<stg><name>Block_entry_gmem_wr_proc</name>


<trans_list>

<trans id="115" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="p_read33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="1" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="p_read33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="p_read_2" val="1"/>
<literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="20" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %avg_output, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2 %p_read_2 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:4 %p_read33 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read

]]></Node>
<StgValue><ssdm name="p_read33"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %avg_output_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %avg_output

]]></Node>
<StgValue><ssdm name="avg_output_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %min_output, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %min_output_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %min_output

]]></Node>
<StgValue><ssdm name="min_output_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %max_output, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:9 %max_output_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %max_output

]]></Node>
<StgValue><ssdm name="max_output_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv_output, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:11 %conv_output_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %conv_output

]]></Node>
<StgValue><ssdm name="conv_output_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:13 %br_ln83 = br i1 %p_read33, void %Block_entry_proc.1.exit.i, void %for.inc.lr.ph.i.i

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
for.inc.lr.ph.i.i:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.lr.ph.i.i:2 %gmem_addr = getelementptr i8 %gmem, i64 %conv_output_read

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.lr.ph.i.i:6 %store_ln83 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="32">
<![CDATA[
for.inc.lr.ph.i.i:1 %wide_trip_count7_i_i = zext i32 %p_read_3

]]></Node>
<StgValue><ssdm name="wide_trip_count7_i_i"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.inc.lr.ph.i.i:3 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i64 %gmem_addr, i64 %wide_trip_count7_i_i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.lr.ph.i.i:4 %icmp_ln83 = icmp_ne  i32 %p_read_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.lr.ph.i.i:5 %select_ln83 = select i1 %icmp_ln83, i32 %p_read_3, i32 1

]]></Node>
<StgValue><ssdm name="select_ln83"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
for.inc.lr.ph.i.i:7 %br_ln83 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.i.i:0 %i_2 = load i32 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.i:1 %icmp_ln83_1 = icmp_eq  i32 %i_2, i32 %select_ln83

]]></Node>
<StgValue><ssdm name="icmp_ln83_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.i:2 %empty_73 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.i:3 %add_ln83 = add i32 %i_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i:4 %br_ln83 = br i1 %icmp_ln83_1, void %for.inc.i.split.i, void %for.end.loopexit.i.i

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
for.inc.i.split.i:0 %zext_ln83 = zext i32 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln83"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="22" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split.i:2 %conv_result_addr = getelementptr i8 %conv_result, i64 0, i64 %zext_ln83

]]></Node>
<StgValue><ssdm name="conv_result_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="22">
<![CDATA[
for.inc.i.split.i:3 %conv_result_load = load i22 %conv_result_addr

]]></Node>
<StgValue><ssdm name="conv_result_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split.i:5 %store_ln83 = store i32 %add_ln83, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="22">
<![CDATA[
for.inc.i.split.i:3 %conv_result_load = load i22 %conv_result_addr

]]></Node>
<StgValue><ssdm name="conv_result_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split.i:1 %specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln83"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc.i.split.i:4 %write_ln85 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %gmem_addr, i8 %conv_result_load, i1 1

]]></Node>
<StgValue><ssdm name="write_ln85"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split.i:6 %br_ln83 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="56" st_id="6" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
for.end.loopexit.i.i:0 %empty_74 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="57" st_id="7" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
for.end.loopexit.i.i:0 %empty_74 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="58" st_id="8" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
for.end.loopexit.i.i:0 %empty_74 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="59" st_id="9" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
for.end.loopexit.i.i:0 %empty_74 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="60" st_id="10" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
for.end.loopexit.i.i:0 %empty_74 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
for.end.loopexit.i.i:1 %br_ln88 = br void %Block_entry_proc.1.exit.i

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Block_entry_proc.1.exit.i:0 %br_ln91 = br i1 %p_read_2, void %Block_entry_gmem_wr_proc.exit, void %for.inc26.lr.ph.i.i

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
for.inc26.lr.ph.i.i:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc26.lr.ph.i.i:1 %icmp_ln91 = icmp_ne  i32 %p_read_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc26.lr.ph.i.i:2 %select_ln91 = select i1 %icmp_ln91, i32 %p_read_1, i32 1

]]></Node>
<StgValue><ssdm name="select_ln91"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc26.lr.ph.i.i:3 %store_ln91 = store i32 0, i32 %i_1

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
for.inc26.lr.ph.i.i:4 %br_ln91 = br void %for.inc26.i.i

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="68" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc26.i.i:0 %i_3 = load i32 %i_1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="69" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc26.i.i:1 %icmp_ln91_1 = icmp_eq  i32 %i_3, i32 %select_ln91

]]></Node>
<StgValue><ssdm name="icmp_ln91_1"/></StgValue>
</operation>

<operation id="70" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc26.i.i:2 %empty_75 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="71" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc26.i.i:3 %add_ln91 = add i32 %i_3, i32 1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="72" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc26.i.i:4 %br_ln91 = br i1 %icmp_ln91_1, void %for.inc26.i.split.i, void %Block_entry_gmem_wr_proc.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read_2" val="1"/>
<literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="32">
<![CDATA[
for.inc26.i.split.i:0 %zext_ln91 = zext i32 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read_2" val="1"/>
<literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26.i.split.i:2 %max_result_addr = getelementptr i8 %max_result, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="max_result_addr"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read_2" val="1"/>
<literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="20">
<![CDATA[
for.inc26.i.split.i:3 %max_result_load = load i20 %max_result_addr

]]></Node>
<StgValue><ssdm name="max_result_load"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read_2" val="1"/>
<literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26.i.split.i:4 %add_ln93 = add i64 %max_output_read, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read_2" val="1"/>
<literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26.i.split.i:5 %gmem_addr_9 = getelementptr i8 %gmem, i64 %add_ln93

]]></Node>
<StgValue><ssdm name="gmem_addr_9"/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read_2" val="1"/>
<literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26.i.split.i:9 %min_result_addr = getelementptr i8 %min_result, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="min_result_addr"/></StgValue>
</operation>

<operation id="79" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read_2" val="1"/>
<literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="20">
<![CDATA[
for.inc26.i.split.i:10 %min_result_load = load i20 %min_result_addr

]]></Node>
<StgValue><ssdm name="min_result_load"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read_2" val="1"/>
<literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26.i.split.i:11 %add_ln94 = add i64 %min_output_read, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read_2" val="1"/>
<literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26.i.split.i:12 %gmem_addr_10 = getelementptr i8 %gmem, i64 %add_ln94

]]></Node>
<StgValue><ssdm name="gmem_addr_10"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read_2" val="1"/>
<literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26.i.split.i:16 %avg_result_addr = getelementptr i8 %avg_result, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="avg_result_addr"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read_2" val="1"/>
<literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="20">
<![CDATA[
for.inc26.i.split.i:17 %avg_result_load = load i20 %avg_result_addr

]]></Node>
<StgValue><ssdm name="avg_result_load"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read_2" val="1"/>
<literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26.i.split.i:18 %add_ln95 = add i64 %avg_output_read, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read_2" val="1"/>
<literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc26.i.split.i:19 %gmem_addr_11 = getelementptr i8 %gmem, i64 %add_ln95

]]></Node>
<StgValue><ssdm name="gmem_addr_11"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read_2" val="1"/>
<literal name="icmp_ln91_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc26.i.split.i:23 %store_ln91 = store i32 %add_ln91, i32 %i_1

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read_2" val="1"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
Block_entry_gmem_wr_proc.exit.loopexit:0 %br_ln0 = br void %Block_entry_gmem_wr_proc.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91_1" val="1"/>
</and_exp><and_exp><literal name="p_read_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0">
<![CDATA[
Block_entry_gmem_wr_proc.exit:0 %ret_ln83 = ret

]]></Node>
<StgValue><ssdm name="ret_ln83"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="89" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="20">
<![CDATA[
for.inc26.i.split.i:3 %max_result_load = load i20 %max_result_addr

]]></Node>
<StgValue><ssdm name="max_result_load"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc26.i.split.i:6 %gmem_addr_9_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i64 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_addr_9_req"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="20">
<![CDATA[
for.inc26.i.split.i:10 %min_result_load = load i20 %min_result_addr

]]></Node>
<StgValue><ssdm name="min_result_load"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="20">
<![CDATA[
for.inc26.i.split.i:17 %avg_result_load = load i20 %avg_result_addr

]]></Node>
<StgValue><ssdm name="avg_result_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="93" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc26.i.split.i:7 %write_ln93 = write void @_ssdm_op_Write.m_axi.i8P1A, i64 %gmem_addr_9, i8 %max_result_load, i1 1

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc26.i.split.i:13 %gmem_addr_10_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i64 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_addr_10_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="95" st_id="14" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc26.i.split.i:8 %gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_resp"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc26.i.split.i:14 %write_ln94 = write void @_ssdm_op_Write.m_axi.i8P1A, i64 %gmem_addr_10, i8 %min_result_load, i1 1

]]></Node>
<StgValue><ssdm name="write_ln94"/></StgValue>
</operation>

<operation id="97" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc26.i.split.i:20 %gmem_addr_11_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i64 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_addr_11_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="98" st_id="15" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc26.i.split.i:8 %gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_resp"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc26.i.split.i:15 %gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>

<operation id="100" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc26.i.split.i:21 %write_ln95 = write void @_ssdm_op_Write.m_axi.i8P1A, i64 %gmem_addr_11, i8 %avg_result_load, i1 1

]]></Node>
<StgValue><ssdm name="write_ln95"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="101" st_id="16" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc26.i.split.i:8 %gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_resp"/></StgValue>
</operation>

<operation id="102" st_id="16" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc26.i.split.i:15 %gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>

<operation id="103" st_id="16" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc26.i.split.i:22 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="104" st_id="17" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc26.i.split.i:8 %gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_resp"/></StgValue>
</operation>

<operation id="105" st_id="17" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc26.i.split.i:15 %gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>

<operation id="106" st_id="17" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc26.i.split.i:22 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="107" st_id="18" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc26.i.split.i:8 %gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_resp"/></StgValue>
</operation>

<operation id="108" st_id="18" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc26.i.split.i:15 %gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>

<operation id="109" st_id="18" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc26.i.split.i:22 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="110" st_id="19" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc26.i.split.i:15 %gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>

<operation id="111" st_id="19" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc26.i.split.i:22 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="112" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc26.i.split.i:1 %specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln91"/></StgValue>
</operation>

<operation id="113" st_id="20" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc26.i.split.i:22 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>

<operation id="114" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
for.inc26.i.split.i:24 %br_ln91 = br void %for.inc26.i.i

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="141" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
<port id="142" name="p_read1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read1"/></StgValue>
</port>
<port id="143" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="144" name="conv_output" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="conv_output"/></StgValue>
</port>
<port id="145" name="conv_result" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv_result"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="146" name="p_read2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read2"/></StgValue>
</port>
<port id="147" name="p_read3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read3"/></StgValue>
</port>
<port id="148" name="max_result" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="max_result"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="149" name="max_output" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="max_output"/></StgValue>
</port>
<port id="150" name="min_result" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="min_result"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="151" name="min_output" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="min_output"/></StgValue>
</port>
<port id="152" name="avg_result" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="avg_result"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="153" name="avg_output" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="avg_output"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="155" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="154" toId="21">
</dataflow>
<dataflow id="156" from="avg_output" to="specinterface_ln0" fromId="153" toId="21">
</dataflow>
<dataflow id="158" from="ap_fifo_str" to="specinterface_ln0" fromId="157" toId="21">
</dataflow>
<dataflow id="160" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="21">
</dataflow>
<dataflow id="161" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="21">
</dataflow>
<dataflow id="163" from="p_str" to="specinterface_ln0" fromId="162" toId="21">
</dataflow>
<dataflow id="164" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="21">
</dataflow>
<dataflow id="165" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="21">
</dataflow>
<dataflow id="166" from="p_str" to="specinterface_ln0" fromId="162" toId="21">
</dataflow>
<dataflow id="167" from="p_str" to="specinterface_ln0" fromId="162" toId="21">
</dataflow>
<dataflow id="168" from="p_str" to="specinterface_ln0" fromId="162" toId="21">
</dataflow>
<dataflow id="170" from="StgValue_169" to="specinterface_ln0" fromId="169" toId="21">
</dataflow>
<dataflow id="171" from="StgValue_169" to="specinterface_ln0" fromId="169" toId="21">
</dataflow>
<dataflow id="173" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="21">
</dataflow>
<dataflow id="174" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="21">
</dataflow>
<dataflow id="175" from="p_str" to="specinterface_ln0" fromId="162" toId="21">
</dataflow>
<dataflow id="177" from="ScalarProp_str" to="specinterface_ln0" fromId="176" toId="21">
</dataflow>
<dataflow id="179" from="StgValue_178" to="specinterface_ln0" fromId="178" toId="21">
</dataflow>
<dataflow id="180" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="21">
</dataflow>
<dataflow id="181" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="21">
</dataflow>
<dataflow id="183" from="_ssdm_op_Read.ap_auto.i32" to="p_read_1" fromId="182" toId="22">
</dataflow>
<dataflow id="184" from="p_read3" to="p_read_1" fromId="147" toId="22">
</dataflow>
<dataflow id="186" from="_ssdm_op_Read.ap_auto.i1" to="p_read_2" fromId="185" toId="23">
</dataflow>
<dataflow id="187" from="p_read2" to="p_read_2" fromId="146" toId="23">
</dataflow>
<dataflow id="188" from="_ssdm_op_Read.ap_auto.i32" to="p_read_3" fromId="182" toId="24">
</dataflow>
<dataflow id="189" from="p_read1" to="p_read_3" fromId="142" toId="24">
</dataflow>
<dataflow id="190" from="_ssdm_op_Read.ap_auto.i1" to="p_read33" fromId="185" toId="25">
</dataflow>
<dataflow id="191" from="p_read" to="p_read33" fromId="141" toId="25">
</dataflow>
<dataflow id="193" from="_ssdm_op_Read.ap_fifo.i64P0A" to="avg_output_read" fromId="192" toId="26">
</dataflow>
<dataflow id="194" from="avg_output" to="avg_output_read" fromId="153" toId="26">
</dataflow>
<dataflow id="195" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="154" toId="27">
</dataflow>
<dataflow id="196" from="min_output" to="specinterface_ln0" fromId="151" toId="27">
</dataflow>
<dataflow id="197" from="ap_fifo_str" to="specinterface_ln0" fromId="157" toId="27">
</dataflow>
<dataflow id="198" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="27">
</dataflow>
<dataflow id="199" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="27">
</dataflow>
<dataflow id="200" from="p_str" to="specinterface_ln0" fromId="162" toId="27">
</dataflow>
<dataflow id="201" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="27">
</dataflow>
<dataflow id="202" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="27">
</dataflow>
<dataflow id="203" from="p_str" to="specinterface_ln0" fromId="162" toId="27">
</dataflow>
<dataflow id="204" from="p_str" to="specinterface_ln0" fromId="162" toId="27">
</dataflow>
<dataflow id="205" from="p_str" to="specinterface_ln0" fromId="162" toId="27">
</dataflow>
<dataflow id="206" from="StgValue_169" to="specinterface_ln0" fromId="169" toId="27">
</dataflow>
<dataflow id="207" from="StgValue_169" to="specinterface_ln0" fromId="169" toId="27">
</dataflow>
<dataflow id="208" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="27">
</dataflow>
<dataflow id="209" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="27">
</dataflow>
<dataflow id="210" from="p_str" to="specinterface_ln0" fromId="162" toId="27">
</dataflow>
<dataflow id="211" from="ScalarProp_str" to="specinterface_ln0" fromId="176" toId="27">
</dataflow>
<dataflow id="212" from="StgValue_178" to="specinterface_ln0" fromId="178" toId="27">
</dataflow>
<dataflow id="213" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="27">
</dataflow>
<dataflow id="214" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="27">
</dataflow>
<dataflow id="215" from="_ssdm_op_Read.ap_fifo.i64P0A" to="min_output_read" fromId="192" toId="28">
</dataflow>
<dataflow id="216" from="min_output" to="min_output_read" fromId="151" toId="28">
</dataflow>
<dataflow id="217" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="154" toId="29">
</dataflow>
<dataflow id="218" from="max_output" to="specinterface_ln0" fromId="149" toId="29">
</dataflow>
<dataflow id="219" from="ap_fifo_str" to="specinterface_ln0" fromId="157" toId="29">
</dataflow>
<dataflow id="220" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="29">
</dataflow>
<dataflow id="221" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="29">
</dataflow>
<dataflow id="222" from="p_str" to="specinterface_ln0" fromId="162" toId="29">
</dataflow>
<dataflow id="223" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="29">
</dataflow>
<dataflow id="224" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="29">
</dataflow>
<dataflow id="225" from="p_str" to="specinterface_ln0" fromId="162" toId="29">
</dataflow>
<dataflow id="226" from="p_str" to="specinterface_ln0" fromId="162" toId="29">
</dataflow>
<dataflow id="227" from="p_str" to="specinterface_ln0" fromId="162" toId="29">
</dataflow>
<dataflow id="228" from="StgValue_169" to="specinterface_ln0" fromId="169" toId="29">
</dataflow>
<dataflow id="229" from="StgValue_169" to="specinterface_ln0" fromId="169" toId="29">
</dataflow>
<dataflow id="230" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="29">
</dataflow>
<dataflow id="231" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="29">
</dataflow>
<dataflow id="232" from="p_str" to="specinterface_ln0" fromId="162" toId="29">
</dataflow>
<dataflow id="233" from="ScalarProp_str" to="specinterface_ln0" fromId="176" toId="29">
</dataflow>
<dataflow id="234" from="StgValue_178" to="specinterface_ln0" fromId="178" toId="29">
</dataflow>
<dataflow id="235" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="29">
</dataflow>
<dataflow id="236" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="29">
</dataflow>
<dataflow id="237" from="_ssdm_op_Read.ap_fifo.i64P0A" to="max_output_read" fromId="192" toId="30">
</dataflow>
<dataflow id="238" from="max_output" to="max_output_read" fromId="149" toId="30">
</dataflow>
<dataflow id="239" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="154" toId="31">
</dataflow>
<dataflow id="240" from="conv_output" to="specinterface_ln0" fromId="144" toId="31">
</dataflow>
<dataflow id="241" from="ap_fifo_str" to="specinterface_ln0" fromId="157" toId="31">
</dataflow>
<dataflow id="242" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="31">
</dataflow>
<dataflow id="243" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="31">
</dataflow>
<dataflow id="244" from="p_str" to="specinterface_ln0" fromId="162" toId="31">
</dataflow>
<dataflow id="245" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="31">
</dataflow>
<dataflow id="246" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="31">
</dataflow>
<dataflow id="247" from="p_str" to="specinterface_ln0" fromId="162" toId="31">
</dataflow>
<dataflow id="248" from="p_str" to="specinterface_ln0" fromId="162" toId="31">
</dataflow>
<dataflow id="249" from="p_str" to="specinterface_ln0" fromId="162" toId="31">
</dataflow>
<dataflow id="250" from="StgValue_169" to="specinterface_ln0" fromId="169" toId="31">
</dataflow>
<dataflow id="251" from="StgValue_169" to="specinterface_ln0" fromId="169" toId="31">
</dataflow>
<dataflow id="252" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="31">
</dataflow>
<dataflow id="253" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="31">
</dataflow>
<dataflow id="254" from="p_str" to="specinterface_ln0" fromId="162" toId="31">
</dataflow>
<dataflow id="255" from="ScalarProp_str" to="specinterface_ln0" fromId="176" toId="31">
</dataflow>
<dataflow id="256" from="StgValue_178" to="specinterface_ln0" fromId="178" toId="31">
</dataflow>
<dataflow id="257" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="31">
</dataflow>
<dataflow id="258" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="31">
</dataflow>
<dataflow id="259" from="_ssdm_op_Read.ap_fifo.i64P0A" to="conv_output_read" fromId="192" toId="32">
</dataflow>
<dataflow id="260" from="conv_output" to="conv_output_read" fromId="144" toId="32">
</dataflow>
<dataflow id="261" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="154" toId="33">
</dataflow>
<dataflow id="262" from="gmem" to="specinterface_ln0" fromId="143" toId="33">
</dataflow>
<dataflow id="264" from="empty" to="specinterface_ln0" fromId="263" toId="33">
</dataflow>
<dataflow id="265" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="33">
</dataflow>
<dataflow id="266" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="33">
</dataflow>
<dataflow id="268" from="empty_0" to="specinterface_ln0" fromId="267" toId="33">
</dataflow>
<dataflow id="269" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="33">
</dataflow>
<dataflow id="270" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="33">
</dataflow>
<dataflow id="272" from="empty_1" to="specinterface_ln0" fromId="271" toId="33">
</dataflow>
<dataflow id="274" from="empty_2" to="specinterface_ln0" fromId="273" toId="33">
</dataflow>
<dataflow id="275" from="empty_0" to="specinterface_ln0" fromId="267" toId="33">
</dataflow>
<dataflow id="276" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="33">
</dataflow>
<dataflow id="277" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="33">
</dataflow>
<dataflow id="278" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="33">
</dataflow>
<dataflow id="279" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="33">
</dataflow>
<dataflow id="280" from="empty_0" to="specinterface_ln0" fromId="267" toId="33">
</dataflow>
<dataflow id="281" from="empty_0" to="specinterface_ln0" fromId="267" toId="33">
</dataflow>
<dataflow id="282" from="StgValue_178" to="specinterface_ln0" fromId="178" toId="33">
</dataflow>
<dataflow id="283" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="33">
</dataflow>
<dataflow id="284" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="33">
</dataflow>
<dataflow id="285" from="p_read33" to="br_ln83" fromId="25" toId="34">
</dataflow>
<dataflow id="287" from="StgValue_286" to="i" fromId="286" toId="35">
</dataflow>
<dataflow id="288" from="gmem" to="gmem_addr" fromId="143" toId="36">
</dataflow>
<dataflow id="289" from="conv_output_read" to="gmem_addr" fromId="32" toId="36">
</dataflow>
<dataflow id="290" from="StgValue_159" to="store_ln83" fromId="159" toId="37">
</dataflow>
<dataflow id="291" from="i" to="store_ln83" fromId="35" toId="37">
</dataflow>
<dataflow id="292" from="p_read_3" to="wide_trip_count7_i_i" fromId="24" toId="38">
</dataflow>
<dataflow id="294" from="_ssdm_op_WriteReq.m_axi.p1i8" to="empty" fromId="293" toId="39">
</dataflow>
<dataflow id="295" from="gmem_addr" to="empty" fromId="36" toId="39">
</dataflow>
<dataflow id="296" from="wide_trip_count7_i_i" to="empty" fromId="38" toId="39">
</dataflow>
<dataflow id="297" from="p_read_3" to="icmp_ln83" fromId="24" toId="40">
</dataflow>
<dataflow id="298" from="StgValue_159" to="icmp_ln83" fromId="159" toId="40">
</dataflow>
<dataflow id="299" from="icmp_ln83" to="select_ln83" fromId="40" toId="41">
</dataflow>
<dataflow id="300" from="p_read_3" to="select_ln83" fromId="24" toId="41">
</dataflow>
<dataflow id="301" from="StgValue_286" to="select_ln83" fromId="286" toId="41">
</dataflow>
<dataflow id="302" from="i" to="i_2" fromId="35" toId="43">
</dataflow>
<dataflow id="303" from="i_2" to="icmp_ln83_1" fromId="43" toId="44">
</dataflow>
<dataflow id="304" from="select_ln83" to="icmp_ln83_1" fromId="41" toId="44">
</dataflow>
<dataflow id="306" from="_ssdm_op_SpecLoopTripCount" to="empty_73" fromId="305" toId="45">
</dataflow>
<dataflow id="308" from="StgValue_307" to="empty_73" fromId="307" toId="45">
</dataflow>
<dataflow id="310" from="StgValue_309" to="empty_73" fromId="309" toId="45">
</dataflow>
<dataflow id="312" from="StgValue_311" to="empty_73" fromId="311" toId="45">
</dataflow>
<dataflow id="313" from="i_2" to="add_ln83" fromId="43" toId="46">
</dataflow>
<dataflow id="314" from="StgValue_286" to="add_ln83" fromId="286" toId="46">
</dataflow>
<dataflow id="315" from="icmp_ln83_1" to="br_ln83" fromId="44" toId="47">
</dataflow>
<dataflow id="316" from="i_2" to="zext_ln83" fromId="43" toId="48">
</dataflow>
<dataflow id="317" from="conv_result" to="conv_result_addr" fromId="145" toId="49">
</dataflow>
<dataflow id="318" from="StgValue_311" to="conv_result_addr" fromId="311" toId="49">
</dataflow>
<dataflow id="319" from="zext_ln83" to="conv_result_addr" fromId="48" toId="49">
</dataflow>
<dataflow id="320" from="conv_result_addr" to="conv_result_load" fromId="49" toId="50">
</dataflow>
<dataflow id="321" from="add_ln83" to="store_ln83" fromId="46" toId="51">
</dataflow>
<dataflow id="322" from="i" to="store_ln83" fromId="35" toId="51">
</dataflow>
<dataflow id="323" from="conv_result_addr" to="conv_result_load" fromId="49" toId="52">
</dataflow>
<dataflow id="325" from="_ssdm_op_SpecLoopName" to="specloopname_ln83" fromId="324" toId="53">
</dataflow>
<dataflow id="327" from="empty_21" to="specloopname_ln83" fromId="326" toId="53">
</dataflow>
<dataflow id="329" from="_ssdm_op_Write.m_axi.p1i8" to="write_ln85" fromId="328" toId="54">
</dataflow>
<dataflow id="330" from="gmem_addr" to="write_ln85" fromId="36" toId="54">
</dataflow>
<dataflow id="331" from="conv_result_load" to="write_ln85" fromId="52" toId="54">
</dataflow>
<dataflow id="333" from="StgValue_332" to="write_ln85" fromId="332" toId="54">
</dataflow>
<dataflow id="335" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_74" fromId="334" toId="56">
</dataflow>
<dataflow id="336" from="gmem_addr" to="empty_74" fromId="36" toId="56">
</dataflow>
<dataflow id="337" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_74" fromId="334" toId="57">
</dataflow>
<dataflow id="338" from="gmem_addr" to="empty_74" fromId="36" toId="57">
</dataflow>
<dataflow id="339" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_74" fromId="334" toId="58">
</dataflow>
<dataflow id="340" from="gmem_addr" to="empty_74" fromId="36" toId="58">
</dataflow>
<dataflow id="341" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_74" fromId="334" toId="59">
</dataflow>
<dataflow id="342" from="gmem_addr" to="empty_74" fromId="36" toId="59">
</dataflow>
<dataflow id="343" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_74" fromId="334" toId="60">
</dataflow>
<dataflow id="344" from="gmem_addr" to="empty_74" fromId="36" toId="60">
</dataflow>
<dataflow id="345" from="p_read_2" to="br_ln91" fromId="23" toId="62">
</dataflow>
<dataflow id="346" from="StgValue_286" to="i_1" fromId="286" toId="63">
</dataflow>
<dataflow id="347" from="p_read_1" to="icmp_ln91" fromId="22" toId="64">
</dataflow>
<dataflow id="348" from="StgValue_159" to="icmp_ln91" fromId="159" toId="64">
</dataflow>
<dataflow id="349" from="icmp_ln91" to="select_ln91" fromId="64" toId="65">
</dataflow>
<dataflow id="350" from="p_read_1" to="select_ln91" fromId="22" toId="65">
</dataflow>
<dataflow id="351" from="StgValue_286" to="select_ln91" fromId="286" toId="65">
</dataflow>
<dataflow id="352" from="StgValue_159" to="store_ln91" fromId="159" toId="66">
</dataflow>
<dataflow id="353" from="i_1" to="store_ln91" fromId="63" toId="66">
</dataflow>
<dataflow id="354" from="i_1" to="i_3" fromId="63" toId="68">
</dataflow>
<dataflow id="355" from="i_3" to="icmp_ln91_1" fromId="68" toId="69">
</dataflow>
<dataflow id="356" from="select_ln91" to="icmp_ln91_1" fromId="65" toId="69">
</dataflow>
<dataflow id="357" from="_ssdm_op_SpecLoopTripCount" to="empty_75" fromId="305" toId="70">
</dataflow>
<dataflow id="358" from="StgValue_307" to="empty_75" fromId="307" toId="70">
</dataflow>
<dataflow id="359" from="StgValue_309" to="empty_75" fromId="309" toId="70">
</dataflow>
<dataflow id="360" from="StgValue_311" to="empty_75" fromId="311" toId="70">
</dataflow>
<dataflow id="361" from="i_3" to="add_ln91" fromId="68" toId="71">
</dataflow>
<dataflow id="362" from="StgValue_286" to="add_ln91" fromId="286" toId="71">
</dataflow>
<dataflow id="363" from="icmp_ln91_1" to="br_ln91" fromId="69" toId="72">
</dataflow>
<dataflow id="364" from="i_3" to="zext_ln91" fromId="68" toId="73">
</dataflow>
<dataflow id="365" from="max_result" to="max_result_addr" fromId="148" toId="74">
</dataflow>
<dataflow id="366" from="StgValue_311" to="max_result_addr" fromId="311" toId="74">
</dataflow>
<dataflow id="367" from="zext_ln91" to="max_result_addr" fromId="73" toId="74">
</dataflow>
<dataflow id="368" from="max_result_addr" to="max_result_load" fromId="74" toId="75">
</dataflow>
<dataflow id="369" from="max_output_read" to="add_ln93" fromId="30" toId="76">
</dataflow>
<dataflow id="370" from="zext_ln91" to="add_ln93" fromId="73" toId="76">
</dataflow>
<dataflow id="371" from="gmem" to="gmem_addr_9" fromId="143" toId="77">
</dataflow>
<dataflow id="372" from="add_ln93" to="gmem_addr_9" fromId="76" toId="77">
</dataflow>
<dataflow id="373" from="min_result" to="min_result_addr" fromId="150" toId="78">
</dataflow>
<dataflow id="374" from="StgValue_311" to="min_result_addr" fromId="311" toId="78">
</dataflow>
<dataflow id="375" from="zext_ln91" to="min_result_addr" fromId="73" toId="78">
</dataflow>
<dataflow id="376" from="min_result_addr" to="min_result_load" fromId="78" toId="79">
</dataflow>
<dataflow id="377" from="min_output_read" to="add_ln94" fromId="28" toId="80">
</dataflow>
<dataflow id="378" from="zext_ln91" to="add_ln94" fromId="73" toId="80">
</dataflow>
<dataflow id="379" from="gmem" to="gmem_addr_10" fromId="143" toId="81">
</dataflow>
<dataflow id="380" from="add_ln94" to="gmem_addr_10" fromId="80" toId="81">
</dataflow>
<dataflow id="381" from="avg_result" to="avg_result_addr" fromId="152" toId="82">
</dataflow>
<dataflow id="382" from="StgValue_311" to="avg_result_addr" fromId="311" toId="82">
</dataflow>
<dataflow id="383" from="zext_ln91" to="avg_result_addr" fromId="73" toId="82">
</dataflow>
<dataflow id="384" from="avg_result_addr" to="avg_result_load" fromId="82" toId="83">
</dataflow>
<dataflow id="385" from="avg_output_read" to="add_ln95" fromId="26" toId="84">
</dataflow>
<dataflow id="386" from="zext_ln91" to="add_ln95" fromId="73" toId="84">
</dataflow>
<dataflow id="387" from="gmem" to="gmem_addr_11" fromId="143" toId="85">
</dataflow>
<dataflow id="388" from="add_ln95" to="gmem_addr_11" fromId="84" toId="85">
</dataflow>
<dataflow id="389" from="add_ln91" to="store_ln91" fromId="71" toId="86">
</dataflow>
<dataflow id="390" from="i_1" to="store_ln91" fromId="63" toId="86">
</dataflow>
<dataflow id="391" from="max_result_addr" to="max_result_load" fromId="74" toId="89">
</dataflow>
<dataflow id="393" from="_ssdm_op_WriteReq.m_axi.i8P1A" to="gmem_addr_9_req" fromId="392" toId="90">
</dataflow>
<dataflow id="394" from="gmem_addr_9" to="gmem_addr_9_req" fromId="77" toId="90">
</dataflow>
<dataflow id="395" from="StgValue_307" to="gmem_addr_9_req" fromId="307" toId="90">
</dataflow>
<dataflow id="396" from="min_result_addr" to="min_result_load" fromId="78" toId="91">
</dataflow>
<dataflow id="397" from="avg_result_addr" to="avg_result_load" fromId="82" toId="92">
</dataflow>
<dataflow id="399" from="_ssdm_op_Write.m_axi.i8P1A" to="write_ln93" fromId="398" toId="93">
</dataflow>
<dataflow id="400" from="gmem_addr_9" to="write_ln93" fromId="77" toId="93">
</dataflow>
<dataflow id="401" from="max_result_load" to="write_ln93" fromId="89" toId="93">
</dataflow>
<dataflow id="402" from="StgValue_332" to="write_ln93" fromId="332" toId="93">
</dataflow>
<dataflow id="403" from="_ssdm_op_WriteReq.m_axi.i8P1A" to="gmem_addr_10_req" fromId="392" toId="94">
</dataflow>
<dataflow id="404" from="gmem_addr_10" to="gmem_addr_10_req" fromId="81" toId="94">
</dataflow>
<dataflow id="405" from="StgValue_307" to="gmem_addr_10_req" fromId="307" toId="94">
</dataflow>
<dataflow id="407" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_9_resp" fromId="406" toId="95">
</dataflow>
<dataflow id="408" from="gmem_addr_9" to="gmem_addr_9_resp" fromId="77" toId="95">
</dataflow>
<dataflow id="409" from="_ssdm_op_Write.m_axi.i8P1A" to="write_ln94" fromId="398" toId="96">
</dataflow>
<dataflow id="410" from="gmem_addr_10" to="write_ln94" fromId="81" toId="96">
</dataflow>
<dataflow id="411" from="min_result_load" to="write_ln94" fromId="91" toId="96">
</dataflow>
<dataflow id="412" from="StgValue_332" to="write_ln94" fromId="332" toId="96">
</dataflow>
<dataflow id="413" from="_ssdm_op_WriteReq.m_axi.i8P1A" to="gmem_addr_11_req" fromId="392" toId="97">
</dataflow>
<dataflow id="414" from="gmem_addr_11" to="gmem_addr_11_req" fromId="85" toId="97">
</dataflow>
<dataflow id="415" from="StgValue_307" to="gmem_addr_11_req" fromId="307" toId="97">
</dataflow>
<dataflow id="416" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_9_resp" fromId="406" toId="98">
</dataflow>
<dataflow id="417" from="gmem_addr_9" to="gmem_addr_9_resp" fromId="77" toId="98">
</dataflow>
<dataflow id="418" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_10_resp" fromId="406" toId="99">
</dataflow>
<dataflow id="419" from="gmem_addr_10" to="gmem_addr_10_resp" fromId="81" toId="99">
</dataflow>
<dataflow id="420" from="_ssdm_op_Write.m_axi.i8P1A" to="write_ln95" fromId="398" toId="100">
</dataflow>
<dataflow id="421" from="gmem_addr_11" to="write_ln95" fromId="85" toId="100">
</dataflow>
<dataflow id="422" from="avg_result_load" to="write_ln95" fromId="92" toId="100">
</dataflow>
<dataflow id="423" from="StgValue_332" to="write_ln95" fromId="332" toId="100">
</dataflow>
<dataflow id="424" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_9_resp" fromId="406" toId="101">
</dataflow>
<dataflow id="425" from="gmem_addr_9" to="gmem_addr_9_resp" fromId="77" toId="101">
</dataflow>
<dataflow id="426" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_10_resp" fromId="406" toId="102">
</dataflow>
<dataflow id="427" from="gmem_addr_10" to="gmem_addr_10_resp" fromId="81" toId="102">
</dataflow>
<dataflow id="428" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_11_resp" fromId="406" toId="103">
</dataflow>
<dataflow id="429" from="gmem_addr_11" to="gmem_addr_11_resp" fromId="85" toId="103">
</dataflow>
<dataflow id="430" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_9_resp" fromId="406" toId="104">
</dataflow>
<dataflow id="431" from="gmem_addr_9" to="gmem_addr_9_resp" fromId="77" toId="104">
</dataflow>
<dataflow id="432" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_10_resp" fromId="406" toId="105">
</dataflow>
<dataflow id="433" from="gmem_addr_10" to="gmem_addr_10_resp" fromId="81" toId="105">
</dataflow>
<dataflow id="434" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_11_resp" fromId="406" toId="106">
</dataflow>
<dataflow id="435" from="gmem_addr_11" to="gmem_addr_11_resp" fromId="85" toId="106">
</dataflow>
<dataflow id="436" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_9_resp" fromId="406" toId="107">
</dataflow>
<dataflow id="437" from="gmem_addr_9" to="gmem_addr_9_resp" fromId="77" toId="107">
</dataflow>
<dataflow id="438" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_10_resp" fromId="406" toId="108">
</dataflow>
<dataflow id="439" from="gmem_addr_10" to="gmem_addr_10_resp" fromId="81" toId="108">
</dataflow>
<dataflow id="440" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_11_resp" fromId="406" toId="109">
</dataflow>
<dataflow id="441" from="gmem_addr_11" to="gmem_addr_11_resp" fromId="85" toId="109">
</dataflow>
<dataflow id="442" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_10_resp" fromId="406" toId="110">
</dataflow>
<dataflow id="443" from="gmem_addr_10" to="gmem_addr_10_resp" fromId="81" toId="110">
</dataflow>
<dataflow id="444" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_11_resp" fromId="406" toId="111">
</dataflow>
<dataflow id="445" from="gmem_addr_11" to="gmem_addr_11_resp" fromId="85" toId="111">
</dataflow>
<dataflow id="446" from="_ssdm_op_SpecLoopName" to="specloopname_ln91" fromId="324" toId="112">
</dataflow>
<dataflow id="448" from="empty_20" to="specloopname_ln91" fromId="447" toId="112">
</dataflow>
<dataflow id="449" from="_ssdm_op_WriteResp.m_axi.i8P1A" to="gmem_addr_11_resp" fromId="406" toId="113">
</dataflow>
<dataflow id="450" from="gmem_addr_11" to="gmem_addr_11_resp" fromId="85" toId="113">
</dataflow>
<dataflow id="451" from="p_read33" to="StgValue_1" fromId="25" toId="1">
</dataflow>
<dataflow id="452" from="icmp_ln83_1" to="StgValue_3" fromId="44" toId="3">
</dataflow>
<dataflow id="453" from="p_read33" to="StgValue_10" fromId="25" toId="10">
</dataflow>
<dataflow id="454" from="p_read_2" to="StgValue_10" fromId="23" toId="10">
</dataflow>
<dataflow id="455" from="p_read_2" to="StgValue_11" fromId="23" toId="11">
</dataflow>
<dataflow id="456" from="icmp_ln91_1" to="StgValue_11" fromId="69" toId="11">
</dataflow>
</dataflows>


</stg>
