
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003506                       # Number of seconds simulated
sim_ticks                                  3506280699                       # Number of ticks simulated
final_tick                               531554741370                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 172692                       # Simulator instruction rate (inst/s)
host_op_rate                                   218590                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 299725                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912484                       # Number of bytes of host memory used
host_seconds                                 11698.31                       # Real time elapsed on the host
sim_insts                                  2020209178                       # Number of instructions simulated
sim_ops                                    2557134830                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        22528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        30080                       # Number of bytes read from this memory
system.physmem.bytes_read::total                55936                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        55808                       # Number of bytes written to this memory
system.physmem.bytes_written::total             55808                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          176                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          235                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   437                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             436                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  436                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       511083                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6425042                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       438071                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8578891                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                15953087                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       511083                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       438071                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             949154                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15916581                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15916581                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15916581                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       511083                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6425042                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       438071                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8578891                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               31869667                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8408348                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3123901                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2548274                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       210716                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1310644                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1217648                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          335971                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9344                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3126151                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17173492                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3123901                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1553619                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3812815                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1117820                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        506696                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1542517                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       101508                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8350254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.550744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.298100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4537439     54.34%     54.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          251367      3.01%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          470819      5.64%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          466576      5.59%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          291308      3.49%     72.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          230826      2.76%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          145955      1.75%     76.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          136180      1.63%     78.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1819784     21.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8350254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.371524                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.042434                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3261603                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       500402                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3661292                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22628                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        904321                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       526792                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20609648                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1319                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        904321                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3499452                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          97842                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        79550                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3441608                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       327473                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19865658                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        134944                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       101366                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27888796                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92684070                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92684070                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17168654                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10720109                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3509                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1690                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           919493                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1844427                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       936277                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        11871                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       327849                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18710412                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14876734                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29429                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6372839                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19490967                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples      8350254                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.781591                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.896958                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2859840     34.25%     34.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1811879     21.70%     55.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1201789     14.39%     70.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       787394      9.43%     79.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       826837      9.90%     89.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       401746      4.81%     94.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       315693      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        71749      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        73327      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8350254                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          92824     72.19%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         18303     14.23%     86.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17463     13.58%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12444377     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       199577      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1691      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1439605      9.68%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       791484      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14876734                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.769281                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             128590                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008644                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38261735                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25086664                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14533083                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15005324                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46198                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       724797                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          211                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       226909                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        904321                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          50775                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9019                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18713797                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        37208                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1844427                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       936277                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1690                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7080                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           33                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       130419                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       118350                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248769                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14675762                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1372759                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       200966                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2145286                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2078760                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            772527                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.745380                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14537412                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14533083                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9260905                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26592185                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.728411                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348257                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12313472                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6400372                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       213029                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7445933                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.653718                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.148220                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2823123     37.91%     37.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2087085     28.03%     65.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       868137     11.66%     77.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431105      5.79%     83.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       431789      5.80%     89.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       173724      2.33%     91.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       176277      2.37%     93.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94184      1.26%     95.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       360509      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7445933                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12313472                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1828995                       # Number of memory references committed
system.switch_cpus0.commit.loads              1119627                       # Number of loads committed
system.switch_cpus0.commit.membars               1690                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777365                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11093540                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       360509                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25799268                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38332634                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3094                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  58094                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12313472                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.840835                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.840835                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.189294                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.189294                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65930107                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20186570                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18922140                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3380                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8408348                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3105905                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2529007                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       208277                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1271113                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1217919                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          315663                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9157                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3425476                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16968349                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3105905                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1533582                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3560082                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1072965                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        493440                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1673432                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        82433                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8340265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.507784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4780183     57.31%     57.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          187891      2.25%     59.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          248542      2.98%     62.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          374855      4.49%     67.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          368339      4.42%     71.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          279262      3.35%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          162737      1.95%     76.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          247693      2.97%     79.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1690763     20.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8340265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.369383                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.018036                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3539737                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       483294                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3428763                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27435                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        861035                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       523914                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          221                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20294735                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1163                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        861035                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3728230                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         103786                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       103768                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3263283                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       280157                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19700172                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           72                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        120835                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        88013                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            4                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27440175                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91742427                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91742427                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16989449                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10450680                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4088                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2283                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           798067                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1831661                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       965391                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18750                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       340505                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18311938                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3896                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14703838                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27411                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6011094                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18322643                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          576                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8340265                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.762994                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896059                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2873842     34.46%     34.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1841090     22.07%     56.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1196323     14.34%     70.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       807461      9.68%     80.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       756230      9.07%     89.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       406287      4.87%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       295659      3.54%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        89574      1.07%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73799      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8340265                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          71869     68.79%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15587     14.92%     83.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17019     16.29%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12238425     83.23%     83.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       207978      1.41%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1659      0.01%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1449648      9.86%     94.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       806128      5.48%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14703838                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.748719                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             104475                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007105                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37879822                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24327009                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14290217                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14808313                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50078                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       709938                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          224                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       246201                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        861035                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          60549                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10145                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18315837                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       117186                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1831661                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       965391                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2236                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7744                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           85                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125494                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119923                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       245417                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14420748                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1365982                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       283085                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2153978                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2018325                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            787996                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.715051                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14294047                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14290217                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9180636                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25784755                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.699527                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356049                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9951406                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12231026                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6084858                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       211454                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7479230                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.635332                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.152649                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2862571     38.27%     38.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2160774     28.89%     67.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       793674     10.61%     77.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       454406      6.08%     83.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       380367      5.09%     88.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       190258      2.54%     91.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       185241      2.48%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        80030      1.07%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       371909      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7479230                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9951406                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12231026                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1840913                       # Number of memory references committed
system.switch_cpus1.commit.loads              1121723                       # Number of loads committed
system.switch_cpus1.commit.membars               1660                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1754104                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11024786                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       249587                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       371909                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25423205                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37493269                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3128                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  68083                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9951406                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12231026                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9951406                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.844941                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.844941                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.183515                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.183515                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64892373                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19735960                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18742299                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3320                       # number of misc regfile writes
system.l2.replacements                            437                       # number of replacements
system.l2.tagsinuse                      131071.960313                       # Cycle average of tags in use
system.l2.total_refs                          1148024                       # Total number of references to valid blocks.
system.l2.sampled_refs                         131509                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.729623                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         86678.764682                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.963829                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     86.952426                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.968806                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    129.085903                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                   194                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          19085.995516                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst            116.010779                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          24755.218373                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.661306                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.000663                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000091                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.000985                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.001480                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.145615                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000885                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.188867                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3797                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5080                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8878                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4108                       # number of Writeback hits
system.l2.Writeback_hits::total                  4108                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3797                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5080                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8878                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3797                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5080                       # number of overall hits
system.l2.overall_hits::total                    8878                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          176                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          235                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   437                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          176                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          235                       # number of demand (read+write) misses
system.l2.demand_misses::total                    437                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          176                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          235                       # number of overall misses
system.l2.overall_misses::total                   437                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       619788                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data      8021334                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       537698                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     10227998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        19406818                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       619788                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data      8021334                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       537698                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     10227998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         19406818                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       619788                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data      8021334                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       537698                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     10227998                       # number of overall miss cycles
system.l2.overall_miss_latency::total        19406818                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         3973                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5315                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                9315                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4108                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4108                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         3973                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5315                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9315                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         3973                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5315                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9315                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.044299                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.923077                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.044214                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.046914                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.044299                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.923077                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.044214                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.046914                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.044299                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.923077                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.044214                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.046914                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44270.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45575.761364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44808.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 43523.395745                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 44409.194508                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44270.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45575.761364                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44808.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 43523.395745                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 44409.194508                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44270.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45575.761364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44808.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 43523.395745                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 44409.194508                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  436                       # number of writebacks
system.l2.writebacks::total                       436                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          176                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          235                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              437                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          176                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          235                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               437                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          176                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          235                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              437                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       538399                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      7014051                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       470365                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      8859690                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     16882505                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       538399                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data      7014051                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       470365                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data      8859690                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     16882505                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       538399                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data      7014051                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       470365                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data      8859690                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     16882505                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.044299                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.923077                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.044214                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.046914                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.044299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.923077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.044214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.046914                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.044299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.923077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.044214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.046914                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38457.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39852.562500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39197.083333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 37700.808511                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 38632.734554                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38457.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39852.562500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39197.083333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 37700.808511                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 38632.734554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38457.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39852.562500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39197.083333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 37700.808511                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 38632.734554                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.963806                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001550150                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2163175.269978                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.963806                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022378                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741929                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1542501                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1542501                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1542501                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1542501                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1542501                       # number of overall hits
system.cpu0.icache.overall_hits::total        1542501                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       753543                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       753543                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       753543                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       753543                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       753543                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       753543                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1542517                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1542517                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1542517                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1542517                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1542517                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1542517                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47096.437500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47096.437500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47096.437500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47096.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47096.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47096.437500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       634458                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       634458                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       634458                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       634458                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       634458                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       634458                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45318.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45318.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45318.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45318.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45318.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45318.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3973                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153407589                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4229                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              36275.145188                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   219.018929                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    36.981071                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.855543                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.144457                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1047881                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1047881                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706041                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706041                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1690                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1690                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1690                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1690                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1753922                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1753922                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1753922                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1753922                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10291                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10291                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        10291                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         10291                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        10291                       # number of overall misses
system.cpu0.dcache.overall_misses::total        10291                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    253602570                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    253602570                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    253602570                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    253602570                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    253602570                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    253602570                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1058172                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1058172                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1764213                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1764213                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1764213                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1764213                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009725                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009725                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005833                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005833                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005833                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005833                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 24643.141580                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24643.141580                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 24643.141580                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24643.141580                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 24643.141580                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24643.141580                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1233                       # number of writebacks
system.cpu0.dcache.writebacks::total             1233                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6318                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6318                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6318                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6318                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6318                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6318                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3973                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3973                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3973                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3973                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     35423092                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     35423092                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     35423092                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     35423092                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     35423092                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     35423092                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003755                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003755                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002252                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002252                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002252                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002252                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data  8915.955701                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  8915.955701                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data  8915.955701                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  8915.955701                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data  8915.955701                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  8915.955701                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.964463                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001938800                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2020037.903226                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.964463                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020776                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794815                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1673413                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1673413                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1673413                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1673413                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1673413                       # number of overall hits
system.cpu1.icache.overall_hits::total        1673413                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       891403                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       891403                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       891403                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       891403                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       891403                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       891403                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1673432                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1673432                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1673432                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1673432                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1673432                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1673432                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 46915.947368                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46915.947368                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 46915.947368                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46915.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 46915.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46915.947368                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       555368                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       555368                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       555368                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       555368                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       555368                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       555368                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42720.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 42720.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 42720.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 42720.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 42720.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 42720.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5315                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157770870                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5571                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              28320.026925                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.076297                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.923703                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.887017                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.112983                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1039137                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1039137                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       715433                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        715433                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1751                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1751                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1660                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1660                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1754570                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1754570                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1754570                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1754570                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13430                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13430                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          334                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          334                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13764                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13764                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13764                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13764                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    320394128                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    320394128                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     15201095                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     15201095                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    335595223                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    335595223                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    335595223                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    335595223                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1052567                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1052567                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       715767                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       715767                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1660                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1660                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1768334                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1768334                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1768334                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1768334                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012759                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012759                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000467                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000467                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007784                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007784                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007784                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007784                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 23856.599255                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23856.599255                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 45512.260479                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 45512.260479                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 24382.099898                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24382.099898                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 24382.099898                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24382.099898                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        28726                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        14363                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2875                       # number of writebacks
system.cpu1.dcache.writebacks::total             2875                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8115                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8115                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          334                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          334                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8449                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8449                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8449                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8449                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5315                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5315                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5315                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5315                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5315                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5315                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     53848336                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     53848336                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     53848336                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     53848336                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     53848336                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     53848336                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005050                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005050                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003006                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003006                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003006                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003006                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 10131.389652                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10131.389652                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 10131.389652                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10131.389652                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10131.389652                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10131.389652                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
