Partition Merge report for DE1_SoC
Fri Mar 13 07:02:35 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Connections to In-System Debugging Instance "auto_signaltap_0"
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Partition Merge Summary                                                       ;
+---------------------------------+---------------------------------------------+
; Partition Merge Status          ; Successful - Fri Mar 13 07:02:35 2015       ;
; Quartus II 64-Bit Version       ; 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name                   ; DE1_SoC                                     ;
; Top-level Entity Name           ; serialComCPU                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; 1,452 / 32,070 ( 5 % )                      ;
; Total registers                 ; 1911                                        ;
; Total pins                      ; 16 / 457 ( 4 % )                            ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,256,448 / 4,065,280 ( 31 % )              ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                   ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Hybrid (Rapid Recompile) ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Hybrid (Rapid Recompile) ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                          ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Partition Name                 ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Top                            ; Engaged                ; 99.88% (2494 / 2497)           ; 99.88% (2494 / 2497)          ;       ;
; sld_hub:auto_hub               ; Engaged                ; 100.00% (443 / 443)            ; 100.00% (443 / 443)           ;       ;
; sld_signaltap:auto_signaltap_0 ; Engaged                ; 100.00% (1797 / 1797)          ; 100.00% (1797 / 1797)         ;       ;
; hard_block:auto_generated_inst ; Engaged                ; 100.00% (23 / 23)              ; 100.00% (23 / 23)             ;       ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                         ;
+-----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+---------+
; Name                                                ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                     ; Details ;
+-----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+---------+
; CLOCK_50                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50~input                                        ; N/A     ;
; LEDR[0]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:leds|data_out[0]            ; N/A     ;
; LEDR[0]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:leds|data_out[0]            ; N/A     ;
; LEDR[1]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:leds|data_out[1]~DUPLICATE  ; N/A     ;
; LEDR[1]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:leds|data_out[1]~DUPLICATE  ; N/A     ;
; LEDR[2]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:leds|data_out[2]            ; N/A     ;
; LEDR[2]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:leds|data_out[2]            ; N/A     ;
; LEDR[3]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:leds|data_out[3]            ; N/A     ;
; LEDR[3]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:leds|data_out[3]            ; N/A     ;
; LEDR[4]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:leds|data_out[4]            ; N/A     ;
; LEDR[4]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:leds|data_out[4]            ; N/A     ;
; LEDR[5]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:leds|data_out[5]            ; N/A     ;
; LEDR[5]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:leds|data_out[5]            ; N/A     ;
; LEDR[6]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:leds|data_out[6]            ; N/A     ;
; LEDR[6]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:leds|data_out[6]            ; N/A     ;
; LEDR[7]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:leds|data_out[7]            ; N/A     ;
; LEDR[7]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:leds|data_out[7]            ; N/A     ;
; lab4_cpu:u0|charreceived_external_connection_export ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; receive:rcv|charRecived                               ; N/A     ;
; lab4_cpu:u0|charreceived_external_connection_export ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; receive:rcv|charRecived                               ; N/A     ;
; lab4_cpu:u0|charsent_external_connection_export     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; transmit:tsmt|charSent                                ; N/A     ;
; lab4_cpu:u0|charsent_external_connection_export     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; transmit:tsmt|charSent                                ; N/A     ;
; lab4_cpu:u0|transenable_external_connection_export  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_transEnable:transenable|data_out ; N/A     ;
; lab4_cpu:u0|transenable_external_connection_export  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_transEnable:transenable|data_out ; N/A     ;
; receive:rcv|dataToMem[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; receive:rcv|DFlipFlop:ff0|q                           ; N/A     ;
; receive:rcv|dataToMem[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; receive:rcv|DFlipFlop:ff0|q                           ; N/A     ;
; receive:rcv|dataToMem[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; receive:rcv|DFlipFlop:ff1|q                           ; N/A     ;
; receive:rcv|dataToMem[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; receive:rcv|DFlipFlop:ff1|q                           ; N/A     ;
; receive:rcv|dataToMem[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; receive:rcv|DFlipFlop:ff2|q                           ; N/A     ;
; receive:rcv|dataToMem[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; receive:rcv|DFlipFlop:ff2|q                           ; N/A     ;
; receive:rcv|dataToMem[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; receive:rcv|DFlipFlop:ff3|q                           ; N/A     ;
; receive:rcv|dataToMem[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; receive:rcv|DFlipFlop:ff3|q                           ; N/A     ;
; receive:rcv|dataToMem[4]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; receive:rcv|DFlipFlop:ff4|q                           ; N/A     ;
; receive:rcv|dataToMem[4]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; receive:rcv|DFlipFlop:ff4|q                           ; N/A     ;
; receive:rcv|dataToMem[5]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; receive:rcv|DFlipFlop:ff5|q                           ; N/A     ;
; receive:rcv|dataToMem[5]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; receive:rcv|DFlipFlop:ff5|q                           ; N/A     ;
; receive:rcv|dataToMem[6]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; receive:rcv|DFlipFlop:ff6|q                           ; N/A     ;
; receive:rcv|dataToMem[6]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; receive:rcv|DFlipFlop:ff6|q                           ; N/A     ;
; receive:rcv|dataToMem[7]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; receive:rcv|DFlipFlop:ff7|q                           ; N/A     ;
; receive:rcv|dataToMem[7]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; receive:rcv|DFlipFlop:ff7|q                           ; N/A     ;
; transmit:tsmt|dataIn[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:datatosent|data_out[0]      ; N/A     ;
; transmit:tsmt|dataIn[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:datatosent|data_out[0]      ; N/A     ;
; transmit:tsmt|dataIn[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:datatosent|data_out[1]      ; N/A     ;
; transmit:tsmt|dataIn[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:datatosent|data_out[1]      ; N/A     ;
; transmit:tsmt|dataIn[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:datatosent|data_out[2]      ; N/A     ;
; transmit:tsmt|dataIn[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:datatosent|data_out[2]      ; N/A     ;
; transmit:tsmt|dataIn[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:datatosent|data_out[3]      ; N/A     ;
; transmit:tsmt|dataIn[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:datatosent|data_out[3]      ; N/A     ;
; transmit:tsmt|dataIn[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:datatosent|data_out[4]      ; N/A     ;
; transmit:tsmt|dataIn[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:datatosent|data_out[4]      ; N/A     ;
; transmit:tsmt|dataIn[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:datatosent|data_out[5]      ; N/A     ;
; transmit:tsmt|dataIn[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:datatosent|data_out[5]      ; N/A     ;
; transmit:tsmt|dataIn[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:datatosent|data_out[6]      ; N/A     ;
; transmit:tsmt|dataIn[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:datatosent|data_out[6]      ; N/A     ;
; transmit:tsmt|dataIn[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:datatosent|data_out[7]      ; N/A     ;
; transmit:tsmt|dataIn[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab4_cpu:u0|lab4_cpu_LEDs:datatosent|data_out[7]      ; N/A     ;
; transmit:tsmt|load                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; transmit:tsmt|load                                    ; N/A     ;
; transmit:tsmt|load                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; transmit:tsmt|load                                    ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
+-----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+-------------------+---------------------------------------------+
; Name                                                                                                                                                                                                               ; Partition ; Type          ; Location          ; Status                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+-------------------+---------------------------------------------+
; CLOCK_50                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- CLOCK_50                                                                                                                                                                                                    ; Top       ; Input Pad     ; IOPAD_X32_Y0_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- CLOCK_50~input                                                                                                                                                                                              ; Top       ; Input Buffer  ; IOIBUF_X32_Y0_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; GPIOi                                                                                                                                                                                                              ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- GPIOi                                                                                                                                                                                                       ; Top       ; Input Pad     ; IOPAD_X62_Y0_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIOi~input                                                                                                                                                                                                 ; Top       ; Input Buffer  ; IOIBUF_X62_Y0_N52 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; GPIOo                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- GPIOo                                                                                                                                                                                                       ; Top       ; Output Pad    ; IOPAD_X52_Y0_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIOo~output                                                                                                                                                                                                ; Top       ; Output Buffer ; IOOBUF_X52_Y0_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; KEY[0]                                                                                                                                                                                                             ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- KEY[0]                                                                                                                                                                                                      ; Top       ; Input Pad     ; IOPAD_X36_Y0_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[0]~input                                                                                                                                                                                                ; Top       ; Input Buffer  ; IOIBUF_X36_Y0_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; KEY[1]                                                                                                                                                                                                             ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- KEY[1]                                                                                                                                                                                                      ; Top       ; Input Pad     ; IOPAD_X36_Y0_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[1]~input                                                                                                                                                                                                ; Top       ; Input Buffer  ; IOIBUF_X36_Y0_N18 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; KEY[2]                                                                                                                                                                                                             ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- KEY[2]                                                                                                                                                                                                      ; Top       ; Input Pad     ; IOPAD_X40_Y0_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[2]~input                                                                                                                                                                                                ; Top       ; Input Buffer  ; IOIBUF_X40_Y0_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; KEY[3]                                                                                                                                                                                                             ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- KEY[3]                                                                                                                                                                                                      ; Top       ; Input Pad     ; IOPAD_X40_Y0_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[3]~input                                                                                                                                                                                                ; Top       ; Input Buffer  ; IOIBUF_X40_Y0_N18 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; LEDR[0]                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- LEDR[0]                                                                                                                                                                                                     ; Top       ; Output Pad    ; IOPAD_X52_Y0_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[0]~output                                                                                                                                                                                              ; Top       ; Output Buffer ; IOOBUF_X52_Y0_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; LEDR[1]                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- LEDR[1]                                                                                                                                                                                                     ; Top       ; Output Pad    ; IOPAD_X52_Y0_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[1]~output                                                                                                                                                                                              ; Top       ; Output Buffer ; IOOBUF_X52_Y0_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; LEDR[2]                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- LEDR[2]                                                                                                                                                                                                     ; Top       ; Output Pad    ; IOPAD_X60_Y0_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[2]~output                                                                                                                                                                                              ; Top       ; Output Buffer ; IOOBUF_X60_Y0_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; LEDR[3]                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- LEDR[3]                                                                                                                                                                                                     ; Top       ; Output Pad    ; IOPAD_X80_Y0_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[3]~output                                                                                                                                                                                              ; Top       ; Output Buffer ; IOOBUF_X80_Y0_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; LEDR[4]                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- LEDR[4]                                                                                                                                                                                                     ; Top       ; Output Pad    ; IOPAD_X60_Y0_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[4]~output                                                                                                                                                                                              ; Top       ; Output Buffer ; IOOBUF_X60_Y0_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; LEDR[5]                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- LEDR[5]                                                                                                                                                                                                     ; Top       ; Output Pad    ; IOPAD_X80_Y0_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[5]~output                                                                                                                                                                                              ; Top       ; Output Buffer ; IOOBUF_X80_Y0_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; LEDR[6]                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- LEDR[6]                                                                                                                                                                                                     ; Top       ; Output Pad    ; IOPAD_X84_Y0_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[6]~output                                                                                                                                                                                              ; Top       ; Output Buffer ; IOOBUF_X84_Y0_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; LEDR[7]                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- LEDR[7]                                                                                                                                                                                                     ; Top       ; Output Pad    ; IOPAD_X89_Y6_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[7]~output                                                                                                                                                                                              ; Top       ; Output Buffer ; IOOBUF_X89_Y6_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; SW[9]                                                                                                                                                                                                              ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- SW[9]                                                                                                                                                                                                       ; Top       ; Input Pad     ; IOPAD_X2_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[9]~input                                                                                                                                                                                                 ; Top       ; Input Buffer  ; IOIBUF_X2_Y0_N58  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; altera_reserved_tck                                                                                                                                                                                                ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- altera_reserved_tck                                                                                                                                                                                         ; Top       ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- altera_reserved_tck~input                                                                                                                                                                                   ; Top       ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; altera_reserved_tdi                                                                                                                                                                                                ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- altera_reserved_tdi                                                                                                                                                                                         ; Top       ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                   ; Top       ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; altera_reserved_tdo                                                                                                                                                                                                ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- altera_reserved_tdo                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; altera_reserved_tms                                                                                                                                                                                                ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- altera_reserved_tms                                                                                                                                                                                         ; Top       ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- altera_reserved_tms~input                                                                                                                                                                                   ; Top       ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_jtag_uart_lab4_cpu_jtag_uart_alt_jtag_atlantic_clr                                                                                                                                                      ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_jtag_uart_lab4_cpu_jtag_uart_alt_jtag_atlantic_ena                                                                                                                                                      ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_jtag_uart_lab4_cpu_jtag_uart_alt_jtag_atlantic_ir_in_0_                                                                                                                                                 ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_jtag_uart_lab4_cpu_jtag_uart_alt_jtag_atlantic_ir_out_0_                                                                                                                                                ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_jtag_uart_lab4_cpu_jtag_uart_alt_jtag_atlantic_irq                                                                                                                                                      ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_jtag_uart_lab4_cpu_jtag_uart_alt_jtag_atlantic_jtag_state_cdr                                                                                                                                           ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_jtag_uart_lab4_cpu_jtag_uart_alt_jtag_atlantic_jtag_state_sdr                                                                                                                                           ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_jtag_uart_lab4_cpu_jtag_uart_alt_jtag_atlantic_jtag_state_udr                                                                                                                                           ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_jtag_uart_lab4_cpu_jtag_uart_alt_jtag_atlantic_raw_tck                                                                                                                                                  ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_jtag_uart_lab4_cpu_jtag_uart_alt_jtag_atlantic_rti                                                                                                                                                      ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_jtag_uart_lab4_cpu_jtag_uart_alt_jtag_atlantic_shift                                                                                                                                                    ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_jtag_uart_lab4_cpu_jtag_uart_alt_jtag_atlantic_tck                                                                                                                                                      ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_jtag_uart_lab4_cpu_jtag_uart_alt_jtag_atlantic_tdi                                                                                                                                                      ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_jtag_uart_lab4_cpu_jtag_uart_alt_jtag_atlantic_tdo                                                                                                                                                      ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_jtag_uart_lab4_cpu_jtag_uart_alt_jtag_atlantic_update                                                                                                                                                   ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_jtag_uart_lab4_cpu_jtag_uart_alt_jtag_atlantic_usr1                                                                                                                                                     ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_nios2_processor_the_lab4_cpu_nios2_processor_nios2_oci_the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper_lab4_cpu_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_clr             ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_nios2_processor_the_lab4_cpu_nios2_processor_nios2_oci_the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper_lab4_cpu_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ena             ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_nios2_processor_the_lab4_cpu_nios2_processor_nios2_oci_the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper_lab4_cpu_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_in_0_        ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_nios2_processor_the_lab4_cpu_nios2_processor_nios2_oci_the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper_lab4_cpu_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_in_1_        ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_nios2_processor_the_lab4_cpu_nios2_processor_nios2_oci_the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper_lab4_cpu_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_out_0_       ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_nios2_processor_the_lab4_cpu_nios2_processor_nios2_oci_the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper_lab4_cpu_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_out_1_       ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_nios2_processor_the_lab4_cpu_nios2_processor_nios2_oci_the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper_lab4_cpu_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr  ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_nios2_processor_the_lab4_cpu_nios2_processor_nios2_oci_the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper_lab4_cpu_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_cir  ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_nios2_processor_the_lab4_cpu_nios2_processor_nios2_oci_the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper_lab4_cpu_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_nios2_processor_the_lab4_cpu_nios2_processor_nios2_oci_the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper_lab4_cpu_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_nios2_processor_the_lab4_cpu_nios2_processor_nios2_oci_the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper_lab4_cpu_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_nios2_processor_the_lab4_cpu_nios2_processor_nios2_oci_the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper_lab4_cpu_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_nios2_processor_the_lab4_cpu_nios2_processor_nios2_oci_the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper_lab4_cpu_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr  ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_nios2_processor_the_lab4_cpu_nios2_processor_nios2_oci_the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper_lab4_cpu_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_pir  ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_nios2_processor_the_lab4_cpu_nios2_processor_nios2_oci_the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper_lab4_cpu_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_rti  ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_nios2_processor_the_lab4_cpu_nios2_processor_nios2_oci_the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper_lab4_cpu_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr  ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_nios2_processor_the_lab4_cpu_nios2_processor_nios2_oci_the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper_lab4_cpu_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_nios2_processor_the_lab4_cpu_nios2_processor_nios2_oci_the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper_lab4_cpu_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sir  ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_nios2_processor_the_lab4_cpu_nios2_processor_nios2_oci_the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper_lab4_cpu_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_nios2_processor_the_lab4_cpu_nios2_processor_nios2_oci_the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper_lab4_cpu_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr  ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_nios2_processor_the_lab4_cpu_nios2_processor_nios2_oci_the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper_lab4_cpu_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_udr  ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_nios2_processor_the_lab4_cpu_nios2_processor_nios2_oci_the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper_lab4_cpu_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_uir  ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_nios2_processor_the_lab4_cpu_nios2_processor_nios2_oci_the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper_lab4_cpu_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_raw_tck         ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_nios2_processor_the_lab4_cpu_nios2_processor_nios2_oci_the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper_lab4_cpu_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_raw_tms         ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_nios2_processor_the_lab4_cpu_nios2_processor_nios2_oci_the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper_lab4_cpu_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_tdi             ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_nios2_processor_the_lab4_cpu_nios2_processor_nios2_oci_the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper_lab4_cpu_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_tdo             ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; jtag.bp.u0_nios2_processor_the_lab4_cpu_nios2_processor_nios2_oci_the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper_lab4_cpu_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_usr1            ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; pre_syn.bp.rcv_dataToMem_0_                                                                                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; pre_syn.bp.rcv_dataToMem_1_                                                                                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; pre_syn.bp.rcv_dataToMem_2_                                                                                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; pre_syn.bp.rcv_dataToMem_3_                                                                                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; pre_syn.bp.rcv_dataToMem_4_                                                                                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; pre_syn.bp.rcv_dataToMem_5_                                                                                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; pre_syn.bp.rcv_dataToMem_6_                                                                                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; pre_syn.bp.rcv_dataToMem_7_                                                                                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; pre_syn.bp.tsmt_dataIn_0_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; pre_syn.bp.tsmt_dataIn_1_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; pre_syn.bp.tsmt_dataIn_2_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; pre_syn.bp.tsmt_dataIn_3_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; pre_syn.bp.tsmt_dataIn_4_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; pre_syn.bp.tsmt_dataIn_5_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; pre_syn.bp.tsmt_dataIn_6_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; pre_syn.bp.tsmt_dataIn_7_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; pre_syn.bp.tsmt_load                                                                                                                                                                                               ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; pre_syn.bp.u0_charreceived_external_connection_export                                                                                                                                                              ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; pre_syn.bp.u0_charsent_external_connection_export                                                                                                                                                                  ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
; pre_syn.bp.u0_transenable_external_connection_export                                                                                                                                                               ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                    ;           ;               ;                   ;                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+-------------------+---------------------------------------------+


+---------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                              ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Estimate of Logic utilization (ALMs needed) ; 1587                  ;
;                                             ;                       ;
; Combinational ALUT usage for logic          ; 1633                  ;
;     -- 7 input functions                    ; 7                     ;
;     -- 6 input functions                    ; 312                   ;
;     -- 5 input functions                    ; 299                   ;
;     -- 4 input functions                    ; 295                   ;
;     -- <=3 input functions                  ; 720                   ;
;                                             ;                       ;
; Dedicated logic registers                   ; 1911                  ;
;                                             ;                       ;
; I/O pins                                    ; 16                    ;
; Total MLAB memory bits                      ; 0                     ;
; Total block memory bits                     ; 1256448               ;
; Total DSP Blocks                            ; 0                     ;
; Maximum fan-out node                        ; CLOCK_50~inputCLKENA0 ;
; Maximum fan-out                             ; 884                   ;
; Total fan-out                               ; 18163                 ;
; Average fan-out                             ; 4.19                  ;
+---------------------------------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------+
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_r:the_lab4_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM                                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                                 ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM                                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                                 ;
; lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_gqf1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; lab4_cpu_nios2_processor_ociram_default_contents.mif ;
; lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_a_module:lab4_cpu_nios2_processor_register_bank_a|altsyncram:the_altsyncram|altsyncram_tjn1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; lab4_cpu_nios2_processor_rf_ram_a.mif                ;
; lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_b_module:lab4_cpu_nios2_processor_register_bank_b|altsyncram:the_altsyncram|altsyncram_ujn1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; lab4_cpu_nios2_processor_rf_ram_b.mif                ;
; lab4_cpu:u0|lab4_cpu_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_t6j1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                    ; AUTO ; Single Port      ; 10240        ; 32           ; --           ; --           ; 327680 ; lab4_cpu_onchip_memory.hex                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o484:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32768        ; 28           ; 32768        ; 28           ; 917504 ; None                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Fri Mar 13 07:02:29 2015
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --merge=on --recompile=on
Critical Warning (12819): Rapid Recompile may ignore modifying, adding, or deleting SDC files.
    Info (12845): SDC file was deleted: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_controller.sdc.
    Info (12845): SDC file was deleted: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.sdc.
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "Top"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 89 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3142 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 2962 logic cells
    Info (21064): Implemented 158 RAM segments
Warning (20013): Ignored assignments for entity "altsyncram_k484" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_k484 -tag quartusii was ignored
Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 783 megabytes
    Info: Processing ended: Fri Mar 13 07:02:35 2015
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


