{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 04 19:04:12 2009 " "Info: Processing started: Wed Mar 04 19:04:12 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=on --write_settings_files=off branden -c branden --speed=5 " "Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off branden -c branden --speed=5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "branden.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/Opnieuw programma/branden/branden.vhd" 7 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register tienteller:teller\|tel\[0\] register tienteller:teller\|tel\[1\] 261.64 MHz 3.822 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 261.64 MHz between source register \"tienteller:teller\|tel\[0\]\" and destination register \"tienteller:teller\|tel\[1\]\" (period= 3.822 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.113 ns + Longest register register " "Info: + Longest register to register delay is 3.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tienteller:teller\|tel\[0\] 1 REG LC_X14_Y2_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y2_N9; Fanout = 5; REG Node = 'tienteller:teller\|tel\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tienteller:teller|tel[0] } "NODE_NAME" } } { "../tienteller/tienteller.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/Opnieuw programma/tienteller/tienteller.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.930 ns) + CELL(1.183 ns) 3.113 ns tienteller:teller\|tel\[1\] 2 REG LC_X14_Y2_N2 4 " "Info: 2: + IC(1.930 ns) + CELL(1.183 ns) = 3.113 ns; Loc. = LC_X14_Y2_N2; Fanout = 4; REG Node = 'tienteller:teller\|tel\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.113 ns" { tienteller:teller|tel[0] tienteller:teller|tel[1] } "NODE_NAME" } } { "../tienteller/tienteller.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/Opnieuw programma/tienteller/tienteller.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 38.00 % ) " "Info: Total cell delay = 1.183 ns ( 38.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.930 ns ( 62.00 % ) " "Info: Total interconnect delay = 1.930 ns ( 62.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.113 ns" { tienteller:teller|tel[0] tienteller:teller|tel[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.113 ns" { tienteller:teller|tel[0] {} tienteller:teller|tel[1] {} } { 0.000ns 1.930ns } { 0.000ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 7.129 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 7.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Clock 1 CLK PIN_V15 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_V15; Fanout = 5; CLK Node = 'Clock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "branden.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/Opnieuw programma/branden/branden.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.079 ns) + CELL(0.918 ns) 7.129 ns tienteller:teller\|tel\[1\] 2 REG LC_X14_Y2_N2 4 " "Info: 2: + IC(5.079 ns) + CELL(0.918 ns) = 7.129 ns; Loc. = LC_X14_Y2_N2; Fanout = 4; REG Node = 'tienteller:teller\|tel\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.997 ns" { Clock tienteller:teller|tel[1] } "NODE_NAME" } } { "../tienteller/tienteller.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/Opnieuw programma/tienteller/tienteller.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 28.76 % ) " "Info: Total cell delay = 2.050 ns ( 28.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.079 ns ( 71.24 % ) " "Info: Total interconnect delay = 5.079 ns ( 71.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.129 ns" { Clock tienteller:teller|tel[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.129 ns" { Clock {} Clock~combout {} tienteller:teller|tel[1] {} } { 0.000ns 0.000ns 5.079ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 7.129 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 7.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Clock 1 CLK PIN_V15 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_V15; Fanout = 5; CLK Node = 'Clock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "branden.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/Opnieuw programma/branden/branden.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.079 ns) + CELL(0.918 ns) 7.129 ns tienteller:teller\|tel\[0\] 2 REG LC_X14_Y2_N9 5 " "Info: 2: + IC(5.079 ns) + CELL(0.918 ns) = 7.129 ns; Loc. = LC_X14_Y2_N9; Fanout = 5; REG Node = 'tienteller:teller\|tel\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.997 ns" { Clock tienteller:teller|tel[0] } "NODE_NAME" } } { "../tienteller/tienteller.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/Opnieuw programma/tienteller/tienteller.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 28.76 % ) " "Info: Total cell delay = 2.050 ns ( 28.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.079 ns ( 71.24 % ) " "Info: Total interconnect delay = 5.079 ns ( 71.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.129 ns" { Clock tienteller:teller|tel[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.129 ns" { Clock {} Clock~combout {} tienteller:teller|tel[0] {} } { 0.000ns 0.000ns 5.079ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.129 ns" { Clock tienteller:teller|tel[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.129 ns" { Clock {} Clock~combout {} tienteller:teller|tel[1] {} } { 0.000ns 0.000ns 5.079ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.129 ns" { Clock tienteller:teller|tel[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.129 ns" { Clock {} Clock~combout {} tienteller:teller|tel[0] {} } { 0.000ns 0.000ns 5.079ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "../tienteller/tienteller.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/Opnieuw programma/tienteller/tienteller.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "../tienteller/tienteller.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/Opnieuw programma/tienteller/tienteller.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.113 ns" { tienteller:teller|tel[0] tienteller:teller|tel[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.113 ns" { tienteller:teller|tel[0] {} tienteller:teller|tel[1] {} } { 0.000ns 1.930ns } { 0.000ns 1.183ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.129 ns" { Clock tienteller:teller|tel[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.129 ns" { Clock {} Clock~combout {} tienteller:teller|tel[1] {} } { 0.000ns 0.000ns 5.079ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.129 ns" { Clock tienteller:teller|tel[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.129 ns" { Clock {} Clock~combout {} tienteller:teller|tel[0] {} } { 0.000ns 0.000ns 5.079ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock branden tienteller:teller\|teller 14.984 ns register " "Info: tco from clock \"Clock\" to destination pin \"branden\" through register \"tienteller:teller\|teller\" is 14.984 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 7.129 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 7.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Clock 1 CLK PIN_V15 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_V15; Fanout = 5; CLK Node = 'Clock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "branden.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/Opnieuw programma/branden/branden.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.079 ns) + CELL(0.918 ns) 7.129 ns tienteller:teller\|teller 2 REG LC_X14_Y2_N5 2 " "Info: 2: + IC(5.079 ns) + CELL(0.918 ns) = 7.129 ns; Loc. = LC_X14_Y2_N5; Fanout = 2; REG Node = 'tienteller:teller\|teller'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.997 ns" { Clock tienteller:teller|teller } "NODE_NAME" } } { "../tienteller/tienteller.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/Opnieuw programma/tienteller/tienteller.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 28.76 % ) " "Info: Total cell delay = 2.050 ns ( 28.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.079 ns ( 71.24 % ) " "Info: Total interconnect delay = 5.079 ns ( 71.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.129 ns" { Clock tienteller:teller|teller } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.129 ns" { Clock {} Clock~combout {} tienteller:teller|teller {} } { 0.000ns 0.000ns 5.079ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "../tienteller/tienteller.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/Opnieuw programma/tienteller/tienteller.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.479 ns + Longest register pin " "Info: + Longest register to pin delay is 7.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tienteller:teller\|teller 1 REG LC_X14_Y2_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y2_N5; Fanout = 2; REG Node = 'tienteller:teller\|teller'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tienteller:teller|teller } "NODE_NAME" } } { "../tienteller/tienteller.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/Opnieuw programma/tienteller/tienteller.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.511 ns) 1.492 ns branden~0 2 COMB LC_X14_Y2_N8 1 " "Info: 2: + IC(0.981 ns) + CELL(0.511 ns) = 1.492 ns; Loc. = LC_X14_Y2_N8; Fanout = 1; COMB Node = 'branden~0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { tienteller:teller|teller branden~0 } "NODE_NAME" } } { "branden.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/Opnieuw programma/branden/branden.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.665 ns) + CELL(2.322 ns) 7.479 ns branden 3 PIN PIN_V5 0 " "Info: 3: + IC(3.665 ns) + CELL(2.322 ns) = 7.479 ns; Loc. = PIN_V5; Fanout = 0; PIN Node = 'branden'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.987 ns" { branden~0 branden } "NODE_NAME" } } { "branden.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/Opnieuw programma/branden/branden.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.833 ns ( 37.88 % ) " "Info: Total cell delay = 2.833 ns ( 37.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.646 ns ( 62.12 % ) " "Info: Total interconnect delay = 4.646 ns ( 62.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.479 ns" { tienteller:teller|teller branden~0 branden } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.479 ns" { tienteller:teller|teller {} branden~0 {} branden {} } { 0.000ns 0.981ns 3.665ns } { 0.000ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.129 ns" { Clock tienteller:teller|teller } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.129 ns" { Clock {} Clock~combout {} tienteller:teller|teller {} } { 0.000ns 0.000ns 5.079ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.479 ns" { tienteller:teller|teller branden~0 branden } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.479 ns" { tienteller:teller|teller {} branden~0 {} branden {} } { 0.000ns 0.981ns 3.665ns } { 0.000ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "clear branden 10.023 ns Longest " "Info: Longest tpd from source pin \"clear\" to destination pin \"branden\" is 10.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clear 1 PIN PIN_U15 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_U15; Fanout = 1; PIN Node = 'clear'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "branden.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/Opnieuw programma/branden/branden.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.704 ns) + CELL(0.200 ns) 4.036 ns branden~0 2 COMB LC_X14_Y2_N8 1 " "Info: 2: + IC(2.704 ns) + CELL(0.200 ns) = 4.036 ns; Loc. = LC_X14_Y2_N8; Fanout = 1; COMB Node = 'branden~0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.904 ns" { clear branden~0 } "NODE_NAME" } } { "branden.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/Opnieuw programma/branden/branden.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.665 ns) + CELL(2.322 ns) 10.023 ns branden 3 PIN PIN_V5 0 " "Info: 3: + IC(3.665 ns) + CELL(2.322 ns) = 10.023 ns; Loc. = PIN_V5; Fanout = 0; PIN Node = 'branden'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.987 ns" { branden~0 branden } "NODE_NAME" } } { "branden.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/Opnieuw programma/branden/branden.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.654 ns ( 36.46 % ) " "Info: Total cell delay = 3.654 ns ( 36.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.369 ns ( 63.54 % ) " "Info: Total interconnect delay = 6.369 ns ( 63.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.023 ns" { clear branden~0 branden } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "10.023 ns" { clear {} clear~combout {} branden~0 {} branden {} } { 0.000ns 0.000ns 2.704ns 3.665ns } { 0.000ns 1.132ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "140 " "Info: Peak virtual memory: 140 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 04 19:04:13 2009 " "Info: Processing ended: Wed Mar 04 19:04:13 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
