#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Nov 24 12:52:16 2018
# Process ID: 9084
# Current directory: C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12560 C:\Users\silvi\workspace\tfe4141_term_project\edit_rsa_accelerator\edit_rsa_accelerator.xpr
# Log file: C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/vivado.log
# Journal file: C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 749.324 ; gain = 63.449
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Nov 24 13:30:30 2018] Launched synth_1...
Run output will be captured here: C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 510 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1258.672 ; gain = 479.070
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/synth/func/xsim/rsa_core_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/synth/func/xsim/rsa_core_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'rsa_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj rsa_core_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/synth/func/xsim/rsa_core_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_control_path
INFO: [VRFC 10-307] analyzing entity MonPro_control_path_16
INFO: [VRFC 10-307] analyzing entity MonPro_control_path_24
INFO: [VRFC 10-307] analyzing entity MonPro_control_path_8
INFO: [VRFC 10-307] analyzing entity reg
INFO: [VRFC 10-307] analyzing entity reg_10
INFO: [VRFC 10-307] analyzing entity reg_11
INFO: [VRFC 10-307] analyzing entity reg_13
INFO: [VRFC 10-307] analyzing entity reg_17
INFO: [VRFC 10-307] analyzing entity reg_18
INFO: [VRFC 10-307] analyzing entity reg_19
INFO: [VRFC 10-307] analyzing entity reg_21
INFO: [VRFC 10-307] analyzing entity reg_25
INFO: [VRFC 10-307] analyzing entity reg_26
INFO: [VRFC 10-307] analyzing entity reg_27
INFO: [VRFC 10-307] analyzing entity reg_29
INFO: [VRFC 10-307] analyzing entity reg_3
INFO: [VRFC 10-307] analyzing entity reg_4
INFO: [VRFC 10-307] analyzing entity reg_5
INFO: [VRFC 10-307] analyzing entity reg_9
INFO: [VRFC 10-307] analyzing entity \reg__parameterized2\
INFO: [VRFC 10-307] analyzing entity \reg__parameterized2_12\
INFO: [VRFC 10-307] analyzing entity \reg__parameterized2_20\
INFO: [VRFC 10-307] analyzing entity \reg__parameterized2_28\
INFO: [VRFC 10-307] analyzing entity rsa_msgin
INFO: [VRFC 10-307] analyzing entity rsa_msgout
INFO: [VRFC 10-307] analyzing entity rsa_regio
INFO: [VRFC 10-307] analyzing entity Montgomery_product
INFO: [VRFC 10-307] analyzing entity Montgomery_product_15
INFO: [VRFC 10-307] analyzing entity Montgomery_product_23
INFO: [VRFC 10-307] analyzing entity Montgomery_product_7
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-307] analyzing entity MonPro_14
INFO: [VRFC 10-307] analyzing entity MonPro_22
INFO: [VRFC 10-307] analyzing entity MonPro_6
INFO: [VRFC 10-307] analyzing entity rsa_modexp
INFO: [VRFC 10-307] analyzing entity rsa_modexp_0
INFO: [VRFC 10-307] analyzing entity rsa_modexp_1
INFO: [VRFC 10-307] analyzing entity rsa_modexp_2
INFO: [VRFC 10-307] analyzing entity rsa_core
INFO: [VRFC 10-307] analyzing entity rsa_accelerator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/imports/Project/Montgomery_product.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg
WARNING: [VRFC 10-1193] overwriting existing primary unit reg [C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/imports/Project/Montgomery_product.vhd:35]
INFO: [VRFC 10-307] analyzing entity Montgomery_product
WARNING: [VRFC 10-1193] overwriting existing primary unit montgomery_product [C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/imports/Project/Montgomery_product.vhd:74]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/imports/Project/Mon_Pro_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_control_path
WARNING: [VRFC 10-1193] overwriting existing primary unit monpro_control_path [C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/imports/Project/Mon_Pro_control.vhd:36]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro
WARNING: [VRFC 10-1193] overwriting existing primary unit monpro [C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/imports/new/MonPro.vhd:34]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator/hdl/rsa_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rsa_core
WARNING: [VRFC 10-1193] overwriting existing primary unit rsa_core [C:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator/hdl/rsa_core.vhd:22]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator/hdl/rsa_modexp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rsa_modexp
WARNING: [VRFC 10-1193] overwriting existing primary unit rsa_modexp [C:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator/hdl/rsa_modexp.vhd:36]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator/hdl/rsa_core_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rsa_core_tb
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1298.723 ; gain = 33.648
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 91b9267eb12847098834f19c071e9069 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot rsa_core_tb_func_synth xil_defaultlib.rsa_core_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling architecture behavioral of entity xil_defaultlib.reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.reg [\reg(reg_width=257)\]
Compiling architecture behavioral of entity xil_defaultlib.Montgomery_product [montgomery_product_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro_control_path [monpro_control_path_default]
Compiling architecture rtl of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.rsa_modexp [rsa_modexp_default]
Compiling architecture rtl of entity xil_defaultlib.rsa_core [rsa_core_default]
Compiling architecture behavioral of entity xil_defaultlib.rsa_core_tb
Built simulation snapshot rsa_core_tb_func_synth

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/synth/func/xsim/xsim.dir/rsa_core_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/synth/func/xsim/xsim.dir/rsa_core_tb_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Nov 24 13:34:22 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 24 13:34:22 2018...
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1708.352 ; gain = 409.133
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rsa_core_tb_func_synth -key {Post-Synthesis:sim_1:Functional:rsa_core_tb} -tclbatch {rsa_core_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source rsa_core_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rsa_core_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:04 ; elapsed = 00:00:51 . Memory (MB): peak = 1729.301 ; gain = 949.699
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1743.402 ; gain = 9.258
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1751.199 ; gain = 0.000
close_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/silvi/workspace/rsa_core_testbench/rsa_core_testbench.vhd
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rsa_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj rsa_core_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator/hdl/rsa_core_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rsa_core_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 91b9267eb12847098834f19c071e9069 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot rsa_core_tb_behav xil_defaultlib.rsa_core_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling architecture behavioral of entity xil_defaultlib.reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.reg [\reg(reg_width=257)\]
Compiling architecture behavioral of entity xil_defaultlib.Montgomery_product [montgomery_product_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro_control_path [monpro_control_path_default]
Compiling architecture rtl of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.rsa_modexp [rsa_modexp_default]
Compiling architecture rtl of entity xil_defaultlib.rsa_core [rsa_core_default]
Compiling architecture behavioral of entity xil_defaultlib.rsa_core_tb
Built simulation snapshot rsa_core_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/behav/xsim/xsim.dir/rsa_core_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/behav/xsim/xsim.dir/rsa_core_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Nov 24 15:26:00 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 24 15:26:00 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1751.199 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rsa_core_tb_behav -key {Behavioral:sim_1:Functional:rsa_core_tb} -tclbatch {rsa_core_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source rsa_core_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rsa_core_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1751.199 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1751.199 ; gain = 0.000
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 3 (See C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/vivado_pid9084.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 3 (See C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/vivado_pid9084.debug)
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1751.199 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rsa_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj rsa_core_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator/hdl/rsa_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rsa_core
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator/hdl/rsa_core_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rsa_core_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 91b9267eb12847098834f19c071e9069 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot rsa_core_tb_behav xil_defaultlib.rsa_core_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling architecture behavioral of entity xil_defaultlib.reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.reg [\reg(reg_width=257)\]
Compiling architecture behavioral of entity xil_defaultlib.Montgomery_product [montgomery_product_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro_control_path [monpro_control_path_default]
Compiling architecture rtl of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.rsa_modexp [rsa_modexp_default]
Compiling architecture rtl of entity xil_defaultlib.rsa_core [rsa_core_default]
Compiling architecture behavioral of entity xil_defaultlib.rsa_core_tb
Built simulation snapshot rsa_core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1751.199 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1751.199 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
ipx::open_ipxact_file C:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator/component.xml
CRITICAL WARNING: [IP_Flow 19-5098] File 'c:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator/hdl/rsa_msgin.vhd' is of type VHDL-2008, which is not supported by the IP Packager
CRITICAL WARNING: [IP_Flow 19-5098] File 'c:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator/hdl/rsa_msgout.vhd' is of type VHDL-2008, which is not supported by the IP Packager
CRITICAL WARNING: [IP_Flow 19-5098] File 'c:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator/hdl/rsa_accelerator.vhd' is of type VHDL-2008, which is not supported by the IP Packager
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator/hdl/dummy_monpro.vhd'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator/component.xml' ignored by IP packager.
ipx::open_ipxact_file: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1751.199 ; gain = 0.000
set_property core_revision 22 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator'
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 24 15:38:33 2018...
