v 20111231 2
T 16110 1310 9 10 1 0 0 0 1
3
T 17710 1310 9 10 1 0 0 0 1
3
T 16010 1610 9 10 1 0 0 0 1
stbone_pg3.sch
T 19710 1310 9 10 1 0 0 0 1
E. Brombaugh
T 20310 1610 9 10 1 0 0 0 1
-
C 1010 1010 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
B 1010 1010 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 15410 2510 5 10 0 0 0 0 1
graphical=1
L 18710 1810 18710 1210 15 0 0 0 -1 -1
T 15310 1610 15 8 1 0 0 0 1
FILE:
T 18810 1610 15 8 1 0 0 0 1
REVISION:
T 18810 1310 15 8 1 0 0 0 1
DRAWN BY: 
T 15310 1310 15 8 1 0 0 0 1
PAGE
T 17010 1310 15 8 1 0 0 0 1
OF
T 15310 1910 15 8 1 0 0 0 1
TITLE
B 15210 1210 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 15210 1810 22810 1810 15 0 0 0 -1 -1
L 1210 11010 1010 11010 15 0 0 0 -1 -1
L 1210 9010 1010 9010 15 0 0 0 -1 -1
L 1210 7010 1010 7010 15 0 0 0 -1 -1
L 1210 5010 1010 5010 15 0 0 0 -1 -1
L 1210 3010 1010 3010 15 0 0 0 -1 -1
L 3010 1210 3010 1010 15 0 0 0 -1 -1
L 5010 1210 5010 1010 15 0 0 0 -1 -1
L 7010 1210 7010 1010 15 0 0 0 -1 -1
L 9010 1210 9010 1010 15 0 0 0 -1 -1
L 11010 1210 11010 1010 15 0 0 0 -1 -1
L 13010 1210 13010 1010 15 0 0 0 -1 -1
L 15010 1210 15010 1010 15 0 0 0 -1 -1
L 17010 1210 17010 1010 15 0 0 0 -1 -1
B 1210 1210 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1110 10010 15 8 1 0 0 4 1
E
T 1110 8010 15 8 1 0 0 4 1
D
T 1110 6010 15 8 1 0 0 4 1
C
T 1110 4010 15 8 1 0 0 4 1
B
T 1110 2010 15 8 1 0 0 4 1
A
T 2010 1110 15 8 1 0 0 4 1
1
T 4010 1110 15 8 1 0 0 4 1
2
T 6010 1110 15 8 1 0 0 4 1
3
T 8010 1110 15 8 1 0 0 4 1
4
T 10010 1110 15 8 1 0 0 4 1
5
T 12010 1110 15 8 1 0 0 4 1
6
T 14010 1110 15 8 1 0 0 4 1
7
T 16010 1110 15 8 1 0 0 4 1
8
L 1210 13010 1010 13010 15 0 0 0 -1 -1
L 1210 15010 1010 15010 15 0 0 0 -1 -1
L 1210 17010 1010 17010 15 0 0 0 -1 -1
T 1110 12010 15 8 1 0 0 4 1
F
T 1110 14010 15 8 1 0 0 4 1
G
T 1110 16010 15 8 1 0 0 4 1
H
T 1110 17510 15 8 1 0 0 4 1
I
L 23010 17010 22810 17010 15 0 0 0 -1 -1
L 23010 15010 22810 15010 15 0 0 0 -1 -1
L 23010 13010 22810 13010 15 0 0 0 -1 -1
L 23010 11010 22810 11010 15 0 0 0 -1 -1
L 23010 9010 22810 9010 15 0 0 0 -1 -1
L 23010 7010 22810 7010 15 0 0 0 -1 -1
L 23010 5010 22810 5010 15 0 0 0 -1 -1
L 23010 3010 22810 3010 15 0 0 0 -1 -1
T 22910 17510 15 8 1 0 0 4 1
I
T 22910 16010 15 8 1 0 0 4 1
H
T 22910 14010 15 8 1 0 0 4 1
G
T 22910 12010 15 8 1 0 0 4 1
F
T 22910 10010 15 8 1 0 0 4 1
E
T 22910 8010 15 8 1 0 0 4 1
D
T 22910 6010 15 8 1 0 0 4 1
C
T 22910 4010 15 8 1 0 0 4 1
B
T 22910 2010 15 8 1 0 0 4 1
A
L 21010 1210 21010 1010 15 0 0 0 -1 -1
L 19010 1210 19010 1010 15 0 0 0 -1 -1
T 22010 1110 15 8 1 0 0 4 1
11
T 20010 1110 15 8 1 0 0 4 1
10
T 18010 1110 15 8 1 0 0 4 1
9
L 3010 18010 3010 17810 15 0 0 0 -1 -1
L 5010 18010 5010 17810 15 0 0 0 -1 -1
L 7010 18010 7010 17810 15 0 0 0 -1 -1
L 9010 18010 9010 17810 15 0 0 0 -1 -1
L 11010 18010 11010 17810 15 0 0 0 -1 -1
L 13010 18010 13010 17810 15 0 0 0 -1 -1
L 15010 18010 15010 17810 15 0 0 0 -1 -1
L 17010 18010 17010 17810 15 0 0 0 -1 -1
L 19010 18010 19010 17810 15 0 0 0 -1 -1
L 21010 18010 21010 17810 15 0 0 0 -1 -1
T 2010 17910 15 8 1 0 0 4 1
1
T 4010 17910 15 8 1 0 0 4 1
2
T 6010 17910 15 8 1 0 0 4 1
3
T 8010 17910 15 8 1 0 0 4 1
4
T 10010 17910 15 8 1 0 0 4 1
5
T 12010 17910 15 8 1 0 0 4 1
6
T 14010 17910 15 8 1 0 0 4 1
7
T 16010 17910 15 8 1 0 0 4 1
8
T 18010 17910 15 8 1 0 0 4 1
9
T 20010 17910 15 8 1 0 0 4 1
10
T 22010 17910 15 8 1 0 0 4 1
11
]
T 15900 1900 9 10 1 0 0 0 1
stbone V0.1: I/O
C 4000 5600 1 180 0 EMBEDDEDoutput-1.sym
[
P 4000 5500 3800 5500 1 0 0
{
T 3750 5550 5 6 0 0 180 0 1
pinseq=1
T 3750 5550 5 6 0 1 180 0 1
pinnumber=1
}
L 3800 5400 3800 5600 3 0 0 0 -1 -1
L 3800 5400 3300 5400 3 0 0 0 -1 -1
L 3300 5400 3200 5500 3 0 0 0 -1 -1
L 3200 5500 3300 5600 3 0 0 0 -1 -1
L 3300 5600 3800 5600 3 0 0 0 -1 -1
T 3900 5300 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 3900 5300 5 10 0 0 180 0 1
device=OUTPUT
T 4000 5600 5 10 0 1 0 0 1
net=OTG_FS_VBUS:1
T 3200 5600 5 10 1 1 180 0 1
value=OTG_FS_VBUS
}
C 4000 4800 1 180 0 EMBEDDEDoutput-1.sym
[
P 4000 4700 3800 4700 1 0 0
{
T 3750 4750 5 6 0 0 180 0 1
pinseq=1
T 3750 4750 5 6 0 1 180 0 1
pinnumber=1
}
L 3800 4600 3800 4800 3 0 0 0 -1 -1
L 3800 4600 3300 4600 3 0 0 0 -1 -1
L 3300 4600 3200 4700 3 0 0 0 -1 -1
L 3200 4700 3300 4800 3 0 0 0 -1 -1
L 3300 4800 3800 4800 3 0 0 0 -1 -1
T 3900 4500 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 3900 4500 5 10 0 0 180 0 1
device=OUTPUT
T 4000 4800 5 10 0 1 0 0 1
net=OTG_FS_DP:1
T 3100 4800 5 10 1 1 180 0 1
value=OTG_FS_DP
}
C 4000 4600 1 180 0 EMBEDDEDoutput-1.sym
[
P 4000 4500 3800 4500 1 0 0
{
T 3750 4550 5 6 0 0 180 0 1
pinseq=1
T 3750 4550 5 6 0 1 180 0 1
pinnumber=1
}
L 3800 4400 3800 4600 3 0 0 0 -1 -1
L 3800 4400 3300 4400 3 0 0 0 -1 -1
L 3300 4400 3200 4500 3 0 0 0 -1 -1
L 3200 4500 3300 4600 3 0 0 0 -1 -1
L 3300 4600 3800 4600 3 0 0 0 -1 -1
T 3900 4300 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 3900 4300 5 10 0 0 180 0 1
device=OUTPUT
T 4000 4600 5 10 0 1 0 0 1
net=OTG_FS_ID:1
T 3100 4600 5 10 1 1 180 0 1
value=OTG_FS_ID
}
C 4000 5200 1 180 0 EMBEDDEDoutput-1.sym
[
P 4000 5100 3800 5100 1 0 0
{
T 3750 5150 5 6 0 0 180 0 1
pinseq=1
T 3750 5150 5 6 0 1 180 0 1
pinnumber=1
}
L 3800 5000 3800 5200 3 0 0 0 -1 -1
L 3800 5000 3300 5000 3 0 0 0 -1 -1
L 3300 5000 3200 5100 3 0 0 0 -1 -1
L 3200 5100 3300 5200 3 0 0 0 -1 -1
L 3300 5200 3800 5200 3 0 0 0 -1 -1
T 3900 4900 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 3900 4900 5 10 0 0 180 0 1
device=OUTPUT
T 4000 5200 5 10 0 1 0 0 1
net=OTG_FS_DM:1
T 3100 5200 5 10 1 1 180 0 1
value=OTG_FS_DM
}
C 17600 17100 1 0 0 EMBEDDEDoutput-1.sym
[
P 17600 17200 17800 17200 1 0 0
{
T 17850 17150 5 6 0 0 0 0 1
pinseq=1
T 17850 17150 5 6 0 1 0 0 1
pinnumber=1
}
L 17800 17300 17800 17100 3 0 0 0 -1 -1
L 17800 17300 18300 17300 3 0 0 0 -1 -1
L 18300 17300 18400 17200 3 0 0 0 -1 -1
L 18400 17200 18300 17100 3 0 0 0 -1 -1
L 18300 17100 17800 17100 3 0 0 0 -1 -1
T 17700 17400 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 17700 17400 5 10 0 0 0 0 1
device=OUTPUT
T 17600 17100 5 10 0 1 180 0 1
net=ETH_RMII_TXD0:1
T 18500 17100 5 10 1 1 0 0 1
value=ETH_RMII_TXD0
}
C 17600 17300 1 0 0 EMBEDDEDoutput-1.sym
[
P 17600 17400 17800 17400 1 0 0
{
T 17850 17350 5 6 0 0 0 0 1
pinseq=1
T 17850 17350 5 6 0 1 0 0 1
pinnumber=1
}
L 17800 17500 17800 17300 3 0 0 0 -1 -1
L 17800 17500 18300 17500 3 0 0 0 -1 -1
L 18300 17500 18400 17400 3 0 0 0 -1 -1
L 18400 17400 18300 17300 3 0 0 0 -1 -1
L 18300 17300 17800 17300 3 0 0 0 -1 -1
T 17700 17600 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 17700 17600 5 10 0 0 0 0 1
device=OUTPUT
T 17600 17300 5 10 0 1 180 0 1
net=ETH_RMII_TXD1:1
T 18500 17300 5 10 1 1 0 0 1
value=ETH_RMII_TXD1
}
C 17600 16900 1 0 0 EMBEDDEDoutput-1.sym
[
P 17600 17000 17800 17000 1 0 0
{
T 17850 16950 5 6 0 0 0 0 1
pinseq=1
T 17850 16950 5 6 0 1 0 0 1
pinnumber=1
}
L 17800 17100 17800 16900 3 0 0 0 -1 -1
L 17800 17100 18300 17100 3 0 0 0 -1 -1
L 18300 17100 18400 17000 3 0 0 0 -1 -1
L 18400 17000 18300 16900 3 0 0 0 -1 -1
L 18300 16900 17800 16900 3 0 0 0 -1 -1
T 17700 17200 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 17700 17200 5 10 0 0 0 0 1
device=OUTPUT
T 17600 16900 5 10 0 1 180 0 1
net=ETH_RMII_TX_EN:1
T 18500 16900 5 10 1 1 0 0 1
value=ETH_RMII_TX_EN
}
C 17600 13900 1 0 0 EMBEDDEDoutput-1.sym
[
P 17600 14000 17800 14000 1 0 0
{
T 17850 13950 5 6 0 0 0 0 1
pinseq=1
T 17850 13950 5 6 0 1 0 0 1
pinnumber=1
}
L 17800 14100 17800 13900 3 0 0 0 -1 -1
L 17800 14100 18300 14100 3 0 0 0 -1 -1
L 18300 14100 18400 14000 3 0 0 0 -1 -1
L 18400 14000 18300 13900 3 0 0 0 -1 -1
L 18300 13900 17800 13900 3 0 0 0 -1 -1
T 17700 14200 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 17700 14200 5 10 0 0 0 0 1
device=OUTPUT
T 17600 13900 5 10 0 1 180 0 1
net=ETH_RMII_RXD0:1
T 18500 13900 5 10 1 1 0 0 1
value=ETH_RMII_RXD0
}
C 17600 14500 1 0 0 EMBEDDEDoutput-1.sym
[
P 17600 14600 17800 14600 1 0 0
{
T 17850 14550 5 6 0 0 0 0 1
pinseq=1
T 17850 14550 5 6 0 1 0 0 1
pinnumber=1
}
L 17800 14700 17800 14500 3 0 0 0 -1 -1
L 17800 14700 18300 14700 3 0 0 0 -1 -1
L 18300 14700 18400 14600 3 0 0 0 -1 -1
L 18400 14600 18300 14500 3 0 0 0 -1 -1
L 18300 14500 17800 14500 3 0 0 0 -1 -1
T 17700 14800 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 17700 14800 5 10 0 0 0 0 1
device=OUTPUT
T 17600 14500 5 10 0 1 180 0 1
net=ETH_RMII_CRS_DV:1
T 18500 14500 5 10 1 1 0 0 1
value=ETH_RMII_CRS_DV
}
C 17600 13400 1 0 0 EMBEDDEDoutput-1.sym
[
P 17600 13500 17800 13500 1 0 0
{
T 17850 13450 5 6 0 0 0 0 1
pinseq=1
T 17850 13450 5 6 0 1 0 0 1
pinnumber=1
}
L 17800 13600 17800 13400 3 0 0 0 -1 -1
L 17800 13600 18300 13600 3 0 0 0 -1 -1
L 18300 13600 18400 13500 3 0 0 0 -1 -1
L 18400 13500 18300 13400 3 0 0 0 -1 -1
L 18300 13400 17800 13400 3 0 0 0 -1 -1
T 17700 13700 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 17700 13700 5 10 0 0 0 0 1
device=OUTPUT
T 17600 13400 5 10 0 1 180 0 1
net=ETH_RMII_RXD1:1
T 18500 13400 5 10 1 1 0 0 1
value=ETH_RMII_RXD1
}
C 17600 16500 1 0 0 EMBEDDEDoutput-1.sym
[
P 17600 16600 17800 16600 1 0 0
{
T 17850 16550 5 6 0 0 0 0 1
pinseq=1
T 17850 16550 5 6 0 1 0 0 1
pinnumber=1
}
L 17800 16700 17800 16500 3 0 0 0 -1 -1
L 17800 16700 18300 16700 3 0 0 0 -1 -1
L 18300 16700 18400 16600 3 0 0 0 -1 -1
L 18400 16600 18300 16500 3 0 0 0 -1 -1
L 18300 16500 17800 16500 3 0 0 0 -1 -1
T 17700 16800 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 17700 16800 5 10 0 0 0 0 1
device=OUTPUT
T 17600 16500 5 10 0 1 180 0 1
net=ETH_RMII_MDC:1
T 18500 16500 5 10 1 1 0 0 1
value=ETH_RMII_MDC
}
C 17600 11100 1 0 0 EMBEDDEDoutput-1.sym
[
P 17600 11200 17800 11200 1 0 0
{
T 17850 11150 5 6 0 0 0 0 1
pinseq=1
T 17850 11150 5 6 0 1 0 0 1
pinnumber=1
}
L 17800 11300 17800 11100 3 0 0 0 -1 -1
L 17800 11300 18300 11300 3 0 0 0 -1 -1
L 18300 11300 18400 11200 3 0 0 0 -1 -1
L 18400 11200 18300 11100 3 0 0 0 -1 -1
L 18300 11100 17800 11100 3 0 0 0 -1 -1
T 17700 11400 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 17700 11400 5 10 0 0 0 0 1
device=OUTPUT
T 17600 11100 5 10 0 1 180 0 1
net=ETH_RMII_REF_CLK:1
T 18500 11100 5 10 1 1 0 0 1
value=ETH_RMII_REF_CLK
}
C 17600 15100 1 0 0 EMBEDDEDoutput-1.sym
[
P 17600 15200 17800 15200 1 0 0
{
T 17850 15150 5 6 0 0 0 0 1
pinseq=1
T 17850 15150 5 6 0 1 0 0 1
pinnumber=1
}
L 17800 15300 17800 15100 3 0 0 0 -1 -1
L 17800 15300 18300 15300 3 0 0 0 -1 -1
L 18300 15300 18400 15200 3 0 0 0 -1 -1
L 18400 15200 18300 15100 3 0 0 0 -1 -1
L 18300 15100 17800 15100 3 0 0 0 -1 -1
T 17700 15400 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 17700 15400 5 10 0 0 0 0 1
device=OUTPUT
T 17600 15100 5 10 0 1 180 0 1
net=ETH_RMII_MDIO:1
T 18500 15100 5 10 1 1 0 0 1
value=ETH_RMII_MDIO
}
N 15000 7400 18900 7400 4
N 15000 7200 18900 7200 4
N 15000 6800 18900 6800 4
N 15000 6400 18900 6400 4
C 18500 5800 1 0 0 EMBEDDEDgnd-1.sym
[
L 18580 5810 18620 5810 3 0 0 0 -1 -1
L 18555 5850 18645 5850 3 0 0 0 -1 -1
L 18500 5900 18700 5900 3 0 0 0 -1 -1
P 18600 5900 18600 6100 1 0 1
{
T 18658 5961 5 4 0 1 0 0 1
pintype=pwr
T 18658 5961 5 4 0 1 0 0 1
pinlabel=1
T 18658 5961 5 4 0 0 0 0 1
pinseq=1
T 18658 5961 5 4 0 1 0 0 1
pinnumber=1
}
T 18800 5850 8 10 0 0 0 0 1
net=GND:1
]
N 18900 7000 18600 7000 4
N 18600 7000 18600 9400 4
N 18900 6600 18600 6600 4
N 18600 6600 18600 6100 4
C 21400 6000 1 0 0 EMBEDDEDgnd-1.sym
[
L 21480 6010 21520 6010 3 0 0 0 -1 -1
L 21455 6050 21545 6050 3 0 0 0 -1 -1
L 21400 6100 21600 6100 3 0 0 0 -1 -1
P 21500 6100 21500 6300 1 0 1
{
T 21558 6161 5 4 0 1 0 0 1
pintype=pwr
T 21558 6161 5 4 0 1 0 0 1
pinlabel=1
T 21558 6161 5 4 0 0 0 0 1
pinseq=1
T 21558 6161 5 4 0 1 0 0 1
pinnumber=1
}
T 21700 6050 8 10 0 0 0 0 1
net=GND:1
]
N 15000 6200 18900 6200 4
N 15000 7600 18900 7600 4
N 21300 6400 22200 6400 4
{
T 21600 6400 5 10 1 1 0 0 1
netname=SD_CD
}
C 18900 5900 1 0 0 EMBEDDEDmicro_sd_2.sym
[
P 19200 7400 18900 7400 1 0 1
{
T 19105 7445 5 8 1 1 0 6 1
pinnumber=2
T 20350 7350 5 8 0 0 0 6 1
pinseq=2
T 19255 7395 5 8 1 1 0 0 1
pinlabel=CD/DAT3_CS
T 20350 7350 5 8 0 1 0 6 1
pintype=pas
}
P 19200 7000 18900 7000 1 0 1
{
T 19105 7045 5 8 1 1 0 6 1
pinnumber=4
T 20350 6950 5 8 0 0 0 6 1
pinseq=4
T 19255 6995 5 8 1 1 0 0 1
pinlabel=VDD
T 20350 6950 5 8 0 1 0 6 1
pintype=pas
}
P 19200 7600 18900 7600 1 0 1
{
T 19105 7645 5 8 1 1 0 6 1
pinnumber=1
T 20350 7550 5 8 0 0 0 6 1
pinseq=1
T 19255 7595 5 8 1 1 0 0 1
pinlabel=DAT2_NC
T 20350 7550 5 8 0 1 0 6 1
pintype=pas
}
P 19200 7200 18900 7200 1 0 1
{
T 19105 7245 5 8 1 1 0 6 1
pinnumber=3
T 20350 7150 5 8 0 0 0 6 1
pinseq=3
T 19255 7195 5 8 1 1 0 0 1
pinlabel=CMD_DI
T 20350 7150 5 8 0 1 0 6 1
pintype=pas
}
P 19200 6800 18900 6800 1 0 1
{
T 19105 6845 5 8 1 1 0 6 1
pinnumber=5
T 20350 6750 5 8 0 0 0 6 1
pinseq=5
T 19255 6795 5 8 1 1 0 0 1
pinlabel=CLK_SCLK
T 20350 6750 5 8 0 1 0 6 1
pintype=pas
}
B 19200 6100 1800 1700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 18900 6600 19200 6600 1 0 0
{
T 18800 6600 5 10 0 0 0 0 1
pintype=pas
T 19255 6595 5 10 1 1 0 0 1
pinlabel=VSS2
T 19105 6645 5 10 1 1 0 6 1
pinnumber=6
T 18800 6600 5 10 0 0 0 0 1
pinseq=6
}
P 18900 6400 19200 6400 1 0 0
{
T 18800 6400 5 10 0 0 0 0 1
pintype=unknown
T 19255 6395 5 10 1 1 0 0 1
pinlabel=DAT0_DO
T 19105 6445 5 10 1 1 0 6 1
pinnumber=7
T 18800 6400 5 10 0 0 0 0 1
pinseq=7
}
P 18900 6200 19200 6200 1 0 0
{
T 18800 6200 5 10 0 0 0 0 1
pintype=unknown
T 19255 6195 5 10 1 1 0 0 1
pinlabel=DAT1_RSV
T 19105 6245 5 10 1 1 0 6 1
pinnumber=8
T 18800 6200 5 10 0 0 0 0 1
pinseq=8
}
P 21300 7600 21000 7600 1 0 0
{
T 21400 7600 5 10 0 0 0 6 1
pintype=unknown
T 20945 7595 5 10 1 1 0 6 1
pinlabel=SHLD
T 21095 7645 5 10 1 1 0 0 1
pinnumber=9
T 21400 7600 5 10 0 0 0 6 1
pinseq=9
}
P 21300 7400 21000 7400 1 0 0
{
T 21400 7400 5 10 0 0 0 6 1
pintype=unknown
T 20945 7395 5 10 1 1 0 6 1
pinlabel=SHLD
T 21095 7445 5 10 1 1 0 0 1
pinnumber=10
T 21400 7400 5 10 0 0 0 6 1
pinseq=10
}
P 21300 7200 21000 7200 1 0 0
{
T 21400 7200 5 10 0 0 0 6 1
pintype=unknown
T 20945 7195 5 10 1 1 0 6 1
pinlabel=SHLD
T 21095 7245 5 10 1 1 0 0 1
pinnumber=11
T 21400 7200 5 10 0 0 0 6 1
pinseq=11
}
P 21300 7000 21000 7000 1 0 0
{
T 21400 7000 5 10 0 0 0 6 1
pintype=unknown
T 20945 6995 5 10 1 1 0 6 1
pinlabel=SHLD
T 21095 7045 5 10 1 1 0 0 1
pinnumber=12
T 21400 7000 5 10 0 0 0 6 1
pinseq=12
}
P 21300 6600 21000 6600 1 0 0
{
T 21400 6600 5 10 0 0 0 6 1
pintype=unknown
T 20945 6595 5 10 1 1 0 6 1
pinlabel=CD1
T 21095 6645 5 10 1 1 0 0 1
pinnumber=13
T 21400 6600 5 10 0 0 0 6 1
pinseq=12
}
P 21300 6400 21000 6400 1 0 0
{
T 21400 6400 5 10 0 0 0 6 1
pintype=unknown
T 20945 6395 5 10 1 1 0 6 1
pinlabel=CD2
T 21095 6445 5 10 1 1 0 0 1
pinnumber=14
T 21400 6400 5 10 0 0 0 6 1
pinseq=12
}
T 16700 4500 5 10 0 0 0 0 1
device=CONNECTOR_5
T 19300 7900 8 10 0 1 0 0 1
refdes=J?
T 15300 3300 8 10 0 1 0 0 1
footprint=3M_2900_MICRO_SD
T 19300 5900 8 10 0 1 0 0 1
device=micro_SD_2
]
{
T 15300 3300 5 10 0 1 0 0 1
footprint=Molex_1020310811
T 19300 7900 5 10 1 1 0 0 1
refdes=J302
T 19300 5900 5 10 1 1 0 0 1
device=micro_SD_2
}
N 21500 6300 21500 7000 4
N 21300 7000 21500 7000 4
N 21300 6600 21500 6600 4
C 15000 6300 1 180 0 EMBEDDEDoutput-1.sym
[
P 15000 6200 14800 6200 1 0 0
{
T 14750 6250 5 6 0 0 180 0 1
pinseq=1
T 14750 6250 5 6 0 1 180 0 1
pinnumber=1
}
L 14800 6100 14800 6300 3 0 0 0 -1 -1
L 14800 6100 14300 6100 3 0 0 0 -1 -1
L 14300 6100 14200 6200 3 0 0 0 -1 -1
L 14200 6200 14300 6300 3 0 0 0 -1 -1
L 14300 6300 14800 6300 3 0 0 0 -1 -1
T 14900 6000 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 14900 6000 5 10 0 0 180 0 1
device=OUTPUT
T 15000 6300 5 10 0 1 0 0 1
net=SDIO_D1:1
T 14100 6300 5 10 1 1 180 0 1
value=SDIO_D1
}
C 15000 6500 1 180 0 EMBEDDEDoutput-1.sym
[
P 15000 6400 14800 6400 1 0 0
{
T 14750 6450 5 6 0 0 180 0 1
pinseq=1
T 14750 6450 5 6 0 1 180 0 1
pinnumber=1
}
L 14800 6300 14800 6500 3 0 0 0 -1 -1
L 14800 6300 14300 6300 3 0 0 0 -1 -1
L 14300 6300 14200 6400 3 0 0 0 -1 -1
L 14200 6400 14300 6500 3 0 0 0 -1 -1
L 14300 6500 14800 6500 3 0 0 0 -1 -1
T 14900 6200 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 14900 6200 5 10 0 0 180 0 1
device=OUTPUT
T 15000 6500 5 10 0 1 0 0 1
net=SDIO_D0:1
T 14100 6500 5 10 1 1 180 0 1
value=SDIO_D0
}
C 15000 7300 1 0 1 EMBEDDEDoutput-1.sym
[
P 15000 7400 14800 7400 1 0 0
{
T 14750 7350 5 6 0 0 0 6 1
pinseq=1
T 14750 7350 5 6 0 1 0 6 1
pinnumber=1
}
L 14800 7500 14800 7300 3 0 0 0 -1 -1
L 14800 7500 14300 7500 3 0 0 0 -1 -1
L 14300 7500 14200 7400 3 0 0 0 -1 -1
L 14200 7400 14300 7300 3 0 0 0 -1 -1
L 14300 7300 14800 7300 3 0 0 0 -1 -1
T 14900 7600 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 14900 7600 5 10 0 0 0 6 1
device=OUTPUT
T 15000 7300 5 10 0 1 180 6 1
net=SDIO_D3:1
T 13400 7500 5 10 1 1 180 6 1
value=SDIO_D3
}
C 15000 7500 1 0 1 EMBEDDEDoutput-1.sym
[
P 15000 7600 14800 7600 1 0 0
{
T 14750 7550 5 6 0 0 0 6 1
pinseq=1
T 14750 7550 5 6 0 1 0 6 1
pinnumber=1
}
L 14800 7700 14800 7500 3 0 0 0 -1 -1
L 14800 7700 14300 7700 3 0 0 0 -1 -1
L 14300 7700 14200 7600 3 0 0 0 -1 -1
L 14200 7600 14300 7500 3 0 0 0 -1 -1
L 14300 7500 14800 7500 3 0 0 0 -1 -1
T 14900 7800 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 14900 7800 5 10 0 0 0 6 1
device=OUTPUT
T 15000 7500 5 10 0 1 180 6 1
net=SDIO_D2:1
T 13400 7700 5 10 1 1 180 6 1
value=SDIO_D2
}
C 15000 6700 1 0 1 EMBEDDEDoutput-1.sym
[
P 15000 6800 14800 6800 1 0 0
{
T 14750 6750 5 6 0 0 0 6 1
pinseq=1
T 14750 6750 5 6 0 1 0 6 1
pinnumber=1
}
L 14800 6900 14800 6700 3 0 0 0 -1 -1
L 14800 6900 14300 6900 3 0 0 0 -1 -1
L 14300 6900 14200 6800 3 0 0 0 -1 -1
L 14200 6800 14300 6700 3 0 0 0 -1 -1
L 14300 6700 14800 6700 3 0 0 0 -1 -1
T 14900 7000 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 14900 7000 5 10 0 0 0 6 1
device=OUTPUT
T 15000 6700 5 10 0 1 180 6 1
net=SDIO_CK:1
T 13400 6900 5 10 1 1 180 6 1
value=SDIO_CK
}
C 15000 7100 1 0 1 EMBEDDEDoutput-1.sym
[
P 15000 7200 14800 7200 1 0 0
{
T 14750 7150 5 6 0 0 0 6 1
pinseq=1
T 14750 7150 5 6 0 1 0 6 1
pinnumber=1
}
L 14800 7300 14800 7100 3 0 0 0 -1 -1
L 14800 7300 14300 7300 3 0 0 0 -1 -1
L 14300 7300 14200 7200 3 0 0 0 -1 -1
L 14200 7200 14300 7100 3 0 0 0 -1 -1
L 14300 7100 14800 7100 3 0 0 0 -1 -1
T 14900 7400 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 14900 7400 5 10 0 0 0 6 1
device=OUTPUT
T 15000 7100 5 10 0 1 180 6 1
net=SDIO_CMD:1
T 13200 7300 5 10 1 1 180 6 1
value=SDIO_CMD
}
N 4000 5500 10300 5500 4
N 4000 5100 5800 5100 4
N 4000 4700 5800 4700 4
C 12100 4000 1 0 1 EMBEDDEDusb_mini_b.sym
[
P 10600 4900 10300 4900 1 0 1
{
T 10550 4950 5 8 1 1 0 6 1
pinnumber=2
T 11750 4850 5 8 0 0 0 6 1
pinseq=2
T 10850 4850 5 8 1 1 0 6 1
pinlabel=D-
T 11750 4850 5 8 0 1 0 6 1
pintype=pas
}
P 10600 4500 10300 4500 1 0 1
{
T 10550 4550 5 8 1 1 0 6 1
pinnumber=4
T 11750 4450 5 8 0 0 0 6 1
pinseq=4
T 10850 4450 5 8 1 1 0 6 1
pinlabel=ID
T 11750 4450 5 8 0 1 0 6 1
pintype=pas
}
P 10600 5100 10300 5100 1 0 1
{
T 10550 5150 5 8 1 1 0 6 1
pinnumber=1
T 11750 5050 5 8 0 0 0 6 1
pinseq=1
T 11050 5050 5 8 1 1 0 6 1
pinlabel=VBUS
T 11750 5050 5 8 0 1 0 6 1
pintype=pas
}
P 10600 4700 10300 4700 1 0 1
{
T 10550 4750 5 8 1 1 0 6 1
pinnumber=3
T 11750 4650 5 8 0 0 0 6 1
pinseq=3
T 10850 4650 5 8 1 1 0 6 1
pinlabel=D+
T 11750 4650 5 8 0 1 0 6 1
pintype=pas
}
P 10600 4300 10300 4300 1 0 1
{
T 10550 4350 5 8 1 1 0 6 1
pinnumber=5
T 11750 4250 5 8 0 0 0 6 1
pinseq=5
T 10950 4250 5 8 1 1 0 6 1
pinlabel=GND
T 11750 4250 5 8 0 1 0 6 1
pintype=pas
}
B 10600 4200 1100 1000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 13000 3100 5 10 0 0 0 6 1
device=CONNECTOR_5
T 11600 5300 8 10 0 1 0 6 1
refdes=J?
T 14400 1900 8 10 0 1 0 6 1
footprint=CON_USB_MINI_B__Molex_67503-1020
T 11600 4000 8 10 0 1 0 6 1
device=USB Mini B
P 12100 5100 11700 5100 1 0 0
{
T 12100 5100 5 10 0 0 0 6 1
pintype=pas
T 11645 4995 5 10 1 1 0 6 1
pinlabel=s1
T 11795 5145 5 10 1 1 0 0 1
pinnumber=6
T 12100 5100 5 10 0 0 0 6 1
pinseq=6
}
]
{
T 13000 3100 5 10 0 0 0 6 1
device=CONNECTOR_5
T 11600 5300 5 10 1 1 0 6 1
refdes=J301
T 14400 1900 5 10 0 1 0 6 1
footprint=molex_microAB
T 11800 4000 5 10 1 1 0 6 1
device=USB Micro AB
}
N 4000 4500 10300 4500 4
C 12000 4800 1 0 0 EMBEDDEDgnd-1.sym
[
L 12080 4810 12120 4810 3 0 0 0 -1 -1
L 12055 4850 12145 4850 3 0 0 0 -1 -1
L 12000 4900 12200 4900 3 0 0 0 -1 -1
P 12100 4900 12100 5100 1 0 1
{
T 12158 4961 5 4 0 1 0 0 1
pintype=pwr
T 12158 4961 5 4 0 1 0 0 1
pinlabel=1
T 12158 4961 5 4 0 0 0 0 1
pinseq=1
T 12158 4961 5 4 0 1 0 0 1
pinnumber=1
}
T 12300 4850 8 10 0 0 0 0 1
net=GND:1
]
C 10200 4000 1 0 0 EMBEDDEDgnd-1.sym
[
L 10280 4010 10320 4010 3 0 0 0 -1 -1
L 10255 4050 10345 4050 3 0 0 0 -1 -1
L 10200 4100 10400 4100 3 0 0 0 -1 -1
P 10300 4100 10300 4300 1 0 1
{
T 10358 4161 5 4 0 1 0 0 1
pintype=pwr
T 10358 4161 5 4 0 1 0 0 1
pinlabel=1
T 10358 4161 5 4 0 0 0 0 1
pinseq=1
T 10358 4161 5 4 0 1 0 0 1
pinnumber=1
}
T 10500 4050 8 10 0 0 0 0 1
net=GND:1
]
C 1500 11900 1 0 0 EMBEDDEDpulse_J00-0045NL.sym
[
T 1300 15600 9 10 0 0 0 0 1
author=Alexander Kurz
T 1300 15400 9 10 0 0 0 0 1
use-license=Unlimited
T 1300 15200 9 10 0 0 0 0 1
dist-license=CC-BY-SA-3.0
T 1700 15700 8 10 0 1 0 0 1
refdes=J?
T 1300 15800 9 10 0 0 0 0 1
numslots=0
T 1300 16000 9 10 0 0 0 0 1
footprint=modular_8p8c_lp.fp
T 1300 16200 9 10 0 0 0 0 1
description=8p8c / RJ45 connector
T 1700 15500 9 10 0 1 0 0 1
device=J00-0045NL
L 3550 13200 3550 15400 3 0 0 0 -1 -1
L 3550 15400 1650 15400 3 0 0 0 -1 -1
L 3550 13200 1650 13200 3 0 0 0 -1 -1
L 1650 13200 1650 15400 3 0 0 0 -1 -1
L 3350 15250 3350 13350 3 0 0 0 -1 -1
L 3350 13350 2150 13350 3 0 0 0 -1 -1
L 3350 15250 2150 15250 3 0 0 0 -1 -1
L 2150 15250 2150 14600 3 0 0 0 -1 -1
L 2150 13350 2150 14000 3 0 0 0 -1 -1
L 2150 14000 1850 14000 3 0 0 0 -1 -1
L 1850 14000 1850 14600 3 0 0 0 -1 -1
L 1850 14600 2150 14600 3 0 0 0 -1 -1
P 4700 16500 4500 16500 1 0 0
{
T 4700 16500 5 10 0 0 0 6 1
pintype=pas
T 4595 16545 5 10 1 1 0 0 1
pinnumber=1
T 4700 16500 5 10 0 0 0 6 1
pinseq=1
T 4100 16500 5 10 1 1 0 0 1
pinlabel=TD+
}
P 4700 16100 4500 16100 1 0 0
{
T 4700 16100 5 10 0 0 0 6 1
pintype=pas
T 4595 16145 5 10 1 1 0 0 1
pinnumber=2
T 4700 16100 5 10 0 0 0 6 1
pinseq=2
T 4100 16100 5 10 1 1 0 0 1
pinlabel=TD-
}
P 4700 15700 4500 15700 1 0 0
{
T 4700 15700 5 10 0 0 0 6 1
pintype=pas
T 4595 15745 5 10 1 1 0 0 1
pinnumber=3
T 4700 15700 5 10 0 0 0 6 1
pinseq=3
T 4100 15700 5 10 1 1 0 0 1
pinlabel=RD+
}
P 4700 15300 4500 15300 1 0 0
{
T 4700 15300 5 10 0 0 0 6 1
pintype=pas
T 4595 15345 5 10 1 1 0 0 1
pinnumber=4
T 4700 15300 5 10 0 1 0 6 1
pinseq=4
T 4100 15300 5 10 1 1 0 0 1
pinlabel=TCT
}
P 4700 14900 4500 14900 1 0 0
{
T 4700 14900 5 10 0 0 0 6 1
pintype=pas
T 4595 14945 5 10 1 1 0 0 1
pinnumber=5
T 4700 14900 5 10 0 0 0 6 1
pinseq=5
T 4100 14900 5 10 1 1 0 0 1
pinlabel=RCT
}
P 4700 14500 4500 14500 1 0 0
{
T 4700 14500 5 10 0 0 0 6 1
pintype=pas
T 4595 14545 5 10 1 1 0 0 1
pinnumber=6
T 4700 14500 5 10 0 0 0 6 1
pinseq=6
T 4100 14500 5 10 1 1 0 0 1
pinlabel=RD-
}
P 4700 14100 4500 14100 1 0 0
{
T 4700 14100 5 10 0 0 0 6 1
pintype=pas
T 4595 14145 5 10 1 1 0 0 1
pinnumber=7
T 4700 14100 5 10 0 0 0 6 1
pinseq=7
T 4100 14100 5 10 1 1 0 0 1
pinlabel=NC
}
P 4700 13700 4500 13700 1 0 0
{
T 4700 13700 5 10 0 0 0 6 1
pintype=pas
T 4595 13745 5 10 1 1 0 0 1
pinnumber=8
T 4700 13700 5 10 0 0 0 6 1
pinseq=8
T 3600 13700 5 10 1 1 0 0 1
pinlabel=CHS_GND
}
P 4700 13300 4500 13300 1 0 0
{
T 4700 13300 5 10 0 0 0 6 1
pintype=pas
T 4700 13300 5 10 0 0 0 6 1
pinseq=9
T 4595 13345 5 10 1 1 0 0 1
pinnumber=9
T 4100 13300 5 10 1 1 0 0 1
pinlabel=LA
}
P 4700 12900 4500 12900 1 0 0
{
T 4700 12900 5 10 0 0 0 6 1
pintype=pas
T 4700 12900 5 10 0 0 0 6 1
pinseq=10
T 4595 12945 5 10 1 1 0 0 1
pinnumber=10
T 4100 12900 5 10 1 1 0 0 1
pinlabel=LK
}
P 4700 12500 4500 12500 1 0 0
{
T 4700 12500 5 10 0 0 0 6 1
pintype=pas
T 4700 12500 5 10 0 0 0 6 1
pinseq=11
T 4595 12545 5 10 1 1 0 0 1
pinnumber=11
T 4100 12500 5 10 1 1 0 0 1
pinlabel=RA
}
P 4700 12100 4500 12100 1 0 0
{
T 4700 12100 5 10 0 0 0 6 1
pintype=pas
T 4700 12100 5 10 0 0 0 6 1
pinseq=12
T 4595 12145 5 10 1 1 0 0 1
pinnumber=12
T 4100 12100 5 10 1 1 0 0 1
pinlabel=RK
}
B 1500 11900 3000 4800 3 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 1700 15700 5 10 1 1 0 0 1
refdes=J303
T 1300 16000 5 10 0 0 0 0 1
footprint=pulse-JP0063
T 1700 15500 5 10 1 1 0 0 1
device=J00-0045NL
}
N 9200 14600 5800 14600 4
N 5800 14600 5800 16100 4
N 5800 16100 4700 16100 4
N 9200 14400 5600 14400 4
N 5600 14400 5600 16500 4
N 5600 16500 4700 16500 4
N 9200 14200 5000 14200 4
N 5000 14200 5000 14500 4
N 5000 14500 4700 14500 4
N 9200 14000 5400 14000 4
N 5400 14000 5400 15700 4
N 4700 15700 5400 15700 4
N 17600 17400 10200 17400 4
N 10200 17400 10200 15800 4
N 17600 17200 10400 17200 4
N 10400 17200 10400 15800 4
N 17600 17000 10600 17000 4
N 10600 17000 10600 15800 4
C 17600 16700 1 0 0 EMBEDDEDoutput-1.sym
[
P 17600 16800 17800 16800 1 0 0
{
T 17850 16750 5 6 0 0 0 0 1
pinseq=1
T 17850 16750 5 6 0 1 0 0 1
pinnumber=1
}
L 17800 16900 17800 16700 3 0 0 0 -1 -1
L 17800 16900 18300 16900 3 0 0 0 -1 -1
L 18300 16900 18400 16800 3 0 0 0 -1 -1
L 18400 16800 18300 16700 3 0 0 0 -1 -1
L 18300 16700 17800 16700 3 0 0 0 -1 -1
T 17700 17000 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 17700 17000 5 10 0 0 0 0 1
device=OUTPUT
T 18500 16700 5 10 1 1 0 0 1
value=ETH_RESETn
T 17600 16700 5 10 0 1 180 0 1
net=ETH_RESETn:1
}
N 10800 15800 10800 16800 4
N 10800 16800 17600 16800 4
N 17600 16600 11200 16600 4
N 11200 16600 11200 15800 4
N 12200 13800 15900 13800 4
N 16300 14000 12200 14000 4
N 16300 14600 12200 14600 4
N 15900 14800 12200 14800 4
C 9800 12600 1 270 0 EMBEDDEDcapacitor-1.sym
[
L 10000 12200 10000 12400 3 0 0 0 -1 -1
L 10000 11900 10000 12100 3 0 0 0 -1 -1
L 10200 12100 9800 12100 3 0 0 0 -1 -1
L 10200 12200 9800 12200 3 0 0 0 -1 -1
P 10000 11700 10000 11900 1 0 0
{
T 10000 11900 5 8 0 1 270 8 1
pintype=pas
T 10000 11900 9 8 0 1 270 6 1
pinlabel=2
T 9950 11850 5 8 0 1 270 2 1
pinseq=2
T 10050 11850 5 8 0 1 270 0 1
pinnumber=2
}
P 10000 12600 10000 12400 1 0 0
{
T 10000 12400 5 8 0 1 270 2 1
pintype=pas
T 10000 12400 9 8 0 1 270 0 1
pinlabel=1
T 9950 12450 5 8 0 1 270 8 1
pinseq=1
T 10050 12450 5 8 0 1 270 6 1
pinnumber=1
}
T 10700 12400 5 10 0 0 270 0 1
symversion=0.1
T 10900 12400 5 10 0 0 270 0 1
numslots=0
T 11100 12400 5 10 0 0 270 0 1
description=capacitor
T 10300 12400 8 10 0 1 270 0 1
refdes=C?
T 10500 12400 5 10 0 0 270 0 1
device=CAPACITOR
]
{
T 10500 12400 5 10 0 0 270 0 1
device=CAPACITOR
T 10700 12400 5 10 0 0 270 0 1
symversion=0.1
T 9800 12600 5 10 0 0 180 0 1
footprint=my_0603
T 9800 12300 5 10 1 1 180 0 1
refdes=C303
T 9400 12000 5 10 1 1 0 0 1
value=0.1uf
}
C 8400 17300 1 270 0 EMBEDDEDcapacitor-1.sym
[
L 8600 16900 8600 17100 3 0 0 0 -1 -1
L 8600 16600 8600 16800 3 0 0 0 -1 -1
L 8800 16800 8400 16800 3 0 0 0 -1 -1
L 8800 16900 8400 16900 3 0 0 0 -1 -1
P 8600 16400 8600 16600 1 0 0
{
T 8600 16600 5 8 0 1 270 8 1
pintype=pas
T 8600 16600 9 8 0 1 270 6 1
pinlabel=2
T 8550 16550 5 8 0 1 270 2 1
pinseq=2
T 8650 16550 5 8 0 1 270 0 1
pinnumber=2
}
P 8600 17300 8600 17100 1 0 0
{
T 8600 17100 5 8 0 1 270 2 1
pintype=pas
T 8600 17100 9 8 0 1 270 0 1
pinlabel=1
T 8550 17150 5 8 0 1 270 8 1
pinseq=1
T 8650 17150 5 8 0 1 270 6 1
pinnumber=1
}
T 9300 17100 5 10 0 0 270 0 1
symversion=0.1
T 9500 17100 5 10 0 0 270 0 1
numslots=0
T 9700 17100 5 10 0 0 270 0 1
description=capacitor
T 8900 17100 8 10 0 1 270 0 1
refdes=C?
T 9100 17100 5 10 0 0 270 0 1
device=CAPACITOR
]
{
T 9100 17100 5 10 0 0 270 0 1
device=CAPACITOR
T 9300 17100 5 10 0 0 270 0 1
symversion=0.1
T 8400 17300 5 10 0 0 180 0 1
footprint=my_0603
T 8300 17000 5 10 1 1 180 0 1
refdes=C301
T 7900 16600 5 10 1 1 0 0 1
value=0.022uf
}
C 6600 15000 1 90 0 EMBEDDEDresistor-1.sym
[
L 6400 15201 6500 15150 3 0 0 0 -1 -1
P 6500 15000 6500 15152 1 0 0
{
T 6450 15100 5 8 0 1 90 0 1
pintype=pas
T 6450 15100 5 8 0 1 90 0 1
pinlabel=1
T 6450 15100 5 8 0 0 90 0 1
pinseq=1
T 6450 15100 5 8 0 1 90 0 1
pinnumber=1
}
P 6500 15900 6500 15750 1 0 0
{
T 6450 15800 5 8 0 1 90 0 1
pintype=pas
T 6450 15800 5 8 0 1 90 0 1
pinlabel=2
T 6450 15800 5 8 0 0 90 0 1
pinseq=2
T 6450 15800 5 8 0 1 90 0 1
pinnumber=2
}
L 6600 15700 6500 15750 3 0 0 0 -1 -1
L 6400 15600 6600 15700 3 0 0 0 -1 -1
L 6600 15300 6400 15200 3 0 0 0 -1 -1
L 6400 15400 6600 15300 3 0 0 0 -1 -1
L 6600 15500 6400 15400 3 0 0 0 -1 -1
L 6400 15600 6600 15500 3 0 0 0 -1 -1
T 6600 15000 8 10 0 1 90 0 1
class=DISCRETE
T 6600 15000 8 10 0 1 90 0 1
pins=2
T 6300 15200 8 10 0 1 90 0 1
refdes=R?
T 6200 15300 5 10 0 0 90 0 1
device=RESISTOR
]
{
T 6200 15300 5 10 0 0 90 0 1
device=RESISTOR
T 6600 15000 5 10 0 1 0 0 1
footprint=my_0603
T 6000 15200 5 10 1 1 0 0 1
value=49.9
T 6000 15400 5 10 1 1 0 0 1
refdes=R301
}
C 7300 15000 1 90 0 EMBEDDEDresistor-1.sym
[
L 7100 15201 7200 15150 3 0 0 0 -1 -1
P 7200 15000 7200 15152 1 0 0
{
T 7150 15100 5 8 0 1 90 0 1
pintype=pas
T 7150 15100 5 8 0 1 90 0 1
pinlabel=1
T 7150 15100 5 8 0 0 90 0 1
pinseq=1
T 7150 15100 5 8 0 1 90 0 1
pinnumber=1
}
P 7200 15900 7200 15750 1 0 0
{
T 7150 15800 5 8 0 1 90 0 1
pintype=pas
T 7150 15800 5 8 0 1 90 0 1
pinlabel=2
T 7150 15800 5 8 0 0 90 0 1
pinseq=2
T 7150 15800 5 8 0 1 90 0 1
pinnumber=2
}
L 7300 15700 7200 15750 3 0 0 0 -1 -1
L 7100 15600 7300 15700 3 0 0 0 -1 -1
L 7300 15300 7100 15200 3 0 0 0 -1 -1
L 7100 15400 7300 15300 3 0 0 0 -1 -1
L 7300 15500 7100 15400 3 0 0 0 -1 -1
L 7100 15600 7300 15500 3 0 0 0 -1 -1
T 7300 15000 8 10 0 1 90 0 1
class=DISCRETE
T 7300 15000 8 10 0 1 90 0 1
pins=2
T 7000 15200 8 10 0 1 90 0 1
refdes=R?
T 6900 15300 5 10 0 0 90 0 1
device=RESISTOR
]
{
T 6900 15300 5 10 0 0 90 0 1
device=RESISTOR
T 7300 15000 5 10 0 1 0 0 1
footprint=my_0603
T 6700 15200 5 10 1 1 0 0 1
value=49.9
T 6700 15400 5 10 1 1 0 0 1
refdes=R302
}
C 8000 15000 1 90 0 EMBEDDEDresistor-1.sym
[
L 7800 15201 7900 15150 3 0 0 0 -1 -1
P 7900 15000 7900 15152 1 0 0
{
T 7850 15100 5 8 0 1 90 0 1
pintype=pas
T 7850 15100 5 8 0 1 90 0 1
pinlabel=1
T 7850 15100 5 8 0 0 90 0 1
pinseq=1
T 7850 15100 5 8 0 1 90 0 1
pinnumber=1
}
P 7900 15900 7900 15750 1 0 0
{
T 7850 15800 5 8 0 1 90 0 1
pintype=pas
T 7850 15800 5 8 0 1 90 0 1
pinlabel=2
T 7850 15800 5 8 0 0 90 0 1
pinseq=2
T 7850 15800 5 8 0 1 90 0 1
pinnumber=2
}
L 8000 15700 7900 15750 3 0 0 0 -1 -1
L 7800 15600 8000 15700 3 0 0 0 -1 -1
L 8000 15300 7800 15200 3 0 0 0 -1 -1
L 7800 15400 8000 15300 3 0 0 0 -1 -1
L 8000 15500 7800 15400 3 0 0 0 -1 -1
L 7800 15600 8000 15500 3 0 0 0 -1 -1
T 8000 15000 8 10 0 1 90 0 1
class=DISCRETE
T 8000 15000 8 10 0 1 90 0 1
pins=2
T 7700 15200 8 10 0 1 90 0 1
refdes=R?
T 7600 15300 5 10 0 0 90 0 1
device=RESISTOR
]
{
T 7600 15300 5 10 0 0 90 0 1
device=RESISTOR
T 8000 15000 5 10 0 1 0 0 1
footprint=my_0603
T 7400 15200 5 10 1 1 0 0 1
value=49.9
T 7400 15400 5 10 1 1 0 0 1
refdes=R303
}
C 8700 15000 1 90 0 EMBEDDEDresistor-1.sym
[
L 8500 15201 8600 15150 3 0 0 0 -1 -1
P 8600 15000 8600 15152 1 0 0
{
T 8550 15100 5 8 0 1 90 0 1
pintype=pas
T 8550 15100 5 8 0 1 90 0 1
pinlabel=1
T 8550 15100 5 8 0 0 90 0 1
pinseq=1
T 8550 15100 5 8 0 1 90 0 1
pinnumber=1
}
P 8600 15900 8600 15750 1 0 0
{
T 8550 15800 5 8 0 1 90 0 1
pintype=pas
T 8550 15800 5 8 0 1 90 0 1
pinlabel=2
T 8550 15800 5 8 0 0 90 0 1
pinseq=2
T 8550 15800 5 8 0 1 90 0 1
pinnumber=2
}
L 8700 15700 8600 15750 3 0 0 0 -1 -1
L 8500 15600 8700 15700 3 0 0 0 -1 -1
L 8700 15300 8500 15200 3 0 0 0 -1 -1
L 8500 15400 8700 15300 3 0 0 0 -1 -1
L 8700 15500 8500 15400 3 0 0 0 -1 -1
L 8500 15600 8700 15500 3 0 0 0 -1 -1
T 8700 15000 8 10 0 1 90 0 1
class=DISCRETE
T 8700 15000 8 10 0 1 90 0 1
pins=2
T 8400 15200 8 10 0 1 90 0 1
refdes=R?
T 8300 15300 5 10 0 0 90 0 1
device=RESISTOR
]
{
T 8300 15300 5 10 0 0 90 0 1
device=RESISTOR
T 8700 15000 5 10 0 1 0 0 1
footprint=my_0603
T 8100 15200 5 10 1 1 0 0 1
value=49.9
T 8100 15400 5 10 1 1 0 0 1
refdes=R304
}
C 8700 12800 1 90 0 EMBEDDEDresistor-1.sym
[
L 8500 13001 8600 12950 3 0 0 0 -1 -1
P 8600 12800 8600 12952 1 0 0
{
T 8550 12900 5 8 0 1 90 0 1
pintype=pas
T 8550 12900 5 8 0 1 90 0 1
pinlabel=1
T 8550 12900 5 8 0 0 90 0 1
pinseq=1
T 8550 12900 5 8 0 1 90 0 1
pinnumber=1
}
P 8600 13700 8600 13550 1 0 0
{
T 8550 13600 5 8 0 1 90 0 1
pintype=pas
T 8550 13600 5 8 0 1 90 0 1
pinlabel=2
T 8550 13600 5 8 0 0 90 0 1
pinseq=2
T 8550 13600 5 8 0 1 90 0 1
pinnumber=2
}
L 8700 13500 8600 13550 3 0 0 0 -1 -1
L 8500 13400 8700 13500 3 0 0 0 -1 -1
L 8700 13100 8500 13000 3 0 0 0 -1 -1
L 8500 13200 8700 13100 3 0 0 0 -1 -1
L 8700 13300 8500 13200 3 0 0 0 -1 -1
L 8500 13400 8700 13300 3 0 0 0 -1 -1
T 8700 12800 8 10 0 1 90 0 1
class=DISCRETE
T 8700 12800 8 10 0 1 90 0 1
pins=2
T 8400 13000 8 10 0 1 90 0 1
refdes=R?
T 8300 13100 5 10 0 0 90 0 1
device=RESISTOR
]
{
T 8300 13100 5 10 0 0 90 0 1
device=RESISTOR
T 8700 12800 5 10 0 1 0 0 1
footprint=my_0603
T 8100 13000 5 10 1 1 0 0 1
value=12.1k
T 8100 13200 5 10 1 1 0 0 1
refdes=R305
}
N 5200 15900 9000 15900 4
N 9000 12600 9000 17300 4
N 9000 14800 9200 14800 4
N 9200 13800 8600 13800 4
N 8600 13800 8600 13700 4
N 6500 15000 6500 14600 4
N 7200 15000 7200 14400 4
N 7900 15000 7900 14200 4
N 8600 15000 8600 14000 4
C 9900 11400 1 0 0 EMBEDDEDgnd-1.sym
[
L 9980 11410 10020 11410 3 0 0 0 -1 -1
L 9955 11450 10045 11450 3 0 0 0 -1 -1
L 9900 11500 10100 11500 3 0 0 0 -1 -1
P 10000 11500 10000 11700 1 0 1
{
T 10058 11561 5 4 0 1 0 0 1
pintype=pwr
T 10058 11561 5 4 0 1 0 0 1
pinlabel=1
T 10058 11561 5 4 0 0 0 0 1
pinseq=1
T 10058 11561 5 4 0 1 0 0 1
pinnumber=1
}
T 10200 11450 8 10 0 0 0 0 1
net=GND:1
]
C 8500 16100 1 0 0 EMBEDDEDgnd-1.sym
[
L 8580 16110 8620 16110 3 0 0 0 -1 -1
L 8555 16150 8645 16150 3 0 0 0 -1 -1
L 8500 16200 8700 16200 3 0 0 0 -1 -1
P 8600 16200 8600 16400 1 0 1
{
T 8658 16261 5 4 0 1 0 0 1
pintype=pwr
T 8658 16261 5 4 0 1 0 0 1
pinlabel=1
T 8658 16261 5 4 0 0 0 0 1
pinseq=1
T 8658 16261 5 4 0 1 0 0 1
pinnumber=1
}
T 8800 16150 8 10 0 0 0 0 1
net=GND:1
]
N 8300 17300 9000 17300 4
N 10200 12600 10200 12800 4
N 10200 12600 9000 12600 4
C 7400 17200 1 0 0 EMBEDDEDinductor-1.sym
[
A 7992 17300 4 180 180 3 0 0 0 -1 -1
A 7850 17300 4 180 180 3 0 0 0 -1 -1
A 7708 17300 4 180 180 3 0 0 0 -1 -1
L 7550 17300 7562 17300 3 0 0 0 -1 -1
L 8138 17300 8150 17300 3 0 0 0 -1 -1
A 8063 17300 75 0 180 3 0 0 0 -1 -1
A 7921 17300 75 0 180 3 0 0 0 -1 -1
A 7779 17300 75 0 180 3 0 0 0 -1 -1
A 7637 17300 75 0 180 3 0 0 0 -1 -1
P 7400 17300 7550 17300 1 0 0
{
T 7600 17300 5 8 0 1 0 2 1
pintype=pas
T 7600 17300 9 8 0 1 0 0 1
pinlabel=1
T 7500 17250 5 8 0 1 0 8 1
pinseq=1
T 7500 17350 5 8 0 1 0 6 1
pinnumber=1
}
P 8300 17300 8150 17300 1 0 0
{
T 8100 17300 5 8 0 1 0 8 1
pintype=pas
T 8100 17300 9 8 0 1 0 6 1
pinlabel=2
T 8200 17250 5 8 0 1 0 2 1
pinseq=2
T 8200 17350 5 8 0 1 0 0 1
pinnumber=2
}
T 7600 17900 5 10 0 0 0 0 1
symversion=0.1
T 7600 18100 5 10 0 0 0 0 1
numslots=0
T 7600 18300 5 10 0 0 0 0 1
description=inductor
T 7600 17500 8 10 0 1 0 0 1
refdes=L?
T 7600 17700 5 10 0 0 0 0 1
device=INDUCTOR
]
{
T 7600 17700 5 10 0 1 0 0 1
device=BLM18BD252SN1D
T 7600 17500 5 10 1 1 0 0 1
refdes=L301
T 7600 17900 5 10 0 0 0 0 1
symversion=0.1
T 7400 17200 5 10 0 0 0 0 1
footprint=my_0603
T 8100 17500 5 10 1 1 0 0 1
value=2k5 50ma
}
C 6800 17300 1 0 0 EMBEDDED3.3V-plus-1.sym
[
L 6850 17500 7150 17500 3 0 0 0 -1 -1
P 7000 17300 7000 17500 1 0 0
{
T 7050 17350 5 6 0 1 0 0 1
pintype=pwr
T 7050 17350 5 6 0 1 0 0 1
pinlabel=1
T 7050 17350 5 6 0 0 0 0 1
pinseq=1
T 7050 17350 5 6 0 1 0 0 1
pinnumber=1
}
T 7100 17300 8 8 0 0 0 0 1
net=+3.3V:1
T 6875 17550 9 8 1 0 0 0 1
+3.3V
]
N 7000 17300 7400 17300 4
C 8500 12500 1 0 0 EMBEDDEDgnd-1.sym
[
L 8580 12510 8620 12510 3 0 0 0 -1 -1
L 8555 12550 8645 12550 3 0 0 0 -1 -1
L 8500 12600 8700 12600 3 0 0 0 -1 -1
P 8600 12600 8600 12800 1 0 1
{
T 8658 12661 5 4 0 1 0 0 1
pintype=pwr
T 8658 12661 5 4 0 1 0 0 1
pinlabel=1
T 8658 12661 5 4 0 0 0 0 1
pinseq=1
T 8658 12661 5 4 0 1 0 0 1
pinnumber=1
}
T 8800 12550 8 10 0 0 0 0 1
net=GND:1
]
C 11700 12800 1 270 0 EMBEDDEDcapacitor-1.sym
[
L 11900 12400 11900 12600 3 0 0 0 -1 -1
L 11900 12100 11900 12300 3 0 0 0 -1 -1
L 12100 12300 11700 12300 3 0 0 0 -1 -1
L 12100 12400 11700 12400 3 0 0 0 -1 -1
P 11900 11900 11900 12100 1 0 0
{
T 11900 12100 5 8 0 1 270 8 1
pintype=pas
T 11900 12100 9 8 0 1 270 6 1
pinlabel=2
T 11850 12050 5 8 0 1 270 2 1
pinseq=2
T 11950 12050 5 8 0 1 270 0 1
pinnumber=2
}
P 11900 12800 11900 12600 1 0 0
{
T 11900 12600 5 8 0 1 270 2 1
pintype=pas
T 11900 12600 9 8 0 1 270 0 1
pinlabel=1
T 11850 12650 5 8 0 1 270 8 1
pinseq=1
T 11950 12650 5 8 0 1 270 6 1
pinnumber=1
}
T 12600 12600 5 10 0 0 270 0 1
symversion=0.1
T 12800 12600 5 10 0 0 270 0 1
numslots=0
T 13000 12600 5 10 0 0 270 0 1
description=capacitor
T 12200 12600 8 10 0 1 270 0 1
refdes=C?
T 12400 12600 5 10 0 0 270 0 1
device=CAPACITOR
]
{
T 12400 12600 5 10 0 0 270 0 1
device=CAPACITOR
T 12600 12600 5 10 0 0 270 0 1
symversion=0.1
T 11700 12800 5 10 0 0 180 0 1
footprint=my_0603
T 11700 12500 5 10 1 1 180 0 1
refdes=C306
T 11300 12200 5 10 1 1 0 0 1
value=1uf
}
C 11800 11600 1 0 0 EMBEDDEDgnd-1.sym
[
L 11880 11610 11920 11610 3 0 0 0 -1 -1
L 11855 11650 11945 11650 3 0 0 0 -1 -1
L 11800 11700 12000 11700 3 0 0 0 -1 -1
P 11900 11700 11900 11900 1 0 1
{
T 11958 11761 5 4 0 1 0 0 1
pintype=pwr
T 11958 11761 5 4 0 1 0 0 1
pinlabel=1
T 11958 11761 5 4 0 0 0 0 1
pinseq=1
T 11958 11761 5 4 0 1 0 0 1
pinnumber=1
}
T 12100 11650 8 10 0 0 0 0 1
net=GND:1
]
N 12800 12800 11200 12800 4
C 12600 12800 1 270 0 EMBEDDEDcapacitor-1.sym
[
L 12800 12400 12800 12600 3 0 0 0 -1 -1
L 12800 12100 12800 12300 3 0 0 0 -1 -1
L 13000 12300 12600 12300 3 0 0 0 -1 -1
L 13000 12400 12600 12400 3 0 0 0 -1 -1
P 12800 11900 12800 12100 1 0 0
{
T 12800 12100 5 8 0 1 270 8 1
pintype=pas
T 12800 12100 9 8 0 1 270 6 1
pinlabel=2
T 12750 12050 5 8 0 1 270 2 1
pinseq=2
T 12850 12050 5 8 0 1 270 0 1
pinnumber=2
}
P 12800 12800 12800 12600 1 0 0
{
T 12800 12600 5 8 0 1 270 2 1
pintype=pas
T 12800 12600 9 8 0 1 270 0 1
pinlabel=1
T 12750 12650 5 8 0 1 270 8 1
pinseq=1
T 12850 12650 5 8 0 1 270 6 1
pinnumber=1
}
T 13500 12600 5 10 0 0 270 0 1
symversion=0.1
T 13700 12600 5 10 0 0 270 0 1
numslots=0
T 13900 12600 5 10 0 0 270 0 1
description=capacitor
T 13100 12600 8 10 0 1 270 0 1
refdes=C?
T 13300 12600 5 10 0 0 270 0 1
device=CAPACITOR
]
{
T 13300 12600 5 10 0 0 270 0 1
device=CAPACITOR
T 13500 12600 5 10 0 0 270 0 1
symversion=0.1
T 12600 12800 5 10 0 0 180 0 1
footprint=my_0603
T 12600 12500 5 10 1 1 180 0 1
refdes=C307
T 12100 12200 5 10 1 1 0 0 1
value=470pf
}
C 12700 11600 1 0 0 EMBEDDEDgnd-1.sym
[
L 12780 11610 12820 11610 3 0 0 0 -1 -1
L 12755 11650 12845 11650 3 0 0 0 -1 -1
L 12700 11700 12900 11700 3 0 0 0 -1 -1
P 12800 11700 12800 11900 1 0 1
{
T 12858 11761 5 4 0 1 0 0 1
pintype=pwr
T 12858 11761 5 4 0 1 0 0 1
pinlabel=1
T 12858 11761 5 4 0 0 0 0 1
pinseq=1
T 12858 11761 5 4 0 1 0 0 1
pinnumber=1
}
T 13000 11650 8 10 0 0 0 0 1
net=GND:1
]
C 6400 12200 1 180 0 EMBEDDEDresistor-1.sym
[
L 6199 12000 6250 12100 3 0 0 0 -1 -1
P 6400 12100 6248 12100 1 0 0
{
T 6300 12050 5 8 0 1 180 0 1
pintype=pas
T 6300 12050 5 8 0 1 180 0 1
pinlabel=1
T 6300 12050 5 8 0 0 180 0 1
pinseq=1
T 6300 12050 5 8 0 1 180 0 1
pinnumber=1
}
P 5500 12100 5650 12100 1 0 0
{
T 5600 12050 5 8 0 1 180 0 1
pintype=pas
T 5600 12050 5 8 0 1 180 0 1
pinlabel=2
T 5600 12050 5 8 0 0 180 0 1
pinseq=2
T 5600 12050 5 8 0 1 180 0 1
pinnumber=2
}
L 5700 12200 5650 12100 3 0 0 0 -1 -1
L 5800 12000 5700 12200 3 0 0 0 -1 -1
L 6100 12200 6200 12000 3 0 0 0 -1 -1
L 6000 12000 6100 12200 3 0 0 0 -1 -1
L 5900 12200 6000 12000 3 0 0 0 -1 -1
L 5800 12000 5900 12200 3 0 0 0 -1 -1
T 6400 12200 8 10 0 1 180 0 1
class=DISCRETE
T 6400 12200 8 10 0 1 180 0 1
pins=2
T 6200 11900 8 10 0 1 180 0 1
refdes=R?
T 6100 11800 5 10 0 0 180 0 1
device=RESISTOR
]
{
T 6100 11800 5 10 0 0 180 0 1
device=RESISTOR
T 6400 12200 5 10 0 1 90 0 1
footprint=my_0603
T 6300 12000 5 10 1 1 180 0 1
value=332
T 5900 12000 5 10 1 1 180 0 1
refdes=R315
}
N 6400 12100 7600 12100 4
N 7600 11100 7600 12100 4
N 7600 11100 10400 11100 4
N 10400 11100 10400 12800 4
N 10600 12800 10600 10900 4
N 10600 10900 7400 10900 4
N 7400 10900 7400 13300 4
N 7400 13300 6400 13300 4
C 6400 13400 1 180 0 EMBEDDEDresistor-1.sym
[
L 6199 13200 6250 13300 3 0 0 0 -1 -1
P 6400 13300 6248 13300 1 0 0
{
T 6300 13250 5 8 0 1 180 0 1
pintype=pas
T 6300 13250 5 8 0 1 180 0 1
pinlabel=1
T 6300 13250 5 8 0 0 180 0 1
pinseq=1
T 6300 13250 5 8 0 1 180 0 1
pinnumber=1
}
P 5500 13300 5650 13300 1 0 0
{
T 5600 13250 5 8 0 1 180 0 1
pintype=pas
T 5600 13250 5 8 0 1 180 0 1
pinlabel=2
T 5600 13250 5 8 0 0 180 0 1
pinseq=2
T 5600 13250 5 8 0 1 180 0 1
pinnumber=2
}
L 5700 13400 5650 13300 3 0 0 0 -1 -1
L 5800 13200 5700 13400 3 0 0 0 -1 -1
L 6100 13400 6200 13200 3 0 0 0 -1 -1
L 6000 13200 6100 13400 3 0 0 0 -1 -1
L 5900 13400 6000 13200 3 0 0 0 -1 -1
L 5800 13200 5900 13400 3 0 0 0 -1 -1
T 6400 13400 8 10 0 1 180 0 1
class=DISCRETE
T 6400 13400 8 10 0 1 180 0 1
pins=2
T 6200 13100 8 10 0 1 180 0 1
refdes=R?
T 6100 13000 5 10 0 0 180 0 1
device=RESISTOR
]
{
T 6100 13000 5 10 0 0 180 0 1
device=RESISTOR
T 6400 13400 5 10 0 1 90 0 1
footprint=my_0603
T 6300 13200 5 10 1 1 180 0 1
value=332
T 5900 13200 5 10 1 1 180 0 1
refdes=R316
}
N 11000 12800 11000 11200 4
N 12800 11200 15600 11200 4
N 13800 11200 13800 9800 4
C 7600 13400 1 0 0 EMBEDDEDgnd-1.sym
[
L 7680 13410 7720 13410 3 0 0 0 -1 -1
L 7655 13450 7745 13450 3 0 0 0 -1 -1
L 7600 13500 7800 13500 3 0 0 0 -1 -1
P 7700 13500 7700 13700 1 0 1
{
T 7758 13561 5 4 0 1 0 0 1
pintype=pwr
T 7758 13561 5 4 0 1 0 0 1
pinlabel=1
T 7758 13561 5 4 0 0 0 0 1
pinseq=1
T 7758 13561 5 4 0 1 0 0 1
pinnumber=1
}
T 7900 13450 8 10 0 0 0 0 1
net=GND:1
]
N 4700 13700 7700 13700 4
C 8900 12600 1 270 0 EMBEDDEDcapacitor-1.sym
[
L 9100 12200 9100 12400 3 0 0 0 -1 -1
L 9100 11900 9100 12100 3 0 0 0 -1 -1
L 9300 12100 8900 12100 3 0 0 0 -1 -1
L 9300 12200 8900 12200 3 0 0 0 -1 -1
P 9100 11700 9100 11900 1 0 0
{
T 9100 11900 5 8 0 1 270 8 1
pintype=pas
T 9100 11900 9 8 0 1 270 6 1
pinlabel=2
T 9050 11850 5 8 0 1 270 2 1
pinseq=2
T 9150 11850 5 8 0 1 270 0 1
pinnumber=2
}
P 9100 12600 9100 12400 1 0 0
{
T 9100 12400 5 8 0 1 270 2 1
pintype=pas
T 9100 12400 9 8 0 1 270 0 1
pinlabel=1
T 9050 12450 5 8 0 1 270 8 1
pinseq=1
T 9150 12450 5 8 0 1 270 6 1
pinnumber=1
}
T 9800 12400 5 10 0 0 270 0 1
symversion=0.1
T 10000 12400 5 10 0 0 270 0 1
numslots=0
T 10200 12400 5 10 0 0 270 0 1
description=capacitor
T 9400 12400 8 10 0 1 270 0 1
refdes=C?
T 9600 12400 5 10 0 0 270 0 1
device=CAPACITOR
]
{
T 9600 12400 5 10 0 0 270 0 1
device=CAPACITOR
T 9800 12400 5 10 0 0 270 0 1
symversion=0.1
T 8900 12600 5 10 0 0 180 0 1
footprint=my_0603
T 8900 12300 5 10 1 1 180 0 1
refdes=C302
T 8500 12000 5 10 1 1 0 0 1
value=0.1uf
}
C 9000 11400 1 0 0 EMBEDDEDgnd-1.sym
[
L 9080 11410 9120 11410 3 0 0 0 -1 -1
L 9055 11450 9145 11450 3 0 0 0 -1 -1
L 9000 11500 9200 11500 3 0 0 0 -1 -1
P 9100 11500 9100 11700 1 0 1
{
T 9158 11561 5 4 0 1 0 0 1
pintype=pwr
T 9158 11561 5 4 0 1 0 0 1
pinlabel=1
T 9158 11561 5 4 0 0 0 0 1
pinseq=1
T 9158 11561 5 4 0 1 0 0 1
pinnumber=1
}
T 9300 11450 8 10 0 0 0 0 1
net=GND:1
]
C 13600 12800 1 270 0 EMBEDDEDcapacitor-1.sym
[
L 13800 12400 13800 12600 3 0 0 0 -1 -1
L 13800 12100 13800 12300 3 0 0 0 -1 -1
L 14000 12300 13600 12300 3 0 0 0 -1 -1
L 14000 12400 13600 12400 3 0 0 0 -1 -1
P 13800 11900 13800 12100 1 0 0
{
T 13800 12100 5 8 0 1 270 8 1
pintype=pas
T 13800 12100 9 8 0 1 270 6 1
pinlabel=2
T 13750 12050 5 8 0 1 270 2 1
pinseq=2
T 13850 12050 5 8 0 1 270 0 1
pinnumber=2
}
P 13800 12800 13800 12600 1 0 0
{
T 13800 12600 5 8 0 1 270 2 1
pintype=pas
T 13800 12600 9 8 0 1 270 0 1
pinlabel=1
T 13750 12650 5 8 0 1 270 8 1
pinseq=1
T 13850 12650 5 8 0 1 270 6 1
pinnumber=1
}
T 14500 12600 5 10 0 0 270 0 1
symversion=0.1
T 14700 12600 5 10 0 0 270 0 1
numslots=0
T 14900 12600 5 10 0 0 270 0 1
description=capacitor
T 14100 12600 8 10 0 1 270 0 1
refdes=C?
T 14300 12600 5 10 0 0 270 0 1
device=CAPACITOR
]
{
T 14300 12600 5 10 0 0 270 0 1
device=CAPACITOR
T 14500 12600 5 10 0 0 270 0 1
symversion=0.1
T 13600 12800 5 10 0 0 180 0 1
footprint=my_0603
T 13600 12500 5 10 1 1 180 0 1
refdes=C308
T 13200 12200 5 10 1 1 0 0 1
value=1uf
}
C 13700 11600 1 0 0 EMBEDDEDgnd-1.sym
[
L 13780 11610 13820 11610 3 0 0 0 -1 -1
L 13755 11650 13845 11650 3 0 0 0 -1 -1
L 13700 11700 13900 11700 3 0 0 0 -1 -1
P 13800 11700 13800 11900 1 0 1
{
T 13858 11761 5 4 0 1 0 0 1
pintype=pwr
T 13858 11761 5 4 0 1 0 0 1
pinlabel=1
T 13858 11761 5 4 0 0 0 0 1
pinseq=1
T 13858 11761 5 4 0 1 0 0 1
pinnumber=1
}
T 14000 11650 8 10 0 0 0 0 1
net=GND:1
]
C 14500 12800 1 270 0 EMBEDDEDcapacitor-1.sym
[
L 14700 12400 14700 12600 3 0 0 0 -1 -1
L 14700 12100 14700 12300 3 0 0 0 -1 -1
L 14900 12300 14500 12300 3 0 0 0 -1 -1
L 14900 12400 14500 12400 3 0 0 0 -1 -1
P 14700 11900 14700 12100 1 0 0
{
T 14700 12100 5 8 0 1 270 8 1
pintype=pas
T 14700 12100 9 8 0 1 270 6 1
pinlabel=2
T 14650 12050 5 8 0 1 270 2 1
pinseq=2
T 14750 12050 5 8 0 1 270 0 1
pinnumber=2
}
P 14700 12800 14700 12600 1 0 0
{
T 14700 12600 5 8 0 1 270 2 1
pintype=pas
T 14700 12600 9 8 0 1 270 0 1
pinlabel=1
T 14650 12650 5 8 0 1 270 8 1
pinseq=1
T 14750 12650 5 8 0 1 270 6 1
pinnumber=1
}
T 15400 12600 5 10 0 0 270 0 1
symversion=0.1
T 15600 12600 5 10 0 0 270 0 1
numslots=0
T 15800 12600 5 10 0 0 270 0 1
description=capacitor
T 15000 12600 8 10 0 1 270 0 1
refdes=C?
T 15200 12600 5 10 0 0 270 0 1
device=CAPACITOR
]
{
T 15200 12600 5 10 0 0 270 0 1
device=CAPACITOR
T 15400 12600 5 10 0 0 270 0 1
symversion=0.1
T 14500 12800 5 10 0 0 180 0 1
footprint=my_0603
T 14500 12500 5 10 1 1 180 0 1
refdes=C309
T 14000 12200 5 10 1 1 0 0 1
value=0.1uf
}
C 14600 11600 1 0 0 EMBEDDEDgnd-1.sym
[
L 14680 11610 14720 11610 3 0 0 0 -1 -1
L 14655 11650 14745 11650 3 0 0 0 -1 -1
L 14600 11700 14800 11700 3 0 0 0 -1 -1
P 14700 11700 14700 11900 1 0 1
{
T 14758 11761 5 4 0 1 0 0 1
pintype=pwr
T 14758 11761 5 4 0 1 0 0 1
pinlabel=1
T 14758 11761 5 4 0 0 0 0 1
pinseq=1
T 14758 11761 5 4 0 1 0 0 1
pinnumber=1
}
T 14900 11650 8 10 0 0 0 0 1
net=GND:1
]
C 13100 15500 1 0 0 EMBEDDED3.3V-plus-1.sym
[
L 13150 15700 13450 15700 3 0 0 0 -1 -1
P 13300 15500 13300 15700 1 0 0
{
T 13350 15550 5 6 0 1 0 0 1
pintype=pwr
T 13350 15550 5 6 0 1 0 0 1
pinlabel=1
T 13350 15550 5 6 0 0 0 0 1
pinseq=1
T 13350 15550 5 6 0 1 0 0 1
pinnumber=1
}
T 13400 15500 8 8 0 0 0 0 1
net=+3.3V:1
T 13175 15750 9 8 1 0 0 0 1
+3.3V
]
N 12200 14200 13300 14200 4
N 13300 15500 13300 12800 4
N 13300 12800 14700 12800 4
T 6400 13400 9 10 1 0 0 0 1
Green / Act
T 6100 12200 9 10 1 0 0 0 1
Yellow / Speed
T 4100 11400 9 10 1 0 0 0 1
LED1 Strap low for internal regulator
T 4100 11100 9 10 1 0 0 0 1
LED2 Strap high for nInt Out
C 17200 14100 1 180 0 EMBEDDEDresistor-1.sym
[
L 16999 13900 17050 14000 3 0 0 0 -1 -1
P 17200 14000 17048 14000 1 0 0
{
T 17100 13950 5 8 0 1 180 0 1
pintype=pas
T 17100 13950 5 8 0 1 180 0 1
pinlabel=1
T 17100 13950 5 8 0 0 180 0 1
pinseq=1
T 17100 13950 5 8 0 1 180 0 1
pinnumber=1
}
P 16300 14000 16450 14000 1 0 0
{
T 16400 13950 5 8 0 1 180 0 1
pintype=pas
T 16400 13950 5 8 0 1 180 0 1
pinlabel=2
T 16400 13950 5 8 0 0 180 0 1
pinseq=2
T 16400 13950 5 8 0 1 180 0 1
pinnumber=2
}
L 16500 14100 16450 14000 3 0 0 0 -1 -1
L 16600 13900 16500 14100 3 0 0 0 -1 -1
L 16900 14100 17000 13900 3 0 0 0 -1 -1
L 16800 13900 16900 14100 3 0 0 0 -1 -1
L 16700 14100 16800 13900 3 0 0 0 -1 -1
L 16600 13900 16700 14100 3 0 0 0 -1 -1
T 17200 14100 8 10 0 1 180 0 1
class=DISCRETE
T 17200 14100 8 10 0 1 180 0 1
pins=2
T 17000 13800 8 10 0 1 180 0 1
refdes=R?
T 16900 13700 5 10 0 0 180 0 1
device=RESISTOR
]
{
T 16900 13700 5 10 0 0 180 0 1
device=RESISTOR
T 17200 14100 5 10 0 1 90 0 1
footprint=my_0603
T 17200 14300 5 10 1 1 180 0 1
value=10
T 16800 14300 5 10 1 1 180 0 1
refdes=R306
}
C 17200 13600 1 180 0 EMBEDDEDresistor-1.sym
[
L 16999 13400 17050 13500 3 0 0 0 -1 -1
P 17200 13500 17048 13500 1 0 0
{
T 17100 13450 5 8 0 1 180 0 1
pintype=pas
T 17100 13450 5 8 0 1 180 0 1
pinlabel=1
T 17100 13450 5 8 0 0 180 0 1
pinseq=1
T 17100 13450 5 8 0 1 180 0 1
pinnumber=1
}
P 16300 13500 16450 13500 1 0 0
{
T 16400 13450 5 8 0 1 180 0 1
pintype=pas
T 16400 13450 5 8 0 1 180 0 1
pinlabel=2
T 16400 13450 5 8 0 0 180 0 1
pinseq=2
T 16400 13450 5 8 0 1 180 0 1
pinnumber=2
}
L 16500 13600 16450 13500 3 0 0 0 -1 -1
L 16600 13400 16500 13600 3 0 0 0 -1 -1
L 16900 13600 17000 13400 3 0 0 0 -1 -1
L 16800 13400 16900 13600 3 0 0 0 -1 -1
L 16700 13600 16800 13400 3 0 0 0 -1 -1
L 16600 13400 16700 13600 3 0 0 0 -1 -1
T 17200 13600 8 10 0 1 180 0 1
class=DISCRETE
T 17200 13600 8 10 0 1 180 0 1
pins=2
T 17000 13300 8 10 0 1 180 0 1
refdes=R?
T 16900 13200 5 10 0 0 180 0 1
device=RESISTOR
]
{
T 16900 13200 5 10 0 0 180 0 1
device=RESISTOR
T 17200 13600 5 10 0 1 90 0 1
footprint=my_0603
T 17200 13800 5 10 1 1 180 0 1
value=10
T 16800 13800 5 10 1 1 180 0 1
refdes=R307
}
C 15400 12800 1 90 0 EMBEDDEDresistor-1.sym
[
L 15200 13001 15300 12950 3 0 0 0 -1 -1
P 15300 12800 15300 12952 1 0 0
{
T 15250 12900 5 8 0 1 90 0 1
pintype=pas
T 15250 12900 5 8 0 1 90 0 1
pinlabel=1
T 15250 12900 5 8 0 0 90 0 1
pinseq=1
T 15250 12900 5 8 0 1 90 0 1
pinnumber=1
}
P 15300 13700 15300 13550 1 0 0
{
T 15250 13600 5 8 0 1 90 0 1
pintype=pas
T 15250 13600 5 8 0 1 90 0 1
pinlabel=2
T 15250 13600 5 8 0 0 90 0 1
pinseq=2
T 15250 13600 5 8 0 1 90 0 1
pinnumber=2
}
L 15400 13500 15300 13550 3 0 0 0 -1 -1
L 15200 13400 15400 13500 3 0 0 0 -1 -1
L 15400 13100 15200 13000 3 0 0 0 -1 -1
L 15200 13200 15400 13100 3 0 0 0 -1 -1
L 15400 13300 15200 13200 3 0 0 0 -1 -1
L 15200 13400 15400 13300 3 0 0 0 -1 -1
T 15400 12800 8 10 0 1 90 0 1
class=DISCRETE
T 15400 12800 8 10 0 1 90 0 1
pins=2
T 15100 13000 8 10 0 1 90 0 1
refdes=R?
T 15000 13100 5 10 0 0 90 0 1
device=RESISTOR
]
{
T 15000 13100 5 10 0 0 90 0 1
device=RESISTOR
T 15400 12800 5 10 0 1 0 0 1
footprint=my_0603
T 14800 13000 5 10 1 1 0 0 1
value=10k
T 14800 13200 5 10 1 1 0 0 1
refdes=R308
}
N 15300 13700 15300 14000 4
C 15200 12500 1 0 0 EMBEDDEDgnd-1.sym
[
L 15280 12510 15320 12510 3 0 0 0 -1 -1
L 15255 12550 15345 12550 3 0 0 0 -1 -1
L 15200 12600 15400 12600 3 0 0 0 -1 -1
P 15300 12600 15300 12800 1 0 1
{
T 15358 12661 5 4 0 1 0 0 1
pintype=pwr
T 15358 12661 5 4 0 1 0 0 1
pinlabel=1
T 15358 12661 5 4 0 0 0 0 1
pinseq=1
T 15358 12661 5 4 0 1 0 0 1
pinnumber=1
}
T 15500 12550 8 10 0 0 0 0 1
net=GND:1
]
T 15100 12100 9 10 1 0 0 0 1
Mode[2:0] = 110 : Power Down @ nRST
C 14400 12800 1 90 0 EMBEDDEDresistor-1.sym
[
L 14200 13001 14300 12950 3 0 0 0 -1 -1
P 14300 12800 14300 12952 1 0 0
{
T 14250 12900 5 8 0 1 90 0 1
pintype=pas
T 14250 12900 5 8 0 1 90 0 1
pinlabel=1
T 14250 12900 5 8 0 0 90 0 1
pinseq=1
T 14250 12900 5 8 0 1 90 0 1
pinnumber=1
}
P 14300 13700 14300 13550 1 0 0
{
T 14250 13600 5 8 0 1 90 0 1
pintype=pas
T 14250 13600 5 8 0 1 90 0 1
pinlabel=2
T 14250 13600 5 8 0 0 90 0 1
pinseq=2
T 14250 13600 5 8 0 1 90 0 1
pinnumber=2
}
L 14400 13500 14300 13550 3 0 0 0 -1 -1
L 14200 13400 14400 13500 3 0 0 0 -1 -1
L 14400 13100 14200 13000 3 0 0 0 -1 -1
L 14200 13200 14400 13100 3 0 0 0 -1 -1
L 14400 13300 14200 13200 3 0 0 0 -1 -1
L 14200 13400 14400 13300 3 0 0 0 -1 -1
T 14400 12800 8 10 0 1 90 0 1
class=DISCRETE
T 14400 12800 8 10 0 1 90 0 1
pins=2
T 14100 13000 8 10 0 1 90 0 1
refdes=R?
T 14000 13100 5 10 0 0 90 0 1
device=RESISTOR
]
{
T 14000 13100 5 10 0 0 90 0 1
device=RESISTOR
T 14400 12800 5 10 0 1 0 0 1
footprint=my_0603
T 13800 13000 5 10 1 1 0 0 1
value=10k
T 13800 13200 5 10 1 1 0 0 1
refdes=R309
}
N 12200 14400 14300 14400 4
N 14300 14400 14300 13700 4
T 12600 13200 9 10 1 0 0 0 1
PHYADD = 1
C 9300 6900 1 0 0 EMBEDDED5V-plus-1.sym
[
P 9500 6900 9500 7100 1 0 0
{
T 9550 6950 5 6 0 1 0 0 1
pinnumber=1
T 9550 6950 5 6 0 0 0 0 1
pinseq=1
T 9550 6950 5 6 0 1 0 0 1
pinlabel=1
T 9550 6950 5 6 0 1 0 0 1
pintype=pwr
}
L 9350 7100 9650 7100 3 0 0 0 -1 -1
T 9375 7150 9 8 1 0 0 0 1
+5V
T 9600 6900 8 8 0 0 0 0 1
net=+5V:1
]
C 6700 4800 1 180 0 EMBEDDEDresistor-1.sym
[
L 6499 4600 6550 4700 3 0 0 0 -1 -1
P 6700 4700 6548 4700 1 0 0
{
T 6600 4650 5 8 0 1 180 0 1
pintype=pas
T 6600 4650 5 8 0 1 180 0 1
pinlabel=1
T 6600 4650 5 8 0 0 180 0 1
pinseq=1
T 6600 4650 5 8 0 1 180 0 1
pinnumber=1
}
P 5800 4700 5950 4700 1 0 0
{
T 5900 4650 5 8 0 1 180 0 1
pintype=pas
T 5900 4650 5 8 0 1 180 0 1
pinlabel=2
T 5900 4650 5 8 0 0 180 0 1
pinseq=2
T 5900 4650 5 8 0 1 180 0 1
pinnumber=2
}
L 6000 4800 5950 4700 3 0 0 0 -1 -1
L 6100 4600 6000 4800 3 0 0 0 -1 -1
L 6400 4800 6500 4600 3 0 0 0 -1 -1
L 6300 4600 6400 4800 3 0 0 0 -1 -1
L 6200 4800 6300 4600 3 0 0 0 -1 -1
L 6100 4600 6200 4800 3 0 0 0 -1 -1
T 6700 4800 8 10 0 1 180 0 1
class=DISCRETE
T 6700 4800 8 10 0 1 180 0 1
pins=2
T 6500 4500 8 10 0 1 180 0 1
refdes=R?
T 6400 4400 5 10 0 0 180 0 1
device=RESISTOR
]
{
T 6400 4400 5 10 0 0 180 0 1
device=RESISTOR
T 6700 4800 5 10 0 1 90 0 1
footprint=my_0603
T 6400 4800 5 10 1 1 0 0 1
value=22
T 5900 4800 5 10 1 1 0 0 1
refdes=R311
}
C 6700 5200 1 180 0 EMBEDDEDresistor-1.sym
[
L 6499 5000 6550 5100 3 0 0 0 -1 -1
P 6700 5100 6548 5100 1 0 0
{
T 6600 5050 5 8 0 1 180 0 1
pintype=pas
T 6600 5050 5 8 0 1 180 0 1
pinlabel=1
T 6600 5050 5 8 0 0 180 0 1
pinseq=1
T 6600 5050 5 8 0 1 180 0 1
pinnumber=1
}
P 5800 5100 5950 5100 1 0 0
{
T 5900 5050 5 8 0 1 180 0 1
pintype=pas
T 5900 5050 5 8 0 1 180 0 1
pinlabel=2
T 5900 5050 5 8 0 0 180 0 1
pinseq=2
T 5900 5050 5 8 0 1 180 0 1
pinnumber=2
}
L 6000 5200 5950 5100 3 0 0 0 -1 -1
L 6100 5000 6000 5200 3 0 0 0 -1 -1
L 6400 5200 6500 5000 3 0 0 0 -1 -1
L 6300 5000 6400 5200 3 0 0 0 -1 -1
L 6200 5200 6300 5000 3 0 0 0 -1 -1
L 6100 5000 6200 5200 3 0 0 0 -1 -1
T 6700 5200 8 10 0 1 180 0 1
class=DISCRETE
T 6700 5200 8 10 0 1 180 0 1
pins=2
T 6500 4900 8 10 0 1 180 0 1
refdes=R?
T 6400 4800 5 10 0 0 180 0 1
device=RESISTOR
]
{
T 6400 4800 5 10 0 0 180 0 1
device=RESISTOR
T 6700 5200 5 10 0 1 90 0 1
footprint=my_0603
T 6400 5200 5 10 1 1 0 0 1
value=22
T 5900 5200 5 10 1 1 0 0 1
refdes=R310
}
N 10300 4900 9300 4900 4
N 9300 4900 9300 5100 4
N 6700 5100 9300 5100 4
N 6700 4700 10300 4700 4
C 7000 3200 1 0 0 EMBEDDEDgnd-1.sym
[
L 7080 3210 7120 3210 3 0 0 0 -1 -1
L 7055 3250 7145 3250 3 0 0 0 -1 -1
L 7000 3300 7200 3300 3 0 0 0 -1 -1
P 7100 3300 7100 3500 1 0 1
{
T 7158 3361 5 4 0 1 0 0 1
pintype=pwr
T 7158 3361 5 4 0 1 0 0 1
pinlabel=1
T 7158 3361 5 4 0 0 0 0 1
pinseq=1
T 7158 3361 5 4 0 1 0 0 1
pinnumber=1
}
T 7300 3250 8 10 0 0 0 0 1
net=GND:1
]
N 7500 3500 7100 3500 4
N 10300 5500 10300 5100 4
N 8900 3900 9000 3900 4
N 9000 3300 9000 5500 4
N 7500 3900 7300 3900 4
N 7300 3900 7300 5100 4
N 7500 3700 7100 3700 4
N 7100 3700 7100 4700 4
N 8900 3500 9300 3500 4
N 9300 3500 9300 4500 4
C 9000 6900 1 90 0 EMBEDDEDheader3-1.sym
[
T 8350 7900 8 10 0 0 90 0 1
device=HEADER3
T 7700 7300 8 10 0 1 90 0 1
refdes=J?
T 8150 7900 8 10 0 0 90 0 1
class=IO
T 7950 7900 8 10 0 0 90 0 1
pins=3
P 8000 6900 8000 7200 1 0 0
{
T 7950 7000 5 8 1 1 90 0 1
pinnumber=1
T 7950 7000 5 8 0 0 90 0 1
pinseq=1
T 7950 7000 5 8 0 1 90 0 1
pinlabel=1
T 7950 7000 5 8 0 1 90 0 1
pintype=pas
}
P 8400 6900 8400 7200 1 0 0
{
T 8350 7000 5 8 1 1 90 0 1
pinnumber=2
T 8350 7000 5 8 0 0 90 0 1
pinseq=2
T 8350 7000 5 8 0 1 90 0 1
pinlabel=2
T 8350 7000 5 8 0 1 90 0 1
pintype=pas
}
P 8800 6900 8800 7200 1 0 0
{
T 8750 7000 5 8 1 1 90 0 1
pinnumber=3
T 8750 7000 5 8 0 0 90 0 1
pinseq=3
T 8750 7000 5 8 0 1 90 0 1
pinlabel=3
T 8750 7000 5 8 0 1 90 0 1
pintype=pas
}
B 7800 7200 1200 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 9000 7200 9000 7600 3 0 0 0 -1 -1
L 8200 7200 8200 7600 3 0 0 0 -1 -1
L 8600 7200 8600 7600 3 0 0 0 -1 -1
]
{
T 8350 7900 5 10 0 0 90 0 1
device=HEADER3
T 7700 7500 5 10 1 1 180 0 1
refdes=JP301
T 9000 6900 5 10 0 0 0 0 1
footprint=JUMPER3
}
N 8400 6900 8400 5500 4
N 8800 6800 9500 6800 4
N 9500 6800 9500 6900 4
N 8800 6800 8800 6900 4
T 8800 7700 9 10 1 0 0 0 1
Bus powered
T 7100 7700 9 10 1 0 0 0 1
OTG Supply
C 4900 7900 1 0 0 EMBEDDEDSTMPS2141.sym
[
T 5500 8700 5 10 0 1 0 0 1
refdes=U?
P 4900 8400 5200 8400 1 0 0
{
T 5052 8420 3 6 1 1 0 0 1
pinnumber=1
T 4902 8420 3 6 0 0 0 0 1
pinseq=1
T 4902 8420 3 6 0 0 0 0 1
pintype=pas
T 5250 8400 3 6 1 1 0 0 1
pinlabel=OUT
}
P 6000 8400 6300 8400 1 0 1
{
T 6150 8420 3 6 1 1 0 0 1
pinnumber=5
T 6050 8420 3 6 0 0 0 0 1
pinseq=5
T 6050 8420 3 6 0 0 0 0 1
pintype=pas
T 5750 8400 3 6 1 1 0 0 1
pinlabel=IN
}
P 4900 8000 5200 8000 1 0 0
{
T 5047 8020 3 6 1 1 0 0 1
pinnumber=3
T 4872 8020 3 6 0 0 0 0 1
pinseq=3
T 4872 8020 3 6 0 0 0 0 1
pintype=pas
T 5250 8000 3 6 1 1 0 0 1
pinlabel=FAULT
}
T 3600 6200 8 10 0 1 0 0 1
footprint=SOT23-5
T 5095 8550 8 10 0 1 0 0 1
device=STMPS2141
P 4900 8200 5200 8200 1 0 0
{
T 5052 8220 3 6 1 1 0 0 1
pinnumber=2
T 4902 8220 3 6 0 0 0 0 1
pinseq=2
T 4902 8220 3 6 0 0 0 0 1
pintype=pas
T 5250 8200 3 6 1 1 0 0 1
pinlabel=GND
}
P 6000 8000 6300 8000 1 0 1
{
T 6150 8020 3 6 1 1 0 0 1
pinnumber=4
T 6050 8020 3 6 0 0 0 0 1
pinseq=4
T 6050 8020 3 6 0 0 0 0 1
pintype=pas
T 5750 8000 3 6 1 1 0 0 1
pinlabel=ENA
}
B 5200 7900 800 600 3 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 5500 8700 5 10 1 1 0 0 1
refdes=U303
T 3600 6200 5 10 0 1 0 0 1
footprint=SOT23-95P-280L1-5N__LTC_S5_Package
T 5095 8550 5 10 1 1 0 0 1
device=STMPS2141
}
C 6400 8700 1 0 0 EMBEDDED5V-plus-1.sym
[
P 6600 8700 6600 8900 1 0 0
{
T 6650 8750 5 6 0 1 0 0 1
pinnumber=1
T 6650 8750 5 6 0 0 0 0 1
pinseq=1
T 6650 8750 5 6 0 1 0 0 1
pinlabel=1
T 6650 8750 5 6 0 1 0 0 1
pintype=pwr
}
L 6450 8900 6750 8900 3 0 0 0 -1 -1
T 6475 8950 9 8 1 0 0 0 1
+5V
T 6700 8700 8 8 0 0 0 0 1
net=+5V:1
]
N 6300 8400 6600 8400 4
N 6600 8400 6600 8700 4
N 4900 8400 4300 8400 4
N 4300 8400 4300 6900 4
N 8000 6900 4300 6900 4
C 4400 7500 1 0 0 EMBEDDEDgnd-1.sym
[
L 4480 7510 4520 7510 3 0 0 0 -1 -1
L 4455 7550 4545 7550 3 0 0 0 -1 -1
L 4400 7600 4600 7600 3 0 0 0 -1 -1
P 4500 7600 4500 7800 1 0 1
{
T 4558 7661 5 4 0 1 0 0 1
pintype=pwr
T 4558 7661 5 4 0 1 0 0 1
pinlabel=1
T 4558 7661 5 4 0 0 0 0 1
pinseq=1
T 4558 7661 5 4 0 1 0 0 1
pinnumber=1
}
T 4700 7550 8 10 0 0 0 0 1
net=GND:1
]
N 4900 8200 4500 8200 4
N 4500 8200 4500 7800 4
C 4000 7400 1 180 0 EMBEDDEDoutput-1.sym
[
P 4000 7300 3800 7300 1 0 0
{
T 3750 7350 5 6 0 0 180 0 1
pinseq=1
T 3750 7350 5 6 0 1 180 0 1
pinnumber=1
}
L 3800 7200 3800 7400 3 0 0 0 -1 -1
L 3800 7200 3300 7200 3 0 0 0 -1 -1
L 3300 7200 3200 7300 3 0 0 0 -1 -1
L 3200 7300 3300 7400 3 0 0 0 -1 -1
L 3300 7400 3800 7400 3 0 0 0 -1 -1
T 3900 7100 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 3900 7100 5 10 0 0 180 0 1
device=OUTPUT
T 4000 7400 5 10 0 1 0 0 1
net=OTG_FS_PWREN:1
T 3200 7400 5 10 1 1 180 0 1
value=OTG_FS_PWREN
}
N 4900 8000 4000 8000 4
C 4000 8100 1 180 0 EMBEDDEDoutput-1.sym
[
P 4000 8000 3800 8000 1 0 0
{
T 3750 8050 5 6 0 0 180 0 1
pinseq=1
T 3750 8050 5 6 0 1 180 0 1
pinnumber=1
}
L 3800 7900 3800 8100 3 0 0 0 -1 -1
L 3800 7900 3300 7900 3 0 0 0 -1 -1
L 3300 7900 3200 8000 3 0 0 0 -1 -1
L 3200 8000 3300 8100 3 0 0 0 -1 -1
L 3300 8100 3800 8100 3 0 0 0 -1 -1
T 3900 7800 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 3900 7800 5 10 0 0 180 0 1
device=OUTPUT
T 4000 8100 5 10 0 1 0 0 1
net=OTG_FS_FAULT:1
T 3200 8100 5 10 1 1 180 0 1
value=OTG_FS_FAULT
}
N 4000 7300 6600 7300 4
N 6600 7300 6600 8000 4
N 6600 8000 6300 8000 4
C 6800 6000 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 6600 6000 6600 6200 1 0 0
{
T 6600 6200 5 8 0 1 90 2 1
pintype=pas
T 6600 6200 9 8 0 1 90 0 1
pinlabel=1
T 6650 6150 5 8 0 1 90 8 1
pinseq=1
T 6550 6150 5 8 0 1 90 6 1
pinnumber=1
}
P 6600 6900 6600 6700 1 0 0
{
T 6600 6700 5 8 0 1 90 8 1
pintype=pas
T 6600 6700 9 8 0 1 90 6 1
pinlabel=2
T 6650 6750 5 8 0 1 90 2 1
pinseq=2
T 6550 6750 5 8 0 1 90 0 1
pinnumber=2
}
L 6400 6400 6800 6400 3 0 0 0 -1 -1
L 6400 6500 6800 6500 3 0 0 0 -1 -1
L 6600 6700 6600 6500 3 0 0 0 -1 -1
L 6600 6400 6600 6200 3 0 0 0 -1 -1
T 6100 6200 5 10 0 0 90 0 1
device=CAPACITOR
T 6300 6200 8 10 0 1 90 0 1
refdes=C?
T 5500 6200 5 10 0 0 90 0 1
description=capacitor
T 5700 6200 5 10 0 0 90 0 1
numslots=0
T 5900 6200 5 10 0 0 90 0 1
symversion=0.1
]
{
T 6100 6200 5 10 0 0 90 0 1
device=CAPACITOR
T 5900 6200 5 10 0 0 90 0 1
symversion=0.1
T 6800 6000 5 10 0 0 0 0 1
footprint=my_0805
T 6400 6600 5 10 1 1 180 0 1
refdes=C311
T 6000 6300 5 10 1 1 0 0 1
value=10uf
}
C 6500 5700 1 0 0 EMBEDDEDgnd-1.sym
[
P 6600 5800 6600 6000 1 0 1
{
T 6658 5861 5 4 0 1 0 0 1
pintype=pwr
T 6658 5861 5 4 0 1 0 0 1
pinlabel=1
T 6658 5861 5 4 0 0 0 0 1
pinseq=1
T 6658 5861 5 4 0 1 0 0 1
pinnumber=1
}
L 6500 5800 6700 5800 3 0 0 0 -1 -1
L 6555 5750 6645 5750 3 0 0 0 -1 -1
L 6580 5710 6620 5710 3 0 0 0 -1 -1
T 6800 5750 8 10 0 0 0 0 1
net=GND:1
]
C 17200 -200 1 270 0 EMBEDDEDresistor-1.sym
[
L 17400 -401 17300 -350 3 0 0 0 -1 -1
P 17300 -200 17300 -352 1 0 0
{
T 17350 -300 5 8 0 1 270 0 1
pintype=pas
T 17350 -300 5 8 0 1 270 0 1
pinlabel=1
T 17350 -300 5 8 0 0 270 0 1
pinseq=1
T 17350 -300 5 8 0 1 270 0 1
pinnumber=1
}
P 17300 -1100 17300 -950 1 0 0
{
T 17350 -1000 5 8 0 1 270 0 1
pintype=pas
T 17350 -1000 5 8 0 1 270 0 1
pinlabel=2
T 17350 -1000 5 8 0 0 270 0 1
pinseq=2
T 17350 -1000 5 8 0 1 270 0 1
pinnumber=2
}
L 17200 -900 17300 -950 3 0 0 0 -1 -1
L 17400 -800 17200 -900 3 0 0 0 -1 -1
L 17200 -500 17400 -400 3 0 0 0 -1 -1
L 17400 -600 17200 -500 3 0 0 0 -1 -1
L 17200 -700 17400 -600 3 0 0 0 -1 -1
L 17400 -800 17200 -700 3 0 0 0 -1 -1
T 17200 -200 8 10 0 1 270 0 1
class=DISCRETE
T 17200 -200 8 10 0 1 270 0 1
pins=2
T 17500 -400 8 10 0 1 270 0 1
refdes=R?
T 17600 -500 5 10 0 0 270 0 1
device=RESISTOR
]
{
T 17600 -500 5 10 0 0 270 0 1
device=RESISTOR
T 17200 -200 5 10 0 1 180 0 1
footprint=my_0603
T 17200 -500 5 10 1 1 90 0 1
value=10k
T 17200 -1000 5 10 1 1 90 0 1
refdes=R312
}
C 15000 5800 1 180 0 EMBEDDEDoutput-1.sym
[
P 15000 5700 14800 5700 1 0 0
{
T 14750 5750 5 6 0 0 180 0 1
pinseq=1
T 14750 5750 5 6 0 1 180 0 1
pinnumber=1
}
L 14800 5600 14800 5800 3 0 0 0 -1 -1
L 14800 5600 14300 5600 3 0 0 0 -1 -1
L 14300 5600 14200 5700 3 0 0 0 -1 -1
L 14200 5700 14300 5800 3 0 0 0 -1 -1
L 14300 5800 14800 5800 3 0 0 0 -1 -1
T 14900 5500 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 14900 5500 5 10 0 0 180 0 1
device=OUTPUT
T 15000 5800 5 10 0 1 0 0 1
net=SDIO_CD:1
T 14100 5800 5 10 1 1 180 0 1
value=SDIO_CD
}
N 15000 5700 22200 5700 4
N 22200 5700 22200 6400 4
C 19900 8500 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 19700 8500 19700 8700 1 0 0
{
T 19700 8700 5 8 0 1 90 2 1
pintype=pas
T 19700 8700 9 8 0 1 90 0 1
pinlabel=1
T 19750 8650 5 8 0 1 90 8 1
pinseq=1
T 19650 8650 5 8 0 1 90 6 1
pinnumber=1
}
P 19700 9400 19700 9200 1 0 0
{
T 19700 9200 5 8 0 1 90 8 1
pintype=pas
T 19700 9200 9 8 0 1 90 6 1
pinlabel=2
T 19750 9250 5 8 0 1 90 2 1
pinseq=2
T 19650 9250 5 8 0 1 90 0 1
pinnumber=2
}
L 19500 8900 19900 8900 3 0 0 0 -1 -1
L 19500 9000 19900 9000 3 0 0 0 -1 -1
L 19700 9200 19700 9000 3 0 0 0 -1 -1
L 19700 8900 19700 8700 3 0 0 0 -1 -1
T 19200 8700 5 10 0 0 90 0 1
device=CAPACITOR
T 19400 8700 8 10 0 1 90 0 1
refdes=C?
T 18600 8700 5 10 0 0 90 0 1
description=capacitor
T 18800 8700 5 10 0 0 90 0 1
numslots=0
T 19000 8700 5 10 0 0 90 0 1
symversion=0.1
]
{
T 19200 8700 5 10 0 0 90 0 1
device=CAPACITOR
T 19000 8700 5 10 0 0 90 0 1
symversion=0.1
T 19900 8500 5 10 0 0 0 0 1
footprint=my_0805
T 19500 9100 5 10 1 1 180 0 1
refdes=C312
T 19100 8800 5 10 1 1 0 0 1
value=10uf
}
C 19600 8200 1 0 0 EMBEDDEDgnd-1.sym
[
P 19700 8300 19700 8500 1 0 1
{
T 19758 8361 5 4 0 1 0 0 1
pintype=pwr
T 19758 8361 5 4 0 1 0 0 1
pinlabel=1
T 19758 8361 5 4 0 0 0 0 1
pinseq=1
T 19758 8361 5 4 0 1 0 0 1
pinnumber=1
}
L 19600 8300 19800 8300 3 0 0 0 -1 -1
L 19655 8250 19745 8250 3 0 0 0 -1 -1
L 19680 8210 19720 8210 3 0 0 0 -1 -1
T 19900 8250 8 10 0 0 0 0 1
net=GND:1
]
C 20500 9400 1 270 0 EMBEDDEDcapacitor-1.sym
[
L 20700 9000 20700 9200 3 0 0 0 -1 -1
L 20700 8700 20700 8900 3 0 0 0 -1 -1
L 20900 8900 20500 8900 3 0 0 0 -1 -1
L 20900 9000 20500 9000 3 0 0 0 -1 -1
P 20700 8500 20700 8700 1 0 0
{
T 20700 8700 5 8 0 1 270 8 1
pintype=pas
T 20700 8700 9 8 0 1 270 6 1
pinlabel=2
T 20650 8650 5 8 0 1 270 2 1
pinseq=2
T 20750 8650 5 8 0 1 270 0 1
pinnumber=2
}
P 20700 9400 20700 9200 1 0 0
{
T 20700 9200 5 8 0 1 270 2 1
pintype=pas
T 20700 9200 9 8 0 1 270 0 1
pinlabel=1
T 20650 9250 5 8 0 1 270 8 1
pinseq=1
T 20750 9250 5 8 0 1 270 6 1
pinnumber=1
}
T 21400 9200 5 10 0 0 270 0 1
symversion=0.1
T 21600 9200 5 10 0 0 270 0 1
numslots=0
T 21800 9200 5 10 0 0 270 0 1
description=capacitor
T 21000 9200 8 10 0 1 270 0 1
refdes=C?
T 21200 9200 5 10 0 0 270 0 1
device=CAPACITOR
]
{
T 21200 9200 5 10 0 0 270 0 1
device=CAPACITOR
T 21400 9200 5 10 0 0 270 0 1
symversion=0.1
T 20500 9400 5 10 0 0 180 0 1
footprint=my_0603
T 20500 9100 5 10 1 1 180 0 1
refdes=C313
T 20000 8800 5 10 1 1 0 0 1
value=0.1uf
}
N 20700 8500 19700 8500 4
N 17900 9400 20700 9400 4
C 15500 9400 1 0 0 5V-plus-1.sym
C 17000 8200 1 0 0 EMBEDDEDgnd-1.sym
[
P 17100 8300 17100 8500 1 0 1
{
T 17158 8361 5 4 0 1 0 0 1
pinnumber=1
T 17158 8361 5 4 0 0 0 0 1
pinseq=1
T 17158 8361 5 4 0 1 0 0 1
pinlabel=1
T 17158 8361 5 4 0 1 0 0 1
pintype=pwr
}
L 17000 8300 17200 8300 3 0 0 0 -1 -1
L 17055 8250 17145 8250 3 0 0 0 -1 -1
L 17080 8210 17120 8210 3 0 0 0 -1 -1
T 17300 8250 8 10 0 0 0 0 1
net=GND:1
]
C 15900 8100 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 15700 8500 15700 8300 3 0 0 0 -1 -1
L 15700 8800 15700 8600 3 0 0 0 -1 -1
L 15500 8600 15900 8600 3 0 0 0 -1 -1
L 15500 8500 15900 8500 3 0 0 0 -1 -1
P 15700 9000 15700 8800 1 0 0
{
T 15700 8800 5 8 0 1 90 8 1
pintype=pas
T 15700 8800 9 8 0 1 90 6 1
pinlabel=2
T 15750 8850 5 8 0 1 90 2 1
pinseq=2
T 15650 8850 5 8 0 1 90 0 1
pinnumber=2
}
P 15700 8100 15700 8300 1 0 0
{
T 15700 8300 5 8 0 1 90 2 1
pintype=pas
T 15700 8300 9 8 0 1 90 0 1
pinlabel=1
T 15750 8250 5 8 0 1 90 8 1
pinseq=1
T 15650 8250 5 8 0 1 90 6 1
pinnumber=1
}
T 15000 8300 5 10 0 0 90 0 1
symversion=0.1
T 14800 8300 5 10 0 0 90 0 1
numslots=0
T 14600 8300 5 10 0 0 90 0 1
description=capacitor
T 15400 8300 8 10 0 1 90 0 1
refdes=C?
T 15200 8300 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 15200 8300 5 10 0 0 90 0 1
device=CAPACITOR
T 15000 8300 5 10 0 0 90 0 1
symversion=0.1
T 15900 8100 5 10 0 0 0 0 1
footprint=my_0805
T 15500 8900 5 10 1 1 180 0 1
refdes=C314
T 15100 8500 5 10 1 1 0 0 1
value=10uf
}
C 15600 7800 1 0 0 EMBEDDEDgnd-1.sym
[
L 15680 7810 15720 7810 3 0 0 0 -1 -1
L 15655 7850 15745 7850 3 0 0 0 -1 -1
L 15600 7900 15800 7900 3 0 0 0 -1 -1
P 15700 7900 15700 8100 1 0 1
{
T 15758 7961 5 4 0 1 0 0 1
pintype=pwr
T 15758 7961 5 4 0 1 0 0 1
pinlabel=1
T 15758 7961 5 4 0 0 0 0 1
pinseq=1
T 15758 7961 5 4 0 1 0 0 1
pinnumber=1
}
T 15900 7850 8 10 0 0 0 0 1
net=GND:1
]
N 16300 9400 15700 9400 4
N 15700 9000 15700 9400 4
N 16300 9100 15000 9100 4
C 16300 8200 1 90 0 EMBEDDEDresistor-1.sym
[
L 16100 8800 16300 8700 3 0 0 0 -1 -1
L 16300 8700 16100 8600 3 0 0 0 -1 -1
L 16100 8600 16300 8500 3 0 0 0 -1 -1
L 16300 8500 16100 8400 3 0 0 0 -1 -1
L 16100 8800 16300 8900 3 0 0 0 -1 -1
L 16300 8900 16200 8950 3 0 0 0 -1 -1
P 16200 9100 16200 8950 1 0 0
{
T 16150 9000 5 8 0 1 90 0 1
pinnumber=2
T 16150 9000 5 8 0 0 90 0 1
pinseq=2
T 16150 9000 5 8 0 1 90 0 1
pinlabel=2
T 16150 9000 5 8 0 1 90 0 1
pintype=pas
}
P 16200 8200 16200 8352 1 0 0
{
T 16150 8300 5 8 0 1 90 0 1
pinnumber=1
T 16150 8300 5 8 0 0 90 0 1
pinseq=1
T 16150 8300 5 8 0 1 90 0 1
pinlabel=1
T 16150 8300 5 8 0 1 90 0 1
pintype=pas
}
L 16100 8401 16200 8350 3 0 0 0 -1 -1
T 15900 8500 5 10 0 0 90 0 1
device=RESISTOR
T 16000 8400 8 10 0 1 90 0 1
refdes=R?
T 16300 8200 8 10 0 1 90 0 1
pins=2
T 16300 8200 8 10 0 1 90 0 1
class=DISCRETE
]
{
T 15900 8500 5 10 0 0 90 0 1
device=RESISTOR
T 16300 8200 5 10 0 1 0 0 1
footprint=my_0603
T 16300 8400 5 10 1 1 0 0 1
value=10k
T 16300 8600 5 10 1 1 0 0 1
refdes=R312
}
C 16100 7900 1 0 0 EMBEDDEDgnd-1.sym
[
L 16180 7910 16220 7910 3 0 0 0 -1 -1
L 16155 7950 16245 7950 3 0 0 0 -1 -1
L 16100 8000 16300 8000 3 0 0 0 -1 -1
P 16200 8000 16200 8200 1 0 1
{
T 16258 8061 5 4 0 1 0 0 1
pintype=pwr
T 16258 8061 5 4 0 1 0 0 1
pinlabel=1
T 16258 8061 5 4 0 0 0 0 1
pinseq=1
T 16258 8061 5 4 0 1 0 0 1
pinnumber=1
}
T 16400 7950 8 10 0 0 0 0 1
net=GND:1
]
C 16300 8500 1 0 0 mcp1802.sym
{
T 16800 9700 5 10 1 1 0 6 1
refdes=U304
T 16995 9695 5 10 1 1 0 0 1
device=MCP1802
T 14495 6995 5 10 0 1 0 0 1
footprint=SOT23-95P-280L1-5N__LTC_S5_Package
}
C 15000 9200 1 180 0 EMBEDDEDoutput-1.sym
[
P 15000 9100 14800 9100 1 0 0
{
T 14750 9150 5 6 0 0 180 0 1
pinseq=1
T 14750 9150 5 6 0 1 180 0 1
pinnumber=1
}
L 14800 9000 14800 9200 3 0 0 0 -1 -1
L 14800 9000 14300 9000 3 0 0 0 -1 -1
L 14300 9000 14200 9100 3 0 0 0 -1 -1
L 14200 9100 14300 9200 3 0 0 0 -1 -1
L 14300 9200 14800 9200 3 0 0 0 -1 -1
T 14900 8900 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 14900 8900 5 10 0 0 180 0 1
device=OUTPUT
T 15000 9200 5 10 0 1 0 0 1
net=SDIO_PWR:1
T 14200 9200 5 10 1 1 180 0 1
value=SDIO_PWR
}
C 7500 3400 1 0 0 TPD3E001.sym
{
T 8100 4200 5 10 1 1 0 0 1
refdes=U302
T 7900 3200 5 10 0 1 0 0 1
footprint=DRL
T 7795 4050 5 10 1 1 0 0 1
device=TPD3E001
}
C 21100 3600 1 0 0 EMBEDDEDmount_hole.sym
[
P 21100 4100 21700 4100 1 0 0
{
T 21500 4400 5 10 0 1 0 0 1
device=mount_hole
T 21100 4100 5 10 0 0 0 0 1
pinseq=1
T 21605 4145 5 10 0 1 0 6 1
pinnumber=1
T 21755 4095 5 10 0 1 0 0 1
pinlabel=unknown
T 21100 4100 5 10 0 0 0 0 1
pintype=unknown
}
V 21999 4099 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 21999 4099 5 10 0 1 0 0 1
footprint=mount_hole
}
T 21895 3599 8 10 0 1 0 0 1
refdes=MH?
]
{
T 21895 3599 5 10 1 1 0 0 1
refdes=MH2
T 21100 3600 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 21100 2900 1 0 0 EMBEDDEDmount_hole.sym
[
P 21100 3400 21700 3400 1 0 0
{
T 21500 3700 5 10 0 1 0 0 1
device=mount_hole
T 21100 3400 5 10 0 0 0 0 1
pinseq=1
T 21605 3445 5 10 0 1 0 6 1
pinnumber=1
T 21755 3395 5 10 0 1 0 0 1
pinlabel=unknown
T 21100 3400 5 10 0 0 0 0 1
pintype=unknown
}
V 21999 3399 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 21999 3399 5 10 0 1 0 0 1
footprint=mount_hole
}
T 21895 2899 8 10 0 1 0 0 1
refdes=MH?
]
{
T 21895 2899 5 10 1 1 0 0 1
refdes=MH4
T 21100 2900 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 19800 3600 1 0 0 EMBEDDEDmount_hole.sym
[
P 19800 4100 20400 4100 1 0 0
{
T 20200 4400 5 10 0 1 0 0 1
device=mount_hole
T 19800 4100 5 10 0 0 0 0 1
pinseq=1
T 20305 4145 5 10 0 1 0 6 1
pinnumber=1
T 20455 4095 5 10 0 1 0 0 1
pinlabel=unknown
T 19800 4100 5 10 0 0 0 0 1
pintype=unknown
}
V 20699 4099 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 20699 4099 5 10 0 1 0 0 1
footprint=mount_hole
}
T 20595 3599 8 10 0 1 0 0 1
refdes=MH?
]
{
T 20595 3599 5 10 1 1 0 0 1
refdes=MH1
T 19800 3600 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 19800 2900 1 0 0 EMBEDDEDmount_hole.sym
[
P 19800 3400 20400 3400 1 0 0
{
T 20200 3700 5 10 0 1 0 0 1
device=mount_hole
T 19800 3400 5 10 0 0 0 0 1
pinseq=1
T 20305 3445 5 10 0 1 0 6 1
pinnumber=1
T 20455 3395 5 10 0 1 0 0 1
pinlabel=unknown
T 19800 3400 5 10 0 0 0 0 1
pintype=unknown
}
V 20699 3399 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 20699 3399 5 10 0 1 0 0 1
footprint=mount_hole
}
T 20595 2899 8 10 0 1 0 0 1
refdes=MH?
]
{
T 20595 2899 5 10 1 1 0 0 1
refdes=MH3
T 19800 2900 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 15100 15300 1 180 0 EMBEDDEDresistor-1.sym
[
L 14500 15100 14600 15300 3 0 0 0 -1 -1
L 14600 15300 14700 15100 3 0 0 0 -1 -1
L 14700 15100 14800 15300 3 0 0 0 -1 -1
L 14800 15300 14900 15100 3 0 0 0 -1 -1
L 14500 15100 14400 15300 3 0 0 0 -1 -1
L 14400 15300 14350 15200 3 0 0 0 -1 -1
P 14200 15200 14350 15200 1 0 0
{
T 14300 15150 5 8 0 1 180 0 1
pinnumber=2
T 14300 15150 5 8 0 0 180 0 1
pinseq=2
T 14300 15150 5 8 0 1 180 0 1
pinlabel=2
T 14300 15150 5 8 0 1 180 0 1
pintype=pas
}
P 15100 15200 14948 15200 1 0 0
{
T 15000 15150 5 8 0 1 180 0 1
pinnumber=1
T 15000 15150 5 8 0 0 180 0 1
pinseq=1
T 15000 15150 5 8 0 1 180 0 1
pinlabel=1
T 15000 15150 5 8 0 1 180 0 1
pintype=pas
}
L 14899 15100 14950 15200 3 0 0 0 -1 -1
T 14800 14900 5 10 0 0 180 0 1
device=RESISTOR
T 14900 15000 8 10 0 1 180 0 1
refdes=R?
T 15100 15300 8 10 0 1 180 0 1
pins=2
T 15100 15300 8 10 0 1 180 0 1
class=DISCRETE
]
{
T 14800 14900 5 10 0 0 180 0 1
device=RESISTOR
T 15100 15300 5 10 0 1 90 0 1
footprint=my_0603
T 14800 15300 5 10 1 1 0 0 1
value=1.5k
T 14300 15300 5 10 1 1 0 0 1
refdes=R313
}
N 14200 15200 13300 15200 4
N 15100 15200 17600 15200 4
N 15900 14800 15900 15200 4
C 8800 3300 1 270 0 EMBEDDEDcapacitor-1.sym
[
L 9000 2900 9000 3100 3 0 0 0 -1 -1
L 9000 2600 9000 2800 3 0 0 0 -1 -1
L 9200 2800 8800 2800 3 0 0 0 -1 -1
L 9200 2900 8800 2900 3 0 0 0 -1 -1
P 9000 2400 9000 2600 1 0 0
{
T 9000 2600 5 8 0 1 270 8 1
pintype=pas
T 9000 2600 9 8 0 1 270 6 1
pinlabel=2
T 8950 2550 5 8 0 1 270 2 1
pinseq=2
T 9050 2550 5 8 0 1 270 0 1
pinnumber=2
}
P 9000 3300 9000 3100 1 0 0
{
T 9000 3100 5 8 0 1 270 2 1
pintype=pas
T 9000 3100 9 8 0 1 270 0 1
pinlabel=1
T 8950 3150 5 8 0 1 270 8 1
pinseq=1
T 9050 3150 5 8 0 1 270 6 1
pinnumber=1
}
T 9700 3100 5 10 0 0 270 0 1
symversion=0.1
T 9900 3100 5 10 0 0 270 0 1
numslots=0
T 10100 3100 5 10 0 0 270 0 1
description=capacitor
T 9300 3100 8 10 0 1 270 0 1
refdes=C?
T 9500 3100 5 10 0 0 270 0 1
device=CAPACITOR
]
{
T 9500 3100 5 10 0 0 270 0 1
device=CAPACITOR
T 9700 3100 5 10 0 0 270 0 1
symversion=0.1
T 8800 3300 5 10 0 0 180 0 1
footprint=my_0603
T 8800 3000 5 10 1 1 180 0 1
refdes=C315
T 8300 2700 5 10 1 1 0 0 1
value=0.1uf
}
C 8900 2100 1 0 0 EMBEDDEDgnd-1.sym
[
L 8980 2110 9020 2110 3 0 0 0 -1 -1
L 8955 2150 9045 2150 3 0 0 0 -1 -1
L 8900 2200 9100 2200 3 0 0 0 -1 -1
P 9000 2200 9000 2400 1 0 1
{
T 9058 2261 5 4 0 1 0 0 1
pintype=pwr
T 9058 2261 5 4 0 1 0 0 1
pinlabel=1
T 9058 2261 5 4 0 0 0 0 1
pinseq=1
T 9058 2261 5 4 0 1 0 0 1
pinnumber=1
}
T 9200 2150 8 10 0 0 0 0 1
net=GND:1
]
N 5200 12500 5200 15900 4
N 5200 15300 4700 15300 4
N 4700 14900 5200 14900 4
N 4700 12900 5000 12900 4
N 4700 12100 5500 12100 4
N 4700 13300 5500 13300 4
N 4700 12500 5200 12500 4
N 5000 13700 5000 12900 4
C 12000 9700 1 0 0 EMBEDDEDfxo-hc73.sym
[
P 13600 9800 13300 9800 1 0 0
{
T 13600 9800 5 8 0 0 0 0 1
pinseq=3
T 13395 9845 5 8 1 1 0 0 1
pinnumber=3
T 13245 9795 5 8 1 1 0 6 1
pinlabel=out
T 13600 9800 5 8 0 0 0 0 1
pintype=pas
}
P 13300 10100 13600 10100 1 0 1
{
T 12750 10050 5 8 0 1 0 0 1
pintype=pas
T 13245 10095 5 8 1 1 0 6 1
pinlabel=vdd
T 12750 10050 5 8 0 0 0 0 1
pinseq=4
T 13395 10145 5 8 1 1 0 0 1
pinnumber=4
}
B 12300 9700 1000 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 12300 10100 12000 10100 1 0 1
{
T 12850 10050 5 8 0 1 0 6 1
pintype=pas
T 12355 10095 5 8 1 1 0 0 1
pinlabel=ena
T 12850 10050 5 8 0 0 0 6 1
pinseq=1
T 12205 10145 5 8 1 1 0 6 1
pinnumber=1
}
P 12300 9800 12000 9800 1 0 1
{
T 12850 9750 5 8 0 1 0 6 1
pintype=pas
T 12355 9795 5 8 1 1 0 0 1
pinlabel=gnd
T 12850 9750 5 8 0 0 0 6 1
pinseq=2
T 12205 9845 5 8 1 1 0 6 1
pinnumber=2
}
T 12300 10300 8 10 0 1 0 0 1
refdes=U?
T 10300 8200 5 10 0 0 0 0 1
device=fxo-hc73
]
{
T 12000 9700 5 10 0 0 0 0 1
footprint=HC73
T 12200 9400 5 10 1 1 0 0 1
device=7W-50.000MBB-T
T 12300 10300 5 10 1 1 0 0 1
refdes=U305
}
C 11700 9100 1 0 0 EMBEDDEDgnd-1.sym
[
L 11780 9110 11820 9110 3 0 0 0 -1 -1
L 11755 9150 11845 9150 3 0 0 0 -1 -1
L 11700 9200 11900 9200 3 0 0 0 -1 -1
P 11800 9200 11800 9400 1 0 1
{
T 11858 9261 5 4 0 1 0 0 1
pintype=pwr
T 11858 9261 5 4 0 1 0 0 1
pinlabel=1
T 11858 9261 5 4 0 0 0 0 1
pinseq=1
T 11858 9261 5 4 0 1 0 0 1
pinnumber=1
}
T 12000 9150 8 10 0 0 0 0 1
net=GND:1
]
N 13600 10100 13600 10600 4
N 12000 9800 11800 9800 4
N 11800 10100 11800 10600 4
N 11300 10600 13600 10600 4
N 11800 10100 12000 10100 4
C 11500 9600 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 11300 9600 11300 9800 1 0 0
{
T 11250 9750 5 8 0 1 90 6 1
pinnumber=1
T 11350 9750 5 8 0 1 90 8 1
pinseq=1
T 11300 9800 9 8 0 1 90 0 1
pinlabel=1
T 11300 9800 5 8 0 1 90 2 1
pintype=pas
}
P 11300 10500 11300 10300 1 0 0
{
T 11250 10350 5 8 0 1 90 0 1
pinnumber=2
T 11350 10350 5 8 0 1 90 2 1
pinseq=2
T 11300 10300 9 8 0 1 90 6 1
pinlabel=2
T 11300 10300 5 8 0 1 90 8 1
pintype=pas
}
L 11100 10000 11500 10000 3 0 0 0 -1 -1
L 11100 10100 11500 10100 3 0 0 0 -1 -1
L 11300 10300 11300 10100 3 0 0 0 -1 -1
L 11300 10000 11300 9800 3 0 0 0 -1 -1
T 10800 9800 5 10 0 0 90 0 1
device=CAPACITOR
T 11000 9800 8 10 0 1 90 0 1
refdes=C?
T 10200 9800 5 10 0 0 90 0 1
description=capacitor
T 10400 9800 5 10 0 0 90 0 1
numslots=0
T 10600 9800 5 10 0 0 90 0 1
symversion=0.1
]
{
T 10800 9800 5 10 0 0 90 0 1
device=CAPACITOR
T 11500 9600 5 10 0 0 0 0 1
footprint=my_0603
T 11000 10000 5 10 1 1 180 0 1
value=0.1uf
T 11000 10200 5 10 1 1 180 0 1
refdes=C304
}
N 11300 10600 11300 10500 4
N 11800 9800 11800 9400 4
N 11300 9600 11800 9600 4
C 11100 10600 1 0 0 EMBEDDED3.3V-plus-1.sym
[
L 11150 10800 11450 10800 3 0 0 0 -1 -1
P 11300 10600 11300 10800 1 0 0
{
T 11350 10650 5 6 0 1 0 0 1
pintype=pwr
T 11350 10650 5 6 0 1 0 0 1
pinlabel=1
T 11350 10650 5 6 0 0 0 0 1
pinseq=1
T 11350 10650 5 6 0 1 0 0 1
pinnumber=1
}
T 11400 10600 8 8 0 0 0 0 1
net=+3.3V:1
T 11175 10850 9 8 1 0 0 0 1
+3.3V
]
N 13800 9800 13600 9800 4
C 16500 11300 1 180 0 EMBEDDEDresistor-1.sym
[
L 16299 11100 16350 11200 3 0 0 0 -1 -1
P 16500 11200 16348 11200 1 0 0
{
T 16400 11150 5 8 0 1 180 0 1
pintype=pas
T 16400 11150 5 8 0 1 180 0 1
pinlabel=1
T 16400 11150 5 8 0 0 180 0 1
pinseq=1
T 16400 11150 5 8 0 1 180 0 1
pinnumber=1
}
P 15600 11200 15750 11200 1 0 0
{
T 15700 11150 5 8 0 1 180 0 1
pintype=pas
T 15700 11150 5 8 0 1 180 0 1
pinlabel=2
T 15700 11150 5 8 0 0 180 0 1
pinseq=2
T 15700 11150 5 8 0 1 180 0 1
pinnumber=2
}
L 15800 11300 15750 11200 3 0 0 0 -1 -1
L 15900 11100 15800 11300 3 0 0 0 -1 -1
L 16200 11300 16300 11100 3 0 0 0 -1 -1
L 16100 11100 16200 11300 3 0 0 0 -1 -1
L 16000 11300 16100 11100 3 0 0 0 -1 -1
L 15900 11100 16000 11300 3 0 0 0 -1 -1
T 16500 11300 8 10 0 1 180 0 1
class=DISCRETE
T 16500 11300 8 10 0 1 180 0 1
pins=2
T 16300 11000 8 10 0 1 180 0 1
refdes=R?
T 16200 10900 5 10 0 0 180 0 1
device=RESISTOR
]
{
T 16200 10900 5 10 0 0 180 0 1
device=RESISTOR
T 16500 11300 5 10 0 1 90 0 1
footprint=my_0603
T 16200 11300 5 10 1 1 0 0 1
value=33
T 15700 11300 5 10 1 1 0 0 1
refdes=R318
}
N 16500 11200 17600 11200 4
C 12800 11300 1 180 0 EMBEDDEDresistor-1.sym
[
L 12599 11100 12650 11200 3 0 0 0 -1 -1
P 12800 11200 12648 11200 1 0 0
{
T 12700 11150 5 8 0 1 180 0 1
pintype=pas
T 12700 11150 5 8 0 1 180 0 1
pinlabel=1
T 12700 11150 5 8 0 0 180 0 1
pinseq=1
T 12700 11150 5 8 0 1 180 0 1
pinnumber=1
}
P 11900 11200 12050 11200 1 0 0
{
T 12000 11150 5 8 0 1 180 0 1
pintype=pas
T 12000 11150 5 8 0 1 180 0 1
pinlabel=2
T 12000 11150 5 8 0 0 180 0 1
pinseq=2
T 12000 11150 5 8 0 1 180 0 1
pinnumber=2
}
L 12100 11300 12050 11200 3 0 0 0 -1 -1
L 12200 11100 12100 11300 3 0 0 0 -1 -1
L 12500 11300 12600 11100 3 0 0 0 -1 -1
L 12400 11100 12500 11300 3 0 0 0 -1 -1
L 12300 11300 12400 11100 3 0 0 0 -1 -1
L 12200 11100 12300 11300 3 0 0 0 -1 -1
T 12800 11300 8 10 0 1 180 0 1
class=DISCRETE
T 12800 11300 8 10 0 1 180 0 1
pins=2
T 12600 11000 8 10 0 1 180 0 1
refdes=R?
T 12500 10900 5 10 0 0 180 0 1
device=RESISTOR
]
{
T 12500 10900 5 10 0 0 180 0 1
device=RESISTOR
T 12800 11300 5 10 0 1 90 0 1
footprint=my_0603
T 12500 11300 5 10 1 1 0 0 1
value=33
T 12000 11300 5 10 1 1 0 0 1
refdes=R317
}
N 11900 11200 11000 11200 4
N 17200 14000 17600 14000 4
N 17200 13500 17600 13500 4
N 15900 13800 15900 13500 4
N 15900 13500 16300 13500 4
C 17200 14700 1 180 0 EMBEDDEDresistor-1.sym
[
L 16999 14500 17050 14600 3 0 0 0 -1 -1
P 17200 14600 17048 14600 1 0 0
{
T 17100 14550 5 8 0 1 180 0 1
pintype=pas
T 17100 14550 5 8 0 1 180 0 1
pinlabel=1
T 17100 14550 5 8 0 0 180 0 1
pinseq=1
T 17100 14550 5 8 0 1 180 0 1
pinnumber=1
}
P 16300 14600 16450 14600 1 0 0
{
T 16400 14550 5 8 0 1 180 0 1
pintype=pas
T 16400 14550 5 8 0 1 180 0 1
pinlabel=2
T 16400 14550 5 8 0 0 180 0 1
pinseq=2
T 16400 14550 5 8 0 1 180 0 1
pinnumber=2
}
L 16500 14700 16450 14600 3 0 0 0 -1 -1
L 16600 14500 16500 14700 3 0 0 0 -1 -1
L 16900 14700 17000 14500 3 0 0 0 -1 -1
L 16800 14500 16900 14700 3 0 0 0 -1 -1
L 16700 14700 16800 14500 3 0 0 0 -1 -1
L 16600 14500 16700 14700 3 0 0 0 -1 -1
T 17200 14700 8 10 0 1 180 0 1
class=DISCRETE
T 17200 14700 8 10 0 1 180 0 1
pins=2
T 17000 14400 8 10 0 1 180 0 1
refdes=R?
T 16900 14300 5 10 0 0 180 0 1
device=RESISTOR
]
{
T 16900 14300 5 10 0 0 180 0 1
device=RESISTOR
T 17200 14700 5 10 0 1 90 0 1
footprint=my_0603
T 17200 14900 5 10 1 1 180 0 1
value=10
T 16800 14900 5 10 1 1 180 0 1
refdes=R319
}
N 17200 14600 17600 14600 4
C 9200 12800 1 0 0 lan8720.sym
{
T -6405 1300 5 10 0 1 0 0 1
device=CS4270
T -4505 3500 5 10 0 1 0 0 1
footprint=QFN24_4_EP
T 10595 14400 5 10 1 1 0 0 1
refdes=U301
T 10362 14098 5 10 1 1 0 0 1
device=LAN8720
}
C 12100 13100 1 0 0 EMBEDDEDgnd-1.sym
[
L 12180 13110 12220 13110 3 0 0 0 -1 -1
L 12155 13150 12245 13150 3 0 0 0 -1 -1
L 12100 13200 12300 13200 3 0 0 0 -1 -1
P 12200 13200 12200 13400 1 0 1
{
T 12258 13261 5 4 0 1 0 0 1
pintype=pwr
T 12258 13261 5 4 0 1 0 0 1
pinlabel=1
T 12258 13261 5 4 0 0 0 0 1
pinseq=1
T 12258 13261 5 4 0 1 0 0 1
pinnumber=1
}
T 12400 13150 8 10 0 0 0 0 1
net=GND:1
]
