module mux8x1_4bits(input[2:0] sel, input [3:0] I0,I1,I2,I3,I4,I5,I6,I7, output [3:0] out);
	assign out[0] = mux8x1(sel,I0[0],I0[1],I0[2],I0[3],I0[4],I0[5],I0[6],I0[7]);
	assign out[1] = mux8x1(sel,I1[0],I1[1],I1[2],I1[3],I1[4],I1[5],I1[6],I1[7]);
	assign out[2] = mux8x1(sel,I2[0],I2[1],I2[2],I2[3],I2[4],I2[5],I2[6],I2[7]);
	assign out[3] = mux8x1(sel,I3[0],I3[1],I3[2],I3[3],I3[4],I3[5],I3[6],I3[7]);
endmodule
