// Seed: 360828944
module module_0 (
    input tri  id_0,
    input wand id_1
    , id_3
);
endmodule
module module_1 #(
    parameter id_0 = 32'd23
) (
    input tri0 _id_0,
    input tri  id_1
);
  logic [-1 : (  id_0  &  1  &  1  )] id_3;
  ;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 #(
    parameter id_10 = 32'd20,
    parameter id_7  = 32'd1
) (
    input wand id_0,
    output tri1 id_1,
    output uwire id_2,
    input wand id_3,
    input tri0 id_4,
    input wire id_5,
    input wor id_6
    , id_13,
    input supply1 _id_7,
    output wor id_8,
    input supply1 id_9,
    input wor _id_10,
    output supply0 id_11
);
  wire [id_10 : id_7] id_14;
  module_0 modCall_1 (
      id_4,
      id_3
  );
  parameter id_15 = 1;
  wire [id_10 : 1] id_16;
  and primCall (id_11, id_0, id_13, id_14, id_4, id_5, id_6, id_9);
  wire id_17;
  ;
endmodule
