
stm32_stuff.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b48  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000244  08006c08  08006c08  00007c08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e4c  08006e4c  00008070  2**0
                  CONTENTS
  4 .ARM          00000000  08006e4c  08006e4c  00008070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006e4c  08006e4c  00008070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e4c  08006e4c  00007e4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006e50  08006e50  00007e50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08006e54  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d78  20000070  08006ec4  00008070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000de8  08006ec4  00008de8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00008070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012796  00000000  00000000  00008098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002960  00000000  00000000  0001a82e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010c0  00000000  00000000  0001d190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d15  00000000  00000000  0001e250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001247b  00000000  00000000  0001ef65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013817  00000000  00000000  000313e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006e5ea  00000000  00000000  00044bf7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b31e1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004404  00000000  00000000  000b3224  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  000b7628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006bf0 	.word	0x08006bf0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08006bf0 	.word	0x08006bf0

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000244:	b580      	push	{r7, lr}
 8000246:	b084      	sub	sp, #16
 8000248:	af00      	add	r7, sp, #0
 800024a:	60f8      	str	r0, [r7, #12]
 800024c:	60b9      	str	r1, [r7, #8]
 800024e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000250:	68fb      	ldr	r3, [r7, #12]
 8000252:	4a06      	ldr	r2, [pc, #24]	@ (800026c <vApplicationGetIdleTaskMemory+0x28>)
 8000254:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000256:	68bb      	ldr	r3, [r7, #8]
 8000258:	4a05      	ldr	r2, [pc, #20]	@ (8000270 <vApplicationGetIdleTaskMemory+0x2c>)
 800025a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	2240      	movs	r2, #64	@ 0x40
 8000260:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000262:	46c0      	nop			@ (mov r8, r8)
 8000264:	46bd      	mov	sp, r7
 8000266:	b004      	add	sp, #16
 8000268:	bd80      	pop	{r7, pc}
 800026a:	46c0      	nop			@ (mov r8, r8)
 800026c:	2000008c 	.word	0x2000008c
 8000270:	2000012c 	.word	0x2000012c

08000274 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000274:	b5b0      	push	{r4, r5, r7, lr}
 8000276:	b090      	sub	sp, #64	@ 0x40
 8000278:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800027a:	f000 fe8f 	bl	8000f9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800027e:	f000 f849 	bl	8000314 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000282:	f000 f96b 	bl	800055c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000286:	f000 f939 	bl	80004fc <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800028a:	f000 f87f 	bl	800038c <MX_TIM1_Init>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of time_sem */
  osSemaphoreDef(time_sem);
 800028e:	2138      	movs	r1, #56	@ 0x38
 8000290:	187b      	adds	r3, r7, r1
 8000292:	2200      	movs	r2, #0
 8000294:	601a      	str	r2, [r3, #0]
 8000296:	187b      	adds	r3, r7, r1
 8000298:	2200      	movs	r2, #0
 800029a:	605a      	str	r2, [r3, #4]
  time_semHandle = osSemaphoreCreate(osSemaphore(time_sem), 1);
 800029c:	187b      	adds	r3, r7, r1
 800029e:	2101      	movs	r1, #1
 80002a0:	0018      	movs	r0, r3
 80002a2:	f003 fab1 	bl	8003808 <osSemaphoreCreate>
 80002a6:	0002      	movs	r2, r0
 80002a8:	4b15      	ldr	r3, [pc, #84]	@ (8000300 <main+0x8c>)
 80002aa:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
  osSemaphoreRelease(time_semHandle);
 80002ac:	4b14      	ldr	r3, [pc, #80]	@ (8000300 <main+0x8c>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	0018      	movs	r0, r3
 80002b2:	f003 fb27 	bl	8003904 <osSemaphoreRelease>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80002b6:	251c      	movs	r5, #28
 80002b8:	197b      	adds	r3, r7, r5
 80002ba:	4a12      	ldr	r2, [pc, #72]	@ (8000304 <main+0x90>)
 80002bc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80002be:	c313      	stmia	r3!, {r0, r1, r4}
 80002c0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80002c2:	c313      	stmia	r3!, {r0, r1, r4}
 80002c4:	6812      	ldr	r2, [r2, #0]
 80002c6:	601a      	str	r2, [r3, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80002c8:	197b      	adds	r3, r7, r5
 80002ca:	2100      	movs	r1, #0
 80002cc:	0018      	movs	r0, r3
 80002ce:	f003 fa3a 	bl	8003746 <osThreadCreate>
 80002d2:	0002      	movs	r2, r0
 80002d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000308 <main+0x94>)
 80002d6:	601a      	str	r2, [r3, #0]

  /* definition and creation of consoleTask */
  osThreadDef(consoleTask, start_console_task, osPriorityLow, 0, 256);
 80002d8:	003b      	movs	r3, r7
 80002da:	4a0c      	ldr	r2, [pc, #48]	@ (800030c <main+0x98>)
 80002dc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80002de:	c313      	stmia	r3!, {r0, r1, r4}
 80002e0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80002e2:	c313      	stmia	r3!, {r0, r1, r4}
 80002e4:	6812      	ldr	r2, [r2, #0]
 80002e6:	601a      	str	r2, [r3, #0]
  consoleTaskHandle = osThreadCreate(osThread(consoleTask), NULL);
 80002e8:	003b      	movs	r3, r7
 80002ea:	2100      	movs	r1, #0
 80002ec:	0018      	movs	r0, r3
 80002ee:	f003 fa2a 	bl	8003746 <osThreadCreate>
 80002f2:	0002      	movs	r2, r0
 80002f4:	4b06      	ldr	r3, [pc, #24]	@ (8000310 <main+0x9c>)
 80002f6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80002f8:	f003 fa1d 	bl	8003736 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002fc:	46c0      	nop			@ (mov r8, r8)
 80002fe:	e7fd      	b.n	80002fc <main+0x88>
 8000300:	20000304 	.word	0x20000304
 8000304:	08006c14 	.word	0x08006c14
 8000308:	200002fc 	.word	0x200002fc
 800030c:	08006c3c 	.word	0x08006c3c
 8000310:	20000300 	.word	0x20000300

08000314 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000314:	b590      	push	{r4, r7, lr}
 8000316:	b091      	sub	sp, #68	@ 0x44
 8000318:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800031a:	2410      	movs	r4, #16
 800031c:	193b      	adds	r3, r7, r4
 800031e:	0018      	movs	r0, r3
 8000320:	2330      	movs	r3, #48	@ 0x30
 8000322:	001a      	movs	r2, r3
 8000324:	2100      	movs	r1, #0
 8000326:	f005 fadb 	bl	80058e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800032a:	003b      	movs	r3, r7
 800032c:	0018      	movs	r0, r3
 800032e:	2310      	movs	r3, #16
 8000330:	001a      	movs	r2, r3
 8000332:	2100      	movs	r1, #0
 8000334:	f005 fad4 	bl	80058e0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000338:	193b      	adds	r3, r7, r4
 800033a:	2201      	movs	r2, #1
 800033c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800033e:	193b      	adds	r3, r7, r4
 8000340:	2201      	movs	r2, #1
 8000342:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000344:	193b      	adds	r3, r7, r4
 8000346:	2200      	movs	r2, #0
 8000348:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800034a:	193b      	adds	r3, r7, r4
 800034c:	0018      	movs	r0, r3
 800034e:	f001 f8cb 	bl	80014e8 <HAL_RCC_OscConfig>
 8000352:	1e03      	subs	r3, r0, #0
 8000354:	d001      	beq.n	800035a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000356:	f000 fcb3 	bl	8000cc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800035a:	003b      	movs	r3, r7
 800035c:	2207      	movs	r2, #7
 800035e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000360:	003b      	movs	r3, r7
 8000362:	2201      	movs	r2, #1
 8000364:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000366:	003b      	movs	r3, r7
 8000368:	2200      	movs	r2, #0
 800036a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800036c:	003b      	movs	r3, r7
 800036e:	2200      	movs	r2, #0
 8000370:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000372:	003b      	movs	r3, r7
 8000374:	2100      	movs	r1, #0
 8000376:	0018      	movs	r0, r3
 8000378:	f001 fbd4 	bl	8001b24 <HAL_RCC_ClockConfig>
 800037c:	1e03      	subs	r3, r0, #0
 800037e:	d001      	beq.n	8000384 <SystemClock_Config+0x70>
  {
    Error_Handler();
 8000380:	f000 fc9e 	bl	8000cc0 <Error_Handler>
  }
}
 8000384:	46c0      	nop			@ (mov r8, r8)
 8000386:	46bd      	mov	sp, r7
 8000388:	b011      	add	sp, #68	@ 0x44
 800038a:	bd90      	pop	{r4, r7, pc}

0800038c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b096      	sub	sp, #88	@ 0x58
 8000390:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000392:	2348      	movs	r3, #72	@ 0x48
 8000394:	18fb      	adds	r3, r7, r3
 8000396:	0018      	movs	r0, r3
 8000398:	2310      	movs	r3, #16
 800039a:	001a      	movs	r2, r3
 800039c:	2100      	movs	r1, #0
 800039e:	f005 fa9f 	bl	80058e0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003a2:	2340      	movs	r3, #64	@ 0x40
 80003a4:	18fb      	adds	r3, r7, r3
 80003a6:	0018      	movs	r0, r3
 80003a8:	2308      	movs	r3, #8
 80003aa:	001a      	movs	r2, r3
 80003ac:	2100      	movs	r1, #0
 80003ae:	f005 fa97 	bl	80058e0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80003b2:	2324      	movs	r3, #36	@ 0x24
 80003b4:	18fb      	adds	r3, r7, r3
 80003b6:	0018      	movs	r0, r3
 80003b8:	231c      	movs	r3, #28
 80003ba:	001a      	movs	r2, r3
 80003bc:	2100      	movs	r1, #0
 80003be:	f005 fa8f 	bl	80058e0 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80003c2:	1d3b      	adds	r3, r7, #4
 80003c4:	0018      	movs	r0, r3
 80003c6:	2320      	movs	r3, #32
 80003c8:	001a      	movs	r2, r3
 80003ca:	2100      	movs	r1, #0
 80003cc:	f005 fa88 	bl	80058e0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80003d0:	4b46      	ldr	r3, [pc, #280]	@ (80004ec <MX_TIM1_Init+0x160>)
 80003d2:	4a47      	ldr	r2, [pc, #284]	@ (80004f0 <MX_TIM1_Init+0x164>)
 80003d4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80003d6:	4b45      	ldr	r3, [pc, #276]	@ (80004ec <MX_TIM1_Init+0x160>)
 80003d8:	2200      	movs	r2, #0
 80003da:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003dc:	4b43      	ldr	r3, [pc, #268]	@ (80004ec <MX_TIM1_Init+0x160>)
 80003de:	2200      	movs	r2, #0
 80003e0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000;
 80003e2:	4b42      	ldr	r3, [pc, #264]	@ (80004ec <MX_TIM1_Init+0x160>)
 80003e4:	4a43      	ldr	r2, [pc, #268]	@ (80004f4 <MX_TIM1_Init+0x168>)
 80003e6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003e8:	4b40      	ldr	r3, [pc, #256]	@ (80004ec <MX_TIM1_Init+0x160>)
 80003ea:	2200      	movs	r2, #0
 80003ec:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80003ee:	4b3f      	ldr	r3, [pc, #252]	@ (80004ec <MX_TIM1_Init+0x160>)
 80003f0:	2200      	movs	r2, #0
 80003f2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80003f4:	4b3d      	ldr	r3, [pc, #244]	@ (80004ec <MX_TIM1_Init+0x160>)
 80003f6:	2280      	movs	r2, #128	@ 0x80
 80003f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80003fa:	4b3c      	ldr	r3, [pc, #240]	@ (80004ec <MX_TIM1_Init+0x160>)
 80003fc:	0018      	movs	r0, r3
 80003fe:	f001 fcd9 	bl	8001db4 <HAL_TIM_Base_Init>
 8000402:	1e03      	subs	r3, r0, #0
 8000404:	d001      	beq.n	800040a <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8000406:	f000 fc5b 	bl	8000cc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800040a:	2148      	movs	r1, #72	@ 0x48
 800040c:	187b      	adds	r3, r7, r1
 800040e:	2280      	movs	r2, #128	@ 0x80
 8000410:	0152      	lsls	r2, r2, #5
 8000412:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000414:	187a      	adds	r2, r7, r1
 8000416:	4b35      	ldr	r3, [pc, #212]	@ (80004ec <MX_TIM1_Init+0x160>)
 8000418:	0011      	movs	r1, r2
 800041a:	0018      	movs	r0, r3
 800041c:	f001 fede 	bl	80021dc <HAL_TIM_ConfigClockSource>
 8000420:	1e03      	subs	r3, r0, #0
 8000422:	d001      	beq.n	8000428 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8000424:	f000 fc4c 	bl	8000cc0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000428:	4b30      	ldr	r3, [pc, #192]	@ (80004ec <MX_TIM1_Init+0x160>)
 800042a:	0018      	movs	r0, r3
 800042c:	f001 fd12 	bl	8001e54 <HAL_TIM_PWM_Init>
 8000430:	1e03      	subs	r3, r0, #0
 8000432:	d001      	beq.n	8000438 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8000434:	f000 fc44 	bl	8000cc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000438:	2140      	movs	r1, #64	@ 0x40
 800043a:	187b      	adds	r3, r7, r1
 800043c:	2200      	movs	r2, #0
 800043e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000440:	187b      	adds	r3, r7, r1
 8000442:	2200      	movs	r2, #0
 8000444:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000446:	187a      	adds	r2, r7, r1
 8000448:	4b28      	ldr	r3, [pc, #160]	@ (80004ec <MX_TIM1_Init+0x160>)
 800044a:	0011      	movs	r1, r2
 800044c:	0018      	movs	r0, r3
 800044e:	f002 fb31 	bl	8002ab4 <HAL_TIMEx_MasterConfigSynchronization>
 8000452:	1e03      	subs	r3, r0, #0
 8000454:	d001      	beq.n	800045a <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 8000456:	f000 fc33 	bl	8000cc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800045a:	2124      	movs	r1, #36	@ 0x24
 800045c:	187b      	adds	r3, r7, r1
 800045e:	2260      	movs	r2, #96	@ 0x60
 8000460:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 5000;
 8000462:	187b      	adds	r3, r7, r1
 8000464:	4a24      	ldr	r2, [pc, #144]	@ (80004f8 <MX_TIM1_Init+0x16c>)
 8000466:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000468:	187b      	adds	r3, r7, r1
 800046a:	2200      	movs	r2, #0
 800046c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800046e:	187b      	adds	r3, r7, r1
 8000470:	2200      	movs	r2, #0
 8000472:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000474:	187b      	adds	r3, r7, r1
 8000476:	2200      	movs	r2, #0
 8000478:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800047a:	187b      	adds	r3, r7, r1
 800047c:	2200      	movs	r2, #0
 800047e:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000480:	187b      	adds	r3, r7, r1
 8000482:	2200      	movs	r2, #0
 8000484:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000486:	1879      	adds	r1, r7, r1
 8000488:	4b18      	ldr	r3, [pc, #96]	@ (80004ec <MX_TIM1_Init+0x160>)
 800048a:	2200      	movs	r2, #0
 800048c:	0018      	movs	r0, r3
 800048e:	f001 fddf 	bl	8002050 <HAL_TIM_PWM_ConfigChannel>
 8000492:	1e03      	subs	r3, r0, #0
 8000494:	d001      	beq.n	800049a <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8000496:	f000 fc13 	bl	8000cc0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800049a:	1d3b      	adds	r3, r7, #4
 800049c:	2200      	movs	r2, #0
 800049e:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80004a0:	1d3b      	adds	r3, r7, #4
 80004a2:	2200      	movs	r2, #0
 80004a4:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80004a6:	1d3b      	adds	r3, r7, #4
 80004a8:	2200      	movs	r2, #0
 80004aa:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80004ac:	1d3b      	adds	r3, r7, #4
 80004ae:	2200      	movs	r2, #0
 80004b0:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80004b2:	1d3b      	adds	r3, r7, #4
 80004b4:	2200      	movs	r2, #0
 80004b6:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80004b8:	1d3b      	adds	r3, r7, #4
 80004ba:	2280      	movs	r2, #128	@ 0x80
 80004bc:	0192      	lsls	r2, r2, #6
 80004be:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80004c0:	1d3b      	adds	r3, r7, #4
 80004c2:	2200      	movs	r2, #0
 80004c4:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80004c6:	1d3a      	adds	r2, r7, #4
 80004c8:	4b08      	ldr	r3, [pc, #32]	@ (80004ec <MX_TIM1_Init+0x160>)
 80004ca:	0011      	movs	r1, r2
 80004cc:	0018      	movs	r0, r3
 80004ce:	f002 fb43 	bl	8002b58 <HAL_TIMEx_ConfigBreakDeadTime>
 80004d2:	1e03      	subs	r3, r0, #0
 80004d4:	d001      	beq.n	80004da <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
 80004d6:	f000 fbf3 	bl	8000cc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80004da:	4b04      	ldr	r3, [pc, #16]	@ (80004ec <MX_TIM1_Init+0x160>)
 80004dc:	0018      	movs	r0, r3
 80004de:	f000 fc3f 	bl	8000d60 <HAL_TIM_MspPostInit>

}
 80004e2:	46c0      	nop			@ (mov r8, r8)
 80004e4:	46bd      	mov	sp, r7
 80004e6:	b016      	add	sp, #88	@ 0x58
 80004e8:	bd80      	pop	{r7, pc}
 80004ea:	46c0      	nop			@ (mov r8, r8)
 80004ec:	2000022c 	.word	0x2000022c
 80004f0:	40012c00 	.word	0x40012c00
 80004f4:	00002710 	.word	0x00002710
 80004f8:	00001388 	.word	0x00001388

080004fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000500:	4b14      	ldr	r3, [pc, #80]	@ (8000554 <MX_USART2_UART_Init+0x58>)
 8000502:	4a15      	ldr	r2, [pc, #84]	@ (8000558 <MX_USART2_UART_Init+0x5c>)
 8000504:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000506:	4b13      	ldr	r3, [pc, #76]	@ (8000554 <MX_USART2_UART_Init+0x58>)
 8000508:	22e1      	movs	r2, #225	@ 0xe1
 800050a:	0252      	lsls	r2, r2, #9
 800050c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800050e:	4b11      	ldr	r3, [pc, #68]	@ (8000554 <MX_USART2_UART_Init+0x58>)
 8000510:	2200      	movs	r2, #0
 8000512:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000514:	4b0f      	ldr	r3, [pc, #60]	@ (8000554 <MX_USART2_UART_Init+0x58>)
 8000516:	2200      	movs	r2, #0
 8000518:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800051a:	4b0e      	ldr	r3, [pc, #56]	@ (8000554 <MX_USART2_UART_Init+0x58>)
 800051c:	2200      	movs	r2, #0
 800051e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000520:	4b0c      	ldr	r3, [pc, #48]	@ (8000554 <MX_USART2_UART_Init+0x58>)
 8000522:	220c      	movs	r2, #12
 8000524:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000526:	4b0b      	ldr	r3, [pc, #44]	@ (8000554 <MX_USART2_UART_Init+0x58>)
 8000528:	2200      	movs	r2, #0
 800052a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800052c:	4b09      	ldr	r3, [pc, #36]	@ (8000554 <MX_USART2_UART_Init+0x58>)
 800052e:	2200      	movs	r2, #0
 8000530:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000532:	4b08      	ldr	r3, [pc, #32]	@ (8000554 <MX_USART2_UART_Init+0x58>)
 8000534:	2200      	movs	r2, #0
 8000536:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000538:	4b06      	ldr	r3, [pc, #24]	@ (8000554 <MX_USART2_UART_Init+0x58>)
 800053a:	2200      	movs	r2, #0
 800053c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800053e:	4b05      	ldr	r3, [pc, #20]	@ (8000554 <MX_USART2_UART_Init+0x58>)
 8000540:	0018      	movs	r0, r3
 8000542:	f002 fb8b 	bl	8002c5c <HAL_UART_Init>
 8000546:	1e03      	subs	r3, r0, #0
 8000548:	d001      	beq.n	800054e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800054a:	f000 fbb9 	bl	8000cc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800054e:	46c0      	nop			@ (mov r8, r8)
 8000550:	46bd      	mov	sp, r7
 8000552:	bd80      	pop	{r7, pc}
 8000554:	20000274 	.word	0x20000274
 8000558:	40004400 	.word	0x40004400

0800055c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800055c:	b590      	push	{r4, r7, lr}
 800055e:	b089      	sub	sp, #36	@ 0x24
 8000560:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000562:	240c      	movs	r4, #12
 8000564:	193b      	adds	r3, r7, r4
 8000566:	0018      	movs	r0, r3
 8000568:	2314      	movs	r3, #20
 800056a:	001a      	movs	r2, r3
 800056c:	2100      	movs	r1, #0
 800056e:	f005 f9b7 	bl	80058e0 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000572:	4b1d      	ldr	r3, [pc, #116]	@ (80005e8 <MX_GPIO_Init+0x8c>)
 8000574:	695a      	ldr	r2, [r3, #20]
 8000576:	4b1c      	ldr	r3, [pc, #112]	@ (80005e8 <MX_GPIO_Init+0x8c>)
 8000578:	2180      	movs	r1, #128	@ 0x80
 800057a:	03c9      	lsls	r1, r1, #15
 800057c:	430a      	orrs	r2, r1
 800057e:	615a      	str	r2, [r3, #20]
 8000580:	4b19      	ldr	r3, [pc, #100]	@ (80005e8 <MX_GPIO_Init+0x8c>)
 8000582:	695a      	ldr	r2, [r3, #20]
 8000584:	2380      	movs	r3, #128	@ 0x80
 8000586:	03db      	lsls	r3, r3, #15
 8000588:	4013      	ands	r3, r2
 800058a:	60bb      	str	r3, [r7, #8]
 800058c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800058e:	4b16      	ldr	r3, [pc, #88]	@ (80005e8 <MX_GPIO_Init+0x8c>)
 8000590:	695a      	ldr	r2, [r3, #20]
 8000592:	4b15      	ldr	r3, [pc, #84]	@ (80005e8 <MX_GPIO_Init+0x8c>)
 8000594:	2180      	movs	r1, #128	@ 0x80
 8000596:	0289      	lsls	r1, r1, #10
 8000598:	430a      	orrs	r2, r1
 800059a:	615a      	str	r2, [r3, #20]
 800059c:	4b12      	ldr	r3, [pc, #72]	@ (80005e8 <MX_GPIO_Init+0x8c>)
 800059e:	695a      	ldr	r2, [r3, #20]
 80005a0:	2380      	movs	r3, #128	@ 0x80
 80005a2:	029b      	lsls	r3, r3, #10
 80005a4:	4013      	ands	r3, r2
 80005a6:	607b      	str	r3, [r7, #4]
 80005a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_Pin|RELAY_ON_Pin, GPIO_PIN_RESET);
 80005aa:	2390      	movs	r3, #144	@ 0x90
 80005ac:	05db      	lsls	r3, r3, #23
 80005ae:	2200      	movs	r2, #0
 80005b0:	2103      	movs	r1, #3
 80005b2:	0018      	movs	r0, r3
 80005b4:	f000 ff7a 	bl	80014ac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin RELAY_ON_Pin */
  GPIO_InitStruct.Pin = LED_Pin|RELAY_ON_Pin;
 80005b8:	0021      	movs	r1, r4
 80005ba:	187b      	adds	r3, r7, r1
 80005bc:	2203      	movs	r2, #3
 80005be:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005c0:	187b      	adds	r3, r7, r1
 80005c2:	2201      	movs	r2, #1
 80005c4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c6:	187b      	adds	r3, r7, r1
 80005c8:	2200      	movs	r2, #0
 80005ca:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005cc:	187b      	adds	r3, r7, r1
 80005ce:	2200      	movs	r2, #0
 80005d0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005d2:	187a      	adds	r2, r7, r1
 80005d4:	2390      	movs	r3, #144	@ 0x90
 80005d6:	05db      	lsls	r3, r3, #23
 80005d8:	0011      	movs	r1, r2
 80005da:	0018      	movs	r0, r3
 80005dc:	f000 fdf6 	bl	80011cc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80005e0:	46c0      	nop			@ (mov r8, r8)
 80005e2:	46bd      	mov	sp, r7
 80005e4:	b009      	add	sp, #36	@ 0x24
 80005e6:	bd90      	pop	{r4, r7, pc}
 80005e8:	40021000 	.word	0x40021000

080005ec <handle_rx_complete>:
static char rx_buffer[BUF_SIZE];
static volatile size_t rx_index = 0;
// static const char resp[8] = "12 34\n";

void handle_rx_complete(void)
{
 80005ec:	b5b0      	push	{r4, r5, r7, lr}
 80005ee:	b090      	sub	sp, #64	@ 0x40
 80005f0:	af02      	add	r7, sp, #8
	char tx[16] = "";
 80005f2:	2524      	movs	r5, #36	@ 0x24
 80005f4:	197b      	adds	r3, r7, r5
 80005f6:	2200      	movs	r2, #0
 80005f8:	601a      	str	r2, [r3, #0]
 80005fa:	3304      	adds	r3, #4
 80005fc:	220c      	movs	r2, #12
 80005fe:	2100      	movs	r1, #0
 8000600:	0018      	movs	r0, r3
 8000602:	f005 f96d 	bl	80058e0 <memset>
	int r = 0;
 8000606:	2300      	movs	r3, #0
 8000608:	637b      	str	r3, [r7, #52]	@ 0x34

	//if (strncmp(rx_buffer, "st ", 3) == 0) {}
	if (rx_buffer[0] == 'g' && rx_buffer[1] == 't') {
 800060a:	4bd2      	ldr	r3, [pc, #840]	@ (8000954 <handle_rx_complete+0x368>)
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	2b67      	cmp	r3, #103	@ 0x67
 8000610:	d129      	bne.n	8000666 <handle_rx_complete+0x7a>
 8000612:	4bd0      	ldr	r3, [pc, #832]	@ (8000954 <handle_rx_complete+0x368>)
 8000614:	785b      	ldrb	r3, [r3, #1]
 8000616:	2b74      	cmp	r3, #116	@ 0x74
 8000618:	d125      	bne.n	8000666 <handle_rx_complete+0x7a>
		osSemaphoreWait(time_semHandle, 0);
 800061a:	4bcf      	ldr	r3, [pc, #828]	@ (8000958 <handle_rx_complete+0x36c>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	2100      	movs	r1, #0
 8000620:	0018      	movs	r0, r3
 8000622:	f003 f925 	bl	8003870 <osSemaphoreWait>
		snprintf(tx, sizeof(tx), "%02u:%02u:%02u\n", time.hour, time.min, time.sec);
 8000626:	4bcd      	ldr	r3, [pc, #820]	@ (800095c <handle_rx_complete+0x370>)
 8000628:	791b      	ldrb	r3, [r3, #4]
 800062a:	b2db      	uxtb	r3, r3
 800062c:	001c      	movs	r4, r3
 800062e:	4bcb      	ldr	r3, [pc, #812]	@ (800095c <handle_rx_complete+0x370>)
 8000630:	78db      	ldrb	r3, [r3, #3]
 8000632:	b2db      	uxtb	r3, r3
 8000634:	0019      	movs	r1, r3
 8000636:	4bc9      	ldr	r3, [pc, #804]	@ (800095c <handle_rx_complete+0x370>)
 8000638:	789b      	ldrb	r3, [r3, #2]
 800063a:	b2db      	uxtb	r3, r3
 800063c:	4ac8      	ldr	r2, [pc, #800]	@ (8000960 <handle_rx_complete+0x374>)
 800063e:	1978      	adds	r0, r7, r5
 8000640:	9301      	str	r3, [sp, #4]
 8000642:	9100      	str	r1, [sp, #0]
 8000644:	0023      	movs	r3, r4
 8000646:	2110      	movs	r1, #16
 8000648:	f005 f8ec 	bl	8005824 <sniprintf>
		HAL_UART_Transmit(&huart2, (uint8_t *)tx, 9, 1000);
 800064c:	23fa      	movs	r3, #250	@ 0xfa
 800064e:	009b      	lsls	r3, r3, #2
 8000650:	1979      	adds	r1, r7, r5
 8000652:	48c4      	ldr	r0, [pc, #784]	@ (8000964 <handle_rx_complete+0x378>)
 8000654:	2209      	movs	r2, #9
 8000656:	f002 fb55 	bl	8002d04 <HAL_UART_Transmit>
		osSemaphoreRelease(time_semHandle);
 800065a:	4bbf      	ldr	r3, [pc, #764]	@ (8000958 <handle_rx_complete+0x36c>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	0018      	movs	r0, r3
 8000660:	f003 f950 	bl	8003904 <osSemaphoreRelease>
 8000664:	e1c1      	b.n	80009ea <handle_rx_complete+0x3fe>
	}
	else if (rx_buffer[0] == 'g' && rx_buffer[1] == 'o' && rx_buffer[2] == 'n') {
 8000666:	4bbb      	ldr	r3, [pc, #748]	@ (8000954 <handle_rx_complete+0x368>)
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	2b67      	cmp	r3, #103	@ 0x67
 800066c:	d12e      	bne.n	80006cc <handle_rx_complete+0xe0>
 800066e:	4bb9      	ldr	r3, [pc, #740]	@ (8000954 <handle_rx_complete+0x368>)
 8000670:	785b      	ldrb	r3, [r3, #1]
 8000672:	2b6f      	cmp	r3, #111	@ 0x6f
 8000674:	d12a      	bne.n	80006cc <handle_rx_complete+0xe0>
 8000676:	4bb7      	ldr	r3, [pc, #732]	@ (8000954 <handle_rx_complete+0x368>)
 8000678:	789b      	ldrb	r3, [r3, #2]
 800067a:	2b6e      	cmp	r3, #110	@ 0x6e
 800067c:	d126      	bne.n	80006cc <handle_rx_complete+0xe0>
		osSemaphoreWait(time_semHandle, 0);
 800067e:	4bb6      	ldr	r3, [pc, #728]	@ (8000958 <handle_rx_complete+0x36c>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	2100      	movs	r1, #0
 8000684:	0018      	movs	r0, r3
 8000686:	f003 f8f3 	bl	8003870 <osSemaphoreWait>
		snprintf(tx, sizeof(tx), "%02u:%02u:%02u\n", on_time.hour, on_time.min, on_time.sec);
 800068a:	4bb7      	ldr	r3, [pc, #732]	@ (8000968 <handle_rx_complete+0x37c>)
 800068c:	791b      	ldrb	r3, [r3, #4]
 800068e:	b2db      	uxtb	r3, r3
 8000690:	001c      	movs	r4, r3
 8000692:	4bb5      	ldr	r3, [pc, #724]	@ (8000968 <handle_rx_complete+0x37c>)
 8000694:	78db      	ldrb	r3, [r3, #3]
 8000696:	b2db      	uxtb	r3, r3
 8000698:	0019      	movs	r1, r3
 800069a:	4bb3      	ldr	r3, [pc, #716]	@ (8000968 <handle_rx_complete+0x37c>)
 800069c:	789b      	ldrb	r3, [r3, #2]
 800069e:	b2db      	uxtb	r3, r3
 80006a0:	4aaf      	ldr	r2, [pc, #700]	@ (8000960 <handle_rx_complete+0x374>)
 80006a2:	2524      	movs	r5, #36	@ 0x24
 80006a4:	1978      	adds	r0, r7, r5
 80006a6:	9301      	str	r3, [sp, #4]
 80006a8:	9100      	str	r1, [sp, #0]
 80006aa:	0023      	movs	r3, r4
 80006ac:	2110      	movs	r1, #16
 80006ae:	f005 f8b9 	bl	8005824 <sniprintf>
		HAL_UART_Transmit(&huart2, (uint8_t *)tx, 9, 1000);
 80006b2:	23fa      	movs	r3, #250	@ 0xfa
 80006b4:	009b      	lsls	r3, r3, #2
 80006b6:	1979      	adds	r1, r7, r5
 80006b8:	48aa      	ldr	r0, [pc, #680]	@ (8000964 <handle_rx_complete+0x378>)
 80006ba:	2209      	movs	r2, #9
 80006bc:	f002 fb22 	bl	8002d04 <HAL_UART_Transmit>
		osSemaphoreRelease(time_semHandle);
 80006c0:	4ba5      	ldr	r3, [pc, #660]	@ (8000958 <handle_rx_complete+0x36c>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	0018      	movs	r0, r3
 80006c6:	f003 f91d 	bl	8003904 <osSemaphoreRelease>
 80006ca:	e18e      	b.n	80009ea <handle_rx_complete+0x3fe>
	}
	else if (rx_buffer[0] == 'g' && rx_buffer[1] == 'o' && rx_buffer[2] == 'f' && rx_buffer[3] == 'f') {
 80006cc:	4ba1      	ldr	r3, [pc, #644]	@ (8000954 <handle_rx_complete+0x368>)
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	2b67      	cmp	r3, #103	@ 0x67
 80006d2:	d132      	bne.n	800073a <handle_rx_complete+0x14e>
 80006d4:	4b9f      	ldr	r3, [pc, #636]	@ (8000954 <handle_rx_complete+0x368>)
 80006d6:	785b      	ldrb	r3, [r3, #1]
 80006d8:	2b6f      	cmp	r3, #111	@ 0x6f
 80006da:	d12e      	bne.n	800073a <handle_rx_complete+0x14e>
 80006dc:	4b9d      	ldr	r3, [pc, #628]	@ (8000954 <handle_rx_complete+0x368>)
 80006de:	789b      	ldrb	r3, [r3, #2]
 80006e0:	2b66      	cmp	r3, #102	@ 0x66
 80006e2:	d12a      	bne.n	800073a <handle_rx_complete+0x14e>
 80006e4:	4b9b      	ldr	r3, [pc, #620]	@ (8000954 <handle_rx_complete+0x368>)
 80006e6:	78db      	ldrb	r3, [r3, #3]
 80006e8:	2b66      	cmp	r3, #102	@ 0x66
 80006ea:	d126      	bne.n	800073a <handle_rx_complete+0x14e>
		osSemaphoreWait(time_semHandle, 0);
 80006ec:	4b9a      	ldr	r3, [pc, #616]	@ (8000958 <handle_rx_complete+0x36c>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	2100      	movs	r1, #0
 80006f2:	0018      	movs	r0, r3
 80006f4:	f003 f8bc 	bl	8003870 <osSemaphoreWait>
		snprintf(tx, sizeof(tx), "%02u:%02u:%02u\n", off_time.hour, off_time.min, off_time.sec);
 80006f8:	4b9c      	ldr	r3, [pc, #624]	@ (800096c <handle_rx_complete+0x380>)
 80006fa:	791b      	ldrb	r3, [r3, #4]
 80006fc:	b2db      	uxtb	r3, r3
 80006fe:	001c      	movs	r4, r3
 8000700:	4b9a      	ldr	r3, [pc, #616]	@ (800096c <handle_rx_complete+0x380>)
 8000702:	78db      	ldrb	r3, [r3, #3]
 8000704:	b2db      	uxtb	r3, r3
 8000706:	0019      	movs	r1, r3
 8000708:	4b98      	ldr	r3, [pc, #608]	@ (800096c <handle_rx_complete+0x380>)
 800070a:	789b      	ldrb	r3, [r3, #2]
 800070c:	b2db      	uxtb	r3, r3
 800070e:	4a94      	ldr	r2, [pc, #592]	@ (8000960 <handle_rx_complete+0x374>)
 8000710:	2524      	movs	r5, #36	@ 0x24
 8000712:	1978      	adds	r0, r7, r5
 8000714:	9301      	str	r3, [sp, #4]
 8000716:	9100      	str	r1, [sp, #0]
 8000718:	0023      	movs	r3, r4
 800071a:	2110      	movs	r1, #16
 800071c:	f005 f882 	bl	8005824 <sniprintf>
		HAL_UART_Transmit(&huart2, (uint8_t *)tx, 9, 1000);
 8000720:	23fa      	movs	r3, #250	@ 0xfa
 8000722:	009b      	lsls	r3, r3, #2
 8000724:	1979      	adds	r1, r7, r5
 8000726:	488f      	ldr	r0, [pc, #572]	@ (8000964 <handle_rx_complete+0x378>)
 8000728:	2209      	movs	r2, #9
 800072a:	f002 faeb 	bl	8002d04 <HAL_UART_Transmit>
		osSemaphoreRelease(time_semHandle);
 800072e:	4b8a      	ldr	r3, [pc, #552]	@ (8000958 <handle_rx_complete+0x36c>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	0018      	movs	r0, r3
 8000734:	f003 f8e6 	bl	8003904 <osSemaphoreRelease>
 8000738:	e157      	b.n	80009ea <handle_rx_complete+0x3fe>
	}
	else if (rx_buffer[0] == 's' && rx_buffer[1] == 't') {
 800073a:	4b86      	ldr	r3, [pc, #536]	@ (8000954 <handle_rx_complete+0x368>)
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	2b73      	cmp	r3, #115	@ 0x73
 8000740:	d162      	bne.n	8000808 <handle_rx_complete+0x21c>
 8000742:	4b84      	ldr	r3, [pc, #528]	@ (8000954 <handle_rx_complete+0x368>)
 8000744:	785b      	ldrb	r3, [r3, #1]
 8000746:	2b74      	cmp	r3, #116	@ 0x74
 8000748:	d15e      	bne.n	8000808 <handle_rx_complete+0x21c>
		unsigned int hours, mins, secs;
		r = sscanf(rx_buffer, "st %u:%u:%u", &hours, &mins, &secs);
 800074a:	231c      	movs	r3, #28
 800074c:	18fc      	adds	r4, r7, r3
 800074e:	2320      	movs	r3, #32
 8000750:	18fa      	adds	r2, r7, r3
 8000752:	4987      	ldr	r1, [pc, #540]	@ (8000970 <handle_rx_complete+0x384>)
 8000754:	487f      	ldr	r0, [pc, #508]	@ (8000954 <handle_rx_complete+0x368>)
 8000756:	2318      	movs	r3, #24
 8000758:	18fb      	adds	r3, r7, r3
 800075a:	9300      	str	r3, [sp, #0]
 800075c:	0023      	movs	r3, r4
 800075e:	f005 f895 	bl	800588c <siscanf>
 8000762:	0003      	movs	r3, r0
 8000764:	637b      	str	r3, [r7, #52]	@ 0x34
		if (r != 3 || hours > 23 || mins > 59 || secs > 59) {
 8000766:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000768:	2b03      	cmp	r3, #3
 800076a:	d108      	bne.n	800077e <handle_rx_complete+0x192>
 800076c:	6a3b      	ldr	r3, [r7, #32]
 800076e:	2b17      	cmp	r3, #23
 8000770:	d805      	bhi.n	800077e <handle_rx_complete+0x192>
 8000772:	69fb      	ldr	r3, [r7, #28]
 8000774:	2b3b      	cmp	r3, #59	@ 0x3b
 8000776:	d802      	bhi.n	800077e <handle_rx_complete+0x192>
 8000778:	69bb      	ldr	r3, [r7, #24]
 800077a:	2b3b      	cmp	r3, #59	@ 0x3b
 800077c:	d90e      	bls.n	800079c <handle_rx_complete+0x1b0>
			// Bad
			snprintf(tx, sizeof(tx), "Bad time\n");
 800077e:	4a7d      	ldr	r2, [pc, #500]	@ (8000974 <handle_rx_complete+0x388>)
 8000780:	2424      	movs	r4, #36	@ 0x24
 8000782:	193b      	adds	r3, r7, r4
 8000784:	2110      	movs	r1, #16
 8000786:	0018      	movs	r0, r3
 8000788:	f005 f84c 	bl	8005824 <sniprintf>
			HAL_UART_Transmit(&huart2, (uint8_t *)tx, 9, 1000);
 800078c:	23fa      	movs	r3, #250	@ 0xfa
 800078e:	009b      	lsls	r3, r3, #2
 8000790:	1939      	adds	r1, r7, r4
 8000792:	4874      	ldr	r0, [pc, #464]	@ (8000964 <handle_rx_complete+0x378>)
 8000794:	2209      	movs	r2, #9
 8000796:	f002 fab5 	bl	8002d04 <HAL_UART_Transmit>
 800079a:	e12d      	b.n	80009f8 <handle_rx_complete+0x40c>
			return;
		}

		osSemaphoreWait(time_semHandle, 0);
 800079c:	4b6e      	ldr	r3, [pc, #440]	@ (8000958 <handle_rx_complete+0x36c>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	2100      	movs	r1, #0
 80007a2:	0018      	movs	r0, r3
 80007a4:	f003 f864 	bl	8003870 <osSemaphoreWait>
		time.hour = hours;
 80007a8:	6a3b      	ldr	r3, [r7, #32]
 80007aa:	b2da      	uxtb	r2, r3
 80007ac:	4b6b      	ldr	r3, [pc, #428]	@ (800095c <handle_rx_complete+0x370>)
 80007ae:	711a      	strb	r2, [r3, #4]
		time.min = mins;
 80007b0:	69fb      	ldr	r3, [r7, #28]
 80007b2:	b2da      	uxtb	r2, r3
 80007b4:	4b69      	ldr	r3, [pc, #420]	@ (800095c <handle_rx_complete+0x370>)
 80007b6:	70da      	strb	r2, [r3, #3]
		time.sec = secs;
 80007b8:	69bb      	ldr	r3, [r7, #24]
 80007ba:	b2da      	uxtb	r2, r3
 80007bc:	4b67      	ldr	r3, [pc, #412]	@ (800095c <handle_rx_complete+0x370>)
 80007be:	709a      	strb	r2, [r3, #2]
		time.msec = 0;
 80007c0:	4b66      	ldr	r3, [pc, #408]	@ (800095c <handle_rx_complete+0x370>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	801a      	strh	r2, [r3, #0]
		snprintf(tx, sizeof(tx), "%02u:%02u:%02u\n", time.hour, time.min, time.sec);
 80007c6:	4b65      	ldr	r3, [pc, #404]	@ (800095c <handle_rx_complete+0x370>)
 80007c8:	791b      	ldrb	r3, [r3, #4]
 80007ca:	b2db      	uxtb	r3, r3
 80007cc:	001c      	movs	r4, r3
 80007ce:	4b63      	ldr	r3, [pc, #396]	@ (800095c <handle_rx_complete+0x370>)
 80007d0:	78db      	ldrb	r3, [r3, #3]
 80007d2:	b2db      	uxtb	r3, r3
 80007d4:	0019      	movs	r1, r3
 80007d6:	4b61      	ldr	r3, [pc, #388]	@ (800095c <handle_rx_complete+0x370>)
 80007d8:	789b      	ldrb	r3, [r3, #2]
 80007da:	b2db      	uxtb	r3, r3
 80007dc:	4a60      	ldr	r2, [pc, #384]	@ (8000960 <handle_rx_complete+0x374>)
 80007de:	2524      	movs	r5, #36	@ 0x24
 80007e0:	1978      	adds	r0, r7, r5
 80007e2:	9301      	str	r3, [sp, #4]
 80007e4:	9100      	str	r1, [sp, #0]
 80007e6:	0023      	movs	r3, r4
 80007e8:	2110      	movs	r1, #16
 80007ea:	f005 f81b 	bl	8005824 <sniprintf>
		HAL_UART_Transmit(&huart2, (uint8_t *)tx, 9, 1000);
 80007ee:	23fa      	movs	r3, #250	@ 0xfa
 80007f0:	009b      	lsls	r3, r3, #2
 80007f2:	1979      	adds	r1, r7, r5
 80007f4:	485b      	ldr	r0, [pc, #364]	@ (8000964 <handle_rx_complete+0x378>)
 80007f6:	2209      	movs	r2, #9
 80007f8:	f002 fa84 	bl	8002d04 <HAL_UART_Transmit>
		osSemaphoreRelease(time_semHandle);
 80007fc:	4b56      	ldr	r3, [pc, #344]	@ (8000958 <handle_rx_complete+0x36c>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	0018      	movs	r0, r3
 8000802:	f003 f87f 	bl	8003904 <osSemaphoreRelease>
	else if (rx_buffer[0] == 's' && rx_buffer[1] == 't') {
 8000806:	e0f0      	b.n	80009ea <handle_rx_complete+0x3fe>
	}
	else if (rx_buffer[0] == 's' && rx_buffer[1] == 'o' && rx_buffer[2] == 'n') {
 8000808:	4b52      	ldr	r3, [pc, #328]	@ (8000954 <handle_rx_complete+0x368>)
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	2b73      	cmp	r3, #115	@ 0x73
 800080e:	d166      	bne.n	80008de <handle_rx_complete+0x2f2>
 8000810:	4b50      	ldr	r3, [pc, #320]	@ (8000954 <handle_rx_complete+0x368>)
 8000812:	785b      	ldrb	r3, [r3, #1]
 8000814:	2b6f      	cmp	r3, #111	@ 0x6f
 8000816:	d162      	bne.n	80008de <handle_rx_complete+0x2f2>
 8000818:	4b4e      	ldr	r3, [pc, #312]	@ (8000954 <handle_rx_complete+0x368>)
 800081a:	789b      	ldrb	r3, [r3, #2]
 800081c:	2b6e      	cmp	r3, #110	@ 0x6e
 800081e:	d15e      	bne.n	80008de <handle_rx_complete+0x2f2>
		unsigned int hours, mins, secs;
		r = sscanf(rx_buffer, "son %u:%u:%u", &hours, &mins, &secs);
 8000820:	2310      	movs	r3, #16
 8000822:	18fc      	adds	r4, r7, r3
 8000824:	2314      	movs	r3, #20
 8000826:	18fa      	adds	r2, r7, r3
 8000828:	4953      	ldr	r1, [pc, #332]	@ (8000978 <handle_rx_complete+0x38c>)
 800082a:	484a      	ldr	r0, [pc, #296]	@ (8000954 <handle_rx_complete+0x368>)
 800082c:	230c      	movs	r3, #12
 800082e:	18fb      	adds	r3, r7, r3
 8000830:	9300      	str	r3, [sp, #0]
 8000832:	0023      	movs	r3, r4
 8000834:	f005 f82a 	bl	800588c <siscanf>
 8000838:	0003      	movs	r3, r0
 800083a:	637b      	str	r3, [r7, #52]	@ 0x34
		if (r != 3 || hours > 23 || mins > 59 || secs > 59) {
 800083c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800083e:	2b03      	cmp	r3, #3
 8000840:	d108      	bne.n	8000854 <handle_rx_complete+0x268>
 8000842:	697b      	ldr	r3, [r7, #20]
 8000844:	2b17      	cmp	r3, #23
 8000846:	d805      	bhi.n	8000854 <handle_rx_complete+0x268>
 8000848:	693b      	ldr	r3, [r7, #16]
 800084a:	2b3b      	cmp	r3, #59	@ 0x3b
 800084c:	d802      	bhi.n	8000854 <handle_rx_complete+0x268>
 800084e:	68fb      	ldr	r3, [r7, #12]
 8000850:	2b3b      	cmp	r3, #59	@ 0x3b
 8000852:	d90e      	bls.n	8000872 <handle_rx_complete+0x286>
			// Bad
			snprintf(tx, sizeof(tx), "Bad time\n");
 8000854:	4a47      	ldr	r2, [pc, #284]	@ (8000974 <handle_rx_complete+0x388>)
 8000856:	2424      	movs	r4, #36	@ 0x24
 8000858:	193b      	adds	r3, r7, r4
 800085a:	2110      	movs	r1, #16
 800085c:	0018      	movs	r0, r3
 800085e:	f004 ffe1 	bl	8005824 <sniprintf>
			HAL_UART_Transmit(&huart2, (uint8_t *)tx, 9, 1000);
 8000862:	23fa      	movs	r3, #250	@ 0xfa
 8000864:	009b      	lsls	r3, r3, #2
 8000866:	1939      	adds	r1, r7, r4
 8000868:	483e      	ldr	r0, [pc, #248]	@ (8000964 <handle_rx_complete+0x378>)
 800086a:	2209      	movs	r2, #9
 800086c:	f002 fa4a 	bl	8002d04 <HAL_UART_Transmit>
 8000870:	e0c2      	b.n	80009f8 <handle_rx_complete+0x40c>
			return;
		}

		osSemaphoreWait(time_semHandle, 0);
 8000872:	4b39      	ldr	r3, [pc, #228]	@ (8000958 <handle_rx_complete+0x36c>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	2100      	movs	r1, #0
 8000878:	0018      	movs	r0, r3
 800087a:	f002 fff9 	bl	8003870 <osSemaphoreWait>
		on_time.hour = hours;
 800087e:	697b      	ldr	r3, [r7, #20]
 8000880:	b2da      	uxtb	r2, r3
 8000882:	4b39      	ldr	r3, [pc, #228]	@ (8000968 <handle_rx_complete+0x37c>)
 8000884:	711a      	strb	r2, [r3, #4]
		on_time.min = mins;
 8000886:	693b      	ldr	r3, [r7, #16]
 8000888:	b2da      	uxtb	r2, r3
 800088a:	4b37      	ldr	r3, [pc, #220]	@ (8000968 <handle_rx_complete+0x37c>)
 800088c:	70da      	strb	r2, [r3, #3]
		on_time.sec = secs;
 800088e:	68fb      	ldr	r3, [r7, #12]
 8000890:	b2da      	uxtb	r2, r3
 8000892:	4b35      	ldr	r3, [pc, #212]	@ (8000968 <handle_rx_complete+0x37c>)
 8000894:	709a      	strb	r2, [r3, #2]
		on_time.msec = 0;
 8000896:	4b34      	ldr	r3, [pc, #208]	@ (8000968 <handle_rx_complete+0x37c>)
 8000898:	2200      	movs	r2, #0
 800089a:	801a      	strh	r2, [r3, #0]
		snprintf(tx, sizeof(tx), "%02u:%02u:%02u\n", on_time.hour, on_time.min, on_time.sec);
 800089c:	4b32      	ldr	r3, [pc, #200]	@ (8000968 <handle_rx_complete+0x37c>)
 800089e:	791b      	ldrb	r3, [r3, #4]
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	001c      	movs	r4, r3
 80008a4:	4b30      	ldr	r3, [pc, #192]	@ (8000968 <handle_rx_complete+0x37c>)
 80008a6:	78db      	ldrb	r3, [r3, #3]
 80008a8:	b2db      	uxtb	r3, r3
 80008aa:	0019      	movs	r1, r3
 80008ac:	4b2e      	ldr	r3, [pc, #184]	@ (8000968 <handle_rx_complete+0x37c>)
 80008ae:	789b      	ldrb	r3, [r3, #2]
 80008b0:	b2db      	uxtb	r3, r3
 80008b2:	4a2b      	ldr	r2, [pc, #172]	@ (8000960 <handle_rx_complete+0x374>)
 80008b4:	2524      	movs	r5, #36	@ 0x24
 80008b6:	1978      	adds	r0, r7, r5
 80008b8:	9301      	str	r3, [sp, #4]
 80008ba:	9100      	str	r1, [sp, #0]
 80008bc:	0023      	movs	r3, r4
 80008be:	2110      	movs	r1, #16
 80008c0:	f004 ffb0 	bl	8005824 <sniprintf>
		HAL_UART_Transmit(&huart2, (uint8_t *)tx, 9, 1000);
 80008c4:	23fa      	movs	r3, #250	@ 0xfa
 80008c6:	009b      	lsls	r3, r3, #2
 80008c8:	1979      	adds	r1, r7, r5
 80008ca:	4826      	ldr	r0, [pc, #152]	@ (8000964 <handle_rx_complete+0x378>)
 80008cc:	2209      	movs	r2, #9
 80008ce:	f002 fa19 	bl	8002d04 <HAL_UART_Transmit>
		osSemaphoreRelease(time_semHandle);
 80008d2:	4b21      	ldr	r3, [pc, #132]	@ (8000958 <handle_rx_complete+0x36c>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	0018      	movs	r0, r3
 80008d8:	f003 f814 	bl	8003904 <osSemaphoreRelease>
	else if (rx_buffer[0] == 's' && rx_buffer[1] == 'o' && rx_buffer[2] == 'n') {
 80008dc:	e085      	b.n	80009ea <handle_rx_complete+0x3fe>
	}
	else if (rx_buffer[0] == 's' && rx_buffer[1] == 'o' && rx_buffer[2] == 'f' && rx_buffer[3] == 'f') {
 80008de:	4b1d      	ldr	r3, [pc, #116]	@ (8000954 <handle_rx_complete+0x368>)
 80008e0:	781b      	ldrb	r3, [r3, #0]
 80008e2:	2b73      	cmp	r3, #115	@ 0x73
 80008e4:	d000      	beq.n	80008e8 <handle_rx_complete+0x2fc>
 80008e6:	e080      	b.n	80009ea <handle_rx_complete+0x3fe>
 80008e8:	4b1a      	ldr	r3, [pc, #104]	@ (8000954 <handle_rx_complete+0x368>)
 80008ea:	785b      	ldrb	r3, [r3, #1]
 80008ec:	2b6f      	cmp	r3, #111	@ 0x6f
 80008ee:	d000      	beq.n	80008f2 <handle_rx_complete+0x306>
 80008f0:	e07b      	b.n	80009ea <handle_rx_complete+0x3fe>
 80008f2:	4b18      	ldr	r3, [pc, #96]	@ (8000954 <handle_rx_complete+0x368>)
 80008f4:	789b      	ldrb	r3, [r3, #2]
 80008f6:	2b66      	cmp	r3, #102	@ 0x66
 80008f8:	d000      	beq.n	80008fc <handle_rx_complete+0x310>
 80008fa:	e076      	b.n	80009ea <handle_rx_complete+0x3fe>
 80008fc:	4b15      	ldr	r3, [pc, #84]	@ (8000954 <handle_rx_complete+0x368>)
 80008fe:	78db      	ldrb	r3, [r3, #3]
 8000900:	2b66      	cmp	r3, #102	@ 0x66
 8000902:	d172      	bne.n	80009ea <handle_rx_complete+0x3fe>
		unsigned int hours, mins, secs;
		r = sscanf(rx_buffer, "soff %u:%u:%u", &hours, &mins, &secs);
 8000904:	1d3c      	adds	r4, r7, #4
 8000906:	2308      	movs	r3, #8
 8000908:	18fa      	adds	r2, r7, r3
 800090a:	491c      	ldr	r1, [pc, #112]	@ (800097c <handle_rx_complete+0x390>)
 800090c:	4811      	ldr	r0, [pc, #68]	@ (8000954 <handle_rx_complete+0x368>)
 800090e:	003b      	movs	r3, r7
 8000910:	9300      	str	r3, [sp, #0]
 8000912:	0023      	movs	r3, r4
 8000914:	f004 ffba 	bl	800588c <siscanf>
 8000918:	0003      	movs	r3, r0
 800091a:	637b      	str	r3, [r7, #52]	@ 0x34
		if (r != 3 || hours > 23 || mins > 59 || secs > 59) {
 800091c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800091e:	2b03      	cmp	r3, #3
 8000920:	d108      	bne.n	8000934 <handle_rx_complete+0x348>
 8000922:	68bb      	ldr	r3, [r7, #8]
 8000924:	2b17      	cmp	r3, #23
 8000926:	d805      	bhi.n	8000934 <handle_rx_complete+0x348>
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	2b3b      	cmp	r3, #59	@ 0x3b
 800092c:	d802      	bhi.n	8000934 <handle_rx_complete+0x348>
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	2b3b      	cmp	r3, #59	@ 0x3b
 8000932:	d925      	bls.n	8000980 <handle_rx_complete+0x394>
			// Bad
			snprintf(tx, sizeof(tx), "Bad time\n");
 8000934:	4a0f      	ldr	r2, [pc, #60]	@ (8000974 <handle_rx_complete+0x388>)
 8000936:	2424      	movs	r4, #36	@ 0x24
 8000938:	193b      	adds	r3, r7, r4
 800093a:	2110      	movs	r1, #16
 800093c:	0018      	movs	r0, r3
 800093e:	f004 ff71 	bl	8005824 <sniprintf>
			HAL_UART_Transmit(&huart2, (uint8_t *)tx, 9, 1000);
 8000942:	23fa      	movs	r3, #250	@ 0xfa
 8000944:	009b      	lsls	r3, r3, #2
 8000946:	1939      	adds	r1, r7, r4
 8000948:	4806      	ldr	r0, [pc, #24]	@ (8000964 <handle_rx_complete+0x378>)
 800094a:	2209      	movs	r2, #9
 800094c:	f002 f9da 	bl	8002d04 <HAL_UART_Transmit>
 8000950:	e052      	b.n	80009f8 <handle_rx_complete+0x40c>
 8000952:	46c0      	nop			@ (mov r8, r8)
 8000954:	20000310 	.word	0x20000310
 8000958:	20000304 	.word	0x20000304
 800095c:	20000308 	.word	0x20000308
 8000960:	08006c58 	.word	0x08006c58
 8000964:	20000274 	.word	0x20000274
 8000968:	20000000 	.word	0x20000000
 800096c:	20000008 	.word	0x20000008
 8000970:	08006c68 	.word	0x08006c68
 8000974:	08006c74 	.word	0x08006c74
 8000978:	08006c80 	.word	0x08006c80
 800097c:	08006c90 	.word	0x08006c90
			return;
		}

		osSemaphoreWait(time_semHandle, 0);
 8000980:	4b1f      	ldr	r3, [pc, #124]	@ (8000a00 <handle_rx_complete+0x414>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	2100      	movs	r1, #0
 8000986:	0018      	movs	r0, r3
 8000988:	f002 ff72 	bl	8003870 <osSemaphoreWait>
		off_time.hour = hours;
 800098c:	68bb      	ldr	r3, [r7, #8]
 800098e:	b2da      	uxtb	r2, r3
 8000990:	4b1c      	ldr	r3, [pc, #112]	@ (8000a04 <handle_rx_complete+0x418>)
 8000992:	711a      	strb	r2, [r3, #4]
		off_time.min = mins;
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	b2da      	uxtb	r2, r3
 8000998:	4b1a      	ldr	r3, [pc, #104]	@ (8000a04 <handle_rx_complete+0x418>)
 800099a:	70da      	strb	r2, [r3, #3]
		off_time.sec = secs;
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	b2da      	uxtb	r2, r3
 80009a0:	4b18      	ldr	r3, [pc, #96]	@ (8000a04 <handle_rx_complete+0x418>)
 80009a2:	709a      	strb	r2, [r3, #2]
		off_time.msec = 0;
 80009a4:	4b17      	ldr	r3, [pc, #92]	@ (8000a04 <handle_rx_complete+0x418>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	801a      	strh	r2, [r3, #0]
		snprintf(tx, sizeof(tx), "%02u:%02u:%02u\n", off_time.hour, off_time.min, off_time.sec);
 80009aa:	4b16      	ldr	r3, [pc, #88]	@ (8000a04 <handle_rx_complete+0x418>)
 80009ac:	791b      	ldrb	r3, [r3, #4]
 80009ae:	b2db      	uxtb	r3, r3
 80009b0:	001c      	movs	r4, r3
 80009b2:	4b14      	ldr	r3, [pc, #80]	@ (8000a04 <handle_rx_complete+0x418>)
 80009b4:	78db      	ldrb	r3, [r3, #3]
 80009b6:	b2db      	uxtb	r3, r3
 80009b8:	0019      	movs	r1, r3
 80009ba:	4b12      	ldr	r3, [pc, #72]	@ (8000a04 <handle_rx_complete+0x418>)
 80009bc:	789b      	ldrb	r3, [r3, #2]
 80009be:	b2db      	uxtb	r3, r3
 80009c0:	4a11      	ldr	r2, [pc, #68]	@ (8000a08 <handle_rx_complete+0x41c>)
 80009c2:	2524      	movs	r5, #36	@ 0x24
 80009c4:	1978      	adds	r0, r7, r5
 80009c6:	9301      	str	r3, [sp, #4]
 80009c8:	9100      	str	r1, [sp, #0]
 80009ca:	0023      	movs	r3, r4
 80009cc:	2110      	movs	r1, #16
 80009ce:	f004 ff29 	bl	8005824 <sniprintf>
		HAL_UART_Transmit(&huart2, (uint8_t *)tx, 9, 1000);
 80009d2:	23fa      	movs	r3, #250	@ 0xfa
 80009d4:	009b      	lsls	r3, r3, #2
 80009d6:	1979      	adds	r1, r7, r5
 80009d8:	480c      	ldr	r0, [pc, #48]	@ (8000a0c <handle_rx_complete+0x420>)
 80009da:	2209      	movs	r2, #9
 80009dc:	f002 f992 	bl	8002d04 <HAL_UART_Transmit>
		osSemaphoreRelease(time_semHandle);
 80009e0:	4b07      	ldr	r3, [pc, #28]	@ (8000a00 <handle_rx_complete+0x414>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	0018      	movs	r0, r3
 80009e6:	f002 ff8d 	bl	8003904 <osSemaphoreRelease>
		HAL_UART_Transmit(&huart2, (uint8_t *)"soff hh:mm:ss\n", 14, 1000);

	}
	*/

	HAL_UART_Transmit(&huart2, (uint8_t *)"> ", 2, 1000);
 80009ea:	23fa      	movs	r3, #250	@ 0xfa
 80009ec:	009b      	lsls	r3, r3, #2
 80009ee:	4908      	ldr	r1, [pc, #32]	@ (8000a10 <handle_rx_complete+0x424>)
 80009f0:	4806      	ldr	r0, [pc, #24]	@ (8000a0c <handle_rx_complete+0x420>)
 80009f2:	2202      	movs	r2, #2
 80009f4:	f002 f986 	bl	8002d04 <HAL_UART_Transmit>
}
 80009f8:	46bd      	mov	sp, r7
 80009fa:	b00e      	add	sp, #56	@ 0x38
 80009fc:	bdb0      	pop	{r4, r5, r7, pc}
 80009fe:	46c0      	nop			@ (mov r8, r8)
 8000a00:	20000304 	.word	0x20000304
 8000a04:	20000008 	.word	0x20000008
 8000a08:	08006c58 	.word	0x08006c58
 8000a0c:	20000274 	.word	0x20000274
 8000a10:	08006ca0 	.word	0x08006ca0

08000a14 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b088      	sub	sp, #32
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  uint32_t last_timestamp = HAL_GetTick();
 8000a1c:	f000 fb18 	bl	8001050 <HAL_GetTick>
 8000a20:	0003      	movs	r3, r0
 8000a22:	61fb      	str	r3, [r7, #28]

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000a24:	4b73      	ldr	r3, [pc, #460]	@ (8000bf4 <StartDefaultTask+0x1e0>)
 8000a26:	2100      	movs	r1, #0
 8000a28:	0018      	movs	r0, r3
 8000a2a:	f001 fa6b 	bl	8001f04 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8000a2e:	4b71      	ldr	r3, [pc, #452]	@ (8000bf4 <StartDefaultTask+0x1e0>)
 8000a30:	2100      	movs	r1, #0
 8000a32:	0018      	movs	r0, r3
 8000a34:	f001 ffb0 	bl	8002998 <HAL_TIMEx_PWMN_Start>
  /* Infinite loop */
  for(;;)
  {
	// HAL_GPIO_TogglePin(GPIOA, RELAY_ON_Pin);

	osSemaphoreWait(time_semHandle, 0);
 8000a38:	4b6f      	ldr	r3, [pc, #444]	@ (8000bf8 <StartDefaultTask+0x1e4>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	0018      	movs	r0, r3
 8000a40:	f002 ff16 	bl	8003870 <osSemaphoreWait>

	uint32_t new_timestamp = HAL_GetTick();
 8000a44:	f000 fb04 	bl	8001050 <HAL_GetTick>
 8000a48:	0003      	movs	r3, r0
 8000a4a:	61bb      	str	r3, [r7, #24]
	uint32_t time_ms = time.msec + (time.sec * 1000) + (time.min * 60 * 1000) + (time.hour * 60 * 60 * 1000);
 8000a4c:	4b6b      	ldr	r3, [pc, #428]	@ (8000bfc <StartDefaultTask+0x1e8>)
 8000a4e:	881b      	ldrh	r3, [r3, #0]
 8000a50:	b29b      	uxth	r3, r3
 8000a52:	0019      	movs	r1, r3
 8000a54:	4b69      	ldr	r3, [pc, #420]	@ (8000bfc <StartDefaultTask+0x1e8>)
 8000a56:	789b      	ldrb	r3, [r3, #2]
 8000a58:	b2db      	uxtb	r3, r3
 8000a5a:	001a      	movs	r2, r3
 8000a5c:	0013      	movs	r3, r2
 8000a5e:	015b      	lsls	r3, r3, #5
 8000a60:	1a9b      	subs	r3, r3, r2
 8000a62:	009b      	lsls	r3, r3, #2
 8000a64:	189b      	adds	r3, r3, r2
 8000a66:	00db      	lsls	r3, r3, #3
 8000a68:	18ca      	adds	r2, r1, r3
 8000a6a:	4b64      	ldr	r3, [pc, #400]	@ (8000bfc <StartDefaultTask+0x1e8>)
 8000a6c:	78db      	ldrb	r3, [r3, #3]
 8000a6e:	b2db      	uxtb	r3, r3
 8000a70:	0019      	movs	r1, r3
 8000a72:	4b63      	ldr	r3, [pc, #396]	@ (8000c00 <StartDefaultTask+0x1ec>)
 8000a74:	434b      	muls	r3, r1
 8000a76:	18d2      	adds	r2, r2, r3
 8000a78:	4b60      	ldr	r3, [pc, #384]	@ (8000bfc <StartDefaultTask+0x1e8>)
 8000a7a:	791b      	ldrb	r3, [r3, #4]
 8000a7c:	b2db      	uxtb	r3, r3
 8000a7e:	0019      	movs	r1, r3
 8000a80:	4b60      	ldr	r3, [pc, #384]	@ (8000c04 <StartDefaultTask+0x1f0>)
 8000a82:	434b      	muls	r3, r1
 8000a84:	18d3      	adds	r3, r2, r3
 8000a86:	617b      	str	r3, [r7, #20]
	uint32_t time_diff_ms = new_timestamp - last_timestamp;
 8000a88:	69ba      	ldr	r2, [r7, #24]
 8000a8a:	69fb      	ldr	r3, [r7, #28]
 8000a8c:	1ad3      	subs	r3, r2, r3
 8000a8e:	613b      	str	r3, [r7, #16]
	time_ms = time_ms + time_diff_ms;
 8000a90:	697a      	ldr	r2, [r7, #20]
 8000a92:	693b      	ldr	r3, [r7, #16]
 8000a94:	18d3      	adds	r3, r2, r3
 8000a96:	617b      	str	r3, [r7, #20]
	last_timestamp = new_timestamp;
 8000a98:	69bb      	ldr	r3, [r7, #24]
 8000a9a:	61fb      	str	r3, [r7, #28]
	time.msec = time_ms % 1000;
 8000a9c:	697b      	ldr	r3, [r7, #20]
 8000a9e:	22fa      	movs	r2, #250	@ 0xfa
 8000aa0:	0091      	lsls	r1, r2, #2
 8000aa2:	0018      	movs	r0, r3
 8000aa4:	f7ff fbc8 	bl	8000238 <__aeabi_uidivmod>
 8000aa8:	000b      	movs	r3, r1
 8000aaa:	b29a      	uxth	r2, r3
 8000aac:	4b53      	ldr	r3, [pc, #332]	@ (8000bfc <StartDefaultTask+0x1e8>)
 8000aae:	801a      	strh	r2, [r3, #0]
	time.sec = (time_ms / 1000) % 60;
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	22fa      	movs	r2, #250	@ 0xfa
 8000ab4:	0091      	lsls	r1, r2, #2
 8000ab6:	0018      	movs	r0, r3
 8000ab8:	f7ff fb38 	bl	800012c <__udivsi3>
 8000abc:	0003      	movs	r3, r0
 8000abe:	213c      	movs	r1, #60	@ 0x3c
 8000ac0:	0018      	movs	r0, r3
 8000ac2:	f7ff fbb9 	bl	8000238 <__aeabi_uidivmod>
 8000ac6:	000b      	movs	r3, r1
 8000ac8:	b2da      	uxtb	r2, r3
 8000aca:	4b4c      	ldr	r3, [pc, #304]	@ (8000bfc <StartDefaultTask+0x1e8>)
 8000acc:	709a      	strb	r2, [r3, #2]
	time.min = (time_ms / (60 * 1000)) % 60;
 8000ace:	697b      	ldr	r3, [r7, #20]
 8000ad0:	494b      	ldr	r1, [pc, #300]	@ (8000c00 <StartDefaultTask+0x1ec>)
 8000ad2:	0018      	movs	r0, r3
 8000ad4:	f7ff fb2a 	bl	800012c <__udivsi3>
 8000ad8:	0003      	movs	r3, r0
 8000ada:	213c      	movs	r1, #60	@ 0x3c
 8000adc:	0018      	movs	r0, r3
 8000ade:	f7ff fbab 	bl	8000238 <__aeabi_uidivmod>
 8000ae2:	000b      	movs	r3, r1
 8000ae4:	b2da      	uxtb	r2, r3
 8000ae6:	4b45      	ldr	r3, [pc, #276]	@ (8000bfc <StartDefaultTask+0x1e8>)
 8000ae8:	70da      	strb	r2, [r3, #3]
	time.hour = (time_ms / (60 * 60 * 1000)) % 24;
 8000aea:	697b      	ldr	r3, [r7, #20]
 8000aec:	4945      	ldr	r1, [pc, #276]	@ (8000c04 <StartDefaultTask+0x1f0>)
 8000aee:	0018      	movs	r0, r3
 8000af0:	f7ff fb1c 	bl	800012c <__udivsi3>
 8000af4:	0003      	movs	r3, r0
 8000af6:	2118      	movs	r1, #24
 8000af8:	0018      	movs	r0, r3
 8000afa:	f7ff fb9d 	bl	8000238 <__aeabi_uidivmod>
 8000afe:	000b      	movs	r3, r1
 8000b00:	b2da      	uxtb	r2, r3
 8000b02:	4b3e      	ldr	r3, [pc, #248]	@ (8000bfc <StartDefaultTask+0x1e8>)
 8000b04:	711a      	strb	r2, [r3, #4]

	uint32_t on_time_ms = on_time.msec + (on_time.sec * 1000) + (on_time.min * 60 * 1000) + (on_time.hour * 60 * 60 * 1000);
 8000b06:	4b40      	ldr	r3, [pc, #256]	@ (8000c08 <StartDefaultTask+0x1f4>)
 8000b08:	881b      	ldrh	r3, [r3, #0]
 8000b0a:	b29b      	uxth	r3, r3
 8000b0c:	0019      	movs	r1, r3
 8000b0e:	4b3e      	ldr	r3, [pc, #248]	@ (8000c08 <StartDefaultTask+0x1f4>)
 8000b10:	789b      	ldrb	r3, [r3, #2]
 8000b12:	b2db      	uxtb	r3, r3
 8000b14:	001a      	movs	r2, r3
 8000b16:	0013      	movs	r3, r2
 8000b18:	015b      	lsls	r3, r3, #5
 8000b1a:	1a9b      	subs	r3, r3, r2
 8000b1c:	009b      	lsls	r3, r3, #2
 8000b1e:	189b      	adds	r3, r3, r2
 8000b20:	00db      	lsls	r3, r3, #3
 8000b22:	18ca      	adds	r2, r1, r3
 8000b24:	4b38      	ldr	r3, [pc, #224]	@ (8000c08 <StartDefaultTask+0x1f4>)
 8000b26:	78db      	ldrb	r3, [r3, #3]
 8000b28:	b2db      	uxtb	r3, r3
 8000b2a:	0019      	movs	r1, r3
 8000b2c:	4b34      	ldr	r3, [pc, #208]	@ (8000c00 <StartDefaultTask+0x1ec>)
 8000b2e:	434b      	muls	r3, r1
 8000b30:	18d2      	adds	r2, r2, r3
 8000b32:	4b35      	ldr	r3, [pc, #212]	@ (8000c08 <StartDefaultTask+0x1f4>)
 8000b34:	791b      	ldrb	r3, [r3, #4]
 8000b36:	b2db      	uxtb	r3, r3
 8000b38:	0019      	movs	r1, r3
 8000b3a:	4b32      	ldr	r3, [pc, #200]	@ (8000c04 <StartDefaultTask+0x1f0>)
 8000b3c:	434b      	muls	r3, r1
 8000b3e:	18d3      	adds	r3, r2, r3
 8000b40:	60fb      	str	r3, [r7, #12]
	uint32_t off_time_ms = off_time.msec + (off_time.sec * 1000) + (off_time.min * 60 * 1000) + (off_time.hour * 60 * 60 * 1000);
 8000b42:	4b32      	ldr	r3, [pc, #200]	@ (8000c0c <StartDefaultTask+0x1f8>)
 8000b44:	881b      	ldrh	r3, [r3, #0]
 8000b46:	b29b      	uxth	r3, r3
 8000b48:	0019      	movs	r1, r3
 8000b4a:	4b30      	ldr	r3, [pc, #192]	@ (8000c0c <StartDefaultTask+0x1f8>)
 8000b4c:	789b      	ldrb	r3, [r3, #2]
 8000b4e:	b2db      	uxtb	r3, r3
 8000b50:	001a      	movs	r2, r3
 8000b52:	0013      	movs	r3, r2
 8000b54:	015b      	lsls	r3, r3, #5
 8000b56:	1a9b      	subs	r3, r3, r2
 8000b58:	009b      	lsls	r3, r3, #2
 8000b5a:	189b      	adds	r3, r3, r2
 8000b5c:	00db      	lsls	r3, r3, #3
 8000b5e:	18ca      	adds	r2, r1, r3
 8000b60:	4b2a      	ldr	r3, [pc, #168]	@ (8000c0c <StartDefaultTask+0x1f8>)
 8000b62:	78db      	ldrb	r3, [r3, #3]
 8000b64:	b2db      	uxtb	r3, r3
 8000b66:	0019      	movs	r1, r3
 8000b68:	4b25      	ldr	r3, [pc, #148]	@ (8000c00 <StartDefaultTask+0x1ec>)
 8000b6a:	434b      	muls	r3, r1
 8000b6c:	18d2      	adds	r2, r2, r3
 8000b6e:	4b27      	ldr	r3, [pc, #156]	@ (8000c0c <StartDefaultTask+0x1f8>)
 8000b70:	791b      	ldrb	r3, [r3, #4]
 8000b72:	b2db      	uxtb	r3, r3
 8000b74:	0019      	movs	r1, r3
 8000b76:	4b23      	ldr	r3, [pc, #140]	@ (8000c04 <StartDefaultTask+0x1f0>)
 8000b78:	434b      	muls	r3, r1
 8000b7a:	18d3      	adds	r3, r2, r3
 8000b7c:	60bb      	str	r3, [r7, #8]

	// Check if passed on/off time
	if ((on_time_ms <= off_time_ms) && (on_time_ms <= time_ms && time_ms < off_time_ms)) {
 8000b7e:	68fa      	ldr	r2, [r7, #12]
 8000b80:	68bb      	ldr	r3, [r7, #8]
 8000b82:	429a      	cmp	r2, r3
 8000b84:	d80f      	bhi.n	8000ba6 <StartDefaultTask+0x192>
 8000b86:	68fa      	ldr	r2, [r7, #12]
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	429a      	cmp	r2, r3
 8000b8c:	d80b      	bhi.n	8000ba6 <StartDefaultTask+0x192>
 8000b8e:	697a      	ldr	r2, [r7, #20]
 8000b90:	68bb      	ldr	r3, [r7, #8]
 8000b92:	429a      	cmp	r2, r3
 8000b94:	d207      	bcs.n	8000ba6 <StartDefaultTask+0x192>
		// Same day on/off
		// Turn on
		HAL_GPIO_WritePin(GPIOA, RELAY_ON_Pin, GPIO_PIN_SET);
 8000b96:	2390      	movs	r3, #144	@ 0x90
 8000b98:	05db      	lsls	r3, r3, #23
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	2102      	movs	r1, #2
 8000b9e:	0018      	movs	r0, r3
 8000ba0:	f000 fc84 	bl	80014ac <HAL_GPIO_WritePin>
 8000ba4:	e01a      	b.n	8000bdc <StartDefaultTask+0x1c8>
	}
	else if ((on_time_ms > off_time_ms) && (on_time_ms <= time_ms || time_ms < off_time_ms)) {
 8000ba6:	68fa      	ldr	r2, [r7, #12]
 8000ba8:	68bb      	ldr	r3, [r7, #8]
 8000baa:	429a      	cmp	r2, r3
 8000bac:	d90f      	bls.n	8000bce <StartDefaultTask+0x1ba>
 8000bae:	68fa      	ldr	r2, [r7, #12]
 8000bb0:	697b      	ldr	r3, [r7, #20]
 8000bb2:	429a      	cmp	r2, r3
 8000bb4:	d903      	bls.n	8000bbe <StartDefaultTask+0x1aa>
 8000bb6:	697a      	ldr	r2, [r7, #20]
 8000bb8:	68bb      	ldr	r3, [r7, #8]
 8000bba:	429a      	cmp	r2, r3
 8000bbc:	d207      	bcs.n	8000bce <StartDefaultTask+0x1ba>
		// Different days on/off
		// Turn on
		HAL_GPIO_WritePin(GPIOA, RELAY_ON_Pin, GPIO_PIN_SET);
 8000bbe:	2390      	movs	r3, #144	@ 0x90
 8000bc0:	05db      	lsls	r3, r3, #23
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	2102      	movs	r1, #2
 8000bc6:	0018      	movs	r0, r3
 8000bc8:	f000 fc70 	bl	80014ac <HAL_GPIO_WritePin>
 8000bcc:	e006      	b.n	8000bdc <StartDefaultTask+0x1c8>
	}
	else {
		// Turn off
		HAL_GPIO_WritePin(GPIOA, RELAY_ON_Pin, GPIO_PIN_RESET);
 8000bce:	2390      	movs	r3, #144	@ 0x90
 8000bd0:	05db      	lsls	r3, r3, #23
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	2102      	movs	r1, #2
 8000bd6:	0018      	movs	r0, r3
 8000bd8:	f000 fc68 	bl	80014ac <HAL_GPIO_WritePin>
	}

	osSemaphoreRelease(time_semHandle);
 8000bdc:	4b06      	ldr	r3, [pc, #24]	@ (8000bf8 <StartDefaultTask+0x1e4>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	0018      	movs	r0, r3
 8000be2:	f002 fe8f 	bl	8003904 <osSemaphoreRelease>
	osDelay(1000);
 8000be6:	23fa      	movs	r3, #250	@ 0xfa
 8000be8:	009b      	lsls	r3, r3, #2
 8000bea:	0018      	movs	r0, r3
 8000bec:	f002 fdf8 	bl	80037e0 <osDelay>
  {
 8000bf0:	e722      	b.n	8000a38 <StartDefaultTask+0x24>
 8000bf2:	46c0      	nop			@ (mov r8, r8)
 8000bf4:	2000022c 	.word	0x2000022c
 8000bf8:	20000304 	.word	0x20000304
 8000bfc:	20000308 	.word	0x20000308
 8000c00:	0000ea60 	.word	0x0000ea60
 8000c04:	0036ee80 	.word	0x0036ee80
 8000c08:	20000000 	.word	0x20000000
 8000c0c:	20000008 	.word	0x20000008

08000c10 <start_console_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_start_console_task */
void start_console_task(void const * argument)
{
 8000c10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c12:	b085      	sub	sp, #20
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN start_console_task */
  HAL_StatusTypeDef ret;
  uint8_t rx_byte = 0;
 8000c18:	230e      	movs	r3, #14
 8000c1a:	18fb      	adds	r3, r7, r3
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	701a      	strb	r2, [r3, #0]

  HAL_UART_Transmit(&huart2, (const uint8_t *)"****\nBoot\n", 10, 1000);
 8000c20:	23fa      	movs	r3, #250	@ 0xfa
 8000c22:	009b      	lsls	r3, r3, #2
 8000c24:	4922      	ldr	r1, [pc, #136]	@ (8000cb0 <start_console_task+0xa0>)
 8000c26:	4823      	ldr	r0, [pc, #140]	@ (8000cb4 <start_console_task+0xa4>)
 8000c28:	220a      	movs	r2, #10
 8000c2a:	f002 f86b 	bl	8002d04 <HAL_UART_Transmit>

  /* Infinite loop */
  for(;;)
  {
    ret = HAL_UART_Receive(&huart2, &rx_byte, 1, 1000);
 8000c2e:	260f      	movs	r6, #15
 8000c30:	19bc      	adds	r4, r7, r6
 8000c32:	23fa      	movs	r3, #250	@ 0xfa
 8000c34:	009b      	lsls	r3, r3, #2
 8000c36:	250e      	movs	r5, #14
 8000c38:	1979      	adds	r1, r7, r5
 8000c3a:	481e      	ldr	r0, [pc, #120]	@ (8000cb4 <start_console_task+0xa4>)
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	f002 f901 	bl	8002e44 <HAL_UART_Receive>
 8000c42:	0003      	movs	r3, r0
 8000c44:	7023      	strb	r3, [r4, #0]
    switch (ret) {
 8000c46:	19bb      	adds	r3, r7, r6
 8000c48:	781b      	ldrb	r3, [r3, #0]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d12c      	bne.n	8000ca8 <start_console_task+0x98>
    case HAL_TIMEOUT:
    case HAL_ERROR:
    case HAL_BUSY:
    	break;
    case HAL_OK:
    	HAL_UART_Transmit(&huart2, &rx_byte, 1, 1000); // Echo
 8000c4e:	23fa      	movs	r3, #250	@ 0xfa
 8000c50:	009b      	lsls	r3, r3, #2
 8000c52:	1979      	adds	r1, r7, r5
 8000c54:	4817      	ldr	r0, [pc, #92]	@ (8000cb4 <start_console_task+0xa4>)
 8000c56:	2201      	movs	r2, #1
 8000c58:	f002 f854 	bl	8002d04 <HAL_UART_Transmit>
    	if (rx_byte == '\n' || rx_byte == '\r') {
 8000c5c:	197b      	adds	r3, r7, r5
 8000c5e:	781b      	ldrb	r3, [r3, #0]
 8000c60:	2b0a      	cmp	r3, #10
 8000c62:	d003      	beq.n	8000c6c <start_console_task+0x5c>
 8000c64:	197b      	adds	r3, r7, r5
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	2b0d      	cmp	r3, #13
 8000c6a:	d10a      	bne.n	8000c82 <start_console_task+0x72>
    		rx_buffer[rx_index] = 0; // Terminate string
 8000c6c:	4b12      	ldr	r3, [pc, #72]	@ (8000cb8 <start_console_task+0xa8>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a12      	ldr	r2, [pc, #72]	@ (8000cbc <start_console_task+0xac>)
 8000c72:	2100      	movs	r1, #0
 8000c74:	54d1      	strb	r1, [r2, r3]
    		handle_rx_complete();
 8000c76:	f7ff fcb9 	bl	80005ec <handle_rx_complete>
    		rx_index = 0;
 8000c7a:	4b0f      	ldr	r3, [pc, #60]	@ (8000cb8 <start_console_task+0xa8>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	601a      	str	r2, [r3, #0]
 8000c80:	e012      	b.n	8000ca8 <start_console_task+0x98>
    	} else {
    		rx_buffer[rx_index] = rx_byte;
 8000c82:	4b0d      	ldr	r3, [pc, #52]	@ (8000cb8 <start_console_task+0xa8>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	220e      	movs	r2, #14
 8000c88:	18ba      	adds	r2, r7, r2
 8000c8a:	7811      	ldrb	r1, [r2, #0]
 8000c8c:	4a0b      	ldr	r2, [pc, #44]	@ (8000cbc <start_console_task+0xac>)
 8000c8e:	54d1      	strb	r1, [r2, r3]
    		rx_index++;
 8000c90:	4b09      	ldr	r3, [pc, #36]	@ (8000cb8 <start_console_task+0xa8>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	1c5a      	adds	r2, r3, #1
 8000c96:	4b08      	ldr	r3, [pc, #32]	@ (8000cb8 <start_console_task+0xa8>)
 8000c98:	601a      	str	r2, [r3, #0]
    		if (rx_index >= (BUF_SIZE - 1)) {
 8000c9a:	4b07      	ldr	r3, [pc, #28]	@ (8000cb8 <start_console_task+0xa8>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	2b3e      	cmp	r3, #62	@ 0x3e
 8000ca0:	d902      	bls.n	8000ca8 <start_console_task+0x98>
    			// Too long command...
    			// TODO: print error
    			rx_index = 0;
 8000ca2:	4b05      	ldr	r3, [pc, #20]	@ (8000cb8 <start_console_task+0xa8>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	601a      	str	r2, [r3, #0]
    		}
    	}
    }

    osDelay(1);
 8000ca8:	2001      	movs	r0, #1
 8000caa:	f002 fd99 	bl	80037e0 <osDelay>
    ret = HAL_UART_Receive(&huart2, &rx_byte, 1, 1000);
 8000cae:	e7be      	b.n	8000c2e <start_console_task+0x1e>
 8000cb0:	08006ca4 	.word	0x08006ca4
 8000cb4:	20000274 	.word	0x20000274
 8000cb8:	20000350 	.word	0x20000350
 8000cbc:	20000310 	.word	0x20000310

08000cc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cc4:	b672      	cpsid	i
}
 8000cc6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cc8:	46c0      	nop			@ (mov r8, r8)
 8000cca:	e7fd      	b.n	8000cc8 <Error_Handler+0x8>

08000ccc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cd2:	4b12      	ldr	r3, [pc, #72]	@ (8000d1c <HAL_MspInit+0x50>)
 8000cd4:	699a      	ldr	r2, [r3, #24]
 8000cd6:	4b11      	ldr	r3, [pc, #68]	@ (8000d1c <HAL_MspInit+0x50>)
 8000cd8:	2101      	movs	r1, #1
 8000cda:	430a      	orrs	r2, r1
 8000cdc:	619a      	str	r2, [r3, #24]
 8000cde:	4b0f      	ldr	r3, [pc, #60]	@ (8000d1c <HAL_MspInit+0x50>)
 8000ce0:	699b      	ldr	r3, [r3, #24]
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	607b      	str	r3, [r7, #4]
 8000ce8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <HAL_MspInit+0x50>)
 8000cec:	69da      	ldr	r2, [r3, #28]
 8000cee:	4b0b      	ldr	r3, [pc, #44]	@ (8000d1c <HAL_MspInit+0x50>)
 8000cf0:	2180      	movs	r1, #128	@ 0x80
 8000cf2:	0549      	lsls	r1, r1, #21
 8000cf4:	430a      	orrs	r2, r1
 8000cf6:	61da      	str	r2, [r3, #28]
 8000cf8:	4b08      	ldr	r3, [pc, #32]	@ (8000d1c <HAL_MspInit+0x50>)
 8000cfa:	69da      	ldr	r2, [r3, #28]
 8000cfc:	2380      	movs	r3, #128	@ 0x80
 8000cfe:	055b      	lsls	r3, r3, #21
 8000d00:	4013      	ands	r3, r2
 8000d02:	603b      	str	r3, [r7, #0]
 8000d04:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8000d06:	2302      	movs	r3, #2
 8000d08:	425b      	negs	r3, r3
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2103      	movs	r1, #3
 8000d0e:	0018      	movs	r0, r3
 8000d10:	f000 fa3a 	bl	8001188 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d14:	46c0      	nop			@ (mov r8, r8)
 8000d16:	46bd      	mov	sp, r7
 8000d18:	b002      	add	sp, #8
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	40021000 	.word	0x40021000

08000d20 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b084      	sub	sp, #16
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4a0a      	ldr	r2, [pc, #40]	@ (8000d58 <HAL_TIM_Base_MspInit+0x38>)
 8000d2e:	4293      	cmp	r3, r2
 8000d30:	d10d      	bne.n	8000d4e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000d32:	4b0a      	ldr	r3, [pc, #40]	@ (8000d5c <HAL_TIM_Base_MspInit+0x3c>)
 8000d34:	699a      	ldr	r2, [r3, #24]
 8000d36:	4b09      	ldr	r3, [pc, #36]	@ (8000d5c <HAL_TIM_Base_MspInit+0x3c>)
 8000d38:	2180      	movs	r1, #128	@ 0x80
 8000d3a:	0109      	lsls	r1, r1, #4
 8000d3c:	430a      	orrs	r2, r1
 8000d3e:	619a      	str	r2, [r3, #24]
 8000d40:	4b06      	ldr	r3, [pc, #24]	@ (8000d5c <HAL_TIM_Base_MspInit+0x3c>)
 8000d42:	699a      	ldr	r2, [r3, #24]
 8000d44:	2380      	movs	r3, #128	@ 0x80
 8000d46:	011b      	lsls	r3, r3, #4
 8000d48:	4013      	ands	r3, r2
 8000d4a:	60fb      	str	r3, [r7, #12]
 8000d4c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000d4e:	46c0      	nop			@ (mov r8, r8)
 8000d50:	46bd      	mov	sp, r7
 8000d52:	b004      	add	sp, #16
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	46c0      	nop			@ (mov r8, r8)
 8000d58:	40012c00 	.word	0x40012c00
 8000d5c:	40021000 	.word	0x40021000

08000d60 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000d60:	b590      	push	{r4, r7, lr}
 8000d62:	b089      	sub	sp, #36	@ 0x24
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d68:	240c      	movs	r4, #12
 8000d6a:	193b      	adds	r3, r7, r4
 8000d6c:	0018      	movs	r0, r3
 8000d6e:	2314      	movs	r3, #20
 8000d70:	001a      	movs	r2, r3
 8000d72:	2100      	movs	r1, #0
 8000d74:	f004 fdb4 	bl	80058e0 <memset>
  if(htim->Instance==TIM1)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4a15      	ldr	r2, [pc, #84]	@ (8000dd4 <HAL_TIM_MspPostInit+0x74>)
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	d124      	bne.n	8000dcc <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d82:	4b15      	ldr	r3, [pc, #84]	@ (8000dd8 <HAL_TIM_MspPostInit+0x78>)
 8000d84:	695a      	ldr	r2, [r3, #20]
 8000d86:	4b14      	ldr	r3, [pc, #80]	@ (8000dd8 <HAL_TIM_MspPostInit+0x78>)
 8000d88:	2180      	movs	r1, #128	@ 0x80
 8000d8a:	0289      	lsls	r1, r1, #10
 8000d8c:	430a      	orrs	r2, r1
 8000d8e:	615a      	str	r2, [r3, #20]
 8000d90:	4b11      	ldr	r3, [pc, #68]	@ (8000dd8 <HAL_TIM_MspPostInit+0x78>)
 8000d92:	695a      	ldr	r2, [r3, #20]
 8000d94:	2380      	movs	r3, #128	@ 0x80
 8000d96:	029b      	lsls	r3, r3, #10
 8000d98:	4013      	ands	r3, r2
 8000d9a:	60bb      	str	r3, [r7, #8]
 8000d9c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA7     ------> TIM1_CH1N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000d9e:	0021      	movs	r1, r4
 8000da0:	187b      	adds	r3, r7, r1
 8000da2:	2280      	movs	r2, #128	@ 0x80
 8000da4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da6:	187b      	adds	r3, r7, r1
 8000da8:	2202      	movs	r2, #2
 8000daa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dac:	187b      	adds	r3, r7, r1
 8000dae:	2200      	movs	r2, #0
 8000db0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db2:	187b      	adds	r3, r7, r1
 8000db4:	2200      	movs	r2, #0
 8000db6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000db8:	187b      	adds	r3, r7, r1
 8000dba:	2202      	movs	r2, #2
 8000dbc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dbe:	187a      	adds	r2, r7, r1
 8000dc0:	2390      	movs	r3, #144	@ 0x90
 8000dc2:	05db      	lsls	r3, r3, #23
 8000dc4:	0011      	movs	r1, r2
 8000dc6:	0018      	movs	r0, r3
 8000dc8:	f000 fa00 	bl	80011cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000dcc:	46c0      	nop			@ (mov r8, r8)
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	b009      	add	sp, #36	@ 0x24
 8000dd2:	bd90      	pop	{r4, r7, pc}
 8000dd4:	40012c00 	.word	0x40012c00
 8000dd8:	40021000 	.word	0x40021000

08000ddc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ddc:	b590      	push	{r4, r7, lr}
 8000dde:	b08b      	sub	sp, #44	@ 0x2c
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de4:	2414      	movs	r4, #20
 8000de6:	193b      	adds	r3, r7, r4
 8000de8:	0018      	movs	r0, r3
 8000dea:	2314      	movs	r3, #20
 8000dec:	001a      	movs	r2, r3
 8000dee:	2100      	movs	r1, #0
 8000df0:	f004 fd76 	bl	80058e0 <memset>
  if(huart->Instance==USART2)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a1c      	ldr	r2, [pc, #112]	@ (8000e6c <HAL_UART_MspInit+0x90>)
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	d132      	bne.n	8000e64 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000dfe:	4b1c      	ldr	r3, [pc, #112]	@ (8000e70 <HAL_UART_MspInit+0x94>)
 8000e00:	69da      	ldr	r2, [r3, #28]
 8000e02:	4b1b      	ldr	r3, [pc, #108]	@ (8000e70 <HAL_UART_MspInit+0x94>)
 8000e04:	2180      	movs	r1, #128	@ 0x80
 8000e06:	0289      	lsls	r1, r1, #10
 8000e08:	430a      	orrs	r2, r1
 8000e0a:	61da      	str	r2, [r3, #28]
 8000e0c:	4b18      	ldr	r3, [pc, #96]	@ (8000e70 <HAL_UART_MspInit+0x94>)
 8000e0e:	69da      	ldr	r2, [r3, #28]
 8000e10:	2380      	movs	r3, #128	@ 0x80
 8000e12:	029b      	lsls	r3, r3, #10
 8000e14:	4013      	ands	r3, r2
 8000e16:	613b      	str	r3, [r7, #16]
 8000e18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e1a:	4b15      	ldr	r3, [pc, #84]	@ (8000e70 <HAL_UART_MspInit+0x94>)
 8000e1c:	695a      	ldr	r2, [r3, #20]
 8000e1e:	4b14      	ldr	r3, [pc, #80]	@ (8000e70 <HAL_UART_MspInit+0x94>)
 8000e20:	2180      	movs	r1, #128	@ 0x80
 8000e22:	0289      	lsls	r1, r1, #10
 8000e24:	430a      	orrs	r2, r1
 8000e26:	615a      	str	r2, [r3, #20]
 8000e28:	4b11      	ldr	r3, [pc, #68]	@ (8000e70 <HAL_UART_MspInit+0x94>)
 8000e2a:	695a      	ldr	r2, [r3, #20]
 8000e2c:	2380      	movs	r3, #128	@ 0x80
 8000e2e:	029b      	lsls	r3, r3, #10
 8000e30:	4013      	ands	r3, r2
 8000e32:	60fb      	str	r3, [r7, #12]
 8000e34:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000e36:	0021      	movs	r1, r4
 8000e38:	187b      	adds	r3, r7, r1
 8000e3a:	220c      	movs	r2, #12
 8000e3c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e3e:	187b      	adds	r3, r7, r1
 8000e40:	2202      	movs	r2, #2
 8000e42:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e44:	187b      	adds	r3, r7, r1
 8000e46:	2200      	movs	r2, #0
 8000e48:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e4a:	187b      	adds	r3, r7, r1
 8000e4c:	2203      	movs	r2, #3
 8000e4e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000e50:	187b      	adds	r3, r7, r1
 8000e52:	2201      	movs	r2, #1
 8000e54:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e56:	187a      	adds	r2, r7, r1
 8000e58:	2390      	movs	r3, #144	@ 0x90
 8000e5a:	05db      	lsls	r3, r3, #23
 8000e5c:	0011      	movs	r1, r2
 8000e5e:	0018      	movs	r0, r3
 8000e60:	f000 f9b4 	bl	80011cc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000e64:	46c0      	nop			@ (mov r8, r8)
 8000e66:	46bd      	mov	sp, r7
 8000e68:	b00b      	add	sp, #44	@ 0x2c
 8000e6a:	bd90      	pop	{r4, r7, pc}
 8000e6c:	40004400 	.word	0x40004400
 8000e70:	40021000 	.word	0x40021000

08000e74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e78:	46c0      	nop			@ (mov r8, r8)
 8000e7a:	e7fd      	b.n	8000e78 <NMI_Handler+0x4>

08000e7c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e80:	46c0      	nop			@ (mov r8, r8)
 8000e82:	e7fd      	b.n	8000e80 <HardFault_Handler+0x4>

08000e84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e88:	f000 f8d0 	bl	800102c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000e8c:	f004 f82a 	bl	8004ee4 <xTaskGetSchedulerState>
 8000e90:	0003      	movs	r3, r0
 8000e92:	2b01      	cmp	r3, #1
 8000e94:	d001      	beq.n	8000e9a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000e96:	f004 fadf 	bl	8005458 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e9a:	46c0      	nop			@ (mov r8, r8)
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b086      	sub	sp, #24
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ea8:	4a14      	ldr	r2, [pc, #80]	@ (8000efc <_sbrk+0x5c>)
 8000eaa:	4b15      	ldr	r3, [pc, #84]	@ (8000f00 <_sbrk+0x60>)
 8000eac:	1ad3      	subs	r3, r2, r3
 8000eae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000eb4:	4b13      	ldr	r3, [pc, #76]	@ (8000f04 <_sbrk+0x64>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d102      	bne.n	8000ec2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ebc:	4b11      	ldr	r3, [pc, #68]	@ (8000f04 <_sbrk+0x64>)
 8000ebe:	4a12      	ldr	r2, [pc, #72]	@ (8000f08 <_sbrk+0x68>)
 8000ec0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ec2:	4b10      	ldr	r3, [pc, #64]	@ (8000f04 <_sbrk+0x64>)
 8000ec4:	681a      	ldr	r2, [r3, #0]
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	18d3      	adds	r3, r2, r3
 8000eca:	693a      	ldr	r2, [r7, #16]
 8000ecc:	429a      	cmp	r2, r3
 8000ece:	d207      	bcs.n	8000ee0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ed0:	f004 fd6e 	bl	80059b0 <__errno>
 8000ed4:	0003      	movs	r3, r0
 8000ed6:	220c      	movs	r2, #12
 8000ed8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000eda:	2301      	movs	r3, #1
 8000edc:	425b      	negs	r3, r3
 8000ede:	e009      	b.n	8000ef4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ee0:	4b08      	ldr	r3, [pc, #32]	@ (8000f04 <_sbrk+0x64>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ee6:	4b07      	ldr	r3, [pc, #28]	@ (8000f04 <_sbrk+0x64>)
 8000ee8:	681a      	ldr	r2, [r3, #0]
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	18d2      	adds	r2, r2, r3
 8000eee:	4b05      	ldr	r3, [pc, #20]	@ (8000f04 <_sbrk+0x64>)
 8000ef0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000ef2:	68fb      	ldr	r3, [r7, #12]
}
 8000ef4:	0018      	movs	r0, r3
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	b006      	add	sp, #24
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	20001800 	.word	0x20001800
 8000f00:	00000400 	.word	0x00000400
 8000f04:	20000354 	.word	0x20000354
 8000f08:	20000de8 	.word	0x20000de8

08000f0c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000f10:	46c0      	nop			@ (mov r8, r8)
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
	...

08000f18 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f18:	4813      	ldr	r0, [pc, #76]	@ (8000f68 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f1a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f1c:	f7ff fff6 	bl	8000f0c <SystemInit>

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8000f20:	4812      	ldr	r0, [pc, #72]	@ (8000f6c <LoopForever+0x6>)
    LDR R1, [R0]
 8000f22:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000f24:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000f26:	4a12      	ldr	r2, [pc, #72]	@ (8000f70 <LoopForever+0xa>)
    CMP R1, R2
 8000f28:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000f2a:	d105      	bne.n	8000f38 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8000f2c:	4811      	ldr	r0, [pc, #68]	@ (8000f74 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000f2e:	4912      	ldr	r1, [pc, #72]	@ (8000f78 <LoopForever+0x12>)
    STR R1, [R0]
 8000f30:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000f32:	4812      	ldr	r0, [pc, #72]	@ (8000f7c <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000f34:	4912      	ldr	r1, [pc, #72]	@ (8000f80 <LoopForever+0x1a>)
    STR R1, [R0]
 8000f36:	6001      	str	r1, [r0, #0]

08000f38 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f38:	4812      	ldr	r0, [pc, #72]	@ (8000f84 <LoopForever+0x1e>)
  ldr r1, =_edata
 8000f3a:	4913      	ldr	r1, [pc, #76]	@ (8000f88 <LoopForever+0x22>)
  ldr r2, =_sidata
 8000f3c:	4a13      	ldr	r2, [pc, #76]	@ (8000f8c <LoopForever+0x26>)
  movs r3, #0
 8000f3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f40:	e002      	b.n	8000f48 <LoopCopyDataInit>

08000f42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f46:	3304      	adds	r3, #4

08000f48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f4c:	d3f9      	bcc.n	8000f42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f4e:	4a10      	ldr	r2, [pc, #64]	@ (8000f90 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000f50:	4c10      	ldr	r4, [pc, #64]	@ (8000f94 <LoopForever+0x2e>)
  movs r3, #0
 8000f52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f54:	e001      	b.n	8000f5a <LoopFillZerobss>

08000f56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f58:	3204      	adds	r2, #4

08000f5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f5c:	d3fb      	bcc.n	8000f56 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000f5e:	f004 fd2d 	bl	80059bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f62:	f7ff f987 	bl	8000274 <main>

08000f66 <LoopForever>:

LoopForever:
    b LoopForever
 8000f66:	e7fe      	b.n	8000f66 <LoopForever>
  ldr   r0, =_estack
 8000f68:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8000f6c:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000f70:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8000f74:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 8000f78:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000f7c:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000f80:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000f84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f88:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000f8c:	08006e54 	.word	0x08006e54
  ldr r2, =_sbss
 8000f90:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000f94:	20000de8 	.word	0x20000de8

08000f98 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f98:	e7fe      	b.n	8000f98 <ADC1_IRQHandler>
	...

08000f9c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fa0:	4b07      	ldr	r3, [pc, #28]	@ (8000fc0 <HAL_Init+0x24>)
 8000fa2:	681a      	ldr	r2, [r3, #0]
 8000fa4:	4b06      	ldr	r3, [pc, #24]	@ (8000fc0 <HAL_Init+0x24>)
 8000fa6:	2110      	movs	r1, #16
 8000fa8:	430a      	orrs	r2, r1
 8000faa:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000fac:	2003      	movs	r0, #3
 8000fae:	f000 f809 	bl	8000fc4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fb2:	f7ff fe8b 	bl	8000ccc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fb6:	2300      	movs	r3, #0
}
 8000fb8:	0018      	movs	r0, r3
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	46c0      	nop			@ (mov r8, r8)
 8000fc0:	40022000 	.word	0x40022000

08000fc4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fc4:	b590      	push	{r4, r7, lr}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fcc:	4b14      	ldr	r3, [pc, #80]	@ (8001020 <HAL_InitTick+0x5c>)
 8000fce:	681c      	ldr	r4, [r3, #0]
 8000fd0:	4b14      	ldr	r3, [pc, #80]	@ (8001024 <HAL_InitTick+0x60>)
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	0019      	movs	r1, r3
 8000fd6:	23fa      	movs	r3, #250	@ 0xfa
 8000fd8:	0098      	lsls	r0, r3, #2
 8000fda:	f7ff f8a7 	bl	800012c <__udivsi3>
 8000fde:	0003      	movs	r3, r0
 8000fe0:	0019      	movs	r1, r3
 8000fe2:	0020      	movs	r0, r4
 8000fe4:	f7ff f8a2 	bl	800012c <__udivsi3>
 8000fe8:	0003      	movs	r3, r0
 8000fea:	0018      	movs	r0, r3
 8000fec:	f000 f8e1 	bl	80011b2 <HAL_SYSTICK_Config>
 8000ff0:	1e03      	subs	r3, r0, #0
 8000ff2:	d001      	beq.n	8000ff8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	e00f      	b.n	8001018 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	2b03      	cmp	r3, #3
 8000ffc:	d80b      	bhi.n	8001016 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ffe:	6879      	ldr	r1, [r7, #4]
 8001000:	2301      	movs	r3, #1
 8001002:	425b      	negs	r3, r3
 8001004:	2200      	movs	r2, #0
 8001006:	0018      	movs	r0, r3
 8001008:	f000 f8be 	bl	8001188 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800100c:	4b06      	ldr	r3, [pc, #24]	@ (8001028 <HAL_InitTick+0x64>)
 800100e:	687a      	ldr	r2, [r7, #4]
 8001010:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001012:	2300      	movs	r3, #0
 8001014:	e000      	b.n	8001018 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001016:	2301      	movs	r3, #1
}
 8001018:	0018      	movs	r0, r3
 800101a:	46bd      	mov	sp, r7
 800101c:	b003      	add	sp, #12
 800101e:	bd90      	pop	{r4, r7, pc}
 8001020:	20000010 	.word	0x20000010
 8001024:	20000018 	.word	0x20000018
 8001028:	20000014 	.word	0x20000014

0800102c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001030:	4b05      	ldr	r3, [pc, #20]	@ (8001048 <HAL_IncTick+0x1c>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	001a      	movs	r2, r3
 8001036:	4b05      	ldr	r3, [pc, #20]	@ (800104c <HAL_IncTick+0x20>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	18d2      	adds	r2, r2, r3
 800103c:	4b03      	ldr	r3, [pc, #12]	@ (800104c <HAL_IncTick+0x20>)
 800103e:	601a      	str	r2, [r3, #0]
}
 8001040:	46c0      	nop			@ (mov r8, r8)
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	46c0      	nop			@ (mov r8, r8)
 8001048:	20000018 	.word	0x20000018
 800104c:	20000358 	.word	0x20000358

08001050 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	af00      	add	r7, sp, #0
  return uwTick;
 8001054:	4b02      	ldr	r3, [pc, #8]	@ (8001060 <HAL_GetTick+0x10>)
 8001056:	681b      	ldr	r3, [r3, #0]
}
 8001058:	0018      	movs	r0, r3
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	46c0      	nop			@ (mov r8, r8)
 8001060:	20000358 	.word	0x20000358

08001064 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001064:	b590      	push	{r4, r7, lr}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0
 800106a:	0002      	movs	r2, r0
 800106c:	6039      	str	r1, [r7, #0]
 800106e:	1dfb      	adds	r3, r7, #7
 8001070:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001072:	1dfb      	adds	r3, r7, #7
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	2b7f      	cmp	r3, #127	@ 0x7f
 8001078:	d828      	bhi.n	80010cc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800107a:	4a2f      	ldr	r2, [pc, #188]	@ (8001138 <__NVIC_SetPriority+0xd4>)
 800107c:	1dfb      	adds	r3, r7, #7
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	b25b      	sxtb	r3, r3
 8001082:	089b      	lsrs	r3, r3, #2
 8001084:	33c0      	adds	r3, #192	@ 0xc0
 8001086:	009b      	lsls	r3, r3, #2
 8001088:	589b      	ldr	r3, [r3, r2]
 800108a:	1dfa      	adds	r2, r7, #7
 800108c:	7812      	ldrb	r2, [r2, #0]
 800108e:	0011      	movs	r1, r2
 8001090:	2203      	movs	r2, #3
 8001092:	400a      	ands	r2, r1
 8001094:	00d2      	lsls	r2, r2, #3
 8001096:	21ff      	movs	r1, #255	@ 0xff
 8001098:	4091      	lsls	r1, r2
 800109a:	000a      	movs	r2, r1
 800109c:	43d2      	mvns	r2, r2
 800109e:	401a      	ands	r2, r3
 80010a0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	019b      	lsls	r3, r3, #6
 80010a6:	22ff      	movs	r2, #255	@ 0xff
 80010a8:	401a      	ands	r2, r3
 80010aa:	1dfb      	adds	r3, r7, #7
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	0018      	movs	r0, r3
 80010b0:	2303      	movs	r3, #3
 80010b2:	4003      	ands	r3, r0
 80010b4:	00db      	lsls	r3, r3, #3
 80010b6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010b8:	481f      	ldr	r0, [pc, #124]	@ (8001138 <__NVIC_SetPriority+0xd4>)
 80010ba:	1dfb      	adds	r3, r7, #7
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	b25b      	sxtb	r3, r3
 80010c0:	089b      	lsrs	r3, r3, #2
 80010c2:	430a      	orrs	r2, r1
 80010c4:	33c0      	adds	r3, #192	@ 0xc0
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80010ca:	e031      	b.n	8001130 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010cc:	4a1b      	ldr	r2, [pc, #108]	@ (800113c <__NVIC_SetPriority+0xd8>)
 80010ce:	1dfb      	adds	r3, r7, #7
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	0019      	movs	r1, r3
 80010d4:	230f      	movs	r3, #15
 80010d6:	400b      	ands	r3, r1
 80010d8:	3b08      	subs	r3, #8
 80010da:	089b      	lsrs	r3, r3, #2
 80010dc:	3306      	adds	r3, #6
 80010de:	009b      	lsls	r3, r3, #2
 80010e0:	18d3      	adds	r3, r2, r3
 80010e2:	3304      	adds	r3, #4
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	1dfa      	adds	r2, r7, #7
 80010e8:	7812      	ldrb	r2, [r2, #0]
 80010ea:	0011      	movs	r1, r2
 80010ec:	2203      	movs	r2, #3
 80010ee:	400a      	ands	r2, r1
 80010f0:	00d2      	lsls	r2, r2, #3
 80010f2:	21ff      	movs	r1, #255	@ 0xff
 80010f4:	4091      	lsls	r1, r2
 80010f6:	000a      	movs	r2, r1
 80010f8:	43d2      	mvns	r2, r2
 80010fa:	401a      	ands	r2, r3
 80010fc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	019b      	lsls	r3, r3, #6
 8001102:	22ff      	movs	r2, #255	@ 0xff
 8001104:	401a      	ands	r2, r3
 8001106:	1dfb      	adds	r3, r7, #7
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	0018      	movs	r0, r3
 800110c:	2303      	movs	r3, #3
 800110e:	4003      	ands	r3, r0
 8001110:	00db      	lsls	r3, r3, #3
 8001112:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001114:	4809      	ldr	r0, [pc, #36]	@ (800113c <__NVIC_SetPriority+0xd8>)
 8001116:	1dfb      	adds	r3, r7, #7
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	001c      	movs	r4, r3
 800111c:	230f      	movs	r3, #15
 800111e:	4023      	ands	r3, r4
 8001120:	3b08      	subs	r3, #8
 8001122:	089b      	lsrs	r3, r3, #2
 8001124:	430a      	orrs	r2, r1
 8001126:	3306      	adds	r3, #6
 8001128:	009b      	lsls	r3, r3, #2
 800112a:	18c3      	adds	r3, r0, r3
 800112c:	3304      	adds	r3, #4
 800112e:	601a      	str	r2, [r3, #0]
}
 8001130:	46c0      	nop			@ (mov r8, r8)
 8001132:	46bd      	mov	sp, r7
 8001134:	b003      	add	sp, #12
 8001136:	bd90      	pop	{r4, r7, pc}
 8001138:	e000e100 	.word	0xe000e100
 800113c:	e000ed00 	.word	0xe000ed00

08001140 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	1e5a      	subs	r2, r3, #1
 800114c:	2380      	movs	r3, #128	@ 0x80
 800114e:	045b      	lsls	r3, r3, #17
 8001150:	429a      	cmp	r2, r3
 8001152:	d301      	bcc.n	8001158 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001154:	2301      	movs	r3, #1
 8001156:	e010      	b.n	800117a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001158:	4b0a      	ldr	r3, [pc, #40]	@ (8001184 <SysTick_Config+0x44>)
 800115a:	687a      	ldr	r2, [r7, #4]
 800115c:	3a01      	subs	r2, #1
 800115e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001160:	2301      	movs	r3, #1
 8001162:	425b      	negs	r3, r3
 8001164:	2103      	movs	r1, #3
 8001166:	0018      	movs	r0, r3
 8001168:	f7ff ff7c 	bl	8001064 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800116c:	4b05      	ldr	r3, [pc, #20]	@ (8001184 <SysTick_Config+0x44>)
 800116e:	2200      	movs	r2, #0
 8001170:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001172:	4b04      	ldr	r3, [pc, #16]	@ (8001184 <SysTick_Config+0x44>)
 8001174:	2207      	movs	r2, #7
 8001176:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001178:	2300      	movs	r3, #0
}
 800117a:	0018      	movs	r0, r3
 800117c:	46bd      	mov	sp, r7
 800117e:	b002      	add	sp, #8
 8001180:	bd80      	pop	{r7, pc}
 8001182:	46c0      	nop			@ (mov r8, r8)
 8001184:	e000e010 	.word	0xe000e010

08001188 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0
 800118e:	60b9      	str	r1, [r7, #8]
 8001190:	607a      	str	r2, [r7, #4]
 8001192:	210f      	movs	r1, #15
 8001194:	187b      	adds	r3, r7, r1
 8001196:	1c02      	adds	r2, r0, #0
 8001198:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800119a:	68ba      	ldr	r2, [r7, #8]
 800119c:	187b      	adds	r3, r7, r1
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	b25b      	sxtb	r3, r3
 80011a2:	0011      	movs	r1, r2
 80011a4:	0018      	movs	r0, r3
 80011a6:	f7ff ff5d 	bl	8001064 <__NVIC_SetPriority>
}
 80011aa:	46c0      	nop			@ (mov r8, r8)
 80011ac:	46bd      	mov	sp, r7
 80011ae:	b004      	add	sp, #16
 80011b0:	bd80      	pop	{r7, pc}

080011b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011b2:	b580      	push	{r7, lr}
 80011b4:	b082      	sub	sp, #8
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	0018      	movs	r0, r3
 80011be:	f7ff ffbf 	bl	8001140 <SysTick_Config>
 80011c2:	0003      	movs	r3, r0
}
 80011c4:	0018      	movs	r0, r3
 80011c6:	46bd      	mov	sp, r7
 80011c8:	b002      	add	sp, #8
 80011ca:	bd80      	pop	{r7, pc}

080011cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b086      	sub	sp, #24
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
 80011d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80011d6:	2300      	movs	r3, #0
 80011d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011da:	e14f      	b.n	800147c <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	2101      	movs	r1, #1
 80011e2:	697a      	ldr	r2, [r7, #20]
 80011e4:	4091      	lsls	r1, r2
 80011e6:	000a      	movs	r2, r1
 80011e8:	4013      	ands	r3, r2
 80011ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d100      	bne.n	80011f4 <HAL_GPIO_Init+0x28>
 80011f2:	e140      	b.n	8001476 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	2203      	movs	r2, #3
 80011fa:	4013      	ands	r3, r2
 80011fc:	2b01      	cmp	r3, #1
 80011fe:	d005      	beq.n	800120c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	2203      	movs	r2, #3
 8001206:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001208:	2b02      	cmp	r3, #2
 800120a:	d130      	bne.n	800126e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	689b      	ldr	r3, [r3, #8]
 8001210:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	005b      	lsls	r3, r3, #1
 8001216:	2203      	movs	r2, #3
 8001218:	409a      	lsls	r2, r3
 800121a:	0013      	movs	r3, r2
 800121c:	43da      	mvns	r2, r3
 800121e:	693b      	ldr	r3, [r7, #16]
 8001220:	4013      	ands	r3, r2
 8001222:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	68da      	ldr	r2, [r3, #12]
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	409a      	lsls	r2, r3
 800122e:	0013      	movs	r3, r2
 8001230:	693a      	ldr	r2, [r7, #16]
 8001232:	4313      	orrs	r3, r2
 8001234:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	693a      	ldr	r2, [r7, #16]
 800123a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001242:	2201      	movs	r2, #1
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	409a      	lsls	r2, r3
 8001248:	0013      	movs	r3, r2
 800124a:	43da      	mvns	r2, r3
 800124c:	693b      	ldr	r3, [r7, #16]
 800124e:	4013      	ands	r3, r2
 8001250:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	091b      	lsrs	r3, r3, #4
 8001258:	2201      	movs	r2, #1
 800125a:	401a      	ands	r2, r3
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	409a      	lsls	r2, r3
 8001260:	0013      	movs	r3, r2
 8001262:	693a      	ldr	r2, [r7, #16]
 8001264:	4313      	orrs	r3, r2
 8001266:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	693a      	ldr	r2, [r7, #16]
 800126c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	2203      	movs	r2, #3
 8001274:	4013      	ands	r3, r2
 8001276:	2b03      	cmp	r3, #3
 8001278:	d017      	beq.n	80012aa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	68db      	ldr	r3, [r3, #12]
 800127e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	005b      	lsls	r3, r3, #1
 8001284:	2203      	movs	r2, #3
 8001286:	409a      	lsls	r2, r3
 8001288:	0013      	movs	r3, r2
 800128a:	43da      	mvns	r2, r3
 800128c:	693b      	ldr	r3, [r7, #16]
 800128e:	4013      	ands	r3, r2
 8001290:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	689a      	ldr	r2, [r3, #8]
 8001296:	697b      	ldr	r3, [r7, #20]
 8001298:	005b      	lsls	r3, r3, #1
 800129a:	409a      	lsls	r2, r3
 800129c:	0013      	movs	r3, r2
 800129e:	693a      	ldr	r2, [r7, #16]
 80012a0:	4313      	orrs	r3, r2
 80012a2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	693a      	ldr	r2, [r7, #16]
 80012a8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	2203      	movs	r2, #3
 80012b0:	4013      	ands	r3, r2
 80012b2:	2b02      	cmp	r3, #2
 80012b4:	d123      	bne.n	80012fe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	08da      	lsrs	r2, r3, #3
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	3208      	adds	r2, #8
 80012be:	0092      	lsls	r2, r2, #2
 80012c0:	58d3      	ldr	r3, [r2, r3]
 80012c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80012c4:	697b      	ldr	r3, [r7, #20]
 80012c6:	2207      	movs	r2, #7
 80012c8:	4013      	ands	r3, r2
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	220f      	movs	r2, #15
 80012ce:	409a      	lsls	r2, r3
 80012d0:	0013      	movs	r3, r2
 80012d2:	43da      	mvns	r2, r3
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	4013      	ands	r3, r2
 80012d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	691a      	ldr	r2, [r3, #16]
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	2107      	movs	r1, #7
 80012e2:	400b      	ands	r3, r1
 80012e4:	009b      	lsls	r3, r3, #2
 80012e6:	409a      	lsls	r2, r3
 80012e8:	0013      	movs	r3, r2
 80012ea:	693a      	ldr	r2, [r7, #16]
 80012ec:	4313      	orrs	r3, r2
 80012ee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	08da      	lsrs	r2, r3, #3
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	3208      	adds	r2, #8
 80012f8:	0092      	lsls	r2, r2, #2
 80012fa:	6939      	ldr	r1, [r7, #16]
 80012fc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	005b      	lsls	r3, r3, #1
 8001308:	2203      	movs	r2, #3
 800130a:	409a      	lsls	r2, r3
 800130c:	0013      	movs	r3, r2
 800130e:	43da      	mvns	r2, r3
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	4013      	ands	r3, r2
 8001314:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	2203      	movs	r2, #3
 800131c:	401a      	ands	r2, r3
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	005b      	lsls	r3, r3, #1
 8001322:	409a      	lsls	r2, r3
 8001324:	0013      	movs	r3, r2
 8001326:	693a      	ldr	r2, [r7, #16]
 8001328:	4313      	orrs	r3, r2
 800132a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	693a      	ldr	r2, [r7, #16]
 8001330:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	685a      	ldr	r2, [r3, #4]
 8001336:	23c0      	movs	r3, #192	@ 0xc0
 8001338:	029b      	lsls	r3, r3, #10
 800133a:	4013      	ands	r3, r2
 800133c:	d100      	bne.n	8001340 <HAL_GPIO_Init+0x174>
 800133e:	e09a      	b.n	8001476 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001340:	4b54      	ldr	r3, [pc, #336]	@ (8001494 <HAL_GPIO_Init+0x2c8>)
 8001342:	699a      	ldr	r2, [r3, #24]
 8001344:	4b53      	ldr	r3, [pc, #332]	@ (8001494 <HAL_GPIO_Init+0x2c8>)
 8001346:	2101      	movs	r1, #1
 8001348:	430a      	orrs	r2, r1
 800134a:	619a      	str	r2, [r3, #24]
 800134c:	4b51      	ldr	r3, [pc, #324]	@ (8001494 <HAL_GPIO_Init+0x2c8>)
 800134e:	699b      	ldr	r3, [r3, #24]
 8001350:	2201      	movs	r2, #1
 8001352:	4013      	ands	r3, r2
 8001354:	60bb      	str	r3, [r7, #8]
 8001356:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001358:	4a4f      	ldr	r2, [pc, #316]	@ (8001498 <HAL_GPIO_Init+0x2cc>)
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	089b      	lsrs	r3, r3, #2
 800135e:	3302      	adds	r3, #2
 8001360:	009b      	lsls	r3, r3, #2
 8001362:	589b      	ldr	r3, [r3, r2]
 8001364:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	2203      	movs	r2, #3
 800136a:	4013      	ands	r3, r2
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	220f      	movs	r2, #15
 8001370:	409a      	lsls	r2, r3
 8001372:	0013      	movs	r3, r2
 8001374:	43da      	mvns	r2, r3
 8001376:	693b      	ldr	r3, [r7, #16]
 8001378:	4013      	ands	r3, r2
 800137a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800137c:	687a      	ldr	r2, [r7, #4]
 800137e:	2390      	movs	r3, #144	@ 0x90
 8001380:	05db      	lsls	r3, r3, #23
 8001382:	429a      	cmp	r2, r3
 8001384:	d013      	beq.n	80013ae <HAL_GPIO_Init+0x1e2>
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	4a44      	ldr	r2, [pc, #272]	@ (800149c <HAL_GPIO_Init+0x2d0>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d00d      	beq.n	80013aa <HAL_GPIO_Init+0x1de>
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	4a43      	ldr	r2, [pc, #268]	@ (80014a0 <HAL_GPIO_Init+0x2d4>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d007      	beq.n	80013a6 <HAL_GPIO_Init+0x1da>
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	4a42      	ldr	r2, [pc, #264]	@ (80014a4 <HAL_GPIO_Init+0x2d8>)
 800139a:	4293      	cmp	r3, r2
 800139c:	d101      	bne.n	80013a2 <HAL_GPIO_Init+0x1d6>
 800139e:	2303      	movs	r3, #3
 80013a0:	e006      	b.n	80013b0 <HAL_GPIO_Init+0x1e4>
 80013a2:	2305      	movs	r3, #5
 80013a4:	e004      	b.n	80013b0 <HAL_GPIO_Init+0x1e4>
 80013a6:	2302      	movs	r3, #2
 80013a8:	e002      	b.n	80013b0 <HAL_GPIO_Init+0x1e4>
 80013aa:	2301      	movs	r3, #1
 80013ac:	e000      	b.n	80013b0 <HAL_GPIO_Init+0x1e4>
 80013ae:	2300      	movs	r3, #0
 80013b0:	697a      	ldr	r2, [r7, #20]
 80013b2:	2103      	movs	r1, #3
 80013b4:	400a      	ands	r2, r1
 80013b6:	0092      	lsls	r2, r2, #2
 80013b8:	4093      	lsls	r3, r2
 80013ba:	693a      	ldr	r2, [r7, #16]
 80013bc:	4313      	orrs	r3, r2
 80013be:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80013c0:	4935      	ldr	r1, [pc, #212]	@ (8001498 <HAL_GPIO_Init+0x2cc>)
 80013c2:	697b      	ldr	r3, [r7, #20]
 80013c4:	089b      	lsrs	r3, r3, #2
 80013c6:	3302      	adds	r3, #2
 80013c8:	009b      	lsls	r3, r3, #2
 80013ca:	693a      	ldr	r2, [r7, #16]
 80013cc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013ce:	4b36      	ldr	r3, [pc, #216]	@ (80014a8 <HAL_GPIO_Init+0x2dc>)
 80013d0:	689b      	ldr	r3, [r3, #8]
 80013d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	43da      	mvns	r2, r3
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	4013      	ands	r3, r2
 80013dc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	685a      	ldr	r2, [r3, #4]
 80013e2:	2380      	movs	r3, #128	@ 0x80
 80013e4:	035b      	lsls	r3, r3, #13
 80013e6:	4013      	ands	r3, r2
 80013e8:	d003      	beq.n	80013f2 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80013ea:	693a      	ldr	r2, [r7, #16]
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	4313      	orrs	r3, r2
 80013f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80013f2:	4b2d      	ldr	r3, [pc, #180]	@ (80014a8 <HAL_GPIO_Init+0x2dc>)
 80013f4:	693a      	ldr	r2, [r7, #16]
 80013f6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80013f8:	4b2b      	ldr	r3, [pc, #172]	@ (80014a8 <HAL_GPIO_Init+0x2dc>)
 80013fa:	68db      	ldr	r3, [r3, #12]
 80013fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	43da      	mvns	r2, r3
 8001402:	693b      	ldr	r3, [r7, #16]
 8001404:	4013      	ands	r3, r2
 8001406:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	685a      	ldr	r2, [r3, #4]
 800140c:	2380      	movs	r3, #128	@ 0x80
 800140e:	039b      	lsls	r3, r3, #14
 8001410:	4013      	ands	r3, r2
 8001412:	d003      	beq.n	800141c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001414:	693a      	ldr	r2, [r7, #16]
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	4313      	orrs	r3, r2
 800141a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800141c:	4b22      	ldr	r3, [pc, #136]	@ (80014a8 <HAL_GPIO_Init+0x2dc>)
 800141e:	693a      	ldr	r2, [r7, #16]
 8001420:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001422:	4b21      	ldr	r3, [pc, #132]	@ (80014a8 <HAL_GPIO_Init+0x2dc>)
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	43da      	mvns	r2, r3
 800142c:	693b      	ldr	r3, [r7, #16]
 800142e:	4013      	ands	r3, r2
 8001430:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	685a      	ldr	r2, [r3, #4]
 8001436:	2380      	movs	r3, #128	@ 0x80
 8001438:	029b      	lsls	r3, r3, #10
 800143a:	4013      	ands	r3, r2
 800143c:	d003      	beq.n	8001446 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800143e:	693a      	ldr	r2, [r7, #16]
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	4313      	orrs	r3, r2
 8001444:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001446:	4b18      	ldr	r3, [pc, #96]	@ (80014a8 <HAL_GPIO_Init+0x2dc>)
 8001448:	693a      	ldr	r2, [r7, #16]
 800144a:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 800144c:	4b16      	ldr	r3, [pc, #88]	@ (80014a8 <HAL_GPIO_Init+0x2dc>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	43da      	mvns	r2, r3
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	4013      	ands	r3, r2
 800145a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	685a      	ldr	r2, [r3, #4]
 8001460:	2380      	movs	r3, #128	@ 0x80
 8001462:	025b      	lsls	r3, r3, #9
 8001464:	4013      	ands	r3, r2
 8001466:	d003      	beq.n	8001470 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001468:	693a      	ldr	r2, [r7, #16]
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	4313      	orrs	r3, r2
 800146e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001470:	4b0d      	ldr	r3, [pc, #52]	@ (80014a8 <HAL_GPIO_Init+0x2dc>)
 8001472:	693a      	ldr	r2, [r7, #16]
 8001474:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	3301      	adds	r3, #1
 800147a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	681a      	ldr	r2, [r3, #0]
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	40da      	lsrs	r2, r3
 8001484:	1e13      	subs	r3, r2, #0
 8001486:	d000      	beq.n	800148a <HAL_GPIO_Init+0x2be>
 8001488:	e6a8      	b.n	80011dc <HAL_GPIO_Init+0x10>
  } 
}
 800148a:	46c0      	nop			@ (mov r8, r8)
 800148c:	46c0      	nop			@ (mov r8, r8)
 800148e:	46bd      	mov	sp, r7
 8001490:	b006      	add	sp, #24
 8001492:	bd80      	pop	{r7, pc}
 8001494:	40021000 	.word	0x40021000
 8001498:	40010000 	.word	0x40010000
 800149c:	48000400 	.word	0x48000400
 80014a0:	48000800 	.word	0x48000800
 80014a4:	48000c00 	.word	0x48000c00
 80014a8:	40010400 	.word	0x40010400

080014ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
 80014b4:	0008      	movs	r0, r1
 80014b6:	0011      	movs	r1, r2
 80014b8:	1cbb      	adds	r3, r7, #2
 80014ba:	1c02      	adds	r2, r0, #0
 80014bc:	801a      	strh	r2, [r3, #0]
 80014be:	1c7b      	adds	r3, r7, #1
 80014c0:	1c0a      	adds	r2, r1, #0
 80014c2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80014c4:	1c7b      	adds	r3, r7, #1
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d004      	beq.n	80014d6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80014cc:	1cbb      	adds	r3, r7, #2
 80014ce:	881a      	ldrh	r2, [r3, #0]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80014d4:	e003      	b.n	80014de <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80014d6:	1cbb      	adds	r3, r7, #2
 80014d8:	881a      	ldrh	r2, [r3, #0]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80014de:	46c0      	nop			@ (mov r8, r8)
 80014e0:	46bd      	mov	sp, r7
 80014e2:	b002      	add	sp, #8
 80014e4:	bd80      	pop	{r7, pc}
	...

080014e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b088      	sub	sp, #32
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d101      	bne.n	80014fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80014f6:	2301      	movs	r3, #1
 80014f8:	e305      	b.n	8001b06 <HAL_RCC_OscConfig+0x61e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	2201      	movs	r2, #1
 8001500:	4013      	ands	r3, r2
 8001502:	d100      	bne.n	8001506 <HAL_RCC_OscConfig+0x1e>
 8001504:	e08d      	b.n	8001622 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001506:	4bc5      	ldr	r3, [pc, #788]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	220c      	movs	r2, #12
 800150c:	4013      	ands	r3, r2
 800150e:	2b04      	cmp	r3, #4
 8001510:	d00e      	beq.n	8001530 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001512:	4bc2      	ldr	r3, [pc, #776]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	220c      	movs	r2, #12
 8001518:	4013      	ands	r3, r2
 800151a:	2b08      	cmp	r3, #8
 800151c:	d116      	bne.n	800154c <HAL_RCC_OscConfig+0x64>
 800151e:	4bbf      	ldr	r3, [pc, #764]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 8001520:	685a      	ldr	r2, [r3, #4]
 8001522:	23c0      	movs	r3, #192	@ 0xc0
 8001524:	025b      	lsls	r3, r3, #9
 8001526:	401a      	ands	r2, r3
 8001528:	2380      	movs	r3, #128	@ 0x80
 800152a:	025b      	lsls	r3, r3, #9
 800152c:	429a      	cmp	r2, r3
 800152e:	d10d      	bne.n	800154c <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001530:	4bba      	ldr	r3, [pc, #744]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	2380      	movs	r3, #128	@ 0x80
 8001536:	029b      	lsls	r3, r3, #10
 8001538:	4013      	ands	r3, r2
 800153a:	d100      	bne.n	800153e <HAL_RCC_OscConfig+0x56>
 800153c:	e070      	b.n	8001620 <HAL_RCC_OscConfig+0x138>
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d000      	beq.n	8001548 <HAL_RCC_OscConfig+0x60>
 8001546:	e06b      	b.n	8001620 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001548:	2301      	movs	r3, #1
 800154a:	e2dc      	b.n	8001b06 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	2b01      	cmp	r3, #1
 8001552:	d107      	bne.n	8001564 <HAL_RCC_OscConfig+0x7c>
 8001554:	4bb1      	ldr	r3, [pc, #708]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 8001556:	681a      	ldr	r2, [r3, #0]
 8001558:	4bb0      	ldr	r3, [pc, #704]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 800155a:	2180      	movs	r1, #128	@ 0x80
 800155c:	0249      	lsls	r1, r1, #9
 800155e:	430a      	orrs	r2, r1
 8001560:	601a      	str	r2, [r3, #0]
 8001562:	e02f      	b.n	80015c4 <HAL_RCC_OscConfig+0xdc>
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d10c      	bne.n	8001586 <HAL_RCC_OscConfig+0x9e>
 800156c:	4bab      	ldr	r3, [pc, #684]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	4baa      	ldr	r3, [pc, #680]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 8001572:	49ab      	ldr	r1, [pc, #684]	@ (8001820 <HAL_RCC_OscConfig+0x338>)
 8001574:	400a      	ands	r2, r1
 8001576:	601a      	str	r2, [r3, #0]
 8001578:	4ba8      	ldr	r3, [pc, #672]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	4ba7      	ldr	r3, [pc, #668]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 800157e:	49a9      	ldr	r1, [pc, #676]	@ (8001824 <HAL_RCC_OscConfig+0x33c>)
 8001580:	400a      	ands	r2, r1
 8001582:	601a      	str	r2, [r3, #0]
 8001584:	e01e      	b.n	80015c4 <HAL_RCC_OscConfig+0xdc>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	2b05      	cmp	r3, #5
 800158c:	d10e      	bne.n	80015ac <HAL_RCC_OscConfig+0xc4>
 800158e:	4ba3      	ldr	r3, [pc, #652]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	4ba2      	ldr	r3, [pc, #648]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 8001594:	2180      	movs	r1, #128	@ 0x80
 8001596:	02c9      	lsls	r1, r1, #11
 8001598:	430a      	orrs	r2, r1
 800159a:	601a      	str	r2, [r3, #0]
 800159c:	4b9f      	ldr	r3, [pc, #636]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 800159e:	681a      	ldr	r2, [r3, #0]
 80015a0:	4b9e      	ldr	r3, [pc, #632]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 80015a2:	2180      	movs	r1, #128	@ 0x80
 80015a4:	0249      	lsls	r1, r1, #9
 80015a6:	430a      	orrs	r2, r1
 80015a8:	601a      	str	r2, [r3, #0]
 80015aa:	e00b      	b.n	80015c4 <HAL_RCC_OscConfig+0xdc>
 80015ac:	4b9b      	ldr	r3, [pc, #620]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	4b9a      	ldr	r3, [pc, #616]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 80015b2:	499b      	ldr	r1, [pc, #620]	@ (8001820 <HAL_RCC_OscConfig+0x338>)
 80015b4:	400a      	ands	r2, r1
 80015b6:	601a      	str	r2, [r3, #0]
 80015b8:	4b98      	ldr	r3, [pc, #608]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	4b97      	ldr	r3, [pc, #604]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 80015be:	4999      	ldr	r1, [pc, #612]	@ (8001824 <HAL_RCC_OscConfig+0x33c>)
 80015c0:	400a      	ands	r2, r1
 80015c2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d014      	beq.n	80015f6 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015cc:	f7ff fd40 	bl	8001050 <HAL_GetTick>
 80015d0:	0003      	movs	r3, r0
 80015d2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015d4:	e008      	b.n	80015e8 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015d6:	f7ff fd3b 	bl	8001050 <HAL_GetTick>
 80015da:	0002      	movs	r2, r0
 80015dc:	69bb      	ldr	r3, [r7, #24]
 80015de:	1ad3      	subs	r3, r2, r3
 80015e0:	2b64      	cmp	r3, #100	@ 0x64
 80015e2:	d901      	bls.n	80015e8 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80015e4:	2303      	movs	r3, #3
 80015e6:	e28e      	b.n	8001b06 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015e8:	4b8c      	ldr	r3, [pc, #560]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	2380      	movs	r3, #128	@ 0x80
 80015ee:	029b      	lsls	r3, r3, #10
 80015f0:	4013      	ands	r3, r2
 80015f2:	d0f0      	beq.n	80015d6 <HAL_RCC_OscConfig+0xee>
 80015f4:	e015      	b.n	8001622 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f6:	f7ff fd2b 	bl	8001050 <HAL_GetTick>
 80015fa:	0003      	movs	r3, r0
 80015fc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015fe:	e008      	b.n	8001612 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001600:	f7ff fd26 	bl	8001050 <HAL_GetTick>
 8001604:	0002      	movs	r2, r0
 8001606:	69bb      	ldr	r3, [r7, #24]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	2b64      	cmp	r3, #100	@ 0x64
 800160c:	d901      	bls.n	8001612 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e279      	b.n	8001b06 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001612:	4b82      	ldr	r3, [pc, #520]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	2380      	movs	r3, #128	@ 0x80
 8001618:	029b      	lsls	r3, r3, #10
 800161a:	4013      	ands	r3, r2
 800161c:	d1f0      	bne.n	8001600 <HAL_RCC_OscConfig+0x118>
 800161e:	e000      	b.n	8001622 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001620:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	2202      	movs	r2, #2
 8001628:	4013      	ands	r3, r2
 800162a:	d100      	bne.n	800162e <HAL_RCC_OscConfig+0x146>
 800162c:	e06c      	b.n	8001708 <HAL_RCC_OscConfig+0x220>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800162e:	4b7b      	ldr	r3, [pc, #492]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	220c      	movs	r2, #12
 8001634:	4013      	ands	r3, r2
 8001636:	d00e      	beq.n	8001656 <HAL_RCC_OscConfig+0x16e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001638:	4b78      	ldr	r3, [pc, #480]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	220c      	movs	r2, #12
 800163e:	4013      	ands	r3, r2
 8001640:	2b08      	cmp	r3, #8
 8001642:	d11f      	bne.n	8001684 <HAL_RCC_OscConfig+0x19c>
 8001644:	4b75      	ldr	r3, [pc, #468]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 8001646:	685a      	ldr	r2, [r3, #4]
 8001648:	23c0      	movs	r3, #192	@ 0xc0
 800164a:	025b      	lsls	r3, r3, #9
 800164c:	401a      	ands	r2, r3
 800164e:	2380      	movs	r3, #128	@ 0x80
 8001650:	021b      	lsls	r3, r3, #8
 8001652:	429a      	cmp	r2, r3
 8001654:	d116      	bne.n	8001684 <HAL_RCC_OscConfig+0x19c>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001656:	4b71      	ldr	r3, [pc, #452]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	2202      	movs	r2, #2
 800165c:	4013      	ands	r3, r2
 800165e:	d005      	beq.n	800166c <HAL_RCC_OscConfig+0x184>
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	68db      	ldr	r3, [r3, #12]
 8001664:	2b01      	cmp	r3, #1
 8001666:	d001      	beq.n	800166c <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	e24c      	b.n	8001b06 <HAL_RCC_OscConfig+0x61e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800166c:	4b6b      	ldr	r3, [pc, #428]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	22f8      	movs	r2, #248	@ 0xf8
 8001672:	4393      	bics	r3, r2
 8001674:	0019      	movs	r1, r3
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	691b      	ldr	r3, [r3, #16]
 800167a:	00da      	lsls	r2, r3, #3
 800167c:	4b67      	ldr	r3, [pc, #412]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 800167e:	430a      	orrs	r2, r1
 8001680:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001682:	e041      	b.n	8001708 <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	68db      	ldr	r3, [r3, #12]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d024      	beq.n	80016d6 <HAL_RCC_OscConfig+0x1ee>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800168c:	4b63      	ldr	r3, [pc, #396]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	4b62      	ldr	r3, [pc, #392]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 8001692:	2101      	movs	r1, #1
 8001694:	430a      	orrs	r2, r1
 8001696:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001698:	f7ff fcda 	bl	8001050 <HAL_GetTick>
 800169c:	0003      	movs	r3, r0
 800169e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016a0:	e008      	b.n	80016b4 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016a2:	f7ff fcd5 	bl	8001050 <HAL_GetTick>
 80016a6:	0002      	movs	r2, r0
 80016a8:	69bb      	ldr	r3, [r7, #24]
 80016aa:	1ad3      	subs	r3, r2, r3
 80016ac:	2b02      	cmp	r3, #2
 80016ae:	d901      	bls.n	80016b4 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80016b0:	2303      	movs	r3, #3
 80016b2:	e228      	b.n	8001b06 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016b4:	4b59      	ldr	r3, [pc, #356]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	2202      	movs	r2, #2
 80016ba:	4013      	ands	r3, r2
 80016bc:	d0f1      	beq.n	80016a2 <HAL_RCC_OscConfig+0x1ba>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016be:	4b57      	ldr	r3, [pc, #348]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	22f8      	movs	r2, #248	@ 0xf8
 80016c4:	4393      	bics	r3, r2
 80016c6:	0019      	movs	r1, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	691b      	ldr	r3, [r3, #16]
 80016cc:	00da      	lsls	r2, r3, #3
 80016ce:	4b53      	ldr	r3, [pc, #332]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 80016d0:	430a      	orrs	r2, r1
 80016d2:	601a      	str	r2, [r3, #0]
 80016d4:	e018      	b.n	8001708 <HAL_RCC_OscConfig+0x220>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016d6:	4b51      	ldr	r3, [pc, #324]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	4b50      	ldr	r3, [pc, #320]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 80016dc:	2101      	movs	r1, #1
 80016de:	438a      	bics	r2, r1
 80016e0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016e2:	f7ff fcb5 	bl	8001050 <HAL_GetTick>
 80016e6:	0003      	movs	r3, r0
 80016e8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016ea:	e008      	b.n	80016fe <HAL_RCC_OscConfig+0x216>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016ec:	f7ff fcb0 	bl	8001050 <HAL_GetTick>
 80016f0:	0002      	movs	r2, r0
 80016f2:	69bb      	ldr	r3, [r7, #24]
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	2b02      	cmp	r3, #2
 80016f8:	d901      	bls.n	80016fe <HAL_RCC_OscConfig+0x216>
          {
            return HAL_TIMEOUT;
 80016fa:	2303      	movs	r3, #3
 80016fc:	e203      	b.n	8001b06 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016fe:	4b47      	ldr	r3, [pc, #284]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	2202      	movs	r2, #2
 8001704:	4013      	ands	r3, r2
 8001706:	d1f1      	bne.n	80016ec <HAL_RCC_OscConfig+0x204>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	2208      	movs	r2, #8
 800170e:	4013      	ands	r3, r2
 8001710:	d036      	beq.n	8001780 <HAL_RCC_OscConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	69db      	ldr	r3, [r3, #28]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d019      	beq.n	800174e <HAL_RCC_OscConfig+0x266>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800171a:	4b40      	ldr	r3, [pc, #256]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 800171c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800171e:	4b3f      	ldr	r3, [pc, #252]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 8001720:	2101      	movs	r1, #1
 8001722:	430a      	orrs	r2, r1
 8001724:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001726:	f7ff fc93 	bl	8001050 <HAL_GetTick>
 800172a:	0003      	movs	r3, r0
 800172c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800172e:	e008      	b.n	8001742 <HAL_RCC_OscConfig+0x25a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001730:	f7ff fc8e 	bl	8001050 <HAL_GetTick>
 8001734:	0002      	movs	r2, r0
 8001736:	69bb      	ldr	r3, [r7, #24]
 8001738:	1ad3      	subs	r3, r2, r3
 800173a:	2b02      	cmp	r3, #2
 800173c:	d901      	bls.n	8001742 <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_TIMEOUT;
 800173e:	2303      	movs	r3, #3
 8001740:	e1e1      	b.n	8001b06 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001742:	4b36      	ldr	r3, [pc, #216]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 8001744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001746:	2202      	movs	r2, #2
 8001748:	4013      	ands	r3, r2
 800174a:	d0f1      	beq.n	8001730 <HAL_RCC_OscConfig+0x248>
 800174c:	e018      	b.n	8001780 <HAL_RCC_OscConfig+0x298>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800174e:	4b33      	ldr	r3, [pc, #204]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 8001750:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001752:	4b32      	ldr	r3, [pc, #200]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 8001754:	2101      	movs	r1, #1
 8001756:	438a      	bics	r2, r1
 8001758:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800175a:	f7ff fc79 	bl	8001050 <HAL_GetTick>
 800175e:	0003      	movs	r3, r0
 8001760:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001762:	e008      	b.n	8001776 <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001764:	f7ff fc74 	bl	8001050 <HAL_GetTick>
 8001768:	0002      	movs	r2, r0
 800176a:	69bb      	ldr	r3, [r7, #24]
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	2b02      	cmp	r3, #2
 8001770:	d901      	bls.n	8001776 <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 8001772:	2303      	movs	r3, #3
 8001774:	e1c7      	b.n	8001b06 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001776:	4b29      	ldr	r3, [pc, #164]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 8001778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800177a:	2202      	movs	r2, #2
 800177c:	4013      	ands	r3, r2
 800177e:	d1f1      	bne.n	8001764 <HAL_RCC_OscConfig+0x27c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	2204      	movs	r2, #4
 8001786:	4013      	ands	r3, r2
 8001788:	d100      	bne.n	800178c <HAL_RCC_OscConfig+0x2a4>
 800178a:	e0b5      	b.n	80018f8 <HAL_RCC_OscConfig+0x410>
  {
    FlagStatus       pwrclkchanged = RESET;
 800178c:	201f      	movs	r0, #31
 800178e:	183b      	adds	r3, r7, r0
 8001790:	2200      	movs	r2, #0
 8001792:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001794:	4b21      	ldr	r3, [pc, #132]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 8001796:	69da      	ldr	r2, [r3, #28]
 8001798:	2380      	movs	r3, #128	@ 0x80
 800179a:	055b      	lsls	r3, r3, #21
 800179c:	4013      	ands	r3, r2
 800179e:	d110      	bne.n	80017c2 <HAL_RCC_OscConfig+0x2da>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017a0:	4b1e      	ldr	r3, [pc, #120]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 80017a2:	69da      	ldr	r2, [r3, #28]
 80017a4:	4b1d      	ldr	r3, [pc, #116]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 80017a6:	2180      	movs	r1, #128	@ 0x80
 80017a8:	0549      	lsls	r1, r1, #21
 80017aa:	430a      	orrs	r2, r1
 80017ac:	61da      	str	r2, [r3, #28]
 80017ae:	4b1b      	ldr	r3, [pc, #108]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 80017b0:	69da      	ldr	r2, [r3, #28]
 80017b2:	2380      	movs	r3, #128	@ 0x80
 80017b4:	055b      	lsls	r3, r3, #21
 80017b6:	4013      	ands	r3, r2
 80017b8:	60fb      	str	r3, [r7, #12]
 80017ba:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80017bc:	183b      	adds	r3, r7, r0
 80017be:	2201      	movs	r2, #1
 80017c0:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017c2:	4b19      	ldr	r3, [pc, #100]	@ (8001828 <HAL_RCC_OscConfig+0x340>)
 80017c4:	681a      	ldr	r2, [r3, #0]
 80017c6:	2380      	movs	r3, #128	@ 0x80
 80017c8:	005b      	lsls	r3, r3, #1
 80017ca:	4013      	ands	r3, r2
 80017cc:	d11a      	bne.n	8001804 <HAL_RCC_OscConfig+0x31c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017ce:	4b16      	ldr	r3, [pc, #88]	@ (8001828 <HAL_RCC_OscConfig+0x340>)
 80017d0:	681a      	ldr	r2, [r3, #0]
 80017d2:	4b15      	ldr	r3, [pc, #84]	@ (8001828 <HAL_RCC_OscConfig+0x340>)
 80017d4:	2180      	movs	r1, #128	@ 0x80
 80017d6:	0049      	lsls	r1, r1, #1
 80017d8:	430a      	orrs	r2, r1
 80017da:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017dc:	f7ff fc38 	bl	8001050 <HAL_GetTick>
 80017e0:	0003      	movs	r3, r0
 80017e2:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017e4:	e008      	b.n	80017f8 <HAL_RCC_OscConfig+0x310>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017e6:	f7ff fc33 	bl	8001050 <HAL_GetTick>
 80017ea:	0002      	movs	r2, r0
 80017ec:	69bb      	ldr	r3, [r7, #24]
 80017ee:	1ad3      	subs	r3, r2, r3
 80017f0:	2b64      	cmp	r3, #100	@ 0x64
 80017f2:	d901      	bls.n	80017f8 <HAL_RCC_OscConfig+0x310>
        {
          return HAL_TIMEOUT;
 80017f4:	2303      	movs	r3, #3
 80017f6:	e186      	b.n	8001b06 <HAL_RCC_OscConfig+0x61e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001828 <HAL_RCC_OscConfig+0x340>)
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	2380      	movs	r3, #128	@ 0x80
 80017fe:	005b      	lsls	r3, r3, #1
 8001800:	4013      	ands	r3, r2
 8001802:	d0f0      	beq.n	80017e6 <HAL_RCC_OscConfig+0x2fe>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	689b      	ldr	r3, [r3, #8]
 8001808:	2b01      	cmp	r3, #1
 800180a:	d10f      	bne.n	800182c <HAL_RCC_OscConfig+0x344>
 800180c:	4b03      	ldr	r3, [pc, #12]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 800180e:	6a1a      	ldr	r2, [r3, #32]
 8001810:	4b02      	ldr	r3, [pc, #8]	@ (800181c <HAL_RCC_OscConfig+0x334>)
 8001812:	2101      	movs	r1, #1
 8001814:	430a      	orrs	r2, r1
 8001816:	621a      	str	r2, [r3, #32]
 8001818:	e036      	b.n	8001888 <HAL_RCC_OscConfig+0x3a0>
 800181a:	46c0      	nop			@ (mov r8, r8)
 800181c:	40021000 	.word	0x40021000
 8001820:	fffeffff 	.word	0xfffeffff
 8001824:	fffbffff 	.word	0xfffbffff
 8001828:	40007000 	.word	0x40007000
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	689b      	ldr	r3, [r3, #8]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d10c      	bne.n	800184e <HAL_RCC_OscConfig+0x366>
 8001834:	4bb6      	ldr	r3, [pc, #728]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 8001836:	6a1a      	ldr	r2, [r3, #32]
 8001838:	4bb5      	ldr	r3, [pc, #724]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 800183a:	2101      	movs	r1, #1
 800183c:	438a      	bics	r2, r1
 800183e:	621a      	str	r2, [r3, #32]
 8001840:	4bb3      	ldr	r3, [pc, #716]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 8001842:	6a1a      	ldr	r2, [r3, #32]
 8001844:	4bb2      	ldr	r3, [pc, #712]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 8001846:	2104      	movs	r1, #4
 8001848:	438a      	bics	r2, r1
 800184a:	621a      	str	r2, [r3, #32]
 800184c:	e01c      	b.n	8001888 <HAL_RCC_OscConfig+0x3a0>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	689b      	ldr	r3, [r3, #8]
 8001852:	2b05      	cmp	r3, #5
 8001854:	d10c      	bne.n	8001870 <HAL_RCC_OscConfig+0x388>
 8001856:	4bae      	ldr	r3, [pc, #696]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 8001858:	6a1a      	ldr	r2, [r3, #32]
 800185a:	4bad      	ldr	r3, [pc, #692]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 800185c:	2104      	movs	r1, #4
 800185e:	430a      	orrs	r2, r1
 8001860:	621a      	str	r2, [r3, #32]
 8001862:	4bab      	ldr	r3, [pc, #684]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 8001864:	6a1a      	ldr	r2, [r3, #32]
 8001866:	4baa      	ldr	r3, [pc, #680]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 8001868:	2101      	movs	r1, #1
 800186a:	430a      	orrs	r2, r1
 800186c:	621a      	str	r2, [r3, #32]
 800186e:	e00b      	b.n	8001888 <HAL_RCC_OscConfig+0x3a0>
 8001870:	4ba7      	ldr	r3, [pc, #668]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 8001872:	6a1a      	ldr	r2, [r3, #32]
 8001874:	4ba6      	ldr	r3, [pc, #664]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 8001876:	2101      	movs	r1, #1
 8001878:	438a      	bics	r2, r1
 800187a:	621a      	str	r2, [r3, #32]
 800187c:	4ba4      	ldr	r3, [pc, #656]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 800187e:	6a1a      	ldr	r2, [r3, #32]
 8001880:	4ba3      	ldr	r3, [pc, #652]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 8001882:	2104      	movs	r1, #4
 8001884:	438a      	bics	r2, r1
 8001886:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d014      	beq.n	80018ba <HAL_RCC_OscConfig+0x3d2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001890:	f7ff fbde 	bl	8001050 <HAL_GetTick>
 8001894:	0003      	movs	r3, r0
 8001896:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001898:	e009      	b.n	80018ae <HAL_RCC_OscConfig+0x3c6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800189a:	f7ff fbd9 	bl	8001050 <HAL_GetTick>
 800189e:	0002      	movs	r2, r0
 80018a0:	69bb      	ldr	r3, [r7, #24]
 80018a2:	1ad3      	subs	r3, r2, r3
 80018a4:	4a9b      	ldr	r2, [pc, #620]	@ (8001b14 <HAL_RCC_OscConfig+0x62c>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d901      	bls.n	80018ae <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
 80018aa:	2303      	movs	r3, #3
 80018ac:	e12b      	b.n	8001b06 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018ae:	4b98      	ldr	r3, [pc, #608]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 80018b0:	6a1b      	ldr	r3, [r3, #32]
 80018b2:	2202      	movs	r2, #2
 80018b4:	4013      	ands	r3, r2
 80018b6:	d0f0      	beq.n	800189a <HAL_RCC_OscConfig+0x3b2>
 80018b8:	e013      	b.n	80018e2 <HAL_RCC_OscConfig+0x3fa>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018ba:	f7ff fbc9 	bl	8001050 <HAL_GetTick>
 80018be:	0003      	movs	r3, r0
 80018c0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018c2:	e009      	b.n	80018d8 <HAL_RCC_OscConfig+0x3f0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018c4:	f7ff fbc4 	bl	8001050 <HAL_GetTick>
 80018c8:	0002      	movs	r2, r0
 80018ca:	69bb      	ldr	r3, [r7, #24]
 80018cc:	1ad3      	subs	r3, r2, r3
 80018ce:	4a91      	ldr	r2, [pc, #580]	@ (8001b14 <HAL_RCC_OscConfig+0x62c>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d901      	bls.n	80018d8 <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 80018d4:	2303      	movs	r3, #3
 80018d6:	e116      	b.n	8001b06 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018d8:	4b8d      	ldr	r3, [pc, #564]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 80018da:	6a1b      	ldr	r3, [r3, #32]
 80018dc:	2202      	movs	r2, #2
 80018de:	4013      	ands	r3, r2
 80018e0:	d1f0      	bne.n	80018c4 <HAL_RCC_OscConfig+0x3dc>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80018e2:	231f      	movs	r3, #31
 80018e4:	18fb      	adds	r3, r7, r3
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	2b01      	cmp	r3, #1
 80018ea:	d105      	bne.n	80018f8 <HAL_RCC_OscConfig+0x410>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018ec:	4b88      	ldr	r3, [pc, #544]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 80018ee:	69da      	ldr	r2, [r3, #28]
 80018f0:	4b87      	ldr	r3, [pc, #540]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 80018f2:	4989      	ldr	r1, [pc, #548]	@ (8001b18 <HAL_RCC_OscConfig+0x630>)
 80018f4:	400a      	ands	r2, r1
 80018f6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	2210      	movs	r2, #16
 80018fe:	4013      	ands	r3, r2
 8001900:	d063      	beq.n	80019ca <HAL_RCC_OscConfig+0x4e2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	695b      	ldr	r3, [r3, #20]
 8001906:	2b01      	cmp	r3, #1
 8001908:	d12a      	bne.n	8001960 <HAL_RCC_OscConfig+0x478>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800190a:	4b81      	ldr	r3, [pc, #516]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 800190c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800190e:	4b80      	ldr	r3, [pc, #512]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 8001910:	2104      	movs	r1, #4
 8001912:	430a      	orrs	r2, r1
 8001914:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001916:	4b7e      	ldr	r3, [pc, #504]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 8001918:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800191a:	4b7d      	ldr	r3, [pc, #500]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 800191c:	2101      	movs	r1, #1
 800191e:	430a      	orrs	r2, r1
 8001920:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001922:	f7ff fb95 	bl	8001050 <HAL_GetTick>
 8001926:	0003      	movs	r3, r0
 8001928:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800192a:	e008      	b.n	800193e <HAL_RCC_OscConfig+0x456>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800192c:	f7ff fb90 	bl	8001050 <HAL_GetTick>
 8001930:	0002      	movs	r2, r0
 8001932:	69bb      	ldr	r3, [r7, #24]
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	2b02      	cmp	r3, #2
 8001938:	d901      	bls.n	800193e <HAL_RCC_OscConfig+0x456>
        {
          return HAL_TIMEOUT;
 800193a:	2303      	movs	r3, #3
 800193c:	e0e3      	b.n	8001b06 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800193e:	4b74      	ldr	r3, [pc, #464]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 8001940:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001942:	2202      	movs	r2, #2
 8001944:	4013      	ands	r3, r2
 8001946:	d0f1      	beq.n	800192c <HAL_RCC_OscConfig+0x444>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001948:	4b71      	ldr	r3, [pc, #452]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 800194a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800194c:	22f8      	movs	r2, #248	@ 0xf8
 800194e:	4393      	bics	r3, r2
 8001950:	0019      	movs	r1, r3
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	699b      	ldr	r3, [r3, #24]
 8001956:	00da      	lsls	r2, r3, #3
 8001958:	4b6d      	ldr	r3, [pc, #436]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 800195a:	430a      	orrs	r2, r1
 800195c:	635a      	str	r2, [r3, #52]	@ 0x34
 800195e:	e034      	b.n	80019ca <HAL_RCC_OscConfig+0x4e2>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	695b      	ldr	r3, [r3, #20]
 8001964:	3305      	adds	r3, #5
 8001966:	d111      	bne.n	800198c <HAL_RCC_OscConfig+0x4a4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001968:	4b69      	ldr	r3, [pc, #420]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 800196a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800196c:	4b68      	ldr	r3, [pc, #416]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 800196e:	2104      	movs	r1, #4
 8001970:	438a      	bics	r2, r1
 8001972:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001974:	4b66      	ldr	r3, [pc, #408]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 8001976:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001978:	22f8      	movs	r2, #248	@ 0xf8
 800197a:	4393      	bics	r3, r2
 800197c:	0019      	movs	r1, r3
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	699b      	ldr	r3, [r3, #24]
 8001982:	00da      	lsls	r2, r3, #3
 8001984:	4b62      	ldr	r3, [pc, #392]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 8001986:	430a      	orrs	r2, r1
 8001988:	635a      	str	r2, [r3, #52]	@ 0x34
 800198a:	e01e      	b.n	80019ca <HAL_RCC_OscConfig+0x4e2>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800198c:	4b60      	ldr	r3, [pc, #384]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 800198e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001990:	4b5f      	ldr	r3, [pc, #380]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 8001992:	2104      	movs	r1, #4
 8001994:	430a      	orrs	r2, r1
 8001996:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001998:	4b5d      	ldr	r3, [pc, #372]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 800199a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800199c:	4b5c      	ldr	r3, [pc, #368]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 800199e:	2101      	movs	r1, #1
 80019a0:	438a      	bics	r2, r1
 80019a2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019a4:	f7ff fb54 	bl	8001050 <HAL_GetTick>
 80019a8:	0003      	movs	r3, r0
 80019aa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80019ac:	e008      	b.n	80019c0 <HAL_RCC_OscConfig+0x4d8>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80019ae:	f7ff fb4f 	bl	8001050 <HAL_GetTick>
 80019b2:	0002      	movs	r2, r0
 80019b4:	69bb      	ldr	r3, [r7, #24]
 80019b6:	1ad3      	subs	r3, r2, r3
 80019b8:	2b02      	cmp	r3, #2
 80019ba:	d901      	bls.n	80019c0 <HAL_RCC_OscConfig+0x4d8>
        {
          return HAL_TIMEOUT;
 80019bc:	2303      	movs	r3, #3
 80019be:	e0a2      	b.n	8001b06 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80019c0:	4b53      	ldr	r3, [pc, #332]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 80019c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019c4:	2202      	movs	r2, #2
 80019c6:	4013      	ands	r3, r2
 80019c8:	d1f1      	bne.n	80019ae <HAL_RCC_OscConfig+0x4c6>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6a1b      	ldr	r3, [r3, #32]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d100      	bne.n	80019d4 <HAL_RCC_OscConfig+0x4ec>
 80019d2:	e097      	b.n	8001b04 <HAL_RCC_OscConfig+0x61c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019d4:	4b4e      	ldr	r3, [pc, #312]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	220c      	movs	r2, #12
 80019da:	4013      	ands	r3, r2
 80019dc:	2b08      	cmp	r3, #8
 80019de:	d100      	bne.n	80019e2 <HAL_RCC_OscConfig+0x4fa>
 80019e0:	e06b      	b.n	8001aba <HAL_RCC_OscConfig+0x5d2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6a1b      	ldr	r3, [r3, #32]
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d14c      	bne.n	8001a84 <HAL_RCC_OscConfig+0x59c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019ea:	4b49      	ldr	r3, [pc, #292]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	4b48      	ldr	r3, [pc, #288]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 80019f0:	494a      	ldr	r1, [pc, #296]	@ (8001b1c <HAL_RCC_OscConfig+0x634>)
 80019f2:	400a      	ands	r2, r1
 80019f4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019f6:	f7ff fb2b 	bl	8001050 <HAL_GetTick>
 80019fa:	0003      	movs	r3, r0
 80019fc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019fe:	e008      	b.n	8001a12 <HAL_RCC_OscConfig+0x52a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a00:	f7ff fb26 	bl	8001050 <HAL_GetTick>
 8001a04:	0002      	movs	r2, r0
 8001a06:	69bb      	ldr	r3, [r7, #24]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d901      	bls.n	8001a12 <HAL_RCC_OscConfig+0x52a>
          {
            return HAL_TIMEOUT;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	e079      	b.n	8001b06 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a12:	4b3f      	ldr	r3, [pc, #252]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	2380      	movs	r3, #128	@ 0x80
 8001a18:	049b      	lsls	r3, r3, #18
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	d1f0      	bne.n	8001a00 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a1e:	4b3c      	ldr	r3, [pc, #240]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 8001a20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a22:	220f      	movs	r2, #15
 8001a24:	4393      	bics	r3, r2
 8001a26:	0019      	movs	r1, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a2c:	4b38      	ldr	r3, [pc, #224]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 8001a2e:	430a      	orrs	r2, r1
 8001a30:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001a32:	4b37      	ldr	r3, [pc, #220]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	4a3a      	ldr	r2, [pc, #232]	@ (8001b20 <HAL_RCC_OscConfig+0x638>)
 8001a38:	4013      	ands	r3, r2
 8001a3a:	0019      	movs	r1, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a44:	431a      	orrs	r2, r3
 8001a46:	4b32      	ldr	r3, [pc, #200]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 8001a48:	430a      	orrs	r2, r1
 8001a4a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a4c:	4b30      	ldr	r3, [pc, #192]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	4b2f      	ldr	r3, [pc, #188]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 8001a52:	2180      	movs	r1, #128	@ 0x80
 8001a54:	0449      	lsls	r1, r1, #17
 8001a56:	430a      	orrs	r2, r1
 8001a58:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a5a:	f7ff faf9 	bl	8001050 <HAL_GetTick>
 8001a5e:	0003      	movs	r3, r0
 8001a60:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a62:	e008      	b.n	8001a76 <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a64:	f7ff faf4 	bl	8001050 <HAL_GetTick>
 8001a68:	0002      	movs	r2, r0
 8001a6a:	69bb      	ldr	r3, [r7, #24]
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	2b02      	cmp	r3, #2
 8001a70:	d901      	bls.n	8001a76 <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 8001a72:	2303      	movs	r3, #3
 8001a74:	e047      	b.n	8001b06 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a76:	4b26      	ldr	r3, [pc, #152]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	2380      	movs	r3, #128	@ 0x80
 8001a7c:	049b      	lsls	r3, r3, #18
 8001a7e:	4013      	ands	r3, r2
 8001a80:	d0f0      	beq.n	8001a64 <HAL_RCC_OscConfig+0x57c>
 8001a82:	e03f      	b.n	8001b04 <HAL_RCC_OscConfig+0x61c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a84:	4b22      	ldr	r3, [pc, #136]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 8001a86:	681a      	ldr	r2, [r3, #0]
 8001a88:	4b21      	ldr	r3, [pc, #132]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 8001a8a:	4924      	ldr	r1, [pc, #144]	@ (8001b1c <HAL_RCC_OscConfig+0x634>)
 8001a8c:	400a      	ands	r2, r1
 8001a8e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a90:	f7ff fade 	bl	8001050 <HAL_GetTick>
 8001a94:	0003      	movs	r3, r0
 8001a96:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a98:	e008      	b.n	8001aac <HAL_RCC_OscConfig+0x5c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a9a:	f7ff fad9 	bl	8001050 <HAL_GetTick>
 8001a9e:	0002      	movs	r2, r0
 8001aa0:	69bb      	ldr	r3, [r7, #24]
 8001aa2:	1ad3      	subs	r3, r2, r3
 8001aa4:	2b02      	cmp	r3, #2
 8001aa6:	d901      	bls.n	8001aac <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	e02c      	b.n	8001b06 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001aac:	4b18      	ldr	r3, [pc, #96]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 8001aae:	681a      	ldr	r2, [r3, #0]
 8001ab0:	2380      	movs	r3, #128	@ 0x80
 8001ab2:	049b      	lsls	r3, r3, #18
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	d1f0      	bne.n	8001a9a <HAL_RCC_OscConfig+0x5b2>
 8001ab8:	e024      	b.n	8001b04 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6a1b      	ldr	r3, [r3, #32]
 8001abe:	2b01      	cmp	r3, #1
 8001ac0:	d101      	bne.n	8001ac6 <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e01f      	b.n	8001b06 <HAL_RCC_OscConfig+0x61e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001ac6:	4b12      	ldr	r3, [pc, #72]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001acc:	4b10      	ldr	r3, [pc, #64]	@ (8001b10 <HAL_RCC_OscConfig+0x628>)
 8001ace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ad0:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ad2:	697a      	ldr	r2, [r7, #20]
 8001ad4:	23c0      	movs	r3, #192	@ 0xc0
 8001ad6:	025b      	lsls	r3, r3, #9
 8001ad8:	401a      	ands	r2, r3
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	d10e      	bne.n	8001b00 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	220f      	movs	r2, #15
 8001ae6:	401a      	ands	r2, r3
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d107      	bne.n	8001b00 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001af0:	697a      	ldr	r2, [r7, #20]
 8001af2:	23f0      	movs	r3, #240	@ 0xf0
 8001af4:	039b      	lsls	r3, r3, #14
 8001af6:	401a      	ands	r2, r3
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d001      	beq.n	8001b04 <HAL_RCC_OscConfig+0x61c>
        {
          return HAL_ERROR;
 8001b00:	2301      	movs	r3, #1
 8001b02:	e000      	b.n	8001b06 <HAL_RCC_OscConfig+0x61e>
        }
      }
    }
  }

  return HAL_OK;
 8001b04:	2300      	movs	r3, #0
}
 8001b06:	0018      	movs	r0, r3
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	b008      	add	sp, #32
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	46c0      	nop			@ (mov r8, r8)
 8001b10:	40021000 	.word	0x40021000
 8001b14:	00001388 	.word	0x00001388
 8001b18:	efffffff 	.word	0xefffffff
 8001b1c:	feffffff 	.word	0xfeffffff
 8001b20:	ffc27fff 	.word	0xffc27fff

08001b24 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b084      	sub	sp, #16
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
 8001b2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d101      	bne.n	8001b38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b34:	2301      	movs	r3, #1
 8001b36:	e0b3      	b.n	8001ca0 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b38:	4b5b      	ldr	r3, [pc, #364]	@ (8001ca8 <HAL_RCC_ClockConfig+0x184>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	4013      	ands	r3, r2
 8001b40:	683a      	ldr	r2, [r7, #0]
 8001b42:	429a      	cmp	r2, r3
 8001b44:	d911      	bls.n	8001b6a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b46:	4b58      	ldr	r3, [pc, #352]	@ (8001ca8 <HAL_RCC_ClockConfig+0x184>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	4393      	bics	r3, r2
 8001b4e:	0019      	movs	r1, r3
 8001b50:	4b55      	ldr	r3, [pc, #340]	@ (8001ca8 <HAL_RCC_ClockConfig+0x184>)
 8001b52:	683a      	ldr	r2, [r7, #0]
 8001b54:	430a      	orrs	r2, r1
 8001b56:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b58:	4b53      	ldr	r3, [pc, #332]	@ (8001ca8 <HAL_RCC_ClockConfig+0x184>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	4013      	ands	r3, r2
 8001b60:	683a      	ldr	r2, [r7, #0]
 8001b62:	429a      	cmp	r2, r3
 8001b64:	d001      	beq.n	8001b6a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e09a      	b.n	8001ca0 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	2202      	movs	r2, #2
 8001b70:	4013      	ands	r3, r2
 8001b72:	d015      	beq.n	8001ba0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	2204      	movs	r2, #4
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	d006      	beq.n	8001b8c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001b7e:	4b4b      	ldr	r3, [pc, #300]	@ (8001cac <HAL_RCC_ClockConfig+0x188>)
 8001b80:	685a      	ldr	r2, [r3, #4]
 8001b82:	4b4a      	ldr	r3, [pc, #296]	@ (8001cac <HAL_RCC_ClockConfig+0x188>)
 8001b84:	21e0      	movs	r1, #224	@ 0xe0
 8001b86:	00c9      	lsls	r1, r1, #3
 8001b88:	430a      	orrs	r2, r1
 8001b8a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b8c:	4b47      	ldr	r3, [pc, #284]	@ (8001cac <HAL_RCC_ClockConfig+0x188>)
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	22f0      	movs	r2, #240	@ 0xf0
 8001b92:	4393      	bics	r3, r2
 8001b94:	0019      	movs	r1, r3
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	689a      	ldr	r2, [r3, #8]
 8001b9a:	4b44      	ldr	r3, [pc, #272]	@ (8001cac <HAL_RCC_ClockConfig+0x188>)
 8001b9c:	430a      	orrs	r2, r1
 8001b9e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	d040      	beq.n	8001c2c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	d107      	bne.n	8001bc2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bb2:	4b3e      	ldr	r3, [pc, #248]	@ (8001cac <HAL_RCC_ClockConfig+0x188>)
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	2380      	movs	r3, #128	@ 0x80
 8001bb8:	029b      	lsls	r3, r3, #10
 8001bba:	4013      	ands	r3, r2
 8001bbc:	d114      	bne.n	8001be8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e06e      	b.n	8001ca0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	2b02      	cmp	r3, #2
 8001bc8:	d107      	bne.n	8001bda <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bca:	4b38      	ldr	r3, [pc, #224]	@ (8001cac <HAL_RCC_ClockConfig+0x188>)
 8001bcc:	681a      	ldr	r2, [r3, #0]
 8001bce:	2380      	movs	r3, #128	@ 0x80
 8001bd0:	049b      	lsls	r3, r3, #18
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	d108      	bne.n	8001be8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e062      	b.n	8001ca0 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bda:	4b34      	ldr	r3, [pc, #208]	@ (8001cac <HAL_RCC_ClockConfig+0x188>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	2202      	movs	r2, #2
 8001be0:	4013      	ands	r3, r2
 8001be2:	d101      	bne.n	8001be8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	e05b      	b.n	8001ca0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001be8:	4b30      	ldr	r3, [pc, #192]	@ (8001cac <HAL_RCC_ClockConfig+0x188>)
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	2203      	movs	r2, #3
 8001bee:	4393      	bics	r3, r2
 8001bf0:	0019      	movs	r1, r3
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	685a      	ldr	r2, [r3, #4]
 8001bf6:	4b2d      	ldr	r3, [pc, #180]	@ (8001cac <HAL_RCC_ClockConfig+0x188>)
 8001bf8:	430a      	orrs	r2, r1
 8001bfa:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bfc:	f7ff fa28 	bl	8001050 <HAL_GetTick>
 8001c00:	0003      	movs	r3, r0
 8001c02:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c04:	e009      	b.n	8001c1a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c06:	f7ff fa23 	bl	8001050 <HAL_GetTick>
 8001c0a:	0002      	movs	r2, r0
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	1ad3      	subs	r3, r2, r3
 8001c10:	4a27      	ldr	r2, [pc, #156]	@ (8001cb0 <HAL_RCC_ClockConfig+0x18c>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d901      	bls.n	8001c1a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001c16:	2303      	movs	r3, #3
 8001c18:	e042      	b.n	8001ca0 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c1a:	4b24      	ldr	r3, [pc, #144]	@ (8001cac <HAL_RCC_ClockConfig+0x188>)
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	220c      	movs	r2, #12
 8001c20:	401a      	ands	r2, r3
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	009b      	lsls	r3, r3, #2
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	d1ec      	bne.n	8001c06 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c2c:	4b1e      	ldr	r3, [pc, #120]	@ (8001ca8 <HAL_RCC_ClockConfig+0x184>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	2201      	movs	r2, #1
 8001c32:	4013      	ands	r3, r2
 8001c34:	683a      	ldr	r2, [r7, #0]
 8001c36:	429a      	cmp	r2, r3
 8001c38:	d211      	bcs.n	8001c5e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c3a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ca8 <HAL_RCC_ClockConfig+0x184>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	2201      	movs	r2, #1
 8001c40:	4393      	bics	r3, r2
 8001c42:	0019      	movs	r1, r3
 8001c44:	4b18      	ldr	r3, [pc, #96]	@ (8001ca8 <HAL_RCC_ClockConfig+0x184>)
 8001c46:	683a      	ldr	r2, [r7, #0]
 8001c48:	430a      	orrs	r2, r1
 8001c4a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c4c:	4b16      	ldr	r3, [pc, #88]	@ (8001ca8 <HAL_RCC_ClockConfig+0x184>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	2201      	movs	r2, #1
 8001c52:	4013      	ands	r3, r2
 8001c54:	683a      	ldr	r2, [r7, #0]
 8001c56:	429a      	cmp	r2, r3
 8001c58:	d001      	beq.n	8001c5e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e020      	b.n	8001ca0 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	2204      	movs	r2, #4
 8001c64:	4013      	ands	r3, r2
 8001c66:	d009      	beq.n	8001c7c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001c68:	4b10      	ldr	r3, [pc, #64]	@ (8001cac <HAL_RCC_ClockConfig+0x188>)
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	4a11      	ldr	r2, [pc, #68]	@ (8001cb4 <HAL_RCC_ClockConfig+0x190>)
 8001c6e:	4013      	ands	r3, r2
 8001c70:	0019      	movs	r1, r3
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	68da      	ldr	r2, [r3, #12]
 8001c76:	4b0d      	ldr	r3, [pc, #52]	@ (8001cac <HAL_RCC_ClockConfig+0x188>)
 8001c78:	430a      	orrs	r2, r1
 8001c7a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001c7c:	f000 f820 	bl	8001cc0 <HAL_RCC_GetSysClockFreq>
 8001c80:	0001      	movs	r1, r0
 8001c82:	4b0a      	ldr	r3, [pc, #40]	@ (8001cac <HAL_RCC_ClockConfig+0x188>)
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	091b      	lsrs	r3, r3, #4
 8001c88:	220f      	movs	r2, #15
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	4a0a      	ldr	r2, [pc, #40]	@ (8001cb8 <HAL_RCC_ClockConfig+0x194>)
 8001c8e:	5cd3      	ldrb	r3, [r2, r3]
 8001c90:	000a      	movs	r2, r1
 8001c92:	40da      	lsrs	r2, r3
 8001c94:	4b09      	ldr	r3, [pc, #36]	@ (8001cbc <HAL_RCC_ClockConfig+0x198>)
 8001c96:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001c98:	2003      	movs	r0, #3
 8001c9a:	f7ff f993 	bl	8000fc4 <HAL_InitTick>
  
  return HAL_OK;
 8001c9e:	2300      	movs	r3, #0
}
 8001ca0:	0018      	movs	r0, r3
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	b004      	add	sp, #16
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	40022000 	.word	0x40022000
 8001cac:	40021000 	.word	0x40021000
 8001cb0:	00001388 	.word	0x00001388
 8001cb4:	fffff8ff 	.word	0xfffff8ff
 8001cb8:	08006cc4 	.word	0x08006cc4
 8001cbc:	20000010 	.word	0x20000010

08001cc0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b086      	sub	sp, #24
 8001cc4:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	60fb      	str	r3, [r7, #12]
 8001cca:	2300      	movs	r3, #0
 8001ccc:	60bb      	str	r3, [r7, #8]
 8001cce:	2300      	movs	r3, #0
 8001cd0:	617b      	str	r3, [r7, #20]
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001cda:	4b21      	ldr	r3, [pc, #132]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	220c      	movs	r2, #12
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	2b04      	cmp	r3, #4
 8001ce8:	d002      	beq.n	8001cf0 <HAL_RCC_GetSysClockFreq+0x30>
 8001cea:	2b08      	cmp	r3, #8
 8001cec:	d003      	beq.n	8001cf6 <HAL_RCC_GetSysClockFreq+0x36>
 8001cee:	e02e      	b.n	8001d4e <HAL_RCC_GetSysClockFreq+0x8e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001cf0:	4b1c      	ldr	r3, [pc, #112]	@ (8001d64 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001cf2:	613b      	str	r3, [r7, #16]
      break;
 8001cf4:	e02e      	b.n	8001d54 <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	0c9b      	lsrs	r3, r3, #18
 8001cfa:	220f      	movs	r2, #15
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	4a1a      	ldr	r2, [pc, #104]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0xa8>)
 8001d00:	5cd3      	ldrb	r3, [r2, r3]
 8001d02:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001d04:	4b16      	ldr	r3, [pc, #88]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d08:	220f      	movs	r2, #15
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	4a17      	ldr	r2, [pc, #92]	@ (8001d6c <HAL_RCC_GetSysClockFreq+0xac>)
 8001d0e:	5cd3      	ldrb	r3, [r2, r3]
 8001d10:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001d12:	68fa      	ldr	r2, [r7, #12]
 8001d14:	23c0      	movs	r3, #192	@ 0xc0
 8001d16:	025b      	lsls	r3, r3, #9
 8001d18:	401a      	ands	r2, r3
 8001d1a:	2380      	movs	r3, #128	@ 0x80
 8001d1c:	025b      	lsls	r3, r3, #9
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	d109      	bne.n	8001d36 <HAL_RCC_GetSysClockFreq+0x76>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001d22:	68b9      	ldr	r1, [r7, #8]
 8001d24:	480f      	ldr	r0, [pc, #60]	@ (8001d64 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001d26:	f7fe fa01 	bl	800012c <__udivsi3>
 8001d2a:	0003      	movs	r3, r0
 8001d2c:	001a      	movs	r2, r3
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	4353      	muls	r3, r2
 8001d32:	617b      	str	r3, [r7, #20]
 8001d34:	e008      	b.n	8001d48 <HAL_RCC_GetSysClockFreq+0x88>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001d36:	68b9      	ldr	r1, [r7, #8]
 8001d38:	480d      	ldr	r0, [pc, #52]	@ (8001d70 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001d3a:	f7fe f9f7 	bl	800012c <__udivsi3>
 8001d3e:	0003      	movs	r3, r0
 8001d40:	001a      	movs	r2, r3
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	4353      	muls	r3, r2
 8001d46:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	613b      	str	r3, [r7, #16]
      break;
 8001d4c:	e002      	b.n	8001d54 <HAL_RCC_GetSysClockFreq+0x94>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001d4e:	4b08      	ldr	r3, [pc, #32]	@ (8001d70 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001d50:	613b      	str	r3, [r7, #16]
      break;
 8001d52:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001d54:	693b      	ldr	r3, [r7, #16]
}
 8001d56:	0018      	movs	r0, r3
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	b006      	add	sp, #24
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	46c0      	nop			@ (mov r8, r8)
 8001d60:	40021000 	.word	0x40021000
 8001d64:	00f42400 	.word	0x00f42400
 8001d68:	08006cdc 	.word	0x08006cdc
 8001d6c:	08006cec 	.word	0x08006cec
 8001d70:	007a1200 	.word	0x007a1200

08001d74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d78:	4b02      	ldr	r3, [pc, #8]	@ (8001d84 <HAL_RCC_GetHCLKFreq+0x10>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
}
 8001d7c:	0018      	movs	r0, r3
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	46c0      	nop			@ (mov r8, r8)
 8001d84:	20000010 	.word	0x20000010

08001d88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001d8c:	f7ff fff2 	bl	8001d74 <HAL_RCC_GetHCLKFreq>
 8001d90:	0001      	movs	r1, r0
 8001d92:	4b06      	ldr	r3, [pc, #24]	@ (8001dac <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	0a1b      	lsrs	r3, r3, #8
 8001d98:	2207      	movs	r2, #7
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	4a04      	ldr	r2, [pc, #16]	@ (8001db0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001d9e:	5cd3      	ldrb	r3, [r2, r3]
 8001da0:	40d9      	lsrs	r1, r3
 8001da2:	000b      	movs	r3, r1
}    
 8001da4:	0018      	movs	r0, r3
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	46c0      	nop			@ (mov r8, r8)
 8001dac:	40021000 	.word	0x40021000
 8001db0:	08006cd4 	.word	0x08006cd4

08001db4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d101      	bne.n	8001dc6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e042      	b.n	8001e4c <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	223d      	movs	r2, #61	@ 0x3d
 8001dca:	5c9b      	ldrb	r3, [r3, r2]
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d107      	bne.n	8001de2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	223c      	movs	r2, #60	@ 0x3c
 8001dd6:	2100      	movs	r1, #0
 8001dd8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	0018      	movs	r0, r3
 8001dde:	f7fe ff9f 	bl	8000d20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	223d      	movs	r2, #61	@ 0x3d
 8001de6:	2102      	movs	r1, #2
 8001de8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	3304      	adds	r3, #4
 8001df2:	0019      	movs	r1, r3
 8001df4:	0010      	movs	r0, r2
 8001df6:	f000 fac5 	bl	8002384 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2246      	movs	r2, #70	@ 0x46
 8001dfe:	2101      	movs	r1, #1
 8001e00:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	223e      	movs	r2, #62	@ 0x3e
 8001e06:	2101      	movs	r1, #1
 8001e08:	5499      	strb	r1, [r3, r2]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	223f      	movs	r2, #63	@ 0x3f
 8001e0e:	2101      	movs	r1, #1
 8001e10:	5499      	strb	r1, [r3, r2]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2240      	movs	r2, #64	@ 0x40
 8001e16:	2101      	movs	r1, #1
 8001e18:	5499      	strb	r1, [r3, r2]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2241      	movs	r2, #65	@ 0x41
 8001e1e:	2101      	movs	r1, #1
 8001e20:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2242      	movs	r2, #66	@ 0x42
 8001e26:	2101      	movs	r1, #1
 8001e28:	5499      	strb	r1, [r3, r2]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2243      	movs	r2, #67	@ 0x43
 8001e2e:	2101      	movs	r1, #1
 8001e30:	5499      	strb	r1, [r3, r2]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2244      	movs	r2, #68	@ 0x44
 8001e36:	2101      	movs	r1, #1
 8001e38:	5499      	strb	r1, [r3, r2]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2245      	movs	r2, #69	@ 0x45
 8001e3e:	2101      	movs	r1, #1
 8001e40:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	223d      	movs	r2, #61	@ 0x3d
 8001e46:	2101      	movs	r1, #1
 8001e48:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001e4a:	2300      	movs	r3, #0
}
 8001e4c:	0018      	movs	r0, r3
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	b002      	add	sp, #8
 8001e52:	bd80      	pop	{r7, pc}

08001e54 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d101      	bne.n	8001e66 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001e62:	2301      	movs	r3, #1
 8001e64:	e042      	b.n	8001eec <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	223d      	movs	r2, #61	@ 0x3d
 8001e6a:	5c9b      	ldrb	r3, [r3, r2]
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d107      	bne.n	8001e82 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	223c      	movs	r2, #60	@ 0x3c
 8001e76:	2100      	movs	r1, #0
 8001e78:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	0018      	movs	r0, r3
 8001e7e:	f000 f839 	bl	8001ef4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	223d      	movs	r2, #61	@ 0x3d
 8001e86:	2102      	movs	r1, #2
 8001e88:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	3304      	adds	r3, #4
 8001e92:	0019      	movs	r1, r3
 8001e94:	0010      	movs	r0, r2
 8001e96:	f000 fa75 	bl	8002384 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2246      	movs	r2, #70	@ 0x46
 8001e9e:	2101      	movs	r1, #1
 8001ea0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	223e      	movs	r2, #62	@ 0x3e
 8001ea6:	2101      	movs	r1, #1
 8001ea8:	5499      	strb	r1, [r3, r2]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	223f      	movs	r2, #63	@ 0x3f
 8001eae:	2101      	movs	r1, #1
 8001eb0:	5499      	strb	r1, [r3, r2]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2240      	movs	r2, #64	@ 0x40
 8001eb6:	2101      	movs	r1, #1
 8001eb8:	5499      	strb	r1, [r3, r2]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2241      	movs	r2, #65	@ 0x41
 8001ebe:	2101      	movs	r1, #1
 8001ec0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2242      	movs	r2, #66	@ 0x42
 8001ec6:	2101      	movs	r1, #1
 8001ec8:	5499      	strb	r1, [r3, r2]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2243      	movs	r2, #67	@ 0x43
 8001ece:	2101      	movs	r1, #1
 8001ed0:	5499      	strb	r1, [r3, r2]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2244      	movs	r2, #68	@ 0x44
 8001ed6:	2101      	movs	r1, #1
 8001ed8:	5499      	strb	r1, [r3, r2]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2245      	movs	r2, #69	@ 0x45
 8001ede:	2101      	movs	r1, #1
 8001ee0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	223d      	movs	r2, #61	@ 0x3d
 8001ee6:	2101      	movs	r1, #1
 8001ee8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001eea:	2300      	movs	r3, #0
}
 8001eec:	0018      	movs	r0, r3
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	b002      	add	sp, #8
 8001ef2:	bd80      	pop	{r7, pc}

08001ef4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001efc:	46c0      	nop			@ (mov r8, r8)
 8001efe:	46bd      	mov	sp, r7
 8001f00:	b002      	add	sp, #8
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b084      	sub	sp, #16
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
 8001f0c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d108      	bne.n	8001f26 <HAL_TIM_PWM_Start+0x22>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	223e      	movs	r2, #62	@ 0x3e
 8001f18:	5c9b      	ldrb	r3, [r3, r2]
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	3b01      	subs	r3, #1
 8001f1e:	1e5a      	subs	r2, r3, #1
 8001f20:	4193      	sbcs	r3, r2
 8001f22:	b2db      	uxtb	r3, r3
 8001f24:	e01f      	b.n	8001f66 <HAL_TIM_PWM_Start+0x62>
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	2b04      	cmp	r3, #4
 8001f2a:	d108      	bne.n	8001f3e <HAL_TIM_PWM_Start+0x3a>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	223f      	movs	r2, #63	@ 0x3f
 8001f30:	5c9b      	ldrb	r3, [r3, r2]
 8001f32:	b2db      	uxtb	r3, r3
 8001f34:	3b01      	subs	r3, #1
 8001f36:	1e5a      	subs	r2, r3, #1
 8001f38:	4193      	sbcs	r3, r2
 8001f3a:	b2db      	uxtb	r3, r3
 8001f3c:	e013      	b.n	8001f66 <HAL_TIM_PWM_Start+0x62>
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	2b08      	cmp	r3, #8
 8001f42:	d108      	bne.n	8001f56 <HAL_TIM_PWM_Start+0x52>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2240      	movs	r2, #64	@ 0x40
 8001f48:	5c9b      	ldrb	r3, [r3, r2]
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	3b01      	subs	r3, #1
 8001f4e:	1e5a      	subs	r2, r3, #1
 8001f50:	4193      	sbcs	r3, r2
 8001f52:	b2db      	uxtb	r3, r3
 8001f54:	e007      	b.n	8001f66 <HAL_TIM_PWM_Start+0x62>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2241      	movs	r2, #65	@ 0x41
 8001f5a:	5c9b      	ldrb	r3, [r3, r2]
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	3b01      	subs	r3, #1
 8001f60:	1e5a      	subs	r2, r3, #1
 8001f62:	4193      	sbcs	r3, r2
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e064      	b.n	8002038 <HAL_TIM_PWM_Start+0x134>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d104      	bne.n	8001f7e <HAL_TIM_PWM_Start+0x7a>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	223e      	movs	r2, #62	@ 0x3e
 8001f78:	2102      	movs	r1, #2
 8001f7a:	5499      	strb	r1, [r3, r2]
 8001f7c:	e013      	b.n	8001fa6 <HAL_TIM_PWM_Start+0xa2>
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	2b04      	cmp	r3, #4
 8001f82:	d104      	bne.n	8001f8e <HAL_TIM_PWM_Start+0x8a>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	223f      	movs	r2, #63	@ 0x3f
 8001f88:	2102      	movs	r1, #2
 8001f8a:	5499      	strb	r1, [r3, r2]
 8001f8c:	e00b      	b.n	8001fa6 <HAL_TIM_PWM_Start+0xa2>
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	2b08      	cmp	r3, #8
 8001f92:	d104      	bne.n	8001f9e <HAL_TIM_PWM_Start+0x9a>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2240      	movs	r2, #64	@ 0x40
 8001f98:	2102      	movs	r1, #2
 8001f9a:	5499      	strb	r1, [r3, r2]
 8001f9c:	e003      	b.n	8001fa6 <HAL_TIM_PWM_Start+0xa2>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2241      	movs	r2, #65	@ 0x41
 8001fa2:	2102      	movs	r1, #2
 8001fa4:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	6839      	ldr	r1, [r7, #0]
 8001fac:	2201      	movs	r2, #1
 8001fae:	0018      	movs	r0, r3
 8001fb0:	f000 fcce 	bl	8002950 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a21      	ldr	r2, [pc, #132]	@ (8002040 <HAL_TIM_PWM_Start+0x13c>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d009      	beq.n	8001fd2 <HAL_TIM_PWM_Start+0xce>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a20      	ldr	r2, [pc, #128]	@ (8002044 <HAL_TIM_PWM_Start+0x140>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d004      	beq.n	8001fd2 <HAL_TIM_PWM_Start+0xce>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a1e      	ldr	r2, [pc, #120]	@ (8002048 <HAL_TIM_PWM_Start+0x144>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d101      	bne.n	8001fd6 <HAL_TIM_PWM_Start+0xd2>
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e000      	b.n	8001fd8 <HAL_TIM_PWM_Start+0xd4>
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d008      	beq.n	8001fee <HAL_TIM_PWM_Start+0xea>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	2180      	movs	r1, #128	@ 0x80
 8001fe8:	0209      	lsls	r1, r1, #8
 8001fea:	430a      	orrs	r2, r1
 8001fec:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a13      	ldr	r2, [pc, #76]	@ (8002040 <HAL_TIM_PWM_Start+0x13c>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d004      	beq.n	8002002 <HAL_TIM_PWM_Start+0xfe>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a13      	ldr	r2, [pc, #76]	@ (800204c <HAL_TIM_PWM_Start+0x148>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d111      	bne.n	8002026 <HAL_TIM_PWM_Start+0x122>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	2207      	movs	r2, #7
 800200a:	4013      	ands	r3, r2
 800200c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	2b06      	cmp	r3, #6
 8002012:	d010      	beq.n	8002036 <HAL_TIM_PWM_Start+0x132>
    {
      __HAL_TIM_ENABLE(htim);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2101      	movs	r1, #1
 8002020:	430a      	orrs	r2, r1
 8002022:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002024:	e007      	b.n	8002036 <HAL_TIM_PWM_Start+0x132>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	2101      	movs	r1, #1
 8002032:	430a      	orrs	r2, r1
 8002034:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002036:	2300      	movs	r3, #0
}
 8002038:	0018      	movs	r0, r3
 800203a:	46bd      	mov	sp, r7
 800203c:	b004      	add	sp, #16
 800203e:	bd80      	pop	{r7, pc}
 8002040:	40012c00 	.word	0x40012c00
 8002044:	40014400 	.word	0x40014400
 8002048:	40014800 	.word	0x40014800
 800204c:	40000400 	.word	0x40000400

08002050 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b086      	sub	sp, #24
 8002054:	af00      	add	r7, sp, #0
 8002056:	60f8      	str	r0, [r7, #12]
 8002058:	60b9      	str	r1, [r7, #8]
 800205a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800205c:	2317      	movs	r3, #23
 800205e:	18fb      	adds	r3, r7, r3
 8002060:	2200      	movs	r2, #0
 8002062:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	223c      	movs	r2, #60	@ 0x3c
 8002068:	5c9b      	ldrb	r3, [r3, r2]
 800206a:	2b01      	cmp	r3, #1
 800206c:	d101      	bne.n	8002072 <HAL_TIM_PWM_ConfigChannel+0x22>
 800206e:	2302      	movs	r3, #2
 8002070:	e0ad      	b.n	80021ce <HAL_TIM_PWM_ConfigChannel+0x17e>
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	223c      	movs	r2, #60	@ 0x3c
 8002076:	2101      	movs	r1, #1
 8002078:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2b0c      	cmp	r3, #12
 800207e:	d100      	bne.n	8002082 <HAL_TIM_PWM_ConfigChannel+0x32>
 8002080:	e076      	b.n	8002170 <HAL_TIM_PWM_ConfigChannel+0x120>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2b0c      	cmp	r3, #12
 8002086:	d900      	bls.n	800208a <HAL_TIM_PWM_ConfigChannel+0x3a>
 8002088:	e095      	b.n	80021b6 <HAL_TIM_PWM_ConfigChannel+0x166>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2b08      	cmp	r3, #8
 800208e:	d04e      	beq.n	800212e <HAL_TIM_PWM_ConfigChannel+0xde>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2b08      	cmp	r3, #8
 8002094:	d900      	bls.n	8002098 <HAL_TIM_PWM_ConfigChannel+0x48>
 8002096:	e08e      	b.n	80021b6 <HAL_TIM_PWM_ConfigChannel+0x166>
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d003      	beq.n	80020a6 <HAL_TIM_PWM_ConfigChannel+0x56>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2b04      	cmp	r3, #4
 80020a2:	d021      	beq.n	80020e8 <HAL_TIM_PWM_ConfigChannel+0x98>
 80020a4:	e087      	b.n	80021b6 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	68ba      	ldr	r2, [r7, #8]
 80020ac:	0011      	movs	r1, r2
 80020ae:	0018      	movs	r0, r3
 80020b0:	f000 f9d4 	bl	800245c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	699a      	ldr	r2, [r3, #24]
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	2108      	movs	r1, #8
 80020c0:	430a      	orrs	r2, r1
 80020c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	699a      	ldr	r2, [r3, #24]
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	2104      	movs	r1, #4
 80020d0:	438a      	bics	r2, r1
 80020d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	6999      	ldr	r1, [r3, #24]
 80020da:	68bb      	ldr	r3, [r7, #8]
 80020dc:	691a      	ldr	r2, [r3, #16]
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	430a      	orrs	r2, r1
 80020e4:	619a      	str	r2, [r3, #24]
      break;
 80020e6:	e06b      	b.n	80021c0 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	68ba      	ldr	r2, [r7, #8]
 80020ee:	0011      	movs	r1, r2
 80020f0:	0018      	movs	r0, r3
 80020f2:	f000 fa31 	bl	8002558 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	699a      	ldr	r2, [r3, #24]
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2180      	movs	r1, #128	@ 0x80
 8002102:	0109      	lsls	r1, r1, #4
 8002104:	430a      	orrs	r2, r1
 8002106:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	699a      	ldr	r2, [r3, #24]
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4931      	ldr	r1, [pc, #196]	@ (80021d8 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002114:	400a      	ands	r2, r1
 8002116:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	6999      	ldr	r1, [r3, #24]
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	691b      	ldr	r3, [r3, #16]
 8002122:	021a      	lsls	r2, r3, #8
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	430a      	orrs	r2, r1
 800212a:	619a      	str	r2, [r3, #24]
      break;
 800212c:	e048      	b.n	80021c0 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	68ba      	ldr	r2, [r7, #8]
 8002134:	0011      	movs	r1, r2
 8002136:	0018      	movs	r0, r3
 8002138:	f000 fa8c 	bl	8002654 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	69da      	ldr	r2, [r3, #28]
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	2108      	movs	r1, #8
 8002148:	430a      	orrs	r2, r1
 800214a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	69da      	ldr	r2, [r3, #28]
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	2104      	movs	r1, #4
 8002158:	438a      	bics	r2, r1
 800215a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	69d9      	ldr	r1, [r3, #28]
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	691a      	ldr	r2, [r3, #16]
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	430a      	orrs	r2, r1
 800216c:	61da      	str	r2, [r3, #28]
      break;
 800216e:	e027      	b.n	80021c0 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	68ba      	ldr	r2, [r7, #8]
 8002176:	0011      	movs	r1, r2
 8002178:	0018      	movs	r0, r3
 800217a:	f000 faeb 	bl	8002754 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	69da      	ldr	r2, [r3, #28]
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2180      	movs	r1, #128	@ 0x80
 800218a:	0109      	lsls	r1, r1, #4
 800218c:	430a      	orrs	r2, r1
 800218e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	69da      	ldr	r2, [r3, #28]
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	490f      	ldr	r1, [pc, #60]	@ (80021d8 <HAL_TIM_PWM_ConfigChannel+0x188>)
 800219c:	400a      	ands	r2, r1
 800219e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	69d9      	ldr	r1, [r3, #28]
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	691b      	ldr	r3, [r3, #16]
 80021aa:	021a      	lsls	r2, r3, #8
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	430a      	orrs	r2, r1
 80021b2:	61da      	str	r2, [r3, #28]
      break;
 80021b4:	e004      	b.n	80021c0 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 80021b6:	2317      	movs	r3, #23
 80021b8:	18fb      	adds	r3, r7, r3
 80021ba:	2201      	movs	r2, #1
 80021bc:	701a      	strb	r2, [r3, #0]
      break;
 80021be:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	223c      	movs	r2, #60	@ 0x3c
 80021c4:	2100      	movs	r1, #0
 80021c6:	5499      	strb	r1, [r3, r2]

  return status;
 80021c8:	2317      	movs	r3, #23
 80021ca:	18fb      	adds	r3, r7, r3
 80021cc:	781b      	ldrb	r3, [r3, #0]
}
 80021ce:	0018      	movs	r0, r3
 80021d0:	46bd      	mov	sp, r7
 80021d2:	b006      	add	sp, #24
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	46c0      	nop			@ (mov r8, r8)
 80021d8:	fffffbff 	.word	0xfffffbff

080021dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
 80021e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80021e6:	230f      	movs	r3, #15
 80021e8:	18fb      	adds	r3, r7, r3
 80021ea:	2200      	movs	r2, #0
 80021ec:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	223c      	movs	r2, #60	@ 0x3c
 80021f2:	5c9b      	ldrb	r3, [r3, r2]
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d101      	bne.n	80021fc <HAL_TIM_ConfigClockSource+0x20>
 80021f8:	2302      	movs	r3, #2
 80021fa:	e0bc      	b.n	8002376 <HAL_TIM_ConfigClockSource+0x19a>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	223c      	movs	r2, #60	@ 0x3c
 8002200:	2101      	movs	r1, #1
 8002202:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	223d      	movs	r2, #61	@ 0x3d
 8002208:	2102      	movs	r1, #2
 800220a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	2277      	movs	r2, #119	@ 0x77
 8002218:	4393      	bics	r3, r2
 800221a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	4a58      	ldr	r2, [pc, #352]	@ (8002380 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002220:	4013      	ands	r3, r2
 8002222:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	68ba      	ldr	r2, [r7, #8]
 800222a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	2280      	movs	r2, #128	@ 0x80
 8002232:	0192      	lsls	r2, r2, #6
 8002234:	4293      	cmp	r3, r2
 8002236:	d040      	beq.n	80022ba <HAL_TIM_ConfigClockSource+0xde>
 8002238:	2280      	movs	r2, #128	@ 0x80
 800223a:	0192      	lsls	r2, r2, #6
 800223c:	4293      	cmp	r3, r2
 800223e:	d900      	bls.n	8002242 <HAL_TIM_ConfigClockSource+0x66>
 8002240:	e088      	b.n	8002354 <HAL_TIM_ConfigClockSource+0x178>
 8002242:	2280      	movs	r2, #128	@ 0x80
 8002244:	0152      	lsls	r2, r2, #5
 8002246:	4293      	cmp	r3, r2
 8002248:	d100      	bne.n	800224c <HAL_TIM_ConfigClockSource+0x70>
 800224a:	e088      	b.n	800235e <HAL_TIM_ConfigClockSource+0x182>
 800224c:	2280      	movs	r2, #128	@ 0x80
 800224e:	0152      	lsls	r2, r2, #5
 8002250:	4293      	cmp	r3, r2
 8002252:	d900      	bls.n	8002256 <HAL_TIM_ConfigClockSource+0x7a>
 8002254:	e07e      	b.n	8002354 <HAL_TIM_ConfigClockSource+0x178>
 8002256:	2b70      	cmp	r3, #112	@ 0x70
 8002258:	d018      	beq.n	800228c <HAL_TIM_ConfigClockSource+0xb0>
 800225a:	d900      	bls.n	800225e <HAL_TIM_ConfigClockSource+0x82>
 800225c:	e07a      	b.n	8002354 <HAL_TIM_ConfigClockSource+0x178>
 800225e:	2b60      	cmp	r3, #96	@ 0x60
 8002260:	d04f      	beq.n	8002302 <HAL_TIM_ConfigClockSource+0x126>
 8002262:	d900      	bls.n	8002266 <HAL_TIM_ConfigClockSource+0x8a>
 8002264:	e076      	b.n	8002354 <HAL_TIM_ConfigClockSource+0x178>
 8002266:	2b50      	cmp	r3, #80	@ 0x50
 8002268:	d03b      	beq.n	80022e2 <HAL_TIM_ConfigClockSource+0x106>
 800226a:	d900      	bls.n	800226e <HAL_TIM_ConfigClockSource+0x92>
 800226c:	e072      	b.n	8002354 <HAL_TIM_ConfigClockSource+0x178>
 800226e:	2b40      	cmp	r3, #64	@ 0x40
 8002270:	d057      	beq.n	8002322 <HAL_TIM_ConfigClockSource+0x146>
 8002272:	d900      	bls.n	8002276 <HAL_TIM_ConfigClockSource+0x9a>
 8002274:	e06e      	b.n	8002354 <HAL_TIM_ConfigClockSource+0x178>
 8002276:	2b30      	cmp	r3, #48	@ 0x30
 8002278:	d063      	beq.n	8002342 <HAL_TIM_ConfigClockSource+0x166>
 800227a:	d86b      	bhi.n	8002354 <HAL_TIM_ConfigClockSource+0x178>
 800227c:	2b20      	cmp	r3, #32
 800227e:	d060      	beq.n	8002342 <HAL_TIM_ConfigClockSource+0x166>
 8002280:	d868      	bhi.n	8002354 <HAL_TIM_ConfigClockSource+0x178>
 8002282:	2b00      	cmp	r3, #0
 8002284:	d05d      	beq.n	8002342 <HAL_TIM_ConfigClockSource+0x166>
 8002286:	2b10      	cmp	r3, #16
 8002288:	d05b      	beq.n	8002342 <HAL_TIM_ConfigClockSource+0x166>
 800228a:	e063      	b.n	8002354 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800229c:	f000 fb38 	bl	8002910 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	2277      	movs	r2, #119	@ 0x77
 80022ac:	4313      	orrs	r3, r2
 80022ae:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	68ba      	ldr	r2, [r7, #8]
 80022b6:	609a      	str	r2, [r3, #8]
      break;
 80022b8:	e052      	b.n	8002360 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80022ca:	f000 fb21 	bl	8002910 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	689a      	ldr	r2, [r3, #8]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	2180      	movs	r1, #128	@ 0x80
 80022da:	01c9      	lsls	r1, r1, #7
 80022dc:	430a      	orrs	r2, r1
 80022de:	609a      	str	r2, [r3, #8]
      break;
 80022e0:	e03e      	b.n	8002360 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80022ee:	001a      	movs	r2, r3
 80022f0:	f000 fa94 	bl	800281c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	2150      	movs	r1, #80	@ 0x50
 80022fa:	0018      	movs	r0, r3
 80022fc:	f000 faee 	bl	80028dc <TIM_ITRx_SetConfig>
      break;
 8002300:	e02e      	b.n	8002360 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800230e:	001a      	movs	r2, r3
 8002310:	f000 fab2 	bl	8002878 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	2160      	movs	r1, #96	@ 0x60
 800231a:	0018      	movs	r0, r3
 800231c:	f000 fade 	bl	80028dc <TIM_ITRx_SetConfig>
      break;
 8002320:	e01e      	b.n	8002360 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800232e:	001a      	movs	r2, r3
 8002330:	f000 fa74 	bl	800281c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	2140      	movs	r1, #64	@ 0x40
 800233a:	0018      	movs	r0, r3
 800233c:	f000 face 	bl	80028dc <TIM_ITRx_SetConfig>
      break;
 8002340:	e00e      	b.n	8002360 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	0019      	movs	r1, r3
 800234c:	0010      	movs	r0, r2
 800234e:	f000 fac5 	bl	80028dc <TIM_ITRx_SetConfig>
      break;
 8002352:	e005      	b.n	8002360 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002354:	230f      	movs	r3, #15
 8002356:	18fb      	adds	r3, r7, r3
 8002358:	2201      	movs	r2, #1
 800235a:	701a      	strb	r2, [r3, #0]
      break;
 800235c:	e000      	b.n	8002360 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800235e:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	223d      	movs	r2, #61	@ 0x3d
 8002364:	2101      	movs	r1, #1
 8002366:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	223c      	movs	r2, #60	@ 0x3c
 800236c:	2100      	movs	r1, #0
 800236e:	5499      	strb	r1, [r3, r2]

  return status;
 8002370:	230f      	movs	r3, #15
 8002372:	18fb      	adds	r3, r7, r3
 8002374:	781b      	ldrb	r3, [r3, #0]
}
 8002376:	0018      	movs	r0, r3
 8002378:	46bd      	mov	sp, r7
 800237a:	b004      	add	sp, #16
 800237c:	bd80      	pop	{r7, pc}
 800237e:	46c0      	nop			@ (mov r8, r8)
 8002380:	ffff00ff 	.word	0xffff00ff

08002384 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	4a2b      	ldr	r2, [pc, #172]	@ (8002444 <TIM_Base_SetConfig+0xc0>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d003      	beq.n	80023a4 <TIM_Base_SetConfig+0x20>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	4a2a      	ldr	r2, [pc, #168]	@ (8002448 <TIM_Base_SetConfig+0xc4>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d108      	bne.n	80023b6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	2270      	movs	r2, #112	@ 0x70
 80023a8:	4393      	bics	r3, r2
 80023aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	68fa      	ldr	r2, [r7, #12]
 80023b2:	4313      	orrs	r3, r2
 80023b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	4a22      	ldr	r2, [pc, #136]	@ (8002444 <TIM_Base_SetConfig+0xc0>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d00f      	beq.n	80023de <TIM_Base_SetConfig+0x5a>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4a21      	ldr	r2, [pc, #132]	@ (8002448 <TIM_Base_SetConfig+0xc4>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d00b      	beq.n	80023de <TIM_Base_SetConfig+0x5a>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a20      	ldr	r2, [pc, #128]	@ (800244c <TIM_Base_SetConfig+0xc8>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d007      	beq.n	80023de <TIM_Base_SetConfig+0x5a>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4a1f      	ldr	r2, [pc, #124]	@ (8002450 <TIM_Base_SetConfig+0xcc>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d003      	beq.n	80023de <TIM_Base_SetConfig+0x5a>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4a1e      	ldr	r2, [pc, #120]	@ (8002454 <TIM_Base_SetConfig+0xd0>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d108      	bne.n	80023f0 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	4a1d      	ldr	r2, [pc, #116]	@ (8002458 <TIM_Base_SetConfig+0xd4>)
 80023e2:	4013      	ands	r3, r2
 80023e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	68db      	ldr	r3, [r3, #12]
 80023ea:	68fa      	ldr	r2, [r7, #12]
 80023ec:	4313      	orrs	r3, r2
 80023ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	2280      	movs	r2, #128	@ 0x80
 80023f4:	4393      	bics	r3, r2
 80023f6:	001a      	movs	r2, r3
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	695b      	ldr	r3, [r3, #20]
 80023fc:	4313      	orrs	r3, r2
 80023fe:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	68fa      	ldr	r2, [r7, #12]
 8002404:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	689a      	ldr	r2, [r3, #8]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4a0a      	ldr	r2, [pc, #40]	@ (8002444 <TIM_Base_SetConfig+0xc0>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d007      	beq.n	800242e <TIM_Base_SetConfig+0xaa>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4a0b      	ldr	r2, [pc, #44]	@ (8002450 <TIM_Base_SetConfig+0xcc>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d003      	beq.n	800242e <TIM_Base_SetConfig+0xaa>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a0a      	ldr	r2, [pc, #40]	@ (8002454 <TIM_Base_SetConfig+0xd0>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d103      	bne.n	8002436 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	691a      	ldr	r2, [r3, #16]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2201      	movs	r2, #1
 800243a:	615a      	str	r2, [r3, #20]
}
 800243c:	46c0      	nop			@ (mov r8, r8)
 800243e:	46bd      	mov	sp, r7
 8002440:	b004      	add	sp, #16
 8002442:	bd80      	pop	{r7, pc}
 8002444:	40012c00 	.word	0x40012c00
 8002448:	40000400 	.word	0x40000400
 800244c:	40002000 	.word	0x40002000
 8002450:	40014400 	.word	0x40014400
 8002454:	40014800 	.word	0x40014800
 8002458:	fffffcff 	.word	0xfffffcff

0800245c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b086      	sub	sp, #24
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
 8002464:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6a1b      	ldr	r3, [r3, #32]
 800246a:	2201      	movs	r2, #1
 800246c:	4393      	bics	r3, r2
 800246e:	001a      	movs	r2, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6a1b      	ldr	r3, [r3, #32]
 8002478:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	699b      	ldr	r3, [r3, #24]
 8002484:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	2270      	movs	r2, #112	@ 0x70
 800248a:	4393      	bics	r3, r2
 800248c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	2203      	movs	r2, #3
 8002492:	4393      	bics	r3, r2
 8002494:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	68fa      	ldr	r2, [r7, #12]
 800249c:	4313      	orrs	r3, r2
 800249e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	2202      	movs	r2, #2
 80024a4:	4393      	bics	r3, r2
 80024a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	697a      	ldr	r2, [r7, #20]
 80024ae:	4313      	orrs	r3, r2
 80024b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4a23      	ldr	r2, [pc, #140]	@ (8002544 <TIM_OC1_SetConfig+0xe8>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d007      	beq.n	80024ca <TIM_OC1_SetConfig+0x6e>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4a22      	ldr	r2, [pc, #136]	@ (8002548 <TIM_OC1_SetConfig+0xec>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d003      	beq.n	80024ca <TIM_OC1_SetConfig+0x6e>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4a21      	ldr	r2, [pc, #132]	@ (800254c <TIM_OC1_SetConfig+0xf0>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d10c      	bne.n	80024e4 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	2208      	movs	r2, #8
 80024ce:	4393      	bics	r3, r2
 80024d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	68db      	ldr	r3, [r3, #12]
 80024d6:	697a      	ldr	r2, [r7, #20]
 80024d8:	4313      	orrs	r3, r2
 80024da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	2204      	movs	r2, #4
 80024e0:	4393      	bics	r3, r2
 80024e2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	4a17      	ldr	r2, [pc, #92]	@ (8002544 <TIM_OC1_SetConfig+0xe8>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d007      	beq.n	80024fc <TIM_OC1_SetConfig+0xa0>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	4a16      	ldr	r2, [pc, #88]	@ (8002548 <TIM_OC1_SetConfig+0xec>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d003      	beq.n	80024fc <TIM_OC1_SetConfig+0xa0>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	4a15      	ldr	r2, [pc, #84]	@ (800254c <TIM_OC1_SetConfig+0xf0>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d111      	bne.n	8002520 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	4a14      	ldr	r2, [pc, #80]	@ (8002550 <TIM_OC1_SetConfig+0xf4>)
 8002500:	4013      	ands	r3, r2
 8002502:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	4a13      	ldr	r2, [pc, #76]	@ (8002554 <TIM_OC1_SetConfig+0xf8>)
 8002508:	4013      	ands	r3, r2
 800250a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	695b      	ldr	r3, [r3, #20]
 8002510:	693a      	ldr	r2, [r7, #16]
 8002512:	4313      	orrs	r3, r2
 8002514:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	699b      	ldr	r3, [r3, #24]
 800251a:	693a      	ldr	r2, [r7, #16]
 800251c:	4313      	orrs	r3, r2
 800251e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	693a      	ldr	r2, [r7, #16]
 8002524:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	68fa      	ldr	r2, [r7, #12]
 800252a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	685a      	ldr	r2, [r3, #4]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	697a      	ldr	r2, [r7, #20]
 8002538:	621a      	str	r2, [r3, #32]
}
 800253a:	46c0      	nop			@ (mov r8, r8)
 800253c:	46bd      	mov	sp, r7
 800253e:	b006      	add	sp, #24
 8002540:	bd80      	pop	{r7, pc}
 8002542:	46c0      	nop			@ (mov r8, r8)
 8002544:	40012c00 	.word	0x40012c00
 8002548:	40014400 	.word	0x40014400
 800254c:	40014800 	.word	0x40014800
 8002550:	fffffeff 	.word	0xfffffeff
 8002554:	fffffdff 	.word	0xfffffdff

08002558 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b086      	sub	sp, #24
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6a1b      	ldr	r3, [r3, #32]
 8002566:	2210      	movs	r2, #16
 8002568:	4393      	bics	r3, r2
 800256a:	001a      	movs	r2, r3
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6a1b      	ldr	r3, [r3, #32]
 8002574:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	699b      	ldr	r3, [r3, #24]
 8002580:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	4a2c      	ldr	r2, [pc, #176]	@ (8002638 <TIM_OC2_SetConfig+0xe0>)
 8002586:	4013      	ands	r3, r2
 8002588:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	4a2b      	ldr	r2, [pc, #172]	@ (800263c <TIM_OC2_SetConfig+0xe4>)
 800258e:	4013      	ands	r3, r2
 8002590:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	021b      	lsls	r3, r3, #8
 8002598:	68fa      	ldr	r2, [r7, #12]
 800259a:	4313      	orrs	r3, r2
 800259c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	2220      	movs	r2, #32
 80025a2:	4393      	bics	r3, r2
 80025a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	011b      	lsls	r3, r3, #4
 80025ac:	697a      	ldr	r2, [r7, #20]
 80025ae:	4313      	orrs	r3, r2
 80025b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	4a22      	ldr	r2, [pc, #136]	@ (8002640 <TIM_OC2_SetConfig+0xe8>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d10d      	bne.n	80025d6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	2280      	movs	r2, #128	@ 0x80
 80025be:	4393      	bics	r3, r2
 80025c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	68db      	ldr	r3, [r3, #12]
 80025c6:	011b      	lsls	r3, r3, #4
 80025c8:	697a      	ldr	r2, [r7, #20]
 80025ca:	4313      	orrs	r3, r2
 80025cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	2240      	movs	r2, #64	@ 0x40
 80025d2:	4393      	bics	r3, r2
 80025d4:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	4a19      	ldr	r2, [pc, #100]	@ (8002640 <TIM_OC2_SetConfig+0xe8>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d007      	beq.n	80025ee <TIM_OC2_SetConfig+0x96>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	4a18      	ldr	r2, [pc, #96]	@ (8002644 <TIM_OC2_SetConfig+0xec>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d003      	beq.n	80025ee <TIM_OC2_SetConfig+0x96>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	4a17      	ldr	r2, [pc, #92]	@ (8002648 <TIM_OC2_SetConfig+0xf0>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d113      	bne.n	8002616 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	4a16      	ldr	r2, [pc, #88]	@ (800264c <TIM_OC2_SetConfig+0xf4>)
 80025f2:	4013      	ands	r3, r2
 80025f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	4a15      	ldr	r2, [pc, #84]	@ (8002650 <TIM_OC2_SetConfig+0xf8>)
 80025fa:	4013      	ands	r3, r2
 80025fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	695b      	ldr	r3, [r3, #20]
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	693a      	ldr	r2, [r7, #16]
 8002606:	4313      	orrs	r3, r2
 8002608:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	699b      	ldr	r3, [r3, #24]
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	693a      	ldr	r2, [r7, #16]
 8002612:	4313      	orrs	r3, r2
 8002614:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	693a      	ldr	r2, [r7, #16]
 800261a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	68fa      	ldr	r2, [r7, #12]
 8002620:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	685a      	ldr	r2, [r3, #4]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	697a      	ldr	r2, [r7, #20]
 800262e:	621a      	str	r2, [r3, #32]
}
 8002630:	46c0      	nop			@ (mov r8, r8)
 8002632:	46bd      	mov	sp, r7
 8002634:	b006      	add	sp, #24
 8002636:	bd80      	pop	{r7, pc}
 8002638:	ffff8fff 	.word	0xffff8fff
 800263c:	fffffcff 	.word	0xfffffcff
 8002640:	40012c00 	.word	0x40012c00
 8002644:	40014400 	.word	0x40014400
 8002648:	40014800 	.word	0x40014800
 800264c:	fffffbff 	.word	0xfffffbff
 8002650:	fffff7ff 	.word	0xfffff7ff

08002654 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b086      	sub	sp, #24
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
 800265c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6a1b      	ldr	r3, [r3, #32]
 8002662:	4a33      	ldr	r2, [pc, #204]	@ (8002730 <TIM_OC3_SetConfig+0xdc>)
 8002664:	401a      	ands	r2, r3
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6a1b      	ldr	r3, [r3, #32]
 800266e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	69db      	ldr	r3, [r3, #28]
 800267a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	2270      	movs	r2, #112	@ 0x70
 8002680:	4393      	bics	r3, r2
 8002682:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2203      	movs	r2, #3
 8002688:	4393      	bics	r3, r2
 800268a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	68fa      	ldr	r2, [r7, #12]
 8002692:	4313      	orrs	r3, r2
 8002694:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	4a26      	ldr	r2, [pc, #152]	@ (8002734 <TIM_OC3_SetConfig+0xe0>)
 800269a:	4013      	ands	r3, r2
 800269c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	021b      	lsls	r3, r3, #8
 80026a4:	697a      	ldr	r2, [r7, #20]
 80026a6:	4313      	orrs	r3, r2
 80026a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4a22      	ldr	r2, [pc, #136]	@ (8002738 <TIM_OC3_SetConfig+0xe4>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d10d      	bne.n	80026ce <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	4a21      	ldr	r2, [pc, #132]	@ (800273c <TIM_OC3_SetConfig+0xe8>)
 80026b6:	4013      	ands	r3, r2
 80026b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	68db      	ldr	r3, [r3, #12]
 80026be:	021b      	lsls	r3, r3, #8
 80026c0:	697a      	ldr	r2, [r7, #20]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	4a1d      	ldr	r2, [pc, #116]	@ (8002740 <TIM_OC3_SetConfig+0xec>)
 80026ca:	4013      	ands	r3, r2
 80026cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	4a19      	ldr	r2, [pc, #100]	@ (8002738 <TIM_OC3_SetConfig+0xe4>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d007      	beq.n	80026e6 <TIM_OC3_SetConfig+0x92>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	4a1a      	ldr	r2, [pc, #104]	@ (8002744 <TIM_OC3_SetConfig+0xf0>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d003      	beq.n	80026e6 <TIM_OC3_SetConfig+0x92>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	4a19      	ldr	r2, [pc, #100]	@ (8002748 <TIM_OC3_SetConfig+0xf4>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d113      	bne.n	800270e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	4a18      	ldr	r2, [pc, #96]	@ (800274c <TIM_OC3_SetConfig+0xf8>)
 80026ea:	4013      	ands	r3, r2
 80026ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	4a17      	ldr	r2, [pc, #92]	@ (8002750 <TIM_OC3_SetConfig+0xfc>)
 80026f2:	4013      	ands	r3, r2
 80026f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	695b      	ldr	r3, [r3, #20]
 80026fa:	011b      	lsls	r3, r3, #4
 80026fc:	693a      	ldr	r2, [r7, #16]
 80026fe:	4313      	orrs	r3, r2
 8002700:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	699b      	ldr	r3, [r3, #24]
 8002706:	011b      	lsls	r3, r3, #4
 8002708:	693a      	ldr	r2, [r7, #16]
 800270a:	4313      	orrs	r3, r2
 800270c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	693a      	ldr	r2, [r7, #16]
 8002712:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	68fa      	ldr	r2, [r7, #12]
 8002718:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	685a      	ldr	r2, [r3, #4]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	697a      	ldr	r2, [r7, #20]
 8002726:	621a      	str	r2, [r3, #32]
}
 8002728:	46c0      	nop			@ (mov r8, r8)
 800272a:	46bd      	mov	sp, r7
 800272c:	b006      	add	sp, #24
 800272e:	bd80      	pop	{r7, pc}
 8002730:	fffffeff 	.word	0xfffffeff
 8002734:	fffffdff 	.word	0xfffffdff
 8002738:	40012c00 	.word	0x40012c00
 800273c:	fffff7ff 	.word	0xfffff7ff
 8002740:	fffffbff 	.word	0xfffffbff
 8002744:	40014400 	.word	0x40014400
 8002748:	40014800 	.word	0x40014800
 800274c:	ffffefff 	.word	0xffffefff
 8002750:	ffffdfff 	.word	0xffffdfff

08002754 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b086      	sub	sp, #24
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
 800275c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6a1b      	ldr	r3, [r3, #32]
 8002762:	4a26      	ldr	r2, [pc, #152]	@ (80027fc <TIM_OC4_SetConfig+0xa8>)
 8002764:	401a      	ands	r2, r3
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6a1b      	ldr	r3, [r3, #32]
 800276e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	69db      	ldr	r3, [r3, #28]
 800277a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	4a20      	ldr	r2, [pc, #128]	@ (8002800 <TIM_OC4_SetConfig+0xac>)
 8002780:	4013      	ands	r3, r2
 8002782:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	4a1f      	ldr	r2, [pc, #124]	@ (8002804 <TIM_OC4_SetConfig+0xb0>)
 8002788:	4013      	ands	r3, r2
 800278a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	021b      	lsls	r3, r3, #8
 8002792:	68fa      	ldr	r2, [r7, #12]
 8002794:	4313      	orrs	r3, r2
 8002796:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	4a1b      	ldr	r2, [pc, #108]	@ (8002808 <TIM_OC4_SetConfig+0xb4>)
 800279c:	4013      	ands	r3, r2
 800279e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	031b      	lsls	r3, r3, #12
 80027a6:	693a      	ldr	r2, [r7, #16]
 80027a8:	4313      	orrs	r3, r2
 80027aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	4a17      	ldr	r2, [pc, #92]	@ (800280c <TIM_OC4_SetConfig+0xb8>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d007      	beq.n	80027c4 <TIM_OC4_SetConfig+0x70>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	4a16      	ldr	r2, [pc, #88]	@ (8002810 <TIM_OC4_SetConfig+0xbc>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d003      	beq.n	80027c4 <TIM_OC4_SetConfig+0x70>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	4a15      	ldr	r2, [pc, #84]	@ (8002814 <TIM_OC4_SetConfig+0xc0>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d109      	bne.n	80027d8 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	4a14      	ldr	r2, [pc, #80]	@ (8002818 <TIM_OC4_SetConfig+0xc4>)
 80027c8:	4013      	ands	r3, r2
 80027ca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	695b      	ldr	r3, [r3, #20]
 80027d0:	019b      	lsls	r3, r3, #6
 80027d2:	697a      	ldr	r2, [r7, #20]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	697a      	ldr	r2, [r7, #20]
 80027dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	68fa      	ldr	r2, [r7, #12]
 80027e2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	685a      	ldr	r2, [r3, #4]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	693a      	ldr	r2, [r7, #16]
 80027f0:	621a      	str	r2, [r3, #32]
}
 80027f2:	46c0      	nop			@ (mov r8, r8)
 80027f4:	46bd      	mov	sp, r7
 80027f6:	b006      	add	sp, #24
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	46c0      	nop			@ (mov r8, r8)
 80027fc:	ffffefff 	.word	0xffffefff
 8002800:	ffff8fff 	.word	0xffff8fff
 8002804:	fffffcff 	.word	0xfffffcff
 8002808:	ffffdfff 	.word	0xffffdfff
 800280c:	40012c00 	.word	0x40012c00
 8002810:	40014400 	.word	0x40014400
 8002814:	40014800 	.word	0x40014800
 8002818:	ffffbfff 	.word	0xffffbfff

0800281c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b086      	sub	sp, #24
 8002820:	af00      	add	r7, sp, #0
 8002822:	60f8      	str	r0, [r7, #12]
 8002824:	60b9      	str	r1, [r7, #8]
 8002826:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	6a1b      	ldr	r3, [r3, #32]
 800282c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	6a1b      	ldr	r3, [r3, #32]
 8002832:	2201      	movs	r2, #1
 8002834:	4393      	bics	r3, r2
 8002836:	001a      	movs	r2, r3
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	699b      	ldr	r3, [r3, #24]
 8002840:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	22f0      	movs	r2, #240	@ 0xf0
 8002846:	4393      	bics	r3, r2
 8002848:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	011b      	lsls	r3, r3, #4
 800284e:	693a      	ldr	r2, [r7, #16]
 8002850:	4313      	orrs	r3, r2
 8002852:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	220a      	movs	r2, #10
 8002858:	4393      	bics	r3, r2
 800285a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800285c:	697a      	ldr	r2, [r7, #20]
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	4313      	orrs	r3, r2
 8002862:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	693a      	ldr	r2, [r7, #16]
 8002868:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	697a      	ldr	r2, [r7, #20]
 800286e:	621a      	str	r2, [r3, #32]
}
 8002870:	46c0      	nop			@ (mov r8, r8)
 8002872:	46bd      	mov	sp, r7
 8002874:	b006      	add	sp, #24
 8002876:	bd80      	pop	{r7, pc}

08002878 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b086      	sub	sp, #24
 800287c:	af00      	add	r7, sp, #0
 800287e:	60f8      	str	r0, [r7, #12]
 8002880:	60b9      	str	r1, [r7, #8]
 8002882:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	6a1b      	ldr	r3, [r3, #32]
 8002888:	2210      	movs	r2, #16
 800288a:	4393      	bics	r3, r2
 800288c:	001a      	movs	r2, r3
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	699b      	ldr	r3, [r3, #24]
 8002896:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	6a1b      	ldr	r3, [r3, #32]
 800289c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	4a0d      	ldr	r2, [pc, #52]	@ (80028d8 <TIM_TI2_ConfigInputStage+0x60>)
 80028a2:	4013      	ands	r3, r2
 80028a4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	031b      	lsls	r3, r3, #12
 80028aa:	697a      	ldr	r2, [r7, #20]
 80028ac:	4313      	orrs	r3, r2
 80028ae:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	22a0      	movs	r2, #160	@ 0xa0
 80028b4:	4393      	bics	r3, r2
 80028b6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	011b      	lsls	r3, r3, #4
 80028bc:	693a      	ldr	r2, [r7, #16]
 80028be:	4313      	orrs	r3, r2
 80028c0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	697a      	ldr	r2, [r7, #20]
 80028c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	693a      	ldr	r2, [r7, #16]
 80028cc:	621a      	str	r2, [r3, #32]
}
 80028ce:	46c0      	nop			@ (mov r8, r8)
 80028d0:	46bd      	mov	sp, r7
 80028d2:	b006      	add	sp, #24
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	46c0      	nop			@ (mov r8, r8)
 80028d8:	ffff0fff 	.word	0xffff0fff

080028dc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b084      	sub	sp, #16
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
 80028e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2270      	movs	r2, #112	@ 0x70
 80028f0:	4393      	bics	r3, r2
 80028f2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80028f4:	683a      	ldr	r2, [r7, #0]
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	4313      	orrs	r3, r2
 80028fa:	2207      	movs	r2, #7
 80028fc:	4313      	orrs	r3, r2
 80028fe:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	68fa      	ldr	r2, [r7, #12]
 8002904:	609a      	str	r2, [r3, #8]
}
 8002906:	46c0      	nop			@ (mov r8, r8)
 8002908:	46bd      	mov	sp, r7
 800290a:	b004      	add	sp, #16
 800290c:	bd80      	pop	{r7, pc}
	...

08002910 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b086      	sub	sp, #24
 8002914:	af00      	add	r7, sp, #0
 8002916:	60f8      	str	r0, [r7, #12]
 8002918:	60b9      	str	r1, [r7, #8]
 800291a:	607a      	str	r2, [r7, #4]
 800291c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002924:	697b      	ldr	r3, [r7, #20]
 8002926:	4a09      	ldr	r2, [pc, #36]	@ (800294c <TIM_ETR_SetConfig+0x3c>)
 8002928:	4013      	ands	r3, r2
 800292a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	021a      	lsls	r2, r3, #8
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	431a      	orrs	r2, r3
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	4313      	orrs	r3, r2
 8002938:	697a      	ldr	r2, [r7, #20]
 800293a:	4313      	orrs	r3, r2
 800293c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	697a      	ldr	r2, [r7, #20]
 8002942:	609a      	str	r2, [r3, #8]
}
 8002944:	46c0      	nop			@ (mov r8, r8)
 8002946:	46bd      	mov	sp, r7
 8002948:	b006      	add	sp, #24
 800294a:	bd80      	pop	{r7, pc}
 800294c:	ffff00ff 	.word	0xffff00ff

08002950 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b086      	sub	sp, #24
 8002954:	af00      	add	r7, sp, #0
 8002956:	60f8      	str	r0, [r7, #12]
 8002958:	60b9      	str	r1, [r7, #8]
 800295a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	221f      	movs	r2, #31
 8002960:	4013      	ands	r3, r2
 8002962:	2201      	movs	r2, #1
 8002964:	409a      	lsls	r2, r3
 8002966:	0013      	movs	r3, r2
 8002968:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	6a1b      	ldr	r3, [r3, #32]
 800296e:	697a      	ldr	r2, [r7, #20]
 8002970:	43d2      	mvns	r2, r2
 8002972:	401a      	ands	r2, r3
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	6a1a      	ldr	r2, [r3, #32]
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	211f      	movs	r1, #31
 8002980:	400b      	ands	r3, r1
 8002982:	6879      	ldr	r1, [r7, #4]
 8002984:	4099      	lsls	r1, r3
 8002986:	000b      	movs	r3, r1
 8002988:	431a      	orrs	r2, r3
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	621a      	str	r2, [r3, #32]
}
 800298e:	46c0      	nop			@ (mov r8, r8)
 8002990:	46bd      	mov	sp, r7
 8002992:	b006      	add	sp, #24
 8002994:	bd80      	pop	{r7, pc}
	...

08002998 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
 80029a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d108      	bne.n	80029ba <HAL_TIMEx_PWMN_Start+0x22>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2242      	movs	r2, #66	@ 0x42
 80029ac:	5c9b      	ldrb	r3, [r3, r2]
 80029ae:	b2db      	uxtb	r3, r3
 80029b0:	3b01      	subs	r3, #1
 80029b2:	1e5a      	subs	r2, r3, #1
 80029b4:	4193      	sbcs	r3, r2
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	e01f      	b.n	80029fa <HAL_TIMEx_PWMN_Start+0x62>
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	2b04      	cmp	r3, #4
 80029be:	d108      	bne.n	80029d2 <HAL_TIMEx_PWMN_Start+0x3a>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2243      	movs	r2, #67	@ 0x43
 80029c4:	5c9b      	ldrb	r3, [r3, r2]
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	3b01      	subs	r3, #1
 80029ca:	1e5a      	subs	r2, r3, #1
 80029cc:	4193      	sbcs	r3, r2
 80029ce:	b2db      	uxtb	r3, r3
 80029d0:	e013      	b.n	80029fa <HAL_TIMEx_PWMN_Start+0x62>
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	2b08      	cmp	r3, #8
 80029d6:	d108      	bne.n	80029ea <HAL_TIMEx_PWMN_Start+0x52>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2244      	movs	r2, #68	@ 0x44
 80029dc:	5c9b      	ldrb	r3, [r3, r2]
 80029de:	b2db      	uxtb	r3, r3
 80029e0:	3b01      	subs	r3, #1
 80029e2:	1e5a      	subs	r2, r3, #1
 80029e4:	4193      	sbcs	r3, r2
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	e007      	b.n	80029fa <HAL_TIMEx_PWMN_Start+0x62>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2245      	movs	r2, #69	@ 0x45
 80029ee:	5c9b      	ldrb	r3, [r3, r2]
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	3b01      	subs	r3, #1
 80029f4:	1e5a      	subs	r2, r3, #1
 80029f6:	4193      	sbcs	r3, r2
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d001      	beq.n	8002a02 <HAL_TIMEx_PWMN_Start+0x6a>
  {
    return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e050      	b.n	8002aa4 <HAL_TIMEx_PWMN_Start+0x10c>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d104      	bne.n	8002a12 <HAL_TIMEx_PWMN_Start+0x7a>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2242      	movs	r2, #66	@ 0x42
 8002a0c:	2102      	movs	r1, #2
 8002a0e:	5499      	strb	r1, [r3, r2]
 8002a10:	e013      	b.n	8002a3a <HAL_TIMEx_PWMN_Start+0xa2>
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	2b04      	cmp	r3, #4
 8002a16:	d104      	bne.n	8002a22 <HAL_TIMEx_PWMN_Start+0x8a>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2243      	movs	r2, #67	@ 0x43
 8002a1c:	2102      	movs	r1, #2
 8002a1e:	5499      	strb	r1, [r3, r2]
 8002a20:	e00b      	b.n	8002a3a <HAL_TIMEx_PWMN_Start+0xa2>
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	2b08      	cmp	r3, #8
 8002a26:	d104      	bne.n	8002a32 <HAL_TIMEx_PWMN_Start+0x9a>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2244      	movs	r2, #68	@ 0x44
 8002a2c:	2102      	movs	r1, #2
 8002a2e:	5499      	strb	r1, [r3, r2]
 8002a30:	e003      	b.n	8002a3a <HAL_TIMEx_PWMN_Start+0xa2>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2245      	movs	r2, #69	@ 0x45
 8002a36:	2102      	movs	r1, #2
 8002a38:	5499      	strb	r1, [r3, r2]

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	6839      	ldr	r1, [r7, #0]
 8002a40:	2204      	movs	r2, #4
 8002a42:	0018      	movs	r0, r3
 8002a44:	f000 f8e6 	bl	8002c14 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	2180      	movs	r1, #128	@ 0x80
 8002a54:	0209      	lsls	r1, r1, #8
 8002a56:	430a      	orrs	r2, r1
 8002a58:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a13      	ldr	r2, [pc, #76]	@ (8002aac <HAL_TIMEx_PWMN_Start+0x114>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d004      	beq.n	8002a6e <HAL_TIMEx_PWMN_Start+0xd6>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a11      	ldr	r2, [pc, #68]	@ (8002ab0 <HAL_TIMEx_PWMN_Start+0x118>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d111      	bne.n	8002a92 <HAL_TIMEx_PWMN_Start+0xfa>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	2207      	movs	r2, #7
 8002a76:	4013      	ands	r3, r2
 8002a78:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2b06      	cmp	r3, #6
 8002a7e:	d010      	beq.n	8002aa2 <HAL_TIMEx_PWMN_Start+0x10a>
    {
      __HAL_TIM_ENABLE(htim);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	2101      	movs	r1, #1
 8002a8c:	430a      	orrs	r2, r1
 8002a8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a90:	e007      	b.n	8002aa2 <HAL_TIMEx_PWMN_Start+0x10a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	2101      	movs	r1, #1
 8002a9e:	430a      	orrs	r2, r1
 8002aa0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002aa2:	2300      	movs	r3, #0
}
 8002aa4:	0018      	movs	r0, r3
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	b004      	add	sp, #16
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	40012c00 	.word	0x40012c00
 8002ab0:	40000400 	.word	0x40000400

08002ab4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b084      	sub	sp, #16
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	223c      	movs	r2, #60	@ 0x3c
 8002ac2:	5c9b      	ldrb	r3, [r3, r2]
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	d101      	bne.n	8002acc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ac8:	2302      	movs	r3, #2
 8002aca:	e03c      	b.n	8002b46 <HAL_TIMEx_MasterConfigSynchronization+0x92>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	223c      	movs	r2, #60	@ 0x3c
 8002ad0:	2101      	movs	r1, #1
 8002ad2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	223d      	movs	r2, #61	@ 0x3d
 8002ad8:	2102      	movs	r1, #2
 8002ada:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	2270      	movs	r2, #112	@ 0x70
 8002af0:	4393      	bics	r3, r2
 8002af2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	68fa      	ldr	r2, [r7, #12]
 8002afa:	4313      	orrs	r3, r2
 8002afc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	68fa      	ldr	r2, [r7, #12]
 8002b04:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a11      	ldr	r2, [pc, #68]	@ (8002b50 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d004      	beq.n	8002b1a <HAL_TIMEx_MasterConfigSynchronization+0x66>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a0f      	ldr	r2, [pc, #60]	@ (8002b54 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d10c      	bne.n	8002b34 <HAL_TIMEx_MasterConfigSynchronization+0x80>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	2280      	movs	r2, #128	@ 0x80
 8002b1e:	4393      	bics	r3, r2
 8002b20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	68ba      	ldr	r2, [r7, #8]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	68ba      	ldr	r2, [r7, #8]
 8002b32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	223d      	movs	r2, #61	@ 0x3d
 8002b38:	2101      	movs	r1, #1
 8002b3a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	223c      	movs	r2, #60	@ 0x3c
 8002b40:	2100      	movs	r1, #0
 8002b42:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b44:	2300      	movs	r3, #0
}
 8002b46:	0018      	movs	r0, r3
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	b004      	add	sp, #16
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	46c0      	nop			@ (mov r8, r8)
 8002b50:	40012c00 	.word	0x40012c00
 8002b54:	40000400 	.word	0x40000400

08002b58 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b084      	sub	sp, #16
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
 8002b60:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002b62:	2300      	movs	r3, #0
 8002b64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	223c      	movs	r2, #60	@ 0x3c
 8002b6a:	5c9b      	ldrb	r3, [r3, r2]
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d101      	bne.n	8002b74 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002b70:	2302      	movs	r3, #2
 8002b72:	e03e      	b.n	8002bf2 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	223c      	movs	r2, #60	@ 0x3c
 8002b78:	2101      	movs	r1, #1
 8002b7a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	22ff      	movs	r2, #255	@ 0xff
 8002b80:	4393      	bics	r3, r2
 8002b82:	001a      	movs	r2, r3
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	68db      	ldr	r3, [r3, #12]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	4a1b      	ldr	r2, [pc, #108]	@ (8002bfc <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8002b90:	401a      	ands	r2, r3
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	4313      	orrs	r3, r2
 8002b98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	4a18      	ldr	r2, [pc, #96]	@ (8002c00 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8002b9e:	401a      	ands	r2, r3
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	4a16      	ldr	r2, [pc, #88]	@ (8002c04 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8002bac:	401a      	ands	r2, r3
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	4a13      	ldr	r2, [pc, #76]	@ (8002c08 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8002bba:	401a      	ands	r2, r3
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	691b      	ldr	r3, [r3, #16]
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	4a11      	ldr	r2, [pc, #68]	@ (8002c0c <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8002bc8:	401a      	ands	r2, r3
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	695b      	ldr	r3, [r3, #20]
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	4a0e      	ldr	r2, [pc, #56]	@ (8002c10 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8002bd6:	401a      	ands	r2, r3
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	69db      	ldr	r3, [r3, #28]
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	68fa      	ldr	r2, [r7, #12]
 8002be6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	223c      	movs	r2, #60	@ 0x3c
 8002bec:	2100      	movs	r1, #0
 8002bee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002bf0:	2300      	movs	r3, #0
}
 8002bf2:	0018      	movs	r0, r3
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	b004      	add	sp, #16
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	46c0      	nop			@ (mov r8, r8)
 8002bfc:	fffffcff 	.word	0xfffffcff
 8002c00:	fffffbff 	.word	0xfffffbff
 8002c04:	fffff7ff 	.word	0xfffff7ff
 8002c08:	ffffefff 	.word	0xffffefff
 8002c0c:	ffffdfff 	.word	0xffffdfff
 8002c10:	ffffbfff 	.word	0xffffbfff

08002c14 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b086      	sub	sp, #24
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	60f8      	str	r0, [r7, #12]
 8002c1c:	60b9      	str	r1, [r7, #8]
 8002c1e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	221f      	movs	r2, #31
 8002c24:	4013      	ands	r3, r2
 8002c26:	2204      	movs	r2, #4
 8002c28:	409a      	lsls	r2, r3
 8002c2a:	0013      	movs	r3, r2
 8002c2c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	6a1b      	ldr	r3, [r3, #32]
 8002c32:	697a      	ldr	r2, [r7, #20]
 8002c34:	43d2      	mvns	r2, r2
 8002c36:	401a      	ands	r2, r3
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	6a1a      	ldr	r2, [r3, #32]
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	211f      	movs	r1, #31
 8002c44:	400b      	ands	r3, r1
 8002c46:	6879      	ldr	r1, [r7, #4]
 8002c48:	4099      	lsls	r1, r3
 8002c4a:	000b      	movs	r3, r1
 8002c4c:	431a      	orrs	r2, r3
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	621a      	str	r2, [r3, #32]
}
 8002c52:	46c0      	nop			@ (mov r8, r8)
 8002c54:	46bd      	mov	sp, r7
 8002c56:	b006      	add	sp, #24
 8002c58:	bd80      	pop	{r7, pc}
	...

08002c5c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d101      	bne.n	8002c6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e044      	b.n	8002cf8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d107      	bne.n	8002c86 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2278      	movs	r2, #120	@ 0x78
 8002c7a:	2100      	movs	r1, #0
 8002c7c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	0018      	movs	r0, r3
 8002c82:	f7fe f8ab 	bl	8000ddc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2224      	movs	r2, #36	@ 0x24
 8002c8a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	2101      	movs	r1, #1
 8002c98:	438a      	bics	r2, r1
 8002c9a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	0018      	movs	r0, r3
 8002ca0:	f000 f9b8 	bl	8003014 <UART_SetConfig>
 8002ca4:	0003      	movs	r3, r0
 8002ca6:	2b01      	cmp	r3, #1
 8002ca8:	d101      	bne.n	8002cae <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	e024      	b.n	8002cf8 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d003      	beq.n	8002cbe <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	0018      	movs	r0, r3
 8002cba:	f000 faeb 	bl	8003294 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	685a      	ldr	r2, [r3, #4]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	490d      	ldr	r1, [pc, #52]	@ (8002d00 <HAL_UART_Init+0xa4>)
 8002cca:	400a      	ands	r2, r1
 8002ccc:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	689a      	ldr	r2, [r3, #8]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	2108      	movs	r1, #8
 8002cda:	438a      	bics	r2, r1
 8002cdc:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	2101      	movs	r1, #1
 8002cea:	430a      	orrs	r2, r1
 8002cec:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	0018      	movs	r0, r3
 8002cf2:	f000 fb83 	bl	80033fc <UART_CheckIdleState>
 8002cf6:	0003      	movs	r3, r0
}
 8002cf8:	0018      	movs	r0, r3
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	b002      	add	sp, #8
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	fffff7ff 	.word	0xfffff7ff

08002d04 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b08a      	sub	sp, #40	@ 0x28
 8002d08:	af02      	add	r7, sp, #8
 8002d0a:	60f8      	str	r0, [r7, #12]
 8002d0c:	60b9      	str	r1, [r7, #8]
 8002d0e:	603b      	str	r3, [r7, #0]
 8002d10:	1dbb      	adds	r3, r7, #6
 8002d12:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002d18:	2b20      	cmp	r3, #32
 8002d1a:	d000      	beq.n	8002d1e <HAL_UART_Transmit+0x1a>
 8002d1c:	e08c      	b.n	8002e38 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d003      	beq.n	8002d2c <HAL_UART_Transmit+0x28>
 8002d24:	1dbb      	adds	r3, r7, #6
 8002d26:	881b      	ldrh	r3, [r3, #0]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d101      	bne.n	8002d30 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e084      	b.n	8002e3a <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	689a      	ldr	r2, [r3, #8]
 8002d34:	2380      	movs	r3, #128	@ 0x80
 8002d36:	015b      	lsls	r3, r3, #5
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d109      	bne.n	8002d50 <HAL_UART_Transmit+0x4c>
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	691b      	ldr	r3, [r3, #16]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d105      	bne.n	8002d50 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	2201      	movs	r2, #1
 8002d48:	4013      	ands	r3, r2
 8002d4a:	d001      	beq.n	8002d50 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e074      	b.n	8002e3a <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2284      	movs	r2, #132	@ 0x84
 8002d54:	2100      	movs	r1, #0
 8002d56:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2221      	movs	r2, #33	@ 0x21
 8002d5c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002d5e:	f7fe f977 	bl	8001050 <HAL_GetTick>
 8002d62:	0003      	movs	r3, r0
 8002d64:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	1dba      	adds	r2, r7, #6
 8002d6a:	2150      	movs	r1, #80	@ 0x50
 8002d6c:	8812      	ldrh	r2, [r2, #0]
 8002d6e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	1dba      	adds	r2, r7, #6
 8002d74:	2152      	movs	r1, #82	@ 0x52
 8002d76:	8812      	ldrh	r2, [r2, #0]
 8002d78:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	689a      	ldr	r2, [r3, #8]
 8002d7e:	2380      	movs	r3, #128	@ 0x80
 8002d80:	015b      	lsls	r3, r3, #5
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d108      	bne.n	8002d98 <HAL_UART_Transmit+0x94>
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	691b      	ldr	r3, [r3, #16]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d104      	bne.n	8002d98 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	61bb      	str	r3, [r7, #24]
 8002d96:	e003      	b.n	8002da0 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002da0:	e02f      	b.n	8002e02 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002da2:	697a      	ldr	r2, [r7, #20]
 8002da4:	68f8      	ldr	r0, [r7, #12]
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	9300      	str	r3, [sp, #0]
 8002daa:	0013      	movs	r3, r2
 8002dac:	2200      	movs	r2, #0
 8002dae:	2180      	movs	r1, #128	@ 0x80
 8002db0:	f000 fbcc 	bl	800354c <UART_WaitOnFlagUntilTimeout>
 8002db4:	1e03      	subs	r3, r0, #0
 8002db6:	d004      	beq.n	8002dc2 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	2220      	movs	r2, #32
 8002dbc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	e03b      	b.n	8002e3a <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8002dc2:	69fb      	ldr	r3, [r7, #28]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d10b      	bne.n	8002de0 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002dc8:	69bb      	ldr	r3, [r7, #24]
 8002dca:	881a      	ldrh	r2, [r3, #0]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	05d2      	lsls	r2, r2, #23
 8002dd2:	0dd2      	lsrs	r2, r2, #23
 8002dd4:	b292      	uxth	r2, r2
 8002dd6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002dd8:	69bb      	ldr	r3, [r7, #24]
 8002dda:	3302      	adds	r3, #2
 8002ddc:	61bb      	str	r3, [r7, #24]
 8002dde:	e007      	b.n	8002df0 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002de0:	69fb      	ldr	r3, [r7, #28]
 8002de2:	781a      	ldrb	r2, [r3, #0]
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	3301      	adds	r3, #1
 8002dee:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2252      	movs	r2, #82	@ 0x52
 8002df4:	5a9b      	ldrh	r3, [r3, r2]
 8002df6:	b29b      	uxth	r3, r3
 8002df8:	3b01      	subs	r3, #1
 8002dfa:	b299      	uxth	r1, r3
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2252      	movs	r2, #82	@ 0x52
 8002e00:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2252      	movs	r2, #82	@ 0x52
 8002e06:	5a9b      	ldrh	r3, [r3, r2]
 8002e08:	b29b      	uxth	r3, r3
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d1c9      	bne.n	8002da2 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e0e:	697a      	ldr	r2, [r7, #20]
 8002e10:	68f8      	ldr	r0, [r7, #12]
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	9300      	str	r3, [sp, #0]
 8002e16:	0013      	movs	r3, r2
 8002e18:	2200      	movs	r2, #0
 8002e1a:	2140      	movs	r1, #64	@ 0x40
 8002e1c:	f000 fb96 	bl	800354c <UART_WaitOnFlagUntilTimeout>
 8002e20:	1e03      	subs	r3, r0, #0
 8002e22:	d004      	beq.n	8002e2e <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2220      	movs	r2, #32
 8002e28:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e005      	b.n	8002e3a <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	2220      	movs	r2, #32
 8002e32:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002e34:	2300      	movs	r3, #0
 8002e36:	e000      	b.n	8002e3a <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8002e38:	2302      	movs	r3, #2
  }
}
 8002e3a:	0018      	movs	r0, r3
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	b008      	add	sp, #32
 8002e40:	bd80      	pop	{r7, pc}
	...

08002e44 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b08a      	sub	sp, #40	@ 0x28
 8002e48:	af02      	add	r7, sp, #8
 8002e4a:	60f8      	str	r0, [r7, #12]
 8002e4c:	60b9      	str	r1, [r7, #8]
 8002e4e:	603b      	str	r3, [r7, #0]
 8002e50:	1dbb      	adds	r3, r7, #6
 8002e52:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	2280      	movs	r2, #128	@ 0x80
 8002e58:	589b      	ldr	r3, [r3, r2]
 8002e5a:	2b20      	cmp	r3, #32
 8002e5c:	d000      	beq.n	8002e60 <HAL_UART_Receive+0x1c>
 8002e5e:	e0d1      	b.n	8003004 <HAL_UART_Receive+0x1c0>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d003      	beq.n	8002e6e <HAL_UART_Receive+0x2a>
 8002e66:	1dbb      	adds	r3, r7, #6
 8002e68:	881b      	ldrh	r3, [r3, #0]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d101      	bne.n	8002e72 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	e0c9      	b.n	8003006 <HAL_UART_Receive+0x1c2>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	689a      	ldr	r2, [r3, #8]
 8002e76:	2380      	movs	r3, #128	@ 0x80
 8002e78:	015b      	lsls	r3, r3, #5
 8002e7a:	429a      	cmp	r2, r3
 8002e7c:	d109      	bne.n	8002e92 <HAL_UART_Receive+0x4e>
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	691b      	ldr	r3, [r3, #16]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d105      	bne.n	8002e92 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	2201      	movs	r2, #1
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	d001      	beq.n	8002e92 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e0b9      	b.n	8003006 <HAL_UART_Receive+0x1c2>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2284      	movs	r2, #132	@ 0x84
 8002e96:	2100      	movs	r1, #0
 8002e98:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2280      	movs	r2, #128	@ 0x80
 8002e9e:	2122      	movs	r1, #34	@ 0x22
 8002ea0:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ea8:	f7fe f8d2 	bl	8001050 <HAL_GetTick>
 8002eac:	0003      	movs	r3, r0
 8002eae:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	1dba      	adds	r2, r7, #6
 8002eb4:	2158      	movs	r1, #88	@ 0x58
 8002eb6:	8812      	ldrh	r2, [r2, #0]
 8002eb8:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	1dba      	adds	r2, r7, #6
 8002ebe:	215a      	movs	r1, #90	@ 0x5a
 8002ec0:	8812      	ldrh	r2, [r2, #0]
 8002ec2:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	689a      	ldr	r2, [r3, #8]
 8002ec8:	2380      	movs	r3, #128	@ 0x80
 8002eca:	015b      	lsls	r3, r3, #5
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d10d      	bne.n	8002eec <HAL_UART_Receive+0xa8>
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	691b      	ldr	r3, [r3, #16]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d104      	bne.n	8002ee2 <HAL_UART_Receive+0x9e>
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	225c      	movs	r2, #92	@ 0x5c
 8002edc:	494c      	ldr	r1, [pc, #304]	@ (8003010 <HAL_UART_Receive+0x1cc>)
 8002ede:	5299      	strh	r1, [r3, r2]
 8002ee0:	e02e      	b.n	8002f40 <HAL_UART_Receive+0xfc>
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	225c      	movs	r2, #92	@ 0x5c
 8002ee6:	21ff      	movs	r1, #255	@ 0xff
 8002ee8:	5299      	strh	r1, [r3, r2]
 8002eea:	e029      	b.n	8002f40 <HAL_UART_Receive+0xfc>
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d10d      	bne.n	8002f10 <HAL_UART_Receive+0xcc>
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	691b      	ldr	r3, [r3, #16]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d104      	bne.n	8002f06 <HAL_UART_Receive+0xc2>
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	225c      	movs	r2, #92	@ 0x5c
 8002f00:	21ff      	movs	r1, #255	@ 0xff
 8002f02:	5299      	strh	r1, [r3, r2]
 8002f04:	e01c      	b.n	8002f40 <HAL_UART_Receive+0xfc>
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	225c      	movs	r2, #92	@ 0x5c
 8002f0a:	217f      	movs	r1, #127	@ 0x7f
 8002f0c:	5299      	strh	r1, [r3, r2]
 8002f0e:	e017      	b.n	8002f40 <HAL_UART_Receive+0xfc>
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	689a      	ldr	r2, [r3, #8]
 8002f14:	2380      	movs	r3, #128	@ 0x80
 8002f16:	055b      	lsls	r3, r3, #21
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	d10d      	bne.n	8002f38 <HAL_UART_Receive+0xf4>
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	691b      	ldr	r3, [r3, #16]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d104      	bne.n	8002f2e <HAL_UART_Receive+0xea>
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	225c      	movs	r2, #92	@ 0x5c
 8002f28:	217f      	movs	r1, #127	@ 0x7f
 8002f2a:	5299      	strh	r1, [r3, r2]
 8002f2c:	e008      	b.n	8002f40 <HAL_UART_Receive+0xfc>
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	225c      	movs	r2, #92	@ 0x5c
 8002f32:	213f      	movs	r1, #63	@ 0x3f
 8002f34:	5299      	strh	r1, [r3, r2]
 8002f36:	e003      	b.n	8002f40 <HAL_UART_Receive+0xfc>
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	225c      	movs	r2, #92	@ 0x5c
 8002f3c:	2100      	movs	r1, #0
 8002f3e:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8002f40:	2312      	movs	r3, #18
 8002f42:	18fb      	adds	r3, r7, r3
 8002f44:	68fa      	ldr	r2, [r7, #12]
 8002f46:	215c      	movs	r1, #92	@ 0x5c
 8002f48:	5a52      	ldrh	r2, [r2, r1]
 8002f4a:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	689a      	ldr	r2, [r3, #8]
 8002f50:	2380      	movs	r3, #128	@ 0x80
 8002f52:	015b      	lsls	r3, r3, #5
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d108      	bne.n	8002f6a <HAL_UART_Receive+0x126>
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	691b      	ldr	r3, [r3, #16]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d104      	bne.n	8002f6a <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8002f60:	2300      	movs	r3, #0
 8002f62:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	61bb      	str	r3, [r7, #24]
 8002f68:	e003      	b.n	8002f72 <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002f72:	e03b      	b.n	8002fec <HAL_UART_Receive+0x1a8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002f74:	697a      	ldr	r2, [r7, #20]
 8002f76:	68f8      	ldr	r0, [r7, #12]
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	9300      	str	r3, [sp, #0]
 8002f7c:	0013      	movs	r3, r2
 8002f7e:	2200      	movs	r2, #0
 8002f80:	2120      	movs	r1, #32
 8002f82:	f000 fae3 	bl	800354c <UART_WaitOnFlagUntilTimeout>
 8002f86:	1e03      	subs	r3, r0, #0
 8002f88:	d005      	beq.n	8002f96 <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2280      	movs	r2, #128	@ 0x80
 8002f8e:	2120      	movs	r1, #32
 8002f90:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002f92:	2303      	movs	r3, #3
 8002f94:	e037      	b.n	8003006 <HAL_UART_Receive+0x1c2>
      }
      if (pdata8bits == NULL)
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d10e      	bne.n	8002fba <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002fa2:	b29b      	uxth	r3, r3
 8002fa4:	2212      	movs	r2, #18
 8002fa6:	18ba      	adds	r2, r7, r2
 8002fa8:	8812      	ldrh	r2, [r2, #0]
 8002faa:	4013      	ands	r3, r2
 8002fac:	b29a      	uxth	r2, r3
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002fb2:	69bb      	ldr	r3, [r7, #24]
 8002fb4:	3302      	adds	r3, #2
 8002fb6:	61bb      	str	r3, [r7, #24]
 8002fb8:	e00f      	b.n	8002fda <HAL_UART_Receive+0x196>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	2212      	movs	r2, #18
 8002fc6:	18ba      	adds	r2, r7, r2
 8002fc8:	8812      	ldrh	r2, [r2, #0]
 8002fca:	b2d2      	uxtb	r2, r2
 8002fcc:	4013      	ands	r3, r2
 8002fce:	b2da      	uxtb	r2, r3
 8002fd0:	69fb      	ldr	r3, [r7, #28]
 8002fd2:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	3301      	adds	r3, #1
 8002fd8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	225a      	movs	r2, #90	@ 0x5a
 8002fde:	5a9b      	ldrh	r3, [r3, r2]
 8002fe0:	b29b      	uxth	r3, r3
 8002fe2:	3b01      	subs	r3, #1
 8002fe4:	b299      	uxth	r1, r3
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	225a      	movs	r2, #90	@ 0x5a
 8002fea:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	225a      	movs	r2, #90	@ 0x5a
 8002ff0:	5a9b      	ldrh	r3, [r3, r2]
 8002ff2:	b29b      	uxth	r3, r3
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d1bd      	bne.n	8002f74 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2280      	movs	r2, #128	@ 0x80
 8002ffc:	2120      	movs	r1, #32
 8002ffe:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8003000:	2300      	movs	r3, #0
 8003002:	e000      	b.n	8003006 <HAL_UART_Receive+0x1c2>
  }
  else
  {
    return HAL_BUSY;
 8003004:	2302      	movs	r3, #2
  }
}
 8003006:	0018      	movs	r0, r3
 8003008:	46bd      	mov	sp, r7
 800300a:	b008      	add	sp, #32
 800300c:	bd80      	pop	{r7, pc}
 800300e:	46c0      	nop			@ (mov r8, r8)
 8003010:	000001ff 	.word	0x000001ff

08003014 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b088      	sub	sp, #32
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800301c:	231e      	movs	r3, #30
 800301e:	18fb      	adds	r3, r7, r3
 8003020:	2200      	movs	r2, #0
 8003022:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	689a      	ldr	r2, [r3, #8]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	691b      	ldr	r3, [r3, #16]
 800302c:	431a      	orrs	r2, r3
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	695b      	ldr	r3, [r3, #20]
 8003032:	431a      	orrs	r2, r3
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	69db      	ldr	r3, [r3, #28]
 8003038:	4313      	orrs	r3, r2
 800303a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a8d      	ldr	r2, [pc, #564]	@ (8003278 <UART_SetConfig+0x264>)
 8003044:	4013      	ands	r3, r2
 8003046:	0019      	movs	r1, r3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	697a      	ldr	r2, [r7, #20]
 800304e:	430a      	orrs	r2, r1
 8003050:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	4a88      	ldr	r2, [pc, #544]	@ (800327c <UART_SetConfig+0x268>)
 800305a:	4013      	ands	r3, r2
 800305c:	0019      	movs	r1, r3
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	68da      	ldr	r2, [r3, #12]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	430a      	orrs	r2, r1
 8003068:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	699b      	ldr	r3, [r3, #24]
 800306e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6a1b      	ldr	r3, [r3, #32]
 8003074:	697a      	ldr	r2, [r7, #20]
 8003076:	4313      	orrs	r3, r2
 8003078:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	4a7f      	ldr	r2, [pc, #508]	@ (8003280 <UART_SetConfig+0x26c>)
 8003082:	4013      	ands	r3, r2
 8003084:	0019      	movs	r1, r3
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	697a      	ldr	r2, [r7, #20]
 800308c:	430a      	orrs	r2, r1
 800308e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a7b      	ldr	r2, [pc, #492]	@ (8003284 <UART_SetConfig+0x270>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d127      	bne.n	80030ea <UART_SetConfig+0xd6>
 800309a:	4b7b      	ldr	r3, [pc, #492]	@ (8003288 <UART_SetConfig+0x274>)
 800309c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800309e:	2203      	movs	r2, #3
 80030a0:	4013      	ands	r3, r2
 80030a2:	2b03      	cmp	r3, #3
 80030a4:	d00d      	beq.n	80030c2 <UART_SetConfig+0xae>
 80030a6:	d81b      	bhi.n	80030e0 <UART_SetConfig+0xcc>
 80030a8:	2b02      	cmp	r3, #2
 80030aa:	d014      	beq.n	80030d6 <UART_SetConfig+0xc2>
 80030ac:	d818      	bhi.n	80030e0 <UART_SetConfig+0xcc>
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d002      	beq.n	80030b8 <UART_SetConfig+0xa4>
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d00a      	beq.n	80030cc <UART_SetConfig+0xb8>
 80030b6:	e013      	b.n	80030e0 <UART_SetConfig+0xcc>
 80030b8:	231f      	movs	r3, #31
 80030ba:	18fb      	adds	r3, r7, r3
 80030bc:	2200      	movs	r2, #0
 80030be:	701a      	strb	r2, [r3, #0]
 80030c0:	e021      	b.n	8003106 <UART_SetConfig+0xf2>
 80030c2:	231f      	movs	r3, #31
 80030c4:	18fb      	adds	r3, r7, r3
 80030c6:	2202      	movs	r2, #2
 80030c8:	701a      	strb	r2, [r3, #0]
 80030ca:	e01c      	b.n	8003106 <UART_SetConfig+0xf2>
 80030cc:	231f      	movs	r3, #31
 80030ce:	18fb      	adds	r3, r7, r3
 80030d0:	2204      	movs	r2, #4
 80030d2:	701a      	strb	r2, [r3, #0]
 80030d4:	e017      	b.n	8003106 <UART_SetConfig+0xf2>
 80030d6:	231f      	movs	r3, #31
 80030d8:	18fb      	adds	r3, r7, r3
 80030da:	2208      	movs	r2, #8
 80030dc:	701a      	strb	r2, [r3, #0]
 80030de:	e012      	b.n	8003106 <UART_SetConfig+0xf2>
 80030e0:	231f      	movs	r3, #31
 80030e2:	18fb      	adds	r3, r7, r3
 80030e4:	2210      	movs	r2, #16
 80030e6:	701a      	strb	r2, [r3, #0]
 80030e8:	e00d      	b.n	8003106 <UART_SetConfig+0xf2>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a67      	ldr	r2, [pc, #412]	@ (800328c <UART_SetConfig+0x278>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d104      	bne.n	80030fe <UART_SetConfig+0xea>
 80030f4:	231f      	movs	r3, #31
 80030f6:	18fb      	adds	r3, r7, r3
 80030f8:	2200      	movs	r2, #0
 80030fa:	701a      	strb	r2, [r3, #0]
 80030fc:	e003      	b.n	8003106 <UART_SetConfig+0xf2>
 80030fe:	231f      	movs	r3, #31
 8003100:	18fb      	adds	r3, r7, r3
 8003102:	2210      	movs	r2, #16
 8003104:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	69da      	ldr	r2, [r3, #28]
 800310a:	2380      	movs	r3, #128	@ 0x80
 800310c:	021b      	lsls	r3, r3, #8
 800310e:	429a      	cmp	r2, r3
 8003110:	d15c      	bne.n	80031cc <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8003112:	231f      	movs	r3, #31
 8003114:	18fb      	adds	r3, r7, r3
 8003116:	781b      	ldrb	r3, [r3, #0]
 8003118:	2b08      	cmp	r3, #8
 800311a:	d015      	beq.n	8003148 <UART_SetConfig+0x134>
 800311c:	dc18      	bgt.n	8003150 <UART_SetConfig+0x13c>
 800311e:	2b04      	cmp	r3, #4
 8003120:	d00d      	beq.n	800313e <UART_SetConfig+0x12a>
 8003122:	dc15      	bgt.n	8003150 <UART_SetConfig+0x13c>
 8003124:	2b00      	cmp	r3, #0
 8003126:	d002      	beq.n	800312e <UART_SetConfig+0x11a>
 8003128:	2b02      	cmp	r3, #2
 800312a:	d005      	beq.n	8003138 <UART_SetConfig+0x124>
 800312c:	e010      	b.n	8003150 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800312e:	f7fe fe2b 	bl	8001d88 <HAL_RCC_GetPCLK1Freq>
 8003132:	0003      	movs	r3, r0
 8003134:	61bb      	str	r3, [r7, #24]
        break;
 8003136:	e012      	b.n	800315e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003138:	4b55      	ldr	r3, [pc, #340]	@ (8003290 <UART_SetConfig+0x27c>)
 800313a:	61bb      	str	r3, [r7, #24]
        break;
 800313c:	e00f      	b.n	800315e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800313e:	f7fe fdbf 	bl	8001cc0 <HAL_RCC_GetSysClockFreq>
 8003142:	0003      	movs	r3, r0
 8003144:	61bb      	str	r3, [r7, #24]
        break;
 8003146:	e00a      	b.n	800315e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003148:	2380      	movs	r3, #128	@ 0x80
 800314a:	021b      	lsls	r3, r3, #8
 800314c:	61bb      	str	r3, [r7, #24]
        break;
 800314e:	e006      	b.n	800315e <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8003150:	2300      	movs	r3, #0
 8003152:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003154:	231e      	movs	r3, #30
 8003156:	18fb      	adds	r3, r7, r3
 8003158:	2201      	movs	r2, #1
 800315a:	701a      	strb	r2, [r3, #0]
        break;
 800315c:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800315e:	69bb      	ldr	r3, [r7, #24]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d100      	bne.n	8003166 <UART_SetConfig+0x152>
 8003164:	e07a      	b.n	800325c <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003166:	69bb      	ldr	r3, [r7, #24]
 8003168:	005a      	lsls	r2, r3, #1
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	085b      	lsrs	r3, r3, #1
 8003170:	18d2      	adds	r2, r2, r3
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	0019      	movs	r1, r3
 8003178:	0010      	movs	r0, r2
 800317a:	f7fc ffd7 	bl	800012c <__udivsi3>
 800317e:	0003      	movs	r3, r0
 8003180:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	2b0f      	cmp	r3, #15
 8003186:	d91c      	bls.n	80031c2 <UART_SetConfig+0x1ae>
 8003188:	693a      	ldr	r2, [r7, #16]
 800318a:	2380      	movs	r3, #128	@ 0x80
 800318c:	025b      	lsls	r3, r3, #9
 800318e:	429a      	cmp	r2, r3
 8003190:	d217      	bcs.n	80031c2 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	b29a      	uxth	r2, r3
 8003196:	200e      	movs	r0, #14
 8003198:	183b      	adds	r3, r7, r0
 800319a:	210f      	movs	r1, #15
 800319c:	438a      	bics	r2, r1
 800319e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	085b      	lsrs	r3, r3, #1
 80031a4:	b29b      	uxth	r3, r3
 80031a6:	2207      	movs	r2, #7
 80031a8:	4013      	ands	r3, r2
 80031aa:	b299      	uxth	r1, r3
 80031ac:	183b      	adds	r3, r7, r0
 80031ae:	183a      	adds	r2, r7, r0
 80031b0:	8812      	ldrh	r2, [r2, #0]
 80031b2:	430a      	orrs	r2, r1
 80031b4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	183a      	adds	r2, r7, r0
 80031bc:	8812      	ldrh	r2, [r2, #0]
 80031be:	60da      	str	r2, [r3, #12]
 80031c0:	e04c      	b.n	800325c <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80031c2:	231e      	movs	r3, #30
 80031c4:	18fb      	adds	r3, r7, r3
 80031c6:	2201      	movs	r2, #1
 80031c8:	701a      	strb	r2, [r3, #0]
 80031ca:	e047      	b.n	800325c <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 80031cc:	231f      	movs	r3, #31
 80031ce:	18fb      	adds	r3, r7, r3
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	2b08      	cmp	r3, #8
 80031d4:	d015      	beq.n	8003202 <UART_SetConfig+0x1ee>
 80031d6:	dc18      	bgt.n	800320a <UART_SetConfig+0x1f6>
 80031d8:	2b04      	cmp	r3, #4
 80031da:	d00d      	beq.n	80031f8 <UART_SetConfig+0x1e4>
 80031dc:	dc15      	bgt.n	800320a <UART_SetConfig+0x1f6>
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d002      	beq.n	80031e8 <UART_SetConfig+0x1d4>
 80031e2:	2b02      	cmp	r3, #2
 80031e4:	d005      	beq.n	80031f2 <UART_SetConfig+0x1de>
 80031e6:	e010      	b.n	800320a <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80031e8:	f7fe fdce 	bl	8001d88 <HAL_RCC_GetPCLK1Freq>
 80031ec:	0003      	movs	r3, r0
 80031ee:	61bb      	str	r3, [r7, #24]
        break;
 80031f0:	e012      	b.n	8003218 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80031f2:	4b27      	ldr	r3, [pc, #156]	@ (8003290 <UART_SetConfig+0x27c>)
 80031f4:	61bb      	str	r3, [r7, #24]
        break;
 80031f6:	e00f      	b.n	8003218 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80031f8:	f7fe fd62 	bl	8001cc0 <HAL_RCC_GetSysClockFreq>
 80031fc:	0003      	movs	r3, r0
 80031fe:	61bb      	str	r3, [r7, #24]
        break;
 8003200:	e00a      	b.n	8003218 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003202:	2380      	movs	r3, #128	@ 0x80
 8003204:	021b      	lsls	r3, r3, #8
 8003206:	61bb      	str	r3, [r7, #24]
        break;
 8003208:	e006      	b.n	8003218 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800320a:	2300      	movs	r3, #0
 800320c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800320e:	231e      	movs	r3, #30
 8003210:	18fb      	adds	r3, r7, r3
 8003212:	2201      	movs	r2, #1
 8003214:	701a      	strb	r2, [r3, #0]
        break;
 8003216:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003218:	69bb      	ldr	r3, [r7, #24]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d01e      	beq.n	800325c <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	085a      	lsrs	r2, r3, #1
 8003224:	69bb      	ldr	r3, [r7, #24]
 8003226:	18d2      	adds	r2, r2, r3
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	0019      	movs	r1, r3
 800322e:	0010      	movs	r0, r2
 8003230:	f7fc ff7c 	bl	800012c <__udivsi3>
 8003234:	0003      	movs	r3, r0
 8003236:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	2b0f      	cmp	r3, #15
 800323c:	d90a      	bls.n	8003254 <UART_SetConfig+0x240>
 800323e:	693a      	ldr	r2, [r7, #16]
 8003240:	2380      	movs	r3, #128	@ 0x80
 8003242:	025b      	lsls	r3, r3, #9
 8003244:	429a      	cmp	r2, r3
 8003246:	d205      	bcs.n	8003254 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	b29a      	uxth	r2, r3
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	60da      	str	r2, [r3, #12]
 8003252:	e003      	b.n	800325c <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8003254:	231e      	movs	r3, #30
 8003256:	18fb      	adds	r3, r7, r3
 8003258:	2201      	movs	r2, #1
 800325a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2200      	movs	r2, #0
 8003260:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2200      	movs	r2, #0
 8003266:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003268:	231e      	movs	r3, #30
 800326a:	18fb      	adds	r3, r7, r3
 800326c:	781b      	ldrb	r3, [r3, #0]
}
 800326e:	0018      	movs	r0, r3
 8003270:	46bd      	mov	sp, r7
 8003272:	b008      	add	sp, #32
 8003274:	bd80      	pop	{r7, pc}
 8003276:	46c0      	nop			@ (mov r8, r8)
 8003278:	efff69f3 	.word	0xefff69f3
 800327c:	ffffcfff 	.word	0xffffcfff
 8003280:	fffff4ff 	.word	0xfffff4ff
 8003284:	40013800 	.word	0x40013800
 8003288:	40021000 	.word	0x40021000
 800328c:	40004400 	.word	0x40004400
 8003290:	007a1200 	.word	0x007a1200

08003294 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b082      	sub	sp, #8
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032a0:	2201      	movs	r2, #1
 80032a2:	4013      	ands	r3, r2
 80032a4:	d00b      	beq.n	80032be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	4a4a      	ldr	r2, [pc, #296]	@ (80033d8 <UART_AdvFeatureConfig+0x144>)
 80032ae:	4013      	ands	r3, r2
 80032b0:	0019      	movs	r1, r3
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	430a      	orrs	r2, r1
 80032bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c2:	2202      	movs	r2, #2
 80032c4:	4013      	ands	r3, r2
 80032c6:	d00b      	beq.n	80032e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	4a43      	ldr	r2, [pc, #268]	@ (80033dc <UART_AdvFeatureConfig+0x148>)
 80032d0:	4013      	ands	r3, r2
 80032d2:	0019      	movs	r1, r3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	430a      	orrs	r2, r1
 80032de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032e4:	2204      	movs	r2, #4
 80032e6:	4013      	ands	r3, r2
 80032e8:	d00b      	beq.n	8003302 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	4a3b      	ldr	r2, [pc, #236]	@ (80033e0 <UART_AdvFeatureConfig+0x14c>)
 80032f2:	4013      	ands	r3, r2
 80032f4:	0019      	movs	r1, r3
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	430a      	orrs	r2, r1
 8003300:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003306:	2208      	movs	r2, #8
 8003308:	4013      	ands	r3, r2
 800330a:	d00b      	beq.n	8003324 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	4a34      	ldr	r2, [pc, #208]	@ (80033e4 <UART_AdvFeatureConfig+0x150>)
 8003314:	4013      	ands	r3, r2
 8003316:	0019      	movs	r1, r3
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	430a      	orrs	r2, r1
 8003322:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003328:	2210      	movs	r2, #16
 800332a:	4013      	ands	r3, r2
 800332c:	d00b      	beq.n	8003346 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	4a2c      	ldr	r2, [pc, #176]	@ (80033e8 <UART_AdvFeatureConfig+0x154>)
 8003336:	4013      	ands	r3, r2
 8003338:	0019      	movs	r1, r3
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	430a      	orrs	r2, r1
 8003344:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800334a:	2220      	movs	r2, #32
 800334c:	4013      	ands	r3, r2
 800334e:	d00b      	beq.n	8003368 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	4a25      	ldr	r2, [pc, #148]	@ (80033ec <UART_AdvFeatureConfig+0x158>)
 8003358:	4013      	ands	r3, r2
 800335a:	0019      	movs	r1, r3
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	430a      	orrs	r2, r1
 8003366:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800336c:	2240      	movs	r2, #64	@ 0x40
 800336e:	4013      	ands	r3, r2
 8003370:	d01d      	beq.n	80033ae <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	4a1d      	ldr	r2, [pc, #116]	@ (80033f0 <UART_AdvFeatureConfig+0x15c>)
 800337a:	4013      	ands	r3, r2
 800337c:	0019      	movs	r1, r3
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	430a      	orrs	r2, r1
 8003388:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800338e:	2380      	movs	r3, #128	@ 0x80
 8003390:	035b      	lsls	r3, r3, #13
 8003392:	429a      	cmp	r2, r3
 8003394:	d10b      	bne.n	80033ae <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	4a15      	ldr	r2, [pc, #84]	@ (80033f4 <UART_AdvFeatureConfig+0x160>)
 800339e:	4013      	ands	r3, r2
 80033a0:	0019      	movs	r1, r3
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	430a      	orrs	r2, r1
 80033ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033b2:	2280      	movs	r2, #128	@ 0x80
 80033b4:	4013      	ands	r3, r2
 80033b6:	d00b      	beq.n	80033d0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	4a0e      	ldr	r2, [pc, #56]	@ (80033f8 <UART_AdvFeatureConfig+0x164>)
 80033c0:	4013      	ands	r3, r2
 80033c2:	0019      	movs	r1, r3
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	430a      	orrs	r2, r1
 80033ce:	605a      	str	r2, [r3, #4]
  }
}
 80033d0:	46c0      	nop			@ (mov r8, r8)
 80033d2:	46bd      	mov	sp, r7
 80033d4:	b002      	add	sp, #8
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	fffdffff 	.word	0xfffdffff
 80033dc:	fffeffff 	.word	0xfffeffff
 80033e0:	fffbffff 	.word	0xfffbffff
 80033e4:	ffff7fff 	.word	0xffff7fff
 80033e8:	ffffefff 	.word	0xffffefff
 80033ec:	ffffdfff 	.word	0xffffdfff
 80033f0:	ffefffff 	.word	0xffefffff
 80033f4:	ff9fffff 	.word	0xff9fffff
 80033f8:	fff7ffff 	.word	0xfff7ffff

080033fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b092      	sub	sp, #72	@ 0x48
 8003400:	af02      	add	r7, sp, #8
 8003402:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2284      	movs	r2, #132	@ 0x84
 8003408:	2100      	movs	r1, #0
 800340a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800340c:	f7fd fe20 	bl	8001050 <HAL_GetTick>
 8003410:	0003      	movs	r3, r0
 8003412:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2208      	movs	r2, #8
 800341c:	4013      	ands	r3, r2
 800341e:	2b08      	cmp	r3, #8
 8003420:	d12c      	bne.n	800347c <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003422:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003424:	2280      	movs	r2, #128	@ 0x80
 8003426:	0391      	lsls	r1, r2, #14
 8003428:	6878      	ldr	r0, [r7, #4]
 800342a:	4a46      	ldr	r2, [pc, #280]	@ (8003544 <UART_CheckIdleState+0x148>)
 800342c:	9200      	str	r2, [sp, #0]
 800342e:	2200      	movs	r2, #0
 8003430:	f000 f88c 	bl	800354c <UART_WaitOnFlagUntilTimeout>
 8003434:	1e03      	subs	r3, r0, #0
 8003436:	d021      	beq.n	800347c <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003438:	f3ef 8310 	mrs	r3, PRIMASK
 800343c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800343e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003440:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003442:	2301      	movs	r3, #1
 8003444:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003448:	f383 8810 	msr	PRIMASK, r3
}
 800344c:	46c0      	nop			@ (mov r8, r8)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	2180      	movs	r1, #128	@ 0x80
 800345a:	438a      	bics	r2, r1
 800345c:	601a      	str	r2, [r3, #0]
 800345e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003460:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003462:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003464:	f383 8810 	msr	PRIMASK, r3
}
 8003468:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2220      	movs	r2, #32
 800346e:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2278      	movs	r2, #120	@ 0x78
 8003474:	2100      	movs	r1, #0
 8003476:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003478:	2303      	movs	r3, #3
 800347a:	e05f      	b.n	800353c <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	2204      	movs	r2, #4
 8003484:	4013      	ands	r3, r2
 8003486:	2b04      	cmp	r3, #4
 8003488:	d146      	bne.n	8003518 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800348a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800348c:	2280      	movs	r2, #128	@ 0x80
 800348e:	03d1      	lsls	r1, r2, #15
 8003490:	6878      	ldr	r0, [r7, #4]
 8003492:	4a2c      	ldr	r2, [pc, #176]	@ (8003544 <UART_CheckIdleState+0x148>)
 8003494:	9200      	str	r2, [sp, #0]
 8003496:	2200      	movs	r2, #0
 8003498:	f000 f858 	bl	800354c <UART_WaitOnFlagUntilTimeout>
 800349c:	1e03      	subs	r3, r0, #0
 800349e:	d03b      	beq.n	8003518 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034a0:	f3ef 8310 	mrs	r3, PRIMASK
 80034a4:	60fb      	str	r3, [r7, #12]
  return(result);
 80034a6:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80034aa:	2301      	movs	r3, #1
 80034ac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	f383 8810 	msr	PRIMASK, r3
}
 80034b4:	46c0      	nop			@ (mov r8, r8)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4921      	ldr	r1, [pc, #132]	@ (8003548 <UART_CheckIdleState+0x14c>)
 80034c2:	400a      	ands	r2, r1
 80034c4:	601a      	str	r2, [r3, #0]
 80034c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034c8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	f383 8810 	msr	PRIMASK, r3
}
 80034d0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034d2:	f3ef 8310 	mrs	r3, PRIMASK
 80034d6:	61bb      	str	r3, [r7, #24]
  return(result);
 80034d8:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034da:	633b      	str	r3, [r7, #48]	@ 0x30
 80034dc:	2301      	movs	r3, #1
 80034de:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034e0:	69fb      	ldr	r3, [r7, #28]
 80034e2:	f383 8810 	msr	PRIMASK, r3
}
 80034e6:	46c0      	nop			@ (mov r8, r8)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	689a      	ldr	r2, [r3, #8]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	2101      	movs	r1, #1
 80034f4:	438a      	bics	r2, r1
 80034f6:	609a      	str	r2, [r3, #8]
 80034f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034fa:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034fc:	6a3b      	ldr	r3, [r7, #32]
 80034fe:	f383 8810 	msr	PRIMASK, r3
}
 8003502:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2280      	movs	r2, #128	@ 0x80
 8003508:	2120      	movs	r1, #32
 800350a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2278      	movs	r2, #120	@ 0x78
 8003510:	2100      	movs	r1, #0
 8003512:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003514:	2303      	movs	r3, #3
 8003516:	e011      	b.n	800353c <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2220      	movs	r2, #32
 800351c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2280      	movs	r2, #128	@ 0x80
 8003522:	2120      	movs	r1, #32
 8003524:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2200      	movs	r2, #0
 800352a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2200      	movs	r2, #0
 8003530:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2278      	movs	r2, #120	@ 0x78
 8003536:	2100      	movs	r1, #0
 8003538:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800353a:	2300      	movs	r3, #0
}
 800353c:	0018      	movs	r0, r3
 800353e:	46bd      	mov	sp, r7
 8003540:	b010      	add	sp, #64	@ 0x40
 8003542:	bd80      	pop	{r7, pc}
 8003544:	01ffffff 	.word	0x01ffffff
 8003548:	fffffedf 	.word	0xfffffedf

0800354c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b084      	sub	sp, #16
 8003550:	af00      	add	r7, sp, #0
 8003552:	60f8      	str	r0, [r7, #12]
 8003554:	60b9      	str	r1, [r7, #8]
 8003556:	603b      	str	r3, [r7, #0]
 8003558:	1dfb      	adds	r3, r7, #7
 800355a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800355c:	e04b      	b.n	80035f6 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800355e:	69bb      	ldr	r3, [r7, #24]
 8003560:	3301      	adds	r3, #1
 8003562:	d048      	beq.n	80035f6 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003564:	f7fd fd74 	bl	8001050 <HAL_GetTick>
 8003568:	0002      	movs	r2, r0
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	69ba      	ldr	r2, [r7, #24]
 8003570:	429a      	cmp	r2, r3
 8003572:	d302      	bcc.n	800357a <UART_WaitOnFlagUntilTimeout+0x2e>
 8003574:	69bb      	ldr	r3, [r7, #24]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d101      	bne.n	800357e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800357a:	2303      	movs	r3, #3
 800357c:	e04b      	b.n	8003616 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	2204      	movs	r2, #4
 8003586:	4013      	ands	r3, r2
 8003588:	d035      	beq.n	80035f6 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	69db      	ldr	r3, [r3, #28]
 8003590:	2208      	movs	r2, #8
 8003592:	4013      	ands	r3, r2
 8003594:	2b08      	cmp	r3, #8
 8003596:	d111      	bne.n	80035bc <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	2208      	movs	r2, #8
 800359e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	0018      	movs	r0, r3
 80035a4:	f000 f83c 	bl	8003620 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2284      	movs	r2, #132	@ 0x84
 80035ac:	2108      	movs	r1, #8
 80035ae:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2278      	movs	r2, #120	@ 0x78
 80035b4:	2100      	movs	r1, #0
 80035b6:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e02c      	b.n	8003616 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	69da      	ldr	r2, [r3, #28]
 80035c2:	2380      	movs	r3, #128	@ 0x80
 80035c4:	011b      	lsls	r3, r3, #4
 80035c6:	401a      	ands	r2, r3
 80035c8:	2380      	movs	r3, #128	@ 0x80
 80035ca:	011b      	lsls	r3, r3, #4
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d112      	bne.n	80035f6 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	2280      	movs	r2, #128	@ 0x80
 80035d6:	0112      	lsls	r2, r2, #4
 80035d8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	0018      	movs	r0, r3
 80035de:	f000 f81f 	bl	8003620 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	2284      	movs	r2, #132	@ 0x84
 80035e6:	2120      	movs	r1, #32
 80035e8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2278      	movs	r2, #120	@ 0x78
 80035ee:	2100      	movs	r1, #0
 80035f0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80035f2:	2303      	movs	r3, #3
 80035f4:	e00f      	b.n	8003616 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	69db      	ldr	r3, [r3, #28]
 80035fc:	68ba      	ldr	r2, [r7, #8]
 80035fe:	4013      	ands	r3, r2
 8003600:	68ba      	ldr	r2, [r7, #8]
 8003602:	1ad3      	subs	r3, r2, r3
 8003604:	425a      	negs	r2, r3
 8003606:	4153      	adcs	r3, r2
 8003608:	b2db      	uxtb	r3, r3
 800360a:	001a      	movs	r2, r3
 800360c:	1dfb      	adds	r3, r7, #7
 800360e:	781b      	ldrb	r3, [r3, #0]
 8003610:	429a      	cmp	r2, r3
 8003612:	d0a4      	beq.n	800355e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003614:	2300      	movs	r3, #0
}
 8003616:	0018      	movs	r0, r3
 8003618:	46bd      	mov	sp, r7
 800361a:	b004      	add	sp, #16
 800361c:	bd80      	pop	{r7, pc}
	...

08003620 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b08e      	sub	sp, #56	@ 0x38
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003628:	f3ef 8310 	mrs	r3, PRIMASK
 800362c:	617b      	str	r3, [r7, #20]
  return(result);
 800362e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003630:	637b      	str	r3, [r7, #52]	@ 0x34
 8003632:	2301      	movs	r3, #1
 8003634:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003636:	69bb      	ldr	r3, [r7, #24]
 8003638:	f383 8810 	msr	PRIMASK, r3
}
 800363c:	46c0      	nop			@ (mov r8, r8)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4926      	ldr	r1, [pc, #152]	@ (80036e4 <UART_EndRxTransfer+0xc4>)
 800364a:	400a      	ands	r2, r1
 800364c:	601a      	str	r2, [r3, #0]
 800364e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003650:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003652:	69fb      	ldr	r3, [r7, #28]
 8003654:	f383 8810 	msr	PRIMASK, r3
}
 8003658:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800365a:	f3ef 8310 	mrs	r3, PRIMASK
 800365e:	623b      	str	r3, [r7, #32]
  return(result);
 8003660:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003662:	633b      	str	r3, [r7, #48]	@ 0x30
 8003664:	2301      	movs	r3, #1
 8003666:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800366a:	f383 8810 	msr	PRIMASK, r3
}
 800366e:	46c0      	nop			@ (mov r8, r8)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	689a      	ldr	r2, [r3, #8]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	2101      	movs	r1, #1
 800367c:	438a      	bics	r2, r1
 800367e:	609a      	str	r2, [r3, #8]
 8003680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003682:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003686:	f383 8810 	msr	PRIMASK, r3
}
 800368a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003690:	2b01      	cmp	r3, #1
 8003692:	d118      	bne.n	80036c6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003694:	f3ef 8310 	mrs	r3, PRIMASK
 8003698:	60bb      	str	r3, [r7, #8]
  return(result);
 800369a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800369c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800369e:	2301      	movs	r3, #1
 80036a0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	f383 8810 	msr	PRIMASK, r3
}
 80036a8:	46c0      	nop			@ (mov r8, r8)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	2110      	movs	r1, #16
 80036b6:	438a      	bics	r2, r1
 80036b8:	601a      	str	r2, [r3, #0]
 80036ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036bc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036be:	693b      	ldr	r3, [r7, #16]
 80036c0:	f383 8810 	msr	PRIMASK, r3
}
 80036c4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2280      	movs	r2, #128	@ 0x80
 80036ca:	2120      	movs	r1, #32
 80036cc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2200      	movs	r2, #0
 80036d2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2200      	movs	r2, #0
 80036d8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80036da:	46c0      	nop			@ (mov r8, r8)
 80036dc:	46bd      	mov	sp, r7
 80036de:	b00e      	add	sp, #56	@ 0x38
 80036e0:	bd80      	pop	{r7, pc}
 80036e2:	46c0      	nop			@ (mov r8, r8)
 80036e4:	fffffedf 	.word	0xfffffedf

080036e8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b084      	sub	sp, #16
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	0002      	movs	r2, r0
 80036f0:	1dbb      	adds	r3, r7, #6
 80036f2:	801a      	strh	r2, [r3, #0]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80036f4:	2300      	movs	r3, #0
 80036f6:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80036f8:	1dbb      	adds	r3, r7, #6
 80036fa:	2200      	movs	r2, #0
 80036fc:	5e9b      	ldrsh	r3, [r3, r2]
 80036fe:	2b84      	cmp	r3, #132	@ 0x84
 8003700:	d006      	beq.n	8003710 <makeFreeRtosPriority+0x28>
    fpriority += (priority - osPriorityIdle);
 8003702:	1dbb      	adds	r3, r7, #6
 8003704:	2200      	movs	r2, #0
 8003706:	5e9a      	ldrsh	r2, [r3, r2]
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	18d3      	adds	r3, r2, r3
 800370c:	3303      	adds	r3, #3
 800370e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003710:	68fb      	ldr	r3, [r7, #12]
}
 8003712:	0018      	movs	r0, r3
 8003714:	46bd      	mov	sp, r7
 8003716:	b004      	add	sp, #16
 8003718:	bd80      	pop	{r7, pc}

0800371a <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800371a:	b580      	push	{r7, lr}
 800371c:	b082      	sub	sp, #8
 800371e:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003720:	f3ef 8305 	mrs	r3, IPSR
 8003724:	607b      	str	r3, [r7, #4]
  return(result);
 8003726:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8003728:	1e5a      	subs	r2, r3, #1
 800372a:	4193      	sbcs	r3, r2
 800372c:	b2db      	uxtb	r3, r3
}
 800372e:	0018      	movs	r0, r3
 8003730:	46bd      	mov	sp, r7
 8003732:	b002      	add	sp, #8
 8003734:	bd80      	pop	{r7, pc}

08003736 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003736:	b580      	push	{r7, lr}
 8003738:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800373a:	f001 f811 	bl	8004760 <vTaskStartScheduler>
  
  return osOK;
 800373e:	2300      	movs	r3, #0
}
 8003740:	0018      	movs	r0, r3
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}

08003746 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003746:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003748:	b089      	sub	sp, #36	@ 0x24
 800374a:	af04      	add	r7, sp, #16
 800374c:	6078      	str	r0, [r7, #4]
 800374e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	695b      	ldr	r3, [r3, #20]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d020      	beq.n	800379a <osThreadCreate+0x54>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	699b      	ldr	r3, [r3, #24]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d01c      	beq.n	800379a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	685c      	ldr	r4, [r3, #4]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	691e      	ldr	r6, [r3, #16]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2208      	movs	r2, #8
 8003770:	5e9b      	ldrsh	r3, [r3, r2]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003772:	0018      	movs	r0, r3
 8003774:	f7ff ffb8 	bl	80036e8 <makeFreeRtosPriority>
              thread_def->buffer, thread_def->controlblock);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	695a      	ldr	r2, [r3, #20]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	699b      	ldr	r3, [r3, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003780:	6839      	ldr	r1, [r7, #0]
 8003782:	9302      	str	r3, [sp, #8]
 8003784:	9201      	str	r2, [sp, #4]
 8003786:	9000      	str	r0, [sp, #0]
 8003788:	000b      	movs	r3, r1
 800378a:	0032      	movs	r2, r6
 800378c:	0029      	movs	r1, r5
 800378e:	0020      	movs	r0, r4
 8003790:	f000 fe37 	bl	8004402 <xTaskCreateStatic>
 8003794:	0003      	movs	r3, r0
 8003796:	60fb      	str	r3, [r7, #12]
 8003798:	e01d      	b.n	80037d6 <osThreadCreate+0x90>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	685c      	ldr	r4, [r3, #4]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80037a6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2208      	movs	r2, #8
 80037ac:	5e9b      	ldrsh	r3, [r3, r2]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80037ae:	0018      	movs	r0, r3
 80037b0:	f7ff ff9a 	bl	80036e8 <makeFreeRtosPriority>
 80037b4:	0001      	movs	r1, r0
 80037b6:	683a      	ldr	r2, [r7, #0]
 80037b8:	230c      	movs	r3, #12
 80037ba:	18fb      	adds	r3, r7, r3
 80037bc:	9301      	str	r3, [sp, #4]
 80037be:	9100      	str	r1, [sp, #0]
 80037c0:	0013      	movs	r3, r2
 80037c2:	0032      	movs	r2, r6
 80037c4:	0029      	movs	r1, r5
 80037c6:	0020      	movs	r0, r4
 80037c8:	f000 fe61 	bl	800448e <xTaskCreate>
 80037cc:	0003      	movs	r3, r0
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d001      	beq.n	80037d6 <osThreadCreate+0x90>
              &handle) != pdPASS)  {
      return NULL;
 80037d2:	2300      	movs	r3, #0
 80037d4:	e000      	b.n	80037d8 <osThreadCreate+0x92>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80037d6:	68fb      	ldr	r3, [r7, #12]
}
 80037d8:	0018      	movs	r0, r3
 80037da:	46bd      	mov	sp, r7
 80037dc:	b005      	add	sp, #20
 80037de:	bdf0      	pop	{r4, r5, r6, r7, pc}

080037e0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b084      	sub	sp, #16
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d001      	beq.n	80037f6 <osDelay+0x16>
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	e000      	b.n	80037f8 <osDelay+0x18>
 80037f6:	2301      	movs	r3, #1
 80037f8:	0018      	movs	r0, r3
 80037fa:	f000 ff8b 	bl	8004714 <vTaskDelay>
  
  return osOK;
 80037fe:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003800:	0018      	movs	r0, r3
 8003802:	46bd      	mov	sp, r7
 8003804:	b004      	add	sp, #16
 8003806:	bd80      	pop	{r7, pc}

08003808 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8003808:	b580      	push	{r7, lr}
 800380a:	b086      	sub	sp, #24
 800380c:	af02      	add	r7, sp, #8
 800380e:	6078      	str	r0, [r7, #4]
 8003810:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d00f      	beq.n	800383a <osSemaphoreCreate+0x32>
    if (count == 1) {
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	2b01      	cmp	r3, #1
 800381e:	d10a      	bne.n	8003836 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	2203      	movs	r2, #3
 8003826:	9200      	str	r2, [sp, #0]
 8003828:	2200      	movs	r2, #0
 800382a:	2100      	movs	r1, #0
 800382c:	2001      	movs	r0, #1
 800382e:	f000 f999 	bl	8003b64 <xQueueGenericCreateStatic>
 8003832:	0003      	movs	r3, r0
 8003834:	e017      	b.n	8003866 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8003836:	2300      	movs	r3, #0
 8003838:	e015      	b.n	8003866 <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	2b01      	cmp	r3, #1
 800383e:	d111      	bne.n	8003864 <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 8003840:	2203      	movs	r2, #3
 8003842:	2100      	movs	r1, #0
 8003844:	2001      	movs	r0, #1
 8003846:	f000 f9dd 	bl	8003c04 <xQueueGenericCreate>
 800384a:	0003      	movs	r3, r0
 800384c:	60fb      	str	r3, [r7, #12]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d005      	beq.n	8003860 <osSemaphoreCreate+0x58>
 8003854:	68f8      	ldr	r0, [r7, #12]
 8003856:	2300      	movs	r3, #0
 8003858:	2200      	movs	r2, #0
 800385a:	2100      	movs	r1, #0
 800385c:	f000 fa2b 	bl	8003cb6 <xQueueGenericSend>
      return sema;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	e000      	b.n	8003866 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8003864:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8003866:	0018      	movs	r0, r3
 8003868:	46bd      	mov	sp, r7
 800386a:	b004      	add	sp, #16
 800386c:	bd80      	pop	{r7, pc}
	...

08003870 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b084      	sub	sp, #16
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
 8003878:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800387a:	2300      	movs	r3, #0
 800387c:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d101      	bne.n	8003888 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8003884:	2380      	movs	r3, #128	@ 0x80
 8003886:	e036      	b.n	80038f6 <osSemaphoreWait+0x86>
  }
  
  ticks = 0;
 8003888:	2300      	movs	r3, #0
 800388a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	3301      	adds	r3, #1
 8003890:	d103      	bne.n	800389a <osSemaphoreWait+0x2a>
    ticks = portMAX_DELAY;
 8003892:	2301      	movs	r3, #1
 8003894:	425b      	negs	r3, r3
 8003896:	60fb      	str	r3, [r7, #12]
 8003898:	e009      	b.n	80038ae <osSemaphoreWait+0x3e>
  }
  else if (millisec != 0) {
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d006      	beq.n	80038ae <osSemaphoreWait+0x3e>
    ticks = millisec / portTICK_PERIOD_MS;
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d101      	bne.n	80038ae <osSemaphoreWait+0x3e>
      ticks = 1;
 80038aa:	2301      	movs	r3, #1
 80038ac:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80038ae:	f7ff ff34 	bl	800371a <inHandlerMode>
 80038b2:	1e03      	subs	r3, r0, #0
 80038b4:	d013      	beq.n	80038de <osSemaphoreWait+0x6e>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80038b6:	2308      	movs	r3, #8
 80038b8:	18fa      	adds	r2, r7, r3
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2100      	movs	r1, #0
 80038be:	0018      	movs	r0, r3
 80038c0:	f000 fc07 	bl	80040d2 <xQueueReceiveFromISR>
 80038c4:	0003      	movs	r3, r0
 80038c6:	2b01      	cmp	r3, #1
 80038c8:	d001      	beq.n	80038ce <osSemaphoreWait+0x5e>
      return osErrorOS;
 80038ca:	23ff      	movs	r3, #255	@ 0xff
 80038cc:	e013      	b.n	80038f6 <osSemaphoreWait+0x86>
    }
	portEND_SWITCHING_ISR(taskWoken);
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d00f      	beq.n	80038f4 <osSemaphoreWait+0x84>
 80038d4:	4b0a      	ldr	r3, [pc, #40]	@ (8003900 <osSemaphoreWait+0x90>)
 80038d6:	2280      	movs	r2, #128	@ 0x80
 80038d8:	0552      	lsls	r2, r2, #21
 80038da:	601a      	str	r2, [r3, #0]
 80038dc:	e00a      	b.n	80038f4 <osSemaphoreWait+0x84>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 80038de:	68fa      	ldr	r2, [r7, #12]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	0011      	movs	r1, r2
 80038e4:	0018      	movs	r0, r3
 80038e6:	f000 fb16 	bl	8003f16 <xQueueSemaphoreTake>
 80038ea:	0003      	movs	r3, r0
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	d001      	beq.n	80038f4 <osSemaphoreWait+0x84>
    return osErrorOS;
 80038f0:	23ff      	movs	r3, #255	@ 0xff
 80038f2:	e000      	b.n	80038f6 <osSemaphoreWait+0x86>
  }
  
  return osOK;
 80038f4:	2300      	movs	r3, #0
}
 80038f6:	0018      	movs	r0, r3
 80038f8:	46bd      	mov	sp, r7
 80038fa:	b004      	add	sp, #16
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	46c0      	nop			@ (mov r8, r8)
 8003900:	e000ed04 	.word	0xe000ed04

08003904 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800390c:	2300      	movs	r3, #0
 800390e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8003910:	2300      	movs	r3, #0
 8003912:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8003914:	f7ff ff01 	bl	800371a <inHandlerMode>
 8003918:	1e03      	subs	r3, r0, #0
 800391a:	d013      	beq.n	8003944 <osSemaphoreRelease+0x40>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800391c:	2308      	movs	r3, #8
 800391e:	18fa      	adds	r2, r7, r3
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	0011      	movs	r1, r2
 8003924:	0018      	movs	r0, r3
 8003926:	f000 fa8e 	bl	8003e46 <xQueueGiveFromISR>
 800392a:	0003      	movs	r3, r0
 800392c:	2b01      	cmp	r3, #1
 800392e:	d001      	beq.n	8003934 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8003930:	23ff      	movs	r3, #255	@ 0xff
 8003932:	e013      	b.n	800395c <osSemaphoreRelease+0x58>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d00f      	beq.n	800395a <osSemaphoreRelease+0x56>
 800393a:	4b0a      	ldr	r3, [pc, #40]	@ (8003964 <osSemaphoreRelease+0x60>)
 800393c:	2280      	movs	r2, #128	@ 0x80
 800393e:	0552      	lsls	r2, r2, #21
 8003940:	601a      	str	r2, [r3, #0]
 8003942:	e00a      	b.n	800395a <osSemaphoreRelease+0x56>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8003944:	6878      	ldr	r0, [r7, #4]
 8003946:	2300      	movs	r3, #0
 8003948:	2200      	movs	r2, #0
 800394a:	2100      	movs	r1, #0
 800394c:	f000 f9b3 	bl	8003cb6 <xQueueGenericSend>
 8003950:	0003      	movs	r3, r0
 8003952:	2b01      	cmp	r3, #1
 8003954:	d001      	beq.n	800395a <osSemaphoreRelease+0x56>
      result = osErrorOS;
 8003956:	23ff      	movs	r3, #255	@ 0xff
 8003958:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800395a:	68fb      	ldr	r3, [r7, #12]
}
 800395c:	0018      	movs	r0, r3
 800395e:	46bd      	mov	sp, r7
 8003960:	b004      	add	sp, #16
 8003962:	bd80      	pop	{r7, pc}
 8003964:	e000ed04 	.word	0xe000ed04

08003968 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	3308      	adds	r3, #8
 8003974:	001a      	movs	r2, r3
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2201      	movs	r2, #1
 800397e:	4252      	negs	r2, r2
 8003980:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	3308      	adds	r3, #8
 8003986:	001a      	movs	r2, r3
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	3308      	adds	r3, #8
 8003990:	001a      	movs	r2, r3
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800399c:	46c0      	nop			@ (mov r8, r8)
 800399e:	46bd      	mov	sp, r7
 80039a0:	b002      	add	sp, #8
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b082      	sub	sp, #8
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2200      	movs	r2, #0
 80039b0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80039b2:	46c0      	nop			@ (mov r8, r8)
 80039b4:	46bd      	mov	sp, r7
 80039b6:	b002      	add	sp, #8
 80039b8:	bd80      	pop	{r7, pc}

080039ba <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80039ba:	b580      	push	{r7, lr}
 80039bc:	b084      	sub	sp, #16
 80039be:	af00      	add	r7, sp, #0
 80039c0:	6078      	str	r0, [r7, #4]
 80039c2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	68fa      	ldr	r2, [r7, #12]
 80039ce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	689a      	ldr	r2, [r3, #8]
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	683a      	ldr	r2, [r7, #0]
 80039de:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	683a      	ldr	r2, [r7, #0]
 80039e4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	687a      	ldr	r2, [r7, #4]
 80039ea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	1c5a      	adds	r2, r3, #1
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	601a      	str	r2, [r3, #0]
}
 80039f6:	46c0      	nop			@ (mov r8, r8)
 80039f8:	46bd      	mov	sp, r7
 80039fa:	b004      	add	sp, #16
 80039fc:	bd80      	pop	{r7, pc}

080039fe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80039fe:	b580      	push	{r7, lr}
 8003a00:	b084      	sub	sp, #16
 8003a02:	af00      	add	r7, sp, #0
 8003a04:	6078      	str	r0, [r7, #4]
 8003a06:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003a0e:	68bb      	ldr	r3, [r7, #8]
 8003a10:	3301      	adds	r3, #1
 8003a12:	d103      	bne.n	8003a1c <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	691b      	ldr	r3, [r3, #16]
 8003a18:	60fb      	str	r3, [r7, #12]
 8003a1a:	e00c      	b.n	8003a36 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	3308      	adds	r3, #8
 8003a20:	60fb      	str	r3, [r7, #12]
 8003a22:	e002      	b.n	8003a2a <vListInsert+0x2c>
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	60fb      	str	r3, [r7, #12]
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	68ba      	ldr	r2, [r7, #8]
 8003a32:	429a      	cmp	r2, r3
 8003a34:	d2f6      	bcs.n	8003a24 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	685a      	ldr	r2, [r3, #4]
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	683a      	ldr	r2, [r7, #0]
 8003a44:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	68fa      	ldr	r2, [r7, #12]
 8003a4a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	683a      	ldr	r2, [r7, #0]
 8003a50:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	687a      	ldr	r2, [r7, #4]
 8003a56:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	1c5a      	adds	r2, r3, #1
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	601a      	str	r2, [r3, #0]
}
 8003a62:	46c0      	nop			@ (mov r8, r8)
 8003a64:	46bd      	mov	sp, r7
 8003a66:	b004      	add	sp, #16
 8003a68:	bd80      	pop	{r7, pc}

08003a6a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003a6a:	b580      	push	{r7, lr}
 8003a6c:	b084      	sub	sp, #16
 8003a6e:	af00      	add	r7, sp, #0
 8003a70:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	691b      	ldr	r3, [r3, #16]
 8003a76:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	687a      	ldr	r2, [r7, #4]
 8003a7e:	6892      	ldr	r2, [r2, #8]
 8003a80:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	689b      	ldr	r3, [r3, #8]
 8003a86:	687a      	ldr	r2, [r7, #4]
 8003a88:	6852      	ldr	r2, [r2, #4]
 8003a8a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	687a      	ldr	r2, [r7, #4]
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d103      	bne.n	8003a9e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	689a      	ldr	r2, [r3, #8]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	1e5a      	subs	r2, r3, #1
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
}
 8003ab2:	0018      	movs	r0, r3
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	b004      	add	sp, #16
 8003ab8:	bd80      	pop	{r7, pc}

08003aba <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003aba:	b580      	push	{r7, lr}
 8003abc:	b084      	sub	sp, #16
 8003abe:	af00      	add	r7, sp, #0
 8003ac0:	6078      	str	r0, [r7, #4]
 8003ac2:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d102      	bne.n	8003ad4 <xQueueGenericReset+0x1a>
 8003ace:	b672      	cpsid	i
 8003ad0:	46c0      	nop			@ (mov r8, r8)
 8003ad2:	e7fd      	b.n	8003ad0 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 8003ad4:	f001 fc64 	bl	80053a0 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae4:	434b      	muls	r3, r1
 8003ae6:	18d2      	adds	r2, r2, r3
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2200      	movs	r2, #0
 8003af0:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681a      	ldr	r2, [r3, #0]
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b02:	1e59      	subs	r1, r3, #1
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b08:	434b      	muls	r3, r1
 8003b0a:	18d2      	adds	r2, r2, r3
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2244      	movs	r2, #68	@ 0x44
 8003b14:	21ff      	movs	r1, #255	@ 0xff
 8003b16:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2245      	movs	r2, #69	@ 0x45
 8003b1c:	21ff      	movs	r1, #255	@ 0xff
 8003b1e:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d10d      	bne.n	8003b42 <xQueueGenericReset+0x88>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	691b      	ldr	r3, [r3, #16]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d013      	beq.n	8003b56 <xQueueGenericReset+0x9c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	3310      	adds	r3, #16
 8003b32:	0018      	movs	r0, r3
 8003b34:	f001 f834 	bl	8004ba0 <xTaskRemoveFromEventList>
 8003b38:	1e03      	subs	r3, r0, #0
 8003b3a:	d00c      	beq.n	8003b56 <xQueueGenericReset+0x9c>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003b3c:	f001 fc20 	bl	8005380 <vPortYield>
 8003b40:	e009      	b.n	8003b56 <xQueueGenericReset+0x9c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	3310      	adds	r3, #16
 8003b46:	0018      	movs	r0, r3
 8003b48:	f7ff ff0e 	bl	8003968 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	3324      	adds	r3, #36	@ 0x24
 8003b50:	0018      	movs	r0, r3
 8003b52:	f7ff ff09 	bl	8003968 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003b56:	f001 fc35 	bl	80053c4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003b5a:	2301      	movs	r3, #1
}
 8003b5c:	0018      	movs	r0, r3
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	b004      	add	sp, #16
 8003b62:	bd80      	pop	{r7, pc}

08003b64 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003b64:	b590      	push	{r4, r7, lr}
 8003b66:	b089      	sub	sp, #36	@ 0x24
 8003b68:	af02      	add	r7, sp, #8
 8003b6a:	60f8      	str	r0, [r7, #12]
 8003b6c:	60b9      	str	r1, [r7, #8]
 8003b6e:	607a      	str	r2, [r7, #4]
 8003b70:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d102      	bne.n	8003b7e <xQueueGenericCreateStatic+0x1a>
 8003b78:	b672      	cpsid	i
 8003b7a:	46c0      	nop			@ (mov r8, r8)
 8003b7c:	e7fd      	b.n	8003b7a <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d102      	bne.n	8003b8a <xQueueGenericCreateStatic+0x26>
 8003b84:	b672      	cpsid	i
 8003b86:	46c0      	nop			@ (mov r8, r8)
 8003b88:	e7fd      	b.n	8003b86 <xQueueGenericCreateStatic+0x22>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d002      	beq.n	8003b96 <xQueueGenericCreateStatic+0x32>
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d001      	beq.n	8003b9a <xQueueGenericCreateStatic+0x36>
 8003b96:	2301      	movs	r3, #1
 8003b98:	e000      	b.n	8003b9c <xQueueGenericCreateStatic+0x38>
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d102      	bne.n	8003ba6 <xQueueGenericCreateStatic+0x42>
 8003ba0:	b672      	cpsid	i
 8003ba2:	46c0      	nop			@ (mov r8, r8)
 8003ba4:	e7fd      	b.n	8003ba2 <xQueueGenericCreateStatic+0x3e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d102      	bne.n	8003bb2 <xQueueGenericCreateStatic+0x4e>
 8003bac:	68bb      	ldr	r3, [r7, #8]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d101      	bne.n	8003bb6 <xQueueGenericCreateStatic+0x52>
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e000      	b.n	8003bb8 <xQueueGenericCreateStatic+0x54>
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d102      	bne.n	8003bc2 <xQueueGenericCreateStatic+0x5e>
 8003bbc:	b672      	cpsid	i
 8003bbe:	46c0      	nop			@ (mov r8, r8)
 8003bc0:	e7fd      	b.n	8003bbe <xQueueGenericCreateStatic+0x5a>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003bc2:	2348      	movs	r3, #72	@ 0x48
 8003bc4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	2b48      	cmp	r3, #72	@ 0x48
 8003bca:	d002      	beq.n	8003bd2 <xQueueGenericCreateStatic+0x6e>
 8003bcc:	b672      	cpsid	i
 8003bce:	46c0      	nop			@ (mov r8, r8)
 8003bd0:	e7fd      	b.n	8003bce <xQueueGenericCreateStatic+0x6a>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d00e      	beq.n	8003bfa <xQueueGenericCreateStatic+0x96>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	2246      	movs	r2, #70	@ 0x46
 8003be0:	2101      	movs	r1, #1
 8003be2:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003be4:	2328      	movs	r3, #40	@ 0x28
 8003be6:	18fb      	adds	r3, r7, r3
 8003be8:	781c      	ldrb	r4, [r3, #0]
 8003bea:	687a      	ldr	r2, [r7, #4]
 8003bec:	68b9      	ldr	r1, [r7, #8]
 8003bee:	68f8      	ldr	r0, [r7, #12]
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	9300      	str	r3, [sp, #0]
 8003bf4:	0023      	movs	r3, r4
 8003bf6:	f000 f83c 	bl	8003c72 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8003bfa:	697b      	ldr	r3, [r7, #20]
	}
 8003bfc:	0018      	movs	r0, r3
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	b007      	add	sp, #28
 8003c02:	bd90      	pop	{r4, r7, pc}

08003c04 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003c04:	b590      	push	{r4, r7, lr}
 8003c06:	b08b      	sub	sp, #44	@ 0x2c
 8003c08:	af02      	add	r7, sp, #8
 8003c0a:	60f8      	str	r0, [r7, #12]
 8003c0c:	60b9      	str	r1, [r7, #8]
 8003c0e:	1dfb      	adds	r3, r7, #7
 8003c10:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d102      	bne.n	8003c1e <xQueueGenericCreate+0x1a>
 8003c18:	b672      	cpsid	i
 8003c1a:	46c0      	nop			@ (mov r8, r8)
 8003c1c:	e7fd      	b.n	8003c1a <xQueueGenericCreate+0x16>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d102      	bne.n	8003c2a <xQueueGenericCreate+0x26>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8003c24:	2300      	movs	r3, #0
 8003c26:	61fb      	str	r3, [r7, #28]
 8003c28:	e003      	b.n	8003c32 <xQueueGenericCreate+0x2e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	68ba      	ldr	r2, [r7, #8]
 8003c2e:	4353      	muls	r3, r2
 8003c30:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8003c32:	69fb      	ldr	r3, [r7, #28]
 8003c34:	3348      	adds	r3, #72	@ 0x48
 8003c36:	0018      	movs	r0, r3
 8003c38:	f001 fc4a 	bl	80054d0 <pvPortMalloc>
 8003c3c:	0003      	movs	r3, r0
 8003c3e:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 8003c40:	69bb      	ldr	r3, [r7, #24]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d010      	beq.n	8003c68 <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8003c46:	69bb      	ldr	r3, [r7, #24]
 8003c48:	3348      	adds	r3, #72	@ 0x48
 8003c4a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003c4c:	69bb      	ldr	r3, [r7, #24]
 8003c4e:	2246      	movs	r2, #70	@ 0x46
 8003c50:	2100      	movs	r1, #0
 8003c52:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003c54:	1dfb      	adds	r3, r7, #7
 8003c56:	781c      	ldrb	r4, [r3, #0]
 8003c58:	697a      	ldr	r2, [r7, #20]
 8003c5a:	68b9      	ldr	r1, [r7, #8]
 8003c5c:	68f8      	ldr	r0, [r7, #12]
 8003c5e:	69bb      	ldr	r3, [r7, #24]
 8003c60:	9300      	str	r3, [sp, #0]
 8003c62:	0023      	movs	r3, r4
 8003c64:	f000 f805 	bl	8003c72 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8003c68:	69bb      	ldr	r3, [r7, #24]
	}
 8003c6a:	0018      	movs	r0, r3
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	b009      	add	sp, #36	@ 0x24
 8003c70:	bd90      	pop	{r4, r7, pc}

08003c72 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003c72:	b580      	push	{r7, lr}
 8003c74:	b084      	sub	sp, #16
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	60f8      	str	r0, [r7, #12]
 8003c7a:	60b9      	str	r1, [r7, #8]
 8003c7c:	607a      	str	r2, [r7, #4]
 8003c7e:	001a      	movs	r2, r3
 8003c80:	1cfb      	adds	r3, r7, #3
 8003c82:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d103      	bne.n	8003c92 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003c8a:	69bb      	ldr	r3, [r7, #24]
 8003c8c:	69ba      	ldr	r2, [r7, #24]
 8003c8e:	601a      	str	r2, [r3, #0]
 8003c90:	e002      	b.n	8003c98 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003c92:	69bb      	ldr	r3, [r7, #24]
 8003c94:	687a      	ldr	r2, [r7, #4]
 8003c96:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003c98:	69bb      	ldr	r3, [r7, #24]
 8003c9a:	68fa      	ldr	r2, [r7, #12]
 8003c9c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	68ba      	ldr	r2, [r7, #8]
 8003ca2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003ca4:	69bb      	ldr	r3, [r7, #24]
 8003ca6:	2101      	movs	r1, #1
 8003ca8:	0018      	movs	r0, r3
 8003caa:	f7ff ff06 	bl	8003aba <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003cae:	46c0      	nop			@ (mov r8, r8)
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	b004      	add	sp, #16
 8003cb4:	bd80      	pop	{r7, pc}

08003cb6 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003cb6:	b580      	push	{r7, lr}
 8003cb8:	b08a      	sub	sp, #40	@ 0x28
 8003cba:	af00      	add	r7, sp, #0
 8003cbc:	60f8      	str	r0, [r7, #12]
 8003cbe:	60b9      	str	r1, [r7, #8]
 8003cc0:	607a      	str	r2, [r7, #4]
 8003cc2:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8003ccc:	6a3b      	ldr	r3, [r7, #32]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d102      	bne.n	8003cd8 <xQueueGenericSend+0x22>
 8003cd2:	b672      	cpsid	i
 8003cd4:	46c0      	nop			@ (mov r8, r8)
 8003cd6:	e7fd      	b.n	8003cd4 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d103      	bne.n	8003ce6 <xQueueGenericSend+0x30>
 8003cde:	6a3b      	ldr	r3, [r7, #32]
 8003ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d101      	bne.n	8003cea <xQueueGenericSend+0x34>
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e000      	b.n	8003cec <xQueueGenericSend+0x36>
 8003cea:	2300      	movs	r3, #0
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d102      	bne.n	8003cf6 <xQueueGenericSend+0x40>
 8003cf0:	b672      	cpsid	i
 8003cf2:	46c0      	nop			@ (mov r8, r8)
 8003cf4:	e7fd      	b.n	8003cf2 <xQueueGenericSend+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	2b02      	cmp	r3, #2
 8003cfa:	d103      	bne.n	8003d04 <xQueueGenericSend+0x4e>
 8003cfc:	6a3b      	ldr	r3, [r7, #32]
 8003cfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d101      	bne.n	8003d08 <xQueueGenericSend+0x52>
 8003d04:	2301      	movs	r3, #1
 8003d06:	e000      	b.n	8003d0a <xQueueGenericSend+0x54>
 8003d08:	2300      	movs	r3, #0
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d102      	bne.n	8003d14 <xQueueGenericSend+0x5e>
 8003d0e:	b672      	cpsid	i
 8003d10:	46c0      	nop			@ (mov r8, r8)
 8003d12:	e7fd      	b.n	8003d10 <xQueueGenericSend+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003d14:	f001 f8e6 	bl	8004ee4 <xTaskGetSchedulerState>
 8003d18:	1e03      	subs	r3, r0, #0
 8003d1a:	d102      	bne.n	8003d22 <xQueueGenericSend+0x6c>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d101      	bne.n	8003d26 <xQueueGenericSend+0x70>
 8003d22:	2301      	movs	r3, #1
 8003d24:	e000      	b.n	8003d28 <xQueueGenericSend+0x72>
 8003d26:	2300      	movs	r3, #0
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d102      	bne.n	8003d32 <xQueueGenericSend+0x7c>
 8003d2c:	b672      	cpsid	i
 8003d2e:	46c0      	nop			@ (mov r8, r8)
 8003d30:	e7fd      	b.n	8003d2e <xQueueGenericSend+0x78>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003d32:	f001 fb35 	bl	80053a0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003d36:	6a3b      	ldr	r3, [r7, #32]
 8003d38:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d3a:	6a3b      	ldr	r3, [r7, #32]
 8003d3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d3e:	429a      	cmp	r2, r3
 8003d40:	d302      	bcc.n	8003d48 <xQueueGenericSend+0x92>
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	2b02      	cmp	r3, #2
 8003d46:	d11e      	bne.n	8003d86 <xQueueGenericSend+0xd0>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003d48:	683a      	ldr	r2, [r7, #0]
 8003d4a:	68b9      	ldr	r1, [r7, #8]
 8003d4c:	6a3b      	ldr	r3, [r7, #32]
 8003d4e:	0018      	movs	r0, r3
 8003d50:	f000 fa3a 	bl	80041c8 <prvCopyDataToQueue>
 8003d54:	0003      	movs	r3, r0
 8003d56:	61fb      	str	r3, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003d58:	6a3b      	ldr	r3, [r7, #32]
 8003d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d009      	beq.n	8003d74 <xQueueGenericSend+0xbe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003d60:	6a3b      	ldr	r3, [r7, #32]
 8003d62:	3324      	adds	r3, #36	@ 0x24
 8003d64:	0018      	movs	r0, r3
 8003d66:	f000 ff1b 	bl	8004ba0 <xTaskRemoveFromEventList>
 8003d6a:	1e03      	subs	r3, r0, #0
 8003d6c:	d007      	beq.n	8003d7e <xQueueGenericSend+0xc8>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003d6e:	f001 fb07 	bl	8005380 <vPortYield>
 8003d72:	e004      	b.n	8003d7e <xQueueGenericSend+0xc8>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003d74:	69fb      	ldr	r3, [r7, #28]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d001      	beq.n	8003d7e <xQueueGenericSend+0xc8>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003d7a:	f001 fb01 	bl	8005380 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003d7e:	f001 fb21 	bl	80053c4 <vPortExitCritical>
				return pdPASS;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e05b      	b.n	8003e3e <xQueueGenericSend+0x188>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d103      	bne.n	8003d94 <xQueueGenericSend+0xde>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003d8c:	f001 fb1a 	bl	80053c4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003d90:	2300      	movs	r3, #0
 8003d92:	e054      	b.n	8003e3e <xQueueGenericSend+0x188>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d106      	bne.n	8003da8 <xQueueGenericSend+0xf2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003d9a:	2314      	movs	r3, #20
 8003d9c:	18fb      	adds	r3, r7, r3
 8003d9e:	0018      	movs	r0, r3
 8003da0:	f000 ff5c 	bl	8004c5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003da4:	2301      	movs	r3, #1
 8003da6:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003da8:	f001 fb0c 	bl	80053c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003dac:	f000 fd30 	bl	8004810 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003db0:	f001 faf6 	bl	80053a0 <vPortEnterCritical>
 8003db4:	6a3b      	ldr	r3, [r7, #32]
 8003db6:	2244      	movs	r2, #68	@ 0x44
 8003db8:	5c9b      	ldrb	r3, [r3, r2]
 8003dba:	b25b      	sxtb	r3, r3
 8003dbc:	3301      	adds	r3, #1
 8003dbe:	d103      	bne.n	8003dc8 <xQueueGenericSend+0x112>
 8003dc0:	6a3b      	ldr	r3, [r7, #32]
 8003dc2:	2244      	movs	r2, #68	@ 0x44
 8003dc4:	2100      	movs	r1, #0
 8003dc6:	5499      	strb	r1, [r3, r2]
 8003dc8:	6a3b      	ldr	r3, [r7, #32]
 8003dca:	2245      	movs	r2, #69	@ 0x45
 8003dcc:	5c9b      	ldrb	r3, [r3, r2]
 8003dce:	b25b      	sxtb	r3, r3
 8003dd0:	3301      	adds	r3, #1
 8003dd2:	d103      	bne.n	8003ddc <xQueueGenericSend+0x126>
 8003dd4:	6a3b      	ldr	r3, [r7, #32]
 8003dd6:	2245      	movs	r2, #69	@ 0x45
 8003dd8:	2100      	movs	r1, #0
 8003dda:	5499      	strb	r1, [r3, r2]
 8003ddc:	f001 faf2 	bl	80053c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003de0:	1d3a      	adds	r2, r7, #4
 8003de2:	2314      	movs	r3, #20
 8003de4:	18fb      	adds	r3, r7, r3
 8003de6:	0011      	movs	r1, r2
 8003de8:	0018      	movs	r0, r3
 8003dea:	f000 ff4b 	bl	8004c84 <xTaskCheckForTimeOut>
 8003dee:	1e03      	subs	r3, r0, #0
 8003df0:	d11e      	bne.n	8003e30 <xQueueGenericSend+0x17a>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003df2:	6a3b      	ldr	r3, [r7, #32]
 8003df4:	0018      	movs	r0, r3
 8003df6:	f000 faec 	bl	80043d2 <prvIsQueueFull>
 8003dfa:	1e03      	subs	r3, r0, #0
 8003dfc:	d011      	beq.n	8003e22 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003dfe:	6a3b      	ldr	r3, [r7, #32]
 8003e00:	3310      	adds	r3, #16
 8003e02:	687a      	ldr	r2, [r7, #4]
 8003e04:	0011      	movs	r1, r2
 8003e06:	0018      	movs	r0, r3
 8003e08:	f000 feaa 	bl	8004b60 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003e0c:	6a3b      	ldr	r3, [r7, #32]
 8003e0e:	0018      	movs	r0, r3
 8003e10:	f000 fa6b 	bl	80042ea <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003e14:	f000 fd08 	bl	8004828 <xTaskResumeAll>
 8003e18:	1e03      	subs	r3, r0, #0
 8003e1a:	d18a      	bne.n	8003d32 <xQueueGenericSend+0x7c>
				{
					portYIELD_WITHIN_API();
 8003e1c:	f001 fab0 	bl	8005380 <vPortYield>
 8003e20:	e787      	b.n	8003d32 <xQueueGenericSend+0x7c>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003e22:	6a3b      	ldr	r3, [r7, #32]
 8003e24:	0018      	movs	r0, r3
 8003e26:	f000 fa60 	bl	80042ea <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003e2a:	f000 fcfd 	bl	8004828 <xTaskResumeAll>
 8003e2e:	e780      	b.n	8003d32 <xQueueGenericSend+0x7c>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003e30:	6a3b      	ldr	r3, [r7, #32]
 8003e32:	0018      	movs	r0, r3
 8003e34:	f000 fa59 	bl	80042ea <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003e38:	f000 fcf6 	bl	8004828 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003e3c:	2300      	movs	r3, #0
		}
	}
}
 8003e3e:	0018      	movs	r0, r3
 8003e40:	46bd      	mov	sp, r7
 8003e42:	b00a      	add	sp, #40	@ 0x28
 8003e44:	bd80      	pop	{r7, pc}

08003e46 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003e46:	b580      	push	{r7, lr}
 8003e48:	b088      	sub	sp, #32
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	6078      	str	r0, [r7, #4]
 8003e4e:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	61bb      	str	r3, [r7, #24]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8003e54:	69bb      	ldr	r3, [r7, #24]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d102      	bne.n	8003e60 <xQueueGiveFromISR+0x1a>
 8003e5a:	b672      	cpsid	i
 8003e5c:	46c0      	nop			@ (mov r8, r8)
 8003e5e:	e7fd      	b.n	8003e5c <xQueueGiveFromISR+0x16>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003e60:	69bb      	ldr	r3, [r7, #24]
 8003e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d002      	beq.n	8003e6e <xQueueGiveFromISR+0x28>
 8003e68:	b672      	cpsid	i
 8003e6a:	46c0      	nop			@ (mov r8, r8)
 8003e6c:	e7fd      	b.n	8003e6a <xQueueGiveFromISR+0x24>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8003e6e:	69bb      	ldr	r3, [r7, #24]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d103      	bne.n	8003e7e <xQueueGiveFromISR+0x38>
 8003e76:	69bb      	ldr	r3, [r7, #24]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d101      	bne.n	8003e82 <xQueueGiveFromISR+0x3c>
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e000      	b.n	8003e84 <xQueueGiveFromISR+0x3e>
 8003e82:	2300      	movs	r3, #0
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d102      	bne.n	8003e8e <xQueueGiveFromISR+0x48>
 8003e88:	b672      	cpsid	i
 8003e8a:	46c0      	nop			@ (mov r8, r8)
 8003e8c:	e7fd      	b.n	8003e8a <xQueueGiveFromISR+0x44>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003e8e:	f001 fab1 	bl	80053f4 <ulSetInterruptMaskFromISR>
 8003e92:	0003      	movs	r3, r0
 8003e94:	617b      	str	r3, [r7, #20]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003e96:	69bb      	ldr	r3, [r7, #24]
 8003e98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e9a:	613b      	str	r3, [r7, #16]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8003e9c:	69bb      	ldr	r3, [r7, #24]
 8003e9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ea0:	693a      	ldr	r2, [r7, #16]
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d22c      	bcs.n	8003f00 <xQueueGiveFromISR+0xba>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003ea6:	200f      	movs	r0, #15
 8003ea8:	183b      	adds	r3, r7, r0
 8003eaa:	69ba      	ldr	r2, [r7, #24]
 8003eac:	2145      	movs	r1, #69	@ 0x45
 8003eae:	5c52      	ldrb	r2, [r2, r1]
 8003eb0:	701a      	strb	r2, [r3, #0]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	1c5a      	adds	r2, r3, #1
 8003eb6:	69bb      	ldr	r3, [r7, #24]
 8003eb8:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003eba:	183b      	adds	r3, r7, r0
 8003ebc:	781b      	ldrb	r3, [r3, #0]
 8003ebe:	b25b      	sxtb	r3, r3
 8003ec0:	3301      	adds	r3, #1
 8003ec2:	d111      	bne.n	8003ee8 <xQueueGiveFromISR+0xa2>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003ec4:	69bb      	ldr	r3, [r7, #24]
 8003ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d016      	beq.n	8003efa <xQueueGiveFromISR+0xb4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003ecc:	69bb      	ldr	r3, [r7, #24]
 8003ece:	3324      	adds	r3, #36	@ 0x24
 8003ed0:	0018      	movs	r0, r3
 8003ed2:	f000 fe65 	bl	8004ba0 <xTaskRemoveFromEventList>
 8003ed6:	1e03      	subs	r3, r0, #0
 8003ed8:	d00f      	beq.n	8003efa <xQueueGiveFromISR+0xb4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d00c      	beq.n	8003efa <xQueueGiveFromISR+0xb4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	601a      	str	r2, [r3, #0]
 8003ee6:	e008      	b.n	8003efa <xQueueGiveFromISR+0xb4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003ee8:	230f      	movs	r3, #15
 8003eea:	18fb      	adds	r3, r7, r3
 8003eec:	781b      	ldrb	r3, [r3, #0]
 8003eee:	3301      	adds	r3, #1
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	b259      	sxtb	r1, r3
 8003ef4:	69bb      	ldr	r3, [r7, #24]
 8003ef6:	2245      	movs	r2, #69	@ 0x45
 8003ef8:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8003efa:	2301      	movs	r3, #1
 8003efc:	61fb      	str	r3, [r7, #28]
 8003efe:	e001      	b.n	8003f04 <xQueueGiveFromISR+0xbe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003f00:	2300      	movs	r3, #0
 8003f02:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	0018      	movs	r0, r3
 8003f08:	f001 fa7a 	bl	8005400 <vClearInterruptMaskFromISR>

	return xReturn;
 8003f0c:	69fb      	ldr	r3, [r7, #28]
}
 8003f0e:	0018      	movs	r0, r3
 8003f10:	46bd      	mov	sp, r7
 8003f12:	b008      	add	sp, #32
 8003f14:	bd80      	pop	{r7, pc}

08003f16 <xQueueSemaphoreTake>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8003f16:	b580      	push	{r7, lr}
 8003f18:	b08a      	sub	sp, #40	@ 0x28
 8003f1a:	af00      	add	r7, sp, #0
 8003f1c:	6078      	str	r0, [r7, #4]
 8003f1e:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8003f20:	2300      	movs	r3, #0
 8003f22:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	61fb      	str	r3, [r7, #28]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	623b      	str	r3, [r7, #32]
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003f2c:	69fb      	ldr	r3, [r7, #28]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d102      	bne.n	8003f38 <xQueueSemaphoreTake+0x22>
 8003f32:	b672      	cpsid	i
 8003f34:	46c0      	nop			@ (mov r8, r8)
 8003f36:	e7fd      	b.n	8003f34 <xQueueSemaphoreTake+0x1e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003f38:	69fb      	ldr	r3, [r7, #28]
 8003f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d002      	beq.n	8003f46 <xQueueSemaphoreTake+0x30>
 8003f40:	b672      	cpsid	i
 8003f42:	46c0      	nop			@ (mov r8, r8)
 8003f44:	e7fd      	b.n	8003f42 <xQueueSemaphoreTake+0x2c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003f46:	f000 ffcd 	bl	8004ee4 <xTaskGetSchedulerState>
 8003f4a:	1e03      	subs	r3, r0, #0
 8003f4c:	d102      	bne.n	8003f54 <xQueueSemaphoreTake+0x3e>
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d101      	bne.n	8003f58 <xQueueSemaphoreTake+0x42>
 8003f54:	2301      	movs	r3, #1
 8003f56:	e000      	b.n	8003f5a <xQueueSemaphoreTake+0x44>
 8003f58:	2300      	movs	r3, #0
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d102      	bne.n	8003f64 <xQueueSemaphoreTake+0x4e>
 8003f5e:	b672      	cpsid	i
 8003f60:	46c0      	nop			@ (mov r8, r8)
 8003f62:	e7fd      	b.n	8003f60 <xQueueSemaphoreTake+0x4a>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8003f64:	f001 fa1c 	bl	80053a0 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8003f68:	69fb      	ldr	r3, [r7, #28]
 8003f6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f6c:	61bb      	str	r3, [r7, #24]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003f6e:	69bb      	ldr	r3, [r7, #24]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d01d      	beq.n	8003fb0 <xQueueSemaphoreTake+0x9a>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8003f74:	69bb      	ldr	r3, [r7, #24]
 8003f76:	1e5a      	subs	r2, r3, #1
 8003f78:	69fb      	ldr	r3, [r7, #28]
 8003f7a:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003f7c:	69fb      	ldr	r3, [r7, #28]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d104      	bne.n	8003f8e <xQueueSemaphoreTake+0x78>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8003f84:	f001 f90c 	bl	80051a0 <pvTaskIncrementMutexHeldCount>
 8003f88:	0002      	movs	r2, r0
 8003f8a:	69fb      	ldr	r3, [r7, #28]
 8003f8c:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003f8e:	69fb      	ldr	r3, [r7, #28]
 8003f90:	691b      	ldr	r3, [r3, #16]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d008      	beq.n	8003fa8 <xQueueSemaphoreTake+0x92>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	3310      	adds	r3, #16
 8003f9a:	0018      	movs	r0, r3
 8003f9c:	f000 fe00 	bl	8004ba0 <xTaskRemoveFromEventList>
 8003fa0:	1e03      	subs	r3, r0, #0
 8003fa2:	d001      	beq.n	8003fa8 <xQueueSemaphoreTake+0x92>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003fa4:	f001 f9ec 	bl	8005380 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003fa8:	f001 fa0c 	bl	80053c4 <vPortExitCritical>
				return pdPASS;
 8003fac:	2301      	movs	r3, #1
 8003fae:	e08c      	b.n	80040ca <xQueueSemaphoreTake+0x1b4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d109      	bne.n	8003fca <xQueueSemaphoreTake+0xb4>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8003fb6:	6a3b      	ldr	r3, [r7, #32]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d002      	beq.n	8003fc2 <xQueueSemaphoreTake+0xac>
 8003fbc:	b672      	cpsid	i
 8003fbe:	46c0      	nop			@ (mov r8, r8)
 8003fc0:	e7fd      	b.n	8003fbe <xQueueSemaphoreTake+0xa8>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8003fc2:	f001 f9ff 	bl	80053c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	e07f      	b.n	80040ca <xQueueSemaphoreTake+0x1b4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d106      	bne.n	8003fde <xQueueSemaphoreTake+0xc8>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003fd0:	230c      	movs	r3, #12
 8003fd2:	18fb      	adds	r3, r7, r3
 8003fd4:	0018      	movs	r0, r3
 8003fd6:	f000 fe41 	bl	8004c5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003fde:	f001 f9f1 	bl	80053c4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003fe2:	f000 fc15 	bl	8004810 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003fe6:	f001 f9db 	bl	80053a0 <vPortEnterCritical>
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	2244      	movs	r2, #68	@ 0x44
 8003fee:	5c9b      	ldrb	r3, [r3, r2]
 8003ff0:	b25b      	sxtb	r3, r3
 8003ff2:	3301      	adds	r3, #1
 8003ff4:	d103      	bne.n	8003ffe <xQueueSemaphoreTake+0xe8>
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	2244      	movs	r2, #68	@ 0x44
 8003ffa:	2100      	movs	r1, #0
 8003ffc:	5499      	strb	r1, [r3, r2]
 8003ffe:	69fb      	ldr	r3, [r7, #28]
 8004000:	2245      	movs	r2, #69	@ 0x45
 8004002:	5c9b      	ldrb	r3, [r3, r2]
 8004004:	b25b      	sxtb	r3, r3
 8004006:	3301      	adds	r3, #1
 8004008:	d103      	bne.n	8004012 <xQueueSemaphoreTake+0xfc>
 800400a:	69fb      	ldr	r3, [r7, #28]
 800400c:	2245      	movs	r2, #69	@ 0x45
 800400e:	2100      	movs	r1, #0
 8004010:	5499      	strb	r1, [r3, r2]
 8004012:	f001 f9d7 	bl	80053c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004016:	003a      	movs	r2, r7
 8004018:	230c      	movs	r3, #12
 800401a:	18fb      	adds	r3, r7, r3
 800401c:	0011      	movs	r1, r2
 800401e:	0018      	movs	r0, r3
 8004020:	f000 fe30 	bl	8004c84 <xTaskCheckForTimeOut>
 8004024:	1e03      	subs	r3, r0, #0
 8004026:	d12e      	bne.n	8004086 <xQueueSemaphoreTake+0x170>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	0018      	movs	r0, r3
 800402c:	f000 f9bb 	bl	80043a6 <prvIsQueueEmpty>
 8004030:	1e03      	subs	r3, r0, #0
 8004032:	d021      	beq.n	8004078 <xQueueSemaphoreTake+0x162>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004034:	69fb      	ldr	r3, [r7, #28]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d10a      	bne.n	8004052 <xQueueSemaphoreTake+0x13c>
					{
						taskENTER_CRITICAL();
 800403c:	f001 f9b0 	bl	80053a0 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	0018      	movs	r0, r3
 8004046:	f000 ff69 	bl	8004f1c <xTaskPriorityInherit>
 800404a:	0003      	movs	r3, r0
 800404c:	623b      	str	r3, [r7, #32]
						}
						taskEXIT_CRITICAL();
 800404e:	f001 f9b9 	bl	80053c4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004052:	69fb      	ldr	r3, [r7, #28]
 8004054:	3324      	adds	r3, #36	@ 0x24
 8004056:	683a      	ldr	r2, [r7, #0]
 8004058:	0011      	movs	r1, r2
 800405a:	0018      	movs	r0, r3
 800405c:	f000 fd80 	bl	8004b60 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004060:	69fb      	ldr	r3, [r7, #28]
 8004062:	0018      	movs	r0, r3
 8004064:	f000 f941 	bl	80042ea <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004068:	f000 fbde 	bl	8004828 <xTaskResumeAll>
 800406c:	1e03      	subs	r3, r0, #0
 800406e:	d000      	beq.n	8004072 <xQueueSemaphoreTake+0x15c>
 8004070:	e778      	b.n	8003f64 <xQueueSemaphoreTake+0x4e>
				{
					portYIELD_WITHIN_API();
 8004072:	f001 f985 	bl	8005380 <vPortYield>
 8004076:	e775      	b.n	8003f64 <xQueueSemaphoreTake+0x4e>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004078:	69fb      	ldr	r3, [r7, #28]
 800407a:	0018      	movs	r0, r3
 800407c:	f000 f935 	bl	80042ea <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004080:	f000 fbd2 	bl	8004828 <xTaskResumeAll>
 8004084:	e76e      	b.n	8003f64 <xQueueSemaphoreTake+0x4e>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004086:	69fb      	ldr	r3, [r7, #28]
 8004088:	0018      	movs	r0, r3
 800408a:	f000 f92e 	bl	80042ea <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800408e:	f000 fbcb 	bl	8004828 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004092:	69fb      	ldr	r3, [r7, #28]
 8004094:	0018      	movs	r0, r3
 8004096:	f000 f986 	bl	80043a6 <prvIsQueueEmpty>
 800409a:	1e03      	subs	r3, r0, #0
 800409c:	d100      	bne.n	80040a0 <xQueueSemaphoreTake+0x18a>
 800409e:	e761      	b.n	8003f64 <xQueueSemaphoreTake+0x4e>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80040a0:	6a3b      	ldr	r3, [r7, #32]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d010      	beq.n	80040c8 <xQueueSemaphoreTake+0x1b2>
					{
						taskENTER_CRITICAL();
 80040a6:	f001 f97b 	bl	80053a0 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	0018      	movs	r0, r3
 80040ae:	f000 f875 	bl	800419c <prvGetDisinheritPriorityAfterTimeout>
 80040b2:	0003      	movs	r3, r0
 80040b4:	617b      	str	r3, [r7, #20]
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 80040b6:	69fb      	ldr	r3, [r7, #28]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	697a      	ldr	r2, [r7, #20]
 80040bc:	0011      	movs	r1, r2
 80040be:	0018      	movs	r0, r3
 80040c0:	f000 fff8 	bl	80050b4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80040c4:	f001 f97e 	bl	80053c4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80040c8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80040ca:	0018      	movs	r0, r3
 80040cc:	46bd      	mov	sp, r7
 80040ce:	b00a      	add	sp, #40	@ 0x28
 80040d0:	bd80      	pop	{r7, pc}

080040d2 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80040d2:	b590      	push	{r4, r7, lr}
 80040d4:	b08b      	sub	sp, #44	@ 0x2c
 80040d6:	af00      	add	r7, sp, #0
 80040d8:	60f8      	str	r0, [r7, #12]
 80040da:	60b9      	str	r1, [r7, #8]
 80040dc:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80040e2:	6a3b      	ldr	r3, [r7, #32]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d102      	bne.n	80040ee <xQueueReceiveFromISR+0x1c>
 80040e8:	b672      	cpsid	i
 80040ea:	46c0      	nop			@ (mov r8, r8)
 80040ec:	e7fd      	b.n	80040ea <xQueueReceiveFromISR+0x18>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d103      	bne.n	80040fc <xQueueReceiveFromISR+0x2a>
 80040f4:	6a3b      	ldr	r3, [r7, #32]
 80040f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d101      	bne.n	8004100 <xQueueReceiveFromISR+0x2e>
 80040fc:	2301      	movs	r3, #1
 80040fe:	e000      	b.n	8004102 <xQueueReceiveFromISR+0x30>
 8004100:	2300      	movs	r3, #0
 8004102:	2b00      	cmp	r3, #0
 8004104:	d102      	bne.n	800410c <xQueueReceiveFromISR+0x3a>
 8004106:	b672      	cpsid	i
 8004108:	46c0      	nop			@ (mov r8, r8)
 800410a:	e7fd      	b.n	8004108 <xQueueReceiveFromISR+0x36>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800410c:	f001 f972 	bl	80053f4 <ulSetInterruptMaskFromISR>
 8004110:	0003      	movs	r3, r0
 8004112:	61fb      	str	r3, [r7, #28]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004114:	6a3b      	ldr	r3, [r7, #32]
 8004116:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004118:	61bb      	str	r3, [r7, #24]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800411a:	69bb      	ldr	r3, [r7, #24]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d032      	beq.n	8004186 <xQueueReceiveFromISR+0xb4>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8004120:	2417      	movs	r4, #23
 8004122:	193b      	adds	r3, r7, r4
 8004124:	6a3a      	ldr	r2, [r7, #32]
 8004126:	2144      	movs	r1, #68	@ 0x44
 8004128:	5c52      	ldrb	r2, [r2, r1]
 800412a:	701a      	strb	r2, [r3, #0]

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800412c:	68ba      	ldr	r2, [r7, #8]
 800412e:	6a3b      	ldr	r3, [r7, #32]
 8004130:	0011      	movs	r1, r2
 8004132:	0018      	movs	r0, r3
 8004134:	f000 f8b3 	bl	800429e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004138:	69bb      	ldr	r3, [r7, #24]
 800413a:	1e5a      	subs	r2, r3, #1
 800413c:	6a3b      	ldr	r3, [r7, #32]
 800413e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004140:	193b      	adds	r3, r7, r4
 8004142:	781b      	ldrb	r3, [r3, #0]
 8004144:	b25b      	sxtb	r3, r3
 8004146:	3301      	adds	r3, #1
 8004148:	d111      	bne.n	800416e <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800414a:	6a3b      	ldr	r3, [r7, #32]
 800414c:	691b      	ldr	r3, [r3, #16]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d016      	beq.n	8004180 <xQueueReceiveFromISR+0xae>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004152:	6a3b      	ldr	r3, [r7, #32]
 8004154:	3310      	adds	r3, #16
 8004156:	0018      	movs	r0, r3
 8004158:	f000 fd22 	bl	8004ba0 <xTaskRemoveFromEventList>
 800415c:	1e03      	subs	r3, r0, #0
 800415e:	d00f      	beq.n	8004180 <xQueueReceiveFromISR+0xae>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d00c      	beq.n	8004180 <xQueueReceiveFromISR+0xae>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2201      	movs	r2, #1
 800416a:	601a      	str	r2, [r3, #0]
 800416c:	e008      	b.n	8004180 <xQueueReceiveFromISR+0xae>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800416e:	2317      	movs	r3, #23
 8004170:	18fb      	adds	r3, r7, r3
 8004172:	781b      	ldrb	r3, [r3, #0]
 8004174:	3301      	adds	r3, #1
 8004176:	b2db      	uxtb	r3, r3
 8004178:	b259      	sxtb	r1, r3
 800417a:	6a3b      	ldr	r3, [r7, #32]
 800417c:	2244      	movs	r2, #68	@ 0x44
 800417e:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8004180:	2301      	movs	r3, #1
 8004182:	627b      	str	r3, [r7, #36]	@ 0x24
 8004184:	e001      	b.n	800418a <xQueueReceiveFromISR+0xb8>
		}
		else
		{
			xReturn = pdFAIL;
 8004186:	2300      	movs	r3, #0
 8004188:	627b      	str	r3, [r7, #36]	@ 0x24
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800418a:	69fb      	ldr	r3, [r7, #28]
 800418c:	0018      	movs	r0, r3
 800418e:	f001 f937 	bl	8005400 <vClearInterruptMaskFromISR>

	return xReturn;
 8004192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004194:	0018      	movs	r0, r3
 8004196:	46bd      	mov	sp, r7
 8004198:	b00b      	add	sp, #44	@ 0x2c
 800419a:	bd90      	pop	{r4, r7, pc}

0800419c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800419c:	b580      	push	{r7, lr}
 800419e:	b084      	sub	sp, #16
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d006      	beq.n	80041ba <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	2207      	movs	r2, #7
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	60fb      	str	r3, [r7, #12]
 80041b8:	e001      	b.n	80041be <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80041ba:	2300      	movs	r3, #0
 80041bc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80041be:	68fb      	ldr	r3, [r7, #12]
	}
 80041c0:	0018      	movs	r0, r3
 80041c2:	46bd      	mov	sp, r7
 80041c4:	b004      	add	sp, #16
 80041c6:	bd80      	pop	{r7, pc}

080041c8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b086      	sub	sp, #24
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	60f8      	str	r0, [r7, #12]
 80041d0:	60b9      	str	r1, [r7, #8]
 80041d2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80041d4:	2300      	movs	r3, #0
 80041d6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041dc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d10e      	bne.n	8004204 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d14e      	bne.n	800428c <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	0018      	movs	r0, r3
 80041f4:	f000 ff00 	bl	8004ff8 <xTaskPriorityDisinherit>
 80041f8:	0003      	movs	r3, r0
 80041fa:	617b      	str	r3, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2200      	movs	r2, #0
 8004200:	605a      	str	r2, [r3, #4]
 8004202:	e043      	b.n	800428c <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d119      	bne.n	800423e <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	6898      	ldr	r0, [r3, #8]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	0019      	movs	r1, r3
 8004216:	f001 fbf7 	bl	8005a08 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	689a      	ldr	r2, [r3, #8]
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004222:	18d2      	adds	r2, r2, r3
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	689a      	ldr	r2, [r3, #8]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	429a      	cmp	r2, r3
 8004232:	d32b      	bcc.n	800428c <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	609a      	str	r2, [r3, #8]
 800423c:	e026      	b.n	800428c <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	68d8      	ldr	r0, [r3, #12]
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	0019      	movs	r1, r3
 800424a:	f001 fbdd 	bl	8005a08 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	68da      	ldr	r2, [r3, #12]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004256:	425b      	negs	r3, r3
 8004258:	18d2      	adds	r2, r2, r3
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	68da      	ldr	r2, [r3, #12]
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	429a      	cmp	r2, r3
 8004268:	d207      	bcs.n	800427a <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	685a      	ldr	r2, [r3, #4]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004272:	425b      	negs	r3, r3
 8004274:	18d2      	adds	r2, r2, r3
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2b02      	cmp	r3, #2
 800427e:	d105      	bne.n	800428c <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d002      	beq.n	800428c <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	3b01      	subs	r3, #1
 800428a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	1c5a      	adds	r2, r3, #1
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004294:	697b      	ldr	r3, [r7, #20]
}
 8004296:	0018      	movs	r0, r3
 8004298:	46bd      	mov	sp, r7
 800429a:	b006      	add	sp, #24
 800429c:	bd80      	pop	{r7, pc}

0800429e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800429e:	b580      	push	{r7, lr}
 80042a0:	b082      	sub	sp, #8
 80042a2:	af00      	add	r7, sp, #0
 80042a4:	6078      	str	r0, [r7, #4]
 80042a6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d018      	beq.n	80042e2 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	68da      	ldr	r2, [r3, #12]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042b8:	18d2      	adds	r2, r2, r3
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	68da      	ldr	r2, [r3, #12]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	429a      	cmp	r2, r3
 80042c8:	d303      	bcc.n	80042d2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	68d9      	ldr	r1, [r3, #12]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	0018      	movs	r0, r3
 80042de:	f001 fb93 	bl	8005a08 <memcpy>
	}
}
 80042e2:	46c0      	nop			@ (mov r8, r8)
 80042e4:	46bd      	mov	sp, r7
 80042e6:	b002      	add	sp, #8
 80042e8:	bd80      	pop	{r7, pc}

080042ea <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80042ea:	b580      	push	{r7, lr}
 80042ec:	b084      	sub	sp, #16
 80042ee:	af00      	add	r7, sp, #0
 80042f0:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80042f2:	f001 f855 	bl	80053a0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80042f6:	230f      	movs	r3, #15
 80042f8:	18fb      	adds	r3, r7, r3
 80042fa:	687a      	ldr	r2, [r7, #4]
 80042fc:	2145      	movs	r1, #69	@ 0x45
 80042fe:	5c52      	ldrb	r2, [r2, r1]
 8004300:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004302:	e013      	b.n	800432c <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004308:	2b00      	cmp	r3, #0
 800430a:	d016      	beq.n	800433a <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	3324      	adds	r3, #36	@ 0x24
 8004310:	0018      	movs	r0, r3
 8004312:	f000 fc45 	bl	8004ba0 <xTaskRemoveFromEventList>
 8004316:	1e03      	subs	r3, r0, #0
 8004318:	d001      	beq.n	800431e <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800431a:	f000 fd05 	bl	8004d28 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800431e:	210f      	movs	r1, #15
 8004320:	187b      	adds	r3, r7, r1
 8004322:	781b      	ldrb	r3, [r3, #0]
 8004324:	3b01      	subs	r3, #1
 8004326:	b2da      	uxtb	r2, r3
 8004328:	187b      	adds	r3, r7, r1
 800432a:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800432c:	230f      	movs	r3, #15
 800432e:	18fb      	adds	r3, r7, r3
 8004330:	781b      	ldrb	r3, [r3, #0]
 8004332:	b25b      	sxtb	r3, r3
 8004334:	2b00      	cmp	r3, #0
 8004336:	dce5      	bgt.n	8004304 <prvUnlockQueue+0x1a>
 8004338:	e000      	b.n	800433c <prvUnlockQueue+0x52>
					break;
 800433a:	46c0      	nop			@ (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2245      	movs	r2, #69	@ 0x45
 8004340:	21ff      	movs	r1, #255	@ 0xff
 8004342:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8004344:	f001 f83e 	bl	80053c4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004348:	f001 f82a 	bl	80053a0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800434c:	230e      	movs	r3, #14
 800434e:	18fb      	adds	r3, r7, r3
 8004350:	687a      	ldr	r2, [r7, #4]
 8004352:	2144      	movs	r1, #68	@ 0x44
 8004354:	5c52      	ldrb	r2, [r2, r1]
 8004356:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004358:	e013      	b.n	8004382 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	691b      	ldr	r3, [r3, #16]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d016      	beq.n	8004390 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	3310      	adds	r3, #16
 8004366:	0018      	movs	r0, r3
 8004368:	f000 fc1a 	bl	8004ba0 <xTaskRemoveFromEventList>
 800436c:	1e03      	subs	r3, r0, #0
 800436e:	d001      	beq.n	8004374 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8004370:	f000 fcda 	bl	8004d28 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004374:	210e      	movs	r1, #14
 8004376:	187b      	adds	r3, r7, r1
 8004378:	781b      	ldrb	r3, [r3, #0]
 800437a:	3b01      	subs	r3, #1
 800437c:	b2da      	uxtb	r2, r3
 800437e:	187b      	adds	r3, r7, r1
 8004380:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004382:	230e      	movs	r3, #14
 8004384:	18fb      	adds	r3, r7, r3
 8004386:	781b      	ldrb	r3, [r3, #0]
 8004388:	b25b      	sxtb	r3, r3
 800438a:	2b00      	cmp	r3, #0
 800438c:	dce5      	bgt.n	800435a <prvUnlockQueue+0x70>
 800438e:	e000      	b.n	8004392 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8004390:	46c0      	nop			@ (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2244      	movs	r2, #68	@ 0x44
 8004396:	21ff      	movs	r1, #255	@ 0xff
 8004398:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800439a:	f001 f813 	bl	80053c4 <vPortExitCritical>
}
 800439e:	46c0      	nop			@ (mov r8, r8)
 80043a0:	46bd      	mov	sp, r7
 80043a2:	b004      	add	sp, #16
 80043a4:	bd80      	pop	{r7, pc}

080043a6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80043a6:	b580      	push	{r7, lr}
 80043a8:	b084      	sub	sp, #16
 80043aa:	af00      	add	r7, sp, #0
 80043ac:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80043ae:	f000 fff7 	bl	80053a0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d102      	bne.n	80043c0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80043ba:	2301      	movs	r3, #1
 80043bc:	60fb      	str	r3, [r7, #12]
 80043be:	e001      	b.n	80043c4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80043c0:	2300      	movs	r3, #0
 80043c2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80043c4:	f000 fffe 	bl	80053c4 <vPortExitCritical>

	return xReturn;
 80043c8:	68fb      	ldr	r3, [r7, #12]
}
 80043ca:	0018      	movs	r0, r3
 80043cc:	46bd      	mov	sp, r7
 80043ce:	b004      	add	sp, #16
 80043d0:	bd80      	pop	{r7, pc}

080043d2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80043d2:	b580      	push	{r7, lr}
 80043d4:	b084      	sub	sp, #16
 80043d6:	af00      	add	r7, sp, #0
 80043d8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80043da:	f000 ffe1 	bl	80053a0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043e6:	429a      	cmp	r2, r3
 80043e8:	d102      	bne.n	80043f0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80043ea:	2301      	movs	r3, #1
 80043ec:	60fb      	str	r3, [r7, #12]
 80043ee:	e001      	b.n	80043f4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80043f0:	2300      	movs	r3, #0
 80043f2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80043f4:	f000 ffe6 	bl	80053c4 <vPortExitCritical>

	return xReturn;
 80043f8:	68fb      	ldr	r3, [r7, #12]
}
 80043fa:	0018      	movs	r0, r3
 80043fc:	46bd      	mov	sp, r7
 80043fe:	b004      	add	sp, #16
 8004400:	bd80      	pop	{r7, pc}

08004402 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004402:	b590      	push	{r4, r7, lr}
 8004404:	b08d      	sub	sp, #52	@ 0x34
 8004406:	af04      	add	r7, sp, #16
 8004408:	60f8      	str	r0, [r7, #12]
 800440a:	60b9      	str	r1, [r7, #8]
 800440c:	607a      	str	r2, [r7, #4]
 800440e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004410:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004412:	2b00      	cmp	r3, #0
 8004414:	d102      	bne.n	800441c <xTaskCreateStatic+0x1a>
 8004416:	b672      	cpsid	i
 8004418:	46c0      	nop			@ (mov r8, r8)
 800441a:	e7fd      	b.n	8004418 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 800441c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800441e:	2b00      	cmp	r3, #0
 8004420:	d102      	bne.n	8004428 <xTaskCreateStatic+0x26>
 8004422:	b672      	cpsid	i
 8004424:	46c0      	nop			@ (mov r8, r8)
 8004426:	e7fd      	b.n	8004424 <xTaskCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004428:	23a0      	movs	r3, #160	@ 0xa0
 800442a:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	2ba0      	cmp	r3, #160	@ 0xa0
 8004430:	d002      	beq.n	8004438 <xTaskCreateStatic+0x36>
 8004432:	b672      	cpsid	i
 8004434:	46c0      	nop			@ (mov r8, r8)
 8004436:	e7fd      	b.n	8004434 <xTaskCreateStatic+0x32>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004438:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800443a:	2b00      	cmp	r3, #0
 800443c:	d020      	beq.n	8004480 <xTaskCreateStatic+0x7e>
 800443e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004440:	2b00      	cmp	r3, #0
 8004442:	d01d      	beq.n	8004480 <xTaskCreateStatic+0x7e>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004444:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004446:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004448:	69fb      	ldr	r3, [r7, #28]
 800444a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800444c:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800444e:	69fb      	ldr	r3, [r7, #28]
 8004450:	229d      	movs	r2, #157	@ 0x9d
 8004452:	2102      	movs	r1, #2
 8004454:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004456:	683c      	ldr	r4, [r7, #0]
 8004458:	687a      	ldr	r2, [r7, #4]
 800445a:	68b9      	ldr	r1, [r7, #8]
 800445c:	68f8      	ldr	r0, [r7, #12]
 800445e:	2300      	movs	r3, #0
 8004460:	9303      	str	r3, [sp, #12]
 8004462:	69fb      	ldr	r3, [r7, #28]
 8004464:	9302      	str	r3, [sp, #8]
 8004466:	2318      	movs	r3, #24
 8004468:	18fb      	adds	r3, r7, r3
 800446a:	9301      	str	r3, [sp, #4]
 800446c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800446e:	9300      	str	r3, [sp, #0]
 8004470:	0023      	movs	r3, r4
 8004472:	f000 f859 	bl	8004528 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004476:	69fb      	ldr	r3, [r7, #28]
 8004478:	0018      	movs	r0, r3
 800447a:	f000 f8e7 	bl	800464c <prvAddNewTaskToReadyList>
 800447e:	e001      	b.n	8004484 <xTaskCreateStatic+0x82>
		}
		else
		{
			xReturn = NULL;
 8004480:	2300      	movs	r3, #0
 8004482:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004484:	69bb      	ldr	r3, [r7, #24]
	}
 8004486:	0018      	movs	r0, r3
 8004488:	46bd      	mov	sp, r7
 800448a:	b009      	add	sp, #36	@ 0x24
 800448c:	bd90      	pop	{r4, r7, pc}

0800448e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800448e:	b590      	push	{r4, r7, lr}
 8004490:	b08d      	sub	sp, #52	@ 0x34
 8004492:	af04      	add	r7, sp, #16
 8004494:	60f8      	str	r0, [r7, #12]
 8004496:	60b9      	str	r1, [r7, #8]
 8004498:	603b      	str	r3, [r7, #0]
 800449a:	1dbb      	adds	r3, r7, #6
 800449c:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800449e:	1dbb      	adds	r3, r7, #6
 80044a0:	881b      	ldrh	r3, [r3, #0]
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	0018      	movs	r0, r3
 80044a6:	f001 f813 	bl	80054d0 <pvPortMalloc>
 80044aa:	0003      	movs	r3, r0
 80044ac:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d010      	beq.n	80044d6 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80044b4:	20a0      	movs	r0, #160	@ 0xa0
 80044b6:	f001 f80b 	bl	80054d0 <pvPortMalloc>
 80044ba:	0003      	movs	r3, r0
 80044bc:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 80044be:	69fb      	ldr	r3, [r7, #28]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d003      	beq.n	80044cc <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80044c4:	69fb      	ldr	r3, [r7, #28]
 80044c6:	697a      	ldr	r2, [r7, #20]
 80044c8:	631a      	str	r2, [r3, #48]	@ 0x30
 80044ca:	e006      	b.n	80044da <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	0018      	movs	r0, r3
 80044d0:	f001 f8a6 	bl	8005620 <vPortFree>
 80044d4:	e001      	b.n	80044da <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80044d6:	2300      	movs	r3, #0
 80044d8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80044da:	69fb      	ldr	r3, [r7, #28]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d01a      	beq.n	8004516 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80044e0:	69fb      	ldr	r3, [r7, #28]
 80044e2:	229d      	movs	r2, #157	@ 0x9d
 80044e4:	2100      	movs	r1, #0
 80044e6:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80044e8:	1dbb      	adds	r3, r7, #6
 80044ea:	881a      	ldrh	r2, [r3, #0]
 80044ec:	683c      	ldr	r4, [r7, #0]
 80044ee:	68b9      	ldr	r1, [r7, #8]
 80044f0:	68f8      	ldr	r0, [r7, #12]
 80044f2:	2300      	movs	r3, #0
 80044f4:	9303      	str	r3, [sp, #12]
 80044f6:	69fb      	ldr	r3, [r7, #28]
 80044f8:	9302      	str	r3, [sp, #8]
 80044fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044fc:	9301      	str	r3, [sp, #4]
 80044fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004500:	9300      	str	r3, [sp, #0]
 8004502:	0023      	movs	r3, r4
 8004504:	f000 f810 	bl	8004528 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004508:	69fb      	ldr	r3, [r7, #28]
 800450a:	0018      	movs	r0, r3
 800450c:	f000 f89e 	bl	800464c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004510:	2301      	movs	r3, #1
 8004512:	61bb      	str	r3, [r7, #24]
 8004514:	e002      	b.n	800451c <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004516:	2301      	movs	r3, #1
 8004518:	425b      	negs	r3, r3
 800451a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800451c:	69bb      	ldr	r3, [r7, #24]
	}
 800451e:	0018      	movs	r0, r3
 8004520:	46bd      	mov	sp, r7
 8004522:	b009      	add	sp, #36	@ 0x24
 8004524:	bd90      	pop	{r4, r7, pc}
	...

08004528 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b086      	sub	sp, #24
 800452c:	af00      	add	r7, sp, #0
 800452e:	60f8      	str	r0, [r7, #12]
 8004530:	60b9      	str	r1, [r7, #8]
 8004532:	607a      	str	r2, [r7, #4]
 8004534:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004538:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	493f      	ldr	r1, [pc, #252]	@ (800463c <prvInitialiseNewTask+0x114>)
 800453e:	468c      	mov	ip, r1
 8004540:	4463      	add	r3, ip
 8004542:	009b      	lsls	r3, r3, #2
 8004544:	18d3      	adds	r3, r2, r3
 8004546:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	2207      	movs	r2, #7
 800454c:	4393      	bics	r3, r2
 800454e:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	2207      	movs	r2, #7
 8004554:	4013      	ands	r3, r2
 8004556:	d002      	beq.n	800455e <prvInitialiseNewTask+0x36>
 8004558:	b672      	cpsid	i
 800455a:	46c0      	nop			@ (mov r8, r8)
 800455c:	e7fd      	b.n	800455a <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800455e:	2300      	movs	r3, #0
 8004560:	617b      	str	r3, [r7, #20]
 8004562:	e013      	b.n	800458c <prvInitialiseNewTask+0x64>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004564:	68ba      	ldr	r2, [r7, #8]
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	18d3      	adds	r3, r2, r3
 800456a:	7818      	ldrb	r0, [r3, #0]
 800456c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800456e:	2134      	movs	r1, #52	@ 0x34
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	18d3      	adds	r3, r2, r3
 8004574:	185b      	adds	r3, r3, r1
 8004576:	1c02      	adds	r2, r0, #0
 8004578:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800457a:	68ba      	ldr	r2, [r7, #8]
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	18d3      	adds	r3, r2, r3
 8004580:	781b      	ldrb	r3, [r3, #0]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d006      	beq.n	8004594 <prvInitialiseNewTask+0x6c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	3301      	adds	r3, #1
 800458a:	617b      	str	r3, [r7, #20]
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	2b0f      	cmp	r3, #15
 8004590:	d9e8      	bls.n	8004564 <prvInitialiseNewTask+0x3c>
 8004592:	e000      	b.n	8004596 <prvInitialiseNewTask+0x6e>
		{
			break;
 8004594:	46c0      	nop			@ (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004598:	2243      	movs	r2, #67	@ 0x43
 800459a:	2100      	movs	r1, #0
 800459c:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800459e:	6a3b      	ldr	r3, [r7, #32]
 80045a0:	2b06      	cmp	r3, #6
 80045a2:	d901      	bls.n	80045a8 <prvInitialiseNewTask+0x80>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80045a4:	2306      	movs	r3, #6
 80045a6:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80045a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045aa:	6a3a      	ldr	r2, [r7, #32]
 80045ac:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80045ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045b0:	6a3a      	ldr	r2, [r7, #32]
 80045b2:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80045b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045b6:	2200      	movs	r2, #0
 80045b8:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80045ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045bc:	3304      	adds	r3, #4
 80045be:	0018      	movs	r0, r3
 80045c0:	f7ff f9f0 	bl	80039a4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80045c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045c6:	3318      	adds	r3, #24
 80045c8:	0018      	movs	r0, r3
 80045ca:	f7ff f9eb 	bl	80039a4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80045ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80045d2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80045d4:	6a3b      	ldr	r3, [r7, #32]
 80045d6:	2207      	movs	r2, #7
 80045d8:	1ad2      	subs	r2, r2, r3
 80045da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045dc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80045de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80045e2:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80045e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045e6:	2298      	movs	r2, #152	@ 0x98
 80045e8:	2100      	movs	r1, #0
 80045ea:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80045ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045ee:	229c      	movs	r2, #156	@ 0x9c
 80045f0:	2100      	movs	r1, #0
 80045f2:	5499      	strb	r1, [r3, r2]
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80045f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045f6:	334c      	adds	r3, #76	@ 0x4c
 80045f8:	224c      	movs	r2, #76	@ 0x4c
 80045fa:	2100      	movs	r1, #0
 80045fc:	0018      	movs	r0, r3
 80045fe:	f001 f96f 	bl	80058e0 <memset>
 8004602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004604:	4a0e      	ldr	r2, [pc, #56]	@ (8004640 <prvInitialiseNewTask+0x118>)
 8004606:	651a      	str	r2, [r3, #80]	@ 0x50
 8004608:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800460a:	4a0e      	ldr	r2, [pc, #56]	@ (8004644 <prvInitialiseNewTask+0x11c>)
 800460c:	655a      	str	r2, [r3, #84]	@ 0x54
 800460e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004610:	4a0d      	ldr	r2, [pc, #52]	@ (8004648 <prvInitialiseNewTask+0x120>)
 8004612:	659a      	str	r2, [r3, #88]	@ 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004614:	683a      	ldr	r2, [r7, #0]
 8004616:	68f9      	ldr	r1, [r7, #12]
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	0018      	movs	r0, r3
 800461c:	f000 fe26 	bl	800526c <pxPortInitialiseStack>
 8004620:	0002      	movs	r2, r0
 8004622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004624:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8004626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004628:	2b00      	cmp	r3, #0
 800462a:	d002      	beq.n	8004632 <prvInitialiseNewTask+0x10a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800462c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800462e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004630:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004632:	46c0      	nop			@ (mov r8, r8)
 8004634:	46bd      	mov	sp, r7
 8004636:	b006      	add	sp, #24
 8004638:	bd80      	pop	{r7, pc}
 800463a:	46c0      	nop			@ (mov r8, r8)
 800463c:	3fffffff 	.word	0x3fffffff
 8004640:	20000ca0 	.word	0x20000ca0
 8004644:	20000d08 	.word	0x20000d08
 8004648:	20000d70 	.word	0x20000d70

0800464c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b082      	sub	sp, #8
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004654:	f000 fea4 	bl	80053a0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004658:	4b28      	ldr	r3, [pc, #160]	@ (80046fc <prvAddNewTaskToReadyList+0xb0>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	1c5a      	adds	r2, r3, #1
 800465e:	4b27      	ldr	r3, [pc, #156]	@ (80046fc <prvAddNewTaskToReadyList+0xb0>)
 8004660:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8004662:	4b27      	ldr	r3, [pc, #156]	@ (8004700 <prvAddNewTaskToReadyList+0xb4>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d109      	bne.n	800467e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800466a:	4b25      	ldr	r3, [pc, #148]	@ (8004700 <prvAddNewTaskToReadyList+0xb4>)
 800466c:	687a      	ldr	r2, [r7, #4]
 800466e:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004670:	4b22      	ldr	r3, [pc, #136]	@ (80046fc <prvAddNewTaskToReadyList+0xb0>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	2b01      	cmp	r3, #1
 8004676:	d110      	bne.n	800469a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004678:	f000 fb70 	bl	8004d5c <prvInitialiseTaskLists>
 800467c:	e00d      	b.n	800469a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800467e:	4b21      	ldr	r3, [pc, #132]	@ (8004704 <prvAddNewTaskToReadyList+0xb8>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d109      	bne.n	800469a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004686:	4b1e      	ldr	r3, [pc, #120]	@ (8004700 <prvAddNewTaskToReadyList+0xb4>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004690:	429a      	cmp	r2, r3
 8004692:	d802      	bhi.n	800469a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004694:	4b1a      	ldr	r3, [pc, #104]	@ (8004700 <prvAddNewTaskToReadyList+0xb4>)
 8004696:	687a      	ldr	r2, [r7, #4]
 8004698:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800469a:	4b1b      	ldr	r3, [pc, #108]	@ (8004708 <prvAddNewTaskToReadyList+0xbc>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	1c5a      	adds	r2, r3, #1
 80046a0:	4b19      	ldr	r3, [pc, #100]	@ (8004708 <prvAddNewTaskToReadyList+0xbc>)
 80046a2:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046a8:	4b18      	ldr	r3, [pc, #96]	@ (800470c <prvAddNewTaskToReadyList+0xc0>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d903      	bls.n	80046b8 <prvAddNewTaskToReadyList+0x6c>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046b4:	4b15      	ldr	r3, [pc, #84]	@ (800470c <prvAddNewTaskToReadyList+0xc0>)
 80046b6:	601a      	str	r2, [r3, #0]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046bc:	0013      	movs	r3, r2
 80046be:	009b      	lsls	r3, r3, #2
 80046c0:	189b      	adds	r3, r3, r2
 80046c2:	009b      	lsls	r3, r3, #2
 80046c4:	4a12      	ldr	r2, [pc, #72]	@ (8004710 <prvAddNewTaskToReadyList+0xc4>)
 80046c6:	189a      	adds	r2, r3, r2
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	3304      	adds	r3, #4
 80046cc:	0019      	movs	r1, r3
 80046ce:	0010      	movs	r0, r2
 80046d0:	f7ff f973 	bl	80039ba <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80046d4:	f000 fe76 	bl	80053c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80046d8:	4b0a      	ldr	r3, [pc, #40]	@ (8004704 <prvAddNewTaskToReadyList+0xb8>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d008      	beq.n	80046f2 <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80046e0:	4b07      	ldr	r3, [pc, #28]	@ (8004700 <prvAddNewTaskToReadyList+0xb4>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046ea:	429a      	cmp	r2, r3
 80046ec:	d201      	bcs.n	80046f2 <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80046ee:	f000 fe47 	bl	8005380 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80046f2:	46c0      	nop			@ (mov r8, r8)
 80046f4:	46bd      	mov	sp, r7
 80046f6:	b002      	add	sp, #8
 80046f8:	bd80      	pop	{r7, pc}
 80046fa:	46c0      	nop			@ (mov r8, r8)
 80046fc:	2000045c 	.word	0x2000045c
 8004700:	2000035c 	.word	0x2000035c
 8004704:	20000468 	.word	0x20000468
 8004708:	20000478 	.word	0x20000478
 800470c:	20000464 	.word	0x20000464
 8004710:	20000360 	.word	0x20000360

08004714 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004714:	b580      	push	{r7, lr}
 8004716:	b084      	sub	sp, #16
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800471c:	2300      	movs	r3, #0
 800471e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d011      	beq.n	800474a <vTaskDelay+0x36>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004726:	4b0d      	ldr	r3, [pc, #52]	@ (800475c <vTaskDelay+0x48>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d002      	beq.n	8004734 <vTaskDelay+0x20>
 800472e:	b672      	cpsid	i
 8004730:	46c0      	nop			@ (mov r8, r8)
 8004732:	e7fd      	b.n	8004730 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8004734:	f000 f86c 	bl	8004810 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2100      	movs	r1, #0
 800473c:	0018      	movs	r0, r3
 800473e:	f000 fd41 	bl	80051c4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004742:	f000 f871 	bl	8004828 <xTaskResumeAll>
 8004746:	0003      	movs	r3, r0
 8004748:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d101      	bne.n	8004754 <vTaskDelay+0x40>
		{
			portYIELD_WITHIN_API();
 8004750:	f000 fe16 	bl	8005380 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004754:	46c0      	nop			@ (mov r8, r8)
 8004756:	46bd      	mov	sp, r7
 8004758:	b004      	add	sp, #16
 800475a:	bd80      	pop	{r7, pc}
 800475c:	20000484 	.word	0x20000484

08004760 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004760:	b590      	push	{r4, r7, lr}
 8004762:	b089      	sub	sp, #36	@ 0x24
 8004764:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004766:	2300      	movs	r3, #0
 8004768:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800476a:	2300      	movs	r3, #0
 800476c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800476e:	003a      	movs	r2, r7
 8004770:	1d39      	adds	r1, r7, #4
 8004772:	2308      	movs	r3, #8
 8004774:	18fb      	adds	r3, r7, r3
 8004776:	0018      	movs	r0, r3
 8004778:	f7fb fd64 	bl	8000244 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800477c:	683c      	ldr	r4, [r7, #0]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	68ba      	ldr	r2, [r7, #8]
 8004782:	491b      	ldr	r1, [pc, #108]	@ (80047f0 <vTaskStartScheduler+0x90>)
 8004784:	481b      	ldr	r0, [pc, #108]	@ (80047f4 <vTaskStartScheduler+0x94>)
 8004786:	9202      	str	r2, [sp, #8]
 8004788:	9301      	str	r3, [sp, #4]
 800478a:	2300      	movs	r3, #0
 800478c:	9300      	str	r3, [sp, #0]
 800478e:	2300      	movs	r3, #0
 8004790:	0022      	movs	r2, r4
 8004792:	f7ff fe36 	bl	8004402 <xTaskCreateStatic>
 8004796:	0002      	movs	r2, r0
 8004798:	4b17      	ldr	r3, [pc, #92]	@ (80047f8 <vTaskStartScheduler+0x98>)
 800479a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800479c:	4b16      	ldr	r3, [pc, #88]	@ (80047f8 <vTaskStartScheduler+0x98>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d002      	beq.n	80047aa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80047a4:	2301      	movs	r3, #1
 80047a6:	60fb      	str	r3, [r7, #12]
 80047a8:	e001      	b.n	80047ae <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80047aa:	2300      	movs	r3, #0
 80047ac:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	d113      	bne.n	80047dc <vTaskStartScheduler+0x7c>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 80047b4:	b672      	cpsid	i

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80047b6:	4b11      	ldr	r3, [pc, #68]	@ (80047fc <vTaskStartScheduler+0x9c>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	334c      	adds	r3, #76	@ 0x4c
 80047bc:	001a      	movs	r2, r3
 80047be:	4b10      	ldr	r3, [pc, #64]	@ (8004800 <vTaskStartScheduler+0xa0>)
 80047c0:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80047c2:	4b10      	ldr	r3, [pc, #64]	@ (8004804 <vTaskStartScheduler+0xa4>)
 80047c4:	2201      	movs	r2, #1
 80047c6:	4252      	negs	r2, r2
 80047c8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80047ca:	4b0f      	ldr	r3, [pc, #60]	@ (8004808 <vTaskStartScheduler+0xa8>)
 80047cc:	2201      	movs	r2, #1
 80047ce:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80047d0:	4b0e      	ldr	r3, [pc, #56]	@ (800480c <vTaskStartScheduler+0xac>)
 80047d2:	2200      	movs	r2, #0
 80047d4:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80047d6:	f000 fdaf 	bl	8005338 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80047da:	e005      	b.n	80047e8 <vTaskStartScheduler+0x88>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	3301      	adds	r3, #1
 80047e0:	d102      	bne.n	80047e8 <vTaskStartScheduler+0x88>
 80047e2:	b672      	cpsid	i
 80047e4:	46c0      	nop			@ (mov r8, r8)
 80047e6:	e7fd      	b.n	80047e4 <vTaskStartScheduler+0x84>
}
 80047e8:	46c0      	nop			@ (mov r8, r8)
 80047ea:	46bd      	mov	sp, r7
 80047ec:	b005      	add	sp, #20
 80047ee:	bd90      	pop	{r4, r7, pc}
 80047f0:	08006cb0 	.word	0x08006cb0
 80047f4:	08004d3d 	.word	0x08004d3d
 80047f8:	20000480 	.word	0x20000480
 80047fc:	2000035c 	.word	0x2000035c
 8004800:	20000020 	.word	0x20000020
 8004804:	2000047c 	.word	0x2000047c
 8004808:	20000468 	.word	0x20000468
 800480c:	20000460 	.word	0x20000460

08004810 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004810:	b580      	push	{r7, lr}
 8004812:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004814:	4b03      	ldr	r3, [pc, #12]	@ (8004824 <vTaskSuspendAll+0x14>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	1c5a      	adds	r2, r3, #1
 800481a:	4b02      	ldr	r3, [pc, #8]	@ (8004824 <vTaskSuspendAll+0x14>)
 800481c:	601a      	str	r2, [r3, #0]
}
 800481e:	46c0      	nop			@ (mov r8, r8)
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}
 8004824:	20000484 	.word	0x20000484

08004828 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b084      	sub	sp, #16
 800482c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800482e:	2300      	movs	r3, #0
 8004830:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004832:	2300      	movs	r3, #0
 8004834:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004836:	4b3a      	ldr	r3, [pc, #232]	@ (8004920 <xTaskResumeAll+0xf8>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d102      	bne.n	8004844 <xTaskResumeAll+0x1c>
 800483e:	b672      	cpsid	i
 8004840:	46c0      	nop			@ (mov r8, r8)
 8004842:	e7fd      	b.n	8004840 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004844:	f000 fdac 	bl	80053a0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004848:	4b35      	ldr	r3, [pc, #212]	@ (8004920 <xTaskResumeAll+0xf8>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	1e5a      	subs	r2, r3, #1
 800484e:	4b34      	ldr	r3, [pc, #208]	@ (8004920 <xTaskResumeAll+0xf8>)
 8004850:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004852:	4b33      	ldr	r3, [pc, #204]	@ (8004920 <xTaskResumeAll+0xf8>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d15b      	bne.n	8004912 <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800485a:	4b32      	ldr	r3, [pc, #200]	@ (8004924 <xTaskResumeAll+0xfc>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d057      	beq.n	8004912 <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004862:	e02f      	b.n	80048c4 <xTaskResumeAll+0x9c>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004864:	4b30      	ldr	r3, [pc, #192]	@ (8004928 <xTaskResumeAll+0x100>)
 8004866:	68db      	ldr	r3, [r3, #12]
 8004868:	68db      	ldr	r3, [r3, #12]
 800486a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	3318      	adds	r3, #24
 8004870:	0018      	movs	r0, r3
 8004872:	f7ff f8fa 	bl	8003a6a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	3304      	adds	r3, #4
 800487a:	0018      	movs	r0, r3
 800487c:	f7ff f8f5 	bl	8003a6a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004884:	4b29      	ldr	r3, [pc, #164]	@ (800492c <xTaskResumeAll+0x104>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	429a      	cmp	r2, r3
 800488a:	d903      	bls.n	8004894 <xTaskResumeAll+0x6c>
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004890:	4b26      	ldr	r3, [pc, #152]	@ (800492c <xTaskResumeAll+0x104>)
 8004892:	601a      	str	r2, [r3, #0]
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004898:	0013      	movs	r3, r2
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	189b      	adds	r3, r3, r2
 800489e:	009b      	lsls	r3, r3, #2
 80048a0:	4a23      	ldr	r2, [pc, #140]	@ (8004930 <xTaskResumeAll+0x108>)
 80048a2:	189a      	adds	r2, r3, r2
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	3304      	adds	r3, #4
 80048a8:	0019      	movs	r1, r3
 80048aa:	0010      	movs	r0, r2
 80048ac:	f7ff f885 	bl	80039ba <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048b4:	4b1f      	ldr	r3, [pc, #124]	@ (8004934 <xTaskResumeAll+0x10c>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048ba:	429a      	cmp	r2, r3
 80048bc:	d302      	bcc.n	80048c4 <xTaskResumeAll+0x9c>
					{
						xYieldPending = pdTRUE;
 80048be:	4b1e      	ldr	r3, [pc, #120]	@ (8004938 <xTaskResumeAll+0x110>)
 80048c0:	2201      	movs	r2, #1
 80048c2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80048c4:	4b18      	ldr	r3, [pc, #96]	@ (8004928 <xTaskResumeAll+0x100>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d1cb      	bne.n	8004864 <xTaskResumeAll+0x3c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d001      	beq.n	80048d6 <xTaskResumeAll+0xae>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80048d2:	f000 fae3 	bl	8004e9c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80048d6:	4b19      	ldr	r3, [pc, #100]	@ (800493c <xTaskResumeAll+0x114>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d00f      	beq.n	8004902 <xTaskResumeAll+0xda>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80048e2:	f000 f82d 	bl	8004940 <xTaskIncrementTick>
 80048e6:	1e03      	subs	r3, r0, #0
 80048e8:	d002      	beq.n	80048f0 <xTaskResumeAll+0xc8>
							{
								xYieldPending = pdTRUE;
 80048ea:	4b13      	ldr	r3, [pc, #76]	@ (8004938 <xTaskResumeAll+0x110>)
 80048ec:	2201      	movs	r2, #1
 80048ee:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	3b01      	subs	r3, #1
 80048f4:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d1f2      	bne.n	80048e2 <xTaskResumeAll+0xba>

						uxPendedTicks = 0;
 80048fc:	4b0f      	ldr	r3, [pc, #60]	@ (800493c <xTaskResumeAll+0x114>)
 80048fe:	2200      	movs	r2, #0
 8004900:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004902:	4b0d      	ldr	r3, [pc, #52]	@ (8004938 <xTaskResumeAll+0x110>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d003      	beq.n	8004912 <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800490a:	2301      	movs	r3, #1
 800490c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800490e:	f000 fd37 	bl	8005380 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004912:	f000 fd57 	bl	80053c4 <vPortExitCritical>

	return xAlreadyYielded;
 8004916:	68bb      	ldr	r3, [r7, #8]
}
 8004918:	0018      	movs	r0, r3
 800491a:	46bd      	mov	sp, r7
 800491c:	b004      	add	sp, #16
 800491e:	bd80      	pop	{r7, pc}
 8004920:	20000484 	.word	0x20000484
 8004924:	2000045c 	.word	0x2000045c
 8004928:	2000041c 	.word	0x2000041c
 800492c:	20000464 	.word	0x20000464
 8004930:	20000360 	.word	0x20000360
 8004934:	2000035c 	.word	0x2000035c
 8004938:	20000470 	.word	0x20000470
 800493c:	2000046c 	.word	0x2000046c

08004940 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b086      	sub	sp, #24
 8004944:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004946:	2300      	movs	r3, #0
 8004948:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800494a:	4b4d      	ldr	r3, [pc, #308]	@ (8004a80 <xTaskIncrementTick+0x140>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d000      	beq.n	8004954 <xTaskIncrementTick+0x14>
 8004952:	e084      	b.n	8004a5e <xTaskIncrementTick+0x11e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004954:	4b4b      	ldr	r3, [pc, #300]	@ (8004a84 <xTaskIncrementTick+0x144>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	3301      	adds	r3, #1
 800495a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800495c:	4b49      	ldr	r3, [pc, #292]	@ (8004a84 <xTaskIncrementTick+0x144>)
 800495e:	693a      	ldr	r2, [r7, #16]
 8004960:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d118      	bne.n	800499a <xTaskIncrementTick+0x5a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004968:	4b47      	ldr	r3, [pc, #284]	@ (8004a88 <xTaskIncrementTick+0x148>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d002      	beq.n	8004978 <xTaskIncrementTick+0x38>
 8004972:	b672      	cpsid	i
 8004974:	46c0      	nop			@ (mov r8, r8)
 8004976:	e7fd      	b.n	8004974 <xTaskIncrementTick+0x34>
 8004978:	4b43      	ldr	r3, [pc, #268]	@ (8004a88 <xTaskIncrementTick+0x148>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	60fb      	str	r3, [r7, #12]
 800497e:	4b43      	ldr	r3, [pc, #268]	@ (8004a8c <xTaskIncrementTick+0x14c>)
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	4b41      	ldr	r3, [pc, #260]	@ (8004a88 <xTaskIncrementTick+0x148>)
 8004984:	601a      	str	r2, [r3, #0]
 8004986:	4b41      	ldr	r3, [pc, #260]	@ (8004a8c <xTaskIncrementTick+0x14c>)
 8004988:	68fa      	ldr	r2, [r7, #12]
 800498a:	601a      	str	r2, [r3, #0]
 800498c:	4b40      	ldr	r3, [pc, #256]	@ (8004a90 <xTaskIncrementTick+0x150>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	1c5a      	adds	r2, r3, #1
 8004992:	4b3f      	ldr	r3, [pc, #252]	@ (8004a90 <xTaskIncrementTick+0x150>)
 8004994:	601a      	str	r2, [r3, #0]
 8004996:	f000 fa81 	bl	8004e9c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800499a:	4b3e      	ldr	r3, [pc, #248]	@ (8004a94 <xTaskIncrementTick+0x154>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	693a      	ldr	r2, [r7, #16]
 80049a0:	429a      	cmp	r2, r3
 80049a2:	d34e      	bcc.n	8004a42 <xTaskIncrementTick+0x102>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80049a4:	4b38      	ldr	r3, [pc, #224]	@ (8004a88 <xTaskIncrementTick+0x148>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d101      	bne.n	80049b2 <xTaskIncrementTick+0x72>
 80049ae:	2301      	movs	r3, #1
 80049b0:	e000      	b.n	80049b4 <xTaskIncrementTick+0x74>
 80049b2:	2300      	movs	r3, #0
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d004      	beq.n	80049c2 <xTaskIncrementTick+0x82>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049b8:	4b36      	ldr	r3, [pc, #216]	@ (8004a94 <xTaskIncrementTick+0x154>)
 80049ba:	2201      	movs	r2, #1
 80049bc:	4252      	negs	r2, r2
 80049be:	601a      	str	r2, [r3, #0]
					break;
 80049c0:	e03f      	b.n	8004a42 <xTaskIncrementTick+0x102>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80049c2:	4b31      	ldr	r3, [pc, #196]	@ (8004a88 <xTaskIncrementTick+0x148>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	68db      	ldr	r3, [r3, #12]
 80049c8:	68db      	ldr	r3, [r3, #12]
 80049ca:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80049d2:	693a      	ldr	r2, [r7, #16]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	429a      	cmp	r2, r3
 80049d8:	d203      	bcs.n	80049e2 <xTaskIncrementTick+0xa2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80049da:	4b2e      	ldr	r3, [pc, #184]	@ (8004a94 <xTaskIncrementTick+0x154>)
 80049dc:	687a      	ldr	r2, [r7, #4]
 80049de:	601a      	str	r2, [r3, #0]
						break;
 80049e0:	e02f      	b.n	8004a42 <xTaskIncrementTick+0x102>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	3304      	adds	r3, #4
 80049e6:	0018      	movs	r0, r3
 80049e8:	f7ff f83f 	bl	8003a6a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d004      	beq.n	80049fe <xTaskIncrementTick+0xbe>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	3318      	adds	r3, #24
 80049f8:	0018      	movs	r0, r3
 80049fa:	f7ff f836 	bl	8003a6a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a02:	4b25      	ldr	r3, [pc, #148]	@ (8004a98 <xTaskIncrementTick+0x158>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	429a      	cmp	r2, r3
 8004a08:	d903      	bls.n	8004a12 <xTaskIncrementTick+0xd2>
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a0e:	4b22      	ldr	r3, [pc, #136]	@ (8004a98 <xTaskIncrementTick+0x158>)
 8004a10:	601a      	str	r2, [r3, #0]
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a16:	0013      	movs	r3, r2
 8004a18:	009b      	lsls	r3, r3, #2
 8004a1a:	189b      	adds	r3, r3, r2
 8004a1c:	009b      	lsls	r3, r3, #2
 8004a1e:	4a1f      	ldr	r2, [pc, #124]	@ (8004a9c <xTaskIncrementTick+0x15c>)
 8004a20:	189a      	adds	r2, r3, r2
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	3304      	adds	r3, #4
 8004a26:	0019      	movs	r1, r3
 8004a28:	0010      	movs	r0, r2
 8004a2a:	f7fe ffc6 	bl	80039ba <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a32:	4b1b      	ldr	r3, [pc, #108]	@ (8004aa0 <xTaskIncrementTick+0x160>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a38:	429a      	cmp	r2, r3
 8004a3a:	d3b3      	bcc.n	80049a4 <xTaskIncrementTick+0x64>
						{
							xSwitchRequired = pdTRUE;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004a40:	e7b0      	b.n	80049a4 <xTaskIncrementTick+0x64>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004a42:	4b17      	ldr	r3, [pc, #92]	@ (8004aa0 <xTaskIncrementTick+0x160>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a48:	4914      	ldr	r1, [pc, #80]	@ (8004a9c <xTaskIncrementTick+0x15c>)
 8004a4a:	0013      	movs	r3, r2
 8004a4c:	009b      	lsls	r3, r3, #2
 8004a4e:	189b      	adds	r3, r3, r2
 8004a50:	009b      	lsls	r3, r3, #2
 8004a52:	585b      	ldr	r3, [r3, r1]
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d907      	bls.n	8004a68 <xTaskIncrementTick+0x128>
			{
				xSwitchRequired = pdTRUE;
 8004a58:	2301      	movs	r3, #1
 8004a5a:	617b      	str	r3, [r7, #20]
 8004a5c:	e004      	b.n	8004a68 <xTaskIncrementTick+0x128>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004a5e:	4b11      	ldr	r3, [pc, #68]	@ (8004aa4 <xTaskIncrementTick+0x164>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	1c5a      	adds	r2, r3, #1
 8004a64:	4b0f      	ldr	r3, [pc, #60]	@ (8004aa4 <xTaskIncrementTick+0x164>)
 8004a66:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004a68:	4b0f      	ldr	r3, [pc, #60]	@ (8004aa8 <xTaskIncrementTick+0x168>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d001      	beq.n	8004a74 <xTaskIncrementTick+0x134>
		{
			xSwitchRequired = pdTRUE;
 8004a70:	2301      	movs	r3, #1
 8004a72:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004a74:	697b      	ldr	r3, [r7, #20]
}
 8004a76:	0018      	movs	r0, r3
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	b006      	add	sp, #24
 8004a7c:	bd80      	pop	{r7, pc}
 8004a7e:	46c0      	nop			@ (mov r8, r8)
 8004a80:	20000484 	.word	0x20000484
 8004a84:	20000460 	.word	0x20000460
 8004a88:	20000414 	.word	0x20000414
 8004a8c:	20000418 	.word	0x20000418
 8004a90:	20000474 	.word	0x20000474
 8004a94:	2000047c 	.word	0x2000047c
 8004a98:	20000464 	.word	0x20000464
 8004a9c:	20000360 	.word	0x20000360
 8004aa0:	2000035c 	.word	0x2000035c
 8004aa4:	2000046c 	.word	0x2000046c
 8004aa8:	20000470 	.word	0x20000470

08004aac <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b082      	sub	sp, #8
 8004ab0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004ab2:	4b25      	ldr	r3, [pc, #148]	@ (8004b48 <vTaskSwitchContext+0x9c>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d003      	beq.n	8004ac2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004aba:	4b24      	ldr	r3, [pc, #144]	@ (8004b4c <vTaskSwitchContext+0xa0>)
 8004abc:	2201      	movs	r2, #1
 8004abe:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004ac0:	e03e      	b.n	8004b40 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8004ac2:	4b22      	ldr	r3, [pc, #136]	@ (8004b4c <vTaskSwitchContext+0xa0>)
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004ac8:	4b21      	ldr	r3, [pc, #132]	@ (8004b50 <vTaskSwitchContext+0xa4>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	607b      	str	r3, [r7, #4]
 8004ace:	e008      	b.n	8004ae2 <vTaskSwitchContext+0x36>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d102      	bne.n	8004adc <vTaskSwitchContext+0x30>
 8004ad6:	b672      	cpsid	i
 8004ad8:	46c0      	nop			@ (mov r8, r8)
 8004ada:	e7fd      	b.n	8004ad8 <vTaskSwitchContext+0x2c>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	3b01      	subs	r3, #1
 8004ae0:	607b      	str	r3, [r7, #4]
 8004ae2:	491c      	ldr	r1, [pc, #112]	@ (8004b54 <vTaskSwitchContext+0xa8>)
 8004ae4:	687a      	ldr	r2, [r7, #4]
 8004ae6:	0013      	movs	r3, r2
 8004ae8:	009b      	lsls	r3, r3, #2
 8004aea:	189b      	adds	r3, r3, r2
 8004aec:	009b      	lsls	r3, r3, #2
 8004aee:	585b      	ldr	r3, [r3, r1]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d0ed      	beq.n	8004ad0 <vTaskSwitchContext+0x24>
 8004af4:	687a      	ldr	r2, [r7, #4]
 8004af6:	0013      	movs	r3, r2
 8004af8:	009b      	lsls	r3, r3, #2
 8004afa:	189b      	adds	r3, r3, r2
 8004afc:	009b      	lsls	r3, r3, #2
 8004afe:	4a15      	ldr	r2, [pc, #84]	@ (8004b54 <vTaskSwitchContext+0xa8>)
 8004b00:	189b      	adds	r3, r3, r2
 8004b02:	603b      	str	r3, [r7, #0]
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	685a      	ldr	r2, [r3, #4]
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	605a      	str	r2, [r3, #4]
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	685a      	ldr	r2, [r3, #4]
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	3308      	adds	r3, #8
 8004b16:	429a      	cmp	r2, r3
 8004b18:	d104      	bne.n	8004b24 <vTaskSwitchContext+0x78>
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	685a      	ldr	r2, [r3, #4]
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	605a      	str	r2, [r3, #4]
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	68da      	ldr	r2, [r3, #12]
 8004b2a:	4b0b      	ldr	r3, [pc, #44]	@ (8004b58 <vTaskSwitchContext+0xac>)
 8004b2c:	601a      	str	r2, [r3, #0]
 8004b2e:	4b08      	ldr	r3, [pc, #32]	@ (8004b50 <vTaskSwitchContext+0xa4>)
 8004b30:	687a      	ldr	r2, [r7, #4]
 8004b32:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004b34:	4b08      	ldr	r3, [pc, #32]	@ (8004b58 <vTaskSwitchContext+0xac>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	334c      	adds	r3, #76	@ 0x4c
 8004b3a:	001a      	movs	r2, r3
 8004b3c:	4b07      	ldr	r3, [pc, #28]	@ (8004b5c <vTaskSwitchContext+0xb0>)
 8004b3e:	601a      	str	r2, [r3, #0]
}
 8004b40:	46c0      	nop			@ (mov r8, r8)
 8004b42:	46bd      	mov	sp, r7
 8004b44:	b002      	add	sp, #8
 8004b46:	bd80      	pop	{r7, pc}
 8004b48:	20000484 	.word	0x20000484
 8004b4c:	20000470 	.word	0x20000470
 8004b50:	20000464 	.word	0x20000464
 8004b54:	20000360 	.word	0x20000360
 8004b58:	2000035c 	.word	0x2000035c
 8004b5c:	20000020 	.word	0x20000020

08004b60 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b082      	sub	sp, #8
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
 8004b68:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d102      	bne.n	8004b76 <vTaskPlaceOnEventList+0x16>
 8004b70:	b672      	cpsid	i
 8004b72:	46c0      	nop			@ (mov r8, r8)
 8004b74:	e7fd      	b.n	8004b72 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004b76:	4b09      	ldr	r3, [pc, #36]	@ (8004b9c <vTaskPlaceOnEventList+0x3c>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	3318      	adds	r3, #24
 8004b7c:	001a      	movs	r2, r3
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	0011      	movs	r1, r2
 8004b82:	0018      	movs	r0, r3
 8004b84:	f7fe ff3b 	bl	80039fe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	2101      	movs	r1, #1
 8004b8c:	0018      	movs	r0, r3
 8004b8e:	f000 fb19 	bl	80051c4 <prvAddCurrentTaskToDelayedList>
}
 8004b92:	46c0      	nop			@ (mov r8, r8)
 8004b94:	46bd      	mov	sp, r7
 8004b96:	b002      	add	sp, #8
 8004b98:	bd80      	pop	{r7, pc}
 8004b9a:	46c0      	nop			@ (mov r8, r8)
 8004b9c:	2000035c 	.word	0x2000035c

08004ba0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b084      	sub	sp, #16
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	68db      	ldr	r3, [r3, #12]
 8004bac:	68db      	ldr	r3, [r3, #12]
 8004bae:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d102      	bne.n	8004bbc <xTaskRemoveFromEventList+0x1c>
 8004bb6:	b672      	cpsid	i
 8004bb8:	46c0      	nop			@ (mov r8, r8)
 8004bba:	e7fd      	b.n	8004bb8 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	3318      	adds	r3, #24
 8004bc0:	0018      	movs	r0, r3
 8004bc2:	f7fe ff52 	bl	8003a6a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004bc6:	4b1f      	ldr	r3, [pc, #124]	@ (8004c44 <xTaskRemoveFromEventList+0xa4>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d11d      	bne.n	8004c0a <xTaskRemoveFromEventList+0x6a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	3304      	adds	r3, #4
 8004bd2:	0018      	movs	r0, r3
 8004bd4:	f7fe ff49 	bl	8003a6a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bdc:	4b1a      	ldr	r3, [pc, #104]	@ (8004c48 <xTaskRemoveFromEventList+0xa8>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d903      	bls.n	8004bec <xTaskRemoveFromEventList+0x4c>
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004be8:	4b17      	ldr	r3, [pc, #92]	@ (8004c48 <xTaskRemoveFromEventList+0xa8>)
 8004bea:	601a      	str	r2, [r3, #0]
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bf0:	0013      	movs	r3, r2
 8004bf2:	009b      	lsls	r3, r3, #2
 8004bf4:	189b      	adds	r3, r3, r2
 8004bf6:	009b      	lsls	r3, r3, #2
 8004bf8:	4a14      	ldr	r2, [pc, #80]	@ (8004c4c <xTaskRemoveFromEventList+0xac>)
 8004bfa:	189a      	adds	r2, r3, r2
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	3304      	adds	r3, #4
 8004c00:	0019      	movs	r1, r3
 8004c02:	0010      	movs	r0, r2
 8004c04:	f7fe fed9 	bl	80039ba <vListInsertEnd>
 8004c08:	e007      	b.n	8004c1a <xTaskRemoveFromEventList+0x7a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	3318      	adds	r3, #24
 8004c0e:	001a      	movs	r2, r3
 8004c10:	4b0f      	ldr	r3, [pc, #60]	@ (8004c50 <xTaskRemoveFromEventList+0xb0>)
 8004c12:	0011      	movs	r1, r2
 8004c14:	0018      	movs	r0, r3
 8004c16:	f7fe fed0 	bl	80039ba <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c1e:	4b0d      	ldr	r3, [pc, #52]	@ (8004c54 <xTaskRemoveFromEventList+0xb4>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c24:	429a      	cmp	r2, r3
 8004c26:	d905      	bls.n	8004c34 <xTaskRemoveFromEventList+0x94>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004c28:	2301      	movs	r3, #1
 8004c2a:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004c2c:	4b0a      	ldr	r3, [pc, #40]	@ (8004c58 <xTaskRemoveFromEventList+0xb8>)
 8004c2e:	2201      	movs	r2, #1
 8004c30:	601a      	str	r2, [r3, #0]
 8004c32:	e001      	b.n	8004c38 <xTaskRemoveFromEventList+0x98>
	}
	else
	{
		xReturn = pdFALSE;
 8004c34:	2300      	movs	r3, #0
 8004c36:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8004c38:	68fb      	ldr	r3, [r7, #12]
}
 8004c3a:	0018      	movs	r0, r3
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	b004      	add	sp, #16
 8004c40:	bd80      	pop	{r7, pc}
 8004c42:	46c0      	nop			@ (mov r8, r8)
 8004c44:	20000484 	.word	0x20000484
 8004c48:	20000464 	.word	0x20000464
 8004c4c:	20000360 	.word	0x20000360
 8004c50:	2000041c 	.word	0x2000041c
 8004c54:	2000035c 	.word	0x2000035c
 8004c58:	20000470 	.word	0x20000470

08004c5c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b082      	sub	sp, #8
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004c64:	4b05      	ldr	r3, [pc, #20]	@ (8004c7c <vTaskInternalSetTimeOutState+0x20>)
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004c6c:	4b04      	ldr	r3, [pc, #16]	@ (8004c80 <vTaskInternalSetTimeOutState+0x24>)
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	605a      	str	r2, [r3, #4]
}
 8004c74:	46c0      	nop			@ (mov r8, r8)
 8004c76:	46bd      	mov	sp, r7
 8004c78:	b002      	add	sp, #8
 8004c7a:	bd80      	pop	{r7, pc}
 8004c7c:	20000474 	.word	0x20000474
 8004c80:	20000460 	.word	0x20000460

08004c84 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b086      	sub	sp, #24
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
 8004c8c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d102      	bne.n	8004c9a <xTaskCheckForTimeOut+0x16>
 8004c94:	b672      	cpsid	i
 8004c96:	46c0      	nop			@ (mov r8, r8)
 8004c98:	e7fd      	b.n	8004c96 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d102      	bne.n	8004ca6 <xTaskCheckForTimeOut+0x22>
 8004ca0:	b672      	cpsid	i
 8004ca2:	46c0      	nop			@ (mov r8, r8)
 8004ca4:	e7fd      	b.n	8004ca2 <xTaskCheckForTimeOut+0x1e>

	taskENTER_CRITICAL();
 8004ca6:	f000 fb7b 	bl	80053a0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004caa:	4b1d      	ldr	r3, [pc, #116]	@ (8004d20 <xTaskCheckForTimeOut+0x9c>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	693a      	ldr	r2, [r7, #16]
 8004cb6:	1ad3      	subs	r3, r2, r3
 8004cb8:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	3301      	adds	r3, #1
 8004cc0:	d102      	bne.n	8004cc8 <xTaskCheckForTimeOut+0x44>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	617b      	str	r3, [r7, #20]
 8004cc6:	e024      	b.n	8004d12 <xTaskCheckForTimeOut+0x8e>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681a      	ldr	r2, [r3, #0]
 8004ccc:	4b15      	ldr	r3, [pc, #84]	@ (8004d24 <xTaskCheckForTimeOut+0xa0>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d007      	beq.n	8004ce4 <xTaskCheckForTimeOut+0x60>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	693a      	ldr	r2, [r7, #16]
 8004cda:	429a      	cmp	r2, r3
 8004cdc:	d302      	bcc.n	8004ce4 <xTaskCheckForTimeOut+0x60>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	617b      	str	r3, [r7, #20]
 8004ce2:	e016      	b.n	8004d12 <xTaskCheckForTimeOut+0x8e>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	68fa      	ldr	r2, [r7, #12]
 8004cea:	429a      	cmp	r2, r3
 8004cec:	d20c      	bcs.n	8004d08 <xTaskCheckForTimeOut+0x84>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	1ad2      	subs	r2, r2, r3
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	0018      	movs	r0, r3
 8004cfe:	f7ff ffad 	bl	8004c5c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004d02:	2300      	movs	r3, #0
 8004d04:	617b      	str	r3, [r7, #20]
 8004d06:	e004      	b.n	8004d12 <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			*pxTicksToWait = 0;
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8004d12:	f000 fb57 	bl	80053c4 <vPortExitCritical>

	return xReturn;
 8004d16:	697b      	ldr	r3, [r7, #20]
}
 8004d18:	0018      	movs	r0, r3
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	b006      	add	sp, #24
 8004d1e:	bd80      	pop	{r7, pc}
 8004d20:	20000460 	.word	0x20000460
 8004d24:	20000474 	.word	0x20000474

08004d28 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004d2c:	4b02      	ldr	r3, [pc, #8]	@ (8004d38 <vTaskMissedYield+0x10>)
 8004d2e:	2201      	movs	r2, #1
 8004d30:	601a      	str	r2, [r3, #0]
}
 8004d32:	46c0      	nop			@ (mov r8, r8)
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}
 8004d38:	20000470 	.word	0x20000470

08004d3c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b082      	sub	sp, #8
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004d44:	f000 f84e 	bl	8004de4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004d48:	4b03      	ldr	r3, [pc, #12]	@ (8004d58 <prvIdleTask+0x1c>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	2b01      	cmp	r3, #1
 8004d4e:	d9f9      	bls.n	8004d44 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004d50:	f000 fb16 	bl	8005380 <vPortYield>
		prvCheckTasksWaitingTermination();
 8004d54:	e7f6      	b.n	8004d44 <prvIdleTask+0x8>
 8004d56:	46c0      	nop			@ (mov r8, r8)
 8004d58:	20000360 	.word	0x20000360

08004d5c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b082      	sub	sp, #8
 8004d60:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004d62:	2300      	movs	r3, #0
 8004d64:	607b      	str	r3, [r7, #4]
 8004d66:	e00c      	b.n	8004d82 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004d68:	687a      	ldr	r2, [r7, #4]
 8004d6a:	0013      	movs	r3, r2
 8004d6c:	009b      	lsls	r3, r3, #2
 8004d6e:	189b      	adds	r3, r3, r2
 8004d70:	009b      	lsls	r3, r3, #2
 8004d72:	4a14      	ldr	r2, [pc, #80]	@ (8004dc4 <prvInitialiseTaskLists+0x68>)
 8004d74:	189b      	adds	r3, r3, r2
 8004d76:	0018      	movs	r0, r3
 8004d78:	f7fe fdf6 	bl	8003968 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	3301      	adds	r3, #1
 8004d80:	607b      	str	r3, [r7, #4]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2b06      	cmp	r3, #6
 8004d86:	d9ef      	bls.n	8004d68 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004d88:	4b0f      	ldr	r3, [pc, #60]	@ (8004dc8 <prvInitialiseTaskLists+0x6c>)
 8004d8a:	0018      	movs	r0, r3
 8004d8c:	f7fe fdec 	bl	8003968 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004d90:	4b0e      	ldr	r3, [pc, #56]	@ (8004dcc <prvInitialiseTaskLists+0x70>)
 8004d92:	0018      	movs	r0, r3
 8004d94:	f7fe fde8 	bl	8003968 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004d98:	4b0d      	ldr	r3, [pc, #52]	@ (8004dd0 <prvInitialiseTaskLists+0x74>)
 8004d9a:	0018      	movs	r0, r3
 8004d9c:	f7fe fde4 	bl	8003968 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004da0:	4b0c      	ldr	r3, [pc, #48]	@ (8004dd4 <prvInitialiseTaskLists+0x78>)
 8004da2:	0018      	movs	r0, r3
 8004da4:	f7fe fde0 	bl	8003968 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004da8:	4b0b      	ldr	r3, [pc, #44]	@ (8004dd8 <prvInitialiseTaskLists+0x7c>)
 8004daa:	0018      	movs	r0, r3
 8004dac:	f7fe fddc 	bl	8003968 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004db0:	4b0a      	ldr	r3, [pc, #40]	@ (8004ddc <prvInitialiseTaskLists+0x80>)
 8004db2:	4a05      	ldr	r2, [pc, #20]	@ (8004dc8 <prvInitialiseTaskLists+0x6c>)
 8004db4:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004db6:	4b0a      	ldr	r3, [pc, #40]	@ (8004de0 <prvInitialiseTaskLists+0x84>)
 8004db8:	4a04      	ldr	r2, [pc, #16]	@ (8004dcc <prvInitialiseTaskLists+0x70>)
 8004dba:	601a      	str	r2, [r3, #0]
}
 8004dbc:	46c0      	nop			@ (mov r8, r8)
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	b002      	add	sp, #8
 8004dc2:	bd80      	pop	{r7, pc}
 8004dc4:	20000360 	.word	0x20000360
 8004dc8:	200003ec 	.word	0x200003ec
 8004dcc:	20000400 	.word	0x20000400
 8004dd0:	2000041c 	.word	0x2000041c
 8004dd4:	20000430 	.word	0x20000430
 8004dd8:	20000448 	.word	0x20000448
 8004ddc:	20000414 	.word	0x20000414
 8004de0:	20000418 	.word	0x20000418

08004de4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b082      	sub	sp, #8
 8004de8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004dea:	e01a      	b.n	8004e22 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8004dec:	f000 fad8 	bl	80053a0 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004df0:	4b10      	ldr	r3, [pc, #64]	@ (8004e34 <prvCheckTasksWaitingTermination+0x50>)
 8004df2:	68db      	ldr	r3, [r3, #12]
 8004df4:	68db      	ldr	r3, [r3, #12]
 8004df6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	3304      	adds	r3, #4
 8004dfc:	0018      	movs	r0, r3
 8004dfe:	f7fe fe34 	bl	8003a6a <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004e02:	4b0d      	ldr	r3, [pc, #52]	@ (8004e38 <prvCheckTasksWaitingTermination+0x54>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	1e5a      	subs	r2, r3, #1
 8004e08:	4b0b      	ldr	r3, [pc, #44]	@ (8004e38 <prvCheckTasksWaitingTermination+0x54>)
 8004e0a:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004e0c:	4b0b      	ldr	r3, [pc, #44]	@ (8004e3c <prvCheckTasksWaitingTermination+0x58>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	1e5a      	subs	r2, r3, #1
 8004e12:	4b0a      	ldr	r3, [pc, #40]	@ (8004e3c <prvCheckTasksWaitingTermination+0x58>)
 8004e14:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 8004e16:	f000 fad5 	bl	80053c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	0018      	movs	r0, r3
 8004e1e:	f000 f80f 	bl	8004e40 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004e22:	4b06      	ldr	r3, [pc, #24]	@ (8004e3c <prvCheckTasksWaitingTermination+0x58>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d1e0      	bne.n	8004dec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004e2a:	46c0      	nop			@ (mov r8, r8)
 8004e2c:	46c0      	nop			@ (mov r8, r8)
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	b002      	add	sp, #8
 8004e32:	bd80      	pop	{r7, pc}
 8004e34:	20000430 	.word	0x20000430
 8004e38:	2000045c 	.word	0x2000045c
 8004e3c:	20000444 	.word	0x20000444

08004e40 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b082      	sub	sp, #8
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	334c      	adds	r3, #76	@ 0x4c
 8004e4c:	0018      	movs	r0, r3
 8004e4e:	f000 fd4f 	bl	80058f0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	229d      	movs	r2, #157	@ 0x9d
 8004e56:	5c9b      	ldrb	r3, [r3, r2]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d109      	bne.n	8004e70 <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e60:	0018      	movs	r0, r3
 8004e62:	f000 fbdd 	bl	8005620 <vPortFree>
				vPortFree( pxTCB );
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	0018      	movs	r0, r3
 8004e6a:	f000 fbd9 	bl	8005620 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004e6e:	e011      	b.n	8004e94 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	229d      	movs	r2, #157	@ 0x9d
 8004e74:	5c9b      	ldrb	r3, [r3, r2]
 8004e76:	2b01      	cmp	r3, #1
 8004e78:	d104      	bne.n	8004e84 <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	0018      	movs	r0, r3
 8004e7e:	f000 fbcf 	bl	8005620 <vPortFree>
	}
 8004e82:	e007      	b.n	8004e94 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	229d      	movs	r2, #157	@ 0x9d
 8004e88:	5c9b      	ldrb	r3, [r3, r2]
 8004e8a:	2b02      	cmp	r3, #2
 8004e8c:	d002      	beq.n	8004e94 <prvDeleteTCB+0x54>
 8004e8e:	b672      	cpsid	i
 8004e90:	46c0      	nop			@ (mov r8, r8)
 8004e92:	e7fd      	b.n	8004e90 <prvDeleteTCB+0x50>
	}
 8004e94:	46c0      	nop			@ (mov r8, r8)
 8004e96:	46bd      	mov	sp, r7
 8004e98:	b002      	add	sp, #8
 8004e9a:	bd80      	pop	{r7, pc}

08004e9c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b082      	sub	sp, #8
 8004ea0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004ea2:	4b0e      	ldr	r3, [pc, #56]	@ (8004edc <prvResetNextTaskUnblockTime+0x40>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d101      	bne.n	8004eb0 <prvResetNextTaskUnblockTime+0x14>
 8004eac:	2301      	movs	r3, #1
 8004eae:	e000      	b.n	8004eb2 <prvResetNextTaskUnblockTime+0x16>
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d004      	beq.n	8004ec0 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004eb6:	4b0a      	ldr	r3, [pc, #40]	@ (8004ee0 <prvResetNextTaskUnblockTime+0x44>)
 8004eb8:	2201      	movs	r2, #1
 8004eba:	4252      	negs	r2, r2
 8004ebc:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004ebe:	e008      	b.n	8004ed2 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004ec0:	4b06      	ldr	r3, [pc, #24]	@ (8004edc <prvResetNextTaskUnblockTime+0x40>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	68db      	ldr	r3, [r3, #12]
 8004ec6:	68db      	ldr	r3, [r3, #12]
 8004ec8:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	685a      	ldr	r2, [r3, #4]
 8004ece:	4b04      	ldr	r3, [pc, #16]	@ (8004ee0 <prvResetNextTaskUnblockTime+0x44>)
 8004ed0:	601a      	str	r2, [r3, #0]
}
 8004ed2:	46c0      	nop			@ (mov r8, r8)
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	b002      	add	sp, #8
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	46c0      	nop			@ (mov r8, r8)
 8004edc:	20000414 	.word	0x20000414
 8004ee0:	2000047c 	.word	0x2000047c

08004ee4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b082      	sub	sp, #8
 8004ee8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004eea:	4b0a      	ldr	r3, [pc, #40]	@ (8004f14 <xTaskGetSchedulerState+0x30>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d102      	bne.n	8004ef8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	607b      	str	r3, [r7, #4]
 8004ef6:	e008      	b.n	8004f0a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004ef8:	4b07      	ldr	r3, [pc, #28]	@ (8004f18 <xTaskGetSchedulerState+0x34>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d102      	bne.n	8004f06 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004f00:	2302      	movs	r3, #2
 8004f02:	607b      	str	r3, [r7, #4]
 8004f04:	e001      	b.n	8004f0a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004f06:	2300      	movs	r3, #0
 8004f08:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004f0a:	687b      	ldr	r3, [r7, #4]
	}
 8004f0c:	0018      	movs	r0, r3
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	b002      	add	sp, #8
 8004f12:	bd80      	pop	{r7, pc}
 8004f14:	20000468 	.word	0x20000468
 8004f18:	20000484 	.word	0x20000484

08004f1c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b084      	sub	sp, #16
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d056      	beq.n	8004fe0 <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f36:	4b2d      	ldr	r3, [pc, #180]	@ (8004fec <xTaskPriorityInherit+0xd0>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	d246      	bcs.n	8004fce <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	699b      	ldr	r3, [r3, #24]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	db06      	blt.n	8004f56 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f48:	4b28      	ldr	r3, [pc, #160]	@ (8004fec <xTaskPriorityInherit+0xd0>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f4e:	2207      	movs	r2, #7
 8004f50:	1ad2      	subs	r2, r2, r3
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	6959      	ldr	r1, [r3, #20]
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f5e:	0013      	movs	r3, r2
 8004f60:	009b      	lsls	r3, r3, #2
 8004f62:	189b      	adds	r3, r3, r2
 8004f64:	009b      	lsls	r3, r3, #2
 8004f66:	4a22      	ldr	r2, [pc, #136]	@ (8004ff0 <xTaskPriorityInherit+0xd4>)
 8004f68:	189b      	adds	r3, r3, r2
 8004f6a:	4299      	cmp	r1, r3
 8004f6c:	d101      	bne.n	8004f72 <xTaskPriorityInherit+0x56>
 8004f6e:	2301      	movs	r3, #1
 8004f70:	e000      	b.n	8004f74 <xTaskPriorityInherit+0x58>
 8004f72:	2300      	movs	r3, #0
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d022      	beq.n	8004fbe <xTaskPriorityInherit+0xa2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	3304      	adds	r3, #4
 8004f7c:	0018      	movs	r0, r3
 8004f7e:	f7fe fd74 	bl	8003a6a <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004f82:	4b1a      	ldr	r3, [pc, #104]	@ (8004fec <xTaskPriorityInherit+0xd0>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f90:	4b18      	ldr	r3, [pc, #96]	@ (8004ff4 <xTaskPriorityInherit+0xd8>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	429a      	cmp	r2, r3
 8004f96:	d903      	bls.n	8004fa0 <xTaskPriorityInherit+0x84>
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f9c:	4b15      	ldr	r3, [pc, #84]	@ (8004ff4 <xTaskPriorityInherit+0xd8>)
 8004f9e:	601a      	str	r2, [r3, #0]
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fa4:	0013      	movs	r3, r2
 8004fa6:	009b      	lsls	r3, r3, #2
 8004fa8:	189b      	adds	r3, r3, r2
 8004faa:	009b      	lsls	r3, r3, #2
 8004fac:	4a10      	ldr	r2, [pc, #64]	@ (8004ff0 <xTaskPriorityInherit+0xd4>)
 8004fae:	189a      	adds	r2, r3, r2
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	3304      	adds	r3, #4
 8004fb4:	0019      	movs	r1, r3
 8004fb6:	0010      	movs	r0, r2
 8004fb8:	f7fe fcff 	bl	80039ba <vListInsertEnd>
 8004fbc:	e004      	b.n	8004fc8 <xTaskPriorityInherit+0xac>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004fbe:	4b0b      	ldr	r3, [pc, #44]	@ (8004fec <xTaskPriorityInherit+0xd0>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	60fb      	str	r3, [r7, #12]
 8004fcc:	e008      	b.n	8004fe0 <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8004fce:	68bb      	ldr	r3, [r7, #8]
 8004fd0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004fd2:	4b06      	ldr	r3, [pc, #24]	@ (8004fec <xTaskPriorityInherit+0xd0>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fd8:	429a      	cmp	r2, r3
 8004fda:	d201      	bcs.n	8004fe0 <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
	}
 8004fe2:	0018      	movs	r0, r3
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	b004      	add	sp, #16
 8004fe8:	bd80      	pop	{r7, pc}
 8004fea:	46c0      	nop			@ (mov r8, r8)
 8004fec:	2000035c 	.word	0x2000035c
 8004ff0:	20000360 	.word	0x20000360
 8004ff4:	20000464 	.word	0x20000464

08004ff8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b084      	sub	sp, #16
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005004:	2300      	movs	r3, #0
 8005006:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d046      	beq.n	800509c <xTaskPriorityDisinherit+0xa4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800500e:	4b26      	ldr	r3, [pc, #152]	@ (80050a8 <xTaskPriorityDisinherit+0xb0>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	68ba      	ldr	r2, [r7, #8]
 8005014:	429a      	cmp	r2, r3
 8005016:	d002      	beq.n	800501e <xTaskPriorityDisinherit+0x26>
 8005018:	b672      	cpsid	i
 800501a:	46c0      	nop			@ (mov r8, r8)
 800501c:	e7fd      	b.n	800501a <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005022:	2b00      	cmp	r3, #0
 8005024:	d102      	bne.n	800502c <xTaskPriorityDisinherit+0x34>
 8005026:	b672      	cpsid	i
 8005028:	46c0      	nop			@ (mov r8, r8)
 800502a:	e7fd      	b.n	8005028 <xTaskPriorityDisinherit+0x30>
			( pxTCB->uxMutexesHeld )--;
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005030:	1e5a      	subs	r2, r3, #1
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800503e:	429a      	cmp	r2, r3
 8005040:	d02c      	beq.n	800509c <xTaskPriorityDisinherit+0xa4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005046:	2b00      	cmp	r3, #0
 8005048:	d128      	bne.n	800509c <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	3304      	adds	r3, #4
 800504e:	0018      	movs	r0, r3
 8005050:	f7fe fd0b 	bl	8003a6a <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005060:	2207      	movs	r2, #7
 8005062:	1ad2      	subs	r2, r2, r3
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800506c:	4b0f      	ldr	r3, [pc, #60]	@ (80050ac <xTaskPriorityDisinherit+0xb4>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	429a      	cmp	r2, r3
 8005072:	d903      	bls.n	800507c <xTaskPriorityDisinherit+0x84>
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005078:	4b0c      	ldr	r3, [pc, #48]	@ (80050ac <xTaskPriorityDisinherit+0xb4>)
 800507a:	601a      	str	r2, [r3, #0]
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005080:	0013      	movs	r3, r2
 8005082:	009b      	lsls	r3, r3, #2
 8005084:	189b      	adds	r3, r3, r2
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	4a09      	ldr	r2, [pc, #36]	@ (80050b0 <xTaskPriorityDisinherit+0xb8>)
 800508a:	189a      	adds	r2, r3, r2
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	3304      	adds	r3, #4
 8005090:	0019      	movs	r1, r3
 8005092:	0010      	movs	r0, r2
 8005094:	f7fe fc91 	bl	80039ba <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005098:	2301      	movs	r3, #1
 800509a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800509c:	68fb      	ldr	r3, [r7, #12]
	}
 800509e:	0018      	movs	r0, r3
 80050a0:	46bd      	mov	sp, r7
 80050a2:	b004      	add	sp, #16
 80050a4:	bd80      	pop	{r7, pc}
 80050a6:	46c0      	nop			@ (mov r8, r8)
 80050a8:	2000035c 	.word	0x2000035c
 80050ac:	20000464 	.word	0x20000464
 80050b0:	20000360 	.word	0x20000360

080050b4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b086      	sub	sp, #24
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
 80050bc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	613b      	str	r3, [r7, #16]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80050c2:	2301      	movs	r3, #1
 80050c4:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d05f      	beq.n	800518c <vTaskPriorityDisinheritAfterTimeout+0xd8>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80050cc:	693b      	ldr	r3, [r7, #16]
 80050ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d102      	bne.n	80050da <vTaskPriorityDisinheritAfterTimeout+0x26>
 80050d4:	b672      	cpsid	i
 80050d6:	46c0      	nop			@ (mov r8, r8)
 80050d8:	e7fd      	b.n	80050d6 <vTaskPriorityDisinheritAfterTimeout+0x22>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80050da:	693b      	ldr	r3, [r7, #16]
 80050dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050de:	683a      	ldr	r2, [r7, #0]
 80050e0:	429a      	cmp	r2, r3
 80050e2:	d902      	bls.n	80050ea <vTaskPriorityDisinheritAfterTimeout+0x36>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	617b      	str	r3, [r7, #20]
 80050e8:	e002      	b.n	80050f0 <vTaskPriorityDisinheritAfterTimeout+0x3c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050ee:	617b      	str	r3, [r7, #20]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050f4:	697a      	ldr	r2, [r7, #20]
 80050f6:	429a      	cmp	r2, r3
 80050f8:	d048      	beq.n	800518c <vTaskPriorityDisinheritAfterTimeout+0xd8>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050fe:	68fa      	ldr	r2, [r7, #12]
 8005100:	429a      	cmp	r2, r3
 8005102:	d143      	bne.n	800518c <vTaskPriorityDisinheritAfterTimeout+0xd8>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8005104:	4b23      	ldr	r3, [pc, #140]	@ (8005194 <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	693a      	ldr	r2, [r7, #16]
 800510a:	429a      	cmp	r2, r3
 800510c:	d102      	bne.n	8005114 <vTaskPriorityDisinheritAfterTimeout+0x60>
 800510e:	b672      	cpsid	i
 8005110:	46c0      	nop			@ (mov r8, r8)
 8005112:	e7fd      	b.n	8005110 <vTaskPriorityDisinheritAfterTimeout+0x5c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005114:	693b      	ldr	r3, [r7, #16]
 8005116:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005118:	60bb      	str	r3, [r7, #8]
					pxTCB->uxPriority = uxPriorityToUse;
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	697a      	ldr	r2, [r7, #20]
 800511e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	699b      	ldr	r3, [r3, #24]
 8005124:	2b00      	cmp	r3, #0
 8005126:	db04      	blt.n	8005132 <vTaskPriorityDisinheritAfterTimeout+0x7e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	2207      	movs	r2, #7
 800512c:	1ad2      	subs	r2, r2, r3
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	6959      	ldr	r1, [r3, #20]
 8005136:	68ba      	ldr	r2, [r7, #8]
 8005138:	0013      	movs	r3, r2
 800513a:	009b      	lsls	r3, r3, #2
 800513c:	189b      	adds	r3, r3, r2
 800513e:	009b      	lsls	r3, r3, #2
 8005140:	4a15      	ldr	r2, [pc, #84]	@ (8005198 <vTaskPriorityDisinheritAfterTimeout+0xe4>)
 8005142:	189b      	adds	r3, r3, r2
 8005144:	4299      	cmp	r1, r3
 8005146:	d101      	bne.n	800514c <vTaskPriorityDisinheritAfterTimeout+0x98>
 8005148:	2301      	movs	r3, #1
 800514a:	e000      	b.n	800514e <vTaskPriorityDisinheritAfterTimeout+0x9a>
 800514c:	2300      	movs	r3, #0
 800514e:	2b00      	cmp	r3, #0
 8005150:	d01c      	beq.n	800518c <vTaskPriorityDisinheritAfterTimeout+0xd8>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	3304      	adds	r3, #4
 8005156:	0018      	movs	r0, r3
 8005158:	f7fe fc87 	bl	8003a6a <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005160:	4b0e      	ldr	r3, [pc, #56]	@ (800519c <vTaskPriorityDisinheritAfterTimeout+0xe8>)
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	429a      	cmp	r2, r3
 8005166:	d903      	bls.n	8005170 <vTaskPriorityDisinheritAfterTimeout+0xbc>
 8005168:	693b      	ldr	r3, [r7, #16]
 800516a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800516c:	4b0b      	ldr	r3, [pc, #44]	@ (800519c <vTaskPriorityDisinheritAfterTimeout+0xe8>)
 800516e:	601a      	str	r2, [r3, #0]
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005174:	0013      	movs	r3, r2
 8005176:	009b      	lsls	r3, r3, #2
 8005178:	189b      	adds	r3, r3, r2
 800517a:	009b      	lsls	r3, r3, #2
 800517c:	4a06      	ldr	r2, [pc, #24]	@ (8005198 <vTaskPriorityDisinheritAfterTimeout+0xe4>)
 800517e:	189a      	adds	r2, r3, r2
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	3304      	adds	r3, #4
 8005184:	0019      	movs	r1, r3
 8005186:	0010      	movs	r0, r2
 8005188:	f7fe fc17 	bl	80039ba <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800518c:	46c0      	nop			@ (mov r8, r8)
 800518e:	46bd      	mov	sp, r7
 8005190:	b006      	add	sp, #24
 8005192:	bd80      	pop	{r7, pc}
 8005194:	2000035c 	.word	0x2000035c
 8005198:	20000360 	.word	0x20000360
 800519c:	20000464 	.word	0x20000464

080051a0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80051a4:	4b06      	ldr	r3, [pc, #24]	@ (80051c0 <pvTaskIncrementMutexHeldCount+0x20>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d004      	beq.n	80051b6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80051ac:	4b04      	ldr	r3, [pc, #16]	@ (80051c0 <pvTaskIncrementMutexHeldCount+0x20>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80051b2:	3201      	adds	r2, #1
 80051b4:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 80051b6:	4b02      	ldr	r3, [pc, #8]	@ (80051c0 <pvTaskIncrementMutexHeldCount+0x20>)
 80051b8:	681b      	ldr	r3, [r3, #0]
	}
 80051ba:	0018      	movs	r0, r3
 80051bc:	46bd      	mov	sp, r7
 80051be:	bd80      	pop	{r7, pc}
 80051c0:	2000035c 	.word	0x2000035c

080051c4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b084      	sub	sp, #16
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
 80051cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80051ce:	4b21      	ldr	r3, [pc, #132]	@ (8005254 <prvAddCurrentTaskToDelayedList+0x90>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80051d4:	4b20      	ldr	r3, [pc, #128]	@ (8005258 <prvAddCurrentTaskToDelayedList+0x94>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	3304      	adds	r3, #4
 80051da:	0018      	movs	r0, r3
 80051dc:	f7fe fc45 	bl	8003a6a <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	3301      	adds	r3, #1
 80051e4:	d10b      	bne.n	80051fe <prvAddCurrentTaskToDelayedList+0x3a>
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d008      	beq.n	80051fe <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80051ec:	4b1a      	ldr	r3, [pc, #104]	@ (8005258 <prvAddCurrentTaskToDelayedList+0x94>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	1d1a      	adds	r2, r3, #4
 80051f2:	4b1a      	ldr	r3, [pc, #104]	@ (800525c <prvAddCurrentTaskToDelayedList+0x98>)
 80051f4:	0011      	movs	r1, r2
 80051f6:	0018      	movs	r0, r3
 80051f8:	f7fe fbdf 	bl	80039ba <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80051fc:	e026      	b.n	800524c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80051fe:	68fa      	ldr	r2, [r7, #12]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	18d3      	adds	r3, r2, r3
 8005204:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005206:	4b14      	ldr	r3, [pc, #80]	@ (8005258 <prvAddCurrentTaskToDelayedList+0x94>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	68ba      	ldr	r2, [r7, #8]
 800520c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800520e:	68ba      	ldr	r2, [r7, #8]
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	429a      	cmp	r2, r3
 8005214:	d209      	bcs.n	800522a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005216:	4b12      	ldr	r3, [pc, #72]	@ (8005260 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	4b0f      	ldr	r3, [pc, #60]	@ (8005258 <prvAddCurrentTaskToDelayedList+0x94>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	3304      	adds	r3, #4
 8005220:	0019      	movs	r1, r3
 8005222:	0010      	movs	r0, r2
 8005224:	f7fe fbeb 	bl	80039fe <vListInsert>
}
 8005228:	e010      	b.n	800524c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800522a:	4b0e      	ldr	r3, [pc, #56]	@ (8005264 <prvAddCurrentTaskToDelayedList+0xa0>)
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	4b0a      	ldr	r3, [pc, #40]	@ (8005258 <prvAddCurrentTaskToDelayedList+0x94>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	3304      	adds	r3, #4
 8005234:	0019      	movs	r1, r3
 8005236:	0010      	movs	r0, r2
 8005238:	f7fe fbe1 	bl	80039fe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800523c:	4b0a      	ldr	r3, [pc, #40]	@ (8005268 <prvAddCurrentTaskToDelayedList+0xa4>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	68ba      	ldr	r2, [r7, #8]
 8005242:	429a      	cmp	r2, r3
 8005244:	d202      	bcs.n	800524c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005246:	4b08      	ldr	r3, [pc, #32]	@ (8005268 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005248:	68ba      	ldr	r2, [r7, #8]
 800524a:	601a      	str	r2, [r3, #0]
}
 800524c:	46c0      	nop			@ (mov r8, r8)
 800524e:	46bd      	mov	sp, r7
 8005250:	b004      	add	sp, #16
 8005252:	bd80      	pop	{r7, pc}
 8005254:	20000460 	.word	0x20000460
 8005258:	2000035c 	.word	0x2000035c
 800525c:	20000448 	.word	0x20000448
 8005260:	20000418 	.word	0x20000418
 8005264:	20000414 	.word	0x20000414
 8005268:	2000047c 	.word	0x2000047c

0800526c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b084      	sub	sp, #16
 8005270:	af00      	add	r7, sp, #0
 8005272:	60f8      	str	r0, [r7, #12]
 8005274:	60b9      	str	r1, [r7, #8]
 8005276:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	3b04      	subs	r3, #4
 800527c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	2280      	movs	r2, #128	@ 0x80
 8005282:	0452      	lsls	r2, r2, #17
 8005284:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	3b04      	subs	r3, #4
 800528a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 800528c:	68ba      	ldr	r2, [r7, #8]
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	3b04      	subs	r3, #4
 8005296:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005298:	4a08      	ldr	r2, [pc, #32]	@ (80052bc <pxPortInitialiseStack+0x50>)
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	3b14      	subs	r3, #20
 80052a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80052a4:	687a      	ldr	r2, [r7, #4]
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	3b20      	subs	r3, #32
 80052ae:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80052b0:	68fb      	ldr	r3, [r7, #12]
}
 80052b2:	0018      	movs	r0, r3
 80052b4:	46bd      	mov	sp, r7
 80052b6:	b004      	add	sp, #16
 80052b8:	bd80      	pop	{r7, pc}
 80052ba:	46c0      	nop			@ (mov r8, r8)
 80052bc:	080052c1 	.word	0x080052c1

080052c0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b082      	sub	sp, #8
 80052c4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80052c6:	2300      	movs	r3, #0
 80052c8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80052ca:	4b08      	ldr	r3, [pc, #32]	@ (80052ec <prvTaskExitError+0x2c>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	3301      	adds	r3, #1
 80052d0:	d002      	beq.n	80052d8 <prvTaskExitError+0x18>
 80052d2:	b672      	cpsid	i
 80052d4:	46c0      	nop			@ (mov r8, r8)
 80052d6:	e7fd      	b.n	80052d4 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 80052d8:	b672      	cpsid	i
	while( ulDummy == 0 )
 80052da:	46c0      	nop			@ (mov r8, r8)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d0fc      	beq.n	80052dc <prvTaskExitError+0x1c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80052e2:	46c0      	nop			@ (mov r8, r8)
 80052e4:	46c0      	nop			@ (mov r8, r8)
 80052e6:	46bd      	mov	sp, r7
 80052e8:	b002      	add	sp, #8
 80052ea:	bd80      	pop	{r7, pc}
 80052ec:	2000001c 	.word	0x2000001c

080052f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 80052f4:	46c0      	nop			@ (mov r8, r8)
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
 80052fa:	0000      	movs	r0, r0
 80052fc:	0000      	movs	r0, r0
	...

08005300 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8005300:	4a0b      	ldr	r2, [pc, #44]	@ (8005330 <pxCurrentTCBConst2>)
 8005302:	6813      	ldr	r3, [r2, #0]
 8005304:	6818      	ldr	r0, [r3, #0]
 8005306:	3020      	adds	r0, #32
 8005308:	f380 8809 	msr	PSP, r0
 800530c:	2002      	movs	r0, #2
 800530e:	f380 8814 	msr	CONTROL, r0
 8005312:	f3bf 8f6f 	isb	sy
 8005316:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8005318:	46ae      	mov	lr, r5
 800531a:	bc08      	pop	{r3}
 800531c:	bc04      	pop	{r2}
 800531e:	b662      	cpsie	i
 8005320:	4718      	bx	r3
 8005322:	46c0      	nop			@ (mov r8, r8)
 8005324:	46c0      	nop			@ (mov r8, r8)
 8005326:	46c0      	nop			@ (mov r8, r8)
 8005328:	46c0      	nop			@ (mov r8, r8)
 800532a:	46c0      	nop			@ (mov r8, r8)
 800532c:	46c0      	nop			@ (mov r8, r8)
 800532e:	46c0      	nop			@ (mov r8, r8)

08005330 <pxCurrentTCBConst2>:
 8005330:	2000035c 	.word	0x2000035c
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8005334:	46c0      	nop			@ (mov r8, r8)
 8005336:	46c0      	nop			@ (mov r8, r8)

08005338 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005338:	b580      	push	{r7, lr}
 800533a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 800533c:	4b0e      	ldr	r3, [pc, #56]	@ (8005378 <xPortStartScheduler+0x40>)
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	4b0d      	ldr	r3, [pc, #52]	@ (8005378 <xPortStartScheduler+0x40>)
 8005342:	21ff      	movs	r1, #255	@ 0xff
 8005344:	0409      	lsls	r1, r1, #16
 8005346:	430a      	orrs	r2, r1
 8005348:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 800534a:	4b0b      	ldr	r3, [pc, #44]	@ (8005378 <xPortStartScheduler+0x40>)
 800534c:	681a      	ldr	r2, [r3, #0]
 800534e:	4b0a      	ldr	r3, [pc, #40]	@ (8005378 <xPortStartScheduler+0x40>)
 8005350:	21ff      	movs	r1, #255	@ 0xff
 8005352:	0609      	lsls	r1, r1, #24
 8005354:	430a      	orrs	r2, r1
 8005356:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 8005358:	f000 f898 	bl	800548c <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800535c:	4b07      	ldr	r3, [pc, #28]	@ (800537c <xPortStartScheduler+0x44>)
 800535e:	2200      	movs	r2, #0
 8005360:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8005362:	f7ff ffcd 	bl	8005300 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005366:	f7ff fba1 	bl	8004aac <vTaskSwitchContext>
	prvTaskExitError();
 800536a:	f7ff ffa9 	bl	80052c0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800536e:	2300      	movs	r3, #0
}
 8005370:	0018      	movs	r0, r3
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}
 8005376:	46c0      	nop			@ (mov r8, r8)
 8005378:	e000ed20 	.word	0xe000ed20
 800537c:	2000001c 	.word	0x2000001c

08005380 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8005380:	b580      	push	{r7, lr}
 8005382:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8005384:	4b05      	ldr	r3, [pc, #20]	@ (800539c <vPortYield+0x1c>)
 8005386:	2280      	movs	r2, #128	@ 0x80
 8005388:	0552      	lsls	r2, r2, #21
 800538a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800538c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8005390:	f3bf 8f6f 	isb	sy
}
 8005394:	46c0      	nop			@ (mov r8, r8)
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}
 800539a:	46c0      	nop			@ (mov r8, r8)
 800539c:	e000ed04 	.word	0xe000ed04

080053a0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 80053a4:	b672      	cpsid	i
    uxCriticalNesting++;
 80053a6:	4b06      	ldr	r3, [pc, #24]	@ (80053c0 <vPortEnterCritical+0x20>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	1c5a      	adds	r2, r3, #1
 80053ac:	4b04      	ldr	r3, [pc, #16]	@ (80053c0 <vPortEnterCritical+0x20>)
 80053ae:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 80053b0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80053b4:	f3bf 8f6f 	isb	sy
}
 80053b8:	46c0      	nop			@ (mov r8, r8)
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}
 80053be:	46c0      	nop			@ (mov r8, r8)
 80053c0:	2000001c 	.word	0x2000001c

080053c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80053c8:	4b09      	ldr	r3, [pc, #36]	@ (80053f0 <vPortExitCritical+0x2c>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d102      	bne.n	80053d6 <vPortExitCritical+0x12>
 80053d0:	b672      	cpsid	i
 80053d2:	46c0      	nop			@ (mov r8, r8)
 80053d4:	e7fd      	b.n	80053d2 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 80053d6:	4b06      	ldr	r3, [pc, #24]	@ (80053f0 <vPortExitCritical+0x2c>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	1e5a      	subs	r2, r3, #1
 80053dc:	4b04      	ldr	r3, [pc, #16]	@ (80053f0 <vPortExitCritical+0x2c>)
 80053de:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 80053e0:	4b03      	ldr	r3, [pc, #12]	@ (80053f0 <vPortExitCritical+0x2c>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d100      	bne.n	80053ea <vPortExitCritical+0x26>
    {
        portENABLE_INTERRUPTS();
 80053e8:	b662      	cpsie	i
    }
}
 80053ea:	46c0      	nop			@ (mov r8, r8)
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}
 80053f0:	2000001c 	.word	0x2000001c

080053f4 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 80053f4:	f3ef 8010 	mrs	r0, PRIMASK
 80053f8:	b672      	cpsid	i
 80053fa:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 80053fc:	46c0      	nop			@ (mov r8, r8)
 80053fe:	0018      	movs	r0, r3

08005400 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8005400:	f380 8810 	msr	PRIMASK, r0
 8005404:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 8005406:	46c0      	nop			@ (mov r8, r8)
	...

08005410 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005410:	f3ef 8009 	mrs	r0, PSP
 8005414:	4b0e      	ldr	r3, [pc, #56]	@ (8005450 <pxCurrentTCBConst>)
 8005416:	681a      	ldr	r2, [r3, #0]
 8005418:	3820      	subs	r0, #32
 800541a:	6010      	str	r0, [r2, #0]
 800541c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800541e:	4644      	mov	r4, r8
 8005420:	464d      	mov	r5, r9
 8005422:	4656      	mov	r6, sl
 8005424:	465f      	mov	r7, fp
 8005426:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8005428:	b508      	push	{r3, lr}
 800542a:	b672      	cpsid	i
 800542c:	f7ff fb3e 	bl	8004aac <vTaskSwitchContext>
 8005430:	b662      	cpsie	i
 8005432:	bc0c      	pop	{r2, r3}
 8005434:	6811      	ldr	r1, [r2, #0]
 8005436:	6808      	ldr	r0, [r1, #0]
 8005438:	3010      	adds	r0, #16
 800543a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800543c:	46a0      	mov	r8, r4
 800543e:	46a9      	mov	r9, r5
 8005440:	46b2      	mov	sl, r6
 8005442:	46bb      	mov	fp, r7
 8005444:	f380 8809 	msr	PSP, r0
 8005448:	3820      	subs	r0, #32
 800544a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800544c:	4718      	bx	r3
 800544e:	46c0      	nop			@ (mov r8, r8)

08005450 <pxCurrentTCBConst>:
 8005450:	2000035c 	.word	0x2000035c
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8005454:	46c0      	nop			@ (mov r8, r8)
 8005456:	46c0      	nop			@ (mov r8, r8)

08005458 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b082      	sub	sp, #8
 800545c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800545e:	f7ff ffc9 	bl	80053f4 <ulSetInterruptMaskFromISR>
 8005462:	0003      	movs	r3, r0
 8005464:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005466:	f7ff fa6b 	bl	8004940 <xTaskIncrementTick>
 800546a:	1e03      	subs	r3, r0, #0
 800546c:	d003      	beq.n	8005476 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 800546e:	4b06      	ldr	r3, [pc, #24]	@ (8005488 <xPortSysTickHandler+0x30>)
 8005470:	2280      	movs	r2, #128	@ 0x80
 8005472:	0552      	lsls	r2, r2, #21
 8005474:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	0018      	movs	r0, r3
 800547a:	f7ff ffc1 	bl	8005400 <vClearInterruptMaskFromISR>
}
 800547e:	46c0      	nop			@ (mov r8, r8)
 8005480:	46bd      	mov	sp, r7
 8005482:	b002      	add	sp, #8
 8005484:	bd80      	pop	{r7, pc}
 8005486:	46c0      	nop			@ (mov r8, r8)
 8005488:	e000ed04 	.word	0xe000ed04

0800548c <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 800548c:	b580      	push	{r7, lr}
 800548e:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 8005490:	4b0b      	ldr	r3, [pc, #44]	@ (80054c0 <prvSetupTimerInterrupt+0x34>)
 8005492:	2200      	movs	r2, #0
 8005494:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 8005496:	4b0b      	ldr	r3, [pc, #44]	@ (80054c4 <prvSetupTimerInterrupt+0x38>)
 8005498:	2200      	movs	r2, #0
 800549a:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800549c:	4b0a      	ldr	r3, [pc, #40]	@ (80054c8 <prvSetupTimerInterrupt+0x3c>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	22fa      	movs	r2, #250	@ 0xfa
 80054a2:	0091      	lsls	r1, r2, #2
 80054a4:	0018      	movs	r0, r3
 80054a6:	f7fa fe41 	bl	800012c <__udivsi3>
 80054aa:	0003      	movs	r3, r0
 80054ac:	001a      	movs	r2, r3
 80054ae:	4b07      	ldr	r3, [pc, #28]	@ (80054cc <prvSetupTimerInterrupt+0x40>)
 80054b0:	3a01      	subs	r2, #1
 80054b2:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 80054b4:	4b02      	ldr	r3, [pc, #8]	@ (80054c0 <prvSetupTimerInterrupt+0x34>)
 80054b6:	2207      	movs	r2, #7
 80054b8:	601a      	str	r2, [r3, #0]
}
 80054ba:	46c0      	nop			@ (mov r8, r8)
 80054bc:	46bd      	mov	sp, r7
 80054be:	bd80      	pop	{r7, pc}
 80054c0:	e000e010 	.word	0xe000e010
 80054c4:	e000e018 	.word	0xe000e018
 80054c8:	20000010 	.word	0x20000010
 80054cc:	e000e014 	.word	0xe000e014

080054d0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b086      	sub	sp, #24
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80054d8:	2300      	movs	r3, #0
 80054da:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 80054dc:	f7ff f998 	bl	8004810 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80054e0:	4b4a      	ldr	r3, [pc, #296]	@ (800560c <pvPortMalloc+0x13c>)
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d101      	bne.n	80054ec <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80054e8:	f000 f8e4 	bl	80056b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80054ec:	4b48      	ldr	r3, [pc, #288]	@ (8005610 <pvPortMalloc+0x140>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	687a      	ldr	r2, [r7, #4]
 80054f2:	4013      	ands	r3, r2
 80054f4:	d000      	beq.n	80054f8 <pvPortMalloc+0x28>
 80054f6:	e07b      	b.n	80055f0 <pvPortMalloc+0x120>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d013      	beq.n	8005526 <pvPortMalloc+0x56>
			{
				xWantedSize += xHeapStructSize;
 80054fe:	2208      	movs	r2, #8
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	189b      	adds	r3, r3, r2
 8005504:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2207      	movs	r2, #7
 800550a:	4013      	ands	r3, r2
 800550c:	d00b      	beq.n	8005526 <pvPortMalloc+0x56>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2207      	movs	r2, #7
 8005512:	4393      	bics	r3, r2
 8005514:	3308      	adds	r3, #8
 8005516:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2207      	movs	r2, #7
 800551c:	4013      	ands	r3, r2
 800551e:	d002      	beq.n	8005526 <pvPortMalloc+0x56>
 8005520:	b672      	cpsid	i
 8005522:	46c0      	nop			@ (mov r8, r8)
 8005524:	e7fd      	b.n	8005522 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d061      	beq.n	80055f0 <pvPortMalloc+0x120>
 800552c:	4b39      	ldr	r3, [pc, #228]	@ (8005614 <pvPortMalloc+0x144>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	687a      	ldr	r2, [r7, #4]
 8005532:	429a      	cmp	r2, r3
 8005534:	d85c      	bhi.n	80055f0 <pvPortMalloc+0x120>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005536:	4b38      	ldr	r3, [pc, #224]	@ (8005618 <pvPortMalloc+0x148>)
 8005538:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 800553a:	4b37      	ldr	r3, [pc, #220]	@ (8005618 <pvPortMalloc+0x148>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005540:	e004      	b.n	800554c <pvPortMalloc+0x7c>
				{
					pxPreviousBlock = pxBlock;
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005546:	697b      	ldr	r3, [r7, #20]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	687a      	ldr	r2, [r7, #4]
 8005552:	429a      	cmp	r2, r3
 8005554:	d903      	bls.n	800555e <pvPortMalloc+0x8e>
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d1f1      	bne.n	8005542 <pvPortMalloc+0x72>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800555e:	4b2b      	ldr	r3, [pc, #172]	@ (800560c <pvPortMalloc+0x13c>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	697a      	ldr	r2, [r7, #20]
 8005564:	429a      	cmp	r2, r3
 8005566:	d043      	beq.n	80055f0 <pvPortMalloc+0x120>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	2208      	movs	r2, #8
 800556e:	189b      	adds	r3, r3, r2
 8005570:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	693b      	ldr	r3, [r7, #16]
 8005578:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800557a:	697b      	ldr	r3, [r7, #20]
 800557c:	685a      	ldr	r2, [r3, #4]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	1ad2      	subs	r2, r2, r3
 8005582:	2308      	movs	r3, #8
 8005584:	005b      	lsls	r3, r3, #1
 8005586:	429a      	cmp	r2, r3
 8005588:	d917      	bls.n	80055ba <pvPortMalloc+0xea>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800558a:	697a      	ldr	r2, [r7, #20]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	18d3      	adds	r3, r2, r3
 8005590:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	2207      	movs	r2, #7
 8005596:	4013      	ands	r3, r2
 8005598:	d002      	beq.n	80055a0 <pvPortMalloc+0xd0>
 800559a:	b672      	cpsid	i
 800559c:	46c0      	nop			@ (mov r8, r8)
 800559e:	e7fd      	b.n	800559c <pvPortMalloc+0xcc>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	685a      	ldr	r2, [r3, #4]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	1ad2      	subs	r2, r2, r3
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	687a      	ldr	r2, [r7, #4]
 80055b0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	0018      	movs	r0, r3
 80055b6:	f000 f8dd 	bl	8005774 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80055ba:	4b16      	ldr	r3, [pc, #88]	@ (8005614 <pvPortMalloc+0x144>)
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	1ad2      	subs	r2, r2, r3
 80055c4:	4b13      	ldr	r3, [pc, #76]	@ (8005614 <pvPortMalloc+0x144>)
 80055c6:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80055c8:	4b12      	ldr	r3, [pc, #72]	@ (8005614 <pvPortMalloc+0x144>)
 80055ca:	681a      	ldr	r2, [r3, #0]
 80055cc:	4b13      	ldr	r3, [pc, #76]	@ (800561c <pvPortMalloc+0x14c>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d203      	bcs.n	80055dc <pvPortMalloc+0x10c>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80055d4:	4b0f      	ldr	r3, [pc, #60]	@ (8005614 <pvPortMalloc+0x144>)
 80055d6:	681a      	ldr	r2, [r3, #0]
 80055d8:	4b10      	ldr	r3, [pc, #64]	@ (800561c <pvPortMalloc+0x14c>)
 80055da:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	685a      	ldr	r2, [r3, #4]
 80055e0:	4b0b      	ldr	r3, [pc, #44]	@ (8005610 <pvPortMalloc+0x140>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	431a      	orrs	r2, r3
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80055ea:	697b      	ldr	r3, [r7, #20]
 80055ec:	2200      	movs	r2, #0
 80055ee:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80055f0:	f7ff f91a 	bl	8004828 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	2207      	movs	r2, #7
 80055f8:	4013      	ands	r3, r2
 80055fa:	d002      	beq.n	8005602 <pvPortMalloc+0x132>
 80055fc:	b672      	cpsid	i
 80055fe:	46c0      	nop			@ (mov r8, r8)
 8005600:	e7fd      	b.n	80055fe <pvPortMalloc+0x12e>
	return pvReturn;
 8005602:	68fb      	ldr	r3, [r7, #12]
}
 8005604:	0018      	movs	r0, r3
 8005606:	46bd      	mov	sp, r7
 8005608:	b006      	add	sp, #24
 800560a:	bd80      	pop	{r7, pc}
 800560c:	20000c90 	.word	0x20000c90
 8005610:	20000c9c 	.word	0x20000c9c
 8005614:	20000c94 	.word	0x20000c94
 8005618:	20000c88 	.word	0x20000c88
 800561c:	20000c98 	.word	0x20000c98

08005620 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b084      	sub	sp, #16
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d037      	beq.n	80056a2 <vPortFree+0x82>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005632:	2308      	movs	r3, #8
 8005634:	425b      	negs	r3, r3
 8005636:	68fa      	ldr	r2, [r7, #12]
 8005638:	18d3      	adds	r3, r2, r3
 800563a:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	685a      	ldr	r2, [r3, #4]
 8005644:	4b19      	ldr	r3, [pc, #100]	@ (80056ac <vPortFree+0x8c>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4013      	ands	r3, r2
 800564a:	d102      	bne.n	8005652 <vPortFree+0x32>
 800564c:	b672      	cpsid	i
 800564e:	46c0      	nop			@ (mov r8, r8)
 8005650:	e7fd      	b.n	800564e <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005652:	68bb      	ldr	r3, [r7, #8]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d002      	beq.n	8005660 <vPortFree+0x40>
 800565a:	b672      	cpsid	i
 800565c:	46c0      	nop			@ (mov r8, r8)
 800565e:	e7fd      	b.n	800565c <vPortFree+0x3c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	685a      	ldr	r2, [r3, #4]
 8005664:	4b11      	ldr	r3, [pc, #68]	@ (80056ac <vPortFree+0x8c>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4013      	ands	r3, r2
 800566a:	d01a      	beq.n	80056a2 <vPortFree+0x82>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800566c:	68bb      	ldr	r3, [r7, #8]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d116      	bne.n	80056a2 <vPortFree+0x82>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	685a      	ldr	r2, [r3, #4]
 8005678:	4b0c      	ldr	r3, [pc, #48]	@ (80056ac <vPortFree+0x8c>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	43db      	mvns	r3, r3
 800567e:	401a      	ands	r2, r3
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005684:	f7ff f8c4 	bl	8004810 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005688:	68bb      	ldr	r3, [r7, #8]
 800568a:	685a      	ldr	r2, [r3, #4]
 800568c:	4b08      	ldr	r3, [pc, #32]	@ (80056b0 <vPortFree+0x90>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	18d2      	adds	r2, r2, r3
 8005692:	4b07      	ldr	r3, [pc, #28]	@ (80056b0 <vPortFree+0x90>)
 8005694:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	0018      	movs	r0, r3
 800569a:	f000 f86b 	bl	8005774 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800569e:	f7ff f8c3 	bl	8004828 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80056a2:	46c0      	nop			@ (mov r8, r8)
 80056a4:	46bd      	mov	sp, r7
 80056a6:	b004      	add	sp, #16
 80056a8:	bd80      	pop	{r7, pc}
 80056aa:	46c0      	nop			@ (mov r8, r8)
 80056ac:	20000c9c 	.word	0x20000c9c
 80056b0:	20000c94 	.word	0x20000c94

080056b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b084      	sub	sp, #16
 80056b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80056ba:	2380      	movs	r3, #128	@ 0x80
 80056bc:	011b      	lsls	r3, r3, #4
 80056be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80056c0:	4b26      	ldr	r3, [pc, #152]	@ (800575c <prvHeapInit+0xa8>)
 80056c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	2207      	movs	r2, #7
 80056c8:	4013      	ands	r3, r2
 80056ca:	d00c      	beq.n	80056e6 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	3307      	adds	r3, #7
 80056d0:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2207      	movs	r2, #7
 80056d6:	4393      	bics	r3, r2
 80056d8:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80056da:	68ba      	ldr	r2, [r7, #8]
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	1ad2      	subs	r2, r2, r3
 80056e0:	4b1e      	ldr	r3, [pc, #120]	@ (800575c <prvHeapInit+0xa8>)
 80056e2:	18d3      	adds	r3, r2, r3
 80056e4:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80056ea:	4b1d      	ldr	r3, [pc, #116]	@ (8005760 <prvHeapInit+0xac>)
 80056ec:	687a      	ldr	r2, [r7, #4]
 80056ee:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80056f0:	4b1b      	ldr	r3, [pc, #108]	@ (8005760 <prvHeapInit+0xac>)
 80056f2:	2200      	movs	r2, #0
 80056f4:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	68ba      	ldr	r2, [r7, #8]
 80056fa:	18d3      	adds	r3, r2, r3
 80056fc:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80056fe:	2208      	movs	r2, #8
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	1a9b      	subs	r3, r3, r2
 8005704:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	2207      	movs	r2, #7
 800570a:	4393      	bics	r3, r2
 800570c:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800570e:	68fa      	ldr	r2, [r7, #12]
 8005710:	4b14      	ldr	r3, [pc, #80]	@ (8005764 <prvHeapInit+0xb0>)
 8005712:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 8005714:	4b13      	ldr	r3, [pc, #76]	@ (8005764 <prvHeapInit+0xb0>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	2200      	movs	r2, #0
 800571a:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800571c:	4b11      	ldr	r3, [pc, #68]	@ (8005764 <prvHeapInit+0xb0>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	2200      	movs	r2, #0
 8005722:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	68fa      	ldr	r2, [r7, #12]
 800572c:	1ad2      	subs	r2, r2, r3
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005732:	4b0c      	ldr	r3, [pc, #48]	@ (8005764 <prvHeapInit+0xb0>)
 8005734:	681a      	ldr	r2, [r3, #0]
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	685a      	ldr	r2, [r3, #4]
 800573e:	4b0a      	ldr	r3, [pc, #40]	@ (8005768 <prvHeapInit+0xb4>)
 8005740:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	685a      	ldr	r2, [r3, #4]
 8005746:	4b09      	ldr	r3, [pc, #36]	@ (800576c <prvHeapInit+0xb8>)
 8005748:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800574a:	4b09      	ldr	r3, [pc, #36]	@ (8005770 <prvHeapInit+0xbc>)
 800574c:	2280      	movs	r2, #128	@ 0x80
 800574e:	0612      	lsls	r2, r2, #24
 8005750:	601a      	str	r2, [r3, #0]
}
 8005752:	46c0      	nop			@ (mov r8, r8)
 8005754:	46bd      	mov	sp, r7
 8005756:	b004      	add	sp, #16
 8005758:	bd80      	pop	{r7, pc}
 800575a:	46c0      	nop			@ (mov r8, r8)
 800575c:	20000488 	.word	0x20000488
 8005760:	20000c88 	.word	0x20000c88
 8005764:	20000c90 	.word	0x20000c90
 8005768:	20000c98 	.word	0x20000c98
 800576c:	20000c94 	.word	0x20000c94
 8005770:	20000c9c 	.word	0x20000c9c

08005774 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b084      	sub	sp, #16
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800577c:	4b27      	ldr	r3, [pc, #156]	@ (800581c <prvInsertBlockIntoFreeList+0xa8>)
 800577e:	60fb      	str	r3, [r7, #12]
 8005780:	e002      	b.n	8005788 <prvInsertBlockIntoFreeList+0x14>
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	60fb      	str	r3, [r7, #12]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	687a      	ldr	r2, [r7, #4]
 800578e:	429a      	cmp	r2, r3
 8005790:	d8f7      	bhi.n	8005782 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	68ba      	ldr	r2, [r7, #8]
 800579c:	18d3      	adds	r3, r2, r3
 800579e:	687a      	ldr	r2, [r7, #4]
 80057a0:	429a      	cmp	r2, r3
 80057a2:	d108      	bne.n	80057b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	685a      	ldr	r2, [r3, #4]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	18d2      	adds	r2, r2, r3
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	68ba      	ldr	r2, [r7, #8]
 80057c0:	18d2      	adds	r2, r2, r3
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	429a      	cmp	r2, r3
 80057c8:	d118      	bne.n	80057fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681a      	ldr	r2, [r3, #0]
 80057ce:	4b14      	ldr	r3, [pc, #80]	@ (8005820 <prvInsertBlockIntoFreeList+0xac>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	429a      	cmp	r2, r3
 80057d4:	d00d      	beq.n	80057f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	685a      	ldr	r2, [r3, #4]
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	685b      	ldr	r3, [r3, #4]
 80057e0:	18d2      	adds	r2, r2, r3
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	681a      	ldr	r2, [r3, #0]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	601a      	str	r2, [r3, #0]
 80057f0:	e008      	b.n	8005804 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80057f2:	4b0b      	ldr	r3, [pc, #44]	@ (8005820 <prvInsertBlockIntoFreeList+0xac>)
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	601a      	str	r2, [r3, #0]
 80057fa:	e003      	b.n	8005804 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005804:	68fa      	ldr	r2, [r7, #12]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	429a      	cmp	r2, r3
 800580a:	d002      	beq.n	8005812 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	687a      	ldr	r2, [r7, #4]
 8005810:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005812:	46c0      	nop			@ (mov r8, r8)
 8005814:	46bd      	mov	sp, r7
 8005816:	b004      	add	sp, #16
 8005818:	bd80      	pop	{r7, pc}
 800581a:	46c0      	nop			@ (mov r8, r8)
 800581c:	20000c88 	.word	0x20000c88
 8005820:	20000c90 	.word	0x20000c90

08005824 <sniprintf>:
 8005824:	b40c      	push	{r2, r3}
 8005826:	b530      	push	{r4, r5, lr}
 8005828:	4b17      	ldr	r3, [pc, #92]	@ (8005888 <sniprintf+0x64>)
 800582a:	000c      	movs	r4, r1
 800582c:	681d      	ldr	r5, [r3, #0]
 800582e:	b09d      	sub	sp, #116	@ 0x74
 8005830:	2900      	cmp	r1, #0
 8005832:	da08      	bge.n	8005846 <sniprintf+0x22>
 8005834:	238b      	movs	r3, #139	@ 0x8b
 8005836:	2001      	movs	r0, #1
 8005838:	602b      	str	r3, [r5, #0]
 800583a:	4240      	negs	r0, r0
 800583c:	b01d      	add	sp, #116	@ 0x74
 800583e:	bc30      	pop	{r4, r5}
 8005840:	bc08      	pop	{r3}
 8005842:	b002      	add	sp, #8
 8005844:	4718      	bx	r3
 8005846:	2382      	movs	r3, #130	@ 0x82
 8005848:	466a      	mov	r2, sp
 800584a:	009b      	lsls	r3, r3, #2
 800584c:	8293      	strh	r3, [r2, #20]
 800584e:	2300      	movs	r3, #0
 8005850:	9002      	str	r0, [sp, #8]
 8005852:	9006      	str	r0, [sp, #24]
 8005854:	4299      	cmp	r1, r3
 8005856:	d000      	beq.n	800585a <sniprintf+0x36>
 8005858:	1e4b      	subs	r3, r1, #1
 800585a:	9304      	str	r3, [sp, #16]
 800585c:	9307      	str	r3, [sp, #28]
 800585e:	2301      	movs	r3, #1
 8005860:	466a      	mov	r2, sp
 8005862:	425b      	negs	r3, r3
 8005864:	82d3      	strh	r3, [r2, #22]
 8005866:	0028      	movs	r0, r5
 8005868:	ab21      	add	r3, sp, #132	@ 0x84
 800586a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800586c:	a902      	add	r1, sp, #8
 800586e:	9301      	str	r3, [sp, #4]
 8005870:	f000 fa30 	bl	8005cd4 <_svfiprintf_r>
 8005874:	1c43      	adds	r3, r0, #1
 8005876:	da01      	bge.n	800587c <sniprintf+0x58>
 8005878:	238b      	movs	r3, #139	@ 0x8b
 800587a:	602b      	str	r3, [r5, #0]
 800587c:	2c00      	cmp	r4, #0
 800587e:	d0dd      	beq.n	800583c <sniprintf+0x18>
 8005880:	2200      	movs	r2, #0
 8005882:	9b02      	ldr	r3, [sp, #8]
 8005884:	701a      	strb	r2, [r3, #0]
 8005886:	e7d9      	b.n	800583c <sniprintf+0x18>
 8005888:	20000020 	.word	0x20000020

0800588c <siscanf>:
 800588c:	b40e      	push	{r1, r2, r3}
 800588e:	b530      	push	{r4, r5, lr}
 8005890:	2381      	movs	r3, #129	@ 0x81
 8005892:	b09c      	sub	sp, #112	@ 0x70
 8005894:	466a      	mov	r2, sp
 8005896:	ac1f      	add	r4, sp, #124	@ 0x7c
 8005898:	009b      	lsls	r3, r3, #2
 800589a:	cc20      	ldmia	r4!, {r5}
 800589c:	8293      	strh	r3, [r2, #20]
 800589e:	9002      	str	r0, [sp, #8]
 80058a0:	9006      	str	r0, [sp, #24]
 80058a2:	f7fa fc31 	bl	8000108 <strlen>
 80058a6:	4b0b      	ldr	r3, [pc, #44]	@ (80058d4 <siscanf+0x48>)
 80058a8:	466a      	mov	r2, sp
 80058aa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80058ac:	2300      	movs	r3, #0
 80058ae:	9003      	str	r0, [sp, #12]
 80058b0:	9007      	str	r0, [sp, #28]
 80058b2:	4809      	ldr	r0, [pc, #36]	@ (80058d8 <siscanf+0x4c>)
 80058b4:	930f      	str	r3, [sp, #60]	@ 0x3c
 80058b6:	9314      	str	r3, [sp, #80]	@ 0x50
 80058b8:	3b01      	subs	r3, #1
 80058ba:	82d3      	strh	r3, [r2, #22]
 80058bc:	a902      	add	r1, sp, #8
 80058be:	0023      	movs	r3, r4
 80058c0:	002a      	movs	r2, r5
 80058c2:	6800      	ldr	r0, [r0, #0]
 80058c4:	9401      	str	r4, [sp, #4]
 80058c6:	f000 fb5f 	bl	8005f88 <__ssvfiscanf_r>
 80058ca:	b01c      	add	sp, #112	@ 0x70
 80058cc:	bc30      	pop	{r4, r5}
 80058ce:	bc08      	pop	{r3}
 80058d0:	b003      	add	sp, #12
 80058d2:	4718      	bx	r3
 80058d4:	080058dd 	.word	0x080058dd
 80058d8:	20000020 	.word	0x20000020

080058dc <__seofread>:
 80058dc:	2000      	movs	r0, #0
 80058de:	4770      	bx	lr

080058e0 <memset>:
 80058e0:	0003      	movs	r3, r0
 80058e2:	1882      	adds	r2, r0, r2
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d100      	bne.n	80058ea <memset+0xa>
 80058e8:	4770      	bx	lr
 80058ea:	7019      	strb	r1, [r3, #0]
 80058ec:	3301      	adds	r3, #1
 80058ee:	e7f9      	b.n	80058e4 <memset+0x4>

080058f0 <_reclaim_reent>:
 80058f0:	4b2e      	ldr	r3, [pc, #184]	@ (80059ac <_reclaim_reent+0xbc>)
 80058f2:	b570      	push	{r4, r5, r6, lr}
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	0004      	movs	r4, r0
 80058f8:	4283      	cmp	r3, r0
 80058fa:	d04f      	beq.n	800599c <_reclaim_reent+0xac>
 80058fc:	69c3      	ldr	r3, [r0, #28]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d017      	beq.n	8005932 <_reclaim_reent+0x42>
 8005902:	68db      	ldr	r3, [r3, #12]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d00d      	beq.n	8005924 <_reclaim_reent+0x34>
 8005908:	2500      	movs	r5, #0
 800590a:	69e3      	ldr	r3, [r4, #28]
 800590c:	68db      	ldr	r3, [r3, #12]
 800590e:	5959      	ldr	r1, [r3, r5]
 8005910:	2900      	cmp	r1, #0
 8005912:	d144      	bne.n	800599e <_reclaim_reent+0xae>
 8005914:	3504      	adds	r5, #4
 8005916:	2d80      	cmp	r5, #128	@ 0x80
 8005918:	d1f7      	bne.n	800590a <_reclaim_reent+0x1a>
 800591a:	69e3      	ldr	r3, [r4, #28]
 800591c:	0020      	movs	r0, r4
 800591e:	68d9      	ldr	r1, [r3, #12]
 8005920:	f000 f87c 	bl	8005a1c <_free_r>
 8005924:	69e3      	ldr	r3, [r4, #28]
 8005926:	6819      	ldr	r1, [r3, #0]
 8005928:	2900      	cmp	r1, #0
 800592a:	d002      	beq.n	8005932 <_reclaim_reent+0x42>
 800592c:	0020      	movs	r0, r4
 800592e:	f000 f875 	bl	8005a1c <_free_r>
 8005932:	6961      	ldr	r1, [r4, #20]
 8005934:	2900      	cmp	r1, #0
 8005936:	d002      	beq.n	800593e <_reclaim_reent+0x4e>
 8005938:	0020      	movs	r0, r4
 800593a:	f000 f86f 	bl	8005a1c <_free_r>
 800593e:	69e1      	ldr	r1, [r4, #28]
 8005940:	2900      	cmp	r1, #0
 8005942:	d002      	beq.n	800594a <_reclaim_reent+0x5a>
 8005944:	0020      	movs	r0, r4
 8005946:	f000 f869 	bl	8005a1c <_free_r>
 800594a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800594c:	2900      	cmp	r1, #0
 800594e:	d002      	beq.n	8005956 <_reclaim_reent+0x66>
 8005950:	0020      	movs	r0, r4
 8005952:	f000 f863 	bl	8005a1c <_free_r>
 8005956:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005958:	2900      	cmp	r1, #0
 800595a:	d002      	beq.n	8005962 <_reclaim_reent+0x72>
 800595c:	0020      	movs	r0, r4
 800595e:	f000 f85d 	bl	8005a1c <_free_r>
 8005962:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8005964:	2900      	cmp	r1, #0
 8005966:	d002      	beq.n	800596e <_reclaim_reent+0x7e>
 8005968:	0020      	movs	r0, r4
 800596a:	f000 f857 	bl	8005a1c <_free_r>
 800596e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8005970:	2900      	cmp	r1, #0
 8005972:	d002      	beq.n	800597a <_reclaim_reent+0x8a>
 8005974:	0020      	movs	r0, r4
 8005976:	f000 f851 	bl	8005a1c <_free_r>
 800597a:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800597c:	2900      	cmp	r1, #0
 800597e:	d002      	beq.n	8005986 <_reclaim_reent+0x96>
 8005980:	0020      	movs	r0, r4
 8005982:	f000 f84b 	bl	8005a1c <_free_r>
 8005986:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8005988:	2900      	cmp	r1, #0
 800598a:	d002      	beq.n	8005992 <_reclaim_reent+0xa2>
 800598c:	0020      	movs	r0, r4
 800598e:	f000 f845 	bl	8005a1c <_free_r>
 8005992:	6a23      	ldr	r3, [r4, #32]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d001      	beq.n	800599c <_reclaim_reent+0xac>
 8005998:	0020      	movs	r0, r4
 800599a:	4798      	blx	r3
 800599c:	bd70      	pop	{r4, r5, r6, pc}
 800599e:	680e      	ldr	r6, [r1, #0]
 80059a0:	0020      	movs	r0, r4
 80059a2:	f000 f83b 	bl	8005a1c <_free_r>
 80059a6:	0031      	movs	r1, r6
 80059a8:	e7b2      	b.n	8005910 <_reclaim_reent+0x20>
 80059aa:	46c0      	nop			@ (mov r8, r8)
 80059ac:	20000020 	.word	0x20000020

080059b0 <__errno>:
 80059b0:	4b01      	ldr	r3, [pc, #4]	@ (80059b8 <__errno+0x8>)
 80059b2:	6818      	ldr	r0, [r3, #0]
 80059b4:	4770      	bx	lr
 80059b6:	46c0      	nop			@ (mov r8, r8)
 80059b8:	20000020 	.word	0x20000020

080059bc <__libc_init_array>:
 80059bc:	b570      	push	{r4, r5, r6, lr}
 80059be:	2600      	movs	r6, #0
 80059c0:	4c0c      	ldr	r4, [pc, #48]	@ (80059f4 <__libc_init_array+0x38>)
 80059c2:	4d0d      	ldr	r5, [pc, #52]	@ (80059f8 <__libc_init_array+0x3c>)
 80059c4:	1b64      	subs	r4, r4, r5
 80059c6:	10a4      	asrs	r4, r4, #2
 80059c8:	42a6      	cmp	r6, r4
 80059ca:	d109      	bne.n	80059e0 <__libc_init_array+0x24>
 80059cc:	2600      	movs	r6, #0
 80059ce:	f001 f90f 	bl	8006bf0 <_init>
 80059d2:	4c0a      	ldr	r4, [pc, #40]	@ (80059fc <__libc_init_array+0x40>)
 80059d4:	4d0a      	ldr	r5, [pc, #40]	@ (8005a00 <__libc_init_array+0x44>)
 80059d6:	1b64      	subs	r4, r4, r5
 80059d8:	10a4      	asrs	r4, r4, #2
 80059da:	42a6      	cmp	r6, r4
 80059dc:	d105      	bne.n	80059ea <__libc_init_array+0x2e>
 80059de:	bd70      	pop	{r4, r5, r6, pc}
 80059e0:	00b3      	lsls	r3, r6, #2
 80059e2:	58eb      	ldr	r3, [r5, r3]
 80059e4:	4798      	blx	r3
 80059e6:	3601      	adds	r6, #1
 80059e8:	e7ee      	b.n	80059c8 <__libc_init_array+0xc>
 80059ea:	00b3      	lsls	r3, r6, #2
 80059ec:	58eb      	ldr	r3, [r5, r3]
 80059ee:	4798      	blx	r3
 80059f0:	3601      	adds	r6, #1
 80059f2:	e7f2      	b.n	80059da <__libc_init_array+0x1e>
 80059f4:	08006e4c 	.word	0x08006e4c
 80059f8:	08006e4c 	.word	0x08006e4c
 80059fc:	08006e50 	.word	0x08006e50
 8005a00:	08006e4c 	.word	0x08006e4c

08005a04 <__retarget_lock_acquire_recursive>:
 8005a04:	4770      	bx	lr

08005a06 <__retarget_lock_release_recursive>:
 8005a06:	4770      	bx	lr

08005a08 <memcpy>:
 8005a08:	2300      	movs	r3, #0
 8005a0a:	b510      	push	{r4, lr}
 8005a0c:	429a      	cmp	r2, r3
 8005a0e:	d100      	bne.n	8005a12 <memcpy+0xa>
 8005a10:	bd10      	pop	{r4, pc}
 8005a12:	5ccc      	ldrb	r4, [r1, r3]
 8005a14:	54c4      	strb	r4, [r0, r3]
 8005a16:	3301      	adds	r3, #1
 8005a18:	e7f8      	b.n	8005a0c <memcpy+0x4>
	...

08005a1c <_free_r>:
 8005a1c:	b570      	push	{r4, r5, r6, lr}
 8005a1e:	0005      	movs	r5, r0
 8005a20:	1e0c      	subs	r4, r1, #0
 8005a22:	d010      	beq.n	8005a46 <_free_r+0x2a>
 8005a24:	3c04      	subs	r4, #4
 8005a26:	6823      	ldr	r3, [r4, #0]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	da00      	bge.n	8005a2e <_free_r+0x12>
 8005a2c:	18e4      	adds	r4, r4, r3
 8005a2e:	0028      	movs	r0, r5
 8005a30:	f000 f8e0 	bl	8005bf4 <__malloc_lock>
 8005a34:	4a1d      	ldr	r2, [pc, #116]	@ (8005aac <_free_r+0x90>)
 8005a36:	6813      	ldr	r3, [r2, #0]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d105      	bne.n	8005a48 <_free_r+0x2c>
 8005a3c:	6063      	str	r3, [r4, #4]
 8005a3e:	6014      	str	r4, [r2, #0]
 8005a40:	0028      	movs	r0, r5
 8005a42:	f000 f8df 	bl	8005c04 <__malloc_unlock>
 8005a46:	bd70      	pop	{r4, r5, r6, pc}
 8005a48:	42a3      	cmp	r3, r4
 8005a4a:	d908      	bls.n	8005a5e <_free_r+0x42>
 8005a4c:	6820      	ldr	r0, [r4, #0]
 8005a4e:	1821      	adds	r1, r4, r0
 8005a50:	428b      	cmp	r3, r1
 8005a52:	d1f3      	bne.n	8005a3c <_free_r+0x20>
 8005a54:	6819      	ldr	r1, [r3, #0]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	1809      	adds	r1, r1, r0
 8005a5a:	6021      	str	r1, [r4, #0]
 8005a5c:	e7ee      	b.n	8005a3c <_free_r+0x20>
 8005a5e:	001a      	movs	r2, r3
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d001      	beq.n	8005a6a <_free_r+0x4e>
 8005a66:	42a3      	cmp	r3, r4
 8005a68:	d9f9      	bls.n	8005a5e <_free_r+0x42>
 8005a6a:	6811      	ldr	r1, [r2, #0]
 8005a6c:	1850      	adds	r0, r2, r1
 8005a6e:	42a0      	cmp	r0, r4
 8005a70:	d10b      	bne.n	8005a8a <_free_r+0x6e>
 8005a72:	6820      	ldr	r0, [r4, #0]
 8005a74:	1809      	adds	r1, r1, r0
 8005a76:	1850      	adds	r0, r2, r1
 8005a78:	6011      	str	r1, [r2, #0]
 8005a7a:	4283      	cmp	r3, r0
 8005a7c:	d1e0      	bne.n	8005a40 <_free_r+0x24>
 8005a7e:	6818      	ldr	r0, [r3, #0]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	1841      	adds	r1, r0, r1
 8005a84:	6011      	str	r1, [r2, #0]
 8005a86:	6053      	str	r3, [r2, #4]
 8005a88:	e7da      	b.n	8005a40 <_free_r+0x24>
 8005a8a:	42a0      	cmp	r0, r4
 8005a8c:	d902      	bls.n	8005a94 <_free_r+0x78>
 8005a8e:	230c      	movs	r3, #12
 8005a90:	602b      	str	r3, [r5, #0]
 8005a92:	e7d5      	b.n	8005a40 <_free_r+0x24>
 8005a94:	6820      	ldr	r0, [r4, #0]
 8005a96:	1821      	adds	r1, r4, r0
 8005a98:	428b      	cmp	r3, r1
 8005a9a:	d103      	bne.n	8005aa4 <_free_r+0x88>
 8005a9c:	6819      	ldr	r1, [r3, #0]
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	1809      	adds	r1, r1, r0
 8005aa2:	6021      	str	r1, [r4, #0]
 8005aa4:	6063      	str	r3, [r4, #4]
 8005aa6:	6054      	str	r4, [r2, #4]
 8005aa8:	e7ca      	b.n	8005a40 <_free_r+0x24>
 8005aaa:	46c0      	nop			@ (mov r8, r8)
 8005aac:	20000de4 	.word	0x20000de4

08005ab0 <sbrk_aligned>:
 8005ab0:	b570      	push	{r4, r5, r6, lr}
 8005ab2:	4e0f      	ldr	r6, [pc, #60]	@ (8005af0 <sbrk_aligned+0x40>)
 8005ab4:	000d      	movs	r5, r1
 8005ab6:	6831      	ldr	r1, [r6, #0]
 8005ab8:	0004      	movs	r4, r0
 8005aba:	2900      	cmp	r1, #0
 8005abc:	d102      	bne.n	8005ac4 <sbrk_aligned+0x14>
 8005abe:	f000 ff2f 	bl	8006920 <_sbrk_r>
 8005ac2:	6030      	str	r0, [r6, #0]
 8005ac4:	0029      	movs	r1, r5
 8005ac6:	0020      	movs	r0, r4
 8005ac8:	f000 ff2a 	bl	8006920 <_sbrk_r>
 8005acc:	1c43      	adds	r3, r0, #1
 8005ace:	d103      	bne.n	8005ad8 <sbrk_aligned+0x28>
 8005ad0:	2501      	movs	r5, #1
 8005ad2:	426d      	negs	r5, r5
 8005ad4:	0028      	movs	r0, r5
 8005ad6:	bd70      	pop	{r4, r5, r6, pc}
 8005ad8:	2303      	movs	r3, #3
 8005ada:	1cc5      	adds	r5, r0, #3
 8005adc:	439d      	bics	r5, r3
 8005ade:	42a8      	cmp	r0, r5
 8005ae0:	d0f8      	beq.n	8005ad4 <sbrk_aligned+0x24>
 8005ae2:	1a29      	subs	r1, r5, r0
 8005ae4:	0020      	movs	r0, r4
 8005ae6:	f000 ff1b 	bl	8006920 <_sbrk_r>
 8005aea:	3001      	adds	r0, #1
 8005aec:	d1f2      	bne.n	8005ad4 <sbrk_aligned+0x24>
 8005aee:	e7ef      	b.n	8005ad0 <sbrk_aligned+0x20>
 8005af0:	20000de0 	.word	0x20000de0

08005af4 <_malloc_r>:
 8005af4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005af6:	2203      	movs	r2, #3
 8005af8:	1ccb      	adds	r3, r1, #3
 8005afa:	4393      	bics	r3, r2
 8005afc:	3308      	adds	r3, #8
 8005afe:	0005      	movs	r5, r0
 8005b00:	001f      	movs	r7, r3
 8005b02:	2b0c      	cmp	r3, #12
 8005b04:	d234      	bcs.n	8005b70 <_malloc_r+0x7c>
 8005b06:	270c      	movs	r7, #12
 8005b08:	42b9      	cmp	r1, r7
 8005b0a:	d833      	bhi.n	8005b74 <_malloc_r+0x80>
 8005b0c:	0028      	movs	r0, r5
 8005b0e:	f000 f871 	bl	8005bf4 <__malloc_lock>
 8005b12:	4e37      	ldr	r6, [pc, #220]	@ (8005bf0 <_malloc_r+0xfc>)
 8005b14:	6833      	ldr	r3, [r6, #0]
 8005b16:	001c      	movs	r4, r3
 8005b18:	2c00      	cmp	r4, #0
 8005b1a:	d12f      	bne.n	8005b7c <_malloc_r+0x88>
 8005b1c:	0039      	movs	r1, r7
 8005b1e:	0028      	movs	r0, r5
 8005b20:	f7ff ffc6 	bl	8005ab0 <sbrk_aligned>
 8005b24:	0004      	movs	r4, r0
 8005b26:	1c43      	adds	r3, r0, #1
 8005b28:	d15f      	bne.n	8005bea <_malloc_r+0xf6>
 8005b2a:	6834      	ldr	r4, [r6, #0]
 8005b2c:	9400      	str	r4, [sp, #0]
 8005b2e:	9b00      	ldr	r3, [sp, #0]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d14a      	bne.n	8005bca <_malloc_r+0xd6>
 8005b34:	2c00      	cmp	r4, #0
 8005b36:	d052      	beq.n	8005bde <_malloc_r+0xea>
 8005b38:	6823      	ldr	r3, [r4, #0]
 8005b3a:	0028      	movs	r0, r5
 8005b3c:	18e3      	adds	r3, r4, r3
 8005b3e:	9900      	ldr	r1, [sp, #0]
 8005b40:	9301      	str	r3, [sp, #4]
 8005b42:	f000 feed 	bl	8006920 <_sbrk_r>
 8005b46:	9b01      	ldr	r3, [sp, #4]
 8005b48:	4283      	cmp	r3, r0
 8005b4a:	d148      	bne.n	8005bde <_malloc_r+0xea>
 8005b4c:	6823      	ldr	r3, [r4, #0]
 8005b4e:	0028      	movs	r0, r5
 8005b50:	1aff      	subs	r7, r7, r3
 8005b52:	0039      	movs	r1, r7
 8005b54:	f7ff ffac 	bl	8005ab0 <sbrk_aligned>
 8005b58:	3001      	adds	r0, #1
 8005b5a:	d040      	beq.n	8005bde <_malloc_r+0xea>
 8005b5c:	6823      	ldr	r3, [r4, #0]
 8005b5e:	19db      	adds	r3, r3, r7
 8005b60:	6023      	str	r3, [r4, #0]
 8005b62:	6833      	ldr	r3, [r6, #0]
 8005b64:	685a      	ldr	r2, [r3, #4]
 8005b66:	2a00      	cmp	r2, #0
 8005b68:	d133      	bne.n	8005bd2 <_malloc_r+0xde>
 8005b6a:	9b00      	ldr	r3, [sp, #0]
 8005b6c:	6033      	str	r3, [r6, #0]
 8005b6e:	e019      	b.n	8005ba4 <_malloc_r+0xb0>
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	dac9      	bge.n	8005b08 <_malloc_r+0x14>
 8005b74:	230c      	movs	r3, #12
 8005b76:	602b      	str	r3, [r5, #0]
 8005b78:	2000      	movs	r0, #0
 8005b7a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005b7c:	6821      	ldr	r1, [r4, #0]
 8005b7e:	1bc9      	subs	r1, r1, r7
 8005b80:	d420      	bmi.n	8005bc4 <_malloc_r+0xd0>
 8005b82:	290b      	cmp	r1, #11
 8005b84:	d90a      	bls.n	8005b9c <_malloc_r+0xa8>
 8005b86:	19e2      	adds	r2, r4, r7
 8005b88:	6027      	str	r7, [r4, #0]
 8005b8a:	42a3      	cmp	r3, r4
 8005b8c:	d104      	bne.n	8005b98 <_malloc_r+0xa4>
 8005b8e:	6032      	str	r2, [r6, #0]
 8005b90:	6863      	ldr	r3, [r4, #4]
 8005b92:	6011      	str	r1, [r2, #0]
 8005b94:	6053      	str	r3, [r2, #4]
 8005b96:	e005      	b.n	8005ba4 <_malloc_r+0xb0>
 8005b98:	605a      	str	r2, [r3, #4]
 8005b9a:	e7f9      	b.n	8005b90 <_malloc_r+0x9c>
 8005b9c:	6862      	ldr	r2, [r4, #4]
 8005b9e:	42a3      	cmp	r3, r4
 8005ba0:	d10e      	bne.n	8005bc0 <_malloc_r+0xcc>
 8005ba2:	6032      	str	r2, [r6, #0]
 8005ba4:	0028      	movs	r0, r5
 8005ba6:	f000 f82d 	bl	8005c04 <__malloc_unlock>
 8005baa:	0020      	movs	r0, r4
 8005bac:	2207      	movs	r2, #7
 8005bae:	300b      	adds	r0, #11
 8005bb0:	1d23      	adds	r3, r4, #4
 8005bb2:	4390      	bics	r0, r2
 8005bb4:	1ac2      	subs	r2, r0, r3
 8005bb6:	4298      	cmp	r0, r3
 8005bb8:	d0df      	beq.n	8005b7a <_malloc_r+0x86>
 8005bba:	1a1b      	subs	r3, r3, r0
 8005bbc:	50a3      	str	r3, [r4, r2]
 8005bbe:	e7dc      	b.n	8005b7a <_malloc_r+0x86>
 8005bc0:	605a      	str	r2, [r3, #4]
 8005bc2:	e7ef      	b.n	8005ba4 <_malloc_r+0xb0>
 8005bc4:	0023      	movs	r3, r4
 8005bc6:	6864      	ldr	r4, [r4, #4]
 8005bc8:	e7a6      	b.n	8005b18 <_malloc_r+0x24>
 8005bca:	9c00      	ldr	r4, [sp, #0]
 8005bcc:	6863      	ldr	r3, [r4, #4]
 8005bce:	9300      	str	r3, [sp, #0]
 8005bd0:	e7ad      	b.n	8005b2e <_malloc_r+0x3a>
 8005bd2:	001a      	movs	r2, r3
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	42a3      	cmp	r3, r4
 8005bd8:	d1fb      	bne.n	8005bd2 <_malloc_r+0xde>
 8005bda:	2300      	movs	r3, #0
 8005bdc:	e7da      	b.n	8005b94 <_malloc_r+0xa0>
 8005bde:	230c      	movs	r3, #12
 8005be0:	0028      	movs	r0, r5
 8005be2:	602b      	str	r3, [r5, #0]
 8005be4:	f000 f80e 	bl	8005c04 <__malloc_unlock>
 8005be8:	e7c6      	b.n	8005b78 <_malloc_r+0x84>
 8005bea:	6007      	str	r7, [r0, #0]
 8005bec:	e7da      	b.n	8005ba4 <_malloc_r+0xb0>
 8005bee:	46c0      	nop			@ (mov r8, r8)
 8005bf0:	20000de4 	.word	0x20000de4

08005bf4 <__malloc_lock>:
 8005bf4:	b510      	push	{r4, lr}
 8005bf6:	4802      	ldr	r0, [pc, #8]	@ (8005c00 <__malloc_lock+0xc>)
 8005bf8:	f7ff ff04 	bl	8005a04 <__retarget_lock_acquire_recursive>
 8005bfc:	bd10      	pop	{r4, pc}
 8005bfe:	46c0      	nop			@ (mov r8, r8)
 8005c00:	20000ddc 	.word	0x20000ddc

08005c04 <__malloc_unlock>:
 8005c04:	b510      	push	{r4, lr}
 8005c06:	4802      	ldr	r0, [pc, #8]	@ (8005c10 <__malloc_unlock+0xc>)
 8005c08:	f7ff fefd 	bl	8005a06 <__retarget_lock_release_recursive>
 8005c0c:	bd10      	pop	{r4, pc}
 8005c0e:	46c0      	nop			@ (mov r8, r8)
 8005c10:	20000ddc 	.word	0x20000ddc

08005c14 <__ssputs_r>:
 8005c14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c16:	688e      	ldr	r6, [r1, #8]
 8005c18:	b085      	sub	sp, #20
 8005c1a:	001f      	movs	r7, r3
 8005c1c:	000c      	movs	r4, r1
 8005c1e:	680b      	ldr	r3, [r1, #0]
 8005c20:	9002      	str	r0, [sp, #8]
 8005c22:	9203      	str	r2, [sp, #12]
 8005c24:	42be      	cmp	r6, r7
 8005c26:	d830      	bhi.n	8005c8a <__ssputs_r+0x76>
 8005c28:	210c      	movs	r1, #12
 8005c2a:	5e62      	ldrsh	r2, [r4, r1]
 8005c2c:	2190      	movs	r1, #144	@ 0x90
 8005c2e:	00c9      	lsls	r1, r1, #3
 8005c30:	420a      	tst	r2, r1
 8005c32:	d028      	beq.n	8005c86 <__ssputs_r+0x72>
 8005c34:	2003      	movs	r0, #3
 8005c36:	6921      	ldr	r1, [r4, #16]
 8005c38:	1a5b      	subs	r3, r3, r1
 8005c3a:	9301      	str	r3, [sp, #4]
 8005c3c:	6963      	ldr	r3, [r4, #20]
 8005c3e:	4343      	muls	r3, r0
 8005c40:	9801      	ldr	r0, [sp, #4]
 8005c42:	0fdd      	lsrs	r5, r3, #31
 8005c44:	18ed      	adds	r5, r5, r3
 8005c46:	1c7b      	adds	r3, r7, #1
 8005c48:	181b      	adds	r3, r3, r0
 8005c4a:	106d      	asrs	r5, r5, #1
 8005c4c:	42ab      	cmp	r3, r5
 8005c4e:	d900      	bls.n	8005c52 <__ssputs_r+0x3e>
 8005c50:	001d      	movs	r5, r3
 8005c52:	0552      	lsls	r2, r2, #21
 8005c54:	d528      	bpl.n	8005ca8 <__ssputs_r+0x94>
 8005c56:	0029      	movs	r1, r5
 8005c58:	9802      	ldr	r0, [sp, #8]
 8005c5a:	f7ff ff4b 	bl	8005af4 <_malloc_r>
 8005c5e:	1e06      	subs	r6, r0, #0
 8005c60:	d02c      	beq.n	8005cbc <__ssputs_r+0xa8>
 8005c62:	9a01      	ldr	r2, [sp, #4]
 8005c64:	6921      	ldr	r1, [r4, #16]
 8005c66:	f7ff fecf 	bl	8005a08 <memcpy>
 8005c6a:	89a2      	ldrh	r2, [r4, #12]
 8005c6c:	4b18      	ldr	r3, [pc, #96]	@ (8005cd0 <__ssputs_r+0xbc>)
 8005c6e:	401a      	ands	r2, r3
 8005c70:	2380      	movs	r3, #128	@ 0x80
 8005c72:	4313      	orrs	r3, r2
 8005c74:	81a3      	strh	r3, [r4, #12]
 8005c76:	9b01      	ldr	r3, [sp, #4]
 8005c78:	6126      	str	r6, [r4, #16]
 8005c7a:	18f6      	adds	r6, r6, r3
 8005c7c:	6026      	str	r6, [r4, #0]
 8005c7e:	003e      	movs	r6, r7
 8005c80:	6165      	str	r5, [r4, #20]
 8005c82:	1aed      	subs	r5, r5, r3
 8005c84:	60a5      	str	r5, [r4, #8]
 8005c86:	42be      	cmp	r6, r7
 8005c88:	d900      	bls.n	8005c8c <__ssputs_r+0x78>
 8005c8a:	003e      	movs	r6, r7
 8005c8c:	0032      	movs	r2, r6
 8005c8e:	9903      	ldr	r1, [sp, #12]
 8005c90:	6820      	ldr	r0, [r4, #0]
 8005c92:	f000 fe31 	bl	80068f8 <memmove>
 8005c96:	2000      	movs	r0, #0
 8005c98:	68a3      	ldr	r3, [r4, #8]
 8005c9a:	1b9b      	subs	r3, r3, r6
 8005c9c:	60a3      	str	r3, [r4, #8]
 8005c9e:	6823      	ldr	r3, [r4, #0]
 8005ca0:	199b      	adds	r3, r3, r6
 8005ca2:	6023      	str	r3, [r4, #0]
 8005ca4:	b005      	add	sp, #20
 8005ca6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ca8:	002a      	movs	r2, r5
 8005caa:	9802      	ldr	r0, [sp, #8]
 8005cac:	f000 fe55 	bl	800695a <_realloc_r>
 8005cb0:	1e06      	subs	r6, r0, #0
 8005cb2:	d1e0      	bne.n	8005c76 <__ssputs_r+0x62>
 8005cb4:	6921      	ldr	r1, [r4, #16]
 8005cb6:	9802      	ldr	r0, [sp, #8]
 8005cb8:	f7ff feb0 	bl	8005a1c <_free_r>
 8005cbc:	230c      	movs	r3, #12
 8005cbe:	2001      	movs	r0, #1
 8005cc0:	9a02      	ldr	r2, [sp, #8]
 8005cc2:	4240      	negs	r0, r0
 8005cc4:	6013      	str	r3, [r2, #0]
 8005cc6:	89a2      	ldrh	r2, [r4, #12]
 8005cc8:	3334      	adds	r3, #52	@ 0x34
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	81a3      	strh	r3, [r4, #12]
 8005cce:	e7e9      	b.n	8005ca4 <__ssputs_r+0x90>
 8005cd0:	fffffb7f 	.word	0xfffffb7f

08005cd4 <_svfiprintf_r>:
 8005cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005cd6:	b0a1      	sub	sp, #132	@ 0x84
 8005cd8:	9003      	str	r0, [sp, #12]
 8005cda:	001d      	movs	r5, r3
 8005cdc:	898b      	ldrh	r3, [r1, #12]
 8005cde:	000f      	movs	r7, r1
 8005ce0:	0016      	movs	r6, r2
 8005ce2:	061b      	lsls	r3, r3, #24
 8005ce4:	d511      	bpl.n	8005d0a <_svfiprintf_r+0x36>
 8005ce6:	690b      	ldr	r3, [r1, #16]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d10e      	bne.n	8005d0a <_svfiprintf_r+0x36>
 8005cec:	2140      	movs	r1, #64	@ 0x40
 8005cee:	f7ff ff01 	bl	8005af4 <_malloc_r>
 8005cf2:	6038      	str	r0, [r7, #0]
 8005cf4:	6138      	str	r0, [r7, #16]
 8005cf6:	2800      	cmp	r0, #0
 8005cf8:	d105      	bne.n	8005d06 <_svfiprintf_r+0x32>
 8005cfa:	230c      	movs	r3, #12
 8005cfc:	9a03      	ldr	r2, [sp, #12]
 8005cfe:	6013      	str	r3, [r2, #0]
 8005d00:	2001      	movs	r0, #1
 8005d02:	4240      	negs	r0, r0
 8005d04:	e0cf      	b.n	8005ea6 <_svfiprintf_r+0x1d2>
 8005d06:	2340      	movs	r3, #64	@ 0x40
 8005d08:	617b      	str	r3, [r7, #20]
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	ac08      	add	r4, sp, #32
 8005d0e:	6163      	str	r3, [r4, #20]
 8005d10:	3320      	adds	r3, #32
 8005d12:	7663      	strb	r3, [r4, #25]
 8005d14:	3310      	adds	r3, #16
 8005d16:	76a3      	strb	r3, [r4, #26]
 8005d18:	9507      	str	r5, [sp, #28]
 8005d1a:	0035      	movs	r5, r6
 8005d1c:	782b      	ldrb	r3, [r5, #0]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d001      	beq.n	8005d26 <_svfiprintf_r+0x52>
 8005d22:	2b25      	cmp	r3, #37	@ 0x25
 8005d24:	d148      	bne.n	8005db8 <_svfiprintf_r+0xe4>
 8005d26:	1bab      	subs	r3, r5, r6
 8005d28:	9305      	str	r3, [sp, #20]
 8005d2a:	42b5      	cmp	r5, r6
 8005d2c:	d00b      	beq.n	8005d46 <_svfiprintf_r+0x72>
 8005d2e:	0032      	movs	r2, r6
 8005d30:	0039      	movs	r1, r7
 8005d32:	9803      	ldr	r0, [sp, #12]
 8005d34:	f7ff ff6e 	bl	8005c14 <__ssputs_r>
 8005d38:	3001      	adds	r0, #1
 8005d3a:	d100      	bne.n	8005d3e <_svfiprintf_r+0x6a>
 8005d3c:	e0ae      	b.n	8005e9c <_svfiprintf_r+0x1c8>
 8005d3e:	6963      	ldr	r3, [r4, #20]
 8005d40:	9a05      	ldr	r2, [sp, #20]
 8005d42:	189b      	adds	r3, r3, r2
 8005d44:	6163      	str	r3, [r4, #20]
 8005d46:	782b      	ldrb	r3, [r5, #0]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d100      	bne.n	8005d4e <_svfiprintf_r+0x7a>
 8005d4c:	e0a6      	b.n	8005e9c <_svfiprintf_r+0x1c8>
 8005d4e:	2201      	movs	r2, #1
 8005d50:	2300      	movs	r3, #0
 8005d52:	4252      	negs	r2, r2
 8005d54:	6062      	str	r2, [r4, #4]
 8005d56:	a904      	add	r1, sp, #16
 8005d58:	3254      	adds	r2, #84	@ 0x54
 8005d5a:	1852      	adds	r2, r2, r1
 8005d5c:	1c6e      	adds	r6, r5, #1
 8005d5e:	6023      	str	r3, [r4, #0]
 8005d60:	60e3      	str	r3, [r4, #12]
 8005d62:	60a3      	str	r3, [r4, #8]
 8005d64:	7013      	strb	r3, [r2, #0]
 8005d66:	65a3      	str	r3, [r4, #88]	@ 0x58
 8005d68:	4b54      	ldr	r3, [pc, #336]	@ (8005ebc <_svfiprintf_r+0x1e8>)
 8005d6a:	2205      	movs	r2, #5
 8005d6c:	0018      	movs	r0, r3
 8005d6e:	7831      	ldrb	r1, [r6, #0]
 8005d70:	9305      	str	r3, [sp, #20]
 8005d72:	f000 fde7 	bl	8006944 <memchr>
 8005d76:	1c75      	adds	r5, r6, #1
 8005d78:	2800      	cmp	r0, #0
 8005d7a:	d11f      	bne.n	8005dbc <_svfiprintf_r+0xe8>
 8005d7c:	6822      	ldr	r2, [r4, #0]
 8005d7e:	06d3      	lsls	r3, r2, #27
 8005d80:	d504      	bpl.n	8005d8c <_svfiprintf_r+0xb8>
 8005d82:	2353      	movs	r3, #83	@ 0x53
 8005d84:	a904      	add	r1, sp, #16
 8005d86:	185b      	adds	r3, r3, r1
 8005d88:	2120      	movs	r1, #32
 8005d8a:	7019      	strb	r1, [r3, #0]
 8005d8c:	0713      	lsls	r3, r2, #28
 8005d8e:	d504      	bpl.n	8005d9a <_svfiprintf_r+0xc6>
 8005d90:	2353      	movs	r3, #83	@ 0x53
 8005d92:	a904      	add	r1, sp, #16
 8005d94:	185b      	adds	r3, r3, r1
 8005d96:	212b      	movs	r1, #43	@ 0x2b
 8005d98:	7019      	strb	r1, [r3, #0]
 8005d9a:	7833      	ldrb	r3, [r6, #0]
 8005d9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8005d9e:	d016      	beq.n	8005dce <_svfiprintf_r+0xfa>
 8005da0:	0035      	movs	r5, r6
 8005da2:	2100      	movs	r1, #0
 8005da4:	200a      	movs	r0, #10
 8005da6:	68e3      	ldr	r3, [r4, #12]
 8005da8:	782a      	ldrb	r2, [r5, #0]
 8005daa:	1c6e      	adds	r6, r5, #1
 8005dac:	3a30      	subs	r2, #48	@ 0x30
 8005dae:	2a09      	cmp	r2, #9
 8005db0:	d950      	bls.n	8005e54 <_svfiprintf_r+0x180>
 8005db2:	2900      	cmp	r1, #0
 8005db4:	d111      	bne.n	8005dda <_svfiprintf_r+0x106>
 8005db6:	e017      	b.n	8005de8 <_svfiprintf_r+0x114>
 8005db8:	3501      	adds	r5, #1
 8005dba:	e7af      	b.n	8005d1c <_svfiprintf_r+0x48>
 8005dbc:	9b05      	ldr	r3, [sp, #20]
 8005dbe:	6822      	ldr	r2, [r4, #0]
 8005dc0:	1ac0      	subs	r0, r0, r3
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	4083      	lsls	r3, r0
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	002e      	movs	r6, r5
 8005dca:	6023      	str	r3, [r4, #0]
 8005dcc:	e7cc      	b.n	8005d68 <_svfiprintf_r+0x94>
 8005dce:	9b07      	ldr	r3, [sp, #28]
 8005dd0:	1d19      	adds	r1, r3, #4
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	9107      	str	r1, [sp, #28]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	db01      	blt.n	8005dde <_svfiprintf_r+0x10a>
 8005dda:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005ddc:	e004      	b.n	8005de8 <_svfiprintf_r+0x114>
 8005dde:	425b      	negs	r3, r3
 8005de0:	60e3      	str	r3, [r4, #12]
 8005de2:	2302      	movs	r3, #2
 8005de4:	4313      	orrs	r3, r2
 8005de6:	6023      	str	r3, [r4, #0]
 8005de8:	782b      	ldrb	r3, [r5, #0]
 8005dea:	2b2e      	cmp	r3, #46	@ 0x2e
 8005dec:	d10c      	bne.n	8005e08 <_svfiprintf_r+0x134>
 8005dee:	786b      	ldrb	r3, [r5, #1]
 8005df0:	2b2a      	cmp	r3, #42	@ 0x2a
 8005df2:	d134      	bne.n	8005e5e <_svfiprintf_r+0x18a>
 8005df4:	9b07      	ldr	r3, [sp, #28]
 8005df6:	3502      	adds	r5, #2
 8005df8:	1d1a      	adds	r2, r3, #4
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	9207      	str	r2, [sp, #28]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	da01      	bge.n	8005e06 <_svfiprintf_r+0x132>
 8005e02:	2301      	movs	r3, #1
 8005e04:	425b      	negs	r3, r3
 8005e06:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e08:	4e2d      	ldr	r6, [pc, #180]	@ (8005ec0 <_svfiprintf_r+0x1ec>)
 8005e0a:	2203      	movs	r2, #3
 8005e0c:	0030      	movs	r0, r6
 8005e0e:	7829      	ldrb	r1, [r5, #0]
 8005e10:	f000 fd98 	bl	8006944 <memchr>
 8005e14:	2800      	cmp	r0, #0
 8005e16:	d006      	beq.n	8005e26 <_svfiprintf_r+0x152>
 8005e18:	2340      	movs	r3, #64	@ 0x40
 8005e1a:	1b80      	subs	r0, r0, r6
 8005e1c:	4083      	lsls	r3, r0
 8005e1e:	6822      	ldr	r2, [r4, #0]
 8005e20:	3501      	adds	r5, #1
 8005e22:	4313      	orrs	r3, r2
 8005e24:	6023      	str	r3, [r4, #0]
 8005e26:	7829      	ldrb	r1, [r5, #0]
 8005e28:	2206      	movs	r2, #6
 8005e2a:	4826      	ldr	r0, [pc, #152]	@ (8005ec4 <_svfiprintf_r+0x1f0>)
 8005e2c:	1c6e      	adds	r6, r5, #1
 8005e2e:	7621      	strb	r1, [r4, #24]
 8005e30:	f000 fd88 	bl	8006944 <memchr>
 8005e34:	2800      	cmp	r0, #0
 8005e36:	d038      	beq.n	8005eaa <_svfiprintf_r+0x1d6>
 8005e38:	4b23      	ldr	r3, [pc, #140]	@ (8005ec8 <_svfiprintf_r+0x1f4>)
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d122      	bne.n	8005e84 <_svfiprintf_r+0x1b0>
 8005e3e:	2207      	movs	r2, #7
 8005e40:	9b07      	ldr	r3, [sp, #28]
 8005e42:	3307      	adds	r3, #7
 8005e44:	4393      	bics	r3, r2
 8005e46:	3308      	adds	r3, #8
 8005e48:	9307      	str	r3, [sp, #28]
 8005e4a:	6963      	ldr	r3, [r4, #20]
 8005e4c:	9a04      	ldr	r2, [sp, #16]
 8005e4e:	189b      	adds	r3, r3, r2
 8005e50:	6163      	str	r3, [r4, #20]
 8005e52:	e762      	b.n	8005d1a <_svfiprintf_r+0x46>
 8005e54:	4343      	muls	r3, r0
 8005e56:	0035      	movs	r5, r6
 8005e58:	2101      	movs	r1, #1
 8005e5a:	189b      	adds	r3, r3, r2
 8005e5c:	e7a4      	b.n	8005da8 <_svfiprintf_r+0xd4>
 8005e5e:	2300      	movs	r3, #0
 8005e60:	200a      	movs	r0, #10
 8005e62:	0019      	movs	r1, r3
 8005e64:	3501      	adds	r5, #1
 8005e66:	6063      	str	r3, [r4, #4]
 8005e68:	782a      	ldrb	r2, [r5, #0]
 8005e6a:	1c6e      	adds	r6, r5, #1
 8005e6c:	3a30      	subs	r2, #48	@ 0x30
 8005e6e:	2a09      	cmp	r2, #9
 8005e70:	d903      	bls.n	8005e7a <_svfiprintf_r+0x1a6>
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d0c8      	beq.n	8005e08 <_svfiprintf_r+0x134>
 8005e76:	9109      	str	r1, [sp, #36]	@ 0x24
 8005e78:	e7c6      	b.n	8005e08 <_svfiprintf_r+0x134>
 8005e7a:	4341      	muls	r1, r0
 8005e7c:	0035      	movs	r5, r6
 8005e7e:	2301      	movs	r3, #1
 8005e80:	1889      	adds	r1, r1, r2
 8005e82:	e7f1      	b.n	8005e68 <_svfiprintf_r+0x194>
 8005e84:	aa07      	add	r2, sp, #28
 8005e86:	9200      	str	r2, [sp, #0]
 8005e88:	0021      	movs	r1, r4
 8005e8a:	003a      	movs	r2, r7
 8005e8c:	4b0f      	ldr	r3, [pc, #60]	@ (8005ecc <_svfiprintf_r+0x1f8>)
 8005e8e:	9803      	ldr	r0, [sp, #12]
 8005e90:	e000      	b.n	8005e94 <_svfiprintf_r+0x1c0>
 8005e92:	bf00      	nop
 8005e94:	9004      	str	r0, [sp, #16]
 8005e96:	9b04      	ldr	r3, [sp, #16]
 8005e98:	3301      	adds	r3, #1
 8005e9a:	d1d6      	bne.n	8005e4a <_svfiprintf_r+0x176>
 8005e9c:	89bb      	ldrh	r3, [r7, #12]
 8005e9e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8005ea0:	065b      	lsls	r3, r3, #25
 8005ea2:	d500      	bpl.n	8005ea6 <_svfiprintf_r+0x1d2>
 8005ea4:	e72c      	b.n	8005d00 <_svfiprintf_r+0x2c>
 8005ea6:	b021      	add	sp, #132	@ 0x84
 8005ea8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005eaa:	aa07      	add	r2, sp, #28
 8005eac:	9200      	str	r2, [sp, #0]
 8005eae:	0021      	movs	r1, r4
 8005eb0:	003a      	movs	r2, r7
 8005eb2:	4b06      	ldr	r3, [pc, #24]	@ (8005ecc <_svfiprintf_r+0x1f8>)
 8005eb4:	9803      	ldr	r0, [sp, #12]
 8005eb6:	f000 fa39 	bl	800632c <_printf_i>
 8005eba:	e7eb      	b.n	8005e94 <_svfiprintf_r+0x1c0>
 8005ebc:	08006cfc 	.word	0x08006cfc
 8005ec0:	08006d02 	.word	0x08006d02
 8005ec4:	08006d06 	.word	0x08006d06
 8005ec8:	00000000 	.word	0x00000000
 8005ecc:	08005c15 	.word	0x08005c15

08005ed0 <_sungetc_r>:
 8005ed0:	b570      	push	{r4, r5, r6, lr}
 8005ed2:	0014      	movs	r4, r2
 8005ed4:	1c4b      	adds	r3, r1, #1
 8005ed6:	d103      	bne.n	8005ee0 <_sungetc_r+0x10>
 8005ed8:	2501      	movs	r5, #1
 8005eda:	426d      	negs	r5, r5
 8005edc:	0028      	movs	r0, r5
 8005ede:	bd70      	pop	{r4, r5, r6, pc}
 8005ee0:	8993      	ldrh	r3, [r2, #12]
 8005ee2:	2220      	movs	r2, #32
 8005ee4:	4393      	bics	r3, r2
 8005ee6:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8005ee8:	81a3      	strh	r3, [r4, #12]
 8005eea:	b2ce      	uxtb	r6, r1
 8005eec:	6863      	ldr	r3, [r4, #4]
 8005eee:	b2cd      	uxtb	r5, r1
 8005ef0:	2a00      	cmp	r2, #0
 8005ef2:	d010      	beq.n	8005f16 <_sungetc_r+0x46>
 8005ef4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8005ef6:	429a      	cmp	r2, r3
 8005ef8:	dd07      	ble.n	8005f0a <_sungetc_r+0x3a>
 8005efa:	6823      	ldr	r3, [r4, #0]
 8005efc:	3b01      	subs	r3, #1
 8005efe:	6023      	str	r3, [r4, #0]
 8005f00:	701e      	strb	r6, [r3, #0]
 8005f02:	6863      	ldr	r3, [r4, #4]
 8005f04:	3301      	adds	r3, #1
 8005f06:	6063      	str	r3, [r4, #4]
 8005f08:	e7e8      	b.n	8005edc <_sungetc_r+0xc>
 8005f0a:	0021      	movs	r1, r4
 8005f0c:	f000 fcb6 	bl	800687c <__submore>
 8005f10:	2800      	cmp	r0, #0
 8005f12:	d0f2      	beq.n	8005efa <_sungetc_r+0x2a>
 8005f14:	e7e0      	b.n	8005ed8 <_sungetc_r+0x8>
 8005f16:	6921      	ldr	r1, [r4, #16]
 8005f18:	6822      	ldr	r2, [r4, #0]
 8005f1a:	2900      	cmp	r1, #0
 8005f1c:	d007      	beq.n	8005f2e <_sungetc_r+0x5e>
 8005f1e:	4291      	cmp	r1, r2
 8005f20:	d205      	bcs.n	8005f2e <_sungetc_r+0x5e>
 8005f22:	1e51      	subs	r1, r2, #1
 8005f24:	7808      	ldrb	r0, [r1, #0]
 8005f26:	42a8      	cmp	r0, r5
 8005f28:	d101      	bne.n	8005f2e <_sungetc_r+0x5e>
 8005f2a:	6021      	str	r1, [r4, #0]
 8005f2c:	e7ea      	b.n	8005f04 <_sungetc_r+0x34>
 8005f2e:	6423      	str	r3, [r4, #64]	@ 0x40
 8005f30:	0023      	movs	r3, r4
 8005f32:	3344      	adds	r3, #68	@ 0x44
 8005f34:	6363      	str	r3, [r4, #52]	@ 0x34
 8005f36:	2303      	movs	r3, #3
 8005f38:	63a3      	str	r3, [r4, #56]	@ 0x38
 8005f3a:	0023      	movs	r3, r4
 8005f3c:	3346      	adds	r3, #70	@ 0x46
 8005f3e:	63e2      	str	r2, [r4, #60]	@ 0x3c
 8005f40:	701e      	strb	r6, [r3, #0]
 8005f42:	6023      	str	r3, [r4, #0]
 8005f44:	2301      	movs	r3, #1
 8005f46:	e7de      	b.n	8005f06 <_sungetc_r+0x36>

08005f48 <__ssrefill_r>:
 8005f48:	b510      	push	{r4, lr}
 8005f4a:	000c      	movs	r4, r1
 8005f4c:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8005f4e:	2900      	cmp	r1, #0
 8005f50:	d00e      	beq.n	8005f70 <__ssrefill_r+0x28>
 8005f52:	0023      	movs	r3, r4
 8005f54:	3344      	adds	r3, #68	@ 0x44
 8005f56:	4299      	cmp	r1, r3
 8005f58:	d001      	beq.n	8005f5e <__ssrefill_r+0x16>
 8005f5a:	f7ff fd5f 	bl	8005a1c <_free_r>
 8005f5e:	2000      	movs	r0, #0
 8005f60:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005f62:	6360      	str	r0, [r4, #52]	@ 0x34
 8005f64:	6063      	str	r3, [r4, #4]
 8005f66:	4283      	cmp	r3, r0
 8005f68:	d002      	beq.n	8005f70 <__ssrefill_r+0x28>
 8005f6a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005f6c:	6023      	str	r3, [r4, #0]
 8005f6e:	bd10      	pop	{r4, pc}
 8005f70:	6923      	ldr	r3, [r4, #16]
 8005f72:	2001      	movs	r0, #1
 8005f74:	6023      	str	r3, [r4, #0]
 8005f76:	2300      	movs	r3, #0
 8005f78:	89a2      	ldrh	r2, [r4, #12]
 8005f7a:	6063      	str	r3, [r4, #4]
 8005f7c:	3320      	adds	r3, #32
 8005f7e:	4313      	orrs	r3, r2
 8005f80:	81a3      	strh	r3, [r4, #12]
 8005f82:	4240      	negs	r0, r0
 8005f84:	e7f3      	b.n	8005f6e <__ssrefill_r+0x26>
	...

08005f88 <__ssvfiscanf_r>:
 8005f88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f8a:	4caa      	ldr	r4, [pc, #680]	@ (8006234 <__ssvfiscanf_r+0x2ac>)
 8005f8c:	44a5      	add	sp, r4
 8005f8e:	000c      	movs	r4, r1
 8005f90:	2100      	movs	r1, #0
 8005f92:	9001      	str	r0, [sp, #4]
 8005f94:	20be      	movs	r0, #190	@ 0xbe
 8005f96:	9146      	str	r1, [sp, #280]	@ 0x118
 8005f98:	9147      	str	r1, [sp, #284]	@ 0x11c
 8005f9a:	a903      	add	r1, sp, #12
 8005f9c:	9148      	str	r1, [sp, #288]	@ 0x120
 8005f9e:	49a6      	ldr	r1, [pc, #664]	@ (8006238 <__ssvfiscanf_r+0x2b0>)
 8005fa0:	0040      	lsls	r0, r0, #1
 8005fa2:	ad43      	add	r5, sp, #268	@ 0x10c
 8005fa4:	5029      	str	r1, [r5, r0]
 8005fa6:	49a5      	ldr	r1, [pc, #660]	@ (800623c <__ssvfiscanf_r+0x2b4>)
 8005fa8:	3004      	adds	r0, #4
 8005faa:	ad43      	add	r5, sp, #268	@ 0x10c
 8005fac:	5029      	str	r1, [r5, r0]
 8005fae:	9302      	str	r3, [sp, #8]
 8005fb0:	7813      	ldrb	r3, [r2, #0]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d100      	bne.n	8005fb8 <__ssvfiscanf_r+0x30>
 8005fb6:	e13a      	b.n	800622e <__ssvfiscanf_r+0x2a6>
 8005fb8:	2108      	movs	r1, #8
 8005fba:	2708      	movs	r7, #8
 8005fbc:	4ea0      	ldr	r6, [pc, #640]	@ (8006240 <__ssvfiscanf_r+0x2b8>)
 8005fbe:	1c55      	adds	r5, r2, #1
 8005fc0:	5cf0      	ldrb	r0, [r6, r3]
 8005fc2:	4001      	ands	r1, r0
 8005fc4:	4238      	tst	r0, r7
 8005fc6:	d01c      	beq.n	8006002 <__ssvfiscanf_r+0x7a>
 8005fc8:	6863      	ldr	r3, [r4, #4]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	dd0f      	ble.n	8005fee <__ssvfiscanf_r+0x66>
 8005fce:	6823      	ldr	r3, [r4, #0]
 8005fd0:	781a      	ldrb	r2, [r3, #0]
 8005fd2:	5cb2      	ldrb	r2, [r6, r2]
 8005fd4:	423a      	tst	r2, r7
 8005fd6:	d101      	bne.n	8005fdc <__ssvfiscanf_r+0x54>
 8005fd8:	002a      	movs	r2, r5
 8005fda:	e7e9      	b.n	8005fb0 <__ssvfiscanf_r+0x28>
 8005fdc:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 8005fde:	3301      	adds	r3, #1
 8005fe0:	3201      	adds	r2, #1
 8005fe2:	9247      	str	r2, [sp, #284]	@ 0x11c
 8005fe4:	6862      	ldr	r2, [r4, #4]
 8005fe6:	6023      	str	r3, [r4, #0]
 8005fe8:	3a01      	subs	r2, #1
 8005fea:	6062      	str	r2, [r4, #4]
 8005fec:	e7ec      	b.n	8005fc8 <__ssvfiscanf_r+0x40>
 8005fee:	22c0      	movs	r2, #192	@ 0xc0
 8005ff0:	ab43      	add	r3, sp, #268	@ 0x10c
 8005ff2:	0052      	lsls	r2, r2, #1
 8005ff4:	0021      	movs	r1, r4
 8005ff6:	589b      	ldr	r3, [r3, r2]
 8005ff8:	9801      	ldr	r0, [sp, #4]
 8005ffa:	4798      	blx	r3
 8005ffc:	2800      	cmp	r0, #0
 8005ffe:	d0e6      	beq.n	8005fce <__ssvfiscanf_r+0x46>
 8006000:	e7ea      	b.n	8005fd8 <__ssvfiscanf_r+0x50>
 8006002:	001e      	movs	r6, r3
 8006004:	2b25      	cmp	r3, #37	@ 0x25
 8006006:	d160      	bne.n	80060ca <__ssvfiscanf_r+0x142>
 8006008:	9145      	str	r1, [sp, #276]	@ 0x114
 800600a:	9143      	str	r1, [sp, #268]	@ 0x10c
 800600c:	7853      	ldrb	r3, [r2, #1]
 800600e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006010:	d102      	bne.n	8006018 <__ssvfiscanf_r+0x90>
 8006012:	3b1a      	subs	r3, #26
 8006014:	9343      	str	r3, [sp, #268]	@ 0x10c
 8006016:	1c95      	adds	r5, r2, #2
 8006018:	002e      	movs	r6, r5
 800601a:	220a      	movs	r2, #10
 800601c:	7831      	ldrb	r1, [r6, #0]
 800601e:	1c75      	adds	r5, r6, #1
 8006020:	000b      	movs	r3, r1
 8006022:	3b30      	subs	r3, #48	@ 0x30
 8006024:	2b09      	cmp	r3, #9
 8006026:	d91d      	bls.n	8006064 <__ssvfiscanf_r+0xdc>
 8006028:	4f86      	ldr	r7, [pc, #536]	@ (8006244 <__ssvfiscanf_r+0x2bc>)
 800602a:	2203      	movs	r2, #3
 800602c:	0038      	movs	r0, r7
 800602e:	f000 fc89 	bl	8006944 <memchr>
 8006032:	2800      	cmp	r0, #0
 8006034:	d006      	beq.n	8006044 <__ssvfiscanf_r+0xbc>
 8006036:	2301      	movs	r3, #1
 8006038:	1bc0      	subs	r0, r0, r7
 800603a:	4083      	lsls	r3, r0
 800603c:	002e      	movs	r6, r5
 800603e:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8006040:	4313      	orrs	r3, r2
 8006042:	9343      	str	r3, [sp, #268]	@ 0x10c
 8006044:	1c75      	adds	r5, r6, #1
 8006046:	7836      	ldrb	r6, [r6, #0]
 8006048:	2e78      	cmp	r6, #120	@ 0x78
 800604a:	d806      	bhi.n	800605a <__ssvfiscanf_r+0xd2>
 800604c:	2e57      	cmp	r6, #87	@ 0x57
 800604e:	d810      	bhi.n	8006072 <__ssvfiscanf_r+0xea>
 8006050:	2e25      	cmp	r6, #37	@ 0x25
 8006052:	d03a      	beq.n	80060ca <__ssvfiscanf_r+0x142>
 8006054:	d834      	bhi.n	80060c0 <__ssvfiscanf_r+0x138>
 8006056:	2e00      	cmp	r6, #0
 8006058:	d055      	beq.n	8006106 <__ssvfiscanf_r+0x17e>
 800605a:	2303      	movs	r3, #3
 800605c:	9349      	str	r3, [sp, #292]	@ 0x124
 800605e:	3307      	adds	r3, #7
 8006060:	9344      	str	r3, [sp, #272]	@ 0x110
 8006062:	e069      	b.n	8006138 <__ssvfiscanf_r+0x1b0>
 8006064:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8006066:	002e      	movs	r6, r5
 8006068:	4353      	muls	r3, r2
 800606a:	3b30      	subs	r3, #48	@ 0x30
 800606c:	185b      	adds	r3, r3, r1
 800606e:	9345      	str	r3, [sp, #276]	@ 0x114
 8006070:	e7d4      	b.n	800601c <__ssvfiscanf_r+0x94>
 8006072:	0030      	movs	r0, r6
 8006074:	3858      	subs	r0, #88	@ 0x58
 8006076:	2820      	cmp	r0, #32
 8006078:	d8ef      	bhi.n	800605a <__ssvfiscanf_r+0xd2>
 800607a:	f7fa f84d 	bl	8000118 <__gnu_thumb1_case_shi>
 800607e:	004b      	.short	0x004b
 8006080:	ffeeffee 	.word	0xffeeffee
 8006084:	ffee007d 	.word	0xffee007d
 8006088:	ffeeffee 	.word	0xffeeffee
 800608c:	ffeeffee 	.word	0xffeeffee
 8006090:	ffeeffee 	.word	0xffeeffee
 8006094:	007b0088 	.word	0x007b0088
 8006098:	00240024 	.word	0x00240024
 800609c:	ffee0024 	.word	0xffee0024
 80060a0:	ffee0055 	.word	0xffee0055
 80060a4:	ffeeffee 	.word	0xffeeffee
 80060a8:	0090ffee 	.word	0x0090ffee
 80060ac:	00470059 	.word	0x00470059
 80060b0:	ffeeffee 	.word	0xffeeffee
 80060b4:	ffee008e 	.word	0xffee008e
 80060b8:	ffee007b 	.word	0xffee007b
 80060bc:	004bffee 	.word	0x004bffee
 80060c0:	3e45      	subs	r6, #69	@ 0x45
 80060c2:	2e02      	cmp	r6, #2
 80060c4:	d8c9      	bhi.n	800605a <__ssvfiscanf_r+0xd2>
 80060c6:	2305      	movs	r3, #5
 80060c8:	e035      	b.n	8006136 <__ssvfiscanf_r+0x1ae>
 80060ca:	6863      	ldr	r3, [r4, #4]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	dd0d      	ble.n	80060ec <__ssvfiscanf_r+0x164>
 80060d0:	6823      	ldr	r3, [r4, #0]
 80060d2:	781a      	ldrb	r2, [r3, #0]
 80060d4:	42b2      	cmp	r2, r6
 80060d6:	d000      	beq.n	80060da <__ssvfiscanf_r+0x152>
 80060d8:	e0a9      	b.n	800622e <__ssvfiscanf_r+0x2a6>
 80060da:	3301      	adds	r3, #1
 80060dc:	6862      	ldr	r2, [r4, #4]
 80060de:	6023      	str	r3, [r4, #0]
 80060e0:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80060e2:	3a01      	subs	r2, #1
 80060e4:	3301      	adds	r3, #1
 80060e6:	6062      	str	r2, [r4, #4]
 80060e8:	9347      	str	r3, [sp, #284]	@ 0x11c
 80060ea:	e775      	b.n	8005fd8 <__ssvfiscanf_r+0x50>
 80060ec:	23c0      	movs	r3, #192	@ 0xc0
 80060ee:	aa43      	add	r2, sp, #268	@ 0x10c
 80060f0:	005b      	lsls	r3, r3, #1
 80060f2:	0021      	movs	r1, r4
 80060f4:	58d3      	ldr	r3, [r2, r3]
 80060f6:	9801      	ldr	r0, [sp, #4]
 80060f8:	4798      	blx	r3
 80060fa:	2800      	cmp	r0, #0
 80060fc:	d0e8      	beq.n	80060d0 <__ssvfiscanf_r+0x148>
 80060fe:	9846      	ldr	r0, [sp, #280]	@ 0x118
 8006100:	2800      	cmp	r0, #0
 8006102:	d000      	beq.n	8006106 <__ssvfiscanf_r+0x17e>
 8006104:	e08b      	b.n	800621e <__ssvfiscanf_r+0x296>
 8006106:	2001      	movs	r0, #1
 8006108:	4240      	negs	r0, r0
 800610a:	e08c      	b.n	8006226 <__ssvfiscanf_r+0x29e>
 800610c:	2320      	movs	r3, #32
 800610e:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8006110:	4313      	orrs	r3, r2
 8006112:	9343      	str	r3, [sp, #268]	@ 0x10c
 8006114:	2380      	movs	r3, #128	@ 0x80
 8006116:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8006118:	009b      	lsls	r3, r3, #2
 800611a:	4313      	orrs	r3, r2
 800611c:	9343      	str	r3, [sp, #268]	@ 0x10c
 800611e:	2310      	movs	r3, #16
 8006120:	9344      	str	r3, [sp, #272]	@ 0x110
 8006122:	2e6e      	cmp	r6, #110	@ 0x6e
 8006124:	d902      	bls.n	800612c <__ssvfiscanf_r+0x1a4>
 8006126:	e005      	b.n	8006134 <__ssvfiscanf_r+0x1ac>
 8006128:	2300      	movs	r3, #0
 800612a:	9344      	str	r3, [sp, #272]	@ 0x110
 800612c:	2303      	movs	r3, #3
 800612e:	e002      	b.n	8006136 <__ssvfiscanf_r+0x1ae>
 8006130:	2308      	movs	r3, #8
 8006132:	9344      	str	r3, [sp, #272]	@ 0x110
 8006134:	2304      	movs	r3, #4
 8006136:	9349      	str	r3, [sp, #292]	@ 0x124
 8006138:	6863      	ldr	r3, [r4, #4]
 800613a:	2b00      	cmp	r3, #0
 800613c:	dd3e      	ble.n	80061bc <__ssvfiscanf_r+0x234>
 800613e:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8006140:	065b      	lsls	r3, r3, #25
 8006142:	d408      	bmi.n	8006156 <__ssvfiscanf_r+0x1ce>
 8006144:	27c0      	movs	r7, #192	@ 0xc0
 8006146:	2608      	movs	r6, #8
 8006148:	007f      	lsls	r7, r7, #1
 800614a:	6823      	ldr	r3, [r4, #0]
 800614c:	493c      	ldr	r1, [pc, #240]	@ (8006240 <__ssvfiscanf_r+0x2b8>)
 800614e:	781a      	ldrb	r2, [r3, #0]
 8006150:	5c8a      	ldrb	r2, [r1, r2]
 8006152:	4232      	tst	r2, r6
 8006154:	d13c      	bne.n	80061d0 <__ssvfiscanf_r+0x248>
 8006156:	9b49      	ldr	r3, [sp, #292]	@ 0x124
 8006158:	2b02      	cmp	r3, #2
 800615a:	dc4c      	bgt.n	80061f6 <__ssvfiscanf_r+0x26e>
 800615c:	0022      	movs	r2, r4
 800615e:	9801      	ldr	r0, [sp, #4]
 8006160:	ab02      	add	r3, sp, #8
 8006162:	a943      	add	r1, sp, #268	@ 0x10c
 8006164:	f000 f9f0 	bl	8006548 <_scanf_chars>
 8006168:	2801      	cmp	r0, #1
 800616a:	d060      	beq.n	800622e <__ssvfiscanf_r+0x2a6>
 800616c:	2802      	cmp	r0, #2
 800616e:	d000      	beq.n	8006172 <__ssvfiscanf_r+0x1ea>
 8006170:	e732      	b.n	8005fd8 <__ssvfiscanf_r+0x50>
 8006172:	e7c4      	b.n	80060fe <__ssvfiscanf_r+0x176>
 8006174:	230a      	movs	r3, #10
 8006176:	e7d3      	b.n	8006120 <__ssvfiscanf_r+0x198>
 8006178:	0029      	movs	r1, r5
 800617a:	a803      	add	r0, sp, #12
 800617c:	f000 fb44 	bl	8006808 <__sccl>
 8006180:	2340      	movs	r3, #64	@ 0x40
 8006182:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8006184:	0005      	movs	r5, r0
 8006186:	4313      	orrs	r3, r2
 8006188:	9343      	str	r3, [sp, #268]	@ 0x10c
 800618a:	2301      	movs	r3, #1
 800618c:	e7d3      	b.n	8006136 <__ssvfiscanf_r+0x1ae>
 800618e:	2340      	movs	r3, #64	@ 0x40
 8006190:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8006192:	4313      	orrs	r3, r2
 8006194:	9343      	str	r3, [sp, #268]	@ 0x10c
 8006196:	2300      	movs	r3, #0
 8006198:	e7cd      	b.n	8006136 <__ssvfiscanf_r+0x1ae>
 800619a:	2302      	movs	r3, #2
 800619c:	e7cb      	b.n	8006136 <__ssvfiscanf_r+0x1ae>
 800619e:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 80061a0:	06d3      	lsls	r3, r2, #27
 80061a2:	d500      	bpl.n	80061a6 <__ssvfiscanf_r+0x21e>
 80061a4:	e718      	b.n	8005fd8 <__ssvfiscanf_r+0x50>
 80061a6:	9b02      	ldr	r3, [sp, #8]
 80061a8:	9947      	ldr	r1, [sp, #284]	@ 0x11c
 80061aa:	1d18      	adds	r0, r3, #4
 80061ac:	9002      	str	r0, [sp, #8]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	07d6      	lsls	r6, r2, #31
 80061b2:	d501      	bpl.n	80061b8 <__ssvfiscanf_r+0x230>
 80061b4:	8019      	strh	r1, [r3, #0]
 80061b6:	e70f      	b.n	8005fd8 <__ssvfiscanf_r+0x50>
 80061b8:	6019      	str	r1, [r3, #0]
 80061ba:	e70d      	b.n	8005fd8 <__ssvfiscanf_r+0x50>
 80061bc:	23c0      	movs	r3, #192	@ 0xc0
 80061be:	aa43      	add	r2, sp, #268	@ 0x10c
 80061c0:	005b      	lsls	r3, r3, #1
 80061c2:	0021      	movs	r1, r4
 80061c4:	58d3      	ldr	r3, [r2, r3]
 80061c6:	9801      	ldr	r0, [sp, #4]
 80061c8:	4798      	blx	r3
 80061ca:	2800      	cmp	r0, #0
 80061cc:	d0b7      	beq.n	800613e <__ssvfiscanf_r+0x1b6>
 80061ce:	e796      	b.n	80060fe <__ssvfiscanf_r+0x176>
 80061d0:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 80061d2:	3201      	adds	r2, #1
 80061d4:	9247      	str	r2, [sp, #284]	@ 0x11c
 80061d6:	6862      	ldr	r2, [r4, #4]
 80061d8:	3a01      	subs	r2, #1
 80061da:	6062      	str	r2, [r4, #4]
 80061dc:	2a00      	cmp	r2, #0
 80061de:	dd02      	ble.n	80061e6 <__ssvfiscanf_r+0x25e>
 80061e0:	3301      	adds	r3, #1
 80061e2:	6023      	str	r3, [r4, #0]
 80061e4:	e7b1      	b.n	800614a <__ssvfiscanf_r+0x1c2>
 80061e6:	ab43      	add	r3, sp, #268	@ 0x10c
 80061e8:	0021      	movs	r1, r4
 80061ea:	59db      	ldr	r3, [r3, r7]
 80061ec:	9801      	ldr	r0, [sp, #4]
 80061ee:	4798      	blx	r3
 80061f0:	2800      	cmp	r0, #0
 80061f2:	d0aa      	beq.n	800614a <__ssvfiscanf_r+0x1c2>
 80061f4:	e783      	b.n	80060fe <__ssvfiscanf_r+0x176>
 80061f6:	2b04      	cmp	r3, #4
 80061f8:	dc06      	bgt.n	8006208 <__ssvfiscanf_r+0x280>
 80061fa:	0022      	movs	r2, r4
 80061fc:	9801      	ldr	r0, [sp, #4]
 80061fe:	ab02      	add	r3, sp, #8
 8006200:	a943      	add	r1, sp, #268	@ 0x10c
 8006202:	f000 fa01 	bl	8006608 <_scanf_i>
 8006206:	e7af      	b.n	8006168 <__ssvfiscanf_r+0x1e0>
 8006208:	4b0f      	ldr	r3, [pc, #60]	@ (8006248 <__ssvfiscanf_r+0x2c0>)
 800620a:	2b00      	cmp	r3, #0
 800620c:	d100      	bne.n	8006210 <__ssvfiscanf_r+0x288>
 800620e:	e6e3      	b.n	8005fd8 <__ssvfiscanf_r+0x50>
 8006210:	0022      	movs	r2, r4
 8006212:	9801      	ldr	r0, [sp, #4]
 8006214:	ab02      	add	r3, sp, #8
 8006216:	a943      	add	r1, sp, #268	@ 0x10c
 8006218:	e000      	b.n	800621c <__ssvfiscanf_r+0x294>
 800621a:	bf00      	nop
 800621c:	e7a4      	b.n	8006168 <__ssvfiscanf_r+0x1e0>
 800621e:	89a3      	ldrh	r3, [r4, #12]
 8006220:	065b      	lsls	r3, r3, #25
 8006222:	d500      	bpl.n	8006226 <__ssvfiscanf_r+0x29e>
 8006224:	e76f      	b.n	8006106 <__ssvfiscanf_r+0x17e>
 8006226:	23a5      	movs	r3, #165	@ 0xa5
 8006228:	009b      	lsls	r3, r3, #2
 800622a:	449d      	add	sp, r3
 800622c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800622e:	9846      	ldr	r0, [sp, #280]	@ 0x118
 8006230:	e7f9      	b.n	8006226 <__ssvfiscanf_r+0x29e>
 8006232:	46c0      	nop			@ (mov r8, r8)
 8006234:	fffffd6c 	.word	0xfffffd6c
 8006238:	08005ed1 	.word	0x08005ed1
 800623c:	08005f49 	.word	0x08005f49
 8006240:	08006d4b 	.word	0x08006d4b
 8006244:	08006d02 	.word	0x08006d02
 8006248:	00000000 	.word	0x00000000

0800624c <_printf_common>:
 800624c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800624e:	0016      	movs	r6, r2
 8006250:	9301      	str	r3, [sp, #4]
 8006252:	688a      	ldr	r2, [r1, #8]
 8006254:	690b      	ldr	r3, [r1, #16]
 8006256:	000c      	movs	r4, r1
 8006258:	9000      	str	r0, [sp, #0]
 800625a:	4293      	cmp	r3, r2
 800625c:	da00      	bge.n	8006260 <_printf_common+0x14>
 800625e:	0013      	movs	r3, r2
 8006260:	0022      	movs	r2, r4
 8006262:	6033      	str	r3, [r6, #0]
 8006264:	3243      	adds	r2, #67	@ 0x43
 8006266:	7812      	ldrb	r2, [r2, #0]
 8006268:	2a00      	cmp	r2, #0
 800626a:	d001      	beq.n	8006270 <_printf_common+0x24>
 800626c:	3301      	adds	r3, #1
 800626e:	6033      	str	r3, [r6, #0]
 8006270:	6823      	ldr	r3, [r4, #0]
 8006272:	069b      	lsls	r3, r3, #26
 8006274:	d502      	bpl.n	800627c <_printf_common+0x30>
 8006276:	6833      	ldr	r3, [r6, #0]
 8006278:	3302      	adds	r3, #2
 800627a:	6033      	str	r3, [r6, #0]
 800627c:	6822      	ldr	r2, [r4, #0]
 800627e:	2306      	movs	r3, #6
 8006280:	0015      	movs	r5, r2
 8006282:	401d      	ands	r5, r3
 8006284:	421a      	tst	r2, r3
 8006286:	d027      	beq.n	80062d8 <_printf_common+0x8c>
 8006288:	0023      	movs	r3, r4
 800628a:	3343      	adds	r3, #67	@ 0x43
 800628c:	781b      	ldrb	r3, [r3, #0]
 800628e:	1e5a      	subs	r2, r3, #1
 8006290:	4193      	sbcs	r3, r2
 8006292:	6822      	ldr	r2, [r4, #0]
 8006294:	0692      	lsls	r2, r2, #26
 8006296:	d430      	bmi.n	80062fa <_printf_common+0xae>
 8006298:	0022      	movs	r2, r4
 800629a:	9901      	ldr	r1, [sp, #4]
 800629c:	9800      	ldr	r0, [sp, #0]
 800629e:	9d08      	ldr	r5, [sp, #32]
 80062a0:	3243      	adds	r2, #67	@ 0x43
 80062a2:	47a8      	blx	r5
 80062a4:	3001      	adds	r0, #1
 80062a6:	d025      	beq.n	80062f4 <_printf_common+0xa8>
 80062a8:	2206      	movs	r2, #6
 80062aa:	6823      	ldr	r3, [r4, #0]
 80062ac:	2500      	movs	r5, #0
 80062ae:	4013      	ands	r3, r2
 80062b0:	2b04      	cmp	r3, #4
 80062b2:	d105      	bne.n	80062c0 <_printf_common+0x74>
 80062b4:	6833      	ldr	r3, [r6, #0]
 80062b6:	68e5      	ldr	r5, [r4, #12]
 80062b8:	1aed      	subs	r5, r5, r3
 80062ba:	43eb      	mvns	r3, r5
 80062bc:	17db      	asrs	r3, r3, #31
 80062be:	401d      	ands	r5, r3
 80062c0:	68a3      	ldr	r3, [r4, #8]
 80062c2:	6922      	ldr	r2, [r4, #16]
 80062c4:	4293      	cmp	r3, r2
 80062c6:	dd01      	ble.n	80062cc <_printf_common+0x80>
 80062c8:	1a9b      	subs	r3, r3, r2
 80062ca:	18ed      	adds	r5, r5, r3
 80062cc:	2600      	movs	r6, #0
 80062ce:	42b5      	cmp	r5, r6
 80062d0:	d120      	bne.n	8006314 <_printf_common+0xc8>
 80062d2:	2000      	movs	r0, #0
 80062d4:	e010      	b.n	80062f8 <_printf_common+0xac>
 80062d6:	3501      	adds	r5, #1
 80062d8:	68e3      	ldr	r3, [r4, #12]
 80062da:	6832      	ldr	r2, [r6, #0]
 80062dc:	1a9b      	subs	r3, r3, r2
 80062de:	42ab      	cmp	r3, r5
 80062e0:	ddd2      	ble.n	8006288 <_printf_common+0x3c>
 80062e2:	0022      	movs	r2, r4
 80062e4:	2301      	movs	r3, #1
 80062e6:	9901      	ldr	r1, [sp, #4]
 80062e8:	9800      	ldr	r0, [sp, #0]
 80062ea:	9f08      	ldr	r7, [sp, #32]
 80062ec:	3219      	adds	r2, #25
 80062ee:	47b8      	blx	r7
 80062f0:	3001      	adds	r0, #1
 80062f2:	d1f0      	bne.n	80062d6 <_printf_common+0x8a>
 80062f4:	2001      	movs	r0, #1
 80062f6:	4240      	negs	r0, r0
 80062f8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80062fa:	2030      	movs	r0, #48	@ 0x30
 80062fc:	18e1      	adds	r1, r4, r3
 80062fe:	3143      	adds	r1, #67	@ 0x43
 8006300:	7008      	strb	r0, [r1, #0]
 8006302:	0021      	movs	r1, r4
 8006304:	1c5a      	adds	r2, r3, #1
 8006306:	3145      	adds	r1, #69	@ 0x45
 8006308:	7809      	ldrb	r1, [r1, #0]
 800630a:	18a2      	adds	r2, r4, r2
 800630c:	3243      	adds	r2, #67	@ 0x43
 800630e:	3302      	adds	r3, #2
 8006310:	7011      	strb	r1, [r2, #0]
 8006312:	e7c1      	b.n	8006298 <_printf_common+0x4c>
 8006314:	0022      	movs	r2, r4
 8006316:	2301      	movs	r3, #1
 8006318:	9901      	ldr	r1, [sp, #4]
 800631a:	9800      	ldr	r0, [sp, #0]
 800631c:	9f08      	ldr	r7, [sp, #32]
 800631e:	321a      	adds	r2, #26
 8006320:	47b8      	blx	r7
 8006322:	3001      	adds	r0, #1
 8006324:	d0e6      	beq.n	80062f4 <_printf_common+0xa8>
 8006326:	3601      	adds	r6, #1
 8006328:	e7d1      	b.n	80062ce <_printf_common+0x82>
	...

0800632c <_printf_i>:
 800632c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800632e:	b08b      	sub	sp, #44	@ 0x2c
 8006330:	9206      	str	r2, [sp, #24]
 8006332:	000a      	movs	r2, r1
 8006334:	3243      	adds	r2, #67	@ 0x43
 8006336:	9307      	str	r3, [sp, #28]
 8006338:	9005      	str	r0, [sp, #20]
 800633a:	9203      	str	r2, [sp, #12]
 800633c:	7e0a      	ldrb	r2, [r1, #24]
 800633e:	000c      	movs	r4, r1
 8006340:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006342:	2a78      	cmp	r2, #120	@ 0x78
 8006344:	d809      	bhi.n	800635a <_printf_i+0x2e>
 8006346:	2a62      	cmp	r2, #98	@ 0x62
 8006348:	d80b      	bhi.n	8006362 <_printf_i+0x36>
 800634a:	2a00      	cmp	r2, #0
 800634c:	d100      	bne.n	8006350 <_printf_i+0x24>
 800634e:	e0bc      	b.n	80064ca <_printf_i+0x19e>
 8006350:	497b      	ldr	r1, [pc, #492]	@ (8006540 <_printf_i+0x214>)
 8006352:	9104      	str	r1, [sp, #16]
 8006354:	2a58      	cmp	r2, #88	@ 0x58
 8006356:	d100      	bne.n	800635a <_printf_i+0x2e>
 8006358:	e090      	b.n	800647c <_printf_i+0x150>
 800635a:	0025      	movs	r5, r4
 800635c:	3542      	adds	r5, #66	@ 0x42
 800635e:	702a      	strb	r2, [r5, #0]
 8006360:	e022      	b.n	80063a8 <_printf_i+0x7c>
 8006362:	0010      	movs	r0, r2
 8006364:	3863      	subs	r0, #99	@ 0x63
 8006366:	2815      	cmp	r0, #21
 8006368:	d8f7      	bhi.n	800635a <_printf_i+0x2e>
 800636a:	f7f9 fed5 	bl	8000118 <__gnu_thumb1_case_shi>
 800636e:	0016      	.short	0x0016
 8006370:	fff6001f 	.word	0xfff6001f
 8006374:	fff6fff6 	.word	0xfff6fff6
 8006378:	001ffff6 	.word	0x001ffff6
 800637c:	fff6fff6 	.word	0xfff6fff6
 8006380:	fff6fff6 	.word	0xfff6fff6
 8006384:	003600a1 	.word	0x003600a1
 8006388:	fff60080 	.word	0xfff60080
 800638c:	00b2fff6 	.word	0x00b2fff6
 8006390:	0036fff6 	.word	0x0036fff6
 8006394:	fff6fff6 	.word	0xfff6fff6
 8006398:	0084      	.short	0x0084
 800639a:	0025      	movs	r5, r4
 800639c:	681a      	ldr	r2, [r3, #0]
 800639e:	3542      	adds	r5, #66	@ 0x42
 80063a0:	1d11      	adds	r1, r2, #4
 80063a2:	6019      	str	r1, [r3, #0]
 80063a4:	6813      	ldr	r3, [r2, #0]
 80063a6:	702b      	strb	r3, [r5, #0]
 80063a8:	2301      	movs	r3, #1
 80063aa:	e0a0      	b.n	80064ee <_printf_i+0x1c2>
 80063ac:	6818      	ldr	r0, [r3, #0]
 80063ae:	6809      	ldr	r1, [r1, #0]
 80063b0:	1d02      	adds	r2, r0, #4
 80063b2:	060d      	lsls	r5, r1, #24
 80063b4:	d50b      	bpl.n	80063ce <_printf_i+0xa2>
 80063b6:	6806      	ldr	r6, [r0, #0]
 80063b8:	601a      	str	r2, [r3, #0]
 80063ba:	2e00      	cmp	r6, #0
 80063bc:	da03      	bge.n	80063c6 <_printf_i+0x9a>
 80063be:	232d      	movs	r3, #45	@ 0x2d
 80063c0:	9a03      	ldr	r2, [sp, #12]
 80063c2:	4276      	negs	r6, r6
 80063c4:	7013      	strb	r3, [r2, #0]
 80063c6:	4b5e      	ldr	r3, [pc, #376]	@ (8006540 <_printf_i+0x214>)
 80063c8:	270a      	movs	r7, #10
 80063ca:	9304      	str	r3, [sp, #16]
 80063cc:	e018      	b.n	8006400 <_printf_i+0xd4>
 80063ce:	6806      	ldr	r6, [r0, #0]
 80063d0:	601a      	str	r2, [r3, #0]
 80063d2:	0649      	lsls	r1, r1, #25
 80063d4:	d5f1      	bpl.n	80063ba <_printf_i+0x8e>
 80063d6:	b236      	sxth	r6, r6
 80063d8:	e7ef      	b.n	80063ba <_printf_i+0x8e>
 80063da:	6808      	ldr	r0, [r1, #0]
 80063dc:	6819      	ldr	r1, [r3, #0]
 80063de:	c940      	ldmia	r1!, {r6}
 80063e0:	0605      	lsls	r5, r0, #24
 80063e2:	d402      	bmi.n	80063ea <_printf_i+0xbe>
 80063e4:	0640      	lsls	r0, r0, #25
 80063e6:	d500      	bpl.n	80063ea <_printf_i+0xbe>
 80063e8:	b2b6      	uxth	r6, r6
 80063ea:	6019      	str	r1, [r3, #0]
 80063ec:	4b54      	ldr	r3, [pc, #336]	@ (8006540 <_printf_i+0x214>)
 80063ee:	270a      	movs	r7, #10
 80063f0:	9304      	str	r3, [sp, #16]
 80063f2:	2a6f      	cmp	r2, #111	@ 0x6f
 80063f4:	d100      	bne.n	80063f8 <_printf_i+0xcc>
 80063f6:	3f02      	subs	r7, #2
 80063f8:	0023      	movs	r3, r4
 80063fa:	2200      	movs	r2, #0
 80063fc:	3343      	adds	r3, #67	@ 0x43
 80063fe:	701a      	strb	r2, [r3, #0]
 8006400:	6863      	ldr	r3, [r4, #4]
 8006402:	60a3      	str	r3, [r4, #8]
 8006404:	2b00      	cmp	r3, #0
 8006406:	db03      	blt.n	8006410 <_printf_i+0xe4>
 8006408:	2104      	movs	r1, #4
 800640a:	6822      	ldr	r2, [r4, #0]
 800640c:	438a      	bics	r2, r1
 800640e:	6022      	str	r2, [r4, #0]
 8006410:	2e00      	cmp	r6, #0
 8006412:	d102      	bne.n	800641a <_printf_i+0xee>
 8006414:	9d03      	ldr	r5, [sp, #12]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d00c      	beq.n	8006434 <_printf_i+0x108>
 800641a:	9d03      	ldr	r5, [sp, #12]
 800641c:	0030      	movs	r0, r6
 800641e:	0039      	movs	r1, r7
 8006420:	f7f9 ff0a 	bl	8000238 <__aeabi_uidivmod>
 8006424:	9b04      	ldr	r3, [sp, #16]
 8006426:	3d01      	subs	r5, #1
 8006428:	5c5b      	ldrb	r3, [r3, r1]
 800642a:	702b      	strb	r3, [r5, #0]
 800642c:	0033      	movs	r3, r6
 800642e:	0006      	movs	r6, r0
 8006430:	429f      	cmp	r7, r3
 8006432:	d9f3      	bls.n	800641c <_printf_i+0xf0>
 8006434:	2f08      	cmp	r7, #8
 8006436:	d109      	bne.n	800644c <_printf_i+0x120>
 8006438:	6823      	ldr	r3, [r4, #0]
 800643a:	07db      	lsls	r3, r3, #31
 800643c:	d506      	bpl.n	800644c <_printf_i+0x120>
 800643e:	6862      	ldr	r2, [r4, #4]
 8006440:	6923      	ldr	r3, [r4, #16]
 8006442:	429a      	cmp	r2, r3
 8006444:	dc02      	bgt.n	800644c <_printf_i+0x120>
 8006446:	2330      	movs	r3, #48	@ 0x30
 8006448:	3d01      	subs	r5, #1
 800644a:	702b      	strb	r3, [r5, #0]
 800644c:	9b03      	ldr	r3, [sp, #12]
 800644e:	1b5b      	subs	r3, r3, r5
 8006450:	6123      	str	r3, [r4, #16]
 8006452:	9b07      	ldr	r3, [sp, #28]
 8006454:	0021      	movs	r1, r4
 8006456:	9300      	str	r3, [sp, #0]
 8006458:	9805      	ldr	r0, [sp, #20]
 800645a:	9b06      	ldr	r3, [sp, #24]
 800645c:	aa09      	add	r2, sp, #36	@ 0x24
 800645e:	f7ff fef5 	bl	800624c <_printf_common>
 8006462:	3001      	adds	r0, #1
 8006464:	d148      	bne.n	80064f8 <_printf_i+0x1cc>
 8006466:	2001      	movs	r0, #1
 8006468:	4240      	negs	r0, r0
 800646a:	b00b      	add	sp, #44	@ 0x2c
 800646c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800646e:	2220      	movs	r2, #32
 8006470:	6809      	ldr	r1, [r1, #0]
 8006472:	430a      	orrs	r2, r1
 8006474:	6022      	str	r2, [r4, #0]
 8006476:	2278      	movs	r2, #120	@ 0x78
 8006478:	4932      	ldr	r1, [pc, #200]	@ (8006544 <_printf_i+0x218>)
 800647a:	9104      	str	r1, [sp, #16]
 800647c:	0021      	movs	r1, r4
 800647e:	3145      	adds	r1, #69	@ 0x45
 8006480:	700a      	strb	r2, [r1, #0]
 8006482:	6819      	ldr	r1, [r3, #0]
 8006484:	6822      	ldr	r2, [r4, #0]
 8006486:	c940      	ldmia	r1!, {r6}
 8006488:	0610      	lsls	r0, r2, #24
 800648a:	d402      	bmi.n	8006492 <_printf_i+0x166>
 800648c:	0650      	lsls	r0, r2, #25
 800648e:	d500      	bpl.n	8006492 <_printf_i+0x166>
 8006490:	b2b6      	uxth	r6, r6
 8006492:	6019      	str	r1, [r3, #0]
 8006494:	07d3      	lsls	r3, r2, #31
 8006496:	d502      	bpl.n	800649e <_printf_i+0x172>
 8006498:	2320      	movs	r3, #32
 800649a:	4313      	orrs	r3, r2
 800649c:	6023      	str	r3, [r4, #0]
 800649e:	2e00      	cmp	r6, #0
 80064a0:	d001      	beq.n	80064a6 <_printf_i+0x17a>
 80064a2:	2710      	movs	r7, #16
 80064a4:	e7a8      	b.n	80063f8 <_printf_i+0xcc>
 80064a6:	2220      	movs	r2, #32
 80064a8:	6823      	ldr	r3, [r4, #0]
 80064aa:	4393      	bics	r3, r2
 80064ac:	6023      	str	r3, [r4, #0]
 80064ae:	e7f8      	b.n	80064a2 <_printf_i+0x176>
 80064b0:	681a      	ldr	r2, [r3, #0]
 80064b2:	680d      	ldr	r5, [r1, #0]
 80064b4:	1d10      	adds	r0, r2, #4
 80064b6:	6949      	ldr	r1, [r1, #20]
 80064b8:	6018      	str	r0, [r3, #0]
 80064ba:	6813      	ldr	r3, [r2, #0]
 80064bc:	062e      	lsls	r6, r5, #24
 80064be:	d501      	bpl.n	80064c4 <_printf_i+0x198>
 80064c0:	6019      	str	r1, [r3, #0]
 80064c2:	e002      	b.n	80064ca <_printf_i+0x19e>
 80064c4:	066d      	lsls	r5, r5, #25
 80064c6:	d5fb      	bpl.n	80064c0 <_printf_i+0x194>
 80064c8:	8019      	strh	r1, [r3, #0]
 80064ca:	2300      	movs	r3, #0
 80064cc:	9d03      	ldr	r5, [sp, #12]
 80064ce:	6123      	str	r3, [r4, #16]
 80064d0:	e7bf      	b.n	8006452 <_printf_i+0x126>
 80064d2:	681a      	ldr	r2, [r3, #0]
 80064d4:	1d11      	adds	r1, r2, #4
 80064d6:	6019      	str	r1, [r3, #0]
 80064d8:	6815      	ldr	r5, [r2, #0]
 80064da:	2100      	movs	r1, #0
 80064dc:	0028      	movs	r0, r5
 80064de:	6862      	ldr	r2, [r4, #4]
 80064e0:	f000 fa30 	bl	8006944 <memchr>
 80064e4:	2800      	cmp	r0, #0
 80064e6:	d001      	beq.n	80064ec <_printf_i+0x1c0>
 80064e8:	1b40      	subs	r0, r0, r5
 80064ea:	6060      	str	r0, [r4, #4]
 80064ec:	6863      	ldr	r3, [r4, #4]
 80064ee:	6123      	str	r3, [r4, #16]
 80064f0:	2300      	movs	r3, #0
 80064f2:	9a03      	ldr	r2, [sp, #12]
 80064f4:	7013      	strb	r3, [r2, #0]
 80064f6:	e7ac      	b.n	8006452 <_printf_i+0x126>
 80064f8:	002a      	movs	r2, r5
 80064fa:	6923      	ldr	r3, [r4, #16]
 80064fc:	9906      	ldr	r1, [sp, #24]
 80064fe:	9805      	ldr	r0, [sp, #20]
 8006500:	9d07      	ldr	r5, [sp, #28]
 8006502:	47a8      	blx	r5
 8006504:	3001      	adds	r0, #1
 8006506:	d0ae      	beq.n	8006466 <_printf_i+0x13a>
 8006508:	6823      	ldr	r3, [r4, #0]
 800650a:	079b      	lsls	r3, r3, #30
 800650c:	d415      	bmi.n	800653a <_printf_i+0x20e>
 800650e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006510:	68e0      	ldr	r0, [r4, #12]
 8006512:	4298      	cmp	r0, r3
 8006514:	daa9      	bge.n	800646a <_printf_i+0x13e>
 8006516:	0018      	movs	r0, r3
 8006518:	e7a7      	b.n	800646a <_printf_i+0x13e>
 800651a:	0022      	movs	r2, r4
 800651c:	2301      	movs	r3, #1
 800651e:	9906      	ldr	r1, [sp, #24]
 8006520:	9805      	ldr	r0, [sp, #20]
 8006522:	9e07      	ldr	r6, [sp, #28]
 8006524:	3219      	adds	r2, #25
 8006526:	47b0      	blx	r6
 8006528:	3001      	adds	r0, #1
 800652a:	d09c      	beq.n	8006466 <_printf_i+0x13a>
 800652c:	3501      	adds	r5, #1
 800652e:	68e3      	ldr	r3, [r4, #12]
 8006530:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006532:	1a9b      	subs	r3, r3, r2
 8006534:	42ab      	cmp	r3, r5
 8006536:	dcf0      	bgt.n	800651a <_printf_i+0x1ee>
 8006538:	e7e9      	b.n	800650e <_printf_i+0x1e2>
 800653a:	2500      	movs	r5, #0
 800653c:	e7f7      	b.n	800652e <_printf_i+0x202>
 800653e:	46c0      	nop			@ (mov r8, r8)
 8006540:	08006d0d 	.word	0x08006d0d
 8006544:	08006d1e 	.word	0x08006d1e

08006548 <_scanf_chars>:
 8006548:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800654a:	0015      	movs	r5, r2
 800654c:	688a      	ldr	r2, [r1, #8]
 800654e:	000c      	movs	r4, r1
 8006550:	9001      	str	r0, [sp, #4]
 8006552:	2a00      	cmp	r2, #0
 8006554:	d104      	bne.n	8006560 <_scanf_chars+0x18>
 8006556:	698a      	ldr	r2, [r1, #24]
 8006558:	2a00      	cmp	r2, #0
 800655a:	d117      	bne.n	800658c <_scanf_chars+0x44>
 800655c:	3201      	adds	r2, #1
 800655e:	60a2      	str	r2, [r4, #8]
 8006560:	6822      	ldr	r2, [r4, #0]
 8006562:	06d2      	lsls	r2, r2, #27
 8006564:	d403      	bmi.n	800656e <_scanf_chars+0x26>
 8006566:	681a      	ldr	r2, [r3, #0]
 8006568:	1d11      	adds	r1, r2, #4
 800656a:	6019      	str	r1, [r3, #0]
 800656c:	6817      	ldr	r7, [r2, #0]
 800656e:	2600      	movs	r6, #0
 8006570:	69a0      	ldr	r0, [r4, #24]
 8006572:	2800      	cmp	r0, #0
 8006574:	d016      	beq.n	80065a4 <_scanf_chars+0x5c>
 8006576:	2801      	cmp	r0, #1
 8006578:	d10b      	bne.n	8006592 <_scanf_chars+0x4a>
 800657a:	682b      	ldr	r3, [r5, #0]
 800657c:	6962      	ldr	r2, [r4, #20]
 800657e:	781b      	ldrb	r3, [r3, #0]
 8006580:	5cd3      	ldrb	r3, [r2, r3]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d10e      	bne.n	80065a4 <_scanf_chars+0x5c>
 8006586:	2e00      	cmp	r6, #0
 8006588:	d03b      	beq.n	8006602 <_scanf_chars+0xba>
 800658a:	e029      	b.n	80065e0 <_scanf_chars+0x98>
 800658c:	2201      	movs	r2, #1
 800658e:	4252      	negs	r2, r2
 8006590:	e7e5      	b.n	800655e <_scanf_chars+0x16>
 8006592:	2802      	cmp	r0, #2
 8006594:	d124      	bne.n	80065e0 <_scanf_chars+0x98>
 8006596:	682b      	ldr	r3, [r5, #0]
 8006598:	4a1a      	ldr	r2, [pc, #104]	@ (8006604 <_scanf_chars+0xbc>)
 800659a:	781b      	ldrb	r3, [r3, #0]
 800659c:	5cd3      	ldrb	r3, [r2, r3]
 800659e:	2208      	movs	r2, #8
 80065a0:	4213      	tst	r3, r2
 80065a2:	d11d      	bne.n	80065e0 <_scanf_chars+0x98>
 80065a4:	2210      	movs	r2, #16
 80065a6:	6823      	ldr	r3, [r4, #0]
 80065a8:	3601      	adds	r6, #1
 80065aa:	4213      	tst	r3, r2
 80065ac:	d103      	bne.n	80065b6 <_scanf_chars+0x6e>
 80065ae:	682b      	ldr	r3, [r5, #0]
 80065b0:	781b      	ldrb	r3, [r3, #0]
 80065b2:	703b      	strb	r3, [r7, #0]
 80065b4:	3701      	adds	r7, #1
 80065b6:	682a      	ldr	r2, [r5, #0]
 80065b8:	686b      	ldr	r3, [r5, #4]
 80065ba:	3201      	adds	r2, #1
 80065bc:	602a      	str	r2, [r5, #0]
 80065be:	68a2      	ldr	r2, [r4, #8]
 80065c0:	3b01      	subs	r3, #1
 80065c2:	3a01      	subs	r2, #1
 80065c4:	606b      	str	r3, [r5, #4]
 80065c6:	60a2      	str	r2, [r4, #8]
 80065c8:	2a00      	cmp	r2, #0
 80065ca:	d009      	beq.n	80065e0 <_scanf_chars+0x98>
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	dccf      	bgt.n	8006570 <_scanf_chars+0x28>
 80065d0:	23c0      	movs	r3, #192	@ 0xc0
 80065d2:	005b      	lsls	r3, r3, #1
 80065d4:	0029      	movs	r1, r5
 80065d6:	58e3      	ldr	r3, [r4, r3]
 80065d8:	9801      	ldr	r0, [sp, #4]
 80065da:	4798      	blx	r3
 80065dc:	2800      	cmp	r0, #0
 80065de:	d0c7      	beq.n	8006570 <_scanf_chars+0x28>
 80065e0:	6822      	ldr	r2, [r4, #0]
 80065e2:	2310      	movs	r3, #16
 80065e4:	0011      	movs	r1, r2
 80065e6:	4019      	ands	r1, r3
 80065e8:	421a      	tst	r2, r3
 80065ea:	d106      	bne.n	80065fa <_scanf_chars+0xb2>
 80065ec:	68e3      	ldr	r3, [r4, #12]
 80065ee:	3301      	adds	r3, #1
 80065f0:	60e3      	str	r3, [r4, #12]
 80065f2:	69a3      	ldr	r3, [r4, #24]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d000      	beq.n	80065fa <_scanf_chars+0xb2>
 80065f8:	7039      	strb	r1, [r7, #0]
 80065fa:	2000      	movs	r0, #0
 80065fc:	6923      	ldr	r3, [r4, #16]
 80065fe:	199b      	adds	r3, r3, r6
 8006600:	6123      	str	r3, [r4, #16]
 8006602:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006604:	08006d4b 	.word	0x08006d4b

08006608 <_scanf_i>:
 8006608:	b5f0      	push	{r4, r5, r6, r7, lr}
 800660a:	b08b      	sub	sp, #44	@ 0x2c
 800660c:	9301      	str	r3, [sp, #4]
 800660e:	4b78      	ldr	r3, [pc, #480]	@ (80067f0 <_scanf_i+0x1e8>)
 8006610:	0016      	movs	r6, r2
 8006612:	9004      	str	r0, [sp, #16]
 8006614:	aa07      	add	r2, sp, #28
 8006616:	cba1      	ldmia	r3!, {r0, r5, r7}
 8006618:	c2a1      	stmia	r2!, {r0, r5, r7}
 800661a:	4a76      	ldr	r2, [pc, #472]	@ (80067f4 <_scanf_i+0x1ec>)
 800661c:	698b      	ldr	r3, [r1, #24]
 800661e:	000c      	movs	r4, r1
 8006620:	9205      	str	r2, [sp, #20]
 8006622:	2b03      	cmp	r3, #3
 8006624:	d101      	bne.n	800662a <_scanf_i+0x22>
 8006626:	4b74      	ldr	r3, [pc, #464]	@ (80067f8 <_scanf_i+0x1f0>)
 8006628:	9305      	str	r3, [sp, #20]
 800662a:	22ae      	movs	r2, #174	@ 0xae
 800662c:	2000      	movs	r0, #0
 800662e:	68a3      	ldr	r3, [r4, #8]
 8006630:	0052      	lsls	r2, r2, #1
 8006632:	1e59      	subs	r1, r3, #1
 8006634:	9003      	str	r0, [sp, #12]
 8006636:	4291      	cmp	r1, r2
 8006638:	d905      	bls.n	8006646 <_scanf_i+0x3e>
 800663a:	3b5e      	subs	r3, #94	@ 0x5e
 800663c:	3bff      	subs	r3, #255	@ 0xff
 800663e:	9303      	str	r3, [sp, #12]
 8006640:	235e      	movs	r3, #94	@ 0x5e
 8006642:	33ff      	adds	r3, #255	@ 0xff
 8006644:	60a3      	str	r3, [r4, #8]
 8006646:	0023      	movs	r3, r4
 8006648:	331c      	adds	r3, #28
 800664a:	9300      	str	r3, [sp, #0]
 800664c:	23d0      	movs	r3, #208	@ 0xd0
 800664e:	2700      	movs	r7, #0
 8006650:	6822      	ldr	r2, [r4, #0]
 8006652:	011b      	lsls	r3, r3, #4
 8006654:	4313      	orrs	r3, r2
 8006656:	6023      	str	r3, [r4, #0]
 8006658:	9b00      	ldr	r3, [sp, #0]
 800665a:	9302      	str	r3, [sp, #8]
 800665c:	6833      	ldr	r3, [r6, #0]
 800665e:	a807      	add	r0, sp, #28
 8006660:	7819      	ldrb	r1, [r3, #0]
 8006662:	00bb      	lsls	r3, r7, #2
 8006664:	2202      	movs	r2, #2
 8006666:	5818      	ldr	r0, [r3, r0]
 8006668:	f000 f96c 	bl	8006944 <memchr>
 800666c:	2800      	cmp	r0, #0
 800666e:	d029      	beq.n	80066c4 <_scanf_i+0xbc>
 8006670:	2f01      	cmp	r7, #1
 8006672:	d15e      	bne.n	8006732 <_scanf_i+0x12a>
 8006674:	6863      	ldr	r3, [r4, #4]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d106      	bne.n	8006688 <_scanf_i+0x80>
 800667a:	3308      	adds	r3, #8
 800667c:	6822      	ldr	r2, [r4, #0]
 800667e:	6063      	str	r3, [r4, #4]
 8006680:	33f9      	adds	r3, #249	@ 0xf9
 8006682:	33ff      	adds	r3, #255	@ 0xff
 8006684:	4313      	orrs	r3, r2
 8006686:	6023      	str	r3, [r4, #0]
 8006688:	6823      	ldr	r3, [r4, #0]
 800668a:	4a5c      	ldr	r2, [pc, #368]	@ (80067fc <_scanf_i+0x1f4>)
 800668c:	4013      	ands	r3, r2
 800668e:	6023      	str	r3, [r4, #0]
 8006690:	68a3      	ldr	r3, [r4, #8]
 8006692:	1e5a      	subs	r2, r3, #1
 8006694:	60a2      	str	r2, [r4, #8]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d014      	beq.n	80066c4 <_scanf_i+0xbc>
 800669a:	6833      	ldr	r3, [r6, #0]
 800669c:	1c5a      	adds	r2, r3, #1
 800669e:	6032      	str	r2, [r6, #0]
 80066a0:	781b      	ldrb	r3, [r3, #0]
 80066a2:	9a02      	ldr	r2, [sp, #8]
 80066a4:	7013      	strb	r3, [r2, #0]
 80066a6:	6873      	ldr	r3, [r6, #4]
 80066a8:	1c55      	adds	r5, r2, #1
 80066aa:	3b01      	subs	r3, #1
 80066ac:	6073      	str	r3, [r6, #4]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	dc07      	bgt.n	80066c2 <_scanf_i+0xba>
 80066b2:	23c0      	movs	r3, #192	@ 0xc0
 80066b4:	005b      	lsls	r3, r3, #1
 80066b6:	0031      	movs	r1, r6
 80066b8:	58e3      	ldr	r3, [r4, r3]
 80066ba:	9804      	ldr	r0, [sp, #16]
 80066bc:	4798      	blx	r3
 80066be:	2800      	cmp	r0, #0
 80066c0:	d17e      	bne.n	80067c0 <_scanf_i+0x1b8>
 80066c2:	9502      	str	r5, [sp, #8]
 80066c4:	3701      	adds	r7, #1
 80066c6:	2f03      	cmp	r7, #3
 80066c8:	d1c8      	bne.n	800665c <_scanf_i+0x54>
 80066ca:	6863      	ldr	r3, [r4, #4]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d101      	bne.n	80066d4 <_scanf_i+0xcc>
 80066d0:	330a      	adds	r3, #10
 80066d2:	6063      	str	r3, [r4, #4]
 80066d4:	2700      	movs	r7, #0
 80066d6:	6863      	ldr	r3, [r4, #4]
 80066d8:	4949      	ldr	r1, [pc, #292]	@ (8006800 <_scanf_i+0x1f8>)
 80066da:	6960      	ldr	r0, [r4, #20]
 80066dc:	1ac9      	subs	r1, r1, r3
 80066de:	f000 f893 	bl	8006808 <__sccl>
 80066e2:	9d02      	ldr	r5, [sp, #8]
 80066e4:	68a3      	ldr	r3, [r4, #8]
 80066e6:	6820      	ldr	r0, [r4, #0]
 80066e8:	9302      	str	r3, [sp, #8]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d03f      	beq.n	800676e <_scanf_i+0x166>
 80066ee:	6831      	ldr	r1, [r6, #0]
 80066f0:	6963      	ldr	r3, [r4, #20]
 80066f2:	780a      	ldrb	r2, [r1, #0]
 80066f4:	5c9b      	ldrb	r3, [r3, r2]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d039      	beq.n	800676e <_scanf_i+0x166>
 80066fa:	2a30      	cmp	r2, #48	@ 0x30
 80066fc:	d128      	bne.n	8006750 <_scanf_i+0x148>
 80066fe:	2380      	movs	r3, #128	@ 0x80
 8006700:	011b      	lsls	r3, r3, #4
 8006702:	4218      	tst	r0, r3
 8006704:	d024      	beq.n	8006750 <_scanf_i+0x148>
 8006706:	9b03      	ldr	r3, [sp, #12]
 8006708:	3701      	adds	r7, #1
 800670a:	2b00      	cmp	r3, #0
 800670c:	d005      	beq.n	800671a <_scanf_i+0x112>
 800670e:	001a      	movs	r2, r3
 8006710:	9b02      	ldr	r3, [sp, #8]
 8006712:	3a01      	subs	r2, #1
 8006714:	3301      	adds	r3, #1
 8006716:	9203      	str	r2, [sp, #12]
 8006718:	60a3      	str	r3, [r4, #8]
 800671a:	6873      	ldr	r3, [r6, #4]
 800671c:	3b01      	subs	r3, #1
 800671e:	6073      	str	r3, [r6, #4]
 8006720:	2b00      	cmp	r3, #0
 8006722:	dd1c      	ble.n	800675e <_scanf_i+0x156>
 8006724:	6833      	ldr	r3, [r6, #0]
 8006726:	3301      	adds	r3, #1
 8006728:	6033      	str	r3, [r6, #0]
 800672a:	68a3      	ldr	r3, [r4, #8]
 800672c:	3b01      	subs	r3, #1
 800672e:	60a3      	str	r3, [r4, #8]
 8006730:	e7d8      	b.n	80066e4 <_scanf_i+0xdc>
 8006732:	2f02      	cmp	r7, #2
 8006734:	d1ac      	bne.n	8006690 <_scanf_i+0x88>
 8006736:	23c0      	movs	r3, #192	@ 0xc0
 8006738:	2180      	movs	r1, #128	@ 0x80
 800673a:	6822      	ldr	r2, [r4, #0]
 800673c:	00db      	lsls	r3, r3, #3
 800673e:	4013      	ands	r3, r2
 8006740:	0089      	lsls	r1, r1, #2
 8006742:	428b      	cmp	r3, r1
 8006744:	d1c1      	bne.n	80066ca <_scanf_i+0xc2>
 8006746:	2310      	movs	r3, #16
 8006748:	6063      	str	r3, [r4, #4]
 800674a:	33f0      	adds	r3, #240	@ 0xf0
 800674c:	4313      	orrs	r3, r2
 800674e:	e79e      	b.n	800668e <_scanf_i+0x86>
 8006750:	4b2c      	ldr	r3, [pc, #176]	@ (8006804 <_scanf_i+0x1fc>)
 8006752:	4003      	ands	r3, r0
 8006754:	6023      	str	r3, [r4, #0]
 8006756:	780b      	ldrb	r3, [r1, #0]
 8006758:	702b      	strb	r3, [r5, #0]
 800675a:	3501      	adds	r5, #1
 800675c:	e7dd      	b.n	800671a <_scanf_i+0x112>
 800675e:	23c0      	movs	r3, #192	@ 0xc0
 8006760:	005b      	lsls	r3, r3, #1
 8006762:	0031      	movs	r1, r6
 8006764:	58e3      	ldr	r3, [r4, r3]
 8006766:	9804      	ldr	r0, [sp, #16]
 8006768:	4798      	blx	r3
 800676a:	2800      	cmp	r0, #0
 800676c:	d0dd      	beq.n	800672a <_scanf_i+0x122>
 800676e:	6823      	ldr	r3, [r4, #0]
 8006770:	05db      	lsls	r3, r3, #23
 8006772:	d50e      	bpl.n	8006792 <_scanf_i+0x18a>
 8006774:	9b00      	ldr	r3, [sp, #0]
 8006776:	429d      	cmp	r5, r3
 8006778:	d907      	bls.n	800678a <_scanf_i+0x182>
 800677a:	23be      	movs	r3, #190	@ 0xbe
 800677c:	3d01      	subs	r5, #1
 800677e:	005b      	lsls	r3, r3, #1
 8006780:	0032      	movs	r2, r6
 8006782:	7829      	ldrb	r1, [r5, #0]
 8006784:	58e3      	ldr	r3, [r4, r3]
 8006786:	9804      	ldr	r0, [sp, #16]
 8006788:	4798      	blx	r3
 800678a:	9b00      	ldr	r3, [sp, #0]
 800678c:	2001      	movs	r0, #1
 800678e:	429d      	cmp	r5, r3
 8006790:	d029      	beq.n	80067e6 <_scanf_i+0x1de>
 8006792:	6821      	ldr	r1, [r4, #0]
 8006794:	2310      	movs	r3, #16
 8006796:	000a      	movs	r2, r1
 8006798:	401a      	ands	r2, r3
 800679a:	4219      	tst	r1, r3
 800679c:	d11c      	bne.n	80067d8 <_scanf_i+0x1d0>
 800679e:	702a      	strb	r2, [r5, #0]
 80067a0:	6863      	ldr	r3, [r4, #4]
 80067a2:	9900      	ldr	r1, [sp, #0]
 80067a4:	9804      	ldr	r0, [sp, #16]
 80067a6:	9e05      	ldr	r6, [sp, #20]
 80067a8:	47b0      	blx	r6
 80067aa:	9b01      	ldr	r3, [sp, #4]
 80067ac:	6822      	ldr	r2, [r4, #0]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	0691      	lsls	r1, r2, #26
 80067b2:	d507      	bpl.n	80067c4 <_scanf_i+0x1bc>
 80067b4:	9901      	ldr	r1, [sp, #4]
 80067b6:	1d1a      	adds	r2, r3, #4
 80067b8:	600a      	str	r2, [r1, #0]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	6018      	str	r0, [r3, #0]
 80067be:	e008      	b.n	80067d2 <_scanf_i+0x1ca>
 80067c0:	2700      	movs	r7, #0
 80067c2:	e7d4      	b.n	800676e <_scanf_i+0x166>
 80067c4:	1d19      	adds	r1, r3, #4
 80067c6:	07d6      	lsls	r6, r2, #31
 80067c8:	d50f      	bpl.n	80067ea <_scanf_i+0x1e2>
 80067ca:	9a01      	ldr	r2, [sp, #4]
 80067cc:	6011      	str	r1, [r2, #0]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	8018      	strh	r0, [r3, #0]
 80067d2:	68e3      	ldr	r3, [r4, #12]
 80067d4:	3301      	adds	r3, #1
 80067d6:	60e3      	str	r3, [r4, #12]
 80067d8:	2000      	movs	r0, #0
 80067da:	9b00      	ldr	r3, [sp, #0]
 80067dc:	1aed      	subs	r5, r5, r3
 80067de:	6923      	ldr	r3, [r4, #16]
 80067e0:	19ed      	adds	r5, r5, r7
 80067e2:	195b      	adds	r3, r3, r5
 80067e4:	6123      	str	r3, [r4, #16]
 80067e6:	b00b      	add	sp, #44	@ 0x2c
 80067e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067ea:	9a01      	ldr	r2, [sp, #4]
 80067ec:	6011      	str	r1, [r2, #0]
 80067ee:	e7e4      	b.n	80067ba <_scanf_i+0x1b2>
 80067f0:	08006cb8 	.word	0x08006cb8
 80067f4:	08006bd9 	.word	0x08006bd9
 80067f8:	08006acd 	.word	0x08006acd
 80067fc:	fffffaff 	.word	0xfffffaff
 8006800:	08006d3f 	.word	0x08006d3f
 8006804:	fffff6ff 	.word	0xfffff6ff

08006808 <__sccl>:
 8006808:	b570      	push	{r4, r5, r6, lr}
 800680a:	780b      	ldrb	r3, [r1, #0]
 800680c:	0004      	movs	r4, r0
 800680e:	2b5e      	cmp	r3, #94	@ 0x5e
 8006810:	d018      	beq.n	8006844 <__sccl+0x3c>
 8006812:	2200      	movs	r2, #0
 8006814:	1c4d      	adds	r5, r1, #1
 8006816:	0021      	movs	r1, r4
 8006818:	1c60      	adds	r0, r4, #1
 800681a:	30ff      	adds	r0, #255	@ 0xff
 800681c:	700a      	strb	r2, [r1, #0]
 800681e:	3101      	adds	r1, #1
 8006820:	4281      	cmp	r1, r0
 8006822:	d1fb      	bne.n	800681c <__sccl+0x14>
 8006824:	1e68      	subs	r0, r5, #1
 8006826:	2b00      	cmp	r3, #0
 8006828:	d00b      	beq.n	8006842 <__sccl+0x3a>
 800682a:	2101      	movs	r1, #1
 800682c:	404a      	eors	r2, r1
 800682e:	0028      	movs	r0, r5
 8006830:	54e2      	strb	r2, [r4, r3]
 8006832:	7801      	ldrb	r1, [r0, #0]
 8006834:	1c45      	adds	r5, r0, #1
 8006836:	292d      	cmp	r1, #45	@ 0x2d
 8006838:	d00a      	beq.n	8006850 <__sccl+0x48>
 800683a:	295d      	cmp	r1, #93	@ 0x5d
 800683c:	d01b      	beq.n	8006876 <__sccl+0x6e>
 800683e:	2900      	cmp	r1, #0
 8006840:	d104      	bne.n	800684c <__sccl+0x44>
 8006842:	bd70      	pop	{r4, r5, r6, pc}
 8006844:	2201      	movs	r2, #1
 8006846:	784b      	ldrb	r3, [r1, #1]
 8006848:	1c8d      	adds	r5, r1, #2
 800684a:	e7e4      	b.n	8006816 <__sccl+0xe>
 800684c:	000b      	movs	r3, r1
 800684e:	e7ee      	b.n	800682e <__sccl+0x26>
 8006850:	7846      	ldrb	r6, [r0, #1]
 8006852:	2e5d      	cmp	r6, #93	@ 0x5d
 8006854:	d0fa      	beq.n	800684c <__sccl+0x44>
 8006856:	42b3      	cmp	r3, r6
 8006858:	dcf8      	bgt.n	800684c <__sccl+0x44>
 800685a:	0019      	movs	r1, r3
 800685c:	3002      	adds	r0, #2
 800685e:	3101      	adds	r1, #1
 8006860:	5462      	strb	r2, [r4, r1]
 8006862:	428e      	cmp	r6, r1
 8006864:	dcfb      	bgt.n	800685e <__sccl+0x56>
 8006866:	2100      	movs	r1, #0
 8006868:	1c5d      	adds	r5, r3, #1
 800686a:	42b3      	cmp	r3, r6
 800686c:	da01      	bge.n	8006872 <__sccl+0x6a>
 800686e:	1af1      	subs	r1, r6, r3
 8006870:	3901      	subs	r1, #1
 8006872:	186b      	adds	r3, r5, r1
 8006874:	e7dd      	b.n	8006832 <__sccl+0x2a>
 8006876:	0028      	movs	r0, r5
 8006878:	e7e3      	b.n	8006842 <__sccl+0x3a>
	...

0800687c <__submore>:
 800687c:	000b      	movs	r3, r1
 800687e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006880:	6b4d      	ldr	r5, [r1, #52]	@ 0x34
 8006882:	3344      	adds	r3, #68	@ 0x44
 8006884:	000c      	movs	r4, r1
 8006886:	429d      	cmp	r5, r3
 8006888:	d11c      	bne.n	80068c4 <__submore+0x48>
 800688a:	2680      	movs	r6, #128	@ 0x80
 800688c:	00f6      	lsls	r6, r6, #3
 800688e:	0031      	movs	r1, r6
 8006890:	f7ff f930 	bl	8005af4 <_malloc_r>
 8006894:	2800      	cmp	r0, #0
 8006896:	d102      	bne.n	800689e <__submore+0x22>
 8006898:	2001      	movs	r0, #1
 800689a:	4240      	negs	r0, r0
 800689c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800689e:	0023      	movs	r3, r4
 80068a0:	6360      	str	r0, [r4, #52]	@ 0x34
 80068a2:	63a6      	str	r6, [r4, #56]	@ 0x38
 80068a4:	3346      	adds	r3, #70	@ 0x46
 80068a6:	781a      	ldrb	r2, [r3, #0]
 80068a8:	4b10      	ldr	r3, [pc, #64]	@ (80068ec <__submore+0x70>)
 80068aa:	54c2      	strb	r2, [r0, r3]
 80068ac:	0023      	movs	r3, r4
 80068ae:	3345      	adds	r3, #69	@ 0x45
 80068b0:	781a      	ldrb	r2, [r3, #0]
 80068b2:	4b0f      	ldr	r3, [pc, #60]	@ (80068f0 <__submore+0x74>)
 80068b4:	54c2      	strb	r2, [r0, r3]
 80068b6:	782a      	ldrb	r2, [r5, #0]
 80068b8:	4b0e      	ldr	r3, [pc, #56]	@ (80068f4 <__submore+0x78>)
 80068ba:	54c2      	strb	r2, [r0, r3]
 80068bc:	18c0      	adds	r0, r0, r3
 80068be:	6020      	str	r0, [r4, #0]
 80068c0:	2000      	movs	r0, #0
 80068c2:	e7eb      	b.n	800689c <__submore+0x20>
 80068c4:	6b8e      	ldr	r6, [r1, #56]	@ 0x38
 80068c6:	0029      	movs	r1, r5
 80068c8:	0073      	lsls	r3, r6, #1
 80068ca:	001a      	movs	r2, r3
 80068cc:	9301      	str	r3, [sp, #4]
 80068ce:	f000 f844 	bl	800695a <_realloc_r>
 80068d2:	1e05      	subs	r5, r0, #0
 80068d4:	d0e0      	beq.n	8006898 <__submore+0x1c>
 80068d6:	1987      	adds	r7, r0, r6
 80068d8:	0001      	movs	r1, r0
 80068da:	0032      	movs	r2, r6
 80068dc:	0038      	movs	r0, r7
 80068de:	f7ff f893 	bl	8005a08 <memcpy>
 80068e2:	9b01      	ldr	r3, [sp, #4]
 80068e4:	6027      	str	r7, [r4, #0]
 80068e6:	6365      	str	r5, [r4, #52]	@ 0x34
 80068e8:	63a3      	str	r3, [r4, #56]	@ 0x38
 80068ea:	e7e9      	b.n	80068c0 <__submore+0x44>
 80068ec:	000003ff 	.word	0x000003ff
 80068f0:	000003fe 	.word	0x000003fe
 80068f4:	000003fd 	.word	0x000003fd

080068f8 <memmove>:
 80068f8:	b510      	push	{r4, lr}
 80068fa:	4288      	cmp	r0, r1
 80068fc:	d806      	bhi.n	800690c <memmove+0x14>
 80068fe:	2300      	movs	r3, #0
 8006900:	429a      	cmp	r2, r3
 8006902:	d008      	beq.n	8006916 <memmove+0x1e>
 8006904:	5ccc      	ldrb	r4, [r1, r3]
 8006906:	54c4      	strb	r4, [r0, r3]
 8006908:	3301      	adds	r3, #1
 800690a:	e7f9      	b.n	8006900 <memmove+0x8>
 800690c:	188b      	adds	r3, r1, r2
 800690e:	4298      	cmp	r0, r3
 8006910:	d2f5      	bcs.n	80068fe <memmove+0x6>
 8006912:	3a01      	subs	r2, #1
 8006914:	d200      	bcs.n	8006918 <memmove+0x20>
 8006916:	bd10      	pop	{r4, pc}
 8006918:	5c8b      	ldrb	r3, [r1, r2]
 800691a:	5483      	strb	r3, [r0, r2]
 800691c:	e7f9      	b.n	8006912 <memmove+0x1a>
	...

08006920 <_sbrk_r>:
 8006920:	2300      	movs	r3, #0
 8006922:	b570      	push	{r4, r5, r6, lr}
 8006924:	4d06      	ldr	r5, [pc, #24]	@ (8006940 <_sbrk_r+0x20>)
 8006926:	0004      	movs	r4, r0
 8006928:	0008      	movs	r0, r1
 800692a:	602b      	str	r3, [r5, #0]
 800692c:	f7fa fab8 	bl	8000ea0 <_sbrk>
 8006930:	1c43      	adds	r3, r0, #1
 8006932:	d103      	bne.n	800693c <_sbrk_r+0x1c>
 8006934:	682b      	ldr	r3, [r5, #0]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d000      	beq.n	800693c <_sbrk_r+0x1c>
 800693a:	6023      	str	r3, [r4, #0]
 800693c:	bd70      	pop	{r4, r5, r6, pc}
 800693e:	46c0      	nop			@ (mov r8, r8)
 8006940:	20000dd8 	.word	0x20000dd8

08006944 <memchr>:
 8006944:	b2c9      	uxtb	r1, r1
 8006946:	1882      	adds	r2, r0, r2
 8006948:	4290      	cmp	r0, r2
 800694a:	d101      	bne.n	8006950 <memchr+0xc>
 800694c:	2000      	movs	r0, #0
 800694e:	4770      	bx	lr
 8006950:	7803      	ldrb	r3, [r0, #0]
 8006952:	428b      	cmp	r3, r1
 8006954:	d0fb      	beq.n	800694e <memchr+0xa>
 8006956:	3001      	adds	r0, #1
 8006958:	e7f6      	b.n	8006948 <memchr+0x4>

0800695a <_realloc_r>:
 800695a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800695c:	0006      	movs	r6, r0
 800695e:	000c      	movs	r4, r1
 8006960:	0015      	movs	r5, r2
 8006962:	2900      	cmp	r1, #0
 8006964:	d105      	bne.n	8006972 <_realloc_r+0x18>
 8006966:	0011      	movs	r1, r2
 8006968:	f7ff f8c4 	bl	8005af4 <_malloc_r>
 800696c:	0004      	movs	r4, r0
 800696e:	0020      	movs	r0, r4
 8006970:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006972:	2a00      	cmp	r2, #0
 8006974:	d103      	bne.n	800697e <_realloc_r+0x24>
 8006976:	f7ff f851 	bl	8005a1c <_free_r>
 800697a:	2400      	movs	r4, #0
 800697c:	e7f7      	b.n	800696e <_realloc_r+0x14>
 800697e:	f000 f92f 	bl	8006be0 <_malloc_usable_size_r>
 8006982:	0007      	movs	r7, r0
 8006984:	4285      	cmp	r5, r0
 8006986:	d802      	bhi.n	800698e <_realloc_r+0x34>
 8006988:	0843      	lsrs	r3, r0, #1
 800698a:	42ab      	cmp	r3, r5
 800698c:	d3ef      	bcc.n	800696e <_realloc_r+0x14>
 800698e:	0029      	movs	r1, r5
 8006990:	0030      	movs	r0, r6
 8006992:	f7ff f8af 	bl	8005af4 <_malloc_r>
 8006996:	9001      	str	r0, [sp, #4]
 8006998:	2800      	cmp	r0, #0
 800699a:	d0ee      	beq.n	800697a <_realloc_r+0x20>
 800699c:	002a      	movs	r2, r5
 800699e:	42bd      	cmp	r5, r7
 80069a0:	d900      	bls.n	80069a4 <_realloc_r+0x4a>
 80069a2:	003a      	movs	r2, r7
 80069a4:	0021      	movs	r1, r4
 80069a6:	9801      	ldr	r0, [sp, #4]
 80069a8:	f7ff f82e 	bl	8005a08 <memcpy>
 80069ac:	0021      	movs	r1, r4
 80069ae:	0030      	movs	r0, r6
 80069b0:	f7ff f834 	bl	8005a1c <_free_r>
 80069b4:	9c01      	ldr	r4, [sp, #4]
 80069b6:	e7da      	b.n	800696e <_realloc_r+0x14>

080069b8 <_strtol_l.constprop.0>:
 80069b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80069ba:	b085      	sub	sp, #20
 80069bc:	0017      	movs	r7, r2
 80069be:	001e      	movs	r6, r3
 80069c0:	9003      	str	r0, [sp, #12]
 80069c2:	9101      	str	r1, [sp, #4]
 80069c4:	2b24      	cmp	r3, #36	@ 0x24
 80069c6:	d844      	bhi.n	8006a52 <_strtol_l.constprop.0+0x9a>
 80069c8:	000c      	movs	r4, r1
 80069ca:	2b01      	cmp	r3, #1
 80069cc:	d041      	beq.n	8006a52 <_strtol_l.constprop.0+0x9a>
 80069ce:	4b3d      	ldr	r3, [pc, #244]	@ (8006ac4 <_strtol_l.constprop.0+0x10c>)
 80069d0:	2208      	movs	r2, #8
 80069d2:	469c      	mov	ip, r3
 80069d4:	0023      	movs	r3, r4
 80069d6:	4661      	mov	r1, ip
 80069d8:	781d      	ldrb	r5, [r3, #0]
 80069da:	3401      	adds	r4, #1
 80069dc:	5d48      	ldrb	r0, [r1, r5]
 80069de:	0001      	movs	r1, r0
 80069e0:	4011      	ands	r1, r2
 80069e2:	4210      	tst	r0, r2
 80069e4:	d1f6      	bne.n	80069d4 <_strtol_l.constprop.0+0x1c>
 80069e6:	2d2d      	cmp	r5, #45	@ 0x2d
 80069e8:	d13a      	bne.n	8006a60 <_strtol_l.constprop.0+0xa8>
 80069ea:	7825      	ldrb	r5, [r4, #0]
 80069ec:	1c9c      	adds	r4, r3, #2
 80069ee:	2301      	movs	r3, #1
 80069f0:	9300      	str	r3, [sp, #0]
 80069f2:	2210      	movs	r2, #16
 80069f4:	0033      	movs	r3, r6
 80069f6:	4393      	bics	r3, r2
 80069f8:	d109      	bne.n	8006a0e <_strtol_l.constprop.0+0x56>
 80069fa:	2d30      	cmp	r5, #48	@ 0x30
 80069fc:	d136      	bne.n	8006a6c <_strtol_l.constprop.0+0xb4>
 80069fe:	2120      	movs	r1, #32
 8006a00:	7823      	ldrb	r3, [r4, #0]
 8006a02:	438b      	bics	r3, r1
 8006a04:	2b58      	cmp	r3, #88	@ 0x58
 8006a06:	d131      	bne.n	8006a6c <_strtol_l.constprop.0+0xb4>
 8006a08:	0016      	movs	r6, r2
 8006a0a:	7865      	ldrb	r5, [r4, #1]
 8006a0c:	3402      	adds	r4, #2
 8006a0e:	4a2e      	ldr	r2, [pc, #184]	@ (8006ac8 <_strtol_l.constprop.0+0x110>)
 8006a10:	9b00      	ldr	r3, [sp, #0]
 8006a12:	4694      	mov	ip, r2
 8006a14:	4463      	add	r3, ip
 8006a16:	0031      	movs	r1, r6
 8006a18:	0018      	movs	r0, r3
 8006a1a:	9302      	str	r3, [sp, #8]
 8006a1c:	f7f9 fc0c 	bl	8000238 <__aeabi_uidivmod>
 8006a20:	2200      	movs	r2, #0
 8006a22:	4684      	mov	ip, r0
 8006a24:	0010      	movs	r0, r2
 8006a26:	002b      	movs	r3, r5
 8006a28:	3b30      	subs	r3, #48	@ 0x30
 8006a2a:	2b09      	cmp	r3, #9
 8006a2c:	d825      	bhi.n	8006a7a <_strtol_l.constprop.0+0xc2>
 8006a2e:	001d      	movs	r5, r3
 8006a30:	42ae      	cmp	r6, r5
 8006a32:	dd31      	ble.n	8006a98 <_strtol_l.constprop.0+0xe0>
 8006a34:	1c53      	adds	r3, r2, #1
 8006a36:	d009      	beq.n	8006a4c <_strtol_l.constprop.0+0x94>
 8006a38:	2201      	movs	r2, #1
 8006a3a:	4252      	negs	r2, r2
 8006a3c:	4584      	cmp	ip, r0
 8006a3e:	d305      	bcc.n	8006a4c <_strtol_l.constprop.0+0x94>
 8006a40:	d101      	bne.n	8006a46 <_strtol_l.constprop.0+0x8e>
 8006a42:	42a9      	cmp	r1, r5
 8006a44:	db25      	blt.n	8006a92 <_strtol_l.constprop.0+0xda>
 8006a46:	2201      	movs	r2, #1
 8006a48:	4370      	muls	r0, r6
 8006a4a:	1828      	adds	r0, r5, r0
 8006a4c:	7825      	ldrb	r5, [r4, #0]
 8006a4e:	3401      	adds	r4, #1
 8006a50:	e7e9      	b.n	8006a26 <_strtol_l.constprop.0+0x6e>
 8006a52:	f7fe ffad 	bl	80059b0 <__errno>
 8006a56:	2316      	movs	r3, #22
 8006a58:	6003      	str	r3, [r0, #0]
 8006a5a:	2000      	movs	r0, #0
 8006a5c:	b005      	add	sp, #20
 8006a5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a60:	9100      	str	r1, [sp, #0]
 8006a62:	2d2b      	cmp	r5, #43	@ 0x2b
 8006a64:	d1c5      	bne.n	80069f2 <_strtol_l.constprop.0+0x3a>
 8006a66:	7825      	ldrb	r5, [r4, #0]
 8006a68:	1c9c      	adds	r4, r3, #2
 8006a6a:	e7c2      	b.n	80069f2 <_strtol_l.constprop.0+0x3a>
 8006a6c:	2e00      	cmp	r6, #0
 8006a6e:	d1ce      	bne.n	8006a0e <_strtol_l.constprop.0+0x56>
 8006a70:	3608      	adds	r6, #8
 8006a72:	2d30      	cmp	r5, #48	@ 0x30
 8006a74:	d0cb      	beq.n	8006a0e <_strtol_l.constprop.0+0x56>
 8006a76:	3602      	adds	r6, #2
 8006a78:	e7c9      	b.n	8006a0e <_strtol_l.constprop.0+0x56>
 8006a7a:	002b      	movs	r3, r5
 8006a7c:	3b41      	subs	r3, #65	@ 0x41
 8006a7e:	2b19      	cmp	r3, #25
 8006a80:	d801      	bhi.n	8006a86 <_strtol_l.constprop.0+0xce>
 8006a82:	3d37      	subs	r5, #55	@ 0x37
 8006a84:	e7d4      	b.n	8006a30 <_strtol_l.constprop.0+0x78>
 8006a86:	002b      	movs	r3, r5
 8006a88:	3b61      	subs	r3, #97	@ 0x61
 8006a8a:	2b19      	cmp	r3, #25
 8006a8c:	d804      	bhi.n	8006a98 <_strtol_l.constprop.0+0xe0>
 8006a8e:	3d57      	subs	r5, #87	@ 0x57
 8006a90:	e7ce      	b.n	8006a30 <_strtol_l.constprop.0+0x78>
 8006a92:	2201      	movs	r2, #1
 8006a94:	4252      	negs	r2, r2
 8006a96:	e7d9      	b.n	8006a4c <_strtol_l.constprop.0+0x94>
 8006a98:	1c53      	adds	r3, r2, #1
 8006a9a:	d108      	bne.n	8006aae <_strtol_l.constprop.0+0xf6>
 8006a9c:	2322      	movs	r3, #34	@ 0x22
 8006a9e:	9a03      	ldr	r2, [sp, #12]
 8006aa0:	9802      	ldr	r0, [sp, #8]
 8006aa2:	6013      	str	r3, [r2, #0]
 8006aa4:	2f00      	cmp	r7, #0
 8006aa6:	d0d9      	beq.n	8006a5c <_strtol_l.constprop.0+0xa4>
 8006aa8:	1e63      	subs	r3, r4, #1
 8006aaa:	9301      	str	r3, [sp, #4]
 8006aac:	e007      	b.n	8006abe <_strtol_l.constprop.0+0x106>
 8006aae:	9b00      	ldr	r3, [sp, #0]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d000      	beq.n	8006ab6 <_strtol_l.constprop.0+0xfe>
 8006ab4:	4240      	negs	r0, r0
 8006ab6:	2f00      	cmp	r7, #0
 8006ab8:	d0d0      	beq.n	8006a5c <_strtol_l.constprop.0+0xa4>
 8006aba:	2a00      	cmp	r2, #0
 8006abc:	d1f4      	bne.n	8006aa8 <_strtol_l.constprop.0+0xf0>
 8006abe:	9b01      	ldr	r3, [sp, #4]
 8006ac0:	603b      	str	r3, [r7, #0]
 8006ac2:	e7cb      	b.n	8006a5c <_strtol_l.constprop.0+0xa4>
 8006ac4:	08006d4b 	.word	0x08006d4b
 8006ac8:	7fffffff 	.word	0x7fffffff

08006acc <_strtol_r>:
 8006acc:	b510      	push	{r4, lr}
 8006ace:	f7ff ff73 	bl	80069b8 <_strtol_l.constprop.0>
 8006ad2:	bd10      	pop	{r4, pc}

08006ad4 <_strtoul_l.constprop.0>:
 8006ad4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ad6:	001e      	movs	r6, r3
 8006ad8:	4b3e      	ldr	r3, [pc, #248]	@ (8006bd4 <_strtoul_l.constprop.0+0x100>)
 8006ada:	0017      	movs	r7, r2
 8006adc:	000c      	movs	r4, r1
 8006ade:	469c      	mov	ip, r3
 8006ae0:	2208      	movs	r2, #8
 8006ae2:	b085      	sub	sp, #20
 8006ae4:	9003      	str	r0, [sp, #12]
 8006ae6:	9100      	str	r1, [sp, #0]
 8006ae8:	0023      	movs	r3, r4
 8006aea:	4661      	mov	r1, ip
 8006aec:	781d      	ldrb	r5, [r3, #0]
 8006aee:	3401      	adds	r4, #1
 8006af0:	5d48      	ldrb	r0, [r1, r5]
 8006af2:	0001      	movs	r1, r0
 8006af4:	4011      	ands	r1, r2
 8006af6:	4210      	tst	r0, r2
 8006af8:	d1f6      	bne.n	8006ae8 <_strtoul_l.constprop.0+0x14>
 8006afa:	2d2d      	cmp	r5, #45	@ 0x2d
 8006afc:	d137      	bne.n	8006b6e <_strtoul_l.constprop.0+0x9a>
 8006afe:	7825      	ldrb	r5, [r4, #0]
 8006b00:	1c9c      	adds	r4, r3, #2
 8006b02:	2301      	movs	r3, #1
 8006b04:	9302      	str	r3, [sp, #8]
 8006b06:	2210      	movs	r2, #16
 8006b08:	0033      	movs	r3, r6
 8006b0a:	4393      	bics	r3, r2
 8006b0c:	d109      	bne.n	8006b22 <_strtoul_l.constprop.0+0x4e>
 8006b0e:	2d30      	cmp	r5, #48	@ 0x30
 8006b10:	d133      	bne.n	8006b7a <_strtoul_l.constprop.0+0xa6>
 8006b12:	2120      	movs	r1, #32
 8006b14:	7823      	ldrb	r3, [r4, #0]
 8006b16:	438b      	bics	r3, r1
 8006b18:	2b58      	cmp	r3, #88	@ 0x58
 8006b1a:	d12e      	bne.n	8006b7a <_strtoul_l.constprop.0+0xa6>
 8006b1c:	0016      	movs	r6, r2
 8006b1e:	7865      	ldrb	r5, [r4, #1]
 8006b20:	3402      	adds	r4, #2
 8006b22:	2001      	movs	r0, #1
 8006b24:	0031      	movs	r1, r6
 8006b26:	4240      	negs	r0, r0
 8006b28:	f7f9 fb00 	bl	800012c <__udivsi3>
 8006b2c:	9001      	str	r0, [sp, #4]
 8006b2e:	2001      	movs	r0, #1
 8006b30:	0031      	movs	r1, r6
 8006b32:	4240      	negs	r0, r0
 8006b34:	f7f9 fb80 	bl	8000238 <__aeabi_uidivmod>
 8006b38:	2300      	movs	r3, #0
 8006b3a:	2201      	movs	r2, #1
 8006b3c:	0018      	movs	r0, r3
 8006b3e:	4694      	mov	ip, r2
 8006b40:	002a      	movs	r2, r5
 8006b42:	3a30      	subs	r2, #48	@ 0x30
 8006b44:	2a09      	cmp	r2, #9
 8006b46:	d81f      	bhi.n	8006b88 <_strtoul_l.constprop.0+0xb4>
 8006b48:	0015      	movs	r5, r2
 8006b4a:	42ae      	cmp	r6, r5
 8006b4c:	dd2b      	ble.n	8006ba6 <_strtoul_l.constprop.0+0xd2>
 8006b4e:	1c5a      	adds	r2, r3, #1
 8006b50:	d00a      	beq.n	8006b68 <_strtoul_l.constprop.0+0x94>
 8006b52:	2301      	movs	r3, #1
 8006b54:	9a01      	ldr	r2, [sp, #4]
 8006b56:	425b      	negs	r3, r3
 8006b58:	4282      	cmp	r2, r0
 8006b5a:	d305      	bcc.n	8006b68 <_strtoul_l.constprop.0+0x94>
 8006b5c:	d101      	bne.n	8006b62 <_strtoul_l.constprop.0+0x8e>
 8006b5e:	42a9      	cmp	r1, r5
 8006b60:	db1e      	blt.n	8006ba0 <_strtoul_l.constprop.0+0xcc>
 8006b62:	4663      	mov	r3, ip
 8006b64:	4370      	muls	r0, r6
 8006b66:	1828      	adds	r0, r5, r0
 8006b68:	7825      	ldrb	r5, [r4, #0]
 8006b6a:	3401      	adds	r4, #1
 8006b6c:	e7e8      	b.n	8006b40 <_strtoul_l.constprop.0+0x6c>
 8006b6e:	9102      	str	r1, [sp, #8]
 8006b70:	2d2b      	cmp	r5, #43	@ 0x2b
 8006b72:	d1c8      	bne.n	8006b06 <_strtoul_l.constprop.0+0x32>
 8006b74:	7825      	ldrb	r5, [r4, #0]
 8006b76:	1c9c      	adds	r4, r3, #2
 8006b78:	e7c5      	b.n	8006b06 <_strtoul_l.constprop.0+0x32>
 8006b7a:	2e00      	cmp	r6, #0
 8006b7c:	d1d1      	bne.n	8006b22 <_strtoul_l.constprop.0+0x4e>
 8006b7e:	3608      	adds	r6, #8
 8006b80:	2d30      	cmp	r5, #48	@ 0x30
 8006b82:	d0ce      	beq.n	8006b22 <_strtoul_l.constprop.0+0x4e>
 8006b84:	3602      	adds	r6, #2
 8006b86:	e7cc      	b.n	8006b22 <_strtoul_l.constprop.0+0x4e>
 8006b88:	002a      	movs	r2, r5
 8006b8a:	3a41      	subs	r2, #65	@ 0x41
 8006b8c:	2a19      	cmp	r2, #25
 8006b8e:	d801      	bhi.n	8006b94 <_strtoul_l.constprop.0+0xc0>
 8006b90:	3d37      	subs	r5, #55	@ 0x37
 8006b92:	e7da      	b.n	8006b4a <_strtoul_l.constprop.0+0x76>
 8006b94:	002a      	movs	r2, r5
 8006b96:	3a61      	subs	r2, #97	@ 0x61
 8006b98:	2a19      	cmp	r2, #25
 8006b9a:	d804      	bhi.n	8006ba6 <_strtoul_l.constprop.0+0xd2>
 8006b9c:	3d57      	subs	r5, #87	@ 0x57
 8006b9e:	e7d4      	b.n	8006b4a <_strtoul_l.constprop.0+0x76>
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	425b      	negs	r3, r3
 8006ba4:	e7e0      	b.n	8006b68 <_strtoul_l.constprop.0+0x94>
 8006ba6:	1c5a      	adds	r2, r3, #1
 8006ba8:	d107      	bne.n	8006bba <_strtoul_l.constprop.0+0xe6>
 8006baa:	2222      	movs	r2, #34	@ 0x22
 8006bac:	9903      	ldr	r1, [sp, #12]
 8006bae:	0018      	movs	r0, r3
 8006bb0:	600a      	str	r2, [r1, #0]
 8006bb2:	2f00      	cmp	r7, #0
 8006bb4:	d109      	bne.n	8006bca <_strtoul_l.constprop.0+0xf6>
 8006bb6:	b005      	add	sp, #20
 8006bb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bba:	9a02      	ldr	r2, [sp, #8]
 8006bbc:	2a00      	cmp	r2, #0
 8006bbe:	d000      	beq.n	8006bc2 <_strtoul_l.constprop.0+0xee>
 8006bc0:	4240      	negs	r0, r0
 8006bc2:	2f00      	cmp	r7, #0
 8006bc4:	d0f7      	beq.n	8006bb6 <_strtoul_l.constprop.0+0xe2>
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d001      	beq.n	8006bce <_strtoul_l.constprop.0+0xfa>
 8006bca:	1e63      	subs	r3, r4, #1
 8006bcc:	9300      	str	r3, [sp, #0]
 8006bce:	9b00      	ldr	r3, [sp, #0]
 8006bd0:	603b      	str	r3, [r7, #0]
 8006bd2:	e7f0      	b.n	8006bb6 <_strtoul_l.constprop.0+0xe2>
 8006bd4:	08006d4b 	.word	0x08006d4b

08006bd8 <_strtoul_r>:
 8006bd8:	b510      	push	{r4, lr}
 8006bda:	f7ff ff7b 	bl	8006ad4 <_strtoul_l.constprop.0>
 8006bde:	bd10      	pop	{r4, pc}

08006be0 <_malloc_usable_size_r>:
 8006be0:	1f0b      	subs	r3, r1, #4
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	1f18      	subs	r0, r3, #4
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	da01      	bge.n	8006bee <_malloc_usable_size_r+0xe>
 8006bea:	580b      	ldr	r3, [r1, r0]
 8006bec:	18c0      	adds	r0, r0, r3
 8006bee:	4770      	bx	lr

08006bf0 <_init>:
 8006bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bf2:	46c0      	nop			@ (mov r8, r8)
 8006bf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bf6:	bc08      	pop	{r3}
 8006bf8:	469e      	mov	lr, r3
 8006bfa:	4770      	bx	lr

08006bfc <_fini>:
 8006bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bfe:	46c0      	nop			@ (mov r8, r8)
 8006c00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c02:	bc08      	pop	{r3}
 8006c04:	469e      	mov	lr, r3
 8006c06:	4770      	bx	lr
