Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Nov 29 17:43:03 2022
| Host         : ZHOUXXXX running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vlg_design_control_sets_placed.rpt
| Design       : vlg_design
| Device       : xc7k325t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    79 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              59 |           18 |
| Yes          | No                    | No                     |              88 |           24 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              48 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------------------------+--------------------------------+------------------+----------------+--------------+
|        Clock Signal        |          Enable Signal          |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+---------------------------------+--------------------------------+------------------+----------------+--------------+
|  i_clk_BUFG                | U_M_S2P_0/r_rx_data[1]_i_1_n_0  | U_M_S2P_0/SR[0]                |                1 |              1 |         1.00 |
|  i_clk_BUFG                | U_M_S2P_0/r_rx_data[0]_i_1_n_0  | U_M_S2P_0/SR[0]                |                1 |              1 |         1.00 |
|  i_clk_BUFG                | U_M_S2P_0/r_rx_data[2]_i_1_n_0  | U_M_S2P_0/SR[0]                |                1 |              1 |         1.00 |
|  i_clk_BUFG                | U_M_S2P_0/r_rx_data[3]_i_1_n_0  | U_M_S2P_0/SR[0]                |                1 |              1 |         1.00 |
|  i_clk_BUFG                | U_M_S2P_0/r_rx_data[7]_i_1_n_0  | U_M_S2P_0/SR[0]                |                1 |              1 |         1.00 |
|  i_clk_BUFG                | U_M_S2P_0/r_rx_data[5]_i_1_n_0  | U_M_S2P_0/SR[0]                |                1 |              1 |         1.00 |
|  i_clk_BUFG                | U_M_S2P_0/r_rx_data[4]_i_1_n_0  | U_M_S2P_0/SR[0]                |                1 |              1 |         1.00 |
|  i_clk_BUFG                | U_M_S2P_0/r_rx_data[6]_i_1_n_0  | U_M_S2P_0/SR[0]                |                1 |              1 |         1.00 |
|  i_clk_BUFG                |                                 |                                |                4 |              4 |         1.00 |
|  i_clk_BUFG                | U_M_S2P_0/w_rx_en               | U_M_DECODER_0/r_bytecnt        |                1 |              4 |         4.00 |
|  i_clk_BUFG                | U_M_BPS_0/w_bps_done            | U_M_S2P_0/r_bit_cnt[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  i_clk_BUFG                | U_M_S2P_0/o_bps_en0             |                                |                3 |              8 |         2.67 |
|  i_clk_BUFG                | U_M_DECODER_0/o_led_high[31]    |                                |                2 |              8 |         4.00 |
|  i_clk_BUFG                | U_M_DECODER_0/o_led_high[15]    |                                |                1 |              8 |         8.00 |
|  i_clk_BUFG                | U_M_DECODER_0/o_led_high[23]    |                                |                2 |              8 |         4.00 |
|  i_clk_BUFG                | U_M_DECODER_0/o_led_num[1]      |                                |                2 |              8 |         4.00 |
|  i_clk_BUFG                | U_M_DECODER_0/o_led_num[8]      |                                |                3 |              8 |         2.67 |
|  i_clk_BUFG                | U_M_DECODER_0/o_led_high[7]     |                                |                2 |              8 |         4.00 |
|  i_clk_BUFG                | U_M_DECODER_0/o_led_periord[30] |                                |                3 |              8 |         2.67 |
|  i_clk_BUFG                | U_M_DECODER_0/o_led_periord[15] |                                |                2 |              8 |         4.00 |
|  i_clk_BUFG                | U_M_DECODER_0/o_led_periord[23] |                                |                2 |              8 |         4.00 |
|  i_clk_BUFG                | U_M_DECODER_0/o_led_periord[7]  |                                |                2 |              8 |         4.00 |
|  U_M_DECODER_0/r_nstate__0 |                                 |                                |                3 |             10 |         3.33 |
|  i_clk_BUFG                |                                 | U_M_S2P_0/o_bps_en_reg_0[0]    |                4 |             11 |         2.75 |
|  i_clk_BUFG                |                                 | U_M_S2P_0/SR[0]                |                6 |             16 |         2.67 |
|  i_clk_BUFG                |                                 | U_M_LED_0/r_pcnt[0]_i_1_n_0    |                8 |             32 |         4.00 |
|  i_clk_BUFG                | U_M_LED_0/w_end_en01_out        | U_M_LED_0/r_tcnt[0]_i_1_n_0    |                8 |             32 |         4.00 |
+----------------------------+---------------------------------+--------------------------------+------------------+----------------+--------------+


