
<html><head><title>Types of Libraries</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2020-09-17" />
<meta name="CreateTime" content="1600409577" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso MultiTech Framework (VMT) flow that binds package designing in Virtuoso and SiP Layout." />
<meta name="DocTitle" content="Virtuoso MultiTech Framework User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Types of Libraries" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="vmtUser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-09-17" />
<meta name="ModifiedTime" content="1600409577" />
<meta name="NextFile" content="sip_layout.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="library_ct_component_modeling.html" />
<meta name="c_product" content="Cross-Platform Solutions" />
<meta name="Product" content="Virtuoso System Design Environment" />
<meta name="ProductFamily" content="Cross-Platform Solutions" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso MultiTech Framework User Guide -- Types of Libraries" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Virtuoso MultiTech Framework" />
<meta name="prod_subfeature" content="Unified Libraries" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="vmtUserICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vmtUserTOC.html">Contents</a></li><li><a class="prev" href="library_ct_component_modeling.html" title="Component Modeling">Component Modeling</a></li><li style="float: right;"><a class="viewPrint" href="vmtUser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="sip_layout.html" title="Creating a SiP Layout">Creating a SiP Layout</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso MultiTech Framework User Guide<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:ct_libraries_types" title="Types of Libraries"></a><h2>
<a id="pgfId-928853"></a><a id="59678"></a>Types of Libraries</h2>

<p>
<a id="pgfId-927394"></a>Unified libraries are crucial to enabling all the Virtuoso multiple technology flows. These libraries exist in the following forms and must be imported or created. </p>
<ul><li>
<a id="pgfId-927446"></a>Allegro views and self- contained SiP files are imported by the <code>libImport</code> utility to create abstracts for padstacks, LGA/BGA packages, discrete devices, and dies. </li><li>
<a id="pgfId-927452"></a>Virtuoso IC abstracts are created by Die Export. </li><li>
<a id="pgfId-928903"></a>Vendor libraries of discrete devices are imported through CSV Import.</li></ul>


<p>
<a id="pgfId-929899"></a>Here are the following types of libraries:</p>
<ul><li>
<a id="pgfId-929947"></a><a href="library_ct_libraries_types.html#82043">Exported Die Library</a></li><li>
<a id="pgfId-929957"></a><a href="library_ct_libraries_types.html#96103">BGA Library</a></li><li>
<a id="pgfId-929963"></a><a href="library_ct_libraries_types.html#90584">Tline Library</a></li><li>
<a id="pgfId-929969"></a><a href="library_ct_libraries_types.html#12547">pkgLib Library</a></li><li>
<a id="pgfId-929975"></a><a href="library_ct_libraries_types.html#37070">Passive Component Library</a></li><li>
<a id="pgfId-929981"></a><a href="library_ct_libraries_types.html#18666">CSV Import Library</a></li></ul>






<h3>
<a id="pgfId-924265"></a><a id="die_exp_mig"></a><a id="82043"></a>Exported Die Library</h3>

<p>
<a id="pgfId-924310"></a>Exporting a die from a Virtuoso layout generates the following data:</p>
<ul><li>
<a id="pgfId-928607"></a>Abstract: This contains the instances of the padstack that correspond to the IO cell or shape-based interfaces in the source IC layout. The terminal names in the abstract view correspond to the physical domain names.</li><li>
<a id="pgfId-928608"></a>Symbol: This corresponds to the logical interface of the physical footprint of the exported die. The terminal names in the symbol view correspond to the logical domain names.</li><li>
<a id="pgfId-928609"></a>Schematic: This is the mapping schematic between the source IC symbol view and the exported symbol view. The duplicate pins in the source IC layout are made unique. Therefore, this mapping schematic has connectivity from the unique interface of the exported die to the generic interface of the source IC.</li><li>
<a id="pgfId-928610"></a>Layout: This is the placeholder die TILP cellview.</li></ul>



<p>
<a id="pgfId-928611"></a>Exporting the die also creates one cell for each unique padstack used in the die abstract. Consequently, the following views are created for the padstack:</p>
<ul><li>
<a id="pgfId-928612"></a>Abstract: base cellview of the padstack</li><li>
<a id="pgfId-928613"></a>Layout: placeholder padStack TILP cellview</li></ul>


<h4>
<a id="pgfId-924160"></a>Preparing for Die Export</h4>

<p>
<a id="pgfId-924161"></a>To prepare the die for ensuring that the die abstract is accurate before using it in the package: </p>
<ul><li>
<a id="pgfId-924162"></a>Set the <em>cellType</em> to <code>coverBump</code> for the cells that contain the bump instances.<br />
<a id="pgfId-924166"></a><div class="webflare-div-image">
<img width="537" height="349" src="images/library-4.gif" /></div></li><li>
<a id="pgfId-924167"></a>Update the connectivity information for the bump cells.<br />
<a id="pgfId-924171"></a><div class="webflare-div-image">
<img width="668" height="308" src="images/library-5.gif" /></div></li><li>
<a id="pgfId-924172"></a>Define <code>prBoundary</code> at all the levels of the design.</li></ul>










<p>
<a id="pgfId-924173"></a>Cells that are not defined as <code>coverBump</code> are not extracted while exporting the die.</p>

<h4>
<a id="pgfId-924176"></a><a id="vrfExportDieForm"></a><a id="41592"></a>Exporting the Die</h4>
<div class="webflare-information-macro webflare-macro-video">
<a id="pgfId-924177"></a>
To find out more about the process of creating TILPs and the various types of views that are generated, see the video Creating a TILP by Exporting the Die<a id="marker-924258"></a>.</div>

<p>
<a id="pgfId-924179"></a>This is the step in the flow where the IC/die footprint is handed over to the package designer. By exporting the die, you can create technology-independent abstraction, which enables co-design, layout versus abstract (LVA) checks, and cross-fabric simulation using die schematic and model-based simulation for dies.</p>
<p>
<a id="pgfId-924180"></a>To export the die: </p>
<ol><li>
<a id="pgfId-924181"></a>Open the IC/die layout.</li><li>
<a id="pgfId-924182"></a>Click <em>Module</em> &#8211; <em>Export Die</em>.</li><li>
<a id="pgfId-929346"></a>Set the options in the <a actuate="user" class="URL" href="../vrf/form_desc.html#exp_die" show="replace" xml:link="simple">Export Die</a> form. Alternatively, use <a actuate="user" class="URL" href="../vrf/VRF_SKILL.html#vrfExportLayoutSkill" show="replace" xml:link="simple">vrfExportLayoutSkill</a>.<br />
<a id="pgfId-924189"></a><div class="webflare-div-image">
<img width="668" height="249" src="images/library-7.gif" /></div>
<a id="pgfId-924190"></a>You must specify the <em>Front Pin Layer</em> on the <em>Inputs</em> tab while defining the inputs for exporting the die. Most of the options are already set by default in the form.</li><li>
<a id="pgfId-924191"></a>On the <em>Outputs</em> tab, specify the options for the die abstract. </li></ol>








<p>
<a id="pgfId-924192"></a>After exporting the die, you can edit the die layouts and die abstract TILPs that are part of the same package by using the Co-Design feature.</p>
<p>
<a id="pgfId-924193"></a>Die export includes the following tasks when <code>IO cell</code> is chosen as the <em>Die Interface Type </em>in the Export Die form:</p>
<ul><li>
<a id="pgfId-924194"></a>Extracts the IO Cells (bump/pads) from a given die/IC layout hierarchy and ensures that any duplicate pin names are made unique. For example, if there are two pins named as <code>VSS&lt;1&gt;</code>, they are mapped as <code>VSS_EXTRA0&lt;1&gt;</code> and <code>VSS_EXTRA1&lt;1&gt;</code>. </li><li>
<a id="pgfId-924195"></a>Connects the front-end hierarchy of the exported die to the front end hierarchy of the other die. You can to access the IC schematic hierarchy when the die is instantiated in a package.</li></ul>

<p>
<a id="pgfId-924196"></a>The summary report generated after die export contains information about whether the IO Cells are connected, unconnected, or invalid based on the <em>Front Pin Layer</em> value. It also warns about any IO Cells that contain layers different from the <em>Front Pin Layer</em> value.</p>
<p>
<a id="pgfId-924197"></a>Die export includes the following tasks when <code>Shape with overlapping label </code>is chosen as the <em>Die Interface Type </em>in the Export Die form:</p>
<ul><li>
<a id="pgfId-924198"></a>Exports die for shape-based layouts. </li><li>
<a id="pgfId-924199"></a>Accepts pin layer purpose pair and label layer purpose pair only for the front and back side.</li><li>
<a id="pgfId-924200"></a>Extracts pins based on the shapes. In shape-based layouts, a shape is exported as a pin with a name the same as the text of the overlapping label. For a shape to be exported as a pin, <ul><li>
<a id="pgfId-924201"></a>It must be a rectangle, polygon, or ellipse. </li><li>
<a id="pgfId-924202"></a>The origin of the label must overlap with the shape to be exported. </li></ul></li></ul>




<p>
<a id="pgfId-924203"></a>After exporting the die, the summary report is printed, which describes the number of labels found with and without overlapping shapes for the front side and back side layers.</p>
<p>
<a id="pgfId-924204"></a><code>Labels with overlapping shapes:</code></p>
<p>
<a id="pgfId-924205"></a><code>                Front Side: 3</code></p>
<p>
<a id="pgfId-924206"></a><code>                Back Side: 2</code></p>
<p>
<a id="pgfId-924207"></a><code>Labels without overlapping shapes:</code></p>
<p>
<a id="pgfId-924208"></a><code>                Front Side: 1</code></p>
<p>
<a id="pgfId-924209"></a><code>                Back Side: 0</code></p>

<h3>
<a id="pgfId-921356"></a><a id="96103"></a>BGA Library</h3>

<p>
<a id="pgfId-923917"></a>Ball grid array (BGA) is a type of die component whose pins are solder balls arranged in a grid pattern. For an effective use model, group multiple BGAs within a part table.</p>

<p>
<a id="pgfId-924034"></a></p>
<div class="webflare-div-image">
<img width="668" height="198" src="images/library-8.gif" /></div>
<h3>
<a id="pgfId-925186"></a><a id="90584"></a>Tline Library</h3>

<p>
<a id="pgfId-925187"></a>The Tline library contains the symbol view, simulation view, and OA layout view for TLines. You can instantiate the symbol views and capture connectivity in the package schematic. Tline components are derived from <code>rfTlineLib</code>, which is a library of wideband-accurate transmission line models in multi-conductor microstrip and stripline configurations.</p>

<p>
<a id="pgfId-925191"></a></p>
<div class="webflare-div-image">
<img width="668" height="198" src="images/library-9.gif" /></div>
<h3>
<a id="pgfId-925476"></a><a id="12547"></a>pkgLib Library</h3>

<p>
<a id="pgfId-925477"></a>The pkgLib library contains wirebonds and fingers. These are stored as TILPs in the library for use in the Virtuoso MultiTech Framework. The mapping from Virtuoso instance parameters to Allegro symbol parameters is provided in the TILP parameter mapping.</p>

<h3>
<a id="pgfId-925787"></a> <a id="37070"></a>Passive Component Library</h3>

<p>
<a id="pgfId-925877"></a>The passive library contains different topologies of inductors to be implemented as generic TILPs in Virtuoso.</p>

<h3>
<a id="pgfId-913882"></a><a id="18666"></a>CSV Import Library</h3>

<p>
<a id="pgfId-925946"></a>The CSV library describes the part variants as CDF parameters in Virtuoso. There is a need to support <code>.csv</code> import functionality for vendor-provided SMD libraries. The component definitions are created with the name-to-number mapping for pins. Subsequently, you can create the base cellview and the TILP that can be instantiated in the layout views.</p>
<p>
<a id="pgfId-925902"></a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="library_ct_component_modeling.html" id="prev" title="Component Modeling">Component Modeling</a></em></b><b><em><a href="sip_layout.html" id="nex" title="Creating a SiP Layout">Creating a SiP Layout</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>