#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Sat Dec 15 14:06:02 2018
# Process ID: 6896
# Current directory: C:/Users/guill/Desktop/Practica7.xpr/Practica7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent776 C:\Users\guill\Desktop\Practica7.xpr\Practica7\Practica7.xpr
# Log file: C:/Users/guill/Desktop/Practica7.xpr/Practica7/vivado.log
# Journal file: C:/Users/guill/Desktop/Practica7.xpr/Practica7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 712.281 ; gain = 167.289
remove_files C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Picocode/picocode_s7.vhd
file delete -force C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Picocode/picocode_s7.vhd
import_files -norecurse C:/Users/guill/Desktop/Picocode/Picocode/picocode_s7.vhd
update_compile_order -fileset sources_1
remove_files C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Picocode/picocode_s7.vhd
file delete -force C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Picocode/picocode_s7.vhd
import_files -norecurse C:/Users/guill/Desktop/Picocode/Picocode/picocode_s7.vhd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/FD8C3.vhd" into library xil_defaultlib [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/FD8C3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/Generador_CE_1KHz.vhd" into library xil_defaultlib [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/Generador_CE_1KHz.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/bbfifo_16x8.vhd" into library xil_defaultlib [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/bbfifo_16x8.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D.vhd" into library xil_defaultlib [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D_1_bit.vhd" into library xil_defaultlib [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D_1_bit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/bin_to_hex.vhd" into library xil_defaultlib [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/bin_to_hex.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/new/concat_12_bits.vhd" into library xil_defaultlib [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/new/concat_12_bits.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/contador_8_bits.vhd" into library xil_defaultlib [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/contador_8_bits.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/d_flip_flop.vhd" into library xil_defaultlib [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/d_flip_flop.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/detector_flancos.vhd" into library xil_defaultlib [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/detector_flancos.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Downloads/dual_port_dedicated_bram_sync_read.vhd" into library xil_defaultlib [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Downloads/dual_port_dedicated_bram_sync_read.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/generador_baudios.vhd" into library xil_defaultlib [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/generador_baudios.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/half_period.vhd" into library xil_defaultlib [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/half_period.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd" into library xil_defaultlib [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/kcuart_tx.vhd" into library xil_defaultlib [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/kcuart_tx.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/mux_16_entradas.vhd" into library xil_defaultlib [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/mux_16_entradas.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/mux_2_entradas.vhd" into library xil_defaultlib [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/mux_2_entradas.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/periferico_complejo.vhd" into library xil_defaultlib [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/periferico_complejo.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/picoblaze3_empotrado_s7.vhd" into library xil_defaultlib [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/picoblaze3_empotrado_s7.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Picocode/picocode_s7.vhd" into library xil_defaultlib [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Picocode/picocode_s7.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/registro_srl.vhd" into library xil_defaultlib [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/registro_srl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_entradas_con_reg_y_bypass.vhd" into library xil_defaultlib [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_entradas_con_reg_y_bypass.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd" into library xil_defaultlib [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd" into library xil_defaultlib [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/uart_tx.vhd" into library xil_defaultlib [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/uart_tx.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/unidad_control.vhd" into library xil_defaultlib [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/unidad_control.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/unidad_operativa.vhd" into library xil_defaultlib [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/unidad_operativa.vhd:1]
[Sat Dec 15 14:24:28 2018] Launched synth_1...
Run output will be captured here: C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_sistema_entero' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_sistema_entero_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/registro_srl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity registro_srl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/half_period.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity medio_periodo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/detector_flancos.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detector_flancos
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/contador_8_bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_8_bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/unidad_operativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity unidad_operativa
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/unidad_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity unidad_control
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/mux_16_entradas.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_16_entradas
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/kcuart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity kcuart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity kcpsm3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/bin_to_hex.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bin_to_hex
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D_1_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biestable_D_1_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biestable_D_8_bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/bbfifo_16x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bbfifo_16x8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/mux_2_entradas.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2_entradas
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Picocode/picocode_s7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity picocode_s7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity selec_16_salidas_con_reg_y_mem_esc_lect
WARNING: [VRFC 10-280] actual for formal port enable is neither a static name nor a globally static expression [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd:123]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_entradas_con_reg_y_bypass.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity selec_16_entradas_con_reg_y_bypass
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/picoblaze3_empotrado_s7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity picoblaze3_empotrado_s7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/periferico_complejo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmisor_spi
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/Generador_CE_1KHz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Generador_CE_1KHz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/FD8C3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FD8C3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Downloads/dual_port_dedicated_bram_sync_read.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sin_lut
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/generador_baudios.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity generador_baudios
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sistema_entero
WARNING: [VRFC 10-280] actual for formal port ce is neither a static name nor a globally static expression [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:368]
WARNING: [VRFC 10-280] actual for formal port ce is neither a static name nor a globally static expression [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:377]
WARNING: [VRFC 10-280] actual for formal port ce is neither a static name nor a globally static expression [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:386]
WARNING: [VRFC 10-280] actual for formal port ce is neither a static name nor a globally static expression [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:395]
WARNING: [VRFC 10-280] actual for formal port ce is neither a static name nor a globally static expression [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:405]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sim_1/imports/new/testbench_sistema_entero.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_sistema_entero
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto fa7faa7ccd3746cd9cf44e0a4ba648f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_sistema_entero_behav xil_defaultlib.testbench_sistema_entero -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("11100100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1111111111001010")(0,15)\]
Compiling architecture fdrse_v of entity unisim.FDRSE [\FDRSE('0','0','0','0','0','0')\]
Compiling architecture ram32x1d_v of entity unisim.RAM32X1D [\RAM32X1D("000000000000000000000...]
Compiling architecture ram16x1d_v of entity unisim.RAM16X1D [\RAM16X1D("0000000000000000",'0'...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S("000000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0110111010001010")(0,15)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("01101100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("10010110")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("0010")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("11111110")(0,7)\]
Compiling architecture ram32x1s_v of entity unisim.RAM32X1S [\RAM32X1S("000000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0110010101010101")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1010100110011001")(0,15)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("0001")(0,3)\]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE('0','0','0','0')\]
Compiling architecture fd_v of entity unisim.FD [\FD('0')\]
Compiling architecture fdse_v of entity unisim.FDSE [\FDSE('1','0','0','0')\]
Compiling architecture fds_v of entity unisim.FDS [\FDS('1')\]
Compiling architecture fdr_v of entity unisim.FDR [\FDR('0')\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0000000010000000")(0,15)\]
Compiling architecture fde_v of entity unisim.FDE [\FDE('0')\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1110101010101010")(0,15)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("00000100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0111010000000000")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0101101000111100")(0,15)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("00101111")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0001000000000000")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0101010000000000")(0,15)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("1101")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0100000111111100")(0,15)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0000000000000001")(0,15)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("00111111")(0,7)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0110100110010110")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1111001111111111")(0,15)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("11110011")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("1100")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("0011")(0,3)\]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0000000101000101")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0000010000000000")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1000000000000000")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1111111111100010")(0,15)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("11001010")(0,7)\]
Compiling architecture muxf5_v of entity unisim.MUXF5 [muxf5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("00011111")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0000000000000010")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0000000000010000")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0100000000000000")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0000000100000000")(0,15)\]
Compiling architecture low_level_definition of entity xil_defaultlib.kcpsm3 [kcpsm3_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(18,0,0,false...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(0,0,"00000000000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.picocode_s7 [picocode_s7_default]
Compiling architecture rtl of entity xil_defaultlib.picoblaze3_empotrado_s7 [picoblaze3_empotrado_s7_default]
Compiling architecture behavioral of entity xil_defaultlib.biestable_D_8_bits [biestable_d_8_bits_default]
Compiling architecture dataflow of entity xil_defaultlib.bin_to_hex [bin_to_hex_default]
Compiling architecture behavioral of entity xil_defaultlib.biestable_D_1_bit [biestable_d_1_bit_default]
Compiling architecture portmap of entity xil_defaultlib.selec_16_salidas_con_reg_y_mem_esc_lect [selec_16_salidas_con_reg_y_mem_e...]
Compiling architecture dataflow of entity xil_defaultlib.mux_16_entradas [mux_16_entradas_default]
Compiling architecture dataflow of entity xil_defaultlib.mux_2_entradas [mux_2_entradas_default]
Compiling architecture behavioral of entity xil_defaultlib.selec_16_entradas_con_reg_y_bypass [selec_16_entradas_con_reg_y_bypa...]
Compiling architecture behavioral of entity xil_defaultlib.sin_lut [sin_lut_default]
Compiling architecture behavioral of entity xil_defaultlib.registro_srl [registro_srl_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_8_bits [contador_8_bits_default]
Compiling architecture behavioral of entity xil_defaultlib.medio_periodo [medio_periodo_default]
Compiling architecture behavioral of entity xil_defaultlib.detector_flancos [detector_flancos_default]
Compiling architecture behavioral of entity xil_defaultlib.unidad_operativa [unidad_operativa_default]
Compiling architecture maquina_estados of entity xil_defaultlib.unidad_control [unidad_control_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor_spi [transmisor_spi_default]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1110010011111111")(0,15)\]
Compiling architecture muxf6_v of entity unisim.MUXF6 [muxf6_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [\FDRS('0','0','0','0','0')\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("00010000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0000000110010000")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0001010101000000")(0,15)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("10010100")(0,7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("0000000000000000",'0')(...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0000000110000000")(0,15)\]
Compiling architecture low_level_definition of entity xil_defaultlib.kcuart_tx [kcuart_tx_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0110011000000110")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1011111110100000")(0,15)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("11000100")(0,7)\]
Compiling architecture low_level_definition of entity xil_defaultlib.bbfifo_16x8 [bbfifo_16x8_default]
Compiling architecture macro_level_definition of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.generador_baudios [generador_baudios_default]
Compiling architecture behavioral of entity xil_defaultlib.FD8C3 [fd8c3_default]
Compiling architecture behavioral of entity xil_defaultlib.Generador_CE_1KHz [generador_ce_1khz_default]
Compiling architecture behavioral of entity xil_defaultlib.sistema_entero [sistema_entero_default]
Compiling architecture behavior of entity xil_defaultlib.testbench_sistema_entero
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot testbench_sistema_entero_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.sim/sim_1/behav/xsim.dir/testbench_sistema_entero_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 15 14:25:31 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 756.750 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_sistema_entero_behav -key {Behavioral:sim_1:Functional:testbench_sistema_entero} -tclbatch {testbench_sistema_entero.tcl} -view {C:/Users/guill/Desktop/Practica7.xpr/Practica7/testbench_sistema_entero_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config C:/Users/guill/Desktop/Practica7.xpr/Practica7/testbench_sistema_entero_behav.wcfg
source testbench_sistema_entero.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_sistema_entero_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 756.750 ; gain = 0.000
run all
Failure: Simulation stop
Time: 24000200 ns  Iteration: 0  Process: /testbench_sistema_entero/stim_proc  File: C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sim_1/imports/new/testbench_sistema_entero.vhd
$finish called at time : 24000200 ns : File "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sim_1/imports/new/testbench_sistema_entero.vhd" Line 148
run: Time (s): cpu = 00:00:27 ; elapsed = 00:05:03 . Memory (MB): peak = 760.230 ; gain = 3.480
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 8 instances
  RAM32X1S => RAM32X1S (RAMS32): 10 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1041.773 ; gain = 268.465
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_vhdl -mode funcsim -nolib -force -file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.sim/sim_1/synth/func/testbench_sistema_entero_func_synth.vhd"
INFO: [USF-XSim-34] Netlist generated:C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.sim/sim_1/synth/func/testbench_sistema_entero_func_synth.vhd
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_sistema_entero' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.sim/sim_1/synth/func'
"xvhdl -m64 --relax -prj testbench_sistema_entero_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.sim/sim_1/synth/func/testbench_sistema_entero_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FD8C3
INFO: [VRFC 10-307] analyzing entity FD8C3_0
INFO: [VRFC 10-307] analyzing entity FD8C3_1
INFO: [VRFC 10-307] analyzing entity FD8C3_2
INFO: [VRFC 10-307] analyzing entity FD8C3_3
INFO: [VRFC 10-307] analyzing entity FD8C3_4
INFO: [VRFC 10-307] analyzing entity FD8C3_5
INFO: [VRFC 10-307] analyzing entity bbfifo_16x8
INFO: [VRFC 10-307] analyzing entity biestable_D_1_bit
INFO: [VRFC 10-307] analyzing entity biestable_D_1_bit_10
INFO: [VRFC 10-307] analyzing entity biestable_D_1_bit_11
INFO: [VRFC 10-307] analyzing entity biestable_D_1_bit_7
INFO: [VRFC 10-307] analyzing entity biestable_D_1_bit_8
INFO: [VRFC 10-307] analyzing entity biestable_D_1_bit_9
INFO: [VRFC 10-307] analyzing entity biestable_D_8_bits
INFO: [VRFC 10-307] analyzing entity biestable_D_8_bits_12
INFO: [VRFC 10-307] analyzing entity contador_8_bits
INFO: [VRFC 10-307] analyzing entity detector_flancos
INFO: [VRFC 10-307] analyzing entity detector_flancos_6
INFO: [VRFC 10-307] analyzing entity generador_baudios
INFO: [VRFC 10-307] analyzing entity kcpsm3
INFO: [VRFC 10-307] analyzing entity kcuart_tx
INFO: [VRFC 10-307] analyzing entity medio_periodo
INFO: [VRFC 10-307] analyzing entity mux_16_entradas
INFO: [VRFC 10-307] analyzing entity mux_2_entradas
INFO: [VRFC 10-307] analyzing entity picocode_s7
INFO: [VRFC 10-307] analyzing entity registro_srl
INFO: [VRFC 10-307] analyzing entity sin_lut
INFO: [VRFC 10-307] analyzing entity unidad_control
INFO: [VRFC 10-307] analyzing entity picoblaze3_empotrado_s7
INFO: [VRFC 10-307] analyzing entity selec_16_entradas_con_reg_y_bypass
INFO: [VRFC 10-307] analyzing entity selec_16_salidas_con_reg_y_mem_esc_lect
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-307] analyzing entity unidad_operativa
INFO: [VRFC 10-307] analyzing entity transmisor_spi
INFO: [VRFC 10-307] analyzing entity sistema_entero
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sim_1/imports/new/testbench_sistema_entero.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_sistema_entero
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.sim/sim_1/synth/func'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto fa7faa7ccd3746cd9cf44e0a4ba648f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_sistema_entero_func_synth xil_defaultlib.testbench_sistema_entero -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF("DONT_CARE","0",true,"AUTO...]
Compiling architecture fdce_v of entity unisim.FDCE [\FDCE('0','0','0','0')\]
Compiling architecture structure of entity xil_defaultlib.FD8C3 [fd8c3_default]
Compiling architecture structure of entity xil_defaultlib.FD8C3_0 [fd8c3_0_default]
Compiling architecture structure of entity xil_defaultlib.FD8C3_1 [fd8c3_1_default]
Compiling architecture structure of entity xil_defaultlib.FD8C3_2 [fd8c3_2_default]
Compiling architecture structure of entity xil_defaultlib.FD8C3_3 [fd8c3_3_default]
Compiling architecture structure of entity xil_defaultlib.FD8C3_4 [fd8c3_4_default]
Compiling architecture structure of entity xil_defaultlib.FD8C3_5 [fd8c3_5_default]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF("DONT_CARE",12,"DEFAULT","...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0011001100110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111011111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0111111111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0000000000000000111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0011110000111100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0110110001101100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0111111111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1101111111111111001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111101111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("01111111")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1101111100100000")(0,15)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1111011111111111000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0000000000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.generador_baudios [generador_baudios_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(18,0,0,false...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(0,0,"00000000000000000...]
Compiling architecture structure of entity xil_defaultlib.sin_lut [sin_lut_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(18,0,0,false...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(0,0,"00000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("0000000000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("0000000000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("0000000000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("0000000000000000000000000...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1("0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.picocode_s7 [picocode_s7_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE('0','0','0','0')\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("11100100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("11111110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("11001010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("10010110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("01101100")(0,7)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("0010")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0001000000000000")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0101101000111100")(0,15)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0100000111111100")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0110100110010110")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0000000000000001")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0000000000000010")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0000000010000000")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1110101010101010")(0,15)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("00000100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0000000000010000")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0110111010001010")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1000000000000000")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0000010000000000")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0111010000000000")(0,15)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("00101111")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1110111111101010")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0101010000000000")(0,15)\]
Compiling architecture ram32x1d_v of entity unisim.RAM32X1D [\RAM32X1D("000000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0000000101000101")(0,15)\]
Compiling architecture fdse_v of entity unisim.FDSE [\FDSE('1','0','0','0')\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("11110011")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("00011111")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1111111111100010")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1111001111111111")(0,15)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("0011")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("00111111")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("1100")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0110010101010101")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1010100110011001")(0,15)\]
Compiling architecture ram32x1s_v of entity unisim.RAM32X1S [\RAM32X1S("000000000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S("000000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("1101")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0100000000000000")(0,15)\]
Compiling architecture structure of entity xil_defaultlib.kcpsm3 [kcpsm3_default]
Compiling architecture structure of entity xil_defaultlib.picoblaze3_empotrado_s7 [picoblaze3_empotrado_s7_default]
Compiling architecture structure of entity xil_defaultlib.mux_2_entradas [mux_2_entradas_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0000000000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.mux_16_entradas [mux_16_entradas_default]
Compiling architecture structure of entity xil_defaultlib.biestable_D_8_bits_12 [biestable_d_8_bits_12_default]
Compiling architecture structure of entity xil_defaultlib.selec_16_entradas_con_reg_y_bypass [selec_16_entradas_con_reg_y_bypa...]
Compiling architecture structure of entity xil_defaultlib.biestable_D_1_bit [biestable_d_1_bit_default]
Compiling architecture structure of entity xil_defaultlib.biestable_D_1_bit_7 [biestable_d_1_bit_7_default]
Compiling architecture structure of entity xil_defaultlib.biestable_D_1_bit_8 [biestable_d_1_bit_8_default]
Compiling architecture structure of entity xil_defaultlib.biestable_D_1_bit_9 [biestable_d_1_bit_9_default]
Compiling architecture structure of entity xil_defaultlib.biestable_D_1_bit_10 [biestable_d_1_bit_10_default]
Compiling architecture structure of entity xil_defaultlib.biestable_D_1_bit_11 [biestable_d_1_bit_11_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1011111110000000")(0,15)\]
Compiling architecture structure of entity xil_defaultlib.biestable_D_8_bits [biestable_d_8_bits_default]
Compiling architecture structure of entity xil_defaultlib.selec_16_salidas_con_reg_y_mem_esc_lect [selec_16_salidas_con_reg_y_mem_e...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("1011")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.detector_flancos [detector_flancos_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0000000000001000")(0,15)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1010101110101010101010001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1111110100000000")(0,15)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("11000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0011001100000001001100111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1010101010101010101110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1110111000001110001000100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("11110110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0000000111111111")(0,15)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("00100110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1111000000110000001100000...]
Compiling architecture structure of entity xil_defaultlib.unidad_control [unidad_control_default]
Compiling architecture ldce_v of entity unisim.LDCE [\LDCE('0','0','0')\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0001000100010001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0000000011111111000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0101010100000000010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0101000001010000010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1110111011101110111011101...]
Compiling architecture structure of entity xil_defaultlib.contador_8_bits [contador_8_bits_default]
Compiling architecture structure of entity xil_defaultlib.detector_flancos_6 [detector_flancos_6_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("0110")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.medio_periodo [medio_periodo_default]
Compiling architecture structure of entity xil_defaultlib.registro_srl [registro_srl_default]
Compiling architecture structure of entity xil_defaultlib.unidad_operativa [unidad_operativa_default]
Compiling architecture structure of entity xil_defaultlib.transmisor_spi [transmisor_spi_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0110011000000110")(0,15)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("0000000000000000",'0')(...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1011111110100000")(0,15)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("11000100")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.bbfifo_16x8 [bbfifo_16x8_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("10010100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1110010011111111")(0,15)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("00010000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0001010101000000")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0000000110010000")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0000000110000000")(0,15)\]
Compiling architecture structure of entity xil_defaultlib.kcuart_tx [kcuart_tx_default]
Compiling architecture structure of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture structure of entity xil_defaultlib.sistema_entero [sistema_entero_default]
Compiling architecture behavior of entity xil_defaultlib.testbench_sistema_entero
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot testbench_sistema_entero_func_synth

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.sim/sim_1/synth/func/xsim.dir/testbench_sistema_entero_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 15 16:39:49 2018...
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1154.801 ; gain = 99.840
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_sistema_entero_func_synth -key {Post-Synthesis:sim_1:Functional:testbench_sistema_entero} -tclbatch {testbench_sistema_entero.tcl} -view {C:/Users/guill/Desktop/Practica7.xpr/Practica7/testbench_sistema_entero_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config C:/Users/guill/Desktop/Practica7.xpr/Practica7/testbench_sistema_entero_behav.wcfg
WARNING: Simulation object /testbench_sistema_entero/sistema_entero_inst/sinusoide was not found in the design.
WARNING: Simulation object /testbench_sistema_entero/sistema_entero_inst/out_p2_q was not found in the design.
WARNING: Simulation object /testbench_sistema_entero/sistema_entero_inst/out_p4_q was not found in the design.
WARNING: Simulation object /testbench_sistema_entero/sistema_entero_inst/lut_value was not found in the design.
WARNING: Simulation object /testbench_sistema_entero/sistema_entero_inst/picoblaze3_empotrado_s7_inst/picoblaze3/sim_s4 was not found in the design.
WARNING: Simulation object /testbench_sistema_entero/sistema_entero_inst/picoblaze3_empotrado_s7_inst/picoblaze3/sim_s5 was not found in the design.
WARNING: Simulation object /testbench_sistema_entero/sistema_entero_inst/picoblaze3_empotrado_s7_inst/picoblaze3/sim_s6 was not found in the design.
WARNING: Simulation object /testbench_sistema_entero/sistema_entero_inst/picoblaze3_empotrado_s7_inst/picoblaze3/sim_s7 was not found in the design.
WARNING: Simulation object /testbench_sistema_entero/sistema_entero_inst/picoblaze3_empotrado_s7_inst/picoblaze3/sim_kcpsm3_opcode was not found in the design.
WARNING: Simulation object /testbench_sistema_entero/sistema_entero_inst/picoblaze3_empotrado_s7_inst/picoblaze3/sim_kcpsm3_status was not found in the design.
WARNING: Simulation object /testbench_sistema_entero/sistema_entero_inst/picoblaze3_empotrado_s7_inst/picoblaze3/out_port was not found in the design.
WARNING: Simulation object /testbench_sistema_entero/sistema_entero_inst/picoblaze3_empotrado_s7_inst/picoblaze3/sim_s1 was not found in the design.
WARNING: Simulation object /testbench_sistema_entero/sistema_entero_inst/picoblaze3_empotrado_s7_inst/picoblaze3/sim_s8 was not found in the design.
WARNING: Simulation object /testbench_sistema_entero/sistema_entero_inst/transmisor_spi_inst/start_conv_both_dac was not found in the design.
WARNING: Simulation object /testbench_sistema_entero/sistema_entero_inst/transmisor_spi_inst/data_in_first_dac was not found in the design.
source testbench_sistema_entero.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_sistema_entero_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1420.668 ; gain = 647.359
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:46 ; elapsed = 00:06:44 . Memory (MB): peak = 1474.105 ; gain = 21.867
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
archive_project C:/Users/guill/Desktop/Practica7.xpr.zip -force -include_config_settings
INFO: [Coretcl 2-137] starting archive...
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/.Xil/Vivado-6896-DESKTOP-FLB15AP/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
