read -sv run_verilog_mid/adder_32b_16_63_47bc14607fbb0357efb7cdd69faf0300.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_63_47bc14607fbb0357efb7cdd69faf0300_yosys.v
