// Seed: 4279322543
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  logic [1 'b0 : ""] id_3;
  always @* $clog2(58);
  ;
  assign id_3 = id_1 == id_3;
endmodule
module module_1 #(
    parameter id_6 = 32'd59,
    parameter id_7 = 32'd41
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7
);
  input wire _id_7;
  inout wire _id_6;
  inout wire id_5;
  inout wor id_4;
  input wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  input wire id_1;
  logic [id_7 : id_6] id_8;
  ;
  assign id_4 = 1;
endmodule
