// Seed: 3520137281
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    output tri1 id_2,
    output uwire id_3,
    input uwire id_4,
    output wor id_5,
    output wand id_6,
    input supply0 id_7,
    input wire id_8,
    output supply1 id_9,
    output tri1 id_10,
    input wire id_11,
    input wire id_12,
    input tri id_13,
    input supply1 id_14,
    input supply0 id_15,
    input supply0 id_16
);
  logic id_18;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_9 = 32'd99
) (
    input tri1 id_0,
    input wor id_1,
    input tri0 id_2,
    input wor id_3,
    output uwire id_4,
    input supply0 id_5,
    input uwire id_6,
    input wor id_7,
    output tri1 id_8,
    input supply0 _id_9
);
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_8,
      id_5,
      id_8,
      id_8,
      id_1,
      id_3,
      id_4,
      id_8,
      id_0,
      id_5,
      id_1,
      id_3,
      id_0,
      id_2
  );
  wire [1 : id_9] id_11;
endmodule
