

================================================================
== Vivado HLS Report for 'convolution2D'
================================================================
* Date:           Wed Dec 18 18:07:40 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Convolution2D
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   15|   15|   15|   15|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   13|   13|         8|          3|          1|     3|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 3, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	10  / (exitcond3)
	3  / (!exitcond3)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	2  / true
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_2_2), !map !7"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_2_1), !map !13"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_2_0), !map !19"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_1_2), !map !25"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_1_1), !map !30"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_1_0), !map !35"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_0_2), !map !40"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_0_1), !map !45"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_0_0), !map !50"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i32]* %input_2), !map !55"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %input_1), !map !62"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %input_0), !map !68"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %output_r), !map !74"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @convolution2D_str) nounwind"   --->   Operation 24 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br label %1" [Convolution2D/convolution2D.c:9]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.88>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 26 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.95ns)   --->   "%exitcond3 = icmp eq i2 %i, -1" [Convolution2D/convolution2D.c:9]   --->   Operation 27 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.56ns)   --->   "%i_1 = add i2 %i, 1" [Convolution2D/convolution2D.c:18]   --->   Operation 29 'add' 'i_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %3, label %2" [Convolution2D/convolution2D.c:9]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = zext i2 %i to i64" [Convolution2D/convolution2D.c:21]   --->   Operation 31 'zext' 'tmp' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %i, i1 false)" [Convolution2D/convolution2D.c:18]   --->   Operation 32 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_3 = zext i3 %tmp_2 to i64" [Convolution2D/convolution2D.c:18]   --->   Operation 33 'zext' 'tmp_3' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [10 x i32]* %input_0, i64 0, i64 %tmp_3" [Convolution2D/convolution2D.c:18]   --->   Operation 34 'getelementptr' 'input_0_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_4 = or i3 %tmp_2, 1" [Convolution2D/convolution2D.c:18]   --->   Operation 35 'or' 'tmp_4' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_5 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 0, i3 %tmp_4)" [Convolution2D/convolution2D.c:18]   --->   Operation 36 'bitconcatenate' 'tmp_5' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr [10 x i32]* %input_0, i64 0, i64 %tmp_5" [Convolution2D/convolution2D.c:18]   --->   Operation 37 'getelementptr' 'input_0_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr [10 x i32]* %input_1, i64 0, i64 %tmp_3" [Convolution2D/convolution2D.c:18]   --->   Operation 38 'getelementptr' 'input_1_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr [5 x i32]* %input_2, i64 0, i64 %tmp" [Convolution2D/convolution2D.c:18]   --->   Operation 39 'getelementptr' 'input_2_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (2.32ns)   --->   "%input_0_load = load i32* %input_0_addr, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 40 'load' 'input_0_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 41 [2/2] (2.32ns)   --->   "%input_0_load_1 = load i32* %input_0_addr_1, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 41 'load' 'input_0_load_1' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 42 [2/2] (2.32ns)   --->   "%input_1_load = load i32* %input_1_addr, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 42 'load' 'input_1_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_5_0_1 = zext i2 %i_1 to i64" [Convolution2D/convolution2D.c:18]   --->   Operation 43 'zext' 'tmp_5_0_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_10 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %i_1, i1 false)" [Convolution2D/convolution2D.c:18]   --->   Operation 44 'bitconcatenate' 'tmp_10' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_11 = zext i3 %tmp_10 to i64" [Convolution2D/convolution2D.c:18]   --->   Operation 45 'zext' 'tmp_11' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%input_1_addr_1 = getelementptr [10 x i32]* %input_1, i64 0, i64 %tmp_11" [Convolution2D/convolution2D.c:18]   --->   Operation 46 'getelementptr' 'input_1_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%input_2_addr_1 = getelementptr [5 x i32]* %input_2, i64 0, i64 %tmp_5_0_1" [Convolution2D/convolution2D.c:18]   --->   Operation 47 'getelementptr' 'input_2_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (2.32ns)   --->   "%input_1_load_1 = load i32* %input_1_addr_1, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 48 'load' 'input_1_load_1' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 49 [2/2] (2.32ns)   --->   "%input_2_load = load i32* %input_2_addr, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 49 'load' 'input_2_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 50 [2/2] (2.32ns)   --->   "%input_2_load_1 = load i32* %input_2_addr_1, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 50 'load' 'input_2_load_1' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 3.97>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%i_cast = zext i2 %i to i3" [Convolution2D/convolution2D.c:9]   --->   Operation 51 'zext' 'i_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%input_1_addr_3 = getelementptr [10 x i32]* %input_1, i64 0, i64 %tmp_5" [Convolution2D/convolution2D.c:18]   --->   Operation 52 'getelementptr' 'input_1_addr_3' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (2.32ns)   --->   "%input_0_load = load i32* %input_0_addr, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 53 'load' 'input_0_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 54 [1/2] (2.32ns)   --->   "%input_0_load_1 = load i32* %input_0_addr_1, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 54 'load' 'input_0_load_1' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 55 [1/2] (2.32ns)   --->   "%input_1_load = load i32* %input_1_addr, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 55 'load' 'input_1_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%input_0_addr_2 = getelementptr [10 x i32]* %input_0, i64 0, i64 %tmp_11" [Convolution2D/convolution2D.c:18]   --->   Operation 56 'getelementptr' 'input_0_addr_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_12 = or i3 %tmp_10, 1" [Convolution2D/convolution2D.c:18]   --->   Operation 57 'or' 'tmp_12' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_13 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 0, i3 %tmp_12)" [Convolution2D/convolution2D.c:18]   --->   Operation 58 'bitconcatenate' 'tmp_13' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%input_0_addr_3 = getelementptr [10 x i32]* %input_0, i64 0, i64 %tmp_13" [Convolution2D/convolution2D.c:18]   --->   Operation 59 'getelementptr' 'input_0_addr_3' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (2.32ns)   --->   "%input_0_load_2 = load i32* %input_0_addr_2, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 60 'load' 'input_0_load_2' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 61 [2/2] (2.32ns)   --->   "%input_0_load_3 = load i32* %input_0_addr_3, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 61 'load' 'input_0_load_3' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 62 [1/2] (2.32ns)   --->   "%input_1_load_1 = load i32* %input_1_addr_1, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 62 'load' 'input_1_load_1' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 63 [1/1] (1.65ns)   --->   "%tmp_4_0_2 = add i3 %i_cast, 2" [Convolution2D/convolution2D.c:18]   --->   Operation 63 'add' 'tmp_4_0_2' <Predicate = (!exitcond3)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_5_0_2 = zext i3 %tmp_4_0_2 to i64" [Convolution2D/convolution2D.c:18]   --->   Operation 64 'zext' 'tmp_5_0_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_14 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_4_0_2, i1 false)" [Convolution2D/convolution2D.c:18]   --->   Operation 65 'bitconcatenate' 'tmp_14' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_15 = zext i4 %tmp_14 to i64" [Convolution2D/convolution2D.c:18]   --->   Operation 66 'zext' 'tmp_15' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%input_1_addr_2 = getelementptr [10 x i32]* %input_1, i64 0, i64 %tmp_15" [Convolution2D/convolution2D.c:18]   --->   Operation 67 'getelementptr' 'input_1_addr_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%input_2_addr_2 = getelementptr [5 x i32]* %input_2, i64 0, i64 %tmp_5_0_2" [Convolution2D/convolution2D.c:18]   --->   Operation 68 'getelementptr' 'input_2_addr_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (2.32ns)   --->   "%input_1_load_2 = load i32* %input_1_addr_2, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 69 'load' 'input_1_load_2' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 70 [2/2] (2.32ns)   --->   "%input_1_load_3 = load i32* %input_1_addr_3, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 70 'load' 'input_1_load_3' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 71 [1/2] (2.32ns)   --->   "%input_2_load = load i32* %input_2_addr, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 71 'load' 'input_2_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 72 [1/2] (2.32ns)   --->   "%input_2_load_1 = load i32* %input_2_addr_1, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 72 'load' 'input_2_load_1' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 73 [2/2] (2.32ns)   --->   "%input_2_load_2 = load i32* %input_2_addr_2, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 73 'load' 'input_2_load_2' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%kernel_0_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %kernel_0_0)" [Convolution2D/convolution2D.c:18]   --->   Operation 74 'read' 'kernel_0_0_read' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (8.51ns)   --->   "%tmp_s = mul nsw i32 %input_0_load, %kernel_0_0_read" [Convolution2D/convolution2D.c:18]   --->   Operation 75 'mul' 'tmp_s' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%kernel_0_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %kernel_0_1)" [Convolution2D/convolution2D.c:18]   --->   Operation 76 'read' 'kernel_0_1_read' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (8.51ns)   --->   "%tmp_1_0_0_1 = mul nsw i32 %input_0_load_1, %kernel_0_1_read" [Convolution2D/convolution2D.c:18]   --->   Operation 77 'mul' 'tmp_1_0_0_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%kernel_0_2_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %kernel_0_2)" [Convolution2D/convolution2D.c:18]   --->   Operation 78 'read' 'kernel_0_2_read' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (8.51ns)   --->   "%tmp_1_0_0_2 = mul nsw i32 %input_1_load, %kernel_0_2_read" [Convolution2D/convolution2D.c:18]   --->   Operation 79 'mul' 'tmp_1_0_0_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%input_1_addr_4 = getelementptr [10 x i32]* %input_1, i64 0, i64 %tmp_13" [Convolution2D/convolution2D.c:18]   --->   Operation 80 'getelementptr' 'input_1_addr_4' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 81 [1/2] (2.32ns)   --->   "%input_0_load_2 = load i32* %input_0_addr_2, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 81 'load' 'input_0_load_2' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%kernel_1_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %kernel_1_0)" [Convolution2D/convolution2D.c:18]   --->   Operation 82 'read' 'kernel_1_0_read' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 83 [1/2] (2.32ns)   --->   "%input_0_load_3 = load i32* %input_0_addr_3, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 83 'load' 'input_0_load_3' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%kernel_1_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %kernel_1_1)" [Convolution2D/convolution2D.c:18]   --->   Operation 84 'read' 'kernel_1_1_read' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%kernel_1_2_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %kernel_1_2)" [Convolution2D/convolution2D.c:18]   --->   Operation 85 'read' 'kernel_1_2_read' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (8.51ns)   --->   "%tmp_1_0_1_2 = mul nsw i32 %input_1_load_1, %kernel_1_2_read" [Convolution2D/convolution2D.c:18]   --->   Operation 86 'mul' 'tmp_1_0_1_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%input_0_addr_4 = getelementptr [10 x i32]* %input_0, i64 0, i64 %tmp_15" [Convolution2D/convolution2D.c:18]   --->   Operation 87 'getelementptr' 'input_0_addr_4' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_16 = or i4 %tmp_14, 1" [Convolution2D/convolution2D.c:18]   --->   Operation 88 'or' 'tmp_16' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 0, i4 %tmp_16)" [Convolution2D/convolution2D.c:18]   --->   Operation 89 'bitconcatenate' 'tmp_17' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%input_0_addr_5 = getelementptr [10 x i32]* %input_0, i64 0, i64 %tmp_17" [Convolution2D/convolution2D.c:18]   --->   Operation 90 'getelementptr' 'input_0_addr_5' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%input_1_addr_5 = getelementptr [10 x i32]* %input_1, i64 0, i64 %tmp_17" [Convolution2D/convolution2D.c:18]   --->   Operation 91 'getelementptr' 'input_1_addr_5' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 92 [2/2] (2.32ns)   --->   "%input_0_load_4 = load i32* %input_0_addr_4, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 92 'load' 'input_0_load_4' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%kernel_2_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %kernel_2_0)" [Convolution2D/convolution2D.c:18]   --->   Operation 93 'read' 'kernel_2_0_read' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (2.32ns)   --->   "%input_0_load_5 = load i32* %input_0_addr_5, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 94 'load' 'input_0_load_5' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%kernel_2_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %kernel_2_1)" [Convolution2D/convolution2D.c:18]   --->   Operation 95 'read' 'kernel_2_1_read' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 96 [1/2] (2.32ns)   --->   "%input_1_load_2 = load i32* %input_1_addr_2, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 96 'load' 'input_1_load_2' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%kernel_2_2_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %kernel_2_2)" [Convolution2D/convolution2D.c:18]   --->   Operation 97 'read' 'kernel_2_2_read' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (8.51ns)   --->   "%tmp_1_1 = mul nsw i32 %input_0_load_1, %kernel_0_0_read" [Convolution2D/convolution2D.c:18]   --->   Operation 98 'mul' 'tmp_1_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (8.51ns)   --->   "%tmp_1_1_0_1 = mul nsw i32 %input_1_load, %kernel_0_1_read" [Convolution2D/convolution2D.c:18]   --->   Operation 99 'mul' 'tmp_1_1_0_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/2] (2.32ns)   --->   "%input_1_load_3 = load i32* %input_1_addr_3, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 100 'load' 'input_1_load_3' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 101 [1/1] (8.51ns)   --->   "%tmp_1_1_1_1 = mul nsw i32 %input_1_load_1, %kernel_1_1_read" [Convolution2D/convolution2D.c:18]   --->   Operation 101 'mul' 'tmp_1_1_1_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [2/2] (2.32ns)   --->   "%input_1_load_4 = load i32* %input_1_addr_4, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 102 'load' 'input_1_load_4' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 103 [2/2] (2.32ns)   --->   "%input_1_load_5 = load i32* %input_1_addr_5, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 103 'load' 'input_1_load_5' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 104 [1/1] (8.51ns)   --->   "%tmp_1_2 = mul nsw i32 %input_1_load, %kernel_0_0_read" [Convolution2D/convolution2D.c:18]   --->   Operation 104 'mul' 'tmp_1_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (8.51ns)   --->   "%tmp_1_2_0_2 = mul nsw i32 %input_2_load, %kernel_0_2_read" [Convolution2D/convolution2D.c:18]   --->   Operation 105 'mul' 'tmp_1_2_0_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/2] (2.32ns)   --->   "%input_2_load_2 = load i32* %input_2_addr_2, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 106 'load' 'input_2_load_2' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 107 [1/1] (8.51ns)   --->   "%tmp_1_0_1 = mul nsw i32 %input_0_load_2, %kernel_1_0_read" [Convolution2D/convolution2D.c:18]   --->   Operation 107 'mul' 'tmp_1_0_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (8.51ns)   --->   "%tmp_1_0_1_1 = mul nsw i32 %input_0_load_3, %kernel_1_1_read" [Convolution2D/convolution2D.c:18]   --->   Operation 108 'mul' 'tmp_1_0_1_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/2] (2.32ns)   --->   "%input_0_load_4 = load i32* %input_0_addr_4, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 109 'load' 'input_0_load_4' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 110 [1/2] (2.32ns)   --->   "%input_0_load_5 = load i32* %input_0_addr_5, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 110 'load' 'input_0_load_5' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 111 [1/1] (8.51ns)   --->   "%tmp_1_0_2_2 = mul nsw i32 %input_1_load_2, %kernel_2_2_read" [Convolution2D/convolution2D.c:18]   --->   Operation 111 'mul' 'tmp_1_0_2_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %tmp_s, %tmp_1_0_0_1" [Convolution2D/convolution2D.c:18]   --->   Operation 112 'add' 'tmp2' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (8.51ns)   --->   "%tmp_1_1_0_2 = mul nsw i32 %input_1_load_3, %kernel_0_2_read" [Convolution2D/convolution2D.c:18]   --->   Operation 113 'mul' 'tmp_1_1_0_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (8.51ns)   --->   "%tmp_1_1_1 = mul nsw i32 %input_0_load_3, %kernel_1_0_read" [Convolution2D/convolution2D.c:18]   --->   Operation 114 'mul' 'tmp_1_1_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/2] (2.32ns)   --->   "%input_1_load_4 = load i32* %input_1_addr_4, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 115 'load' 'input_1_load_4' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 116 [1/1] (8.51ns)   --->   "%tmp_1_1_2_1 = mul nsw i32 %input_1_load_2, %kernel_2_1_read" [Convolution2D/convolution2D.c:18]   --->   Operation 116 'mul' 'tmp_1_1_2_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/2] (2.32ns)   --->   "%input_1_load_5 = load i32* %input_1_addr_5, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 117 'load' 'input_1_load_5' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 118 [1/1] (2.55ns)   --->   "%tmp9 = add i32 %tmp_1_1, %tmp_1_1_0_1" [Convolution2D/convolution2D.c:18]   --->   Operation 118 'add' 'tmp9' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (8.51ns)   --->   "%tmp_1_2_0_1 = mul nsw i32 %input_1_load_3, %kernel_0_1_read" [Convolution2D/convolution2D.c:18]   --->   Operation 119 'mul' 'tmp_1_2_0_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (8.51ns)   --->   "%tmp_1_2_1 = mul nsw i32 %input_1_load_1, %kernel_1_0_read" [Convolution2D/convolution2D.c:18]   --->   Operation 120 'mul' 'tmp_1_2_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (8.51ns)   --->   "%tmp_1_2_1_2 = mul nsw i32 %input_2_load_1, %kernel_1_2_read" [Convolution2D/convolution2D.c:18]   --->   Operation 121 'mul' 'tmp_1_2_1_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 122 [1/1] (8.51ns)   --->   "%tmp_1_0_2 = mul nsw i32 %input_0_load_4, %kernel_2_0_read" [Convolution2D/convolution2D.c:18]   --->   Operation 122 'mul' 'tmp_1_0_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (8.51ns)   --->   "%tmp_1_0_2_1 = mul nsw i32 %input_0_load_5, %kernel_2_1_read" [Convolution2D/convolution2D.c:18]   --->   Operation 123 'mul' 'tmp_1_0_2_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (2.55ns)   --->   "%tmp3 = add i32 %tmp_1_0_0_2, %tmp_1_0_1" [Convolution2D/convolution2D.c:18]   --->   Operation 124 'add' 'tmp3' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (8.51ns)   --->   "%tmp_1_1_1_2 = mul nsw i32 %input_1_load_4, %kernel_1_2_read" [Convolution2D/convolution2D.c:18]   --->   Operation 125 'mul' 'tmp_1_1_1_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (8.51ns)   --->   "%tmp_1_1_2 = mul nsw i32 %input_0_load_5, %kernel_2_0_read" [Convolution2D/convolution2D.c:18]   --->   Operation 126 'mul' 'tmp_1_1_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (8.51ns)   --->   "%tmp_1_1_2_2 = mul nsw i32 %input_1_load_5, %kernel_2_2_read" [Convolution2D/convolution2D.c:18]   --->   Operation 127 'mul' 'tmp_1_1_2_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (2.55ns)   --->   "%tmp10 = add i32 %tmp_1_1_0_2, %tmp_1_1_1" [Convolution2D/convolution2D.c:18]   --->   Operation 128 'add' 'tmp10' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (8.51ns)   --->   "%tmp_1_2_1_1 = mul nsw i32 %input_1_load_4, %kernel_1_1_read" [Convolution2D/convolution2D.c:18]   --->   Operation 129 'mul' 'tmp_1_2_1_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (8.51ns)   --->   "%tmp_1_2_2 = mul nsw i32 %input_1_load_2, %kernel_2_0_read" [Convolution2D/convolution2D.c:18]   --->   Operation 130 'mul' 'tmp_1_2_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (8.51ns)   --->   "%tmp_1_2_2_1 = mul nsw i32 %input_1_load_5, %kernel_2_1_read" [Convolution2D/convolution2D.c:18]   --->   Operation 131 'mul' 'tmp_1_2_2_1' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (8.51ns)   --->   "%tmp_1_2_2_2 = mul nsw i32 %input_2_load_2, %kernel_2_2_read" [Convolution2D/convolution2D.c:18]   --->   Operation 132 'mul' 'tmp_1_2_2_2' <Predicate = (!exitcond3)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (2.55ns)   --->   "%tmp16 = add i32 %tmp_1_2, %tmp_1_2_0_1" [Convolution2D/convolution2D.c:18]   --->   Operation 133 'add' 'tmp16' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (2.55ns)   --->   "%tmp17 = add i32 %tmp_1_2_0_2, %tmp_1_2_1" [Convolution2D/convolution2D.c:18]   --->   Operation 134 'add' 'tmp17' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.74>
ST_7 : Operation 135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i32 %tmp_1_0_1_1, %tmp_1_0_1_2" [Convolution2D/convolution2D.c:18]   --->   Operation 135 'add' 'tmp5' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i32 %tmp_1_0_2_1, %tmp_1_0_2_2" [Convolution2D/convolution2D.c:18]   --->   Operation 136 'add' 'tmp7' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 137 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp6 = add i32 %tmp7, %tmp_1_0_2" [Convolution2D/convolution2D.c:18]   --->   Operation 137 'add' 'tmp6' <Predicate = (!exitcond3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 138 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp4 = add i32 %tmp6, %tmp5" [Convolution2D/convolution2D.c:18]   --->   Operation 138 'add' 'tmp4' <Predicate = (!exitcond3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp12 = add i32 %tmp_1_1_1_1, %tmp_1_1_1_2" [Convolution2D/convolution2D.c:18]   --->   Operation 139 'add' 'tmp12' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp14 = add i32 %tmp_1_1_2_1, %tmp_1_1_2_2" [Convolution2D/convolution2D.c:18]   --->   Operation 140 'add' 'tmp14' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 141 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp13 = add i32 %tmp14, %tmp_1_1_2" [Convolution2D/convolution2D.c:18]   --->   Operation 141 'add' 'tmp13' <Predicate = (!exitcond3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 142 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp11 = add i32 %tmp13, %tmp12" [Convolution2D/convolution2D.c:18]   --->   Operation 142 'add' 'tmp11' <Predicate = (!exitcond3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp19 = add i32 %tmp_1_2_1_1, %tmp_1_2_1_2" [Convolution2D/convolution2D.c:18]   --->   Operation 143 'add' 'tmp19' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp21 = add i32 %tmp_1_2_2_1, %tmp_1_2_2_2" [Convolution2D/convolution2D.c:18]   --->   Operation 144 'add' 'tmp21' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 145 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp20 = add i32 %tmp21, %tmp_1_2_2" [Convolution2D/convolution2D.c:18]   --->   Operation 145 'add' 'tmp20' <Predicate = (!exitcond3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 146 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp18 = add i32 %tmp20, %tmp19" [Convolution2D/convolution2D.c:18]   --->   Operation 146 'add' 'tmp18' <Predicate = (!exitcond3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.69>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_cast = zext i2 %i to i5" [Convolution2D/convolution2D.c:18]   --->   Operation 147 'zext' 'tmp_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_6 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)" [Convolution2D/convolution2D.c:18]   --->   Operation 148 'bitconcatenate' 'tmp_6' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %tmp_6 to i5" [Convolution2D/convolution2D.c:21]   --->   Operation 149 'zext' 'p_shl_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (1.73ns)   --->   "%tmp_7 = sub i5 %p_shl_cast, %tmp_cast" [Convolution2D/convolution2D.c:21]   --->   Operation 150 'sub' 'tmp_7' <Predicate = (!exitcond3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_7_cast = sext i5 %tmp_7 to i64" [Convolution2D/convolution2D.c:21]   --->   Operation 151 'sext' 'tmp_7_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [9 x i32]* %output_r, i64 0, i64 %tmp_7_cast" [Convolution2D/convolution2D.c:21]   --->   Operation 152 'getelementptr' 'output_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (1.78ns)   --->   "%tmp_8 = add i5 %tmp_7, 1" [Convolution2D/convolution2D.c:21]   --->   Operation 153 'add' 'tmp_8' <Predicate = (!exitcond3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_8_cast = sext i5 %tmp_8 to i64" [Convolution2D/convolution2D.c:21]   --->   Operation 154 'sext' 'tmp_8_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [9 x i32]* %output_r, i64 0, i64 %tmp_8_cast" [Convolution2D/convolution2D.c:21]   --->   Operation 155 'getelementptr' 'output_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 %tmp3, %tmp2" [Convolution2D/convolution2D.c:18]   --->   Operation 156 'add' 'tmp1' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 157 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_0_2_2 = add nsw i32 %tmp4, %tmp1" [Convolution2D/convolution2D.c:18]   --->   Operation 157 'add' 'sum_2_0_2_2' <Predicate = (!exitcond3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 158 [1/1] (2.32ns)   --->   "store i32 %sum_2_0_2_2, i32* %output_addr, align 4" [Convolution2D/convolution2D.c:21]   --->   Operation 158 'store' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8 = add i32 %tmp10, %tmp9" [Convolution2D/convolution2D.c:18]   --->   Operation 159 'add' 'tmp8' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 160 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_1_2_2 = add nsw i32 %tmp11, %tmp8" [Convolution2D/convolution2D.c:18]   --->   Operation 160 'add' 'sum_2_1_2_2' <Predicate = (!exitcond3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 161 [1/1] (2.32ns)   --->   "store i32 %sum_2_1_2_2, i32* %output_addr_1, align 4" [Convolution2D/convolution2D.c:21]   --->   Operation 161 'store' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp15 = add i32 %tmp17, %tmp16" [Convolution2D/convolution2D.c:18]   --->   Operation 162 'add' 'tmp15' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 163 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_2_2_2 = add nsw i32 %tmp18, %tmp15" [Convolution2D/convolution2D.c:18]   --->   Operation 163 'add' 'sum_2_2_2_2' <Predicate = (!exitcond3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.10>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind" [Convolution2D/convolution2D.c:9]   --->   Operation 164 'specregionbegin' 'tmp_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [Convolution2D/convolution2D.c:10]   --->   Operation 165 'specpipeline' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (1.78ns)   --->   "%tmp_9 = add i5 %tmp_7, 2" [Convolution2D/convolution2D.c:21]   --->   Operation 166 'add' 'tmp_9' <Predicate = (!exitcond3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_9_cast = sext i5 %tmp_9 to i64" [Convolution2D/convolution2D.c:21]   --->   Operation 167 'sext' 'tmp_9_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr [9 x i32]* %output_r, i64 0, i64 %tmp_9_cast" [Convolution2D/convolution2D.c:21]   --->   Operation 168 'getelementptr' 'output_addr_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (2.32ns)   --->   "store i32 %sum_2_2_2_2, i32* %output_addr_2, align 4" [Convolution2D/convolution2D.c:21]   --->   Operation 169 'store' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_1) nounwind" [Convolution2D/convolution2D.c:23]   --->   Operation 170 'specregionend' 'empty_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "br label %1" [Convolution2D/convolution2D.c:9]   --->   Operation 171 'br' <Predicate = (!exitcond3)> <Delay = 0.00>

State 10 <SV = 2> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "ret void" [Convolution2D/convolution2D.c:24]   --->   Operation 172 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ input_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ kernel_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_0_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_2_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_2_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_2_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_11     (specbitsmap      ) [ 00000000000]
StgValue_12     (specbitsmap      ) [ 00000000000]
StgValue_13     (specbitsmap      ) [ 00000000000]
StgValue_14     (specbitsmap      ) [ 00000000000]
StgValue_15     (specbitsmap      ) [ 00000000000]
StgValue_16     (specbitsmap      ) [ 00000000000]
StgValue_17     (specbitsmap      ) [ 00000000000]
StgValue_18     (specbitsmap      ) [ 00000000000]
StgValue_19     (specbitsmap      ) [ 00000000000]
StgValue_20     (specbitsmap      ) [ 00000000000]
StgValue_21     (specbitsmap      ) [ 00000000000]
StgValue_22     (specbitsmap      ) [ 00000000000]
StgValue_23     (specbitsmap      ) [ 00000000000]
StgValue_24     (spectopmodule    ) [ 00000000000]
StgValue_25     (br               ) [ 01111111110]
i               (phi              ) [ 00111111100]
exitcond3       (icmp             ) [ 00111111110]
empty           (speclooptripcount) [ 00000000000]
i_1             (add              ) [ 01111111110]
StgValue_30     (br               ) [ 00000000000]
tmp             (zext             ) [ 00000000000]
tmp_2           (bitconcatenate   ) [ 00000000000]
tmp_3           (zext             ) [ 00000000000]
input_0_addr    (getelementptr    ) [ 00010000000]
tmp_4           (or               ) [ 00000000000]
tmp_5           (bitconcatenate   ) [ 00010000000]
input_0_addr_1  (getelementptr    ) [ 00010000000]
input_1_addr    (getelementptr    ) [ 00010000000]
input_2_addr    (getelementptr    ) [ 00010000000]
tmp_5_0_1       (zext             ) [ 00000000000]
tmp_10          (bitconcatenate   ) [ 00010000000]
tmp_11          (zext             ) [ 00010000000]
input_1_addr_1  (getelementptr    ) [ 00010000000]
input_2_addr_1  (getelementptr    ) [ 00010000000]
i_cast          (zext             ) [ 00000000000]
input_1_addr_3  (getelementptr    ) [ 00001000000]
input_0_load    (load             ) [ 00001000000]
input_0_load_1  (load             ) [ 00001000000]
input_1_load    (load             ) [ 00001000000]
input_0_addr_2  (getelementptr    ) [ 00001000000]
tmp_12          (or               ) [ 00000000000]
tmp_13          (bitconcatenate   ) [ 00001000000]
input_0_addr_3  (getelementptr    ) [ 00001000000]
input_1_load_1  (load             ) [ 00101100000]
tmp_4_0_2       (add              ) [ 00000000000]
tmp_5_0_2       (zext             ) [ 00000000000]
tmp_14          (bitconcatenate   ) [ 00001000000]
tmp_15          (zext             ) [ 00001000000]
input_1_addr_2  (getelementptr    ) [ 00001000000]
input_2_addr_2  (getelementptr    ) [ 00001000000]
input_2_load    (load             ) [ 00001000000]
input_2_load_1  (load             ) [ 00101100000]
kernel_0_0_read (read             ) [ 00000000000]
tmp_s           (mul              ) [ 00100100000]
kernel_0_1_read (read             ) [ 00100100000]
tmp_1_0_0_1     (mul              ) [ 00100100000]
kernel_0_2_read (read             ) [ 00100100000]
tmp_1_0_0_2     (mul              ) [ 00110110000]
input_1_addr_4  (getelementptr    ) [ 00100100000]
input_0_load_2  (load             ) [ 00100100000]
kernel_1_0_read (read             ) [ 00100100000]
input_0_load_3  (load             ) [ 00100100000]
kernel_1_1_read (read             ) [ 00110110000]
kernel_1_2_read (read             ) [ 00110110000]
tmp_1_0_1_2     (mul              ) [ 00111111000]
input_0_addr_4  (getelementptr    ) [ 00100100000]
tmp_16          (or               ) [ 00000000000]
tmp_17          (bitconcatenate   ) [ 00000000000]
input_0_addr_5  (getelementptr    ) [ 00100100000]
input_1_addr_5  (getelementptr    ) [ 00100100000]
kernel_2_0_read (read             ) [ 00110110000]
kernel_2_1_read (read             ) [ 00110110000]
input_1_load_2  (load             ) [ 00110110000]
kernel_2_2_read (read             ) [ 00110110000]
tmp_1_1         (mul              ) [ 00100100000]
tmp_1_1_0_1     (mul              ) [ 00100100000]
input_1_load_3  (load             ) [ 00100100000]
tmp_1_1_1_1     (mul              ) [ 00111111000]
tmp_1_2         (mul              ) [ 00110110000]
tmp_1_2_0_2     (mul              ) [ 00110110000]
input_2_load_2  (load             ) [ 00110110000]
tmp_1_0_1       (mul              ) [ 00010010000]
tmp_1_0_1_1     (mul              ) [ 00011011000]
input_0_load_4  (load             ) [ 00010010000]
input_0_load_5  (load             ) [ 00010010000]
tmp_1_0_2_2     (mul              ) [ 00011011000]
tmp2            (add              ) [ 00111011100]
tmp_1_1_0_2     (mul              ) [ 00010010000]
tmp_1_1_1       (mul              ) [ 00010010000]
input_1_load_4  (load             ) [ 00010010000]
tmp_1_1_2_1     (mul              ) [ 00011011000]
input_1_load_5  (load             ) [ 00010010000]
tmp9            (add              ) [ 00111011100]
tmp_1_2_0_1     (mul              ) [ 00010010000]
tmp_1_2_1       (mul              ) [ 00010010000]
tmp_1_2_1_2     (mul              ) [ 00011011000]
tmp_1_0_2       (mul              ) [ 00001001000]
tmp_1_0_2_1     (mul              ) [ 00001001000]
tmp3            (add              ) [ 00101001100]
tmp_1_1_1_2     (mul              ) [ 00001001000]
tmp_1_1_2       (mul              ) [ 00001001000]
tmp_1_1_2_2     (mul              ) [ 00001001000]
tmp10           (add              ) [ 00101001100]
tmp_1_2_1_1     (mul              ) [ 00001001000]
tmp_1_2_2       (mul              ) [ 00001001000]
tmp_1_2_2_1     (mul              ) [ 00001001000]
tmp_1_2_2_2     (mul              ) [ 00001001000]
tmp16           (add              ) [ 00101001100]
tmp17           (add              ) [ 00101001100]
tmp5            (add              ) [ 00000000000]
tmp7            (add              ) [ 00000000000]
tmp6            (add              ) [ 00000000000]
tmp4            (add              ) [ 00100000100]
tmp12           (add              ) [ 00000000000]
tmp14           (add              ) [ 00000000000]
tmp13           (add              ) [ 00000000000]
tmp11           (add              ) [ 00100000100]
tmp19           (add              ) [ 00000000000]
tmp21           (add              ) [ 00000000000]
tmp20           (add              ) [ 00000000000]
tmp18           (add              ) [ 00100000100]
tmp_cast        (zext             ) [ 00000000000]
tmp_6           (bitconcatenate   ) [ 00000000000]
p_shl_cast      (zext             ) [ 00000000000]
tmp_7           (sub              ) [ 00010000010]
tmp_7_cast      (sext             ) [ 00000000000]
output_addr     (getelementptr    ) [ 00000000000]
tmp_8           (add              ) [ 00000000000]
tmp_8_cast      (sext             ) [ 00000000000]
output_addr_1   (getelementptr    ) [ 00000000000]
tmp1            (add              ) [ 00000000000]
sum_2_0_2_2     (add              ) [ 00000000000]
StgValue_158    (store            ) [ 00000000000]
tmp8            (add              ) [ 00000000000]
sum_2_1_2_2     (add              ) [ 00000000000]
StgValue_161    (store            ) [ 00000000000]
tmp15           (add              ) [ 00000000000]
sum_2_2_2_2     (add              ) [ 00010000010]
tmp_1           (specregionbegin  ) [ 00000000000]
StgValue_165    (specpipeline     ) [ 00000000000]
tmp_9           (add              ) [ 00000000000]
tmp_9_cast      (sext             ) [ 00000000000]
output_addr_2   (getelementptr    ) [ 00000000000]
StgValue_169    (store            ) [ 00000000000]
empty_2         (specregionend    ) [ 00000000000]
StgValue_171    (br               ) [ 01111111110]
StgValue_172    (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_0_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_0_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_1_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_1_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_1_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_2_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_2_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_2_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_r">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution2D_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i61.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i60.i4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="kernel_0_0_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_0_0_read/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="kernel_0_1_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_0_1_read/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="kernel_0_2_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_0_2_read/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="kernel_1_0_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_1_0_read/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="kernel_1_1_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_1_1_read/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="kernel_1_2_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_1_2_read/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="kernel_2_0_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_2_0_read/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="kernel_2_1_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_2_1_read/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="kernel_2_2_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_2_2_read/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="input_0_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="3" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="input_0_addr_1_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="64" slack="0"/>
<pin id="151" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_1/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="input_1_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="3" slack="0"/>
<pin id="158" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="input_2_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="2" slack="0"/>
<pin id="165" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_addr/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="0" slack="0"/>
<pin id="174" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="175" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="32" slack="1"/>
<pin id="177" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/2 input_0_load_1/2 input_0_load_2/3 input_0_load_3/3 input_0_load_4/4 input_0_load_5/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="0"/>
<pin id="199" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="200" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="201" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="32" slack="1"/>
<pin id="202" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_load/2 input_1_load_1/2 input_1_load_2/3 input_1_load_3/3 input_1_load_4/4 input_1_load_5/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="input_1_addr_1_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="3" slack="0"/>
<pin id="189" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr_1/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="input_2_addr_1_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="2" slack="0"/>
<pin id="196" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_addr_1/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="0" slack="0"/>
<pin id="210" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="211" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="32" slack="1"/>
<pin id="213" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_load/2 input_2_load_1/2 input_2_load_2/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="input_1_addr_3_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="64" slack="1"/>
<pin id="219" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr_3/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="input_0_addr_2_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="3" slack="1"/>
<pin id="226" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_2/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="input_0_addr_3_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="64" slack="0"/>
<pin id="233" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_3/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="input_1_addr_2_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="4" slack="0"/>
<pin id="242" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr_2/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="input_2_addr_2_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="3" slack="0"/>
<pin id="249" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_addr_2/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="input_1_addr_4_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="64" slack="1"/>
<pin id="259" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr_4/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="input_0_addr_4_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="4" slack="1"/>
<pin id="266" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_4/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="input_0_addr_5_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="64" slack="0"/>
<pin id="273" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_5/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="input_1_addr_5_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="64" slack="0"/>
<pin id="280" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr_5/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="output_addr_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/8 "/>
</bind>
</comp>

<comp id="294" class="1004" name="output_addr_1_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="5" slack="0"/>
<pin id="298" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/8 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="0" index="2" bw="0" slack="0"/>
<pin id="307" dir="0" index="4" bw="4" slack="0"/>
<pin id="308" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="309" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="310" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_158/8 StgValue_161/8 StgValue_169/9 "/>
</bind>
</comp>

<comp id="312" class="1004" name="output_addr_2_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="5" slack="0"/>
<pin id="316" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_2/9 "/>
</bind>
</comp>

<comp id="320" class="1005" name="i_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="1"/>
<pin id="322" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="i_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="2" slack="0"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="332" class="1005" name="reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_0_load input_0_load_2 input_0_load_4 "/>
</bind>
</comp>

<comp id="336" class="1005" name="reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_0_load_1 input_0_load_3 input_0_load_5 "/>
</bind>
</comp>

<comp id="340" class="1005" name="reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_1_load input_1_load_2 "/>
</bind>
</comp>

<comp id="344" class="1005" name="reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_1_load_1 input_1_load_4 "/>
</bind>
</comp>

<comp id="349" class="1005" name="reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_2_load input_2_load_2 "/>
</bind>
</comp>

<comp id="353" class="1005" name="reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_1_load_3 input_1_load_5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="grp_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_0_1_2/4 tmp_1_1_1_2/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_1_1_1/4 tmp_1_2_1_1/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="exitcond3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="i_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="3" slack="0"/>
<pin id="388" dir="0" index="1" bw="2" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_3_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="3" slack="0"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_4_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_5_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="3" slack="0"/>
<pin id="410" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_5_0_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="0"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_0_1/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_10_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="3" slack="0"/>
<pin id="422" dir="0" index="1" bw="2" slack="0"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_11_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="3" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="i_cast_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="2" slack="1"/>
<pin id="435" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_12_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="3" slack="1"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_13_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="3" slack="0"/>
<pin id="446" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_4_0_2_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="2" slack="0"/>
<pin id="453" dir="0" index="1" bw="3" slack="0"/>
<pin id="454" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4_0_2/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_5_0_2_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="3" slack="0"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_0_2/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_14_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="0"/>
<pin id="464" dir="0" index="1" bw="3" slack="0"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_15_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_s_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_1_0_0_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_0_0_1/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_1_0_0_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="0" index="1" bw="32" slack="0"/>
<pin id="490" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_0_0_2/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_16_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="4" slack="1"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_17_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="0" index="2" bw="4" slack="0"/>
<pin id="502" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_1_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="1"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_1/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_1_1_0_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_1_0_1/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_1_2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_2/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_1_2_0_2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_2_0_2/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_1_0_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="0" index="1" bw="32" slack="1"/>
<pin id="535" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_0_1/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_1_0_1_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="0" index="1" bw="32" slack="1"/>
<pin id="540" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_0_1_1/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_1_0_2_2_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="0" index="1" bw="32" slack="1"/>
<pin id="545" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_0_2_2/5 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="0" index="1" bw="32" slack="1"/>
<pin id="550" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_1_1_0_2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="0" index="1" bw="32" slack="1"/>
<pin id="554" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_1_0_2/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_1_1_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="1"/>
<pin id="558" dir="0" index="1" bw="32" slack="1"/>
<pin id="559" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_1_1/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_1_1_2_1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="0" index="1" bw="32" slack="1"/>
<pin id="564" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_1_2_1/5 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp9_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="0" index="1" bw="32" slack="1"/>
<pin id="569" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_1_2_0_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="0" index="1" bw="32" slack="1"/>
<pin id="573" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_2_0_1/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_1_2_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="2"/>
<pin id="577" dir="0" index="1" bw="32" slack="1"/>
<pin id="578" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_2_1/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_1_2_1_2_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="2"/>
<pin id="582" dir="0" index="1" bw="32" slack="1"/>
<pin id="583" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_2_1_2/5 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_1_0_2_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="0" index="1" bw="32" slack="2"/>
<pin id="587" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_0_2/6 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_1_0_2_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="0" index="1" bw="32" slack="2"/>
<pin id="592" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_0_2_1/6 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp3_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="2"/>
<pin id="596" dir="0" index="1" bw="32" slack="1"/>
<pin id="597" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/6 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_1_1_2_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="0" index="1" bw="32" slack="2"/>
<pin id="601" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_1_2/6 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_1_1_2_2_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="0" index="1" bw="32" slack="2"/>
<pin id="606" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_1_2_2/6 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp10_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="1"/>
<pin id="610" dir="0" index="1" bw="32" slack="1"/>
<pin id="611" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/6 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_1_2_2_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="2"/>
<pin id="614" dir="0" index="1" bw="32" slack="2"/>
<pin id="615" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_2_2/6 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_1_2_2_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="1"/>
<pin id="619" dir="0" index="1" bw="32" slack="2"/>
<pin id="620" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_2_2_1/6 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_1_2_2_2_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="2"/>
<pin id="624" dir="0" index="1" bw="32" slack="2"/>
<pin id="625" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_2_2_2/6 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp16_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="2"/>
<pin id="629" dir="0" index="1" bw="32" slack="1"/>
<pin id="630" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp16/6 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp17_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="2"/>
<pin id="633" dir="0" index="1" bw="32" slack="1"/>
<pin id="634" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp17/6 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp5_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="2"/>
<pin id="637" dir="0" index="1" bw="32" slack="3"/>
<pin id="638" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/7 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp7_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="0" index="1" bw="32" slack="2"/>
<pin id="642" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/7 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp6_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="1"/>
<pin id="646" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/7 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp4_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="0" index="1" bw="32" slack="0"/>
<pin id="651" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/7 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp12_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="3"/>
<pin id="656" dir="0" index="1" bw="32" slack="1"/>
<pin id="657" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp12/7 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp14_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="2"/>
<pin id="660" dir="0" index="1" bw="32" slack="1"/>
<pin id="661" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp14/7 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp13_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="0" index="1" bw="32" slack="1"/>
<pin id="665" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp13/7 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp11_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/7 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp19_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="1"/>
<pin id="675" dir="0" index="1" bw="32" slack="2"/>
<pin id="676" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp19/7 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp21_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="0" index="1" bw="32" slack="1"/>
<pin id="680" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp21/7 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp20_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="1"/>
<pin id="684" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp20/7 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp18_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp18/7 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_cast_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="2" slack="6"/>
<pin id="694" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/8 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_6_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="4" slack="0"/>
<pin id="698" dir="0" index="1" bw="2" slack="6"/>
<pin id="699" dir="0" index="2" bw="1" slack="0"/>
<pin id="700" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="704" class="1004" name="p_shl_cast_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="4" slack="0"/>
<pin id="706" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/8 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_7_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="4" slack="0"/>
<pin id="710" dir="0" index="1" bw="2" slack="0"/>
<pin id="711" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_7_cast_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="5" slack="0"/>
<pin id="716" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_cast/8 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_8_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="5" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_8_cast_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="5" slack="0"/>
<pin id="727" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast/8 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp1_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="2"/>
<pin id="732" dir="0" index="1" bw="32" slack="3"/>
<pin id="733" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/8 "/>
</bind>
</comp>

<comp id="734" class="1004" name="sum_2_0_2_2_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="1"/>
<pin id="736" dir="0" index="1" bw="32" slack="0"/>
<pin id="737" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2_0_2_2/8 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp8_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="2"/>
<pin id="742" dir="0" index="1" bw="32" slack="3"/>
<pin id="743" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/8 "/>
</bind>
</comp>

<comp id="744" class="1004" name="sum_2_1_2_2_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="0" index="1" bw="32" slack="0"/>
<pin id="747" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2_1_2_2/8 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp15_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="2"/>
<pin id="752" dir="0" index="1" bw="32" slack="2"/>
<pin id="753" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp15/8 "/>
</bind>
</comp>

<comp id="754" class="1004" name="sum_2_2_2_2_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="1"/>
<pin id="756" dir="0" index="1" bw="32" slack="0"/>
<pin id="757" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2_2_2_2/8 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_9_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="5" slack="1"/>
<pin id="761" dir="0" index="1" bw="3" slack="0"/>
<pin id="762" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_9_cast_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="5" slack="0"/>
<pin id="766" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_cast/9 "/>
</bind>
</comp>

<comp id="769" class="1005" name="exitcond3_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="1"/>
<pin id="771" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="773" class="1005" name="i_1_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="2" slack="0"/>
<pin id="775" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="778" class="1005" name="input_0_addr_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="4" slack="1"/>
<pin id="780" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="783" class="1005" name="tmp_5_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="64" slack="1"/>
<pin id="785" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="788" class="1005" name="input_0_addr_1_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="4" slack="1"/>
<pin id="790" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_1 "/>
</bind>
</comp>

<comp id="793" class="1005" name="input_1_addr_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="4" slack="1"/>
<pin id="795" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr "/>
</bind>
</comp>

<comp id="798" class="1005" name="input_2_addr_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="3" slack="1"/>
<pin id="800" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_2_addr "/>
</bind>
</comp>

<comp id="803" class="1005" name="tmp_10_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="3" slack="1"/>
<pin id="805" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="808" class="1005" name="tmp_11_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="64" slack="1"/>
<pin id="810" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="813" class="1005" name="input_1_addr_1_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="4" slack="1"/>
<pin id="815" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr_1 "/>
</bind>
</comp>

<comp id="818" class="1005" name="input_2_addr_1_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="3" slack="1"/>
<pin id="820" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_2_addr_1 "/>
</bind>
</comp>

<comp id="823" class="1005" name="input_1_addr_3_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="4" slack="1"/>
<pin id="825" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr_3 "/>
</bind>
</comp>

<comp id="828" class="1005" name="input_0_addr_2_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="4" slack="1"/>
<pin id="830" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_2 "/>
</bind>
</comp>

<comp id="833" class="1005" name="tmp_13_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="64" slack="1"/>
<pin id="835" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="838" class="1005" name="input_0_addr_3_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="4" slack="1"/>
<pin id="840" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_3 "/>
</bind>
</comp>

<comp id="843" class="1005" name="tmp_14_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="4" slack="1"/>
<pin id="845" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="848" class="1005" name="tmp_15_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="64" slack="1"/>
<pin id="850" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="853" class="1005" name="input_1_addr_2_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="4" slack="1"/>
<pin id="855" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr_2 "/>
</bind>
</comp>

<comp id="858" class="1005" name="input_2_addr_2_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="3" slack="1"/>
<pin id="860" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_2_addr_2 "/>
</bind>
</comp>

<comp id="863" class="1005" name="input_2_load_1_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="2"/>
<pin id="865" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="input_2_load_1 "/>
</bind>
</comp>

<comp id="868" class="1005" name="tmp_s_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="1"/>
<pin id="870" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="873" class="1005" name="kernel_0_1_read_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="1"/>
<pin id="875" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_1_read "/>
</bind>
</comp>

<comp id="878" class="1005" name="tmp_1_0_0_1_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="1"/>
<pin id="880" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_0_0_1 "/>
</bind>
</comp>

<comp id="883" class="1005" name="kernel_0_2_read_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="1"/>
<pin id="885" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_2_read "/>
</bind>
</comp>

<comp id="888" class="1005" name="tmp_1_0_0_2_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="2"/>
<pin id="890" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_0_0_2 "/>
</bind>
</comp>

<comp id="893" class="1005" name="input_1_addr_4_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="4" slack="1"/>
<pin id="895" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr_4 "/>
</bind>
</comp>

<comp id="898" class="1005" name="kernel_1_0_read_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="1"/>
<pin id="900" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_1_0_read "/>
</bind>
</comp>

<comp id="905" class="1005" name="kernel_1_1_read_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="1"/>
<pin id="907" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_1_1_read "/>
</bind>
</comp>

<comp id="911" class="1005" name="kernel_1_2_read_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="1"/>
<pin id="913" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_1_2_read "/>
</bind>
</comp>

<comp id="917" class="1005" name="tmp_1_0_1_2_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="3"/>
<pin id="919" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1_0_1_2 "/>
</bind>
</comp>

<comp id="922" class="1005" name="input_0_addr_4_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="4" slack="1"/>
<pin id="924" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_4 "/>
</bind>
</comp>

<comp id="927" class="1005" name="input_0_addr_5_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="4" slack="1"/>
<pin id="929" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_5 "/>
</bind>
</comp>

<comp id="932" class="1005" name="input_1_addr_5_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="4" slack="1"/>
<pin id="934" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr_5 "/>
</bind>
</comp>

<comp id="937" class="1005" name="kernel_2_0_read_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="2"/>
<pin id="939" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_2_0_read "/>
</bind>
</comp>

<comp id="944" class="1005" name="kernel_2_1_read_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="1"/>
<pin id="946" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_2_1_read "/>
</bind>
</comp>

<comp id="951" class="1005" name="kernel_2_2_read_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="1"/>
<pin id="953" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_2_2_read "/>
</bind>
</comp>

<comp id="958" class="1005" name="tmp_1_1_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="1"/>
<pin id="960" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1 "/>
</bind>
</comp>

<comp id="963" class="1005" name="tmp_1_1_0_1_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="1"/>
<pin id="965" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1_0_1 "/>
</bind>
</comp>

<comp id="968" class="1005" name="tmp_1_1_1_1_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="3"/>
<pin id="970" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1_1_1_1 "/>
</bind>
</comp>

<comp id="973" class="1005" name="tmp_1_2_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="2"/>
<pin id="975" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_2 "/>
</bind>
</comp>

<comp id="978" class="1005" name="tmp_1_2_0_2_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="2"/>
<pin id="980" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_2_0_2 "/>
</bind>
</comp>

<comp id="983" class="1005" name="tmp_1_0_1_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="1"/>
<pin id="985" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_0_1 "/>
</bind>
</comp>

<comp id="988" class="1005" name="tmp_1_0_1_1_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="2"/>
<pin id="990" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_0_1_1 "/>
</bind>
</comp>

<comp id="993" class="1005" name="tmp_1_0_2_2_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="2"/>
<pin id="995" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_0_2_2 "/>
</bind>
</comp>

<comp id="998" class="1005" name="tmp2_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="3"/>
<pin id="1000" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="tmp_1_1_0_2_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="1"/>
<pin id="1005" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1_0_2 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="tmp_1_1_1_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="1"/>
<pin id="1010" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1_1 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="tmp_1_1_2_1_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="2"/>
<pin id="1015" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_1_2_1 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="tmp9_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="3"/>
<pin id="1020" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp9 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="tmp_1_2_0_1_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="1"/>
<pin id="1025" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_2_0_1 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="tmp_1_2_1_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="1"/>
<pin id="1030" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_2_1 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="tmp_1_2_1_2_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="2"/>
<pin id="1035" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_2_1_2 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="tmp_1_0_2_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="1"/>
<pin id="1040" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_0_2 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="tmp_1_0_2_1_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="1"/>
<pin id="1045" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_0_2_1 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="tmp3_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="2"/>
<pin id="1050" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="tmp_1_1_1_2_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="1"/>
<pin id="1055" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1_1_2 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="tmp_1_1_2_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="1"/>
<pin id="1060" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1_2 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="tmp_1_1_2_2_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="32" slack="1"/>
<pin id="1065" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1_2_2 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="tmp10_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="32" slack="2"/>
<pin id="1070" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp10 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="tmp_1_2_1_1_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="32" slack="1"/>
<pin id="1075" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_2_1_1 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="tmp_1_2_2_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="32" slack="1"/>
<pin id="1080" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_2_2 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="tmp_1_2_2_1_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="32" slack="1"/>
<pin id="1085" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_2_2_1 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="tmp_1_2_2_2_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="32" slack="1"/>
<pin id="1090" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_2_2_2 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="tmp16_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="32" slack="2"/>
<pin id="1095" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp16 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="tmp17_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="32" slack="2"/>
<pin id="1100" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp17 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="tmp4_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="32" slack="1"/>
<pin id="1105" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="tmp11_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="32" slack="1"/>
<pin id="1110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp11 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="tmp18_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="32" slack="1"/>
<pin id="1115" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp18 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="tmp_7_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="5" slack="1"/>
<pin id="1120" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="sum_2_2_2_2_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="32" slack="1"/>
<pin id="1125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2_2_2_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="58" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="58" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="58" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="58" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="58" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="58" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="58" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="58" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="58" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="46" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="46" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="4" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="140" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="147" pin="3"/><net_sink comp="168" pin=2"/></net>

<net id="184"><net_src comp="154" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="2" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="185" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="209"><net_src comp="161" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="192" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="220"><net_src comp="2" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="46" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="0" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="46" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="0" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="222" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="237"><net_src comp="229" pin="3"/><net_sink comp="168" pin=2"/></net>

<net id="243"><net_src comp="2" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="4" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="46" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="238" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="253"><net_src comp="215" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="254"><net_src comp="245" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="260"><net_src comp="2" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="46" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="0" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="46" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="0" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="2" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="46" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="262" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="284"><net_src comp="269" pin="3"/><net_sink comp="168" pin=2"/></net>

<net id="285"><net_src comp="255" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="286"><net_src comp="276" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="292"><net_src comp="24" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="46" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="24" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="46" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="287" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="294" pin="3"/><net_sink comp="301" pin=2"/></net>

<net id="317"><net_src comp="24" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="46" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="312" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="323"><net_src comp="32" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="324" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="335"><net_src comp="168" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="168" pin="7"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="179" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="179" pin="7"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="179" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="204" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="179" pin="7"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="344" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="116" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="344" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="110" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="324" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="34" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="324" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="40" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="324" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="391"><net_src comp="42" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="324" pin="4"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="44" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="386" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="404"><net_src comp="386" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="48" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="50" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="52" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="400" pin="2"/><net_sink comp="406" pin=2"/></net>

<net id="414"><net_src comp="406" pin="3"/><net_sink comp="147" pin=2"/></net>

<net id="418"><net_src comp="375" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="425"><net_src comp="42" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="375" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="44" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="431"><net_src comp="420" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="436"><net_src comp="320" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="48" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="50" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="52" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="437" pin="2"/><net_sink comp="442" pin=2"/></net>

<net id="450"><net_src comp="442" pin="3"/><net_sink comp="229" pin=2"/></net>

<net id="455"><net_src comp="433" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="54" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="451" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="467"><net_src comp="56" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="451" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="44" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="473"><net_src comp="462" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="479"><net_src comp="332" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="86" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="336" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="92" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="340" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="98" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="60" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="62" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="64" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="493" pin="2"/><net_sink comp="498" pin=2"/></net>

<net id="506"><net_src comp="498" pin="3"/><net_sink comp="269" pin=2"/></net>

<net id="507"><net_src comp="498" pin="3"/><net_sink comp="276" pin=2"/></net>

<net id="512"><net_src comp="336" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="86" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="340" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="92" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="340" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="86" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="349" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="98" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="332" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="336" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="340" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="555"><net_src comp="353" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="560"><net_src comp="336" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="565"><net_src comp="340" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="574"><net_src comp="353" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="579"><net_src comp="344" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="588"><net_src comp="332" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="593"><net_src comp="336" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="602"><net_src comp="336" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="607"><net_src comp="353" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="616"><net_src comp="340" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="621"><net_src comp="353" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="626"><net_src comp="349" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="647"><net_src comp="639" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="643" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="635" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="666"><net_src comp="658" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="671"><net_src comp="662" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="654" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="685"><net_src comp="677" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="690"><net_src comp="681" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="673" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="695"><net_src comp="320" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="701"><net_src comp="66" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="320" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="32" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="707"><net_src comp="696" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="704" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="692" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="717"><net_src comp="708" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="723"><net_src comp="708" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="68" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="728"><net_src comp="719" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="738"><net_src comp="730" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="739"><net_src comp="734" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="748"><net_src comp="740" pin="2"/><net_sink comp="744" pin=1"/></net>

<net id="749"><net_src comp="744" pin="2"/><net_sink comp="301" pin=4"/></net>

<net id="758"><net_src comp="750" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="763"><net_src comp="82" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="767"><net_src comp="759" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="772"><net_src comp="369" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="375" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="781"><net_src comp="140" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="786"><net_src comp="406" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="791"><net_src comp="147" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="796"><net_src comp="154" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="801"><net_src comp="161" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="806"><net_src comp="420" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="811"><net_src comp="428" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="816"><net_src comp="185" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="821"><net_src comp="192" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="826"><net_src comp="215" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="831"><net_src comp="222" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="836"><net_src comp="442" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="841"><net_src comp="229" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="846"><net_src comp="462" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="851"><net_src comp="470" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="856"><net_src comp="238" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="861"><net_src comp="245" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="866"><net_src comp="204" pin="7"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="871"><net_src comp="475" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="876"><net_src comp="92" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="881"><net_src comp="481" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="886"><net_src comp="98" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="891"><net_src comp="487" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="896"><net_src comp="255" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="901"><net_src comp="104" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="903"><net_src comp="898" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="904"><net_src comp="898" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="908"><net_src comp="110" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="914"><net_src comp="116" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="916"><net_src comp="911" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="920"><net_src comp="357" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="925"><net_src comp="262" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="930"><net_src comp="269" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="935"><net_src comp="276" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="940"><net_src comp="122" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="943"><net_src comp="937" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="947"><net_src comp="128" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="950"><net_src comp="944" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="954"><net_src comp="134" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="956"><net_src comp="951" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="957"><net_src comp="951" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="961"><net_src comp="508" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="966"><net_src comp="514" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="971"><net_src comp="363" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="976"><net_src comp="520" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="981"><net_src comp="526" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="986"><net_src comp="532" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="991"><net_src comp="537" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="996"><net_src comp="542" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="1001"><net_src comp="547" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="1006"><net_src comp="551" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="1011"><net_src comp="556" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="1016"><net_src comp="561" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1021"><net_src comp="566" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1026"><net_src comp="570" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="1031"><net_src comp="575" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="1036"><net_src comp="580" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="1041"><net_src comp="584" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="1046"><net_src comp="589" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1051"><net_src comp="594" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1056"><net_src comp="357" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="1061"><net_src comp="598" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="1066"><net_src comp="603" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="1071"><net_src comp="608" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1076"><net_src comp="363" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1081"><net_src comp="612" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="1086"><net_src comp="617" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="1091"><net_src comp="622" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="1096"><net_src comp="627" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="1101"><net_src comp="631" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1106"><net_src comp="648" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1111"><net_src comp="667" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1116"><net_src comp="686" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1121"><net_src comp="708" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1126"><net_src comp="754" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="301" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {8 9 }
 - Input state : 
	Port: convolution2D : input_0 | {2 3 4 5 }
	Port: convolution2D : input_1 | {2 3 4 5 }
	Port: convolution2D : input_2 | {2 3 4 }
	Port: convolution2D : kernel_0_0 | {4 }
	Port: convolution2D : kernel_0_1 | {4 }
	Port: convolution2D : kernel_0_2 | {4 }
	Port: convolution2D : kernel_1_0 | {4 }
	Port: convolution2D : kernel_1_1 | {4 }
	Port: convolution2D : kernel_1_2 | {4 }
	Port: convolution2D : kernel_2_0 | {4 }
	Port: convolution2D : kernel_2_1 | {4 }
	Port: convolution2D : kernel_2_2 | {4 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		i_1 : 1
		StgValue_30 : 2
		tmp : 1
		tmp_2 : 1
		tmp_3 : 2
		input_0_addr : 3
		tmp_4 : 2
		tmp_5 : 2
		input_0_addr_1 : 3
		input_1_addr : 3
		input_2_addr : 2
		input_0_load : 4
		input_0_load_1 : 4
		input_1_load : 4
		tmp_5_0_1 : 2
		tmp_10 : 2
		tmp_11 : 3
		input_1_addr_1 : 4
		input_2_addr_1 : 3
		input_1_load_1 : 5
		input_2_load : 3
		input_2_load_1 : 4
	State 3
		input_0_addr_3 : 1
		input_0_load_2 : 1
		input_0_load_3 : 2
		tmp_4_0_2 : 1
		tmp_5_0_2 : 2
		tmp_14 : 2
		tmp_15 : 3
		input_1_addr_2 : 4
		input_2_addr_2 : 3
		input_1_load_2 : 5
		input_1_load_3 : 1
		input_2_load_2 : 4
	State 4
		input_0_addr_5 : 1
		input_1_addr_5 : 1
		input_0_load_4 : 1
		input_0_load_5 : 2
		input_1_load_4 : 1
		input_1_load_5 : 2
	State 5
	State 6
	State 7
		tmp6 : 1
		tmp4 : 2
		tmp13 : 1
		tmp11 : 2
		tmp20 : 1
		tmp18 : 2
	State 8
		p_shl_cast : 1
		tmp_7 : 2
		tmp_7_cast : 3
		output_addr : 4
		tmp_8 : 3
		tmp_8_cast : 4
		output_addr_1 : 5
		sum_2_0_2_2 : 1
		StgValue_158 : 5
		sum_2_1_2_2 : 1
		StgValue_161 : 6
		sum_2_2_2_2 : 1
	State 9
		tmp_9_cast : 1
		output_addr_2 : 2
		StgValue_169 : 3
		empty_2 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          i_1_fu_375         |    0    |    0    |    10   |
|          |       tmp_4_0_2_fu_451      |    0    |    0    |    12   |
|          |         tmp2_fu_547         |    0    |    0    |    39   |
|          |         tmp9_fu_566         |    0    |    0    |    39   |
|          |         tmp3_fu_594         |    0    |    0    |    39   |
|          |         tmp10_fu_608        |    0    |    0    |    39   |
|          |         tmp16_fu_627        |    0    |    0    |    39   |
|          |         tmp17_fu_631        |    0    |    0    |    39   |
|          |         tmp5_fu_635         |    0    |    0    |    32   |
|          |         tmp7_fu_639         |    0    |    0    |    32   |
|          |         tmp6_fu_643         |    0    |    0    |    32   |
|          |         tmp4_fu_648         |    0    |    0    |    32   |
|          |         tmp12_fu_654        |    0    |    0    |    32   |
|    add   |         tmp14_fu_658        |    0    |    0    |    32   |
|          |         tmp13_fu_662        |    0    |    0    |    32   |
|          |         tmp11_fu_667        |    0    |    0    |    32   |
|          |         tmp19_fu_673        |    0    |    0    |    32   |
|          |         tmp21_fu_677        |    0    |    0    |    32   |
|          |         tmp20_fu_681        |    0    |    0    |    32   |
|          |         tmp18_fu_686        |    0    |    0    |    32   |
|          |         tmp_8_fu_719        |    0    |    0    |    15   |
|          |         tmp1_fu_730         |    0    |    0    |    32   |
|          |      sum_2_0_2_2_fu_734     |    0    |    0    |    32   |
|          |         tmp8_fu_740         |    0    |    0    |    32   |
|          |      sum_2_1_2_2_fu_744     |    0    |    0    |    32   |
|          |         tmp15_fu_750        |    0    |    0    |    32   |
|          |      sum_2_2_2_2_fu_754     |    0    |    0    |    32   |
|          |         tmp_9_fu_759        |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_357         |    3    |    0    |    20   |
|          |          grp_fu_363         |    3    |    0    |    20   |
|          |         tmp_s_fu_475        |    3    |    0    |    20   |
|          |      tmp_1_0_0_1_fu_481     |    3    |    0    |    20   |
|          |      tmp_1_0_0_2_fu_487     |    3    |    0    |    20   |
|          |        tmp_1_1_fu_508       |    3    |    0    |    20   |
|          |      tmp_1_1_0_1_fu_514     |    3    |    0    |    20   |
|          |        tmp_1_2_fu_520       |    3    |    0    |    20   |
|          |      tmp_1_2_0_2_fu_526     |    3    |    0    |    20   |
|          |       tmp_1_0_1_fu_532      |    3    |    0    |    20   |
|          |      tmp_1_0_1_1_fu_537     |    3    |    0    |    20   |
|          |      tmp_1_0_2_2_fu_542     |    3    |    0    |    20   |
|    mul   |      tmp_1_1_0_2_fu_551     |    3    |    0    |    20   |
|          |       tmp_1_1_1_fu_556      |    3    |    0    |    20   |
|          |      tmp_1_1_2_1_fu_561     |    3    |    0    |    20   |
|          |      tmp_1_2_0_1_fu_570     |    3    |    0    |    20   |
|          |       tmp_1_2_1_fu_575      |    3    |    0    |    20   |
|          |      tmp_1_2_1_2_fu_580     |    3    |    0    |    20   |
|          |       tmp_1_0_2_fu_584      |    3    |    0    |    20   |
|          |      tmp_1_0_2_1_fu_589     |    3    |    0    |    20   |
|          |       tmp_1_1_2_fu_598      |    3    |    0    |    20   |
|          |      tmp_1_1_2_2_fu_603     |    3    |    0    |    20   |
|          |       tmp_1_2_2_fu_612      |    3    |    0    |    20   |
|          |      tmp_1_2_2_1_fu_617     |    3    |    0    |    20   |
|          |      tmp_1_2_2_2_fu_622     |    3    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |         tmp_7_fu_708        |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       exitcond3_fu_369      |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |  kernel_0_0_read_read_fu_86 |    0    |    0    |    0    |
|          |  kernel_0_1_read_read_fu_92 |    0    |    0    |    0    |
|          |  kernel_0_2_read_read_fu_98 |    0    |    0    |    0    |
|          | kernel_1_0_read_read_fu_104 |    0    |    0    |    0    |
|   read   | kernel_1_1_read_read_fu_110 |    0    |    0    |    0    |
|          | kernel_1_2_read_read_fu_116 |    0    |    0    |    0    |
|          | kernel_2_0_read_read_fu_122 |    0    |    0    |    0    |
|          | kernel_2_1_read_read_fu_128 |    0    |    0    |    0    |
|          | kernel_2_2_read_read_fu_134 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_381         |    0    |    0    |    0    |
|          |         tmp_3_fu_394        |    0    |    0    |    0    |
|          |       tmp_5_0_1_fu_415      |    0    |    0    |    0    |
|          |        tmp_11_fu_428        |    0    |    0    |    0    |
|   zext   |        i_cast_fu_433        |    0    |    0    |    0    |
|          |       tmp_5_0_2_fu_457      |    0    |    0    |    0    |
|          |        tmp_15_fu_470        |    0    |    0    |    0    |
|          |       tmp_cast_fu_692       |    0    |    0    |    0    |
|          |      p_shl_cast_fu_704      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_2_fu_386        |    0    |    0    |    0    |
|          |         tmp_5_fu_406        |    0    |    0    |    0    |
|          |        tmp_10_fu_420        |    0    |    0    |    0    |
|bitconcatenate|        tmp_13_fu_442        |    0    |    0    |    0    |
|          |        tmp_14_fu_462        |    0    |    0    |    0    |
|          |        tmp_17_fu_498        |    0    |    0    |    0    |
|          |         tmp_6_fu_696        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_4_fu_400        |    0    |    0    |    0    |
|    or    |        tmp_12_fu_437        |    0    |    0    |    0    |
|          |        tmp_16_fu_493        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_7_cast_fu_714      |    0    |    0    |    0    |
|   sext   |      tmp_8_cast_fu_725      |    0    |    0    |    0    |
|          |      tmp_9_cast_fu_764      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    75   |    0    |   1383  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   exitcond3_reg_769   |    1   |
|      i_1_reg_773      |    2   |
|       i_reg_320       |    2   |
| input_0_addr_1_reg_788|    4   |
| input_0_addr_2_reg_828|    4   |
| input_0_addr_3_reg_838|    4   |
| input_0_addr_4_reg_922|    4   |
| input_0_addr_5_reg_927|    4   |
|  input_0_addr_reg_778 |    4   |
| input_1_addr_1_reg_813|    4   |
| input_1_addr_2_reg_853|    4   |
| input_1_addr_3_reg_823|    4   |
| input_1_addr_4_reg_893|    4   |
| input_1_addr_5_reg_932|    4   |
|  input_1_addr_reg_793 |    4   |
| input_2_addr_1_reg_818|    3   |
| input_2_addr_2_reg_858|    3   |
|  input_2_addr_reg_798 |    3   |
| input_2_load_1_reg_863|   32   |
|kernel_0_1_read_reg_873|   32   |
|kernel_0_2_read_reg_883|   32   |
|kernel_1_0_read_reg_898|   32   |
|kernel_1_1_read_reg_905|   32   |
|kernel_1_2_read_reg_911|   32   |
|kernel_2_0_read_reg_937|   32   |
|kernel_2_1_read_reg_944|   32   |
|kernel_2_2_read_reg_951|   32   |
|        reg_332        |   32   |
|        reg_336        |   32   |
|        reg_340        |   32   |
|        reg_344        |   32   |
|        reg_349        |   32   |
|        reg_353        |   32   |
|  sum_2_2_2_2_reg_1123 |   32   |
|     tmp10_reg_1068    |   32   |
|     tmp11_reg_1108    |   32   |
|     tmp16_reg_1093    |   32   |
|     tmp17_reg_1098    |   32   |
|     tmp18_reg_1113    |   32   |
|      tmp2_reg_998     |   32   |
|     tmp3_reg_1048     |   32   |
|     tmp4_reg_1103     |   32   |
|     tmp9_reg_1018     |   32   |
|     tmp_10_reg_803    |    3   |
|     tmp_11_reg_808    |   64   |
|     tmp_13_reg_833    |   64   |
|     tmp_14_reg_843    |    4   |
|     tmp_15_reg_848    |   64   |
|  tmp_1_0_0_1_reg_878  |   32   |
|  tmp_1_0_0_2_reg_888  |   32   |
|  tmp_1_0_1_1_reg_988  |   32   |
|  tmp_1_0_1_2_reg_917  |   32   |
|   tmp_1_0_1_reg_983   |   32   |
|  tmp_1_0_2_1_reg_1043 |   32   |
|  tmp_1_0_2_2_reg_993  |   32   |
|   tmp_1_0_2_reg_1038  |   32   |
|  tmp_1_1_0_1_reg_963  |   32   |
|  tmp_1_1_0_2_reg_1003 |   32   |
|  tmp_1_1_1_1_reg_968  |   32   |
|  tmp_1_1_1_2_reg_1053 |   32   |
|   tmp_1_1_1_reg_1008  |   32   |
|  tmp_1_1_2_1_reg_1013 |   32   |
|  tmp_1_1_2_2_reg_1063 |   32   |
|   tmp_1_1_2_reg_1058  |   32   |
|    tmp_1_1_reg_958    |   32   |
|  tmp_1_2_0_1_reg_1023 |   32   |
|  tmp_1_2_0_2_reg_978  |   32   |
|  tmp_1_2_1_1_reg_1073 |   32   |
|  tmp_1_2_1_2_reg_1033 |   32   |
|   tmp_1_2_1_reg_1028  |   32   |
|  tmp_1_2_2_1_reg_1083 |   32   |
|  tmp_1_2_2_2_reg_1088 |   32   |
|   tmp_1_2_2_reg_1078  |   32   |
|    tmp_1_2_reg_973    |   32   |
|     tmp_5_reg_783     |   64   |
|     tmp_7_reg_1118    |    5   |
|     tmp_s_reg_868     |   32   |
+-----------------------+--------+
|         Total         |  1994  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_168 |  p0  |   6  |   4  |   24   ||    33   |
| grp_access_fu_168 |  p2  |   6  |   0  |    0   ||    33   |
| grp_access_fu_179 |  p0  |   6  |   4  |   24   ||    33   |
| grp_access_fu_179 |  p2  |   6  |   0  |    0   ||    33   |
| grp_access_fu_204 |  p0  |   4  |   3  |   12   ||    21   |
| grp_access_fu_204 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_301 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_301 |  p1  |   2  |  32  |   64   ||    9    |
|     i_reg_320     |  p0  |   2  |   2  |    4   ||    9    |
|      reg_344      |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_357    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_363    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   328  || 22.0515 ||   216   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   75   |    -   |    0   |  1383  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   22   |    -   |   216  |
|  Register |    -   |    -   |  1994  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   75   |   22   |  1994  |  1599  |
+-----------+--------+--------+--------+--------+
