<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html>
<meta http-equiv='Content-Type' content='text/html; charset=UTF-8' /><style type='text/css'>
BODY { color: #00008B;
       font-family: Arial, sans-serif;
       font-size: 11px;
     }
P { margin-left: 20px; margin-top: 0.3em; margin-bottom: 0.3em;  }
H1 { margin-left: 0px; }
TABLE { margin-left: 20px; }
TABLE.noborder TD { padding: 0px 4px 0px 4px; }
TABLE.noborder TH { padding: 0px 4px 0px 4px; }
</style>
<title>Pin Assignment Report - elastix_gemm_top</title>
<body>
<H1>Pin Assignment Report</H1>

<p>
ACE -- Achronix CAD Environment -- Version 10.3.1 -- Date 2025-10-24 10:52
<br>
Design: elastix_gemm_top
<br>
Device: AC7t1500
<br>
Generated on Fri, 24 Oct 2025 10:52:22 -0700
<br>
Host: workstation-10

</p>
<h2> Pin Assignment </h2>
<table border='1' rules='all' cellpadding='4'>
<thead><tr>
<th> Port Name </th><th> Direction </th><th> Ball Name </th><th> Bump Name </th><th> Bank </th><th> Ball </th><th> Pad/Macro Site </th><th> Site Polarity </th><th> Clock Capable Site </th><th> Reset Capable Site </th><th> Data Capable Site </th><th> Used as Clock </th><th> Used as Reset </th></tr></thead>
<tr><td> clk_gpio0_pad </td><td> OUT </td><td> GPIO_S0_BYTE1_BIT_10 </td><td> GPIO_S0_BYTE1_BIT_10 </td><td> BANK_GPIO_S0_BYTE1 </td><td> BL49 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_aux_pad_10__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> clk_gpio1_pad </td><td> OUT </td><td> GPIO_S0_BYTE1_BIT_11 </td><td> GPIO_S0_BYTE1_BIT_11 </td><td> BANK_GPIO_S0_BYTE1 </td><td> BL50 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_aux_pad_11__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_a17 </td><td> INOUT </td><td> DDR4_S0_A17 </td><td> DDR4_S0_A17 </td><td> BANK_DDR4_S0 </td><td> BB25 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_a[0] </td><td> INOUT </td><td> DDR4_S0_A_0 </td><td> DDR4_S0_A_0 </td><td> BANK_DDR4_S0 </td><td> BJ27 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_a[1] </td><td> INOUT </td><td> DDR4_S0_A_1 </td><td> DDR4_S0_A_1 </td><td> BANK_DDR4_S0 </td><td> BE27 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_a[2] </td><td> INOUT </td><td> DDR4_S0_A_2 </td><td> DDR4_S0_A_2 </td><td> BANK_DDR4_S0 </td><td> BH26 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_a[3] </td><td> INOUT </td><td> DDR4_S0_A_3 </td><td> DDR4_S0_A_3 </td><td> BANK_DDR4_S0 </td><td> BF26 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_a[4] </td><td> INOUT </td><td> DDR4_S0_A_4 </td><td> DDR4_S0_A_4 </td><td> BANK_DDR4_S0 </td><td> BK26 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_a[5] </td><td> INOUT </td><td> DDR4_S0_A_5 </td><td> DDR4_S0_A_5 </td><td> BANK_DDR4_S0 </td><td> BJ26 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_a[6] </td><td> INOUT </td><td> DDR4_S0_A_6 </td><td> DDR4_S0_A_6 </td><td> BANK_DDR4_S0 </td><td> BE26 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_a[7] </td><td> INOUT </td><td> DDR4_S0_A_7 </td><td> DDR4_S0_A_7 </td><td> BANK_DDR4_S0 </td><td> BL25 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_a[8] </td><td> INOUT </td><td> DDR4_S0_A_8 </td><td> DDR4_S0_A_8 </td><td> BANK_DDR4_S0 </td><td> BG25 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_a[9] </td><td> INOUT </td><td> DDR4_S0_A_9 </td><td> DDR4_S0_A_9 </td><td> BANK_DDR4_S0 </td><td> BF25 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_a[10] </td><td> INOUT </td><td> DDR4_S0_A_10 </td><td> DDR4_S0_A_10 </td><td> BANK_DDR4_S0 </td><td> BJ28 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_a[11] </td><td> INOUT </td><td> DDR4_S0_A_11 </td><td> DDR4_S0_A_11 </td><td> BANK_DDR4_S0 </td><td> BK25 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_a[12] </td><td> INOUT </td><td> DDR4_S0_A_12 </td><td> DDR4_S0_A_12 </td><td> BANK_DDR4_S0 </td><td> BE25 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_a[13] </td><td> INOUT </td><td> DDR4_S0_A_13 </td><td> DDR4_S0_A_13 </td><td> BANK_DDR4_S0 </td><td> BH30 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_act_n </td><td> INOUT </td><td> DDR4_S0_ACT_N </td><td> DDR4_S0_ACT_N </td><td> BANK_DDR4_S0 </td><td> BL24 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_ba[0] </td><td> INOUT </td><td> DDR4_S0_BA_0 </td><td> DDR4_S0_BA_0 </td><td> BANK_DDR4_S0 </td><td> BK28 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_ba[1] </td><td> INOUT </td><td> DDR4_S0_BA_1 </td><td> DDR4_S0_BA_1 </td><td> BANK_DDR4_S0 </td><td> BF28 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_bg[0] </td><td> INOUT </td><td> DDR4_S0_BG_0 </td><td> DDR4_S0_BG_0 </td><td> BANK_DDR4_S0 </td><td> BG24 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_bg[1] </td><td> INOUT </td><td> DDR4_S0_BG_1 </td><td> DDR4_S0_BG_1 </td><td> BANK_DDR4_S0 </td><td> BF24 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_bp_alert_n </td><td> INOUT </td><td> DDR4_S0_BP_ALERT_N </td><td> DDR4_S0_BP_ALERT_N </td><td> BANK_DDR4_S0 </td><td> BJ25 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_bp_memreset_l </td><td> OUT </td><td> DDR4_S0_BP_MEMRESET_L </td><td> DDR4_S0_BP_MEMRESET_L </td><td> BANK_DDR4_S0 </td><td> BH24 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_cas_n </td><td> INOUT </td><td> DDR4_S0_CAS_N </td><td> DDR4_S0_CAS_N </td><td> BANK_DDR4_S0 </td><td> BL29 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_cid[0] </td><td> INOUT </td><td> DDR4_S0_CID_0 </td><td> DDR4_S0_CID_0 </td><td> BANK_DDR4_S0 </td><td> BJ30 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_cid[1] </td><td> INOUT </td><td> DDR4_S0_CID_1 </td><td> DDR4_S0_CID_1 </td><td> BANK_DDR4_S0 </td><td> BF30 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_cid[2] </td><td> INOUT </td><td> DDR4_S0_CID_2 </td><td> DDR4_S0_CID_2 </td><td> BANK_DDR4_S0 </td><td> BC28 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_ck_n[0] </td><td> INOUT </td><td> DDR4_S0_CK_N_0 </td><td> DDR4_S0_CK_N_0 </td><td> BANK_DDR4_S0 </td><td> BH27 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> N </td><td> Yes </td><td> No </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> ddr4_ck_n[1] </td><td> INOUT </td><td> DDR4_S0_CK_N_1 </td><td> DDR4_S0_CK_N_1 </td><td> BANK_DDR4_S0 </td><td> BL27 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> N </td><td> Yes </td><td> No </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> ddr4_ck_n[2] </td><td> INOUT </td><td> DDR4_S0_CK_N_2 </td><td> DDR4_S0_CK_N_2 </td><td> BANK_DDR4_S0 </td><td> BD27 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> N </td><td> Yes </td><td> No </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> ddr4_ck_n[3] </td><td> INOUT </td><td> DDR4_S0_CK_N_3 </td><td> DDR4_S0_CK_N_3 </td><td> BANK_DDR4_S0 </td><td> BD29 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> N </td><td> Yes </td><td> No </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> ddr4_ck_p[0] </td><td> INOUT </td><td> DDR4_S0_CK_P_0 </td><td> DDR4_S0_CK_P_0 </td><td> BANK_DDR4_S0 </td><td> BG27 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> P </td><td> Yes </td><td> No </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> ddr4_ck_p[1] </td><td> INOUT </td><td> DDR4_S0_CK_P_1 </td><td> DDR4_S0_CK_P_1 </td><td> BANK_DDR4_S0 </td><td> BK27 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> P </td><td> Yes </td><td> No </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> ddr4_ck_p[2] </td><td> INOUT </td><td> DDR4_S0_CK_P_2 </td><td> DDR4_S0_CK_P_2 </td><td> BANK_DDR4_S0 </td><td> BC27 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> P </td><td> Yes </td><td> No </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> ddr4_ck_p[3] </td><td> INOUT </td><td> DDR4_S0_CK_P_3 </td><td> DDR4_S0_CK_P_3 </td><td> BANK_DDR4_S0 </td><td> BC29 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> P </td><td> Yes </td><td> No </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> ddr4_cke[0] </td><td> INOUT </td><td> DDR4_S0_CKE_0 </td><td> DDR4_S0_CKE_0 </td><td> BANK_DDR4_S0 </td><td> BD24 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_cke[1] </td><td> INOUT </td><td> DDR4_S0_CKE_1 </td><td> DDR4_S0_CKE_1 </td><td> BANK_DDR4_S0 </td><td> BK24 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_cke[2] </td><td> INOUT </td><td> DDR4_S0_CKE_2 </td><td> DDR4_S0_CKE_2 </td><td> BANK_DDR4_S0 </td><td> BC24 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_cke[3] </td><td> INOUT </td><td> DDR4_S0_CKE_3 </td><td> DDR4_S0_CKE_3 </td><td> BANK_DDR4_S0 </td><td> BB24 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_cs_n[0] </td><td> INOUT </td><td> DDR4_S0_CS_N_0 </td><td> DDR4_S0_CS_N_0 </td><td> BANK_DDR4_S0 </td><td> BG28 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_cs_n[1] </td><td> INOUT </td><td> DDR4_S0_CS_N_1 </td><td> DDR4_S0_CS_N_1 </td><td> BANK_DDR4_S0 </td><td> BH29 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_cs_n[2] </td><td> INOUT </td><td> DDR4_S0_CS_N_2 </td><td> DDR4_S0_CS_N_2 </td><td> BANK_DDR4_S0 </td><td> BB27 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_cs_n[3] </td><td> INOUT </td><td> DDR4_S0_CS_N_3 </td><td> DDR4_S0_CS_N_3 </td><td> BANK_DDR4_S0 </td><td> BC25 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dm_dbi_udqs_p[0] </td><td> INOUT </td><td> DDR4_S0_DM_DBI_UDQS_P_0 </td><td> DDR4_S0_DM_DBI_UDQS_P_0 </td><td> BANK_DDR4_S0 </td><td> BL16 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dm_dbi_udqs_p[1] </td><td> INOUT </td><td> DDR4_S0_DM_DBI_UDQS_P_1 </td><td> DDR4_S0_DM_DBI_UDQS_P_1 </td><td> BANK_DDR4_S0 </td><td> BJ18 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dm_dbi_udqs_p[2] </td><td> INOUT </td><td> DDR4_S0_DM_DBI_UDQS_P_2 </td><td> DDR4_S0_DM_DBI_UDQS_P_2 </td><td> BANK_DDR4_S0 </td><td> BG20 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dm_dbi_udqs_p[3] </td><td> INOUT </td><td> DDR4_S0_DM_DBI_UDQS_P_3 </td><td> DDR4_S0_DM_DBI_UDQS_P_3 </td><td> BANK_DDR4_S0 </td><td> BC21 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dm_dbi_udqs_p[4] </td><td> INOUT </td><td> DDR4_S0_DM_DBI_UDQS_P_4 </td><td> DDR4_S0_DM_DBI_UDQS_P_4 </td><td> BANK_DDR4_S0 </td><td> BG31 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dm_dbi_udqs_p[5] </td><td> INOUT </td><td> DDR4_S0_DM_DBI_UDQS_P_5 </td><td> DDR4_S0_DM_DBI_UDQS_P_5 </td><td> BANK_DDR4_S0 </td><td> BD32 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dm_dbi_udqs_p[6] </td><td> INOUT </td><td> DDR4_S0_DM_DBI_UDQS_P_6 </td><td> DDR4_S0_DM_DBI_UDQS_P_6 </td><td> BANK_DDR4_S0 </td><td> BF34 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dm_dbi_udqs_p[7] </td><td> INOUT </td><td> DDR4_S0_DM_DBI_UDQS_P_7 </td><td> DDR4_S0_DM_DBI_UDQS_P_7 </td><td> BANK_DDR4_S0 </td><td> BH36 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dm_dbi_udqs_p[8] </td><td> INOUT </td><td> DDR4_S0_DM_DBI_UDQS_P_8 </td><td> DDR4_S0_DM_DBI_UDQS_P_8 </td><td> BANK_DDR4_S0 </td><td> BD23 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_0[0] </td><td> INOUT </td><td> DDR4_S0_DQ_0_0 </td><td> DDR4_S0_DQ_0_0 </td><td> BANK_DDR4_S0 </td><td> BB16 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_0[1] </td><td> INOUT </td><td> DDR4_S0_DQ_0_1 </td><td> DDR4_S0_DQ_0_1 </td><td> BANK_DDR4_S0 </td><td> BC16 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_0[2] </td><td> INOUT </td><td> DDR4_S0_DQ_0_2 </td><td> DDR4_S0_DQ_0_2 </td><td> BANK_DDR4_S0 </td><td> BD16 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_0[3] </td><td> INOUT </td><td> DDR4_S0_DQ_0_3 </td><td> DDR4_S0_DQ_0_3 </td><td> BANK_DDR4_S0 </td><td> BH16 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_0[4] </td><td> INOUT </td><td> DDR4_S0_DQ_0_4 </td><td> DDR4_S0_DQ_0_4 </td><td> BANK_DDR4_S0 </td><td> BL17 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_0[5] </td><td> INOUT </td><td> DDR4_S0_DQ_0_5 </td><td> DDR4_S0_DQ_0_5 </td><td> BANK_DDR4_S0 </td><td> BK17 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_0[6] </td><td> INOUT </td><td> DDR4_S0_DQ_0_6 </td><td> DDR4_S0_DQ_0_6 </td><td> BANK_DDR4_S0 </td><td> BJ17 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_0[7] </td><td> INOUT </td><td> DDR4_S0_DQ_0_7 </td><td> DDR4_S0_DQ_0_7 </td><td> BANK_DDR4_S0 </td><td> BG17 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_1[0] </td><td> INOUT </td><td> DDR4_S0_DQ_1_0 </td><td> DDR4_S0_DQ_1_0 </td><td> BANK_DDR4_S0 </td><td> BF17 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_1[1] </td><td> INOUT </td><td> DDR4_S0_DQ_1_1 </td><td> DDR4_S0_DQ_1_1 </td><td> BANK_DDR4_S0 </td><td> BE17 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_1[2] </td><td> INOUT </td><td> DDR4_S0_DQ_1_2 </td><td> DDR4_S0_DQ_1_2 </td><td> BANK_DDR4_S0 </td><td> BK18 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_1[3] </td><td> INOUT </td><td> DDR4_S0_DQ_1_3 </td><td> DDR4_S0_DQ_1_3 </td><td> BANK_DDR4_S0 </td><td> BF18 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_1[4] </td><td> INOUT </td><td> DDR4_S0_DQ_1_4 </td><td> DDR4_S0_DQ_1_4 </td><td> BANK_DDR4_S0 </td><td> BE18 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_1[5] </td><td> INOUT </td><td> DDR4_S0_DQ_1_5 </td><td> DDR4_S0_DQ_1_5 </td><td> BANK_DDR4_S0 </td><td> BD18 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_1[6] </td><td> INOUT </td><td> DDR4_S0_DQ_1_6 </td><td> DDR4_S0_DQ_1_6 </td><td> BANK_DDR4_S0 </td><td> BB18 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_1[7] </td><td> INOUT </td><td> DDR4_S0_DQ_1_7 </td><td> DDR4_S0_DQ_1_7 </td><td> BANK_DDR4_S0 </td><td> BE19 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_2[0] </td><td> INOUT </td><td> DDR4_S0_DQ_2_0 </td><td> DDR4_S0_DQ_2_0 </td><td> BANK_DDR4_S0 </td><td> BG19 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_2[1] </td><td> INOUT </td><td> DDR4_S0_DQ_2_1 </td><td> DDR4_S0_DQ_2_1 </td><td> BANK_DDR4_S0 </td><td> BH19 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_2[2] </td><td> INOUT </td><td> DDR4_S0_DQ_2_2 </td><td> DDR4_S0_DQ_2_2 </td><td> BANK_DDR4_S0 </td><td> BJ19 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_2[3] </td><td> INOUT </td><td> DDR4_S0_DQ_2_3 </td><td> DDR4_S0_DQ_2_3 </td><td> BANK_DDR4_S0 </td><td> BL19 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_2[4] </td><td> INOUT </td><td> DDR4_S0_DQ_2_4 </td><td> DDR4_S0_DQ_2_4 </td><td> BANK_DDR4_S0 </td><td> BB20 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_2[5] </td><td> INOUT </td><td> DDR4_S0_DQ_2_5 </td><td> DDR4_S0_DQ_2_5 </td><td> BANK_DDR4_S0 </td><td> BC20 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_2[6] </td><td> INOUT </td><td> DDR4_S0_DQ_2_6 </td><td> DDR4_S0_DQ_2_6 </td><td> BANK_DDR4_S0 </td><td> BD20 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_2[7] </td><td> INOUT </td><td> DDR4_S0_DQ_2_7 </td><td> DDR4_S0_DQ_2_7 </td><td> BANK_DDR4_S0 </td><td> BH20 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_3[0] </td><td> INOUT </td><td> DDR4_S0_DQ_3_0 </td><td> DDR4_S0_DQ_3_0 </td><td> BANK_DDR4_S0 </td><td> BK20 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_3[1] </td><td> INOUT </td><td> DDR4_S0_DQ_3_1 </td><td> DDR4_S0_DQ_3_1 </td><td> BANK_DDR4_S0 </td><td> BL20 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_3[2] </td><td> INOUT </td><td> DDR4_S0_DQ_3_2 </td><td> DDR4_S0_DQ_3_2 </td><td> BANK_DDR4_S0 </td><td> BE21 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_3[3] </td><td> INOUT </td><td> DDR4_S0_DQ_3_3 </td><td> DDR4_S0_DQ_3_3 </td><td> BANK_DDR4_S0 </td><td> BF21 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_3[4] </td><td> INOUT </td><td> DDR4_S0_DQ_3_4 </td><td> DDR4_S0_DQ_3_4 </td><td> BANK_DDR4_S0 </td><td> BG21 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_3[5] </td><td> INOUT </td><td> DDR4_S0_DQ_3_5 </td><td> DDR4_S0_DQ_3_5 </td><td> BANK_DDR4_S0 </td><td> BL21 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_3[6] </td><td> INOUT </td><td> DDR4_S0_DQ_3_6 </td><td> DDR4_S0_DQ_3_6 </td><td> BANK_DDR4_S0 </td><td> BB22 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_3[7] </td><td> INOUT </td><td> DDR4_S0_DQ_3_7 </td><td> DDR4_S0_DQ_3_7 </td><td> BANK_DDR4_S0 </td><td> BD22 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_4[0] </td><td> INOUT </td><td> DDR4_S0_DQ_4_0 </td><td> DDR4_S0_DQ_4_0 </td><td> BANK_DDR4_S0 </td><td> BB30 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_4[1] </td><td> INOUT </td><td> DDR4_S0_DQ_4_1 </td><td> DDR4_S0_DQ_4_1 </td><td> BANK_DDR4_S0 </td><td> BD30 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_4[2] </td><td> INOUT </td><td> DDR4_S0_DQ_4_2 </td><td> DDR4_S0_DQ_4_2 </td><td> BANK_DDR4_S0 </td><td> BB31 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_4[3] </td><td> INOUT </td><td> DDR4_S0_DQ_4_3 </td><td> DDR4_S0_DQ_4_3 </td><td> BANK_DDR4_S0 </td><td> BC31 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_4[4] </td><td> INOUT </td><td> DDR4_S0_DQ_4_4 </td><td> DDR4_S0_DQ_4_4 </td><td> BANK_DDR4_S0 </td><td> BE31 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_4[5] </td><td> INOUT </td><td> DDR4_S0_DQ_4_5 </td><td> DDR4_S0_DQ_4_5 </td><td> BANK_DDR4_S0 </td><td> BL31 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_4[6] </td><td> INOUT </td><td> DDR4_S0_DQ_4_6 </td><td> DDR4_S0_DQ_4_6 </td><td> BANK_DDR4_S0 </td><td> BK32 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_4[7] </td><td> INOUT </td><td> DDR4_S0_DQ_4_7 </td><td> DDR4_S0_DQ_4_7 </td><td> BANK_DDR4_S0 </td><td> BL32 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_5[0] </td><td> INOUT </td><td> DDR4_S0_DQ_5_0 </td><td> DDR4_S0_DQ_5_0 </td><td> BANK_DDR4_S0 </td><td> BB32 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_5[1] </td><td> INOUT </td><td> DDR4_S0_DQ_5_1 </td><td> DDR4_S0_DQ_5_1 </td><td> BANK_DDR4_S0 </td><td> BF32 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_5[2] </td><td> INOUT </td><td> DDR4_S0_DQ_5_2 </td><td> DDR4_S0_DQ_5_2 </td><td> BANK_DDR4_S0 </td><td> BG32 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_5[3] </td><td> INOUT </td><td> DDR4_S0_DQ_5_3 </td><td> DDR4_S0_DQ_5_3 </td><td> BANK_DDR4_S0 </td><td> BH32 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_5[4] </td><td> INOUT </td><td> DDR4_S0_DQ_5_4 </td><td> DDR4_S0_DQ_5_4 </td><td> BANK_DDR4_S0 </td><td> BD33 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_5[5] </td><td> INOUT </td><td> DDR4_S0_DQ_5_5 </td><td> DDR4_S0_DQ_5_5 </td><td> BANK_DDR4_S0 </td><td> BE33 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_5[6] </td><td> INOUT </td><td> DDR4_S0_DQ_5_6 </td><td> DDR4_S0_DQ_5_6 </td><td> BANK_DDR4_S0 </td><td> BG33 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_5[7] </td><td> INOUT </td><td> DDR4_S0_DQ_5_7 </td><td> DDR4_S0_DQ_5_7 </td><td> BANK_DDR4_S0 </td><td> BL33 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_6[0] </td><td> INOUT </td><td> DDR4_S0_DQ_6_0 </td><td> DDR4_S0_DQ_6_0 </td><td> BANK_DDR4_S0 </td><td> BC33 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_6[1] </td><td> INOUT </td><td> DDR4_S0_DQ_6_1 </td><td> DDR4_S0_DQ_6_1 </td><td> BANK_DDR4_S0 </td><td> BB34 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_6[2] </td><td> INOUT </td><td> DDR4_S0_DQ_6_2 </td><td> DDR4_S0_DQ_6_2 </td><td> BANK_DDR4_S0 </td><td> BD34 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_6[3] </td><td> INOUT </td><td> DDR4_S0_DQ_6_3 </td><td> DDR4_S0_DQ_6_3 </td><td> BANK_DDR4_S0 </td><td> BH34 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_6[4] </td><td> INOUT </td><td> DDR4_S0_DQ_6_4 </td><td> DDR4_S0_DQ_6_4 </td><td> BANK_DDR4_S0 </td><td> BJ34 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_6[5] </td><td> INOUT </td><td> DDR4_S0_DQ_6_5 </td><td> DDR4_S0_DQ_6_5 </td><td> BANK_DDR4_S0 </td><td> BK34 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_6[6] </td><td> INOUT </td><td> DDR4_S0_DQ_6_6 </td><td> DDR4_S0_DQ_6_6 </td><td> BANK_DDR4_S0 </td><td> BG35 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_6[7] </td><td> INOUT </td><td> DDR4_S0_DQ_6_7 </td><td> DDR4_S0_DQ_6_7 </td><td> BANK_DDR4_S0 </td><td> BJ35 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_7[0] </td><td> INOUT </td><td> DDR4_S0_DQ_7_0 </td><td> DDR4_S0_DQ_7_0 </td><td> BANK_DDR4_S0 </td><td> BF35 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_7[1] </td><td> INOUT </td><td> DDR4_S0_DQ_7_1 </td><td> DDR4_S0_DQ_7_1 </td><td> BANK_DDR4_S0 </td><td> BE35 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_7[2] </td><td> INOUT </td><td> DDR4_S0_DQ_7_2 </td><td> DDR4_S0_DQ_7_2 </td><td> BANK_DDR4_S0 </td><td> BB36 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_7[3] </td><td> INOUT </td><td> DDR4_S0_DQ_7_3 </td><td> DDR4_S0_DQ_7_3 </td><td> BANK_DDR4_S0 </td><td> BC36 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_7[4] </td><td> INOUT </td><td> DDR4_S0_DQ_7_4 </td><td> DDR4_S0_DQ_7_4 </td><td> BANK_DDR4_S0 </td><td> BD36 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_7[5] </td><td> INOUT </td><td> DDR4_S0_DQ_7_5 </td><td> DDR4_S0_DQ_7_5 </td><td> BANK_DDR4_S0 </td><td> BF36 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_7[6] </td><td> INOUT </td><td> DDR4_S0_DQ_7_6 </td><td> DDR4_S0_DQ_7_6 </td><td> BANK_DDR4_S0 </td><td> BK36 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_7[7] </td><td> INOUT </td><td> DDR4_S0_DQ_7_7 </td><td> DDR4_S0_DQ_7_7 </td><td> BANK_DDR4_S0 </td><td> BL36 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_8[0] </td><td> INOUT </td><td> DDR4_S0_DQ_8_0 </td><td> DDR4_S0_DQ_8_0 </td><td> BANK_DDR4_S0 </td><td> BE22 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_8[1] </td><td> INOUT </td><td> DDR4_S0_DQ_8_1 </td><td> DDR4_S0_DQ_8_1 </td><td> BANK_DDR4_S0 </td><td> BF22 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_8[2] </td><td> INOUT </td><td> DDR4_S0_DQ_8_2 </td><td> DDR4_S0_DQ_8_2 </td><td> BANK_DDR4_S0 </td><td> BH22 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_8[3] </td><td> INOUT </td><td> DDR4_S0_DQ_8_3 </td><td> DDR4_S0_DQ_8_3 </td><td> BANK_DDR4_S0 </td><td> BJ22 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_8[4] </td><td> INOUT </td><td> DDR4_S0_DQ_8_4 </td><td> DDR4_S0_DQ_8_4 </td><td> BANK_DDR4_S0 </td><td> BK22 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_8[5] </td><td> INOUT </td><td> DDR4_S0_DQ_8_5 </td><td> DDR4_S0_DQ_8_5 </td><td> BANK_DDR4_S0 </td><td> BE23 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_8[6] </td><td> INOUT </td><td> DDR4_S0_DQ_8_6 </td><td> DDR4_S0_DQ_8_6 </td><td> BANK_DDR4_S0 </td><td> BJ23 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_dq_8[7] </td><td> INOUT </td><td> DDR4_S0_DQ_8_7 </td><td> DDR4_S0_DQ_8_7 </td><td> BANK_DDR4_S0 </td><td> BL23 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_ldqs_n[0] </td><td> INOUT </td><td> DDR4_S0_LDQS_N_0 </td><td> DDR4_S0_LDQS_N_0 </td><td> BANK_DDR4_S0 </td><td> BG16 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_ldqs_n[1] </td><td> INOUT </td><td> DDR4_S0_LDQS_N_1 </td><td> DDR4_S0_LDQS_N_1 </td><td> BANK_DDR4_S0 </td><td> BC17 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_ldqs_n[2] </td><td> INOUT </td><td> DDR4_S0_LDQS_N_2 </td><td> DDR4_S0_LDQS_N_2 </td><td> BANK_DDR4_S0 </td><td> BD19 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_ldqs_n[3] </td><td> INOUT </td><td> DDR4_S0_LDQS_N_3 </td><td> DDR4_S0_LDQS_N_3 </td><td> BANK_DDR4_S0 </td><td> BK21 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_ldqs_n[4] </td><td> INOUT </td><td> DDR4_S0_LDQS_N_4 </td><td> DDR4_S0_LDQS_N_4 </td><td> BANK_DDR4_S0 </td><td> BK31 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_ldqs_n[5] </td><td> INOUT </td><td> DDR4_S0_LDQS_N_5 </td><td> DDR4_S0_LDQS_N_5 </td><td> BANK_DDR4_S0 </td><td> BJ33 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_ldqs_n[6] </td><td> INOUT </td><td> DDR4_S0_LDQS_N_6 </td><td> DDR4_S0_LDQS_N_6 </td><td> BANK_DDR4_S0 </td><td> BL35 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_ldqs_n[7] </td><td> INOUT </td><td> DDR4_S0_LDQS_N_7 </td><td> DDR4_S0_LDQS_N_7 </td><td> BANK_DDR4_S0 </td><td> BC35 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_ldqs_n[8] </td><td> INOUT </td><td> DDR4_S0_LDQS_N_8 </td><td> DDR4_S0_LDQS_N_8 </td><td> BANK_DDR4_S0 </td><td> BH23 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_ldqs_p[0] </td><td> INOUT </td><td> DDR4_S0_LDQS_P_0 </td><td> DDR4_S0_LDQS_P_0 </td><td> BANK_DDR4_S0 </td><td> BF16 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_ldqs_p[1] </td><td> INOUT </td><td> DDR4_S0_LDQS_P_1 </td><td> DDR4_S0_LDQS_P_1 </td><td> BANK_DDR4_S0 </td><td> BB17 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_ldqs_p[2] </td><td> INOUT </td><td> DDR4_S0_LDQS_P_2 </td><td> DDR4_S0_LDQS_P_2 </td><td> BANK_DDR4_S0 </td><td> BC19 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_ldqs_p[3] </td><td> INOUT </td><td> DDR4_S0_LDQS_P_3 </td><td> DDR4_S0_LDQS_P_3 </td><td> BANK_DDR4_S0 </td><td> BJ21 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_ldqs_p[4] </td><td> INOUT </td><td> DDR4_S0_LDQS_P_4 </td><td> DDR4_S0_LDQS_P_4 </td><td> BANK_DDR4_S0 </td><td> BJ31 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_ldqs_p[5] </td><td> INOUT </td><td> DDR4_S0_LDQS_P_5 </td><td> DDR4_S0_LDQS_P_5 </td><td> BANK_DDR4_S0 </td><td> BH33 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_ldqs_p[6] </td><td> INOUT </td><td> DDR4_S0_LDQS_P_6 </td><td> DDR4_S0_LDQS_P_6 </td><td> BANK_DDR4_S0 </td><td> BK35 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_ldqs_p[7] </td><td> INOUT </td><td> DDR4_S0_LDQS_P_7 </td><td> DDR4_S0_LDQS_P_7 </td><td> BANK_DDR4_S0 </td><td> BB35 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_ldqs_p[8] </td><td> INOUT </td><td> DDR4_S0_LDQS_P_8 </td><td> DDR4_S0_LDQS_P_8 </td><td> BANK_DDR4_S0 </td><td> BG23 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_odt[0] </td><td> INOUT </td><td> DDR4_S0_ODT_0 </td><td> DDR4_S0_ODT_0 </td><td> BANK_DDR4_S0 </td><td> BG29 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_odt[1] </td><td> INOUT </td><td> DDR4_S0_ODT_1 </td><td> DDR4_S0_ODT_1 </td><td> BANK_DDR4_S0 </td><td> BE30 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_odt[2] </td><td> INOUT </td><td> DDR4_S0_ODT_2 </td><td> DDR4_S0_ODT_2 </td><td> BANK_DDR4_S0 </td><td> BB26 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_odt[3] </td><td> INOUT </td><td> DDR4_S0_ODT_3 </td><td> DDR4_S0_ODT_3 </td><td> BANK_DDR4_S0 </td><td> BB28 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_par </td><td> INOUT </td><td> DDR4_S0_PAR </td><td> DDR4_S0_PAR </td><td> BANK_DDR4_S0 </td><td> BE28 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_ras_n </td><td> INOUT </td><td> DDR4_S0_RAS_N </td><td> DDR4_S0_RAS_N </td><td> BANK_DDR4_S0 </td><td> BJ29 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_udqs_n[0] </td><td> INOUT </td><td> DDR4_S0_UDQS_N_0 </td><td> DDR4_S0_UDQS_N_0 </td><td> BANK_DDR4_S0 </td><td> BK16 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_udqs_n[1] </td><td> INOUT </td><td> DDR4_S0_UDQS_N_1 </td><td> DDR4_S0_UDQS_N_1 </td><td> BANK_DDR4_S0 </td><td> BH18 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_udqs_n[2] </td><td> INOUT </td><td> DDR4_S0_UDQS_N_2 </td><td> DDR4_S0_UDQS_N_2 </td><td> BANK_DDR4_S0 </td><td> BF20 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_udqs_n[3] </td><td> INOUT </td><td> DDR4_S0_UDQS_N_3 </td><td> DDR4_S0_UDQS_N_3 </td><td> BANK_DDR4_S0 </td><td> BB21 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_udqs_n[4] </td><td> INOUT </td><td> DDR4_S0_UDQS_N_4 </td><td> DDR4_S0_UDQS_N_4 </td><td> BANK_DDR4_S0 </td><td> BF31 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_udqs_n[5] </td><td> INOUT </td><td> DDR4_S0_UDQS_N_5 </td><td> DDR4_S0_UDQS_N_5 </td><td> BANK_DDR4_S0 </td><td> BC32 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_udqs_n[6] </td><td> INOUT </td><td> DDR4_S0_UDQS_N_6 </td><td> DDR4_S0_UDQS_N_6 </td><td> BANK_DDR4_S0 </td><td> BE34 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_udqs_n[7] </td><td> INOUT </td><td> DDR4_S0_UDQS_N_7 </td><td> DDR4_S0_UDQS_N_7 </td><td> BANK_DDR4_S0 </td><td> BG36 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_udqs_n[8] </td><td> INOUT </td><td> DDR4_S0_UDQS_N_8 </td><td> DDR4_S0_UDQS_N_8 </td><td> BANK_DDR4_S0 </td><td> BC23 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ddr4_we_n </td><td> INOUT </td><td> DDR4_S0_WE_N </td><td> DDR4_S0_WE_N </td><td> BANK_DDR4_S0 </td><td> BH28 </td><td> u_ddr4_sdram_sys_top_s0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_dir_pad[0] </td><td> OUT </td><td> GPIO_N0_BYTE1_BIT_0 </td><td> GPIO_N0_BYTE1_BIT_0 </td><td> BANK_GPIO_N0_BYTE1 </td><td> AF16 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_0__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_dir_pad[1] </td><td> OUT </td><td> GPIO_N0_BYTE1_BIT_1 </td><td> GPIO_N0_BYTE1_BIT_1 </td><td> BANK_GPIO_N0_BYTE1 </td><td> AG17 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_1__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_dir_pad[2] </td><td> OUT </td><td> GPIO_N0_BYTE1_BIT_2 </td><td> GPIO_N0_BYTE1_BIT_2 </td><td> BANK_GPIO_N0_BYTE1 </td><td> AG16 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_2__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_dir_pad[3] </td><td> OUT </td><td> GPIO_N0_BYTE1_BIT_3 </td><td> GPIO_N0_BYTE1_BIT_3 </td><td> BANK_GPIO_N0_BYTE1 </td><td> AH17 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_3__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_dir_pad[4] </td><td> OUT </td><td> GPIO_N0_BYTE1_BIT_6 </td><td> GPIO_N0_BYTE1_BIT_6 </td><td> BANK_GPIO_N0_BYTE1 </td><td> AJ16 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_6__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_dir_pad[5] </td><td> OUT </td><td> GPIO_N0_BYTE1_BIT_7 </td><td> GPIO_N0_BYTE1_BIT_7 </td><td> BANK_GPIO_N0_BYTE1 </td><td> AK17 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_7__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_dir_pad[6] </td><td> OUT </td><td> GPIO_N0_BYTE1_BIT_8 </td><td> GPIO_N0_BYTE1_BIT_8 </td><td> BANK_GPIO_N0_BYTE1 </td><td> AL16 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_8__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_dir_pad[7] </td><td> OUT </td><td> GPIO_N0_BYTE1_BIT_9 </td><td> GPIO_N0_BYTE1_BIT_9 </td><td> BANK_GPIO_N0_BYTE1 </td><td> AM16 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_9__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_fpga_pad[0] </td><td> INOUT </td><td> GPIO_N0_BYTE0_BIT_0 </td><td> GPIO_N0_BYTE0_BIT_0 </td><td> BANK_GPIO_N0_BYTE0 </td><td> W17 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_0__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_fpga_pad[1] </td><td> INOUT </td><td> GPIO_N0_BYTE0_BIT_1 </td><td> GPIO_N0_BYTE0_BIT_1 </td><td> BANK_GPIO_N0_BYTE0 </td><td> W16 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_1__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_fpga_pad[2] </td><td> INOUT </td><td> GPIO_N0_BYTE0_BIT_2 </td><td> GPIO_N0_BYTE0_BIT_2 </td><td> BANK_GPIO_N0_BYTE0 </td><td> Y17 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_2__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_fpga_pad[3] </td><td> INOUT </td><td> GPIO_N0_BYTE0_BIT_3 </td><td> GPIO_N0_BYTE0_BIT_3 </td><td> BANK_GPIO_N0_BYTE0 </td><td> Y16 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_3__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_fpga_pad[4] </td><td> INOUT </td><td> GPIO_N0_BYTE0_BIT_6 </td><td> GPIO_N0_BYTE0_BIT_6 </td><td> BANK_GPIO_N0_BYTE0 </td><td> AB17 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_6__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_fpga_pad[5] </td><td> INOUT </td><td> GPIO_N0_BYTE0_BIT_7 </td><td> GPIO_N0_BYTE0_BIT_7 </td><td> BANK_GPIO_N0_BYTE0 </td><td> AC16 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_7__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_fpga_pad[6] </td><td> INOUT </td><td> GPIO_N0_BYTE0_BIT_8 </td><td> GPIO_N0_BYTE0_BIT_8 </td><td> BANK_GPIO_N0_BYTE0 </td><td> AD16 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_8__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_fpga_pad[7] </td><td> INOUT </td><td> GPIO_N0_BYTE0_BIT_9 </td><td> GPIO_N0_BYTE0_BIT_9 </td><td> BANK_GPIO_N0_BYTE0 </td><td> AD17 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_9__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_oe_l_pad </td><td> OUT </td><td> GPIO_N0_BYTE0_BIT_10 </td><td> GPIO_N0_BYTE0_BIT_10 </td><td> BANK_GPIO_N0_BYTE0 </td><td> AE16 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_aux_pad_10__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> fpga_avr_rxd_pad </td><td> IN </td><td> GPIO_S0_BYTE0_BIT_3 </td><td> GPIO_S0_BYTE0_BIT_3 </td><td> BANK_GPIO_S0_BYTE0 </td><td> BL5 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_3__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> fpga_avr_txd_pad </td><td> OUT </td><td> GPIO_S0_BYTE0_BIT_2 </td><td> GPIO_S0_BYTE0_BIT_2 </td><td> BANK_GPIO_S0_BYTE0 </td><td> BL4 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_2__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> fpga_fab_clk_1_pad_n </td><td> IN </td><td> CLKIO_SE_REFIO_N_1 </td><td> CLKIO_SW_REFIO_N_1 </td><td> BANK_CLKIO_SW </td><td> AW36 </td><td> u_glb_clk_rst_gen_top_sw.u_glb_clk_rst_io_phy.u_refio_U1.CLKIO_SW_REFIO_N_1 </td><td> N </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_fab_clk_1_pad_p </td><td> IN </td><td> CLKIO_SE_REFIO_P_1 </td><td> CLKIO_SW_REFIO_P_1 </td><td> BANK_CLKIO_SW </td><td> AY36 </td><td> u_glb_clk_rst_gen_top_sw.u_glb_clk_rst_io_phy.u_refio_U1.CLKIO_SW_REFIO_P_1 </td><td> P </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_fab_clk_2_pad_n </td><td> IN </td><td> CLKIO_NW_REFIO_N_1 </td><td> CLKIO_NE_REFIO_N_1 </td><td> BANK_CLKIO_NE </td><td> R17 </td><td> u_glb_clk_rst_gen_top_ne.u_glb_clk_rst_io_phy.u_refio_U1.CLKIO_NE_REFIO_N_1 </td><td> N </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_fab_clk_2_pad_p </td><td> IN </td><td> CLKIO_NW_REFIO_P_1 </td><td> CLKIO_NE_REFIO_P_1 </td><td> BANK_CLKIO_NE </td><td> R16 </td><td> u_glb_clk_rst_gen_top_ne.u_glb_clk_rst_io_phy.u_refio_U1.CLKIO_NE_REFIO_P_1 </td><td> P </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_fab_clk_3_pad_n </td><td> IN </td><td> CLKIO_NE_REFIO_N_0 </td><td> CLKIO_NW_REFIO_N_0 </td><td> BANK_CLKIO_NW </td><td> N35 </td><td> u_glb_clk_rst_gen_top_nw.u_glb_clk_rst_io_phy.u_refio_U0.CLKIO_NW_REFIO_N_0 </td><td> N </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_fab_clk_3_pad_p </td><td> IN </td><td> CLKIO_NE_REFIO_P_0 </td><td> CLKIO_NW_REFIO_P_0 </td><td> BANK_CLKIO_NW </td><td> N36 </td><td> u_glb_clk_rst_gen_top_nw.u_glb_clk_rst_io_phy.u_refio_U0.CLKIO_NW_REFIO_P_0 </td><td> P </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_fab_clk_4_pad_n </td><td> IN </td><td> CLKIO_NE_REFIO_N_1 </td><td> CLKIO_NW_REFIO_N_1 </td><td> BANK_CLKIO_NW </td><td> R35 </td><td> u_glb_clk_rst_gen_top_nw.u_glb_clk_rst_io_phy.u_refio_U1.CLKIO_NW_REFIO_N_1 </td><td> N </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_fab_clk_4_pad_p </td><td> IN </td><td> CLKIO_NE_REFIO_P_1 </td><td> CLKIO_NW_REFIO_P_1 </td><td> BANK_CLKIO_NW </td><td> R36 </td><td> u_glb_clk_rst_gen_top_nw.u_glb_clk_rst_io_phy.u_refio_U1.CLKIO_NW_REFIO_P_1 </td><td> P </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_fab_clk_5_pad_n </td><td> IN </td><td> CLKIO_SW_REFIO_N_0 </td><td> CLKIO_SE_REFIO_N_0 </td><td> BANK_CLKIO_SE </td><td> AU17 </td><td> u_glb_clk_rst_gen_top_se.u_glb_clk_rst_io_phy.u_refio_U0.CLKIO_SE_REFIO_N_0 </td><td> N </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_fab_clk_5_pad_p </td><td> IN </td><td> CLKIO_SW_REFIO_P_0 </td><td> CLKIO_SE_REFIO_P_0 </td><td> BANK_CLKIO_SE </td><td> AV17 </td><td> u_glb_clk_rst_gen_top_se.u_glb_clk_rst_io_phy.u_refio_U0.CLKIO_SE_REFIO_P_0 </td><td> P </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_fab_clk_6_pad_n </td><td> IN </td><td> CLKIO_SW_REFIO_N_1 </td><td> CLKIO_SE_REFIO_N_1 </td><td> BANK_CLKIO_SE </td><td> AW18 </td><td> u_glb_clk_rst_gen_top_se.u_glb_clk_rst_io_phy.u_refio_U1.CLKIO_SE_REFIO_N_1 </td><td> N </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_fab_clk_6_pad_p </td><td> IN </td><td> CLKIO_SW_REFIO_P_1 </td><td> CLKIO_SE_REFIO_P_1 </td><td> BANK_CLKIO_SE </td><td> AY18 </td><td> u_glb_clk_rst_gen_top_se.u_glb_clk_rst_io_phy.u_refio_U1.CLKIO_SE_REFIO_P_1 </td><td> P </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_fab_clk_7_pad_n </td><td> IN </td><td> CLKIO_SE_REFIO_N_0 </td><td> CLKIO_SW_REFIO_N_0 </td><td> BANK_CLKIO_SW </td><td> AW34 </td><td> u_glb_clk_rst_gen_top_sw.u_glb_clk_rst_io_phy.u_refio_U0.CLKIO_SW_REFIO_N_0 </td><td> N </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_fab_clk_7_pad_p </td><td> IN </td><td> CLKIO_SE_REFIO_P_0 </td><td> CLKIO_SW_REFIO_P_0 </td><td> BANK_CLKIO_SW </td><td> AY34 </td><td> u_glb_clk_rst_gen_top_sw.u_glb_clk_rst_io_phy.u_refio_U0.CLKIO_SW_REFIO_P_0 </td><td> P </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_ftdi_rxd_pad </td><td> IN </td><td> GPIO_S0_BYTE0_BIT_7 </td><td> GPIO_S0_BYTE0_BIT_7 </td><td> BANK_GPIO_S0_BYTE0 </td><td> BL11 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_7__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> fpga_ftdi_txd_pad </td><td> OUT </td><td> GPIO_S0_BYTE0_BIT_6 </td><td> GPIO_S0_BYTE0_BIT_6 </td><td> BANK_GPIO_S0_BYTE0 </td><td> BL9 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_6__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> fpga_i2c_mux_gnt_pad </td><td> IN </td><td> GPIO_S0_BYTE0_BIT_0 </td><td> GPIO_S0_BYTE0_BIT_0 </td><td> BANK_GPIO_S0_BYTE0 </td><td> BL2 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_0__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> fpga_i2c_req_l_pad </td><td> OUT </td><td> GPIO_S0_BYTE0_BIT_1 </td><td> GPIO_S0_BYTE0_BIT_1 </td><td> BANK_GPIO_S0_BYTE0 </td><td> BL3 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_1__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> fpga_rst_l_pad </td><td> IN </td><td> GPIO_S0_BYTE0_BIT_8 </td><td> GPIO_S0_BYTE0_BIT_8 </td><td> BANK_GPIO_S0_BYTE0 </td><td> BL12 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_8__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> fpga_sys_scl_pad </td><td> INOUT </td><td> GPIO_S0_BYTE2_BIT_6 </td><td> GPIO_S0_BYTE2_BIT_6 </td><td> BANK_GPIO_S0_BYTE2 </td><td> AW23 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_2__u_gpio_phy_iob.gen_data_pad_6__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> fpga_sys_sda_pad </td><td> INOUT </td><td> GPIO_S0_BYTE2_BIT_7 </td><td> GPIO_S0_BYTE2_BIT_7 </td><td> BANK_GPIO_S0_BYTE2 </td><td> AR23 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_2__u_gpio_phy_iob.gen_data_pad_7__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> freq_dec_pad </td><td> OUT </td><td> GPIO_S0_BYTE1_BIT_8 </td><td> GPIO_S0_BYTE1_BIT_8 </td><td> BANK_GPIO_S0_BYTE1 </td><td> BL46 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_8__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> freq_inc_pad </td><td> OUT </td><td> GPIO_S0_BYTE1_BIT_9 </td><td> GPIO_S0_BYTE1_BIT_9 </td><td> BANK_GPIO_S0_BYTE1 </td><td> BL47 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_9__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_ca[0] </td><td> OUT </td><td> GDDR6_E0_C0_SD_CA_0 </td><td> GDDR6_W0_C0_SD_CA_0 </td><td> BANK_GDDR6_W0 </td><td> BD46 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_ca[1] </td><td> OUT </td><td> GDDR6_E0_C0_SD_CA_1 </td><td> GDDR6_W0_C0_SD_CA_1 </td><td> BANK_GDDR6_W0 </td><td> BF48 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_ca[2] </td><td> OUT </td><td> GDDR6_E0_C0_SD_CA_2 </td><td> GDDR6_W0_C0_SD_CA_2 </td><td> BANK_GDDR6_W0 </td><td> BD49 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_ca[3] </td><td> OUT </td><td> GDDR6_E0_C0_SD_CA_3 </td><td> GDDR6_W0_C0_SD_CA_3 </td><td> BANK_GDDR6_W0 </td><td> BE46 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_ca[4] </td><td> OUT </td><td> GDDR6_E0_C0_SD_CA_4 </td><td> GDDR6_W0_C0_SD_CA_4 </td><td> BANK_GDDR6_W0 </td><td> BD51 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_ca[5] </td><td> OUT </td><td> GDDR6_E0_C0_SD_CA_5 </td><td> GDDR6_W0_C0_SD_CA_5 </td><td> BANK_GDDR6_W0 </td><td> BE47 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_ca[6] </td><td> OUT </td><td> GDDR6_E0_C0_SD_CA_6 </td><td> GDDR6_W0_C0_SD_CA_6 </td><td> BANK_GDDR6_W0 </td><td> BD44 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_ca[7] </td><td> OUT </td><td> GDDR6_E0_C0_SD_CA_7 </td><td> GDDR6_W0_C0_SD_CA_7 </td><td> BANK_GDDR6_W0 </td><td> BE48 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_ca[8] </td><td> OUT </td><td> GDDR6_E0_C0_SD_CA_8 </td><td> GDDR6_W0_C0_SD_CA_8 </td><td> BANK_GDDR6_W0 </td><td> BD48 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_ca[9] </td><td> OUT </td><td> GDDR6_E0_C0_SD_CA_9 </td><td> GDDR6_W0_C0_SD_CA_9 </td><td> BANK_GDDR6_W0 </td><td> BD47 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_cabi_n </td><td> OUT </td><td> GDDR6_E0_C0_SD_CABI_N </td><td> GDDR6_W0_C0_SD_CABI_N </td><td> BANK_GDDR6_W0 </td><td> BD50 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_cke_n </td><td> OUT </td><td> GDDR6_E0_C0_SD_CKE_N </td><td> GDDR6_W0_C0_SD_CKE_N </td><td> BANK_GDDR6_W0 </td><td> BD43 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_dbi_n[0] </td><td> INOUT </td><td> GDDR6_E0_C0_SD_DBI_N_0 </td><td> GDDR6_W0_C0_SD_DBI_N_0 </td><td> BANK_GDDR6_W0 </td><td> AY49 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_dbi_n[1] </td><td> INOUT </td><td> GDDR6_E0_C0_SD_DBI_N_1 </td><td> GDDR6_W0_C0_SD_DBI_N_1 </td><td> BANK_GDDR6_W0 </td><td> BJ41 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_dq[0] </td><td> INOUT </td><td> GDDR6_E0_C0_SD_DQ_0 </td><td> GDDR6_W0_C0_SD_DQ_0 </td><td> BANK_GDDR6_W0 </td><td> BA46 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_dq[1] </td><td> INOUT </td><td> GDDR6_E0_C0_SD_DQ_1 </td><td> GDDR6_W0_C0_SD_DQ_1 </td><td> BANK_GDDR6_W0 </td><td> AY47 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_dq[2] </td><td> INOUT </td><td> GDDR6_E0_C0_SD_DQ_2 </td><td> GDDR6_W0_C0_SD_DQ_2 </td><td> BANK_GDDR6_W0 </td><td> BA48 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_dq[3] </td><td> INOUT </td><td> GDDR6_E0_C0_SD_DQ_3 </td><td> GDDR6_W0_C0_SD_DQ_3 </td><td> BANK_GDDR6_W0 </td><td> BC48 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_dq[4] </td><td> INOUT </td><td> GDDR6_E0_C0_SD_DQ_4 </td><td> GDDR6_W0_C0_SD_DQ_4 </td><td> BANK_GDDR6_W0 </td><td> BC51 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_dq[5] </td><td> INOUT </td><td> GDDR6_E0_C0_SD_DQ_5 </td><td> GDDR6_W0_C0_SD_DQ_5 </td><td> BANK_GDDR6_W0 </td><td> BB47 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_dq[6] </td><td> INOUT </td><td> GDDR6_E0_C0_SD_DQ_6 </td><td> GDDR6_W0_C0_SD_DQ_6 </td><td> BANK_GDDR6_W0 </td><td> BB50 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_dq[7] </td><td> INOUT </td><td> GDDR6_E0_C0_SD_DQ_7 </td><td> GDDR6_W0_C0_SD_DQ_7 </td><td> BANK_GDDR6_W0 </td><td> BC46 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_dq[8] </td><td> INOUT </td><td> GDDR6_E0_C0_SD_DQ_8 </td><td> GDDR6_W0_C0_SD_DQ_8 </td><td> BANK_GDDR6_W0 </td><td> BH40 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_dq[9] </td><td> INOUT </td><td> GDDR6_E0_C0_SD_DQ_9 </td><td> GDDR6_W0_C0_SD_DQ_9 </td><td> BANK_GDDR6_W0 </td><td> BJ39 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_dq[10] </td><td> INOUT </td><td> GDDR6_E0_C0_SD_DQ_10 </td><td> GDDR6_W0_C0_SD_DQ_10 </td><td> BANK_GDDR6_W0 </td><td> BG45 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_dq[11] </td><td> INOUT </td><td> GDDR6_E0_C0_SD_DQ_11 </td><td> GDDR6_W0_C0_SD_DQ_11 </td><td> BANK_GDDR6_W0 </td><td> BJ43 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_dq[12] </td><td> INOUT </td><td> GDDR6_E0_C0_SD_DQ_12 </td><td> GDDR6_W0_C0_SD_DQ_12 </td><td> BANK_GDDR6_W0 </td><td> BG41 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_dq[13] </td><td> INOUT </td><td> GDDR6_E0_C0_SD_DQ_13 </td><td> GDDR6_W0_C0_SD_DQ_13 </td><td> BANK_GDDR6_W0 </td><td> BH44 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_dq[14] </td><td> INOUT </td><td> GDDR6_E0_C0_SD_DQ_14 </td><td> GDDR6_W0_C0_SD_DQ_14 </td><td> BANK_GDDR6_W0 </td><td> BG43 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_dq[15] </td><td> INOUT </td><td> GDDR6_E0_C0_SD_DQ_15 </td><td> GDDR6_W0_C0_SD_DQ_15 </td><td> BANK_GDDR6_W0 </td><td> BF44 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_edc[0] </td><td> IN </td><td> GDDR6_E0_C0_SD_EDC_0 </td><td> GDDR6_W0_C0_SD_EDC_0 </td><td> BANK_GDDR6_W0 </td><td> BC49 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_edc[1] </td><td> IN </td><td> GDDR6_E0_C0_SD_EDC_1 </td><td> GDDR6_W0_C0_SD_EDC_1 </td><td> BANK_GDDR6_W0 </td><td> BH42 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_wck_n[0] </td><td> OUT </td><td> GDDR6_E0_C0_SD_WCK_N_0 </td><td> GDDR6_W0_C0_SD_WCK_N_0 </td><td> BANK_GDDR6_W0 </td><td> AY51 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_wck_n[1] </td><td> OUT </td><td> GDDR6_E0_C0_SD_WCK_N_1 </td><td> GDDR6_W0_C0_SD_WCK_N_1 </td><td> BANK_GDDR6_W0 </td><td> BF39 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_wck_p[0] </td><td> OUT </td><td> GDDR6_E0_C0_SD_WCK_P_0 </td><td> GDDR6_W0_C0_SD_WCK_P_0 </td><td> BANK_GDDR6_W0 </td><td> BA51 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c0_sd_wck_p[1] </td><td> OUT </td><td> GDDR6_E0_C0_SD_WCK_P_1 </td><td> GDDR6_W0_C0_SD_WCK_P_1 </td><td> BANK_GDDR6_W0 </td><td> BG39 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_ca[0] </td><td> OUT </td><td> GDDR6_E0_C1_SD_CA_0 </td><td> GDDR6_W0_C1_SD_CA_0 </td><td> BANK_GDDR6_W0 </td><td> BC42 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_ca[1] </td><td> OUT </td><td> GDDR6_E0_C1_SD_CA_1 </td><td> GDDR6_W0_C1_SD_CA_1 </td><td> BANK_GDDR6_W0 </td><td> BE43 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_ca[2] </td><td> OUT </td><td> GDDR6_E0_C1_SD_CA_2 </td><td> GDDR6_W0_C1_SD_CA_2 </td><td> BANK_GDDR6_W0 </td><td> BC40 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_ca[3] </td><td> OUT </td><td> GDDR6_E0_C1_SD_CA_3 </td><td> GDDR6_W0_C1_SD_CA_3 </td><td> BANK_GDDR6_W0 </td><td> BF40 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_ca[4] </td><td> OUT </td><td> GDDR6_E0_C1_SD_CA_4 </td><td> GDDR6_W0_C1_SD_CA_4 </td><td> BANK_GDDR6_W0 </td><td> BC44 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_ca[5] </td><td> OUT </td><td> GDDR6_E0_C1_SD_CA_5 </td><td> GDDR6_W0_C1_SD_CA_5 </td><td> BANK_GDDR6_W0 </td><td> BD42 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_ca[6] </td><td> OUT </td><td> GDDR6_E0_C1_SD_CA_6 </td><td> GDDR6_W0_C1_SD_CA_6 </td><td> BANK_GDDR6_W0 </td><td> BF42 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_ca[7] </td><td> OUT </td><td> GDDR6_E0_C1_SD_CA_7 </td><td> GDDR6_W0_C1_SD_CA_7 </td><td> BANK_GDDR6_W0 </td><td> BE41 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_ca[8] </td><td> OUT </td><td> GDDR6_E0_C1_SD_CA_8 </td><td> GDDR6_W0_C1_SD_CA_8 </td><td> BANK_GDDR6_W0 </td><td> BD41 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_ca[9] </td><td> OUT </td><td> GDDR6_E0_C1_SD_CA_9 </td><td> GDDR6_W0_C1_SD_CA_9 </td><td> BANK_GDDR6_W0 </td><td> BC41 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_cabi_n </td><td> OUT </td><td> GDDR6_E0_C1_SD_CABI_N </td><td> GDDR6_W0_C1_SD_CABI_N </td><td> BANK_GDDR6_W0 </td><td> BC43 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_cke_n </td><td> OUT </td><td> GDDR6_E0_C1_SD_CKE_N </td><td> GDDR6_W0_C1_SD_CKE_N </td><td> BANK_GDDR6_W0 </td><td> BE40 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_dbi_n[0] </td><td> INOUT </td><td> GDDR6_E0_C1_SD_DBI_N_0 </td><td> GDDR6_W0_C1_SD_DBI_N_0 </td><td> BANK_GDDR6_W0 </td><td> AY43 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_dbi_n[1] </td><td> INOUT </td><td> GDDR6_E0_C1_SD_DBI_N_1 </td><td> GDDR6_W0_C1_SD_DBI_N_1 </td><td> BANK_GDDR6_W0 </td><td> BJ50 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_dq[0] </td><td> INOUT </td><td> GDDR6_E0_C1_SD_DQ_0 </td><td> GDDR6_W0_C1_SD_DQ_0 </td><td> BANK_GDDR6_W0 </td><td> BB45 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_dq[1] </td><td> INOUT </td><td> GDDR6_E0_C1_SD_DQ_1 </td><td> GDDR6_W0_C1_SD_DQ_1 </td><td> BANK_GDDR6_W0 </td><td> AY41 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_dq[2] </td><td> INOUT </td><td> GDDR6_E0_C1_SD_DQ_2 </td><td> GDDR6_W0_C1_SD_DQ_2 </td><td> BANK_GDDR6_W0 </td><td> AY45 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_dq[3] </td><td> INOUT </td><td> GDDR6_E0_C1_SD_DQ_3 </td><td> GDDR6_W0_C1_SD_DQ_3 </td><td> BANK_GDDR6_W0 </td><td> BA42 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_dq[4] </td><td> INOUT </td><td> GDDR6_E0_C1_SD_DQ_4 </td><td> GDDR6_W0_C1_SD_DQ_4 </td><td> BANK_GDDR6_W0 </td><td> BB43 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_dq[5] </td><td> INOUT </td><td> GDDR6_E0_C1_SD_DQ_5 </td><td> GDDR6_W0_C1_SD_DQ_5 </td><td> BANK_GDDR6_W0 </td><td> BA44 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_dq[6] </td><td> INOUT </td><td> GDDR6_E0_C1_SD_DQ_6 </td><td> GDDR6_W0_C1_SD_DQ_6 </td><td> BANK_GDDR6_W0 </td><td> BA40 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_dq[7] </td><td> INOUT </td><td> GDDR6_E0_C1_SD_DQ_7 </td><td> GDDR6_W0_C1_SD_DQ_7 </td><td> BANK_GDDR6_W0 </td><td> AY39 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_dq[8] </td><td> INOUT </td><td> GDDR6_E0_C1_SD_DQ_8 </td><td> GDDR6_W0_C1_SD_DQ_8 </td><td> BANK_GDDR6_W0 </td><td> BH48 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_dq[9] </td><td> INOUT </td><td> GDDR6_E0_C1_SD_DQ_9 </td><td> GDDR6_W0_C1_SD_DQ_9 </td><td> BANK_GDDR6_W0 </td><td> BJ45 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_dq[10] </td><td> INOUT </td><td> GDDR6_E0_C1_SD_DQ_10 </td><td> GDDR6_W0_C1_SD_DQ_10 </td><td> BANK_GDDR6_W0 </td><td> BH46 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_dq[11] </td><td> INOUT </td><td> GDDR6_E0_C1_SD_DQ_11 </td><td> GDDR6_W0_C1_SD_DQ_11 </td><td> BANK_GDDR6_W0 </td><td> BK46 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_dq[12] </td><td> INOUT </td><td> GDDR6_E0_C1_SD_DQ_12 </td><td> GDDR6_W0_C1_SD_DQ_12 </td><td> BANK_GDDR6_W0 </td><td> BJ47 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_dq[13] </td><td> INOUT </td><td> GDDR6_E0_C1_SD_DQ_13 </td><td> GDDR6_W0_C1_SD_DQ_13 </td><td> BANK_GDDR6_W0 </td><td> BH49 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_dq[14] </td><td> INOUT </td><td> GDDR6_E0_C1_SD_DQ_14 </td><td> GDDR6_W0_C1_SD_DQ_14 </td><td> BANK_GDDR6_W0 </td><td> BF49 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_dq[15] </td><td> INOUT </td><td> GDDR6_E0_C1_SD_DQ_15 </td><td> GDDR6_W0_C1_SD_DQ_15 </td><td> BANK_GDDR6_W0 </td><td> BF46 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_edc[0] </td><td> IN </td><td> GDDR6_E0_C1_SD_EDC_0 </td><td> GDDR6_W0_C1_SD_EDC_0 </td><td> BANK_GDDR6_W0 </td><td> BB41 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_edc[1] </td><td> IN </td><td> GDDR6_E0_C1_SD_EDC_1 </td><td> GDDR6_W0_C1_SD_EDC_1 </td><td> BANK_GDDR6_W0 </td><td> BG47 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_wck_n[0] </td><td> OUT </td><td> GDDR6_E0_C1_SD_WCK_N_0 </td><td> GDDR6_W0_C1_SD_WCK_N_0 </td><td> BANK_GDDR6_W0 </td><td> BC39 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_wck_n[1] </td><td> OUT </td><td> GDDR6_E0_C1_SD_WCK_N_1 </td><td> GDDR6_W0_C1_SD_WCK_N_1 </td><td> BANK_GDDR6_W0 </td><td> BG51 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_wck_p[0] </td><td> OUT </td><td> GDDR6_E0_C1_SD_WCK_P_0 </td><td> GDDR6_W0_C1_SD_WCK_P_0 </td><td> BANK_GDDR6_W0 </td><td> BB39 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_c1_sd_wck_p[1] </td><td> OUT </td><td> GDDR6_E0_C1_SD_WCK_P_1 </td><td> GDDR6_W0_C1_SD_WCK_P_1 </td><td> BANK_GDDR6_W0 </td><td> BH51 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_sd_clk_n </td><td> OUT </td><td> GDDR6_E0_SD_CLK_N </td><td> GDDR6_W0_SD_CLK_N </td><td> BANK_GDDR6_W0 </td><td> BE50 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> N </td><td> Yes </td><td> No </td><td> No </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_sd_clk_p </td><td> OUT </td><td> GDDR6_E0_SD_CLK_P </td><td> GDDR6_W0_SD_CLK_P </td><td> BANK_GDDR6_W0 </td><td> BE51 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> P </td><td> Yes </td><td> No </td><td> No </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_0_sd_reset_n </td><td> OUT </td><td> GDDR6_E0_SD_RESET_N </td><td> GDDR6_W0_SD_RESET_N </td><td> BANK_GDDR6_W0 </td><td> BA49 </td><td> u_gddr6_sdram_sys_top_w0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_ca[0] </td><td> OUT </td><td> GDDR6_E1_C0_SD_CA_0 </td><td> GDDR6_W1_C0_SD_CA_0 </td><td> BANK_GDDR6_W1 </td><td> AN46 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_ca[1] </td><td> OUT </td><td> GDDR6_E1_C0_SD_CA_1 </td><td> GDDR6_W1_C0_SD_CA_1 </td><td> BANK_GDDR6_W1 </td><td> AR48 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_ca[2] </td><td> OUT </td><td> GDDR6_E1_C0_SD_CA_2 </td><td> GDDR6_W1_C0_SD_CA_2 </td><td> BANK_GDDR6_W1 </td><td> AN49 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_ca[3] </td><td> OUT </td><td> GDDR6_E1_C0_SD_CA_3 </td><td> GDDR6_W1_C0_SD_CA_3 </td><td> BANK_GDDR6_W1 </td><td> AP46 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_ca[4] </td><td> OUT </td><td> GDDR6_E1_C0_SD_CA_4 </td><td> GDDR6_W1_C0_SD_CA_4 </td><td> BANK_GDDR6_W1 </td><td> AN51 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_ca[5] </td><td> OUT </td><td> GDDR6_E1_C0_SD_CA_5 </td><td> GDDR6_W1_C0_SD_CA_5 </td><td> BANK_GDDR6_W1 </td><td> AP47 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_ca[6] </td><td> OUT </td><td> GDDR6_E1_C0_SD_CA_6 </td><td> GDDR6_W1_C0_SD_CA_6 </td><td> BANK_GDDR6_W1 </td><td> AN44 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_ca[7] </td><td> OUT </td><td> GDDR6_E1_C0_SD_CA_7 </td><td> GDDR6_W1_C0_SD_CA_7 </td><td> BANK_GDDR6_W1 </td><td> AP48 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_ca[8] </td><td> OUT </td><td> GDDR6_E1_C0_SD_CA_8 </td><td> GDDR6_W1_C0_SD_CA_8 </td><td> BANK_GDDR6_W1 </td><td> AN48 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_ca[9] </td><td> OUT </td><td> GDDR6_E1_C0_SD_CA_9 </td><td> GDDR6_W1_C0_SD_CA_9 </td><td> BANK_GDDR6_W1 </td><td> AN47 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_cabi_n </td><td> OUT </td><td> GDDR6_E1_C0_SD_CABI_N </td><td> GDDR6_W1_C0_SD_CABI_N </td><td> BANK_GDDR6_W1 </td><td> AN50 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_cke_n </td><td> OUT </td><td> GDDR6_E1_C0_SD_CKE_N </td><td> GDDR6_W1_C0_SD_CKE_N </td><td> BANK_GDDR6_W1 </td><td> AN43 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_dbi_n[0] </td><td> INOUT </td><td> GDDR6_E1_C0_SD_DBI_N_0 </td><td> GDDR6_W1_C0_SD_DBI_N_0 </td><td> BANK_GDDR6_W1 </td><td> AJ49 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_dbi_n[1] </td><td> INOUT </td><td> GDDR6_E1_C0_SD_DBI_N_1 </td><td> GDDR6_W1_C0_SD_DBI_N_1 </td><td> BANK_GDDR6_W1 </td><td> AV41 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_dq[0] </td><td> INOUT </td><td> GDDR6_E1_C0_SD_DQ_0 </td><td> GDDR6_W1_C0_SD_DQ_0 </td><td> BANK_GDDR6_W1 </td><td> AK46 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_dq[1] </td><td> INOUT </td><td> GDDR6_E1_C0_SD_DQ_1 </td><td> GDDR6_W1_C0_SD_DQ_1 </td><td> BANK_GDDR6_W1 </td><td> AJ47 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_dq[2] </td><td> INOUT </td><td> GDDR6_E1_C0_SD_DQ_2 </td><td> GDDR6_W1_C0_SD_DQ_2 </td><td> BANK_GDDR6_W1 </td><td> AK48 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_dq[3] </td><td> INOUT </td><td> GDDR6_E1_C0_SD_DQ_3 </td><td> GDDR6_W1_C0_SD_DQ_3 </td><td> BANK_GDDR6_W1 </td><td> AM48 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_dq[4] </td><td> INOUT </td><td> GDDR6_E1_C0_SD_DQ_4 </td><td> GDDR6_W1_C0_SD_DQ_4 </td><td> BANK_GDDR6_W1 </td><td> AM51 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_dq[5] </td><td> INOUT </td><td> GDDR6_E1_C0_SD_DQ_5 </td><td> GDDR6_W1_C0_SD_DQ_5 </td><td> BANK_GDDR6_W1 </td><td> AL47 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_dq[6] </td><td> INOUT </td><td> GDDR6_E1_C0_SD_DQ_6 </td><td> GDDR6_W1_C0_SD_DQ_6 </td><td> BANK_GDDR6_W1 </td><td> AL50 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_dq[7] </td><td> INOUT </td><td> GDDR6_E1_C0_SD_DQ_7 </td><td> GDDR6_W1_C0_SD_DQ_7 </td><td> BANK_GDDR6_W1 </td><td> AM46 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_dq[8] </td><td> INOUT </td><td> GDDR6_E1_C0_SD_DQ_8 </td><td> GDDR6_W1_C0_SD_DQ_8 </td><td> BANK_GDDR6_W1 </td><td> AU40 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_dq[9] </td><td> INOUT </td><td> GDDR6_E1_C0_SD_DQ_9 </td><td> GDDR6_W1_C0_SD_DQ_9 </td><td> BANK_GDDR6_W1 </td><td> AV39 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_dq[10] </td><td> INOUT </td><td> GDDR6_E1_C0_SD_DQ_10 </td><td> GDDR6_W1_C0_SD_DQ_10 </td><td> BANK_GDDR6_W1 </td><td> AT45 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_dq[11] </td><td> INOUT </td><td> GDDR6_E1_C0_SD_DQ_11 </td><td> GDDR6_W1_C0_SD_DQ_11 </td><td> BANK_GDDR6_W1 </td><td> AV43 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_dq[12] </td><td> INOUT </td><td> GDDR6_E1_C0_SD_DQ_12 </td><td> GDDR6_W1_C0_SD_DQ_12 </td><td> BANK_GDDR6_W1 </td><td> AT41 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_dq[13] </td><td> INOUT </td><td> GDDR6_E1_C0_SD_DQ_13 </td><td> GDDR6_W1_C0_SD_DQ_13 </td><td> BANK_GDDR6_W1 </td><td> AU44 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_dq[14] </td><td> INOUT </td><td> GDDR6_E1_C0_SD_DQ_14 </td><td> GDDR6_W1_C0_SD_DQ_14 </td><td> BANK_GDDR6_W1 </td><td> AT43 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_dq[15] </td><td> INOUT </td><td> GDDR6_E1_C0_SD_DQ_15 </td><td> GDDR6_W1_C0_SD_DQ_15 </td><td> BANK_GDDR6_W1 </td><td> AR44 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_edc[0] </td><td> IN </td><td> GDDR6_E1_C0_SD_EDC_0 </td><td> GDDR6_W1_C0_SD_EDC_0 </td><td> BANK_GDDR6_W1 </td><td> AM49 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_edc[1] </td><td> IN </td><td> GDDR6_E1_C0_SD_EDC_1 </td><td> GDDR6_W1_C0_SD_EDC_1 </td><td> BANK_GDDR6_W1 </td><td> AU42 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_wck_n[0] </td><td> OUT </td><td> GDDR6_E1_C0_SD_WCK_N_0 </td><td> GDDR6_W1_C0_SD_WCK_N_0 </td><td> BANK_GDDR6_W1 </td><td> AJ51 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_wck_n[1] </td><td> OUT </td><td> GDDR6_E1_C0_SD_WCK_N_1 </td><td> GDDR6_W1_C0_SD_WCK_N_1 </td><td> BANK_GDDR6_W1 </td><td> AR39 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_wck_p[0] </td><td> OUT </td><td> GDDR6_E1_C0_SD_WCK_P_0 </td><td> GDDR6_W1_C0_SD_WCK_P_0 </td><td> BANK_GDDR6_W1 </td><td> AK51 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c0_sd_wck_p[1] </td><td> OUT </td><td> GDDR6_E1_C0_SD_WCK_P_1 </td><td> GDDR6_W1_C0_SD_WCK_P_1 </td><td> BANK_GDDR6_W1 </td><td> AT39 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_ca[0] </td><td> OUT </td><td> GDDR6_E1_C1_SD_CA_0 </td><td> GDDR6_W1_C1_SD_CA_0 </td><td> BANK_GDDR6_W1 </td><td> AM42 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_ca[1] </td><td> OUT </td><td> GDDR6_E1_C1_SD_CA_1 </td><td> GDDR6_W1_C1_SD_CA_1 </td><td> BANK_GDDR6_W1 </td><td> AP43 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_ca[2] </td><td> OUT </td><td> GDDR6_E1_C1_SD_CA_2 </td><td> GDDR6_W1_C1_SD_CA_2 </td><td> BANK_GDDR6_W1 </td><td> AM40 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_ca[3] </td><td> OUT </td><td> GDDR6_E1_C1_SD_CA_3 </td><td> GDDR6_W1_C1_SD_CA_3 </td><td> BANK_GDDR6_W1 </td><td> AR40 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_ca[4] </td><td> OUT </td><td> GDDR6_E1_C1_SD_CA_4 </td><td> GDDR6_W1_C1_SD_CA_4 </td><td> BANK_GDDR6_W1 </td><td> AM44 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_ca[5] </td><td> OUT </td><td> GDDR6_E1_C1_SD_CA_5 </td><td> GDDR6_W1_C1_SD_CA_5 </td><td> BANK_GDDR6_W1 </td><td> AN42 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_ca[6] </td><td> OUT </td><td> GDDR6_E1_C1_SD_CA_6 </td><td> GDDR6_W1_C1_SD_CA_6 </td><td> BANK_GDDR6_W1 </td><td> AR42 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_ca[7] </td><td> OUT </td><td> GDDR6_E1_C1_SD_CA_7 </td><td> GDDR6_W1_C1_SD_CA_7 </td><td> BANK_GDDR6_W1 </td><td> AP41 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_ca[8] </td><td> OUT </td><td> GDDR6_E1_C1_SD_CA_8 </td><td> GDDR6_W1_C1_SD_CA_8 </td><td> BANK_GDDR6_W1 </td><td> AN41 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_ca[9] </td><td> OUT </td><td> GDDR6_E1_C1_SD_CA_9 </td><td> GDDR6_W1_C1_SD_CA_9 </td><td> BANK_GDDR6_W1 </td><td> AM41 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_cabi_n </td><td> OUT </td><td> GDDR6_E1_C1_SD_CABI_N </td><td> GDDR6_W1_C1_SD_CABI_N </td><td> BANK_GDDR6_W1 </td><td> AM43 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_cke_n </td><td> OUT </td><td> GDDR6_E1_C1_SD_CKE_N </td><td> GDDR6_W1_C1_SD_CKE_N </td><td> BANK_GDDR6_W1 </td><td> AP40 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_dbi_n[0] </td><td> INOUT </td><td> GDDR6_E1_C1_SD_DBI_N_0 </td><td> GDDR6_W1_C1_SD_DBI_N_0 </td><td> BANK_GDDR6_W1 </td><td> AJ43 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_dbi_n[1] </td><td> INOUT </td><td> GDDR6_E1_C1_SD_DBI_N_1 </td><td> GDDR6_W1_C1_SD_DBI_N_1 </td><td> BANK_GDDR6_W1 </td><td> AV50 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_dq[0] </td><td> INOUT </td><td> GDDR6_E1_C1_SD_DQ_0 </td><td> GDDR6_W1_C1_SD_DQ_0 </td><td> BANK_GDDR6_W1 </td><td> AL45 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_dq[1] </td><td> INOUT </td><td> GDDR6_E1_C1_SD_DQ_1 </td><td> GDDR6_W1_C1_SD_DQ_1 </td><td> BANK_GDDR6_W1 </td><td> AJ41 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_dq[2] </td><td> INOUT </td><td> GDDR6_E1_C1_SD_DQ_2 </td><td> GDDR6_W1_C1_SD_DQ_2 </td><td> BANK_GDDR6_W1 </td><td> AJ45 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_dq[3] </td><td> INOUT </td><td> GDDR6_E1_C1_SD_DQ_3 </td><td> GDDR6_W1_C1_SD_DQ_3 </td><td> BANK_GDDR6_W1 </td><td> AK42 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_dq[4] </td><td> INOUT </td><td> GDDR6_E1_C1_SD_DQ_4 </td><td> GDDR6_W1_C1_SD_DQ_4 </td><td> BANK_GDDR6_W1 </td><td> AL43 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_dq[5] </td><td> INOUT </td><td> GDDR6_E1_C1_SD_DQ_5 </td><td> GDDR6_W1_C1_SD_DQ_5 </td><td> BANK_GDDR6_W1 </td><td> AK44 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_dq[6] </td><td> INOUT </td><td> GDDR6_E1_C1_SD_DQ_6 </td><td> GDDR6_W1_C1_SD_DQ_6 </td><td> BANK_GDDR6_W1 </td><td> AK40 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_dq[7] </td><td> INOUT </td><td> GDDR6_E1_C1_SD_DQ_7 </td><td> GDDR6_W1_C1_SD_DQ_7 </td><td> BANK_GDDR6_W1 </td><td> AJ39 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_dq[8] </td><td> INOUT </td><td> GDDR6_E1_C1_SD_DQ_8 </td><td> GDDR6_W1_C1_SD_DQ_8 </td><td> BANK_GDDR6_W1 </td><td> AU48 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_dq[9] </td><td> INOUT </td><td> GDDR6_E1_C1_SD_DQ_9 </td><td> GDDR6_W1_C1_SD_DQ_9 </td><td> BANK_GDDR6_W1 </td><td> AV45 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_dq[10] </td><td> INOUT </td><td> GDDR6_E1_C1_SD_DQ_10 </td><td> GDDR6_W1_C1_SD_DQ_10 </td><td> BANK_GDDR6_W1 </td><td> AU46 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_dq[11] </td><td> INOUT </td><td> GDDR6_E1_C1_SD_DQ_11 </td><td> GDDR6_W1_C1_SD_DQ_11 </td><td> BANK_GDDR6_W1 </td><td> AW46 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_dq[12] </td><td> INOUT </td><td> GDDR6_E1_C1_SD_DQ_12 </td><td> GDDR6_W1_C1_SD_DQ_12 </td><td> BANK_GDDR6_W1 </td><td> AV47 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_dq[13] </td><td> INOUT </td><td> GDDR6_E1_C1_SD_DQ_13 </td><td> GDDR6_W1_C1_SD_DQ_13 </td><td> BANK_GDDR6_W1 </td><td> AU49 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_dq[14] </td><td> INOUT </td><td> GDDR6_E1_C1_SD_DQ_14 </td><td> GDDR6_W1_C1_SD_DQ_14 </td><td> BANK_GDDR6_W1 </td><td> AR49 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_dq[15] </td><td> INOUT </td><td> GDDR6_E1_C1_SD_DQ_15 </td><td> GDDR6_W1_C1_SD_DQ_15 </td><td> BANK_GDDR6_W1 </td><td> AR46 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_edc[0] </td><td> IN </td><td> GDDR6_E1_C1_SD_EDC_0 </td><td> GDDR6_W1_C1_SD_EDC_0 </td><td> BANK_GDDR6_W1 </td><td> AL41 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_edc[1] </td><td> IN </td><td> GDDR6_E1_C1_SD_EDC_1 </td><td> GDDR6_W1_C1_SD_EDC_1 </td><td> BANK_GDDR6_W1 </td><td> AT47 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_wck_n[0] </td><td> OUT </td><td> GDDR6_E1_C1_SD_WCK_N_0 </td><td> GDDR6_W1_C1_SD_WCK_N_0 </td><td> BANK_GDDR6_W1 </td><td> AM39 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_wck_n[1] </td><td> OUT </td><td> GDDR6_E1_C1_SD_WCK_N_1 </td><td> GDDR6_W1_C1_SD_WCK_N_1 </td><td> BANK_GDDR6_W1 </td><td> AT51 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_wck_p[0] </td><td> OUT </td><td> GDDR6_E1_C1_SD_WCK_P_0 </td><td> GDDR6_W1_C1_SD_WCK_P_0 </td><td> BANK_GDDR6_W1 </td><td> AL39 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_c1_sd_wck_p[1] </td><td> OUT </td><td> GDDR6_E1_C1_SD_WCK_P_1 </td><td> GDDR6_W1_C1_SD_WCK_P_1 </td><td> BANK_GDDR6_W1 </td><td> AU51 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_sd_clk_n </td><td> OUT </td><td> GDDR6_E1_SD_CLK_N </td><td> GDDR6_W1_SD_CLK_N </td><td> BANK_GDDR6_W1 </td><td> AP50 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> N </td><td> Yes </td><td> No </td><td> No </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_sd_clk_p </td><td> OUT </td><td> GDDR6_E1_SD_CLK_P </td><td> GDDR6_W1_SD_CLK_P </td><td> BANK_GDDR6_W1 </td><td> AP51 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> P </td><td> Yes </td><td> No </td><td> No </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_1_sd_reset_n </td><td> OUT </td><td> GDDR6_E1_SD_RESET_N </td><td> GDDR6_W1_SD_RESET_N </td><td> BANK_GDDR6_W1 </td><td> AK49 </td><td> u_gddr6_sdram_sys_top_w1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_ca[0] </td><td> OUT </td><td> GDDR6_E2_C0_SD_CA_0 </td><td> GDDR6_W2_C0_SD_CA_0 </td><td> BANK_GDDR6_W2 </td><td> AB46 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_ca[1] </td><td> OUT </td><td> GDDR6_E2_C0_SD_CA_1 </td><td> GDDR6_W2_C0_SD_CA_1 </td><td> BANK_GDDR6_W2 </td><td> AD48 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_ca[2] </td><td> OUT </td><td> GDDR6_E2_C0_SD_CA_2 </td><td> GDDR6_W2_C0_SD_CA_2 </td><td> BANK_GDDR6_W2 </td><td> AB49 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_ca[3] </td><td> OUT </td><td> GDDR6_E2_C0_SD_CA_3 </td><td> GDDR6_W2_C0_SD_CA_3 </td><td> BANK_GDDR6_W2 </td><td> AC46 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_ca[4] </td><td> OUT </td><td> GDDR6_E2_C0_SD_CA_4 </td><td> GDDR6_W2_C0_SD_CA_4 </td><td> BANK_GDDR6_W2 </td><td> AB51 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_ca[5] </td><td> OUT </td><td> GDDR6_E2_C0_SD_CA_5 </td><td> GDDR6_W2_C0_SD_CA_5 </td><td> BANK_GDDR6_W2 </td><td> AC47 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_ca[6] </td><td> OUT </td><td> GDDR6_E2_C0_SD_CA_6 </td><td> GDDR6_W2_C0_SD_CA_6 </td><td> BANK_GDDR6_W2 </td><td> AB44 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_ca[7] </td><td> OUT </td><td> GDDR6_E2_C0_SD_CA_7 </td><td> GDDR6_W2_C0_SD_CA_7 </td><td> BANK_GDDR6_W2 </td><td> AC48 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_ca[8] </td><td> OUT </td><td> GDDR6_E2_C0_SD_CA_8 </td><td> GDDR6_W2_C0_SD_CA_8 </td><td> BANK_GDDR6_W2 </td><td> AB48 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_ca[9] </td><td> OUT </td><td> GDDR6_E2_C0_SD_CA_9 </td><td> GDDR6_W2_C0_SD_CA_9 </td><td> BANK_GDDR6_W2 </td><td> AB47 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_cabi_n </td><td> OUT </td><td> GDDR6_E2_C0_SD_CABI_N </td><td> GDDR6_W2_C0_SD_CABI_N </td><td> BANK_GDDR6_W2 </td><td> AB50 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_cke_n </td><td> OUT </td><td> GDDR6_E2_C0_SD_CKE_N </td><td> GDDR6_W2_C0_SD_CKE_N </td><td> BANK_GDDR6_W2 </td><td> AB43 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_dbi_n[0] </td><td> INOUT </td><td> GDDR6_E2_C0_SD_DBI_N_0 </td><td> GDDR6_W2_C0_SD_DBI_N_0 </td><td> BANK_GDDR6_W2 </td><td> V49 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_dbi_n[1] </td><td> INOUT </td><td> GDDR6_E2_C0_SD_DBI_N_1 </td><td> GDDR6_W2_C0_SD_DBI_N_1 </td><td> BANK_GDDR6_W2 </td><td> AG41 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_dq[0] </td><td> INOUT </td><td> GDDR6_E2_C0_SD_DQ_0 </td><td> GDDR6_W2_C0_SD_DQ_0 </td><td> BANK_GDDR6_W2 </td><td> W46 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_dq[1] </td><td> INOUT </td><td> GDDR6_E2_C0_SD_DQ_1 </td><td> GDDR6_W2_C0_SD_DQ_1 </td><td> BANK_GDDR6_W2 </td><td> V47 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_dq[2] </td><td> INOUT </td><td> GDDR6_E2_C0_SD_DQ_2 </td><td> GDDR6_W2_C0_SD_DQ_2 </td><td> BANK_GDDR6_W2 </td><td> W48 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_dq[3] </td><td> INOUT </td><td> GDDR6_E2_C0_SD_DQ_3 </td><td> GDDR6_W2_C0_SD_DQ_3 </td><td> BANK_GDDR6_W2 </td><td> AA48 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_dq[4] </td><td> INOUT </td><td> GDDR6_E2_C0_SD_DQ_4 </td><td> GDDR6_W2_C0_SD_DQ_4 </td><td> BANK_GDDR6_W2 </td><td> AA51 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_dq[5] </td><td> INOUT </td><td> GDDR6_E2_C0_SD_DQ_5 </td><td> GDDR6_W2_C0_SD_DQ_5 </td><td> BANK_GDDR6_W2 </td><td> Y47 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_dq[6] </td><td> INOUT </td><td> GDDR6_E2_C0_SD_DQ_6 </td><td> GDDR6_W2_C0_SD_DQ_6 </td><td> BANK_GDDR6_W2 </td><td> Y50 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_dq[7] </td><td> INOUT </td><td> GDDR6_E2_C0_SD_DQ_7 </td><td> GDDR6_W2_C0_SD_DQ_7 </td><td> BANK_GDDR6_W2 </td><td> AA46 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_dq[8] </td><td> INOUT </td><td> GDDR6_E2_C0_SD_DQ_8 </td><td> GDDR6_W2_C0_SD_DQ_8 </td><td> BANK_GDDR6_W2 </td><td> AF40 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_dq[9] </td><td> INOUT </td><td> GDDR6_E2_C0_SD_DQ_9 </td><td> GDDR6_W2_C0_SD_DQ_9 </td><td> BANK_GDDR6_W2 </td><td> AG39 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_dq[10] </td><td> INOUT </td><td> GDDR6_E2_C0_SD_DQ_10 </td><td> GDDR6_W2_C0_SD_DQ_10 </td><td> BANK_GDDR6_W2 </td><td> AE45 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_dq[11] </td><td> INOUT </td><td> GDDR6_E2_C0_SD_DQ_11 </td><td> GDDR6_W2_C0_SD_DQ_11 </td><td> BANK_GDDR6_W2 </td><td> AG43 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_dq[12] </td><td> INOUT </td><td> GDDR6_E2_C0_SD_DQ_12 </td><td> GDDR6_W2_C0_SD_DQ_12 </td><td> BANK_GDDR6_W2 </td><td> AE41 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_dq[13] </td><td> INOUT </td><td> GDDR6_E2_C0_SD_DQ_13 </td><td> GDDR6_W2_C0_SD_DQ_13 </td><td> BANK_GDDR6_W2 </td><td> AF44 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_dq[14] </td><td> INOUT </td><td> GDDR6_E2_C0_SD_DQ_14 </td><td> GDDR6_W2_C0_SD_DQ_14 </td><td> BANK_GDDR6_W2 </td><td> AE43 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_dq[15] </td><td> INOUT </td><td> GDDR6_E2_C0_SD_DQ_15 </td><td> GDDR6_W2_C0_SD_DQ_15 </td><td> BANK_GDDR6_W2 </td><td> AD44 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_edc[0] </td><td> IN </td><td> GDDR6_E2_C0_SD_EDC_0 </td><td> GDDR6_W2_C0_SD_EDC_0 </td><td> BANK_GDDR6_W2 </td><td> AA49 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_edc[1] </td><td> IN </td><td> GDDR6_E2_C0_SD_EDC_1 </td><td> GDDR6_W2_C0_SD_EDC_1 </td><td> BANK_GDDR6_W2 </td><td> AF42 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_wck_n[0] </td><td> OUT </td><td> GDDR6_E2_C0_SD_WCK_N_0 </td><td> GDDR6_W2_C0_SD_WCK_N_0 </td><td> BANK_GDDR6_W2 </td><td> V51 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_wck_n[1] </td><td> OUT </td><td> GDDR6_E2_C0_SD_WCK_N_1 </td><td> GDDR6_W2_C0_SD_WCK_N_1 </td><td> BANK_GDDR6_W2 </td><td> AD39 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_wck_p[0] </td><td> OUT </td><td> GDDR6_E2_C0_SD_WCK_P_0 </td><td> GDDR6_W2_C0_SD_WCK_P_0 </td><td> BANK_GDDR6_W2 </td><td> W51 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c0_sd_wck_p[1] </td><td> OUT </td><td> GDDR6_E2_C0_SD_WCK_P_1 </td><td> GDDR6_W2_C0_SD_WCK_P_1 </td><td> BANK_GDDR6_W2 </td><td> AE39 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_ca[0] </td><td> OUT </td><td> GDDR6_E2_C1_SD_CA_0 </td><td> GDDR6_W2_C1_SD_CA_0 </td><td> BANK_GDDR6_W2 </td><td> AA42 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_ca[1] </td><td> OUT </td><td> GDDR6_E2_C1_SD_CA_1 </td><td> GDDR6_W2_C1_SD_CA_1 </td><td> BANK_GDDR6_W2 </td><td> AC43 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_ca[2] </td><td> OUT </td><td> GDDR6_E2_C1_SD_CA_2 </td><td> GDDR6_W2_C1_SD_CA_2 </td><td> BANK_GDDR6_W2 </td><td> AA40 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_ca[3] </td><td> OUT </td><td> GDDR6_E2_C1_SD_CA_3 </td><td> GDDR6_W2_C1_SD_CA_3 </td><td> BANK_GDDR6_W2 </td><td> AD40 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_ca[4] </td><td> OUT </td><td> GDDR6_E2_C1_SD_CA_4 </td><td> GDDR6_W2_C1_SD_CA_4 </td><td> BANK_GDDR6_W2 </td><td> AA44 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_ca[5] </td><td> OUT </td><td> GDDR6_E2_C1_SD_CA_5 </td><td> GDDR6_W2_C1_SD_CA_5 </td><td> BANK_GDDR6_W2 </td><td> AB42 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_ca[6] </td><td> OUT </td><td> GDDR6_E2_C1_SD_CA_6 </td><td> GDDR6_W2_C1_SD_CA_6 </td><td> BANK_GDDR6_W2 </td><td> AD42 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_ca[7] </td><td> OUT </td><td> GDDR6_E2_C1_SD_CA_7 </td><td> GDDR6_W2_C1_SD_CA_7 </td><td> BANK_GDDR6_W2 </td><td> AC41 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_ca[8] </td><td> OUT </td><td> GDDR6_E2_C1_SD_CA_8 </td><td> GDDR6_W2_C1_SD_CA_8 </td><td> BANK_GDDR6_W2 </td><td> AB41 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_ca[9] </td><td> OUT </td><td> GDDR6_E2_C1_SD_CA_9 </td><td> GDDR6_W2_C1_SD_CA_9 </td><td> BANK_GDDR6_W2 </td><td> AA41 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_cabi_n </td><td> OUT </td><td> GDDR6_E2_C1_SD_CABI_N </td><td> GDDR6_W2_C1_SD_CABI_N </td><td> BANK_GDDR6_W2 </td><td> AA43 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_cke_n </td><td> OUT </td><td> GDDR6_E2_C1_SD_CKE_N </td><td> GDDR6_W2_C1_SD_CKE_N </td><td> BANK_GDDR6_W2 </td><td> AC40 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_dbi_n[0] </td><td> INOUT </td><td> GDDR6_E2_C1_SD_DBI_N_0 </td><td> GDDR6_W2_C1_SD_DBI_N_0 </td><td> BANK_GDDR6_W2 </td><td> V43 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_dbi_n[1] </td><td> INOUT </td><td> GDDR6_E2_C1_SD_DBI_N_1 </td><td> GDDR6_W2_C1_SD_DBI_N_1 </td><td> BANK_GDDR6_W2 </td><td> AG50 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_dq[0] </td><td> INOUT </td><td> GDDR6_E2_C1_SD_DQ_0 </td><td> GDDR6_W2_C1_SD_DQ_0 </td><td> BANK_GDDR6_W2 </td><td> Y45 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_dq[1] </td><td> INOUT </td><td> GDDR6_E2_C1_SD_DQ_1 </td><td> GDDR6_W2_C1_SD_DQ_1 </td><td> BANK_GDDR6_W2 </td><td> V41 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_dq[2] </td><td> INOUT </td><td> GDDR6_E2_C1_SD_DQ_2 </td><td> GDDR6_W2_C1_SD_DQ_2 </td><td> BANK_GDDR6_W2 </td><td> V45 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_dq[3] </td><td> INOUT </td><td> GDDR6_E2_C1_SD_DQ_3 </td><td> GDDR6_W2_C1_SD_DQ_3 </td><td> BANK_GDDR6_W2 </td><td> W42 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_dq[4] </td><td> INOUT </td><td> GDDR6_E2_C1_SD_DQ_4 </td><td> GDDR6_W2_C1_SD_DQ_4 </td><td> BANK_GDDR6_W2 </td><td> Y43 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_dq[5] </td><td> INOUT </td><td> GDDR6_E2_C1_SD_DQ_5 </td><td> GDDR6_W2_C1_SD_DQ_5 </td><td> BANK_GDDR6_W2 </td><td> W44 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_dq[6] </td><td> INOUT </td><td> GDDR6_E2_C1_SD_DQ_6 </td><td> GDDR6_W2_C1_SD_DQ_6 </td><td> BANK_GDDR6_W2 </td><td> W40 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_dq[7] </td><td> INOUT </td><td> GDDR6_E2_C1_SD_DQ_7 </td><td> GDDR6_W2_C1_SD_DQ_7 </td><td> BANK_GDDR6_W2 </td><td> V39 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_dq[8] </td><td> INOUT </td><td> GDDR6_E2_C1_SD_DQ_8 </td><td> GDDR6_W2_C1_SD_DQ_8 </td><td> BANK_GDDR6_W2 </td><td> AF48 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_dq[9] </td><td> INOUT </td><td> GDDR6_E2_C1_SD_DQ_9 </td><td> GDDR6_W2_C1_SD_DQ_9 </td><td> BANK_GDDR6_W2 </td><td> AG45 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_dq[10] </td><td> INOUT </td><td> GDDR6_E2_C1_SD_DQ_10 </td><td> GDDR6_W2_C1_SD_DQ_10 </td><td> BANK_GDDR6_W2 </td><td> AF46 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_dq[11] </td><td> INOUT </td><td> GDDR6_E2_C1_SD_DQ_11 </td><td> GDDR6_W2_C1_SD_DQ_11 </td><td> BANK_GDDR6_W2 </td><td> AH46 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_dq[12] </td><td> INOUT </td><td> GDDR6_E2_C1_SD_DQ_12 </td><td> GDDR6_W2_C1_SD_DQ_12 </td><td> BANK_GDDR6_W2 </td><td> AG47 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_dq[13] </td><td> INOUT </td><td> GDDR6_E2_C1_SD_DQ_13 </td><td> GDDR6_W2_C1_SD_DQ_13 </td><td> BANK_GDDR6_W2 </td><td> AF49 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_dq[14] </td><td> INOUT </td><td> GDDR6_E2_C1_SD_DQ_14 </td><td> GDDR6_W2_C1_SD_DQ_14 </td><td> BANK_GDDR6_W2 </td><td> AD49 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_dq[15] </td><td> INOUT </td><td> GDDR6_E2_C1_SD_DQ_15 </td><td> GDDR6_W2_C1_SD_DQ_15 </td><td> BANK_GDDR6_W2 </td><td> AD46 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_edc[0] </td><td> IN </td><td> GDDR6_E2_C1_SD_EDC_0 </td><td> GDDR6_W2_C1_SD_EDC_0 </td><td> BANK_GDDR6_W2 </td><td> Y41 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_edc[1] </td><td> IN </td><td> GDDR6_E2_C1_SD_EDC_1 </td><td> GDDR6_W2_C1_SD_EDC_1 </td><td> BANK_GDDR6_W2 </td><td> AE47 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_wck_n[0] </td><td> OUT </td><td> GDDR6_E2_C1_SD_WCK_N_0 </td><td> GDDR6_W2_C1_SD_WCK_N_0 </td><td> BANK_GDDR6_W2 </td><td> AA39 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_wck_n[1] </td><td> OUT </td><td> GDDR6_E2_C1_SD_WCK_N_1 </td><td> GDDR6_W2_C1_SD_WCK_N_1 </td><td> BANK_GDDR6_W2 </td><td> AE51 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_wck_p[0] </td><td> OUT </td><td> GDDR6_E2_C1_SD_WCK_P_0 </td><td> GDDR6_W2_C1_SD_WCK_P_0 </td><td> BANK_GDDR6_W2 </td><td> Y39 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_c1_sd_wck_p[1] </td><td> OUT </td><td> GDDR6_E2_C1_SD_WCK_P_1 </td><td> GDDR6_W2_C1_SD_WCK_P_1 </td><td> BANK_GDDR6_W2 </td><td> AF51 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_sd_clk_n </td><td> OUT </td><td> GDDR6_E2_SD_CLK_N </td><td> GDDR6_W2_SD_CLK_N </td><td> BANK_GDDR6_W2 </td><td> AC50 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> N </td><td> Yes </td><td> No </td><td> No </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_sd_clk_p </td><td> OUT </td><td> GDDR6_E2_SD_CLK_P </td><td> GDDR6_W2_SD_CLK_P </td><td> BANK_GDDR6_W2 </td><td> AC51 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> P </td><td> Yes </td><td> No </td><td> No </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_2_sd_reset_n </td><td> OUT </td><td> GDDR6_E2_SD_RESET_N </td><td> GDDR6_W2_SD_RESET_N </td><td> BANK_GDDR6_W2 </td><td> W49 </td><td> u_gddr6_sdram_sys_top_w2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_ca[0] </td><td> OUT </td><td> GDDR6_E3_C0_SD_CA_0 </td><td> GDDR6_W3_C0_SD_CA_0 </td><td> BANK_GDDR6_W3 </td><td> L46 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_ca[1] </td><td> OUT </td><td> GDDR6_E3_C0_SD_CA_1 </td><td> GDDR6_W3_C0_SD_CA_1 </td><td> BANK_GDDR6_W3 </td><td> N48 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_ca[2] </td><td> OUT </td><td> GDDR6_E3_C0_SD_CA_2 </td><td> GDDR6_W3_C0_SD_CA_2 </td><td> BANK_GDDR6_W3 </td><td> L49 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_ca[3] </td><td> OUT </td><td> GDDR6_E3_C0_SD_CA_3 </td><td> GDDR6_W3_C0_SD_CA_3 </td><td> BANK_GDDR6_W3 </td><td> M46 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_ca[4] </td><td> OUT </td><td> GDDR6_E3_C0_SD_CA_4 </td><td> GDDR6_W3_C0_SD_CA_4 </td><td> BANK_GDDR6_W3 </td><td> L51 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_ca[5] </td><td> OUT </td><td> GDDR6_E3_C0_SD_CA_5 </td><td> GDDR6_W3_C0_SD_CA_5 </td><td> BANK_GDDR6_W3 </td><td> M47 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_ca[6] </td><td> OUT </td><td> GDDR6_E3_C0_SD_CA_6 </td><td> GDDR6_W3_C0_SD_CA_6 </td><td> BANK_GDDR6_W3 </td><td> L44 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_ca[7] </td><td> OUT </td><td> GDDR6_E3_C0_SD_CA_7 </td><td> GDDR6_W3_C0_SD_CA_7 </td><td> BANK_GDDR6_W3 </td><td> M48 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_ca[8] </td><td> OUT </td><td> GDDR6_E3_C0_SD_CA_8 </td><td> GDDR6_W3_C0_SD_CA_8 </td><td> BANK_GDDR6_W3 </td><td> L48 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_ca[9] </td><td> OUT </td><td> GDDR6_E3_C0_SD_CA_9 </td><td> GDDR6_W3_C0_SD_CA_9 </td><td> BANK_GDDR6_W3 </td><td> L47 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_cabi_n </td><td> OUT </td><td> GDDR6_E3_C0_SD_CABI_N </td><td> GDDR6_W3_C0_SD_CABI_N </td><td> BANK_GDDR6_W3 </td><td> L50 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_cke_n </td><td> OUT </td><td> GDDR6_E3_C0_SD_CKE_N </td><td> GDDR6_W3_C0_SD_CKE_N </td><td> BANK_GDDR6_W3 </td><td> L43 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_dbi_n[0] </td><td> INOUT </td><td> GDDR6_E3_C0_SD_DBI_N_0 </td><td> GDDR6_W3_C0_SD_DBI_N_0 </td><td> BANK_GDDR6_W3 </td><td> G49 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_dbi_n[1] </td><td> INOUT </td><td> GDDR6_E3_C0_SD_DBI_N_1 </td><td> GDDR6_W3_C0_SD_DBI_N_1 </td><td> BANK_GDDR6_W3 </td><td> T41 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_dq[0] </td><td> INOUT </td><td> GDDR6_E3_C0_SD_DQ_0 </td><td> GDDR6_W3_C0_SD_DQ_0 </td><td> BANK_GDDR6_W3 </td><td> H46 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_dq[1] </td><td> INOUT </td><td> GDDR6_E3_C0_SD_DQ_1 </td><td> GDDR6_W3_C0_SD_DQ_1 </td><td> BANK_GDDR6_W3 </td><td> G47 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_dq[2] </td><td> INOUT </td><td> GDDR6_E3_C0_SD_DQ_2 </td><td> GDDR6_W3_C0_SD_DQ_2 </td><td> BANK_GDDR6_W3 </td><td> H48 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_dq[3] </td><td> INOUT </td><td> GDDR6_E3_C0_SD_DQ_3 </td><td> GDDR6_W3_C0_SD_DQ_3 </td><td> BANK_GDDR6_W3 </td><td> K48 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_dq[4] </td><td> INOUT </td><td> GDDR6_E3_C0_SD_DQ_4 </td><td> GDDR6_W3_C0_SD_DQ_4 </td><td> BANK_GDDR6_W3 </td><td> K51 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_dq[5] </td><td> INOUT </td><td> GDDR6_E3_C0_SD_DQ_5 </td><td> GDDR6_W3_C0_SD_DQ_5 </td><td> BANK_GDDR6_W3 </td><td> J47 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_dq[6] </td><td> INOUT </td><td> GDDR6_E3_C0_SD_DQ_6 </td><td> GDDR6_W3_C0_SD_DQ_6 </td><td> BANK_GDDR6_W3 </td><td> J50 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_dq[7] </td><td> INOUT </td><td> GDDR6_E3_C0_SD_DQ_7 </td><td> GDDR6_W3_C0_SD_DQ_7 </td><td> BANK_GDDR6_W3 </td><td> K46 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_dq[8] </td><td> INOUT </td><td> GDDR6_E3_C0_SD_DQ_8 </td><td> GDDR6_W3_C0_SD_DQ_8 </td><td> BANK_GDDR6_W3 </td><td> R40 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_dq[9] </td><td> INOUT </td><td> GDDR6_E3_C0_SD_DQ_9 </td><td> GDDR6_W3_C0_SD_DQ_9 </td><td> BANK_GDDR6_W3 </td><td> T39 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_dq[10] </td><td> INOUT </td><td> GDDR6_E3_C0_SD_DQ_10 </td><td> GDDR6_W3_C0_SD_DQ_10 </td><td> BANK_GDDR6_W3 </td><td> P45 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_dq[11] </td><td> INOUT </td><td> GDDR6_E3_C0_SD_DQ_11 </td><td> GDDR6_W3_C0_SD_DQ_11 </td><td> BANK_GDDR6_W3 </td><td> T43 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_dq[12] </td><td> INOUT </td><td> GDDR6_E3_C0_SD_DQ_12 </td><td> GDDR6_W3_C0_SD_DQ_12 </td><td> BANK_GDDR6_W3 </td><td> P41 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_dq[13] </td><td> INOUT </td><td> GDDR6_E3_C0_SD_DQ_13 </td><td> GDDR6_W3_C0_SD_DQ_13 </td><td> BANK_GDDR6_W3 </td><td> R44 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_dq[14] </td><td> INOUT </td><td> GDDR6_E3_C0_SD_DQ_14 </td><td> GDDR6_W3_C0_SD_DQ_14 </td><td> BANK_GDDR6_W3 </td><td> P43 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_dq[15] </td><td> INOUT </td><td> GDDR6_E3_C0_SD_DQ_15 </td><td> GDDR6_W3_C0_SD_DQ_15 </td><td> BANK_GDDR6_W3 </td><td> N44 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_edc[0] </td><td> IN </td><td> GDDR6_E3_C0_SD_EDC_0 </td><td> GDDR6_W3_C0_SD_EDC_0 </td><td> BANK_GDDR6_W3 </td><td> K49 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_edc[1] </td><td> IN </td><td> GDDR6_E3_C0_SD_EDC_1 </td><td> GDDR6_W3_C0_SD_EDC_1 </td><td> BANK_GDDR6_W3 </td><td> R42 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_wck_n[0] </td><td> OUT </td><td> GDDR6_E3_C0_SD_WCK_N_0 </td><td> GDDR6_W3_C0_SD_WCK_N_0 </td><td> BANK_GDDR6_W3 </td><td> G51 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_wck_n[1] </td><td> OUT </td><td> GDDR6_E3_C0_SD_WCK_N_1 </td><td> GDDR6_W3_C0_SD_WCK_N_1 </td><td> BANK_GDDR6_W3 </td><td> N39 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_wck_p[0] </td><td> OUT </td><td> GDDR6_E3_C0_SD_WCK_P_0 </td><td> GDDR6_W3_C0_SD_WCK_P_0 </td><td> BANK_GDDR6_W3 </td><td> H51 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c0_sd_wck_p[1] </td><td> OUT </td><td> GDDR6_E3_C0_SD_WCK_P_1 </td><td> GDDR6_W3_C0_SD_WCK_P_1 </td><td> BANK_GDDR6_W3 </td><td> P39 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_ca[0] </td><td> OUT </td><td> GDDR6_E3_C1_SD_CA_0 </td><td> GDDR6_W3_C1_SD_CA_0 </td><td> BANK_GDDR6_W3 </td><td> K42 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_ca[1] </td><td> OUT </td><td> GDDR6_E3_C1_SD_CA_1 </td><td> GDDR6_W3_C1_SD_CA_1 </td><td> BANK_GDDR6_W3 </td><td> M43 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_ca[2] </td><td> OUT </td><td> GDDR6_E3_C1_SD_CA_2 </td><td> GDDR6_W3_C1_SD_CA_2 </td><td> BANK_GDDR6_W3 </td><td> K40 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_ca[3] </td><td> OUT </td><td> GDDR6_E3_C1_SD_CA_3 </td><td> GDDR6_W3_C1_SD_CA_3 </td><td> BANK_GDDR6_W3 </td><td> N40 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_ca[4] </td><td> OUT </td><td> GDDR6_E3_C1_SD_CA_4 </td><td> GDDR6_W3_C1_SD_CA_4 </td><td> BANK_GDDR6_W3 </td><td> K44 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_ca[5] </td><td> OUT </td><td> GDDR6_E3_C1_SD_CA_5 </td><td> GDDR6_W3_C1_SD_CA_5 </td><td> BANK_GDDR6_W3 </td><td> L42 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_ca[6] </td><td> OUT </td><td> GDDR6_E3_C1_SD_CA_6 </td><td> GDDR6_W3_C1_SD_CA_6 </td><td> BANK_GDDR6_W3 </td><td> N42 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_ca[7] </td><td> OUT </td><td> GDDR6_E3_C1_SD_CA_7 </td><td> GDDR6_W3_C1_SD_CA_7 </td><td> BANK_GDDR6_W3 </td><td> M41 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_ca[8] </td><td> OUT </td><td> GDDR6_E3_C1_SD_CA_8 </td><td> GDDR6_W3_C1_SD_CA_8 </td><td> BANK_GDDR6_W3 </td><td> L41 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_ca[9] </td><td> OUT </td><td> GDDR6_E3_C1_SD_CA_9 </td><td> GDDR6_W3_C1_SD_CA_9 </td><td> BANK_GDDR6_W3 </td><td> K41 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_cabi_n </td><td> OUT </td><td> GDDR6_E3_C1_SD_CABI_N </td><td> GDDR6_W3_C1_SD_CABI_N </td><td> BANK_GDDR6_W3 </td><td> K43 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_cke_n </td><td> OUT </td><td> GDDR6_E3_C1_SD_CKE_N </td><td> GDDR6_W3_C1_SD_CKE_N </td><td> BANK_GDDR6_W3 </td><td> M40 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_dbi_n[0] </td><td> INOUT </td><td> GDDR6_E3_C1_SD_DBI_N_0 </td><td> GDDR6_W3_C1_SD_DBI_N_0 </td><td> BANK_GDDR6_W3 </td><td> G43 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_dbi_n[1] </td><td> INOUT </td><td> GDDR6_E3_C1_SD_DBI_N_1 </td><td> GDDR6_W3_C1_SD_DBI_N_1 </td><td> BANK_GDDR6_W3 </td><td> T50 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_dq[0] </td><td> INOUT </td><td> GDDR6_E3_C1_SD_DQ_0 </td><td> GDDR6_W3_C1_SD_DQ_0 </td><td> BANK_GDDR6_W3 </td><td> J45 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_dq[1] </td><td> INOUT </td><td> GDDR6_E3_C1_SD_DQ_1 </td><td> GDDR6_W3_C1_SD_DQ_1 </td><td> BANK_GDDR6_W3 </td><td> G41 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_dq[2] </td><td> INOUT </td><td> GDDR6_E3_C1_SD_DQ_2 </td><td> GDDR6_W3_C1_SD_DQ_2 </td><td> BANK_GDDR6_W3 </td><td> G45 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_dq[3] </td><td> INOUT </td><td> GDDR6_E3_C1_SD_DQ_3 </td><td> GDDR6_W3_C1_SD_DQ_3 </td><td> BANK_GDDR6_W3 </td><td> H42 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_dq[4] </td><td> INOUT </td><td> GDDR6_E3_C1_SD_DQ_4 </td><td> GDDR6_W3_C1_SD_DQ_4 </td><td> BANK_GDDR6_W3 </td><td> J43 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_dq[5] </td><td> INOUT </td><td> GDDR6_E3_C1_SD_DQ_5 </td><td> GDDR6_W3_C1_SD_DQ_5 </td><td> BANK_GDDR6_W3 </td><td> H44 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_dq[6] </td><td> INOUT </td><td> GDDR6_E3_C1_SD_DQ_6 </td><td> GDDR6_W3_C1_SD_DQ_6 </td><td> BANK_GDDR6_W3 </td><td> H40 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_dq[7] </td><td> INOUT </td><td> GDDR6_E3_C1_SD_DQ_7 </td><td> GDDR6_W3_C1_SD_DQ_7 </td><td> BANK_GDDR6_W3 </td><td> G39 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_dq[8] </td><td> INOUT </td><td> GDDR6_E3_C1_SD_DQ_8 </td><td> GDDR6_W3_C1_SD_DQ_8 </td><td> BANK_GDDR6_W3 </td><td> R48 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_dq[9] </td><td> INOUT </td><td> GDDR6_E3_C1_SD_DQ_9 </td><td> GDDR6_W3_C1_SD_DQ_9 </td><td> BANK_GDDR6_W3 </td><td> T45 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_dq[10] </td><td> INOUT </td><td> GDDR6_E3_C1_SD_DQ_10 </td><td> GDDR6_W3_C1_SD_DQ_10 </td><td> BANK_GDDR6_W3 </td><td> R46 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_dq[11] </td><td> INOUT </td><td> GDDR6_E3_C1_SD_DQ_11 </td><td> GDDR6_W3_C1_SD_DQ_11 </td><td> BANK_GDDR6_W3 </td><td> U46 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_dq[12] </td><td> INOUT </td><td> GDDR6_E3_C1_SD_DQ_12 </td><td> GDDR6_W3_C1_SD_DQ_12 </td><td> BANK_GDDR6_W3 </td><td> T47 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_dq[13] </td><td> INOUT </td><td> GDDR6_E3_C1_SD_DQ_13 </td><td> GDDR6_W3_C1_SD_DQ_13 </td><td> BANK_GDDR6_W3 </td><td> R49 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_dq[14] </td><td> INOUT </td><td> GDDR6_E3_C1_SD_DQ_14 </td><td> GDDR6_W3_C1_SD_DQ_14 </td><td> BANK_GDDR6_W3 </td><td> N49 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_dq[15] </td><td> INOUT </td><td> GDDR6_E3_C1_SD_DQ_15 </td><td> GDDR6_W3_C1_SD_DQ_15 </td><td> BANK_GDDR6_W3 </td><td> N46 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_edc[0] </td><td> IN </td><td> GDDR6_E3_C1_SD_EDC_0 </td><td> GDDR6_W3_C1_SD_EDC_0 </td><td> BANK_GDDR6_W3 </td><td> J41 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_edc[1] </td><td> IN </td><td> GDDR6_E3_C1_SD_EDC_1 </td><td> GDDR6_W3_C1_SD_EDC_1 </td><td> BANK_GDDR6_W3 </td><td> P47 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_wck_n[0] </td><td> OUT </td><td> GDDR6_E3_C1_SD_WCK_N_0 </td><td> GDDR6_W3_C1_SD_WCK_N_0 </td><td> BANK_GDDR6_W3 </td><td> K39 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_wck_n[1] </td><td> OUT </td><td> GDDR6_E3_C1_SD_WCK_N_1 </td><td> GDDR6_W3_C1_SD_WCK_N_1 </td><td> BANK_GDDR6_W3 </td><td> P51 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_wck_p[0] </td><td> OUT </td><td> GDDR6_E3_C1_SD_WCK_P_0 </td><td> GDDR6_W3_C1_SD_WCK_P_0 </td><td> BANK_GDDR6_W3 </td><td> J39 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_c1_sd_wck_p[1] </td><td> OUT </td><td> GDDR6_E3_C1_SD_WCK_P_1 </td><td> GDDR6_W3_C1_SD_WCK_P_1 </td><td> BANK_GDDR6_W3 </td><td> R51 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_sd_clk_n </td><td> OUT </td><td> GDDR6_E3_SD_CLK_N </td><td> GDDR6_W3_SD_CLK_N </td><td> BANK_GDDR6_W3 </td><td> M50 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> N </td><td> Yes </td><td> No </td><td> No </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_sd_clk_p </td><td> OUT </td><td> GDDR6_E3_SD_CLK_P </td><td> GDDR6_W3_SD_CLK_P </td><td> BANK_GDDR6_W3 </td><td> M51 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> P </td><td> Yes </td><td> No </td><td> No </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_3_sd_reset_n </td><td> OUT </td><td> GDDR6_E3_SD_RESET_N </td><td> GDDR6_W3_SD_RESET_N </td><td> BANK_GDDR6_W3 </td><td> H49 </td><td> u_gddr6_sdram_sys_top_w3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_ca[0] </td><td> OUT </td><td> GDDR6_W0_C0_SD_CA_0 </td><td> GDDR6_E0_C0_SD_CA_0 </td><td> BANK_GDDR6_E0 </td><td> BF6 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_ca[1] </td><td> OUT </td><td> GDDR6_W0_C0_SD_CA_1 </td><td> GDDR6_E0_C0_SD_CA_1 </td><td> BANK_GDDR6_E0 </td><td> BD4 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_ca[2] </td><td> OUT </td><td> GDDR6_W0_C0_SD_CA_2 </td><td> GDDR6_E0_C0_SD_CA_2 </td><td> BANK_GDDR6_E0 </td><td> BE3 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_ca[3] </td><td> OUT </td><td> GDDR6_W0_C0_SD_CA_3 </td><td> GDDR6_E0_C0_SD_CA_3 </td><td> BANK_GDDR6_E0 </td><td> BE6 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_ca[4] </td><td> OUT </td><td> GDDR6_W0_C0_SD_CA_4 </td><td> GDDR6_E0_C0_SD_CA_4 </td><td> BANK_GDDR6_E0 </td><td> BE1 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_ca[5] </td><td> OUT </td><td> GDDR6_W0_C0_SD_CA_5 </td><td> GDDR6_E0_C0_SD_CA_5 </td><td> BANK_GDDR6_E0 </td><td> BE4 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_ca[6] </td><td> OUT </td><td> GDDR6_W0_C0_SD_CA_6 </td><td> GDDR6_E0_C0_SD_CA_6 </td><td> BANK_GDDR6_E0 </td><td> BF8 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_ca[7] </td><td> OUT </td><td> GDDR6_W0_C0_SD_CA_7 </td><td> GDDR6_E0_C0_SD_CA_7 </td><td> BANK_GDDR6_E0 </td><td> BE5 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_ca[8] </td><td> OUT </td><td> GDDR6_W0_C0_SD_CA_8 </td><td> GDDR6_E0_C0_SD_CA_8 </td><td> BANK_GDDR6_E0 </td><td> BF4 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_ca[9] </td><td> OUT </td><td> GDDR6_W0_C0_SD_CA_9 </td><td> GDDR6_E0_C0_SD_CA_9 </td><td> BANK_GDDR6_E0 </td><td> BF5 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_cabi_n </td><td> OUT </td><td> GDDR6_W0_C0_SD_CABI_N </td><td> GDDR6_E0_C0_SD_CABI_N </td><td> BANK_GDDR6_E0 </td><td> BE2 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_cke_n </td><td> OUT </td><td> GDDR6_W0_C0_SD_CKE_N </td><td> GDDR6_E0_C0_SD_CKE_N </td><td> BANK_GDDR6_E0 </td><td> BF9 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_dbi_n[0] </td><td> INOUT </td><td> GDDR6_W0_C0_SD_DBI_N_0 </td><td> GDDR6_E0_C0_SD_DBI_N_0 </td><td> BANK_GDDR6_E0 </td><td> BF1 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_dbi_n[1] </td><td> INOUT </td><td> GDDR6_W0_C0_SD_DBI_N_1 </td><td> GDDR6_E0_C0_SD_DBI_N_1 </td><td> BANK_GDDR6_E0 </td><td> AY10 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_dq[0] </td><td> INOUT </td><td> GDDR6_W0_C0_SD_DQ_0 </td><td> GDDR6_E0_C0_SD_DQ_0 </td><td> BANK_GDDR6_E0 </td><td> BK3 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_dq[1] </td><td> INOUT </td><td> GDDR6_W0_C0_SD_DQ_1 </td><td> GDDR6_E0_C0_SD_DQ_1 </td><td> BANK_GDDR6_E0 </td><td> BG6 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_dq[2] </td><td> INOUT </td><td> GDDR6_W0_C0_SD_DQ_2 </td><td> GDDR6_E0_C0_SD_DQ_2 </td><td> BANK_GDDR6_E0 </td><td> BG2 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_dq[3] </td><td> INOUT </td><td> GDDR6_W0_C0_SD_DQ_3 </td><td> GDDR6_E0_C0_SD_DQ_3 </td><td> BANK_GDDR6_E0 </td><td> BH5 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_dq[4] </td><td> INOUT </td><td> GDDR6_W0_C0_SD_DQ_4 </td><td> GDDR6_E0_C0_SD_DQ_4 </td><td> BANK_GDDR6_E0 </td><td> BJ6 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_dq[5] </td><td> INOUT </td><td> GDDR6_W0_C0_SD_DQ_5 </td><td> GDDR6_E0_C0_SD_DQ_5 </td><td> BANK_GDDR6_E0 </td><td> BG4 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_dq[6] </td><td> INOUT </td><td> GDDR6_W0_C0_SD_DQ_6 </td><td> GDDR6_E0_C0_SD_DQ_6 </td><td> BANK_GDDR6_E0 </td><td> BK5 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_dq[7] </td><td> INOUT </td><td> GDDR6_W0_C0_SD_DQ_7 </td><td> GDDR6_E0_C0_SD_DQ_7 </td><td> BANK_GDDR6_E0 </td><td> BF3 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_dq[8] </td><td> INOUT </td><td> GDDR6_W0_C0_SD_DQ_8 </td><td> GDDR6_E0_C0_SD_DQ_8 </td><td> BANK_GDDR6_E0 </td><td> BA11 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_dq[9] </td><td> INOUT </td><td> GDDR6_W0_C0_SD_DQ_9 </td><td> GDDR6_E0_C0_SD_DQ_9 </td><td> BANK_GDDR6_E0 </td><td> AY8 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_dq[10] </td><td> INOUT </td><td> GDDR6_W0_C0_SD_DQ_10 </td><td> GDDR6_E0_C0_SD_DQ_10 </td><td> BANK_GDDR6_E0 </td><td> BC9 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_dq[11] </td><td> INOUT </td><td> GDDR6_W0_C0_SD_DQ_11 </td><td> GDDR6_E0_C0_SD_DQ_11 </td><td> BANK_GDDR6_E0 </td><td> BA9 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_dq[12] </td><td> INOUT </td><td> GDDR6_W0_C0_SD_DQ_12 </td><td> GDDR6_E0_C0_SD_DQ_12 </td><td> BANK_GDDR6_E0 </td><td> BC11 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_dq[13] </td><td> INOUT </td><td> GDDR6_W0_C0_SD_DQ_13 </td><td> GDDR6_E0_C0_SD_DQ_13 </td><td> BANK_GDDR6_E0 </td><td> BB10 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_dq[14] </td><td> INOUT </td><td> GDDR6_W0_C0_SD_DQ_14 </td><td> GDDR6_E0_C0_SD_DQ_14 </td><td> BANK_GDDR6_E0 </td><td> BA13 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_dq[15] </td><td> INOUT </td><td> GDDR6_W0_C0_SD_DQ_15 </td><td> GDDR6_E0_C0_SD_DQ_15 </td><td> BANK_GDDR6_E0 </td><td> BB8 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_edc[0] </td><td> IN </td><td> GDDR6_W0_C0_SD_EDC_0 </td><td> GDDR6_E0_C0_SD_EDC_0 </td><td> BANK_GDDR6_E0 </td><td> BJ4 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_edc[1] </td><td> IN </td><td> GDDR6_W0_C0_SD_EDC_1 </td><td> GDDR6_E0_C0_SD_EDC_1 </td><td> BANK_GDDR6_E0 </td><td> AY12 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_wck_n[0] </td><td> OUT </td><td> GDDR6_W0_C0_SD_WCK_N_0 </td><td> GDDR6_E0_C0_SD_WCK_N_0 </td><td> BANK_GDDR6_E0 </td><td> BJ1 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_wck_n[1] </td><td> OUT </td><td> GDDR6_W0_C0_SD_WCK_N_1 </td><td> GDDR6_E0_C0_SD_WCK_N_1 </td><td> BANK_GDDR6_E0 </td><td> BC13 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_wck_p[0] </td><td> OUT </td><td> GDDR6_W0_C0_SD_WCK_P_0 </td><td> GDDR6_E0_C0_SD_WCK_P_0 </td><td> BANK_GDDR6_E0 </td><td> BH1 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c0_sd_wck_p[1] </td><td> OUT </td><td> GDDR6_W0_C0_SD_WCK_P_1 </td><td> GDDR6_E0_C0_SD_WCK_P_1 </td><td> BANK_GDDR6_E0 </td><td> BB13 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_ca[0] </td><td> OUT </td><td> GDDR6_W0_C1_SD_CA_0 </td><td> GDDR6_E0_C1_SD_CA_0 </td><td> BANK_GDDR6_E0 </td><td> BF10 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_ca[1] </td><td> OUT </td><td> GDDR6_W0_C1_SD_CA_1 </td><td> GDDR6_E0_C1_SD_CA_1 </td><td> BANK_GDDR6_E0 </td><td> BD8 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_ca[2] </td><td> OUT </td><td> GDDR6_W0_C1_SD_CA_2 </td><td> GDDR6_E0_C1_SD_CA_2 </td><td> BANK_GDDR6_E0 </td><td> BF12 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_ca[3] </td><td> OUT </td><td> GDDR6_W0_C1_SD_CA_3 </td><td> GDDR6_E0_C1_SD_CA_3 </td><td> BANK_GDDR6_E0 </td><td> BC10 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_ca[4] </td><td> OUT </td><td> GDDR6_W0_C1_SD_CA_4 </td><td> GDDR6_E0_C1_SD_CA_4 </td><td> BANK_GDDR6_E0 </td><td> BE12 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_ca[5] </td><td> OUT </td><td> GDDR6_W0_C1_SD_CA_5 </td><td> GDDR6_E0_C1_SD_CA_5 </td><td> BANK_GDDR6_E0 </td><td> BE9 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_ca[6] </td><td> OUT </td><td> GDDR6_W0_C1_SD_CA_6 </td><td> GDDR6_E0_C1_SD_CA_6 </td><td> BANK_GDDR6_E0 </td><td> BC8 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_ca[7] </td><td> OUT </td><td> GDDR6_W0_C1_SD_CA_7 </td><td> GDDR6_E0_C1_SD_CA_7 </td><td> BANK_GDDR6_E0 </td><td> BD11 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_ca[8] </td><td> OUT </td><td> GDDR6_W0_C1_SD_CA_8 </td><td> GDDR6_E0_C1_SD_CA_8 </td><td> BANK_GDDR6_E0 </td><td> BE11 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_ca[9] </td><td> OUT </td><td> GDDR6_W0_C1_SD_CA_9 </td><td> GDDR6_E0_C1_SD_CA_9 </td><td> BANK_GDDR6_E0 </td><td> BF11 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_cabi_n </td><td> OUT </td><td> GDDR6_W0_C1_SD_CABI_N </td><td> GDDR6_E0_C1_SD_CABI_N </td><td> BANK_GDDR6_E0 </td><td> BE13 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_cke_n </td><td> OUT </td><td> GDDR6_W0_C1_SD_CKE_N </td><td> GDDR6_E0_C1_SD_CKE_N </td><td> BANK_GDDR6_E0 </td><td> BD12 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_dbi_n[0] </td><td> INOUT </td><td> GDDR6_W0_C1_SD_DBI_N_0 </td><td> GDDR6_E0_C1_SD_DBI_N_0 </td><td> BANK_GDDR6_E0 </td><td> BJ8 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_dbi_n[1] </td><td> INOUT </td><td> GDDR6_W0_C1_SD_DBI_N_1 </td><td> GDDR6_E0_C1_SD_DBI_N_1 </td><td> BANK_GDDR6_E0 </td><td> BA3 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_dq[0] </td><td> INOUT </td><td> GDDR6_W0_C1_SD_DQ_0 </td><td> GDDR6_E0_C1_SD_DQ_0 </td><td> BANK_GDDR6_E0 </td><td> BJ12 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_dq[1] </td><td> INOUT </td><td> GDDR6_W0_C1_SD_DQ_1 </td><td> GDDR6_E0_C1_SD_DQ_1 </td><td> BANK_GDDR6_E0 </td><td> BK13 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_dq[2] </td><td> INOUT </td><td> GDDR6_W0_C1_SD_DQ_2 </td><td> GDDR6_E0_C1_SD_DQ_2 </td><td> BANK_GDDR6_E0 </td><td> BH7 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_dq[3] </td><td> INOUT </td><td> GDDR6_W0_C1_SD_DQ_3 </td><td> GDDR6_E0_C1_SD_DQ_3 </td><td> BANK_GDDR6_E0 </td><td> BG12 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_dq[4] </td><td> INOUT </td><td> GDDR6_W0_C1_SD_DQ_4 </td><td> GDDR6_E0_C1_SD_DQ_4 </td><td> BANK_GDDR6_E0 </td><td> BG10 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_dq[5] </td><td> INOUT </td><td> GDDR6_W0_C1_SD_DQ_5 </td><td> GDDR6_E0_C1_SD_DQ_5 </td><td> BANK_GDDR6_E0 </td><td> BK11 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_dq[6] </td><td> INOUT </td><td> GDDR6_W0_C1_SD_DQ_6 </td><td> GDDR6_E0_C1_SD_DQ_6 </td><td> BANK_GDDR6_E0 </td><td> BH9 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_dq[7] </td><td> INOUT </td><td> GDDR6_W0_C1_SD_DQ_7 </td><td> GDDR6_E0_C1_SD_DQ_7 </td><td> BANK_GDDR6_E0 </td><td> BG8 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_dq[8] </td><td> INOUT </td><td> GDDR6_W0_C1_SD_DQ_8 </td><td> GDDR6_E0_C1_SD_DQ_8 </td><td> BANK_GDDR6_E0 </td><td> BA5 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_dq[9] </td><td> INOUT </td><td> GDDR6_W0_C1_SD_DQ_9 </td><td> GDDR6_E0_C1_SD_DQ_9 </td><td> BANK_GDDR6_E0 </td><td> AY6 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_dq[10] </td><td> INOUT </td><td> GDDR6_W0_C1_SD_DQ_10 </td><td> GDDR6_E0_C1_SD_DQ_10 </td><td> BANK_GDDR6_E0 </td><td> BC5 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_dq[11] </td><td> INOUT </td><td> GDDR6_W0_C1_SD_DQ_11 </td><td> GDDR6_E0_C1_SD_DQ_11 </td><td> BANK_GDDR6_E0 </td><td> BA7 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_dq[12] </td><td> INOUT </td><td> GDDR6_W0_C1_SD_DQ_12 </td><td> GDDR6_E0_C1_SD_DQ_12 </td><td> BANK_GDDR6_E0 </td><td> BC3 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_dq[13] </td><td> INOUT </td><td> GDDR6_W0_C1_SD_DQ_13 </td><td> GDDR6_E0_C1_SD_DQ_13 </td><td> BANK_GDDR6_E0 </td><td> AY4 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_dq[14] </td><td> INOUT </td><td> GDDR6_W0_C1_SD_DQ_14 </td><td> GDDR6_E0_C1_SD_DQ_14 </td><td> BANK_GDDR6_E0 </td><td> AY2 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_dq[15] </td><td> INOUT </td><td> GDDR6_W0_C1_SD_DQ_15 </td><td> GDDR6_E0_C1_SD_DQ_15 </td><td> BANK_GDDR6_E0 </td><td> BD6 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_edc[0] </td><td> IN </td><td> GDDR6_W0_C1_SD_EDC_0 </td><td> GDDR6_E0_C1_SD_EDC_0 </td><td> BANK_GDDR6_E0 </td><td> BH11 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_edc[1] </td><td> IN </td><td> GDDR6_W0_C1_SD_EDC_1 </td><td> GDDR6_E0_C1_SD_EDC_1 </td><td> BANK_GDDR6_E0 </td><td> BB6 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_wck_n[0] </td><td> OUT </td><td> GDDR6_W0_C1_SD_WCK_N_0 </td><td> GDDR6_E0_C1_SD_WCK_N_0 </td><td> BANK_GDDR6_E0 </td><td> BG13 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_wck_n[1] </td><td> OUT </td><td> GDDR6_W0_C1_SD_WCK_N_1 </td><td> GDDR6_E0_C1_SD_WCK_N_1 </td><td> BANK_GDDR6_E0 </td><td> BB1 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_wck_p[0] </td><td> OUT </td><td> GDDR6_W0_C1_SD_WCK_P_0 </td><td> GDDR6_E0_C1_SD_WCK_P_0 </td><td> BANK_GDDR6_E0 </td><td> BH13 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_c1_sd_wck_p[1] </td><td> OUT </td><td> GDDR6_W0_C1_SD_WCK_P_1 </td><td> GDDR6_E0_C1_SD_WCK_P_1 </td><td> BANK_GDDR6_E0 </td><td> BA1 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_sd_clk_n </td><td> OUT </td><td> GDDR6_W0_SD_CLK_N </td><td> GDDR6_E0_SD_CLK_N </td><td> BANK_GDDR6_E0 </td><td> BD2 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> N </td><td> Yes </td><td> No </td><td> No </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_sd_clk_p </td><td> OUT </td><td> GDDR6_W0_SD_CLK_P </td><td> GDDR6_E0_SD_CLK_P </td><td> BANK_GDDR6_E0 </td><td> BD1 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> P </td><td> Yes </td><td> No </td><td> No </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_4_sd_reset_n </td><td> OUT </td><td> GDDR6_W0_SD_RESET_N </td><td> GDDR6_E0_SD_RESET_N </td><td> BANK_GDDR6_E0 </td><td> BJ3 </td><td> u_gddr6_sdram_sys_top_e0 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_ca[0] </td><td> OUT </td><td> GDDR6_W1_C0_SD_CA_0 </td><td> GDDR6_E1_C0_SD_CA_0 </td><td> BANK_GDDR6_E1 </td><td> AR6 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_ca[1] </td><td> OUT </td><td> GDDR6_W1_C0_SD_CA_1 </td><td> GDDR6_E1_C0_SD_CA_1 </td><td> BANK_GDDR6_E1 </td><td> AN4 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_ca[2] </td><td> OUT </td><td> GDDR6_W1_C0_SD_CA_2 </td><td> GDDR6_E1_C0_SD_CA_2 </td><td> BANK_GDDR6_E1 </td><td> AP3 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_ca[3] </td><td> OUT </td><td> GDDR6_W1_C0_SD_CA_3 </td><td> GDDR6_E1_C0_SD_CA_3 </td><td> BANK_GDDR6_E1 </td><td> AP6 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_ca[4] </td><td> OUT </td><td> GDDR6_W1_C0_SD_CA_4 </td><td> GDDR6_E1_C0_SD_CA_4 </td><td> BANK_GDDR6_E1 </td><td> AP1 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_ca[5] </td><td> OUT </td><td> GDDR6_W1_C0_SD_CA_5 </td><td> GDDR6_E1_C0_SD_CA_5 </td><td> BANK_GDDR6_E1 </td><td> AP4 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_ca[6] </td><td> OUT </td><td> GDDR6_W1_C0_SD_CA_6 </td><td> GDDR6_E1_C0_SD_CA_6 </td><td> BANK_GDDR6_E1 </td><td> AR8 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_ca[7] </td><td> OUT </td><td> GDDR6_W1_C0_SD_CA_7 </td><td> GDDR6_E1_C0_SD_CA_7 </td><td> BANK_GDDR6_E1 </td><td> AP5 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_ca[8] </td><td> OUT </td><td> GDDR6_W1_C0_SD_CA_8 </td><td> GDDR6_E1_C0_SD_CA_8 </td><td> BANK_GDDR6_E1 </td><td> AR4 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_ca[9] </td><td> OUT </td><td> GDDR6_W1_C0_SD_CA_9 </td><td> GDDR6_E1_C0_SD_CA_9 </td><td> BANK_GDDR6_E1 </td><td> AR5 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_cabi_n </td><td> OUT </td><td> GDDR6_W1_C0_SD_CABI_N </td><td> GDDR6_E1_C0_SD_CABI_N </td><td> BANK_GDDR6_E1 </td><td> AP2 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_cke_n </td><td> OUT </td><td> GDDR6_W1_C0_SD_CKE_N </td><td> GDDR6_E1_C0_SD_CKE_N </td><td> BANK_GDDR6_E1 </td><td> AR9 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_dbi_n[0] </td><td> INOUT </td><td> GDDR6_W1_C0_SD_DBI_N_0 </td><td> GDDR6_E1_C0_SD_DBI_N_0 </td><td> BANK_GDDR6_E1 </td><td> AR1 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_dbi_n[1] </td><td> INOUT </td><td> GDDR6_W1_C0_SD_DBI_N_1 </td><td> GDDR6_E1_C0_SD_DBI_N_1 </td><td> BANK_GDDR6_E1 </td><td> AJ10 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_dq[0] </td><td> INOUT </td><td> GDDR6_W1_C0_SD_DQ_0 </td><td> GDDR6_E1_C0_SD_DQ_0 </td><td> BANK_GDDR6_E1 </td><td> AW3 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_dq[1] </td><td> INOUT </td><td> GDDR6_W1_C0_SD_DQ_1 </td><td> GDDR6_E1_C0_SD_DQ_1 </td><td> BANK_GDDR6_E1 </td><td> AT6 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_dq[2] </td><td> INOUT </td><td> GDDR6_W1_C0_SD_DQ_2 </td><td> GDDR6_E1_C0_SD_DQ_2 </td><td> BANK_GDDR6_E1 </td><td> AT2 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_dq[3] </td><td> INOUT </td><td> GDDR6_W1_C0_SD_DQ_3 </td><td> GDDR6_E1_C0_SD_DQ_3 </td><td> BANK_GDDR6_E1 </td><td> AU5 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_dq[4] </td><td> INOUT </td><td> GDDR6_W1_C0_SD_DQ_4 </td><td> GDDR6_E1_C0_SD_DQ_4 </td><td> BANK_GDDR6_E1 </td><td> AV6 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_dq[5] </td><td> INOUT </td><td> GDDR6_W1_C0_SD_DQ_5 </td><td> GDDR6_E1_C0_SD_DQ_5 </td><td> BANK_GDDR6_E1 </td><td> AT4 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_dq[6] </td><td> INOUT </td><td> GDDR6_W1_C0_SD_DQ_6 </td><td> GDDR6_E1_C0_SD_DQ_6 </td><td> BANK_GDDR6_E1 </td><td> AW5 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_dq[7] </td><td> INOUT </td><td> GDDR6_W1_C0_SD_DQ_7 </td><td> GDDR6_E1_C0_SD_DQ_7 </td><td> BANK_GDDR6_E1 </td><td> AR3 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_dq[8] </td><td> INOUT </td><td> GDDR6_W1_C0_SD_DQ_8 </td><td> GDDR6_E1_C0_SD_DQ_8 </td><td> BANK_GDDR6_E1 </td><td> AK11 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_dq[9] </td><td> INOUT </td><td> GDDR6_W1_C0_SD_DQ_9 </td><td> GDDR6_E1_C0_SD_DQ_9 </td><td> BANK_GDDR6_E1 </td><td> AJ8 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_dq[10] </td><td> INOUT </td><td> GDDR6_W1_C0_SD_DQ_10 </td><td> GDDR6_E1_C0_SD_DQ_10 </td><td> BANK_GDDR6_E1 </td><td> AM9 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_dq[11] </td><td> INOUT </td><td> GDDR6_W1_C0_SD_DQ_11 </td><td> GDDR6_E1_C0_SD_DQ_11 </td><td> BANK_GDDR6_E1 </td><td> AK9 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_dq[12] </td><td> INOUT </td><td> GDDR6_W1_C0_SD_DQ_12 </td><td> GDDR6_E1_C0_SD_DQ_12 </td><td> BANK_GDDR6_E1 </td><td> AM11 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_dq[13] </td><td> INOUT </td><td> GDDR6_W1_C0_SD_DQ_13 </td><td> GDDR6_E1_C0_SD_DQ_13 </td><td> BANK_GDDR6_E1 </td><td> AL10 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_dq[14] </td><td> INOUT </td><td> GDDR6_W1_C0_SD_DQ_14 </td><td> GDDR6_E1_C0_SD_DQ_14 </td><td> BANK_GDDR6_E1 </td><td> AK13 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_dq[15] </td><td> INOUT </td><td> GDDR6_W1_C0_SD_DQ_15 </td><td> GDDR6_E1_C0_SD_DQ_15 </td><td> BANK_GDDR6_E1 </td><td> AL8 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_edc[0] </td><td> IN </td><td> GDDR6_W1_C0_SD_EDC_0 </td><td> GDDR6_E1_C0_SD_EDC_0 </td><td> BANK_GDDR6_E1 </td><td> AV4 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_edc[1] </td><td> IN </td><td> GDDR6_W1_C0_SD_EDC_1 </td><td> GDDR6_E1_C0_SD_EDC_1 </td><td> BANK_GDDR6_E1 </td><td> AJ12 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_wck_n[0] </td><td> OUT </td><td> GDDR6_W1_C0_SD_WCK_N_0 </td><td> GDDR6_E1_C0_SD_WCK_N_0 </td><td> BANK_GDDR6_E1 </td><td> AV1 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_wck_n[1] </td><td> OUT </td><td> GDDR6_W1_C0_SD_WCK_N_1 </td><td> GDDR6_E1_C0_SD_WCK_N_1 </td><td> BANK_GDDR6_E1 </td><td> AM13 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_wck_p[0] </td><td> OUT </td><td> GDDR6_W1_C0_SD_WCK_P_0 </td><td> GDDR6_E1_C0_SD_WCK_P_0 </td><td> BANK_GDDR6_E1 </td><td> AU1 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c0_sd_wck_p[1] </td><td> OUT </td><td> GDDR6_W1_C0_SD_WCK_P_1 </td><td> GDDR6_E1_C0_SD_WCK_P_1 </td><td> BANK_GDDR6_E1 </td><td> AL13 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_ca[0] </td><td> OUT </td><td> GDDR6_W1_C1_SD_CA_0 </td><td> GDDR6_E1_C1_SD_CA_0 </td><td> BANK_GDDR6_E1 </td><td> AR10 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_ca[1] </td><td> OUT </td><td> GDDR6_W1_C1_SD_CA_1 </td><td> GDDR6_E1_C1_SD_CA_1 </td><td> BANK_GDDR6_E1 </td><td> AN8 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_ca[2] </td><td> OUT </td><td> GDDR6_W1_C1_SD_CA_2 </td><td> GDDR6_E1_C1_SD_CA_2 </td><td> BANK_GDDR6_E1 </td><td> AR12 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_ca[3] </td><td> OUT </td><td> GDDR6_W1_C1_SD_CA_3 </td><td> GDDR6_E1_C1_SD_CA_3 </td><td> BANK_GDDR6_E1 </td><td> AM10 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_ca[4] </td><td> OUT </td><td> GDDR6_W1_C1_SD_CA_4 </td><td> GDDR6_E1_C1_SD_CA_4 </td><td> BANK_GDDR6_E1 </td><td> AP12 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_ca[5] </td><td> OUT </td><td> GDDR6_W1_C1_SD_CA_5 </td><td> GDDR6_E1_C1_SD_CA_5 </td><td> BANK_GDDR6_E1 </td><td> AP9 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_ca[6] </td><td> OUT </td><td> GDDR6_W1_C1_SD_CA_6 </td><td> GDDR6_E1_C1_SD_CA_6 </td><td> BANK_GDDR6_E1 </td><td> AM8 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_ca[7] </td><td> OUT </td><td> GDDR6_W1_C1_SD_CA_7 </td><td> GDDR6_E1_C1_SD_CA_7 </td><td> BANK_GDDR6_E1 </td><td> AN11 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_ca[8] </td><td> OUT </td><td> GDDR6_W1_C1_SD_CA_8 </td><td> GDDR6_E1_C1_SD_CA_8 </td><td> BANK_GDDR6_E1 </td><td> AP11 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_ca[9] </td><td> OUT </td><td> GDDR6_W1_C1_SD_CA_9 </td><td> GDDR6_E1_C1_SD_CA_9 </td><td> BANK_GDDR6_E1 </td><td> AR11 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_cabi_n </td><td> OUT </td><td> GDDR6_W1_C1_SD_CABI_N </td><td> GDDR6_E1_C1_SD_CABI_N </td><td> BANK_GDDR6_E1 </td><td> AP13 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_cke_n </td><td> OUT </td><td> GDDR6_W1_C1_SD_CKE_N </td><td> GDDR6_E1_C1_SD_CKE_N </td><td> BANK_GDDR6_E1 </td><td> AN12 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_dbi_n[0] </td><td> INOUT </td><td> GDDR6_W1_C1_SD_DBI_N_0 </td><td> GDDR6_E1_C1_SD_DBI_N_0 </td><td> BANK_GDDR6_E1 </td><td> AV8 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_dbi_n[1] </td><td> INOUT </td><td> GDDR6_W1_C1_SD_DBI_N_1 </td><td> GDDR6_E1_C1_SD_DBI_N_1 </td><td> BANK_GDDR6_E1 </td><td> AK3 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_dq[0] </td><td> INOUT </td><td> GDDR6_W1_C1_SD_DQ_0 </td><td> GDDR6_E1_C1_SD_DQ_0 </td><td> BANK_GDDR6_E1 </td><td> AV12 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_dq[1] </td><td> INOUT </td><td> GDDR6_W1_C1_SD_DQ_1 </td><td> GDDR6_E1_C1_SD_DQ_1 </td><td> BANK_GDDR6_E1 </td><td> AW13 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_dq[2] </td><td> INOUT </td><td> GDDR6_W1_C1_SD_DQ_2 </td><td> GDDR6_E1_C1_SD_DQ_2 </td><td> BANK_GDDR6_E1 </td><td> AU7 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_dq[3] </td><td> INOUT </td><td> GDDR6_W1_C1_SD_DQ_3 </td><td> GDDR6_E1_C1_SD_DQ_3 </td><td> BANK_GDDR6_E1 </td><td> AT12 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_dq[4] </td><td> INOUT </td><td> GDDR6_W1_C1_SD_DQ_4 </td><td> GDDR6_E1_C1_SD_DQ_4 </td><td> BANK_GDDR6_E1 </td><td> AT10 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_dq[5] </td><td> INOUT </td><td> GDDR6_W1_C1_SD_DQ_5 </td><td> GDDR6_E1_C1_SD_DQ_5 </td><td> BANK_GDDR6_E1 </td><td> AW11 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_dq[6] </td><td> INOUT </td><td> GDDR6_W1_C1_SD_DQ_6 </td><td> GDDR6_E1_C1_SD_DQ_6 </td><td> BANK_GDDR6_E1 </td><td> AU9 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_dq[7] </td><td> INOUT </td><td> GDDR6_W1_C1_SD_DQ_7 </td><td> GDDR6_E1_C1_SD_DQ_7 </td><td> BANK_GDDR6_E1 </td><td> AT8 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_dq[8] </td><td> INOUT </td><td> GDDR6_W1_C1_SD_DQ_8 </td><td> GDDR6_E1_C1_SD_DQ_8 </td><td> BANK_GDDR6_E1 </td><td> AK5 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_dq[9] </td><td> INOUT </td><td> GDDR6_W1_C1_SD_DQ_9 </td><td> GDDR6_E1_C1_SD_DQ_9 </td><td> BANK_GDDR6_E1 </td><td> AJ6 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_dq[10] </td><td> INOUT </td><td> GDDR6_W1_C1_SD_DQ_10 </td><td> GDDR6_E1_C1_SD_DQ_10 </td><td> BANK_GDDR6_E1 </td><td> AM5 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_dq[11] </td><td> INOUT </td><td> GDDR6_W1_C1_SD_DQ_11 </td><td> GDDR6_E1_C1_SD_DQ_11 </td><td> BANK_GDDR6_E1 </td><td> AK7 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_dq[12] </td><td> INOUT </td><td> GDDR6_W1_C1_SD_DQ_12 </td><td> GDDR6_E1_C1_SD_DQ_12 </td><td> BANK_GDDR6_E1 </td><td> AM3 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_dq[13] </td><td> INOUT </td><td> GDDR6_W1_C1_SD_DQ_13 </td><td> GDDR6_E1_C1_SD_DQ_13 </td><td> BANK_GDDR6_E1 </td><td> AJ4 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_dq[14] </td><td> INOUT </td><td> GDDR6_W1_C1_SD_DQ_14 </td><td> GDDR6_E1_C1_SD_DQ_14 </td><td> BANK_GDDR6_E1 </td><td> AJ2 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_dq[15] </td><td> INOUT </td><td> GDDR6_W1_C1_SD_DQ_15 </td><td> GDDR6_E1_C1_SD_DQ_15 </td><td> BANK_GDDR6_E1 </td><td> AN6 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_edc[0] </td><td> IN </td><td> GDDR6_W1_C1_SD_EDC_0 </td><td> GDDR6_E1_C1_SD_EDC_0 </td><td> BANK_GDDR6_E1 </td><td> AU11 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_edc[1] </td><td> IN </td><td> GDDR6_W1_C1_SD_EDC_1 </td><td> GDDR6_E1_C1_SD_EDC_1 </td><td> BANK_GDDR6_E1 </td><td> AL6 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_wck_n[0] </td><td> OUT </td><td> GDDR6_W1_C1_SD_WCK_N_0 </td><td> GDDR6_E1_C1_SD_WCK_N_0 </td><td> BANK_GDDR6_E1 </td><td> AT13 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_wck_n[1] </td><td> OUT </td><td> GDDR6_W1_C1_SD_WCK_N_1 </td><td> GDDR6_E1_C1_SD_WCK_N_1 </td><td> BANK_GDDR6_E1 </td><td> AL1 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_wck_p[0] </td><td> OUT </td><td> GDDR6_W1_C1_SD_WCK_P_0 </td><td> GDDR6_E1_C1_SD_WCK_P_0 </td><td> BANK_GDDR6_E1 </td><td> AU13 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_c1_sd_wck_p[1] </td><td> OUT </td><td> GDDR6_W1_C1_SD_WCK_P_1 </td><td> GDDR6_E1_C1_SD_WCK_P_1 </td><td> BANK_GDDR6_E1 </td><td> AK1 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_sd_clk_n </td><td> OUT </td><td> GDDR6_W1_SD_CLK_N </td><td> GDDR6_E1_SD_CLK_N </td><td> BANK_GDDR6_E1 </td><td> AN2 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> N </td><td> Yes </td><td> No </td><td> No </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_sd_clk_p </td><td> OUT </td><td> GDDR6_W1_SD_CLK_P </td><td> GDDR6_E1_SD_CLK_P </td><td> BANK_GDDR6_E1 </td><td> AN1 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> P </td><td> Yes </td><td> No </td><td> No </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_5_sd_reset_n </td><td> OUT </td><td> GDDR6_W1_SD_RESET_N </td><td> GDDR6_E1_SD_RESET_N </td><td> BANK_GDDR6_E1 </td><td> AV3 </td><td> u_gddr6_sdram_sys_top_e1 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_ca[0] </td><td> OUT </td><td> GDDR6_W2_C0_SD_CA_0 </td><td> GDDR6_E2_C0_SD_CA_0 </td><td> BANK_GDDR6_E2 </td><td> AD6 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_ca[1] </td><td> OUT </td><td> GDDR6_W2_C0_SD_CA_1 </td><td> GDDR6_E2_C0_SD_CA_1 </td><td> BANK_GDDR6_E2 </td><td> AB4 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_ca[2] </td><td> OUT </td><td> GDDR6_W2_C0_SD_CA_2 </td><td> GDDR6_E2_C0_SD_CA_2 </td><td> BANK_GDDR6_E2 </td><td> AC3 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_ca[3] </td><td> OUT </td><td> GDDR6_W2_C0_SD_CA_3 </td><td> GDDR6_E2_C0_SD_CA_3 </td><td> BANK_GDDR6_E2 </td><td> AC6 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_ca[4] </td><td> OUT </td><td> GDDR6_W2_C0_SD_CA_4 </td><td> GDDR6_E2_C0_SD_CA_4 </td><td> BANK_GDDR6_E2 </td><td> AC1 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_ca[5] </td><td> OUT </td><td> GDDR6_W2_C0_SD_CA_5 </td><td> GDDR6_E2_C0_SD_CA_5 </td><td> BANK_GDDR6_E2 </td><td> AC4 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_ca[6] </td><td> OUT </td><td> GDDR6_W2_C0_SD_CA_6 </td><td> GDDR6_E2_C0_SD_CA_6 </td><td> BANK_GDDR6_E2 </td><td> AD8 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_ca[7] </td><td> OUT </td><td> GDDR6_W2_C0_SD_CA_7 </td><td> GDDR6_E2_C0_SD_CA_7 </td><td> BANK_GDDR6_E2 </td><td> AC5 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_ca[8] </td><td> OUT </td><td> GDDR6_W2_C0_SD_CA_8 </td><td> GDDR6_E2_C0_SD_CA_8 </td><td> BANK_GDDR6_E2 </td><td> AD4 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_ca[9] </td><td> OUT </td><td> GDDR6_W2_C0_SD_CA_9 </td><td> GDDR6_E2_C0_SD_CA_9 </td><td> BANK_GDDR6_E2 </td><td> AD5 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_cabi_n </td><td> OUT </td><td> GDDR6_W2_C0_SD_CABI_N </td><td> GDDR6_E2_C0_SD_CABI_N </td><td> BANK_GDDR6_E2 </td><td> AC2 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_cke_n </td><td> OUT </td><td> GDDR6_W2_C0_SD_CKE_N </td><td> GDDR6_E2_C0_SD_CKE_N </td><td> BANK_GDDR6_E2 </td><td> AD9 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_dbi_n[0] </td><td> INOUT </td><td> GDDR6_W2_C0_SD_DBI_N_0 </td><td> GDDR6_E2_C0_SD_DBI_N_0 </td><td> BANK_GDDR6_E2 </td><td> AD1 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_dbi_n[1] </td><td> INOUT </td><td> GDDR6_W2_C0_SD_DBI_N_1 </td><td> GDDR6_E2_C0_SD_DBI_N_1 </td><td> BANK_GDDR6_E2 </td><td> V10 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_dq[0] </td><td> INOUT </td><td> GDDR6_W2_C0_SD_DQ_0 </td><td> GDDR6_E2_C0_SD_DQ_0 </td><td> BANK_GDDR6_E2 </td><td> AH3 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_dq[1] </td><td> INOUT </td><td> GDDR6_W2_C0_SD_DQ_1 </td><td> GDDR6_E2_C0_SD_DQ_1 </td><td> BANK_GDDR6_E2 </td><td> AE6 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_dq[2] </td><td> INOUT </td><td> GDDR6_W2_C0_SD_DQ_2 </td><td> GDDR6_E2_C0_SD_DQ_2 </td><td> BANK_GDDR6_E2 </td><td> AE2 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_dq[3] </td><td> INOUT </td><td> GDDR6_W2_C0_SD_DQ_3 </td><td> GDDR6_E2_C0_SD_DQ_3 </td><td> BANK_GDDR6_E2 </td><td> AF5 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_dq[4] </td><td> INOUT </td><td> GDDR6_W2_C0_SD_DQ_4 </td><td> GDDR6_E2_C0_SD_DQ_4 </td><td> BANK_GDDR6_E2 </td><td> AG6 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_dq[5] </td><td> INOUT </td><td> GDDR6_W2_C0_SD_DQ_5 </td><td> GDDR6_E2_C0_SD_DQ_5 </td><td> BANK_GDDR6_E2 </td><td> AE4 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_dq[6] </td><td> INOUT </td><td> GDDR6_W2_C0_SD_DQ_6 </td><td> GDDR6_E2_C0_SD_DQ_6 </td><td> BANK_GDDR6_E2 </td><td> AH5 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_dq[7] </td><td> INOUT </td><td> GDDR6_W2_C0_SD_DQ_7 </td><td> GDDR6_E2_C0_SD_DQ_7 </td><td> BANK_GDDR6_E2 </td><td> AD3 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_dq[8] </td><td> INOUT </td><td> GDDR6_W2_C0_SD_DQ_8 </td><td> GDDR6_E2_C0_SD_DQ_8 </td><td> BANK_GDDR6_E2 </td><td> W11 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_dq[9] </td><td> INOUT </td><td> GDDR6_W2_C0_SD_DQ_9 </td><td> GDDR6_E2_C0_SD_DQ_9 </td><td> BANK_GDDR6_E2 </td><td> V8 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_dq[10] </td><td> INOUT </td><td> GDDR6_W2_C0_SD_DQ_10 </td><td> GDDR6_E2_C0_SD_DQ_10 </td><td> BANK_GDDR6_E2 </td><td> AA9 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_dq[11] </td><td> INOUT </td><td> GDDR6_W2_C0_SD_DQ_11 </td><td> GDDR6_E2_C0_SD_DQ_11 </td><td> BANK_GDDR6_E2 </td><td> W9 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_dq[12] </td><td> INOUT </td><td> GDDR6_W2_C0_SD_DQ_12 </td><td> GDDR6_E2_C0_SD_DQ_12 </td><td> BANK_GDDR6_E2 </td><td> AA11 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_dq[13] </td><td> INOUT </td><td> GDDR6_W2_C0_SD_DQ_13 </td><td> GDDR6_E2_C0_SD_DQ_13 </td><td> BANK_GDDR6_E2 </td><td> Y10 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_dq[14] </td><td> INOUT </td><td> GDDR6_W2_C0_SD_DQ_14 </td><td> GDDR6_E2_C0_SD_DQ_14 </td><td> BANK_GDDR6_E2 </td><td> W13 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_dq[15] </td><td> INOUT </td><td> GDDR6_W2_C0_SD_DQ_15 </td><td> GDDR6_E2_C0_SD_DQ_15 </td><td> BANK_GDDR6_E2 </td><td> Y8 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_edc[0] </td><td> IN </td><td> GDDR6_W2_C0_SD_EDC_0 </td><td> GDDR6_E2_C0_SD_EDC_0 </td><td> BANK_GDDR6_E2 </td><td> AG4 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_edc[1] </td><td> IN </td><td> GDDR6_W2_C0_SD_EDC_1 </td><td> GDDR6_E2_C0_SD_EDC_1 </td><td> BANK_GDDR6_E2 </td><td> V12 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_wck_n[0] </td><td> OUT </td><td> GDDR6_W2_C0_SD_WCK_N_0 </td><td> GDDR6_E2_C0_SD_WCK_N_0 </td><td> BANK_GDDR6_E2 </td><td> AG1 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_wck_n[1] </td><td> OUT </td><td> GDDR6_W2_C0_SD_WCK_N_1 </td><td> GDDR6_E2_C0_SD_WCK_N_1 </td><td> BANK_GDDR6_E2 </td><td> AA13 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_wck_p[0] </td><td> OUT </td><td> GDDR6_W2_C0_SD_WCK_P_0 </td><td> GDDR6_E2_C0_SD_WCK_P_0 </td><td> BANK_GDDR6_E2 </td><td> AF1 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c0_sd_wck_p[1] </td><td> OUT </td><td> GDDR6_W2_C0_SD_WCK_P_1 </td><td> GDDR6_E2_C0_SD_WCK_P_1 </td><td> BANK_GDDR6_E2 </td><td> Y13 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_ca[0] </td><td> OUT </td><td> GDDR6_W2_C1_SD_CA_0 </td><td> GDDR6_E2_C1_SD_CA_0 </td><td> BANK_GDDR6_E2 </td><td> AD10 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_ca[1] </td><td> OUT </td><td> GDDR6_W2_C1_SD_CA_1 </td><td> GDDR6_E2_C1_SD_CA_1 </td><td> BANK_GDDR6_E2 </td><td> AB8 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_ca[2] </td><td> OUT </td><td> GDDR6_W2_C1_SD_CA_2 </td><td> GDDR6_E2_C1_SD_CA_2 </td><td> BANK_GDDR6_E2 </td><td> AD12 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_ca[3] </td><td> OUT </td><td> GDDR6_W2_C1_SD_CA_3 </td><td> GDDR6_E2_C1_SD_CA_3 </td><td> BANK_GDDR6_E2 </td><td> AA10 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_ca[4] </td><td> OUT </td><td> GDDR6_W2_C1_SD_CA_4 </td><td> GDDR6_E2_C1_SD_CA_4 </td><td> BANK_GDDR6_E2 </td><td> AC12 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_ca[5] </td><td> OUT </td><td> GDDR6_W2_C1_SD_CA_5 </td><td> GDDR6_E2_C1_SD_CA_5 </td><td> BANK_GDDR6_E2 </td><td> AC9 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_ca[6] </td><td> OUT </td><td> GDDR6_W2_C1_SD_CA_6 </td><td> GDDR6_E2_C1_SD_CA_6 </td><td> BANK_GDDR6_E2 </td><td> AA8 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_ca[7] </td><td> OUT </td><td> GDDR6_W2_C1_SD_CA_7 </td><td> GDDR6_E2_C1_SD_CA_7 </td><td> BANK_GDDR6_E2 </td><td> AB11 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_ca[8] </td><td> OUT </td><td> GDDR6_W2_C1_SD_CA_8 </td><td> GDDR6_E2_C1_SD_CA_8 </td><td> BANK_GDDR6_E2 </td><td> AC11 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_ca[9] </td><td> OUT </td><td> GDDR6_W2_C1_SD_CA_9 </td><td> GDDR6_E2_C1_SD_CA_9 </td><td> BANK_GDDR6_E2 </td><td> AD11 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_cabi_n </td><td> OUT </td><td> GDDR6_W2_C1_SD_CABI_N </td><td> GDDR6_E2_C1_SD_CABI_N </td><td> BANK_GDDR6_E2 </td><td> AC13 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_cke_n </td><td> OUT </td><td> GDDR6_W2_C1_SD_CKE_N </td><td> GDDR6_E2_C1_SD_CKE_N </td><td> BANK_GDDR6_E2 </td><td> AB12 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_dbi_n[0] </td><td> INOUT </td><td> GDDR6_W2_C1_SD_DBI_N_0 </td><td> GDDR6_E2_C1_SD_DBI_N_0 </td><td> BANK_GDDR6_E2 </td><td> AG8 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_dbi_n[1] </td><td> INOUT </td><td> GDDR6_W2_C1_SD_DBI_N_1 </td><td> GDDR6_E2_C1_SD_DBI_N_1 </td><td> BANK_GDDR6_E2 </td><td> W3 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_dq[0] </td><td> INOUT </td><td> GDDR6_W2_C1_SD_DQ_0 </td><td> GDDR6_E2_C1_SD_DQ_0 </td><td> BANK_GDDR6_E2 </td><td> AG12 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_dq[1] </td><td> INOUT </td><td> GDDR6_W2_C1_SD_DQ_1 </td><td> GDDR6_E2_C1_SD_DQ_1 </td><td> BANK_GDDR6_E2 </td><td> AH13 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_dq[2] </td><td> INOUT </td><td> GDDR6_W2_C1_SD_DQ_2 </td><td> GDDR6_E2_C1_SD_DQ_2 </td><td> BANK_GDDR6_E2 </td><td> AF7 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_dq[3] </td><td> INOUT </td><td> GDDR6_W2_C1_SD_DQ_3 </td><td> GDDR6_E2_C1_SD_DQ_3 </td><td> BANK_GDDR6_E2 </td><td> AE12 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_dq[4] </td><td> INOUT </td><td> GDDR6_W2_C1_SD_DQ_4 </td><td> GDDR6_E2_C1_SD_DQ_4 </td><td> BANK_GDDR6_E2 </td><td> AE10 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_dq[5] </td><td> INOUT </td><td> GDDR6_W2_C1_SD_DQ_5 </td><td> GDDR6_E2_C1_SD_DQ_5 </td><td> BANK_GDDR6_E2 </td><td> AH11 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_dq[6] </td><td> INOUT </td><td> GDDR6_W2_C1_SD_DQ_6 </td><td> GDDR6_E2_C1_SD_DQ_6 </td><td> BANK_GDDR6_E2 </td><td> AF9 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_dq[7] </td><td> INOUT </td><td> GDDR6_W2_C1_SD_DQ_7 </td><td> GDDR6_E2_C1_SD_DQ_7 </td><td> BANK_GDDR6_E2 </td><td> AE8 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_dq[8] </td><td> INOUT </td><td> GDDR6_W2_C1_SD_DQ_8 </td><td> GDDR6_E2_C1_SD_DQ_8 </td><td> BANK_GDDR6_E2 </td><td> W5 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_dq[9] </td><td> INOUT </td><td> GDDR6_W2_C1_SD_DQ_9 </td><td> GDDR6_E2_C1_SD_DQ_9 </td><td> BANK_GDDR6_E2 </td><td> V6 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_dq[10] </td><td> INOUT </td><td> GDDR6_W2_C1_SD_DQ_10 </td><td> GDDR6_E2_C1_SD_DQ_10 </td><td> BANK_GDDR6_E2 </td><td> AA5 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_dq[11] </td><td> INOUT </td><td> GDDR6_W2_C1_SD_DQ_11 </td><td> GDDR6_E2_C1_SD_DQ_11 </td><td> BANK_GDDR6_E2 </td><td> W7 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_dq[12] </td><td> INOUT </td><td> GDDR6_W2_C1_SD_DQ_12 </td><td> GDDR6_E2_C1_SD_DQ_12 </td><td> BANK_GDDR6_E2 </td><td> AA3 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_dq[13] </td><td> INOUT </td><td> GDDR6_W2_C1_SD_DQ_13 </td><td> GDDR6_E2_C1_SD_DQ_13 </td><td> BANK_GDDR6_E2 </td><td> V4 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_dq[14] </td><td> INOUT </td><td> GDDR6_W2_C1_SD_DQ_14 </td><td> GDDR6_E2_C1_SD_DQ_14 </td><td> BANK_GDDR6_E2 </td><td> V2 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_dq[15] </td><td> INOUT </td><td> GDDR6_W2_C1_SD_DQ_15 </td><td> GDDR6_E2_C1_SD_DQ_15 </td><td> BANK_GDDR6_E2 </td><td> AB6 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_edc[0] </td><td> IN </td><td> GDDR6_W2_C1_SD_EDC_0 </td><td> GDDR6_E2_C1_SD_EDC_0 </td><td> BANK_GDDR6_E2 </td><td> AF11 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_edc[1] </td><td> IN </td><td> GDDR6_W2_C1_SD_EDC_1 </td><td> GDDR6_E2_C1_SD_EDC_1 </td><td> BANK_GDDR6_E2 </td><td> Y6 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_wck_n[0] </td><td> OUT </td><td> GDDR6_W2_C1_SD_WCK_N_0 </td><td> GDDR6_E2_C1_SD_WCK_N_0 </td><td> BANK_GDDR6_E2 </td><td> AE13 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_wck_n[1] </td><td> OUT </td><td> GDDR6_W2_C1_SD_WCK_N_1 </td><td> GDDR6_E2_C1_SD_WCK_N_1 </td><td> BANK_GDDR6_E2 </td><td> Y1 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_wck_p[0] </td><td> OUT </td><td> GDDR6_W2_C1_SD_WCK_P_0 </td><td> GDDR6_E2_C1_SD_WCK_P_0 </td><td> BANK_GDDR6_E2 </td><td> AF13 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_c1_sd_wck_p[1] </td><td> OUT </td><td> GDDR6_W2_C1_SD_WCK_P_1 </td><td> GDDR6_E2_C1_SD_WCK_P_1 </td><td> BANK_GDDR6_E2 </td><td> W1 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_sd_clk_n </td><td> OUT </td><td> GDDR6_W2_SD_CLK_N </td><td> GDDR6_E2_SD_CLK_N </td><td> BANK_GDDR6_E2 </td><td> AB2 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> N </td><td> Yes </td><td> No </td><td> No </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_sd_clk_p </td><td> OUT </td><td> GDDR6_W2_SD_CLK_P </td><td> GDDR6_E2_SD_CLK_P </td><td> BANK_GDDR6_E2 </td><td> AB1 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> P </td><td> Yes </td><td> No </td><td> No </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_6_sd_reset_n </td><td> OUT </td><td> GDDR6_W2_SD_RESET_N </td><td> GDDR6_E2_SD_RESET_N </td><td> BANK_GDDR6_E2 </td><td> AG3 </td><td> u_gddr6_sdram_sys_top_e2 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_ca[0] </td><td> OUT </td><td> GDDR6_W3_C0_SD_CA_0 </td><td> GDDR6_E3_C0_SD_CA_0 </td><td> BANK_GDDR6_E3 </td><td> N6 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_ca[1] </td><td> OUT </td><td> GDDR6_W3_C0_SD_CA_1 </td><td> GDDR6_E3_C0_SD_CA_1 </td><td> BANK_GDDR6_E3 </td><td> L4 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_ca[2] </td><td> OUT </td><td> GDDR6_W3_C0_SD_CA_2 </td><td> GDDR6_E3_C0_SD_CA_2 </td><td> BANK_GDDR6_E3 </td><td> M3 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_ca[3] </td><td> OUT </td><td> GDDR6_W3_C0_SD_CA_3 </td><td> GDDR6_E3_C0_SD_CA_3 </td><td> BANK_GDDR6_E3 </td><td> M6 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_ca[4] </td><td> OUT </td><td> GDDR6_W3_C0_SD_CA_4 </td><td> GDDR6_E3_C0_SD_CA_4 </td><td> BANK_GDDR6_E3 </td><td> M1 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_ca[5] </td><td> OUT </td><td> GDDR6_W3_C0_SD_CA_5 </td><td> GDDR6_E3_C0_SD_CA_5 </td><td> BANK_GDDR6_E3 </td><td> M4 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_ca[6] </td><td> OUT </td><td> GDDR6_W3_C0_SD_CA_6 </td><td> GDDR6_E3_C0_SD_CA_6 </td><td> BANK_GDDR6_E3 </td><td> N8 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_ca[7] </td><td> OUT </td><td> GDDR6_W3_C0_SD_CA_7 </td><td> GDDR6_E3_C0_SD_CA_7 </td><td> BANK_GDDR6_E3 </td><td> M5 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_ca[8] </td><td> OUT </td><td> GDDR6_W3_C0_SD_CA_8 </td><td> GDDR6_E3_C0_SD_CA_8 </td><td> BANK_GDDR6_E3 </td><td> N4 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_ca[9] </td><td> OUT </td><td> GDDR6_W3_C0_SD_CA_9 </td><td> GDDR6_E3_C0_SD_CA_9 </td><td> BANK_GDDR6_E3 </td><td> N5 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_cabi_n </td><td> OUT </td><td> GDDR6_W3_C0_SD_CABI_N </td><td> GDDR6_E3_C0_SD_CABI_N </td><td> BANK_GDDR6_E3 </td><td> M2 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_cke_n </td><td> OUT </td><td> GDDR6_W3_C0_SD_CKE_N </td><td> GDDR6_E3_C0_SD_CKE_N </td><td> BANK_GDDR6_E3 </td><td> N9 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_dbi_n[0] </td><td> INOUT </td><td> GDDR6_W3_C0_SD_DBI_N_0 </td><td> GDDR6_E3_C0_SD_DBI_N_0 </td><td> BANK_GDDR6_E3 </td><td> N1 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_dbi_n[1] </td><td> INOUT </td><td> GDDR6_W3_C0_SD_DBI_N_1 </td><td> GDDR6_E3_C0_SD_DBI_N_1 </td><td> BANK_GDDR6_E3 </td><td> G10 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_dq[0] </td><td> INOUT </td><td> GDDR6_W3_C0_SD_DQ_0 </td><td> GDDR6_E3_C0_SD_DQ_0 </td><td> BANK_GDDR6_E3 </td><td> U3 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_dq[1] </td><td> INOUT </td><td> GDDR6_W3_C0_SD_DQ_1 </td><td> GDDR6_E3_C0_SD_DQ_1 </td><td> BANK_GDDR6_E3 </td><td> P6 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_dq[2] </td><td> INOUT </td><td> GDDR6_W3_C0_SD_DQ_2 </td><td> GDDR6_E3_C0_SD_DQ_2 </td><td> BANK_GDDR6_E3 </td><td> P2 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_dq[3] </td><td> INOUT </td><td> GDDR6_W3_C0_SD_DQ_3 </td><td> GDDR6_E3_C0_SD_DQ_3 </td><td> BANK_GDDR6_E3 </td><td> R5 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_dq[4] </td><td> INOUT </td><td> GDDR6_W3_C0_SD_DQ_4 </td><td> GDDR6_E3_C0_SD_DQ_4 </td><td> BANK_GDDR6_E3 </td><td> T6 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_dq[5] </td><td> INOUT </td><td> GDDR6_W3_C0_SD_DQ_5 </td><td> GDDR6_E3_C0_SD_DQ_5 </td><td> BANK_GDDR6_E3 </td><td> P4 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_dq[6] </td><td> INOUT </td><td> GDDR6_W3_C0_SD_DQ_6 </td><td> GDDR6_E3_C0_SD_DQ_6 </td><td> BANK_GDDR6_E3 </td><td> U5 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_dq[7] </td><td> INOUT </td><td> GDDR6_W3_C0_SD_DQ_7 </td><td> GDDR6_E3_C0_SD_DQ_7 </td><td> BANK_GDDR6_E3 </td><td> N3 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_dq[8] </td><td> INOUT </td><td> GDDR6_W3_C0_SD_DQ_8 </td><td> GDDR6_E3_C0_SD_DQ_8 </td><td> BANK_GDDR6_E3 </td><td> H11 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_dq[9] </td><td> INOUT </td><td> GDDR6_W3_C0_SD_DQ_9 </td><td> GDDR6_E3_C0_SD_DQ_9 </td><td> BANK_GDDR6_E3 </td><td> G8 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_dq[10] </td><td> INOUT </td><td> GDDR6_W3_C0_SD_DQ_10 </td><td> GDDR6_E3_C0_SD_DQ_10 </td><td> BANK_GDDR6_E3 </td><td> K9 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_dq[11] </td><td> INOUT </td><td> GDDR6_W3_C0_SD_DQ_11 </td><td> GDDR6_E3_C0_SD_DQ_11 </td><td> BANK_GDDR6_E3 </td><td> H9 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_dq[12] </td><td> INOUT </td><td> GDDR6_W3_C0_SD_DQ_12 </td><td> GDDR6_E3_C0_SD_DQ_12 </td><td> BANK_GDDR6_E3 </td><td> K11 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_dq[13] </td><td> INOUT </td><td> GDDR6_W3_C0_SD_DQ_13 </td><td> GDDR6_E3_C0_SD_DQ_13 </td><td> BANK_GDDR6_E3 </td><td> J10 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_dq[14] </td><td> INOUT </td><td> GDDR6_W3_C0_SD_DQ_14 </td><td> GDDR6_E3_C0_SD_DQ_14 </td><td> BANK_GDDR6_E3 </td><td> H13 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_dq[15] </td><td> INOUT </td><td> GDDR6_W3_C0_SD_DQ_15 </td><td> GDDR6_E3_C0_SD_DQ_15 </td><td> BANK_GDDR6_E3 </td><td> J8 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_edc[0] </td><td> IN </td><td> GDDR6_W3_C0_SD_EDC_0 </td><td> GDDR6_E3_C0_SD_EDC_0 </td><td> BANK_GDDR6_E3 </td><td> T4 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_edc[1] </td><td> IN </td><td> GDDR6_W3_C0_SD_EDC_1 </td><td> GDDR6_E3_C0_SD_EDC_1 </td><td> BANK_GDDR6_E3 </td><td> G12 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_wck_n[0] </td><td> OUT </td><td> GDDR6_W3_C0_SD_WCK_N_0 </td><td> GDDR6_E3_C0_SD_WCK_N_0 </td><td> BANK_GDDR6_E3 </td><td> T1 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_wck_n[1] </td><td> OUT </td><td> GDDR6_W3_C0_SD_WCK_N_1 </td><td> GDDR6_E3_C0_SD_WCK_N_1 </td><td> BANK_GDDR6_E3 </td><td> K13 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_wck_p[0] </td><td> OUT </td><td> GDDR6_W3_C0_SD_WCK_P_0 </td><td> GDDR6_E3_C0_SD_WCK_P_0 </td><td> BANK_GDDR6_E3 </td><td> R1 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c0_sd_wck_p[1] </td><td> OUT </td><td> GDDR6_W3_C0_SD_WCK_P_1 </td><td> GDDR6_E3_C0_SD_WCK_P_1 </td><td> BANK_GDDR6_E3 </td><td> J13 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_ca[0] </td><td> OUT </td><td> GDDR6_W3_C1_SD_CA_0 </td><td> GDDR6_E3_C1_SD_CA_0 </td><td> BANK_GDDR6_E3 </td><td> N10 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_ca[1] </td><td> OUT </td><td> GDDR6_W3_C1_SD_CA_1 </td><td> GDDR6_E3_C1_SD_CA_1 </td><td> BANK_GDDR6_E3 </td><td> L8 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_ca[2] </td><td> OUT </td><td> GDDR6_W3_C1_SD_CA_2 </td><td> GDDR6_E3_C1_SD_CA_2 </td><td> BANK_GDDR6_E3 </td><td> N12 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_ca[3] </td><td> OUT </td><td> GDDR6_W3_C1_SD_CA_3 </td><td> GDDR6_E3_C1_SD_CA_3 </td><td> BANK_GDDR6_E3 </td><td> K10 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_ca[4] </td><td> OUT </td><td> GDDR6_W3_C1_SD_CA_4 </td><td> GDDR6_E3_C1_SD_CA_4 </td><td> BANK_GDDR6_E3 </td><td> M12 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_ca[5] </td><td> OUT </td><td> GDDR6_W3_C1_SD_CA_5 </td><td> GDDR6_E3_C1_SD_CA_5 </td><td> BANK_GDDR6_E3 </td><td> M9 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_ca[6] </td><td> OUT </td><td> GDDR6_W3_C1_SD_CA_6 </td><td> GDDR6_E3_C1_SD_CA_6 </td><td> BANK_GDDR6_E3 </td><td> K8 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_ca[7] </td><td> OUT </td><td> GDDR6_W3_C1_SD_CA_7 </td><td> GDDR6_E3_C1_SD_CA_7 </td><td> BANK_GDDR6_E3 </td><td> L11 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_ca[8] </td><td> OUT </td><td> GDDR6_W3_C1_SD_CA_8 </td><td> GDDR6_E3_C1_SD_CA_8 </td><td> BANK_GDDR6_E3 </td><td> M11 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_ca[9] </td><td> OUT </td><td> GDDR6_W3_C1_SD_CA_9 </td><td> GDDR6_E3_C1_SD_CA_9 </td><td> BANK_GDDR6_E3 </td><td> N11 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_cabi_n </td><td> OUT </td><td> GDDR6_W3_C1_SD_CABI_N </td><td> GDDR6_E3_C1_SD_CABI_N </td><td> BANK_GDDR6_E3 </td><td> M13 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_cke_n </td><td> OUT </td><td> GDDR6_W3_C1_SD_CKE_N </td><td> GDDR6_E3_C1_SD_CKE_N </td><td> BANK_GDDR6_E3 </td><td> L12 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_dbi_n[0] </td><td> INOUT </td><td> GDDR6_W3_C1_SD_DBI_N_0 </td><td> GDDR6_E3_C1_SD_DBI_N_0 </td><td> BANK_GDDR6_E3 </td><td> T8 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_dbi_n[1] </td><td> INOUT </td><td> GDDR6_W3_C1_SD_DBI_N_1 </td><td> GDDR6_E3_C1_SD_DBI_N_1 </td><td> BANK_GDDR6_E3 </td><td> H3 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_dq[0] </td><td> INOUT </td><td> GDDR6_W3_C1_SD_DQ_0 </td><td> GDDR6_E3_C1_SD_DQ_0 </td><td> BANK_GDDR6_E3 </td><td> T12 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_dq[1] </td><td> INOUT </td><td> GDDR6_W3_C1_SD_DQ_1 </td><td> GDDR6_E3_C1_SD_DQ_1 </td><td> BANK_GDDR6_E3 </td><td> U13 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_dq[2] </td><td> INOUT </td><td> GDDR6_W3_C1_SD_DQ_2 </td><td> GDDR6_E3_C1_SD_DQ_2 </td><td> BANK_GDDR6_E3 </td><td> R7 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_dq[3] </td><td> INOUT </td><td> GDDR6_W3_C1_SD_DQ_3 </td><td> GDDR6_E3_C1_SD_DQ_3 </td><td> BANK_GDDR6_E3 </td><td> P12 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_dq[4] </td><td> INOUT </td><td> GDDR6_W3_C1_SD_DQ_4 </td><td> GDDR6_E3_C1_SD_DQ_4 </td><td> BANK_GDDR6_E3 </td><td> P10 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_dq[5] </td><td> INOUT </td><td> GDDR6_W3_C1_SD_DQ_5 </td><td> GDDR6_E3_C1_SD_DQ_5 </td><td> BANK_GDDR6_E3 </td><td> U11 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_dq[6] </td><td> INOUT </td><td> GDDR6_W3_C1_SD_DQ_6 </td><td> GDDR6_E3_C1_SD_DQ_6 </td><td> BANK_GDDR6_E3 </td><td> R9 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_dq[7] </td><td> INOUT </td><td> GDDR6_W3_C1_SD_DQ_7 </td><td> GDDR6_E3_C1_SD_DQ_7 </td><td> BANK_GDDR6_E3 </td><td> P8 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_dq[8] </td><td> INOUT </td><td> GDDR6_W3_C1_SD_DQ_8 </td><td> GDDR6_E3_C1_SD_DQ_8 </td><td> BANK_GDDR6_E3 </td><td> H5 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_dq[9] </td><td> INOUT </td><td> GDDR6_W3_C1_SD_DQ_9 </td><td> GDDR6_E3_C1_SD_DQ_9 </td><td> BANK_GDDR6_E3 </td><td> G6 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_dq[10] </td><td> INOUT </td><td> GDDR6_W3_C1_SD_DQ_10 </td><td> GDDR6_E3_C1_SD_DQ_10 </td><td> BANK_GDDR6_E3 </td><td> K5 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_dq[11] </td><td> INOUT </td><td> GDDR6_W3_C1_SD_DQ_11 </td><td> GDDR6_E3_C1_SD_DQ_11 </td><td> BANK_GDDR6_E3 </td><td> H7 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_dq[12] </td><td> INOUT </td><td> GDDR6_W3_C1_SD_DQ_12 </td><td> GDDR6_E3_C1_SD_DQ_12 </td><td> BANK_GDDR6_E3 </td><td> K3 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_dq[13] </td><td> INOUT </td><td> GDDR6_W3_C1_SD_DQ_13 </td><td> GDDR6_E3_C1_SD_DQ_13 </td><td> BANK_GDDR6_E3 </td><td> G4 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_dq[14] </td><td> INOUT </td><td> GDDR6_W3_C1_SD_DQ_14 </td><td> GDDR6_E3_C1_SD_DQ_14 </td><td> BANK_GDDR6_E3 </td><td> G2 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_dq[15] </td><td> INOUT </td><td> GDDR6_W3_C1_SD_DQ_15 </td><td> GDDR6_E3_C1_SD_DQ_15 </td><td> BANK_GDDR6_E3 </td><td> L6 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_edc[0] </td><td> IN </td><td> GDDR6_W3_C1_SD_EDC_0 </td><td> GDDR6_E3_C1_SD_EDC_0 </td><td> BANK_GDDR6_E3 </td><td> R11 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_edc[1] </td><td> IN </td><td> GDDR6_W3_C1_SD_EDC_1 </td><td> GDDR6_E3_C1_SD_EDC_1 </td><td> BANK_GDDR6_E3 </td><td> J6 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_wck_n[0] </td><td> OUT </td><td> GDDR6_W3_C1_SD_WCK_N_0 </td><td> GDDR6_E3_C1_SD_WCK_N_0 </td><td> BANK_GDDR6_E3 </td><td> P13 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_wck_n[1] </td><td> OUT </td><td> GDDR6_W3_C1_SD_WCK_N_1 </td><td> GDDR6_E3_C1_SD_WCK_N_1 </td><td> BANK_GDDR6_E3 </td><td> J1 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_wck_p[0] </td><td> OUT </td><td> GDDR6_W3_C1_SD_WCK_P_0 </td><td> GDDR6_E3_C1_SD_WCK_P_0 </td><td> BANK_GDDR6_E3 </td><td> R13 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_c1_sd_wck_p[1] </td><td> OUT </td><td> GDDR6_W3_C1_SD_WCK_P_1 </td><td> GDDR6_E3_C1_SD_WCK_P_1 </td><td> BANK_GDDR6_E3 </td><td> H1 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_sd_clk_n </td><td> OUT </td><td> GDDR6_W3_SD_CLK_N </td><td> GDDR6_E3_SD_CLK_N </td><td> BANK_GDDR6_E3 </td><td> L2 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> N </td><td> Yes </td><td> No </td><td> No </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_sd_clk_p </td><td> OUT </td><td> GDDR6_W3_SD_CLK_P </td><td> GDDR6_E3_SD_CLK_P </td><td> BANK_GDDR6_E3 </td><td> L1 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> P </td><td> Yes </td><td> No </td><td> No </td><td> No </td><td> No </td></tr>
<tr><td> gddr6_7_sd_reset_n </td><td> OUT </td><td> GDDR6_W3_SD_RESET_N </td><td> GDDR6_E3_SD_RESET_N </td><td> BANK_GDDR6_E3 </td><td> T3 </td><td> u_gddr6_sdram_sys_top_e3 </td><td> -- </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> irq_to_avr_pad </td><td> OUT </td><td> GPIO_S0_BYTE0_BIT_9 </td><td> GPIO_S0_BYTE0_BIT_9 </td><td> BANK_GPIO_S0_BYTE0 </td><td> BL13 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_9__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> led_l_pad[0] </td><td> OUT </td><td> GPIO_N0_BYTE2_BIT_0 </td><td> GPIO_N0_BYTE2_BIT_0 </td><td> BANK_GPIO_N0_BYTE2 </td><td> AP17 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_2__u_gpio_phy_iob.gen_data_pad_0__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> led_l_pad[1] </td><td> OUT </td><td> GPIO_N0_BYTE2_BIT_1 </td><td> GPIO_N0_BYTE2_BIT_1 </td><td> BANK_GPIO_N0_BYTE2 </td><td> AR17 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_2__u_gpio_phy_iob.gen_data_pad_1__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> led_l_pad[2] </td><td> OUT </td><td> GPIO_N0_BYTE2_BIT_2 </td><td> GPIO_N0_BYTE2_BIT_2 </td><td> BANK_GPIO_N0_BYTE2 </td><td> AT17 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_2__u_gpio_phy_iob.gen_data_pad_2__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> led_l_pad[3] </td><td> OUT </td><td> GPIO_N0_BYTE2_BIT_3 </td><td> GPIO_N0_BYTE2_BIT_3 </td><td> BANK_GPIO_N0_BYTE2 </td><td> AV18 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_2__u_gpio_phy_iob.gen_data_pad_3__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> led_l_pad[4] </td><td> OUT </td><td> GPIO_N0_BYTE1_BIT_10 </td><td> GPIO_N0_BYTE1_BIT_10 </td><td> BANK_GPIO_N0_BYTE1 </td><td> AN16 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_aux_pad_10__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> led_l_pad[5] </td><td> OUT </td><td> GPIO_N0_BYTE1_BIT_11 </td><td> GPIO_N0_BYTE1_BIT_11 </td><td> BANK_GPIO_N0_BYTE1 </td><td> AR16 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_aux_pad_11__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> led_l_pad[6] </td><td> OUT </td><td> GPIO_N0_BYTE2_BIT_6 </td><td> GPIO_N0_BYTE2_BIT_6 </td><td> BANK_GPIO_N0_BYTE2 </td><td> AR19 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_2__u_gpio_phy_iob.gen_data_pad_6__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> led_l_pad[7] </td><td> OUT </td><td> GPIO_N0_BYTE2_BIT_7 </td><td> GPIO_N0_BYTE2_BIT_7 </td><td> BANK_GPIO_N0_BYTE2 </td><td> AT20 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_2__u_gpio_phy_iob.gen_data_pad_7__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> led_oe_l_pad </td><td> OUT </td><td> GPIO_N0_BYTE0_BIT_11 </td><td> GPIO_N0_BYTE0_BIT_11 </td><td> BANK_GPIO_N0_BYTE0 </td><td> AE17 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_aux_pad_11__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_refclk_n </td><td> IN </td><td> SRDS_N1_REFCLK_N </td><td> SRDS_N5_REFCLK_N </td><td> BANK_SRDS_N5 </td><td> G16 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u1_serdes_4lane_top.inst_mss_4lane.uafe_top </td><td> N </td><td> Yes </td><td> No </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> pci_express_x16_refclk_p </td><td> IN </td><td> SRDS_N1_REFCLK_P </td><td> SRDS_N5_REFCLK_P </td><td> BANK_SRDS_N5 </td><td> G15 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u1_serdes_4lane_top.inst_mss_4lane.uafe_top </td><td> P </td><td> Yes </td><td> No </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_n[0] </td><td> IN </td><td> SRDS_N0_RX_N0 </td><td> SRDS_N4_RX_N0 </td><td> BANK_SRDS_N4 </td><td> D2 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_n[1] </td><td> IN </td><td> SRDS_N0_RX_N1 </td><td> SRDS_N4_RX_N1 </td><td> BANK_SRDS_N4 </td><td> D4 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_n[2] </td><td> IN </td><td> SRDS_N0_RX_N2 </td><td> SRDS_N4_RX_N2 </td><td> BANK_SRDS_N4 </td><td> D6 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_n[3] </td><td> IN </td><td> SRDS_N0_RX_N3 </td><td> SRDS_N4_RX_N3 </td><td> BANK_SRDS_N4 </td><td> D8 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_n[4] </td><td> IN </td><td> SRDS_N1_RX_N0 </td><td> SRDS_N5_RX_N0 </td><td> BANK_SRDS_N5 </td><td> D10 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_n[5] </td><td> IN </td><td> SRDS_N1_RX_N1 </td><td> SRDS_N5_RX_N1 </td><td> BANK_SRDS_N5 </td><td> D12 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_n[6] </td><td> IN </td><td> SRDS_N1_RX_N2 </td><td> SRDS_N5_RX_N2 </td><td> BANK_SRDS_N5 </td><td> D14 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_n[7] </td><td> IN </td><td> SRDS_N1_RX_N3 </td><td> SRDS_N5_RX_N3 </td><td> BANK_SRDS_N5 </td><td> D16 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_n[8] </td><td> IN </td><td> SRDS_N2_RX_N0 </td><td> SRDS_N6_RX_N0 </td><td> BANK_SRDS_N6 </td><td> G18 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u2_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_n[9] </td><td> IN </td><td> SRDS_N2_RX_N1 </td><td> SRDS_N6_RX_N1 </td><td> BANK_SRDS_N6 </td><td> K18 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u2_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_n[10] </td><td> IN </td><td> SRDS_N2_RX_N2 </td><td> SRDS_N6_RX_N2 </td><td> BANK_SRDS_N6 </td><td> G20 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u2_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_n[11] </td><td> IN </td><td> SRDS_N2_RX_N3 </td><td> SRDS_N6_RX_N3 </td><td> BANK_SRDS_N6 </td><td> K20 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u2_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_n[12] </td><td> IN </td><td> SRDS_N3_RX_N0 </td><td> SRDS_N7_RX_N0 </td><td> BANK_SRDS_N7 </td><td> G22 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u3_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_n[13] </td><td> IN </td><td> SRDS_N3_RX_N1 </td><td> SRDS_N7_RX_N1 </td><td> BANK_SRDS_N7 </td><td> K22 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u3_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_n[14] </td><td> IN </td><td> SRDS_N3_RX_N2 </td><td> SRDS_N7_RX_N2 </td><td> BANK_SRDS_N7 </td><td> G24 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u3_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_n[15] </td><td> IN </td><td> SRDS_N3_RX_N3 </td><td> SRDS_N7_RX_N3 </td><td> BANK_SRDS_N7 </td><td> K24 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u3_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_p[0] </td><td> IN </td><td> SRDS_N0_RX_P0 </td><td> SRDS_N4_RX_P0 </td><td> BANK_SRDS_N4 </td><td> E2 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_p[1] </td><td> IN </td><td> SRDS_N0_RX_P1 </td><td> SRDS_N4_RX_P1 </td><td> BANK_SRDS_N4 </td><td> E4 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_p[2] </td><td> IN </td><td> SRDS_N0_RX_P2 </td><td> SRDS_N4_RX_P2 </td><td> BANK_SRDS_N4 </td><td> E6 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_p[3] </td><td> IN </td><td> SRDS_N0_RX_P3 </td><td> SRDS_N4_RX_P3 </td><td> BANK_SRDS_N4 </td><td> E8 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_p[4] </td><td> IN </td><td> SRDS_N1_RX_P0 </td><td> SRDS_N5_RX_P0 </td><td> BANK_SRDS_N5 </td><td> E10 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_p[5] </td><td> IN </td><td> SRDS_N1_RX_P1 </td><td> SRDS_N5_RX_P1 </td><td> BANK_SRDS_N5 </td><td> E12 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_p[6] </td><td> IN </td><td> SRDS_N1_RX_P2 </td><td> SRDS_N5_RX_P2 </td><td> BANK_SRDS_N5 </td><td> E14 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_p[7] </td><td> IN </td><td> SRDS_N1_RX_P3 </td><td> SRDS_N5_RX_P3 </td><td> BANK_SRDS_N5 </td><td> E16 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_p[8] </td><td> IN </td><td> SRDS_N2_RX_P0 </td><td> SRDS_N6_RX_P0 </td><td> BANK_SRDS_N6 </td><td> H18 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u2_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_p[9] </td><td> IN </td><td> SRDS_N2_RX_P1 </td><td> SRDS_N6_RX_P1 </td><td> BANK_SRDS_N6 </td><td> L18 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u2_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_p[10] </td><td> IN </td><td> SRDS_N2_RX_P2 </td><td> SRDS_N6_RX_P2 </td><td> BANK_SRDS_N6 </td><td> H20 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u2_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_p[11] </td><td> IN </td><td> SRDS_N2_RX_P3 </td><td> SRDS_N6_RX_P3 </td><td> BANK_SRDS_N6 </td><td> L20 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u2_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_p[12] </td><td> IN </td><td> SRDS_N3_RX_P0 </td><td> SRDS_N7_RX_P0 </td><td> BANK_SRDS_N7 </td><td> H22 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u3_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_p[13] </td><td> IN </td><td> SRDS_N3_RX_P1 </td><td> SRDS_N7_RX_P1 </td><td> BANK_SRDS_N7 </td><td> L22 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u3_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_p[14] </td><td> IN </td><td> SRDS_N3_RX_P2 </td><td> SRDS_N7_RX_P2 </td><td> BANK_SRDS_N7 </td><td> H24 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u3_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_rx_p[15] </td><td> IN </td><td> SRDS_N3_RX_P3 </td><td> SRDS_N7_RX_P3 </td><td> BANK_SRDS_N7 </td><td> L24 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u3_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_n[0] </td><td> OUT </td><td> SRDS_N0_TX_N0 </td><td> SRDS_N4_TX_N0 </td><td> BANK_SRDS_N4 </td><td> A2 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_n[1] </td><td> OUT </td><td> SRDS_N0_TX_N1 </td><td> SRDS_N4_TX_N1 </td><td> BANK_SRDS_N4 </td><td> A4 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_n[2] </td><td> OUT </td><td> SRDS_N0_TX_N2 </td><td> SRDS_N4_TX_N2 </td><td> BANK_SRDS_N4 </td><td> A6 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_n[3] </td><td> OUT </td><td> SRDS_N0_TX_N3 </td><td> SRDS_N4_TX_N3 </td><td> BANK_SRDS_N4 </td><td> A8 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_n[4] </td><td> OUT </td><td> SRDS_N1_TX_N0 </td><td> SRDS_N5_TX_N0 </td><td> BANK_SRDS_N5 </td><td> A10 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_n[5] </td><td> OUT </td><td> SRDS_N1_TX_N1 </td><td> SRDS_N5_TX_N1 </td><td> BANK_SRDS_N5 </td><td> A12 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_n[6] </td><td> OUT </td><td> SRDS_N1_TX_N2 </td><td> SRDS_N5_TX_N2 </td><td> BANK_SRDS_N5 </td><td> A14 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_n[7] </td><td> OUT </td><td> SRDS_N1_TX_N3 </td><td> SRDS_N5_TX_N3 </td><td> BANK_SRDS_N5 </td><td> A16 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_n[8] </td><td> OUT </td><td> SRDS_N2_TX_N0 </td><td> SRDS_N6_TX_N0 </td><td> BANK_SRDS_N6 </td><td> A18 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u2_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_n[9] </td><td> OUT </td><td> SRDS_N2_TX_N1 </td><td> SRDS_N6_TX_N1 </td><td> BANK_SRDS_N6 </td><td> D18 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u2_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_n[10] </td><td> OUT </td><td> SRDS_N2_TX_N2 </td><td> SRDS_N6_TX_N2 </td><td> BANK_SRDS_N6 </td><td> A20 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u2_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_n[11] </td><td> OUT </td><td> SRDS_N2_TX_N3 </td><td> SRDS_N6_TX_N3 </td><td> BANK_SRDS_N6 </td><td> D20 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u2_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_n[12] </td><td> OUT </td><td> SRDS_N3_TX_N0 </td><td> SRDS_N7_TX_N0 </td><td> BANK_SRDS_N7 </td><td> A22 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u3_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_n[13] </td><td> OUT </td><td> SRDS_N3_TX_N1 </td><td> SRDS_N7_TX_N1 </td><td> BANK_SRDS_N7 </td><td> D22 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u3_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_n[14] </td><td> OUT </td><td> SRDS_N3_TX_N2 </td><td> SRDS_N7_TX_N2 </td><td> BANK_SRDS_N7 </td><td> A24 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u3_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_n[15] </td><td> OUT </td><td> SRDS_N3_TX_N3 </td><td> SRDS_N7_TX_N3 </td><td> BANK_SRDS_N7 </td><td> D24 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u3_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_p[0] </td><td> OUT </td><td> SRDS_N0_TX_P0 </td><td> SRDS_N4_TX_P0 </td><td> BANK_SRDS_N4 </td><td> B2 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_p[1] </td><td> OUT </td><td> SRDS_N0_TX_P1 </td><td> SRDS_N4_TX_P1 </td><td> BANK_SRDS_N4 </td><td> B4 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_p[2] </td><td> OUT </td><td> SRDS_N0_TX_P2 </td><td> SRDS_N4_TX_P2 </td><td> BANK_SRDS_N4 </td><td> B6 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_p[3] </td><td> OUT </td><td> SRDS_N0_TX_P3 </td><td> SRDS_N4_TX_P3 </td><td> BANK_SRDS_N4 </td><td> B8 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_p[4] </td><td> OUT </td><td> SRDS_N1_TX_P0 </td><td> SRDS_N5_TX_P0 </td><td> BANK_SRDS_N5 </td><td> B10 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_p[5] </td><td> OUT </td><td> SRDS_N1_TX_P1 </td><td> SRDS_N5_TX_P1 </td><td> BANK_SRDS_N5 </td><td> B12 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_p[6] </td><td> OUT </td><td> SRDS_N1_TX_P2 </td><td> SRDS_N5_TX_P2 </td><td> BANK_SRDS_N5 </td><td> B14 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_p[7] </td><td> OUT </td><td> SRDS_N1_TX_P3 </td><td> SRDS_N5_TX_P3 </td><td> BANK_SRDS_N5 </td><td> B16 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_p[8] </td><td> OUT </td><td> SRDS_N2_TX_P0 </td><td> SRDS_N6_TX_P0 </td><td> BANK_SRDS_N6 </td><td> B18 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u2_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_p[9] </td><td> OUT </td><td> SRDS_N2_TX_P1 </td><td> SRDS_N6_TX_P1 </td><td> BANK_SRDS_N6 </td><td> E18 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u2_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_p[10] </td><td> OUT </td><td> SRDS_N2_TX_P2 </td><td> SRDS_N6_TX_P2 </td><td> BANK_SRDS_N6 </td><td> B20 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u2_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_p[11] </td><td> OUT </td><td> SRDS_N2_TX_P3 </td><td> SRDS_N6_TX_P3 </td><td> BANK_SRDS_N6 </td><td> E20 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u2_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_p[12] </td><td> OUT </td><td> SRDS_N3_TX_P0 </td><td> SRDS_N7_TX_P0 </td><td> BANK_SRDS_N7 </td><td> B22 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u3_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_p[13] </td><td> OUT </td><td> SRDS_N3_TX_P1 </td><td> SRDS_N7_TX_P1 </td><td> BANK_SRDS_N7 </td><td> E22 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u3_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_p[14] </td><td> OUT </td><td> SRDS_N3_TX_P2 </td><td> SRDS_N7_TX_P2 </td><td> BANK_SRDS_N7 </td><td> B24 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u3_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pci_express_x16_tx_p[15] </td><td> OUT </td><td> SRDS_N3_TX_P3 </td><td> SRDS_N7_TX_P3 </td><td> BANK_SRDS_N7 </td><td> E24 </td><td> u_pciex16_g5_sys_top_u0.serdes_16lane_top_instance.u3_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pcie_perst_l_pad </td><td> IN </td><td> CLKIO_NW_REFIO_P_0 </td><td> CLKIO_NE_REFIO_P_0 </td><td> BANK_CLKIO_NE </td><td> N16 </td><td> u_glb_clk_rst_gen_top_ne.u_glb_clk_rst_io_phy.u_refio_U0.CLKIO_NE_REFIO_P_0 </td><td> P </td><td> Yes </td><td> Yes </td><td> No </td><td> No </td><td> Yes </td></tr>
<tr><td> qsfp_int_fpga_l_pad </td><td> IN </td><td> GPIO_S0_BYTE0_BIT_11 </td><td> GPIO_S0_BYTE0_BIT_11 </td><td> BANK_GPIO_S0_BYTE0 </td><td> BL15 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_aux_pad_11__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> recov_clk_0_pad </td><td> OUT </td><td> GPIO_S0_BYTE0_BIT_10 </td><td> GPIO_S0_BYTE0_BIT_10 </td><td> BANK_GPIO_S0_BYTE0 </td><td> BL14 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_aux_pad_10__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> recov_clk_1_pad </td><td> OUT </td><td> GPIO_S0_BYTE2_BIT_1 </td><td> GPIO_S0_BYTE2_BIT_1 </td><td> BANK_GPIO_S0_BYTE2 </td><td> AW22 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_2__u_gpio_phy_iob.gen_data_pad_1__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> u1pps_1_dir_pad </td><td> OUT </td><td> GPIO_S0_BYTE1_BIT_3 </td><td> GPIO_S0_BYTE1_BIT_3 </td><td> BANK_GPIO_S0_BYTE1 </td><td> BL42 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_3__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> u1pps_1_pad </td><td> INOUT </td><td> GPIO_S0_BYTE1_BIT_1 </td><td> GPIO_S0_BYTE1_BIT_1 </td><td> BANK_GPIO_S0_BYTE1 </td><td> BL40 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_1__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> u1pps_2_dir_pad </td><td> OUT </td><td> GPIO_S0_BYTE1_BIT_6 </td><td> GPIO_S0_BYTE1_BIT_6 </td><td> BANK_GPIO_S0_BYTE1 </td><td> BK44 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_6__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> u1pps_2_pad </td><td> INOUT </td><td> GPIO_S0_BYTE1_BIT_2 </td><td> GPIO_S0_BYTE1_BIT_2 </td><td> BANK_GPIO_S0_BYTE1 </td><td> BL41 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_2__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> u1pps_en_l_pad </td><td> OUT </td><td> GPIO_S0_BYTE1_BIT_7 </td><td> GPIO_S0_BYTE1_BIT_7 </td><td> BANK_GPIO_S0_BYTE1 </td><td> BL45 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_7__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> u1pps_in_pad </td><td> IN </td><td> GPIO_S0_BYTE1_BIT_0 </td><td> GPIO_S0_BYTE1_BIT_0 </td><td> BANK_GPIO_S0_BYTE1 </td><td> BL39 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_0__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
</table>
</body></html>
