================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Fri Apr 04 19:20:06 PDT 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         build
    * Solution:        FFT_250MHz (Vivado IP Flow Target)
    * Product family:  versalpremium
    * Target device:   xcvp1802-lsvc4072-3HP-e-S


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  4 ns
    * C-Synthesis target clock:    4 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              500
FF:               855
DSP:              8
BRAM:             10
URAM:             0
SRL:              21


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 4.000       |
| Post-Synthesis | 3.354       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+----------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                     | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                     | 500 | 855 | 8   | 10   |      |     |        |      |         |          |        |
|   (inst)                                                 | 3   | 19  |     |      |      |     |        |      |         |          |        |
|   FFT_TOP_complex_float_complex_float_data_0_0_U         |     |     |     | 2    |      |     |        |      |         |          |        |
|   FFT_TOP_complex_float_complex_float_data_0_1_U         | 32  |     |     | 2    |      |     |        |      |         |          |        |
|   FFT_TOP_complex_float_complex_float_data_1_0_U         |     |     |     | 2    |      |     |        |      |         |          |        |
|   FFT_TOP_complex_float_complex_float_data_1_1_U         | 33  |     |     | 2    |      |     |        |      |         |          |        |
|   grp_FFT_TOP_Pipeline_PostP_Fwd_loop_fu_117             | 27  | 22  |     |      |      |     |        |      |         |          |        |
|     (grp_FFT_TOP_Pipeline_PostP_Fwd_loop_fu_117)         |     | 20  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U             | 27  | 2   |     |      |      |     |        |      |         |          |        |
|   grp_FFT_TOP_Pipeline_PreP_Fwd_loop_fu_72               | 26  | 22  |     |      |      |     |        |      |         |          |        |
|     (grp_FFT_TOP_Pipeline_PreP_Fwd_loop_fu_72)           | 9   | 20  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U             | 17  | 2   |     |      |      |     |        |      |         |          |        |
|   grp_FFT_TOP_Pipeline_Rev_Bit_loop_fu_82                | 18  | 42  |     |      |      |     |        |      |         |          |        |
|     (grp_FFT_TOP_Pipeline_Rev_Bit_loop_fu_82)            | 1   | 31  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U             | 17  | 2   |     |      |      |     |        |      |         |          |        |
|     revIdxTab_U                                          |     | 9   |     |      |      |     |        |      |         |          |        |
|   grp_FFT_stage_temporal_fu_96                           | 361 | 750 | 8   | 2    |      |     |        |      |         |          |        |
|     (grp_FFT_stage_temporal_fu_96)                       | 58  | 132 |     |      |      |     |        |      |         |          |        |
|     grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88      | 301 | 618 | 8   |      |      |     |        |      |         |          |        |
|       (grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88)  | 254 | 616 |     |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_1_primitive_dsp_1_U10            |     |     | 1   |      |      |     |        |      |         |          |        |
|       fadd_32ns_32ns_32_1_primitive_dsp_1_U9             |     |     | 1   |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U           | 47  | 2   |     |      |      |     |        |      |         |          |        |
|       fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U15 |     |     | 1   |      |      |     |        |      |         |          |        |
|       fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U16 |     |     | 1   |      |      |     |        |      |         |          |        |
|       fmul_32ns_32ns_32_1_primitive_dsp_1_U13            |     |     | 1   |      |      |     |        |      |         |          |        |
|       fmul_32ns_32ns_32_1_primitive_dsp_1_U14            |     |     | 1   |      |      |     |        |      |         |          |        |
|       fsub_32ns_32ns_32_1_primitive_dsp_1_U11            |     |     | 1   |      |      |     |        |      |         |          |        |
|       fsub_32ns_32ns_32_1_primitive_dsp_1_U12            |     |     | 1   |      |      |     |        |      |         |          |        |
|     twiddles_1_U                                         |     |     |     | 1    |      |     |        |      |         |          |        |
|     twiddles_U                                           | 2   |     |     | 1    |      |     |        |      |         |          |        |
+----------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.01%  | OK     |
| FD                                                        | 50%       | 0.01%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.01%  | OK     |
| LOOKAHEAD8                                                | 25%       | 0.01%  | OK     |
| DSP                                                       | 80%       | 0.06%  | OK     |
| RAMB                                                      | 80%       | 0.10%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.08%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 63017     | 18     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0.98   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.250ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.177ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                 | ENDPOINT PIN                                                                                          | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                |                                                                                                       |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 0.646 | grp_FFT_stage_temporal_fu_96/twiddles_load_reg_248_reg[22]/C   | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_12_reg_535_reg[23]/D |            8 |          2 |          3.025 |          2.551 |        0.474 |
| Path2 | 0.646 | grp_FFT_stage_temporal_fu_96/twiddles_1_load_reg_243_reg[22]/C | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_reg_530_reg[23]/D    |            8 |          2 |          3.025 |          2.551 |        0.474 |
| Path3 | 0.648 | grp_FFT_stage_temporal_fu_96/twiddles_load_reg_248_reg[22]/C   | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_12_reg_535_reg[25]/D |            8 |          2 |          3.023 |          2.551 |        0.472 |
| Path4 | 0.648 | grp_FFT_stage_temporal_fu_96/twiddles_1_load_reg_243_reg[22]/C | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_reg_530_reg[25]/D    |            8 |          2 |          3.023 |          2.551 |        0.472 |
| Path5 | 0.649 | grp_FFT_stage_temporal_fu_96/twiddles_load_reg_248_reg[22]/C   | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_12_reg_535_reg[16]/D |            8 |          2 |          3.022 |          2.551 |        0.471 |
+-------+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                                         | Primitive Type         |
    +-----------------------------------------------------------------------------------------------------+------------------------+
    | grp_FFT_stage_temporal_fu_96/twiddles_load_reg_248_reg[22]                                          | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST                                                      | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST                                                        | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_12_reg_535_reg[23] | REGISTER.SDR.FDRE      |
    | grp_FFT_stage_temporal_fu_96/twiddles_1_load_reg_243_reg[22]                                        | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST                                                      | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST                                                        | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_reg_530_reg[23]    | REGISTER.SDR.FDRE      |
    | grp_FFT_stage_temporal_fu_96/twiddles_load_reg_248_reg[22]                                          | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST                                                      | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST                                                        | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_12_reg_535_reg[25] | REGISTER.SDR.FDRE      |
    | grp_FFT_stage_temporal_fu_96/twiddles_1_load_reg_243_reg[22]                                        | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST                                                      | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST                                                        | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_reg_530_reg[25]    | REGISTER.SDR.FDRE      |
    | grp_FFT_stage_temporal_fu_96/twiddles_load_reg_248_reg[22]                                          | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST                                                      | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST                                                        | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_12_reg_535_reg[16] | REGISTER.SDR.FDRE      |
    +-----------------------------------------------------------------------------------------------------+------------------------+

    +-----------------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                                         | Primitive Type         |
    +-----------------------------------------------------------------------------------------------------+------------------------+
    | grp_FFT_stage_temporal_fu_96/twiddles_load_reg_248_reg[22]                                          | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST                                                      | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST                                                        | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_12_reg_535_reg[23] | REGISTER.SDR.FDRE      |
    | grp_FFT_stage_temporal_fu_96/twiddles_1_load_reg_243_reg[22]                                        | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST                                                      | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST                                                        | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_reg_530_reg[23]    | REGISTER.SDR.FDRE      |
    | grp_FFT_stage_temporal_fu_96/twiddles_load_reg_248_reg[22]                                          | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST                                                      | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST                                                        | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_12_reg_535_reg[25] | REGISTER.SDR.FDRE      |
    | grp_FFT_stage_temporal_fu_96/twiddles_1_load_reg_243_reg[22]                                        | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST                                                      | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST                                                        | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_reg_530_reg[25]    | REGISTER.SDR.FDRE      |
    | grp_FFT_stage_temporal_fu_96/twiddles_load_reg_248_reg[22]                                          | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST                                                      | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST                                                        | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_12_reg_535_reg[16] | REGISTER.SDR.FDRE      |
    +-----------------------------------------------------------------------------------------------------+------------------------+

    +-----------------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                                         | Primitive Type         |
    +-----------------------------------------------------------------------------------------------------+------------------------+
    | grp_FFT_stage_temporal_fu_96/twiddles_load_reg_248_reg[22]                                          | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST                                                      | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST                                                        | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_12_reg_535_reg[23] | REGISTER.SDR.FDRE      |
    | grp_FFT_stage_temporal_fu_96/twiddles_1_load_reg_243_reg[22]                                        | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST                                                      | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST                                                        | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_reg_530_reg[23]    | REGISTER.SDR.FDRE      |
    | grp_FFT_stage_temporal_fu_96/twiddles_load_reg_248_reg[22]                                          | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST                                                      | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST                                                        | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_12_reg_535_reg[25] | REGISTER.SDR.FDRE      |
    | grp_FFT_stage_temporal_fu_96/twiddles_1_load_reg_243_reg[22]                                        | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST                                                      | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST                                                        | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_reg_530_reg[25]    | REGISTER.SDR.FDRE      |
    | grp_FFT_stage_temporal_fu_96/twiddles_load_reg_248_reg[22]                                          | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST                                                      | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST                                                        | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_12_reg_535_reg[16] | REGISTER.SDR.FDRE      |
    +-----------------------------------------------------------------------------------------------------+------------------------+

    +-----------------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                                         | Primitive Type         |
    +-----------------------------------------------------------------------------------------------------+------------------------+
    | grp_FFT_stage_temporal_fu_96/twiddles_load_reg_248_reg[22]                                          | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST                                                      | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST                                                        | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_12_reg_535_reg[23] | REGISTER.SDR.FDRE      |
    | grp_FFT_stage_temporal_fu_96/twiddles_1_load_reg_243_reg[22]                                        | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST                                                      | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST                                                        | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_reg_530_reg[23]    | REGISTER.SDR.FDRE      |
    | grp_FFT_stage_temporal_fu_96/twiddles_load_reg_248_reg[22]                                          | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST                                                      | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST                                                        | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_12_reg_535_reg[25] | REGISTER.SDR.FDRE      |
    | grp_FFT_stage_temporal_fu_96/twiddles_1_load_reg_243_reg[22]                                        | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST                                                      | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST                                                        | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_reg_530_reg[25]    | REGISTER.SDR.FDRE      |
    | grp_FFT_stage_temporal_fu_96/twiddles_load_reg_248_reg[22]                                          | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST                                                      | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST                                                        | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_12_reg_535_reg[16] | REGISTER.SDR.FDRE      |
    +-----------------------------------------------------------------------------------------------------+------------------------+

    +-----------------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                                         | Primitive Type         |
    +-----------------------------------------------------------------------------------------------------+------------------------+
    | grp_FFT_stage_temporal_fu_96/twiddles_load_reg_248_reg[22]                                          | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST                                                      | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST                                                        | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_12_reg_535_reg[23] | REGISTER.SDR.FDRE      |
    | grp_FFT_stage_temporal_fu_96/twiddles_1_load_reg_243_reg[22]                                        | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST                                                      | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST                                                        | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_reg_530_reg[23]    | REGISTER.SDR.FDRE      |
    | grp_FFT_stage_temporal_fu_96/twiddles_load_reg_248_reg[22]                                          | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST                                                      | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST                                                        | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_12_reg_535_reg[25] | REGISTER.SDR.FDRE      |
    | grp_FFT_stage_temporal_fu_96/twiddles_1_load_reg_243_reg[22]                                        | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST                                                      | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST                                                        | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_reg_530_reg[25]    | REGISTER.SDR.FDRE      |
    | grp_FFT_stage_temporal_fu_96/twiddles_load_reg_248_reg[22]                                          | REGISTER.SDR.FDRE      |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST                                                      | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST                                                       | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST                                                        | ARITHMETIC.DSP.DSPFP32 |
    | i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST                                                         | ARITHMETIC.DSP.DSPFP32 |
    | grp_FFT_stage_temporal_fu_96/grp_FFT_stage_temporal_Pipeline_Pair_loop_fu_88/p_r_12_reg_535_reg[16] | REGISTER.SDR.FDRE      |
    +-----------------------------------------------------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+----------------------------------------------------------------+
| Report Type              | Report Location                                                |
+--------------------------+----------------------------------------------------------------+
| design_analysis          | impl/verilog/report/FFT_TOP_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/FFT_TOP_failfast_synth.rpt                 |
| power                    | impl/verilog/report/FFT_TOP_power_synth.rpt                    |
| timing                   | impl/verilog/report/FFT_TOP_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/FFT_TOP_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/FFT_TOP_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/FFT_TOP_utilization_hierarchical_synth.rpt |
+--------------------------+----------------------------------------------------------------+


