<div id="pf81" class="pf w0 h0" data-page-no="81"><div class="pc pc81 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg81.png"/><div class="t m0 x9 h8 y9f9 ff1 fs5 fc0 sc0 ls0 ws0">6.2.2.1.1<span class="_ _b"> </span>Reset pin filter</div><div class="t m0 x9 hf y9fa ff3 fs5 fc0 sc0 ls0 ws0">The RESET pin filter supports filtering from both the 1 kHz LPO clock and the bus</div><div class="t m0 x9 hf y9fb ff3 fs5 fc0 sc0 ls0 ws0">clock. The RPFC[RSTFLTSS], RPFC[RSTFLTSRW], and RPFW[RSTFLTSEL] fields</div><div class="t m0 x9 hf y9fc ff3 fs5 fc0 sc0 ls0 ws0">in the reset control (RCM) register set control this functionality; see the RCM chapter.</div><div class="t m0 x9 hf y9fd ff3 fs5 fc0 sc0 ls0 ws0">The filters are asynchronously reset by Chip POR. The reset value for each filter assumes</div><div class="t m0 x9 hf y9fe ff3 fs5 fc0 sc0 ls0 ws0">the RESET pin is negated.</div><div class="t m0 x9 hf y9ff ff3 fs5 fc0 sc0 ls0 ws0">For all stop modes where LPO clock is still active (Stop, VLPS, LLS, VLLS3, and</div><div class="t m0 x9 hf ya00 ff3 fs5 fc0 sc0 ls0 ws0">VLLS1), the only filtering option is the LPO based digital filter. The filtering logic either</div><div class="t m0 x9 hf ya01 ff3 fs5 fc0 sc0 ls0 ws0">switches to bypass operation or has continued filtering operation depending on the</div><div class="t m0 x9 hf ya02 ff3 fs5 fc0 sc0 ls0 ws0">filtering mode selected. When entering VLLS0, the RESET pin filter is disabled and</div><div class="t m0 x9 hf ya03 ff3 fs5 fc0 sc0 ls0">bypassed.</div><div class="t m0 x9 hf ya04 ff3 fs5 fc0 sc0 ls0 ws0">The LPO filter has a fixed filter value of 3. Due to a synchronizer on the input data, there</div><div class="t m0 x9 hf ya05 ff3 fs5 fc0 sc0 ls0 ws0">is also some associated latency (2 cycles). As a result, 5 cycles are required to complete a</div><div class="t m0 x9 hf ya06 ff3 fs5 fc0 sc0 ls0 ws0">transition from low to high or high to low.</div><div class="t m0 x9 h1b ya07 ff1 fsc fc0 sc0 ls0 ws0">6.2.2.2<span class="_ _b"> </span>Low-voltage detect (LVD)</div><div class="t m0 x9 hf ya08 ff3 fs5 fc0 sc0 ls0 ws0">The chip includes a system for managing low voltage conditions to protect memory</div><div class="t m0 x9 hf ya09 ff3 fs5 fc0 sc0 ls0 ws0">contents and control MCU system states during supply voltage variations. The system</div><div class="t m0 x9 hf ya0a ff3 fs5 fc0 sc0 ls0 ws0">consists of a power-on reset (POR) circuit and an LVD circuit with a user-selectable trip</div><div class="t m0 x9 hf ya0b ff3 fs5 fc0 sc0 ls0 ws0">voltage. The LVD system is always enabled in normal run, wait, or stop mode. The LVD</div><div class="t m0 x9 hf ya0c ff3 fs5 fc0 sc0 ls0 ws0">system is disabled when entering VLPx, LLS, or VLLSx modes.</div><div class="t m0 x9 hf ya0d ff3 fs5 fc0 sc0 ls0 ws0">The LVD can be configured to generate a reset upon detection of a low voltage condition</div><div class="t m0 x9 hf ya0e ff3 fs5 fc0 sc0 ls0 ws0">by setting the PMC&apos;s LVDSC1[LVDRE] bit to 1. The low voltage detection threshold is</div><div class="t m0 x9 hf ya0f ff3 fs5 fc0 sc0 ls0 ws0">determined by the PMC&apos;s LVDSC1[LVDV] field. After an LVD reset has occurred, the</div><div class="t m0 x9 hf ya10 ff3 fs5 fc0 sc0 ls0 ws0">LVD system holds the MCU in reset until the supply voltage has risen above the low</div><div class="t m0 x9 hf ya11 ff3 fs5 fc0 sc0 ls0 ws0">voltage detection threshold. The RCM&apos;s SRS0[LVD] bit is set following either an LVD</div><div class="t m0 x9 hf ya12 ff3 fs5 fc0 sc0 ls0 ws0">reset or POR.</div><div class="t m0 x9 h1b ya13 ff1 fsc fc0 sc0 ls0 ws0">6.2.2.3<span class="_ _b"> </span>Computer operating properly (COP) watchdog timer</div><div class="t m0 x9 hf ya14 ff3 fs5 fc0 sc0 ls0 ws0">The computer operating properly (COP) watchdog timer (WDOG) monitors the operation</div><div class="t m0 x9 hf ya15 ff3 fs5 fc0 sc0 ls0 ws0">of the system by expecting periodic communication from the software. This</div><div class="t m0 x9 hf ya16 ff3 fs5 fc0 sc0 ls0 ws0">communication is generally known as servicing (or refreshing) the COP watchdog. If this</div><div class="t m0 x9 hf ya17 ff3 fs5 fc0 sc0 ls0 ws0">periodic refreshing does not occur, the watchdog issues a system reset. The COP reset</div><div class="t m0 x9 hf ya18 ff3 fs5 fc0 sc0 ls0 ws0">causes the RCM&apos;s SRS0[WDOG] bit to set.</div><div class="t m0 x103 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 6 Reset and Boot</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>129</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
