/* Generated by Yosys 0.57+72 (git sha1 fa02d71f6, x86_64-conda-linux-gnu-c++ 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-opensource-eda/conda-opensource-eda/workdir/conda-env/conda-bld/yosys_1757723646908/work=/usr/local/src/conda/yosys-0.57_73_gfa02d71f6 -fdebug-prefix-map=/home/pvc/eda-env/envs/py312=/usr/local/src/conda-prefix -fPIC -O3) */

(* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:160.1-297.10" *)
(* top =  1  *)
(* hdlname = "ring_osc2x13" *)
module ring_osc2x13(reset, enable, dco, ext_trim_0, ext_trim_1, ext_trim_2, ext_trim_3, ext_trim_4, ext_trim_5, ext_trim_6, ext_trim_7, ext_trim_8, ext_trim_9, ext_trim_10, ext_trim_11, ext_trim_12, ext_trim_13, ext_trim_14, ext_trim_15, ext_trim_16, ext_trim_17
, ext_trim_18, ext_trim_19, ext_trim_20, ext_trim_21, ext_trim_22, ext_trim_23, ext_trim_24, ext_trim_25, trim_0, trim_1, trim_2, trim_3, trim_4, trim_5, trim_6, trim_7, trim_8, trim_9, trim_10, trim_11, trim_12
, trim_13, trim_14, trim_15, trim_16, trim_17, trim_18, trim_19, trim_20, trim_21, trim_22, trim_23, trim_24, trim_25, clockp);
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:161.11-161.16" *)
  input reset;
  wire reset;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:162.11-162.17" *)
  input enable;
  wire enable;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:163.11-163.14" *)
  input dco;
  wire dco;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:164.11-164.21" *)
  input ext_trim_0;
  wire ext_trim_0;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:164.29-164.39" *)
  input ext_trim_1;
  wire ext_trim_1;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:164.47-164.57" *)
  input ext_trim_2;
  wire ext_trim_2;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:164.65-164.75" *)
  input ext_trim_3;
  wire ext_trim_3;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:164.83-164.93" *)
  input ext_trim_4;
  wire ext_trim_4;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:165.11-165.21" *)
  input ext_trim_5;
  wire ext_trim_5;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:165.29-165.39" *)
  input ext_trim_6;
  wire ext_trim_6;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:165.47-165.57" *)
  input ext_trim_7;
  wire ext_trim_7;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:165.65-165.75" *)
  input ext_trim_8;
  wire ext_trim_8;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:165.83-165.93" *)
  input ext_trim_9;
  wire ext_trim_9;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:166.11-166.22" *)
  input ext_trim_10;
  wire ext_trim_10;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:166.30-166.41" *)
  input ext_trim_11;
  wire ext_trim_11;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:166.49-166.60" *)
  input ext_trim_12;
  wire ext_trim_12;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:166.68-166.79" *)
  input ext_trim_13;
  wire ext_trim_13;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:166.87-166.98" *)
  input ext_trim_14;
  wire ext_trim_14;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:167.11-167.22" *)
  input ext_trim_15;
  wire ext_trim_15;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:167.30-167.41" *)
  input ext_trim_16;
  wire ext_trim_16;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:167.49-167.60" *)
  input ext_trim_17;
  wire ext_trim_17;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:167.68-167.79" *)
  input ext_trim_18;
  wire ext_trim_18;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:167.87-167.98" *)
  input ext_trim_19;
  wire ext_trim_19;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:168.11-168.22" *)
  input ext_trim_20;
  wire ext_trim_20;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:168.30-168.41" *)
  input ext_trim_21;
  wire ext_trim_21;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:168.49-168.60" *)
  input ext_trim_22;
  wire ext_trim_22;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:168.68-168.79" *)
  input ext_trim_23;
  wire ext_trim_23;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:168.87-168.98" *)
  input ext_trim_24;
  wire ext_trim_24;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:169.11-169.22" *)
  input ext_trim_25;
  wire ext_trim_25;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:170.11-170.17" *)
  input trim_0;
  wire trim_0;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:170.25-170.31" *)
  input trim_1;
  wire trim_1;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:170.39-170.45" *)
  input trim_2;
  wire trim_2;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:170.53-170.59" *)
  input trim_3;
  wire trim_3;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:170.67-170.73" *)
  input trim_4;
  wire trim_4;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:171.11-171.17" *)
  input trim_5;
  wire trim_5;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:171.25-171.31" *)
  input trim_6;
  wire trim_6;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:171.39-171.45" *)
  input trim_7;
  wire trim_7;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:171.53-171.59" *)
  input trim_8;
  wire trim_8;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:171.67-171.73" *)
  input trim_9;
  wire trim_9;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:172.11-172.18" *)
  input trim_10;
  wire trim_10;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:172.26-172.33" *)
  input trim_11;
  wire trim_11;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:172.41-172.48" *)
  input trim_12;
  wire trim_12;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:172.56-172.63" *)
  input trim_13;
  wire trim_13;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:172.71-172.78" *)
  input trim_14;
  wire trim_14;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:173.11-173.18" *)
  input trim_15;
  wire trim_15;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:173.26-173.33" *)
  input trim_16;
  wire trim_16;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:173.41-173.48" *)
  input trim_17;
  wire trim_17;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:173.56-173.63" *)
  input trim_18;
  wire trim_18;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:173.71-173.78" *)
  input trim_19;
  wire trim_19;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:174.11-174.18" *)
  input trim_20;
  wire trim_20;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:174.26-174.33" *)
  input trim_21;
  wire trim_21;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:174.41-174.48" *)
  input trim_22;
  wire trim_22;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:174.56-174.63" *)
  input trim_23;
  wire trim_23;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:174.71-174.78" *)
  input trim_24;
  wire trim_24;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:175.11-175.18" *)
  input trim_25;
  wire trim_25;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:176.18-176.24" *)
  output [1:0] clockp;
  wire [1:0] clockp;
  wire _0_;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:248.16-248.17" *)
  wire \c[0] ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:248.16-248.17" *)
  wire \c[1] ;
  (* hdlname = "dstage[0].id d0" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.10-26.12" *)
  wire \dstage[0].id.d0 ;
  (* hdlname = "dstage[0].id d1" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.14-26.16" *)
  wire \dstage[0].id.d1 ;
  (* hdlname = "dstage[0].id d2" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.18-26.20" *)
  wire \dstage[0].id.d2 ;
  (* hdlname = "dstage[0].id in" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:22.11-22.13" *)
  wire \dstage[0].id.in ;
  (* hdlname = "dstage[0].id out" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:24.12-24.15" *)
  wire \dstage[0].id.out ;
  (* hdlname = "dstage[0].id trim0b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.10-27.16" *)
  wire \dstage[0].id.trim0b ;
  (* hdlname = "dstage[0].id trim1b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.18-27.24" *)
  wire \dstage[0].id.trim1b ;
  (* hdlname = "dstage[0].id ts" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.22-26.24" *)
  wire \dstage[0].id.ts ;
  (* hdlname = "dstage[10].id d0" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.10-26.12" *)
  wire \dstage[10].id.d0 ;
  (* hdlname = "dstage[10].id d1" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.14-26.16" *)
  wire \dstage[10].id.d1 ;
  (* hdlname = "dstage[10].id d2" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.18-26.20" *)
  wire \dstage[10].id.d2 ;
  (* hdlname = "dstage[10].id in" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:22.11-22.13" *)
  wire \dstage[10].id.in ;
  (* hdlname = "dstage[10].id out" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:24.12-24.15" *)
  wire \dstage[10].id.out ;
  (* hdlname = "dstage[10].id trim0b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.10-27.16" *)
  wire \dstage[10].id.trim0b ;
  (* hdlname = "dstage[10].id trim1b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.18-27.24" *)
  wire \dstage[10].id.trim1b ;
  (* hdlname = "dstage[10].id ts" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.22-26.24" *)
  wire \dstage[10].id.ts ;
  (* hdlname = "dstage[11].id d0" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.10-26.12" *)
  wire \dstage[11].id.d0 ;
  (* hdlname = "dstage[11].id d1" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.14-26.16" *)
  wire \dstage[11].id.d1 ;
  (* hdlname = "dstage[11].id d2" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.18-26.20" *)
  wire \dstage[11].id.d2 ;
  (* hdlname = "dstage[11].id out" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:24.12-24.15" *)
  wire \dstage[11].id.out ;
  (* hdlname = "dstage[11].id trim0b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.10-27.16" *)
  wire \dstage[11].id.trim0b ;
  (* hdlname = "dstage[11].id trim1b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.18-27.24" *)
  wire \dstage[11].id.trim1b ;
  (* hdlname = "dstage[11].id ts" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.22-26.24" *)
  wire \dstage[11].id.ts ;
  (* hdlname = "dstage[1].id d0" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.10-26.12" *)
  wire \dstage[1].id.d0 ;
  (* hdlname = "dstage[1].id d1" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.14-26.16" *)
  wire \dstage[1].id.d1 ;
  (* hdlname = "dstage[1].id d2" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.18-26.20" *)
  wire \dstage[1].id.d2 ;
  (* hdlname = "dstage[1].id out" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:24.12-24.15" *)
  wire \dstage[1].id.out ;
  (* hdlname = "dstage[1].id trim0b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.10-27.16" *)
  wire \dstage[1].id.trim0b ;
  (* hdlname = "dstage[1].id trim1b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.18-27.24" *)
  wire \dstage[1].id.trim1b ;
  (* hdlname = "dstage[1].id ts" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.22-26.24" *)
  wire \dstage[1].id.ts ;
  (* hdlname = "dstage[2].id d0" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.10-26.12" *)
  wire \dstage[2].id.d0 ;
  (* hdlname = "dstage[2].id d1" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.14-26.16" *)
  wire \dstage[2].id.d1 ;
  (* hdlname = "dstage[2].id d2" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.18-26.20" *)
  wire \dstage[2].id.d2 ;
  (* hdlname = "dstage[2].id out" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:24.12-24.15" *)
  wire \dstage[2].id.out ;
  (* hdlname = "dstage[2].id trim0b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.10-27.16" *)
  wire \dstage[2].id.trim0b ;
  (* hdlname = "dstage[2].id trim1b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.18-27.24" *)
  wire \dstage[2].id.trim1b ;
  (* hdlname = "dstage[2].id ts" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.22-26.24" *)
  wire \dstage[2].id.ts ;
  (* hdlname = "dstage[3].id d0" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.10-26.12" *)
  wire \dstage[3].id.d0 ;
  (* hdlname = "dstage[3].id d1" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.14-26.16" *)
  wire \dstage[3].id.d1 ;
  (* hdlname = "dstage[3].id d2" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.18-26.20" *)
  wire \dstage[3].id.d2 ;
  (* hdlname = "dstage[3].id out" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:24.12-24.15" *)
  wire \dstage[3].id.out ;
  (* hdlname = "dstage[3].id trim0b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.10-27.16" *)
  wire \dstage[3].id.trim0b ;
  (* hdlname = "dstage[3].id trim1b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.18-27.24" *)
  wire \dstage[3].id.trim1b ;
  (* hdlname = "dstage[3].id ts" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.22-26.24" *)
  wire \dstage[3].id.ts ;
  (* hdlname = "dstage[4].id d0" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.10-26.12" *)
  wire \dstage[4].id.d0 ;
  (* hdlname = "dstage[4].id d1" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.14-26.16" *)
  wire \dstage[4].id.d1 ;
  (* hdlname = "dstage[4].id d2" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.18-26.20" *)
  wire \dstage[4].id.d2 ;
  (* hdlname = "dstage[4].id out" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:24.12-24.15" *)
  wire \dstage[4].id.out ;
  (* hdlname = "dstage[4].id trim0b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.10-27.16" *)
  wire \dstage[4].id.trim0b ;
  (* hdlname = "dstage[4].id trim1b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.18-27.24" *)
  wire \dstage[4].id.trim1b ;
  (* hdlname = "dstage[4].id ts" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.22-26.24" *)
  wire \dstage[4].id.ts ;
  (* hdlname = "dstage[5].id d0" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.10-26.12" *)
  wire \dstage[5].id.d0 ;
  (* hdlname = "dstage[5].id d1" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.14-26.16" *)
  wire \dstage[5].id.d1 ;
  (* hdlname = "dstage[5].id d2" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.18-26.20" *)
  wire \dstage[5].id.d2 ;
  (* hdlname = "dstage[5].id out" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:24.12-24.15" *)
  wire \dstage[5].id.out ;
  (* hdlname = "dstage[5].id trim0b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.10-27.16" *)
  wire \dstage[5].id.trim0b ;
  (* hdlname = "dstage[5].id trim1b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.18-27.24" *)
  wire \dstage[5].id.trim1b ;
  (* hdlname = "dstage[5].id ts" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.22-26.24" *)
  wire \dstage[5].id.ts ;
  (* hdlname = "dstage[6].id d0" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.10-26.12" *)
  wire \dstage[6].id.d0 ;
  (* hdlname = "dstage[6].id d1" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.14-26.16" *)
  wire \dstage[6].id.d1 ;
  (* hdlname = "dstage[6].id d2" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.18-26.20" *)
  wire \dstage[6].id.d2 ;
  (* hdlname = "dstage[6].id out" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:24.12-24.15" *)
  wire \dstage[6].id.out ;
  (* hdlname = "dstage[6].id trim0b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.10-27.16" *)
  wire \dstage[6].id.trim0b ;
  (* hdlname = "dstage[6].id trim1b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.18-27.24" *)
  wire \dstage[6].id.trim1b ;
  (* hdlname = "dstage[6].id ts" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.22-26.24" *)
  wire \dstage[6].id.ts ;
  (* hdlname = "dstage[7].id d0" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.10-26.12" *)
  wire \dstage[7].id.d0 ;
  (* hdlname = "dstage[7].id d1" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.14-26.16" *)
  wire \dstage[7].id.d1 ;
  (* hdlname = "dstage[7].id d2" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.18-26.20" *)
  wire \dstage[7].id.d2 ;
  (* hdlname = "dstage[7].id out" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:24.12-24.15" *)
  wire \dstage[7].id.out ;
  (* hdlname = "dstage[7].id trim0b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.10-27.16" *)
  wire \dstage[7].id.trim0b ;
  (* hdlname = "dstage[7].id trim1b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.18-27.24" *)
  wire \dstage[7].id.trim1b ;
  (* hdlname = "dstage[7].id ts" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.22-26.24" *)
  wire \dstage[7].id.ts ;
  (* hdlname = "dstage[8].id d0" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.10-26.12" *)
  wire \dstage[8].id.d0 ;
  (* hdlname = "dstage[8].id d1" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.14-26.16" *)
  wire \dstage[8].id.d1 ;
  (* hdlname = "dstage[8].id d2" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.18-26.20" *)
  wire \dstage[8].id.d2 ;
  (* hdlname = "dstage[8].id out" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:24.12-24.15" *)
  wire \dstage[8].id.out ;
  (* hdlname = "dstage[8].id trim0b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.10-27.16" *)
  wire \dstage[8].id.trim0b ;
  (* hdlname = "dstage[8].id trim1b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.18-27.24" *)
  wire \dstage[8].id.trim1b ;
  (* hdlname = "dstage[8].id ts" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.22-26.24" *)
  wire \dstage[8].id.ts ;
  (* hdlname = "dstage[9].id d0" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.10-26.12" *)
  wire \dstage[9].id.d0 ;
  (* hdlname = "dstage[9].id d1" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.14-26.16" *)
  wire \dstage[9].id.d1 ;
  (* hdlname = "dstage[9].id d2" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.18-26.20" *)
  wire \dstage[9].id.d2 ;
  (* hdlname = "dstage[9].id trim0b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.10-27.16" *)
  wire \dstage[9].id.trim0b ;
  (* hdlname = "dstage[9].id trim1b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:27.18-27.24" *)
  wire \dstage[9].id.trim1b ;
  (* hdlname = "dstage[9].id ts" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:26.22-26.24" *)
  wire \dstage[9].id.ts ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:249.10-249.16" *)
  wire ireset;
  (* hdlname = "iss ctrl0b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:86.22-86.28" *)
  wire \iss.ctrl0b ;
  (* hdlname = "iss d0" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:86.10-86.12" *)
  wire \iss.d0 ;
  (* hdlname = "iss d1" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:86.14-86.16" *)
  wire \iss.d1 ;
  (* hdlname = "iss d2" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:86.18-86.20" *)
  wire \iss.d2 ;
  (* hdlname = "iss one" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:86.30-86.33" *)
  wire \iss.one ;
  (* hdlname = "iss trim1b" *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:87.10-87.16" *)
  wire \iss.trim1b ;
  gf180mcu_fd_sc_mcu7t5v0__nand2_2 _1_ (
    .A1(enable),
    .A2(reset),
    .ZN(ireset)
  );
  gf180mcu_fd_sc_mcu7t5v0__tiel _2_ (
    .ZN(_0_)
  );
  (* hdlname = "dstage[0].id delaybuf0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:39.39-42.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 \dstage[0].id.delaybuf0  (
    .I(\dstage[0].id.in ),
    .Z(\dstage[0].id.ts )
  );
  (* hdlname = "dstage[0].id delaybuf1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:44.39-47.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 \dstage[0].id.delaybuf1  (
    .I(\dstage[0].id.ts ),
    .Z(\dstage[0].id.d0 )
  );
  (* hdlname = "dstage[0].id delayen0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:66.37-70.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[0].id.delayen0  (
    .EN(_0_),
    .I(\dstage[0].id.d2 ),
    .ZN(\dstage[0].id.out )
  );
  (* hdlname = "dstage[0].id delayen1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:49.37-53.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[0].id.delayen1  (
    .EN(_0_),
    .I(\dstage[0].id.d0 ),
    .ZN(\dstage[0].id.d1 )
  );
  (* hdlname = "dstage[0].id delayenb0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:72.37-76.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_8 \dstage[0].id.delayenb0  (
    .EN(\dstage[0].id.trim0b ),
    .I(\dstage[0].id.ts ),
    .ZN(\dstage[0].id.out )
  );
  (* hdlname = "dstage[0].id delayenb1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:55.37-59.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_4 \dstage[0].id.delayenb1  (
    .EN(\dstage[0].id.trim1b ),
    .I(\dstage[0].id.ts ),
    .ZN(\dstage[0].id.d1 )
  );
  (* hdlname = "dstage[0].id delayint0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:61.39-64.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 \dstage[0].id.delayint0  (
    .I(\dstage[0].id.d1 ),
    .ZN(\dstage[0].id.d2 )
  );
  (* hdlname = "dstage[0].id trim0bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:29.36-32.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[0].id.trim0bar  (
    .I(_0_),
    .ZN(\dstage[0].id.trim0b )
  );
  (* hdlname = "dstage[0].id trim1bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:34.36-37.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[0].id.trim1bar  (
    .I(_0_),
    .ZN(\dstage[0].id.trim1b )
  );
  (* hdlname = "dstage[10].id delaybuf0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:39.39-42.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 \dstage[10].id.delaybuf0  (
    .I(\dstage[10].id.in ),
    .Z(\dstage[10].id.ts )
  );
  (* hdlname = "dstage[10].id delaybuf1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:44.39-47.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 \dstage[10].id.delaybuf1  (
    .I(\dstage[10].id.ts ),
    .Z(\dstage[10].id.d0 )
  );
  (* hdlname = "dstage[10].id delayen0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:66.37-70.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[10].id.delayen0  (
    .EN(_0_),
    .I(\dstage[10].id.d2 ),
    .ZN(\dstage[10].id.out )
  );
  (* hdlname = "dstage[10].id delayen1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:49.37-53.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[10].id.delayen1  (
    .EN(_0_),
    .I(\dstage[10].id.d0 ),
    .ZN(\dstage[10].id.d1 )
  );
  (* hdlname = "dstage[10].id delayenb0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:72.37-76.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_8 \dstage[10].id.delayenb0  (
    .EN(\dstage[10].id.trim0b ),
    .I(\dstage[10].id.ts ),
    .ZN(\dstage[10].id.out )
  );
  (* hdlname = "dstage[10].id delayenb1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:55.37-59.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_4 \dstage[10].id.delayenb1  (
    .EN(\dstage[10].id.trim1b ),
    .I(\dstage[10].id.ts ),
    .ZN(\dstage[10].id.d1 )
  );
  (* hdlname = "dstage[10].id delayint0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:61.39-64.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 \dstage[10].id.delayint0  (
    .I(\dstage[10].id.d1 ),
    .ZN(\dstage[10].id.d2 )
  );
  (* hdlname = "dstage[10].id trim0bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:29.36-32.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[10].id.trim0bar  (
    .I(_0_),
    .ZN(\dstage[10].id.trim0b )
  );
  (* hdlname = "dstage[10].id trim1bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:34.36-37.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[10].id.trim1bar  (
    .I(_0_),
    .ZN(\dstage[10].id.trim1b )
  );
  (* hdlname = "dstage[11].id delaybuf0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:39.39-42.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 \dstage[11].id.delaybuf0  (
    .I(\dstage[10].id.out ),
    .Z(\dstage[11].id.ts )
  );
  (* hdlname = "dstage[11].id delaybuf1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:44.39-47.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 \dstage[11].id.delaybuf1  (
    .I(\dstage[11].id.ts ),
    .Z(\dstage[11].id.d0 )
  );
  (* hdlname = "dstage[11].id delayen0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:66.37-70.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[11].id.delayen0  (
    .EN(_0_),
    .I(\dstage[11].id.d2 ),
    .ZN(\dstage[11].id.out )
  );
  (* hdlname = "dstage[11].id delayen1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:49.37-53.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[11].id.delayen1  (
    .EN(_0_),
    .I(\dstage[11].id.d0 ),
    .ZN(\dstage[11].id.d1 )
  );
  (* hdlname = "dstage[11].id delayenb0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:72.37-76.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_8 \dstage[11].id.delayenb0  (
    .EN(\dstage[11].id.trim0b ),
    .I(\dstage[11].id.ts ),
    .ZN(\dstage[11].id.out )
  );
  (* hdlname = "dstage[11].id delayenb1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:55.37-59.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_4 \dstage[11].id.delayenb1  (
    .EN(\dstage[11].id.trim1b ),
    .I(\dstage[11].id.ts ),
    .ZN(\dstage[11].id.d1 )
  );
  (* hdlname = "dstage[11].id delayint0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:61.39-64.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 \dstage[11].id.delayint0  (
    .I(\dstage[11].id.d1 ),
    .ZN(\dstage[11].id.d2 )
  );
  (* hdlname = "dstage[11].id trim0bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:29.36-32.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[11].id.trim0bar  (
    .I(_0_),
    .ZN(\dstage[11].id.trim0b )
  );
  (* hdlname = "dstage[11].id trim1bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:34.36-37.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[11].id.trim1bar  (
    .I(_0_),
    .ZN(\dstage[11].id.trim1b )
  );
  (* hdlname = "dstage[1].id delaybuf0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:39.39-42.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 \dstage[1].id.delaybuf0  (
    .I(\dstage[0].id.out ),
    .Z(\dstage[1].id.ts )
  );
  (* hdlname = "dstage[1].id delaybuf1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:44.39-47.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 \dstage[1].id.delaybuf1  (
    .I(\dstage[1].id.ts ),
    .Z(\dstage[1].id.d0 )
  );
  (* hdlname = "dstage[1].id delayen0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:66.37-70.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[1].id.delayen0  (
    .EN(_0_),
    .I(\dstage[1].id.d2 ),
    .ZN(\dstage[1].id.out )
  );
  (* hdlname = "dstage[1].id delayen1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:49.37-53.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[1].id.delayen1  (
    .EN(_0_),
    .I(\dstage[1].id.d0 ),
    .ZN(\dstage[1].id.d1 )
  );
  (* hdlname = "dstage[1].id delayenb0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:72.37-76.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_8 \dstage[1].id.delayenb0  (
    .EN(\dstage[1].id.trim0b ),
    .I(\dstage[1].id.ts ),
    .ZN(\dstage[1].id.out )
  );
  (* hdlname = "dstage[1].id delayenb1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:55.37-59.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_4 \dstage[1].id.delayenb1  (
    .EN(\dstage[1].id.trim1b ),
    .I(\dstage[1].id.ts ),
    .ZN(\dstage[1].id.d1 )
  );
  (* hdlname = "dstage[1].id delayint0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:61.39-64.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 \dstage[1].id.delayint0  (
    .I(\dstage[1].id.d1 ),
    .ZN(\dstage[1].id.d2 )
  );
  (* hdlname = "dstage[1].id trim0bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:29.36-32.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[1].id.trim0bar  (
    .I(_0_),
    .ZN(\dstage[1].id.trim0b )
  );
  (* hdlname = "dstage[1].id trim1bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:34.36-37.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[1].id.trim1bar  (
    .I(_0_),
    .ZN(\dstage[1].id.trim1b )
  );
  (* hdlname = "dstage[2].id delaybuf0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:39.39-42.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 \dstage[2].id.delaybuf0  (
    .I(\dstage[1].id.out ),
    .Z(\dstage[2].id.ts )
  );
  (* hdlname = "dstage[2].id delaybuf1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:44.39-47.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 \dstage[2].id.delaybuf1  (
    .I(\dstage[2].id.ts ),
    .Z(\dstage[2].id.d0 )
  );
  (* hdlname = "dstage[2].id delayen0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:66.37-70.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[2].id.delayen0  (
    .EN(_0_),
    .I(\dstage[2].id.d2 ),
    .ZN(\dstage[2].id.out )
  );
  (* hdlname = "dstage[2].id delayen1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:49.37-53.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[2].id.delayen1  (
    .EN(_0_),
    .I(\dstage[2].id.d0 ),
    .ZN(\dstage[2].id.d1 )
  );
  (* hdlname = "dstage[2].id delayenb0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:72.37-76.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_8 \dstage[2].id.delayenb0  (
    .EN(\dstage[2].id.trim0b ),
    .I(\dstage[2].id.ts ),
    .ZN(\dstage[2].id.out )
  );
  (* hdlname = "dstage[2].id delayenb1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:55.37-59.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_4 \dstage[2].id.delayenb1  (
    .EN(\dstage[2].id.trim1b ),
    .I(\dstage[2].id.ts ),
    .ZN(\dstage[2].id.d1 )
  );
  (* hdlname = "dstage[2].id delayint0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:61.39-64.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 \dstage[2].id.delayint0  (
    .I(\dstage[2].id.d1 ),
    .ZN(\dstage[2].id.d2 )
  );
  (* hdlname = "dstage[2].id trim0bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:29.36-32.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[2].id.trim0bar  (
    .I(_0_),
    .ZN(\dstage[2].id.trim0b )
  );
  (* hdlname = "dstage[2].id trim1bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:34.36-37.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[2].id.trim1bar  (
    .I(_0_),
    .ZN(\dstage[2].id.trim1b )
  );
  (* hdlname = "dstage[3].id delaybuf0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:39.39-42.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 \dstage[3].id.delaybuf0  (
    .I(\dstage[2].id.out ),
    .Z(\dstage[3].id.ts )
  );
  (* hdlname = "dstage[3].id delaybuf1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:44.39-47.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 \dstage[3].id.delaybuf1  (
    .I(\dstage[3].id.ts ),
    .Z(\dstage[3].id.d0 )
  );
  (* hdlname = "dstage[3].id delayen0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:66.37-70.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[3].id.delayen0  (
    .EN(_0_),
    .I(\dstage[3].id.d2 ),
    .ZN(\dstage[3].id.out )
  );
  (* hdlname = "dstage[3].id delayen1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:49.37-53.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[3].id.delayen1  (
    .EN(_0_),
    .I(\dstage[3].id.d0 ),
    .ZN(\dstage[3].id.d1 )
  );
  (* hdlname = "dstage[3].id delayenb0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:72.37-76.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_8 \dstage[3].id.delayenb0  (
    .EN(\dstage[3].id.trim0b ),
    .I(\dstage[3].id.ts ),
    .ZN(\dstage[3].id.out )
  );
  (* hdlname = "dstage[3].id delayenb1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:55.37-59.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_4 \dstage[3].id.delayenb1  (
    .EN(\dstage[3].id.trim1b ),
    .I(\dstage[3].id.ts ),
    .ZN(\dstage[3].id.d1 )
  );
  (* hdlname = "dstage[3].id delayint0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:61.39-64.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 \dstage[3].id.delayint0  (
    .I(\dstage[3].id.d1 ),
    .ZN(\dstage[3].id.d2 )
  );
  (* hdlname = "dstage[3].id trim0bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:29.36-32.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[3].id.trim0bar  (
    .I(_0_),
    .ZN(\dstage[3].id.trim0b )
  );
  (* hdlname = "dstage[3].id trim1bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:34.36-37.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[3].id.trim1bar  (
    .I(_0_),
    .ZN(\dstage[3].id.trim1b )
  );
  (* hdlname = "dstage[4].id delaybuf0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:39.39-42.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 \dstage[4].id.delaybuf0  (
    .I(\dstage[3].id.out ),
    .Z(\dstage[4].id.ts )
  );
  (* hdlname = "dstage[4].id delaybuf1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:44.39-47.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 \dstage[4].id.delaybuf1  (
    .I(\dstage[4].id.ts ),
    .Z(\dstage[4].id.d0 )
  );
  (* hdlname = "dstage[4].id delayen0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:66.37-70.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[4].id.delayen0  (
    .EN(_0_),
    .I(\dstage[4].id.d2 ),
    .ZN(\dstage[4].id.out )
  );
  (* hdlname = "dstage[4].id delayen1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:49.37-53.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[4].id.delayen1  (
    .EN(_0_),
    .I(\dstage[4].id.d0 ),
    .ZN(\dstage[4].id.d1 )
  );
  (* hdlname = "dstage[4].id delayenb0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:72.37-76.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_8 \dstage[4].id.delayenb0  (
    .EN(\dstage[4].id.trim0b ),
    .I(\dstage[4].id.ts ),
    .ZN(\dstage[4].id.out )
  );
  (* hdlname = "dstage[4].id delayenb1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:55.37-59.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_4 \dstage[4].id.delayenb1  (
    .EN(\dstage[4].id.trim1b ),
    .I(\dstage[4].id.ts ),
    .ZN(\dstage[4].id.d1 )
  );
  (* hdlname = "dstage[4].id delayint0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:61.39-64.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 \dstage[4].id.delayint0  (
    .I(\dstage[4].id.d1 ),
    .ZN(\dstage[4].id.d2 )
  );
  (* hdlname = "dstage[4].id trim0bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:29.36-32.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[4].id.trim0bar  (
    .I(_0_),
    .ZN(\dstage[4].id.trim0b )
  );
  (* hdlname = "dstage[4].id trim1bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:34.36-37.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[4].id.trim1bar  (
    .I(_0_),
    .ZN(\dstage[4].id.trim1b )
  );
  (* hdlname = "dstage[5].id delaybuf0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:39.39-42.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 \dstage[5].id.delaybuf0  (
    .I(\dstage[4].id.out ),
    .Z(\dstage[5].id.ts )
  );
  (* hdlname = "dstage[5].id delaybuf1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:44.39-47.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 \dstage[5].id.delaybuf1  (
    .I(\dstage[5].id.ts ),
    .Z(\dstage[5].id.d0 )
  );
  (* hdlname = "dstage[5].id delayen0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:66.37-70.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[5].id.delayen0  (
    .EN(_0_),
    .I(\dstage[5].id.d2 ),
    .ZN(\dstage[5].id.out )
  );
  (* hdlname = "dstage[5].id delayen1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:49.37-53.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[5].id.delayen1  (
    .EN(_0_),
    .I(\dstage[5].id.d0 ),
    .ZN(\dstage[5].id.d1 )
  );
  (* hdlname = "dstage[5].id delayenb0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:72.37-76.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_8 \dstage[5].id.delayenb0  (
    .EN(\dstage[5].id.trim0b ),
    .I(\dstage[5].id.ts ),
    .ZN(\dstage[5].id.out )
  );
  (* hdlname = "dstage[5].id delayenb1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:55.37-59.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_4 \dstage[5].id.delayenb1  (
    .EN(\dstage[5].id.trim1b ),
    .I(\dstage[5].id.ts ),
    .ZN(\dstage[5].id.d1 )
  );
  (* hdlname = "dstage[5].id delayint0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:61.39-64.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 \dstage[5].id.delayint0  (
    .I(\dstage[5].id.d1 ),
    .ZN(\dstage[5].id.d2 )
  );
  (* hdlname = "dstage[5].id trim0bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:29.36-32.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[5].id.trim0bar  (
    .I(_0_),
    .ZN(\dstage[5].id.trim0b )
  );
  (* hdlname = "dstage[5].id trim1bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:34.36-37.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[5].id.trim1bar  (
    .I(_0_),
    .ZN(\dstage[5].id.trim1b )
  );
  (* hdlname = "dstage[6].id delaybuf0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:39.39-42.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 \dstage[6].id.delaybuf0  (
    .I(\dstage[5].id.out ),
    .Z(\dstage[6].id.ts )
  );
  (* hdlname = "dstage[6].id delaybuf1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:44.39-47.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 \dstage[6].id.delaybuf1  (
    .I(\dstage[6].id.ts ),
    .Z(\dstage[6].id.d0 )
  );
  (* hdlname = "dstage[6].id delayen0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:66.37-70.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[6].id.delayen0  (
    .EN(_0_),
    .I(\dstage[6].id.d2 ),
    .ZN(\dstage[6].id.out )
  );
  (* hdlname = "dstage[6].id delayen1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:49.37-53.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[6].id.delayen1  (
    .EN(_0_),
    .I(\dstage[6].id.d0 ),
    .ZN(\dstage[6].id.d1 )
  );
  (* hdlname = "dstage[6].id delayenb0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:72.37-76.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_8 \dstage[6].id.delayenb0  (
    .EN(\dstage[6].id.trim0b ),
    .I(\dstage[6].id.ts ),
    .ZN(\dstage[6].id.out )
  );
  (* hdlname = "dstage[6].id delayenb1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:55.37-59.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_4 \dstage[6].id.delayenb1  (
    .EN(\dstage[6].id.trim1b ),
    .I(\dstage[6].id.ts ),
    .ZN(\dstage[6].id.d1 )
  );
  (* hdlname = "dstage[6].id delayint0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:61.39-64.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 \dstage[6].id.delayint0  (
    .I(\dstage[6].id.d1 ),
    .ZN(\dstage[6].id.d2 )
  );
  (* hdlname = "dstage[6].id trim0bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:29.36-32.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[6].id.trim0bar  (
    .I(_0_),
    .ZN(\dstage[6].id.trim0b )
  );
  (* hdlname = "dstage[6].id trim1bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:34.36-37.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[6].id.trim1bar  (
    .I(_0_),
    .ZN(\dstage[6].id.trim1b )
  );
  (* hdlname = "dstage[7].id delaybuf0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:39.39-42.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 \dstage[7].id.delaybuf0  (
    .I(\dstage[6].id.out ),
    .Z(\dstage[7].id.ts )
  );
  (* hdlname = "dstage[7].id delaybuf1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:44.39-47.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 \dstage[7].id.delaybuf1  (
    .I(\dstage[7].id.ts ),
    .Z(\dstage[7].id.d0 )
  );
  (* hdlname = "dstage[7].id delayen0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:66.37-70.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[7].id.delayen0  (
    .EN(_0_),
    .I(\dstage[7].id.d2 ),
    .ZN(\dstage[7].id.out )
  );
  (* hdlname = "dstage[7].id delayen1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:49.37-53.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[7].id.delayen1  (
    .EN(_0_),
    .I(\dstage[7].id.d0 ),
    .ZN(\dstage[7].id.d1 )
  );
  (* hdlname = "dstage[7].id delayenb0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:72.37-76.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_8 \dstage[7].id.delayenb0  (
    .EN(\dstage[7].id.trim0b ),
    .I(\dstage[7].id.ts ),
    .ZN(\dstage[7].id.out )
  );
  (* hdlname = "dstage[7].id delayenb1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:55.37-59.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_4 \dstage[7].id.delayenb1  (
    .EN(\dstage[7].id.trim1b ),
    .I(\dstage[7].id.ts ),
    .ZN(\dstage[7].id.d1 )
  );
  (* hdlname = "dstage[7].id delayint0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:61.39-64.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 \dstage[7].id.delayint0  (
    .I(\dstage[7].id.d1 ),
    .ZN(\dstage[7].id.d2 )
  );
  (* hdlname = "dstage[7].id trim0bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:29.36-32.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[7].id.trim0bar  (
    .I(_0_),
    .ZN(\dstage[7].id.trim0b )
  );
  (* hdlname = "dstage[7].id trim1bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:34.36-37.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[7].id.trim1bar  (
    .I(_0_),
    .ZN(\dstage[7].id.trim1b )
  );
  (* hdlname = "dstage[8].id delaybuf0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:39.39-42.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 \dstage[8].id.delaybuf0  (
    .I(\dstage[7].id.out ),
    .Z(\dstage[8].id.ts )
  );
  (* hdlname = "dstage[8].id delaybuf1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:44.39-47.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 \dstage[8].id.delaybuf1  (
    .I(\dstage[8].id.ts ),
    .Z(\dstage[8].id.d0 )
  );
  (* hdlname = "dstage[8].id delayen0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:66.37-70.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[8].id.delayen0  (
    .EN(_0_),
    .I(\dstage[8].id.d2 ),
    .ZN(\dstage[8].id.out )
  );
  (* hdlname = "dstage[8].id delayen1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:49.37-53.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[8].id.delayen1  (
    .EN(_0_),
    .I(\dstage[8].id.d0 ),
    .ZN(\dstage[8].id.d1 )
  );
  (* hdlname = "dstage[8].id delayenb0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:72.37-76.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_8 \dstage[8].id.delayenb0  (
    .EN(\dstage[8].id.trim0b ),
    .I(\dstage[8].id.ts ),
    .ZN(\dstage[8].id.out )
  );
  (* hdlname = "dstage[8].id delayenb1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:55.37-59.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_4 \dstage[8].id.delayenb1  (
    .EN(\dstage[8].id.trim1b ),
    .I(\dstage[8].id.ts ),
    .ZN(\dstage[8].id.d1 )
  );
  (* hdlname = "dstage[8].id delayint0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:61.39-64.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 \dstage[8].id.delayint0  (
    .I(\dstage[8].id.d1 ),
    .ZN(\dstage[8].id.d2 )
  );
  (* hdlname = "dstage[8].id trim0bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:29.36-32.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[8].id.trim0bar  (
    .I(_0_),
    .ZN(\dstage[8].id.trim0b )
  );
  (* hdlname = "dstage[8].id trim1bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:34.36-37.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[8].id.trim1bar  (
    .I(_0_),
    .ZN(\dstage[8].id.trim1b )
  );
  (* hdlname = "dstage[9].id delaybuf0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:39.39-42.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 \dstage[9].id.delaybuf0  (
    .I(\dstage[8].id.out ),
    .Z(\dstage[9].id.ts )
  );
  (* hdlname = "dstage[9].id delaybuf1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:44.39-47.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 \dstage[9].id.delaybuf1  (
    .I(\dstage[9].id.ts ),
    .Z(\dstage[9].id.d0 )
  );
  (* hdlname = "dstage[9].id delayen0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:66.37-70.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[9].id.delayen0  (
    .EN(_0_),
    .I(\dstage[9].id.d2 ),
    .ZN(\dstage[10].id.in )
  );
  (* hdlname = "dstage[9].id delayen1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:49.37-53.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \dstage[9].id.delayen1  (
    .EN(_0_),
    .I(\dstage[9].id.d0 ),
    .ZN(\dstage[9].id.d1 )
  );
  (* hdlname = "dstage[9].id delayenb0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:72.37-76.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_8 \dstage[9].id.delayenb0  (
    .EN(\dstage[9].id.trim0b ),
    .I(\dstage[9].id.ts ),
    .ZN(\dstage[10].id.in )
  );
  (* hdlname = "dstage[9].id delayenb1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:55.37-59.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_4 \dstage[9].id.delayenb1  (
    .EN(\dstage[9].id.trim1b ),
    .I(\dstage[9].id.ts ),
    .ZN(\dstage[9].id.d1 )
  );
  (* hdlname = "dstage[9].id delayint0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:61.39-64.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 \dstage[9].id.delayint0  (
    .I(\dstage[9].id.d1 ),
    .ZN(\dstage[9].id.d2 )
  );
  (* hdlname = "dstage[9].id trim0bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:29.36-32.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[9].id.trim0bar  (
    .I(_0_),
    .ZN(\dstage[9].id.trim0b )
  );
  (* hdlname = "dstage[9].id trim1bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:34.36-37.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \dstage[9].id.trim1bar  (
    .I(_0_),
    .ZN(\dstage[9].id.trim1b )
  );
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:278.39-281.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 ibufp00 (
    .I(\dstage[0].id.in ),
    .ZN(\c[0] )
  );
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:282.39-285.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_8 ibufp01 (
    .I(\c[0] ),
    .ZN(clockp[0])
  );
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:286.39-289.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2 ibufp10 (
    .I(\dstage[5].id.out ),
    .ZN(\c[1] )
  );
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:290.39-293.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_8 ibufp11 (
    .I(\c[1] ),
    .ZN(clockp[1])
  );
  (* hdlname = "iss const1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:140.35-142.6" *)
  gf180mcu_fd_sc_mcu7t5v0__tieh \iss.const1  (
    .Z(\iss.one )
  );
  (* hdlname = "iss ctrlen0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:134.37-138.6" *)
  gf180mcu_fd_sc_mcu7t5v0__nor2_2 \iss.ctrlen0  (
    .A1(ireset),
    .A2(_0_),
    .ZN(\iss.ctrl0b )
  );
  (* hdlname = "iss delaybuf0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:94.39-97.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 \iss.delaybuf0  (
    .I(\dstage[11].id.out ),
    .Z(\iss.d0 )
  );
  (* hdlname = "iss delayen0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:116.37-120.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \iss.delayen0  (
    .EN(_0_),
    .I(\iss.d2 ),
    .ZN(\dstage[0].id.in )
  );
  (* hdlname = "iss delayen1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:99.37-103.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_2 \iss.delayen1  (
    .EN(_0_),
    .I(\iss.d0 ),
    .ZN(\iss.d1 )
  );
  (* hdlname = "iss delayenb0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:122.37-126.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_8 \iss.delayenb0  (
    .EN(\iss.ctrl0b ),
    .I(\dstage[11].id.out ),
    .ZN(\dstage[0].id.in )
  );
  (* hdlname = "iss delayenb1" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:105.37-109.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_4 \iss.delayenb1  (
    .EN(\iss.trim1b ),
    .I(\dstage[11].id.out ),
    .ZN(\iss.d1 )
  );
  (* hdlname = "iss delayint0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:111.39-114.6" *)
  gf180mcu_fd_sc_mcu7t5v0__clkinv_1 \iss.delayint0  (
    .I(\iss.d1 ),
    .ZN(\iss.d2 )
  );
  (* hdlname = "iss reseten0" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:128.37-132.6" *)
  gf180mcu_fd_sc_mcu7t5v0__invz_1 \iss.reseten0  (
    .EN(ireset),
    .I(\iss.one ),
    .ZN(\dstage[0].id.in )
  );
  (* hdlname = "iss trim1bar" *)
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/ring_osc2x13_mod.v:89.36-92.6" *)
  gf180mcu_fd_sc_mcu7t5v0__inv_1 \iss.trim1bar  (
    .I(_0_),
    .ZN(\iss.trim1b )
  );
endmodule
