/*
###############################################################
#  Generated by:      Cadence Innovus 23.31-s109_1
#  OS:                Linux x86_64(Host ID ei-vm-018.othr.de)
#  Generated on:      Thu Jun 19 14:02:41 2025
#  Design:            fpga_top
#  Command:           saveNetlist test.v
###############################################################
*/
//module dffsrq (
//    output Q,
//    output Q_N,
//    input D,
//    input RST,
//    input SET,
//    input CK
//);
//    wire mux_out;
//    wire set_value = 1'b1;  // SET forces output to 1
// Mux to select between normal D input and SET value
//    sg13g2_mux2_1 set_mux (
//        .X(mux_out),
//        .A0(D),        // Normal data input
//        .A1(set_value), // Forced '1' when SET is active
//        .S(SET)        // SET signal as select
//    );
// Original DFF with mux output as data input
//    sg13g2_dfrbp_1 dff_inst (
//        .Q(Q),
//        .Q_N(Q_N),
//        .D(mux_out),    // Use mux output instead of direct D
//        .RESET_B(RST),
//        .CLK(CK)
//    );
//endmodule
//`include "../../../../../ihp-sg13g2/libs.ref/sg13g2_stdcell/verilog/sg13g2_stdcell.v"
module dffr (
	RST, 
	CK, 
	D, 
	Q, 
	QN);
   input RST;
   input CK;
   input D;
   output Q;
   output QN;

   // Internal wires
   wire n_0;

   sg13g2_dfrbp_1 q_reg_reg (.Q(Q),
	.Q_N(QN),
	.CLK(CK),
	.D(D),
	.RESET_B(n_0));
   sg13g2_inv_1 g6 (.Y(n_0),
	.A(RST));
endmodule

//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Fabric Netlist Summary
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
// ------ Include defines: preproc flags -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Preprocessing flags to enable/disable features in FPGA Verilog modules
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
// ------ Include user-defined netlists -----
//`include "../../ihp-sg13g2/libs.ref/sg13g2_stdcell/verilog/sg13g2_stdcell.v"
//`include "../../../../../ihp-sg13g2/libs.ref/sg13g2_stdcell/verilog/sg13g2_stdcell.v"
module dffsrq (
	SET, 
	RST, 
	CK, 
	D, 
	Q);
   input SET;
   input RST;
   input CK;
   input D;
   output Q;

   // Internal wires
   wire UNCONNECTED;
   wire n_0;
   wire n_1;

   sg13g2_sdfbbp_1 q_reg_reg (.Q(Q),
	.Q_N(UNCONNECTED),
	.CLK(CK),
	.D(D),
	.RESET_B(n_0),
	.SCD(1'b0),
	.SCE(1'b0),
	.SET_B(n_1));
   sg13g2_nand2_1 g25__2398 (.Y(n_1),
	.A(n_0),
	.B(SET));
   sg13g2_inv_1 g26 (.Y(n_0),
	.A(RST));
endmodule

// ----- END Verilog module for cby_1__1_ -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for Unique Connection Blocks[2][1]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for cby_2__1_ -----
module cby_2__1_ (
	pReset, 
	prog_clk, 
	chany_bottom_in, 
	chany_top_in, 
	ccff_head, 
	chany_bottom_out, 
	chany_top_out, 
	right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_, 
	right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_, 
	right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_, 
	right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_, 
	right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_, 
	right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_, 
	right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_, 
	right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_1_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_5_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_9_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_13_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_17_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_21_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_25_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_29_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_33_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_37_, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:9] chany_bottom_in;
   input [0:9] chany_top_in;
   input [0:0] ccff_head;
   output [0:9] chany_bottom_out;
   output [0:9] chany_top_out;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_;
   output [0:0] right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_;
   output [0:0] right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_;
   output [0:0] right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_;
   output [0:0] right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_;
   output [0:0] right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_;
   output [0:0] right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_;
   output [0:0] right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_1_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_5_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_9_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_13_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_17_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_21_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_25_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_29_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_33_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_37_;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:1] mux_tree_tapbuf_size2_0_sram;
   wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_1_sram;
   wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_2_sram;
   wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_3_sram;
   wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_4_sram;
   wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
   wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
   wire [0:2] mux_tree_tapbuf_size4_0_sram;
   wire [0:2] mux_tree_tapbuf_size4_0_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_10_sram;
   wire [0:2] mux_tree_tapbuf_size4_10_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_11_sram;
   wire [0:2] mux_tree_tapbuf_size4_11_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_12_sram;
   wire [0:2] mux_tree_tapbuf_size4_12_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_1_sram;
   wire [0:2] mux_tree_tapbuf_size4_1_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_2_sram;
   wire [0:2] mux_tree_tapbuf_size4_2_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_3_sram;
   wire [0:2] mux_tree_tapbuf_size4_3_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_4_sram;
   wire [0:2] mux_tree_tapbuf_size4_4_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_5_sram;
   wire [0:2] mux_tree_tapbuf_size4_5_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_6_sram;
   wire [0:2] mux_tree_tapbuf_size4_6_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_7_sram;
   wire [0:2] mux_tree_tapbuf_size4_7_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_8_sram;
   wire [0:2] mux_tree_tapbuf_size4_8_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_9_sram;
   wire [0:2] mux_tree_tapbuf_size4_9_sram_inv;
   wire [0:0] mux_tree_tapbuf_size4_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_10_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_11_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_12_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_4_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_5_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_6_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_7_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_8_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_9_ccff_tail;

   assign chany_top_out[0] = chany_bottom_in[0] ;
   assign chany_top_out[1] = chany_bottom_in[1] ;
   assign chany_top_out[2] = chany_bottom_in[2] ;
   assign chany_top_out[3] = chany_bottom_in[3] ;
   assign chany_top_out[4] = chany_bottom_in[4] ;
   assign chany_top_out[5] = chany_bottom_in[5] ;
   assign chany_top_out[6] = chany_bottom_in[6] ;
   assign chany_top_out[7] = chany_bottom_in[7] ;
   assign chany_top_out[8] = chany_bottom_in[8] ;
   assign chany_top_out[9] = chany_bottom_in[9] ;
   assign chany_bottom_out[0] = chany_top_in[0] ;
   assign chany_bottom_out[1] = chany_top_in[1] ;
   assign chany_bottom_out[2] = chany_top_in[2] ;
   assign chany_bottom_out[3] = chany_top_in[3] ;
   assign chany_bottom_out[4] = chany_top_in[4] ;
   assign chany_bottom_out[5] = chany_top_in[5] ;
   assign chany_bottom_out[6] = chany_top_in[6] ;
   assign chany_bottom_out[7] = chany_top_in[7] ;
   assign chany_bottom_out[8] = chany_top_in[8] ;
   assign chany_bottom_out[9] = chany_top_in[9] ;

   mux_tree_tapbuf_size4 mux_left_ipin_0 (.in({ chany_bottom_in[0],
		chany_top_in[0],
		chany_bottom_in[5],
		chany_top_in[5] }),
	.sram(mux_tree_tapbuf_size4_0_sram),
	.sram_inv(mux_tree_tapbuf_size4_0_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_));
   mux_tree_tapbuf_size4 mux_left_ipin_1 (.in({ chany_bottom_in[1],
		chany_top_in[1],
		chany_bottom_in[6],
		chany_top_in[6] }),
	.sram(mux_tree_tapbuf_size4_1_sram),
	.sram_inv(mux_tree_tapbuf_size4_1_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_));
   mux_tree_tapbuf_size4 mux_left_ipin_2 (.in({ chany_bottom_in[2],
		chany_top_in[2],
		chany_bottom_in[7],
		chany_top_in[7] }),
	.sram(mux_tree_tapbuf_size4_2_sram),
	.sram_inv(mux_tree_tapbuf_size4_2_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_));
   mux_tree_tapbuf_size4 mux_left_ipin_3 (.in({ chany_bottom_in[3],
		chany_top_in[3],
		chany_bottom_in[8],
		chany_top_in[8] }),
	.sram(mux_tree_tapbuf_size4_3_sram),
	.sram_inv(mux_tree_tapbuf_size4_3_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_));
   mux_tree_tapbuf_size4 mux_left_ipin_4 (.in({ chany_bottom_in[4],
		chany_top_in[4],
		chany_bottom_in[9],
		chany_top_in[9] }),
	.sram(mux_tree_tapbuf_size4_4_sram),
	.sram_inv(mux_tree_tapbuf_size4_4_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_));
   mux_tree_tapbuf_size4 mux_left_ipin_5 (.in({ chany_bottom_in[0],
		chany_top_in[0],
		chany_bottom_in[5],
		chany_top_in[5] }),
	.sram(mux_tree_tapbuf_size4_5_sram),
	.sram_inv(mux_tree_tapbuf_size4_5_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_));
   mux_tree_tapbuf_size4 mux_left_ipin_6 (.in({ chany_bottom_in[1],
		chany_top_in[1],
		chany_bottom_in[6],
		chany_top_in[6] }),
	.sram(mux_tree_tapbuf_size4_6_sram),
	.sram_inv(mux_tree_tapbuf_size4_6_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_));
   mux_tree_tapbuf_size4 mux_left_ipin_7 (.in({ chany_bottom_in[2],
		chany_top_in[2],
		chany_bottom_in[7],
		chany_top_in[7] }),
	.sram(mux_tree_tapbuf_size4_7_sram),
	.sram_inv(mux_tree_tapbuf_size4_7_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_));
   mux_tree_tapbuf_size4 mux_right_ipin_0 (.in({ chany_bottom_in[3],
		chany_top_in[3],
		chany_bottom_in[8],
		chany_top_in[8] }),
	.sram(mux_tree_tapbuf_size4_8_sram),
	.sram_inv(mux_tree_tapbuf_size4_8_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_1_));
   mux_tree_tapbuf_size4 mux_right_ipin_1 (.in({ chany_bottom_in[4],
		chany_top_in[4],
		chany_bottom_in[9],
		chany_top_in[9] }),
	.sram(mux_tree_tapbuf_size4_9_sram),
	.sram_inv(mux_tree_tapbuf_size4_9_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_5_));
   mux_tree_tapbuf_size4 mux_right_ipin_2 (.in({ chany_bottom_in[0],
		chany_top_in[0],
		chany_bottom_in[5],
		chany_top_in[5] }),
	.sram(mux_tree_tapbuf_size4_10_sram),
	.sram_inv(mux_tree_tapbuf_size4_10_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_9_));
   mux_tree_tapbuf_size4 mux_right_ipin_3 (.in({ chany_bottom_in[1],
		chany_top_in[1],
		chany_bottom_in[6],
		chany_top_in[6] }),
	.sram(mux_tree_tapbuf_size4_11_sram),
	.sram_inv(mux_tree_tapbuf_size4_11_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_13_));
   mux_tree_tapbuf_size4 mux_right_ipin_4 (.in({ chany_bottom_in[2],
		chany_top_in[2],
		chany_bottom_in[7],
		chany_top_in[7] }),
	.sram(mux_tree_tapbuf_size4_12_sram),
	.sram_inv(mux_tree_tapbuf_size4_12_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_17_));
   mux_tree_tapbuf_size4_mem mem_left_ipin_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(mux_tree_tapbuf_size4_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_0_sram),
	.mem_outb(mux_tree_tapbuf_size4_0_sram_inv));
   mux_tree_tapbuf_size4_mem mem_left_ipin_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_1_sram),
	.mem_outb(mux_tree_tapbuf_size4_1_sram_inv));
   mux_tree_tapbuf_size4_mem mem_left_ipin_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_2_sram),
	.mem_outb(mux_tree_tapbuf_size4_2_sram_inv));
   mux_tree_tapbuf_size4_mem mem_left_ipin_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_3_sram),
	.mem_outb(mux_tree_tapbuf_size4_3_sram_inv));
   mux_tree_tapbuf_size4_mem mem_left_ipin_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_4_sram),
	.mem_outb(mux_tree_tapbuf_size4_4_sram_inv));
   mux_tree_tapbuf_size4_mem mem_left_ipin_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_5_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_5_sram),
	.mem_outb(mux_tree_tapbuf_size4_5_sram_inv));
   mux_tree_tapbuf_size4_mem mem_left_ipin_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_5_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_6_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_6_sram),
	.mem_outb(mux_tree_tapbuf_size4_6_sram_inv));
   mux_tree_tapbuf_size4_mem mem_left_ipin_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_6_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_7_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_7_sram),
	.mem_outb(mux_tree_tapbuf_size4_7_sram_inv));
   mux_tree_tapbuf_size4_mem mem_right_ipin_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_7_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_8_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_8_sram),
	.mem_outb(mux_tree_tapbuf_size4_8_sram_inv));
   mux_tree_tapbuf_size4_mem mem_right_ipin_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_8_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_9_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_9_sram),
	.mem_outb(mux_tree_tapbuf_size4_9_sram_inv));
   mux_tree_tapbuf_size4_mem mem_right_ipin_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_9_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_10_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_10_sram),
	.mem_outb(mux_tree_tapbuf_size4_10_sram_inv));
   mux_tree_tapbuf_size4_mem mem_right_ipin_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_10_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_11_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_11_sram),
	.mem_outb(mux_tree_tapbuf_size4_11_sram_inv));
   mux_tree_tapbuf_size4_mem mem_right_ipin_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_11_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_12_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_12_sram),
	.mem_outb(mux_tree_tapbuf_size4_12_sram_inv));
   mux_tree_tapbuf_size2 mux_right_ipin_5 (.in({ chany_bottom_in[3],
		chany_top_in[3] }),
	.sram(mux_tree_tapbuf_size2_0_sram),
	.sram_inv(mux_tree_tapbuf_size2_0_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_21_));
   mux_tree_tapbuf_size2 mux_right_ipin_6 (.in({ chany_bottom_in[4],
		chany_top_in[4] }),
	.sram(mux_tree_tapbuf_size2_1_sram),
	.sram_inv(mux_tree_tapbuf_size2_1_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_25_));
   mux_tree_tapbuf_size2 mux_right_ipin_7 (.in({ chany_bottom_in[5],
		chany_top_in[5] }),
	.sram(mux_tree_tapbuf_size2_2_sram),
	.sram_inv(mux_tree_tapbuf_size2_2_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_29_));
   mux_tree_tapbuf_size2 mux_right_ipin_8 (.in({ chany_bottom_in[6],
		chany_top_in[6] }),
	.sram(mux_tree_tapbuf_size2_3_sram),
	.sram_inv(mux_tree_tapbuf_size2_3_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_33_));
   mux_tree_tapbuf_size2 mux_right_ipin_9 (.in({ chany_bottom_in[7],
		chany_top_in[7] }),
	.sram(mux_tree_tapbuf_size2_4_sram),
	.sram_inv(mux_tree_tapbuf_size2_4_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_37_));
   mux_tree_tapbuf_size2_mem mem_right_ipin_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_12_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_0_sram),
	.mem_outb(mux_tree_tapbuf_size2_0_sram_inv));
   mux_tree_tapbuf_size2_mem mem_right_ipin_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_1_sram),
	.mem_outb(mux_tree_tapbuf_size2_1_sram_inv));
   mux_tree_tapbuf_size2_mem mem_right_ipin_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_2_sram),
	.mem_outb(mux_tree_tapbuf_size2_2_sram_inv));
   mux_tree_tapbuf_size2_mem mem_right_ipin_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_3_sram),
	.mem_outb(mux_tree_tapbuf_size2_3_sram_inv));
   mux_tree_tapbuf_size2_mem mem_right_ipin_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_4_sram),
	.mem_outb(mux_tree_tapbuf_size2_4_sram_inv));
endmodule

// ----- END Verilog module for cby_0__1_ -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for Unique Connection Blocks[1][1]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for cby_1__1_ -----
module cby_1__1_ (
	pReset, 
	prog_clk, 
	chany_bottom_in, 
	chany_top_in, 
	ccff_head, 
	chany_bottom_out, 
	chany_top_out, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_3_, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_7_, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_11_, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_15_, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_19_, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_23_, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_27_, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_31_, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_35_, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_39_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_1_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_5_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_9_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_13_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_17_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_21_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_25_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_29_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_33_, 
	left_grid_right_width_0_height_0_subtile_0__pin_I_37_, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:9] chany_bottom_in;
   input [0:9] chany_top_in;
   input [0:0] ccff_head;
   output [0:9] chany_bottom_out;
   output [0:9] chany_top_out;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_3_;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_7_;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_11_;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_15_;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_19_;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_23_;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_27_;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_31_;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_35_;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_39_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_1_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_5_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_9_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_13_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_17_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_21_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_25_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_29_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_33_;
   output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_37_;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:1] mux_tree_tapbuf_size2_0_sram;
   wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_1_sram;
   wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_2_sram;
   wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_3_sram;
   wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_4_sram;
   wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_5_sram;
   wire [0:1] mux_tree_tapbuf_size2_5_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_6_sram;
   wire [0:1] mux_tree_tapbuf_size2_6_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_7_sram;
   wire [0:1] mux_tree_tapbuf_size2_7_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_8_sram;
   wire [0:1] mux_tree_tapbuf_size2_8_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_9_sram;
   wire [0:1] mux_tree_tapbuf_size2_9_sram_inv;
   wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_4_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_5_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_6_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_7_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_8_ccff_tail;
   wire [0:2] mux_tree_tapbuf_size4_0_sram;
   wire [0:2] mux_tree_tapbuf_size4_0_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_1_sram;
   wire [0:2] mux_tree_tapbuf_size4_1_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_2_sram;
   wire [0:2] mux_tree_tapbuf_size4_2_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_3_sram;
   wire [0:2] mux_tree_tapbuf_size4_3_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_4_sram;
   wire [0:2] mux_tree_tapbuf_size4_4_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_5_sram;
   wire [0:2] mux_tree_tapbuf_size4_5_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_6_sram;
   wire [0:2] mux_tree_tapbuf_size4_6_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_7_sram;
   wire [0:2] mux_tree_tapbuf_size4_7_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_8_sram;
   wire [0:2] mux_tree_tapbuf_size4_8_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_9_sram;
   wire [0:2] mux_tree_tapbuf_size4_9_sram_inv;
   wire [0:0] mux_tree_tapbuf_size4_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_4_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_5_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_6_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_7_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_8_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_9_ccff_tail;

   assign chany_top_out[0] = chany_bottom_in[0] ;
   assign chany_top_out[1] = chany_bottom_in[1] ;
   assign chany_top_out[2] = chany_bottom_in[2] ;
   assign chany_top_out[3] = chany_bottom_in[3] ;
   assign chany_top_out[4] = chany_bottom_in[4] ;
   assign chany_top_out[5] = chany_bottom_in[5] ;
   assign chany_top_out[6] = chany_bottom_in[6] ;
   assign chany_top_out[7] = chany_bottom_in[7] ;
   assign chany_top_out[8] = chany_bottom_in[8] ;
   assign chany_top_out[9] = chany_bottom_in[9] ;
   assign chany_bottom_out[0] = chany_top_in[0] ;
   assign chany_bottom_out[1] = chany_top_in[1] ;
   assign chany_bottom_out[2] = chany_top_in[2] ;
   assign chany_bottom_out[3] = chany_top_in[3] ;
   assign chany_bottom_out[4] = chany_top_in[4] ;
   assign chany_bottom_out[5] = chany_top_in[5] ;
   assign chany_bottom_out[6] = chany_top_in[6] ;
   assign chany_bottom_out[7] = chany_top_in[7] ;
   assign chany_bottom_out[8] = chany_top_in[8] ;
   assign chany_bottom_out[9] = chany_top_in[9] ;

   mux_tree_tapbuf_size4 mux_left_ipin_0 (.in({ chany_bottom_in[0],
		chany_top_in[0],
		chany_bottom_in[5],
		chany_top_in[5] }),
	.sram(mux_tree_tapbuf_size4_0_sram),
	.sram_inv(mux_tree_tapbuf_size4_0_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_3_));
   mux_tree_tapbuf_size4 mux_left_ipin_1 (.in({ chany_bottom_in[1],
		chany_top_in[1],
		chany_bottom_in[6],
		chany_top_in[6] }),
	.sram(mux_tree_tapbuf_size4_1_sram),
	.sram_inv(mux_tree_tapbuf_size4_1_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_7_));
   mux_tree_tapbuf_size4 mux_left_ipin_2 (.in({ chany_bottom_in[2],
		chany_top_in[2],
		chany_bottom_in[7],
		chany_top_in[7] }),
	.sram(mux_tree_tapbuf_size4_2_sram),
	.sram_inv(mux_tree_tapbuf_size4_2_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_11_));
   mux_tree_tapbuf_size4 mux_left_ipin_3 (.in({ chany_bottom_in[3],
		chany_top_in[3],
		chany_bottom_in[8],
		chany_top_in[8] }),
	.sram(mux_tree_tapbuf_size4_3_sram),
	.sram_inv(mux_tree_tapbuf_size4_3_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_15_));
   mux_tree_tapbuf_size4 mux_left_ipin_4 (.in({ chany_bottom_in[4],
		chany_top_in[4],
		chany_bottom_in[9],
		chany_top_in[9] }),
	.sram(mux_tree_tapbuf_size4_4_sram),
	.sram_inv(mux_tree_tapbuf_size4_4_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_19_));
   mux_tree_tapbuf_size4 mux_right_ipin_0 (.in({ chany_bottom_in[0],
		chany_top_in[0],
		chany_bottom_in[5],
		chany_top_in[5] }),
	.sram(mux_tree_tapbuf_size4_5_sram),
	.sram_inv(mux_tree_tapbuf_size4_5_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_1_));
   mux_tree_tapbuf_size4 mux_right_ipin_1 (.in({ chany_bottom_in[1],
		chany_top_in[1],
		chany_bottom_in[6],
		chany_top_in[6] }),
	.sram(mux_tree_tapbuf_size4_6_sram),
	.sram_inv(mux_tree_tapbuf_size4_6_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_5_));
   mux_tree_tapbuf_size4 mux_right_ipin_2 (.in({ chany_bottom_in[2],
		chany_top_in[2],
		chany_bottom_in[7],
		chany_top_in[7] }),
	.sram(mux_tree_tapbuf_size4_7_sram),
	.sram_inv(mux_tree_tapbuf_size4_7_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_9_));
   mux_tree_tapbuf_size4 mux_right_ipin_3 (.in({ chany_bottom_in[3],
		chany_top_in[3],
		chany_bottom_in[8],
		chany_top_in[8] }),
	.sram(mux_tree_tapbuf_size4_8_sram),
	.sram_inv(mux_tree_tapbuf_size4_8_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_13_));
   mux_tree_tapbuf_size4 mux_right_ipin_4 (.in({ chany_bottom_in[4],
		chany_top_in[4],
		chany_bottom_in[9],
		chany_top_in[9] }),
	.sram(mux_tree_tapbuf_size4_9_sram),
	.sram_inv(mux_tree_tapbuf_size4_9_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_17_));
   mux_tree_tapbuf_size4_mem mem_left_ipin_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(mux_tree_tapbuf_size4_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_0_sram),
	.mem_outb(mux_tree_tapbuf_size4_0_sram_inv));
   mux_tree_tapbuf_size4_mem mem_left_ipin_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_1_sram),
	.mem_outb(mux_tree_tapbuf_size4_1_sram_inv));
   mux_tree_tapbuf_size4_mem mem_left_ipin_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_2_sram),
	.mem_outb(mux_tree_tapbuf_size4_2_sram_inv));
   mux_tree_tapbuf_size4_mem mem_left_ipin_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_3_sram),
	.mem_outb(mux_tree_tapbuf_size4_3_sram_inv));
   mux_tree_tapbuf_size4_mem mem_left_ipin_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_4_sram),
	.mem_outb(mux_tree_tapbuf_size4_4_sram_inv));
   mux_tree_tapbuf_size4_mem mem_right_ipin_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_5_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_5_sram),
	.mem_outb(mux_tree_tapbuf_size4_5_sram_inv));
   mux_tree_tapbuf_size4_mem mem_right_ipin_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_5_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_6_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_6_sram),
	.mem_outb(mux_tree_tapbuf_size4_6_sram_inv));
   mux_tree_tapbuf_size4_mem mem_right_ipin_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_6_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_7_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_7_sram),
	.mem_outb(mux_tree_tapbuf_size4_7_sram_inv));
   mux_tree_tapbuf_size4_mem mem_right_ipin_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_7_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_8_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_8_sram),
	.mem_outb(mux_tree_tapbuf_size4_8_sram_inv));
   mux_tree_tapbuf_size4_mem mem_right_ipin_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_8_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_9_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_9_sram),
	.mem_outb(mux_tree_tapbuf_size4_9_sram_inv));
   mux_tree_tapbuf_size2 mux_left_ipin_5 (.in({ chany_bottom_in[5],
		chany_top_in[5] }),
	.sram(mux_tree_tapbuf_size2_0_sram),
	.sram_inv(mux_tree_tapbuf_size2_0_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_23_));
   mux_tree_tapbuf_size2 mux_left_ipin_6 (.in({ chany_bottom_in[6],
		chany_top_in[6] }),
	.sram(mux_tree_tapbuf_size2_1_sram),
	.sram_inv(mux_tree_tapbuf_size2_1_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_27_));
   mux_tree_tapbuf_size2 mux_left_ipin_7 (.in({ chany_bottom_in[7],
		chany_top_in[7] }),
	.sram(mux_tree_tapbuf_size2_2_sram),
	.sram_inv(mux_tree_tapbuf_size2_2_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_31_));
   mux_tree_tapbuf_size2 mux_left_ipin_8 (.in({ chany_bottom_in[8],
		chany_top_in[8] }),
	.sram(mux_tree_tapbuf_size2_3_sram),
	.sram_inv(mux_tree_tapbuf_size2_3_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_35_));
   mux_tree_tapbuf_size2 mux_left_ipin_9 (.in({ chany_bottom_in[9],
		chany_top_in[9] }),
	.sram(mux_tree_tapbuf_size2_4_sram),
	.sram_inv(mux_tree_tapbuf_size2_4_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_39_));
   mux_tree_tapbuf_size2 mux_right_ipin_5 (.in({ chany_bottom_in[5],
		chany_top_in[5] }),
	.sram(mux_tree_tapbuf_size2_5_sram),
	.sram_inv(mux_tree_tapbuf_size2_5_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_21_));
   mux_tree_tapbuf_size2 mux_right_ipin_6 (.in({ chany_bottom_in[6],
		chany_top_in[6] }),
	.sram(mux_tree_tapbuf_size2_6_sram),
	.sram_inv(mux_tree_tapbuf_size2_6_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_25_));
   mux_tree_tapbuf_size2 mux_right_ipin_7 (.in({ chany_bottom_in[7],
		chany_top_in[7] }),
	.sram(mux_tree_tapbuf_size2_7_sram),
	.sram_inv(mux_tree_tapbuf_size2_7_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_29_));
   mux_tree_tapbuf_size2 mux_right_ipin_8 (.in({ chany_bottom_in[8],
		chany_top_in[8] }),
	.sram(mux_tree_tapbuf_size2_8_sram),
	.sram_inv(mux_tree_tapbuf_size2_8_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_33_));
   mux_tree_tapbuf_size2 mux_right_ipin_9 (.in({ chany_bottom_in[9],
		chany_top_in[9] }),
	.sram(mux_tree_tapbuf_size2_9_sram),
	.sram_inv(mux_tree_tapbuf_size2_9_sram_inv),
	.out(left_grid_right_width_0_height_0_subtile_0__pin_I_37_));
   mux_tree_tapbuf_size2_mem mem_left_ipin_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_0_sram),
	.mem_outb(mux_tree_tapbuf_size2_0_sram_inv));
   mux_tree_tapbuf_size2_mem mem_left_ipin_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_1_sram),
	.mem_outb(mux_tree_tapbuf_size2_1_sram_inv));
   mux_tree_tapbuf_size2_mem mem_left_ipin_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_2_sram),
	.mem_outb(mux_tree_tapbuf_size2_2_sram_inv));
   mux_tree_tapbuf_size2_mem mem_left_ipin_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_3_sram),
	.mem_outb(mux_tree_tapbuf_size2_3_sram_inv));
   mux_tree_tapbuf_size2_mem mem_left_ipin_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_4_sram),
	.mem_outb(mux_tree_tapbuf_size2_4_sram_inv));
   mux_tree_tapbuf_size2_mem mem_right_ipin_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_9_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_5_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_5_sram),
	.mem_outb(mux_tree_tapbuf_size2_5_sram_inv));
   mux_tree_tapbuf_size2_mem mem_right_ipin_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_5_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_6_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_6_sram),
	.mem_outb(mux_tree_tapbuf_size2_6_sram_inv));
   mux_tree_tapbuf_size2_mem mem_right_ipin_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_6_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_7_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_7_sram),
	.mem_outb(mux_tree_tapbuf_size2_7_sram_inv));
   mux_tree_tapbuf_size2_mem mem_right_ipin_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_7_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_8_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_8_sram),
	.mem_outb(mux_tree_tapbuf_size2_8_sram_inv));
   mux_tree_tapbuf_size2_mem mem_right_ipin_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_8_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_9_sram),
	.mem_outb(mux_tree_tapbuf_size2_9_sram_inv));
endmodule

// ----- END Verilog module for cbx_1__2_ -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for Unique Connection Blocks[0][1]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for cby_0__1_ -----
module cby_0__1_ (
	pReset, 
	prog_clk, 
	chany_bottom_in, 
	chany_top_in, 
	ccff_head, 
	chany_bottom_out, 
	chany_top_out, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_3_, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_7_, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_11_, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_15_, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_19_, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_23_, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_27_, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_31_, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_35_, 
	right_grid_left_width_0_height_0_subtile_0__pin_I_39_, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:9] chany_bottom_in;
   input [0:9] chany_top_in;
   input [0:0] ccff_head;
   output [0:9] chany_bottom_out;
   output [0:9] chany_top_out;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_3_;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_7_;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_11_;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_15_;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_19_;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_23_;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_27_;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_31_;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_35_;
   output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_39_;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:1] mux_tree_tapbuf_size2_0_sram;
   wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_1_sram;
   wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_2_sram;
   wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_3_sram;
   wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_4_sram;
   wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
   wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
   wire [0:2] mux_tree_tapbuf_size4_0_sram;
   wire [0:2] mux_tree_tapbuf_size4_0_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_1_sram;
   wire [0:2] mux_tree_tapbuf_size4_1_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_2_sram;
   wire [0:2] mux_tree_tapbuf_size4_2_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_3_sram;
   wire [0:2] mux_tree_tapbuf_size4_3_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_4_sram;
   wire [0:2] mux_tree_tapbuf_size4_4_sram_inv;
   wire [0:0] mux_tree_tapbuf_size4_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_4_ccff_tail;

   assign chany_top_out[0] = chany_bottom_in[0] ;
   assign chany_top_out[1] = chany_bottom_in[1] ;
   assign chany_top_out[2] = chany_bottom_in[2] ;
   assign chany_top_out[3] = chany_bottom_in[3] ;
   assign chany_top_out[4] = chany_bottom_in[4] ;
   assign chany_top_out[5] = chany_bottom_in[5] ;
   assign chany_top_out[6] = chany_bottom_in[6] ;
   assign chany_top_out[7] = chany_bottom_in[7] ;
   assign chany_top_out[8] = chany_bottom_in[8] ;
   assign chany_top_out[9] = chany_bottom_in[9] ;
   assign chany_bottom_out[0] = chany_top_in[0] ;
   assign chany_bottom_out[1] = chany_top_in[1] ;
   assign chany_bottom_out[2] = chany_top_in[2] ;
   assign chany_bottom_out[3] = chany_top_in[3] ;
   assign chany_bottom_out[4] = chany_top_in[4] ;
   assign chany_bottom_out[5] = chany_top_in[5] ;
   assign chany_bottom_out[6] = chany_top_in[6] ;
   assign chany_bottom_out[7] = chany_top_in[7] ;
   assign chany_bottom_out[8] = chany_top_in[8] ;
   assign chany_bottom_out[9] = chany_top_in[9] ;

   mux_tree_tapbuf_size4 mux_left_ipin_0 (.in({ chany_bottom_in[0],
		chany_top_in[0],
		chany_bottom_in[5],
		chany_top_in[5] }),
	.sram(mux_tree_tapbuf_size4_0_sram),
	.sram_inv(mux_tree_tapbuf_size4_0_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_3_));
   mux_tree_tapbuf_size4 mux_left_ipin_1 (.in({ chany_bottom_in[1],
		chany_top_in[1],
		chany_bottom_in[6],
		chany_top_in[6] }),
	.sram(mux_tree_tapbuf_size4_1_sram),
	.sram_inv(mux_tree_tapbuf_size4_1_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_7_));
   mux_tree_tapbuf_size4 mux_left_ipin_2 (.in({ chany_bottom_in[2],
		chany_top_in[2],
		chany_bottom_in[7],
		chany_top_in[7] }),
	.sram(mux_tree_tapbuf_size4_2_sram),
	.sram_inv(mux_tree_tapbuf_size4_2_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_11_));
   mux_tree_tapbuf_size4 mux_left_ipin_3 (.in({ chany_bottom_in[3],
		chany_top_in[3],
		chany_bottom_in[8],
		chany_top_in[8] }),
	.sram(mux_tree_tapbuf_size4_3_sram),
	.sram_inv(mux_tree_tapbuf_size4_3_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_15_));
   mux_tree_tapbuf_size4 mux_left_ipin_4 (.in({ chany_bottom_in[4],
		chany_top_in[4],
		chany_bottom_in[9],
		chany_top_in[9] }),
	.sram(mux_tree_tapbuf_size4_4_sram),
	.sram_inv(mux_tree_tapbuf_size4_4_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_19_));
   mux_tree_tapbuf_size4_mem mem_left_ipin_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(mux_tree_tapbuf_size4_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_0_sram),
	.mem_outb(mux_tree_tapbuf_size4_0_sram_inv));
   mux_tree_tapbuf_size4_mem mem_left_ipin_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_1_sram),
	.mem_outb(mux_tree_tapbuf_size4_1_sram_inv));
   mux_tree_tapbuf_size4_mem mem_left_ipin_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_2_sram),
	.mem_outb(mux_tree_tapbuf_size4_2_sram_inv));
   mux_tree_tapbuf_size4_mem mem_left_ipin_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_3_sram),
	.mem_outb(mux_tree_tapbuf_size4_3_sram_inv));
   mux_tree_tapbuf_size4_mem mem_left_ipin_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_4_sram),
	.mem_outb(mux_tree_tapbuf_size4_4_sram_inv));
   mux_tree_tapbuf_size2 mux_left_ipin_5 (.in({ chany_bottom_in[5],
		chany_top_in[5] }),
	.sram(mux_tree_tapbuf_size2_0_sram),
	.sram_inv(mux_tree_tapbuf_size2_0_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_23_));
   mux_tree_tapbuf_size2 mux_left_ipin_6 (.in({ chany_bottom_in[6],
		chany_top_in[6] }),
	.sram(mux_tree_tapbuf_size2_1_sram),
	.sram_inv(mux_tree_tapbuf_size2_1_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_27_));
   mux_tree_tapbuf_size2 mux_left_ipin_7 (.in({ chany_bottom_in[7],
		chany_top_in[7] }),
	.sram(mux_tree_tapbuf_size2_2_sram),
	.sram_inv(mux_tree_tapbuf_size2_2_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_31_));
   mux_tree_tapbuf_size2 mux_left_ipin_8 (.in({ chany_bottom_in[8],
		chany_top_in[8] }),
	.sram(mux_tree_tapbuf_size2_3_sram),
	.sram_inv(mux_tree_tapbuf_size2_3_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_35_));
   mux_tree_tapbuf_size2 mux_left_ipin_9 (.in({ chany_bottom_in[9],
		chany_top_in[9] }),
	.sram(mux_tree_tapbuf_size2_4_sram),
	.sram_inv(mux_tree_tapbuf_size2_4_sram_inv),
	.out(right_grid_left_width_0_height_0_subtile_0__pin_I_39_));
   mux_tree_tapbuf_size2_mem mem_left_ipin_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_0_sram),
	.mem_outb(mux_tree_tapbuf_size2_0_sram_inv));
   mux_tree_tapbuf_size2_mem mem_left_ipin_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_1_sram),
	.mem_outb(mux_tree_tapbuf_size2_1_sram_inv));
   mux_tree_tapbuf_size2_mem mem_left_ipin_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_2_sram),
	.mem_outb(mux_tree_tapbuf_size2_2_sram_inv));
   mux_tree_tapbuf_size2_mem mem_left_ipin_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_3_sram),
	.mem_outb(mux_tree_tapbuf_size2_3_sram_inv));
   mux_tree_tapbuf_size2_mem mem_left_ipin_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_4_sram),
	.mem_outb(mux_tree_tapbuf_size2_4_sram_inv));
endmodule

// ----- END Verilog module for cbx_1__1_ -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for Unique Connection Blocks[1][2]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for cbx_1__2_ -----
module cbx_1__2_ (
	pReset, 
	prog_clk, 
	chanx_left_in, 
	chanx_right_in, 
	ccff_head, 
	chanx_left_out, 
	chanx_right_out, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_, 
	top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_, 
	top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_, 
	top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_, 
	top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_, 
	top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_, 
	top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_, 
	top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:9] chanx_left_in;
   input [0:9] chanx_right_in;
   input [0:0] ccff_head;
   output [0:9] chanx_left_out;
   output [0:9] chanx_right_out;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:1] mux_tree_tapbuf_size2_0_sram;
   wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_1_sram;
   wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_2_sram;
   wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_3_sram;
   wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_4_sram;
   wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
   wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
   wire [0:2] mux_tree_tapbuf_size4_0_sram;
   wire [0:2] mux_tree_tapbuf_size4_0_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_10_sram;
   wire [0:2] mux_tree_tapbuf_size4_10_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_11_sram;
   wire [0:2] mux_tree_tapbuf_size4_11_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_12_sram;
   wire [0:2] mux_tree_tapbuf_size4_12_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_1_sram;
   wire [0:2] mux_tree_tapbuf_size4_1_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_2_sram;
   wire [0:2] mux_tree_tapbuf_size4_2_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_3_sram;
   wire [0:2] mux_tree_tapbuf_size4_3_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_4_sram;
   wire [0:2] mux_tree_tapbuf_size4_4_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_5_sram;
   wire [0:2] mux_tree_tapbuf_size4_5_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_6_sram;
   wire [0:2] mux_tree_tapbuf_size4_6_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_7_sram;
   wire [0:2] mux_tree_tapbuf_size4_7_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_8_sram;
   wire [0:2] mux_tree_tapbuf_size4_8_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_9_sram;
   wire [0:2] mux_tree_tapbuf_size4_9_sram_inv;
   wire [0:0] mux_tree_tapbuf_size4_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_10_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_11_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_12_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_4_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_5_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_6_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_7_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_8_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_9_ccff_tail;

   assign chanx_right_out[0] = chanx_left_in[0] ;
   assign chanx_right_out[1] = chanx_left_in[1] ;
   assign chanx_right_out[2] = chanx_left_in[2] ;
   assign chanx_right_out[3] = chanx_left_in[3] ;
   assign chanx_right_out[4] = chanx_left_in[4] ;
   assign chanx_right_out[5] = chanx_left_in[5] ;
   assign chanx_right_out[6] = chanx_left_in[6] ;
   assign chanx_right_out[7] = chanx_left_in[7] ;
   assign chanx_right_out[8] = chanx_left_in[8] ;
   assign chanx_right_out[9] = chanx_left_in[9] ;
   assign chanx_left_out[0] = chanx_right_in[0] ;
   assign chanx_left_out[1] = chanx_right_in[1] ;
   assign chanx_left_out[2] = chanx_right_in[2] ;
   assign chanx_left_out[3] = chanx_right_in[3] ;
   assign chanx_left_out[4] = chanx_right_in[4] ;
   assign chanx_left_out[5] = chanx_right_in[5] ;
   assign chanx_left_out[6] = chanx_right_in[6] ;
   assign chanx_left_out[7] = chanx_right_in[7] ;
   assign chanx_left_out[8] = chanx_right_in[8] ;
   assign chanx_left_out[9] = chanx_right_in[9] ;

   mux_tree_tapbuf_size4 mux_bottom_ipin_0 (.in({ chanx_left_in[0],
		chanx_right_in[0],
		chanx_left_in[5],
		chanx_right_in[5] }),
	.sram(mux_tree_tapbuf_size4_0_sram),
	.sram_inv(mux_tree_tapbuf_size4_0_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_));
   mux_tree_tapbuf_size4 mux_bottom_ipin_1 (.in({ chanx_left_in[1],
		chanx_right_in[1],
		chanx_left_in[6],
		chanx_right_in[6] }),
	.sram(mux_tree_tapbuf_size4_1_sram),
	.sram_inv(mux_tree_tapbuf_size4_1_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_));
   mux_tree_tapbuf_size4 mux_bottom_ipin_2 (.in({ chanx_left_in[2],
		chanx_right_in[2],
		chanx_left_in[7],
		chanx_right_in[7] }),
	.sram(mux_tree_tapbuf_size4_2_sram),
	.sram_inv(mux_tree_tapbuf_size4_2_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_));
   mux_tree_tapbuf_size4 mux_bottom_ipin_3 (.in({ chanx_left_in[3],
		chanx_right_in[3],
		chanx_left_in[8],
		chanx_right_in[8] }),
	.sram(mux_tree_tapbuf_size4_3_sram),
	.sram_inv(mux_tree_tapbuf_size4_3_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_));
   mux_tree_tapbuf_size4 mux_bottom_ipin_4 (.in({ chanx_left_in[4],
		chanx_right_in[4],
		chanx_left_in[9],
		chanx_right_in[9] }),
	.sram(mux_tree_tapbuf_size4_4_sram),
	.sram_inv(mux_tree_tapbuf_size4_4_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_));
   mux_tree_tapbuf_size4 mux_bottom_ipin_5 (.in({ chanx_left_in[0],
		chanx_right_in[0],
		chanx_left_in[5],
		chanx_right_in[5] }),
	.sram(mux_tree_tapbuf_size4_5_sram),
	.sram_inv(mux_tree_tapbuf_size4_5_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_));
   mux_tree_tapbuf_size4 mux_bottom_ipin_6 (.in({ chanx_left_in[1],
		chanx_right_in[1],
		chanx_left_in[6],
		chanx_right_in[6] }),
	.sram(mux_tree_tapbuf_size4_6_sram),
	.sram_inv(mux_tree_tapbuf_size4_6_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_));
   mux_tree_tapbuf_size4 mux_bottom_ipin_7 (.in({ chanx_left_in[2],
		chanx_right_in[2],
		chanx_left_in[7],
		chanx_right_in[7] }),
	.sram(mux_tree_tapbuf_size4_7_sram),
	.sram_inv(mux_tree_tapbuf_size4_7_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_));
   mux_tree_tapbuf_size4 mux_top_ipin_0 (.in({ chanx_left_in[3],
		chanx_right_in[3],
		chanx_left_in[8],
		chanx_right_in[8] }),
	.sram(mux_tree_tapbuf_size4_8_sram),
	.sram_inv(mux_tree_tapbuf_size4_8_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_));
   mux_tree_tapbuf_size4 mux_top_ipin_1 (.in({ chanx_left_in[4],
		chanx_right_in[4],
		chanx_left_in[9],
		chanx_right_in[9] }),
	.sram(mux_tree_tapbuf_size4_9_sram),
	.sram_inv(mux_tree_tapbuf_size4_9_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_));
   mux_tree_tapbuf_size4 mux_top_ipin_2 (.in({ chanx_left_in[0],
		chanx_right_in[0],
		chanx_left_in[5],
		chanx_right_in[5] }),
	.sram(mux_tree_tapbuf_size4_10_sram),
	.sram_inv(mux_tree_tapbuf_size4_10_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_));
   mux_tree_tapbuf_size4 mux_top_ipin_3 (.in({ chanx_left_in[1],
		chanx_right_in[1],
		chanx_left_in[6],
		chanx_right_in[6] }),
	.sram(mux_tree_tapbuf_size4_11_sram),
	.sram_inv(mux_tree_tapbuf_size4_11_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_));
   mux_tree_tapbuf_size4 mux_top_ipin_4 (.in({ chanx_left_in[2],
		chanx_right_in[2],
		chanx_left_in[7],
		chanx_right_in[7] }),
	.sram(mux_tree_tapbuf_size4_12_sram),
	.sram_inv(mux_tree_tapbuf_size4_12_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_));
   mux_tree_tapbuf_size4_mem mem_bottom_ipin_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(mux_tree_tapbuf_size4_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_0_sram),
	.mem_outb(mux_tree_tapbuf_size4_0_sram_inv));
   mux_tree_tapbuf_size4_mem mem_bottom_ipin_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_1_sram),
	.mem_outb(mux_tree_tapbuf_size4_1_sram_inv));
   mux_tree_tapbuf_size4_mem mem_bottom_ipin_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_2_sram),
	.mem_outb(mux_tree_tapbuf_size4_2_sram_inv));
   mux_tree_tapbuf_size4_mem mem_bottom_ipin_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_3_sram),
	.mem_outb(mux_tree_tapbuf_size4_3_sram_inv));
   mux_tree_tapbuf_size4_mem mem_bottom_ipin_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_4_sram),
	.mem_outb(mux_tree_tapbuf_size4_4_sram_inv));
   mux_tree_tapbuf_size4_mem mem_bottom_ipin_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_5_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_5_sram),
	.mem_outb(mux_tree_tapbuf_size4_5_sram_inv));
   mux_tree_tapbuf_size4_mem mem_bottom_ipin_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_5_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_6_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_6_sram),
	.mem_outb(mux_tree_tapbuf_size4_6_sram_inv));
   mux_tree_tapbuf_size4_mem mem_bottom_ipin_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_6_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_7_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_7_sram),
	.mem_outb(mux_tree_tapbuf_size4_7_sram_inv));
   mux_tree_tapbuf_size4_mem mem_top_ipin_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_7_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_8_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_8_sram),
	.mem_outb(mux_tree_tapbuf_size4_8_sram_inv));
   mux_tree_tapbuf_size4_mem mem_top_ipin_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_8_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_9_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_9_sram),
	.mem_outb(mux_tree_tapbuf_size4_9_sram_inv));
   mux_tree_tapbuf_size4_mem mem_top_ipin_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_9_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_10_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_10_sram),
	.mem_outb(mux_tree_tapbuf_size4_10_sram_inv));
   mux_tree_tapbuf_size4_mem mem_top_ipin_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_10_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_11_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_11_sram),
	.mem_outb(mux_tree_tapbuf_size4_11_sram_inv));
   mux_tree_tapbuf_size4_mem mem_top_ipin_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_11_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_12_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_12_sram),
	.mem_outb(mux_tree_tapbuf_size4_12_sram_inv));
   mux_tree_tapbuf_size2 mux_top_ipin_5 (.in({ chanx_left_in[3],
		chanx_right_in[3] }),
	.sram(mux_tree_tapbuf_size2_0_sram),
	.sram_inv(mux_tree_tapbuf_size2_0_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_));
   mux_tree_tapbuf_size2 mux_top_ipin_6 (.in({ chanx_left_in[4],
		chanx_right_in[4] }),
	.sram(mux_tree_tapbuf_size2_1_sram),
	.sram_inv(mux_tree_tapbuf_size2_1_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_));
   mux_tree_tapbuf_size2 mux_top_ipin_7 (.in({ chanx_left_in[5],
		chanx_right_in[5] }),
	.sram(mux_tree_tapbuf_size2_2_sram),
	.sram_inv(mux_tree_tapbuf_size2_2_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_));
   mux_tree_tapbuf_size2 mux_top_ipin_8 (.in({ chanx_left_in[6],
		chanx_right_in[6] }),
	.sram(mux_tree_tapbuf_size2_3_sram),
	.sram_inv(mux_tree_tapbuf_size2_3_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_));
   mux_tree_tapbuf_size2 mux_top_ipin_9 (.in({ chanx_left_in[7],
		chanx_right_in[7] }),
	.sram(mux_tree_tapbuf_size2_4_sram),
	.sram_inv(mux_tree_tapbuf_size2_4_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_));
   mux_tree_tapbuf_size2_mem mem_top_ipin_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_12_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_0_sram),
	.mem_outb(mux_tree_tapbuf_size2_0_sram_inv));
   mux_tree_tapbuf_size2_mem mem_top_ipin_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_1_sram),
	.mem_outb(mux_tree_tapbuf_size2_1_sram_inv));
   mux_tree_tapbuf_size2_mem mem_top_ipin_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_2_sram),
	.mem_outb(mux_tree_tapbuf_size2_2_sram_inv));
   mux_tree_tapbuf_size2_mem mem_top_ipin_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_3_sram),
	.mem_outb(mux_tree_tapbuf_size2_3_sram_inv));
   mux_tree_tapbuf_size2_mem mem_top_ipin_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_4_sram),
	.mem_outb(mux_tree_tapbuf_size2_4_sram_inv));
endmodule

// ----- END Verilog module for cbx_1__0_ -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for Unique Connection Blocks[1][1]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for cbx_1__1_ -----
module cbx_1__1_ (
	pReset, 
	prog_clk, 
	chanx_left_in, 
	chanx_right_in, 
	ccff_head, 
	chanx_left_out, 
	chanx_right_out, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:9] chanx_left_in;
   input [0:9] chanx_right_in;
   input [0:0] ccff_head;
   output [0:9] chanx_left_out;
   output [0:9] chanx_right_out;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:1] mux_tree_tapbuf_size2_0_sram;
   wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_1_sram;
   wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_2_sram;
   wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_3_sram;
   wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_4_sram;
   wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_5_sram;
   wire [0:1] mux_tree_tapbuf_size2_5_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_6_sram;
   wire [0:1] mux_tree_tapbuf_size2_6_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_7_sram;
   wire [0:1] mux_tree_tapbuf_size2_7_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_8_sram;
   wire [0:1] mux_tree_tapbuf_size2_8_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_9_sram;
   wire [0:1] mux_tree_tapbuf_size2_9_sram_inv;
   wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_4_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_5_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_6_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_7_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_8_ccff_tail;
   wire [0:2] mux_tree_tapbuf_size4_0_sram;
   wire [0:2] mux_tree_tapbuf_size4_0_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_1_sram;
   wire [0:2] mux_tree_tapbuf_size4_1_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_2_sram;
   wire [0:2] mux_tree_tapbuf_size4_2_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_3_sram;
   wire [0:2] mux_tree_tapbuf_size4_3_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_4_sram;
   wire [0:2] mux_tree_tapbuf_size4_4_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_5_sram;
   wire [0:2] mux_tree_tapbuf_size4_5_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_6_sram;
   wire [0:2] mux_tree_tapbuf_size4_6_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_7_sram;
   wire [0:2] mux_tree_tapbuf_size4_7_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_8_sram;
   wire [0:2] mux_tree_tapbuf_size4_8_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_9_sram;
   wire [0:2] mux_tree_tapbuf_size4_9_sram_inv;
   wire [0:0] mux_tree_tapbuf_size4_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_4_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_5_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_6_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_7_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_8_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_9_ccff_tail;

   assign chanx_right_out[0] = chanx_left_in[0] ;
   assign chanx_right_out[1] = chanx_left_in[1] ;
   assign chanx_right_out[2] = chanx_left_in[2] ;
   assign chanx_right_out[3] = chanx_left_in[3] ;
   assign chanx_right_out[4] = chanx_left_in[4] ;
   assign chanx_right_out[5] = chanx_left_in[5] ;
   assign chanx_right_out[6] = chanx_left_in[6] ;
   assign chanx_right_out[7] = chanx_left_in[7] ;
   assign chanx_right_out[8] = chanx_left_in[8] ;
   assign chanx_right_out[9] = chanx_left_in[9] ;
   assign chanx_left_out[0] = chanx_right_in[0] ;
   assign chanx_left_out[1] = chanx_right_in[1] ;
   assign chanx_left_out[2] = chanx_right_in[2] ;
   assign chanx_left_out[3] = chanx_right_in[3] ;
   assign chanx_left_out[4] = chanx_right_in[4] ;
   assign chanx_left_out[5] = chanx_right_in[5] ;
   assign chanx_left_out[6] = chanx_right_in[6] ;
   assign chanx_left_out[7] = chanx_right_in[7] ;
   assign chanx_left_out[8] = chanx_right_in[8] ;
   assign chanx_left_out[9] = chanx_right_in[9] ;

   mux_tree_tapbuf_size4 mux_bottom_ipin_0 (.in({ chanx_left_in[0],
		chanx_right_in[0],
		chanx_left_in[5],
		chanx_right_in[5] }),
	.sram(mux_tree_tapbuf_size4_0_sram),
	.sram_inv(mux_tree_tapbuf_size4_0_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_));
   mux_tree_tapbuf_size4 mux_bottom_ipin_1 (.in({ chanx_left_in[1],
		chanx_right_in[1],
		chanx_left_in[6],
		chanx_right_in[6] }),
	.sram(mux_tree_tapbuf_size4_1_sram),
	.sram_inv(mux_tree_tapbuf_size4_1_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_));
   mux_tree_tapbuf_size4 mux_bottom_ipin_2 (.in({ chanx_left_in[2],
		chanx_right_in[2],
		chanx_left_in[7],
		chanx_right_in[7] }),
	.sram(mux_tree_tapbuf_size4_2_sram),
	.sram_inv(mux_tree_tapbuf_size4_2_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_));
   mux_tree_tapbuf_size4 mux_bottom_ipin_3 (.in({ chanx_left_in[3],
		chanx_right_in[3],
		chanx_left_in[8],
		chanx_right_in[8] }),
	.sram(mux_tree_tapbuf_size4_3_sram),
	.sram_inv(mux_tree_tapbuf_size4_3_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_));
   mux_tree_tapbuf_size4 mux_bottom_ipin_4 (.in({ chanx_left_in[4],
		chanx_right_in[4],
		chanx_left_in[9],
		chanx_right_in[9] }),
	.sram(mux_tree_tapbuf_size4_4_sram),
	.sram_inv(mux_tree_tapbuf_size4_4_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_));
   mux_tree_tapbuf_size4 mux_top_ipin_0 (.in({ chanx_left_in[0],
		chanx_right_in[0],
		chanx_left_in[5],
		chanx_right_in[5] }),
	.sram(mux_tree_tapbuf_size4_5_sram),
	.sram_inv(mux_tree_tapbuf_size4_5_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_));
   mux_tree_tapbuf_size4 mux_top_ipin_1 (.in({ chanx_left_in[1],
		chanx_right_in[1],
		chanx_left_in[6],
		chanx_right_in[6] }),
	.sram(mux_tree_tapbuf_size4_6_sram),
	.sram_inv(mux_tree_tapbuf_size4_6_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_));
   mux_tree_tapbuf_size4 mux_top_ipin_2 (.in({ chanx_left_in[2],
		chanx_right_in[2],
		chanx_left_in[7],
		chanx_right_in[7] }),
	.sram(mux_tree_tapbuf_size4_7_sram),
	.sram_inv(mux_tree_tapbuf_size4_7_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_));
   mux_tree_tapbuf_size4 mux_top_ipin_3 (.in({ chanx_left_in[3],
		chanx_right_in[3],
		chanx_left_in[8],
		chanx_right_in[8] }),
	.sram(mux_tree_tapbuf_size4_8_sram),
	.sram_inv(mux_tree_tapbuf_size4_8_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_));
   mux_tree_tapbuf_size4 mux_top_ipin_4 (.in({ chanx_left_in[4],
		chanx_right_in[4],
		chanx_left_in[9],
		chanx_right_in[9] }),
	.sram(mux_tree_tapbuf_size4_9_sram),
	.sram_inv(mux_tree_tapbuf_size4_9_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_));
   mux_tree_tapbuf_size4_mem mem_bottom_ipin_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(mux_tree_tapbuf_size4_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_0_sram),
	.mem_outb(mux_tree_tapbuf_size4_0_sram_inv));
   mux_tree_tapbuf_size4_mem mem_bottom_ipin_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_1_sram),
	.mem_outb(mux_tree_tapbuf_size4_1_sram_inv));
   mux_tree_tapbuf_size4_mem mem_bottom_ipin_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_2_sram),
	.mem_outb(mux_tree_tapbuf_size4_2_sram_inv));
   mux_tree_tapbuf_size4_mem mem_bottom_ipin_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_3_sram),
	.mem_outb(mux_tree_tapbuf_size4_3_sram_inv));
   mux_tree_tapbuf_size4_mem mem_bottom_ipin_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_4_sram),
	.mem_outb(mux_tree_tapbuf_size4_4_sram_inv));
   mux_tree_tapbuf_size4_mem mem_top_ipin_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_5_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_5_sram),
	.mem_outb(mux_tree_tapbuf_size4_5_sram_inv));
   mux_tree_tapbuf_size4_mem mem_top_ipin_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_5_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_6_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_6_sram),
	.mem_outb(mux_tree_tapbuf_size4_6_sram_inv));
   mux_tree_tapbuf_size4_mem mem_top_ipin_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_6_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_7_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_7_sram),
	.mem_outb(mux_tree_tapbuf_size4_7_sram_inv));
   mux_tree_tapbuf_size4_mem mem_top_ipin_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_7_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_8_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_8_sram),
	.mem_outb(mux_tree_tapbuf_size4_8_sram_inv));
   mux_tree_tapbuf_size4_mem mem_top_ipin_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_8_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_9_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_9_sram),
	.mem_outb(mux_tree_tapbuf_size4_9_sram_inv));
   mux_tree_tapbuf_size2 mux_bottom_ipin_5 (.in({ chanx_left_in[5],
		chanx_right_in[5] }),
	.sram(mux_tree_tapbuf_size2_0_sram),
	.sram_inv(mux_tree_tapbuf_size2_0_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_));
   mux_tree_tapbuf_size2 mux_bottom_ipin_6 (.in({ chanx_left_in[6],
		chanx_right_in[6] }),
	.sram(mux_tree_tapbuf_size2_1_sram),
	.sram_inv(mux_tree_tapbuf_size2_1_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_));
   mux_tree_tapbuf_size2 mux_bottom_ipin_7 (.in({ chanx_left_in[7],
		chanx_right_in[7] }),
	.sram(mux_tree_tapbuf_size2_2_sram),
	.sram_inv(mux_tree_tapbuf_size2_2_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_));
   mux_tree_tapbuf_size2 mux_bottom_ipin_8 (.in({ chanx_left_in[8],
		chanx_right_in[8] }),
	.sram(mux_tree_tapbuf_size2_3_sram),
	.sram_inv(mux_tree_tapbuf_size2_3_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_));
   mux_tree_tapbuf_size2 mux_bottom_ipin_9 (.in({ chanx_left_in[9],
		chanx_right_in[9] }),
	.sram(mux_tree_tapbuf_size2_4_sram),
	.sram_inv(mux_tree_tapbuf_size2_4_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_));
   mux_tree_tapbuf_size2 mux_top_ipin_5 (.in({ chanx_left_in[5],
		chanx_right_in[5] }),
	.sram(mux_tree_tapbuf_size2_5_sram),
	.sram_inv(mux_tree_tapbuf_size2_5_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_));
   mux_tree_tapbuf_size2 mux_top_ipin_6 (.in({ chanx_left_in[6],
		chanx_right_in[6] }),
	.sram(mux_tree_tapbuf_size2_6_sram),
	.sram_inv(mux_tree_tapbuf_size2_6_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_));
   mux_tree_tapbuf_size2 mux_top_ipin_7 (.in({ chanx_left_in[7],
		chanx_right_in[7] }),
	.sram(mux_tree_tapbuf_size2_7_sram),
	.sram_inv(mux_tree_tapbuf_size2_7_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_));
   mux_tree_tapbuf_size2 mux_top_ipin_8 (.in({ chanx_left_in[8],
		chanx_right_in[8] }),
	.sram(mux_tree_tapbuf_size2_8_sram),
	.sram_inv(mux_tree_tapbuf_size2_8_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_));
   mux_tree_tapbuf_size2 mux_top_ipin_9 (.in({ chanx_left_in[9],
		chanx_right_in[9] }),
	.sram(mux_tree_tapbuf_size2_9_sram),
	.sram_inv(mux_tree_tapbuf_size2_9_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_));
   mux_tree_tapbuf_size2_mem mem_bottom_ipin_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_0_sram),
	.mem_outb(mux_tree_tapbuf_size2_0_sram_inv));
   mux_tree_tapbuf_size2_mem mem_bottom_ipin_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_1_sram),
	.mem_outb(mux_tree_tapbuf_size2_1_sram_inv));
   mux_tree_tapbuf_size2_mem mem_bottom_ipin_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_2_sram),
	.mem_outb(mux_tree_tapbuf_size2_2_sram_inv));
   mux_tree_tapbuf_size2_mem mem_bottom_ipin_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_3_sram),
	.mem_outb(mux_tree_tapbuf_size2_3_sram_inv));
   mux_tree_tapbuf_size2_mem mem_bottom_ipin_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_4_sram),
	.mem_outb(mux_tree_tapbuf_size2_4_sram_inv));
   mux_tree_tapbuf_size2_mem mem_top_ipin_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_9_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_5_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_5_sram),
	.mem_outb(mux_tree_tapbuf_size2_5_sram_inv));
   mux_tree_tapbuf_size2_mem mem_top_ipin_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_5_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_6_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_6_sram),
	.mem_outb(mux_tree_tapbuf_size2_6_sram_inv));
   mux_tree_tapbuf_size2_mem mem_top_ipin_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_6_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_7_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_7_sram),
	.mem_outb(mux_tree_tapbuf_size2_7_sram_inv));
   mux_tree_tapbuf_size2_mem mem_top_ipin_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_7_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_8_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_8_sram),
	.mem_outb(mux_tree_tapbuf_size2_8_sram_inv));
   mux_tree_tapbuf_size2_mem mem_top_ipin_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_8_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_9_sram),
	.mem_outb(mux_tree_tapbuf_size2_9_sram_inv));
endmodule

// ----- END Verilog module for sb_2__2_ -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for Unique Connection Blocks[1][0]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for cbx_1__0_ -----
module cbx_1__0_ (
	pReset, 
	prog_clk, 
	chanx_left_in, 
	chanx_right_in, 
	ccff_head, 
	chanx_left_out, 
	chanx_right_out, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_, 
	top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_, 
	bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_, 
	bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_, 
	bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_, 
	bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_, 
	bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_, 
	bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_, 
	bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_, 
	bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:9] chanx_left_in;
   input [0:9] chanx_right_in;
   input [0:0] ccff_head;
   output [0:9] chanx_left_out;
   output [0:9] chanx_right_out;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_;
   output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_;
   output [0:0] bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:1] mux_tree_tapbuf_size2_0_sram;
   wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_1_sram;
   wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_2_sram;
   wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_3_sram;
   wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_4_sram;
   wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
   wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_4_ccff_tail;
   wire [0:2] mux_tree_tapbuf_size4_0_sram;
   wire [0:2] mux_tree_tapbuf_size4_0_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_10_sram;
   wire [0:2] mux_tree_tapbuf_size4_10_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_11_sram;
   wire [0:2] mux_tree_tapbuf_size4_11_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_12_sram;
   wire [0:2] mux_tree_tapbuf_size4_12_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_1_sram;
   wire [0:2] mux_tree_tapbuf_size4_1_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_2_sram;
   wire [0:2] mux_tree_tapbuf_size4_2_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_3_sram;
   wire [0:2] mux_tree_tapbuf_size4_3_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_4_sram;
   wire [0:2] mux_tree_tapbuf_size4_4_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_5_sram;
   wire [0:2] mux_tree_tapbuf_size4_5_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_6_sram;
   wire [0:2] mux_tree_tapbuf_size4_6_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_7_sram;
   wire [0:2] mux_tree_tapbuf_size4_7_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_8_sram;
   wire [0:2] mux_tree_tapbuf_size4_8_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_9_sram;
   wire [0:2] mux_tree_tapbuf_size4_9_sram_inv;
   wire [0:0] mux_tree_tapbuf_size4_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_10_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_11_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_4_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_5_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_6_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_7_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_8_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_9_ccff_tail;

   assign chanx_right_out[0] = chanx_left_in[0] ;
   assign chanx_right_out[1] = chanx_left_in[1] ;
   assign chanx_right_out[2] = chanx_left_in[2] ;
   assign chanx_right_out[3] = chanx_left_in[3] ;
   assign chanx_right_out[4] = chanx_left_in[4] ;
   assign chanx_right_out[5] = chanx_left_in[5] ;
   assign chanx_right_out[6] = chanx_left_in[6] ;
   assign chanx_right_out[7] = chanx_left_in[7] ;
   assign chanx_right_out[8] = chanx_left_in[8] ;
   assign chanx_right_out[9] = chanx_left_in[9] ;
   assign chanx_left_out[0] = chanx_right_in[0] ;
   assign chanx_left_out[1] = chanx_right_in[1] ;
   assign chanx_left_out[2] = chanx_right_in[2] ;
   assign chanx_left_out[3] = chanx_right_in[3] ;
   assign chanx_left_out[4] = chanx_right_in[4] ;
   assign chanx_left_out[5] = chanx_right_in[5] ;
   assign chanx_left_out[6] = chanx_right_in[6] ;
   assign chanx_left_out[7] = chanx_right_in[7] ;
   assign chanx_left_out[8] = chanx_right_in[8] ;
   assign chanx_left_out[9] = chanx_right_in[9] ;

   mux_tree_tapbuf_size4 mux_bottom_ipin_0 (.in({ chanx_left_in[0],
		chanx_right_in[0],
		chanx_left_in[5],
		chanx_right_in[5] }),
	.sram(mux_tree_tapbuf_size4_0_sram),
	.sram_inv(mux_tree_tapbuf_size4_0_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_));
   mux_tree_tapbuf_size4 mux_bottom_ipin_1 (.in({ chanx_left_in[1],
		chanx_right_in[1],
		chanx_left_in[6],
		chanx_right_in[6] }),
	.sram(mux_tree_tapbuf_size4_1_sram),
	.sram_inv(mux_tree_tapbuf_size4_1_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_));
   mux_tree_tapbuf_size4 mux_bottom_ipin_2 (.in({ chanx_left_in[2],
		chanx_right_in[2],
		chanx_left_in[7],
		chanx_right_in[7] }),
	.sram(mux_tree_tapbuf_size4_2_sram),
	.sram_inv(mux_tree_tapbuf_size4_2_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_));
   mux_tree_tapbuf_size4 mux_bottom_ipin_3 (.in({ chanx_left_in[3],
		chanx_right_in[3],
		chanx_left_in[8],
		chanx_right_in[8] }),
	.sram(mux_tree_tapbuf_size4_3_sram),
	.sram_inv(mux_tree_tapbuf_size4_3_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_));
   mux_tree_tapbuf_size4 mux_bottom_ipin_4 (.in({ chanx_left_in[4],
		chanx_right_in[4],
		chanx_left_in[9],
		chanx_right_in[9] }),
	.sram(mux_tree_tapbuf_size4_4_sram),
	.sram_inv(mux_tree_tapbuf_size4_4_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_));
   mux_tree_tapbuf_size4 mux_top_ipin_0 (.in({ chanx_left_in[0],
		chanx_right_in[0],
		chanx_left_in[5],
		chanx_right_in[5] }),
	.sram(mux_tree_tapbuf_size4_5_sram),
	.sram_inv(mux_tree_tapbuf_size4_5_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_));
   mux_tree_tapbuf_size4 mux_top_ipin_1 (.in({ chanx_left_in[1],
		chanx_right_in[1],
		chanx_left_in[6],
		chanx_right_in[6] }),
	.sram(mux_tree_tapbuf_size4_6_sram),
	.sram_inv(mux_tree_tapbuf_size4_6_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_));
   mux_tree_tapbuf_size4 mux_top_ipin_2 (.in({ chanx_left_in[2],
		chanx_right_in[2],
		chanx_left_in[7],
		chanx_right_in[7] }),
	.sram(mux_tree_tapbuf_size4_7_sram),
	.sram_inv(mux_tree_tapbuf_size4_7_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_));
   mux_tree_tapbuf_size4 mux_top_ipin_3 (.in({ chanx_left_in[3],
		chanx_right_in[3],
		chanx_left_in[8],
		chanx_right_in[8] }),
	.sram(mux_tree_tapbuf_size4_8_sram),
	.sram_inv(mux_tree_tapbuf_size4_8_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_));
   mux_tree_tapbuf_size4 mux_top_ipin_4 (.in({ chanx_left_in[4],
		chanx_right_in[4],
		chanx_left_in[9],
		chanx_right_in[9] }),
	.sram(mux_tree_tapbuf_size4_9_sram),
	.sram_inv(mux_tree_tapbuf_size4_9_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_));
   mux_tree_tapbuf_size4 mux_top_ipin_5 (.in({ chanx_left_in[0],
		chanx_right_in[0],
		chanx_left_in[5],
		chanx_right_in[5] }),
	.sram(mux_tree_tapbuf_size4_10_sram),
	.sram_inv(mux_tree_tapbuf_size4_10_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_));
   mux_tree_tapbuf_size4 mux_top_ipin_6 (.in({ chanx_left_in[1],
		chanx_right_in[1],
		chanx_left_in[6],
		chanx_right_in[6] }),
	.sram(mux_tree_tapbuf_size4_11_sram),
	.sram_inv(mux_tree_tapbuf_size4_11_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_));
   mux_tree_tapbuf_size4 mux_top_ipin_7 (.in({ chanx_left_in[2],
		chanx_right_in[2],
		chanx_left_in[7],
		chanx_right_in[7] }),
	.sram(mux_tree_tapbuf_size4_12_sram),
	.sram_inv(mux_tree_tapbuf_size4_12_sram_inv),
	.out(bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_));
   mux_tree_tapbuf_size4_mem mem_bottom_ipin_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(mux_tree_tapbuf_size4_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_0_sram),
	.mem_outb(mux_tree_tapbuf_size4_0_sram_inv));
   mux_tree_tapbuf_size4_mem mem_bottom_ipin_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_1_sram),
	.mem_outb(mux_tree_tapbuf_size4_1_sram_inv));
   mux_tree_tapbuf_size4_mem mem_bottom_ipin_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_2_sram),
	.mem_outb(mux_tree_tapbuf_size4_2_sram_inv));
   mux_tree_tapbuf_size4_mem mem_bottom_ipin_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_3_sram),
	.mem_outb(mux_tree_tapbuf_size4_3_sram_inv));
   mux_tree_tapbuf_size4_mem mem_bottom_ipin_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_4_sram),
	.mem_outb(mux_tree_tapbuf_size4_4_sram_inv));
   mux_tree_tapbuf_size4_mem mem_top_ipin_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_5_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_5_sram),
	.mem_outb(mux_tree_tapbuf_size4_5_sram_inv));
   mux_tree_tapbuf_size4_mem mem_top_ipin_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_5_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_6_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_6_sram),
	.mem_outb(mux_tree_tapbuf_size4_6_sram_inv));
   mux_tree_tapbuf_size4_mem mem_top_ipin_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_6_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_7_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_7_sram),
	.mem_outb(mux_tree_tapbuf_size4_7_sram_inv));
   mux_tree_tapbuf_size4_mem mem_top_ipin_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_7_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_8_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_8_sram),
	.mem_outb(mux_tree_tapbuf_size4_8_sram_inv));
   mux_tree_tapbuf_size4_mem mem_top_ipin_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_8_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_9_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_9_sram),
	.mem_outb(mux_tree_tapbuf_size4_9_sram_inv));
   mux_tree_tapbuf_size4_mem mem_top_ipin_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_9_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_10_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_10_sram),
	.mem_outb(mux_tree_tapbuf_size4_10_sram_inv));
   mux_tree_tapbuf_size4_mem mem_top_ipin_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_10_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_11_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_11_sram),
	.mem_outb(mux_tree_tapbuf_size4_11_sram_inv));
   mux_tree_tapbuf_size4_mem mem_top_ipin_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_11_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_12_sram),
	.mem_outb(mux_tree_tapbuf_size4_12_sram_inv));
   mux_tree_tapbuf_size2 mux_bottom_ipin_5 (.in({ chanx_left_in[5],
		chanx_right_in[5] }),
	.sram(mux_tree_tapbuf_size2_0_sram),
	.sram_inv(mux_tree_tapbuf_size2_0_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_));
   mux_tree_tapbuf_size2 mux_bottom_ipin_6 (.in({ chanx_left_in[6],
		chanx_right_in[6] }),
	.sram(mux_tree_tapbuf_size2_1_sram),
	.sram_inv(mux_tree_tapbuf_size2_1_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_));
   mux_tree_tapbuf_size2 mux_bottom_ipin_7 (.in({ chanx_left_in[7],
		chanx_right_in[7] }),
	.sram(mux_tree_tapbuf_size2_2_sram),
	.sram_inv(mux_tree_tapbuf_size2_2_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_));
   mux_tree_tapbuf_size2 mux_bottom_ipin_8 (.in({ chanx_left_in[8],
		chanx_right_in[8] }),
	.sram(mux_tree_tapbuf_size2_3_sram),
	.sram_inv(mux_tree_tapbuf_size2_3_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_));
   mux_tree_tapbuf_size2 mux_bottom_ipin_9 (.in({ chanx_left_in[9],
		chanx_right_in[9] }),
	.sram(mux_tree_tapbuf_size2_4_sram),
	.sram_inv(mux_tree_tapbuf_size2_4_sram_inv),
	.out(top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_));
   mux_tree_tapbuf_size2_mem mem_bottom_ipin_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_0_sram),
	.mem_outb(mux_tree_tapbuf_size2_0_sram_inv));
   mux_tree_tapbuf_size2_mem mem_bottom_ipin_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_1_sram),
	.mem_outb(mux_tree_tapbuf_size2_1_sram_inv));
   mux_tree_tapbuf_size2_mem mem_bottom_ipin_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_2_sram),
	.mem_outb(mux_tree_tapbuf_size2_2_sram_inv));
   mux_tree_tapbuf_size2_mem mem_bottom_ipin_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_3_sram),
	.mem_outb(mux_tree_tapbuf_size2_3_sram_inv));
   mux_tree_tapbuf_size2_mem mem_bottom_ipin_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_4_sram),
	.mem_outb(mux_tree_tapbuf_size2_4_sram_inv));
endmodule

// ----- END Verilog module for sb_2__1_ -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for Unique Switch Blocks[2][2]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for sb_2__2_ -----
module sb_2__2_ (
	pReset, 
	prog_clk, 
	chany_bottom_in, 
	bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_, 
	bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_, 
	bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_, 
	bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_, 
	bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_, 
	chanx_left_in, 
	left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_, 
	left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_, 
	left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_, 
	left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_, 
	left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_, 
	left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_, 
	left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_, 
	left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_, 
	left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_, 
	left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_, 
	left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_, 
	ccff_head, 
	chany_bottom_out, 
	chanx_left_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:9] chany_bottom_in;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_;
   input [0:9] chanx_left_in;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_;
   input [0:0] ccff_head;
   output [0:9] chany_bottom_out;
   output [0:9] chanx_left_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:1] mux_tree_tapbuf_size2_0_sram;
   wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_10_sram;
   wire [0:1] mux_tree_tapbuf_size2_10_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_11_sram;
   wire [0:1] mux_tree_tapbuf_size2_11_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_1_sram;
   wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_2_sram;
   wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_3_sram;
   wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_4_sram;
   wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_5_sram;
   wire [0:1] mux_tree_tapbuf_size2_5_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_6_sram;
   wire [0:1] mux_tree_tapbuf_size2_6_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_7_sram;
   wire [0:1] mux_tree_tapbuf_size2_7_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_8_sram;
   wire [0:1] mux_tree_tapbuf_size2_8_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_9_sram;
   wire [0:1] mux_tree_tapbuf_size2_9_sram_inv;
   wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_10_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_4_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_5_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_6_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_7_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_8_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_9_ccff_tail;
   wire [0:1] mux_tree_tapbuf_size3_0_sram;
   wire [0:1] mux_tree_tapbuf_size3_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_1_sram;
   wire [0:1] mux_tree_tapbuf_size3_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_2_sram;
   wire [0:1] mux_tree_tapbuf_size3_2_sram_inv;
   wire [0:0] mux_tree_tapbuf_size3_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_2_ccff_tail;

   assign chany_bottom_out[9] = chanx_left_in[0] ;
   assign chany_bottom_out[5] = chanx_left_in[6] ;
   assign chany_bottom_out[6] = chanx_left_in[7] ;
   assign chany_bottom_out[7] = chanx_left_in[8] ;
   assign chany_bottom_out[8] = chanx_left_in[9] ;

   mux_tree_tapbuf_size2 mux_bottom_track_1 (.in({ bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_,
		chanx_left_in[1] }),
	.sram(mux_tree_tapbuf_size2_0_sram),
	.sram_inv(mux_tree_tapbuf_size2_0_sram_inv),
	.out(chany_bottom_out[0]));
   mux_tree_tapbuf_size2 mux_bottom_track_3 (.in({ bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_,
		chanx_left_in[2] }),
	.sram(mux_tree_tapbuf_size2_1_sram),
	.sram_inv(mux_tree_tapbuf_size2_1_sram_inv),
	.out(chany_bottom_out[1]));
   mux_tree_tapbuf_size2 mux_bottom_track_5 (.in({ bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_,
		chanx_left_in[3] }),
	.sram(mux_tree_tapbuf_size2_2_sram),
	.sram_inv(mux_tree_tapbuf_size2_2_sram_inv),
	.out(chany_bottom_out[2]));
   mux_tree_tapbuf_size2 mux_bottom_track_7 (.in({ bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_,
		chanx_left_in[4] }),
	.sram(mux_tree_tapbuf_size2_3_sram),
	.sram_inv(mux_tree_tapbuf_size2_3_sram_inv),
	.out(chany_bottom_out[3]));
   mux_tree_tapbuf_size2 mux_bottom_track_9 (.in({ bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_,
		chanx_left_in[5] }),
	.sram(mux_tree_tapbuf_size2_4_sram),
	.sram_inv(mux_tree_tapbuf_size2_4_sram_inv),
	.out(chany_bottom_out[4]));
   mux_tree_tapbuf_size2 mux_left_track_7 (.in({ chany_bottom_in[2],
		left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_5_sram),
	.sram_inv(mux_tree_tapbuf_size2_5_sram_inv),
	.out(chanx_left_out[3]));
   mux_tree_tapbuf_size2 mux_left_track_9 (.in({ chany_bottom_in[3],
		left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_6_sram),
	.sram_inv(mux_tree_tapbuf_size2_6_sram_inv),
	.out(chanx_left_out[4]));
   mux_tree_tapbuf_size2 mux_left_track_11 (.in({ chany_bottom_in[4],
		left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_7_sram),
	.sram_inv(mux_tree_tapbuf_size2_7_sram_inv),
	.out(chanx_left_out[5]));
   mux_tree_tapbuf_size2 mux_left_track_13 (.in({ chany_bottom_in[5],
		left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_8_sram),
	.sram_inv(mux_tree_tapbuf_size2_8_sram_inv),
	.out(chanx_left_out[6]));
   mux_tree_tapbuf_size2 mux_left_track_15 (.in({ chany_bottom_in[6],
		left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_9_sram),
	.sram_inv(mux_tree_tapbuf_size2_9_sram_inv),
	.out(chanx_left_out[7]));
   mux_tree_tapbuf_size2 mux_left_track_17 (.in({ chany_bottom_in[7],
		left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_ }),
	.sram(mux_tree_tapbuf_size2_10_sram),
	.sram_inv(mux_tree_tapbuf_size2_10_sram_inv),
	.out(chanx_left_out[8]));
   mux_tree_tapbuf_size2 mux_left_track_19 (.in({ chany_bottom_in[8],
		left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_ }),
	.sram(mux_tree_tapbuf_size2_11_sram),
	.sram_inv(mux_tree_tapbuf_size2_11_sram_inv),
	.out(chanx_left_out[9]));
   mux_tree_tapbuf_size2_mem mem_bottom_track_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_0_sram),
	.mem_outb(mux_tree_tapbuf_size2_0_sram_inv));
   mux_tree_tapbuf_size2_mem mem_bottom_track_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_1_sram),
	.mem_outb(mux_tree_tapbuf_size2_1_sram_inv));
   mux_tree_tapbuf_size2_mem mem_bottom_track_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_2_sram),
	.mem_outb(mux_tree_tapbuf_size2_2_sram_inv));
   mux_tree_tapbuf_size2_mem mem_bottom_track_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_3_sram),
	.mem_outb(mux_tree_tapbuf_size2_3_sram_inv));
   mux_tree_tapbuf_size2_mem mem_bottom_track_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_4_sram),
	.mem_outb(mux_tree_tapbuf_size2_4_sram_inv));
   mux_tree_tapbuf_size2_mem mem_left_track_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_5_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_5_sram),
	.mem_outb(mux_tree_tapbuf_size2_5_sram_inv));
   mux_tree_tapbuf_size2_mem mem_left_track_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_5_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_6_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_6_sram),
	.mem_outb(mux_tree_tapbuf_size2_6_sram_inv));
   mux_tree_tapbuf_size2_mem mem_left_track_11 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_6_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_7_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_7_sram),
	.mem_outb(mux_tree_tapbuf_size2_7_sram_inv));
   mux_tree_tapbuf_size2_mem mem_left_track_13 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_7_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_8_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_8_sram),
	.mem_outb(mux_tree_tapbuf_size2_8_sram_inv));
   mux_tree_tapbuf_size2_mem mem_left_track_15 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_8_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_9_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_9_sram),
	.mem_outb(mux_tree_tapbuf_size2_9_sram_inv));
   mux_tree_tapbuf_size2_mem mem_left_track_17 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_9_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_10_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_10_sram),
	.mem_outb(mux_tree_tapbuf_size2_10_sram_inv));
   mux_tree_tapbuf_size2_mem mem_left_track_19 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_10_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_11_sram),
	.mem_outb(mux_tree_tapbuf_size2_11_sram_inv));
   mux_tree_tapbuf_size3 mux_left_track_1 (.in({ chany_bottom_in[9],
		left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_,
		left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_ }),
	.sram(mux_tree_tapbuf_size3_0_sram),
	.sram_inv(mux_tree_tapbuf_size3_0_sram_inv),
	.out(chanx_left_out[0]));
   mux_tree_tapbuf_size3 mux_left_track_3 (.in({ chany_bottom_in[0],
		left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_,
		left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_ }),
	.sram(mux_tree_tapbuf_size3_1_sram),
	.sram_inv(mux_tree_tapbuf_size3_1_sram_inv),
	.out(chanx_left_out[1]));
   mux_tree_tapbuf_size3 mux_left_track_5 (.in({ chany_bottom_in[1],
		left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_,
		left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_ }),
	.sram(mux_tree_tapbuf_size3_2_sram),
	.sram_inv(mux_tree_tapbuf_size3_2_sram_inv),
	.out(chanx_left_out[2]));
   mux_tree_tapbuf_size3_mem mem_left_track_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_0_sram),
	.mem_outb(mux_tree_tapbuf_size3_0_sram_inv));
   mux_tree_tapbuf_size3_mem mem_left_track_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_1_sram),
	.mem_outb(mux_tree_tapbuf_size3_1_sram_inv));
   mux_tree_tapbuf_size3_mem mem_left_track_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_2_sram),
	.mem_outb(mux_tree_tapbuf_size3_2_sram_inv));
endmodule

// ----- END Verilog module for sb_2__0_ -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for Unique Switch Blocks[2][1]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for sb_2__1_ -----
module sb_2__1_ (
	pReset, 
	prog_clk, 
	chany_top_in, 
	top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_, 
	top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_, 
	top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_, 
	top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_, 
	top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_, 
	chany_bottom_in, 
	bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_, 
	bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_, 
	bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_, 
	bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_, 
	bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_, 
	chanx_left_in, 
	left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_, 
	left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_, 
	left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_, 
	left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_, 
	left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_, 
	left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_, 
	left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_, 
	left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_, 
	left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_, 
	ccff_head, 
	chany_top_out, 
	chany_bottom_out, 
	chanx_left_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:9] chany_top_in;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_;
   input [0:9] chany_bottom_in;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_;
   input [0:9] chanx_left_in;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_;
   input [0:0] ccff_head;
   output [0:9] chany_top_out;
   output [0:9] chany_bottom_out;
   output [0:9] chanx_left_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:1] mux_tree_tapbuf_size2_0_sram;
   wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_1_sram;
   wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
   wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
   wire [0:1] mux_tree_tapbuf_size3_0_sram;
   wire [0:1] mux_tree_tapbuf_size3_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_1_sram;
   wire [0:1] mux_tree_tapbuf_size3_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_2_sram;
   wire [0:1] mux_tree_tapbuf_size3_2_sram_inv;
   wire [0:0] mux_tree_tapbuf_size3_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_2_ccff_tail;
   wire [0:2] mux_tree_tapbuf_size4_0_sram;
   wire [0:2] mux_tree_tapbuf_size4_0_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_1_sram;
   wire [0:2] mux_tree_tapbuf_size4_1_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_2_sram;
   wire [0:2] mux_tree_tapbuf_size4_2_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_3_sram;
   wire [0:2] mux_tree_tapbuf_size4_3_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_4_sram;
   wire [0:2] mux_tree_tapbuf_size4_4_sram_inv;
   wire [0:0] mux_tree_tapbuf_size4_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_4_ccff_tail;
   wire [0:2] mux_tree_tapbuf_size5_0_sram;
   wire [0:2] mux_tree_tapbuf_size5_0_sram_inv;
   wire [0:2] mux_tree_tapbuf_size5_1_sram;
   wire [0:2] mux_tree_tapbuf_size5_1_sram_inv;
   wire [0:2] mux_tree_tapbuf_size5_2_sram;
   wire [0:2] mux_tree_tapbuf_size5_2_sram_inv;
   wire [0:2] mux_tree_tapbuf_size5_3_sram;
   wire [0:2] mux_tree_tapbuf_size5_3_sram_inv;
   wire [0:0] mux_tree_tapbuf_size5_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size5_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size5_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size5_mem_3_ccff_tail;
   wire [0:2] mux_tree_tapbuf_size6_0_sram;
   wire [0:2] mux_tree_tapbuf_size6_0_sram_inv;
   wire [0:0] mux_tree_tapbuf_size6_mem_0_ccff_tail;

   assign chany_bottom_out[1] = chany_top_in[0] ;
   assign chany_bottom_out[2] = chany_top_in[1] ;
   assign chany_bottom_out[3] = chany_top_in[2] ;
   assign chany_bottom_out[5] = chany_top_in[4] ;
   assign chany_bottom_out[6] = chany_top_in[5] ;
   assign chany_bottom_out[7] = chany_top_in[6] ;
   assign chany_bottom_out[9] = chany_top_in[8] ;
   assign chany_top_out[1] = chany_bottom_in[0] ;
   assign chany_top_out[2] = chany_bottom_in[1] ;
   assign chany_top_out[3] = chany_bottom_in[2] ;
   assign chany_top_out[5] = chany_bottom_in[4] ;
   assign chany_top_out[6] = chany_bottom_in[5] ;
   assign chany_top_out[7] = chany_bottom_in[6] ;
   assign chany_top_out[9] = chany_bottom_in[8] ;
   assign chanx_left_out[7] = left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0] ;

   mux_tree_tapbuf_size6 mux_top_track_0 (.in({ top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_,
		top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_,
		chanx_left_in[0],
		chanx_left_in[3],
		chanx_left_in[6],
		chanx_left_in[9] }),
	.sram(mux_tree_tapbuf_size6_0_sram),
	.sram_inv(mux_tree_tapbuf_size6_0_sram_inv),
	.out(chany_top_out[0]));
   mux_tree_tapbuf_size6_mem mem_top_track_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(mux_tree_tapbuf_size6_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size6_0_sram),
	.mem_outb(mux_tree_tapbuf_size6_0_sram_inv));
   mux_tree_tapbuf_size5 mux_top_track_8 (.in({ top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_,
		top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_,
		chanx_left_in[2],
		chanx_left_in[5],
		chanx_left_in[8] }),
	.sram(mux_tree_tapbuf_size5_0_sram),
	.sram_inv(mux_tree_tapbuf_size5_0_sram_inv),
	.out(chany_top_out[4]));
   mux_tree_tapbuf_size5 mux_bottom_track_1 (.in({ bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_,
		bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_,
		chanx_left_in[1],
		chanx_left_in[4],
		chanx_left_in[7] }),
	.sram(mux_tree_tapbuf_size5_1_sram),
	.sram_inv(mux_tree_tapbuf_size5_1_sram_inv),
	.out(chany_bottom_out[0]));
   mux_tree_tapbuf_size5 mux_bottom_track_9 (.in({ bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_,
		bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_,
		chanx_left_in[2],
		chanx_left_in[5],
		chanx_left_in[8] }),
	.sram(mux_tree_tapbuf_size5_2_sram),
	.sram_inv(mux_tree_tapbuf_size5_2_sram_inv),
	.out(chany_bottom_out[4]));
   mux_tree_tapbuf_size5 mux_bottom_track_17 (.in({ bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_,
		chanx_left_in[0],
		chanx_left_in[3],
		chanx_left_in[6],
		chanx_left_in[9] }),
	.sram(mux_tree_tapbuf_size5_3_sram),
	.sram_inv(mux_tree_tapbuf_size5_3_sram_inv),
	.out(chany_bottom_out[8]));
   mux_tree_tapbuf_size5_mem mem_top_track_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size6_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size5_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size5_0_sram),
	.mem_outb(mux_tree_tapbuf_size5_0_sram_inv));
   mux_tree_tapbuf_size5_mem mem_bottom_track_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size5_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size5_1_sram),
	.mem_outb(mux_tree_tapbuf_size5_1_sram_inv));
   mux_tree_tapbuf_size5_mem mem_bottom_track_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size5_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size5_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size5_2_sram),
	.mem_outb(mux_tree_tapbuf_size5_2_sram_inv));
   mux_tree_tapbuf_size5_mem mem_bottom_track_17 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size5_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size5_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size5_3_sram),
	.mem_outb(mux_tree_tapbuf_size5_3_sram_inv));
   mux_tree_tapbuf_size4 mux_top_track_16 (.in({ top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_,
		chanx_left_in[1],
		chanx_left_in[4],
		chanx_left_in[7] }),
	.sram(mux_tree_tapbuf_size4_0_sram),
	.sram_inv(mux_tree_tapbuf_size4_0_sram_inv),
	.out(chany_top_out[8]));
   mux_tree_tapbuf_size4 mux_left_track_1 (.in({ chany_top_in[0],
		chany_top_in[3],
		chany_bottom_in[0],
		left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_ }),
	.sram(mux_tree_tapbuf_size4_1_sram),
	.sram_inv(mux_tree_tapbuf_size4_1_sram_inv),
	.out(chanx_left_out[0]));
   mux_tree_tapbuf_size4 mux_left_track_3 (.in({ chany_top_in[1],
		chany_bottom_in[1],
		chany_bottom_in[3],
		left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_ }),
	.sram(mux_tree_tapbuf_size4_2_sram),
	.sram_inv(mux_tree_tapbuf_size4_2_sram_inv),
	.out(chanx_left_out[1]));
   mux_tree_tapbuf_size4 mux_left_track_5 (.in({ chany_top_in[2],
		chany_bottom_in[2],
		chany_bottom_in[7],
		left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_ }),
	.sram(mux_tree_tapbuf_size4_3_sram),
	.sram_inv(mux_tree_tapbuf_size4_3_sram_inv),
	.out(chanx_left_out[2]));
   mux_tree_tapbuf_size4 mux_left_track_7 (.in({ chany_top_in[4],
		chany_bottom_in[4],
		chany_bottom_in[9],
		left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_ }),
	.sram(mux_tree_tapbuf_size4_4_sram),
	.sram_inv(mux_tree_tapbuf_size4_4_sram_inv),
	.out(chanx_left_out[3]));
   mux_tree_tapbuf_size4_mem mem_top_track_16 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size5_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_0_sram),
	.mem_outb(mux_tree_tapbuf_size4_0_sram_inv));
   mux_tree_tapbuf_size4_mem mem_left_track_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size5_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_1_sram),
	.mem_outb(mux_tree_tapbuf_size4_1_sram_inv));
   mux_tree_tapbuf_size4_mem mem_left_track_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_2_sram),
	.mem_outb(mux_tree_tapbuf_size4_2_sram_inv));
   mux_tree_tapbuf_size4_mem mem_left_track_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_3_sram),
	.mem_outb(mux_tree_tapbuf_size4_3_sram_inv));
   mux_tree_tapbuf_size4_mem mem_left_track_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_4_sram),
	.mem_outb(mux_tree_tapbuf_size4_4_sram_inv));
   mux_tree_tapbuf_size3 mux_left_track_9 (.in({ chany_top_in[5],
		chany_bottom_in[5],
		left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_ }),
	.sram(mux_tree_tapbuf_size3_0_sram),
	.sram_inv(mux_tree_tapbuf_size3_0_sram_inv),
	.out(chanx_left_out[4]));
   mux_tree_tapbuf_size3 mux_left_track_11 (.in({ chany_top_in[6],
		chany_bottom_in[6],
		left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_ }),
	.sram(mux_tree_tapbuf_size3_1_sram),
	.sram_inv(mux_tree_tapbuf_size3_1_sram_inv),
	.out(chanx_left_out[5]));
   mux_tree_tapbuf_size3 mux_left_track_13 (.in({ chany_top_in[8],
		chany_bottom_in[8],
		left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_ }),
	.sram(mux_tree_tapbuf_size3_2_sram),
	.sram_inv(mux_tree_tapbuf_size3_2_sram_inv),
	.out(chanx_left_out[6]));
   mux_tree_tapbuf_size3_mem mem_left_track_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_0_sram),
	.mem_outb(mux_tree_tapbuf_size3_0_sram_inv));
   mux_tree_tapbuf_size3_mem mem_left_track_11 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_1_sram),
	.mem_outb(mux_tree_tapbuf_size3_1_sram_inv));
   mux_tree_tapbuf_size3_mem mem_left_track_13 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_2_sram),
	.mem_outb(mux_tree_tapbuf_size3_2_sram_inv));
   mux_tree_tapbuf_size2 mux_left_track_17 (.in({ chany_top_in[9],
		left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_ }),
	.sram(mux_tree_tapbuf_size2_0_sram),
	.sram_inv(mux_tree_tapbuf_size2_0_sram_inv),
	.out(chanx_left_out[8]));
   mux_tree_tapbuf_size2 mux_left_track_19 (.in({ chany_top_in[7],
		left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_ }),
	.sram(mux_tree_tapbuf_size2_1_sram),
	.sram_inv(mux_tree_tapbuf_size2_1_sram_inv),
	.out(chanx_left_out[9]));
   mux_tree_tapbuf_size2_mem mem_left_track_17 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_0_sram),
	.mem_outb(mux_tree_tapbuf_size2_0_sram_inv));
   mux_tree_tapbuf_size2_mem mem_left_track_19 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_1_sram),
	.mem_outb(mux_tree_tapbuf_size2_1_sram_inv));
endmodule

// ----- END Verilog module for sb_1__2_ -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for Unique Switch Blocks[2][0]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for sb_2__0_ -----
module sb_2__0_ (
	pReset, 
	prog_clk, 
	chany_top_in, 
	top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_, 
	top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_, 
	top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_, 
	top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_, 
	top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_, 
	chanx_left_in, 
	left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_, 
	left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_, 
	left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_, 
	left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_, 
	left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_, 
	left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_, 
	ccff_head, 
	chany_top_out, 
	chanx_left_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:9] chany_top_in;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_;
   input [0:9] chanx_left_in;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_;
   input [0:0] ccff_head;
   output [0:9] chany_top_out;
   output [0:9] chanx_left_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:1] mux_tree_tapbuf_size2_0_sram;
   wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_10_sram;
   wire [0:1] mux_tree_tapbuf_size2_10_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_11_sram;
   wire [0:1] mux_tree_tapbuf_size2_11_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_1_sram;
   wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_2_sram;
   wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_3_sram;
   wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_4_sram;
   wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_5_sram;
   wire [0:1] mux_tree_tapbuf_size2_5_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_6_sram;
   wire [0:1] mux_tree_tapbuf_size2_6_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_7_sram;
   wire [0:1] mux_tree_tapbuf_size2_7_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_8_sram;
   wire [0:1] mux_tree_tapbuf_size2_8_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_9_sram;
   wire [0:1] mux_tree_tapbuf_size2_9_sram_inv;
   wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_10_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_4_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_5_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_6_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_7_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_8_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_9_ccff_tail;
   wire [0:1] mux_tree_tapbuf_size3_0_sram;
   wire [0:1] mux_tree_tapbuf_size3_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_1_sram;
   wire [0:1] mux_tree_tapbuf_size3_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_2_sram;
   wire [0:1] mux_tree_tapbuf_size3_2_sram_inv;
   wire [0:0] mux_tree_tapbuf_size3_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_2_ccff_tail;

   assign chany_top_out[9] = chanx_left_in[1] ;
   assign chany_top_out[8] = chanx_left_in[2] ;
   assign chany_top_out[7] = chanx_left_in[3] ;
   assign chany_top_out[6] = chanx_left_in[4] ;
   assign chany_top_out[5] = chanx_left_in[5] ;

   mux_tree_tapbuf_size2 mux_top_track_0 (.in({ top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_,
		chanx_left_in[0] }),
	.sram(mux_tree_tapbuf_size2_0_sram),
	.sram_inv(mux_tree_tapbuf_size2_0_sram_inv),
	.out(chany_top_out[0]));
   mux_tree_tapbuf_size2 mux_top_track_2 (.in({ top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_,
		chanx_left_in[9] }),
	.sram(mux_tree_tapbuf_size2_1_sram),
	.sram_inv(mux_tree_tapbuf_size2_1_sram_inv),
	.out(chany_top_out[1]));
   mux_tree_tapbuf_size2 mux_top_track_4 (.in({ top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_,
		chanx_left_in[8] }),
	.sram(mux_tree_tapbuf_size2_2_sram),
	.sram_inv(mux_tree_tapbuf_size2_2_sram_inv),
	.out(chany_top_out[2]));
   mux_tree_tapbuf_size2 mux_top_track_6 (.in({ top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_,
		chanx_left_in[7] }),
	.sram(mux_tree_tapbuf_size2_3_sram),
	.sram_inv(mux_tree_tapbuf_size2_3_sram_inv),
	.out(chany_top_out[3]));
   mux_tree_tapbuf_size2 mux_top_track_8 (.in({ top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_,
		chanx_left_in[6] }),
	.sram(mux_tree_tapbuf_size2_4_sram),
	.sram_inv(mux_tree_tapbuf_size2_4_sram_inv),
	.out(chany_top_out[4]));
   mux_tree_tapbuf_size2 mux_left_track_7 (.in({ chany_top_in[7],
		left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_ }),
	.sram(mux_tree_tapbuf_size2_5_sram),
	.sram_inv(mux_tree_tapbuf_size2_5_sram_inv),
	.out(chanx_left_out[3]));
   mux_tree_tapbuf_size2 mux_left_track_9 (.in({ chany_top_in[6],
		left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_ }),
	.sram(mux_tree_tapbuf_size2_6_sram),
	.sram_inv(mux_tree_tapbuf_size2_6_sram_inv),
	.out(chanx_left_out[4]));
   mux_tree_tapbuf_size2 mux_left_track_11 (.in({ chany_top_in[5],
		left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_7_sram),
	.sram_inv(mux_tree_tapbuf_size2_7_sram_inv),
	.out(chanx_left_out[5]));
   mux_tree_tapbuf_size2 mux_left_track_13 (.in({ chany_top_in[4],
		left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_8_sram),
	.sram_inv(mux_tree_tapbuf_size2_8_sram_inv),
	.out(chanx_left_out[6]));
   mux_tree_tapbuf_size2 mux_left_track_15 (.in({ chany_top_in[3],
		left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_9_sram),
	.sram_inv(mux_tree_tapbuf_size2_9_sram_inv),
	.out(chanx_left_out[7]));
   mux_tree_tapbuf_size2 mux_left_track_17 (.in({ chany_top_in[2],
		left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_10_sram),
	.sram_inv(mux_tree_tapbuf_size2_10_sram_inv),
	.out(chanx_left_out[8]));
   mux_tree_tapbuf_size2 mux_left_track_19 (.in({ chany_top_in[1],
		left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_11_sram),
	.sram_inv(mux_tree_tapbuf_size2_11_sram_inv),
	.out(chanx_left_out[9]));
   mux_tree_tapbuf_size2_mem mem_top_track_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_0_sram),
	.mem_outb(mux_tree_tapbuf_size2_0_sram_inv));
   mux_tree_tapbuf_size2_mem mem_top_track_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_1_sram),
	.mem_outb(mux_tree_tapbuf_size2_1_sram_inv));
   mux_tree_tapbuf_size2_mem mem_top_track_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_2_sram),
	.mem_outb(mux_tree_tapbuf_size2_2_sram_inv));
   mux_tree_tapbuf_size2_mem mem_top_track_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_3_sram),
	.mem_outb(mux_tree_tapbuf_size2_3_sram_inv));
   mux_tree_tapbuf_size2_mem mem_top_track_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_4_sram),
	.mem_outb(mux_tree_tapbuf_size2_4_sram_inv));
   mux_tree_tapbuf_size2_mem mem_left_track_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_5_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_5_sram),
	.mem_outb(mux_tree_tapbuf_size2_5_sram_inv));
   mux_tree_tapbuf_size2_mem mem_left_track_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_5_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_6_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_6_sram),
	.mem_outb(mux_tree_tapbuf_size2_6_sram_inv));
   mux_tree_tapbuf_size2_mem mem_left_track_11 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_6_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_7_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_7_sram),
	.mem_outb(mux_tree_tapbuf_size2_7_sram_inv));
   mux_tree_tapbuf_size2_mem mem_left_track_13 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_7_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_8_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_8_sram),
	.mem_outb(mux_tree_tapbuf_size2_8_sram_inv));
   mux_tree_tapbuf_size2_mem mem_left_track_15 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_8_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_9_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_9_sram),
	.mem_outb(mux_tree_tapbuf_size2_9_sram_inv));
   mux_tree_tapbuf_size2_mem mem_left_track_17 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_9_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_10_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_10_sram),
	.mem_outb(mux_tree_tapbuf_size2_10_sram_inv));
   mux_tree_tapbuf_size2_mem mem_left_track_19 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_10_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_11_sram),
	.mem_outb(mux_tree_tapbuf_size2_11_sram_inv));
   mux_tree_tapbuf_size3 mux_left_track_1 (.in({ chany_top_in[0],
		left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_,
		left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size3_0_sram),
	.sram_inv(mux_tree_tapbuf_size3_0_sram_inv),
	.out(chanx_left_out[0]));
   mux_tree_tapbuf_size3 mux_left_track_3 (.in({ chany_top_in[9],
		left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_,
		left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size3_1_sram),
	.sram_inv(mux_tree_tapbuf_size3_1_sram_inv),
	.out(chanx_left_out[1]));
   mux_tree_tapbuf_size3 mux_left_track_5 (.in({ chany_top_in[8],
		left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_,
		left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size3_2_sram),
	.sram_inv(mux_tree_tapbuf_size3_2_sram_inv),
	.out(chanx_left_out[2]));
   mux_tree_tapbuf_size3_mem mem_left_track_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_0_sram),
	.mem_outb(mux_tree_tapbuf_size3_0_sram_inv));
   mux_tree_tapbuf_size3_mem mem_left_track_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_1_sram),
	.mem_outb(mux_tree_tapbuf_size3_1_sram_inv));
   mux_tree_tapbuf_size3_mem mem_left_track_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_2_sram),
	.mem_outb(mux_tree_tapbuf_size3_2_sram_inv));
endmodule

// ----- END Verilog module for sb_1__1_ -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for Unique Switch Blocks[1][2]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for sb_1__2_ -----
module sb_1__2_ (
	pReset, 
	prog_clk, 
	chanx_right_in, 
	right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_, 
	right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_, 
	right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_, 
	right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_, 
	right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_, 
	right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_, 
	right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_, 
	right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_, 
	right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_, 
	right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_, 
	right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_, 
	chany_bottom_in, 
	bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_, 
	bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_, 
	bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_, 
	bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_, 
	bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_, 
	bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_, 
	bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_, 
	bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_, 
	bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_, 
	bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_, 
	chanx_left_in, 
	left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_, 
	left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_, 
	left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_, 
	left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_, 
	left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_, 
	left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_, 
	left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_, 
	left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_, 
	left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_, 
	left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_, 
	left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_, 
	ccff_head, 
	chanx_right_out, 
	chany_bottom_out, 
	chanx_left_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:9] chanx_right_in;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_;
   input [0:9] chany_bottom_in;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_;
   input [0:9] chanx_left_in;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_;
   input [0:0] ccff_head;
   output [0:9] chanx_right_out;
   output [0:9] chany_bottom_out;
   output [0:9] chanx_left_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:1] mux_tree_tapbuf_size2_0_sram;
   wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_1_sram;
   wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_2_sram;
   wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
   wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
   wire [0:1] mux_tree_tapbuf_size3_0_sram;
   wire [0:1] mux_tree_tapbuf_size3_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_1_sram;
   wire [0:1] mux_tree_tapbuf_size3_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_2_sram;
   wire [0:1] mux_tree_tapbuf_size3_2_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_3_sram;
   wire [0:1] mux_tree_tapbuf_size3_3_sram_inv;
   wire [0:0] mux_tree_tapbuf_size3_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_3_ccff_tail;
   wire [0:2] mux_tree_tapbuf_size4_0_sram;
   wire [0:2] mux_tree_tapbuf_size4_0_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_1_sram;
   wire [0:2] mux_tree_tapbuf_size4_1_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_2_sram;
   wire [0:2] mux_tree_tapbuf_size4_2_sram_inv;
   wire [0:0] mux_tree_tapbuf_size4_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_2_ccff_tail;
   wire [0:2] mux_tree_tapbuf_size7_0_sram;
   wire [0:2] mux_tree_tapbuf_size7_0_sram_inv;
   wire [0:2] mux_tree_tapbuf_size7_1_sram;
   wire [0:2] mux_tree_tapbuf_size7_1_sram_inv;
   wire [0:0] mux_tree_tapbuf_size7_mem_0_ccff_tail;
   wire [0:3] mux_tree_tapbuf_size8_0_sram;
   wire [0:3] mux_tree_tapbuf_size8_0_sram_inv;
   wire [0:3] mux_tree_tapbuf_size8_1_sram;
   wire [0:3] mux_tree_tapbuf_size8_1_sram_inv;
   wire [0:3] mux_tree_tapbuf_size8_2_sram;
   wire [0:3] mux_tree_tapbuf_size8_2_sram_inv;
   wire [0:3] mux_tree_tapbuf_size8_3_sram;
   wire [0:3] mux_tree_tapbuf_size8_3_sram_inv;
   wire [0:0] mux_tree_tapbuf_size8_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size8_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size8_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size8_mem_3_ccff_tail;

   assign chanx_left_out[1] = chanx_right_in[0] ;
   assign chanx_left_out[2] = chanx_right_in[1] ;
   assign chanx_left_out[3] = chanx_right_in[2] ;
   assign chanx_left_out[5] = chanx_right_in[4] ;
   assign chanx_left_out[6] = chanx_right_in[5] ;
   assign chanx_left_out[7] = chanx_right_in[6] ;
   assign chanx_left_out[9] = chanx_right_in[8] ;
   assign chanx_right_out[1] = chanx_left_in[0] ;
   assign chanx_right_out[2] = chanx_left_in[1] ;
   assign chanx_right_out[3] = chanx_left_in[2] ;
   assign chanx_right_out[5] = chanx_left_in[4] ;
   assign chanx_right_out[6] = chanx_left_in[5] ;
   assign chanx_right_out[7] = chanx_left_in[6] ;
   assign chanx_right_out[9] = chanx_left_in[8] ;

   mux_tree_tapbuf_size8 mux_right_track_0 (.in({ right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_,
		right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_,
		right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_,
		right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_,
		right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_,
		chany_bottom_in[1],
		chany_bottom_in[4],
		chany_bottom_in[7] }),
	.sram(mux_tree_tapbuf_size8_0_sram),
	.sram_inv(mux_tree_tapbuf_size8_0_sram_inv),
	.out(chanx_right_out[0]));
   mux_tree_tapbuf_size8 mux_right_track_8 (.in({ right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_,
		right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_,
		right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_,
		right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_,
		chany_bottom_in[0],
		chany_bottom_in[3],
		chany_bottom_in[6],
		chany_bottom_in[9] }),
	.sram(mux_tree_tapbuf_size8_1_sram),
	.sram_inv(mux_tree_tapbuf_size8_1_sram_inv),
	.out(chanx_right_out[4]));
   mux_tree_tapbuf_size8 mux_left_track_1 (.in({ chany_bottom_in[2],
		chany_bottom_in[5],
		chany_bottom_in[8],
		left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_,
		left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_,
		left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_,
		left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_,
		left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_ }),
	.sram(mux_tree_tapbuf_size8_2_sram),
	.sram_inv(mux_tree_tapbuf_size8_2_sram_inv),
	.out(chanx_left_out[0]));
   mux_tree_tapbuf_size8 mux_left_track_9 (.in({ chany_bottom_in[0],
		chany_bottom_in[3],
		chany_bottom_in[6],
		chany_bottom_in[9],
		left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_,
		left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_,
		left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_,
		left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_ }),
	.sram(mux_tree_tapbuf_size8_3_sram),
	.sram_inv(mux_tree_tapbuf_size8_3_sram_inv),
	.out(chanx_left_out[4]));
   mux_tree_tapbuf_size8_mem mem_right_track_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(mux_tree_tapbuf_size8_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size8_0_sram),
	.mem_outb(mux_tree_tapbuf_size8_0_sram_inv));
   mux_tree_tapbuf_size8_mem mem_right_track_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size8_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size8_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size8_1_sram),
	.mem_outb(mux_tree_tapbuf_size8_1_sram_inv));
   mux_tree_tapbuf_size8_mem mem_left_track_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size8_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size8_2_sram),
	.mem_outb(mux_tree_tapbuf_size8_2_sram_inv));
   mux_tree_tapbuf_size8_mem mem_left_track_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size8_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size8_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size8_3_sram),
	.mem_outb(mux_tree_tapbuf_size8_3_sram_inv));
   mux_tree_tapbuf_size7 mux_right_track_16 (.in({ right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_,
		right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_,
		right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_,
		right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_,
		chany_bottom_in[2],
		chany_bottom_in[5],
		chany_bottom_in[8] }),
	.sram(mux_tree_tapbuf_size7_0_sram),
	.sram_inv(mux_tree_tapbuf_size7_0_sram_inv),
	.out(chanx_right_out[8]));
   mux_tree_tapbuf_size7 mux_left_track_17 (.in({ chany_bottom_in[1],
		chany_bottom_in[4],
		chany_bottom_in[7],
		left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_,
		left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_,
		left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_,
		left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_ }),
	.sram(mux_tree_tapbuf_size7_1_sram),
	.sram_inv(mux_tree_tapbuf_size7_1_sram_inv),
	.out(chanx_left_out[8]));
   mux_tree_tapbuf_size7_mem mem_right_track_16 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size8_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size7_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size7_0_sram),
	.mem_outb(mux_tree_tapbuf_size7_0_sram_inv));
   mux_tree_tapbuf_size7_mem mem_left_track_17 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size8_mem_3_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_tapbuf_size7_1_sram),
	.mem_outb(mux_tree_tapbuf_size7_1_sram_inv));
   mux_tree_tapbuf_size4 mux_bottom_track_1 (.in({ chanx_right_in[0],
		bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_,
		chanx_left_in[0],
		chanx_left_in[7] }),
	.sram(mux_tree_tapbuf_size4_0_sram),
	.sram_inv(mux_tree_tapbuf_size4_0_sram_inv),
	.out(chany_bottom_out[0]));
   mux_tree_tapbuf_size4 mux_bottom_track_3 (.in({ chanx_right_in[1],
		bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_,
		chanx_left_in[1],
		chanx_left_in[9] }),
	.sram(mux_tree_tapbuf_size4_1_sram),
	.sram_inv(mux_tree_tapbuf_size4_1_sram_inv),
	.out(chany_bottom_out[1]));
   mux_tree_tapbuf_size4 mux_bottom_track_13 (.in({ chanx_right_in[8],
		chanx_right_in[9],
		bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_,
		chanx_left_in[8] }),
	.sram(mux_tree_tapbuf_size4_2_sram),
	.sram_inv(mux_tree_tapbuf_size4_2_sram_inv),
	.out(chany_bottom_out[6]));
   mux_tree_tapbuf_size4_mem mem_bottom_track_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size7_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_0_sram),
	.mem_outb(mux_tree_tapbuf_size4_0_sram_inv));
   mux_tree_tapbuf_size4_mem mem_bottom_track_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_1_sram),
	.mem_outb(mux_tree_tapbuf_size4_1_sram_inv));
   mux_tree_tapbuf_size4_mem mem_bottom_track_13 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_2_sram),
	.mem_outb(mux_tree_tapbuf_size4_2_sram_inv));
   mux_tree_tapbuf_size3 mux_bottom_track_5 (.in({ chanx_right_in[2],
		bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_,
		chanx_left_in[2] }),
	.sram(mux_tree_tapbuf_size3_0_sram),
	.sram_inv(mux_tree_tapbuf_size3_0_sram_inv),
	.out(chany_bottom_out[2]));
   mux_tree_tapbuf_size3 mux_bottom_track_7 (.in({ chanx_right_in[4],
		bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_,
		chanx_left_in[4] }),
	.sram(mux_tree_tapbuf_size3_1_sram),
	.sram_inv(mux_tree_tapbuf_size3_1_sram_inv),
	.out(chany_bottom_out[3]));
   mux_tree_tapbuf_size3 mux_bottom_track_9 (.in({ chanx_right_in[5],
		bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_,
		chanx_left_in[5] }),
	.sram(mux_tree_tapbuf_size3_2_sram),
	.sram_inv(mux_tree_tapbuf_size3_2_sram_inv),
	.out(chany_bottom_out[4]));
   mux_tree_tapbuf_size3 mux_bottom_track_11 (.in({ chanx_right_in[6],
		bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_,
		chanx_left_in[6] }),
	.sram(mux_tree_tapbuf_size3_3_sram),
	.sram_inv(mux_tree_tapbuf_size3_3_sram_inv),
	.out(chany_bottom_out[5]));
   mux_tree_tapbuf_size3_mem mem_bottom_track_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_0_sram),
	.mem_outb(mux_tree_tapbuf_size3_0_sram_inv));
   mux_tree_tapbuf_size3_mem mem_bottom_track_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_1_sram),
	.mem_outb(mux_tree_tapbuf_size3_1_sram_inv));
   mux_tree_tapbuf_size3_mem mem_bottom_track_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_2_sram),
	.mem_outb(mux_tree_tapbuf_size3_2_sram_inv));
   mux_tree_tapbuf_size3_mem mem_bottom_track_11 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_3_sram),
	.mem_outb(mux_tree_tapbuf_size3_3_sram_inv));
   mux_tree_tapbuf_size2 mux_bottom_track_15 (.in({ chanx_right_in[7],
		bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_ }),
	.sram(mux_tree_tapbuf_size2_0_sram),
	.sram_inv(mux_tree_tapbuf_size2_0_sram_inv),
	.out(chany_bottom_out[7]));
   mux_tree_tapbuf_size2 mux_bottom_track_17 (.in({ chanx_right_in[3],
		bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_ }),
	.sram(mux_tree_tapbuf_size2_1_sram),
	.sram_inv(mux_tree_tapbuf_size2_1_sram_inv),
	.out(chany_bottom_out[8]));
   mux_tree_tapbuf_size2 mux_bottom_track_19 (.in({ bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_,
		chanx_left_in[3] }),
	.sram(mux_tree_tapbuf_size2_2_sram),
	.sram_inv(mux_tree_tapbuf_size2_2_sram_inv),
	.out(chany_bottom_out[9]));
   mux_tree_tapbuf_size2_mem mem_bottom_track_15 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_0_sram),
	.mem_outb(mux_tree_tapbuf_size2_0_sram_inv));
   mux_tree_tapbuf_size2_mem mem_bottom_track_17 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_1_sram),
	.mem_outb(mux_tree_tapbuf_size2_1_sram_inv));
   mux_tree_tapbuf_size2_mem mem_bottom_track_19 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_2_sram),
	.mem_outb(mux_tree_tapbuf_size2_2_sram_inv));
endmodule

// ----- END Verilog module for sb_1__0_ -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for Unique Switch Blocks[1][1]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for sb_1__1_ -----
module sb_1__1_ (
	pReset, 
	prog_clk, 
	chany_top_in, 
	top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_, 
	top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_, 
	top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_, 
	top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_, 
	top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_, 
	top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_, 
	top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_, 
	top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_, 
	top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_, 
	top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_, 
	chanx_right_in, 
	right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_, 
	right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_, 
	right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_, 
	right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_, 
	right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_, 
	right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_, 
	right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_, 
	right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_, 
	right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_, 
	chany_bottom_in, 
	bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_, 
	bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_, 
	bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_, 
	bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_, 
	bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_, 
	bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_, 
	bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_, 
	bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_, 
	bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_, 
	bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_, 
	chanx_left_in, 
	left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_, 
	left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_, 
	left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_, 
	left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_, 
	left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_, 
	left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_, 
	left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_, 
	left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_, 
	left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_, 
	ccff_head, 
	chany_top_out, 
	chanx_right_out, 
	chany_bottom_out, 
	chanx_left_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:9] chany_top_in;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_;
   input [0:9] chanx_right_in;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_;
   input [0:9] chany_bottom_in;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_;
   input [0:9] chanx_left_in;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_;
   input [0:0] ccff_head;
   output [0:9] chany_top_out;
   output [0:9] chanx_right_out;
   output [0:9] chany_bottom_out;
   output [0:9] chanx_left_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:3] mux_tree_tapbuf_size12_0_sram;
   wire [0:3] mux_tree_tapbuf_size12_0_sram_inv;
   wire [0:3] mux_tree_tapbuf_size12_1_sram;
   wire [0:3] mux_tree_tapbuf_size12_1_sram_inv;
   wire [0:3] mux_tree_tapbuf_size12_2_sram;
   wire [0:3] mux_tree_tapbuf_size12_2_sram_inv;
   wire [0:3] mux_tree_tapbuf_size12_3_sram;
   wire [0:3] mux_tree_tapbuf_size12_3_sram_inv;
   wire [0:0] mux_tree_tapbuf_size12_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size12_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size12_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size12_mem_3_ccff_tail;
   wire [0:3] mux_tree_tapbuf_size9_0_sram;
   wire [0:3] mux_tree_tapbuf_size9_0_sram_inv;
   wire [0:3] mux_tree_tapbuf_size9_1_sram;
   wire [0:3] mux_tree_tapbuf_size9_1_sram_inv;
   wire [0:3] mux_tree_tapbuf_size9_2_sram;
   wire [0:3] mux_tree_tapbuf_size9_2_sram_inv;
   wire [0:3] mux_tree_tapbuf_size9_3_sram;
   wire [0:3] mux_tree_tapbuf_size9_3_sram_inv;
   wire [0:3] mux_tree_tapbuf_size9_4_sram;
   wire [0:3] mux_tree_tapbuf_size9_4_sram_inv;
   wire [0:3] mux_tree_tapbuf_size9_5_sram;
   wire [0:3] mux_tree_tapbuf_size9_5_sram_inv;
   wire [0:3] mux_tree_tapbuf_size9_6_sram;
   wire [0:3] mux_tree_tapbuf_size9_6_sram_inv;
   wire [0:3] mux_tree_tapbuf_size9_7_sram;
   wire [0:3] mux_tree_tapbuf_size9_7_sram_inv;
   wire [0:0] mux_tree_tapbuf_size9_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size9_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size9_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size9_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size9_mem_4_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size9_mem_5_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size9_mem_6_ccff_tail;

   assign chany_bottom_out[1] = chany_top_in[0] ;
   assign chany_bottom_out[2] = chany_top_in[1] ;
   assign chany_bottom_out[3] = chany_top_in[2] ;
   assign chany_bottom_out[5] = chany_top_in[4] ;
   assign chany_bottom_out[6] = chany_top_in[5] ;
   assign chany_bottom_out[7] = chany_top_in[6] ;
   assign chany_bottom_out[9] = chany_top_in[8] ;
   assign chanx_left_out[1] = chanx_right_in[0] ;
   assign chanx_left_out[2] = chanx_right_in[1] ;
   assign chanx_left_out[3] = chanx_right_in[2] ;
   assign chanx_left_out[5] = chanx_right_in[4] ;
   assign chanx_left_out[6] = chanx_right_in[5] ;
   assign chanx_left_out[7] = chanx_right_in[6] ;
   assign chanx_left_out[9] = chanx_right_in[8] ;
   assign chany_top_out[1] = chany_bottom_in[0] ;
   assign chany_top_out[2] = chany_bottom_in[1] ;
   assign chany_top_out[3] = chany_bottom_in[2] ;
   assign chany_top_out[5] = chany_bottom_in[4] ;
   assign chany_top_out[6] = chany_bottom_in[5] ;
   assign chany_top_out[7] = chany_bottom_in[6] ;
   assign chany_top_out[9] = chany_bottom_in[8] ;
   assign chanx_right_out[1] = chanx_left_in[0] ;
   assign chanx_right_out[2] = chanx_left_in[1] ;
   assign chanx_right_out[3] = chanx_left_in[2] ;
   assign chanx_right_out[5] = chanx_left_in[4] ;
   assign chanx_right_out[6] = chanx_left_in[5] ;
   assign chanx_right_out[7] = chanx_left_in[6] ;
   assign chanx_right_out[9] = chanx_left_in[8] ;

   mux_tree_tapbuf_size12 mux_top_track_0 (.in({ top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_,
		top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_,
		top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_,
		top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_,
		chanx_right_in[0],
		chanx_right_in[4],
		chanx_right_in[7],
		chanx_right_in[8],
		chanx_left_in[0],
		chanx_left_in[3],
		chanx_left_in[4],
		chanx_left_in[8] }),
	.sram(mux_tree_tapbuf_size12_0_sram),
	.sram_inv(mux_tree_tapbuf_size12_0_sram_inv),
	.out(chany_top_out[0]));
   mux_tree_tapbuf_size12 mux_right_track_0 (.in({ chany_top_in[0],
		chany_top_in[4],
		chany_top_in[8],
		chany_top_in[9],
		right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_,
		right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_,
		right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_,
		right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_,
		chany_bottom_in[0],
		chany_bottom_in[4],
		chany_bottom_in[7],
		chany_bottom_in[8] }),
	.sram(mux_tree_tapbuf_size12_1_sram),
	.sram_inv(mux_tree_tapbuf_size12_1_sram_inv),
	.out(chanx_right_out[0]));
   mux_tree_tapbuf_size12 mux_bottom_track_1 (.in({ chanx_right_in[0],
		chanx_right_in[4],
		chanx_right_in[7],
		chanx_right_in[8],
		bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_,
		bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_,
		bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_,
		bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_,
		chanx_left_in[0],
		chanx_left_in[4],
		chanx_left_in[7],
		chanx_left_in[8] }),
	.sram(mux_tree_tapbuf_size12_2_sram),
	.sram_inv(mux_tree_tapbuf_size12_2_sram_inv),
	.out(chany_bottom_out[0]));
   mux_tree_tapbuf_size12 mux_left_track_1 (.in({ chany_top_in[0],
		chany_top_in[3],
		chany_top_in[4],
		chany_top_in[8],
		chany_bottom_in[0],
		chany_bottom_in[4],
		chany_bottom_in[8],
		chany_bottom_in[9],
		left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_,
		left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_,
		left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_,
		left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_ }),
	.sram(mux_tree_tapbuf_size12_3_sram),
	.sram_inv(mux_tree_tapbuf_size12_3_sram_inv),
	.out(chanx_left_out[0]));
   mux_tree_tapbuf_size12_mem mem_top_track_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(mux_tree_tapbuf_size12_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size12_0_sram),
	.mem_outb(mux_tree_tapbuf_size12_0_sram_inv));
   mux_tree_tapbuf_size12_mem mem_right_track_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size9_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size12_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size12_1_sram),
	.mem_outb(mux_tree_tapbuf_size12_1_sram_inv));
   mux_tree_tapbuf_size12_mem mem_bottom_track_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size9_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size12_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size12_2_sram),
	.mem_outb(mux_tree_tapbuf_size12_2_sram_inv));
   mux_tree_tapbuf_size12_mem mem_left_track_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size9_mem_5_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size12_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size12_3_sram),
	.mem_outb(mux_tree_tapbuf_size12_3_sram_inv));
   mux_tree_tapbuf_size9 mux_top_track_8 (.in({ top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_,
		top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_,
		top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_,
		chanx_right_in[1],
		chanx_right_in[5],
		chanx_right_in[9],
		chanx_left_in[1],
		chanx_left_in[5],
		chanx_left_in[9] }),
	.sram(mux_tree_tapbuf_size9_0_sram),
	.sram_inv(mux_tree_tapbuf_size9_0_sram_inv),
	.out(chany_top_out[4]));
   mux_tree_tapbuf_size9 mux_top_track_16 (.in({ top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_,
		top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_,
		top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_,
		chanx_right_in[2],
		chanx_right_in[3],
		chanx_right_in[6],
		chanx_left_in[2],
		chanx_left_in[6],
		chanx_left_in[7] }),
	.sram(mux_tree_tapbuf_size9_1_sram),
	.sram_inv(mux_tree_tapbuf_size9_1_sram_inv),
	.out(chany_top_out[8]));
   mux_tree_tapbuf_size9 mux_right_track_8 (.in({ chany_top_in[1],
		chany_top_in[3],
		chany_top_in[5],
		right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_,
		right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_,
		right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_,
		chany_bottom_in[1],
		chany_bottom_in[3],
		chany_bottom_in[5] }),
	.sram(mux_tree_tapbuf_size9_2_sram),
	.sram_inv(mux_tree_tapbuf_size9_2_sram_inv),
	.out(chanx_right_out[4]));
   mux_tree_tapbuf_size9 mux_right_track_16 (.in({ chany_top_in[2],
		chany_top_in[6],
		chany_top_in[7],
		right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_,
		right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_,
		right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_,
		chany_bottom_in[2],
		chany_bottom_in[6],
		chany_bottom_in[9] }),
	.sram(mux_tree_tapbuf_size9_3_sram),
	.sram_inv(mux_tree_tapbuf_size9_3_sram_inv),
	.out(chanx_right_out[8]));
   mux_tree_tapbuf_size9 mux_bottom_track_9 (.in({ chanx_right_in[1],
		chanx_right_in[3],
		chanx_right_in[5],
		bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_,
		bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_,
		bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_,
		chanx_left_in[1],
		chanx_left_in[5],
		chanx_left_in[9] }),
	.sram(mux_tree_tapbuf_size9_4_sram),
	.sram_inv(mux_tree_tapbuf_size9_4_sram_inv),
	.out(chany_bottom_out[4]));
   mux_tree_tapbuf_size9 mux_bottom_track_17 (.in({ chanx_right_in[2],
		chanx_right_in[6],
		chanx_right_in[9],
		bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_,
		bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_,
		bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_,
		chanx_left_in[2],
		chanx_left_in[3],
		chanx_left_in[6] }),
	.sram(mux_tree_tapbuf_size9_5_sram),
	.sram_inv(mux_tree_tapbuf_size9_5_sram_inv),
	.out(chany_bottom_out[8]));
   mux_tree_tapbuf_size9 mux_left_track_9 (.in({ chany_top_in[1],
		chany_top_in[5],
		chany_top_in[9],
		chany_bottom_in[1],
		chany_bottom_in[3],
		chany_bottom_in[5],
		left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_,
		left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_,
		left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_ }),
	.sram(mux_tree_tapbuf_size9_6_sram),
	.sram_inv(mux_tree_tapbuf_size9_6_sram_inv),
	.out(chanx_left_out[4]));
   mux_tree_tapbuf_size9 mux_left_track_17 (.in({ chany_top_in[2],
		chany_top_in[6],
		chany_top_in[7],
		chany_bottom_in[2],
		chany_bottom_in[6],
		chany_bottom_in[7],
		left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_,
		left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_,
		left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_ }),
	.sram(mux_tree_tapbuf_size9_7_sram),
	.sram_inv(mux_tree_tapbuf_size9_7_sram_inv),
	.out(chanx_left_out[8]));
   mux_tree_tapbuf_size9_mem mem_top_track_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size12_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size9_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size9_0_sram),
	.mem_outb(mux_tree_tapbuf_size9_0_sram_inv));
   mux_tree_tapbuf_size9_mem mem_top_track_16 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size9_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size9_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size9_1_sram),
	.mem_outb(mux_tree_tapbuf_size9_1_sram_inv));
   mux_tree_tapbuf_size9_mem mem_right_track_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size12_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size9_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size9_2_sram),
	.mem_outb(mux_tree_tapbuf_size9_2_sram_inv));
   mux_tree_tapbuf_size9_mem mem_right_track_16 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size9_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size9_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size9_3_sram),
	.mem_outb(mux_tree_tapbuf_size9_3_sram_inv));
   mux_tree_tapbuf_size9_mem mem_bottom_track_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size12_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size9_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size9_4_sram),
	.mem_outb(mux_tree_tapbuf_size9_4_sram_inv));
   mux_tree_tapbuf_size9_mem mem_bottom_track_17 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size9_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size9_mem_5_ccff_tail),
	.mem_out(mux_tree_tapbuf_size9_5_sram),
	.mem_outb(mux_tree_tapbuf_size9_5_sram_inv));
   mux_tree_tapbuf_size9_mem mem_left_track_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size12_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size9_mem_6_ccff_tail),
	.mem_out(mux_tree_tapbuf_size9_6_sram),
	.mem_outb(mux_tree_tapbuf_size9_6_sram_inv));
   mux_tree_tapbuf_size9_mem mem_left_track_17 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size9_mem_6_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_tapbuf_size9_7_sram),
	.mem_outb(mux_tree_tapbuf_size9_7_sram_inv));
endmodule

// ----- END Verilog module for sb_0__2_ -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for Unique Switch Blocks[1][0]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for sb_1__0_ -----
module sb_1__0_ (
	pReset, 
	prog_clk, 
	chany_top_in, 
	top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_, 
	top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_, 
	top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_, 
	top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_, 
	top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_, 
	top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_, 
	top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_, 
	top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_, 
	top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_, 
	top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_, 
	chanx_right_in, 
	right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_, 
	right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_, 
	right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_, 
	right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_, 
	right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_, 
	right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_, 
	chanx_left_in, 
	left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_, 
	left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_, 
	left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_, 
	left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_, 
	left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_, 
	left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_, 
	left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_, 
	ccff_head, 
	chany_top_out, 
	chanx_right_out, 
	chanx_left_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:9] chany_top_in;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_;
   input [0:9] chanx_right_in;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_;
   input [0:9] chanx_left_in;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_;
   input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_;
   input [0:0] left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_;
   input [0:0] ccff_head;
   output [0:9] chany_top_out;
   output [0:9] chanx_right_out;
   output [0:9] chanx_left_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:1] mux_tree_tapbuf_size2_0_sram;
   wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
   wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
   wire [0:1] mux_tree_tapbuf_size3_0_sram;
   wire [0:1] mux_tree_tapbuf_size3_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_1_sram;
   wire [0:1] mux_tree_tapbuf_size3_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_2_sram;
   wire [0:1] mux_tree_tapbuf_size3_2_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_3_sram;
   wire [0:1] mux_tree_tapbuf_size3_3_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_4_sram;
   wire [0:1] mux_tree_tapbuf_size3_4_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_5_sram;
   wire [0:1] mux_tree_tapbuf_size3_5_sram_inv;
   wire [0:0] mux_tree_tapbuf_size3_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_4_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_5_ccff_tail;
   wire [0:2] mux_tree_tapbuf_size4_0_sram;
   wire [0:2] mux_tree_tapbuf_size4_0_sram_inv;
   wire [0:0] mux_tree_tapbuf_size4_mem_0_ccff_tail;
   wire [0:2] mux_tree_tapbuf_size5_0_sram;
   wire [0:2] mux_tree_tapbuf_size5_0_sram_inv;
   wire [0:0] mux_tree_tapbuf_size5_mem_0_ccff_tail;
   wire [0:2] mux_tree_tapbuf_size7_0_sram;
   wire [0:2] mux_tree_tapbuf_size7_0_sram_inv;
   wire [0:2] mux_tree_tapbuf_size7_1_sram;
   wire [0:2] mux_tree_tapbuf_size7_1_sram_inv;
   wire [0:2] mux_tree_tapbuf_size7_2_sram;
   wire [0:2] mux_tree_tapbuf_size7_2_sram_inv;
   wire [0:0] mux_tree_tapbuf_size7_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size7_mem_1_ccff_tail;
   wire [0:3] mux_tree_tapbuf_size8_0_sram;
   wire [0:3] mux_tree_tapbuf_size8_0_sram_inv;
   wire [0:3] mux_tree_tapbuf_size8_1_sram;
   wire [0:3] mux_tree_tapbuf_size8_1_sram_inv;
   wire [0:0] mux_tree_tapbuf_size8_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size8_mem_1_ccff_tail;
   wire [0:3] mux_tree_tapbuf_size9_0_sram;
   wire [0:3] mux_tree_tapbuf_size9_0_sram_inv;
   wire [0:0] mux_tree_tapbuf_size9_mem_0_ccff_tail;

   assign chany_top_out[7] = top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] ;
   assign chanx_left_out[1] = chanx_right_in[0] ;
   assign chanx_left_out[2] = chanx_right_in[1] ;
   assign chanx_left_out[3] = chanx_right_in[2] ;
   assign chanx_left_out[5] = chanx_right_in[4] ;
   assign chanx_left_out[6] = chanx_right_in[5] ;
   assign chanx_left_out[7] = chanx_right_in[6] ;
   assign chanx_left_out[9] = chanx_right_in[8] ;
   assign chanx_right_out[1] = chanx_left_in[0] ;
   assign chanx_right_out[2] = chanx_left_in[1] ;
   assign chanx_right_out[3] = chanx_left_in[2] ;
   assign chanx_right_out[5] = chanx_left_in[4] ;
   assign chanx_right_out[6] = chanx_left_in[5] ;
   assign chanx_right_out[7] = chanx_left_in[6] ;
   assign chanx_right_out[9] = chanx_left_in[8] ;

   mux_tree_tapbuf_size5 mux_top_track_0 (.in({ top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_,
		chanx_right_in[0],
		chanx_right_in[7],
		chanx_left_in[0],
		chanx_left_in[3] }),
	.sram(mux_tree_tapbuf_size5_0_sram),
	.sram_inv(mux_tree_tapbuf_size5_0_sram_inv),
	.out(chany_top_out[0]));
   mux_tree_tapbuf_size5_mem mem_top_track_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(mux_tree_tapbuf_size5_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size5_0_sram),
	.mem_outb(mux_tree_tapbuf_size5_0_sram_inv));
   mux_tree_tapbuf_size4 mux_top_track_2 (.in({ top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_,
		chanx_right_in[1],
		chanx_right_in[9],
		chanx_left_in[1] }),
	.sram(mux_tree_tapbuf_size4_0_sram),
	.sram_inv(mux_tree_tapbuf_size4_0_sram_inv),
	.out(chany_top_out[1]));
   mux_tree_tapbuf_size4_mem mem_top_track_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size5_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_0_sram),
	.mem_outb(mux_tree_tapbuf_size4_0_sram_inv));
   mux_tree_tapbuf_size3 mux_top_track_4 (.in({ top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_,
		chanx_right_in[2],
		chanx_left_in[2] }),
	.sram(mux_tree_tapbuf_size3_0_sram),
	.sram_inv(mux_tree_tapbuf_size3_0_sram_inv),
	.out(chany_top_out[2]));
   mux_tree_tapbuf_size3 mux_top_track_6 (.in({ top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_,
		chanx_right_in[4],
		chanx_left_in[4] }),
	.sram(mux_tree_tapbuf_size3_1_sram),
	.sram_inv(mux_tree_tapbuf_size3_1_sram_inv),
	.out(chany_top_out[3]));
   mux_tree_tapbuf_size3 mux_top_track_8 (.in({ top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_,
		chanx_right_in[5],
		chanx_left_in[5] }),
	.sram(mux_tree_tapbuf_size3_2_sram),
	.sram_inv(mux_tree_tapbuf_size3_2_sram_inv),
	.out(chany_top_out[4]));
   mux_tree_tapbuf_size3 mux_top_track_10 (.in({ top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_,
		chanx_right_in[6],
		chanx_left_in[6] }),
	.sram(mux_tree_tapbuf_size3_3_sram),
	.sram_inv(mux_tree_tapbuf_size3_3_sram_inv),
	.out(chany_top_out[5]));
   mux_tree_tapbuf_size3 mux_top_track_12 (.in({ top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_,
		chanx_right_in[8],
		chanx_left_in[8] }),
	.sram(mux_tree_tapbuf_size3_4_sram),
	.sram_inv(mux_tree_tapbuf_size3_4_sram_inv),
	.out(chany_top_out[6]));
   mux_tree_tapbuf_size3 mux_top_track_18 (.in({ top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_,
		chanx_right_in[3],
		chanx_left_in[7] }),
	.sram(mux_tree_tapbuf_size3_5_sram),
	.sram_inv(mux_tree_tapbuf_size3_5_sram_inv),
	.out(chany_top_out[9]));
   mux_tree_tapbuf_size3_mem mem_top_track_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_0_sram),
	.mem_outb(mux_tree_tapbuf_size3_0_sram_inv));
   mux_tree_tapbuf_size3_mem mem_top_track_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_1_sram),
	.mem_outb(mux_tree_tapbuf_size3_1_sram_inv));
   mux_tree_tapbuf_size3_mem mem_top_track_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_2_sram),
	.mem_outb(mux_tree_tapbuf_size3_2_sram_inv));
   mux_tree_tapbuf_size3_mem mem_top_track_10 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_3_sram),
	.mem_outb(mux_tree_tapbuf_size3_3_sram_inv));
   mux_tree_tapbuf_size3_mem mem_top_track_12 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_4_sram),
	.mem_outb(mux_tree_tapbuf_size3_4_sram_inv));
   mux_tree_tapbuf_size3_mem mem_top_track_18 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_5_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_5_sram),
	.mem_outb(mux_tree_tapbuf_size3_5_sram_inv));
   mux_tree_tapbuf_size2 mux_top_track_16 (.in({ top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_,
		chanx_left_in[9] }),
	.sram(mux_tree_tapbuf_size2_0_sram),
	.sram_inv(mux_tree_tapbuf_size2_0_sram_inv),
	.out(chany_top_out[8]));
   mux_tree_tapbuf_size2_mem mem_top_track_16 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_0_sram),
	.mem_outb(mux_tree_tapbuf_size2_0_sram_inv));
   mux_tree_tapbuf_size8 mux_right_track_0 (.in({ chany_top_in[2],
		chany_top_in[5],
		chany_top_in[8],
		right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_,
		right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_,
		right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_,
		right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_,
		right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size8_0_sram),
	.sram_inv(mux_tree_tapbuf_size8_0_sram_inv),
	.out(chanx_right_out[0]));
   mux_tree_tapbuf_size8 mux_right_track_8 (.in({ chany_top_in[0],
		chany_top_in[3],
		chany_top_in[6],
		chany_top_in[9],
		right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_,
		right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_,
		right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_,
		right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size8_1_sram),
	.sram_inv(mux_tree_tapbuf_size8_1_sram_inv),
	.out(chanx_right_out[4]));
   mux_tree_tapbuf_size8_mem mem_right_track_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_5_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size8_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size8_0_sram),
	.mem_outb(mux_tree_tapbuf_size8_0_sram_inv));
   mux_tree_tapbuf_size8_mem mem_right_track_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size8_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size8_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size8_1_sram),
	.mem_outb(mux_tree_tapbuf_size8_1_sram_inv));
   mux_tree_tapbuf_size7 mux_right_track_16 (.in({ chany_top_in[1],
		chany_top_in[4],
		chany_top_in[7],
		right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_,
		right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_,
		right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_,
		right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size7_0_sram),
	.sram_inv(mux_tree_tapbuf_size7_0_sram_inv),
	.out(chanx_right_out[8]));
   mux_tree_tapbuf_size7 mux_left_track_9 (.in({ chany_top_in[2],
		chany_top_in[5],
		chany_top_in[8],
		left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_,
		left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_,
		left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_,
		left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size7_1_sram),
	.sram_inv(mux_tree_tapbuf_size7_1_sram_inv),
	.out(chanx_left_out[4]));
   mux_tree_tapbuf_size7 mux_left_track_17 (.in({ chany_top_in[1],
		chany_top_in[4],
		chany_top_in[7],
		left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_,
		left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_,
		left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_,
		left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size7_2_sram),
	.sram_inv(mux_tree_tapbuf_size7_2_sram_inv),
	.out(chanx_left_out[8]));
   mux_tree_tapbuf_size7_mem mem_right_track_16 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size8_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size7_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size7_0_sram),
	.mem_outb(mux_tree_tapbuf_size7_0_sram_inv));
   mux_tree_tapbuf_size7_mem mem_left_track_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size9_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size7_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size7_1_sram),
	.mem_outb(mux_tree_tapbuf_size7_1_sram_inv));
   mux_tree_tapbuf_size7_mem mem_left_track_17 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size7_mem_1_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_tapbuf_size7_2_sram),
	.mem_outb(mux_tree_tapbuf_size7_2_sram_inv));
   mux_tree_tapbuf_size9 mux_left_track_1 (.in({ chany_top_in[0],
		chany_top_in[3],
		chany_top_in[6],
		chany_top_in[9],
		left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_,
		left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_,
		left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_,
		left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_,
		left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size9_0_sram),
	.sram_inv(mux_tree_tapbuf_size9_0_sram_inv),
	.out(chanx_left_out[0]));
   mux_tree_tapbuf_size9_mem mem_left_track_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size7_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size9_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size9_0_sram),
	.mem_outb(mux_tree_tapbuf_size9_0_sram_inv));
endmodule

// ----- END Verilog module for sb_0__1_ -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for Unique Switch Blocks[0][2]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for sb_0__2_ -----
module sb_0__2_ (
	pReset, 
	prog_clk, 
	chanx_right_in, 
	right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_, 
	right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_, 
	right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_, 
	right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_, 
	right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_, 
	right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_, 
	right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_, 
	right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_, 
	right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_, 
	right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_, 
	right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_, 
	chany_bottom_in, 
	bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_, 
	bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_, 
	bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_, 
	bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_, 
	bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_, 
	bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_, 
	bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_, 
	bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_, 
	bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_, 
	bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_, 
	bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_, 
	bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_, 
	bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_, 
	ccff_head, 
	chanx_right_out, 
	chany_bottom_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:9] chanx_right_in;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_;
   input [0:9] chany_bottom_in;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_;
   input [0:0] ccff_head;
   output [0:9] chanx_right_out;
   output [0:9] chany_bottom_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:1] mux_tree_tapbuf_size2_0_sram;
   wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_10_sram;
   wire [0:1] mux_tree_tapbuf_size2_10_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_11_sram;
   wire [0:1] mux_tree_tapbuf_size2_11_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_12_sram;
   wire [0:1] mux_tree_tapbuf_size2_12_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_13_sram;
   wire [0:1] mux_tree_tapbuf_size2_13_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_1_sram;
   wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_2_sram;
   wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_3_sram;
   wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_4_sram;
   wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_5_sram;
   wire [0:1] mux_tree_tapbuf_size2_5_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_6_sram;
   wire [0:1] mux_tree_tapbuf_size2_6_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_7_sram;
   wire [0:1] mux_tree_tapbuf_size2_7_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_8_sram;
   wire [0:1] mux_tree_tapbuf_size2_8_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_9_sram;
   wire [0:1] mux_tree_tapbuf_size2_9_sram_inv;
   wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_10_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_11_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_12_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_4_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_5_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_6_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_7_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_8_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_9_ccff_tail;
   wire [0:1] mux_tree_tapbuf_size3_0_sram;
   wire [0:1] mux_tree_tapbuf_size3_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_1_sram;
   wire [0:1] mux_tree_tapbuf_size3_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_2_sram;
   wire [0:1] mux_tree_tapbuf_size3_2_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_3_sram;
   wire [0:1] mux_tree_tapbuf_size3_3_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_4_sram;
   wire [0:1] mux_tree_tapbuf_size3_4_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_5_sram;
   wire [0:1] mux_tree_tapbuf_size3_5_sram_inv;
   wire [0:0] mux_tree_tapbuf_size3_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_4_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_5_ccff_tail;

   mux_tree_tapbuf_size3 mux_right_track_0 (.in({ right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_,
		right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_,
		chany_bottom_in[8] }),
	.sram(mux_tree_tapbuf_size3_0_sram),
	.sram_inv(mux_tree_tapbuf_size3_0_sram_inv),
	.out(chanx_right_out[0]));
   mux_tree_tapbuf_size3 mux_right_track_2 (.in({ right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_,
		right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_,
		chany_bottom_in[7] }),
	.sram(mux_tree_tapbuf_size3_1_sram),
	.sram_inv(mux_tree_tapbuf_size3_1_sram_inv),
	.out(chanx_right_out[1]));
   mux_tree_tapbuf_size3 mux_right_track_4 (.in({ right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_,
		right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_,
		chany_bottom_in[6] }),
	.sram(mux_tree_tapbuf_size3_2_sram),
	.sram_inv(mux_tree_tapbuf_size3_2_sram_inv),
	.out(chanx_right_out[2]));
   mux_tree_tapbuf_size3 mux_bottom_track_1 (.in({ chanx_right_in[8],
		bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_,
		bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size3_3_sram),
	.sram_inv(mux_tree_tapbuf_size3_3_sram_inv),
	.out(chany_bottom_out[0]));
   mux_tree_tapbuf_size3 mux_bottom_track_3 (.in({ chanx_right_in[7],
		bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_,
		bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size3_4_sram),
	.sram_inv(mux_tree_tapbuf_size3_4_sram_inv),
	.out(chany_bottom_out[1]));
   mux_tree_tapbuf_size3 mux_bottom_track_5 (.in({ chanx_right_in[6],
		bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_,
		bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size3_5_sram),
	.sram_inv(mux_tree_tapbuf_size3_5_sram_inv),
	.out(chany_bottom_out[2]));
   mux_tree_tapbuf_size3_mem mem_right_track_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(mux_tree_tapbuf_size3_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_0_sram),
	.mem_outb(mux_tree_tapbuf_size3_0_sram_inv));
   mux_tree_tapbuf_size3_mem mem_right_track_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_1_sram),
	.mem_outb(mux_tree_tapbuf_size3_1_sram_inv));
   mux_tree_tapbuf_size3_mem mem_right_track_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_2_sram),
	.mem_outb(mux_tree_tapbuf_size3_2_sram_inv));
   mux_tree_tapbuf_size3_mem mem_bottom_track_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_6_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_3_sram),
	.mem_outb(mux_tree_tapbuf_size3_3_sram_inv));
   mux_tree_tapbuf_size3_mem mem_bottom_track_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_4_sram),
	.mem_outb(mux_tree_tapbuf_size3_4_sram_inv));
   mux_tree_tapbuf_size3_mem mem_bottom_track_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_5_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_5_sram),
	.mem_outb(mux_tree_tapbuf_size3_5_sram_inv));
   mux_tree_tapbuf_size2 mux_right_track_6 (.in({ right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_,
		chany_bottom_in[5] }),
	.sram(mux_tree_tapbuf_size2_0_sram),
	.sram_inv(mux_tree_tapbuf_size2_0_sram_inv),
	.out(chanx_right_out[3]));
   mux_tree_tapbuf_size2 mux_right_track_8 (.in({ right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_,
		chany_bottom_in[4] }),
	.sram(mux_tree_tapbuf_size2_1_sram),
	.sram_inv(mux_tree_tapbuf_size2_1_sram_inv),
	.out(chanx_right_out[4]));
   mux_tree_tapbuf_size2 mux_right_track_10 (.in({ right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_,
		chany_bottom_in[3] }),
	.sram(mux_tree_tapbuf_size2_2_sram),
	.sram_inv(mux_tree_tapbuf_size2_2_sram_inv),
	.out(chanx_right_out[5]));
   mux_tree_tapbuf_size2 mux_right_track_12 (.in({ right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_,
		chany_bottom_in[2] }),
	.sram(mux_tree_tapbuf_size2_3_sram),
	.sram_inv(mux_tree_tapbuf_size2_3_sram_inv),
	.out(chanx_right_out[6]));
   mux_tree_tapbuf_size2 mux_right_track_14 (.in({ right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_,
		chany_bottom_in[1] }),
	.sram(mux_tree_tapbuf_size2_4_sram),
	.sram_inv(mux_tree_tapbuf_size2_4_sram_inv),
	.out(chanx_right_out[7]));
   mux_tree_tapbuf_size2 mux_right_track_16 (.in({ right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_,
		chany_bottom_in[0] }),
	.sram(mux_tree_tapbuf_size2_5_sram),
	.sram_inv(mux_tree_tapbuf_size2_5_sram_inv),
	.out(chanx_right_out[8]));
   mux_tree_tapbuf_size2 mux_right_track_18 (.in({ right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_,
		chany_bottom_in[9] }),
	.sram(mux_tree_tapbuf_size2_6_sram),
	.sram_inv(mux_tree_tapbuf_size2_6_sram_inv),
	.out(chanx_right_out[9]));
   mux_tree_tapbuf_size2 mux_bottom_track_7 (.in({ chanx_right_in[5],
		bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_ }),
	.sram(mux_tree_tapbuf_size2_7_sram),
	.sram_inv(mux_tree_tapbuf_size2_7_sram_inv),
	.out(chany_bottom_out[3]));
   mux_tree_tapbuf_size2 mux_bottom_track_9 (.in({ chanx_right_in[4],
		bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_ }),
	.sram(mux_tree_tapbuf_size2_8_sram),
	.sram_inv(mux_tree_tapbuf_size2_8_sram_inv),
	.out(chany_bottom_out[4]));
   mux_tree_tapbuf_size2 mux_bottom_track_11 (.in({ chanx_right_in[3],
		bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_9_sram),
	.sram_inv(mux_tree_tapbuf_size2_9_sram_inv),
	.out(chany_bottom_out[5]));
   mux_tree_tapbuf_size2 mux_bottom_track_13 (.in({ chanx_right_in[2],
		bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_10_sram),
	.sram_inv(mux_tree_tapbuf_size2_10_sram_inv),
	.out(chany_bottom_out[6]));
   mux_tree_tapbuf_size2 mux_bottom_track_15 (.in({ chanx_right_in[1],
		bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_11_sram),
	.sram_inv(mux_tree_tapbuf_size2_11_sram_inv),
	.out(chany_bottom_out[7]));
   mux_tree_tapbuf_size2 mux_bottom_track_17 (.in({ chanx_right_in[0],
		bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_12_sram),
	.sram_inv(mux_tree_tapbuf_size2_12_sram_inv),
	.out(chany_bottom_out[8]));
   mux_tree_tapbuf_size2 mux_bottom_track_19 (.in({ chanx_right_in[9],
		bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_13_sram),
	.sram_inv(mux_tree_tapbuf_size2_13_sram_inv),
	.out(chany_bottom_out[9]));
   mux_tree_tapbuf_size2_mem mem_right_track_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_0_sram),
	.mem_outb(mux_tree_tapbuf_size2_0_sram_inv));
   mux_tree_tapbuf_size2_mem mem_right_track_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_1_sram),
	.mem_outb(mux_tree_tapbuf_size2_1_sram_inv));
   mux_tree_tapbuf_size2_mem mem_right_track_10 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_2_sram),
	.mem_outb(mux_tree_tapbuf_size2_2_sram_inv));
   mux_tree_tapbuf_size2_mem mem_right_track_12 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_3_sram),
	.mem_outb(mux_tree_tapbuf_size2_3_sram_inv));
   mux_tree_tapbuf_size2_mem mem_right_track_14 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_4_sram),
	.mem_outb(mux_tree_tapbuf_size2_4_sram_inv));
   mux_tree_tapbuf_size2_mem mem_right_track_16 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_5_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_5_sram),
	.mem_outb(mux_tree_tapbuf_size2_5_sram_inv));
   mux_tree_tapbuf_size2_mem mem_right_track_18 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_5_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_6_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_6_sram),
	.mem_outb(mux_tree_tapbuf_size2_6_sram_inv));
   mux_tree_tapbuf_size2_mem mem_bottom_track_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_5_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_7_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_7_sram),
	.mem_outb(mux_tree_tapbuf_size2_7_sram_inv));
   mux_tree_tapbuf_size2_mem mem_bottom_track_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_7_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_8_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_8_sram),
	.mem_outb(mux_tree_tapbuf_size2_8_sram_inv));
   mux_tree_tapbuf_size2_mem mem_bottom_track_11 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_8_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_9_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_9_sram),
	.mem_outb(mux_tree_tapbuf_size2_9_sram_inv));
   mux_tree_tapbuf_size2_mem mem_bottom_track_13 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_9_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_10_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_10_sram),
	.mem_outb(mux_tree_tapbuf_size2_10_sram_inv));
   mux_tree_tapbuf_size2_mem mem_bottom_track_15 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_10_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_11_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_11_sram),
	.mem_outb(mux_tree_tapbuf_size2_11_sram_inv));
   mux_tree_tapbuf_size2_mem mem_bottom_track_17 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_11_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_12_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_12_sram),
	.mem_outb(mux_tree_tapbuf_size2_12_sram_inv));
   mux_tree_tapbuf_size2_mem mem_bottom_track_19 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_12_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_13_sram),
	.mem_outb(mux_tree_tapbuf_size2_13_sram_inv));
endmodule

// ----- END Verilog module for sb_0__0_ -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for Unique Switch Blocks[0][1]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for sb_0__1_ -----
module sb_0__1_ (
	pReset, 
	prog_clk, 
	chany_top_in, 
	top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_, 
	top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_, 
	top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_, 
	top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_, 
	top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_, 
	top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_, 
	top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_, 
	top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_, 
	top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_, 
	top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_, 
	top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_, 
	top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_, 
	top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_, 
	chanx_right_in, 
	right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_, 
	right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_, 
	right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_, 
	right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_, 
	right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_, 
	right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_, 
	right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_, 
	right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_, 
	right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_, 
	chany_bottom_in, 
	bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_, 
	bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_, 
	bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_, 
	bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_, 
	bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_, 
	bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_, 
	bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_, 
	bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_, 
	bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_, 
	bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_, 
	bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_, 
	bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_, 
	bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_, 
	ccff_head, 
	chany_top_out, 
	chanx_right_out, 
	chany_bottom_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:9] chany_top_in;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_;
   input [0:9] chanx_right_in;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_;
   input [0:9] chany_bottom_in;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_;
   input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_;
   input [0:0] bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_;
   input [0:0] ccff_head;
   output [0:9] chany_top_out;
   output [0:9] chanx_right_out;
   output [0:9] chany_bottom_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:1] mux_tree_tapbuf_size2_0_sram;
   wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_1_sram;
   wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
   wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
   wire [0:1] mux_tree_tapbuf_size3_0_sram;
   wire [0:1] mux_tree_tapbuf_size3_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_1_sram;
   wire [0:1] mux_tree_tapbuf_size3_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_2_sram;
   wire [0:1] mux_tree_tapbuf_size3_2_sram_inv;
   wire [0:0] mux_tree_tapbuf_size3_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_2_ccff_tail;
   wire [0:2] mux_tree_tapbuf_size4_0_sram;
   wire [0:2] mux_tree_tapbuf_size4_0_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_1_sram;
   wire [0:2] mux_tree_tapbuf_size4_1_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_2_sram;
   wire [0:2] mux_tree_tapbuf_size4_2_sram_inv;
   wire [0:2] mux_tree_tapbuf_size4_3_sram;
   wire [0:2] mux_tree_tapbuf_size4_3_sram_inv;
   wire [0:0] mux_tree_tapbuf_size4_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size4_mem_3_ccff_tail;
   wire [0:2] mux_tree_tapbuf_size7_0_sram;
   wire [0:2] mux_tree_tapbuf_size7_0_sram_inv;
   wire [0:2] mux_tree_tapbuf_size7_1_sram;
   wire [0:2] mux_tree_tapbuf_size7_1_sram_inv;
   wire [0:0] mux_tree_tapbuf_size7_mem_0_ccff_tail;
   wire [0:3] mux_tree_tapbuf_size8_0_sram;
   wire [0:3] mux_tree_tapbuf_size8_0_sram_inv;
   wire [0:3] mux_tree_tapbuf_size8_1_sram;
   wire [0:3] mux_tree_tapbuf_size8_1_sram_inv;
   wire [0:3] mux_tree_tapbuf_size8_2_sram;
   wire [0:3] mux_tree_tapbuf_size8_2_sram_inv;
   wire [0:3] mux_tree_tapbuf_size8_3_sram;
   wire [0:3] mux_tree_tapbuf_size8_3_sram_inv;
   wire [0:0] mux_tree_tapbuf_size8_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size8_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size8_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size8_mem_3_ccff_tail;

   assign chany_bottom_out[1] = chany_top_in[0] ;
   assign chany_bottom_out[2] = chany_top_in[1] ;
   assign chany_bottom_out[3] = chany_top_in[2] ;
   assign chany_bottom_out[5] = chany_top_in[4] ;
   assign chany_bottom_out[6] = chany_top_in[5] ;
   assign chany_bottom_out[7] = chany_top_in[6] ;
   assign chany_bottom_out[9] = chany_top_in[8] ;
   assign chanx_right_out[9] = right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0] ;
   assign chany_top_out[1] = chany_bottom_in[0] ;
   assign chany_top_out[2] = chany_bottom_in[1] ;
   assign chany_top_out[3] = chany_bottom_in[2] ;
   assign chany_top_out[5] = chany_bottom_in[4] ;
   assign chany_top_out[6] = chany_bottom_in[5] ;
   assign chany_top_out[7] = chany_bottom_in[6] ;
   assign chany_top_out[9] = chany_bottom_in[8] ;

   mux_tree_tapbuf_size8 mux_top_track_0 (.in({ top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_,
		top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_,
		top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_,
		top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_,
		top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_,
		chanx_right_in[1],
		chanx_right_in[4],
		chanx_right_in[7] }),
	.sram(mux_tree_tapbuf_size8_0_sram),
	.sram_inv(mux_tree_tapbuf_size8_0_sram_inv),
	.out(chany_top_out[0]));
   mux_tree_tapbuf_size8 mux_top_track_16 (.in({ top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_,
		top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_,
		top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_,
		top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_,
		chanx_right_in[0],
		chanx_right_in[3],
		chanx_right_in[6],
		chanx_right_in[9] }),
	.sram(mux_tree_tapbuf_size8_1_sram),
	.sram_inv(mux_tree_tapbuf_size8_1_sram_inv),
	.out(chany_top_out[8]));
   mux_tree_tapbuf_size8 mux_bottom_track_1 (.in({ chanx_right_in[1],
		chanx_right_in[4],
		chanx_right_in[7],
		bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_,
		bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_,
		bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_,
		bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_,
		bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size8_2_sram),
	.sram_inv(mux_tree_tapbuf_size8_2_sram_inv),
	.out(chany_bottom_out[0]));
   mux_tree_tapbuf_size8 mux_bottom_track_9 (.in({ chanx_right_in[0],
		chanx_right_in[3],
		chanx_right_in[6],
		chanx_right_in[9],
		bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_,
		bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_,
		bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_,
		bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size8_3_sram),
	.sram_inv(mux_tree_tapbuf_size8_3_sram_inv),
	.out(chany_bottom_out[4]));
   mux_tree_tapbuf_size8_mem mem_top_track_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(mux_tree_tapbuf_size8_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size8_0_sram),
	.mem_outb(mux_tree_tapbuf_size8_0_sram_inv));
   mux_tree_tapbuf_size8_mem mem_top_track_16 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size7_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size8_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size8_1_sram),
	.mem_outb(mux_tree_tapbuf_size8_1_sram_inv));
   mux_tree_tapbuf_size8_mem mem_bottom_track_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size8_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size8_2_sram),
	.mem_outb(mux_tree_tapbuf_size8_2_sram_inv));
   mux_tree_tapbuf_size8_mem mem_bottom_track_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size8_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size8_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size8_3_sram),
	.mem_outb(mux_tree_tapbuf_size8_3_sram_inv));
   mux_tree_tapbuf_size7 mux_top_track_8 (.in({ top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_,
		top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_,
		top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_,
		top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_,
		chanx_right_in[2],
		chanx_right_in[5],
		chanx_right_in[8] }),
	.sram(mux_tree_tapbuf_size7_0_sram),
	.sram_inv(mux_tree_tapbuf_size7_0_sram_inv),
	.out(chany_top_out[4]));
   mux_tree_tapbuf_size7 mux_bottom_track_17 (.in({ chanx_right_in[2],
		chanx_right_in[5],
		chanx_right_in[8],
		bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_,
		bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_,
		bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_,
		bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size7_1_sram),
	.sram_inv(mux_tree_tapbuf_size7_1_sram_inv),
	.out(chany_bottom_out[8]));
   mux_tree_tapbuf_size7_mem mem_top_track_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size8_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size7_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size7_0_sram),
	.mem_outb(mux_tree_tapbuf_size7_0_sram_inv));
   mux_tree_tapbuf_size7_mem mem_bottom_track_17 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size8_mem_3_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_tapbuf_size7_1_sram),
	.mem_outb(mux_tree_tapbuf_size7_1_sram_inv));
   mux_tree_tapbuf_size3 mux_right_track_0 (.in({ chany_top_in[0],
		right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_,
		chany_bottom_in[0] }),
	.sram(mux_tree_tapbuf_size3_0_sram),
	.sram_inv(mux_tree_tapbuf_size3_0_sram_inv),
	.out(chanx_right_out[0]));
   mux_tree_tapbuf_size3 mux_right_track_8 (.in({ chany_top_in[5],
		right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_,
		chany_bottom_in[5] }),
	.sram(mux_tree_tapbuf_size3_1_sram),
	.sram_inv(mux_tree_tapbuf_size3_1_sram_inv),
	.out(chanx_right_out[4]));
   mux_tree_tapbuf_size3 mux_right_track_10 (.in({ chany_top_in[6],
		right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_,
		chany_bottom_in[6] }),
	.sram(mux_tree_tapbuf_size3_2_sram),
	.sram_inv(mux_tree_tapbuf_size3_2_sram_inv),
	.out(chanx_right_out[5]));
   mux_tree_tapbuf_size3_mem mem_right_track_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size8_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_0_sram),
	.mem_outb(mux_tree_tapbuf_size3_0_sram_inv));
   mux_tree_tapbuf_size3_mem mem_right_track_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_1_sram),
	.mem_outb(mux_tree_tapbuf_size3_1_sram_inv));
   mux_tree_tapbuf_size3_mem mem_right_track_10 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_2_sram),
	.mem_outb(mux_tree_tapbuf_size3_2_sram_inv));
   mux_tree_tapbuf_size4 mux_right_track_2 (.in({ chany_top_in[1],
		chany_top_in[3],
		right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_,
		chany_bottom_in[1] }),
	.sram(mux_tree_tapbuf_size4_0_sram),
	.sram_inv(mux_tree_tapbuf_size4_0_sram_inv),
	.out(chanx_right_out[1]));
   mux_tree_tapbuf_size4 mux_right_track_4 (.in({ chany_top_in[2],
		chany_top_in[7],
		right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_,
		chany_bottom_in[2] }),
	.sram(mux_tree_tapbuf_size4_1_sram),
	.sram_inv(mux_tree_tapbuf_size4_1_sram_inv),
	.out(chanx_right_out[2]));
   mux_tree_tapbuf_size4 mux_right_track_6 (.in({ chany_top_in[4],
		chany_top_in[9],
		right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_,
		chany_bottom_in[4] }),
	.sram(mux_tree_tapbuf_size4_2_sram),
	.sram_inv(mux_tree_tapbuf_size4_2_sram_inv),
	.out(chanx_right_out[3]));
   mux_tree_tapbuf_size4 mux_right_track_12 (.in({ chany_top_in[8],
		right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_,
		chany_bottom_in[8],
		chany_bottom_in[9] }),
	.sram(mux_tree_tapbuf_size4_3_sram),
	.sram_inv(mux_tree_tapbuf_size4_3_sram_inv),
	.out(chanx_right_out[6]));
   mux_tree_tapbuf_size4_mem mem_right_track_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_0_sram),
	.mem_outb(mux_tree_tapbuf_size4_0_sram_inv));
   mux_tree_tapbuf_size4_mem mem_right_track_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_1_sram),
	.mem_outb(mux_tree_tapbuf_size4_1_sram_inv));
   mux_tree_tapbuf_size4_mem mem_right_track_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_2_sram),
	.mem_outb(mux_tree_tapbuf_size4_2_sram_inv));
   mux_tree_tapbuf_size4_mem mem_right_track_12 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size4_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size4_3_sram),
	.mem_outb(mux_tree_tapbuf_size4_3_sram_inv));
   mux_tree_tapbuf_size2 mux_right_track_14 (.in({ right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_,
		chany_bottom_in[7] }),
	.sram(mux_tree_tapbuf_size2_0_sram),
	.sram_inv(mux_tree_tapbuf_size2_0_sram_inv),
	.out(chanx_right_out[7]));
   mux_tree_tapbuf_size2 mux_right_track_16 (.in({ right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_,
		chany_bottom_in[3] }),
	.sram(mux_tree_tapbuf_size2_1_sram),
	.sram_inv(mux_tree_tapbuf_size2_1_sram_inv),
	.out(chanx_right_out[8]));
   mux_tree_tapbuf_size2_mem mem_right_track_14 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size4_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_0_sram),
	.mem_outb(mux_tree_tapbuf_size2_0_sram_inv));
   mux_tree_tapbuf_size2_mem mem_right_track_16 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_1_sram),
	.mem_outb(mux_tree_tapbuf_size2_1_sram_inv));
endmodule

// ----- END Verilog module for grid_clb -----
//----- Default net type -----
// `default_nettype wire
// ----- END Grid Verilog module: grid_clb -----
// ------ Include routing module netlists -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for Unique Switch Blocks[0][0]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for sb_0__0_ -----
module sb_0__0_ (
	pReset, 
	prog_clk, 
	chany_top_in, 
	top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_, 
	top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_, 
	top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_, 
	top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_, 
	top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_, 
	top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_, 
	top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_, 
	top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_, 
	top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_, 
	top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_, 
	top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_, 
	top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_, 
	top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_, 
	chanx_right_in, 
	right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_, 
	right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_, 
	right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_, 
	right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_, 
	right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_, 
	right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_, 
	right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_, 
	ccff_head, 
	chany_top_out, 
	chanx_right_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:9] chany_top_in;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_;
   input [0:0] top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_;
   input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_;
   input [0:9] chanx_right_in;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_;
   input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_;
   input [0:0] right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_;
   input [0:0] ccff_head;
   output [0:9] chany_top_out;
   output [0:9] chanx_right_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:1] mux_tree_tapbuf_size2_0_sram;
   wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_10_sram;
   wire [0:1] mux_tree_tapbuf_size2_10_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_11_sram;
   wire [0:1] mux_tree_tapbuf_size2_11_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_12_sram;
   wire [0:1] mux_tree_tapbuf_size2_12_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_13_sram;
   wire [0:1] mux_tree_tapbuf_size2_13_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_1_sram;
   wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_2_sram;
   wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_3_sram;
   wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_4_sram;
   wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_5_sram;
   wire [0:1] mux_tree_tapbuf_size2_5_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_6_sram;
   wire [0:1] mux_tree_tapbuf_size2_6_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_7_sram;
   wire [0:1] mux_tree_tapbuf_size2_7_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_8_sram;
   wire [0:1] mux_tree_tapbuf_size2_8_sram_inv;
   wire [0:1] mux_tree_tapbuf_size2_9_sram;
   wire [0:1] mux_tree_tapbuf_size2_9_sram_inv;
   wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_10_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_11_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_12_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_4_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_5_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_6_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_7_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_8_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size2_mem_9_ccff_tail;
   wire [0:1] mux_tree_tapbuf_size3_0_sram;
   wire [0:1] mux_tree_tapbuf_size3_0_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_1_sram;
   wire [0:1] mux_tree_tapbuf_size3_1_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_2_sram;
   wire [0:1] mux_tree_tapbuf_size3_2_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_3_sram;
   wire [0:1] mux_tree_tapbuf_size3_3_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_4_sram;
   wire [0:1] mux_tree_tapbuf_size3_4_sram_inv;
   wire [0:1] mux_tree_tapbuf_size3_5_sram;
   wire [0:1] mux_tree_tapbuf_size3_5_sram_inv;
   wire [0:0] mux_tree_tapbuf_size3_mem_0_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_1_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_2_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_3_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_4_ccff_tail;
   wire [0:0] mux_tree_tapbuf_size3_mem_5_ccff_tail;

   mux_tree_tapbuf_size3 mux_top_track_0 (.in({ top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_,
		top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_,
		chanx_right_in[1] }),
	.sram(mux_tree_tapbuf_size3_0_sram),
	.sram_inv(mux_tree_tapbuf_size3_0_sram_inv),
	.out(chany_top_out[0]));
   mux_tree_tapbuf_size3 mux_top_track_2 (.in({ top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_,
		top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_,
		chanx_right_in[2] }),
	.sram(mux_tree_tapbuf_size3_1_sram),
	.sram_inv(mux_tree_tapbuf_size3_1_sram_inv),
	.out(chany_top_out[1]));
   mux_tree_tapbuf_size3 mux_top_track_4 (.in({ top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_,
		top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_,
		chanx_right_in[3] }),
	.sram(mux_tree_tapbuf_size3_2_sram),
	.sram_inv(mux_tree_tapbuf_size3_2_sram_inv),
	.out(chany_top_out[2]));
   mux_tree_tapbuf_size3 mux_right_track_0 (.in({ chany_top_in[9],
		right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_,
		right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size3_3_sram),
	.sram_inv(mux_tree_tapbuf_size3_3_sram_inv),
	.out(chanx_right_out[0]));
   mux_tree_tapbuf_size3 mux_right_track_2 (.in({ chany_top_in[0],
		right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_,
		right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size3_4_sram),
	.sram_inv(mux_tree_tapbuf_size3_4_sram_inv),
	.out(chanx_right_out[1]));
   mux_tree_tapbuf_size3 mux_right_track_4 (.in({ chany_top_in[1],
		right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_,
		right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size3_5_sram),
	.sram_inv(mux_tree_tapbuf_size3_5_sram_inv),
	.out(chanx_right_out[2]));
   mux_tree_tapbuf_size3_mem mem_top_track_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(mux_tree_tapbuf_size3_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_0_sram),
	.mem_outb(mux_tree_tapbuf_size3_0_sram_inv));
   mux_tree_tapbuf_size3_mem mem_top_track_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_1_sram),
	.mem_outb(mux_tree_tapbuf_size3_1_sram_inv));
   mux_tree_tapbuf_size3_mem mem_top_track_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_2_sram),
	.mem_outb(mux_tree_tapbuf_size3_2_sram_inv));
   mux_tree_tapbuf_size3_mem mem_right_track_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_6_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_3_sram),
	.mem_outb(mux_tree_tapbuf_size3_3_sram_inv));
   mux_tree_tapbuf_size3_mem mem_right_track_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_4_sram),
	.mem_outb(mux_tree_tapbuf_size3_4_sram_inv));
   mux_tree_tapbuf_size3_mem mem_right_track_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size3_mem_5_ccff_tail),
	.mem_out(mux_tree_tapbuf_size3_5_sram),
	.mem_outb(mux_tree_tapbuf_size3_5_sram_inv));
   mux_tree_tapbuf_size2 mux_top_track_6 (.in({ top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_,
		chanx_right_in[4] }),
	.sram(mux_tree_tapbuf_size2_0_sram),
	.sram_inv(mux_tree_tapbuf_size2_0_sram_inv),
	.out(chany_top_out[3]));
   mux_tree_tapbuf_size2 mux_top_track_8 (.in({ top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_,
		chanx_right_in[5] }),
	.sram(mux_tree_tapbuf_size2_1_sram),
	.sram_inv(mux_tree_tapbuf_size2_1_sram_inv),
	.out(chany_top_out[4]));
   mux_tree_tapbuf_size2 mux_top_track_10 (.in({ top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_,
		chanx_right_in[6] }),
	.sram(mux_tree_tapbuf_size2_2_sram),
	.sram_inv(mux_tree_tapbuf_size2_2_sram_inv),
	.out(chany_top_out[5]));
   mux_tree_tapbuf_size2 mux_top_track_12 (.in({ top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_,
		chanx_right_in[7] }),
	.sram(mux_tree_tapbuf_size2_3_sram),
	.sram_inv(mux_tree_tapbuf_size2_3_sram_inv),
	.out(chany_top_out[6]));
   mux_tree_tapbuf_size2 mux_top_track_14 (.in({ top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_,
		chanx_right_in[8] }),
	.sram(mux_tree_tapbuf_size2_4_sram),
	.sram_inv(mux_tree_tapbuf_size2_4_sram_inv),
	.out(chany_top_out[7]));
   mux_tree_tapbuf_size2 mux_top_track_16 (.in({ top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_,
		chanx_right_in[9] }),
	.sram(mux_tree_tapbuf_size2_5_sram),
	.sram_inv(mux_tree_tapbuf_size2_5_sram_inv),
	.out(chany_top_out[8]));
   mux_tree_tapbuf_size2 mux_top_track_18 (.in({ top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_,
		chanx_right_in[0] }),
	.sram(mux_tree_tapbuf_size2_6_sram),
	.sram_inv(mux_tree_tapbuf_size2_6_sram_inv),
	.out(chany_top_out[9]));
   mux_tree_tapbuf_size2 mux_right_track_6 (.in({ chany_top_in[2],
		right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_ }),
	.sram(mux_tree_tapbuf_size2_7_sram),
	.sram_inv(mux_tree_tapbuf_size2_7_sram_inv),
	.out(chanx_right_out[3]));
   mux_tree_tapbuf_size2 mux_right_track_8 (.in({ chany_top_in[3],
		right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_ }),
	.sram(mux_tree_tapbuf_size2_8_sram),
	.sram_inv(mux_tree_tapbuf_size2_8_sram_inv),
	.out(chanx_right_out[4]));
   mux_tree_tapbuf_size2 mux_right_track_10 (.in({ chany_top_in[4],
		right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_9_sram),
	.sram_inv(mux_tree_tapbuf_size2_9_sram_inv),
	.out(chanx_right_out[5]));
   mux_tree_tapbuf_size2 mux_right_track_12 (.in({ chany_top_in[5],
		right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_10_sram),
	.sram_inv(mux_tree_tapbuf_size2_10_sram_inv),
	.out(chanx_right_out[6]));
   mux_tree_tapbuf_size2 mux_right_track_14 (.in({ chany_top_in[6],
		right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_11_sram),
	.sram_inv(mux_tree_tapbuf_size2_11_sram_inv),
	.out(chanx_right_out[7]));
   mux_tree_tapbuf_size2 mux_right_track_16 (.in({ chany_top_in[7],
		right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_12_sram),
	.sram_inv(mux_tree_tapbuf_size2_12_sram_inv),
	.out(chanx_right_out[8]));
   mux_tree_tapbuf_size2 mux_right_track_18 (.in({ chany_top_in[8],
		right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_ }),
	.sram(mux_tree_tapbuf_size2_13_sram),
	.sram_inv(mux_tree_tapbuf_size2_13_sram_inv),
	.out(chanx_right_out[9]));
   mux_tree_tapbuf_size2_mem mem_top_track_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_0_sram),
	.mem_outb(mux_tree_tapbuf_size2_0_sram_inv));
   mux_tree_tapbuf_size2_mem mem_top_track_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_0_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_1_sram),
	.mem_outb(mux_tree_tapbuf_size2_1_sram_inv));
   mux_tree_tapbuf_size2_mem mem_top_track_10 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_1_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_2_sram),
	.mem_outb(mux_tree_tapbuf_size2_2_sram_inv));
   mux_tree_tapbuf_size2_mem mem_top_track_12 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_2_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_3_sram),
	.mem_outb(mux_tree_tapbuf_size2_3_sram_inv));
   mux_tree_tapbuf_size2_mem mem_top_track_14 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_3_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_4_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_4_sram),
	.mem_outb(mux_tree_tapbuf_size2_4_sram_inv));
   mux_tree_tapbuf_size2_mem mem_top_track_16 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_4_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_5_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_5_sram),
	.mem_outb(mux_tree_tapbuf_size2_5_sram_inv));
   mux_tree_tapbuf_size2_mem mem_top_track_18 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_5_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_6_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_6_sram),
	.mem_outb(mux_tree_tapbuf_size2_6_sram_inv));
   mux_tree_tapbuf_size2_mem mem_right_track_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size3_mem_5_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_7_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_7_sram),
	.mem_outb(mux_tree_tapbuf_size2_7_sram_inv));
   mux_tree_tapbuf_size2_mem mem_right_track_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_7_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_8_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_8_sram),
	.mem_outb(mux_tree_tapbuf_size2_8_sram_inv));
   mux_tree_tapbuf_size2_mem mem_right_track_10 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_8_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_9_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_9_sram),
	.mem_outb(mux_tree_tapbuf_size2_9_sram_inv));
   mux_tree_tapbuf_size2_mem mem_right_track_12 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_9_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_10_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_10_sram),
	.mem_outb(mux_tree_tapbuf_size2_10_sram_inv));
   mux_tree_tapbuf_size2_mem mem_right_track_14 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_10_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_11_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_11_sram),
	.mem_outb(mux_tree_tapbuf_size2_11_sram_inv));
   mux_tree_tapbuf_size2_mem mem_right_track_16 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_11_ccff_tail),
	.ccff_tail(mux_tree_tapbuf_size2_mem_12_ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_12_sram),
	.mem_outb(mux_tree_tapbuf_size2_12_sram_inv));
   mux_tree_tapbuf_size2_mem mem_right_track_18 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_tapbuf_size2_mem_12_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_tapbuf_size2_13_sram),
	.mem_outb(mux_tree_tapbuf_size2_13_sram_inv));
endmodule

// ----- END Verilog module for logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic -----
//----- Default net type -----
// `default_nettype wire
// ----- END Physical programmable logic block Verilog module: frac_logic -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for primitive pb_type: ff
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff -----
module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff (
	set, 
	reset, 
	clk, 
	ff_D, 
	ff_Q, 
	ff_clk);
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:0] ff_D;
   output [0:0] ff_Q;
   input [0:0] ff_clk;

   dffsrq dffsrq_0_ (.SET(set[0]),
	.RST(reset[0]),
	.CK(clk[0]),
	.D(ff_D[0]),
	.Q(ff_Q[0]));
endmodule

// ----- END Verilog module for logical_tile_gp_outpad_mode_gp_outpad_ -----
//----- Default net type -----
// `default_nettype wire
// ----- END Physical programmable logic block Verilog module: gp_outpad -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for primitive pb_type: frac_lut6
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6 -----
module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6 (
	pReset, 
	prog_clk, 
	frac_lut6_in, 
	ccff_head, 
	frac_lut6_lut5_out, 
	frac_lut6_lut6_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:5] frac_lut6_in;
   input [0:0] ccff_head;
   output [0:1] frac_lut6_lut5_out;
   output [0:0] frac_lut6_lut6_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] frac_lut6_0_mode;
   wire [0:0] frac_lut6_0_mode_inv;
   wire [0:63] frac_lut6_0_sram;
   wire [0:63] frac_lut6_0_sram_inv;

   frac_lut6 frac_lut6_0_ (.in(frac_lut6_in),
	.sram(frac_lut6_0_sram),
	.sram_inv(frac_lut6_0_sram_inv),
	.mode(frac_lut6_0_mode),
	.mode_inv(frac_lut6_0_mode_inv),
	.lut5_out(frac_lut6_lut5_out),
	.lut6_out(frac_lut6_lut6_out));
   frac_lut6_dffr_mem frac_lut6_dffr_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(ccff_tail),
	.mem_out({ frac_lut6_0_sram,
		frac_lut6_0_mode }),
	.mem_outb({ frac_lut6_0_sram_inv,
		frac_lut6_0_mode_inv }));
endmodule

// ----- END Verilog module for logical_tile_gp_inpad_mode_gp_inpad_ -----
//----- Default net type -----
// `default_nettype wire
// ----- END Physical programmable logic block Verilog module: gp_inpad -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for primitive pb_type: outpad
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for logical_tile_gp_outpad_mode_default__outpad -----
module logical_tile_gp_outpad_mode_default__outpad (
	gfpga_pad_GPOUT_PAD, 
	outpad_outpad);
   inout [0:0] gfpga_pad_GPOUT_PAD;
   input [0:0] outpad_outpad;

   GPOUT GPOUT_0_ (.Y(gfpga_pad_GPOUT_PAD[0]),
	.A(outpad_outpad[0]));
endmodule

// ----- END Verilog module for logical_tile_io_mode_io_ -----
//----- Default net type -----
// `default_nettype wire
// ----- END Physical programmable logic block Verilog module: io -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for primitive pb_type: inpad
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for logical_tile_gp_inpad_mode_default__inpad -----
module logical_tile_gp_inpad_mode_default__inpad (
	gfpga_pad_GPIN_PAD, 
	inpad_inpad);
   inout [0:0] gfpga_pad_GPIN_PAD;
   output [0:0] inpad_inpad;

   GPIN GPIN_0_ (.A(gfpga_pad_GPIN_PAD[0]),
	.Y(inpad_inpad[0]));
endmodule

// ----- END Verilog module for GPIO_dffr_mem -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Shift register banks used in FPGA
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
// ------ Include logic block netlists -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for primitive pb_type: iopad
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for logical_tile_io_mode_physical__iopad -----
module logical_tile_io_mode_physical__iopad (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	iopad_outpad, 
	ccff_head, 
	iopad_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] iopad_outpad;
   input [0:0] ccff_head;
   output [0:0] iopad_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] GPIO_0_DIR;
   wire [0:0] GPIO_dffr_mem_undriven_mem_outb;

   GPIO GPIO_0_ (.A(iopad_outpad[0]),
	.Y(iopad_inpad[0]),
	.PAD(gfpga_pad_GPIO_PAD[0]),
	.DIR(GPIO_0_DIR[0]));
   GPIO_dffr_mem GPIO_dffr_mem (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(ccff_head),
	.ccff_tail(ccff_tail),
	.mem_out(GPIO_0_DIR),
	.mem_outb(GPIO_dffr_mem_undriven_mem_outb));
endmodule

// ----- END Verilog module for direct_interc -----
//----- Default net type -----
// `default_nettype wire
// ----- END Verilog modules for regular wires -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Memories used in FPGA
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_tapbuf_size4_mem -----
module mux_tree_tapbuf_size4_mem (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   dffr dffr_0_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.Q(mem_out[0]),
	.QN(mem_outb[0]));
   dffr dffr_1_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.Q(mem_out[1]),
	.QN(mem_outb[1]));
   dffr dffr_2_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.Q(mem_out[2]),
	.QN(mem_outb[2]));
endmodule

// ----- END Verilog module for frac_lut6_mux -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Look-Up Tables
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for frac_lut6 -----
module frac_lut6 (
	in, 
	sram, 
	sram_inv, 
	mode, 
	mode_inv, 
	lut5_out, 
	lut6_out);
   input [0:5] in;
   input [0:63] sram;
   input [0:63] sram_inv;
   input [0:0] mode;
   input [0:0] mode_inv;
   output [0:1] lut5_out;
   output [0:0] lut6_out;

   // Internal wires
   wire [0:0] sg13g2_buf_4_0_X;
   wire [0:0] sg13g2_buf_4_1_X;
   wire [0:0] sg13g2_buf_4_2_X;
   wire [0:0] sg13g2_buf_4_3_X;
   wire [0:0] sg13g2_buf_4_4_X;
   wire [0:0] sg13g2_buf_4_5_X;
   wire [0:0] sg13g2_inv_1_0_Y;
   wire [0:0] sg13g2_inv_1_1_Y;
   wire [0:0] sg13g2_inv_1_2_Y;
   wire [0:0] sg13g2_inv_1_3_Y;
   wire [0:0] sg13g2_inv_1_4_Y;
   wire [0:0] sg13g2_inv_1_5_Y;
   wire [0:0] sg13g2_or2_1_0_X;

   sg13g2_or2_1 sg13g2_or2_1_0_ (.X(sg13g2_or2_1_0_X[0]),
	.A(mode[0]),
	.B(in[5]));
   sg13g2_inv_1 sg13g2_inv_1_0_ (.Y(sg13g2_inv_1_0_Y[0]),
	.A(in[0]));
   sg13g2_inv_1 sg13g2_inv_1_1_ (.Y(sg13g2_inv_1_1_Y[0]),
	.A(in[1]));
   sg13g2_inv_1 sg13g2_inv_1_2_ (.Y(sg13g2_inv_1_2_Y[0]),
	.A(in[2]));
   sg13g2_inv_1 sg13g2_inv_1_3_ (.Y(sg13g2_inv_1_3_Y[0]),
	.A(in[3]));
   sg13g2_inv_1 sg13g2_inv_1_4_ (.Y(sg13g2_inv_1_4_Y[0]),
	.A(in[4]));
   sg13g2_inv_1 sg13g2_inv_1_5_ (.Y(sg13g2_inv_1_5_Y[0]),
	.A(sg13g2_or2_1_0_X[0]));
   sg13g2_buf_4 sg13g2_buf_4_0_ (.X(sg13g2_buf_4_0_X[0]),
	.A(in[0]));
   sg13g2_buf_4 sg13g2_buf_4_1_ (.X(sg13g2_buf_4_1_X[0]),
	.A(in[1]));
   sg13g2_buf_4 sg13g2_buf_4_2_ (.X(sg13g2_buf_4_2_X[0]),
	.A(in[2]));
   sg13g2_buf_4 sg13g2_buf_4_3_ (.X(sg13g2_buf_4_3_X[0]),
	.A(in[3]));
   sg13g2_buf_4 sg13g2_buf_4_4_ (.X(sg13g2_buf_4_4_X[0]),
	.A(in[4]));
   sg13g2_buf_4 sg13g2_buf_4_5_ (.X(sg13g2_buf_4_5_X[0]),
	.A(sg13g2_or2_1_0_X[0]));
   frac_lut6_mux frac_lut6_mux_0_ (.in(sram),
	.sram({ sg13g2_buf_4_0_X,
		sg13g2_buf_4_1_X,
		sg13g2_buf_4_2_X,
		sg13g2_buf_4_3_X,
		sg13g2_buf_4_4_X,
		sg13g2_buf_4_5_X }),
	.sram_inv({ sg13g2_inv_1_0_Y,
		sg13g2_inv_1_1_Y,
		sg13g2_inv_1_2_Y,
		sg13g2_inv_1_3_Y,
		sg13g2_inv_1_4_Y,
		sg13g2_inv_1_5_Y }),
	.lut5_out(lut5_out),
	.lut6_out(lut6_out));
endmodule

// ----- END Verilog module for const1 -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Decoders for fabric configuration protocol
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Local Decoders for Multiplexers
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Multiplexer primitives
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Multiplexers
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_tapbuf_size4 -----
module mux_tree_tapbuf_size4 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:3] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] const1_0_const1;
   wire [0:0] sg13g2_inv_1_0_Y;
   wire [0:0] sg13g2_inv_1_1_Y;
   wire [0:0] sg13g2_inv_1_2_Y;
   wire [0:0] sg13g2_inv_1_3_Y;
   wire [0:0] sg13g2_mux2_1_0_X;
   wire [0:0] sg13g2_mux2_1_1_X;
   wire [0:0] sg13g2_mux2_1_2_X;
   wire [0:0] sg13g2_mux2_1_3_X;

   sg13g2_inv_1 sg13g2_inv_1_0_ (.Y(sg13g2_inv_1_0_Y[0]),
	.A(in[0]));
   sg13g2_inv_1 sg13g2_inv_1_1_ (.Y(sg13g2_inv_1_1_Y[0]),
	.A(in[1]));
   sg13g2_inv_1 sg13g2_inv_1_2_ (.Y(sg13g2_inv_1_2_Y[0]),
	.A(in[2]));
   sg13g2_inv_1 sg13g2_inv_1_3_ (.Y(sg13g2_inv_1_3_Y[0]),
	.A(in[3]));
   const1 const1_0_ (.const1(const1_0_const1));
   sg13g2_inv_4 sg13g2_inv_4_0_ (.Y(out[0]),
	.A(sg13g2_mux2_1_3_X[0]));
   sg13g2_mux2_1 mux_l1_in_0_ (.X(sg13g2_mux2_1_0_X[0]),
	.A0(sg13g2_inv_1_1_Y[0]),
	.A1(sg13g2_inv_1_0_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l2_in_0_ (.X(sg13g2_mux2_1_1_X[0]),
	.A0(sg13g2_inv_1_2_Y[0]),
	.A1(sg13g2_mux2_1_0_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_1_ (.X(sg13g2_mux2_1_2_X[0]),
	.A0(const1_0_const1[0]),
	.A1(sg13g2_inv_1_3_Y[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l3_in_0_ (.X(sg13g2_mux2_1_3_X[0]),
	.A0(sg13g2_mux2_1_2_X[0]),
	.A1(sg13g2_mux2_1_1_X[0]),
	.S(sram[2]));
endmodule

// ------ Include primitive module netlists -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Essential gates
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for const0 -----
module const0 (
	const0);
   output [0:0] const0;

   assign const0[0] = 1'b0 ;
endmodule

// ----- END Verilog module for grid_gp_outpad_right -----
//----- Default net type -----
// `default_nettype wire
// ----- END Grid Verilog module: grid_gp_outpad_right -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for physical tile: clb]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
// ----- BEGIN Grid Verilog module: grid_clb -----
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for grid_clb -----
module grid_clb (
	pReset, 
	prog_clk, 
	set, 
	reset, 
	clk, 
	top_width_0_height_0_subtile_0__pin_I_0_, 
	top_width_0_height_0_subtile_0__pin_I_4_, 
	top_width_0_height_0_subtile_0__pin_I_8_, 
	top_width_0_height_0_subtile_0__pin_I_12_, 
	top_width_0_height_0_subtile_0__pin_I_16_, 
	top_width_0_height_0_subtile_0__pin_I_20_, 
	top_width_0_height_0_subtile_0__pin_I_24_, 
	top_width_0_height_0_subtile_0__pin_I_28_, 
	top_width_0_height_0_subtile_0__pin_I_32_, 
	top_width_0_height_0_subtile_0__pin_I_36_, 
	top_width_0_height_0_subtile_0__pin_clk_0_, 
	right_width_0_height_0_subtile_0__pin_I_1_, 
	right_width_0_height_0_subtile_0__pin_I_5_, 
	right_width_0_height_0_subtile_0__pin_I_9_, 
	right_width_0_height_0_subtile_0__pin_I_13_, 
	right_width_0_height_0_subtile_0__pin_I_17_, 
	right_width_0_height_0_subtile_0__pin_I_21_, 
	right_width_0_height_0_subtile_0__pin_I_25_, 
	right_width_0_height_0_subtile_0__pin_I_29_, 
	right_width_0_height_0_subtile_0__pin_I_33_, 
	right_width_0_height_0_subtile_0__pin_I_37_, 
	bottom_width_0_height_0_subtile_0__pin_I_2_, 
	bottom_width_0_height_0_subtile_0__pin_I_6_, 
	bottom_width_0_height_0_subtile_0__pin_I_10_, 
	bottom_width_0_height_0_subtile_0__pin_I_14_, 
	bottom_width_0_height_0_subtile_0__pin_I_18_, 
	bottom_width_0_height_0_subtile_0__pin_I_22_, 
	bottom_width_0_height_0_subtile_0__pin_I_26_, 
	bottom_width_0_height_0_subtile_0__pin_I_30_, 
	bottom_width_0_height_0_subtile_0__pin_I_34_, 
	bottom_width_0_height_0_subtile_0__pin_I_38_, 
	left_width_0_height_0_subtile_0__pin_I_3_, 
	left_width_0_height_0_subtile_0__pin_I_7_, 
	left_width_0_height_0_subtile_0__pin_I_11_, 
	left_width_0_height_0_subtile_0__pin_I_15_, 
	left_width_0_height_0_subtile_0__pin_I_19_, 
	left_width_0_height_0_subtile_0__pin_I_23_, 
	left_width_0_height_0_subtile_0__pin_I_27_, 
	left_width_0_height_0_subtile_0__pin_I_31_, 
	left_width_0_height_0_subtile_0__pin_I_35_, 
	left_width_0_height_0_subtile_0__pin_I_39_, 
	ccff_head, 
	top_width_0_height_0_subtile_0__pin_O_0_, 
	top_width_0_height_0_subtile_0__pin_O_4_, 
	top_width_0_height_0_subtile_0__pin_O_8_, 
	top_width_0_height_0_subtile_0__pin_O_12_, 
	top_width_0_height_0_subtile_0__pin_O_16_, 
	right_width_0_height_0_subtile_0__pin_O_1_, 
	right_width_0_height_0_subtile_0__pin_O_5_, 
	right_width_0_height_0_subtile_0__pin_O_9_, 
	right_width_0_height_0_subtile_0__pin_O_13_, 
	right_width_0_height_0_subtile_0__pin_O_17_, 
	bottom_width_0_height_0_subtile_0__pin_O_2_, 
	bottom_width_0_height_0_subtile_0__pin_O_6_, 
	bottom_width_0_height_0_subtile_0__pin_O_10_, 
	bottom_width_0_height_0_subtile_0__pin_O_14_, 
	bottom_width_0_height_0_subtile_0__pin_O_18_, 
	left_width_0_height_0_subtile_0__pin_O_3_, 
	left_width_0_height_0_subtile_0__pin_O_7_, 
	left_width_0_height_0_subtile_0__pin_O_11_, 
	left_width_0_height_0_subtile_0__pin_O_15_, 
	left_width_0_height_0_subtile_0__pin_O_19_, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:0] top_width_0_height_0_subtile_0__pin_I_0_;
   input [0:0] top_width_0_height_0_subtile_0__pin_I_4_;
   input [0:0] top_width_0_height_0_subtile_0__pin_I_8_;
   input [0:0] top_width_0_height_0_subtile_0__pin_I_12_;
   input [0:0] top_width_0_height_0_subtile_0__pin_I_16_;
   input [0:0] top_width_0_height_0_subtile_0__pin_I_20_;
   input [0:0] top_width_0_height_0_subtile_0__pin_I_24_;
   input [0:0] top_width_0_height_0_subtile_0__pin_I_28_;
   input [0:0] top_width_0_height_0_subtile_0__pin_I_32_;
   input [0:0] top_width_0_height_0_subtile_0__pin_I_36_;
   input [0:0] top_width_0_height_0_subtile_0__pin_clk_0_;
   input [0:0] right_width_0_height_0_subtile_0__pin_I_1_;
   input [0:0] right_width_0_height_0_subtile_0__pin_I_5_;
   input [0:0] right_width_0_height_0_subtile_0__pin_I_9_;
   input [0:0] right_width_0_height_0_subtile_0__pin_I_13_;
   input [0:0] right_width_0_height_0_subtile_0__pin_I_17_;
   input [0:0] right_width_0_height_0_subtile_0__pin_I_21_;
   input [0:0] right_width_0_height_0_subtile_0__pin_I_25_;
   input [0:0] right_width_0_height_0_subtile_0__pin_I_29_;
   input [0:0] right_width_0_height_0_subtile_0__pin_I_33_;
   input [0:0] right_width_0_height_0_subtile_0__pin_I_37_;
   input [0:0] bottom_width_0_height_0_subtile_0__pin_I_2_;
   input [0:0] bottom_width_0_height_0_subtile_0__pin_I_6_;
   input [0:0] bottom_width_0_height_0_subtile_0__pin_I_10_;
   input [0:0] bottom_width_0_height_0_subtile_0__pin_I_14_;
   input [0:0] bottom_width_0_height_0_subtile_0__pin_I_18_;
   input [0:0] bottom_width_0_height_0_subtile_0__pin_I_22_;
   input [0:0] bottom_width_0_height_0_subtile_0__pin_I_26_;
   input [0:0] bottom_width_0_height_0_subtile_0__pin_I_30_;
   input [0:0] bottom_width_0_height_0_subtile_0__pin_I_34_;
   input [0:0] bottom_width_0_height_0_subtile_0__pin_I_38_;
   input [0:0] left_width_0_height_0_subtile_0__pin_I_3_;
   input [0:0] left_width_0_height_0_subtile_0__pin_I_7_;
   input [0:0] left_width_0_height_0_subtile_0__pin_I_11_;
   input [0:0] left_width_0_height_0_subtile_0__pin_I_15_;
   input [0:0] left_width_0_height_0_subtile_0__pin_I_19_;
   input [0:0] left_width_0_height_0_subtile_0__pin_I_23_;
   input [0:0] left_width_0_height_0_subtile_0__pin_I_27_;
   input [0:0] left_width_0_height_0_subtile_0__pin_I_31_;
   input [0:0] left_width_0_height_0_subtile_0__pin_I_35_;
   input [0:0] left_width_0_height_0_subtile_0__pin_I_39_;
   input [0:0] ccff_head;
   output [0:0] top_width_0_height_0_subtile_0__pin_O_0_;
   output [0:0] top_width_0_height_0_subtile_0__pin_O_4_;
   output [0:0] top_width_0_height_0_subtile_0__pin_O_8_;
   output [0:0] top_width_0_height_0_subtile_0__pin_O_12_;
   output [0:0] top_width_0_height_0_subtile_0__pin_O_16_;
   output [0:0] right_width_0_height_0_subtile_0__pin_O_1_;
   output [0:0] right_width_0_height_0_subtile_0__pin_O_5_;
   output [0:0] right_width_0_height_0_subtile_0__pin_O_9_;
   output [0:0] right_width_0_height_0_subtile_0__pin_O_13_;
   output [0:0] right_width_0_height_0_subtile_0__pin_O_17_;
   output [0:0] bottom_width_0_height_0_subtile_0__pin_O_2_;
   output [0:0] bottom_width_0_height_0_subtile_0__pin_O_6_;
   output [0:0] bottom_width_0_height_0_subtile_0__pin_O_10_;
   output [0:0] bottom_width_0_height_0_subtile_0__pin_O_14_;
   output [0:0] bottom_width_0_height_0_subtile_0__pin_O_18_;
   output [0:0] left_width_0_height_0_subtile_0__pin_O_3_;
   output [0:0] left_width_0_height_0_subtile_0__pin_O_7_;
   output [0:0] left_width_0_height_0_subtile_0__pin_O_11_;
   output [0:0] left_width_0_height_0_subtile_0__pin_O_15_;
   output [0:0] left_width_0_height_0_subtile_0__pin_O_19_;
   output [0:0] ccff_tail;

   logical_tile_clb_mode_clb_ logical_tile_clb_mode_clb__0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.clb_I({ top_width_0_height_0_subtile_0__pin_I_0_,
		right_width_0_height_0_subtile_0__pin_I_1_,
		bottom_width_0_height_0_subtile_0__pin_I_2_,
		left_width_0_height_0_subtile_0__pin_I_3_,
		top_width_0_height_0_subtile_0__pin_I_4_,
		right_width_0_height_0_subtile_0__pin_I_5_,
		bottom_width_0_height_0_subtile_0__pin_I_6_,
		left_width_0_height_0_subtile_0__pin_I_7_,
		top_width_0_height_0_subtile_0__pin_I_8_,
		right_width_0_height_0_subtile_0__pin_I_9_,
		bottom_width_0_height_0_subtile_0__pin_I_10_,
		left_width_0_height_0_subtile_0__pin_I_11_,
		top_width_0_height_0_subtile_0__pin_I_12_,
		right_width_0_height_0_subtile_0__pin_I_13_,
		bottom_width_0_height_0_subtile_0__pin_I_14_,
		left_width_0_height_0_subtile_0__pin_I_15_,
		top_width_0_height_0_subtile_0__pin_I_16_,
		right_width_0_height_0_subtile_0__pin_I_17_,
		bottom_width_0_height_0_subtile_0__pin_I_18_,
		left_width_0_height_0_subtile_0__pin_I_19_,
		top_width_0_height_0_subtile_0__pin_I_20_,
		right_width_0_height_0_subtile_0__pin_I_21_,
		bottom_width_0_height_0_subtile_0__pin_I_22_,
		left_width_0_height_0_subtile_0__pin_I_23_,
		top_width_0_height_0_subtile_0__pin_I_24_,
		right_width_0_height_0_subtile_0__pin_I_25_,
		bottom_width_0_height_0_subtile_0__pin_I_26_,
		left_width_0_height_0_subtile_0__pin_I_27_,
		top_width_0_height_0_subtile_0__pin_I_28_,
		right_width_0_height_0_subtile_0__pin_I_29_,
		bottom_width_0_height_0_subtile_0__pin_I_30_,
		left_width_0_height_0_subtile_0__pin_I_31_,
		top_width_0_height_0_subtile_0__pin_I_32_,
		right_width_0_height_0_subtile_0__pin_I_33_,
		bottom_width_0_height_0_subtile_0__pin_I_34_,
		left_width_0_height_0_subtile_0__pin_I_35_,
		top_width_0_height_0_subtile_0__pin_I_36_,
		right_width_0_height_0_subtile_0__pin_I_37_,
		bottom_width_0_height_0_subtile_0__pin_I_38_,
		left_width_0_height_0_subtile_0__pin_I_39_ }),
	.clb_clk(top_width_0_height_0_subtile_0__pin_clk_0_),
	.ccff_head(ccff_head),
	.clb_O({ top_width_0_height_0_subtile_0__pin_O_0_,
		right_width_0_height_0_subtile_0__pin_O_1_,
		bottom_width_0_height_0_subtile_0__pin_O_2_,
		left_width_0_height_0_subtile_0__pin_O_3_,
		top_width_0_height_0_subtile_0__pin_O_4_,
		right_width_0_height_0_subtile_0__pin_O_5_,
		bottom_width_0_height_0_subtile_0__pin_O_6_,
		left_width_0_height_0_subtile_0__pin_O_7_,
		top_width_0_height_0_subtile_0__pin_O_8_,
		right_width_0_height_0_subtile_0__pin_O_9_,
		bottom_width_0_height_0_subtile_0__pin_O_10_,
		left_width_0_height_0_subtile_0__pin_O_11_,
		top_width_0_height_0_subtile_0__pin_O_12_,
		right_width_0_height_0_subtile_0__pin_O_13_,
		bottom_width_0_height_0_subtile_0__pin_O_14_,
		left_width_0_height_0_subtile_0__pin_O_15_,
		top_width_0_height_0_subtile_0__pin_O_16_,
		right_width_0_height_0_subtile_0__pin_O_17_,
		bottom_width_0_height_0_subtile_0__pin_O_18_,
		left_width_0_height_0_subtile_0__pin_O_19_ }),
	.ccff_tail(ccff_tail));
endmodule

// ----- END Verilog module for grid_gp_inpad_left -----
//----- Default net type -----
// `default_nettype wire
// ----- END Grid Verilog module: grid_gp_inpad_left -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for physical tile: gp_outpad]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
// ----- BEGIN Grid Verilog module: grid_gp_outpad_right -----
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for grid_gp_outpad_right -----
module grid_gp_outpad_right (
	gfpga_pad_GPOUT_PAD, 
	left_width_0_height_0_subtile_0__pin_outpad_0_, 
	left_width_0_height_0_subtile_1__pin_outpad_0_, 
	left_width_0_height_0_subtile_2__pin_outpad_0_, 
	left_width_0_height_0_subtile_3__pin_outpad_0_, 
	left_width_0_height_0_subtile_4__pin_outpad_0_, 
	left_width_0_height_0_subtile_5__pin_outpad_0_, 
	left_width_0_height_0_subtile_6__pin_outpad_0_, 
	left_width_0_height_0_subtile_7__pin_outpad_0_);
   inout [0:7] gfpga_pad_GPOUT_PAD;
   input [0:0] left_width_0_height_0_subtile_0__pin_outpad_0_;
   input [0:0] left_width_0_height_0_subtile_1__pin_outpad_0_;
   input [0:0] left_width_0_height_0_subtile_2__pin_outpad_0_;
   input [0:0] left_width_0_height_0_subtile_3__pin_outpad_0_;
   input [0:0] left_width_0_height_0_subtile_4__pin_outpad_0_;
   input [0:0] left_width_0_height_0_subtile_5__pin_outpad_0_;
   input [0:0] left_width_0_height_0_subtile_6__pin_outpad_0_;
   input [0:0] left_width_0_height_0_subtile_7__pin_outpad_0_;

   logical_tile_gp_outpad_mode_gp_outpad_ logical_tile_gp_outpad_mode_gp_outpad__0 (.gfpga_pad_GPOUT_PAD(gfpga_pad_GPOUT_PAD[0]),
	.gp_outpad_outpad(left_width_0_height_0_subtile_0__pin_outpad_0_));
   logical_tile_gp_outpad_mode_gp_outpad_ logical_tile_gp_outpad_mode_gp_outpad__1 (.gfpga_pad_GPOUT_PAD(gfpga_pad_GPOUT_PAD[1]),
	.gp_outpad_outpad(left_width_0_height_0_subtile_1__pin_outpad_0_));
   logical_tile_gp_outpad_mode_gp_outpad_ logical_tile_gp_outpad_mode_gp_outpad__2 (.gfpga_pad_GPOUT_PAD(gfpga_pad_GPOUT_PAD[2]),
	.gp_outpad_outpad(left_width_0_height_0_subtile_2__pin_outpad_0_));
   logical_tile_gp_outpad_mode_gp_outpad_ logical_tile_gp_outpad_mode_gp_outpad__3 (.gfpga_pad_GPOUT_PAD(gfpga_pad_GPOUT_PAD[3]),
	.gp_outpad_outpad(left_width_0_height_0_subtile_3__pin_outpad_0_));
   logical_tile_gp_outpad_mode_gp_outpad_ logical_tile_gp_outpad_mode_gp_outpad__4 (.gfpga_pad_GPOUT_PAD(gfpga_pad_GPOUT_PAD[4]),
	.gp_outpad_outpad(left_width_0_height_0_subtile_4__pin_outpad_0_));
   logical_tile_gp_outpad_mode_gp_outpad_ logical_tile_gp_outpad_mode_gp_outpad__5 (.gfpga_pad_GPOUT_PAD(gfpga_pad_GPOUT_PAD[5]),
	.gp_outpad_outpad(left_width_0_height_0_subtile_5__pin_outpad_0_));
   logical_tile_gp_outpad_mode_gp_outpad_ logical_tile_gp_outpad_mode_gp_outpad__6 (.gfpga_pad_GPOUT_PAD(gfpga_pad_GPOUT_PAD[6]),
	.gp_outpad_outpad(left_width_0_height_0_subtile_6__pin_outpad_0_));
   logical_tile_gp_outpad_mode_gp_outpad_ logical_tile_gp_outpad_mode_gp_outpad__7 (.gfpga_pad_GPOUT_PAD(gfpga_pad_GPOUT_PAD[7]),
	.gp_outpad_outpad(left_width_0_height_0_subtile_7__pin_outpad_0_));
endmodule

// ----- END Verilog module for grid_io -----
//----- Default net type -----
// `default_nettype wire
// ----- END Grid Verilog module: grid_io -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for physical tile: gp_inpad]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
// ----- BEGIN Grid Verilog module: grid_gp_inpad_left -----
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for grid_gp_inpad_left -----
module grid_gp_inpad_left (
	gfpga_pad_GPIN_PAD, 
	right_width_0_height_0_subtile_0__pin_inpad_0_, 
	right_width_0_height_0_subtile_1__pin_inpad_0_, 
	right_width_0_height_0_subtile_2__pin_inpad_0_, 
	right_width_0_height_0_subtile_3__pin_inpad_0_, 
	right_width_0_height_0_subtile_4__pin_inpad_0_, 
	right_width_0_height_0_subtile_5__pin_inpad_0_, 
	right_width_0_height_0_subtile_6__pin_inpad_0_, 
	right_width_0_height_0_subtile_7__pin_inpad_0_);
   inout [0:7] gfpga_pad_GPIN_PAD;
   output [0:0] right_width_0_height_0_subtile_0__pin_inpad_0_;
   output [0:0] right_width_0_height_0_subtile_1__pin_inpad_0_;
   output [0:0] right_width_0_height_0_subtile_2__pin_inpad_0_;
   output [0:0] right_width_0_height_0_subtile_3__pin_inpad_0_;
   output [0:0] right_width_0_height_0_subtile_4__pin_inpad_0_;
   output [0:0] right_width_0_height_0_subtile_5__pin_inpad_0_;
   output [0:0] right_width_0_height_0_subtile_6__pin_inpad_0_;
   output [0:0] right_width_0_height_0_subtile_7__pin_inpad_0_;

   logical_tile_gp_inpad_mode_gp_inpad_ logical_tile_gp_inpad_mode_gp_inpad__0 (.gfpga_pad_GPIN_PAD(gfpga_pad_GPIN_PAD[0]),
	.gp_inpad_inpad(right_width_0_height_0_subtile_0__pin_inpad_0_));
   logical_tile_gp_inpad_mode_gp_inpad_ logical_tile_gp_inpad_mode_gp_inpad__1 (.gfpga_pad_GPIN_PAD(gfpga_pad_GPIN_PAD[1]),
	.gp_inpad_inpad(right_width_0_height_0_subtile_1__pin_inpad_0_));
   logical_tile_gp_inpad_mode_gp_inpad_ logical_tile_gp_inpad_mode_gp_inpad__2 (.gfpga_pad_GPIN_PAD(gfpga_pad_GPIN_PAD[2]),
	.gp_inpad_inpad(right_width_0_height_0_subtile_2__pin_inpad_0_));
   logical_tile_gp_inpad_mode_gp_inpad_ logical_tile_gp_inpad_mode_gp_inpad__3 (.gfpga_pad_GPIN_PAD(gfpga_pad_GPIN_PAD[3]),
	.gp_inpad_inpad(right_width_0_height_0_subtile_3__pin_inpad_0_));
   logical_tile_gp_inpad_mode_gp_inpad_ logical_tile_gp_inpad_mode_gp_inpad__4 (.gfpga_pad_GPIN_PAD(gfpga_pad_GPIN_PAD[4]),
	.gp_inpad_inpad(right_width_0_height_0_subtile_4__pin_inpad_0_));
   logical_tile_gp_inpad_mode_gp_inpad_ logical_tile_gp_inpad_mode_gp_inpad__5 (.gfpga_pad_GPIN_PAD(gfpga_pad_GPIN_PAD[5]),
	.gp_inpad_inpad(right_width_0_height_0_subtile_5__pin_inpad_0_));
   logical_tile_gp_inpad_mode_gp_inpad_ logical_tile_gp_inpad_mode_gp_inpad__6 (.gfpga_pad_GPIN_PAD(gfpga_pad_GPIN_PAD[6]),
	.gp_inpad_inpad(right_width_0_height_0_subtile_6__pin_inpad_0_));
   logical_tile_gp_inpad_mode_gp_inpad_ logical_tile_gp_inpad_mode_gp_inpad__7 (.gfpga_pad_GPIN_PAD(gfpga_pad_GPIN_PAD[7]),
	.gp_inpad_inpad(right_width_0_height_0_subtile_7__pin_inpad_0_));
endmodule

// ----- END Verilog module for logical_tile_clb_mode_clb_ -----
//----- Default net type -----
// `default_nettype wire
// ----- END Physical programmable logic block Verilog module: clb -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for physical tile: io]
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
// ----- BEGIN Grid Verilog module: grid_io -----
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for grid_io -----
module grid_io (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	top_width_0_height_0_subtile_0__pin_outpad_0_, 
	top_width_0_height_0_subtile_1__pin_outpad_0_, 
	top_width_0_height_0_subtile_2__pin_outpad_0_, 
	top_width_0_height_0_subtile_3__pin_outpad_0_, 
	top_width_0_height_0_subtile_4__pin_outpad_0_, 
	top_width_0_height_0_subtile_5__pin_outpad_0_, 
	top_width_0_height_0_subtile_6__pin_outpad_0_, 
	top_width_0_height_0_subtile_7__pin_outpad_0_, 
	right_width_0_height_0_subtile_0__pin_outpad_0_, 
	right_width_0_height_0_subtile_1__pin_outpad_0_, 
	right_width_0_height_0_subtile_2__pin_outpad_0_, 
	right_width_0_height_0_subtile_3__pin_outpad_0_, 
	right_width_0_height_0_subtile_4__pin_outpad_0_, 
	right_width_0_height_0_subtile_5__pin_outpad_0_, 
	right_width_0_height_0_subtile_6__pin_outpad_0_, 
	right_width_0_height_0_subtile_7__pin_outpad_0_, 
	bottom_width_0_height_0_subtile_0__pin_outpad_0_, 
	bottom_width_0_height_0_subtile_1__pin_outpad_0_, 
	bottom_width_0_height_0_subtile_2__pin_outpad_0_, 
	bottom_width_0_height_0_subtile_3__pin_outpad_0_, 
	bottom_width_0_height_0_subtile_4__pin_outpad_0_, 
	bottom_width_0_height_0_subtile_5__pin_outpad_0_, 
	bottom_width_0_height_0_subtile_6__pin_outpad_0_, 
	bottom_width_0_height_0_subtile_7__pin_outpad_0_, 
	left_width_0_height_0_subtile_0__pin_outpad_0_, 
	left_width_0_height_0_subtile_1__pin_outpad_0_, 
	left_width_0_height_0_subtile_2__pin_outpad_0_, 
	left_width_0_height_0_subtile_3__pin_outpad_0_, 
	left_width_0_height_0_subtile_4__pin_outpad_0_, 
	left_width_0_height_0_subtile_5__pin_outpad_0_, 
	left_width_0_height_0_subtile_6__pin_outpad_0_, 
	left_width_0_height_0_subtile_7__pin_outpad_0_, 
	ccff_head, 
	top_width_0_height_0_subtile_0__pin_inpad_0_, 
	top_width_0_height_0_subtile_1__pin_inpad_0_, 
	top_width_0_height_0_subtile_2__pin_inpad_0_, 
	top_width_0_height_0_subtile_3__pin_inpad_0_, 
	top_width_0_height_0_subtile_4__pin_inpad_0_, 
	top_width_0_height_0_subtile_5__pin_inpad_0_, 
	top_width_0_height_0_subtile_6__pin_inpad_0_, 
	top_width_0_height_0_subtile_7__pin_inpad_0_, 
	right_width_0_height_0_subtile_0__pin_inpad_0_, 
	right_width_0_height_0_subtile_1__pin_inpad_0_, 
	right_width_0_height_0_subtile_2__pin_inpad_0_, 
	right_width_0_height_0_subtile_3__pin_inpad_0_, 
	right_width_0_height_0_subtile_4__pin_inpad_0_, 
	right_width_0_height_0_subtile_5__pin_inpad_0_, 
	right_width_0_height_0_subtile_6__pin_inpad_0_, 
	right_width_0_height_0_subtile_7__pin_inpad_0_, 
	bottom_width_0_height_0_subtile_0__pin_inpad_0_, 
	bottom_width_0_height_0_subtile_1__pin_inpad_0_, 
	bottom_width_0_height_0_subtile_2__pin_inpad_0_, 
	bottom_width_0_height_0_subtile_3__pin_inpad_0_, 
	bottom_width_0_height_0_subtile_4__pin_inpad_0_, 
	bottom_width_0_height_0_subtile_5__pin_inpad_0_, 
	bottom_width_0_height_0_subtile_6__pin_inpad_0_, 
	bottom_width_0_height_0_subtile_7__pin_inpad_0_, 
	left_width_0_height_0_subtile_0__pin_inpad_0_, 
	left_width_0_height_0_subtile_1__pin_inpad_0_, 
	left_width_0_height_0_subtile_2__pin_inpad_0_, 
	left_width_0_height_0_subtile_3__pin_inpad_0_, 
	left_width_0_height_0_subtile_4__pin_inpad_0_, 
	left_width_0_height_0_subtile_5__pin_inpad_0_, 
	left_width_0_height_0_subtile_6__pin_inpad_0_, 
	left_width_0_height_0_subtile_7__pin_inpad_0_, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:7] gfpga_pad_GPIO_PAD;
   input [0:0] top_width_0_height_0_subtile_0__pin_outpad_0_;
   input [0:0] top_width_0_height_0_subtile_1__pin_outpad_0_;
   input [0:0] top_width_0_height_0_subtile_2__pin_outpad_0_;
   input [0:0] top_width_0_height_0_subtile_3__pin_outpad_0_;
   input [0:0] top_width_0_height_0_subtile_4__pin_outpad_0_;
   input [0:0] top_width_0_height_0_subtile_5__pin_outpad_0_;
   input [0:0] top_width_0_height_0_subtile_6__pin_outpad_0_;
   input [0:0] top_width_0_height_0_subtile_7__pin_outpad_0_;
   input [0:0] right_width_0_height_0_subtile_0__pin_outpad_0_;
   input [0:0] right_width_0_height_0_subtile_1__pin_outpad_0_;
   input [0:0] right_width_0_height_0_subtile_2__pin_outpad_0_;
   input [0:0] right_width_0_height_0_subtile_3__pin_outpad_0_;
   input [0:0] right_width_0_height_0_subtile_4__pin_outpad_0_;
   input [0:0] right_width_0_height_0_subtile_5__pin_outpad_0_;
   input [0:0] right_width_0_height_0_subtile_6__pin_outpad_0_;
   input [0:0] right_width_0_height_0_subtile_7__pin_outpad_0_;
   input [0:0] bottom_width_0_height_0_subtile_0__pin_outpad_0_;
   input [0:0] bottom_width_0_height_0_subtile_1__pin_outpad_0_;
   input [0:0] bottom_width_0_height_0_subtile_2__pin_outpad_0_;
   input [0:0] bottom_width_0_height_0_subtile_3__pin_outpad_0_;
   input [0:0] bottom_width_0_height_0_subtile_4__pin_outpad_0_;
   input [0:0] bottom_width_0_height_0_subtile_5__pin_outpad_0_;
   input [0:0] bottom_width_0_height_0_subtile_6__pin_outpad_0_;
   input [0:0] bottom_width_0_height_0_subtile_7__pin_outpad_0_;
   input [0:0] left_width_0_height_0_subtile_0__pin_outpad_0_;
   input [0:0] left_width_0_height_0_subtile_1__pin_outpad_0_;
   input [0:0] left_width_0_height_0_subtile_2__pin_outpad_0_;
   input [0:0] left_width_0_height_0_subtile_3__pin_outpad_0_;
   input [0:0] left_width_0_height_0_subtile_4__pin_outpad_0_;
   input [0:0] left_width_0_height_0_subtile_5__pin_outpad_0_;
   input [0:0] left_width_0_height_0_subtile_6__pin_outpad_0_;
   input [0:0] left_width_0_height_0_subtile_7__pin_outpad_0_;
   input [0:0] ccff_head;
   output [0:0] top_width_0_height_0_subtile_0__pin_inpad_0_;
   output [0:0] top_width_0_height_0_subtile_1__pin_inpad_0_;
   output [0:0] top_width_0_height_0_subtile_2__pin_inpad_0_;
   output [0:0] top_width_0_height_0_subtile_3__pin_inpad_0_;
   output [0:0] top_width_0_height_0_subtile_4__pin_inpad_0_;
   output [0:0] top_width_0_height_0_subtile_5__pin_inpad_0_;
   output [0:0] top_width_0_height_0_subtile_6__pin_inpad_0_;
   output [0:0] top_width_0_height_0_subtile_7__pin_inpad_0_;
   output [0:0] right_width_0_height_0_subtile_0__pin_inpad_0_;
   output [0:0] right_width_0_height_0_subtile_1__pin_inpad_0_;
   output [0:0] right_width_0_height_0_subtile_2__pin_inpad_0_;
   output [0:0] right_width_0_height_0_subtile_3__pin_inpad_0_;
   output [0:0] right_width_0_height_0_subtile_4__pin_inpad_0_;
   output [0:0] right_width_0_height_0_subtile_5__pin_inpad_0_;
   output [0:0] right_width_0_height_0_subtile_6__pin_inpad_0_;
   output [0:0] right_width_0_height_0_subtile_7__pin_inpad_0_;
   output [0:0] bottom_width_0_height_0_subtile_0__pin_inpad_0_;
   output [0:0] bottom_width_0_height_0_subtile_1__pin_inpad_0_;
   output [0:0] bottom_width_0_height_0_subtile_2__pin_inpad_0_;
   output [0:0] bottom_width_0_height_0_subtile_3__pin_inpad_0_;
   output [0:0] bottom_width_0_height_0_subtile_4__pin_inpad_0_;
   output [0:0] bottom_width_0_height_0_subtile_5__pin_inpad_0_;
   output [0:0] bottom_width_0_height_0_subtile_6__pin_inpad_0_;
   output [0:0] bottom_width_0_height_0_subtile_7__pin_inpad_0_;
   output [0:0] left_width_0_height_0_subtile_0__pin_inpad_0_;
   output [0:0] left_width_0_height_0_subtile_1__pin_inpad_0_;
   output [0:0] left_width_0_height_0_subtile_2__pin_inpad_0_;
   output [0:0] left_width_0_height_0_subtile_3__pin_inpad_0_;
   output [0:0] left_width_0_height_0_subtile_4__pin_inpad_0_;
   output [0:0] left_width_0_height_0_subtile_5__pin_inpad_0_;
   output [0:0] left_width_0_height_0_subtile_6__pin_inpad_0_;
   output [0:0] left_width_0_height_0_subtile_7__pin_inpad_0_;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] logical_tile_io_mode_io__0_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__1_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__2_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__3_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__4_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__5_ccff_tail;
   wire [0:0] logical_tile_io_mode_io__6_ccff_tail;

   logical_tile_io_mode_io_ logical_tile_io_mode_io__0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[0]),
	.io_outpad(left_width_0_height_0_subtile_0__pin_outpad_0_),
	.ccff_head(ccff_head),
	.io_inpad(left_width_0_height_0_subtile_0__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__0_ccff_tail));
   logical_tile_io_mode_io_ logical_tile_io_mode_io__1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[1]),
	.io_outpad(left_width_0_height_0_subtile_1__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__0_ccff_tail),
	.io_inpad(left_width_0_height_0_subtile_1__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__1_ccff_tail));
   logical_tile_io_mode_io_ logical_tile_io_mode_io__2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[2]),
	.io_outpad(left_width_0_height_0_subtile_2__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__1_ccff_tail),
	.io_inpad(left_width_0_height_0_subtile_2__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__2_ccff_tail));
   logical_tile_io_mode_io_ logical_tile_io_mode_io__3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[3]),
	.io_outpad(left_width_0_height_0_subtile_3__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__2_ccff_tail),
	.io_inpad(left_width_0_height_0_subtile_3__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__3_ccff_tail));
   logical_tile_io_mode_io_ logical_tile_io_mode_io__4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[4]),
	.io_outpad(left_width_0_height_0_subtile_4__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__3_ccff_tail),
	.io_inpad(left_width_0_height_0_subtile_4__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__4_ccff_tail));
   logical_tile_io_mode_io_ logical_tile_io_mode_io__5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[5]),
	.io_outpad(left_width_0_height_0_subtile_5__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__4_ccff_tail),
	.io_inpad(left_width_0_height_0_subtile_5__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__5_ccff_tail));
   logical_tile_io_mode_io_ logical_tile_io_mode_io__6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[6]),
	.io_outpad(left_width_0_height_0_subtile_6__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__5_ccff_tail),
	.io_inpad(left_width_0_height_0_subtile_6__pin_inpad_0_),
	.ccff_tail(logical_tile_io_mode_io__6_ccff_tail));
   logical_tile_io_mode_io_ logical_tile_io_mode_io__7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD[7]),
	.io_outpad(left_width_0_height_0_subtile_7__pin_outpad_0_),
	.ccff_head(logical_tile_io_mode_io__6_ccff_tail),
	.io_inpad(left_width_0_height_0_subtile_7__pin_inpad_0_),
	.ccff_tail(ccff_tail));
endmodule

// ----- END Verilog module for logical_tile_clb_mode_default__fle -----
//----- Default net type -----
// `default_nettype wire
// ----- END Physical programmable logic block Verilog module: fle -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for pb_type: clb
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
// ----- BEGIN Physical programmable logic block Verilog module: clb -----
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for logical_tile_clb_mode_clb_ -----
module logical_tile_clb_mode_clb_ (
	pReset, 
	prog_clk, 
	set, 
	reset, 
	clk, 
	clb_I, 
	clb_clk, 
	ccff_head, 
	clb_O, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:39] clb_I;
   input [0:0] clb_clk;
   input [0:0] ccff_head;
   output [0:19] clb_O;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_20_out;
   wire [0:0] direct_interc_21_out;
   wire [0:0] direct_interc_22_out;
   wire [0:0] direct_interc_23_out;
   wire [0:0] direct_interc_24_out;
   wire [0:0] direct_interc_25_out;
   wire [0:0] direct_interc_26_out;
   wire [0:0] direct_interc_27_out;
   wire [0:0] direct_interc_28_out;
   wire [0:0] direct_interc_29_out;
   wire [0:0] logical_tile_clb_mode_default__fle_0_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_0_fle_out;
   wire [0:0] logical_tile_clb_mode_default__fle_1_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_1_fle_out;
   wire [0:0] logical_tile_clb_mode_default__fle_2_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_2_fle_out;
   wire [0:0] logical_tile_clb_mode_default__fle_3_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_3_fle_out;
   wire [0:0] logical_tile_clb_mode_default__fle_4_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_4_fle_out;
   wire [0:0] logical_tile_clb_mode_default__fle_5_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_5_fle_out;
   wire [0:0] logical_tile_clb_mode_default__fle_6_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_6_fle_out;
   wire [0:0] logical_tile_clb_mode_default__fle_7_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_7_fle_out;
   wire [0:0] logical_tile_clb_mode_default__fle_8_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_8_fle_out;
   wire [0:0] logical_tile_clb_mode_default__fle_9_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_9_fle_out;
   wire [0:0] mux_tree_size60_0_out;
   wire [0:5] mux_tree_size60_0_sram;
   wire [0:5] mux_tree_size60_0_sram_inv;
   wire [0:0] mux_tree_size60_10_out;
   wire [0:5] mux_tree_size60_10_sram;
   wire [0:5] mux_tree_size60_10_sram_inv;
   wire [0:0] mux_tree_size60_11_out;
   wire [0:5] mux_tree_size60_11_sram;
   wire [0:5] mux_tree_size60_11_sram_inv;
   wire [0:0] mux_tree_size60_12_out;
   wire [0:5] mux_tree_size60_12_sram;
   wire [0:5] mux_tree_size60_12_sram_inv;
   wire [0:0] mux_tree_size60_13_out;
   wire [0:5] mux_tree_size60_13_sram;
   wire [0:5] mux_tree_size60_13_sram_inv;
   wire [0:0] mux_tree_size60_14_out;
   wire [0:5] mux_tree_size60_14_sram;
   wire [0:5] mux_tree_size60_14_sram_inv;
   wire [0:0] mux_tree_size60_15_out;
   wire [0:5] mux_tree_size60_15_sram;
   wire [0:5] mux_tree_size60_15_sram_inv;
   wire [0:0] mux_tree_size60_16_out;
   wire [0:5] mux_tree_size60_16_sram;
   wire [0:5] mux_tree_size60_16_sram_inv;
   wire [0:0] mux_tree_size60_17_out;
   wire [0:5] mux_tree_size60_17_sram;
   wire [0:5] mux_tree_size60_17_sram_inv;
   wire [0:0] mux_tree_size60_18_out;
   wire [0:5] mux_tree_size60_18_sram;
   wire [0:5] mux_tree_size60_18_sram_inv;
   wire [0:0] mux_tree_size60_19_out;
   wire [0:5] mux_tree_size60_19_sram;
   wire [0:5] mux_tree_size60_19_sram_inv;
   wire [0:0] mux_tree_size60_1_out;
   wire [0:5] mux_tree_size60_1_sram;
   wire [0:5] mux_tree_size60_1_sram_inv;
   wire [0:0] mux_tree_size60_20_out;
   wire [0:5] mux_tree_size60_20_sram;
   wire [0:5] mux_tree_size60_20_sram_inv;
   wire [0:0] mux_tree_size60_21_out;
   wire [0:5] mux_tree_size60_21_sram;
   wire [0:5] mux_tree_size60_21_sram_inv;
   wire [0:0] mux_tree_size60_22_out;
   wire [0:5] mux_tree_size60_22_sram;
   wire [0:5] mux_tree_size60_22_sram_inv;
   wire [0:0] mux_tree_size60_23_out;
   wire [0:5] mux_tree_size60_23_sram;
   wire [0:5] mux_tree_size60_23_sram_inv;
   wire [0:0] mux_tree_size60_24_out;
   wire [0:5] mux_tree_size60_24_sram;
   wire [0:5] mux_tree_size60_24_sram_inv;
   wire [0:0] mux_tree_size60_25_out;
   wire [0:5] mux_tree_size60_25_sram;
   wire [0:5] mux_tree_size60_25_sram_inv;
   wire [0:0] mux_tree_size60_26_out;
   wire [0:5] mux_tree_size60_26_sram;
   wire [0:5] mux_tree_size60_26_sram_inv;
   wire [0:0] mux_tree_size60_27_out;
   wire [0:5] mux_tree_size60_27_sram;
   wire [0:5] mux_tree_size60_27_sram_inv;
   wire [0:0] mux_tree_size60_28_out;
   wire [0:5] mux_tree_size60_28_sram;
   wire [0:5] mux_tree_size60_28_sram_inv;
   wire [0:0] mux_tree_size60_29_out;
   wire [0:5] mux_tree_size60_29_sram;
   wire [0:5] mux_tree_size60_29_sram_inv;
   wire [0:0] mux_tree_size60_2_out;
   wire [0:5] mux_tree_size60_2_sram;
   wire [0:5] mux_tree_size60_2_sram_inv;
   wire [0:0] mux_tree_size60_30_out;
   wire [0:5] mux_tree_size60_30_sram;
   wire [0:5] mux_tree_size60_30_sram_inv;
   wire [0:0] mux_tree_size60_31_out;
   wire [0:5] mux_tree_size60_31_sram;
   wire [0:5] mux_tree_size60_31_sram_inv;
   wire [0:0] mux_tree_size60_32_out;
   wire [0:5] mux_tree_size60_32_sram;
   wire [0:5] mux_tree_size60_32_sram_inv;
   wire [0:0] mux_tree_size60_33_out;
   wire [0:5] mux_tree_size60_33_sram;
   wire [0:5] mux_tree_size60_33_sram_inv;
   wire [0:0] mux_tree_size60_34_out;
   wire [0:5] mux_tree_size60_34_sram;
   wire [0:5] mux_tree_size60_34_sram_inv;
   wire [0:0] mux_tree_size60_35_out;
   wire [0:5] mux_tree_size60_35_sram;
   wire [0:5] mux_tree_size60_35_sram_inv;
   wire [0:0] mux_tree_size60_36_out;
   wire [0:5] mux_tree_size60_36_sram;
   wire [0:5] mux_tree_size60_36_sram_inv;
   wire [0:0] mux_tree_size60_37_out;
   wire [0:5] mux_tree_size60_37_sram;
   wire [0:5] mux_tree_size60_37_sram_inv;
   wire [0:0] mux_tree_size60_38_out;
   wire [0:5] mux_tree_size60_38_sram;
   wire [0:5] mux_tree_size60_38_sram_inv;
   wire [0:0] mux_tree_size60_39_out;
   wire [0:5] mux_tree_size60_39_sram;
   wire [0:5] mux_tree_size60_39_sram_inv;
   wire [0:0] mux_tree_size60_3_out;
   wire [0:5] mux_tree_size60_3_sram;
   wire [0:5] mux_tree_size60_3_sram_inv;
   wire [0:0] mux_tree_size60_40_out;
   wire [0:5] mux_tree_size60_40_sram;
   wire [0:5] mux_tree_size60_40_sram_inv;
   wire [0:0] mux_tree_size60_41_out;
   wire [0:5] mux_tree_size60_41_sram;
   wire [0:5] mux_tree_size60_41_sram_inv;
   wire [0:0] mux_tree_size60_42_out;
   wire [0:5] mux_tree_size60_42_sram;
   wire [0:5] mux_tree_size60_42_sram_inv;
   wire [0:0] mux_tree_size60_43_out;
   wire [0:5] mux_tree_size60_43_sram;
   wire [0:5] mux_tree_size60_43_sram_inv;
   wire [0:0] mux_tree_size60_44_out;
   wire [0:5] mux_tree_size60_44_sram;
   wire [0:5] mux_tree_size60_44_sram_inv;
   wire [0:0] mux_tree_size60_45_out;
   wire [0:5] mux_tree_size60_45_sram;
   wire [0:5] mux_tree_size60_45_sram_inv;
   wire [0:0] mux_tree_size60_46_out;
   wire [0:5] mux_tree_size60_46_sram;
   wire [0:5] mux_tree_size60_46_sram_inv;
   wire [0:0] mux_tree_size60_47_out;
   wire [0:5] mux_tree_size60_47_sram;
   wire [0:5] mux_tree_size60_47_sram_inv;
   wire [0:0] mux_tree_size60_48_out;
   wire [0:5] mux_tree_size60_48_sram;
   wire [0:5] mux_tree_size60_48_sram_inv;
   wire [0:0] mux_tree_size60_49_out;
   wire [0:5] mux_tree_size60_49_sram;
   wire [0:5] mux_tree_size60_49_sram_inv;
   wire [0:0] mux_tree_size60_4_out;
   wire [0:5] mux_tree_size60_4_sram;
   wire [0:5] mux_tree_size60_4_sram_inv;
   wire [0:0] mux_tree_size60_50_out;
   wire [0:5] mux_tree_size60_50_sram;
   wire [0:5] mux_tree_size60_50_sram_inv;
   wire [0:0] mux_tree_size60_51_out;
   wire [0:5] mux_tree_size60_51_sram;
   wire [0:5] mux_tree_size60_51_sram_inv;
   wire [0:0] mux_tree_size60_52_out;
   wire [0:5] mux_tree_size60_52_sram;
   wire [0:5] mux_tree_size60_52_sram_inv;
   wire [0:0] mux_tree_size60_53_out;
   wire [0:5] mux_tree_size60_53_sram;
   wire [0:5] mux_tree_size60_53_sram_inv;
   wire [0:0] mux_tree_size60_54_out;
   wire [0:5] mux_tree_size60_54_sram;
   wire [0:5] mux_tree_size60_54_sram_inv;
   wire [0:0] mux_tree_size60_55_out;
   wire [0:5] mux_tree_size60_55_sram;
   wire [0:5] mux_tree_size60_55_sram_inv;
   wire [0:0] mux_tree_size60_56_out;
   wire [0:5] mux_tree_size60_56_sram;
   wire [0:5] mux_tree_size60_56_sram_inv;
   wire [0:0] mux_tree_size60_57_out;
   wire [0:5] mux_tree_size60_57_sram;
   wire [0:5] mux_tree_size60_57_sram_inv;
   wire [0:0] mux_tree_size60_58_out;
   wire [0:5] mux_tree_size60_58_sram;
   wire [0:5] mux_tree_size60_58_sram_inv;
   wire [0:0] mux_tree_size60_59_out;
   wire [0:5] mux_tree_size60_59_sram;
   wire [0:5] mux_tree_size60_59_sram_inv;
   wire [0:0] mux_tree_size60_5_out;
   wire [0:5] mux_tree_size60_5_sram;
   wire [0:5] mux_tree_size60_5_sram_inv;
   wire [0:0] mux_tree_size60_6_out;
   wire [0:5] mux_tree_size60_6_sram;
   wire [0:5] mux_tree_size60_6_sram_inv;
   wire [0:0] mux_tree_size60_7_out;
   wire [0:5] mux_tree_size60_7_sram;
   wire [0:5] mux_tree_size60_7_sram_inv;
   wire [0:0] mux_tree_size60_8_out;
   wire [0:5] mux_tree_size60_8_sram;
   wire [0:5] mux_tree_size60_8_sram_inv;
   wire [0:0] mux_tree_size60_9_out;
   wire [0:5] mux_tree_size60_9_sram;
   wire [0:5] mux_tree_size60_9_sram_inv;
   wire [0:0] mux_tree_size60_mem_0_ccff_tail;
   wire [0:0] mux_tree_size60_mem_10_ccff_tail;
   wire [0:0] mux_tree_size60_mem_11_ccff_tail;
   wire [0:0] mux_tree_size60_mem_12_ccff_tail;
   wire [0:0] mux_tree_size60_mem_13_ccff_tail;
   wire [0:0] mux_tree_size60_mem_14_ccff_tail;
   wire [0:0] mux_tree_size60_mem_15_ccff_tail;
   wire [0:0] mux_tree_size60_mem_16_ccff_tail;
   wire [0:0] mux_tree_size60_mem_17_ccff_tail;
   wire [0:0] mux_tree_size60_mem_18_ccff_tail;
   wire [0:0] mux_tree_size60_mem_19_ccff_tail;
   wire [0:0] mux_tree_size60_mem_1_ccff_tail;
   wire [0:0] mux_tree_size60_mem_20_ccff_tail;
   wire [0:0] mux_tree_size60_mem_21_ccff_tail;
   wire [0:0] mux_tree_size60_mem_22_ccff_tail;
   wire [0:0] mux_tree_size60_mem_23_ccff_tail;
   wire [0:0] mux_tree_size60_mem_24_ccff_tail;
   wire [0:0] mux_tree_size60_mem_25_ccff_tail;
   wire [0:0] mux_tree_size60_mem_26_ccff_tail;
   wire [0:0] mux_tree_size60_mem_27_ccff_tail;
   wire [0:0] mux_tree_size60_mem_28_ccff_tail;
   wire [0:0] mux_tree_size60_mem_29_ccff_tail;
   wire [0:0] mux_tree_size60_mem_2_ccff_tail;
   wire [0:0] mux_tree_size60_mem_30_ccff_tail;
   wire [0:0] mux_tree_size60_mem_31_ccff_tail;
   wire [0:0] mux_tree_size60_mem_32_ccff_tail;
   wire [0:0] mux_tree_size60_mem_33_ccff_tail;
   wire [0:0] mux_tree_size60_mem_34_ccff_tail;
   wire [0:0] mux_tree_size60_mem_35_ccff_tail;
   wire [0:0] mux_tree_size60_mem_36_ccff_tail;
   wire [0:0] mux_tree_size60_mem_37_ccff_tail;
   wire [0:0] mux_tree_size60_mem_38_ccff_tail;
   wire [0:0] mux_tree_size60_mem_39_ccff_tail;
   wire [0:0] mux_tree_size60_mem_3_ccff_tail;
   wire [0:0] mux_tree_size60_mem_40_ccff_tail;
   wire [0:0] mux_tree_size60_mem_41_ccff_tail;
   wire [0:0] mux_tree_size60_mem_42_ccff_tail;
   wire [0:0] mux_tree_size60_mem_43_ccff_tail;
   wire [0:0] mux_tree_size60_mem_44_ccff_tail;
   wire [0:0] mux_tree_size60_mem_45_ccff_tail;
   wire [0:0] mux_tree_size60_mem_46_ccff_tail;
   wire [0:0] mux_tree_size60_mem_47_ccff_tail;
   wire [0:0] mux_tree_size60_mem_48_ccff_tail;
   wire [0:0] mux_tree_size60_mem_49_ccff_tail;
   wire [0:0] mux_tree_size60_mem_4_ccff_tail;
   wire [0:0] mux_tree_size60_mem_50_ccff_tail;
   wire [0:0] mux_tree_size60_mem_51_ccff_tail;
   wire [0:0] mux_tree_size60_mem_52_ccff_tail;
   wire [0:0] mux_tree_size60_mem_53_ccff_tail;
   wire [0:0] mux_tree_size60_mem_54_ccff_tail;
   wire [0:0] mux_tree_size60_mem_55_ccff_tail;
   wire [0:0] mux_tree_size60_mem_56_ccff_tail;
   wire [0:0] mux_tree_size60_mem_57_ccff_tail;
   wire [0:0] mux_tree_size60_mem_58_ccff_tail;
   wire [0:0] mux_tree_size60_mem_5_ccff_tail;
   wire [0:0] mux_tree_size60_mem_6_ccff_tail;
   wire [0:0] mux_tree_size60_mem_7_ccff_tail;
   wire [0:0] mux_tree_size60_mem_8_ccff_tail;
   wire [0:0] mux_tree_size60_mem_9_ccff_tail;

   logical_tile_clb_mode_default__fle logical_tile_clb_mode_default__fle_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fle_in({ mux_tree_size60_0_out,
		mux_tree_size60_1_out,
		mux_tree_size60_2_out,
		mux_tree_size60_3_out,
		mux_tree_size60_4_out,
		mux_tree_size60_5_out }),
	.fle_clk(direct_interc_20_out),
	.ccff_head(ccff_head),
	.fle_out(logical_tile_clb_mode_default__fle_0_fle_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_0_ccff_tail));
   logical_tile_clb_mode_default__fle logical_tile_clb_mode_default__fle_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fle_in({ mux_tree_size60_6_out,
		mux_tree_size60_7_out,
		mux_tree_size60_8_out,
		mux_tree_size60_9_out,
		mux_tree_size60_10_out,
		mux_tree_size60_11_out }),
	.fle_clk(direct_interc_21_out),
	.ccff_head(logical_tile_clb_mode_default__fle_0_ccff_tail),
	.fle_out(logical_tile_clb_mode_default__fle_1_fle_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_1_ccff_tail));
   logical_tile_clb_mode_default__fle logical_tile_clb_mode_default__fle_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fle_in({ mux_tree_size60_12_out,
		mux_tree_size60_13_out,
		mux_tree_size60_14_out,
		mux_tree_size60_15_out,
		mux_tree_size60_16_out,
		mux_tree_size60_17_out }),
	.fle_clk(direct_interc_22_out),
	.ccff_head(logical_tile_clb_mode_default__fle_1_ccff_tail),
	.fle_out(logical_tile_clb_mode_default__fle_2_fle_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_2_ccff_tail));
   logical_tile_clb_mode_default__fle logical_tile_clb_mode_default__fle_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fle_in({ mux_tree_size60_18_out,
		mux_tree_size60_19_out,
		mux_tree_size60_20_out,
		mux_tree_size60_21_out,
		mux_tree_size60_22_out,
		mux_tree_size60_23_out }),
	.fle_clk(direct_interc_23_out),
	.ccff_head(logical_tile_clb_mode_default__fle_2_ccff_tail),
	.fle_out(logical_tile_clb_mode_default__fle_3_fle_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_3_ccff_tail));
   logical_tile_clb_mode_default__fle logical_tile_clb_mode_default__fle_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fle_in({ mux_tree_size60_24_out,
		mux_tree_size60_25_out,
		mux_tree_size60_26_out,
		mux_tree_size60_27_out,
		mux_tree_size60_28_out,
		mux_tree_size60_29_out }),
	.fle_clk(direct_interc_24_out),
	.ccff_head(logical_tile_clb_mode_default__fle_3_ccff_tail),
	.fle_out(logical_tile_clb_mode_default__fle_4_fle_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_4_ccff_tail));
   logical_tile_clb_mode_default__fle logical_tile_clb_mode_default__fle_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fle_in({ mux_tree_size60_30_out,
		mux_tree_size60_31_out,
		mux_tree_size60_32_out,
		mux_tree_size60_33_out,
		mux_tree_size60_34_out,
		mux_tree_size60_35_out }),
	.fle_clk(direct_interc_25_out),
	.ccff_head(logical_tile_clb_mode_default__fle_4_ccff_tail),
	.fle_out(logical_tile_clb_mode_default__fle_5_fle_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_5_ccff_tail));
   logical_tile_clb_mode_default__fle logical_tile_clb_mode_default__fle_6 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fle_in({ mux_tree_size60_36_out,
		mux_tree_size60_37_out,
		mux_tree_size60_38_out,
		mux_tree_size60_39_out,
		mux_tree_size60_40_out,
		mux_tree_size60_41_out }),
	.fle_clk(direct_interc_26_out),
	.ccff_head(logical_tile_clb_mode_default__fle_5_ccff_tail),
	.fle_out(logical_tile_clb_mode_default__fle_6_fle_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_6_ccff_tail));
   logical_tile_clb_mode_default__fle logical_tile_clb_mode_default__fle_7 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fle_in({ mux_tree_size60_42_out,
		mux_tree_size60_43_out,
		mux_tree_size60_44_out,
		mux_tree_size60_45_out,
		mux_tree_size60_46_out,
		mux_tree_size60_47_out }),
	.fle_clk(direct_interc_27_out),
	.ccff_head(logical_tile_clb_mode_default__fle_6_ccff_tail),
	.fle_out(logical_tile_clb_mode_default__fle_7_fle_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_7_ccff_tail));
   logical_tile_clb_mode_default__fle logical_tile_clb_mode_default__fle_8 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fle_in({ mux_tree_size60_48_out,
		mux_tree_size60_49_out,
		mux_tree_size60_50_out,
		mux_tree_size60_51_out,
		mux_tree_size60_52_out,
		mux_tree_size60_53_out }),
	.fle_clk(direct_interc_28_out),
	.ccff_head(logical_tile_clb_mode_default__fle_7_ccff_tail),
	.fle_out(logical_tile_clb_mode_default__fle_8_fle_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_8_ccff_tail));
   logical_tile_clb_mode_default__fle logical_tile_clb_mode_default__fle_9 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fle_in({ mux_tree_size60_54_out,
		mux_tree_size60_55_out,
		mux_tree_size60_56_out,
		mux_tree_size60_57_out,
		mux_tree_size60_58_out,
		mux_tree_size60_59_out }),
	.fle_clk(direct_interc_29_out),
	.ccff_head(logical_tile_clb_mode_default__fle_8_ccff_tail),
	.fle_out(logical_tile_clb_mode_default__fle_9_fle_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_9_ccff_tail));
   direct_interc direct_interc_0_ (.in(logical_tile_clb_mode_default__fle_0_fle_out[0]),
	.out(clb_O[0]));
   direct_interc direct_interc_1_ (.in(logical_tile_clb_mode_default__fle_1_fle_out[0]),
	.out(clb_O[1]));
   direct_interc direct_interc_2_ (.in(logical_tile_clb_mode_default__fle_2_fle_out[0]),
	.out(clb_O[2]));
   direct_interc direct_interc_3_ (.in(logical_tile_clb_mode_default__fle_3_fle_out[0]),
	.out(clb_O[3]));
   direct_interc direct_interc_4_ (.in(logical_tile_clb_mode_default__fle_4_fle_out[0]),
	.out(clb_O[4]));
   direct_interc direct_interc_5_ (.in(logical_tile_clb_mode_default__fle_5_fle_out[0]),
	.out(clb_O[5]));
   direct_interc direct_interc_6_ (.in(logical_tile_clb_mode_default__fle_6_fle_out[0]),
	.out(clb_O[6]));
   direct_interc direct_interc_7_ (.in(logical_tile_clb_mode_default__fle_7_fle_out[0]),
	.out(clb_O[7]));
   direct_interc direct_interc_8_ (.in(logical_tile_clb_mode_default__fle_8_fle_out[0]),
	.out(clb_O[8]));
   direct_interc direct_interc_9_ (.in(logical_tile_clb_mode_default__fle_9_fle_out[0]),
	.out(clb_O[9]));
   direct_interc direct_interc_10_ (.in(logical_tile_clb_mode_default__fle_0_fle_out[1]),
	.out(clb_O[10]));
   direct_interc direct_interc_11_ (.in(logical_tile_clb_mode_default__fle_1_fle_out[1]),
	.out(clb_O[11]));
   direct_interc direct_interc_12_ (.in(logical_tile_clb_mode_default__fle_2_fle_out[1]),
	.out(clb_O[12]));
   direct_interc direct_interc_13_ (.in(logical_tile_clb_mode_default__fle_3_fle_out[1]),
	.out(clb_O[13]));
   direct_interc direct_interc_14_ (.in(logical_tile_clb_mode_default__fle_4_fle_out[1]),
	.out(clb_O[14]));
   direct_interc direct_interc_15_ (.in(logical_tile_clb_mode_default__fle_5_fle_out[1]),
	.out(clb_O[15]));
   direct_interc direct_interc_16_ (.in(logical_tile_clb_mode_default__fle_6_fle_out[1]),
	.out(clb_O[16]));
   direct_interc direct_interc_17_ (.in(logical_tile_clb_mode_default__fle_7_fle_out[1]),
	.out(clb_O[17]));
   direct_interc direct_interc_18_ (.in(logical_tile_clb_mode_default__fle_8_fle_out[1]),
	.out(clb_O[18]));
   direct_interc direct_interc_19_ (.in(logical_tile_clb_mode_default__fle_9_fle_out[1]),
	.out(clb_O[19]));
   direct_interc direct_interc_20_ (.in(clb_clk),
	.out(direct_interc_20_out));
   direct_interc direct_interc_21_ (.in(clb_clk),
	.out(direct_interc_21_out));
   direct_interc direct_interc_22_ (.in(clb_clk),
	.out(direct_interc_22_out));
   direct_interc direct_interc_23_ (.in(clb_clk),
	.out(direct_interc_23_out));
   direct_interc direct_interc_24_ (.in(clb_clk),
	.out(direct_interc_24_out));
   direct_interc direct_interc_25_ (.in(clb_clk),
	.out(direct_interc_25_out));
   direct_interc direct_interc_26_ (.in(clb_clk),
	.out(direct_interc_26_out));
   direct_interc direct_interc_27_ (.in(clb_clk),
	.out(direct_interc_27_out));
   direct_interc direct_interc_28_ (.in(clb_clk),
	.out(direct_interc_28_out));
   direct_interc direct_interc_29_ (.in(clb_clk),
	.out(direct_interc_29_out));
   mux_tree_size60 mux_fle_0_in_0 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_0_sram),
	.sram_inv(mux_tree_size60_0_sram_inv),
	.out(mux_tree_size60_0_out));
   mux_tree_size60 mux_fle_0_in_1 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_1_sram),
	.sram_inv(mux_tree_size60_1_sram_inv),
	.out(mux_tree_size60_1_out));
   mux_tree_size60 mux_fle_0_in_2 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_2_sram),
	.sram_inv(mux_tree_size60_2_sram_inv),
	.out(mux_tree_size60_2_out));
   mux_tree_size60 mux_fle_0_in_3 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_3_sram),
	.sram_inv(mux_tree_size60_3_sram_inv),
	.out(mux_tree_size60_3_out));
   mux_tree_size60 mux_fle_0_in_4 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_4_sram),
	.sram_inv(mux_tree_size60_4_sram_inv),
	.out(mux_tree_size60_4_out));
   mux_tree_size60 mux_fle_0_in_5 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_5_sram),
	.sram_inv(mux_tree_size60_5_sram_inv),
	.out(mux_tree_size60_5_out));
   mux_tree_size60 mux_fle_1_in_0 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_6_sram),
	.sram_inv(mux_tree_size60_6_sram_inv),
	.out(mux_tree_size60_6_out));
   mux_tree_size60 mux_fle_1_in_1 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_7_sram),
	.sram_inv(mux_tree_size60_7_sram_inv),
	.out(mux_tree_size60_7_out));
   mux_tree_size60 mux_fle_1_in_2 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_8_sram),
	.sram_inv(mux_tree_size60_8_sram_inv),
	.out(mux_tree_size60_8_out));
   mux_tree_size60 mux_fle_1_in_3 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_9_sram),
	.sram_inv(mux_tree_size60_9_sram_inv),
	.out(mux_tree_size60_9_out));
   mux_tree_size60 mux_fle_1_in_4 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_10_sram),
	.sram_inv(mux_tree_size60_10_sram_inv),
	.out(mux_tree_size60_10_out));
   mux_tree_size60 mux_fle_1_in_5 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_11_sram),
	.sram_inv(mux_tree_size60_11_sram_inv),
	.out(mux_tree_size60_11_out));
   mux_tree_size60 mux_fle_2_in_0 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_12_sram),
	.sram_inv(mux_tree_size60_12_sram_inv),
	.out(mux_tree_size60_12_out));
   mux_tree_size60 mux_fle_2_in_1 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_13_sram),
	.sram_inv(mux_tree_size60_13_sram_inv),
	.out(mux_tree_size60_13_out));
   mux_tree_size60 mux_fle_2_in_2 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_14_sram),
	.sram_inv(mux_tree_size60_14_sram_inv),
	.out(mux_tree_size60_14_out));
   mux_tree_size60 mux_fle_2_in_3 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_15_sram),
	.sram_inv(mux_tree_size60_15_sram_inv),
	.out(mux_tree_size60_15_out));
   mux_tree_size60 mux_fle_2_in_4 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_16_sram),
	.sram_inv(mux_tree_size60_16_sram_inv),
	.out(mux_tree_size60_16_out));
   mux_tree_size60 mux_fle_2_in_5 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_17_sram),
	.sram_inv(mux_tree_size60_17_sram_inv),
	.out(mux_tree_size60_17_out));
   mux_tree_size60 mux_fle_3_in_0 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_18_sram),
	.sram_inv(mux_tree_size60_18_sram_inv),
	.out(mux_tree_size60_18_out));
   mux_tree_size60 mux_fle_3_in_1 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_19_sram),
	.sram_inv(mux_tree_size60_19_sram_inv),
	.out(mux_tree_size60_19_out));
   mux_tree_size60 mux_fle_3_in_2 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_20_sram),
	.sram_inv(mux_tree_size60_20_sram_inv),
	.out(mux_tree_size60_20_out));
   mux_tree_size60 mux_fle_3_in_3 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_21_sram),
	.sram_inv(mux_tree_size60_21_sram_inv),
	.out(mux_tree_size60_21_out));
   mux_tree_size60 mux_fle_3_in_4 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_22_sram),
	.sram_inv(mux_tree_size60_22_sram_inv),
	.out(mux_tree_size60_22_out));
   mux_tree_size60 mux_fle_3_in_5 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_23_sram),
	.sram_inv(mux_tree_size60_23_sram_inv),
	.out(mux_tree_size60_23_out));
   mux_tree_size60 mux_fle_4_in_0 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_24_sram),
	.sram_inv(mux_tree_size60_24_sram_inv),
	.out(mux_tree_size60_24_out));
   mux_tree_size60 mux_fle_4_in_1 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_25_sram),
	.sram_inv(mux_tree_size60_25_sram_inv),
	.out(mux_tree_size60_25_out));
   mux_tree_size60 mux_fle_4_in_2 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_26_sram),
	.sram_inv(mux_tree_size60_26_sram_inv),
	.out(mux_tree_size60_26_out));
   mux_tree_size60 mux_fle_4_in_3 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_27_sram),
	.sram_inv(mux_tree_size60_27_sram_inv),
	.out(mux_tree_size60_27_out));
   mux_tree_size60 mux_fle_4_in_4 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_28_sram),
	.sram_inv(mux_tree_size60_28_sram_inv),
	.out(mux_tree_size60_28_out));
   mux_tree_size60 mux_fle_4_in_5 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_29_sram),
	.sram_inv(mux_tree_size60_29_sram_inv),
	.out(mux_tree_size60_29_out));
   mux_tree_size60 mux_fle_5_in_0 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_30_sram),
	.sram_inv(mux_tree_size60_30_sram_inv),
	.out(mux_tree_size60_30_out));
   mux_tree_size60 mux_fle_5_in_1 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_31_sram),
	.sram_inv(mux_tree_size60_31_sram_inv),
	.out(mux_tree_size60_31_out));
   mux_tree_size60 mux_fle_5_in_2 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_32_sram),
	.sram_inv(mux_tree_size60_32_sram_inv),
	.out(mux_tree_size60_32_out));
   mux_tree_size60 mux_fle_5_in_3 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_33_sram),
	.sram_inv(mux_tree_size60_33_sram_inv),
	.out(mux_tree_size60_33_out));
   mux_tree_size60 mux_fle_5_in_4 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_34_sram),
	.sram_inv(mux_tree_size60_34_sram_inv),
	.out(mux_tree_size60_34_out));
   mux_tree_size60 mux_fle_5_in_5 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_35_sram),
	.sram_inv(mux_tree_size60_35_sram_inv),
	.out(mux_tree_size60_35_out));
   mux_tree_size60 mux_fle_6_in_0 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_36_sram),
	.sram_inv(mux_tree_size60_36_sram_inv),
	.out(mux_tree_size60_36_out));
   mux_tree_size60 mux_fle_6_in_1 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_37_sram),
	.sram_inv(mux_tree_size60_37_sram_inv),
	.out(mux_tree_size60_37_out));
   mux_tree_size60 mux_fle_6_in_2 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_38_sram),
	.sram_inv(mux_tree_size60_38_sram_inv),
	.out(mux_tree_size60_38_out));
   mux_tree_size60 mux_fle_6_in_3 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_39_sram),
	.sram_inv(mux_tree_size60_39_sram_inv),
	.out(mux_tree_size60_39_out));
   mux_tree_size60 mux_fle_6_in_4 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_40_sram),
	.sram_inv(mux_tree_size60_40_sram_inv),
	.out(mux_tree_size60_40_out));
   mux_tree_size60 mux_fle_6_in_5 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_41_sram),
	.sram_inv(mux_tree_size60_41_sram_inv),
	.out(mux_tree_size60_41_out));
   mux_tree_size60 mux_fle_7_in_0 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_42_sram),
	.sram_inv(mux_tree_size60_42_sram_inv),
	.out(mux_tree_size60_42_out));
   mux_tree_size60 mux_fle_7_in_1 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_43_sram),
	.sram_inv(mux_tree_size60_43_sram_inv),
	.out(mux_tree_size60_43_out));
   mux_tree_size60 mux_fle_7_in_2 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_44_sram),
	.sram_inv(mux_tree_size60_44_sram_inv),
	.out(mux_tree_size60_44_out));
   mux_tree_size60 mux_fle_7_in_3 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_45_sram),
	.sram_inv(mux_tree_size60_45_sram_inv),
	.out(mux_tree_size60_45_out));
   mux_tree_size60 mux_fle_7_in_4 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_46_sram),
	.sram_inv(mux_tree_size60_46_sram_inv),
	.out(mux_tree_size60_46_out));
   mux_tree_size60 mux_fle_7_in_5 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_47_sram),
	.sram_inv(mux_tree_size60_47_sram_inv),
	.out(mux_tree_size60_47_out));
   mux_tree_size60 mux_fle_8_in_0 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_48_sram),
	.sram_inv(mux_tree_size60_48_sram_inv),
	.out(mux_tree_size60_48_out));
   mux_tree_size60 mux_fle_8_in_1 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_49_sram),
	.sram_inv(mux_tree_size60_49_sram_inv),
	.out(mux_tree_size60_49_out));
   mux_tree_size60 mux_fle_8_in_2 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_50_sram),
	.sram_inv(mux_tree_size60_50_sram_inv),
	.out(mux_tree_size60_50_out));
   mux_tree_size60 mux_fle_8_in_3 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_51_sram),
	.sram_inv(mux_tree_size60_51_sram_inv),
	.out(mux_tree_size60_51_out));
   mux_tree_size60 mux_fle_8_in_4 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_52_sram),
	.sram_inv(mux_tree_size60_52_sram_inv),
	.out(mux_tree_size60_52_out));
   mux_tree_size60 mux_fle_8_in_5 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_53_sram),
	.sram_inv(mux_tree_size60_53_sram_inv),
	.out(mux_tree_size60_53_out));
   mux_tree_size60 mux_fle_9_in_0 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_54_sram),
	.sram_inv(mux_tree_size60_54_sram_inv),
	.out(mux_tree_size60_54_out));
   mux_tree_size60 mux_fle_9_in_1 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_55_sram),
	.sram_inv(mux_tree_size60_55_sram_inv),
	.out(mux_tree_size60_55_out));
   mux_tree_size60 mux_fle_9_in_2 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_56_sram),
	.sram_inv(mux_tree_size60_56_sram_inv),
	.out(mux_tree_size60_56_out));
   mux_tree_size60 mux_fle_9_in_3 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_57_sram),
	.sram_inv(mux_tree_size60_57_sram_inv),
	.out(mux_tree_size60_57_out));
   mux_tree_size60 mux_fle_9_in_4 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_58_sram),
	.sram_inv(mux_tree_size60_58_sram_inv),
	.out(mux_tree_size60_58_out));
   mux_tree_size60 mux_fle_9_in_5 (.in({ clb_I,
		logical_tile_clb_mode_default__fle_0_fle_out,
		logical_tile_clb_mode_default__fle_1_fle_out,
		logical_tile_clb_mode_default__fle_2_fle_out,
		logical_tile_clb_mode_default__fle_3_fle_out,
		logical_tile_clb_mode_default__fle_4_fle_out,
		logical_tile_clb_mode_default__fle_5_fle_out,
		logical_tile_clb_mode_default__fle_6_fle_out,
		logical_tile_clb_mode_default__fle_7_fle_out,
		logical_tile_clb_mode_default__fle_8_fle_out,
		logical_tile_clb_mode_default__fle_9_fle_out }),
	.sram(mux_tree_size60_59_sram),
	.sram_inv(mux_tree_size60_59_sram_inv),
	.out(mux_tree_size60_59_out));
   mux_tree_size60_mem mem_fle_0_in_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(logical_tile_clb_mode_default__fle_9_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_0_ccff_tail),
	.mem_out(mux_tree_size60_0_sram),
	.mem_outb(mux_tree_size60_0_sram_inv));
   mux_tree_size60_mem mem_fle_0_in_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_0_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_1_ccff_tail),
	.mem_out(mux_tree_size60_1_sram),
	.mem_outb(mux_tree_size60_1_sram_inv));
   mux_tree_size60_mem mem_fle_0_in_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_1_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_2_ccff_tail),
	.mem_out(mux_tree_size60_2_sram),
	.mem_outb(mux_tree_size60_2_sram_inv));
   mux_tree_size60_mem mem_fle_0_in_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_2_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_3_ccff_tail),
	.mem_out(mux_tree_size60_3_sram),
	.mem_outb(mux_tree_size60_3_sram_inv));
   mux_tree_size60_mem mem_fle_0_in_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_3_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_4_ccff_tail),
	.mem_out(mux_tree_size60_4_sram),
	.mem_outb(mux_tree_size60_4_sram_inv));
   mux_tree_size60_mem mem_fle_0_in_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_4_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_5_ccff_tail),
	.mem_out(mux_tree_size60_5_sram),
	.mem_outb(mux_tree_size60_5_sram_inv));
   mux_tree_size60_mem mem_fle_1_in_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_5_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_6_ccff_tail),
	.mem_out(mux_tree_size60_6_sram),
	.mem_outb(mux_tree_size60_6_sram_inv));
   mux_tree_size60_mem mem_fle_1_in_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_6_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_7_ccff_tail),
	.mem_out(mux_tree_size60_7_sram),
	.mem_outb(mux_tree_size60_7_sram_inv));
   mux_tree_size60_mem mem_fle_1_in_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_7_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_8_ccff_tail),
	.mem_out(mux_tree_size60_8_sram),
	.mem_outb(mux_tree_size60_8_sram_inv));
   mux_tree_size60_mem mem_fle_1_in_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_8_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_9_ccff_tail),
	.mem_out(mux_tree_size60_9_sram),
	.mem_outb(mux_tree_size60_9_sram_inv));
   mux_tree_size60_mem mem_fle_1_in_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_9_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_10_ccff_tail),
	.mem_out(mux_tree_size60_10_sram),
	.mem_outb(mux_tree_size60_10_sram_inv));
   mux_tree_size60_mem mem_fle_1_in_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_10_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_11_ccff_tail),
	.mem_out(mux_tree_size60_11_sram),
	.mem_outb(mux_tree_size60_11_sram_inv));
   mux_tree_size60_mem mem_fle_2_in_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_11_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_12_ccff_tail),
	.mem_out(mux_tree_size60_12_sram),
	.mem_outb(mux_tree_size60_12_sram_inv));
   mux_tree_size60_mem mem_fle_2_in_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_12_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_13_ccff_tail),
	.mem_out(mux_tree_size60_13_sram),
	.mem_outb(mux_tree_size60_13_sram_inv));
   mux_tree_size60_mem mem_fle_2_in_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_13_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_14_ccff_tail),
	.mem_out(mux_tree_size60_14_sram),
	.mem_outb(mux_tree_size60_14_sram_inv));
   mux_tree_size60_mem mem_fle_2_in_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_14_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_15_ccff_tail),
	.mem_out(mux_tree_size60_15_sram),
	.mem_outb(mux_tree_size60_15_sram_inv));
   mux_tree_size60_mem mem_fle_2_in_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_15_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_16_ccff_tail),
	.mem_out(mux_tree_size60_16_sram),
	.mem_outb(mux_tree_size60_16_sram_inv));
   mux_tree_size60_mem mem_fle_2_in_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_16_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_17_ccff_tail),
	.mem_out(mux_tree_size60_17_sram),
	.mem_outb(mux_tree_size60_17_sram_inv));
   mux_tree_size60_mem mem_fle_3_in_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_17_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_18_ccff_tail),
	.mem_out(mux_tree_size60_18_sram),
	.mem_outb(mux_tree_size60_18_sram_inv));
   mux_tree_size60_mem mem_fle_3_in_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_18_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_19_ccff_tail),
	.mem_out(mux_tree_size60_19_sram),
	.mem_outb(mux_tree_size60_19_sram_inv));
   mux_tree_size60_mem mem_fle_3_in_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_19_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_20_ccff_tail),
	.mem_out(mux_tree_size60_20_sram),
	.mem_outb(mux_tree_size60_20_sram_inv));
   mux_tree_size60_mem mem_fle_3_in_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_20_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_21_ccff_tail),
	.mem_out(mux_tree_size60_21_sram),
	.mem_outb(mux_tree_size60_21_sram_inv));
   mux_tree_size60_mem mem_fle_3_in_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_21_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_22_ccff_tail),
	.mem_out(mux_tree_size60_22_sram),
	.mem_outb(mux_tree_size60_22_sram_inv));
   mux_tree_size60_mem mem_fle_3_in_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_22_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_23_ccff_tail),
	.mem_out(mux_tree_size60_23_sram),
	.mem_outb(mux_tree_size60_23_sram_inv));
   mux_tree_size60_mem mem_fle_4_in_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_23_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_24_ccff_tail),
	.mem_out(mux_tree_size60_24_sram),
	.mem_outb(mux_tree_size60_24_sram_inv));
   mux_tree_size60_mem mem_fle_4_in_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_24_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_25_ccff_tail),
	.mem_out(mux_tree_size60_25_sram),
	.mem_outb(mux_tree_size60_25_sram_inv));
   mux_tree_size60_mem mem_fle_4_in_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_25_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_26_ccff_tail),
	.mem_out(mux_tree_size60_26_sram),
	.mem_outb(mux_tree_size60_26_sram_inv));
   mux_tree_size60_mem mem_fle_4_in_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_26_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_27_ccff_tail),
	.mem_out(mux_tree_size60_27_sram),
	.mem_outb(mux_tree_size60_27_sram_inv));
   mux_tree_size60_mem mem_fle_4_in_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_27_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_28_ccff_tail),
	.mem_out(mux_tree_size60_28_sram),
	.mem_outb(mux_tree_size60_28_sram_inv));
   mux_tree_size60_mem mem_fle_4_in_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_28_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_29_ccff_tail),
	.mem_out(mux_tree_size60_29_sram),
	.mem_outb(mux_tree_size60_29_sram_inv));
   mux_tree_size60_mem mem_fle_5_in_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_29_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_30_ccff_tail),
	.mem_out(mux_tree_size60_30_sram),
	.mem_outb(mux_tree_size60_30_sram_inv));
   mux_tree_size60_mem mem_fle_5_in_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_30_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_31_ccff_tail),
	.mem_out(mux_tree_size60_31_sram),
	.mem_outb(mux_tree_size60_31_sram_inv));
   mux_tree_size60_mem mem_fle_5_in_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_31_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_32_ccff_tail),
	.mem_out(mux_tree_size60_32_sram),
	.mem_outb(mux_tree_size60_32_sram_inv));
   mux_tree_size60_mem mem_fle_5_in_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_32_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_33_ccff_tail),
	.mem_out(mux_tree_size60_33_sram),
	.mem_outb(mux_tree_size60_33_sram_inv));
   mux_tree_size60_mem mem_fle_5_in_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_33_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_34_ccff_tail),
	.mem_out(mux_tree_size60_34_sram),
	.mem_outb(mux_tree_size60_34_sram_inv));
   mux_tree_size60_mem mem_fle_5_in_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_34_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_35_ccff_tail),
	.mem_out(mux_tree_size60_35_sram),
	.mem_outb(mux_tree_size60_35_sram_inv));
   mux_tree_size60_mem mem_fle_6_in_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_35_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_36_ccff_tail),
	.mem_out(mux_tree_size60_36_sram),
	.mem_outb(mux_tree_size60_36_sram_inv));
   mux_tree_size60_mem mem_fle_6_in_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_36_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_37_ccff_tail),
	.mem_out(mux_tree_size60_37_sram),
	.mem_outb(mux_tree_size60_37_sram_inv));
   mux_tree_size60_mem mem_fle_6_in_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_37_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_38_ccff_tail),
	.mem_out(mux_tree_size60_38_sram),
	.mem_outb(mux_tree_size60_38_sram_inv));
   mux_tree_size60_mem mem_fle_6_in_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_38_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_39_ccff_tail),
	.mem_out(mux_tree_size60_39_sram),
	.mem_outb(mux_tree_size60_39_sram_inv));
   mux_tree_size60_mem mem_fle_6_in_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_39_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_40_ccff_tail),
	.mem_out(mux_tree_size60_40_sram),
	.mem_outb(mux_tree_size60_40_sram_inv));
   mux_tree_size60_mem mem_fle_6_in_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_40_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_41_ccff_tail),
	.mem_out(mux_tree_size60_41_sram),
	.mem_outb(mux_tree_size60_41_sram_inv));
   mux_tree_size60_mem mem_fle_7_in_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_41_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_42_ccff_tail),
	.mem_out(mux_tree_size60_42_sram),
	.mem_outb(mux_tree_size60_42_sram_inv));
   mux_tree_size60_mem mem_fle_7_in_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_42_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_43_ccff_tail),
	.mem_out(mux_tree_size60_43_sram),
	.mem_outb(mux_tree_size60_43_sram_inv));
   mux_tree_size60_mem mem_fle_7_in_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_43_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_44_ccff_tail),
	.mem_out(mux_tree_size60_44_sram),
	.mem_outb(mux_tree_size60_44_sram_inv));
   mux_tree_size60_mem mem_fle_7_in_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_44_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_45_ccff_tail),
	.mem_out(mux_tree_size60_45_sram),
	.mem_outb(mux_tree_size60_45_sram_inv));
   mux_tree_size60_mem mem_fle_7_in_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_45_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_46_ccff_tail),
	.mem_out(mux_tree_size60_46_sram),
	.mem_outb(mux_tree_size60_46_sram_inv));
   mux_tree_size60_mem mem_fle_7_in_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_46_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_47_ccff_tail),
	.mem_out(mux_tree_size60_47_sram),
	.mem_outb(mux_tree_size60_47_sram_inv));
   mux_tree_size60_mem mem_fle_8_in_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_47_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_48_ccff_tail),
	.mem_out(mux_tree_size60_48_sram),
	.mem_outb(mux_tree_size60_48_sram_inv));
   mux_tree_size60_mem mem_fle_8_in_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_48_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_49_ccff_tail),
	.mem_out(mux_tree_size60_49_sram),
	.mem_outb(mux_tree_size60_49_sram_inv));
   mux_tree_size60_mem mem_fle_8_in_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_49_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_50_ccff_tail),
	.mem_out(mux_tree_size60_50_sram),
	.mem_outb(mux_tree_size60_50_sram_inv));
   mux_tree_size60_mem mem_fle_8_in_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_50_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_51_ccff_tail),
	.mem_out(mux_tree_size60_51_sram),
	.mem_outb(mux_tree_size60_51_sram_inv));
   mux_tree_size60_mem mem_fle_8_in_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_51_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_52_ccff_tail),
	.mem_out(mux_tree_size60_52_sram),
	.mem_outb(mux_tree_size60_52_sram_inv));
   mux_tree_size60_mem mem_fle_8_in_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_52_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_53_ccff_tail),
	.mem_out(mux_tree_size60_53_sram),
	.mem_outb(mux_tree_size60_53_sram_inv));
   mux_tree_size60_mem mem_fle_9_in_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_53_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_54_ccff_tail),
	.mem_out(mux_tree_size60_54_sram),
	.mem_outb(mux_tree_size60_54_sram_inv));
   mux_tree_size60_mem mem_fle_9_in_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_54_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_55_ccff_tail),
	.mem_out(mux_tree_size60_55_sram),
	.mem_outb(mux_tree_size60_55_sram_inv));
   mux_tree_size60_mem mem_fle_9_in_2 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_55_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_56_ccff_tail),
	.mem_out(mux_tree_size60_56_sram),
	.mem_outb(mux_tree_size60_56_sram_inv));
   mux_tree_size60_mem mem_fle_9_in_3 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_56_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_57_ccff_tail),
	.mem_out(mux_tree_size60_57_sram),
	.mem_outb(mux_tree_size60_57_sram_inv));
   mux_tree_size60_mem mem_fle_9_in_4 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_57_ccff_tail),
	.ccff_tail(mux_tree_size60_mem_58_ccff_tail),
	.mem_out(mux_tree_size60_58_sram),
	.mem_outb(mux_tree_size60_58_sram_inv));
   mux_tree_size60_mem mem_fle_9_in_5 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size60_mem_58_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_size60_59_sram),
	.mem_outb(mux_tree_size60_59_sram_inv));
endmodule

// ----- END Verilog module for logical_tile_clb_mode_default__fle_mode_physical__fabric -----
//----- Default net type -----
// `default_nettype wire
// ----- END Physical programmable logic block Verilog module: fabric -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for pb_type: fle
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
// ----- BEGIN Physical programmable logic block Verilog module: fle -----
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for logical_tile_clb_mode_default__fle -----
module logical_tile_clb_mode_default__fle (
	pReset, 
	prog_clk, 
	set, 
	reset, 
	clk, 
	fle_in, 
	fle_clk, 
	ccff_head, 
	fle_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:5] fle_in;
   input [0:0] fle_clk;
   input [0:0] ccff_head;
   output [0:1] fle_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] direct_interc_7_out;
   wire [0:0] direct_interc_8_out;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_0_fabric_out;

   logical_tile_clb_mode_default__fle_mode_physical__fabric logical_tile_clb_mode_default__fle_mode_physical__fabric_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.fabric_in({ direct_interc_2_out,
		direct_interc_3_out,
		direct_interc_4_out,
		direct_interc_5_out,
		direct_interc_6_out,
		direct_interc_7_out }),
	.fabric_clk(direct_interc_8_out),
	.ccff_head(ccff_head),
	.fabric_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_0_fabric_out),
	.ccff_tail(ccff_tail));
   direct_interc direct_interc_0_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_0_fabric_out[0]),
	.out(fle_out[0]));
   direct_interc direct_interc_1_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_0_fabric_out[1]),
	.out(fle_out[1]));
   direct_interc direct_interc_2_ (.in(fle_in[0]),
	.out(direct_interc_2_out));
   direct_interc direct_interc_3_ (.in(fle_in[1]),
	.out(direct_interc_3_out));
   direct_interc direct_interc_4_ (.in(fle_in[2]),
	.out(direct_interc_4_out));
   direct_interc direct_interc_5_ (.in(fle_in[3]),
	.out(direct_interc_5_out));
   direct_interc direct_interc_6_ (.in(fle_in[4]),
	.out(direct_interc_6_out));
   direct_interc direct_interc_7_ (.in(fle_in[5]),
	.out(direct_interc_7_out));
   direct_interc direct_interc_8_ (.in(fle_clk),
	.out(direct_interc_8_out));
endmodule

// ----- END Verilog module for logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for pb_type: fabric
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
// ----- BEGIN Physical programmable logic block Verilog module: fabric -----
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for logical_tile_clb_mode_default__fle_mode_physical__fabric -----
module logical_tile_clb_mode_default__fle_mode_physical__fabric (
	pReset, 
	prog_clk, 
	set, 
	reset, 
	clk, 
	fabric_in, 
	fabric_clk, 
	ccff_head, 
	fabric_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   input [0:5] fabric_in;
   input [0:0] fabric_clk;
   input [0:0] ccff_head;
   output [0:1] fabric_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_0_out;
   wire [0:0] direct_interc_1_out;
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] direct_interc_7_out;
   wire [0:0] direct_interc_8_out;
   wire [0:0] direct_interc_9_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out;
   wire [0:1] mux_tree_size2_0_sram;
   wire [0:1] mux_tree_size2_0_sram_inv;
   wire [0:1] mux_tree_size2_1_sram;
   wire [0:1] mux_tree_size2_1_sram_inv;
   wire [0:0] mux_tree_size2_mem_0_ccff_tail;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.frac_logic_in({ direct_interc_0_out,
		direct_interc_1_out,
		direct_interc_2_out,
		direct_interc_3_out,
		direct_interc_4_out,
		direct_interc_5_out }),
	.ccff_head(ccff_head),
	.frac_logic_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail));
   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0 (.set(set),
	.reset(reset),
	.clk(clk),
	.ff_D(direct_interc_6_out),
	.ff_Q(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q),
	.ff_clk(direct_interc_7_out));
   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1 (.set(set),
	.reset(reset),
	.clk(clk),
	.ff_D(direct_interc_8_out),
	.ff_Q(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q),
	.ff_clk(direct_interc_9_out));
   mux_tree_size2 mux_fabric_out_0 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0] }),
	.sram(mux_tree_size2_0_sram),
	.sram_inv(mux_tree_size2_0_sram_inv),
	.out(fabric_out[0]));
   mux_tree_size2 mux_fabric_out_1 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1] }),
	.sram(mux_tree_size2_1_sram),
	.sram_inv(mux_tree_size2_1_sram_inv),
	.out(fabric_out[1]));
   mux_tree_size2_mem mem_fabric_out_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail),
	.ccff_tail(mux_tree_size2_mem_0_ccff_tail),
	.mem_out(mux_tree_size2_0_sram),
	.mem_outb(mux_tree_size2_0_sram_inv));
   mux_tree_size2_mem mem_fabric_out_1 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(mux_tree_size2_mem_0_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_size2_1_sram),
	.mem_outb(mux_tree_size2_1_sram_inv));
   direct_interc direct_interc_0_ (.in(fabric_in[0]),
	.out(direct_interc_0_out));
   direct_interc direct_interc_1_ (.in(fabric_in[1]),
	.out(direct_interc_1_out));
   direct_interc direct_interc_2_ (.in(fabric_in[2]),
	.out(direct_interc_2_out));
   direct_interc direct_interc_3_ (.in(fabric_in[3]),
	.out(direct_interc_3_out));
   direct_interc direct_interc_4_ (.in(fabric_in[4]),
	.out(direct_interc_4_out));
   direct_interc direct_interc_5_ (.in(fabric_in[5]),
	.out(direct_interc_5_out));
   direct_interc direct_interc_6_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]),
	.out(direct_interc_6_out));
   direct_interc direct_interc_7_ (.in(fabric_clk),
	.out(direct_interc_7_out));
   direct_interc direct_interc_8_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]),
	.out(direct_interc_8_out));
   direct_interc direct_interc_9_ (.in(fabric_clk),
	.out(direct_interc_9_out));
endmodule

// ----- END Verilog module for logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6 -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for pb_type: frac_logic
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
// ----- BEGIN Physical programmable logic block Verilog module: frac_logic -----
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic -----
module logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic (
	pReset, 
	prog_clk, 
	frac_logic_in, 
	ccff_head, 
	frac_logic_out, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:5] frac_logic_in;
   input [0:0] ccff_head;
   output [0:1] frac_logic_out;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] direct_interc_2_out;
   wire [0:0] direct_interc_3_out;
   wire [0:0] direct_interc_4_out;
   wire [0:0] direct_interc_5_out;
   wire [0:0] direct_interc_6_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail;
   wire [0:1] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out;
   wire [0:0] logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out;
   wire [0:1] mux_tree_size2_0_sram;
   wire [0:1] mux_tree_size2_0_sram_inv;

   logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6 logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.frac_lut6_in({ direct_interc_1_out,
		direct_interc_2_out,
		direct_interc_3_out,
		direct_interc_4_out,
		direct_interc_5_out,
		direct_interc_6_out }),
	.ccff_head(ccff_head),
	.frac_lut6_lut5_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out),
	.frac_lut6_lut6_out(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out),
	.ccff_tail(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail));
   mux_tree_size2 mux_frac_logic_out_0 (.in({ logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out,
		logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0] }),
	.sram(mux_tree_size2_0_sram),
	.sram_inv(mux_tree_size2_0_sram_inv),
	.out(frac_logic_out[0]));
   mux_tree_size2_mem mem_frac_logic_out_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.ccff_head(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail),
	.ccff_tail(ccff_tail),
	.mem_out(mux_tree_size2_0_sram),
	.mem_outb(mux_tree_size2_0_sram_inv));
   direct_interc direct_interc_0_ (.in(logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[1]),
	.out(frac_logic_out[1]));
   direct_interc direct_interc_1_ (.in(frac_logic_in[0]),
	.out(direct_interc_1_out));
   direct_interc direct_interc_2_ (.in(frac_logic_in[1]),
	.out(direct_interc_2_out));
   direct_interc direct_interc_3_ (.in(frac_logic_in[2]),
	.out(direct_interc_3_out));
   direct_interc direct_interc_4_ (.in(frac_logic_in[3]),
	.out(direct_interc_4_out));
   direct_interc direct_interc_5_ (.in(frac_logic_in[4]),
	.out(direct_interc_5_out));
   direct_interc direct_interc_6_ (.in(frac_logic_in[5]),
	.out(direct_interc_6_out));
endmodule

// ----- END Verilog module for logical_tile_gp_outpad_mode_default__outpad -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for pb_type: gp_outpad
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
// ----- BEGIN Physical programmable logic block Verilog module: gp_outpad -----
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for logical_tile_gp_outpad_mode_gp_outpad_ -----
module logical_tile_gp_outpad_mode_gp_outpad_ (
	gfpga_pad_GPOUT_PAD, 
	gp_outpad_outpad);
   inout [0:0] gfpga_pad_GPOUT_PAD;
   input [0:0] gp_outpad_outpad;

   // Internal wires
   wire [0:0] direct_interc_0_out;

   logical_tile_gp_outpad_mode_default__outpad logical_tile_gp_outpad_mode_default__outpad_0 (.gfpga_pad_GPOUT_PAD(gfpga_pad_GPOUT_PAD),
	.outpad_outpad(direct_interc_0_out));
   direct_interc direct_interc_0_ (.in(gp_outpad_outpad),
	.out(direct_interc_0_out));
endmodule

// ----- END Verilog module for logical_tile_gp_inpad_mode_default__inpad -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for pb_type: gp_inpad
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
// ----- BEGIN Physical programmable logic block Verilog module: gp_inpad -----
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for logical_tile_gp_inpad_mode_gp_inpad_ -----
module logical_tile_gp_inpad_mode_gp_inpad_ (
	gfpga_pad_GPIN_PAD, 
	gp_inpad_inpad);
   inout [0:0] gfpga_pad_GPIN_PAD;
   output [0:0] gp_inpad_inpad;

   // Internal wires
   wire [0:0] logical_tile_gp_inpad_mode_default__inpad_0_inpad_inpad;

   logical_tile_gp_inpad_mode_default__inpad logical_tile_gp_inpad_mode_default__inpad_0 (.gfpga_pad_GPIN_PAD(gfpga_pad_GPIN_PAD),
	.inpad_inpad(logical_tile_gp_inpad_mode_default__inpad_0_inpad_inpad));
   direct_interc direct_interc_0_ (.in(logical_tile_gp_inpad_mode_default__inpad_0_inpad_inpad),
	.out(gp_inpad_inpad));
endmodule

// ----- END Verilog module for logical_tile_io_mode_physical__iopad -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Verilog modules for pb_type: io
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
// ----- BEGIN Physical programmable logic block Verilog module: io -----
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for logical_tile_io_mode_io_ -----
module logical_tile_io_mode_io_ (
	pReset, 
	prog_clk, 
	gfpga_pad_GPIO_PAD, 
	io_outpad, 
	ccff_head, 
	io_inpad, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   inout [0:0] gfpga_pad_GPIO_PAD;
   input [0:0] io_outpad;
   input [0:0] ccff_head;
   output [0:0] io_inpad;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] direct_interc_1_out;
   wire [0:0] logical_tile_io_mode_physical__iopad_0_iopad_inpad;

   logical_tile_io_mode_physical__iopad logical_tile_io_mode_physical__iopad_0 (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD(gfpga_pad_GPIO_PAD),
	.iopad_outpad(direct_interc_1_out),
	.ccff_head(ccff_head),
	.iopad_inpad(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.ccff_tail(ccff_tail));
   direct_interc direct_interc_0_ (.in(logical_tile_io_mode_physical__iopad_0_iopad_inpad),
	.out(io_inpad));
   direct_interc direct_interc_1_ (.in(io_outpad),
	.out(direct_interc_1_out));
endmodule

// ----- END Verilog module for frac_lut6 -----
//----- Default net type -----
// `default_nettype wire
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Wires
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
// ----- BEGIN Verilog modules for regular wires -----
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for direct_interc -----
module direct_interc (
	in, 
	out);
   input [0:0] in;
   output [0:0] out;

   assign out[0] = in[0] ;
endmodule

// Generated by Cadence Genus(TM) Synthesis Solution 23.11-s100_1
// Generated on: Jun 13 2025 22:27:34 CEST (Jun 13 2025 20:27:34 UTC)
// Verification Directory fv/GPIO 
//use in opefpga simulation + Xcelium
//`include "../../../../../ihp-sg13g2/libs.ref/sg13g2_stdcell/verilog/sg13g2_stdcell.v"
//`include "../../../../../ihp-sg13g2/libs.ref/sg13g2_io/verilog/sg13g2_io.v"
// use in genus synthesis
//`include "../../ihp-sg13g2/libs.ref/sg13g2_io/verilog/sg13g2_io.v"
module GPIO (
	A, 
	Y, 
	PAD, 
	DIR);
   input A;
   output Y;
   inout PAD;
   input DIR;

   // Internal wires
   wire c2p_en;
   wire p2c;

   sg13g2_IOPadInOut30mA pad_cell (.pad(PAD),
	.p2c(p2c),
	.c2p_en(c2p_en),
	.c2p(A));
   sg13g2_ebufn_2 g2__5107 (.Z(Y),
	.A(p2c),
	.TE_B(c2p_en));
   sg13g2_inv_1 g7 (.Y(c2p_en),
	.A(DIR));
endmodule

module dffr1 (
	RST, 
	CK, 
	D, 
	Q, 
	QN);
   input RST;
   input CK;
   input D;
   output Q;
   output QN;

   // Internal wires
   wire Q_master;
   wire inv_CK;
   wire inv_RST;

   sg13g2_inv_1 inv_1 (.Y(inv_CK),
	.A(CK));
   sg13g2_inv_1 inv_2 (.Y(inv_RST),
	.A(RST));
   sg13g2_dlhrq_1 ML (.Q(Q_master),
	.D(D),
	.GATE(CK),
	.RESET_B(inv_RST));
   sg13g2_dlhr_1 MS (.Q(Q),
	.Q_N(QN),
	.D(Q_master),
	.GATE(inv_CK),
	.RESET_B(inv_RST));
endmodule

module GPIN (
	A, 
	Y);
   inout A;
   output Y;

   sg13g2_IOPadIn gpin (.pad(A),
	.p2c(Y));
endmodule

// ----- END Verilog module for const0 -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for const1 -----
module const1 (
	const1);
   output [0:0] const1;

   assign const1[0] = 1'b1 ;
endmodule

module GPOUT (
	Y, 
	A);
   inout Y;
   input A;

   sg13g2_IOPadOut30mA gpout (.pad(Y),
	.c2p(A));
endmodule

// ----- END Verilog module for mux_tree_tapbuf_size4_mem -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_tapbuf_size2_mem -----
module mux_tree_tapbuf_size2_mem (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   dffr dffr_0_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.Q(mem_out[0]),
	.QN(mem_outb[0]));
   dffr dffr_1_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.Q(mem_out[1]),
	.QN(mem_outb[1]));
endmodule

// ----- END Verilog module for mux_tree_tapbuf_size4 -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_tapbuf_size2 -----
module mux_tree_tapbuf_size2 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] const1_0_const1;
   wire [0:0] sg13g2_inv_1_0_Y;
   wire [0:0] sg13g2_inv_1_1_Y;
   wire [0:0] sg13g2_mux2_1_0_X;
   wire [0:0] sg13g2_mux2_1_1_X;

   sg13g2_inv_1 sg13g2_inv_1_0_ (.Y(sg13g2_inv_1_0_Y[0]),
	.A(in[0]));
   sg13g2_inv_1 sg13g2_inv_1_1_ (.Y(sg13g2_inv_1_1_Y[0]),
	.A(in[1]));
   const1 const1_0_ (.const1(const1_0_const1));
   sg13g2_inv_4 sg13g2_inv_4_0_ (.Y(out[0]),
	.A(sg13g2_mux2_1_1_X[0]));
   sg13g2_mux2_1 mux_l1_in_0_ (.X(sg13g2_mux2_1_0_X[0]),
	.A0(sg13g2_inv_1_1_Y[0]),
	.A1(sg13g2_inv_1_0_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l2_in_0_ (.X(sg13g2_mux2_1_1_X[0]),
	.A0(const1_0_const1[0]),
	.A1(sg13g2_mux2_1_0_X[0]),
	.S(sram[1]));
endmodule

// ----- END Verilog module for mux_tree_tapbuf_size2_mem -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_tapbuf_size3_mem -----
module mux_tree_tapbuf_size3_mem (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   dffr dffr_0_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.Q(mem_out[0]),
	.QN(mem_outb[0]));
   dffr dffr_1_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.Q(mem_out[1]),
	.QN(mem_outb[1]));
endmodule

// ----- END Verilog module for mux_tree_tapbuf_size2 -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_tapbuf_size3 -----
module mux_tree_tapbuf_size3 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:2] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] const1_0_const1;
   wire [0:0] sg13g2_inv_1_0_Y;
   wire [0:0] sg13g2_inv_1_1_Y;
   wire [0:0] sg13g2_inv_1_2_Y;
   wire [0:0] sg13g2_mux2_1_0_X;
   wire [0:0] sg13g2_mux2_1_1_X;
   wire [0:0] sg13g2_mux2_1_2_X;

   sg13g2_inv_1 sg13g2_inv_1_0_ (.Y(sg13g2_inv_1_0_Y[0]),
	.A(in[0]));
   sg13g2_inv_1 sg13g2_inv_1_1_ (.Y(sg13g2_inv_1_1_Y[0]),
	.A(in[1]));
   sg13g2_inv_1 sg13g2_inv_1_2_ (.Y(sg13g2_inv_1_2_Y[0]),
	.A(in[2]));
   const1 const1_0_ (.const1(const1_0_const1));
   sg13g2_inv_4 sg13g2_inv_4_0_ (.Y(out[0]),
	.A(sg13g2_mux2_1_2_X[0]));
   sg13g2_mux2_1 mux_l1_in_0_ (.X(sg13g2_mux2_1_0_X[0]),
	.A0(sg13g2_inv_1_1_Y[0]),
	.A1(sg13g2_inv_1_0_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_1_ (.X(sg13g2_mux2_1_1_X[0]),
	.A0(const1_0_const1[0]),
	.A1(sg13g2_inv_1_2_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l2_in_0_ (.X(sg13g2_mux2_1_2_X[0]),
	.A0(sg13g2_mux2_1_1_X[0]),
	.A1(sg13g2_mux2_1_0_X[0]),
	.S(sram[1]));
endmodule

// ----- END Verilog module for mux_tree_tapbuf_size3_mem -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_tapbuf_size9_mem -----
module mux_tree_tapbuf_size9_mem (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:3] mem_out;
   output [0:3] mem_outb;

   assign ccff_tail[0] = mem_out[3] ;

   dffr dffr_0_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.Q(mem_out[0]),
	.QN(mem_outb[0]));
   dffr dffr_1_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.Q(mem_out[1]),
	.QN(mem_outb[1]));
   dffr dffr_2_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.Q(mem_out[2]),
	.QN(mem_outb[2]));
   dffr dffr_3_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.Q(mem_out[3]),
	.QN(mem_outb[3]));
endmodule

// ----- END Verilog module for mux_tree_tapbuf_size3 -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_tapbuf_size9 -----
module mux_tree_tapbuf_size9 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:8] in;
   input [0:3] sram;
   input [0:3] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] const1_0_const1;
   wire [0:0] sg13g2_inv_1_0_Y;
   wire [0:0] sg13g2_inv_1_1_Y;
   wire [0:0] sg13g2_inv_1_2_Y;
   wire [0:0] sg13g2_inv_1_3_Y;
   wire [0:0] sg13g2_inv_1_4_Y;
   wire [0:0] sg13g2_inv_1_5_Y;
   wire [0:0] sg13g2_inv_1_6_Y;
   wire [0:0] sg13g2_inv_1_7_Y;
   wire [0:0] sg13g2_inv_1_8_Y;
   wire [0:0] sg13g2_mux2_1_0_X;
   wire [0:0] sg13g2_mux2_1_1_X;
   wire [0:0] sg13g2_mux2_1_2_X;
   wire [0:0] sg13g2_mux2_1_3_X;
   wire [0:0] sg13g2_mux2_1_4_X;
   wire [0:0] sg13g2_mux2_1_5_X;
   wire [0:0] sg13g2_mux2_1_6_X;
   wire [0:0] sg13g2_mux2_1_7_X;
   wire [0:0] sg13g2_mux2_1_8_X;

   sg13g2_inv_1 sg13g2_inv_1_0_ (.Y(sg13g2_inv_1_0_Y[0]),
	.A(in[0]));
   sg13g2_inv_1 sg13g2_inv_1_1_ (.Y(sg13g2_inv_1_1_Y[0]),
	.A(in[1]));
   sg13g2_inv_1 sg13g2_inv_1_2_ (.Y(sg13g2_inv_1_2_Y[0]),
	.A(in[2]));
   sg13g2_inv_1 sg13g2_inv_1_3_ (.Y(sg13g2_inv_1_3_Y[0]),
	.A(in[3]));
   sg13g2_inv_1 sg13g2_inv_1_4_ (.Y(sg13g2_inv_1_4_Y[0]),
	.A(in[4]));
   sg13g2_inv_1 sg13g2_inv_1_5_ (.Y(sg13g2_inv_1_5_Y[0]),
	.A(in[5]));
   sg13g2_inv_1 sg13g2_inv_1_6_ (.Y(sg13g2_inv_1_6_Y[0]),
	.A(in[6]));
   sg13g2_inv_1 sg13g2_inv_1_7_ (.Y(sg13g2_inv_1_7_Y[0]),
	.A(in[7]));
   sg13g2_inv_1 sg13g2_inv_1_8_ (.Y(sg13g2_inv_1_8_Y[0]),
	.A(in[8]));
   const1 const1_0_ (.const1(const1_0_const1));
   sg13g2_inv_4 sg13g2_inv_4_0_ (.Y(out[0]),
	.A(sg13g2_mux2_1_8_X[0]));
   sg13g2_mux2_1 mux_l1_in_0_ (.X(sg13g2_mux2_1_0_X[0]),
	.A0(sg13g2_inv_1_1_Y[0]),
	.A1(sg13g2_inv_1_0_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_1_ (.X(sg13g2_mux2_1_1_X[0]),
	.A0(sg13g2_inv_1_3_Y[0]),
	.A1(sg13g2_inv_1_2_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l2_in_0_ (.X(sg13g2_mux2_1_2_X[0]),
	.A0(sg13g2_mux2_1_1_X[0]),
	.A1(sg13g2_mux2_1_0_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_1_ (.X(sg13g2_mux2_1_3_X[0]),
	.A0(sg13g2_inv_1_5_Y[0]),
	.A1(sg13g2_inv_1_4_Y[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_2_ (.X(sg13g2_mux2_1_4_X[0]),
	.A0(sg13g2_inv_1_7_Y[0]),
	.A1(sg13g2_inv_1_6_Y[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_3_ (.X(sg13g2_mux2_1_5_X[0]),
	.A0(const1_0_const1[0]),
	.A1(sg13g2_inv_1_8_Y[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l3_in_0_ (.X(sg13g2_mux2_1_6_X[0]),
	.A0(sg13g2_mux2_1_3_X[0]),
	.A1(sg13g2_mux2_1_2_X[0]),
	.S(sram[2]));
   sg13g2_mux2_1 mux_l3_in_1_ (.X(sg13g2_mux2_1_7_X[0]),
	.A0(sg13g2_mux2_1_5_X[0]),
	.A1(sg13g2_mux2_1_4_X[0]),
	.S(sram[2]));
   sg13g2_mux2_1 mux_l4_in_0_ (.X(sg13g2_mux2_1_8_X[0]),
	.A0(sg13g2_mux2_1_7_X[0]),
	.A1(sg13g2_mux2_1_6_X[0]),
	.S(sram[3]));
endmodule

// ----- END Verilog module for mux_tree_tapbuf_size9_mem -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_tapbuf_size7_mem -----
module mux_tree_tapbuf_size7_mem (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   dffr dffr_0_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.Q(mem_out[0]),
	.QN(mem_outb[0]));
   dffr dffr_1_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.Q(mem_out[1]),
	.QN(mem_outb[1]));
   dffr dffr_2_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.Q(mem_out[2]),
	.QN(mem_outb[2]));
endmodule

// ----- END Verilog module for mux_tree_tapbuf_size7_mem -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_tapbuf_size8_mem -----
module mux_tree_tapbuf_size8_mem (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:3] mem_out;
   output [0:3] mem_outb;

   assign ccff_tail[0] = mem_out[3] ;

   dffr dffr_0_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.Q(mem_out[0]),
	.QN(mem_outb[0]));
   dffr dffr_1_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.Q(mem_out[1]),
	.QN(mem_outb[1]));
   dffr dffr_2_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.Q(mem_out[2]),
	.QN(mem_outb[2]));
   dffr dffr_3_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.Q(mem_out[3]),
	.QN(mem_outb[3]));
endmodule

// ----- END Verilog module for mux_tree_tapbuf_size8_mem -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_tapbuf_size12_mem -----
module mux_tree_tapbuf_size12_mem (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:3] mem_out;
   output [0:3] mem_outb;

   assign ccff_tail[0] = mem_out[3] ;

   dffr dffr_0_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.Q(mem_out[0]),
	.QN(mem_outb[0]));
   dffr dffr_1_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.Q(mem_out[1]),
	.QN(mem_outb[1]));
   dffr dffr_2_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.Q(mem_out[2]),
	.QN(mem_outb[2]));
   dffr dffr_3_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.Q(mem_out[3]),
	.QN(mem_outb[3]));
endmodule

// ----- END Verilog module for mux_tree_tapbuf_size9 -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_tapbuf_size7 -----
module mux_tree_tapbuf_size7 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:6] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] const1_0_const1;
   wire [0:0] sg13g2_inv_1_0_Y;
   wire [0:0] sg13g2_inv_1_1_Y;
   wire [0:0] sg13g2_inv_1_2_Y;
   wire [0:0] sg13g2_inv_1_3_Y;
   wire [0:0] sg13g2_inv_1_4_Y;
   wire [0:0] sg13g2_inv_1_5_Y;
   wire [0:0] sg13g2_inv_1_6_Y;
   wire [0:0] sg13g2_mux2_1_0_X;
   wire [0:0] sg13g2_mux2_1_1_X;
   wire [0:0] sg13g2_mux2_1_2_X;
   wire [0:0] sg13g2_mux2_1_3_X;
   wire [0:0] sg13g2_mux2_1_4_X;
   wire [0:0] sg13g2_mux2_1_5_X;
   wire [0:0] sg13g2_mux2_1_6_X;

   sg13g2_inv_1 sg13g2_inv_1_0_ (.Y(sg13g2_inv_1_0_Y[0]),
	.A(in[0]));
   sg13g2_inv_1 sg13g2_inv_1_1_ (.Y(sg13g2_inv_1_1_Y[0]),
	.A(in[1]));
   sg13g2_inv_1 sg13g2_inv_1_2_ (.Y(sg13g2_inv_1_2_Y[0]),
	.A(in[2]));
   sg13g2_inv_1 sg13g2_inv_1_3_ (.Y(sg13g2_inv_1_3_Y[0]),
	.A(in[3]));
   sg13g2_inv_1 sg13g2_inv_1_4_ (.Y(sg13g2_inv_1_4_Y[0]),
	.A(in[4]));
   sg13g2_inv_1 sg13g2_inv_1_5_ (.Y(sg13g2_inv_1_5_Y[0]),
	.A(in[5]));
   sg13g2_inv_1 sg13g2_inv_1_6_ (.Y(sg13g2_inv_1_6_Y[0]),
	.A(in[6]));
   const1 const1_0_ (.const1(const1_0_const1));
   sg13g2_inv_4 sg13g2_inv_4_0_ (.Y(out[0]),
	.A(sg13g2_mux2_1_6_X[0]));
   sg13g2_mux2_1 mux_l1_in_0_ (.X(sg13g2_mux2_1_0_X[0]),
	.A0(sg13g2_inv_1_1_Y[0]),
	.A1(sg13g2_inv_1_0_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_1_ (.X(sg13g2_mux2_1_1_X[0]),
	.A0(sg13g2_inv_1_3_Y[0]),
	.A1(sg13g2_inv_1_2_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_2_ (.X(sg13g2_mux2_1_2_X[0]),
	.A0(sg13g2_inv_1_5_Y[0]),
	.A1(sg13g2_inv_1_4_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_3_ (.X(sg13g2_mux2_1_3_X[0]),
	.A0(const1_0_const1[0]),
	.A1(sg13g2_inv_1_6_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l2_in_0_ (.X(sg13g2_mux2_1_4_X[0]),
	.A0(sg13g2_mux2_1_1_X[0]),
	.A1(sg13g2_mux2_1_0_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_1_ (.X(sg13g2_mux2_1_5_X[0]),
	.A0(sg13g2_mux2_1_3_X[0]),
	.A1(sg13g2_mux2_1_2_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l3_in_0_ (.X(sg13g2_mux2_1_6_X[0]),
	.A0(sg13g2_mux2_1_5_X[0]),
	.A1(sg13g2_mux2_1_4_X[0]),
	.S(sram[2]));
endmodule

// ----- END Verilog module for mux_tree_tapbuf_size12_mem -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_tapbuf_size5_mem -----
module mux_tree_tapbuf_size5_mem (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   dffr dffr_0_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.Q(mem_out[0]),
	.QN(mem_outb[0]));
   dffr dffr_1_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.Q(mem_out[1]),
	.QN(mem_outb[1]));
   dffr dffr_2_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.Q(mem_out[2]),
	.QN(mem_outb[2]));
endmodule

// ----- END Verilog module for mux_tree_tapbuf_size7 -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_tapbuf_size8 -----
module mux_tree_tapbuf_size8 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:7] in;
   input [0:3] sram;
   input [0:3] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] const1_0_const1;
   wire [0:0] sg13g2_inv_1_0_Y;
   wire [0:0] sg13g2_inv_1_1_Y;
   wire [0:0] sg13g2_inv_1_2_Y;
   wire [0:0] sg13g2_inv_1_3_Y;
   wire [0:0] sg13g2_inv_1_4_Y;
   wire [0:0] sg13g2_inv_1_5_Y;
   wire [0:0] sg13g2_inv_1_6_Y;
   wire [0:0] sg13g2_inv_1_7_Y;
   wire [0:0] sg13g2_mux2_1_0_X;
   wire [0:0] sg13g2_mux2_1_1_X;
   wire [0:0] sg13g2_mux2_1_2_X;
   wire [0:0] sg13g2_mux2_1_3_X;
   wire [0:0] sg13g2_mux2_1_4_X;
   wire [0:0] sg13g2_mux2_1_5_X;
   wire [0:0] sg13g2_mux2_1_6_X;
   wire [0:0] sg13g2_mux2_1_7_X;

   sg13g2_inv_1 sg13g2_inv_1_0_ (.Y(sg13g2_inv_1_0_Y[0]),
	.A(in[0]));
   sg13g2_inv_1 sg13g2_inv_1_1_ (.Y(sg13g2_inv_1_1_Y[0]),
	.A(in[1]));
   sg13g2_inv_1 sg13g2_inv_1_2_ (.Y(sg13g2_inv_1_2_Y[0]),
	.A(in[2]));
   sg13g2_inv_1 sg13g2_inv_1_3_ (.Y(sg13g2_inv_1_3_Y[0]),
	.A(in[3]));
   sg13g2_inv_1 sg13g2_inv_1_4_ (.Y(sg13g2_inv_1_4_Y[0]),
	.A(in[4]));
   sg13g2_inv_1 sg13g2_inv_1_5_ (.Y(sg13g2_inv_1_5_Y[0]),
	.A(in[5]));
   sg13g2_inv_1 sg13g2_inv_1_6_ (.Y(sg13g2_inv_1_6_Y[0]),
	.A(in[6]));
   sg13g2_inv_1 sg13g2_inv_1_7_ (.Y(sg13g2_inv_1_7_Y[0]),
	.A(in[7]));
   const1 const1_0_ (.const1(const1_0_const1));
   sg13g2_inv_4 sg13g2_inv_4_0_ (.Y(out[0]),
	.A(sg13g2_mux2_1_7_X[0]));
   sg13g2_mux2_1 mux_l1_in_0_ (.X(sg13g2_mux2_1_0_X[0]),
	.A0(sg13g2_inv_1_1_Y[0]),
	.A1(sg13g2_inv_1_0_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l2_in_0_ (.X(sg13g2_mux2_1_1_X[0]),
	.A0(sg13g2_inv_1_2_Y[0]),
	.A1(sg13g2_mux2_1_0_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_1_ (.X(sg13g2_mux2_1_2_X[0]),
	.A0(sg13g2_inv_1_4_Y[0]),
	.A1(sg13g2_inv_1_3_Y[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_2_ (.X(sg13g2_mux2_1_3_X[0]),
	.A0(sg13g2_inv_1_6_Y[0]),
	.A1(sg13g2_inv_1_5_Y[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_3_ (.X(sg13g2_mux2_1_4_X[0]),
	.A0(const1_0_const1[0]),
	.A1(sg13g2_inv_1_7_Y[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l3_in_0_ (.X(sg13g2_mux2_1_5_X[0]),
	.A0(sg13g2_mux2_1_2_X[0]),
	.A1(sg13g2_mux2_1_1_X[0]),
	.S(sram[2]));
   sg13g2_mux2_1 mux_l3_in_1_ (.X(sg13g2_mux2_1_6_X[0]),
	.A0(sg13g2_mux2_1_4_X[0]),
	.A1(sg13g2_mux2_1_3_X[0]),
	.S(sram[2]));
   sg13g2_mux2_1 mux_l4_in_0_ (.X(sg13g2_mux2_1_7_X[0]),
	.A0(sg13g2_mux2_1_6_X[0]),
	.A1(sg13g2_mux2_1_5_X[0]),
	.S(sram[3]));
endmodule

// ----- END Verilog module for mux_tree_tapbuf_size5_mem -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_tapbuf_size6_mem -----
module mux_tree_tapbuf_size6_mem (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:2] mem_out;
   output [0:2] mem_outb;

   assign ccff_tail[0] = mem_out[2] ;

   dffr dffr_0_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.Q(mem_out[0]),
	.QN(mem_outb[0]));
   dffr dffr_1_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.Q(mem_out[1]),
	.QN(mem_outb[1]));
   dffr dffr_2_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.Q(mem_out[2]),
	.QN(mem_outb[2]));
endmodule

// ----- END Verilog module for mux_tree_tapbuf_size6_mem -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_size60_mem -----
module mux_tree_size60_mem (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:5] mem_out;
   output [0:5] mem_outb;

   assign ccff_tail[0] = mem_out[5] ;

   dffr dffr_0_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.Q(mem_out[0]),
	.QN(mem_outb[0]));
   dffr dffr_1_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.Q(mem_out[1]),
	.QN(mem_outb[1]));
   dffr dffr_2_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.Q(mem_out[2]),
	.QN(mem_outb[2]));
   dffr dffr_3_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.Q(mem_out[3]),
	.QN(mem_outb[3]));
   dffr dffr_4_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.Q(mem_out[4]),
	.QN(mem_outb[4]));
   dffr dffr_5_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.Q(mem_out[5]),
	.QN(mem_outb[5]));
endmodule

// ----- END Verilog module for mux_tree_tapbuf_size8 -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_tapbuf_size12 -----
module mux_tree_tapbuf_size12 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:11] in;
   input [0:3] sram;
   input [0:3] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] const1_0_const1;
   wire [0:0] sg13g2_inv_1_0_Y;
   wire [0:0] sg13g2_inv_1_10_Y;
   wire [0:0] sg13g2_inv_1_11_Y;
   wire [0:0] sg13g2_inv_1_1_Y;
   wire [0:0] sg13g2_inv_1_2_Y;
   wire [0:0] sg13g2_inv_1_3_Y;
   wire [0:0] sg13g2_inv_1_4_Y;
   wire [0:0] sg13g2_inv_1_5_Y;
   wire [0:0] sg13g2_inv_1_6_Y;
   wire [0:0] sg13g2_inv_1_7_Y;
   wire [0:0] sg13g2_inv_1_8_Y;
   wire [0:0] sg13g2_inv_1_9_Y;
   wire [0:0] sg13g2_mux2_1_0_X;
   wire [0:0] sg13g2_mux2_1_10_X;
   wire [0:0] sg13g2_mux2_1_11_X;
   wire [0:0] sg13g2_mux2_1_1_X;
   wire [0:0] sg13g2_mux2_1_2_X;
   wire [0:0] sg13g2_mux2_1_3_X;
   wire [0:0] sg13g2_mux2_1_4_X;
   wire [0:0] sg13g2_mux2_1_5_X;
   wire [0:0] sg13g2_mux2_1_6_X;
   wire [0:0] sg13g2_mux2_1_7_X;
   wire [0:0] sg13g2_mux2_1_8_X;
   wire [0:0] sg13g2_mux2_1_9_X;

   sg13g2_inv_1 sg13g2_inv_1_0_ (.Y(sg13g2_inv_1_0_Y[0]),
	.A(in[0]));
   sg13g2_inv_1 sg13g2_inv_1_1_ (.Y(sg13g2_inv_1_1_Y[0]),
	.A(in[1]));
   sg13g2_inv_1 sg13g2_inv_1_2_ (.Y(sg13g2_inv_1_2_Y[0]),
	.A(in[2]));
   sg13g2_inv_1 sg13g2_inv_1_3_ (.Y(sg13g2_inv_1_3_Y[0]),
	.A(in[3]));
   sg13g2_inv_1 sg13g2_inv_1_4_ (.Y(sg13g2_inv_1_4_Y[0]),
	.A(in[4]));
   sg13g2_inv_1 sg13g2_inv_1_5_ (.Y(sg13g2_inv_1_5_Y[0]),
	.A(in[5]));
   sg13g2_inv_1 sg13g2_inv_1_6_ (.Y(sg13g2_inv_1_6_Y[0]),
	.A(in[6]));
   sg13g2_inv_1 sg13g2_inv_1_7_ (.Y(sg13g2_inv_1_7_Y[0]),
	.A(in[7]));
   sg13g2_inv_1 sg13g2_inv_1_8_ (.Y(sg13g2_inv_1_8_Y[0]),
	.A(in[8]));
   sg13g2_inv_1 sg13g2_inv_1_9_ (.Y(sg13g2_inv_1_9_Y[0]),
	.A(in[9]));
   sg13g2_inv_1 sg13g2_inv_1_10_ (.Y(sg13g2_inv_1_10_Y[0]),
	.A(in[10]));
   sg13g2_inv_1 sg13g2_inv_1_11_ (.Y(sg13g2_inv_1_11_Y[0]),
	.A(in[11]));
   const1 const1_0_ (.const1(const1_0_const1));
   sg13g2_inv_4 sg13g2_inv_4_0_ (.Y(out[0]),
	.A(sg13g2_mux2_1_11_X[0]));
   sg13g2_mux2_1 mux_l1_in_0_ (.X(sg13g2_mux2_1_0_X[0]),
	.A0(sg13g2_inv_1_1_Y[0]),
	.A1(sg13g2_inv_1_0_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_1_ (.X(sg13g2_mux2_1_1_X[0]),
	.A0(sg13g2_inv_1_3_Y[0]),
	.A1(sg13g2_inv_1_2_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_2_ (.X(sg13g2_mux2_1_2_X[0]),
	.A0(sg13g2_inv_1_5_Y[0]),
	.A1(sg13g2_inv_1_4_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_3_ (.X(sg13g2_mux2_1_3_X[0]),
	.A0(sg13g2_inv_1_7_Y[0]),
	.A1(sg13g2_inv_1_6_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_4_ (.X(sg13g2_mux2_1_4_X[0]),
	.A0(sg13g2_inv_1_9_Y[0]),
	.A1(sg13g2_inv_1_8_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l2_in_0_ (.X(sg13g2_mux2_1_5_X[0]),
	.A0(sg13g2_mux2_1_1_X[0]),
	.A1(sg13g2_mux2_1_0_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_1_ (.X(sg13g2_mux2_1_6_X[0]),
	.A0(sg13g2_mux2_1_3_X[0]),
	.A1(sg13g2_mux2_1_2_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_2_ (.X(sg13g2_mux2_1_7_X[0]),
	.A0(sg13g2_inv_1_10_Y[0]),
	.A1(sg13g2_mux2_1_4_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_3_ (.X(sg13g2_mux2_1_8_X[0]),
	.A0(const1_0_const1[0]),
	.A1(sg13g2_inv_1_11_Y[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l3_in_0_ (.X(sg13g2_mux2_1_9_X[0]),
	.A0(sg13g2_mux2_1_6_X[0]),
	.A1(sg13g2_mux2_1_5_X[0]),
	.S(sram[2]));
   sg13g2_mux2_1 mux_l3_in_1_ (.X(sg13g2_mux2_1_10_X[0]),
	.A0(sg13g2_mux2_1_8_X[0]),
	.A1(sg13g2_mux2_1_7_X[0]),
	.S(sram[2]));
   sg13g2_mux2_1 mux_l4_in_0_ (.X(sg13g2_mux2_1_11_X[0]),
	.A0(sg13g2_mux2_1_10_X[0]),
	.A1(sg13g2_mux2_1_9_X[0]),
	.S(sram[3]));
endmodule

// ----- END Verilog module for mux_tree_size60_mem -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_size2_mem -----
module mux_tree_size2_mem (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:1] mem_out;
   output [0:1] mem_outb;

   assign ccff_tail[0] = mem_out[1] ;

   dffr dffr_0_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.Q(mem_out[0]),
	.QN(mem_outb[0]));
   dffr dffr_1_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.Q(mem_out[1]),
	.QN(mem_outb[1]));
endmodule

// ----- END Verilog module for mux_tree_size2_mem -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for frac_lut6_dffr_mem -----
module frac_lut6_dffr_mem (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:64] mem_out;
   output [0:64] mem_outb;

   assign ccff_tail[0] = mem_out[64] ;

   dffr dffr_0_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.Q(mem_out[0]),
	.QN(mem_outb[0]));
   dffr dffr_1_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[0]),
	.Q(mem_out[1]),
	.QN(mem_outb[1]));
   dffr dffr_2_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[1]),
	.Q(mem_out[2]),
	.QN(mem_outb[2]));
   dffr dffr_3_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[2]),
	.Q(mem_out[3]),
	.QN(mem_outb[3]));
   dffr dffr_4_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[3]),
	.Q(mem_out[4]),
	.QN(mem_outb[4]));
   dffr dffr_5_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[4]),
	.Q(mem_out[5]),
	.QN(mem_outb[5]));
   dffr dffr_6_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[5]),
	.Q(mem_out[6]),
	.QN(mem_outb[6]));
   dffr dffr_7_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[6]),
	.Q(mem_out[7]),
	.QN(mem_outb[7]));
   dffr dffr_8_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[7]),
	.Q(mem_out[8]),
	.QN(mem_outb[8]));
   dffr dffr_9_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[8]),
	.Q(mem_out[9]),
	.QN(mem_outb[9]));
   dffr dffr_10_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[9]),
	.Q(mem_out[10]),
	.QN(mem_outb[10]));
   dffr dffr_11_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[10]),
	.Q(mem_out[11]),
	.QN(mem_outb[11]));
   dffr dffr_12_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[11]),
	.Q(mem_out[12]),
	.QN(mem_outb[12]));
   dffr dffr_13_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[12]),
	.Q(mem_out[13]),
	.QN(mem_outb[13]));
   dffr dffr_14_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[13]),
	.Q(mem_out[14]),
	.QN(mem_outb[14]));
   dffr dffr_15_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[14]),
	.Q(mem_out[15]),
	.QN(mem_outb[15]));
   dffr dffr_16_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[15]),
	.Q(mem_out[16]),
	.QN(mem_outb[16]));
   dffr dffr_17_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[16]),
	.Q(mem_out[17]),
	.QN(mem_outb[17]));
   dffr dffr_18_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[17]),
	.Q(mem_out[18]),
	.QN(mem_outb[18]));
   dffr dffr_19_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[18]),
	.Q(mem_out[19]),
	.QN(mem_outb[19]));
   dffr dffr_20_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[19]),
	.Q(mem_out[20]),
	.QN(mem_outb[20]));
   dffr dffr_21_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[20]),
	.Q(mem_out[21]),
	.QN(mem_outb[21]));
   dffr dffr_22_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[21]),
	.Q(mem_out[22]),
	.QN(mem_outb[22]));
   dffr dffr_23_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[22]),
	.Q(mem_out[23]),
	.QN(mem_outb[23]));
   dffr dffr_24_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[23]),
	.Q(mem_out[24]),
	.QN(mem_outb[24]));
   dffr dffr_25_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[24]),
	.Q(mem_out[25]),
	.QN(mem_outb[25]));
   dffr dffr_26_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[25]),
	.Q(mem_out[26]),
	.QN(mem_outb[26]));
   dffr dffr_27_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[26]),
	.Q(mem_out[27]),
	.QN(mem_outb[27]));
   dffr dffr_28_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[27]),
	.Q(mem_out[28]),
	.QN(mem_outb[28]));
   dffr dffr_29_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[28]),
	.Q(mem_out[29]),
	.QN(mem_outb[29]));
   dffr dffr_30_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[29]),
	.Q(mem_out[30]),
	.QN(mem_outb[30]));
   dffr dffr_31_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[30]),
	.Q(mem_out[31]),
	.QN(mem_outb[31]));
   dffr dffr_32_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[31]),
	.Q(mem_out[32]),
	.QN(mem_outb[32]));
   dffr dffr_33_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[32]),
	.Q(mem_out[33]),
	.QN(mem_outb[33]));
   dffr dffr_34_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[33]),
	.Q(mem_out[34]),
	.QN(mem_outb[34]));
   dffr dffr_35_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[34]),
	.Q(mem_out[35]),
	.QN(mem_outb[35]));
   dffr dffr_36_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[35]),
	.Q(mem_out[36]),
	.QN(mem_outb[36]));
   dffr dffr_37_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[36]),
	.Q(mem_out[37]),
	.QN(mem_outb[37]));
   dffr dffr_38_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[37]),
	.Q(mem_out[38]),
	.QN(mem_outb[38]));
   dffr dffr_39_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[38]),
	.Q(mem_out[39]),
	.QN(mem_outb[39]));
   dffr dffr_40_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[39]),
	.Q(mem_out[40]),
	.QN(mem_outb[40]));
   dffr dffr_41_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[40]),
	.Q(mem_out[41]),
	.QN(mem_outb[41]));
   dffr dffr_42_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[41]),
	.Q(mem_out[42]),
	.QN(mem_outb[42]));
   dffr dffr_43_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[42]),
	.Q(mem_out[43]),
	.QN(mem_outb[43]));
   dffr dffr_44_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[43]),
	.Q(mem_out[44]),
	.QN(mem_outb[44]));
   dffr dffr_45_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[44]),
	.Q(mem_out[45]),
	.QN(mem_outb[45]));
   dffr dffr_46_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[45]),
	.Q(mem_out[46]),
	.QN(mem_outb[46]));
   dffr dffr_47_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[46]),
	.Q(mem_out[47]),
	.QN(mem_outb[47]));
   dffr dffr_48_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[47]),
	.Q(mem_out[48]),
	.QN(mem_outb[48]));
   dffr dffr_49_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[48]),
	.Q(mem_out[49]),
	.QN(mem_outb[49]));
   dffr dffr_50_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[49]),
	.Q(mem_out[50]),
	.QN(mem_outb[50]));
   dffr dffr_51_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[50]),
	.Q(mem_out[51]),
	.QN(mem_outb[51]));
   dffr dffr_52_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[51]),
	.Q(mem_out[52]),
	.QN(mem_outb[52]));
   dffr dffr_53_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[52]),
	.Q(mem_out[53]),
	.QN(mem_outb[53]));
   dffr dffr_54_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[53]),
	.Q(mem_out[54]),
	.QN(mem_outb[54]));
   dffr dffr_55_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[54]),
	.Q(mem_out[55]),
	.QN(mem_outb[55]));
   dffr dffr_56_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[55]),
	.Q(mem_out[56]),
	.QN(mem_outb[56]));
   dffr dffr_57_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[56]),
	.Q(mem_out[57]),
	.QN(mem_outb[57]));
   dffr dffr_58_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[57]),
	.Q(mem_out[58]),
	.QN(mem_outb[58]));
   dffr dffr_59_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[58]),
	.Q(mem_out[59]),
	.QN(mem_outb[59]));
   dffr dffr_60_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[59]),
	.Q(mem_out[60]),
	.QN(mem_outb[60]));
   dffr dffr_61_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[60]),
	.Q(mem_out[61]),
	.QN(mem_outb[61]));
   dffr dffr_62_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[61]),
	.Q(mem_out[62]),
	.QN(mem_outb[62]));
   dffr dffr_63_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[62]),
	.Q(mem_out[63]),
	.QN(mem_outb[63]));
   dffr dffr_64_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(mem_out[63]),
	.Q(mem_out[64]),
	.QN(mem_outb[64]));
endmodule

// ----- END Verilog module for mux_tree_tapbuf_size12 -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_tapbuf_size5 -----
module mux_tree_tapbuf_size5 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:4] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] const1_0_const1;
   wire [0:0] sg13g2_inv_1_0_Y;
   wire [0:0] sg13g2_inv_1_1_Y;
   wire [0:0] sg13g2_inv_1_2_Y;
   wire [0:0] sg13g2_inv_1_3_Y;
   wire [0:0] sg13g2_inv_1_4_Y;
   wire [0:0] sg13g2_mux2_1_0_X;
   wire [0:0] sg13g2_mux2_1_1_X;
   wire [0:0] sg13g2_mux2_1_2_X;
   wire [0:0] sg13g2_mux2_1_3_X;
   wire [0:0] sg13g2_mux2_1_4_X;

   sg13g2_inv_1 sg13g2_inv_1_0_ (.Y(sg13g2_inv_1_0_Y[0]),
	.A(in[0]));
   sg13g2_inv_1 sg13g2_inv_1_1_ (.Y(sg13g2_inv_1_1_Y[0]),
	.A(in[1]));
   sg13g2_inv_1 sg13g2_inv_1_2_ (.Y(sg13g2_inv_1_2_Y[0]),
	.A(in[2]));
   sg13g2_inv_1 sg13g2_inv_1_3_ (.Y(sg13g2_inv_1_3_Y[0]),
	.A(in[3]));
   sg13g2_inv_1 sg13g2_inv_1_4_ (.Y(sg13g2_inv_1_4_Y[0]),
	.A(in[4]));
   const1 const1_0_ (.const1(const1_0_const1));
   sg13g2_inv_4 sg13g2_inv_4_0_ (.Y(out[0]),
	.A(sg13g2_mux2_1_4_X[0]));
   sg13g2_mux2_1 mux_l1_in_0_ (.X(sg13g2_mux2_1_0_X[0]),
	.A0(sg13g2_inv_1_1_Y[0]),
	.A1(sg13g2_inv_1_0_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_1_ (.X(sg13g2_mux2_1_1_X[0]),
	.A0(sg13g2_inv_1_3_Y[0]),
	.A1(sg13g2_inv_1_2_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l2_in_0_ (.X(sg13g2_mux2_1_2_X[0]),
	.A0(sg13g2_mux2_1_1_X[0]),
	.A1(sg13g2_mux2_1_0_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_1_ (.X(sg13g2_mux2_1_3_X[0]),
	.A0(const1_0_const1[0]),
	.A1(sg13g2_inv_1_4_Y[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l3_in_0_ (.X(sg13g2_mux2_1_4_X[0]),
	.A0(sg13g2_mux2_1_3_X[0]),
	.A1(sg13g2_mux2_1_2_X[0]),
	.S(sram[2]));
endmodule

// ----- END Verilog module for mux_tree_tapbuf_size5 -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_tapbuf_size6 -----
module mux_tree_tapbuf_size6 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:5] in;
   input [0:2] sram;
   input [0:2] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] const1_0_const1;
   wire [0:0] sg13g2_inv_1_0_Y;
   wire [0:0] sg13g2_inv_1_1_Y;
   wire [0:0] sg13g2_inv_1_2_Y;
   wire [0:0] sg13g2_inv_1_3_Y;
   wire [0:0] sg13g2_inv_1_4_Y;
   wire [0:0] sg13g2_inv_1_5_Y;
   wire [0:0] sg13g2_mux2_1_0_X;
   wire [0:0] sg13g2_mux2_1_1_X;
   wire [0:0] sg13g2_mux2_1_2_X;
   wire [0:0] sg13g2_mux2_1_3_X;
   wire [0:0] sg13g2_mux2_1_4_X;
   wire [0:0] sg13g2_mux2_1_5_X;

   sg13g2_inv_1 sg13g2_inv_1_0_ (.Y(sg13g2_inv_1_0_Y[0]),
	.A(in[0]));
   sg13g2_inv_1 sg13g2_inv_1_1_ (.Y(sg13g2_inv_1_1_Y[0]),
	.A(in[1]));
   sg13g2_inv_1 sg13g2_inv_1_2_ (.Y(sg13g2_inv_1_2_Y[0]),
	.A(in[2]));
   sg13g2_inv_1 sg13g2_inv_1_3_ (.Y(sg13g2_inv_1_3_Y[0]),
	.A(in[3]));
   sg13g2_inv_1 sg13g2_inv_1_4_ (.Y(sg13g2_inv_1_4_Y[0]),
	.A(in[4]));
   sg13g2_inv_1 sg13g2_inv_1_5_ (.Y(sg13g2_inv_1_5_Y[0]),
	.A(in[5]));
   const1 const1_0_ (.const1(const1_0_const1));
   sg13g2_inv_4 sg13g2_inv_4_0_ (.Y(out[0]),
	.A(sg13g2_mux2_1_5_X[0]));
   sg13g2_mux2_1 mux_l1_in_0_ (.X(sg13g2_mux2_1_0_X[0]),
	.A0(sg13g2_inv_1_1_Y[0]),
	.A1(sg13g2_inv_1_0_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_1_ (.X(sg13g2_mux2_1_1_X[0]),
	.A0(sg13g2_inv_1_3_Y[0]),
	.A1(sg13g2_inv_1_2_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_2_ (.X(sg13g2_mux2_1_2_X[0]),
	.A0(sg13g2_inv_1_5_Y[0]),
	.A1(sg13g2_inv_1_4_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l2_in_0_ (.X(sg13g2_mux2_1_3_X[0]),
	.A0(sg13g2_mux2_1_1_X[0]),
	.A1(sg13g2_mux2_1_0_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_1_ (.X(sg13g2_mux2_1_4_X[0]),
	.A0(const1_0_const1[0]),
	.A1(sg13g2_mux2_1_2_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l3_in_0_ (.X(sg13g2_mux2_1_5_X[0]),
	.A0(sg13g2_mux2_1_4_X[0]),
	.A1(sg13g2_mux2_1_3_X[0]),
	.S(sram[2]));
endmodule

// ----- END Verilog module for mux_tree_tapbuf_size6 -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_size60 -----
module mux_tree_size60 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:59] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] const1_0_const1;
   wire [0:0] sg13g2_inv_1_0_Y;
   wire [0:0] sg13g2_inv_1_10_Y;
   wire [0:0] sg13g2_inv_1_11_Y;
   wire [0:0] sg13g2_inv_1_12_Y;
   wire [0:0] sg13g2_inv_1_13_Y;
   wire [0:0] sg13g2_inv_1_14_Y;
   wire [0:0] sg13g2_inv_1_15_Y;
   wire [0:0] sg13g2_inv_1_16_Y;
   wire [0:0] sg13g2_inv_1_17_Y;
   wire [0:0] sg13g2_inv_1_18_Y;
   wire [0:0] sg13g2_inv_1_19_Y;
   wire [0:0] sg13g2_inv_1_1_Y;
   wire [0:0] sg13g2_inv_1_20_Y;
   wire [0:0] sg13g2_inv_1_21_Y;
   wire [0:0] sg13g2_inv_1_22_Y;
   wire [0:0] sg13g2_inv_1_23_Y;
   wire [0:0] sg13g2_inv_1_24_Y;
   wire [0:0] sg13g2_inv_1_25_Y;
   wire [0:0] sg13g2_inv_1_26_Y;
   wire [0:0] sg13g2_inv_1_27_Y;
   wire [0:0] sg13g2_inv_1_28_Y;
   wire [0:0] sg13g2_inv_1_29_Y;
   wire [0:0] sg13g2_inv_1_2_Y;
   wire [0:0] sg13g2_inv_1_30_Y;
   wire [0:0] sg13g2_inv_1_31_Y;
   wire [0:0] sg13g2_inv_1_32_Y;
   wire [0:0] sg13g2_inv_1_33_Y;
   wire [0:0] sg13g2_inv_1_34_Y;
   wire [0:0] sg13g2_inv_1_35_Y;
   wire [0:0] sg13g2_inv_1_36_Y;
   wire [0:0] sg13g2_inv_1_37_Y;
   wire [0:0] sg13g2_inv_1_38_Y;
   wire [0:0] sg13g2_inv_1_39_Y;
   wire [0:0] sg13g2_inv_1_3_Y;
   wire [0:0] sg13g2_inv_1_40_Y;
   wire [0:0] sg13g2_inv_1_41_Y;
   wire [0:0] sg13g2_inv_1_42_Y;
   wire [0:0] sg13g2_inv_1_43_Y;
   wire [0:0] sg13g2_inv_1_44_Y;
   wire [0:0] sg13g2_inv_1_45_Y;
   wire [0:0] sg13g2_inv_1_46_Y;
   wire [0:0] sg13g2_inv_1_47_Y;
   wire [0:0] sg13g2_inv_1_48_Y;
   wire [0:0] sg13g2_inv_1_49_Y;
   wire [0:0] sg13g2_inv_1_4_Y;
   wire [0:0] sg13g2_inv_1_50_Y;
   wire [0:0] sg13g2_inv_1_51_Y;
   wire [0:0] sg13g2_inv_1_52_Y;
   wire [0:0] sg13g2_inv_1_53_Y;
   wire [0:0] sg13g2_inv_1_54_Y;
   wire [0:0] sg13g2_inv_1_55_Y;
   wire [0:0] sg13g2_inv_1_56_Y;
   wire [0:0] sg13g2_inv_1_57_Y;
   wire [0:0] sg13g2_inv_1_58_Y;
   wire [0:0] sg13g2_inv_1_59_Y;
   wire [0:0] sg13g2_inv_1_5_Y;
   wire [0:0] sg13g2_inv_1_6_Y;
   wire [0:0] sg13g2_inv_1_7_Y;
   wire [0:0] sg13g2_inv_1_8_Y;
   wire [0:0] sg13g2_inv_1_9_Y;
   wire [0:0] sg13g2_mux2_1_0_X;
   wire [0:0] sg13g2_mux2_1_10_X;
   wire [0:0] sg13g2_mux2_1_11_X;
   wire [0:0] sg13g2_mux2_1_12_X;
   wire [0:0] sg13g2_mux2_1_13_X;
   wire [0:0] sg13g2_mux2_1_14_X;
   wire [0:0] sg13g2_mux2_1_15_X;
   wire [0:0] sg13g2_mux2_1_16_X;
   wire [0:0] sg13g2_mux2_1_17_X;
   wire [0:0] sg13g2_mux2_1_18_X;
   wire [0:0] sg13g2_mux2_1_19_X;
   wire [0:0] sg13g2_mux2_1_1_X;
   wire [0:0] sg13g2_mux2_1_20_X;
   wire [0:0] sg13g2_mux2_1_21_X;
   wire [0:0] sg13g2_mux2_1_22_X;
   wire [0:0] sg13g2_mux2_1_23_X;
   wire [0:0] sg13g2_mux2_1_24_X;
   wire [0:0] sg13g2_mux2_1_25_X;
   wire [0:0] sg13g2_mux2_1_26_X;
   wire [0:0] sg13g2_mux2_1_27_X;
   wire [0:0] sg13g2_mux2_1_28_X;
   wire [0:0] sg13g2_mux2_1_29_X;
   wire [0:0] sg13g2_mux2_1_2_X;
   wire [0:0] sg13g2_mux2_1_30_X;
   wire [0:0] sg13g2_mux2_1_31_X;
   wire [0:0] sg13g2_mux2_1_32_X;
   wire [0:0] sg13g2_mux2_1_33_X;
   wire [0:0] sg13g2_mux2_1_34_X;
   wire [0:0] sg13g2_mux2_1_35_X;
   wire [0:0] sg13g2_mux2_1_36_X;
   wire [0:0] sg13g2_mux2_1_37_X;
   wire [0:0] sg13g2_mux2_1_38_X;
   wire [0:0] sg13g2_mux2_1_39_X;
   wire [0:0] sg13g2_mux2_1_3_X;
   wire [0:0] sg13g2_mux2_1_40_X;
   wire [0:0] sg13g2_mux2_1_41_X;
   wire [0:0] sg13g2_mux2_1_42_X;
   wire [0:0] sg13g2_mux2_1_43_X;
   wire [0:0] sg13g2_mux2_1_44_X;
   wire [0:0] sg13g2_mux2_1_45_X;
   wire [0:0] sg13g2_mux2_1_46_X;
   wire [0:0] sg13g2_mux2_1_47_X;
   wire [0:0] sg13g2_mux2_1_48_X;
   wire [0:0] sg13g2_mux2_1_49_X;
   wire [0:0] sg13g2_mux2_1_4_X;
   wire [0:0] sg13g2_mux2_1_50_X;
   wire [0:0] sg13g2_mux2_1_51_X;
   wire [0:0] sg13g2_mux2_1_52_X;
   wire [0:0] sg13g2_mux2_1_53_X;
   wire [0:0] sg13g2_mux2_1_54_X;
   wire [0:0] sg13g2_mux2_1_55_X;
   wire [0:0] sg13g2_mux2_1_56_X;
   wire [0:0] sg13g2_mux2_1_57_X;
   wire [0:0] sg13g2_mux2_1_58_X;
   wire [0:0] sg13g2_mux2_1_59_X;
   wire [0:0] sg13g2_mux2_1_5_X;
   wire [0:0] sg13g2_mux2_1_6_X;
   wire [0:0] sg13g2_mux2_1_7_X;
   wire [0:0] sg13g2_mux2_1_8_X;
   wire [0:0] sg13g2_mux2_1_9_X;

   sg13g2_inv_1 sg13g2_inv_1_0_ (.Y(sg13g2_inv_1_0_Y[0]),
	.A(in[0]));
   sg13g2_inv_1 sg13g2_inv_1_1_ (.Y(sg13g2_inv_1_1_Y[0]),
	.A(in[1]));
   sg13g2_inv_1 sg13g2_inv_1_2_ (.Y(sg13g2_inv_1_2_Y[0]),
	.A(in[2]));
   sg13g2_inv_1 sg13g2_inv_1_3_ (.Y(sg13g2_inv_1_3_Y[0]),
	.A(in[3]));
   sg13g2_inv_1 sg13g2_inv_1_4_ (.Y(sg13g2_inv_1_4_Y[0]),
	.A(in[4]));
   sg13g2_inv_1 sg13g2_inv_1_5_ (.Y(sg13g2_inv_1_5_Y[0]),
	.A(in[5]));
   sg13g2_inv_1 sg13g2_inv_1_6_ (.Y(sg13g2_inv_1_6_Y[0]),
	.A(in[6]));
   sg13g2_inv_1 sg13g2_inv_1_7_ (.Y(sg13g2_inv_1_7_Y[0]),
	.A(in[7]));
   sg13g2_inv_1 sg13g2_inv_1_8_ (.Y(sg13g2_inv_1_8_Y[0]),
	.A(in[8]));
   sg13g2_inv_1 sg13g2_inv_1_9_ (.Y(sg13g2_inv_1_9_Y[0]),
	.A(in[9]));
   sg13g2_inv_1 sg13g2_inv_1_10_ (.Y(sg13g2_inv_1_10_Y[0]),
	.A(in[10]));
   sg13g2_inv_1 sg13g2_inv_1_11_ (.Y(sg13g2_inv_1_11_Y[0]),
	.A(in[11]));
   sg13g2_inv_1 sg13g2_inv_1_12_ (.Y(sg13g2_inv_1_12_Y[0]),
	.A(in[12]));
   sg13g2_inv_1 sg13g2_inv_1_13_ (.Y(sg13g2_inv_1_13_Y[0]),
	.A(in[13]));
   sg13g2_inv_1 sg13g2_inv_1_14_ (.Y(sg13g2_inv_1_14_Y[0]),
	.A(in[14]));
   sg13g2_inv_1 sg13g2_inv_1_15_ (.Y(sg13g2_inv_1_15_Y[0]),
	.A(in[15]));
   sg13g2_inv_1 sg13g2_inv_1_16_ (.Y(sg13g2_inv_1_16_Y[0]),
	.A(in[16]));
   sg13g2_inv_1 sg13g2_inv_1_17_ (.Y(sg13g2_inv_1_17_Y[0]),
	.A(in[17]));
   sg13g2_inv_1 sg13g2_inv_1_18_ (.Y(sg13g2_inv_1_18_Y[0]),
	.A(in[18]));
   sg13g2_inv_1 sg13g2_inv_1_19_ (.Y(sg13g2_inv_1_19_Y[0]),
	.A(in[19]));
   sg13g2_inv_1 sg13g2_inv_1_20_ (.Y(sg13g2_inv_1_20_Y[0]),
	.A(in[20]));
   sg13g2_inv_1 sg13g2_inv_1_21_ (.Y(sg13g2_inv_1_21_Y[0]),
	.A(in[21]));
   sg13g2_inv_1 sg13g2_inv_1_22_ (.Y(sg13g2_inv_1_22_Y[0]),
	.A(in[22]));
   sg13g2_inv_1 sg13g2_inv_1_23_ (.Y(sg13g2_inv_1_23_Y[0]),
	.A(in[23]));
   sg13g2_inv_1 sg13g2_inv_1_24_ (.Y(sg13g2_inv_1_24_Y[0]),
	.A(in[24]));
   sg13g2_inv_1 sg13g2_inv_1_25_ (.Y(sg13g2_inv_1_25_Y[0]),
	.A(in[25]));
   sg13g2_inv_1 sg13g2_inv_1_26_ (.Y(sg13g2_inv_1_26_Y[0]),
	.A(in[26]));
   sg13g2_inv_1 sg13g2_inv_1_27_ (.Y(sg13g2_inv_1_27_Y[0]),
	.A(in[27]));
   sg13g2_inv_1 sg13g2_inv_1_28_ (.Y(sg13g2_inv_1_28_Y[0]),
	.A(in[28]));
   sg13g2_inv_1 sg13g2_inv_1_29_ (.Y(sg13g2_inv_1_29_Y[0]),
	.A(in[29]));
   sg13g2_inv_1 sg13g2_inv_1_30_ (.Y(sg13g2_inv_1_30_Y[0]),
	.A(in[30]));
   sg13g2_inv_1 sg13g2_inv_1_31_ (.Y(sg13g2_inv_1_31_Y[0]),
	.A(in[31]));
   sg13g2_inv_1 sg13g2_inv_1_32_ (.Y(sg13g2_inv_1_32_Y[0]),
	.A(in[32]));
   sg13g2_inv_1 sg13g2_inv_1_33_ (.Y(sg13g2_inv_1_33_Y[0]),
	.A(in[33]));
   sg13g2_inv_1 sg13g2_inv_1_34_ (.Y(sg13g2_inv_1_34_Y[0]),
	.A(in[34]));
   sg13g2_inv_1 sg13g2_inv_1_35_ (.Y(sg13g2_inv_1_35_Y[0]),
	.A(in[35]));
   sg13g2_inv_1 sg13g2_inv_1_36_ (.Y(sg13g2_inv_1_36_Y[0]),
	.A(in[36]));
   sg13g2_inv_1 sg13g2_inv_1_37_ (.Y(sg13g2_inv_1_37_Y[0]),
	.A(in[37]));
   sg13g2_inv_1 sg13g2_inv_1_38_ (.Y(sg13g2_inv_1_38_Y[0]),
	.A(in[38]));
   sg13g2_inv_1 sg13g2_inv_1_39_ (.Y(sg13g2_inv_1_39_Y[0]),
	.A(in[39]));
   sg13g2_inv_1 sg13g2_inv_1_40_ (.Y(sg13g2_inv_1_40_Y[0]),
	.A(in[40]));
   sg13g2_inv_1 sg13g2_inv_1_41_ (.Y(sg13g2_inv_1_41_Y[0]),
	.A(in[41]));
   sg13g2_inv_1 sg13g2_inv_1_42_ (.Y(sg13g2_inv_1_42_Y[0]),
	.A(in[42]));
   sg13g2_inv_1 sg13g2_inv_1_43_ (.Y(sg13g2_inv_1_43_Y[0]),
	.A(in[43]));
   sg13g2_inv_1 sg13g2_inv_1_44_ (.Y(sg13g2_inv_1_44_Y[0]),
	.A(in[44]));
   sg13g2_inv_1 sg13g2_inv_1_45_ (.Y(sg13g2_inv_1_45_Y[0]),
	.A(in[45]));
   sg13g2_inv_1 sg13g2_inv_1_46_ (.Y(sg13g2_inv_1_46_Y[0]),
	.A(in[46]));
   sg13g2_inv_1 sg13g2_inv_1_47_ (.Y(sg13g2_inv_1_47_Y[0]),
	.A(in[47]));
   sg13g2_inv_1 sg13g2_inv_1_48_ (.Y(sg13g2_inv_1_48_Y[0]),
	.A(in[48]));
   sg13g2_inv_1 sg13g2_inv_1_49_ (.Y(sg13g2_inv_1_49_Y[0]),
	.A(in[49]));
   sg13g2_inv_1 sg13g2_inv_1_50_ (.Y(sg13g2_inv_1_50_Y[0]),
	.A(in[50]));
   sg13g2_inv_1 sg13g2_inv_1_51_ (.Y(sg13g2_inv_1_51_Y[0]),
	.A(in[51]));
   sg13g2_inv_1 sg13g2_inv_1_52_ (.Y(sg13g2_inv_1_52_Y[0]),
	.A(in[52]));
   sg13g2_inv_1 sg13g2_inv_1_53_ (.Y(sg13g2_inv_1_53_Y[0]),
	.A(in[53]));
   sg13g2_inv_1 sg13g2_inv_1_54_ (.Y(sg13g2_inv_1_54_Y[0]),
	.A(in[54]));
   sg13g2_inv_1 sg13g2_inv_1_55_ (.Y(sg13g2_inv_1_55_Y[0]),
	.A(in[55]));
   sg13g2_inv_1 sg13g2_inv_1_56_ (.Y(sg13g2_inv_1_56_Y[0]),
	.A(in[56]));
   sg13g2_inv_1 sg13g2_inv_1_57_ (.Y(sg13g2_inv_1_57_Y[0]),
	.A(in[57]));
   sg13g2_inv_1 sg13g2_inv_1_58_ (.Y(sg13g2_inv_1_58_Y[0]),
	.A(in[58]));
   sg13g2_inv_1 sg13g2_inv_1_59_ (.Y(sg13g2_inv_1_59_Y[0]),
	.A(in[59]));
   sg13g2_inv_1 sg13g2_inv_1_60_ (.Y(out[0]),
	.A(sg13g2_mux2_1_59_X[0]));
   const1 const1_0_ (.const1(const1_0_const1));
   sg13g2_mux2_1 mux_l1_in_0_ (.X(sg13g2_mux2_1_0_X[0]),
	.A0(sg13g2_inv_1_1_Y[0]),
	.A1(sg13g2_inv_1_0_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_1_ (.X(sg13g2_mux2_1_1_X[0]),
	.A0(sg13g2_inv_1_3_Y[0]),
	.A1(sg13g2_inv_1_2_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_2_ (.X(sg13g2_mux2_1_2_X[0]),
	.A0(sg13g2_inv_1_5_Y[0]),
	.A1(sg13g2_inv_1_4_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_3_ (.X(sg13g2_mux2_1_3_X[0]),
	.A0(sg13g2_inv_1_7_Y[0]),
	.A1(sg13g2_inv_1_6_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_4_ (.X(sg13g2_mux2_1_4_X[0]),
	.A0(sg13g2_inv_1_9_Y[0]),
	.A1(sg13g2_inv_1_8_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_5_ (.X(sg13g2_mux2_1_5_X[0]),
	.A0(sg13g2_inv_1_11_Y[0]),
	.A1(sg13g2_inv_1_10_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_6_ (.X(sg13g2_mux2_1_6_X[0]),
	.A0(sg13g2_inv_1_13_Y[0]),
	.A1(sg13g2_inv_1_12_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_7_ (.X(sg13g2_mux2_1_7_X[0]),
	.A0(sg13g2_inv_1_15_Y[0]),
	.A1(sg13g2_inv_1_14_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_8_ (.X(sg13g2_mux2_1_8_X[0]),
	.A0(sg13g2_inv_1_17_Y[0]),
	.A1(sg13g2_inv_1_16_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_9_ (.X(sg13g2_mux2_1_9_X[0]),
	.A0(sg13g2_inv_1_19_Y[0]),
	.A1(sg13g2_inv_1_18_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_10_ (.X(sg13g2_mux2_1_10_X[0]),
	.A0(sg13g2_inv_1_21_Y[0]),
	.A1(sg13g2_inv_1_20_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_11_ (.X(sg13g2_mux2_1_11_X[0]),
	.A0(sg13g2_inv_1_23_Y[0]),
	.A1(sg13g2_inv_1_22_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_12_ (.X(sg13g2_mux2_1_12_X[0]),
	.A0(sg13g2_inv_1_25_Y[0]),
	.A1(sg13g2_inv_1_24_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_13_ (.X(sg13g2_mux2_1_13_X[0]),
	.A0(sg13g2_inv_1_27_Y[0]),
	.A1(sg13g2_inv_1_26_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_14_ (.X(sg13g2_mux2_1_14_X[0]),
	.A0(sg13g2_inv_1_29_Y[0]),
	.A1(sg13g2_inv_1_28_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_15_ (.X(sg13g2_mux2_1_15_X[0]),
	.A0(sg13g2_inv_1_31_Y[0]),
	.A1(sg13g2_inv_1_30_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_16_ (.X(sg13g2_mux2_1_16_X[0]),
	.A0(sg13g2_inv_1_33_Y[0]),
	.A1(sg13g2_inv_1_32_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_17_ (.X(sg13g2_mux2_1_17_X[0]),
	.A0(sg13g2_inv_1_35_Y[0]),
	.A1(sg13g2_inv_1_34_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_18_ (.X(sg13g2_mux2_1_18_X[0]),
	.A0(sg13g2_inv_1_37_Y[0]),
	.A1(sg13g2_inv_1_36_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_19_ (.X(sg13g2_mux2_1_19_X[0]),
	.A0(sg13g2_inv_1_39_Y[0]),
	.A1(sg13g2_inv_1_38_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_20_ (.X(sg13g2_mux2_1_20_X[0]),
	.A0(sg13g2_inv_1_41_Y[0]),
	.A1(sg13g2_inv_1_40_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_21_ (.X(sg13g2_mux2_1_21_X[0]),
	.A0(sg13g2_inv_1_43_Y[0]),
	.A1(sg13g2_inv_1_42_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_22_ (.X(sg13g2_mux2_1_22_X[0]),
	.A0(sg13g2_inv_1_45_Y[0]),
	.A1(sg13g2_inv_1_44_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_23_ (.X(sg13g2_mux2_1_23_X[0]),
	.A0(sg13g2_inv_1_47_Y[0]),
	.A1(sg13g2_inv_1_46_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_24_ (.X(sg13g2_mux2_1_24_X[0]),
	.A0(sg13g2_inv_1_49_Y[0]),
	.A1(sg13g2_inv_1_48_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_25_ (.X(sg13g2_mux2_1_25_X[0]),
	.A0(sg13g2_inv_1_51_Y[0]),
	.A1(sg13g2_inv_1_50_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_26_ (.X(sg13g2_mux2_1_26_X[0]),
	.A0(sg13g2_inv_1_53_Y[0]),
	.A1(sg13g2_inv_1_52_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_27_ (.X(sg13g2_mux2_1_27_X[0]),
	.A0(sg13g2_inv_1_55_Y[0]),
	.A1(sg13g2_inv_1_54_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_28_ (.X(sg13g2_mux2_1_28_X[0]),
	.A0(sg13g2_inv_1_57_Y[0]),
	.A1(sg13g2_inv_1_56_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l2_in_0_ (.X(sg13g2_mux2_1_29_X[0]),
	.A0(sg13g2_mux2_1_1_X[0]),
	.A1(sg13g2_mux2_1_0_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_1_ (.X(sg13g2_mux2_1_30_X[0]),
	.A0(sg13g2_mux2_1_3_X[0]),
	.A1(sg13g2_mux2_1_2_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_2_ (.X(sg13g2_mux2_1_31_X[0]),
	.A0(sg13g2_mux2_1_5_X[0]),
	.A1(sg13g2_mux2_1_4_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_3_ (.X(sg13g2_mux2_1_32_X[0]),
	.A0(sg13g2_mux2_1_7_X[0]),
	.A1(sg13g2_mux2_1_6_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_4_ (.X(sg13g2_mux2_1_33_X[0]),
	.A0(sg13g2_mux2_1_9_X[0]),
	.A1(sg13g2_mux2_1_8_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_5_ (.X(sg13g2_mux2_1_34_X[0]),
	.A0(sg13g2_mux2_1_11_X[0]),
	.A1(sg13g2_mux2_1_10_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_6_ (.X(sg13g2_mux2_1_35_X[0]),
	.A0(sg13g2_mux2_1_13_X[0]),
	.A1(sg13g2_mux2_1_12_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_7_ (.X(sg13g2_mux2_1_36_X[0]),
	.A0(sg13g2_mux2_1_15_X[0]),
	.A1(sg13g2_mux2_1_14_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_8_ (.X(sg13g2_mux2_1_37_X[0]),
	.A0(sg13g2_mux2_1_17_X[0]),
	.A1(sg13g2_mux2_1_16_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_9_ (.X(sg13g2_mux2_1_38_X[0]),
	.A0(sg13g2_mux2_1_19_X[0]),
	.A1(sg13g2_mux2_1_18_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_10_ (.X(sg13g2_mux2_1_39_X[0]),
	.A0(sg13g2_mux2_1_21_X[0]),
	.A1(sg13g2_mux2_1_20_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_11_ (.X(sg13g2_mux2_1_40_X[0]),
	.A0(sg13g2_mux2_1_23_X[0]),
	.A1(sg13g2_mux2_1_22_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_12_ (.X(sg13g2_mux2_1_41_X[0]),
	.A0(sg13g2_mux2_1_25_X[0]),
	.A1(sg13g2_mux2_1_24_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_13_ (.X(sg13g2_mux2_1_42_X[0]),
	.A0(sg13g2_mux2_1_27_X[0]),
	.A1(sg13g2_mux2_1_26_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_14_ (.X(sg13g2_mux2_1_43_X[0]),
	.A0(sg13g2_inv_1_58_Y[0]),
	.A1(sg13g2_mux2_1_28_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_15_ (.X(sg13g2_mux2_1_44_X[0]),
	.A0(const1_0_const1[0]),
	.A1(sg13g2_inv_1_59_Y[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l3_in_0_ (.X(sg13g2_mux2_1_45_X[0]),
	.A0(sg13g2_mux2_1_30_X[0]),
	.A1(sg13g2_mux2_1_29_X[0]),
	.S(sram[2]));
   sg13g2_mux2_1 mux_l3_in_1_ (.X(sg13g2_mux2_1_46_X[0]),
	.A0(sg13g2_mux2_1_32_X[0]),
	.A1(sg13g2_mux2_1_31_X[0]),
	.S(sram[2]));
   sg13g2_mux2_1 mux_l3_in_2_ (.X(sg13g2_mux2_1_47_X[0]),
	.A0(sg13g2_mux2_1_34_X[0]),
	.A1(sg13g2_mux2_1_33_X[0]),
	.S(sram[2]));
   sg13g2_mux2_1 mux_l3_in_3_ (.X(sg13g2_mux2_1_48_X[0]),
	.A0(sg13g2_mux2_1_36_X[0]),
	.A1(sg13g2_mux2_1_35_X[0]),
	.S(sram[2]));
   sg13g2_mux2_1 mux_l3_in_4_ (.X(sg13g2_mux2_1_49_X[0]),
	.A0(sg13g2_mux2_1_38_X[0]),
	.A1(sg13g2_mux2_1_37_X[0]),
	.S(sram[2]));
   sg13g2_mux2_1 mux_l3_in_5_ (.X(sg13g2_mux2_1_50_X[0]),
	.A0(sg13g2_mux2_1_40_X[0]),
	.A1(sg13g2_mux2_1_39_X[0]),
	.S(sram[2]));
   sg13g2_mux2_1 mux_l3_in_6_ (.X(sg13g2_mux2_1_51_X[0]),
	.A0(sg13g2_mux2_1_42_X[0]),
	.A1(sg13g2_mux2_1_41_X[0]),
	.S(sram[2]));
   sg13g2_mux2_1 mux_l3_in_7_ (.X(sg13g2_mux2_1_52_X[0]),
	.A0(sg13g2_mux2_1_44_X[0]),
	.A1(sg13g2_mux2_1_43_X[0]),
	.S(sram[2]));
   sg13g2_mux2_1 mux_l4_in_0_ (.X(sg13g2_mux2_1_53_X[0]),
	.A0(sg13g2_mux2_1_46_X[0]),
	.A1(sg13g2_mux2_1_45_X[0]),
	.S(sram[3]));
   sg13g2_mux2_1 mux_l4_in_1_ (.X(sg13g2_mux2_1_54_X[0]),
	.A0(sg13g2_mux2_1_48_X[0]),
	.A1(sg13g2_mux2_1_47_X[0]),
	.S(sram[3]));
   sg13g2_mux2_1 mux_l4_in_2_ (.X(sg13g2_mux2_1_55_X[0]),
	.A0(sg13g2_mux2_1_50_X[0]),
	.A1(sg13g2_mux2_1_49_X[0]),
	.S(sram[3]));
   sg13g2_mux2_1 mux_l4_in_3_ (.X(sg13g2_mux2_1_56_X[0]),
	.A0(sg13g2_mux2_1_52_X[0]),
	.A1(sg13g2_mux2_1_51_X[0]),
	.S(sram[3]));
   sg13g2_mux2_1 mux_l5_in_0_ (.X(sg13g2_mux2_1_57_X[0]),
	.A0(sg13g2_mux2_1_54_X[0]),
	.A1(sg13g2_mux2_1_53_X[0]),
	.S(sram[4]));
   sg13g2_mux2_1 mux_l5_in_1_ (.X(sg13g2_mux2_1_58_X[0]),
	.A0(sg13g2_mux2_1_56_X[0]),
	.A1(sg13g2_mux2_1_55_X[0]),
	.S(sram[4]));
   sg13g2_mux2_1 mux_l6_in_0_ (.X(sg13g2_mux2_1_59_X[0]),
	.A0(sg13g2_mux2_1_58_X[0]),
	.A1(sg13g2_mux2_1_57_X[0]),
	.S(sram[5]));
endmodule

// ----- END Verilog module for frac_lut6_dffr_mem -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for GPIO_dffr_mem -----
module GPIO_dffr_mem (
	pReset, 
	prog_clk, 
	ccff_head, 
	ccff_tail, 
	mem_out, 
	mem_outb);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;
   output [0:0] mem_out;
   output [0:0] mem_outb;

   assign ccff_tail[0] = mem_out[0] ;

   dffr dffr_0_ (.RST(pReset[0]),
	.CK(prog_clk[0]),
	.D(ccff_head[0]),
	.Q(mem_out[0]),
	.QN(mem_outb[0]));
endmodule

// ----- END Verilog module for mux_tree_size60 -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for mux_tree_size2 -----
module mux_tree_size2 (
	in, 
	sram, 
	sram_inv, 
	out);
   input [0:1] in;
   input [0:1] sram;
   input [0:1] sram_inv;
   output [0:0] out;

   // Internal wires
   wire [0:0] const1_0_const1;
   wire [0:0] sg13g2_inv_1_0_Y;
   wire [0:0] sg13g2_inv_1_1_Y;
   wire [0:0] sg13g2_mux2_1_0_X;
   wire [0:0] sg13g2_mux2_1_1_X;

   sg13g2_inv_1 sg13g2_inv_1_0_ (.Y(sg13g2_inv_1_0_Y[0]),
	.A(in[0]));
   sg13g2_inv_1 sg13g2_inv_1_1_ (.Y(sg13g2_inv_1_1_Y[0]),
	.A(in[1]));
   sg13g2_inv_1 sg13g2_inv_1_2_ (.Y(out[0]),
	.A(sg13g2_mux2_1_1_X[0]));
   const1 const1_0_ (.const1(const1_0_const1));
   sg13g2_mux2_1 mux_l1_in_0_ (.X(sg13g2_mux2_1_0_X[0]),
	.A0(sg13g2_inv_1_1_Y[0]),
	.A1(sg13g2_inv_1_0_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l2_in_0_ (.X(sg13g2_mux2_1_1_X[0]),
	.A0(const1_0_const1[0]),
	.A1(sg13g2_mux2_1_0_X[0]),
	.S(sram[1]));
endmodule

// ----- END Verilog module for mux_tree_size2 -----
//----- Default net type -----
// `default_nettype wire
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for frac_lut6_mux -----
module frac_lut6_mux (
	in, 
	sram, 
	sram_inv, 
	lut5_out, 
	lut6_out);
   input [0:63] in;
   input [0:5] sram;
   input [0:5] sram_inv;
   output [0:1] lut5_out;
   output [0:0] lut6_out;

   // Internal wires
   wire [0:0] sg13g2_buf_4_0_X;
   wire [0:0] sg13g2_buf_4_10_X;
   wire [0:0] sg13g2_buf_4_11_X;
   wire [0:0] sg13g2_buf_4_12_X;
   wire [0:0] sg13g2_buf_4_13_X;
   wire [0:0] sg13g2_buf_4_14_X;
   wire [0:0] sg13g2_buf_4_15_X;
   wire [0:0] sg13g2_buf_4_16_X;
   wire [0:0] sg13g2_buf_4_17_X;
   wire [0:0] sg13g2_buf_4_18_X;
   wire [0:0] sg13g2_buf_4_19_X;
   wire [0:0] sg13g2_buf_4_1_X;
   wire [0:0] sg13g2_buf_4_2_X;
   wire [0:0] sg13g2_buf_4_3_X;
   wire [0:0] sg13g2_buf_4_4_X;
   wire [0:0] sg13g2_buf_4_5_X;
   wire [0:0] sg13g2_buf_4_6_X;
   wire [0:0] sg13g2_buf_4_7_X;
   wire [0:0] sg13g2_buf_4_8_X;
   wire [0:0] sg13g2_buf_4_9_X;
   wire [0:0] sg13g2_inv_1_0_Y;
   wire [0:0] sg13g2_inv_1_10_Y;
   wire [0:0] sg13g2_inv_1_11_Y;
   wire [0:0] sg13g2_inv_1_12_Y;
   wire [0:0] sg13g2_inv_1_13_Y;
   wire [0:0] sg13g2_inv_1_14_Y;
   wire [0:0] sg13g2_inv_1_15_Y;
   wire [0:0] sg13g2_inv_1_16_Y;
   wire [0:0] sg13g2_inv_1_17_Y;
   wire [0:0] sg13g2_inv_1_18_Y;
   wire [0:0] sg13g2_inv_1_19_Y;
   wire [0:0] sg13g2_inv_1_1_Y;
   wire [0:0] sg13g2_inv_1_20_Y;
   wire [0:0] sg13g2_inv_1_21_Y;
   wire [0:0] sg13g2_inv_1_22_Y;
   wire [0:0] sg13g2_inv_1_23_Y;
   wire [0:0] sg13g2_inv_1_24_Y;
   wire [0:0] sg13g2_inv_1_25_Y;
   wire [0:0] sg13g2_inv_1_26_Y;
   wire [0:0] sg13g2_inv_1_27_Y;
   wire [0:0] sg13g2_inv_1_28_Y;
   wire [0:0] sg13g2_inv_1_29_Y;
   wire [0:0] sg13g2_inv_1_2_Y;
   wire [0:0] sg13g2_inv_1_30_Y;
   wire [0:0] sg13g2_inv_1_31_Y;
   wire [0:0] sg13g2_inv_1_32_Y;
   wire [0:0] sg13g2_inv_1_33_Y;
   wire [0:0] sg13g2_inv_1_34_Y;
   wire [0:0] sg13g2_inv_1_35_Y;
   wire [0:0] sg13g2_inv_1_36_Y;
   wire [0:0] sg13g2_inv_1_37_Y;
   wire [0:0] sg13g2_inv_1_38_Y;
   wire [0:0] sg13g2_inv_1_39_Y;
   wire [0:0] sg13g2_inv_1_3_Y;
   wire [0:0] sg13g2_inv_1_40_Y;
   wire [0:0] sg13g2_inv_1_41_Y;
   wire [0:0] sg13g2_inv_1_42_Y;
   wire [0:0] sg13g2_inv_1_43_Y;
   wire [0:0] sg13g2_inv_1_44_Y;
   wire [0:0] sg13g2_inv_1_45_Y;
   wire [0:0] sg13g2_inv_1_46_Y;
   wire [0:0] sg13g2_inv_1_47_Y;
   wire [0:0] sg13g2_inv_1_48_Y;
   wire [0:0] sg13g2_inv_1_49_Y;
   wire [0:0] sg13g2_inv_1_4_Y;
   wire [0:0] sg13g2_inv_1_50_Y;
   wire [0:0] sg13g2_inv_1_51_Y;
   wire [0:0] sg13g2_inv_1_52_Y;
   wire [0:0] sg13g2_inv_1_53_Y;
   wire [0:0] sg13g2_inv_1_54_Y;
   wire [0:0] sg13g2_inv_1_55_Y;
   wire [0:0] sg13g2_inv_1_56_Y;
   wire [0:0] sg13g2_inv_1_57_Y;
   wire [0:0] sg13g2_inv_1_58_Y;
   wire [0:0] sg13g2_inv_1_59_Y;
   wire [0:0] sg13g2_inv_1_5_Y;
   wire [0:0] sg13g2_inv_1_60_Y;
   wire [0:0] sg13g2_inv_1_61_Y;
   wire [0:0] sg13g2_inv_1_62_Y;
   wire [0:0] sg13g2_inv_1_63_Y;
   wire [0:0] sg13g2_inv_1_6_Y;
   wire [0:0] sg13g2_inv_1_7_Y;
   wire [0:0] sg13g2_inv_1_8_Y;
   wire [0:0] sg13g2_inv_1_9_Y;
   wire [0:0] sg13g2_mux2_1_0_X;
   wire [0:0] sg13g2_mux2_1_10_X;
   wire [0:0] sg13g2_mux2_1_11_X;
   wire [0:0] sg13g2_mux2_1_12_X;
   wire [0:0] sg13g2_mux2_1_13_X;
   wire [0:0] sg13g2_mux2_1_14_X;
   wire [0:0] sg13g2_mux2_1_15_X;
   wire [0:0] sg13g2_mux2_1_16_X;
   wire [0:0] sg13g2_mux2_1_17_X;
   wire [0:0] sg13g2_mux2_1_18_X;
   wire [0:0] sg13g2_mux2_1_19_X;
   wire [0:0] sg13g2_mux2_1_1_X;
   wire [0:0] sg13g2_mux2_1_20_X;
   wire [0:0] sg13g2_mux2_1_21_X;
   wire [0:0] sg13g2_mux2_1_22_X;
   wire [0:0] sg13g2_mux2_1_23_X;
   wire [0:0] sg13g2_mux2_1_24_X;
   wire [0:0] sg13g2_mux2_1_25_X;
   wire [0:0] sg13g2_mux2_1_26_X;
   wire [0:0] sg13g2_mux2_1_27_X;
   wire [0:0] sg13g2_mux2_1_28_X;
   wire [0:0] sg13g2_mux2_1_29_X;
   wire [0:0] sg13g2_mux2_1_2_X;
   wire [0:0] sg13g2_mux2_1_30_X;
   wire [0:0] sg13g2_mux2_1_31_X;
   wire [0:0] sg13g2_mux2_1_32_X;
   wire [0:0] sg13g2_mux2_1_33_X;
   wire [0:0] sg13g2_mux2_1_34_X;
   wire [0:0] sg13g2_mux2_1_35_X;
   wire [0:0] sg13g2_mux2_1_36_X;
   wire [0:0] sg13g2_mux2_1_37_X;
   wire [0:0] sg13g2_mux2_1_38_X;
   wire [0:0] sg13g2_mux2_1_39_X;
   wire [0:0] sg13g2_mux2_1_3_X;
   wire [0:0] sg13g2_mux2_1_40_X;
   wire [0:0] sg13g2_mux2_1_41_X;
   wire [0:0] sg13g2_mux2_1_42_X;
   wire [0:0] sg13g2_mux2_1_43_X;
   wire [0:0] sg13g2_mux2_1_44_X;
   wire [0:0] sg13g2_mux2_1_45_X;
   wire [0:0] sg13g2_mux2_1_46_X;
   wire [0:0] sg13g2_mux2_1_47_X;
   wire [0:0] sg13g2_mux2_1_48_X;
   wire [0:0] sg13g2_mux2_1_49_X;
   wire [0:0] sg13g2_mux2_1_4_X;
   wire [0:0] sg13g2_mux2_1_50_X;
   wire [0:0] sg13g2_mux2_1_51_X;
   wire [0:0] sg13g2_mux2_1_52_X;
   wire [0:0] sg13g2_mux2_1_53_X;
   wire [0:0] sg13g2_mux2_1_54_X;
   wire [0:0] sg13g2_mux2_1_55_X;
   wire [0:0] sg13g2_mux2_1_56_X;
   wire [0:0] sg13g2_mux2_1_57_X;
   wire [0:0] sg13g2_mux2_1_58_X;
   wire [0:0] sg13g2_mux2_1_59_X;
   wire [0:0] sg13g2_mux2_1_5_X;
   wire [0:0] sg13g2_mux2_1_60_X;
   wire [0:0] sg13g2_mux2_1_61_X;
   wire [0:0] sg13g2_mux2_1_62_X;
   wire [0:0] sg13g2_mux2_1_6_X;
   wire [0:0] sg13g2_mux2_1_7_X;
   wire [0:0] sg13g2_mux2_1_8_X;
   wire [0:0] sg13g2_mux2_1_9_X;

   sg13g2_inv_1 sg13g2_inv_1_0_ (.Y(sg13g2_inv_1_0_Y[0]),
	.A(in[0]));
   sg13g2_inv_1 sg13g2_inv_1_1_ (.Y(sg13g2_inv_1_1_Y[0]),
	.A(in[1]));
   sg13g2_inv_1 sg13g2_inv_1_2_ (.Y(sg13g2_inv_1_2_Y[0]),
	.A(in[2]));
   sg13g2_inv_1 sg13g2_inv_1_3_ (.Y(sg13g2_inv_1_3_Y[0]),
	.A(in[3]));
   sg13g2_inv_1 sg13g2_inv_1_4_ (.Y(sg13g2_inv_1_4_Y[0]),
	.A(in[4]));
   sg13g2_inv_1 sg13g2_inv_1_5_ (.Y(sg13g2_inv_1_5_Y[0]),
	.A(in[5]));
   sg13g2_inv_1 sg13g2_inv_1_6_ (.Y(sg13g2_inv_1_6_Y[0]),
	.A(in[6]));
   sg13g2_inv_1 sg13g2_inv_1_7_ (.Y(sg13g2_inv_1_7_Y[0]),
	.A(in[7]));
   sg13g2_inv_1 sg13g2_inv_1_8_ (.Y(sg13g2_inv_1_8_Y[0]),
	.A(in[8]));
   sg13g2_inv_1 sg13g2_inv_1_9_ (.Y(sg13g2_inv_1_9_Y[0]),
	.A(in[9]));
   sg13g2_inv_1 sg13g2_inv_1_10_ (.Y(sg13g2_inv_1_10_Y[0]),
	.A(in[10]));
   sg13g2_inv_1 sg13g2_inv_1_11_ (.Y(sg13g2_inv_1_11_Y[0]),
	.A(in[11]));
   sg13g2_inv_1 sg13g2_inv_1_12_ (.Y(sg13g2_inv_1_12_Y[0]),
	.A(in[12]));
   sg13g2_inv_1 sg13g2_inv_1_13_ (.Y(sg13g2_inv_1_13_Y[0]),
	.A(in[13]));
   sg13g2_inv_1 sg13g2_inv_1_14_ (.Y(sg13g2_inv_1_14_Y[0]),
	.A(in[14]));
   sg13g2_inv_1 sg13g2_inv_1_15_ (.Y(sg13g2_inv_1_15_Y[0]),
	.A(in[15]));
   sg13g2_inv_1 sg13g2_inv_1_16_ (.Y(sg13g2_inv_1_16_Y[0]),
	.A(in[16]));
   sg13g2_inv_1 sg13g2_inv_1_17_ (.Y(sg13g2_inv_1_17_Y[0]),
	.A(in[17]));
   sg13g2_inv_1 sg13g2_inv_1_18_ (.Y(sg13g2_inv_1_18_Y[0]),
	.A(in[18]));
   sg13g2_inv_1 sg13g2_inv_1_19_ (.Y(sg13g2_inv_1_19_Y[0]),
	.A(in[19]));
   sg13g2_inv_1 sg13g2_inv_1_20_ (.Y(sg13g2_inv_1_20_Y[0]),
	.A(in[20]));
   sg13g2_inv_1 sg13g2_inv_1_21_ (.Y(sg13g2_inv_1_21_Y[0]),
	.A(in[21]));
   sg13g2_inv_1 sg13g2_inv_1_22_ (.Y(sg13g2_inv_1_22_Y[0]),
	.A(in[22]));
   sg13g2_inv_1 sg13g2_inv_1_23_ (.Y(sg13g2_inv_1_23_Y[0]),
	.A(in[23]));
   sg13g2_inv_1 sg13g2_inv_1_24_ (.Y(sg13g2_inv_1_24_Y[0]),
	.A(in[24]));
   sg13g2_inv_1 sg13g2_inv_1_25_ (.Y(sg13g2_inv_1_25_Y[0]),
	.A(in[25]));
   sg13g2_inv_1 sg13g2_inv_1_26_ (.Y(sg13g2_inv_1_26_Y[0]),
	.A(in[26]));
   sg13g2_inv_1 sg13g2_inv_1_27_ (.Y(sg13g2_inv_1_27_Y[0]),
	.A(in[27]));
   sg13g2_inv_1 sg13g2_inv_1_28_ (.Y(sg13g2_inv_1_28_Y[0]),
	.A(in[28]));
   sg13g2_inv_1 sg13g2_inv_1_29_ (.Y(sg13g2_inv_1_29_Y[0]),
	.A(in[29]));
   sg13g2_inv_1 sg13g2_inv_1_30_ (.Y(sg13g2_inv_1_30_Y[0]),
	.A(in[30]));
   sg13g2_inv_1 sg13g2_inv_1_31_ (.Y(sg13g2_inv_1_31_Y[0]),
	.A(in[31]));
   sg13g2_inv_1 sg13g2_inv_1_32_ (.Y(sg13g2_inv_1_32_Y[0]),
	.A(in[32]));
   sg13g2_inv_1 sg13g2_inv_1_33_ (.Y(sg13g2_inv_1_33_Y[0]),
	.A(in[33]));
   sg13g2_inv_1 sg13g2_inv_1_34_ (.Y(sg13g2_inv_1_34_Y[0]),
	.A(in[34]));
   sg13g2_inv_1 sg13g2_inv_1_35_ (.Y(sg13g2_inv_1_35_Y[0]),
	.A(in[35]));
   sg13g2_inv_1 sg13g2_inv_1_36_ (.Y(sg13g2_inv_1_36_Y[0]),
	.A(in[36]));
   sg13g2_inv_1 sg13g2_inv_1_37_ (.Y(sg13g2_inv_1_37_Y[0]),
	.A(in[37]));
   sg13g2_inv_1 sg13g2_inv_1_38_ (.Y(sg13g2_inv_1_38_Y[0]),
	.A(in[38]));
   sg13g2_inv_1 sg13g2_inv_1_39_ (.Y(sg13g2_inv_1_39_Y[0]),
	.A(in[39]));
   sg13g2_inv_1 sg13g2_inv_1_40_ (.Y(sg13g2_inv_1_40_Y[0]),
	.A(in[40]));
   sg13g2_inv_1 sg13g2_inv_1_41_ (.Y(sg13g2_inv_1_41_Y[0]),
	.A(in[41]));
   sg13g2_inv_1 sg13g2_inv_1_42_ (.Y(sg13g2_inv_1_42_Y[0]),
	.A(in[42]));
   sg13g2_inv_1 sg13g2_inv_1_43_ (.Y(sg13g2_inv_1_43_Y[0]),
	.A(in[43]));
   sg13g2_inv_1 sg13g2_inv_1_44_ (.Y(sg13g2_inv_1_44_Y[0]),
	.A(in[44]));
   sg13g2_inv_1 sg13g2_inv_1_45_ (.Y(sg13g2_inv_1_45_Y[0]),
	.A(in[45]));
   sg13g2_inv_1 sg13g2_inv_1_46_ (.Y(sg13g2_inv_1_46_Y[0]),
	.A(in[46]));
   sg13g2_inv_1 sg13g2_inv_1_47_ (.Y(sg13g2_inv_1_47_Y[0]),
	.A(in[47]));
   sg13g2_inv_1 sg13g2_inv_1_48_ (.Y(sg13g2_inv_1_48_Y[0]),
	.A(in[48]));
   sg13g2_inv_1 sg13g2_inv_1_49_ (.Y(sg13g2_inv_1_49_Y[0]),
	.A(in[49]));
   sg13g2_inv_1 sg13g2_inv_1_50_ (.Y(sg13g2_inv_1_50_Y[0]),
	.A(in[50]));
   sg13g2_inv_1 sg13g2_inv_1_51_ (.Y(sg13g2_inv_1_51_Y[0]),
	.A(in[51]));
   sg13g2_inv_1 sg13g2_inv_1_52_ (.Y(sg13g2_inv_1_52_Y[0]),
	.A(in[52]));
   sg13g2_inv_1 sg13g2_inv_1_53_ (.Y(sg13g2_inv_1_53_Y[0]),
	.A(in[53]));
   sg13g2_inv_1 sg13g2_inv_1_54_ (.Y(sg13g2_inv_1_54_Y[0]),
	.A(in[54]));
   sg13g2_inv_1 sg13g2_inv_1_55_ (.Y(sg13g2_inv_1_55_Y[0]),
	.A(in[55]));
   sg13g2_inv_1 sg13g2_inv_1_56_ (.Y(sg13g2_inv_1_56_Y[0]),
	.A(in[56]));
   sg13g2_inv_1 sg13g2_inv_1_57_ (.Y(sg13g2_inv_1_57_Y[0]),
	.A(in[57]));
   sg13g2_inv_1 sg13g2_inv_1_58_ (.Y(sg13g2_inv_1_58_Y[0]),
	.A(in[58]));
   sg13g2_inv_1 sg13g2_inv_1_59_ (.Y(sg13g2_inv_1_59_Y[0]),
	.A(in[59]));
   sg13g2_inv_1 sg13g2_inv_1_60_ (.Y(sg13g2_inv_1_60_Y[0]),
	.A(in[60]));
   sg13g2_inv_1 sg13g2_inv_1_61_ (.Y(sg13g2_inv_1_61_Y[0]),
	.A(in[61]));
   sg13g2_inv_1 sg13g2_inv_1_62_ (.Y(sg13g2_inv_1_62_Y[0]),
	.A(in[62]));
   sg13g2_inv_1 sg13g2_inv_1_63_ (.Y(sg13g2_inv_1_63_Y[0]),
	.A(in[63]));
   sg13g2_inv_1 sg13g2_inv_1_64_ (.Y(lut5_out[0]),
	.A(sg13g2_mux2_1_60_X[0]));
   sg13g2_inv_1 sg13g2_inv_1_65_ (.Y(lut5_out[1]),
	.A(sg13g2_mux2_1_61_X[0]));
   sg13g2_inv_1 sg13g2_inv_1_66_ (.Y(lut6_out[0]),
	.A(sg13g2_mux2_1_62_X[0]));
   sg13g2_mux2_1 mux_l1_in_0_ (.X(sg13g2_mux2_1_0_X[0]),
	.A0(sg13g2_inv_1_1_Y[0]),
	.A1(sg13g2_inv_1_0_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_1_ (.X(sg13g2_mux2_1_1_X[0]),
	.A0(sg13g2_inv_1_3_Y[0]),
	.A1(sg13g2_inv_1_2_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_2_ (.X(sg13g2_mux2_1_2_X[0]),
	.A0(sg13g2_inv_1_5_Y[0]),
	.A1(sg13g2_inv_1_4_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_3_ (.X(sg13g2_mux2_1_3_X[0]),
	.A0(sg13g2_inv_1_7_Y[0]),
	.A1(sg13g2_inv_1_6_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_4_ (.X(sg13g2_mux2_1_4_X[0]),
	.A0(sg13g2_inv_1_9_Y[0]),
	.A1(sg13g2_inv_1_8_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_5_ (.X(sg13g2_mux2_1_5_X[0]),
	.A0(sg13g2_inv_1_11_Y[0]),
	.A1(sg13g2_inv_1_10_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_6_ (.X(sg13g2_mux2_1_6_X[0]),
	.A0(sg13g2_inv_1_13_Y[0]),
	.A1(sg13g2_inv_1_12_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_7_ (.X(sg13g2_mux2_1_7_X[0]),
	.A0(sg13g2_inv_1_15_Y[0]),
	.A1(sg13g2_inv_1_14_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_8_ (.X(sg13g2_mux2_1_8_X[0]),
	.A0(sg13g2_inv_1_17_Y[0]),
	.A1(sg13g2_inv_1_16_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_9_ (.X(sg13g2_mux2_1_9_X[0]),
	.A0(sg13g2_inv_1_19_Y[0]),
	.A1(sg13g2_inv_1_18_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_10_ (.X(sg13g2_mux2_1_10_X[0]),
	.A0(sg13g2_inv_1_21_Y[0]),
	.A1(sg13g2_inv_1_20_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_11_ (.X(sg13g2_mux2_1_11_X[0]),
	.A0(sg13g2_inv_1_23_Y[0]),
	.A1(sg13g2_inv_1_22_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_12_ (.X(sg13g2_mux2_1_12_X[0]),
	.A0(sg13g2_inv_1_25_Y[0]),
	.A1(sg13g2_inv_1_24_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_13_ (.X(sg13g2_mux2_1_13_X[0]),
	.A0(sg13g2_inv_1_27_Y[0]),
	.A1(sg13g2_inv_1_26_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_14_ (.X(sg13g2_mux2_1_14_X[0]),
	.A0(sg13g2_inv_1_29_Y[0]),
	.A1(sg13g2_inv_1_28_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_15_ (.X(sg13g2_mux2_1_15_X[0]),
	.A0(sg13g2_inv_1_31_Y[0]),
	.A1(sg13g2_inv_1_30_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_16_ (.X(sg13g2_mux2_1_16_X[0]),
	.A0(sg13g2_inv_1_33_Y[0]),
	.A1(sg13g2_inv_1_32_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_17_ (.X(sg13g2_mux2_1_17_X[0]),
	.A0(sg13g2_inv_1_35_Y[0]),
	.A1(sg13g2_inv_1_34_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_18_ (.X(sg13g2_mux2_1_18_X[0]),
	.A0(sg13g2_inv_1_37_Y[0]),
	.A1(sg13g2_inv_1_36_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_19_ (.X(sg13g2_mux2_1_19_X[0]),
	.A0(sg13g2_inv_1_39_Y[0]),
	.A1(sg13g2_inv_1_38_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_20_ (.X(sg13g2_mux2_1_20_X[0]),
	.A0(sg13g2_inv_1_41_Y[0]),
	.A1(sg13g2_inv_1_40_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_21_ (.X(sg13g2_mux2_1_21_X[0]),
	.A0(sg13g2_inv_1_43_Y[0]),
	.A1(sg13g2_inv_1_42_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_22_ (.X(sg13g2_mux2_1_22_X[0]),
	.A0(sg13g2_inv_1_45_Y[0]),
	.A1(sg13g2_inv_1_44_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_23_ (.X(sg13g2_mux2_1_23_X[0]),
	.A0(sg13g2_inv_1_47_Y[0]),
	.A1(sg13g2_inv_1_46_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_24_ (.X(sg13g2_mux2_1_24_X[0]),
	.A0(sg13g2_inv_1_49_Y[0]),
	.A1(sg13g2_inv_1_48_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_25_ (.X(sg13g2_mux2_1_25_X[0]),
	.A0(sg13g2_inv_1_51_Y[0]),
	.A1(sg13g2_inv_1_50_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_26_ (.X(sg13g2_mux2_1_26_X[0]),
	.A0(sg13g2_inv_1_53_Y[0]),
	.A1(sg13g2_inv_1_52_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_27_ (.X(sg13g2_mux2_1_27_X[0]),
	.A0(sg13g2_inv_1_55_Y[0]),
	.A1(sg13g2_inv_1_54_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_28_ (.X(sg13g2_mux2_1_28_X[0]),
	.A0(sg13g2_inv_1_57_Y[0]),
	.A1(sg13g2_inv_1_56_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_29_ (.X(sg13g2_mux2_1_29_X[0]),
	.A0(sg13g2_inv_1_59_Y[0]),
	.A1(sg13g2_inv_1_58_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_30_ (.X(sg13g2_mux2_1_30_X[0]),
	.A0(sg13g2_inv_1_61_Y[0]),
	.A1(sg13g2_inv_1_60_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l1_in_31_ (.X(sg13g2_mux2_1_31_X[0]),
	.A0(sg13g2_inv_1_63_Y[0]),
	.A1(sg13g2_inv_1_62_Y[0]),
	.S(sram[0]));
   sg13g2_mux2_1 mux_l2_in_0_ (.X(sg13g2_mux2_1_32_X[0]),
	.A0(sg13g2_mux2_1_1_X[0]),
	.A1(sg13g2_mux2_1_0_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_1_ (.X(sg13g2_mux2_1_33_X[0]),
	.A0(sg13g2_mux2_1_3_X[0]),
	.A1(sg13g2_mux2_1_2_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_2_ (.X(sg13g2_mux2_1_34_X[0]),
	.A0(sg13g2_mux2_1_5_X[0]),
	.A1(sg13g2_mux2_1_4_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_3_ (.X(sg13g2_mux2_1_35_X[0]),
	.A0(sg13g2_mux2_1_7_X[0]),
	.A1(sg13g2_mux2_1_6_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_4_ (.X(sg13g2_mux2_1_36_X[0]),
	.A0(sg13g2_mux2_1_9_X[0]),
	.A1(sg13g2_mux2_1_8_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_5_ (.X(sg13g2_mux2_1_37_X[0]),
	.A0(sg13g2_mux2_1_11_X[0]),
	.A1(sg13g2_mux2_1_10_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_6_ (.X(sg13g2_mux2_1_38_X[0]),
	.A0(sg13g2_mux2_1_13_X[0]),
	.A1(sg13g2_mux2_1_12_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_7_ (.X(sg13g2_mux2_1_39_X[0]),
	.A0(sg13g2_mux2_1_15_X[0]),
	.A1(sg13g2_mux2_1_14_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_8_ (.X(sg13g2_mux2_1_40_X[0]),
	.A0(sg13g2_mux2_1_17_X[0]),
	.A1(sg13g2_mux2_1_16_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_9_ (.X(sg13g2_mux2_1_41_X[0]),
	.A0(sg13g2_mux2_1_19_X[0]),
	.A1(sg13g2_mux2_1_18_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_10_ (.X(sg13g2_mux2_1_42_X[0]),
	.A0(sg13g2_mux2_1_21_X[0]),
	.A1(sg13g2_mux2_1_20_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_11_ (.X(sg13g2_mux2_1_43_X[0]),
	.A0(sg13g2_mux2_1_23_X[0]),
	.A1(sg13g2_mux2_1_22_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_12_ (.X(sg13g2_mux2_1_44_X[0]),
	.A0(sg13g2_mux2_1_25_X[0]),
	.A1(sg13g2_mux2_1_24_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_13_ (.X(sg13g2_mux2_1_45_X[0]),
	.A0(sg13g2_mux2_1_27_X[0]),
	.A1(sg13g2_mux2_1_26_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_14_ (.X(sg13g2_mux2_1_46_X[0]),
	.A0(sg13g2_mux2_1_29_X[0]),
	.A1(sg13g2_mux2_1_28_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l2_in_15_ (.X(sg13g2_mux2_1_47_X[0]),
	.A0(sg13g2_mux2_1_31_X[0]),
	.A1(sg13g2_mux2_1_30_X[0]),
	.S(sram[1]));
   sg13g2_mux2_1 mux_l3_in_0_ (.X(sg13g2_mux2_1_48_X[0]),
	.A0(sg13g2_buf_4_1_X[0]),
	.A1(sg13g2_buf_4_0_X[0]),
	.S(sram[2]));
   sg13g2_mux2_1 mux_l3_in_1_ (.X(sg13g2_mux2_1_49_X[0]),
	.A0(sg13g2_buf_4_3_X[0]),
	.A1(sg13g2_buf_4_2_X[0]),
	.S(sram[2]));
   sg13g2_mux2_1 mux_l3_in_2_ (.X(sg13g2_mux2_1_50_X[0]),
	.A0(sg13g2_buf_4_5_X[0]),
	.A1(sg13g2_buf_4_4_X[0]),
	.S(sram[2]));
   sg13g2_mux2_1 mux_l3_in_3_ (.X(sg13g2_mux2_1_51_X[0]),
	.A0(sg13g2_buf_4_7_X[0]),
	.A1(sg13g2_buf_4_6_X[0]),
	.S(sram[2]));
   sg13g2_mux2_1 mux_l3_in_4_ (.X(sg13g2_mux2_1_52_X[0]),
	.A0(sg13g2_buf_4_9_X[0]),
	.A1(sg13g2_buf_4_8_X[0]),
	.S(sram[2]));
   sg13g2_mux2_1 mux_l3_in_5_ (.X(sg13g2_mux2_1_53_X[0]),
	.A0(sg13g2_buf_4_11_X[0]),
	.A1(sg13g2_buf_4_10_X[0]),
	.S(sram[2]));
   sg13g2_mux2_1 mux_l3_in_6_ (.X(sg13g2_mux2_1_54_X[0]),
	.A0(sg13g2_buf_4_13_X[0]),
	.A1(sg13g2_buf_4_12_X[0]),
	.S(sram[2]));
   sg13g2_mux2_1 mux_l3_in_7_ (.X(sg13g2_mux2_1_55_X[0]),
	.A0(sg13g2_buf_4_15_X[0]),
	.A1(sg13g2_buf_4_14_X[0]),
	.S(sram[2]));
   sg13g2_mux2_1 mux_l4_in_0_ (.X(sg13g2_mux2_1_56_X[0]),
	.A0(sg13g2_mux2_1_49_X[0]),
	.A1(sg13g2_mux2_1_48_X[0]),
	.S(sram[3]));
   sg13g2_mux2_1 mux_l4_in_1_ (.X(sg13g2_mux2_1_57_X[0]),
	.A0(sg13g2_mux2_1_51_X[0]),
	.A1(sg13g2_mux2_1_50_X[0]),
	.S(sram[3]));
   sg13g2_mux2_1 mux_l4_in_2_ (.X(sg13g2_mux2_1_58_X[0]),
	.A0(sg13g2_mux2_1_53_X[0]),
	.A1(sg13g2_mux2_1_52_X[0]),
	.S(sram[3]));
   sg13g2_mux2_1 mux_l4_in_3_ (.X(sg13g2_mux2_1_59_X[0]),
	.A0(sg13g2_mux2_1_55_X[0]),
	.A1(sg13g2_mux2_1_54_X[0]),
	.S(sram[3]));
   sg13g2_mux2_1 mux_l5_in_0_ (.X(sg13g2_mux2_1_60_X[0]),
	.A0(sg13g2_buf_4_17_X[0]),
	.A1(sg13g2_buf_4_16_X[0]),
	.S(sram[4]));
   sg13g2_mux2_1 mux_l5_in_1_ (.X(sg13g2_mux2_1_61_X[0]),
	.A0(sg13g2_buf_4_19_X[0]),
	.A1(sg13g2_buf_4_18_X[0]),
	.S(sram[4]));
   sg13g2_mux2_1 mux_l6_in_0_ (.X(sg13g2_mux2_1_62_X[0]),
	.A0(sg13g2_mux2_1_61_X[0]),
	.A1(sg13g2_mux2_1_60_X[0]),
	.S(sram[5]));
   sg13g2_buf_4 sg13g2_buf_4_0_ (.X(sg13g2_buf_4_0_X[0]),
	.A(sg13g2_mux2_1_32_X[0]));
   sg13g2_buf_4 sg13g2_buf_4_1_ (.X(sg13g2_buf_4_1_X[0]),
	.A(sg13g2_mux2_1_33_X[0]));
   sg13g2_buf_4 sg13g2_buf_4_2_ (.X(sg13g2_buf_4_2_X[0]),
	.A(sg13g2_mux2_1_34_X[0]));
   sg13g2_buf_4 sg13g2_buf_4_3_ (.X(sg13g2_buf_4_3_X[0]),
	.A(sg13g2_mux2_1_35_X[0]));
   sg13g2_buf_4 sg13g2_buf_4_4_ (.X(sg13g2_buf_4_4_X[0]),
	.A(sg13g2_mux2_1_36_X[0]));
   sg13g2_buf_4 sg13g2_buf_4_5_ (.X(sg13g2_buf_4_5_X[0]),
	.A(sg13g2_mux2_1_37_X[0]));
   sg13g2_buf_4 sg13g2_buf_4_6_ (.X(sg13g2_buf_4_6_X[0]),
	.A(sg13g2_mux2_1_38_X[0]));
   sg13g2_buf_4 sg13g2_buf_4_7_ (.X(sg13g2_buf_4_7_X[0]),
	.A(sg13g2_mux2_1_39_X[0]));
   sg13g2_buf_4 sg13g2_buf_4_8_ (.X(sg13g2_buf_4_8_X[0]),
	.A(sg13g2_mux2_1_40_X[0]));
   sg13g2_buf_4 sg13g2_buf_4_9_ (.X(sg13g2_buf_4_9_X[0]),
	.A(sg13g2_mux2_1_41_X[0]));
   sg13g2_buf_4 sg13g2_buf_4_10_ (.X(sg13g2_buf_4_10_X[0]),
	.A(sg13g2_mux2_1_42_X[0]));
   sg13g2_buf_4 sg13g2_buf_4_11_ (.X(sg13g2_buf_4_11_X[0]),
	.A(sg13g2_mux2_1_43_X[0]));
   sg13g2_buf_4 sg13g2_buf_4_12_ (.X(sg13g2_buf_4_12_X[0]),
	.A(sg13g2_mux2_1_44_X[0]));
   sg13g2_buf_4 sg13g2_buf_4_13_ (.X(sg13g2_buf_4_13_X[0]),
	.A(sg13g2_mux2_1_45_X[0]));
   sg13g2_buf_4 sg13g2_buf_4_14_ (.X(sg13g2_buf_4_14_X[0]),
	.A(sg13g2_mux2_1_46_X[0]));
   sg13g2_buf_4 sg13g2_buf_4_15_ (.X(sg13g2_buf_4_15_X[0]),
	.A(sg13g2_mux2_1_47_X[0]));
   sg13g2_buf_4 sg13g2_buf_4_16_ (.X(sg13g2_buf_4_16_X[0]),
	.A(sg13g2_mux2_1_56_X[0]));
   sg13g2_buf_4 sg13g2_buf_4_17_ (.X(sg13g2_buf_4_17_X[0]),
	.A(sg13g2_mux2_1_57_X[0]));
   sg13g2_buf_4 sg13g2_buf_4_18_ (.X(sg13g2_buf_4_18_X[0]),
	.A(sg13g2_mux2_1_58_X[0]));
   sg13g2_buf_4 sg13g2_buf_4_19_ (.X(sg13g2_buf_4_19_X[0]),
	.A(sg13g2_mux2_1_59_X[0]));
endmodule

// ----- END Verilog module for cby_2__1_ -----
//----- Default net type -----
// `default_nettype wire
// ------ Include tile module netlists -----
// ------ Include fabric top-level netlists -----
//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Top-level Verilog module for FPGA
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Thu Jun 19 13:12:37 2025
//-------------------------------------------
//----- Default net type -----
// `default_nettype none
// ----- Verilog module for fpga_top -----
module fpga_top (
	pReset, 
	prog_clk, 
	set, 
	reset, 
	clk, 
	gfpga_pad_GPIO_PAD, 
	gfpga_pad_GPOUT_PAD, 
	gfpga_pad_GPIN_PAD, 
	ccff_head, 
	ccff_tail);
   input [0:0] pReset;
   input [0:0] prog_clk;
   input [0:0] set;
   input [0:0] reset;
   input [0:0] clk;
   inout [0:31] gfpga_pad_GPIO_PAD;
   inout [0:15] gfpga_pad_GPOUT_PAD;
   inout [0:15] gfpga_pad_GPIN_PAD;
   input [0:0] ccff_head;
   output [0:0] ccff_tail;

   // Internal wires
   wire [0:0] cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_;
   wire [0:0] cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_;
   wire [0:0] cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_;
   wire [0:0] cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_;
   wire [0:0] cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_;
   wire [0:0] cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_;
   wire [0:0] cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_;
   wire [0:0] cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_;
   wire [0:0] cbx_1__0__0_ccff_tail;
   wire [0:9] cbx_1__0__0_chanx_left_out;
   wire [0:9] cbx_1__0__0_chanx_right_out;
   wire [0:0] cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_;
   wire [0:0] cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_;
   wire [0:0] cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_;
   wire [0:0] cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_;
   wire [0:0] cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_;
   wire [0:0] cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_;
   wire [0:0] cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_;
   wire [0:0] cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_;
   wire [0:0] cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_;
   wire [0:0] cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_;
   wire [0:0] cbx_1__0__1_bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_;
   wire [0:0] cbx_1__0__1_bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_;
   wire [0:0] cbx_1__0__1_bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_;
   wire [0:0] cbx_1__0__1_bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_;
   wire [0:0] cbx_1__0__1_bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_;
   wire [0:0] cbx_1__0__1_bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_;
   wire [0:0] cbx_1__0__1_bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_;
   wire [0:0] cbx_1__0__1_bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_;
   wire [0:0] cbx_1__0__1_ccff_tail;
   wire [0:9] cbx_1__0__1_chanx_left_out;
   wire [0:9] cbx_1__0__1_chanx_right_out;
   wire [0:0] cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_;
   wire [0:0] cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_;
   wire [0:0] cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_;
   wire [0:0] cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_;
   wire [0:0] cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_;
   wire [0:0] cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_;
   wire [0:0] cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_;
   wire [0:0] cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_;
   wire [0:0] cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_;
   wire [0:0] cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_;
   wire [0:0] cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_;
   wire [0:0] cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_;
   wire [0:0] cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_;
   wire [0:0] cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_;
   wire [0:0] cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_;
   wire [0:0] cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_;
   wire [0:0] cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_;
   wire [0:0] cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_;
   wire [0:0] cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_;
   wire [0:0] cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_;
   wire [0:0] cbx_1__1__0_ccff_tail;
   wire [0:9] cbx_1__1__0_chanx_left_out;
   wire [0:9] cbx_1__1__0_chanx_right_out;
   wire [0:0] cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_;
   wire [0:0] cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_;
   wire [0:0] cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_;
   wire [0:0] cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_;
   wire [0:0] cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_;
   wire [0:0] cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_;
   wire [0:0] cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_;
   wire [0:0] cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_;
   wire [0:0] cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_;
   wire [0:0] cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_;
   wire [0:0] cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_;
   wire [0:0] cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_;
   wire [0:0] cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_;
   wire [0:0] cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_;
   wire [0:0] cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_;
   wire [0:0] cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_;
   wire [0:0] cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_;
   wire [0:0] cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_;
   wire [0:0] cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_;
   wire [0:0] cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_;
   wire [0:0] cbx_1__1__1_ccff_tail;
   wire [0:9] cbx_1__1__1_chanx_left_out;
   wire [0:9] cbx_1__1__1_chanx_right_out;
   wire [0:0] cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_;
   wire [0:0] cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_;
   wire [0:0] cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_;
   wire [0:0] cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_;
   wire [0:0] cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_;
   wire [0:0] cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_;
   wire [0:0] cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_;
   wire [0:0] cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_;
   wire [0:0] cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_;
   wire [0:0] cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_;
   wire [0:0] cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_;
   wire [0:0] cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_;
   wire [0:0] cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_;
   wire [0:0] cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_;
   wire [0:0] cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_;
   wire [0:0] cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_;
   wire [0:0] cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_;
   wire [0:0] cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_;
   wire [0:0] cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_;
   wire [0:0] cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_;
   wire [0:0] cbx_1__2__0_ccff_tail;
   wire [0:9] cbx_1__2__0_chanx_left_out;
   wire [0:9] cbx_1__2__0_chanx_right_out;
   wire [0:0] cbx_1__2__0_top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_;
   wire [0:0] cbx_1__2__0_top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_;
   wire [0:0] cbx_1__2__0_top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_;
   wire [0:0] cbx_1__2__0_top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_;
   wire [0:0] cbx_1__2__0_top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_;
   wire [0:0] cbx_1__2__0_top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_;
   wire [0:0] cbx_1__2__0_top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_;
   wire [0:0] cbx_1__2__0_top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_;
   wire [0:0] cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_;
   wire [0:0] cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_;
   wire [0:0] cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_;
   wire [0:0] cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_;
   wire [0:0] cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_;
   wire [0:0] cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_;
   wire [0:0] cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_;
   wire [0:0] cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_;
   wire [0:0] cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_;
   wire [0:0] cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_;
   wire [0:0] cbx_1__2__1_ccff_tail;
   wire [0:9] cbx_1__2__1_chanx_left_out;
   wire [0:9] cbx_1__2__1_chanx_right_out;
   wire [0:0] cbx_1__2__1_top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_;
   wire [0:0] cbx_1__2__1_top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_;
   wire [0:0] cbx_1__2__1_top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_;
   wire [0:0] cbx_1__2__1_top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_;
   wire [0:0] cbx_1__2__1_top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_;
   wire [0:0] cbx_1__2__1_top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_;
   wire [0:0] cbx_1__2__1_top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_;
   wire [0:0] cbx_1__2__1_top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_;
   wire [0:0] cby_0__1__0_ccff_tail;
   wire [0:9] cby_0__1__0_chany_bottom_out;
   wire [0:9] cby_0__1__0_chany_top_out;
   wire [0:0] cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11_;
   wire [0:0] cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15_;
   wire [0:0] cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19_;
   wire [0:0] cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23_;
   wire [0:0] cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27_;
   wire [0:0] cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31_;
   wire [0:0] cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35_;
   wire [0:0] cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39_;
   wire [0:0] cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3_;
   wire [0:0] cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7_;
   wire [0:0] cby_0__1__1_ccff_tail;
   wire [0:9] cby_0__1__1_chany_bottom_out;
   wire [0:9] cby_0__1__1_chany_top_out;
   wire [0:0] cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_11_;
   wire [0:0] cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_15_;
   wire [0:0] cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_19_;
   wire [0:0] cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_23_;
   wire [0:0] cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_27_;
   wire [0:0] cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_31_;
   wire [0:0] cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_35_;
   wire [0:0] cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_39_;
   wire [0:0] cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_3_;
   wire [0:0] cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_7_;
   wire [0:0] cby_1__1__0_ccff_tail;
   wire [0:9] cby_1__1__0_chany_bottom_out;
   wire [0:9] cby_1__1__0_chany_top_out;
   wire [0:0] cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13_;
   wire [0:0] cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17_;
   wire [0:0] cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1_;
   wire [0:0] cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21_;
   wire [0:0] cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25_;
   wire [0:0] cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29_;
   wire [0:0] cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33_;
   wire [0:0] cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37_;
   wire [0:0] cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5_;
   wire [0:0] cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9_;
   wire [0:0] cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11_;
   wire [0:0] cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15_;
   wire [0:0] cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19_;
   wire [0:0] cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23_;
   wire [0:0] cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27_;
   wire [0:0] cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31_;
   wire [0:0] cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35_;
   wire [0:0] cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39_;
   wire [0:0] cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3_;
   wire [0:0] cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7_;
   wire [0:0] cby_1__1__1_ccff_tail;
   wire [0:9] cby_1__1__1_chany_bottom_out;
   wire [0:9] cby_1__1__1_chany_top_out;
   wire [0:0] cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_13_;
   wire [0:0] cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_17_;
   wire [0:0] cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_1_;
   wire [0:0] cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_21_;
   wire [0:0] cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_25_;
   wire [0:0] cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_29_;
   wire [0:0] cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_33_;
   wire [0:0] cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_37_;
   wire [0:0] cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_5_;
   wire [0:0] cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_9_;
   wire [0:0] cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_11_;
   wire [0:0] cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_15_;
   wire [0:0] cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_19_;
   wire [0:0] cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_23_;
   wire [0:0] cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_27_;
   wire [0:0] cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_31_;
   wire [0:0] cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_35_;
   wire [0:0] cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_39_;
   wire [0:0] cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_3_;
   wire [0:0] cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_7_;
   wire [0:0] cby_2__1__0_ccff_tail;
   wire [0:9] cby_2__1__0_chany_bottom_out;
   wire [0:9] cby_2__1__0_chany_top_out;
   wire [0:0] cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13_;
   wire [0:0] cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17_;
   wire [0:0] cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1_;
   wire [0:0] cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21_;
   wire [0:0] cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25_;
   wire [0:0] cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29_;
   wire [0:0] cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33_;
   wire [0:0] cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37_;
   wire [0:0] cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5_;
   wire [0:0] cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9_;
   wire [0:0] cby_2__1__0_right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_;
   wire [0:0] cby_2__1__0_right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_;
   wire [0:0] cby_2__1__0_right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_;
   wire [0:0] cby_2__1__0_right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_;
   wire [0:0] cby_2__1__0_right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_;
   wire [0:0] cby_2__1__0_right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_;
   wire [0:0] cby_2__1__0_right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_;
   wire [0:0] cby_2__1__0_right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_;
   wire [0:0] cby_2__1__1_ccff_tail;
   wire [0:9] cby_2__1__1_chany_bottom_out;
   wire [0:9] cby_2__1__1_chany_top_out;
   wire [0:0] cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_13_;
   wire [0:0] cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_17_;
   wire [0:0] cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_1_;
   wire [0:0] cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_21_;
   wire [0:0] cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_25_;
   wire [0:0] cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_29_;
   wire [0:0] cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_33_;
   wire [0:0] cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_37_;
   wire [0:0] cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_5_;
   wire [0:0] cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_9_;
   wire [0:0] cby_2__1__1_right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_;
   wire [0:0] cby_2__1__1_right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_;
   wire [0:0] cby_2__1__1_right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_;
   wire [0:0] cby_2__1__1_right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_;
   wire [0:0] cby_2__1__1_right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_;
   wire [0:0] cby_2__1__1_right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_;
   wire [0:0] cby_2__1__1_right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_;
   wire [0:0] cby_2__1__1_right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_;
   wire [0:0] grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10_;
   wire [0:0] grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14_;
   wire [0:0] grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18_;
   wire [0:0] grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2_;
   wire [0:0] grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6_;
   wire [0:0] grid_clb_0_ccff_tail;
   wire [0:0] grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11_;
   wire [0:0] grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15_;
   wire [0:0] grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19_;
   wire [0:0] grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3_;
   wire [0:0] grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7_;
   wire [0:0] grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13_;
   wire [0:0] grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17_;
   wire [0:0] grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1_;
   wire [0:0] grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5_;
   wire [0:0] grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9_;
   wire [0:0] grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0_;
   wire [0:0] grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12_;
   wire [0:0] grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16_;
   wire [0:0] grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4_;
   wire [0:0] grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8_;
   wire [0:0] grid_clb_1__1__undriven_top_width_0_height_0_subtile_0__pin_clk_0_;
   wire [0:0] grid_clb_1__2__undriven_top_width_0_height_0_subtile_0__pin_clk_0_;
   wire [0:0] grid_clb_1_bottom_width_0_height_0_subtile_0__pin_O_10_;
   wire [0:0] grid_clb_1_bottom_width_0_height_0_subtile_0__pin_O_14_;
   wire [0:0] grid_clb_1_bottom_width_0_height_0_subtile_0__pin_O_18_;
   wire [0:0] grid_clb_1_bottom_width_0_height_0_subtile_0__pin_O_2_;
   wire [0:0] grid_clb_1_bottom_width_0_height_0_subtile_0__pin_O_6_;
   wire [0:0] grid_clb_1_left_width_0_height_0_subtile_0__pin_O_11_;
   wire [0:0] grid_clb_1_left_width_0_height_0_subtile_0__pin_O_15_;
   wire [0:0] grid_clb_1_left_width_0_height_0_subtile_0__pin_O_19_;
   wire [0:0] grid_clb_1_left_width_0_height_0_subtile_0__pin_O_3_;
   wire [0:0] grid_clb_1_left_width_0_height_0_subtile_0__pin_O_7_;
   wire [0:0] grid_clb_1_right_width_0_height_0_subtile_0__pin_O_13_;
   wire [0:0] grid_clb_1_right_width_0_height_0_subtile_0__pin_O_17_;
   wire [0:0] grid_clb_1_right_width_0_height_0_subtile_0__pin_O_1_;
   wire [0:0] grid_clb_1_right_width_0_height_0_subtile_0__pin_O_5_;
   wire [0:0] grid_clb_1_right_width_0_height_0_subtile_0__pin_O_9_;
   wire [0:0] grid_clb_1_top_width_0_height_0_subtile_0__pin_O_0_;
   wire [0:0] grid_clb_1_top_width_0_height_0_subtile_0__pin_O_12_;
   wire [0:0] grid_clb_1_top_width_0_height_0_subtile_0__pin_O_16_;
   wire [0:0] grid_clb_1_top_width_0_height_0_subtile_0__pin_O_4_;
   wire [0:0] grid_clb_1_top_width_0_height_0_subtile_0__pin_O_8_;
   wire [0:0] grid_clb_2__1__undriven_top_width_0_height_0_subtile_0__pin_clk_0_;
   wire [0:0] grid_clb_2__2__undriven_top_width_0_height_0_subtile_0__pin_clk_0_;
   wire [0:0] grid_clb_2_bottom_width_0_height_0_subtile_0__pin_O_10_;
   wire [0:0] grid_clb_2_bottom_width_0_height_0_subtile_0__pin_O_14_;
   wire [0:0] grid_clb_2_bottom_width_0_height_0_subtile_0__pin_O_18_;
   wire [0:0] grid_clb_2_bottom_width_0_height_0_subtile_0__pin_O_2_;
   wire [0:0] grid_clb_2_bottom_width_0_height_0_subtile_0__pin_O_6_;
   wire [0:0] grid_clb_2_ccff_tail;
   wire [0:0] grid_clb_2_left_width_0_height_0_subtile_0__pin_O_11_;
   wire [0:0] grid_clb_2_left_width_0_height_0_subtile_0__pin_O_15_;
   wire [0:0] grid_clb_2_left_width_0_height_0_subtile_0__pin_O_19_;
   wire [0:0] grid_clb_2_left_width_0_height_0_subtile_0__pin_O_3_;
   wire [0:0] grid_clb_2_left_width_0_height_0_subtile_0__pin_O_7_;
   wire [0:0] grid_clb_2_right_width_0_height_0_subtile_0__pin_O_13_;
   wire [0:0] grid_clb_2_right_width_0_height_0_subtile_0__pin_O_17_;
   wire [0:0] grid_clb_2_right_width_0_height_0_subtile_0__pin_O_1_;
   wire [0:0] grid_clb_2_right_width_0_height_0_subtile_0__pin_O_5_;
   wire [0:0] grid_clb_2_right_width_0_height_0_subtile_0__pin_O_9_;
   wire [0:0] grid_clb_2_top_width_0_height_0_subtile_0__pin_O_0_;
   wire [0:0] grid_clb_2_top_width_0_height_0_subtile_0__pin_O_12_;
   wire [0:0] grid_clb_2_top_width_0_height_0_subtile_0__pin_O_16_;
   wire [0:0] grid_clb_2_top_width_0_height_0_subtile_0__pin_O_4_;
   wire [0:0] grid_clb_2_top_width_0_height_0_subtile_0__pin_O_8_;
   wire [0:0] grid_clb_3_bottom_width_0_height_0_subtile_0__pin_O_10_;
   wire [0:0] grid_clb_3_bottom_width_0_height_0_subtile_0__pin_O_14_;
   wire [0:0] grid_clb_3_bottom_width_0_height_0_subtile_0__pin_O_18_;
   wire [0:0] grid_clb_3_bottom_width_0_height_0_subtile_0__pin_O_2_;
   wire [0:0] grid_clb_3_bottom_width_0_height_0_subtile_0__pin_O_6_;
   wire [0:0] grid_clb_3_ccff_tail;
   wire [0:0] grid_clb_3_left_width_0_height_0_subtile_0__pin_O_11_;
   wire [0:0] grid_clb_3_left_width_0_height_0_subtile_0__pin_O_15_;
   wire [0:0] grid_clb_3_left_width_0_height_0_subtile_0__pin_O_19_;
   wire [0:0] grid_clb_3_left_width_0_height_0_subtile_0__pin_O_3_;
   wire [0:0] grid_clb_3_left_width_0_height_0_subtile_0__pin_O_7_;
   wire [0:0] grid_clb_3_right_width_0_height_0_subtile_0__pin_O_13_;
   wire [0:0] grid_clb_3_right_width_0_height_0_subtile_0__pin_O_17_;
   wire [0:0] grid_clb_3_right_width_0_height_0_subtile_0__pin_O_1_;
   wire [0:0] grid_clb_3_right_width_0_height_0_subtile_0__pin_O_5_;
   wire [0:0] grid_clb_3_right_width_0_height_0_subtile_0__pin_O_9_;
   wire [0:0] grid_clb_3_top_width_0_height_0_subtile_0__pin_O_0_;
   wire [0:0] grid_clb_3_top_width_0_height_0_subtile_0__pin_O_12_;
   wire [0:0] grid_clb_3_top_width_0_height_0_subtile_0__pin_O_16_;
   wire [0:0] grid_clb_3_top_width_0_height_0_subtile_0__pin_O_4_;
   wire [0:0] grid_clb_3_top_width_0_height_0_subtile_0__pin_O_8_;
   wire [0:0] grid_gp_inpad_left_0_right_width_0_height_0_subtile_0__pin_inpad_0_;
   wire [0:0] grid_gp_inpad_left_0_right_width_0_height_0_subtile_1__pin_inpad_0_;
   wire [0:0] grid_gp_inpad_left_0_right_width_0_height_0_subtile_2__pin_inpad_0_;
   wire [0:0] grid_gp_inpad_left_0_right_width_0_height_0_subtile_3__pin_inpad_0_;
   wire [0:0] grid_gp_inpad_left_0_right_width_0_height_0_subtile_4__pin_inpad_0_;
   wire [0:0] grid_gp_inpad_left_0_right_width_0_height_0_subtile_5__pin_inpad_0_;
   wire [0:0] grid_gp_inpad_left_0_right_width_0_height_0_subtile_6__pin_inpad_0_;
   wire [0:0] grid_gp_inpad_left_0_right_width_0_height_0_subtile_7__pin_inpad_0_;
   wire [0:0] grid_gp_inpad_left_1_right_width_0_height_0_subtile_0__pin_inpad_0_;
   wire [0:0] grid_gp_inpad_left_1_right_width_0_height_0_subtile_1__pin_inpad_0_;
   wire [0:0] grid_gp_inpad_left_1_right_width_0_height_0_subtile_2__pin_inpad_0_;
   wire [0:0] grid_gp_inpad_left_1_right_width_0_height_0_subtile_3__pin_inpad_0_;
   wire [0:0] grid_gp_inpad_left_1_right_width_0_height_0_subtile_4__pin_inpad_0_;
   wire [0:0] grid_gp_inpad_left_1_right_width_0_height_0_subtile_5__pin_inpad_0_;
   wire [0:0] grid_gp_inpad_left_1_right_width_0_height_0_subtile_6__pin_inpad_0_;
   wire [0:0] grid_gp_inpad_left_1_right_width_0_height_0_subtile_7__pin_inpad_0_;
   wire [0:0] grid_io_0_bottom_width_0_height_0_subtile_0__pin_inpad_0_;
   wire [0:0] grid_io_0_bottom_width_0_height_0_subtile_1__pin_inpad_0_;
   wire [0:0] grid_io_0_bottom_width_0_height_0_subtile_2__pin_inpad_0_;
   wire [0:0] grid_io_0_bottom_width_0_height_0_subtile_3__pin_inpad_0_;
   wire [0:0] grid_io_0_bottom_width_0_height_0_subtile_4__pin_inpad_0_;
   wire [0:0] grid_io_0_bottom_width_0_height_0_subtile_5__pin_inpad_0_;
   wire [0:0] grid_io_0_bottom_width_0_height_0_subtile_6__pin_inpad_0_;
   wire [0:0] grid_io_0_bottom_width_0_height_0_subtile_7__pin_inpad_0_;
   wire [0:0] grid_io_0_ccff_tail;
   wire [0:0] grid_io_1__0__undriven_bottom_width_0_height_0_subtile_0__pin_inpad_0_;
   wire [0:0] grid_io_1__0__undriven_bottom_width_0_height_0_subtile_0__pin_outpad_0_;
   wire [0:0] grid_io_1__0__undriven_bottom_width_0_height_0_subtile_1__pin_inpad_0_;
   wire [0:0] grid_io_1__0__undriven_bottom_width_0_height_0_subtile_1__pin_outpad_0_;
   wire [0:0] grid_io_1__0__undriven_bottom_width_0_height_0_subtile_2__pin_inpad_0_;
   wire [0:0] grid_io_1__0__undriven_bottom_width_0_height_0_subtile_2__pin_outpad_0_;
   wire [0:0] grid_io_1__0__undriven_bottom_width_0_height_0_subtile_3__pin_inpad_0_;
   wire [0:0] grid_io_1__0__undriven_bottom_width_0_height_0_subtile_3__pin_outpad_0_;
   wire [0:0] grid_io_1__0__undriven_bottom_width_0_height_0_subtile_4__pin_inpad_0_;
   wire [0:0] grid_io_1__0__undriven_bottom_width_0_height_0_subtile_4__pin_outpad_0_;
   wire [0:0] grid_io_1__0__undriven_bottom_width_0_height_0_subtile_5__pin_inpad_0_;
   wire [0:0] grid_io_1__0__undriven_bottom_width_0_height_0_subtile_5__pin_outpad_0_;
   wire [0:0] grid_io_1__0__undriven_bottom_width_0_height_0_subtile_6__pin_inpad_0_;
   wire [0:0] grid_io_1__0__undriven_bottom_width_0_height_0_subtile_6__pin_outpad_0_;
   wire [0:0] grid_io_1__0__undriven_bottom_width_0_height_0_subtile_7__pin_inpad_0_;
   wire [0:0] grid_io_1__0__undriven_bottom_width_0_height_0_subtile_7__pin_outpad_0_;
   wire [0:0] grid_io_1__0__undriven_left_width_0_height_0_subtile_0__pin_inpad_0_;
   wire [0:0] grid_io_1__0__undriven_left_width_0_height_0_subtile_0__pin_outpad_0_;
   wire [0:0] grid_io_1__0__undriven_left_width_0_height_0_subtile_1__pin_inpad_0_;
   wire [0:0] grid_io_1__0__undriven_left_width_0_height_0_subtile_1__pin_outpad_0_;
   wire [0:0] grid_io_1__0__undriven_left_width_0_height_0_subtile_2__pin_inpad_0_;
   wire [0:0] grid_io_1__0__undriven_left_width_0_height_0_subtile_2__pin_outpad_0_;
   wire [0:0] grid_io_1__0__undriven_left_width_0_height_0_subtile_3__pin_inpad_0_;
   wire [0:0] grid_io_1__0__undriven_left_width_0_height_0_subtile_3__pin_outpad_0_;
   wire [0:0] grid_io_1__0__undriven_left_width_0_height_0_subtile_4__pin_inpad_0_;
   wire [0:0] grid_io_1__0__undriven_left_width_0_height_0_subtile_4__pin_outpad_0_;
   wire [0:0] grid_io_1__0__undriven_left_width_0_height_0_subtile_5__pin_inpad_0_;
   wire [0:0] grid_io_1__0__undriven_left_width_0_height_0_subtile_5__pin_outpad_0_;
   wire [0:0] grid_io_1__0__undriven_left_width_0_height_0_subtile_6__pin_inpad_0_;
   wire [0:0] grid_io_1__0__undriven_left_width_0_height_0_subtile_6__pin_outpad_0_;
   wire [0:0] grid_io_1__0__undriven_left_width_0_height_0_subtile_7__pin_inpad_0_;
   wire [0:0] grid_io_1__0__undriven_left_width_0_height_0_subtile_7__pin_outpad_0_;
   wire [0:0] grid_io_1__0__undriven_right_width_0_height_0_subtile_0__pin_inpad_0_;
   wire [0:0] grid_io_1__0__undriven_right_width_0_height_0_subtile_0__pin_outpad_0_;
   wire [0:0] grid_io_1__0__undriven_right_width_0_height_0_subtile_1__pin_inpad_0_;
   wire [0:0] grid_io_1__0__undriven_right_width_0_height_0_subtile_1__pin_outpad_0_;
   wire [0:0] grid_io_1__0__undriven_right_width_0_height_0_subtile_2__pin_inpad_0_;
   wire [0:0] grid_io_1__0__undriven_right_width_0_height_0_subtile_2__pin_outpad_0_;
   wire [0:0] grid_io_1__0__undriven_right_width_0_height_0_subtile_3__pin_inpad_0_;
   wire [0:0] grid_io_1__0__undriven_right_width_0_height_0_subtile_3__pin_outpad_0_;
   wire [0:0] grid_io_1__0__undriven_right_width_0_height_0_subtile_4__pin_inpad_0_;
   wire [0:0] grid_io_1__0__undriven_right_width_0_height_0_subtile_4__pin_outpad_0_;
   wire [0:0] grid_io_1__0__undriven_right_width_0_height_0_subtile_5__pin_inpad_0_;
   wire [0:0] grid_io_1__0__undriven_right_width_0_height_0_subtile_5__pin_outpad_0_;
   wire [0:0] grid_io_1__0__undriven_right_width_0_height_0_subtile_6__pin_inpad_0_;
   wire [0:0] grid_io_1__0__undriven_right_width_0_height_0_subtile_6__pin_outpad_0_;
   wire [0:0] grid_io_1__0__undriven_right_width_0_height_0_subtile_7__pin_inpad_0_;
   wire [0:0] grid_io_1__0__undriven_right_width_0_height_0_subtile_7__pin_outpad_0_;
   wire [0:0] grid_io_1__3__undriven_left_width_0_height_0_subtile_0__pin_inpad_0_;
   wire [0:0] grid_io_1__3__undriven_left_width_0_height_0_subtile_0__pin_outpad_0_;
   wire [0:0] grid_io_1__3__undriven_left_width_0_height_0_subtile_1__pin_inpad_0_;
   wire [0:0] grid_io_1__3__undriven_left_width_0_height_0_subtile_1__pin_outpad_0_;
   wire [0:0] grid_io_1__3__undriven_left_width_0_height_0_subtile_2__pin_inpad_0_;
   wire [0:0] grid_io_1__3__undriven_left_width_0_height_0_subtile_2__pin_outpad_0_;
   wire [0:0] grid_io_1__3__undriven_left_width_0_height_0_subtile_3__pin_inpad_0_;
   wire [0:0] grid_io_1__3__undriven_left_width_0_height_0_subtile_3__pin_outpad_0_;
   wire [0:0] grid_io_1__3__undriven_left_width_0_height_0_subtile_4__pin_inpad_0_;
   wire [0:0] grid_io_1__3__undriven_left_width_0_height_0_subtile_4__pin_outpad_0_;
   wire [0:0] grid_io_1__3__undriven_left_width_0_height_0_subtile_5__pin_inpad_0_;
   wire [0:0] grid_io_1__3__undriven_left_width_0_height_0_subtile_5__pin_outpad_0_;
   wire [0:0] grid_io_1__3__undriven_left_width_0_height_0_subtile_6__pin_inpad_0_;
   wire [0:0] grid_io_1__3__undriven_left_width_0_height_0_subtile_6__pin_outpad_0_;
   wire [0:0] grid_io_1__3__undriven_left_width_0_height_0_subtile_7__pin_inpad_0_;
   wire [0:0] grid_io_1__3__undriven_left_width_0_height_0_subtile_7__pin_outpad_0_;
   wire [0:0] grid_io_1__3__undriven_right_width_0_height_0_subtile_0__pin_inpad_0_;
   wire [0:0] grid_io_1__3__undriven_right_width_0_height_0_subtile_0__pin_outpad_0_;
   wire [0:0] grid_io_1__3__undriven_right_width_0_height_0_subtile_1__pin_inpad_0_;
   wire [0:0] grid_io_1__3__undriven_right_width_0_height_0_subtile_1__pin_outpad_0_;
   wire [0:0] grid_io_1__3__undriven_right_width_0_height_0_subtile_2__pin_inpad_0_;
   wire [0:0] grid_io_1__3__undriven_right_width_0_height_0_subtile_2__pin_outpad_0_;
   wire [0:0] grid_io_1__3__undriven_right_width_0_height_0_subtile_3__pin_inpad_0_;
   wire [0:0] grid_io_1__3__undriven_right_width_0_height_0_subtile_3__pin_outpad_0_;
   wire [0:0] grid_io_1__3__undriven_right_width_0_height_0_subtile_4__pin_inpad_0_;
   wire [0:0] grid_io_1__3__undriven_right_width_0_height_0_subtile_4__pin_outpad_0_;
   wire [0:0] grid_io_1__3__undriven_right_width_0_height_0_subtile_5__pin_inpad_0_;
   wire [0:0] grid_io_1__3__undriven_right_width_0_height_0_subtile_5__pin_outpad_0_;
   wire [0:0] grid_io_1__3__undriven_right_width_0_height_0_subtile_6__pin_inpad_0_;
   wire [0:0] grid_io_1__3__undriven_right_width_0_height_0_subtile_6__pin_outpad_0_;
   wire [0:0] grid_io_1__3__undriven_right_width_0_height_0_subtile_7__pin_inpad_0_;
   wire [0:0] grid_io_1__3__undriven_right_width_0_height_0_subtile_7__pin_outpad_0_;
   wire [0:0] grid_io_1__3__undriven_top_width_0_height_0_subtile_0__pin_inpad_0_;
   wire [0:0] grid_io_1__3__undriven_top_width_0_height_0_subtile_0__pin_outpad_0_;
   wire [0:0] grid_io_1__3__undriven_top_width_0_height_0_subtile_1__pin_inpad_0_;
   wire [0:0] grid_io_1__3__undriven_top_width_0_height_0_subtile_1__pin_outpad_0_;
   wire [0:0] grid_io_1__3__undriven_top_width_0_height_0_subtile_2__pin_inpad_0_;
   wire [0:0] grid_io_1__3__undriven_top_width_0_height_0_subtile_2__pin_outpad_0_;
   wire [0:0] grid_io_1__3__undriven_top_width_0_height_0_subtile_3__pin_inpad_0_;
   wire [0:0] grid_io_1__3__undriven_top_width_0_height_0_subtile_3__pin_outpad_0_;
   wire [0:0] grid_io_1__3__undriven_top_width_0_height_0_subtile_4__pin_inpad_0_;
   wire [0:0] grid_io_1__3__undriven_top_width_0_height_0_subtile_4__pin_outpad_0_;
   wire [0:0] grid_io_1__3__undriven_top_width_0_height_0_subtile_5__pin_inpad_0_;
   wire [0:0] grid_io_1__3__undriven_top_width_0_height_0_subtile_5__pin_outpad_0_;
   wire [0:0] grid_io_1__3__undriven_top_width_0_height_0_subtile_6__pin_inpad_0_;
   wire [0:0] grid_io_1__3__undriven_top_width_0_height_0_subtile_6__pin_outpad_0_;
   wire [0:0] grid_io_1__3__undriven_top_width_0_height_0_subtile_7__pin_inpad_0_;
   wire [0:0] grid_io_1__3__undriven_top_width_0_height_0_subtile_7__pin_outpad_0_;
   wire [0:0] grid_io_1_bottom_width_0_height_0_subtile_0__pin_inpad_0_;
   wire [0:0] grid_io_1_bottom_width_0_height_0_subtile_1__pin_inpad_0_;
   wire [0:0] grid_io_1_bottom_width_0_height_0_subtile_2__pin_inpad_0_;
   wire [0:0] grid_io_1_bottom_width_0_height_0_subtile_3__pin_inpad_0_;
   wire [0:0] grid_io_1_bottom_width_0_height_0_subtile_4__pin_inpad_0_;
   wire [0:0] grid_io_1_bottom_width_0_height_0_subtile_5__pin_inpad_0_;
   wire [0:0] grid_io_1_bottom_width_0_height_0_subtile_6__pin_inpad_0_;
   wire [0:0] grid_io_1_bottom_width_0_height_0_subtile_7__pin_inpad_0_;
   wire [0:0] grid_io_1_ccff_tail;
   wire [0:0] grid_io_2__0__undriven_bottom_width_0_height_0_subtile_0__pin_inpad_0_;
   wire [0:0] grid_io_2__0__undriven_bottom_width_0_height_0_subtile_0__pin_outpad_0_;
   wire [0:0] grid_io_2__0__undriven_bottom_width_0_height_0_subtile_1__pin_inpad_0_;
   wire [0:0] grid_io_2__0__undriven_bottom_width_0_height_0_subtile_1__pin_outpad_0_;
   wire [0:0] grid_io_2__0__undriven_bottom_width_0_height_0_subtile_2__pin_inpad_0_;
   wire [0:0] grid_io_2__0__undriven_bottom_width_0_height_0_subtile_2__pin_outpad_0_;
   wire [0:0] grid_io_2__0__undriven_bottom_width_0_height_0_subtile_3__pin_inpad_0_;
   wire [0:0] grid_io_2__0__undriven_bottom_width_0_height_0_subtile_3__pin_outpad_0_;
   wire [0:0] grid_io_2__0__undriven_bottom_width_0_height_0_subtile_4__pin_inpad_0_;
   wire [0:0] grid_io_2__0__undriven_bottom_width_0_height_0_subtile_4__pin_outpad_0_;
   wire [0:0] grid_io_2__0__undriven_bottom_width_0_height_0_subtile_5__pin_inpad_0_;
   wire [0:0] grid_io_2__0__undriven_bottom_width_0_height_0_subtile_5__pin_outpad_0_;
   wire [0:0] grid_io_2__0__undriven_bottom_width_0_height_0_subtile_6__pin_inpad_0_;
   wire [0:0] grid_io_2__0__undriven_bottom_width_0_height_0_subtile_6__pin_outpad_0_;
   wire [0:0] grid_io_2__0__undriven_bottom_width_0_height_0_subtile_7__pin_inpad_0_;
   wire [0:0] grid_io_2__0__undriven_bottom_width_0_height_0_subtile_7__pin_outpad_0_;
   wire [0:0] grid_io_2__0__undriven_left_width_0_height_0_subtile_0__pin_inpad_0_;
   wire [0:0] grid_io_2__0__undriven_left_width_0_height_0_subtile_0__pin_outpad_0_;
   wire [0:0] grid_io_2__0__undriven_left_width_0_height_0_subtile_1__pin_inpad_0_;
   wire [0:0] grid_io_2__0__undriven_left_width_0_height_0_subtile_1__pin_outpad_0_;
   wire [0:0] grid_io_2__0__undriven_left_width_0_height_0_subtile_2__pin_inpad_0_;
   wire [0:0] grid_io_2__0__undriven_left_width_0_height_0_subtile_2__pin_outpad_0_;
   wire [0:0] grid_io_2__0__undriven_left_width_0_height_0_subtile_3__pin_inpad_0_;
   wire [0:0] grid_io_2__0__undriven_left_width_0_height_0_subtile_3__pin_outpad_0_;
   wire [0:0] grid_io_2__0__undriven_left_width_0_height_0_subtile_4__pin_inpad_0_;
   wire [0:0] grid_io_2__0__undriven_left_width_0_height_0_subtile_4__pin_outpad_0_;
   wire [0:0] grid_io_2__0__undriven_left_width_0_height_0_subtile_5__pin_inpad_0_;
   wire [0:0] grid_io_2__0__undriven_left_width_0_height_0_subtile_5__pin_outpad_0_;
   wire [0:0] grid_io_2__0__undriven_left_width_0_height_0_subtile_6__pin_inpad_0_;
   wire [0:0] grid_io_2__0__undriven_left_width_0_height_0_subtile_6__pin_outpad_0_;
   wire [0:0] grid_io_2__0__undriven_left_width_0_height_0_subtile_7__pin_inpad_0_;
   wire [0:0] grid_io_2__0__undriven_left_width_0_height_0_subtile_7__pin_outpad_0_;
   wire [0:0] grid_io_2__0__undriven_right_width_0_height_0_subtile_0__pin_inpad_0_;
   wire [0:0] grid_io_2__0__undriven_right_width_0_height_0_subtile_0__pin_outpad_0_;
   wire [0:0] grid_io_2__0__undriven_right_width_0_height_0_subtile_1__pin_inpad_0_;
   wire [0:0] grid_io_2__0__undriven_right_width_0_height_0_subtile_1__pin_outpad_0_;
   wire [0:0] grid_io_2__0__undriven_right_width_0_height_0_subtile_2__pin_inpad_0_;
   wire [0:0] grid_io_2__0__undriven_right_width_0_height_0_subtile_2__pin_outpad_0_;
   wire [0:0] grid_io_2__0__undriven_right_width_0_height_0_subtile_3__pin_inpad_0_;
   wire [0:0] grid_io_2__0__undriven_right_width_0_height_0_subtile_3__pin_outpad_0_;
   wire [0:0] grid_io_2__0__undriven_right_width_0_height_0_subtile_4__pin_inpad_0_;
   wire [0:0] grid_io_2__0__undriven_right_width_0_height_0_subtile_4__pin_outpad_0_;
   wire [0:0] grid_io_2__0__undriven_right_width_0_height_0_subtile_5__pin_inpad_0_;
   wire [0:0] grid_io_2__0__undriven_right_width_0_height_0_subtile_5__pin_outpad_0_;
   wire [0:0] grid_io_2__0__undriven_right_width_0_height_0_subtile_6__pin_inpad_0_;
   wire [0:0] grid_io_2__0__undriven_right_width_0_height_0_subtile_6__pin_outpad_0_;
   wire [0:0] grid_io_2__0__undriven_right_width_0_height_0_subtile_7__pin_inpad_0_;
   wire [0:0] grid_io_2__0__undriven_right_width_0_height_0_subtile_7__pin_outpad_0_;
   wire [0:0] grid_io_2__3__undriven_left_width_0_height_0_subtile_0__pin_inpad_0_;
   wire [0:0] grid_io_2__3__undriven_left_width_0_height_0_subtile_0__pin_outpad_0_;
   wire [0:0] grid_io_2__3__undriven_left_width_0_height_0_subtile_1__pin_inpad_0_;
   wire [0:0] grid_io_2__3__undriven_left_width_0_height_0_subtile_1__pin_outpad_0_;
   wire [0:0] grid_io_2__3__undriven_left_width_0_height_0_subtile_2__pin_inpad_0_;
   wire [0:0] grid_io_2__3__undriven_left_width_0_height_0_subtile_2__pin_outpad_0_;
   wire [0:0] grid_io_2__3__undriven_left_width_0_height_0_subtile_3__pin_inpad_0_;
   wire [0:0] grid_io_2__3__undriven_left_width_0_height_0_subtile_3__pin_outpad_0_;
   wire [0:0] grid_io_2__3__undriven_left_width_0_height_0_subtile_4__pin_inpad_0_;
   wire [0:0] grid_io_2__3__undriven_left_width_0_height_0_subtile_4__pin_outpad_0_;
   wire [0:0] grid_io_2__3__undriven_left_width_0_height_0_subtile_5__pin_inpad_0_;
   wire [0:0] grid_io_2__3__undriven_left_width_0_height_0_subtile_5__pin_outpad_0_;
   wire [0:0] grid_io_2__3__undriven_left_width_0_height_0_subtile_6__pin_inpad_0_;
   wire [0:0] grid_io_2__3__undriven_left_width_0_height_0_subtile_6__pin_outpad_0_;
   wire [0:0] grid_io_2__3__undriven_left_width_0_height_0_subtile_7__pin_inpad_0_;
   wire [0:0] grid_io_2__3__undriven_left_width_0_height_0_subtile_7__pin_outpad_0_;
   wire [0:0] grid_io_2__3__undriven_right_width_0_height_0_subtile_0__pin_inpad_0_;
   wire [0:0] grid_io_2__3__undriven_right_width_0_height_0_subtile_0__pin_outpad_0_;
   wire [0:0] grid_io_2__3__undriven_right_width_0_height_0_subtile_1__pin_inpad_0_;
   wire [0:0] grid_io_2__3__undriven_right_width_0_height_0_subtile_1__pin_outpad_0_;
   wire [0:0] grid_io_2__3__undriven_right_width_0_height_0_subtile_2__pin_inpad_0_;
   wire [0:0] grid_io_2__3__undriven_right_width_0_height_0_subtile_2__pin_outpad_0_;
   wire [0:0] grid_io_2__3__undriven_right_width_0_height_0_subtile_3__pin_inpad_0_;
   wire [0:0] grid_io_2__3__undriven_right_width_0_height_0_subtile_3__pin_outpad_0_;
   wire [0:0] grid_io_2__3__undriven_right_width_0_height_0_subtile_4__pin_inpad_0_;
   wire [0:0] grid_io_2__3__undriven_right_width_0_height_0_subtile_4__pin_outpad_0_;
   wire [0:0] grid_io_2__3__undriven_right_width_0_height_0_subtile_5__pin_inpad_0_;
   wire [0:0] grid_io_2__3__undriven_right_width_0_height_0_subtile_5__pin_outpad_0_;
   wire [0:0] grid_io_2__3__undriven_right_width_0_height_0_subtile_6__pin_inpad_0_;
   wire [0:0] grid_io_2__3__undriven_right_width_0_height_0_subtile_6__pin_outpad_0_;
   wire [0:0] grid_io_2__3__undriven_right_width_0_height_0_subtile_7__pin_inpad_0_;
   wire [0:0] grid_io_2__3__undriven_right_width_0_height_0_subtile_7__pin_outpad_0_;
   wire [0:0] grid_io_2__3__undriven_top_width_0_height_0_subtile_0__pin_inpad_0_;
   wire [0:0] grid_io_2__3__undriven_top_width_0_height_0_subtile_0__pin_outpad_0_;
   wire [0:0] grid_io_2__3__undriven_top_width_0_height_0_subtile_1__pin_inpad_0_;
   wire [0:0] grid_io_2__3__undriven_top_width_0_height_0_subtile_1__pin_outpad_0_;
   wire [0:0] grid_io_2__3__undriven_top_width_0_height_0_subtile_2__pin_inpad_0_;
   wire [0:0] grid_io_2__3__undriven_top_width_0_height_0_subtile_2__pin_outpad_0_;
   wire [0:0] grid_io_2__3__undriven_top_width_0_height_0_subtile_3__pin_inpad_0_;
   wire [0:0] grid_io_2__3__undriven_top_width_0_height_0_subtile_3__pin_outpad_0_;
   wire [0:0] grid_io_2__3__undriven_top_width_0_height_0_subtile_4__pin_inpad_0_;
   wire [0:0] grid_io_2__3__undriven_top_width_0_height_0_subtile_4__pin_outpad_0_;
   wire [0:0] grid_io_2__3__undriven_top_width_0_height_0_subtile_5__pin_inpad_0_;
   wire [0:0] grid_io_2__3__undriven_top_width_0_height_0_subtile_5__pin_outpad_0_;
   wire [0:0] grid_io_2__3__undriven_top_width_0_height_0_subtile_6__pin_inpad_0_;
   wire [0:0] grid_io_2__3__undriven_top_width_0_height_0_subtile_6__pin_outpad_0_;
   wire [0:0] grid_io_2__3__undriven_top_width_0_height_0_subtile_7__pin_inpad_0_;
   wire [0:0] grid_io_2__3__undriven_top_width_0_height_0_subtile_7__pin_outpad_0_;
   wire [0:0] grid_io_2_ccff_tail;
   wire [0:0] grid_io_2_top_width_0_height_0_subtile_0__pin_inpad_0_;
   wire [0:0] grid_io_2_top_width_0_height_0_subtile_1__pin_inpad_0_;
   wire [0:0] grid_io_2_top_width_0_height_0_subtile_2__pin_inpad_0_;
   wire [0:0] grid_io_2_top_width_0_height_0_subtile_3__pin_inpad_0_;
   wire [0:0] grid_io_2_top_width_0_height_0_subtile_4__pin_inpad_0_;
   wire [0:0] grid_io_2_top_width_0_height_0_subtile_5__pin_inpad_0_;
   wire [0:0] grid_io_2_top_width_0_height_0_subtile_6__pin_inpad_0_;
   wire [0:0] grid_io_2_top_width_0_height_0_subtile_7__pin_inpad_0_;
   wire [0:0] grid_io_3_ccff_tail;
   wire [0:0] grid_io_3_top_width_0_height_0_subtile_0__pin_inpad_0_;
   wire [0:0] grid_io_3_top_width_0_height_0_subtile_1__pin_inpad_0_;
   wire [0:0] grid_io_3_top_width_0_height_0_subtile_2__pin_inpad_0_;
   wire [0:0] grid_io_3_top_width_0_height_0_subtile_3__pin_inpad_0_;
   wire [0:0] grid_io_3_top_width_0_height_0_subtile_4__pin_inpad_0_;
   wire [0:0] grid_io_3_top_width_0_height_0_subtile_5__pin_inpad_0_;
   wire [0:0] grid_io_3_top_width_0_height_0_subtile_6__pin_inpad_0_;
   wire [0:0] grid_io_3_top_width_0_height_0_subtile_7__pin_inpad_0_;
   wire [0:0] sb_0__0__0_ccff_tail;
   wire [0:9] sb_0__0__0_chanx_right_out;
   wire [0:9] sb_0__0__0_chany_top_out;
   wire [0:0] sb_0__1__0_ccff_tail;
   wire [0:9] sb_0__1__0_chanx_right_out;
   wire [0:9] sb_0__1__0_chany_bottom_out;
   wire [0:9] sb_0__1__0_chany_top_out;
   wire [0:0] sb_0__2__0_ccff_tail;
   wire [0:9] sb_0__2__0_chanx_right_out;
   wire [0:9] sb_0__2__0_chany_bottom_out;
   wire [0:0] sb_1__0__0_ccff_tail;
   wire [0:9] sb_1__0__0_chanx_left_out;
   wire [0:9] sb_1__0__0_chanx_right_out;
   wire [0:9] sb_1__0__0_chany_top_out;
   wire [0:0] sb_1__1__0_ccff_tail;
   wire [0:9] sb_1__1__0_chanx_left_out;
   wire [0:9] sb_1__1__0_chanx_right_out;
   wire [0:9] sb_1__1__0_chany_bottom_out;
   wire [0:9] sb_1__1__0_chany_top_out;
   wire [0:0] sb_1__2__0_ccff_tail;
   wire [0:9] sb_1__2__0_chanx_left_out;
   wire [0:9] sb_1__2__0_chanx_right_out;
   wire [0:9] sb_1__2__0_chany_bottom_out;
   wire [0:0] sb_2__0__0_ccff_tail;
   wire [0:9] sb_2__0__0_chanx_left_out;
   wire [0:9] sb_2__0__0_chany_top_out;
   wire [0:0] sb_2__1__0_ccff_tail;
   wire [0:9] sb_2__1__0_chanx_left_out;
   wire [0:9] sb_2__1__0_chany_bottom_out;
   wire [0:9] sb_2__1__0_chany_top_out;
   wire [0:0] sb_2__2__0_ccff_tail;
   wire [0:9] sb_2__2__0_chanx_left_out;
   wire [0:9] sb_2__2__0_chany_bottom_out;

   grid_io grid_io_1__3_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD({ gfpga_pad_GPIO_PAD[0],
		gfpga_pad_GPIO_PAD[1],
		gfpga_pad_GPIO_PAD[2],
		gfpga_pad_GPIO_PAD[3],
		gfpga_pad_GPIO_PAD[4],
		gfpga_pad_GPIO_PAD[5],
		gfpga_pad_GPIO_PAD[6],
		gfpga_pad_GPIO_PAD[7] }),
	.top_width_0_height_0_subtile_0__pin_outpad_0_(grid_io_1__3__undriven_top_width_0_height_0_subtile_0__pin_outpad_0_),
	.top_width_0_height_0_subtile_1__pin_outpad_0_(grid_io_1__3__undriven_top_width_0_height_0_subtile_1__pin_outpad_0_),
	.top_width_0_height_0_subtile_2__pin_outpad_0_(grid_io_1__3__undriven_top_width_0_height_0_subtile_2__pin_outpad_0_),
	.top_width_0_height_0_subtile_3__pin_outpad_0_(grid_io_1__3__undriven_top_width_0_height_0_subtile_3__pin_outpad_0_),
	.top_width_0_height_0_subtile_4__pin_outpad_0_(grid_io_1__3__undriven_top_width_0_height_0_subtile_4__pin_outpad_0_),
	.top_width_0_height_0_subtile_5__pin_outpad_0_(grid_io_1__3__undriven_top_width_0_height_0_subtile_5__pin_outpad_0_),
	.top_width_0_height_0_subtile_6__pin_outpad_0_(grid_io_1__3__undriven_top_width_0_height_0_subtile_6__pin_outpad_0_),
	.top_width_0_height_0_subtile_7__pin_outpad_0_(grid_io_1__3__undriven_top_width_0_height_0_subtile_7__pin_outpad_0_),
	.right_width_0_height_0_subtile_0__pin_outpad_0_(grid_io_1__3__undriven_right_width_0_height_0_subtile_0__pin_outpad_0_),
	.right_width_0_height_0_subtile_1__pin_outpad_0_(grid_io_1__3__undriven_right_width_0_height_0_subtile_1__pin_outpad_0_),
	.right_width_0_height_0_subtile_2__pin_outpad_0_(grid_io_1__3__undriven_right_width_0_height_0_subtile_2__pin_outpad_0_),
	.right_width_0_height_0_subtile_3__pin_outpad_0_(grid_io_1__3__undriven_right_width_0_height_0_subtile_3__pin_outpad_0_),
	.right_width_0_height_0_subtile_4__pin_outpad_0_(grid_io_1__3__undriven_right_width_0_height_0_subtile_4__pin_outpad_0_),
	.right_width_0_height_0_subtile_5__pin_outpad_0_(grid_io_1__3__undriven_right_width_0_height_0_subtile_5__pin_outpad_0_),
	.right_width_0_height_0_subtile_6__pin_outpad_0_(grid_io_1__3__undriven_right_width_0_height_0_subtile_6__pin_outpad_0_),
	.right_width_0_height_0_subtile_7__pin_outpad_0_(grid_io_1__3__undriven_right_width_0_height_0_subtile_7__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_0__pin_outpad_0_(cbx_1__2__0_top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_1__pin_outpad_0_(cbx_1__2__0_top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_2__pin_outpad_0_(cbx_1__2__0_top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_3__pin_outpad_0_(cbx_1__2__0_top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_4__pin_outpad_0_(cbx_1__2__0_top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_5__pin_outpad_0_(cbx_1__2__0_top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_6__pin_outpad_0_(cbx_1__2__0_top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_7__pin_outpad_0_(cbx_1__2__0_top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_),
	.left_width_0_height_0_subtile_0__pin_outpad_0_(grid_io_1__3__undriven_left_width_0_height_0_subtile_0__pin_outpad_0_),
	.left_width_0_height_0_subtile_1__pin_outpad_0_(grid_io_1__3__undriven_left_width_0_height_0_subtile_1__pin_outpad_0_),
	.left_width_0_height_0_subtile_2__pin_outpad_0_(grid_io_1__3__undriven_left_width_0_height_0_subtile_2__pin_outpad_0_),
	.left_width_0_height_0_subtile_3__pin_outpad_0_(grid_io_1__3__undriven_left_width_0_height_0_subtile_3__pin_outpad_0_),
	.left_width_0_height_0_subtile_4__pin_outpad_0_(grid_io_1__3__undriven_left_width_0_height_0_subtile_4__pin_outpad_0_),
	.left_width_0_height_0_subtile_5__pin_outpad_0_(grid_io_1__3__undriven_left_width_0_height_0_subtile_5__pin_outpad_0_),
	.left_width_0_height_0_subtile_6__pin_outpad_0_(grid_io_1__3__undriven_left_width_0_height_0_subtile_6__pin_outpad_0_),
	.left_width_0_height_0_subtile_7__pin_outpad_0_(grid_io_1__3__undriven_left_width_0_height_0_subtile_7__pin_outpad_0_),
	.ccff_head(grid_io_1_ccff_tail),
	.top_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_1__3__undriven_top_width_0_height_0_subtile_0__pin_inpad_0_),
	.top_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_1__3__undriven_top_width_0_height_0_subtile_1__pin_inpad_0_),
	.top_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_1__3__undriven_top_width_0_height_0_subtile_2__pin_inpad_0_),
	.top_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_1__3__undriven_top_width_0_height_0_subtile_3__pin_inpad_0_),
	.top_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_1__3__undriven_top_width_0_height_0_subtile_4__pin_inpad_0_),
	.top_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_1__3__undriven_top_width_0_height_0_subtile_5__pin_inpad_0_),
	.top_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_1__3__undriven_top_width_0_height_0_subtile_6__pin_inpad_0_),
	.top_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_1__3__undriven_top_width_0_height_0_subtile_7__pin_inpad_0_),
	.right_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_1__3__undriven_right_width_0_height_0_subtile_0__pin_inpad_0_),
	.right_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_1__3__undriven_right_width_0_height_0_subtile_1__pin_inpad_0_),
	.right_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_1__3__undriven_right_width_0_height_0_subtile_2__pin_inpad_0_),
	.right_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_1__3__undriven_right_width_0_height_0_subtile_3__pin_inpad_0_),
	.right_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_1__3__undriven_right_width_0_height_0_subtile_4__pin_inpad_0_),
	.right_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_1__3__undriven_right_width_0_height_0_subtile_5__pin_inpad_0_),
	.right_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_1__3__undriven_right_width_0_height_0_subtile_6__pin_inpad_0_),
	.right_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_1__3__undriven_right_width_0_height_0_subtile_7__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_0_bottom_width_0_height_0_subtile_0__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_0_bottom_width_0_height_0_subtile_1__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_0_bottom_width_0_height_0_subtile_2__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_0_bottom_width_0_height_0_subtile_3__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_0_bottom_width_0_height_0_subtile_4__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_0_bottom_width_0_height_0_subtile_5__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_0_bottom_width_0_height_0_subtile_6__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_0_bottom_width_0_height_0_subtile_7__pin_inpad_0_),
	.left_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_1__3__undriven_left_width_0_height_0_subtile_0__pin_inpad_0_),
	.left_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_1__3__undriven_left_width_0_height_0_subtile_1__pin_inpad_0_),
	.left_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_1__3__undriven_left_width_0_height_0_subtile_2__pin_inpad_0_),
	.left_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_1__3__undriven_left_width_0_height_0_subtile_3__pin_inpad_0_),
	.left_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_1__3__undriven_left_width_0_height_0_subtile_4__pin_inpad_0_),
	.left_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_1__3__undriven_left_width_0_height_0_subtile_5__pin_inpad_0_),
	.left_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_1__3__undriven_left_width_0_height_0_subtile_6__pin_inpad_0_),
	.left_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_1__3__undriven_left_width_0_height_0_subtile_7__pin_inpad_0_),
	.ccff_tail(grid_io_0_ccff_tail));
   grid_io grid_io_2__3_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD({ gfpga_pad_GPIO_PAD[8],
		gfpga_pad_GPIO_PAD[9],
		gfpga_pad_GPIO_PAD[10],
		gfpga_pad_GPIO_PAD[11],
		gfpga_pad_GPIO_PAD[12],
		gfpga_pad_GPIO_PAD[13],
		gfpga_pad_GPIO_PAD[14],
		gfpga_pad_GPIO_PAD[15] }),
	.top_width_0_height_0_subtile_0__pin_outpad_0_(grid_io_2__3__undriven_top_width_0_height_0_subtile_0__pin_outpad_0_),
	.top_width_0_height_0_subtile_1__pin_outpad_0_(grid_io_2__3__undriven_top_width_0_height_0_subtile_1__pin_outpad_0_),
	.top_width_0_height_0_subtile_2__pin_outpad_0_(grid_io_2__3__undriven_top_width_0_height_0_subtile_2__pin_outpad_0_),
	.top_width_0_height_0_subtile_3__pin_outpad_0_(grid_io_2__3__undriven_top_width_0_height_0_subtile_3__pin_outpad_0_),
	.top_width_0_height_0_subtile_4__pin_outpad_0_(grid_io_2__3__undriven_top_width_0_height_0_subtile_4__pin_outpad_0_),
	.top_width_0_height_0_subtile_5__pin_outpad_0_(grid_io_2__3__undriven_top_width_0_height_0_subtile_5__pin_outpad_0_),
	.top_width_0_height_0_subtile_6__pin_outpad_0_(grid_io_2__3__undriven_top_width_0_height_0_subtile_6__pin_outpad_0_),
	.top_width_0_height_0_subtile_7__pin_outpad_0_(grid_io_2__3__undriven_top_width_0_height_0_subtile_7__pin_outpad_0_),
	.right_width_0_height_0_subtile_0__pin_outpad_0_(grid_io_2__3__undriven_right_width_0_height_0_subtile_0__pin_outpad_0_),
	.right_width_0_height_0_subtile_1__pin_outpad_0_(grid_io_2__3__undriven_right_width_0_height_0_subtile_1__pin_outpad_0_),
	.right_width_0_height_0_subtile_2__pin_outpad_0_(grid_io_2__3__undriven_right_width_0_height_0_subtile_2__pin_outpad_0_),
	.right_width_0_height_0_subtile_3__pin_outpad_0_(grid_io_2__3__undriven_right_width_0_height_0_subtile_3__pin_outpad_0_),
	.right_width_0_height_0_subtile_4__pin_outpad_0_(grid_io_2__3__undriven_right_width_0_height_0_subtile_4__pin_outpad_0_),
	.right_width_0_height_0_subtile_5__pin_outpad_0_(grid_io_2__3__undriven_right_width_0_height_0_subtile_5__pin_outpad_0_),
	.right_width_0_height_0_subtile_6__pin_outpad_0_(grid_io_2__3__undriven_right_width_0_height_0_subtile_6__pin_outpad_0_),
	.right_width_0_height_0_subtile_7__pin_outpad_0_(grid_io_2__3__undriven_right_width_0_height_0_subtile_7__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_0__pin_outpad_0_(cbx_1__2__1_top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_1__pin_outpad_0_(cbx_1__2__1_top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_2__pin_outpad_0_(cbx_1__2__1_top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_3__pin_outpad_0_(cbx_1__2__1_top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_4__pin_outpad_0_(cbx_1__2__1_top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_5__pin_outpad_0_(cbx_1__2__1_top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_6__pin_outpad_0_(cbx_1__2__1_top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_7__pin_outpad_0_(cbx_1__2__1_top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_),
	.left_width_0_height_0_subtile_0__pin_outpad_0_(grid_io_2__3__undriven_left_width_0_height_0_subtile_0__pin_outpad_0_),
	.left_width_0_height_0_subtile_1__pin_outpad_0_(grid_io_2__3__undriven_left_width_0_height_0_subtile_1__pin_outpad_0_),
	.left_width_0_height_0_subtile_2__pin_outpad_0_(grid_io_2__3__undriven_left_width_0_height_0_subtile_2__pin_outpad_0_),
	.left_width_0_height_0_subtile_3__pin_outpad_0_(grid_io_2__3__undriven_left_width_0_height_0_subtile_3__pin_outpad_0_),
	.left_width_0_height_0_subtile_4__pin_outpad_0_(grid_io_2__3__undriven_left_width_0_height_0_subtile_4__pin_outpad_0_),
	.left_width_0_height_0_subtile_5__pin_outpad_0_(grid_io_2__3__undriven_left_width_0_height_0_subtile_5__pin_outpad_0_),
	.left_width_0_height_0_subtile_6__pin_outpad_0_(grid_io_2__3__undriven_left_width_0_height_0_subtile_6__pin_outpad_0_),
	.left_width_0_height_0_subtile_7__pin_outpad_0_(grid_io_2__3__undriven_left_width_0_height_0_subtile_7__pin_outpad_0_),
	.ccff_head(grid_io_2_ccff_tail),
	.top_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_2__3__undriven_top_width_0_height_0_subtile_0__pin_inpad_0_),
	.top_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_2__3__undriven_top_width_0_height_0_subtile_1__pin_inpad_0_),
	.top_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_2__3__undriven_top_width_0_height_0_subtile_2__pin_inpad_0_),
	.top_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_2__3__undriven_top_width_0_height_0_subtile_3__pin_inpad_0_),
	.top_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_2__3__undriven_top_width_0_height_0_subtile_4__pin_inpad_0_),
	.top_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_2__3__undriven_top_width_0_height_0_subtile_5__pin_inpad_0_),
	.top_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_2__3__undriven_top_width_0_height_0_subtile_6__pin_inpad_0_),
	.top_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_2__3__undriven_top_width_0_height_0_subtile_7__pin_inpad_0_),
	.right_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_2__3__undriven_right_width_0_height_0_subtile_0__pin_inpad_0_),
	.right_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_2__3__undriven_right_width_0_height_0_subtile_1__pin_inpad_0_),
	.right_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_2__3__undriven_right_width_0_height_0_subtile_2__pin_inpad_0_),
	.right_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_2__3__undriven_right_width_0_height_0_subtile_3__pin_inpad_0_),
	.right_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_2__3__undriven_right_width_0_height_0_subtile_4__pin_inpad_0_),
	.right_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_2__3__undriven_right_width_0_height_0_subtile_5__pin_inpad_0_),
	.right_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_2__3__undriven_right_width_0_height_0_subtile_6__pin_inpad_0_),
	.right_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_2__3__undriven_right_width_0_height_0_subtile_7__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_1_bottom_width_0_height_0_subtile_0__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_1_bottom_width_0_height_0_subtile_1__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_1_bottom_width_0_height_0_subtile_2__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_1_bottom_width_0_height_0_subtile_3__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_1_bottom_width_0_height_0_subtile_4__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_1_bottom_width_0_height_0_subtile_5__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_1_bottom_width_0_height_0_subtile_6__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_1_bottom_width_0_height_0_subtile_7__pin_inpad_0_),
	.left_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_2__3__undriven_left_width_0_height_0_subtile_0__pin_inpad_0_),
	.left_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_2__3__undriven_left_width_0_height_0_subtile_1__pin_inpad_0_),
	.left_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_2__3__undriven_left_width_0_height_0_subtile_2__pin_inpad_0_),
	.left_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_2__3__undriven_left_width_0_height_0_subtile_3__pin_inpad_0_),
	.left_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_2__3__undriven_left_width_0_height_0_subtile_4__pin_inpad_0_),
	.left_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_2__3__undriven_left_width_0_height_0_subtile_5__pin_inpad_0_),
	.left_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_2__3__undriven_left_width_0_height_0_subtile_6__pin_inpad_0_),
	.left_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_2__3__undriven_left_width_0_height_0_subtile_7__pin_inpad_0_),
	.ccff_tail(grid_io_1_ccff_tail));
   grid_io grid_io_2__0_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD({ gfpga_pad_GPIO_PAD[16],
		gfpga_pad_GPIO_PAD[17],
		gfpga_pad_GPIO_PAD[18],
		gfpga_pad_GPIO_PAD[19],
		gfpga_pad_GPIO_PAD[20],
		gfpga_pad_GPIO_PAD[21],
		gfpga_pad_GPIO_PAD[22],
		gfpga_pad_GPIO_PAD[23] }),
	.top_width_0_height_0_subtile_0__pin_outpad_0_(cbx_1__0__1_bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_),
	.top_width_0_height_0_subtile_1__pin_outpad_0_(cbx_1__0__1_bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_),
	.top_width_0_height_0_subtile_2__pin_outpad_0_(cbx_1__0__1_bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_),
	.top_width_0_height_0_subtile_3__pin_outpad_0_(cbx_1__0__1_bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_),
	.top_width_0_height_0_subtile_4__pin_outpad_0_(cbx_1__0__1_bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_),
	.top_width_0_height_0_subtile_5__pin_outpad_0_(cbx_1__0__1_bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_),
	.top_width_0_height_0_subtile_6__pin_outpad_0_(cbx_1__0__1_bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_),
	.top_width_0_height_0_subtile_7__pin_outpad_0_(cbx_1__0__1_bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_),
	.right_width_0_height_0_subtile_0__pin_outpad_0_(grid_io_2__0__undriven_right_width_0_height_0_subtile_0__pin_outpad_0_),
	.right_width_0_height_0_subtile_1__pin_outpad_0_(grid_io_2__0__undriven_right_width_0_height_0_subtile_1__pin_outpad_0_),
	.right_width_0_height_0_subtile_2__pin_outpad_0_(grid_io_2__0__undriven_right_width_0_height_0_subtile_2__pin_outpad_0_),
	.right_width_0_height_0_subtile_3__pin_outpad_0_(grid_io_2__0__undriven_right_width_0_height_0_subtile_3__pin_outpad_0_),
	.right_width_0_height_0_subtile_4__pin_outpad_0_(grid_io_2__0__undriven_right_width_0_height_0_subtile_4__pin_outpad_0_),
	.right_width_0_height_0_subtile_5__pin_outpad_0_(grid_io_2__0__undriven_right_width_0_height_0_subtile_5__pin_outpad_0_),
	.right_width_0_height_0_subtile_6__pin_outpad_0_(grid_io_2__0__undriven_right_width_0_height_0_subtile_6__pin_outpad_0_),
	.right_width_0_height_0_subtile_7__pin_outpad_0_(grid_io_2__0__undriven_right_width_0_height_0_subtile_7__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_0__pin_outpad_0_(grid_io_2__0__undriven_bottom_width_0_height_0_subtile_0__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_1__pin_outpad_0_(grid_io_2__0__undriven_bottom_width_0_height_0_subtile_1__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_2__pin_outpad_0_(grid_io_2__0__undriven_bottom_width_0_height_0_subtile_2__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_3__pin_outpad_0_(grid_io_2__0__undriven_bottom_width_0_height_0_subtile_3__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_4__pin_outpad_0_(grid_io_2__0__undriven_bottom_width_0_height_0_subtile_4__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_5__pin_outpad_0_(grid_io_2__0__undriven_bottom_width_0_height_0_subtile_5__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_6__pin_outpad_0_(grid_io_2__0__undriven_bottom_width_0_height_0_subtile_6__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_7__pin_outpad_0_(grid_io_2__0__undriven_bottom_width_0_height_0_subtile_7__pin_outpad_0_),
	.left_width_0_height_0_subtile_0__pin_outpad_0_(grid_io_2__0__undriven_left_width_0_height_0_subtile_0__pin_outpad_0_),
	.left_width_0_height_0_subtile_1__pin_outpad_0_(grid_io_2__0__undriven_left_width_0_height_0_subtile_1__pin_outpad_0_),
	.left_width_0_height_0_subtile_2__pin_outpad_0_(grid_io_2__0__undriven_left_width_0_height_0_subtile_2__pin_outpad_0_),
	.left_width_0_height_0_subtile_3__pin_outpad_0_(grid_io_2__0__undriven_left_width_0_height_0_subtile_3__pin_outpad_0_),
	.left_width_0_height_0_subtile_4__pin_outpad_0_(grid_io_2__0__undriven_left_width_0_height_0_subtile_4__pin_outpad_0_),
	.left_width_0_height_0_subtile_5__pin_outpad_0_(grid_io_2__0__undriven_left_width_0_height_0_subtile_5__pin_outpad_0_),
	.left_width_0_height_0_subtile_6__pin_outpad_0_(grid_io_2__0__undriven_left_width_0_height_0_subtile_6__pin_outpad_0_),
	.left_width_0_height_0_subtile_7__pin_outpad_0_(grid_io_2__0__undriven_left_width_0_height_0_subtile_7__pin_outpad_0_),
	.ccff_head(cbx_1__0__1_ccff_tail),
	.top_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_2_top_width_0_height_0_subtile_0__pin_inpad_0_),
	.top_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_2_top_width_0_height_0_subtile_1__pin_inpad_0_),
	.top_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_2_top_width_0_height_0_subtile_2__pin_inpad_0_),
	.top_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_2_top_width_0_height_0_subtile_3__pin_inpad_0_),
	.top_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_2_top_width_0_height_0_subtile_4__pin_inpad_0_),
	.top_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_2_top_width_0_height_0_subtile_5__pin_inpad_0_),
	.top_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_2_top_width_0_height_0_subtile_6__pin_inpad_0_),
	.top_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_2_top_width_0_height_0_subtile_7__pin_inpad_0_),
	.right_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_2__0__undriven_right_width_0_height_0_subtile_0__pin_inpad_0_),
	.right_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_2__0__undriven_right_width_0_height_0_subtile_1__pin_inpad_0_),
	.right_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_2__0__undriven_right_width_0_height_0_subtile_2__pin_inpad_0_),
	.right_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_2__0__undriven_right_width_0_height_0_subtile_3__pin_inpad_0_),
	.right_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_2__0__undriven_right_width_0_height_0_subtile_4__pin_inpad_0_),
	.right_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_2__0__undriven_right_width_0_height_0_subtile_5__pin_inpad_0_),
	.right_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_2__0__undriven_right_width_0_height_0_subtile_6__pin_inpad_0_),
	.right_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_2__0__undriven_right_width_0_height_0_subtile_7__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_2__0__undriven_bottom_width_0_height_0_subtile_0__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_2__0__undriven_bottom_width_0_height_0_subtile_1__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_2__0__undriven_bottom_width_0_height_0_subtile_2__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_2__0__undriven_bottom_width_0_height_0_subtile_3__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_2__0__undriven_bottom_width_0_height_0_subtile_4__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_2__0__undriven_bottom_width_0_height_0_subtile_5__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_2__0__undriven_bottom_width_0_height_0_subtile_6__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_2__0__undriven_bottom_width_0_height_0_subtile_7__pin_inpad_0_),
	.left_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_2__0__undriven_left_width_0_height_0_subtile_0__pin_inpad_0_),
	.left_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_2__0__undriven_left_width_0_height_0_subtile_1__pin_inpad_0_),
	.left_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_2__0__undriven_left_width_0_height_0_subtile_2__pin_inpad_0_),
	.left_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_2__0__undriven_left_width_0_height_0_subtile_3__pin_inpad_0_),
	.left_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_2__0__undriven_left_width_0_height_0_subtile_4__pin_inpad_0_),
	.left_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_2__0__undriven_left_width_0_height_0_subtile_5__pin_inpad_0_),
	.left_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_2__0__undriven_left_width_0_height_0_subtile_6__pin_inpad_0_),
	.left_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_2__0__undriven_left_width_0_height_0_subtile_7__pin_inpad_0_),
	.ccff_tail(grid_io_2_ccff_tail));
   grid_io grid_io_1__0_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.gfpga_pad_GPIO_PAD({ gfpga_pad_GPIO_PAD[24],
		gfpga_pad_GPIO_PAD[25],
		gfpga_pad_GPIO_PAD[26],
		gfpga_pad_GPIO_PAD[27],
		gfpga_pad_GPIO_PAD[28],
		gfpga_pad_GPIO_PAD[29],
		gfpga_pad_GPIO_PAD[30],
		gfpga_pad_GPIO_PAD[31] }),
	.top_width_0_height_0_subtile_0__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_),
	.top_width_0_height_0_subtile_1__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_),
	.top_width_0_height_0_subtile_2__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_),
	.top_width_0_height_0_subtile_3__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_),
	.top_width_0_height_0_subtile_4__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_),
	.top_width_0_height_0_subtile_5__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_),
	.top_width_0_height_0_subtile_6__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_),
	.top_width_0_height_0_subtile_7__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_),
	.right_width_0_height_0_subtile_0__pin_outpad_0_(grid_io_1__0__undriven_right_width_0_height_0_subtile_0__pin_outpad_0_),
	.right_width_0_height_0_subtile_1__pin_outpad_0_(grid_io_1__0__undriven_right_width_0_height_0_subtile_1__pin_outpad_0_),
	.right_width_0_height_0_subtile_2__pin_outpad_0_(grid_io_1__0__undriven_right_width_0_height_0_subtile_2__pin_outpad_0_),
	.right_width_0_height_0_subtile_3__pin_outpad_0_(grid_io_1__0__undriven_right_width_0_height_0_subtile_3__pin_outpad_0_),
	.right_width_0_height_0_subtile_4__pin_outpad_0_(grid_io_1__0__undriven_right_width_0_height_0_subtile_4__pin_outpad_0_),
	.right_width_0_height_0_subtile_5__pin_outpad_0_(grid_io_1__0__undriven_right_width_0_height_0_subtile_5__pin_outpad_0_),
	.right_width_0_height_0_subtile_6__pin_outpad_0_(grid_io_1__0__undriven_right_width_0_height_0_subtile_6__pin_outpad_0_),
	.right_width_0_height_0_subtile_7__pin_outpad_0_(grid_io_1__0__undriven_right_width_0_height_0_subtile_7__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_0__pin_outpad_0_(grid_io_1__0__undriven_bottom_width_0_height_0_subtile_0__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_1__pin_outpad_0_(grid_io_1__0__undriven_bottom_width_0_height_0_subtile_1__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_2__pin_outpad_0_(grid_io_1__0__undriven_bottom_width_0_height_0_subtile_2__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_3__pin_outpad_0_(grid_io_1__0__undriven_bottom_width_0_height_0_subtile_3__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_4__pin_outpad_0_(grid_io_1__0__undriven_bottom_width_0_height_0_subtile_4__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_5__pin_outpad_0_(grid_io_1__0__undriven_bottom_width_0_height_0_subtile_5__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_6__pin_outpad_0_(grid_io_1__0__undriven_bottom_width_0_height_0_subtile_6__pin_outpad_0_),
	.bottom_width_0_height_0_subtile_7__pin_outpad_0_(grid_io_1__0__undriven_bottom_width_0_height_0_subtile_7__pin_outpad_0_),
	.left_width_0_height_0_subtile_0__pin_outpad_0_(grid_io_1__0__undriven_left_width_0_height_0_subtile_0__pin_outpad_0_),
	.left_width_0_height_0_subtile_1__pin_outpad_0_(grid_io_1__0__undriven_left_width_0_height_0_subtile_1__pin_outpad_0_),
	.left_width_0_height_0_subtile_2__pin_outpad_0_(grid_io_1__0__undriven_left_width_0_height_0_subtile_2__pin_outpad_0_),
	.left_width_0_height_0_subtile_3__pin_outpad_0_(grid_io_1__0__undriven_left_width_0_height_0_subtile_3__pin_outpad_0_),
	.left_width_0_height_0_subtile_4__pin_outpad_0_(grid_io_1__0__undriven_left_width_0_height_0_subtile_4__pin_outpad_0_),
	.left_width_0_height_0_subtile_5__pin_outpad_0_(grid_io_1__0__undriven_left_width_0_height_0_subtile_5__pin_outpad_0_),
	.left_width_0_height_0_subtile_6__pin_outpad_0_(grid_io_1__0__undriven_left_width_0_height_0_subtile_6__pin_outpad_0_),
	.left_width_0_height_0_subtile_7__pin_outpad_0_(grid_io_1__0__undriven_left_width_0_height_0_subtile_7__pin_outpad_0_),
	.ccff_head(cbx_1__0__0_ccff_tail),
	.top_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_3_top_width_0_height_0_subtile_0__pin_inpad_0_),
	.top_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_3_top_width_0_height_0_subtile_1__pin_inpad_0_),
	.top_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_3_top_width_0_height_0_subtile_2__pin_inpad_0_),
	.top_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_3_top_width_0_height_0_subtile_3__pin_inpad_0_),
	.top_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_3_top_width_0_height_0_subtile_4__pin_inpad_0_),
	.top_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_3_top_width_0_height_0_subtile_5__pin_inpad_0_),
	.top_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_3_top_width_0_height_0_subtile_6__pin_inpad_0_),
	.top_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_3_top_width_0_height_0_subtile_7__pin_inpad_0_),
	.right_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_1__0__undriven_right_width_0_height_0_subtile_0__pin_inpad_0_),
	.right_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_1__0__undriven_right_width_0_height_0_subtile_1__pin_inpad_0_),
	.right_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_1__0__undriven_right_width_0_height_0_subtile_2__pin_inpad_0_),
	.right_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_1__0__undriven_right_width_0_height_0_subtile_3__pin_inpad_0_),
	.right_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_1__0__undriven_right_width_0_height_0_subtile_4__pin_inpad_0_),
	.right_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_1__0__undriven_right_width_0_height_0_subtile_5__pin_inpad_0_),
	.right_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_1__0__undriven_right_width_0_height_0_subtile_6__pin_inpad_0_),
	.right_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_1__0__undriven_right_width_0_height_0_subtile_7__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_1__0__undriven_bottom_width_0_height_0_subtile_0__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_1__0__undriven_bottom_width_0_height_0_subtile_1__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_1__0__undriven_bottom_width_0_height_0_subtile_2__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_1__0__undriven_bottom_width_0_height_0_subtile_3__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_1__0__undriven_bottom_width_0_height_0_subtile_4__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_1__0__undriven_bottom_width_0_height_0_subtile_5__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_1__0__undriven_bottom_width_0_height_0_subtile_6__pin_inpad_0_),
	.bottom_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_1__0__undriven_bottom_width_0_height_0_subtile_7__pin_inpad_0_),
	.left_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_1__0__undriven_left_width_0_height_0_subtile_0__pin_inpad_0_),
	.left_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_1__0__undriven_left_width_0_height_0_subtile_1__pin_inpad_0_),
	.left_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_1__0__undriven_left_width_0_height_0_subtile_2__pin_inpad_0_),
	.left_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_1__0__undriven_left_width_0_height_0_subtile_3__pin_inpad_0_),
	.left_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_1__0__undriven_left_width_0_height_0_subtile_4__pin_inpad_0_),
	.left_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_1__0__undriven_left_width_0_height_0_subtile_5__pin_inpad_0_),
	.left_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_1__0__undriven_left_width_0_height_0_subtile_6__pin_inpad_0_),
	.left_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_1__0__undriven_left_width_0_height_0_subtile_7__pin_inpad_0_),
	.ccff_tail(grid_io_3_ccff_tail));
   grid_gp_outpad_right grid_gp_outpad_right_3__2_ (.gfpga_pad_GPOUT_PAD({ gfpga_pad_GPOUT_PAD[0],
		gfpga_pad_GPOUT_PAD[1],
		gfpga_pad_GPOUT_PAD[2],
		gfpga_pad_GPOUT_PAD[3],
		gfpga_pad_GPOUT_PAD[4],
		gfpga_pad_GPOUT_PAD[5],
		gfpga_pad_GPOUT_PAD[6],
		gfpga_pad_GPOUT_PAD[7] }),
	.left_width_0_height_0_subtile_0__pin_outpad_0_(cby_2__1__1_right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_),
	.left_width_0_height_0_subtile_1__pin_outpad_0_(cby_2__1__1_right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_),
	.left_width_0_height_0_subtile_2__pin_outpad_0_(cby_2__1__1_right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_),
	.left_width_0_height_0_subtile_3__pin_outpad_0_(cby_2__1__1_right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_),
	.left_width_0_height_0_subtile_4__pin_outpad_0_(cby_2__1__1_right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_),
	.left_width_0_height_0_subtile_5__pin_outpad_0_(cby_2__1__1_right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_),
	.left_width_0_height_0_subtile_6__pin_outpad_0_(cby_2__1__1_right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_),
	.left_width_0_height_0_subtile_7__pin_outpad_0_(cby_2__1__1_right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_));
   grid_gp_outpad_right grid_gp_outpad_right_3__1_ (.gfpga_pad_GPOUT_PAD({ gfpga_pad_GPOUT_PAD[8],
		gfpga_pad_GPOUT_PAD[9],
		gfpga_pad_GPOUT_PAD[10],
		gfpga_pad_GPOUT_PAD[11],
		gfpga_pad_GPOUT_PAD[12],
		gfpga_pad_GPOUT_PAD[13],
		gfpga_pad_GPOUT_PAD[14],
		gfpga_pad_GPOUT_PAD[15] }),
	.left_width_0_height_0_subtile_0__pin_outpad_0_(cby_2__1__0_right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_),
	.left_width_0_height_0_subtile_1__pin_outpad_0_(cby_2__1__0_right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_),
	.left_width_0_height_0_subtile_2__pin_outpad_0_(cby_2__1__0_right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_),
	.left_width_0_height_0_subtile_3__pin_outpad_0_(cby_2__1__0_right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_),
	.left_width_0_height_0_subtile_4__pin_outpad_0_(cby_2__1__0_right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_),
	.left_width_0_height_0_subtile_5__pin_outpad_0_(cby_2__1__0_right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_),
	.left_width_0_height_0_subtile_6__pin_outpad_0_(cby_2__1__0_right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_),
	.left_width_0_height_0_subtile_7__pin_outpad_0_(cby_2__1__0_right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_));
   grid_gp_inpad_left grid_gp_inpad_left_0__1_ (.gfpga_pad_GPIN_PAD({ gfpga_pad_GPIN_PAD[0],
		gfpga_pad_GPIN_PAD[1],
		gfpga_pad_GPIN_PAD[2],
		gfpga_pad_GPIN_PAD[3],
		gfpga_pad_GPIN_PAD[4],
		gfpga_pad_GPIN_PAD[5],
		gfpga_pad_GPIN_PAD[6],
		gfpga_pad_GPIN_PAD[7] }),
	.right_width_0_height_0_subtile_0__pin_inpad_0_(grid_gp_inpad_left_0_right_width_0_height_0_subtile_0__pin_inpad_0_),
	.right_width_0_height_0_subtile_1__pin_inpad_0_(grid_gp_inpad_left_0_right_width_0_height_0_subtile_1__pin_inpad_0_),
	.right_width_0_height_0_subtile_2__pin_inpad_0_(grid_gp_inpad_left_0_right_width_0_height_0_subtile_2__pin_inpad_0_),
	.right_width_0_height_0_subtile_3__pin_inpad_0_(grid_gp_inpad_left_0_right_width_0_height_0_subtile_3__pin_inpad_0_),
	.right_width_0_height_0_subtile_4__pin_inpad_0_(grid_gp_inpad_left_0_right_width_0_height_0_subtile_4__pin_inpad_0_),
	.right_width_0_height_0_subtile_5__pin_inpad_0_(grid_gp_inpad_left_0_right_width_0_height_0_subtile_5__pin_inpad_0_),
	.right_width_0_height_0_subtile_6__pin_inpad_0_(grid_gp_inpad_left_0_right_width_0_height_0_subtile_6__pin_inpad_0_),
	.right_width_0_height_0_subtile_7__pin_inpad_0_(grid_gp_inpad_left_0_right_width_0_height_0_subtile_7__pin_inpad_0_));
   grid_gp_inpad_left grid_gp_inpad_left_0__2_ (.gfpga_pad_GPIN_PAD({ gfpga_pad_GPIN_PAD[8],
		gfpga_pad_GPIN_PAD[9],
		gfpga_pad_GPIN_PAD[10],
		gfpga_pad_GPIN_PAD[11],
		gfpga_pad_GPIN_PAD[12],
		gfpga_pad_GPIN_PAD[13],
		gfpga_pad_GPIN_PAD[14],
		gfpga_pad_GPIN_PAD[15] }),
	.right_width_0_height_0_subtile_0__pin_inpad_0_(grid_gp_inpad_left_1_right_width_0_height_0_subtile_0__pin_inpad_0_),
	.right_width_0_height_0_subtile_1__pin_inpad_0_(grid_gp_inpad_left_1_right_width_0_height_0_subtile_1__pin_inpad_0_),
	.right_width_0_height_0_subtile_2__pin_inpad_0_(grid_gp_inpad_left_1_right_width_0_height_0_subtile_2__pin_inpad_0_),
	.right_width_0_height_0_subtile_3__pin_inpad_0_(grid_gp_inpad_left_1_right_width_0_height_0_subtile_3__pin_inpad_0_),
	.right_width_0_height_0_subtile_4__pin_inpad_0_(grid_gp_inpad_left_1_right_width_0_height_0_subtile_4__pin_inpad_0_),
	.right_width_0_height_0_subtile_5__pin_inpad_0_(grid_gp_inpad_left_1_right_width_0_height_0_subtile_5__pin_inpad_0_),
	.right_width_0_height_0_subtile_6__pin_inpad_0_(grid_gp_inpad_left_1_right_width_0_height_0_subtile_6__pin_inpad_0_),
	.right_width_0_height_0_subtile_7__pin_inpad_0_(grid_gp_inpad_left_1_right_width_0_height_0_subtile_7__pin_inpad_0_));
   grid_clb grid_clb_1__1_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.top_width_0_height_0_subtile_0__pin_I_0_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_),
	.top_width_0_height_0_subtile_0__pin_I_4_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_),
	.top_width_0_height_0_subtile_0__pin_I_8_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_),
	.top_width_0_height_0_subtile_0__pin_I_12_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_),
	.top_width_0_height_0_subtile_0__pin_I_16_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_),
	.top_width_0_height_0_subtile_0__pin_I_20_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_),
	.top_width_0_height_0_subtile_0__pin_I_24_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_),
	.top_width_0_height_0_subtile_0__pin_I_28_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_),
	.top_width_0_height_0_subtile_0__pin_I_32_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_),
	.top_width_0_height_0_subtile_0__pin_I_36_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_),
	.top_width_0_height_0_subtile_0__pin_clk_0_(grid_clb_1__1__undriven_top_width_0_height_0_subtile_0__pin_clk_0_),
	.right_width_0_height_0_subtile_0__pin_I_1_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1_),
	.right_width_0_height_0_subtile_0__pin_I_5_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5_),
	.right_width_0_height_0_subtile_0__pin_I_9_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9_),
	.right_width_0_height_0_subtile_0__pin_I_13_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13_),
	.right_width_0_height_0_subtile_0__pin_I_17_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17_),
	.right_width_0_height_0_subtile_0__pin_I_21_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21_),
	.right_width_0_height_0_subtile_0__pin_I_25_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25_),
	.right_width_0_height_0_subtile_0__pin_I_29_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29_),
	.right_width_0_height_0_subtile_0__pin_I_33_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33_),
	.right_width_0_height_0_subtile_0__pin_I_37_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37_),
	.bottom_width_0_height_0_subtile_0__pin_I_2_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_),
	.bottom_width_0_height_0_subtile_0__pin_I_6_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_),
	.bottom_width_0_height_0_subtile_0__pin_I_10_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_),
	.bottom_width_0_height_0_subtile_0__pin_I_14_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_),
	.bottom_width_0_height_0_subtile_0__pin_I_18_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_),
	.bottom_width_0_height_0_subtile_0__pin_I_22_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_),
	.bottom_width_0_height_0_subtile_0__pin_I_26_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_),
	.bottom_width_0_height_0_subtile_0__pin_I_30_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_),
	.bottom_width_0_height_0_subtile_0__pin_I_34_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_),
	.bottom_width_0_height_0_subtile_0__pin_I_38_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_),
	.left_width_0_height_0_subtile_0__pin_I_3_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3_),
	.left_width_0_height_0_subtile_0__pin_I_7_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7_),
	.left_width_0_height_0_subtile_0__pin_I_11_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11_),
	.left_width_0_height_0_subtile_0__pin_I_15_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15_),
	.left_width_0_height_0_subtile_0__pin_I_19_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19_),
	.left_width_0_height_0_subtile_0__pin_I_23_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23_),
	.left_width_0_height_0_subtile_0__pin_I_27_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27_),
	.left_width_0_height_0_subtile_0__pin_I_31_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31_),
	.left_width_0_height_0_subtile_0__pin_I_35_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35_),
	.left_width_0_height_0_subtile_0__pin_I_39_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39_),
	.ccff_head(cby_1__1__0_ccff_tail),
	.top_width_0_height_0_subtile_0__pin_O_0_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0_),
	.top_width_0_height_0_subtile_0__pin_O_4_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4_),
	.top_width_0_height_0_subtile_0__pin_O_8_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8_),
	.top_width_0_height_0_subtile_0__pin_O_12_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12_),
	.top_width_0_height_0_subtile_0__pin_O_16_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16_),
	.right_width_0_height_0_subtile_0__pin_O_1_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1_),
	.right_width_0_height_0_subtile_0__pin_O_5_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5_),
	.right_width_0_height_0_subtile_0__pin_O_9_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9_),
	.right_width_0_height_0_subtile_0__pin_O_13_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13_),
	.right_width_0_height_0_subtile_0__pin_O_17_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17_),
	.bottom_width_0_height_0_subtile_0__pin_O_2_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2_),
	.bottom_width_0_height_0_subtile_0__pin_O_6_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6_),
	.bottom_width_0_height_0_subtile_0__pin_O_10_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10_),
	.bottom_width_0_height_0_subtile_0__pin_O_14_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14_),
	.bottom_width_0_height_0_subtile_0__pin_O_18_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18_),
	.left_width_0_height_0_subtile_0__pin_O_3_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3_),
	.left_width_0_height_0_subtile_0__pin_O_7_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7_),
	.left_width_0_height_0_subtile_0__pin_O_11_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11_),
	.left_width_0_height_0_subtile_0__pin_O_15_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15_),
	.left_width_0_height_0_subtile_0__pin_O_19_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19_),
	.ccff_tail(grid_clb_0_ccff_tail));
   grid_clb grid_clb_1__2_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.top_width_0_height_0_subtile_0__pin_I_0_(cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_),
	.top_width_0_height_0_subtile_0__pin_I_4_(cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_),
	.top_width_0_height_0_subtile_0__pin_I_8_(cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_),
	.top_width_0_height_0_subtile_0__pin_I_12_(cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_),
	.top_width_0_height_0_subtile_0__pin_I_16_(cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_),
	.top_width_0_height_0_subtile_0__pin_I_20_(cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_),
	.top_width_0_height_0_subtile_0__pin_I_24_(cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_),
	.top_width_0_height_0_subtile_0__pin_I_28_(cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_),
	.top_width_0_height_0_subtile_0__pin_I_32_(cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_),
	.top_width_0_height_0_subtile_0__pin_I_36_(cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_),
	.top_width_0_height_0_subtile_0__pin_clk_0_(grid_clb_1__2__undriven_top_width_0_height_0_subtile_0__pin_clk_0_),
	.right_width_0_height_0_subtile_0__pin_I_1_(cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_1_),
	.right_width_0_height_0_subtile_0__pin_I_5_(cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_5_),
	.right_width_0_height_0_subtile_0__pin_I_9_(cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_9_),
	.right_width_0_height_0_subtile_0__pin_I_13_(cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_13_),
	.right_width_0_height_0_subtile_0__pin_I_17_(cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_17_),
	.right_width_0_height_0_subtile_0__pin_I_21_(cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_21_),
	.right_width_0_height_0_subtile_0__pin_I_25_(cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_25_),
	.right_width_0_height_0_subtile_0__pin_I_29_(cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_29_),
	.right_width_0_height_0_subtile_0__pin_I_33_(cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_33_),
	.right_width_0_height_0_subtile_0__pin_I_37_(cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_37_),
	.bottom_width_0_height_0_subtile_0__pin_I_2_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_),
	.bottom_width_0_height_0_subtile_0__pin_I_6_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_),
	.bottom_width_0_height_0_subtile_0__pin_I_10_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_),
	.bottom_width_0_height_0_subtile_0__pin_I_14_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_),
	.bottom_width_0_height_0_subtile_0__pin_I_18_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_),
	.bottom_width_0_height_0_subtile_0__pin_I_22_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_),
	.bottom_width_0_height_0_subtile_0__pin_I_26_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_),
	.bottom_width_0_height_0_subtile_0__pin_I_30_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_),
	.bottom_width_0_height_0_subtile_0__pin_I_34_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_),
	.bottom_width_0_height_0_subtile_0__pin_I_38_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_),
	.left_width_0_height_0_subtile_0__pin_I_3_(cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_3_),
	.left_width_0_height_0_subtile_0__pin_I_7_(cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_7_),
	.left_width_0_height_0_subtile_0__pin_I_11_(cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_11_),
	.left_width_0_height_0_subtile_0__pin_I_15_(cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_15_),
	.left_width_0_height_0_subtile_0__pin_I_19_(cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_19_),
	.left_width_0_height_0_subtile_0__pin_I_23_(cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_23_),
	.left_width_0_height_0_subtile_0__pin_I_27_(cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_27_),
	.left_width_0_height_0_subtile_0__pin_I_31_(cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_31_),
	.left_width_0_height_0_subtile_0__pin_I_35_(cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_35_),
	.left_width_0_height_0_subtile_0__pin_I_39_(cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_39_),
	.ccff_head(cby_1__1__1_ccff_tail),
	.top_width_0_height_0_subtile_0__pin_O_0_(grid_clb_1_top_width_0_height_0_subtile_0__pin_O_0_),
	.top_width_0_height_0_subtile_0__pin_O_4_(grid_clb_1_top_width_0_height_0_subtile_0__pin_O_4_),
	.top_width_0_height_0_subtile_0__pin_O_8_(grid_clb_1_top_width_0_height_0_subtile_0__pin_O_8_),
	.top_width_0_height_0_subtile_0__pin_O_12_(grid_clb_1_top_width_0_height_0_subtile_0__pin_O_12_),
	.top_width_0_height_0_subtile_0__pin_O_16_(grid_clb_1_top_width_0_height_0_subtile_0__pin_O_16_),
	.right_width_0_height_0_subtile_0__pin_O_1_(grid_clb_1_right_width_0_height_0_subtile_0__pin_O_1_),
	.right_width_0_height_0_subtile_0__pin_O_5_(grid_clb_1_right_width_0_height_0_subtile_0__pin_O_5_),
	.right_width_0_height_0_subtile_0__pin_O_9_(grid_clb_1_right_width_0_height_0_subtile_0__pin_O_9_),
	.right_width_0_height_0_subtile_0__pin_O_13_(grid_clb_1_right_width_0_height_0_subtile_0__pin_O_13_),
	.right_width_0_height_0_subtile_0__pin_O_17_(grid_clb_1_right_width_0_height_0_subtile_0__pin_O_17_),
	.bottom_width_0_height_0_subtile_0__pin_O_2_(grid_clb_1_bottom_width_0_height_0_subtile_0__pin_O_2_),
	.bottom_width_0_height_0_subtile_0__pin_O_6_(grid_clb_1_bottom_width_0_height_0_subtile_0__pin_O_6_),
	.bottom_width_0_height_0_subtile_0__pin_O_10_(grid_clb_1_bottom_width_0_height_0_subtile_0__pin_O_10_),
	.bottom_width_0_height_0_subtile_0__pin_O_14_(grid_clb_1_bottom_width_0_height_0_subtile_0__pin_O_14_),
	.bottom_width_0_height_0_subtile_0__pin_O_18_(grid_clb_1_bottom_width_0_height_0_subtile_0__pin_O_18_),
	.left_width_0_height_0_subtile_0__pin_O_3_(grid_clb_1_left_width_0_height_0_subtile_0__pin_O_3_),
	.left_width_0_height_0_subtile_0__pin_O_7_(grid_clb_1_left_width_0_height_0_subtile_0__pin_O_7_),
	.left_width_0_height_0_subtile_0__pin_O_11_(grid_clb_1_left_width_0_height_0_subtile_0__pin_O_11_),
	.left_width_0_height_0_subtile_0__pin_O_15_(grid_clb_1_left_width_0_height_0_subtile_0__pin_O_15_),
	.left_width_0_height_0_subtile_0__pin_O_19_(grid_clb_1_left_width_0_height_0_subtile_0__pin_O_19_),
	.ccff_tail(ccff_tail));
   grid_clb grid_clb_2__1_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.top_width_0_height_0_subtile_0__pin_I_0_(cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_),
	.top_width_0_height_0_subtile_0__pin_I_4_(cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_),
	.top_width_0_height_0_subtile_0__pin_I_8_(cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_),
	.top_width_0_height_0_subtile_0__pin_I_12_(cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_),
	.top_width_0_height_0_subtile_0__pin_I_16_(cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_),
	.top_width_0_height_0_subtile_0__pin_I_20_(cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_),
	.top_width_0_height_0_subtile_0__pin_I_24_(cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_),
	.top_width_0_height_0_subtile_0__pin_I_28_(cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_),
	.top_width_0_height_0_subtile_0__pin_I_32_(cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_),
	.top_width_0_height_0_subtile_0__pin_I_36_(cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_),
	.top_width_0_height_0_subtile_0__pin_clk_0_(grid_clb_2__1__undriven_top_width_0_height_0_subtile_0__pin_clk_0_),
	.right_width_0_height_0_subtile_0__pin_I_1_(cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1_),
	.right_width_0_height_0_subtile_0__pin_I_5_(cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5_),
	.right_width_0_height_0_subtile_0__pin_I_9_(cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9_),
	.right_width_0_height_0_subtile_0__pin_I_13_(cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13_),
	.right_width_0_height_0_subtile_0__pin_I_17_(cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17_),
	.right_width_0_height_0_subtile_0__pin_I_21_(cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21_),
	.right_width_0_height_0_subtile_0__pin_I_25_(cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25_),
	.right_width_0_height_0_subtile_0__pin_I_29_(cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29_),
	.right_width_0_height_0_subtile_0__pin_I_33_(cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33_),
	.right_width_0_height_0_subtile_0__pin_I_37_(cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37_),
	.bottom_width_0_height_0_subtile_0__pin_I_2_(cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_),
	.bottom_width_0_height_0_subtile_0__pin_I_6_(cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_),
	.bottom_width_0_height_0_subtile_0__pin_I_10_(cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_),
	.bottom_width_0_height_0_subtile_0__pin_I_14_(cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_),
	.bottom_width_0_height_0_subtile_0__pin_I_18_(cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_),
	.bottom_width_0_height_0_subtile_0__pin_I_22_(cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_),
	.bottom_width_0_height_0_subtile_0__pin_I_26_(cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_),
	.bottom_width_0_height_0_subtile_0__pin_I_30_(cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_),
	.bottom_width_0_height_0_subtile_0__pin_I_34_(cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_),
	.bottom_width_0_height_0_subtile_0__pin_I_38_(cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_),
	.left_width_0_height_0_subtile_0__pin_I_3_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3_),
	.left_width_0_height_0_subtile_0__pin_I_7_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7_),
	.left_width_0_height_0_subtile_0__pin_I_11_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11_),
	.left_width_0_height_0_subtile_0__pin_I_15_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15_),
	.left_width_0_height_0_subtile_0__pin_I_19_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19_),
	.left_width_0_height_0_subtile_0__pin_I_23_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23_),
	.left_width_0_height_0_subtile_0__pin_I_27_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27_),
	.left_width_0_height_0_subtile_0__pin_I_31_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31_),
	.left_width_0_height_0_subtile_0__pin_I_35_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35_),
	.left_width_0_height_0_subtile_0__pin_I_39_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39_),
	.ccff_head(cby_2__1__0_ccff_tail),
	.top_width_0_height_0_subtile_0__pin_O_0_(grid_clb_2_top_width_0_height_0_subtile_0__pin_O_0_),
	.top_width_0_height_0_subtile_0__pin_O_4_(grid_clb_2_top_width_0_height_0_subtile_0__pin_O_4_),
	.top_width_0_height_0_subtile_0__pin_O_8_(grid_clb_2_top_width_0_height_0_subtile_0__pin_O_8_),
	.top_width_0_height_0_subtile_0__pin_O_12_(grid_clb_2_top_width_0_height_0_subtile_0__pin_O_12_),
	.top_width_0_height_0_subtile_0__pin_O_16_(grid_clb_2_top_width_0_height_0_subtile_0__pin_O_16_),
	.right_width_0_height_0_subtile_0__pin_O_1_(grid_clb_2_right_width_0_height_0_subtile_0__pin_O_1_),
	.right_width_0_height_0_subtile_0__pin_O_5_(grid_clb_2_right_width_0_height_0_subtile_0__pin_O_5_),
	.right_width_0_height_0_subtile_0__pin_O_9_(grid_clb_2_right_width_0_height_0_subtile_0__pin_O_9_),
	.right_width_0_height_0_subtile_0__pin_O_13_(grid_clb_2_right_width_0_height_0_subtile_0__pin_O_13_),
	.right_width_0_height_0_subtile_0__pin_O_17_(grid_clb_2_right_width_0_height_0_subtile_0__pin_O_17_),
	.bottom_width_0_height_0_subtile_0__pin_O_2_(grid_clb_2_bottom_width_0_height_0_subtile_0__pin_O_2_),
	.bottom_width_0_height_0_subtile_0__pin_O_6_(grid_clb_2_bottom_width_0_height_0_subtile_0__pin_O_6_),
	.bottom_width_0_height_0_subtile_0__pin_O_10_(grid_clb_2_bottom_width_0_height_0_subtile_0__pin_O_10_),
	.bottom_width_0_height_0_subtile_0__pin_O_14_(grid_clb_2_bottom_width_0_height_0_subtile_0__pin_O_14_),
	.bottom_width_0_height_0_subtile_0__pin_O_18_(grid_clb_2_bottom_width_0_height_0_subtile_0__pin_O_18_),
	.left_width_0_height_0_subtile_0__pin_O_3_(grid_clb_2_left_width_0_height_0_subtile_0__pin_O_3_),
	.left_width_0_height_0_subtile_0__pin_O_7_(grid_clb_2_left_width_0_height_0_subtile_0__pin_O_7_),
	.left_width_0_height_0_subtile_0__pin_O_11_(grid_clb_2_left_width_0_height_0_subtile_0__pin_O_11_),
	.left_width_0_height_0_subtile_0__pin_O_15_(grid_clb_2_left_width_0_height_0_subtile_0__pin_O_15_),
	.left_width_0_height_0_subtile_0__pin_O_19_(grid_clb_2_left_width_0_height_0_subtile_0__pin_O_19_),
	.ccff_tail(grid_clb_2_ccff_tail));
   grid_clb grid_clb_2__2_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.set(set),
	.reset(reset),
	.clk(clk),
	.top_width_0_height_0_subtile_0__pin_I_0_(cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_),
	.top_width_0_height_0_subtile_0__pin_I_4_(cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_),
	.top_width_0_height_0_subtile_0__pin_I_8_(cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_),
	.top_width_0_height_0_subtile_0__pin_I_12_(cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_),
	.top_width_0_height_0_subtile_0__pin_I_16_(cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_),
	.top_width_0_height_0_subtile_0__pin_I_20_(cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_),
	.top_width_0_height_0_subtile_0__pin_I_24_(cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_),
	.top_width_0_height_0_subtile_0__pin_I_28_(cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_),
	.top_width_0_height_0_subtile_0__pin_I_32_(cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_),
	.top_width_0_height_0_subtile_0__pin_I_36_(cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_),
	.top_width_0_height_0_subtile_0__pin_clk_0_(grid_clb_2__2__undriven_top_width_0_height_0_subtile_0__pin_clk_0_),
	.right_width_0_height_0_subtile_0__pin_I_1_(cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_1_),
	.right_width_0_height_0_subtile_0__pin_I_5_(cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_5_),
	.right_width_0_height_0_subtile_0__pin_I_9_(cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_9_),
	.right_width_0_height_0_subtile_0__pin_I_13_(cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_13_),
	.right_width_0_height_0_subtile_0__pin_I_17_(cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_17_),
	.right_width_0_height_0_subtile_0__pin_I_21_(cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_21_),
	.right_width_0_height_0_subtile_0__pin_I_25_(cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_25_),
	.right_width_0_height_0_subtile_0__pin_I_29_(cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_29_),
	.right_width_0_height_0_subtile_0__pin_I_33_(cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_33_),
	.right_width_0_height_0_subtile_0__pin_I_37_(cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_37_),
	.bottom_width_0_height_0_subtile_0__pin_I_2_(cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_),
	.bottom_width_0_height_0_subtile_0__pin_I_6_(cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_),
	.bottom_width_0_height_0_subtile_0__pin_I_10_(cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_),
	.bottom_width_0_height_0_subtile_0__pin_I_14_(cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_),
	.bottom_width_0_height_0_subtile_0__pin_I_18_(cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_),
	.bottom_width_0_height_0_subtile_0__pin_I_22_(cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_),
	.bottom_width_0_height_0_subtile_0__pin_I_26_(cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_),
	.bottom_width_0_height_0_subtile_0__pin_I_30_(cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_),
	.bottom_width_0_height_0_subtile_0__pin_I_34_(cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_),
	.bottom_width_0_height_0_subtile_0__pin_I_38_(cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_),
	.left_width_0_height_0_subtile_0__pin_I_3_(cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_3_),
	.left_width_0_height_0_subtile_0__pin_I_7_(cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_7_),
	.left_width_0_height_0_subtile_0__pin_I_11_(cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_11_),
	.left_width_0_height_0_subtile_0__pin_I_15_(cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_15_),
	.left_width_0_height_0_subtile_0__pin_I_19_(cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_19_),
	.left_width_0_height_0_subtile_0__pin_I_23_(cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_23_),
	.left_width_0_height_0_subtile_0__pin_I_27_(cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_27_),
	.left_width_0_height_0_subtile_0__pin_I_31_(cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_31_),
	.left_width_0_height_0_subtile_0__pin_I_35_(cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_35_),
	.left_width_0_height_0_subtile_0__pin_I_39_(cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_39_),
	.ccff_head(cby_2__1__1_ccff_tail),
	.top_width_0_height_0_subtile_0__pin_O_0_(grid_clb_3_top_width_0_height_0_subtile_0__pin_O_0_),
	.top_width_0_height_0_subtile_0__pin_O_4_(grid_clb_3_top_width_0_height_0_subtile_0__pin_O_4_),
	.top_width_0_height_0_subtile_0__pin_O_8_(grid_clb_3_top_width_0_height_0_subtile_0__pin_O_8_),
	.top_width_0_height_0_subtile_0__pin_O_12_(grid_clb_3_top_width_0_height_0_subtile_0__pin_O_12_),
	.top_width_0_height_0_subtile_0__pin_O_16_(grid_clb_3_top_width_0_height_0_subtile_0__pin_O_16_),
	.right_width_0_height_0_subtile_0__pin_O_1_(grid_clb_3_right_width_0_height_0_subtile_0__pin_O_1_),
	.right_width_0_height_0_subtile_0__pin_O_5_(grid_clb_3_right_width_0_height_0_subtile_0__pin_O_5_),
	.right_width_0_height_0_subtile_0__pin_O_9_(grid_clb_3_right_width_0_height_0_subtile_0__pin_O_9_),
	.right_width_0_height_0_subtile_0__pin_O_13_(grid_clb_3_right_width_0_height_0_subtile_0__pin_O_13_),
	.right_width_0_height_0_subtile_0__pin_O_17_(grid_clb_3_right_width_0_height_0_subtile_0__pin_O_17_),
	.bottom_width_0_height_0_subtile_0__pin_O_2_(grid_clb_3_bottom_width_0_height_0_subtile_0__pin_O_2_),
	.bottom_width_0_height_0_subtile_0__pin_O_6_(grid_clb_3_bottom_width_0_height_0_subtile_0__pin_O_6_),
	.bottom_width_0_height_0_subtile_0__pin_O_10_(grid_clb_3_bottom_width_0_height_0_subtile_0__pin_O_10_),
	.bottom_width_0_height_0_subtile_0__pin_O_14_(grid_clb_3_bottom_width_0_height_0_subtile_0__pin_O_14_),
	.bottom_width_0_height_0_subtile_0__pin_O_18_(grid_clb_3_bottom_width_0_height_0_subtile_0__pin_O_18_),
	.left_width_0_height_0_subtile_0__pin_O_3_(grid_clb_3_left_width_0_height_0_subtile_0__pin_O_3_),
	.left_width_0_height_0_subtile_0__pin_O_7_(grid_clb_3_left_width_0_height_0_subtile_0__pin_O_7_),
	.left_width_0_height_0_subtile_0__pin_O_11_(grid_clb_3_left_width_0_height_0_subtile_0__pin_O_11_),
	.left_width_0_height_0_subtile_0__pin_O_15_(grid_clb_3_left_width_0_height_0_subtile_0__pin_O_15_),
	.left_width_0_height_0_subtile_0__pin_O_19_(grid_clb_3_left_width_0_height_0_subtile_0__pin_O_19_),
	.ccff_tail(grid_clb_3_ccff_tail));
   sb_0__0_ sb_0__0_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chany_top_in(cby_0__1__0_chany_bottom_out),
	.top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_(grid_gp_inpad_left_0_right_width_0_height_0_subtile_0__pin_inpad_0_),
	.top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_(grid_gp_inpad_left_0_right_width_0_height_0_subtile_1__pin_inpad_0_),
	.top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_(grid_gp_inpad_left_0_right_width_0_height_0_subtile_2__pin_inpad_0_),
	.top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_(grid_gp_inpad_left_0_right_width_0_height_0_subtile_3__pin_inpad_0_),
	.top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_(grid_gp_inpad_left_0_right_width_0_height_0_subtile_4__pin_inpad_0_),
	.top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_(grid_gp_inpad_left_0_right_width_0_height_0_subtile_5__pin_inpad_0_),
	.top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_(grid_gp_inpad_left_0_right_width_0_height_0_subtile_6__pin_inpad_0_),
	.top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_(grid_gp_inpad_left_0_right_width_0_height_0_subtile_7__pin_inpad_0_),
	.top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3_),
	.top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7_),
	.top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11_),
	.top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15_),
	.top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19_),
	.chanx_right_in(cbx_1__0__0_chanx_left_out),
	.right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2_),
	.right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6_),
	.right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10_),
	.right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14_),
	.right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18_),
	.right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_3_top_width_0_height_0_subtile_0__pin_inpad_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_3_top_width_0_height_0_subtile_1__pin_inpad_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_3_top_width_0_height_0_subtile_2__pin_inpad_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_3_top_width_0_height_0_subtile_3__pin_inpad_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_3_top_width_0_height_0_subtile_4__pin_inpad_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_3_top_width_0_height_0_subtile_5__pin_inpad_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_3_top_width_0_height_0_subtile_6__pin_inpad_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_3_top_width_0_height_0_subtile_7__pin_inpad_0_),
	.ccff_head(ccff_head),
	.chany_top_out(sb_0__0__0_chany_top_out),
	.chanx_right_out(sb_0__0__0_chanx_right_out),
	.ccff_tail(sb_0__0__0_ccff_tail));
   sb_0__1_ sb_0__1_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chany_top_in(cby_0__1__1_chany_bottom_out),
	.top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_(grid_gp_inpad_left_1_right_width_0_height_0_subtile_0__pin_inpad_0_),
	.top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_(grid_gp_inpad_left_1_right_width_0_height_0_subtile_1__pin_inpad_0_),
	.top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_(grid_gp_inpad_left_1_right_width_0_height_0_subtile_2__pin_inpad_0_),
	.top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_(grid_gp_inpad_left_1_right_width_0_height_0_subtile_3__pin_inpad_0_),
	.top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_(grid_gp_inpad_left_1_right_width_0_height_0_subtile_4__pin_inpad_0_),
	.top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_(grid_gp_inpad_left_1_right_width_0_height_0_subtile_5__pin_inpad_0_),
	.top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_(grid_gp_inpad_left_1_right_width_0_height_0_subtile_6__pin_inpad_0_),
	.top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_(grid_gp_inpad_left_1_right_width_0_height_0_subtile_7__pin_inpad_0_),
	.top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_(grid_clb_1_left_width_0_height_0_subtile_0__pin_O_3_),
	.top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_(grid_clb_1_left_width_0_height_0_subtile_0__pin_O_7_),
	.top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_(grid_clb_1_left_width_0_height_0_subtile_0__pin_O_11_),
	.top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_(grid_clb_1_left_width_0_height_0_subtile_0__pin_O_15_),
	.top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_(grid_clb_1_left_width_0_height_0_subtile_0__pin_O_19_),
	.chanx_right_in(cbx_1__1__0_chanx_left_out),
	.right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_(grid_clb_1_bottom_width_0_height_0_subtile_0__pin_O_2_),
	.right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_(grid_clb_1_bottom_width_0_height_0_subtile_0__pin_O_6_),
	.right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_(grid_clb_1_bottom_width_0_height_0_subtile_0__pin_O_10_),
	.right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_(grid_clb_1_bottom_width_0_height_0_subtile_0__pin_O_14_),
	.right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_(grid_clb_1_bottom_width_0_height_0_subtile_0__pin_O_18_),
	.right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4_),
	.right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8_),
	.right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12_),
	.right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16_),
	.chany_bottom_in(cby_0__1__0_chany_top_out),
	.bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3_),
	.bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7_),
	.bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11_),
	.bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15_),
	.bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_(grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19_),
	.bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_(grid_gp_inpad_left_0_right_width_0_height_0_subtile_0__pin_inpad_0_),
	.bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_(grid_gp_inpad_left_0_right_width_0_height_0_subtile_1__pin_inpad_0_),
	.bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_(grid_gp_inpad_left_0_right_width_0_height_0_subtile_2__pin_inpad_0_),
	.bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_(grid_gp_inpad_left_0_right_width_0_height_0_subtile_3__pin_inpad_0_),
	.bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_(grid_gp_inpad_left_0_right_width_0_height_0_subtile_4__pin_inpad_0_),
	.bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_(grid_gp_inpad_left_0_right_width_0_height_0_subtile_5__pin_inpad_0_),
	.bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_(grid_gp_inpad_left_0_right_width_0_height_0_subtile_6__pin_inpad_0_),
	.bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_(grid_gp_inpad_left_0_right_width_0_height_0_subtile_7__pin_inpad_0_),
	.ccff_head(cby_0__1__1_ccff_tail),
	.chany_top_out(sb_0__1__0_chany_top_out),
	.chanx_right_out(sb_0__1__0_chanx_right_out),
	.chany_bottom_out(sb_0__1__0_chany_bottom_out),
	.ccff_tail(sb_0__1__0_ccff_tail));
   sb_0__2_ sb_0__2_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chanx_right_in(cbx_1__2__0_chanx_left_out),
	.right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_0_bottom_width_0_height_0_subtile_0__pin_inpad_0_),
	.right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_0_bottom_width_0_height_0_subtile_1__pin_inpad_0_),
	.right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_0_bottom_width_0_height_0_subtile_2__pin_inpad_0_),
	.right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_0_bottom_width_0_height_0_subtile_3__pin_inpad_0_),
	.right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_0_bottom_width_0_height_0_subtile_4__pin_inpad_0_),
	.right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_0_bottom_width_0_height_0_subtile_5__pin_inpad_0_),
	.right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_0_bottom_width_0_height_0_subtile_6__pin_inpad_0_),
	.right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_0_bottom_width_0_height_0_subtile_7__pin_inpad_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_(grid_clb_1_top_width_0_height_0_subtile_0__pin_O_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_(grid_clb_1_top_width_0_height_0_subtile_0__pin_O_4_),
	.right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_(grid_clb_1_top_width_0_height_0_subtile_0__pin_O_8_),
	.right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_(grid_clb_1_top_width_0_height_0_subtile_0__pin_O_12_),
	.right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_(grid_clb_1_top_width_0_height_0_subtile_0__pin_O_16_),
	.chany_bottom_in(cby_0__1__1_chany_top_out),
	.bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_(grid_clb_1_left_width_0_height_0_subtile_0__pin_O_3_),
	.bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_(grid_clb_1_left_width_0_height_0_subtile_0__pin_O_7_),
	.bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_(grid_clb_1_left_width_0_height_0_subtile_0__pin_O_11_),
	.bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_(grid_clb_1_left_width_0_height_0_subtile_0__pin_O_15_),
	.bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_(grid_clb_1_left_width_0_height_0_subtile_0__pin_O_19_),
	.bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_(grid_gp_inpad_left_1_right_width_0_height_0_subtile_0__pin_inpad_0_),
	.bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_(grid_gp_inpad_left_1_right_width_0_height_0_subtile_1__pin_inpad_0_),
	.bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_(grid_gp_inpad_left_1_right_width_0_height_0_subtile_2__pin_inpad_0_),
	.bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_(grid_gp_inpad_left_1_right_width_0_height_0_subtile_3__pin_inpad_0_),
	.bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_(grid_gp_inpad_left_1_right_width_0_height_0_subtile_4__pin_inpad_0_),
	.bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_(grid_gp_inpad_left_1_right_width_0_height_0_subtile_5__pin_inpad_0_),
	.bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_(grid_gp_inpad_left_1_right_width_0_height_0_subtile_6__pin_inpad_0_),
	.bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_(grid_gp_inpad_left_1_right_width_0_height_0_subtile_7__pin_inpad_0_),
	.ccff_head(grid_io_0_ccff_tail),
	.chanx_right_out(sb_0__2__0_chanx_right_out),
	.chany_bottom_out(sb_0__2__0_chany_bottom_out),
	.ccff_tail(sb_0__2__0_ccff_tail));
   sb_1__0_ sb_1__0_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chany_top_in(cby_1__1__0_chany_bottom_out),
	.top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1_),
	.top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5_),
	.top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9_),
	.top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13_),
	.top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17_),
	.top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_(grid_clb_2_left_width_0_height_0_subtile_0__pin_O_3_),
	.top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_(grid_clb_2_left_width_0_height_0_subtile_0__pin_O_7_),
	.top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_(grid_clb_2_left_width_0_height_0_subtile_0__pin_O_11_),
	.top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_(grid_clb_2_left_width_0_height_0_subtile_0__pin_O_15_),
	.top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_(grid_clb_2_left_width_0_height_0_subtile_0__pin_O_19_),
	.chanx_right_in(cbx_1__0__1_chanx_left_out),
	.right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_(grid_clb_2_bottom_width_0_height_0_subtile_0__pin_O_2_),
	.right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_(grid_clb_2_bottom_width_0_height_0_subtile_0__pin_O_6_),
	.right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_(grid_clb_2_bottom_width_0_height_0_subtile_0__pin_O_10_),
	.right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_(grid_clb_2_bottom_width_0_height_0_subtile_0__pin_O_14_),
	.right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_(grid_clb_2_bottom_width_0_height_0_subtile_0__pin_O_18_),
	.right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_2_top_width_0_height_0_subtile_0__pin_inpad_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_2_top_width_0_height_0_subtile_1__pin_inpad_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_2_top_width_0_height_0_subtile_2__pin_inpad_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_2_top_width_0_height_0_subtile_3__pin_inpad_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_2_top_width_0_height_0_subtile_4__pin_inpad_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_2_top_width_0_height_0_subtile_5__pin_inpad_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_2_top_width_0_height_0_subtile_6__pin_inpad_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_2_top_width_0_height_0_subtile_7__pin_inpad_0_),
	.chanx_left_in(cbx_1__0__0_chanx_right_out),
	.left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2_),
	.left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6_),
	.left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10_),
	.left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14_),
	.left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_(grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18_),
	.left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_3_top_width_0_height_0_subtile_0__pin_inpad_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_3_top_width_0_height_0_subtile_1__pin_inpad_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_3_top_width_0_height_0_subtile_2__pin_inpad_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_3_top_width_0_height_0_subtile_3__pin_inpad_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_3_top_width_0_height_0_subtile_4__pin_inpad_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_3_top_width_0_height_0_subtile_5__pin_inpad_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_3_top_width_0_height_0_subtile_6__pin_inpad_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_3_top_width_0_height_0_subtile_7__pin_inpad_0_),
	.ccff_head(sb_0__0__0_ccff_tail),
	.chany_top_out(sb_1__0__0_chany_top_out),
	.chanx_right_out(sb_1__0__0_chanx_right_out),
	.chanx_left_out(sb_1__0__0_chanx_left_out),
	.ccff_tail(sb_1__0__0_ccff_tail));
   sb_1__1_ sb_1__1_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chany_top_in(cby_1__1__1_chany_bottom_out),
	.top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_(grid_clb_1_right_width_0_height_0_subtile_0__pin_O_1_),
	.top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_(grid_clb_1_right_width_0_height_0_subtile_0__pin_O_5_),
	.top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_(grid_clb_1_right_width_0_height_0_subtile_0__pin_O_9_),
	.top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_(grid_clb_1_right_width_0_height_0_subtile_0__pin_O_13_),
	.top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_(grid_clb_1_right_width_0_height_0_subtile_0__pin_O_17_),
	.top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_(grid_clb_3_left_width_0_height_0_subtile_0__pin_O_3_),
	.top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_(grid_clb_3_left_width_0_height_0_subtile_0__pin_O_7_),
	.top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_(grid_clb_3_left_width_0_height_0_subtile_0__pin_O_11_),
	.top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_(grid_clb_3_left_width_0_height_0_subtile_0__pin_O_15_),
	.top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_(grid_clb_3_left_width_0_height_0_subtile_0__pin_O_19_),
	.chanx_right_in(cbx_1__1__1_chanx_left_out),
	.right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_(grid_clb_3_bottom_width_0_height_0_subtile_0__pin_O_2_),
	.right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_(grid_clb_3_bottom_width_0_height_0_subtile_0__pin_O_6_),
	.right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_(grid_clb_3_bottom_width_0_height_0_subtile_0__pin_O_10_),
	.right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_(grid_clb_3_bottom_width_0_height_0_subtile_0__pin_O_14_),
	.right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_(grid_clb_3_bottom_width_0_height_0_subtile_0__pin_O_18_),
	.right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_(grid_clb_2_top_width_0_height_0_subtile_0__pin_O_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_(grid_clb_2_top_width_0_height_0_subtile_0__pin_O_4_),
	.right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_(grid_clb_2_top_width_0_height_0_subtile_0__pin_O_8_),
	.right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_(grid_clb_2_top_width_0_height_0_subtile_0__pin_O_12_),
	.right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_(grid_clb_2_top_width_0_height_0_subtile_0__pin_O_16_),
	.chany_bottom_in(cby_1__1__0_chany_top_out),
	.bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_(grid_clb_2_left_width_0_height_0_subtile_0__pin_O_3_),
	.bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_(grid_clb_2_left_width_0_height_0_subtile_0__pin_O_7_),
	.bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_(grid_clb_2_left_width_0_height_0_subtile_0__pin_O_11_),
	.bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_(grid_clb_2_left_width_0_height_0_subtile_0__pin_O_15_),
	.bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_(grid_clb_2_left_width_0_height_0_subtile_0__pin_O_19_),
	.bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1_),
	.bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5_),
	.bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9_),
	.bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13_),
	.bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_(grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17_),
	.chanx_left_in(cbx_1__1__0_chanx_right_out),
	.left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_(grid_clb_1_bottom_width_0_height_0_subtile_0__pin_O_2_),
	.left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_(grid_clb_1_bottom_width_0_height_0_subtile_0__pin_O_6_),
	.left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_(grid_clb_1_bottom_width_0_height_0_subtile_0__pin_O_10_),
	.left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_(grid_clb_1_bottom_width_0_height_0_subtile_0__pin_O_14_),
	.left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_(grid_clb_1_bottom_width_0_height_0_subtile_0__pin_O_18_),
	.left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4_),
	.left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8_),
	.left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12_),
	.left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_(grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16_),
	.ccff_head(cby_0__1__0_ccff_tail),
	.chany_top_out(sb_1__1__0_chany_top_out),
	.chanx_right_out(sb_1__1__0_chanx_right_out),
	.chany_bottom_out(sb_1__1__0_chany_bottom_out),
	.chanx_left_out(sb_1__1__0_chanx_left_out),
	.ccff_tail(sb_1__1__0_ccff_tail));
   sb_1__2_ sb_1__2_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chanx_right_in(cbx_1__2__1_chanx_left_out),
	.right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_1_bottom_width_0_height_0_subtile_0__pin_inpad_0_),
	.right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_1_bottom_width_0_height_0_subtile_1__pin_inpad_0_),
	.right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_1_bottom_width_0_height_0_subtile_2__pin_inpad_0_),
	.right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_1_bottom_width_0_height_0_subtile_3__pin_inpad_0_),
	.right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_1_bottom_width_0_height_0_subtile_4__pin_inpad_0_),
	.right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_1_bottom_width_0_height_0_subtile_5__pin_inpad_0_),
	.right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_1_bottom_width_0_height_0_subtile_6__pin_inpad_0_),
	.right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_1_bottom_width_0_height_0_subtile_7__pin_inpad_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_(grid_clb_3_top_width_0_height_0_subtile_0__pin_O_0_),
	.right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_(grid_clb_3_top_width_0_height_0_subtile_0__pin_O_4_),
	.right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_(grid_clb_3_top_width_0_height_0_subtile_0__pin_O_8_),
	.right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_(grid_clb_3_top_width_0_height_0_subtile_0__pin_O_12_),
	.right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_(grid_clb_3_top_width_0_height_0_subtile_0__pin_O_16_),
	.chany_bottom_in(cby_1__1__1_chany_top_out),
	.bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_(grid_clb_3_left_width_0_height_0_subtile_0__pin_O_3_),
	.bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_(grid_clb_3_left_width_0_height_0_subtile_0__pin_O_7_),
	.bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_(grid_clb_3_left_width_0_height_0_subtile_0__pin_O_11_),
	.bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_(grid_clb_3_left_width_0_height_0_subtile_0__pin_O_15_),
	.bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_(grid_clb_3_left_width_0_height_0_subtile_0__pin_O_19_),
	.bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_(grid_clb_1_right_width_0_height_0_subtile_0__pin_O_1_),
	.bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_(grid_clb_1_right_width_0_height_0_subtile_0__pin_O_5_),
	.bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_(grid_clb_1_right_width_0_height_0_subtile_0__pin_O_9_),
	.bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_(grid_clb_1_right_width_0_height_0_subtile_0__pin_O_13_),
	.bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_(grid_clb_1_right_width_0_height_0_subtile_0__pin_O_17_),
	.chanx_left_in(cbx_1__2__0_chanx_right_out),
	.left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_0_bottom_width_0_height_0_subtile_0__pin_inpad_0_),
	.left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_0_bottom_width_0_height_0_subtile_1__pin_inpad_0_),
	.left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_0_bottom_width_0_height_0_subtile_2__pin_inpad_0_),
	.left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_0_bottom_width_0_height_0_subtile_3__pin_inpad_0_),
	.left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_0_bottom_width_0_height_0_subtile_4__pin_inpad_0_),
	.left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_0_bottom_width_0_height_0_subtile_5__pin_inpad_0_),
	.left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_0_bottom_width_0_height_0_subtile_6__pin_inpad_0_),
	.left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_0_bottom_width_0_height_0_subtile_7__pin_inpad_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_(grid_clb_1_top_width_0_height_0_subtile_0__pin_O_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_(grid_clb_1_top_width_0_height_0_subtile_0__pin_O_4_),
	.left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_(grid_clb_1_top_width_0_height_0_subtile_0__pin_O_8_),
	.left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_(grid_clb_1_top_width_0_height_0_subtile_0__pin_O_12_),
	.left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_(grid_clb_1_top_width_0_height_0_subtile_0__pin_O_16_),
	.ccff_head(grid_clb_3_ccff_tail),
	.chanx_right_out(sb_1__2__0_chanx_right_out),
	.chany_bottom_out(sb_1__2__0_chany_bottom_out),
	.chanx_left_out(sb_1__2__0_chanx_left_out),
	.ccff_tail(sb_1__2__0_ccff_tail));
   sb_2__0_ sb_2__0_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chany_top_in(cby_2__1__0_chany_bottom_out),
	.top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_(grid_clb_2_right_width_0_height_0_subtile_0__pin_O_1_),
	.top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_(grid_clb_2_right_width_0_height_0_subtile_0__pin_O_5_),
	.top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_(grid_clb_2_right_width_0_height_0_subtile_0__pin_O_9_),
	.top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_(grid_clb_2_right_width_0_height_0_subtile_0__pin_O_13_),
	.top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_(grid_clb_2_right_width_0_height_0_subtile_0__pin_O_17_),
	.chanx_left_in(cbx_1__0__1_chanx_right_out),
	.left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_(grid_clb_2_bottom_width_0_height_0_subtile_0__pin_O_2_),
	.left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_(grid_clb_2_bottom_width_0_height_0_subtile_0__pin_O_6_),
	.left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_(grid_clb_2_bottom_width_0_height_0_subtile_0__pin_O_10_),
	.left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_(grid_clb_2_bottom_width_0_height_0_subtile_0__pin_O_14_),
	.left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_(grid_clb_2_bottom_width_0_height_0_subtile_0__pin_O_18_),
	.left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_2_top_width_0_height_0_subtile_0__pin_inpad_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_2_top_width_0_height_0_subtile_1__pin_inpad_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_2_top_width_0_height_0_subtile_2__pin_inpad_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_2_top_width_0_height_0_subtile_3__pin_inpad_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_2_top_width_0_height_0_subtile_4__pin_inpad_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_2_top_width_0_height_0_subtile_5__pin_inpad_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_2_top_width_0_height_0_subtile_6__pin_inpad_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_2_top_width_0_height_0_subtile_7__pin_inpad_0_),
	.ccff_head(grid_io_3_ccff_tail),
	.chany_top_out(sb_2__0__0_chany_top_out),
	.chanx_left_out(sb_2__0__0_chanx_left_out),
	.ccff_tail(sb_2__0__0_ccff_tail));
   sb_2__1_ sb_2__1_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chany_top_in(cby_2__1__1_chany_bottom_out),
	.top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_(grid_clb_3_right_width_0_height_0_subtile_0__pin_O_1_),
	.top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_(grid_clb_3_right_width_0_height_0_subtile_0__pin_O_5_),
	.top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_(grid_clb_3_right_width_0_height_0_subtile_0__pin_O_9_),
	.top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_(grid_clb_3_right_width_0_height_0_subtile_0__pin_O_13_),
	.top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_(grid_clb_3_right_width_0_height_0_subtile_0__pin_O_17_),
	.chany_bottom_in(cby_2__1__0_chany_top_out),
	.bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_(grid_clb_2_right_width_0_height_0_subtile_0__pin_O_1_),
	.bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_(grid_clb_2_right_width_0_height_0_subtile_0__pin_O_5_),
	.bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_(grid_clb_2_right_width_0_height_0_subtile_0__pin_O_9_),
	.bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_(grid_clb_2_right_width_0_height_0_subtile_0__pin_O_13_),
	.bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_(grid_clb_2_right_width_0_height_0_subtile_0__pin_O_17_),
	.chanx_left_in(cbx_1__1__1_chanx_right_out),
	.left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_(grid_clb_3_bottom_width_0_height_0_subtile_0__pin_O_2_),
	.left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_(grid_clb_3_bottom_width_0_height_0_subtile_0__pin_O_6_),
	.left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_(grid_clb_3_bottom_width_0_height_0_subtile_0__pin_O_10_),
	.left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_(grid_clb_3_bottom_width_0_height_0_subtile_0__pin_O_14_),
	.left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_(grid_clb_3_bottom_width_0_height_0_subtile_0__pin_O_18_),
	.left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_(grid_clb_2_top_width_0_height_0_subtile_0__pin_O_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_(grid_clb_2_top_width_0_height_0_subtile_0__pin_O_4_),
	.left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_(grid_clb_2_top_width_0_height_0_subtile_0__pin_O_8_),
	.left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_(grid_clb_2_top_width_0_height_0_subtile_0__pin_O_12_),
	.left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_(grid_clb_2_top_width_0_height_0_subtile_0__pin_O_16_),
	.ccff_head(grid_clb_0_ccff_tail),
	.chany_top_out(sb_2__1__0_chany_top_out),
	.chany_bottom_out(sb_2__1__0_chany_bottom_out),
	.chanx_left_out(sb_2__1__0_chanx_left_out),
	.ccff_tail(sb_2__1__0_ccff_tail));
   sb_2__2_ sb_2__2_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chany_bottom_in(cby_2__1__1_chany_top_out),
	.bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_(grid_clb_3_right_width_0_height_0_subtile_0__pin_O_1_),
	.bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_(grid_clb_3_right_width_0_height_0_subtile_0__pin_O_5_),
	.bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_(grid_clb_3_right_width_0_height_0_subtile_0__pin_O_9_),
	.bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_(grid_clb_3_right_width_0_height_0_subtile_0__pin_O_13_),
	.bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_(grid_clb_3_right_width_0_height_0_subtile_0__pin_O_17_),
	.chanx_left_in(cbx_1__2__1_chanx_right_out),
	.left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_(grid_io_1_bottom_width_0_height_0_subtile_0__pin_inpad_0_),
	.left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_(grid_io_1_bottom_width_0_height_0_subtile_1__pin_inpad_0_),
	.left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_(grid_io_1_bottom_width_0_height_0_subtile_2__pin_inpad_0_),
	.left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_(grid_io_1_bottom_width_0_height_0_subtile_3__pin_inpad_0_),
	.left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_(grid_io_1_bottom_width_0_height_0_subtile_4__pin_inpad_0_),
	.left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_(grid_io_1_bottom_width_0_height_0_subtile_5__pin_inpad_0_),
	.left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_(grid_io_1_bottom_width_0_height_0_subtile_6__pin_inpad_0_),
	.left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_(grid_io_1_bottom_width_0_height_0_subtile_7__pin_inpad_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_(grid_clb_3_top_width_0_height_0_subtile_0__pin_O_0_),
	.left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_(grid_clb_3_top_width_0_height_0_subtile_0__pin_O_4_),
	.left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_(grid_clb_3_top_width_0_height_0_subtile_0__pin_O_8_),
	.left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_(grid_clb_3_top_width_0_height_0_subtile_0__pin_O_12_),
	.left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_(grid_clb_3_top_width_0_height_0_subtile_0__pin_O_16_),
	.ccff_head(grid_clb_2_ccff_tail),
	.chany_bottom_out(sb_2__2__0_chany_bottom_out),
	.chanx_left_out(sb_2__2__0_chanx_left_out),
	.ccff_tail(sb_2__2__0_ccff_tail));
   cbx_1__0_ cbx_1__0_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chanx_left_in(sb_0__0__0_chanx_right_out),
	.chanx_right_in(sb_1__0__0_chanx_left_out),
	.ccff_head(sb_1__0__0_ccff_tail),
	.chanx_left_out(cbx_1__0__0_chanx_left_out),
	.chanx_right_out(cbx_1__0__0_chanx_right_out),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_(cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_),
	.bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_),
	.bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_),
	.bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_),
	.bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_),
	.bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_),
	.bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_),
	.bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_(cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_),
	.ccff_tail(cbx_1__0__0_ccff_tail));
   cbx_1__0_ cbx_2__0_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chanx_left_in(sb_1__0__0_chanx_right_out),
	.chanx_right_in(sb_2__0__0_chanx_left_out),
	.ccff_head(sb_2__0__0_ccff_tail),
	.chanx_left_out(cbx_1__0__1_chanx_left_out),
	.chanx_right_out(cbx_1__0__1_chanx_right_out),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_(cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_(cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_(cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_(cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_(cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_(cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_(cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_(cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_(cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_(cbx_1__0__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_(cbx_1__0__1_bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_),
	.bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_(cbx_1__0__1_bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_),
	.bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_(cbx_1__0__1_bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_),
	.bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_(cbx_1__0__1_bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_),
	.bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_(cbx_1__0__1_bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_),
	.bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_(cbx_1__0__1_bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_),
	.bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_(cbx_1__0__1_bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_),
	.bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_(cbx_1__0__1_bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_),
	.ccff_tail(cbx_1__0__1_ccff_tail));
   cbx_1__1_ cbx_1__1_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chanx_left_in(sb_0__1__0_chanx_right_out),
	.chanx_right_in(sb_1__1__0_chanx_left_out),
	.ccff_head(sb_1__1__0_ccff_tail),
	.chanx_left_out(cbx_1__1__0_chanx_left_out),
	.chanx_right_out(cbx_1__1__0_chanx_right_out),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_(cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_(cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_),
	.ccff_tail(cbx_1__1__0_ccff_tail));
   cbx_1__1_ cbx_2__1_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chanx_left_in(sb_1__1__0_chanx_right_out),
	.chanx_right_in(sb_2__1__0_chanx_left_out),
	.ccff_head(sb_2__1__0_ccff_tail),
	.chanx_left_out(cbx_1__1__1_chanx_left_out),
	.chanx_right_out(cbx_1__1__1_chanx_right_out),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_(cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_(cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_(cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_(cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_(cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_(cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_(cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_(cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_(cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_(cbx_1__1__1_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_(cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_(cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_(cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_(cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_(cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_(cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_(cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_(cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_(cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_(cbx_1__1__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_),
	.ccff_tail(cbx_1__1__1_ccff_tail));
   cbx_1__2_ cbx_1__2_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chanx_left_in(sb_0__2__0_chanx_right_out),
	.chanx_right_in(sb_1__2__0_chanx_left_out),
	.ccff_head(sb_1__2__0_ccff_tail),
	.chanx_left_out(cbx_1__2__0_chanx_left_out),
	.chanx_right_out(cbx_1__2__0_chanx_right_out),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_(cbx_1__2__0_top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_),
	.top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_(cbx_1__2__0_top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_),
	.top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_(cbx_1__2__0_top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_),
	.top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_(cbx_1__2__0_top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_),
	.top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_(cbx_1__2__0_top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_),
	.top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_(cbx_1__2__0_top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_),
	.top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_(cbx_1__2__0_top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_),
	.top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_(cbx_1__2__0_top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_(cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_(cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_(cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_(cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_(cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_(cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_(cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_(cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_(cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_(cbx_1__2__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_),
	.ccff_tail(cbx_1__2__0_ccff_tail));
   cbx_1__2_ cbx_2__2_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chanx_left_in(sb_1__2__0_chanx_right_out),
	.chanx_right_in(sb_2__2__0_chanx_left_out),
	.ccff_head(sb_2__2__0_ccff_tail),
	.chanx_left_out(cbx_1__2__1_chanx_left_out),
	.chanx_right_out(cbx_1__2__1_chanx_right_out),
	.top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_(cbx_1__2__1_top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_),
	.top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_(cbx_1__2__1_top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_),
	.top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_(cbx_1__2__1_top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_),
	.top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_(cbx_1__2__1_top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_),
	.top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_(cbx_1__2__1_top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_),
	.top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_(cbx_1__2__1_top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_),
	.top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_(cbx_1__2__1_top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_),
	.top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_(cbx_1__2__1_top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_(cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_(cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_(cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_(cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_(cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_(cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_(cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_(cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_(cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_),
	.bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_(cbx_1__2__1_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_),
	.ccff_tail(cbx_1__2__1_ccff_tail));
   cby_0__1_ cby_0__1_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chany_bottom_in(sb_0__0__0_chany_top_out),
	.chany_top_in(sb_0__1__0_chany_bottom_out),
	.ccff_head(sb_0__1__0_ccff_tail),
	.chany_bottom_out(cby_0__1__0_chany_bottom_out),
	.chany_top_out(cby_0__1__0_chany_top_out),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_3_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_7_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_11_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_15_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_19_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_23_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_27_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_31_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_35_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_39_(cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39_),
	.ccff_tail(cby_0__1__0_ccff_tail));
   cby_0__1_ cby_0__2_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chany_bottom_in(sb_0__1__0_chany_top_out),
	.chany_top_in(sb_0__2__0_chany_bottom_out),
	.ccff_head(sb_0__2__0_ccff_tail),
	.chany_bottom_out(cby_0__1__1_chany_bottom_out),
	.chany_top_out(cby_0__1__1_chany_top_out),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_3_(cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_3_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_7_(cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_7_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_11_(cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_11_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_15_(cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_15_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_19_(cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_19_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_23_(cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_23_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_27_(cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_27_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_31_(cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_31_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_35_(cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_35_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_39_(cby_0__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_39_),
	.ccff_tail(cby_0__1__1_ccff_tail));
   cby_1__1_ cby_1__1_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chany_bottom_in(sb_1__0__0_chany_top_out),
	.chany_top_in(sb_1__1__0_chany_bottom_out),
	.ccff_head(cbx_1__1__0_ccff_tail),
	.chany_bottom_out(cby_1__1__0_chany_bottom_out),
	.chany_top_out(cby_1__1__0_chany_top_out),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_3_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_7_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_11_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_15_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_19_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_23_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_27_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_31_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_35_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_39_(cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_1_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_5_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_9_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_13_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_17_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_21_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_25_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_29_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_33_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_37_(cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37_),
	.ccff_tail(cby_1__1__0_ccff_tail));
   cby_1__1_ cby_1__2_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chany_bottom_in(sb_1__1__0_chany_top_out),
	.chany_top_in(sb_1__2__0_chany_bottom_out),
	.ccff_head(cbx_1__2__0_ccff_tail),
	.chany_bottom_out(cby_1__1__1_chany_bottom_out),
	.chany_top_out(cby_1__1__1_chany_top_out),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_3_(cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_3_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_7_(cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_7_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_11_(cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_11_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_15_(cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_15_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_19_(cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_19_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_23_(cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_23_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_27_(cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_27_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_31_(cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_31_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_35_(cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_35_),
	.right_grid_left_width_0_height_0_subtile_0__pin_I_39_(cby_1__1__1_right_grid_left_width_0_height_0_subtile_0__pin_I_39_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_1_(cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_1_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_5_(cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_5_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_9_(cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_9_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_13_(cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_13_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_17_(cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_17_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_21_(cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_21_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_25_(cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_25_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_29_(cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_29_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_33_(cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_33_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_37_(cby_1__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_37_),
	.ccff_tail(cby_1__1__1_ccff_tail));
   cby_2__1_ cby_2__1_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chany_bottom_in(sb_2__0__0_chany_top_out),
	.chany_top_in(sb_2__1__0_chany_bottom_out),
	.ccff_head(cbx_1__1__1_ccff_tail),
	.chany_bottom_out(cby_2__1__0_chany_bottom_out),
	.chany_top_out(cby_2__1__0_chany_top_out),
	.right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_(cby_2__1__0_right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_),
	.right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_(cby_2__1__0_right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_),
	.right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_(cby_2__1__0_right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_),
	.right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_(cby_2__1__0_right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_),
	.right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_(cby_2__1__0_right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_),
	.right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_(cby_2__1__0_right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_),
	.right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_(cby_2__1__0_right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_),
	.right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_(cby_2__1__0_right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_1_(cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_5_(cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_9_(cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_13_(cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_17_(cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_21_(cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_25_(cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_29_(cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_33_(cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_37_(cby_2__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37_),
	.ccff_tail(cby_2__1__0_ccff_tail));
   cby_2__1_ cby_2__2_ (.pReset(pReset),
	.prog_clk(prog_clk),
	.chany_bottom_in(sb_2__1__0_chany_top_out),
	.chany_top_in(sb_2__2__0_chany_bottom_out),
	.ccff_head(cbx_1__2__1_ccff_tail),
	.chany_bottom_out(cby_2__1__1_chany_bottom_out),
	.chany_top_out(cby_2__1__1_chany_top_out),
	.right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_(cby_2__1__1_right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_),
	.right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_(cby_2__1__1_right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_),
	.right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_(cby_2__1__1_right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_),
	.right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_(cby_2__1__1_right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_),
	.right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_(cby_2__1__1_right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_),
	.right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_(cby_2__1__1_right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_),
	.right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_(cby_2__1__1_right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_),
	.right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_(cby_2__1__1_right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_1_(cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_1_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_5_(cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_5_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_9_(cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_9_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_13_(cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_13_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_17_(cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_17_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_21_(cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_21_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_25_(cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_25_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_29_(cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_29_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_33_(cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_33_),
	.left_grid_right_width_0_height_0_subtile_0__pin_I_37_(cby_2__1__1_left_grid_right_width_0_height_0_subtile_0__pin_I_37_),
	.ccff_tail(cby_2__1__1_ccff_tail));
endmodule

