$date
	Wed Oct 23 21:50:01 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! out $end
$var reg 2 " ic [1:0] $end
$var reg 1 # w $end
$var reg 1 $ x $end
$var reg 1 % y $end
$var reg 1 & z $end
$scope module mymux $end
$var wire 2 ' ic [1:0] $end
$var wire 1 ! out $end
$var wire 1 # w $end
$var wire 1 $ x $end
$var wire 1 % y $end
$var wire 1 & z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
0&
0%
1$
0#
b0 "
1!
$end
#5
0!
b11 "
b11 '
1&
0$
#10
1!
1#
#13
