Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Wed Oct 23 17:10:17 2019
| Host         : Waitee-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file led_top_timing_summary_routed.rpt -pb led_top_timing_summary_routed.pb -rpx led_top_timing_summary_routed.rpx -warn_on_violation
| Design       : led_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: led/module/t_timer_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 29 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.185        0.000                      0                   87        0.133        0.000                      0                   87        3.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.185        0.000                      0                   87        0.133        0.000                      0                   87        3.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 2.426ns (63.231%)  route 1.411ns (36.769%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 13.463 - 8.000 ) 
    Source Clock Delay      (SCD):    5.945ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.847     5.945    led/module/sysclk_IBUF_BUFG
    SLICE_X112Y76        FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDCE (Prop_fdce_C_Q)         0.478     6.423 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.596     7.019    led/module/s_time[1]
    SLICE_X110Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.846 r  led/module/s_time_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.846    led/module/s_time_reg[4]_i_2_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.960 r  led/module/s_time_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.960    led/module/s_time_reg[8]_i_2_n_0
    SLICE_X110Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.074 r  led/module/s_time_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.074    led/module/s_time_reg[12]_i_2_n_0
    SLICE_X110Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.188 r  led/module/s_time_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.188    led/module/s_time_reg[16]_i_2_n_0
    SLICE_X110Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.302 r  led/module/s_time_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.302    led/module/s_time_reg[20]_i_2_n_0
    SLICE_X110Y81        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.636 r  led/module/s_time_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.814     9.451    led/module/data0[22]
    SLICE_X111Y80        LUT3 (Prop_lut3_I2_O)        0.331     9.782 r  led/module/s_time[22]_i_1/O
                         net (fo=1, routed)           0.000     9.782    led/module/s_time_0[22]
    SLICE_X111Y80        FDCE                                         r  led/module/s_time_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.675    13.463    led/module/sysclk_IBUF_BUFG
    SLICE_X111Y80        FDCE                                         r  led/module/s_time_reg[22]/C
                         clock pessimism              0.464    13.927    
                         clock uncertainty           -0.035    13.891    
    SLICE_X111Y80        FDCE (Setup_fdce_C_D)        0.075    13.966    led/module/s_time_reg[22]
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 2.170ns (59.968%)  route 1.449ns (40.032%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 13.463 - 8.000 ) 
    Source Clock Delay      (SCD):    5.945ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.847     5.945    led/module/sysclk_IBUF_BUFG
    SLICE_X112Y76        FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDCE (Prop_fdce_C_Q)         0.478     6.423 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.596     7.019    led/module/s_time[1]
    SLICE_X110Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.846 r  led/module/s_time_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.846    led/module/s_time_reg[4]_i_2_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.960 r  led/module/s_time_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.960    led/module/s_time_reg[8]_i_2_n_0
    SLICE_X110Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.074 r  led/module/s_time_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.074    led/module/s_time_reg[12]_i_2_n_0
    SLICE_X110Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.408 r  led/module/s_time_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.852     9.260    led/module/data0[14]
    SLICE_X111Y79        LUT3 (Prop_lut3_I2_O)        0.303     9.563 r  led/module/s_time[14]_i_1/O
                         net (fo=1, routed)           0.000     9.563    led/module/s_time_0[14]
    SLICE_X111Y79        FDCE                                         r  led/module/s_time_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.675    13.463    led/module/sysclk_IBUF_BUFG
    SLICE_X111Y79        FDCE                                         r  led/module/s_time_reg[14]/C
                         clock pessimism              0.464    13.927    
                         clock uncertainty           -0.035    13.891    
    SLICE_X111Y79        FDCE (Setup_fdce_C_D)        0.031    13.922    led/module/s_time_reg[14]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.369ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.963ns (26.414%)  route 2.683ns (73.586%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 13.459 - 8.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.852     5.950    led/module/sysclk_IBUF_BUFG
    SLICE_X111Y79        FDCE                                         r  led/module/s_time_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDCE (Prop_fdce_C_Q)         0.419     6.369 f  led/module/s_time_reg[23]/Q
                         net (fo=2, routed)           0.997     7.366    led/module/s_time[23]
    SLICE_X112Y79        LUT3 (Prop_lut3_I0_O)        0.296     7.662 r  led/module/s_time[23]_i_5/O
                         net (fo=1, routed)           0.814     8.476    led/module/s_time[23]_i_5_n_0
    SLICE_X111Y78        LUT6 (Prop_lut6_I1_O)        0.124     8.600 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.872     9.472    led/module/s_time[23]_i_2_n_0
    SLICE_X112Y76        LUT2 (Prop_lut2_I0_O)        0.124     9.596 r  led/module/s_time[0]_i_1/O
                         net (fo=1, routed)           0.000     9.596    led/module/s_time_0[0]
    SLICE_X112Y76        FDCE                                         r  led/module/s_time_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.671    13.459    led/module/sysclk_IBUF_BUFG
    SLICE_X112Y76        FDCE                                         r  led/module/s_time_reg[0]/C
                         clock pessimism              0.464    13.923    
                         clock uncertainty           -0.035    13.887    
    SLICE_X112Y76        FDCE (Setup_fdce_C_D)        0.077    13.964    led/module/s_time_reg[0]
  -------------------------------------------------------------------
                         required time                         13.964    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                  4.369    

Slack (MET) :             4.408ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 2.216ns (61.320%)  route 1.398ns (38.680%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 13.463 - 8.000 ) 
    Source Clock Delay      (SCD):    5.945ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.847     5.945    led/module/sysclk_IBUF_BUFG
    SLICE_X112Y76        FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDCE (Prop_fdce_C_Q)         0.478     6.423 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.596     7.019    led/module/s_time[1]
    SLICE_X110Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.846 r  led/module/s_time_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.846    led/module/s_time_reg[4]_i_2_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.960 r  led/module/s_time_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.960    led/module/s_time_reg[8]_i_2_n_0
    SLICE_X110Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.074 r  led/module/s_time_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.074    led/module/s_time_reg[12]_i_2_n_0
    SLICE_X110Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.188 r  led/module/s_time_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.188    led/module/s_time_reg[16]_i_2_n_0
    SLICE_X110Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.427 r  led/module/s_time_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.802     9.229    led/module/data0[19]
    SLICE_X111Y79        LUT3 (Prop_lut3_I2_O)        0.330     9.559 r  led/module/s_time[19]_i_1/O
                         net (fo=1, routed)           0.000     9.559    led/module/s_time_0[19]
    SLICE_X111Y79        FDCE                                         r  led/module/s_time_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.675    13.463    led/module/sysclk_IBUF_BUFG
    SLICE_X111Y79        FDCE                                         r  led/module/s_time_reg[19]/C
                         clock pessimism              0.464    13.927    
                         clock uncertainty           -0.035    13.891    
    SLICE_X111Y79        FDCE (Setup_fdce_C_D)        0.075    13.966    led/module/s_time_reg[19]
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  4.408    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.955ns (26.252%)  route 2.683ns (73.748%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 13.459 - 8.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.852     5.950    led/module/sysclk_IBUF_BUFG
    SLICE_X111Y79        FDCE                                         r  led/module/s_time_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDCE (Prop_fdce_C_Q)         0.419     6.369 f  led/module/s_time_reg[23]/Q
                         net (fo=2, routed)           0.997     7.366    led/module/s_time[23]
    SLICE_X112Y79        LUT3 (Prop_lut3_I0_O)        0.296     7.662 r  led/module/s_time[23]_i_5/O
                         net (fo=1, routed)           0.814     8.476    led/module/s_time[23]_i_5_n_0
    SLICE_X111Y78        LUT6 (Prop_lut6_I1_O)        0.124     8.600 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.872     9.472    led/module/s_time[23]_i_2_n_0
    SLICE_X112Y76        LUT3 (Prop_lut3_I1_O)        0.116     9.588 r  led/module/s_time[1]_i_1/O
                         net (fo=1, routed)           0.000     9.588    led/module/s_time_0[1]
    SLICE_X112Y76        FDCE                                         r  led/module/s_time_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.671    13.459    led/module/sysclk_IBUF_BUFG
    SLICE_X112Y76        FDCE                                         r  led/module/s_time_reg[1]/C
                         clock pessimism              0.464    13.923    
                         clock uncertainty           -0.035    13.887    
    SLICE_X112Y76        FDCE (Setup_fdce_C_D)        0.118    14.005    led/module/s_time_reg[1]
  -------------------------------------------------------------------
                         required time                         14.005    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.963ns (27.195%)  route 2.578ns (72.805%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 13.463 - 8.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.852     5.950    led/module/sysclk_IBUF_BUFG
    SLICE_X111Y79        FDCE                                         r  led/module/s_time_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDCE (Prop_fdce_C_Q)         0.419     6.369 f  led/module/s_time_reg[23]/Q
                         net (fo=2, routed)           0.997     7.366    led/module/s_time[23]
    SLICE_X112Y79        LUT3 (Prop_lut3_I0_O)        0.296     7.662 r  led/module/s_time[23]_i_5/O
                         net (fo=1, routed)           0.814     8.476    led/module/s_time[23]_i_5_n_0
    SLICE_X111Y78        LUT6 (Prop_lut6_I1_O)        0.124     8.600 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.767     9.367    led/module/s_time[23]_i_2_n_0
    SLICE_X111Y80        LUT3 (Prop_lut3_I1_O)        0.124     9.491 r  led/module/s_time[17]_i_1/O
                         net (fo=1, routed)           0.000     9.491    led/module/s_time_0[17]
    SLICE_X111Y80        FDCE                                         r  led/module/s_time_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.675    13.463    led/module/sysclk_IBUF_BUFG
    SLICE_X111Y80        FDCE                                         r  led/module/s_time_reg[17]/C
                         clock pessimism              0.464    13.927    
                         clock uncertainty           -0.035    13.891    
    SLICE_X111Y80        FDCE (Setup_fdce_C_D)        0.029    13.920    led/module/s_time_reg[17]
  -------------------------------------------------------------------
                         required time                         13.920    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.434ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.963ns (27.211%)  route 2.576ns (72.789%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 13.463 - 8.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.852     5.950    led/module/sysclk_IBUF_BUFG
    SLICE_X111Y79        FDCE                                         r  led/module/s_time_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDCE (Prop_fdce_C_Q)         0.419     6.369 f  led/module/s_time_reg[23]/Q
                         net (fo=2, routed)           0.997     7.366    led/module/s_time[23]
    SLICE_X112Y79        LUT3 (Prop_lut3_I0_O)        0.296     7.662 r  led/module/s_time[23]_i_5/O
                         net (fo=1, routed)           0.814     8.476    led/module/s_time[23]_i_5_n_0
    SLICE_X111Y78        LUT6 (Prop_lut6_I1_O)        0.124     8.600 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.765     9.365    led/module/s_time[23]_i_2_n_0
    SLICE_X111Y80        LUT3 (Prop_lut3_I1_O)        0.124     9.489 r  led/module/s_time[18]_i_1/O
                         net (fo=1, routed)           0.000     9.489    led/module/s_time_0[18]
    SLICE_X111Y80        FDCE                                         r  led/module/s_time_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.675    13.463    led/module/sysclk_IBUF_BUFG
    SLICE_X111Y80        FDCE                                         r  led/module/s_time_reg[18]/C
                         clock pessimism              0.464    13.927    
                         clock uncertainty           -0.035    13.891    
    SLICE_X111Y80        FDCE (Setup_fdce_C_D)        0.031    13.922    led/module/s_time_reg[18]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  4.434    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.989ns (27.742%)  route 2.576ns (72.258%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 13.463 - 8.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.852     5.950    led/module/sysclk_IBUF_BUFG
    SLICE_X111Y79        FDCE                                         r  led/module/s_time_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDCE (Prop_fdce_C_Q)         0.419     6.369 f  led/module/s_time_reg[23]/Q
                         net (fo=2, routed)           0.997     7.366    led/module/s_time[23]
    SLICE_X112Y79        LUT3 (Prop_lut3_I0_O)        0.296     7.662 r  led/module/s_time[23]_i_5/O
                         net (fo=1, routed)           0.814     8.476    led/module/s_time[23]_i_5_n_0
    SLICE_X111Y78        LUT6 (Prop_lut6_I1_O)        0.124     8.600 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.765     9.365    led/module/s_time[23]_i_2_n_0
    SLICE_X111Y80        LUT3 (Prop_lut3_I1_O)        0.150     9.515 r  led/module/s_time[20]_i_1/O
                         net (fo=1, routed)           0.000     9.515    led/module/s_time_0[20]
    SLICE_X111Y80        FDCE                                         r  led/module/s_time_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.675    13.463    led/module/sysclk_IBUF_BUFG
    SLICE_X111Y80        FDCE                                         r  led/module/s_time_reg[20]/C
                         clock pessimism              0.464    13.927    
                         clock uncertainty           -0.035    13.891    
    SLICE_X111Y80        FDCE (Setup_fdce_C_D)        0.075    13.966    led/module/s_time_reg[20]
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 1.968ns (55.229%)  route 1.595ns (44.771%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 13.460 - 8.000 ) 
    Source Clock Delay      (SCD):    5.945ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.847     5.945    led/module/sysclk_IBUF_BUFG
    SLICE_X112Y76        FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDCE (Prop_fdce_C_Q)         0.478     6.423 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.596     7.019    led/module/s_time[1]
    SLICE_X110Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.846 r  led/module/s_time_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.846    led/module/s_time_reg[4]_i_2_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.960 r  led/module/s_time_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.960    led/module/s_time_reg[8]_i_2_n_0
    SLICE_X110Y78        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.182 r  led/module/s_time_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.999     9.181    led/module/data0[9]
    SLICE_X111Y77        LUT3 (Prop_lut3_I2_O)        0.327     9.508 r  led/module/s_time[9]_i_1/O
                         net (fo=1, routed)           0.000     9.508    led/module/s_time_0[9]
    SLICE_X111Y77        FDCE                                         r  led/module/s_time_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.672    13.460    led/module/sysclk_IBUF_BUFG
    SLICE_X111Y77        FDCE                                         r  led/module/s_time_reg[9]/C
                         clock pessimism              0.464    13.924    
                         clock uncertainty           -0.035    13.888    
    SLICE_X111Y77        FDCE (Setup_fdce_C_D)        0.075    13.963    led/module/s_time_reg[9]
  -------------------------------------------------------------------
                         required time                         13.963    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 2.054ns (58.554%)  route 1.454ns (41.446%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 13.463 - 8.000 ) 
    Source Clock Delay      (SCD):    5.945ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.847     5.945    led/module/sysclk_IBUF_BUFG
    SLICE_X112Y76        FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDCE (Prop_fdce_C_Q)         0.478     6.423 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.596     7.019    led/module/s_time[1]
    SLICE_X110Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.846 r  led/module/s_time_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.846    led/module/s_time_reg[4]_i_2_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.960 r  led/module/s_time_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.960    led/module/s_time_reg[8]_i_2_n_0
    SLICE_X110Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.074 r  led/module/s_time_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.074    led/module/s_time_reg[12]_i_2_n_0
    SLICE_X110Y79        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.296 r  led/module/s_time_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.858     9.154    led/module/data0[13]
    SLICE_X111Y79        LUT3 (Prop_lut3_I2_O)        0.299     9.453 r  led/module/s_time[13]_i_1/O
                         net (fo=1, routed)           0.000     9.453    led/module/s_time_0[13]
    SLICE_X111Y79        FDCE                                         r  led/module/s_time_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.675    13.463    led/module/sysclk_IBUF_BUFG
    SLICE_X111Y79        FDCE                                         r  led/module/s_time_reg[13]/C
                         clock pessimism              0.464    13.927    
                         clock uncertainty           -0.035    13.891    
    SLICE_X111Y79        FDCE (Setup_fdce_C_D)        0.029    13.920    led/module/s_time_reg[13]
  -------------------------------------------------------------------
                         required time                         13.920    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                  4.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 led/FSM_onehot_s_speed_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/FSM_onehot_s_speed_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.625     1.735    led/sysclk_IBUF_BUFG
    SLICE_X109Y78        FDPE                                         r  led/FSM_onehot_s_speed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDPE (Prop_fdpe_C_Q)         0.141     1.876 r  led/FSM_onehot_s_speed_reg[0]/Q
                         net (fo=3, routed)           0.067     1.943    led/s_blink[1]
    SLICE_X109Y78        FDCE                                         r  led/FSM_onehot_s_speed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.893     2.260    led/sysclk_IBUF_BUFG
    SLICE_X109Y78        FDCE                                         r  led/FSM_onehot_s_speed_reg[1]/C
                         clock pessimism             -0.524     1.735    
    SLICE_X109Y78        FDCE (Hold_fdce_C_D)         0.075     1.810    led/FSM_onehot_s_speed_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 led/last_iterbtn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/s_iter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.628     1.738    led/sysclk_IBUF_BUFG
    SLICE_X113Y80        FDRE                                         r  led/last_iterbtn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDRE (Prop_fdre_C_Q)         0.141     1.879 r  led/last_iterbtn_reg/Q
                         net (fo=1, routed)           0.087     1.966    led/last_iterbtn
    SLICE_X112Y80        LUT4 (Prop_lut4_I2_O)        0.045     2.011 r  led/s_iter_i_1/O
                         net (fo=1, routed)           0.000     2.011    led/s_iter_i_1_n_0
    SLICE_X112Y80        FDRE                                         r  led/s_iter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.898     2.265    led/sysclk_IBUF_BUFG
    SLICE_X112Y80        FDRE                                         r  led/s_iter_reg/C
                         clock pessimism             -0.513     1.751    
    SLICE_X112Y80        FDRE (Hold_fdre_C_D)         0.120     1.871    led/s_iter_reg
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 last_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.745%)  route 0.093ns (33.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.622     1.732    sysclk_IBUF_BUFG
    SLICE_X107Y74        FDRE                                         r  last_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDRE (Prop_fdre_C_Q)         0.141     1.873 r  last_count_reg[2]/Q
                         net (fo=5, routed)           0.093     1.966    last_count[2]
    SLICE_X106Y74        LUT6 (Prop_lut6_I3_O)        0.045     2.011 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.011    count[5]_i_1_n_0
    SLICE_X106Y74        FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.889     2.256    sysclk_IBUF_BUFG
    SLICE_X106Y74        FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.510     1.745    
    SLICE_X106Y74        FDRE (Hold_fdre_C_D)         0.092     1.837    count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 R_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led5_r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.625     1.735    sysclk_IBUF_BUFG
    SLICE_X106Y72        FDRE                                         r  R_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.141     1.876 r  R_out_reg/Q
                         net (fo=1, routed)           0.119     1.995    R_out
    SLICE_X107Y72        FDRE                                         r  led5_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.892     2.259    sysclk_IBUF_BUFG
    SLICE_X107Y72        FDRE                                         r  led5_r_reg/C
                         clock pessimism             -0.510     1.748    
    SLICE_X107Y72        FDRE (Hold_fdre_C_D)         0.072     1.820    led5_r_reg
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 last_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.214%)  route 0.130ns (40.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.622     1.732    sysclk_IBUF_BUFG
    SLICE_X107Y74        FDRE                                         r  last_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDRE (Prop_fdre_C_Q)         0.141     1.873 r  last_count_reg[1]/Q
                         net (fo=6, routed)           0.130     2.003    last_count[1]
    SLICE_X106Y74        LUT3 (Prop_lut3_I1_O)        0.048     2.051 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.051    count[2]_i_1_n_0
    SLICE_X106Y74        FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.889     2.256    sysclk_IBUF_BUFG
    SLICE_X106Y74        FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.510     1.745    
    SLICE_X106Y74        FDRE (Hold_fdre_C_D)         0.107     1.852    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 last_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.157%)  route 0.131ns (40.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.622     1.732    sysclk_IBUF_BUFG
    SLICE_X107Y74        FDRE                                         r  last_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDRE (Prop_fdre_C_Q)         0.141     1.873 r  last_count_reg[1]/Q
                         net (fo=6, routed)           0.131     2.004    last_count[1]
    SLICE_X106Y74        LUT5 (Prop_lut5_I2_O)        0.049     2.053 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.053    count[4]_i_1_n_0
    SLICE_X106Y74        FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.889     2.256    sysclk_IBUF_BUFG
    SLICE_X106Y74        FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.510     1.745    
    SLICE_X106Y74        FDRE (Hold_fdre_C_D)         0.107     1.852    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 led/FSM_onehot_s_speed_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/s_blink_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.625     1.735    led/sysclk_IBUF_BUFG
    SLICE_X109Y78        FDPE                                         r  led/FSM_onehot_s_speed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDPE (Prop_fdpe_C_Q)         0.141     1.876 r  led/FSM_onehot_s_speed_reg[0]/Q
                         net (fo=3, routed)           0.127     2.003    led/s_blink[1]
    SLICE_X109Y78        FDCE                                         r  led/s_blink_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.893     2.260    led/sysclk_IBUF_BUFG
    SLICE_X109Y78        FDCE                                         r  led/s_blink_reg[1]/C
                         clock pessimism             -0.524     1.735    
    SLICE_X109Y78        FDCE (Hold_fdce_C_D)         0.066     1.801    led/s_blink_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 led/FSM_onehot_s_speed_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/FSM_onehot_s_speed_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.625     1.735    led/sysclk_IBUF_BUFG
    SLICE_X109Y78        FDCE                                         r  led/FSM_onehot_s_speed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDCE (Prop_fdce_C_Q)         0.128     1.863 f  led/FSM_onehot_s_speed_reg[1]/Q
                         net (fo=2, routed)           0.069     1.932    led/s_blink[2]
    SLICE_X109Y78        LUT2 (Prop_lut2_I1_O)        0.099     2.031 r  led/FSM_onehot_s_speed[0]_i_1/O
                         net (fo=1, routed)           0.000     2.031    led/FSM_onehot_s_speed[0]_i_1_n_0
    SLICE_X109Y78        FDPE                                         r  led/FSM_onehot_s_speed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.893     2.260    led/sysclk_IBUF_BUFG
    SLICE_X109Y78        FDPE                                         r  led/FSM_onehot_s_speed_reg[0]/C
                         clock pessimism             -0.524     1.735    
    SLICE_X109Y78        FDPE (Hold_fdpe_C_D)         0.091     1.826    led/FSM_onehot_s_speed_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 last_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.827%)  route 0.130ns (41.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.622     1.732    sysclk_IBUF_BUFG
    SLICE_X107Y74        FDRE                                         r  last_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDRE (Prop_fdre_C_Q)         0.141     1.873 r  last_count_reg[1]/Q
                         net (fo=6, routed)           0.130     2.003    last_count[1]
    SLICE_X106Y74        LUT2 (Prop_lut2_I1_O)        0.045     2.048 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.048    count[1]_i_1_n_0
    SLICE_X106Y74        FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.889     2.256    sysclk_IBUF_BUFG
    SLICE_X106Y74        FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.510     1.745    
    SLICE_X106Y74        FDRE (Hold_fdre_C_D)         0.091     1.836    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 last_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.642%)  route 0.131ns (41.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.622     1.732    sysclk_IBUF_BUFG
    SLICE_X107Y74        FDRE                                         r  last_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDRE (Prop_fdre_C_Q)         0.141     1.873 r  last_count_reg[1]/Q
                         net (fo=6, routed)           0.131     2.004    last_count[1]
    SLICE_X106Y74        LUT4 (Prop_lut4_I0_O)        0.045     2.049 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.049    count[3]_i_1_n_0
    SLICE_X106Y74        FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.889     2.256    sysclk_IBUF_BUFG
    SLICE_X106Y74        FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.510     1.745    
    SLICE_X106Y74        FDRE (Hold_fdre_C_D)         0.092     1.837    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y73   B_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y71   G_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y72   R_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y73   count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y74   count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y74   count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y74   count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y74   count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y73   count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y73   B_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y71   G_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y72   R_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y73   count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y74   count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y74   count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y74   count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y74   count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y73   count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y73   count_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y73   B_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y71   G_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y72   R_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y73   count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y74   count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y74   count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y74   count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y74   count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y73   count_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y73   count_reg[7]/C



