<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Mar 02 16:56:25 2016" VIVADOVERSION="2014.2">

  <SYSTEMINFO ARCH="zynq" BOARD="em.avnet.com:microzed_7010:part0:1.0" DEVICE="7z010" NAME="Neuron_imp" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ValidSetter" PORT="CLK"/>
        <CONNECTION INSTANCE="SumJunction" PORT="CLK"/>
        <CONNECTION INSTANCE="NeuronRouter" PORT="CLK"/>
        <CONNECTION INSTANCE="WeightRegister_0" PORT="CLK"/>
        <CONNECTION INSTANCE="Synapse_0" PORT="CLK"/>
        <CONNECTION INSTANCE="Multiplier_0" PORT="CLK"/>
        <CONNECTION INSTANCE="WeightRegister_1" PORT="CLK"/>
        <CONNECTION INSTANCE="Synapse_1" PORT="CLK"/>
        <CONNECTION INSTANCE="Multiplier_1" PORT="CLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="External_Ports_RST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ValidSetter" PORT="RST"/>
        <CONNECTION INSTANCE="WeightRegister_0" PORT="RST"/>
        <CONNECTION INSTANCE="Synapse_0" PORT="RST"/>
        <CONNECTION INSTANCE="WeightRegister_1" PORT="RST"/>
        <CONNECTION INSTANCE="Synapse_1" PORT="RST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DONE_OUT" SIGIS="undef" SIGNAME="NeuronRouter_DONE_OUT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="NeuronRouter" PORT="DONE_OUT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SYN_OUT" SIGIS="data" SIGNAME="Plan_Y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Plan" PORT="Y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SYN_OUT_VALID" SIGIS="undef" SIGNAME="ValidSetter_SYN_OUT_VALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ValidSetter" PORT="SYN_OUT_VALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PKT_IN_VALID" SIGIS="undef" SIGNAME="External_Ports_PKT_IN_VALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="NeuronRouter" PORT="PKT_IN_VALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PKT_IN" SIGIS="data" SIGNAME="External_Ports_PKT_IN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="NeuronRouter" PORT="PKT_IN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="NEURON_ADDR" SIGIS="data" SIGNAME="External_Ports_NEURON_ADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="NeuronRouter" PORT="ADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="SYN_0_VALID" SIGIS="undef" SIGNAME="External_Ports_SYN_0_VALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Synapse_0" PORT="SYN_IN_VALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="SYN_0_DIN" SIGIS="data" SIGNAME="External_Ports_SYN_0_DIN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Synapse_0" PORT="SYN_IN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="SYN_1_VALID" SIGIS="undef" SIGNAME="External_Ports_SYN_1_VALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Synapse_1" PORT="SYN_IN_VALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="SYN_1_DIN" SIGIS="data" SIGNAME="External_Ports_SYN_1_DIN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Synapse_1" PORT="SYN_IN"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <MODULES>
    <MODULE FULLNAME="/DoneOut" HWVERSION="1.0" INSTANCE="DoneOut" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="OrN" VLNV="oloftus.com:prif:OrN:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="Neuron_DoneOut_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="DIN" SIGIS="undef" SIGNAME="WeightRegister_1_DONE_OUT &amp; WeightRegister_0_DONE_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="WeightRegister_1" PORT="DONE_OUT"/>
            <CONNECTION INSTANCE="WeightRegister_0" PORT="DONE_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DOUT" SIGIS="undef" SIGNAME="DoneOut_DOUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NeuronRouter" PORT="DONE_IN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/MultiplierEnable" HWVERSION="1.0" INSTANCE="MultiplierEnable" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AndN" VLNV="oloftus.com:prif:AndN:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="Neuron_MultiplierEnable_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="DIN" SIGIS="undef" SIGNAME="Synapse_1_SYN_OUT_VALID &amp; Synapse_0_SYN_OUT_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Synapse_1" PORT="SYN_OUT_VALID"/>
            <CONNECTION INSTANCE="Synapse_0" PORT="SYN_OUT_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DOUT" SIGIS="undef" SIGNAME="MultiplierEnable_DOUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ValidSetter" PORT="SYN_IN_VALID"/>
            <CONNECTION INSTANCE="Multiplier_0" PORT="CE"/>
            <CONNECTION INSTANCE="Multiplier_1" PORT="CE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/MultiplierSlicer_0" HWVERSION="1.0" INSTANCE="MultiplierSlicer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="22"/>
        <PARAMETER NAME="DIN_TO" VALUE="7"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="Neuron_MultiplierSlicer_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="Din" SIGIS="undef" SIGNAME="Multiplier_0_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multiplier_0" PORT="P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dout" SIGIS="undef" SIGNAME="MultiplierSlicer_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SumJunction" PORT="DIN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/MultiplierSlicer_1" HWVERSION="1.0" INSTANCE="MultiplierSlicer_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="22"/>
        <PARAMETER NAME="DIN_TO" VALUE="7"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="Neuron_MultiplierSlicer_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="Din" SIGIS="undef" SIGNAME="Multiplier_1_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multiplier_1" PORT="P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dout" SIGIS="undef" SIGNAME="MultiplierSlicer_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SumJunction" PORT="DIN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Multiplier_0" HWVERSION="12.0" INSTANCE="Multiplier_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mult_gen" VLNV="xilinx.com:ip:mult_gen:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mult_gen;v=v12_0;d=pg108-mult-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_MODEL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="1"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OUT_HIGH" VALUE="31"/>
        <PARAMETER NAME="C_OUT_LOW" VALUE="0"/>
        <PARAMETER NAME="C_MULT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_CCM_IMP" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="10000001"/>
        <PARAMETER NAME="C_HAS_ZERO_DETECT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_PT" VALUE="0"/>
        <PARAMETER NAME="InternalUser" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Neuron_Multiplier_0_0"/>
        <PARAMETER NAME="MultType" VALUE="Parallel_Multiplier"/>
        <PARAMETER NAME="PortAType" VALUE="Signed"/>
        <PARAMETER NAME="PortAWidth" VALUE="16"/>
        <PARAMETER NAME="PortBType" VALUE="Signed"/>
        <PARAMETER NAME="PortBWidth" VALUE="16"/>
        <PARAMETER NAME="ConstValue" VALUE="129"/>
        <PARAMETER NAME="CcmImp" VALUE="Distributed_Memory"/>
        <PARAMETER NAME="Multiplier_Construction" VALUE="Use_LUTs"/>
        <PARAMETER NAME="OptGoal" VALUE="Speed"/>
        <PARAMETER NAME="Use_Custom_Output_Width" VALUE="false"/>
        <PARAMETER NAME="OutputWidthHigh" VALUE="31"/>
        <PARAMETER NAME="OutputWidthLow" VALUE="0"/>
        <PARAMETER NAME="UseRounding" VALUE="false"/>
        <PARAMETER NAME="RoundPoint" VALUE="0"/>
        <PARAMETER NAME="PipeStages" VALUE="1"/>
        <PARAMETER NAME="ClockEnable" VALUE="true"/>
        <PARAMETER NAME="SyncClear" VALUE="false"/>
        <PARAMETER NAME="SclrCePriority" VALUE="SCLR_Overrides_CE"/>
        <PARAMETER NAME="ZeroDetect" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A" SIGIS="data" SIGNAME="Synapse_0_SYN_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Synapse_0" PORT="SYN_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="B" SIGIS="data" SIGNAME="WeightRegister_0_VAL_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="WeightRegister_0" PORT="VAL_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE" SIGIS="ce" SIGNAME="MultiplierEnable_DOUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MultiplierEnable" PORT="DOUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="P" SIGIS="data" SIGNAME="Multiplier_0_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MultiplierSlicer_0" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Multiplier_1" HWVERSION="12.0" INSTANCE="Multiplier_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mult_gen" VLNV="xilinx.com:ip:mult_gen:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mult_gen;v=v12_0;d=pg108-mult-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_MODEL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="1"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OUT_HIGH" VALUE="31"/>
        <PARAMETER NAME="C_OUT_LOW" VALUE="0"/>
        <PARAMETER NAME="C_MULT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_CCM_IMP" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="10000001"/>
        <PARAMETER NAME="C_HAS_ZERO_DETECT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_PT" VALUE="0"/>
        <PARAMETER NAME="InternalUser" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Neuron_Multiplier_1_0"/>
        <PARAMETER NAME="MultType" VALUE="Parallel_Multiplier"/>
        <PARAMETER NAME="PortAType" VALUE="Signed"/>
        <PARAMETER NAME="PortAWidth" VALUE="16"/>
        <PARAMETER NAME="PortBType" VALUE="Signed"/>
        <PARAMETER NAME="PortBWidth" VALUE="16"/>
        <PARAMETER NAME="ConstValue" VALUE="129"/>
        <PARAMETER NAME="CcmImp" VALUE="Distributed_Memory"/>
        <PARAMETER NAME="Multiplier_Construction" VALUE="Use_LUTs"/>
        <PARAMETER NAME="OptGoal" VALUE="Speed"/>
        <PARAMETER NAME="Use_Custom_Output_Width" VALUE="false"/>
        <PARAMETER NAME="OutputWidthHigh" VALUE="31"/>
        <PARAMETER NAME="OutputWidthLow" VALUE="0"/>
        <PARAMETER NAME="UseRounding" VALUE="false"/>
        <PARAMETER NAME="RoundPoint" VALUE="0"/>
        <PARAMETER NAME="PipeStages" VALUE="1"/>
        <PARAMETER NAME="ClockEnable" VALUE="true"/>
        <PARAMETER NAME="SyncClear" VALUE="false"/>
        <PARAMETER NAME="SclrCePriority" VALUE="SCLR_Overrides_CE"/>
        <PARAMETER NAME="ZeroDetect" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A" SIGIS="data" SIGNAME="Synapse_1_SYN_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Synapse_1" PORT="SYN_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="B" SIGIS="data" SIGNAME="WeightRegister_1_VAL_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="WeightRegister_1" PORT="VAL_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE" SIGIS="ce" SIGNAME="MultiplierEnable_DOUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MultiplierEnable" PORT="DOUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="P" SIGIS="data" SIGNAME="Multiplier_1_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MultiplierSlicer_1" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/NeuronRouter" HWVERSION="4.0" INSTANCE="NeuronRouter" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ValueRouter" VLNV="oloftus.com:prif:ValueRouter:4.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="packetInWidth" VALUE="26"/>
        <PARAMETER NAME="packetOutWidth" VALUE="20"/>
        <PARAMETER NAME="Component_Name" VALUE="Neuron_NeuronRouter_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CLK" SIGIS="undef" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PKT_IN_VALID" SIGIS="undef" SIGNAME="External_Ports_PKT_IN_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PKT_IN_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PKT_IN" SIGIS="undef" SIGNAME="External_Ports_PKT_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PKT_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PKT_OUT_VALID" SIGIS="undef" SIGNAME="NeuronRouter_PKT_OUT_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="WeightRegister_0" PORT="PKT_IN_VALID"/>
            <CONNECTION INSTANCE="WeightRegister_1" PORT="PKT_IN_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PKT_OUT" SIGIS="undef" SIGNAME="NeuronRouter_PKT_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="WeightRegister_0" PORT="PKT_IN"/>
            <CONNECTION INSTANCE="WeightRegister_1" PORT="PKT_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DONE_IN" SIGIS="undef" SIGNAME="DoneOut_DOUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DoneOut" PORT="DOUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DONE_OUT" SIGIS="undef" SIGNAME="NeuronRouter_DONE_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DONE_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ADDR" SIGIS="undef" SIGNAME="External_Ports_NEURON_ADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="NEURON_ADDR"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Plan" HWVERSION="1.0" INSTANCE="Plan" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Plan" VLNV="oloftus.com:prif:Plan:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="integerPrecision" VALUE="8"/>
        <PARAMETER NAME="fractionPrecision" VALUE="7"/>
        <PARAMETER NAME="Component_Name" VALUE="Neuron_Plan_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="X" SIGIS="undef" SIGNAME="SumJunction_DOUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SumJunction" PORT="DOUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Y" SIGIS="undef" SIGNAME="Plan_Y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SYN_OUT"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/SumJunction" HWVERSION="1.0" INSTANCE="SumJunction" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SumJunction" VLNV="oloftus.com:prif:SumJunction:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="numInputs" VALUE="2"/>
        <PARAMETER NAME="inputWidth" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="Neuron_SumJunction_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="DIN" SIGIS="undef" SIGNAME="MultiplierSlicer_1_Dout &amp; MultiplierSlicer_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MultiplierSlicer_1" PORT="Dout"/>
            <CONNECTION INSTANCE="MultiplierSlicer_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DOUT" SIGIS="undef" SIGNAME="SumJunction_DOUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Plan" PORT="X"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CLK" SIGIS="undef" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Synapse_0" HWVERSION="1.0" INSTANCE="Synapse_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Synapse" VLNV="oloftus.com:prif:Synapse:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="size" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="Neuron_Synapse_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CLK" SIGIS="undef" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CLR" SIGIS="undef" SIGNAME="ValidSetter_SYN_IN_CLR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ValidSetter" PORT="SYN_IN_CLR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RST" SIGIS="undef" SIGNAME="External_Ports_RST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SYN_IN_VALID" SIGIS="undef" SIGNAME="External_Ports_SYN_0_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SYN_0_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SYN_IN" SIGIS="undef" SIGNAME="External_Ports_SYN_0_DIN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SYN_0_DIN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SYN_OUT_VALID" SIGIS="undef" SIGNAME="Synapse_0_SYN_OUT_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MultiplierEnable" PORT="DIN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SYN_OUT" SIGIS="undef" SIGNAME="Synapse_0_SYN_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multiplier_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Synapse_1" HWVERSION="1.0" INSTANCE="Synapse_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Synapse" VLNV="oloftus.com:prif:Synapse:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="size" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="Neuron_Synapse_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CLK" SIGIS="undef" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CLR" SIGIS="undef" SIGNAME="ValidSetter_SYN_IN_CLR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ValidSetter" PORT="SYN_IN_CLR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RST" SIGIS="undef" SIGNAME="External_Ports_RST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SYN_IN_VALID" SIGIS="undef" SIGNAME="External_Ports_SYN_1_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SYN_1_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SYN_IN" SIGIS="undef" SIGNAME="External_Ports_SYN_1_DIN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SYN_1_DIN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SYN_OUT_VALID" SIGIS="undef" SIGNAME="Synapse_1_SYN_OUT_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MultiplierEnable" PORT="DIN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SYN_OUT" SIGIS="undef" SIGNAME="Synapse_1_SYN_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multiplier_1" PORT="A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ValidSetter" HWVERSION="1.0" INSTANCE="ValidSetter" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ValidSetter" VLNV="oloftus.com:prif:ValidSetter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="latency" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="Neuron_ValidSetter_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CLK" SIGIS="undef" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RST" SIGIS="undef" SIGNAME="External_Ports_RST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SYN_IN_VALID" SIGIS="undef" SIGNAME="MultiplierEnable_DOUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MultiplierEnable" PORT="DOUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SYN_OUT_VALID" SIGIS="undef" SIGNAME="ValidSetter_SYN_OUT_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SYN_OUT_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SYN_IN_CLR" SIGIS="undef" SIGNAME="ValidSetter_SYN_IN_CLR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Synapse_0" PORT="CLR"/>
            <CONNECTION INSTANCE="Synapse_1" PORT="CLR"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/WeightRegister_0" HWVERSION="1.0" INSTANCE="WeightRegister_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AddressableRegister" VLNV="oloftus.com:prif:AddressableRegister:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="dataWidth" VALUE="16"/>
        <PARAMETER NAME="addressWidth" VALUE="4"/>
        <PARAMETER NAME="address" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Neuron_WeightRegister_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CLK" SIGIS="undef" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RST" SIGIS="undef" SIGNAME="External_Ports_RST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PKT_IN" SIGIS="undef" SIGNAME="NeuronRouter_PKT_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NeuronRouter" PORT="PKT_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PKT_IN_VALID" SIGIS="undef" SIGNAME="NeuronRouter_PKT_OUT_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NeuronRouter" PORT="PKT_OUT_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VAL_OUT" SIGIS="undef" SIGNAME="WeightRegister_0_VAL_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multiplier_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VAL_OUT_VALID" SIGIS="undef"/>
        <PORT DIR="O" NAME="DONE_OUT" SIGIS="undef" SIGNAME="WeightRegister_0_DONE_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DoneOut" PORT="DIN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/WeightRegister_1" HWVERSION="1.0" INSTANCE="WeightRegister_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AddressableRegister" VLNV="oloftus.com:prif:AddressableRegister:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="dataWidth" VALUE="16"/>
        <PARAMETER NAME="addressWidth" VALUE="4"/>
        <PARAMETER NAME="address" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Neuron_WeightRegister_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CLK" SIGIS="undef" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RST" SIGIS="undef" SIGNAME="External_Ports_RST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PKT_IN" SIGIS="undef" SIGNAME="NeuronRouter_PKT_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NeuronRouter" PORT="PKT_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PKT_IN_VALID" SIGIS="undef" SIGNAME="NeuronRouter_PKT_OUT_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NeuronRouter" PORT="PKT_OUT_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VAL_OUT" SIGIS="undef" SIGNAME="WeightRegister_1_VAL_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multiplier_1" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VAL_OUT_VALID" SIGIS="undef"/>
        <PORT DIR="O" NAME="DONE_OUT" SIGIS="undef" SIGNAME="WeightRegister_1_DONE_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DoneOut" PORT="DIN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

  <REPOSITORIES/>

</EDKSYSTEM>
