\hypertarget{group___c_o_m_m_o_n___i_a_p}{}\section{C\+H\+IP\+: Common Chip I\+S\+P/\+I\+AP commands and return codes}
\label{group___c_o_m_m_o_n___i_a_p}\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_ga540234bb0f525a06770175699d01063b}{I\+A\+P\+\_\+\+P\+R\+E\+W\+R\+R\+I\+T\+E\+\_\+\+C\+MD}~50
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_ga9eb15375e6dd4de560a7d43b4483a293}{I\+A\+P\+\_\+\+W\+R\+I\+S\+E\+C\+T\+O\+R\+\_\+\+C\+MD}~51
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_gad212cc38d91507366f07f9393e42eaec}{I\+A\+P\+\_\+\+E\+R\+S\+S\+E\+C\+T\+O\+R\+\_\+\+C\+MD}~52
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_ga2117bbba83cf2110a3fde4cafe189784}{I\+A\+P\+\_\+\+B\+L\+A\+N\+K\+\_\+\+C\+H\+E\+C\+K\+\_\+\+S\+E\+C\+T\+O\+R\+\_\+\+C\+MD}~53
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_gae385db2542e6b2c8b8417cf1b929fcb1}{I\+A\+P\+\_\+\+R\+E\+P\+I\+D\+\_\+\+C\+MD}~54
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_ga8d0f5e06feea423e15ee0238534f80ea}{I\+A\+P\+\_\+\+R\+E\+A\+D\+\_\+\+B\+O\+O\+T\+\_\+\+C\+O\+D\+E\+\_\+\+C\+MD}~55
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_gaa63a66d010441cd1b5837742455cf075}{I\+A\+P\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+C\+MD}~56
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_gad1f3638abcb5134b6fb6aceb67a4bb2c}{I\+A\+P\+\_\+\+R\+E\+I\+N\+V\+O\+K\+E\+\_\+\+I\+S\+P\+\_\+\+C\+MD}~57
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_gad2458645f1cf815f56f205bd7f7fd1af}{I\+A\+P\+\_\+\+R\+E\+A\+D\+\_\+\+U\+I\+D\+\_\+\+C\+MD}~58
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_ga24604c568e67c76aee924f9439426111}{I\+A\+P\+\_\+\+E\+R\+A\+S\+E\+\_\+\+P\+A\+G\+E\+\_\+\+C\+MD}~59
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_ga76ebaaa7cd2a015246d1a44e3a0cc369}{I\+A\+P\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+W\+R\+I\+TE}~61
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_ga34d721b0a3ff4caf7b847c9d85fe73a0}{I\+A\+P\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+R\+E\+AD}~62
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_ga6855b3bb97689d746eff1f27dde58fc5}{I\+A\+P\+\_\+\+C\+M\+D\+\_\+\+S\+U\+C\+C\+E\+SS}~0
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_ga78fcc8d4b3835576a272431915e39eb7}{I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+C\+O\+M\+M\+A\+ND}~1
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_gaad19f900fbc28ee51d3e0138a88a446b}{I\+A\+P\+\_\+\+S\+R\+C\+\_\+\+A\+D\+D\+R\+\_\+\+E\+R\+R\+OR}~2
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_ga72a13c4c7132aa3da476fc0907cb2a08}{I\+A\+P\+\_\+\+D\+S\+T\+\_\+\+A\+D\+D\+R\+\_\+\+E\+R\+R\+OR}~3
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_ga8d15cbc501933748afbe786c587e74f9}{I\+A\+P\+\_\+\+S\+R\+C\+\_\+\+A\+D\+D\+R\+\_\+\+N\+O\+T\+\_\+\+M\+A\+P\+P\+ED}~4
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_gacd5a7fb6c783f5d435e594170757d1d4}{I\+A\+P\+\_\+\+D\+S\+T\+\_\+\+A\+D\+D\+R\+\_\+\+N\+O\+T\+\_\+\+M\+A\+P\+P\+ED}~5
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_ga719488ff2abf2f325b73a10b20403813}{I\+A\+P\+\_\+\+C\+O\+U\+N\+T\+\_\+\+E\+R\+R\+OR}~6
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_gab3af925b968fb59823d08d77261aebf7}{I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+S\+E\+C\+T\+OR}~7
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_ga19b046ec9c03aa0276a9cbe409eb3f04}{I\+A\+P\+\_\+\+S\+E\+C\+T\+O\+R\+\_\+\+N\+O\+T\+\_\+\+B\+L\+A\+NK}~8
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_ga8600f9e930f1dee5d67a2bc11efcde63}{I\+A\+P\+\_\+\+S\+E\+C\+T\+O\+R\+\_\+\+N\+O\+T\+\_\+\+P\+R\+E\+P\+A\+R\+ED}~9
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_gabeb57ce3d4009fdee1847f5494376c8d}{I\+A\+P\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+E\+R\+R\+OR}~10
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_gaa4e308bc310bb68aa8409a6f830aee04}{I\+A\+P\+\_\+\+B\+U\+SY}~11
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_ga6bf1bec9cbb419f8006447171e9750b7}{I\+A\+P\+\_\+\+P\+A\+R\+A\+M\+\_\+\+E\+R\+R\+OR}~12
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_gaaff51c256373e4a20f8dab1adc1300f3}{I\+A\+P\+\_\+\+A\+D\+D\+R\+\_\+\+E\+R\+R\+OR}~13
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_ga4cfd7e0c133c450664f0a60bfbbd9eaa}{I\+A\+P\+\_\+\+A\+D\+D\+R\+\_\+\+N\+O\+T\+\_\+\+M\+A\+P\+P\+ED}~14
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_gafdceac1acd5c460094011136c08574a4}{I\+A\+P\+\_\+\+C\+M\+D\+\_\+\+L\+O\+C\+K\+ED}~15
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_ga456a8363a47d21d7198056da4b1e9f61}{I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+C\+O\+DE}~16
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_ga6913ca0660dc1a2cccd8c6b09bcdbc75}{I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+TE}~17
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_ga6c61111082b04ba6780151c83f8c3644}{I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+IT}~18
\item 
\#define \hyperlink{group___c_o_m_m_o_n___i_a_p_gaaccc191ce402e19b0c0ae399f614efe8}{I\+A\+P\+\_\+\+C\+R\+P\+\_\+\+E\+N\+A\+B\+L\+ED}~19
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef void($\ast$ \hyperlink{group___c_o_m_m_o_n___i_a_p_gacbe9c7d2b4580da682f004b2c043f221}{I\+A\+P\+\_\+\+E\+N\+T\+R\+Y\+\_\+T}) (unsigned int\mbox{[}$\,$\mbox{]}, unsigned int\mbox{[}$\,$\mbox{]})
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{group___c_o_m_m_o_n___i_a_p_gac45b60745e55670c7fa806e2865625c4}{Chip\+\_\+\+I\+A\+P\+\_\+\+Pre\+Sector\+For\+Read\+Write} (uint32\+\_\+t str\+Sector, uint32\+\_\+t end\+Sector)
\begin{DoxyCompactList}\small\item\em Prepare sector for write operation. \end{DoxyCompactList}\item 
uint8\+\_\+t \hyperlink{group___c_o_m_m_o_n___i_a_p_ga71cb8cde86dc344b05219cdf1ecee638}{Chip\+\_\+\+I\+A\+P\+\_\+\+Copy\+Ram\+To\+Flash} (uint32\+\_\+t dst\+Add, uint32\+\_\+t $\ast$src\+Add, uint32\+\_\+t byteswrt)
\begin{DoxyCompactList}\small\item\em Copy R\+AM to flash. \end{DoxyCompactList}\item 
uint8\+\_\+t \hyperlink{group___c_o_m_m_o_n___i_a_p_ga02dbb90a49e24dc449d45a66f03a4a2d}{Chip\+\_\+\+I\+A\+P\+\_\+\+Erase\+Sector} (uint32\+\_\+t str\+Sector, uint32\+\_\+t end\+Sector)
\begin{DoxyCompactList}\small\item\em Erase sector. \end{DoxyCompactList}\item 
uint8\+\_\+t \hyperlink{group___c_o_m_m_o_n___i_a_p_ga98c7e657a618cf004a8967112dae1a30}{Chip\+\_\+\+I\+A\+P\+\_\+\+Blank\+Check\+Sector} (uint32\+\_\+t str\+Sector, uint32\+\_\+t end\+Sector)
\begin{DoxyCompactList}\small\item\em Blank check a sector or multiples sector of on-\/chip flash memory. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___c_o_m_m_o_n___i_a_p_gaa4b90551649db0627dc195acfc834cbe}{Chip\+\_\+\+I\+A\+P\+\_\+\+Read\+P\+ID} (void)
\begin{DoxyCompactList}\small\item\em Read part identification number. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___c_o_m_m_o_n___i_a_p_ga82606d40a83c8025d59fd6e8b76676ba}{Chip\+\_\+\+I\+A\+P\+\_\+\+Read\+Boot\+Code} (void)
\begin{DoxyCompactList}\small\item\em Read boot code version number. \end{DoxyCompactList}\item 
uint8\+\_\+t \hyperlink{group___c_o_m_m_o_n___i_a_p_ga0f3983319210f99d1931f1e9fa762d9e}{Chip\+\_\+\+I\+A\+P\+\_\+\+Compare} (uint32\+\_\+t dst\+Add, uint32\+\_\+t src\+Add, uint32\+\_\+t bytescmp)
\begin{DoxyCompactList}\small\item\em Compare the memory contents at two locations. \end{DoxyCompactList}\item 
uint8\+\_\+t \hyperlink{group___c_o_m_m_o_n___i_a_p_ga91a6ef5cac3a052f637cf0b5d7d31d53}{Chip\+\_\+\+I\+A\+P\+\_\+\+Reinvoke\+I\+SP} (void)
\begin{DoxyCompactList}\small\item\em I\+AP reinvoke I\+SP to invoke the bootloader in I\+SP mode. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___c_o_m_m_o_n___i_a_p_gadf10e245b3a9c4713598cce332b52414}{Chip\+\_\+\+I\+A\+P\+\_\+\+Read\+U\+ID} (uint32\+\_\+t $\ast$uid)
\begin{DoxyCompactList}\small\item\em Read the unique ID. \end{DoxyCompactList}\item 
uint8\+\_\+t \hyperlink{group___c_o_m_m_o_n___i_a_p_ga95ca28fb39884184657054e134671f95}{Chip\+\_\+\+I\+A\+P\+\_\+\+Erase\+Page} (uint32\+\_\+t str\+Page, uint32\+\_\+t end\+Page)
\begin{DoxyCompactList}\small\item\em Erase a page or multiple papers of on-\/chip flash memory. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_gaaff51c256373e4a20f8dab1adc1300f3}\label{group___c_o_m_m_o_n___i_a_p_gaaff51c256373e4a20f8dab1adc1300f3}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+A\+D\+D\+R\+\_\+\+E\+R\+R\+OR@{I\+A\+P\+\_\+\+A\+D\+D\+R\+\_\+\+E\+R\+R\+OR}}
\index{I\+A\+P\+\_\+\+A\+D\+D\+R\+\_\+\+E\+R\+R\+OR@{I\+A\+P\+\_\+\+A\+D\+D\+R\+\_\+\+E\+R\+R\+OR}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+A\+D\+D\+R\+\_\+\+E\+R\+R\+OR}{IAP\_ADDR\_ERROR}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+A\+D\+D\+R\+\_\+\+E\+R\+R\+OR~13}

Address is not on word boundary 

Definition at line 72 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_ga4cfd7e0c133c450664f0a60bfbbd9eaa}\label{group___c_o_m_m_o_n___i_a_p_ga4cfd7e0c133c450664f0a60bfbbd9eaa}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+A\+D\+D\+R\+\_\+\+N\+O\+T\+\_\+\+M\+A\+P\+P\+ED@{I\+A\+P\+\_\+\+A\+D\+D\+R\+\_\+\+N\+O\+T\+\_\+\+M\+A\+P\+P\+ED}}
\index{I\+A\+P\+\_\+\+A\+D\+D\+R\+\_\+\+N\+O\+T\+\_\+\+M\+A\+P\+P\+ED@{I\+A\+P\+\_\+\+A\+D\+D\+R\+\_\+\+N\+O\+T\+\_\+\+M\+A\+P\+P\+ED}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+A\+D\+D\+R\+\_\+\+N\+O\+T\+\_\+\+M\+A\+P\+P\+ED}{IAP\_ADDR\_NOT\_MAPPED}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+A\+D\+D\+R\+\_\+\+N\+O\+T\+\_\+\+M\+A\+P\+P\+ED~14}

Address is not mapped in the memory map 

Definition at line 73 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_ga2117bbba83cf2110a3fde4cafe189784}\label{group___c_o_m_m_o_n___i_a_p_ga2117bbba83cf2110a3fde4cafe189784}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+B\+L\+A\+N\+K\+\_\+\+C\+H\+E\+C\+K\+\_\+\+S\+E\+C\+T\+O\+R\+\_\+\+C\+MD@{I\+A\+P\+\_\+\+B\+L\+A\+N\+K\+\_\+\+C\+H\+E\+C\+K\+\_\+\+S\+E\+C\+T\+O\+R\+\_\+\+C\+MD}}
\index{I\+A\+P\+\_\+\+B\+L\+A\+N\+K\+\_\+\+C\+H\+E\+C\+K\+\_\+\+S\+E\+C\+T\+O\+R\+\_\+\+C\+MD@{I\+A\+P\+\_\+\+B\+L\+A\+N\+K\+\_\+\+C\+H\+E\+C\+K\+\_\+\+S\+E\+C\+T\+O\+R\+\_\+\+C\+MD}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+B\+L\+A\+N\+K\+\_\+\+C\+H\+E\+C\+K\+\_\+\+S\+E\+C\+T\+O\+R\+\_\+\+C\+MD}{IAP\_BLANK\_CHECK\_SECTOR\_CMD}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+B\+L\+A\+N\+K\+\_\+\+C\+H\+E\+C\+K\+\_\+\+S\+E\+C\+T\+O\+R\+\_\+\+C\+MD~53}

Blank check sector 

Definition at line 48 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_gaa4e308bc310bb68aa8409a6f830aee04}\label{group___c_o_m_m_o_n___i_a_p_gaa4e308bc310bb68aa8409a6f830aee04}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+B\+U\+SY@{I\+A\+P\+\_\+\+B\+U\+SY}}
\index{I\+A\+P\+\_\+\+B\+U\+SY@{I\+A\+P\+\_\+\+B\+U\+SY}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+B\+U\+SY}{IAP\_BUSY}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+B\+U\+SY~11}

Flash programming hardware interface is busy 

Definition at line 70 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_gafdceac1acd5c460094011136c08574a4}\label{group___c_o_m_m_o_n___i_a_p_gafdceac1acd5c460094011136c08574a4}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+C\+M\+D\+\_\+\+L\+O\+C\+K\+ED@{I\+A\+P\+\_\+\+C\+M\+D\+\_\+\+L\+O\+C\+K\+ED}}
\index{I\+A\+P\+\_\+\+C\+M\+D\+\_\+\+L\+O\+C\+K\+ED@{I\+A\+P\+\_\+\+C\+M\+D\+\_\+\+L\+O\+C\+K\+ED}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+C\+M\+D\+\_\+\+L\+O\+C\+K\+ED}{IAP\_CMD\_LOCKED}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+C\+M\+D\+\_\+\+L\+O\+C\+K\+ED~15}

Command is locked 

Definition at line 74 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_ga6855b3bb97689d746eff1f27dde58fc5}\label{group___c_o_m_m_o_n___i_a_p_ga6855b3bb97689d746eff1f27dde58fc5}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+C\+M\+D\+\_\+\+S\+U\+C\+C\+E\+SS@{I\+A\+P\+\_\+\+C\+M\+D\+\_\+\+S\+U\+C\+C\+E\+SS}}
\index{I\+A\+P\+\_\+\+C\+M\+D\+\_\+\+S\+U\+C\+C\+E\+SS@{I\+A\+P\+\_\+\+C\+M\+D\+\_\+\+S\+U\+C\+C\+E\+SS}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+C\+M\+D\+\_\+\+S\+U\+C\+C\+E\+SS}{IAP\_CMD\_SUCCESS}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+C\+M\+D\+\_\+\+S\+U\+C\+C\+E\+SS~0}

Command is executed successfully 

Definition at line 59 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_gaa63a66d010441cd1b5837742455cf075}\label{group___c_o_m_m_o_n___i_a_p_gaa63a66d010441cd1b5837742455cf075}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+C\+MD@{I\+A\+P\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+C\+MD}}
\index{I\+A\+P\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+C\+MD@{I\+A\+P\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+C\+MD}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+C\+MD}{IAP\_COMPARE\_CMD}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+C\+MD~56}

Compare two R\+AM address locations 

Definition at line 51 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_gabeb57ce3d4009fdee1847f5494376c8d}\label{group___c_o_m_m_o_n___i_a_p_gabeb57ce3d4009fdee1847f5494376c8d}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+E\+R\+R\+OR@{I\+A\+P\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+E\+R\+R\+OR}}
\index{I\+A\+P\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+E\+R\+R\+OR@{I\+A\+P\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+E\+R\+R\+OR}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+E\+R\+R\+OR}{IAP\_COMPARE\_ERROR}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+E\+R\+R\+OR~10}

Source and destination data not equal 

Definition at line 69 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_ga719488ff2abf2f325b73a10b20403813}\label{group___c_o_m_m_o_n___i_a_p_ga719488ff2abf2f325b73a10b20403813}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+C\+O\+U\+N\+T\+\_\+\+E\+R\+R\+OR@{I\+A\+P\+\_\+\+C\+O\+U\+N\+T\+\_\+\+E\+R\+R\+OR}}
\index{I\+A\+P\+\_\+\+C\+O\+U\+N\+T\+\_\+\+E\+R\+R\+OR@{I\+A\+P\+\_\+\+C\+O\+U\+N\+T\+\_\+\+E\+R\+R\+OR}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+C\+O\+U\+N\+T\+\_\+\+E\+R\+R\+OR}{IAP\_COUNT\_ERROR}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+C\+O\+U\+N\+T\+\_\+\+E\+R\+R\+OR~6}

Byte count is not multiple of 4 or is not a permitted value 

Definition at line 65 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_gaaccc191ce402e19b0c0ae399f614efe8}\label{group___c_o_m_m_o_n___i_a_p_gaaccc191ce402e19b0c0ae399f614efe8}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+C\+R\+P\+\_\+\+E\+N\+A\+B\+L\+ED@{I\+A\+P\+\_\+\+C\+R\+P\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{I\+A\+P\+\_\+\+C\+R\+P\+\_\+\+E\+N\+A\+B\+L\+ED@{I\+A\+P\+\_\+\+C\+R\+P\+\_\+\+E\+N\+A\+B\+L\+ED}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+C\+R\+P\+\_\+\+E\+N\+A\+B\+L\+ED}{IAP\_CRP\_ENABLED}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+C\+R\+P\+\_\+\+E\+N\+A\+B\+L\+ED~19}

Code read protection enabled 

Definition at line 78 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_ga72a13c4c7132aa3da476fc0907cb2a08}\label{group___c_o_m_m_o_n___i_a_p_ga72a13c4c7132aa3da476fc0907cb2a08}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+D\+S\+T\+\_\+\+A\+D\+D\+R\+\_\+\+E\+R\+R\+OR@{I\+A\+P\+\_\+\+D\+S\+T\+\_\+\+A\+D\+D\+R\+\_\+\+E\+R\+R\+OR}}
\index{I\+A\+P\+\_\+\+D\+S\+T\+\_\+\+A\+D\+D\+R\+\_\+\+E\+R\+R\+OR@{I\+A\+P\+\_\+\+D\+S\+T\+\_\+\+A\+D\+D\+R\+\_\+\+E\+R\+R\+OR}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+D\+S\+T\+\_\+\+A\+D\+D\+R\+\_\+\+E\+R\+R\+OR}{IAP\_DST\_ADDR\_ERROR}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+D\+S\+T\+\_\+\+A\+D\+D\+R\+\_\+\+E\+R\+R\+OR~3}

Destination address is not on a correct boundary 

Definition at line 62 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_gacd5a7fb6c783f5d435e594170757d1d4}\label{group___c_o_m_m_o_n___i_a_p_gacd5a7fb6c783f5d435e594170757d1d4}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+D\+S\+T\+\_\+\+A\+D\+D\+R\+\_\+\+N\+O\+T\+\_\+\+M\+A\+P\+P\+ED@{I\+A\+P\+\_\+\+D\+S\+T\+\_\+\+A\+D\+D\+R\+\_\+\+N\+O\+T\+\_\+\+M\+A\+P\+P\+ED}}
\index{I\+A\+P\+\_\+\+D\+S\+T\+\_\+\+A\+D\+D\+R\+\_\+\+N\+O\+T\+\_\+\+M\+A\+P\+P\+ED@{I\+A\+P\+\_\+\+D\+S\+T\+\_\+\+A\+D\+D\+R\+\_\+\+N\+O\+T\+\_\+\+M\+A\+P\+P\+ED}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+D\+S\+T\+\_\+\+A\+D\+D\+R\+\_\+\+N\+O\+T\+\_\+\+M\+A\+P\+P\+ED}{IAP\_DST\_ADDR\_NOT\_MAPPED}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+D\+S\+T\+\_\+\+A\+D\+D\+R\+\_\+\+N\+O\+T\+\_\+\+M\+A\+P\+P\+ED~5}

Destination address is not mapped in the memory map 

Definition at line 64 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_ga34d721b0a3ff4caf7b847c9d85fe73a0}\label{group___c_o_m_m_o_n___i_a_p_ga34d721b0a3ff4caf7b847c9d85fe73a0}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+R\+E\+AD@{I\+A\+P\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+R\+E\+AD}}
\index{I\+A\+P\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+R\+E\+AD@{I\+A\+P\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+R\+E\+AD}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+R\+E\+AD}{IAP\_EEPROM\_READ}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+R\+E\+AD~62}

E\+E\+P\+R\+OM R\+E\+AD command 

Definition at line 56 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_ga76ebaaa7cd2a015246d1a44e3a0cc369}\label{group___c_o_m_m_o_n___i_a_p_ga76ebaaa7cd2a015246d1a44e3a0cc369}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+W\+R\+I\+TE@{I\+A\+P\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+W\+R\+I\+TE}}
\index{I\+A\+P\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+W\+R\+I\+TE@{I\+A\+P\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+W\+R\+I\+TE}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+W\+R\+I\+TE}{IAP\_EEPROM\_WRITE}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+E\+E\+P\+R\+O\+M\+\_\+\+W\+R\+I\+TE~61}

E\+E\+P\+R\+OM Write command 

Definition at line 55 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_ga24604c568e67c76aee924f9439426111}\label{group___c_o_m_m_o_n___i_a_p_ga24604c568e67c76aee924f9439426111}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+E\+R\+A\+S\+E\+\_\+\+P\+A\+G\+E\+\_\+\+C\+MD@{I\+A\+P\+\_\+\+E\+R\+A\+S\+E\+\_\+\+P\+A\+G\+E\+\_\+\+C\+MD}}
\index{I\+A\+P\+\_\+\+E\+R\+A\+S\+E\+\_\+\+P\+A\+G\+E\+\_\+\+C\+MD@{I\+A\+P\+\_\+\+E\+R\+A\+S\+E\+\_\+\+P\+A\+G\+E\+\_\+\+C\+MD}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+E\+R\+A\+S\+E\+\_\+\+P\+A\+G\+E\+\_\+\+C\+MD}{IAP\_ERASE\_PAGE\_CMD}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+E\+R\+A\+S\+E\+\_\+\+P\+A\+G\+E\+\_\+\+C\+MD~59}

Erase page 

Definition at line 54 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_gad212cc38d91507366f07f9393e42eaec}\label{group___c_o_m_m_o_n___i_a_p_gad212cc38d91507366f07f9393e42eaec}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+E\+R\+S\+S\+E\+C\+T\+O\+R\+\_\+\+C\+MD@{I\+A\+P\+\_\+\+E\+R\+S\+S\+E\+C\+T\+O\+R\+\_\+\+C\+MD}}
\index{I\+A\+P\+\_\+\+E\+R\+S\+S\+E\+C\+T\+O\+R\+\_\+\+C\+MD@{I\+A\+P\+\_\+\+E\+R\+S\+S\+E\+C\+T\+O\+R\+\_\+\+C\+MD}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+E\+R\+S\+S\+E\+C\+T\+O\+R\+\_\+\+C\+MD}{IAP\_ERSSECTOR\_CMD}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+E\+R\+S\+S\+E\+C\+T\+O\+R\+\_\+\+C\+MD~52}

Erase Sector command 

Definition at line 47 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_ga6913ca0660dc1a2cccd8c6b09bcdbc75}\label{group___c_o_m_m_o_n___i_a_p_ga6913ca0660dc1a2cccd8c6b09bcdbc75}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+TE@{I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+TE}}
\index{I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+TE@{I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+TE}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+TE}{IAP\_INVALID\_BAUD\_RATE}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+B\+A\+U\+D\+\_\+\+R\+A\+TE~17}

Invalid baud rate setting 

Definition at line 76 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_ga456a8363a47d21d7198056da4b1e9f61}\label{group___c_o_m_m_o_n___i_a_p_ga456a8363a47d21d7198056da4b1e9f61}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+C\+O\+DE@{I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+C\+O\+DE}}
\index{I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+C\+O\+DE@{I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+C\+O\+DE}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+C\+O\+DE}{IAP\_INVALID\_CODE}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+C\+O\+DE~16}

Unlock code is invalid 

Definition at line 75 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_ga78fcc8d4b3835576a272431915e39eb7}\label{group___c_o_m_m_o_n___i_a_p_ga78fcc8d4b3835576a272431915e39eb7}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+C\+O\+M\+M\+A\+ND@{I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+C\+O\+M\+M\+A\+ND}}
\index{I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+C\+O\+M\+M\+A\+ND@{I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+C\+O\+M\+M\+A\+ND}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+C\+O\+M\+M\+A\+ND}{IAP\_INVALID\_COMMAND}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+C\+O\+M\+M\+A\+ND~1}

Invalid command 

Definition at line 60 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_gab3af925b968fb59823d08d77261aebf7}\label{group___c_o_m_m_o_n___i_a_p_gab3af925b968fb59823d08d77261aebf7}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+S\+E\+C\+T\+OR@{I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+S\+E\+C\+T\+OR}}
\index{I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+S\+E\+C\+T\+OR@{I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+S\+E\+C\+T\+OR}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+S\+E\+C\+T\+OR}{IAP\_INVALID\_SECTOR}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+S\+E\+C\+T\+OR~7}

Sector number is invalid or end sector number is greater than start sector number 

Definition at line 66 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_ga6c61111082b04ba6780151c83f8c3644}\label{group___c_o_m_m_o_n___i_a_p_ga6c61111082b04ba6780151c83f8c3644}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+IT@{I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+IT}}
\index{I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+IT@{I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+IT}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+IT}{IAP\_INVALID\_STOP\_BIT}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+IT~18}

Invalid stop bit setting 

Definition at line 77 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_ga6bf1bec9cbb419f8006447171e9750b7}\label{group___c_o_m_m_o_n___i_a_p_ga6bf1bec9cbb419f8006447171e9750b7}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+P\+A\+R\+A\+M\+\_\+\+E\+R\+R\+OR@{I\+A\+P\+\_\+\+P\+A\+R\+A\+M\+\_\+\+E\+R\+R\+OR}}
\index{I\+A\+P\+\_\+\+P\+A\+R\+A\+M\+\_\+\+E\+R\+R\+OR@{I\+A\+P\+\_\+\+P\+A\+R\+A\+M\+\_\+\+E\+R\+R\+OR}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+P\+A\+R\+A\+M\+\_\+\+E\+R\+R\+OR}{IAP\_PARAM\_ERROR}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+P\+A\+R\+A\+M\+\_\+\+E\+R\+R\+OR~12}

nsufficient number of parameters or invalid parameter 

Definition at line 71 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_ga540234bb0f525a06770175699d01063b}\label{group___c_o_m_m_o_n___i_a_p_ga540234bb0f525a06770175699d01063b}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+P\+R\+E\+W\+R\+R\+I\+T\+E\+\_\+\+C\+MD@{I\+A\+P\+\_\+\+P\+R\+E\+W\+R\+R\+I\+T\+E\+\_\+\+C\+MD}}
\index{I\+A\+P\+\_\+\+P\+R\+E\+W\+R\+R\+I\+T\+E\+\_\+\+C\+MD@{I\+A\+P\+\_\+\+P\+R\+E\+W\+R\+R\+I\+T\+E\+\_\+\+C\+MD}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+P\+R\+E\+W\+R\+R\+I\+T\+E\+\_\+\+C\+MD}{IAP\_PREWRRITE\_CMD}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+P\+R\+E\+W\+R\+R\+I\+T\+E\+\_\+\+C\+MD~50}

Prepare sector for write operation command 

Definition at line 45 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_ga8d0f5e06feea423e15ee0238534f80ea}\label{group___c_o_m_m_o_n___i_a_p_ga8d0f5e06feea423e15ee0238534f80ea}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+R\+E\+A\+D\+\_\+\+B\+O\+O\+T\+\_\+\+C\+O\+D\+E\+\_\+\+C\+MD@{I\+A\+P\+\_\+\+R\+E\+A\+D\+\_\+\+B\+O\+O\+T\+\_\+\+C\+O\+D\+E\+\_\+\+C\+MD}}
\index{I\+A\+P\+\_\+\+R\+E\+A\+D\+\_\+\+B\+O\+O\+T\+\_\+\+C\+O\+D\+E\+\_\+\+C\+MD@{I\+A\+P\+\_\+\+R\+E\+A\+D\+\_\+\+B\+O\+O\+T\+\_\+\+C\+O\+D\+E\+\_\+\+C\+MD}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+R\+E\+A\+D\+\_\+\+B\+O\+O\+T\+\_\+\+C\+O\+D\+E\+\_\+\+C\+MD}{IAP\_READ\_BOOT\_CODE\_CMD}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+R\+E\+A\+D\+\_\+\+B\+O\+O\+T\+\_\+\+C\+O\+D\+E\+\_\+\+C\+MD~55}

Read Boot code version 

Definition at line 50 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_gad2458645f1cf815f56f205bd7f7fd1af}\label{group___c_o_m_m_o_n___i_a_p_gad2458645f1cf815f56f205bd7f7fd1af}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+R\+E\+A\+D\+\_\+\+U\+I\+D\+\_\+\+C\+MD@{I\+A\+P\+\_\+\+R\+E\+A\+D\+\_\+\+U\+I\+D\+\_\+\+C\+MD}}
\index{I\+A\+P\+\_\+\+R\+E\+A\+D\+\_\+\+U\+I\+D\+\_\+\+C\+MD@{I\+A\+P\+\_\+\+R\+E\+A\+D\+\_\+\+U\+I\+D\+\_\+\+C\+MD}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+R\+E\+A\+D\+\_\+\+U\+I\+D\+\_\+\+C\+MD}{IAP\_READ\_UID\_CMD}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+R\+E\+A\+D\+\_\+\+U\+I\+D\+\_\+\+C\+MD~58}

Read U\+ID 

Definition at line 53 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_gad1f3638abcb5134b6fb6aceb67a4bb2c}\label{group___c_o_m_m_o_n___i_a_p_gad1f3638abcb5134b6fb6aceb67a4bb2c}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+R\+E\+I\+N\+V\+O\+K\+E\+\_\+\+I\+S\+P\+\_\+\+C\+MD@{I\+A\+P\+\_\+\+R\+E\+I\+N\+V\+O\+K\+E\+\_\+\+I\+S\+P\+\_\+\+C\+MD}}
\index{I\+A\+P\+\_\+\+R\+E\+I\+N\+V\+O\+K\+E\+\_\+\+I\+S\+P\+\_\+\+C\+MD@{I\+A\+P\+\_\+\+R\+E\+I\+N\+V\+O\+K\+E\+\_\+\+I\+S\+P\+\_\+\+C\+MD}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+R\+E\+I\+N\+V\+O\+K\+E\+\_\+\+I\+S\+P\+\_\+\+C\+MD}{IAP\_REINVOKE\_ISP\_CMD}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+R\+E\+I\+N\+V\+O\+K\+E\+\_\+\+I\+S\+P\+\_\+\+C\+MD~57}

Reinvoke I\+SP 

Definition at line 52 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_gae385db2542e6b2c8b8417cf1b929fcb1}\label{group___c_o_m_m_o_n___i_a_p_gae385db2542e6b2c8b8417cf1b929fcb1}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+R\+E\+P\+I\+D\+\_\+\+C\+MD@{I\+A\+P\+\_\+\+R\+E\+P\+I\+D\+\_\+\+C\+MD}}
\index{I\+A\+P\+\_\+\+R\+E\+P\+I\+D\+\_\+\+C\+MD@{I\+A\+P\+\_\+\+R\+E\+P\+I\+D\+\_\+\+C\+MD}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+R\+E\+P\+I\+D\+\_\+\+C\+MD}{IAP\_REPID\_CMD}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+R\+E\+P\+I\+D\+\_\+\+C\+MD~54}

Read Part\+ID command 

Definition at line 49 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_ga19b046ec9c03aa0276a9cbe409eb3f04}\label{group___c_o_m_m_o_n___i_a_p_ga19b046ec9c03aa0276a9cbe409eb3f04}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+S\+E\+C\+T\+O\+R\+\_\+\+N\+O\+T\+\_\+\+B\+L\+A\+NK@{I\+A\+P\+\_\+\+S\+E\+C\+T\+O\+R\+\_\+\+N\+O\+T\+\_\+\+B\+L\+A\+NK}}
\index{I\+A\+P\+\_\+\+S\+E\+C\+T\+O\+R\+\_\+\+N\+O\+T\+\_\+\+B\+L\+A\+NK@{I\+A\+P\+\_\+\+S\+E\+C\+T\+O\+R\+\_\+\+N\+O\+T\+\_\+\+B\+L\+A\+NK}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+S\+E\+C\+T\+O\+R\+\_\+\+N\+O\+T\+\_\+\+B\+L\+A\+NK}{IAP\_SECTOR\_NOT\_BLANK}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+S\+E\+C\+T\+O\+R\+\_\+\+N\+O\+T\+\_\+\+B\+L\+A\+NK~8}

Sector is not blank 

Definition at line 67 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_ga8600f9e930f1dee5d67a2bc11efcde63}\label{group___c_o_m_m_o_n___i_a_p_ga8600f9e930f1dee5d67a2bc11efcde63}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+S\+E\+C\+T\+O\+R\+\_\+\+N\+O\+T\+\_\+\+P\+R\+E\+P\+A\+R\+ED@{I\+A\+P\+\_\+\+S\+E\+C\+T\+O\+R\+\_\+\+N\+O\+T\+\_\+\+P\+R\+E\+P\+A\+R\+ED}}
\index{I\+A\+P\+\_\+\+S\+E\+C\+T\+O\+R\+\_\+\+N\+O\+T\+\_\+\+P\+R\+E\+P\+A\+R\+ED@{I\+A\+P\+\_\+\+S\+E\+C\+T\+O\+R\+\_\+\+N\+O\+T\+\_\+\+P\+R\+E\+P\+A\+R\+ED}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+S\+E\+C\+T\+O\+R\+\_\+\+N\+O\+T\+\_\+\+P\+R\+E\+P\+A\+R\+ED}{IAP\_SECTOR\_NOT\_PREPARED}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+S\+E\+C\+T\+O\+R\+\_\+\+N\+O\+T\+\_\+\+P\+R\+E\+P\+A\+R\+ED~9}

Command to prepare sector for write operation was not executed 

Definition at line 68 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_gaad19f900fbc28ee51d3e0138a88a446b}\label{group___c_o_m_m_o_n___i_a_p_gaad19f900fbc28ee51d3e0138a88a446b}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+S\+R\+C\+\_\+\+A\+D\+D\+R\+\_\+\+E\+R\+R\+OR@{I\+A\+P\+\_\+\+S\+R\+C\+\_\+\+A\+D\+D\+R\+\_\+\+E\+R\+R\+OR}}
\index{I\+A\+P\+\_\+\+S\+R\+C\+\_\+\+A\+D\+D\+R\+\_\+\+E\+R\+R\+OR@{I\+A\+P\+\_\+\+S\+R\+C\+\_\+\+A\+D\+D\+R\+\_\+\+E\+R\+R\+OR}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+S\+R\+C\+\_\+\+A\+D\+D\+R\+\_\+\+E\+R\+R\+OR}{IAP\_SRC\_ADDR\_ERROR}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+S\+R\+C\+\_\+\+A\+D\+D\+R\+\_\+\+E\+R\+R\+OR~2}

Source address is not on word boundary 

Definition at line 61 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_ga8d15cbc501933748afbe786c587e74f9}\label{group___c_o_m_m_o_n___i_a_p_ga8d15cbc501933748afbe786c587e74f9}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+S\+R\+C\+\_\+\+A\+D\+D\+R\+\_\+\+N\+O\+T\+\_\+\+M\+A\+P\+P\+ED@{I\+A\+P\+\_\+\+S\+R\+C\+\_\+\+A\+D\+D\+R\+\_\+\+N\+O\+T\+\_\+\+M\+A\+P\+P\+ED}}
\index{I\+A\+P\+\_\+\+S\+R\+C\+\_\+\+A\+D\+D\+R\+\_\+\+N\+O\+T\+\_\+\+M\+A\+P\+P\+ED@{I\+A\+P\+\_\+\+S\+R\+C\+\_\+\+A\+D\+D\+R\+\_\+\+N\+O\+T\+\_\+\+M\+A\+P\+P\+ED}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+S\+R\+C\+\_\+\+A\+D\+D\+R\+\_\+\+N\+O\+T\+\_\+\+M\+A\+P\+P\+ED}{IAP\_SRC\_ADDR\_NOT\_MAPPED}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+S\+R\+C\+\_\+\+A\+D\+D\+R\+\_\+\+N\+O\+T\+\_\+\+M\+A\+P\+P\+ED~4}

Source address is not mapped in the memory map 

Definition at line 63 of file iap.\+h.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_ga9eb15375e6dd4de560a7d43b4483a293}\label{group___c_o_m_m_o_n___i_a_p_ga9eb15375e6dd4de560a7d43b4483a293}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+W\+R\+I\+S\+E\+C\+T\+O\+R\+\_\+\+C\+MD@{I\+A\+P\+\_\+\+W\+R\+I\+S\+E\+C\+T\+O\+R\+\_\+\+C\+MD}}
\index{I\+A\+P\+\_\+\+W\+R\+I\+S\+E\+C\+T\+O\+R\+\_\+\+C\+MD@{I\+A\+P\+\_\+\+W\+R\+I\+S\+E\+C\+T\+O\+R\+\_\+\+C\+MD}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+W\+R\+I\+S\+E\+C\+T\+O\+R\+\_\+\+C\+MD}{IAP\_WRISECTOR\_CMD}}
{\footnotesize\ttfamily \#define I\+A\+P\+\_\+\+W\+R\+I\+S\+E\+C\+T\+O\+R\+\_\+\+C\+MD~51}

Write Sector command 

Definition at line 46 of file iap.\+h.



\subsection{Typedef Documentation}
\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_gacbe9c7d2b4580da682f004b2c043f221}\label{group___c_o_m_m_o_n___i_a_p_gacbe9c7d2b4580da682f004b2c043f221}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!I\+A\+P\+\_\+\+E\+N\+T\+R\+Y\+\_\+T@{I\+A\+P\+\_\+\+E\+N\+T\+R\+Y\+\_\+T}}
\index{I\+A\+P\+\_\+\+E\+N\+T\+R\+Y\+\_\+T@{I\+A\+P\+\_\+\+E\+N\+T\+R\+Y\+\_\+T}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{I\+A\+P\+\_\+\+E\+N\+T\+R\+Y\+\_\+T}{IAP\_ENTRY\_T}}
{\footnotesize\ttfamily typedef void($\ast$ I\+A\+P\+\_\+\+E\+N\+T\+R\+Y\+\_\+T) (unsigned int\mbox{[}$\,$\mbox{]}, unsigned int\mbox{[}$\,$\mbox{]})}



Definition at line 81 of file iap.\+h.



\subsection{Function Documentation}
\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_ga98c7e657a618cf004a8967112dae1a30}\label{group___c_o_m_m_o_n___i_a_p_ga98c7e657a618cf004a8967112dae1a30}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!Chip\+\_\+\+I\+A\+P\+\_\+\+Blank\+Check\+Sector@{Chip\+\_\+\+I\+A\+P\+\_\+\+Blank\+Check\+Sector}}
\index{Chip\+\_\+\+I\+A\+P\+\_\+\+Blank\+Check\+Sector@{Chip\+\_\+\+I\+A\+P\+\_\+\+Blank\+Check\+Sector}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+I\+A\+P\+\_\+\+Blank\+Check\+Sector()}{Chip\_IAP\_BlankCheckSector()}}
{\footnotesize\ttfamily uint8\+\_\+t Chip\+\_\+\+I\+A\+P\+\_\+\+Blank\+Check\+Sector (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{str\+Sector,  }\item[{uint32\+\_\+t}]{end\+Sector }\end{DoxyParamCaption})}



Blank check a sector or multiples sector of on-\/chip flash memory. 


\begin{DoxyParams}{Parameters}
{\em str\+Sector} & \+: Start sector number \\
\hline
{\em end\+Sector} & \+: End sector number \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Offset of the first non blank word location if the status code is S\+E\+C\+T\+O\+R\+\_\+\+N\+O\+T\+\_\+\+B\+L\+A\+NK 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
The end sector must be greater than or equal to start sector number 
\end{DoxyNote}
\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_ga0f3983319210f99d1931f1e9fa762d9e}\label{group___c_o_m_m_o_n___i_a_p_ga0f3983319210f99d1931f1e9fa762d9e}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!Chip\+\_\+\+I\+A\+P\+\_\+\+Compare@{Chip\+\_\+\+I\+A\+P\+\_\+\+Compare}}
\index{Chip\+\_\+\+I\+A\+P\+\_\+\+Compare@{Chip\+\_\+\+I\+A\+P\+\_\+\+Compare}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+I\+A\+P\+\_\+\+Compare()}{Chip\_IAP\_Compare()}}
{\footnotesize\ttfamily uint8\+\_\+t Chip\+\_\+\+I\+A\+P\+\_\+\+Compare (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{dst\+Add,  }\item[{uint32\+\_\+t}]{src\+Add,  }\item[{uint32\+\_\+t}]{bytescmp }\end{DoxyParamCaption})}



Compare the memory contents at two locations. 


\begin{DoxyParams}{Parameters}
{\em dst\+Add} & \+: Destination of the R\+AM address of data bytes to be compared \\
\hline
{\em src\+Add} & \+: Source of the R\+AM address of data bytes to be compared \\
\hline
{\em bytescmp} & \+: Number of bytes to be compared \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Offset of the first mismatch of the status code is C\+O\+M\+P\+A\+R\+E\+\_\+\+E\+R\+R\+OR 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
The addresses should be a word boundary and number of bytes should be a multiply of 4 
\end{DoxyNote}


Definition at line 142 of file iap\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_ga71cb8cde86dc344b05219cdf1ecee638}\label{group___c_o_m_m_o_n___i_a_p_ga71cb8cde86dc344b05219cdf1ecee638}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!Chip\+\_\+\+I\+A\+P\+\_\+\+Copy\+Ram\+To\+Flash@{Chip\+\_\+\+I\+A\+P\+\_\+\+Copy\+Ram\+To\+Flash}}
\index{Chip\+\_\+\+I\+A\+P\+\_\+\+Copy\+Ram\+To\+Flash@{Chip\+\_\+\+I\+A\+P\+\_\+\+Copy\+Ram\+To\+Flash}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+I\+A\+P\+\_\+\+Copy\+Ram\+To\+Flash()}{Chip\_IAP\_CopyRamToFlash()}}
{\footnotesize\ttfamily uint8\+\_\+t Chip\+\_\+\+I\+A\+P\+\_\+\+Copy\+Ram\+To\+Flash (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{dst\+Add,  }\item[{uint32\+\_\+t $\ast$}]{src\+Add,  }\item[{uint32\+\_\+t}]{byteswrt }\end{DoxyParamCaption})}



Copy R\+AM to flash. 


\begin{DoxyParams}{Parameters}
{\em dst\+Add} & \+: Destination F\+L\+A\+SH address where data bytes are to be written \\
\hline
{\em src\+Add} & \+: Source R\+AM address where data bytes are to be read \\
\hline
{\em byteswrt} & \+: Number of bytes to be written \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code to indicate the command is executed successfully or not 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
The addresses should be a 256 byte boundary and the number of bytes should be 256 $\vert$ 512 $\vert$ 1024 $\vert$ 4096 
\end{DoxyNote}


Definition at line 76 of file iap\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_ga95ca28fb39884184657054e134671f95}\label{group___c_o_m_m_o_n___i_a_p_ga95ca28fb39884184657054e134671f95}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!Chip\+\_\+\+I\+A\+P\+\_\+\+Erase\+Page@{Chip\+\_\+\+I\+A\+P\+\_\+\+Erase\+Page}}
\index{Chip\+\_\+\+I\+A\+P\+\_\+\+Erase\+Page@{Chip\+\_\+\+I\+A\+P\+\_\+\+Erase\+Page}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+I\+A\+P\+\_\+\+Erase\+Page()}{Chip\_IAP\_ErasePage()}}
{\footnotesize\ttfamily uint8\+\_\+t Chip\+\_\+\+I\+A\+P\+\_\+\+Erase\+Page (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{str\+Page,  }\item[{uint32\+\_\+t}]{end\+Page }\end{DoxyParamCaption})}



Erase a page or multiple papers of on-\/chip flash memory. 


\begin{DoxyParams}{Parameters}
{\em str\+Page} & \+: Start page number \\
\hline
{\em end\+Page} & \+: End page number \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code to indicate the command is executed successfully or not 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
The page number must be greater than or equal to start page number 
\end{DoxyNote}


Definition at line 181 of file iap\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_ga02dbb90a49e24dc449d45a66f03a4a2d}\label{group___c_o_m_m_o_n___i_a_p_ga02dbb90a49e24dc449d45a66f03a4a2d}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!Chip\+\_\+\+I\+A\+P\+\_\+\+Erase\+Sector@{Chip\+\_\+\+I\+A\+P\+\_\+\+Erase\+Sector}}
\index{Chip\+\_\+\+I\+A\+P\+\_\+\+Erase\+Sector@{Chip\+\_\+\+I\+A\+P\+\_\+\+Erase\+Sector}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+I\+A\+P\+\_\+\+Erase\+Sector()}{Chip\_IAP\_EraseSector()}}
{\footnotesize\ttfamily uint8\+\_\+t Chip\+\_\+\+I\+A\+P\+\_\+\+Erase\+Sector (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{str\+Sector,  }\item[{uint32\+\_\+t}]{end\+Sector }\end{DoxyParamCaption})}



Erase sector. 


\begin{DoxyParams}{Parameters}
{\em str\+Sector} & \+: Start sector number \\
\hline
{\em end\+Sector} & \+: End sector number \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code to indicate the command is executed successfully or not 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
The end sector must be greater than or equal to start sector number 
\end{DoxyNote}
\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_gac45b60745e55670c7fa806e2865625c4}\label{group___c_o_m_m_o_n___i_a_p_gac45b60745e55670c7fa806e2865625c4}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!Chip\+\_\+\+I\+A\+P\+\_\+\+Pre\+Sector\+For\+Read\+Write@{Chip\+\_\+\+I\+A\+P\+\_\+\+Pre\+Sector\+For\+Read\+Write}}
\index{Chip\+\_\+\+I\+A\+P\+\_\+\+Pre\+Sector\+For\+Read\+Write@{Chip\+\_\+\+I\+A\+P\+\_\+\+Pre\+Sector\+For\+Read\+Write}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+I\+A\+P\+\_\+\+Pre\+Sector\+For\+Read\+Write()}{Chip\_IAP\_PreSectorForReadWrite()}}
{\footnotesize\ttfamily uint8\+\_\+t Chip\+\_\+\+I\+A\+P\+\_\+\+Pre\+Sector\+For\+Read\+Write (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{str\+Sector,  }\item[{uint32\+\_\+t}]{end\+Sector }\end{DoxyParamCaption})}



Prepare sector for write operation. 


\begin{DoxyParams}{Parameters}
{\em str\+Sector} & \+: Start sector number \\
\hline
{\em end\+Sector} & \+: End sector number \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code to indicate the command is executed successfully or not 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This command must be executed before executing \char`\"{}\+Copy R\+A\+M to flash\char`\"{} or \char`\"{}\+Erase Sector\char`\"{} command. The end sector must be greater than or equal to start sector number 
\end{DoxyNote}
\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_ga82606d40a83c8025d59fd6e8b76676ba}\label{group___c_o_m_m_o_n___i_a_p_ga82606d40a83c8025d59fd6e8b76676ba}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!Chip\+\_\+\+I\+A\+P\+\_\+\+Read\+Boot\+Code@{Chip\+\_\+\+I\+A\+P\+\_\+\+Read\+Boot\+Code}}
\index{Chip\+\_\+\+I\+A\+P\+\_\+\+Read\+Boot\+Code@{Chip\+\_\+\+I\+A\+P\+\_\+\+Read\+Boot\+Code}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+I\+A\+P\+\_\+\+Read\+Boot\+Code()}{Chip\_IAP\_ReadBootCode()}}
{\footnotesize\ttfamily uint32\+\_\+t Chip\+\_\+\+I\+A\+P\+\_\+\+Read\+Boot\+Code (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Read boot code version number. 

\begin{DoxyReturn}{Returns}
Boot code version number 
\end{DoxyReturn}


Definition at line 131 of file iap\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_gaa4b90551649db0627dc195acfc834cbe}\label{group___c_o_m_m_o_n___i_a_p_gaa4b90551649db0627dc195acfc834cbe}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!Chip\+\_\+\+I\+A\+P\+\_\+\+Read\+P\+ID@{Chip\+\_\+\+I\+A\+P\+\_\+\+Read\+P\+ID}}
\index{Chip\+\_\+\+I\+A\+P\+\_\+\+Read\+P\+ID@{Chip\+\_\+\+I\+A\+P\+\_\+\+Read\+P\+ID}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+I\+A\+P\+\_\+\+Read\+P\+I\+D()}{Chip\_IAP\_ReadPID()}}
{\footnotesize\ttfamily uint32\+\_\+t Chip\+\_\+\+I\+A\+P\+\_\+\+Read\+P\+ID (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Read part identification number. 

\begin{DoxyReturn}{Returns}
Part identification number 
\end{DoxyReturn}


Definition at line 120 of file iap\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_gadf10e245b3a9c4713598cce332b52414}\label{group___c_o_m_m_o_n___i_a_p_gadf10e245b3a9c4713598cce332b52414}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!Chip\+\_\+\+I\+A\+P\+\_\+\+Read\+U\+ID@{Chip\+\_\+\+I\+A\+P\+\_\+\+Read\+U\+ID}}
\index{Chip\+\_\+\+I\+A\+P\+\_\+\+Read\+U\+ID@{Chip\+\_\+\+I\+A\+P\+\_\+\+Read\+U\+ID}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+I\+A\+P\+\_\+\+Read\+U\+I\+D()}{Chip\_IAP\_ReadUID()}}
{\footnotesize\ttfamily uint32\+\_\+t Chip\+\_\+\+I\+A\+P\+\_\+\+Read\+U\+ID (\begin{DoxyParamCaption}\item[{uint32\+\_\+t $\ast$}]{uid }\end{DoxyParamCaption})}



Read the unique ID. 

\begin{DoxyReturn}{Returns}
Status code to indicate the command is executed successfully or not 
\end{DoxyReturn}
\mbox{\Hypertarget{group___c_o_m_m_o_n___i_a_p_ga91a6ef5cac3a052f637cf0b5d7d31d53}\label{group___c_o_m_m_o_n___i_a_p_ga91a6ef5cac3a052f637cf0b5d7d31d53}} 
\index{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}!Chip\+\_\+\+I\+A\+P\+\_\+\+Reinvoke\+I\+SP@{Chip\+\_\+\+I\+A\+P\+\_\+\+Reinvoke\+I\+SP}}
\index{Chip\+\_\+\+I\+A\+P\+\_\+\+Reinvoke\+I\+SP@{Chip\+\_\+\+I\+A\+P\+\_\+\+Reinvoke\+I\+SP}!C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes@{C\+H\+I\+P\+: Common Chip I\+S\+P/\+I\+A\+P commands and return codes}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+I\+A\+P\+\_\+\+Reinvoke\+I\+S\+P()}{Chip\_IAP\_ReinvokeISP()}}
{\footnotesize\ttfamily uint8\+\_\+t Chip\+\_\+\+I\+A\+P\+\_\+\+Reinvoke\+I\+SP (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



I\+AP reinvoke I\+SP to invoke the bootloader in I\+SP mode. 

\begin{DoxyReturn}{Returns}
none 
\end{DoxyReturn}


Definition at line 156 of file iap\+\_\+18xx\+\_\+43xx.\+c.

