<profile>

<ReportVersion>
<Version>2018.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>artix7</ProductFamily>
<Part>xc7a100tcsg324-1</Part>
<TopModelName>lenetSynthMatlab_fixpt</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>8.360</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>2729254</Best-caseLatency>
<Average-caseLatency>5125414</Average-caseLatency>
<Worst-caseLatency>6861094</Worst-caseLatency>
<Interval-min>2729255</Interval-min>
<Interval-max>6861095</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<TripCount>6</TripCount>
<Latency>
<range>
<min>593052</min>
<max>1345692</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>98842</min>
<max>224282</max>
</range>
</IterationLatency>
<Loop1.1>
<TripCount>28</TripCount>
<Latency>
<range>
<min>98840</min>
<max>224280</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3530</min>
<max>8010</max>
</range>
</IterationLatency>
<Loop1.1.1>
<TripCount>28</TripCount>
<Latency>
<range>
<min>3528</min>
<max>8008</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>126</min>
<max>286</max>
</range>
</IterationLatency>
<Loop1.1.1.1>
<TripCount>5</TripCount>
<Latency>35</Latency>
<IterationLatency>7</IterationLatency>
<Loop1.1.1.1.1>
<TripCount>5</TripCount>
<Latency>5</Latency>
<IterationLatency>1</IterationLatency>
</Loop1.1.1.1.1>
</Loop1.1.1.1>
<Loop1.1.1.2>
<TripCount>4</TripCount>
<Latency>8</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.1.1.2>
</Loop1.1.1>
</Loop1.1>
</Loop1>
<Loop2>
<TripCount>16</TripCount>
<Latency>
<range>
<min>1760352</min>
<max>4515552</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>110022</min>
<max>282222</max>
</range>
</IterationLatency>
<Loop2.1>
<TripCount>10</TripCount>
<Latency>
<range>
<min>110020</min>
<max>282220</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>11002</min>
<max>28222</max>
</range>
</IterationLatency>
<Loop2.1.1>
<TripCount>10</TripCount>
<Latency>
<range>
<min>11000</min>
<max>28220</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1100</min>
<max>2822</max>
</range>
</IterationLatency>
<Loop2.1.1.1>
<TripCount>5</TripCount>
<Latency>210</Latency>
<IterationLatency>42</IterationLatency>
<Loop2.1.1.1.1>
<TripCount>5</TripCount>
<Latency>40</Latency>
<IterationLatency>8</IterationLatency>
<Loop2.1.1.1.1.1>
<TripCount>6</TripCount>
<Latency>6</Latency>
<IterationLatency>1</IterationLatency>
</Loop2.1.1.1.1.1>
</Loop2.1.1.1.1>
</Loop2.1.1.1>
<Loop2.1.1.2>
<TripCount>5</TripCount>
<Latency>10</Latency>
<IterationLatency>2</IterationLatency>
</Loop2.1.1.2>
</Loop2.1.1>
</Loop2.1>
</Loop2>
<Loop3>
<TripCount>120</TripCount>
<Latency>
<range>
<min>344040</min>
<max>968040</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2867</min>
<max>8067</max>
</range>
</IterationLatency>
<Loop3.1>
<TripCount>5</TripCount>
<Latency>460</Latency>
<IterationLatency>92</IterationLatency>
<Loop3.1.1>
<TripCount>5</TripCount>
<Latency>90</Latency>
<IterationLatency>18</IterationLatency>
<Loop3.1.1.1>
<TripCount>16</TripCount>
<Latency>16</Latency>
<IterationLatency>1</IterationLatency>
</Loop3.1.1.1>
</Loop3.1.1>
</Loop3.1>
</Loop3>
<Loop4>
<TripCount>84</TripCount>
<Latency>10164</Latency>
<IterationLatency>121</IterationLatency>
<Loop4.1>
<TripCount>120</TripCount>
<Latency>119</Latency>
<IterationLatency>1</IterationLatency>
</Loop4.1>
</Loop4>
<Loop5>
<TripCount>10</TripCount>
<Latency>860</Latency>
<IterationLatency>86</IterationLatency>
<Loop5.1>
<TripCount>84</TripCount>
<Latency>84</Latency>
<IterationLatency>1</IterationLatency>
</Loop5.1>
</Loop5>
<Loop6>
<TripCount>10</TripCount>
<Latency>20</Latency>
<IterationLatency>2</IterationLatency>
</Loop6>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>26</BRAM_18K>
<DSP48E>5</DSP48E>
<FF>3412</FF>
<LUT>8953</LUT>
</Resources>
<AvailableResources>
<BRAM_18K>270</BRAM_18K>
<DSP48E>240</DSP48E>
<FF>126800</FF>
<LUT>63400</LUT>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>lenetSynthMatlab_fixpt</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>lenetSynthMatlab_fixpt</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>lenetSynthMatlab_fixpt</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>lenetSynthMatlab_fixpt</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>lenetSynthMatlab_fixpt</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>lenetSynthMatlab_fixpt</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>inputImg_address0</name>
<Object>inputImg</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>inputImg_ce0</name>
<Object>inputImg</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>inputImg_we0</name>
<Object>inputImg</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>inputImg_d0</name>
<Object>inputImg</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>inputImg_q0</name>
<Object>inputImg</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>inputImg_address1</name>
<Object>inputImg</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>inputImg_ce1</name>
<Object>inputImg</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>inputImg_we1</name>
<Object>inputImg</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>inputImg_d1</name>
<Object>inputImg</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>inputImg_q1</name>
<Object>inputImg</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>netScores_address0</name>
<Object>netScores</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>netScores_ce0</name>
<Object>netScores</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>netScores_we0</name>
<Object>netScores</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>netScores_d0</name>
<Object>netScores</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
