#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Jul 29 19:30:40 2020
# Process ID: 12080
# Log file: E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vivado.log
# Journal file: E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.xpr
ipx::create_abstraction_definition xilinx.com user axi_reg_rtl 1.0
ipx::create_bus_definition xilinx.com user axi_reg 1.0
set_property xml_file_name E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/axi_reg_rtl.xml [ipx::current_busabs]
set_property xml_file_name E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/axi_reg.xml [ipx::current_busdef]
set_property bus_type_vlnv xilinx.com:user:axi_reg:1.0 [ipx::current_busabs]
ipx::save_abstraction_definition [ipx::current_busabs]
ipx::save_bus_definition [ipx::current_busdef]
set_property ip_repo_paths  {e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave2_1.0 e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave1_1.0 e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave_1.0 e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_master_1.0 E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA} [current_project]
update_ip_catalog
ipx::add_bus_abstraction_port reg1 [ipx::current_busabs]
ipx::save_bus_definition [ipx::current_busdef]
ipx::save_abstraction_definition [ipx::current_busabs]
ipx::unload_abstraction_definition e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/axi_reg_rtl.xml
ipx::unload_bus_definition e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/axi_reg.xml
