 ```verilog
always @(posedge clk) begin
    if (sel < 6 && sel >= 0)
        out = {data[sel], sel+1'b0}; // Shift sel to the higher nibble of output
    else
        out <= 4'b0000; // Output 0 when sel is not between 0 and 5
end
```