<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2762" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2762{left:544px;bottom:68px;letter-spacing:0.11px;}
#t2_2762{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t3_2762{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_2762{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_2762{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_2762{left:69px;bottom:932px;letter-spacing:0.13px;}
#t7_2762{left:69px;bottom:907px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_2762{left:69px;bottom:891px;letter-spacing:-0.13px;}
#t9_2762{left:101px;bottom:897px;}
#ta_2762{left:116px;bottom:891px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tb_2762{left:69px;bottom:866px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#tc_2762{left:69px;bottom:840px;}
#td_2762{left:95px;bottom:843px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#te_2762{left:95px;bottom:826px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#tf_2762{left:69px;bottom:800px;}
#tg_2762{left:95px;bottom:804px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#th_2762{left:69px;bottom:777px;}
#ti_2762{left:95px;bottom:781px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tj_2762{left:95px;bottom:764px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tk_2762{left:69px;bottom:737px;}
#tl_2762{left:95px;bottom:741px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_2762{left:95px;bottom:724px;letter-spacing:-0.09px;}
#tn_2762{left:69px;bottom:698px;}
#to_2762{left:95px;bottom:701px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#tp_2762{left:95px;bottom:684px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tq_2762{left:69px;bottom:658px;}
#tr_2762{left:95px;bottom:661px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ts_2762{left:95px;bottom:645px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tt_2762{left:69px;bottom:618px;}
#tu_2762{left:95px;bottom:622px;letter-spacing:-0.16px;word-spacing:-0.54px;}
#tv_2762{left:95px;bottom:605px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tw_2762{left:69px;bottom:579px;}
#tx_2762{left:95px;bottom:582px;letter-spacing:-0.16px;word-spacing:-1.03px;}
#ty_2762{left:95px;bottom:565px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_2762{left:69px;bottom:541px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_2762{left:69px;bottom:516px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t11_2762{left:69px;bottom:490px;}
#t12_2762{left:95px;bottom:493px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t13_2762{left:95px;bottom:477px;letter-spacing:-0.12px;word-spacing:-0.43px;}
#t14_2762{left:69px;bottom:450px;}
#t15_2762{left:95px;bottom:454px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t16_2762{left:69px;bottom:429px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t17_2762{left:69px;bottom:412px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#t18_2762{left:69px;bottom:396px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t19_2762{left:69px;bottom:371px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_2762{left:69px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1b_2762{left:69px;bottom:328px;}
#t1c_2762{left:95px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1d_2762{left:95px;bottom:315px;letter-spacing:-0.35px;}
#t1e_2762{left:69px;bottom:288px;}
#t1f_2762{left:95px;bottom:292px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1g_2762{left:69px;bottom:265px;}
#t1h_2762{left:95px;bottom:269px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1i_2762{left:69px;bottom:242px;}
#t1j_2762{left:95px;bottom:246px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1k_2762{left:69px;bottom:220px;}
#t1l_2762{left:95px;bottom:223px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1m_2762{left:95px;bottom:206px;letter-spacing:-0.13px;}
#t1n_2762{left:69px;bottom:180px;}
#t1o_2762{left:95px;bottom:183px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1p_2762{left:69px;bottom:157px;}
#t1q_2762{left:95px;bottom:160px;letter-spacing:-0.13px;word-spacing:-1.11px;}
#t1r_2762{left:95px;bottom:144px;letter-spacing:-0.46px;}
#t1s_2762{left:69px;bottom:117px;}
#t1t_2762{left:95px;bottom:121px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1u_2762{left:204px;bottom:127px;}
#t1v_2762{left:219px;bottom:121px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1w_2762{left:74px;bottom:1050px;letter-spacing:-0.16px;}
#t1x_2762{left:166px;bottom:1050px;letter-spacing:-0.11px;}
#t1y_2762{left:299px;bottom:1050px;letter-spacing:-0.12px;}
#t1z_2762{left:74px;bottom:1027px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t20_2762{left:74px;bottom:1005px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t21_2762{left:166px;bottom:1027px;letter-spacing:-0.14px;}
#t22_2762{left:299px;bottom:1027px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t23_2762{left:299px;bottom:1005px;letter-spacing:-0.12px;}
#t24_2762{left:299px;bottom:988px;letter-spacing:-0.11px;}

.s1_2762{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2762{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2762{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2762{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2762{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_2762{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_2762{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_2762{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_2762{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2762" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2762Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2762" style="-webkit-user-select: none;"><object width="935" height="1210" data="2762/2762.svg" type="image/svg+xml" id="pdf2762" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2762" class="t s1_2762">GETSEC[ENTERACCS]—Execute Authenticated Chipset Code </span>
<span id="t2_2762" class="t s2_2762">SAFER MODE EXTENSIONS REFERENCE </span>
<span id="t3_2762" class="t s1_2762">7-10 </span><span id="t4_2762" class="t s1_2762">Vol. 2D </span>
<span id="t5_2762" class="t s3_2762">GETSEC[ENTERACCS]—Execute Authenticated Chipset Code </span>
<span id="t6_2762" class="t s4_2762">Description </span>
<span id="t7_2762" class="t s5_2762">The GETSEC[ENTERACCS] function loads, authenticates, and executes an authenticated code module using an </span>
<span id="t8_2762" class="t s5_2762">Intel </span>
<span id="t9_2762" class="t s6_2762">® </span>
<span id="ta_2762" class="t s5_2762">TXT platform chipset's public key. The ENTERACCS leaf of GETSEC is selected with EAX set to 2 at entry. </span>
<span id="tb_2762" class="t s5_2762">There are certain restrictions enforced by the processor for the execution of the GETSEC[ENTERACCS] instruction: </span>
<span id="tc_2762" class="t s7_2762">• </span><span id="td_2762" class="t s5_2762">Execution is not allowed unless the processor is in protected mode or IA-32e mode with CPL = 0 and </span>
<span id="te_2762" class="t s5_2762">EFLAGS.VM = 0. </span>
<span id="tf_2762" class="t s7_2762">• </span><span id="tg_2762" class="t s5_2762">Processor cache must be available and not disabled, that is, CR0.CD and CR0.NW bits must be 0. </span>
<span id="th_2762" class="t s7_2762">• </span><span id="ti_2762" class="t s5_2762">For processor packages containing more than one logical processor, CR0.CD is checked to ensure consistency </span>
<span id="tj_2762" class="t s5_2762">between enabled logical processors. </span>
<span id="tk_2762" class="t s7_2762">• </span><span id="tl_2762" class="t s5_2762">For enforcing consistency of operation with numeric exception reporting using Interrupt 16, CR0.NE must be </span>
<span id="tm_2762" class="t s5_2762">set. </span>
<span id="tn_2762" class="t s7_2762">• </span><span id="to_2762" class="t s5_2762">An Intel TXT-capable chipset must be present as communicated to the processor by sampling of the power-on </span>
<span id="tp_2762" class="t s5_2762">configuration capability field after reset. </span>
<span id="tq_2762" class="t s7_2762">• </span><span id="tr_2762" class="t s5_2762">The processor can not already be in authenticated code execution mode as launched by a previous </span>
<span id="ts_2762" class="t s5_2762">GETSEC[ENTERACCS] or GETSEC[SENTER] instruction without a subsequent exiting using GETSEC[EXITAC]). </span>
<span id="tt_2762" class="t s7_2762">• </span><span id="tu_2762" class="t s5_2762">To avoid potential operability conflicts between modes, the processor is not allowed to execute this instruction </span>
<span id="tv_2762" class="t s5_2762">if it currently is in SMM or VMX operation. </span>
<span id="tw_2762" class="t s7_2762">• </span><span id="tx_2762" class="t s5_2762">To ensure consistent handling of SIPI messages, the processor executing the GETSEC[ENTERACCS] instruction </span>
<span id="ty_2762" class="t s5_2762">must also be designated the BSP (boot-strap processor) as defined by IA32_APIC_BASE.BSP (Bit 8). </span>
<span id="tz_2762" class="t s5_2762">Failure to conform to the above conditions results in the processor signaling a general protection exception. </span>
<span id="t10_2762" class="t s5_2762">Prior to execution of the ENTERACCS leaf, other logical processors, i.e., RLPs, in the platform must be: </span>
<span id="t11_2762" class="t s7_2762">• </span><span id="t12_2762" class="t s5_2762">Idle in a wait-for-SIPI state (as initiated by an INIT assertion or through reset for non-BSP designated </span>
<span id="t13_2762" class="t s5_2762">processors), or </span>
<span id="t14_2762" class="t s7_2762">• </span><span id="t15_2762" class="t s5_2762">In the SENTER sleep state as initiated by a GETSEC[SENTER] from the initiating logical processor (ILP). </span>
<span id="t16_2762" class="t s5_2762">If other logical processor(s) in the same package are not idle in one of these states, execution of ENTERACCS </span>
<span id="t17_2762" class="t s5_2762">signals a general protection exception. The same requirement and action applies if the other logical processor(s) of </span>
<span id="t18_2762" class="t s5_2762">the same package do not have CR0.CD = 0. </span>
<span id="t19_2762" class="t s5_2762">A successful execution of ENTERACCS results in the ILP entering an authenticated code execution mode. Prior to </span>
<span id="t1a_2762" class="t s5_2762">reaching this point, the processor performs several checks. These include: </span>
<span id="t1b_2762" class="t s7_2762">• </span><span id="t1c_2762" class="t s5_2762">Establish and check the location and size of the specified authenticated code module to be executed by the </span>
<span id="t1d_2762" class="t s5_2762">processor. </span>
<span id="t1e_2762" class="t s7_2762">• </span><span id="t1f_2762" class="t s5_2762">Inhibit the ILP’s response to the external events: INIT, A20M, NMI, and SMI. </span>
<span id="t1g_2762" class="t s7_2762">• </span><span id="t1h_2762" class="t s5_2762">Broadcast a message to enable protection of memory and I/O from other processor agents. </span>
<span id="t1i_2762" class="t s7_2762">• </span><span id="t1j_2762" class="t s5_2762">Load the designated code module into an authenticated code execution area. </span>
<span id="t1k_2762" class="t s7_2762">• </span><span id="t1l_2762" class="t s5_2762">Isolate the contents of the authenticated code execution area from further state modification by external </span>
<span id="t1m_2762" class="t s5_2762">agents. </span>
<span id="t1n_2762" class="t s7_2762">• </span><span id="t1o_2762" class="t s5_2762">Authenticate the authenticated code module. </span>
<span id="t1p_2762" class="t s7_2762">• </span><span id="t1q_2762" class="t s5_2762">Initialize the initiating logical processor state based on information contained in the authenticated code module </span>
<span id="t1r_2762" class="t s5_2762">header. </span>
<span id="t1s_2762" class="t s7_2762">• </span><span id="t1t_2762" class="t s5_2762">Unlock the Intel </span>
<span id="t1u_2762" class="t s6_2762">® </span>
<span id="t1v_2762" class="t s5_2762">TXT-capable chipset private configuration space and TPM locality 3 space. </span>
<span id="t1w_2762" class="t s8_2762">Opcode </span><span id="t1x_2762" class="t s8_2762">Instruction </span><span id="t1y_2762" class="t s8_2762">Description </span>
<span id="t1z_2762" class="t s9_2762">NP 0F 37 </span>
<span id="t20_2762" class="t s9_2762">(EAX = 2) </span>
<span id="t21_2762" class="t s9_2762">GETSEC[ENTERACCS] </span><span id="t22_2762" class="t s9_2762">Enter authenticated code execution mode. </span>
<span id="t23_2762" class="t s9_2762">EBX holds the authenticated code module physical base address. ECX holds the authenticated </span>
<span id="t24_2762" class="t s9_2762">code module size (bytes). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
