{"id": "CWE-1421", "description": "A processor event may allow transient operations to access\\n\\t\\t\\tarchitecturally restricted data (for example, in another address\\n\\t\\t\\tspace) in a shared microarchitectural structure (for example, a CPU\\n\\t\\t\\tcache), potentially exposing the data over a covert channel.", "hackerone": {"collected_date": "2024-08-26T03:31:04Z", "total_reports": 22, "unique_reports_last_12_weeks": 3, "severity_distribution": {"all_time": {"critical": 0, "high": 0, "medium": 0, "low": 0}}, "change_distribution": {"days_past": 0, "critical": 0, "high": 0, "medium": 0, "low": 0}}, "bugcrowd": {"collected_date": "2024-08-26T03:31:04Z", "vrt_id": "unavailable", "parent_vrt_id": "unavailable", "vrt_priority": 0}}