// Seed: 568818574
module module_0 (
    input uwire id_0,
    input wand id_1,
    input uwire id_2,
    input tri1 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri id_6,
    input uwire id_7,
    input wand id_8,
    input tri id_9,
    output tri1 id_10,
    input wand id_11,
    output supply1 id_12,
    input tri0 id_13,
    output tri1 id_14,
    input wor id_15,
    input wor id_16,
    input wire id_17,
    input tri0 id_18,
    input supply0 id_19,
    output wand id_20,
    input wire id_21,
    output supply0 id_22
);
  assign id_10 = id_16;
  assign id_10 = id_21;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    output tri0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wire id_5,
    inout wire id_6,
    input wire id_7,
    output tri1 id_8,
    input wor id_9,
    output supply1 id_10
);
  wire id_12;
  module_0(
      id_5,
      id_4,
      id_9,
      id_5,
      id_6,
      id_5,
      id_5,
      id_7,
      id_1,
      id_0,
      id_2,
      id_1,
      id_2,
      id_7,
      id_10,
      id_0,
      id_5,
      id_5,
      id_5,
      id_3,
      id_2,
      id_0,
      id_2
  );
  assign id_12 = id_12;
endmodule
