
APPS_WSN_DEMO_C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000e060  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000011c  20000000  0000e060  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00003680  20000120  0000e180  0002011c  2**3
                  ALLOC
  3 .stack        00002000  200037a0  00011800  0002011c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002011c  2**0
                  CONTENTS, READONLY
  5 .comment      000000e5  00000000  00000000  00020144  2**0
                  CONTENTS, READONLY
  6 .debug_info   0006aa64  00000000  00000000  00020229  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000a79b  00000000  00000000  0008ac8d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00018570  00000000  00000000  00095428  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00001178  00000000  00000000  000ad998  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001ae0  00000000  00000000  000aeb10  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00025fec  00000000  00000000  000b05f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000244cc  00000000  00000000  000d65dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00092a6e  00000000  00000000  000faaa8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00003828  00000000  00000000  0018d518  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	a0 57 00 20 d1 49 00 00 cd 49 00 00 cd 49 00 00     .W. .I...I...I..
	...
      2c:	cd 49 00 00 00 00 00 00 00 00 00 00 cd 49 00 00     .I...........I..
      3c:	cd 49 00 00 cd 49 00 00 cd 49 00 00 cd 49 00 00     .I...I...I...I..
      4c:	cd 49 00 00 21 2d 00 00 cd 49 00 00 cd 49 00 00     .I..!-...I...I..
      5c:	cd 49 00 00 cd 49 00 00 8d 32 00 00 9d 32 00 00     .I...I...2...2..
      6c:	ad 32 00 00 bd 32 00 00 cd 32 00 00 dd 32 00 00     .2...2...2...2..
      7c:	cd 49 00 00 cd 49 00 00 cd 49 00 00 ad 46 00 00     .I...I...I...F..
      8c:	bd 46 00 00 cd 46 00 00 00 00 00 00 00 00 00 00     .F...F..........
      9c:	cd 49 00 00 cd 49 00 00 00 00 00 00 cd 49 00 00     .I...I.......I..
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000120 	.word	0x20000120
      d4:	00000000 	.word	0x00000000
      d8:	0000e060 	.word	0x0000e060

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000124 	.word	0x20000124
     108:	0000e060 	.word	0x0000e060
     10c:	0000e060 	.word	0x0000e060
     110:	00000000 	.word	0x00000000

00000114 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     114:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     116:	2000      	movs	r0, #0
     118:	4b08      	ldr	r3, [pc, #32]	; (13c <delay_init+0x28>)
     11a:	4798      	blx	r3
     11c:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     11e:	4c08      	ldr	r4, [pc, #32]	; (140 <delay_init+0x2c>)
     120:	21fa      	movs	r1, #250	; 0xfa
     122:	0089      	lsls	r1, r1, #2
     124:	47a0      	blx	r4
     126:	4b07      	ldr	r3, [pc, #28]	; (144 <delay_init+0x30>)
     128:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     12a:	4907      	ldr	r1, [pc, #28]	; (148 <delay_init+0x34>)
     12c:	0028      	movs	r0, r5
     12e:	47a0      	blx	r4
     130:	4b06      	ldr	r3, [pc, #24]	; (14c <delay_init+0x38>)
     132:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     134:	2205      	movs	r2, #5
     136:	4b06      	ldr	r3, [pc, #24]	; (150 <delay_init+0x3c>)
     138:	601a      	str	r2, [r3, #0]
}
     13a:	bd70      	pop	{r4, r5, r6, pc}
     13c:	000043a5 	.word	0x000043a5
     140:	0000bb5d 	.word	0x0000bb5d
     144:	20000000 	.word	0x20000000
     148:	000f4240 	.word	0x000f4240
     14c:	20000004 	.word	0x20000004
     150:	e000e010 	.word	0xe000e010

00000154 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     154:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     156:	4b08      	ldr	r3, [pc, #32]	; (178 <delay_cycles_us+0x24>)
     158:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     15a:	4a08      	ldr	r2, [pc, #32]	; (17c <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     15c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     15e:	2180      	movs	r1, #128	; 0x80
     160:	0249      	lsls	r1, r1, #9
	while (n--) {
     162:	3801      	subs	r0, #1
     164:	d307      	bcc.n	176 <delay_cycles_us+0x22>
	if (n > 0) {
     166:	2c00      	cmp	r4, #0
     168:	d0fb      	beq.n	162 <delay_cycles_us+0xe>
		SysTick->LOAD = n;
     16a:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     16c:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     16e:	6813      	ldr	r3, [r2, #0]
     170:	420b      	tst	r3, r1
     172:	d0fc      	beq.n	16e <delay_cycles_us+0x1a>
     174:	e7f5      	b.n	162 <delay_cycles_us+0xe>
	}
}
     176:	bd30      	pop	{r4, r5, pc}
     178:	20000004 	.word	0x20000004
     17c:	e000e010 	.word	0xe000e010

00000180 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     180:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     182:	4b08      	ldr	r3, [pc, #32]	; (1a4 <delay_cycles_ms+0x24>)
     184:	681c      	ldr	r4, [r3, #0]
		SysTick->LOAD = n;
     186:	4a08      	ldr	r2, [pc, #32]	; (1a8 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     188:	2500      	movs	r5, #0
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     18a:	2180      	movs	r1, #128	; 0x80
     18c:	0249      	lsls	r1, r1, #9
	while (n--) {
     18e:	3801      	subs	r0, #1
     190:	d307      	bcc.n	1a2 <delay_cycles_ms+0x22>
	if (n > 0) {
     192:	2c00      	cmp	r4, #0
     194:	d0fb      	beq.n	18e <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     196:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     198:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     19a:	6813      	ldr	r3, [r2, #0]
     19c:	420b      	tst	r3, r1
     19e:	d0fc      	beq.n	19a <delay_cycles_ms+0x1a>
     1a0:	e7f5      	b.n	18e <delay_cycles_ms+0xe>
	}
}
     1a2:	bd30      	pop	{r4, r5, pc}
     1a4:	20000000 	.word	0x20000000
     1a8:	e000e010 	.word	0xe000e010

000001ac <chip_isr>:
#include "conf_winc.h"

static tpfNmBspIsr gpfIsr;

static void chip_isr(void)
{
     1ac:	b510      	push	{r4, lr}
	if (gpfIsr) {
     1ae:	4b03      	ldr	r3, [pc, #12]	; (1bc <chip_isr+0x10>)
     1b0:	681b      	ldr	r3, [r3, #0]
     1b2:	2b00      	cmp	r3, #0
     1b4:	d000      	beq.n	1b8 <chip_isr+0xc>
		gpfIsr();
     1b6:	4798      	blx	r3
	}
}
     1b8:	bd10      	pop	{r4, pc}
     1ba:	46c0      	nop			; (mov r8, r8)
     1bc:	2000013c 	.word	0x2000013c

000001c0 <nm_bsp_sleep>:
 *	@brief	Sleep in units of mSec
 *	@param[IN]	u32TimeMsec
 *				Time in milliseconds
 */
void nm_bsp_sleep(uint32 u32TimeMsec)
{
     1c0:	b570      	push	{r4, r5, r6, lr}
	while (u32TimeMsec--) {
     1c2:	1e44      	subs	r4, r0, #1
     1c4:	2800      	cmp	r0, #0
     1c6:	d004      	beq.n	1d2 <nm_bsp_sleep+0x12>
		delay_ms(1);
     1c8:	4d02      	ldr	r5, [pc, #8]	; (1d4 <nm_bsp_sleep+0x14>)
     1ca:	2001      	movs	r0, #1
     1cc:	47a8      	blx	r5
	while (u32TimeMsec--) {
     1ce:	3c01      	subs	r4, #1
     1d0:	d2fb      	bcs.n	1ca <nm_bsp_sleep+0xa>
	}
}
     1d2:	bd70      	pop	{r4, r5, r6, pc}
     1d4:	00000181 	.word	0x00000181

000001d8 <nm_bsp_reset>:
{
     1d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     1da:	4c07      	ldr	r4, [pc, #28]	; (1f8 <nm_bsp_reset+0x20>)
     1dc:	2780      	movs	r7, #128	; 0x80
     1de:	01ff      	lsls	r7, r7, #7
     1e0:	6167      	str	r7, [r4, #20]
     1e2:	2580      	movs	r5, #128	; 0x80
     1e4:	01ad      	lsls	r5, r5, #6
     1e6:	6165      	str	r5, [r4, #20]
	nm_bsp_sleep(1);
     1e8:	2001      	movs	r0, #1
     1ea:	4e04      	ldr	r6, [pc, #16]	; (1fc <nm_bsp_reset+0x24>)
     1ec:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
     1ee:	61a7      	str	r7, [r4, #24]
	nm_bsp_sleep(10);
     1f0:	200a      	movs	r0, #10
     1f2:	47b0      	blx	r6
     1f4:	61a5      	str	r5, [r4, #24]
}
     1f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     1f8:	41004400 	.word	0x41004400
     1fc:	000001c1 	.word	0x000001c1

00000200 <nm_bsp_init>:
{
     200:	b570      	push	{r4, r5, r6, lr}
     202:	b082      	sub	sp, #8
	gpfIsr = NULL;
     204:	2300      	movs	r3, #0
     206:	4a16      	ldr	r2, [pc, #88]	; (260 <nm_bsp_init+0x60>)
     208:	6013      	str	r3, [r2, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     20a:	ac01      	add	r4, sp, #4
     20c:	2501      	movs	r5, #1
     20e:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     210:	70a3      	strb	r3, [r4, #2]
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     212:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(CONF_WINC_PIN_RESET, &pin_conf);
     214:	0021      	movs	r1, r4
     216:	200d      	movs	r0, #13
     218:	4e12      	ldr	r6, [pc, #72]	; (264 <nm_bsp_init+0x64>)
     21a:	47b0      	blx	r6
	port_pin_set_config(CONF_WINC_PIN_CHIP_ENABLE, &pin_conf);
     21c:	0021      	movs	r1, r4
     21e:	200e      	movs	r0, #14
     220:	47b0      	blx	r6
	port_pin_set_config(CONF_WINC_PIN_WAKE, &pin_conf);
     222:	0021      	movs	r1, r4
     224:	2016      	movs	r0, #22
     226:	47b0      	blx	r6
		port_base->OUTCLR.reg = pin_mask;
     228:	4b0f      	ldr	r3, [pc, #60]	; (268 <nm_bsp_init+0x68>)
     22a:	2280      	movs	r2, #128	; 0x80
     22c:	01d2      	lsls	r2, r2, #7
     22e:	615a      	str	r2, [r3, #20]
     230:	2280      	movs	r2, #128	; 0x80
     232:	0192      	lsls	r2, r2, #6
     234:	615a      	str	r2, [r3, #20]
    if (!(SysTick->CTRL & SysTick_CTRL_ENABLE_Msk && SysTick->CTRL & SysTick_CTRL_TICKINT_Msk)) {
     236:	4b0d      	ldr	r3, [pc, #52]	; (26c <nm_bsp_init+0x6c>)
     238:	681b      	ldr	r3, [r3, #0]
     23a:	421d      	tst	r5, r3
     23c:	d003      	beq.n	246 <nm_bsp_init+0x46>
     23e:	4b0b      	ldr	r3, [pc, #44]	; (26c <nm_bsp_init+0x6c>)
     240:	681b      	ldr	r3, [r3, #0]
     242:	079b      	lsls	r3, r3, #30
     244:	d401      	bmi.n	24a <nm_bsp_init+0x4a>
	    delay_init();
     246:	4b0a      	ldr	r3, [pc, #40]	; (270 <nm_bsp_init+0x70>)
     248:	4798      	blx	r3
	nm_bsp_reset();
     24a:	4b0a      	ldr	r3, [pc, #40]	; (274 <nm_bsp_init+0x74>)
     24c:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
     24e:	2201      	movs	r2, #1
     250:	4b09      	ldr	r3, [pc, #36]	; (278 <nm_bsp_init+0x78>)
     252:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     254:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     258:	b662      	cpsie	i
}
     25a:	2000      	movs	r0, #0
     25c:	b002      	add	sp, #8
     25e:	bd70      	pop	{r4, r5, r6, pc}
     260:	2000013c 	.word	0x2000013c
     264:	00002e85 	.word	0x00002e85
     268:	41004400 	.word	0x41004400
     26c:	e000e010 	.word	0xe000e010
     270:	00000115 	.word	0x00000115
     274:	000001d9 	.word	0x000001d9
     278:	2000000a 	.word	0x2000000a

0000027c <nm_bsp_register_isr>:
 *	@brief	Register interrupt service routine
 *	@param[IN]	pfIsr
 *				Pointer to ISR handler
 */
void nm_bsp_register_isr(tpfNmBspIsr pfIsr)
{
     27c:	b510      	push	{r4, lr}
     27e:	b084      	sub	sp, #16
	struct extint_chan_conf config_extint_chan;

	gpfIsr = pfIsr;
     280:	4b0e      	ldr	r3, [pc, #56]	; (2bc <nm_bsp_register_isr+0x40>)
     282:	6018      	str	r0, [r3, #0]

	extint_chan_get_config_defaults(&config_extint_chan);
     284:	ac01      	add	r4, sp, #4
     286:	0020      	movs	r0, r4
     288:	4b0d      	ldr	r3, [pc, #52]	; (2c0 <nm_bsp_register_isr+0x44>)
     28a:	4798      	blx	r3
	config_extint_chan.gpio_pin = CONF_WINC_SPI_INT_PIN;
     28c:	230f      	movs	r3, #15
     28e:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux = CONF_WINC_SPI_INT_MUX;
     290:	2300      	movs	r3, #0
     292:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull = EXTINT_PULL_UP;
     294:	3301      	adds	r3, #1
     296:	7223      	strb	r3, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_FALLING;
     298:	3301      	adds	r3, #1
     29a:	72e3      	strb	r3, [r4, #11]

	extint_chan_set_config(CONF_WINC_SPI_INT_EIC, &config_extint_chan);
     29c:	0021      	movs	r1, r4
     29e:	200f      	movs	r0, #15
     2a0:	4b08      	ldr	r3, [pc, #32]	; (2c4 <nm_bsp_register_isr+0x48>)
     2a2:	4798      	blx	r3
	extint_register_callback(chip_isr, CONF_WINC_SPI_INT_EIC,
     2a4:	2200      	movs	r2, #0
     2a6:	210f      	movs	r1, #15
     2a8:	4807      	ldr	r0, [pc, #28]	; (2c8 <nm_bsp_register_isr+0x4c>)
     2aa:	4b08      	ldr	r3, [pc, #32]	; (2cc <nm_bsp_register_isr+0x50>)
     2ac:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
     2ae:	2100      	movs	r1, #0
     2b0:	200f      	movs	r0, #15
     2b2:	4b07      	ldr	r3, [pc, #28]	; (2d0 <nm_bsp_register_isr+0x54>)
     2b4:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
}
     2b6:	b004      	add	sp, #16
     2b8:	bd10      	pop	{r4, pc}
     2ba:	46c0      	nop			; (mov r8, r8)
     2bc:	2000013c 	.word	0x2000013c
     2c0:	00002df9 	.word	0x00002df9
     2c4:	00002e0d 	.word	0x00002e0d
     2c8:	000001ad 	.word	0x000001ad
     2cc:	00002cb5 	.word	0x00002cb5
     2d0:	00002ce1 	.word	0x00002ce1

000002d4 <nm_bsp_interrupt_ctrl>:
 *	@brief	Enable/Disable interrupts
 *	@param[IN]	u8Enable
 *				'0' disable interrupts. '1' enable interrupts
 */
void nm_bsp_interrupt_ctrl(uint8 u8Enable)
{
     2d4:	b510      	push	{r4, lr}
	if (u8Enable) {
     2d6:	2800      	cmp	r0, #0
     2d8:	d104      	bne.n	2e4 <nm_bsp_interrupt_ctrl+0x10>
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
				EXTINT_CALLBACK_TYPE_DETECT);
	} else {
		extint_chan_disable_callback(CONF_WINC_SPI_INT_EIC,
     2da:	2100      	movs	r1, #0
     2dc:	200f      	movs	r0, #15
     2de:	4b04      	ldr	r3, [pc, #16]	; (2f0 <nm_bsp_interrupt_ctrl+0x1c>)
     2e0:	4798      	blx	r3
				EXTINT_CALLBACK_TYPE_DETECT);
	}
}
     2e2:	bd10      	pop	{r4, pc}
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
     2e4:	2100      	movs	r1, #0
     2e6:	200f      	movs	r0, #15
     2e8:	4b02      	ldr	r3, [pc, #8]	; (2f4 <nm_bsp_interrupt_ctrl+0x20>)
     2ea:	4798      	blx	r3
     2ec:	e7f9      	b.n	2e2 <nm_bsp_interrupt_ctrl+0xe>
     2ee:	46c0      	nop			; (mov r8, r8)
     2f0:	00002d01 	.word	0x00002d01
     2f4:	00002ce1 	.word	0x00002ce1

000002f8 <nm_bus_init>:
*	@fn		nm_bus_init
*	@brief	Initialize the bus wrapper
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*/
sint8 nm_bus_init(void *pvinit)
{
     2f8:	b510      	push	{r4, lr}
     2fa:	b090      	sub	sp, #64	; 0x40
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     2fc:	4c2b      	ldr	r4, [pc, #172]	; (3ac <nm_bus_init+0xb4>)
     2fe:	2311      	movs	r3, #17
     300:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     302:	2300      	movs	r3, #0
     304:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     306:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
     308:	a901      	add	r1, sp, #4
     30a:	2201      	movs	r2, #1
     30c:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     30e:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     310:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     312:	2011      	movs	r0, #17
     314:	4b26      	ldr	r3, [pc, #152]	; (3b0 <nm_bus_init+0xb8>)
     316:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     318:	7822      	ldrb	r2, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     31a:	09d1      	lsrs	r1, r2, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     31c:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     31e:	2900      	cmp	r1, #0
     320:	d104      	bne.n	32c <nm_bus_init+0x34>
		return &(ports[port_index]->Group[group_index]);
     322:	0953      	lsrs	r3, r2, #5
     324:	01db      	lsls	r3, r3, #7
     326:	4923      	ldr	r1, [pc, #140]	; (3b4 <nm_bus_init+0xbc>)
     328:	468c      	mov	ip, r1
     32a:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     32c:	211f      	movs	r1, #31
     32e:	4011      	ands	r1, r2
     330:	2201      	movs	r2, #1
     332:	0010      	movs	r0, r2
     334:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
     336:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
     338:	ac02      	add	r4, sp, #8
     33a:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     33c:	2300      	movs	r3, #0
     33e:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     340:	9304      	str	r3, [sp, #16]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     342:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
     344:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
     346:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
     348:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
     34a:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
     34c:	3223      	adds	r2, #35	; 0x23
     34e:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     350:	3a18      	subs	r2, #24
     352:	2100      	movs	r1, #0
     354:	a808      	add	r0, sp, #32
     356:	4b18      	ldr	r3, [pc, #96]	; (3b8 <nm_bus_init+0xc0>)
     358:	4798      	blx	r3
	slave_config.ss_pin = CONF_WINC_SPI_CS_PIN;
	spi_attach_slave(&slave_inst, &slave_config);

	/* Configure the SPI master. */
	spi_get_config_defaults(&config);
	config.mux_setting = CONF_WINC_SPI_SERCOM_MUX;
     35a:	2380      	movs	r3, #128	; 0x80
     35c:	025b      	lsls	r3, r3, #9
     35e:	60e3      	str	r3, [r4, #12]
	config.pinmux_pad0 = CONF_WINC_SPI_PINMUX_PAD0;
     360:	4b16      	ldr	r3, [pc, #88]	; (3bc <nm_bus_init+0xc4>)
     362:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = CONF_WINC_SPI_PINMUX_PAD1;
     364:	2301      	movs	r3, #1
     366:	425b      	negs	r3, r3
     368:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = CONF_WINC_SPI_PINMUX_PAD2;
     36a:	4b15      	ldr	r3, [pc, #84]	; (3c0 <nm_bus_init+0xc8>)
     36c:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = CONF_WINC_SPI_PINMUX_PAD3;
     36e:	4b15      	ldr	r3, [pc, #84]	; (3c4 <nm_bus_init+0xcc>)
     370:	6363      	str	r3, [r4, #52]	; 0x34
	config.master_slave_select_enable = false;

	config.mode_specific.master.baudrate = CONF_WINC_SPI_CLOCK;
     372:	4b15      	ldr	r3, [pc, #84]	; (3c8 <nm_bus_init+0xd0>)
     374:	61a3      	str	r3, [r4, #24]
	if (spi_init(&master, CONF_WINC_SPI_MODULE, &config) != STATUS_OK) {
     376:	0022      	movs	r2, r4
     378:	4914      	ldr	r1, [pc, #80]	; (3cc <nm_bus_init+0xd4>)
     37a:	4815      	ldr	r0, [pc, #84]	; (3d0 <nm_bus_init+0xd8>)
     37c:	4b15      	ldr	r3, [pc, #84]	; (3d4 <nm_bus_init+0xdc>)
     37e:	4798      	blx	r3
     380:	2800      	cmp	r0, #0
     382:	d110      	bne.n	3a6 <nm_bus_init+0xae>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     384:	4b12      	ldr	r3, [pc, #72]	; (3d0 <nm_bus_init+0xd8>)
     386:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
     388:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
     38a:	2b00      	cmp	r3, #0
     38c:	d1fc      	bne.n	388 <nm_bus_init+0x90>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     38e:	6813      	ldr	r3, [r2, #0]
     390:	2102      	movs	r1, #2
     392:	430b      	orrs	r3, r1
     394:	6013      	str	r3, [r2, #0]
	}

	/* Enable the SPI master. */
	spi_enable(&master);

	nm_bsp_reset();
     396:	4b10      	ldr	r3, [pc, #64]	; (3d8 <nm_bus_init+0xe0>)
     398:	4798      	blx	r3
	nm_bsp_sleep(1);
     39a:	2001      	movs	r0, #1
     39c:	4b0f      	ldr	r3, [pc, #60]	; (3dc <nm_bus_init+0xe4>)
     39e:	4798      	blx	r3
#endif
	return result;
     3a0:	2000      	movs	r0, #0
}
     3a2:	b010      	add	sp, #64	; 0x40
     3a4:	bd10      	pop	{r4, pc}
		return M2M_ERR_BUS_FAIL;
     3a6:	2006      	movs	r0, #6
     3a8:	4240      	negs	r0, r0
     3aa:	e7fa      	b.n	3a2 <nm_bus_init+0xaa>
     3ac:	200009dc 	.word	0x200009dc
     3b0:	00002e85 	.word	0x00002e85
     3b4:	41004400 	.word	0x41004400
     3b8:	0000bf15 	.word	0x0000bf15
     3bc:	00100003 	.word	0x00100003
     3c0:	00120003 	.word	0x00120003
     3c4:	00130003 	.word	0x00130003
     3c8:	00b71b00 	.word	0x00b71b00
     3cc:	42001400 	.word	0x42001400
     3d0:	200009e0 	.word	0x200009e0
     3d4:	000032ed 	.word	0x000032ed
     3d8:	000001d9 	.word	0x000001d9
     3dc:	000001c1 	.word	0x000001c1

000003e0 <nm_bus_ioctl>:
*					Arbitrary parameter depenging on IOCTL
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@note	For SPI only, it's important to be able to send/receive at the same time
*/
sint8 nm_bus_ioctl(uint8 u8Cmd, void* pvParameter)
{
     3e0:	b5f0      	push	{r4, r5, r6, r7, lr}
     3e2:	46de      	mov	lr, fp
     3e4:	4657      	mov	r7, sl
     3e6:	464e      	mov	r6, r9
     3e8:	4645      	mov	r5, r8
     3ea:	b5e0      	push	{r5, r6, r7, lr}
     3ec:	b083      	sub	sp, #12
	sint8 s8Ret = 0;
	switch(u8Cmd)
     3ee:	2803      	cmp	r0, #3
     3f0:	d000      	beq.n	3f4 <nm_bus_ioctl+0x14>
     3f2:	e075      	b.n	4e0 <nm_bus_ioctl+0x100>
		}
		break;
#elif defined CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
     3f4:	680e      	ldr	r6, [r1, #0]
     3f6:	684d      	ldr	r5, [r1, #4]
     3f8:	890c      	ldrh	r4, [r1, #8]
	uint8 u8Dummy = 0;
     3fa:	2200      	movs	r2, #0
     3fc:	466b      	mov	r3, sp
     3fe:	71da      	strb	r2, [r3, #7]
	if(((pu8Miso == NULL) && (pu8Mosi == NULL)) ||(u16Sz == 0)) {
     400:	2d00      	cmp	r5, #0
     402:	d027      	beq.n	454 <nm_bus_ioctl+0x74>
     404:	2c00      	cmp	r4, #0
     406:	d065      	beq.n	4d4 <nm_bus_ioctl+0xf4>
	if (pu8Mosi == NULL) {
     408:	2e00      	cmp	r6, #0
     40a:	d100      	bne.n	40e <nm_bus_ioctl+0x2e>
     40c:	e077      	b.n	4fe <nm_bus_ioctl+0x11e>
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
     40e:	2300      	movs	r3, #0
     410:	4698      	mov	r8, r3
     412:	2300      	movs	r3, #0
     414:	469b      	mov	fp, r3
	spi_select_slave(&master, &slave_inst, true);
     416:	2201      	movs	r2, #1
     418:	493b      	ldr	r1, [pc, #236]	; (508 <nm_bus_ioctl+0x128>)
     41a:	483c      	ldr	r0, [pc, #240]	; (50c <nm_bus_ioctl+0x12c>)
     41c:	4b3c      	ldr	r3, [pc, #240]	; (510 <nm_bus_ioctl+0x130>)
     41e:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     420:	4b3a      	ldr	r3, [pc, #232]	; (50c <nm_bus_ioctl+0x12c>)
     422:	469a      	mov	sl, r3
		while (!spi_is_ready_to_write(&master))
     424:	2701      	movs	r7, #1
		while (!spi_is_ready_to_read(&master))
     426:	2204      	movs	r2, #4
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     428:	4699      	mov	r9, r3
			pu8Miso++;
     42a:	4659      	mov	r1, fp
     42c:	424b      	negs	r3, r1
     42e:	4159      	adcs	r1, r3
     430:	468b      	mov	fp, r1
		txd_data = *pu8Mosi;
     432:	7830      	ldrb	r0, [r6, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
     434:	4653      	mov	r3, sl
     436:	681b      	ldr	r3, [r3, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     438:	7e19      	ldrb	r1, [r3, #24]
		while (!spi_is_ready_to_write(&master))
     43a:	4239      	tst	r1, r7
     43c:	d0fc      	beq.n	438 <nm_bus_ioctl+0x58>
     43e:	7e19      	ldrb	r1, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
     440:	4239      	tst	r1, r7
     442:	d0fc      	beq.n	43e <nm_bus_ioctl+0x5e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     444:	6298      	str	r0, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     446:	7e19      	ldrb	r1, [r3, #24]
		while (!spi_is_ready_to_read(&master))
     448:	4211      	tst	r1, r2
     44a:	d0fc      	beq.n	446 <nm_bus_ioctl+0x66>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     44c:	4649      	mov	r1, r9
     44e:	7989      	ldrb	r1, [r1, #6]
     450:	468c      	mov	ip, r1
     452:	e011      	b.n	478 <nm_bus_ioctl+0x98>
	if(((pu8Miso == NULL) && (pu8Mosi == NULL)) ||(u16Sz == 0)) {
     454:	2e00      	cmp	r6, #0
     456:	d03a      	beq.n	4ce <nm_bus_ioctl+0xee>
     458:	2c00      	cmp	r4, #0
     45a:	d03e      	beq.n	4da <nm_bus_ioctl+0xfa>
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
     45c:	2300      	movs	r3, #0
     45e:	4698      	mov	r8, r3
		u8SkipMiso = 1;
     460:	3301      	adds	r3, #1
     462:	469b      	mov	fp, r3
		pu8Miso = &u8Dummy;
     464:	466b      	mov	r3, sp
     466:	1ddd      	adds	r5, r3, #7
     468:	e7d5      	b.n	416 <nm_bus_ioctl+0x36>
     46a:	4660      	mov	r0, ip
     46c:	2801      	cmp	r0, #1
     46e:	d00d      	beq.n	48c <nm_bus_ioctl+0xac>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     470:	6a98      	ldr	r0, [r3, #40]	; 0x28
     472:	b2c0      	uxtb	r0, r0
		while (spi_read(&master, &rxd_data) != STATUS_OK)
     474:	2900      	cmp	r1, #0
     476:	d00d      	beq.n	494 <nm_bus_ioctl+0xb4>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     478:	7e19      	ldrb	r1, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
     47a:	4211      	tst	r1, r2
     47c:	d0fc      	beq.n	478 <nm_bus_ioctl+0x98>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     47e:	8b58      	ldrh	r0, [r3, #26]
	enum status_code retval = STATUS_OK;
     480:	2100      	movs	r1, #0
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     482:	4210      	tst	r0, r2
     484:	d0f1      	beq.n	46a <nm_bus_ioctl+0x8a>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     486:	835a      	strh	r2, [r3, #26]
		retval = STATUS_ERR_OVERFLOW;
     488:	311e      	adds	r1, #30
     48a:	e7ee      	b.n	46a <nm_bus_ioctl+0x8a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     48c:	6a98      	ldr	r0, [r3, #40]	; 0x28
     48e:	05c0      	lsls	r0, r0, #23
     490:	0dc0      	lsrs	r0, r0, #23
     492:	e7ef      	b.n	474 <nm_bus_ioctl+0x94>
		*pu8Miso = rxd_data;
     494:	7028      	strb	r0, [r5, #0]
		u16Sz--;
     496:	3c01      	subs	r4, #1
     498:	b2a4      	uxth	r4, r4
			pu8Miso++;
     49a:	445d      	add	r5, fp
			pu8Mosi++;
     49c:	4643      	mov	r3, r8
     49e:	4259      	negs	r1, r3
     4a0:	414b      	adcs	r3, r1
     4a2:	18f6      	adds	r6, r6, r3
	while (u16Sz) {
     4a4:	2c00      	cmp	r4, #0
     4a6:	d1c4      	bne.n	432 <nm_bus_ioctl+0x52>
	SercomSpi *const spi_module = &(module->hw->SPI);
     4a8:	4b18      	ldr	r3, [pc, #96]	; (50c <nm_bus_ioctl+0x12c>)
     4aa:	6819      	ldr	r1, [r3, #0]
	while (!spi_is_write_complete(&master))
     4ac:	2202      	movs	r2, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     4ae:	7e0b      	ldrb	r3, [r1, #24]
     4b0:	4213      	tst	r3, r2
     4b2:	d0fc      	beq.n	4ae <nm_bus_ioctl+0xce>
	spi_select_slave(&master, &slave_inst, false);
     4b4:	2200      	movs	r2, #0
     4b6:	4914      	ldr	r1, [pc, #80]	; (508 <nm_bus_ioctl+0x128>)
     4b8:	4814      	ldr	r0, [pc, #80]	; (50c <nm_bus_ioctl+0x12c>)
     4ba:	4b15      	ldr	r3, [pc, #84]	; (510 <nm_bus_ioctl+0x130>)
     4bc:	4798      	blx	r3
	return M2M_SUCCESS;
     4be:	2000      	movs	r0, #0
			M2M_ERR("invalide ioclt cmd\n");
			break;
	}

	return s8Ret;
}
     4c0:	b003      	add	sp, #12
     4c2:	bc3c      	pop	{r2, r3, r4, r5}
     4c4:	4690      	mov	r8, r2
     4c6:	4699      	mov	r9, r3
     4c8:	46a2      	mov	sl, r4
     4ca:	46ab      	mov	fp, r5
     4cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return M2M_ERR_INVALID_ARG;
     4ce:	200f      	movs	r0, #15
     4d0:	4240      	negs	r0, r0
     4d2:	e7f5      	b.n	4c0 <nm_bus_ioctl+0xe0>
     4d4:	200f      	movs	r0, #15
     4d6:	4240      	negs	r0, r0
     4d8:	e7f2      	b.n	4c0 <nm_bus_ioctl+0xe0>
     4da:	200f      	movs	r0, #15
     4dc:	4240      	negs	r0, r0
		break;
     4de:	e7ef      	b.n	4c0 <nm_bus_ioctl+0xe0>
			M2M_ERR("invalide ioclt cmd\n");
     4e0:	2283      	movs	r2, #131	; 0x83
     4e2:	0052      	lsls	r2, r2, #1
     4e4:	490b      	ldr	r1, [pc, #44]	; (514 <nm_bus_ioctl+0x134>)
     4e6:	480c      	ldr	r0, [pc, #48]	; (518 <nm_bus_ioctl+0x138>)
     4e8:	4b0c      	ldr	r3, [pc, #48]	; (51c <nm_bus_ioctl+0x13c>)
     4ea:	4798      	blx	r3
     4ec:	480c      	ldr	r0, [pc, #48]	; (520 <nm_bus_ioctl+0x140>)
     4ee:	4b0d      	ldr	r3, [pc, #52]	; (524 <nm_bus_ioctl+0x144>)
     4f0:	4798      	blx	r3
     4f2:	200d      	movs	r0, #13
     4f4:	4b0c      	ldr	r3, [pc, #48]	; (528 <nm_bus_ioctl+0x148>)
     4f6:	4798      	blx	r3
			s8Ret = -1;
     4f8:	2001      	movs	r0, #1
     4fa:	4240      	negs	r0, r0
	return s8Ret;
     4fc:	e7e0      	b.n	4c0 <nm_bus_ioctl+0xe0>
		u8SkipMosi = 1;
     4fe:	2301      	movs	r3, #1
     500:	4698      	mov	r8, r3
		pu8Mosi = &u8Dummy;
     502:	466b      	mov	r3, sp
     504:	1dde      	adds	r6, r3, #7
     506:	e784      	b.n	412 <nm_bus_ioctl+0x32>
     508:	200009dc 	.word	0x200009dc
     50c:	200009e0 	.word	0x200009e0
     510:	000035b1 	.word	0x000035b1
     514:	0000d478 	.word	0x0000d478
     518:	0000d488 	.word	0x0000d488
     51c:	0000bf25 	.word	0x0000bf25
     520:	0000d49c 	.word	0x0000d49c
     524:	0000c041 	.word	0x0000c041
     528:	0000bf59 	.word	0x0000bf59

0000052c <nm_bus_deinit>:
/*
*	@fn		nm_bus_deinit
*	@brief	De-initialize the bus wrapper
*/
sint8 nm_bus_deinit(void)
{
     52c:	b510      	push	{r4, lr}
     52e:	b082      	sub	sp, #8
	config->direction  = PORT_PIN_DIR_INPUT;
     530:	ab01      	add	r3, sp, #4
     532:	2200      	movs	r2, #0
     534:	701a      	strb	r2, [r3, #0]
	config->powersave  = false;
     536:	709a      	strb	r2, [r3, #2]
	struct port_config pin_conf;
		
	port_get_config_defaults(&pin_conf);
	/* Configure control pins as input no pull up. */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
     538:	705a      	strb	r2, [r3, #1]
	SercomSpi *const spi_module = &(module->hw->SPI);
     53a:	4b0e      	ldr	r3, [pc, #56]	; (574 <nm_bus_deinit+0x48>)
     53c:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
     53e:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
     540:	2b00      	cmp	r3, #0
     542:	d1fc      	bne.n	53e <nm_bus_deinit+0x12>
	spi_module->INTENCLR.reg = SERCOM_SPI_INTENCLR_MASK;
     544:	338f      	adds	r3, #143	; 0x8f
     546:	7513      	strb	r3, [r2, #20]
	spi_module->INTFLAG.reg = SERCOM_SPI_INTFLAG_MASK;
     548:	7613      	strb	r3, [r2, #24]
	spi_module->CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
     54a:	6813      	ldr	r3, [r2, #0]
     54c:	2102      	movs	r1, #2
     54e:	438b      	bics	r3, r1
     550:	6013      	str	r3, [r2, #0]
	port_pin_set_config(CONF_WINC_I2C_SCL, &pin_conf);
	port_pin_set_config(CONF_WINC_I2C_SDA, &pin_conf);
#endif /* CONF_WINC_USE_I2C */
#ifdef CONF_WINC_USE_SPI
	spi_disable(&master);
	port_pin_set_config(CONF_WINC_SPI_MOSI, &pin_conf);
     552:	a901      	add	r1, sp, #4
     554:	2012      	movs	r0, #18
     556:	4c08      	ldr	r4, [pc, #32]	; (578 <nm_bus_deinit+0x4c>)
     558:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_MISO, &pin_conf);
     55a:	a901      	add	r1, sp, #4
     55c:	2010      	movs	r0, #16
     55e:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_SCK,  &pin_conf);
     560:	a901      	add	r1, sp, #4
     562:	2013      	movs	r0, #19
     564:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_SS,   &pin_conf);
     566:	a901      	add	r1, sp, #4
     568:	2011      	movs	r0, #17
     56a:	47a0      	blx	r4
	//port_pin_set_output_level(CONF_WINC_SPI_MISO, false);
	//port_pin_set_output_level(CONF_WINC_SPI_SCK,  false);
	//port_pin_set_output_level(CONF_WINC_SPI_SS,   false);
#endif /* CONF_WINC_USE_SPI */
	return result;
}
     56c:	2000      	movs	r0, #0
     56e:	b002      	add	sp, #8
     570:	bd10      	pop	{r4, pc}
     572:	46c0      	nop			; (mov r8, r8)
     574:	200009e0 	.word	0x200009e0
     578:	00002e85 	.word	0x00002e85

0000057c <m2m_memcpy>:
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
	if(sz == 0) return;
     57c:	2a00      	cmp	r2, #0
     57e:	d006      	beq.n	58e <m2m_memcpy+0x12>
     580:	1882      	adds	r2, r0, r2
	do
	{
		*pDst = *pSrc;
     582:	780b      	ldrb	r3, [r1, #0]
     584:	7003      	strb	r3, [r0, #0]
		pDst++;
     586:	3001      	adds	r0, #1
		pSrc++;
     588:	3101      	adds	r1, #1
	}while(--sz);
     58a:	4290      	cmp	r0, r2
     58c:	d1f9      	bne.n	582 <m2m_memcpy+0x6>
}
     58e:	4770      	bx	lr

00000590 <m2m_memset>:
	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
	if(sz == 0) return;
     590:	2a00      	cmp	r2, #0
     592:	d004      	beq.n	59e <m2m_memset+0xe>
     594:	1882      	adds	r2, r0, r2
	do
	{
		*pBuf = val;
     596:	7001      	strb	r1, [r0, #0]
		pBuf++;
     598:	3001      	adds	r0, #1
	}while(--sz);
     59a:	4290      	cmp	r0, r2
     59c:	d1fb      	bne.n	596 <m2m_memset+0x6>
}
     59e:	4770      	bx	lr

000005a0 <m2m_strlen>:

uint16 m2m_strlen(uint8 * pcStr)
{
     5a0:	0003      	movs	r3, r0
	uint16	u16StrLen = 0;
	while(*pcStr)
     5a2:	7802      	ldrb	r2, [r0, #0]
     5a4:	2a00      	cmp	r2, #0
     5a6:	d007      	beq.n	5b8 <m2m_strlen+0x18>
     5a8:	2000      	movs	r0, #0
	{
		u16StrLen ++;
     5aa:	3001      	adds	r0, #1
     5ac:	b280      	uxth	r0, r0
		pcStr++;
     5ae:	3301      	adds	r3, #1
	while(*pcStr)
     5b0:	781a      	ldrb	r2, [r3, #0]
     5b2:	2a00      	cmp	r2, #0
     5b4:	d1f9      	bne.n	5aa <m2m_strlen+0xa>
	}
	return u16StrLen;
}
     5b6:	4770      	bx	lr
	uint16	u16StrLen = 0;
     5b8:	2000      	movs	r0, #0
     5ba:	e7fc      	b.n	5b6 <m2m_strlen+0x16>

000005bc <isr>:
extern void os_hook_isr(void);
#endif

static void isr(void)
{
	gstrHifCxt.u8Interrupt++;
     5bc:	4a02      	ldr	r2, [pc, #8]	; (5c8 <isr+0xc>)
     5be:	78d3      	ldrb	r3, [r2, #3]
     5c0:	3301      	adds	r3, #1
     5c2:	b2db      	uxtb	r3, r3
     5c4:	70d3      	strb	r3, [r2, #3]
	nm_bsp_interrupt_ctrl(0);
#endif
#ifdef ETH_MODE
	os_hook_isr();
#endif
}
     5c6:	4770      	bx	lr
     5c8:	200009ec 	.word	0x200009ec

000005cc <m2m_hif_cb>:
*/
static void m2m_hif_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{


}
     5cc:	4770      	bx	lr
	...

000005d0 <hif_set_rx_done>:
{
     5d0:	b500      	push	{lr}
     5d2:	b083      	sub	sp, #12
	gstrHifCxt.u8HifRXDone = 0;
     5d4:	2200      	movs	r2, #0
     5d6:	4b0a      	ldr	r3, [pc, #40]	; (600 <hif_set_rx_done+0x30>)
     5d8:	709a      	strb	r2, [r3, #2]
	nm_bsp_interrupt_ctrl(1);
     5da:	2001      	movs	r0, #1
     5dc:	4b09      	ldr	r3, [pc, #36]	; (604 <hif_set_rx_done+0x34>)
     5de:	4798      	blx	r3
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
     5e0:	a901      	add	r1, sp, #4
     5e2:	4809      	ldr	r0, [pc, #36]	; (608 <hif_set_rx_done+0x38>)
     5e4:	4b09      	ldr	r3, [pc, #36]	; (60c <hif_set_rx_done+0x3c>)
     5e6:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
     5e8:	2800      	cmp	r0, #0
     5ea:	d001      	beq.n	5f0 <hif_set_rx_done+0x20>
}
     5ec:	b003      	add	sp, #12
     5ee:	bd00      	pop	{pc}
	reg |= NBIT1;
     5f0:	2102      	movs	r1, #2
     5f2:	9b01      	ldr	r3, [sp, #4]
     5f4:	4319      	orrs	r1, r3
     5f6:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
     5f8:	4803      	ldr	r0, [pc, #12]	; (608 <hif_set_rx_done+0x38>)
     5fa:	4b05      	ldr	r3, [pc, #20]	; (610 <hif_set_rx_done+0x40>)
     5fc:	4798      	blx	r3
     5fe:	e7f5      	b.n	5ec <hif_set_rx_done+0x1c>
     600:	200009ec 	.word	0x200009ec
     604:	000002d5 	.word	0x000002d5
     608:	00001070 	.word	0x00001070
     60c:	00001531 	.word	0x00001531
     610:	0000153d 	.word	0x0000153d

00000614 <hif_chip_wake>:
*	@brief	To Wakeup the chip.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
     614:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	if(gstrHifCxt.u8HifRXDone)
     616:	4b0c      	ldr	r3, [pc, #48]	; (648 <hif_chip_wake+0x34>)
     618:	789b      	ldrb	r3, [r3, #2]
	{
		/*chip already wake for the rx not done no need to send wake request*/
		return ret;
     61a:	2000      	movs	r0, #0
	if(gstrHifCxt.u8HifRXDone)
     61c:	2b00      	cmp	r3, #0
     61e:	d10d      	bne.n	63c <hif_chip_wake+0x28>
	}
	if(gstrHifCxt.u8ChipSleep == 0)
     620:	4b09      	ldr	r3, [pc, #36]	; (648 <hif_chip_wake+0x34>)
     622:	785b      	ldrb	r3, [r3, #1]
     624:	2b00      	cmp	r3, #0
     626:	d103      	bne.n	630 <hif_chip_wake+0x1c>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
     628:	4b07      	ldr	r3, [pc, #28]	; (648 <hif_chip_wake+0x34>)
     62a:	781b      	ldrb	r3, [r3, #0]
     62c:	2b00      	cmp	r3, #0
     62e:	d106      	bne.n	63e <hif_chip_wake+0x2a>
		}
		else
		{
		}
	}
	gstrHifCxt.u8ChipSleep++;
     630:	4a05      	ldr	r2, [pc, #20]	; (648 <hif_chip_wake+0x34>)
     632:	7853      	ldrb	r3, [r2, #1]
     634:	3301      	adds	r3, #1
     636:	b2db      	uxtb	r3, r3
     638:	7053      	strb	r3, [r2, #1]
     63a:	2000      	movs	r0, #0
ERR1:
	return ret;
}
     63c:	bd10      	pop	{r4, pc}
			ret = chip_wake();
     63e:	4b03      	ldr	r3, [pc, #12]	; (64c <hif_chip_wake+0x38>)
     640:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
     642:	2800      	cmp	r0, #0
     644:	d0f4      	beq.n	630 <hif_chip_wake+0x1c>
     646:	e7f9      	b.n	63c <hif_chip_wake+0x28>
     648:	200009ec 	.word	0x200009ec
     64c:	00001219 	.word	0x00001219

00000650 <hif_chip_sleep_sc>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep_sc(void)
{
	if(gstrHifCxt.u8ChipSleep >= 1)
     650:	4b05      	ldr	r3, [pc, #20]	; (668 <hif_chip_sleep_sc+0x18>)
     652:	785b      	ldrb	r3, [r3, #1]
     654:	2b00      	cmp	r3, #0
     656:	d004      	beq.n	662 <hif_chip_sleep_sc+0x12>
	{
		gstrHifCxt.u8ChipSleep--;
     658:	4a03      	ldr	r2, [pc, #12]	; (668 <hif_chip_sleep_sc+0x18>)
     65a:	7853      	ldrb	r3, [r2, #1]
     65c:	3b01      	subs	r3, #1
     65e:	b2db      	uxtb	r3, r3
     660:	7053      	strb	r3, [r2, #1]
	}
	return M2M_SUCCESS;
}
     662:	2000      	movs	r0, #0
     664:	4770      	bx	lr
     666:	46c0      	nop			; (mov r8, r8)
     668:	200009ec 	.word	0x200009ec

0000066c <hif_chip_sleep>:
*	@brief	To make the chip sleep.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
     66c:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;

	if(gstrHifCxt.u8ChipSleep >= 1)
     66e:	4b0b      	ldr	r3, [pc, #44]	; (69c <hif_chip_sleep+0x30>)
     670:	785b      	ldrb	r3, [r3, #1]
     672:	2b00      	cmp	r3, #0
     674:	d004      	beq.n	680 <hif_chip_sleep+0x14>
	{
		gstrHifCxt.u8ChipSleep--;
     676:	4a09      	ldr	r2, [pc, #36]	; (69c <hif_chip_sleep+0x30>)
     678:	7853      	ldrb	r3, [r2, #1]
     67a:	3b01      	subs	r3, #1
     67c:	b2db      	uxtb	r3, r3
     67e:	7053      	strb	r3, [r2, #1]
	}
	
	if(gstrHifCxt.u8ChipSleep == 0)
     680:	4b06      	ldr	r3, [pc, #24]	; (69c <hif_chip_sleep+0x30>)
     682:	785b      	ldrb	r3, [r3, #1]
	sint8 ret = M2M_SUCCESS;
     684:	2000      	movs	r0, #0
	if(gstrHifCxt.u8ChipSleep == 0)
     686:	2b00      	cmp	r3, #0
     688:	d103      	bne.n	692 <hif_chip_sleep+0x26>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
     68a:	4b04      	ldr	r3, [pc, #16]	; (69c <hif_chip_sleep+0x30>)
     68c:	781b      	ldrb	r3, [r3, #0]
     68e:	2b00      	cmp	r3, #0
     690:	d100      	bne.n	694 <hif_chip_sleep+0x28>
		{
		}
	}
ERR1:
	return ret;
}
     692:	bd10      	pop	{r4, pc}
			ret = chip_sleep();
     694:	4b02      	ldr	r3, [pc, #8]	; (6a0 <hif_chip_sleep+0x34>)
     696:	4798      	blx	r3
     698:	e7fb      	b.n	692 <hif_chip_sleep+0x26>
     69a:	46c0      	nop			; (mov r8, r8)
     69c:	200009ec 	.word	0x200009ec
     6a0:	000011b1 	.word	0x000011b1

000006a4 <hif_send>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
			   uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
{
     6a4:	b5f0      	push	{r4, r5, r6, r7, lr}
     6a6:	46de      	mov	lr, fp
     6a8:	4657      	mov	r7, sl
     6aa:	b580      	push	{r7, lr}
     6ac:	b089      	sub	sp, #36	; 0x24
     6ae:	4683      	mov	fp, r0
     6b0:	468a      	mov	sl, r1
     6b2:	9201      	str	r2, [sp, #4]
     6b4:	9300      	str	r3, [sp, #0]
     6b6:	ab10      	add	r3, sp, #64	; 0x40
     6b8:	cb80      	ldmia	r3!, {r7}
     6ba:	881e      	ldrh	r6, [r3, #0]
     6bc:	ab12      	add	r3, sp, #72	; 0x48
     6be:	881d      	ldrh	r5, [r3, #0]
	sint8		ret = M2M_ERR_SEND;
	volatile tstrHifHdr	strHif;

	strHif.u8Opcode		= u8Opcode&(~NBIT7);
     6c0:	227f      	movs	r2, #127	; 0x7f
     6c2:	400a      	ands	r2, r1
     6c4:	ab07      	add	r3, sp, #28
     6c6:	705a      	strb	r2, [r3, #1]
	strHif.u8Gid		= u8Gid;
     6c8:	7018      	strb	r0, [r3, #0]
	strHif.u16Length	= M2M_HIF_HDR_OFFSET;
     6ca:	2208      	movs	r2, #8
     6cc:	805a      	strh	r2, [r3, #2]
	if(pu8DataBuf != NULL)
     6ce:	2f00      	cmp	r7, #0
     6d0:	d03d      	beq.n	74e <hif_send+0xaa>
	{
		strHif.u16Length += u16DataOffset + u16DataSize;
     6d2:	885a      	ldrh	r2, [r3, #2]
     6d4:	1992      	adds	r2, r2, r6
     6d6:	18aa      	adds	r2, r5, r2
     6d8:	b292      	uxth	r2, r2
     6da:	805a      	strh	r2, [r3, #2]
	}
	else
	{
		strHif.u16Length += u16CtrlBufSize;
	}
	ret = hif_chip_wake();
     6dc:	4b69      	ldr	r3, [pc, #420]	; (884 <hif_send+0x1e0>)
     6de:	4798      	blx	r3
     6e0:	1e04      	subs	r4, r0, #0
	if(ret == M2M_SUCCESS)
     6e2:	d000      	beq.n	6e6 <hif_send+0x42>
     6e4:	e0c1      	b.n	86a <hif_send+0x1c6>
	{
		volatile uint32 reg, dma_addr = 0;
     6e6:	2300      	movs	r3, #0
     6e8:	9305      	str	r3, [sp, #20]
		volatile uint16 cnt = 0;
     6ea:	aa02      	add	r2, sp, #8
     6ec:	80d3      	strh	r3, [r2, #6]
//#define OPTIMIZE_BUS 
/*please define in firmware also*/
#ifndef OPTIMIZE_BUS
		reg = 0UL;
     6ee:	9304      	str	r3, [sp, #16]
		reg |= (uint32)u8Gid;
     6f0:	9b04      	ldr	r3, [sp, #16]
     6f2:	465a      	mov	r2, fp
     6f4:	431a      	orrs	r2, r3
     6f6:	9204      	str	r2, [sp, #16]
		reg |= ((uint32)u8Opcode<<8);
     6f8:	9a04      	ldr	r2, [sp, #16]
     6fa:	4653      	mov	r3, sl
     6fc:	021b      	lsls	r3, r3, #8
     6fe:	4313      	orrs	r3, r2
     700:	9304      	str	r3, [sp, #16]
		reg |= ((uint32)strHif.u16Length<<16);
     702:	ab07      	add	r3, sp, #28
     704:	885b      	ldrh	r3, [r3, #2]
     706:	9a04      	ldr	r2, [sp, #16]
     708:	041b      	lsls	r3, r3, #16
     70a:	4313      	orrs	r3, r2
     70c:	9304      	str	r3, [sp, #16]
		ret = nm_write_reg(NMI_STATE_REG,reg);
     70e:	9904      	ldr	r1, [sp, #16]
     710:	485d      	ldr	r0, [pc, #372]	; (888 <hif_send+0x1e4>)
     712:	4b5e      	ldr	r3, [pc, #376]	; (88c <hif_send+0x1e8>)
     714:	4798      	blx	r3
     716:	1e04      	subs	r4, r0, #0
		if(M2M_SUCCESS != ret) goto ERR1;
     718:	d157      	bne.n	7ca <hif_send+0x126>

		reg = 0UL;
     71a:	2300      	movs	r3, #0
     71c:	9304      	str	r3, [sp, #16]
		reg |= NBIT1;
     71e:	9b04      	ldr	r3, [sp, #16]
     720:	2202      	movs	r2, #2
     722:	4313      	orrs	r3, r2
     724:	9304      	str	r3, [sp, #16]
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
     726:	9904      	ldr	r1, [sp, #16]
     728:	4859      	ldr	r0, [pc, #356]	; (890 <hif_send+0x1ec>)
     72a:	4b58      	ldr	r3, [pc, #352]	; (88c <hif_send+0x1e8>)
     72c:	4798      	blx	r3
     72e:	1e04      	subs	r4, r0, #0
		if(M2M_SUCCESS != ret) goto ERR1;
     730:	d14b      	bne.n	7ca <hif_send+0x126>
		reg |= (u8Gid == M2M_REQ_GROUP_IP) ? (NBIT3):(0); /*IP = 1 or non IP*/
		reg |= ((uint32)strHif.u16Length << 4); /*length of pkt max = 4096*/
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
		if(M2M_SUCCESS != ret) goto ERR1;
#endif
		dma_addr = 0;
     732:	2200      	movs	r2, #0
     734:	9205      	str	r2, [sp, #20]
		
		for(cnt = 0; cnt < 1000; cnt ++)
     736:	ab02      	add	r3, sp, #8
     738:	80da      	strh	r2, [r3, #6]
     73a:	3306      	adds	r3, #6
     73c:	881b      	ldrh	r3, [r3, #0]
     73e:	b29b      	uxth	r3, r3
     740:	4a54      	ldr	r2, [pc, #336]	; (894 <hif_send+0x1f0>)
     742:	4293      	cmp	r3, r2
     744:	d849      	bhi.n	7da <hif_send+0x136>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
     746:	4c54      	ldr	r4, [pc, #336]	; (898 <hif_send+0x1f4>)
			 */
			if(cnt >= 500) {
				if(cnt < 501) {
					M2M_INFO("Slowing down...\n");
				}
				nm_bsp_sleep(1);
     748:	4b54      	ldr	r3, [pc, #336]	; (89c <hif_send+0x1f8>)
     74a:	469a      	mov	sl, r3
     74c:	e017      	b.n	77e <hif_send+0xda>
		strHif.u16Length += u16CtrlBufSize;
     74e:	ab07      	add	r3, sp, #28
     750:	885a      	ldrh	r2, [r3, #2]
     752:	9900      	ldr	r1, [sp, #0]
     754:	468c      	mov	ip, r1
     756:	4462      	add	r2, ip
     758:	b292      	uxth	r2, r2
     75a:	805a      	strh	r2, [r3, #2]
     75c:	e7be      	b.n	6dc <hif_send+0x38>
				nm_bsp_sleep(1);
     75e:	2001      	movs	r0, #1
     760:	47d0      	blx	sl
			}
			if (!(reg & NBIT1))
     762:	9b04      	ldr	r3, [sp, #16]
     764:	079b      	lsls	r3, r3, #30
     766:	d528      	bpl.n	7ba <hif_send+0x116>
		for(cnt = 0; cnt < 1000; cnt ++)
     768:	ab02      	add	r3, sp, #8
     76a:	88da      	ldrh	r2, [r3, #6]
     76c:	3201      	adds	r2, #1
     76e:	b292      	uxth	r2, r2
     770:	80da      	strh	r2, [r3, #6]
     772:	3306      	adds	r3, #6
     774:	881b      	ldrh	r3, [r3, #0]
     776:	b29b      	uxth	r3, r3
     778:	4a46      	ldr	r2, [pc, #280]	; (894 <hif_send+0x1f0>)
     77a:	4293      	cmp	r3, r2
     77c:	d82d      	bhi.n	7da <hif_send+0x136>
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
     77e:	a904      	add	r1, sp, #16
     780:	4843      	ldr	r0, [pc, #268]	; (890 <hif_send+0x1ec>)
     782:	47a0      	blx	r4
			if(ret != M2M_SUCCESS) break;
     784:	2800      	cmp	r0, #0
     786:	d128      	bne.n	7da <hif_send+0x136>
			if(cnt >= 500) {
     788:	ab02      	add	r3, sp, #8
     78a:	3306      	adds	r3, #6
     78c:	881b      	ldrh	r3, [r3, #0]
     78e:	b29b      	uxth	r3, r3
     790:	22f4      	movs	r2, #244	; 0xf4
     792:	32ff      	adds	r2, #255	; 0xff
     794:	4293      	cmp	r3, r2
     796:	d9e4      	bls.n	762 <hif_send+0xbe>
				if(cnt < 501) {
     798:	ab02      	add	r3, sp, #8
     79a:	3306      	adds	r3, #6
     79c:	881b      	ldrh	r3, [r3, #0]
     79e:	b29b      	uxth	r3, r3
     7a0:	3201      	adds	r2, #1
     7a2:	4293      	cmp	r3, r2
     7a4:	d8db      	bhi.n	75e <hif_send+0xba>
					M2M_INFO("Slowing down...\n");
     7a6:	483e      	ldr	r0, [pc, #248]	; (8a0 <hif_send+0x1fc>)
     7a8:	4b3e      	ldr	r3, [pc, #248]	; (8a4 <hif_send+0x200>)
     7aa:	4798      	blx	r3
     7ac:	483e      	ldr	r0, [pc, #248]	; (8a8 <hif_send+0x204>)
     7ae:	4b3f      	ldr	r3, [pc, #252]	; (8ac <hif_send+0x208>)
     7b0:	4798      	blx	r3
     7b2:	200d      	movs	r0, #13
     7b4:	4b3e      	ldr	r3, [pc, #248]	; (8b0 <hif_send+0x20c>)
     7b6:	4798      	blx	r3
     7b8:	e7d1      	b.n	75e <hif_send+0xba>
			{
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_4,(uint32 *)&dma_addr);
     7ba:	a905      	add	r1, sp, #20
     7bc:	483d      	ldr	r0, [pc, #244]	; (8b4 <hif_send+0x210>)
     7be:	4b36      	ldr	r3, [pc, #216]	; (898 <hif_send+0x1f4>)
     7c0:	4798      	blx	r3
     7c2:	1e04      	subs	r4, r0, #0
				if(ret != M2M_SUCCESS) {
     7c4:	d009      	beq.n	7da <hif_send+0x136>
					/*in case of read error clear the DMA address and return error*/
					dma_addr = 0;
     7c6:	2300      	movs	r3, #0
     7c8:	9305      	str	r3, [sp, #20]
	/*actual sleep ret = M2M_SUCCESS*/
 	ret = hif_chip_sleep();
	return ret;
ERR1:
	/*reset the count but no actual sleep as it already bus error*/
	hif_chip_sleep_sc();
     7ca:	4b3b      	ldr	r3, [pc, #236]	; (8b8 <hif_send+0x214>)
     7cc:	4798      	blx	r3
ERR2:
	/*logical error*/
	return ret;
}
     7ce:	0020      	movs	r0, r4
     7d0:	b009      	add	sp, #36	; 0x24
     7d2:	bc0c      	pop	{r2, r3}
     7d4:	4692      	mov	sl, r2
     7d6:	469b      	mov	fp, r3
     7d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (dma_addr != 0)
     7da:	9b05      	ldr	r3, [sp, #20]
     7dc:	2b00      	cmp	r3, #0
     7de:	d03f      	beq.n	860 <hif_send+0x1bc>
			u32CurrAddr = dma_addr;
     7e0:	9b05      	ldr	r3, [sp, #20]
     7e2:	9306      	str	r3, [sp, #24]
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
     7e4:	a907      	add	r1, sp, #28
     7e6:	884b      	ldrh	r3, [r1, #2]
     7e8:	b29b      	uxth	r3, r3
     7ea:	804b      	strh	r3, [r1, #2]
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
     7ec:	9806      	ldr	r0, [sp, #24]
     7ee:	2208      	movs	r2, #8
     7f0:	4b32      	ldr	r3, [pc, #200]	; (8bc <hif_send+0x218>)
     7f2:	4798      	blx	r3
     7f4:	1e04      	subs	r4, r0, #0
			if(M2M_SUCCESS != ret) goto ERR1;
     7f6:	d1e8      	bne.n	7ca <hif_send+0x126>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
     7f8:	9b06      	ldr	r3, [sp, #24]
     7fa:	3308      	adds	r3, #8
     7fc:	9306      	str	r3, [sp, #24]
			if(pu8CtrlBuf != NULL)
     7fe:	9b01      	ldr	r3, [sp, #4]
     800:	2b00      	cmp	r3, #0
     802:	d00b      	beq.n	81c <hif_send+0x178>
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
     804:	9806      	ldr	r0, [sp, #24]
     806:	9a00      	ldr	r2, [sp, #0]
     808:	0019      	movs	r1, r3
     80a:	4b2c      	ldr	r3, [pc, #176]	; (8bc <hif_send+0x218>)
     80c:	4798      	blx	r3
     80e:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret) goto ERR1;
     810:	d1db      	bne.n	7ca <hif_send+0x126>
				u32CurrAddr += u16CtrlBufSize;
     812:	9b06      	ldr	r3, [sp, #24]
     814:	9a00      	ldr	r2, [sp, #0]
     816:	4694      	mov	ip, r2
     818:	4463      	add	r3, ip
     81a:	9306      	str	r3, [sp, #24]
			if(pu8DataBuf != NULL)
     81c:	2f00      	cmp	r7, #0
     81e:	d00e      	beq.n	83e <hif_send+0x19a>
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
     820:	9b06      	ldr	r3, [sp, #24]
     822:	9a00      	ldr	r2, [sp, #0]
     824:	1aad      	subs	r5, r5, r2
     826:	18ed      	adds	r5, r5, r3
     828:	9506      	str	r5, [sp, #24]
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
     82a:	9806      	ldr	r0, [sp, #24]
     82c:	0032      	movs	r2, r6
     82e:	0039      	movs	r1, r7
     830:	4b22      	ldr	r3, [pc, #136]	; (8bc <hif_send+0x218>)
     832:	4798      	blx	r3
     834:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret) goto ERR1;
     836:	d1c8      	bne.n	7ca <hif_send+0x126>
				u32CurrAddr += u16DataSize;
     838:	9b06      	ldr	r3, [sp, #24]
     83a:	18f3      	adds	r3, r6, r3
     83c:	9306      	str	r3, [sp, #24]
			reg = dma_addr << 2;
     83e:	9b05      	ldr	r3, [sp, #20]
     840:	009b      	lsls	r3, r3, #2
     842:	9304      	str	r3, [sp, #16]
			reg |= NBIT1;
     844:	9b04      	ldr	r3, [sp, #16]
     846:	2202      	movs	r2, #2
     848:	4313      	orrs	r3, r2
     84a:	9304      	str	r3, [sp, #16]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg);
     84c:	9904      	ldr	r1, [sp, #16]
     84e:	481c      	ldr	r0, [pc, #112]	; (8c0 <hif_send+0x21c>)
     850:	4b0e      	ldr	r3, [pc, #56]	; (88c <hif_send+0x1e8>)
     852:	4798      	blx	r3
     854:	1e04      	subs	r4, r0, #0
			if(M2M_SUCCESS != ret) goto ERR1;
     856:	d1b8      	bne.n	7ca <hif_send+0x126>
 	ret = hif_chip_sleep();
     858:	4b1a      	ldr	r3, [pc, #104]	; (8c4 <hif_send+0x220>)
     85a:	4798      	blx	r3
     85c:	0004      	movs	r4, r0
	return ret;
     85e:	e7b6      	b.n	7ce <hif_send+0x12a>
			ret = hif_chip_sleep();
     860:	4b18      	ldr	r3, [pc, #96]	; (8c4 <hif_send+0x220>)
     862:	4798      	blx	r3
			ret = M2M_ERR_MEM_ALLOC;
     864:	2403      	movs	r4, #3
     866:	4264      	negs	r4, r4
			goto ERR2;
     868:	e7b1      	b.n	7ce <hif_send+0x12a>
		M2M_ERR("(HIF)Fail to wakup the chip\n");
     86a:	2298      	movs	r2, #152	; 0x98
     86c:	32ff      	adds	r2, #255	; 0xff
     86e:	4916      	ldr	r1, [pc, #88]	; (8c8 <hif_send+0x224>)
     870:	4816      	ldr	r0, [pc, #88]	; (8cc <hif_send+0x228>)
     872:	4b0c      	ldr	r3, [pc, #48]	; (8a4 <hif_send+0x200>)
     874:	4798      	blx	r3
     876:	4816      	ldr	r0, [pc, #88]	; (8d0 <hif_send+0x22c>)
     878:	4b0c      	ldr	r3, [pc, #48]	; (8ac <hif_send+0x208>)
     87a:	4798      	blx	r3
     87c:	200d      	movs	r0, #13
     87e:	4b0c      	ldr	r3, [pc, #48]	; (8b0 <hif_send+0x20c>)
     880:	4798      	blx	r3
		goto ERR2;
     882:	e7a4      	b.n	7ce <hif_send+0x12a>
     884:	00000615 	.word	0x00000615
     888:	0000108c 	.word	0x0000108c
     88c:	0000153d 	.word	0x0000153d
     890:	00001078 	.word	0x00001078
     894:	000003e7 	.word	0x000003e7
     898:	00001531 	.word	0x00001531
     89c:	000001c1 	.word	0x000001c1
     8a0:	0000d5b0 	.word	0x0000d5b0
     8a4:	0000bf25 	.word	0x0000bf25
     8a8:	0000d5bc 	.word	0x0000d5bc
     8ac:	0000c041 	.word	0x0000c041
     8b0:	0000bf59 	.word	0x0000bf59
     8b4:	00150400 	.word	0x00150400
     8b8:	00000651 	.word	0x00000651
     8bc:	000015b1 	.word	0x000015b1
     8c0:	0000106c 	.word	0x0000106c
     8c4:	0000066d 	.word	0x0000066d
     8c8:	0000d4d0 	.word	0x0000d4d0
     8cc:	0000d488 	.word	0x0000d488
     8d0:	0000d5cc 	.word	0x0000d5cc

000008d4 <hif_receive>:
*	@param [in]	isDone
*				If you don't need any more packets send True otherwise send false
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_receive(uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
     8d4:	b570      	push	{r4, r5, r6, lr}
     8d6:	0014      	movs	r4, r2
     8d8:	001d      	movs	r5, r3
	sint8 ret = M2M_SUCCESS;
	if((u32Addr == 0)||(pu8Buf == NULL) || (u16Sz == 0))
     8da:	2800      	cmp	r0, #0
     8dc:	d003      	beq.n	8e6 <hif_receive+0x12>
     8de:	2900      	cmp	r1, #0
     8e0:	d001      	beq.n	8e6 <hif_receive+0x12>
     8e2:	2a00      	cmp	r2, #0
     8e4:	d113      	bne.n	90e <hif_receive+0x3a>
	{
		if(isDone)
     8e6:	2d00      	cmp	r5, #0
     8e8:	d002      	beq.n	8f0 <hif_receive+0x1c>
		{			
			/* set RX done */
			ret = hif_set_rx_done();
     8ea:	4b28      	ldr	r3, [pc, #160]	; (98c <hif_receive+0xb8>)
     8ec:	4798      	blx	r3
		ret = hif_set_rx_done();
	}

ERR1:
	return ret;
}
     8ee:	bd70      	pop	{r4, r5, r6, pc}
			M2M_ERR(" hif_receive: Invalid argument\n");
     8f0:	229e      	movs	r2, #158	; 0x9e
     8f2:	0092      	lsls	r2, r2, #2
     8f4:	4926      	ldr	r1, [pc, #152]	; (990 <hif_receive+0xbc>)
     8f6:	4827      	ldr	r0, [pc, #156]	; (994 <hif_receive+0xc0>)
     8f8:	4b27      	ldr	r3, [pc, #156]	; (998 <hif_receive+0xc4>)
     8fa:	4798      	blx	r3
     8fc:	4827      	ldr	r0, [pc, #156]	; (99c <hif_receive+0xc8>)
     8fe:	4b28      	ldr	r3, [pc, #160]	; (9a0 <hif_receive+0xcc>)
     900:	4798      	blx	r3
     902:	200d      	movs	r0, #13
     904:	4b27      	ldr	r3, [pc, #156]	; (9a4 <hif_receive+0xd0>)
     906:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     908:	200c      	movs	r0, #12
     90a:	4240      	negs	r0, r0
     90c:	e7ef      	b.n	8ee <hif_receive+0x1a>
	if(u16Sz > gstrHifCxt.u32RxSize)
     90e:	4b26      	ldr	r3, [pc, #152]	; (9a8 <hif_receive+0xd4>)
     910:	68db      	ldr	r3, [r3, #12]
     912:	429a      	cmp	r2, r3
     914:	d81a      	bhi.n	94c <hif_receive+0x78>
	if((u32Addr < gstrHifCxt.u32RxAddr)||((u32Addr + u16Sz)>(gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize)))
     916:	4b24      	ldr	r3, [pc, #144]	; (9a8 <hif_receive+0xd4>)
     918:	689b      	ldr	r3, [r3, #8]
     91a:	4298      	cmp	r0, r3
     91c:	d327      	bcc.n	96e <hif_receive+0x9a>
     91e:	1886      	adds	r6, r0, r2
     920:	4a21      	ldr	r2, [pc, #132]	; (9a8 <hif_receive+0xd4>)
     922:	6893      	ldr	r3, [r2, #8]
     924:	68d2      	ldr	r2, [r2, #12]
     926:	189b      	adds	r3, r3, r2
     928:	429e      	cmp	r6, r3
     92a:	d820      	bhi.n	96e <hif_receive+0x9a>
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
     92c:	0022      	movs	r2, r4
     92e:	4b1f      	ldr	r3, [pc, #124]	; (9ac <hif_receive+0xd8>)
     930:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
     932:	2800      	cmp	r0, #0
     934:	d1db      	bne.n	8ee <hif_receive+0x1a>
	if((((gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize) - (u32Addr + u16Sz)) <= 0) || isDone)
     936:	4a1c      	ldr	r2, [pc, #112]	; (9a8 <hif_receive+0xd4>)
     938:	6893      	ldr	r3, [r2, #8]
     93a:	68d2      	ldr	r2, [r2, #12]
     93c:	189b      	adds	r3, r3, r2
     93e:	429e      	cmp	r6, r3
     940:	d001      	beq.n	946 <hif_receive+0x72>
     942:	2d00      	cmp	r5, #0
     944:	d0d3      	beq.n	8ee <hif_receive+0x1a>
		ret = hif_set_rx_done();
     946:	4b11      	ldr	r3, [pc, #68]	; (98c <hif_receive+0xb8>)
     948:	4798      	blx	r3
     94a:	e7d0      	b.n	8ee <hif_receive+0x1a>
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%u><%lu>\n",u16Sz, gstrHifCxt.u32RxSize);
     94c:	22a0      	movs	r2, #160	; 0xa0
     94e:	0092      	lsls	r2, r2, #2
     950:	490f      	ldr	r1, [pc, #60]	; (990 <hif_receive+0xbc>)
     952:	4810      	ldr	r0, [pc, #64]	; (994 <hif_receive+0xc0>)
     954:	4d10      	ldr	r5, [pc, #64]	; (998 <hif_receive+0xc4>)
     956:	47a8      	blx	r5
     958:	4b13      	ldr	r3, [pc, #76]	; (9a8 <hif_receive+0xd4>)
     95a:	68da      	ldr	r2, [r3, #12]
     95c:	0021      	movs	r1, r4
     95e:	4814      	ldr	r0, [pc, #80]	; (9b0 <hif_receive+0xdc>)
     960:	47a8      	blx	r5
     962:	200d      	movs	r0, #13
     964:	4b0f      	ldr	r3, [pc, #60]	; (9a4 <hif_receive+0xd0>)
     966:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
     968:	200c      	movs	r0, #12
     96a:	4240      	negs	r0, r0
		goto ERR1;
     96c:	e7bf      	b.n	8ee <hif_receive+0x1a>
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
     96e:	4a11      	ldr	r2, [pc, #68]	; (9b4 <hif_receive+0xe0>)
     970:	4907      	ldr	r1, [pc, #28]	; (990 <hif_receive+0xbc>)
     972:	4808      	ldr	r0, [pc, #32]	; (994 <hif_receive+0xc0>)
     974:	4b08      	ldr	r3, [pc, #32]	; (998 <hif_receive+0xc4>)
     976:	4798      	blx	r3
     978:	480f      	ldr	r0, [pc, #60]	; (9b8 <hif_receive+0xe4>)
     97a:	4b09      	ldr	r3, [pc, #36]	; (9a0 <hif_receive+0xcc>)
     97c:	4798      	blx	r3
     97e:	200d      	movs	r0, #13
     980:	4b08      	ldr	r3, [pc, #32]	; (9a4 <hif_receive+0xd0>)
     982:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
     984:	200c      	movs	r0, #12
     986:	4240      	negs	r0, r0
		goto ERR1;
     988:	e7b1      	b.n	8ee <hif_receive+0x1a>
     98a:	46c0      	nop			; (mov r8, r8)
     98c:	000005d1 	.word	0x000005d1
     990:	0000d4dc 	.word	0x0000d4dc
     994:	0000d488 	.word	0x0000d488
     998:	0000bf25 	.word	0x0000bf25
     99c:	0000d4f8 	.word	0x0000d4f8
     9a0:	0000c041 	.word	0x0000c041
     9a4:	0000bf59 	.word	0x0000bf59
     9a8:	200009ec 	.word	0x200009ec
     9ac:	00001549 	.word	0x00001549
     9b0:	0000d518 	.word	0x0000d518
     9b4:	00000286 	.word	0x00000286
     9b8:	0000d560 	.word	0x0000d560

000009bc <hif_register_cb>:
*				function to be set
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
     9bc:	b570      	push	{r4, r5, r6, lr}
     9be:	0004      	movs	r4, r0
	sint8 ret = M2M_SUCCESS;
	switch(u8Grp)
     9c0:	2807      	cmp	r0, #7
     9c2:	d81f      	bhi.n	a04 <hif_register_cb+0x48>
     9c4:	0083      	lsls	r3, r0, #2
     9c6:	4a16      	ldr	r2, [pc, #88]	; (a20 <hif_register_cb+0x64>)
     9c8:	58d3      	ldr	r3, [r2, r3]
     9ca:	469f      	mov	pc, r3
	{
		case M2M_REQ_GROUP_IP:
			gstrHifCxt.pfIpCb = fn;
     9cc:	4b15      	ldr	r3, [pc, #84]	; (a24 <hif_register_cb+0x68>)
     9ce:	6159      	str	r1, [r3, #20]
	sint8 ret = M2M_SUCCESS;
     9d0:	2000      	movs	r0, #0
			M2M_ERR("GRp ? %d\n",u8Grp);
			ret = M2M_ERR_FAIL;
			break;
	}
	return ret;
}
     9d2:	bd70      	pop	{r4, r5, r6, pc}
			gstrHifCxt.pfWifiCb = fn;
     9d4:	4b13      	ldr	r3, [pc, #76]	; (a24 <hif_register_cb+0x68>)
     9d6:	6119      	str	r1, [r3, #16]
	sint8 ret = M2M_SUCCESS;
     9d8:	2000      	movs	r0, #0
			break;
     9da:	e7fa      	b.n	9d2 <hif_register_cb+0x16>
			gstrHifCxt.pfOtaCb = fn;
     9dc:	4b11      	ldr	r3, [pc, #68]	; (a24 <hif_register_cb+0x68>)
     9de:	6199      	str	r1, [r3, #24]
	sint8 ret = M2M_SUCCESS;
     9e0:	2000      	movs	r0, #0
			break;
     9e2:	e7f6      	b.n	9d2 <hif_register_cb+0x16>
			gstrHifCxt.pfHifCb = fn;
     9e4:	4b0f      	ldr	r3, [pc, #60]	; (a24 <hif_register_cb+0x68>)
     9e6:	6219      	str	r1, [r3, #32]
	sint8 ret = M2M_SUCCESS;
     9e8:	2000      	movs	r0, #0
			break;
     9ea:	e7f2      	b.n	9d2 <hif_register_cb+0x16>
			gstrHifCxt.pfCryptoCb = fn;
     9ec:	4b0d      	ldr	r3, [pc, #52]	; (a24 <hif_register_cb+0x68>)
     9ee:	6259      	str	r1, [r3, #36]	; 0x24
	sint8 ret = M2M_SUCCESS;
     9f0:	2000      	movs	r0, #0
			break;
     9f2:	e7ee      	b.n	9d2 <hif_register_cb+0x16>
			gstrHifCxt.pfSigmaCb = fn;
     9f4:	4b0b      	ldr	r3, [pc, #44]	; (a24 <hif_register_cb+0x68>)
     9f6:	61d9      	str	r1, [r3, #28]
	sint8 ret = M2M_SUCCESS;
     9f8:	2000      	movs	r0, #0
			break;
     9fa:	e7ea      	b.n	9d2 <hif_register_cb+0x16>
			gstrHifCxt.pfSslCb = fn;
     9fc:	4b09      	ldr	r3, [pc, #36]	; (a24 <hif_register_cb+0x68>)
     9fe:	6299      	str	r1, [r3, #40]	; 0x28
	sint8 ret = M2M_SUCCESS;
     a00:	2000      	movs	r0, #0
			break;
     a02:	e7e6      	b.n	9d2 <hif_register_cb+0x16>
			M2M_ERR("GRp ? %d\n",u8Grp);
     a04:	4a08      	ldr	r2, [pc, #32]	; (a28 <hif_register_cb+0x6c>)
     a06:	4909      	ldr	r1, [pc, #36]	; (a2c <hif_register_cb+0x70>)
     a08:	4809      	ldr	r0, [pc, #36]	; (a30 <hif_register_cb+0x74>)
     a0a:	4d0a      	ldr	r5, [pc, #40]	; (a34 <hif_register_cb+0x78>)
     a0c:	47a8      	blx	r5
     a0e:	0021      	movs	r1, r4
     a10:	4809      	ldr	r0, [pc, #36]	; (a38 <hif_register_cb+0x7c>)
     a12:	47a8      	blx	r5
     a14:	200d      	movs	r0, #13
     a16:	4b09      	ldr	r3, [pc, #36]	; (a3c <hif_register_cb+0x80>)
     a18:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     a1a:	200c      	movs	r0, #12
     a1c:	4240      	negs	r0, r0
			break;
     a1e:	e7d8      	b.n	9d2 <hif_register_cb+0x16>
     a20:	0000d4b0 	.word	0x0000d4b0
     a24:	200009ec 	.word	0x200009ec
     a28:	000002be 	.word	0x000002be
     a2c:	0000d4e8 	.word	0x0000d4e8
     a30:	0000d488 	.word	0x0000d488
     a34:	0000bf25 	.word	0x0000bf25
     a38:	0000d5a4 	.word	0x0000d5a4
     a3c:	0000bf59 	.word	0x0000bf59

00000a40 <hif_init>:
{
     a40:	b510      	push	{r4, lr}
	m2m_memset((uint8*)&gstrHifCxt,0,sizeof(tstrHifContext));
     a42:	222c      	movs	r2, #44	; 0x2c
     a44:	2100      	movs	r1, #0
     a46:	4806      	ldr	r0, [pc, #24]	; (a60 <hif_init+0x20>)
     a48:	4b06      	ldr	r3, [pc, #24]	; (a64 <hif_init+0x24>)
     a4a:	4798      	blx	r3
	nm_bsp_register_isr(isr);
     a4c:	4806      	ldr	r0, [pc, #24]	; (a68 <hif_init+0x28>)
     a4e:	4b07      	ldr	r3, [pc, #28]	; (a6c <hif_init+0x2c>)
     a50:	4798      	blx	r3
	hif_register_cb(M2M_REQ_GROUP_HIF,m2m_hif_cb);
     a52:	4907      	ldr	r1, [pc, #28]	; (a70 <hif_init+0x30>)
     a54:	2003      	movs	r0, #3
     a56:	4b07      	ldr	r3, [pc, #28]	; (a74 <hif_init+0x34>)
     a58:	4798      	blx	r3
}
     a5a:	2000      	movs	r0, #0
     a5c:	bd10      	pop	{r4, pc}
     a5e:	46c0      	nop			; (mov r8, r8)
     a60:	200009ec 	.word	0x200009ec
     a64:	00000591 	.word	0x00000591
     a68:	000005bd 	.word	0x000005bd
     a6c:	0000027d 	.word	0x0000027d
     a70:	000005cd 	.word	0x000005cd
     a74:	000009bd 	.word	0x000009bd

00000a78 <m2m_wifi_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_wifi_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
     a78:	b530      	push	{r4, r5, lr}
     a7a:	b09f      	sub	sp, #124	; 0x7c
     a7c:	0004      	movs	r4, r0
     a7e:	0015      	movs	r5, r2
	uint8 rx_buf[8];
	if (u8OpCode == M2M_WIFI_RESP_CON_STATE_CHANGED)
     a80:	282c      	cmp	r0, #44	; 0x2c
     a82:	d02f      	beq.n	ae4 <m2m_wifi_cb+0x6c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_GET_SYS_TIME)
     a84:	281b      	cmp	r0, #27
     a86:	d03d      	beq.n	b04 <m2m_wifi_cb+0x8c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_CONN_INFO)
     a88:	2806      	cmp	r0, #6
     a8a:	d04b      	beq.n	b24 <m2m_wifi_cb+0xac>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_MEMORY_RECOVER)
     a8c:	280e      	cmp	r0, #14
     a8e:	d027      	beq.n	ae0 <m2m_wifi_cb+0x68>
			if (app_wifi_recover_cb)
				app_wifi_recover_cb(strState.u8CurrState);
		}
#endif
	}
	else if (u8OpCode == M2M_WIFI_REQ_DHCP_CONF)
     a90:	2832      	cmp	r0, #50	; 0x32
     a92:	d057      	beq.n	b44 <m2m_wifi_cb+0xcc>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
		}
	}
	else if (u8OpCode == M2M_WIFI_REQ_WPS)
     a94:	282f      	cmp	r0, #47	; 0x2f
     a96:	d065      	beq.n	b64 <m2m_wifi_cb+0xec>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_IP_CONFLICT)
     a98:	2834      	cmp	r0, #52	; 0x34
     a9a:	d100      	bne.n	a9e <m2m_wifi_cb+0x26>
     a9c:	e077      	b.n	b8e <m2m_wifi_cb+0x116>
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);

		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_DONE)
     a9e:	2811      	cmp	r0, #17
     aa0:	d100      	bne.n	aa4 <m2m_wifi_cb+0x2c>
     aa2:	e096      	b.n	bd2 <m2m_wifi_cb+0x15a>
			gu8ChNum = strState.u8NumofCh;
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_RESULT)
     aa4:	2813      	cmp	r0, #19
     aa6:	d100      	bne.n	aaa <m2m_wifi_cb+0x32>
     aa8:	e0ac      	b.n	c04 <m2m_wifi_cb+0x18c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CURRENT_RSSI)
     aaa:	2804      	cmp	r0, #4
     aac:	d100      	bne.n	ab0 <m2m_wifi_cb+0x38>
     aae:	e0bb      	b.n	c28 <m2m_wifi_cb+0x1b0>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CLIENT_INFO)
     ab0:	2865      	cmp	r0, #101	; 0x65
     ab2:	d100      	bne.n	ab6 <m2m_wifi_cb+0x3e>
     ab4:	e0ca      	b.n	c4c <m2m_wifi_cb+0x1d4>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_PROVISION_INFO)
     ab6:	2809      	cmp	r0, #9
     ab8:	d100      	bne.n	abc <m2m_wifi_cb+0x44>
     aba:	e0d9      	b.n	c70 <m2m_wifi_cb+0x1f8>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_DEFAULT_CONNECT)
     abc:	282a      	cmp	r0, #42	; 0x2a
     abe:	d100      	bne.n	ac2 <m2m_wifi_cb+0x4a>
     ac0:	e0e8      	b.n	c94 <m2m_wifi_cb+0x21c>
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
		}
	}
	
	else if(u8OpCode == M2M_WIFI_RESP_GET_PRNG)
     ac2:	2820      	cmp	r0, #32
     ac4:	d100      	bne.n	ac8 <m2m_wifi_cb+0x50>
     ac6:	e0f7      	b.n	cb8 <m2m_wifi_cb+0x240>
		}
	}
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
     ac8:	2224      	movs	r2, #36	; 0x24
     aca:	32ff      	adds	r2, #255	; 0xff
     acc:	4989      	ldr	r1, [pc, #548]	; (cf4 <m2m_wifi_cb+0x27c>)
     ace:	488a      	ldr	r0, [pc, #552]	; (cf8 <m2m_wifi_cb+0x280>)
     ad0:	4d8a      	ldr	r5, [pc, #552]	; (cfc <m2m_wifi_cb+0x284>)
     ad2:	47a8      	blx	r5
     ad4:	0021      	movs	r1, r4
     ad6:	488a      	ldr	r0, [pc, #552]	; (d00 <m2m_wifi_cb+0x288>)
     ad8:	47a8      	blx	r5
     ada:	200d      	movs	r0, #13
     adc:	4b89      	ldr	r3, [pc, #548]	; (d04 <m2m_wifi_cb+0x28c>)
     ade:	4798      	blx	r3
	}
}
     ae0:	b01f      	add	sp, #124	; 0x7c
     ae2:	bd30      	pop	{r4, r5, pc}
		if (hif_receive(u32Addr, (uint8*) &strState,sizeof(tstrM2mWifiStateChanged), 0) == M2M_SUCCESS)
     ae4:	2300      	movs	r3, #0
     ae6:	2204      	movs	r2, #4
     ae8:	a903      	add	r1, sp, #12
     aea:	0028      	movs	r0, r5
     aec:	4c86      	ldr	r4, [pc, #536]	; (d08 <m2m_wifi_cb+0x290>)
     aee:	47a0      	blx	r4
     af0:	2800      	cmp	r0, #0
     af2:	d1f5      	bne.n	ae0 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     af4:	4b85      	ldr	r3, [pc, #532]	; (d0c <m2m_wifi_cb+0x294>)
     af6:	681b      	ldr	r3, [r3, #0]
     af8:	2b00      	cmp	r3, #0
     afa:	d0f1      	beq.n	ae0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
     afc:	a903      	add	r1, sp, #12
     afe:	302c      	adds	r0, #44	; 0x2c
     b00:	4798      	blx	r3
     b02:	e7ed      	b.n	ae0 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, (uint8*) &strSysTime,sizeof(tstrSystemTime), 0) == M2M_SUCCESS)
     b04:	2300      	movs	r3, #0
     b06:	2208      	movs	r2, #8
     b08:	a903      	add	r1, sp, #12
     b0a:	0028      	movs	r0, r5
     b0c:	4c7e      	ldr	r4, [pc, #504]	; (d08 <m2m_wifi_cb+0x290>)
     b0e:	47a0      	blx	r4
     b10:	2800      	cmp	r0, #0
     b12:	d1e5      	bne.n	ae0 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     b14:	4b7d      	ldr	r3, [pc, #500]	; (d0c <m2m_wifi_cb+0x294>)
     b16:	681b      	ldr	r3, [r3, #0]
     b18:	2b00      	cmp	r3, #0
     b1a:	d0e1      	beq.n	ae0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
     b1c:	a903      	add	r1, sp, #12
     b1e:	301b      	adds	r0, #27
     b20:	4798      	blx	r3
     b22:	e7dd      	b.n	ae0 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strConnInfo, sizeof(tstrM2MConnInfo), 1) == M2M_SUCCESS)
     b24:	2301      	movs	r3, #1
     b26:	2230      	movs	r2, #48	; 0x30
     b28:	a903      	add	r1, sp, #12
     b2a:	0028      	movs	r0, r5
     b2c:	4c76      	ldr	r4, [pc, #472]	; (d08 <m2m_wifi_cb+0x290>)
     b2e:	47a0      	blx	r4
     b30:	2800      	cmp	r0, #0
     b32:	d1d5      	bne.n	ae0 <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
     b34:	4b75      	ldr	r3, [pc, #468]	; (d0c <m2m_wifi_cb+0x294>)
     b36:	681b      	ldr	r3, [r3, #0]
     b38:	2b00      	cmp	r3, #0
     b3a:	d0d1      	beq.n	ae0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
     b3c:	a903      	add	r1, sp, #12
     b3e:	3006      	adds	r0, #6
     b40:	4798      	blx	r3
     b42:	e7cd      	b.n	ae0 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, (uint8 *)&strIpConfig, sizeof(tstrM2MIPConfig), 0) == M2M_SUCCESS)
     b44:	2300      	movs	r3, #0
     b46:	2218      	movs	r2, #24
     b48:	a903      	add	r1, sp, #12
     b4a:	0028      	movs	r0, r5
     b4c:	4c6e      	ldr	r4, [pc, #440]	; (d08 <m2m_wifi_cb+0x290>)
     b4e:	47a0      	blx	r4
     b50:	2800      	cmp	r0, #0
     b52:	d1c5      	bne.n	ae0 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     b54:	4b6d      	ldr	r3, [pc, #436]	; (d0c <m2m_wifi_cb+0x294>)
     b56:	681b      	ldr	r3, [r3, #0]
     b58:	2b00      	cmp	r3, #0
     b5a:	d0c1      	beq.n	ae0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
     b5c:	a903      	add	r1, sp, #12
     b5e:	3032      	adds	r0, #50	; 0x32
     b60:	4798      	blx	r3
     b62:	e7bd      	b.n	ae0 <m2m_wifi_cb+0x68>
		m2m_memset((uint8*)&strWps,0,sizeof(tstrM2MWPSInfo));
     b64:	2264      	movs	r2, #100	; 0x64
     b66:	2100      	movs	r1, #0
     b68:	a803      	add	r0, sp, #12
     b6a:	4b69      	ldr	r3, [pc, #420]	; (d10 <m2m_wifi_cb+0x298>)
     b6c:	4798      	blx	r3
		if(hif_receive(u32Addr, (uint8*)&strWps, sizeof(tstrM2MWPSInfo), 0) == M2M_SUCCESS)
     b6e:	2300      	movs	r3, #0
     b70:	2264      	movs	r2, #100	; 0x64
     b72:	a903      	add	r1, sp, #12
     b74:	0028      	movs	r0, r5
     b76:	4c64      	ldr	r4, [pc, #400]	; (d08 <m2m_wifi_cb+0x290>)
     b78:	47a0      	blx	r4
     b7a:	2800      	cmp	r0, #0
     b7c:	d1b0      	bne.n	ae0 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     b7e:	4b63      	ldr	r3, [pc, #396]	; (d0c <m2m_wifi_cb+0x294>)
     b80:	681b      	ldr	r3, [r3, #0]
     b82:	2b00      	cmp	r3, #0
     b84:	d0ac      	beq.n	ae0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
     b86:	a903      	add	r1, sp, #12
     b88:	302f      	adds	r0, #47	; 0x2f
     b8a:	4798      	blx	r3
     b8c:	e7a8      	b.n	ae0 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8 *)&u32ConflictedIP, sizeof(u32ConflictedIP), 0) == M2M_SUCCESS)
     b8e:	2300      	movs	r3, #0
     b90:	2204      	movs	r2, #4
     b92:	a903      	add	r1, sp, #12
     b94:	0028      	movs	r0, r5
     b96:	4c5c      	ldr	r4, [pc, #368]	; (d08 <m2m_wifi_cb+0x290>)
     b98:	47a0      	blx	r4
     b9a:	2800      	cmp	r0, #0
     b9c:	d1a0      	bne.n	ae0 <m2m_wifi_cb+0x68>
			M2M_INFO("Conflicted IP \" %u.%u.%u.%u \" \n", 
     b9e:	485d      	ldr	r0, [pc, #372]	; (d14 <m2m_wifi_cb+0x29c>)
     ba0:	4d56      	ldr	r5, [pc, #344]	; (cfc <m2m_wifi_cb+0x284>)
     ba2:	47a8      	blx	r5
     ba4:	9c03      	ldr	r4, [sp, #12]
     ba6:	0a23      	lsrs	r3, r4, #8
     ba8:	20ff      	movs	r0, #255	; 0xff
     baa:	4003      	ands	r3, r0
     bac:	0c22      	lsrs	r2, r4, #16
     bae:	4002      	ands	r2, r0
     bb0:	0e21      	lsrs	r1, r4, #24
     bb2:	4020      	ands	r0, r4
     bb4:	9000      	str	r0, [sp, #0]
     bb6:	4858      	ldr	r0, [pc, #352]	; (d18 <m2m_wifi_cb+0x2a0>)
     bb8:	47a8      	blx	r5
     bba:	200d      	movs	r0, #13
     bbc:	4b51      	ldr	r3, [pc, #324]	; (d04 <m2m_wifi_cb+0x28c>)
     bbe:	4798      	blx	r3
			if (gpfAppWifiCb)
     bc0:	4b52      	ldr	r3, [pc, #328]	; (d0c <m2m_wifi_cb+0x294>)
     bc2:	681b      	ldr	r3, [r3, #0]
     bc4:	2b00      	cmp	r3, #0
     bc6:	d100      	bne.n	bca <m2m_wifi_cb+0x152>
     bc8:	e78a      	b.n	ae0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);
     bca:	2100      	movs	r1, #0
     bcc:	2034      	movs	r0, #52	; 0x34
     bce:	4798      	blx	r3
     bd0:	e786      	b.n	ae0 <m2m_wifi_cb+0x68>
		gu8scanInProgress = 0;
     bd2:	2200      	movs	r2, #0
     bd4:	4b51      	ldr	r3, [pc, #324]	; (d1c <m2m_wifi_cb+0x2a4>)
     bd6:	701a      	strb	r2, [r3, #0]
		if(hif_receive(u32Addr, (uint8*)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
     bd8:	2300      	movs	r3, #0
     bda:	3204      	adds	r2, #4
     bdc:	a903      	add	r1, sp, #12
     bde:	0028      	movs	r0, r5
     be0:	4c49      	ldr	r4, [pc, #292]	; (d08 <m2m_wifi_cb+0x290>)
     be2:	47a0      	blx	r4
     be4:	2800      	cmp	r0, #0
     be6:	d000      	beq.n	bea <m2m_wifi_cb+0x172>
     be8:	e77a      	b.n	ae0 <m2m_wifi_cb+0x68>
			gu8ChNum = strState.u8NumofCh;
     bea:	ab03      	add	r3, sp, #12
     bec:	781a      	ldrb	r2, [r3, #0]
     bee:	4b4c      	ldr	r3, [pc, #304]	; (d20 <m2m_wifi_cb+0x2a8>)
     bf0:	701a      	strb	r2, [r3, #0]
			if (gpfAppWifiCb)
     bf2:	4b46      	ldr	r3, [pc, #280]	; (d0c <m2m_wifi_cb+0x294>)
     bf4:	681b      	ldr	r3, [r3, #0]
     bf6:	2b00      	cmp	r3, #0
     bf8:	d100      	bne.n	bfc <m2m_wifi_cb+0x184>
     bfa:	e771      	b.n	ae0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
     bfc:	a903      	add	r1, sp, #12
     bfe:	3011      	adds	r0, #17
     c00:	4798      	blx	r3
     c02:	e76d      	b.n	ae0 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strScanResult, sizeof(tstrM2mWifiscanResult), 0) == M2M_SUCCESS)
     c04:	2300      	movs	r3, #0
     c06:	222c      	movs	r2, #44	; 0x2c
     c08:	a903      	add	r1, sp, #12
     c0a:	0028      	movs	r0, r5
     c0c:	4c3e      	ldr	r4, [pc, #248]	; (d08 <m2m_wifi_cb+0x290>)
     c0e:	47a0      	blx	r4
     c10:	2800      	cmp	r0, #0
     c12:	d000      	beq.n	c16 <m2m_wifi_cb+0x19e>
     c14:	e764      	b.n	ae0 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     c16:	4b3d      	ldr	r3, [pc, #244]	; (d0c <m2m_wifi_cb+0x294>)
     c18:	681b      	ldr	r3, [r3, #0]
     c1a:	2b00      	cmp	r3, #0
     c1c:	d100      	bne.n	c20 <m2m_wifi_cb+0x1a8>
     c1e:	e75f      	b.n	ae0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
     c20:	a903      	add	r1, sp, #12
     c22:	3013      	adds	r0, #19
     c24:	4798      	blx	r3
     c26:	e75b      	b.n	ae0 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
     c28:	2300      	movs	r3, #0
     c2a:	2204      	movs	r2, #4
     c2c:	a91c      	add	r1, sp, #112	; 0x70
     c2e:	0028      	movs	r0, r5
     c30:	4c35      	ldr	r4, [pc, #212]	; (d08 <m2m_wifi_cb+0x290>)
     c32:	47a0      	blx	r4
     c34:	2800      	cmp	r0, #0
     c36:	d000      	beq.n	c3a <m2m_wifi_cb+0x1c2>
     c38:	e752      	b.n	ae0 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     c3a:	4b34      	ldr	r3, [pc, #208]	; (d0c <m2m_wifi_cb+0x294>)
     c3c:	681b      	ldr	r3, [r3, #0]
     c3e:	2b00      	cmp	r3, #0
     c40:	d100      	bne.n	c44 <m2m_wifi_cb+0x1cc>
     c42:	e74d      	b.n	ae0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
     c44:	a91c      	add	r1, sp, #112	; 0x70
     c46:	3004      	adds	r0, #4
     c48:	4798      	blx	r3
     c4a:	e749      	b.n	ae0 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
     c4c:	2300      	movs	r3, #0
     c4e:	2204      	movs	r2, #4
     c50:	a91c      	add	r1, sp, #112	; 0x70
     c52:	0028      	movs	r0, r5
     c54:	4c2c      	ldr	r4, [pc, #176]	; (d08 <m2m_wifi_cb+0x290>)
     c56:	47a0      	blx	r4
     c58:	2800      	cmp	r0, #0
     c5a:	d000      	beq.n	c5e <m2m_wifi_cb+0x1e6>
     c5c:	e740      	b.n	ae0 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     c5e:	4b2b      	ldr	r3, [pc, #172]	; (d0c <m2m_wifi_cb+0x294>)
     c60:	681b      	ldr	r3, [r3, #0]
     c62:	2b00      	cmp	r3, #0
     c64:	d100      	bne.n	c68 <m2m_wifi_cb+0x1f0>
     c66:	e73b      	b.n	ae0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
     c68:	a91c      	add	r1, sp, #112	; 0x70
     c6a:	3065      	adds	r0, #101	; 0x65
     c6c:	4798      	blx	r3
     c6e:	e737      	b.n	ae0 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strProvInfo, sizeof(tstrM2MProvisionInfo), 1) == M2M_SUCCESS)
     c70:	2301      	movs	r3, #1
     c72:	2264      	movs	r2, #100	; 0x64
     c74:	a903      	add	r1, sp, #12
     c76:	0028      	movs	r0, r5
     c78:	4c23      	ldr	r4, [pc, #140]	; (d08 <m2m_wifi_cb+0x290>)
     c7a:	47a0      	blx	r4
     c7c:	2800      	cmp	r0, #0
     c7e:	d000      	beq.n	c82 <m2m_wifi_cb+0x20a>
     c80:	e72e      	b.n	ae0 <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
     c82:	4b22      	ldr	r3, [pc, #136]	; (d0c <m2m_wifi_cb+0x294>)
     c84:	681b      	ldr	r3, [r3, #0]
     c86:	2b00      	cmp	r3, #0
     c88:	d100      	bne.n	c8c <m2m_wifi_cb+0x214>
     c8a:	e729      	b.n	ae0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
     c8c:	a903      	add	r1, sp, #12
     c8e:	3009      	adds	r0, #9
     c90:	4798      	blx	r3
     c92:	e725      	b.n	ae0 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strResp, sizeof(tstrM2MDefaultConnResp), 1) == M2M_SUCCESS)
     c94:	2301      	movs	r3, #1
     c96:	2204      	movs	r2, #4
     c98:	a903      	add	r1, sp, #12
     c9a:	0028      	movs	r0, r5
     c9c:	4c1a      	ldr	r4, [pc, #104]	; (d08 <m2m_wifi_cb+0x290>)
     c9e:	47a0      	blx	r4
     ca0:	2800      	cmp	r0, #0
     ca2:	d000      	beq.n	ca6 <m2m_wifi_cb+0x22e>
     ca4:	e71c      	b.n	ae0 <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
     ca6:	4b19      	ldr	r3, [pc, #100]	; (d0c <m2m_wifi_cb+0x294>)
     ca8:	681b      	ldr	r3, [r3, #0]
     caa:	2b00      	cmp	r3, #0
     cac:	d100      	bne.n	cb0 <m2m_wifi_cb+0x238>
     cae:	e717      	b.n	ae0 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
     cb0:	a903      	add	r1, sp, #12
     cb2:	302a      	adds	r0, #42	; 0x2a
     cb4:	4798      	blx	r3
     cb6:	e713      	b.n	ae0 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strPrng,sizeof(tstrPrng), 0) == M2M_SUCCESS)
     cb8:	2300      	movs	r3, #0
     cba:	2208      	movs	r2, #8
     cbc:	a903      	add	r1, sp, #12
     cbe:	0028      	movs	r0, r5
     cc0:	4c11      	ldr	r4, [pc, #68]	; (d08 <m2m_wifi_cb+0x290>)
     cc2:	47a0      	blx	r4
     cc4:	2800      	cmp	r0, #0
     cc6:	d000      	beq.n	cca <m2m_wifi_cb+0x252>
     cc8:	e70a      	b.n	ae0 <m2m_wifi_cb+0x68>
			if(hif_receive(u32Addr + sizeof(tstrPrng),strPrng.pu8RngBuff,strPrng.u16PrngSize, 1) == M2M_SUCCESS)
     cca:	ab03      	add	r3, sp, #12
     ccc:	889a      	ldrh	r2, [r3, #4]
     cce:	0028      	movs	r0, r5
     cd0:	3008      	adds	r0, #8
     cd2:	2301      	movs	r3, #1
     cd4:	9903      	ldr	r1, [sp, #12]
     cd6:	4c0c      	ldr	r4, [pc, #48]	; (d08 <m2m_wifi_cb+0x290>)
     cd8:	47a0      	blx	r4
     cda:	2800      	cmp	r0, #0
     cdc:	d000      	beq.n	ce0 <m2m_wifi_cb+0x268>
     cde:	e6ff      	b.n	ae0 <m2m_wifi_cb+0x68>
				if(gpfAppWifiCb)
     ce0:	4b0a      	ldr	r3, [pc, #40]	; (d0c <m2m_wifi_cb+0x294>)
     ce2:	681b      	ldr	r3, [r3, #0]
     ce4:	2b00      	cmp	r3, #0
     ce6:	d100      	bne.n	cea <m2m_wifi_cb+0x272>
     ce8:	e6fa      	b.n	ae0 <m2m_wifi_cb+0x68>
					gpfAppWifiCb(M2M_WIFI_RESP_GET_PRNG,&strPrng);
     cea:	a903      	add	r1, sp, #12
     cec:	3020      	adds	r0, #32
     cee:	4798      	blx	r3
     cf0:	e6f6      	b.n	ae0 <m2m_wifi_cb+0x68>
     cf2:	46c0      	nop			; (mov r8, r8)
     cf4:	0000d5e8 	.word	0x0000d5e8
     cf8:	0000d488 	.word	0x0000d488
     cfc:	0000bf25 	.word	0x0000bf25
     d00:	0000d628 	.word	0x0000d628
     d04:	0000bf59 	.word	0x0000bf59
     d08:	000008d5 	.word	0x000008d5
     d0c:	20000140 	.word	0x20000140
     d10:	00000591 	.word	0x00000591
     d14:	0000d5b0 	.word	0x0000d5b0
     d18:	0000d608 	.word	0x0000d608
     d1c:	20000145 	.word	0x20000145
     d20:	20000144 	.word	0x20000144

00000d24 <m2m_wifi_init>:
	s8Ret = hif_send(M2M_REQ_GROUP_SSL, M2M_SSL_IND_CRL|M2M_REQ_DATA_PKT, NULL, 0, (uint8*)pCRL, sizeof(tstrTlsCrlInfo), 0);
	return s8Ret;
}

sint8 m2m_wifi_init(tstrWifiInitParam * param)
{
     d24:	b510      	push	{r4, lr}
     d26:	b08c      	sub	sp, #48	; 0x30
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
     d28:	2201      	movs	r2, #1
     d2a:	466b      	mov	r3, sp
     d2c:	71da      	strb	r2, [r3, #7]
	
	if(param == NULL) {
     d2e:	2800      	cmp	r0, #0
     d30:	d020      	beq.n	d74 <m2m_wifi_init+0x50>
		ret = M2M_ERR_FAIL;
		goto _EXIT0;
	}
	
	gpfAppWifiCb = param->pfAppWifiCb;
     d32:	6802      	ldr	r2, [r0, #0]
     d34:	4b11      	ldr	r3, [pc, #68]	; (d7c <m2m_wifi_init+0x58>)
     d36:	601a      	str	r2, [r3, #0]
#endif /* ETH_MODE */

#ifdef CONF_MGMT
	gpfAppMonCb  = param->pfAppMonCb;
#endif
	gu8scanInProgress = 0;
     d38:	2200      	movs	r2, #0
     d3a:	4b11      	ldr	r3, [pc, #68]	; (d80 <m2m_wifi_init+0x5c>)
     d3c:	701a      	strb	r2, [r3, #0]
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
     d3e:	466b      	mov	r3, sp
     d40:	1dd8      	adds	r0, r3, #7
     d42:	4b10      	ldr	r3, [pc, #64]	; (d84 <m2m_wifi_init+0x60>)
     d44:	4798      	blx	r3
     d46:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
     d48:	d002      	beq.n	d50 <m2m_wifi_init+0x2c>

_EXIT1:
	nm_drv_deinit(NULL);
_EXIT0:
	return ret;
}
     d4a:	0020      	movs	r0, r4
     d4c:	b00c      	add	sp, #48	; 0x30
     d4e:	bd10      	pop	{r4, pc}
	ret = hif_init(NULL);
     d50:	2000      	movs	r0, #0
     d52:	4b0d      	ldr	r3, [pc, #52]	; (d88 <m2m_wifi_init+0x64>)
     d54:	4798      	blx	r3
     d56:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
     d58:	d003      	beq.n	d62 <m2m_wifi_init+0x3e>
	nm_drv_deinit(NULL);
     d5a:	2000      	movs	r0, #0
     d5c:	4b0b      	ldr	r3, [pc, #44]	; (d8c <m2m_wifi_init+0x68>)
     d5e:	4798      	blx	r3
     d60:	e7f3      	b.n	d4a <m2m_wifi_init+0x26>
	hif_register_cb(M2M_REQ_GROUP_WIFI,m2m_wifi_cb);
     d62:	490b      	ldr	r1, [pc, #44]	; (d90 <m2m_wifi_init+0x6c>)
     d64:	2001      	movs	r0, #1
     d66:	4b0b      	ldr	r3, [pc, #44]	; (d94 <m2m_wifi_init+0x70>)
     d68:	4798      	blx	r3
	ret = nm_get_firmware_full_info(&strtmp);
     d6a:	a802      	add	r0, sp, #8
     d6c:	4b0a      	ldr	r3, [pc, #40]	; (d98 <m2m_wifi_init+0x74>)
     d6e:	4798      	blx	r3
     d70:	0004      	movs	r4, r0
	goto _EXIT0;
     d72:	e7ea      	b.n	d4a <m2m_wifi_init+0x26>
		ret = M2M_ERR_FAIL;
     d74:	240c      	movs	r4, #12
     d76:	4264      	negs	r4, r4
     d78:	e7e7      	b.n	d4a <m2m_wifi_init+0x26>
     d7a:	46c0      	nop			; (mov r8, r8)
     d7c:	20000140 	.word	0x20000140
     d80:	20000145 	.word	0x20000145
     d84:	000016fd 	.word	0x000016fd
     d88:	00000a41 	.word	0x00000a41
     d8c:	00001795 	.word	0x00001795
     d90:	00000a79 	.word	0x00000a79
     d94:	000009bd 	.word	0x000009bd
     d98:	00001619 	.word	0x00001619

00000d9c <m2m_wifi_connect_sc>:
sint8 m2m_wifi_connect(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch)
{
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
}
sint8 m2m_wifi_connect_sc(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch, uint8 u8NoSaveCred)
{
     d9c:	b5f0      	push	{r4, r5, r6, r7, lr}
     d9e:	46ce      	mov	lr, r9
     da0:	4647      	mov	r7, r8
     da2:	b580      	push	{r7, lr}
     da4:	b0a3      	sub	sp, #140	; 0x8c
     da6:	9005      	str	r0, [sp, #20]
     da8:	000c      	movs	r4, r1
     daa:	0015      	movs	r5, r2
     dac:	001f      	movs	r7, r3
     dae:	ab2a      	add	r3, sp, #168	; 0xa8
     db0:	881b      	ldrh	r3, [r3, #0]
     db2:	4699      	mov	r9, r3
     db4:	ab2b      	add	r3, sp, #172	; 0xac
     db6:	781b      	ldrb	r3, [r3, #0]
     db8:	4698      	mov	r8, r3
	sint8				ret = M2M_SUCCESS;
	tstrM2mWifiConnect	strConnect;
	tstrM2MWifiSecInfo	*pstrAuthInfo;

	if(u8SecType != M2M_WIFI_SEC_OPEN)
     dba:	2a01      	cmp	r2, #1
     dbc:	d003      	beq.n	dc6 <m2m_wifi_connect_sc+0x2a>
	{
		if(pvAuthInfo == NULL)
     dbe:	2f00      	cmp	r7, #0
     dc0:	d040      	beq.n	e44 <m2m_wifi_connect_sc+0xa8>
		{
			M2M_ERR("Key is not valid\n");
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
     dc2:	2a02      	cmp	r2, #2
     dc4:	d04c      	beq.n	e60 <m2m_wifi_connect_sc+0xc4>
				}
				i++;
			}
		}
	}
	if((u8SsidLen<=0)||(u8SsidLen>=M2M_MAX_SSID_LEN))
     dc6:	1e63      	subs	r3, r4, #1
     dc8:	2b1f      	cmp	r3, #31
     dca:	d900      	bls.n	dce <m2m_wifi_connect_sc+0x32>
     dcc:	e078      	b.n	ec0 <m2m_wifi_connect_sc+0x124>
		M2M_ERR("SSID LEN INVALID\n");
		ret = M2M_ERR_FAIL;
		goto ERR1;
	}

	if(u16Ch < M2M_WIFI_CH_1|| u16Ch > M2M_WIFI_CH_14)
     dce:	464b      	mov	r3, r9
     dd0:	3b01      	subs	r3, #1
     dd2:	b29b      	uxth	r3, r3
     dd4:	2b0d      	cmp	r3, #13
     dd6:	d903      	bls.n	de0 <m2m_wifi_connect_sc+0x44>
	{
		if(u16Ch!=M2M_WIFI_CH_ALL)
     dd8:	464b      	mov	r3, r9
     dda:	2bff      	cmp	r3, #255	; 0xff
     ddc:	d000      	beq.n	de0 <m2m_wifi_connect_sc+0x44>
     dde:	e07e      	b.n	ede <m2m_wifi_connect_sc+0x142>
			goto ERR1;
		}
	}


	m2m_memcpy(strConnect.au8SSID, (uint8*)pcSsid, u8SsidLen);
     de0:	ae07      	add	r6, sp, #28
     de2:	0022      	movs	r2, r4
     de4:	9905      	ldr	r1, [sp, #20]
     de6:	205a      	movs	r0, #90	; 0x5a
     de8:	ab02      	add	r3, sp, #8
     dea:	469c      	mov	ip, r3
     dec:	4460      	add	r0, ip
     dee:	4b79      	ldr	r3, [pc, #484]	; (fd4 <m2m_wifi_connect_sc+0x238>)
     df0:	4798      	blx	r3
	strConnect.au8SSID[u8SsidLen]	= 0;
     df2:	1934      	adds	r4, r6, r4
     df4:	3446      	adds	r4, #70	; 0x46
     df6:	2300      	movs	r3, #0
     df8:	7023      	strb	r3, [r4, #0]
	strConnect.u16Ch				= NM_BSP_B_L_16(u16Ch);
     dfa:	3344      	adds	r3, #68	; 0x44
     dfc:	464a      	mov	r2, r9
     dfe:	52f2      	strh	r2, [r6, r3]
	/* Credentials will be Not be saved if u8NoSaveCred is set */ 
	strConnect.u8NoSaveCred 			= u8NoSaveCred ? 1:0;
     e00:	4643      	mov	r3, r8
     e02:	1e5a      	subs	r2, r3, #1
     e04:	4193      	sbcs	r3, r2
     e06:	2267      	movs	r2, #103	; 0x67
     e08:	54b3      	strb	r3, [r6, r2]
	pstrAuthInfo = &strConnect.strSec;
	pstrAuthInfo->u8SecType		= u8SecType;
     e0a:	2341      	movs	r3, #65	; 0x41
     e0c:	54f5      	strb	r5, [r6, r3]

	if(u8SecType == M2M_WIFI_SEC_WEP)
     e0e:	2d03      	cmp	r5, #3
     e10:	d100      	bne.n	e14 <m2m_wifi_connect_sc+0x78>
     e12:	e072      	b.n	efa <m2m_wifi_connect_sc+0x15e>
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;

	}


	else if(u8SecType == M2M_WIFI_SEC_WPA_PSK)
     e14:	2d02      	cmp	r5, #2
     e16:	d100      	bne.n	e1a <m2m_wifi_connect_sc+0x7e>
     e18:	e0ac      	b.n	f74 <m2m_wifi_connect_sc+0x1d8>
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
	}
	else if(u8SecType == M2M_WIFI_SEC_802_1X)
     e1a:	2d04      	cmp	r5, #4
     e1c:	d100      	bne.n	e20 <m2m_wifi_connect_sc+0x84>
     e1e:	e0c4      	b.n	faa <m2m_wifi_connect_sc+0x20e>
	{
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
	}
	else if(u8SecType == M2M_WIFI_SEC_OPEN)
     e20:	2d01      	cmp	r5, #1
     e22:	d000      	beq.n	e26 <m2m_wifi_connect_sc+0x8a>
     e24:	e0c7      	b.n	fb6 <m2m_wifi_connect_sc+0x21a>
		M2M_ERR("undefined sec type\n");
		ret = M2M_ERR_FAIL;
		goto ERR1;
	}

	ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONNECT, (uint8*)&strConnect, sizeof(tstrM2mWifiConnect),NULL, 0,0);
     e26:	2300      	movs	r3, #0
     e28:	9302      	str	r3, [sp, #8]
     e2a:	9301      	str	r3, [sp, #4]
     e2c:	9300      	str	r3, [sp, #0]
     e2e:	336c      	adds	r3, #108	; 0x6c
     e30:	aa07      	add	r2, sp, #28
     e32:	2128      	movs	r1, #40	; 0x28
     e34:	2001      	movs	r0, #1
     e36:	4c68      	ldr	r4, [pc, #416]	; (fd8 <m2m_wifi_connect_sc+0x23c>)
     e38:	47a0      	blx	r4

ERR1:
	return ret;
}
     e3a:	b023      	add	sp, #140	; 0x8c
     e3c:	bc0c      	pop	{r2, r3}
     e3e:	4690      	mov	r8, r2
     e40:	4699      	mov	r9, r3
     e42:	bdf0      	pop	{r4, r5, r6, r7, pc}
			M2M_ERR("Key is not valid\n");
     e44:	4a65      	ldr	r2, [pc, #404]	; (fdc <m2m_wifi_connect_sc+0x240>)
     e46:	4966      	ldr	r1, [pc, #408]	; (fe0 <m2m_wifi_connect_sc+0x244>)
     e48:	4866      	ldr	r0, [pc, #408]	; (fe4 <m2m_wifi_connect_sc+0x248>)
     e4a:	4b67      	ldr	r3, [pc, #412]	; (fe8 <m2m_wifi_connect_sc+0x24c>)
     e4c:	4798      	blx	r3
     e4e:	4867      	ldr	r0, [pc, #412]	; (fec <m2m_wifi_connect_sc+0x250>)
     e50:	4b67      	ldr	r3, [pc, #412]	; (ff0 <m2m_wifi_connect_sc+0x254>)
     e52:	4798      	blx	r3
     e54:	200d      	movs	r0, #13
     e56:	4b67      	ldr	r3, [pc, #412]	; (ff4 <m2m_wifi_connect_sc+0x258>)
     e58:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     e5a:	200c      	movs	r0, #12
     e5c:	4240      	negs	r0, r0
			goto ERR1;
     e5e:	e7ec      	b.n	e3a <m2m_wifi_connect_sc+0x9e>
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
     e60:	0038      	movs	r0, r7
     e62:	4b65      	ldr	r3, [pc, #404]	; (ff8 <m2m_wifi_connect_sc+0x25c>)
     e64:	4798      	blx	r3
     e66:	2840      	cmp	r0, #64	; 0x40
     e68:	d1ad      	bne.n	dc6 <m2m_wifi_connect_sc+0x2a>
				if(pu8Psk[i]<'0' || (pu8Psk[i]>'9' && pu8Psk[i] < 'A')|| (pu8Psk[i]>'F' && pu8Psk[i] < 'a') || pu8Psk[i] > 'f')
     e6a:	783b      	ldrb	r3, [r7, #0]
     e6c:	001a      	movs	r2, r3
     e6e:	3a30      	subs	r2, #48	; 0x30
     e70:	2a36      	cmp	r2, #54	; 0x36
     e72:	d817      	bhi.n	ea4 <m2m_wifi_connect_sc+0x108>
     e74:	3a0a      	subs	r2, #10
     e76:	2a06      	cmp	r2, #6
     e78:	d914      	bls.n	ea4 <m2m_wifi_connect_sc+0x108>
     e7a:	3b47      	subs	r3, #71	; 0x47
     e7c:	2b19      	cmp	r3, #25
     e7e:	d911      	bls.n	ea4 <m2m_wifi_connect_sc+0x108>
     e80:	1c7a      	adds	r2, r7, #1
     e82:	0038      	movs	r0, r7
     e84:	3040      	adds	r0, #64	; 0x40
     e86:	7813      	ldrb	r3, [r2, #0]
     e88:	0019      	movs	r1, r3
     e8a:	3930      	subs	r1, #48	; 0x30
     e8c:	2936      	cmp	r1, #54	; 0x36
     e8e:	d809      	bhi.n	ea4 <m2m_wifi_connect_sc+0x108>
     e90:	390a      	subs	r1, #10
     e92:	2906      	cmp	r1, #6
     e94:	d906      	bls.n	ea4 <m2m_wifi_connect_sc+0x108>
     e96:	3b47      	subs	r3, #71	; 0x47
     e98:	2b19      	cmp	r3, #25
     e9a:	d903      	bls.n	ea4 <m2m_wifi_connect_sc+0x108>
     e9c:	3201      	adds	r2, #1
			while(i < (M2M_MAX_PSK_LEN-1))
     e9e:	4282      	cmp	r2, r0
     ea0:	d1f1      	bne.n	e86 <m2m_wifi_connect_sc+0xea>
     ea2:	e790      	b.n	dc6 <m2m_wifi_connect_sc+0x2a>
					M2M_ERR("Invalid Key\n");
     ea4:	4a55      	ldr	r2, [pc, #340]	; (ffc <m2m_wifi_connect_sc+0x260>)
     ea6:	494e      	ldr	r1, [pc, #312]	; (fe0 <m2m_wifi_connect_sc+0x244>)
     ea8:	484e      	ldr	r0, [pc, #312]	; (fe4 <m2m_wifi_connect_sc+0x248>)
     eaa:	4b4f      	ldr	r3, [pc, #316]	; (fe8 <m2m_wifi_connect_sc+0x24c>)
     eac:	4798      	blx	r3
     eae:	4854      	ldr	r0, [pc, #336]	; (1000 <m2m_wifi_connect_sc+0x264>)
     eb0:	4b4f      	ldr	r3, [pc, #316]	; (ff0 <m2m_wifi_connect_sc+0x254>)
     eb2:	4798      	blx	r3
     eb4:	200d      	movs	r0, #13
     eb6:	4b4f      	ldr	r3, [pc, #316]	; (ff4 <m2m_wifi_connect_sc+0x258>)
     eb8:	4798      	blx	r3
					ret = M2M_ERR_FAIL;
     eba:	200c      	movs	r0, #12
     ebc:	4240      	negs	r0, r0
					goto ERR1;
     ebe:	e7bc      	b.n	e3a <m2m_wifi_connect_sc+0x9e>
		M2M_ERR("SSID LEN INVALID\n");
     ec0:	228c      	movs	r2, #140	; 0x8c
     ec2:	0092      	lsls	r2, r2, #2
     ec4:	4946      	ldr	r1, [pc, #280]	; (fe0 <m2m_wifi_connect_sc+0x244>)
     ec6:	4847      	ldr	r0, [pc, #284]	; (fe4 <m2m_wifi_connect_sc+0x248>)
     ec8:	4b47      	ldr	r3, [pc, #284]	; (fe8 <m2m_wifi_connect_sc+0x24c>)
     eca:	4798      	blx	r3
     ecc:	484d      	ldr	r0, [pc, #308]	; (1004 <m2m_wifi_connect_sc+0x268>)
     ece:	4b48      	ldr	r3, [pc, #288]	; (ff0 <m2m_wifi_connect_sc+0x254>)
     ed0:	4798      	blx	r3
     ed2:	200d      	movs	r0, #13
     ed4:	4b47      	ldr	r3, [pc, #284]	; (ff4 <m2m_wifi_connect_sc+0x258>)
     ed6:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
     ed8:	200c      	movs	r0, #12
     eda:	4240      	negs	r0, r0
		goto ERR1;
     edc:	e7ad      	b.n	e3a <m2m_wifi_connect_sc+0x9e>
			M2M_ERR("CH INVALID\n");
     ede:	4a4a      	ldr	r2, [pc, #296]	; (1008 <m2m_wifi_connect_sc+0x26c>)
     ee0:	493f      	ldr	r1, [pc, #252]	; (fe0 <m2m_wifi_connect_sc+0x244>)
     ee2:	4840      	ldr	r0, [pc, #256]	; (fe4 <m2m_wifi_connect_sc+0x248>)
     ee4:	4b40      	ldr	r3, [pc, #256]	; (fe8 <m2m_wifi_connect_sc+0x24c>)
     ee6:	4798      	blx	r3
     ee8:	4848      	ldr	r0, [pc, #288]	; (100c <m2m_wifi_connect_sc+0x270>)
     eea:	4b41      	ldr	r3, [pc, #260]	; (ff0 <m2m_wifi_connect_sc+0x254>)
     eec:	4798      	blx	r3
     eee:	200d      	movs	r0, #13
     ef0:	4b40      	ldr	r3, [pc, #256]	; (ff4 <m2m_wifi_connect_sc+0x258>)
     ef2:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     ef4:	200c      	movs	r0, #12
     ef6:	4240      	negs	r0, r0
			goto ERR1;
     ef8:	e79f      	b.n	e3a <m2m_wifi_connect_sc+0x9e>
		pstrWep->u8KeyIndx =pstrWepParams->u8KeyIndx-1;
     efa:	783b      	ldrb	r3, [r7, #0]
     efc:	3b01      	subs	r3, #1
     efe:	b2db      	uxtb	r3, r3
     f00:	aa07      	add	r2, sp, #28
     f02:	7013      	strb	r3, [r2, #0]
		if(pstrWep->u8KeyIndx >= WEP_KEY_MAX_INDEX)
     f04:	2b03      	cmp	r3, #3
     f06:	d817      	bhi.n	f38 <m2m_wifi_connect_sc+0x19c>
		pstrWep->u8KeySz = pstrWepParams->u8KeySz-1;
     f08:	787a      	ldrb	r2, [r7, #1]
     f0a:	1e51      	subs	r1, r2, #1
     f0c:	ab07      	add	r3, sp, #28
     f0e:	7059      	strb	r1, [r3, #1]
		if ((pstrWep->u8KeySz != WEP_40_KEY_STRING_SIZE)&& (pstrWep->u8KeySz != WEP_104_KEY_STRING_SIZE))
     f10:	2310      	movs	r3, #16
     f12:	0011      	movs	r1, r2
     f14:	4399      	bics	r1, r3
     f16:	290b      	cmp	r1, #11
     f18:	d01e      	beq.n	f58 <m2m_wifi_connect_sc+0x1bc>
			M2M_ERR("Invalid Wep key length %d\n", pstrWep->u8KeySz);
     f1a:	4a3d      	ldr	r2, [pc, #244]	; (1010 <m2m_wifi_connect_sc+0x274>)
     f1c:	4930      	ldr	r1, [pc, #192]	; (fe0 <m2m_wifi_connect_sc+0x244>)
     f1e:	4831      	ldr	r0, [pc, #196]	; (fe4 <m2m_wifi_connect_sc+0x248>)
     f20:	4c31      	ldr	r4, [pc, #196]	; (fe8 <m2m_wifi_connect_sc+0x24c>)
     f22:	47a0      	blx	r4
     f24:	ab07      	add	r3, sp, #28
     f26:	7859      	ldrb	r1, [r3, #1]
     f28:	483a      	ldr	r0, [pc, #232]	; (1014 <m2m_wifi_connect_sc+0x278>)
     f2a:	47a0      	blx	r4
     f2c:	200d      	movs	r0, #13
     f2e:	4b31      	ldr	r3, [pc, #196]	; (ff4 <m2m_wifi_connect_sc+0x258>)
     f30:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     f32:	200c      	movs	r0, #12
     f34:	4240      	negs	r0, r0
			goto ERR1;
     f36:	e780      	b.n	e3a <m2m_wifi_connect_sc+0x9e>
			M2M_ERR("Invalid Wep key index %d\n", pstrWep->u8KeyIndx);
     f38:	2294      	movs	r2, #148	; 0x94
     f3a:	0092      	lsls	r2, r2, #2
     f3c:	4928      	ldr	r1, [pc, #160]	; (fe0 <m2m_wifi_connect_sc+0x244>)
     f3e:	4829      	ldr	r0, [pc, #164]	; (fe4 <m2m_wifi_connect_sc+0x248>)
     f40:	4c29      	ldr	r4, [pc, #164]	; (fe8 <m2m_wifi_connect_sc+0x24c>)
     f42:	47a0      	blx	r4
     f44:	ab07      	add	r3, sp, #28
     f46:	7819      	ldrb	r1, [r3, #0]
     f48:	4833      	ldr	r0, [pc, #204]	; (1018 <m2m_wifi_connect_sc+0x27c>)
     f4a:	47a0      	blx	r4
     f4c:	200d      	movs	r0, #13
     f4e:	4b29      	ldr	r3, [pc, #164]	; (ff4 <m2m_wifi_connect_sc+0x258>)
     f50:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     f52:	200c      	movs	r0, #12
     f54:	4240      	negs	r0, r0
			goto ERR1;
     f56:	e770      	b.n	e3a <m2m_wifi_connect_sc+0x9e>
		m2m_memcpy((uint8*)pstrWep->au8WepKey,(uint8*)pstrWepParams->au8WepKey, pstrWepParams->u8KeySz);
     f58:	1cb9      	adds	r1, r7, #2
     f5a:	2016      	movs	r0, #22
     f5c:	ab02      	add	r3, sp, #8
     f5e:	469c      	mov	ip, r3
     f60:	4460      	add	r0, ip
     f62:	4b1c      	ldr	r3, [pc, #112]	; (fd4 <m2m_wifi_connect_sc+0x238>)
     f64:	4798      	blx	r3
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;
     f66:	787b      	ldrb	r3, [r7, #1]
     f68:	aa07      	add	r2, sp, #28
     f6a:	4694      	mov	ip, r2
     f6c:	4463      	add	r3, ip
     f6e:	2200      	movs	r2, #0
     f70:	709a      	strb	r2, [r3, #2]
     f72:	e758      	b.n	e26 <m2m_wifi_connect_sc+0x8a>
		uint16	u16KeyLen = m2m_strlen((uint8*)pvAuthInfo);
     f74:	0038      	movs	r0, r7
     f76:	4b20      	ldr	r3, [pc, #128]	; (ff8 <m2m_wifi_connect_sc+0x25c>)
     f78:	4798      	blx	r3
		if((u16KeyLen <= 0)||(u16KeyLen >= M2M_MAX_PSK_LEN))
     f7a:	1e43      	subs	r3, r0, #1
     f7c:	b29b      	uxth	r3, r3
     f7e:	2b3f      	cmp	r3, #63	; 0x3f
     f80:	d805      	bhi.n	f8e <m2m_wifi_connect_sc+0x1f2>
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
     f82:	1c42      	adds	r2, r0, #1
     f84:	0039      	movs	r1, r7
     f86:	a807      	add	r0, sp, #28
     f88:	4b12      	ldr	r3, [pc, #72]	; (fd4 <m2m_wifi_connect_sc+0x238>)
     f8a:	4798      	blx	r3
     f8c:	e74b      	b.n	e26 <m2m_wifi_connect_sc+0x8a>
			M2M_ERR("Incorrect PSK key length\n");
     f8e:	4a23      	ldr	r2, [pc, #140]	; (101c <m2m_wifi_connect_sc+0x280>)
     f90:	4913      	ldr	r1, [pc, #76]	; (fe0 <m2m_wifi_connect_sc+0x244>)
     f92:	4814      	ldr	r0, [pc, #80]	; (fe4 <m2m_wifi_connect_sc+0x248>)
     f94:	4b14      	ldr	r3, [pc, #80]	; (fe8 <m2m_wifi_connect_sc+0x24c>)
     f96:	4798      	blx	r3
     f98:	4821      	ldr	r0, [pc, #132]	; (1020 <m2m_wifi_connect_sc+0x284>)
     f9a:	4b15      	ldr	r3, [pc, #84]	; (ff0 <m2m_wifi_connect_sc+0x254>)
     f9c:	4798      	blx	r3
     f9e:	200d      	movs	r0, #13
     fa0:	4b14      	ldr	r3, [pc, #80]	; (ff4 <m2m_wifi_connect_sc+0x258>)
     fa2:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     fa4:	200c      	movs	r0, #12
     fa6:	4240      	negs	r0, r0
			goto ERR1;
     fa8:	e747      	b.n	e3a <m2m_wifi_connect_sc+0x9e>
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
     faa:	223e      	movs	r2, #62	; 0x3e
     fac:	0039      	movs	r1, r7
     fae:	a807      	add	r0, sp, #28
     fb0:	4b08      	ldr	r3, [pc, #32]	; (fd4 <m2m_wifi_connect_sc+0x238>)
     fb2:	4798      	blx	r3
     fb4:	e737      	b.n	e26 <m2m_wifi_connect_sc+0x8a>
		M2M_ERR("undefined sec type\n");
     fb6:	4a1b      	ldr	r2, [pc, #108]	; (1024 <m2m_wifi_connect_sc+0x288>)
     fb8:	4909      	ldr	r1, [pc, #36]	; (fe0 <m2m_wifi_connect_sc+0x244>)
     fba:	480a      	ldr	r0, [pc, #40]	; (fe4 <m2m_wifi_connect_sc+0x248>)
     fbc:	4b0a      	ldr	r3, [pc, #40]	; (fe8 <m2m_wifi_connect_sc+0x24c>)
     fbe:	4798      	blx	r3
     fc0:	4819      	ldr	r0, [pc, #100]	; (1028 <m2m_wifi_connect_sc+0x28c>)
     fc2:	4b0b      	ldr	r3, [pc, #44]	; (ff0 <m2m_wifi_connect_sc+0x254>)
     fc4:	4798      	blx	r3
     fc6:	200d      	movs	r0, #13
     fc8:	4b0a      	ldr	r3, [pc, #40]	; (ff4 <m2m_wifi_connect_sc+0x258>)
     fca:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
     fcc:	200c      	movs	r0, #12
     fce:	4240      	negs	r0, r0
		goto ERR1;
     fd0:	e733      	b.n	e3a <m2m_wifi_connect_sc+0x9e>
     fd2:	46c0      	nop			; (mov r8, r8)
     fd4:	0000057d 	.word	0x0000057d
     fd8:	000006a5 	.word	0x000006a5
     fdc:	0000021a 	.word	0x0000021a
     fe0:	0000d5f4 	.word	0x0000d5f4
     fe4:	0000d488 	.word	0x0000d488
     fe8:	0000bf25 	.word	0x0000bf25
     fec:	0000d63c 	.word	0x0000d63c
     ff0:	0000c041 	.word	0x0000c041
     ff4:	0000bf59 	.word	0x0000bf59
     ff8:	000005a1 	.word	0x000005a1
     ffc:	00000226 	.word	0x00000226
    1000:	0000d650 	.word	0x0000d650
    1004:	0000d65c 	.word	0x0000d65c
    1008:	00000239 	.word	0x00000239
    100c:	0000d670 	.word	0x0000d670
    1010:	00000257 	.word	0x00000257
    1014:	0000d698 	.word	0x0000d698
    1018:	0000d67c 	.word	0x0000d67c
    101c:	00000266 	.word	0x00000266
    1020:	0000d6b4 	.word	0x0000d6b4
    1024:	00000276 	.word	0x00000276
    1028:	0000d6d0 	.word	0x0000d6d0

0000102c <m2m_wifi_connect>:
{
    102c:	b530      	push	{r4, r5, lr}
    102e:	b083      	sub	sp, #12
    1030:	ac06      	add	r4, sp, #24
    1032:	8824      	ldrh	r4, [r4, #0]
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
    1034:	2500      	movs	r5, #0
    1036:	9501      	str	r5, [sp, #4]
    1038:	9400      	str	r4, [sp, #0]
    103a:	4c02      	ldr	r4, [pc, #8]	; (1044 <m2m_wifi_connect+0x18>)
    103c:	47a0      	blx	r4
}
    103e:	b003      	add	sp, #12
    1040:	bd30      	pop	{r4, r5, pc}
    1042:	46c0      	nop			; (mov r8, r8)
    1044:	00000d9d 	.word	0x00000d9d

00001048 <m2m_wifi_request_dhcp_client>:

sint8 m2m_wifi_request_dhcp_client(void)
{
	/*legacy API should be removed */
	return 0;
}
    1048:	2000      	movs	r0, #0
    104a:	4770      	bx	lr

0000104c <chip_apply_conf>:

#define TIMEOUT						(0xfffffffful)
#define WAKUP_TRAILS_TIMEOUT		(4)

sint8 chip_apply_conf(uint32 u32Conf)
{
    104c:	b5f0      	push	{r4, r5, r6, r7, lr}
    104e:	b083      	sub	sp, #12
#endif
#if defined CONF_WINC_XO_XTALGM2_DIS
	val32 |= rHAVE_XO_XTALGM2_DIS_BIT;
#endif

	val32 |= rHAVE_RESERVED1_BIT;
    1050:	2580      	movs	r5, #128	; 0x80
    1052:	006d      	lsls	r5, r5, #1
    1054:	4305      	orrs	r5, r0
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
    1056:	24a5      	movs	r4, #165	; 0xa5
    1058:	0164      	lsls	r4, r4, #5
    105a:	4f08      	ldr	r7, [pc, #32]	; (107c <chip_apply_conf+0x30>)
		if(val32 != 0) {		
			uint32 reg = 0;
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
    105c:	4e08      	ldr	r6, [pc, #32]	; (1080 <chip_apply_conf+0x34>)
		nm_write_reg(rNMI_GP_REG_1, val32);
    105e:	0029      	movs	r1, r5
    1060:	0020      	movs	r0, r4
    1062:	47b8      	blx	r7
			uint32 reg = 0;
    1064:	2300      	movs	r3, #0
    1066:	9301      	str	r3, [sp, #4]
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
    1068:	a901      	add	r1, sp, #4
    106a:	0020      	movs	r0, r4
    106c:	47b0      	blx	r6
			if(ret == M2M_SUCCESS) {
    106e:	2800      	cmp	r0, #0
    1070:	d1f5      	bne.n	105e <chip_apply_conf+0x12>
				if(reg == val32)
    1072:	9b01      	ldr	r3, [sp, #4]
    1074:	429d      	cmp	r5, r3
    1076:	d1f2      	bne.n	105e <chip_apply_conf+0x12>
			break;
		}
	} while(1);

	return M2M_SUCCESS;
}
    1078:	b003      	add	sp, #12
    107a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    107c:	0000153d 	.word	0x0000153d
    1080:	00001531 	.word	0x00001531

00001084 <enable_interrupts>:
		nm_write_reg(WAKE_CLK_REG, reg);
	}
}

sint8 enable_interrupts(void)
{
    1084:	b500      	push	{lr}
    1086:	b083      	sub	sp, #12
	uint32 reg = 0;
    1088:	2300      	movs	r3, #0
    108a:	9301      	str	r3, [sp, #4]
	sint8 ret = M2M_SUCCESS;
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
    108c:	a901      	add	r1, sp, #4
    108e:	4811      	ldr	r0, [pc, #68]	; (10d4 <enable_interrupts+0x50>)
    1090:	4b11      	ldr	r3, [pc, #68]	; (10d8 <enable_interrupts+0x54>)
    1092:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    1094:	2800      	cmp	r0, #0
    1096:	d001      	beq.n	109c <enable_interrupts+0x18>
	reg |= ((uint32) 1 << 16);
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
	if (M2M_SUCCESS != ret) goto ERR1;
ERR1:	
	return ret;
}
    1098:	b003      	add	sp, #12
    109a:	bd00      	pop	{pc}
	reg |= ((uint32) 1 << 8);
    109c:	2180      	movs	r1, #128	; 0x80
    109e:	0049      	lsls	r1, r1, #1
    10a0:	9b01      	ldr	r3, [sp, #4]
    10a2:	4319      	orrs	r1, r3
    10a4:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
    10a6:	480b      	ldr	r0, [pc, #44]	; (10d4 <enable_interrupts+0x50>)
    10a8:	4b0c      	ldr	r3, [pc, #48]	; (10dc <enable_interrupts+0x58>)
    10aa:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    10ac:	2800      	cmp	r0, #0
    10ae:	d1f3      	bne.n	1098 <enable_interrupts+0x14>
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
    10b0:	a901      	add	r1, sp, #4
    10b2:	20d0      	movs	r0, #208	; 0xd0
    10b4:	0140      	lsls	r0, r0, #5
    10b6:	4b08      	ldr	r3, [pc, #32]	; (10d8 <enable_interrupts+0x54>)
    10b8:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    10ba:	2800      	cmp	r0, #0
    10bc:	d1ec      	bne.n	1098 <enable_interrupts+0x14>
	reg |= ((uint32) 1 << 16);
    10be:	2180      	movs	r1, #128	; 0x80
    10c0:	0249      	lsls	r1, r1, #9
    10c2:	9b01      	ldr	r3, [sp, #4]
    10c4:	4319      	orrs	r1, r3
    10c6:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
    10c8:	20d0      	movs	r0, #208	; 0xd0
    10ca:	0140      	lsls	r0, r0, #5
    10cc:	4b03      	ldr	r3, [pc, #12]	; (10dc <enable_interrupts+0x58>)
    10ce:	4798      	blx	r3
    10d0:	e7e2      	b.n	1098 <enable_interrupts+0x14>
    10d2:	46c0      	nop			; (mov r8, r8)
    10d4:	00001408 	.word	0x00001408
    10d8:	00001531 	.word	0x00001531
    10dc:	0000153d 	.word	0x0000153d

000010e0 <nmi_get_chipid>:
	nm_bsp_sleep(1);
	return ret;
}

uint32 nmi_get_chipid(void)
{
    10e0:	b510      	push	{r4, lr}
    10e2:	b082      	sub	sp, #8
	static uint32 chipid = 0;

	if (chipid == 0) {
    10e4:	4b28      	ldr	r3, [pc, #160]	; (1188 <nmi_get_chipid+0xa8>)
    10e6:	681c      	ldr	r4, [r3, #0]
    10e8:	2c00      	cmp	r4, #0
    10ea:	d004      	beq.n	10f6 <nmi_get_chipid+0x16>
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
		chipid |= 0x050000;
#endif /* PROBE_FLASH */
	}
	return chipid;
    10ec:	4b26      	ldr	r3, [pc, #152]	; (1188 <nmi_get_chipid+0xa8>)
    10ee:	681c      	ldr	r4, [r3, #0]
}
    10f0:	0020      	movs	r0, r4
    10f2:	b002      	add	sp, #8
    10f4:	bd10      	pop	{r4, pc}
		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
    10f6:	0019      	movs	r1, r3
    10f8:	2080      	movs	r0, #128	; 0x80
    10fa:	0140      	lsls	r0, r0, #5
    10fc:	4b23      	ldr	r3, [pc, #140]	; (118c <nmi_get_chipid+0xac>)
    10fe:	4798      	blx	r3
    1100:	2800      	cmp	r0, #0
    1102:	d003      	beq.n	110c <nmi_get_chipid+0x2c>
			chipid = 0;
    1104:	2200      	movs	r2, #0
    1106:	4b20      	ldr	r3, [pc, #128]	; (1188 <nmi_get_chipid+0xa8>)
    1108:	601a      	str	r2, [r3, #0]
			return 0;
    110a:	e7f1      	b.n	10f0 <nmi_get_chipid+0x10>
		if((nm_read_reg_with_ret(0x13f4, &rfrevid)) != M2M_SUCCESS) {
    110c:	a901      	add	r1, sp, #4
    110e:	4820      	ldr	r0, [pc, #128]	; (1190 <nmi_get_chipid+0xb0>)
    1110:	4b1e      	ldr	r3, [pc, #120]	; (118c <nmi_get_chipid+0xac>)
    1112:	4798      	blx	r3
    1114:	2800      	cmp	r0, #0
    1116:	d003      	beq.n	1120 <nmi_get_chipid+0x40>
			chipid = 0;
    1118:	2200      	movs	r2, #0
    111a:	4b1b      	ldr	r3, [pc, #108]	; (1188 <nmi_get_chipid+0xa8>)
    111c:	601a      	str	r2, [r3, #0]
			return 0;
    111e:	e7e7      	b.n	10f0 <nmi_get_chipid+0x10>
		if (chipid == 0x1002a0)  {
    1120:	4b19      	ldr	r3, [pc, #100]	; (1188 <nmi_get_chipid+0xa8>)
    1122:	681b      	ldr	r3, [r3, #0]
    1124:	4a1b      	ldr	r2, [pc, #108]	; (1194 <nmi_get_chipid+0xb4>)
    1126:	4293      	cmp	r3, r2
    1128:	d00e      	beq.n	1148 <nmi_get_chipid+0x68>
		} else if(chipid == 0x1002b0) {
    112a:	4a1b      	ldr	r2, [pc, #108]	; (1198 <nmi_get_chipid+0xb8>)
    112c:	4293      	cmp	r3, r2
    112e:	d012      	beq.n	1156 <nmi_get_chipid+0x76>
		}else if(chipid == 0x1000F0) { 
    1130:	4a1a      	ldr	r2, [pc, #104]	; (119c <nmi_get_chipid+0xbc>)
    1132:	4293      	cmp	r3, r2
    1134:	d01c      	beq.n	1170 <nmi_get_chipid+0x90>
		chipid |= 0x050000;
    1136:	4914      	ldr	r1, [pc, #80]	; (1188 <nmi_get_chipid+0xa8>)
		chipid &= ~(0x0f0000);
    1138:	4a19      	ldr	r2, [pc, #100]	; (11a0 <nmi_get_chipid+0xc0>)
    113a:	680b      	ldr	r3, [r1, #0]
    113c:	401a      	ands	r2, r3
		chipid |= 0x050000;
    113e:	23a0      	movs	r3, #160	; 0xa0
    1140:	02db      	lsls	r3, r3, #11
    1142:	4313      	orrs	r3, r2
    1144:	600b      	str	r3, [r1, #0]
    1146:	e7d1      	b.n	10ec <nmi_get_chipid+0xc>
			if (rfrevid == 0x1) { /* 1002A0 */
    1148:	9b01      	ldr	r3, [sp, #4]
    114a:	2b01      	cmp	r3, #1
    114c:	d0f3      	beq.n	1136 <nmi_get_chipid+0x56>
				chipid = 0x1002a1;
    114e:	4a15      	ldr	r2, [pc, #84]	; (11a4 <nmi_get_chipid+0xc4>)
    1150:	4b0d      	ldr	r3, [pc, #52]	; (1188 <nmi_get_chipid+0xa8>)
    1152:	601a      	str	r2, [r3, #0]
    1154:	e7ef      	b.n	1136 <nmi_get_chipid+0x56>
			if(rfrevid == 3) { /* 1002B0 */
    1156:	9b01      	ldr	r3, [sp, #4]
    1158:	2b03      	cmp	r3, #3
    115a:	d0ec      	beq.n	1136 <nmi_get_chipid+0x56>
			} else if(rfrevid == 4) { /* 1002B1 */
    115c:	2b04      	cmp	r3, #4
    115e:	d003      	beq.n	1168 <nmi_get_chipid+0x88>
				chipid = 0x1002b2;
    1160:	4a11      	ldr	r2, [pc, #68]	; (11a8 <nmi_get_chipid+0xc8>)
    1162:	4b09      	ldr	r3, [pc, #36]	; (1188 <nmi_get_chipid+0xa8>)
    1164:	601a      	str	r2, [r3, #0]
    1166:	e7e6      	b.n	1136 <nmi_get_chipid+0x56>
				chipid = 0x1002b1;
    1168:	4a10      	ldr	r2, [pc, #64]	; (11ac <nmi_get_chipid+0xcc>)
    116a:	4b07      	ldr	r3, [pc, #28]	; (1188 <nmi_get_chipid+0xa8>)
    116c:	601a      	str	r2, [r3, #0]
    116e:	e7e2      	b.n	1136 <nmi_get_chipid+0x56>
			if((nm_read_reg_with_ret(0x3B0000, &chipid)) != M2M_SUCCESS) {
    1170:	4905      	ldr	r1, [pc, #20]	; (1188 <nmi_get_chipid+0xa8>)
    1172:	20ec      	movs	r0, #236	; 0xec
    1174:	0380      	lsls	r0, r0, #14
    1176:	4b05      	ldr	r3, [pc, #20]	; (118c <nmi_get_chipid+0xac>)
    1178:	4798      	blx	r3
    117a:	2800      	cmp	r0, #0
    117c:	d0db      	beq.n	1136 <nmi_get_chipid+0x56>
			chipid = 0;
    117e:	2200      	movs	r2, #0
    1180:	4b01      	ldr	r3, [pc, #4]	; (1188 <nmi_get_chipid+0xa8>)
    1182:	601a      	str	r2, [r3, #0]
			return 0;
    1184:	e7b4      	b.n	10f0 <nmi_get_chipid+0x10>
    1186:	46c0      	nop			; (mov r8, r8)
    1188:	20000148 	.word	0x20000148
    118c:	00001531 	.word	0x00001531
    1190:	000013f4 	.word	0x000013f4
    1194:	001002a0 	.word	0x001002a0
    1198:	001002b0 	.word	0x001002b0
    119c:	001000f0 	.word	0x001000f0
    11a0:	fff0ffff 	.word	0xfff0ffff
    11a4:	001002a1 	.word	0x001002a1
    11a8:	001002b2 	.word	0x001002b2
    11ac:	001002b1 	.word	0x001002b1

000011b0 <chip_sleep>:

	/* Do PLL update */
	nmi_update_pll();
}
sint8 chip_sleep(void)
{
    11b0:	b530      	push	{r4, r5, lr}
    11b2:	b083      	sub	sp, #12
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
	
	while(1)
	{
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
    11b4:	4c16      	ldr	r4, [pc, #88]	; (1210 <chip_sleep+0x60>)
		if(ret != M2M_SUCCESS) goto ERR1;
		if((reg & NBIT0) == 0) break;
    11b6:	2501      	movs	r5, #1
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
    11b8:	a901      	add	r1, sp, #4
    11ba:	2010      	movs	r0, #16
    11bc:	47a0      	blx	r4
		if(ret != M2M_SUCCESS) goto ERR1;
    11be:	2800      	cmp	r0, #0
    11c0:	d11c      	bne.n	11fc <chip_sleep+0x4c>
		if((reg & NBIT0) == 0) break;
    11c2:	9b01      	ldr	r3, [sp, #4]
    11c4:	422b      	tst	r3, r5
    11c6:	d1f7      	bne.n	11b8 <chip_sleep+0x8>
	}
	
	/* Clear bit 1 */
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
    11c8:	a901      	add	r1, sp, #4
    11ca:	3001      	adds	r0, #1
    11cc:	4b10      	ldr	r3, [pc, #64]	; (1210 <chip_sleep+0x60>)
    11ce:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
    11d0:	2800      	cmp	r0, #0
    11d2:	d113      	bne.n	11fc <chip_sleep+0x4c>
	if(reg & NBIT1)
    11d4:	9901      	ldr	r1, [sp, #4]
    11d6:	078b      	lsls	r3, r1, #30
    11d8:	d507      	bpl.n	11ea <chip_sleep+0x3a>
	{
		reg &=~NBIT1;
    11da:	2302      	movs	r3, #2
    11dc:	4399      	bics	r1, r3
    11de:	9101      	str	r1, [sp, #4]
		ret = nm_write_reg(WAKE_CLK_REG, reg);
    11e0:	3001      	adds	r0, #1
    11e2:	4b0c      	ldr	r3, [pc, #48]	; (1214 <chip_sleep+0x64>)
    11e4:	4798      	blx	r3
		if(ret != M2M_SUCCESS)goto ERR1;
    11e6:	2800      	cmp	r0, #0
    11e8:	d108      	bne.n	11fc <chip_sleep+0x4c>
	}
	
	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
    11ea:	a901      	add	r1, sp, #4
    11ec:	200b      	movs	r0, #11
    11ee:	4b08      	ldr	r3, [pc, #32]	; (1210 <chip_sleep+0x60>)
    11f0:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
    11f2:	2800      	cmp	r0, #0
    11f4:	d102      	bne.n	11fc <chip_sleep+0x4c>
	if(reg & NBIT0)
    11f6:	9901      	ldr	r1, [sp, #4]
    11f8:	07cb      	lsls	r3, r1, #31
    11fa:	d401      	bmi.n	1200 <chip_sleep+0x50>
		if(ret != M2M_SUCCESS)goto ERR1;
	}

ERR1:
	return ret;
}
    11fc:	b003      	add	sp, #12
    11fe:	bd30      	pop	{r4, r5, pc}
		reg &= ~NBIT0;
    1200:	2301      	movs	r3, #1
    1202:	4399      	bics	r1, r3
    1204:	9101      	str	r1, [sp, #4]
		ret = nm_write_reg(HOST_CORT_COMM, reg);
    1206:	300b      	adds	r0, #11
    1208:	4b02      	ldr	r3, [pc, #8]	; (1214 <chip_sleep+0x64>)
    120a:	4798      	blx	r3
    120c:	e7f6      	b.n	11fc <chip_sleep+0x4c>
    120e:	46c0      	nop			; (mov r8, r8)
    1210:	00001531 	.word	0x00001531
    1214:	0000153d 	.word	0x0000153d

00001218 <chip_wake>:
sint8 chip_wake(void)
{
    1218:	b5f0      	push	{r4, r5, r6, r7, lr}
    121a:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, clk_status_reg = 0,trials = 0;
    121c:	2300      	movs	r3, #0
    121e:	9301      	str	r3, [sp, #4]
    1220:	9300      	str	r3, [sp, #0]

	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
    1222:	a901      	add	r1, sp, #4
    1224:	200b      	movs	r0, #11
    1226:	4b28      	ldr	r3, [pc, #160]	; (12c8 <chip_wake+0xb0>)
    1228:	4798      	blx	r3
    122a:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    122c:	d130      	bne.n	1290 <chip_wake+0x78>
	
	if(!(reg & NBIT0))
    122e:	9901      	ldr	r1, [sp, #4]
    1230:	07cb      	lsls	r3, r1, #31
    1232:	d406      	bmi.n	1242 <chip_wake+0x2a>
	{
		/*USE bit 0 to indicate host wakeup*/
		ret = nm_write_reg(HOST_CORT_COMM, reg|NBIT0);
    1234:	2301      	movs	r3, #1
    1236:	4319      	orrs	r1, r3
    1238:	200b      	movs	r0, #11
    123a:	4b24      	ldr	r3, [pc, #144]	; (12cc <chip_wake+0xb4>)
    123c:	4798      	blx	r3
    123e:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    1240:	d126      	bne.n	1290 <chip_wake+0x78>
	}
		
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
    1242:	a901      	add	r1, sp, #4
    1244:	2001      	movs	r0, #1
    1246:	4b20      	ldr	r3, [pc, #128]	; (12c8 <chip_wake+0xb0>)
    1248:	4798      	blx	r3
    124a:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    124c:	d120      	bne.n	1290 <chip_wake+0x78>
	/* Set bit 1 */
	if(!(reg & NBIT1))
    124e:	9901      	ldr	r1, [sp, #4]
    1250:	078b      	lsls	r3, r1, #30
    1252:	d520      	bpl.n	1296 <chip_wake+0x7e>
{
    1254:	2505      	movs	r5, #5
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
	}

	do
	{
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
    1256:	4f1c      	ldr	r7, [pc, #112]	; (12c8 <chip_wake+0xb0>)
			goto _WAKE_EXIT;
		}
		if(clk_status_reg & NBIT2) {
			break;
		}
		nm_bsp_sleep(2);
    1258:	4e1d      	ldr	r6, [pc, #116]	; (12d0 <chip_wake+0xb8>)
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
    125a:	4669      	mov	r1, sp
    125c:	200f      	movs	r0, #15
    125e:	47b8      	blx	r7
    1260:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS) {
    1262:	d120      	bne.n	12a6 <chip_wake+0x8e>
		if(clk_status_reg & NBIT2) {
    1264:	9b00      	ldr	r3, [sp, #0]
    1266:	075b      	lsls	r3, r3, #29
    1268:	d42b      	bmi.n	12c2 <chip_wake+0xaa>
		nm_bsp_sleep(2);
    126a:	2002      	movs	r0, #2
    126c:	47b0      	blx	r6
    126e:	3d01      	subs	r5, #1
		trials++;
		if(trials > WAKUP_TRAILS_TIMEOUT)
    1270:	2d00      	cmp	r5, #0
    1272:	d1f2      	bne.n	125a <chip_wake+0x42>
		{
			M2M_ERR("Failed to wakup the chip\n");
    1274:	22ad      	movs	r2, #173	; 0xad
    1276:	0052      	lsls	r2, r2, #1
    1278:	4916      	ldr	r1, [pc, #88]	; (12d4 <chip_wake+0xbc>)
    127a:	4817      	ldr	r0, [pc, #92]	; (12d8 <chip_wake+0xc0>)
    127c:	4b17      	ldr	r3, [pc, #92]	; (12dc <chip_wake+0xc4>)
    127e:	4798      	blx	r3
    1280:	4817      	ldr	r0, [pc, #92]	; (12e0 <chip_wake+0xc8>)
    1282:	4b18      	ldr	r3, [pc, #96]	; (12e4 <chip_wake+0xcc>)
    1284:	4798      	blx	r3
    1286:	200d      	movs	r0, #13
    1288:	4b17      	ldr	r3, [pc, #92]	; (12e8 <chip_wake+0xd0>)
    128a:	4798      	blx	r3
			ret = M2M_ERR_TIME_OUT;
    128c:	2404      	movs	r4, #4
    128e:	4264      	negs	r4, r4
	/*workaround sometimes spi fail to read clock regs after reading/writing clockless registers*/
	nm_bus_reset();
	
_WAKE_EXIT:
	return ret;
}
    1290:	0020      	movs	r0, r4
    1292:	b003      	add	sp, #12
    1294:	bdf0      	pop	{r4, r5, r6, r7, pc}
		ret = nm_write_reg(WAKE_CLK_REG, reg | NBIT1);
    1296:	2302      	movs	r3, #2
    1298:	4319      	orrs	r1, r3
    129a:	2001      	movs	r0, #1
    129c:	4b0b      	ldr	r3, [pc, #44]	; (12cc <chip_wake+0xb4>)
    129e:	4798      	blx	r3
    12a0:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
    12a2:	d0d7      	beq.n	1254 <chip_wake+0x3c>
    12a4:	e7f4      	b.n	1290 <chip_wake+0x78>
			M2M_ERR("Bus error (5).%d %lx\n",ret,clk_status_reg);
    12a6:	22a8      	movs	r2, #168	; 0xa8
    12a8:	0052      	lsls	r2, r2, #1
    12aa:	490a      	ldr	r1, [pc, #40]	; (12d4 <chip_wake+0xbc>)
    12ac:	480a      	ldr	r0, [pc, #40]	; (12d8 <chip_wake+0xc0>)
    12ae:	4d0b      	ldr	r5, [pc, #44]	; (12dc <chip_wake+0xc4>)
    12b0:	47a8      	blx	r5
    12b2:	9a00      	ldr	r2, [sp, #0]
    12b4:	0021      	movs	r1, r4
    12b6:	480d      	ldr	r0, [pc, #52]	; (12ec <chip_wake+0xd4>)
    12b8:	47a8      	blx	r5
    12ba:	200d      	movs	r0, #13
    12bc:	4b0a      	ldr	r3, [pc, #40]	; (12e8 <chip_wake+0xd0>)
    12be:	4798      	blx	r3
			goto _WAKE_EXIT;
    12c0:	e7e6      	b.n	1290 <chip_wake+0x78>
	nm_bus_reset();
    12c2:	4b0b      	ldr	r3, [pc, #44]	; (12f0 <chip_wake+0xd8>)
    12c4:	4798      	blx	r3
    12c6:	e7e3      	b.n	1290 <chip_wake+0x78>
    12c8:	00001531 	.word	0x00001531
    12cc:	0000153d 	.word	0x0000153d
    12d0:	000001c1 	.word	0x000001c1
    12d4:	0000d6e4 	.word	0x0000d6e4
    12d8:	0000d488 	.word	0x0000d488
    12dc:	0000bf25 	.word	0x0000bf25
    12e0:	0000d72c 	.word	0x0000d72c
    12e4:	0000c041 	.word	0x0000c041
    12e8:	0000bf59 	.word	0x0000bf59
    12ec:	0000d714 	.word	0x0000d714
    12f0:	00001519 	.word	0x00001519

000012f4 <wait_for_bootrom>:
	nm_bsp_sleep(50);
	return ret;
}

sint8 wait_for_bootrom(uint8 arg)
{
    12f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    12f6:	0007      	movs	r7, r0
				M2M_MIN_REQ_DRV_VERSION_PATCH_NO);


	reg = 0;
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    12f8:	4d2d      	ldr	r5, [pc, #180]	; (13b0 <wait_for_bootrom+0xbc>)
    12fa:	4c2e      	ldr	r4, [pc, #184]	; (13b4 <wait_for_bootrom+0xc0>)
		if (reg & 0x80000000) {
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    12fc:	4e2e      	ldr	r6, [pc, #184]	; (13b8 <wait_for_bootrom+0xc4>)
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    12fe:	0028      	movs	r0, r5
    1300:	47a0      	blx	r4
		if (reg & 0x80000000) {
    1302:	2800      	cmp	r0, #0
    1304:	db02      	blt.n	130c <wait_for_bootrom+0x18>
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    1306:	2001      	movs	r0, #1
    1308:	47b0      	blx	r6
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    130a:	e7f8      	b.n	12fe <wait_for_bootrom+0xa>
	}
	reg = nm_read_reg(M2M_WAIT_FOR_HOST_REG);
    130c:	482b      	ldr	r0, [pc, #172]	; (13bc <wait_for_bootrom+0xc8>)
    130e:	4b29      	ldr	r3, [pc, #164]	; (13b4 <wait_for_bootrom+0xc0>)
    1310:	4798      	blx	r3
	reg &= 0x1;

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
    1312:	07c3      	lsls	r3, r0, #31
    1314:	d409      	bmi.n	132a <wait_for_bootrom+0x36>
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
		{
			nm_bsp_sleep(1);
    1316:	4e28      	ldr	r6, [pc, #160]	; (13b8 <wait_for_bootrom+0xc4>)
			reg = nm_read_reg(BOOTROM_REG);
    1318:	4c29      	ldr	r4, [pc, #164]	; (13c0 <wait_for_bootrom+0xcc>)
    131a:	4d26      	ldr	r5, [pc, #152]	; (13b4 <wait_for_bootrom+0xc0>)
			nm_bsp_sleep(1);
    131c:	2001      	movs	r0, #1
    131e:	47b0      	blx	r6
			reg = nm_read_reg(BOOTROM_REG);
    1320:	0020      	movs	r0, r4
    1322:	47a8      	blx	r5
		while(reg != M2M_FINISH_BOOT_ROM)
    1324:	4b27      	ldr	r3, [pc, #156]	; (13c4 <wait_for_bootrom+0xd0>)
    1326:	4298      	cmp	r0, r3
    1328:	d1f8      	bne.n	131c <wait_for_bootrom+0x28>
				goto ERR2;
			}
		}
	}
	
	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
    132a:	2f02      	cmp	r7, #2
    132c:	d021      	beq.n	1372 <wait_for_bootrom+0x7e>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, NBIT20);
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
    132e:	2f03      	cmp	r7, #3
    1330:	d029      	beq.n	1386 <wait_for_bootrom+0x92>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, 0);
	}else if(M2M_WIFI_MODE_ETHERNET == arg){
    1332:	2f04      	cmp	r7, #4
    1334:	d030      	beq.n	1398 <wait_for_bootrom+0xa4>
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
	} else {
		/*bypass this step*/
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
    1336:	4924      	ldr	r1, [pc, #144]	; (13c8 <wait_for_bootrom+0xd4>)
    1338:	4824      	ldr	r0, [pc, #144]	; (13cc <wait_for_bootrom+0xd8>)
    133a:	4b25      	ldr	r3, [pc, #148]	; (13d0 <wait_for_bootrom+0xdc>)
    133c:	4798      	blx	r3
	uint32 u32GpReg1 = 0;
    133e:	2400      	movs	r4, #0
	}

	if(REV(nmi_get_chipid()) >= REV_3A0){
    1340:	4b24      	ldr	r3, [pc, #144]	; (13d4 <wait_for_bootrom+0xe0>)
    1342:	4798      	blx	r3
    1344:	0500      	lsls	r0, r0, #20
    1346:	0d00      	lsrs	r0, r0, #20
    1348:	4b23      	ldr	r3, [pc, #140]	; (13d8 <wait_for_bootrom+0xe4>)
    134a:	4298      	cmp	r0, r3
    134c:	d82a      	bhi.n	13a4 <wait_for_bootrom+0xb0>
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
	} else {
		chip_apply_conf(u32GpReg1);
    134e:	0020      	movs	r0, r4
    1350:	4b22      	ldr	r3, [pc, #136]	; (13dc <wait_for_bootrom+0xe8>)
    1352:	4798      	blx	r3
	}
	M2M_INFO("DriverVerInfo: 0x%08lx\n",u32DriverVerInfo);
    1354:	4822      	ldr	r0, [pc, #136]	; (13e0 <wait_for_bootrom+0xec>)
    1356:	4c23      	ldr	r4, [pc, #140]	; (13e4 <wait_for_bootrom+0xf0>)
    1358:	47a0      	blx	r4
    135a:	491b      	ldr	r1, [pc, #108]	; (13c8 <wait_for_bootrom+0xd4>)
    135c:	4822      	ldr	r0, [pc, #136]	; (13e8 <wait_for_bootrom+0xf4>)
    135e:	47a0      	blx	r4
    1360:	200d      	movs	r0, #13
    1362:	4b22      	ldr	r3, [pc, #136]	; (13ec <wait_for_bootrom+0xf8>)
    1364:	4798      	blx	r3

	nm_write_reg(BOOTROM_REG,M2M_START_FIRMWARE);
    1366:	4922      	ldr	r1, [pc, #136]	; (13f0 <wait_for_bootrom+0xfc>)
    1368:	4815      	ldr	r0, [pc, #84]	; (13c0 <wait_for_bootrom+0xcc>)
    136a:	4b19      	ldr	r3, [pc, #100]	; (13d0 <wait_for_bootrom+0xdc>)
    136c:	4798      	blx	r3
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
}
    136e:	2000      	movs	r0, #0
    1370:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    1372:	4920      	ldr	r1, [pc, #128]	; (13f4 <wait_for_bootrom+0x100>)
    1374:	4820      	ldr	r0, [pc, #128]	; (13f8 <wait_for_bootrom+0x104>)
    1376:	4c16      	ldr	r4, [pc, #88]	; (13d0 <wait_for_bootrom+0xdc>)
    1378:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, NBIT20);
    137a:	2180      	movs	r1, #128	; 0x80
    137c:	0349      	lsls	r1, r1, #13
    137e:	4813      	ldr	r0, [pc, #76]	; (13cc <wait_for_bootrom+0xd8>)
    1380:	47a0      	blx	r4
	uint32 u32GpReg1 = 0;
    1382:	2400      	movs	r4, #0
    1384:	e7dc      	b.n	1340 <wait_for_bootrom+0x4c>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    1386:	491b      	ldr	r1, [pc, #108]	; (13f4 <wait_for_bootrom+0x100>)
    1388:	481b      	ldr	r0, [pc, #108]	; (13f8 <wait_for_bootrom+0x104>)
    138a:	4c11      	ldr	r4, [pc, #68]	; (13d0 <wait_for_bootrom+0xdc>)
    138c:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, 0);
    138e:	2100      	movs	r1, #0
    1390:	480e      	ldr	r0, [pc, #56]	; (13cc <wait_for_bootrom+0xd8>)
    1392:	47a0      	blx	r4
	uint32 u32GpReg1 = 0;
    1394:	2400      	movs	r4, #0
    1396:	e7d3      	b.n	1340 <wait_for_bootrom+0x4c>
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
    1398:	490b      	ldr	r1, [pc, #44]	; (13c8 <wait_for_bootrom+0xd4>)
    139a:	480c      	ldr	r0, [pc, #48]	; (13cc <wait_for_bootrom+0xd8>)
    139c:	4b0c      	ldr	r3, [pc, #48]	; (13d0 <wait_for_bootrom+0xdc>)
    139e:	4798      	blx	r3
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
    13a0:	2480      	movs	r4, #128	; 0x80
    13a2:	e7cd      	b.n	1340 <wait_for_bootrom+0x4c>
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
    13a4:	2002      	movs	r0, #2
    13a6:	4320      	orrs	r0, r4
    13a8:	4b0c      	ldr	r3, [pc, #48]	; (13dc <wait_for_bootrom+0xe8>)
    13aa:	4798      	blx	r3
    13ac:	e7d2      	b.n	1354 <wait_for_bootrom+0x60>
    13ae:	46c0      	nop			; (mov r8, r8)
    13b0:	00001014 	.word	0x00001014
    13b4:	00001525 	.word	0x00001525
    13b8:	000001c1 	.word	0x000001c1
    13bc:	000207bc 	.word	0x000207bc
    13c0:	000c000c 	.word	0x000c000c
    13c4:	10add09e 	.word	0x10add09e
    13c8:	13301352 	.word	0x13301352
    13cc:	0000108c 	.word	0x0000108c
    13d0:	0000153d 	.word	0x0000153d
    13d4:	000010e1 	.word	0x000010e1
    13d8:	0000039f 	.word	0x0000039f
    13dc:	0000104d 	.word	0x0000104d
    13e0:	0000d5b0 	.word	0x0000d5b0
    13e4:	0000bf25 	.word	0x0000bf25
    13e8:	0000d748 	.word	0x0000d748
    13ec:	0000bf59 	.word	0x0000bf59
    13f0:	ef522f61 	.word	0xef522f61
    13f4:	3c1cd57d 	.word	0x3c1cd57d
    13f8:	000207ac 	.word	0x000207ac

000013fc <wait_for_firmware_start>:

sint8 wait_for_firmware_start(uint8 arg)
{
    13fc:	b570      	push	{r4, r5, r6, lr}
    13fe:	b082      	sub	sp, #8
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;
	uint32 u32Timeout = TIMEOUT;
	volatile uint32 regAddress = NMI_STATE_REG;
    1400:	4b15      	ldr	r3, [pc, #84]	; (1458 <wait_for_firmware_start+0x5c>)
    1402:	9301      	str	r3, [sp, #4]
	volatile uint32 checkValue = M2M_FINISH_INIT_STATE;
    1404:	4b15      	ldr	r3, [pc, #84]	; (145c <wait_for_firmware_start+0x60>)
    1406:	9300      	str	r3, [sp, #0]
	
	if((M2M_WIFI_MODE_ATE_HIGH == arg)||(M2M_WIFI_MODE_ATE_LOW == arg)) {
    1408:	3802      	subs	r0, #2
    140a:	2801      	cmp	r0, #1
    140c:	d911      	bls.n	1432 <wait_for_firmware_start+0x36>
{
    140e:	2401      	movs	r4, #1
    1410:	4264      	negs	r4, r4
    1412:	2000      	movs	r0, #0
	}
	
	
	while (checkValue != reg)
	{
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    1414:	4e12      	ldr	r6, [pc, #72]	; (1460 <wait_for_firmware_start+0x64>)
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
    1416:	4d13      	ldr	r5, [pc, #76]	; (1464 <wait_for_firmware_start+0x68>)
	while (checkValue != reg)
    1418:	9b00      	ldr	r3, [sp, #0]
    141a:	4298      	cmp	r0, r3
    141c:	d00e      	beq.n	143c <wait_for_firmware_start+0x40>
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    141e:	2002      	movs	r0, #2
    1420:	47b0      	blx	r6
		reg = nm_read_reg(regAddress);
    1422:	9801      	ldr	r0, [sp, #4]
    1424:	47a8      	blx	r5
    1426:	3c01      	subs	r4, #1
		if(++cnt >= u32Timeout)
    1428:	2c00      	cmp	r4, #0
    142a:	d1f5      	bne.n	1418 <wait_for_firmware_start+0x1c>
		{
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
    142c:	2005      	movs	r0, #5
    142e:	4240      	negs	r0, r0
    1430:	e009      	b.n	1446 <wait_for_firmware_start+0x4a>
		regAddress = NMI_REV_REG;
    1432:	4b0d      	ldr	r3, [pc, #52]	; (1468 <wait_for_firmware_start+0x6c>)
    1434:	9301      	str	r3, [sp, #4]
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
    1436:	4b0d      	ldr	r3, [pc, #52]	; (146c <wait_for_firmware_start+0x70>)
    1438:	9300      	str	r3, [sp, #0]
    143a:	e7e8      	b.n	140e <wait_for_firmware_start+0x12>
			goto ERR;
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
    143c:	9a00      	ldr	r2, [sp, #0]
    143e:	4b07      	ldr	r3, [pc, #28]	; (145c <wait_for_firmware_start+0x60>)
	sint8 ret = M2M_SUCCESS;
    1440:	2000      	movs	r0, #0
	if(M2M_FINISH_INIT_STATE == checkValue)
    1442:	429a      	cmp	r2, r3
    1444:	d001      	beq.n	144a <wait_for_firmware_start+0x4e>
	{
		nm_write_reg(NMI_STATE_REG, 0);
	}
ERR:
	return ret;
}
    1446:	b002      	add	sp, #8
    1448:	bd70      	pop	{r4, r5, r6, pc}
		nm_write_reg(NMI_STATE_REG, 0);
    144a:	2100      	movs	r1, #0
    144c:	4802      	ldr	r0, [pc, #8]	; (1458 <wait_for_firmware_start+0x5c>)
    144e:	4b08      	ldr	r3, [pc, #32]	; (1470 <wait_for_firmware_start+0x74>)
    1450:	4798      	blx	r3
	sint8 ret = M2M_SUCCESS;
    1452:	2000      	movs	r0, #0
    1454:	e7f7      	b.n	1446 <wait_for_firmware_start+0x4a>
    1456:	46c0      	nop			; (mov r8, r8)
    1458:	0000108c 	.word	0x0000108c
    145c:	02532636 	.word	0x02532636
    1460:	000001c1 	.word	0x000001c1
    1464:	00001525 	.word	0x00001525
    1468:	000207ac 	.word	0x000207ac
    146c:	d75dc1c3 	.word	0xd75dc1c3
    1470:	0000153d 	.word	0x0000153d

00001474 <chip_deinit>:

sint8 chip_deinit(void)
{
    1474:	b510      	push	{r4, lr}
    1476:	b082      	sub	sp, #8
	uint32 reg = 0;
    1478:	2300      	movs	r3, #0
    147a:	9301      	str	r3, [sp, #4]
	sint8 ret;

	/**
	stop the firmware, need a re-download
	**/
	ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
    147c:	a901      	add	r1, sp, #4
    147e:	20a0      	movs	r0, #160	; 0xa0
    1480:	0140      	lsls	r0, r0, #5
    1482:	4b14      	ldr	r3, [pc, #80]	; (14d4 <chip_deinit+0x60>)
    1484:	4798      	blx	r3
    1486:	1e04      	subs	r4, r0, #0
	if (ret != M2M_SUCCESS) {
    1488:	d115      	bne.n	14b6 <chip_deinit+0x42>
		M2M_ERR("failed to de-initialize\n");
		goto ERR1;
	}
	reg &= ~(1 << 10);
    148a:	4913      	ldr	r1, [pc, #76]	; (14d8 <chip_deinit+0x64>)
    148c:	9b01      	ldr	r3, [sp, #4]
    148e:	4019      	ands	r1, r3
    1490:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_GLB_RESET_0, reg);
    1492:	20a0      	movs	r0, #160	; 0xa0
    1494:	0140      	lsls	r0, r0, #5
    1496:	4b11      	ldr	r3, [pc, #68]	; (14dc <chip_deinit+0x68>)
    1498:	4798      	blx	r3
    149a:	1e04      	subs	r4, r0, #0
	if (ret != M2M_SUCCESS) {
    149c:	d016      	beq.n	14cc <chip_deinit+0x58>
		M2M_ERR("failed to de-initialize\n");
    149e:	4a10      	ldr	r2, [pc, #64]	; (14e0 <chip_deinit+0x6c>)
    14a0:	4910      	ldr	r1, [pc, #64]	; (14e4 <chip_deinit+0x70>)
    14a2:	4811      	ldr	r0, [pc, #68]	; (14e8 <chip_deinit+0x74>)
    14a4:	4b11      	ldr	r3, [pc, #68]	; (14ec <chip_deinit+0x78>)
    14a6:	4798      	blx	r3
    14a8:	4811      	ldr	r0, [pc, #68]	; (14f0 <chip_deinit+0x7c>)
    14aa:	4b12      	ldr	r3, [pc, #72]	; (14f4 <chip_deinit+0x80>)
    14ac:	4798      	blx	r3
    14ae:	200d      	movs	r0, #13
    14b0:	4b11      	ldr	r3, [pc, #68]	; (14f8 <chip_deinit+0x84>)
    14b2:	4798      	blx	r3
		goto ERR1;
    14b4:	e00a      	b.n	14cc <chip_deinit+0x58>
		M2M_ERR("failed to de-initialize\n");
    14b6:	4a11      	ldr	r2, [pc, #68]	; (14fc <chip_deinit+0x88>)
    14b8:	490a      	ldr	r1, [pc, #40]	; (14e4 <chip_deinit+0x70>)
    14ba:	480b      	ldr	r0, [pc, #44]	; (14e8 <chip_deinit+0x74>)
    14bc:	4b0b      	ldr	r3, [pc, #44]	; (14ec <chip_deinit+0x78>)
    14be:	4798      	blx	r3
    14c0:	480b      	ldr	r0, [pc, #44]	; (14f0 <chip_deinit+0x7c>)
    14c2:	4b0c      	ldr	r3, [pc, #48]	; (14f4 <chip_deinit+0x80>)
    14c4:	4798      	blx	r3
    14c6:	200d      	movs	r0, #13
    14c8:	4b0b      	ldr	r3, [pc, #44]	; (14f8 <chip_deinit+0x84>)
    14ca:	4798      	blx	r3
	}

ERR1:
	return ret;
}
    14cc:	0020      	movs	r0, r4
    14ce:	b002      	add	sp, #8
    14d0:	bd10      	pop	{r4, pc}
    14d2:	46c0      	nop			; (mov r8, r8)
    14d4:	00001531 	.word	0x00001531
    14d8:	fffffbff 	.word	0xfffffbff
    14dc:	0000153d 	.word	0x0000153d
    14e0:	00000207 	.word	0x00000207
    14e4:	0000d6f0 	.word	0x0000d6f0
    14e8:	0000d488 	.word	0x0000d488
    14ec:	0000bf25 	.word	0x0000bf25
    14f0:	0000d6fc 	.word	0x0000d6fc
    14f4:	0000c041 	.word	0x0000c041
    14f8:	0000bf59 	.word	0x0000bf59
    14fc:	00000201 	.word	0x00000201

00001500 <nm_bus_iface_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_bus_iface_init(void *pvInitVal)
{
    1500:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_init(pvInitVal);
    1502:	4b01      	ldr	r3, [pc, #4]	; (1508 <nm_bus_iface_init+0x8>)
    1504:	4798      	blx	r3
	return ret;
}
    1506:	bd10      	pop	{r4, pc}
    1508:	000002f9 	.word	0x000002f9

0000150c <nm_bus_iface_deinit>:
*	@author	Samer Sarhan
*	@date	07 April 2014
*	@version	1.0
*/
sint8 nm_bus_iface_deinit(void)
{
    150c:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_deinit();
    150e:	4b01      	ldr	r3, [pc, #4]	; (1514 <nm_bus_iface_deinit+0x8>)
    1510:	4798      	blx	r3

	return ret;
}
    1512:	bd10      	pop	{r4, pc}
    1514:	0000052d 	.word	0x0000052d

00001518 <nm_bus_reset>:
*	@brief	reset bus interface
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@version	1.0
*/
sint8 nm_bus_reset(void)
{
    1518:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
#ifdef CONF_WINC_USE_UART
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_reset();
    151a:	4b01      	ldr	r3, [pc, #4]	; (1520 <nm_bus_reset+0x8>)
    151c:	4798      	blx	r3
#else
#error "Plesae define bus usage"
#endif

	return ret;
}
    151e:	bd10      	pop	{r4, pc}
    1520:	00001e85 	.word	0x00001e85

00001524 <nm_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_read_reg(uint32 u32Addr)
{
    1524:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg(u32Addr);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg(u32Addr);
    1526:	4b01      	ldr	r3, [pc, #4]	; (152c <nm_read_reg+0x8>)
    1528:	4798      	blx	r3
	return nm_i2c_read_reg(u32Addr);
#else
#error "Plesae define bus usage"
#endif

}
    152a:	bd10      	pop	{r4, pc}
    152c:	00001ebd 	.word	0x00001ebd

00001530 <nm_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    1530:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg_with_ret(u32Addr,pu32RetVal);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg_with_ret(u32Addr,pu32RetVal);
    1532:	4b01      	ldr	r3, [pc, #4]	; (1538 <nm_read_reg_with_ret+0x8>)
    1534:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_read_reg_with_ret(u32Addr,pu32RetVal);
#else
#error "Plesae define bus usage"
#endif
}
    1536:	bd10      	pop	{r4, pc}
    1538:	00001ed1 	.word	0x00001ed1

0000153c <nm_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_reg(uint32 u32Addr, uint32 u32Val)
{
    153c:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_reg(u32Addr,u32Val);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_reg(u32Addr,u32Val);
    153e:	4b01      	ldr	r3, [pc, #4]	; (1544 <nm_write_reg+0x8>)
    1540:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_write_reg(u32Addr,u32Val);
#else
#error "Plesae define bus usage"
#endif
}
    1542:	bd10      	pop	{r4, pc}
    1544:	00001ee9 	.word	0x00001ee9

00001548 <nm_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    1548:	b5f0      	push	{r4, r5, r6, r7, lr}
    154a:	46d6      	mov	lr, sl
    154c:	464f      	mov	r7, r9
    154e:	4646      	mov	r6, r8
    1550:	b5c0      	push	{r6, r7, lr}
    1552:	b082      	sub	sp, #8
    1554:	4680      	mov	r8, r0
    1556:	4689      	mov	r9, r1
    1558:	0015      	movs	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    155a:	4b13      	ldr	r3, [pc, #76]	; (15a8 <nm_read_block+0x60>)
    155c:	881f      	ldrh	r7, [r3, #0]
    155e:	3f08      	subs	r7, #8
    1560:	b2bb      	uxth	r3, r7
    1562:	9301      	str	r3, [sp, #4]
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    1564:	001e      	movs	r6, r3
    1566:	0004      	movs	r4, r0
    1568:	429a      	cmp	r2, r3
    156a:	d91a      	bls.n	15a2 <nm_read_block+0x5a>
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    156c:	4b0f      	ldr	r3, [pc, #60]	; (15ac <nm_read_block+0x64>)
    156e:	469a      	mov	sl, r3
    1570:	1a37      	subs	r7, r6, r0
    1572:	4643      	mov	r3, r8
    1574:	1ae1      	subs	r1, r4, r3
    1576:	4449      	add	r1, r9
    1578:	9a01      	ldr	r2, [sp, #4]
    157a:	0020      	movs	r0, r4
    157c:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    157e:	2800      	cmp	r0, #0
    1580:	d109      	bne.n	1596 <nm_read_block+0x4e>
			u32Sz -= u16MaxTrxSz;
    1582:	1bad      	subs	r5, r5, r6
    1584:	1939      	adds	r1, r7, r4
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
    1586:	19a4      	adds	r4, r4, r6
		if(u32Sz <= u16MaxTrxSz)
    1588:	42b5      	cmp	r5, r6
    158a:	d8f2      	bhi.n	1572 <nm_read_block+0x2a>
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    158c:	b2aa      	uxth	r2, r5
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
    158e:	4449      	add	r1, r9
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    1590:	0020      	movs	r0, r4
    1592:	4b06      	ldr	r3, [pc, #24]	; (15ac <nm_read_block+0x64>)
    1594:	4798      	blx	r3
		}
	}

	return s8Ret;
}
    1596:	b002      	add	sp, #8
    1598:	bc1c      	pop	{r2, r3, r4}
    159a:	4690      	mov	r8, r2
    159c:	4699      	mov	r9, r3
    159e:	46a2      	mov	sl, r4
    15a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32 off = 0;
    15a2:	2100      	movs	r1, #0
    15a4:	e7f2      	b.n	158c <nm_read_block+0x44>
    15a6:	46c0      	nop			; (mov r8, r8)
    15a8:	20000008 	.word	0x20000008
    15ac:	00001fcd 	.word	0x00001fcd

000015b0 <nm_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    15b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    15b2:	46d6      	mov	lr, sl
    15b4:	464f      	mov	r7, r9
    15b6:	4646      	mov	r6, r8
    15b8:	b5c0      	push	{r6, r7, lr}
    15ba:	b082      	sub	sp, #8
    15bc:	4680      	mov	r8, r0
    15be:	4689      	mov	r9, r1
    15c0:	0015      	movs	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    15c2:	4b13      	ldr	r3, [pc, #76]	; (1610 <nm_write_block+0x60>)
    15c4:	881f      	ldrh	r7, [r3, #0]
    15c6:	3f08      	subs	r7, #8
    15c8:	b2bb      	uxth	r3, r7
    15ca:	9301      	str	r3, [sp, #4]
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    15cc:	001e      	movs	r6, r3
    15ce:	0004      	movs	r4, r0
    15d0:	429a      	cmp	r2, r3
    15d2:	d91a      	bls.n	160a <nm_write_block+0x5a>
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    15d4:	4b0f      	ldr	r3, [pc, #60]	; (1614 <nm_write_block+0x64>)
    15d6:	469a      	mov	sl, r3
    15d8:	1a37      	subs	r7, r6, r0
    15da:	4643      	mov	r3, r8
    15dc:	1ae1      	subs	r1, r4, r3
    15de:	4449      	add	r1, r9
    15e0:	9a01      	ldr	r2, [sp, #4]
    15e2:	0020      	movs	r0, r4
    15e4:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    15e6:	2800      	cmp	r0, #0
    15e8:	d109      	bne.n	15fe <nm_write_block+0x4e>
			u32Sz -= u16MaxTrxSz;
    15ea:	1bad      	subs	r5, r5, r6
    15ec:	1939      	adds	r1, r7, r4
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
    15ee:	19a4      	adds	r4, r4, r6
		if(u32Sz <= u16MaxTrxSz)
    15f0:	42b5      	cmp	r5, r6
    15f2:	d8f2      	bhi.n	15da <nm_write_block+0x2a>
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    15f4:	b2aa      	uxth	r2, r5
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
    15f6:	4449      	add	r1, r9
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    15f8:	0020      	movs	r0, r4
    15fa:	4b06      	ldr	r3, [pc, #24]	; (1614 <nm_write_block+0x64>)
    15fc:	4798      	blx	r3
		}
	}

	return s8Ret;
}
    15fe:	b002      	add	sp, #8
    1600:	bc1c      	pop	{r2, r3, r4}
    1602:	4690      	mov	r8, r2
    1604:	4699      	mov	r9, r3
    1606:	46a2      	mov	sl, r4
    1608:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32 off = 0;
    160a:	2100      	movs	r1, #0
    160c:	e7f2      	b.n	15f4 <nm_write_block+0x44>
    160e:	46c0      	nop			; (mov r8, r8)
    1610:	20000008 	.word	0x20000008
    1614:	00002129 	.word	0x00002129

00001618 <nm_get_firmware_full_info>:
*	@param [out]	M2mRev
*			    pointer holds address of structure "tstrM2mRev" that contains the firmware version parameters
*	@version	1.0
*/
sint8 nm_get_firmware_full_info(tstrM2mRev* pstrRev)
{
    1618:	b570      	push	{r4, r5, r6, lr}
    161a:	b084      	sub	sp, #16
    161c:	0004      	movs	r4, r0
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
    161e:	2300      	movs	r3, #0
    1620:	9303      	str	r3, [sp, #12]
	sint8	ret = M2M_SUCCESS;
	tstrGpRegs strgp = {0};
    1622:	2208      	movs	r2, #8
    1624:	2100      	movs	r1, #0
    1626:	a801      	add	r0, sp, #4
    1628:	4b2d      	ldr	r3, [pc, #180]	; (16e0 <nm_get_firmware_full_info+0xc8>)
    162a:	4798      	blx	r3
	if (pstrRev != NULL)
    162c:	2c00      	cmp	r4, #0
    162e:	d044      	beq.n	16ba <nm_get_firmware_full_info+0xa2>
	{
		m2m_memset((uint8*)pstrRev,0,sizeof(tstrM2mRev));
    1630:	2228      	movs	r2, #40	; 0x28
    1632:	2100      	movs	r1, #0
    1634:	0020      	movs	r0, r4
    1636:	4b2b      	ldr	r3, [pc, #172]	; (16e4 <nm_get_firmware_full_info+0xcc>)
    1638:	4798      	blx	r3
		ret = nm_read_reg_with_ret(rNMI_GP_REG_2, &reg);
    163a:	a903      	add	r1, sp, #12
    163c:	482a      	ldr	r0, [pc, #168]	; (16e8 <nm_get_firmware_full_info+0xd0>)
    163e:	4b2b      	ldr	r3, [pc, #172]	; (16ec <nm_get_firmware_full_info+0xd4>)
    1640:	4798      	blx	r3
		if(ret == M2M_SUCCESS)
    1642:	2800      	cmp	r0, #0
    1644:	d13a      	bne.n	16bc <nm_get_firmware_full_info+0xa4>
		{
			if(reg != 0)
    1646:	9b03      	ldr	r3, [sp, #12]
    1648:	2b00      	cmp	r3, #0
    164a:	d039      	beq.n	16c0 <nm_get_firmware_full_info+0xa8>
			{
				ret = nm_read_block(reg|0x30000,(uint8*)&strgp,sizeof(tstrGpRegs));
    164c:	20c0      	movs	r0, #192	; 0xc0
    164e:	0280      	lsls	r0, r0, #10
    1650:	4318      	orrs	r0, r3
    1652:	2208      	movs	r2, #8
    1654:	a901      	add	r1, sp, #4
    1656:	4b26      	ldr	r3, [pc, #152]	; (16f0 <nm_get_firmware_full_info+0xd8>)
    1658:	4798      	blx	r3
				if(ret == M2M_SUCCESS)
    165a:	2800      	cmp	r0, #0
    165c:	d12e      	bne.n	16bc <nm_get_firmware_full_info+0xa4>
				{
					reg = strgp.u32Firmware_Ota_rev;
					reg &= 0x0000ffff;
    165e:	9b02      	ldr	r3, [sp, #8]
    1660:	0418      	lsls	r0, r3, #16
    1662:	0c00      	lsrs	r0, r0, #16
    1664:	9003      	str	r0, [sp, #12]
					if(reg != 0)
    1666:	d02e      	beq.n	16c6 <nm_get_firmware_full_info+0xae>
					{
						ret = nm_read_block(reg|0x30000,(uint8*)pstrRev,sizeof(tstrM2mRev));
    1668:	23c0      	movs	r3, #192	; 0xc0
    166a:	029b      	lsls	r3, r3, #10
    166c:	4318      	orrs	r0, r3
    166e:	2228      	movs	r2, #40	; 0x28
    1670:	0021      	movs	r1, r4
    1672:	4b1f      	ldr	r3, [pc, #124]	; (16f0 <nm_get_firmware_full_info+0xd8>)
    1674:	4798      	blx	r3
						if(ret == M2M_SUCCESS)
    1676:	2800      	cmp	r0, #0
    1678:	d120      	bne.n	16bc <nm_get_firmware_full_info+0xa4>
						{
							curr_firm_ver   = M2M_MAKE_VERSION(pstrRev->u8FirmwareMajor, pstrRev->u8FirmwareMinor,pstrRev->u8FirmwarePatch);
    167a:	7921      	ldrb	r1, [r4, #4]
    167c:	0209      	lsls	r1, r1, #8
    167e:	79a2      	ldrb	r2, [r4, #6]
    1680:	230f      	movs	r3, #15
    1682:	401a      	ands	r2, r3
    1684:	430a      	orrs	r2, r1
    1686:	7961      	ldrb	r1, [r4, #5]
    1688:	0109      	lsls	r1, r1, #4
    168a:	25ff      	movs	r5, #255	; 0xff
    168c:	4029      	ands	r1, r5
    168e:	430a      	orrs	r2, r1
							curr_drv_ver    = M2M_MAKE_VERSION(M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
							min_req_drv_ver = M2M_MAKE_VERSION(pstrRev->u8DriverMajor, pstrRev->u8DriverMinor,pstrRev->u8DriverPatch);
    1690:	79e1      	ldrb	r1, [r4, #7]
    1692:	0209      	lsls	r1, r1, #8
    1694:	7a66      	ldrb	r6, [r4, #9]
    1696:	4033      	ands	r3, r6
    1698:	430b      	orrs	r3, r1
    169a:	7a21      	ldrb	r1, [r4, #8]
    169c:	0109      	lsls	r1, r1, #4
    169e:	400d      	ands	r5, r1
    16a0:	432b      	orrs	r3, r5
							if((curr_firm_ver == 0)||(min_req_drv_ver == 0)||(min_req_drv_ver == 0)){
    16a2:	2a00      	cmp	r2, #0
    16a4:	d012      	beq.n	16cc <nm_get_firmware_full_info+0xb4>
    16a6:	2b00      	cmp	r3, #0
    16a8:	d013      	beq.n	16d2 <nm_get_firmware_full_info+0xba>
								ret = M2M_ERR_FAIL;
								goto EXIT;
							}
							if(curr_drv_ver <  min_req_drv_ver) {
    16aa:	4912      	ldr	r1, [pc, #72]	; (16f4 <nm_get_firmware_full_info+0xdc>)
    16ac:	428b      	cmp	r3, r1
    16ae:	d813      	bhi.n	16d8 <nm_get_firmware_full_info+0xc0>
								/*The current driver version should be larger or equal 
								than the min driver that the current firmware support  */
								ret = M2M_ERR_FW_VER_MISMATCH;
								goto EXIT;
							}
							if(curr_drv_ver >  curr_firm_ver) {
    16b0:	4b11      	ldr	r3, [pc, #68]	; (16f8 <nm_get_firmware_full_info+0xe0>)
    16b2:	429a      	cmp	r2, r3
    16b4:	d802      	bhi.n	16bc <nm_get_firmware_full_info+0xa4>
								/*The current driver should be equal or less than the firmware version*/
								ret = M2M_ERR_FW_VER_MISMATCH;
    16b6:	380d      	subs	r0, #13
    16b8:	e000      	b.n	16bc <nm_get_firmware_full_info+0xa4>
	sint8	ret = M2M_SUCCESS;
    16ba:	2000      	movs	r0, #0
			}
		}
	}
EXIT:
	return ret;
}
    16bc:	b004      	add	sp, #16
    16be:	bd70      	pop	{r4, r5, r6, pc}
				ret = M2M_ERR_FAIL;
    16c0:	200c      	movs	r0, #12
    16c2:	4240      	negs	r0, r0
    16c4:	e7fa      	b.n	16bc <nm_get_firmware_full_info+0xa4>
						ret = M2M_ERR_FAIL;
    16c6:	200c      	movs	r0, #12
    16c8:	4240      	negs	r0, r0
    16ca:	e7f7      	b.n	16bc <nm_get_firmware_full_info+0xa4>
								ret = M2M_ERR_FAIL;
    16cc:	200c      	movs	r0, #12
    16ce:	4240      	negs	r0, r0
    16d0:	e7f4      	b.n	16bc <nm_get_firmware_full_info+0xa4>
    16d2:	200c      	movs	r0, #12
    16d4:	4240      	negs	r0, r0
    16d6:	e7f1      	b.n	16bc <nm_get_firmware_full_info+0xa4>
								ret = M2M_ERR_FW_VER_MISMATCH;
    16d8:	200d      	movs	r0, #13
    16da:	4240      	negs	r0, r0
    16dc:	e7ee      	b.n	16bc <nm_get_firmware_full_info+0xa4>
    16de:	46c0      	nop			; (mov r8, r8)
    16e0:	0000bf15 	.word	0x0000bf15
    16e4:	00000591 	.word	0x00000591
    16e8:	000c0008 	.word	0x000c0008
    16ec:	00001531 	.word	0x00001531
    16f0:	00001549 	.word	0x00001549
    16f4:	00001352 	.word	0x00001352
    16f8:	00001351 	.word	0x00001351

000016fc <nm_drv_init>:
*	@author	M. Abdelmawla
*	@date	15 July 2012
*	@version	1.0
*/
sint8 nm_drv_init(void * arg)
{
    16fc:	b570      	push	{r4, r5, r6, lr}
	sint8 ret = M2M_SUCCESS;
	uint8 u8Mode;
	
	if(NULL != arg) {
    16fe:	2800      	cmp	r0, #0
    1700:	d00b      	beq.n	171a <nm_drv_init+0x1e>
		u8Mode = *((uint8 *)arg);
    1702:	7805      	ldrb	r5, [r0, #0]
		if((u8Mode < M2M_WIFI_MODE_NORMAL)||(u8Mode >= M2M_WIFI_MODE_MAX)) {
    1704:	1e6b      	subs	r3, r5, #1
    1706:	2b03      	cmp	r3, #3
    1708:	d900      	bls.n	170c <nm_drv_init+0x10>
			u8Mode = M2M_WIFI_MODE_NORMAL;
    170a:	2501      	movs	r5, #1
		}
	} else {
		u8Mode = M2M_WIFI_MODE_NORMAL;
	}
	
	ret = nm_bus_iface_init(NULL);
    170c:	2000      	movs	r0, #0
    170e:	4b15      	ldr	r3, [pc, #84]	; (1764 <nm_drv_init+0x68>)
    1710:	4798      	blx	r3
    1712:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1714:	d003      	beq.n	171e <nm_drv_init+0x22>
	return ret;
ERR2:
	nm_bus_iface_deinit();
ERR1:
	return ret;
}
    1716:	0020      	movs	r0, r4
    1718:	bd70      	pop	{r4, r5, r6, pc}
		u8Mode = M2M_WIFI_MODE_NORMAL;
    171a:	2501      	movs	r5, #1
    171c:	e7f6      	b.n	170c <nm_drv_init+0x10>
	nm_spi_init();
    171e:	4b12      	ldr	r3, [pc, #72]	; (1768 <nm_drv_init+0x6c>)
    1720:	4798      	blx	r3
	ret = wait_for_bootrom(u8Mode);
    1722:	0028      	movs	r0, r5
    1724:	4b11      	ldr	r3, [pc, #68]	; (176c <nm_drv_init+0x70>)
    1726:	4798      	blx	r3
    1728:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    172a:	d117      	bne.n	175c <nm_drv_init+0x60>
	ret = wait_for_firmware_start(u8Mode);
    172c:	0028      	movs	r0, r5
    172e:	4b10      	ldr	r3, [pc, #64]	; (1770 <nm_drv_init+0x74>)
    1730:	4798      	blx	r3
    1732:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1734:	d112      	bne.n	175c <nm_drv_init+0x60>
	if((M2M_WIFI_MODE_ATE_HIGH == u8Mode)||(M2M_WIFI_MODE_ATE_LOW == u8Mode)) {
    1736:	3d02      	subs	r5, #2
    1738:	2d01      	cmp	r5, #1
    173a:	d9ec      	bls.n	1716 <nm_drv_init+0x1a>
	ret = enable_interrupts();
    173c:	4b0d      	ldr	r3, [pc, #52]	; (1774 <nm_drv_init+0x78>)
    173e:	4798      	blx	r3
    1740:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1742:	d0e8      	beq.n	1716 <nm_drv_init+0x1a>
		M2M_ERR("failed to enable interrupts..\n");
    1744:	22a7      	movs	r2, #167	; 0xa7
    1746:	0052      	lsls	r2, r2, #1
    1748:	490b      	ldr	r1, [pc, #44]	; (1778 <nm_drv_init+0x7c>)
    174a:	480c      	ldr	r0, [pc, #48]	; (177c <nm_drv_init+0x80>)
    174c:	4b0c      	ldr	r3, [pc, #48]	; (1780 <nm_drv_init+0x84>)
    174e:	4798      	blx	r3
    1750:	480c      	ldr	r0, [pc, #48]	; (1784 <nm_drv_init+0x88>)
    1752:	4b0d      	ldr	r3, [pc, #52]	; (1788 <nm_drv_init+0x8c>)
    1754:	4798      	blx	r3
    1756:	200d      	movs	r0, #13
    1758:	4b0c      	ldr	r3, [pc, #48]	; (178c <nm_drv_init+0x90>)
    175a:	4798      	blx	r3
	nm_bus_iface_deinit();
    175c:	4b0c      	ldr	r3, [pc, #48]	; (1790 <nm_drv_init+0x94>)
    175e:	4798      	blx	r3
    1760:	e7d9      	b.n	1716 <nm_drv_init+0x1a>
    1762:	46c0      	nop			; (mov r8, r8)
    1764:	00001501 	.word	0x00001501
    1768:	00001f01 	.word	0x00001f01
    176c:	000012f5 	.word	0x000012f5
    1770:	000013fd 	.word	0x000013fd
    1774:	00001085 	.word	0x00001085
    1778:	0000d760 	.word	0x0000d760
    177c:	0000d488 	.word	0x0000d488
    1780:	0000bf25 	.word	0x0000bf25
    1784:	0000d7dc 	.word	0x0000d7dc
    1788:	0000c041 	.word	0x0000c041
    178c:	0000bf59 	.word	0x0000bf59
    1790:	0000150d 	.word	0x0000150d

00001794 <nm_drv_deinit>:
*	@author	M. Abdelmawla
*	@date	17 July 2012
*	@version	1.0
*/
sint8 nm_drv_deinit(void * arg)
{
    1794:	b510      	push	{r4, lr}
	sint8 ret;

	ret = chip_deinit();
    1796:	4b1c      	ldr	r3, [pc, #112]	; (1808 <nm_drv_deinit+0x74>)
    1798:	4798      	blx	r3
    179a:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    179c:	d10b      	bne.n	17b6 <nm_drv_deinit+0x22>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
		goto ERR1;
	}
	
	/* Disable SPI flash to save power when the chip is off */
	ret = spi_flash_enable(0);
    179e:	2000      	movs	r0, #0
    17a0:	4b1a      	ldr	r3, [pc, #104]	; (180c <nm_drv_deinit+0x78>)
    17a2:	4798      	blx	r3
    17a4:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    17a6:	d114      	bne.n	17d2 <nm_drv_deinit+0x3e>
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
		goto ERR1;
	}

	ret = nm_bus_iface_deinit();
    17a8:	4b19      	ldr	r3, [pc, #100]	; (1810 <nm_drv_deinit+0x7c>)
    17aa:	4798      	blx	r3
    17ac:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    17ae:	d11d      	bne.n	17ec <nm_drv_deinit+0x58>
		M2M_ERR("[nmi stop]: fail init bus\n");
		goto ERR1;
	}
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_deinit();
    17b0:	4b18      	ldr	r3, [pc, #96]	; (1814 <nm_drv_deinit+0x80>)
    17b2:	4798      	blx	r3
    17b4:	e00b      	b.n	17ce <nm_drv_deinit+0x3a>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
    17b6:	2266      	movs	r2, #102	; 0x66
    17b8:	32ff      	adds	r2, #255	; 0xff
    17ba:	4917      	ldr	r1, [pc, #92]	; (1818 <nm_drv_deinit+0x84>)
    17bc:	4817      	ldr	r0, [pc, #92]	; (181c <nm_drv_deinit+0x88>)
    17be:	4b18      	ldr	r3, [pc, #96]	; (1820 <nm_drv_deinit+0x8c>)
    17c0:	4798      	blx	r3
    17c2:	4818      	ldr	r0, [pc, #96]	; (1824 <nm_drv_deinit+0x90>)
    17c4:	4b18      	ldr	r3, [pc, #96]	; (1828 <nm_drv_deinit+0x94>)
    17c6:	4798      	blx	r3
    17c8:	200d      	movs	r0, #13
    17ca:	4b18      	ldr	r3, [pc, #96]	; (182c <nm_drv_deinit+0x98>)
    17cc:	4798      	blx	r3
#endif

ERR1:
	return ret;
}
    17ce:	0020      	movs	r0, r4
    17d0:	bd10      	pop	{r4, pc}
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
    17d2:	22b6      	movs	r2, #182	; 0xb6
    17d4:	0052      	lsls	r2, r2, #1
    17d6:	4910      	ldr	r1, [pc, #64]	; (1818 <nm_drv_deinit+0x84>)
    17d8:	4810      	ldr	r0, [pc, #64]	; (181c <nm_drv_deinit+0x88>)
    17da:	4b11      	ldr	r3, [pc, #68]	; (1820 <nm_drv_deinit+0x8c>)
    17dc:	4798      	blx	r3
    17de:	4814      	ldr	r0, [pc, #80]	; (1830 <nm_drv_deinit+0x9c>)
    17e0:	4b11      	ldr	r3, [pc, #68]	; (1828 <nm_drv_deinit+0x94>)
    17e2:	4798      	blx	r3
    17e4:	200d      	movs	r0, #13
    17e6:	4b11      	ldr	r3, [pc, #68]	; (182c <nm_drv_deinit+0x98>)
    17e8:	4798      	blx	r3
		goto ERR1;
    17ea:	e7f0      	b.n	17ce <nm_drv_deinit+0x3a>
		M2M_ERR("[nmi stop]: fail init bus\n");
    17ec:	22b9      	movs	r2, #185	; 0xb9
    17ee:	0052      	lsls	r2, r2, #1
    17f0:	4909      	ldr	r1, [pc, #36]	; (1818 <nm_drv_deinit+0x84>)
    17f2:	480a      	ldr	r0, [pc, #40]	; (181c <nm_drv_deinit+0x88>)
    17f4:	4b0a      	ldr	r3, [pc, #40]	; (1820 <nm_drv_deinit+0x8c>)
    17f6:	4798      	blx	r3
    17f8:	480e      	ldr	r0, [pc, #56]	; (1834 <nm_drv_deinit+0xa0>)
    17fa:	4b0b      	ldr	r3, [pc, #44]	; (1828 <nm_drv_deinit+0x94>)
    17fc:	4798      	blx	r3
    17fe:	200d      	movs	r0, #13
    1800:	4b0a      	ldr	r3, [pc, #40]	; (182c <nm_drv_deinit+0x98>)
    1802:	4798      	blx	r3
		goto ERR1;
    1804:	e7e3      	b.n	17ce <nm_drv_deinit+0x3a>
    1806:	46c0      	nop			; (mov r8, r8)
    1808:	00001475 	.word	0x00001475
    180c:	00002a89 	.word	0x00002a89
    1810:	0000150d 	.word	0x0000150d
    1814:	00001ead 	.word	0x00001ead
    1818:	0000d76c 	.word	0x0000d76c
    181c:	0000d488 	.word	0x0000d488
    1820:	0000bf25 	.word	0x0000bf25
    1824:	0000d77c 	.word	0x0000d77c
    1828:	0000c041 	.word	0x0000c041
    182c:	0000bf59 	.word	0x0000bf59
    1830:	0000d79c 	.word	0x0000d79c
    1834:	0000d7c0 	.word	0x0000d7c0

00001838 <nmi_spi_write>:
	spi.u16Sz = sz;
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
}

static sint8 nmi_spi_write(uint8* b, uint16 sz)
{
    1838:	b500      	push	{lr}
    183a:	b085      	sub	sp, #20
	tstrNmSpiRw spi;
	spi.pu8InBuf = b;
    183c:	ab01      	add	r3, sp, #4
    183e:	9001      	str	r0, [sp, #4]
	spi.pu8OutBuf = NULL;
    1840:	2200      	movs	r2, #0
    1842:	9202      	str	r2, [sp, #8]
	spi.u16Sz = sz;
    1844:	8119      	strh	r1, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    1846:	0019      	movs	r1, r3
    1848:	2003      	movs	r0, #3
    184a:	4b02      	ldr	r3, [pc, #8]	; (1854 <nmi_spi_write+0x1c>)
    184c:	4798      	blx	r3
}
    184e:	b005      	add	sp, #20
    1850:	bd00      	pop	{pc}
    1852:	46c0      	nop			; (mov r8, r8)
    1854:	000003e1 	.word	0x000003e1

00001858 <spi_cmd>:
#define DATA_PKT_SZ_4K			(4 * 1024)
#define DATA_PKT_SZ_8K			(8 * 1024)
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static sint8 spi_cmd(uint8 cmd, uint32 adr, uint32 u32data, uint32 sz,uint8 clockless)
{
    1858:	b570      	push	{r4, r5, r6, lr}
    185a:	b084      	sub	sp, #16
    185c:	ac08      	add	r4, sp, #32
    185e:	7825      	ldrb	r5, [r4, #0]
	uint8 bc[9];
	uint8 len = 5;
	sint8 result = N_OK;

	bc[0] = cmd;
    1860:	ac01      	add	r4, sp, #4
    1862:	7020      	strb	r0, [r4, #0]
	switch (cmd) {
    1864:	303f      	adds	r0, #63	; 0x3f
    1866:	b2c4      	uxtb	r4, r0
    1868:	2c0e      	cmp	r4, #14
    186a:	d900      	bls.n	186e <spi_cmd+0x16>
    186c:	e084      	b.n	1978 <spi_cmd+0x120>
    186e:	00a0      	lsls	r0, r4, #2
    1870:	4c4f      	ldr	r4, [pc, #316]	; (19b0 <spi_cmd+0x158>)
    1872:	5820      	ldr	r0, [r4, r0]
    1874:	4687      	mov	pc, r0
	case CMD_SINGLE_READ:				/* single word (4 bytes) read */
		bc[1] = (uint8)(adr >> 16);
    1876:	ab01      	add	r3, sp, #4
    1878:	0c0a      	lsrs	r2, r1, #16
    187a:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    187c:	0a0a      	lsrs	r2, r1, #8
    187e:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)adr;
    1880:	70d9      	strb	r1, [r3, #3]
		len = 5;
    1882:	2105      	movs	r1, #5
		result = N_FAIL;
		break;
	}

	if (result) {
		if (!gu8Crc_off)
    1884:	4b4b      	ldr	r3, [pc, #300]	; (19b4 <spi_cmd+0x15c>)
    1886:	781b      	ldrb	r3, [r3, #0]
    1888:	2b00      	cmp	r3, #0
    188a:	d077      	beq.n	197c <spi_cmd+0x124>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
		else
			len-=1;
    188c:	3901      	subs	r1, #1
    188e:	b2c9      	uxtb	r1, r1
    1890:	e083      	b.n	199a <spi_cmd+0x142>
		bc[1] = (uint8)(adr >> 8);
    1892:	0a0b      	lsrs	r3, r1, #8
    1894:	b2db      	uxtb	r3, r3
		if(clockless)  bc[1] |= (1 << 7);
    1896:	2d00      	cmp	r5, #0
    1898:	d107      	bne.n	18aa <spi_cmd+0x52>
		bc[1] = (uint8)(adr >> 8);
    189a:	aa01      	add	r2, sp, #4
    189c:	7053      	strb	r3, [r2, #1]
		bc[2] = (uint8)adr;
    189e:	ab01      	add	r3, sp, #4
    18a0:	7099      	strb	r1, [r3, #2]
		bc[3] = 0x00;
    18a2:	2200      	movs	r2, #0
    18a4:	70da      	strb	r2, [r3, #3]
		len = 5;
    18a6:	2105      	movs	r1, #5
		break;
    18a8:	e7ec      	b.n	1884 <spi_cmd+0x2c>
		if(clockless)  bc[1] |= (1 << 7);
    18aa:	2280      	movs	r2, #128	; 0x80
    18ac:	4252      	negs	r2, r2
    18ae:	4313      	orrs	r3, r2
    18b0:	aa01      	add	r2, sp, #4
    18b2:	7053      	strb	r3, [r2, #1]
    18b4:	e7f3      	b.n	189e <spi_cmd+0x46>
		bc[1] = 0x00;
    18b6:	ab01      	add	r3, sp, #4
    18b8:	2200      	movs	r2, #0
    18ba:	705a      	strb	r2, [r3, #1]
		bc[2] = 0x00;
    18bc:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    18be:	70da      	strb	r2, [r3, #3]
		len = 5;
    18c0:	2105      	movs	r1, #5
		break;
    18c2:	e7df      	b.n	1884 <spi_cmd+0x2c>
		bc[1] = 0x00;
    18c4:	ab01      	add	r3, sp, #4
    18c6:	2200      	movs	r2, #0
    18c8:	705a      	strb	r2, [r3, #1]
		bc[2] = 0x00;
    18ca:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    18cc:	70da      	strb	r2, [r3, #3]
		len = 5;
    18ce:	2105      	movs	r1, #5
		break;
    18d0:	e7d8      	b.n	1884 <spi_cmd+0x2c>
		bc[1] = 0xff;
    18d2:	ab01      	add	r3, sp, #4
    18d4:	22ff      	movs	r2, #255	; 0xff
    18d6:	705a      	strb	r2, [r3, #1]
		bc[2] = 0xff;
    18d8:	709a      	strb	r2, [r3, #2]
		bc[3] = 0xff;
    18da:	70da      	strb	r2, [r3, #3]
		len = 5;
    18dc:	2105      	movs	r1, #5
		break;
    18de:	e7d1      	b.n	1884 <spi_cmd+0x2c>
		bc[1] = (uint8)(adr >> 16);
    18e0:	aa01      	add	r2, sp, #4
    18e2:	0c08      	lsrs	r0, r1, #16
    18e4:	7050      	strb	r0, [r2, #1]
		bc[2] = (uint8)(adr >> 8);
    18e6:	0a08      	lsrs	r0, r1, #8
    18e8:	7090      	strb	r0, [r2, #2]
		bc[3] = (uint8)adr;
    18ea:	70d1      	strb	r1, [r2, #3]
		bc[4] = (uint8)(sz >> 8);
    18ec:	0a19      	lsrs	r1, r3, #8
    18ee:	7111      	strb	r1, [r2, #4]
		bc[5] = (uint8)(sz);
    18f0:	7153      	strb	r3, [r2, #5]
		len = 7;
    18f2:	2107      	movs	r1, #7
		break;
    18f4:	e7c6      	b.n	1884 <spi_cmd+0x2c>
		bc[1] = (uint8)(adr >> 16);
    18f6:	aa01      	add	r2, sp, #4
    18f8:	0c08      	lsrs	r0, r1, #16
    18fa:	7050      	strb	r0, [r2, #1]
		bc[2] = (uint8)(adr >> 8);
    18fc:	0a08      	lsrs	r0, r1, #8
    18fe:	7090      	strb	r0, [r2, #2]
		bc[3] = (uint8)adr;
    1900:	70d1      	strb	r1, [r2, #3]
		bc[4] = (uint8)(sz >> 16);
    1902:	0c19      	lsrs	r1, r3, #16
    1904:	7111      	strb	r1, [r2, #4]
		bc[5] = (uint8)(sz >> 8);
    1906:	0a19      	lsrs	r1, r3, #8
    1908:	7151      	strb	r1, [r2, #5]
		bc[6] = (uint8)(sz);
    190a:	7193      	strb	r3, [r2, #6]
		len = 8;
    190c:	2108      	movs	r1, #8
		break;
    190e:	e7b9      	b.n	1884 <spi_cmd+0x2c>
		bc[1] = (uint8)(adr >> 8);
    1910:	0a0b      	lsrs	r3, r1, #8
    1912:	b2db      	uxtb	r3, r3
		if(clockless)  bc[1] |= (1 << 7);
    1914:	2d00      	cmp	r5, #0
    1916:	d10c      	bne.n	1932 <spi_cmd+0xda>
		bc[1] = (uint8)(adr >> 8);
    1918:	a801      	add	r0, sp, #4
    191a:	7043      	strb	r3, [r0, #1]
		bc[2] = (uint8)(adr);
    191c:	ab01      	add	r3, sp, #4
    191e:	7099      	strb	r1, [r3, #2]
		bc[3] = (uint8)(u32data >> 24);
    1920:	0e11      	lsrs	r1, r2, #24
    1922:	70d9      	strb	r1, [r3, #3]
		bc[4] = (uint8)(u32data >> 16);
    1924:	0c11      	lsrs	r1, r2, #16
    1926:	7119      	strb	r1, [r3, #4]
		bc[5] = (uint8)(u32data >> 8);
    1928:	0a11      	lsrs	r1, r2, #8
    192a:	7159      	strb	r1, [r3, #5]
		bc[6] = (uint8)(u32data);
    192c:	719a      	strb	r2, [r3, #6]
		len = 8;
    192e:	2108      	movs	r1, #8
		break;
    1930:	e7a8      	b.n	1884 <spi_cmd+0x2c>
		if(clockless)  bc[1] |= (1 << 7);
    1932:	2080      	movs	r0, #128	; 0x80
    1934:	4240      	negs	r0, r0
    1936:	4303      	orrs	r3, r0
    1938:	a801      	add	r0, sp, #4
    193a:	7043      	strb	r3, [r0, #1]
    193c:	e7ee      	b.n	191c <spi_cmd+0xc4>
		bc[1] = (uint8)(adr >> 16);
    193e:	ab01      	add	r3, sp, #4
    1940:	0c08      	lsrs	r0, r1, #16
    1942:	7058      	strb	r0, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    1944:	0a08      	lsrs	r0, r1, #8
    1946:	7098      	strb	r0, [r3, #2]
		bc[3] = (uint8)(adr);
    1948:	70d9      	strb	r1, [r3, #3]
		bc[4] = (uint8)(u32data >> 24);
    194a:	0e11      	lsrs	r1, r2, #24
    194c:	7119      	strb	r1, [r3, #4]
		bc[5] = (uint8)(u32data >> 16);
    194e:	0c11      	lsrs	r1, r2, #16
    1950:	7159      	strb	r1, [r3, #5]
		bc[6] = (uint8)(u32data >> 8);
    1952:	0a11      	lsrs	r1, r2, #8
    1954:	7199      	strb	r1, [r3, #6]
		bc[7] = (uint8)(u32data);
    1956:	71da      	strb	r2, [r3, #7]
		len = 9;
    1958:	2109      	movs	r1, #9
		break;
    195a:	e793      	b.n	1884 <spi_cmd+0x2c>

		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
    195c:	2290      	movs	r2, #144	; 0x90
    195e:	0052      	lsls	r2, r2, #1
    1960:	4915      	ldr	r1, [pc, #84]	; (19b8 <spi_cmd+0x160>)
    1962:	4816      	ldr	r0, [pc, #88]	; (19bc <spi_cmd+0x164>)
    1964:	4b16      	ldr	r3, [pc, #88]	; (19c0 <spi_cmd+0x168>)
    1966:	4798      	blx	r3
    1968:	4816      	ldr	r0, [pc, #88]	; (19c4 <spi_cmd+0x16c>)
    196a:	4b17      	ldr	r3, [pc, #92]	; (19c8 <spi_cmd+0x170>)
    196c:	4798      	blx	r3
    196e:	200d      	movs	r0, #13
    1970:	4b16      	ldr	r3, [pc, #88]	; (19cc <spi_cmd+0x174>)
    1972:	4798      	blx	r3
			result = N_FAIL;
    1974:	2300      	movs	r3, #0
    1976:	e017      	b.n	19a8 <spi_cmd+0x150>
	switch (cmd) {
    1978:	2300      	movs	r3, #0
    197a:	e015      	b.n	19a8 <spi_cmd+0x150>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    197c:	1e4e      	subs	r6, r1, #1
    197e:	aa01      	add	r2, sp, #4
    1980:	1995      	adds	r5, r2, r6
    1982:	237f      	movs	r3, #127	; 0x7f
	return crc7_syndrome_table[(crc << 1) ^ data];
    1984:	4c12      	ldr	r4, [pc, #72]	; (19d0 <spi_cmd+0x178>)
    1986:	005b      	lsls	r3, r3, #1
    1988:	7810      	ldrb	r0, [r2, #0]
    198a:	4043      	eors	r3, r0
    198c:	5ce3      	ldrb	r3, [r4, r3]
    198e:	3201      	adds	r2, #1
	while (len--)
    1990:	42aa      	cmp	r2, r5
    1992:	d1f8      	bne.n	1986 <spi_cmd+0x12e>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    1994:	005b      	lsls	r3, r3, #1
    1996:	aa01      	add	r2, sp, #4
    1998:	5593      	strb	r3, [r2, r6]
		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
    199a:	b289      	uxth	r1, r1
    199c:	a801      	add	r0, sp, #4
    199e:	4b0d      	ldr	r3, [pc, #52]	; (19d4 <spi_cmd+0x17c>)
    19a0:	4798      	blx	r3
    19a2:	2301      	movs	r3, #1
    19a4:	2800      	cmp	r0, #0
    19a6:	d1d9      	bne.n	195c <spi_cmd+0x104>
		}
	}

	return result;
}
    19a8:	0018      	movs	r0, r3
    19aa:	b004      	add	sp, #16
    19ac:	bd70      	pop	{r4, r5, r6, pc}
    19ae:	46c0      	nop			; (mov r8, r8)
    19b0:	0000d828 	.word	0x0000d828
    19b4:	2000014c 	.word	0x2000014c
    19b8:	0000d868 	.word	0x0000d868
    19bc:	0000d488 	.word	0x0000d488
    19c0:	0000bf25 	.word	0x0000bf25
    19c4:	0000dc48 	.word	0x0000dc48
    19c8:	0000c041 	.word	0x0000c041
    19cc:	0000bf59 	.word	0x0000bf59
    19d0:	0000d8f4 	.word	0x0000d8f4
    19d4:	00001839 	.word	0x00001839

000019d8 <nmi_spi_read>:
{
    19d8:	b500      	push	{lr}
    19da:	b085      	sub	sp, #20
	spi.pu8InBuf = NULL;
    19dc:	ab01      	add	r3, sp, #4
    19de:	2200      	movs	r2, #0
    19e0:	9201      	str	r2, [sp, #4]
	spi.pu8OutBuf = b;
    19e2:	9002      	str	r0, [sp, #8]
	spi.u16Sz = sz;
    19e4:	8119      	strh	r1, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    19e6:	0019      	movs	r1, r3
    19e8:	2003      	movs	r0, #3
    19ea:	4b02      	ldr	r3, [pc, #8]	; (19f4 <nmi_spi_read+0x1c>)
    19ec:	4798      	blx	r3
}
    19ee:	b005      	add	sp, #20
    19f0:	bd00      	pop	{pc}
    19f2:	46c0      	nop			; (mov r8, r8)
    19f4:	000003e1 	.word	0x000003e1

000019f8 <spi_cmd_rsp>:

	return result;
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
    19f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    19fa:	46c6      	mov	lr, r8
    19fc:	b500      	push	{lr}
    19fe:	b082      	sub	sp, #8
    1a00:	0007      	movs	r7, r0
	sint8 s8RetryCnt;

	/**
		Command/Control response
	**/
	if ((cmd == CMD_RESET) ||
    1a02:	28cf      	cmp	r0, #207	; 0xcf
    1a04:	d02b      	beq.n	1a5e <spi_cmd_rsp+0x66>
    1a06:	0003      	movs	r3, r0
    1a08:	333b      	adds	r3, #59	; 0x3b
    1a0a:	b2db      	uxtb	r3, r3
    1a0c:	2b01      	cmp	r3, #1
    1a0e:	d926      	bls.n	1a5e <spi_cmd_rsp+0x66>
{
    1a10:	240b      	movs	r4, #11

	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1a12:	466b      	mov	r3, sp
    1a14:	1dde      	adds	r6, r3, #7
    1a16:	4b26      	ldr	r3, [pc, #152]	; (1ab0 <spi_cmd_rsp+0xb8>)
    1a18:	4698      	mov	r8, r3
    1a1a:	2101      	movs	r1, #1
    1a1c:	0030      	movs	r0, r6
    1a1e:	47c0      	blx	r8
    1a20:	1e05      	subs	r5, r0, #0
    1a22:	d125      	bne.n	1a70 <spi_cmd_rsp+0x78>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
    1a24:	7833      	ldrb	r3, [r6, #0]
    1a26:	42bb      	cmp	r3, r7
    1a28:	d030      	beq.n	1a8c <spi_cmd_rsp+0x94>
    1a2a:	3c01      	subs	r4, #1
    1a2c:	b2e4      	uxtb	r4, r4
    1a2e:	2c00      	cmp	r4, #0
    1a30:	d1f3      	bne.n	1a1a <spi_cmd_rsp+0x22>
    1a32:	340b      	adds	r4, #11
	**/
	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1a34:	466b      	mov	r3, sp
    1a36:	1dde      	adds	r6, r3, #7
    1a38:	4f1d      	ldr	r7, [pc, #116]	; (1ab0 <spi_cmd_rsp+0xb8>)
    1a3a:	2101      	movs	r1, #1
    1a3c:	0030      	movs	r0, r6
    1a3e:	47b8      	blx	r7
    1a40:	2800      	cmp	r0, #0
    1a42:	d125      	bne.n	1a90 <spi_cmd_rsp+0x98>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));
    1a44:	7833      	ldrb	r3, [r6, #0]
    1a46:	2b00      	cmp	r3, #0
    1a48:	d02f      	beq.n	1aaa <spi_cmd_rsp+0xb2>
    1a4a:	3c01      	subs	r4, #1
    1a4c:	b2e4      	uxtb	r4, r4
    1a4e:	2c00      	cmp	r4, #0
    1a50:	d1f3      	bne.n	1a3a <spi_cmd_rsp+0x42>
	sint8 result = N_OK;
    1a52:	2501      	movs	r5, #1

_fail_:

	return result;
}
    1a54:	0028      	movs	r0, r5
    1a56:	b002      	add	sp, #8
    1a58:	bc04      	pop	{r2}
    1a5a:	4690      	mov	r8, r2
    1a5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1a5e:	2101      	movs	r1, #1
    1a60:	466b      	mov	r3, sp
    1a62:	1dd8      	adds	r0, r3, #7
    1a64:	4b12      	ldr	r3, [pc, #72]	; (1ab0 <spi_cmd_rsp+0xb8>)
    1a66:	4798      	blx	r3
			result = N_FAIL;
    1a68:	2500      	movs	r5, #0
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1a6a:	2800      	cmp	r0, #0
    1a6c:	d0d0      	beq.n	1a10 <spi_cmd_rsp+0x18>
    1a6e:	e7f1      	b.n	1a54 <spi_cmd_rsp+0x5c>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    1a70:	225c      	movs	r2, #92	; 0x5c
    1a72:	32ff      	adds	r2, #255	; 0xff
    1a74:	490f      	ldr	r1, [pc, #60]	; (1ab4 <spi_cmd_rsp+0xbc>)
    1a76:	4810      	ldr	r0, [pc, #64]	; (1ab8 <spi_cmd_rsp+0xc0>)
    1a78:	4b10      	ldr	r3, [pc, #64]	; (1abc <spi_cmd_rsp+0xc4>)
    1a7a:	4798      	blx	r3
    1a7c:	4810      	ldr	r0, [pc, #64]	; (1ac0 <spi_cmd_rsp+0xc8>)
    1a7e:	4b11      	ldr	r3, [pc, #68]	; (1ac4 <spi_cmd_rsp+0xcc>)
    1a80:	4798      	blx	r3
    1a82:	200d      	movs	r0, #13
    1a84:	4b10      	ldr	r3, [pc, #64]	; (1ac8 <spi_cmd_rsp+0xd0>)
    1a86:	4798      	blx	r3
			result = N_FAIL;
    1a88:	2500      	movs	r5, #0
			goto _fail_;
    1a8a:	e7e3      	b.n	1a54 <spi_cmd_rsp+0x5c>
    1a8c:	240b      	movs	r4, #11
    1a8e:	e7d1      	b.n	1a34 <spi_cmd_rsp+0x3c>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    1a90:	226a      	movs	r2, #106	; 0x6a
    1a92:	32ff      	adds	r2, #255	; 0xff
    1a94:	4907      	ldr	r1, [pc, #28]	; (1ab4 <spi_cmd_rsp+0xbc>)
    1a96:	4808      	ldr	r0, [pc, #32]	; (1ab8 <spi_cmd_rsp+0xc0>)
    1a98:	4b08      	ldr	r3, [pc, #32]	; (1abc <spi_cmd_rsp+0xc4>)
    1a9a:	4798      	blx	r3
    1a9c:	4808      	ldr	r0, [pc, #32]	; (1ac0 <spi_cmd_rsp+0xc8>)
    1a9e:	4b09      	ldr	r3, [pc, #36]	; (1ac4 <spi_cmd_rsp+0xcc>)
    1aa0:	4798      	blx	r3
    1aa2:	200d      	movs	r0, #13
    1aa4:	4b08      	ldr	r3, [pc, #32]	; (1ac8 <spi_cmd_rsp+0xd0>)
    1aa6:	4798      	blx	r3
			goto _fail_;
    1aa8:	e7d4      	b.n	1a54 <spi_cmd_rsp+0x5c>
	sint8 result = N_OK;
    1aaa:	2501      	movs	r5, #1
    1aac:	e7d2      	b.n	1a54 <spi_cmd_rsp+0x5c>
    1aae:	46c0      	nop			; (mov r8, r8)
    1ab0:	000019d9 	.word	0x000019d9
    1ab4:	0000d880 	.word	0x0000d880
    1ab8:	0000d488 	.word	0x0000d488
    1abc:	0000bf25 	.word	0x0000bf25
    1ac0:	0000dc74 	.word	0x0000dc74
    1ac4:	0000c041 	.word	0x0000c041
    1ac8:	0000bf59 	.word	0x0000bf59

00001acc <spi_data_read>:
_error_:
	return result;
}
#endif
static sint8 spi_data_read(uint8 *b, uint16 sz,uint8 clockless)
{
    1acc:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ace:	46de      	mov	lr, fp
    1ad0:	4657      	mov	r7, sl
    1ad2:	464e      	mov	r6, r9
    1ad4:	4645      	mov	r5, r8
    1ad6:	b5e0      	push	{r5, r6, r7, lr}
    1ad8:	b087      	sub	sp, #28
    1ada:	9001      	str	r0, [sp, #4]
    1adc:	4689      	mov	r9, r1
    1ade:	9202      	str	r2, [sp, #8]
	uint8 rsp;

	/**
		Data
	**/
	ix = 0;
    1ae0:	2300      	movs	r3, #0
    1ae2:	469a      	mov	sl, r3
    1ae4:	2380      	movs	r3, #128	; 0x80
    1ae6:	019b      	lsls	r3, r3, #6
    1ae8:	469b      	mov	fp, r3
    1aea:	466a      	mov	r2, sp
    1aec:	81d3      	strh	r3, [r2, #14]
		/**
			Data Respnose header
		**/
		retry = SPI_RESP_RETRY_COUNT;
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1aee:	4b3c      	ldr	r3, [pc, #240]	; (1be0 <spi_data_read+0x114>)
    1af0:	4698      	mov	r8, r3
    1af2:	e02f      	b.n	1b54 <spi_data_read+0x88>
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
    1af4:	22be      	movs	r2, #190	; 0xbe
    1af6:	0092      	lsls	r2, r2, #2
    1af8:	493a      	ldr	r1, [pc, #232]	; (1be4 <spi_data_read+0x118>)
    1afa:	483b      	ldr	r0, [pc, #236]	; (1be8 <spi_data_read+0x11c>)
    1afc:	4b3b      	ldr	r3, [pc, #236]	; (1bec <spi_data_read+0x120>)
    1afe:	4798      	blx	r3
    1b00:	483b      	ldr	r0, [pc, #236]	; (1bf0 <spi_data_read+0x124>)
    1b02:	4b3c      	ldr	r3, [pc, #240]	; (1bf4 <spi_data_read+0x128>)
    1b04:	4798      	blx	r3
    1b06:	200d      	movs	r0, #13
    1b08:	4b3b      	ldr	r3, [pc, #236]	; (1bf8 <spi_data_read+0x12c>)
    1b0a:	4798      	blx	r3
    1b0c:	2500      	movs	r5, #0
		sz -= nbytes;

	} while (sz);

	return result;
}
    1b0e:	0028      	movs	r0, r5
    1b10:	b007      	add	sp, #28
    1b12:	bc3c      	pop	{r2, r3, r4, r5}
    1b14:	4690      	mov	r8, r2
    1b16:	4699      	mov	r9, r3
    1b18:	46a2      	mov	sl, r4
    1b1a:	46ab      	mov	fp, r5
    1b1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (retry <= 0) {
    1b1e:	2c00      	cmp	r4, #0
    1b20:	dd2e      	ble.n	1b80 <spi_data_read+0xb4>
		if (M2M_SUCCESS != nmi_spi_read(&b[ix], nbytes)) {
    1b22:	9b01      	ldr	r3, [sp, #4]
    1b24:	4453      	add	r3, sl
    1b26:	0018      	movs	r0, r3
    1b28:	0039      	movs	r1, r7
    1b2a:	4b2d      	ldr	r3, [pc, #180]	; (1be0 <spi_data_read+0x114>)
    1b2c:	4798      	blx	r3
    1b2e:	1e04      	subs	r4, r0, #0
    1b30:	d134      	bne.n	1b9c <spi_data_read+0xd0>
		if(!clockless)
    1b32:	9b02      	ldr	r3, [sp, #8]
    1b34:	2b00      	cmp	r3, #0
    1b36:	d103      	bne.n	1b40 <spi_data_read+0x74>
			if (!gu8Crc_off) {
    1b38:	4b30      	ldr	r3, [pc, #192]	; (1bfc <spi_data_read+0x130>)
    1b3a:	781b      	ldrb	r3, [r3, #0]
    1b3c:	2b00      	cmp	r3, #0
    1b3e:	d039      	beq.n	1bb4 <spi_data_read+0xe8>
		ix += nbytes;
    1b40:	4653      	mov	r3, sl
    1b42:	18fb      	adds	r3, r7, r3
    1b44:	b21b      	sxth	r3, r3
    1b46:	469a      	mov	sl, r3
		sz -= nbytes;
    1b48:	464b      	mov	r3, r9
    1b4a:	1bdf      	subs	r7, r3, r7
    1b4c:	b2bb      	uxth	r3, r7
    1b4e:	4699      	mov	r9, r3
	} while (sz);
    1b50:	2b00      	cmp	r3, #0
    1b52:	d043      	beq.n	1bdc <spi_data_read+0x110>
    1b54:	464f      	mov	r7, r9
    1b56:	45d9      	cmp	r9, fp
    1b58:	d901      	bls.n	1b5e <spi_data_read+0x92>
    1b5a:	466b      	mov	r3, sp
    1b5c:	89df      	ldrh	r7, [r3, #14]
    1b5e:	b2bf      	uxth	r7, r7
		retry = SPI_RESP_RETRY_COUNT;
    1b60:	240a      	movs	r4, #10
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1b62:	ab04      	add	r3, sp, #16
    1b64:	1cde      	adds	r6, r3, #3
    1b66:	2101      	movs	r1, #1
    1b68:	0030      	movs	r0, r6
    1b6a:	47c0      	blx	r8
    1b6c:	1e05      	subs	r5, r0, #0
    1b6e:	d1c1      	bne.n	1af4 <spi_data_read+0x28>
			if (((rsp >> 4) & 0xf) == 0xf)
    1b70:	7833      	ldrb	r3, [r6, #0]
    1b72:	091b      	lsrs	r3, r3, #4
    1b74:	2b0f      	cmp	r3, #15
    1b76:	d0d2      	beq.n	1b1e <spi_data_read+0x52>
    1b78:	3c01      	subs	r4, #1
    1b7a:	b224      	sxth	r4, r4
		} while (retry--);
    1b7c:	1c63      	adds	r3, r4, #1
    1b7e:	d1f2      	bne.n	1b66 <spi_data_read+0x9a>
			M2M_ERR("[nmi spi]: Failed data response read...(%02x)\n", rsp);
    1b80:	22c1      	movs	r2, #193	; 0xc1
    1b82:	0092      	lsls	r2, r2, #2
    1b84:	4917      	ldr	r1, [pc, #92]	; (1be4 <spi_data_read+0x118>)
    1b86:	4818      	ldr	r0, [pc, #96]	; (1be8 <spi_data_read+0x11c>)
    1b88:	4c18      	ldr	r4, [pc, #96]	; (1bec <spi_data_read+0x120>)
    1b8a:	47a0      	blx	r4
    1b8c:	ab04      	add	r3, sp, #16
    1b8e:	78d9      	ldrb	r1, [r3, #3]
    1b90:	481b      	ldr	r0, [pc, #108]	; (1c00 <spi_data_read+0x134>)
    1b92:	47a0      	blx	r4
    1b94:	200d      	movs	r0, #13
    1b96:	4b18      	ldr	r3, [pc, #96]	; (1bf8 <spi_data_read+0x12c>)
    1b98:	4798      	blx	r3
			break;
    1b9a:	e7b8      	b.n	1b0e <spi_data_read+0x42>
			M2M_ERR("[nmi spi]: Failed data block read, bus error...\n");
    1b9c:	4a19      	ldr	r2, [pc, #100]	; (1c04 <spi_data_read+0x138>)
    1b9e:	4911      	ldr	r1, [pc, #68]	; (1be4 <spi_data_read+0x118>)
    1ba0:	4811      	ldr	r0, [pc, #68]	; (1be8 <spi_data_read+0x11c>)
    1ba2:	4b12      	ldr	r3, [pc, #72]	; (1bec <spi_data_read+0x120>)
    1ba4:	4798      	blx	r3
    1ba6:	4818      	ldr	r0, [pc, #96]	; (1c08 <spi_data_read+0x13c>)
    1ba8:	4b12      	ldr	r3, [pc, #72]	; (1bf4 <spi_data_read+0x128>)
    1baa:	4798      	blx	r3
    1bac:	200d      	movs	r0, #13
    1bae:	4b12      	ldr	r3, [pc, #72]	; (1bf8 <spi_data_read+0x12c>)
    1bb0:	4798      	blx	r3
			break;
    1bb2:	e7ac      	b.n	1b0e <spi_data_read+0x42>
				if (M2M_SUCCESS != nmi_spi_read(crc, 2)) {
    1bb4:	2102      	movs	r1, #2
    1bb6:	a805      	add	r0, sp, #20
    1bb8:	4b09      	ldr	r3, [pc, #36]	; (1be0 <spi_data_read+0x114>)
    1bba:	4798      	blx	r3
    1bbc:	2800      	cmp	r0, #0
    1bbe:	d0bf      	beq.n	1b40 <spi_data_read+0x74>
					M2M_ERR("[nmi spi]: Failed data block crc read, bus error...\n");
    1bc0:	22c6      	movs	r2, #198	; 0xc6
    1bc2:	0092      	lsls	r2, r2, #2
    1bc4:	4907      	ldr	r1, [pc, #28]	; (1be4 <spi_data_read+0x118>)
    1bc6:	4808      	ldr	r0, [pc, #32]	; (1be8 <spi_data_read+0x11c>)
    1bc8:	4b08      	ldr	r3, [pc, #32]	; (1bec <spi_data_read+0x120>)
    1bca:	4798      	blx	r3
    1bcc:	480f      	ldr	r0, [pc, #60]	; (1c0c <spi_data_read+0x140>)
    1bce:	4b09      	ldr	r3, [pc, #36]	; (1bf4 <spi_data_read+0x128>)
    1bd0:	4798      	blx	r3
    1bd2:	200d      	movs	r0, #13
    1bd4:	4b08      	ldr	r3, [pc, #32]	; (1bf8 <spi_data_read+0x12c>)
    1bd6:	4798      	blx	r3
					result = N_FAIL;
    1bd8:	0025      	movs	r5, r4
					break;
    1bda:	e798      	b.n	1b0e <spi_data_read+0x42>
    1bdc:	2501      	movs	r5, #1
    1bde:	e796      	b.n	1b0e <spi_data_read+0x42>
    1be0:	000019d9 	.word	0x000019d9
    1be4:	0000d88c 	.word	0x0000d88c
    1be8:	0000d488 	.word	0x0000d488
    1bec:	0000bf25 	.word	0x0000bf25
    1bf0:	0000dca8 	.word	0x0000dca8
    1bf4:	0000c041 	.word	0x0000c041
    1bf8:	0000bf59 	.word	0x0000bf59
    1bfc:	2000014c 	.word	0x2000014c
    1c00:	0000dcdc 	.word	0x0000dcdc
    1c04:	0000030d 	.word	0x0000030d
    1c08:	0000dd0c 	.word	0x0000dd0c
    1c0c:	0000dd3c 	.word	0x0000dd3c

00001c10 <spi_write_reg>:
	Spi interfaces

********************************************/

static sint8 spi_write_reg(uint32 addr, uint32 u32data)
{
    1c10:	b5f0      	push	{r4, r5, r6, r7, lr}
    1c12:	46d6      	mov	lr, sl
    1c14:	464f      	mov	r7, r9
    1c16:	4646      	mov	r6, r8
    1c18:	b5c0      	push	{r6, r7, lr}
    1c1a:	b086      	sub	sp, #24
    1c1c:	9003      	str	r0, [sp, #12]
    1c1e:	9104      	str	r1, [sp, #16]
    1c20:	2830      	cmp	r0, #48	; 0x30
    1c22:	d80f      	bhi.n	1c44 <spi_write_reg+0x34>
    1c24:	4b30      	ldr	r3, [pc, #192]	; (1ce8 <spi_write_reg+0xd8>)
    1c26:	781f      	ldrb	r7, [r3, #0]
    1c28:	b2fb      	uxtb	r3, r7
    1c2a:	9305      	str	r3, [sp, #20]
    1c2c:	2300      	movs	r3, #0
    1c2e:	2230      	movs	r2, #48	; 0x30
    1c30:	9903      	ldr	r1, [sp, #12]
    1c32:	428a      	cmp	r2, r1
    1c34:	415b      	adcs	r3, r3
    1c36:	b2db      	uxtb	r3, r3
    1c38:	469a      	mov	sl, r3
    1c3a:	250a      	movs	r5, #10
		cmd = CMD_SINGLE_WRITE;
		clockless = 0;
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
    1c3c:	4b2b      	ldr	r3, [pc, #172]	; (1cec <spi_write_reg+0xdc>)
    1c3e:	4698      	mov	r8, r3
		goto _FAIL_;
	}

	result = spi_cmd_rsp(cmd);
	if (result != N_OK) {
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
    1c40:	46d1      	mov	r9, sl
    1c42:	e033      	b.n	1cac <spi_write_reg+0x9c>
    1c44:	4b2a      	ldr	r3, [pc, #168]	; (1cf0 <spi_write_reg+0xe0>)
    1c46:	781f      	ldrb	r7, [r3, #0]
    1c48:	e7ee      	b.n	1c28 <spi_write_reg+0x18>
	result = spi_cmd_rsp(cmd);
    1c4a:	9805      	ldr	r0, [sp, #20]
    1c4c:	4b29      	ldr	r3, [pc, #164]	; (1cf4 <spi_write_reg+0xe4>)
    1c4e:	4798      	blx	r3
    1c50:	0004      	movs	r4, r0
	if (result != N_OK) {
    1c52:	2801      	cmp	r0, #1
    1c54:	d041      	beq.n	1cda <spi_write_reg+0xca>
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
    1c56:	4a28      	ldr	r2, [pc, #160]	; (1cf8 <spi_write_reg+0xe8>)
    1c58:	4928      	ldr	r1, [pc, #160]	; (1cfc <spi_write_reg+0xec>)
    1c5a:	4829      	ldr	r0, [pc, #164]	; (1d00 <spi_write_reg+0xf0>)
    1c5c:	4e29      	ldr	r6, [pc, #164]	; (1d04 <spi_write_reg+0xf4>)
    1c5e:	47b0      	blx	r6
    1c60:	9903      	ldr	r1, [sp, #12]
    1c62:	4829      	ldr	r0, [pc, #164]	; (1d08 <spi_write_reg+0xf8>)
    1c64:	47b0      	blx	r6
    1c66:	200d      	movs	r0, #13
    1c68:	4b28      	ldr	r3, [pc, #160]	; (1d0c <spi_write_reg+0xfc>)
    1c6a:	4798      	blx	r3

#endif
_FAIL_:
	if(result != N_OK)
	{
		nm_bsp_sleep(1);
    1c6c:	2001      	movs	r0, #1
    1c6e:	4e28      	ldr	r6, [pc, #160]	; (1d10 <spi_write_reg+0x100>)
    1c70:	47b0      	blx	r6
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    1c72:	2300      	movs	r3, #0
    1c74:	9300      	str	r3, [sp, #0]
    1c76:	2200      	movs	r2, #0
    1c78:	2100      	movs	r1, #0
    1c7a:	20cf      	movs	r0, #207	; 0xcf
    1c7c:	4f1b      	ldr	r7, [pc, #108]	; (1cec <spi_write_reg+0xdc>)
    1c7e:	47b8      	blx	r7
		spi_cmd_rsp(CMD_RESET);
    1c80:	20cf      	movs	r0, #207	; 0xcf
    1c82:	4b1c      	ldr	r3, [pc, #112]	; (1cf4 <spi_write_reg+0xe4>)
    1c84:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %lx\n",retry,addr,u32data);
    1c86:	22ea      	movs	r2, #234	; 0xea
    1c88:	0092      	lsls	r2, r2, #2
    1c8a:	491c      	ldr	r1, [pc, #112]	; (1cfc <spi_write_reg+0xec>)
    1c8c:	481c      	ldr	r0, [pc, #112]	; (1d00 <spi_write_reg+0xf0>)
    1c8e:	4f1d      	ldr	r7, [pc, #116]	; (1d04 <spi_write_reg+0xf4>)
    1c90:	47b8      	blx	r7
    1c92:	9b04      	ldr	r3, [sp, #16]
    1c94:	9a03      	ldr	r2, [sp, #12]
    1c96:	0029      	movs	r1, r5
    1c98:	481e      	ldr	r0, [pc, #120]	; (1d14 <spi_write_reg+0x104>)
    1c9a:	47b8      	blx	r7
    1c9c:	200d      	movs	r0, #13
    1c9e:	4b1b      	ldr	r3, [pc, #108]	; (1d0c <spi_write_reg+0xfc>)
    1ca0:	4798      	blx	r3
		nm_bsp_sleep(1);
    1ca2:	2001      	movs	r0, #1
    1ca4:	47b0      	blx	r6
    1ca6:	3d01      	subs	r5, #1
		retry--;
		if(retry) goto _RETRY_;
    1ca8:	2d00      	cmp	r5, #0
    1caa:	d016      	beq.n	1cda <spi_write_reg+0xca>
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
    1cac:	464b      	mov	r3, r9
    1cae:	9300      	str	r3, [sp, #0]
    1cb0:	2304      	movs	r3, #4
    1cb2:	9a04      	ldr	r2, [sp, #16]
    1cb4:	9f03      	ldr	r7, [sp, #12]
    1cb6:	0039      	movs	r1, r7
    1cb8:	9805      	ldr	r0, [sp, #20]
    1cba:	47c0      	blx	r8
    1cbc:	0004      	movs	r4, r0
	if (result != N_OK) {
    1cbe:	2801      	cmp	r0, #1
    1cc0:	d0c3      	beq.n	1c4a <spi_write_reg+0x3a>
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
    1cc2:	4a15      	ldr	r2, [pc, #84]	; (1d18 <spi_write_reg+0x108>)
    1cc4:	490d      	ldr	r1, [pc, #52]	; (1cfc <spi_write_reg+0xec>)
    1cc6:	480e      	ldr	r0, [pc, #56]	; (1d00 <spi_write_reg+0xf0>)
    1cc8:	4e0e      	ldr	r6, [pc, #56]	; (1d04 <spi_write_reg+0xf4>)
    1cca:	47b0      	blx	r6
    1ccc:	0039      	movs	r1, r7
    1cce:	4813      	ldr	r0, [pc, #76]	; (1d1c <spi_write_reg+0x10c>)
    1cd0:	47b0      	blx	r6
    1cd2:	200d      	movs	r0, #13
    1cd4:	4b0d      	ldr	r3, [pc, #52]	; (1d0c <spi_write_reg+0xfc>)
    1cd6:	4798      	blx	r3
		goto _FAIL_;
    1cd8:	e7c8      	b.n	1c6c <spi_write_reg+0x5c>
	}

	return result;
}
    1cda:	0020      	movs	r0, r4
    1cdc:	b006      	add	sp, #24
    1cde:	bc1c      	pop	{r2, r3, r4}
    1ce0:	4690      	mov	r8, r2
    1ce2:	4699      	mov	r9, r3
    1ce4:	46a2      	mov	sl, r4
    1ce6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1ce8:	0000d864 	.word	0x0000d864
    1cec:	00001859 	.word	0x00001859
    1cf0:	0000d865 	.word	0x0000d865
    1cf4:	000019f9 	.word	0x000019f9
    1cf8:	00000395 	.word	0x00000395
    1cfc:	0000d8ac 	.word	0x0000d8ac
    1d00:	0000d488 	.word	0x0000d488
    1d04:	0000bf25 	.word	0x0000bf25
    1d08:	0000de34 	.word	0x0000de34
    1d0c:	0000bf59 	.word	0x0000bf59
    1d10:	000001c1 	.word	0x000001c1
    1d14:	0000de6c 	.word	0x0000de6c
    1d18:	0000038f 	.word	0x0000038f
    1d1c:	0000de08 	.word	0x0000de08

00001d20 <spi_read_reg>:

	return result;
}

static sint8 spi_read_reg(uint32 addr, uint32 *u32data)
{
    1d20:	b5f0      	push	{r4, r5, r6, r7, lr}
    1d22:	46de      	mov	lr, fp
    1d24:	4657      	mov	r7, sl
    1d26:	464e      	mov	r6, r9
    1d28:	4645      	mov	r5, r8
    1d2a:	b5e0      	push	{r5, r6, r7, lr}
    1d2c:	b087      	sub	sp, #28
    1d2e:	9002      	str	r0, [sp, #8]
    1d30:	468b      	mov	fp, r1
    1d32:	28ff      	cmp	r0, #255	; 0xff
    1d34:	d80f      	bhi.n	1d56 <spi_read_reg+0x36>
    1d36:	4b41      	ldr	r3, [pc, #260]	; (1e3c <spi_read_reg+0x11c>)
    1d38:	781f      	ldrb	r7, [r3, #0]
    1d3a:	b2fb      	uxtb	r3, r7
    1d3c:	9303      	str	r3, [sp, #12]
    1d3e:	2300      	movs	r3, #0
    1d40:	22ff      	movs	r2, #255	; 0xff
    1d42:	9902      	ldr	r1, [sp, #8]
    1d44:	428a      	cmp	r2, r1
    1d46:	415b      	adcs	r3, r3
    1d48:	b2db      	uxtb	r3, r3
    1d4a:	469a      	mov	sl, r3
    1d4c:	250a      	movs	r5, #10
		cmd = CMD_SINGLE_READ;
		clockless = 0;
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, 4, clockless);
    1d4e:	4b3c      	ldr	r3, [pc, #240]	; (1e40 <spi_read_reg+0x120>)
    1d50:	4698      	mov	r8, r3
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}

	/* to avoid endianess issues */
	result = spi_data_read(&tmp[0], 4, clockless);
    1d52:	46d1      	mov	r9, sl
    1d54:	e031      	b.n	1dba <spi_read_reg+0x9a>
    1d56:	4b3b      	ldr	r3, [pc, #236]	; (1e44 <spi_read_reg+0x124>)
    1d58:	781f      	ldrb	r7, [r3, #0]
    1d5a:	e7ee      	b.n	1d3a <spi_read_reg+0x1a>
	result = spi_cmd_rsp(cmd);
    1d5c:	9803      	ldr	r0, [sp, #12]
    1d5e:	4b3a      	ldr	r3, [pc, #232]	; (1e48 <spi_read_reg+0x128>)
    1d60:	4798      	blx	r3
    1d62:	0004      	movs	r4, r0
	if (result != N_OK) {
    1d64:	2801      	cmp	r0, #1
    1d66:	d040      	beq.n	1dea <spi_read_reg+0xca>
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
    1d68:	4a38      	ldr	r2, [pc, #224]	; (1e4c <spi_read_reg+0x12c>)
    1d6a:	4939      	ldr	r1, [pc, #228]	; (1e50 <spi_read_reg+0x130>)
    1d6c:	4839      	ldr	r0, [pc, #228]	; (1e54 <spi_read_reg+0x134>)
    1d6e:	4e3a      	ldr	r6, [pc, #232]	; (1e58 <spi_read_reg+0x138>)
    1d70:	47b0      	blx	r6
    1d72:	9902      	ldr	r1, [sp, #8]
    1d74:	4839      	ldr	r0, [pc, #228]	; (1e5c <spi_read_reg+0x13c>)
    1d76:	47b0      	blx	r6
    1d78:	200d      	movs	r0, #13
    1d7a:	4b39      	ldr	r3, [pc, #228]	; (1e60 <spi_read_reg+0x140>)
    1d7c:	4798      	blx	r3
		
_FAIL_:
	if(result != N_OK)
	{
		
		nm_bsp_sleep(1);
    1d7e:	2001      	movs	r0, #1
    1d80:	4e38      	ldr	r6, [pc, #224]	; (1e64 <spi_read_reg+0x144>)
    1d82:	47b0      	blx	r6
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    1d84:	2300      	movs	r3, #0
    1d86:	9300      	str	r3, [sp, #0]
    1d88:	2200      	movs	r2, #0
    1d8a:	2100      	movs	r1, #0
    1d8c:	20cf      	movs	r0, #207	; 0xcf
    1d8e:	4f2c      	ldr	r7, [pc, #176]	; (1e40 <spi_read_reg+0x120>)
    1d90:	47b8      	blx	r7
		spi_cmd_rsp(CMD_RESET);
    1d92:	20cf      	movs	r0, #207	; 0xcf
    1d94:	4b2c      	ldr	r3, [pc, #176]	; (1e48 <spi_read_reg+0x128>)
    1d96:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx\n",retry,addr);
    1d98:	4a33      	ldr	r2, [pc, #204]	; (1e68 <spi_read_reg+0x148>)
    1d9a:	492d      	ldr	r1, [pc, #180]	; (1e50 <spi_read_reg+0x130>)
    1d9c:	482d      	ldr	r0, [pc, #180]	; (1e54 <spi_read_reg+0x134>)
    1d9e:	4f2e      	ldr	r7, [pc, #184]	; (1e58 <spi_read_reg+0x138>)
    1da0:	47b8      	blx	r7
    1da2:	9a02      	ldr	r2, [sp, #8]
    1da4:	0029      	movs	r1, r5
    1da6:	4831      	ldr	r0, [pc, #196]	; (1e6c <spi_read_reg+0x14c>)
    1da8:	47b8      	blx	r7
    1daa:	200d      	movs	r0, #13
    1dac:	4b2c      	ldr	r3, [pc, #176]	; (1e60 <spi_read_reg+0x140>)
    1dae:	4798      	blx	r3
		nm_bsp_sleep(1);
    1db0:	2001      	movs	r0, #1
    1db2:	47b0      	blx	r6
    1db4:	3d01      	subs	r5, #1
		retry--;
		if(retry) goto _RETRY_;
    1db6:	2d00      	cmp	r5, #0
    1db8:	d038      	beq.n	1e2c <spi_read_reg+0x10c>
	result = spi_cmd(cmd, addr, 0, 4, clockless);
    1dba:	464b      	mov	r3, r9
    1dbc:	9300      	str	r3, [sp, #0]
    1dbe:	2304      	movs	r3, #4
    1dc0:	2200      	movs	r2, #0
    1dc2:	9f02      	ldr	r7, [sp, #8]
    1dc4:	0039      	movs	r1, r7
    1dc6:	9803      	ldr	r0, [sp, #12]
    1dc8:	47c0      	blx	r8
    1dca:	0004      	movs	r4, r0
	if (result != N_OK) {
    1dcc:	2801      	cmp	r0, #1
    1dce:	d0c5      	beq.n	1d5c <spi_read_reg+0x3c>
		M2M_ERR("[nmi spi]: Failed cmd, read reg (%08x)...\n", (unsigned int)addr);
    1dd0:	2282      	movs	r2, #130	; 0x82
    1dd2:	00d2      	lsls	r2, r2, #3
    1dd4:	491e      	ldr	r1, [pc, #120]	; (1e50 <spi_read_reg+0x130>)
    1dd6:	481f      	ldr	r0, [pc, #124]	; (1e54 <spi_read_reg+0x134>)
    1dd8:	4e1f      	ldr	r6, [pc, #124]	; (1e58 <spi_read_reg+0x138>)
    1dda:	47b0      	blx	r6
    1ddc:	0039      	movs	r1, r7
    1dde:	4824      	ldr	r0, [pc, #144]	; (1e70 <spi_read_reg+0x150>)
    1de0:	47b0      	blx	r6
    1de2:	200d      	movs	r0, #13
    1de4:	4b1e      	ldr	r3, [pc, #120]	; (1e60 <spi_read_reg+0x140>)
    1de6:	4798      	blx	r3
		goto _FAIL_;
    1de8:	e7c9      	b.n	1d7e <spi_read_reg+0x5e>
	result = spi_data_read(&tmp[0], 4, clockless);
    1dea:	464a      	mov	r2, r9
    1dec:	2104      	movs	r1, #4
    1dee:	a805      	add	r0, sp, #20
    1df0:	4b20      	ldr	r3, [pc, #128]	; (1e74 <spi_read_reg+0x154>)
    1df2:	4798      	blx	r3
    1df4:	0004      	movs	r4, r0
	if (result != N_OK) {
    1df6:	2801      	cmp	r0, #1
    1df8:	d00b      	beq.n	1e12 <spi_read_reg+0xf2>
		M2M_ERR("[nmi spi]: Failed data read...\n");
    1dfa:	4a1f      	ldr	r2, [pc, #124]	; (1e78 <spi_read_reg+0x158>)
    1dfc:	4914      	ldr	r1, [pc, #80]	; (1e50 <spi_read_reg+0x130>)
    1dfe:	4815      	ldr	r0, [pc, #84]	; (1e54 <spi_read_reg+0x134>)
    1e00:	4b15      	ldr	r3, [pc, #84]	; (1e58 <spi_read_reg+0x138>)
    1e02:	4798      	blx	r3
    1e04:	481d      	ldr	r0, [pc, #116]	; (1e7c <spi_read_reg+0x15c>)
    1e06:	4b1e      	ldr	r3, [pc, #120]	; (1e80 <spi_read_reg+0x160>)
    1e08:	4798      	blx	r3
    1e0a:	200d      	movs	r0, #13
    1e0c:	4b14      	ldr	r3, [pc, #80]	; (1e60 <spi_read_reg+0x140>)
    1e0e:	4798      	blx	r3
		goto _FAIL_;
    1e10:	e7b5      	b.n	1d7e <spi_read_reg+0x5e>
		((uint32)tmp[1] << 8) |
    1e12:	aa05      	add	r2, sp, #20
    1e14:	7853      	ldrb	r3, [r2, #1]
    1e16:	021b      	lsls	r3, r3, #8
		((uint32)tmp[2] << 16) |
    1e18:	7891      	ldrb	r1, [r2, #2]
    1e1a:	0409      	lsls	r1, r1, #16
		((uint32)tmp[1] << 8) |
    1e1c:	430b      	orrs	r3, r1
	*u32data = tmp[0] |
    1e1e:	7811      	ldrb	r1, [r2, #0]
		((uint32)tmp[1] << 8) |
    1e20:	430b      	orrs	r3, r1
		((uint32)tmp[3] << 24);
    1e22:	78d2      	ldrb	r2, [r2, #3]
    1e24:	0612      	lsls	r2, r2, #24
		((uint32)tmp[2] << 16) |
    1e26:	4313      	orrs	r3, r2
	*u32data = tmp[0] |
    1e28:	465a      	mov	r2, fp
    1e2a:	6013      	str	r3, [r2, #0]
	}
		
	return result;
}
    1e2c:	0020      	movs	r0, r4
    1e2e:	b007      	add	sp, #28
    1e30:	bc3c      	pop	{r2, r3, r4, r5}
    1e32:	4690      	mov	r8, r2
    1e34:	4699      	mov	r9, r3
    1e36:	46a2      	mov	sl, r4
    1e38:	46ab      	mov	fp, r5
    1e3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1e3c:	0000d866 	.word	0x0000d866
    1e40:	00001859 	.word	0x00001859
    1e44:	0000d867 	.word	0x0000d867
    1e48:	000019f9 	.word	0x000019f9
    1e4c:	00000416 	.word	0x00000416
    1e50:	0000d8cc 	.word	0x0000d8cc
    1e54:	0000d488 	.word	0x0000d488
    1e58:	0000bf25 	.word	0x0000bf25
    1e5c:	0000dd9c 	.word	0x0000dd9c
    1e60:	0000bf59 	.word	0x0000bf59
    1e64:	000001c1 	.word	0x000001c1
    1e68:	00000435 	.word	0x00000435
    1e6c:	0000ddf0 	.word	0x0000ddf0
    1e70:	0000dd70 	.word	0x0000dd70
    1e74:	00001acd 	.word	0x00001acd
    1e78:	0000041d 	.word	0x0000041d
    1e7c:	0000ddd0 	.word	0x0000ddd0
    1e80:	0000c041 	.word	0x0000c041

00001e84 <nm_spi_reset>:
	}
	nm_spi_write_reg(SPI_BASE+0x24, val32);
}

sint8 nm_spi_reset(void)
{
    1e84:	b510      	push	{r4, lr}
    1e86:	b082      	sub	sp, #8
	spi_cmd(CMD_RESET, 0, 0, 0, 0);
    1e88:	2300      	movs	r3, #0
    1e8a:	9300      	str	r3, [sp, #0]
    1e8c:	2200      	movs	r2, #0
    1e8e:	2100      	movs	r1, #0
    1e90:	20cf      	movs	r0, #207	; 0xcf
    1e92:	4c04      	ldr	r4, [pc, #16]	; (1ea4 <nm_spi_reset+0x20>)
    1e94:	47a0      	blx	r4
	spi_cmd_rsp(CMD_RESET);
    1e96:	20cf      	movs	r0, #207	; 0xcf
    1e98:	4b03      	ldr	r3, [pc, #12]	; (1ea8 <nm_spi_reset+0x24>)
    1e9a:	4798      	blx	r3
	return M2M_SUCCESS;
}
    1e9c:	2000      	movs	r0, #0
    1e9e:	b002      	add	sp, #8
    1ea0:	bd10      	pop	{r4, pc}
    1ea2:	46c0      	nop			; (mov r8, r8)
    1ea4:	00001859 	.word	0x00001859
    1ea8:	000019f9 	.word	0x000019f9

00001eac <nm_spi_deinit>:
*	@date	27 Feb 2015
*	@version	1.0
*/ 
sint8 nm_spi_deinit(void)
{
	gu8Crc_off = 0;
    1eac:	2200      	movs	r2, #0
    1eae:	4b02      	ldr	r3, [pc, #8]	; (1eb8 <nm_spi_deinit+0xc>)
    1eb0:	701a      	strb	r2, [r3, #0]
	return M2M_SUCCESS;
}
    1eb2:	2000      	movs	r0, #0
    1eb4:	4770      	bx	lr
    1eb6:	46c0      	nop			; (mov r8, r8)
    1eb8:	2000014c 	.word	0x2000014c

00001ebc <nm_spi_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_spi_read_reg(uint32 u32Addr)
{
    1ebc:	b500      	push	{lr}
    1ebe:	b083      	sub	sp, #12
	uint32 u32Val;

	spi_read_reg(u32Addr, &u32Val);
    1ec0:	a901      	add	r1, sp, #4
    1ec2:	4b02      	ldr	r3, [pc, #8]	; (1ecc <nm_spi_read_reg+0x10>)
    1ec4:	4798      	blx	r3

	return u32Val;
}
    1ec6:	9801      	ldr	r0, [sp, #4]
    1ec8:	b003      	add	sp, #12
    1eca:	bd00      	pop	{pc}
    1ecc:	00001d21 	.word	0x00001d21

00001ed0 <nm_spi_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    1ed0:	b510      	push	{r4, lr}
	sint8 s8Ret;

	s8Ret = spi_read_reg(u32Addr,pu32RetVal);
    1ed2:	4b04      	ldr	r3, [pc, #16]	; (1ee4 <nm_spi_read_reg_with_ret+0x14>)
    1ed4:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    1ed6:	2300      	movs	r3, #0
    1ed8:	2801      	cmp	r0, #1
    1eda:	d101      	bne.n	1ee0 <nm_spi_read_reg_with_ret+0x10>
	else s8Ret = M2M_ERR_BUS_FAIL;

	return s8Ret;
}
    1edc:	0018      	movs	r0, r3
    1ede:	bd10      	pop	{r4, pc}
	else s8Ret = M2M_ERR_BUS_FAIL;
    1ee0:	3b06      	subs	r3, #6
    1ee2:	e7fb      	b.n	1edc <nm_spi_read_reg_with_ret+0xc>
    1ee4:	00001d21 	.word	0x00001d21

00001ee8 <nm_spi_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_reg(uint32 u32Addr, uint32 u32Val)
{
    1ee8:	b510      	push	{r4, lr}
	sint8 s8Ret;

	s8Ret = spi_write_reg(u32Addr, u32Val);
    1eea:	4b04      	ldr	r3, [pc, #16]	; (1efc <nm_spi_write_reg+0x14>)
    1eec:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    1eee:	2300      	movs	r3, #0
    1ef0:	2801      	cmp	r0, #1
    1ef2:	d101      	bne.n	1ef8 <nm_spi_write_reg+0x10>
	else s8Ret = M2M_ERR_BUS_FAIL;

	return s8Ret;
}
    1ef4:	0018      	movs	r0, r3
    1ef6:	bd10      	pop	{r4, pc}
	else s8Ret = M2M_ERR_BUS_FAIL;
    1ef8:	3b06      	subs	r3, #6
    1efa:	e7fb      	b.n	1ef4 <nm_spi_write_reg+0xc>
    1efc:	00001c11 	.word	0x00001c11

00001f00 <nm_spi_init>:
{
    1f00:	b510      	push	{r4, lr}
    1f02:	b082      	sub	sp, #8
	uint32 reg = 0;
    1f04:	2300      	movs	r3, #0
    1f06:	9300      	str	r3, [sp, #0]
	gu8Crc_off = 0;
    1f08:	4a23      	ldr	r2, [pc, #140]	; (1f98 <nm_spi_init+0x98>)
    1f0a:	7013      	strb	r3, [r2, #0]
	if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)) {
    1f0c:	4669      	mov	r1, sp
    1f0e:	4823      	ldr	r0, [pc, #140]	; (1f9c <nm_spi_init+0x9c>)
    1f10:	4b23      	ldr	r3, [pc, #140]	; (1fa0 <nm_spi_init+0xa0>)
    1f12:	4798      	blx	r3
    1f14:	2800      	cmp	r0, #0
    1f16:	d027      	beq.n	1f68 <nm_spi_init+0x68>
	if(gu8Crc_off == 0)
    1f18:	4b1f      	ldr	r3, [pc, #124]	; (1f98 <nm_spi_init+0x98>)
    1f1a:	781b      	ldrb	r3, [r3, #0]
    1f1c:	2b00      	cmp	r3, #0
    1f1e:	d10d      	bne.n	1f3c <nm_spi_init+0x3c>
		reg &= ~0x70;
    1f20:	337c      	adds	r3, #124	; 0x7c
    1f22:	9900      	ldr	r1, [sp, #0]
    1f24:	4399      	bics	r1, r3
		reg |= (0x5 << 4);
    1f26:	3b2c      	subs	r3, #44	; 0x2c
    1f28:	4319      	orrs	r1, r3
    1f2a:	9100      	str	r1, [sp, #0]
		if (!spi_write_reg(NMI_SPI_PROTOCOL_CONFIG, reg)) {
    1f2c:	481b      	ldr	r0, [pc, #108]	; (1f9c <nm_spi_init+0x9c>)
    1f2e:	4b1d      	ldr	r3, [pc, #116]	; (1fa4 <nm_spi_init+0xa4>)
    1f30:	4798      	blx	r3
    1f32:	2800      	cmp	r0, #0
    1f34:	d016      	beq.n	1f64 <nm_spi_init+0x64>
		gu8Crc_off = 1;
    1f36:	2201      	movs	r2, #1
    1f38:	4b17      	ldr	r3, [pc, #92]	; (1f98 <nm_spi_init+0x98>)
    1f3a:	701a      	strb	r2, [r3, #0]
	if (!spi_read_reg(0x1000, &chipid)) {
    1f3c:	a901      	add	r1, sp, #4
    1f3e:	2080      	movs	r0, #128	; 0x80
    1f40:	0140      	lsls	r0, r0, #5
    1f42:	4b17      	ldr	r3, [pc, #92]	; (1fa0 <nm_spi_init+0xa0>)
    1f44:	4798      	blx	r3
    1f46:	2800      	cmp	r0, #0
    1f48:	d018      	beq.n	1f7c <nm_spi_init+0x7c>
	val32 = nm_spi_read_reg(SPI_BASE+0x24);
    1f4a:	4c14      	ldr	r4, [pc, #80]	; (1f9c <nm_spi_init+0x9c>)
    1f4c:	0020      	movs	r0, r4
    1f4e:	4b16      	ldr	r3, [pc, #88]	; (1fa8 <nm_spi_init+0xa8>)
    1f50:	4798      	blx	r3
	val32 &= ~(0x7 << 4);
    1f52:	2370      	movs	r3, #112	; 0x70
    1f54:	0001      	movs	r1, r0
    1f56:	4399      	bics	r1, r3
	case 8192: val32 |= (5 << 4); break;
    1f58:	2050      	movs	r0, #80	; 0x50
    1f5a:	4301      	orrs	r1, r0
	nm_spi_write_reg(SPI_BASE+0x24, val32);
    1f5c:	0020      	movs	r0, r4
    1f5e:	4b13      	ldr	r3, [pc, #76]	; (1fac <nm_spi_init+0xac>)
    1f60:	4798      	blx	r3
	return M2M_SUCCESS;
    1f62:	2000      	movs	r0, #0
}
    1f64:	b002      	add	sp, #8
    1f66:	bd10      	pop	{r4, pc}
		gu8Crc_off = 1;
    1f68:	2201      	movs	r2, #1
    1f6a:	4b0b      	ldr	r3, [pc, #44]	; (1f98 <nm_spi_init+0x98>)
    1f6c:	701a      	strb	r2, [r3, #0]
		if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)){
    1f6e:	4669      	mov	r1, sp
    1f70:	480a      	ldr	r0, [pc, #40]	; (1f9c <nm_spi_init+0x9c>)
    1f72:	4b0b      	ldr	r3, [pc, #44]	; (1fa0 <nm_spi_init+0xa0>)
    1f74:	4798      	blx	r3
    1f76:	2800      	cmp	r0, #0
    1f78:	d1ce      	bne.n	1f18 <nm_spi_init+0x18>
    1f7a:	e7f3      	b.n	1f64 <nm_spi_init+0x64>
		M2M_ERR("[nmi spi]: Fail cmd read chip id...\n");
    1f7c:	4a0c      	ldr	r2, [pc, #48]	; (1fb0 <nm_spi_init+0xb0>)
    1f7e:	490d      	ldr	r1, [pc, #52]	; (1fb4 <nm_spi_init+0xb4>)
    1f80:	480d      	ldr	r0, [pc, #52]	; (1fb8 <nm_spi_init+0xb8>)
    1f82:	4b0e      	ldr	r3, [pc, #56]	; (1fbc <nm_spi_init+0xbc>)
    1f84:	4798      	blx	r3
    1f86:	480e      	ldr	r0, [pc, #56]	; (1fc0 <nm_spi_init+0xc0>)
    1f88:	4b0e      	ldr	r3, [pc, #56]	; (1fc4 <nm_spi_init+0xc4>)
    1f8a:	4798      	blx	r3
    1f8c:	200d      	movs	r0, #13
    1f8e:	4b0e      	ldr	r3, [pc, #56]	; (1fc8 <nm_spi_init+0xc8>)
    1f90:	4798      	blx	r3
		return M2M_ERR_BUS_FAIL;
    1f92:	2006      	movs	r0, #6
    1f94:	4240      	negs	r0, r0
    1f96:	e7e5      	b.n	1f64 <nm_spi_init+0x64>
    1f98:	2000014c 	.word	0x2000014c
    1f9c:	0000e824 	.word	0x0000e824
    1fa0:	00001d21 	.word	0x00001d21
    1fa4:	00001c11 	.word	0x00001c11
    1fa8:	00001ebd 	.word	0x00001ebd
    1fac:	00001ee9 	.word	0x00001ee9
    1fb0:	000004d7 	.word	0x000004d7
    1fb4:	0000d8e8 	.word	0x0000d8e8
    1fb8:	0000d488 	.word	0x0000d488
    1fbc:	0000bf25 	.word	0x0000bf25
    1fc0:	0000d9f4 	.word	0x0000d9f4
    1fc4:	0000c041 	.word	0x0000c041
    1fc8:	0000bf59 	.word	0x0000bf59

00001fcc <nm_spi_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    1fcc:	b5f0      	push	{r4, r5, r6, r7, lr}
    1fce:	46de      	mov	lr, fp
    1fd0:	4657      	mov	r7, sl
    1fd2:	464e      	mov	r6, r9
    1fd4:	4645      	mov	r5, r8
    1fd6:	b5e0      	push	{r5, r6, r7, lr}
    1fd8:	b087      	sub	sp, #28
    1fda:	9002      	str	r0, [sp, #8]
    1fdc:	9103      	str	r1, [sp, #12]
    1fde:	0016      	movs	r6, r2
    1fe0:	250a      	movs	r5, #10
	uint8 single_byte_workaround = 0;
    1fe2:	2300      	movs	r3, #0
    1fe4:	469b      	mov	fp, r3
	result = spi_cmd(cmd, addr, 0, size,0);
    1fe6:	2400      	movs	r4, #0
    1fe8:	4b3e      	ldr	r3, [pc, #248]	; (20e4 <STACK_SIZE+0xe4>)
    1fea:	4698      	mov	r8, r3
	result = spi_cmd_rsp(cmd);
    1fec:	46a9      	mov	r9, r5
    1fee:	e037      	b.n	2060 <STACK_SIZE+0x60>
		single_byte_workaround = 1;
    1ff0:	2301      	movs	r3, #1
    1ff2:	469b      	mov	fp, r3
		size = 2;
    1ff4:	3601      	adds	r6, #1
    1ff6:	e035      	b.n	2064 <STACK_SIZE+0x64>
	result = spi_cmd_rsp(cmd);
    1ff8:	20c8      	movs	r0, #200	; 0xc8
    1ffa:	4b3b      	ldr	r3, [pc, #236]	; (20e8 <STACK_SIZE+0xe8>)
    1ffc:	4798      	blx	r3
	if (result != N_OK) {
    1ffe:	2801      	cmp	r0, #1
    2000:	d045      	beq.n	208e <STACK_SIZE+0x8e>
		M2M_ERR("[nmi spi]: Failed cmd response, read block (%08x)...\n", (unsigned int)addr);
    2002:	4a3a      	ldr	r2, [pc, #232]	; (20ec <STACK_SIZE+0xec>)
    2004:	493a      	ldr	r1, [pc, #232]	; (20f0 <STACK_SIZE+0xf0>)
    2006:	483b      	ldr	r0, [pc, #236]	; (20f4 <STACK_SIZE+0xf4>)
    2008:	4f3b      	ldr	r7, [pc, #236]	; (20f8 <STACK_SIZE+0xf8>)
    200a:	47b8      	blx	r7
    200c:	9902      	ldr	r1, [sp, #8]
    200e:	483b      	ldr	r0, [pc, #236]	; (20fc <STACK_SIZE+0xfc>)
    2010:	47b8      	blx	r7
    2012:	200d      	movs	r0, #13
    2014:	4b3a      	ldr	r3, [pc, #232]	; (2100 <STACK_SIZE+0x100>)
    2016:	4798      	blx	r3
		nm_bsp_sleep(1);
    2018:	2001      	movs	r0, #1
    201a:	4f3a      	ldr	r7, [pc, #232]	; (2104 <STACK_SIZE+0x104>)
    201c:	47b8      	blx	r7
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    201e:	9400      	str	r4, [sp, #0]
    2020:	0023      	movs	r3, r4
    2022:	0022      	movs	r2, r4
    2024:	0021      	movs	r1, r4
    2026:	20cf      	movs	r0, #207	; 0xcf
    2028:	4d2e      	ldr	r5, [pc, #184]	; (20e4 <STACK_SIZE+0xe4>)
    202a:	47a8      	blx	r5
		spi_cmd_rsp(CMD_RESET);
    202c:	20cf      	movs	r0, #207	; 0xcf
    202e:	4b2e      	ldr	r3, [pc, #184]	; (20e8 <STACK_SIZE+0xe8>)
    2030:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
    2032:	4a35      	ldr	r2, [pc, #212]	; (2108 <STACK_SIZE+0x108>)
    2034:	492e      	ldr	r1, [pc, #184]	; (20f0 <STACK_SIZE+0xf0>)
    2036:	482f      	ldr	r0, [pc, #188]	; (20f4 <STACK_SIZE+0xf4>)
    2038:	4b2f      	ldr	r3, [pc, #188]	; (20f8 <STACK_SIZE+0xf8>)
    203a:	469a      	mov	sl, r3
    203c:	4798      	blx	r3
    203e:	0033      	movs	r3, r6
    2040:	9a02      	ldr	r2, [sp, #8]
    2042:	4649      	mov	r1, r9
    2044:	4831      	ldr	r0, [pc, #196]	; (210c <STACK_SIZE+0x10c>)
    2046:	47d0      	blx	sl
    2048:	200d      	movs	r0, #13
    204a:	4b2d      	ldr	r3, [pc, #180]	; (2100 <STACK_SIZE+0x100>)
    204c:	4798      	blx	r3
		nm_bsp_sleep(1);
    204e:	2001      	movs	r0, #1
    2050:	47b8      	blx	r7
    2052:	2301      	movs	r3, #1
    2054:	425b      	negs	r3, r3
    2056:	469c      	mov	ip, r3
    2058:	44e1      	add	r9, ip
		if(retry) goto _RETRY_;
    205a:	464b      	mov	r3, r9
    205c:	2b00      	cmp	r3, #0
    205e:	d038      	beq.n	20d2 <STACK_SIZE+0xd2>
	if (size == 1)
    2060:	2e01      	cmp	r6, #1
    2062:	d0c5      	beq.n	1ff0 <nm_spi_read_block+0x24>
	result = spi_cmd(cmd, addr, 0, size,0);
    2064:	9400      	str	r4, [sp, #0]
    2066:	0033      	movs	r3, r6
    2068:	0022      	movs	r2, r4
    206a:	9d02      	ldr	r5, [sp, #8]
    206c:	0029      	movs	r1, r5
    206e:	20c8      	movs	r0, #200	; 0xc8
    2070:	47c0      	blx	r8
	if (result != N_OK) {
    2072:	2801      	cmp	r0, #1
    2074:	d0c0      	beq.n	1ff8 <nm_spi_read_block+0x2c>
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
    2076:	4a26      	ldr	r2, [pc, #152]	; (2110 <STACK_SIZE+0x110>)
    2078:	491d      	ldr	r1, [pc, #116]	; (20f0 <STACK_SIZE+0xf0>)
    207a:	481e      	ldr	r0, [pc, #120]	; (20f4 <STACK_SIZE+0xf4>)
    207c:	4f1e      	ldr	r7, [pc, #120]	; (20f8 <STACK_SIZE+0xf8>)
    207e:	47b8      	blx	r7
    2080:	0029      	movs	r1, r5
    2082:	4824      	ldr	r0, [pc, #144]	; (2114 <STACK_SIZE+0x114>)
    2084:	47b8      	blx	r7
    2086:	200d      	movs	r0, #13
    2088:	4b1d      	ldr	r3, [pc, #116]	; (2100 <STACK_SIZE+0x100>)
    208a:	4798      	blx	r3
    208c:	e7c4      	b.n	2018 <STACK_SIZE+0x18>
	if (single_byte_workaround)
    208e:	465b      	mov	r3, fp
    2090:	2b00      	cmp	r3, #0
    2092:	d016      	beq.n	20c2 <STACK_SIZE+0xc2>
		result = spi_data_read(tmp, size,0);
    2094:	af05      	add	r7, sp, #20
    2096:	0022      	movs	r2, r4
    2098:	0031      	movs	r1, r6
    209a:	0038      	movs	r0, r7
    209c:	4b1e      	ldr	r3, [pc, #120]	; (2118 <STACK_SIZE+0x118>)
    209e:	4798      	blx	r3
		buf[0] = tmp[0];
    20a0:	783b      	ldrb	r3, [r7, #0]
    20a2:	9a03      	ldr	r2, [sp, #12]
    20a4:	7013      	strb	r3, [r2, #0]
	if (result != N_OK) {
    20a6:	2801      	cmp	r0, #1
    20a8:	d011      	beq.n	20ce <STACK_SIZE+0xce>
		M2M_ERR("[nmi spi]: Failed block data read...\n");
    20aa:	4a1c      	ldr	r2, [pc, #112]	; (211c <STACK_SIZE+0x11c>)
    20ac:	4910      	ldr	r1, [pc, #64]	; (20f0 <STACK_SIZE+0xf0>)
    20ae:	4811      	ldr	r0, [pc, #68]	; (20f4 <STACK_SIZE+0xf4>)
    20b0:	4b11      	ldr	r3, [pc, #68]	; (20f8 <STACK_SIZE+0xf8>)
    20b2:	4798      	blx	r3
    20b4:	481a      	ldr	r0, [pc, #104]	; (2120 <STACK_SIZE+0x120>)
    20b6:	4b1b      	ldr	r3, [pc, #108]	; (2124 <STACK_SIZE+0x124>)
    20b8:	4798      	blx	r3
    20ba:	200d      	movs	r0, #13
    20bc:	4b10      	ldr	r3, [pc, #64]	; (2100 <STACK_SIZE+0x100>)
    20be:	4798      	blx	r3
    20c0:	e7aa      	b.n	2018 <STACK_SIZE+0x18>
		result = spi_data_read(buf, size,0);
    20c2:	0022      	movs	r2, r4
    20c4:	0031      	movs	r1, r6
    20c6:	9803      	ldr	r0, [sp, #12]
    20c8:	4b13      	ldr	r3, [pc, #76]	; (2118 <STACK_SIZE+0x118>)
    20ca:	4798      	blx	r3
    20cc:	e7eb      	b.n	20a6 <STACK_SIZE+0xa6>
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    20ce:	2000      	movs	r0, #0
    20d0:	e001      	b.n	20d6 <STACK_SIZE+0xd6>
	else s8Ret = M2M_ERR_BUS_FAIL;
    20d2:	2006      	movs	r0, #6
    20d4:	4240      	negs	r0, r0

	return s8Ret;
}
    20d6:	b007      	add	sp, #28
    20d8:	bc3c      	pop	{r2, r3, r4, r5}
    20da:	4690      	mov	r8, r2
    20dc:	4699      	mov	r9, r3
    20de:	46a2      	mov	sl, r4
    20e0:	46ab      	mov	fp, r5
    20e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    20e4:	00001859 	.word	0x00001859
    20e8:	000019f9 	.word	0x000019f9
    20ec:	0000045c 	.word	0x0000045c
    20f0:	0000d8dc 	.word	0x0000d8dc
    20f4:	0000d488 	.word	0x0000d488
    20f8:	0000bf25 	.word	0x0000bf25
    20fc:	0000da48 	.word	0x0000da48
    2100:	0000bf59 	.word	0x0000bf59
    2104:	000001c1 	.word	0x000001c1
    2108:	0000047d 	.word	0x0000047d
    210c:	0000daa8 	.word	0x0000daa8
    2110:	00000456 	.word	0x00000456
    2114:	0000da18 	.word	0x0000da18
    2118:	00001acd 	.word	0x00001acd
    211c:	0000046c 	.word	0x0000046c
    2120:	0000da80 	.word	0x0000da80
    2124:	0000c041 	.word	0x0000c041

00002128 <nm_spi_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    2128:	b5f0      	push	{r4, r5, r6, r7, lr}
    212a:	46de      	mov	lr, fp
    212c:	4647      	mov	r7, r8
    212e:	b580      	push	{r7, lr}
    2130:	b089      	sub	sp, #36	; 0x24
    2132:	9004      	str	r0, [sp, #16]
    2134:	468b      	mov	fp, r1
    2136:	9203      	str	r2, [sp, #12]
    2138:	260a      	movs	r6, #10
    213a:	2780      	movs	r7, #128	; 0x80
    213c:	01bf      	lsls	r7, r7, #6
    213e:	466b      	mov	r3, sp
    2140:	82df      	strh	r7, [r3, #22]
    2142:	0035      	movs	r5, r6
    2144:	e02d      	b.n	21a2 <nm_spi_write_block+0x7a>
		size = 2;
    2146:	3301      	adds	r3, #1
    2148:	9303      	str	r3, [sp, #12]
    214a:	e02d      	b.n	21a8 <nm_spi_write_block+0x80>
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
    214c:	4a82      	ldr	r2, [pc, #520]	; (2358 <nm_spi_write_block+0x230>)
    214e:	4983      	ldr	r1, [pc, #524]	; (235c <nm_spi_write_block+0x234>)
    2150:	4883      	ldr	r0, [pc, #524]	; (2360 <nm_spi_write_block+0x238>)
    2152:	4c84      	ldr	r4, [pc, #528]	; (2364 <nm_spi_write_block+0x23c>)
    2154:	47a0      	blx	r4
    2156:	0031      	movs	r1, r6
    2158:	4883      	ldr	r0, [pc, #524]	; (2368 <nm_spi_write_block+0x240>)
    215a:	47a0      	blx	r4
    215c:	200d      	movs	r0, #13
    215e:	4b83      	ldr	r3, [pc, #524]	; (236c <nm_spi_write_block+0x244>)
    2160:	4798      	blx	r3
		nm_bsp_sleep(1);
    2162:	2001      	movs	r0, #1
    2164:	4c82      	ldr	r4, [pc, #520]	; (2370 <nm_spi_write_block+0x248>)
    2166:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    2168:	2300      	movs	r3, #0
    216a:	9300      	str	r3, [sp, #0]
    216c:	2200      	movs	r2, #0
    216e:	2100      	movs	r1, #0
    2170:	20cf      	movs	r0, #207	; 0xcf
    2172:	4e80      	ldr	r6, [pc, #512]	; (2374 <nm_spi_write_block+0x24c>)
    2174:	47b0      	blx	r6
		spi_cmd_rsp(CMD_RESET);
    2176:	20cf      	movs	r0, #207	; 0xcf
    2178:	4b7f      	ldr	r3, [pc, #508]	; (2378 <nm_spi_write_block+0x250>)
    217a:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
    217c:	4a7f      	ldr	r2, [pc, #508]	; (237c <nm_spi_write_block+0x254>)
    217e:	4977      	ldr	r1, [pc, #476]	; (235c <nm_spi_write_block+0x234>)
    2180:	4877      	ldr	r0, [pc, #476]	; (2360 <nm_spi_write_block+0x238>)
    2182:	4e78      	ldr	r6, [pc, #480]	; (2364 <nm_spi_write_block+0x23c>)
    2184:	47b0      	blx	r6
    2186:	9b03      	ldr	r3, [sp, #12]
    2188:	9a04      	ldr	r2, [sp, #16]
    218a:	0029      	movs	r1, r5
    218c:	487c      	ldr	r0, [pc, #496]	; (2380 <nm_spi_write_block+0x258>)
    218e:	47b0      	blx	r6
    2190:	200d      	movs	r0, #13
    2192:	4b76      	ldr	r3, [pc, #472]	; (236c <nm_spi_write_block+0x244>)
    2194:	4798      	blx	r3
		nm_bsp_sleep(1);
    2196:	2001      	movs	r0, #1
    2198:	47a0      	blx	r4
    219a:	3d01      	subs	r5, #1
		if(retry) goto _RETRY_;
    219c:	2d00      	cmp	r5, #0
    219e:	d100      	bne.n	21a2 <nm_spi_write_block+0x7a>
    21a0:	e0d2      	b.n	2348 <nm_spi_write_block+0x220>
	if (size == 1)
    21a2:	9b03      	ldr	r3, [sp, #12]
    21a4:	2b01      	cmp	r3, #1
    21a6:	d0ce      	beq.n	2146 <nm_spi_write_block+0x1e>
	result = spi_cmd(cmd, addr, 0, size,0);
    21a8:	2300      	movs	r3, #0
    21aa:	9300      	str	r3, [sp, #0]
    21ac:	9b03      	ldr	r3, [sp, #12]
    21ae:	2200      	movs	r2, #0
    21b0:	9e04      	ldr	r6, [sp, #16]
    21b2:	0031      	movs	r1, r6
    21b4:	20c7      	movs	r0, #199	; 0xc7
    21b6:	4c6f      	ldr	r4, [pc, #444]	; (2374 <nm_spi_write_block+0x24c>)
    21b8:	47a0      	blx	r4
	if (result != N_OK) {
    21ba:	2801      	cmp	r0, #1
    21bc:	d1c6      	bne.n	214c <nm_spi_write_block+0x24>
	result = spi_cmd_rsp(cmd);
    21be:	20c7      	movs	r0, #199	; 0xc7
    21c0:	4b6d      	ldr	r3, [pc, #436]	; (2378 <nm_spi_write_block+0x250>)
    21c2:	4798      	blx	r3
	if (result != N_OK) {
    21c4:	2801      	cmp	r0, #1
    21c6:	d00b      	beq.n	21e0 <nm_spi_write_block+0xb8>
		M2M_ERR("[nmi spi ]: Failed cmd response, write block (%08x)...\n", (unsigned int)addr);
    21c8:	4a6e      	ldr	r2, [pc, #440]	; (2384 <nm_spi_write_block+0x25c>)
    21ca:	4964      	ldr	r1, [pc, #400]	; (235c <nm_spi_write_block+0x234>)
    21cc:	4864      	ldr	r0, [pc, #400]	; (2360 <nm_spi_write_block+0x238>)
    21ce:	4c65      	ldr	r4, [pc, #404]	; (2364 <nm_spi_write_block+0x23c>)
    21d0:	47a0      	blx	r4
    21d2:	9904      	ldr	r1, [sp, #16]
    21d4:	486c      	ldr	r0, [pc, #432]	; (2388 <nm_spi_write_block+0x260>)
    21d6:	47a0      	blx	r4
    21d8:	200d      	movs	r0, #13
    21da:	4b64      	ldr	r3, [pc, #400]	; (236c <nm_spi_write_block+0x244>)
    21dc:	4798      	blx	r3
    21de:	e7c0      	b.n	2162 <nm_spi_write_block+0x3a>
	uint8 cmd, order, crc[2] = {0};
    21e0:	2200      	movs	r2, #0
    21e2:	ab07      	add	r3, sp, #28
    21e4:	801a      	strh	r2, [r3, #0]
    21e6:	9c03      	ldr	r4, [sp, #12]
	ix = 0;
    21e8:	2600      	movs	r6, #0
				order = 0x1;
    21ea:	46a8      	mov	r8, r5
    21ec:	0035      	movs	r5, r6
    21ee:	0026      	movs	r6, r4
    21f0:	e021      	b.n	2236 <nm_spi_write_block+0x10e>
				order = 0x2;
    21f2:	2300      	movs	r3, #0
    21f4:	42b7      	cmp	r7, r6
    21f6:	415b      	adcs	r3, r3
    21f8:	3302      	adds	r3, #2
		cmd |= order;
    21fa:	200b      	movs	r0, #11
    21fc:	aa04      	add	r2, sp, #16
    21fe:	4694      	mov	ip, r2
    2200:	4460      	add	r0, ip
    2202:	2210      	movs	r2, #16
    2204:	4252      	negs	r2, r2
    2206:	4313      	orrs	r3, r2
    2208:	7003      	strb	r3, [r0, #0]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
    220a:	2101      	movs	r1, #1
    220c:	4b5f      	ldr	r3, [pc, #380]	; (238c <nm_spi_write_block+0x264>)
    220e:	4798      	blx	r3
    2210:	2800      	cmp	r0, #0
    2212:	d11d      	bne.n	2250 <nm_spi_write_block+0x128>
		if (M2M_SUCCESS != nmi_spi_write(&b[ix], nbytes)) {
    2214:	465b      	mov	r3, fp
    2216:	1958      	adds	r0, r3, r5
    2218:	0021      	movs	r1, r4
    221a:	4b5c      	ldr	r3, [pc, #368]	; (238c <nm_spi_write_block+0x264>)
    221c:	4798      	blx	r3
    221e:	2800      	cmp	r0, #0
    2220:	d12e      	bne.n	2280 <nm_spi_write_block+0x158>
		if (!gu8Crc_off) {
    2222:	4b5b      	ldr	r3, [pc, #364]	; (2390 <nm_spi_write_block+0x268>)
    2224:	781b      	ldrb	r3, [r3, #0]
    2226:	2b00      	cmp	r3, #0
    2228:	d037      	beq.n	229a <nm_spi_write_block+0x172>
		ix += nbytes;
    222a:	1965      	adds	r5, r4, r5
    222c:	b22d      	sxth	r5, r5
		sz -= nbytes;
    222e:	1b36      	subs	r6, r6, r4
    2230:	b2b6      	uxth	r6, r6
	} while (sz);
    2232:	2e00      	cmp	r6, #0
    2234:	d052      	beq.n	22dc <nm_spi_write_block+0x1b4>
    2236:	1c34      	adds	r4, r6, #0
    2238:	42be      	cmp	r6, r7
    223a:	d901      	bls.n	2240 <nm_spi_write_block+0x118>
    223c:	466b      	mov	r3, sp
    223e:	8adc      	ldrh	r4, [r3, #22]
    2240:	b2a4      	uxth	r4, r4
		if (ix == 0)  {
    2242:	2d00      	cmp	r5, #0
    2244:	d1d5      	bne.n	21f2 <nm_spi_write_block+0xca>
				order = 0x3;
    2246:	2303      	movs	r3, #3
			if (sz <= DATA_PKT_SZ)
    2248:	42be      	cmp	r6, r7
    224a:	d9d6      	bls.n	21fa <nm_spi_write_block+0xd2>
				order = 0x1;
    224c:	3b02      	subs	r3, #2
    224e:	e7d4      	b.n	21fa <nm_spi_write_block+0xd2>
    2250:	4645      	mov	r5, r8
			M2M_ERR("[nmi spi]: Failed data block cmd write, bus error...\n");
    2252:	4a50      	ldr	r2, [pc, #320]	; (2394 <nm_spi_write_block+0x26c>)
    2254:	4950      	ldr	r1, [pc, #320]	; (2398 <nm_spi_write_block+0x270>)
    2256:	4842      	ldr	r0, [pc, #264]	; (2360 <nm_spi_write_block+0x238>)
    2258:	4b42      	ldr	r3, [pc, #264]	; (2364 <nm_spi_write_block+0x23c>)
    225a:	4798      	blx	r3
    225c:	484f      	ldr	r0, [pc, #316]	; (239c <nm_spi_write_block+0x274>)
    225e:	4b50      	ldr	r3, [pc, #320]	; (23a0 <nm_spi_write_block+0x278>)
    2260:	4798      	blx	r3
    2262:	200d      	movs	r0, #13
    2264:	4b41      	ldr	r3, [pc, #260]	; (236c <nm_spi_write_block+0x244>)
    2266:	4798      	blx	r3
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    2268:	4a4e      	ldr	r2, [pc, #312]	; (23a4 <nm_spi_write_block+0x27c>)
    226a:	493c      	ldr	r1, [pc, #240]	; (235c <nm_spi_write_block+0x234>)
    226c:	483c      	ldr	r0, [pc, #240]	; (2360 <nm_spi_write_block+0x238>)
    226e:	4b3d      	ldr	r3, [pc, #244]	; (2364 <nm_spi_write_block+0x23c>)
    2270:	4798      	blx	r3
    2272:	484d      	ldr	r0, [pc, #308]	; (23a8 <nm_spi_write_block+0x280>)
    2274:	4b4a      	ldr	r3, [pc, #296]	; (23a0 <nm_spi_write_block+0x278>)
    2276:	4798      	blx	r3
    2278:	200d      	movs	r0, #13
    227a:	4b3c      	ldr	r3, [pc, #240]	; (236c <nm_spi_write_block+0x244>)
    227c:	4798      	blx	r3
    227e:	e770      	b.n	2162 <nm_spi_write_block+0x3a>
    2280:	4645      	mov	r5, r8
			M2M_ERR("[nmi spi]: Failed data block write, bus error...\n");
    2282:	4a4a      	ldr	r2, [pc, #296]	; (23ac <nm_spi_write_block+0x284>)
    2284:	4944      	ldr	r1, [pc, #272]	; (2398 <nm_spi_write_block+0x270>)
    2286:	4836      	ldr	r0, [pc, #216]	; (2360 <nm_spi_write_block+0x238>)
    2288:	4b36      	ldr	r3, [pc, #216]	; (2364 <nm_spi_write_block+0x23c>)
    228a:	4798      	blx	r3
    228c:	4848      	ldr	r0, [pc, #288]	; (23b0 <nm_spi_write_block+0x288>)
    228e:	4b44      	ldr	r3, [pc, #272]	; (23a0 <nm_spi_write_block+0x278>)
    2290:	4798      	blx	r3
    2292:	200d      	movs	r0, #13
    2294:	4b35      	ldr	r3, [pc, #212]	; (236c <nm_spi_write_block+0x244>)
    2296:	4798      	blx	r3
    2298:	e7e6      	b.n	2268 <nm_spi_write_block+0x140>
			if (M2M_SUCCESS != nmi_spi_write(crc, 2)) {
    229a:	2102      	movs	r1, #2
    229c:	a807      	add	r0, sp, #28
    229e:	4b3b      	ldr	r3, [pc, #236]	; (238c <nm_spi_write_block+0x264>)
    22a0:	4798      	blx	r3
    22a2:	2800      	cmp	r0, #0
    22a4:	d0c1      	beq.n	222a <nm_spi_write_block+0x102>
    22a6:	4645      	mov	r5, r8
				M2M_ERR("[nmi spi]: Failed data block crc write, bus error...\n");
    22a8:	22d7      	movs	r2, #215	; 0xd7
    22aa:	0092      	lsls	r2, r2, #2
    22ac:	493a      	ldr	r1, [pc, #232]	; (2398 <nm_spi_write_block+0x270>)
    22ae:	482c      	ldr	r0, [pc, #176]	; (2360 <nm_spi_write_block+0x238>)
    22b0:	4b2c      	ldr	r3, [pc, #176]	; (2364 <nm_spi_write_block+0x23c>)
    22b2:	4798      	blx	r3
    22b4:	483f      	ldr	r0, [pc, #252]	; (23b4 <nm_spi_write_block+0x28c>)
    22b6:	4b3a      	ldr	r3, [pc, #232]	; (23a0 <nm_spi_write_block+0x278>)
    22b8:	4798      	blx	r3
    22ba:	200d      	movs	r0, #13
    22bc:	4b2b      	ldr	r3, [pc, #172]	; (236c <nm_spi_write_block+0x244>)
    22be:	4798      	blx	r3
    22c0:	e7d2      	b.n	2268 <nm_spi_write_block+0x140>
		M2M_ERR("[nmi spi]: Failed bus error...\n");
    22c2:	229a      	movs	r2, #154	; 0x9a
    22c4:	0052      	lsls	r2, r2, #1
    22c6:	493c      	ldr	r1, [pc, #240]	; (23b8 <nm_spi_write_block+0x290>)
    22c8:	4825      	ldr	r0, [pc, #148]	; (2360 <nm_spi_write_block+0x238>)
    22ca:	4b26      	ldr	r3, [pc, #152]	; (2364 <nm_spi_write_block+0x23c>)
    22cc:	4798      	blx	r3
    22ce:	483b      	ldr	r0, [pc, #236]	; (23bc <nm_spi_write_block+0x294>)
    22d0:	4b33      	ldr	r3, [pc, #204]	; (23a0 <nm_spi_write_block+0x278>)
    22d2:	4798      	blx	r3
    22d4:	200d      	movs	r0, #13
    22d6:	4b25      	ldr	r3, [pc, #148]	; (236c <nm_spi_write_block+0x244>)
    22d8:	4798      	blx	r3
    22da:	e027      	b.n	232c <nm_spi_write_block+0x204>
    22dc:	4645      	mov	r5, r8
    if (!gu8Crc_off)
    22de:	4b2c      	ldr	r3, [pc, #176]	; (2390 <nm_spi_write_block+0x268>)
    22e0:	781c      	ldrb	r4, [r3, #0]
		len = 3;
    22e2:	1e63      	subs	r3, r4, #1
    22e4:	419c      	sbcs	r4, r3
    22e6:	3402      	adds	r4, #2
	if (M2M_SUCCESS != nmi_spi_read(&rsp[0], len)) {
    22e8:	b2a1      	uxth	r1, r4
    22ea:	a807      	add	r0, sp, #28
    22ec:	4b34      	ldr	r3, [pc, #208]	; (23c0 <nm_spi_write_block+0x298>)
    22ee:	4798      	blx	r3
    22f0:	2800      	cmp	r0, #0
    22f2:	d1e6      	bne.n	22c2 <nm_spi_write_block+0x19a>
	if((rsp[len-1] != 0)||(rsp[len-2] != 0xC3))
    22f4:	ab08      	add	r3, sp, #32
    22f6:	191b      	adds	r3, r3, r4
    22f8:	3b05      	subs	r3, #5
    22fa:	781b      	ldrb	r3, [r3, #0]
    22fc:	2b00      	cmp	r3, #0
    22fe:	d106      	bne.n	230e <nm_spi_write_block+0x1e6>
    2300:	ab08      	add	r3, sp, #32
    2302:	469c      	mov	ip, r3
    2304:	4464      	add	r4, ip
    2306:	3c06      	subs	r4, #6
    2308:	7823      	ldrb	r3, [r4, #0]
    230a:	2bc3      	cmp	r3, #195	; 0xc3
    230c:	d01a      	beq.n	2344 <nm_spi_write_block+0x21c>
		M2M_ERR("[nmi spi]: Failed data response read, %x %x %x\n",rsp[0],rsp[1],rsp[2]);
    230e:	223c      	movs	r2, #60	; 0x3c
    2310:	32ff      	adds	r2, #255	; 0xff
    2312:	4929      	ldr	r1, [pc, #164]	; (23b8 <nm_spi_write_block+0x290>)
    2314:	4812      	ldr	r0, [pc, #72]	; (2360 <nm_spi_write_block+0x238>)
    2316:	4c13      	ldr	r4, [pc, #76]	; (2364 <nm_spi_write_block+0x23c>)
    2318:	47a0      	blx	r4
    231a:	a907      	add	r1, sp, #28
    231c:	788b      	ldrb	r3, [r1, #2]
    231e:	784a      	ldrb	r2, [r1, #1]
    2320:	7809      	ldrb	r1, [r1, #0]
    2322:	4828      	ldr	r0, [pc, #160]	; (23c4 <nm_spi_write_block+0x29c>)
    2324:	47a0      	blx	r4
    2326:	200d      	movs	r0, #13
    2328:	4b10      	ldr	r3, [pc, #64]	; (236c <nm_spi_write_block+0x244>)
    232a:	4798      	blx	r3
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    232c:	4a26      	ldr	r2, [pc, #152]	; (23c8 <nm_spi_write_block+0x2a0>)
    232e:	490b      	ldr	r1, [pc, #44]	; (235c <nm_spi_write_block+0x234>)
    2330:	480b      	ldr	r0, [pc, #44]	; (2360 <nm_spi_write_block+0x238>)
    2332:	4b0c      	ldr	r3, [pc, #48]	; (2364 <nm_spi_write_block+0x23c>)
    2334:	4798      	blx	r3
    2336:	481c      	ldr	r0, [pc, #112]	; (23a8 <nm_spi_write_block+0x280>)
    2338:	4b19      	ldr	r3, [pc, #100]	; (23a0 <nm_spi_write_block+0x278>)
    233a:	4798      	blx	r3
    233c:	200d      	movs	r0, #13
    233e:	4b0b      	ldr	r3, [pc, #44]	; (236c <nm_spi_write_block+0x244>)
    2340:	4798      	blx	r3
    2342:	e70e      	b.n	2162 <nm_spi_write_block+0x3a>
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    2344:	2000      	movs	r0, #0
    2346:	e001      	b.n	234c <nm_spi_write_block+0x224>
	else s8Ret = M2M_ERR_BUS_FAIL;
    2348:	2006      	movs	r0, #6
    234a:	4240      	negs	r0, r0

	return s8Ret;
}
    234c:	b009      	add	sp, #36	; 0x24
    234e:	bc0c      	pop	{r2, r3}
    2350:	4690      	mov	r8, r2
    2352:	469b      	mov	fp, r3
    2354:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2356:	46c0      	nop			; (mov r8, r8)
    2358:	000003c3 	.word	0x000003c3
    235c:	0000d8bc 	.word	0x0000d8bc
    2360:	0000d488 	.word	0x0000d488
    2364:	0000bf25 	.word	0x0000bf25
    2368:	0000dac4 	.word	0x0000dac4
    236c:	0000bf59 	.word	0x0000bf59
    2370:	000001c1 	.word	0x000001c1
    2374:	00001859 	.word	0x00001859
    2378:	000019f9 	.word	0x000019f9
    237c:	000003eb 	.word	0x000003eb
    2380:	0000daa8 	.word	0x0000daa8
    2384:	000003c9 	.word	0x000003c9
    2388:	0000daf4 	.word	0x0000daf4
    238c:	00001839 	.word	0x00001839
    2390:	2000014c 	.word	0x2000014c
    2394:	00000349 	.word	0x00000349
    2398:	0000d89c 	.word	0x0000d89c
    239c:	0000db2c 	.word	0x0000db2c
    23a0:	0000c041 	.word	0x0000c041
    23a4:	000003d9 	.word	0x000003d9
    23a8:	0000dc20 	.word	0x0000dc20
    23ac:	00000352 	.word	0x00000352
    23b0:	0000db64 	.word	0x0000db64
    23b4:	0000db98 	.word	0x0000db98
    23b8:	0000d870 	.word	0x0000d870
    23bc:	0000dbd0 	.word	0x0000dbd0
    23c0:	000019d9 	.word	0x000019d9
    23c4:	0000dbf0 	.word	0x0000dbf0
    23c8:	000003e1 	.word	0x000003e1

000023cc <Socket_ReadSocketData>:
Date
		17 July 2012
*********************************************************************/
NMI_API void Socket_ReadSocketData(SOCKET sock, tstrSocketRecvMsg *pstrRecv,uint8 u8SocketMsg,
								  uint32 u32StartAddress,uint16 u16ReadCount)
{
    23cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    23ce:	46de      	mov	lr, fp
    23d0:	4657      	mov	r7, sl
    23d2:	464e      	mov	r6, r9
    23d4:	4645      	mov	r5, r8
    23d6:	b5e0      	push	{r5, r6, r7, lr}
    23d8:	b085      	sub	sp, #20
    23da:	9001      	str	r0, [sp, #4]
    23dc:	000e      	movs	r6, r1
    23de:	9202      	str	r2, [sp, #8]
    23e0:	001d      	movs	r5, r3
    23e2:	ab0e      	add	r3, sp, #56	; 0x38
    23e4:	881c      	ldrh	r4, [r3, #0]
	if((u16ReadCount > 0) && (gastrSockets[sock].pu8UserBuffer != NULL) && (gastrSockets[sock].u16UserBufferSize > 0) && (gastrSockets[sock].bIsUsed == 1))
    23e6:	2c00      	cmp	r4, #0
    23e8:	d064      	beq.n	24b4 <Socket_ReadSocketData+0xe8>
    23ea:	0103      	lsls	r3, r0, #4
    23ec:	4935      	ldr	r1, [pc, #212]	; (24c4 <Socket_ReadSocketData+0xf8>)
    23ee:	585b      	ldr	r3, [r3, r1]
    23f0:	2b00      	cmp	r3, #0
    23f2:	d05f      	beq.n	24b4 <Socket_ReadSocketData+0xe8>
    23f4:	0101      	lsls	r1, r0, #4
    23f6:	4b33      	ldr	r3, [pc, #204]	; (24c4 <Socket_ReadSocketData+0xf8>)
    23f8:	185b      	adds	r3, r3, r1
    23fa:	889b      	ldrh	r3, [r3, #4]
    23fc:	b29b      	uxth	r3, r3
    23fe:	2b00      	cmp	r3, #0
    2400:	d058      	beq.n	24b4 <Socket_ReadSocketData+0xe8>
    2402:	4b30      	ldr	r3, [pc, #192]	; (24c4 <Socket_ReadSocketData+0xf8>)
    2404:	185b      	adds	r3, r3, r1
    2406:	7a9b      	ldrb	r3, [r3, #10]
    2408:	2b01      	cmp	r3, #1
    240a:	d153      	bne.n	24b4 <Socket_ReadSocketData+0xe8>
		uint32	u32Address = u32StartAddress;
		uint16	u16Read;
		sint16	s16Diff;
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
    240c:	80f4      	strh	r4, [r6, #6]
		do
		{
			u8SetRxDone = 1;
			u16Read = u16ReadCount;
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
    240e:	4b2d      	ldr	r3, [pc, #180]	; (24c4 <Socket_ReadSocketData+0xf8>)
    2410:	469b      	mov	fp, r3
    2412:	448b      	add	fp, r1
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);

				u16ReadCount -= u16Read;
				u32Address += u16Read;

				if((!gastrSockets[sock].bIsUsed) && (u16ReadCount))
    2414:	465b      	mov	r3, fp
    2416:	220a      	movs	r2, #10
    2418:	4690      	mov	r8, r2
    241a:	44d8      	add	r8, fp
    241c:	468a      	mov	sl, r1
    241e:	9500      	str	r5, [sp, #0]
    2420:	9303      	str	r3, [sp, #12]
    2422:	e015      	b.n	2450 <Socket_ReadSocketData+0x84>
    2424:	0025      	movs	r5, r4
			u8SetRxDone = 1;
    2426:	2301      	movs	r3, #1
    2428:	e01c      	b.n	2464 <Socket_ReadSocketData+0x98>
				{
					M2M_DBG("Application Closed Socket While Rx Is not Complete\n");
					if(hif_receive(0, NULL, 0, 1) == M2M_SUCCESS)
    242a:	3301      	adds	r3, #1
    242c:	2200      	movs	r2, #0
    242e:	2100      	movs	r1, #0
    2430:	2000      	movs	r0, #0
    2432:	4c25      	ldr	r4, [pc, #148]	; (24c8 <Socket_ReadSocketData+0xfc>)
    2434:	47a0      	blx	r4
    2436:	e03d      	b.n	24b4 <Socket_ReadSocketData+0xe8>
					break;
				}
			}
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
    2438:	4824      	ldr	r0, [pc, #144]	; (24cc <Socket_ReadSocketData+0x100>)
    243a:	4d25      	ldr	r5, [pc, #148]	; (24d0 <Socket_ReadSocketData+0x104>)
    243c:	47a8      	blx	r5
    243e:	0021      	movs	r1, r4
    2440:	4824      	ldr	r0, [pc, #144]	; (24d4 <Socket_ReadSocketData+0x108>)
    2442:	47a8      	blx	r5
    2444:	200d      	movs	r0, #13
    2446:	4b24      	ldr	r3, [pc, #144]	; (24d8 <Socket_ReadSocketData+0x10c>)
    2448:	4798      	blx	r3
				break;
    244a:	e033      	b.n	24b4 <Socket_ReadSocketData+0xe8>
			}
		}while(u16ReadCount != 0);
    244c:	2c00      	cmp	r4, #0
    244e:	d031      	beq.n	24b4 <Socket_ReadSocketData+0xe8>
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
    2450:	465b      	mov	r3, fp
    2452:	889b      	ldrh	r3, [r3, #4]
    2454:	1ae3      	subs	r3, r4, r3
			if(s16Diff > 0)
    2456:	b21b      	sxth	r3, r3
    2458:	2b00      	cmp	r3, #0
    245a:	dde3      	ble.n	2424 <Socket_ReadSocketData+0x58>
				u16Read		= gastrSockets[sock].u16UserBufferSize;
    245c:	9b03      	ldr	r3, [sp, #12]
    245e:	889d      	ldrh	r5, [r3, #4]
    2460:	b2ad      	uxth	r5, r5
				u8SetRxDone = 0;
    2462:	2300      	movs	r3, #0
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
    2464:	4a17      	ldr	r2, [pc, #92]	; (24c4 <Socket_ReadSocketData+0xf8>)
    2466:	4651      	mov	r1, sl
    2468:	5889      	ldr	r1, [r1, r2]
    246a:	002a      	movs	r2, r5
    246c:	9800      	ldr	r0, [sp, #0]
    246e:	4f16      	ldr	r7, [pc, #88]	; (24c8 <Socket_ReadSocketData+0xfc>)
    2470:	47b8      	blx	r7
    2472:	2800      	cmp	r0, #0
    2474:	d1e0      	bne.n	2438 <Socket_ReadSocketData+0x6c>
				pstrRecv->pu8Buffer			= gastrSockets[sock].pu8UserBuffer;
    2476:	4b13      	ldr	r3, [pc, #76]	; (24c4 <Socket_ReadSocketData+0xf8>)
    2478:	4652      	mov	r2, sl
    247a:	58d3      	ldr	r3, [r2, r3]
    247c:	6033      	str	r3, [r6, #0]
				pstrRecv->s16BufferSize		= u16Read;
    247e:	80b5      	strh	r5, [r6, #4]
				pstrRecv->u16RemainingSize	-= u16Read;
    2480:	88f3      	ldrh	r3, [r6, #6]
    2482:	1b5b      	subs	r3, r3, r5
    2484:	80f3      	strh	r3, [r6, #6]
				if (gpfAppSocketCb)
    2486:	4b15      	ldr	r3, [pc, #84]	; (24dc <Socket_ReadSocketData+0x110>)
    2488:	681b      	ldr	r3, [r3, #0]
    248a:	2b00      	cmp	r3, #0
    248c:	d005      	beq.n	249a <Socket_ReadSocketData+0xce>
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);
    248e:	4b13      	ldr	r3, [pc, #76]	; (24dc <Socket_ReadSocketData+0x110>)
    2490:	681b      	ldr	r3, [r3, #0]
    2492:	0032      	movs	r2, r6
    2494:	9902      	ldr	r1, [sp, #8]
    2496:	9801      	ldr	r0, [sp, #4]
    2498:	4798      	blx	r3
				u16ReadCount -= u16Read;
    249a:	1b64      	subs	r4, r4, r5
    249c:	b2a4      	uxth	r4, r4
				u32Address += u16Read;
    249e:	9b00      	ldr	r3, [sp, #0]
    24a0:	469c      	mov	ip, r3
    24a2:	44ac      	add	ip, r5
    24a4:	4663      	mov	r3, ip
    24a6:	9300      	str	r3, [sp, #0]
				if((!gastrSockets[sock].bIsUsed) && (u16ReadCount))
    24a8:	4643      	mov	r3, r8
    24aa:	781b      	ldrb	r3, [r3, #0]
    24ac:	2b00      	cmp	r3, #0
    24ae:	d1cd      	bne.n	244c <Socket_ReadSocketData+0x80>
    24b0:	2c00      	cmp	r4, #0
    24b2:	d1ba      	bne.n	242a <Socket_ReadSocketData+0x5e>
	}
}
    24b4:	b005      	add	sp, #20
    24b6:	bc3c      	pop	{r2, r3, r4, r5}
    24b8:	4690      	mov	r8, r2
    24ba:	4699      	mov	r9, r3
    24bc:	46a2      	mov	sl, r4
    24be:	46ab      	mov	fp, r5
    24c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    24c2:	46c0      	nop			; (mov r8, r8)
    24c4:	20000a1c 	.word	0x20000a1c
    24c8:	000008d5 	.word	0x000008d5
    24cc:	0000d5b0 	.word	0x0000d5b0
    24d0:	0000bf25 	.word	0x0000bf25
    24d4:	0000de88 	.word	0x0000de88
    24d8:	0000bf59 	.word	0x0000bf59
    24dc:	20000acc 	.word	0x20000acc

000024e0 <m2m_ip_cb>:

Date
		17 July 2012
*********************************************************************/
static void m2m_ip_cb(uint8 u8OpCode, uint16 u16BufferSize,uint32 u32Address)
{	
    24e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    24e2:	46d6      	mov	lr, sl
    24e4:	464f      	mov	r7, r9
    24e6:	4646      	mov	r6, r8
    24e8:	b5c0      	push	{r6, r7, lr}
    24ea:	b09a      	sub	sp, #104	; 0x68
    24ec:	000d      	movs	r5, r1
    24ee:	0014      	movs	r4, r2
	if((u8OpCode == SOCKET_CMD_BIND) || (u8OpCode == SOCKET_CMD_SSL_BIND))
    24f0:	2841      	cmp	r0, #65	; 0x41
    24f2:	d039      	beq.n	2568 <m2m_ip_cb+0x88>
    24f4:	2854      	cmp	r0, #84	; 0x54
    24f6:	d037      	beq.n	2568 <m2m_ip_cb+0x88>
			strBind.status = strBindReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
		}
	}
	else if(u8OpCode == SOCKET_CMD_LISTEN)
    24f8:	2842      	cmp	r0, #66	; 0x42
    24fa:	d053      	beq.n	25a4 <m2m_ip_cb+0xc4>
			strListen.status = strListenReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
		}
	}
	else if(u8OpCode == SOCKET_CMD_ACCEPT)
    24fc:	2843      	cmp	r0, #67	; 0x43
    24fe:	d06a      	beq.n	25d6 <m2m_ip_cb+0xf6>
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
    2500:	2844      	cmp	r0, #68	; 0x44
    2502:	d100      	bne.n	2506 <m2m_ip_cb+0x26>
    2504:	e0af      	b.n	2666 <m2m_ip_cb+0x186>
    2506:	284b      	cmp	r0, #75	; 0x4b
    2508:	d100      	bne.n	250c <m2m_ip_cb+0x2c>
    250a:	e0ac      	b.n	2666 <m2m_ip_cb+0x186>
			}
			if(gpfAppSocketCb)
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
		}
	}
	else if(u8OpCode == SOCKET_CMD_DNS_RESOLVE)
    250c:	284a      	cmp	r0, #74	; 0x4a
    250e:	d100      	bne.n	2512 <m2m_ip_cb+0x32>
    2510:	e0cf      	b.n	26b2 <m2m_ip_cb+0x1d2>
		{
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
    2512:	2846      	cmp	r0, #70	; 0x46
    2514:	d100      	bne.n	2518 <m2m_ip_cb+0x38>
    2516:	e0e5      	b.n	26e4 <m2m_ip_cb+0x204>
    2518:	2848      	cmp	r0, #72	; 0x48
    251a:	d100      	bne.n	251e <m2m_ip_cb+0x3e>
    251c:	e10e      	b.n	273c <m2m_ip_cb+0x25c>
    251e:	284d      	cmp	r0, #77	; 0x4d
    2520:	d100      	bne.n	2524 <m2m_ip_cb+0x44>
    2522:	e0dc      	b.n	26de <m2m_ip_cb+0x1fe>
						M2M_DBG("hif_receive Fail\n");
				}
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
    2524:	2845      	cmp	r0, #69	; 0x45
    2526:	d100      	bne.n	252a <m2m_ip_cb+0x4a>
    2528:	e12c      	b.n	2784 <m2m_ip_cb+0x2a4>
    252a:	2847      	cmp	r0, #71	; 0x47
    252c:	d100      	bne.n	2530 <m2m_ip_cb+0x50>
    252e:	e14d      	b.n	27cc <m2m_ip_cb+0x2ec>
	{
		SOCKET			sock;
		sint16			s16Rcvd;
		tstrSendReply	strReply;
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
    2530:	2507      	movs	r5, #7
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
    2532:	284c      	cmp	r0, #76	; 0x4c
    2534:	d100      	bne.n	2538 <m2m_ip_cb+0x58>
    2536:	e126      	b.n	2786 <m2m_ip_cb+0x2a6>
			{
				M2M_DBG("Discard send callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
			}
		}
	}
	else if(u8OpCode == SOCKET_CMD_PING)
    2538:	2852      	cmp	r0, #82	; 0x52
    253a:	d12d      	bne.n	2598 <m2m_ip_cb+0xb8>
	{
		tstrPingReply	strPingReply;
		if(hif_receive(u32Address, (uint8*)&strPingReply, sizeof(tstrPingReply), 1) == M2M_SUCCESS)
    253c:	2301      	movs	r3, #1
    253e:	2214      	movs	r2, #20
    2540:	a909      	add	r1, sp, #36	; 0x24
    2542:	0020      	movs	r0, r4
    2544:	4ca2      	ldr	r4, [pc, #648]	; (27d0 <m2m_ip_cb+0x2f0>)
    2546:	47a0      	blx	r4
    2548:	2800      	cmp	r0, #0
    254a:	d125      	bne.n	2598 <m2m_ip_cb+0xb8>
		{
			gfpPingCb = (void (*)(uint32 , uint32 , uint8))strPingReply.u32CmdPrivate;
    254c:	4ba1      	ldr	r3, [pc, #644]	; (27d4 <m2m_ip_cb+0x2f4>)
    254e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    2550:	601a      	str	r2, [r3, #0]
			if(gfpPingCb != NULL)
    2552:	681b      	ldr	r3, [r3, #0]
    2554:	2b00      	cmp	r3, #0
    2556:	d01f      	beq.n	2598 <m2m_ip_cb+0xb8>
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
    2558:	4b9e      	ldr	r3, [pc, #632]	; (27d4 <m2m_ip_cb+0x2f4>)
    255a:	681c      	ldr	r4, [r3, #0]
    255c:	ab09      	add	r3, sp, #36	; 0x24
    255e:	7c1a      	ldrb	r2, [r3, #16]
    2560:	990b      	ldr	r1, [sp, #44]	; 0x2c
    2562:	9809      	ldr	r0, [sp, #36]	; 0x24
    2564:	47a0      	blx	r4
			}
		}
	}
}
    2566:	e017      	b.n	2598 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strBindReply, sizeof(tstrBindReply), 0) == M2M_SUCCESS)
    2568:	2300      	movs	r3, #0
    256a:	2204      	movs	r2, #4
    256c:	a909      	add	r1, sp, #36	; 0x24
    256e:	0020      	movs	r0, r4
    2570:	4c97      	ldr	r4, [pc, #604]	; (27d0 <m2m_ip_cb+0x2f0>)
    2572:	47a0      	blx	r4
    2574:	2800      	cmp	r0, #0
    2576:	d10f      	bne.n	2598 <m2m_ip_cb+0xb8>
			strBind.status = strBindReply.s8Status;
    2578:	ab09      	add	r3, sp, #36	; 0x24
    257a:	785a      	ldrb	r2, [r3, #1]
    257c:	ab05      	add	r3, sp, #20
    257e:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    2580:	4b95      	ldr	r3, [pc, #596]	; (27d8 <m2m_ip_cb+0x2f8>)
    2582:	681b      	ldr	r3, [r3, #0]
    2584:	2b00      	cmp	r3, #0
    2586:	d007      	beq.n	2598 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
    2588:	4b93      	ldr	r3, [pc, #588]	; (27d8 <m2m_ip_cb+0x2f8>)
    258a:	681b      	ldr	r3, [r3, #0]
    258c:	aa09      	add	r2, sp, #36	; 0x24
    258e:	2000      	movs	r0, #0
    2590:	5610      	ldrsb	r0, [r2, r0]
    2592:	aa05      	add	r2, sp, #20
    2594:	2101      	movs	r1, #1
    2596:	4798      	blx	r3
}
    2598:	b01a      	add	sp, #104	; 0x68
    259a:	bc1c      	pop	{r2, r3, r4}
    259c:	4690      	mov	r8, r2
    259e:	4699      	mov	r9, r3
    25a0:	46a2      	mov	sl, r4
    25a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(hif_receive(u32Address, (uint8*)&strListenReply, sizeof(tstrListenReply), 0) == M2M_SUCCESS)
    25a4:	2300      	movs	r3, #0
    25a6:	2204      	movs	r2, #4
    25a8:	a909      	add	r1, sp, #36	; 0x24
    25aa:	0020      	movs	r0, r4
    25ac:	4c88      	ldr	r4, [pc, #544]	; (27d0 <m2m_ip_cb+0x2f0>)
    25ae:	47a0      	blx	r4
    25b0:	2800      	cmp	r0, #0
    25b2:	d1f1      	bne.n	2598 <m2m_ip_cb+0xb8>
			strListen.status = strListenReply.s8Status;
    25b4:	ab09      	add	r3, sp, #36	; 0x24
    25b6:	785a      	ldrb	r2, [r3, #1]
    25b8:	ab05      	add	r3, sp, #20
    25ba:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    25bc:	4b86      	ldr	r3, [pc, #536]	; (27d8 <m2m_ip_cb+0x2f8>)
    25be:	681b      	ldr	r3, [r3, #0]
    25c0:	2b00      	cmp	r3, #0
    25c2:	d0e9      	beq.n	2598 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
    25c4:	4b84      	ldr	r3, [pc, #528]	; (27d8 <m2m_ip_cb+0x2f8>)
    25c6:	681b      	ldr	r3, [r3, #0]
    25c8:	aa09      	add	r2, sp, #36	; 0x24
    25ca:	2000      	movs	r0, #0
    25cc:	5610      	ldrsb	r0, [r2, r0]
    25ce:	aa05      	add	r2, sp, #20
    25d0:	2102      	movs	r1, #2
    25d2:	4798      	blx	r3
    25d4:	e7e0      	b.n	2598 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strAcceptReply, sizeof(tstrAcceptReply), 0) == M2M_SUCCESS)
    25d6:	2300      	movs	r3, #0
    25d8:	220c      	movs	r2, #12
    25da:	a905      	add	r1, sp, #20
    25dc:	0020      	movs	r0, r4
    25de:	4c7c      	ldr	r4, [pc, #496]	; (27d0 <m2m_ip_cb+0x2f0>)
    25e0:	47a0      	blx	r4
    25e2:	2800      	cmp	r0, #0
    25e4:	d1d8      	bne.n	2598 <m2m_ip_cb+0xb8>
			if(strAcceptReply.sConnectedSock >= 0)
    25e6:	ab05      	add	r3, sp, #20
    25e8:	2209      	movs	r2, #9
    25ea:	569a      	ldrsb	r2, [r3, r2]
    25ec:	2a00      	cmp	r2, #0
    25ee:	db24      	blt.n	263a <m2m_ip_cb+0x15a>
				gastrSockets[strAcceptReply.sConnectedSock].u8SSLFlags 		= gastrSockets[strAcceptReply.sListenSock].u8SSLFlags;
    25f0:	0018      	movs	r0, r3
    25f2:	2108      	movs	r1, #8
    25f4:	5659      	ldrsb	r1, [r3, r1]
    25f6:	4b79      	ldr	r3, [pc, #484]	; (27dc <m2m_ip_cb+0x2fc>)
    25f8:	0109      	lsls	r1, r1, #4
    25fa:	1859      	adds	r1, r3, r1
    25fc:	7ac9      	ldrb	r1, [r1, #11]
    25fe:	b2c9      	uxtb	r1, r1
    2600:	0114      	lsls	r4, r2, #4
    2602:	191b      	adds	r3, r3, r4
    2604:	72d9      	strb	r1, [r3, #11]
				gastrSockets[strAcceptReply.sConnectedSock].bIsUsed 		= 1;
    2606:	2101      	movs	r1, #1
    2608:	7299      	strb	r1, [r3, #10]
				gastrSockets[strAcceptReply.sConnectedSock].u16DataOffset 	= strAcceptReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
    260a:	8941      	ldrh	r1, [r0, #10]
    260c:	3908      	subs	r1, #8
    260e:	b289      	uxth	r1, r1
    2610:	8119      	strh	r1, [r3, #8]
				++gu16SessionID;
    2612:	4973      	ldr	r1, [pc, #460]	; (27e0 <m2m_ip_cb+0x300>)
    2614:	880b      	ldrh	r3, [r1, #0]
    2616:	3301      	adds	r3, #1
    2618:	b29b      	uxth	r3, r3
    261a:	800b      	strh	r3, [r1, #0]
				if(gu16SessionID == 0)
    261c:	880b      	ldrh	r3, [r1, #0]
    261e:	b29b      	uxth	r3, r3
    2620:	2b00      	cmp	r3, #0
    2622:	d103      	bne.n	262c <m2m_ip_cb+0x14c>
					++gu16SessionID;
    2624:	880b      	ldrh	r3, [r1, #0]
    2626:	3301      	adds	r3, #1
    2628:	b29b      	uxth	r3, r3
    262a:	800b      	strh	r3, [r1, #0]
				gastrSockets[strAcceptReply.sConnectedSock].u16SessionID = gu16SessionID;
    262c:	4b6c      	ldr	r3, [pc, #432]	; (27e0 <m2m_ip_cb+0x300>)
    262e:	8819      	ldrh	r1, [r3, #0]
    2630:	b289      	uxth	r1, r1
    2632:	0110      	lsls	r0, r2, #4
    2634:	4b69      	ldr	r3, [pc, #420]	; (27dc <m2m_ip_cb+0x2fc>)
    2636:	181b      	adds	r3, r3, r0
    2638:	80d9      	strh	r1, [r3, #6]
			strAccept.sock = strAcceptReply.sConnectedSock;
    263a:	ab09      	add	r3, sp, #36	; 0x24
    263c:	701a      	strb	r2, [r3, #0]
			strAccept.strAddr.sin_family		= AF_INET;
    263e:	2202      	movs	r2, #2
    2640:	809a      	strh	r2, [r3, #4]
			strAccept.strAddr.sin_port = strAcceptReply.strAddr.u16Port;
    2642:	aa05      	add	r2, sp, #20
    2644:	8851      	ldrh	r1, [r2, #2]
    2646:	80d9      	strh	r1, [r3, #6]
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
    2648:	9a06      	ldr	r2, [sp, #24]
    264a:	920b      	str	r2, [sp, #44]	; 0x2c
			if(gpfAppSocketCb)
    264c:	4b62      	ldr	r3, [pc, #392]	; (27d8 <m2m_ip_cb+0x2f8>)
    264e:	681b      	ldr	r3, [r3, #0]
    2650:	2b00      	cmp	r3, #0
    2652:	d0a1      	beq.n	2598 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
    2654:	4b60      	ldr	r3, [pc, #384]	; (27d8 <m2m_ip_cb+0x2f8>)
    2656:	681b      	ldr	r3, [r3, #0]
    2658:	aa05      	add	r2, sp, #20
    265a:	2008      	movs	r0, #8
    265c:	5610      	ldrsb	r0, [r2, r0]
    265e:	aa09      	add	r2, sp, #36	; 0x24
    2660:	2104      	movs	r1, #4
    2662:	4798      	blx	r3
    2664:	e798      	b.n	2598 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strConnectReply, sizeof(tstrConnectReply), 0) == M2M_SUCCESS)
    2666:	2300      	movs	r3, #0
    2668:	2204      	movs	r2, #4
    266a:	a909      	add	r1, sp, #36	; 0x24
    266c:	0020      	movs	r0, r4
    266e:	4c58      	ldr	r4, [pc, #352]	; (27d0 <m2m_ip_cb+0x2f0>)
    2670:	47a0      	blx	r4
    2672:	2800      	cmp	r0, #0
    2674:	d000      	beq.n	2678 <m2m_ip_cb+0x198>
    2676:	e78f      	b.n	2598 <m2m_ip_cb+0xb8>
			strConnMsg.sock		= strConnectReply.sock;
    2678:	ab09      	add	r3, sp, #36	; 0x24
    267a:	2000      	movs	r0, #0
    267c:	5618      	ldrsb	r0, [r3, r0]
    267e:	aa05      	add	r2, sp, #20
    2680:	7010      	strb	r0, [r2, #0]
			strConnMsg.s8Error	= strConnectReply.s8Error;
    2682:	785b      	ldrb	r3, [r3, #1]
    2684:	b25b      	sxtb	r3, r3
    2686:	7053      	strb	r3, [r2, #1]
			if(strConnectReply.s8Error == SOCK_ERR_NO_ERROR)
    2688:	2b00      	cmp	r3, #0
    268a:	d107      	bne.n	269c <m2m_ip_cb+0x1bc>
				gastrSockets[strConnectReply.sock].u16DataOffset = strConnectReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
    268c:	ab09      	add	r3, sp, #36	; 0x24
    268e:	885b      	ldrh	r3, [r3, #2]
    2690:	3b08      	subs	r3, #8
    2692:	b29b      	uxth	r3, r3
    2694:	0101      	lsls	r1, r0, #4
    2696:	4a51      	ldr	r2, [pc, #324]	; (27dc <m2m_ip_cb+0x2fc>)
    2698:	1852      	adds	r2, r2, r1
    269a:	8113      	strh	r3, [r2, #8]
			if(gpfAppSocketCb)
    269c:	4b4e      	ldr	r3, [pc, #312]	; (27d8 <m2m_ip_cb+0x2f8>)
    269e:	681b      	ldr	r3, [r3, #0]
    26a0:	2b00      	cmp	r3, #0
    26a2:	d100      	bne.n	26a6 <m2m_ip_cb+0x1c6>
    26a4:	e778      	b.n	2598 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
    26a6:	4b4c      	ldr	r3, [pc, #304]	; (27d8 <m2m_ip_cb+0x2f8>)
    26a8:	681b      	ldr	r3, [r3, #0]
    26aa:	aa05      	add	r2, sp, #20
    26ac:	2105      	movs	r1, #5
    26ae:	4798      	blx	r3
	{
    26b0:	e772      	b.n	2598 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strDnsReply, sizeof(tstrDnsReply), 0) == M2M_SUCCESS)
    26b2:	2300      	movs	r3, #0
    26b4:	2244      	movs	r2, #68	; 0x44
    26b6:	a909      	add	r1, sp, #36	; 0x24
    26b8:	0020      	movs	r0, r4
    26ba:	4c45      	ldr	r4, [pc, #276]	; (27d0 <m2m_ip_cb+0x2f0>)
    26bc:	47a0      	blx	r4
    26be:	2800      	cmp	r0, #0
    26c0:	d000      	beq.n	26c4 <m2m_ip_cb+0x1e4>
    26c2:	e769      	b.n	2598 <m2m_ip_cb+0xb8>
			if(gpfAppResolveCb)
    26c4:	4b47      	ldr	r3, [pc, #284]	; (27e4 <m2m_ip_cb+0x304>)
    26c6:	681b      	ldr	r3, [r3, #0]
    26c8:	2b00      	cmp	r3, #0
    26ca:	d100      	bne.n	26ce <m2m_ip_cb+0x1ee>
    26cc:	e764      	b.n	2598 <m2m_ip_cb+0xb8>
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
    26ce:	4b45      	ldr	r3, [pc, #276]	; (27e4 <m2m_ip_cb+0x304>)
    26d0:	681b      	ldr	r3, [r3, #0]
    26d2:	9a19      	ldr	r2, [sp, #100]	; 0x64
    26d4:	9203      	str	r2, [sp, #12]
    26d6:	0011      	movs	r1, r2
    26d8:	a809      	add	r0, sp, #36	; 0x24
    26da:	4798      	blx	r3
    26dc:	e75c      	b.n	2598 <m2m_ip_cb+0xb8>
		uint8				u8CallbackMsgID = SOCKET_MSG_RECV;
    26de:	2306      	movs	r3, #6
    26e0:	469a      	mov	sl, r3
    26e2:	e001      	b.n	26e8 <m2m_ip_cb+0x208>
    26e4:	2306      	movs	r3, #6
    26e6:	469a      	mov	sl, r3
		if(hif_receive(u32Address, (uint8*)&strRecvReply, u16ReadSize, 0) == M2M_SUCCESS)
    26e8:	2300      	movs	r3, #0
    26ea:	2210      	movs	r2, #16
    26ec:	a905      	add	r1, sp, #20
    26ee:	0020      	movs	r0, r4
    26f0:	4f37      	ldr	r7, [pc, #220]	; (27d0 <m2m_ip_cb+0x2f0>)
    26f2:	47b8      	blx	r7
    26f4:	2800      	cmp	r0, #0
    26f6:	d000      	beq.n	26fa <m2m_ip_cb+0x21a>
    26f8:	e74e      	b.n	2598 <m2m_ip_cb+0xb8>
			sock			= strRecvReply.sock;
    26fa:	aa05      	add	r2, sp, #20
    26fc:	200c      	movs	r0, #12
    26fe:	5610      	ldrsb	r0, [r2, r0]
			u16SessionID = strRecvReply.u16SessionID;
    2700:	89d3      	ldrh	r3, [r2, #14]
			gastrSockets[sock].bIsRecvPending = 0;
    2702:	0107      	lsls	r7, r0, #4
    2704:	4935      	ldr	r1, [pc, #212]	; (27dc <m2m_ip_cb+0x2fc>)
    2706:	19c9      	adds	r1, r1, r7
    2708:	2700      	movs	r7, #0
    270a:	730f      	strb	r7, [r1, #12]
			s16RecvStatus	= NM_BSP_B_L_16(strRecvReply.s16RecvStatus);
    270c:	2608      	movs	r6, #8
    270e:	5f97      	ldrsh	r7, [r2, r6]
    2710:	46b8      	mov	r8, r7
			u16DataOffset	= NM_BSP_B_L_16(strRecvReply.u16DataOffset);
    2712:	8957      	ldrh	r7, [r2, #10]
    2714:	46b9      	mov	r9, r7
			strRecvMsg.strRemoteAddr.sin_port 			= strRecvReply.strRemoteAddr.u16Port;
    2716:	af09      	add	r7, sp, #36	; 0x24
    2718:	8856      	ldrh	r6, [r2, #2]
    271a:	817e      	strh	r6, [r7, #10]
			strRecvMsg.strRemoteAddr.sin_addr.s_addr 	= strRecvReply.strRemoteAddr.u32IPAddr;
    271c:	9a06      	ldr	r2, [sp, #24]
    271e:	920c      	str	r2, [sp, #48]	; 0x30
			if(u16SessionID == gastrSockets[sock].u16SessionID)
    2720:	88ca      	ldrh	r2, [r1, #6]
    2722:	b292      	uxth	r2, r2
    2724:	4293      	cmp	r3, r2
    2726:	d00c      	beq.n	2742 <m2m_ip_cb+0x262>
				if(u16ReadSize < u16BufferSize)
    2728:	2d10      	cmp	r5, #16
    272a:	d800      	bhi.n	272e <m2m_ip_cb+0x24e>
    272c:	e734      	b.n	2598 <m2m_ip_cb+0xb8>
					if(hif_receive(0, NULL, 0, 1) == M2M_SUCCESS)
    272e:	2301      	movs	r3, #1
    2730:	2200      	movs	r2, #0
    2732:	2100      	movs	r1, #0
    2734:	2000      	movs	r0, #0
    2736:	4c26      	ldr	r4, [pc, #152]	; (27d0 <m2m_ip_cb+0x2f0>)
    2738:	47a0      	blx	r4
	{
    273a:	e72d      	b.n	2598 <m2m_ip_cb+0xb8>
			u8CallbackMsgID = SOCKET_MSG_RECVFROM;
    273c:	2309      	movs	r3, #9
    273e:	469a      	mov	sl, r3
    2740:	e7d2      	b.n	26e8 <m2m_ip_cb+0x208>
				if((s16RecvStatus > 0) && (s16RecvStatus < u16BufferSize))
    2742:	4643      	mov	r3, r8
    2744:	2b00      	cmp	r3, #0
    2746:	dd01      	ble.n	274c <m2m_ip_cb+0x26c>
    2748:	45a8      	cmp	r8, r5
    274a:	db0f      	blt.n	276c <m2m_ip_cb+0x28c>
					strRecvMsg.s16BufferSize	= s16RecvStatus;
    274c:	ab09      	add	r3, sp, #36	; 0x24
    274e:	4642      	mov	r2, r8
    2750:	809a      	strh	r2, [r3, #4]
					strRecvMsg.pu8Buffer		= NULL;
    2752:	2300      	movs	r3, #0
    2754:	9309      	str	r3, [sp, #36]	; 0x24
					if(gpfAppSocketCb)
    2756:	4b20      	ldr	r3, [pc, #128]	; (27d8 <m2m_ip_cb+0x2f8>)
    2758:	681b      	ldr	r3, [r3, #0]
    275a:	2b00      	cmp	r3, #0
    275c:	d100      	bne.n	2760 <m2m_ip_cb+0x280>
    275e:	e71b      	b.n	2598 <m2m_ip_cb+0xb8>
						gpfAppSocketCb(sock,u8CallbackMsgID, &strRecvMsg);
    2760:	4b1d      	ldr	r3, [pc, #116]	; (27d8 <m2m_ip_cb+0x2f8>)
    2762:	681b      	ldr	r3, [r3, #0]
    2764:	aa09      	add	r2, sp, #36	; 0x24
    2766:	4651      	mov	r1, sl
    2768:	4798      	blx	r3
    276a:	e715      	b.n	2598 <m2m_ip_cb+0xb8>
					u32Address += u16DataOffset;
    276c:	0023      	movs	r3, r4
    276e:	444b      	add	r3, r9
					Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
    2770:	4642      	mov	r2, r8
    2772:	4669      	mov	r1, sp
    2774:	818a      	strh	r2, [r1, #12]
    2776:	898a      	ldrh	r2, [r1, #12]
    2778:	9200      	str	r2, [sp, #0]
    277a:	4652      	mov	r2, sl
    277c:	0039      	movs	r1, r7
    277e:	4c1a      	ldr	r4, [pc, #104]	; (27e8 <m2m_ip_cb+0x308>)
    2780:	47a0      	blx	r4
    2782:	e709      	b.n	2598 <m2m_ip_cb+0xb8>
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
    2784:	2507      	movs	r5, #7
		if(hif_receive(u32Address, (uint8*)&strReply, sizeof(tstrSendReply), 0) == M2M_SUCCESS)
    2786:	2300      	movs	r3, #0
    2788:	2208      	movs	r2, #8
    278a:	a909      	add	r1, sp, #36	; 0x24
    278c:	0020      	movs	r0, r4
    278e:	4c10      	ldr	r4, [pc, #64]	; (27d0 <m2m_ip_cb+0x2f0>)
    2790:	47a0      	blx	r4
    2792:	2800      	cmp	r0, #0
    2794:	d000      	beq.n	2798 <m2m_ip_cb+0x2b8>
    2796:	e6ff      	b.n	2598 <m2m_ip_cb+0xb8>
			sock = strReply.sock;
    2798:	ab09      	add	r3, sp, #36	; 0x24
    279a:	2000      	movs	r0, #0
    279c:	5618      	ldrsb	r0, [r3, r0]
			u16SessionID = strReply.u16SessionID;
    279e:	889a      	ldrh	r2, [r3, #4]
			s16Rcvd = NM_BSP_B_L_16(strReply.s16SentBytes);
    27a0:	8859      	ldrh	r1, [r3, #2]
    27a2:	ab05      	add	r3, sp, #20
    27a4:	8019      	strh	r1, [r3, #0]
			if(u16SessionID == gastrSockets[sock].u16SessionID)
    27a6:	0101      	lsls	r1, r0, #4
    27a8:	4b0c      	ldr	r3, [pc, #48]	; (27dc <m2m_ip_cb+0x2fc>)
    27aa:	185b      	adds	r3, r3, r1
    27ac:	88db      	ldrh	r3, [r3, #6]
    27ae:	b29b      	uxth	r3, r3
    27b0:	429a      	cmp	r2, r3
    27b2:	d000      	beq.n	27b6 <m2m_ip_cb+0x2d6>
    27b4:	e6f0      	b.n	2598 <m2m_ip_cb+0xb8>
				if(gpfAppSocketCb)
    27b6:	4b08      	ldr	r3, [pc, #32]	; (27d8 <m2m_ip_cb+0x2f8>)
    27b8:	681b      	ldr	r3, [r3, #0]
    27ba:	2b00      	cmp	r3, #0
    27bc:	d100      	bne.n	27c0 <m2m_ip_cb+0x2e0>
    27be:	e6eb      	b.n	2598 <m2m_ip_cb+0xb8>
					gpfAppSocketCb(sock,u8CallbackMsgID, &s16Rcvd);
    27c0:	4b05      	ldr	r3, [pc, #20]	; (27d8 <m2m_ip_cb+0x2f8>)
    27c2:	681b      	ldr	r3, [r3, #0]
    27c4:	aa05      	add	r2, sp, #20
    27c6:	0029      	movs	r1, r5
    27c8:	4798      	blx	r3
	{
    27ca:	e6e5      	b.n	2598 <m2m_ip_cb+0xb8>
			u8CallbackMsgID = SOCKET_MSG_SENDTO;
    27cc:	2508      	movs	r5, #8
    27ce:	e7da      	b.n	2786 <m2m_ip_cb+0x2a6>
    27d0:	000008d5 	.word	0x000008d5
    27d4:	20000ad0 	.word	0x20000ad0
    27d8:	20000acc 	.word	0x20000acc
    27dc:	20000a1c 	.word	0x20000a1c
    27e0:	2000014e 	.word	0x2000014e
    27e4:	20000ad4 	.word	0x20000ad4
    27e8:	000023cd 	.word	0x000023cd

000027ec <socketInit>:

Date
		4 June 2012
*********************************************************************/
void socketInit(void)
{
    27ec:	b510      	push	{r4, lr}
	if(gbSocketInit == 0)
    27ee:	4b0a      	ldr	r3, [pc, #40]	; (2818 <socketInit+0x2c>)
    27f0:	781b      	ldrb	r3, [r3, #0]
    27f2:	2b00      	cmp	r3, #0
    27f4:	d000      	beq.n	27f8 <socketInit+0xc>
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
		gbSocketInit	= 1;
		gu16SessionID	= 0;
	}
}
    27f6:	bd10      	pop	{r4, pc}
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
    27f8:	22b0      	movs	r2, #176	; 0xb0
    27fa:	2100      	movs	r1, #0
    27fc:	4807      	ldr	r0, [pc, #28]	; (281c <socketInit+0x30>)
    27fe:	4b08      	ldr	r3, [pc, #32]	; (2820 <socketInit+0x34>)
    2800:	4798      	blx	r3
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
    2802:	4908      	ldr	r1, [pc, #32]	; (2824 <socketInit+0x38>)
    2804:	2002      	movs	r0, #2
    2806:	4b08      	ldr	r3, [pc, #32]	; (2828 <socketInit+0x3c>)
    2808:	4798      	blx	r3
		gbSocketInit	= 1;
    280a:	2201      	movs	r2, #1
    280c:	4b02      	ldr	r3, [pc, #8]	; (2818 <socketInit+0x2c>)
    280e:	701a      	strb	r2, [r3, #0]
		gu16SessionID	= 0;
    2810:	2200      	movs	r2, #0
    2812:	4b06      	ldr	r3, [pc, #24]	; (282c <socketInit+0x40>)
    2814:	801a      	strh	r2, [r3, #0]
}
    2816:	e7ee      	b.n	27f6 <socketInit+0xa>
    2818:	2000014d 	.word	0x2000014d
    281c:	20000a1c 	.word	0x20000a1c
    2820:	00000591 	.word	0x00000591
    2824:	000024e1 	.word	0x000024e1
    2828:	000009bd 	.word	0x000009bd
    282c:	2000014e 	.word	0x2000014e

00002830 <registerSocketCallback>:
Date
		4 June 2012
*********************************************************************/
void registerSocketCallback(tpfAppSocketCb pfAppSocketCb, tpfAppResolveCb pfAppResolveCb)
{
	gpfAppSocketCb = pfAppSocketCb;
    2830:	4b02      	ldr	r3, [pc, #8]	; (283c <registerSocketCallback+0xc>)
    2832:	6018      	str	r0, [r3, #0]
	gpfAppResolveCb = pfAppResolveCb;
    2834:	4b02      	ldr	r3, [pc, #8]	; (2840 <registerSocketCallback+0x10>)
    2836:	6019      	str	r1, [r3, #0]
}
    2838:	4770      	bx	lr
    283a:	46c0      	nop			; (mov r8, r8)
    283c:	20000acc 	.word	0x20000acc
    2840:	20000ad4 	.word	0x20000ad4

00002844 <listen>:

Date
		5 June 2012
*********************************************************************/
sint8 listen(SOCKET sock, uint8 backlog)
{
    2844:	b510      	push	{r4, lr}
    2846:	b086      	sub	sp, #24
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
    2848:	2800      	cmp	r0, #0
    284a:	db1c      	blt.n	2886 <listen+0x42>
    284c:	0102      	lsls	r2, r0, #4
    284e:	4b11      	ldr	r3, [pc, #68]	; (2894 <listen+0x50>)
    2850:	189b      	adds	r3, r3, r2
    2852:	7a9b      	ldrb	r3, [r3, #10]
    2854:	2b01      	cmp	r3, #1
    2856:	d119      	bne.n	288c <listen+0x48>
	{
		tstrListenCmd		strListen;

		strListen.sock = sock;
    2858:	aa05      	add	r2, sp, #20
    285a:	7010      	strb	r0, [r2, #0]
		strListen.u8BackLog = backlog;
    285c:	7051      	strb	r1, [r2, #1]
		strListen.u16SessionID		= gastrSockets[sock].u16SessionID;
    285e:	0100      	lsls	r0, r0, #4
    2860:	4b0c      	ldr	r3, [pc, #48]	; (2894 <listen+0x50>)
    2862:	1818      	adds	r0, r3, r0
    2864:	88c3      	ldrh	r3, [r0, #6]
    2866:	8053      	strh	r3, [r2, #2]

		s8Ret = SOCKET_REQUEST(SOCKET_CMD_LISTEN, (uint8*)&strListen, sizeof(tstrListenCmd), NULL, 0, 0);
    2868:	2300      	movs	r3, #0
    286a:	9302      	str	r3, [sp, #8]
    286c:	9301      	str	r3, [sp, #4]
    286e:	9300      	str	r3, [sp, #0]
    2870:	3304      	adds	r3, #4
    2872:	2142      	movs	r1, #66	; 0x42
    2874:	2002      	movs	r0, #2
    2876:	4c08      	ldr	r4, [pc, #32]	; (2898 <listen+0x54>)
    2878:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
    287a:	2800      	cmp	r0, #0
    287c:	d001      	beq.n	2882 <listen+0x3e>
		{
			s8Ret = SOCK_ERR_INVALID;
    287e:	2009      	movs	r0, #9
    2880:	4240      	negs	r0, r0
		}
	}
	return s8Ret;
}
    2882:	b006      	add	sp, #24
    2884:	bd10      	pop	{r4, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    2886:	2006      	movs	r0, #6
    2888:	4240      	negs	r0, r0
    288a:	e7fa      	b.n	2882 <listen+0x3e>
    288c:	2006      	movs	r0, #6
    288e:	4240      	negs	r0, r0
    2890:	e7f7      	b.n	2882 <listen+0x3e>
    2892:	46c0      	nop			; (mov r8, r8)
    2894:	20000a1c 	.word	0x20000a1c
    2898:	000006a5 	.word	0x000006a5

0000289c <accept>:
*********************************************************************/
sint8 accept(SOCKET sock, struct sockaddr *addr, uint8 *addrlen)
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1) )
    289c:	2800      	cmp	r0, #0
    289e:	db07      	blt.n	28b0 <accept+0x14>
    28a0:	0100      	lsls	r0, r0, #4
    28a2:	4b06      	ldr	r3, [pc, #24]	; (28bc <accept+0x20>)
    28a4:	1818      	adds	r0, r3, r0
    28a6:	7a83      	ldrb	r3, [r0, #10]
    28a8:	2b01      	cmp	r3, #1
    28aa:	d104      	bne.n	28b6 <accept+0x1a>
	{
		s8Ret = SOCK_ERR_NO_ERROR;
    28ac:	2000      	movs	r0, #0
	}
	return s8Ret;
}
    28ae:	4770      	bx	lr
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    28b0:	2006      	movs	r0, #6
    28b2:	4240      	negs	r0, r0
    28b4:	e7fb      	b.n	28ae <accept+0x12>
    28b6:	2006      	movs	r0, #6
    28b8:	4240      	negs	r0, r0
    28ba:	e7f8      	b.n	28ae <accept+0x12>
    28bc:	20000a1c 	.word	0x20000a1c

000028c0 <send>:

Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
    28c0:	b530      	push	{r4, r5, lr}
    28c2:	b089      	sub	sp, #36	; 0x24
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvSendBuffer != NULL) && (u16SendLength <= SOCKET_BUFFER_MAX_LENGTH) && (gastrSockets[sock].bIsUsed == 1))
    28c4:	2800      	cmp	r0, #0
    28c6:	db36      	blt.n	2936 <send+0x76>
    28c8:	2900      	cmp	r1, #0
    28ca:	d037      	beq.n	293c <send+0x7c>
    28cc:	23af      	movs	r3, #175	; 0xaf
    28ce:	00db      	lsls	r3, r3, #3
    28d0:	429a      	cmp	r2, r3
    28d2:	d836      	bhi.n	2942 <send+0x82>
    28d4:	0104      	lsls	r4, r0, #4
    28d6:	4b1e      	ldr	r3, [pc, #120]	; (2950 <send+0x90>)
    28d8:	191b      	adds	r3, r3, r4
    28da:	7a9b      	ldrb	r3, [r3, #10]
    28dc:	2b01      	cmp	r3, #1
    28de:	d133      	bne.n	2948 <send+0x88>
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
		u16DataOffset	= TCP_TX_PACKET_OFFSET;

		strSend.sock			= sock;
    28e0:	ab04      	add	r3, sp, #16
    28e2:	7018      	strb	r0, [r3, #0]
		strSend.u16DataSize		= NM_BSP_B_L_16(u16SendLength);
    28e4:	805a      	strh	r2, [r3, #2]
		strSend.u16SessionID	= gastrSockets[sock].u16SessionID;
    28e6:	0025      	movs	r5, r4
    28e8:	4c19      	ldr	r4, [pc, #100]	; (2950 <send+0x90>)
    28ea:	1964      	adds	r4, r4, r5
    28ec:	88e4      	ldrh	r4, [r4, #6]
    28ee:	819c      	strh	r4, [r3, #12]
		u16DataOffset	= TCP_TX_PACKET_OFFSET;
    28f0:	2550      	movs	r5, #80	; 0x50

		if(sock >= TCP_SOCK_MAX)
    28f2:	2806      	cmp	r0, #6
    28f4:	dd00      	ble.n	28f8 <send+0x38>
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
    28f6:	3d0c      	subs	r5, #12
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    28f8:	0104      	lsls	r4, r0, #4
    28fa:	4b15      	ldr	r3, [pc, #84]	; (2950 <send+0x90>)
    28fc:	191b      	adds	r3, r3, r4
    28fe:	7adc      	ldrb	r4, [r3, #11]
		u8Cmd			= SOCKET_CMD_SEND;
    2900:	2345      	movs	r3, #69	; 0x45
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    2902:	07e4      	lsls	r4, r4, #31
    2904:	d505      	bpl.n	2912 <send+0x52>
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
			u16DataOffset	= gastrSockets[sock].u16DataOffset;
    2906:	0100      	lsls	r0, r0, #4
    2908:	4b11      	ldr	r3, [pc, #68]	; (2950 <send+0x90>)
    290a:	1818      	adds	r0, r3, r0
    290c:	8905      	ldrh	r5, [r0, #8]
    290e:	b2ad      	uxth	r5, r5
			u8Cmd			= SOCKET_CMD_SSL_SEND;
    2910:	234c      	movs	r3, #76	; 0x4c
		}

		s16Ret =  SOCKET_REQUEST(u8Cmd|M2M_REQ_DATA_PKT, (uint8*)&strSend, sizeof(tstrSendCmd), pvSendBuffer, u16SendLength, u16DataOffset);
    2912:	2080      	movs	r0, #128	; 0x80
    2914:	4318      	orrs	r0, r3
    2916:	9502      	str	r5, [sp, #8]
    2918:	9201      	str	r2, [sp, #4]
    291a:	9100      	str	r1, [sp, #0]
    291c:	2310      	movs	r3, #16
    291e:	aa04      	add	r2, sp, #16
    2920:	0001      	movs	r1, r0
    2922:	2002      	movs	r0, #2
    2924:	4c0b      	ldr	r4, [pc, #44]	; (2954 <send+0x94>)
    2926:	47a0      	blx	r4
    2928:	2300      	movs	r3, #0
		if(s16Ret != SOCK_ERR_NO_ERROR)
    292a:	2800      	cmp	r0, #0
    292c:	d000      	beq.n	2930 <send+0x70>
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
    292e:	3b0e      	subs	r3, #14
		}
	}
	return s16Ret;
}
    2930:	0018      	movs	r0, r3
    2932:	b009      	add	sp, #36	; 0x24
    2934:	bd30      	pop	{r4, r5, pc}
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    2936:	2306      	movs	r3, #6
    2938:	425b      	negs	r3, r3
    293a:	e7f9      	b.n	2930 <send+0x70>
    293c:	2306      	movs	r3, #6
    293e:	425b      	negs	r3, r3
    2940:	e7f6      	b.n	2930 <send+0x70>
    2942:	2306      	movs	r3, #6
    2944:	425b      	negs	r3, r3
    2946:	e7f3      	b.n	2930 <send+0x70>
    2948:	2306      	movs	r3, #6
    294a:	425b      	negs	r3, r3
    294c:	e7f0      	b.n	2930 <send+0x70>
    294e:	46c0      	nop			; (mov r8, r8)
    2950:	20000a1c 	.word	0x20000a1c
    2954:	000006a5 	.word	0x000006a5

00002958 <recv>:

Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
    2958:	b530      	push	{r4, r5, lr}
    295a:	b087      	sub	sp, #28
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
    295c:	2800      	cmp	r0, #0
    295e:	db34      	blt.n	29ca <recv+0x72>
    2960:	2900      	cmp	r1, #0
    2962:	d035      	beq.n	29d0 <recv+0x78>
    2964:	2a00      	cmp	r2, #0
    2966:	d036      	beq.n	29d6 <recv+0x7e>
    2968:	0105      	lsls	r5, r0, #4
    296a:	4c1e      	ldr	r4, [pc, #120]	; (29e4 <recv+0x8c>)
    296c:	1964      	adds	r4, r4, r5
    296e:	7aa4      	ldrb	r4, [r4, #10]
    2970:	2c01      	cmp	r4, #1
    2972:	d133      	bne.n	29dc <recv+0x84>
	{
		s16Ret = SOCK_ERR_NO_ERROR;
		gastrSockets[sock].pu8UserBuffer 		= (uint8*)pvRecvBuf;
    2974:	4c1b      	ldr	r4, [pc, #108]	; (29e4 <recv+0x8c>)
    2976:	5129      	str	r1, [r5, r4]
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;
    2978:	1964      	adds	r4, r4, r5
    297a:	80a2      	strh	r2, [r4, #4]

		if(!gastrSockets[sock].bIsRecvPending)
    297c:	7b21      	ldrb	r1, [r4, #12]
		s16Ret = SOCK_ERR_NO_ERROR;
    297e:	2200      	movs	r2, #0
		if(!gastrSockets[sock].bIsRecvPending)
    2980:	2900      	cmp	r1, #0
    2982:	d11d      	bne.n	29c0 <recv+0x68>
		{
			tstrRecvCmd	strRecv;
			uint8		u8Cmd = SOCKET_CMD_RECV;

			gastrSockets[sock].bIsRecvPending = 1;
    2984:	2101      	movs	r1, #1
    2986:	7321      	strb	r1, [r4, #12]
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    2988:	7ae2      	ldrb	r2, [r4, #11]
			uint8		u8Cmd = SOCKET_CMD_RECV;
    298a:	3145      	adds	r1, #69	; 0x45
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    298c:	07d2      	lsls	r2, r2, #31
    298e:	d500      	bpl.n	2992 <recv+0x3a>
			{
				u8Cmd = SOCKET_CMD_SSL_RECV;
    2990:	3107      	adds	r1, #7
			}

			/* Check the timeout value. */
			if(u32Timeoutmsec == 0)
    2992:	2b00      	cmp	r3, #0
    2994:	d117      	bne.n	29c6 <recv+0x6e>
				strRecv.u32Timeoutmsec = 0xFFFFFFFF;
    2996:	3b01      	subs	r3, #1
    2998:	9304      	str	r3, [sp, #16]
			else
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
			strRecv.sock = sock;
    299a:	aa04      	add	r2, sp, #16
    299c:	7110      	strb	r0, [r2, #4]
			strRecv.u16SessionID		= gastrSockets[sock].u16SessionID;
    299e:	0100      	lsls	r0, r0, #4
    29a0:	4b10      	ldr	r3, [pc, #64]	; (29e4 <recv+0x8c>)
    29a2:	1818      	adds	r0, r3, r0
    29a4:	88c3      	ldrh	r3, [r0, #6]
    29a6:	80d3      	strh	r3, [r2, #6]
		
			s16Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strRecv, sizeof(tstrRecvCmd), NULL , 0, 0);
    29a8:	2300      	movs	r3, #0
    29aa:	9302      	str	r3, [sp, #8]
    29ac:	9301      	str	r3, [sp, #4]
    29ae:	9300      	str	r3, [sp, #0]
    29b0:	3308      	adds	r3, #8
    29b2:	2002      	movs	r0, #2
    29b4:	4c0c      	ldr	r4, [pc, #48]	; (29e8 <recv+0x90>)
    29b6:	47a0      	blx	r4
    29b8:	2200      	movs	r2, #0
			if(s16Ret != SOCK_ERR_NO_ERROR)
    29ba:	2800      	cmp	r0, #0
    29bc:	d000      	beq.n	29c0 <recv+0x68>
			{
				s16Ret = SOCK_ERR_BUFFER_FULL;
    29be:	3a0e      	subs	r2, #14
			}
		}
	}
	return s16Ret;
}
    29c0:	0010      	movs	r0, r2
    29c2:	b007      	add	sp, #28
    29c4:	bd30      	pop	{r4, r5, pc}
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
    29c6:	9304      	str	r3, [sp, #16]
    29c8:	e7e7      	b.n	299a <recv+0x42>
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    29ca:	2206      	movs	r2, #6
    29cc:	4252      	negs	r2, r2
    29ce:	e7f7      	b.n	29c0 <recv+0x68>
    29d0:	2206      	movs	r2, #6
    29d2:	4252      	negs	r2, r2
    29d4:	e7f4      	b.n	29c0 <recv+0x68>
    29d6:	2206      	movs	r2, #6
    29d8:	4252      	negs	r2, r2
    29da:	e7f1      	b.n	29c0 <recv+0x68>
    29dc:	2206      	movs	r2, #6
    29de:	4252      	negs	r2, r2
    29e0:	e7ee      	b.n	29c0 <recv+0x68>
    29e2:	46c0      	nop			; (mov r8, r8)
    29e4:	20000a1c 	.word	0x20000a1c
    29e8:	000006a5 	.word	0x000006a5

000029ec <close>:

Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
    29ec:	b530      	push	{r4, r5, lr}
    29ee:	b087      	sub	sp, #28
    29f0:	0004      	movs	r4, r0
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    M2M_INFO("Sock to delete <%d>\n", sock);
    29f2:	481e      	ldr	r0, [pc, #120]	; (2a6c <close+0x80>)
    29f4:	4d1e      	ldr	r5, [pc, #120]	; (2a70 <close+0x84>)
    29f6:	47a8      	blx	r5
    29f8:	0021      	movs	r1, r4
    29fa:	481e      	ldr	r0, [pc, #120]	; (2a74 <close+0x88>)
    29fc:	47a8      	blx	r5
    29fe:	200d      	movs	r0, #13
    2a00:	4b1d      	ldr	r3, [pc, #116]	; (2a78 <close+0x8c>)
    2a02:	4798      	blx	r3
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
    2a04:	2c00      	cmp	r4, #0
    2a06:	db2a      	blt.n	2a5e <close+0x72>
    2a08:	0122      	lsls	r2, r4, #4
    2a0a:	4b1c      	ldr	r3, [pc, #112]	; (2a7c <close+0x90>)
    2a0c:	189b      	adds	r3, r3, r2
    2a0e:	7a9b      	ldrb	r3, [r3, #10]
    2a10:	2b01      	cmp	r3, #1
    2a12:	d127      	bne.n	2a64 <close+0x78>
	{
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
		tstrCloseCmd strclose;
		strclose.sock = sock; 
    2a14:	a905      	add	r1, sp, #20
    2a16:	700c      	strb	r4, [r1, #0]
		strclose.u16SessionID		= gastrSockets[sock].u16SessionID;
    2a18:	4b18      	ldr	r3, [pc, #96]	; (2a7c <close+0x90>)
    2a1a:	189b      	adds	r3, r3, r2
    2a1c:	88da      	ldrh	r2, [r3, #6]
    2a1e:	804a      	strh	r2, [r1, #2]
		
		gastrSockets[sock].bIsUsed = 0;
    2a20:	2200      	movs	r2, #0
    2a22:	729a      	strb	r2, [r3, #10]
		gastrSockets[sock].u16SessionID =0;
    2a24:	80da      	strh	r2, [r3, #6]
		
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    2a26:	7adb      	ldrb	r3, [r3, #11]
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
    2a28:	2149      	movs	r1, #73	; 0x49
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    2a2a:	07db      	lsls	r3, r3, #31
    2a2c:	d500      	bpl.n	2a30 <close+0x44>
		{
			u8Cmd = SOCKET_CMD_SSL_CLOSE;
    2a2e:	3105      	adds	r1, #5
		}
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strclose, sizeof(tstrCloseCmd), NULL,0, 0);
    2a30:	2300      	movs	r3, #0
    2a32:	9302      	str	r3, [sp, #8]
    2a34:	9301      	str	r3, [sp, #4]
    2a36:	9300      	str	r3, [sp, #0]
    2a38:	3304      	adds	r3, #4
    2a3a:	aa05      	add	r2, sp, #20
    2a3c:	2002      	movs	r0, #2
    2a3e:	4d10      	ldr	r5, [pc, #64]	; (2a80 <close+0x94>)
    2a40:	47a8      	blx	r5
    2a42:	1e05      	subs	r5, r0, #0
		if(s8Ret != SOCK_ERR_NO_ERROR)
    2a44:	d001      	beq.n	2a4a <close+0x5e>
		{
			s8Ret = SOCK_ERR_INVALID;
    2a46:	2509      	movs	r5, #9
    2a48:	426d      	negs	r5, r5
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
    2a4a:	0124      	lsls	r4, r4, #4
    2a4c:	480b      	ldr	r0, [pc, #44]	; (2a7c <close+0x90>)
    2a4e:	1820      	adds	r0, r4, r0
    2a50:	2210      	movs	r2, #16
    2a52:	2100      	movs	r1, #0
    2a54:	4b0b      	ldr	r3, [pc, #44]	; (2a84 <close+0x98>)
    2a56:	4798      	blx	r3
	}
	return s8Ret;
}
    2a58:	0028      	movs	r0, r5
    2a5a:	b007      	add	sp, #28
    2a5c:	bd30      	pop	{r4, r5, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    2a5e:	2506      	movs	r5, #6
    2a60:	426d      	negs	r5, r5
    2a62:	e7f9      	b.n	2a58 <close+0x6c>
    2a64:	2506      	movs	r5, #6
    2a66:	426d      	negs	r5, r5
    2a68:	e7f6      	b.n	2a58 <close+0x6c>
    2a6a:	46c0      	nop			; (mov r8, r8)
    2a6c:	0000d5b0 	.word	0x0000d5b0
    2a70:	0000bf25 	.word	0x0000bf25
    2a74:	0000de9c 	.word	0x0000de9c
    2a78:	0000bf59 	.word	0x0000bf59
    2a7c:	20000a1c 	.word	0x20000a1c
    2a80:	000006a5 	.word	0x000006a5
    2a84:	00000591 	.word	0x00000591

00002a88 <spi_flash_enable>:
 *	@brief	Enable spi flash operations
 *	@author	M. Abdelmawla
 *	@version	1.0
 */
sint8 spi_flash_enable(uint8 enable)
{
    2a88:	b570      	push	{r4, r5, r6, lr}
    2a8a:	b082      	sub	sp, #8
    2a8c:	0004      	movs	r4, r0
	sint8 s8Ret = M2M_SUCCESS;
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
    2a8e:	4b2a      	ldr	r3, [pc, #168]	; (2b38 <spi_flash_enable+0xb0>)
    2a90:	4798      	blx	r3
    2a92:	0500      	lsls	r0, r0, #20
    2a94:	0d00      	lsrs	r0, r0, #20
    2a96:	4b29      	ldr	r3, [pc, #164]	; (2b3c <spi_flash_enable+0xb4>)
	sint8 s8Ret = M2M_SUCCESS;
    2a98:	2500      	movs	r5, #0
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
    2a9a:	4298      	cmp	r0, r3
    2a9c:	d802      	bhi.n	2aa4 <spi_flash_enable+0x1c>
		u32Val |= ((0x0010ul) << 12);
		nm_write_reg(0x1410, u32Val);
	}
ERR1:
	return s8Ret;
}
    2a9e:	0028      	movs	r0, r5
    2aa0:	b002      	add	sp, #8
    2aa2:	bd70      	pop	{r4, r5, r6, pc}
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
    2aa4:	a901      	add	r1, sp, #4
    2aa6:	4826      	ldr	r0, [pc, #152]	; (2b40 <spi_flash_enable+0xb8>)
    2aa8:	4b26      	ldr	r3, [pc, #152]	; (2b44 <spi_flash_enable+0xbc>)
    2aaa:	4798      	blx	r3
    2aac:	1e05      	subs	r5, r0, #0
		if(s8Ret != M2M_SUCCESS) {
    2aae:	d1f6      	bne.n	2a9e <spi_flash_enable+0x16>
		u32Val &= ~((0x7777ul) << 12);
    2ab0:	4b25      	ldr	r3, [pc, #148]	; (2b48 <spi_flash_enable+0xc0>)
    2ab2:	9a01      	ldr	r2, [sp, #4]
    2ab4:	4013      	ands	r3, r2
		u32Val |= ((0x1111ul) << 12);
    2ab6:	4925      	ldr	r1, [pc, #148]	; (2b4c <spi_flash_enable+0xc4>)
    2ab8:	4319      	orrs	r1, r3
    2aba:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
    2abc:	4820      	ldr	r0, [pc, #128]	; (2b40 <spi_flash_enable+0xb8>)
    2abe:	4b24      	ldr	r3, [pc, #144]	; (2b50 <spi_flash_enable+0xc8>)
    2ac0:	4798      	blx	r3
		if(enable) {
    2ac2:	2c00      	cmp	r4, #0
    2ac4:	d020      	beq.n	2b08 <spi_flash_enable+0x80>
	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    2ac6:	2100      	movs	r1, #0
    2ac8:	4822      	ldr	r0, [pc, #136]	; (2b54 <spi_flash_enable+0xcc>)
    2aca:	4c21      	ldr	r4, [pc, #132]	; (2b50 <spi_flash_enable+0xc8>)
    2acc:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    2ace:	21ab      	movs	r1, #171	; 0xab
    2ad0:	4821      	ldr	r0, [pc, #132]	; (2b58 <spi_flash_enable+0xd0>)
    2ad2:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    2ad4:	2101      	movs	r1, #1
    2ad6:	4821      	ldr	r0, [pc, #132]	; (2b5c <spi_flash_enable+0xd4>)
    2ad8:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    2ada:	2100      	movs	r1, #0
    2adc:	4820      	ldr	r0, [pc, #128]	; (2b60 <spi_flash_enable+0xd8>)
    2ade:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_CMD_CNT,  1 | (1 << 7));
    2ae0:	2181      	movs	r1, #129	; 0x81
    2ae2:	4820      	ldr	r0, [pc, #128]	; (2b64 <spi_flash_enable+0xdc>)
    2ae4:	47a0      	blx	r4
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    2ae6:	4e20      	ldr	r6, [pc, #128]	; (2b68 <spi_flash_enable+0xe0>)
    2ae8:	4c20      	ldr	r4, [pc, #128]	; (2b6c <spi_flash_enable+0xe4>)
    2aea:	0030      	movs	r0, r6
    2aec:	47a0      	blx	r4
    2aee:	2801      	cmp	r0, #1
    2af0:	d1fb      	bne.n	2aea <spi_flash_enable+0x62>
		u32Val &= ~((0x7777ul) << 12);
    2af2:	4b15      	ldr	r3, [pc, #84]	; (2b48 <spi_flash_enable+0xc0>)
    2af4:	9a01      	ldr	r2, [sp, #4]
    2af6:	4013      	ands	r3, r2
		u32Val |= ((0x0010ul) << 12);
    2af8:	2180      	movs	r1, #128	; 0x80
    2afa:	0249      	lsls	r1, r1, #9
    2afc:	4319      	orrs	r1, r3
    2afe:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
    2b00:	480f      	ldr	r0, [pc, #60]	; (2b40 <spi_flash_enable+0xb8>)
    2b02:	4b13      	ldr	r3, [pc, #76]	; (2b50 <spi_flash_enable+0xc8>)
    2b04:	4798      	blx	r3
    2b06:	e7ca      	b.n	2a9e <spi_flash_enable+0x16>
	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    2b08:	2100      	movs	r1, #0
    2b0a:	4812      	ldr	r0, [pc, #72]	; (2b54 <spi_flash_enable+0xcc>)
    2b0c:	4c10      	ldr	r4, [pc, #64]	; (2b50 <spi_flash_enable+0xc8>)
    2b0e:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    2b10:	21b9      	movs	r1, #185	; 0xb9
    2b12:	4811      	ldr	r0, [pc, #68]	; (2b58 <spi_flash_enable+0xd0>)
    2b14:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    2b16:	2101      	movs	r1, #1
    2b18:	4810      	ldr	r0, [pc, #64]	; (2b5c <spi_flash_enable+0xd4>)
    2b1a:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    2b1c:	2100      	movs	r1, #0
    2b1e:	4810      	ldr	r0, [pc, #64]	; (2b60 <spi_flash_enable+0xd8>)
    2b20:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_CMD_CNT, 1 | (1 << 7));
    2b22:	2181      	movs	r1, #129	; 0x81
    2b24:	480f      	ldr	r0, [pc, #60]	; (2b64 <spi_flash_enable+0xdc>)
    2b26:	47a0      	blx	r4
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    2b28:	4e0f      	ldr	r6, [pc, #60]	; (2b68 <spi_flash_enable+0xe0>)
    2b2a:	4c10      	ldr	r4, [pc, #64]	; (2b6c <spi_flash_enable+0xe4>)
    2b2c:	0030      	movs	r0, r6
    2b2e:	47a0      	blx	r4
    2b30:	2801      	cmp	r0, #1
    2b32:	d1fb      	bne.n	2b2c <spi_flash_enable+0xa4>
    2b34:	e7dd      	b.n	2af2 <spi_flash_enable+0x6a>
    2b36:	46c0      	nop			; (mov r8, r8)
    2b38:	000010e1 	.word	0x000010e1
    2b3c:	0000039f 	.word	0x0000039f
    2b40:	00001410 	.word	0x00001410
    2b44:	00001531 	.word	0x00001531
    2b48:	f8888fff 	.word	0xf8888fff
    2b4c:	01111000 	.word	0x01111000
    2b50:	0000153d 	.word	0x0000153d
    2b54:	00010208 	.word	0x00010208
    2b58:	0001020c 	.word	0x0001020c
    2b5c:	00010214 	.word	0x00010214
    2b60:	0001021c 	.word	0x0001021c
    2b64:	00010204 	.word	0x00010204
    2b68:	00010218 	.word	0x00010218
    2b6c:	00001525 	.word	0x00001525

00002b70 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    2b70:	4b0c      	ldr	r3, [pc, #48]	; (2ba4 <cpu_irq_enter_critical+0x34>)
    2b72:	681b      	ldr	r3, [r3, #0]
    2b74:	2b00      	cmp	r3, #0
    2b76:	d106      	bne.n	2b86 <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    2b78:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    2b7c:	2b00      	cmp	r3, #0
    2b7e:	d007      	beq.n	2b90 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    2b80:	2200      	movs	r2, #0
    2b82:	4b09      	ldr	r3, [pc, #36]	; (2ba8 <cpu_irq_enter_critical+0x38>)
    2b84:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    2b86:	4a07      	ldr	r2, [pc, #28]	; (2ba4 <cpu_irq_enter_critical+0x34>)
    2b88:	6813      	ldr	r3, [r2, #0]
    2b8a:	3301      	adds	r3, #1
    2b8c:	6013      	str	r3, [r2, #0]
}
    2b8e:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    2b90:	b672      	cpsid	i
    2b92:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    2b96:	2200      	movs	r2, #0
    2b98:	4b04      	ldr	r3, [pc, #16]	; (2bac <cpu_irq_enter_critical+0x3c>)
    2b9a:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    2b9c:	3201      	adds	r2, #1
    2b9e:	4b02      	ldr	r3, [pc, #8]	; (2ba8 <cpu_irq_enter_critical+0x38>)
    2ba0:	701a      	strb	r2, [r3, #0]
    2ba2:	e7f0      	b.n	2b86 <cpu_irq_enter_critical+0x16>
    2ba4:	20000150 	.word	0x20000150
    2ba8:	20000154 	.word	0x20000154
    2bac:	2000000a 	.word	0x2000000a

00002bb0 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    2bb0:	4b08      	ldr	r3, [pc, #32]	; (2bd4 <cpu_irq_leave_critical+0x24>)
    2bb2:	681a      	ldr	r2, [r3, #0]
    2bb4:	3a01      	subs	r2, #1
    2bb6:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    2bb8:	681b      	ldr	r3, [r3, #0]
    2bba:	2b00      	cmp	r3, #0
    2bbc:	d109      	bne.n	2bd2 <cpu_irq_leave_critical+0x22>
    2bbe:	4b06      	ldr	r3, [pc, #24]	; (2bd8 <cpu_irq_leave_critical+0x28>)
    2bc0:	781b      	ldrb	r3, [r3, #0]
    2bc2:	2b00      	cmp	r3, #0
    2bc4:	d005      	beq.n	2bd2 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    2bc6:	2201      	movs	r2, #1
    2bc8:	4b04      	ldr	r3, [pc, #16]	; (2bdc <cpu_irq_leave_critical+0x2c>)
    2bca:	701a      	strb	r2, [r3, #0]
    2bcc:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    2bd0:	b662      	cpsie	i
	}
}
    2bd2:	4770      	bx	lr
    2bd4:	20000150 	.word	0x20000150
    2bd8:	20000154 	.word	0x20000154
    2bdc:	2000000a 	.word	0x2000000a

00002be0 <system_board_init>:




void system_board_init(void)
{
    2be0:	b5f0      	push	{r4, r5, r6, r7, lr}
    2be2:	46c6      	mov	lr, r8
    2be4:	b500      	push	{lr}
    2be6:	b082      	sub	sp, #8
	config->input_pull = PORT_PIN_PULL_UP;
    2be8:	ac01      	add	r4, sp, #4
    2bea:	2601      	movs	r6, #1
    2bec:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    2bee:	2700      	movs	r7, #0
    2bf0:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    2bf2:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    2bf4:	0021      	movs	r1, r4
    2bf6:	2013      	movs	r0, #19
    2bf8:	4d27      	ldr	r5, [pc, #156]	; (2c98 <system_board_init+0xb8>)
    2bfa:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
    2bfc:	4b27      	ldr	r3, [pc, #156]	; (2c9c <system_board_init+0xbc>)
    2bfe:	4698      	mov	r8, r3
    2c00:	2380      	movs	r3, #128	; 0x80
    2c02:	031b      	lsls	r3, r3, #12
    2c04:	4642      	mov	r2, r8
    2c06:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    2c08:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    2c0a:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    2c0c:	0021      	movs	r1, r4
    2c0e:	201c      	movs	r0, #28
    2c10:	47a8      	blx	r5
	config->input_pull = PORT_PIN_PULL_UP;
    2c12:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    2c14:	70a7      	strb	r7, [r4, #2]
	
#ifdef CONF_BOARD_AT86RFX	

	port_get_config_defaults(&pin_conf);
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    2c16:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_SCK, &pin_conf);
    2c18:	0021      	movs	r1, r4
    2c1a:	2052      	movs	r0, #82	; 0x52
    2c1c:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_MOSI, &pin_conf);
    2c1e:	0021      	movs	r1, r4
    2c20:	203e      	movs	r0, #62	; 0x3e
    2c22:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_CS, &pin_conf);
    2c24:	0021      	movs	r1, r4
    2c26:	203f      	movs	r0, #63	; 0x3f
    2c28:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_RST_PIN, &pin_conf);
    2c2a:	0021      	movs	r1, r4
    2c2c:	202f      	movs	r0, #47	; 0x2f
    2c2e:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SLP_PIN, &pin_conf);
    2c30:	0021      	movs	r1, r4
    2c32:	2014      	movs	r0, #20
    2c34:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
    2c36:	2280      	movs	r2, #128	; 0x80
    2c38:	02d2      	lsls	r2, r2, #11
    2c3a:	4b19      	ldr	r3, [pc, #100]	; (2ca0 <system_board_init+0xc0>)
    2c3c:	619a      	str	r2, [r3, #24]
    2c3e:	4b19      	ldr	r3, [pc, #100]	; (2ca4 <system_board_init+0xc4>)
    2c40:	2280      	movs	r2, #128	; 0x80
    2c42:	05d2      	lsls	r2, r2, #23
    2c44:	619a      	str	r2, [r3, #24]
    2c46:	2280      	movs	r2, #128	; 0x80
    2c48:	0612      	lsls	r2, r2, #24
    2c4a:	619a      	str	r2, [r3, #24]
    2c4c:	2280      	movs	r2, #128	; 0x80
    2c4e:	0212      	lsls	r2, r2, #8
    2c50:	619a      	str	r2, [r3, #24]
    2c52:	2380      	movs	r3, #128	; 0x80
    2c54:	035b      	lsls	r3, r3, #13
    2c56:	4642      	mov	r2, r8
    2c58:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(AT86RFX_SPI_MOSI, true);
	port_pin_set_output_level(AT86RFX_SPI_CS, true);
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);

	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    2c5a:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
    2c5c:	0021      	movs	r1, r4
    2c5e:	2053      	movs	r0, #83	; 0x53
    2c60:	47a8      	blx	r5
	
	/* SAMR21 Antenna Diversity Configuration */

	PM->APBCMASK.reg |= (1<<PM_APBCMASK_RFCTRL_Pos);
    2c62:	4a11      	ldr	r2, [pc, #68]	; (2ca8 <system_board_init+0xc8>)
    2c64:	6a11      	ldr	r1, [r2, #32]
    2c66:	2380      	movs	r3, #128	; 0x80
    2c68:	039b      	lsls	r3, r3, #14
    2c6a:	430b      	orrs	r3, r1
    2c6c:	6213      	str	r3, [r2, #32]
		
	/*Pins  PA12/RFCTRL2 and PA09/RFCTRL1 are used as DIG1 and DIG2 pins respectively in SAMR21 Xplained Pro*/	
	
	/* FECTRL register is Written with value 4 => F2CFG = 00 and F1CFG = 01 */	
	REG_RFCTRL_FECFG = RFCTRL_CFG_ANT_DIV;
    2c6e:	2204      	movs	r2, #4
    2c70:	4b0e      	ldr	r3, [pc, #56]	; (2cac <system_board_init+0xcc>)
    2c72:	801a      	strh	r2, [r3, #0]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2c74:	466b      	mov	r3, sp
    2c76:	709e      	strb	r6, [r3, #2]
	config->powersave    = false;
    2c78:	70df      	strb	r7, [r3, #3]
	struct system_pinmux_config config_pinmux;
	system_pinmux_get_config_defaults(&config_pinmux);
	
	/*MUX Position is 'F' i.e 5 for FECTRL Function and is same for all  FECTRL supported pins
	 * as provided in the data sheet */
	config_pinmux.mux_position = MUX_PA09F_RFCTRL_FECTRL1 ;
    2c7a:	2305      	movs	r3, #5
    2c7c:	466a      	mov	r2, sp
    2c7e:	7013      	strb	r3, [r2, #0]
	
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
    2c80:	7056      	strb	r6, [r2, #1]
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
    2c82:	4669      	mov	r1, sp
    2c84:	2009      	movs	r0, #9
    2c86:	4c0a      	ldr	r4, [pc, #40]	; (2cb0 <system_board_init+0xd0>)
    2c88:	47a0      	blx	r4
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
    2c8a:	4669      	mov	r1, sp
    2c8c:	200c      	movs	r0, #12
    2c8e:	47a0      	blx	r4
#endif

}
    2c90:	b002      	add	sp, #8
    2c92:	bc04      	pop	{r2}
    2c94:	4690      	mov	r8, r2
    2c96:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2c98:	00002e85 	.word	0x00002e85
    2c9c:	41004400 	.word	0x41004400
    2ca0:	41004500 	.word	0x41004500
    2ca4:	41004480 	.word	0x41004480
    2ca8:	40000400 	.word	0x40000400
    2cac:	42005400 	.word	0x42005400
    2cb0:	000045b5 	.word	0x000045b5

00002cb4 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2cb4:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    2cb6:	2a00      	cmp	r2, #0
    2cb8:	d001      	beq.n	2cbe <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    2cba:	0018      	movs	r0, r3
    2cbc:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
    2cbe:	008b      	lsls	r3, r1, #2
    2cc0:	4a06      	ldr	r2, [pc, #24]	; (2cdc <extint_register_callback+0x28>)
    2cc2:	589b      	ldr	r3, [r3, r2]
    2cc4:	2b00      	cmp	r3, #0
    2cc6:	d003      	beq.n	2cd0 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
    2cc8:	4283      	cmp	r3, r0
    2cca:	d005      	beq.n	2cd8 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
    2ccc:	231d      	movs	r3, #29
    2cce:	e7f4      	b.n	2cba <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
    2cd0:	0089      	lsls	r1, r1, #2
    2cd2:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    2cd4:	2300      	movs	r3, #0
    2cd6:	e7f0      	b.n	2cba <extint_register_callback+0x6>
		return STATUS_OK;
    2cd8:	2300      	movs	r3, #0
    2cda:	e7ee      	b.n	2cba <extint_register_callback+0x6>
    2cdc:	20000adc 	.word	0x20000adc

00002ce0 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2ce0:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    2ce2:	2900      	cmp	r1, #0
    2ce4:	d001      	beq.n	2cea <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
    2ce6:	0018      	movs	r0, r3
    2ce8:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    2cea:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    2cec:	281f      	cmp	r0, #31
    2cee:	d800      	bhi.n	2cf2 <extint_chan_enable_callback+0x12>
		return eics[eic_index];
    2cf0:	4a02      	ldr	r2, [pc, #8]	; (2cfc <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
    2cf2:	2301      	movs	r3, #1
    2cf4:	4083      	lsls	r3, r0
    2cf6:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
    2cf8:	2300      	movs	r3, #0
    2cfa:	e7f4      	b.n	2ce6 <extint_chan_enable_callback+0x6>
    2cfc:	40001800 	.word	0x40001800

00002d00 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2d00:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    2d02:	2900      	cmp	r1, #0
    2d04:	d001      	beq.n	2d0a <extint_chan_disable_callback+0xa>
	}

	return STATUS_OK;
}
    2d06:	0018      	movs	r0, r3
    2d08:	4770      	bx	lr
		return NULL;
    2d0a:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    2d0c:	281f      	cmp	r0, #31
    2d0e:	d800      	bhi.n	2d12 <extint_chan_disable_callback+0x12>
		return eics[eic_index];
    2d10:	4a02      	ldr	r2, [pc, #8]	; (2d1c <extint_chan_disable_callback+0x1c>)
		eic->INTENCLR.reg = (1UL << channel);
    2d12:	2301      	movs	r3, #1
    2d14:	4083      	lsls	r3, r0
    2d16:	6093      	str	r3, [r2, #8]
	return STATUS_OK;
    2d18:	2300      	movs	r3, #0
    2d1a:	e7f4      	b.n	2d06 <extint_chan_disable_callback+0x6>
    2d1c:	40001800 	.word	0x40001800

00002d20 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    2d20:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    2d22:	2200      	movs	r2, #0
    2d24:	4b10      	ldr	r3, [pc, #64]	; (2d68 <EIC_Handler+0x48>)
    2d26:	701a      	strb	r2, [r3, #0]
    2d28:	2300      	movs	r3, #0
    2d2a:	4910      	ldr	r1, [pc, #64]	; (2d6c <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    2d2c:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    2d2e:	4e10      	ldr	r6, [pc, #64]	; (2d70 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    2d30:	4c0d      	ldr	r4, [pc, #52]	; (2d68 <EIC_Handler+0x48>)
    2d32:	e00a      	b.n	2d4a <EIC_Handler+0x2a>
		return eics[eic_index];
    2d34:	490d      	ldr	r1, [pc, #52]	; (2d6c <EIC_Handler+0x4c>)
    2d36:	e008      	b.n	2d4a <EIC_Handler+0x2a>
    2d38:	7823      	ldrb	r3, [r4, #0]
    2d3a:	3301      	adds	r3, #1
    2d3c:	b2db      	uxtb	r3, r3
    2d3e:	7023      	strb	r3, [r4, #0]
    2d40:	2b0f      	cmp	r3, #15
    2d42:	d810      	bhi.n	2d66 <EIC_Handler+0x46>
		return NULL;
    2d44:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
    2d46:	2b1f      	cmp	r3, #31
    2d48:	d9f4      	bls.n	2d34 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
    2d4a:	0028      	movs	r0, r5
    2d4c:	4018      	ands	r0, r3
    2d4e:	2201      	movs	r2, #1
    2d50:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
    2d52:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
    2d54:	4210      	tst	r0, r2
    2d56:	d0ef      	beq.n	2d38 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    2d58:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    2d5a:	009b      	lsls	r3, r3, #2
    2d5c:	599b      	ldr	r3, [r3, r6]
    2d5e:	2b00      	cmp	r3, #0
    2d60:	d0ea      	beq.n	2d38 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    2d62:	4798      	blx	r3
    2d64:	e7e8      	b.n	2d38 <EIC_Handler+0x18>
			}
		}
	}
}
    2d66:	bd70      	pop	{r4, r5, r6, pc}
    2d68:	20000ad8 	.word	0x20000ad8
    2d6c:	40001800 	.word	0x40001800
    2d70:	20000adc 	.word	0x20000adc

00002d74 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
    2d74:	4a04      	ldr	r2, [pc, #16]	; (2d88 <_extint_enable+0x14>)
    2d76:	7813      	ldrb	r3, [r2, #0]
    2d78:	2102      	movs	r1, #2
    2d7a:	430b      	orrs	r3, r1
    2d7c:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    2d7e:	7853      	ldrb	r3, [r2, #1]
    2d80:	b25b      	sxtb	r3, r3
    2d82:	2b00      	cmp	r3, #0
    2d84:	dbfb      	blt.n	2d7e <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    2d86:	4770      	bx	lr
    2d88:	40001800 	.word	0x40001800

00002d8c <_system_extint_init>:
{
    2d8c:	b500      	push	{lr}
    2d8e:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    2d90:	4a12      	ldr	r2, [pc, #72]	; (2ddc <_system_extint_init+0x50>)
    2d92:	6993      	ldr	r3, [r2, #24]
    2d94:	2140      	movs	r1, #64	; 0x40
    2d96:	430b      	orrs	r3, r1
    2d98:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    2d9a:	a901      	add	r1, sp, #4
    2d9c:	2300      	movs	r3, #0
    2d9e:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    2da0:	2005      	movs	r0, #5
    2da2:	4b0f      	ldr	r3, [pc, #60]	; (2de0 <_system_extint_init+0x54>)
    2da4:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
    2da6:	2005      	movs	r0, #5
    2da8:	4b0e      	ldr	r3, [pc, #56]	; (2de4 <_system_extint_init+0x58>)
    2daa:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
    2dac:	4a0e      	ldr	r2, [pc, #56]	; (2de8 <_system_extint_init+0x5c>)
    2dae:	7813      	ldrb	r3, [r2, #0]
    2db0:	2101      	movs	r1, #1
    2db2:	430b      	orrs	r3, r1
    2db4:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    2db6:	7853      	ldrb	r3, [r2, #1]
    2db8:	b25b      	sxtb	r3, r3
    2dba:	2b00      	cmp	r3, #0
    2dbc:	dbfb      	blt.n	2db6 <_system_extint_init+0x2a>
    2dbe:	4b0b      	ldr	r3, [pc, #44]	; (2dec <_system_extint_init+0x60>)
    2dc0:	0019      	movs	r1, r3
    2dc2:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
    2dc4:	2200      	movs	r2, #0
    2dc6:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    2dc8:	4299      	cmp	r1, r3
    2dca:	d1fc      	bne.n	2dc6 <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    2dcc:	2210      	movs	r2, #16
    2dce:	4b08      	ldr	r3, [pc, #32]	; (2df0 <_system_extint_init+0x64>)
    2dd0:	601a      	str	r2, [r3, #0]
	_extint_enable();
    2dd2:	4b08      	ldr	r3, [pc, #32]	; (2df4 <_system_extint_init+0x68>)
    2dd4:	4798      	blx	r3
}
    2dd6:	b003      	add	sp, #12
    2dd8:	bd00      	pop	{pc}
    2dda:	46c0      	nop			; (mov r8, r8)
    2ddc:	40000400 	.word	0x40000400
    2de0:	000044bd 	.word	0x000044bd
    2de4:	00004431 	.word	0x00004431
    2de8:	40001800 	.word	0x40001800
    2dec:	20000adc 	.word	0x20000adc
    2df0:	e000e100 	.word	0xe000e100
    2df4:	00002d75 	.word	0x00002d75

00002df8 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    2df8:	2300      	movs	r3, #0
    2dfa:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    2dfc:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    2dfe:	2201      	movs	r2, #1
    2e00:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
    2e02:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
    2e04:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    2e06:	3302      	adds	r3, #2
    2e08:	72c3      	strb	r3, [r0, #11]
}
    2e0a:	4770      	bx	lr

00002e0c <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    2e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2e0e:	b083      	sub	sp, #12
    2e10:	0005      	movs	r5, r0
    2e12:	000c      	movs	r4, r1
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2e14:	a901      	add	r1, sp, #4
    2e16:	2300      	movs	r3, #0
    2e18:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
    2e1a:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    2e1c:	7923      	ldrb	r3, [r4, #4]
    2e1e:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    2e20:	7a23      	ldrb	r3, [r4, #8]
    2e22:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    2e24:	7820      	ldrb	r0, [r4, #0]
    2e26:	4b15      	ldr	r3, [pc, #84]	; (2e7c <extint_chan_set_config+0x70>)
    2e28:	4798      	blx	r3
		return NULL;
    2e2a:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
    2e2c:	2d1f      	cmp	r5, #31
    2e2e:	d800      	bhi.n	2e32 <extint_chan_set_config+0x26>
		return eics[eic_index];
    2e30:	4813      	ldr	r0, [pc, #76]	; (2e80 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    2e32:	2207      	movs	r2, #7
    2e34:	402a      	ands	r2, r5
    2e36:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    2e38:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    2e3a:	7aa3      	ldrb	r3, [r4, #10]
    2e3c:	2b00      	cmp	r3, #0
    2e3e:	d001      	beq.n	2e44 <extint_chan_set_config+0x38>
    2e40:	2308      	movs	r3, #8
    2e42:	431f      	orrs	r7, r3
    2e44:	08eb      	lsrs	r3, r5, #3
    2e46:	009b      	lsls	r3, r3, #2
    2e48:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    2e4a:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    2e4c:	260f      	movs	r6, #15
    2e4e:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
    2e50:	43b1      	bics	r1, r6
			(new_config << config_pos);
    2e52:	4097      	lsls	r7, r2
    2e54:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    2e56:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
    2e58:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    2e5a:	7a63      	ldrb	r3, [r4, #9]
    2e5c:	2b00      	cmp	r3, #0
    2e5e:	d106      	bne.n	2e6e <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    2e60:	6943      	ldr	r3, [r0, #20]
    2e62:	2201      	movs	r2, #1
    2e64:	40aa      	lsls	r2, r5
    2e66:	4393      	bics	r3, r2
    2e68:	6143      	str	r3, [r0, #20]
	}
}
    2e6a:	b003      	add	sp, #12
    2e6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    2e6e:	6942      	ldr	r2, [r0, #20]
    2e70:	2301      	movs	r3, #1
    2e72:	40ab      	lsls	r3, r5
    2e74:	4313      	orrs	r3, r2
    2e76:	6143      	str	r3, [r0, #20]
    2e78:	e7f7      	b.n	2e6a <extint_chan_set_config+0x5e>
    2e7a:	46c0      	nop			; (mov r8, r8)
    2e7c:	000045b5 	.word	0x000045b5
    2e80:	40001800 	.word	0x40001800

00002e84 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    2e84:	b500      	push	{lr}
    2e86:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2e88:	ab01      	add	r3, sp, #4
    2e8a:	2280      	movs	r2, #128	; 0x80
    2e8c:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    2e8e:	780a      	ldrb	r2, [r1, #0]
    2e90:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    2e92:	784a      	ldrb	r2, [r1, #1]
    2e94:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    2e96:	788a      	ldrb	r2, [r1, #2]
    2e98:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    2e9a:	0019      	movs	r1, r3
    2e9c:	4b01      	ldr	r3, [pc, #4]	; (2ea4 <port_pin_set_config+0x20>)
    2e9e:	4798      	blx	r3
}
    2ea0:	b003      	add	sp, #12
    2ea2:	bd00      	pop	{pc}
    2ea4:	000045b5 	.word	0x000045b5

00002ea8 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    2ea8:	b5f0      	push	{r4, r5, r6, r7, lr}
    2eaa:	46de      	mov	lr, fp
    2eac:	4657      	mov	r7, sl
    2eae:	464e      	mov	r6, r9
    2eb0:	4645      	mov	r5, r8
    2eb2:	b5e0      	push	{r5, r6, r7, lr}
    2eb4:	b087      	sub	sp, #28
    2eb6:	4680      	mov	r8, r0
    2eb8:	9104      	str	r1, [sp, #16]
    2eba:	0016      	movs	r6, r2
    2ebc:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    2ebe:	2200      	movs	r2, #0
    2ec0:	2300      	movs	r3, #0
    2ec2:	2100      	movs	r1, #0
    2ec4:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
    2ec6:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    2ec8:	2001      	movs	r0, #1
    2eca:	0021      	movs	r1, r4
    2ecc:	9600      	str	r6, [sp, #0]
    2ece:	9701      	str	r7, [sp, #4]
    2ed0:	465c      	mov	r4, fp
    2ed2:	9403      	str	r4, [sp, #12]
    2ed4:	4644      	mov	r4, r8
    2ed6:	9405      	str	r4, [sp, #20]
    2ed8:	e013      	b.n	2f02 <long_division+0x5a>
    2eda:	2420      	movs	r4, #32
    2edc:	1a64      	subs	r4, r4, r1
    2ede:	0005      	movs	r5, r0
    2ee0:	40e5      	lsrs	r5, r4
    2ee2:	46a8      	mov	r8, r5
    2ee4:	e014      	b.n	2f10 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
    2ee6:	9c00      	ldr	r4, [sp, #0]
    2ee8:	9d01      	ldr	r5, [sp, #4]
    2eea:	1b12      	subs	r2, r2, r4
    2eec:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    2eee:	465c      	mov	r4, fp
    2ef0:	464d      	mov	r5, r9
    2ef2:	432c      	orrs	r4, r5
    2ef4:	46a3      	mov	fp, r4
    2ef6:	9c03      	ldr	r4, [sp, #12]
    2ef8:	4645      	mov	r5, r8
    2efa:	432c      	orrs	r4, r5
    2efc:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
    2efe:	3901      	subs	r1, #1
    2f00:	d325      	bcc.n	2f4e <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
    2f02:	2420      	movs	r4, #32
    2f04:	4264      	negs	r4, r4
    2f06:	190c      	adds	r4, r1, r4
    2f08:	d4e7      	bmi.n	2eda <long_division+0x32>
    2f0a:	0005      	movs	r5, r0
    2f0c:	40a5      	lsls	r5, r4
    2f0e:	46a8      	mov	r8, r5
    2f10:	0004      	movs	r4, r0
    2f12:	408c      	lsls	r4, r1
    2f14:	46a1      	mov	r9, r4
		r = r << 1;
    2f16:	1892      	adds	r2, r2, r2
    2f18:	415b      	adcs	r3, r3
    2f1a:	0014      	movs	r4, r2
    2f1c:	001d      	movs	r5, r3
		if (n & bit_shift) {
    2f1e:	9e05      	ldr	r6, [sp, #20]
    2f20:	464f      	mov	r7, r9
    2f22:	403e      	ands	r6, r7
    2f24:	46b4      	mov	ip, r6
    2f26:	9e04      	ldr	r6, [sp, #16]
    2f28:	4647      	mov	r7, r8
    2f2a:	403e      	ands	r6, r7
    2f2c:	46b2      	mov	sl, r6
    2f2e:	4666      	mov	r6, ip
    2f30:	4657      	mov	r7, sl
    2f32:	433e      	orrs	r6, r7
    2f34:	d003      	beq.n	2f3e <long_division+0x96>
			r |= 0x01;
    2f36:	0006      	movs	r6, r0
    2f38:	4326      	orrs	r6, r4
    2f3a:	0032      	movs	r2, r6
    2f3c:	002b      	movs	r3, r5
		if (r >= d) {
    2f3e:	9c00      	ldr	r4, [sp, #0]
    2f40:	9d01      	ldr	r5, [sp, #4]
    2f42:	429d      	cmp	r5, r3
    2f44:	d8db      	bhi.n	2efe <long_division+0x56>
    2f46:	d1ce      	bne.n	2ee6 <long_division+0x3e>
    2f48:	4294      	cmp	r4, r2
    2f4a:	d8d8      	bhi.n	2efe <long_division+0x56>
    2f4c:	e7cb      	b.n	2ee6 <long_division+0x3e>
    2f4e:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
    2f50:	4658      	mov	r0, fp
    2f52:	0019      	movs	r1, r3
    2f54:	b007      	add	sp, #28
    2f56:	bc3c      	pop	{r2, r3, r4, r5}
    2f58:	4690      	mov	r8, r2
    2f5a:	4699      	mov	r9, r3
    2f5c:	46a2      	mov	sl, r4
    2f5e:	46ab      	mov	fp, r5
    2f60:	bdf0      	pop	{r4, r5, r6, r7, pc}

00002f62 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    2f62:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    2f64:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    2f66:	2340      	movs	r3, #64	; 0x40
    2f68:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    2f6a:	4281      	cmp	r1, r0
    2f6c:	d202      	bcs.n	2f74 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    2f6e:	0018      	movs	r0, r3
    2f70:	bd10      	pop	{r4, pc}
		baud_calculated++;
    2f72:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    2f74:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    2f76:	1c63      	adds	r3, r4, #1
    2f78:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    2f7a:	4288      	cmp	r0, r1
    2f7c:	d9f9      	bls.n	2f72 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    2f7e:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    2f80:	2cff      	cmp	r4, #255	; 0xff
    2f82:	d8f4      	bhi.n	2f6e <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    2f84:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    2f86:	2300      	movs	r3, #0
    2f88:	e7f1      	b.n	2f6e <_sercom_get_sync_baud_val+0xc>
	...

00002f8c <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    2f8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2f8e:	b083      	sub	sp, #12
    2f90:	000f      	movs	r7, r1
    2f92:	0016      	movs	r6, r2
    2f94:	aa08      	add	r2, sp, #32
    2f96:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    2f98:	0004      	movs	r4, r0
    2f9a:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    2f9c:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    2f9e:	42bc      	cmp	r4, r7
    2fa0:	d902      	bls.n	2fa8 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    2fa2:	0010      	movs	r0, r2
    2fa4:	b003      	add	sp, #12
    2fa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    2fa8:	2b00      	cmp	r3, #0
    2faa:	d114      	bne.n	2fd6 <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    2fac:	0002      	movs	r2, r0
    2fae:	0008      	movs	r0, r1
    2fb0:	2100      	movs	r1, #0
    2fb2:	4c19      	ldr	r4, [pc, #100]	; (3018 <_sercom_get_async_baud_val+0x8c>)
    2fb4:	47a0      	blx	r4
    2fb6:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
    2fb8:	003a      	movs	r2, r7
    2fba:	2300      	movs	r3, #0
    2fbc:	2000      	movs	r0, #0
    2fbe:	4c17      	ldr	r4, [pc, #92]	; (301c <_sercom_get_async_baud_val+0x90>)
    2fc0:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
    2fc2:	2200      	movs	r2, #0
    2fc4:	2301      	movs	r3, #1
    2fc6:	1a12      	subs	r2, r2, r0
    2fc8:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    2fca:	0c12      	lsrs	r2, r2, #16
    2fcc:	041b      	lsls	r3, r3, #16
    2fce:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    2fd0:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
    2fd2:	2200      	movs	r2, #0
    2fd4:	e7e5      	b.n	2fa2 <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
    2fd6:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    2fd8:	2b01      	cmp	r3, #1
    2fda:	d1f9      	bne.n	2fd0 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
    2fdc:	000a      	movs	r2, r1
    2fde:	2300      	movs	r3, #0
    2fe0:	2100      	movs	r1, #0
    2fe2:	4c0d      	ldr	r4, [pc, #52]	; (3018 <_sercom_get_async_baud_val+0x8c>)
    2fe4:	47a0      	blx	r4
    2fe6:	0002      	movs	r2, r0
    2fe8:	000b      	movs	r3, r1
    2fea:	9200      	str	r2, [sp, #0]
    2fec:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
    2fee:	0038      	movs	r0, r7
    2ff0:	2100      	movs	r1, #0
    2ff2:	4c0a      	ldr	r4, [pc, #40]	; (301c <_sercom_get_async_baud_val+0x90>)
    2ff4:	47a0      	blx	r4
    2ff6:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
    2ff8:	2380      	movs	r3, #128	; 0x80
    2ffa:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    2ffc:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
    2ffe:	4298      	cmp	r0, r3
    3000:	d8cf      	bhi.n	2fa2 <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    3002:	0f79      	lsrs	r1, r7, #29
    3004:	00f8      	lsls	r0, r7, #3
    3006:	9a00      	ldr	r2, [sp, #0]
    3008:	9b01      	ldr	r3, [sp, #4]
    300a:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
    300c:	00ea      	lsls	r2, r5, #3
    300e:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
    3010:	b2d2      	uxtb	r2, r2
    3012:	0352      	lsls	r2, r2, #13
    3014:	432a      	orrs	r2, r5
    3016:	e7db      	b.n	2fd0 <_sercom_get_async_baud_val+0x44>
    3018:	0000be49 	.word	0x0000be49
    301c:	00002ea9 	.word	0x00002ea9

00003020 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    3020:	b510      	push	{r4, lr}
    3022:	b082      	sub	sp, #8
    3024:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    3026:	4b0e      	ldr	r3, [pc, #56]	; (3060 <sercom_set_gclk_generator+0x40>)
    3028:	781b      	ldrb	r3, [r3, #0]
    302a:	2b00      	cmp	r3, #0
    302c:	d007      	beq.n	303e <sercom_set_gclk_generator+0x1e>
    302e:	2900      	cmp	r1, #0
    3030:	d105      	bne.n	303e <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    3032:	4b0b      	ldr	r3, [pc, #44]	; (3060 <sercom_set_gclk_generator+0x40>)
    3034:	785b      	ldrb	r3, [r3, #1]
    3036:	4283      	cmp	r3, r0
    3038:	d010      	beq.n	305c <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    303a:	201d      	movs	r0, #29
    303c:	e00c      	b.n	3058 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    303e:	a901      	add	r1, sp, #4
    3040:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    3042:	2013      	movs	r0, #19
    3044:	4b07      	ldr	r3, [pc, #28]	; (3064 <sercom_set_gclk_generator+0x44>)
    3046:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    3048:	2013      	movs	r0, #19
    304a:	4b07      	ldr	r3, [pc, #28]	; (3068 <sercom_set_gclk_generator+0x48>)
    304c:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    304e:	4b04      	ldr	r3, [pc, #16]	; (3060 <sercom_set_gclk_generator+0x40>)
    3050:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    3052:	2201      	movs	r2, #1
    3054:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    3056:	2000      	movs	r0, #0
}
    3058:	b002      	add	sp, #8
    305a:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    305c:	2000      	movs	r0, #0
    305e:	e7fb      	b.n	3058 <sercom_set_gclk_generator+0x38>
    3060:	20000158 	.word	0x20000158
    3064:	000044bd 	.word	0x000044bd
    3068:	00004431 	.word	0x00004431

0000306c <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    306c:	4b40      	ldr	r3, [pc, #256]	; (3170 <_sercom_get_default_pad+0x104>)
    306e:	4298      	cmp	r0, r3
    3070:	d031      	beq.n	30d6 <_sercom_get_default_pad+0x6a>
    3072:	d90a      	bls.n	308a <_sercom_get_default_pad+0x1e>
    3074:	4b3f      	ldr	r3, [pc, #252]	; (3174 <_sercom_get_default_pad+0x108>)
    3076:	4298      	cmp	r0, r3
    3078:	d04d      	beq.n	3116 <_sercom_get_default_pad+0xaa>
    307a:	4b3f      	ldr	r3, [pc, #252]	; (3178 <_sercom_get_default_pad+0x10c>)
    307c:	4298      	cmp	r0, r3
    307e:	d05a      	beq.n	3136 <_sercom_get_default_pad+0xca>
    3080:	4b3e      	ldr	r3, [pc, #248]	; (317c <_sercom_get_default_pad+0x110>)
    3082:	4298      	cmp	r0, r3
    3084:	d037      	beq.n	30f6 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    3086:	2000      	movs	r0, #0
}
    3088:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    308a:	4b3d      	ldr	r3, [pc, #244]	; (3180 <_sercom_get_default_pad+0x114>)
    308c:	4298      	cmp	r0, r3
    308e:	d00c      	beq.n	30aa <_sercom_get_default_pad+0x3e>
    3090:	4b3c      	ldr	r3, [pc, #240]	; (3184 <_sercom_get_default_pad+0x118>)
    3092:	4298      	cmp	r0, r3
    3094:	d1f7      	bne.n	3086 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3096:	2901      	cmp	r1, #1
    3098:	d017      	beq.n	30ca <_sercom_get_default_pad+0x5e>
    309a:	2900      	cmp	r1, #0
    309c:	d05d      	beq.n	315a <_sercom_get_default_pad+0xee>
    309e:	2902      	cmp	r1, #2
    30a0:	d015      	beq.n	30ce <_sercom_get_default_pad+0x62>
    30a2:	2903      	cmp	r1, #3
    30a4:	d015      	beq.n	30d2 <_sercom_get_default_pad+0x66>
	return 0;
    30a6:	2000      	movs	r0, #0
    30a8:	e7ee      	b.n	3088 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    30aa:	2901      	cmp	r1, #1
    30ac:	d007      	beq.n	30be <_sercom_get_default_pad+0x52>
    30ae:	2900      	cmp	r1, #0
    30b0:	d051      	beq.n	3156 <_sercom_get_default_pad+0xea>
    30b2:	2902      	cmp	r1, #2
    30b4:	d005      	beq.n	30c2 <_sercom_get_default_pad+0x56>
    30b6:	2903      	cmp	r1, #3
    30b8:	d005      	beq.n	30c6 <_sercom_get_default_pad+0x5a>
	return 0;
    30ba:	2000      	movs	r0, #0
    30bc:	e7e4      	b.n	3088 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    30be:	4832      	ldr	r0, [pc, #200]	; (3188 <_sercom_get_default_pad+0x11c>)
    30c0:	e7e2      	b.n	3088 <_sercom_get_default_pad+0x1c>
    30c2:	4832      	ldr	r0, [pc, #200]	; (318c <_sercom_get_default_pad+0x120>)
    30c4:	e7e0      	b.n	3088 <_sercom_get_default_pad+0x1c>
    30c6:	4832      	ldr	r0, [pc, #200]	; (3190 <_sercom_get_default_pad+0x124>)
    30c8:	e7de      	b.n	3088 <_sercom_get_default_pad+0x1c>
    30ca:	4832      	ldr	r0, [pc, #200]	; (3194 <_sercom_get_default_pad+0x128>)
    30cc:	e7dc      	b.n	3088 <_sercom_get_default_pad+0x1c>
    30ce:	4832      	ldr	r0, [pc, #200]	; (3198 <_sercom_get_default_pad+0x12c>)
    30d0:	e7da      	b.n	3088 <_sercom_get_default_pad+0x1c>
    30d2:	4832      	ldr	r0, [pc, #200]	; (319c <_sercom_get_default_pad+0x130>)
    30d4:	e7d8      	b.n	3088 <_sercom_get_default_pad+0x1c>
    30d6:	2901      	cmp	r1, #1
    30d8:	d007      	beq.n	30ea <_sercom_get_default_pad+0x7e>
    30da:	2900      	cmp	r1, #0
    30dc:	d03f      	beq.n	315e <_sercom_get_default_pad+0xf2>
    30de:	2902      	cmp	r1, #2
    30e0:	d005      	beq.n	30ee <_sercom_get_default_pad+0x82>
    30e2:	2903      	cmp	r1, #3
    30e4:	d005      	beq.n	30f2 <_sercom_get_default_pad+0x86>
	return 0;
    30e6:	2000      	movs	r0, #0
    30e8:	e7ce      	b.n	3088 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    30ea:	482d      	ldr	r0, [pc, #180]	; (31a0 <_sercom_get_default_pad+0x134>)
    30ec:	e7cc      	b.n	3088 <_sercom_get_default_pad+0x1c>
    30ee:	482d      	ldr	r0, [pc, #180]	; (31a4 <_sercom_get_default_pad+0x138>)
    30f0:	e7ca      	b.n	3088 <_sercom_get_default_pad+0x1c>
    30f2:	482d      	ldr	r0, [pc, #180]	; (31a8 <_sercom_get_default_pad+0x13c>)
    30f4:	e7c8      	b.n	3088 <_sercom_get_default_pad+0x1c>
    30f6:	2901      	cmp	r1, #1
    30f8:	d007      	beq.n	310a <_sercom_get_default_pad+0x9e>
    30fa:	2900      	cmp	r1, #0
    30fc:	d031      	beq.n	3162 <_sercom_get_default_pad+0xf6>
    30fe:	2902      	cmp	r1, #2
    3100:	d005      	beq.n	310e <_sercom_get_default_pad+0xa2>
    3102:	2903      	cmp	r1, #3
    3104:	d005      	beq.n	3112 <_sercom_get_default_pad+0xa6>
	return 0;
    3106:	2000      	movs	r0, #0
    3108:	e7be      	b.n	3088 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    310a:	4828      	ldr	r0, [pc, #160]	; (31ac <_sercom_get_default_pad+0x140>)
    310c:	e7bc      	b.n	3088 <_sercom_get_default_pad+0x1c>
    310e:	4828      	ldr	r0, [pc, #160]	; (31b0 <_sercom_get_default_pad+0x144>)
    3110:	e7ba      	b.n	3088 <_sercom_get_default_pad+0x1c>
    3112:	4828      	ldr	r0, [pc, #160]	; (31b4 <_sercom_get_default_pad+0x148>)
    3114:	e7b8      	b.n	3088 <_sercom_get_default_pad+0x1c>
    3116:	2901      	cmp	r1, #1
    3118:	d007      	beq.n	312a <_sercom_get_default_pad+0xbe>
    311a:	2900      	cmp	r1, #0
    311c:	d023      	beq.n	3166 <_sercom_get_default_pad+0xfa>
    311e:	2902      	cmp	r1, #2
    3120:	d005      	beq.n	312e <_sercom_get_default_pad+0xc2>
    3122:	2903      	cmp	r1, #3
    3124:	d005      	beq.n	3132 <_sercom_get_default_pad+0xc6>
	return 0;
    3126:	2000      	movs	r0, #0
    3128:	e7ae      	b.n	3088 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    312a:	4823      	ldr	r0, [pc, #140]	; (31b8 <_sercom_get_default_pad+0x14c>)
    312c:	e7ac      	b.n	3088 <_sercom_get_default_pad+0x1c>
    312e:	4823      	ldr	r0, [pc, #140]	; (31bc <_sercom_get_default_pad+0x150>)
    3130:	e7aa      	b.n	3088 <_sercom_get_default_pad+0x1c>
    3132:	4823      	ldr	r0, [pc, #140]	; (31c0 <_sercom_get_default_pad+0x154>)
    3134:	e7a8      	b.n	3088 <_sercom_get_default_pad+0x1c>
    3136:	2901      	cmp	r1, #1
    3138:	d007      	beq.n	314a <_sercom_get_default_pad+0xde>
    313a:	2900      	cmp	r1, #0
    313c:	d015      	beq.n	316a <_sercom_get_default_pad+0xfe>
    313e:	2902      	cmp	r1, #2
    3140:	d005      	beq.n	314e <_sercom_get_default_pad+0xe2>
    3142:	2903      	cmp	r1, #3
    3144:	d005      	beq.n	3152 <_sercom_get_default_pad+0xe6>
	return 0;
    3146:	2000      	movs	r0, #0
    3148:	e79e      	b.n	3088 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    314a:	481e      	ldr	r0, [pc, #120]	; (31c4 <_sercom_get_default_pad+0x158>)
    314c:	e79c      	b.n	3088 <_sercom_get_default_pad+0x1c>
    314e:	481e      	ldr	r0, [pc, #120]	; (31c8 <_sercom_get_default_pad+0x15c>)
    3150:	e79a      	b.n	3088 <_sercom_get_default_pad+0x1c>
    3152:	481e      	ldr	r0, [pc, #120]	; (31cc <_sercom_get_default_pad+0x160>)
    3154:	e798      	b.n	3088 <_sercom_get_default_pad+0x1c>
    3156:	481e      	ldr	r0, [pc, #120]	; (31d0 <_sercom_get_default_pad+0x164>)
    3158:	e796      	b.n	3088 <_sercom_get_default_pad+0x1c>
    315a:	2003      	movs	r0, #3
    315c:	e794      	b.n	3088 <_sercom_get_default_pad+0x1c>
    315e:	481d      	ldr	r0, [pc, #116]	; (31d4 <_sercom_get_default_pad+0x168>)
    3160:	e792      	b.n	3088 <_sercom_get_default_pad+0x1c>
    3162:	481d      	ldr	r0, [pc, #116]	; (31d8 <_sercom_get_default_pad+0x16c>)
    3164:	e790      	b.n	3088 <_sercom_get_default_pad+0x1c>
    3166:	481d      	ldr	r0, [pc, #116]	; (31dc <_sercom_get_default_pad+0x170>)
    3168:	e78e      	b.n	3088 <_sercom_get_default_pad+0x1c>
    316a:	481d      	ldr	r0, [pc, #116]	; (31e0 <_sercom_get_default_pad+0x174>)
    316c:	e78c      	b.n	3088 <_sercom_get_default_pad+0x1c>
    316e:	46c0      	nop			; (mov r8, r8)
    3170:	42001000 	.word	0x42001000
    3174:	42001800 	.word	0x42001800
    3178:	42001c00 	.word	0x42001c00
    317c:	42001400 	.word	0x42001400
    3180:	42000800 	.word	0x42000800
    3184:	42000c00 	.word	0x42000c00
    3188:	00050003 	.word	0x00050003
    318c:	00060003 	.word	0x00060003
    3190:	00070003 	.word	0x00070003
    3194:	00010003 	.word	0x00010003
    3198:	001e0003 	.word	0x001e0003
    319c:	001f0003 	.word	0x001f0003
    31a0:	000d0002 	.word	0x000d0002
    31a4:	000e0002 	.word	0x000e0002
    31a8:	000f0002 	.word	0x000f0002
    31ac:	00110003 	.word	0x00110003
    31b0:	00120003 	.word	0x00120003
    31b4:	00130003 	.word	0x00130003
    31b8:	003f0005 	.word	0x003f0005
    31bc:	003e0005 	.word	0x003e0005
    31c0:	00520005 	.word	0x00520005
    31c4:	00170003 	.word	0x00170003
    31c8:	00180003 	.word	0x00180003
    31cc:	00190003 	.word	0x00190003
    31d0:	00040003 	.word	0x00040003
    31d4:	000c0002 	.word	0x000c0002
    31d8:	00100003 	.word	0x00100003
    31dc:	00530005 	.word	0x00530005
    31e0:	00160003 	.word	0x00160003

000031e4 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    31e4:	b530      	push	{r4, r5, lr}
    31e6:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    31e8:	4b0b      	ldr	r3, [pc, #44]	; (3218 <_sercom_get_sercom_inst_index+0x34>)
    31ea:	466a      	mov	r2, sp
    31ec:	cb32      	ldmia	r3!, {r1, r4, r5}
    31ee:	c232      	stmia	r2!, {r1, r4, r5}
    31f0:	cb32      	ldmia	r3!, {r1, r4, r5}
    31f2:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    31f4:	9b00      	ldr	r3, [sp, #0]
    31f6:	4283      	cmp	r3, r0
    31f8:	d00b      	beq.n	3212 <_sercom_get_sercom_inst_index+0x2e>
    31fa:	2301      	movs	r3, #1
    31fc:	009a      	lsls	r2, r3, #2
    31fe:	4669      	mov	r1, sp
    3200:	5852      	ldr	r2, [r2, r1]
    3202:	4282      	cmp	r2, r0
    3204:	d006      	beq.n	3214 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    3206:	3301      	adds	r3, #1
    3208:	2b06      	cmp	r3, #6
    320a:	d1f7      	bne.n	31fc <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    320c:	2000      	movs	r0, #0
}
    320e:	b007      	add	sp, #28
    3210:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    3212:	2300      	movs	r3, #0
			return i;
    3214:	b2d8      	uxtb	r0, r3
    3216:	e7fa      	b.n	320e <_sercom_get_sercom_inst_index+0x2a>
    3218:	0000deb4 	.word	0x0000deb4

0000321c <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    321c:	4770      	bx	lr
	...

00003220 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    3220:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    3222:	4b0a      	ldr	r3, [pc, #40]	; (324c <_sercom_set_handler+0x2c>)
    3224:	781b      	ldrb	r3, [r3, #0]
    3226:	2b00      	cmp	r3, #0
    3228:	d10c      	bne.n	3244 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    322a:	4f09      	ldr	r7, [pc, #36]	; (3250 <_sercom_set_handler+0x30>)
    322c:	4e09      	ldr	r6, [pc, #36]	; (3254 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    322e:	4d0a      	ldr	r5, [pc, #40]	; (3258 <_sercom_set_handler+0x38>)
    3230:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    3232:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    3234:	195a      	adds	r2, r3, r5
    3236:	6014      	str	r4, [r2, #0]
    3238:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    323a:	2b18      	cmp	r3, #24
    323c:	d1f9      	bne.n	3232 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    323e:	2201      	movs	r2, #1
    3240:	4b02      	ldr	r3, [pc, #8]	; (324c <_sercom_set_handler+0x2c>)
    3242:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    3244:	0080      	lsls	r0, r0, #2
    3246:	4b02      	ldr	r3, [pc, #8]	; (3250 <_sercom_set_handler+0x30>)
    3248:	50c1      	str	r1, [r0, r3]
}
    324a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    324c:	2000015a 	.word	0x2000015a
    3250:	2000015c 	.word	0x2000015c
    3254:	0000321d 	.word	0x0000321d
    3258:	20000b1c 	.word	0x20000b1c

0000325c <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    325c:	b500      	push	{lr}
    325e:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    3260:	2309      	movs	r3, #9
    3262:	466a      	mov	r2, sp
    3264:	7013      	strb	r3, [r2, #0]
    3266:	3301      	adds	r3, #1
    3268:	7053      	strb	r3, [r2, #1]
    326a:	3301      	adds	r3, #1
    326c:	7093      	strb	r3, [r2, #2]
    326e:	3301      	adds	r3, #1
    3270:	70d3      	strb	r3, [r2, #3]
    3272:	3301      	adds	r3, #1
    3274:	7113      	strb	r3, [r2, #4]
    3276:	3301      	adds	r3, #1
    3278:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    327a:	4b03      	ldr	r3, [pc, #12]	; (3288 <_sercom_get_interrupt_vector+0x2c>)
    327c:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    327e:	466b      	mov	r3, sp
    3280:	5618      	ldrsb	r0, [r3, r0]
}
    3282:	b003      	add	sp, #12
    3284:	bd00      	pop	{pc}
    3286:	46c0      	nop			; (mov r8, r8)
    3288:	000031e5 	.word	0x000031e5

0000328c <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    328c:	b510      	push	{r4, lr}
    328e:	4b02      	ldr	r3, [pc, #8]	; (3298 <SERCOM0_Handler+0xc>)
    3290:	681b      	ldr	r3, [r3, #0]
    3292:	2000      	movs	r0, #0
    3294:	4798      	blx	r3
    3296:	bd10      	pop	{r4, pc}
    3298:	2000015c 	.word	0x2000015c

0000329c <SERCOM1_Handler>:
    329c:	b510      	push	{r4, lr}
    329e:	4b02      	ldr	r3, [pc, #8]	; (32a8 <SERCOM1_Handler+0xc>)
    32a0:	685b      	ldr	r3, [r3, #4]
    32a2:	2001      	movs	r0, #1
    32a4:	4798      	blx	r3
    32a6:	bd10      	pop	{r4, pc}
    32a8:	2000015c 	.word	0x2000015c

000032ac <SERCOM2_Handler>:
    32ac:	b510      	push	{r4, lr}
    32ae:	4b02      	ldr	r3, [pc, #8]	; (32b8 <SERCOM2_Handler+0xc>)
    32b0:	689b      	ldr	r3, [r3, #8]
    32b2:	2002      	movs	r0, #2
    32b4:	4798      	blx	r3
    32b6:	bd10      	pop	{r4, pc}
    32b8:	2000015c 	.word	0x2000015c

000032bc <SERCOM3_Handler>:
    32bc:	b510      	push	{r4, lr}
    32be:	4b02      	ldr	r3, [pc, #8]	; (32c8 <SERCOM3_Handler+0xc>)
    32c0:	68db      	ldr	r3, [r3, #12]
    32c2:	2003      	movs	r0, #3
    32c4:	4798      	blx	r3
    32c6:	bd10      	pop	{r4, pc}
    32c8:	2000015c 	.word	0x2000015c

000032cc <SERCOM4_Handler>:
    32cc:	b510      	push	{r4, lr}
    32ce:	4b02      	ldr	r3, [pc, #8]	; (32d8 <SERCOM4_Handler+0xc>)
    32d0:	691b      	ldr	r3, [r3, #16]
    32d2:	2004      	movs	r0, #4
    32d4:	4798      	blx	r3
    32d6:	bd10      	pop	{r4, pc}
    32d8:	2000015c 	.word	0x2000015c

000032dc <SERCOM5_Handler>:
    32dc:	b510      	push	{r4, lr}
    32de:	4b02      	ldr	r3, [pc, #8]	; (32e8 <SERCOM5_Handler+0xc>)
    32e0:	695b      	ldr	r3, [r3, #20]
    32e2:	2005      	movs	r0, #5
    32e4:	4798      	blx	r3
    32e6:	bd10      	pop	{r4, pc}
    32e8:	2000015c 	.word	0x2000015c

000032ec <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    32ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    32ee:	46d6      	mov	lr, sl
    32f0:	464f      	mov	r7, r9
    32f2:	b580      	push	{r7, lr}
    32f4:	b08b      	sub	sp, #44	; 0x2c
    32f6:	4681      	mov	r9, r0
    32f8:	000f      	movs	r7, r1
    32fa:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    32fc:	0003      	movs	r3, r0
    32fe:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    3300:	680b      	ldr	r3, [r1, #0]
    3302:	079b      	lsls	r3, r3, #30
    3304:	d409      	bmi.n	331a <spi_init+0x2e>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    3306:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    3308:	2005      	movs	r0, #5
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    330a:	07db      	lsls	r3, r3, #31
    330c:	d400      	bmi.n	3310 <spi_init+0x24>
    330e:	e098      	b.n	3442 <spi_init+0x156>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    3310:	b00b      	add	sp, #44	; 0x2c
    3312:	bc0c      	pop	{r2, r3}
    3314:	4691      	mov	r9, r2
    3316:	469a      	mov	sl, r3
    3318:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t pad_pinmuxes[] = {
    331a:	6a93      	ldr	r3, [r2, #40]	; 0x28
    331c:	9305      	str	r3, [sp, #20]
    331e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    3320:	9306      	str	r3, [sp, #24]
    3322:	6b13      	ldr	r3, [r2, #48]	; 0x30
    3324:	9307      	str	r3, [sp, #28]
    3326:	6b53      	ldr	r3, [r2, #52]	; 0x34
    3328:	9308      	str	r3, [sp, #32]
    332a:	2600      	movs	r6, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    332c:	ab05      	add	r3, sp, #20
    332e:	9301      	str	r3, [sp, #4]
    3330:	e00a      	b.n	3348 <spi_init+0x5c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    3332:	0038      	movs	r0, r7
    3334:	4b93      	ldr	r3, [pc, #588]	; (3584 <spi_init+0x298>)
    3336:	4798      	blx	r3
    3338:	e00c      	b.n	3354 <spi_init+0x68>

	if (pin_index & 1) {
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    333a:	230f      	movs	r3, #15
    333c:	4018      	ands	r0, r3
		if ((current_pinmux & 0xFFFF) !=
    333e:	4281      	cmp	r1, r0
    3340:	d12d      	bne.n	339e <spi_init+0xb2>
    3342:	3601      	adds	r6, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    3344:	2e04      	cmp	r6, #4
    3346:	d02f      	beq.n	33a8 <spi_init+0xbc>
    3348:	b2f1      	uxtb	r1, r6
		uint32_t current_pinmux = pad_pinmuxes[pad];
    334a:	00b3      	lsls	r3, r6, #2
    334c:	9a01      	ldr	r2, [sp, #4]
    334e:	5898      	ldr	r0, [r3, r2]
		if (current_pinmux == PINMUX_DEFAULT) {
    3350:	2800      	cmp	r0, #0
    3352:	d0ee      	beq.n	3332 <spi_init+0x46>
		if (current_pinmux == PINMUX_UNUSED) {
    3354:	1c43      	adds	r3, r0, #1
    3356:	d0f4      	beq.n	3342 <spi_init+0x56>
		if ((current_pinmux & 0xFFFF) !=
    3358:	0401      	lsls	r1, r0, #16
    335a:	0c09      	lsrs	r1, r1, #16
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    335c:	0c00      	lsrs	r0, r0, #16
	if (port_index < PORT_INST_NUM) {
    335e:	b2c3      	uxtb	r3, r0
    3360:	469c      	mov	ip, r3
		return NULL;
    3362:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3364:	0602      	lsls	r2, r0, #24
    3366:	d405      	bmi.n	3374 <spi_init+0x88>
		return &(ports[port_index]->Group[group_index]);
    3368:	4663      	mov	r3, ip
    336a:	095b      	lsrs	r3, r3, #5
    336c:	01db      	lsls	r3, r3, #7
    336e:	4a86      	ldr	r2, [pc, #536]	; (3588 <spi_init+0x29c>)
    3370:	4692      	mov	sl, r2
    3372:	4453      	add	r3, sl
	uint32_t pin_index = (gpio_pin % 32);
    3374:	221f      	movs	r2, #31
    3376:	4660      	mov	r0, ip
    3378:	4002      	ands	r2, r0
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    337a:	1898      	adds	r0, r3, r2
    337c:	3040      	adds	r0, #64	; 0x40
    337e:	7800      	ldrb	r0, [r0, #0]
    3380:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    3382:	2080      	movs	r0, #128	; 0x80
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    3384:	4655      	mov	r5, sl
    3386:	07ed      	lsls	r5, r5, #31
    3388:	d5d9      	bpl.n	333e <spi_init+0x52>
	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    338a:	0852      	lsrs	r2, r2, #1
    338c:	189b      	adds	r3, r3, r2
    338e:	3330      	adds	r3, #48	; 0x30
    3390:	7818      	ldrb	r0, [r3, #0]
    3392:	b2c0      	uxtb	r0, r0
	if (pin_index & 1) {
    3394:	4663      	mov	r3, ip
    3396:	07db      	lsls	r3, r3, #31
    3398:	d5cf      	bpl.n	333a <spi_init+0x4e>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    339a:	0900      	lsrs	r0, r0, #4
    339c:	e7cf      	b.n	333e <spi_init+0x52>
			module->hw = NULL;
    339e:	2300      	movs	r3, #0
    33a0:	464a      	mov	r2, r9
    33a2:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
    33a4:	201c      	movs	r0, #28
    33a6:	e7b3      	b.n	3310 <spi_init+0x24>
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    33a8:	2013      	movs	r0, #19
    33aa:	4b78      	ldr	r3, [pc, #480]	; (358c <spi_init+0x2a0>)
    33ac:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    33ae:	7822      	ldrb	r2, [r4, #0]
	uint32_t ctrla = 0;
    33b0:	2500      	movs	r5, #0
	if (config->mode == SPI_MODE_MASTER) {
    33b2:	2a01      	cmp	r2, #1
    33b4:	d027      	beq.n	3406 <spi_init+0x11a>
	ctrla |= config->mux_setting;
    33b6:	6863      	ldr	r3, [r4, #4]
    33b8:	68a2      	ldr	r2, [r4, #8]
    33ba:	4313      	orrs	r3, r2
    33bc:	68e2      	ldr	r2, [r4, #12]
    33be:	4313      	orrs	r3, r2
    33c0:	432b      	orrs	r3, r5
	ctrlb |= config->character_size;
    33c2:	7c22      	ldrb	r2, [r4, #16]
	if (config->run_in_standby) {
    33c4:	7c61      	ldrb	r1, [r4, #17]
    33c6:	2900      	cmp	r1, #0
    33c8:	d001      	beq.n	33ce <spi_init+0xe2>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    33ca:	2180      	movs	r1, #128	; 0x80
    33cc:	430b      	orrs	r3, r1
	if (config->receiver_enable) {
    33ce:	7ca1      	ldrb	r1, [r4, #18]
    33d0:	2900      	cmp	r1, #0
    33d2:	d002      	beq.n	33da <spi_init+0xee>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    33d4:	2180      	movs	r1, #128	; 0x80
    33d6:	0289      	lsls	r1, r1, #10
    33d8:	430a      	orrs	r2, r1
	if (config->select_slave_low_detect_enable) {
    33da:	7ce1      	ldrb	r1, [r4, #19]
    33dc:	2900      	cmp	r1, #0
    33de:	d002      	beq.n	33e6 <spi_init+0xfa>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    33e0:	2180      	movs	r1, #128	; 0x80
    33e2:	0089      	lsls	r1, r1, #2
    33e4:	430a      	orrs	r2, r1
	if (config->master_slave_select_enable) {
    33e6:	7d21      	ldrb	r1, [r4, #20]
    33e8:	2900      	cmp	r1, #0
    33ea:	d002      	beq.n	33f2 <spi_init+0x106>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    33ec:	2180      	movs	r1, #128	; 0x80
    33ee:	0189      	lsls	r1, r1, #6
    33f0:	430a      	orrs	r2, r1
	if (spi_module->CTRLA.reg == ctrla &&
    33f2:	6839      	ldr	r1, [r7, #0]
	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
    33f4:	2002      	movs	r0, #2
    33f6:	4303      	orrs	r3, r0
	if (spi_module->CTRLA.reg == ctrla &&
    33f8:	428b      	cmp	r3, r1
    33fa:	d018      	beq.n	342e <spi_init+0x142>
	module->hw = NULL;
    33fc:	2300      	movs	r3, #0
    33fe:	464a      	mov	r2, r9
    3400:	6013      	str	r3, [r2, #0]
	return STATUS_ERR_DENIED;
    3402:	201c      	movs	r0, #28
    3404:	e784      	b.n	3310 <spi_init+0x24>
		enum status_code error_code = _sercom_get_sync_baud_val(
    3406:	aa04      	add	r2, sp, #16
    3408:	0001      	movs	r1, r0
    340a:	69a0      	ldr	r0, [r4, #24]
    340c:	4b60      	ldr	r3, [pc, #384]	; (3590 <spi_init+0x2a4>)
    340e:	4798      	blx	r3
    3410:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    3412:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    3414:	2b00      	cmp	r3, #0
    3416:	d000      	beq.n	341a <spi_init+0x12e>
    3418:	e77a      	b.n	3310 <spi_init+0x24>
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    341a:	7b3b      	ldrb	r3, [r7, #12]
    341c:	b2db      	uxtb	r3, r3
    341e:	aa04      	add	r2, sp, #16
    3420:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    3422:	3005      	adds	r0, #5
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    3424:	429a      	cmp	r2, r3
    3426:	d000      	beq.n	342a <spi_init+0x13e>
    3428:	e772      	b.n	3310 <spi_init+0x24>
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    342a:	350c      	adds	r5, #12
    342c:	e7c3      	b.n	33b6 <spi_init+0xca>
			spi_module->CTRLB.reg == ctrlb) {
    342e:	687b      	ldr	r3, [r7, #4]
	if (spi_module->CTRLA.reg == ctrla &&
    3430:	4293      	cmp	r3, r2
    3432:	d1e3      	bne.n	33fc <spi_init+0x110>
		module->mode           = config->mode;
    3434:	7823      	ldrb	r3, [r4, #0]
    3436:	464a      	mov	r2, r9
    3438:	7153      	strb	r3, [r2, #5]
		module->character_size = config->character_size;
    343a:	7c23      	ldrb	r3, [r4, #16]
    343c:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
    343e:	2000      	movs	r0, #0
    3440:	e766      	b.n	3310 <spi_init+0x24>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3442:	0008      	movs	r0, r1
    3444:	4b53      	ldr	r3, [pc, #332]	; (3594 <spi_init+0x2a8>)
    3446:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    3448:	4a53      	ldr	r2, [pc, #332]	; (3598 <spi_init+0x2ac>)
    344a:	6a11      	ldr	r1, [r2, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    344c:	1c85      	adds	r5, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    344e:	2301      	movs	r3, #1
    3450:	40ab      	lsls	r3, r5
    3452:	430b      	orrs	r3, r1
    3454:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    3456:	a909      	add	r1, sp, #36	; 0x24
    3458:	2624      	movs	r6, #36	; 0x24
    345a:	5da3      	ldrb	r3, [r4, r6]
    345c:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    345e:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    3460:	b2c5      	uxtb	r5, r0
    3462:	0028      	movs	r0, r5
    3464:	4b4d      	ldr	r3, [pc, #308]	; (359c <spi_init+0x2b0>)
    3466:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    3468:	0028      	movs	r0, r5
    346a:	4b4d      	ldr	r3, [pc, #308]	; (35a0 <spi_init+0x2b4>)
    346c:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    346e:	5da0      	ldrb	r0, [r4, r6]
    3470:	2100      	movs	r1, #0
    3472:	4b4c      	ldr	r3, [pc, #304]	; (35a4 <spi_init+0x2b8>)
    3474:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    3476:	7823      	ldrb	r3, [r4, #0]
    3478:	2b01      	cmp	r3, #1
    347a:	d019      	beq.n	34b0 <spi_init+0x1c4>
	SercomSpi *const spi_module = &(module->hw->SPI);
    347c:	464b      	mov	r3, r9
    347e:	681e      	ldr	r6, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    3480:	ab04      	add	r3, sp, #16
    3482:	2280      	movs	r2, #128	; 0x80
    3484:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    3486:	2200      	movs	r2, #0
    3488:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    348a:	2101      	movs	r1, #1
    348c:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    348e:	70da      	strb	r2, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    3490:	7823      	ldrb	r3, [r4, #0]
    3492:	2b00      	cmp	r3, #0
    3494:	d101      	bne.n	349a <spi_init+0x1ae>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    3496:	ab04      	add	r3, sp, #16
    3498:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    349a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    349c:	9305      	str	r3, [sp, #20]
    349e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    34a0:	9306      	str	r3, [sp, #24]
    34a2:	6b23      	ldr	r3, [r4, #48]	; 0x30
    34a4:	9307      	str	r3, [sp, #28]
    34a6:	6b63      	ldr	r3, [r4, #52]	; 0x34
    34a8:	9308      	str	r3, [sp, #32]
    34aa:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    34ac:	ad05      	add	r5, sp, #20
    34ae:	e011      	b.n	34d4 <spi_init+0x1e8>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    34b0:	683b      	ldr	r3, [r7, #0]
    34b2:	220c      	movs	r2, #12
    34b4:	4313      	orrs	r3, r2
    34b6:	603b      	str	r3, [r7, #0]
    34b8:	e7e0      	b.n	347c <spi_init+0x190>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    34ba:	0030      	movs	r0, r6
    34bc:	4b31      	ldr	r3, [pc, #196]	; (3584 <spi_init+0x298>)
    34be:	4798      	blx	r3
    34c0:	e00d      	b.n	34de <spi_init+0x1f2>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    34c2:	a904      	add	r1, sp, #16
    34c4:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    34c6:	0c00      	lsrs	r0, r0, #16
    34c8:	b2c0      	uxtb	r0, r0
    34ca:	4b37      	ldr	r3, [pc, #220]	; (35a8 <spi_init+0x2bc>)
    34cc:	4798      	blx	r3
    34ce:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    34d0:	2f04      	cmp	r7, #4
    34d2:	d007      	beq.n	34e4 <spi_init+0x1f8>
    34d4:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    34d6:	00bb      	lsls	r3, r7, #2
    34d8:	5958      	ldr	r0, [r3, r5]
		if (current_pinmux == PINMUX_DEFAULT) {
    34da:	2800      	cmp	r0, #0
    34dc:	d0ed      	beq.n	34ba <spi_init+0x1ce>
		if (current_pinmux != PINMUX_UNUSED) {
    34de:	1c43      	adds	r3, r0, #1
    34e0:	d1ef      	bne.n	34c2 <spi_init+0x1d6>
    34e2:	e7f4      	b.n	34ce <spi_init+0x1e2>
	module->mode             = config->mode;
    34e4:	7823      	ldrb	r3, [r4, #0]
    34e6:	464a      	mov	r2, r9
    34e8:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
    34ea:	7c23      	ldrb	r3, [r4, #16]
    34ec:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
    34ee:	7ca3      	ldrb	r3, [r4, #18]
    34f0:	71d3      	strb	r3, [r2, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    34f2:	7d23      	ldrb	r3, [r4, #20]
    34f4:	7213      	strb	r3, [r2, #8]
	uint16_t baud = 0;
    34f6:	2200      	movs	r2, #0
    34f8:	ab02      	add	r3, sp, #8
    34fa:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    34fc:	7823      	ldrb	r3, [r4, #0]
    34fe:	2b01      	cmp	r3, #1
    3500:	d028      	beq.n	3554 <spi_init+0x268>
	ctrla |= config->transfer_mode;
    3502:	6863      	ldr	r3, [r4, #4]
    3504:	68a2      	ldr	r2, [r4, #8]
    3506:	4313      	orrs	r3, r2
	ctrla |= config->mux_setting;
    3508:	68e2      	ldr	r2, [r4, #12]
    350a:	4313      	orrs	r3, r2
	ctrlb |= config->character_size;
    350c:	7c21      	ldrb	r1, [r4, #16]
	if (config->run_in_standby || system_is_debugger_present()) {
    350e:	7c62      	ldrb	r2, [r4, #17]
    3510:	2a00      	cmp	r2, #0
    3512:	d103      	bne.n	351c <spi_init+0x230>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    3514:	4a25      	ldr	r2, [pc, #148]	; (35ac <spi_init+0x2c0>)
    3516:	7892      	ldrb	r2, [r2, #2]
    3518:	0792      	lsls	r2, r2, #30
    351a:	d501      	bpl.n	3520 <spi_init+0x234>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    351c:	2280      	movs	r2, #128	; 0x80
    351e:	4313      	orrs	r3, r2
	if (config->receiver_enable) {
    3520:	7ca2      	ldrb	r2, [r4, #18]
    3522:	2a00      	cmp	r2, #0
    3524:	d002      	beq.n	352c <spi_init+0x240>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    3526:	2280      	movs	r2, #128	; 0x80
    3528:	0292      	lsls	r2, r2, #10
    352a:	4311      	orrs	r1, r2
	if (config->select_slave_low_detect_enable) {
    352c:	7ce2      	ldrb	r2, [r4, #19]
    352e:	2a00      	cmp	r2, #0
    3530:	d002      	beq.n	3538 <spi_init+0x24c>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    3532:	2280      	movs	r2, #128	; 0x80
    3534:	0092      	lsls	r2, r2, #2
    3536:	4311      	orrs	r1, r2
	if (config->master_slave_select_enable) {
    3538:	7d22      	ldrb	r2, [r4, #20]
    353a:	2a00      	cmp	r2, #0
    353c:	d002      	beq.n	3544 <spi_init+0x258>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    353e:	2280      	movs	r2, #128	; 0x80
    3540:	0192      	lsls	r2, r2, #6
    3542:	4311      	orrs	r1, r2
	spi_module->CTRLA.reg |= ctrla;
    3544:	6832      	ldr	r2, [r6, #0]
    3546:	4313      	orrs	r3, r2
    3548:	6033      	str	r3, [r6, #0]
	spi_module->CTRLB.reg |= ctrlb;
    354a:	6873      	ldr	r3, [r6, #4]
    354c:	430b      	orrs	r3, r1
    354e:	6073      	str	r3, [r6, #4]
	return STATUS_OK;
    3550:	2000      	movs	r0, #0
    3552:	e6dd      	b.n	3310 <spi_init+0x24>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3554:	464b      	mov	r3, r9
    3556:	6818      	ldr	r0, [r3, #0]
    3558:	4b0e      	ldr	r3, [pc, #56]	; (3594 <spi_init+0x2a8>)
    355a:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    355c:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    355e:	b2c0      	uxtb	r0, r0
    3560:	4b0a      	ldr	r3, [pc, #40]	; (358c <spi_init+0x2a0>)
    3562:	4798      	blx	r3
    3564:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    3566:	ab02      	add	r3, sp, #8
    3568:	1d9a      	adds	r2, r3, #6
    356a:	69a0      	ldr	r0, [r4, #24]
    356c:	4b08      	ldr	r3, [pc, #32]	; (3590 <spi_init+0x2a4>)
    356e:	4798      	blx	r3
    3570:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    3572:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    3574:	2b00      	cmp	r3, #0
    3576:	d000      	beq.n	357a <spi_init+0x28e>
    3578:	e6ca      	b.n	3310 <spi_init+0x24>
		spi_module->BAUD.reg = (uint8_t)baud;
    357a:	ab02      	add	r3, sp, #8
    357c:	3306      	adds	r3, #6
    357e:	781b      	ldrb	r3, [r3, #0]
    3580:	7333      	strb	r3, [r6, #12]
    3582:	e7be      	b.n	3502 <spi_init+0x216>
    3584:	0000306d 	.word	0x0000306d
    3588:	41004400 	.word	0x41004400
    358c:	000044d9 	.word	0x000044d9
    3590:	00002f63 	.word	0x00002f63
    3594:	000031e5 	.word	0x000031e5
    3598:	40000400 	.word	0x40000400
    359c:	000044bd 	.word	0x000044bd
    35a0:	00004431 	.word	0x00004431
    35a4:	00003021 	.word	0x00003021
    35a8:	000045b5 	.word	0x000045b5
    35ac:	41002000 	.word	0x41002000

000035b0 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    35b0:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    35b2:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    35b4:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
    35b6:	2c01      	cmp	r4, #1
    35b8:	d001      	beq.n	35be <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
    35ba:	0018      	movs	r0, r3
    35bc:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
    35be:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    35c0:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    35c2:	2c00      	cmp	r4, #0
    35c4:	d1f9      	bne.n	35ba <spi_select_slave+0xa>
		if (select) {
    35c6:	2a00      	cmp	r2, #0
    35c8:	d058      	beq.n	367c <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    35ca:	784b      	ldrb	r3, [r1, #1]
    35cc:	2b00      	cmp	r3, #0
    35ce:	d044      	beq.n	365a <spi_select_slave+0xaa>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    35d0:	6803      	ldr	r3, [r0, #0]
    35d2:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    35d4:	07db      	lsls	r3, r3, #31
    35d6:	d410      	bmi.n	35fa <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    35d8:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    35da:	09d1      	lsrs	r1, r2, #7
		return NULL;
    35dc:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    35de:	2900      	cmp	r1, #0
    35e0:	d104      	bne.n	35ec <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    35e2:	0953      	lsrs	r3, r2, #5
    35e4:	01db      	lsls	r3, r3, #7
    35e6:	492e      	ldr	r1, [pc, #184]	; (36a0 <spi_select_slave+0xf0>)
    35e8:	468c      	mov	ip, r1
    35ea:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    35ec:	211f      	movs	r1, #31
    35ee:	4011      	ands	r1, r2
    35f0:	2201      	movs	r2, #1
    35f2:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    35f4:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    35f6:	2305      	movs	r3, #5
    35f8:	e7df      	b.n	35ba <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    35fa:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    35fc:	09d4      	lsrs	r4, r2, #7
		return NULL;
    35fe:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3600:	2c00      	cmp	r4, #0
    3602:	d104      	bne.n	360e <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    3604:	0953      	lsrs	r3, r2, #5
    3606:	01db      	lsls	r3, r3, #7
    3608:	4c25      	ldr	r4, [pc, #148]	; (36a0 <spi_select_slave+0xf0>)
    360a:	46a4      	mov	ip, r4
    360c:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    360e:	241f      	movs	r4, #31
    3610:	4014      	ands	r4, r2
    3612:	2201      	movs	r2, #1
    3614:	40a2      	lsls	r2, r4
		port_base->OUTCLR.reg = pin_mask;
    3616:	615a      	str	r2, [r3, #20]
	SercomSpi *const spi_module = &(module->hw->SPI);
    3618:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    361a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    361c:	07d2      	lsls	r2, r2, #31
    361e:	d501      	bpl.n	3624 <spi_select_slave+0x74>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3620:	788a      	ldrb	r2, [r1, #2]
    3622:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    3624:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    3626:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    3628:	2a00      	cmp	r2, #0
    362a:	d1c6      	bne.n	35ba <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    362c:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    362e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3630:	7e13      	ldrb	r3, [r2, #24]
    3632:	420b      	tst	r3, r1
    3634:	d0fc      	beq.n	3630 <spi_select_slave+0x80>
    3636:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    3638:	2300      	movs	r3, #0
	if (!spi_is_ready_to_read(module)) {
    363a:	0749      	lsls	r1, r1, #29
    363c:	d5bd      	bpl.n	35ba <spi_select_slave+0xa>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    363e:	8b53      	ldrh	r3, [r2, #26]
    3640:	075b      	lsls	r3, r3, #29
    3642:	d501      	bpl.n	3648 <spi_select_slave+0x98>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3644:	2304      	movs	r3, #4
    3646:	8353      	strh	r3, [r2, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3648:	7983      	ldrb	r3, [r0, #6]
    364a:	2b01      	cmp	r3, #1
    364c:	d002      	beq.n	3654 <spi_select_slave+0xa4>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    364e:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3650:	2300      	movs	r3, #0
    3652:	e7b2      	b.n	35ba <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3654:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3656:	2300      	movs	r3, #0
    3658:	e7af      	b.n	35ba <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    365a:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    365c:	09d1      	lsrs	r1, r2, #7
		return NULL;
    365e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3660:	2900      	cmp	r1, #0
    3662:	d104      	bne.n	366e <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    3664:	0953      	lsrs	r3, r2, #5
    3666:	01db      	lsls	r3, r3, #7
    3668:	490d      	ldr	r1, [pc, #52]	; (36a0 <spi_select_slave+0xf0>)
    366a:	468c      	mov	ip, r1
    366c:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    366e:	211f      	movs	r1, #31
    3670:	4011      	ands	r1, r2
    3672:	2201      	movs	r2, #1
    3674:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    3676:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    3678:	2300      	movs	r3, #0
    367a:	e79e      	b.n	35ba <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    367c:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    367e:	09d1      	lsrs	r1, r2, #7
		return NULL;
    3680:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3682:	2900      	cmp	r1, #0
    3684:	d104      	bne.n	3690 <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    3686:	0953      	lsrs	r3, r2, #5
    3688:	01db      	lsls	r3, r3, #7
    368a:	4905      	ldr	r1, [pc, #20]	; (36a0 <spi_select_slave+0xf0>)
    368c:	468c      	mov	ip, r1
    368e:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3690:	211f      	movs	r1, #31
    3692:	4011      	ands	r1, r2
    3694:	2201      	movs	r2, #1
    3696:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    3698:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    369a:	2300      	movs	r3, #0
    369c:	e78d      	b.n	35ba <spi_select_slave+0xa>
    369e:	46c0      	nop			; (mov r8, r8)
    36a0:	41004400 	.word	0x41004400

000036a4 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    36a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    36a6:	46de      	mov	lr, fp
    36a8:	4657      	mov	r7, sl
    36aa:	464e      	mov	r6, r9
    36ac:	4645      	mov	r5, r8
    36ae:	b5e0      	push	{r5, r6, r7, lr}
    36b0:	b091      	sub	sp, #68	; 0x44
    36b2:	0005      	movs	r5, r0
    36b4:	000c      	movs	r4, r1
    36b6:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    36b8:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    36ba:	0008      	movs	r0, r1
    36bc:	4bbc      	ldr	r3, [pc, #752]	; (39b0 <usart_init+0x30c>)
    36be:	4798      	blx	r3
    36c0:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    36c2:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    36c4:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    36c6:	07db      	lsls	r3, r3, #31
    36c8:	d506      	bpl.n	36d8 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    36ca:	b011      	add	sp, #68	; 0x44
    36cc:	bc3c      	pop	{r2, r3, r4, r5}
    36ce:	4690      	mov	r8, r2
    36d0:	4699      	mov	r9, r3
    36d2:	46a2      	mov	sl, r4
    36d4:	46ab      	mov	fp, r5
    36d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    36d8:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    36da:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    36dc:	079b      	lsls	r3, r3, #30
    36de:	d4f4      	bmi.n	36ca <usart_init+0x26>
    36e0:	49b4      	ldr	r1, [pc, #720]	; (39b4 <usart_init+0x310>)
    36e2:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    36e4:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    36e6:	2301      	movs	r3, #1
    36e8:	40bb      	lsls	r3, r7
    36ea:	4303      	orrs	r3, r0
    36ec:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    36ee:	a90f      	add	r1, sp, #60	; 0x3c
    36f0:	272d      	movs	r7, #45	; 0x2d
    36f2:	5df3      	ldrb	r3, [r6, r7]
    36f4:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    36f6:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    36f8:	b2d3      	uxtb	r3, r2
    36fa:	9302      	str	r3, [sp, #8]
    36fc:	0018      	movs	r0, r3
    36fe:	4bae      	ldr	r3, [pc, #696]	; (39b8 <usart_init+0x314>)
    3700:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    3702:	9802      	ldr	r0, [sp, #8]
    3704:	4bad      	ldr	r3, [pc, #692]	; (39bc <usart_init+0x318>)
    3706:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    3708:	5df0      	ldrb	r0, [r6, r7]
    370a:	2100      	movs	r1, #0
    370c:	4bac      	ldr	r3, [pc, #688]	; (39c0 <usart_init+0x31c>)
    370e:	4798      	blx	r3
	module->character_size = config->character_size;
    3710:	7af3      	ldrb	r3, [r6, #11]
    3712:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    3714:	2324      	movs	r3, #36	; 0x24
    3716:	5cf3      	ldrb	r3, [r6, r3]
    3718:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    371a:	2325      	movs	r3, #37	; 0x25
    371c:	5cf3      	ldrb	r3, [r6, r3]
    371e:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    3720:	7ef3      	ldrb	r3, [r6, #27]
    3722:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    3724:	7f33      	ldrb	r3, [r6, #28]
    3726:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    3728:	682b      	ldr	r3, [r5, #0]
    372a:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    372c:	0018      	movs	r0, r3
    372e:	4ba0      	ldr	r3, [pc, #640]	; (39b0 <usart_init+0x30c>)
    3730:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3732:	3014      	adds	r0, #20
	uint16_t baud  = 0;
    3734:	2200      	movs	r2, #0
    3736:	230e      	movs	r3, #14
    3738:	a906      	add	r1, sp, #24
    373a:	468c      	mov	ip, r1
    373c:	4463      	add	r3, ip
    373e:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    3740:	8a32      	ldrh	r2, [r6, #16]
    3742:	9202      	str	r2, [sp, #8]
    3744:	2380      	movs	r3, #128	; 0x80
    3746:	01db      	lsls	r3, r3, #7
    3748:	429a      	cmp	r2, r3
    374a:	d100      	bne.n	374e <usart_init+0xaa>
    374c:	e09e      	b.n	388c <usart_init+0x1e8>
    374e:	d90f      	bls.n	3770 <usart_init+0xcc>
    3750:	23c0      	movs	r3, #192	; 0xc0
    3752:	01db      	lsls	r3, r3, #7
    3754:	9a02      	ldr	r2, [sp, #8]
    3756:	429a      	cmp	r2, r3
    3758:	d100      	bne.n	375c <usart_init+0xb8>
    375a:	e092      	b.n	3882 <usart_init+0x1de>
    375c:	2380      	movs	r3, #128	; 0x80
    375e:	021b      	lsls	r3, r3, #8
    3760:	429a      	cmp	r2, r3
    3762:	d000      	beq.n	3766 <usart_init+0xc2>
    3764:	e11f      	b.n	39a6 <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    3766:	2303      	movs	r3, #3
    3768:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    376a:	2300      	movs	r3, #0
    376c:	9307      	str	r3, [sp, #28]
    376e:	e008      	b.n	3782 <usart_init+0xde>
	switch (config->sample_rate) {
    3770:	2380      	movs	r3, #128	; 0x80
    3772:	019b      	lsls	r3, r3, #6
    3774:	429a      	cmp	r2, r3
    3776:	d000      	beq.n	377a <usart_init+0xd6>
    3778:	e115      	b.n	39a6 <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    377a:	2310      	movs	r3, #16
    377c:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    377e:	3b0f      	subs	r3, #15
    3780:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    3782:	6833      	ldr	r3, [r6, #0]
    3784:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    3786:	68f3      	ldr	r3, [r6, #12]
    3788:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    378a:	6973      	ldr	r3, [r6, #20]
    378c:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    378e:	7e33      	ldrb	r3, [r6, #24]
    3790:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    3792:	2326      	movs	r3, #38	; 0x26
    3794:	5cf3      	ldrb	r3, [r6, r3]
    3796:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    3798:	6873      	ldr	r3, [r6, #4]
    379a:	4699      	mov	r9, r3
	switch (transfer_mode)
    379c:	2b00      	cmp	r3, #0
    379e:	d100      	bne.n	37a2 <usart_init+0xfe>
    37a0:	e0a0      	b.n	38e4 <usart_init+0x240>
    37a2:	2380      	movs	r3, #128	; 0x80
    37a4:	055b      	lsls	r3, r3, #21
    37a6:	4599      	cmp	r9, r3
    37a8:	d100      	bne.n	37ac <usart_init+0x108>
    37aa:	e084      	b.n	38b6 <usart_init+0x212>
	if(config->encoding_format_enable) {
    37ac:	7e73      	ldrb	r3, [r6, #25]
    37ae:	2b00      	cmp	r3, #0
    37b0:	d002      	beq.n	37b8 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    37b2:	7eb3      	ldrb	r3, [r6, #26]
    37b4:	4642      	mov	r2, r8
    37b6:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    37b8:	682a      	ldr	r2, [r5, #0]
    37ba:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    37bc:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    37be:	2b00      	cmp	r3, #0
    37c0:	d1fc      	bne.n	37bc <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
    37c2:	330e      	adds	r3, #14
    37c4:	aa06      	add	r2, sp, #24
    37c6:	4694      	mov	ip, r2
    37c8:	4463      	add	r3, ip
    37ca:	881b      	ldrh	r3, [r3, #0]
    37cc:	4642      	mov	r2, r8
    37ce:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    37d0:	9b05      	ldr	r3, [sp, #20]
    37d2:	9a03      	ldr	r2, [sp, #12]
    37d4:	4313      	orrs	r3, r2
    37d6:	9a04      	ldr	r2, [sp, #16]
    37d8:	4313      	orrs	r3, r2
    37da:	464a      	mov	r2, r9
    37dc:	4313      	orrs	r3, r2
    37de:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    37e0:	465b      	mov	r3, fp
    37e2:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    37e4:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    37e6:	4653      	mov	r3, sl
    37e8:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    37ea:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    37ec:	2327      	movs	r3, #39	; 0x27
    37ee:	5cf3      	ldrb	r3, [r6, r3]
    37f0:	2b00      	cmp	r3, #0
    37f2:	d101      	bne.n	37f8 <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    37f4:	3304      	adds	r3, #4
    37f6:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    37f8:	7e73      	ldrb	r3, [r6, #25]
    37fa:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    37fc:	7f32      	ldrb	r2, [r6, #28]
    37fe:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    3800:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    3802:	7f72      	ldrb	r2, [r6, #29]
    3804:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    3806:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    3808:	2224      	movs	r2, #36	; 0x24
    380a:	5cb2      	ldrb	r2, [r6, r2]
    380c:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    380e:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    3810:	2225      	movs	r2, #37	; 0x25
    3812:	5cb2      	ldrb	r2, [r6, r2]
    3814:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    3816:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    3818:	7ab1      	ldrb	r1, [r6, #10]
    381a:	7af2      	ldrb	r2, [r6, #11]
    381c:	4311      	orrs	r1, r2
    381e:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    3820:	8933      	ldrh	r3, [r6, #8]
    3822:	2bff      	cmp	r3, #255	; 0xff
    3824:	d100      	bne.n	3828 <usart_init+0x184>
    3826:	e081      	b.n	392c <usart_init+0x288>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    3828:	2280      	movs	r2, #128	; 0x80
    382a:	0452      	lsls	r2, r2, #17
    382c:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    382e:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    3830:	232c      	movs	r3, #44	; 0x2c
    3832:	5cf3      	ldrb	r3, [r6, r3]
    3834:	2b00      	cmp	r3, #0
    3836:	d103      	bne.n	3840 <usart_init+0x19c>
    3838:	4b62      	ldr	r3, [pc, #392]	; (39c4 <usart_init+0x320>)
    383a:	789b      	ldrb	r3, [r3, #2]
    383c:	079b      	lsls	r3, r3, #30
    383e:	d501      	bpl.n	3844 <usart_init+0x1a0>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    3840:	2380      	movs	r3, #128	; 0x80
    3842:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    3844:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    3846:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    3848:	2b00      	cmp	r3, #0
    384a:	d1fc      	bne.n	3846 <usart_init+0x1a2>
	usart_hw->CTRLB.reg = ctrlb;
    384c:	4643      	mov	r3, r8
    384e:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    3850:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    3852:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    3854:	2b00      	cmp	r3, #0
    3856:	d1fc      	bne.n	3852 <usart_init+0x1ae>
	usart_hw->CTRLA.reg = ctrla;
    3858:	4643      	mov	r3, r8
    385a:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    385c:	ab0e      	add	r3, sp, #56	; 0x38
    385e:	2280      	movs	r2, #128	; 0x80
    3860:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    3862:	2200      	movs	r2, #0
    3864:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    3866:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    3868:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    386a:	6b33      	ldr	r3, [r6, #48]	; 0x30
    386c:	930a      	str	r3, [sp, #40]	; 0x28
    386e:	6b73      	ldr	r3, [r6, #52]	; 0x34
    3870:	930b      	str	r3, [sp, #44]	; 0x2c
    3872:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    3874:	930c      	str	r3, [sp, #48]	; 0x30
    3876:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    3878:	9302      	str	r3, [sp, #8]
    387a:	930d      	str	r3, [sp, #52]	; 0x34
    387c:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    387e:	ae0a      	add	r6, sp, #40	; 0x28
    3880:	e063      	b.n	394a <usart_init+0x2a6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    3882:	2308      	movs	r3, #8
    3884:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    3886:	3b07      	subs	r3, #7
    3888:	9307      	str	r3, [sp, #28]
    388a:	e77a      	b.n	3782 <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    388c:	6833      	ldr	r3, [r6, #0]
    388e:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    3890:	68f3      	ldr	r3, [r6, #12]
    3892:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    3894:	6973      	ldr	r3, [r6, #20]
    3896:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    3898:	7e33      	ldrb	r3, [r6, #24]
    389a:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    389c:	2326      	movs	r3, #38	; 0x26
    389e:	5cf3      	ldrb	r3, [r6, r3]
    38a0:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    38a2:	6873      	ldr	r3, [r6, #4]
    38a4:	4699      	mov	r9, r3
	switch (transfer_mode)
    38a6:	2b00      	cmp	r3, #0
    38a8:	d018      	beq.n	38dc <usart_init+0x238>
    38aa:	2380      	movs	r3, #128	; 0x80
    38ac:	055b      	lsls	r3, r3, #21
    38ae:	4599      	cmp	r9, r3
    38b0:	d001      	beq.n	38b6 <usart_init+0x212>
	enum status_code status_code = STATUS_OK;
    38b2:	2000      	movs	r0, #0
    38b4:	e025      	b.n	3902 <usart_init+0x25e>
			if (!config->use_external_clock) {
    38b6:	2327      	movs	r3, #39	; 0x27
    38b8:	5cf3      	ldrb	r3, [r6, r3]
    38ba:	2b00      	cmp	r3, #0
    38bc:	d000      	beq.n	38c0 <usart_init+0x21c>
    38be:	e775      	b.n	37ac <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    38c0:	6a33      	ldr	r3, [r6, #32]
    38c2:	001f      	movs	r7, r3
    38c4:	b2c0      	uxtb	r0, r0
    38c6:	4b40      	ldr	r3, [pc, #256]	; (39c8 <usart_init+0x324>)
    38c8:	4798      	blx	r3
    38ca:	0001      	movs	r1, r0
    38cc:	220e      	movs	r2, #14
    38ce:	ab06      	add	r3, sp, #24
    38d0:	469c      	mov	ip, r3
    38d2:	4462      	add	r2, ip
    38d4:	0038      	movs	r0, r7
    38d6:	4b3d      	ldr	r3, [pc, #244]	; (39cc <usart_init+0x328>)
    38d8:	4798      	blx	r3
    38da:	e012      	b.n	3902 <usart_init+0x25e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    38dc:	2308      	movs	r3, #8
    38de:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    38e0:	2300      	movs	r3, #0
    38e2:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    38e4:	2327      	movs	r3, #39	; 0x27
    38e6:	5cf3      	ldrb	r3, [r6, r3]
    38e8:	2b00      	cmp	r3, #0
    38ea:	d00e      	beq.n	390a <usart_init+0x266>
				status_code =
    38ec:	9b06      	ldr	r3, [sp, #24]
    38ee:	9300      	str	r3, [sp, #0]
    38f0:	9b07      	ldr	r3, [sp, #28]
    38f2:	220e      	movs	r2, #14
    38f4:	a906      	add	r1, sp, #24
    38f6:	468c      	mov	ip, r1
    38f8:	4462      	add	r2, ip
    38fa:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    38fc:	6a30      	ldr	r0, [r6, #32]
    38fe:	4f34      	ldr	r7, [pc, #208]	; (39d0 <usart_init+0x32c>)
    3900:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    3902:	2800      	cmp	r0, #0
    3904:	d000      	beq.n	3908 <usart_init+0x264>
    3906:	e6e0      	b.n	36ca <usart_init+0x26>
    3908:	e750      	b.n	37ac <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    390a:	6a33      	ldr	r3, [r6, #32]
    390c:	001f      	movs	r7, r3
    390e:	b2c0      	uxtb	r0, r0
    3910:	4b2d      	ldr	r3, [pc, #180]	; (39c8 <usart_init+0x324>)
    3912:	4798      	blx	r3
    3914:	0001      	movs	r1, r0
				status_code =
    3916:	9b06      	ldr	r3, [sp, #24]
    3918:	9300      	str	r3, [sp, #0]
    391a:	9b07      	ldr	r3, [sp, #28]
    391c:	220e      	movs	r2, #14
    391e:	a806      	add	r0, sp, #24
    3920:	4684      	mov	ip, r0
    3922:	4462      	add	r2, ip
    3924:	0038      	movs	r0, r7
    3926:	4f2a      	ldr	r7, [pc, #168]	; (39d0 <usart_init+0x32c>)
    3928:	47b8      	blx	r7
    392a:	e7ea      	b.n	3902 <usart_init+0x25e>
		if(config->lin_slave_enable) {
    392c:	7ef3      	ldrb	r3, [r6, #27]
    392e:	2b00      	cmp	r3, #0
    3930:	d100      	bne.n	3934 <usart_init+0x290>
    3932:	e77d      	b.n	3830 <usart_init+0x18c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    3934:	2380      	movs	r3, #128	; 0x80
    3936:	04db      	lsls	r3, r3, #19
    3938:	431f      	orrs	r7, r3
    393a:	e779      	b.n	3830 <usart_init+0x18c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    393c:	0020      	movs	r0, r4
    393e:	4b25      	ldr	r3, [pc, #148]	; (39d4 <usart_init+0x330>)
    3940:	4798      	blx	r3
    3942:	e007      	b.n	3954 <usart_init+0x2b0>
    3944:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    3946:	2f04      	cmp	r7, #4
    3948:	d00d      	beq.n	3966 <usart_init+0x2c2>
    394a:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    394c:	00bb      	lsls	r3, r7, #2
    394e:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    3950:	2800      	cmp	r0, #0
    3952:	d0f3      	beq.n	393c <usart_init+0x298>
		if (current_pinmux != PINMUX_UNUSED) {
    3954:	1c43      	adds	r3, r0, #1
    3956:	d0f5      	beq.n	3944 <usart_init+0x2a0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    3958:	a90e      	add	r1, sp, #56	; 0x38
    395a:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    395c:	0c00      	lsrs	r0, r0, #16
    395e:	b2c0      	uxtb	r0, r0
    3960:	4b1d      	ldr	r3, [pc, #116]	; (39d8 <usart_init+0x334>)
    3962:	4798      	blx	r3
    3964:	e7ee      	b.n	3944 <usart_init+0x2a0>
		module->callback[i]            = NULL;
    3966:	2300      	movs	r3, #0
    3968:	60eb      	str	r3, [r5, #12]
    396a:	612b      	str	r3, [r5, #16]
    396c:	616b      	str	r3, [r5, #20]
    396e:	61ab      	str	r3, [r5, #24]
    3970:	61eb      	str	r3, [r5, #28]
    3972:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    3974:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    3976:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    3978:	2200      	movs	r2, #0
    397a:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    397c:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    397e:	3330      	adds	r3, #48	; 0x30
    3980:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    3982:	3301      	adds	r3, #1
    3984:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    3986:	3301      	adds	r3, #1
    3988:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    398a:	3301      	adds	r3, #1
    398c:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    398e:	6828      	ldr	r0, [r5, #0]
    3990:	4b07      	ldr	r3, [pc, #28]	; (39b0 <usart_init+0x30c>)
    3992:	4798      	blx	r3
    3994:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    3996:	4911      	ldr	r1, [pc, #68]	; (39dc <usart_init+0x338>)
    3998:	4b11      	ldr	r3, [pc, #68]	; (39e0 <usart_init+0x33c>)
    399a:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    399c:	00a4      	lsls	r4, r4, #2
    399e:	4b11      	ldr	r3, [pc, #68]	; (39e4 <usart_init+0x340>)
    39a0:	50e5      	str	r5, [r4, r3]
	return status_code;
    39a2:	2000      	movs	r0, #0
    39a4:	e691      	b.n	36ca <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    39a6:	2310      	movs	r3, #16
    39a8:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    39aa:	2300      	movs	r3, #0
    39ac:	9307      	str	r3, [sp, #28]
    39ae:	e6e8      	b.n	3782 <usart_init+0xde>
    39b0:	000031e5 	.word	0x000031e5
    39b4:	40000400 	.word	0x40000400
    39b8:	000044bd 	.word	0x000044bd
    39bc:	00004431 	.word	0x00004431
    39c0:	00003021 	.word	0x00003021
    39c4:	41002000 	.word	0x41002000
    39c8:	000044d9 	.word	0x000044d9
    39cc:	00002f63 	.word	0x00002f63
    39d0:	00002f8d 	.word	0x00002f8d
    39d4:	0000306d 	.word	0x0000306d
    39d8:	000045b5 	.word	0x000045b5
    39dc:	00003bdd 	.word	0x00003bdd
    39e0:	00003221 	.word	0x00003221
    39e4:	20000b1c 	.word	0x20000b1c

000039e8 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    39e8:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    39ea:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    39ec:	2a00      	cmp	r2, #0
    39ee:	d101      	bne.n	39f4 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    39f0:	0018      	movs	r0, r3
    39f2:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    39f4:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    39f6:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    39f8:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    39fa:	2a00      	cmp	r2, #0
    39fc:	d1f8      	bne.n	39f0 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    39fe:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    3a00:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3a02:	2a00      	cmp	r2, #0
    3a04:	d1fc      	bne.n	3a00 <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    3a06:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    3a08:	2102      	movs	r1, #2
    3a0a:	7e1a      	ldrb	r2, [r3, #24]
    3a0c:	420a      	tst	r2, r1
    3a0e:	d0fc      	beq.n	3a0a <usart_write_wait+0x22>
	return STATUS_OK;
    3a10:	2300      	movs	r3, #0
    3a12:	e7ed      	b.n	39f0 <usart_write_wait+0x8>

00003a14 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    3a14:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    3a16:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    3a18:	2a00      	cmp	r2, #0
    3a1a:	d101      	bne.n	3a20 <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    3a1c:	0018      	movs	r0, r3
    3a1e:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    3a20:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    3a22:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    3a24:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    3a26:	2a00      	cmp	r2, #0
    3a28:	d1f8      	bne.n	3a1c <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    3a2a:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    3a2c:	7e10      	ldrb	r0, [r2, #24]
    3a2e:	0740      	lsls	r0, r0, #29
    3a30:	d5f4      	bpl.n	3a1c <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    3a32:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    3a34:	2b00      	cmp	r3, #0
    3a36:	d1fc      	bne.n	3a32 <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    3a38:	8b53      	ldrh	r3, [r2, #26]
    3a3a:	b2db      	uxtb	r3, r3
	if (error_code) {
    3a3c:	0698      	lsls	r0, r3, #26
    3a3e:	d01d      	beq.n	3a7c <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    3a40:	0798      	lsls	r0, r3, #30
    3a42:	d503      	bpl.n	3a4c <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    3a44:	2302      	movs	r3, #2
    3a46:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    3a48:	3318      	adds	r3, #24
    3a4a:	e7e7      	b.n	3a1c <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    3a4c:	0758      	lsls	r0, r3, #29
    3a4e:	d503      	bpl.n	3a58 <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    3a50:	2304      	movs	r3, #4
    3a52:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    3a54:	331a      	adds	r3, #26
    3a56:	e7e1      	b.n	3a1c <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    3a58:	07d8      	lsls	r0, r3, #31
    3a5a:	d503      	bpl.n	3a64 <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    3a5c:	2301      	movs	r3, #1
    3a5e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    3a60:	3312      	adds	r3, #18
    3a62:	e7db      	b.n	3a1c <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    3a64:	06d8      	lsls	r0, r3, #27
    3a66:	d503      	bpl.n	3a70 <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    3a68:	2310      	movs	r3, #16
    3a6a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    3a6c:	3332      	adds	r3, #50	; 0x32
    3a6e:	e7d5      	b.n	3a1c <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    3a70:	069b      	lsls	r3, r3, #26
    3a72:	d503      	bpl.n	3a7c <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    3a74:	2320      	movs	r3, #32
    3a76:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    3a78:	3321      	adds	r3, #33	; 0x21
    3a7a:	e7cf      	b.n	3a1c <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    3a7c:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    3a7e:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    3a80:	2300      	movs	r3, #0
    3a82:	e7cb      	b.n	3a1c <usart_read_wait+0x8>

00003a84 <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    3a84:	b5f0      	push	{r4, r5, r6, r7, lr}
    3a86:	46ce      	mov	lr, r9
    3a88:	4647      	mov	r7, r8
    3a8a:	b580      	push	{r7, lr}
    3a8c:	b083      	sub	sp, #12
    3a8e:	0005      	movs	r5, r0
    3a90:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    3a92:	2017      	movs	r0, #23
	if (length == 0) {
    3a94:	2a00      	cmp	r2, #0
    3a96:	d104      	bne.n	3aa2 <usart_write_buffer_wait+0x1e>
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
}
    3a98:	b003      	add	sp, #12
    3a9a:	bc0c      	pop	{r2, r3}
    3a9c:	4690      	mov	r8, r2
    3a9e:	4699      	mov	r9, r3
    3aa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->transmitter_enabled)) {
    3aa2:	79eb      	ldrb	r3, [r5, #7]
		return STATUS_ERR_DENIED;
    3aa4:	3005      	adds	r0, #5
	if (!(module->transmitter_enabled)) {
    3aa6:	2b00      	cmp	r3, #0
    3aa8:	d0f6      	beq.n	3a98 <usart_write_buffer_wait+0x14>
	SercomUsart *const usart_hw = &(module->hw->USART);
    3aaa:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    3aac:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    3aae:	2b00      	cmp	r3, #0
    3ab0:	d1fc      	bne.n	3aac <usart_write_buffer_wait+0x28>
	while (length--) {
    3ab2:	3a01      	subs	r2, #1
    3ab4:	b293      	uxth	r3, r2
    3ab6:	4699      	mov	r9, r3
    3ab8:	2600      	movs	r6, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    3aba:	2701      	movs	r7, #1
	while (length--) {
    3abc:	4b1f      	ldr	r3, [pc, #124]	; (3b3c <usart_write_buffer_wait+0xb8>)
    3abe:	4698      	mov	r8, r3
    3ac0:	e011      	b.n	3ae6 <usart_write_buffer_wait+0x62>
		uint16_t data_to_send = tx_data[tx_pos++];
    3ac2:	1c73      	adds	r3, r6, #1
    3ac4:	b29b      	uxth	r3, r3
    3ac6:	9a01      	ldr	r2, [sp, #4]
    3ac8:	5d91      	ldrb	r1, [r2, r6]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    3aca:	796a      	ldrb	r2, [r5, #5]
    3acc:	2a01      	cmp	r2, #1
    3ace:	d017      	beq.n	3b00 <usart_write_buffer_wait+0x7c>
		uint16_t data_to_send = tx_data[tx_pos++];
    3ad0:	b289      	uxth	r1, r1
    3ad2:	001e      	movs	r6, r3
		usart_write_wait(module, data_to_send);
    3ad4:	0028      	movs	r0, r5
    3ad6:	4b1a      	ldr	r3, [pc, #104]	; (3b40 <usart_write_buffer_wait+0xbc>)
    3ad8:	4798      	blx	r3
	while (length--) {
    3ada:	464b      	mov	r3, r9
    3adc:	3b01      	subs	r3, #1
    3ade:	b29b      	uxth	r3, r3
    3ae0:	4699      	mov	r9, r3
    3ae2:	4543      	cmp	r3, r8
    3ae4:	d013      	beq.n	3b0e <usart_write_buffer_wait+0x8a>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    3ae6:	7e23      	ldrb	r3, [r4, #24]
    3ae8:	423b      	tst	r3, r7
    3aea:	d1ea      	bne.n	3ac2 <usart_write_buffer_wait+0x3e>
    3aec:	4b13      	ldr	r3, [pc, #76]	; (3b3c <usart_write_buffer_wait+0xb8>)
    3aee:	7e22      	ldrb	r2, [r4, #24]
    3af0:	423a      	tst	r2, r7
    3af2:	d1e6      	bne.n	3ac2 <usart_write_buffer_wait+0x3e>
			} else if (i == USART_TIMEOUT) {
    3af4:	2b01      	cmp	r3, #1
    3af6:	d019      	beq.n	3b2c <usart_write_buffer_wait+0xa8>
    3af8:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    3afa:	2b00      	cmp	r3, #0
    3afc:	d1f7      	bne.n	3aee <usart_write_buffer_wait+0x6a>
    3afe:	e7e0      	b.n	3ac2 <usart_write_buffer_wait+0x3e>
			data_to_send |= (tx_data[tx_pos++] << 8);
    3b00:	3602      	adds	r6, #2
    3b02:	b2b6      	uxth	r6, r6
    3b04:	9a01      	ldr	r2, [sp, #4]
    3b06:	5cd3      	ldrb	r3, [r2, r3]
    3b08:	021b      	lsls	r3, r3, #8
    3b0a:	4319      	orrs	r1, r3
    3b0c:	e7e2      	b.n	3ad4 <usart_write_buffer_wait+0x50>
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    3b0e:	7e23      	ldrb	r3, [r4, #24]
    3b10:	079b      	lsls	r3, r3, #30
    3b12:	d40d      	bmi.n	3b30 <usart_write_buffer_wait+0xac>
    3b14:	4b09      	ldr	r3, [pc, #36]	; (3b3c <usart_write_buffer_wait+0xb8>)
    3b16:	2102      	movs	r1, #2
    3b18:	7e22      	ldrb	r2, [r4, #24]
    3b1a:	420a      	tst	r2, r1
    3b1c:	d10a      	bne.n	3b34 <usart_write_buffer_wait+0xb0>
		} else if (i == USART_TIMEOUT) {
    3b1e:	2b01      	cmp	r3, #1
    3b20:	d00a      	beq.n	3b38 <usart_write_buffer_wait+0xb4>
    3b22:	3b01      	subs	r3, #1
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    3b24:	2b00      	cmp	r3, #0
    3b26:	d1f7      	bne.n	3b18 <usart_write_buffer_wait+0x94>
	return STATUS_OK;
    3b28:	2000      	movs	r0, #0
    3b2a:	e7b5      	b.n	3a98 <usart_write_buffer_wait+0x14>
				return STATUS_ERR_TIMEOUT;
    3b2c:	2012      	movs	r0, #18
    3b2e:	e7b3      	b.n	3a98 <usart_write_buffer_wait+0x14>
	return STATUS_OK;
    3b30:	2000      	movs	r0, #0
    3b32:	e7b1      	b.n	3a98 <usart_write_buffer_wait+0x14>
    3b34:	2000      	movs	r0, #0
    3b36:	e7af      	b.n	3a98 <usart_write_buffer_wait+0x14>
			return STATUS_ERR_TIMEOUT;
    3b38:	2012      	movs	r0, #18
    3b3a:	e7ad      	b.n	3a98 <usart_write_buffer_wait+0x14>
    3b3c:	0000ffff 	.word	0x0000ffff
    3b40:	000039e9 	.word	0x000039e9

00003b44 <usart_read_buffer_wait>:
 */
enum status_code usart_read_buffer_wait(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    3b44:	b5f0      	push	{r4, r5, r6, r7, lr}
    3b46:	46d6      	mov	lr, sl
    3b48:	b500      	push	{lr}
    3b4a:	b084      	sub	sp, #16
    3b4c:	0004      	movs	r4, r0
    3b4e:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    3b50:	2017      	movs	r0, #23
	if (length == 0) {
    3b52:	2a00      	cmp	r2, #0
    3b54:	d103      	bne.n	3b5e <usart_read_buffer_wait+0x1a>
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    3b56:	b004      	add	sp, #16
    3b58:	bc04      	pop	{r2}
    3b5a:	4692      	mov	sl, r2
    3b5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->receiver_enabled)) {
    3b5e:	79a3      	ldrb	r3, [r4, #6]
		return STATUS_ERR_DENIED;
    3b60:	3005      	adds	r0, #5
	if (!(module->receiver_enabled)) {
    3b62:	2b00      	cmp	r3, #0
    3b64:	d0f7      	beq.n	3b56 <usart_read_buffer_wait+0x12>
	SercomUsart *const usart_hw = &(module->hw->USART);
    3b66:	6826      	ldr	r6, [r4, #0]
	while (length--) {
    3b68:	3a01      	subs	r2, #1
    3b6a:	b293      	uxth	r3, r2
    3b6c:	469a      	mov	sl, r3
    3b6e:	2500      	movs	r5, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    3b70:	2704      	movs	r7, #4
    3b72:	e019      	b.n	3ba8 <usart_read_buffer_wait+0x64>
		uint16_t received_data = 0;
    3b74:	2300      	movs	r3, #0
    3b76:	aa02      	add	r2, sp, #8
    3b78:	80d3      	strh	r3, [r2, #6]
		retval = usart_read_wait(module, &received_data);
    3b7a:	1d91      	adds	r1, r2, #6
    3b7c:	0020      	movs	r0, r4
    3b7e:	4b15      	ldr	r3, [pc, #84]	; (3bd4 <usart_read_buffer_wait+0x90>)
    3b80:	4798      	blx	r3
		if (retval != STATUS_OK) {
    3b82:	2800      	cmp	r0, #0
    3b84:	d1e7      	bne.n	3b56 <usart_read_buffer_wait+0x12>
		rx_data[rx_pos++] = received_data;
    3b86:	1c69      	adds	r1, r5, #1
    3b88:	b289      	uxth	r1, r1
    3b8a:	ab02      	add	r3, sp, #8
    3b8c:	88db      	ldrh	r3, [r3, #6]
    3b8e:	9a01      	ldr	r2, [sp, #4]
    3b90:	5553      	strb	r3, [r2, r5]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    3b92:	7962      	ldrb	r2, [r4, #5]
    3b94:	2a01      	cmp	r2, #1
    3b96:	d014      	beq.n	3bc2 <usart_read_buffer_wait+0x7e>
		rx_data[rx_pos++] = received_data;
    3b98:	000d      	movs	r5, r1
	while (length--) {
    3b9a:	4653      	mov	r3, sl
    3b9c:	3b01      	subs	r3, #1
    3b9e:	b29b      	uxth	r3, r3
    3ba0:	469a      	mov	sl, r3
    3ba2:	4b0d      	ldr	r3, [pc, #52]	; (3bd8 <usart_read_buffer_wait+0x94>)
    3ba4:	459a      	cmp	sl, r3
    3ba6:	d0d6      	beq.n	3b56 <usart_read_buffer_wait+0x12>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    3ba8:	7e33      	ldrb	r3, [r6, #24]
    3baa:	423b      	tst	r3, r7
    3bac:	d1e2      	bne.n	3b74 <usart_read_buffer_wait+0x30>
    3bae:	4b0a      	ldr	r3, [pc, #40]	; (3bd8 <usart_read_buffer_wait+0x94>)
    3bb0:	7e32      	ldrb	r2, [r6, #24]
    3bb2:	423a      	tst	r2, r7
    3bb4:	d1de      	bne.n	3b74 <usart_read_buffer_wait+0x30>
			} else if (i == USART_TIMEOUT) {
    3bb6:	2b01      	cmp	r3, #1
    3bb8:	d009      	beq.n	3bce <usart_read_buffer_wait+0x8a>
    3bba:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    3bbc:	2b00      	cmp	r3, #0
    3bbe:	d1f7      	bne.n	3bb0 <usart_read_buffer_wait+0x6c>
    3bc0:	e7d8      	b.n	3b74 <usart_read_buffer_wait+0x30>
			rx_data[rx_pos++] = (received_data >> 8);
    3bc2:	3502      	adds	r5, #2
    3bc4:	b2ad      	uxth	r5, r5
    3bc6:	0a1b      	lsrs	r3, r3, #8
    3bc8:	9a01      	ldr	r2, [sp, #4]
    3bca:	5453      	strb	r3, [r2, r1]
    3bcc:	e7e5      	b.n	3b9a <usart_read_buffer_wait+0x56>
				return STATUS_ERR_TIMEOUT;
    3bce:	2012      	movs	r0, #18
    3bd0:	e7c1      	b.n	3b56 <usart_read_buffer_wait+0x12>
    3bd2:	46c0      	nop			; (mov r8, r8)
    3bd4:	00003a15 	.word	0x00003a15
    3bd8:	0000ffff 	.word	0x0000ffff

00003bdc <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    3bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    3bde:	0080      	lsls	r0, r0, #2
    3be0:	4b62      	ldr	r3, [pc, #392]	; (3d6c <_usart_interrupt_handler+0x190>)
    3be2:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    3be4:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    3be6:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    3be8:	2b00      	cmp	r3, #0
    3bea:	d1fc      	bne.n	3be6 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    3bec:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    3bee:	7da6      	ldrb	r6, [r4, #22]
    3bf0:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    3bf2:	2330      	movs	r3, #48	; 0x30
    3bf4:	5ceb      	ldrb	r3, [r5, r3]
    3bf6:	2231      	movs	r2, #49	; 0x31
    3bf8:	5caf      	ldrb	r7, [r5, r2]
    3bfa:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    3bfc:	07f3      	lsls	r3, r6, #31
    3bfe:	d522      	bpl.n	3c46 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    3c00:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    3c02:	b29b      	uxth	r3, r3
    3c04:	2b00      	cmp	r3, #0
    3c06:	d01c      	beq.n	3c42 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    3c08:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    3c0a:	7813      	ldrb	r3, [r2, #0]
    3c0c:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    3c0e:	1c51      	adds	r1, r2, #1
    3c10:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    3c12:	7969      	ldrb	r1, [r5, #5]
    3c14:	2901      	cmp	r1, #1
    3c16:	d00e      	beq.n	3c36 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    3c18:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    3c1a:	05db      	lsls	r3, r3, #23
    3c1c:	0ddb      	lsrs	r3, r3, #23
    3c1e:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    3c20:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    3c22:	3b01      	subs	r3, #1
    3c24:	b29b      	uxth	r3, r3
    3c26:	85eb      	strh	r3, [r5, #46]	; 0x2e
    3c28:	2b00      	cmp	r3, #0
    3c2a:	d10c      	bne.n	3c46 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    3c2c:	3301      	adds	r3, #1
    3c2e:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    3c30:	3301      	adds	r3, #1
    3c32:	75a3      	strb	r3, [r4, #22]
    3c34:	e007      	b.n	3c46 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    3c36:	7851      	ldrb	r1, [r2, #1]
    3c38:	0209      	lsls	r1, r1, #8
    3c3a:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    3c3c:	3202      	adds	r2, #2
    3c3e:	62aa      	str	r2, [r5, #40]	; 0x28
    3c40:	e7eb      	b.n	3c1a <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    3c42:	2301      	movs	r3, #1
    3c44:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    3c46:	07b3      	lsls	r3, r6, #30
    3c48:	d506      	bpl.n	3c58 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    3c4a:	2302      	movs	r3, #2
    3c4c:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    3c4e:	2200      	movs	r2, #0
    3c50:	3331      	adds	r3, #49	; 0x31
    3c52:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    3c54:	07fb      	lsls	r3, r7, #31
    3c56:	d41a      	bmi.n	3c8e <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    3c58:	0773      	lsls	r3, r6, #29
    3c5a:	d565      	bpl.n	3d28 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    3c5c:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    3c5e:	b29b      	uxth	r3, r3
    3c60:	2b00      	cmp	r3, #0
    3c62:	d05f      	beq.n	3d24 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    3c64:	8b63      	ldrh	r3, [r4, #26]
    3c66:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    3c68:	071a      	lsls	r2, r3, #28
    3c6a:	d414      	bmi.n	3c96 <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    3c6c:	223f      	movs	r2, #63	; 0x3f
    3c6e:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    3c70:	2b00      	cmp	r3, #0
    3c72:	d034      	beq.n	3cde <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    3c74:	079a      	lsls	r2, r3, #30
    3c76:	d511      	bpl.n	3c9c <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    3c78:	221a      	movs	r2, #26
    3c7a:	2332      	movs	r3, #50	; 0x32
    3c7c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    3c7e:	3b30      	subs	r3, #48	; 0x30
    3c80:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    3c82:	077b      	lsls	r3, r7, #29
    3c84:	d550      	bpl.n	3d28 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    3c86:	0028      	movs	r0, r5
    3c88:	696b      	ldr	r3, [r5, #20]
    3c8a:	4798      	blx	r3
    3c8c:	e04c      	b.n	3d28 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    3c8e:	0028      	movs	r0, r5
    3c90:	68eb      	ldr	r3, [r5, #12]
    3c92:	4798      	blx	r3
    3c94:	e7e0      	b.n	3c58 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    3c96:	2237      	movs	r2, #55	; 0x37
    3c98:	4013      	ands	r3, r2
    3c9a:	e7e9      	b.n	3c70 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    3c9c:	075a      	lsls	r2, r3, #29
    3c9e:	d505      	bpl.n	3cac <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    3ca0:	221e      	movs	r2, #30
    3ca2:	2332      	movs	r3, #50	; 0x32
    3ca4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    3ca6:	3b2e      	subs	r3, #46	; 0x2e
    3ca8:	8363      	strh	r3, [r4, #26]
    3caa:	e7ea      	b.n	3c82 <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    3cac:	07da      	lsls	r2, r3, #31
    3cae:	d505      	bpl.n	3cbc <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    3cb0:	2213      	movs	r2, #19
    3cb2:	2332      	movs	r3, #50	; 0x32
    3cb4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    3cb6:	3b31      	subs	r3, #49	; 0x31
    3cb8:	8363      	strh	r3, [r4, #26]
    3cba:	e7e2      	b.n	3c82 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    3cbc:	06da      	lsls	r2, r3, #27
    3cbe:	d505      	bpl.n	3ccc <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    3cc0:	2242      	movs	r2, #66	; 0x42
    3cc2:	2332      	movs	r3, #50	; 0x32
    3cc4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    3cc6:	3b22      	subs	r3, #34	; 0x22
    3cc8:	8363      	strh	r3, [r4, #26]
    3cca:	e7da      	b.n	3c82 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    3ccc:	2220      	movs	r2, #32
    3cce:	421a      	tst	r2, r3
    3cd0:	d0d7      	beq.n	3c82 <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    3cd2:	3221      	adds	r2, #33	; 0x21
    3cd4:	2332      	movs	r3, #50	; 0x32
    3cd6:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    3cd8:	3b12      	subs	r3, #18
    3cda:	8363      	strh	r3, [r4, #26]
    3cdc:	e7d1      	b.n	3c82 <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    3cde:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    3ce0:	05db      	lsls	r3, r3, #23
    3ce2:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    3ce4:	b2da      	uxtb	r2, r3
    3ce6:	6a69      	ldr	r1, [r5, #36]	; 0x24
    3ce8:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    3cea:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    3cec:	1c51      	adds	r1, r2, #1
    3cee:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    3cf0:	7969      	ldrb	r1, [r5, #5]
    3cf2:	2901      	cmp	r1, #1
    3cf4:	d010      	beq.n	3d18 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    3cf6:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    3cf8:	3b01      	subs	r3, #1
    3cfa:	b29b      	uxth	r3, r3
    3cfc:	85ab      	strh	r3, [r5, #44]	; 0x2c
    3cfe:	2b00      	cmp	r3, #0
    3d00:	d112      	bne.n	3d28 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    3d02:	3304      	adds	r3, #4
    3d04:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    3d06:	2200      	movs	r2, #0
    3d08:	332e      	adds	r3, #46	; 0x2e
    3d0a:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    3d0c:	07bb      	lsls	r3, r7, #30
    3d0e:	d50b      	bpl.n	3d28 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    3d10:	0028      	movs	r0, r5
    3d12:	692b      	ldr	r3, [r5, #16]
    3d14:	4798      	blx	r3
    3d16:	e007      	b.n	3d28 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    3d18:	0a1b      	lsrs	r3, r3, #8
    3d1a:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    3d1c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    3d1e:	3301      	adds	r3, #1
    3d20:	626b      	str	r3, [r5, #36]	; 0x24
    3d22:	e7e8      	b.n	3cf6 <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    3d24:	2304      	movs	r3, #4
    3d26:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    3d28:	06f3      	lsls	r3, r6, #27
    3d2a:	d504      	bpl.n	3d36 <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    3d2c:	2310      	movs	r3, #16
    3d2e:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    3d30:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    3d32:	06fb      	lsls	r3, r7, #27
    3d34:	d40e      	bmi.n	3d54 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    3d36:	06b3      	lsls	r3, r6, #26
    3d38:	d504      	bpl.n	3d44 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    3d3a:	2320      	movs	r3, #32
    3d3c:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    3d3e:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    3d40:	073b      	lsls	r3, r7, #28
    3d42:	d40b      	bmi.n	3d5c <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    3d44:	0733      	lsls	r3, r6, #28
    3d46:	d504      	bpl.n	3d52 <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    3d48:	2308      	movs	r3, #8
    3d4a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    3d4c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    3d4e:	06bb      	lsls	r3, r7, #26
    3d50:	d408      	bmi.n	3d64 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    3d52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    3d54:	0028      	movs	r0, r5
    3d56:	69eb      	ldr	r3, [r5, #28]
    3d58:	4798      	blx	r3
    3d5a:	e7ec      	b.n	3d36 <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    3d5c:	0028      	movs	r0, r5
    3d5e:	69ab      	ldr	r3, [r5, #24]
    3d60:	4798      	blx	r3
    3d62:	e7ef      	b.n	3d44 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    3d64:	6a2b      	ldr	r3, [r5, #32]
    3d66:	0028      	movs	r0, r5
    3d68:	4798      	blx	r3
}
    3d6a:	e7f2      	b.n	3d52 <_usart_interrupt_handler+0x176>
    3d6c:	20000b1c 	.word	0x20000b1c

00003d70 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    3d70:	b510      	push	{r4, lr}
	switch (clock_source) {
    3d72:	2808      	cmp	r0, #8
    3d74:	d803      	bhi.n	3d7e <system_clock_source_get_hz+0xe>
    3d76:	0080      	lsls	r0, r0, #2
    3d78:	4b1c      	ldr	r3, [pc, #112]	; (3dec <system_clock_source_get_hz+0x7c>)
    3d7a:	581b      	ldr	r3, [r3, r0]
    3d7c:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    3d7e:	2000      	movs	r0, #0
    3d80:	e032      	b.n	3de8 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
    3d82:	4b1b      	ldr	r3, [pc, #108]	; (3df0 <system_clock_source_get_hz+0x80>)
    3d84:	6918      	ldr	r0, [r3, #16]
    3d86:	e02f      	b.n	3de8 <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    3d88:	4b1a      	ldr	r3, [pc, #104]	; (3df4 <system_clock_source_get_hz+0x84>)
    3d8a:	6a1b      	ldr	r3, [r3, #32]
    3d8c:	059b      	lsls	r3, r3, #22
    3d8e:	0f9b      	lsrs	r3, r3, #30
    3d90:	4819      	ldr	r0, [pc, #100]	; (3df8 <system_clock_source_get_hz+0x88>)
    3d92:	40d8      	lsrs	r0, r3
    3d94:	e028      	b.n	3de8 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
    3d96:	4b16      	ldr	r3, [pc, #88]	; (3df0 <system_clock_source_get_hz+0x80>)
    3d98:	6958      	ldr	r0, [r3, #20]
    3d9a:	e025      	b.n	3de8 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    3d9c:	4b14      	ldr	r3, [pc, #80]	; (3df0 <system_clock_source_get_hz+0x80>)
    3d9e:	681b      	ldr	r3, [r3, #0]
			return 0;
    3da0:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    3da2:	079b      	lsls	r3, r3, #30
    3da4:	d520      	bpl.n	3de8 <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    3da6:	4913      	ldr	r1, [pc, #76]	; (3df4 <system_clock_source_get_hz+0x84>)
    3da8:	2210      	movs	r2, #16
    3daa:	68cb      	ldr	r3, [r1, #12]
    3dac:	421a      	tst	r2, r3
    3dae:	d0fc      	beq.n	3daa <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
    3db0:	4b0f      	ldr	r3, [pc, #60]	; (3df0 <system_clock_source_get_hz+0x80>)
    3db2:	681a      	ldr	r2, [r3, #0]
    3db4:	2324      	movs	r3, #36	; 0x24
    3db6:	4013      	ands	r3, r2
    3db8:	2b04      	cmp	r3, #4
    3dba:	d001      	beq.n	3dc0 <system_clock_source_get_hz+0x50>
			return 48000000UL;
    3dbc:	480f      	ldr	r0, [pc, #60]	; (3dfc <system_clock_source_get_hz+0x8c>)
    3dbe:	e013      	b.n	3de8 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    3dc0:	2000      	movs	r0, #0
    3dc2:	4b0f      	ldr	r3, [pc, #60]	; (3e00 <system_clock_source_get_hz+0x90>)
    3dc4:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    3dc6:	4b0a      	ldr	r3, [pc, #40]	; (3df0 <system_clock_source_get_hz+0x80>)
    3dc8:	689b      	ldr	r3, [r3, #8]
    3dca:	041b      	lsls	r3, r3, #16
    3dcc:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    3dce:	4358      	muls	r0, r3
    3dd0:	e00a      	b.n	3de8 <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    3dd2:	2350      	movs	r3, #80	; 0x50
    3dd4:	4a07      	ldr	r2, [pc, #28]	; (3df4 <system_clock_source_get_hz+0x84>)
    3dd6:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    3dd8:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    3dda:	075b      	lsls	r3, r3, #29
    3ddc:	d504      	bpl.n	3de8 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
    3dde:	4b04      	ldr	r3, [pc, #16]	; (3df0 <system_clock_source_get_hz+0x80>)
    3de0:	68d8      	ldr	r0, [r3, #12]
    3de2:	e001      	b.n	3de8 <system_clock_source_get_hz+0x78>
		return 32768UL;
    3de4:	2080      	movs	r0, #128	; 0x80
    3de6:	0200      	lsls	r0, r0, #8
	}
}
    3de8:	bd10      	pop	{r4, pc}
    3dea:	46c0      	nop			; (mov r8, r8)
    3dec:	0000decc 	.word	0x0000decc
    3df0:	20000174 	.word	0x20000174
    3df4:	40000800 	.word	0x40000800
    3df8:	007a1200 	.word	0x007a1200
    3dfc:	02dc6c00 	.word	0x02dc6c00
    3e00:	000044d9 	.word	0x000044d9

00003e04 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    3e04:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    3e06:	490c      	ldr	r1, [pc, #48]	; (3e38 <system_clock_source_osc8m_set_config+0x34>)
    3e08:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    3e0a:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    3e0c:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    3e0e:	7840      	ldrb	r0, [r0, #1]
    3e10:	2201      	movs	r2, #1
    3e12:	4010      	ands	r0, r2
    3e14:	0180      	lsls	r0, r0, #6
    3e16:	2640      	movs	r6, #64	; 0x40
    3e18:	43b3      	bics	r3, r6
    3e1a:	4303      	orrs	r3, r0
    3e1c:	402a      	ands	r2, r5
    3e1e:	01d2      	lsls	r2, r2, #7
    3e20:	2080      	movs	r0, #128	; 0x80
    3e22:	4383      	bics	r3, r0
    3e24:	4313      	orrs	r3, r2
    3e26:	2203      	movs	r2, #3
    3e28:	4022      	ands	r2, r4
    3e2a:	0212      	lsls	r2, r2, #8
    3e2c:	4803      	ldr	r0, [pc, #12]	; (3e3c <system_clock_source_osc8m_set_config+0x38>)
    3e2e:	4003      	ands	r3, r0
    3e30:	4313      	orrs	r3, r2
    3e32:	620b      	str	r3, [r1, #32]
}
    3e34:	bd70      	pop	{r4, r5, r6, pc}
    3e36:	46c0      	nop			; (mov r8, r8)
    3e38:	40000800 	.word	0x40000800
    3e3c:	fffffcff 	.word	0xfffffcff

00003e40 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    3e40:	b5f0      	push	{r4, r5, r6, r7, lr}
    3e42:	46ce      	mov	lr, r9
    3e44:	4647      	mov	r7, r8
    3e46:	b580      	push	{r7, lr}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    3e48:	4b19      	ldr	r3, [pc, #100]	; (3eb0 <system_clock_source_osc32k_set_config+0x70>)
    3e4a:	4699      	mov	r9, r3
    3e4c:	699b      	ldr	r3, [r3, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    3e4e:	7841      	ldrb	r1, [r0, #1]
    3e50:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    3e52:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    3e54:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    3e56:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    3e58:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    3e5a:	7880      	ldrb	r0, [r0, #2]
    3e5c:	2101      	movs	r1, #1
    3e5e:	4008      	ands	r0, r1
    3e60:	0080      	lsls	r0, r0, #2
    3e62:	2204      	movs	r2, #4
    3e64:	4393      	bics	r3, r2
    3e66:	4303      	orrs	r3, r0
    3e68:	4660      	mov	r0, ip
    3e6a:	4008      	ands	r0, r1
    3e6c:	00c0      	lsls	r0, r0, #3
    3e6e:	3204      	adds	r2, #4
    3e70:	4393      	bics	r3, r2
    3e72:	4303      	orrs	r3, r0
    3e74:	0038      	movs	r0, r7
    3e76:	4008      	ands	r0, r1
    3e78:	0180      	lsls	r0, r0, #6
    3e7a:	2740      	movs	r7, #64	; 0x40
    3e7c:	43bb      	bics	r3, r7
    3e7e:	4303      	orrs	r3, r0
    3e80:	0030      	movs	r0, r6
    3e82:	4008      	ands	r0, r1
    3e84:	01c0      	lsls	r0, r0, #7
    3e86:	2680      	movs	r6, #128	; 0x80
    3e88:	43b3      	bics	r3, r6
    3e8a:	4303      	orrs	r3, r0
    3e8c:	2007      	movs	r0, #7
    3e8e:	4005      	ands	r5, r0
    3e90:	022d      	lsls	r5, r5, #8
    3e92:	4808      	ldr	r0, [pc, #32]	; (3eb4 <system_clock_source_osc32k_set_config+0x74>)
    3e94:	4003      	ands	r3, r0
    3e96:	432b      	orrs	r3, r5
    3e98:	4021      	ands	r1, r4
    3e9a:	0309      	lsls	r1, r1, #12
    3e9c:	4806      	ldr	r0, [pc, #24]	; (3eb8 <system_clock_source_osc32k_set_config+0x78>)
    3e9e:	4003      	ands	r3, r0
    3ea0:	430b      	orrs	r3, r1
    3ea2:	464a      	mov	r2, r9
    3ea4:	6193      	str	r3, [r2, #24]
}
    3ea6:	bc0c      	pop	{r2, r3}
    3ea8:	4690      	mov	r8, r2
    3eaa:	4699      	mov	r9, r3
    3eac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3eae:	46c0      	nop			; (mov r8, r8)
    3eb0:	40000800 	.word	0x40000800
    3eb4:	fffff8ff 	.word	0xfffff8ff
    3eb8:	ffffefff 	.word	0xffffefff

00003ebc <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    3ebc:	b5f0      	push	{r4, r5, r6, r7, lr}
    3ebe:	46de      	mov	lr, fp
    3ec0:	4657      	mov	r7, sl
    3ec2:	464e      	mov	r6, r9
    3ec4:	4645      	mov	r5, r8
    3ec6:	b5e0      	push	{r5, r6, r7, lr}
    3ec8:	0001      	movs	r1, r0
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    3eca:	4b26      	ldr	r3, [pc, #152]	; (3f64 <system_clock_source_xosc32k_set_config+0xa8>)
    3ecc:	469b      	mov	fp, r3
    3ece:	8a9b      	ldrh	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    3ed0:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    3ed2:	7800      	ldrb	r0, [r0, #0]
    3ed4:	4242      	negs	r2, r0
    3ed6:	4142      	adcs	r2, r0
    3ed8:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    3eda:	7888      	ldrb	r0, [r1, #2]
	temp.bit.EN1K = config->enable_1khz_output;
    3edc:	78ca      	ldrb	r2, [r1, #3]
    3ede:	4694      	mov	ip, r2
	temp.bit.EN32K = config->enable_32khz_output;
    3ee0:	790a      	ldrb	r2, [r1, #4]
    3ee2:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
    3ee4:	7b4e      	ldrb	r6, [r1, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    3ee6:	7b0f      	ldrb	r7, [r1, #12]
	temp.bit.WRTLOCK  = config->write_once;
    3ee8:	7b8c      	ldrb	r4, [r1, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    3eea:	688a      	ldr	r2, [r1, #8]
    3eec:	491e      	ldr	r1, [pc, #120]	; (3f68 <system_clock_source_xosc32k_set_config+0xac>)
    3eee:	614a      	str	r2, [r1, #20]

	SYSCTRL->XOSC32K = temp;
    3ef0:	2101      	movs	r1, #1
    3ef2:	464a      	mov	r2, r9
    3ef4:	0092      	lsls	r2, r2, #2
    3ef6:	4691      	mov	r9, r2
    3ef8:	2204      	movs	r2, #4
    3efa:	4393      	bics	r3, r2
    3efc:	464a      	mov	r2, r9
    3efe:	4313      	orrs	r3, r2
    3f00:	4642      	mov	r2, r8
    3f02:	400a      	ands	r2, r1
    3f04:	00d2      	lsls	r2, r2, #3
    3f06:	4690      	mov	r8, r2
    3f08:	2208      	movs	r2, #8
    3f0a:	4393      	bics	r3, r2
    3f0c:	4642      	mov	r2, r8
    3f0e:	4313      	orrs	r3, r2
    3f10:	4662      	mov	r2, ip
    3f12:	400a      	ands	r2, r1
    3f14:	0112      	lsls	r2, r2, #4
    3f16:	4694      	mov	ip, r2
    3f18:	2210      	movs	r2, #16
    3f1a:	4393      	bics	r3, r2
    3f1c:	4662      	mov	r2, ip
    3f1e:	4313      	orrs	r3, r2
    3f20:	4008      	ands	r0, r1
    3f22:	0140      	lsls	r0, r0, #5
    3f24:	2220      	movs	r2, #32
    3f26:	4393      	bics	r3, r2
    3f28:	4303      	orrs	r3, r0
    3f2a:	400f      	ands	r7, r1
    3f2c:	01bf      	lsls	r7, r7, #6
    3f2e:	2040      	movs	r0, #64	; 0x40
    3f30:	4383      	bics	r3, r0
    3f32:	433b      	orrs	r3, r7
    3f34:	400e      	ands	r6, r1
    3f36:	01f6      	lsls	r6, r6, #7
    3f38:	3040      	adds	r0, #64	; 0x40
    3f3a:	4383      	bics	r3, r0
    3f3c:	4333      	orrs	r3, r6
    3f3e:	3879      	subs	r0, #121	; 0x79
    3f40:	4005      	ands	r5, r0
    3f42:	022d      	lsls	r5, r5, #8
    3f44:	4809      	ldr	r0, [pc, #36]	; (3f6c <system_clock_source_xosc32k_set_config+0xb0>)
    3f46:	4003      	ands	r3, r0
    3f48:	432b      	orrs	r3, r5
    3f4a:	4021      	ands	r1, r4
    3f4c:	0309      	lsls	r1, r1, #12
    3f4e:	4808      	ldr	r0, [pc, #32]	; (3f70 <system_clock_source_xosc32k_set_config+0xb4>)
    3f50:	4003      	ands	r3, r0
    3f52:	430b      	orrs	r3, r1
    3f54:	465a      	mov	r2, fp
    3f56:	8293      	strh	r3, [r2, #20]
}
    3f58:	bc3c      	pop	{r2, r3, r4, r5}
    3f5a:	4690      	mov	r8, r2
    3f5c:	4699      	mov	r9, r3
    3f5e:	46a2      	mov	sl, r4
    3f60:	46ab      	mov	fp, r5
    3f62:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3f64:	40000800 	.word	0x40000800
    3f68:	20000174 	.word	0x20000174
    3f6c:	fffff8ff 	.word	0xfffff8ff
    3f70:	ffffefff 	.word	0xffffefff

00003f74 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    3f74:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    3f76:	7a03      	ldrb	r3, [r0, #8]
    3f78:	069b      	lsls	r3, r3, #26
    3f7a:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    3f7c:	8942      	ldrh	r2, [r0, #10]
    3f7e:	0592      	lsls	r2, r2, #22
    3f80:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    3f82:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    3f84:	4918      	ldr	r1, [pc, #96]	; (3fe8 <system_clock_source_dfll_set_config+0x74>)
    3f86:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    3f88:	7983      	ldrb	r3, [r0, #6]
    3f8a:	79c2      	ldrb	r2, [r0, #7]
    3f8c:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    3f8e:	8842      	ldrh	r2, [r0, #2]
    3f90:	8884      	ldrh	r4, [r0, #4]
    3f92:	4322      	orrs	r2, r4
    3f94:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    3f96:	7842      	ldrb	r2, [r0, #1]
    3f98:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    3f9a:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    3f9c:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    3f9e:	7803      	ldrb	r3, [r0, #0]
    3fa0:	2b04      	cmp	r3, #4
    3fa2:	d011      	beq.n	3fc8 <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    3fa4:	2b20      	cmp	r3, #32
    3fa6:	d10e      	bne.n	3fc6 <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    3fa8:	7b03      	ldrb	r3, [r0, #12]
    3faa:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    3fac:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    3fae:	4313      	orrs	r3, r2
    3fb0:	89c2      	ldrh	r2, [r0, #14]
    3fb2:	0412      	lsls	r2, r2, #16
    3fb4:	490d      	ldr	r1, [pc, #52]	; (3fec <system_clock_source_dfll_set_config+0x78>)
    3fb6:	400a      	ands	r2, r1
    3fb8:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    3fba:	4a0b      	ldr	r2, [pc, #44]	; (3fe8 <system_clock_source_dfll_set_config+0x74>)
    3fbc:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    3fbe:	6811      	ldr	r1, [r2, #0]
    3fc0:	4b0b      	ldr	r3, [pc, #44]	; (3ff0 <system_clock_source_dfll_set_config+0x7c>)
    3fc2:	430b      	orrs	r3, r1
    3fc4:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    3fc6:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    3fc8:	7b03      	ldrb	r3, [r0, #12]
    3fca:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    3fcc:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    3fce:	4313      	orrs	r3, r2
    3fd0:	89c2      	ldrh	r2, [r0, #14]
    3fd2:	0412      	lsls	r2, r2, #16
    3fd4:	4905      	ldr	r1, [pc, #20]	; (3fec <system_clock_source_dfll_set_config+0x78>)
    3fd6:	400a      	ands	r2, r1
    3fd8:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    3fda:	4a03      	ldr	r2, [pc, #12]	; (3fe8 <system_clock_source_dfll_set_config+0x74>)
    3fdc:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    3fde:	6813      	ldr	r3, [r2, #0]
    3fe0:	2104      	movs	r1, #4
    3fe2:	430b      	orrs	r3, r1
    3fe4:	6013      	str	r3, [r2, #0]
    3fe6:	e7ee      	b.n	3fc6 <system_clock_source_dfll_set_config+0x52>
    3fe8:	20000174 	.word	0x20000174
    3fec:	03ff0000 	.word	0x03ff0000
    3ff0:	00000424 	.word	0x00000424

00003ff4 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    3ff4:	2808      	cmp	r0, #8
    3ff6:	d803      	bhi.n	4000 <system_clock_source_enable+0xc>
    3ff8:	0080      	lsls	r0, r0, #2
    3ffa:	4b25      	ldr	r3, [pc, #148]	; (4090 <system_clock_source_enable+0x9c>)
    3ffc:	581b      	ldr	r3, [r3, r0]
    3ffe:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    4000:	2017      	movs	r0, #23
    4002:	e044      	b.n	408e <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    4004:	4a23      	ldr	r2, [pc, #140]	; (4094 <system_clock_source_enable+0xa0>)
    4006:	6a13      	ldr	r3, [r2, #32]
    4008:	2102      	movs	r1, #2
    400a:	430b      	orrs	r3, r1
    400c:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    400e:	2000      	movs	r0, #0
    4010:	e03d      	b.n	408e <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    4012:	4a20      	ldr	r2, [pc, #128]	; (4094 <system_clock_source_enable+0xa0>)
    4014:	6993      	ldr	r3, [r2, #24]
    4016:	2102      	movs	r1, #2
    4018:	430b      	orrs	r3, r1
    401a:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    401c:	2000      	movs	r0, #0
		break;
    401e:	e036      	b.n	408e <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    4020:	4a1c      	ldr	r2, [pc, #112]	; (4094 <system_clock_source_enable+0xa0>)
    4022:	8a13      	ldrh	r3, [r2, #16]
    4024:	2102      	movs	r1, #2
    4026:	430b      	orrs	r3, r1
    4028:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    402a:	2000      	movs	r0, #0
		break;
    402c:	e02f      	b.n	408e <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    402e:	4a19      	ldr	r2, [pc, #100]	; (4094 <system_clock_source_enable+0xa0>)
    4030:	8a93      	ldrh	r3, [r2, #20]
    4032:	2102      	movs	r1, #2
    4034:	430b      	orrs	r3, r1
    4036:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    4038:	2000      	movs	r0, #0
		break;
    403a:	e028      	b.n	408e <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    403c:	4916      	ldr	r1, [pc, #88]	; (4098 <system_clock_source_enable+0xa4>)
    403e:	680b      	ldr	r3, [r1, #0]
    4040:	2202      	movs	r2, #2
    4042:	4313      	orrs	r3, r2
    4044:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    4046:	4b13      	ldr	r3, [pc, #76]	; (4094 <system_clock_source_enable+0xa0>)
    4048:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    404a:	0019      	movs	r1, r3
    404c:	320e      	adds	r2, #14
    404e:	68cb      	ldr	r3, [r1, #12]
    4050:	421a      	tst	r2, r3
    4052:	d0fc      	beq.n	404e <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    4054:	4a10      	ldr	r2, [pc, #64]	; (4098 <system_clock_source_enable+0xa4>)
    4056:	6891      	ldr	r1, [r2, #8]
    4058:	4b0e      	ldr	r3, [pc, #56]	; (4094 <system_clock_source_enable+0xa0>)
    405a:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    405c:	6852      	ldr	r2, [r2, #4]
    405e:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    4060:	2200      	movs	r2, #0
    4062:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    4064:	0019      	movs	r1, r3
    4066:	3210      	adds	r2, #16
    4068:	68cb      	ldr	r3, [r1, #12]
    406a:	421a      	tst	r2, r3
    406c:	d0fc      	beq.n	4068 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    406e:	4b0a      	ldr	r3, [pc, #40]	; (4098 <system_clock_source_enable+0xa4>)
    4070:	681b      	ldr	r3, [r3, #0]
    4072:	b29b      	uxth	r3, r3
    4074:	4a07      	ldr	r2, [pc, #28]	; (4094 <system_clock_source_enable+0xa0>)
    4076:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    4078:	2000      	movs	r0, #0
    407a:	e008      	b.n	408e <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    407c:	4905      	ldr	r1, [pc, #20]	; (4094 <system_clock_source_enable+0xa0>)
    407e:	2244      	movs	r2, #68	; 0x44
    4080:	5c8b      	ldrb	r3, [r1, r2]
    4082:	2002      	movs	r0, #2
    4084:	4303      	orrs	r3, r0
    4086:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    4088:	2000      	movs	r0, #0
		break;
    408a:	e000      	b.n	408e <system_clock_source_enable+0x9a>
		return STATUS_OK;
    408c:	2000      	movs	r0, #0
}
    408e:	4770      	bx	lr
    4090:	0000def0 	.word	0x0000def0
    4094:	40000800 	.word	0x40000800
    4098:	20000174 	.word	0x20000174

0000409c <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    409c:	b5f0      	push	{r4, r5, r6, r7, lr}
    409e:	46de      	mov	lr, fp
    40a0:	4657      	mov	r7, sl
    40a2:	464e      	mov	r6, r9
    40a4:	4645      	mov	r5, r8
    40a6:	b5e0      	push	{r5, r6, r7, lr}
    40a8:	b091      	sub	sp, #68	; 0x44
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    40aa:	22c2      	movs	r2, #194	; 0xc2
    40ac:	00d2      	lsls	r2, r2, #3
    40ae:	4b65      	ldr	r3, [pc, #404]	; (4244 <system_clock_init+0x1a8>)
    40b0:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    40b2:	4a65      	ldr	r2, [pc, #404]	; (4248 <system_clock_init+0x1ac>)
    40b4:	6853      	ldr	r3, [r2, #4]
    40b6:	211e      	movs	r1, #30
    40b8:	438b      	bics	r3, r1
    40ba:	391a      	subs	r1, #26
    40bc:	430b      	orrs	r3, r1
    40be:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_3;
    40c0:	2203      	movs	r2, #3
    40c2:	ab01      	add	r3, sp, #4
    40c4:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    40c6:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    40c8:	4d60      	ldr	r5, [pc, #384]	; (424c <system_clock_init+0x1b0>)
    40ca:	b2e0      	uxtb	r0, r4
    40cc:	a901      	add	r1, sp, #4
    40ce:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    40d0:	3401      	adds	r4, #1
    40d2:	2c25      	cmp	r4, #37	; 0x25
    40d4:	d1f9      	bne.n	40ca <system_clock_init+0x2e>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    40d6:	a80c      	add	r0, sp, #48	; 0x30
    40d8:	2300      	movs	r3, #0
    40da:	7003      	strb	r3, [r0, #0]
	config->frequency           = 32768UL;
    40dc:	2280      	movs	r2, #128	; 0x80
    40de:	0212      	lsls	r2, r2, #8
    40e0:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    40e2:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    40e4:	2201      	movs	r2, #1
    40e6:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    40e8:	7303      	strb	r3, [r0, #12]
	config->write_once          = false;
    40ea:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    40ec:	2106      	movs	r1, #6
    40ee:	7041      	strb	r1, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
    40f0:	7082      	strb	r2, [r0, #2]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    40f2:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    40f4:	4b56      	ldr	r3, [pc, #344]	; (4250 <system_clock_init+0x1b4>)
    40f6:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    40f8:	2005      	movs	r0, #5
    40fa:	4b56      	ldr	r3, [pc, #344]	; (4254 <system_clock_init+0x1b8>)
    40fc:	4798      	blx	r3
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    40fe:	4951      	ldr	r1, [pc, #324]	; (4244 <system_clock_init+0x1a8>)
    4100:	2202      	movs	r2, #2
    4102:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    4104:	421a      	tst	r2, r3
    4106:	d0fc      	beq.n	4102 <system_clock_init+0x66>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    4108:	494e      	ldr	r1, [pc, #312]	; (4244 <system_clock_init+0x1a8>)
    410a:	8a8b      	ldrh	r3, [r1, #20]
    410c:	2280      	movs	r2, #128	; 0x80
    410e:	4313      	orrs	r3, r2
    4110:	828b      	strh	r3, [r1, #20]


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >>
    4112:	4c51      	ldr	r4, [pc, #324]	; (4258 <system_clock_init+0x1bc>)
			SYSCTRL_FUSES_OSC32K_Pos) & 0x7Ful);
    4114:	6823      	ldr	r3, [r4, #0]
    4116:	04db      	lsls	r3, r3, #19
	SYSCTRL->OSC32K.bit.CALIB =
    4118:	698a      	ldr	r2, [r1, #24]
    411a:	0e5b      	lsrs	r3, r3, #25
    411c:	041b      	lsls	r3, r3, #16
    411e:	484f      	ldr	r0, [pc, #316]	; (425c <system_clock_init+0x1c0>)
    4120:	4002      	ands	r2, r0
    4122:	4313      	orrs	r3, r2
    4124:	618b      	str	r3, [r1, #24]
	config->enable_1khz_output  = true;
    4126:	a80a      	add	r0, sp, #40	; 0x28
    4128:	2301      	movs	r3, #1
    412a:	7043      	strb	r3, [r0, #1]
	config->enable_32khz_output = true;
    412c:	7083      	strb	r3, [r0, #2]
	config->on_demand           = true;
    412e:	7103      	strb	r3, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    4130:	2207      	movs	r2, #7
    4132:	7002      	strb	r2, [r0, #0]
	config->write_once          = false;
    4134:	2500      	movs	r5, #0
    4136:	7145      	strb	r5, [r0, #5]

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    4138:	70c3      	strb	r3, [r0, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    413a:	4b49      	ldr	r3, [pc, #292]	; (4260 <system_clock_init+0x1c4>)
    413c:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    413e:	2004      	movs	r0, #4
    4140:	4b44      	ldr	r3, [pc, #272]	; (4254 <system_clock_init+0x1b8>)
    4142:	4798      	blx	r3
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    4144:	ab05      	add	r3, sp, #20
    4146:	2200      	movs	r2, #0
    4148:	805d      	strh	r5, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    414a:	809d      	strh	r5, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    414c:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    414e:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
    4150:	213f      	movs	r1, #63	; 0x3f
    4152:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    4154:	393b      	subs	r1, #59	; 0x3b
    4156:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    4158:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    415a:	6823      	ldr	r3, [r4, #0]
    415c:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    415e:	2b3f      	cmp	r3, #63	; 0x3f
    4160:	d06d      	beq.n	423e <system_clock_init+0x1a2>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
    4162:	a805      	add	r0, sp, #20
    4164:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    4166:	4b3f      	ldr	r3, [pc, #252]	; (4264 <system_clock_init+0x1c8>)
    4168:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    416a:	2303      	movs	r3, #3
    416c:	4699      	mov	r9, r3
    416e:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    4170:	231f      	movs	r3, #31
    4172:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    4174:	4b3c      	ldr	r3, [pc, #240]	; (4268 <system_clock_init+0x1cc>)
    4176:	4798      	blx	r3
	config->run_in_standby  = false;
    4178:	a804      	add	r0, sp, #16
    417a:	2500      	movs	r5, #0
    417c:	7045      	strb	r5, [r0, #1]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    417e:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    4180:	7085      	strb	r5, [r0, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    4182:	4b3a      	ldr	r3, [pc, #232]	; (426c <system_clock_init+0x1d0>)
    4184:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    4186:	2006      	movs	r0, #6
    4188:	4b32      	ldr	r3, [pc, #200]	; (4254 <system_clock_init+0x1b8>)
    418a:	469a      	mov	sl, r3
    418c:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    418e:	4b38      	ldr	r3, [pc, #224]	; (4270 <system_clock_init+0x1d4>)
    4190:	4798      	blx	r3
	config->high_when_disabled = false;
    4192:	ac01      	add	r4, sp, #4
    4194:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    4196:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    4198:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    419a:	2305      	movs	r3, #5
    419c:	7023      	strb	r3, [r4, #0]
    419e:	331b      	adds	r3, #27
    41a0:	4698      	mov	r8, r3
    41a2:	6063      	str	r3, [r4, #4]
    41a4:	0021      	movs	r1, r4
    41a6:	2001      	movs	r0, #1
    41a8:	4f32      	ldr	r7, [pc, #200]	; (4274 <system_clock_init+0x1d8>)
    41aa:	47b8      	blx	r7
    41ac:	2001      	movs	r0, #1
    41ae:	4e32      	ldr	r6, [pc, #200]	; (4278 <system_clock_init+0x1dc>)
    41b0:	47b0      	blx	r6
	config->high_when_disabled = false;
    41b2:	7065      	strb	r5, [r4, #1]
	config->output_enable      = false;
    41b4:	7265      	strb	r5, [r4, #9]
    41b6:	2304      	movs	r3, #4
    41b8:	7023      	strb	r3, [r4, #0]
    41ba:	4643      	mov	r3, r8
    41bc:	6063      	str	r3, [r4, #4]
    41be:	3b1f      	subs	r3, #31
    41c0:	469b      	mov	fp, r3
    41c2:	7223      	strb	r3, [r4, #8]
    41c4:	0021      	movs	r1, r4
    41c6:	2002      	movs	r0, #2
    41c8:	47b8      	blx	r7
    41ca:	2002      	movs	r0, #2
    41cc:	47b0      	blx	r6
	config->high_when_disabled = false;
    41ce:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    41d0:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    41d2:	7265      	strb	r5, [r4, #9]
    41d4:	464b      	mov	r3, r9
    41d6:	7023      	strb	r3, [r4, #0]
    41d8:	4643      	mov	r3, r8
    41da:	6063      	str	r3, [r4, #4]
    41dc:	0021      	movs	r1, r4
    41de:	2004      	movs	r0, #4
    41e0:	47b8      	blx	r7
    41e2:	2004      	movs	r0, #4
    41e4:	47b0      	blx	r6
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    41e6:	465b      	mov	r3, fp
    41e8:	7023      	strb	r3, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    41ea:	0021      	movs	r1, r4
    41ec:	2000      	movs	r0, #0
    41ee:	4b17      	ldr	r3, [pc, #92]	; (424c <system_clock_init+0x1b0>)
    41f0:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    41f2:	2000      	movs	r0, #0
    41f4:	4b21      	ldr	r3, [pc, #132]	; (427c <system_clock_init+0x1e0>)
    41f6:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    41f8:	2007      	movs	r0, #7
    41fa:	47d0      	blx	sl
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    41fc:	4911      	ldr	r1, [pc, #68]	; (4244 <system_clock_init+0x1a8>)
    41fe:	22d0      	movs	r2, #208	; 0xd0
    4200:	68cb      	ldr	r3, [r1, #12]
    4202:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    4204:	2bd0      	cmp	r3, #208	; 0xd0
    4206:	d1fb      	bne.n	4200 <system_clock_init+0x164>
	PM->CPUSEL.reg = (uint32_t)divider;
    4208:	4a1d      	ldr	r2, [pc, #116]	; (4280 <system_clock_init+0x1e4>)
    420a:	2300      	movs	r3, #0
    420c:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    420e:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    4210:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    4212:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    4214:	a901      	add	r1, sp, #4
    4216:	2201      	movs	r2, #1
    4218:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    421a:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    421c:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    421e:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    4220:	3307      	adds	r3, #7
    4222:	700b      	strb	r3, [r1, #0]
    4224:	2000      	movs	r0, #0
    4226:	4b13      	ldr	r3, [pc, #76]	; (4274 <system_clock_init+0x1d8>)
    4228:	4798      	blx	r3
    422a:	2000      	movs	r0, #0
    422c:	4b12      	ldr	r3, [pc, #72]	; (4278 <system_clock_init+0x1dc>)
    422e:	4798      	blx	r3
#endif
}
    4230:	b011      	add	sp, #68	; 0x44
    4232:	bc3c      	pop	{r2, r3, r4, r5}
    4234:	4690      	mov	r8, r2
    4236:	4699      	mov	r9, r3
    4238:	46a2      	mov	sl, r4
    423a:	46ab      	mov	fp, r5
    423c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    423e:	3b20      	subs	r3, #32
    4240:	e78f      	b.n	4162 <system_clock_init+0xc6>
    4242:	46c0      	nop			; (mov r8, r8)
    4244:	40000800 	.word	0x40000800
    4248:	41004000 	.word	0x41004000
    424c:	000044bd 	.word	0x000044bd
    4250:	00003ebd 	.word	0x00003ebd
    4254:	00003ff5 	.word	0x00003ff5
    4258:	00806024 	.word	0x00806024
    425c:	ff80ffff 	.word	0xff80ffff
    4260:	00003e41 	.word	0x00003e41
    4264:	ffffb71b 	.word	0xffffb71b
    4268:	00003f75 	.word	0x00003f75
    426c:	00003e05 	.word	0x00003e05
    4270:	00004285 	.word	0x00004285
    4274:	000042a9 	.word	0x000042a9
    4278:	00004361 	.word	0x00004361
    427c:	00004431 	.word	0x00004431
    4280:	40000400 	.word	0x40000400

00004284 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    4284:	4a06      	ldr	r2, [pc, #24]	; (42a0 <system_gclk_init+0x1c>)
    4286:	6993      	ldr	r3, [r2, #24]
    4288:	2108      	movs	r1, #8
    428a:	430b      	orrs	r3, r1
    428c:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    428e:	2201      	movs	r2, #1
    4290:	4b04      	ldr	r3, [pc, #16]	; (42a4 <system_gclk_init+0x20>)
    4292:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    4294:	0019      	movs	r1, r3
    4296:	780b      	ldrb	r3, [r1, #0]
    4298:	4213      	tst	r3, r2
    429a:	d1fc      	bne.n	4296 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    429c:	4770      	bx	lr
    429e:	46c0      	nop			; (mov r8, r8)
    42a0:	40000400 	.word	0x40000400
    42a4:	40000c00 	.word	0x40000c00

000042a8 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    42a8:	b570      	push	{r4, r5, r6, lr}
    42aa:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    42ac:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    42ae:	780d      	ldrb	r5, [r1, #0]
    42b0:	022d      	lsls	r5, r5, #8
    42b2:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    42b4:	784b      	ldrb	r3, [r1, #1]
    42b6:	2b00      	cmp	r3, #0
    42b8:	d002      	beq.n	42c0 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    42ba:	2380      	movs	r3, #128	; 0x80
    42bc:	02db      	lsls	r3, r3, #11
    42be:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    42c0:	7a4b      	ldrb	r3, [r1, #9]
    42c2:	2b00      	cmp	r3, #0
    42c4:	d002      	beq.n	42cc <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    42c6:	2380      	movs	r3, #128	; 0x80
    42c8:	031b      	lsls	r3, r3, #12
    42ca:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    42cc:	6848      	ldr	r0, [r1, #4]
    42ce:	2801      	cmp	r0, #1
    42d0:	d910      	bls.n	42f4 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    42d2:	1e43      	subs	r3, r0, #1
    42d4:	4218      	tst	r0, r3
    42d6:	d134      	bne.n	4342 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    42d8:	2802      	cmp	r0, #2
    42da:	d930      	bls.n	433e <system_gclk_gen_set_config+0x96>
    42dc:	2302      	movs	r3, #2
    42de:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    42e0:	3201      	adds	r2, #1
						mask <<= 1) {
    42e2:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    42e4:	4298      	cmp	r0, r3
    42e6:	d8fb      	bhi.n	42e0 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    42e8:	0212      	lsls	r2, r2, #8
    42ea:	4332      	orrs	r2, r6
    42ec:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    42ee:	2380      	movs	r3, #128	; 0x80
    42f0:	035b      	lsls	r3, r3, #13
    42f2:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    42f4:	7a0b      	ldrb	r3, [r1, #8]
    42f6:	2b00      	cmp	r3, #0
    42f8:	d002      	beq.n	4300 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    42fa:	2380      	movs	r3, #128	; 0x80
    42fc:	039b      	lsls	r3, r3, #14
    42fe:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4300:	4a13      	ldr	r2, [pc, #76]	; (4350 <system_gclk_gen_set_config+0xa8>)
    4302:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    4304:	b25b      	sxtb	r3, r3
    4306:	2b00      	cmp	r3, #0
    4308:	dbfb      	blt.n	4302 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    430a:	4b12      	ldr	r3, [pc, #72]	; (4354 <system_gclk_gen_set_config+0xac>)
    430c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    430e:	4b12      	ldr	r3, [pc, #72]	; (4358 <system_gclk_gen_set_config+0xb0>)
    4310:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4312:	4a0f      	ldr	r2, [pc, #60]	; (4350 <system_gclk_gen_set_config+0xa8>)
    4314:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    4316:	b25b      	sxtb	r3, r3
    4318:	2b00      	cmp	r3, #0
    431a:	dbfb      	blt.n	4314 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    431c:	4b0c      	ldr	r3, [pc, #48]	; (4350 <system_gclk_gen_set_config+0xa8>)
    431e:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4320:	001a      	movs	r2, r3
    4322:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    4324:	b25b      	sxtb	r3, r3
    4326:	2b00      	cmp	r3, #0
    4328:	dbfb      	blt.n	4322 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    432a:	4a09      	ldr	r2, [pc, #36]	; (4350 <system_gclk_gen_set_config+0xa8>)
    432c:	6853      	ldr	r3, [r2, #4]
    432e:	2180      	movs	r1, #128	; 0x80
    4330:	0249      	lsls	r1, r1, #9
    4332:	400b      	ands	r3, r1
    4334:	431d      	orrs	r5, r3
    4336:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    4338:	4b08      	ldr	r3, [pc, #32]	; (435c <system_gclk_gen_set_config+0xb4>)
    433a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    433c:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    433e:	2200      	movs	r2, #0
    4340:	e7d2      	b.n	42e8 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    4342:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    4344:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    4346:	2380      	movs	r3, #128	; 0x80
    4348:	029b      	lsls	r3, r3, #10
    434a:	431d      	orrs	r5, r3
    434c:	e7d2      	b.n	42f4 <system_gclk_gen_set_config+0x4c>
    434e:	46c0      	nop			; (mov r8, r8)
    4350:	40000c00 	.word	0x40000c00
    4354:	00002b71 	.word	0x00002b71
    4358:	40000c08 	.word	0x40000c08
    435c:	00002bb1 	.word	0x00002bb1

00004360 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    4360:	b510      	push	{r4, lr}
    4362:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4364:	4a0b      	ldr	r2, [pc, #44]	; (4394 <system_gclk_gen_enable+0x34>)
    4366:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4368:	b25b      	sxtb	r3, r3
    436a:	2b00      	cmp	r3, #0
    436c:	dbfb      	blt.n	4366 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    436e:	4b0a      	ldr	r3, [pc, #40]	; (4398 <system_gclk_gen_enable+0x38>)
    4370:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    4372:	4b0a      	ldr	r3, [pc, #40]	; (439c <system_gclk_gen_enable+0x3c>)
    4374:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4376:	4a07      	ldr	r2, [pc, #28]	; (4394 <system_gclk_gen_enable+0x34>)
    4378:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    437a:	b25b      	sxtb	r3, r3
    437c:	2b00      	cmp	r3, #0
    437e:	dbfb      	blt.n	4378 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    4380:	4a04      	ldr	r2, [pc, #16]	; (4394 <system_gclk_gen_enable+0x34>)
    4382:	6851      	ldr	r1, [r2, #4]
    4384:	2380      	movs	r3, #128	; 0x80
    4386:	025b      	lsls	r3, r3, #9
    4388:	430b      	orrs	r3, r1
    438a:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    438c:	4b04      	ldr	r3, [pc, #16]	; (43a0 <system_gclk_gen_enable+0x40>)
    438e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    4390:	bd10      	pop	{r4, pc}
    4392:	46c0      	nop			; (mov r8, r8)
    4394:	40000c00 	.word	0x40000c00
    4398:	00002b71 	.word	0x00002b71
    439c:	40000c04 	.word	0x40000c04
    43a0:	00002bb1 	.word	0x00002bb1

000043a4 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    43a4:	b570      	push	{r4, r5, r6, lr}
    43a6:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    43a8:	4a1a      	ldr	r2, [pc, #104]	; (4414 <system_gclk_gen_get_hz+0x70>)
    43aa:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    43ac:	b25b      	sxtb	r3, r3
    43ae:	2b00      	cmp	r3, #0
    43b0:	dbfb      	blt.n	43aa <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    43b2:	4b19      	ldr	r3, [pc, #100]	; (4418 <system_gclk_gen_get_hz+0x74>)
    43b4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    43b6:	4b19      	ldr	r3, [pc, #100]	; (441c <system_gclk_gen_get_hz+0x78>)
    43b8:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    43ba:	4a16      	ldr	r2, [pc, #88]	; (4414 <system_gclk_gen_get_hz+0x70>)
    43bc:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    43be:	b25b      	sxtb	r3, r3
    43c0:	2b00      	cmp	r3, #0
    43c2:	dbfb      	blt.n	43bc <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    43c4:	4e13      	ldr	r6, [pc, #76]	; (4414 <system_gclk_gen_get_hz+0x70>)
    43c6:	6870      	ldr	r0, [r6, #4]
    43c8:	04c0      	lsls	r0, r0, #19
    43ca:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    43cc:	4b14      	ldr	r3, [pc, #80]	; (4420 <system_gclk_gen_get_hz+0x7c>)
    43ce:	4798      	blx	r3
    43d0:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    43d2:	4b12      	ldr	r3, [pc, #72]	; (441c <system_gclk_gen_get_hz+0x78>)
    43d4:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    43d6:	6876      	ldr	r6, [r6, #4]
    43d8:	02f6      	lsls	r6, r6, #11
    43da:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    43dc:	4b11      	ldr	r3, [pc, #68]	; (4424 <system_gclk_gen_get_hz+0x80>)
    43de:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    43e0:	4a0c      	ldr	r2, [pc, #48]	; (4414 <system_gclk_gen_get_hz+0x70>)
    43e2:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    43e4:	b25b      	sxtb	r3, r3
    43e6:	2b00      	cmp	r3, #0
    43e8:	dbfb      	blt.n	43e2 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    43ea:	4b0a      	ldr	r3, [pc, #40]	; (4414 <system_gclk_gen_get_hz+0x70>)
    43ec:	689c      	ldr	r4, [r3, #8]
    43ee:	0224      	lsls	r4, r4, #8
    43f0:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    43f2:	4b0d      	ldr	r3, [pc, #52]	; (4428 <system_gclk_gen_get_hz+0x84>)
    43f4:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    43f6:	2e00      	cmp	r6, #0
    43f8:	d107      	bne.n	440a <system_gclk_gen_get_hz+0x66>
    43fa:	2c01      	cmp	r4, #1
    43fc:	d907      	bls.n	440e <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    43fe:	0021      	movs	r1, r4
    4400:	0028      	movs	r0, r5
    4402:	4b0a      	ldr	r3, [pc, #40]	; (442c <system_gclk_gen_get_hz+0x88>)
    4404:	4798      	blx	r3
    4406:	0005      	movs	r5, r0
    4408:	e001      	b.n	440e <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    440a:	3401      	adds	r4, #1
    440c:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    440e:	0028      	movs	r0, r5
    4410:	bd70      	pop	{r4, r5, r6, pc}
    4412:	46c0      	nop			; (mov r8, r8)
    4414:	40000c00 	.word	0x40000c00
    4418:	00002b71 	.word	0x00002b71
    441c:	40000c04 	.word	0x40000c04
    4420:	00003d71 	.word	0x00003d71
    4424:	40000c08 	.word	0x40000c08
    4428:	00002bb1 	.word	0x00002bb1
    442c:	0000bb5d 	.word	0x0000bb5d

00004430 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    4430:	b510      	push	{r4, lr}
    4432:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    4434:	4b06      	ldr	r3, [pc, #24]	; (4450 <system_gclk_chan_enable+0x20>)
    4436:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    4438:	4b06      	ldr	r3, [pc, #24]	; (4454 <system_gclk_chan_enable+0x24>)
    443a:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    443c:	4a06      	ldr	r2, [pc, #24]	; (4458 <system_gclk_chan_enable+0x28>)
    443e:	8853      	ldrh	r3, [r2, #2]
    4440:	2180      	movs	r1, #128	; 0x80
    4442:	01c9      	lsls	r1, r1, #7
    4444:	430b      	orrs	r3, r1
    4446:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    4448:	4b04      	ldr	r3, [pc, #16]	; (445c <system_gclk_chan_enable+0x2c>)
    444a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    444c:	bd10      	pop	{r4, pc}
    444e:	46c0      	nop			; (mov r8, r8)
    4450:	00002b71 	.word	0x00002b71
    4454:	40000c02 	.word	0x40000c02
    4458:	40000c00 	.word	0x40000c00
    445c:	00002bb1 	.word	0x00002bb1

00004460 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    4460:	b510      	push	{r4, lr}
    4462:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    4464:	4b0f      	ldr	r3, [pc, #60]	; (44a4 <system_gclk_chan_disable+0x44>)
    4466:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    4468:	4b0f      	ldr	r3, [pc, #60]	; (44a8 <system_gclk_chan_disable+0x48>)
    446a:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    446c:	4a0f      	ldr	r2, [pc, #60]	; (44ac <system_gclk_chan_disable+0x4c>)
    446e:	8853      	ldrh	r3, [r2, #2]
    4470:	051b      	lsls	r3, r3, #20
    4472:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    4474:	8853      	ldrh	r3, [r2, #2]
    4476:	490e      	ldr	r1, [pc, #56]	; (44b0 <system_gclk_chan_disable+0x50>)
    4478:	400b      	ands	r3, r1
    447a:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    447c:	8853      	ldrh	r3, [r2, #2]
    447e:	490d      	ldr	r1, [pc, #52]	; (44b4 <system_gclk_chan_disable+0x54>)
    4480:	400b      	ands	r3, r1
    4482:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    4484:	0011      	movs	r1, r2
    4486:	2280      	movs	r2, #128	; 0x80
    4488:	01d2      	lsls	r2, r2, #7
    448a:	884b      	ldrh	r3, [r1, #2]
    448c:	4213      	tst	r3, r2
    448e:	d1fc      	bne.n	448a <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    4490:	4906      	ldr	r1, [pc, #24]	; (44ac <system_gclk_chan_disable+0x4c>)
    4492:	884a      	ldrh	r2, [r1, #2]
    4494:	0203      	lsls	r3, r0, #8
    4496:	4806      	ldr	r0, [pc, #24]	; (44b0 <system_gclk_chan_disable+0x50>)
    4498:	4002      	ands	r2, r0
    449a:	4313      	orrs	r3, r2
    449c:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    449e:	4b06      	ldr	r3, [pc, #24]	; (44b8 <system_gclk_chan_disable+0x58>)
    44a0:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    44a2:	bd10      	pop	{r4, pc}
    44a4:	00002b71 	.word	0x00002b71
    44a8:	40000c02 	.word	0x40000c02
    44ac:	40000c00 	.word	0x40000c00
    44b0:	fffff0ff 	.word	0xfffff0ff
    44b4:	ffffbfff 	.word	0xffffbfff
    44b8:	00002bb1 	.word	0x00002bb1

000044bc <system_gclk_chan_set_config>:
{
    44bc:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    44be:	780c      	ldrb	r4, [r1, #0]
    44c0:	0224      	lsls	r4, r4, #8
    44c2:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    44c4:	4b02      	ldr	r3, [pc, #8]	; (44d0 <system_gclk_chan_set_config+0x14>)
    44c6:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    44c8:	b2a4      	uxth	r4, r4
    44ca:	4b02      	ldr	r3, [pc, #8]	; (44d4 <system_gclk_chan_set_config+0x18>)
    44cc:	805c      	strh	r4, [r3, #2]
}
    44ce:	bd10      	pop	{r4, pc}
    44d0:	00004461 	.word	0x00004461
    44d4:	40000c00 	.word	0x40000c00

000044d8 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    44d8:	b510      	push	{r4, lr}
    44da:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    44dc:	4b06      	ldr	r3, [pc, #24]	; (44f8 <system_gclk_chan_get_hz+0x20>)
    44de:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    44e0:	4b06      	ldr	r3, [pc, #24]	; (44fc <system_gclk_chan_get_hz+0x24>)
    44e2:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    44e4:	4b06      	ldr	r3, [pc, #24]	; (4500 <system_gclk_chan_get_hz+0x28>)
    44e6:	885c      	ldrh	r4, [r3, #2]
    44e8:	0524      	lsls	r4, r4, #20
    44ea:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    44ec:	4b05      	ldr	r3, [pc, #20]	; (4504 <system_gclk_chan_get_hz+0x2c>)
    44ee:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    44f0:	0020      	movs	r0, r4
    44f2:	4b05      	ldr	r3, [pc, #20]	; (4508 <system_gclk_chan_get_hz+0x30>)
    44f4:	4798      	blx	r3
}
    44f6:	bd10      	pop	{r4, pc}
    44f8:	00002b71 	.word	0x00002b71
    44fc:	40000c02 	.word	0x40000c02
    4500:	40000c00 	.word	0x40000c00
    4504:	00002bb1 	.word	0x00002bb1
    4508:	000043a5 	.word	0x000043a5

0000450c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    450c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    450e:	78d3      	ldrb	r3, [r2, #3]
    4510:	2b00      	cmp	r3, #0
    4512:	d135      	bne.n	4580 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    4514:	7813      	ldrb	r3, [r2, #0]
    4516:	2b80      	cmp	r3, #128	; 0x80
    4518:	d029      	beq.n	456e <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    451a:	061b      	lsls	r3, r3, #24
    451c:	2480      	movs	r4, #128	; 0x80
    451e:	0264      	lsls	r4, r4, #9
    4520:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    4522:	7854      	ldrb	r4, [r2, #1]
    4524:	2502      	movs	r5, #2
    4526:	43ac      	bics	r4, r5
    4528:	d106      	bne.n	4538 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    452a:	7894      	ldrb	r4, [r2, #2]
    452c:	2c00      	cmp	r4, #0
    452e:	d120      	bne.n	4572 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    4530:	2480      	movs	r4, #128	; 0x80
    4532:	02a4      	lsls	r4, r4, #10
    4534:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    4536:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    4538:	7854      	ldrb	r4, [r2, #1]
    453a:	3c01      	subs	r4, #1
    453c:	2c01      	cmp	r4, #1
    453e:	d91c      	bls.n	457a <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    4540:	040d      	lsls	r5, r1, #16
    4542:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    4544:	24a0      	movs	r4, #160	; 0xa0
    4546:	05e4      	lsls	r4, r4, #23
    4548:	432c      	orrs	r4, r5
    454a:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    454c:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    454e:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    4550:	24d0      	movs	r4, #208	; 0xd0
    4552:	0624      	lsls	r4, r4, #24
    4554:	432c      	orrs	r4, r5
    4556:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4558:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    455a:	78d4      	ldrb	r4, [r2, #3]
    455c:	2c00      	cmp	r4, #0
    455e:	d122      	bne.n	45a6 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    4560:	035b      	lsls	r3, r3, #13
    4562:	d51c      	bpl.n	459e <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    4564:	7893      	ldrb	r3, [r2, #2]
    4566:	2b01      	cmp	r3, #1
    4568:	d01e      	beq.n	45a8 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    456a:	6141      	str	r1, [r0, #20]
    456c:	e017      	b.n	459e <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    456e:	2300      	movs	r3, #0
    4570:	e7d7      	b.n	4522 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    4572:	24c0      	movs	r4, #192	; 0xc0
    4574:	02e4      	lsls	r4, r4, #11
    4576:	4323      	orrs	r3, r4
    4578:	e7dd      	b.n	4536 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    457a:	4c0d      	ldr	r4, [pc, #52]	; (45b0 <_system_pinmux_config+0xa4>)
    457c:	4023      	ands	r3, r4
    457e:	e7df      	b.n	4540 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    4580:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    4582:	040c      	lsls	r4, r1, #16
    4584:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    4586:	23a0      	movs	r3, #160	; 0xa0
    4588:	05db      	lsls	r3, r3, #23
    458a:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    458c:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    458e:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    4590:	23d0      	movs	r3, #208	; 0xd0
    4592:	061b      	lsls	r3, r3, #24
    4594:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4596:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    4598:	78d3      	ldrb	r3, [r2, #3]
    459a:	2b00      	cmp	r3, #0
    459c:	d103      	bne.n	45a6 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    459e:	7853      	ldrb	r3, [r2, #1]
    45a0:	3b01      	subs	r3, #1
    45a2:	2b01      	cmp	r3, #1
    45a4:	d902      	bls.n	45ac <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    45a6:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    45a8:	6181      	str	r1, [r0, #24]
    45aa:	e7f8      	b.n	459e <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    45ac:	6081      	str	r1, [r0, #8]
}
    45ae:	e7fa      	b.n	45a6 <_system_pinmux_config+0x9a>
    45b0:	fffbffff 	.word	0xfffbffff

000045b4 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    45b4:	b510      	push	{r4, lr}
    45b6:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    45b8:	09c1      	lsrs	r1, r0, #7
		return NULL;
    45ba:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    45bc:	2900      	cmp	r1, #0
    45be:	d104      	bne.n	45ca <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    45c0:	0943      	lsrs	r3, r0, #5
    45c2:	01db      	lsls	r3, r3, #7
    45c4:	4905      	ldr	r1, [pc, #20]	; (45dc <system_pinmux_pin_set_config+0x28>)
    45c6:	468c      	mov	ip, r1
    45c8:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    45ca:	241f      	movs	r4, #31
    45cc:	4020      	ands	r0, r4
    45ce:	2101      	movs	r1, #1
    45d0:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    45d2:	0018      	movs	r0, r3
    45d4:	4b02      	ldr	r3, [pc, #8]	; (45e0 <system_pinmux_pin_set_config+0x2c>)
    45d6:	4798      	blx	r3
}
    45d8:	bd10      	pop	{r4, pc}
    45da:	46c0      	nop			; (mov r8, r8)
    45dc:	41004400 	.word	0x41004400
    45e0:	0000450d 	.word	0x0000450d

000045e4 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    45e4:	4770      	bx	lr
	...

000045e8 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    45e8:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    45ea:	4b05      	ldr	r3, [pc, #20]	; (4600 <system_init+0x18>)
    45ec:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    45ee:	4b05      	ldr	r3, [pc, #20]	; (4604 <system_init+0x1c>)
    45f0:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    45f2:	4b05      	ldr	r3, [pc, #20]	; (4608 <system_init+0x20>)
    45f4:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    45f6:	4b05      	ldr	r3, [pc, #20]	; (460c <system_init+0x24>)
    45f8:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    45fa:	4b05      	ldr	r3, [pc, #20]	; (4610 <system_init+0x28>)
    45fc:	4798      	blx	r3
}
    45fe:	bd10      	pop	{r4, pc}
    4600:	0000409d 	.word	0x0000409d
    4604:	00002be1 	.word	0x00002be1
    4608:	000045e5 	.word	0x000045e5
    460c:	00002d8d 	.word	0x00002d8d
    4610:	000045e5 	.word	0x000045e5

00004614 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    4614:	1c93      	adds	r3, r2, #2
    4616:	009b      	lsls	r3, r3, #2
    4618:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    461a:	2a02      	cmp	r2, #2
    461c:	d009      	beq.n	4632 <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    461e:	2a03      	cmp	r2, #3
    4620:	d00c      	beq.n	463c <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    4622:	2301      	movs	r3, #1
    4624:	4093      	lsls	r3, r2
    4626:	001a      	movs	r2, r3
    4628:	7e03      	ldrb	r3, [r0, #24]
    462a:	4313      	orrs	r3, r2
    462c:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    462e:	2000      	movs	r0, #0
    4630:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    4632:	7e03      	ldrb	r3, [r0, #24]
    4634:	2210      	movs	r2, #16
    4636:	4313      	orrs	r3, r2
    4638:	7603      	strb	r3, [r0, #24]
    463a:	e7f8      	b.n	462e <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    463c:	7e03      	ldrb	r3, [r0, #24]
    463e:	2220      	movs	r2, #32
    4640:	4313      	orrs	r3, r2
    4642:	7603      	strb	r3, [r0, #24]
    4644:	e7f3      	b.n	462e <tc_register_callback+0x1a>
	...

00004648 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    4648:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    464a:	0080      	lsls	r0, r0, #2
    464c:	4b16      	ldr	r3, [pc, #88]	; (46a8 <_tc_interrupt_handler+0x60>)
    464e:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    4650:	6823      	ldr	r3, [r4, #0]
    4652:	7b9d      	ldrb	r5, [r3, #14]
    4654:	7e22      	ldrb	r2, [r4, #24]
    4656:	7e63      	ldrb	r3, [r4, #25]
    4658:	4013      	ands	r3, r2
    465a:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    465c:	07eb      	lsls	r3, r5, #31
    465e:	d406      	bmi.n	466e <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    4660:	07ab      	lsls	r3, r5, #30
    4662:	d40b      	bmi.n	467c <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    4664:	06eb      	lsls	r3, r5, #27
    4666:	d410      	bmi.n	468a <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    4668:	06ab      	lsls	r3, r5, #26
    466a:	d415      	bmi.n	4698 <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    466c:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    466e:	0020      	movs	r0, r4
    4670:	68a3      	ldr	r3, [r4, #8]
    4672:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    4674:	2301      	movs	r3, #1
    4676:	6822      	ldr	r2, [r4, #0]
    4678:	7393      	strb	r3, [r2, #14]
    467a:	e7f1      	b.n	4660 <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    467c:	0020      	movs	r0, r4
    467e:	68e3      	ldr	r3, [r4, #12]
    4680:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    4682:	2302      	movs	r3, #2
    4684:	6822      	ldr	r2, [r4, #0]
    4686:	7393      	strb	r3, [r2, #14]
    4688:	e7ec      	b.n	4664 <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    468a:	0020      	movs	r0, r4
    468c:	6923      	ldr	r3, [r4, #16]
    468e:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    4690:	2310      	movs	r3, #16
    4692:	6822      	ldr	r2, [r4, #0]
    4694:	7393      	strb	r3, [r2, #14]
    4696:	e7e7      	b.n	4668 <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    4698:	0020      	movs	r0, r4
    469a:	6963      	ldr	r3, [r4, #20]
    469c:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    469e:	6823      	ldr	r3, [r4, #0]
    46a0:	2220      	movs	r2, #32
    46a2:	739a      	strb	r2, [r3, #14]
}
    46a4:	e7e2      	b.n	466c <_tc_interrupt_handler+0x24>
    46a6:	46c0      	nop			; (mov r8, r8)
    46a8:	20000b34 	.word	0x20000b34

000046ac <TC3_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    46ac:	b510      	push	{r4, lr}
    46ae:	2000      	movs	r0, #0
    46b0:	4b01      	ldr	r3, [pc, #4]	; (46b8 <TC3_Handler+0xc>)
    46b2:	4798      	blx	r3
    46b4:	bd10      	pop	{r4, pc}
    46b6:	46c0      	nop			; (mov r8, r8)
    46b8:	00004649 	.word	0x00004649

000046bc <TC4_Handler>:
    46bc:	b510      	push	{r4, lr}
    46be:	2001      	movs	r0, #1
    46c0:	4b01      	ldr	r3, [pc, #4]	; (46c8 <TC4_Handler+0xc>)
    46c2:	4798      	blx	r3
    46c4:	bd10      	pop	{r4, pc}
    46c6:	46c0      	nop			; (mov r8, r8)
    46c8:	00004649 	.word	0x00004649

000046cc <TC5_Handler>:
    46cc:	b510      	push	{r4, lr}
    46ce:	2002      	movs	r0, #2
    46d0:	4b01      	ldr	r3, [pc, #4]	; (46d8 <TC5_Handler+0xc>)
    46d2:	4798      	blx	r3
    46d4:	bd10      	pop	{r4, pc}
    46d6:	46c0      	nop			; (mov r8, r8)
    46d8:	00004649 	.word	0x00004649

000046dc <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    46dc:	b530      	push	{r4, r5, lr}
    46de:	b085      	sub	sp, #20
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    46e0:	aa01      	add	r2, sp, #4
    46e2:	4b0b      	ldr	r3, [pc, #44]	; (4710 <_tc_get_inst_index+0x34>)
    46e4:	cb32      	ldmia	r3!, {r1, r4, r5}
    46e6:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    46e8:	9b01      	ldr	r3, [sp, #4]
    46ea:	4298      	cmp	r0, r3
    46ec:	d00d      	beq.n	470a <_tc_get_inst_index+0x2e>
    46ee:	9b02      	ldr	r3, [sp, #8]
    46f0:	4298      	cmp	r0, r3
    46f2:	d008      	beq.n	4706 <_tc_get_inst_index+0x2a>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    46f4:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
    46f6:	9a03      	ldr	r2, [sp, #12]
    46f8:	4282      	cmp	r2, r0
    46fa:	d002      	beq.n	4702 <_tc_get_inst_index+0x26>
}
    46fc:	0018      	movs	r0, r3
    46fe:	b005      	add	sp, #20
    4700:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    4702:	3302      	adds	r3, #2
    4704:	e002      	b.n	470c <_tc_get_inst_index+0x30>
    4706:	2301      	movs	r3, #1
    4708:	e000      	b.n	470c <_tc_get_inst_index+0x30>
    470a:	2300      	movs	r3, #0
			return i;
    470c:	b2db      	uxtb	r3, r3
    470e:	e7f5      	b.n	46fc <_tc_get_inst_index+0x20>
    4710:	0000df14 	.word	0x0000df14

00004714 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    4714:	b5f0      	push	{r4, r5, r6, r7, lr}
    4716:	b087      	sub	sp, #28
    4718:	0004      	movs	r4, r0
    471a:	000d      	movs	r5, r1
    471c:	0016      	movs	r6, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    471e:	0008      	movs	r0, r1
    4720:	4b85      	ldr	r3, [pc, #532]	; (4938 <tc_init+0x224>)
    4722:	4798      	blx	r3
    4724:	0007      	movs	r7, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    4726:	ab05      	add	r3, sp, #20
    4728:	221b      	movs	r2, #27
    472a:	701a      	strb	r2, [r3, #0]
    472c:	3201      	adds	r2, #1
    472e:	705a      	strb	r2, [r3, #1]
    4730:	709a      	strb	r2, [r3, #2]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    4732:	ab03      	add	r3, sp, #12
    4734:	2280      	movs	r2, #128	; 0x80
    4736:	0112      	lsls	r2, r2, #4
    4738:	801a      	strh	r2, [r3, #0]
    473a:	2280      	movs	r2, #128	; 0x80
    473c:	0152      	lsls	r2, r2, #5
    473e:	805a      	strh	r2, [r3, #2]
    4740:	2280      	movs	r2, #128	; 0x80
    4742:	0192      	lsls	r2, r2, #6
    4744:	809a      	strh	r2, [r3, #4]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    4746:	2300      	movs	r3, #0
    4748:	60a3      	str	r3, [r4, #8]
    474a:	60e3      	str	r3, [r4, #12]
    474c:	6123      	str	r3, [r4, #16]
    474e:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    4750:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    4752:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    4754:	0082      	lsls	r2, r0, #2
    4756:	4b79      	ldr	r3, [pc, #484]	; (493c <tc_init+0x228>)
    4758:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    475a:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    475c:	78b3      	ldrb	r3, [r6, #2]
    475e:	2b08      	cmp	r3, #8
    4760:	d006      	beq.n	4770 <tc_init+0x5c>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    4762:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    4764:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    4766:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    4768:	07db      	lsls	r3, r3, #31
    476a:	d505      	bpl.n	4778 <tc_init+0x64>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    476c:	b007      	add	sp, #28
    476e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    4770:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    4772:	07fa      	lsls	r2, r7, #31
    4774:	d5fa      	bpl.n	476c <tc_init+0x58>
    4776:	e7f4      	b.n	4762 <tc_init+0x4e>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    4778:	7beb      	ldrb	r3, [r5, #15]
		return STATUS_ERR_DENIED;
    477a:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    477c:	06db      	lsls	r3, r3, #27
    477e:	d4f5      	bmi.n	476c <tc_init+0x58>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    4780:	882b      	ldrh	r3, [r5, #0]
    4782:	079b      	lsls	r3, r3, #30
    4784:	d4f2      	bmi.n	476c <tc_init+0x58>
	if (config->pwm_channel[0].enabled) {
    4786:	7c33      	ldrb	r3, [r6, #16]
    4788:	2b00      	cmp	r3, #0
    478a:	d179      	bne.n	4880 <tc_init+0x16c>
	if (config->pwm_channel[1].enabled) {
    478c:	7f33      	ldrb	r3, [r6, #28]
    478e:	2b00      	cmp	r3, #0
    4790:	d000      	beq.n	4794 <tc_init+0x80>
    4792:	e081      	b.n	4898 <tc_init+0x184>
			PM->APBCMASK.reg |= mask;
    4794:	496a      	ldr	r1, [pc, #424]	; (4940 <tc_init+0x22c>)
    4796:	6a08      	ldr	r0, [r1, #32]
			inst_pm_apbmask[instance]);
    4798:	007a      	lsls	r2, r7, #1
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    479a:	ab03      	add	r3, sp, #12
    479c:	5ad3      	ldrh	r3, [r2, r3]
    479e:	4303      	orrs	r3, r0
    47a0:	620b      	str	r3, [r1, #32]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    47a2:	78b3      	ldrb	r3, [r6, #2]
    47a4:	2b08      	cmp	r3, #8
    47a6:	d100      	bne.n	47aa <tc_init+0x96>
    47a8:	e086      	b.n	48b8 <tc_init+0x1a4>
	gclk_chan_config.source_generator = config->clock_source;
    47aa:	a901      	add	r1, sp, #4
    47ac:	7833      	ldrb	r3, [r6, #0]
    47ae:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    47b0:	ab05      	add	r3, sp, #20
    47b2:	5ddf      	ldrb	r7, [r3, r7]
    47b4:	0038      	movs	r0, r7
    47b6:	4b63      	ldr	r3, [pc, #396]	; (4944 <tc_init+0x230>)
    47b8:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    47ba:	0038      	movs	r0, r7
    47bc:	4b62      	ldr	r3, [pc, #392]	; (4948 <tc_init+0x234>)
    47be:	4798      	blx	r3
	ctrla_tmp =
    47c0:	8931      	ldrh	r1, [r6, #8]
    47c2:	88b3      	ldrh	r3, [r6, #4]
    47c4:	430b      	orrs	r3, r1
			(uint32_t)config->wave_generation |
    47c6:	78b1      	ldrb	r1, [r6, #2]
    47c8:	79b2      	ldrb	r2, [r6, #6]
    47ca:	4311      	orrs	r1, r2
	ctrla_tmp =
    47cc:	4319      	orrs	r1, r3
	if (config->run_in_standby) {
    47ce:	7873      	ldrb	r3, [r6, #1]
    47d0:	2b00      	cmp	r3, #0
    47d2:	d002      	beq.n	47da <tc_init+0xc6>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    47d4:	2380      	movs	r3, #128	; 0x80
    47d6:	011b      	lsls	r3, r3, #4
    47d8:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    47da:	6822      	ldr	r2, [r4, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    47dc:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    47de:	b25b      	sxtb	r3, r3
    47e0:	2b00      	cmp	r3, #0
    47e2:	dbfb      	blt.n	47dc <tc_init+0xc8>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    47e4:	8029      	strh	r1, [r5, #0]
	if (config->oneshot) {
    47e6:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    47e8:	1e4b      	subs	r3, r1, #1
    47ea:	4199      	sbcs	r1, r3
    47ec:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    47ee:	7bb3      	ldrb	r3, [r6, #14]
    47f0:	2b00      	cmp	r3, #0
    47f2:	d001      	beq.n	47f8 <tc_init+0xe4>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    47f4:	2301      	movs	r3, #1
    47f6:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    47f8:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    47fa:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    47fc:	b25b      	sxtb	r3, r3
    47fe:	2b00      	cmp	r3, #0
    4800:	dbfb      	blt.n	47fa <tc_init+0xe6>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    4802:	23ff      	movs	r3, #255	; 0xff
    4804:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    4806:	2900      	cmp	r1, #0
    4808:	d005      	beq.n	4816 <tc_init+0x102>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    480a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    480c:	7bd3      	ldrb	r3, [r2, #15]
		while (tc_is_syncing(module_inst)) {
    480e:	b25b      	sxtb	r3, r3
    4810:	2b00      	cmp	r3, #0
    4812:	dbfb      	blt.n	480c <tc_init+0xf8>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    4814:	7169      	strb	r1, [r5, #5]
	ctrlc_tmp = config->waveform_invert_output;
    4816:	7ab1      	ldrb	r1, [r6, #10]
		if (config->enable_capture_on_channel[i] == true) {
    4818:	7af3      	ldrb	r3, [r6, #11]
    481a:	2b00      	cmp	r3, #0
    481c:	d001      	beq.n	4822 <tc_init+0x10e>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    481e:	2310      	movs	r3, #16
    4820:	4319      	orrs	r1, r3
		if (config->enable_capture_on_channel[i] == true) {
    4822:	7b33      	ldrb	r3, [r6, #12]
    4824:	2b00      	cmp	r3, #0
    4826:	d001      	beq.n	482c <tc_init+0x118>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    4828:	2320      	movs	r3, #32
    482a:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    482c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    482e:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    4830:	b25b      	sxtb	r3, r3
    4832:	2b00      	cmp	r3, #0
    4834:	dbfb      	blt.n	482e <tc_init+0x11a>
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    4836:	71a9      	strb	r1, [r5, #6]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4838:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    483a:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    483c:	b25b      	sxtb	r3, r3
    483e:	2b00      	cmp	r3, #0
    4840:	dbfb      	blt.n	483a <tc_init+0x126>
	switch (module_inst->counter_size) {
    4842:	7923      	ldrb	r3, [r4, #4]
    4844:	2b04      	cmp	r3, #4
    4846:	d03f      	beq.n	48c8 <tc_init+0x1b4>
    4848:	2b08      	cmp	r3, #8
    484a:	d05e      	beq.n	490a <tc_init+0x1f6>
	return STATUS_ERR_INVALID_ARG;
    484c:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    484e:	2b00      	cmp	r3, #0
    4850:	d000      	beq.n	4854 <tc_init+0x140>
    4852:	e78b      	b.n	476c <tc_init+0x58>
    4854:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    4856:	b25b      	sxtb	r3, r3
    4858:	2b00      	cmp	r3, #0
    485a:	dbfb      	blt.n	4854 <tc_init+0x140>
				= config->counter_16_bit.value;
    485c:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    485e:	822b      	strh	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4860:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    4862:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    4864:	b25b      	sxtb	r3, r3
    4866:	2b00      	cmp	r3, #0
    4868:	dbfb      	blt.n	4862 <tc_init+0x14e>
					config->counter_16_bit.compare_capture_channel[0];
    486a:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    486c:	832b      	strh	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    486e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    4870:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    4872:	b25b      	sxtb	r3, r3
    4874:	2b00      	cmp	r3, #0
    4876:	dbfb      	blt.n	4870 <tc_init+0x15c>
					config->counter_16_bit.compare_capture_channel[1];
    4878:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    487a:	836b      	strh	r3, [r5, #26]
			return STATUS_OK;
    487c:	2000      	movs	r0, #0
    487e:	e775      	b.n	476c <tc_init+0x58>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    4880:	a902      	add	r1, sp, #8
    4882:	2301      	movs	r3, #1
    4884:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    4886:	2200      	movs	r2, #0
    4888:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    488a:	7e32      	ldrb	r2, [r6, #24]
    488c:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    488e:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    4890:	7d30      	ldrb	r0, [r6, #20]
    4892:	4b2e      	ldr	r3, [pc, #184]	; (494c <tc_init+0x238>)
    4894:	4798      	blx	r3
    4896:	e779      	b.n	478c <tc_init+0x78>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    4898:	a902      	add	r1, sp, #8
    489a:	2301      	movs	r3, #1
    489c:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    489e:	2200      	movs	r2, #0
    48a0:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    48a2:	3224      	adds	r2, #36	; 0x24
    48a4:	18b2      	adds	r2, r6, r2
    48a6:	7812      	ldrb	r2, [r2, #0]
    48a8:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    48aa:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    48ac:	331f      	adds	r3, #31
    48ae:	18f3      	adds	r3, r6, r3
    48b0:	7818      	ldrb	r0, [r3, #0]
    48b2:	4b26      	ldr	r3, [pc, #152]	; (494c <tc_init+0x238>)
    48b4:	4798      	blx	r3
    48b6:	e76d      	b.n	4794 <tc_init+0x80>
    48b8:	6a08      	ldr	r0, [r1, #32]
				inst_pm_apbmask[instance + 1]);
    48ba:	1c7a      	adds	r2, r7, #1
    48bc:	0052      	lsls	r2, r2, #1
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    48be:	ab03      	add	r3, sp, #12
    48c0:	5ad3      	ldrh	r3, [r2, r3]
    48c2:	4303      	orrs	r3, r0
    48c4:	620b      	str	r3, [r1, #32]
    48c6:	e770      	b.n	47aa <tc_init+0x96>
    48c8:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    48ca:	b25b      	sxtb	r3, r3
    48cc:	2b00      	cmp	r3, #0
    48ce:	dbfb      	blt.n	48c8 <tc_init+0x1b4>
					config->counter_8_bit.value;
    48d0:	2328      	movs	r3, #40	; 0x28
    48d2:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    48d4:	742b      	strb	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    48d6:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    48d8:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    48da:	b25b      	sxtb	r3, r3
    48dc:	2b00      	cmp	r3, #0
    48de:	dbfb      	blt.n	48d8 <tc_init+0x1c4>
					config->counter_8_bit.period;
    48e0:	2329      	movs	r3, #41	; 0x29
    48e2:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    48e4:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    48e6:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    48e8:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    48ea:	b25b      	sxtb	r3, r3
    48ec:	2b00      	cmp	r3, #0
    48ee:	dbfb      	blt.n	48e8 <tc_init+0x1d4>
					config->counter_8_bit.compare_capture_channel[0];
    48f0:	232a      	movs	r3, #42	; 0x2a
    48f2:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    48f4:	762b      	strb	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    48f6:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    48f8:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    48fa:	b25b      	sxtb	r3, r3
    48fc:	2b00      	cmp	r3, #0
    48fe:	dbfb      	blt.n	48f8 <tc_init+0x1e4>
					config->counter_8_bit.compare_capture_channel[1];
    4900:	232b      	movs	r3, #43	; 0x2b
    4902:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    4904:	766b      	strb	r3, [r5, #25]
			return STATUS_OK;
    4906:	2000      	movs	r0, #0
    4908:	e730      	b.n	476c <tc_init+0x58>
    490a:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    490c:	b25b      	sxtb	r3, r3
    490e:	2b00      	cmp	r3, #0
    4910:	dbfb      	blt.n	490a <tc_init+0x1f6>
				= config->counter_32_bit.value;
    4912:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    4914:	612b      	str	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4916:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    4918:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    491a:	b25b      	sxtb	r3, r3
    491c:	2b00      	cmp	r3, #0
    491e:	dbfb      	blt.n	4918 <tc_init+0x204>
			hw->COUNT32.CC[0].reg =
    4920:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    4922:	61ab      	str	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4924:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    4926:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    4928:	b25b      	sxtb	r3, r3
    492a:	2b00      	cmp	r3, #0
    492c:	dbfb      	blt.n	4926 <tc_init+0x212>
					config->counter_32_bit.compare_capture_channel[1];
    492e:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    4930:	61eb      	str	r3, [r5, #28]
			return STATUS_OK;
    4932:	2000      	movs	r0, #0
    4934:	e71a      	b.n	476c <tc_init+0x58>
    4936:	46c0      	nop			; (mov r8, r8)
    4938:	000046dd 	.word	0x000046dd
    493c:	20000b34 	.word	0x20000b34
    4940:	40000400 	.word	0x40000400
    4944:	000044bd 	.word	0x000044bd
    4948:	00004431 	.word	0x00004431
    494c:	000045b5 	.word	0x000045b5

00004950 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    4950:	6802      	ldr	r2, [r0, #0]
    4952:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    4954:	b25b      	sxtb	r3, r3
    4956:	2b00      	cmp	r3, #0
    4958:	dbfb      	blt.n	4952 <tc_get_count_value+0x2>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    495a:	7903      	ldrb	r3, [r0, #4]
    495c:	2b04      	cmp	r3, #4
    495e:	d005      	beq.n	496c <tc_get_count_value+0x1c>
    4960:	2b08      	cmp	r3, #8
    4962:	d009      	beq.n	4978 <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    4964:	2000      	movs	r0, #0
	switch (module_inst->counter_size) {
    4966:	2b00      	cmp	r3, #0
    4968:	d003      	beq.n	4972 <tc_get_count_value+0x22>
}
    496a:	4770      	bx	lr
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    496c:	7c10      	ldrb	r0, [r2, #16]
    496e:	b2c0      	uxtb	r0, r0
    4970:	e7fb      	b.n	496a <tc_get_count_value+0x1a>
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    4972:	8a10      	ldrh	r0, [r2, #16]
    4974:	b280      	uxth	r0, r0
    4976:	e7f8      	b.n	496a <tc_get_count_value+0x1a>
			return tc_module->COUNT32.COUNT.reg;
    4978:	6910      	ldr	r0, [r2, #16]
    497a:	e7f6      	b.n	496a <tc_get_count_value+0x1a>

0000497c <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    497c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    497e:	6804      	ldr	r4, [r0, #0]
    4980:	7be3      	ldrb	r3, [r4, #15]

	while (tc_is_syncing(module_inst)) {
    4982:	b25b      	sxtb	r3, r3
    4984:	2b00      	cmp	r3, #0
    4986:	dbfb      	blt.n	4980 <tc_set_compare_value+0x4>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    4988:	7903      	ldrb	r3, [r0, #4]
    498a:	2b04      	cmp	r3, #4
    498c:	d005      	beq.n	499a <tc_set_compare_value+0x1e>
    498e:	2b08      	cmp	r3, #8
    4990:	d014      	beq.n	49bc <tc_set_compare_value+0x40>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    4992:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    4994:	2b00      	cmp	r3, #0
    4996:	d008      	beq.n	49aa <tc_set_compare_value+0x2e>
}
    4998:	bd10      	pop	{r4, pc}
	return STATUS_ERR_INVALID_ARG;
    499a:	2017      	movs	r0, #23
			if (channel_index <
    499c:	2901      	cmp	r1, #1
    499e:	d8fb      	bhi.n	4998 <tc_set_compare_value+0x1c>
						(uint8_t)compare;
    49a0:	b2d2      	uxtb	r2, r2
				tc_module->COUNT8.CC[channel_index].reg  =
    49a2:	1861      	adds	r1, r4, r1
    49a4:	760a      	strb	r2, [r1, #24]
				return STATUS_OK;
    49a6:	2000      	movs	r0, #0
    49a8:	e7f6      	b.n	4998 <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    49aa:	2017      	movs	r0, #23
			if (channel_index <
    49ac:	2901      	cmp	r1, #1
    49ae:	d8f3      	bhi.n	4998 <tc_set_compare_value+0x1c>
						(uint16_t)compare;
    49b0:	b292      	uxth	r2, r2
				tc_module->COUNT16.CC[channel_index].reg =
    49b2:	310c      	adds	r1, #12
    49b4:	0049      	lsls	r1, r1, #1
    49b6:	530a      	strh	r2, [r1, r4]
				return STATUS_OK;
    49b8:	2000      	movs	r0, #0
    49ba:	e7ed      	b.n	4998 <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    49bc:	2017      	movs	r0, #23
			if (channel_index <
    49be:	2901      	cmp	r1, #1
    49c0:	d8ea      	bhi.n	4998 <tc_set_compare_value+0x1c>
				tc_module->COUNT32.CC[channel_index].reg =
    49c2:	3106      	adds	r1, #6
    49c4:	0089      	lsls	r1, r1, #2
    49c6:	510a      	str	r2, [r1, r4]
				return STATUS_OK;
    49c8:	2000      	movs	r0, #0
    49ca:	e7e5      	b.n	4998 <tc_set_compare_value+0x1c>

000049cc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    49cc:	e7fe      	b.n	49cc <Dummy_Handler>
	...

000049d0 <Reset_Handler>:
{
    49d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    49d2:	4a2a      	ldr	r2, [pc, #168]	; (4a7c <Reset_Handler+0xac>)
    49d4:	4b2a      	ldr	r3, [pc, #168]	; (4a80 <Reset_Handler+0xb0>)
    49d6:	429a      	cmp	r2, r3
    49d8:	d011      	beq.n	49fe <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    49da:	001a      	movs	r2, r3
    49dc:	4b29      	ldr	r3, [pc, #164]	; (4a84 <Reset_Handler+0xb4>)
    49de:	429a      	cmp	r2, r3
    49e0:	d20d      	bcs.n	49fe <Reset_Handler+0x2e>
    49e2:	4a29      	ldr	r2, [pc, #164]	; (4a88 <Reset_Handler+0xb8>)
    49e4:	3303      	adds	r3, #3
    49e6:	1a9b      	subs	r3, r3, r2
    49e8:	089b      	lsrs	r3, r3, #2
    49ea:	3301      	adds	r3, #1
    49ec:	009b      	lsls	r3, r3, #2
    49ee:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    49f0:	4823      	ldr	r0, [pc, #140]	; (4a80 <Reset_Handler+0xb0>)
    49f2:	4922      	ldr	r1, [pc, #136]	; (4a7c <Reset_Handler+0xac>)
    49f4:	588c      	ldr	r4, [r1, r2]
    49f6:	5084      	str	r4, [r0, r2]
    49f8:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    49fa:	429a      	cmp	r2, r3
    49fc:	d1fa      	bne.n	49f4 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    49fe:	4a23      	ldr	r2, [pc, #140]	; (4a8c <Reset_Handler+0xbc>)
    4a00:	4b23      	ldr	r3, [pc, #140]	; (4a90 <Reset_Handler+0xc0>)
    4a02:	429a      	cmp	r2, r3
    4a04:	d20a      	bcs.n	4a1c <Reset_Handler+0x4c>
    4a06:	43d3      	mvns	r3, r2
    4a08:	4921      	ldr	r1, [pc, #132]	; (4a90 <Reset_Handler+0xc0>)
    4a0a:	185b      	adds	r3, r3, r1
    4a0c:	2103      	movs	r1, #3
    4a0e:	438b      	bics	r3, r1
    4a10:	3304      	adds	r3, #4
    4a12:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    4a14:	2100      	movs	r1, #0
    4a16:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    4a18:	4293      	cmp	r3, r2
    4a1a:	d1fc      	bne.n	4a16 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    4a1c:	4a1d      	ldr	r2, [pc, #116]	; (4a94 <Reset_Handler+0xc4>)
    4a1e:	21ff      	movs	r1, #255	; 0xff
    4a20:	4b1d      	ldr	r3, [pc, #116]	; (4a98 <Reset_Handler+0xc8>)
    4a22:	438b      	bics	r3, r1
    4a24:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    4a26:	39fd      	subs	r1, #253	; 0xfd
    4a28:	2390      	movs	r3, #144	; 0x90
    4a2a:	005b      	lsls	r3, r3, #1
    4a2c:	4a1b      	ldr	r2, [pc, #108]	; (4a9c <Reset_Handler+0xcc>)
    4a2e:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    4a30:	4a1b      	ldr	r2, [pc, #108]	; (4aa0 <Reset_Handler+0xd0>)
    4a32:	78d3      	ldrb	r3, [r2, #3]
    4a34:	2503      	movs	r5, #3
    4a36:	43ab      	bics	r3, r5
    4a38:	2402      	movs	r4, #2
    4a3a:	4323      	orrs	r3, r4
    4a3c:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    4a3e:	78d3      	ldrb	r3, [r2, #3]
    4a40:	270c      	movs	r7, #12
    4a42:	43bb      	bics	r3, r7
    4a44:	2608      	movs	r6, #8
    4a46:	4333      	orrs	r3, r6
    4a48:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    4a4a:	4b16      	ldr	r3, [pc, #88]	; (4aa4 <Reset_Handler+0xd4>)
    4a4c:	7b98      	ldrb	r0, [r3, #14]
    4a4e:	2230      	movs	r2, #48	; 0x30
    4a50:	4390      	bics	r0, r2
    4a52:	2220      	movs	r2, #32
    4a54:	4310      	orrs	r0, r2
    4a56:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    4a58:	7b99      	ldrb	r1, [r3, #14]
    4a5a:	43b9      	bics	r1, r7
    4a5c:	4331      	orrs	r1, r6
    4a5e:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    4a60:	7b9a      	ldrb	r2, [r3, #14]
    4a62:	43aa      	bics	r2, r5
    4a64:	4322      	orrs	r2, r4
    4a66:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    4a68:	4a0f      	ldr	r2, [pc, #60]	; (4aa8 <Reset_Handler+0xd8>)
    4a6a:	6853      	ldr	r3, [r2, #4]
    4a6c:	2180      	movs	r1, #128	; 0x80
    4a6e:	430b      	orrs	r3, r1
    4a70:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    4a72:	4b0e      	ldr	r3, [pc, #56]	; (4aac <Reset_Handler+0xdc>)
    4a74:	4798      	blx	r3
        main();
    4a76:	4b0e      	ldr	r3, [pc, #56]	; (4ab0 <Reset_Handler+0xe0>)
    4a78:	4798      	blx	r3
    4a7a:	e7fe      	b.n	4a7a <Reset_Handler+0xaa>
    4a7c:	0000e060 	.word	0x0000e060
    4a80:	20000000 	.word	0x20000000
    4a84:	2000011c 	.word	0x2000011c
    4a88:	20000004 	.word	0x20000004
    4a8c:	20000120 	.word	0x20000120
    4a90:	200037a0 	.word	0x200037a0
    4a94:	e000ed00 	.word	0xe000ed00
    4a98:	00000000 	.word	0x00000000
    4a9c:	41007000 	.word	0x41007000
    4aa0:	41005000 	.word	0x41005000
    4aa4:	41004800 	.word	0x41004800
    4aa8:	41004000 	.word	0x41004000
    4aac:	0000be9d 	.word	0x0000be9d
    4ab0:	000074cd 	.word	0x000074cd

00004ab4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    4ab4:	b5f0      	push	{r4, r5, r6, r7, lr}
    4ab6:	46c6      	mov	lr, r8
    4ab8:	b500      	push	{lr}
    4aba:	000c      	movs	r4, r1
    4abc:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    4abe:	2800      	cmp	r0, #0
    4ac0:	d10f      	bne.n	4ae2 <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    4ac2:	2a00      	cmp	r2, #0
    4ac4:	dd11      	ble.n	4aea <_read+0x36>
    4ac6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    4ac8:	4e09      	ldr	r6, [pc, #36]	; (4af0 <_read+0x3c>)
    4aca:	4d0a      	ldr	r5, [pc, #40]	; (4af4 <_read+0x40>)
    4acc:	6830      	ldr	r0, [r6, #0]
    4ace:	0021      	movs	r1, r4
    4ad0:	682b      	ldr	r3, [r5, #0]
    4ad2:	4798      	blx	r3
		ptr++;
    4ad4:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    4ad6:	42bc      	cmp	r4, r7
    4ad8:	d1f8      	bne.n	4acc <_read+0x18>
		nChars++;
	}
	return nChars;
}
    4ada:	4640      	mov	r0, r8
    4adc:	bc04      	pop	{r2}
    4ade:	4690      	mov	r8, r2
    4ae0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    4ae2:	2301      	movs	r3, #1
    4ae4:	425b      	negs	r3, r3
    4ae6:	4698      	mov	r8, r3
    4ae8:	e7f7      	b.n	4ada <_read+0x26>
	for (; len > 0; --len) {
    4aea:	4680      	mov	r8, r0
    4aec:	e7f5      	b.n	4ada <_read+0x26>
    4aee:	46c0      	nop			; (mov r8, r8)
    4af0:	20000b48 	.word	0x20000b48
    4af4:	20000b40 	.word	0x20000b40

00004af8 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    4af8:	b5f0      	push	{r4, r5, r6, r7, lr}
    4afa:	46c6      	mov	lr, r8
    4afc:	b500      	push	{lr}
    4afe:	000e      	movs	r6, r1
    4b00:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    4b02:	3801      	subs	r0, #1
    4b04:	2802      	cmp	r0, #2
    4b06:	d810      	bhi.n	4b2a <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    4b08:	2a00      	cmp	r2, #0
    4b0a:	d011      	beq.n	4b30 <_write+0x38>
    4b0c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    4b0e:	4b0c      	ldr	r3, [pc, #48]	; (4b40 <_write+0x48>)
    4b10:	4698      	mov	r8, r3
    4b12:	4f0c      	ldr	r7, [pc, #48]	; (4b44 <_write+0x4c>)
    4b14:	4643      	mov	r3, r8
    4b16:	6818      	ldr	r0, [r3, #0]
    4b18:	5d31      	ldrb	r1, [r6, r4]
    4b1a:	683b      	ldr	r3, [r7, #0]
    4b1c:	4798      	blx	r3
    4b1e:	2800      	cmp	r0, #0
    4b20:	db08      	blt.n	4b34 <_write+0x3c>
			return -1;
		}
		++nChars;
    4b22:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    4b24:	42a5      	cmp	r5, r4
    4b26:	d1f5      	bne.n	4b14 <_write+0x1c>
    4b28:	e006      	b.n	4b38 <_write+0x40>
		return -1;
    4b2a:	2401      	movs	r4, #1
    4b2c:	4264      	negs	r4, r4
    4b2e:	e003      	b.n	4b38 <_write+0x40>
	for (; len != 0; --len) {
    4b30:	0014      	movs	r4, r2
    4b32:	e001      	b.n	4b38 <_write+0x40>
			return -1;
    4b34:	2401      	movs	r4, #1
    4b36:	4264      	negs	r4, r4
	}
	return nChars;
}
    4b38:	0020      	movs	r0, r4
    4b3a:	bc04      	pop	{r2}
    4b3c:	4690      	mov	r8, r2
    4b3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4b40:	20000b48 	.word	0x20000b48
    4b44:	20000b44 	.word	0x20000b44

00004b48 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    4b48:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    4b4a:	4a06      	ldr	r2, [pc, #24]	; (4b64 <_sbrk+0x1c>)
    4b4c:	6812      	ldr	r2, [r2, #0]
    4b4e:	2a00      	cmp	r2, #0
    4b50:	d004      	beq.n	4b5c <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    4b52:	4a04      	ldr	r2, [pc, #16]	; (4b64 <_sbrk+0x1c>)
    4b54:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    4b56:	18c3      	adds	r3, r0, r3
    4b58:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    4b5a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    4b5c:	4902      	ldr	r1, [pc, #8]	; (4b68 <_sbrk+0x20>)
    4b5e:	4a01      	ldr	r2, [pc, #4]	; (4b64 <_sbrk+0x1c>)
    4b60:	6011      	str	r1, [r2, #0]
    4b62:	e7f6      	b.n	4b52 <_sbrk+0xa>
    4b64:	2000018c 	.word	0x2000018c
    4b68:	200057a0 	.word	0x200057a0

00004b6c <_close>:
}

extern int _close(int file)
{
	return -1;
}
    4b6c:	2001      	movs	r0, #1
    4b6e:	4240      	negs	r0, r0
    4b70:	4770      	bx	lr

00004b72 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    4b72:	2380      	movs	r3, #128	; 0x80
    4b74:	019b      	lsls	r3, r3, #6
    4b76:	604b      	str	r3, [r1, #4]

	return 0;
}
    4b78:	2000      	movs	r0, #0
    4b7a:	4770      	bx	lr

00004b7c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    4b7c:	2001      	movs	r0, #1
    4b7e:	4770      	bx	lr

00004b80 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    4b80:	2000      	movs	r0, #0
    4b82:	4770      	bx	lr

00004b84 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    4b84:	b570      	push	{r4, r5, r6, lr}
    4b86:	b082      	sub	sp, #8
    4b88:	0005      	movs	r5, r0
    4b8a:	000e      	movs	r6, r1
	uint16_t temp = 0;
    4b8c:	2200      	movs	r2, #0
    4b8e:	466b      	mov	r3, sp
    4b90:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    4b92:	4c06      	ldr	r4, [pc, #24]	; (4bac <usart_serial_getchar+0x28>)
    4b94:	466b      	mov	r3, sp
    4b96:	1d99      	adds	r1, r3, #6
    4b98:	0028      	movs	r0, r5
    4b9a:	47a0      	blx	r4
    4b9c:	2800      	cmp	r0, #0
    4b9e:	d1f9      	bne.n	4b94 <usart_serial_getchar+0x10>

	*c = temp;
    4ba0:	466b      	mov	r3, sp
    4ba2:	3306      	adds	r3, #6
    4ba4:	881b      	ldrh	r3, [r3, #0]
    4ba6:	7033      	strb	r3, [r6, #0]
}
    4ba8:	b002      	add	sp, #8
    4baa:	bd70      	pop	{r4, r5, r6, pc}
    4bac:	00003a15 	.word	0x00003a15

00004bb0 <usart_serial_putchar>:
{
    4bb0:	b570      	push	{r4, r5, r6, lr}
    4bb2:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    4bb4:	b28c      	uxth	r4, r1
    4bb6:	4e03      	ldr	r6, [pc, #12]	; (4bc4 <usart_serial_putchar+0x14>)
    4bb8:	0021      	movs	r1, r4
    4bba:	0028      	movs	r0, r5
    4bbc:	47b0      	blx	r6
    4bbe:	2800      	cmp	r0, #0
    4bc0:	d1fa      	bne.n	4bb8 <usart_serial_putchar+0x8>
}
    4bc2:	bd70      	pop	{r4, r5, r6, pc}
    4bc4:	000039e9 	.word	0x000039e9

00004bc8 <USART_HOST_ISR_VECT>:
#if SAMD || SAMR21 || SAML21 || SAMR30
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
    4bc8:	b510      	push	{r4, lr}
    4bca:	b082      	sub	sp, #8
static inline enum status_code usart_serial_read_packet(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
	return usart_read_buffer_wait(module, rx_data, length);
    4bcc:	466b      	mov	r3, sp
    4bce:	1ddc      	adds	r4, r3, #7
    4bd0:	2201      	movs	r2, #1
    4bd2:	0021      	movs	r1, r4
    4bd4:	480f      	ldr	r0, [pc, #60]	; (4c14 <USART_HOST_ISR_VECT+0x4c>)
    4bd6:	4b10      	ldr	r3, [pc, #64]	; (4c18 <USART_HOST_ISR_VECT+0x50>)
    4bd8:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
    4bda:	b672      	cpsid	i
    4bdc:	f3bf 8f5f 	dmb	sy
#else
    usart_serial_read_packet(USART_HOST, &temp, 1);
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
    4be0:	2200      	movs	r2, #0
    4be2:	4b0e      	ldr	r3, [pc, #56]	; (4c1c <USART_HOST_ISR_VECT+0x54>)
    4be4:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
    4be6:	4b0e      	ldr	r3, [pc, #56]	; (4c20 <USART_HOST_ISR_VECT+0x58>)
    4be8:	781b      	ldrb	r3, [r3, #0]
    4bea:	7821      	ldrb	r1, [r4, #0]
    4bec:	4a0d      	ldr	r2, [pc, #52]	; (4c24 <USART_HOST_ISR_VECT+0x5c>)
    4bee:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
    4bf0:	2b9b      	cmp	r3, #155	; 0x9b
    4bf2:	d00a      	beq.n	4c0a <USART_HOST_ISR_VECT+0x42>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
	} else {
		serial_rx_buf_tail++;
    4bf4:	3301      	adds	r3, #1
    4bf6:	4a0a      	ldr	r2, [pc, #40]	; (4c20 <USART_HOST_ISR_VECT+0x58>)
    4bf8:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
    4bfa:	2201      	movs	r2, #1
    4bfc:	4b07      	ldr	r3, [pc, #28]	; (4c1c <USART_HOST_ISR_VECT+0x54>)
    4bfe:	701a      	strb	r2, [r3, #0]
    4c00:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4c04:	b662      	cpsie	i
}
    4c06:	b002      	add	sp, #8
    4c08:	bd10      	pop	{r4, pc}
		serial_rx_buf_tail = 0x00;
    4c0a:	2200      	movs	r2, #0
    4c0c:	4b04      	ldr	r3, [pc, #16]	; (4c20 <USART_HOST_ISR_VECT+0x58>)
    4c0e:	701a      	strb	r2, [r3, #0]
    4c10:	e7f3      	b.n	4bfa <USART_HOST_ISR_VECT+0x32>
    4c12:	46c0      	nop			; (mov r8, r8)
    4c14:	20000190 	.word	0x20000190
    4c18:	00003b45 	.word	0x00003b45
    4c1c:	2000000a 	.word	0x2000000a
    4c20:	20000261 	.word	0x20000261
    4c24:	200001c4 	.word	0x200001c4

00004c28 <sio2host_init>:
{
    4c28:	b5f0      	push	{r4, r5, r6, r7, lr}
    4c2a:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    4c2c:	2380      	movs	r3, #128	; 0x80
    4c2e:	05db      	lsls	r3, r3, #23
    4c30:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    4c32:	2300      	movs	r3, #0
    4c34:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    4c36:	22ff      	movs	r2, #255	; 0xff
    4c38:	4669      	mov	r1, sp
    4c3a:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    4c3c:	2200      	movs	r2, #0
    4c3e:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    4c40:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    4c42:	2401      	movs	r4, #1
    4c44:	2124      	movs	r1, #36	; 0x24
    4c46:	4668      	mov	r0, sp
    4c48:	5444      	strb	r4, [r0, r1]
	config->transmitter_enable = true;
    4c4a:	3101      	adds	r1, #1
    4c4c:	5444      	strb	r4, [r0, r1]
	config->clock_polarity_inverted = false;
    4c4e:	3101      	adds	r1, #1
    4c50:	5443      	strb	r3, [r0, r1]
	config->use_external_clock = false;
    4c52:	3101      	adds	r1, #1
    4c54:	5443      	strb	r3, [r0, r1]
	config->ext_clock_freq   = 0;
    4c56:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    4c58:	3105      	adds	r1, #5
    4c5a:	5443      	strb	r3, [r0, r1]
	config->generator_source = GCLK_GENERATOR_0;
    4c5c:	3101      	adds	r1, #1
    4c5e:	5443      	strb	r3, [r0, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    4c60:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    4c62:	8203      	strh	r3, [r0, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    4c64:	76c3      	strb	r3, [r0, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    4c66:	7602      	strb	r2, [r0, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    4c68:	7702      	strb	r2, [r0, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    4c6a:	7642      	strb	r2, [r0, #25]
	config->receive_pulse_length                    = 19;
    4c6c:	2313      	movs	r3, #19
    4c6e:	7683      	strb	r3, [r0, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    4c70:	7742      	strb	r2, [r0, #29]
	host_uart_config.mux_setting = HOST_SERCOM_MUX_SETTING;
    4c72:	2380      	movs	r3, #128	; 0x80
    4c74:	035b      	lsls	r3, r3, #13
    4c76:	9303      	str	r3, [sp, #12]
	host_uart_config.pinmux_pad0 = HOST_SERCOM_PINMUX_PAD0;
    4c78:	4b2f      	ldr	r3, [pc, #188]	; (4d38 <sio2host_init+0x110>)
    4c7a:	930c      	str	r3, [sp, #48]	; 0x30
	host_uart_config.pinmux_pad1 = HOST_SERCOM_PINMUX_PAD1;
    4c7c:	4b2f      	ldr	r3, [pc, #188]	; (4d3c <sio2host_init+0x114>)
    4c7e:	930d      	str	r3, [sp, #52]	; 0x34
	host_uart_config.pinmux_pad2 = HOST_SERCOM_PINMUX_PAD2;
    4c80:	2301      	movs	r3, #1
    4c82:	425b      	negs	r3, r3
    4c84:	930e      	str	r3, [sp, #56]	; 0x38
	host_uart_config.pinmux_pad3 = HOST_SERCOM_PINMUX_PAD3;
    4c86:	930f      	str	r3, [sp, #60]	; 0x3c
	host_uart_config.baudrate    = USART_HOST_BAUDRATE;
    4c88:	23e1      	movs	r3, #225	; 0xe1
    4c8a:	025b      	lsls	r3, r3, #9
    4c8c:	9308      	str	r3, [sp, #32]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    4c8e:	4d2c      	ldr	r5, [pc, #176]	; (4d40 <sio2host_init+0x118>)
    4c90:	4b2c      	ldr	r3, [pc, #176]	; (4d44 <sio2host_init+0x11c>)
    4c92:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    4c94:	4a2c      	ldr	r2, [pc, #176]	; (4d48 <sio2host_init+0x120>)
    4c96:	4b2d      	ldr	r3, [pc, #180]	; (4d4c <sio2host_init+0x124>)
    4c98:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    4c9a:	4a2d      	ldr	r2, [pc, #180]	; (4d50 <sio2host_init+0x128>)
    4c9c:	4b2d      	ldr	r3, [pc, #180]	; (4d54 <sio2host_init+0x12c>)
    4c9e:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    4ca0:	466a      	mov	r2, sp
    4ca2:	492d      	ldr	r1, [pc, #180]	; (4d58 <sio2host_init+0x130>)
    4ca4:	0028      	movs	r0, r5
    4ca6:	4b2d      	ldr	r3, [pc, #180]	; (4d5c <sio2host_init+0x134>)
    4ca8:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    4caa:	4f2d      	ldr	r7, [pc, #180]	; (4d60 <sio2host_init+0x138>)
    4cac:	683b      	ldr	r3, [r7, #0]
    4cae:	6898      	ldr	r0, [r3, #8]
    4cb0:	2100      	movs	r1, #0
    4cb2:	4e2c      	ldr	r6, [pc, #176]	; (4d64 <sio2host_init+0x13c>)
    4cb4:	47b0      	blx	r6
	setbuf(stdin, NULL);
    4cb6:	683b      	ldr	r3, [r7, #0]
    4cb8:	6858      	ldr	r0, [r3, #4]
    4cba:	2100      	movs	r1, #0
    4cbc:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    4cbe:	682e      	ldr	r6, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    4cc0:	0030      	movs	r0, r6
    4cc2:	4b29      	ldr	r3, [pc, #164]	; (4d68 <sio2host_init+0x140>)
    4cc4:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    4cc6:	231f      	movs	r3, #31
    4cc8:	4018      	ands	r0, r3
    4cca:	4084      	lsls	r4, r0
    4ccc:	4b27      	ldr	r3, [pc, #156]	; (4d6c <sio2host_init+0x144>)
    4cce:	601c      	str	r4, [r3, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    4cd0:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    4cd2:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    4cd4:	2b00      	cmp	r3, #0
    4cd6:	d1fc      	bne.n	4cd2 <sio2host_init+0xaa>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    4cd8:	6833      	ldr	r3, [r6, #0]
    4cda:	2202      	movs	r2, #2
    4cdc:	4313      	orrs	r3, r2
    4cde:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    4ce0:	4b17      	ldr	r3, [pc, #92]	; (4d40 <sio2host_init+0x118>)
    4ce2:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    4ce4:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    4ce6:	2a00      	cmp	r2, #0
    4ce8:	d1fc      	bne.n	4ce4 <sio2host_init+0xbc>
			module->receiver_enabled = true;
			break;

		case USART_TRANSCEIVER_TX:
			/* Enable TX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_TXEN;
    4cea:	6859      	ldr	r1, [r3, #4]
    4cec:	2280      	movs	r2, #128	; 0x80
    4cee:	0252      	lsls	r2, r2, #9
    4cf0:	430a      	orrs	r2, r1
    4cf2:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = true;
    4cf4:	2101      	movs	r1, #1
    4cf6:	4a12      	ldr	r2, [pc, #72]	; (4d40 <sio2host_init+0x118>)
    4cf8:	71d1      	strb	r1, [r2, #7]
	return (usart_hw->SYNCBUSY.reg);
    4cfa:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    4cfc:	2a00      	cmp	r2, #0
    4cfe:	d1fc      	bne.n	4cfa <sio2host_init+0xd2>
	return (usart_hw->SYNCBUSY.reg);
    4d00:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    4d02:	2a00      	cmp	r2, #0
    4d04:	d1fc      	bne.n	4d00 <sio2host_init+0xd8>
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
    4d06:	6859      	ldr	r1, [r3, #4]
    4d08:	2280      	movs	r2, #128	; 0x80
    4d0a:	0292      	lsls	r2, r2, #10
    4d0c:	430a      	orrs	r2, r1
    4d0e:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
    4d10:	2101      	movs	r1, #1
    4d12:	4a0b      	ldr	r2, [pc, #44]	; (4d40 <sio2host_init+0x118>)
    4d14:	7191      	strb	r1, [r2, #6]
	return (usart_hw->SYNCBUSY.reg);
    4d16:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    4d18:	2a00      	cmp	r2, #0
    4d1a:	d1fc      	bne.n	4d16 <sio2host_init+0xee>
	USART_HOST_RX_ISR_ENABLE();
    4d1c:	4914      	ldr	r1, [pc, #80]	; (4d70 <sio2host_init+0x148>)
    4d1e:	2000      	movs	r0, #0
    4d20:	4b14      	ldr	r3, [pc, #80]	; (4d74 <sio2host_init+0x14c>)
    4d22:	4798      	blx	r3
    4d24:	2204      	movs	r2, #4
    4d26:	4b0c      	ldr	r3, [pc, #48]	; (4d58 <sio2host_init+0x130>)
    4d28:	759a      	strb	r2, [r3, #22]
    4d2a:	32fd      	adds	r2, #253	; 0xfd
    4d2c:	32ff      	adds	r2, #255	; 0xff
    4d2e:	4b0f      	ldr	r3, [pc, #60]	; (4d6c <sio2host_init+0x144>)
    4d30:	601a      	str	r2, [r3, #0]
}
    4d32:	b011      	add	sp, #68	; 0x44
    4d34:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4d36:	46c0      	nop			; (mov r8, r8)
    4d38:	00040003 	.word	0x00040003
    4d3c:	00050003 	.word	0x00050003
    4d40:	20000190 	.word	0x20000190
    4d44:	20000b48 	.word	0x20000b48
    4d48:	00004bb1 	.word	0x00004bb1
    4d4c:	20000b44 	.word	0x20000b44
    4d50:	00004b85 	.word	0x00004b85
    4d54:	20000b40 	.word	0x20000b40
    4d58:	42000800 	.word	0x42000800
    4d5c:	000036a5 	.word	0x000036a5
    4d60:	200000b8 	.word	0x200000b8
    4d64:	0000c0cd 	.word	0x0000c0cd
    4d68:	0000325d 	.word	0x0000325d
    4d6c:	e000e100 	.word	0xe000e100
    4d70:	00004bc9 	.word	0x00004bc9
    4d74:	00003221 	.word	0x00003221

00004d78 <sio2host_tx>:
{
    4d78:	b5f0      	push	{r4, r5, r6, r7, lr}
    4d7a:	b083      	sub	sp, #12
    4d7c:	0006      	movs	r6, r0
    4d7e:	9101      	str	r1, [sp, #4]
	return usart_write_buffer_wait(module, tx_data, length);
    4d80:	466b      	mov	r3, sp
    4d82:	889d      	ldrh	r5, [r3, #4]
    4d84:	4c05      	ldr	r4, [pc, #20]	; (4d9c <sio2host_tx+0x24>)
    4d86:	4f06      	ldr	r7, [pc, #24]	; (4da0 <sio2host_tx+0x28>)
    4d88:	002a      	movs	r2, r5
    4d8a:	0031      	movs	r1, r6
    4d8c:	0020      	movs	r0, r4
    4d8e:	47b8      	blx	r7
	} while (status != STATUS_OK);
    4d90:	2800      	cmp	r0, #0
    4d92:	d1f9      	bne.n	4d88 <sio2host_tx+0x10>
}
    4d94:	9801      	ldr	r0, [sp, #4]
    4d96:	b003      	add	sp, #12
    4d98:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4d9a:	46c0      	nop			; (mov r8, r8)
    4d9c:	20000190 	.word	0x20000190
    4da0:	00003a85 	.word	0x00003a85

00004da4 <sio2host_rx>:
{
    4da4:	b570      	push	{r4, r5, r6, lr}
    4da6:	0002      	movs	r2, r0
	if(serial_rx_buf_tail >= serial_rx_buf_head)
    4da8:	4b1f      	ldr	r3, [pc, #124]	; (4e28 <sio2host_rx+0x84>)
    4daa:	781c      	ldrb	r4, [r3, #0]
    4dac:	4b1f      	ldr	r3, [pc, #124]	; (4e2c <sio2host_rx+0x88>)
    4dae:	781b      	ldrb	r3, [r3, #0]
    4db0:	429c      	cmp	r4, r3
    4db2:	d31e      	bcc.n	4df2 <sio2host_rx+0x4e>
		serial_rx_count = serial_rx_buf_tail - serial_rx_buf_head;
    4db4:	1ae3      	subs	r3, r4, r3
    4db6:	481e      	ldr	r0, [pc, #120]	; (4e30 <sio2host_rx+0x8c>)
    4db8:	7003      	strb	r3, [r0, #0]
	if (0 == serial_rx_count) {
    4dba:	4b1d      	ldr	r3, [pc, #116]	; (4e30 <sio2host_rx+0x8c>)
    4dbc:	7818      	ldrb	r0, [r3, #0]
    4dbe:	2800      	cmp	r0, #0
    4dc0:	d030      	beq.n	4e24 <sio2host_rx+0x80>
	if (SERIAL_RX_BUF_SIZE_HOST <= serial_rx_count) {
    4dc2:	289b      	cmp	r0, #155	; 0x9b
    4dc4:	d91b      	bls.n	4dfe <sio2host_rx+0x5a>
		serial_rx_buf_head = serial_rx_buf_tail;
    4dc6:	4b19      	ldr	r3, [pc, #100]	; (4e2c <sio2host_rx+0x88>)
    4dc8:	701c      	strb	r4, [r3, #0]
		serial_rx_count = SERIAL_RX_BUF_SIZE_HOST;
    4dca:	209c      	movs	r0, #156	; 0x9c
    4dcc:	4b18      	ldr	r3, [pc, #96]	; (4e30 <sio2host_rx+0x8c>)
    4dce:	7018      	strb	r0, [r3, #0]
    4dd0:	1c08      	adds	r0, r1, #0
    4dd2:	299c      	cmp	r1, #156	; 0x9c
    4dd4:	d901      	bls.n	4dda <sio2host_rx+0x36>
    4dd6:	4b17      	ldr	r3, [pc, #92]	; (4e34 <sio2host_rx+0x90>)
    4dd8:	7818      	ldrb	r0, [r3, #0]
    4dda:	b2c0      	uxtb	r0, r0
	while (max_length > 0) {
    4ddc:	2800      	cmp	r0, #0
    4dde:	d021      	beq.n	4e24 <sio2host_rx+0x80>
    4de0:	4b12      	ldr	r3, [pc, #72]	; (4e2c <sio2host_rx+0x88>)
    4de2:	781b      	ldrb	r3, [r3, #0]
    4de4:	1e44      	subs	r4, r0, #1
    4de6:	b2e4      	uxtb	r4, r4
    4de8:	3401      	adds	r4, #1
    4dea:	1914      	adds	r4, r2, r4
		*data = serial_rx_buf[serial_rx_buf_head];
    4dec:	4d12      	ldr	r5, [pc, #72]	; (4e38 <sio2host_rx+0x94>)
			serial_rx_buf_head = 0;
    4dee:	2600      	movs	r6, #0
    4df0:	e00e      	b.n	4e10 <sio2host_rx+0x6c>
		serial_rx_count = serial_rx_buf_tail + (SERIAL_RX_BUF_SIZE_HOST - serial_rx_buf_head);
    4df2:	0020      	movs	r0, r4
    4df4:	3864      	subs	r0, #100	; 0x64
    4df6:	1ac3      	subs	r3, r0, r3
    4df8:	480d      	ldr	r0, [pc, #52]	; (4e30 <sio2host_rx+0x8c>)
    4dfa:	7003      	strb	r3, [r0, #0]
    4dfc:	e7dd      	b.n	4dba <sio2host_rx+0x16>
    4dfe:	1c03      	adds	r3, r0, #0
    4e00:	4288      	cmp	r0, r1
    4e02:	d900      	bls.n	4e06 <sio2host_rx+0x62>
    4e04:	1c0b      	adds	r3, r1, #0
    4e06:	b2d8      	uxtb	r0, r3
    4e08:	e7e8      	b.n	4ddc <sio2host_rx+0x38>
			serial_rx_buf_head = 0;
    4e0a:	0033      	movs	r3, r6
	while (max_length > 0) {
    4e0c:	4294      	cmp	r4, r2
    4e0e:	d007      	beq.n	4e20 <sio2host_rx+0x7c>
		*data = serial_rx_buf[serial_rx_buf_head];
    4e10:	5ce9      	ldrb	r1, [r5, r3]
    4e12:	7011      	strb	r1, [r2, #0]
		data++;
    4e14:	3201      	adds	r2, #1
		if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_head) {
    4e16:	2b9b      	cmp	r3, #155	; 0x9b
    4e18:	d0f7      	beq.n	4e0a <sio2host_rx+0x66>
			serial_rx_buf_head++;
    4e1a:	3301      	adds	r3, #1
    4e1c:	b2db      	uxtb	r3, r3
    4e1e:	e7f5      	b.n	4e0c <sio2host_rx+0x68>
    4e20:	4a02      	ldr	r2, [pc, #8]	; (4e2c <sio2host_rx+0x88>)
    4e22:	7013      	strb	r3, [r2, #0]
}
    4e24:	bd70      	pop	{r4, r5, r6, pc}
    4e26:	46c0      	nop			; (mov r8, r8)
    4e28:	20000261 	.word	0x20000261
    4e2c:	20000260 	.word	0x20000260
    4e30:	20000262 	.word	0x20000262
    4e34:	0000df20 	.word	0x0000df20
    4e38:	200001c4 	.word	0x200001c4

00004e3c <sio2host_putchar>:
{
    4e3c:	b500      	push	{lr}
    4e3e:	b083      	sub	sp, #12
    4e40:	466b      	mov	r3, sp
    4e42:	71d8      	strb	r0, [r3, #7]
    4e44:	3307      	adds	r3, #7
	sio2host_tx(&ch, 1);
    4e46:	2101      	movs	r1, #1
    4e48:	0018      	movs	r0, r3
    4e4a:	4b02      	ldr	r3, [pc, #8]	; (4e54 <sio2host_putchar+0x18>)
    4e4c:	4798      	blx	r3
}
    4e4e:	b003      	add	sp, #12
    4e50:	bd00      	pop	{pc}
    4e52:	46c0      	nop			; (mov r8, r8)
    4e54:	00004d79 	.word	0x00004d79

00004e58 <MiMAC_SetAltAddress>:
 *      None
 *
 *****************************************************************************************/

bool MiMAC_SetAltAddress( uint8_t *Address,  uint8_t *PanId)
{
    4e58:	b510      	push	{r4, lr}
	myNetworkAddress.v[0] = Address[0];
    4e5a:	7802      	ldrb	r2, [r0, #0]
    4e5c:	4b08      	ldr	r3, [pc, #32]	; (4e80 <MiMAC_SetAltAddress+0x28>)
    4e5e:	701a      	strb	r2, [r3, #0]
	myNetworkAddress.v[1] = Address[1];
    4e60:	7842      	ldrb	r2, [r0, #1]
    4e62:	705a      	strb	r2, [r3, #1]
	MAC_PANID.v[0] = PanId[0];
    4e64:	780a      	ldrb	r2, [r1, #0]
    4e66:	4c07      	ldr	r4, [pc, #28]	; (4e84 <MiMAC_SetAltAddress+0x2c>)
    4e68:	7022      	strb	r2, [r4, #0]
	MAC_PANID.v[1] = PanId[1];
    4e6a:	784a      	ldrb	r2, [r1, #1]
    4e6c:	7062      	strb	r2, [r4, #1]
	PHY_SetShortAddr(myNetworkAddress.Val);
    4e6e:	8818      	ldrh	r0, [r3, #0]
    4e70:	4b05      	ldr	r3, [pc, #20]	; (4e88 <MiMAC_SetAltAddress+0x30>)
    4e72:	4798      	blx	r3
	PHY_SetPanId(MAC_PANID.Val);
    4e74:	8820      	ldrh	r0, [r4, #0]
    4e76:	4b05      	ldr	r3, [pc, #20]	; (4e8c <MiMAC_SetAltAddress+0x34>)
    4e78:	4798      	blx	r3
	return true;
}
    4e7a:	2001      	movs	r0, #1
    4e7c:	bd10      	pop	{r4, pc}
    4e7e:	46c0      	nop			; (mov r8, r8)
    4e80:	20000b50 	.word	0x20000b50
    4e84:	20000b68 	.word	0x20000b68
    4e88:	00005779 	.word	0x00005779
    4e8c:	00005759 	.word	0x00005759

00004e90 <MiMAC_Set>:
     * Remarks:
     *      None
     *
     *****************************************************************************************/
bool MiMAC_Set(mac_set_params_t id, uint8_t *value)
{
    4e90:	b510      	push	{r4, lr}
    switch(id)
    4e92:	2800      	cmp	r0, #0
    4e94:	d109      	bne.n	4eaa <MiMAC_Set+0x1a>
    {
      case MAC_CHANNEL:
      {
         if(*value > 26) //TODO: this check is necessary here? as we may connect a sub-gig or a 2.4gig?
    4e96:	780b      	ldrb	r3, [r1, #0]
    4e98:	2b1a      	cmp	r3, #26
    4e9a:	d807      	bhi.n	4eac <MiMAC_Set+0x1c>
         {
           return false;
         }
          MACCurrentChannel = *value;
    4e9c:	4a04      	ldr	r2, [pc, #16]	; (4eb0 <MiMAC_Set+0x20>)
    4e9e:	7013      	strb	r3, [r2, #0]
          PHY_SetChannel(MACCurrentChannel);
    4ea0:	0018      	movs	r0, r3
    4ea2:	4b04      	ldr	r3, [pc, #16]	; (4eb4 <MiMAC_Set+0x24>)
    4ea4:	4798      	blx	r3
          return true;
    4ea6:	2001      	movs	r0, #1
    4ea8:	e000      	b.n	4eac <MiMAC_Set+0x1c>
      break;

     default:
     break;
    }
    return false;
    4eaa:	2000      	movs	r0, #0
}
    4eac:	bd10      	pop	{r4, pc}
    4eae:	46c0      	nop			; (mov r8, r8)
    4eb0:	20000b6a 	.word	0x20000b6a
    4eb4:	00005735 	.word	0x00005735

00004eb8 <MiMAC_Init>:
 * Remarks:
 *      None
 *
 *****************************************************************************************/
bool MiMAC_Init(MACINIT_PARAM initValue)
{
    4eb8:	b530      	push	{r4, r5, lr}
    4eba:	b083      	sub	sp, #12
    4ebc:	466c      	mov	r4, sp
    4ebe:	9000      	str	r0, [sp, #0]
    4ec0:	9101      	str	r1, [sp, #4]
	uint8_t i;

	PHY_Init();
    4ec2:	4b10      	ldr	r3, [pc, #64]	; (4f04 <MiMAC_Init+0x4c>)
    4ec4:	4798      	blx	r3
	MACInitParams = initValue;
    4ec6:	4d10      	ldr	r5, [pc, #64]	; (4f08 <MiMAC_Init+0x50>)
    4ec8:	002b      	movs	r3, r5
    4eca:	cc06      	ldmia	r4!, {r1, r2}
    4ecc:	c306      	stmia	r3!, {r1, r2}
	uint16_t x =  PHY_RandomReq();
    4ece:	4b0f      	ldr	r3, [pc, #60]	; (4f0c <MiMAC_Init+0x54>)
    4ed0:	4798      	blx	r3
    4ed2:	0004      	movs	r4, r0
	// Set RF mode
	PHY_SetRxState(true);
    4ed4:	2001      	movs	r0, #1
    4ed6:	4b0e      	ldr	r3, [pc, #56]	; (4f10 <MiMAC_Init+0x58>)
    4ed8:	4798      	blx	r3
	IEEESeqNum =   x & 0xff;
    4eda:	4b0e      	ldr	r3, [pc, #56]	; (4f14 <MiMAC_Init+0x5c>)
    4edc:	701c      	strb	r4, [r3, #0]

	MACCurrentChannel = 11;
    4ede:	220b      	movs	r2, #11
    4ee0:	4b0d      	ldr	r3, [pc, #52]	; (4f18 <MiMAC_Init+0x60>)
    4ee2:	701a      	strb	r2, [r3, #0]

	// Set Node Address
	PHY_SetIEEEAddr(MACInitParams.PAddress);
    4ee4:	6868      	ldr	r0, [r5, #4]
    4ee6:	4b0d      	ldr	r3, [pc, #52]	; (4f1c <MiMAC_Init+0x64>)
    4ee8:	4798      	blx	r3

	for (i = 0; i < BANK_SIZE; i++)
	{
		RxBuffer[i].PayloadLen = 0;
    4eea:	4b0d      	ldr	r3, [pc, #52]	; (4f20 <MiMAC_Init+0x68>)
    4eec:	2200      	movs	r2, #0
    4eee:	701a      	strb	r2, [r3, #0]
    4ef0:	217f      	movs	r1, #127	; 0x7f
    4ef2:	545a      	strb	r2, [r3, r1]
    4ef4:	317f      	adds	r1, #127	; 0x7f
    4ef6:	545a      	strb	r2, [r3, r1]
    4ef8:	217e      	movs	r1, #126	; 0x7e
    4efa:	31ff      	adds	r1, #255	; 0xff
    4efc:	545a      	strb	r2, [r3, r1]
			OutgoingFrameCounter.Val = 1;
		#endif
	#endif

	return true;
}
    4efe:	2001      	movs	r0, #1
    4f00:	b003      	add	sp, #12
    4f02:	bd30      	pop	{r4, r5, pc}
    4f04:	000056d5 	.word	0x000056d5
    4f08:	20000b58 	.word	0x20000b58
    4f0c:	00005685 	.word	0x00005685
    4f10:	00005721 	.word	0x00005721
    4f14:	20000b4c 	.word	0x20000b4c
    4f18:	20000b6a 	.word	0x20000b6a
    4f1c:	00005829 	.word	0x00005829
    4f20:	20000b6c 	.word	0x20000b6c

00004f24 <MiMAC_SendPacket>:

bool MiMAC_SendPacket( MAC_TRANS_PARAM transParam,
         uint8_t *MACPayload,
         uint8_t MACPayloadLen, uint8_t msghandle,
         DataConf_callback_t ConfCallback)
{
    4f24:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f26:	46de      	mov	lr, fp
    4f28:	4657      	mov	r7, sl
    4f2a:	464e      	mov	r6, r9
    4f2c:	4645      	mov	r5, r8
    4f2e:	b5e0      	push	{r5, r6, r7, lr}
    4f30:	b0a5      	sub	sp, #148	; 0x94
    4f32:	9001      	str	r0, [sp, #4]
    4f34:	000e      	movs	r6, r1
    4f36:	9102      	str	r1, [sp, #8]
    4f38:	1c11      	adds	r1, r2, #0
    4f3a:	0014      	movs	r4, r2
    4f3c:	0a24      	lsrs	r4, r4, #8
    4f3e:	9203      	str	r2, [sp, #12]
    4f40:	9300      	str	r3, [sp, #0]
    4f42:	aa2e      	add	r2, sp, #184	; 0xb8
    4f44:	7815      	ldrb	r5, [r2, #0]
    4f46:	aa2f      	add	r2, sp, #188	; 0xbc
    4f48:	7813      	ldrb	r3, [r2, #0]
    4f4a:	469b      	mov	fp, r3
    4f4c:	b2c7      	uxtb	r7, r0
    4f4e:	06b8      	lsls	r0, r7, #26
    4f50:	0fc3      	lsrs	r3, r0, #31
    4f52:	4699      	mov	r9, r3
    4f54:	b2c9      	uxtb	r1, r1
    4f56:	b2e2      	uxtb	r2, r4
	uint8_t frameControl = 0;
	#ifndef TARGET_SMALL
		bool IntraPAN;
	#endif

    if (transParam.flags.bits.broadcast)
    4f58:	077b      	lsls	r3, r7, #29
    4f5a:	d500      	bpl.n	4f5e <MiMAC_SendPacket+0x3a>
    {
        transParam.altDestAddr = true;
    4f5c:	2101      	movs	r1, #1
        transParam.altSrcAddr = false;
    }
   #endif

    // set the frame control in variable i
    if (transParam.flags.bits.packetType == PACKET_TYPE_COMMAND)
    4f5e:	2303      	movs	r3, #3
    4f60:	403b      	ands	r3, r7
    4f62:	2b01      	cmp	r3, #1
    4f64:	d03b      	beq.n	4fde <MiMAC_SendPacket+0xba>
    {
        frameControl = 0x03;
    } else if (transParam.flags.bits.packetType == PACKET_TYPE_DATA)
    4f66:	425c      	negs	r4, r3
    4f68:	415c      	adcs	r4, r3
        frameControl = 0x03;
    4f6a:	b2e0      	uxtb	r0, r4
    4f6c:	4682      	mov	sl, r0
        frameControl = 0x01;
    }

    // decide the header length for different addressing mode
#ifndef TARGET_SMALL
    if ((transParam.DestPANID.Val == MAC_PANID.Val) && (MAC_PANID.Val != 0xFFFF)) // this is intraPAN
    4f6e:	ac01      	add	r4, sp, #4
    4f70:	8964      	ldrh	r4, [r4, #10]
    4f72:	487b      	ldr	r0, [pc, #492]	; (5160 <MiMAC_SendPacket+0x23c>)
    4f74:	8800      	ldrh	r0, [r0, #0]
    4f76:	42a0      	cmp	r0, r4
    4f78:	d034      	beq.n	4fe4 <MiMAC_SendPacket+0xc0>
    }
#ifndef TARGET_SMALL
    else
    {
        headerLength = 7;
        IntraPAN = false;
    4f7a:	2400      	movs	r4, #0
        headerLength = 7;
    4f7c:	2007      	movs	r0, #7
    4f7e:	4684      	mov	ip, r0
    }
#endif

    if (transParam.altDestAddr)
    4f80:	4688      	mov	r8, r1
    {
        headerLength += 2;
    } else
    {
        headerLength += 8;
    4f82:	4661      	mov	r1, ip
    4f84:	3108      	adds	r1, #8
    if (transParam.altDestAddr)
    4f86:	4640      	mov	r0, r8
    4f88:	2800      	cmp	r0, #0
    4f8a:	d000      	beq.n	4f8e <MiMAC_SendPacket+0x6a>
        headerLength += 2;
    4f8c:	3906      	subs	r1, #6
    }

    if (transParam.altSrcAddr)
    4f8e:	2a00      	cmp	r2, #0
    4f90:	d037      	beq.n	5002 <MiMAC_SendPacket+0xde>
    {
        headerLength += 2;
    4f92:	3102      	adds	r1, #2
    4f94:	b2c9      	uxtb	r1, r1
    4f96:	468c      	mov	ip, r1
    } else
    {
        headerLength += 8;
    }

    if (transParam.flags.bits.ackReq && transParam.flags.bits.broadcast == false)
    4f98:	2124      	movs	r1, #36	; 0x24
    4f9a:	4039      	ands	r1, r7
    4f9c:	2920      	cmp	r1, #32
    4f9e:	d034      	beq.n	500a <MiMAC_SendPacket+0xe6>
    {
        frameControl |= 0x20;
    }

    // use PACKET_TYPE_RESERVE to represent beacon. Fixed format for beacon packet
    if (transParam.flags.bits.packetType == PACKET_TYPE_RESERVE)
    4fa0:	2b03      	cmp	r3, #3
    4fa2:	d036      	beq.n	5012 <MiMAC_SendPacket+0xee>
		// 4 byte mic and 5 byte outgoing frame counter
		packet[loc++] = MACPayloadLen+headerLength+9;
    } else
#endif
    {
		packet[loc++] = MACPayloadLen+headerLength;
    4fa4:	a904      	add	r1, sp, #16
    4fa6:	44ac      	add	ip, r5
    4fa8:	4663      	mov	r3, ip
    4faa:	700b      	strb	r3, [r1, #0]
    }

    // set frame control LSB
	packet[loc++] = frameControl;
    4fac:	4653      	mov	r3, sl
    4fae:	704b      	strb	r3, [r1, #1]

    // set frame control MSB
    if (transParam.flags.bits.packetType == PACKET_TYPE_RESERVE)
    4fb0:	a901      	add	r1, sp, #4
    4fb2:	464b      	mov	r3, r9
    4fb4:	015b      	lsls	r3, r3, #5
    4fb6:	469c      	mov	ip, r3
    4fb8:	7808      	ldrb	r0, [r1, #0]
    4fba:	2320      	movs	r3, #32
    4fbc:	4398      	bics	r0, r3
    4fbe:	4663      	mov	r3, ip
    4fc0:	4318      	orrs	r0, r3
    4fc2:	7008      	strb	r0, [r1, #0]
    4fc4:	4684      	mov	ip, r0
    4fc6:	43c1      	mvns	r1, r0
    4fc8:	078b      	lsls	r3, r1, #30
    4fca:	d02a      	beq.n	5022 <MiMAC_SendPacket+0xfe>
		packet[loc++] = 0x80;
        // sequence number
		packet[loc++] = IEEESeqNum++;
    } else
    {
        if (transParam.altDestAddr && transParam.altSrcAddr)
    4fcc:	4643      	mov	r3, r8
    4fce:	2b00      	cmp	r3, #0
    4fd0:	d049      	beq.n	5066 <MiMAC_SendPacket+0x142>
    4fd2:	2a00      	cmp	r2, #0
    4fd4:	d02f      	beq.n	5036 <MiMAC_SendPacket+0x112>
        {
			packet[loc++] = 0x88;
    4fd6:	2088      	movs	r0, #136	; 0x88
    4fd8:	a904      	add	r1, sp, #16
    4fda:	7088      	strb	r0, [r1, #2]
    4fdc:	e02e      	b.n	503c <MiMAC_SendPacket+0x118>
        frameControl = 0x03;
    4fde:	2003      	movs	r0, #3
    4fe0:	4682      	mov	sl, r0
    4fe2:	e7c4      	b.n	4f6e <MiMAC_SendPacket+0x4a>
    if ((transParam.DestPANID.Val == MAC_PANID.Val) && (MAC_PANID.Val != 0xFFFF)) // this is intraPAN
    4fe4:	485f      	ldr	r0, [pc, #380]	; (5164 <MiMAC_SendPacket+0x240>)
    4fe6:	4284      	cmp	r4, r0
    4fe8:	d007      	beq.n	4ffa <MiMAC_SendPacket+0xd6>
        frameControl |= 0x40;
    4fea:	2440      	movs	r4, #64	; 0x40
    4fec:	4650      	mov	r0, sl
    4fee:	4320      	orrs	r0, r4
    4ff0:	4682      	mov	sl, r0
        IntraPAN = true;
    4ff2:	3c3f      	subs	r4, #63	; 0x3f
        headerLength = 5;
    4ff4:	2005      	movs	r0, #5
    4ff6:	4684      	mov	ip, r0
        IntraPAN = true;
    4ff8:	e7c2      	b.n	4f80 <MiMAC_SendPacket+0x5c>
        IntraPAN = false;
    4ffa:	2400      	movs	r4, #0
        headerLength = 7;
    4ffc:	2007      	movs	r0, #7
    4ffe:	4684      	mov	ip, r0
    5000:	e7be      	b.n	4f80 <MiMAC_SendPacket+0x5c>
        headerLength += 8;
    5002:	3108      	adds	r1, #8
    5004:	b2c9      	uxtb	r1, r1
    5006:	468c      	mov	ip, r1
    5008:	e7c6      	b.n	4f98 <MiMAC_SendPacket+0x74>
        frameControl |= 0x20;
    500a:	4650      	mov	r0, sl
    500c:	4308      	orrs	r0, r1
    500e:	4682      	mov	sl, r0
    5010:	e7c6      	b.n	4fa0 <MiMAC_SendPacket+0x7c>
        transParam.altSrcAddr = true;
    5012:	2201      	movs	r2, #1
        transParam.flags.bits.ackReq = false;
    5014:	2300      	movs	r3, #0
    5016:	4699      	mov	r9, r3
        IntraPAN = false;
    5018:	2400      	movs	r4, #0
        frameControl = 0x00;
    501a:	469a      	mov	sl, r3
        headerLength = 7;
    501c:	3307      	adds	r3, #7
    501e:	469c      	mov	ip, r3
    5020:	e7c0      	b.n	4fa4 <MiMAC_SendPacket+0x80>
		packet[loc++] = 0x80;
    5022:	a904      	add	r1, sp, #16
    5024:	2080      	movs	r0, #128	; 0x80
    5026:	7088      	strb	r0, [r1, #2]
		packet[loc++] = IEEESeqNum++;
    5028:	4e4f      	ldr	r6, [pc, #316]	; (5168 <MiMAC_SendPacket+0x244>)
    502a:	7830      	ldrb	r0, [r6, #0]
    502c:	1c43      	adds	r3, r0, #1
    502e:	7033      	strb	r3, [r6, #0]
    5030:	70c8      	strb	r0, [r1, #3]
    5032:	2104      	movs	r1, #4
    5034:	e02e      	b.n	5094 <MiMAC_SendPacket+0x170>

        } else if (transParam.altDestAddr && transParam.altSrcAddr == 0)
        {
			packet[loc++] = 0xC8;
    5036:	20c8      	movs	r0, #200	; 0xc8
    5038:	a904      	add	r1, sp, #16
    503a:	7088      	strb	r0, [r1, #2]
        {
			packet[loc++] = 0xCC;
        }

        // sequence number
		packet[loc++] = IEEESeqNum++;
    503c:	494a      	ldr	r1, [pc, #296]	; (5168 <MiMAC_SendPacket+0x244>)
    503e:	7808      	ldrb	r0, [r1, #0]
    5040:	1c43      	adds	r3, r0, #1
    5042:	700b      	strb	r3, [r1, #0]
    5044:	a904      	add	r1, sp, #16
    5046:	70c8      	strb	r0, [r1, #3]

        // destination PANID
		packet[loc++] = transParam.DestPANID.v[0];
    5048:	a801      	add	r0, sp, #4
    504a:	7a83      	ldrb	r3, [r0, #10]
    504c:	710b      	strb	r3, [r1, #4]
		packet[loc++] = transParam.DestPANID.v[1];
    504e:	7ac0      	ldrb	r0, [r0, #11]
    5050:	7148      	strb	r0, [r1, #5]

        // destination address
        if (transParam.flags.bits.broadcast)
    5052:	4663      	mov	r3, ip
    5054:	075b      	lsls	r3, r3, #29
    5056:	d418      	bmi.n	508a <MiMAC_SendPacket+0x166>
			packet[loc++] = 0xFF;
        } else
        {
            if (transParam.altDestAddr)
            {
				packet[loc++] = transParam.DestAddress[0];
    5058:	a904      	add	r1, sp, #16
    505a:	7830      	ldrb	r0, [r6, #0]
    505c:	7188      	strb	r0, [r1, #6]
				packet[loc++] = transParam.DestAddress[1];
    505e:	7870      	ldrb	r0, [r6, #1]
    5060:	71c8      	strb	r0, [r1, #7]
    5062:	2108      	movs	r1, #8
    5064:	e016      	b.n	5094 <MiMAC_SendPacket+0x170>
        } else if (transParam.altDestAddr == 0 && transParam.altSrcAddr == 1)
    5066:	2a00      	cmp	r2, #0
    5068:	d05c      	beq.n	5124 <MiMAC_SendPacket+0x200>
			packet[loc++] = 0x8C;
    506a:	a904      	add	r1, sp, #16
    506c:	208c      	movs	r0, #140	; 0x8c
    506e:	7088      	strb	r0, [r1, #2]
		packet[loc++] = IEEESeqNum++;
    5070:	4b3d      	ldr	r3, [pc, #244]	; (5168 <MiMAC_SendPacket+0x244>)
    5072:	7818      	ldrb	r0, [r3, #0]
    5074:	1c47      	adds	r7, r0, #1
    5076:	701f      	strb	r7, [r3, #0]
    5078:	70c8      	strb	r0, [r1, #3]
		packet[loc++] = transParam.DestPANID.v[0];
    507a:	ab01      	add	r3, sp, #4
    507c:	7a98      	ldrb	r0, [r3, #10]
    507e:	7108      	strb	r0, [r1, #4]
		packet[loc++] = transParam.DestPANID.v[1];
    5080:	7ad8      	ldrb	r0, [r3, #11]
    5082:	7148      	strb	r0, [r1, #5]
        if (transParam.flags.bits.broadcast)
    5084:	4663      	mov	r3, ip
    5086:	075b      	lsls	r3, r3, #29
    5088:	d560      	bpl.n	514c <MiMAC_SendPacket+0x228>
			packet[loc++] = 0xFF;
    508a:	a904      	add	r1, sp, #16
    508c:	20ff      	movs	r0, #255	; 0xff
    508e:	7188      	strb	r0, [r1, #6]
			packet[loc++] = 0xFF;
    5090:	71c8      	strb	r0, [r1, #7]
    5092:	2108      	movs	r1, #8
        }
    }

#ifndef TARGET_SMALL
    // source PANID if necessary
    if (IntraPAN == false)
    5094:	2c00      	cmp	r4, #0
    5096:	d109      	bne.n	50ac <MiMAC_SendPacket+0x188>
    {
		packet[loc++] = MAC_PANID.v[0];
    5098:	1c48      	adds	r0, r1, #1
    509a:	b2c0      	uxtb	r0, r0
    509c:	ac04      	add	r4, sp, #16
    509e:	4e30      	ldr	r6, [pc, #192]	; (5160 <MiMAC_SendPacket+0x23c>)
    50a0:	7833      	ldrb	r3, [r6, #0]
    50a2:	5463      	strb	r3, [r4, r1]
		packet[loc++] = MAC_PANID.v[1];
    50a4:	3102      	adds	r1, #2
    50a6:	b2c9      	uxtb	r1, r1
    50a8:	7876      	ldrb	r6, [r6, #1]
    50aa:	5426      	strb	r6, [r4, r0]
    }
#endif

    // source address
    if (transParam.altSrcAddr)
    50ac:	2a00      	cmp	r2, #0
    50ae:	d02a      	beq.n	5106 <MiMAC_SendPacket+0x1e2>
    {
		packet[loc++] = myNetworkAddress.v[0];
    50b0:	a804      	add	r0, sp, #16
    50b2:	4c2e      	ldr	r4, [pc, #184]	; (516c <MiMAC_SendPacket+0x248>)
    50b4:	7822      	ldrb	r2, [r4, #0]
    50b6:	5442      	strb	r2, [r0, r1]
		packet[loc++] = myNetworkAddress.v[1];
    50b8:	1c8a      	adds	r2, r1, #2
    50ba:	b2d2      	uxtb	r2, r2
		packet[loc++] = myNetworkAddress.v[0];
    50bc:	3101      	adds	r1, #1
		packet[loc++] = myNetworkAddress.v[1];
    50be:	b2c9      	uxtb	r1, r1
    50c0:	7864      	ldrb	r4, [r4, #1]
    50c2:	5444      	strb	r4, [r0, r1]
#endif


#ifndef ENABLE_SECURITY
    // write the payload
    for (i = 0; i < MACPayloadLen; i++)
    50c4:	2d00      	cmp	r5, #0
    50c6:	d00a      	beq.n	50de <MiMAC_SendPacket+0x1ba>
    50c8:	9900      	ldr	r1, [sp, #0]
    50ca:	1955      	adds	r5, r2, r5
    50cc:	b2ed      	uxtb	r5, r5
    {
		packet[loc++] = MACPayload[i];
    50ce:	ae04      	add	r6, sp, #16
    50d0:	1c50      	adds	r0, r2, #1
    50d2:	780c      	ldrb	r4, [r1, #0]
    50d4:	54b4      	strb	r4, [r6, r2]
    50d6:	3101      	adds	r1, #1
    50d8:	b2c2      	uxtb	r2, r0
    for (i = 0; i < MACPayloadLen; i++)
    50da:	4295      	cmp	r5, r2
    50dc:	d1f8      	bne.n	50d0 <MiMAC_SendPacket+0x1ac>
    } else
    {
        i = 0x01;
    }

    dataPointer = MACPayload;
    50de:	4a24      	ldr	r2, [pc, #144]	; (5170 <MiMAC_SendPacket+0x24c>)
    50e0:	9b00      	ldr	r3, [sp, #0]
    50e2:	6013      	str	r3, [r2, #0]
	dataConfCallback = ConfCallback;
    50e4:	4b23      	ldr	r3, [pc, #140]	; (5174 <MiMAC_SendPacket+0x250>)
    50e6:	9a30      	ldr	r2, [sp, #192]	; 0xc0
    50e8:	601a      	str	r2, [r3, #0]
    dataHandle = msghandle;
    50ea:	4b23      	ldr	r3, [pc, #140]	; (5178 <MiMAC_SendPacket+0x254>)
    50ec:	465a      	mov	r2, fp
    50ee:	701a      	strb	r2, [r3, #0]

    // Now Trigger the Transmission of packet
    PHY_DataReq(packet);
    50f0:	a804      	add	r0, sp, #16
    50f2:	4b22      	ldr	r3, [pc, #136]	; (517c <MiMAC_SendPacket+0x258>)
    50f4:	4798      	blx	r3
    return true;
}
    50f6:	2001      	movs	r0, #1
    50f8:	b025      	add	sp, #148	; 0x94
    50fa:	bc3c      	pop	{r2, r3, r4, r5}
    50fc:	4690      	mov	r8, r2
    50fe:	4699      	mov	r9, r3
    5100:	46a2      	mov	sl, r4
    5102:	46ab      	mov	fp, r5
    5104:	bdf0      	pop	{r4, r5, r6, r7, pc}
			packet[loc++] = MACInitParams.PAddress[i];
    5106:	4a1e      	ldr	r2, [pc, #120]	; (5180 <MiMAC_SendPacket+0x25c>)
    5108:	6850      	ldr	r0, [r2, #4]
    510a:	000b      	movs	r3, r1
    510c:	3308      	adds	r3, #8
    510e:	b2db      	uxtb	r3, r3
    5110:	ae04      	add	r6, sp, #16
    5112:	1c4a      	adds	r2, r1, #1
    5114:	b2d2      	uxtb	r2, r2
    5116:	7804      	ldrb	r4, [r0, #0]
    5118:	5474      	strb	r4, [r6, r1]
    511a:	3001      	adds	r0, #1
    511c:	0011      	movs	r1, r2
        for (i = 0; i < 8; i++)
    511e:	429a      	cmp	r2, r3
    5120:	d1f7      	bne.n	5112 <MiMAC_SendPacket+0x1ee>
    5122:	e7cf      	b.n	50c4 <MiMAC_SendPacket+0x1a0>
			packet[loc++] = 0xCC;
    5124:	a904      	add	r1, sp, #16
    5126:	20cc      	movs	r0, #204	; 0xcc
    5128:	7088      	strb	r0, [r1, #2]
		packet[loc++] = IEEESeqNum++;
    512a:	4b0f      	ldr	r3, [pc, #60]	; (5168 <MiMAC_SendPacket+0x244>)
    512c:	4698      	mov	r8, r3
    512e:	7818      	ldrb	r0, [r3, #0]
    5130:	1c43      	adds	r3, r0, #1
    5132:	4699      	mov	r9, r3
    5134:	4643      	mov	r3, r8
    5136:	464f      	mov	r7, r9
    5138:	701f      	strb	r7, [r3, #0]
    513a:	70c8      	strb	r0, [r1, #3]
		packet[loc++] = transParam.DestPANID.v[0];
    513c:	a801      	add	r0, sp, #4
    513e:	7a83      	ldrb	r3, [r0, #10]
    5140:	710b      	strb	r3, [r1, #4]
		packet[loc++] = transParam.DestPANID.v[1];
    5142:	7ac0      	ldrb	r0, [r0, #11]
    5144:	7148      	strb	r0, [r1, #5]
        if (transParam.flags.bits.broadcast)
    5146:	4663      	mov	r3, ip
    5148:	075b      	lsls	r3, r3, #29
    514a:	d49e      	bmi.n	508a <MiMAC_SendPacket+0x166>
        headerLength = 7;
    514c:	2000      	movs	r0, #0
					packet[loc++] = transParam.DestAddress[i];
    514e:	ab04      	add	r3, sp, #16
    5150:	1819      	adds	r1, r3, r0
    5152:	5c33      	ldrb	r3, [r6, r0]
    5154:	718b      	strb	r3, [r1, #6]
    5156:	3001      	adds	r0, #1
                for (i = 0; i < 8; i++)
    5158:	2808      	cmp	r0, #8
    515a:	d1f8      	bne.n	514e <MiMAC_SendPacket+0x22a>
					packet[loc++] = transParam.DestAddress[i];
    515c:	210e      	movs	r1, #14
    515e:	e799      	b.n	5094 <MiMAC_SendPacket+0x170>
    5160:	20000b68 	.word	0x20000b68
    5164:	0000ffff 	.word	0x0000ffff
    5168:	20000b4c 	.word	0x20000b4c
    516c:	20000b50 	.word	0x20000b50
    5170:	2000026c 	.word	0x2000026c
    5174:	20000264 	.word	0x20000264
    5178:	20000268 	.word	0x20000268
    517c:	00005639 	.word	0x00005639
    5180:	20000b58 	.word	0x20000b58

00005184 <MiMAC_DiscardPacket>:
 *
 *****************************************************************************************/
void MiMAC_DiscardPacket(void)
{
	//re-enable buffer for next packets
	if (BankIndex < BANK_SIZE)
    5184:	4b04      	ldr	r3, [pc, #16]	; (5198 <MiMAC_DiscardPacket+0x14>)
    5186:	781b      	ldrb	r3, [r3, #0]
    5188:	2b03      	cmp	r3, #3
    518a:	d804      	bhi.n	5196 <MiMAC_DiscardPacket+0x12>
	{
		RxBuffer[BankIndex].PayloadLen = 0;
    518c:	01da      	lsls	r2, r3, #7
    518e:	1ad3      	subs	r3, r2, r3
    5190:	2100      	movs	r1, #0
    5192:	4a02      	ldr	r2, [pc, #8]	; (519c <MiMAC_DiscardPacket+0x18>)
    5194:	5499      	strb	r1, [r3, r2]
	}
}
    5196:	4770      	bx	lr
    5198:	2000000b 	.word	0x2000000b
    519c:	20000b6c 	.word	0x20000b6c

000051a0 <MiMAC_ReceivedPacket>:
 * Remarks:
 *      None
 *
 *****************************************************************************************/
bool MiMAC_ReceivedPacket(void)
{
    51a0:	b570      	push	{r4, r5, r6, lr}
	uint8_t i;

	BankIndex = 0xFF;
    51a2:	22ff      	movs	r2, #255	; 0xff
    51a4:	4bcd      	ldr	r3, [pc, #820]	; (54dc <MiMAC_ReceivedPacket+0x33c>)
    51a6:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < BANK_SIZE; i++)
	{
		if (RxBuffer[i].PayloadLen > 0)
    51a8:	4bcd      	ldr	r3, [pc, #820]	; (54e0 <MiMAC_ReceivedPacket+0x340>)
    51aa:	781b      	ldrb	r3, [r3, #0]
    51ac:	2b00      	cmp	r3, #0
    51ae:	d000      	beq.n	51b2 <MiMAC_ReceivedPacket+0x12>
    51b0:	e1bd      	b.n	552e <MiMAC_ReceivedPacket+0x38e>
    51b2:	337f      	adds	r3, #127	; 0x7f
    51b4:	4aca      	ldr	r2, [pc, #808]	; (54e0 <MiMAC_ReceivedPacket+0x340>)
    51b6:	5cd3      	ldrb	r3, [r2, r3]
    51b8:	2b00      	cmp	r3, #0
    51ba:	d10b      	bne.n	51d4 <MiMAC_ReceivedPacket+0x34>
    51bc:	33fe      	adds	r3, #254	; 0xfe
    51be:	5cd3      	ldrb	r3, [r2, r3]
    51c0:	2b00      	cmp	r3, #0
    51c2:	d12e      	bne.n	5222 <MiMAC_ReceivedPacket+0x82>
    51c4:	237e      	movs	r3, #126	; 0x7e
    51c6:	33ff      	adds	r3, #255	; 0xff
    51c8:	5cd3      	ldrb	r3, [r2, r3]
		MACRxPacket.RSSIValue = RxBuffer[BankIndex].Payload[RxBuffer[BankIndex].PayloadLen - 1];
		#endif

		return true;
	}
	return false;
    51ca:	2000      	movs	r0, #0
	for (i = 0; i < BANK_SIZE; i++)
    51cc:	2203      	movs	r2, #3
		if (RxBuffer[i].PayloadLen > 0)
    51ce:	2b00      	cmp	r3, #0
    51d0:	d101      	bne.n	51d6 <MiMAC_ReceivedPacket+0x36>
}
    51d2:	bd70      	pop	{r4, r5, r6, pc}
	for (i = 0; i < BANK_SIZE; i++)
    51d4:	2201      	movs	r2, #1
			BankIndex = i;
    51d6:	4bc1      	ldr	r3, [pc, #772]	; (54dc <MiMAC_ReceivedPacket+0x33c>)
    51d8:	701a      	strb	r2, [r3, #0]
	return false;
    51da:	2000      	movs	r0, #0
	if (BankIndex < BANK_SIZE)
    51dc:	2a03      	cmp	r2, #3
    51de:	d8f8      	bhi.n	51d2 <MiMAC_ReceivedPacket+0x32>
		if ((RxBuffer[BankIndex].Payload[0] & 0x40) == 0)
    51e0:	0010      	movs	r0, r2
    51e2:	01d1      	lsls	r1, r2, #7
    51e4:	1a89      	subs	r1, r1, r2
    51e6:	4bbe      	ldr	r3, [pc, #760]	; (54e0 <MiMAC_ReceivedPacket+0x340>)
    51e8:	185b      	adds	r3, r3, r1
    51ea:	785d      	ldrb	r5, [r3, #1]
    51ec:	2440      	movs	r4, #64	; 0x40
    51ee:	4025      	ands	r5, r4
		MACRxPacket.flags.Val = 0;
    51f0:	49bc      	ldr	r1, [pc, #752]	; (54e4 <MiMAC_ReceivedPacket+0x344>)
    51f2:	2400      	movs	r4, #0
    51f4:	700c      	strb	r4, [r1, #0]
		MACRxPacket.altSourceAddress = false;
    51f6:	73cc      	strb	r4, [r1, #15]
		addrMode = RxBuffer[BankIndex].Payload[1] & 0xCC;
    51f8:	789b      	ldrb	r3, [r3, #2]
    51fa:	2133      	movs	r1, #51	; 0x33
    51fc:	438b      	bics	r3, r1
		switch (addrMode)
    51fe:	b2d9      	uxtb	r1, r3
    5200:	2988      	cmp	r1, #136	; 0x88
    5202:	d100      	bne.n	5206 <MiMAC_ReceivedPacket+0x66>
    5204:	e0c4      	b.n	5390 <MiMAC_ReceivedPacket+0x1f0>
    5206:	d90e      	bls.n	5226 <MiMAC_ReceivedPacket+0x86>
    5208:	b2d9      	uxtb	r1, r3
    520a:	29c8      	cmp	r1, #200	; 0xc8
    520c:	d046      	beq.n	529c <MiMAC_ReceivedPacket+0xfc>
    520e:	29cc      	cmp	r1, #204	; 0xcc
    5210:	d100      	bne.n	5214 <MiMAC_ReceivedPacket+0x74>
    5212:	e08a      	b.n	532a <MiMAC_ReceivedPacket+0x18a>
    5214:	298c      	cmp	r1, #140	; 0x8c
    5216:	d100      	bne.n	521a <MiMAC_ReceivedPacket+0x7a>
    5218:	e104      	b.n	5424 <MiMAC_ReceivedPacket+0x284>
			MiMAC_DiscardPacket();
    521a:	4bb3      	ldr	r3, [pc, #716]	; (54e8 <MiMAC_ReceivedPacket+0x348>)
    521c:	4798      	blx	r3
			return false;
    521e:	2000      	movs	r0, #0
    5220:	e7d7      	b.n	51d2 <MiMAC_ReceivedPacket+0x32>
	for (i = 0; i < BANK_SIZE; i++)
    5222:	2202      	movs	r2, #2
    5224:	e7d7      	b.n	51d6 <MiMAC_ReceivedPacket+0x36>
		switch (addrMode)
    5226:	2b08      	cmp	r3, #8
    5228:	d100      	bne.n	522c <MiMAC_ReceivedPacket+0x8c>
    522a:	e131      	b.n	5490 <MiMAC_ReceivedPacket+0x2f0>
    522c:	2980      	cmp	r1, #128	; 0x80
    522e:	d1f4      	bne.n	521a <MiMAC_ReceivedPacket+0x7a>
				MACRxPacket.flags.bits.broadcast = 1;
    5230:	4bac      	ldr	r3, [pc, #688]	; (54e4 <MiMAC_ReceivedPacket+0x344>)
    5232:	7819      	ldrb	r1, [r3, #0]
    5234:	2404      	movs	r4, #4
    5236:	4321      	orrs	r1, r4
				MACRxPacket.flags.bits.sourcePrsnt = 1;
    5238:	2480      	movs	r4, #128	; 0x80
    523a:	4264      	negs	r4, r4
    523c:	4321      	orrs	r1, r4
    523e:	7019      	strb	r1, [r3, #0]
				MACRxPacket.altSourceAddress = true;
    5240:	2101      	movs	r1, #1
    5242:	73d9      	strb	r1, [r3, #15]
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    5244:	4ca6      	ldr	r4, [pc, #664]	; (54e0 <MiMAC_ReceivedPacket+0x340>)
    5246:	01d1      	lsls	r1, r2, #7
    5248:	1a88      	subs	r0, r1, r2
    524a:	1821      	adds	r1, r4, r0
    524c:	790d      	ldrb	r5, [r1, #4]
    524e:	741d      	strb	r5, [r3, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    5250:	7949      	ldrb	r1, [r1, #5]
    5252:	7459      	strb	r1, [r3, #17]
    5254:	01d1      	lsls	r1, r2, #7
    5256:	1a8a      	subs	r2, r1, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[5]);
    5258:	1d91      	adds	r1, r2, #6
    525a:	1909      	adds	r1, r1, r4
    525c:	6059      	str	r1, [r3, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 11;
    525e:	5d01      	ldrb	r1, [r0, r4]
    5260:	390b      	subs	r1, #11
    5262:	7319      	strb	r1, [r3, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[7]);
    5264:	3208      	adds	r2, #8
    5266:	1912      	adds	r2, r2, r4
    5268:	609a      	str	r2, [r3, #8]
		if (RxBuffer[BankIndex].Payload[0] & 0x08)
    526a:	4b9c      	ldr	r3, [pc, #624]	; (54dc <MiMAC_ReceivedPacket+0x33c>)
    526c:	781b      	ldrb	r3, [r3, #0]
    526e:	01d9      	lsls	r1, r3, #7
    5270:	1ac9      	subs	r1, r1, r3
    5272:	4a9b      	ldr	r2, [pc, #620]	; (54e0 <MiMAC_ReceivedPacket+0x340>)
    5274:	1852      	adds	r2, r2, r1
    5276:	7851      	ldrb	r1, [r2, #1]
    5278:	070a      	lsls	r2, r1, #28
    527a:	d500      	bpl.n	527e <MiMAC_ReceivedPacket+0xde>
    527c:	e129      	b.n	54d2 <MiMAC_ReceivedPacket+0x332>
		switch (RxBuffer[BankIndex].Payload[0] & 0x07) // check frame type
    527e:	2207      	movs	r2, #7
    5280:	400a      	ands	r2, r1
    5282:	2a01      	cmp	r2, #1
    5284:	d100      	bne.n	5288 <MiMAC_ReceivedPacket+0xe8>
    5286:	e131      	b.n	54ec <MiMAC_ReceivedPacket+0x34c>
    5288:	2a00      	cmp	r2, #0
    528a:	d100      	bne.n	528e <MiMAC_ReceivedPacket+0xee>
    528c:	e149      	b.n	5522 <MiMAC_ReceivedPacket+0x382>
    528e:	2a03      	cmp	r2, #3
    5290:	d100      	bne.n	5294 <MiMAC_ReceivedPacket+0xf4>
    5292:	e13e      	b.n	5512 <MiMAC_ReceivedPacket+0x372>
			MiMAC_DiscardPacket();
    5294:	4b94      	ldr	r3, [pc, #592]	; (54e8 <MiMAC_ReceivedPacket+0x348>)
    5296:	4798      	blx	r3
			return false;
    5298:	2000      	movs	r0, #0
    529a:	e79a      	b.n	51d2 <MiMAC_ReceivedPacket+0x32>
			if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    529c:	01d1      	lsls	r1, r2, #7
    529e:	1a89      	subs	r1, r1, r2
    52a0:	4b8f      	ldr	r3, [pc, #572]	; (54e0 <MiMAC_ReceivedPacket+0x340>)
    52a2:	185b      	adds	r3, r3, r1
    52a4:	799b      	ldrb	r3, [r3, #6]
    52a6:	2bff      	cmp	r3, #255	; 0xff
    52a8:	d01c      	beq.n	52e4 <MiMAC_ReceivedPacket+0x144>
			MACRxPacket.flags.bits.sourcePrsnt = 1;
    52aa:	498e      	ldr	r1, [pc, #568]	; (54e4 <MiMAC_ReceivedPacket+0x344>)
    52ac:	780c      	ldrb	r4, [r1, #0]
    52ae:	2380      	movs	r3, #128	; 0x80
    52b0:	425b      	negs	r3, r3
    52b2:	4323      	orrs	r3, r4
    52b4:	700b      	strb	r3, [r1, #0]
			if (bIntraPAN) // check if it is intraPAN
    52b6:	2d00      	cmp	r5, #0
    52b8:	d021      	beq.n	52fe <MiMAC_ReceivedPacket+0x15e>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    52ba:	4c89      	ldr	r4, [pc, #548]	; (54e0 <MiMAC_ReceivedPacket+0x340>)
    52bc:	01c3      	lsls	r3, r0, #7
    52be:	1a18      	subs	r0, r3, r0
    52c0:	1823      	adds	r3, r4, r0
    52c2:	791d      	ldrb	r5, [r3, #4]
    52c4:	740d      	strb	r5, [r1, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    52c6:	795b      	ldrb	r3, [r3, #5]
    52c8:	744b      	strb	r3, [r1, #17]
    52ca:	01d3      	lsls	r3, r2, #7
    52cc:	1a9a      	subs	r2, r3, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[7]);
    52ce:	0013      	movs	r3, r2
    52d0:	3308      	adds	r3, #8
    52d2:	191b      	adds	r3, r3, r4
    52d4:	604b      	str	r3, [r1, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 19;
    52d6:	5d03      	ldrb	r3, [r0, r4]
    52d8:	3b13      	subs	r3, #19
    52da:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[15]);
    52dc:	3210      	adds	r2, #16
    52de:	1912      	adds	r2, r2, r4
    52e0:	608a      	str	r2, [r1, #8]
    52e2:	e7c2      	b.n	526a <MiMAC_ReceivedPacket+0xca>
			if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    52e4:	01d1      	lsls	r1, r2, #7
    52e6:	1a89      	subs	r1, r1, r2
    52e8:	4b7d      	ldr	r3, [pc, #500]	; (54e0 <MiMAC_ReceivedPacket+0x340>)
    52ea:	185b      	adds	r3, r3, r1
    52ec:	79db      	ldrb	r3, [r3, #7]
    52ee:	2bff      	cmp	r3, #255	; 0xff
    52f0:	d1db      	bne.n	52aa <MiMAC_ReceivedPacket+0x10a>
				MACRxPacket.flags.bits.broadcast = 1;
    52f2:	497c      	ldr	r1, [pc, #496]	; (54e4 <MiMAC_ReceivedPacket+0x344>)
    52f4:	780b      	ldrb	r3, [r1, #0]
    52f6:	2404      	movs	r4, #4
    52f8:	4323      	orrs	r3, r4
    52fa:	700b      	strb	r3, [r1, #0]
    52fc:	e7d5      	b.n	52aa <MiMAC_ReceivedPacket+0x10a>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[7];
    52fe:	4979      	ldr	r1, [pc, #484]	; (54e4 <MiMAC_ReceivedPacket+0x344>)
    5300:	4c77      	ldr	r4, [pc, #476]	; (54e0 <MiMAC_ReceivedPacket+0x340>)
    5302:	01c3      	lsls	r3, r0, #7
    5304:	1a18      	subs	r0, r3, r0
    5306:	1823      	adds	r3, r4, r0
    5308:	7a1d      	ldrb	r5, [r3, #8]
    530a:	740d      	strb	r5, [r1, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[8];
    530c:	7a5b      	ldrb	r3, [r3, #9]
    530e:	744b      	strb	r3, [r1, #17]
    5310:	01d3      	lsls	r3, r2, #7
    5312:	1a9a      	subs	r2, r3, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[9]);
    5314:	0013      	movs	r3, r2
    5316:	330a      	adds	r3, #10
    5318:	191b      	adds	r3, r3, r4
    531a:	604b      	str	r3, [r1, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 21;
    531c:	5d03      	ldrb	r3, [r0, r4]
    531e:	3b15      	subs	r3, #21
    5320:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[17]);
    5322:	3212      	adds	r2, #18
    5324:	1912      	adds	r2, r2, r4
    5326:	608a      	str	r2, [r1, #8]
    5328:	e79f      	b.n	526a <MiMAC_ReceivedPacket+0xca>
			MACRxPacket.flags.bits.sourcePrsnt = 1;
    532a:	496e      	ldr	r1, [pc, #440]	; (54e4 <MiMAC_ReceivedPacket+0x344>)
    532c:	780c      	ldrb	r4, [r1, #0]
    532e:	2380      	movs	r3, #128	; 0x80
    5330:	425b      	negs	r3, r3
    5332:	4323      	orrs	r3, r4
    5334:	700b      	strb	r3, [r1, #0]
			if (bIntraPAN) // check if it is intraPAN
    5336:	2d00      	cmp	r5, #0
    5338:	d014      	beq.n	5364 <MiMAC_ReceivedPacket+0x1c4>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    533a:	4c69      	ldr	r4, [pc, #420]	; (54e0 <MiMAC_ReceivedPacket+0x340>)
    533c:	01d3      	lsls	r3, r2, #7
    533e:	1a98      	subs	r0, r3, r2
    5340:	1823      	adds	r3, r4, r0
    5342:	791d      	ldrb	r5, [r3, #4]
    5344:	740d      	strb	r5, [r1, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    5346:	795b      	ldrb	r3, [r3, #5]
    5348:	744b      	strb	r3, [r1, #17]
    534a:	01d3      	lsls	r3, r2, #7
    534c:	1a9a      	subs	r2, r3, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[13]);
    534e:	0013      	movs	r3, r2
    5350:	330e      	adds	r3, #14
    5352:	191b      	adds	r3, r3, r4
    5354:	604b      	str	r3, [r1, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 25;
    5356:	5d03      	ldrb	r3, [r0, r4]
    5358:	3b19      	subs	r3, #25
    535a:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[21]);
    535c:	3216      	adds	r2, #22
    535e:	1912      	adds	r2, r2, r4
    5360:	608a      	str	r2, [r1, #8]
    5362:	e782      	b.n	526a <MiMAC_ReceivedPacket+0xca>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[13];
    5364:	495f      	ldr	r1, [pc, #380]	; (54e4 <MiMAC_ReceivedPacket+0x344>)
    5366:	4c5e      	ldr	r4, [pc, #376]	; (54e0 <MiMAC_ReceivedPacket+0x340>)
    5368:	01d3      	lsls	r3, r2, #7
    536a:	1a98      	subs	r0, r3, r2
    536c:	1823      	adds	r3, r4, r0
    536e:	7b9d      	ldrb	r5, [r3, #14]
    5370:	740d      	strb	r5, [r1, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[14];
    5372:	7bdb      	ldrb	r3, [r3, #15]
    5374:	744b      	strb	r3, [r1, #17]
    5376:	01d3      	lsls	r3, r2, #7
    5378:	1a9a      	subs	r2, r3, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[15]);
    537a:	0013      	movs	r3, r2
    537c:	3310      	adds	r3, #16
    537e:	191b      	adds	r3, r3, r4
    5380:	604b      	str	r3, [r1, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 27;
    5382:	5d03      	ldrb	r3, [r0, r4]
    5384:	3b1b      	subs	r3, #27
    5386:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[23]);
    5388:	3218      	adds	r2, #24
    538a:	1912      	adds	r2, r2, r4
    538c:	608a      	str	r2, [r1, #8]
    538e:	e76c      	b.n	526a <MiMAC_ReceivedPacket+0xca>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    5390:	01d1      	lsls	r1, r2, #7
    5392:	1a89      	subs	r1, r1, r2
    5394:	4b52      	ldr	r3, [pc, #328]	; (54e0 <MiMAC_ReceivedPacket+0x340>)
    5396:	185b      	adds	r3, r3, r1
    5398:	799b      	ldrb	r3, [r3, #6]
    539a:	2bff      	cmp	r3, #255	; 0xff
    539c:	d01f      	beq.n	53de <MiMAC_ReceivedPacket+0x23e>
				MACRxPacket.flags.bits.sourcePrsnt = 1;
    539e:	4b51      	ldr	r3, [pc, #324]	; (54e4 <MiMAC_ReceivedPacket+0x344>)
    53a0:	781c      	ldrb	r4, [r3, #0]
    53a2:	2180      	movs	r1, #128	; 0x80
    53a4:	4249      	negs	r1, r1
    53a6:	4321      	orrs	r1, r4
    53a8:	7019      	strb	r1, [r3, #0]
				MACRxPacket.altSourceAddress = true;
    53aa:	2101      	movs	r1, #1
    53ac:	73d9      	strb	r1, [r3, #15]
				if (bIntraPAN == false)
    53ae:	2d00      	cmp	r5, #0
    53b0:	d122      	bne.n	53f8 <MiMAC_ReceivedPacket+0x258>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[7];
    53b2:	0019      	movs	r1, r3
    53b4:	4c4a      	ldr	r4, [pc, #296]	; (54e0 <MiMAC_ReceivedPacket+0x340>)
    53b6:	01c3      	lsls	r3, r0, #7
    53b8:	1a18      	subs	r0, r3, r0
    53ba:	1823      	adds	r3, r4, r0
    53bc:	7a1d      	ldrb	r5, [r3, #8]
    53be:	740d      	strb	r5, [r1, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[8];
    53c0:	7a5b      	ldrb	r3, [r3, #9]
    53c2:	744b      	strb	r3, [r1, #17]
    53c4:	01d3      	lsls	r3, r2, #7
    53c6:	1a9a      	subs	r2, r3, r2
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[9]);
    53c8:	0013      	movs	r3, r2
    53ca:	330a      	adds	r3, #10
    53cc:	191b      	adds	r3, r3, r4
    53ce:	604b      	str	r3, [r1, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 15;
    53d0:	5d03      	ldrb	r3, [r0, r4]
    53d2:	3b0f      	subs	r3, #15
    53d4:	730b      	strb	r3, [r1, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[11]);
    53d6:	320c      	adds	r2, #12
    53d8:	1912      	adds	r2, r2, r4
    53da:	608a      	str	r2, [r1, #8]
    53dc:	e745      	b.n	526a <MiMAC_ReceivedPacket+0xca>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    53de:	01d1      	lsls	r1, r2, #7
    53e0:	1a89      	subs	r1, r1, r2
    53e2:	4b3f      	ldr	r3, [pc, #252]	; (54e0 <MiMAC_ReceivedPacket+0x340>)
    53e4:	185b      	adds	r3, r3, r1
    53e6:	79db      	ldrb	r3, [r3, #7]
    53e8:	2bff      	cmp	r3, #255	; 0xff
    53ea:	d1d8      	bne.n	539e <MiMAC_ReceivedPacket+0x1fe>
					MACRxPacket.flags.bits.broadcast = 1;
    53ec:	493d      	ldr	r1, [pc, #244]	; (54e4 <MiMAC_ReceivedPacket+0x344>)
    53ee:	780b      	ldrb	r3, [r1, #0]
    53f0:	2404      	movs	r4, #4
    53f2:	4323      	orrs	r3, r4
    53f4:	700b      	strb	r3, [r1, #0]
    53f6:	e7d2      	b.n	539e <MiMAC_ReceivedPacket+0x1fe>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    53f8:	493a      	ldr	r1, [pc, #232]	; (54e4 <MiMAC_ReceivedPacket+0x344>)
    53fa:	4c39      	ldr	r4, [pc, #228]	; (54e0 <MiMAC_ReceivedPacket+0x340>)
    53fc:	01c3      	lsls	r3, r0, #7
    53fe:	1a18      	subs	r0, r3, r0
    5400:	1823      	adds	r3, r4, r0
    5402:	791d      	ldrb	r5, [r3, #4]
    5404:	740d      	strb	r5, [r1, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    5406:	795b      	ldrb	r3, [r3, #5]
    5408:	744b      	strb	r3, [r1, #17]
    540a:	01d3      	lsls	r3, r2, #7
    540c:	1a9a      	subs	r2, r3, r2
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[7]);
    540e:	0013      	movs	r3, r2
    5410:	3308      	adds	r3, #8
    5412:	191b      	adds	r3, r3, r4
    5414:	604b      	str	r3, [r1, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 13;
    5416:	5d03      	ldrb	r3, [r0, r4]
    5418:	3b0d      	subs	r3, #13
    541a:	730b      	strb	r3, [r1, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[9]);
    541c:	320a      	adds	r2, #10
    541e:	1912      	adds	r2, r2, r4
    5420:	608a      	str	r2, [r1, #8]
    5422:	e722      	b.n	526a <MiMAC_ReceivedPacket+0xca>
				MACRxPacket.flags.bits.sourcePrsnt = 1;
    5424:	4b2f      	ldr	r3, [pc, #188]	; (54e4 <MiMAC_ReceivedPacket+0x344>)
    5426:	781c      	ldrb	r4, [r3, #0]
    5428:	2180      	movs	r1, #128	; 0x80
    542a:	4249      	negs	r1, r1
    542c:	4321      	orrs	r1, r4
    542e:	7019      	strb	r1, [r3, #0]
				MACRxPacket.altSourceAddress = true;
    5430:	2101      	movs	r1, #1
    5432:	73d9      	strb	r1, [r3, #15]
				if (bIntraPAN) // check if it is intraPAN
    5434:	2d00      	cmp	r5, #0
    5436:	d015      	beq.n	5464 <MiMAC_ReceivedPacket+0x2c4>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    5438:	0019      	movs	r1, r3
    543a:	4c29      	ldr	r4, [pc, #164]	; (54e0 <MiMAC_ReceivedPacket+0x340>)
    543c:	01d3      	lsls	r3, r2, #7
    543e:	1a98      	subs	r0, r3, r2
    5440:	1823      	adds	r3, r4, r0
    5442:	791d      	ldrb	r5, [r3, #4]
    5444:	740d      	strb	r5, [r1, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    5446:	795b      	ldrb	r3, [r3, #5]
    5448:	744b      	strb	r3, [r1, #17]
    544a:	01d3      	lsls	r3, r2, #7
    544c:	1a9a      	subs	r2, r3, r2
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[13]);
    544e:	0013      	movs	r3, r2
    5450:	330e      	adds	r3, #14
    5452:	191b      	adds	r3, r3, r4
    5454:	604b      	str	r3, [r1, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 19;
    5456:	5d03      	ldrb	r3, [r0, r4]
    5458:	3b13      	subs	r3, #19
    545a:	730b      	strb	r3, [r1, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[15]);
    545c:	3210      	adds	r2, #16
    545e:	1912      	adds	r2, r2, r4
    5460:	608a      	str	r2, [r1, #8]
    5462:	e702      	b.n	526a <MiMAC_ReceivedPacket+0xca>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[12];
    5464:	491f      	ldr	r1, [pc, #124]	; (54e4 <MiMAC_ReceivedPacket+0x344>)
    5466:	4c1e      	ldr	r4, [pc, #120]	; (54e0 <MiMAC_ReceivedPacket+0x340>)
    5468:	01d3      	lsls	r3, r2, #7
    546a:	1a98      	subs	r0, r3, r2
    546c:	1823      	adds	r3, r4, r0
    546e:	7b5d      	ldrb	r5, [r3, #13]
    5470:	740d      	strb	r5, [r1, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[13];
    5472:	7b9b      	ldrb	r3, [r3, #14]
    5474:	744b      	strb	r3, [r1, #17]
    5476:	01d3      	lsls	r3, r2, #7
    5478:	1a9a      	subs	r2, r3, r2
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[14]);
    547a:	0013      	movs	r3, r2
    547c:	330f      	adds	r3, #15
    547e:	191b      	adds	r3, r3, r4
    5480:	604b      	str	r3, [r1, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 21;
    5482:	5d03      	ldrb	r3, [r0, r4]
    5484:	3b15      	subs	r3, #21
    5486:	730b      	strb	r3, [r1, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[17]);
    5488:	3212      	adds	r2, #18
    548a:	1912      	adds	r2, r2, r4
    548c:	608a      	str	r2, [r1, #8]
    548e:	e6ec      	b.n	526a <MiMAC_ReceivedPacket+0xca>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    5490:	01d1      	lsls	r1, r2, #7
    5492:	1a89      	subs	r1, r1, r2
    5494:	4b12      	ldr	r3, [pc, #72]	; (54e0 <MiMAC_ReceivedPacket+0x340>)
    5496:	185b      	adds	r3, r3, r1
    5498:	799b      	ldrb	r3, [r3, #6]
    549a:	2bff      	cmp	r3, #255	; 0xff
    549c:	d00c      	beq.n	54b8 <MiMAC_ReceivedPacket+0x318>
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 10;
    549e:	4911      	ldr	r1, [pc, #68]	; (54e4 <MiMAC_ReceivedPacket+0x344>)
    54a0:	4c0f      	ldr	r4, [pc, #60]	; (54e0 <MiMAC_ReceivedPacket+0x340>)
    54a2:	01c3      	lsls	r3, r0, #7
    54a4:	1a18      	subs	r0, r3, r0
    54a6:	5d03      	ldrb	r3, [r0, r4]
    54a8:	3b0a      	subs	r3, #10
    54aa:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[7]);
    54ac:	01d3      	lsls	r3, r2, #7
    54ae:	1a9a      	subs	r2, r3, r2
    54b0:	3208      	adds	r2, #8
    54b2:	1912      	adds	r2, r2, r4
    54b4:	608a      	str	r2, [r1, #8]
			break;
    54b6:	e6d8      	b.n	526a <MiMAC_ReceivedPacket+0xca>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    54b8:	01d1      	lsls	r1, r2, #7
    54ba:	1a89      	subs	r1, r1, r2
    54bc:	4b08      	ldr	r3, [pc, #32]	; (54e0 <MiMAC_ReceivedPacket+0x340>)
    54be:	185b      	adds	r3, r3, r1
    54c0:	79db      	ldrb	r3, [r3, #7]
    54c2:	2bff      	cmp	r3, #255	; 0xff
    54c4:	d1eb      	bne.n	549e <MiMAC_ReceivedPacket+0x2fe>
					MACRxPacket.flags.bits.broadcast = 1;
    54c6:	4907      	ldr	r1, [pc, #28]	; (54e4 <MiMAC_ReceivedPacket+0x344>)
    54c8:	780b      	ldrb	r3, [r1, #0]
    54ca:	2404      	movs	r4, #4
    54cc:	4323      	orrs	r3, r4
    54ce:	700b      	strb	r3, [r1, #0]
    54d0:	e7e5      	b.n	549e <MiMAC_ReceivedPacket+0x2fe>
			MiMAC_DiscardPacket();
    54d2:	4b05      	ldr	r3, [pc, #20]	; (54e8 <MiMAC_ReceivedPacket+0x348>)
    54d4:	4798      	blx	r3
			return false;
    54d6:	2000      	movs	r0, #0
    54d8:	e67b      	b.n	51d2 <MiMAC_ReceivedPacket+0x32>
    54da:	46c0      	nop			; (mov r8, r8)
    54dc:	2000000b 	.word	0x2000000b
    54e0:	20000b6c 	.word	0x20000b6c
    54e4:	20003728 	.word	0x20003728
    54e8:	00005185 	.word	0x00005185
			MACRxPacket.flags.bits.packetType = PACKET_TYPE_DATA;
    54ec:	4912      	ldr	r1, [pc, #72]	; (5538 <MiMAC_ReceivedPacket+0x398>)
    54ee:	780a      	ldrb	r2, [r1, #0]
    54f0:	2003      	movs	r0, #3
    54f2:	4382      	bics	r2, r0
    54f4:	700a      	strb	r2, [r1, #0]
		MACRxPacket.LQIValue = RxBuffer[BankIndex].Payload[RxBuffer[BankIndex].PayloadLen - 2];
    54f6:	4a11      	ldr	r2, [pc, #68]	; (553c <MiMAC_ReceivedPacket+0x39c>)
    54f8:	01d9      	lsls	r1, r3, #7
    54fa:	1acb      	subs	r3, r1, r3
    54fc:	5c98      	ldrb	r0, [r3, r2]
    54fe:	490e      	ldr	r1, [pc, #56]	; (5538 <MiMAC_ReceivedPacket+0x398>)
    5500:	18d3      	adds	r3, r2, r3
    5502:	181a      	adds	r2, r3, r0
    5504:	3a01      	subs	r2, #1
    5506:	7812      	ldrb	r2, [r2, #0]
    5508:	738a      	strb	r2, [r1, #14]
		MACRxPacket.RSSIValue = RxBuffer[BankIndex].Payload[RxBuffer[BankIndex].PayloadLen - 1];
    550a:	5c1b      	ldrb	r3, [r3, r0]
    550c:	734b      	strb	r3, [r1, #13]
		return true;
    550e:	2001      	movs	r0, #1
    5510:	e65f      	b.n	51d2 <MiMAC_ReceivedPacket+0x32>
			MACRxPacket.flags.bits.packetType = PACKET_TYPE_COMMAND;
    5512:	4909      	ldr	r1, [pc, #36]	; (5538 <MiMAC_ReceivedPacket+0x398>)
    5514:	780a      	ldrb	r2, [r1, #0]
    5516:	2003      	movs	r0, #3
    5518:	4382      	bics	r2, r0
    551a:	2001      	movs	r0, #1
    551c:	4302      	orrs	r2, r0
    551e:	700a      	strb	r2, [r1, #0]
			break;
    5520:	e7e9      	b.n	54f6 <MiMAC_ReceivedPacket+0x356>
			MACRxPacket.flags.bits.packetType = PACKET_TYPE_RESERVE;
    5522:	4905      	ldr	r1, [pc, #20]	; (5538 <MiMAC_ReceivedPacket+0x398>)
    5524:	780a      	ldrb	r2, [r1, #0]
    5526:	2003      	movs	r0, #3
    5528:	4302      	orrs	r2, r0
    552a:	700a      	strb	r2, [r1, #0]
			break;
    552c:	e7e3      	b.n	54f6 <MiMAC_ReceivedPacket+0x356>
			BankIndex = i;
    552e:	2200      	movs	r2, #0
    5530:	4b03      	ldr	r3, [pc, #12]	; (5540 <MiMAC_ReceivedPacket+0x3a0>)
    5532:	701a      	strb	r2, [r3, #0]
    5534:	e654      	b.n	51e0 <MiMAC_ReceivedPacket+0x40>
    5536:	46c0      	nop			; (mov r8, r8)
    5538:	20003728 	.word	0x20003728
    553c:	20000b6c 	.word	0x20000b6c
    5540:	2000000b 	.word	0x2000000b

00005544 <MiMAC_ChannelAssessment>:
     * Remarks:
     *      None
     *
     *****************************************************************************************/
uint8_t MiMAC_ChannelAssessment(uint8_t AssessmentMode)
{
    5544:	b510      	push	{r4, lr}
		uint8_t ed;
		ed = PHY_EdReq();
		//printf(" %u ", ed);
		return ed;
	}
	return 0;
    5546:	2300      	movs	r3, #0
	if( AssessmentMode == CHANNEL_ASSESSMENT_ENERGY_DETECT)
    5548:	2801      	cmp	r0, #1
    554a:	d001      	beq.n	5550 <MiMAC_ChannelAssessment+0xc>
}
    554c:	0018      	movs	r0, r3
    554e:	bd10      	pop	{r4, pc}
		ed = PHY_EdReq();
    5550:	4b01      	ldr	r3, [pc, #4]	; (5558 <MiMAC_ChannelAssessment+0x14>)
    5552:	4798      	blx	r3
    5554:	0003      	movs	r3, r0
		return ed;
    5556:	e7f9      	b.n	554c <MiMAC_ChannelAssessment+0x8>
    5558:	000057c9 	.word	0x000057c9

0000555c <MiMAC_SymbolToTicks>:
* Returns:
*      converted value in uint32.
*****************************************************************************************/
uint32_t MiMAC_SymbolToTicks(uint32_t symbols)
{
	return SYMBOLS_TO_TICKS(symbols);
    555c:	0100      	lsls	r0, r0, #4
}
    555e:	4770      	bx	lr

00005560 <MiMAC_GetPHYChannelInfo>:
*****************************************************************************************/
uint32_t MiMAC_GetPHYChannelInfo(void)
{
	uint32_t channelMap = FULL_CHANNEL_MAP;
	return channelMap;
}
    5560:	4800      	ldr	r0, [pc, #0]	; (5564 <MiMAC_GetPHYChannelInfo+0x4>)
    5562:	4770      	bx	lr
    5564:	07fff800 	.word	0x07fff800

00005568 <PHY_DataConf>:
 *      None
 *
 *****************************************************************************************/
void PHY_DataConf(uint8_t status)
{
	dataStatus = (miwi_status_t)status;
    5568:	4b02      	ldr	r3, [pc, #8]	; (5574 <PHY_DataConf+0xc>)
    556a:	7018      	strb	r0, [r3, #0]
	dataConfAvailable = true;
    556c:	2201      	movs	r2, #1
    556e:	4b02      	ldr	r3, [pc, #8]	; (5578 <PHY_DataConf+0x10>)
    5570:	701a      	strb	r2, [r3, #0]
}
    5572:	4770      	bx	lr
    5574:	20000b60 	.word	0x20000b60
    5578:	20000263 	.word	0x20000263

0000557c <MiMAC_Task>:

void MiMAC_Task(void)
{
    557c:	b510      	push	{r4, lr}
  PHY_TaskHandler();
    557e:	4b0b      	ldr	r3, [pc, #44]	; (55ac <MiMAC_Task+0x30>)
    5580:	4798      	blx	r3
  if(dataConfCallback && dataConfAvailable)
    5582:	4b0b      	ldr	r3, [pc, #44]	; (55b0 <MiMAC_Task+0x34>)
    5584:	681b      	ldr	r3, [r3, #0]
    5586:	2b00      	cmp	r3, #0
    5588:	d003      	beq.n	5592 <MiMAC_Task+0x16>
    558a:	4a0a      	ldr	r2, [pc, #40]	; (55b4 <MiMAC_Task+0x38>)
    558c:	7812      	ldrb	r2, [r2, #0]
    558e:	2a00      	cmp	r2, #0
    5590:	d100      	bne.n	5594 <MiMAC_Task+0x18>
  {
	  dataConfCallback(dataHandle, dataStatus, dataPointer);
	  dataConfAvailable = false;
  }
}
    5592:	bd10      	pop	{r4, pc}
	  dataConfCallback(dataHandle, dataStatus, dataPointer);
    5594:	4a08      	ldr	r2, [pc, #32]	; (55b8 <MiMAC_Task+0x3c>)
    5596:	6812      	ldr	r2, [r2, #0]
    5598:	4908      	ldr	r1, [pc, #32]	; (55bc <MiMAC_Task+0x40>)
    559a:	7809      	ldrb	r1, [r1, #0]
    559c:	4808      	ldr	r0, [pc, #32]	; (55c0 <MiMAC_Task+0x44>)
    559e:	7800      	ldrb	r0, [r0, #0]
    55a0:	4798      	blx	r3
	  dataConfAvailable = false;
    55a2:	2200      	movs	r2, #0
    55a4:	4b03      	ldr	r3, [pc, #12]	; (55b4 <MiMAC_Task+0x38>)
    55a6:	701a      	strb	r2, [r3, #0]
}
    55a8:	e7f3      	b.n	5592 <MiMAC_Task+0x16>
    55aa:	46c0      	nop			; (mov r8, r8)
    55ac:	00005849 	.word	0x00005849
    55b0:	20000264 	.word	0x20000264
    55b4:	20000263 	.word	0x20000263
    55b8:	2000026c 	.word	0x2000026c
    55bc:	20000b60 	.word	0x20000b60
    55c0:	20000268 	.word	0x20000268

000055c4 <phyTrxSetState>:
}

/*************************************************************************//**
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
    55c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    55c6:	0004      	movs	r4, r0
	trx_reg_write(reg, value);
    55c8:	4f0b      	ldr	r7, [pc, #44]	; (55f8 <phyTrxSetState+0x34>)
	value = trx_reg_read(reg);
    55ca:	4e0c      	ldr	r6, [pc, #48]	; (55fc <phyTrxSetState+0x38>)
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    55cc:	251f      	movs	r5, #31
	trx_reg_write(reg, value);
    55ce:	2103      	movs	r1, #3
    55d0:	2002      	movs	r0, #2
    55d2:	47b8      	blx	r7
	value = trx_reg_read(reg);
    55d4:	2001      	movs	r0, #1
    55d6:	47b0      	blx	r6
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    55d8:	4028      	ands	r0, r5
    55da:	2808      	cmp	r0, #8
    55dc:	d1f7      	bne.n	55ce <phyTrxSetState+0xa>
	trx_reg_write(reg, value);
    55de:	4f06      	ldr	r7, [pc, #24]	; (55f8 <phyTrxSetState+0x34>)
	value = trx_reg_read(reg);
    55e0:	4e06      	ldr	r6, [pc, #24]	; (55fc <phyTrxSetState+0x38>)

	do { phyWriteRegister(TRX_STATE_REG,
			     state); } while (state !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    55e2:	251f      	movs	r5, #31
	trx_reg_write(reg, value);
    55e4:	0021      	movs	r1, r4
    55e6:	2002      	movs	r0, #2
    55e8:	47b8      	blx	r7
	value = trx_reg_read(reg);
    55ea:	2001      	movs	r0, #1
    55ec:	47b0      	blx	r6
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    55ee:	4028      	ands	r0, r5
    55f0:	4284      	cmp	r4, r0
    55f2:	d1f7      	bne.n	55e4 <phyTrxSetState+0x20>
}
    55f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    55f6:	46c0      	nop			; (mov r8, r8)
    55f8:	000066e1 	.word	0x000066e1
    55fc:	000065e5 	.word	0x000065e5

00005600 <phySetRxState>:
{
    5600:	b510      	push	{r4, lr}
	phyTrxSetState(TRX_CMD_TRX_OFF);
    5602:	2008      	movs	r0, #8
    5604:	4b08      	ldr	r3, [pc, #32]	; (5628 <phySetRxState+0x28>)
    5606:	4798      	blx	r3
	value = trx_reg_read(reg);
    5608:	200f      	movs	r0, #15
    560a:	4b08      	ldr	r3, [pc, #32]	; (562c <phySetRxState+0x2c>)
    560c:	4798      	blx	r3
	if (phyRxState) {
    560e:	4b08      	ldr	r3, [pc, #32]	; (5630 <phySetRxState+0x30>)
    5610:	781b      	ldrb	r3, [r3, #0]
    5612:	2b00      	cmp	r3, #0
    5614:	d100      	bne.n	5618 <phySetRxState+0x18>
}
    5616:	bd10      	pop	{r4, pc}
		phyTrxSetState(TRX_CMD_RX_AACK_ON);
    5618:	2016      	movs	r0, #22
    561a:	4b03      	ldr	r3, [pc, #12]	; (5628 <phySetRxState+0x28>)
    561c:	4798      	blx	r3
		phyState = PHY_STATE_IDLE;
    561e:	2201      	movs	r2, #1
    5620:	4b04      	ldr	r3, [pc, #16]	; (5634 <phySetRxState+0x34>)
    5622:	701a      	strb	r2, [r3, #0]
}
    5624:	e7f7      	b.n	5616 <phySetRxState+0x16>
    5626:	46c0      	nop			; (mov r8, r8)
    5628:	000055c5 	.word	0x000055c5
    562c:	000065e5 	.word	0x000065e5
    5630:	200002f0 	.word	0x200002f0
    5634:	200002f1 	.word	0x200002f1

00005638 <PHY_DataReq>:
{
    5638:	b510      	push	{r4, lr}
    563a:	0004      	movs	r4, r0
	phyTrxSetState(TRX_CMD_TX_ARET_ON);
    563c:	2019      	movs	r0, #25
    563e:	4b0c      	ldr	r3, [pc, #48]	; (5670 <PHY_DataReq+0x38>)
    5640:	4798      	blx	r3
	value = trx_reg_read(reg);
    5642:	200f      	movs	r0, #15
    5644:	4b0b      	ldr	r3, [pc, #44]	; (5674 <PHY_DataReq+0x3c>)
    5646:	4798      	blx	r3
	data[0] += 2;// 2
    5648:	7821      	ldrb	r1, [r4, #0]
    564a:	1c8b      	adds	r3, r1, #2
    564c:	7023      	strb	r3, [r4, #0]
	trx_frame_write(&data[0], (data[0]-1 ) /* length value*/);
    564e:	3101      	adds	r1, #1
    5650:	b2c9      	uxtb	r1, r1
    5652:	0020      	movs	r0, r4
    5654:	4b08      	ldr	r3, [pc, #32]	; (5678 <PHY_DataReq+0x40>)
    5656:	4798      	blx	r3
	phyState = PHY_STATE_TX_WAIT_END;
    5658:	2203      	movs	r2, #3
    565a:	4b08      	ldr	r3, [pc, #32]	; (567c <PHY_DataReq+0x44>)
    565c:	701a      	strb	r2, [r3, #0]
    565e:	4b08      	ldr	r3, [pc, #32]	; (5680 <PHY_DataReq+0x48>)
    5660:	2280      	movs	r2, #128	; 0x80
    5662:	0352      	lsls	r2, r2, #13
    5664:	619a      	str	r2, [r3, #24]
  __ASM volatile ("nop");
    5666:	46c0      	nop			; (mov r8, r8)
    5668:	46c0      	nop			; (mov r8, r8)
		port_base->OUTCLR.reg = pin_mask;
    566a:	615a      	str	r2, [r3, #20]
}
    566c:	bd10      	pop	{r4, pc}
    566e:	46c0      	nop			; (mov r8, r8)
    5670:	000055c5 	.word	0x000055c5
    5674:	000065e5 	.word	0x000065e5
    5678:	00006911 	.word	0x00006911
    567c:	200002f1 	.word	0x200002f1
    5680:	41004400 	.word	0x41004400

00005684 <PHY_RandomReq>:
{
    5684:	b5f0      	push	{r4, r5, r6, r7, lr}
    5686:	46c6      	mov	lr, r8
    5688:	b500      	push	{lr}
	phyTrxSetState(TRX_CMD_RX_ON);
    568a:	2006      	movs	r0, #6
    568c:	4b0d      	ldr	r3, [pc, #52]	; (56c4 <PHY_RandomReq+0x40>)
    568e:	4798      	blx	r3
    5690:	2400      	movs	r4, #0
	uint16_t rnd = 0;
    5692:	2500      	movs	r5, #0
		delay_cycles_us(1);
    5694:	4f0c      	ldr	r7, [pc, #48]	; (56c8 <PHY_RandomReq+0x44>)
	value = trx_reg_read(reg);
    5696:	4e0d      	ldr	r6, [pc, #52]	; (56cc <PHY_RandomReq+0x48>)
		rndValue = (phyReadRegister(PHY_RSSI_REG) >> RND_VALUE) & 3;
    5698:	2303      	movs	r3, #3
    569a:	4698      	mov	r8, r3
		delay_cycles_us(1);
    569c:	2001      	movs	r0, #1
    569e:	47b8      	blx	r7
	value = trx_reg_read(reg);
    56a0:	2006      	movs	r0, #6
    56a2:	47b0      	blx	r6
		rndValue = (phyReadRegister(PHY_RSSI_REG) >> RND_VALUE) & 3;
    56a4:	0940      	lsrs	r0, r0, #5
		rnd |= rndValue << i;
    56a6:	4643      	mov	r3, r8
    56a8:	4018      	ands	r0, r3
    56aa:	40a0      	lsls	r0, r4
    56ac:	4305      	orrs	r5, r0
    56ae:	b2ad      	uxth	r5, r5
    56b0:	3402      	adds	r4, #2
	for (uint8_t i = 0; i < 16; i += 2) {
    56b2:	2c10      	cmp	r4, #16
    56b4:	d1f2      	bne.n	569c <PHY_RandomReq+0x18>
	phySetRxState();
    56b6:	4b06      	ldr	r3, [pc, #24]	; (56d0 <PHY_RandomReq+0x4c>)
    56b8:	4798      	blx	r3
}
    56ba:	0028      	movs	r0, r5
    56bc:	bc04      	pop	{r2}
    56be:	4690      	mov	r8, r2
    56c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    56c2:	46c0      	nop			; (mov r8, r8)
    56c4:	000055c5 	.word	0x000055c5
    56c8:	00000155 	.word	0x00000155
    56cc:	000065e5 	.word	0x000065e5
    56d0:	00005601 	.word	0x00005601

000056d4 <PHY_Init>:
{
    56d4:	b570      	push	{r4, r5, r6, lr}
	trx_spi_init();
    56d6:	4b0d      	ldr	r3, [pc, #52]	; (570c <PHY_Init+0x38>)
    56d8:	4798      	blx	r3
	PhyReset();
    56da:	4b0d      	ldr	r3, [pc, #52]	; (5710 <PHY_Init+0x3c>)
    56dc:	4798      	blx	r3
	phyRxState = false;
    56de:	2200      	movs	r2, #0
    56e0:	4b0c      	ldr	r3, [pc, #48]	; (5714 <PHY_Init+0x40>)
    56e2:	701a      	strb	r2, [r3, #0]
	trx_reg_write(reg, value);
    56e4:	4e0c      	ldr	r6, [pc, #48]	; (5718 <PHY_Init+0x44>)
	value = trx_reg_read(reg);
    56e6:	4d0d      	ldr	r5, [pc, #52]	; (571c <PHY_Init+0x48>)
	(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    56e8:	241f      	movs	r4, #31
	trx_reg_write(reg, value);
    56ea:	2108      	movs	r1, #8
    56ec:	2002      	movs	r0, #2
    56ee:	47b0      	blx	r6
	value = trx_reg_read(reg);
    56f0:	2001      	movs	r0, #1
    56f2:	47a8      	blx	r5
	(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    56f4:	4020      	ands	r0, r4
    56f6:	2808      	cmp	r0, #8
    56f8:	d1f7      	bne.n	56ea <PHY_Init+0x16>
	trx_reg_write(reg, value);
    56fa:	212e      	movs	r1, #46	; 0x2e
    56fc:	3804      	subs	r0, #4
    56fe:	4c06      	ldr	r4, [pc, #24]	; (5718 <PHY_Init+0x44>)
    5700:	47a0      	blx	r4
    5702:	21a0      	movs	r1, #160	; 0xa0
    5704:	200c      	movs	r0, #12
    5706:	47a0      	blx	r4
}
    5708:	bd70      	pop	{r4, r5, r6, pc}
    570a:	46c0      	nop			; (mov r8, r8)
    570c:	00006499 	.word	0x00006499
    5710:	000065b5 	.word	0x000065b5
    5714:	200002f0 	.word	0x200002f0
    5718:	000066e1 	.word	0x000066e1
    571c:	000065e5 	.word	0x000065e5

00005720 <PHY_SetRxState>:
{
    5720:	b510      	push	{r4, lr}
	phyRxState = rx;
    5722:	4b02      	ldr	r3, [pc, #8]	; (572c <PHY_SetRxState+0xc>)
    5724:	7018      	strb	r0, [r3, #0]
	phySetRxState();
    5726:	4b02      	ldr	r3, [pc, #8]	; (5730 <PHY_SetRxState+0x10>)
    5728:	4798      	blx	r3
}
    572a:	bd10      	pop	{r4, pc}
    572c:	200002f0 	.word	0x200002f0
    5730:	00005601 	.word	0x00005601

00005734 <PHY_SetChannel>:
{
    5734:	b510      	push	{r4, lr}
    5736:	0004      	movs	r4, r0
	value = trx_reg_read(reg);
    5738:	2008      	movs	r0, #8
    573a:	4b05      	ldr	r3, [pc, #20]	; (5750 <PHY_SetChannel+0x1c>)
    573c:	4798      	blx	r3
	reg = phyReadRegister(PHY_CC_CCA_REG) & ~0x1f;
    573e:	231f      	movs	r3, #31
    5740:	0001      	movs	r1, r0
    5742:	4399      	bics	r1, r3
	phyWriteRegister(PHY_CC_CCA_REG, reg | channel);
    5744:	4321      	orrs	r1, r4
	trx_reg_write(reg, value);
    5746:	b2c9      	uxtb	r1, r1
    5748:	2008      	movs	r0, #8
    574a:	4b02      	ldr	r3, [pc, #8]	; (5754 <PHY_SetChannel+0x20>)
    574c:	4798      	blx	r3
}
    574e:	bd10      	pop	{r4, pc}
    5750:	000065e5 	.word	0x000065e5
    5754:	000066e1 	.word	0x000066e1

00005758 <PHY_SetPanId>:
{
    5758:	b530      	push	{r4, r5, lr}
    575a:	b083      	sub	sp, #12
    575c:	466b      	mov	r3, sp
    575e:	1d9d      	adds	r5, r3, #6
    5760:	80d8      	strh	r0, [r3, #6]
	trx_reg_write(reg, value);
    5762:	b2c1      	uxtb	r1, r0
    5764:	2022      	movs	r0, #34	; 0x22
    5766:	4c03      	ldr	r4, [pc, #12]	; (5774 <PHY_SetPanId+0x1c>)
    5768:	47a0      	blx	r4
    576a:	7869      	ldrb	r1, [r5, #1]
    576c:	2023      	movs	r0, #35	; 0x23
    576e:	47a0      	blx	r4
}
    5770:	b003      	add	sp, #12
    5772:	bd30      	pop	{r4, r5, pc}
    5774:	000066e1 	.word	0x000066e1

00005778 <PHY_SetShortAddr>:
{
    5778:	b570      	push	{r4, r5, r6, lr}
    577a:	b082      	sub	sp, #8
    577c:	466b      	mov	r3, sp
    577e:	1d9e      	adds	r6, r3, #6
    5780:	80d8      	strh	r0, [r3, #6]
	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
    5782:	b2c4      	uxtb	r4, r0
	trx_reg_write(reg, value);
    5784:	0021      	movs	r1, r4
    5786:	2020      	movs	r0, #32
    5788:	4d05      	ldr	r5, [pc, #20]	; (57a0 <PHY_SetShortAddr+0x28>)
    578a:	47a8      	blx	r5
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
    578c:	7876      	ldrb	r6, [r6, #1]
	trx_reg_write(reg, value);
    578e:	0031      	movs	r1, r6
    5790:	2021      	movs	r0, #33	; 0x21
    5792:	47a8      	blx	r5
	phyWriteRegister(CSMA_SEED_0_REG, d[0] + d[1]);
    5794:	19a4      	adds	r4, r4, r6
	trx_reg_write(reg, value);
    5796:	b2e1      	uxtb	r1, r4
    5798:	202d      	movs	r0, #45	; 0x2d
    579a:	47a8      	blx	r5
}
    579c:	b002      	add	sp, #8
    579e:	bd70      	pop	{r4, r5, r6, pc}
    57a0:	000066e1 	.word	0x000066e1

000057a4 <PHY_Sleep>:
{
    57a4:	b510      	push	{r4, lr}
	phyTrxSetState(TRX_CMD_TRX_OFF);
    57a6:	2008      	movs	r0, #8
    57a8:	4b04      	ldr	r3, [pc, #16]	; (57bc <PHY_Sleep+0x18>)
    57aa:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    57ac:	2280      	movs	r2, #128	; 0x80
    57ae:	0352      	lsls	r2, r2, #13
    57b0:	4b03      	ldr	r3, [pc, #12]	; (57c0 <PHY_Sleep+0x1c>)
    57b2:	619a      	str	r2, [r3, #24]
	phyState = PHY_STATE_SLEEP;
    57b4:	2202      	movs	r2, #2
    57b6:	4b03      	ldr	r3, [pc, #12]	; (57c4 <PHY_Sleep+0x20>)
    57b8:	701a      	strb	r2, [r3, #0]
}
    57ba:	bd10      	pop	{r4, pc}
    57bc:	000055c5 	.word	0x000055c5
    57c0:	41004400 	.word	0x41004400
    57c4:	200002f1 	.word	0x200002f1

000057c8 <PHY_EdReq>:
{
    57c8:	b570      	push	{r4, r5, r6, lr}
	phyTrxSetState(TRX_CMD_PLL_ON);
    57ca:	2009      	movs	r0, #9
    57cc:	4d12      	ldr	r5, [pc, #72]	; (5818 <PHY_EdReq+0x50>)
    57ce:	47a8      	blx	r5
	value = trx_reg_read(reg);
    57d0:	200f      	movs	r0, #15
    57d2:	4c12      	ldr	r4, [pc, #72]	; (581c <PHY_EdReq+0x54>)
    57d4:	47a0      	blx	r4
    57d6:	2015      	movs	r0, #21
    57d8:	47a0      	blx	r4
    57da:	0006      	movs	r6, r0
	phyWriteRegister(RX_SYN_REG, (prev_rx_pdt_dis | (1<<7)));
    57dc:	2180      	movs	r1, #128	; 0x80
    57de:	4249      	negs	r1, r1
    57e0:	4301      	orrs	r1, r0
	trx_reg_write(reg, value);
    57e2:	b2c9      	uxtb	r1, r1
    57e4:	2015      	movs	r0, #21
    57e6:	4c0e      	ldr	r4, [pc, #56]	; (5820 <PHY_EdReq+0x58>)
    57e8:	47a0      	blx	r4
	phyTrxSetState(TRX_CMD_RX_ON);
    57ea:	2006      	movs	r0, #6
    57ec:	47a8      	blx	r5
	trx_reg_write(reg, value);
    57ee:	21ff      	movs	r1, #255	; 0xff
    57f0:	2007      	movs	r0, #7
    57f2:	47a0      	blx	r4
	value = trx_reg_read(reg);
    57f4:	4d09      	ldr	r5, [pc, #36]	; (581c <PHY_EdReq+0x54>)
	while (0 == (phyReadRegister(IRQ_STATUS_REG) & (1 << CCA_ED_DONE))) {
    57f6:	2410      	movs	r4, #16
	value = trx_reg_read(reg);
    57f8:	200f      	movs	r0, #15
    57fa:	47a8      	blx	r5
	while (0 == (phyReadRegister(IRQ_STATUS_REG) & (1 << CCA_ED_DONE))) {
    57fc:	4204      	tst	r4, r0
    57fe:	d0fb      	beq.n	57f8 <PHY_EdReq+0x30>
	value = trx_reg_read(reg);
    5800:	2007      	movs	r0, #7
    5802:	4b06      	ldr	r3, [pc, #24]	; (581c <PHY_EdReq+0x54>)
    5804:	4798      	blx	r3
    5806:	0004      	movs	r4, r0
	phySetRxState();
    5808:	4b06      	ldr	r3, [pc, #24]	; (5824 <PHY_EdReq+0x5c>)
    580a:	4798      	blx	r3
	trx_reg_write(reg, value);
    580c:	0031      	movs	r1, r6
    580e:	2015      	movs	r0, #21
    5810:	4b03      	ldr	r3, [pc, #12]	; (5820 <PHY_EdReq+0x58>)
    5812:	4798      	blx	r3
}
    5814:	0020      	movs	r0, r4
    5816:	bd70      	pop	{r4, r5, r6, pc}
    5818:	000055c5 	.word	0x000055c5
    581c:	000065e5 	.word	0x000065e5
    5820:	000066e1 	.word	0x000066e1
    5824:	00005601 	.word	0x00005601

00005828 <PHY_SetIEEEAddr>:

/*************************************************************************//**
*****************************************************************************/
// Setting the IEEE address
void PHY_SetIEEEAddr(uint8_t *ieee_addr)
{
    5828:	b570      	push	{r4, r5, r6, lr}
    582a:	0005      	movs	r5, r0
    582c:	2424      	movs	r4, #36	; 0x24
	uint8_t *ptr_to_reg = ieee_addr;
	for (uint8_t i = 0; i < 8; i++) {
		trx_reg_write((IEEE_ADDR_0_REG + i), *ptr_to_reg);
    582e:	4e05      	ldr	r6, [pc, #20]	; (5844 <PHY_SetIEEEAddr+0x1c>)
    5830:	7829      	ldrb	r1, [r5, #0]
    5832:	0020      	movs	r0, r4
    5834:	47b0      	blx	r6
		ptr_to_reg++;
    5836:	3501      	adds	r5, #1
    5838:	3401      	adds	r4, #1
    583a:	b2e4      	uxtb	r4, r4
	for (uint8_t i = 0; i < 8; i++) {
    583c:	2c2c      	cmp	r4, #44	; 0x2c
    583e:	d1f7      	bne.n	5830 <PHY_SetIEEEAddr+0x8>
	}
}
    5840:	bd70      	pop	{r4, r5, r6, pc}
    5842:	46c0      	nop			; (mov r8, r8)
    5844:	000066e1 	.word	0x000066e1

00005848 <PHY_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
// Handle Packet Received
void PHY_TaskHandler(void)
{
    5848:	b570      	push	{r4, r5, r6, lr}
    584a:	b082      	sub	sp, #8
	if (PHY_STATE_SLEEP == phyState)
    584c:	4b36      	ldr	r3, [pc, #216]	; (5928 <PHY_TaskHandler+0xe0>)
    584e:	781b      	ldrb	r3, [r3, #0]
    5850:	2b02      	cmp	r3, #2
    5852:	d00a      	beq.n	586a <PHY_TaskHandler+0x22>
	value = trx_reg_read(reg);
    5854:	200f      	movs	r0, #15
    5856:	4b35      	ldr	r3, [pc, #212]	; (592c <PHY_TaskHandler+0xe4>)
    5858:	4798      	blx	r3
	{
		return;
	}

	if (phyReadRegister(IRQ_STATUS_REG) & (1 << TRX_END))
    585a:	0703      	lsls	r3, r0, #28
    585c:	d505      	bpl.n	586a <PHY_TaskHandler+0x22>
	{
		if (PHY_STATE_IDLE == phyState)
    585e:	4b32      	ldr	r3, [pc, #200]	; (5928 <PHY_TaskHandler+0xe0>)
    5860:	781b      	ldrb	r3, [r3, #0]
    5862:	2b01      	cmp	r3, #1
    5864:	d003      	beq.n	586e <PHY_TaskHandler+0x26>
					}
			    }
				phyWaitState(TRX_STATUS_RX_AACK_ON);
			}
		}
		else if (PHY_STATE_TX_WAIT_END == phyState)
    5866:	2b03      	cmp	r3, #3
    5868:	d045      	beq.n	58f6 <PHY_TaskHandler+0xae>
			phySetRxState();
			phyState = PHY_STATE_IDLE;
			PHY_DataConf(status);
		}
	}
}
    586a:	b002      	add	sp, #8
    586c:	bd70      	pop	{r4, r5, r6, pc}
				if (RxBuffer[i].PayloadLen == 0)
    586e:	4b30      	ldr	r3, [pc, #192]	; (5930 <PHY_TaskHandler+0xe8>)
    5870:	781c      	ldrb	r4, [r3, #0]
    5872:	2c00      	cmp	r4, #0
    5874:	d010      	beq.n	5898 <PHY_TaskHandler+0x50>
    5876:	237f      	movs	r3, #127	; 0x7f
    5878:	4a2d      	ldr	r2, [pc, #180]	; (5930 <PHY_TaskHandler+0xe8>)
    587a:	5cd3      	ldrb	r3, [r2, r3]
    587c:	2b00      	cmp	r3, #0
    587e:	d00a      	beq.n	5896 <PHY_TaskHandler+0x4e>
    5880:	23fe      	movs	r3, #254	; 0xfe
    5882:	5cd3      	ldrb	r3, [r2, r3]
    5884:	2b00      	cmp	r3, #0
    5886:	d024      	beq.n	58d2 <PHY_TaskHandler+0x8a>
    5888:	237e      	movs	r3, #126	; 0x7e
    588a:	33ff      	adds	r3, #255	; 0xff
    588c:	5cd3      	ldrb	r3, [r2, r3]
			for (i = 0; i < BANK_SIZE; i++)
    588e:	2403      	movs	r4, #3
				if (RxBuffer[i].PayloadLen == 0)
    5890:	2b00      	cmp	r3, #0
    5892:	d1ea      	bne.n	586a <PHY_TaskHandler+0x22>
    5894:	e000      	b.n	5898 <PHY_TaskHandler+0x50>
			for (i = 0; i < BANK_SIZE; i++)
    5896:	2401      	movs	r4, #1
				trx_frame_read(&size, 1);
    5898:	466b      	mov	r3, sp
    589a:	1ddd      	adds	r5, r3, #7
    589c:	2101      	movs	r1, #1
    589e:	0028      	movs	r0, r5
    58a0:	4e24      	ldr	r6, [pc, #144]	; (5934 <PHY_TaskHandler+0xec>)
    58a2:	47b0      	blx	r6
			 	trx_frame_read(phyRxBuffer, size + 2);
    58a4:	7829      	ldrb	r1, [r5, #0]
    58a6:	3102      	adds	r1, #2
    58a8:	b2c9      	uxtb	r1, r1
    58aa:	4823      	ldr	r0, [pc, #140]	; (5938 <PHY_TaskHandler+0xf0>)
    58ac:	47b0      	blx	r6
				RxBuffer[RxBank].PayloadLen = size+2;
    58ae:	0021      	movs	r1, r4
    58b0:	7828      	ldrb	r0, [r5, #0]
    58b2:	1c83      	adds	r3, r0, #2
    58b4:	b2db      	uxtb	r3, r3
    58b6:	01e2      	lsls	r2, r4, #7
    58b8:	1b14      	subs	r4, r2, r4
    58ba:	4a1d      	ldr	r2, [pc, #116]	; (5930 <PHY_TaskHandler+0xe8>)
    58bc:	54a3      	strb	r3, [r4, r2]
				if (RxBuffer[RxBank].PayloadLen < RX_PACKET_SIZE)
    58be:	2b7d      	cmp	r3, #125	; 0x7d
    58c0:	d909      	bls.n	58d6 <PHY_TaskHandler+0x8e>
	value = trx_reg_read(reg);
    58c2:	4d1a      	ldr	r5, [pc, #104]	; (592c <PHY_TaskHandler+0xe4>)
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    58c4:	241f      	movs	r4, #31
	value = trx_reg_read(reg);
    58c6:	2001      	movs	r0, #1
    58c8:	47a8      	blx	r5
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    58ca:	4020      	ands	r0, r4
    58cc:	2816      	cmp	r0, #22
    58ce:	d1fa      	bne.n	58c6 <PHY_TaskHandler+0x7e>
    58d0:	e7cb      	b.n	586a <PHY_TaskHandler+0x22>
			for (i = 0; i < BANK_SIZE; i++)
    58d2:	2402      	movs	r4, #2
    58d4:	e7e0      	b.n	5898 <PHY_TaskHandler+0x50>
					for (i = 1; i <= size+2; i++)
    58d6:	3002      	adds	r0, #2
    58d8:	2201      	movs	r2, #1
    58da:	2301      	movs	r3, #1
						RxBuffer[RxBank].Payload[i-1] = phyRxBuffer[i];
    58dc:	01cc      	lsls	r4, r1, #7
    58de:	1a61      	subs	r1, r4, r1
    58e0:	4c13      	ldr	r4, [pc, #76]	; (5930 <PHY_TaskHandler+0xe8>)
    58e2:	1864      	adds	r4, r4, r1
    58e4:	4d14      	ldr	r5, [pc, #80]	; (5938 <PHY_TaskHandler+0xf0>)
    58e6:	5ca9      	ldrb	r1, [r5, r2]
    58e8:	54a1      	strb	r1, [r4, r2]
					for (i = 1; i <= size+2; i++)
    58ea:	3301      	adds	r3, #1
    58ec:	b2db      	uxtb	r3, r3
    58ee:	001a      	movs	r2, r3
    58f0:	4283      	cmp	r3, r0
    58f2:	ddf8      	ble.n	58e6 <PHY_TaskHandler+0x9e>
    58f4:	e7e5      	b.n	58c2 <PHY_TaskHandler+0x7a>
	value = trx_reg_read(reg);
    58f6:	2002      	movs	r0, #2
    58f8:	4b0c      	ldr	r3, [pc, #48]	; (592c <PHY_TaskHandler+0xe4>)
    58fa:	4798      	blx	r3
			uint8_t status = (phyReadRegister(TRX_STATE_REG) >>  TRAC_STATUS) & 7;
    58fc:	0940      	lsrs	r0, r0, #5
    58fe:	b2c4      	uxtb	r4, r0
   			if (TRAC_STATUS_SUCCESS == status)
    5900:	2c00      	cmp	r4, #0
    5902:	d004      	beq.n	590e <PHY_TaskHandler+0xc6>
			else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE == status)
    5904:	2c03      	cmp	r4, #3
    5906:	d00b      	beq.n	5920 <PHY_TaskHandler+0xd8>
			else if (TRAC_STATUS_NO_ACK == status)
    5908:	2c05      	cmp	r4, #5
    590a:	d00b      	beq.n	5924 <PHY_TaskHandler+0xdc>
				status = PHY_STATUS_ERROR;
    590c:	2401      	movs	r4, #1
			phySetRxState();
    590e:	4b0b      	ldr	r3, [pc, #44]	; (593c <PHY_TaskHandler+0xf4>)
    5910:	4798      	blx	r3
			phyState = PHY_STATE_IDLE;
    5912:	2201      	movs	r2, #1
    5914:	4b04      	ldr	r3, [pc, #16]	; (5928 <PHY_TaskHandler+0xe0>)
    5916:	701a      	strb	r2, [r3, #0]
			PHY_DataConf(status);
    5918:	0020      	movs	r0, r4
    591a:	4b09      	ldr	r3, [pc, #36]	; (5940 <PHY_TaskHandler+0xf8>)
    591c:	4798      	blx	r3
    591e:	e7a4      	b.n	586a <PHY_TaskHandler+0x22>
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    5920:	2402      	movs	r4, #2
    5922:	e7f4      	b.n	590e <PHY_TaskHandler+0xc6>
				status = PHY_STATUS_NO_ACK;
    5924:	2403      	movs	r4, #3
    5926:	e7f2      	b.n	590e <PHY_TaskHandler+0xc6>
    5928:	200002f1 	.word	0x200002f1
    592c:	000065e5 	.word	0x000065e5
    5930:	20000b6c 	.word	0x20000b6c
    5934:	000067e1 	.word	0x000067e1
    5938:	20000270 	.word	0x20000270
    593c:	00005601 	.word	0x00005601
    5940:	00005569 	.word	0x00005569

00005944 <stb_init>:
 * @brief STB Initialization
 *
 * This function initializes the STB.
 */
void stb_init(void)
{
    5944:	b510      	push	{r4, lr}
	sal_init();
    5946:	4b01      	ldr	r3, [pc, #4]	; (594c <stb_init+0x8>)
    5948:	4798      	blx	r3
}
    594a:	bd10      	pop	{r4, pc}
    594c:	0000626d 	.word	0x0000626d

00005950 <stb_ccm_secure>:
		uint8_t *key,
		uint8_t hdr_len,
		uint8_t pld_len,
		uint8_t sec_level,
		uint8_t aes_dir)
{
    5950:	b5f0      	push	{r4, r5, r6, r7, lr}
    5952:	46de      	mov	lr, fp
    5954:	4657      	mov	r7, sl
    5956:	464e      	mov	r6, r9
    5958:	4645      	mov	r5, r8
    595a:	b5e0      	push	{r5, r6, r7, lr}
    595c:	b08b      	sub	sp, #44	; 0x2c
    595e:	9003      	str	r0, [sp, #12]
    5960:	000d      	movs	r5, r1
    5962:	0014      	movs	r4, r2
    5964:	9304      	str	r3, [sp, #16]
    5966:	ab14      	add	r3, sp, #80	; 0x50
    5968:	781e      	ldrb	r6, [r3, #0]
    596a:	ab15      	add	r3, sp, #84	; 0x54
    596c:	781f      	ldrb	r7, [r3, #0]
    596e:	ab16      	add	r3, sp, #88	; 0x58
    5970:	781b      	ldrb	r3, [r3, #0]
    5972:	469a      	mov	sl, r3
	uint8_t nonce_0; /* nonce[0] for MIC computation. */
	uint8_t mic_len = 0;
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;

	if (stb_restart_required) {
    5974:	4b77      	ldr	r3, [pc, #476]	; (5b54 <stb_ccm_secure+0x204>)
    5976:	781b      	ldrb	r3, [r3, #0]
    5978:	2b00      	cmp	r3, #0
    597a:	d007      	beq.n	598c <stb_ccm_secure+0x3c>
#if (SAL_TYPE != ATXMEGA_SAL)
		prev_trx_status = tal_trx_status;
    597c:	2202      	movs	r2, #2
    597e:	4b76      	ldr	r3, [pc, #472]	; (5b58 <stb_ccm_secure+0x208>)
    5980:	701a      	strb	r2, [r3, #0]
		if (tal_trx_status == TRX_SLEEP) {
			PHY_Wakeup();
		}
#endif
		sal_aes_restart();
    5982:	4b76      	ldr	r3, [pc, #472]	; (5b5c <stb_ccm_secure+0x20c>)
    5984:	4798      	blx	r3
		stb_restart_required = false;
    5986:	2200      	movs	r2, #0
    5988:	4b72      	ldr	r3, [pc, #456]	; (5b54 <stb_ccm_secure+0x204>)
    598a:	701a      	strb	r2, [r3, #0]
	}

	switch (sec_level) {
    598c:	2f07      	cmp	r7, #7
    598e:	d817      	bhi.n	59c0 <stb_ccm_secure+0x70>
    5990:	00bb      	lsls	r3, r7, #2
    5992:	4a73      	ldr	r2, [pc, #460]	; (5b60 <stb_ccm_secure+0x210>)
    5994:	58d3      	ldr	r3, [r2, r3]
    5996:	469f      	mov	pc, r3
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;
    5998:	2300      	movs	r3, #0
    599a:	4698      	mov	r8, r3
		mic_len = LEN_MIC_32;
		break;

	case SECURITY_02_LEVEL:
		/* MIC-64 & No Encryption at Security Level -2 */
		mic_len = LEN_MIC_64;
    599c:	2708      	movs	r7, #8
    599e:	e0bb      	b.n	5b18 <stb_ccm_secure+0x1c8>
		break;

	case SECURITY_04_LEVEL:
		/* No MIC & Encryption at Security Level -4 */
		mic_len = LEN_MIC_00;
		enc_flag = ENCRYPTION_REQD;
    59a0:	2301      	movs	r3, #1
    59a2:	4698      	mov	r8, r3
		mic_len = LEN_MIC_00;
    59a4:	2700      	movs	r7, #0
		break;
    59a6:	e0b7      	b.n	5b18 <stb_ccm_secure+0x1c8>

	case SECURITY_05_LEVEL:
		/* MIC-32 & Encryption at Security Level -5 */
		mic_len = LEN_MIC_32;
		enc_flag = ENCRYPTION_REQD;
    59a8:	2301      	movs	r3, #1
    59aa:	4698      	mov	r8, r3
		mic_len = LEN_MIC_32;
    59ac:	2704      	movs	r7, #4
		break;
    59ae:	e0b3      	b.n	5b18 <stb_ccm_secure+0x1c8>

	case SECURITY_06_LEVEL:
		/* MIC-64 & Encryption at Security Level -6 */
		mic_len = LEN_MIC_64;
		enc_flag = ENCRYPTION_REQD;
    59b0:	2301      	movs	r3, #1
    59b2:	4698      	mov	r8, r3
		mic_len = LEN_MIC_64;
    59b4:	2708      	movs	r7, #8
		break;
    59b6:	e0af      	b.n	5b18 <stb_ccm_secure+0x1c8>

	case SECURITY_07_LEVEL:
		/* MIC-128 & Encryption at Security Level -7 */
		mic_len = LEN_MIC_128;
		enc_flag = ENCRYPTION_REQD;
    59b8:	2301      	movs	r3, #1
    59ba:	4698      	mov	r8, r3
		mic_len = LEN_MIC_128;
    59bc:	2710      	movs	r7, #16
		break;
    59be:	e0ab      	b.n	5b18 <stb_ccm_secure+0x1c8>
		break;
	}

	/* Test on correct parameters. */

	if ((sec_level & ~0x7) ||
    59c0:	2307      	movs	r3, #7
    59c2:	439f      	bics	r7, r3
    59c4:	d000      	beq.n	59c8 <stb_ccm_secure+0x78>
    59c6:	e0b5      	b.n	5b34 <stb_ccm_secure+0x1e4>
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;
    59c8:	46b8      	mov	r8, r7
    59ca:	e0a5      	b.n	5b18 <stb_ccm_secure+0x1c8>
			(nonce == NULL) ||
			((uint16_t)pld_len + (uint16_t)hdr_len +
			(uint16_t)mic_len > 127)
			) {
#if (SAL_TYPE != ATXMEGA_SAL)
		TRX_SLEEP();
    59cc:	4b65      	ldr	r3, [pc, #404]	; (5b64 <stb_ccm_secure+0x214>)
    59ce:	4798      	blx	r3
    59d0:	e0b5      	b.n	5b3e <stb_ccm_secure+0x1ee>
		sal_aes_clean_up();
#endif
		return (STB_CCM_ILLPARM);
	}

	if (key_change && (key == NULL)) {
    59d2:	4b65      	ldr	r3, [pc, #404]	; (5b68 <stb_ccm_secure+0x218>)
    59d4:	781b      	ldrb	r3, [r3, #0]
    59d6:	2b00      	cmp	r3, #0
    59d8:	d01a      	beq.n	5a10 <stb_ccm_secure+0xc0>
    59da:	2c00      	cmp	r4, #0
    59dc:	d00d      	beq.n	59fa <stb_ccm_secure+0xaa>
	if (key_change) {
		/*
		 * Key must be non-NULL because of test above, and
		 * ECB encryption is always the initial encryption mode.
		 */
		sal_aes_setup(key, AES_MODE_ECB, AES_DIR_ENCRYPT);
    59de:	2200      	movs	r2, #0
    59e0:	2100      	movs	r1, #0
    59e2:	0020      	movs	r0, r4
    59e4:	4b61      	ldr	r3, [pc, #388]	; (5b6c <stb_ccm_secure+0x21c>)
    59e6:	4798      	blx	r3
		memcpy(last_key, key, AES_KEYSIZE);
    59e8:	2210      	movs	r2, #16
    59ea:	0021      	movs	r1, r4
    59ec:	4860      	ldr	r0, [pc, #384]	; (5b70 <stb_ccm_secure+0x220>)
    59ee:	4b61      	ldr	r3, [pc, #388]	; (5b74 <stb_ccm_secure+0x224>)
    59f0:	4798      	blx	r3
		key_change = false;
    59f2:	2200      	movs	r2, #0
    59f4:	4b5c      	ldr	r3, [pc, #368]	; (5b68 <stb_ccm_secure+0x218>)
    59f6:	701a      	strb	r2, [r3, #0]
    59f8:	e01e      	b.n	5a38 <stb_ccm_secure+0xe8>
		TRX_SLEEP();
    59fa:	4b57      	ldr	r3, [pc, #348]	; (5b58 <stb_ccm_secure+0x208>)
    59fc:	781b      	ldrb	r3, [r3, #0]
    59fe:	2b01      	cmp	r3, #1
    5a00:	d003      	beq.n	5a0a <stb_ccm_secure+0xba>
		sal_aes_clean_up();
    5a02:	4b5d      	ldr	r3, [pc, #372]	; (5b78 <stb_ccm_secure+0x228>)
    5a04:	4798      	blx	r3
		return (STB_CCM_KEYMISS);
    5a06:	2002      	movs	r0, #2
    5a08:	e09c      	b.n	5b44 <stb_ccm_secure+0x1f4>
		TRX_SLEEP();
    5a0a:	4b56      	ldr	r3, [pc, #344]	; (5b64 <stb_ccm_secure+0x214>)
    5a0c:	4798      	blx	r3
    5a0e:	e7f8      	b.n	5a02 <stb_ccm_secure+0xb2>
	if (!key_change && key != NULL) { /* There was some previous key. */
    5a10:	2c00      	cmp	r4, #0
    5a12:	d011      	beq.n	5a38 <stb_ccm_secure+0xe8>
    5a14:	220f      	movs	r2, #15
			key_change |= (last_key[i] ^ key[i]);
    5a16:	4956      	ldr	r1, [pc, #344]	; (5b70 <stb_ccm_secure+0x220>)
    5a18:	0018      	movs	r0, r3
    5a1a:	46ac      	mov	ip, r5
    5a1c:	5c53      	ldrb	r3, [r2, r1]
    5a1e:	5ca5      	ldrb	r5, [r4, r2]
    5a20:	406b      	eors	r3, r5
    5a22:	4303      	orrs	r3, r0
    5a24:	1e58      	subs	r0, r3, #1
    5a26:	4183      	sbcs	r3, r0
    5a28:	b2d8      	uxtb	r0, r3
		for (i = AES_BLOCKSIZE; i--; /* */) {
    5a2a:	3a01      	subs	r2, #1
    5a2c:	d2f6      	bcs.n	5a1c <stb_ccm_secure+0xcc>
    5a2e:	4665      	mov	r5, ip
    5a30:	4a4d      	ldr	r2, [pc, #308]	; (5b68 <stb_ccm_secure+0x218>)
    5a32:	7010      	strb	r0, [r2, #0]
	if (key_change) {
    5a34:	2800      	cmp	r0, #0
    5a36:	d1d2      	bne.n	59de <stb_ccm_secure+0x8e>
	}

	/* Prepare nonce. */
	nonce[0] = LEN_FIELD; /* Always 2 bytes for length field. */

	if (mic_len > 0) {
    5a38:	2f00      	cmp	r7, #0
    5a3a:	d129      	bne.n	5a90 <stb_ccm_secure+0x140>
	nonce[0] = LEN_FIELD; /* Always 2 bytes for length field. */
    5a3c:	2301      	movs	r3, #1
    5a3e:	702b      	strb	r3, [r5, #0]
		nonce[0] |= (uint8_t)(((mic_len - 2) >> 1) << 3);
	}

	if (hdr_len) {
    5a40:	9b04      	ldr	r3, [sp, #16]
    5a42:	2b00      	cmp	r3, #0
    5a44:	d003      	beq.n	5a4e <stb_ccm_secure+0xfe>
		nonce[0] |= ADATA;
    5a46:	782b      	ldrb	r3, [r5, #0]
    5a48:	2240      	movs	r2, #64	; 0x40
    5a4a:	4313      	orrs	r3, r2
    5a4c:	702b      	strb	r3, [r5, #0]
	}

	nonce_0 = nonce[0];
    5a4e:	782b      	ldrb	r3, [r5, #0]
    5a50:	4699      	mov	r9, r3
	nonce[AES_BLOCKSIZE - 2] = 0;
    5a52:	2300      	movs	r3, #0
    5a54:	73ab      	strb	r3, [r5, #14]

	if (aes_dir == AES_DIR_ENCRYPT) {
    5a56:	4653      	mov	r3, sl
    5a58:	2b00      	cmp	r3, #0
    5a5a:	d12a      	bne.n	5ab2 <stb_ccm_secure+0x162>
		/* Authenticate. */
		if (mic_len > 0) {
    5a5c:	2f00      	cmp	r7, #0
    5a5e:	d003      	beq.n	5a68 <stb_ccm_secure+0x118>
			nonce[AES_BLOCKSIZE - 1] = pld_len;
    5a60:	73ee      	strb	r6, [r5, #15]

			if (ENCRYPTION_REQD == enc_flag) {
    5a62:	4643      	mov	r3, r8
    5a64:	2b01      	cmp	r3, #1
    5a66:	d01a      	beq.n	5a9e <stb_ccm_secure+0x14e>
						hdr_len,
						pld_len);
			}
		}

		nonce[0] = PLAINTEXT_FLAG;
    5a68:	2301      	movs	r3, #1
    5a6a:	702b      	strb	r3, [r5, #0]
		encrypt_pldmic(buffer + hdr_len, nonce, mic_len,
    5a6c:	9b03      	ldr	r3, [sp, #12]
    5a6e:	9a04      	ldr	r2, [sp, #16]
    5a70:	4694      	mov	ip, r2
    5a72:	4463      	add	r3, ip
    5a74:	0018      	movs	r0, r3
    5a76:	0033      	movs	r3, r6
    5a78:	003a      	movs	r2, r7
    5a7a:	0029      	movs	r1, r5
    5a7c:	4c3f      	ldr	r4, [pc, #252]	; (5b7c <stb_ccm_secure+0x22c>)
    5a7e:	47a0      	blx	r4
			}
		}
	}

#if (SAL_TYPE != ATXMEGA_SAL)
	TRX_SLEEP();
    5a80:	4b35      	ldr	r3, [pc, #212]	; (5b58 <stb_ccm_secure+0x208>)
    5a82:	781b      	ldrb	r3, [r3, #0]
    5a84:	2b01      	cmp	r3, #1
    5a86:	d03d      	beq.n	5b04 <stb_ccm_secure+0x1b4>
	sal_aes_clean_up();
    5a88:	4b3b      	ldr	r3, [pc, #236]	; (5b78 <stb_ccm_secure+0x228>)
    5a8a:	4798      	blx	r3
#endif
	return (STB_CCM_OK);
    5a8c:	2000      	movs	r0, #0
    5a8e:	e059      	b.n	5b44 <stb_ccm_secure+0x1f4>
		nonce[0] |= (uint8_t)(((mic_len - 2) >> 1) << 3);
    5a90:	9b05      	ldr	r3, [sp, #20]
    5a92:	3b02      	subs	r3, #2
    5a94:	009b      	lsls	r3, r3, #2
    5a96:	2201      	movs	r2, #1
    5a98:	4313      	orrs	r3, r2
    5a9a:	702b      	strb	r3, [r5, #0]
    5a9c:	e7d0      	b.n	5a40 <stb_ccm_secure+0xf0>
						buffer + hdr_len + pld_len,
    5a9e:	9b04      	ldr	r3, [sp, #16]
    5aa0:	1999      	adds	r1, r3, r6
				compute_mic(buffer,
    5aa2:	9803      	ldr	r0, [sp, #12]
    5aa4:	4684      	mov	ip, r0
    5aa6:	4461      	add	r1, ip
    5aa8:	9600      	str	r6, [sp, #0]
    5aaa:	002a      	movs	r2, r5
    5aac:	4c34      	ldr	r4, [pc, #208]	; (5b80 <stb_ccm_secure+0x230>)
    5aae:	47a0      	blx	r4
    5ab0:	e7da      	b.n	5a68 <stb_ccm_secure+0x118>
		if (enc_flag == ENCRYPTION_REQD) {
    5ab2:	4643      	mov	r3, r8
    5ab4:	2b01      	cmp	r3, #1
    5ab6:	d00d      	beq.n	5ad4 <stb_ccm_secure+0x184>
		if (mic_len > 0) {
    5ab8:	2f00      	cmp	r7, #0
    5aba:	d0e1      	beq.n	5a80 <stb_ccm_secure+0x130>
			nonce[AES_BLOCKSIZE - 1] = pld_len;
    5abc:	73ee      	strb	r6, [r5, #15]
			buffer += hdr_len + pld_len;
    5abe:	9b03      	ldr	r3, [sp, #12]
    5ac0:	445b      	add	r3, fp
    5ac2:	0018      	movs	r0, r3
			if (memcmp(buffer, rcvd_mic, mic_len)) {
    5ac4:	003a      	movs	r2, r7
    5ac6:	a906      	add	r1, sp, #24
    5ac8:	4b2e      	ldr	r3, [pc, #184]	; (5b84 <stb_ccm_secure+0x234>)
    5aca:	4798      	blx	r3
    5acc:	2800      	cmp	r0, #0
    5ace:	d0d7      	beq.n	5a80 <stb_ccm_secure+0x130>
				return STB_CCM_MICERR;
    5ad0:	2003      	movs	r0, #3
    5ad2:	e037      	b.n	5b44 <stb_ccm_secure+0x1f4>
			nonce[0] = PLAINTEXT_FLAG;
    5ad4:	702b      	strb	r3, [r5, #0]
			encrypt_pldmic(buffer + hdr_len, nonce, mic_len,
    5ad6:	9b03      	ldr	r3, [sp, #12]
    5ad8:	9a04      	ldr	r2, [sp, #16]
    5ada:	4694      	mov	ip, r2
    5adc:	4463      	add	r3, ip
    5ade:	0018      	movs	r0, r3
    5ae0:	0033      	movs	r3, r6
    5ae2:	003a      	movs	r2, r7
    5ae4:	0029      	movs	r1, r5
    5ae6:	4c25      	ldr	r4, [pc, #148]	; (5b7c <stb_ccm_secure+0x22c>)
    5ae8:	47a0      	blx	r4
		if (mic_len > 0) {
    5aea:	2f00      	cmp	r7, #0
    5aec:	d0c8      	beq.n	5a80 <stb_ccm_secure+0x130>
			nonce[0] = nonce_0;
    5aee:	464b      	mov	r3, r9
    5af0:	702b      	strb	r3, [r5, #0]
			nonce[AES_BLOCKSIZE - 1] = pld_len;
    5af2:	73ee      	strb	r6, [r5, #15]
				compute_mic(buffer,
    5af4:	9600      	str	r6, [sp, #0]
    5af6:	9b04      	ldr	r3, [sp, #16]
    5af8:	002a      	movs	r2, r5
    5afa:	a906      	add	r1, sp, #24
    5afc:	9803      	ldr	r0, [sp, #12]
    5afe:	4c20      	ldr	r4, [pc, #128]	; (5b80 <stb_ccm_secure+0x230>)
    5b00:	47a0      	blx	r4
    5b02:	e7dc      	b.n	5abe <stb_ccm_secure+0x16e>
	TRX_SLEEP();
    5b04:	4b17      	ldr	r3, [pc, #92]	; (5b64 <stb_ccm_secure+0x214>)
    5b06:	4798      	blx	r3
    5b08:	e7be      	b.n	5a88 <stb_ccm_secure+0x138>
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;
    5b0a:	2300      	movs	r3, #0
    5b0c:	4698      	mov	r8, r3
		mic_len = LEN_MIC_32;
    5b0e:	2704      	movs	r7, #4
    5b10:	e002      	b.n	5b18 <stb_ccm_secure+0x1c8>
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;
    5b12:	2300      	movs	r3, #0
    5b14:	4698      	mov	r8, r3
		mic_len = LEN_MIC_128;
    5b16:	2710      	movs	r7, #16
	if ((sec_level & ~0x7) ||
    5b18:	9b03      	ldr	r3, [sp, #12]
    5b1a:	2b00      	cmp	r3, #0
    5b1c:	d00a      	beq.n	5b34 <stb_ccm_secure+0x1e4>
			(buffer == NULL) ||
    5b1e:	2d00      	cmp	r5, #0
    5b20:	d008      	beq.n	5b34 <stb_ccm_secure+0x1e4>
			((uint16_t)pld_len + (uint16_t)hdr_len +
    5b22:	9b04      	ldr	r3, [sp, #16]
    5b24:	469b      	mov	fp, r3
    5b26:	44b3      	add	fp, r6
			(uint16_t)mic_len > 127)
    5b28:	9705      	str	r7, [sp, #20]
			((uint16_t)pld_len + (uint16_t)hdr_len +
    5b2a:	465b      	mov	r3, fp
    5b2c:	19db      	adds	r3, r3, r7
			(nonce == NULL) ||
    5b2e:	2b7f      	cmp	r3, #127	; 0x7f
    5b30:	dc00      	bgt.n	5b34 <stb_ccm_secure+0x1e4>
    5b32:	e74e      	b.n	59d2 <stb_ccm_secure+0x82>
		TRX_SLEEP();
    5b34:	4b08      	ldr	r3, [pc, #32]	; (5b58 <stb_ccm_secure+0x208>)
    5b36:	781b      	ldrb	r3, [r3, #0]
    5b38:	2b01      	cmp	r3, #1
    5b3a:	d100      	bne.n	5b3e <stb_ccm_secure+0x1ee>
    5b3c:	e746      	b.n	59cc <stb_ccm_secure+0x7c>
		sal_aes_clean_up();
    5b3e:	4b0e      	ldr	r3, [pc, #56]	; (5b78 <stb_ccm_secure+0x228>)
    5b40:	4798      	blx	r3
		return (STB_CCM_ILLPARM);
    5b42:	2001      	movs	r0, #1
}
    5b44:	b00b      	add	sp, #44	; 0x2c
    5b46:	bc3c      	pop	{r2, r3, r4, r5}
    5b48:	4690      	mov	r8, r2
    5b4a:	4699      	mov	r9, r3
    5b4c:	46a2      	mov	sl, r4
    5b4e:	46ab      	mov	fp, r5
    5b50:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5b52:	46c0      	nop			; (mov r8, r8)
    5b54:	20000305 	.word	0x20000305
    5b58:	20000304 	.word	0x20000304
    5b5c:	00006271 	.word	0x00006271
    5b60:	0000df24 	.word	0x0000df24
    5b64:	000057a5 	.word	0x000057a5
    5b68:	2000006c 	.word	0x2000006c
    5b6c:	00006331 	.word	0x00006331
    5b70:	200002f4 	.word	0x200002f4
    5b74:	0000bf03 	.word	0x0000bf03
    5b78:	000062c1 	.word	0x000062c1
    5b7c:	00005c79 	.word	0x00005c79
    5b80:	00005bed 	.word	0x00005bed
    5b84:	0000bee5 	.word	0x0000bee5

00005b88 <encrypt_with_padding>:
 *
 * @param start Pointer to start address
 * @param buflen Number of bytes to be encrypted; if 0, nothing happens
 */
void encrypt_with_padding(uint8_t *start, uint8_t buflen)
{
    5b88:	b5f0      	push	{r4, r5, r6, r7, lr}
    5b8a:	b085      	sub	sp, #20
    5b8c:	0004      	movs	r4, r0
    5b8e:	000e      	movs	r6, r1
	/* Encrypt the "full blocks". */
	while (buflen >= AES_BLOCKSIZE) {
    5b90:	290f      	cmp	r1, #15
    5b92:	d90f      	bls.n	5bb4 <encrypt_with_padding+0x2c>
    5b94:	000d      	movs	r5, r1
    5b96:	3d10      	subs	r5, #16
    5b98:	b2ed      	uxtb	r5, r5
    5b9a:	092d      	lsrs	r5, r5, #4
    5b9c:	3501      	adds	r5, #1
    5b9e:	012d      	lsls	r5, r5, #4
    5ba0:	1945      	adds	r5, r0, r5
#if (SAL_TYPE == AT86RF2xx)
		sal_aes_wrrd(start, NULL);
    5ba2:	4f0f      	ldr	r7, [pc, #60]	; (5be0 <encrypt_with_padding+0x58>)
    5ba4:	2100      	movs	r1, #0
    5ba6:	0020      	movs	r0, r4
    5ba8:	47b8      	blx	r7
#else
		sal_aes_exec(start);
#endif
		start += AES_BLOCKSIZE;
    5baa:	3410      	adds	r4, #16
	while (buflen >= AES_BLOCKSIZE) {
    5bac:	42ac      	cmp	r4, r5
    5bae:	d1f9      	bne.n	5ba4 <encrypt_with_padding+0x1c>
    5bb0:	230f      	movs	r3, #15
    5bb2:	401e      	ands	r6, r3
		buflen -= AES_BLOCKSIZE;
	}

	/* Pad the possible rest and encrypt it. */
	if (buflen) {
    5bb4:	2e00      	cmp	r6, #0
    5bb6:	d101      	bne.n	5bbc <encrypt_with_padding+0x34>
		sal_aes_wrrd(locbuf, NULL);
#else
		sal_aes_exec(locbuf);
#endif
	}
}
    5bb8:	b005      	add	sp, #20
    5bba:	bdf0      	pop	{r4, r5, r6, r7, pc}
		memcpy(locbuf, start, buflen);
    5bbc:	0032      	movs	r2, r6
    5bbe:	0021      	movs	r1, r4
    5bc0:	4668      	mov	r0, sp
    5bc2:	4b08      	ldr	r3, [pc, #32]	; (5be4 <encrypt_with_padding+0x5c>)
    5bc4:	4798      	blx	r3
		memset(locbuf + buflen, 0, AES_BLOCKSIZE - buflen);
    5bc6:	2210      	movs	r2, #16
    5bc8:	1b92      	subs	r2, r2, r6
    5bca:	0030      	movs	r0, r6
    5bcc:	4468      	add	r0, sp
    5bce:	2100      	movs	r1, #0
    5bd0:	4b05      	ldr	r3, [pc, #20]	; (5be8 <encrypt_with_padding+0x60>)
    5bd2:	4798      	blx	r3
		sal_aes_wrrd(locbuf, NULL);
    5bd4:	2100      	movs	r1, #0
    5bd6:	4668      	mov	r0, sp
    5bd8:	4b01      	ldr	r3, [pc, #4]	; (5be0 <encrypt_with_padding+0x58>)
    5bda:	4798      	blx	r3
}
    5bdc:	e7ec      	b.n	5bb8 <encrypt_with_padding+0x30>
    5bde:	46c0      	nop			; (mov r8, r8)
    5be0:	000062c5 	.word	0x000062c5
    5be4:	0000bf03 	.word	0x0000bf03
    5be8:	0000bf15 	.word	0x0000bf15

00005bec <compute_mic>:
void compute_mic(uint8_t *buffer,
		uint8_t *mic,
		uint8_t *nonce,
		uint8_t hdr_len,
		uint8_t pld_len)
{
    5bec:	b5f0      	push	{r4, r5, r6, r7, lr}
    5bee:	b087      	sub	sp, #28
    5bf0:	0005      	movs	r5, r0
    5bf2:	9100      	str	r1, [sp, #0]
    5bf4:	9201      	str	r2, [sp, #4]
    5bf6:	001c      	movs	r4, r3
    5bf8:	ab0c      	add	r3, sp, #48	; 0x30
    5bfa:	781e      	ldrb	r6, [r3, #0]
	sal_aes_setup(NULL, AES_MODE_ECB, AES_DIR_ENCRYPT);
    5bfc:	2200      	movs	r2, #0
    5bfe:	2100      	movs	r1, #0
    5c00:	2000      	movs	r0, #0
    5c02:	4f18      	ldr	r7, [pc, #96]	; (5c64 <compute_mic+0x78>)
    5c04:	47b8      	blx	r7
#if (SAL_TYPE == AT86RF2xx)
	sal_aes_wrrd(nonce, NULL);
    5c06:	2100      	movs	r1, #0
    5c08:	9801      	ldr	r0, [sp, #4]
    5c0a:	4b17      	ldr	r3, [pc, #92]	; (5c68 <compute_mic+0x7c>)
    5c0c:	4798      	blx	r3
#else
	sal_aes_exec(nonce);
#endif
	sal_aes_setup(NULL, AES_MODE_CBC, AES_DIR_ENCRYPT);
    5c0e:	2200      	movs	r2, #0
    5c10:	2102      	movs	r1, #2
    5c12:	2000      	movs	r0, #0
    5c14:	47b8      	blx	r7

	if (hdr_len) {
    5c16:	2c00      	cmp	r4, #0
    5c18:	d108      	bne.n	5c2c <compute_mic+0x40>
			encrypt_with_padding(buffer + firstlen,
					hdr_len - firstlen);
		}
	}

	encrypt_with_padding(buffer + hdr_len, pld_len);
    5c1a:	1928      	adds	r0, r5, r4
    5c1c:	0031      	movs	r1, r6
    5c1e:	4b13      	ldr	r3, [pc, #76]	; (5c6c <compute_mic+0x80>)
    5c20:	4798      	blx	r3

	sal_aes_read(mic);
    5c22:	9800      	ldr	r0, [sp, #0]
    5c24:	4b12      	ldr	r3, [pc, #72]	; (5c70 <compute_mic+0x84>)
    5c26:	4798      	blx	r3
}
    5c28:	b007      	add	sp, #28
    5c2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		firstlen = MIN(AES_BLOCKSIZE - 2, hdr_len);
    5c2c:	1c27      	adds	r7, r4, #0
    5c2e:	2c0e      	cmp	r4, #14
    5c30:	d900      	bls.n	5c34 <compute_mic+0x48>
    5c32:	270e      	movs	r7, #14
    5c34:	b2ff      	uxtb	r7, r7
		locbuf[0] = 0;
    5c36:	2300      	movs	r3, #0
    5c38:	aa02      	add	r2, sp, #8
    5c3a:	7013      	strb	r3, [r2, #0]
		locbuf[1] = hdr_len;
    5c3c:	0013      	movs	r3, r2
    5c3e:	7054      	strb	r4, [r2, #1]
		memcpy(locbuf + 2, buffer, firstlen);
    5c40:	003a      	movs	r2, r7
    5c42:	0029      	movs	r1, r5
    5c44:	1c98      	adds	r0, r3, #2
    5c46:	4b0b      	ldr	r3, [pc, #44]	; (5c74 <compute_mic+0x88>)
    5c48:	4798      	blx	r3
		encrypt_with_padding(locbuf, firstlen + 2);
    5c4a:	1cb9      	adds	r1, r7, #2
    5c4c:	b2c9      	uxtb	r1, r1
    5c4e:	a802      	add	r0, sp, #8
    5c50:	4b06      	ldr	r3, [pc, #24]	; (5c6c <compute_mic+0x80>)
    5c52:	4798      	blx	r3
		if (firstlen < hdr_len) {
    5c54:	42bc      	cmp	r4, r7
    5c56:	d9e0      	bls.n	5c1a <compute_mic+0x2e>
			encrypt_with_padding(buffer + firstlen,
    5c58:	1be1      	subs	r1, r4, r7
    5c5a:	b2c9      	uxtb	r1, r1
    5c5c:	19e8      	adds	r0, r5, r7
    5c5e:	4b03      	ldr	r3, [pc, #12]	; (5c6c <compute_mic+0x80>)
    5c60:	4798      	blx	r3
    5c62:	e7da      	b.n	5c1a <compute_mic+0x2e>
    5c64:	00006331 	.word	0x00006331
    5c68:	000062c5 	.word	0x000062c5
    5c6c:	00005b89 	.word	0x00005b89
    5c70:	00006469 	.word	0x00006469
    5c74:	0000bf03 	.word	0x0000bf03

00005c78 <encrypt_pldmic>:
 */
void encrypt_pldmic(uint8_t *buffer,
		uint8_t *nonce,
		uint8_t mic_len,
		uint8_t pld_len)
{
    5c78:	b5f0      	push	{r4, r5, r6, r7, lr}
    5c7a:	46d6      	mov	lr, sl
    5c7c:	464f      	mov	r7, r9
    5c7e:	4646      	mov	r6, r8
    5c80:	b5c0      	push	{r6, r7, lr}
    5c82:	b084      	sub	sp, #16
    5c84:	0004      	movs	r4, r0
    5c86:	000f      	movs	r7, r1
    5c88:	0016      	movs	r6, r2
    5c8a:	001d      	movs	r5, r3
	uint8_t ctr;
	uint8_t i;
	uint8_t keystream[AES_BLOCKSIZE];
	uint8_t *keystreamptr;

	sal_aes_setup(NULL, AES_MODE_ECB, AES_DIR_ENCRYPT);
    5c8c:	2200      	movs	r2, #0
    5c8e:	2100      	movs	r1, #0
    5c90:	2000      	movs	r0, #0
    5c92:	4b31      	ldr	r3, [pc, #196]	; (5d58 <encrypt_pldmic+0xe0>)
    5c94:	4798      	blx	r3

	/* Init first keystream block. */
	nonce[AES_BLOCKSIZE - 1] = ctr = 1;
    5c96:	2301      	movs	r3, #1
    5c98:	73fb      	strb	r3, [r7, #15]

	if (pld_len > 0) {
    5c9a:	2d00      	cmp	r5, #0
    5c9c:	d106      	bne.n	5cac <encrypt_pldmic+0x34>
{
    5c9e:	2301      	movs	r3, #1
    5ca0:	469a      	mov	sl, r3
				/* Prepare the keystream for MIC. */
				nonce[AES_BLOCKSIZE - 1] = 0;

				sal_aes_wrrd(nonce, keystream);
			} else {
				sal_aes_read(keystream);
    5ca2:	4b2e      	ldr	r3, [pc, #184]	; (5d5c <encrypt_pldmic+0xe4>)
    5ca4:	4699      	mov	r9, r3
				sal_aes_wrrd(nonce, keystream);
    5ca6:	4b2e      	ldr	r3, [pc, #184]	; (5d60 <encrypt_pldmic+0xe8>)
    5ca8:	4698      	mov	r8, r3
    5caa:	e02e      	b.n	5d0a <encrypt_pldmic+0x92>
		sal_aes_wrrd(nonce, NULL);
    5cac:	2100      	movs	r1, #0
    5cae:	0038      	movs	r0, r7
    5cb0:	4b2b      	ldr	r3, [pc, #172]	; (5d60 <encrypt_pldmic+0xe8>)
    5cb2:	4798      	blx	r3
    5cb4:	e7f3      	b.n	5c9e <encrypt_pldmic+0x26>
				sal_aes_read(keystream);
    5cb6:	4668      	mov	r0, sp
    5cb8:	47c8      	blx	r9
    5cba:	e02f      	b.n	5d1c <encrypt_pldmic+0xa4>
			}
		} else {
			/* Prepare the next keystream block. */
			nonce[AES_BLOCKSIZE - 1] = ++ctr;
    5cbc:	4653      	mov	r3, sl
    5cbe:	3301      	adds	r3, #1
    5cc0:	b2db      	uxtb	r3, r3
    5cc2:	469a      	mov	sl, r3
    5cc4:	73fb      	strb	r3, [r7, #15]

			sal_aes_wrrd(nonce, keystream);
    5cc6:	4669      	mov	r1, sp
    5cc8:	0038      	movs	r0, r7
    5cca:	4b25      	ldr	r3, [pc, #148]	; (5d60 <encrypt_pldmic+0xe8>)
    5ccc:	4798      	blx	r3
		}

		/* En/decrypt payload. */

		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    5cce:	1c2b      	adds	r3, r5, #0
    5cd0:	2d10      	cmp	r5, #16
    5cd2:	d900      	bls.n	5cd6 <encrypt_pldmic+0x5e>
    5cd4:	2310      	movs	r3, #16
    5cd6:	b2db      	uxtb	r3, r3
				i--;
    5cd8:	1e58      	subs	r0, r3, #1
    5cda:	b2c0      	uxtb	r0, r0
		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    5cdc:	2b00      	cmp	r3, #0
    5cde:	d105      	bne.n	5cec <encrypt_pldmic+0x74>
    5ce0:	e011      	b.n	5d06 <encrypt_pldmic+0x8e>
    5ce2:	b2db      	uxtb	r3, r3
				i--;
    5ce4:	1e58      	subs	r0, r3, #1
    5ce6:	b2c0      	uxtb	r0, r0
		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    5ce8:	2b00      	cmp	r3, #0
    5cea:	d01c      	beq.n	5d26 <encrypt_pldmic+0xae>
    5cec:	3001      	adds	r0, #1
{
    5cee:	2300      	movs	r3, #0
		                /* */) {
			*buffer++ ^= *keystreamptr++;
    5cf0:	466a      	mov	r2, sp
    5cf2:	5c9a      	ldrb	r2, [r3, r2]
    5cf4:	5ce1      	ldrb	r1, [r4, r3]
    5cf6:	404a      	eors	r2, r1
    5cf8:	54e2      	strb	r2, [r4, r3]
    5cfa:	3301      	adds	r3, #1
		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    5cfc:	4298      	cmp	r0, r3
    5cfe:	d1f7      	bne.n	5cf0 <encrypt_pldmic+0x78>
    5d00:	18e4      	adds	r4, r4, r3
		}

		if (pld_len <= AES_BLOCKSIZE) {
    5d02:	2d10      	cmp	r5, #16
    5d04:	d90f      	bls.n	5d26 <encrypt_pldmic+0xae>
			break;
		}

		pld_len -= AES_BLOCKSIZE;
    5d06:	3d10      	subs	r5, #16
    5d08:	b2ed      	uxtb	r5, r5
		if (pld_len <= AES_BLOCKSIZE) { /* Last block */
    5d0a:	2d10      	cmp	r5, #16
    5d0c:	d8d6      	bhi.n	5cbc <encrypt_pldmic+0x44>
			if (mic_len) {
    5d0e:	2e00      	cmp	r6, #0
    5d10:	d0d1      	beq.n	5cb6 <encrypt_pldmic+0x3e>
				nonce[AES_BLOCKSIZE - 1] = 0;
    5d12:	2300      	movs	r3, #0
    5d14:	73fb      	strb	r3, [r7, #15]
				sal_aes_wrrd(nonce, keystream);
    5d16:	4669      	mov	r1, sp
    5d18:	0038      	movs	r0, r7
    5d1a:	47c0      	blx	r8
		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    5d1c:	1c2b      	adds	r3, r5, #0
    5d1e:	2d10      	cmp	r5, #16
    5d20:	d9df      	bls.n	5ce2 <encrypt_pldmic+0x6a>
    5d22:	2310      	movs	r3, #16
    5d24:	e7dd      	b.n	5ce2 <encrypt_pldmic+0x6a>
	}

	/* En/decrypt MIC. */

	if (mic_len) {
    5d26:	2e00      	cmp	r6, #0
    5d28:	d105      	bne.n	5d36 <encrypt_pldmic+0xbe>

		for (i = mic_len, keystreamptr = keystream; i--; /* */) {
			*buffer++ ^= *keystreamptr++;
		}
	}
}
    5d2a:	b004      	add	sp, #16
    5d2c:	bc1c      	pop	{r2, r3, r4}
    5d2e:	4690      	mov	r8, r2
    5d30:	4699      	mov	r9, r3
    5d32:	46a2      	mov	sl, r4
    5d34:	bdf0      	pop	{r4, r5, r6, r7, pc}
		sal_aes_read(keystream);
    5d36:	4668      	mov	r0, sp
    5d38:	4b08      	ldr	r3, [pc, #32]	; (5d5c <encrypt_pldmic+0xe4>)
    5d3a:	4798      	blx	r3
		for (i = mic_len, keystreamptr = keystream; i--; /* */) {
    5d3c:	3e01      	subs	r6, #1
    5d3e:	b2f2      	uxtb	r2, r6
    5d40:	3201      	adds	r2, #1
    5d42:	2300      	movs	r3, #0
			*buffer++ ^= *keystreamptr++;
    5d44:	4669      	mov	r1, sp
    5d46:	5c59      	ldrb	r1, [r3, r1]
    5d48:	5ce0      	ldrb	r0, [r4, r3]
    5d4a:	4041      	eors	r1, r0
    5d4c:	54e1      	strb	r1, [r4, r3]
    5d4e:	3301      	adds	r3, #1
		for (i = mic_len, keystreamptr = keystream; i--; /* */) {
    5d50:	4293      	cmp	r3, r2
    5d52:	d1f7      	bne.n	5d44 <encrypt_pldmic+0xcc>
    5d54:	e7e9      	b.n	5d2a <encrypt_pldmic+0xb2>
    5d56:	46c0      	nop			; (mov r8, r8)
    5d58:	00006331 	.word	0x00006331
    5d5c:	00006469 	.word	0x00006469
    5d60:	000062c5 	.word	0x000062c5

00005d64 <MiMem_Alloc>:
*  or returns NULL if no memory available
*
* Note:			    none
********************************************************************/
uint8_t* MiMem_Alloc(uint8_t size)
{
    5d64:	b510      	push	{r4, lr}
    uint8_t loopIndex = 0;

    if (size <= MIMEM_BUFFER_SIZE)
    5d66:	28a0      	cmp	r0, #160	; 0xa0
    5d68:	d81c      	bhi.n	5da4 <MiMem_Alloc+0x40>
    {
        for (loopIndex = 0; loopIndex < NUMBER_OF_MIMEM_BUFFERS; loopIndex++)
        {
            if (mimemBuffers[loopIndex].bufferFlag == false)
    5d6a:	23a4      	movs	r3, #164	; 0xa4
    5d6c:	4a0e      	ldr	r2, [pc, #56]	; (5da8 <MiMem_Alloc+0x44>)
    5d6e:	5cd3      	ldrb	r3, [r2, r3]
    5d70:	2b00      	cmp	r3, #0
    5d72:	d00d      	beq.n	5d90 <MiMem_Alloc+0x2c>
    5d74:	4b0d      	ldr	r3, [pc, #52]	; (5dac <MiMem_Alloc+0x48>)
    5d76:	4a0e      	ldr	r2, [pc, #56]	; (5db0 <MiMem_Alloc+0x4c>)
    5d78:	189c      	adds	r4, r3, r2
    5d7a:	2201      	movs	r2, #1
    5d7c:	0010      	movs	r0, r2
    5d7e:	7819      	ldrb	r1, [r3, #0]
    5d80:	2900      	cmp	r1, #0
    5d82:	d006      	beq.n	5d92 <MiMem_Alloc+0x2e>
    5d84:	3201      	adds	r2, #1
    5d86:	33a8      	adds	r3, #168	; 0xa8
        for (loopIndex = 0; loopIndex < NUMBER_OF_MIMEM_BUFFERS; loopIndex++)
    5d88:	42a3      	cmp	r3, r4
    5d8a:	d1f7      	bne.n	5d7c <MiMem_Alloc+0x18>
                return ((uint8_t *)mimemBuffers[loopIndex].MiMemBuffer);
            }
        }
    }
    //printf("\r\n MiMem Buffer Full/unavailable for given size");
    return NULL;
    5d8c:	2000      	movs	r0, #0
    5d8e:	e008      	b.n	5da2 <MiMem_Alloc+0x3e>
            if (mimemBuffers[loopIndex].bufferFlag == false)
    5d90:	2000      	movs	r0, #0
                mimemBuffers[loopIndex].bufferFlag = true;
    5d92:	23a8      	movs	r3, #168	; 0xa8
    5d94:	4343      	muls	r3, r0
    5d96:	4804      	ldr	r0, [pc, #16]	; (5da8 <MiMem_Alloc+0x44>)
    5d98:	18c0      	adds	r0, r0, r3
    5d9a:	0003      	movs	r3, r0
    5d9c:	33a4      	adds	r3, #164	; 0xa4
    5d9e:	2201      	movs	r2, #1
    5da0:	701a      	strb	r2, [r3, #0]
}
    5da2:	bd10      	pop	{r4, pc}
    return NULL;
    5da4:	2000      	movs	r0, #0
    5da6:	e7fc      	b.n	5da2 <MiMem_Alloc+0x3e>
    5da8:	20001e90 	.word	0x20001e90
    5dac:	20001fdc 	.word	0x20001fdc
    5db0:	00001308 	.word	0x00001308

00005db4 <MiMem_Free>:
* the given memory else returns error
*
* Note:			    none
********************************************************************/
uint8_t MiMem_Free(uint8_t* buffPtr)
{
    5db4:	b530      	push	{r4, r5, lr}
    5db6:	4b0d      	ldr	r3, [pc, #52]	; (5dec <MiMem_Free+0x38>)
    5db8:	2200      	movs	r2, #0
    5dba:	e003      	b.n	5dc4 <MiMem_Free+0x10>
    5dbc:	3201      	adds	r2, #1
    5dbe:	33a8      	adds	r3, #168	; 0xa8
	uint8_t loopIndex = 0;
	for (loopIndex = 0; loopIndex < NUMBER_OF_MIMEM_BUFFERS; loopIndex++)
    5dc0:	2a1e      	cmp	r2, #30
    5dc2:	d010      	beq.n	5de6 <MiMem_Free+0x32>
	{
		if ((mimemBuffers[loopIndex].bufferFlag == true) &&
    5dc4:	0015      	movs	r5, r2
    5dc6:	0019      	movs	r1, r3
    5dc8:	31a4      	adds	r1, #164	; 0xa4
    5dca:	7809      	ldrb	r1, [r1, #0]
    5dcc:	2900      	cmp	r1, #0
    5dce:	d0f5      	beq.n	5dbc <MiMem_Free+0x8>
    5dd0:	4298      	cmp	r0, r3
    5dd2:	d1f3      	bne.n	5dbc <MiMem_Free+0x8>
		   ((uint8_t *)mimemBuffers[loopIndex].MiMemBuffer == buffPtr))
		{
			//printf("\r\n MiMem Buffer Free: %d", loopIndex);
			mimemBuffers[loopIndex].bufferFlag = false;
    5dd4:	23a8      	movs	r3, #168	; 0xa8
    5dd6:	435d      	muls	r5, r3
    5dd8:	4b04      	ldr	r3, [pc, #16]	; (5dec <MiMem_Free+0x38>)
    5dda:	195d      	adds	r5, r3, r5
    5ddc:	35a4      	adds	r5, #164	; 0xa4
    5dde:	2200      	movs	r2, #0
    5de0:	702a      	strb	r2, [r5, #0]
			return 0;
    5de2:	2000      	movs	r0, #0
    5de4:	e000      	b.n	5de8 <MiMem_Free+0x34>
		}
	}
	//printf("\r\n MiMem Buffer Already Free");
	return 0xff;
    5de6:	20ff      	movs	r0, #255	; 0xff
}
    5de8:	bd30      	pop	{r4, r5, pc}
    5dea:	46c0      	nop			; (mov r8, r8)
    5dec:	20001e90 	.word	0x20001e90

00005df0 <MiMem_PercentageOfFreeBuffers>:


uint8_t MiMem_PercentageOfFreeBuffers(void)
{
    5df0:	b510      	push	{r4, lr}
    5df2:	4b0b      	ldr	r3, [pc, #44]	; (5e20 <MiMem_PercentageOfFreeBuffers+0x30>)
    5df4:	4a0b      	ldr	r2, [pc, #44]	; (5e24 <MiMem_PercentageOfFreeBuffers+0x34>)
    5df6:	1899      	adds	r1, r3, r2
	uint8_t loopIndex = 0;
	uint8_t numUsedBuffers = 0;
    5df8:	2000      	movs	r0, #0
    5dfa:	e002      	b.n	5e02 <MiMem_PercentageOfFreeBuffers+0x12>
    5dfc:	33a8      	adds	r3, #168	; 0xa8
	for (loopIndex = 0; loopIndex < NUMBER_OF_MIMEM_BUFFERS; loopIndex++)
    5dfe:	428b      	cmp	r3, r1
    5e00:	d005      	beq.n	5e0e <MiMem_PercentageOfFreeBuffers+0x1e>
	{
		if (mimemBuffers[loopIndex].bufferFlag == true)
    5e02:	781a      	ldrb	r2, [r3, #0]
    5e04:	2a00      	cmp	r2, #0
    5e06:	d0f9      	beq.n	5dfc <MiMem_PercentageOfFreeBuffers+0xc>
		{
			numUsedBuffers++;
    5e08:	3001      	adds	r0, #1
    5e0a:	b2c0      	uxtb	r0, r0
    5e0c:	e7f6      	b.n	5dfc <MiMem_PercentageOfFreeBuffers+0xc>
		}
	}
	return ((NUMBER_OF_MIMEM_BUFFERS - numUsedBuffers) * 100) / NUMBER_OF_MIMEM_BUFFERS;
    5e0e:	231e      	movs	r3, #30
    5e10:	1a1b      	subs	r3, r3, r0
    5e12:	2064      	movs	r0, #100	; 0x64
    5e14:	4358      	muls	r0, r3
    5e16:	211e      	movs	r1, #30
    5e18:	4b03      	ldr	r3, [pc, #12]	; (5e28 <MiMem_PercentageOfFreeBuffers+0x38>)
    5e1a:	4798      	blx	r3
    5e1c:	b2c0      	uxtb	r0, r0
    5e1e:	bd10      	pop	{r4, pc}
    5e20:	20001f34 	.word	0x20001f34
    5e24:	000013b0 	.word	0x000013b0
    5e28:	0000bc71 	.word	0x0000bc71

00005e2c <miQueueReadOrRemove>:
 *         removed or read, otherwise NULL is returned.
 * \ingroup group_qmm
 */
static miQueueBuffer_t *miQueueReadOrRemove(MiQueue_t *q,
						buffer_mode_t mode,search_t *search)
{
    5e2c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5e2e:	46c6      	mov	lr, r8
    5e30:	b500      	push	{lr}
    5e32:	0007      	movs	r7, r0
    5e34:	4688      	mov	r8, r1
    5e36:	0015      	movs	r5, r2
  __ASM volatile ("cpsid i" : : : "memory");
    5e38:	b672      	cpsid	i
  __ASM volatile ("dmb");
    5e3a:	f3bf 8f5f 	dmb	sy
	miQueueBuffer_t *buffer_current = NULL;
	miQueueBuffer_t *buffer_previous;

	cpu_irq_disable();
    5e3e:	2200      	movs	r2, #0
    5e40:	4b1f      	ldr	r3, [pc, #124]	; (5ec0 <miQueueReadOrRemove+0x94>)
    5e42:	701a      	strb	r2, [r3, #0]
	/* Check whether queue is empty */
	if (q->size != 0) {
    5e44:	7a03      	ldrb	r3, [r0, #8]
    5e46:	2b00      	cmp	r3, #0
    5e48:	d037      	beq.n	5eba <miQueueReadOrRemove+0x8e>
		buffer_current = q->head;
    5e4a:	6804      	ldr	r4, [r0, #0]
		buffer_previous = q->head;

		/* First get buffer matching with criteria */
		if (NULL != search) {
    5e4c:	2d00      	cmp	r5, #0
    5e4e:	d019      	beq.n	5e84 <miQueueReadOrRemove+0x58>
			uint8_t match;
			/* Search for all buffers in the queue */
			while (NULL != buffer_current) {
    5e50:	2c00      	cmp	r4, #0
    5e52:	d00c      	beq.n	5e6e <miQueueReadOrRemove+0x42>
    5e54:	0026      	movs	r6, r4
    5e56:	e000      	b.n	5e5a <miQueueReadOrRemove+0x2e>
					/* Break, if search criteria matches */
					break;
				}

				buffer_previous = buffer_current;
				buffer_current = buffer_current->nextItem;
    5e58:	001c      	movs	r4, r3
				match = search->criteria_func(
    5e5a:	6869      	ldr	r1, [r5, #4]
    5e5c:	6860      	ldr	r0, [r4, #4]
    5e5e:	682b      	ldr	r3, [r5, #0]
    5e60:	4798      	blx	r3
				if (match) {
    5e62:	2800      	cmp	r0, #0
    5e64:	d10f      	bne.n	5e86 <miQueueReadOrRemove+0x5a>
				buffer_current = buffer_current->nextItem;
    5e66:	6823      	ldr	r3, [r4, #0]
    5e68:	0026      	movs	r6, r4
			while (NULL != buffer_current) {
    5e6a:	2b00      	cmp	r3, #0
    5e6c:	d1f4      	bne.n	5e58 <miQueueReadOrRemove+0x2c>
	miQueueBuffer_t *buffer_current = NULL;
    5e6e:	2400      	movs	r4, #0
				**/
			}
		}
	} /* q->size != 0 */

	cpu_irq_enable();
    5e70:	2201      	movs	r2, #1
    5e72:	4b13      	ldr	r3, [pc, #76]	; (5ec0 <miQueueReadOrRemove+0x94>)
    5e74:	701a      	strb	r2, [r3, #0]
    5e76:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    5e7a:	b662      	cpsie	i

	/* Return the buffer. note that pointer to header of buffer is returned
	**/
	return (buffer_current);
} /* queue_read_or_remove */
    5e7c:	0020      	movs	r0, r4
    5e7e:	bc04      	pop	{r2}
    5e80:	4690      	mov	r8, r2
    5e82:	bdf0      	pop	{r4, r5, r6, r7, pc}
		buffer_previous = q->head;
    5e84:	0026      	movs	r6, r4
		if (NULL != buffer_current) {
    5e86:	2c00      	cmp	r4, #0
    5e88:	d0f2      	beq.n	5e70 <miQueueReadOrRemove+0x44>
			if (REMOVE_MODE == mode) {
    5e8a:	4643      	mov	r3, r8
    5e8c:	2b00      	cmp	r3, #0
    5e8e:	d1ef      	bne.n	5e70 <miQueueReadOrRemove+0x44>
				if (buffer_current == q->head) {
    5e90:	683b      	ldr	r3, [r7, #0]
    5e92:	429c      	cmp	r4, r3
    5e94:	d00c      	beq.n	5eb0 <miQueueReadOrRemove+0x84>
						= buffer_current->nextItem;
    5e96:	6823      	ldr	r3, [r4, #0]
    5e98:	6033      	str	r3, [r6, #0]
				if (buffer_current == q->tail) {
    5e9a:	687b      	ldr	r3, [r7, #4]
    5e9c:	429c      	cmp	r4, r3
    5e9e:	d00a      	beq.n	5eb6 <miQueueReadOrRemove+0x8a>
				q->size--;
    5ea0:	7a3b      	ldrb	r3, [r7, #8]
    5ea2:	3b01      	subs	r3, #1
    5ea4:	723b      	strb	r3, [r7, #8]
				if (NULL == q->head) {
    5ea6:	683b      	ldr	r3, [r7, #0]
    5ea8:	2b00      	cmp	r3, #0
    5eaa:	d1e1      	bne.n	5e70 <miQueueReadOrRemove+0x44>
					q->tail = NULL;
    5eac:	607b      	str	r3, [r7, #4]
    5eae:	e7df      	b.n	5e70 <miQueueReadOrRemove+0x44>
					q->head = buffer_current->nextItem;
    5eb0:	6823      	ldr	r3, [r4, #0]
    5eb2:	603b      	str	r3, [r7, #0]
    5eb4:	e7f1      	b.n	5e9a <miQueueReadOrRemove+0x6e>
					q->tail = buffer_previous;
    5eb6:	607e      	str	r6, [r7, #4]
    5eb8:	e7f2      	b.n	5ea0 <miQueueReadOrRemove+0x74>
	miQueueBuffer_t *buffer_current = NULL;
    5eba:	2400      	movs	r4, #0
    5ebc:	e7d8      	b.n	5e70 <miQueueReadOrRemove+0x44>
    5ebe:	46c0      	nop			; (mov r8, r8)
    5ec0:	2000000a 	.word	0x2000000a

00005ec4 <miQueueInit>:
	q->head = NULL;
    5ec4:	2300      	movs	r3, #0
    5ec6:	6003      	str	r3, [r0, #0]
	q->tail = NULL;
    5ec8:	6043      	str	r3, [r0, #4]
	q->size = 0;
    5eca:	7203      	strb	r3, [r0, #8]
}
    5ecc:	4770      	bx	lr
	...

00005ed0 <miQueueAppend>:
  __ASM volatile ("cpsid i" : : : "memory");
    5ed0:	b672      	cpsid	i
    5ed2:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    5ed6:	2200      	movs	r2, #0
    5ed8:	4b0a      	ldr	r3, [pc, #40]	; (5f04 <miQueueAppend+0x34>)
    5eda:	701a      	strb	r2, [r3, #0]
		if (q->size == 0) {
    5edc:	7a03      	ldrb	r3, [r0, #8]
    5ede:	2b00      	cmp	r3, #0
    5ee0:	d00e      	beq.n	5f00 <miQueueAppend+0x30>
			q->tail->nextItem = buf;
    5ee2:	6843      	ldr	r3, [r0, #4]
    5ee4:	6019      	str	r1, [r3, #0]
		q->tail = buf;
    5ee6:	6041      	str	r1, [r0, #4]
		buf->nextItem = NULL;
    5ee8:	2300      	movs	r3, #0
    5eea:	600b      	str	r3, [r1, #0]
		q->size++;
    5eec:	7a03      	ldrb	r3, [r0, #8]
    5eee:	3301      	adds	r3, #1
    5ef0:	7203      	strb	r3, [r0, #8]
	cpu_irq_enable();
    5ef2:	2201      	movs	r2, #1
    5ef4:	4b03      	ldr	r3, [pc, #12]	; (5f04 <miQueueAppend+0x34>)
    5ef6:	701a      	strb	r2, [r3, #0]
    5ef8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    5efc:	b662      	cpsie	i
} /* miQueueAppend */
    5efe:	4770      	bx	lr
			q->head = buf;
    5f00:	6001      	str	r1, [r0, #0]
    5f02:	e7f0      	b.n	5ee6 <miQueueAppend+0x16>
    5f04:	2000000a 	.word	0x2000000a

00005f08 <miQueueRemove>:
 *
 * @return Pointer to the buffer header, if the buffer is
 * successfully removed, NULL otherwise.
 */
miQueueBuffer_t *miQueueRemove(MiQueue_t *q, search_t *search)
{
    5f08:	b510      	push	{r4, lr}
    5f0a:	000a      	movs	r2, r1
	return (miQueueReadOrRemove(q, REMOVE_MODE, search));
    5f0c:	2100      	movs	r1, #0
    5f0e:	4b01      	ldr	r3, [pc, #4]	; (5f14 <miQueueRemove+0xc>)
    5f10:	4798      	blx	r3
}
    5f12:	bd10      	pop	{r4, pc}
    5f14:	00005e2d 	.word	0x00005e2d

00005f18 <placeTimer>:
}

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    5f18:	b530      	push	{r4, r5, lr}
	if (timers) {
    5f1a:	4b14      	ldr	r3, [pc, #80]	; (5f6c <placeTimer+0x54>)
    5f1c:	681d      	ldr	r5, [r3, #0]
    5f1e:	2d00      	cmp	r5, #0
    5f20:	d01c      	beq.n	5f5c <placeTimer+0x44>
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;
    5f22:	6882      	ldr	r2, [r0, #8]

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
    5f24:	6869      	ldr	r1, [r5, #4]
    5f26:	428a      	cmp	r2, r1
    5f28:	d309      	bcc.n	5f3e <placeTimer+0x26>
    5f2a:	002c      	movs	r4, r5
				t->timeout -= timeout;
				break;
			} else {
				timeout -= t->timeout;
    5f2c:	1a52      	subs	r2, r2, r1
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    5f2e:	6823      	ldr	r3, [r4, #0]
    5f30:	2b00      	cmp	r3, #0
    5f32:	d008      	beq.n	5f46 <placeTimer+0x2e>
			if (timeout < t->timeout) {
    5f34:	6859      	ldr	r1, [r3, #4]
    5f36:	4291      	cmp	r1, r2
    5f38:	d803      	bhi.n	5f42 <placeTimer+0x2a>
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    5f3a:	001c      	movs	r4, r3
    5f3c:	e7f6      	b.n	5f2c <placeTimer+0x14>
    5f3e:	002b      	movs	r3, r5
		SYS_Timer_t *prev = NULL;
    5f40:	2400      	movs	r4, #0
				t->timeout -= timeout;
    5f42:	1a89      	subs	r1, r1, r2
    5f44:	6059      	str	r1, [r3, #4]
			}

			prev = t;
		}

		timer->timeout = timeout;
    5f46:	6042      	str	r2, [r0, #4]

		if (prev) {
    5f48:	2c00      	cmp	r4, #0
    5f4a:	d003      	beq.n	5f54 <placeTimer+0x3c>
			timer->next = prev->next;
    5f4c:	6823      	ldr	r3, [r4, #0]
    5f4e:	6003      	str	r3, [r0, #0]
			prev->next = timer;
    5f50:	6020      	str	r0, [r4, #0]
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    5f52:	bd30      	pop	{r4, r5, pc}
			timer->next = timers;
    5f54:	6005      	str	r5, [r0, #0]
			timers = timer;
    5f56:	4b05      	ldr	r3, [pc, #20]	; (5f6c <placeTimer+0x54>)
    5f58:	6018      	str	r0, [r3, #0]
    5f5a:	e7fa      	b.n	5f52 <placeTimer+0x3a>
		timer->next = NULL;
    5f5c:	2300      	movs	r3, #0
    5f5e:	6003      	str	r3, [r0, #0]
		timer->timeout = timer->interval;
    5f60:	6883      	ldr	r3, [r0, #8]
    5f62:	6043      	str	r3, [r0, #4]
		timers = timer;
    5f64:	4b01      	ldr	r3, [pc, #4]	; (5f6c <placeTimer+0x54>)
    5f66:	6018      	str	r0, [r3, #0]
}
    5f68:	e7f3      	b.n	5f52 <placeTimer+0x3a>
    5f6a:	46c0      	nop			; (mov r8, r8)
    5f6c:	20000308 	.word	0x20000308

00005f70 <SYS_HwExpiry_Cb>:

/*****************************************************************************
*****************************************************************************/
void SYS_HwExpiry_Cb(void)
{
    5f70:	b510      	push	{r4, lr}
	SysTimerIrqCount++;
    5f72:	4a04      	ldr	r2, [pc, #16]	; (5f84 <SYS_HwExpiry_Cb+0x14>)
    5f74:	7813      	ldrb	r3, [r2, #0]
    5f76:	3301      	adds	r3, #1
    5f78:	b2db      	uxtb	r3, r3
    5f7a:	7013      	strb	r3, [r2, #0]
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    5f7c:	4802      	ldr	r0, [pc, #8]	; (5f88 <SYS_HwExpiry_Cb+0x18>)
    5f7e:	4b03      	ldr	r3, [pc, #12]	; (5f8c <SYS_HwExpiry_Cb+0x1c>)
    5f80:	4798      	blx	r3
}
    5f82:	bd10      	pop	{r4, pc}
    5f84:	20003240 	.word	0x20003240
    5f88:	00002710 	.word	0x00002710
    5f8c:	00007949 	.word	0x00007949

00005f90 <SYS_TimerInit>:
{
    5f90:	b510      	push	{r4, lr}
	SysTimerIrqCount = 0;
    5f92:	2400      	movs	r4, #0
    5f94:	4b06      	ldr	r3, [pc, #24]	; (5fb0 <SYS_TimerInit+0x20>)
    5f96:	701c      	strb	r4, [r3, #0]
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    5f98:	4806      	ldr	r0, [pc, #24]	; (5fb4 <SYS_TimerInit+0x24>)
    5f9a:	4b07      	ldr	r3, [pc, #28]	; (5fb8 <SYS_TimerInit+0x28>)
    5f9c:	4798      	blx	r3
	common_tc_init();
    5f9e:	4b07      	ldr	r3, [pc, #28]	; (5fbc <SYS_TimerInit+0x2c>)
    5fa0:	4798      	blx	r3
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    5fa2:	4807      	ldr	r0, [pc, #28]	; (5fc0 <SYS_TimerInit+0x30>)
    5fa4:	4b07      	ldr	r3, [pc, #28]	; (5fc4 <SYS_TimerInit+0x34>)
    5fa6:	4798      	blx	r3
	timers = NULL;
    5fa8:	4b07      	ldr	r3, [pc, #28]	; (5fc8 <SYS_TimerInit+0x38>)
    5faa:	601c      	str	r4, [r3, #0]
}
    5fac:	bd10      	pop	{r4, pc}
    5fae:	46c0      	nop			; (mov r8, r8)
    5fb0:	20003240 	.word	0x20003240
    5fb4:	00005f71 	.word	0x00005f71
    5fb8:	00007a39 	.word	0x00007a39
    5fbc:	000079b5 	.word	0x000079b5
    5fc0:	00002710 	.word	0x00002710
    5fc4:	00007949 	.word	0x00007949
    5fc8:	20000308 	.word	0x20000308

00005fcc <SYS_TimerStop>:
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    5fcc:	4b0e      	ldr	r3, [pc, #56]	; (6008 <SYS_TimerStop+0x3c>)
    5fce:	681a      	ldr	r2, [r3, #0]
    5fd0:	2a00      	cmp	r2, #0
    5fd2:	d014      	beq.n	5ffe <SYS_TimerStop+0x32>
		if (t == timer) {
    5fd4:	4282      	cmp	r2, r0
    5fd6:	d013      	beq.n	6000 <SYS_TimerStop+0x34>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    5fd8:	6813      	ldr	r3, [r2, #0]
    5fda:	2b00      	cmp	r3, #0
    5fdc:	d00f      	beq.n	5ffe <SYS_TimerStop+0x32>
		if (t == timer) {
    5fde:	4298      	cmp	r0, r3
    5fe0:	d001      	beq.n	5fe6 <SYS_TimerStop+0x1a>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    5fe2:	001a      	movs	r2, r3
    5fe4:	e7f8      	b.n	5fd8 <SYS_TimerStop+0xc>
			if (prev) {
    5fe6:	2a00      	cmp	r2, #0
    5fe8:	d00a      	beq.n	6000 <SYS_TimerStop+0x34>
				prev->next = t->next;
    5fea:	6803      	ldr	r3, [r0, #0]
    5fec:	6013      	str	r3, [r2, #0]
			if (t->next) {
    5fee:	6803      	ldr	r3, [r0, #0]
    5ff0:	2b00      	cmp	r3, #0
    5ff2:	d004      	beq.n	5ffe <SYS_TimerStop+0x32>
				t->next->timeout += timer->timeout;
    5ff4:	6842      	ldr	r2, [r0, #4]
    5ff6:	6859      	ldr	r1, [r3, #4]
    5ff8:	468c      	mov	ip, r1
    5ffa:	4462      	add	r2, ip
    5ffc:	605a      	str	r2, [r3, #4]
}
    5ffe:	4770      	bx	lr
				timers = t->next;
    6000:	4b01      	ldr	r3, [pc, #4]	; (6008 <SYS_TimerStop+0x3c>)
    6002:	6802      	ldr	r2, [r0, #0]
    6004:	601a      	str	r2, [r3, #0]
    6006:	e7f2      	b.n	5fee <SYS_TimerStop+0x22>
    6008:	20000308 	.word	0x20000308

0000600c <SYS_TimerStarted>:
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    600c:	4b09      	ldr	r3, [pc, #36]	; (6034 <SYS_TimerStarted+0x28>)
    600e:	681b      	ldr	r3, [r3, #0]
    6010:	2b00      	cmp	r3, #0
    6012:	d00a      	beq.n	602a <SYS_TimerStarted+0x1e>
		if (t == timer) {
    6014:	4283      	cmp	r3, r0
    6016:	d00a      	beq.n	602e <SYS_TimerStarted+0x22>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    6018:	681b      	ldr	r3, [r3, #0]
    601a:	2b00      	cmp	r3, #0
    601c:	d003      	beq.n	6026 <SYS_TimerStarted+0x1a>
		if (t == timer) {
    601e:	4298      	cmp	r0, r3
    6020:	d1fa      	bne.n	6018 <SYS_TimerStarted+0xc>
			return true;
    6022:	2001      	movs	r0, #1
    6024:	e000      	b.n	6028 <SYS_TimerStarted+0x1c>
	return false;
    6026:	2000      	movs	r0, #0
}
    6028:	4770      	bx	lr
	return false;
    602a:	2000      	movs	r0, #0
    602c:	e7fc      	b.n	6028 <SYS_TimerStarted+0x1c>
			return true;
    602e:	2001      	movs	r0, #1
    6030:	e7fa      	b.n	6028 <SYS_TimerStarted+0x1c>
    6032:	46c0      	nop			; (mov r8, r8)
    6034:	20000308 	.word	0x20000308

00006038 <SYS_TimerStart>:
{
    6038:	b510      	push	{r4, lr}
    603a:	0004      	movs	r4, r0
	if (!SYS_TimerStarted(timer)) {
    603c:	4b04      	ldr	r3, [pc, #16]	; (6050 <SYS_TimerStart+0x18>)
    603e:	4798      	blx	r3
    6040:	2800      	cmp	r0, #0
    6042:	d000      	beq.n	6046 <SYS_TimerStart+0xe>
}
    6044:	bd10      	pop	{r4, pc}
		placeTimer(timer);
    6046:	0020      	movs	r0, r4
    6048:	4b02      	ldr	r3, [pc, #8]	; (6054 <SYS_TimerStart+0x1c>)
    604a:	4798      	blx	r3
}
    604c:	e7fa      	b.n	6044 <SYS_TimerStart+0xc>
    604e:	46c0      	nop			; (mov r8, r8)
    6050:	0000600d 	.word	0x0000600d
    6054:	00005f19 	.word	0x00005f19

00006058 <SYS_TimerTaskHandler>:
{
    6058:	b5f0      	push	{r4, r5, r6, r7, lr}
    605a:	b083      	sub	sp, #12
	if (0 == SysTimerIrqCount) {
    605c:	4b1d      	ldr	r3, [pc, #116]	; (60d4 <SYS_TimerTaskHandler+0x7c>)
    605e:	781b      	ldrb	r3, [r3, #0]
    6060:	2b00      	cmp	r3, #0
    6062:	d035      	beq.n	60d0 <SYS_TimerTaskHandler+0x78>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    6064:	f3ef 8210 	mrs	r2, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    6068:	4253      	negs	r3, r2
    606a:	4153      	adcs	r3, r2
    606c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    606e:	b672      	cpsid	i
    6070:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    6074:	2100      	movs	r1, #0
    6076:	4b18      	ldr	r3, [pc, #96]	; (60d8 <SYS_TimerTaskHandler+0x80>)
    6078:	7019      	strb	r1, [r3, #0]
	return flags;
    607a:	9801      	ldr	r0, [sp, #4]
	cnt = SysTimerIrqCount;
    607c:	4a15      	ldr	r2, [pc, #84]	; (60d4 <SYS_TimerTaskHandler+0x7c>)
    607e:	7813      	ldrb	r3, [r2, #0]
    6080:	b2db      	uxtb	r3, r3
	SysTimerIrqCount = 0;
    6082:	7011      	strb	r1, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    6084:	2800      	cmp	r0, #0
    6086:	d005      	beq.n	6094 <SYS_TimerTaskHandler+0x3c>
		cpu_irq_enable();
    6088:	3101      	adds	r1, #1
    608a:	4a13      	ldr	r2, [pc, #76]	; (60d8 <SYS_TimerTaskHandler+0x80>)
    608c:	7011      	strb	r1, [r2, #0]
    608e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    6092:	b662      	cpsie	i
	elapsed = cnt * SYS_TIMER_INTERVAL;
    6094:	009d      	lsls	r5, r3, #2
    6096:	18ed      	adds	r5, r5, r3
    6098:	006d      	lsls	r5, r5, #1
	while (timers && (timers->timeout <= elapsed)) {
    609a:	4e10      	ldr	r6, [pc, #64]	; (60dc <SYS_TimerTaskHandler+0x84>)
		timers = timers->next;
    609c:	0037      	movs	r7, r6
	while (timers && (timers->timeout <= elapsed)) {
    609e:	e005      	b.n	60ac <SYS_TimerTaskHandler+0x54>
			placeTimer(timer);
    60a0:	0020      	movs	r0, r4
    60a2:	4b0f      	ldr	r3, [pc, #60]	; (60e0 <SYS_TimerTaskHandler+0x88>)
    60a4:	4798      	blx	r3
    60a6:	e00d      	b.n	60c4 <SYS_TimerTaskHandler+0x6c>
			timer->handler(timer);
    60a8:	0020      	movs	r0, r4
    60aa:	4798      	blx	r3
	while (timers && (timers->timeout <= elapsed)) {
    60ac:	6834      	ldr	r4, [r6, #0]
    60ae:	2c00      	cmp	r4, #0
    60b0:	d00e      	beq.n	60d0 <SYS_TimerTaskHandler+0x78>
    60b2:	6863      	ldr	r3, [r4, #4]
    60b4:	429d      	cmp	r5, r3
    60b6:	d309      	bcc.n	60cc <SYS_TimerTaskHandler+0x74>
		elapsed -= timers->timeout;
    60b8:	1aed      	subs	r5, r5, r3
		timers = timers->next;
    60ba:	6823      	ldr	r3, [r4, #0]
    60bc:	603b      	str	r3, [r7, #0]
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    60be:	7b23      	ldrb	r3, [r4, #12]
    60c0:	2b01      	cmp	r3, #1
    60c2:	d0ed      	beq.n	60a0 <SYS_TimerTaskHandler+0x48>
		if (timer->handler) {
    60c4:	6923      	ldr	r3, [r4, #16]
    60c6:	2b00      	cmp	r3, #0
    60c8:	d1ee      	bne.n	60a8 <SYS_TimerTaskHandler+0x50>
    60ca:	e7ef      	b.n	60ac <SYS_TimerTaskHandler+0x54>
		timers->timeout -= elapsed;
    60cc:	1b5d      	subs	r5, r3, r5
    60ce:	6065      	str	r5, [r4, #4]
}
    60d0:	b003      	add	sp, #12
    60d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    60d4:	20003240 	.word	0x20003240
    60d8:	2000000a 	.word	0x2000000a
    60dc:	20000308 	.word	0x20000308
    60e0:	00005f19 	.word	0x00005f19

000060e4 <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    60e4:	b510      	push	{r4, lr}
	tmr_cca_callback();
    60e6:	4b01      	ldr	r3, [pc, #4]	; (60ec <tc_cca_callback+0x8>)
    60e8:	4798      	blx	r3
}
    60ea:	bd10      	pop	{r4, pc}
    60ec:	00007a1d 	.word	0x00007a1d

000060f0 <tc_ovf_callback>:
{
    60f0:	b510      	push	{r4, lr}
	tmr_ovf_callback();
    60f2:	4b01      	ldr	r3, [pc, #4]	; (60f8 <tc_ovf_callback+0x8>)
    60f4:	4798      	blx	r3
}
    60f6:	bd10      	pop	{r4, pc}
    60f8:	000079d5 	.word	0x000079d5

000060fc <tmr_read_count>:
{
    60fc:	b510      	push	{r4, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    60fe:	4802      	ldr	r0, [pc, #8]	; (6108 <tmr_read_count+0xc>)
    6100:	4b02      	ldr	r3, [pc, #8]	; (610c <tmr_read_count+0x10>)
    6102:	4798      	blx	r3
    6104:	b280      	uxth	r0, r0
}
    6106:	bd10      	pop	{r4, pc}
    6108:	20003278 	.word	0x20003278
    610c:	00004951 	.word	0x00004951

00006110 <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    6110:	4b03      	ldr	r3, [pc, #12]	; (6120 <tmr_disable_cc_interrupt+0x10>)
    6112:	2110      	movs	r1, #16
    6114:	681a      	ldr	r2, [r3, #0]
    6116:	7311      	strb	r1, [r2, #12]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    6118:	7e5a      	ldrb	r2, [r3, #25]
    611a:	438a      	bics	r2, r1
    611c:	765a      	strb	r2, [r3, #25]
}
    611e:	4770      	bx	lr
    6120:	20003278 	.word	0x20003278

00006124 <tmr_enable_cc_interrupt>:
{
    6124:	b510      	push	{r4, lr}
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    6126:	4c0a      	ldr	r4, [pc, #40]	; (6150 <tmr_enable_cc_interrupt+0x2c>)
    6128:	6820      	ldr	r0, [r4, #0]
    612a:	4b0a      	ldr	r3, [pc, #40]	; (6154 <tmr_enable_cc_interrupt+0x30>)
    612c:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    612e:	4b0a      	ldr	r3, [pc, #40]	; (6158 <tmr_enable_cc_interrupt+0x34>)
    6130:	5c1b      	ldrb	r3, [r3, r0]
    6132:	221f      	movs	r2, #31
    6134:	401a      	ands	r2, r3
    6136:	2301      	movs	r3, #1
    6138:	4093      	lsls	r3, r2
    613a:	4a08      	ldr	r2, [pc, #32]	; (615c <tmr_enable_cc_interrupt+0x38>)
    613c:	6013      	str	r3, [r2, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    613e:	7e63      	ldrb	r3, [r4, #25]
    6140:	2210      	movs	r2, #16
    6142:	4313      	orrs	r3, r2
    6144:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    6146:	6823      	ldr	r3, [r4, #0]
    6148:	2210      	movs	r2, #16
    614a:	735a      	strb	r2, [r3, #13]
}
    614c:	bd10      	pop	{r4, pc}
    614e:	46c0      	nop			; (mov r8, r8)
    6150:	20003278 	.word	0x20003278
    6154:	000046dd 	.word	0x000046dd
    6158:	0000df44 	.word	0x0000df44
    615c:	e000e100 	.word	0xe000e100

00006160 <tmr_write_cmpreg>:
{
    6160:	b510      	push	{r4, lr}
    6162:	0002      	movs	r2, r0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    6164:	2100      	movs	r1, #0
    6166:	4802      	ldr	r0, [pc, #8]	; (6170 <tmr_write_cmpreg+0x10>)
    6168:	4b02      	ldr	r3, [pc, #8]	; (6174 <tmr_write_cmpreg+0x14>)
    616a:	4798      	blx	r3
}
    616c:	bd10      	pop	{r4, pc}
    616e:	46c0      	nop			; (mov r8, r8)
    6170:	20003278 	.word	0x20003278
    6174:	0000497d 	.word	0x0000497d

00006178 <tmr_init>:

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    6178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    617a:	46ce      	mov	lr, r9
    617c:	4647      	mov	r7, r8
    617e:	b580      	push	{r7, lr}
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    6180:	4a2d      	ldr	r2, [pc, #180]	; (6238 <tmr_init+0xc0>)
    6182:	2300      	movs	r3, #0
    6184:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    6186:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    6188:	2100      	movs	r1, #0
    618a:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    618c:	7191      	strb	r1, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    618e:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    6190:	7051      	strb	r1, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    6192:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    6194:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    6196:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    6198:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    619a:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    619c:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    619e:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    61a0:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    61a2:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    61a4:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    61a6:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    61a8:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    61aa:	8593      	strh	r3, [r2, #44]	; 0x2c
		timer_config.clock_source = GCLK_GENERATOR_1;
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}
	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    61ac:	3b01      	subs	r3, #1
    61ae:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    61b0:	4c22      	ldr	r4, [pc, #136]	; (623c <tmr_init+0xc4>)
    61b2:	4923      	ldr	r1, [pc, #140]	; (6240 <tmr_init+0xc8>)
    61b4:	0020      	movs	r0, r4
    61b6:	4b23      	ldr	r3, [pc, #140]	; (6244 <tmr_init+0xcc>)
    61b8:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    61ba:	2200      	movs	r2, #0
    61bc:	4922      	ldr	r1, [pc, #136]	; (6248 <tmr_init+0xd0>)
    61be:	0020      	movs	r0, r4
    61c0:	4d22      	ldr	r5, [pc, #136]	; (624c <tmr_init+0xd4>)
    61c2:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    61c4:	2202      	movs	r2, #2
    61c6:	4922      	ldr	r1, [pc, #136]	; (6250 <tmr_init+0xd8>)
    61c8:	0020      	movs	r0, r4
    61ca:	47a8      	blx	r5
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    61cc:	6820      	ldr	r0, [r4, #0]
    61ce:	4b21      	ldr	r3, [pc, #132]	; (6254 <tmr_init+0xdc>)
    61d0:	4699      	mov	r9, r3
    61d2:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    61d4:	4b20      	ldr	r3, [pc, #128]	; (6258 <tmr_init+0xe0>)
    61d6:	4698      	mov	r8, r3
    61d8:	5c1b      	ldrb	r3, [r3, r0]
    61da:	261f      	movs	r6, #31
    61dc:	4033      	ands	r3, r6
    61de:	2501      	movs	r5, #1
    61e0:	002a      	movs	r2, r5
    61e2:	409a      	lsls	r2, r3
    61e4:	4f1d      	ldr	r7, [pc, #116]	; (625c <tmr_init+0xe4>)
    61e6:	603a      	str	r2, [r7, #0]
		module->enable_callback_mask |= (1 << callback_type);
    61e8:	7e63      	ldrb	r3, [r4, #25]
    61ea:	2201      	movs	r2, #1
    61ec:	4313      	orrs	r3, r2
    61ee:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    61f0:	6823      	ldr	r3, [r4, #0]
    61f2:	735d      	strb	r5, [r3, #13]
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    61f4:	0018      	movs	r0, r3
    61f6:	47c8      	blx	r9
    61f8:	4643      	mov	r3, r8
    61fa:	5c1b      	ldrb	r3, [r3, r0]
    61fc:	401e      	ands	r6, r3
    61fe:	40b5      	lsls	r5, r6
    6200:	603d      	str	r5, [r7, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    6202:	7e63      	ldrb	r3, [r4, #25]
    6204:	2210      	movs	r2, #16
    6206:	4313      	orrs	r3, r2
    6208:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    620a:	6822      	ldr	r2, [r4, #0]
    620c:	2310      	movs	r3, #16
    620e:	7353      	strb	r3, [r2, #13]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    6210:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    6212:	b25b      	sxtb	r3, r3
    6214:	2b00      	cmp	r3, #0
    6216:	dbfb      	blt.n	6210 <tmr_init+0x98>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    6218:	8813      	ldrh	r3, [r2, #0]
    621a:	2102      	movs	r1, #2
    621c:	430b      	orrs	r3, r1
    621e:	8013      	strh	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
    6220:	2000      	movs	r0, #0
    6222:	4b0f      	ldr	r3, [pc, #60]	; (6260 <tmr_init+0xe8>)
    6224:	4798      	blx	r3
    6226:	490f      	ldr	r1, [pc, #60]	; (6264 <tmr_init+0xec>)
    6228:	4b0f      	ldr	r3, [pc, #60]	; (6268 <tmr_init+0xf0>)
    622a:	4798      	blx	r3
	#endif
	return timer_multiplier;
    622c:	b2c0      	uxtb	r0, r0
}
    622e:	bc0c      	pop	{r2, r3}
    6230:	4690      	mov	r8, r2
    6232:	4699      	mov	r9, r3
    6234:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6236:	46c0      	nop			; (mov r8, r8)
    6238:	20003244 	.word	0x20003244
    623c:	20003278 	.word	0x20003278
    6240:	42002c00 	.word	0x42002c00
    6244:	00004715 	.word	0x00004715
    6248:	000060f1 	.word	0x000060f1
    624c:	00004615 	.word	0x00004615
    6250:	000060e5 	.word	0x000060e5
    6254:	000046dd 	.word	0x000046dd
    6258:	0000df44 	.word	0x0000df44
    625c:	e000e100 	.word	0xe000e100
    6260:	000043a5 	.word	0x000043a5
    6264:	000f4240 	.word	0x000f4240
    6268:	0000bb5d 	.word	0x0000bb5d

0000626c <sal_init>:
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
}
    626c:	4770      	bx	lr
	...

00006270 <sal_aes_restart>:
 * When using sal_aes_wrrd(), call sal_aes_read() to get the result
 * of the last AES operation BEFORE you put the transceiver unit to
 * sleep state!
 */
void sal_aes_restart(void)
{
    6270:	b570      	push	{r4, r5, r6, lr}
	 * This is not required anymore for SPI transceivers beyond
	 * these two mentioned transceivers.
	 */
	uint8_t *keyp;
	uint8_t save_cmd;
	if (last_dir == AES_DIR_ENCRYPT) {
    6272:	4b0c      	ldr	r3, [pc, #48]	; (62a4 <sal_aes_restart+0x34>)
    6274:	781b      	ldrb	r3, [r3, #0]
    6276:	2b00      	cmp	r3, #0
    6278:	d012      	beq.n	62a0 <sal_aes_restart+0x30>
		keyp = enc_key;
	} else {
		keyp = dec_key;
    627a:	490b      	ldr	r1, [pc, #44]	; (62a8 <sal_aes_restart+0x38>)
	}

	save_cmd = aes_buf[0];
    627c:	4c0b      	ldr	r4, [pc, #44]	; (62ac <sal_aes_restart+0x3c>)
    627e:	7825      	ldrb	r5, [r4, #0]
	aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    6280:	2310      	movs	r3, #16
    6282:	7023      	strb	r3, [r4, #0]

	/* Fill in key. */
	memcpy(aes_buf + 1, keyp, AES_KEYSIZE);
    6284:	1c60      	adds	r0, r4, #1
    6286:	2210      	movs	r2, #16
    6288:	4b09      	ldr	r3, [pc, #36]	; (62b0 <sal_aes_restart+0x40>)
    628a:	4798      	blx	r3

	/* Write to SRAM in one step. */
	trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    628c:	2211      	movs	r2, #17
    628e:	0021      	movs	r1, r4
    6290:	2083      	movs	r0, #131	; 0x83
    6292:	4b08      	ldr	r3, [pc, #32]	; (62b4 <sal_aes_restart+0x44>)
    6294:	4798      	blx	r3
			AES_BLOCKSIZE + 1);

	aes_buf[0] = save_cmd;
    6296:	7025      	strb	r5, [r4, #0]
	setup_flag = true;
    6298:	2201      	movs	r2, #1
    629a:	4b07      	ldr	r3, [pc, #28]	; (62b8 <sal_aes_restart+0x48>)
    629c:	701a      	strb	r2, [r3, #0]
}
    629e:	bd70      	pop	{r4, r5, r6, pc}
		keyp = enc_key;
    62a0:	4906      	ldr	r1, [pc, #24]	; (62bc <sal_aes_restart+0x4c>)
    62a2:	e7eb      	b.n	627c <sal_aes_restart+0xc>
    62a4:	2000006d 	.word	0x2000006d
    62a8:	20000320 	.word	0x20000320
    62ac:	2000030c 	.word	0x2000030c
    62b0:	0000bf03 	.word	0x0000bf03
    62b4:	00006a2d 	.word	0x00006a2d
    62b8:	20000340 	.word	0x20000340
    62bc:	20000330 	.word	0x20000330

000062c0 <_sal_aes_clean_up>:
/**
 * @brief Cleans up the SAL/AES after STB has been finished
 */
void _sal_aes_clean_up(void)
{
}
    62c0:	4770      	bx	lr
	...

000062c4 <sal_aes_wrrd>:
 * @param[in]  idata  AES block to be en/decrypted
 * @param[out] odata  Result of previous operation
 *                    (odata may be NULL or equal to idata)
 */
void sal_aes_wrrd(uint8_t *idata, uint8_t *odata)
{
    62c4:	b570      	push	{r4, r5, r6, lr}
    62c6:	0003      	movs	r3, r0
    62c8:	000d      	movs	r5, r1
	 * Write data and start the operation.
	 * AES_MODE in aes_buf[0] and aes_buf[AES_BLOCKSIZE+1] as well as
	 * AES_REQUEST in aes_buf[AES_BLOCKSIZE+1]
	 * were set before in sal_aes_setup()
	 */
	memcpy(aes_buf + 1, idata, AES_BLOCKSIZE);
    62ca:	4c14      	ldr	r4, [pc, #80]	; (631c <sal_aes_wrrd+0x58>)
    62cc:	1c60      	adds	r0, r4, #1
    62ce:	2210      	movs	r2, #16
    62d0:	0019      	movs	r1, r3
    62d2:	4b13      	ldr	r3, [pc, #76]	; (6320 <sal_aes_wrrd+0x5c>)
    62d4:	4798      	blx	r3

	/* trx_aes_wrrd() overwrites aes_buf, the last byte must be saved.
	**/
	save_cmd = aes_buf[AES_BLOCKSIZE + 1];
    62d6:	7c64      	ldrb	r4, [r4, #17]

	if (setup_flag) {
    62d8:	4b12      	ldr	r3, [pc, #72]	; (6324 <sal_aes_wrrd+0x60>)
    62da:	781b      	ldrb	r3, [r3, #0]
    62dc:	2b00      	cmp	r3, #0
    62de:	d015      	beq.n	630c <sal_aes_wrrd+0x48>
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    62e0:	2212      	movs	r2, #18
    62e2:	490e      	ldr	r1, [pc, #56]	; (631c <sal_aes_wrrd+0x58>)
    62e4:	2083      	movs	r0, #131	; 0x83
    62e6:	4b10      	ldr	r3, [pc, #64]	; (6328 <sal_aes_wrrd+0x64>)
    62e8:	4798      	blx	r3
				AES_BLOCKSIZE + 2);

		setup_flag = false;
    62ea:	2200      	movs	r2, #0
    62ec:	4b0d      	ldr	r3, [pc, #52]	; (6324 <sal_aes_wrrd+0x60>)
    62ee:	701a      	strb	r2, [r3, #0]
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
				aes_buf + 1, AES_BLOCKSIZE + 1);
	}

	/* Restore the result. */
	if (odata != NULL) {
    62f0:	2d00      	cmp	r5, #0
    62f2:	d005      	beq.n	6300 <sal_aes_wrrd+0x3c>
		memcpy(odata, aes_buf + 1, AES_BLOCKSIZE);
    62f4:	2210      	movs	r2, #16
    62f6:	4909      	ldr	r1, [pc, #36]	; (631c <sal_aes_wrrd+0x58>)
    62f8:	3101      	adds	r1, #1
    62fa:	0028      	movs	r0, r5
    62fc:	4b08      	ldr	r3, [pc, #32]	; (6320 <sal_aes_wrrd+0x5c>)
    62fe:	4798      	blx	r3
	}

	aes_buf[AES_BLOCKSIZE + 1] = save_cmd;
    6300:	4b06      	ldr	r3, [pc, #24]	; (631c <sal_aes_wrrd+0x58>)
    6302:	745c      	strb	r4, [r3, #17]

	/* Wait for the operation to finish for 24 us. */
	delay_us(24);
    6304:	2018      	movs	r0, #24
    6306:	4b09      	ldr	r3, [pc, #36]	; (632c <sal_aes_wrrd+0x68>)
    6308:	4798      	blx	r3
}
    630a:	bd70      	pop	{r4, r5, r6, pc}
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
    630c:	2211      	movs	r2, #17
    630e:	4903      	ldr	r1, [pc, #12]	; (631c <sal_aes_wrrd+0x58>)
    6310:	3101      	adds	r1, #1
    6312:	2084      	movs	r0, #132	; 0x84
    6314:	4b04      	ldr	r3, [pc, #16]	; (6328 <sal_aes_wrrd+0x64>)
    6316:	4798      	blx	r3
    6318:	e7ea      	b.n	62f0 <sal_aes_wrrd+0x2c>
    631a:	46c0      	nop			; (mov r8, r8)
    631c:	2000030c 	.word	0x2000030c
    6320:	0000bf03 	.word	0x0000bf03
    6324:	20000340 	.word	0x20000340
    6328:	00006d21 	.word	0x00006d21
    632c:	00000155 	.word	0x00000155

00006330 <sal_aes_setup>:
{
    6330:	b5f0      	push	{r4, r5, r6, r7, lr}
    6332:	46c6      	mov	lr, r8
    6334:	b500      	push	{lr}
    6336:	b084      	sub	sp, #16
    6338:	0005      	movs	r5, r0
    633a:	000e      	movs	r6, r1
    633c:	0014      	movs	r4, r2
	if (key != NULL) {
    633e:	2800      	cmp	r0, #0
    6340:	d017      	beq.n	6372 <sal_aes_setup+0x42>
		dec_initialized = false;
    6342:	2200      	movs	r2, #0
    6344:	4b3e      	ldr	r3, [pc, #248]	; (6440 <sal_aes_setup+0x110>)
    6346:	701a      	strb	r2, [r3, #0]
		last_dir = AES_DIR_VOID;
    6348:	3202      	adds	r2, #2
    634a:	4b3e      	ldr	r3, [pc, #248]	; (6444 <sal_aes_setup+0x114>)
    634c:	701a      	strb	r2, [r3, #0]
		memcpy(enc_key, key, AES_KEYSIZE);
    634e:	320e      	adds	r2, #14
    6350:	0001      	movs	r1, r0
    6352:	483d      	ldr	r0, [pc, #244]	; (6448 <sal_aes_setup+0x118>)
    6354:	4b3d      	ldr	r3, [pc, #244]	; (644c <sal_aes_setup+0x11c>)
    6356:	4698      	mov	r8, r3
    6358:	4798      	blx	r3
		aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    635a:	4f3d      	ldr	r7, [pc, #244]	; (6450 <sal_aes_setup+0x120>)
    635c:	2310      	movs	r3, #16
    635e:	703b      	strb	r3, [r7, #0]
		memcpy(aes_buf + 1, key, AES_KEYSIZE);
    6360:	1c78      	adds	r0, r7, #1
    6362:	2210      	movs	r2, #16
    6364:	0029      	movs	r1, r5
    6366:	47c0      	blx	r8
		trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    6368:	2211      	movs	r2, #17
    636a:	0039      	movs	r1, r7
    636c:	2083      	movs	r0, #131	; 0x83
    636e:	4b39      	ldr	r3, [pc, #228]	; (6454 <sal_aes_setup+0x124>)
    6370:	4798      	blx	r3
	switch (dir) {
    6372:	2c00      	cmp	r4, #0
    6374:	d003      	beq.n	637e <sal_aes_setup+0x4e>
    6376:	2c01      	cmp	r4, #1
    6378:	d02f      	beq.n	63da <sal_aes_setup+0xaa>
		return false;
    637a:	2000      	movs	r0, #0
    637c:	e01b      	b.n	63b6 <sal_aes_setup+0x86>
		if (last_dir == AES_DIR_DECRYPT) {
    637e:	4b31      	ldr	r3, [pc, #196]	; (6444 <sal_aes_setup+0x114>)
    6380:	781b      	ldrb	r3, [r3, #0]
    6382:	2b01      	cmp	r3, #1
    6384:	d01b      	beq.n	63be <sal_aes_setup+0x8e>
	last_dir = dir;
    6386:	4b2f      	ldr	r3, [pc, #188]	; (6444 <sal_aes_setup+0x114>)
    6388:	701c      	strb	r4, [r3, #0]
	switch (enc_mode) {
    638a:	2e00      	cmp	r6, #0
    638c:	d002      	beq.n	6394 <sal_aes_setup+0x64>
		return (false);
    638e:	2000      	movs	r0, #0
	switch (enc_mode) {
    6390:	2e02      	cmp	r6, #2
    6392:	d110      	bne.n	63b6 <sal_aes_setup+0x86>
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    6394:	0136      	lsls	r6, r6, #4
    6396:	2370      	movs	r3, #112	; 0x70
    6398:	401e      	ands	r6, r3
				SR_MASK(SR_AES_DIR, dir);
    639a:	00e4      	lsls	r4, r4, #3
    639c:	3b68      	subs	r3, #104	; 0x68
    639e:	401c      	ands	r4, r3
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    63a0:	4334      	orrs	r4, r6
    63a2:	4b2b      	ldr	r3, [pc, #172]	; (6450 <sal_aes_setup+0x120>)
    63a4:	701c      	strb	r4, [r3, #0]
				SR_MASK(SR_AES_DIR, dir) |
    63a6:	2680      	movs	r6, #128	; 0x80
    63a8:	4276      	negs	r6, r6
    63aa:	4334      	orrs	r4, r6
		aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(SR_AES_MODE, enc_mode) |
    63ac:	745c      	strb	r4, [r3, #17]
	setup_flag = true;
    63ae:	2201      	movs	r2, #1
    63b0:	4b29      	ldr	r3, [pc, #164]	; (6458 <sal_aes_setup+0x128>)
    63b2:	701a      	strb	r2, [r3, #0]
	return (true);
    63b4:	2001      	movs	r0, #1
}
    63b6:	b004      	add	sp, #16
    63b8:	bc04      	pop	{r2}
    63ba:	4690      	mov	r8, r2
    63bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    63be:	4d24      	ldr	r5, [pc, #144]	; (6450 <sal_aes_setup+0x120>)
    63c0:	330f      	adds	r3, #15
    63c2:	702b      	strb	r3, [r5, #0]
			memcpy(aes_buf + 1, enc_key, AES_KEYSIZE);
    63c4:	1c68      	adds	r0, r5, #1
    63c6:	2210      	movs	r2, #16
    63c8:	491f      	ldr	r1, [pc, #124]	; (6448 <sal_aes_setup+0x118>)
    63ca:	4b20      	ldr	r3, [pc, #128]	; (644c <sal_aes_setup+0x11c>)
    63cc:	4798      	blx	r3
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    63ce:	2211      	movs	r2, #17
    63d0:	0029      	movs	r1, r5
    63d2:	2083      	movs	r0, #131	; 0x83
    63d4:	4b1f      	ldr	r3, [pc, #124]	; (6454 <sal_aes_setup+0x124>)
    63d6:	4798      	blx	r3
    63d8:	e7d5      	b.n	6386 <sal_aes_setup+0x56>
		if (last_dir != AES_DIR_DECRYPT) {
    63da:	4b1a      	ldr	r3, [pc, #104]	; (6444 <sal_aes_setup+0x114>)
    63dc:	781b      	ldrb	r3, [r3, #0]
    63de:	2b01      	cmp	r3, #1
    63e0:	d0d1      	beq.n	6386 <sal_aes_setup+0x56>
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    63e2:	2210      	movs	r2, #16
    63e4:	4b1a      	ldr	r3, [pc, #104]	; (6450 <sal_aes_setup+0x120>)
    63e6:	701a      	strb	r2, [r3, #0]
			if (!dec_initialized) {
    63e8:	4b15      	ldr	r3, [pc, #84]	; (6440 <sal_aes_setup+0x110>)
    63ea:	781b      	ldrb	r3, [r3, #0]
    63ec:	2b00      	cmp	r3, #0
    63ee:	d00e      	beq.n	640e <sal_aes_setup+0xde>
			memcpy(aes_buf + 1, dec_key, AES_KEYSIZE);
    63f0:	4d17      	ldr	r5, [pc, #92]	; (6450 <sal_aes_setup+0x120>)
    63f2:	1c68      	adds	r0, r5, #1
    63f4:	2210      	movs	r2, #16
    63f6:	4919      	ldr	r1, [pc, #100]	; (645c <sal_aes_setup+0x12c>)
    63f8:	4b14      	ldr	r3, [pc, #80]	; (644c <sal_aes_setup+0x11c>)
    63fa:	4798      	blx	r3
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    63fc:	2211      	movs	r2, #17
    63fe:	0029      	movs	r1, r5
    6400:	2083      	movs	r0, #131	; 0x83
    6402:	4b14      	ldr	r3, [pc, #80]	; (6454 <sal_aes_setup+0x124>)
    6404:	4798      	blx	r3
			dec_initialized = true;
    6406:	4b0e      	ldr	r3, [pc, #56]	; (6440 <sal_aes_setup+0x110>)
    6408:	2201      	movs	r2, #1
    640a:	701a      	strb	r2, [r3, #0]
    640c:	e7bb      	b.n	6386 <sal_aes_setup+0x56>
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_ECB);
    640e:	4d10      	ldr	r5, [pc, #64]	; (6450 <sal_aes_setup+0x120>)
    6410:	702b      	strb	r3, [r5, #0]
				aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(
    6412:	3380      	adds	r3, #128	; 0x80
    6414:	746b      	strb	r3, [r5, #17]
				setup_flag = true; /* Needed in sal_aes_wrrd().
    6416:	3a0f      	subs	r2, #15
    6418:	4b0f      	ldr	r3, [pc, #60]	; (6458 <sal_aes_setup+0x128>)
    641a:	701a      	strb	r2, [r3, #0]
				sal_aes_wrrd(dummy, NULL);
    641c:	2100      	movs	r1, #0
    641e:	4668      	mov	r0, sp
    6420:	4b0f      	ldr	r3, [pc, #60]	; (6460 <sal_aes_setup+0x130>)
    6422:	4798      	blx	r3
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    6424:	2310      	movs	r3, #16
    6426:	702b      	strb	r3, [r5, #0]
				trx_sram_write(
    6428:	2201      	movs	r2, #1
    642a:	0029      	movs	r1, r5
    642c:	2083      	movs	r0, #131	; 0x83
    642e:	4b09      	ldr	r3, [pc, #36]	; (6454 <sal_aes_setup+0x124>)
    6430:	4798      	blx	r3
				trx_sram_read((AES_BASE_ADDR +
    6432:	2210      	movs	r2, #16
    6434:	4909      	ldr	r1, [pc, #36]	; (645c <sal_aes_setup+0x12c>)
    6436:	2084      	movs	r0, #132	; 0x84
    6438:	4b0a      	ldr	r3, [pc, #40]	; (6464 <sal_aes_setup+0x134>)
    643a:	4798      	blx	r3
    643c:	e7d8      	b.n	63f0 <sal_aes_setup+0xc0>
    643e:	46c0      	nop			; (mov r8, r8)
    6440:	2000031e 	.word	0x2000031e
    6444:	2000006d 	.word	0x2000006d
    6448:	20000330 	.word	0x20000330
    644c:	0000bf03 	.word	0x0000bf03
    6450:	2000030c 	.word	0x2000030c
    6454:	00006a2d 	.word	0x00006a2d
    6458:	20000340 	.word	0x20000340
    645c:	20000320 	.word	0x20000320
    6460:	000062c5 	.word	0x000062c5
    6464:	00006b99 	.word	0x00006b99

00006468 <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    6468:	b510      	push	{r4, lr}
    646a:	0001      	movs	r1, r0
	trx_sram_read((AES_BASE_ADDR + RG_AES_STATE_KEY_0), data,
    646c:	2210      	movs	r2, #16
    646e:	2084      	movs	r0, #132	; 0x84
    6470:	4b01      	ldr	r3, [pc, #4]	; (6478 <sal_aes_read+0x10>)
    6472:	4798      	blx	r3
			AES_BLOCKSIZE);
}
    6474:	bd10      	pop	{r4, pc}
    6476:	46c0      	nop			; (mov r8, r8)
    6478:	00006b99 	.word	0x00006b99

0000647c <AT86RFX_ISR>:
void AT86RFX_ISR(void)
#else
AT86RFX_ISR()
#endif

{
    647c:	b510      	push	{r4, lr}
	eic_module->INTFLAG.reg = eic_mask;
    647e:	2201      	movs	r2, #1
    6480:	4b03      	ldr	r3, [pc, #12]	; (6490 <AT86RFX_ISR+0x14>)
    6482:	611a      	str	r2, [r3, #16]
	/*Clearing the RF interrupt*/
	trx_irq_flag_clr();
  	/*Calling the interrupt routines*/
	if (irq_hdl_trx) {
    6484:	4b03      	ldr	r3, [pc, #12]	; (6494 <AT86RFX_ISR+0x18>)
    6486:	681b      	ldr	r3, [r3, #0]
    6488:	2b00      	cmp	r3, #0
    648a:	d000      	beq.n	648e <AT86RFX_ISR+0x12>
		irq_hdl_trx();
    648c:	4798      	blx	r3
	}
}
    648e:	bd10      	pop	{r4, pc}
    6490:	40001800 	.word	0x40001800
    6494:	20000344 	.word	0x20000344

00006498 <trx_spi_init>:

void trx_spi_init(void)
{
    6498:	b530      	push	{r4, r5, lr}
    649a:	b085      	sub	sp, #20
	config->address_enabled = false;
    649c:	4a34      	ldr	r2, [pc, #208]	; (6570 <trx_spi_init+0xd8>)
    649e:	2300      	movs	r3, #0
    64a0:	7053      	strb	r3, [r2, #1]
	config->address         = 0;
    64a2:	7093      	strb	r3, [r2, #2]
	/* Initialize SPI in master mode to access the transceiver */
#if SAMD || SAMR21 || SAML21 || SAMR30
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = AT86RFX_SPI_CS;
    64a4:	213f      	movs	r1, #63	; 0x3f
    64a6:	7011      	strb	r1, [r2, #0]
	slave->ss_pin          = config->ss_pin;
    64a8:	4c32      	ldr	r4, [pc, #200]	; (6574 <trx_spi_init+0xdc>)
    64aa:	7021      	strb	r1, [r4, #0]
	slave->address_enabled = config->address_enabled;
    64ac:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    64ae:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
    64b0:	2201      	movs	r2, #1
    64b2:	4669      	mov	r1, sp
    64b4:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    64b6:	708b      	strb	r3, [r1, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    64b8:	700a      	strb	r2, [r1, #0]
	port_pin_set_config(slave->ss_pin, &pin_conf);
    64ba:	203f      	movs	r0, #63	; 0x3f
    64bc:	4b2e      	ldr	r3, [pc, #184]	; (6578 <trx_spi_init+0xe0>)
    64be:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    64c0:	7822      	ldrb	r2, [r4, #0]
	if (port_index < PORT_INST_NUM) {
    64c2:	09d1      	lsrs	r1, r2, #7
		return NULL;
    64c4:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    64c6:	2900      	cmp	r1, #0
    64c8:	d104      	bne.n	64d4 <trx_spi_init+0x3c>
		return &(ports[port_index]->Group[group_index]);
    64ca:	0953      	lsrs	r3, r2, #5
    64cc:	01db      	lsls	r3, r3, #7
    64ce:	492b      	ldr	r1, [pc, #172]	; (657c <trx_spi_init+0xe4>)
    64d0:	468c      	mov	ip, r1
    64d2:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    64d4:	211f      	movs	r1, #31
    64d6:	4011      	ands	r1, r2
    64d8:	2201      	movs	r2, #1
    64da:	0010      	movs	r0, r2
    64dc:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
    64de:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
    64e0:	4c27      	ldr	r4, [pc, #156]	; (6580 <trx_spi_init+0xe8>)
    64e2:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    64e4:	2300      	movs	r3, #0
    64e6:	6063      	str	r3, [r4, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    64e8:	60a3      	str	r3, [r4, #8]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    64ea:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    64ec:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    64ee:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
    64f0:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
    64f2:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
    64f4:	3223      	adds	r2, #35	; 0x23
    64f6:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    64f8:	0020      	movs	r0, r4
    64fa:	3018      	adds	r0, #24
    64fc:	3a18      	subs	r2, #24
    64fe:	2100      	movs	r1, #0
    6500:	4b20      	ldr	r3, [pc, #128]	; (6584 <trx_spi_init+0xec>)
    6502:	4798      	blx	r3
	spi_attach_slave(&slave, &slave_dev_config);
	spi_get_config_defaults(&config);
	config.mux_setting = AT86RFX_SPI_SERCOM_MUX_SETTING;
    6504:	2380      	movs	r3, #128	; 0x80
    6506:	025b      	lsls	r3, r3, #9
    6508:	60e3      	str	r3, [r4, #12]
	config.mode_specific.master.baudrate = AT86RFX_SPI_BAUDRATE;
    650a:	4b1f      	ldr	r3, [pc, #124]	; (6588 <trx_spi_init+0xf0>)
    650c:	61a3      	str	r3, [r4, #24]
	config.pinmux_pad0 = AT86RFX_SPI_SERCOM_PINMUX_PAD0;
    650e:	4b1f      	ldr	r3, [pc, #124]	; (658c <trx_spi_init+0xf4>)
    6510:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = AT86RFX_SPI_SERCOM_PINMUX_PAD1;
    6512:	2301      	movs	r3, #1
    6514:	425b      	negs	r3, r3
    6516:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = AT86RFX_SPI_SERCOM_PINMUX_PAD2;
    6518:	4b1d      	ldr	r3, [pc, #116]	; (6590 <trx_spi_init+0xf8>)
    651a:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = AT86RFX_SPI_SERCOM_PINMUX_PAD3;
    651c:	4b1d      	ldr	r3, [pc, #116]	; (6594 <trx_spi_init+0xfc>)
    651e:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&master, AT86RFX_SPI, &config);
    6520:	4d1d      	ldr	r5, [pc, #116]	; (6598 <trx_spi_init+0x100>)
    6522:	0022      	movs	r2, r4
    6524:	491d      	ldr	r1, [pc, #116]	; (659c <trx_spi_init+0x104>)
    6526:	0028      	movs	r0, r5
    6528:	4b1d      	ldr	r3, [pc, #116]	; (65a0 <trx_spi_init+0x108>)
    652a:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    652c:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    652e:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    6530:	2b00      	cmp	r3, #0
    6532:	d1fc      	bne.n	652e <trx_spi_init+0x96>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    6534:	6813      	ldr	r3, [r2, #0]
    6536:	2502      	movs	r5, #2
    6538:	432b      	orrs	r3, r5
    653a:	6013      	str	r3, [r2, #0]
	spi_enable(&master);

	struct extint_chan_conf eint_chan_conf;
	extint_chan_get_config_defaults(&eint_chan_conf);
    653c:	ac01      	add	r4, sp, #4
    653e:	0020      	movs	r0, r4
    6540:	4b18      	ldr	r3, [pc, #96]	; (65a4 <trx_spi_init+0x10c>)
    6542:	4798      	blx	r3
	eint_chan_conf.gpio_pin = AT86RFX_IRQ_PIN;
    6544:	2320      	movs	r3, #32
    6546:	9301      	str	r3, [sp, #4]
	eint_chan_conf.gpio_pin_mux = AT86RFX_IRQ_PINMUX;
    6548:	2380      	movs	r3, #128	; 0x80
    654a:	039b      	lsls	r3, r3, #14
    654c:	6063      	str	r3, [r4, #4]
	eint_chan_conf.gpio_pin_pull      = EXTINT_PULL_DOWN;
    654e:	7225      	strb	r5, [r4, #8]
	#if (SAML21 || SAMR30)
	eint_chan_conf.enable_async_edge_detection = false;
	#else
	eint_chan_conf.wake_if_sleeping    = true;
    6550:	2301      	movs	r3, #1
    6552:	7263      	strb	r3, [r4, #9]
	#endif
	eint_chan_conf.filter_input_signal = false;
    6554:	2200      	movs	r2, #0
    6556:	72a2      	strb	r2, [r4, #10]
	eint_chan_conf.detection_criteria  = EXTINT_DETECT_RISING;
    6558:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(AT86RFX_IRQ_CHAN, &eint_chan_conf);
    655a:	0021      	movs	r1, r4
    655c:	2000      	movs	r0, #0
    655e:	4b12      	ldr	r3, [pc, #72]	; (65a8 <trx_spi_init+0x110>)
    6560:	4798      	blx	r3
	extint_register_callback(AT86RFX_ISR, AT86RFX_IRQ_CHAN,
    6562:	2200      	movs	r2, #0
    6564:	2100      	movs	r1, #0
    6566:	4811      	ldr	r0, [pc, #68]	; (65ac <trx_spi_init+0x114>)
    6568:	4b11      	ldr	r3, [pc, #68]	; (65b0 <trx_spi_init+0x118>)
    656a:	4798      	blx	r3
	spi_master_setup_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE, SPI_MODE_0,
			AT86RFX_SPI_BAUDRATE, 0);
	spi_enable(AT86RFX_SPI);
	AT86RFX_INTC_INIT();
#endif
}
    656c:	b005      	add	sp, #20
    656e:	bd30      	pop	{r4, r5, pc}
    6570:	20003298 	.word	0x20003298
    6574:	2000329c 	.word	0x2000329c
    6578:	00002e85 	.word	0x00002e85
    657c:	41004400 	.word	0x41004400
    6580:	200032a0 	.word	0x200032a0
    6584:	0000bf15 	.word	0x0000bf15
    6588:	003d0900 	.word	0x003d0900
    658c:	00530005 	.word	0x00530005
    6590:	003e0005 	.word	0x003e0005
    6594:	00520005 	.word	0x00520005
    6598:	200009e0 	.word	0x200009e0
    659c:	42001800 	.word	0x42001800
    65a0:	000032ed 	.word	0x000032ed
    65a4:	00002df9 	.word	0x00002df9
    65a8:	00002e0d 	.word	0x00002e0d
    65ac:	0000647d 	.word	0x0000647d
    65b0:	00002cb5 	.word	0x00002cb5

000065b4 <PhyReset>:

void PhyReset(void)
{
    65b4:	b570      	push	{r4, r5, r6, lr}
    65b6:	4c08      	ldr	r4, [pc, #32]	; (65d8 <PhyReset+0x24>)
    65b8:	2580      	movs	r5, #128	; 0x80
    65ba:	022d      	lsls	r5, r5, #8
    65bc:	61a5      	str	r5, [r4, #24]
		port_base->OUTCLR.reg = pin_mask;
    65be:	2280      	movs	r2, #128	; 0x80
    65c0:	0352      	lsls	r2, r2, #13
    65c2:	4b06      	ldr	r3, [pc, #24]	; (65dc <PhyReset+0x28>)
    65c4:	615a      	str	r2, [r3, #20]
	/* Ensure control lines have correct levels. */
	RST_HIGH();
	SLP_TR_LOW();

	/* Wait typical time of timer TR1. */
	delay_us(330);
    65c6:	20a5      	movs	r0, #165	; 0xa5
    65c8:	0040      	lsls	r0, r0, #1
    65ca:	4e05      	ldr	r6, [pc, #20]	; (65e0 <PhyReset+0x2c>)
    65cc:	47b0      	blx	r6
    65ce:	6165      	str	r5, [r4, #20]

	RST_LOW();
	delay_us(10);
    65d0:	200a      	movs	r0, #10
    65d2:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
    65d4:	61a5      	str	r5, [r4, #24]
	RST_HIGH();
}
    65d6:	bd70      	pop	{r4, r5, r6, pc}
    65d8:	41004480 	.word	0x41004480
    65dc:	41004400 	.word	0x41004400
    65e0:	00000155 	.word	0x00000155

000065e4 <trx_reg_read>:

uint8_t trx_reg_read(uint8_t addr)
{
    65e4:	b570      	push	{r4, r5, r6, lr}
    65e6:	b082      	sub	sp, #8
    65e8:	0005      	movs	r5, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    65ea:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    65ee:	425a      	negs	r2, r3
    65f0:	4153      	adcs	r3, r2
    65f2:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    65f4:	b672      	cpsid	i
    65f6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    65fa:	2200      	movs	r2, #0
    65fc:	4b33      	ldr	r3, [pc, #204]	; (66cc <trx_reg_read+0xe8>)
    65fe:	701a      	strb	r2, [r3, #0]
	return flags;
    6600:	9c01      	ldr	r4, [sp, #4]
	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    6602:	4e33      	ldr	r6, [pc, #204]	; (66d0 <trx_reg_read+0xec>)
    6604:	3201      	adds	r2, #1
    6606:	4933      	ldr	r1, [pc, #204]	; (66d4 <trx_reg_read+0xf0>)
    6608:	0030      	movs	r0, r6
    660a:	4b33      	ldr	r3, [pc, #204]	; (66d8 <trx_reg_read+0xf4>)
    660c:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    660e:	6833      	ldr	r3, [r6, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    6610:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6612:	7e1a      	ldrb	r2, [r3, #24]
    6614:	420a      	tst	r2, r1
    6616:	d0fc      	beq.n	6612 <trx_reg_read+0x2e>
    6618:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    661a:	07d2      	lsls	r2, r2, #31
    661c:	d502      	bpl.n	6624 <trx_reg_read+0x40>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    661e:	2280      	movs	r2, #128	; 0x80
    6620:	4315      	orrs	r5, r2
    6622:	629d      	str	r5, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    6624:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6626:	7e1a      	ldrb	r2, [r3, #24]
    6628:	420a      	tst	r2, r1
    662a:	d0fc      	beq.n	6626 <trx_reg_read+0x42>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    662c:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    662e:	7e1a      	ldrb	r2, [r3, #24]
    6630:	420a      	tst	r2, r1
    6632:	d0fc      	beq.n	662e <trx_reg_read+0x4a>
    6634:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6636:	0752      	lsls	r2, r2, #29
    6638:	d50c      	bpl.n	6654 <trx_reg_read+0x70>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    663a:	8b5a      	ldrh	r2, [r3, #26]
    663c:	0752      	lsls	r2, r2, #29
    663e:	d501      	bpl.n	6644 <trx_reg_read+0x60>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6640:	2204      	movs	r2, #4
    6642:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6644:	4a22      	ldr	r2, [pc, #136]	; (66d0 <trx_reg_read+0xec>)
    6646:	7992      	ldrb	r2, [r2, #6]
    6648:	2a01      	cmp	r2, #1
    664a:	d034      	beq.n	66b6 <trx_reg_read+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    664c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    664e:	b2d2      	uxtb	r2, r2
    6650:	4922      	ldr	r1, [pc, #136]	; (66dc <trx_reg_read+0xf8>)
    6652:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	while (!spi_is_ready_to_write(&master)) {
    6654:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6656:	7e1a      	ldrb	r2, [r3, #24]
    6658:	420a      	tst	r2, r1
    665a:	d0fc      	beq.n	6656 <trx_reg_read+0x72>
    665c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    665e:	07d2      	lsls	r2, r2, #31
    6660:	d501      	bpl.n	6666 <trx_reg_read+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6662:	2200      	movs	r2, #0
    6664:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    6666:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6668:	7e1a      	ldrb	r2, [r3, #24]
    666a:	420a      	tst	r2, r1
    666c:	d0fc      	beq.n	6668 <trx_reg_read+0x84>
	}
	while (!spi_is_ready_to_read(&master)) {
    666e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6670:	7e1a      	ldrb	r2, [r3, #24]
    6672:	420a      	tst	r2, r1
    6674:	d0fc      	beq.n	6670 <trx_reg_read+0x8c>
    6676:	7e1a      	ldrb	r2, [r3, #24]
	uint16_t register_value = 0;
    6678:	2500      	movs	r5, #0
	if (!spi_is_ready_to_read(module)) {
    667a:	0752      	lsls	r2, r2, #29
    667c:	d50a      	bpl.n	6694 <trx_reg_read+0xb0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    667e:	8b5a      	ldrh	r2, [r3, #26]
    6680:	0752      	lsls	r2, r2, #29
    6682:	d501      	bpl.n	6688 <trx_reg_read+0xa4>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6684:	2204      	movs	r2, #4
    6686:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6688:	4a11      	ldr	r2, [pc, #68]	; (66d0 <trx_reg_read+0xec>)
    668a:	7992      	ldrb	r2, [r2, #6]
    668c:	2a01      	cmp	r2, #1
    668e:	d018      	beq.n	66c2 <trx_reg_read+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6690:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    6692:	b2ed      	uxtb	r5, r5
	}
	spi_read(&master, &register_value);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    6694:	2200      	movs	r2, #0
    6696:	490f      	ldr	r1, [pc, #60]	; (66d4 <trx_reg_read+0xf0>)
    6698:	480d      	ldr	r0, [pc, #52]	; (66d0 <trx_reg_read+0xec>)
    669a:	4b0f      	ldr	r3, [pc, #60]	; (66d8 <trx_reg_read+0xf4>)
    669c:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    669e:	23ff      	movs	r3, #255	; 0xff
    66a0:	4223      	tst	r3, r4
    66a2:	d005      	beq.n	66b0 <trx_reg_read+0xcc>
		cpu_irq_enable();
    66a4:	2201      	movs	r2, #1
    66a6:	4b09      	ldr	r3, [pc, #36]	; (66cc <trx_reg_read+0xe8>)
    66a8:	701a      	strb	r2, [r3, #0]
    66aa:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    66ae:	b662      	cpsie	i

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();

	return register_value;
    66b0:	b2e8      	uxtb	r0, r5
}
    66b2:	b002      	add	sp, #8
    66b4:	bd70      	pop	{r4, r5, r6, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    66b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    66b8:	05d2      	lsls	r2, r2, #23
    66ba:	0dd2      	lsrs	r2, r2, #23
    66bc:	4907      	ldr	r1, [pc, #28]	; (66dc <trx_reg_read+0xf8>)
    66be:	800a      	strh	r2, [r1, #0]
    66c0:	e7c8      	b.n	6654 <trx_reg_read+0x70>
    66c2:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    66c4:	05ed      	lsls	r5, r5, #23
    66c6:	0ded      	lsrs	r5, r5, #23
    66c8:	e7e4      	b.n	6694 <trx_reg_read+0xb0>
    66ca:	46c0      	nop			; (mov r8, r8)
    66cc:	2000000a 	.word	0x2000000a
    66d0:	200009e0 	.word	0x200009e0
    66d4:	2000329c 	.word	0x2000329c
    66d8:	000035b1 	.word	0x000035b1
    66dc:	20003294 	.word	0x20003294

000066e0 <trx_reg_write>:

void trx_reg_write(uint8_t addr, uint8_t data)
{
    66e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    66e2:	b083      	sub	sp, #12
    66e4:	0006      	movs	r6, r0
    66e6:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    66e8:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    66ec:	425a      	negs	r2, r3
    66ee:	4153      	adcs	r3, r2
    66f0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    66f2:	b672      	cpsid	i
    66f4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    66f8:	2200      	movs	r2, #0
    66fa:	4b34      	ldr	r3, [pc, #208]	; (67cc <trx_reg_write+0xec>)
    66fc:	701a      	strb	r2, [r3, #0]
	return flags;
    66fe:	9d01      	ldr	r5, [sp, #4]
	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    6700:	4f33      	ldr	r7, [pc, #204]	; (67d0 <trx_reg_write+0xf0>)
    6702:	3201      	adds	r2, #1
    6704:	4933      	ldr	r1, [pc, #204]	; (67d4 <trx_reg_write+0xf4>)
    6706:	0038      	movs	r0, r7
    6708:	4b33      	ldr	r3, [pc, #204]	; (67d8 <trx_reg_write+0xf8>)
    670a:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    670c:	683b      	ldr	r3, [r7, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    670e:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6710:	7e1a      	ldrb	r2, [r3, #24]
    6712:	420a      	tst	r2, r1
    6714:	d0fc      	beq.n	6710 <trx_reg_write+0x30>
    6716:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    6718:	07d2      	lsls	r2, r2, #31
    671a:	d502      	bpl.n	6722 <trx_reg_write+0x42>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    671c:	22c0      	movs	r2, #192	; 0xc0
    671e:	4316      	orrs	r6, r2
    6720:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    6722:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6724:	7e1a      	ldrb	r2, [r3, #24]
    6726:	420a      	tst	r2, r1
    6728:	d0fc      	beq.n	6724 <trx_reg_write+0x44>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    672a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    672c:	7e1a      	ldrb	r2, [r3, #24]
    672e:	420a      	tst	r2, r1
    6730:	d0fc      	beq.n	672c <trx_reg_write+0x4c>
    6732:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6734:	0752      	lsls	r2, r2, #29
    6736:	d50c      	bpl.n	6752 <trx_reg_write+0x72>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6738:	8b5a      	ldrh	r2, [r3, #26]
    673a:	0752      	lsls	r2, r2, #29
    673c:	d501      	bpl.n	6742 <trx_reg_write+0x62>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    673e:	2204      	movs	r2, #4
    6740:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6742:	4a23      	ldr	r2, [pc, #140]	; (67d0 <trx_reg_write+0xf0>)
    6744:	7992      	ldrb	r2, [r2, #6]
    6746:	2a01      	cmp	r2, #1
    6748:	d033      	beq.n	67b2 <trx_reg_write+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    674a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    674c:	b2d2      	uxtb	r2, r2
    674e:	4923      	ldr	r1, [pc, #140]	; (67dc <trx_reg_write+0xfc>)
    6750:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master)) {
    6752:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6754:	7e1a      	ldrb	r2, [r3, #24]
    6756:	420a      	tst	r2, r1
    6758:	d0fc      	beq.n	6754 <trx_reg_write+0x74>
    675a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    675c:	07d2      	lsls	r2, r2, #31
    675e:	d500      	bpl.n	6762 <trx_reg_write+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6760:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, data);
	while (!spi_is_write_complete(&master)) {
    6762:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6764:	7e1a      	ldrb	r2, [r3, #24]
    6766:	420a      	tst	r2, r1
    6768:	d0fc      	beq.n	6764 <trx_reg_write+0x84>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    676a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    676c:	7e1a      	ldrb	r2, [r3, #24]
    676e:	420a      	tst	r2, r1
    6770:	d0fc      	beq.n	676c <trx_reg_write+0x8c>
    6772:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6774:	0752      	lsls	r2, r2, #29
    6776:	d50c      	bpl.n	6792 <trx_reg_write+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6778:	8b5a      	ldrh	r2, [r3, #26]
    677a:	0752      	lsls	r2, r2, #29
    677c:	d501      	bpl.n	6782 <trx_reg_write+0xa2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    677e:	2204      	movs	r2, #4
    6780:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6782:	4a13      	ldr	r2, [pc, #76]	; (67d0 <trx_reg_write+0xf0>)
    6784:	7992      	ldrb	r2, [r2, #6]
    6786:	2a01      	cmp	r2, #1
    6788:	d019      	beq.n	67be <trx_reg_write+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    678a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    678c:	b2db      	uxtb	r3, r3
    678e:	4a13      	ldr	r2, [pc, #76]	; (67dc <trx_reg_write+0xfc>)
    6790:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    6792:	2200      	movs	r2, #0
    6794:	490f      	ldr	r1, [pc, #60]	; (67d4 <trx_reg_write+0xf4>)
    6796:	480e      	ldr	r0, [pc, #56]	; (67d0 <trx_reg_write+0xf0>)
    6798:	4b0f      	ldr	r3, [pc, #60]	; (67d8 <trx_reg_write+0xf8>)
    679a:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    679c:	23ff      	movs	r3, #255	; 0xff
    679e:	422b      	tst	r3, r5
    67a0:	d005      	beq.n	67ae <trx_reg_write+0xce>
		cpu_irq_enable();
    67a2:	2201      	movs	r2, #1
    67a4:	4b09      	ldr	r3, [pc, #36]	; (67cc <trx_reg_write+0xec>)
    67a6:	701a      	strb	r2, [r3, #0]
    67a8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    67ac:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    67ae:	b003      	add	sp, #12
    67b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    67b2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    67b4:	05d2      	lsls	r2, r2, #23
    67b6:	0dd2      	lsrs	r2, r2, #23
    67b8:	4908      	ldr	r1, [pc, #32]	; (67dc <trx_reg_write+0xfc>)
    67ba:	800a      	strh	r2, [r1, #0]
    67bc:	e7c9      	b.n	6752 <trx_reg_write+0x72>
    67be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    67c0:	05db      	lsls	r3, r3, #23
    67c2:	0ddb      	lsrs	r3, r3, #23
    67c4:	4a05      	ldr	r2, [pc, #20]	; (67dc <trx_reg_write+0xfc>)
    67c6:	8013      	strh	r3, [r2, #0]
    67c8:	e7e3      	b.n	6792 <trx_reg_write+0xb2>
    67ca:	46c0      	nop			; (mov r8, r8)
    67cc:	2000000a 	.word	0x2000000a
    67d0:	200009e0 	.word	0x200009e0
    67d4:	2000329c 	.word	0x2000329c
    67d8:	000035b1 	.word	0x000035b1
    67dc:	20003294 	.word	0x20003294

000067e0 <trx_frame_read>:
	new_value |= current_reg_value;
	trx_reg_write(reg_addr, new_value);
}

void trx_frame_read(uint8_t *data, uint8_t length)
{
    67e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    67e2:	46d6      	mov	lr, sl
    67e4:	464f      	mov	r7, r9
    67e6:	4646      	mov	r6, r8
    67e8:	b5c0      	push	{r6, r7, lr}
    67ea:	b082      	sub	sp, #8
    67ec:	0005      	movs	r5, r0
    67ee:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    67f0:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    67f4:	425a      	negs	r2, r3
    67f6:	4153      	adcs	r3, r2
    67f8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    67fa:	b672      	cpsid	i
    67fc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    6800:	2200      	movs	r2, #0
    6802:	4b3e      	ldr	r3, [pc, #248]	; (68fc <trx_frame_read+0x11c>)
    6804:	701a      	strb	r2, [r3, #0]
	return flags;
    6806:	9b01      	ldr	r3, [sp, #4]
    6808:	4698      	mov	r8, r3
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21 || SAMR30
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    680a:	4f3d      	ldr	r7, [pc, #244]	; (6900 <trx_frame_read+0x120>)
    680c:	3201      	adds	r2, #1
    680e:	493d      	ldr	r1, [pc, #244]	; (6904 <trx_frame_read+0x124>)
    6810:	0038      	movs	r0, r7
    6812:	4b3d      	ldr	r3, [pc, #244]	; (6908 <trx_frame_read+0x128>)
    6814:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    6816:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    6818:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    681a:	7e1a      	ldrb	r2, [r3, #24]
    681c:	420a      	tst	r2, r1
    681e:	d0fc      	beq.n	681a <trx_frame_read+0x3a>
    6820:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    6822:	07d2      	lsls	r2, r2, #31
    6824:	d501      	bpl.n	682a <trx_frame_read+0x4a>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6826:	2220      	movs	r2, #32
    6828:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    682a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    682c:	7e1a      	ldrb	r2, [r3, #24]
    682e:	420a      	tst	r2, r1
    6830:	d0fc      	beq.n	682c <trx_frame_read+0x4c>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    6832:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6834:	7e1a      	ldrb	r2, [r3, #24]
    6836:	420a      	tst	r2, r1
    6838:	d0fc      	beq.n	6834 <trx_frame_read+0x54>
    683a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    683c:	0752      	lsls	r2, r2, #29
    683e:	d50c      	bpl.n	685a <trx_frame_read+0x7a>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6840:	8b5a      	ldrh	r2, [r3, #26]
    6842:	0752      	lsls	r2, r2, #29
    6844:	d501      	bpl.n	684a <trx_frame_read+0x6a>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6846:	2204      	movs	r2, #4
    6848:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    684a:	4a2d      	ldr	r2, [pc, #180]	; (6900 <trx_frame_read+0x120>)
    684c:	7992      	ldrb	r2, [r2, #6]
    684e:	2a01      	cmp	r2, #1
    6850:	d013      	beq.n	687a <trx_frame_read+0x9a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6852:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6854:	b2db      	uxtb	r3, r3
    6856:	4a2d      	ldr	r2, [pc, #180]	; (690c <trx_frame_read+0x12c>)
    6858:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    685a:	1e63      	subs	r3, r4, #1
    685c:	b2db      	uxtb	r3, r3
    685e:	2c00      	cmp	r4, #0
    6860:	d036      	beq.n	68d0 <trx_frame_read+0xf0>
    6862:	3301      	adds	r3, #1
    6864:	469c      	mov	ip, r3
    6866:	44ac      	add	ip, r5
    6868:	2720      	movs	r7, #32
	SercomSpi *const spi_module = &(module->hw->SPI);
    686a:	4e25      	ldr	r6, [pc, #148]	; (6900 <trx_frame_read+0x120>)
		while (!spi_is_ready_to_write(&master)) {
    686c:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    686e:	2300      	movs	r3, #0
    6870:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    6872:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    6874:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6876:	46b1      	mov	r9, r6
    6878:	e00f      	b.n	689a <trx_frame_read+0xba>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    687a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    687c:	05db      	lsls	r3, r3, #23
    687e:	0ddb      	lsrs	r3, r3, #23
    6880:	4a22      	ldr	r2, [pc, #136]	; (690c <trx_frame_read+0x12c>)
    6882:	8013      	strh	r3, [r2, #0]
    6884:	e7e9      	b.n	685a <trx_frame_read+0x7a>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6886:	464a      	mov	r2, r9
    6888:	7992      	ldrb	r2, [r2, #6]
    688a:	2a01      	cmp	r2, #1
    688c:	d01c      	beq.n	68c8 <trx_frame_read+0xe8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    688e:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    6890:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    6892:	702f      	strb	r7, [r5, #0]
		data++;
    6894:	3501      	adds	r5, #1
	while (length--) {
    6896:	4565      	cmp	r5, ip
    6898:	d01a      	beq.n	68d0 <trx_frame_read+0xf0>
	SercomSpi *const spi_module = &(module->hw->SPI);
    689a:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    689c:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    689e:	4202      	tst	r2, r0
    68a0:	d0fc      	beq.n	689c <trx_frame_read+0xbc>
    68a2:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    68a4:	4202      	tst	r2, r0
    68a6:	d001      	beq.n	68ac <trx_frame_read+0xcc>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    68a8:	4652      	mov	r2, sl
    68aa:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    68ac:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    68ae:	4222      	tst	r2, r4
    68b0:	d0fc      	beq.n	68ac <trx_frame_read+0xcc>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    68b2:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    68b4:	420a      	tst	r2, r1
    68b6:	d0fc      	beq.n	68b2 <trx_frame_read+0xd2>
    68b8:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    68ba:	420a      	tst	r2, r1
    68bc:	d0e9      	beq.n	6892 <trx_frame_read+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    68be:	8b5a      	ldrh	r2, [r3, #26]
    68c0:	420a      	tst	r2, r1
    68c2:	d0e0      	beq.n	6886 <trx_frame_read+0xa6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    68c4:	8359      	strh	r1, [r3, #26]
    68c6:	e7de      	b.n	6886 <trx_frame_read+0xa6>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    68c8:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    68ca:	05ff      	lsls	r7, r7, #23
    68cc:	0dff      	lsrs	r7, r7, #23
    68ce:	e7e0      	b.n	6892 <trx_frame_read+0xb2>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    68d0:	2200      	movs	r2, #0
    68d2:	490c      	ldr	r1, [pc, #48]	; (6904 <trx_frame_read+0x124>)
    68d4:	480a      	ldr	r0, [pc, #40]	; (6900 <trx_frame_read+0x120>)
    68d6:	4b0c      	ldr	r3, [pc, #48]	; (6908 <trx_frame_read+0x128>)
    68d8:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    68da:	23ff      	movs	r3, #255	; 0xff
    68dc:	4642      	mov	r2, r8
    68de:	4213      	tst	r3, r2
    68e0:	d005      	beq.n	68ee <trx_frame_read+0x10e>
		cpu_irq_enable();
    68e2:	2201      	movs	r2, #1
    68e4:	4b05      	ldr	r3, [pc, #20]	; (68fc <trx_frame_read+0x11c>)
    68e6:	701a      	strb	r2, [r3, #0]
    68e8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    68ec:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    68ee:	b002      	add	sp, #8
    68f0:	bc1c      	pop	{r2, r3, r4}
    68f2:	4690      	mov	r8, r2
    68f4:	4699      	mov	r9, r3
    68f6:	46a2      	mov	sl, r4
    68f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    68fa:	46c0      	nop			; (mov r8, r8)
    68fc:	2000000a 	.word	0x2000000a
    6900:	200009e0 	.word	0x200009e0
    6904:	2000329c 	.word	0x2000329c
    6908:	000035b1 	.word	0x000035b1
    690c:	20003294 	.word	0x20003294

00006910 <trx_frame_write>:

void trx_frame_write(uint8_t *data, uint8_t length)
{
    6910:	b5f0      	push	{r4, r5, r6, r7, lr}
    6912:	46c6      	mov	lr, r8
    6914:	b500      	push	{lr}
    6916:	b082      	sub	sp, #8
    6918:	0004      	movs	r4, r0
    691a:	000d      	movs	r5, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    691c:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    6920:	425a      	negs	r2, r3
    6922:	4153      	adcs	r3, r2
    6924:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    6926:	b672      	cpsid	i
    6928:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    692c:	2200      	movs	r2, #0
    692e:	4b3a      	ldr	r3, [pc, #232]	; (6a18 <trx_frame_write+0x108>)
    6930:	701a      	strb	r2, [r3, #0]
	return flags;
    6932:	9b01      	ldr	r3, [sp, #4]
    6934:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    6936:	4f39      	ldr	r7, [pc, #228]	; (6a1c <trx_frame_write+0x10c>)
    6938:	3201      	adds	r2, #1
    693a:	4939      	ldr	r1, [pc, #228]	; (6a20 <trx_frame_write+0x110>)
    693c:	0038      	movs	r0, r7
    693e:	4b39      	ldr	r3, [pc, #228]	; (6a24 <trx_frame_write+0x114>)
    6940:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    6942:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    6944:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6946:	7e1a      	ldrb	r2, [r3, #24]
    6948:	420a      	tst	r2, r1
    694a:	d0fc      	beq.n	6946 <trx_frame_write+0x36>
    694c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    694e:	07d2      	lsls	r2, r2, #31
    6950:	d501      	bpl.n	6956 <trx_frame_write+0x46>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6952:	2260      	movs	r2, #96	; 0x60
    6954:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    6956:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6958:	7e1a      	ldrb	r2, [r3, #24]
    695a:	420a      	tst	r2, r1
    695c:	d0fc      	beq.n	6958 <trx_frame_write+0x48>
	} 
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    695e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6960:	7e1a      	ldrb	r2, [r3, #24]
    6962:	420a      	tst	r2, r1
    6964:	d0fc      	beq.n	6960 <trx_frame_write+0x50>
    6966:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6968:	0752      	lsls	r2, r2, #29
    696a:	d50c      	bpl.n	6986 <trx_frame_write+0x76>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    696c:	8b5a      	ldrh	r2, [r3, #26]
    696e:	0752      	lsls	r2, r2, #29
    6970:	d501      	bpl.n	6976 <trx_frame_write+0x66>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6972:	2204      	movs	r2, #4
    6974:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6976:	4a29      	ldr	r2, [pc, #164]	; (6a1c <trx_frame_write+0x10c>)
    6978:	7992      	ldrb	r2, [r2, #6]
    697a:	2a01      	cmp	r2, #1
    697c:	d00b      	beq.n	6996 <trx_frame_write+0x86>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    697e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6980:	b2d2      	uxtb	r2, r2
    6982:	4929      	ldr	r1, [pc, #164]	; (6a28 <trx_frame_write+0x118>)
    6984:	800a      	strh	r2, [r1, #0]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6986:	4a25      	ldr	r2, [pc, #148]	; (6a1c <trx_frame_write+0x10c>)
    6988:	7992      	ldrb	r2, [r2, #6]
    698a:	4694      	mov	ip, r2
    698c:	0021      	movs	r1, r4
	}
	spi_read(&master, &dummy_read);
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    698e:	2701      	movs	r7, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    6990:	2002      	movs	r0, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    6992:	2404      	movs	r4, #4
    6994:	e00d      	b.n	69b2 <trx_frame_write+0xa2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    6996:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6998:	05d2      	lsls	r2, r2, #23
    699a:	0dd2      	lsrs	r2, r2, #23
    699c:	4922      	ldr	r1, [pc, #136]	; (6a28 <trx_frame_write+0x118>)
    699e:	800a      	strh	r2, [r1, #0]
    69a0:	e7f1      	b.n	6986 <trx_frame_write+0x76>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    69a2:	4662      	mov	r2, ip
    69a4:	2a01      	cmp	r2, #1
    69a6:	d01e      	beq.n	69e6 <trx_frame_write+0xd6>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    69a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    69aa:	b2d2      	uxtb	r2, r2
    69ac:	4e1e      	ldr	r6, [pc, #120]	; (6a28 <trx_frame_write+0x118>)
    69ae:	8032      	strh	r2, [r6, #0]
    69b0:	3101      	adds	r1, #1
	while (length--) {
    69b2:	3d01      	subs	r5, #1
    69b4:	b2ed      	uxtb	r5, r5
    69b6:	2dff      	cmp	r5, #255	; 0xff
    69b8:	d01b      	beq.n	69f2 <trx_frame_write+0xe2>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    69ba:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    69bc:	423a      	tst	r2, r7
    69be:	d0fc      	beq.n	69ba <trx_frame_write+0xaa>
    69c0:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    69c2:	423a      	tst	r2, r7
    69c4:	d001      	beq.n	69ca <trx_frame_write+0xba>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    69c6:	780a      	ldrb	r2, [r1, #0]
    69c8:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    69ca:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    69cc:	4202      	tst	r2, r0
    69ce:	d0fc      	beq.n	69ca <trx_frame_write+0xba>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    69d0:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    69d2:	4222      	tst	r2, r4
    69d4:	d0fc      	beq.n	69d0 <trx_frame_write+0xc0>
    69d6:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    69d8:	4222      	tst	r2, r4
    69da:	d0e9      	beq.n	69b0 <trx_frame_write+0xa0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    69dc:	8b5a      	ldrh	r2, [r3, #26]
    69de:	4222      	tst	r2, r4
    69e0:	d0df      	beq.n	69a2 <trx_frame_write+0x92>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    69e2:	835c      	strh	r4, [r3, #26]
    69e4:	e7dd      	b.n	69a2 <trx_frame_write+0x92>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    69e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    69e8:	05d2      	lsls	r2, r2, #23
    69ea:	0dd2      	lsrs	r2, r2, #23
    69ec:	4e0e      	ldr	r6, [pc, #56]	; (6a28 <trx_frame_write+0x118>)
    69ee:	8032      	strh	r2, [r6, #0]
    69f0:	e7de      	b.n	69b0 <trx_frame_write+0xa0>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    69f2:	2200      	movs	r2, #0
    69f4:	490a      	ldr	r1, [pc, #40]	; (6a20 <trx_frame_write+0x110>)
    69f6:	4809      	ldr	r0, [pc, #36]	; (6a1c <trx_frame_write+0x10c>)
    69f8:	4b0a      	ldr	r3, [pc, #40]	; (6a24 <trx_frame_write+0x114>)
    69fa:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    69fc:	23ff      	movs	r3, #255	; 0xff
    69fe:	4642      	mov	r2, r8
    6a00:	4213      	tst	r3, r2
    6a02:	d005      	beq.n	6a10 <trx_frame_write+0x100>
		cpu_irq_enable();
    6a04:	2201      	movs	r2, #1
    6a06:	4b04      	ldr	r3, [pc, #16]	; (6a18 <trx_frame_write+0x108>)
    6a08:	701a      	strb	r2, [r3, #0]
    6a0a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    6a0e:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    6a10:	b002      	add	sp, #8
    6a12:	bc04      	pop	{r2}
    6a14:	4690      	mov	r8, r2
    6a16:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6a18:	2000000a 	.word	0x2000000a
    6a1c:	200009e0 	.word	0x200009e0
    6a20:	2000329c 	.word	0x2000329c
    6a24:	000035b1 	.word	0x000035b1
    6a28:	20003294 	.word	0x20003294

00006a2c <trx_sram_write>:
 * @param addr Start address in the SRAM for the write operation
 * @param data Pointer to the data to be written into SRAM
 * @param length Number of bytes to be written into SRAM
 */
void trx_sram_write(uint8_t addr, uint8_t *data, uint8_t length)
{
    6a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
    6a2e:	46c6      	mov	lr, r8
    6a30:	b500      	push	{lr}
    6a32:	b082      	sub	sp, #8
    6a34:	0006      	movs	r6, r0
    6a36:	000d      	movs	r5, r1
    6a38:	0014      	movs	r4, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    6a3a:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    6a3e:	425a      	negs	r2, r3
    6a40:	4153      	adcs	r3, r2
    6a42:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    6a44:	b672      	cpsid	i
    6a46:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    6a4a:	2200      	movs	r2, #0
    6a4c:	4b4d      	ldr	r3, [pc, #308]	; (6b84 <trx_sram_write+0x158>)
    6a4e:	701a      	strb	r2, [r3, #0]
	return flags;
    6a50:	9b01      	ldr	r3, [sp, #4]
    6a52:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    6a54:	4f4c      	ldr	r7, [pc, #304]	; (6b88 <trx_sram_write+0x15c>)
    6a56:	3201      	adds	r2, #1
    6a58:	494c      	ldr	r1, [pc, #304]	; (6b8c <trx_sram_write+0x160>)
    6a5a:	0038      	movs	r0, r7
    6a5c:	4b4c      	ldr	r3, [pc, #304]	; (6b90 <trx_sram_write+0x164>)
    6a5e:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    6a60:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    6a62:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6a64:	7e1a      	ldrb	r2, [r3, #24]
    6a66:	420a      	tst	r2, r1
    6a68:	d0fc      	beq.n	6a64 <trx_sram_write+0x38>
    6a6a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    6a6c:	07d2      	lsls	r2, r2, #31
    6a6e:	d501      	bpl.n	6a74 <trx_sram_write+0x48>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6a70:	2240      	movs	r2, #64	; 0x40
    6a72:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    6a74:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6a76:	7e1a      	ldrb	r2, [r3, #24]
    6a78:	420a      	tst	r2, r1
    6a7a:	d0fc      	beq.n	6a76 <trx_sram_write+0x4a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    6a7c:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6a7e:	7e1a      	ldrb	r2, [r3, #24]
    6a80:	420a      	tst	r2, r1
    6a82:	d0fc      	beq.n	6a7e <trx_sram_write+0x52>
    6a84:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6a86:	0752      	lsls	r2, r2, #29
    6a88:	d50c      	bpl.n	6aa4 <trx_sram_write+0x78>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6a8a:	8b5a      	ldrh	r2, [r3, #26]
    6a8c:	0752      	lsls	r2, r2, #29
    6a8e:	d501      	bpl.n	6a94 <trx_sram_write+0x68>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6a90:	2204      	movs	r2, #4
    6a92:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6a94:	4a3c      	ldr	r2, [pc, #240]	; (6b88 <trx_sram_write+0x15c>)
    6a96:	7992      	ldrb	r2, [r2, #6]
    6a98:	2a01      	cmp	r2, #1
    6a9a:	d02b      	beq.n	6af4 <trx_sram_write+0xc8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6a9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6a9e:	b2d2      	uxtb	r2, r2
    6aa0:	493c      	ldr	r1, [pc, #240]	; (6b94 <trx_sram_write+0x168>)
    6aa2:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the write operation should start */
	while (!spi_is_ready_to_write(&master)) {
    6aa4:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6aa6:	7e1a      	ldrb	r2, [r3, #24]
    6aa8:	420a      	tst	r2, r1
    6aaa:	d0fc      	beq.n	6aa6 <trx_sram_write+0x7a>
    6aac:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    6aae:	07d2      	lsls	r2, r2, #31
    6ab0:	d500      	bpl.n	6ab4 <trx_sram_write+0x88>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6ab2:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    6ab4:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6ab6:	7e1a      	ldrb	r2, [r3, #24]
    6ab8:	420a      	tst	r2, r1
    6aba:	d0fc      	beq.n	6ab6 <trx_sram_write+0x8a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    6abc:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6abe:	7e1a      	ldrb	r2, [r3, #24]
    6ac0:	420a      	tst	r2, r1
    6ac2:	d0fc      	beq.n	6abe <trx_sram_write+0x92>
    6ac4:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6ac6:	0752      	lsls	r2, r2, #29
    6ac8:	d50c      	bpl.n	6ae4 <trx_sram_write+0xb8>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6aca:	8b5a      	ldrh	r2, [r3, #26]
    6acc:	0752      	lsls	r2, r2, #29
    6ace:	d501      	bpl.n	6ad4 <trx_sram_write+0xa8>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6ad0:	2204      	movs	r2, #4
    6ad2:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6ad4:	4a2c      	ldr	r2, [pc, #176]	; (6b88 <trx_sram_write+0x15c>)
    6ad6:	7992      	ldrb	r2, [r2, #6]
    6ad8:	2a01      	cmp	r2, #1
    6ada:	d011      	beq.n	6b00 <trx_sram_write+0xd4>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6adc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6ade:	b2d2      	uxtb	r2, r2
    6ae0:	492c      	ldr	r1, [pc, #176]	; (6b94 <trx_sram_write+0x168>)
    6ae2:	800a      	strh	r2, [r1, #0]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6ae4:	4a28      	ldr	r2, [pc, #160]	; (6b88 <trx_sram_write+0x15c>)
    6ae6:	7992      	ldrb	r2, [r2, #6]
    6ae8:	4694      	mov	ip, r2
    6aea:	0028      	movs	r0, r5
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    6aec:	2601      	movs	r6, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    6aee:	2502      	movs	r5, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    6af0:	2104      	movs	r1, #4
    6af2:	e013      	b.n	6b1c <trx_sram_write+0xf0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    6af4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6af6:	05d2      	lsls	r2, r2, #23
    6af8:	0dd2      	lsrs	r2, r2, #23
    6afa:	4926      	ldr	r1, [pc, #152]	; (6b94 <trx_sram_write+0x168>)
    6afc:	800a      	strh	r2, [r1, #0]
    6afe:	e7d1      	b.n	6aa4 <trx_sram_write+0x78>
    6b00:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6b02:	05d2      	lsls	r2, r2, #23
    6b04:	0dd2      	lsrs	r2, r2, #23
    6b06:	4923      	ldr	r1, [pc, #140]	; (6b94 <trx_sram_write+0x168>)
    6b08:	800a      	strh	r2, [r1, #0]
    6b0a:	e7eb      	b.n	6ae4 <trx_sram_write+0xb8>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6b0c:	4662      	mov	r2, ip
    6b0e:	2a01      	cmp	r2, #1
    6b10:	d01e      	beq.n	6b50 <trx_sram_write+0x124>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6b12:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6b14:	b2d2      	uxtb	r2, r2
    6b16:	4f1f      	ldr	r7, [pc, #124]	; (6b94 <trx_sram_write+0x168>)
    6b18:	803a      	strh	r2, [r7, #0]
    6b1a:	3001      	adds	r0, #1
	while (length--) {
    6b1c:	3c01      	subs	r4, #1
    6b1e:	b2e4      	uxtb	r4, r4
    6b20:	2cff      	cmp	r4, #255	; 0xff
    6b22:	d01b      	beq.n	6b5c <trx_sram_write+0x130>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6b24:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    6b26:	4232      	tst	r2, r6
    6b28:	d0fc      	beq.n	6b24 <trx_sram_write+0xf8>
    6b2a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    6b2c:	4232      	tst	r2, r6
    6b2e:	d001      	beq.n	6b34 <trx_sram_write+0x108>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6b30:	7802      	ldrb	r2, [r0, #0]
    6b32:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6b34:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    6b36:	422a      	tst	r2, r5
    6b38:	d0fc      	beq.n	6b34 <trx_sram_write+0x108>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6b3a:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    6b3c:	420a      	tst	r2, r1
    6b3e:	d0fc      	beq.n	6b3a <trx_sram_write+0x10e>
    6b40:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6b42:	420a      	tst	r2, r1
    6b44:	d0e9      	beq.n	6b1a <trx_sram_write+0xee>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6b46:	8b5a      	ldrh	r2, [r3, #26]
    6b48:	420a      	tst	r2, r1
    6b4a:	d0df      	beq.n	6b0c <trx_sram_write+0xe0>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6b4c:	8359      	strh	r1, [r3, #26]
    6b4e:	e7dd      	b.n	6b0c <trx_sram_write+0xe0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    6b50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6b52:	05d2      	lsls	r2, r2, #23
    6b54:	0dd2      	lsrs	r2, r2, #23
    6b56:	4f0f      	ldr	r7, [pc, #60]	; (6b94 <trx_sram_write+0x168>)
    6b58:	803a      	strh	r2, [r7, #0]
    6b5a:	e7de      	b.n	6b1a <trx_sram_write+0xee>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    6b5c:	2200      	movs	r2, #0
    6b5e:	490b      	ldr	r1, [pc, #44]	; (6b8c <trx_sram_write+0x160>)
    6b60:	4809      	ldr	r0, [pc, #36]	; (6b88 <trx_sram_write+0x15c>)
    6b62:	4b0b      	ldr	r3, [pc, #44]	; (6b90 <trx_sram_write+0x164>)
    6b64:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    6b66:	23ff      	movs	r3, #255	; 0xff
    6b68:	4642      	mov	r2, r8
    6b6a:	4213      	tst	r3, r2
    6b6c:	d005      	beq.n	6b7a <trx_sram_write+0x14e>
		cpu_irq_enable();
    6b6e:	2201      	movs	r2, #1
    6b70:	4b04      	ldr	r3, [pc, #16]	; (6b84 <trx_sram_write+0x158>)
    6b72:	701a      	strb	r2, [r3, #0]
    6b74:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    6b78:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    6b7a:	b002      	add	sp, #8
    6b7c:	bc04      	pop	{r2}
    6b7e:	4690      	mov	r8, r2
    6b80:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6b82:	46c0      	nop			; (mov r8, r8)
    6b84:	2000000a 	.word	0x2000000a
    6b88:	200009e0 	.word	0x200009e0
    6b8c:	2000329c 	.word	0x2000329c
    6b90:	000035b1 	.word	0x000035b1
    6b94:	20003294 	.word	0x20003294

00006b98 <trx_sram_read>:
 * @param[in] addr Start address in SRAM for read operation
 * @param[out] data Pointer to the location where data stored
 * @param[in] length Number of bytes to be read from SRAM
 */
void trx_sram_read(uint8_t addr, uint8_t *data, uint8_t length)
{
    6b98:	b5f0      	push	{r4, r5, r6, r7, lr}
    6b9a:	46d6      	mov	lr, sl
    6b9c:	464f      	mov	r7, r9
    6b9e:	4646      	mov	r6, r8
    6ba0:	b5c0      	push	{r6, r7, lr}
    6ba2:	b082      	sub	sp, #8
    6ba4:	0004      	movs	r4, r0
    6ba6:	000d      	movs	r5, r1
    6ba8:	0017      	movs	r7, r2
	delay_us(1); /* wap_rf4ce */
    6baa:	2001      	movs	r0, #1
    6bac:	4b56      	ldr	r3, [pc, #344]	; (6d08 <trx_sram_read+0x170>)
    6bae:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    6bb0:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    6bb4:	425a      	negs	r2, r3
    6bb6:	4153      	adcs	r3, r2
    6bb8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    6bba:	b672      	cpsid	i
    6bbc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    6bc0:	2200      	movs	r2, #0
    6bc2:	4b52      	ldr	r3, [pc, #328]	; (6d0c <trx_sram_read+0x174>)
    6bc4:	701a      	strb	r2, [r3, #0]
	return flags;
    6bc6:	9b01      	ldr	r3, [sp, #4]
    6bc8:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();
#if SAMD || SAMR21 || SAML21 || SAMR30
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    6bca:	4e51      	ldr	r6, [pc, #324]	; (6d10 <trx_sram_read+0x178>)
    6bcc:	3201      	adds	r2, #1
    6bce:	4951      	ldr	r1, [pc, #324]	; (6d14 <trx_sram_read+0x17c>)
    6bd0:	0030      	movs	r0, r6
    6bd2:	4b51      	ldr	r3, [pc, #324]	; (6d18 <trx_sram_read+0x180>)
    6bd4:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    6bd6:	6833      	ldr	r3, [r6, #0]

	temp = TRX_CMD_SR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    6bd8:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6bda:	7e1a      	ldrb	r2, [r3, #24]
    6bdc:	420a      	tst	r2, r1
    6bde:	d0fc      	beq.n	6bda <trx_sram_read+0x42>
    6be0:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    6be2:	07d2      	lsls	r2, r2, #31
    6be4:	d501      	bpl.n	6bea <trx_sram_read+0x52>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6be6:	2200      	movs	r2, #0
    6be8:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    6bea:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6bec:	7e1a      	ldrb	r2, [r3, #24]
    6bee:	420a      	tst	r2, r1
    6bf0:	d0fc      	beq.n	6bec <trx_sram_read+0x54>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    6bf2:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6bf4:	7e1a      	ldrb	r2, [r3, #24]
    6bf6:	420a      	tst	r2, r1
    6bf8:	d0fc      	beq.n	6bf4 <trx_sram_read+0x5c>
    6bfa:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6bfc:	0752      	lsls	r2, r2, #29
    6bfe:	d50c      	bpl.n	6c1a <trx_sram_read+0x82>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6c00:	8b5a      	ldrh	r2, [r3, #26]
    6c02:	0752      	lsls	r2, r2, #29
    6c04:	d501      	bpl.n	6c0a <trx_sram_read+0x72>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6c06:	2204      	movs	r2, #4
    6c08:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6c0a:	4a41      	ldr	r2, [pc, #260]	; (6d10 <trx_sram_read+0x178>)
    6c0c:	7992      	ldrb	r2, [r2, #6]
    6c0e:	2a01      	cmp	r2, #1
    6c10:	d033      	beq.n	6c7a <trx_sram_read+0xe2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6c12:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6c14:	b2d2      	uxtb	r2, r2
    6c16:	4941      	ldr	r1, [pc, #260]	; (6d1c <trx_sram_read+0x184>)
    6c18:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the read operation should start */
	while (!spi_is_ready_to_write(&master)) {
    6c1a:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6c1c:	7e1a      	ldrb	r2, [r3, #24]
    6c1e:	420a      	tst	r2, r1
    6c20:	d0fc      	beq.n	6c1c <trx_sram_read+0x84>
    6c22:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    6c24:	07d2      	lsls	r2, r2, #31
    6c26:	d500      	bpl.n	6c2a <trx_sram_read+0x92>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6c28:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    6c2a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6c2c:	7e1a      	ldrb	r2, [r3, #24]
    6c2e:	420a      	tst	r2, r1
    6c30:	d0fc      	beq.n	6c2c <trx_sram_read+0x94>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    6c32:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6c34:	7e1a      	ldrb	r2, [r3, #24]
    6c36:	420a      	tst	r2, r1
    6c38:	d0fc      	beq.n	6c34 <trx_sram_read+0x9c>
    6c3a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6c3c:	0752      	lsls	r2, r2, #29
    6c3e:	d50c      	bpl.n	6c5a <trx_sram_read+0xc2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6c40:	8b5a      	ldrh	r2, [r3, #26]
    6c42:	0752      	lsls	r2, r2, #29
    6c44:	d501      	bpl.n	6c4a <trx_sram_read+0xb2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6c46:	2204      	movs	r2, #4
    6c48:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6c4a:	4a31      	ldr	r2, [pc, #196]	; (6d10 <trx_sram_read+0x178>)
    6c4c:	7992      	ldrb	r2, [r2, #6]
    6c4e:	2a01      	cmp	r2, #1
    6c50:	d019      	beq.n	6c86 <trx_sram_read+0xee>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6c52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6c54:	b2db      	uxtb	r3, r3
    6c56:	4a31      	ldr	r2, [pc, #196]	; (6d1c <trx_sram_read+0x184>)
    6c58:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    6c5a:	1e7b      	subs	r3, r7, #1
    6c5c:	b2db      	uxtb	r3, r3
    6c5e:	2f00      	cmp	r7, #0
    6c60:	d03c      	beq.n	6cdc <trx_sram_read+0x144>
    6c62:	3301      	adds	r3, #1
    6c64:	469c      	mov	ip, r3
    6c66:	44ac      	add	ip, r5
    6c68:	2700      	movs	r7, #0
	SercomSpi *const spi_module = &(module->hw->SPI);
    6c6a:	4e29      	ldr	r6, [pc, #164]	; (6d10 <trx_sram_read+0x178>)
		while (!spi_is_ready_to_write(&master)) {
    6c6c:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6c6e:	2300      	movs	r3, #0
    6c70:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    6c72:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    6c74:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6c76:	46b1      	mov	r9, r6
    6c78:	e015      	b.n	6ca6 <trx_sram_read+0x10e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    6c7a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6c7c:	05d2      	lsls	r2, r2, #23
    6c7e:	0dd2      	lsrs	r2, r2, #23
    6c80:	4926      	ldr	r1, [pc, #152]	; (6d1c <trx_sram_read+0x184>)
    6c82:	800a      	strh	r2, [r1, #0]
    6c84:	e7c9      	b.n	6c1a <trx_sram_read+0x82>
    6c86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6c88:	05db      	lsls	r3, r3, #23
    6c8a:	0ddb      	lsrs	r3, r3, #23
    6c8c:	4a23      	ldr	r2, [pc, #140]	; (6d1c <trx_sram_read+0x184>)
    6c8e:	8013      	strh	r3, [r2, #0]
    6c90:	e7e3      	b.n	6c5a <trx_sram_read+0xc2>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6c92:	464a      	mov	r2, r9
    6c94:	7992      	ldrb	r2, [r2, #6]
    6c96:	2a01      	cmp	r2, #1
    6c98:	d01c      	beq.n	6cd4 <trx_sram_read+0x13c>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6c9a:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    6c9c:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    6c9e:	702f      	strb	r7, [r5, #0]
		data++;
    6ca0:	3501      	adds	r5, #1
	while (length--) {
    6ca2:	4565      	cmp	r5, ip
    6ca4:	d01a      	beq.n	6cdc <trx_sram_read+0x144>
	SercomSpi *const spi_module = &(module->hw->SPI);
    6ca6:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6ca8:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    6caa:	4202      	tst	r2, r0
    6cac:	d0fc      	beq.n	6ca8 <trx_sram_read+0x110>
    6cae:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    6cb0:	4202      	tst	r2, r0
    6cb2:	d001      	beq.n	6cb8 <trx_sram_read+0x120>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6cb4:	4652      	mov	r2, sl
    6cb6:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6cb8:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    6cba:	4222      	tst	r2, r4
    6cbc:	d0fc      	beq.n	6cb8 <trx_sram_read+0x120>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6cbe:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    6cc0:	420a      	tst	r2, r1
    6cc2:	d0fc      	beq.n	6cbe <trx_sram_read+0x126>
    6cc4:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6cc6:	420a      	tst	r2, r1
    6cc8:	d0e9      	beq.n	6c9e <trx_sram_read+0x106>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6cca:	8b5a      	ldrh	r2, [r3, #26]
    6ccc:	420a      	tst	r2, r1
    6cce:	d0e0      	beq.n	6c92 <trx_sram_read+0xfa>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6cd0:	8359      	strh	r1, [r3, #26]
    6cd2:	e7de      	b.n	6c92 <trx_sram_read+0xfa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    6cd4:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    6cd6:	05ff      	lsls	r7, r7, #23
    6cd8:	0dff      	lsrs	r7, r7, #23
    6cda:	e7e0      	b.n	6c9e <trx_sram_read+0x106>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    6cdc:	2200      	movs	r2, #0
    6cde:	490d      	ldr	r1, [pc, #52]	; (6d14 <trx_sram_read+0x17c>)
    6ce0:	480b      	ldr	r0, [pc, #44]	; (6d10 <trx_sram_read+0x178>)
    6ce2:	4b0d      	ldr	r3, [pc, #52]	; (6d18 <trx_sram_read+0x180>)
    6ce4:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    6ce6:	23ff      	movs	r3, #255	; 0xff
    6ce8:	4642      	mov	r2, r8
    6cea:	4213      	tst	r3, r2
    6cec:	d005      	beq.n	6cfa <trx_sram_read+0x162>
		cpu_irq_enable();
    6cee:	2201      	movs	r2, #1
    6cf0:	4b06      	ldr	r3, [pc, #24]	; (6d0c <trx_sram_read+0x174>)
    6cf2:	701a      	strb	r2, [r3, #0]
    6cf4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    6cf8:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    6cfa:	b002      	add	sp, #8
    6cfc:	bc1c      	pop	{r2, r3, r4}
    6cfe:	4690      	mov	r8, r2
    6d00:	4699      	mov	r9, r3
    6d02:	46a2      	mov	sl, r4
    6d04:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6d06:	46c0      	nop			; (mov r8, r8)
    6d08:	00000155 	.word	0x00000155
    6d0c:	2000000a 	.word	0x2000000a
    6d10:	200009e0 	.word	0x200009e0
    6d14:	2000329c 	.word	0x2000329c
    6d18:	000035b1 	.word	0x000035b1
    6d1c:	20003294 	.word	0x20003294

00006d20 <trx_aes_wrrd>:
 * @param addr Start address in the SRAM for the write operation
 * @param idata Pointer to the data written/read into/from SRAM
 * @param length Number of bytes written/read into/from SRAM
 */
void trx_aes_wrrd(uint8_t addr, uint8_t *idata, uint8_t length)
{
    6d20:	b5f0      	push	{r4, r5, r6, r7, lr}
    6d22:	46d6      	mov	lr, sl
    6d24:	464f      	mov	r7, r9
    6d26:	4646      	mov	r6, r8
    6d28:	b5c0      	push	{r6, r7, lr}
    6d2a:	0006      	movs	r6, r0
    6d2c:	468a      	mov	sl, r1
    6d2e:	0014      	movs	r4, r2
#if SAMD || SAMR21 || SAML21 || SAMR30
	uint16_t odata_var = 0;
#endif
	uint8_t temp;

	delay_us(1); /* wap_rf4ce */
    6d30:	2001      	movs	r0, #1
    6d32:	4b76      	ldr	r3, [pc, #472]	; (6f0c <trx_aes_wrrd+0x1ec>)
    6d34:	4798      	blx	r3

	ENTER_TRX_REGION();
    6d36:	2100      	movs	r1, #0
    6d38:	2000      	movs	r0, #0
    6d3a:	4b75      	ldr	r3, [pc, #468]	; (6f10 <trx_aes_wrrd+0x1f0>)
    6d3c:	4798      	blx	r3
		/* wait until SPI gets available */
	}
#endif
#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    6d3e:	4f75      	ldr	r7, [pc, #468]	; (6f14 <trx_aes_wrrd+0x1f4>)
    6d40:	2201      	movs	r2, #1
    6d42:	4975      	ldr	r1, [pc, #468]	; (6f18 <trx_aes_wrrd+0x1f8>)
    6d44:	0038      	movs	r0, r7
    6d46:	4b75      	ldr	r3, [pc, #468]	; (6f1c <trx_aes_wrrd+0x1fc>)
    6d48:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    6d4a:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	while (!spi_is_ready_to_write(&master)) {
    6d4c:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6d4e:	7e1a      	ldrb	r2, [r3, #24]
    6d50:	420a      	tst	r2, r1
    6d52:	d0fc      	beq.n	6d4e <trx_aes_wrrd+0x2e>
    6d54:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    6d56:	07d2      	lsls	r2, r2, #31
    6d58:	d501      	bpl.n	6d5e <trx_aes_wrrd+0x3e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6d5a:	2240      	movs	r2, #64	; 0x40
    6d5c:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    6d5e:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6d60:	7e1a      	ldrb	r2, [r3, #24]
    6d62:	420a      	tst	r2, r1
    6d64:	d0fc      	beq.n	6d60 <trx_aes_wrrd+0x40>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    6d66:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6d68:	7e1a      	ldrb	r2, [r3, #24]
    6d6a:	420a      	tst	r2, r1
    6d6c:	d0fc      	beq.n	6d68 <trx_aes_wrrd+0x48>
    6d6e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6d70:	0752      	lsls	r2, r2, #29
    6d72:	d50c      	bpl.n	6d8e <trx_aes_wrrd+0x6e>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6d74:	8b5a      	ldrh	r2, [r3, #26]
    6d76:	0752      	lsls	r2, r2, #29
    6d78:	d501      	bpl.n	6d7e <trx_aes_wrrd+0x5e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6d7a:	2204      	movs	r2, #4
    6d7c:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6d7e:	4a65      	ldr	r2, [pc, #404]	; (6f14 <trx_aes_wrrd+0x1f4>)
    6d80:	7992      	ldrb	r2, [r2, #6]
    6d82:	2a01      	cmp	r2, #1
    6d84:	d055      	beq.n	6e32 <trx_aes_wrrd+0x112>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6d86:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6d88:	b2d2      	uxtb	r2, r2
    6d8a:	4965      	ldr	r1, [pc, #404]	; (6f20 <trx_aes_wrrd+0x200>)
    6d8c:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* write SRAM start address */
	while (!spi_is_ready_to_write(&master)) {
    6d8e:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6d90:	7e1a      	ldrb	r2, [r3, #24]
    6d92:	420a      	tst	r2, r1
    6d94:	d0fc      	beq.n	6d90 <trx_aes_wrrd+0x70>
    6d96:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    6d98:	07d2      	lsls	r2, r2, #31
    6d9a:	d500      	bpl.n	6d9e <trx_aes_wrrd+0x7e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6d9c:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    6d9e:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6da0:	7e1a      	ldrb	r2, [r3, #24]
    6da2:	420a      	tst	r2, r1
    6da4:	d0fc      	beq.n	6da0 <trx_aes_wrrd+0x80>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    6da6:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6da8:	7e1a      	ldrb	r2, [r3, #24]
    6daa:	420a      	tst	r2, r1
    6dac:	d0fc      	beq.n	6da8 <trx_aes_wrrd+0x88>
    6dae:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6db0:	0752      	lsls	r2, r2, #29
    6db2:	d50c      	bpl.n	6dce <trx_aes_wrrd+0xae>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6db4:	8b5a      	ldrh	r2, [r3, #26]
    6db6:	0752      	lsls	r2, r2, #29
    6db8:	d501      	bpl.n	6dbe <trx_aes_wrrd+0x9e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6dba:	2204      	movs	r2, #4
    6dbc:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6dbe:	4a55      	ldr	r2, [pc, #340]	; (6f14 <trx_aes_wrrd+0x1f4>)
    6dc0:	7992      	ldrb	r2, [r2, #6]
    6dc2:	2a01      	cmp	r2, #1
    6dc4:	d03b      	beq.n	6e3e <trx_aes_wrrd+0x11e>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6dc6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6dc8:	b2d2      	uxtb	r2, r2
    6dca:	4955      	ldr	r1, [pc, #340]	; (6f20 <trx_aes_wrrd+0x200>)
    6dcc:	800a      	strh	r2, [r1, #0]

	/* now transfer data */
	odata = idata;

	/* write data byte 0 - the obtained value in SPDR is meaningless */
	while (!spi_is_ready_to_write(&master)) {
    6dce:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6dd0:	7e1a      	ldrb	r2, [r3, #24]
    6dd2:	420a      	tst	r2, r1
    6dd4:	d0fc      	beq.n	6dd0 <trx_aes_wrrd+0xb0>
    6dd6:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    6dd8:	07d2      	lsls	r2, r2, #31
    6dda:	d502      	bpl.n	6de2 <trx_aes_wrrd+0xc2>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6ddc:	4652      	mov	r2, sl
    6dde:	7812      	ldrb	r2, [r2, #0]
    6de0:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, *idata++);
	while (!spi_is_write_complete(&master)) {
    6de2:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6de4:	7e1a      	ldrb	r2, [r3, #24]
    6de6:	420a      	tst	r2, r1
    6de8:	d0fc      	beq.n	6de4 <trx_aes_wrrd+0xc4>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    6dea:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6dec:	7e1a      	ldrb	r2, [r3, #24]
    6dee:	420a      	tst	r2, r1
    6df0:	d0fc      	beq.n	6dec <trx_aes_wrrd+0xcc>
    6df2:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6df4:	0752      	lsls	r2, r2, #29
    6df6:	d50c      	bpl.n	6e12 <trx_aes_wrrd+0xf2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6df8:	8b5a      	ldrh	r2, [r3, #26]
    6dfa:	0752      	lsls	r2, r2, #29
    6dfc:	d501      	bpl.n	6e02 <trx_aes_wrrd+0xe2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6dfe:	2204      	movs	r2, #4
    6e00:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6e02:	4a44      	ldr	r2, [pc, #272]	; (6f14 <trx_aes_wrrd+0x1f4>)
    6e04:	7992      	ldrb	r2, [r2, #6]
    6e06:	2a01      	cmp	r2, #1
    6e08:	d01f      	beq.n	6e4a <trx_aes_wrrd+0x12a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6e0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6e0c:	b2db      	uxtb	r3, r3
    6e0e:	4a44      	ldr	r2, [pc, #272]	; (6f20 <trx_aes_wrrd+0x200>)
    6e10:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    6e12:	2700      	movs	r7, #0
    6e14:	2c00      	cmp	r4, #0
    6e16:	d043      	beq.n	6ea0 <trx_aes_wrrd+0x180>
    6e18:	4656      	mov	r6, sl
    6e1a:	3c01      	subs	r4, #1
    6e1c:	b2e4      	uxtb	r4, r4
    6e1e:	3401      	adds	r4, #1
    6e20:	44a2      	add	sl, r4
    6e22:	46d0      	mov	r8, sl
    6e24:	2700      	movs	r7, #0
	SercomSpi *const spi_module = &(module->hw->SPI);
    6e26:	4d3b      	ldr	r5, [pc, #236]	; (6f14 <trx_aes_wrrd+0x1f4>)
		while (!spi_is_ready_to_write(&master)) {
    6e28:	2001      	movs	r0, #1
		}
		spi_write(&master, *idata++);
		while (!spi_is_write_complete(&master)) {
    6e2a:	2402      	movs	r4, #2
		}
		while (!spi_is_ready_to_read(&master)) {
    6e2c:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6e2e:	46a9      	mov	r9, r5
    6e30:	e01b      	b.n	6e6a <trx_aes_wrrd+0x14a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    6e32:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6e34:	05d2      	lsls	r2, r2, #23
    6e36:	0dd2      	lsrs	r2, r2, #23
    6e38:	4939      	ldr	r1, [pc, #228]	; (6f20 <trx_aes_wrrd+0x200>)
    6e3a:	800a      	strh	r2, [r1, #0]
    6e3c:	e7a7      	b.n	6d8e <trx_aes_wrrd+0x6e>
    6e3e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6e40:	05d2      	lsls	r2, r2, #23
    6e42:	0dd2      	lsrs	r2, r2, #23
    6e44:	4936      	ldr	r1, [pc, #216]	; (6f20 <trx_aes_wrrd+0x200>)
    6e46:	800a      	strh	r2, [r1, #0]
    6e48:	e7c1      	b.n	6dce <trx_aes_wrrd+0xae>
    6e4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6e4c:	05db      	lsls	r3, r3, #23
    6e4e:	0ddb      	lsrs	r3, r3, #23
    6e50:	4a33      	ldr	r2, [pc, #204]	; (6f20 <trx_aes_wrrd+0x200>)
    6e52:	8013      	strh	r3, [r2, #0]
    6e54:	e7dd      	b.n	6e12 <trx_aes_wrrd+0xf2>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6e56:	464a      	mov	r2, r9
    6e58:	7992      	ldrb	r2, [r2, #6]
    6e5a:	2a01      	cmp	r2, #1
    6e5c:	d01c      	beq.n	6e98 <trx_aes_wrrd+0x178>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6e5e:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    6e60:	b2ff      	uxtb	r7, r7
		}

#if SAMD || SAMR21 || SAML21 || SAMR30
		spi_read(&master, &odata_var);
		*odata++ = (uint8_t)odata_var;
    6e62:	7037      	strb	r7, [r6, #0]
    6e64:	3601      	adds	r6, #1
	while (length > 0) {
    6e66:	45b0      	cmp	r8, r6
    6e68:	d01a      	beq.n	6ea0 <trx_aes_wrrd+0x180>
	SercomSpi *const spi_module = &(module->hw->SPI);
    6e6a:	682b      	ldr	r3, [r5, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6e6c:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    6e6e:	4202      	tst	r2, r0
    6e70:	d0fc      	beq.n	6e6c <trx_aes_wrrd+0x14c>
    6e72:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    6e74:	4202      	tst	r2, r0
    6e76:	d001      	beq.n	6e7c <trx_aes_wrrd+0x15c>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6e78:	7872      	ldrb	r2, [r6, #1]
    6e7a:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6e7c:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    6e7e:	4222      	tst	r2, r4
    6e80:	d0fc      	beq.n	6e7c <trx_aes_wrrd+0x15c>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6e82:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    6e84:	420a      	tst	r2, r1
    6e86:	d0fc      	beq.n	6e82 <trx_aes_wrrd+0x162>
    6e88:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6e8a:	420a      	tst	r2, r1
    6e8c:	d0e9      	beq.n	6e62 <trx_aes_wrrd+0x142>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6e8e:	8b5a      	ldrh	r2, [r3, #26]
    6e90:	420a      	tst	r2, r1
    6e92:	d0e0      	beq.n	6e56 <trx_aes_wrrd+0x136>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6e94:	8359      	strh	r1, [r3, #26]
    6e96:	e7de      	b.n	6e56 <trx_aes_wrrd+0x136>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    6e98:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    6e9a:	05ff      	lsls	r7, r7, #23
    6e9c:	0dff      	lsrs	r7, r7, #23
    6e9e:	e7e0      	b.n	6e62 <trx_aes_wrrd+0x142>
	SercomSpi *const spi_module = &(module->hw->SPI);
    6ea0:	4b1c      	ldr	r3, [pc, #112]	; (6f14 <trx_aes_wrrd+0x1f4>)
    6ea2:	681b      	ldr	r3, [r3, #0]
#endif
		length--;
	}

	/* To get the last data byte, write some dummy byte */
	while (!spi_is_ready_to_write(&master)) {
    6ea4:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6ea6:	7e1a      	ldrb	r2, [r3, #24]
    6ea8:	420a      	tst	r2, r1
    6eaa:	d0fc      	beq.n	6ea6 <trx_aes_wrrd+0x186>
    6eac:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    6eae:	07d2      	lsls	r2, r2, #31
    6eb0:	d501      	bpl.n	6eb6 <trx_aes_wrrd+0x196>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6eb2:	2200      	movs	r2, #0
    6eb4:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    6eb6:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6eb8:	7e1a      	ldrb	r2, [r3, #24]
    6eba:	420a      	tst	r2, r1
    6ebc:	d0fc      	beq.n	6eb8 <trx_aes_wrrd+0x198>
	}
	while (!spi_is_ready_to_read(&master)) {
    6ebe:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6ec0:	7e1a      	ldrb	r2, [r3, #24]
    6ec2:	420a      	tst	r2, r1
    6ec4:	d0fc      	beq.n	6ec0 <trx_aes_wrrd+0x1a0>
    6ec6:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6ec8:	0752      	lsls	r2, r2, #29
    6eca:	d50a      	bpl.n	6ee2 <trx_aes_wrrd+0x1c2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6ecc:	8b5a      	ldrh	r2, [r3, #26]
    6ece:	0752      	lsls	r2, r2, #29
    6ed0:	d501      	bpl.n	6ed6 <trx_aes_wrrd+0x1b6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6ed2:	2204      	movs	r2, #4
    6ed4:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6ed6:	4a0f      	ldr	r2, [pc, #60]	; (6f14 <trx_aes_wrrd+0x1f4>)
    6ed8:	7992      	ldrb	r2, [r2, #6]
    6eda:	2a01      	cmp	r2, #1
    6edc:	d011      	beq.n	6f02 <trx_aes_wrrd+0x1e2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6ede:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    6ee0:	b2ff      	uxtb	r7, r7
	}
#if SAMD || SAMR21 || SAML21 || SAMR30
	spi_read(&master, &odata_var);
	*odata = (uint8_t)odata_var;
    6ee2:	4653      	mov	r3, sl
    6ee4:	701f      	strb	r7, [r3, #0]
#else
	spi_read(&master, (uint16_t *)odata);
#endif

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    6ee6:	2200      	movs	r2, #0
    6ee8:	490b      	ldr	r1, [pc, #44]	; (6f18 <trx_aes_wrrd+0x1f8>)
    6eea:	480a      	ldr	r0, [pc, #40]	; (6f14 <trx_aes_wrrd+0x1f4>)
    6eec:	4b0b      	ldr	r3, [pc, #44]	; (6f1c <trx_aes_wrrd+0x1fc>)
    6eee:	4798      	blx	r3
	spi_read_packet(AT86RFX_SPI, odata, 1);

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	LEAVE_TRX_REGION();
    6ef0:	2100      	movs	r1, #0
    6ef2:	2000      	movs	r0, #0
    6ef4:	4b0b      	ldr	r3, [pc, #44]	; (6f24 <trx_aes_wrrd+0x204>)
    6ef6:	4798      	blx	r3
}
    6ef8:	bc1c      	pop	{r2, r3, r4}
    6efa:	4690      	mov	r8, r2
    6efc:	4699      	mov	r9, r3
    6efe:	46a2      	mov	sl, r4
    6f00:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    6f02:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    6f04:	05ff      	lsls	r7, r7, #23
    6f06:	0dff      	lsrs	r7, r7, #23
    6f08:	e7eb      	b.n	6ee2 <trx_aes_wrrd+0x1c2>
    6f0a:	46c0      	nop			; (mov r8, r8)
    6f0c:	00000155 	.word	0x00000155
    6f10:	00002d01 	.word	0x00002d01
    6f14:	200009e0 	.word	0x200009e0
    6f18:	2000329c 	.word	0x2000329c
    6f1c:	000035b1 	.word	0x000035b1
    6f20:	20003294 	.word	0x20003294
    6f24:	00002ce1 	.word	0x00002ce1

00006f28 <appCmdDataConf>:

/*************************************************************************//**
*****************************************************************************/
static void appCmdDataConf(uint8_t msgConfHandle, miwi_status_t status, uint8_t* msgPointer)
{
}
    6f28:	4770      	bx	lr
	...

00006f2c <appCmdIdentifyPeriodTimerHandler>:
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    6f2c:	2280      	movs	r2, #128	; 0x80
    6f2e:	0312      	lsls	r2, r2, #12
    6f30:	4b01      	ldr	r3, [pc, #4]	; (6f38 <appCmdIdentifyPeriodTimerHandler+0xc>)
    6f32:	61da      	str	r2, [r3, #28]
{
#if (LED_COUNT > 0)
	LED_Toggle(LED_IDENTIFY);
#endif
	(void)timer;
}
    6f34:	4770      	bx	lr
    6f36:	46c0      	nop			; (mov r8, r8)
    6f38:	41004400 	.word	0x41004400

00006f3c <appCmdIdentifyDurationTimerHandler>:
{
    6f3c:	b510      	push	{r4, lr}
		port_base->OUTSET.reg = pin_mask;
    6f3e:	2280      	movs	r2, #128	; 0x80
    6f40:	0312      	lsls	r2, r2, #12
    6f42:	4b03      	ldr	r3, [pc, #12]	; (6f50 <appCmdIdentifyDurationTimerHandler+0x14>)
    6f44:	619a      	str	r2, [r3, #24]
	SYS_TimerStop(&appCmdIdentifyPeriodTimer);
    6f46:	4803      	ldr	r0, [pc, #12]	; (6f54 <appCmdIdentifyDurationTimerHandler+0x18>)
    6f48:	4b03      	ldr	r3, [pc, #12]	; (6f58 <appCmdIdentifyDurationTimerHandler+0x1c>)
    6f4a:	4798      	blx	r3
}
    6f4c:	bd10      	pop	{r4, pc}
    6f4e:	46c0      	nop			; (mov r8, r8)
    6f50:	41004400 	.word	0x41004400
    6f54:	2000035c 	.word	0x2000035c
    6f58:	00005fcd 	.word	0x00005fcd

00006f5c <appCmdHandle>:
{
    6f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6f5e:	0004      	movs	r4, r0
		return false;
    6f60:	2000      	movs	r0, #0
	if (size < sizeof(AppCmdHeader_t)) {
    6f62:	2900      	cmp	r1, #0
    6f64:	d002      	beq.n	6f6c <appCmdHandle+0x10>
	if (APP_COMMAND_ID_IDENTIFY == header->id) {
    6f66:	7823      	ldrb	r3, [r4, #0]
    6f68:	2b10      	cmp	r3, #16
    6f6a:	d000      	beq.n	6f6e <appCmdHandle+0x12>
}
    6f6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (sizeof(AppCmdIdentify_t) != size) {
    6f6e:	2905      	cmp	r1, #5
    6f70:	d1fc      	bne.n	6f6c <appCmdHandle+0x10>
		SYS_TimerStop(&appCmdIdentifyDurationTimer);
    6f72:	4e12      	ldr	r6, [pc, #72]	; (6fbc <appCmdHandle+0x60>)
    6f74:	0030      	movs	r0, r6
    6f76:	4f12      	ldr	r7, [pc, #72]	; (6fc0 <appCmdHandle+0x64>)
    6f78:	47b8      	blx	r7
		SYS_TimerStop(&appCmdIdentifyPeriodTimer);
    6f7a:	4d12      	ldr	r5, [pc, #72]	; (6fc4 <appCmdHandle+0x68>)
    6f7c:	0028      	movs	r0, r5
    6f7e:	47b8      	blx	r7
		appCmdIdentifyDurationTimer.interval = req->duration;
    6f80:	7862      	ldrb	r2, [r4, #1]
    6f82:	78a3      	ldrb	r3, [r4, #2]
    6f84:	021b      	lsls	r3, r3, #8
    6f86:	4313      	orrs	r3, r2
    6f88:	60b3      	str	r3, [r6, #8]
		appCmdIdentifyDurationTimer.mode = SYS_TIMER_INTERVAL_MODE;
    6f8a:	2300      	movs	r3, #0
    6f8c:	7333      	strb	r3, [r6, #12]
			= appCmdIdentifyDurationTimerHandler;
    6f8e:	4b0e      	ldr	r3, [pc, #56]	; (6fc8 <appCmdHandle+0x6c>)
    6f90:	6133      	str	r3, [r6, #16]
		SYS_TimerStart(&appCmdIdentifyDurationTimer);
    6f92:	0030      	movs	r0, r6
    6f94:	4e0d      	ldr	r6, [pc, #52]	; (6fcc <appCmdHandle+0x70>)
    6f96:	47b0      	blx	r6
		appCmdIdentifyPeriodTimer.interval = req->period;
    6f98:	78e2      	ldrb	r2, [r4, #3]
    6f9a:	7923      	ldrb	r3, [r4, #4]
    6f9c:	021b      	lsls	r3, r3, #8
    6f9e:	4313      	orrs	r3, r2
    6fa0:	60ab      	str	r3, [r5, #8]
		appCmdIdentifyPeriodTimer.mode = SYS_TIMER_PERIODIC_MODE;
    6fa2:	2301      	movs	r3, #1
    6fa4:	732b      	strb	r3, [r5, #12]
			= appCmdIdentifyPeriodTimerHandler;
    6fa6:	4b0a      	ldr	r3, [pc, #40]	; (6fd0 <appCmdHandle+0x74>)
    6fa8:	612b      	str	r3, [r5, #16]
		SYS_TimerStart(&appCmdIdentifyPeriodTimer);
    6faa:	0028      	movs	r0, r5
    6fac:	47b0      	blx	r6
		port_base->OUTCLR.reg = pin_mask;
    6fae:	2280      	movs	r2, #128	; 0x80
    6fb0:	0312      	lsls	r2, r2, #12
    6fb2:	4b08      	ldr	r3, [pc, #32]	; (6fd4 <appCmdHandle+0x78>)
    6fb4:	615a      	str	r2, [r3, #20]
		return true;
    6fb6:	2001      	movs	r0, #1
    6fb8:	e7d8      	b.n	6f6c <appCmdHandle+0x10>
    6fba:	46c0      	nop			; (mov r8, r8)
    6fbc:	20000348 	.word	0x20000348
    6fc0:	00005fcd 	.word	0x00005fcd
    6fc4:	2000035c 	.word	0x2000035c
    6fc8:	00006f3d 	.word	0x00006f3d
    6fcc:	00006039 	.word	0x00006039
    6fd0:	00006f2d 	.word	0x00006f2d
    6fd4:	41004400 	.word	0x41004400

00006fd8 <APP_CommandsInit>:
	appCmdIdentifyDurationTimer.mode = SYS_TIMER_INTERVAL_MODE;
    6fd8:	4b05      	ldr	r3, [pc, #20]	; (6ff0 <APP_CommandsInit+0x18>)
    6fda:	2200      	movs	r2, #0
    6fdc:	731a      	strb	r2, [r3, #12]
	appCmdIdentifyDurationTimer.handler = appCmdIdentifyDurationTimerHandler;
    6fde:	4a05      	ldr	r2, [pc, #20]	; (6ff4 <APP_CommandsInit+0x1c>)
    6fe0:	611a      	str	r2, [r3, #16]
	appCmdIdentifyPeriodTimer.mode = SYS_TIMER_PERIODIC_MODE;
    6fe2:	4b05      	ldr	r3, [pc, #20]	; (6ff8 <APP_CommandsInit+0x20>)
    6fe4:	2201      	movs	r2, #1
    6fe6:	731a      	strb	r2, [r3, #12]
	appCmdIdentifyPeriodTimer.handler = appCmdIdentifyPeriodTimerHandler;
    6fe8:	4a04      	ldr	r2, [pc, #16]	; (6ffc <APP_CommandsInit+0x24>)
    6fea:	611a      	str	r2, [r3, #16]
}
    6fec:	4770      	bx	lr
    6fee:	46c0      	nop			; (mov r8, r8)
    6ff0:	20000348 	.word	0x20000348
    6ff4:	00006f3d 	.word	0x00006f3d
    6ff8:	2000035c 	.word	0x2000035c
    6ffc:	00006f2d 	.word	0x00006f2d

00007000 <APP_CommandsByteReceived>:
{
    7000:	b510      	push	{r4, lr}
    7002:	b088      	sub	sp, #32
	switch (appCmdUartState) {
    7004:	4b4b      	ldr	r3, [pc, #300]	; (7134 <APP_CommandsByteReceived+0x134>)
    7006:	781a      	ldrb	r2, [r3, #0]
    7008:	2a04      	cmp	r2, #4
    700a:	d85d      	bhi.n	70c8 <APP_CommandsByteReceived+0xc8>
    700c:	0093      	lsls	r3, r2, #2
    700e:	4a4a      	ldr	r2, [pc, #296]	; (7138 <APP_CommandsByteReceived+0x138>)
    7010:	58d3      	ldr	r3, [r2, r3]
    7012:	469f      	mov	pc, r3
		if (0x10 == byte) {
    7014:	2810      	cmp	r0, #16
    7016:	d157      	bne.n	70c8 <APP_CommandsByteReceived+0xc8>
			appCmdUartPtr = 0;
    7018:	2200      	movs	r2, #0
    701a:	4b48      	ldr	r3, [pc, #288]	; (713c <APP_CommandsByteReceived+0x13c>)
    701c:	701a      	strb	r2, [r3, #0]
			appCmdUartCsum = byte;
    701e:	3210      	adds	r2, #16
    7020:	4b47      	ldr	r3, [pc, #284]	; (7140 <APP_CommandsByteReceived+0x140>)
    7022:	701a      	strb	r2, [r3, #0]
			appCmdUartState = APP_CMD_UART_STATE_SYNC;
    7024:	3a0f      	subs	r2, #15
    7026:	4b43      	ldr	r3, [pc, #268]	; (7134 <APP_CommandsByteReceived+0x134>)
    7028:	701a      	strb	r2, [r3, #0]
    702a:	e04d      	b.n	70c8 <APP_CommandsByteReceived+0xc8>
		appCmdUartCsum += byte;
    702c:	4a44      	ldr	r2, [pc, #272]	; (7140 <APP_CommandsByteReceived+0x140>)
    702e:	7813      	ldrb	r3, [r2, #0]
    7030:	18c3      	adds	r3, r0, r3
    7032:	7013      	strb	r3, [r2, #0]
		if (0x02 == byte) {
    7034:	2802      	cmp	r0, #2
    7036:	d003      	beq.n	7040 <APP_CommandsByteReceived+0x40>
			appCmdUartState = APP_CMD_UART_STATE_IDLE;
    7038:	2200      	movs	r2, #0
    703a:	4b3e      	ldr	r3, [pc, #248]	; (7134 <APP_CommandsByteReceived+0x134>)
    703c:	701a      	strb	r2, [r3, #0]
    703e:	e043      	b.n	70c8 <APP_CommandsByteReceived+0xc8>
			appCmdUartState = APP_CMD_UART_STATE_DATA;
    7040:	2202      	movs	r2, #2
    7042:	4b3c      	ldr	r3, [pc, #240]	; (7134 <APP_CommandsByteReceived+0x134>)
    7044:	701a      	strb	r2, [r3, #0]
    7046:	e03f      	b.n	70c8 <APP_CommandsByteReceived+0xc8>
		appCmdUartCsum += byte;
    7048:	4a3d      	ldr	r2, [pc, #244]	; (7140 <APP_CommandsByteReceived+0x140>)
    704a:	7813      	ldrb	r3, [r2, #0]
    704c:	18c3      	adds	r3, r0, r3
    704e:	7013      	strb	r3, [r2, #0]
		if (0x10 == byte) {
    7050:	2810      	cmp	r0, #16
    7052:	d00d      	beq.n	7070 <APP_CommandsByteReceived+0x70>
			appCmdUartBuf[appCmdUartPtr++] = byte;
    7054:	4a39      	ldr	r2, [pc, #228]	; (713c <APP_CommandsByteReceived+0x13c>)
    7056:	7813      	ldrb	r3, [r2, #0]
    7058:	1c59      	adds	r1, r3, #1
    705a:	7011      	strb	r1, [r2, #0]
    705c:	4a39      	ldr	r2, [pc, #228]	; (7144 <APP_CommandsByteReceived+0x144>)
    705e:	54d0      	strb	r0, [r2, r3]
		if (appCmdUartPtr == APP_CMD_UART_BUFFER_SIZE) {
    7060:	4b36      	ldr	r3, [pc, #216]	; (713c <APP_CommandsByteReceived+0x13c>)
    7062:	781b      	ldrb	r3, [r3, #0]
    7064:	2b10      	cmp	r3, #16
    7066:	d12f      	bne.n	70c8 <APP_CommandsByteReceived+0xc8>
			appCmdUartState = APP_CMD_UART_STATE_IDLE;
    7068:	2200      	movs	r2, #0
    706a:	4b32      	ldr	r3, [pc, #200]	; (7134 <APP_CommandsByteReceived+0x134>)
    706c:	701a      	strb	r2, [r3, #0]
    706e:	e02b      	b.n	70c8 <APP_CommandsByteReceived+0xc8>
			appCmdUartState = APP_CMD_UART_STATE_MARK;
    7070:	2203      	movs	r2, #3
    7072:	4b30      	ldr	r3, [pc, #192]	; (7134 <APP_CommandsByteReceived+0x134>)
    7074:	701a      	strb	r2, [r3, #0]
    7076:	e7f3      	b.n	7060 <APP_CommandsByteReceived+0x60>
		appCmdUartCsum += byte;
    7078:	4a31      	ldr	r2, [pc, #196]	; (7140 <APP_CommandsByteReceived+0x140>)
    707a:	7813      	ldrb	r3, [r2, #0]
    707c:	18c3      	adds	r3, r0, r3
    707e:	7013      	strb	r3, [r2, #0]
		if (0x10 == byte) {
    7080:	2810      	cmp	r0, #16
    7082:	d005      	beq.n	7090 <APP_CommandsByteReceived+0x90>
		} else if (0x03 == byte) {
    7084:	2803      	cmp	r0, #3
    7086:	d014      	beq.n	70b2 <APP_CommandsByteReceived+0xb2>
			appCmdUartState = APP_CMD_UART_STATE_IDLE;
    7088:	2200      	movs	r2, #0
    708a:	4b2a      	ldr	r3, [pc, #168]	; (7134 <APP_CommandsByteReceived+0x134>)
    708c:	701a      	strb	r2, [r3, #0]
    708e:	e01b      	b.n	70c8 <APP_CommandsByteReceived+0xc8>
			appCmdUartBuf[appCmdUartPtr++] = byte;
    7090:	492a      	ldr	r1, [pc, #168]	; (713c <APP_CommandsByteReceived+0x13c>)
    7092:	780a      	ldrb	r2, [r1, #0]
    7094:	1c53      	adds	r3, r2, #1
    7096:	b2db      	uxtb	r3, r3
    7098:	700b      	strb	r3, [r1, #0]
    709a:	492a      	ldr	r1, [pc, #168]	; (7144 <APP_CommandsByteReceived+0x144>)
    709c:	5488      	strb	r0, [r1, r2]
			if (appCmdUartPtr == APP_CMD_UART_BUFFER_SIZE) {
    709e:	2b10      	cmp	r3, #16
    70a0:	d003      	beq.n	70aa <APP_CommandsByteReceived+0xaa>
				appCmdUartState = APP_CMD_UART_STATE_DATA;
    70a2:	2202      	movs	r2, #2
    70a4:	4b23      	ldr	r3, [pc, #140]	; (7134 <APP_CommandsByteReceived+0x134>)
    70a6:	701a      	strb	r2, [r3, #0]
    70a8:	e00e      	b.n	70c8 <APP_CommandsByteReceived+0xc8>
				appCmdUartState = APP_CMD_UART_STATE_IDLE;
    70aa:	2200      	movs	r2, #0
    70ac:	4b21      	ldr	r3, [pc, #132]	; (7134 <APP_CommandsByteReceived+0x134>)
    70ae:	701a      	strb	r2, [r3, #0]
    70b0:	e00a      	b.n	70c8 <APP_CommandsByteReceived+0xc8>
			appCmdUartState = APP_CMD_UART_STATE_CSUM;
    70b2:	2204      	movs	r2, #4
    70b4:	4b1f      	ldr	r3, [pc, #124]	; (7134 <APP_CommandsByteReceived+0x134>)
    70b6:	701a      	strb	r2, [r3, #0]
    70b8:	e006      	b.n	70c8 <APP_CommandsByteReceived+0xc8>
		if (byte == appCmdUartCsum) {
    70ba:	4b21      	ldr	r3, [pc, #132]	; (7140 <APP_CommandsByteReceived+0x140>)
    70bc:	781b      	ldrb	r3, [r3, #0]
    70be:	4283      	cmp	r3, r0
    70c0:	d004      	beq.n	70cc <APP_CommandsByteReceived+0xcc>
		appCmdUartState = APP_CMD_UART_STATE_IDLE;
    70c2:	2200      	movs	r2, #0
    70c4:	4b1b      	ldr	r3, [pc, #108]	; (7134 <APP_CommandsByteReceived+0x134>)
    70c6:	701a      	strb	r2, [r3, #0]
}
    70c8:	b008      	add	sp, #32
    70ca:	bd10      	pop	{r4, pc}
			appCmdUartProcess(appCmdUartBuf, appCmdUartPtr);
    70cc:	4b1b      	ldr	r3, [pc, #108]	; (713c <APP_CommandsByteReceived+0x13c>)
	if (size < sizeof(AppCmdUartHeader_t)) {
    70ce:	781b      	ldrb	r3, [r3, #0]
    70d0:	2b08      	cmp	r3, #8
    70d2:	d9f6      	bls.n	70c2 <APP_CommandsByteReceived+0xc2>
	if (APP_COMMAND_ID_IDENTIFY == header->commandId) {
    70d4:	4b1b      	ldr	r3, [pc, #108]	; (7144 <APP_CommandsByteReceived+0x144>)
    70d6:	781b      	ldrb	r3, [r3, #0]
    70d8:	2b10      	cmp	r3, #16
    70da:	d1f2      	bne.n	70c2 <APP_CommandsByteReceived+0xc2>
		cmd.id = APP_COMMAND_ID_IDENTIFY;
    70dc:	2210      	movs	r2, #16
    70de:	ab06      	add	r3, sp, #24
    70e0:	701a      	strb	r2, [r3, #0]
		cmd.duration = uartCmd->duration;
    70e2:	4a18      	ldr	r2, [pc, #96]	; (7144 <APP_CommandsByteReceived+0x144>)
    70e4:	6893      	ldr	r3, [r2, #8]
    70e6:	021b      	lsls	r3, r3, #8
    70e8:	2119      	movs	r1, #25
    70ea:	4469      	add	r1, sp
    70ec:	0c1b      	lsrs	r3, r3, #16
    70ee:	700b      	strb	r3, [r1, #0]
    70f0:	0a1b      	lsrs	r3, r3, #8
    70f2:	704b      	strb	r3, [r1, #1]
		cmd.period = uartCmd->period;
    70f4:	7ad0      	ldrb	r0, [r2, #11]
    70f6:	7b11      	ldrb	r1, [r2, #12]
    70f8:	231b      	movs	r3, #27
    70fa:	446b      	add	r3, sp
    70fc:	7018      	strb	r0, [r3, #0]
    70fe:	7059      	strb	r1, [r3, #1]
		appCmdBuffer(header->dstAddr, (uint8_t *)&cmd,
    7100:	6813      	ldr	r3, [r2, #0]
    7102:	0a1b      	lsrs	r3, r3, #8
    7104:	b29b      	uxth	r3, r3
	if (0 == addr)
    7106:	2b00      	cmp	r3, #0
    7108:	d00f      	beq.n	712a <APP_CommandsByteReceived+0x12a>
    710a:	2116      	movs	r1, #22
    710c:	4469      	add	r1, sp
    710e:	800b      	strh	r3, [r1, #0]
	MiApp_SendData(SHORT_ADDR_LEN, (uint8_t*)&addr, size, payload, wsnmsghandle, true, appCmdDataConf);
    7110:	4b0d      	ldr	r3, [pc, #52]	; (7148 <APP_CommandsByteReceived+0x148>)
    7112:	9302      	str	r3, [sp, #8]
    7114:	2301      	movs	r3, #1
    7116:	9301      	str	r3, [sp, #4]
    7118:	4b0c      	ldr	r3, [pc, #48]	; (714c <APP_CommandsByteReceived+0x14c>)
    711a:	781b      	ldrb	r3, [r3, #0]
    711c:	9300      	str	r3, [sp, #0]
    711e:	ab06      	add	r3, sp, #24
    7120:	2205      	movs	r2, #5
    7122:	2002      	movs	r0, #2
    7124:	4c0a      	ldr	r4, [pc, #40]	; (7150 <APP_CommandsByteReceived+0x150>)
    7126:	47a0      	blx	r4
    7128:	e7cb      	b.n	70c2 <APP_CommandsByteReceived+0xc2>
		appCmdHandle(data, size);
    712a:	2105      	movs	r1, #5
    712c:	a806      	add	r0, sp, #24
    712e:	4b09      	ldr	r3, [pc, #36]	; (7154 <APP_CommandsByteReceived+0x154>)
    7130:	4798      	blx	r3
    7132:	e7c6      	b.n	70c2 <APP_CommandsByteReceived+0xc2>
    7134:	20000382 	.word	0x20000382
    7138:	0000df48 	.word	0x0000df48
    713c:	20000381 	.word	0x20000381
    7140:	20000380 	.word	0x20000380
    7144:	20000370 	.word	0x20000370
    7148:	00006f29 	.word	0x00006f29
    714c:	200032d8 	.word	0x200032d8
    7150:	00007f6d 	.word	0x00007f6d
    7154:	00006f5d 	.word	0x00006f5d

00007158 <socket_cb>:
	return state;
}

	
void socket_cb(SOCKET sock, uint8_t u8Msg, void *pvMsg)
{
    7158:	b570      	push	{r4, r5, r6, lr}
    715a:	0014      	movs	r4, r2
	switch(u8Msg) 
    715c:	2907      	cmp	r1, #7
    715e:	d85e      	bhi.n	721e <socket_cb+0xc6>
    7160:	0089      	lsls	r1, r1, #2
    7162:	4b6a      	ldr	r3, [pc, #424]	; (730c <socket_cb+0x1b4>)
    7164:	585b      	ldr	r3, [r3, r1]
    7166:	469f      	mov	pc, r3
	{
		case SOCKET_MSG_BIND:
		{
			tstrSocketBindMsg *pstrBind = (tstrSocketBindMsg *)pvMsg;			
			if(pstrBind && pstrBind->status == 0) {
    7168:	2a00      	cmp	r2, #0
    716a:	d003      	beq.n	7174 <socket_cb+0x1c>
    716c:	2300      	movs	r3, #0
    716e:	56d3      	ldrsb	r3, [r2, r3]
    7170:	2b00      	cmp	r3, #0
    7172:	d007      	beq.n	7184 <socket_cb+0x2c>
				listen(tcp_server_socket, 0);				
			} else {
				close(tcp_server_socket);
    7174:	4c66      	ldr	r4, [pc, #408]	; (7310 <socket_cb+0x1b8>)
    7176:	2000      	movs	r0, #0
    7178:	5620      	ldrsb	r0, [r4, r0]
    717a:	4b66      	ldr	r3, [pc, #408]	; (7314 <socket_cb+0x1bc>)
    717c:	4798      	blx	r3
				tcp_server_socket = -1;
    717e:	23ff      	movs	r3, #255	; 0xff
    7180:	7023      	strb	r3, [r4, #0]
    7182:	e04c      	b.n	721e <socket_cb+0xc6>
				listen(tcp_server_socket, 0);				
    7184:	4b62      	ldr	r3, [pc, #392]	; (7310 <socket_cb+0x1b8>)
    7186:	2000      	movs	r0, #0
    7188:	5618      	ldrsb	r0, [r3, r0]
    718a:	2100      	movs	r1, #0
    718c:	4b62      	ldr	r3, [pc, #392]	; (7318 <socket_cb+0x1c0>)
    718e:	4798      	blx	r3
    7190:	e045      	b.n	721e <socket_cb+0xc6>
		break;	

		case SOCKET_MSG_LISTEN:
		{
			tstrSocketListenMsg *pstrListen = (tstrSocketListenMsg *)pvMsg;
			if(pstrListen && pstrListen->status == 0){
    7192:	2a00      	cmp	r2, #0
    7194:	d003      	beq.n	719e <socket_cb+0x46>
    7196:	2300      	movs	r3, #0
    7198:	56d3      	ldrsb	r3, [r2, r3]
    719a:	2b00      	cmp	r3, #0
    719c:	d007      	beq.n	71ae <socket_cb+0x56>
				accept(tcp_server_socket, NULL, NULL);
			} else {
				close(tcp_server_socket);
    719e:	4c5c      	ldr	r4, [pc, #368]	; (7310 <socket_cb+0x1b8>)
    71a0:	2000      	movs	r0, #0
    71a2:	5620      	ldrsb	r0, [r4, r0]
    71a4:	4b5b      	ldr	r3, [pc, #364]	; (7314 <socket_cb+0x1bc>)
    71a6:	4798      	blx	r3
				tcp_server_socket = -1;
    71a8:	23ff      	movs	r3, #255	; 0xff
    71aa:	7023      	strb	r3, [r4, #0]
    71ac:	e037      	b.n	721e <socket_cb+0xc6>
				accept(tcp_server_socket, NULL, NULL);
    71ae:	4b58      	ldr	r3, [pc, #352]	; (7310 <socket_cb+0x1b8>)
    71b0:	2000      	movs	r0, #0
    71b2:	5618      	ldrsb	r0, [r3, r0]
    71b4:	2200      	movs	r2, #0
    71b6:	2100      	movs	r1, #0
    71b8:	4b58      	ldr	r3, [pc, #352]	; (731c <socket_cb+0x1c4>)
    71ba:	4798      	blx	r3
    71bc:	e02f      	b.n	721e <socket_cb+0xc6>
		
		case SOCKET_MSG_ACCEPT:
		{				
			tstrSocketAcceptMsg *pstrAccept = (tstrSocketAcceptMsg *)pvMsg;
			
			if(pstrAccept) {
    71be:	2a00      	cmp	r2, #0
    71c0:	d011      	beq.n	71e6 <socket_cb+0x8e>
				accept(tcp_server_socket, NULL, NULL);
    71c2:	4b53      	ldr	r3, [pc, #332]	; (7310 <socket_cb+0x1b8>)
    71c4:	2000      	movs	r0, #0
    71c6:	5618      	ldrsb	r0, [r3, r0]
    71c8:	2200      	movs	r2, #0
    71ca:	2100      	movs	r1, #0
    71cc:	4b53      	ldr	r3, [pc, #332]	; (731c <socket_cb+0x1c4>)
    71ce:	4798      	blx	r3
				tcp_client_socket = pstrAccept->sock;
    71d0:	2000      	movs	r0, #0
    71d2:	5620      	ldrsb	r0, [r4, r0]
    71d4:	4b52      	ldr	r3, [pc, #328]	; (7320 <socket_cb+0x1c8>)
    71d6:	7018      	strb	r0, [r3, #0]
				recv(tcp_client_socket, gau8SocketTestBuffer, sizeof(gau8SocketTestBuffer), 1000);		
    71d8:	23fa      	movs	r3, #250	; 0xfa
    71da:	009b      	lsls	r3, r3, #2
    71dc:	4a51      	ldr	r2, [pc, #324]	; (7324 <socket_cb+0x1cc>)
    71de:	4952      	ldr	r1, [pc, #328]	; (7328 <socket_cb+0x1d0>)
    71e0:	4d52      	ldr	r5, [pc, #328]	; (732c <socket_cb+0x1d4>)
    71e2:	47a8      	blx	r5
    71e4:	e010      	b.n	7208 <socket_cb+0xb0>
			} else {
				close(tcp_server_socket);
    71e6:	4c4a      	ldr	r4, [pc, #296]	; (7310 <socket_cb+0x1b8>)
    71e8:	2000      	movs	r0, #0
    71ea:	5620      	ldrsb	r0, [r4, r0]
    71ec:	4b49      	ldr	r3, [pc, #292]	; (7314 <socket_cb+0x1bc>)
    71ee:	4798      	blx	r3
				tcp_server_socket = -1;				
    71f0:	23ff      	movs	r3, #255	; 0xff
    71f2:	7023      	strb	r3, [r4, #0]
			tstrSocketConnectMsg *pstrConnect = (tstrSocketConnectMsg *)pvMsg;
			
			if(pstrConnect && pstrConnect->s8Error >= 0){
				send(tcp_client_socket, &slaveDef, sizeof(slaveDef), 0);
			} else {
				close(tcp_client_socket);
    71f4:	4c4a      	ldr	r4, [pc, #296]	; (7320 <socket_cb+0x1c8>)
    71f6:	2000      	movs	r0, #0
    71f8:	5620      	ldrsb	r0, [r4, r0]
    71fa:	4b46      	ldr	r3, [pc, #280]	; (7314 <socket_cb+0x1bc>)
    71fc:	4798      	blx	r3
				tcp_client_socket = -1;
    71fe:	23ff      	movs	r3, #255	; 0xff
    7200:	7023      	strb	r3, [r4, #0]
    7202:	e00c      	b.n	721e <socket_cb+0xc6>
			if(pstrConnect && pstrConnect->s8Error >= 0){
    7204:	2a00      	cmp	r2, #0
    7206:	d0f5      	beq.n	71f4 <socket_cb+0x9c>
    7208:	7863      	ldrb	r3, [r4, #1]
    720a:	2b7f      	cmp	r3, #127	; 0x7f
    720c:	d8f2      	bhi.n	71f4 <socket_cb+0x9c>
				send(tcp_client_socket, &slaveDef, sizeof(slaveDef), 0);
    720e:	4b44      	ldr	r3, [pc, #272]	; (7320 <socket_cb+0x1c8>)
    7210:	2000      	movs	r0, #0
    7212:	5618      	ldrsb	r0, [r3, r0]
    7214:	2300      	movs	r3, #0
    7216:	220c      	movs	r2, #12
    7218:	4945      	ldr	r1, [pc, #276]	; (7330 <socket_cb+0x1d8>)
    721a:	4c46      	ldr	r4, [pc, #280]	; (7334 <socket_cb+0x1dc>)
    721c:	47a0      	blx	r4
			}
		}
		break;			
		default:break;	
	}	
}
    721e:	bd70      	pop	{r4, r5, r6, pc}
			recv(tcp_client_socket, gau8SocketTestBuffer, sizeof(gau8SocketTestBuffer), 0);
    7220:	4b3f      	ldr	r3, [pc, #252]	; (7320 <socket_cb+0x1c8>)
    7222:	2000      	movs	r0, #0
    7224:	5618      	ldrsb	r0, [r3, r0]
    7226:	2300      	movs	r3, #0
    7228:	4a3e      	ldr	r2, [pc, #248]	; (7324 <socket_cb+0x1cc>)
    722a:	493f      	ldr	r1, [pc, #252]	; (7328 <socket_cb+0x1d0>)
    722c:	4c3f      	ldr	r4, [pc, #252]	; (732c <socket_cb+0x1d4>)
    722e:	47a0      	blx	r4
			break;
    7230:	e7f5      	b.n	721e <socket_cb+0xc6>
			if(pstrRecv && pstrRecv->s16BufferSize > 0)
    7232:	2a00      	cmp	r2, #0
    7234:	d062      	beq.n	72fc <socket_cb+0x1a4>
    7236:	2204      	movs	r2, #4
    7238:	5ea3      	ldrsh	r3, [r4, r2]
    723a:	2b00      	cmp	r3, #0
    723c:	dd5e      	ble.n	72fc <socket_cb+0x1a4>
				switch(pstrRecv->pu8Buffer[7]) { // read coil
    723e:	6823      	ldr	r3, [r4, #0]
    7240:	79db      	ldrb	r3, [r3, #7]
    7242:	2b01      	cmp	r3, #1
    7244:	d00f      	beq.n	7266 <socket_cb+0x10e>
				if(test_flag){
    7246:	4b3c      	ldr	r3, [pc, #240]	; (7338 <socket_cb+0x1e0>)
    7248:	781b      	ldrb	r3, [r3, #0]
    724a:	2b00      	cmp	r3, #0
    724c:	d037      	beq.n	72be <socket_cb+0x166>
					send(tcp_client_socket, slaveDef, sizeof(slaveDef), 0);	// by jsk
    724e:	4b34      	ldr	r3, [pc, #208]	; (7320 <socket_cb+0x1c8>)
    7250:	2000      	movs	r0, #0
    7252:	5618      	ldrsb	r0, [r3, r0]
    7254:	2300      	movs	r3, #0
    7256:	220c      	movs	r2, #12
    7258:	4935      	ldr	r1, [pc, #212]	; (7330 <socket_cb+0x1d8>)
    725a:	4c36      	ldr	r4, [pc, #216]	; (7334 <socket_cb+0x1dc>)
    725c:	47a0      	blx	r4
					test_flag=false;
    725e:	2200      	movs	r2, #0
    7260:	4b35      	ldr	r3, [pc, #212]	; (7338 <socket_cb+0x1e0>)
    7262:	701a      	strb	r2, [r3, #0]
    7264:	e7db      	b.n	721e <socket_cb+0xc6>
					delay_us(10);			
    7266:	200a      	movs	r0, #10
    7268:	4b34      	ldr	r3, [pc, #208]	; (733c <socket_cb+0x1e4>)
    726a:	4798      	blx	r3
    726c:	4934      	ldr	r1, [pc, #208]	; (7340 <socket_cb+0x1e8>)
    726e:	2209      	movs	r2, #9
						bufDout[ 3+i*2+1 ] = pstrRecv->pu8Buffer[9+i] & 0x0F ;
    7270:	250f      	movs	r5, #15
    7272:	e008      	b.n	7286 <socket_cb+0x12e>
						(bufDout[3+i*2] > 9) ? ( bufDout[3+i*2] += 'A') : (bufDout[3+i*2] += '0');
    7274:	3330      	adds	r3, #48	; 0x30
    7276:	70cb      	strb	r3, [r1, #3]
    7278:	e00e      	b.n	7298 <socket_cb+0x140>
						(bufDout[3+i*2+1 ] > 9) ? ( bufDout[3+i*2 + 1 ] += 'A') : (bufDout[3+i*2 + 1] += '0');
    727a:	3330      	adds	r3, #48	; 0x30
    727c:	7103      	strb	r3, [r0, #4]
    727e:	3201      	adds	r2, #1
    7280:	3102      	adds	r1, #2
					for(int i = 0 ; i < 4 ; i++){	
    7282:	2a0d      	cmp	r2, #13
    7284:	d011      	beq.n	72aa <socket_cb+0x152>
						bufDout[3+i*2] = (( pstrRecv->pu8Buffer[9+i] >> 4 ) & 0x0F );
    7286:	6823      	ldr	r3, [r4, #0]
    7288:	5c9b      	ldrb	r3, [r3, r2]
    728a:	091b      	lsrs	r3, r3, #4
    728c:	0008      	movs	r0, r1
    728e:	70cb      	strb	r3, [r1, #3]
						(bufDout[3+i*2] > 9) ? ( bufDout[3+i*2] += 'A') : (bufDout[3+i*2] += '0');
    7290:	2b09      	cmp	r3, #9
    7292:	d9ef      	bls.n	7274 <socket_cb+0x11c>
    7294:	3341      	adds	r3, #65	; 0x41
    7296:	70cb      	strb	r3, [r1, #3]
						bufDout[ 3+i*2+1 ] = pstrRecv->pu8Buffer[9+i] & 0x0F ;
    7298:	6823      	ldr	r3, [r4, #0]
    729a:	5c9b      	ldrb	r3, [r3, r2]
    729c:	402b      	ands	r3, r5
    729e:	7103      	strb	r3, [r0, #4]
						(bufDout[3+i*2+1 ] > 9) ? ( bufDout[3+i*2 + 1 ] += 'A') : (bufDout[3+i*2 + 1] += '0');
    72a0:	2b09      	cmp	r3, #9
    72a2:	d9ea      	bls.n	727a <socket_cb+0x122>
    72a4:	3341      	adds	r3, #65	; 0x41
    72a6:	7103      	strb	r3, [r0, #4]
    72a8:	e7e9      	b.n	727e <socket_cb+0x126>
					txd_en;	usart_write_buffer_wait(&usart_instance, bufDout, sizeof(bufDout));	rxd_en;
    72aa:	4c26      	ldr	r4, [pc, #152]	; (7344 <socket_cb+0x1ec>)
    72ac:	2580      	movs	r5, #128	; 0x80
    72ae:	052d      	lsls	r5, r5, #20
    72b0:	61a5      	str	r5, [r4, #24]
    72b2:	4923      	ldr	r1, [pc, #140]	; (7340 <socket_cb+0x1e8>)
    72b4:	4824      	ldr	r0, [pc, #144]	; (7348 <socket_cb+0x1f0>)
    72b6:	4b25      	ldr	r3, [pc, #148]	; (734c <socket_cb+0x1f4>)
    72b8:	4798      	blx	r3
    72ba:	6165      	str	r5, [r4, #20]
					break;
    72bc:	e7c3      	b.n	7246 <socket_cb+0xee>
					write_plc[13] = sensStateTable[0];
    72be:	4c24      	ldr	r4, [pc, #144]	; (7350 <socket_cb+0x1f8>)
    72c0:	4b24      	ldr	r3, [pc, #144]	; (7354 <socket_cb+0x1fc>)
    72c2:	781a      	ldrb	r2, [r3, #0]
    72c4:	7362      	strb	r2, [r4, #13]
					write_plc[14] = sensStateTable[1];
    72c6:	785a      	ldrb	r2, [r3, #1]
    72c8:	73a2      	strb	r2, [r4, #14]
					write_plc[15] = sensStateTable[2];
    72ca:	789a      	ldrb	r2, [r3, #2]
    72cc:	73e2      	strb	r2, [r4, #15]
					write_plc[16] = sensStateTable[3];
    72ce:	78db      	ldrb	r3, [r3, #3]
    72d0:	7423      	strb	r3, [r4, #16]
					send(tcp_client_socket, write_plc, sizeof(write_plc), 0);
    72d2:	4b13      	ldr	r3, [pc, #76]	; (7320 <socket_cb+0x1c8>)
    72d4:	2000      	movs	r0, #0
    72d6:	5618      	ldrsb	r0, [r3, r0]
    72d8:	2300      	movs	r3, #0
    72da:	2211      	movs	r2, #17
    72dc:	0021      	movs	r1, r4
    72de:	4d15      	ldr	r5, [pc, #84]	; (7334 <socket_cb+0x1dc>)
    72e0:	47a8      	blx	r5
					usart_write_buffer_wait(&usart_instance, write_plc + 13, 4); //
    72e2:	0021      	movs	r1, r4
    72e4:	310d      	adds	r1, #13
    72e6:	2204      	movs	r2, #4
    72e8:	4817      	ldr	r0, [pc, #92]	; (7348 <socket_cb+0x1f0>)
    72ea:	4b18      	ldr	r3, [pc, #96]	; (734c <socket_cb+0x1f4>)
    72ec:	4798      	blx	r3
					test_flag=true;					
    72ee:	2201      	movs	r2, #1
    72f0:	4b11      	ldr	r3, [pc, #68]	; (7338 <socket_cb+0x1e0>)
    72f2:	701a      	strb	r2, [r3, #0]
					delay_ms(75);
    72f4:	204b      	movs	r0, #75	; 0x4b
    72f6:	4b18      	ldr	r3, [pc, #96]	; (7358 <socket_cb+0x200>)
    72f8:	4798      	blx	r3
    72fa:	e790      	b.n	721e <socket_cb+0xc6>
				close(tcp_client_socket);
    72fc:	4c08      	ldr	r4, [pc, #32]	; (7320 <socket_cb+0x1c8>)
    72fe:	2000      	movs	r0, #0
    7300:	5620      	ldrsb	r0, [r4, r0]
    7302:	4b04      	ldr	r3, [pc, #16]	; (7314 <socket_cb+0x1bc>)
    7304:	4798      	blx	r3
				tcp_client_socket = -1;
    7306:	23ff      	movs	r3, #255	; 0xff
    7308:	7023      	strb	r3, [r4, #0]
}
    730a:	e788      	b.n	721e <socket_cb+0xc6>
    730c:	0000df5c 	.word	0x0000df5c
    7310:	2000008d 	.word	0x2000008d
    7314:	000029ed 	.word	0x000029ed
    7318:	00002845 	.word	0x00002845
    731c:	0000289d 	.word	0x0000289d
    7320:	2000008c 	.word	0x2000008c
    7324:	000005b4 	.word	0x000005b4
    7328:	20000384 	.word	0x20000384
    732c:	00002959 	.word	0x00002959
    7330:	20000080 	.word	0x20000080
    7334:	000028c1 	.word	0x000028c1
    7338:	2000008e 	.word	0x2000008e
    733c:	00000155 	.word	0x00000155
    7340:	20000070 	.word	0x20000070
    7344:	41004400 	.word	0x41004400
    7348:	20003350 	.word	0x20003350
    734c:	00003a85 	.word	0x00003a85
    7350:	20000090 	.word	0x20000090
    7354:	20000938 	.word	0x20000938
    7358:	00000181 	.word	0x00000181

0000735c <wifi_cb>:

void wifi_cb(uint8_t u8MsgType, void *pvMsg)
{
    735c:	b510      	push	{r4, lr}
    735e:	b082      	sub	sp, #8
	switch(u8MsgType){
    7360:	282c      	cmp	r0, #44	; 0x2c
    7362:	d001      	beq.n	7368 <wifi_cb+0xc>
		wifi_connected = 1;
		break;
	default:
		break;
	}
}
    7364:	b002      	add	sp, #8
    7366:	bd10      	pop	{r4, pc}
		if(pstrWifiState->u8CurrState == M2M_WIFI_CONNECTED) {
    7368:	780b      	ldrb	r3, [r1, #0]
    736a:	2b01      	cmp	r3, #1
    736c:	d00a      	beq.n	7384 <wifi_cb+0x28>
		} else if(pstrWifiState->u8CurrState == M2M_WIFI_DISCONNECTED) {
    736e:	2b00      	cmp	r3, #0
    7370:	d1f8      	bne.n	7364 <wifi_cb+0x8>
			m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID), 
    7372:	33ff      	adds	r3, #255	; 0xff
    7374:	9300      	str	r3, [sp, #0]
    7376:	4b05      	ldr	r3, [pc, #20]	; (738c <wifi_cb+0x30>)
    7378:	2202      	movs	r2, #2
    737a:	2108      	movs	r1, #8
    737c:	4804      	ldr	r0, [pc, #16]	; (7390 <wifi_cb+0x34>)
    737e:	4c05      	ldr	r4, [pc, #20]	; (7394 <wifi_cb+0x38>)
    7380:	47a0      	blx	r4
}
    7382:	e7ef      	b.n	7364 <wifi_cb+0x8>
			m2m_wifi_request_dhcp_client();
    7384:	4b04      	ldr	r3, [pc, #16]	; (7398 <wifi_cb+0x3c>)
    7386:	4798      	blx	r3
    7388:	e7ec      	b.n	7364 <wifi_cb+0x8>
    738a:	46c0      	nop			; (mov r8, r8)
    738c:	0000df7c 	.word	0x0000df7c
    7390:	0000df88 	.word	0x0000df88
    7394:	0000102d 	.word	0x0000102d
    7398:	00001049 	.word	0x00001049

0000739c <configure_usart>:
{
    739c:	b530      	push	{r4, r5, lr}
    739e:	b091      	sub	sp, #68	; 0x44
	config->data_order       = USART_DATAORDER_LSB;
    73a0:	2380      	movs	r3, #128	; 0x80
    73a2:	05db      	lsls	r3, r3, #23
    73a4:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    73a6:	2300      	movs	r3, #0
    73a8:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    73aa:	22ff      	movs	r2, #255	; 0xff
    73ac:	4669      	mov	r1, sp
    73ae:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    73b0:	2200      	movs	r2, #0
    73b2:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    73b4:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
    73b6:	2196      	movs	r1, #150	; 0x96
    73b8:	0189      	lsls	r1, r1, #6
    73ba:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    73bc:	2101      	movs	r1, #1
    73be:	2024      	movs	r0, #36	; 0x24
    73c0:	466c      	mov	r4, sp
    73c2:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    73c4:	3001      	adds	r0, #1
    73c6:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    73c8:	3125      	adds	r1, #37	; 0x25
    73ca:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    73cc:	3101      	adds	r1, #1
    73ce:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    73d0:	930a      	str	r3, [sp, #40]	; 0x28
	config->run_in_standby   = false;
    73d2:	3105      	adds	r1, #5
    73d4:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    73d6:	3101      	adds	r1, #1
    73d8:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    73da:	930c      	str	r3, [sp, #48]	; 0x30
	config->pinmux_pad1      = PINMUX_DEFAULT;
    73dc:	930d      	str	r3, [sp, #52]	; 0x34
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    73de:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    73e0:	8223      	strh	r3, [r4, #16]
	config->lin_slave_enable      = false;
    73e2:	76e3      	strb	r3, [r4, #27]
	config->immediate_buffer_overflow_notification  = false;
    73e4:	7622      	strb	r2, [r4, #24]
	config->start_frame_detection_enable            = false;
    73e6:	7722      	strb	r2, [r4, #28]
	config->encoding_format_enable                  = false;
    73e8:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    73ea:	2313      	movs	r3, #19
    73ec:	76a3      	strb	r3, [r4, #26]
	config->collision_detection_enable              = false;
    73ee:	7762      	strb	r2, [r4, #29]
	config_usart.mux_setting = USART_RX_3_TX_2_XCK_3;
    73f0:	23c4      	movs	r3, #196	; 0xc4
    73f2:	039b      	lsls	r3, r3, #14
    73f4:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad2 = PINMUX_PB22D_SERCOM5_PAD2;		// Tx
    73f6:	4b10      	ldr	r3, [pc, #64]	; (7438 <configure_usart+0x9c>)
    73f8:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad3 = PINMUX_PB23D_SERCOM5_PAD3;		// Rx
    73fa:	4b10      	ldr	r3, [pc, #64]	; (743c <configure_usart+0xa0>)
    73fc:	930f      	str	r3, [sp, #60]	; 0x3c
	while (usart_init(&usart_instance, SERCOM5, &config_usart) != STATUS_OK) {
    73fe:	4d10      	ldr	r5, [pc, #64]	; (7440 <configure_usart+0xa4>)
    7400:	4c10      	ldr	r4, [pc, #64]	; (7444 <configure_usart+0xa8>)
    7402:	466a      	mov	r2, sp
    7404:	4910      	ldr	r1, [pc, #64]	; (7448 <configure_usart+0xac>)
    7406:	0028      	movs	r0, r5
    7408:	47a0      	blx	r4
    740a:	2800      	cmp	r0, #0
    740c:	d1f9      	bne.n	7402 <configure_usart+0x66>
	SercomUsart *const usart_hw = &(module->hw->USART);
    740e:	4d0c      	ldr	r5, [pc, #48]	; (7440 <configure_usart+0xa4>)
    7410:	682c      	ldr	r4, [r5, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    7412:	0020      	movs	r0, r4
    7414:	4b0d      	ldr	r3, [pc, #52]	; (744c <configure_usart+0xb0>)
    7416:	4798      	blx	r3
    7418:	231f      	movs	r3, #31
    741a:	4018      	ands	r0, r3
    741c:	3b1e      	subs	r3, #30
    741e:	4083      	lsls	r3, r0
    7420:	4a0b      	ldr	r2, [pc, #44]	; (7450 <configure_usart+0xb4>)
    7422:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    7424:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    7426:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    7428:	2b00      	cmp	r3, #0
    742a:	d1fc      	bne.n	7426 <configure_usart+0x8a>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    742c:	6823      	ldr	r3, [r4, #0]
    742e:	2202      	movs	r2, #2
    7430:	4313      	orrs	r3, r2
    7432:	6023      	str	r3, [r4, #0]
}
    7434:	b011      	add	sp, #68	; 0x44
    7436:	bd30      	pop	{r4, r5, pc}
    7438:	00360003 	.word	0x00360003
    743c:	00370003 	.word	0x00370003
    7440:	20003350 	.word	0x20003350
    7444:	000036a5 	.word	0x000036a5
    7448:	42001c00 	.word	0x42001c00
    744c:	0000325d 	.word	0x0000325d
    7450:	e000e100 	.word	0xe000e100

00007454 <readMacAddress>:
	myLongAddress[0] = 16;
    7454:	4b08      	ldr	r3, [pc, #32]	; (7478 <readMacAddress+0x24>)
    7456:	2210      	movs	r2, #16
    7458:	701a      	strb	r2, [r3, #0]
	myLongAddress[1] = 53;
    745a:	3225      	adds	r2, #37	; 0x25
    745c:	705a      	strb	r2, [r3, #1]
	myLongAddress[2] = 0;
    745e:	2200      	movs	r2, #0
    7460:	709a      	strb	r2, [r3, #2]
	myLongAddress[3] = 32;
    7462:	3220      	adds	r2, #32
    7464:	70da      	strb	r2, [r3, #3]
	myLongAddress[4] = 89;
    7466:	3239      	adds	r2, #57	; 0x39
    7468:	711a      	strb	r2, [r3, #4]
	myLongAddress[5] = 37;
    746a:	3a34      	subs	r2, #52	; 0x34
    746c:	715a      	strb	r2, [r3, #5]
	myLongAddress[6] = 128;
    746e:	325b      	adds	r2, #91	; 0x5b
    7470:	719a      	strb	r2, [r3, #6]
	myLongAddress[7] = 127;
    7472:	3a01      	subs	r2, #1
    7474:	71da      	strb	r2, [r3, #7]
}
    7476:	4770      	bx	lr
    7478:	200000b0 	.word	0x200000b0

0000747c <configure_tc>:
	config->clock_source               = GCLK_GENERATOR_0;
    747c:	4b11      	ldr	r3, [pc, #68]	; (74c4 <configure_tc+0x48>)
    747e:	2200      	movs	r2, #0
    7480:	701a      	strb	r2, [r3, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    7482:	709a      	strb	r2, [r3, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    7484:	2100      	movs	r1, #0
    7486:	809a      	strh	r2, [r3, #4]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    7488:	811a      	strh	r2, [r3, #8]
	config->run_in_standby             = false;
    748a:	7059      	strb	r1, [r3, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    748c:	7299      	strb	r1, [r3, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    748e:	72d9      	strb	r1, [r3, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    7490:	7319      	strb	r1, [r3, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
    7492:	7399      	strb	r1, [r3, #14]
	config->oneshot                    = false;
    7494:	7359      	strb	r1, [r3, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    7496:	7419      	strb	r1, [r3, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    7498:	615a      	str	r2, [r3, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    749a:	619a      	str	r2, [r3, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    749c:	7719      	strb	r1, [r3, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    749e:	621a      	str	r2, [r3, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    74a0:	625a      	str	r2, [r3, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
    74a2:	851a      	strh	r2, [r3, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    74a4:	859a      	strh	r2, [r3, #44]	; 0x2c

void configure_tc(void)
{	
	tc_get_config_defaults(&config_tc);
	config_tc.counter_size    = TC_COUNTER_SIZE_16BIT;
	config_tc.wave_generation = TC_WAVE_GENERATION_NORMAL_PWM;
    74a6:	3240      	adds	r2, #64	; 0x40
    74a8:	719a      	strb	r2, [r3, #6]
	config_tc.counter_16_bit.compare_capture_channel[0] = 0xFFFF;
    74aa:	3a41      	subs	r2, #65	; 0x41
    74ac:	855a      	strh	r2, [r3, #42]	; 0x2a
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    74ae:	4b06      	ldr	r3, [pc, #24]	; (74c8 <configure_tc+0x4c>)
    74b0:	681a      	ldr	r2, [r3, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    74b2:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    74b4:	b25b      	sxtb	r3, r3
    74b6:	2b00      	cmp	r3, #0
    74b8:	dbfb      	blt.n	74b2 <configure_tc+0x36>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    74ba:	8813      	ldrh	r3, [r2, #0]
    74bc:	2102      	movs	r1, #2
    74be:	430b      	orrs	r3, r1
    74c0:	8013      	strh	r3, [r2, #0]
	// tc_init(&tc_instance, PWM_MODULE, &config_tc);
	tc_enable(&tc_instance);	
}
    74c2:	4770      	bx	lr
    74c4:	20003684 	.word	0x20003684
    74c8:	200036bc 	.word	0x200036bc

000074cc <main>:
{	
    74cc:	b510      	push	{r4, lr}
    74ce:	b088      	sub	sp, #32
	system_init();
    74d0:	4b1f      	ldr	r3, [pc, #124]	; (7550 <main+0x84>)
    74d2:	4798      	blx	r3
	delay_init();
    74d4:	4b1f      	ldr	r3, [pc, #124]	; (7554 <main+0x88>)
    74d6:	4798      	blx	r3
	cpu_irq_enable();	
    74d8:	2201      	movs	r2, #1
    74da:	4b1f      	ldr	r3, [pc, #124]	; (7558 <main+0x8c>)
    74dc:	701a      	strb	r2, [r3, #0]
    74de:	f3bf 8f5f 	dmb	sy
    74e2:	b662      	cpsie	i
	PORT->Group[0].DIRSET.bit.DIRSET=PORT_PA27;	// RS3485 ENABLE PIN CONTROL PORT
    74e4:	2280      	movs	r2, #128	; 0x80
    74e6:	0512      	lsls	r2, r2, #20
    74e8:	4b1c      	ldr	r3, [pc, #112]	; (755c <main+0x90>)
    74ea:	609a      	str	r2, [r3, #8]
	configure_tc();
    74ec:	4b1c      	ldr	r3, [pc, #112]	; (7560 <main+0x94>)
    74ee:	4798      	blx	r3
	sio2host_init();
    74f0:	4b1c      	ldr	r3, [pc, #112]	; (7564 <main+0x98>)
    74f2:	4798      	blx	r3
	nm_bsp_init();		// WINC1500    
    74f4:	4b1c      	ldr	r3, [pc, #112]	; (7568 <main+0x9c>)
    74f6:	4798      	blx	r3
	memset((uint8_t *)&param, 0, sizeof(tstrWifiInitParam));	// param 
    74f8:	2218      	movs	r2, #24
    74fa:	2100      	movs	r1, #0
    74fc:	a802      	add	r0, sp, #8
    74fe:	4b1b      	ldr	r3, [pc, #108]	; (756c <main+0xa0>)
    7500:	4798      	blx	r3
	param.pfAppWifiCb = wifi_cb;	
    7502:	4b1b      	ldr	r3, [pc, #108]	; (7570 <main+0xa4>)
    7504:	9302      	str	r3, [sp, #8]
	ret = m2m_wifi_init(&param);	
    7506:	a802      	add	r0, sp, #8
    7508:	4b1a      	ldr	r3, [pc, #104]	; (7574 <main+0xa8>)
    750a:	4798      	blx	r3
	if(M2M_SUCCESS != ret){
    750c:	2800      	cmp	r0, #0
    750e:	d000      	beq.n	7512 <main+0x46>
    7510:	e7fe      	b.n	7510 <main+0x44>
	socketInit();
    7512:	4b19      	ldr	r3, [pc, #100]	; (7578 <main+0xac>)
    7514:	4798      	blx	r3
	registerSocketCallback(socket_cb, NULL);
    7516:	2100      	movs	r1, #0
    7518:	4818      	ldr	r0, [pc, #96]	; (757c <main+0xb0>)
    751a:	4b19      	ldr	r3, [pc, #100]	; (7580 <main+0xb4>)
    751c:	4798      	blx	r3
	m2m_wifi_connect((char *)MAIN_WLAN_SSID,sizeof(MAIN_WLAN_SSID),
    751e:	23ff      	movs	r3, #255	; 0xff
    7520:	9300      	str	r3, [sp, #0]
    7522:	4b18      	ldr	r3, [pc, #96]	; (7584 <main+0xb8>)
    7524:	2202      	movs	r2, #2
    7526:	2108      	movs	r1, #8
    7528:	4817      	ldr	r0, [pc, #92]	; (7588 <main+0xbc>)
    752a:	4c18      	ldr	r4, [pc, #96]	; (758c <main+0xc0>)
    752c:	47a0      	blx	r4
	cpu_irq_enable();
    752e:	2201      	movs	r2, #1
    7530:	4b09      	ldr	r3, [pc, #36]	; (7558 <main+0x8c>)
    7532:	701a      	strb	r2, [r3, #0]
    7534:	f3bf 8f5f 	dmb	sy
    7538:	b662      	cpsie	i
	sio2host_init();
    753a:	4b0a      	ldr	r3, [pc, #40]	; (7564 <main+0x98>)
    753c:	4798      	blx	r3
	readMacAddress();
    753e:	4b14      	ldr	r3, [pc, #80]	; (7590 <main+0xc4>)
    7540:	4798      	blx	r3
	wsndemo_init();
    7542:	4b14      	ldr	r3, [pc, #80]	; (7594 <main+0xc8>)
    7544:	4798      	blx	r3
	configure_usart();
    7546:	4b14      	ldr	r3, [pc, #80]	; (7598 <main+0xcc>)
    7548:	4798      	blx	r3
		wsndemo_task();
    754a:	4c14      	ldr	r4, [pc, #80]	; (759c <main+0xd0>)
    754c:	47a0      	blx	r4
    754e:	e7fd      	b.n	754c <main+0x80>
    7550:	000045e9 	.word	0x000045e9
    7554:	00000115 	.word	0x00000115
    7558:	2000000a 	.word	0x2000000a
    755c:	41004400 	.word	0x41004400
    7560:	0000747d 	.word	0x0000747d
    7564:	00004c29 	.word	0x00004c29
    7568:	00000201 	.word	0x00000201
    756c:	0000bf15 	.word	0x0000bf15
    7570:	0000735d 	.word	0x0000735d
    7574:	00000d25 	.word	0x00000d25
    7578:	000027ed 	.word	0x000027ed
    757c:	00007159 	.word	0x00007159
    7580:	00002831 	.word	0x00002831
    7584:	0000df7c 	.word	0x0000df7c
    7588:	0000df88 	.word	0x0000df88
    758c:	0000102d 	.word	0x0000102d
    7590:	00007455 	.word	0x00007455
    7594:	00007671 	.word	0x00007671
    7598:	0000739d 	.word	0x0000739d
    759c:	00007691 	.word	0x00007691

000075a0 <appDataInd>:
void appDataInd(RECEIVED_MESH_MESSAGE *ind);

uint8_t bitFlag[] = {0x01,0x02,0x04,0x08,0x10,0x20,0x40,0x80};

void appDataInd(RECEIVED_MESH_MESSAGE *ind)
{	
    75a0:	b510      	push	{r4, lr}
	int addrId, byteNo, bitNo, setValue;
	char * zbeeId;
	char * chTemp;
	
	AppMessage_t *msg = (AppMessage_t *)ind->payload;
    75a2:	6843      	ldr	r3, [r0, #4]
	port_base->OUTTGL.reg = pin_mask;
    75a4:	2180      	movs	r1, #128	; 0x80
    75a6:	0309      	lsls	r1, r1, #12
    75a8:	4a14      	ldr	r2, [pc, #80]	; (75fc <appDataInd+0x5c>)
    75aa:	61d1      	str	r1, [r2, #28]
	chTemp = (char *)ind->payload;

#if (LED_COUNT > 0)
	LED_Toggle(LED_DATA);
#endif
	msg->lqi = ind->packetLQI;
    75ac:	7a82      	ldrb	r2, [r0, #10]
    75ae:	765a      	strb	r2, [r3, #25]
	msg->rssi = ind->packetRSSI;
    75b0:	7a42      	ldrb	r2, [r0, #9]
    75b2:	769a      	strb	r2, [r3, #26]
	//sprintf(chTemp,"caption.text = %s, SensValue = %d \r\n",zbeeId,setValue);
	//snprintf(chTemp,40,"caption.text = %s,\r\n",zbeeId);
	// snprintf(chTemp,100,"%s \r\n",);
	//usart_write_buffer_wait(&usart_instance, chTemp, sizeof(chTemp));

	if(*(chTemp +43) =='S'){
    75b4:	222b      	movs	r2, #43	; 0x2b
    75b6:	5c9a      	ldrb	r2, [r3, r2]
    75b8:	2a53      	cmp	r2, #83	; 0x53
    75ba:	d000      	beq.n	75be <appDataInd+0x1e>
		usart_write_buffer_wait(&usart_instance, bufTest2, sizeof(bufTest2));		
	}
	rxd_en;	
*/
//	appUartSendMessage(ind->payload, ind->payloadSize); //jsk
}
    75bc:	bd10      	pop	{r4, pc}
		addrId = (*(chTemp+47)-'0') * 10 + (*(chTemp+48)-'0');
    75be:	3a24      	subs	r2, #36	; 0x24
    75c0:	5c99      	ldrb	r1, [r3, r2]
    75c2:	3930      	subs	r1, #48	; 0x30
    75c4:	008a      	lsls	r2, r1, #2
    75c6:	1852      	adds	r2, r2, r1
    75c8:	0052      	lsls	r2, r2, #1
    75ca:	2130      	movs	r1, #48	; 0x30
    75cc:	5c5b      	ldrb	r3, [r3, r1]
    75ce:	3b30      	subs	r3, #48	; 0x30
    75d0:	18d3      	adds	r3, r2, r3
		if( (addrId > 0) && (addrId < 81)){ 
    75d2:	1e5a      	subs	r2, r3, #1
    75d4:	2a4f      	cmp	r2, #79	; 0x4f
    75d6:	d8f1      	bhi.n	75bc <appDataInd+0x1c>
			byteNo = (addrId-1) / 8;
    75d8:	0010      	movs	r0, r2
    75da:	17d2      	asrs	r2, r2, #31
    75dc:	3929      	subs	r1, #41	; 0x29
    75de:	400a      	ands	r2, r1
    75e0:	1812      	adds	r2, r2, r0
    75e2:	10d2      	asrs	r2, r2, #3
			sensStateTable[byteNo] += setValue;
    75e4:	4c06      	ldr	r4, [pc, #24]	; (7600 <appDataInd+0x60>)
			bitNo = addrId % 8;
    75e6:	17d8      	asrs	r0, r3, #31
    75e8:	0f40      	lsrs	r0, r0, #29
    75ea:	181b      	adds	r3, r3, r0
    75ec:	400b      	ands	r3, r1
    75ee:	1a1b      	subs	r3, r3, r0
			sensStateTable[byteNo] += setValue;
    75f0:	4904      	ldr	r1, [pc, #16]	; (7604 <appDataInd+0x64>)
    75f2:	5ccb      	ldrb	r3, [r1, r3]
    75f4:	5ca1      	ldrb	r1, [r4, r2]
    75f6:	185b      	adds	r3, r3, r1
    75f8:	54a3      	strb	r3, [r4, r2]
}
    75fa:	e7df      	b.n	75bc <appDataInd+0x1c>
    75fc:	41004400 	.word	0x41004400
    7600:	20000938 	.word	0x20000938
    7604:	200000a4 	.word	0x200000a4

00007608 <Connection_Confirm>:
/**
 * Connection confirmation
 */
static void Connection_Confirm(miwi_status_t status)
{
	if (SUCCESS == status)
    7608:	2800      	cmp	r0, #0
    760a:	d003      	beq.n	7614 <Connection_Confirm+0xc>
        appState = APP_STATE_SEND;
	}
	else
	{
#if defined(PAN_COORDINATOR)
		appState = APP_STATE_START_NETWORK;
    760c:	2201      	movs	r2, #1
    760e:	4b03      	ldr	r3, [pc, #12]	; (761c <Connection_Confirm+0x14>)
    7610:	701a      	strb	r2, [r3, #0]
#else
        appState = APP_STATE_CONNECT_NETWORK;
#endif
	}
}
    7612:	4770      	bx	lr
        appState = APP_STATE_SEND;
    7614:	2205      	movs	r2, #5
    7616:	4b01      	ldr	r3, [pc, #4]	; (761c <Connection_Confirm+0x14>)
    7618:	701a      	strb	r2, [r3, #0]
    761a:	e7fa      	b.n	7612 <Connection_Confirm+0xa>
    761c:	20000985 	.word	0x20000985

00007620 <appBroadcastDataConf>:

#if defined(PAN_COORDINATOR) && defined(MIWI_MESH_TOPOLOGY_SIMULATION_MODE)
static void appBroadcastDataConf(uint8_t msgConfHandle, miwi_status_t status, uint8_t* msgPointer)
{
		
}
    7620:	4770      	bx	lr
	...

00007624 <appDataSendingTimerHandler>:
{
    7624:	b510      	push	{r4, lr}
	if (APP_STATE_WAIT_SEND_TIMER == appState) {
    7626:	4b06      	ldr	r3, [pc, #24]	; (7640 <appDataSendingTimerHandler+0x1c>)
    7628:	781b      	ldrb	r3, [r3, #0]
    762a:	2b08      	cmp	r3, #8
    762c:	d003      	beq.n	7636 <appDataSendingTimerHandler+0x12>
		SYS_TimerStart(&appDataSendingTimer);
    762e:	4805      	ldr	r0, [pc, #20]	; (7644 <appDataSendingTimerHandler+0x20>)
    7630:	4b05      	ldr	r3, [pc, #20]	; (7648 <appDataSendingTimerHandler+0x24>)
    7632:	4798      	blx	r3
}
    7634:	bd10      	pop	{r4, pc}
		appState = APP_STATE_SEND;
    7636:	2205      	movs	r2, #5
    7638:	4b01      	ldr	r3, [pc, #4]	; (7640 <appDataSendingTimerHandler+0x1c>)
    763a:	701a      	strb	r2, [r3, #0]
    763c:	e7fa      	b.n	7634 <appDataSendingTimerHandler+0x10>
    763e:	46c0      	nop			; (mov r8, r8)
    7640:	20000985 	.word	0x20000985
    7644:	200036d8 	.word	0x200036d8
    7648:	00006039 	.word	0x00006039

0000764c <UartBytesReceived>:
{
    764c:	b570      	push	{r4, r5, r6, lr}
	for (uint16_t i = 0; i < bytes; i++) {
    764e:	2800      	cmp	r0, #0
    7650:	d00a      	beq.n	7668 <UartBytesReceived+0x1c>
    7652:	000c      	movs	r4, r1
    7654:	3801      	subs	r0, #1
    7656:	b285      	uxth	r5, r0
    7658:	3501      	adds	r5, #1
    765a:	194d      	adds	r5, r1, r5
		APP_CommandsByteReceived(byte[i]);
    765c:	4e03      	ldr	r6, [pc, #12]	; (766c <UartBytesReceived+0x20>)
    765e:	7820      	ldrb	r0, [r4, #0]
    7660:	47b0      	blx	r6
    7662:	3401      	adds	r4, #1
	for (uint16_t i = 0; i < bytes; i++) {
    7664:	42ac      	cmp	r4, r5
    7666:	d1fa      	bne.n	765e <UartBytesReceived+0x12>
}
    7668:	bd70      	pop	{r4, r5, r6, pc}
    766a:	46c0      	nop			; (mov r8, r8)
    766c:	00007001 	.word	0x00007001

00007670 <wsndemo_init>:
{
    7670:	b510      	push	{r4, lr}
	MiApp_ProtocolInit(&defaultParamsRomOrRam, &defaultParamsRamOnly);
    7672:	4903      	ldr	r1, [pc, #12]	; (7680 <wsndemo_init+0x10>)
    7674:	4803      	ldr	r0, [pc, #12]	; (7684 <wsndemo_init+0x14>)
    7676:	4b04      	ldr	r3, [pc, #16]	; (7688 <wsndemo_init+0x18>)
    7678:	4798      	blx	r3
	sio2host_init();
    767a:	4b04      	ldr	r3, [pc, #16]	; (768c <wsndemo_init+0x1c>)
    767c:	4798      	blx	r3
}
    767e:	bd10      	pop	{r4, pc}
    7680:	2000000c 	.word	0x2000000c
    7684:	20000030 	.word	0x20000030
    7688:	00007d55 	.word	0x00007d55
    768c:	00004c29 	.word	0x00004c29

00007690 <wsndemo_task>:
{
    7690:	b5f0      	push	{r4, r5, r6, r7, lr}
    7692:	46c6      	mov	lr, r8
    7694:	b500      	push	{lr}
    7696:	b086      	sub	sp, #24
	MeshTasks();
    7698:	4b91      	ldr	r3, [pc, #580]	; (78e0 <wsndemo_task+0x250>)
    769a:	4798      	blx	r3
	switch (appState) {
    769c:	4b91      	ldr	r3, [pc, #580]	; (78e4 <wsndemo_task+0x254>)
    769e:	781b      	ldrb	r3, [r3, #0]
    76a0:	2b01      	cmp	r3, #1
    76a2:	d05e      	beq.n	7762 <wsndemo_task+0xd2>
    76a4:	2b00      	cmp	r3, #0
    76a6:	d015      	beq.n	76d4 <wsndemo_task+0x44>
    76a8:	2b05      	cmp	r3, #5
    76aa:	d065      	beq.n	7778 <wsndemo_task+0xe8>
    76ac:	2b07      	cmp	r3, #7
    76ae:	d100      	bne.n	76b2 <wsndemo_task+0x22>
    76b0:	e0d2      	b.n	7858 <wsndemo_task+0x1c8>
	if ((bytes = sio2host_rx(rx_data, APP_RX_BUF_SIZE)) > 0) {
    76b2:	2114      	movs	r1, #20
    76b4:	488c      	ldr	r0, [pc, #560]	; (78e8 <wsndemo_task+0x258>)
    76b6:	4b8d      	ldr	r3, [pc, #564]	; (78ec <wsndemo_task+0x25c>)
    76b8:	4798      	blx	r3
    76ba:	b280      	uxth	r0, r0
    76bc:	2800      	cmp	r0, #0
    76be:	d000      	beq.n	76c2 <wsndemo_task+0x32>
    76c0:	e0d1      	b.n	7866 <wsndemo_task+0x1d6>
	return (port_base->IN.reg & pin_mask);
    76c2:	4b8b      	ldr	r3, [pc, #556]	; (78f0 <wsndemo_task+0x260>)
    76c4:	6a1b      	ldr	r3, [r3, #32]
	if (port_pin_get_input_level(BUTTON_0_PIN) == BUTTON_0_ACTIVE)
    76c6:	00db      	lsls	r3, r3, #3
    76c8:	d400      	bmi.n	76cc <wsndemo_task+0x3c>
    76ca:	e0d0      	b.n	786e <wsndemo_task+0x1de>
}
    76cc:	b006      	add	sp, #24
    76ce:	bc04      	pop	{r2}
    76d0:	4690      	mov	r8, r2
    76d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	appMsg.commandId            = APP_COMMAND_ID_NETWORK_INFO;
    76d4:	4887      	ldr	r0, [pc, #540]	; (78f4 <wsndemo_task+0x264>)
    76d6:	2401      	movs	r4, #1
    76d8:	7004      	strb	r4, [r0, #0]
	appMsg.nodeType             = APP_NODE_TYPE;
    76da:	2200      	movs	r2, #0
    76dc:	7042      	strb	r2, [r0, #1]
	appMsg.extAddr              = 0;
    76de:	2500      	movs	r5, #0
    76e0:	2100      	movs	r1, #0
    76e2:	8041      	strh	r1, [r0, #2]
    76e4:	8081      	strh	r1, [r0, #4]
    76e6:	80c1      	strh	r1, [r0, #6]
    76e8:	8101      	strh	r1, [r0, #8]
	appMsg.shortAddr            = 0;
    76ea:	8142      	strh	r2, [r0, #10]
	appMsg.softVersion          = 0x01100000;
    76ec:	2388      	movs	r3, #136	; 0x88
    76ee:	045b      	lsls	r3, r3, #17
    76f0:	60c3      	str	r3, [r0, #12]
	appMsg.channelMask          = CHANNEL_MAP;
    76f2:	2380      	movs	r3, #128	; 0x80
    76f4:	049b      	lsls	r3, r3, #18
    76f6:	6103      	str	r3, [r0, #16]
	appMsg.nextHopAddr          = 0;
    76f8:	75c2      	strb	r2, [r0, #23]
    76fa:	7602      	strb	r2, [r0, #24]
	appMsg.lqi                  = 0;
    76fc:	7645      	strb	r5, [r0, #25]
	appMsg.rssi                 = 0;
    76fe:	7685      	strb	r5, [r0, #26]
	appMsg.sensors.type        = 1;
    7700:	76c4      	strb	r4, [r0, #27]
	appMsg.sensors.size        = sizeof(int32_t) * 3;
    7702:	230c      	movs	r3, #12
    7704:	7703      	strb	r3, [r0, #28]
	appMsg.sensors.battery     = 0;
    7706:	0003      	movs	r3, r0
    7708:	7742      	strb	r2, [r0, #29]
    770a:	7782      	strb	r2, [r0, #30]
    770c:	77c2      	strb	r2, [r0, #31]
    770e:	331d      	adds	r3, #29
    7710:	70da      	strb	r2, [r3, #3]
	appMsg.sensors.temperature = 0;
    7712:	0003      	movs	r3, r0
    7714:	3321      	adds	r3, #33	; 0x21
    7716:	701a      	strb	r2, [r3, #0]
    7718:	705a      	strb	r2, [r3, #1]
    771a:	709a      	strb	r2, [r3, #2]
    771c:	70da      	strb	r2, [r3, #3]
	appMsg.sensors.light       = 0;
    771e:	0003      	movs	r3, r0
    7720:	3325      	adds	r3, #37	; 0x25
    7722:	701a      	strb	r2, [r3, #0]
    7724:	705a      	strb	r2, [r3, #1]
    7726:	709a      	strb	r2, [r3, #2]
    7728:	70da      	strb	r2, [r3, #3]
	appMsg.caption.type         = 32;
    772a:	3220      	adds	r2, #32
    772c:	2329      	movs	r3, #41	; 0x29
    772e:	54c2      	strb	r2, [r0, r3]
	appMsg.caption.size         = APP_CAPTION_SIZE;
    7730:	3a0a      	subs	r2, #10
    7732:	3301      	adds	r3, #1
    7734:	54c2      	strb	r2, [r0, r3]
	memcpy(appMsg.caption.text, APP_CAPTION, APP_CAPTION_SIZE);
    7736:	302b      	adds	r0, #43	; 0x2b
    7738:	496f      	ldr	r1, [pc, #444]	; (78f8 <wsndemo_task+0x268>)
    773a:	4b70      	ldr	r3, [pc, #448]	; (78fc <wsndemo_task+0x26c>)
    773c:	4798      	blx	r3
	appDataSendingTimer.interval = APP_SENDING_INTERVAL;
    773e:	4b70      	ldr	r3, [pc, #448]	; (7900 <wsndemo_task+0x270>)
    7740:	4a70      	ldr	r2, [pc, #448]	; (7904 <wsndemo_task+0x274>)
    7742:	609a      	str	r2, [r3, #8]
	appDataSendingTimer.mode = SYS_TIMER_INTERVAL_MODE;
    7744:	731d      	strb	r5, [r3, #12]
	appDataSendingTimer.handler = appDataSendingTimerHandler;
    7746:	4a70      	ldr	r2, [pc, #448]	; (7908 <wsndemo_task+0x278>)
    7748:	611a      	str	r2, [r3, #16]
		port_base->OUTCLR.reg = pin_mask;
    774a:	2280      	movs	r2, #128	; 0x80
    774c:	0312      	lsls	r2, r2, #12
    774e:	4b68      	ldr	r3, [pc, #416]	; (78f0 <wsndemo_task+0x260>)
    7750:	615a      	str	r2, [r3, #20]
	APP_CommandsInit();
    7752:	4b6e      	ldr	r3, [pc, #440]	; (790c <wsndemo_task+0x27c>)
    7754:	4798      	blx	r3
	MiApp_SubscribeDataIndicationCallback(appDataInd);
    7756:	486e      	ldr	r0, [pc, #440]	; (7910 <wsndemo_task+0x280>)
    7758:	4b6e      	ldr	r3, [pc, #440]	; (7914 <wsndemo_task+0x284>)
    775a:	4798      	blx	r3
    appState = APP_STATE_START_NETWORK;
    775c:	4b61      	ldr	r3, [pc, #388]	; (78e4 <wsndemo_task+0x254>)
    775e:	701c      	strb	r4, [r3, #0]
    7760:	e7a7      	b.n	76b2 <wsndemo_task+0x22>
		MiApp_StartConnection(START_CONN_DIRECT, APP_SCAN_DURATION, CHANNEL_MAP, Connection_Confirm);
    7762:	4b6d      	ldr	r3, [pc, #436]	; (7918 <wsndemo_task+0x288>)
    7764:	2280      	movs	r2, #128	; 0x80
    7766:	0492      	lsls	r2, r2, #18
    7768:	210a      	movs	r1, #10
    776a:	2000      	movs	r0, #0
    776c:	4c6b      	ldr	r4, [pc, #428]	; (791c <wsndemo_task+0x28c>)
    776e:	47a0      	blx	r4
		appState = APP_STATE_SEND;
    7770:	2205      	movs	r2, #5
    7772:	4b5c      	ldr	r3, [pc, #368]	; (78e4 <wsndemo_task+0x254>)
    7774:	701a      	strb	r2, [r3, #0]
    7776:	e79c      	b.n	76b2 <wsndemo_task+0x22>
    uint16_t shortAddressLocal = 0xFFFF;
    7778:	ac05      	add	r4, sp, #20
    777a:	2301      	movs	r3, #1
    777c:	425b      	negs	r3, r3
    777e:	8023      	strh	r3, [r4, #0]
    uint16_t shortAddressPanId = 0xFFFF;
    7780:	2516      	movs	r5, #22
    7782:	446d      	add	r5, sp
    7784:	802b      	strh	r3, [r5, #0]
	appMsg.sensors.battery     = rand() & 0xffff;
    7786:	4e66      	ldr	r6, [pc, #408]	; (7920 <wsndemo_task+0x290>)
    7788:	47b0      	blx	r6
    778a:	4f5a      	ldr	r7, [pc, #360]	; (78f4 <wsndemo_task+0x264>)
    778c:	003b      	movs	r3, r7
    778e:	7778      	strb	r0, [r7, #29]
    7790:	0a00      	lsrs	r0, r0, #8
    7792:	77b8      	strb	r0, [r7, #30]
    7794:	2200      	movs	r2, #0
    7796:	77fa      	strb	r2, [r7, #31]
    7798:	331d      	adds	r3, #29
    779a:	70da      	strb	r2, [r3, #3]
	appMsg.sensors.temperature = rand() & 0x7f;
    779c:	47b0      	blx	r6
    779e:	237f      	movs	r3, #127	; 0x7f
    77a0:	4018      	ands	r0, r3
    77a2:	003b      	movs	r3, r7
    77a4:	3321      	adds	r3, #33	; 0x21
    77a6:	7018      	strb	r0, [r3, #0]
    77a8:	2200      	movs	r2, #0
    77aa:	705a      	strb	r2, [r3, #1]
    77ac:	709a      	strb	r2, [r3, #2]
    77ae:	0e00      	lsrs	r0, r0, #24
    77b0:	70d8      	strb	r0, [r3, #3]
	appMsg.sensors.light       = rand() & 0xff;
    77b2:	47b0      	blx	r6
    77b4:	23ff      	movs	r3, #255	; 0xff
    77b6:	4018      	ands	r0, r3
    77b8:	003b      	movs	r3, r7
    77ba:	3325      	adds	r3, #37	; 0x25
    77bc:	7018      	strb	r0, [r3, #0]
    77be:	0a02      	lsrs	r2, r0, #8
    77c0:	705a      	strb	r2, [r3, #1]
    77c2:	0c02      	lsrs	r2, r0, #16
    77c4:	709a      	strb	r2, [r3, #2]
    77c6:	0e00      	lsrs	r0, r0, #24
    77c8:	70d8      	strb	r0, [r3, #3]
	MiApp_Get(SHORT_ADDRESS, (uint8_t *)&shortAddressLocal);
    77ca:	0021      	movs	r1, r4
    77cc:	2002      	movs	r0, #2
    77ce:	4e55      	ldr	r6, [pc, #340]	; (7924 <wsndemo_task+0x294>)
    77d0:	47b0      	blx	r6
        appMsg.shortAddr = shortAddressLocal;
    77d2:	8823      	ldrh	r3, [r4, #0]
    77d4:	817b      	strh	r3, [r7, #10]
	appMsg.extAddr   = appMsg.shortAddr;
    77d6:	807b      	strh	r3, [r7, #2]
    77d8:	0c1b      	lsrs	r3, r3, #16
    77da:	80bb      	strh	r3, [r7, #4]
    77dc:	2300      	movs	r3, #0
    77de:	80fb      	strh	r3, [r7, #6]
    77e0:	813b      	strh	r3, [r7, #8]
	MiApp_Get(CHANNEL, (uint8_t *)&appMsg.workingChannel);
    77e2:	0039      	movs	r1, r7
    77e4:	3116      	adds	r1, #22
    77e6:	2000      	movs	r0, #0
    77e8:	47b0      	blx	r6
	MiApp_Get(PANID, (uint8_t *)&shortAddressPanId);
    77ea:	0029      	movs	r1, r5
    77ec:	2001      	movs	r0, #1
    77ee:	47b0      	blx	r6
        appMsg.panId = shortAddressPanId;
    77f0:	882b      	ldrh	r3, [r5, #0]
    77f2:	82bb      	strh	r3, [r7, #20]
	sprintf(&(appMsg.caption.text[APP_CAPTION_SIZE - SHORT_ADDRESS_CAPTION_SIZE]), "-0x%04X", shortAddressLocal);
    77f4:	8822      	ldrh	r2, [r4, #0]
    77f6:	0038      	movs	r0, r7
    77f8:	303a      	adds	r0, #58	; 0x3a
    77fa:	494b      	ldr	r1, [pc, #300]	; (7928 <wsndemo_task+0x298>)
    77fc:	4b4b      	ldr	r3, [pc, #300]	; (792c <wsndemo_task+0x29c>)
    77fe:	4798      	blx	r3
	sio2host_putchar(0x10);
    7800:	2010      	movs	r0, #16
    7802:	4c4b      	ldr	r4, [pc, #300]	; (7930 <wsndemo_task+0x2a0>)
    7804:	47a0      	blx	r4
	sio2host_putchar(0x02);
    7806:	2002      	movs	r0, #2
    7808:	47a0      	blx	r4
    780a:	003c      	movs	r4, r7
    780c:	3741      	adds	r7, #65	; 0x41
	uint8_t cs = 0;
    780e:	2500      	movs	r5, #0
		sio2host_putchar(data[i]);
    7810:	4b47      	ldr	r3, [pc, #284]	; (7930 <wsndemo_task+0x2a0>)
    7812:	4698      	mov	r8, r3
    7814:	e007      	b.n	7826 <wsndemo_task+0x196>
    7816:	7830      	ldrb	r0, [r6, #0]
    7818:	47c0      	blx	r8
		cs += data[i];
    781a:	7830      	ldrb	r0, [r6, #0]
    781c:	182d      	adds	r5, r5, r0
    781e:	b2ed      	uxtb	r5, r5
    7820:	3401      	adds	r4, #1
	for (uint8_t i = 0; i < size; i++) {
    7822:	42bc      	cmp	r4, r7
    7824:	d009      	beq.n	783a <wsndemo_task+0x1aa>
    7826:	0026      	movs	r6, r4
		if (data[i] == 0x10) {
    7828:	7823      	ldrb	r3, [r4, #0]
    782a:	2b10      	cmp	r3, #16
    782c:	d1f3      	bne.n	7816 <wsndemo_task+0x186>
			sio2host_putchar(0x10);
    782e:	2010      	movs	r0, #16
    7830:	4b3f      	ldr	r3, [pc, #252]	; (7930 <wsndemo_task+0x2a0>)
    7832:	4798      	blx	r3
			cs += 0x10;
    7834:	3510      	adds	r5, #16
    7836:	b2ed      	uxtb	r5, r5
    7838:	e7ed      	b.n	7816 <wsndemo_task+0x186>
	sio2host_putchar(0x10);
    783a:	2010      	movs	r0, #16
    783c:	4c3c      	ldr	r4, [pc, #240]	; (7930 <wsndemo_task+0x2a0>)
    783e:	47a0      	blx	r4
	sio2host_putchar(0x03);
    7840:	2003      	movs	r0, #3
    7842:	47a0      	blx	r4
	cs += 0x10 + 0x02 + 0x10 + 0x03;
    7844:	3525      	adds	r5, #37	; 0x25
	sio2host_putchar(cs);
    7846:	b2e8      	uxtb	r0, r5
    7848:	47a0      	blx	r4
	SYS_TimerStart(&appDataSendingTimer);
    784a:	482d      	ldr	r0, [pc, #180]	; (7900 <wsndemo_task+0x270>)
    784c:	4b39      	ldr	r3, [pc, #228]	; (7934 <wsndemo_task+0x2a4>)
    784e:	4798      	blx	r3
	appState = APP_STATE_WAIT_SEND_TIMER;
    7850:	2208      	movs	r2, #8
    7852:	4b24      	ldr	r3, [pc, #144]	; (78e4 <wsndemo_task+0x254>)
    7854:	701a      	strb	r2, [r3, #0]
    7856:	e72c      	b.n	76b2 <wsndemo_task+0x22>
		SYS_TimerStart(&appDataSendingTimer);
    7858:	4829      	ldr	r0, [pc, #164]	; (7900 <wsndemo_task+0x270>)
    785a:	4b36      	ldr	r3, [pc, #216]	; (7934 <wsndemo_task+0x2a4>)
    785c:	4798      	blx	r3
		appState = APP_STATE_WAIT_SEND_TIMER;
    785e:	2208      	movs	r2, #8
    7860:	4b20      	ldr	r3, [pc, #128]	; (78e4 <wsndemo_task+0x254>)
    7862:	701a      	strb	r2, [r3, #0]
    7864:	e725      	b.n	76b2 <wsndemo_task+0x22>
		UartBytesReceived(bytes, (uint8_t *)&rx_data);
    7866:	4920      	ldr	r1, [pc, #128]	; (78e8 <wsndemo_task+0x258>)
    7868:	4b33      	ldr	r3, [pc, #204]	; (7938 <wsndemo_task+0x2a8>)
    786a:	4798      	blx	r3
    786c:	e729      	b.n	76c2 <wsndemo_task+0x32>
		uint16_t dstAddr = MESH_BROADCAST_TO_COORDINATORS;
    786e:	2203      	movs	r2, #3
    7870:	4252      	negs	r2, r2
    7872:	2316      	movs	r3, #22
    7874:	446b      	add	r3, sp
    7876:	801a      	strh	r2, [r3, #0]
		delay_ms(50);
    7878:	2032      	movs	r0, #50	; 0x32
    787a:	4b30      	ldr	r3, [pc, #192]	; (793c <wsndemo_task+0x2ac>)
    787c:	4798      	blx	r3
	return (port_base->IN.reg & pin_mask);
    787e:	4b1c      	ldr	r3, [pc, #112]	; (78f0 <wsndemo_task+0x260>)
    7880:	6a1b      	ldr	r3, [r3, #32]
		while(port_pin_get_input_level(BUTTON_0_PIN) == BUTTON_0_ACTIVE)
    7882:	00db      	lsls	r3, r3, #3
    7884:	d41c      	bmi.n	78c0 <wsndemo_task+0x230>
    7886:	2400      	movs	r4, #0
			delay_ms(500);
    7888:	25fa      	movs	r5, #250	; 0xfa
    788a:	006d      	lsls	r5, r5, #1
    788c:	4f2b      	ldr	r7, [pc, #172]	; (793c <wsndemo_task+0x2ac>)
    788e:	4e18      	ldr	r6, [pc, #96]	; (78f0 <wsndemo_task+0x260>)
    7890:	0028      	movs	r0, r5
    7892:	47b8      	blx	r7
			count += 1;
    7894:	3401      	adds	r4, #1
    7896:	b2e4      	uxtb	r4, r4
    7898:	6a33      	ldr	r3, [r6, #32]
		while(port_pin_get_input_level(BUTTON_0_PIN) == BUTTON_0_ACTIVE)
    789a:	00db      	lsls	r3, r3, #3
    789c:	d5f8      	bpl.n	7890 <wsndemo_task+0x200>
		if (count > 5)
    789e:	2c05      	cmp	r4, #5
    78a0:	d90e      	bls.n	78c0 <wsndemo_task+0x230>
			commandId = APP_COMMAND_ID_TOPOLOGY_SIMULATION_RESET;
    78a2:	ab05      	add	r3, sp, #20
    78a4:	2220      	movs	r2, #32
    78a6:	701a      	strb	r2, [r3, #0]
			MiApp_SendData(2, (uint8_t *)&dstAddr, 1, &commandId, 1, false, appBroadcastDataConf);
    78a8:	4a25      	ldr	r2, [pc, #148]	; (7940 <wsndemo_task+0x2b0>)
    78aa:	9202      	str	r2, [sp, #8]
    78ac:	2200      	movs	r2, #0
    78ae:	9201      	str	r2, [sp, #4]
    78b0:	3201      	adds	r2, #1
    78b2:	9200      	str	r2, [sp, #0]
    78b4:	2116      	movs	r1, #22
    78b6:	4469      	add	r1, sp
    78b8:	2002      	movs	r0, #2
    78ba:	4c22      	ldr	r4, [pc, #136]	; (7944 <wsndemo_task+0x2b4>)
    78bc:	47a0      	blx	r4
    78be:	e705      	b.n	76cc <wsndemo_task+0x3c>
			commandId = APP_COMMAND_ID_SIMULATE_LINE_TOPOLOGY;
    78c0:	ab05      	add	r3, sp, #20
    78c2:	2221      	movs	r2, #33	; 0x21
    78c4:	701a      	strb	r2, [r3, #0]
			MiApp_SendData(2, (uint8_t *)&dstAddr, 1, &commandId, 2, false, appBroadcastDataConf);
    78c6:	4a1e      	ldr	r2, [pc, #120]	; (7940 <wsndemo_task+0x2b0>)
    78c8:	9202      	str	r2, [sp, #8]
    78ca:	2200      	movs	r2, #0
    78cc:	9201      	str	r2, [sp, #4]
    78ce:	3202      	adds	r2, #2
    78d0:	9200      	str	r2, [sp, #0]
    78d2:	3a01      	subs	r2, #1
    78d4:	2116      	movs	r1, #22
    78d6:	4469      	add	r1, sp
    78d8:	2002      	movs	r0, #2
    78da:	4c1a      	ldr	r4, [pc, #104]	; (7944 <wsndemo_task+0x2b4>)
    78dc:	47a0      	blx	r4
}
    78de:	e6f5      	b.n	76cc <wsndemo_task+0x3c>
    78e0:	00007ed9 	.word	0x00007ed9
    78e4:	20000985 	.word	0x20000985
    78e8:	20000988 	.word	0x20000988
    78ec:	00004da5 	.word	0x00004da5
    78f0:	41004400 	.word	0x41004400
    78f4:	20000944 	.word	0x20000944
    78f8:	0000df90 	.word	0x0000df90
    78fc:	0000bf03 	.word	0x0000bf03
    7900:	200036d8 	.word	0x200036d8
    7904:	00002710 	.word	0x00002710
    7908:	00007625 	.word	0x00007625
    790c:	00006fd9 	.word	0x00006fd9
    7910:	000075a1 	.word	0x000075a1
    7914:	00009255 	.word	0x00009255
    7918:	00007609 	.word	0x00007609
    791c:	0000a761 	.word	0x0000a761
    7920:	0000c055 	.word	0x0000c055
    7924:	00008181 	.word	0x00008181
    7928:	0000dfa0 	.word	0x0000dfa0
    792c:	0000c239 	.word	0x0000c239
    7930:	00004e3d 	.word	0x00004e3d
    7934:	00006039 	.word	0x00006039
    7938:	0000764d 	.word	0x0000764d
    793c:	00000181 	.word	0x00000181
    7940:	00007621 	.word	0x00007621
    7944:	00007f6d 	.word	0x00007f6d

00007948 <common_tc_delay>:
    7948:	b510      	push	{r4, lr}
    794a:	1c04      	adds	r4, r0, #0
    794c:	4b13      	ldr	r3, [pc, #76]	; (799c <common_tc_delay+0x54>)
    794e:	4798      	blx	r3
    7950:	4b13      	ldr	r3, [pc, #76]	; (79a0 <common_tc_delay+0x58>)
    7952:	781a      	ldrb	r2, [r3, #0]
    7954:	4362      	muls	r2, r4
    7956:	1881      	adds	r1, r0, r2
    7958:	4b12      	ldr	r3, [pc, #72]	; (79a4 <common_tc_delay+0x5c>)
    795a:	6059      	str	r1, [r3, #4]
    795c:	6859      	ldr	r1, [r3, #4]
    795e:	0c09      	lsrs	r1, r1, #16
    7960:	6059      	str	r1, [r3, #4]
    7962:	685b      	ldr	r3, [r3, #4]
    7964:	2b00      	cmp	r3, #0
    7966:	d007      	beq.n	7978 <common_tc_delay+0x30>
    7968:	4b0e      	ldr	r3, [pc, #56]	; (79a4 <common_tc_delay+0x5c>)
    796a:	6859      	ldr	r1, [r3, #4]
    796c:	3201      	adds	r2, #1
    796e:	1880      	adds	r0, r0, r2
    7970:	8118      	strh	r0, [r3, #8]
    7972:	4b0d      	ldr	r3, [pc, #52]	; (79a8 <common_tc_delay+0x60>)
    7974:	4798      	blx	r3
    7976:	e004      	b.n	7982 <common_tc_delay+0x3a>
    7978:	1882      	adds	r2, r0, r2
    797a:	4b0a      	ldr	r3, [pc, #40]	; (79a4 <common_tc_delay+0x5c>)
    797c:	811a      	strh	r2, [r3, #8]
    797e:	4b0b      	ldr	r3, [pc, #44]	; (79ac <common_tc_delay+0x64>)
    7980:	4798      	blx	r3
    7982:	4b08      	ldr	r3, [pc, #32]	; (79a4 <common_tc_delay+0x5c>)
    7984:	891b      	ldrh	r3, [r3, #8]
    7986:	2b63      	cmp	r3, #99	; 0x63
    7988:	d802      	bhi.n	7990 <common_tc_delay+0x48>
    798a:	3364      	adds	r3, #100	; 0x64
    798c:	4a05      	ldr	r2, [pc, #20]	; (79a4 <common_tc_delay+0x5c>)
    798e:	8113      	strh	r3, [r2, #8]
    7990:	4b04      	ldr	r3, [pc, #16]	; (79a4 <common_tc_delay+0x5c>)
    7992:	8918      	ldrh	r0, [r3, #8]
    7994:	4b06      	ldr	r3, [pc, #24]	; (79b0 <common_tc_delay+0x68>)
    7996:	4798      	blx	r3
    7998:	bd10      	pop	{r4, pc}
    799a:	46c0      	nop			; (mov r8, r8)
    799c:	000060fd 	.word	0x000060fd
    79a0:	200036ec 	.word	0x200036ec
    79a4:	2000099c 	.word	0x2000099c
    79a8:	00006111 	.word	0x00006111
    79ac:	00006125 	.word	0x00006125
    79b0:	00006161 	.word	0x00006161

000079b4 <common_tc_init>:
    79b4:	b508      	push	{r3, lr}
    79b6:	2200      	movs	r2, #0
    79b8:	4b03      	ldr	r3, [pc, #12]	; (79c8 <common_tc_init+0x14>)
    79ba:	701a      	strb	r2, [r3, #0]
    79bc:	4b03      	ldr	r3, [pc, #12]	; (79cc <common_tc_init+0x18>)
    79be:	4798      	blx	r3
    79c0:	4b03      	ldr	r3, [pc, #12]	; (79d0 <common_tc_init+0x1c>)
    79c2:	7018      	strb	r0, [r3, #0]
    79c4:	bd08      	pop	{r3, pc}
    79c6:	46c0      	nop			; (mov r8, r8)
    79c8:	2000099c 	.word	0x2000099c
    79cc:	00006179 	.word	0x00006179
    79d0:	200036ec 	.word	0x200036ec

000079d4 <tmr_ovf_callback>:
    79d4:	b508      	push	{r3, lr}
    79d6:	4b0e      	ldr	r3, [pc, #56]	; (7a10 <tmr_ovf_callback+0x3c>)
    79d8:	685b      	ldr	r3, [r3, #4]
    79da:	2b00      	cmp	r3, #0
    79dc:	d007      	beq.n	79ee <tmr_ovf_callback+0x1a>
    79de:	4a0c      	ldr	r2, [pc, #48]	; (7a10 <tmr_ovf_callback+0x3c>)
    79e0:	6853      	ldr	r3, [r2, #4]
    79e2:	3b01      	subs	r3, #1
    79e4:	6053      	str	r3, [r2, #4]
    79e6:	2b00      	cmp	r3, #0
    79e8:	d101      	bne.n	79ee <tmr_ovf_callback+0x1a>
    79ea:	4b0a      	ldr	r3, [pc, #40]	; (7a14 <tmr_ovf_callback+0x40>)
    79ec:	4798      	blx	r3
    79ee:	4a08      	ldr	r2, [pc, #32]	; (7a10 <tmr_ovf_callback+0x3c>)
    79f0:	7813      	ldrb	r3, [r2, #0]
    79f2:	3301      	adds	r3, #1
    79f4:	b2db      	uxtb	r3, r3
    79f6:	7013      	strb	r3, [r2, #0]
    79f8:	4a07      	ldr	r2, [pc, #28]	; (7a18 <tmr_ovf_callback+0x44>)
    79fa:	7812      	ldrb	r2, [r2, #0]
    79fc:	429a      	cmp	r2, r3
    79fe:	d806      	bhi.n	7a0e <tmr_ovf_callback+0x3a>
    7a00:	4b03      	ldr	r3, [pc, #12]	; (7a10 <tmr_ovf_callback+0x3c>)
    7a02:	2200      	movs	r2, #0
    7a04:	701a      	strb	r2, [r3, #0]
    7a06:	68db      	ldr	r3, [r3, #12]
    7a08:	2b00      	cmp	r3, #0
    7a0a:	d000      	beq.n	7a0e <tmr_ovf_callback+0x3a>
    7a0c:	4798      	blx	r3
    7a0e:	bd08      	pop	{r3, pc}
    7a10:	2000099c 	.word	0x2000099c
    7a14:	00006125 	.word	0x00006125
    7a18:	200036ec 	.word	0x200036ec

00007a1c <tmr_cca_callback>:
    7a1c:	b508      	push	{r3, lr}
    7a1e:	4b04      	ldr	r3, [pc, #16]	; (7a30 <tmr_cca_callback+0x14>)
    7a20:	4798      	blx	r3
    7a22:	4b04      	ldr	r3, [pc, #16]	; (7a34 <tmr_cca_callback+0x18>)
    7a24:	691b      	ldr	r3, [r3, #16]
    7a26:	2b00      	cmp	r3, #0
    7a28:	d000      	beq.n	7a2c <tmr_cca_callback+0x10>
    7a2a:	4798      	blx	r3
    7a2c:	bd08      	pop	{r3, pc}
    7a2e:	46c0      	nop			; (mov r8, r8)
    7a30:	00006111 	.word	0x00006111
    7a34:	2000099c 	.word	0x2000099c

00007a38 <set_common_tc_expiry_callback>:
    7a38:	4b01      	ldr	r3, [pc, #4]	; (7a40 <set_common_tc_expiry_callback+0x8>)
    7a3a:	6118      	str	r0, [r3, #16]
    7a3c:	4770      	bx	lr
    7a3e:	46c0      	nop			; (mov r8, r8)
    7a40:	2000099c 	.word	0x2000099c

00007a44 <frameTxCallback>:
    7a44:	b570      	push	{r4, r5, r6, lr}
    7a46:	2401      	movs	r4, #1
    7a48:	4b07      	ldr	r3, [pc, #28]	; (7a68 <frameTxCallback+0x24>)
    7a4a:	701c      	strb	r4, [r3, #0]
    7a4c:	4c07      	ldr	r4, [pc, #28]	; (7a6c <frameTxCallback+0x28>)
    7a4e:	6823      	ldr	r3, [r4, #0]
    7a50:	691b      	ldr	r3, [r3, #16]
    7a52:	2b00      	cmp	r3, #0
    7a54:	d004      	beq.n	7a60 <frameTxCallback+0x1c>
    7a56:	4798      	blx	r3
    7a58:	4d05      	ldr	r5, [pc, #20]	; (7a70 <frameTxCallback+0x2c>)
    7a5a:	6820      	ldr	r0, [r4, #0]
    7a5c:	47a8      	blx	r5
    7a5e:	bd70      	pop	{r4, r5, r6, pc}
    7a60:	0010      	movs	r0, r2
    7a62:	4d03      	ldr	r5, [pc, #12]	; (7a70 <frameTxCallback+0x2c>)
    7a64:	47a8      	blx	r5
    7a66:	e7f8      	b.n	7a5a <frameTxCallback+0x16>
    7a68:	200000ac 	.word	0x200000ac
    7a6c:	20003720 	.word	0x20003720
    7a70:	00005db5 	.word	0x00005db5

00007a74 <nonAckDataCallback>:
    7a74:	b5f0      	push	{r4, r5, r6, r7, lr}
    7a76:	46c6      	mov	lr, r8
    7a78:	0007      	movs	r7, r0
    7a7a:	b500      	push	{lr}
    7a7c:	0010      	movs	r0, r2
    7a7e:	4e0f      	ldr	r6, [pc, #60]	; (7abc <nonAckDataCallback+0x48>)
    7a80:	4688      	mov	r8, r1
    7a82:	0015      	movs	r5, r2
    7a84:	47b0      	blx	r6
    7a86:	2100      	movs	r1, #0
    7a88:	480d      	ldr	r0, [pc, #52]	; (7ac0 <nonAckDataCallback+0x4c>)
    7a8a:	4b0e      	ldr	r3, [pc, #56]	; (7ac4 <nonAckDataCallback+0x50>)
    7a8c:	4798      	blx	r3
    7a8e:	1e04      	subs	r4, r0, #0
    7a90:	d00e      	beq.n	7ab0 <nonAckDataCallback+0x3c>
    7a92:	68a3      	ldr	r3, [r4, #8]
    7a94:	2b00      	cmp	r3, #0
    7a96:	d003      	beq.n	7aa0 <nonAckDataCallback+0x2c>
    7a98:	002a      	movs	r2, r5
    7a9a:	4641      	mov	r1, r8
    7a9c:	0038      	movs	r0, r7
    7a9e:	4798      	blx	r3
    7aa0:	7d23      	ldrb	r3, [r4, #20]
    7aa2:	2b00      	cmp	r3, #0
    7aa4:	d101      	bne.n	7aaa <nonAckDataCallback+0x36>
    7aa6:	0020      	movs	r0, r4
    7aa8:	47b0      	blx	r6
    7aaa:	bc04      	pop	{r2}
    7aac:	4690      	mov	r8, r2
    7aae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7ab0:	4b05      	ldr	r3, [pc, #20]	; (7ac8 <nonAckDataCallback+0x54>)
    7ab2:	781b      	ldrb	r3, [r3, #0]
    7ab4:	2b08      	cmp	r3, #8
    7ab6:	d1f8      	bne.n	7aaa <nonAckDataCallback+0x36>
    7ab8:	e7eb      	b.n	7a92 <nonAckDataCallback+0x1e>
    7aba:	46c0      	nop			; (mov r8, r8)
    7abc:	00005db5 	.word	0x00005db5
    7ac0:	200036f0 	.word	0x200036f0
    7ac4:	00005f09 	.word	0x00005f09
    7ac8:	200009b0 	.word	0x200009b0

00007acc <dataTimerHandler>:
    7acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7ace:	464e      	mov	r6, r9
    7ad0:	46de      	mov	lr, fp
    7ad2:	4657      	mov	r7, sl
    7ad4:	4645      	mov	r5, r8
    7ad6:	b5e0      	push	{r5, r6, r7, lr}
    7ad8:	4e40      	ldr	r6, [pc, #256]	; (7bdc <dataTimerHandler+0x110>)
    7ada:	7a33      	ldrb	r3, [r6, #8]
    7adc:	2b00      	cmp	r3, #0
    7ade:	d049      	beq.n	7b74 <dataTimerHandler+0xa8>
    7ae0:	4b3f      	ldr	r3, [pc, #252]	; (7be0 <dataTimerHandler+0x114>)
    7ae2:	2500      	movs	r5, #0
    7ae4:	4698      	mov	r8, r3
    7ae6:	4b3f      	ldr	r3, [pc, #252]	; (7be4 <dataTimerHandler+0x118>)
    7ae8:	46c1      	mov	r9, r8
    7aea:	469a      	mov	sl, r3
    7aec:	4f3e      	ldr	r7, [pc, #248]	; (7be8 <dataTimerHandler+0x11c>)
    7aee:	2100      	movs	r1, #0
    7af0:	0030      	movs	r0, r6
    7af2:	47b8      	blx	r7
    7af4:	1e04      	subs	r4, r0, #0
    7af6:	d03d      	beq.n	7b74 <dataTimerHandler+0xa8>
    7af8:	7c03      	ldrb	r3, [r0, #16]
    7afa:	2b00      	cmp	r3, #0
    7afc:	d046      	beq.n	7b8c <dataTimerHandler+0xc0>
    7afe:	3b01      	subs	r3, #1
    7b00:	b2db      	uxtb	r3, r3
    7b02:	7403      	strb	r3, [r0, #16]
    7b04:	2b00      	cmp	r3, #0
    7b06:	d141      	bne.n	7b8c <dataTimerHandler+0xc0>
    7b08:	7c43      	ldrb	r3, [r0, #17]
    7b0a:	2b00      	cmp	r3, #0
    7b0c:	d047      	beq.n	7b9e <dataTimerHandler+0xd2>
    7b0e:	3b01      	subs	r3, #1
    7b10:	b2db      	uxtb	r3, r3
    7b12:	7443      	strb	r3, [r0, #17]
    7b14:	2b00      	cmp	r3, #0
    7b16:	d142      	bne.n	7b9e <dataTimerHandler+0xd2>
    7b18:	6883      	ldr	r3, [r0, #8]
    7b1a:	2b00      	cmp	r3, #0
    7b1c:	d003      	beq.n	7b26 <dataTimerHandler+0x5a>
    7b1e:	7c80      	ldrb	r0, [r0, #18]
    7b20:	0022      	movs	r2, r4
    7b22:	2103      	movs	r1, #3
    7b24:	4798      	blx	r3
    7b26:	4b31      	ldr	r3, [pc, #196]	; (7bec <dataTimerHandler+0x120>)
    7b28:	0020      	movs	r0, r4
    7b2a:	4798      	blx	r3
    7b2c:	23ff      	movs	r3, #255	; 0xff
    7b2e:	8ba0      	ldrh	r0, [r4, #28]
    7b30:	4398      	bics	r0, r3
    7b32:	4b2f      	ldr	r3, [pc, #188]	; (7bf0 <dataTimerHandler+0x124>)
    7b34:	881b      	ldrh	r3, [r3, #0]
    7b36:	4298      	cmp	r0, r3
    7b38:	d017      	beq.n	7b6a <dataTimerHandler+0x9e>
    7b3a:	4b2a      	ldr	r3, [pc, #168]	; (7be4 <dataTimerHandler+0x118>)
    7b3c:	0a02      	lsrs	r2, r0, #8
    7b3e:	681b      	ldr	r3, [r3, #0]
    7b40:	0052      	lsls	r2, r2, #1
    7b42:	691b      	ldr	r3, [r3, #16]
    7b44:	189a      	adds	r2, r3, r2
    7b46:	7854      	ldrb	r4, [r2, #1]
    7b48:	230f      	movs	r3, #15
    7b4a:	0021      	movs	r1, r4
    7b4c:	469b      	mov	fp, r3
    7b4e:	4399      	bics	r1, r3
    7b50:	d00b      	beq.n	7b6a <dataTimerHandler+0x9e>
    7b52:	0921      	lsrs	r1, r4, #4
    7b54:	310f      	adds	r1, #15
    7b56:	4019      	ands	r1, r3
    7b58:	010b      	lsls	r3, r1, #4
    7b5a:	469c      	mov	ip, r3
    7b5c:	465b      	mov	r3, fp
    7b5e:	4023      	ands	r3, r4
    7b60:	4664      	mov	r4, ip
    7b62:	4323      	orrs	r3, r4
    7b64:	7053      	strb	r3, [r2, #1]
    7b66:	2900      	cmp	r1, #0
    7b68:	d028      	beq.n	7bbc <dataTimerHandler+0xf0>
    7b6a:	3501      	adds	r5, #1
    7b6c:	7a33      	ldrb	r3, [r6, #8]
    7b6e:	b2ed      	uxtb	r5, r5
    7b70:	42ab      	cmp	r3, r5
    7b72:	d8bc      	bhi.n	7aee <dataTimerHandler+0x22>
    7b74:	4b1f      	ldr	r3, [pc, #124]	; (7bf4 <dataTimerHandler+0x128>)
    7b76:	781b      	ldrb	r3, [r3, #0]
    7b78:	2b06      	cmp	r3, #6
    7b7a:	d028      	beq.n	7bce <dataTimerHandler+0x102>
    7b7c:	4b1e      	ldr	r3, [pc, #120]	; (7bf8 <dataTimerHandler+0x12c>)
    7b7e:	4798      	blx	r3
    7b80:	bc3c      	pop	{r2, r3, r4, r5}
    7b82:	4690      	mov	r8, r2
    7b84:	4699      	mov	r9, r3
    7b86:	46a2      	mov	sl, r4
    7b88:	46ab      	mov	fp, r5
    7b8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7b8c:	0021      	movs	r1, r4
    7b8e:	0030      	movs	r0, r6
    7b90:	47c0      	blx	r8
    7b92:	3501      	adds	r5, #1
    7b94:	7a33      	ldrb	r3, [r6, #8]
    7b96:	b2ed      	uxtb	r5, r5
    7b98:	42ab      	cmp	r3, r5
    7b9a:	d8a8      	bhi.n	7aee <dataTimerHandler+0x22>
    7b9c:	e7ea      	b.n	7b74 <dataTimerHandler+0xa8>
    7b9e:	4652      	mov	r2, sl
    7ba0:	2337      	movs	r3, #55	; 0x37
    7ba2:	6812      	ldr	r2, [r2, #0]
    7ba4:	0021      	movs	r1, r4
    7ba6:	5cd3      	ldrb	r3, [r2, r3]
    7ba8:	0030      	movs	r0, r6
    7baa:	3301      	adds	r3, #1
    7bac:	7423      	strb	r3, [r4, #16]
    7bae:	47c8      	blx	r9
    7bb0:	3501      	adds	r5, #1
    7bb2:	7a33      	ldrb	r3, [r6, #8]
    7bb4:	b2ed      	uxtb	r5, r5
    7bb6:	42ab      	cmp	r3, r5
    7bb8:	d899      	bhi.n	7aee <dataTimerHandler+0x22>
    7bba:	e7db      	b.n	7b74 <dataTimerHandler+0xa8>
    7bbc:	4b0f      	ldr	r3, [pc, #60]	; (7bfc <dataTimerHandler+0x130>)
    7bbe:	4798      	blx	r3
    7bc0:	3501      	adds	r5, #1
    7bc2:	7a33      	ldrb	r3, [r6, #8]
    7bc4:	b2ed      	uxtb	r5, r5
    7bc6:	42ab      	cmp	r3, r5
    7bc8:	d900      	bls.n	7bcc <dataTimerHandler+0x100>
    7bca:	e790      	b.n	7aee <dataTimerHandler+0x22>
    7bcc:	e7d2      	b.n	7b74 <dataTimerHandler+0xa8>
    7bce:	4b0c      	ldr	r3, [pc, #48]	; (7c00 <dataTimerHandler+0x134>)
    7bd0:	4798      	blx	r3
    7bd2:	4b0c      	ldr	r3, [pc, #48]	; (7c04 <dataTimerHandler+0x138>)
    7bd4:	4798      	blx	r3
    7bd6:	4b0c      	ldr	r3, [pc, #48]	; (7c08 <dataTimerHandler+0x13c>)
    7bd8:	4798      	blx	r3
    7bda:	e7cf      	b.n	7b7c <dataTimerHandler+0xb0>
    7bdc:	20003710 	.word	0x20003710
    7be0:	00005ed1 	.word	0x00005ed1
    7be4:	20003708 	.word	0x20003708
    7be8:	00005f09 	.word	0x00005f09
    7bec:	00005db5 	.word	0x00005db5
    7bf0:	20003750 	.word	0x20003750
    7bf4:	200009b0 	.word	0x200009b0
    7bf8:	0000afc9 	.word	0x0000afc9
    7bfc:	0000b669 	.word	0x0000b669
    7c00:	0000b6ed 	.word	0x0000b6ed
    7c04:	00009885 	.word	0x00009885
    7c08:	0000a331 	.word	0x0000a331

00007c0c <ackReqDataConfcb>:
    7c0c:	b5f0      	push	{r4, r5, r6, r7, lr}
    7c0e:	46de      	mov	lr, fp
    7c10:	464e      	mov	r6, r9
    7c12:	4645      	mov	r5, r8
    7c14:	4657      	mov	r7, sl
    7c16:	0013      	movs	r3, r2
    7c18:	b5e0      	push	{r5, r6, r7, lr}
    7c1a:	b085      	sub	sp, #20
    7c1c:	9202      	str	r2, [sp, #8]
    7c1e:	7892      	ldrb	r2, [r2, #2]
    7c20:	4683      	mov	fp, r0
    7c22:	0018      	movs	r0, r3
    7c24:	4b41      	ldr	r3, [pc, #260]	; (7d2c <ackReqDataConfcb+0x120>)
    7c26:	9101      	str	r1, [sp, #4]
    7c28:	4690      	mov	r8, r2
    7c2a:	4798      	blx	r3
    7c2c:	4e40      	ldr	r6, [pc, #256]	; (7d30 <ackReqDataConfcb+0x124>)
    7c2e:	7a33      	ldrb	r3, [r6, #8]
    7c30:	2b00      	cmp	r3, #0
    7c32:	d035      	beq.n	7ca0 <ackReqDataConfcb+0x94>
    7c34:	4b3f      	ldr	r3, [pc, #252]	; (7d34 <ackReqDataConfcb+0x128>)
    7c36:	2400      	movs	r4, #0
    7c38:	4f3f      	ldr	r7, [pc, #252]	; (7d38 <ackReqDataConfcb+0x12c>)
    7c3a:	4699      	mov	r9, r3
    7c3c:	e007      	b.n	7c4e <ackReqDataConfcb+0x42>
    7c3e:	0029      	movs	r1, r5
    7c40:	0030      	movs	r0, r6
    7c42:	47c8      	blx	r9
    7c44:	3401      	adds	r4, #1
    7c46:	7a33      	ldrb	r3, [r6, #8]
    7c48:	b2e4      	uxtb	r4, r4
    7c4a:	42a3      	cmp	r3, r4
    7c4c:	d928      	bls.n	7ca0 <ackReqDataConfcb+0x94>
    7c4e:	2100      	movs	r1, #0
    7c50:	0030      	movs	r0, r6
    7c52:	47b8      	blx	r7
    7c54:	1e05      	subs	r5, r0, #0
    7c56:	d023      	beq.n	7ca0 <ackReqDataConfcb+0x94>
    7c58:	2320      	movs	r3, #32
    7c5a:	5cc3      	ldrb	r3, [r0, r3]
    7c5c:	4543      	cmp	r3, r8
    7c5e:	d1ee      	bne.n	7c3e <ackReqDataConfcb+0x32>
    7c60:	7c83      	ldrb	r3, [r0, #18]
    7c62:	469a      	mov	sl, r3
    7c64:	455b      	cmp	r3, fp
    7c66:	d1ea      	bne.n	7c3e <ackReqDataConfcb+0x32>
    7c68:	9b01      	ldr	r3, [sp, #4]
    7c6a:	2b00      	cmp	r3, #0
    7c6c:	d02d      	beq.n	7cca <ackReqDataConfcb+0xbe>
    7c6e:	2b03      	cmp	r3, #3
    7c70:	d039      	beq.n	7ce6 <ackReqDataConfcb+0xda>
    7c72:	7c6b      	ldrb	r3, [r5, #17]
    7c74:	2b00      	cmp	r3, #0
    7c76:	d01a      	beq.n	7cae <ackReqDataConfcb+0xa2>
    7c78:	3b01      	subs	r3, #1
    7c7a:	b2db      	uxtb	r3, r3
    7c7c:	746b      	strb	r3, [r5, #17]
    7c7e:	2b00      	cmp	r3, #0
    7c80:	d115      	bne.n	7cae <ackReqDataConfcb+0xa2>
    7c82:	68ab      	ldr	r3, [r5, #8]
    7c84:	2b00      	cmp	r3, #0
    7c86:	d003      	beq.n	7c90 <ackReqDataConfcb+0x84>
    7c88:	9a02      	ldr	r2, [sp, #8]
    7c8a:	9901      	ldr	r1, [sp, #4]
    7c8c:	4650      	mov	r0, sl
    7c8e:	4798      	blx	r3
    7c90:	4b26      	ldr	r3, [pc, #152]	; (7d2c <ackReqDataConfcb+0x120>)
    7c92:	0028      	movs	r0, r5
    7c94:	4798      	blx	r3
    7c96:	3401      	adds	r4, #1
    7c98:	7a33      	ldrb	r3, [r6, #8]
    7c9a:	b2e4      	uxtb	r4, r4
    7c9c:	42a3      	cmp	r3, r4
    7c9e:	d8d6      	bhi.n	7c4e <ackReqDataConfcb+0x42>
    7ca0:	b005      	add	sp, #20
    7ca2:	bc3c      	pop	{r2, r3, r4, r5}
    7ca4:	4690      	mov	r8, r2
    7ca6:	4699      	mov	r9, r3
    7ca8:	46a2      	mov	sl, r4
    7caa:	46ab      	mov	fp, r5
    7cac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7cae:	4b23      	ldr	r3, [pc, #140]	; (7d3c <ackReqDataConfcb+0x130>)
    7cb0:	781b      	ldrb	r3, [r3, #0]
    7cb2:	2b08      	cmp	r3, #8
    7cb4:	d0e5      	beq.n	7c82 <ackReqDataConfcb+0x76>
    7cb6:	0029      	movs	r1, r5
    7cb8:	0030      	movs	r0, r6
    7cba:	4b1e      	ldr	r3, [pc, #120]	; (7d34 <ackReqDataConfcb+0x128>)
    7cbc:	4798      	blx	r3
    7cbe:	89a9      	ldrh	r1, [r5, #12]
    7cc0:	4a1f      	ldr	r2, [pc, #124]	; (7d40 <ackReqDataConfcb+0x134>)
    7cc2:	0028      	movs	r0, r5
    7cc4:	4b1f      	ldr	r3, [pc, #124]	; (7d44 <ackReqDataConfcb+0x138>)
    7cc6:	4798      	blx	r3
    7cc8:	e7bc      	b.n	7c44 <ackReqDataConfcb+0x38>
    7cca:	4b1f      	ldr	r3, [pc, #124]	; (7d48 <ackReqDataConfcb+0x13c>)
    7ccc:	0001      	movs	r1, r0
    7cce:	681a      	ldr	r2, [r3, #0]
    7cd0:	2337      	movs	r3, #55	; 0x37
    7cd2:	5cd3      	ldrb	r3, [r2, r3]
    7cd4:	3301      	adds	r3, #1
    7cd6:	7403      	strb	r3, [r0, #16]
    7cd8:	2338      	movs	r3, #56	; 0x38
    7cda:	5cd3      	ldrb	r3, [r2, r3]
    7cdc:	7443      	strb	r3, [r0, #17]
    7cde:	0030      	movs	r0, r6
    7ce0:	4b14      	ldr	r3, [pc, #80]	; (7d34 <ackReqDataConfcb+0x128>)
    7ce2:	4798      	blx	r3
    7ce4:	e7ae      	b.n	7c44 <ackReqDataConfcb+0x38>
    7ce6:	8b80      	ldrh	r0, [r0, #28]
    7ce8:	33fc      	adds	r3, #252	; 0xfc
    7cea:	4398      	bics	r0, r3
    7cec:	4b17      	ldr	r3, [pc, #92]	; (7d4c <ackReqDataConfcb+0x140>)
    7cee:	4684      	mov	ip, r0
    7cf0:	881b      	ldrh	r3, [r3, #0]
    7cf2:	4298      	cmp	r0, r3
    7cf4:	d0bd      	beq.n	7c72 <ackReqDataConfcb+0x66>
    7cf6:	4b14      	ldr	r3, [pc, #80]	; (7d48 <ackReqDataConfcb+0x13c>)
    7cf8:	0a02      	lsrs	r2, r0, #8
    7cfa:	681b      	ldr	r3, [r3, #0]
    7cfc:	0052      	lsls	r2, r2, #1
    7cfe:	691b      	ldr	r3, [r3, #16]
    7d00:	189a      	adds	r2, r3, r2
    7d02:	7850      	ldrb	r0, [r2, #1]
    7d04:	230f      	movs	r3, #15
    7d06:	0001      	movs	r1, r0
    7d08:	9203      	str	r2, [sp, #12]
    7d0a:	4399      	bics	r1, r3
    7d0c:	d0b1      	beq.n	7c72 <ackReqDataConfcb+0x66>
    7d0e:	0901      	lsrs	r1, r0, #4
    7d10:	310f      	adds	r1, #15
    7d12:	4019      	ands	r1, r3
    7d14:	010a      	lsls	r2, r1, #4
    7d16:	4003      	ands	r3, r0
    7d18:	4313      	orrs	r3, r2
    7d1a:	9a03      	ldr	r2, [sp, #12]
    7d1c:	7053      	strb	r3, [r2, #1]
    7d1e:	2900      	cmp	r1, #0
    7d20:	d1a7      	bne.n	7c72 <ackReqDataConfcb+0x66>
    7d22:	4660      	mov	r0, ip
    7d24:	4b0a      	ldr	r3, [pc, #40]	; (7d50 <ackReqDataConfcb+0x144>)
    7d26:	4798      	blx	r3
    7d28:	e7a3      	b.n	7c72 <ackReqDataConfcb+0x66>
    7d2a:	46c0      	nop			; (mov r8, r8)
    7d2c:	00005db5 	.word	0x00005db5
    7d30:	20003710 	.word	0x20003710
    7d34:	00005ed1 	.word	0x00005ed1
    7d38:	00005f09 	.word	0x00005f09
    7d3c:	200009b0 	.word	0x200009b0
    7d40:	00007c0d 	.word	0x00007c0d
    7d44:	00009485 	.word	0x00009485
    7d48:	20003708 	.word	0x20003708
    7d4c:	20003750 	.word	0x20003750
    7d50:	0000b669 	.word	0x0000b669

00007d54 <MiApp_ProtocolInit>:
    7d54:	b570      	push	{r4, r5, r6, lr}
    7d56:	4b25      	ldr	r3, [pc, #148]	; (7dec <MiApp_ProtocolInit+0x98>)
    7d58:	b084      	sub	sp, #16
    7d5a:	6018      	str	r0, [r3, #0]
    7d5c:	4b24      	ldr	r3, [pc, #144]	; (7df0 <MiApp_ProtocolInit+0x9c>)
    7d5e:	2501      	movs	r5, #1
    7d60:	6019      	str	r1, [r3, #0]
    7d62:	4b24      	ldr	r3, [pc, #144]	; (7df4 <MiApp_ProtocolInit+0xa0>)
    7d64:	4798      	blx	r3
    7d66:	2102      	movs	r1, #2
    7d68:	4c23      	ldr	r4, [pc, #140]	; (7df8 <MiApp_ProtocolInit+0xa4>)
    7d6a:	4b24      	ldr	r3, [pc, #144]	; (7dfc <MiApp_ProtocolInit+0xa8>)
    7d6c:	aa02      	add	r2, sp, #8
    7d6e:	8023      	strh	r3, [r4, #0]
    7d70:	7813      	ldrb	r3, [r2, #0]
    7d72:	2601      	movs	r6, #1
    7d74:	430b      	orrs	r3, r1
    7d76:	2187      	movs	r1, #135	; 0x87
    7d78:	400b      	ands	r3, r1
    7d7a:	2140      	movs	r1, #64	; 0x40
    7d7c:	430b      	orrs	r3, r1
    7d7e:	21c3      	movs	r1, #195	; 0xc3
    7d80:	400b      	ands	r3, r1
    7d82:	43ab      	bics	r3, r5
    7d84:	7013      	strb	r3, [r2, #0]
    7d86:	491e      	ldr	r1, [pc, #120]	; (7e00 <MiApp_ProtocolInit+0xac>)
    7d88:	9802      	ldr	r0, [sp, #8]
    7d8a:	4b1e      	ldr	r3, [pc, #120]	; (7e04 <MiApp_ProtocolInit+0xb0>)
    7d8c:	4798      	blx	r3
    7d8e:	4b1e      	ldr	r3, [pc, #120]	; (7e08 <MiApp_ProtocolInit+0xb4>)
    7d90:	4798      	blx	r3
    7d92:	466b      	mov	r3, sp
    7d94:	4276      	negs	r6, r6
    7d96:	1d98      	adds	r0, r3, #6
    7d98:	0021      	movs	r1, r4
    7d9a:	4b1c      	ldr	r3, [pc, #112]	; (7e0c <MiApp_ProtocolInit+0xb8>)
    7d9c:	8006      	strh	r6, [r0, #0]
    7d9e:	4798      	blx	r3
    7da0:	491b      	ldr	r1, [pc, #108]	; (7e10 <MiApp_ProtocolInit+0xbc>)
    7da2:	4b1c      	ldr	r3, [pc, #112]	; (7e14 <MiApp_ProtocolInit+0xc0>)
    7da4:	2000      	movs	r0, #0
    7da6:	4798      	blx	r3
    7da8:	4b1b      	ldr	r3, [pc, #108]	; (7e18 <MiApp_ProtocolInit+0xc4>)
    7daa:	4798      	blx	r3
    7dac:	4b1b      	ldr	r3, [pc, #108]	; (7e1c <MiApp_ProtocolInit+0xc8>)
    7dae:	4798      	blx	r3
    7db0:	4b1b      	ldr	r3, [pc, #108]	; (7e20 <MiApp_ProtocolInit+0xcc>)
    7db2:	4798      	blx	r3
    7db4:	4b1b      	ldr	r3, [pc, #108]	; (7e24 <MiApp_ProtocolInit+0xd0>)
    7db6:	4798      	blx	r3
    7db8:	4b1b      	ldr	r3, [pc, #108]	; (7e28 <MiApp_ProtocolInit+0xd4>)
    7dba:	4c1c      	ldr	r4, [pc, #112]	; (7e2c <MiApp_ProtocolInit+0xd8>)
    7dbc:	701d      	strb	r5, [r3, #0]
    7dbe:	4b1c      	ldr	r3, [pc, #112]	; (7e30 <MiApp_ProtocolInit+0xdc>)
    7dc0:	481c      	ldr	r0, [pc, #112]	; (7e34 <MiApp_ProtocolInit+0xe0>)
    7dc2:	801e      	strh	r6, [r3, #0]
    7dc4:	47a0      	blx	r4
    7dc6:	481c      	ldr	r0, [pc, #112]	; (7e38 <MiApp_ProtocolInit+0xe4>)
    7dc8:	47a0      	blx	r4
    7dca:	481c      	ldr	r0, [pc, #112]	; (7e3c <MiApp_ProtocolInit+0xe8>)
    7dcc:	47a0      	blx	r4
    7dce:	481c      	ldr	r0, [pc, #112]	; (7e40 <MiApp_ProtocolInit+0xec>)
    7dd0:	47a0      	blx	r4
    7dd2:	23fa      	movs	r3, #250	; 0xfa
    7dd4:	481b      	ldr	r0, [pc, #108]	; (7e44 <MiApp_ProtocolInit+0xf0>)
    7dd6:	009b      	lsls	r3, r3, #2
    7dd8:	6083      	str	r3, [r0, #8]
    7dda:	4b1b      	ldr	r3, [pc, #108]	; (7e48 <MiApp_ProtocolInit+0xf4>)
    7ddc:	7305      	strb	r5, [r0, #12]
    7dde:	6103      	str	r3, [r0, #16]
    7de0:	4b1a      	ldr	r3, [pc, #104]	; (7e4c <MiApp_ProtocolInit+0xf8>)
    7de2:	4798      	blx	r3
    7de4:	2001      	movs	r0, #1
    7de6:	b004      	add	sp, #16
    7de8:	bd70      	pop	{r4, r5, r6, pc}
    7dea:	46c0      	nop			; (mov r8, r8)
    7dec:	20003708 	.word	0x20003708
    7df0:	2000370c 	.word	0x2000370c
    7df4:	00005f91 	.word	0x00005f91
    7df8:	2000373c 	.word	0x2000373c
    7dfc:	00001234 	.word	0x00001234
    7e00:	200000b0 	.word	0x200000b0
    7e04:	00004eb9 	.word	0x00004eb9
    7e08:	00005945 	.word	0x00005945
    7e0c:	00004e59 	.word	0x00004e59
    7e10:	2000371c 	.word	0x2000371c
    7e14:	00004e91 	.word	0x00004e91
    7e18:	0000ae15 	.word	0x0000ae15
    7e1c:	0000b1e9 	.word	0x0000b1e9
    7e20:	0000ae75 	.word	0x0000ae75
    7e24:	00009855 	.word	0x00009855
    7e28:	200009b0 	.word	0x200009b0
    7e2c:	00005ec5 	.word	0x00005ec5
    7e30:	20003750 	.word	0x20003750
    7e34:	20003710 	.word	0x20003710
    7e38:	200036f0 	.word	0x200036f0
    7e3c:	200036fc 	.word	0x200036fc
    7e40:	20003744 	.word	0x20003744
    7e44:	200009b4 	.word	0x200009b4
    7e48:	00007acd 	.word	0x00007acd
    7e4c:	00006039 	.word	0x00006039

00007e50 <MiApp_Set>:
    7e50:	b530      	push	{r4, r5, lr}
    7e52:	000c      	movs	r4, r1
    7e54:	b083      	sub	sp, #12
    7e56:	2802      	cmp	r0, #2
    7e58:	d020      	beq.n	7e9c <MiApp_Set+0x4c>
    7e5a:	d912      	bls.n	7e82 <MiApp_Set+0x32>
    7e5c:	2880      	cmp	r0, #128	; 0x80
    7e5e:	d009      	beq.n	7e74 <MiApp_Set+0x24>
    7e60:	2881      	cmp	r0, #129	; 0x81
    7e62:	d119      	bne.n	7e98 <MiApp_Set+0x48>
    7e64:	780b      	ldrb	r3, [r1, #0]
    7e66:	2001      	movs	r0, #1
    7e68:	1e5a      	subs	r2, r3, #1
    7e6a:	4193      	sbcs	r3, r2
    7e6c:	4a13      	ldr	r2, [pc, #76]	; (7ebc <MiApp_Set+0x6c>)
    7e6e:	7013      	strb	r3, [r2, #0]
    7e70:	b003      	add	sp, #12
    7e72:	bd30      	pop	{r4, r5, pc}
    7e74:	780b      	ldrb	r3, [r1, #0]
    7e76:	2001      	movs	r0, #1
    7e78:	1e5a      	subs	r2, r3, #1
    7e7a:	4193      	sbcs	r3, r2
    7e7c:	4a10      	ldr	r2, [pc, #64]	; (7ec0 <MiApp_Set+0x70>)
    7e7e:	7013      	strb	r3, [r2, #0]
    7e80:	e7f6      	b.n	7e70 <MiApp_Set+0x20>
    7e82:	2800      	cmp	r0, #0
    7e84:	d108      	bne.n	7e98 <MiApp_Set+0x48>
    7e86:	2000      	movs	r0, #0
    7e88:	4b0e      	ldr	r3, [pc, #56]	; (7ec4 <MiApp_Set+0x74>)
    7e8a:	4798      	blx	r3
    7e8c:	2800      	cmp	r0, #0
    7e8e:	d0ef      	beq.n	7e70 <MiApp_Set+0x20>
    7e90:	7822      	ldrb	r2, [r4, #0]
    7e92:	4b0d      	ldr	r3, [pc, #52]	; (7ec8 <MiApp_Set+0x78>)
    7e94:	701a      	strb	r2, [r3, #0]
    7e96:	e7eb      	b.n	7e70 <MiApp_Set+0x20>
    7e98:	2000      	movs	r0, #0
    7e9a:	e7e9      	b.n	7e70 <MiApp_Set+0x20>
    7e9c:	780b      	ldrb	r3, [r1, #0]
    7e9e:	ad01      	add	r5, sp, #4
    7ea0:	702b      	strb	r3, [r5, #0]
    7ea2:	784b      	ldrb	r3, [r1, #1]
    7ea4:	0028      	movs	r0, r5
    7ea6:	706b      	strb	r3, [r5, #1]
    7ea8:	4908      	ldr	r1, [pc, #32]	; (7ecc <MiApp_Set+0x7c>)
    7eaa:	4b09      	ldr	r3, [pc, #36]	; (7ed0 <MiApp_Set+0x80>)
    7eac:	4798      	blx	r3
    7eae:	2800      	cmp	r0, #0
    7eb0:	d0de      	beq.n	7e70 <MiApp_Set+0x20>
    7eb2:	882a      	ldrh	r2, [r5, #0]
    7eb4:	4b07      	ldr	r3, [pc, #28]	; (7ed4 <MiApp_Set+0x84>)
    7eb6:	801a      	strh	r2, [r3, #0]
    7eb8:	e7da      	b.n	7e70 <MiApp_Set+0x20>
    7eba:	46c0      	nop			; (mov r8, r8)
    7ebc:	200009d0 	.word	0x200009d0
    7ec0:	200000ad 	.word	0x200000ad
    7ec4:	00004e91 	.word	0x00004e91
    7ec8:	2000371c 	.word	0x2000371c
    7ecc:	2000373c 	.word	0x2000373c
    7ed0:	00004e59 	.word	0x00004e59
    7ed4:	20003750 	.word	0x20003750

00007ed8 <MeshTasks>:
    7ed8:	b530      	push	{r4, r5, lr}
    7eda:	4b18      	ldr	r3, [pc, #96]	; (7f3c <MeshTasks+0x64>)
    7edc:	b085      	sub	sp, #20
    7ede:	4798      	blx	r3
    7ee0:	4817      	ldr	r0, [pc, #92]	; (7f40 <MeshTasks+0x68>)
    7ee2:	7a03      	ldrb	r3, [r0, #8]
    7ee4:	2b00      	cmp	r3, #0
    7ee6:	d003      	beq.n	7ef0 <MeshTasks+0x18>
    7ee8:	4c16      	ldr	r4, [pc, #88]	; (7f44 <MeshTasks+0x6c>)
    7eea:	7823      	ldrb	r3, [r4, #0]
    7eec:	2b00      	cmp	r3, #0
    7eee:	d10c      	bne.n	7f0a <MeshTasks+0x32>
    7ef0:	4b15      	ldr	r3, [pc, #84]	; (7f48 <MeshTasks+0x70>)
    7ef2:	4798      	blx	r3
    7ef4:	2800      	cmp	r0, #0
    7ef6:	d004      	beq.n	7f02 <MeshTasks+0x2a>
    7ef8:	4b14      	ldr	r3, [pc, #80]	; (7f4c <MeshTasks+0x74>)
    7efa:	4815      	ldr	r0, [pc, #84]	; (7f50 <MeshTasks+0x78>)
    7efc:	4798      	blx	r3
    7efe:	4b15      	ldr	r3, [pc, #84]	; (7f54 <MeshTasks+0x7c>)
    7f00:	4798      	blx	r3
    7f02:	4b15      	ldr	r3, [pc, #84]	; (7f58 <MeshTasks+0x80>)
    7f04:	4798      	blx	r3
    7f06:	b005      	add	sp, #20
    7f08:	bd30      	pop	{r4, r5, pc}
    7f0a:	2100      	movs	r1, #0
    7f0c:	4b13      	ldr	r3, [pc, #76]	; (7f5c <MeshTasks+0x84>)
    7f0e:	4798      	blx	r3
    7f10:	1e02      	subs	r2, r0, #0
    7f12:	d0ed      	beq.n	7ef0 <MeshTasks+0x18>
    7f14:	4b12      	ldr	r3, [pc, #72]	; (7f60 <MeshTasks+0x88>)
    7f16:	4913      	ldr	r1, [pc, #76]	; (7f64 <MeshTasks+0x8c>)
    7f18:	6018      	str	r0, [r3, #0]
    7f1a:	6943      	ldr	r3, [r0, #20]
    7f1c:	9102      	str	r1, [sp, #8]
    7f1e:	2125      	movs	r1, #37	; 0x25
    7f20:	5c41      	ldrb	r1, [r0, r1]
    7f22:	4d11      	ldr	r5, [pc, #68]	; (7f68 <MeshTasks+0x90>)
    7f24:	9101      	str	r1, [sp, #4]
    7f26:	2124      	movs	r1, #36	; 0x24
    7f28:	5c41      	ldrb	r1, [r0, r1]
    7f2a:	9100      	str	r1, [sp, #0]
    7f2c:	69d1      	ldr	r1, [r2, #28]
    7f2e:	6980      	ldr	r0, [r0, #24]
    7f30:	6a12      	ldr	r2, [r2, #32]
    7f32:	47a8      	blx	r5
    7f34:	2300      	movs	r3, #0
    7f36:	7023      	strb	r3, [r4, #0]
    7f38:	e7da      	b.n	7ef0 <MeshTasks+0x18>
    7f3a:	46c0      	nop			; (mov r8, r8)
    7f3c:	0000557d 	.word	0x0000557d
    7f40:	20003744 	.word	0x20003744
    7f44:	200000ac 	.word	0x200000ac
    7f48:	000051a1 	.word	0x000051a1
    7f4c:	00009abd 	.word	0x00009abd
    7f50:	20003728 	.word	0x20003728
    7f54:	00005185 	.word	0x00005185
    7f58:	00006059 	.word	0x00006059
    7f5c:	00005f09 	.word	0x00005f09
    7f60:	20003720 	.word	0x20003720
    7f64:	00007a45 	.word	0x00007a45
    7f68:	00004f25 	.word	0x00004f25

00007f6c <MiApp_SendData>:
    7f6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    7f6e:	4657      	mov	r7, sl
    7f70:	464e      	mov	r6, r9
    7f72:	4645      	mov	r5, r8
    7f74:	46de      	mov	lr, fp
    7f76:	b5e0      	push	{r5, r6, r7, lr}
    7f78:	b083      	sub	sp, #12
    7f7a:	001e      	movs	r6, r3
    7f7c:	ab0c      	add	r3, sp, #48	; 0x30
    7f7e:	781f      	ldrb	r7, [r3, #0]
    7f80:	ab0d      	add	r3, sp, #52	; 0x34
    7f82:	781c      	ldrb	r4, [r3, #0]
    7f84:	4b6b      	ldr	r3, [pc, #428]	; (8134 <MiApp_SendData+0x1c8>)
    7f86:	0015      	movs	r5, r2
    7f88:	781b      	ldrb	r3, [r3, #0]
    7f8a:	3b06      	subs	r3, #6
    7f8c:	2b01      	cmp	r3, #1
    7f8e:	d907      	bls.n	7fa0 <MiApp_SendData+0x34>
    7f90:	2000      	movs	r0, #0
    7f92:	b003      	add	sp, #12
    7f94:	bc3c      	pop	{r2, r3, r4, r5}
    7f96:	4690      	mov	r8, r2
    7f98:	4699      	mov	r9, r3
    7f9a:	46a2      	mov	sl, r4
    7f9c:	46ab      	mov	fp, r5
    7f9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7fa0:	2802      	cmp	r0, #2
    7fa2:	d1f5      	bne.n	7f90 <MiApp_SendData+0x24>
    7fa4:	23ff      	movs	r3, #255	; 0xff
    7fa6:	469a      	mov	sl, r3
    7fa8:	784b      	ldrb	r3, [r1, #1]
    7faa:	780a      	ldrb	r2, [r1, #0]
    7fac:	021b      	lsls	r3, r3, #8
    7fae:	431a      	orrs	r2, r3
    7fb0:	4b61      	ldr	r3, [pc, #388]	; (8138 <MiApp_SendData+0x1cc>)
    7fb2:	308e      	adds	r0, #142	; 0x8e
    7fb4:	4691      	mov	r9, r2
    7fb6:	469b      	mov	fp, r3
    7fb8:	4798      	blx	r3
    7fba:	4680      	mov	r8, r0
    7fbc:	2800      	cmp	r0, #0
    7fbe:	d0e7      	beq.n	7f90 <MiApp_SendData+0x24>
    7fc0:	2203      	movs	r2, #3
    7fc2:	7e43      	ldrb	r3, [r0, #25]
    7fc4:	2110      	movs	r1, #16
    7fc6:	4393      	bics	r3, r2
    7fc8:	7643      	strb	r3, [r0, #25]
    7fca:	466a      	mov	r2, sp
    7fcc:	464b      	mov	r3, r9
    7fce:	80d3      	strh	r3, [r2, #6]
    7fd0:	88d3      	ldrh	r3, [r2, #6]
    7fd2:	4699      	mov	r9, r3
    7fd4:	464a      	mov	r2, r9
    7fd6:	8382      	strh	r2, [r0, #28]
    7fd8:	2201      	movs	r2, #1
    7fda:	4b58      	ldr	r3, [pc, #352]	; (813c <MiApp_SendData+0x1d0>)
    7fdc:	4022      	ands	r2, r4
    7fde:	881b      	ldrh	r3, [r3, #0]
    7fe0:	0112      	lsls	r2, r2, #4
    7fe2:	83c3      	strh	r3, [r0, #30]
    7fe4:	7e43      	ldrb	r3, [r0, #25]
    7fe6:	438b      	bics	r3, r1
    7fe8:	4313      	orrs	r3, r2
    7fea:	2238      	movs	r2, #56	; 0x38
    7fec:	7643      	strb	r3, [r0, #25]
    7fee:	5485      	strb	r5, [r0, r2]
    7ff0:	7487      	strb	r7, [r0, #18]
    7ff2:	2700      	movs	r7, #0
    7ff4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    7ff6:	74c7      	strb	r7, [r0, #19]
    7ff8:	6082      	str	r2, [r0, #8]
    7ffa:	7507      	strb	r7, [r0, #20]
    7ffc:	002a      	movs	r2, r5
    7ffe:	0031      	movs	r1, r6
    8000:	3039      	adds	r0, #57	; 0x39
    8002:	4d4f      	ldr	r5, [pc, #316]	; (8140 <MiApp_SendData+0x1d4>)
    8004:	47a8      	blx	r5
    8006:	4b4f      	ldr	r3, [pc, #316]	; (8144 <MiApp_SendData+0x1d8>)
    8008:	4599      	cmp	r9, r3
    800a:	d821      	bhi.n	8050 <MiApp_SendData+0xe4>
    800c:	4653      	mov	r3, sl
    800e:	464a      	mov	r2, r9
    8010:	4213      	tst	r3, r2
    8012:	d031      	beq.n	8078 <MiApp_SendData+0x10c>
    8014:	4648      	mov	r0, r9
    8016:	4652      	mov	r2, sl
    8018:	4b48      	ldr	r3, [pc, #288]	; (813c <MiApp_SendData+0x1d0>)
    801a:	4390      	bics	r0, r2
    801c:	881b      	ldrh	r3, [r3, #0]
    801e:	4298      	cmp	r0, r3
    8020:	d043      	beq.n	80aa <MiApp_SendData+0x13e>
    8022:	4b49      	ldr	r3, [pc, #292]	; (8148 <MiApp_SendData+0x1dc>)
    8024:	4798      	blx	r3
    8026:	4643      	mov	r3, r8
    8028:	8198      	strh	r0, [r3, #12]
    802a:	4b48      	ldr	r3, [pc, #288]	; (814c <MiApp_SendData+0x1e0>)
    802c:	4298      	cmp	r0, r3
    802e:	d070      	beq.n	8112 <MiApp_SendData+0x1a6>
    8030:	2c00      	cmp	r4, #0
    8032:	d125      	bne.n	8080 <MiApp_SendData+0x114>
    8034:	4643      	mov	r3, r8
    8036:	4641      	mov	r1, r8
    8038:	745c      	strb	r4, [r3, #17]
    803a:	4845      	ldr	r0, [pc, #276]	; (8150 <MiApp_SendData+0x1e4>)
    803c:	4b45      	ldr	r3, [pc, #276]	; (8154 <MiApp_SendData+0x1e8>)
    803e:	4798      	blx	r3
    8040:	4643      	mov	r3, r8
    8042:	4a45      	ldr	r2, [pc, #276]	; (8158 <MiApp_SendData+0x1ec>)
    8044:	8999      	ldrh	r1, [r3, #12]
    8046:	4640      	mov	r0, r8
    8048:	4b44      	ldr	r3, [pc, #272]	; (815c <MiApp_SendData+0x1f0>)
    804a:	4798      	blx	r3
    804c:	2001      	movs	r0, #1
    804e:	e7a0      	b.n	7f92 <MiApp_SendData+0x26>
    8050:	4643      	mov	r3, r8
    8052:	2210      	movs	r2, #16
    8054:	7e5b      	ldrb	r3, [r3, #25]
    8056:	4641      	mov	r1, r8
    8058:	4393      	bics	r3, r2
    805a:	4642      	mov	r2, r8
    805c:	483c      	ldr	r0, [pc, #240]	; (8150 <MiApp_SendData+0x1e4>)
    805e:	7653      	strb	r3, [r2, #25]
    8060:	4c3c      	ldr	r4, [pc, #240]	; (8154 <MiApp_SendData+0x1e8>)
    8062:	47a0      	blx	r4
    8064:	4b39      	ldr	r3, [pc, #228]	; (814c <MiApp_SendData+0x1e0>)
    8066:	4599      	cmp	r9, r3
    8068:	d034      	beq.n	80d4 <MiApp_SendData+0x168>
    806a:	4a3b      	ldr	r2, [pc, #236]	; (8158 <MiApp_SendData+0x1ec>)
    806c:	4937      	ldr	r1, [pc, #220]	; (814c <MiApp_SendData+0x1e0>)
    806e:	4640      	mov	r0, r8
    8070:	4b3a      	ldr	r3, [pc, #232]	; (815c <MiApp_SendData+0x1f0>)
    8072:	4798      	blx	r3
    8074:	2001      	movs	r0, #1
    8076:	e78c      	b.n	7f92 <MiApp_SendData+0x26>
    8078:	4648      	mov	r0, r9
    807a:	4653      	mov	r3, sl
    807c:	4398      	bics	r0, r3
    807e:	e7d0      	b.n	8022 <MiApp_SendData+0xb6>
    8080:	4b37      	ldr	r3, [pc, #220]	; (8160 <MiApp_SendData+0x1f4>)
    8082:	4641      	mov	r1, r8
    8084:	681a      	ldr	r2, [r3, #0]
    8086:	2337      	movs	r3, #55	; 0x37
    8088:	5cd3      	ldrb	r3, [r2, r3]
    808a:	4836      	ldr	r0, [pc, #216]	; (8164 <MiApp_SendData+0x1f8>)
    808c:	3301      	adds	r3, #1
    808e:	740b      	strb	r3, [r1, #16]
    8090:	2338      	movs	r3, #56	; 0x38
    8092:	5cd3      	ldrb	r3, [r2, r3]
    8094:	744b      	strb	r3, [r1, #17]
    8096:	4b2f      	ldr	r3, [pc, #188]	; (8154 <MiApp_SendData+0x1e8>)
    8098:	4798      	blx	r3
    809a:	4643      	mov	r3, r8
    809c:	4a32      	ldr	r2, [pc, #200]	; (8168 <MiApp_SendData+0x1fc>)
    809e:	8999      	ldrh	r1, [r3, #12]
    80a0:	4640      	mov	r0, r8
    80a2:	4b2e      	ldr	r3, [pc, #184]	; (815c <MiApp_SendData+0x1f0>)
    80a4:	4798      	blx	r3
    80a6:	0020      	movs	r0, r4
    80a8:	e773      	b.n	7f92 <MiApp_SendData+0x26>
    80aa:	4643      	mov	r3, r8
    80ac:	464a      	mov	r2, r9
    80ae:	819a      	strh	r2, [r3, #12]
    80b0:	464b      	mov	r3, r9
    80b2:	061b      	lsls	r3, r3, #24
    80b4:	d4bc      	bmi.n	8030 <MiApp_SendData+0xc4>
    80b6:	4b2a      	ldr	r3, [pc, #168]	; (8160 <MiApp_SendData+0x1f4>)
    80b8:	4641      	mov	r1, r8
    80ba:	681a      	ldr	r2, [r3, #0]
    80bc:	2327      	movs	r3, #39	; 0x27
    80be:	5cd3      	ldrb	r3, [r2, r3]
    80c0:	482a      	ldr	r0, [pc, #168]	; (816c <MiApp_SendData+0x200>)
    80c2:	3301      	adds	r3, #1
    80c4:	740b      	strb	r3, [r1, #16]
    80c6:	2338      	movs	r3, #56	; 0x38
    80c8:	5cd3      	ldrb	r3, [r2, r3]
    80ca:	744b      	strb	r3, [r1, #17]
    80cc:	4b21      	ldr	r3, [pc, #132]	; (8154 <MiApp_SendData+0x1e8>)
    80ce:	4798      	blx	r3
    80d0:	2001      	movs	r0, #1
    80d2:	e75e      	b.n	7f92 <MiApp_SendData+0x26>
    80d4:	4b26      	ldr	r3, [pc, #152]	; (8170 <MiApp_SendData+0x204>)
    80d6:	4798      	blx	r3
    80d8:	2800      	cmp	r0, #0
    80da:	d0c6      	beq.n	806a <MiApp_SendData+0xfe>
    80dc:	4b25      	ldr	r3, [pc, #148]	; (8174 <MiApp_SendData+0x208>)
    80de:	4798      	blx	r3
    80e0:	2832      	cmp	r0, #50	; 0x32
    80e2:	d9c2      	bls.n	806a <MiApp_SendData+0xfe>
    80e4:	2090      	movs	r0, #144	; 0x90
    80e6:	47d8      	blx	fp
    80e8:	0006      	movs	r6, r0
    80ea:	42b8      	cmp	r0, r7
    80ec:	d0bd      	beq.n	806a <MiApp_SendData+0xfe>
    80ee:	4641      	mov	r1, r8
    80f0:	2290      	movs	r2, #144	; 0x90
    80f2:	47a8      	blx	r5
    80f4:	4b1a      	ldr	r3, [pc, #104]	; (8160 <MiApp_SendData+0x1f4>)
    80f6:	0031      	movs	r1, r6
    80f8:	681a      	ldr	r2, [r3, #0]
    80fa:	2327      	movs	r3, #39	; 0x27
    80fc:	5cd3      	ldrb	r3, [r2, r3]
    80fe:	2201      	movs	r2, #1
    8100:	3301      	adds	r3, #1
    8102:	7433      	strb	r3, [r6, #16]
    8104:	4643      	mov	r3, r8
    8106:	7477      	strb	r7, [r6, #17]
    8108:	4818      	ldr	r0, [pc, #96]	; (816c <MiApp_SendData+0x200>)
    810a:	751a      	strb	r2, [r3, #20]
    810c:	60b7      	str	r7, [r6, #8]
    810e:	47a0      	blx	r4
    8110:	e7ab      	b.n	806a <MiApp_SendData+0xfe>
    8112:	4b19      	ldr	r3, [pc, #100]	; (8178 <MiApp_SendData+0x20c>)
    8114:	4648      	mov	r0, r9
    8116:	4798      	blx	r3
    8118:	4b11      	ldr	r3, [pc, #68]	; (8160 <MiApp_SendData+0x1f4>)
    811a:	4818      	ldr	r0, [pc, #96]	; (817c <MiApp_SendData+0x210>)
    811c:	681a      	ldr	r2, [r3, #0]
    811e:	2326      	movs	r3, #38	; 0x26
    8120:	5cd3      	ldrb	r3, [r2, r3]
    8122:	4642      	mov	r2, r8
    8124:	3301      	adds	r3, #1
    8126:	7413      	strb	r3, [r2, #16]
    8128:	4641      	mov	r1, r8
    812a:	4b0a      	ldr	r3, [pc, #40]	; (8154 <MiApp_SendData+0x1e8>)
    812c:	4798      	blx	r3
    812e:	2001      	movs	r0, #1
    8130:	e72f      	b.n	7f92 <MiApp_SendData+0x26>
    8132:	46c0      	nop			; (mov r8, r8)
    8134:	200009b0 	.word	0x200009b0
    8138:	00005d65 	.word	0x00005d65
    813c:	20003750 	.word	0x20003750
    8140:	0000bf03 	.word	0x0000bf03
    8144:	0000fffc 	.word	0x0000fffc
    8148:	0000b6c5 	.word	0x0000b6c5
    814c:	0000ffff 	.word	0x0000ffff
    8150:	200036f0 	.word	0x200036f0
    8154:	00005ed1 	.word	0x00005ed1
    8158:	00007a75 	.word	0x00007a75
    815c:	00009485 	.word	0x00009485
    8160:	20003708 	.word	0x20003708
    8164:	20003710 	.word	0x20003710
    8168:	00007c0d 	.word	0x00007c0d
    816c:	200036fc 	.word	0x200036fc
    8170:	0000b139 	.word	0x0000b139
    8174:	00005df1 	.word	0x00005df1
    8178:	0000b8cd 	.word	0x0000b8cd
    817c:	2000378c 	.word	0x2000378c

00008180 <MiApp_Get>:
    8180:	2801      	cmp	r0, #1
    8182:	d012      	beq.n	81aa <MiApp_Get+0x2a>
    8184:	2800      	cmp	r0, #0
    8186:	d00b      	beq.n	81a0 <MiApp_Get+0x20>
    8188:	2802      	cmp	r0, #2
    818a:	d107      	bne.n	819c <MiApp_Get+0x1c>
    818c:	4b08      	ldr	r3, [pc, #32]	; (81b0 <MiApp_Get+0x30>)
    818e:	881a      	ldrh	r2, [r3, #0]
    8190:	2001      	movs	r0, #1
    8192:	700a      	strb	r2, [r1, #0]
    8194:	881b      	ldrh	r3, [r3, #0]
    8196:	0a1b      	lsrs	r3, r3, #8
    8198:	704b      	strb	r3, [r1, #1]
    819a:	e000      	b.n	819e <MiApp_Get+0x1e>
    819c:	2000      	movs	r0, #0
    819e:	4770      	bx	lr
    81a0:	4b04      	ldr	r3, [pc, #16]	; (81b4 <MiApp_Get+0x34>)
    81a2:	2001      	movs	r0, #1
    81a4:	781b      	ldrb	r3, [r3, #0]
    81a6:	700b      	strb	r3, [r1, #0]
    81a8:	e7f9      	b.n	819e <MiApp_Get+0x1e>
    81aa:	4b03      	ldr	r3, [pc, #12]	; (81b8 <MiApp_Get+0x38>)
    81ac:	e7ef      	b.n	818e <MiApp_Get+0xe>
    81ae:	46c0      	nop			; (mov r8, r8)
    81b0:	20003750 	.word	0x20003750
    81b4:	2000371c 	.word	0x2000371c
    81b8:	2000373c 	.word	0x2000373c

000081bc <bloomFilterAddressCheck>:
    81bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    81be:	464e      	mov	r6, r9
    81c0:	46de      	mov	lr, fp
    81c2:	4657      	mov	r7, sl
    81c4:	4645      	mov	r5, r8
    81c6:	b5e0      	push	{r5, r6, r7, lr}
    81c8:	4bf5      	ldr	r3, [pc, #980]	; (85a0 <bloomFilterAddressCheck+0x3e4>)
    81ca:	b087      	sub	sp, #28
    81cc:	781b      	ldrb	r3, [r3, #0]
    81ce:	9003      	str	r0, [sp, #12]
    81d0:	000e      	movs	r6, r1
    81d2:	9300      	str	r3, [sp, #0]
    81d4:	2b00      	cmp	r3, #0
    81d6:	d001      	beq.n	81dc <bloomFilterAddressCheck+0x20>
    81d8:	f000 fe65 	bl	8ea6 <bloomFilterAddressCheck+0xcea>
    81dc:	7811      	ldrb	r1, [r2, #0]
    81de:	020b      	lsls	r3, r1, #8
    81e0:	0249      	lsls	r1, r1, #9
    81e2:	b209      	sxth	r1, r1
    81e4:	b218      	sxth	r0, r3
    81e6:	468c      	mov	ip, r1
    81e8:	4680      	mov	r8, r0
    81ea:	4660      	mov	r0, ip
    81ec:	4644      	mov	r4, r8
    81ee:	49ed      	ldr	r1, [pc, #948]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    81f0:	005b      	lsls	r3, r3, #1
    81f2:	4041      	eors	r1, r0
    81f4:	b29b      	uxth	r3, r3
    81f6:	b289      	uxth	r1, r1
    81f8:	9304      	str	r3, [sp, #16]
    81fa:	1c18      	adds	r0, r3, #0
    81fc:	2c00      	cmp	r4, #0
    81fe:	da01      	bge.n	8204 <bloomFilterAddressCheck+0x48>
    8200:	f000 fe5b 	bl	8eba <bloomFilterAddressCheck+0xcfe>
    8204:	b284      	uxth	r4, r0
    8206:	49e7      	ldr	r1, [pc, #924]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    8208:	0064      	lsls	r4, r4, #1
    820a:	4061      	eors	r1, r4
    820c:	b209      	sxth	r1, r1
    820e:	b289      	uxth	r1, r1
    8210:	0044      	lsls	r4, r0, #1
    8212:	0403      	lsls	r3, r0, #16
    8214:	d501      	bpl.n	821a <bloomFilterAddressCheck+0x5e>
    8216:	f000 fe53 	bl	8ec0 <bloomFilterAddressCheck+0xd04>
    821a:	b2a0      	uxth	r0, r4
    821c:	49e1      	ldr	r1, [pc, #900]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    821e:	0040      	lsls	r0, r0, #1
    8220:	4041      	eors	r1, r0
    8222:	b289      	uxth	r1, r1
    8224:	0060      	lsls	r0, r4, #1
    8226:	0423      	lsls	r3, r4, #16
    8228:	d501      	bpl.n	822e <bloomFilterAddressCheck+0x72>
    822a:	f000 fe54 	bl	8ed6 <bloomFilterAddressCheck+0xd1a>
    822e:	b284      	uxth	r4, r0
    8230:	49dc      	ldr	r1, [pc, #880]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    8232:	0064      	lsls	r4, r4, #1
    8234:	4061      	eors	r1, r4
    8236:	b289      	uxth	r1, r1
    8238:	0044      	lsls	r4, r0, #1
    823a:	0403      	lsls	r3, r0, #16
    823c:	d501      	bpl.n	8242 <bloomFilterAddressCheck+0x86>
    823e:	f000 fe55 	bl	8eec <bloomFilterAddressCheck+0xd30>
    8242:	b2a0      	uxth	r0, r4
    8244:	49d7      	ldr	r1, [pc, #860]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    8246:	0040      	lsls	r0, r0, #1
    8248:	4041      	eors	r1, r0
    824a:	b289      	uxth	r1, r1
    824c:	0060      	lsls	r0, r4, #1
    824e:	0423      	lsls	r3, r4, #16
    8250:	d501      	bpl.n	8256 <bloomFilterAddressCheck+0x9a>
    8252:	f000 fe56 	bl	8f02 <bloomFilterAddressCheck+0xd46>
    8256:	b284      	uxth	r4, r0
    8258:	49d2      	ldr	r1, [pc, #840]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    825a:	0064      	lsls	r4, r4, #1
    825c:	4061      	eors	r1, r4
    825e:	b289      	uxth	r1, r1
    8260:	0044      	lsls	r4, r0, #1
    8262:	0403      	lsls	r3, r0, #16
    8264:	d501      	bpl.n	826a <bloomFilterAddressCheck+0xae>
    8266:	f000 fe57 	bl	8f18 <bloomFilterAddressCheck+0xd5c>
    826a:	b2a0      	uxth	r0, r4
    826c:	49cd      	ldr	r1, [pc, #820]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    826e:	0040      	lsls	r0, r0, #1
    8270:	4041      	eors	r1, r0
    8272:	b289      	uxth	r1, r1
    8274:	0060      	lsls	r0, r4, #1
    8276:	0423      	lsls	r3, r4, #16
    8278:	d501      	bpl.n	827e <bloomFilterAddressCheck+0xc2>
    827a:	f000 fe58 	bl	8f2e <bloomFilterAddressCheck+0xd72>
    827e:	b284      	uxth	r4, r0
    8280:	49c8      	ldr	r1, [pc, #800]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    8282:	0064      	lsls	r4, r4, #1
    8284:	4061      	eors	r1, r4
    8286:	2401      	movs	r4, #1
    8288:	5714      	ldrsb	r4, [r2, r4]
    828a:	b289      	uxth	r1, r1
    828c:	0224      	lsls	r4, r4, #8
    828e:	0045      	lsls	r5, r0, #1
    8290:	0403      	lsls	r3, r0, #16
    8292:	d501      	bpl.n	8298 <bloomFilterAddressCheck+0xdc>
    8294:	f000 fe4e 	bl	8f34 <bloomFilterAddressCheck+0xd78>
    8298:	4065      	eors	r5, r4
    829a:	b22d      	sxth	r5, r5
    829c:	b2a9      	uxth	r1, r5
    829e:	48c1      	ldr	r0, [pc, #772]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    82a0:	0049      	lsls	r1, r1, #1
    82a2:	4048      	eors	r0, r1
    82a4:	b280      	uxth	r0, r0
    82a6:	2d00      	cmp	r5, #0
    82a8:	da01      	bge.n	82ae <bloomFilterAddressCheck+0xf2>
    82aa:	f000 fe46 	bl	8f3a <bloomFilterAddressCheck+0xd7e>
    82ae:	48bd      	ldr	r0, [pc, #756]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    82b0:	b28d      	uxth	r5, r1
    82b2:	006d      	lsls	r5, r5, #1
    82b4:	4045      	eors	r5, r0
    82b6:	b2ad      	uxth	r5, r5
    82b8:	0048      	lsls	r0, r1, #1
    82ba:	040b      	lsls	r3, r1, #16
    82bc:	d501      	bpl.n	82c2 <bloomFilterAddressCheck+0x106>
    82be:	f000 fe47 	bl	8f50 <bloomFilterAddressCheck+0xd94>
    82c2:	b285      	uxth	r5, r0
    82c4:	49b7      	ldr	r1, [pc, #732]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    82c6:	006d      	lsls	r5, r5, #1
    82c8:	4069      	eors	r1, r5
    82ca:	b289      	uxth	r1, r1
    82cc:	0045      	lsls	r5, r0, #1
    82ce:	0403      	lsls	r3, r0, #16
    82d0:	d501      	bpl.n	82d6 <bloomFilterAddressCheck+0x11a>
    82d2:	f000 fe48 	bl	8f66 <bloomFilterAddressCheck+0xdaa>
    82d6:	b2a8      	uxth	r0, r5
    82d8:	49b2      	ldr	r1, [pc, #712]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    82da:	0040      	lsls	r0, r0, #1
    82dc:	4041      	eors	r1, r0
    82de:	b289      	uxth	r1, r1
    82e0:	0068      	lsls	r0, r5, #1
    82e2:	042b      	lsls	r3, r5, #16
    82e4:	d501      	bpl.n	82ea <bloomFilterAddressCheck+0x12e>
    82e6:	f000 fe49 	bl	8f7c <bloomFilterAddressCheck+0xdc0>
    82ea:	b285      	uxth	r5, r0
    82ec:	49ad      	ldr	r1, [pc, #692]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    82ee:	006d      	lsls	r5, r5, #1
    82f0:	4069      	eors	r1, r5
    82f2:	b289      	uxth	r1, r1
    82f4:	0045      	lsls	r5, r0, #1
    82f6:	0403      	lsls	r3, r0, #16
    82f8:	d501      	bpl.n	82fe <bloomFilterAddressCheck+0x142>
    82fa:	f000 fe4a 	bl	8f92 <bloomFilterAddressCheck+0xdd6>
    82fe:	b2a8      	uxth	r0, r5
    8300:	49a8      	ldr	r1, [pc, #672]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    8302:	0040      	lsls	r0, r0, #1
    8304:	4041      	eors	r1, r0
    8306:	b289      	uxth	r1, r1
    8308:	0068      	lsls	r0, r5, #1
    830a:	042b      	lsls	r3, r5, #16
    830c:	d501      	bpl.n	8312 <bloomFilterAddressCheck+0x156>
    830e:	f000 fe4b 	bl	8fa8 <bloomFilterAddressCheck+0xdec>
    8312:	b285      	uxth	r5, r0
    8314:	49a3      	ldr	r1, [pc, #652]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    8316:	006d      	lsls	r5, r5, #1
    8318:	4069      	eors	r1, r5
    831a:	b289      	uxth	r1, r1
    831c:	0045      	lsls	r5, r0, #1
    831e:	0403      	lsls	r3, r0, #16
    8320:	d501      	bpl.n	8326 <bloomFilterAddressCheck+0x16a>
    8322:	f000 fe4c 	bl	8fbe <bloomFilterAddressCheck+0xe02>
    8326:	b2a8      	uxth	r0, r5
    8328:	499e      	ldr	r1, [pc, #632]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    832a:	0040      	lsls	r0, r0, #1
    832c:	4041      	eors	r1, r0
    832e:	2002      	movs	r0, #2
    8330:	5610      	ldrsb	r0, [r2, r0]
    8332:	006f      	lsls	r7, r5, #1
    8334:	b289      	uxth	r1, r1
    8336:	0200      	lsls	r0, r0, #8
    8338:	46b9      	mov	r9, r7
    833a:	042b      	lsls	r3, r5, #16
    833c:	d501      	bpl.n	8342 <bloomFilterAddressCheck+0x186>
    833e:	f000 fe41 	bl	8fc4 <bloomFilterAddressCheck+0xe08>
    8342:	464d      	mov	r5, r9
    8344:	4045      	eors	r5, r0
    8346:	b22d      	sxth	r5, r5
    8348:	b2a9      	uxth	r1, r5
    834a:	0049      	lsls	r1, r1, #1
    834c:	4689      	mov	r9, r1
    834e:	464f      	mov	r7, r9
    8350:	4994      	ldr	r1, [pc, #592]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    8352:	4079      	eors	r1, r7
    8354:	b289      	uxth	r1, r1
    8356:	468a      	mov	sl, r1
    8358:	4649      	mov	r1, r9
    835a:	2d00      	cmp	r5, #0
    835c:	da01      	bge.n	8362 <bloomFilterAddressCheck+0x1a6>
    835e:	f000 fe34 	bl	8fca <bloomFilterAddressCheck+0xe0e>
    8362:	b28d      	uxth	r5, r1
    8364:	006d      	lsls	r5, r5, #1
    8366:	46a9      	mov	r9, r5
    8368:	464f      	mov	r7, r9
    836a:	4d8e      	ldr	r5, [pc, #568]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    836c:	407d      	eors	r5, r7
    836e:	b2ad      	uxth	r5, r5
    8370:	46a9      	mov	r9, r5
    8372:	004d      	lsls	r5, r1, #1
    8374:	040b      	lsls	r3, r1, #16
    8376:	d501      	bpl.n	837c <bloomFilterAddressCheck+0x1c0>
    8378:	f000 fe2a 	bl	8fd0 <bloomFilterAddressCheck+0xe14>
    837c:	b2a9      	uxth	r1, r5
    837e:	0049      	lsls	r1, r1, #1
    8380:	4689      	mov	r9, r1
    8382:	464f      	mov	r7, r9
    8384:	4987      	ldr	r1, [pc, #540]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    8386:	4079      	eors	r1, r7
    8388:	006f      	lsls	r7, r5, #1
    838a:	b289      	uxth	r1, r1
    838c:	46b9      	mov	r9, r7
    838e:	042b      	lsls	r3, r5, #16
    8390:	d501      	bpl.n	8396 <bloomFilterAddressCheck+0x1da>
    8392:	f000 fe20 	bl	8fd6 <bloomFilterAddressCheck+0xe1a>
    8396:	4649      	mov	r1, r9
    8398:	466b      	mov	r3, sp
    839a:	b28d      	uxth	r5, r1
    839c:	8099      	strh	r1, [r3, #4]
    839e:	4981      	ldr	r1, [pc, #516]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    83a0:	006d      	lsls	r5, r5, #1
    83a2:	4069      	eors	r1, r5
    83a4:	464f      	mov	r7, r9
    83a6:	464d      	mov	r5, r9
    83a8:	b289      	uxth	r1, r1
    83aa:	006d      	lsls	r5, r5, #1
    83ac:	043b      	lsls	r3, r7, #16
    83ae:	d501      	bpl.n	83b4 <bloomFilterAddressCheck+0x1f8>
    83b0:	f000 fe14 	bl	8fdc <bloomFilterAddressCheck+0xe20>
    83b4:	b2a9      	uxth	r1, r5
    83b6:	0049      	lsls	r1, r1, #1
    83b8:	4689      	mov	r9, r1
    83ba:	464f      	mov	r7, r9
    83bc:	4979      	ldr	r1, [pc, #484]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    83be:	4079      	eors	r1, r7
    83c0:	006f      	lsls	r7, r5, #1
    83c2:	b289      	uxth	r1, r1
    83c4:	46b9      	mov	r9, r7
    83c6:	042b      	lsls	r3, r5, #16
    83c8:	d501      	bpl.n	83ce <bloomFilterAddressCheck+0x212>
    83ca:	f000 fe0a 	bl	8fe2 <bloomFilterAddressCheck+0xe26>
    83ce:	4649      	mov	r1, r9
    83d0:	466b      	mov	r3, sp
    83d2:	b28d      	uxth	r5, r1
    83d4:	8099      	strh	r1, [r3, #4]
    83d6:	4973      	ldr	r1, [pc, #460]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    83d8:	006d      	lsls	r5, r5, #1
    83da:	4069      	eors	r1, r5
    83dc:	464f      	mov	r7, r9
    83de:	464d      	mov	r5, r9
    83e0:	b289      	uxth	r1, r1
    83e2:	006d      	lsls	r5, r5, #1
    83e4:	043b      	lsls	r3, r7, #16
    83e6:	d501      	bpl.n	83ec <bloomFilterAddressCheck+0x230>
    83e8:	f000 fdfe 	bl	8fe8 <bloomFilterAddressCheck+0xe2c>
    83ec:	b2a9      	uxth	r1, r5
    83ee:	0049      	lsls	r1, r1, #1
    83f0:	4689      	mov	r9, r1
    83f2:	464f      	mov	r7, r9
    83f4:	496b      	ldr	r1, [pc, #428]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    83f6:	4079      	eors	r1, r7
    83f8:	006f      	lsls	r7, r5, #1
    83fa:	b289      	uxth	r1, r1
    83fc:	46ba      	mov	sl, r7
    83fe:	042b      	lsls	r3, r5, #16
    8400:	d501      	bpl.n	8406 <bloomFilterAddressCheck+0x24a>
    8402:	f000 fdf4 	bl	8fee <bloomFilterAddressCheck+0xe32>
    8406:	4651      	mov	r1, sl
    8408:	466b      	mov	r3, sp
    840a:	b28d      	uxth	r5, r1
    840c:	8099      	strh	r1, [r3, #4]
    840e:	4965      	ldr	r1, [pc, #404]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    8410:	006d      	lsls	r5, r5, #1
    8412:	4069      	eors	r1, r5
    8414:	b289      	uxth	r1, r1
    8416:	4689      	mov	r9, r1
    8418:	2103      	movs	r1, #3
    841a:	4655      	mov	r5, sl
    841c:	4657      	mov	r7, sl
    841e:	5651      	ldrsb	r1, [r2, r1]
    8420:	006d      	lsls	r5, r5, #1
    8422:	0209      	lsls	r1, r1, #8
    8424:	043b      	lsls	r3, r7, #16
    8426:	d501      	bpl.n	842c <bloomFilterAddressCheck+0x270>
    8428:	f000 fde4 	bl	8ff4 <bloomFilterAddressCheck+0xe38>
    842c:	404d      	eors	r5, r1
    842e:	b22d      	sxth	r5, r5
    8430:	466b      	mov	r3, sp
    8432:	46a9      	mov	r9, r5
    8434:	4f5b      	ldr	r7, [pc, #364]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    8436:	b2ad      	uxth	r5, r5
    8438:	006d      	lsls	r5, r5, #1
    843a:	406f      	eors	r7, r5
    843c:	809f      	strh	r7, [r3, #4]
    843e:	b2bf      	uxth	r7, r7
    8440:	46ba      	mov	sl, r7
    8442:	464f      	mov	r7, r9
    8444:	2f00      	cmp	r7, #0
    8446:	da01      	bge.n	844c <bloomFilterAddressCheck+0x290>
    8448:	f000 fdd7 	bl	8ffa <bloomFilterAddressCheck+0xe3e>
    844c:	b2af      	uxth	r7, r5
    844e:	007f      	lsls	r7, r7, #1
    8450:	46ba      	mov	sl, r7
    8452:	4f54      	ldr	r7, [pc, #336]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    8454:	46b9      	mov	r9, r7
    8456:	4657      	mov	r7, sl
    8458:	464b      	mov	r3, r9
    845a:	405f      	eors	r7, r3
    845c:	1c3b      	adds	r3, r7, #0
    845e:	466f      	mov	r7, sp
    8460:	80bb      	strh	r3, [r7, #4]
    8462:	88bb      	ldrh	r3, [r7, #4]
    8464:	469a      	mov	sl, r3
    8466:	006b      	lsls	r3, r5, #1
    8468:	4699      	mov	r9, r3
    846a:	042b      	lsls	r3, r5, #16
    846c:	d501      	bpl.n	8472 <bloomFilterAddressCheck+0x2b6>
    846e:	f000 fdc7 	bl	9000 <bloomFilterAddressCheck+0xe44>
    8472:	464b      	mov	r3, r9
    8474:	466d      	mov	r5, sp
    8476:	80ab      	strh	r3, [r5, #4]
    8478:	88ad      	ldrh	r5, [r5, #4]
    847a:	006b      	lsls	r3, r5, #1
    847c:	4d49      	ldr	r5, [pc, #292]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    847e:	405d      	eors	r5, r3
    8480:	464b      	mov	r3, r9
    8482:	005b      	lsls	r3, r3, #1
    8484:	469a      	mov	sl, r3
    8486:	464b      	mov	r3, r9
    8488:	b2ad      	uxth	r5, r5
    848a:	041b      	lsls	r3, r3, #16
    848c:	d501      	bpl.n	8492 <bloomFilterAddressCheck+0x2d6>
    848e:	f000 fdba 	bl	9006 <bloomFilterAddressCheck+0xe4a>
    8492:	4653      	mov	r3, sl
    8494:	466d      	mov	r5, sp
    8496:	80ab      	strh	r3, [r5, #4]
    8498:	88ad      	ldrh	r5, [r5, #4]
    849a:	006b      	lsls	r3, r5, #1
    849c:	4d41      	ldr	r5, [pc, #260]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    849e:	405d      	eors	r5, r3
    84a0:	4653      	mov	r3, sl
    84a2:	005b      	lsls	r3, r3, #1
    84a4:	4699      	mov	r9, r3
    84a6:	4653      	mov	r3, sl
    84a8:	b2ad      	uxth	r5, r5
    84aa:	041b      	lsls	r3, r3, #16
    84ac:	d501      	bpl.n	84b2 <bloomFilterAddressCheck+0x2f6>
    84ae:	f000 fdad 	bl	900c <bloomFilterAddressCheck+0xe50>
    84b2:	464b      	mov	r3, r9
    84b4:	466d      	mov	r5, sp
    84b6:	80ab      	strh	r3, [r5, #4]
    84b8:	88ad      	ldrh	r5, [r5, #4]
    84ba:	006b      	lsls	r3, r5, #1
    84bc:	4d39      	ldr	r5, [pc, #228]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    84be:	405d      	eors	r5, r3
    84c0:	464b      	mov	r3, r9
    84c2:	005b      	lsls	r3, r3, #1
    84c4:	469a      	mov	sl, r3
    84c6:	464b      	mov	r3, r9
    84c8:	b2ad      	uxth	r5, r5
    84ca:	041b      	lsls	r3, r3, #16
    84cc:	d501      	bpl.n	84d2 <bloomFilterAddressCheck+0x316>
    84ce:	f000 fda0 	bl	9012 <bloomFilterAddressCheck+0xe56>
    84d2:	4653      	mov	r3, sl
    84d4:	466d      	mov	r5, sp
    84d6:	80ab      	strh	r3, [r5, #4]
    84d8:	88ad      	ldrh	r5, [r5, #4]
    84da:	006b      	lsls	r3, r5, #1
    84dc:	4d31      	ldr	r5, [pc, #196]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    84de:	405d      	eors	r5, r3
    84e0:	4653      	mov	r3, sl
    84e2:	005b      	lsls	r3, r3, #1
    84e4:	4699      	mov	r9, r3
    84e6:	4653      	mov	r3, sl
    84e8:	b2ad      	uxth	r5, r5
    84ea:	041b      	lsls	r3, r3, #16
    84ec:	d501      	bpl.n	84f2 <bloomFilterAddressCheck+0x336>
    84ee:	f000 fd93 	bl	9018 <bloomFilterAddressCheck+0xe5c>
    84f2:	464b      	mov	r3, r9
    84f4:	466d      	mov	r5, sp
    84f6:	80ab      	strh	r3, [r5, #4]
    84f8:	88ad      	ldrh	r5, [r5, #4]
    84fa:	006b      	lsls	r3, r5, #1
    84fc:	4d29      	ldr	r5, [pc, #164]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    84fe:	405d      	eors	r5, r3
    8500:	464b      	mov	r3, r9
    8502:	005b      	lsls	r3, r3, #1
    8504:	469a      	mov	sl, r3
    8506:	464b      	mov	r3, r9
    8508:	b2ad      	uxth	r5, r5
    850a:	041b      	lsls	r3, r3, #16
    850c:	d501      	bpl.n	8512 <bloomFilterAddressCheck+0x356>
    850e:	f000 fd86 	bl	901e <bloomFilterAddressCheck+0xe62>
    8512:	4653      	mov	r3, sl
    8514:	466d      	mov	r5, sp
    8516:	80ab      	strh	r3, [r5, #4]
    8518:	88ad      	ldrh	r5, [r5, #4]
    851a:	006b      	lsls	r3, r5, #1
    851c:	4d21      	ldr	r5, [pc, #132]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    851e:	405d      	eors	r5, r3
    8520:	b2ab      	uxth	r3, r5
    8522:	2504      	movs	r5, #4
    8524:	5755      	ldrsb	r5, [r2, r5]
    8526:	4699      	mov	r9, r3
    8528:	022b      	lsls	r3, r5, #8
    852a:	469b      	mov	fp, r3
    852c:	4653      	mov	r3, sl
    852e:	005d      	lsls	r5, r3, #1
    8530:	041b      	lsls	r3, r3, #16
    8532:	d501      	bpl.n	8538 <bloomFilterAddressCheck+0x37c>
    8534:	f000 fd76 	bl	9024 <bloomFilterAddressCheck+0xe68>
    8538:	465b      	mov	r3, fp
    853a:	405d      	eors	r5, r3
    853c:	b22b      	sxth	r3, r5
    853e:	466d      	mov	r5, sp
    8540:	4699      	mov	r9, r3
    8542:	80ab      	strh	r3, [r5, #4]
    8544:	4b17      	ldr	r3, [pc, #92]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    8546:	88ad      	ldrh	r5, [r5, #4]
    8548:	001f      	movs	r7, r3
    854a:	006d      	lsls	r5, r5, #1
    854c:	406f      	eors	r7, r5
    854e:	1c3b      	adds	r3, r7, #0
    8550:	466f      	mov	r7, sp
    8552:	80bb      	strh	r3, [r7, #4]
    8554:	88bb      	ldrh	r3, [r7, #4]
    8556:	469a      	mov	sl, r3
    8558:	464b      	mov	r3, r9
    855a:	2b00      	cmp	r3, #0
    855c:	da01      	bge.n	8562 <bloomFilterAddressCheck+0x3a6>
    855e:	f000 fd64 	bl	902a <bloomFilterAddressCheck+0xe6e>
    8562:	b2ab      	uxth	r3, r5
    8564:	005b      	lsls	r3, r3, #1
    8566:	469a      	mov	sl, r3
    8568:	4657      	mov	r7, sl
    856a:	4b0e      	ldr	r3, [pc, #56]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    856c:	405f      	eors	r7, r3
    856e:	1c3b      	adds	r3, r7, #0
    8570:	466f      	mov	r7, sp
    8572:	80bb      	strh	r3, [r7, #4]
    8574:	88bb      	ldrh	r3, [r7, #4]
    8576:	469a      	mov	sl, r3
    8578:	006b      	lsls	r3, r5, #1
    857a:	4699      	mov	r9, r3
    857c:	042b      	lsls	r3, r5, #16
    857e:	d501      	bpl.n	8584 <bloomFilterAddressCheck+0x3c8>
    8580:	f000 fd56 	bl	9030 <bloomFilterAddressCheck+0xe74>
    8584:	464b      	mov	r3, r9
    8586:	466d      	mov	r5, sp
    8588:	80ab      	strh	r3, [r5, #4]
    858a:	88ad      	ldrh	r5, [r5, #4]
    858c:	006b      	lsls	r3, r5, #1
    858e:	4d05      	ldr	r5, [pc, #20]	; (85a4 <bloomFilterAddressCheck+0x3e8>)
    8590:	405d      	eors	r5, r3
    8592:	464b      	mov	r3, r9
    8594:	005b      	lsls	r3, r3, #1
    8596:	469a      	mov	sl, r3
    8598:	464b      	mov	r3, r9
    859a:	b2ad      	uxth	r5, r5
    859c:	e004      	b.n	85a8 <bloomFilterAddressCheck+0x3ec>
    859e:	46c0      	nop			; (mov r8, r8)
    85a0:	200000ad 	.word	0x200000ad
    85a4:	00001021 	.word	0x00001021
    85a8:	041b      	lsls	r3, r3, #16
    85aa:	d501      	bpl.n	85b0 <bloomFilterAddressCheck+0x3f4>
    85ac:	f000 fd43 	bl	9036 <bloomFilterAddressCheck+0xe7a>
    85b0:	4653      	mov	r3, sl
    85b2:	466d      	mov	r5, sp
    85b4:	80ab      	strh	r3, [r5, #4]
    85b6:	88ad      	ldrh	r5, [r5, #4]
    85b8:	006b      	lsls	r3, r5, #1
    85ba:	4de9      	ldr	r5, [pc, #932]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    85bc:	405d      	eors	r5, r3
    85be:	4653      	mov	r3, sl
    85c0:	005b      	lsls	r3, r3, #1
    85c2:	4699      	mov	r9, r3
    85c4:	4653      	mov	r3, sl
    85c6:	b2ad      	uxth	r5, r5
    85c8:	041b      	lsls	r3, r3, #16
    85ca:	d501      	bpl.n	85d0 <bloomFilterAddressCheck+0x414>
    85cc:	f000 fd36 	bl	903c <bloomFilterAddressCheck+0xe80>
    85d0:	464b      	mov	r3, r9
    85d2:	466d      	mov	r5, sp
    85d4:	80ab      	strh	r3, [r5, #4]
    85d6:	88ad      	ldrh	r5, [r5, #4]
    85d8:	006b      	lsls	r3, r5, #1
    85da:	4de1      	ldr	r5, [pc, #900]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    85dc:	405d      	eors	r5, r3
    85de:	464b      	mov	r3, r9
    85e0:	005b      	lsls	r3, r3, #1
    85e2:	469a      	mov	sl, r3
    85e4:	464b      	mov	r3, r9
    85e6:	b2ad      	uxth	r5, r5
    85e8:	041b      	lsls	r3, r3, #16
    85ea:	d501      	bpl.n	85f0 <bloomFilterAddressCheck+0x434>
    85ec:	f000 fd29 	bl	9042 <bloomFilterAddressCheck+0xe86>
    85f0:	4653      	mov	r3, sl
    85f2:	466d      	mov	r5, sp
    85f4:	80ab      	strh	r3, [r5, #4]
    85f6:	88ad      	ldrh	r5, [r5, #4]
    85f8:	006b      	lsls	r3, r5, #1
    85fa:	4dd9      	ldr	r5, [pc, #868]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    85fc:	405d      	eors	r5, r3
    85fe:	4653      	mov	r3, sl
    8600:	005b      	lsls	r3, r3, #1
    8602:	4699      	mov	r9, r3
    8604:	4653      	mov	r3, sl
    8606:	b2ad      	uxth	r5, r5
    8608:	041b      	lsls	r3, r3, #16
    860a:	d501      	bpl.n	8610 <bloomFilterAddressCheck+0x454>
    860c:	f000 fd1c 	bl	9048 <bloomFilterAddressCheck+0xe8c>
    8610:	464b      	mov	r3, r9
    8612:	466d      	mov	r5, sp
    8614:	80ab      	strh	r3, [r5, #4]
    8616:	88ad      	ldrh	r5, [r5, #4]
    8618:	006b      	lsls	r3, r5, #1
    861a:	4dd1      	ldr	r5, [pc, #836]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    861c:	405d      	eors	r5, r3
    861e:	464b      	mov	r3, r9
    8620:	005b      	lsls	r3, r3, #1
    8622:	469a      	mov	sl, r3
    8624:	464b      	mov	r3, r9
    8626:	b2ad      	uxth	r5, r5
    8628:	041b      	lsls	r3, r3, #16
    862a:	d501      	bpl.n	8630 <bloomFilterAddressCheck+0x474>
    862c:	f000 fd0f 	bl	904e <bloomFilterAddressCheck+0xe92>
    8630:	4653      	mov	r3, sl
    8632:	466d      	mov	r5, sp
    8634:	80ab      	strh	r3, [r5, #4]
    8636:	88ad      	ldrh	r5, [r5, #4]
    8638:	006b      	lsls	r3, r5, #1
    863a:	4dc9      	ldr	r5, [pc, #804]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    863c:	405d      	eors	r5, r3
    863e:	b2ab      	uxth	r3, r5
    8640:	2505      	movs	r5, #5
    8642:	5755      	ldrsb	r5, [r2, r5]
    8644:	4699      	mov	r9, r3
    8646:	022b      	lsls	r3, r5, #8
    8648:	9301      	str	r3, [sp, #4]
    864a:	4653      	mov	r3, sl
    864c:	005d      	lsls	r5, r3, #1
    864e:	041b      	lsls	r3, r3, #16
    8650:	d501      	bpl.n	8656 <bloomFilterAddressCheck+0x49a>
    8652:	f000 fcff 	bl	9054 <bloomFilterAddressCheck+0xe98>
    8656:	9b01      	ldr	r3, [sp, #4]
    8658:	405d      	eors	r5, r3
    865a:	b22b      	sxth	r3, r5
    865c:	466d      	mov	r5, sp
    865e:	4699      	mov	r9, r3
    8660:	812b      	strh	r3, [r5, #8]
    8662:	4bbf      	ldr	r3, [pc, #764]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    8664:	892d      	ldrh	r5, [r5, #8]
    8666:	001f      	movs	r7, r3
    8668:	006d      	lsls	r5, r5, #1
    866a:	406f      	eors	r7, r5
    866c:	1c3b      	adds	r3, r7, #0
    866e:	466f      	mov	r7, sp
    8670:	813b      	strh	r3, [r7, #8]
    8672:	893b      	ldrh	r3, [r7, #8]
    8674:	469a      	mov	sl, r3
    8676:	464b      	mov	r3, r9
    8678:	2b00      	cmp	r3, #0
    867a:	da01      	bge.n	8680 <bloomFilterAddressCheck+0x4c4>
    867c:	f000 fced 	bl	905a <bloomFilterAddressCheck+0xe9e>
    8680:	b2ab      	uxth	r3, r5
    8682:	005b      	lsls	r3, r3, #1
    8684:	469a      	mov	sl, r3
    8686:	4657      	mov	r7, sl
    8688:	4bb5      	ldr	r3, [pc, #724]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    868a:	405f      	eors	r7, r3
    868c:	1c3b      	adds	r3, r7, #0
    868e:	466f      	mov	r7, sp
    8690:	813b      	strh	r3, [r7, #8]
    8692:	893b      	ldrh	r3, [r7, #8]
    8694:	469a      	mov	sl, r3
    8696:	006b      	lsls	r3, r5, #1
    8698:	4699      	mov	r9, r3
    869a:	042b      	lsls	r3, r5, #16
    869c:	d501      	bpl.n	86a2 <bloomFilterAddressCheck+0x4e6>
    869e:	f000 fcdf 	bl	9060 <bloomFilterAddressCheck+0xea4>
    86a2:	464b      	mov	r3, r9
    86a4:	466d      	mov	r5, sp
    86a6:	812b      	strh	r3, [r5, #8]
    86a8:	892d      	ldrh	r5, [r5, #8]
    86aa:	006b      	lsls	r3, r5, #1
    86ac:	4dac      	ldr	r5, [pc, #688]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    86ae:	405d      	eors	r5, r3
    86b0:	464b      	mov	r3, r9
    86b2:	005b      	lsls	r3, r3, #1
    86b4:	469a      	mov	sl, r3
    86b6:	464b      	mov	r3, r9
    86b8:	b2ad      	uxth	r5, r5
    86ba:	041b      	lsls	r3, r3, #16
    86bc:	d501      	bpl.n	86c2 <bloomFilterAddressCheck+0x506>
    86be:	f000 fcd2 	bl	9066 <bloomFilterAddressCheck+0xeaa>
    86c2:	4653      	mov	r3, sl
    86c4:	466d      	mov	r5, sp
    86c6:	812b      	strh	r3, [r5, #8]
    86c8:	892d      	ldrh	r5, [r5, #8]
    86ca:	006b      	lsls	r3, r5, #1
    86cc:	4da4      	ldr	r5, [pc, #656]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    86ce:	405d      	eors	r5, r3
    86d0:	4653      	mov	r3, sl
    86d2:	005b      	lsls	r3, r3, #1
    86d4:	4699      	mov	r9, r3
    86d6:	4653      	mov	r3, sl
    86d8:	b2ad      	uxth	r5, r5
    86da:	041b      	lsls	r3, r3, #16
    86dc:	d501      	bpl.n	86e2 <bloomFilterAddressCheck+0x526>
    86de:	f000 fcc5 	bl	906c <bloomFilterAddressCheck+0xeb0>
    86e2:	464b      	mov	r3, r9
    86e4:	466d      	mov	r5, sp
    86e6:	812b      	strh	r3, [r5, #8]
    86e8:	892d      	ldrh	r5, [r5, #8]
    86ea:	006b      	lsls	r3, r5, #1
    86ec:	4d9c      	ldr	r5, [pc, #624]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    86ee:	405d      	eors	r5, r3
    86f0:	464b      	mov	r3, r9
    86f2:	005b      	lsls	r3, r3, #1
    86f4:	469a      	mov	sl, r3
    86f6:	464b      	mov	r3, r9
    86f8:	b2ad      	uxth	r5, r5
    86fa:	041b      	lsls	r3, r3, #16
    86fc:	d501      	bpl.n	8702 <bloomFilterAddressCheck+0x546>
    86fe:	f000 fcb8 	bl	9072 <bloomFilterAddressCheck+0xeb6>
    8702:	4653      	mov	r3, sl
    8704:	466d      	mov	r5, sp
    8706:	812b      	strh	r3, [r5, #8]
    8708:	892d      	ldrh	r5, [r5, #8]
    870a:	006b      	lsls	r3, r5, #1
    870c:	4d94      	ldr	r5, [pc, #592]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    870e:	405d      	eors	r5, r3
    8710:	4653      	mov	r3, sl
    8712:	005b      	lsls	r3, r3, #1
    8714:	4699      	mov	r9, r3
    8716:	4653      	mov	r3, sl
    8718:	b2ad      	uxth	r5, r5
    871a:	041b      	lsls	r3, r3, #16
    871c:	d501      	bpl.n	8722 <bloomFilterAddressCheck+0x566>
    871e:	f000 fcab 	bl	9078 <bloomFilterAddressCheck+0xebc>
    8722:	464b      	mov	r3, r9
    8724:	466d      	mov	r5, sp
    8726:	812b      	strh	r3, [r5, #8]
    8728:	892d      	ldrh	r5, [r5, #8]
    872a:	006b      	lsls	r3, r5, #1
    872c:	4d8c      	ldr	r5, [pc, #560]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    872e:	405d      	eors	r5, r3
    8730:	464b      	mov	r3, r9
    8732:	005b      	lsls	r3, r3, #1
    8734:	469a      	mov	sl, r3
    8736:	464b      	mov	r3, r9
    8738:	b2ad      	uxth	r5, r5
    873a:	041b      	lsls	r3, r3, #16
    873c:	d501      	bpl.n	8742 <bloomFilterAddressCheck+0x586>
    873e:	f000 fc9e 	bl	907e <bloomFilterAddressCheck+0xec2>
    8742:	4653      	mov	r3, sl
    8744:	466d      	mov	r5, sp
    8746:	812b      	strh	r3, [r5, #8]
    8748:	892d      	ldrh	r5, [r5, #8]
    874a:	006b      	lsls	r3, r5, #1
    874c:	4d84      	ldr	r5, [pc, #528]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    874e:	405d      	eors	r5, r3
    8750:	b2ab      	uxth	r3, r5
    8752:	2506      	movs	r5, #6
    8754:	5755      	ldrsb	r5, [r2, r5]
    8756:	4699      	mov	r9, r3
    8758:	022b      	lsls	r3, r5, #8
    875a:	9302      	str	r3, [sp, #8]
    875c:	4653      	mov	r3, sl
    875e:	005d      	lsls	r5, r3, #1
    8760:	041b      	lsls	r3, r3, #16
    8762:	d501      	bpl.n	8768 <bloomFilterAddressCheck+0x5ac>
    8764:	f000 fc8e 	bl	9084 <bloomFilterAddressCheck+0xec8>
    8768:	9b02      	ldr	r3, [sp, #8]
    876a:	405d      	eors	r5, r3
    876c:	b22b      	sxth	r3, r5
    876e:	466d      	mov	r5, sp
    8770:	4699      	mov	r9, r3
    8772:	82ab      	strh	r3, [r5, #20]
    8774:	4b7a      	ldr	r3, [pc, #488]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    8776:	8aad      	ldrh	r5, [r5, #20]
    8778:	001f      	movs	r7, r3
    877a:	006d      	lsls	r5, r5, #1
    877c:	406f      	eors	r7, r5
    877e:	1c3b      	adds	r3, r7, #0
    8780:	466f      	mov	r7, sp
    8782:	82bb      	strh	r3, [r7, #20]
    8784:	8abb      	ldrh	r3, [r7, #20]
    8786:	469a      	mov	sl, r3
    8788:	464b      	mov	r3, r9
    878a:	2b00      	cmp	r3, #0
    878c:	da01      	bge.n	8792 <bloomFilterAddressCheck+0x5d6>
    878e:	f000 fc7c 	bl	908a <bloomFilterAddressCheck+0xece>
    8792:	b2ab      	uxth	r3, r5
    8794:	005b      	lsls	r3, r3, #1
    8796:	469a      	mov	sl, r3
    8798:	4657      	mov	r7, sl
    879a:	4b71      	ldr	r3, [pc, #452]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    879c:	405f      	eors	r7, r3
    879e:	1c3b      	adds	r3, r7, #0
    87a0:	466f      	mov	r7, sp
    87a2:	82bb      	strh	r3, [r7, #20]
    87a4:	8abb      	ldrh	r3, [r7, #20]
    87a6:	4699      	mov	r9, r3
    87a8:	006b      	lsls	r3, r5, #1
    87aa:	469a      	mov	sl, r3
    87ac:	042b      	lsls	r3, r5, #16
    87ae:	d501      	bpl.n	87b4 <bloomFilterAddressCheck+0x5f8>
    87b0:	f000 fc6e 	bl	9090 <bloomFilterAddressCheck+0xed4>
    87b4:	4653      	mov	r3, sl
    87b6:	466d      	mov	r5, sp
    87b8:	82ab      	strh	r3, [r5, #20]
    87ba:	8aad      	ldrh	r5, [r5, #20]
    87bc:	006b      	lsls	r3, r5, #1
    87be:	4d68      	ldr	r5, [pc, #416]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    87c0:	405d      	eors	r5, r3
    87c2:	4653      	mov	r3, sl
    87c4:	005b      	lsls	r3, r3, #1
    87c6:	4699      	mov	r9, r3
    87c8:	4653      	mov	r3, sl
    87ca:	b2ad      	uxth	r5, r5
    87cc:	041b      	lsls	r3, r3, #16
    87ce:	d501      	bpl.n	87d4 <bloomFilterAddressCheck+0x618>
    87d0:	f000 fc61 	bl	9096 <bloomFilterAddressCheck+0xeda>
    87d4:	464b      	mov	r3, r9
    87d6:	466d      	mov	r5, sp
    87d8:	82ab      	strh	r3, [r5, #20]
    87da:	8aad      	ldrh	r5, [r5, #20]
    87dc:	006b      	lsls	r3, r5, #1
    87de:	4d60      	ldr	r5, [pc, #384]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    87e0:	405d      	eors	r5, r3
    87e2:	464b      	mov	r3, r9
    87e4:	005b      	lsls	r3, r3, #1
    87e6:	469a      	mov	sl, r3
    87e8:	464b      	mov	r3, r9
    87ea:	b2ad      	uxth	r5, r5
    87ec:	041b      	lsls	r3, r3, #16
    87ee:	d501      	bpl.n	87f4 <bloomFilterAddressCheck+0x638>
    87f0:	f000 fc54 	bl	909c <bloomFilterAddressCheck+0xee0>
    87f4:	4653      	mov	r3, sl
    87f6:	466d      	mov	r5, sp
    87f8:	82ab      	strh	r3, [r5, #20]
    87fa:	8aad      	ldrh	r5, [r5, #20]
    87fc:	006b      	lsls	r3, r5, #1
    87fe:	4d58      	ldr	r5, [pc, #352]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    8800:	405d      	eors	r5, r3
    8802:	4653      	mov	r3, sl
    8804:	005b      	lsls	r3, r3, #1
    8806:	4699      	mov	r9, r3
    8808:	4653      	mov	r3, sl
    880a:	b2ad      	uxth	r5, r5
    880c:	041b      	lsls	r3, r3, #16
    880e:	d501      	bpl.n	8814 <bloomFilterAddressCheck+0x658>
    8810:	f000 fc47 	bl	90a2 <bloomFilterAddressCheck+0xee6>
    8814:	464b      	mov	r3, r9
    8816:	466d      	mov	r5, sp
    8818:	82ab      	strh	r3, [r5, #20]
    881a:	8aad      	ldrh	r5, [r5, #20]
    881c:	006b      	lsls	r3, r5, #1
    881e:	4d50      	ldr	r5, [pc, #320]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    8820:	405d      	eors	r5, r3
    8822:	464b      	mov	r3, r9
    8824:	005b      	lsls	r3, r3, #1
    8826:	469a      	mov	sl, r3
    8828:	464b      	mov	r3, r9
    882a:	b2ad      	uxth	r5, r5
    882c:	041b      	lsls	r3, r3, #16
    882e:	d501      	bpl.n	8834 <bloomFilterAddressCheck+0x678>
    8830:	f000 fc3a 	bl	90a8 <bloomFilterAddressCheck+0xeec>
    8834:	4653      	mov	r3, sl
    8836:	466d      	mov	r5, sp
    8838:	82ab      	strh	r3, [r5, #20]
    883a:	8aad      	ldrh	r5, [r5, #20]
    883c:	006b      	lsls	r3, r5, #1
    883e:	4d48      	ldr	r5, [pc, #288]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    8840:	405d      	eors	r5, r3
    8842:	4653      	mov	r3, sl
    8844:	005b      	lsls	r3, r3, #1
    8846:	4699      	mov	r9, r3
    8848:	4653      	mov	r3, sl
    884a:	b2ad      	uxth	r5, r5
    884c:	041b      	lsls	r3, r3, #16
    884e:	d501      	bpl.n	8854 <bloomFilterAddressCheck+0x698>
    8850:	f000 fc2d 	bl	90ae <bloomFilterAddressCheck+0xef2>
    8854:	464b      	mov	r3, r9
    8856:	466d      	mov	r5, sp
    8858:	82ab      	strh	r3, [r5, #20]
    885a:	8aad      	ldrh	r5, [r5, #20]
    885c:	79d2      	ldrb	r2, [r2, #7]
    885e:	006b      	lsls	r3, r5, #1
    8860:	4d3f      	ldr	r5, [pc, #252]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    8862:	b252      	sxtb	r2, r2
    8864:	405d      	eors	r5, r3
    8866:	0213      	lsls	r3, r2, #8
    8868:	469a      	mov	sl, r3
    886a:	464b      	mov	r3, r9
    886c:	b2ad      	uxth	r5, r5
    886e:	005a      	lsls	r2, r3, #1
    8870:	041b      	lsls	r3, r3, #16
    8872:	d501      	bpl.n	8878 <bloomFilterAddressCheck+0x6bc>
    8874:	f000 fc1e 	bl	90b4 <bloomFilterAddressCheck+0xef8>
    8878:	4653      	mov	r3, sl
    887a:	405a      	eors	r2, r3
    887c:	4b38      	ldr	r3, [pc, #224]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    887e:	b212      	sxth	r2, r2
    8880:	001f      	movs	r7, r3
    8882:	b295      	uxth	r5, r2
    8884:	006d      	lsls	r5, r5, #1
    8886:	406f      	eors	r7, r5
    8888:	1c3b      	adds	r3, r7, #0
    888a:	466f      	mov	r7, sp
    888c:	82bb      	strh	r3, [r7, #20]
    888e:	8abb      	ldrh	r3, [r7, #20]
    8890:	b2ad      	uxth	r5, r5
    8892:	2a00      	cmp	r2, #0
    8894:	da00      	bge.n	8898 <bloomFilterAddressCheck+0x6dc>
    8896:	e30e      	b.n	8eb6 <bloomFilterAddressCheck+0xcfa>
    8898:	1c2a      	adds	r2, r5, #0
    889a:	466f      	mov	r7, sp
    889c:	b295      	uxth	r5, r2
    889e:	006b      	lsls	r3, r5, #1
    88a0:	4d2f      	ldr	r5, [pc, #188]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    88a2:	405d      	eors	r5, r3
    88a4:	0053      	lsls	r3, r2, #1
    88a6:	82bb      	strh	r3, [r7, #20]
    88a8:	8abb      	ldrh	r3, [r7, #20]
    88aa:	b2ad      	uxth	r5, r5
    88ac:	4699      	mov	r9, r3
    88ae:	0413      	lsls	r3, r2, #16
    88b0:	d501      	bpl.n	88b6 <bloomFilterAddressCheck+0x6fa>
    88b2:	f000 fcb4 	bl	921e <bloomFilterAddressCheck+0x1062>
    88b6:	464a      	mov	r2, r9
    88b8:	466f      	mov	r7, sp
    88ba:	b295      	uxth	r5, r2
    88bc:	006b      	lsls	r3, r5, #1
    88be:	4d28      	ldr	r5, [pc, #160]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    88c0:	405d      	eors	r5, r3
    88c2:	0053      	lsls	r3, r2, #1
    88c4:	82bb      	strh	r3, [r7, #20]
    88c6:	8abb      	ldrh	r3, [r7, #20]
    88c8:	b2ad      	uxth	r5, r5
    88ca:	4699      	mov	r9, r3
    88cc:	0413      	lsls	r3, r2, #16
    88ce:	d400      	bmi.n	88d2 <bloomFilterAddressCheck+0x716>
    88d0:	464d      	mov	r5, r9
    88d2:	466f      	mov	r7, sp
    88d4:	b2aa      	uxth	r2, r5
    88d6:	0053      	lsls	r3, r2, #1
    88d8:	4a21      	ldr	r2, [pc, #132]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    88da:	405a      	eors	r2, r3
    88dc:	006b      	lsls	r3, r5, #1
    88de:	82bb      	strh	r3, [r7, #20]
    88e0:	8abb      	ldrh	r3, [r7, #20]
    88e2:	b292      	uxth	r2, r2
    88e4:	4699      	mov	r9, r3
    88e6:	042b      	lsls	r3, r5, #16
    88e8:	d400      	bmi.n	88ec <bloomFilterAddressCheck+0x730>
    88ea:	464a      	mov	r2, r9
    88ec:	466f      	mov	r7, sp
    88ee:	b295      	uxth	r5, r2
    88f0:	006b      	lsls	r3, r5, #1
    88f2:	4d1b      	ldr	r5, [pc, #108]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    88f4:	405d      	eors	r5, r3
    88f6:	0053      	lsls	r3, r2, #1
    88f8:	82bb      	strh	r3, [r7, #20]
    88fa:	8abb      	ldrh	r3, [r7, #20]
    88fc:	b2ad      	uxth	r5, r5
    88fe:	4699      	mov	r9, r3
    8900:	0413      	lsls	r3, r2, #16
    8902:	d400      	bmi.n	8906 <bloomFilterAddressCheck+0x74a>
    8904:	464d      	mov	r5, r9
    8906:	466f      	mov	r7, sp
    8908:	b2aa      	uxth	r2, r5
    890a:	0053      	lsls	r3, r2, #1
    890c:	4a14      	ldr	r2, [pc, #80]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    890e:	405a      	eors	r2, r3
    8910:	006b      	lsls	r3, r5, #1
    8912:	82bb      	strh	r3, [r7, #20]
    8914:	8abb      	ldrh	r3, [r7, #20]
    8916:	b292      	uxth	r2, r2
    8918:	4699      	mov	r9, r3
    891a:	042b      	lsls	r3, r5, #16
    891c:	d400      	bmi.n	8920 <bloomFilterAddressCheck+0x764>
    891e:	464a      	mov	r2, r9
    8920:	b295      	uxth	r5, r2
    8922:	006b      	lsls	r3, r5, #1
    8924:	4d0e      	ldr	r5, [pc, #56]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    8926:	405d      	eors	r5, r3
    8928:	b2ab      	uxth	r3, r5
    892a:	0055      	lsls	r5, r2, #1
    892c:	4699      	mov	r9, r3
    892e:	b2ad      	uxth	r5, r5
    8930:	0413      	lsls	r3, r2, #16
    8932:	d501      	bpl.n	8938 <bloomFilterAddressCheck+0x77c>
    8934:	f000 fc70 	bl	9218 <bloomFilterAddressCheck+0x105c>
    8938:	1c2a      	adds	r2, r5, #0
    893a:	b295      	uxth	r5, r2
    893c:	b213      	sxth	r3, r2
    893e:	001f      	movs	r7, r3
    8940:	006b      	lsls	r3, r5, #1
    8942:	4d07      	ldr	r5, [pc, #28]	; (8960 <bloomFilterAddressCheck+0x7a4>)
    8944:	0052      	lsls	r2, r2, #1
    8946:	405d      	eors	r5, r3
    8948:	b2ab      	uxth	r3, r5
    894a:	9305      	str	r3, [sp, #20]
    894c:	b293      	uxth	r3, r2
    894e:	4699      	mov	r9, r3
    8950:	4663      	mov	r3, ip
    8952:	4a04      	ldr	r2, [pc, #16]	; (8964 <bloomFilterAddressCheck+0x7a8>)
    8954:	4645      	mov	r5, r8
    8956:	405a      	eors	r2, r3
    8958:	466b      	mov	r3, sp
    895a:	b292      	uxth	r2, r2
    895c:	8a1b      	ldrh	r3, [r3, #16]
    895e:	e003      	b.n	8968 <bloomFilterAddressCheck+0x7ac>
    8960:	00001021 	.word	0x00001021
    8964:	ffff8005 	.word	0xffff8005
    8968:	2d00      	cmp	r5, #0
    896a:	da01      	bge.n	8970 <bloomFilterAddressCheck+0x7b4>
    896c:	f000 fc51 	bl	9212 <bloomFilterAddressCheck+0x1056>
    8970:	b29d      	uxth	r5, r3
    8972:	4ae9      	ldr	r2, [pc, #932]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8974:	006d      	lsls	r5, r5, #1
    8976:	406a      	eors	r2, r5
    8978:	b212      	sxth	r2, r2
    897a:	b295      	uxth	r5, r2
    897c:	005a      	lsls	r2, r3, #1
    897e:	b292      	uxth	r2, r2
    8980:	041b      	lsls	r3, r3, #16
    8982:	d501      	bpl.n	8988 <bloomFilterAddressCheck+0x7cc>
    8984:	f000 fc42 	bl	920c <bloomFilterAddressCheck+0x1050>
    8988:	4be3      	ldr	r3, [pc, #908]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    898a:	b295      	uxth	r5, r2
    898c:	006d      	lsls	r5, r5, #1
    898e:	405d      	eors	r5, r3
    8990:	0053      	lsls	r3, r2, #1
    8992:	b2ad      	uxth	r5, r5
    8994:	b29b      	uxth	r3, r3
    8996:	0412      	lsls	r2, r2, #16
    8998:	d501      	bpl.n	899e <bloomFilterAddressCheck+0x7e2>
    899a:	f000 fc34 	bl	9206 <bloomFilterAddressCheck+0x104a>
    899e:	4ade      	ldr	r2, [pc, #888]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    89a0:	b29d      	uxth	r5, r3
    89a2:	006d      	lsls	r5, r5, #1
    89a4:	4055      	eors	r5, r2
    89a6:	005a      	lsls	r2, r3, #1
    89a8:	b2ad      	uxth	r5, r5
    89aa:	b292      	uxth	r2, r2
    89ac:	041b      	lsls	r3, r3, #16
    89ae:	d501      	bpl.n	89b4 <bloomFilterAddressCheck+0x7f8>
    89b0:	f000 fc26 	bl	9200 <bloomFilterAddressCheck+0x1044>
    89b4:	4bd8      	ldr	r3, [pc, #864]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    89b6:	b295      	uxth	r5, r2
    89b8:	006d      	lsls	r5, r5, #1
    89ba:	405d      	eors	r5, r3
    89bc:	0053      	lsls	r3, r2, #1
    89be:	b2ad      	uxth	r5, r5
    89c0:	b29b      	uxth	r3, r3
    89c2:	0412      	lsls	r2, r2, #16
    89c4:	d501      	bpl.n	89ca <bloomFilterAddressCheck+0x80e>
    89c6:	f000 fc18 	bl	91fa <bloomFilterAddressCheck+0x103e>
    89ca:	4ad3      	ldr	r2, [pc, #844]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    89cc:	b29d      	uxth	r5, r3
    89ce:	006d      	lsls	r5, r5, #1
    89d0:	4055      	eors	r5, r2
    89d2:	005a      	lsls	r2, r3, #1
    89d4:	b2ad      	uxth	r5, r5
    89d6:	b292      	uxth	r2, r2
    89d8:	041b      	lsls	r3, r3, #16
    89da:	d501      	bpl.n	89e0 <bloomFilterAddressCheck+0x824>
    89dc:	f000 fc0a 	bl	91f4 <bloomFilterAddressCheck+0x1038>
    89e0:	4bcd      	ldr	r3, [pc, #820]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    89e2:	b295      	uxth	r5, r2
    89e4:	006d      	lsls	r5, r5, #1
    89e6:	405d      	eors	r5, r3
    89e8:	0053      	lsls	r3, r2, #1
    89ea:	b2ad      	uxth	r5, r5
    89ec:	b29b      	uxth	r3, r3
    89ee:	0412      	lsls	r2, r2, #16
    89f0:	d500      	bpl.n	89f4 <bloomFilterAddressCheck+0x838>
    89f2:	e3c1      	b.n	9178 <bloomFilterAddressCheck+0xfbc>
    89f4:	b29a      	uxth	r2, r3
    89f6:	4dc8      	ldr	r5, [pc, #800]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    89f8:	0052      	lsls	r2, r2, #1
    89fa:	4055      	eors	r5, r2
    89fc:	005a      	lsls	r2, r3, #1
    89fe:	b2ad      	uxth	r5, r5
    8a00:	b292      	uxth	r2, r2
    8a02:	041b      	lsls	r3, r3, #16
    8a04:	d500      	bpl.n	8a08 <bloomFilterAddressCheck+0x84c>
    8a06:	e3b5      	b.n	9174 <bloomFilterAddressCheck+0xfb8>
    8a08:	4054      	eors	r4, r2
    8a0a:	b224      	sxth	r4, r4
    8a0c:	b2a2      	uxth	r2, r4
    8a0e:	4bc2      	ldr	r3, [pc, #776]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8a10:	0052      	lsls	r2, r2, #1
    8a12:	4053      	eors	r3, r2
    8a14:	b29d      	uxth	r5, r3
    8a16:	b293      	uxth	r3, r2
    8a18:	2c00      	cmp	r4, #0
    8a1a:	da00      	bge.n	8a1e <bloomFilterAddressCheck+0x862>
    8a1c:	e3a8      	b.n	9170 <bloomFilterAddressCheck+0xfb4>
    8a1e:	4abe      	ldr	r2, [pc, #760]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8a20:	b29c      	uxth	r4, r3
    8a22:	0064      	lsls	r4, r4, #1
    8a24:	4054      	eors	r4, r2
    8a26:	005a      	lsls	r2, r3, #1
    8a28:	b2a4      	uxth	r4, r4
    8a2a:	b292      	uxth	r2, r2
    8a2c:	041b      	lsls	r3, r3, #16
    8a2e:	d500      	bpl.n	8a32 <bloomFilterAddressCheck+0x876>
    8a30:	e39c      	b.n	916c <bloomFilterAddressCheck+0xfb0>
    8a32:	4bb9      	ldr	r3, [pc, #740]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8a34:	b294      	uxth	r4, r2
    8a36:	0064      	lsls	r4, r4, #1
    8a38:	405c      	eors	r4, r3
    8a3a:	0053      	lsls	r3, r2, #1
    8a3c:	b2a4      	uxth	r4, r4
    8a3e:	b29b      	uxth	r3, r3
    8a40:	0412      	lsls	r2, r2, #16
    8a42:	d500      	bpl.n	8a46 <bloomFilterAddressCheck+0x88a>
    8a44:	e390      	b.n	9168 <bloomFilterAddressCheck+0xfac>
    8a46:	4ab4      	ldr	r2, [pc, #720]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8a48:	b29c      	uxth	r4, r3
    8a4a:	0064      	lsls	r4, r4, #1
    8a4c:	4054      	eors	r4, r2
    8a4e:	005a      	lsls	r2, r3, #1
    8a50:	b2a4      	uxth	r4, r4
    8a52:	b292      	uxth	r2, r2
    8a54:	041b      	lsls	r3, r3, #16
    8a56:	d500      	bpl.n	8a5a <bloomFilterAddressCheck+0x89e>
    8a58:	e384      	b.n	9164 <bloomFilterAddressCheck+0xfa8>
    8a5a:	4baf      	ldr	r3, [pc, #700]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8a5c:	b294      	uxth	r4, r2
    8a5e:	0064      	lsls	r4, r4, #1
    8a60:	405c      	eors	r4, r3
    8a62:	0053      	lsls	r3, r2, #1
    8a64:	b2a4      	uxth	r4, r4
    8a66:	b29b      	uxth	r3, r3
    8a68:	0412      	lsls	r2, r2, #16
    8a6a:	d500      	bpl.n	8a6e <bloomFilterAddressCheck+0x8b2>
    8a6c:	e378      	b.n	9160 <bloomFilterAddressCheck+0xfa4>
    8a6e:	4aaa      	ldr	r2, [pc, #680]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8a70:	b29c      	uxth	r4, r3
    8a72:	0064      	lsls	r4, r4, #1
    8a74:	4054      	eors	r4, r2
    8a76:	005a      	lsls	r2, r3, #1
    8a78:	b2a4      	uxth	r4, r4
    8a7a:	b292      	uxth	r2, r2
    8a7c:	041b      	lsls	r3, r3, #16
    8a7e:	d500      	bpl.n	8a82 <bloomFilterAddressCheck+0x8c6>
    8a80:	e36c      	b.n	915c <bloomFilterAddressCheck+0xfa0>
    8a82:	4ba5      	ldr	r3, [pc, #660]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8a84:	b294      	uxth	r4, r2
    8a86:	0064      	lsls	r4, r4, #1
    8a88:	405c      	eors	r4, r3
    8a8a:	0053      	lsls	r3, r2, #1
    8a8c:	b2a4      	uxth	r4, r4
    8a8e:	b29b      	uxth	r3, r3
    8a90:	0412      	lsls	r2, r2, #16
    8a92:	d500      	bpl.n	8a96 <bloomFilterAddressCheck+0x8da>
    8a94:	e360      	b.n	9158 <bloomFilterAddressCheck+0xf9c>
    8a96:	b29a      	uxth	r2, r3
    8a98:	4c9f      	ldr	r4, [pc, #636]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8a9a:	0052      	lsls	r2, r2, #1
    8a9c:	4054      	eors	r4, r2
    8a9e:	005a      	lsls	r2, r3, #1
    8aa0:	b2a4      	uxth	r4, r4
    8aa2:	b292      	uxth	r2, r2
    8aa4:	041b      	lsls	r3, r3, #16
    8aa6:	d500      	bpl.n	8aaa <bloomFilterAddressCheck+0x8ee>
    8aa8:	e354      	b.n	9154 <bloomFilterAddressCheck+0xf98>
    8aaa:	4050      	eors	r0, r2
    8aac:	b200      	sxth	r0, r0
    8aae:	b282      	uxth	r2, r0
    8ab0:	4b99      	ldr	r3, [pc, #612]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8ab2:	0052      	lsls	r2, r2, #1
    8ab4:	4053      	eors	r3, r2
    8ab6:	b29c      	uxth	r4, r3
    8ab8:	b293      	uxth	r3, r2
    8aba:	2800      	cmp	r0, #0
    8abc:	da00      	bge.n	8ac0 <bloomFilterAddressCheck+0x904>
    8abe:	e347      	b.n	9150 <bloomFilterAddressCheck+0xf94>
    8ac0:	4a95      	ldr	r2, [pc, #596]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8ac2:	b298      	uxth	r0, r3
    8ac4:	0040      	lsls	r0, r0, #1
    8ac6:	4050      	eors	r0, r2
    8ac8:	005a      	lsls	r2, r3, #1
    8aca:	b280      	uxth	r0, r0
    8acc:	b292      	uxth	r2, r2
    8ace:	041b      	lsls	r3, r3, #16
    8ad0:	d500      	bpl.n	8ad4 <bloomFilterAddressCheck+0x918>
    8ad2:	e33b      	b.n	914c <bloomFilterAddressCheck+0xf90>
    8ad4:	4b90      	ldr	r3, [pc, #576]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8ad6:	b290      	uxth	r0, r2
    8ad8:	0040      	lsls	r0, r0, #1
    8ada:	4058      	eors	r0, r3
    8adc:	0053      	lsls	r3, r2, #1
    8ade:	b280      	uxth	r0, r0
    8ae0:	b29b      	uxth	r3, r3
    8ae2:	0412      	lsls	r2, r2, #16
    8ae4:	d500      	bpl.n	8ae8 <bloomFilterAddressCheck+0x92c>
    8ae6:	e32f      	b.n	9148 <bloomFilterAddressCheck+0xf8c>
    8ae8:	4a8b      	ldr	r2, [pc, #556]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8aea:	b298      	uxth	r0, r3
    8aec:	0040      	lsls	r0, r0, #1
    8aee:	4050      	eors	r0, r2
    8af0:	005a      	lsls	r2, r3, #1
    8af2:	b280      	uxth	r0, r0
    8af4:	b292      	uxth	r2, r2
    8af6:	041b      	lsls	r3, r3, #16
    8af8:	d500      	bpl.n	8afc <bloomFilterAddressCheck+0x940>
    8afa:	e323      	b.n	9144 <bloomFilterAddressCheck+0xf88>
    8afc:	4b86      	ldr	r3, [pc, #536]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8afe:	b290      	uxth	r0, r2
    8b00:	0040      	lsls	r0, r0, #1
    8b02:	4058      	eors	r0, r3
    8b04:	0053      	lsls	r3, r2, #1
    8b06:	b280      	uxth	r0, r0
    8b08:	b29b      	uxth	r3, r3
    8b0a:	0412      	lsls	r2, r2, #16
    8b0c:	d500      	bpl.n	8b10 <bloomFilterAddressCheck+0x954>
    8b0e:	e317      	b.n	9140 <bloomFilterAddressCheck+0xf84>
    8b10:	4a81      	ldr	r2, [pc, #516]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8b12:	b298      	uxth	r0, r3
    8b14:	0040      	lsls	r0, r0, #1
    8b16:	4050      	eors	r0, r2
    8b18:	005a      	lsls	r2, r3, #1
    8b1a:	b280      	uxth	r0, r0
    8b1c:	b292      	uxth	r2, r2
    8b1e:	041b      	lsls	r3, r3, #16
    8b20:	d500      	bpl.n	8b24 <bloomFilterAddressCheck+0x968>
    8b22:	e30b      	b.n	913c <bloomFilterAddressCheck+0xf80>
    8b24:	4b7c      	ldr	r3, [pc, #496]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8b26:	b290      	uxth	r0, r2
    8b28:	0040      	lsls	r0, r0, #1
    8b2a:	4058      	eors	r0, r3
    8b2c:	0053      	lsls	r3, r2, #1
    8b2e:	b280      	uxth	r0, r0
    8b30:	b29b      	uxth	r3, r3
    8b32:	0412      	lsls	r2, r2, #16
    8b34:	d500      	bpl.n	8b38 <bloomFilterAddressCheck+0x97c>
    8b36:	e2ff      	b.n	9138 <bloomFilterAddressCheck+0xf7c>
    8b38:	b29a      	uxth	r2, r3
    8b3a:	4877      	ldr	r0, [pc, #476]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8b3c:	0052      	lsls	r2, r2, #1
    8b3e:	4050      	eors	r0, r2
    8b40:	005a      	lsls	r2, r3, #1
    8b42:	b280      	uxth	r0, r0
    8b44:	b292      	uxth	r2, r2
    8b46:	041b      	lsls	r3, r3, #16
    8b48:	d500      	bpl.n	8b4c <bloomFilterAddressCheck+0x990>
    8b4a:	e2f3      	b.n	9134 <bloomFilterAddressCheck+0xf78>
    8b4c:	4051      	eors	r1, r2
    8b4e:	b209      	sxth	r1, r1
    8b50:	b28b      	uxth	r3, r1
    8b52:	4a71      	ldr	r2, [pc, #452]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8b54:	005b      	lsls	r3, r3, #1
    8b56:	405a      	eors	r2, r3
    8b58:	b292      	uxth	r2, r2
    8b5a:	2900      	cmp	r1, #0
    8b5c:	da00      	bge.n	8b60 <bloomFilterAddressCheck+0x9a4>
    8b5e:	e2e7      	b.n	9130 <bloomFilterAddressCheck+0xf74>
    8b60:	4a6d      	ldr	r2, [pc, #436]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8b62:	b299      	uxth	r1, r3
    8b64:	0049      	lsls	r1, r1, #1
    8b66:	4051      	eors	r1, r2
    8b68:	b289      	uxth	r1, r1
    8b6a:	005a      	lsls	r2, r3, #1
    8b6c:	041b      	lsls	r3, r3, #16
    8b6e:	d500      	bpl.n	8b72 <bloomFilterAddressCheck+0x9b6>
    8b70:	e2dc      	b.n	912c <bloomFilterAddressCheck+0xf70>
    8b72:	b291      	uxth	r1, r2
    8b74:	4b68      	ldr	r3, [pc, #416]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8b76:	0049      	lsls	r1, r1, #1
    8b78:	404b      	eors	r3, r1
    8b7a:	b29b      	uxth	r3, r3
    8b7c:	0051      	lsls	r1, r2, #1
    8b7e:	0412      	lsls	r2, r2, #16
    8b80:	d500      	bpl.n	8b84 <bloomFilterAddressCheck+0x9c8>
    8b82:	e2d1      	b.n	9128 <bloomFilterAddressCheck+0xf6c>
    8b84:	b28a      	uxth	r2, r1
    8b86:	4b64      	ldr	r3, [pc, #400]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8b88:	0052      	lsls	r2, r2, #1
    8b8a:	4053      	eors	r3, r2
    8b8c:	b29b      	uxth	r3, r3
    8b8e:	004a      	lsls	r2, r1, #1
    8b90:	0409      	lsls	r1, r1, #16
    8b92:	d500      	bpl.n	8b96 <bloomFilterAddressCheck+0x9da>
    8b94:	e2c6      	b.n	9124 <bloomFilterAddressCheck+0xf68>
    8b96:	b291      	uxth	r1, r2
    8b98:	4b5f      	ldr	r3, [pc, #380]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8b9a:	0049      	lsls	r1, r1, #1
    8b9c:	404b      	eors	r3, r1
    8b9e:	b29b      	uxth	r3, r3
    8ba0:	0051      	lsls	r1, r2, #1
    8ba2:	0412      	lsls	r2, r2, #16
    8ba4:	d500      	bpl.n	8ba8 <bloomFilterAddressCheck+0x9ec>
    8ba6:	e2bb      	b.n	9120 <bloomFilterAddressCheck+0xf64>
    8ba8:	b28a      	uxth	r2, r1
    8baa:	4b5b      	ldr	r3, [pc, #364]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8bac:	0052      	lsls	r2, r2, #1
    8bae:	4053      	eors	r3, r2
    8bb0:	b29b      	uxth	r3, r3
    8bb2:	004a      	lsls	r2, r1, #1
    8bb4:	0409      	lsls	r1, r1, #16
    8bb6:	d500      	bpl.n	8bba <bloomFilterAddressCheck+0x9fe>
    8bb8:	e2b0      	b.n	911c <bloomFilterAddressCheck+0xf60>
    8bba:	b291      	uxth	r1, r2
    8bbc:	4b56      	ldr	r3, [pc, #344]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8bbe:	0049      	lsls	r1, r1, #1
    8bc0:	404b      	eors	r3, r1
    8bc2:	b29b      	uxth	r3, r3
    8bc4:	0051      	lsls	r1, r2, #1
    8bc6:	0412      	lsls	r2, r2, #16
    8bc8:	d500      	bpl.n	8bcc <bloomFilterAddressCheck+0xa10>
    8bca:	e2a5      	b.n	9118 <bloomFilterAddressCheck+0xf5c>
    8bcc:	b28a      	uxth	r2, r1
    8bce:	4b52      	ldr	r3, [pc, #328]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8bd0:	0052      	lsls	r2, r2, #1
    8bd2:	4053      	eors	r3, r2
    8bd4:	b29b      	uxth	r3, r3
    8bd6:	004a      	lsls	r2, r1, #1
    8bd8:	0409      	lsls	r1, r1, #16
    8bda:	d500      	bpl.n	8bde <bloomFilterAddressCheck+0xa22>
    8bdc:	e29a      	b.n	9114 <bloomFilterAddressCheck+0xf58>
    8bde:	465b      	mov	r3, fp
    8be0:	4053      	eors	r3, r2
    8be2:	b21a      	sxth	r2, r3
    8be4:	b293      	uxth	r3, r2
    8be6:	494c      	ldr	r1, [pc, #304]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8be8:	005b      	lsls	r3, r3, #1
    8bea:	4059      	eors	r1, r3
    8bec:	b289      	uxth	r1, r1
    8bee:	2a00      	cmp	r2, #0
    8bf0:	da00      	bge.n	8bf4 <bloomFilterAddressCheck+0xa38>
    8bf2:	e28d      	b.n	9110 <bloomFilterAddressCheck+0xf54>
    8bf4:	b299      	uxth	r1, r3
    8bf6:	4a48      	ldr	r2, [pc, #288]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8bf8:	0049      	lsls	r1, r1, #1
    8bfa:	404a      	eors	r2, r1
    8bfc:	b292      	uxth	r2, r2
    8bfe:	0059      	lsls	r1, r3, #1
    8c00:	041b      	lsls	r3, r3, #16
    8c02:	d500      	bpl.n	8c06 <bloomFilterAddressCheck+0xa4a>
    8c04:	e282      	b.n	910c <bloomFilterAddressCheck+0xf50>
    8c06:	b28a      	uxth	r2, r1
    8c08:	4b43      	ldr	r3, [pc, #268]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8c0a:	0052      	lsls	r2, r2, #1
    8c0c:	4053      	eors	r3, r2
    8c0e:	b29b      	uxth	r3, r3
    8c10:	004a      	lsls	r2, r1, #1
    8c12:	0409      	lsls	r1, r1, #16
    8c14:	d500      	bpl.n	8c18 <bloomFilterAddressCheck+0xa5c>
    8c16:	e277      	b.n	9108 <bloomFilterAddressCheck+0xf4c>
    8c18:	b291      	uxth	r1, r2
    8c1a:	4b3f      	ldr	r3, [pc, #252]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8c1c:	0049      	lsls	r1, r1, #1
    8c1e:	404b      	eors	r3, r1
    8c20:	b29b      	uxth	r3, r3
    8c22:	0051      	lsls	r1, r2, #1
    8c24:	0412      	lsls	r2, r2, #16
    8c26:	d500      	bpl.n	8c2a <bloomFilterAddressCheck+0xa6e>
    8c28:	e26c      	b.n	9104 <bloomFilterAddressCheck+0xf48>
    8c2a:	b28a      	uxth	r2, r1
    8c2c:	4b3a      	ldr	r3, [pc, #232]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8c2e:	0052      	lsls	r2, r2, #1
    8c30:	4053      	eors	r3, r2
    8c32:	b29b      	uxth	r3, r3
    8c34:	004a      	lsls	r2, r1, #1
    8c36:	0409      	lsls	r1, r1, #16
    8c38:	d500      	bpl.n	8c3c <bloomFilterAddressCheck+0xa80>
    8c3a:	e261      	b.n	9100 <bloomFilterAddressCheck+0xf44>
    8c3c:	b291      	uxth	r1, r2
    8c3e:	4b36      	ldr	r3, [pc, #216]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8c40:	0049      	lsls	r1, r1, #1
    8c42:	404b      	eors	r3, r1
    8c44:	b29b      	uxth	r3, r3
    8c46:	0051      	lsls	r1, r2, #1
    8c48:	0412      	lsls	r2, r2, #16
    8c4a:	d500      	bpl.n	8c4e <bloomFilterAddressCheck+0xa92>
    8c4c:	e242      	b.n	90d4 <bloomFilterAddressCheck+0xf18>
    8c4e:	b28a      	uxth	r2, r1
    8c50:	4b31      	ldr	r3, [pc, #196]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8c52:	0052      	lsls	r2, r2, #1
    8c54:	4053      	eors	r3, r2
    8c56:	b29b      	uxth	r3, r3
    8c58:	004a      	lsls	r2, r1, #1
    8c5a:	0409      	lsls	r1, r1, #16
    8c5c:	d500      	bpl.n	8c60 <bloomFilterAddressCheck+0xaa4>
    8c5e:	e243      	b.n	90e8 <bloomFilterAddressCheck+0xf2c>
    8c60:	b291      	uxth	r1, r2
    8c62:	4b2d      	ldr	r3, [pc, #180]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8c64:	0049      	lsls	r1, r1, #1
    8c66:	404b      	eors	r3, r1
    8c68:	b29b      	uxth	r3, r3
    8c6a:	0055      	lsls	r5, r2, #1
    8c6c:	0412      	lsls	r2, r2, #16
    8c6e:	d500      	bpl.n	8c72 <bloomFilterAddressCheck+0xab6>
    8c70:	e244      	b.n	90fc <bloomFilterAddressCheck+0xf40>
    8c72:	9b01      	ldr	r3, [sp, #4]
    8c74:	4a28      	ldr	r2, [pc, #160]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8c76:	406b      	eors	r3, r5
    8c78:	b21d      	sxth	r5, r3
    8c7a:	b2ab      	uxth	r3, r5
    8c7c:	005b      	lsls	r3, r3, #1
    8c7e:	405a      	eors	r2, r3
    8c80:	b292      	uxth	r2, r2
    8c82:	2d00      	cmp	r5, #0
    8c84:	da00      	bge.n	8c88 <bloomFilterAddressCheck+0xacc>
    8c86:	e2a7      	b.n	91d8 <bloomFilterAddressCheck+0x101c>
    8c88:	b299      	uxth	r1, r3
    8c8a:	4a23      	ldr	r2, [pc, #140]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8c8c:	0049      	lsls	r1, r1, #1
    8c8e:	404a      	eors	r2, r1
    8c90:	b292      	uxth	r2, r2
    8c92:	0059      	lsls	r1, r3, #1
    8c94:	041b      	lsls	r3, r3, #16
    8c96:	d500      	bpl.n	8c9a <bloomFilterAddressCheck+0xade>
    8c98:	e29c      	b.n	91d4 <bloomFilterAddressCheck+0x1018>
    8c9a:	b28a      	uxth	r2, r1
    8c9c:	4b1e      	ldr	r3, [pc, #120]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8c9e:	0052      	lsls	r2, r2, #1
    8ca0:	4053      	eors	r3, r2
    8ca2:	b29b      	uxth	r3, r3
    8ca4:	004a      	lsls	r2, r1, #1
    8ca6:	0409      	lsls	r1, r1, #16
    8ca8:	d500      	bpl.n	8cac <bloomFilterAddressCheck+0xaf0>
    8caa:	e291      	b.n	91d0 <bloomFilterAddressCheck+0x1014>
    8cac:	b291      	uxth	r1, r2
    8cae:	4b1a      	ldr	r3, [pc, #104]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8cb0:	0049      	lsls	r1, r1, #1
    8cb2:	404b      	eors	r3, r1
    8cb4:	b29b      	uxth	r3, r3
    8cb6:	0051      	lsls	r1, r2, #1
    8cb8:	0412      	lsls	r2, r2, #16
    8cba:	d500      	bpl.n	8cbe <bloomFilterAddressCheck+0xb02>
    8cbc:	e286      	b.n	91cc <bloomFilterAddressCheck+0x1010>
    8cbe:	b28a      	uxth	r2, r1
    8cc0:	4b15      	ldr	r3, [pc, #84]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8cc2:	0052      	lsls	r2, r2, #1
    8cc4:	4053      	eors	r3, r2
    8cc6:	b29b      	uxth	r3, r3
    8cc8:	004a      	lsls	r2, r1, #1
    8cca:	0409      	lsls	r1, r1, #16
    8ccc:	d500      	bpl.n	8cd0 <bloomFilterAddressCheck+0xb14>
    8cce:	e27b      	b.n	91c8 <bloomFilterAddressCheck+0x100c>
    8cd0:	b291      	uxth	r1, r2
    8cd2:	4b11      	ldr	r3, [pc, #68]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8cd4:	0049      	lsls	r1, r1, #1
    8cd6:	404b      	eors	r3, r1
    8cd8:	b29b      	uxth	r3, r3
    8cda:	0051      	lsls	r1, r2, #1
    8cdc:	0412      	lsls	r2, r2, #16
    8cde:	d500      	bpl.n	8ce2 <bloomFilterAddressCheck+0xb26>
    8ce0:	e270      	b.n	91c4 <bloomFilterAddressCheck+0x1008>
    8ce2:	b28a      	uxth	r2, r1
    8ce4:	4b0c      	ldr	r3, [pc, #48]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8ce6:	0052      	lsls	r2, r2, #1
    8ce8:	4053      	eors	r3, r2
    8cea:	b29b      	uxth	r3, r3
    8cec:	004a      	lsls	r2, r1, #1
    8cee:	0409      	lsls	r1, r1, #16
    8cf0:	d500      	bpl.n	8cf4 <bloomFilterAddressCheck+0xb38>
    8cf2:	e265      	b.n	91c0 <bloomFilterAddressCheck+0x1004>
    8cf4:	b291      	uxth	r1, r2
    8cf6:	4b08      	ldr	r3, [pc, #32]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8cf8:	0049      	lsls	r1, r1, #1
    8cfa:	404b      	eors	r3, r1
    8cfc:	b29b      	uxth	r3, r3
    8cfe:	0055      	lsls	r5, r2, #1
    8d00:	0412      	lsls	r2, r2, #16
    8d02:	d500      	bpl.n	8d06 <bloomFilterAddressCheck+0xb4a>
    8d04:	e25a      	b.n	91bc <bloomFilterAddressCheck+0x1000>
    8d06:	9b02      	ldr	r3, [sp, #8]
    8d08:	4a03      	ldr	r2, [pc, #12]	; (8d18 <bloomFilterAddressCheck+0xb5c>)
    8d0a:	406b      	eors	r3, r5
    8d0c:	b21d      	sxth	r5, r3
    8d0e:	b2ab      	uxth	r3, r5
    8d10:	005b      	lsls	r3, r3, #1
    8d12:	405a      	eors	r2, r3
    8d14:	b292      	uxth	r2, r2
    8d16:	e001      	b.n	8d1c <bloomFilterAddressCheck+0xb60>
    8d18:	ffff8005 	.word	0xffff8005
    8d1c:	2d00      	cmp	r5, #0
    8d1e:	da00      	bge.n	8d22 <bloomFilterAddressCheck+0xb66>
    8d20:	e24a      	b.n	91b8 <bloomFilterAddressCheck+0xffc>
    8d22:	b299      	uxth	r1, r3
    8d24:	4ae8      	ldr	r2, [pc, #928]	; (90c8 <bloomFilterAddressCheck+0xf0c>)
    8d26:	0049      	lsls	r1, r1, #1
    8d28:	404a      	eors	r2, r1
    8d2a:	b292      	uxth	r2, r2
    8d2c:	0059      	lsls	r1, r3, #1
    8d2e:	041b      	lsls	r3, r3, #16
    8d30:	d500      	bpl.n	8d34 <bloomFilterAddressCheck+0xb78>
    8d32:	e23f      	b.n	91b4 <bloomFilterAddressCheck+0xff8>
    8d34:	b28a      	uxth	r2, r1
    8d36:	4be4      	ldr	r3, [pc, #912]	; (90c8 <bloomFilterAddressCheck+0xf0c>)
    8d38:	0052      	lsls	r2, r2, #1
    8d3a:	4053      	eors	r3, r2
    8d3c:	b29b      	uxth	r3, r3
    8d3e:	004a      	lsls	r2, r1, #1
    8d40:	0409      	lsls	r1, r1, #16
    8d42:	d500      	bpl.n	8d46 <bloomFilterAddressCheck+0xb8a>
    8d44:	e234      	b.n	91b0 <bloomFilterAddressCheck+0xff4>
    8d46:	b291      	uxth	r1, r2
    8d48:	4bdf      	ldr	r3, [pc, #892]	; (90c8 <bloomFilterAddressCheck+0xf0c>)
    8d4a:	0049      	lsls	r1, r1, #1
    8d4c:	404b      	eors	r3, r1
    8d4e:	b29b      	uxth	r3, r3
    8d50:	0051      	lsls	r1, r2, #1
    8d52:	0412      	lsls	r2, r2, #16
    8d54:	d500      	bpl.n	8d58 <bloomFilterAddressCheck+0xb9c>
    8d56:	e229      	b.n	91ac <bloomFilterAddressCheck+0xff0>
    8d58:	b28a      	uxth	r2, r1
    8d5a:	4bdb      	ldr	r3, [pc, #876]	; (90c8 <bloomFilterAddressCheck+0xf0c>)
    8d5c:	0052      	lsls	r2, r2, #1
    8d5e:	4053      	eors	r3, r2
    8d60:	b29b      	uxth	r3, r3
    8d62:	004a      	lsls	r2, r1, #1
    8d64:	0409      	lsls	r1, r1, #16
    8d66:	d500      	bpl.n	8d6a <bloomFilterAddressCheck+0xbae>
    8d68:	e21e      	b.n	91a8 <bloomFilterAddressCheck+0xfec>
    8d6a:	b291      	uxth	r1, r2
    8d6c:	4bd6      	ldr	r3, [pc, #856]	; (90c8 <bloomFilterAddressCheck+0xf0c>)
    8d6e:	0049      	lsls	r1, r1, #1
    8d70:	404b      	eors	r3, r1
    8d72:	b29b      	uxth	r3, r3
    8d74:	0051      	lsls	r1, r2, #1
    8d76:	0412      	lsls	r2, r2, #16
    8d78:	d500      	bpl.n	8d7c <bloomFilterAddressCheck+0xbc0>
    8d7a:	e1ff      	b.n	917c <bloomFilterAddressCheck+0xfc0>
    8d7c:	b28a      	uxth	r2, r1
    8d7e:	4bd2      	ldr	r3, [pc, #840]	; (90c8 <bloomFilterAddressCheck+0xf0c>)
    8d80:	0052      	lsls	r2, r2, #1
    8d82:	4053      	eors	r3, r2
    8d84:	b29b      	uxth	r3, r3
    8d86:	0048      	lsls	r0, r1, #1
    8d88:	040a      	lsls	r2, r1, #16
    8d8a:	d500      	bpl.n	8d8e <bloomFilterAddressCheck+0xbd2>
    8d8c:	e200      	b.n	9190 <bloomFilterAddressCheck+0xfd4>
    8d8e:	b282      	uxth	r2, r0
    8d90:	4bcd      	ldr	r3, [pc, #820]	; (90c8 <bloomFilterAddressCheck+0xf0c>)
    8d92:	0052      	lsls	r2, r2, #1
    8d94:	4053      	eors	r3, r2
    8d96:	b29b      	uxth	r3, r3
    8d98:	0042      	lsls	r2, r0, #1
    8d9a:	0401      	lsls	r1, r0, #16
    8d9c:	d500      	bpl.n	8da0 <bloomFilterAddressCheck+0xbe4>
    8d9e:	e201      	b.n	91a4 <bloomFilterAddressCheck+0xfe8>
    8da0:	4653      	mov	r3, sl
    8da2:	4053      	eors	r3, r2
    8da4:	b21a      	sxth	r2, r3
    8da6:	b291      	uxth	r1, r2
    8da8:	4bc7      	ldr	r3, [pc, #796]	; (90c8 <bloomFilterAddressCheck+0xf0c>)
    8daa:	0049      	lsls	r1, r1, #1
    8dac:	404b      	eors	r3, r1
    8dae:	b298      	uxth	r0, r3
    8db0:	b28b      	uxth	r3, r1
    8db2:	2a00      	cmp	r2, #0
    8db4:	da00      	bge.n	8db8 <bloomFilterAddressCheck+0xbfc>
    8db6:	e21b      	b.n	91f0 <bloomFilterAddressCheck+0x1034>
    8db8:	4ac3      	ldr	r2, [pc, #780]	; (90c8 <bloomFilterAddressCheck+0xf0c>)
    8dba:	b299      	uxth	r1, r3
    8dbc:	0049      	lsls	r1, r1, #1
    8dbe:	4051      	eors	r1, r2
    8dc0:	005a      	lsls	r2, r3, #1
    8dc2:	b289      	uxth	r1, r1
    8dc4:	b292      	uxth	r2, r2
    8dc6:	041b      	lsls	r3, r3, #16
    8dc8:	d500      	bpl.n	8dcc <bloomFilterAddressCheck+0xc10>
    8dca:	e20f      	b.n	91ec <bloomFilterAddressCheck+0x1030>
    8dcc:	4bbe      	ldr	r3, [pc, #760]	; (90c8 <bloomFilterAddressCheck+0xf0c>)
    8dce:	b291      	uxth	r1, r2
    8dd0:	0049      	lsls	r1, r1, #1
    8dd2:	4059      	eors	r1, r3
    8dd4:	0053      	lsls	r3, r2, #1
    8dd6:	b289      	uxth	r1, r1
    8dd8:	b29b      	uxth	r3, r3
    8dda:	0412      	lsls	r2, r2, #16
    8ddc:	d500      	bpl.n	8de0 <bloomFilterAddressCheck+0xc24>
    8dde:	e203      	b.n	91e8 <bloomFilterAddressCheck+0x102c>
    8de0:	4ab9      	ldr	r2, [pc, #740]	; (90c8 <bloomFilterAddressCheck+0xf0c>)
    8de2:	b299      	uxth	r1, r3
    8de4:	0049      	lsls	r1, r1, #1
    8de6:	4051      	eors	r1, r2
    8de8:	005a      	lsls	r2, r3, #1
    8dea:	b289      	uxth	r1, r1
    8dec:	b292      	uxth	r2, r2
    8dee:	041b      	lsls	r3, r3, #16
    8df0:	d500      	bpl.n	8df4 <bloomFilterAddressCheck+0xc38>
    8df2:	e1f7      	b.n	91e4 <bloomFilterAddressCheck+0x1028>
    8df4:	4bb4      	ldr	r3, [pc, #720]	; (90c8 <bloomFilterAddressCheck+0xf0c>)
    8df6:	b291      	uxth	r1, r2
    8df8:	0049      	lsls	r1, r1, #1
    8dfa:	4059      	eors	r1, r3
    8dfc:	0053      	lsls	r3, r2, #1
    8dfe:	b289      	uxth	r1, r1
    8e00:	b29b      	uxth	r3, r3
    8e02:	0412      	lsls	r2, r2, #16
    8e04:	d500      	bpl.n	8e08 <bloomFilterAddressCheck+0xc4c>
    8e06:	e1eb      	b.n	91e0 <bloomFilterAddressCheck+0x1024>
    8e08:	4aaf      	ldr	r2, [pc, #700]	; (90c8 <bloomFilterAddressCheck+0xf0c>)
    8e0a:	b299      	uxth	r1, r3
    8e0c:	0049      	lsls	r1, r1, #1
    8e0e:	4051      	eors	r1, r2
    8e10:	005a      	lsls	r2, r3, #1
    8e12:	b289      	uxth	r1, r1
    8e14:	b292      	uxth	r2, r2
    8e16:	041b      	lsls	r3, r3, #16
    8e18:	d500      	bpl.n	8e1c <bloomFilterAddressCheck+0xc60>
    8e1a:	e1df      	b.n	91dc <bloomFilterAddressCheck+0x1020>
    8e1c:	b293      	uxth	r3, r2
    8e1e:	4caa      	ldr	r4, [pc, #680]	; (90c8 <bloomFilterAddressCheck+0xf0c>)
    8e20:	005b      	lsls	r3, r3, #1
    8e22:	405c      	eors	r4, r3
    8e24:	b2a1      	uxth	r1, r4
    8e26:	0054      	lsls	r4, r2, #1
    8e28:	b2a4      	uxth	r4, r4
    8e2a:	0413      	lsls	r3, r2, #16
    8e2c:	d500      	bpl.n	8e30 <bloomFilterAddressCheck+0xc74>
    8e2e:	e149      	b.n	90c4 <bloomFilterAddressCheck+0xf08>
    8e30:	b223      	sxth	r3, r4
    8e32:	b2a2      	uxth	r2, r4
    8e34:	469b      	mov	fp, r3
    8e36:	4ba4      	ldr	r3, [pc, #656]	; (90c8 <bloomFilterAddressCheck+0xf0c>)
    8e38:	0052      	lsls	r2, r2, #1
    8e3a:	4053      	eors	r3, r2
    8e3c:	00f5      	lsls	r5, r6, #3
    8e3e:	b29b      	uxth	r3, r3
    8e40:	0064      	lsls	r4, r4, #1
    8e42:	3d01      	subs	r5, #1
    8e44:	4698      	mov	r8, r3
    8e46:	b2a4      	uxth	r4, r4
    8e48:	b2ed      	uxtb	r5, r5
    8e4a:	2f00      	cmp	r7, #0
    8e4c:	da00      	bge.n	8e50 <bloomFilterAddressCheck+0xc94>
    8e4e:	e136      	b.n	90be <bloomFilterAddressCheck+0xf02>
    8e50:	4648      	mov	r0, r9
    8e52:	4b9e      	ldr	r3, [pc, #632]	; (90cc <bloomFilterAddressCheck+0xf10>)
    8e54:	b280      	uxth	r0, r0
    8e56:	0029      	movs	r1, r5
    8e58:	469a      	mov	sl, r3
    8e5a:	4798      	blx	r3
    8e5c:	465b      	mov	r3, fp
    8e5e:	4689      	mov	r9, r1
    8e60:	2b00      	cmp	r3, #0
    8e62:	da00      	bge.n	8e66 <bloomFilterAddressCheck+0xcaa>
    8e64:	e129      	b.n	90ba <bloomFilterAddressCheck+0xefe>
    8e66:	b2a0      	uxth	r0, r4
    8e68:	0029      	movs	r1, r5
    8e6a:	47d0      	blx	sl
    8e6c:	b2cb      	uxtb	r3, r1
    8e6e:	08db      	lsrs	r3, r3, #3
    8e70:	9f03      	ldr	r7, [sp, #12]
    8e72:	3301      	adds	r3, #1
    8e74:	1af3      	subs	r3, r6, r3
    8e76:	466a      	mov	r2, sp
    8e78:	5cf8      	ldrb	r0, [r7, r3]
    8e7a:	464b      	mov	r3, r9
    8e7c:	7113      	strb	r3, [r2, #4]
    8e7e:	7913      	ldrb	r3, [r2, #4]
    8e80:	2201      	movs	r2, #1
    8e82:	08db      	lsrs	r3, r3, #3
    8e84:	3301      	adds	r3, #1
    8e86:	1af6      	subs	r6, r6, r3
    8e88:	2407      	movs	r4, #7
    8e8a:	464b      	mov	r3, r9
    8e8c:	0015      	movs	r5, r2
    8e8e:	4023      	ands	r3, r4
    8e90:	409d      	lsls	r5, r3
    8e92:	5dbb      	ldrb	r3, [r7, r6]
    8e94:	421d      	tst	r5, r3
    8e96:	d006      	beq.n	8ea6 <bloomFilterAddressCheck+0xcea>
    8e98:	4021      	ands	r1, r4
    8e9a:	408a      	lsls	r2, r1
    8e9c:	4002      	ands	r2, r0
    8e9e:	1e50      	subs	r0, r2, #1
    8ea0:	4182      	sbcs	r2, r0
    8ea2:	b2d3      	uxtb	r3, r2
    8ea4:	9300      	str	r3, [sp, #0]
    8ea6:	9800      	ldr	r0, [sp, #0]
    8ea8:	b007      	add	sp, #28
    8eaa:	bc3c      	pop	{r2, r3, r4, r5}
    8eac:	4690      	mov	r8, r2
    8eae:	4699      	mov	r9, r3
    8eb0:	46a2      	mov	sl, r4
    8eb2:	46ab      	mov	fp, r5
    8eb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8eb6:	1c1a      	adds	r2, r3, #0
    8eb8:	e4ef      	b.n	889a <bloomFilterAddressCheck+0x6de>
    8eba:	1c08      	adds	r0, r1, #0
    8ebc:	f7ff f9a2 	bl	8204 <bloomFilterAddressCheck+0x48>
    8ec0:	1c0c      	adds	r4, r1, #0
    8ec2:	b2a0      	uxth	r0, r4
    8ec4:	4982      	ldr	r1, [pc, #520]	; (90d0 <bloomFilterAddressCheck+0xf14>)
    8ec6:	0040      	lsls	r0, r0, #1
    8ec8:	4041      	eors	r1, r0
    8eca:	b289      	uxth	r1, r1
    8ecc:	0060      	lsls	r0, r4, #1
    8ece:	0423      	lsls	r3, r4, #16
    8ed0:	d401      	bmi.n	8ed6 <bloomFilterAddressCheck+0xd1a>
    8ed2:	f7ff f9ac 	bl	822e <bloomFilterAddressCheck+0x72>
    8ed6:	1c08      	adds	r0, r1, #0
    8ed8:	b284      	uxth	r4, r0
    8eda:	497d      	ldr	r1, [pc, #500]	; (90d0 <bloomFilterAddressCheck+0xf14>)
    8edc:	0064      	lsls	r4, r4, #1
    8ede:	4061      	eors	r1, r4
    8ee0:	b289      	uxth	r1, r1
    8ee2:	0044      	lsls	r4, r0, #1
    8ee4:	0403      	lsls	r3, r0, #16
    8ee6:	d401      	bmi.n	8eec <bloomFilterAddressCheck+0xd30>
    8ee8:	f7ff f9ab 	bl	8242 <bloomFilterAddressCheck+0x86>
    8eec:	1c0c      	adds	r4, r1, #0
    8eee:	b2a0      	uxth	r0, r4
    8ef0:	4977      	ldr	r1, [pc, #476]	; (90d0 <bloomFilterAddressCheck+0xf14>)
    8ef2:	0040      	lsls	r0, r0, #1
    8ef4:	4041      	eors	r1, r0
    8ef6:	b289      	uxth	r1, r1
    8ef8:	0060      	lsls	r0, r4, #1
    8efa:	0423      	lsls	r3, r4, #16
    8efc:	d401      	bmi.n	8f02 <bloomFilterAddressCheck+0xd46>
    8efe:	f7ff f9aa 	bl	8256 <bloomFilterAddressCheck+0x9a>
    8f02:	1c08      	adds	r0, r1, #0
    8f04:	b284      	uxth	r4, r0
    8f06:	4972      	ldr	r1, [pc, #456]	; (90d0 <bloomFilterAddressCheck+0xf14>)
    8f08:	0064      	lsls	r4, r4, #1
    8f0a:	4061      	eors	r1, r4
    8f0c:	b289      	uxth	r1, r1
    8f0e:	0044      	lsls	r4, r0, #1
    8f10:	0403      	lsls	r3, r0, #16
    8f12:	d401      	bmi.n	8f18 <bloomFilterAddressCheck+0xd5c>
    8f14:	f7ff f9a9 	bl	826a <bloomFilterAddressCheck+0xae>
    8f18:	1c0c      	adds	r4, r1, #0
    8f1a:	b2a0      	uxth	r0, r4
    8f1c:	496c      	ldr	r1, [pc, #432]	; (90d0 <bloomFilterAddressCheck+0xf14>)
    8f1e:	0040      	lsls	r0, r0, #1
    8f20:	4041      	eors	r1, r0
    8f22:	b289      	uxth	r1, r1
    8f24:	0060      	lsls	r0, r4, #1
    8f26:	0423      	lsls	r3, r4, #16
    8f28:	d401      	bmi.n	8f2e <bloomFilterAddressCheck+0xd72>
    8f2a:	f7ff f9a8 	bl	827e <bloomFilterAddressCheck+0xc2>
    8f2e:	1c08      	adds	r0, r1, #0
    8f30:	f7ff f9a5 	bl	827e <bloomFilterAddressCheck+0xc2>
    8f34:	1c0d      	adds	r5, r1, #0
    8f36:	f7ff f9af 	bl	8298 <bloomFilterAddressCheck+0xdc>
    8f3a:	1c01      	adds	r1, r0, #0
    8f3c:	b28d      	uxth	r5, r1
    8f3e:	4864      	ldr	r0, [pc, #400]	; (90d0 <bloomFilterAddressCheck+0xf14>)
    8f40:	006d      	lsls	r5, r5, #1
    8f42:	4045      	eors	r5, r0
    8f44:	b2ad      	uxth	r5, r5
    8f46:	0048      	lsls	r0, r1, #1
    8f48:	040b      	lsls	r3, r1, #16
    8f4a:	d401      	bmi.n	8f50 <bloomFilterAddressCheck+0xd94>
    8f4c:	f7ff f9b9 	bl	82c2 <bloomFilterAddressCheck+0x106>
    8f50:	1c28      	adds	r0, r5, #0
    8f52:	b285      	uxth	r5, r0
    8f54:	495e      	ldr	r1, [pc, #376]	; (90d0 <bloomFilterAddressCheck+0xf14>)
    8f56:	006d      	lsls	r5, r5, #1
    8f58:	4069      	eors	r1, r5
    8f5a:	b289      	uxth	r1, r1
    8f5c:	0045      	lsls	r5, r0, #1
    8f5e:	0403      	lsls	r3, r0, #16
    8f60:	d401      	bmi.n	8f66 <bloomFilterAddressCheck+0xdaa>
    8f62:	f7ff f9b8 	bl	82d6 <bloomFilterAddressCheck+0x11a>
    8f66:	1c0d      	adds	r5, r1, #0
    8f68:	b2a8      	uxth	r0, r5
    8f6a:	4959      	ldr	r1, [pc, #356]	; (90d0 <bloomFilterAddressCheck+0xf14>)
    8f6c:	0040      	lsls	r0, r0, #1
    8f6e:	4041      	eors	r1, r0
    8f70:	b289      	uxth	r1, r1
    8f72:	0068      	lsls	r0, r5, #1
    8f74:	042b      	lsls	r3, r5, #16
    8f76:	d401      	bmi.n	8f7c <bloomFilterAddressCheck+0xdc0>
    8f78:	f7ff f9b7 	bl	82ea <bloomFilterAddressCheck+0x12e>
    8f7c:	1c08      	adds	r0, r1, #0
    8f7e:	b285      	uxth	r5, r0
    8f80:	4953      	ldr	r1, [pc, #332]	; (90d0 <bloomFilterAddressCheck+0xf14>)
    8f82:	006d      	lsls	r5, r5, #1
    8f84:	4069      	eors	r1, r5
    8f86:	b289      	uxth	r1, r1
    8f88:	0045      	lsls	r5, r0, #1
    8f8a:	0403      	lsls	r3, r0, #16
    8f8c:	d401      	bmi.n	8f92 <bloomFilterAddressCheck+0xdd6>
    8f8e:	f7ff f9b6 	bl	82fe <bloomFilterAddressCheck+0x142>
    8f92:	1c0d      	adds	r5, r1, #0
    8f94:	b2a8      	uxth	r0, r5
    8f96:	494e      	ldr	r1, [pc, #312]	; (90d0 <bloomFilterAddressCheck+0xf14>)
    8f98:	0040      	lsls	r0, r0, #1
    8f9a:	4041      	eors	r1, r0
    8f9c:	b289      	uxth	r1, r1
    8f9e:	0068      	lsls	r0, r5, #1
    8fa0:	042b      	lsls	r3, r5, #16
    8fa2:	d401      	bmi.n	8fa8 <bloomFilterAddressCheck+0xdec>
    8fa4:	f7ff f9b5 	bl	8312 <bloomFilterAddressCheck+0x156>
    8fa8:	1c08      	adds	r0, r1, #0
    8faa:	b285      	uxth	r5, r0
    8fac:	4948      	ldr	r1, [pc, #288]	; (90d0 <bloomFilterAddressCheck+0xf14>)
    8fae:	006d      	lsls	r5, r5, #1
    8fb0:	4069      	eors	r1, r5
    8fb2:	b289      	uxth	r1, r1
    8fb4:	0045      	lsls	r5, r0, #1
    8fb6:	0403      	lsls	r3, r0, #16
    8fb8:	d401      	bmi.n	8fbe <bloomFilterAddressCheck+0xe02>
    8fba:	f7ff f9b4 	bl	8326 <bloomFilterAddressCheck+0x16a>
    8fbe:	1c0d      	adds	r5, r1, #0
    8fc0:	f7ff f9b1 	bl	8326 <bloomFilterAddressCheck+0x16a>
    8fc4:	4689      	mov	r9, r1
    8fc6:	f7ff f9bc 	bl	8342 <bloomFilterAddressCheck+0x186>
    8fca:	4651      	mov	r1, sl
    8fcc:	f7ff f9c9 	bl	8362 <bloomFilterAddressCheck+0x1a6>
    8fd0:	464d      	mov	r5, r9
    8fd2:	f7ff f9d3 	bl	837c <bloomFilterAddressCheck+0x1c0>
    8fd6:	4689      	mov	r9, r1
    8fd8:	f7ff f9dd 	bl	8396 <bloomFilterAddressCheck+0x1da>
    8fdc:	1c0d      	adds	r5, r1, #0
    8fde:	f7ff f9e9 	bl	83b4 <bloomFilterAddressCheck+0x1f8>
    8fe2:	4689      	mov	r9, r1
    8fe4:	f7ff f9f3 	bl	83ce <bloomFilterAddressCheck+0x212>
    8fe8:	1c0d      	adds	r5, r1, #0
    8fea:	f7ff f9ff 	bl	83ec <bloomFilterAddressCheck+0x230>
    8fee:	468a      	mov	sl, r1
    8ff0:	f7ff fa09 	bl	8406 <bloomFilterAddressCheck+0x24a>
    8ff4:	464d      	mov	r5, r9
    8ff6:	f7ff fa19 	bl	842c <bloomFilterAddressCheck+0x270>
    8ffa:	4655      	mov	r5, sl
    8ffc:	f7ff fa26 	bl	844c <bloomFilterAddressCheck+0x290>
    9000:	46d1      	mov	r9, sl
    9002:	f7ff fa36 	bl	8472 <bloomFilterAddressCheck+0x2b6>
    9006:	46aa      	mov	sl, r5
    9008:	f7ff fa43 	bl	8492 <bloomFilterAddressCheck+0x2d6>
    900c:	46a9      	mov	r9, r5
    900e:	f7ff fa50 	bl	84b2 <bloomFilterAddressCheck+0x2f6>
    9012:	46aa      	mov	sl, r5
    9014:	f7ff fa5d 	bl	84d2 <bloomFilterAddressCheck+0x316>
    9018:	46a9      	mov	r9, r5
    901a:	f7ff fa6a 	bl	84f2 <bloomFilterAddressCheck+0x336>
    901e:	46aa      	mov	sl, r5
    9020:	f7ff fa77 	bl	8512 <bloomFilterAddressCheck+0x356>
    9024:	464d      	mov	r5, r9
    9026:	f7ff fa87 	bl	8538 <bloomFilterAddressCheck+0x37c>
    902a:	4655      	mov	r5, sl
    902c:	f7ff fa99 	bl	8562 <bloomFilterAddressCheck+0x3a6>
    9030:	46d1      	mov	r9, sl
    9032:	f7ff faa7 	bl	8584 <bloomFilterAddressCheck+0x3c8>
    9036:	46aa      	mov	sl, r5
    9038:	f7ff faba 	bl	85b0 <bloomFilterAddressCheck+0x3f4>
    903c:	46a9      	mov	r9, r5
    903e:	f7ff fac7 	bl	85d0 <bloomFilterAddressCheck+0x414>
    9042:	46aa      	mov	sl, r5
    9044:	f7ff fad4 	bl	85f0 <bloomFilterAddressCheck+0x434>
    9048:	46a9      	mov	r9, r5
    904a:	f7ff fae1 	bl	8610 <bloomFilterAddressCheck+0x454>
    904e:	46aa      	mov	sl, r5
    9050:	f7ff faee 	bl	8630 <bloomFilterAddressCheck+0x474>
    9054:	464d      	mov	r5, r9
    9056:	f7ff fafe 	bl	8656 <bloomFilterAddressCheck+0x49a>
    905a:	4655      	mov	r5, sl
    905c:	f7ff fb10 	bl	8680 <bloomFilterAddressCheck+0x4c4>
    9060:	46d1      	mov	r9, sl
    9062:	f7ff fb1e 	bl	86a2 <bloomFilterAddressCheck+0x4e6>
    9066:	46aa      	mov	sl, r5
    9068:	f7ff fb2b 	bl	86c2 <bloomFilterAddressCheck+0x506>
    906c:	46a9      	mov	r9, r5
    906e:	f7ff fb38 	bl	86e2 <bloomFilterAddressCheck+0x526>
    9072:	46aa      	mov	sl, r5
    9074:	f7ff fb45 	bl	8702 <bloomFilterAddressCheck+0x546>
    9078:	46a9      	mov	r9, r5
    907a:	f7ff fb52 	bl	8722 <bloomFilterAddressCheck+0x566>
    907e:	46aa      	mov	sl, r5
    9080:	f7ff fb5f 	bl	8742 <bloomFilterAddressCheck+0x586>
    9084:	464d      	mov	r5, r9
    9086:	f7ff fb6f 	bl	8768 <bloomFilterAddressCheck+0x5ac>
    908a:	4655      	mov	r5, sl
    908c:	f7ff fb81 	bl	8792 <bloomFilterAddressCheck+0x5d6>
    9090:	46ca      	mov	sl, r9
    9092:	f7ff fb8f 	bl	87b4 <bloomFilterAddressCheck+0x5f8>
    9096:	46a9      	mov	r9, r5
    9098:	f7ff fb9c 	bl	87d4 <bloomFilterAddressCheck+0x618>
    909c:	46aa      	mov	sl, r5
    909e:	f7ff fba9 	bl	87f4 <bloomFilterAddressCheck+0x638>
    90a2:	46a9      	mov	r9, r5
    90a4:	f7ff fbb6 	bl	8814 <bloomFilterAddressCheck+0x658>
    90a8:	46aa      	mov	sl, r5
    90aa:	f7ff fbc3 	bl	8834 <bloomFilterAddressCheck+0x678>
    90ae:	46a9      	mov	r9, r5
    90b0:	f7ff fbd0 	bl	8854 <bloomFilterAddressCheck+0x698>
    90b4:	1c2a      	adds	r2, r5, #0
    90b6:	f7ff fbdf 	bl	8878 <bloomFilterAddressCheck+0x6bc>
    90ba:	4644      	mov	r4, r8
    90bc:	e6d3      	b.n	8e66 <bloomFilterAddressCheck+0xcaa>
    90be:	466b      	mov	r3, sp
    90c0:	8a98      	ldrh	r0, [r3, #20]
    90c2:	e6c6      	b.n	8e52 <bloomFilterAddressCheck+0xc96>
    90c4:	1c0c      	adds	r4, r1, #0
    90c6:	e6b3      	b.n	8e30 <bloomFilterAddressCheck+0xc74>
    90c8:	ffff8005 	.word	0xffff8005
    90cc:	0000be3d 	.word	0x0000be3d
    90d0:	00001021 	.word	0x00001021
    90d4:	1c19      	adds	r1, r3, #0
    90d6:	b28a      	uxth	r2, r1
    90d8:	4b52      	ldr	r3, [pc, #328]	; (9224 <bloomFilterAddressCheck+0x1068>)
    90da:	0052      	lsls	r2, r2, #1
    90dc:	4053      	eors	r3, r2
    90de:	b29b      	uxth	r3, r3
    90e0:	004a      	lsls	r2, r1, #1
    90e2:	0409      	lsls	r1, r1, #16
    90e4:	d400      	bmi.n	90e8 <bloomFilterAddressCheck+0xf2c>
    90e6:	e5bb      	b.n	8c60 <bloomFilterAddressCheck+0xaa4>
    90e8:	1c1a      	adds	r2, r3, #0
    90ea:	b291      	uxth	r1, r2
    90ec:	4b4d      	ldr	r3, [pc, #308]	; (9224 <bloomFilterAddressCheck+0x1068>)
    90ee:	0049      	lsls	r1, r1, #1
    90f0:	404b      	eors	r3, r1
    90f2:	b29b      	uxth	r3, r3
    90f4:	0055      	lsls	r5, r2, #1
    90f6:	0412      	lsls	r2, r2, #16
    90f8:	d400      	bmi.n	90fc <bloomFilterAddressCheck+0xf40>
    90fa:	e5ba      	b.n	8c72 <bloomFilterAddressCheck+0xab6>
    90fc:	1c1d      	adds	r5, r3, #0
    90fe:	e5b8      	b.n	8c72 <bloomFilterAddressCheck+0xab6>
    9100:	1c1a      	adds	r2, r3, #0
    9102:	e59b      	b.n	8c3c <bloomFilterAddressCheck+0xa80>
    9104:	1c19      	adds	r1, r3, #0
    9106:	e590      	b.n	8c2a <bloomFilterAddressCheck+0xa6e>
    9108:	1c1a      	adds	r2, r3, #0
    910a:	e585      	b.n	8c18 <bloomFilterAddressCheck+0xa5c>
    910c:	1c11      	adds	r1, r2, #0
    910e:	e57a      	b.n	8c06 <bloomFilterAddressCheck+0xa4a>
    9110:	1c0b      	adds	r3, r1, #0
    9112:	e56f      	b.n	8bf4 <bloomFilterAddressCheck+0xa38>
    9114:	1c1a      	adds	r2, r3, #0
    9116:	e562      	b.n	8bde <bloomFilterAddressCheck+0xa22>
    9118:	1c19      	adds	r1, r3, #0
    911a:	e557      	b.n	8bcc <bloomFilterAddressCheck+0xa10>
    911c:	1c1a      	adds	r2, r3, #0
    911e:	e54c      	b.n	8bba <bloomFilterAddressCheck+0x9fe>
    9120:	1c19      	adds	r1, r3, #0
    9122:	e541      	b.n	8ba8 <bloomFilterAddressCheck+0x9ec>
    9124:	1c1a      	adds	r2, r3, #0
    9126:	e536      	b.n	8b96 <bloomFilterAddressCheck+0x9da>
    9128:	1c19      	adds	r1, r3, #0
    912a:	e52b      	b.n	8b84 <bloomFilterAddressCheck+0x9c8>
    912c:	1c0a      	adds	r2, r1, #0
    912e:	e520      	b.n	8b72 <bloomFilterAddressCheck+0x9b6>
    9130:	1c13      	adds	r3, r2, #0
    9132:	e515      	b.n	8b60 <bloomFilterAddressCheck+0x9a4>
    9134:	1c02      	adds	r2, r0, #0
    9136:	e509      	b.n	8b4c <bloomFilterAddressCheck+0x990>
    9138:	1c03      	adds	r3, r0, #0
    913a:	e4fd      	b.n	8b38 <bloomFilterAddressCheck+0x97c>
    913c:	1c02      	adds	r2, r0, #0
    913e:	e4f1      	b.n	8b24 <bloomFilterAddressCheck+0x968>
    9140:	1c03      	adds	r3, r0, #0
    9142:	e4e5      	b.n	8b10 <bloomFilterAddressCheck+0x954>
    9144:	1c02      	adds	r2, r0, #0
    9146:	e4d9      	b.n	8afc <bloomFilterAddressCheck+0x940>
    9148:	1c03      	adds	r3, r0, #0
    914a:	e4cd      	b.n	8ae8 <bloomFilterAddressCheck+0x92c>
    914c:	1c02      	adds	r2, r0, #0
    914e:	e4c1      	b.n	8ad4 <bloomFilterAddressCheck+0x918>
    9150:	1c23      	adds	r3, r4, #0
    9152:	e4b5      	b.n	8ac0 <bloomFilterAddressCheck+0x904>
    9154:	1c22      	adds	r2, r4, #0
    9156:	e4a8      	b.n	8aaa <bloomFilterAddressCheck+0x8ee>
    9158:	1c23      	adds	r3, r4, #0
    915a:	e49c      	b.n	8a96 <bloomFilterAddressCheck+0x8da>
    915c:	1c22      	adds	r2, r4, #0
    915e:	e490      	b.n	8a82 <bloomFilterAddressCheck+0x8c6>
    9160:	1c23      	adds	r3, r4, #0
    9162:	e484      	b.n	8a6e <bloomFilterAddressCheck+0x8b2>
    9164:	1c22      	adds	r2, r4, #0
    9166:	e478      	b.n	8a5a <bloomFilterAddressCheck+0x89e>
    9168:	1c23      	adds	r3, r4, #0
    916a:	e46c      	b.n	8a46 <bloomFilterAddressCheck+0x88a>
    916c:	1c22      	adds	r2, r4, #0
    916e:	e460      	b.n	8a32 <bloomFilterAddressCheck+0x876>
    9170:	1c2b      	adds	r3, r5, #0
    9172:	e454      	b.n	8a1e <bloomFilterAddressCheck+0x862>
    9174:	1c2a      	adds	r2, r5, #0
    9176:	e447      	b.n	8a08 <bloomFilterAddressCheck+0x84c>
    9178:	1c2b      	adds	r3, r5, #0
    917a:	e43b      	b.n	89f4 <bloomFilterAddressCheck+0x838>
    917c:	1c19      	adds	r1, r3, #0
    917e:	b28a      	uxth	r2, r1
    9180:	4b28      	ldr	r3, [pc, #160]	; (9224 <bloomFilterAddressCheck+0x1068>)
    9182:	0052      	lsls	r2, r2, #1
    9184:	4053      	eors	r3, r2
    9186:	b29b      	uxth	r3, r3
    9188:	0048      	lsls	r0, r1, #1
    918a:	040a      	lsls	r2, r1, #16
    918c:	d400      	bmi.n	9190 <bloomFilterAddressCheck+0xfd4>
    918e:	e5fe      	b.n	8d8e <bloomFilterAddressCheck+0xbd2>
    9190:	1c18      	adds	r0, r3, #0
    9192:	b282      	uxth	r2, r0
    9194:	4b23      	ldr	r3, [pc, #140]	; (9224 <bloomFilterAddressCheck+0x1068>)
    9196:	0052      	lsls	r2, r2, #1
    9198:	4053      	eors	r3, r2
    919a:	b29b      	uxth	r3, r3
    919c:	0042      	lsls	r2, r0, #1
    919e:	0401      	lsls	r1, r0, #16
    91a0:	d400      	bmi.n	91a4 <bloomFilterAddressCheck+0xfe8>
    91a2:	e5fd      	b.n	8da0 <bloomFilterAddressCheck+0xbe4>
    91a4:	1c1a      	adds	r2, r3, #0
    91a6:	e5fb      	b.n	8da0 <bloomFilterAddressCheck+0xbe4>
    91a8:	1c1a      	adds	r2, r3, #0
    91aa:	e5de      	b.n	8d6a <bloomFilterAddressCheck+0xbae>
    91ac:	1c19      	adds	r1, r3, #0
    91ae:	e5d3      	b.n	8d58 <bloomFilterAddressCheck+0xb9c>
    91b0:	1c1a      	adds	r2, r3, #0
    91b2:	e5c8      	b.n	8d46 <bloomFilterAddressCheck+0xb8a>
    91b4:	1c11      	adds	r1, r2, #0
    91b6:	e5bd      	b.n	8d34 <bloomFilterAddressCheck+0xb78>
    91b8:	1c13      	adds	r3, r2, #0
    91ba:	e5b2      	b.n	8d22 <bloomFilterAddressCheck+0xb66>
    91bc:	1c1d      	adds	r5, r3, #0
    91be:	e5a2      	b.n	8d06 <bloomFilterAddressCheck+0xb4a>
    91c0:	1c1a      	adds	r2, r3, #0
    91c2:	e597      	b.n	8cf4 <bloomFilterAddressCheck+0xb38>
    91c4:	1c19      	adds	r1, r3, #0
    91c6:	e58c      	b.n	8ce2 <bloomFilterAddressCheck+0xb26>
    91c8:	1c1a      	adds	r2, r3, #0
    91ca:	e581      	b.n	8cd0 <bloomFilterAddressCheck+0xb14>
    91cc:	1c19      	adds	r1, r3, #0
    91ce:	e576      	b.n	8cbe <bloomFilterAddressCheck+0xb02>
    91d0:	1c1a      	adds	r2, r3, #0
    91d2:	e56b      	b.n	8cac <bloomFilterAddressCheck+0xaf0>
    91d4:	1c11      	adds	r1, r2, #0
    91d6:	e560      	b.n	8c9a <bloomFilterAddressCheck+0xade>
    91d8:	1c13      	adds	r3, r2, #0
    91da:	e555      	b.n	8c88 <bloomFilterAddressCheck+0xacc>
    91dc:	1c0a      	adds	r2, r1, #0
    91de:	e61d      	b.n	8e1c <bloomFilterAddressCheck+0xc60>
    91e0:	1c0b      	adds	r3, r1, #0
    91e2:	e611      	b.n	8e08 <bloomFilterAddressCheck+0xc4c>
    91e4:	1c0a      	adds	r2, r1, #0
    91e6:	e605      	b.n	8df4 <bloomFilterAddressCheck+0xc38>
    91e8:	1c0b      	adds	r3, r1, #0
    91ea:	e5f9      	b.n	8de0 <bloomFilterAddressCheck+0xc24>
    91ec:	1c0a      	adds	r2, r1, #0
    91ee:	e5ed      	b.n	8dcc <bloomFilterAddressCheck+0xc10>
    91f0:	1c03      	adds	r3, r0, #0
    91f2:	e5e1      	b.n	8db8 <bloomFilterAddressCheck+0xbfc>
    91f4:	1c2a      	adds	r2, r5, #0
    91f6:	f7ff fbf3 	bl	89e0 <bloomFilterAddressCheck+0x824>
    91fa:	1c2b      	adds	r3, r5, #0
    91fc:	f7ff fbe5 	bl	89ca <bloomFilterAddressCheck+0x80e>
    9200:	1c2a      	adds	r2, r5, #0
    9202:	f7ff fbd7 	bl	89b4 <bloomFilterAddressCheck+0x7f8>
    9206:	1c2b      	adds	r3, r5, #0
    9208:	f7ff fbc9 	bl	899e <bloomFilterAddressCheck+0x7e2>
    920c:	1c2a      	adds	r2, r5, #0
    920e:	f7ff fbbb 	bl	8988 <bloomFilterAddressCheck+0x7cc>
    9212:	1c13      	adds	r3, r2, #0
    9214:	f7ff fbac 	bl	8970 <bloomFilterAddressCheck+0x7b4>
    9218:	464a      	mov	r2, r9
    921a:	f7ff fb8e 	bl	893a <bloomFilterAddressCheck+0x77e>
    921e:	1c2a      	adds	r2, r5, #0
    9220:	f7ff fb4a 	bl	88b8 <bloomFilterAddressCheck+0x6fc>
    9224:	ffff8005 	.word	0xffff8005

00009228 <handleCommissiongMessage>:
    9228:	b510      	push	{r4, lr}
    922a:	780b      	ldrb	r3, [r1, #0]
    922c:	2b21      	cmp	r3, #33	; 0x21
    922e:	d105      	bne.n	923c <handleCommissiongMessage+0x14>
    9230:	88c3      	ldrh	r3, [r0, #6]
    9232:	2b00      	cmp	r3, #0
    9234:	d102      	bne.n	923c <handleCommissiongMessage+0x14>
    9236:	784b      	ldrb	r3, [r1, #1]
    9238:	2b08      	cmp	r3, #8
    923a:	d000      	beq.n	923e <handleCommissiongMessage+0x16>
    923c:	bd10      	pop	{r4, pc}
    923e:	3102      	adds	r1, #2
    9240:	2208      	movs	r2, #8
    9242:	4b02      	ldr	r3, [pc, #8]	; (924c <handleCommissiongMessage+0x24>)
    9244:	4802      	ldr	r0, [pc, #8]	; (9250 <handleCommissiongMessage+0x28>)
    9246:	4798      	blx	r3
    9248:	e7f8      	b.n	923c <handleCommissiongMessage+0x14>
    924a:	46c0      	nop			; (mov r8, r8)
    924c:	0000bf03 	.word	0x0000bf03
    9250:	20003780 	.word	0x20003780

00009254 <MiApp_SubscribeDataIndicationCallback>:
    9254:	2800      	cmp	r0, #0
    9256:	d003      	beq.n	9260 <MiApp_SubscribeDataIndicationCallback+0xc>
    9258:	4b02      	ldr	r3, [pc, #8]	; (9264 <MiApp_SubscribeDataIndicationCallback+0x10>)
    925a:	6018      	str	r0, [r3, #0]
    925c:	2001      	movs	r0, #1
    925e:	4770      	bx	lr
    9260:	2000      	movs	r0, #0
    9262:	e7fc      	b.n	925e <MiApp_SubscribeDataIndicationCallback+0xa>
    9264:	200009c8 	.word	0x200009c8

00009268 <prepareGenericHeader>:
    9268:	b510      	push	{r4, lr}
    926a:	2403      	movs	r4, #3
    926c:	7018      	strb	r0, [r3, #0]
    926e:	7858      	ldrb	r0, [r3, #1]
    9270:	809a      	strh	r2, [r3, #4]
    9272:	43a0      	bics	r0, r4
    9274:	2401      	movs	r4, #1
    9276:	4304      	orrs	r4, r0
    9278:	20f7      	movs	r0, #247	; 0xf7
    927a:	4020      	ands	r0, r4
    927c:	2404      	movs	r4, #4
    927e:	4320      	orrs	r0, r4
    9280:	2447      	movs	r4, #71	; 0x47
    9282:	4020      	ands	r0, r4
    9284:	7058      	strb	r0, [r3, #1]
    9286:	4802      	ldr	r0, [pc, #8]	; (9290 <prepareGenericHeader+0x28>)
    9288:	80d9      	strh	r1, [r3, #6]
    928a:	8800      	ldrh	r0, [r0, #0]
    928c:	8058      	strh	r0, [r3, #2]
    928e:	bd10      	pop	{r4, pc}
    9290:	2000373c 	.word	0x2000373c

00009294 <generalFrameConstruct>:
    9294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9296:	000c      	movs	r4, r1
    9298:	7802      	ldrb	r2, [r0, #0]
    929a:	0003      	movs	r3, r0
    929c:	700a      	strb	r2, [r1, #0]
    929e:	7842      	ldrb	r2, [r0, #1]
    92a0:	704a      	strb	r2, [r1, #1]
    92a2:	491d      	ldr	r1, [pc, #116]	; (9318 <generalFrameConstruct+0x84>)
    92a4:	780a      	ldrb	r2, [r1, #0]
    92a6:	3201      	adds	r2, #1
    92a8:	b2d2      	uxtb	r2, r2
    92aa:	70a2      	strb	r2, [r4, #2]
    92ac:	700a      	strb	r2, [r1, #0]
    92ae:	7842      	ldrb	r2, [r0, #1]
    92b0:	0691      	lsls	r1, r2, #26
    92b2:	d42b      	bmi.n	930c <generalFrameConstruct+0x78>
    92b4:	8842      	ldrh	r2, [r0, #2]
    92b6:	2516      	movs	r5, #22
    92b8:	70e2      	strb	r2, [r4, #3]
    92ba:	8842      	ldrh	r2, [r0, #2]
    92bc:	260e      	movs	r6, #14
    92be:	0a12      	lsrs	r2, r2, #8
    92c0:	7122      	strb	r2, [r4, #4]
    92c2:	8882      	ldrh	r2, [r0, #4]
    92c4:	210a      	movs	r1, #10
    92c6:	7162      	strb	r2, [r4, #5]
    92c8:	8882      	ldrh	r2, [r0, #4]
    92ca:	2709      	movs	r7, #9
    92cc:	0a12      	lsrs	r2, r2, #8
    92ce:	71a2      	strb	r2, [r4, #6]
    92d0:	88c2      	ldrh	r2, [r0, #6]
    92d2:	71e2      	strb	r2, [r4, #7]
    92d4:	88c2      	ldrh	r2, [r0, #6]
    92d6:	0a12      	lsrs	r2, r2, #8
    92d8:	7222      	strb	r2, [r4, #8]
    92da:	7842      	ldrb	r2, [r0, #1]
    92dc:	2009      	movs	r0, #9
    92de:	0752      	lsls	r2, r2, #29
    92e0:	d513      	bpl.n	930a <generalFrameConstruct+0x76>
    92e2:	4a0e      	ldr	r2, [pc, #56]	; (931c <generalFrameConstruct+0x88>)
    92e4:	6810      	ldr	r0, [r2, #0]
    92e6:	2220      	movs	r2, #32
    92e8:	5c82      	ldrb	r2, [r0, r2]
    92ea:	480d      	ldr	r0, [pc, #52]	; (9320 <generalFrameConstruct+0x8c>)
    92ec:	741a      	strb	r2, [r3, #16]
    92ee:	6800      	ldr	r0, [r0, #0]
    92f0:	3314      	adds	r3, #20
    92f2:	6018      	str	r0, [r3, #0]
    92f4:	55e2      	strb	r2, [r4, r7]
    92f6:	1860      	adds	r0, r4, r1
    92f8:	2204      	movs	r2, #4
    92fa:	0019      	movs	r1, r3
    92fc:	4f09      	ldr	r7, [pc, #36]	; (9324 <generalFrameConstruct+0x90>)
    92fe:	47b8      	blx	r7
    9300:	19a0      	adds	r0, r4, r6
    9302:	2208      	movs	r2, #8
    9304:	4908      	ldr	r1, [pc, #32]	; (9328 <generalFrameConstruct+0x94>)
    9306:	47b8      	blx	r7
    9308:	0028      	movs	r0, r5
    930a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    930c:	2510      	movs	r5, #16
    930e:	2608      	movs	r6, #8
    9310:	2104      	movs	r1, #4
    9312:	2703      	movs	r7, #3
    9314:	2003      	movs	r0, #3
    9316:	e7e2      	b.n	92de <generalFrameConstruct+0x4a>
    9318:	20003724 	.word	0x20003724
    931c:	2000370c 	.word	0x2000370c
    9320:	20003798 	.word	0x20003798
    9324:	0000bf03 	.word	0x0000bf03
    9328:	200000b0 	.word	0x200000b0

0000932c <frameTransmit>:
    932c:	b5f0      	push	{r4, r5, r6, r7, lr}
    932e:	4657      	mov	r7, sl
    9330:	464e      	mov	r6, r9
    9332:	46de      	mov	lr, fp
    9334:	4645      	mov	r5, r8
    9336:	b5e0      	push	{r5, r6, r7, lr}
    9338:	b085      	sub	sp, #20
    933a:	4699      	mov	r9, r3
    933c:	ab0e      	add	r3, sp, #56	; 0x38
    933e:	781e      	ldrb	r6, [r3, #0]
    9340:	ab10      	add	r3, sp, #64	; 0x40
    9342:	781b      	ldrb	r3, [r3, #0]
    9344:	0007      	movs	r7, r0
    9346:	469a      	mov	sl, r3
    9348:	2028      	movs	r0, #40	; 0x28
    934a:	4b45      	ldr	r3, [pc, #276]	; (9460 <frameTransmit+0x134>)
    934c:	4688      	mov	r8, r1
    934e:	9203      	str	r2, [sp, #12]
    9350:	4798      	blx	r3
    9352:	1e04      	subs	r4, r0, #0
    9354:	d100      	bne.n	9358 <frameTransmit+0x2c>
    9356:	e081      	b.n	945c <frameTransmit+0x130>
    9358:	2300      	movs	r3, #0
    935a:	7603      	strb	r3, [r0, #24]
    935c:	787b      	ldrb	r3, [r7, #1]
    935e:	075b      	lsls	r3, r3, #29
    9360:	d45b      	bmi.n	941a <frameTransmit+0xee>
    9362:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    9364:	781a      	ldrb	r2, [r3, #0]
    9366:	785b      	ldrb	r3, [r3, #1]
    9368:	2e02      	cmp	r6, #2
    936a:	d06b      	beq.n	9444 <frameTransmit+0x118>
    936c:	2101      	movs	r1, #1
    936e:	2200      	movs	r2, #0
    9370:	2020      	movs	r0, #32
    9372:	7e23      	ldrb	r3, [r4, #24]
    9374:	0149      	lsls	r1, r1, #5
    9376:	4383      	bics	r3, r0
    9378:	430b      	orrs	r3, r1
    937a:	2104      	movs	r1, #4
    937c:	0092      	lsls	r2, r2, #2
    937e:	438b      	bics	r3, r1
    9380:	4313      	orrs	r3, r2
    9382:	2208      	movs	r2, #8
    9384:	4393      	bics	r3, r2
    9386:	7623      	strb	r3, [r4, #24]
    9388:	4b36      	ldr	r3, [pc, #216]	; (9464 <frameTransmit+0x138>)
    938a:	881a      	ldrh	r2, [r3, #0]
    938c:	4b36      	ldr	r3, [pc, #216]	; (9468 <frameTransmit+0x13c>)
    938e:	429a      	cmp	r2, r3
    9390:	d062      	beq.n	9458 <frameTransmit+0x12c>
    9392:	787a      	ldrb	r2, [r7, #1]
    9394:	2301      	movs	r3, #1
    9396:	4211      	tst	r1, r2
    9398:	d136      	bne.n	9408 <frameTransmit+0xdc>
    939a:	2221      	movs	r2, #33	; 0x21
    939c:	54a3      	strb	r3, [r4, r2]
    939e:	1eb3      	subs	r3, r6, #2
    93a0:	425a      	negs	r2, r3
    93a2:	4153      	adcs	r3, r2
    93a4:	2220      	movs	r2, #32
    93a6:	2101      	movs	r1, #1
    93a8:	54a3      	strb	r3, [r4, r2]
    93aa:	7e23      	ldrb	r3, [r4, #24]
    93ac:	089a      	lsrs	r2, r3, #2
    93ae:	4051      	eors	r1, r2
    93b0:	2201      	movs	r2, #1
    93b2:	400a      	ands	r2, r1
    93b4:	2140      	movs	r1, #64	; 0x40
    93b6:	0192      	lsls	r2, r2, #6
    93b8:	438b      	bics	r3, r1
    93ba:	4313      	orrs	r3, r2
    93bc:	2280      	movs	r2, #128	; 0x80
    93be:	4252      	negs	r2, r2
    93c0:	4313      	orrs	r3, r2
    93c2:	7623      	strb	r3, [r4, #24]
    93c4:	887b      	ldrh	r3, [r7, #2]
    93c6:	0027      	movs	r7, r4
    93c8:	8463      	strh	r3, [r4, #34]	; 0x22
    93ca:	464b      	mov	r3, r9
    93cc:	3708      	adds	r7, #8
    93ce:	6163      	str	r3, [r4, #20]
    93d0:	0032      	movs	r2, r6
    93d2:	990f      	ldr	r1, [sp, #60]	; 0x3c
    93d4:	4b25      	ldr	r3, [pc, #148]	; (946c <frameTransmit+0x140>)
    93d6:	0038      	movs	r0, r7
    93d8:	4798      	blx	r3
    93da:	9b11      	ldr	r3, [sp, #68]	; 0x44
    93dc:	4652      	mov	r2, sl
    93de:	6123      	str	r3, [r4, #16]
    93e0:	2325      	movs	r3, #37	; 0x25
    93e2:	61e7      	str	r7, [r4, #28]
    93e4:	54e2      	strb	r2, [r4, r3]
    93e6:	9b03      	ldr	r3, [sp, #12]
    93e8:	4821      	ldr	r0, [pc, #132]	; (9470 <frameTransmit+0x144>)
    93ea:	4443      	add	r3, r8
    93ec:	001d      	movs	r5, r3
    93ee:	2324      	movs	r3, #36	; 0x24
    93f0:	0021      	movs	r1, r4
    93f2:	54e5      	strb	r5, [r4, r3]
    93f4:	4b1f      	ldr	r3, [pc, #124]	; (9474 <frameTransmit+0x148>)
    93f6:	4798      	blx	r3
    93f8:	2001      	movs	r0, #1
    93fa:	b005      	add	sp, #20
    93fc:	bc3c      	pop	{r2, r3, r4, r5}
    93fe:	4690      	mov	r8, r2
    9400:	4699      	mov	r9, r3
    9402:	46a2      	mov	sl, r4
    9404:	46ab      	mov	fp, r5
    9406:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9408:	2100      	movs	r1, #0
    940a:	4a1b      	ldr	r2, [pc, #108]	; (9478 <frameTransmit+0x14c>)
    940c:	7812      	ldrb	r2, [r2, #0]
    940e:	3a06      	subs	r2, #6
    9410:	b2d2      	uxtb	r2, r2
    9412:	4293      	cmp	r3, r2
    9414:	4149      	adcs	r1, r1
    9416:	b2cb      	uxtb	r3, r1
    9418:	e7bf      	b.n	939a <frameTransmit+0x6e>
    941a:	4b18      	ldr	r3, [pc, #96]	; (947c <frameTransmit+0x150>)
    941c:	0030      	movs	r0, r6
    941e:	4798      	blx	r3
    9420:	464b      	mov	r3, r9
    9422:	9000      	str	r0, [sp, #0]
    9424:	9a03      	ldr	r2, [sp, #12]
    9426:	4641      	mov	r1, r8
    9428:	0038      	movs	r0, r7
    942a:	4d15      	ldr	r5, [pc, #84]	; (9480 <frameTransmit+0x154>)
    942c:	47a8      	blx	r5
    942e:	28ff      	cmp	r0, #255	; 0xff
    9430:	d014      	beq.n	945c <frameTransmit+0x130>
    9432:	9b03      	ldr	r3, [sp, #12]
    9434:	181d      	adds	r5, r3, r0
    9436:	b2eb      	uxtb	r3, r5
    9438:	9303      	str	r3, [sp, #12]
    943a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    943c:	781a      	ldrb	r2, [r3, #0]
    943e:	785b      	ldrb	r3, [r3, #1]
    9440:	2e02      	cmp	r6, #2
    9442:	d193      	bne.n	936c <frameTransmit+0x40>
    9444:	021b      	lsls	r3, r3, #8
    9446:	189b      	adds	r3, r3, r2
    9448:	4a07      	ldr	r2, [pc, #28]	; (9468 <frameTransmit+0x13c>)
    944a:	b29b      	uxth	r3, r3
    944c:	4293      	cmp	r3, r2
    944e:	d000      	beq.n	9452 <frameTransmit+0x126>
    9450:	e78c      	b.n	936c <frameTransmit+0x40>
    9452:	2100      	movs	r1, #0
    9454:	2201      	movs	r2, #1
    9456:	e78b      	b.n	9370 <frameTransmit+0x44>
    9458:	2300      	movs	r3, #0
    945a:	e79e      	b.n	939a <frameTransmit+0x6e>
    945c:	2000      	movs	r0, #0
    945e:	e7cc      	b.n	93fa <frameTransmit+0xce>
    9460:	00005d65 	.word	0x00005d65
    9464:	20003750 	.word	0x20003750
    9468:	0000ffff 	.word	0x0000ffff
    946c:	0000bf03 	.word	0x0000bf03
    9470:	20003744 	.word	0x20003744
    9474:	00005ed1 	.word	0x00005ed1
    9478:	200009b0 	.word	0x200009b0
    947c:	0000b979 	.word	0x0000b979
    9480:	0000b99d 	.word	0x0000b99d

00009484 <sendDataFrame>:
    9484:	b5f0      	push	{r4, r5, r6, r7, lr}
    9486:	464e      	mov	r6, r9
    9488:	4657      	mov	r7, sl
    948a:	4645      	mov	r5, r8
    948c:	46de      	mov	lr, fp
    948e:	b5e0      	push	{r5, r6, r7, lr}
    9490:	b091      	sub	sp, #68	; 0x44
    9492:	ab04      	add	r3, sp, #16
    9494:	469c      	mov	ip, r3
    9496:	270e      	movs	r7, #14
    9498:	4bc3      	ldr	r3, [pc, #780]	; (97a8 <sendDataFrame+0x324>)
    949a:	4467      	add	r7, ip
    949c:	4699      	mov	r9, r3
    949e:	881b      	ldrh	r3, [r3, #0]
    94a0:	b28d      	uxth	r5, r1
    94a2:	0006      	movs	r6, r0
    94a4:	9202      	str	r2, [sp, #8]
    94a6:	9703      	str	r7, [sp, #12]
    94a8:	8039      	strh	r1, [r7, #0]
    94aa:	42ab      	cmp	r3, r5
    94ac:	d100      	bne.n	94b0 <sendDataFrame+0x2c>
    94ae:	e119      	b.n	96e4 <sendDataFrame+0x260>
    94b0:	2800      	cmp	r0, #0
    94b2:	d100      	bne.n	94b6 <sendDataFrame+0x32>
    94b4:	e114      	b.n	96e0 <sendDataFrame+0x25c>
    94b6:	2078      	movs	r0, #120	; 0x78
    94b8:	4bbc      	ldr	r3, [pc, #752]	; (97ac <sendDataFrame+0x328>)
    94ba:	4798      	blx	r3
    94bc:	4680      	mov	r8, r0
    94be:	2800      	cmp	r0, #0
    94c0:	d100      	bne.n	94c4 <sendDataFrame+0x40>
    94c2:	e108      	b.n	96d6 <sendDataFrame+0x252>
    94c4:	2108      	movs	r1, #8
    94c6:	8bb2      	ldrh	r2, [r6, #28]
    94c8:	ac08      	add	r4, sp, #32
    94ca:	4694      	mov	ip, r2
    94cc:	7862      	ldrb	r2, [r4, #1]
    94ce:	8bf3      	ldrh	r3, [r6, #30]
    94d0:	438a      	bics	r2, r1
    94d2:	2104      	movs	r1, #4
    94d4:	430a      	orrs	r2, r1
    94d6:	49b6      	ldr	r1, [pc, #728]	; (97b0 <sendDataFrame+0x32c>)
    94d8:	80e3      	strh	r3, [r4, #6]
    94da:	8809      	ldrh	r1, [r1, #0]
    94dc:	7e73      	ldrb	r3, [r6, #25]
    94de:	8061      	strh	r1, [r4, #2]
    94e0:	4661      	mov	r1, ip
    94e2:	469c      	mov	ip, r3
    94e4:	2303      	movs	r3, #3
    94e6:	469a      	mov	sl, r3
    94e8:	80a1      	strh	r1, [r4, #4]
    94ea:	4663      	mov	r3, ip
    94ec:	4651      	mov	r1, sl
    94ee:	2720      	movs	r7, #32
    94f0:	400b      	ands	r3, r1
    94f2:	469b      	mov	fp, r3
    94f4:	237f      	movs	r3, #127	; 0x7f
    94f6:	b2d2      	uxtb	r2, r2
    94f8:	43ba      	bics	r2, r7
    94fa:	4013      	ands	r3, r2
    94fc:	4652      	mov	r2, sl
    94fe:	438b      	bics	r3, r1
    9500:	4661      	mov	r1, ip
    9502:	320d      	adds	r2, #13
    9504:	400a      	ands	r2, r1
    9506:	4659      	mov	r1, fp
    9508:	430b      	orrs	r3, r1
    950a:	2110      	movs	r1, #16
    950c:	438b      	bics	r3, r1
    950e:	431a      	orrs	r2, r3
    9510:	20ff      	movs	r0, #255	; 0xff
    9512:	4643      	mov	r3, r8
    9514:	7062      	strb	r2, [r4, #1]
    9516:	4642      	mov	r2, r8
    9518:	7020      	strb	r0, [r4, #0]
    951a:	7018      	strb	r0, [r3, #0]
    951c:	7863      	ldrb	r3, [r4, #1]
    951e:	7053      	strb	r3, [r2, #1]
    9520:	4ba4      	ldr	r3, [pc, #656]	; (97b4 <sendDataFrame+0x330>)
    9522:	469a      	mov	sl, r3
    9524:	4652      	mov	r2, sl
    9526:	781b      	ldrb	r3, [r3, #0]
    9528:	3301      	adds	r3, #1
    952a:	b2db      	uxtb	r3, r3
    952c:	7013      	strb	r3, [r2, #0]
    952e:	4642      	mov	r2, r8
    9530:	7093      	strb	r3, [r2, #2]
    9532:	7863      	ldrb	r3, [r4, #1]
    9534:	421f      	tst	r7, r3
    9536:	d100      	bne.n	953a <sendDataFrame+0xb6>
    9538:	e08e      	b.n	9658 <sendDataFrame+0x1d4>
    953a:	2210      	movs	r2, #16
    953c:	2103      	movs	r1, #3
    953e:	0017      	movs	r7, r2
    9540:	9206      	str	r2, [sp, #24]
    9542:	3a08      	subs	r2, #8
    9544:	4693      	mov	fp, r2
    9546:	2003      	movs	r0, #3
    9548:	3a04      	subs	r2, #4
    954a:	9105      	str	r1, [sp, #20]
    954c:	075b      	lsls	r3, r3, #29
    954e:	d500      	bpl.n	9552 <sendDataFrame+0xce>
    9550:	e09e      	b.n	9690 <sendDataFrame+0x20c>
    9552:	4b99      	ldr	r3, [pc, #612]	; (97b8 <sendDataFrame+0x334>)
    9554:	9304      	str	r3, [sp, #16]
    9556:	7cf3      	ldrb	r3, [r6, #19]
    9558:	2b00      	cmp	r3, #0
    955a:	d100      	bne.n	955e <sendDataFrame+0xda>
    955c:	e0b6      	b.n	96cc <sendDataFrame+0x248>
    955e:	2320      	movs	r3, #32
    9560:	4642      	mov	r2, r8
    9562:	5cf3      	ldrb	r3, [r6, r3]
    9564:	7093      	strb	r3, [r2, #2]
    9566:	4653      	mov	r3, sl
    9568:	4652      	mov	r2, sl
    956a:	781b      	ldrb	r3, [r3, #0]
    956c:	3b01      	subs	r3, #1
    956e:	7013      	strb	r3, [r2, #0]
    9570:	2338      	movs	r3, #56	; 0x38
    9572:	0031      	movs	r1, r6
    9574:	469a      	mov	sl, r3
    9576:	5cf2      	ldrb	r2, [r6, r3]
    9578:	4440      	add	r0, r8
    957a:	9b04      	ldr	r3, [sp, #16]
    957c:	3139      	adds	r1, #57	; 0x39
    957e:	4798      	blx	r3
    9580:	4653      	mov	r3, sl
    9582:	5cf3      	ldrb	r3, [r6, r3]
    9584:	469b      	mov	fp, r3
    9586:	4b8d      	ldr	r3, [pc, #564]	; (97bc <sendDataFrame+0x338>)
    9588:	429d      	cmp	r5, r3
    958a:	d100      	bne.n	958e <sendDataFrame+0x10a>
    958c:	e0d1      	b.n	9732 <sendDataFrame+0x2ae>
    958e:	7cb3      	ldrb	r3, [r6, #18]
    9590:	2028      	movs	r0, #40	; 0x28
    9592:	469a      	mov	sl, r3
    9594:	4b85      	ldr	r3, [pc, #532]	; (97ac <sendDataFrame+0x328>)
    9596:	4798      	blx	r3
    9598:	1e05      	subs	r5, r0, #0
    959a:	d100      	bne.n	959e <sendDataFrame+0x11a>
    959c:	e09b      	b.n	96d6 <sendDataFrame+0x252>
    959e:	2300      	movs	r3, #0
    95a0:	7603      	strb	r3, [r0, #24]
    95a2:	7863      	ldrb	r3, [r4, #1]
    95a4:	075b      	lsls	r3, r3, #29
    95a6:	d500      	bpl.n	95aa <sendDataFrame+0x126>
    95a8:	e0ae      	b.n	9708 <sendDataFrame+0x284>
    95aa:	9b03      	ldr	r3, [sp, #12]
    95ac:	785a      	ldrb	r2, [r3, #1]
    95ae:	781b      	ldrb	r3, [r3, #0]
    95b0:	0212      	lsls	r2, r2, #8
    95b2:	189b      	adds	r3, r3, r2
    95b4:	4a81      	ldr	r2, [pc, #516]	; (97bc <sendDataFrame+0x338>)
    95b6:	b29b      	uxth	r3, r3
    95b8:	4293      	cmp	r3, r2
    95ba:	d100      	bne.n	95be <sendDataFrame+0x13a>
    95bc:	e0b4      	b.n	9728 <sendDataFrame+0x2a4>
    95be:	2201      	movs	r2, #1
    95c0:	2100      	movs	r1, #0
    95c2:	2020      	movs	r0, #32
    95c4:	7e2b      	ldrb	r3, [r5, #24]
    95c6:	0152      	lsls	r2, r2, #5
    95c8:	4383      	bics	r3, r0
    95ca:	4313      	orrs	r3, r2
    95cc:	2204      	movs	r2, #4
    95ce:	0089      	lsls	r1, r1, #2
    95d0:	4393      	bics	r3, r2
    95d2:	430b      	orrs	r3, r1
    95d4:	2108      	movs	r1, #8
    95d6:	438b      	bics	r3, r1
    95d8:	762b      	strb	r3, [r5, #24]
    95da:	464b      	mov	r3, r9
    95dc:	8819      	ldrh	r1, [r3, #0]
    95de:	4b77      	ldr	r3, [pc, #476]	; (97bc <sendDataFrame+0x338>)
    95e0:	4299      	cmp	r1, r3
    95e2:	d100      	bne.n	95e6 <sendDataFrame+0x162>
    95e4:	e0a3      	b.n	972e <sendDataFrame+0x2aa>
    95e6:	7861      	ldrb	r1, [r4, #1]
    95e8:	2301      	movs	r3, #1
    95ea:	420a      	tst	r2, r1
    95ec:	d000      	beq.n	95f0 <sendDataFrame+0x16c>
    95ee:	e082      	b.n	96f6 <sendDataFrame+0x272>
    95f0:	2221      	movs	r2, #33	; 0x21
    95f2:	54ab      	strb	r3, [r5, r2]
    95f4:	2320      	movs	r3, #32
    95f6:	2001      	movs	r0, #1
    95f8:	3a20      	subs	r2, #32
    95fa:	54ea      	strb	r2, [r5, r3]
    95fc:	7e2b      	ldrb	r3, [r5, #24]
    95fe:	0899      	lsrs	r1, r3, #2
    9600:	4041      	eors	r1, r0
    9602:	400a      	ands	r2, r1
    9604:	2140      	movs	r1, #64	; 0x40
    9606:	0192      	lsls	r2, r2, #6
    9608:	438b      	bics	r3, r1
    960a:	4313      	orrs	r3, r2
    960c:	2280      	movs	r2, #128	; 0x80
    960e:	4252      	negs	r2, r2
    9610:	4313      	orrs	r3, r2
    9612:	762b      	strb	r3, [r5, #24]
    9614:	8863      	ldrh	r3, [r4, #2]
    9616:	002c      	movs	r4, r5
    9618:	846b      	strh	r3, [r5, #34]	; 0x22
    961a:	4643      	mov	r3, r8
    961c:	3408      	adds	r4, #8
    961e:	616b      	str	r3, [r5, #20]
    9620:	3282      	adds	r2, #130	; 0x82
    9622:	9903      	ldr	r1, [sp, #12]
    9624:	9b04      	ldr	r3, [sp, #16]
    9626:	0020      	movs	r0, r4
    9628:	4798      	blx	r3
    962a:	9b02      	ldr	r3, [sp, #8]
    962c:	4652      	mov	r2, sl
    962e:	612b      	str	r3, [r5, #16]
    9630:	2325      	movs	r3, #37	; 0x25
    9632:	61ec      	str	r4, [r5, #28]
    9634:	54ea      	strb	r2, [r5, r3]
    9636:	9b05      	ldr	r3, [sp, #20]
    9638:	0029      	movs	r1, r5
    963a:	445b      	add	r3, fp
    963c:	0018      	movs	r0, r3
    963e:	2324      	movs	r3, #36	; 0x24
    9640:	54e8      	strb	r0, [r5, r3]
    9642:	485f      	ldr	r0, [pc, #380]	; (97c0 <sendDataFrame+0x33c>)
    9644:	4b5f      	ldr	r3, [pc, #380]	; (97c4 <sendDataFrame+0x340>)
    9646:	4798      	blx	r3
    9648:	2001      	movs	r0, #1
    964a:	b011      	add	sp, #68	; 0x44
    964c:	bc3c      	pop	{r2, r3, r4, r5}
    964e:	4690      	mov	r8, r2
    9650:	4699      	mov	r9, r3
    9652:	46a2      	mov	sl, r4
    9654:	46ab      	mov	fp, r5
    9656:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9658:	4641      	mov	r1, r8
    965a:	8862      	ldrh	r2, [r4, #2]
    965c:	38f6      	subs	r0, #246	; 0xf6
    965e:	70ca      	strb	r2, [r1, #3]
    9660:	8862      	ldrh	r2, [r4, #2]
    9662:	0a12      	lsrs	r2, r2, #8
    9664:	710a      	strb	r2, [r1, #4]
    9666:	88a2      	ldrh	r2, [r4, #4]
    9668:	714a      	strb	r2, [r1, #5]
    966a:	88a2      	ldrh	r2, [r4, #4]
    966c:	0a12      	lsrs	r2, r2, #8
    966e:	718a      	strb	r2, [r1, #6]
    9670:	88e2      	ldrh	r2, [r4, #6]
    9672:	71ca      	strb	r2, [r1, #7]
    9674:	88e2      	ldrh	r2, [r4, #6]
    9676:	0a12      	lsrs	r2, r2, #8
    9678:	720a      	strb	r2, [r1, #8]
    967a:	2216      	movs	r2, #22
    967c:	2109      	movs	r1, #9
    967e:	0017      	movs	r7, r2
    9680:	9206      	str	r2, [sp, #24]
    9682:	3a08      	subs	r2, #8
    9684:	4693      	mov	fp, r2
    9686:	9105      	str	r1, [sp, #20]
    9688:	3a04      	subs	r2, #4
    968a:	075b      	lsls	r3, r3, #29
    968c:	d400      	bmi.n	9690 <sendDataFrame+0x20c>
    968e:	e760      	b.n	9552 <sendDataFrame+0xce>
    9690:	4b4d      	ldr	r3, [pc, #308]	; (97c8 <sendDataFrame+0x344>)
    9692:	4442      	add	r2, r8
    9694:	6819      	ldr	r1, [r3, #0]
    9696:	2320      	movs	r3, #32
    9698:	5ccb      	ldrb	r3, [r1, r3]
    969a:	494c      	ldr	r1, [pc, #304]	; (97cc <sendDataFrame+0x348>)
    969c:	7423      	strb	r3, [r4, #16]
    969e:	6809      	ldr	r1, [r1, #0]
    96a0:	6161      	str	r1, [r4, #20]
    96a2:	4641      	mov	r1, r8
    96a4:	540b      	strb	r3, [r1, r0]
    96a6:	4b44      	ldr	r3, [pc, #272]	; (97b8 <sendDataFrame+0x334>)
    96a8:	0010      	movs	r0, r2
    96aa:	a90d      	add	r1, sp, #52	; 0x34
    96ac:	2204      	movs	r2, #4
    96ae:	9304      	str	r3, [sp, #16]
    96b0:	4798      	blx	r3
    96b2:	4658      	mov	r0, fp
    96b4:	9b04      	ldr	r3, [sp, #16]
    96b6:	4440      	add	r0, r8
    96b8:	2208      	movs	r2, #8
    96ba:	4945      	ldr	r1, [pc, #276]	; (97d0 <sendDataFrame+0x34c>)
    96bc:	4798      	blx	r3
    96be:	9b06      	ldr	r3, [sp, #24]
    96c0:	0038      	movs	r0, r7
    96c2:	9305      	str	r3, [sp, #20]
    96c4:	7cf3      	ldrb	r3, [r6, #19]
    96c6:	2b00      	cmp	r3, #0
    96c8:	d000      	beq.n	96cc <sendDataFrame+0x248>
    96ca:	e748      	b.n	955e <sendDataFrame+0xda>
    96cc:	4643      	mov	r3, r8
    96ce:	789a      	ldrb	r2, [r3, #2]
    96d0:	2320      	movs	r3, #32
    96d2:	54f2      	strb	r2, [r6, r3]
    96d4:	e74c      	b.n	9570 <sendDataFrame+0xec>
    96d6:	7cb0      	ldrb	r0, [r6, #18]
    96d8:	0032      	movs	r2, r6
    96da:	2101      	movs	r1, #1
    96dc:	9b02      	ldr	r3, [sp, #8]
    96de:	4798      	blx	r3
    96e0:	2000      	movs	r0, #0
    96e2:	e7b2      	b.n	964a <sendDataFrame+0x1c6>
    96e4:	9b02      	ldr	r3, [sp, #8]
    96e6:	2b00      	cmp	r3, #0
    96e8:	d0fa      	beq.n	96e0 <sendDataFrame+0x25c>
    96ea:	7c80      	ldrb	r0, [r0, #18]
    96ec:	0032      	movs	r2, r6
    96ee:	2101      	movs	r1, #1
    96f0:	4798      	blx	r3
    96f2:	2000      	movs	r0, #0
    96f4:	e7a9      	b.n	964a <sendDataFrame+0x1c6>
    96f6:	2100      	movs	r1, #0
    96f8:	4a36      	ldr	r2, [pc, #216]	; (97d4 <sendDataFrame+0x350>)
    96fa:	7812      	ldrb	r2, [r2, #0]
    96fc:	3a06      	subs	r2, #6
    96fe:	b2d2      	uxtb	r2, r2
    9700:	4293      	cmp	r3, r2
    9702:	4149      	adcs	r1, r1
    9704:	b2cb      	uxtb	r3, r1
    9706:	e773      	b.n	95f0 <sendDataFrame+0x16c>
    9708:	4b33      	ldr	r3, [pc, #204]	; (97d8 <sendDataFrame+0x354>)
    970a:	2002      	movs	r0, #2
    970c:	4798      	blx	r3
    970e:	4643      	mov	r3, r8
    9710:	9000      	str	r0, [sp, #0]
    9712:	465a      	mov	r2, fp
    9714:	9905      	ldr	r1, [sp, #20]
    9716:	0020      	movs	r0, r4
    9718:	4f30      	ldr	r7, [pc, #192]	; (97dc <sendDataFrame+0x358>)
    971a:	47b8      	blx	r7
    971c:	28ff      	cmp	r0, #255	; 0xff
    971e:	d0da      	beq.n	96d6 <sendDataFrame+0x252>
    9720:	4458      	add	r0, fp
    9722:	b2c3      	uxtb	r3, r0
    9724:	469b      	mov	fp, r3
    9726:	e740      	b.n	95aa <sendDataFrame+0x126>
    9728:	2200      	movs	r2, #0
    972a:	2101      	movs	r1, #1
    972c:	e749      	b.n	95c2 <sendDataFrame+0x13e>
    972e:	2300      	movs	r3, #0
    9730:	e75e      	b.n	95f0 <sendDataFrame+0x16c>
    9732:	464b      	mov	r3, r9
    9734:	2228      	movs	r2, #40	; 0x28
    9736:	881b      	ldrh	r3, [r3, #0]
    9738:	b29b      	uxth	r3, r3
    973a:	001f      	movs	r7, r3
    973c:	4b28      	ldr	r3, [pc, #160]	; (97e0 <sendDataFrame+0x35c>)
    973e:	681b      	ldr	r3, [r3, #0]
    9740:	5c9a      	ldrb	r2, [r3, r2]
    9742:	2a00      	cmp	r2, #0
    9744:	d100      	bne.n	9748 <sendDataFrame+0x2c4>
    9746:	e722      	b.n	958e <sendDataFrame+0x10a>
    9748:	6998      	ldr	r0, [r3, #24]
    974a:	8803      	ldrh	r3, [r0, #0]
    974c:	42ab      	cmp	r3, r5
    974e:	d028      	beq.n	97a2 <sendDataFrame+0x31e>
    9750:	3a01      	subs	r2, #1
    9752:	b2d2      	uxtb	r2, r2
    9754:	3201      	adds	r2, #1
    9756:	0092      	lsls	r2, r2, #2
    9758:	1d03      	adds	r3, r0, #4
    975a:	1882      	adds	r2, r0, r2
    975c:	46ac      	mov	ip, r5
    975e:	46b2      	mov	sl, r6
    9760:	e006      	b.n	9770 <sendDataFrame+0x2ec>
    9762:	1a1e      	subs	r6, r3, r0
    9764:	001d      	movs	r5, r3
    9766:	3304      	adds	r3, #4
    9768:	1f19      	subs	r1, r3, #4
    976a:	8809      	ldrh	r1, [r1, #0]
    976c:	4561      	cmp	r1, ip
    976e:	d003      	beq.n	9778 <sendDataFrame+0x2f4>
    9770:	429a      	cmp	r2, r3
    9772:	d1f6      	bne.n	9762 <sendDataFrame+0x2de>
    9774:	4656      	mov	r6, sl
    9776:	e70a      	b.n	958e <sendDataFrame+0x10a>
    9778:	4653      	mov	r3, sl
    977a:	46aa      	mov	sl, r5
    977c:	0035      	movs	r5, r6
    977e:	001e      	movs	r6, r3
    9780:	4652      	mov	r2, sl
    9782:	4643      	mov	r3, r8
    9784:	789b      	ldrb	r3, [r3, #2]
    9786:	8017      	strh	r7, [r2, #0]
    9788:	4a15      	ldr	r2, [pc, #84]	; (97e0 <sendDataFrame+0x35c>)
    978a:	6812      	ldr	r2, [r2, #0]
    978c:	6992      	ldr	r2, [r2, #24]
    978e:	1952      	adds	r2, r2, r5
    9790:	7093      	strb	r3, [r2, #2]
    9792:	2229      	movs	r2, #41	; 0x29
    9794:	4b12      	ldr	r3, [pc, #72]	; (97e0 <sendDataFrame+0x35c>)
    9796:	681b      	ldr	r3, [r3, #0]
    9798:	5c9a      	ldrb	r2, [r3, r2]
    979a:	699b      	ldr	r3, [r3, #24]
    979c:	195d      	adds	r5, r3, r5
    979e:	70ea      	strb	r2, [r5, #3]
    97a0:	e6f5      	b.n	958e <sendDataFrame+0x10a>
    97a2:	4682      	mov	sl, r0
    97a4:	2500      	movs	r5, #0
    97a6:	e7eb      	b.n	9780 <sendDataFrame+0x2fc>
    97a8:	20003750 	.word	0x20003750
    97ac:	00005d65 	.word	0x00005d65
    97b0:	2000373c 	.word	0x2000373c
    97b4:	20003724 	.word	0x20003724
    97b8:	0000bf03 	.word	0x0000bf03
    97bc:	0000ffff 	.word	0x0000ffff
    97c0:	20003744 	.word	0x20003744
    97c4:	00005ed1 	.word	0x00005ed1
    97c8:	2000370c 	.word	0x2000370c
    97cc:	20003798 	.word	0x20003798
    97d0:	200000b0 	.word	0x200000b0
    97d4:	200009b0 	.word	0x200009b0
    97d8:	0000b979 	.word	0x0000b979
    97dc:	0000b99d 	.word	0x0000b99d
    97e0:	20003708 	.word	0x20003708

000097e4 <addRebroadcastTableEntry>:
    97e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    97e6:	46c6      	mov	lr, r8
    97e8:	2228      	movs	r2, #40	; 0x28
    97ea:	b500      	push	{lr}
    97ec:	4e17      	ldr	r6, [pc, #92]	; (984c <addRebroadcastTableEntry+0x68>)
    97ee:	4684      	mov	ip, r0
    97f0:	6833      	ldr	r3, [r6, #0]
    97f2:	4688      	mov	r8, r1
    97f4:	5c9a      	ldrb	r2, [r3, r2]
    97f6:	2a00      	cmp	r2, #0
    97f8:	d014      	beq.n	9824 <addRebroadcastTableEntry+0x40>
    97fa:	699d      	ldr	r5, [r3, #24]
    97fc:	4f14      	ldr	r7, [pc, #80]	; (9850 <addRebroadcastTableEntry+0x6c>)
    97fe:	882b      	ldrh	r3, [r5, #0]
    9800:	42bb      	cmp	r3, r7
    9802:	d012      	beq.n	982a <addRebroadcastTableEntry+0x46>
    9804:	3a01      	subs	r2, #1
    9806:	b2d2      	uxtb	r2, r2
    9808:	3201      	adds	r2, #1
    980a:	0092      	lsls	r2, r2, #2
    980c:	1d2b      	adds	r3, r5, #4
    980e:	18aa      	adds	r2, r5, r2
    9810:	e006      	b.n	9820 <addRebroadcastTableEntry+0x3c>
    9812:	1b59      	subs	r1, r3, r5
    9814:	0018      	movs	r0, r3
    9816:	3304      	adds	r3, #4
    9818:	1f1c      	subs	r4, r3, #4
    981a:	8824      	ldrh	r4, [r4, #0]
    981c:	42bc      	cmp	r4, r7
    981e:	d006      	beq.n	982e <addRebroadcastTableEntry+0x4a>
    9820:	4293      	cmp	r3, r2
    9822:	d1f6      	bne.n	9812 <addRebroadcastTableEntry+0x2e>
    9824:	bc04      	pop	{r2}
    9826:	4690      	mov	r8, r2
    9828:	bdf0      	pop	{r4, r5, r6, r7, pc}
    982a:	0028      	movs	r0, r5
    982c:	2100      	movs	r1, #0
    982e:	4663      	mov	r3, ip
    9830:	4642      	mov	r2, r8
    9832:	8003      	strh	r3, [r0, #0]
    9834:	6833      	ldr	r3, [r6, #0]
    9836:	699b      	ldr	r3, [r3, #24]
    9838:	185b      	adds	r3, r3, r1
    983a:	709a      	strb	r2, [r3, #2]
    983c:	2229      	movs	r2, #41	; 0x29
    983e:	6833      	ldr	r3, [r6, #0]
    9840:	5c9a      	ldrb	r2, [r3, r2]
    9842:	699b      	ldr	r3, [r3, #24]
    9844:	185b      	adds	r3, r3, r1
    9846:	70da      	strb	r2, [r3, #3]
    9848:	e7ec      	b.n	9824 <addRebroadcastTableEntry+0x40>
    984a:	46c0      	nop			; (mov r8, r8)
    984c:	20003708 	.word	0x20003708
    9850:	0000ffff 	.word	0x0000ffff

00009854 <initRebroadcastTable>:
    9854:	2328      	movs	r3, #40	; 0x28
    9856:	b530      	push	{r4, r5, lr}
    9858:	4809      	ldr	r0, [pc, #36]	; (9880 <initRebroadcastTable+0x2c>)
    985a:	6802      	ldr	r2, [r0, #0]
    985c:	5cd1      	ldrb	r1, [r2, r3]
    985e:	2300      	movs	r3, #0
    9860:	2900      	cmp	r1, #0
    9862:	d00b      	beq.n	987c <initRebroadcastTable+0x28>
    9864:	2501      	movs	r5, #1
    9866:	2428      	movs	r4, #40	; 0x28
    9868:	426d      	negs	r5, r5
    986a:	6992      	ldr	r2, [r2, #24]
    986c:	0099      	lsls	r1, r3, #2
    986e:	528d      	strh	r5, [r1, r2]
    9870:	6802      	ldr	r2, [r0, #0]
    9872:	3301      	adds	r3, #1
    9874:	5d11      	ldrb	r1, [r2, r4]
    9876:	b2db      	uxtb	r3, r3
    9878:	4299      	cmp	r1, r3
    987a:	d8f6      	bhi.n	986a <initRebroadcastTable+0x16>
    987c:	bd30      	pop	{r4, r5, pc}
    987e:	46c0      	nop			; (mov r8, r8)
    9880:	20003708 	.word	0x20003708

00009884 <rebroadcastTimerHandler>:
    9884:	b5f0      	push	{r4, r5, r6, r7, lr}
    9886:	46c6      	mov	lr, r8
    9888:	2328      	movs	r3, #40	; 0x28
    988a:	b500      	push	{lr}
    988c:	4e13      	ldr	r6, [pc, #76]	; (98dc <rebroadcastTimerHandler+0x58>)
    988e:	6834      	ldr	r4, [r6, #0]
    9890:	5ce7      	ldrb	r7, [r4, r3]
    9892:	2300      	movs	r3, #0
    9894:	2f00      	cmp	r7, #0
    9896:	d01e      	beq.n	98d6 <rebroadcastTimerHandler+0x52>
    9898:	2201      	movs	r2, #1
    989a:	4252      	negs	r2, r2
    989c:	4694      	mov	ip, r2
    989e:	3229      	adds	r2, #41	; 0x29
    98a0:	4690      	mov	r8, r2
    98a2:	4d0f      	ldr	r5, [pc, #60]	; (98e0 <rebroadcastTimerHandler+0x5c>)
    98a4:	69a2      	ldr	r2, [r4, #24]
    98a6:	0098      	lsls	r0, r3, #2
    98a8:	1812      	adds	r2, r2, r0
    98aa:	8811      	ldrh	r1, [r2, #0]
    98ac:	42a9      	cmp	r1, r5
    98ae:	d00e      	beq.n	98ce <rebroadcastTimerHandler+0x4a>
    98b0:	78d1      	ldrb	r1, [r2, #3]
    98b2:	2900      	cmp	r1, #0
    98b4:	d00b      	beq.n	98ce <rebroadcastTimerHandler+0x4a>
    98b6:	3901      	subs	r1, #1
    98b8:	b2c9      	uxtb	r1, r1
    98ba:	70d1      	strb	r1, [r2, #3]
    98bc:	2900      	cmp	r1, #0
    98be:	d103      	bne.n	98c8 <rebroadcastTimerHandler+0x44>
    98c0:	4661      	mov	r1, ip
    98c2:	6832      	ldr	r2, [r6, #0]
    98c4:	6992      	ldr	r2, [r2, #24]
    98c6:	5211      	strh	r1, [r2, r0]
    98c8:	4642      	mov	r2, r8
    98ca:	6834      	ldr	r4, [r6, #0]
    98cc:	5ca7      	ldrb	r7, [r4, r2]
    98ce:	3301      	adds	r3, #1
    98d0:	b2db      	uxtb	r3, r3
    98d2:	42bb      	cmp	r3, r7
    98d4:	d3e6      	bcc.n	98a4 <rebroadcastTimerHandler+0x20>
    98d6:	bc04      	pop	{r2}
    98d8:	4690      	mov	r8, r2
    98da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    98dc:	20003708 	.word	0x20003708
    98e0:	0000ffff 	.word	0x0000ffff

000098e4 <handleDataMessage>:
    98e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    98e6:	46de      	mov	lr, fp
    98e8:	4657      	mov	r7, sl
    98ea:	464e      	mov	r6, r9
    98ec:	4645      	mov	r5, r8
    98ee:	b5e0      	push	{r5, r6, r7, lr}
    98f0:	780b      	ldrb	r3, [r1, #0]
    98f2:	b083      	sub	sp, #12
    98f4:	0004      	movs	r4, r0
    98f6:	2b31      	cmp	r3, #49	; 0x31
    98f8:	d04d      	beq.n	9996 <handleDataMessage+0xb2>
    98fa:	2b32      	cmp	r3, #50	; 0x32
    98fc:	d144      	bne.n	9988 <handleDataMessage+0xa4>
    98fe:	4d61      	ldr	r5, [pc, #388]	; (9a84 <handleDataMessage+0x1a0>)
    9900:	7a2b      	ldrb	r3, [r5, #8]
    9902:	2b00      	cmp	r3, #0
    9904:	d040      	beq.n	9988 <handleDataMessage+0xa4>
    9906:	4a60      	ldr	r2, [pc, #384]	; (9a88 <handleDataMessage+0x1a4>)
    9908:	4b60      	ldr	r3, [pc, #384]	; (9a8c <handleDataMessage+0x1a8>)
    990a:	4691      	mov	r9, r2
    990c:	4a60      	ldr	r2, [pc, #384]	; (9a90 <handleDataMessage+0x1ac>)
    990e:	2600      	movs	r6, #0
    9910:	4693      	mov	fp, r2
    9912:	4a60      	ldr	r2, [pc, #384]	; (9a94 <handleDataMessage+0x1b0>)
    9914:	4698      	mov	r8, r3
    9916:	4692      	mov	sl, r2
    9918:	e007      	b.n	992a <handleDataMessage+0x46>
    991a:	0039      	movs	r1, r7
    991c:	0028      	movs	r0, r5
    991e:	47c8      	blx	r9
    9920:	3601      	adds	r6, #1
    9922:	7a2b      	ldrb	r3, [r5, #8]
    9924:	b2f6      	uxtb	r6, r6
    9926:	42b3      	cmp	r3, r6
    9928:	d92e      	bls.n	9988 <handleDataMessage+0xa4>
    992a:	2100      	movs	r1, #0
    992c:	0028      	movs	r0, r5
    992e:	47c0      	blx	r8
    9930:	1e07      	subs	r7, r0, #0
    9932:	d029      	beq.n	9988 <handleDataMessage+0xa4>
    9934:	2320      	movs	r3, #32
    9936:	7a22      	ldrb	r2, [r4, #8]
    9938:	5cc3      	ldrb	r3, [r0, r3]
    993a:	429a      	cmp	r2, r3
    993c:	d1ed      	bne.n	991a <handleDataMessage+0x36>
    993e:	88e2      	ldrh	r2, [r4, #6]
    9940:	8b83      	ldrh	r3, [r0, #28]
    9942:	429a      	cmp	r2, r3
    9944:	d1e9      	bne.n	991a <handleDataMessage+0x36>
    9946:	6883      	ldr	r3, [r0, #8]
    9948:	2b00      	cmp	r3, #0
    994a:	d003      	beq.n	9954 <handleDataMessage+0x70>
    994c:	7c80      	ldrb	r0, [r0, #18]
    994e:	003a      	movs	r2, r7
    9950:	2100      	movs	r1, #0
    9952:	4798      	blx	r3
    9954:	0038      	movs	r0, r7
    9956:	47d8      	blx	fp
    9958:	22ff      	movs	r2, #255	; 0xff
    995a:	8bbb      	ldrh	r3, [r7, #28]
    995c:	4393      	bics	r3, r2
    995e:	4652      	mov	r2, sl
    9960:	8812      	ldrh	r2, [r2, #0]
    9962:	4293      	cmp	r3, r2
    9964:	d0dc      	beq.n	9920 <handleDataMessage+0x3c>
    9966:	4a4c      	ldr	r2, [pc, #304]	; (9a98 <handleDataMessage+0x1b4>)
    9968:	0a1b      	lsrs	r3, r3, #8
    996a:	6812      	ldr	r2, [r2, #0]
    996c:	005b      	lsls	r3, r3, #1
    996e:	6912      	ldr	r2, [r2, #16]
    9970:	3601      	adds	r6, #1
    9972:	18d3      	adds	r3, r2, r3
    9974:	220f      	movs	r2, #15
    9976:	7859      	ldrb	r1, [r3, #1]
    9978:	b2f6      	uxtb	r6, r6
    997a:	400a      	ands	r2, r1
    997c:	2130      	movs	r1, #48	; 0x30
    997e:	430a      	orrs	r2, r1
    9980:	705a      	strb	r2, [r3, #1]
    9982:	7a2b      	ldrb	r3, [r5, #8]
    9984:	42b3      	cmp	r3, r6
    9986:	d8d0      	bhi.n	992a <handleDataMessage+0x46>
    9988:	b003      	add	sp, #12
    998a:	bc3c      	pop	{r2, r3, r4, r5}
    998c:	4690      	mov	r8, r2
    998e:	4699      	mov	r9, r3
    9990:	46a2      	mov	sl, r4
    9992:	46ab      	mov	fp, r5
    9994:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9996:	7983      	ldrb	r3, [r0, #6]
    9998:	009d      	lsls	r5, r3, #2
    999a:	18ed      	adds	r5, r5, r3
    999c:	4b3e      	ldr	r3, [pc, #248]	; (9a98 <handleDataMessage+0x1b4>)
    999e:	00ad      	lsls	r5, r5, #2
    99a0:	4699      	mov	r9, r3
    99a2:	681b      	ldr	r3, [r3, #0]
    99a4:	68d8      	ldr	r0, [r3, #12]
    99a6:	4b3d      	ldr	r3, [pc, #244]	; (9a9c <handleDataMessage+0x1b8>)
    99a8:	1940      	adds	r0, r0, r5
    99aa:	4798      	blx	r3
    99ac:	2800      	cmp	r0, #0
    99ae:	d065      	beq.n	9a7c <handleDataMessage+0x198>
    99b0:	464b      	mov	r3, r9
    99b2:	681b      	ldr	r3, [r3, #0]
    99b4:	68db      	ldr	r3, [r3, #12]
    99b6:	195d      	adds	r5, r3, r5
    99b8:	68ab      	ldr	r3, [r5, #8]
    99ba:	60eb      	str	r3, [r5, #12]
    99bc:	4d38      	ldr	r5, [pc, #224]	; (9aa0 <handleDataMessage+0x1bc>)
    99be:	7a2b      	ldrb	r3, [r5, #8]
    99c0:	2b00      	cmp	r3, #0
    99c2:	d0e1      	beq.n	9988 <handleDataMessage+0xa4>
    99c4:	21ff      	movs	r1, #255	; 0xff
    99c6:	4b33      	ldr	r3, [pc, #204]	; (9a94 <handleDataMessage+0x1b0>)
    99c8:	881a      	ldrh	r2, [r3, #0]
    99ca:	88e3      	ldrh	r3, [r4, #6]
    99cc:	438b      	bics	r3, r1
    99ce:	429a      	cmp	r2, r3
    99d0:	d1da      	bne.n	9988 <handleDataMessage+0xa4>
    99d2:	4b2e      	ldr	r3, [pc, #184]	; (9a8c <handleDataMessage+0x1a8>)
    99d4:	2700      	movs	r7, #0
    99d6:	9301      	str	r3, [sp, #4]
    99d8:	4b2b      	ldr	r3, [pc, #172]	; (9a88 <handleDataMessage+0x1a4>)
    99da:	469a      	mov	sl, r3
    99dc:	4b31      	ldr	r3, [pc, #196]	; (9aa4 <handleDataMessage+0x1c0>)
    99de:	46d0      	mov	r8, sl
    99e0:	469b      	mov	fp, r3
    99e2:	e00a      	b.n	99fa <handleDataMessage+0x116>
    99e4:	4a30      	ldr	r2, [pc, #192]	; (9aa8 <handleDataMessage+0x1c4>)
    99e6:	4293      	cmp	r3, r2
    99e8:	d02a      	beq.n	9a40 <handleDataMessage+0x15c>
    99ea:	0001      	movs	r1, r0
    99ec:	0028      	movs	r0, r5
    99ee:	47d0      	blx	sl
    99f0:	3701      	adds	r7, #1
    99f2:	7a2b      	ldrb	r3, [r5, #8]
    99f4:	b2ff      	uxtb	r7, r7
    99f6:	42bb      	cmp	r3, r7
    99f8:	d9c6      	bls.n	9988 <handleDataMessage+0xa4>
    99fa:	2100      	movs	r1, #0
    99fc:	0028      	movs	r0, r5
    99fe:	9b01      	ldr	r3, [sp, #4]
    9a00:	4798      	blx	r3
    9a02:	1e06      	subs	r6, r0, #0
    9a04:	d0c0      	beq.n	9988 <handleDataMessage+0xa4>
    9a06:	8b83      	ldrh	r3, [r0, #28]
    9a08:	88e2      	ldrh	r2, [r4, #6]
    9a0a:	429a      	cmp	r2, r3
    9a0c:	d1ea      	bne.n	99e4 <handleDataMessage+0x100>
    9a0e:	2310      	movs	r3, #16
    9a10:	7e42      	ldrb	r2, [r0, #25]
    9a12:	4013      	ands	r3, r2
    9a14:	d025      	beq.n	9a62 <handleDataMessage+0x17e>
    9a16:	464b      	mov	r3, r9
    9a18:	681a      	ldr	r2, [r3, #0]
    9a1a:	2337      	movs	r3, #55	; 0x37
    9a1c:	5cd3      	ldrb	r3, [r2, r3]
    9a1e:	0001      	movs	r1, r0
    9a20:	3301      	adds	r3, #1
    9a22:	7403      	strb	r3, [r0, #16]
    9a24:	2338      	movs	r3, #56	; 0x38
    9a26:	5cd3      	ldrb	r3, [r2, r3]
    9a28:	7443      	strb	r3, [r0, #17]
    9a2a:	2300      	movs	r3, #0
    9a2c:	6083      	str	r3, [r0, #8]
    9a2e:	4815      	ldr	r0, [pc, #84]	; (9a84 <handleDataMessage+0x1a0>)
    9a30:	4b15      	ldr	r3, [pc, #84]	; (9a88 <handleDataMessage+0x1a4>)
    9a32:	4798      	blx	r3
    9a34:	8bb1      	ldrh	r1, [r6, #28]
    9a36:	4a1d      	ldr	r2, [pc, #116]	; (9aac <handleDataMessage+0x1c8>)
    9a38:	0030      	movs	r0, r6
    9a3a:	4b1d      	ldr	r3, [pc, #116]	; (9ab0 <handleDataMessage+0x1cc>)
    9a3c:	4798      	blx	r3
    9a3e:	e7d7      	b.n	99f0 <handleDataMessage+0x10c>
    9a40:	2300      	movs	r3, #0
    9a42:	2201      	movs	r2, #1
    9a44:	7443      	strb	r3, [r0, #17]
    9a46:	7502      	strb	r2, [r0, #20]
    9a48:	6083      	str	r3, [r0, #8]
    9a4a:	0001      	movs	r1, r0
    9a4c:	4658      	mov	r0, fp
    9a4e:	47c0      	blx	r8
    9a50:	88e1      	ldrh	r1, [r4, #6]
    9a52:	4a18      	ldr	r2, [pc, #96]	; (9ab4 <handleDataMessage+0x1d0>)
    9a54:	0030      	movs	r0, r6
    9a56:	4b16      	ldr	r3, [pc, #88]	; (9ab0 <handleDataMessage+0x1cc>)
    9a58:	4798      	blx	r3
    9a5a:	0031      	movs	r1, r6
    9a5c:	0028      	movs	r0, r5
    9a5e:	47c0      	blx	r8
    9a60:	e7c6      	b.n	99f0 <handleDataMessage+0x10c>
    9a62:	7443      	strb	r3, [r0, #17]
    9a64:	7503      	strb	r3, [r0, #20]
    9a66:	6083      	str	r3, [r0, #8]
    9a68:	0001      	movs	r1, r0
    9a6a:	4b07      	ldr	r3, [pc, #28]	; (9a88 <handleDataMessage+0x1a4>)
    9a6c:	480d      	ldr	r0, [pc, #52]	; (9aa4 <handleDataMessage+0x1c0>)
    9a6e:	4798      	blx	r3
    9a70:	8bb1      	ldrh	r1, [r6, #28]
    9a72:	4a10      	ldr	r2, [pc, #64]	; (9ab4 <handleDataMessage+0x1d0>)
    9a74:	0030      	movs	r0, r6
    9a76:	4b0e      	ldr	r3, [pc, #56]	; (9ab0 <handleDataMessage+0x1cc>)
    9a78:	4798      	blx	r3
    9a7a:	e7b9      	b.n	99f0 <handleDataMessage+0x10c>
    9a7c:	88e0      	ldrh	r0, [r4, #6]
    9a7e:	4b0e      	ldr	r3, [pc, #56]	; (9ab8 <handleDataMessage+0x1d4>)
    9a80:	4798      	blx	r3
    9a82:	e781      	b.n	9988 <handleDataMessage+0xa4>
    9a84:	20003710 	.word	0x20003710
    9a88:	00005ed1 	.word	0x00005ed1
    9a8c:	00005f09 	.word	0x00005f09
    9a90:	00005db5 	.word	0x00005db5
    9a94:	20003750 	.word	0x20003750
    9a98:	20003708 	.word	0x20003708
    9a9c:	0000af8d 	.word	0x0000af8d
    9aa0:	200036fc 	.word	0x200036fc
    9aa4:	200036f0 	.word	0x200036f0
    9aa8:	0000ffff 	.word	0x0000ffff
    9aac:	00007c0d 	.word	0x00007c0d
    9ab0:	00009485 	.word	0x00009485
    9ab4:	00007a75 	.word	0x00007a75
    9ab8:	0000af25 	.word	0x0000af25

00009abc <frameParse>:
    9abc:	b5f0      	push	{r4, r5, r6, r7, lr}
    9abe:	464e      	mov	r6, r9
    9ac0:	4645      	mov	r5, r8
    9ac2:	46de      	mov	lr, fp
    9ac4:	4657      	mov	r7, sl
    9ac6:	b5e0      	push	{r5, r6, r7, lr}
    9ac8:	6885      	ldr	r5, [r0, #8]
    9aca:	b09f      	sub	sp, #124	; 0x7c
    9acc:	782b      	ldrb	r3, [r5, #0]
    9ace:	ac0e      	add	r4, sp, #56	; 0x38
    9ad0:	7023      	strb	r3, [r4, #0]
    9ad2:	786b      	ldrb	r3, [r5, #1]
    9ad4:	0006      	movs	r6, r0
    9ad6:	7063      	strb	r3, [r4, #1]
    9ad8:	78ab      	ldrb	r3, [r5, #2]
    9ada:	7223      	strb	r3, [r4, #8]
    9adc:	7bc3      	ldrb	r3, [r0, #15]
    9ade:	2b00      	cmp	r3, #0
    9ae0:	d015      	beq.n	9b0e <frameParse+0x52>
    9ae2:	7863      	ldrb	r3, [r4, #1]
    9ae4:	069a      	lsls	r2, r3, #26
    9ae6:	d400      	bmi.n	9aea <frameParse+0x2e>
    9ae8:	e094      	b.n	9c14 <frameParse+0x158>
    9aea:	6873      	ldr	r3, [r6, #4]
    9aec:	4698      	mov	r8, r3
    9aee:	8a33      	ldrh	r3, [r6, #16]
    9af0:	8063      	strh	r3, [r4, #2]
    9af2:	4643      	mov	r3, r8
    9af4:	785a      	ldrb	r2, [r3, #1]
    9af6:	781b      	ldrb	r3, [r3, #0]
    9af8:	0212      	lsls	r2, r2, #8
    9afa:	4313      	orrs	r3, r2
    9afc:	80e3      	strh	r3, [r4, #6]
    9afe:	2302      	movs	r3, #2
    9b00:	4699      	mov	r9, r3
    9b02:	7833      	ldrb	r3, [r6, #0]
    9b04:	075b      	lsls	r3, r3, #29
    9b06:	d40e      	bmi.n	9b26 <frameParse+0x6a>
    9b08:	4bcb      	ldr	r3, [pc, #812]	; (9e38 <frameParse+0x37c>)
    9b0a:	881b      	ldrh	r3, [r3, #0]
    9b0c:	e00d      	b.n	9b2a <frameParse+0x6e>
    9b0e:	7863      	ldrb	r3, [r4, #1]
    9b10:	069a      	lsls	r2, r3, #26
    9b12:	d55c      	bpl.n	9bce <frameParse+0x112>
    9b14:	6873      	ldr	r3, [r6, #4]
    9b16:	4698      	mov	r8, r3
    9b18:	8a33      	ldrh	r3, [r6, #16]
    9b1a:	8063      	strh	r3, [r4, #2]
    9b1c:	2308      	movs	r3, #8
    9b1e:	4699      	mov	r9, r3
    9b20:	7833      	ldrb	r3, [r6, #0]
    9b22:	075b      	lsls	r3, r3, #29
    9b24:	d5f0      	bpl.n	9b08 <frameParse+0x4c>
    9b26:	2301      	movs	r3, #1
    9b28:	425b      	negs	r3, r3
    9b2a:	2210      	movs	r2, #16
    9b2c:	80a3      	strh	r3, [r4, #4]
    9b2e:	7863      	ldrb	r3, [r4, #1]
    9b30:	9205      	str	r2, [sp, #20]
    9b32:	4692      	mov	sl, r2
    9b34:	4693      	mov	fp, r2
    9b36:	2708      	movs	r7, #8
    9b38:	2104      	movs	r1, #4
    9b3a:	3a0d      	subs	r2, #13
    9b3c:	075b      	lsls	r3, r3, #29
    9b3e:	d562      	bpl.n	9c06 <frameParse+0x14a>
    9b40:	5cab      	ldrb	r3, [r5, r2]
    9b42:	1869      	adds	r1, r5, r1
    9b44:	7423      	strb	r3, [r4, #16]
    9b46:	2204      	movs	r2, #4
    9b48:	4bbc      	ldr	r3, [pc, #752]	; (9e3c <frameParse+0x380>)
    9b4a:	a813      	add	r0, sp, #76	; 0x4c
    9b4c:	4798      	blx	r3
    9b4e:	19e9      	adds	r1, r5, r7
    9b50:	2208      	movs	r2, #8
    9b52:	4bba      	ldr	r3, [pc, #744]	; (9e3c <frameParse+0x380>)
    9b54:	a814      	add	r0, sp, #80	; 0x50
    9b56:	4798      	blx	r3
    9b58:	465b      	mov	r3, fp
    9b5a:	7b37      	ldrb	r7, [r6, #12]
    9b5c:	4648      	mov	r0, r9
    9b5e:	1aff      	subs	r7, r7, r3
    9b60:	b2fb      	uxtb	r3, r7
    9b62:	001f      	movs	r7, r3
    9b64:	4bb6      	ldr	r3, [pc, #728]	; (9e40 <frameParse+0x384>)
    9b66:	4798      	blx	r3
    9b68:	9001      	str	r0, [sp, #4]
    9b6a:	68b3      	ldr	r3, [r6, #8]
    9b6c:	9706      	str	r7, [sp, #24]
    9b6e:	9300      	str	r3, [sp, #0]
    9b70:	465a      	mov	r2, fp
    9b72:	003b      	movs	r3, r7
    9b74:	a914      	add	r1, sp, #80	; 0x50
    9b76:	0020      	movs	r0, r4
    9b78:	4fb2      	ldr	r7, [pc, #712]	; (9e44 <frameParse+0x388>)
    9b7a:	47b8      	blx	r7
    9b7c:	28ff      	cmp	r0, #255	; 0xff
    9b7e:	d042      	beq.n	9c06 <frameParse+0x14a>
    9b80:	002b      	movs	r3, r5
    9b82:	9f06      	ldr	r7, [sp, #24]
    9b84:	4453      	add	r3, sl
    9b86:	1a3f      	subs	r7, r7, r0
    9b88:	9307      	str	r3, [sp, #28]
    9b8a:	b2fb      	uxtb	r3, r7
    9b8c:	9306      	str	r3, [sp, #24]
    9b8e:	88a0      	ldrh	r0, [r4, #4]
    9b90:	4bad      	ldr	r3, [pc, #692]	; (9e48 <frameParse+0x38c>)
    9b92:	4298      	cmp	r0, r3
    9b94:	d941      	bls.n	9c1a <frameParse+0x15e>
    9b96:	2228      	movs	r2, #40	; 0x28
    9b98:	4bac      	ldr	r3, [pc, #688]	; (9e4c <frameParse+0x390>)
    9b9a:	88e5      	ldrh	r5, [r4, #6]
    9b9c:	469a      	mov	sl, r3
    9b9e:	681b      	ldr	r3, [r3, #0]
    9ba0:	7a27      	ldrb	r7, [r4, #8]
    9ba2:	5c9a      	ldrb	r2, [r3, r2]
    9ba4:	2a00      	cmp	r2, #0
    9ba6:	d100      	bne.n	9baa <frameParse+0xee>
    9ba8:	e07c      	b.n	9ca4 <frameParse+0x1e8>
    9baa:	3a01      	subs	r2, #1
    9bac:	b2d1      	uxtb	r1, r2
    9bae:	699b      	ldr	r3, [r3, #24]
    9bb0:	3101      	adds	r1, #1
    9bb2:	0089      	lsls	r1, r1, #2
    9bb4:	1859      	adds	r1, r3, r1
    9bb6:	e003      	b.n	9bc0 <frameParse+0x104>
    9bb8:	3304      	adds	r3, #4
    9bba:	4299      	cmp	r1, r3
    9bbc:	d100      	bne.n	9bc0 <frameParse+0x104>
    9bbe:	e071      	b.n	9ca4 <frameParse+0x1e8>
    9bc0:	881a      	ldrh	r2, [r3, #0]
    9bc2:	42aa      	cmp	r2, r5
    9bc4:	d1f8      	bne.n	9bb8 <frameParse+0xfc>
    9bc6:	789a      	ldrb	r2, [r3, #2]
    9bc8:	42ba      	cmp	r2, r7
    9bca:	d1f5      	bne.n	9bb8 <frameParse+0xfc>
    9bcc:	e01b      	b.n	9c06 <frameParse+0x14a>
    9bce:	2208      	movs	r2, #8
    9bd0:	4691      	mov	r9, r2
    9bd2:	6872      	ldr	r2, [r6, #4]
    9bd4:	7929      	ldrb	r1, [r5, #4]
    9bd6:	4690      	mov	r8, r2
    9bd8:	78ea      	ldrb	r2, [r5, #3]
    9bda:	0209      	lsls	r1, r1, #8
    9bdc:	430a      	orrs	r2, r1
    9bde:	79a9      	ldrb	r1, [r5, #6]
    9be0:	8062      	strh	r2, [r4, #2]
    9be2:	796a      	ldrb	r2, [r5, #5]
    9be4:	0209      	lsls	r1, r1, #8
    9be6:	430a      	orrs	r2, r1
    9be8:	7a29      	ldrb	r1, [r5, #8]
    9bea:	80a2      	strh	r2, [r4, #4]
    9bec:	79ea      	ldrb	r2, [r5, #7]
    9bee:	0209      	lsls	r1, r1, #8
    9bf0:	430a      	orrs	r2, r1
    9bf2:	80e2      	strh	r2, [r4, #6]
    9bf4:	2216      	movs	r2, #22
    9bf6:	270e      	movs	r7, #14
    9bf8:	9205      	str	r2, [sp, #20]
    9bfa:	4692      	mov	sl, r2
    9bfc:	4693      	mov	fp, r2
    9bfe:	210a      	movs	r1, #10
    9c00:	3a0d      	subs	r2, #13
    9c02:	075b      	lsls	r3, r3, #29
    9c04:	d49c      	bmi.n	9b40 <frameParse+0x84>
    9c06:	b01f      	add	sp, #124	; 0x7c
    9c08:	bc3c      	pop	{r2, r3, r4, r5}
    9c0a:	4690      	mov	r8, r2
    9c0c:	4699      	mov	r9, r3
    9c0e:	46a2      	mov	sl, r4
    9c10:	46ab      	mov	fp, r5
    9c12:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9c14:	2202      	movs	r2, #2
    9c16:	4691      	mov	r9, r2
    9c18:	e7db      	b.n	9bd2 <frameParse+0x116>
    9c1a:	4b87      	ldr	r3, [pc, #540]	; (9e38 <frameParse+0x37c>)
    9c1c:	881a      	ldrh	r2, [r3, #0]
    9c1e:	4290      	cmp	r0, r2
    9c20:	d100      	bne.n	9c24 <frameParse+0x168>
    9c22:	e12d      	b.n	9e80 <frameParse+0x3c4>
    9c24:	21ff      	movs	r1, #255	; 0xff
    9c26:	0005      	movs	r5, r0
    9c28:	881a      	ldrh	r2, [r3, #0]
    9c2a:	438d      	bics	r5, r1
    9c2c:	4295      	cmp	r5, r2
    9c2e:	d100      	bne.n	9c32 <frameParse+0x176>
    9c30:	e129      	b.n	9e86 <frameParse+0x3ca>
    9c32:	881b      	ldrh	r3, [r3, #0]
    9c34:	4298      	cmp	r0, r3
    9c36:	d0e6      	beq.n	9c06 <frameParse+0x14a>
    9c38:	7823      	ldrb	r3, [r4, #0]
    9c3a:	2b00      	cmp	r3, #0
    9c3c:	d0e3      	beq.n	9c06 <frameParse+0x14a>
    9c3e:	4a84      	ldr	r2, [pc, #528]	; (9e50 <frameParse+0x394>)
    9c40:	7812      	ldrb	r2, [r2, #0]
    9c42:	2a06      	cmp	r2, #6
    9c44:	d1df      	bne.n	9c06 <frameParse+0x14a>
    9c46:	3b01      	subs	r3, #1
    9c48:	7023      	strb	r3, [r4, #0]
    9c4a:	4b82      	ldr	r3, [pc, #520]	; (9e54 <frameParse+0x398>)
    9c4c:	4798      	blx	r3
    9c4e:	ab0a      	add	r3, sp, #40	; 0x28
    9c50:	8618      	strh	r0, [r3, #48]	; 0x30
    9c52:	4b81      	ldr	r3, [pc, #516]	; (9e58 <frameParse+0x39c>)
    9c54:	4298      	cmp	r0, r3
    9c56:	d100      	bne.n	9c5a <frameParse+0x19e>
    9c58:	e32e      	b.n	a2b8 <frameParse+0x7fc>
    9c5a:	2078      	movs	r0, #120	; 0x78
    9c5c:	4b7f      	ldr	r3, [pc, #508]	; (9e5c <frameParse+0x3a0>)
    9c5e:	4798      	blx	r3
    9c60:	1e05      	subs	r5, r0, #0
    9c62:	d0d0      	beq.n	9c06 <frameParse+0x14a>
    9c64:	0001      	movs	r1, r0
    9c66:	4b7e      	ldr	r3, [pc, #504]	; (9e60 <frameParse+0x3a4>)
    9c68:	0020      	movs	r0, r4
    9c6a:	4798      	blx	r3
    9c6c:	7a23      	ldrb	r3, [r4, #8]
    9c6e:	9f06      	ldr	r7, [sp, #24]
    9c70:	0006      	movs	r6, r0
    9c72:	70ab      	strb	r3, [r5, #2]
    9c74:	003a      	movs	r2, r7
    9c76:	9907      	ldr	r1, [sp, #28]
    9c78:	4b70      	ldr	r3, [pc, #448]	; (9e3c <frameParse+0x380>)
    9c7a:	1828      	adds	r0, r5, r0
    9c7c:	4798      	blx	r3
    9c7e:	2300      	movs	r3, #0
    9c80:	9303      	str	r3, [sp, #12]
    9c82:	9302      	str	r3, [sp, #8]
    9c84:	ab16      	add	r3, sp, #88	; 0x58
    9c86:	9301      	str	r3, [sp, #4]
    9c88:	2302      	movs	r3, #2
    9c8a:	0020      	movs	r0, r4
    9c8c:	9300      	str	r3, [sp, #0]
    9c8e:	003a      	movs	r2, r7
    9c90:	002b      	movs	r3, r5
    9c92:	0031      	movs	r1, r6
    9c94:	4c73      	ldr	r4, [pc, #460]	; (9e64 <frameParse+0x3a8>)
    9c96:	47a0      	blx	r4
    9c98:	2800      	cmp	r0, #0
    9c9a:	d1b4      	bne.n	9c06 <frameParse+0x14a>
    9c9c:	0028      	movs	r0, r5
    9c9e:	4b72      	ldr	r3, [pc, #456]	; (9e68 <frameParse+0x3ac>)
    9ca0:	4798      	blx	r3
    9ca2:	e7b0      	b.n	9c06 <frameParse+0x14a>
    9ca4:	4b6c      	ldr	r3, [pc, #432]	; (9e58 <frameParse+0x39c>)
    9ca6:	4298      	cmp	r0, r3
    9ca8:	d100      	bne.n	9cac <frameParse+0x1f0>
    9caa:	e0b6      	b.n	9e1a <frameParse+0x35e>
    9cac:	2701      	movs	r7, #1
    9cae:	7863      	ldrb	r3, [r4, #1]
    9cb0:	2510      	movs	r5, #16
    9cb2:	421d      	tst	r5, r3
    9cb4:	d006      	beq.n	9cc4 <frameParse+0x208>
    9cb6:	4a60      	ldr	r2, [pc, #384]	; (9e38 <frameParse+0x37c>)
    9cb8:	88a1      	ldrh	r1, [r4, #4]
    9cba:	4692      	mov	sl, r2
    9cbc:	8812      	ldrh	r2, [r2, #0]
    9cbe:	4291      	cmp	r1, r2
    9cc0:	d100      	bne.n	9cc4 <frameParse+0x208>
    9cc2:	e1c7      	b.n	a054 <frameParse+0x598>
    9cc4:	2503      	movs	r5, #3
    9cc6:	402b      	ands	r3, r5
    9cc8:	2b01      	cmp	r3, #1
    9cca:	d100      	bne.n	9cce <frameParse+0x212>
    9ccc:	e160      	b.n	9f90 <frameParse+0x4d4>
    9cce:	2b00      	cmp	r3, #0
    9cd0:	d105      	bne.n	9cde <frameParse+0x222>
    9cd2:	4b5f      	ldr	r3, [pc, #380]	; (9e50 <frameParse+0x394>)
    9cd4:	781b      	ldrb	r3, [r3, #0]
    9cd6:	3b06      	subs	r3, #6
    9cd8:	2b01      	cmp	r3, #1
    9cda:	d800      	bhi.n	9cde <frameParse+0x222>
    9cdc:	e16d      	b.n	9fba <frameParse+0x4fe>
    9cde:	2f00      	cmp	r7, #0
    9ce0:	d100      	bne.n	9ce4 <frameParse+0x228>
    9ce2:	e790      	b.n	9c06 <frameParse+0x14a>
    9ce4:	7823      	ldrb	r3, [r4, #0]
    9ce6:	2b00      	cmp	r3, #0
    9ce8:	d100      	bne.n	9cec <frameParse+0x230>
    9cea:	e78c      	b.n	9c06 <frameParse+0x14a>
    9cec:	4b58      	ldr	r3, [pc, #352]	; (9e50 <frameParse+0x394>)
    9cee:	781b      	ldrb	r3, [r3, #0]
    9cf0:	2b06      	cmp	r3, #6
    9cf2:	d000      	beq.n	9cf6 <frameParse+0x23a>
    9cf4:	e787      	b.n	9c06 <frameParse+0x14a>
    9cf6:	ab16      	add	r3, sp, #88	; 0x58
    9cf8:	001a      	movs	r2, r3
    9cfa:	9308      	str	r3, [sp, #32]
    9cfc:	2301      	movs	r3, #1
    9cfe:	425b      	negs	r3, r3
    9d00:	8013      	strh	r3, [r2, #0]
    9d02:	2078      	movs	r0, #120	; 0x78
    9d04:	4b55      	ldr	r3, [pc, #340]	; (9e5c <frameParse+0x3a0>)
    9d06:	4798      	blx	r3
    9d08:	4680      	mov	r8, r0
    9d0a:	2800      	cmp	r0, #0
    9d0c:	d100      	bne.n	9d10 <frameParse+0x254>
    9d0e:	e77a      	b.n	9c06 <frameParse+0x14a>
    9d10:	7823      	ldrb	r3, [r4, #0]
    9d12:	4a56      	ldr	r2, [pc, #344]	; (9e6c <frameParse+0x3b0>)
    9d14:	3b01      	subs	r3, #1
    9d16:	b2db      	uxtb	r3, r3
    9d18:	7023      	strb	r3, [r4, #0]
    9d1a:	7003      	strb	r3, [r0, #0]
    9d1c:	7863      	ldrb	r3, [r4, #1]
    9d1e:	7043      	strb	r3, [r0, #1]
    9d20:	7813      	ldrb	r3, [r2, #0]
    9d22:	3301      	adds	r3, #1
    9d24:	b2db      	uxtb	r3, r3
    9d26:	7083      	strb	r3, [r0, #2]
    9d28:	7013      	strb	r3, [r2, #0]
    9d2a:	7863      	ldrb	r3, [r4, #1]
    9d2c:	069a      	lsls	r2, r3, #26
    9d2e:	d500      	bpl.n	9d32 <frameParse+0x276>
    9d30:	e172      	b.n	a018 <frameParse+0x55c>
    9d32:	8862      	ldrh	r2, [r4, #2]
    9d34:	2716      	movs	r7, #22
    9d36:	70c2      	strb	r2, [r0, #3]
    9d38:	8862      	ldrh	r2, [r4, #2]
    9d3a:	250e      	movs	r5, #14
    9d3c:	0a12      	lsrs	r2, r2, #8
    9d3e:	7102      	strb	r2, [r0, #4]
    9d40:	88a2      	ldrh	r2, [r4, #4]
    9d42:	7142      	strb	r2, [r0, #5]
    9d44:	88a2      	ldrh	r2, [r4, #4]
    9d46:	0a12      	lsrs	r2, r2, #8
    9d48:	7182      	strb	r2, [r0, #6]
    9d4a:	88e2      	ldrh	r2, [r4, #6]
    9d4c:	71c2      	strb	r2, [r0, #7]
    9d4e:	88e2      	ldrh	r2, [r4, #6]
    9d50:	0a12      	lsrs	r2, r2, #8
    9d52:	7202      	strb	r2, [r0, #8]
    9d54:	2216      	movs	r2, #22
    9d56:	4692      	mov	sl, r2
    9d58:	3a0d      	subs	r2, #13
    9d5a:	200a      	movs	r0, #10
    9d5c:	4691      	mov	r9, r2
    9d5e:	9206      	str	r2, [sp, #24]
    9d60:	075b      	lsls	r3, r3, #29
    9d62:	d518      	bpl.n	9d96 <frameParse+0x2da>
    9d64:	4b42      	ldr	r3, [pc, #264]	; (9e70 <frameParse+0x3b4>)
    9d66:	4649      	mov	r1, r9
    9d68:	681a      	ldr	r2, [r3, #0]
    9d6a:	2320      	movs	r3, #32
    9d6c:	5cd3      	ldrb	r3, [r2, r3]
    9d6e:	4a41      	ldr	r2, [pc, #260]	; (9e74 <frameParse+0x3b8>)
    9d70:	7423      	strb	r3, [r4, #16]
    9d72:	6812      	ldr	r2, [r2, #0]
    9d74:	4440      	add	r0, r8
    9d76:	6162      	str	r2, [r4, #20]
    9d78:	4642      	mov	r2, r8
    9d7a:	5453      	strb	r3, [r2, r1]
    9d7c:	2204      	movs	r2, #4
    9d7e:	a913      	add	r1, sp, #76	; 0x4c
    9d80:	4b2e      	ldr	r3, [pc, #184]	; (9e3c <frameParse+0x380>)
    9d82:	4798      	blx	r3
    9d84:	0028      	movs	r0, r5
    9d86:	4b2d      	ldr	r3, [pc, #180]	; (9e3c <frameParse+0x380>)
    9d88:	4440      	add	r0, r8
    9d8a:	2208      	movs	r2, #8
    9d8c:	493a      	ldr	r1, [pc, #232]	; (9e78 <frameParse+0x3bc>)
    9d8e:	4798      	blx	r3
    9d90:	4653      	mov	r3, sl
    9d92:	46b9      	mov	r9, r7
    9d94:	9306      	str	r3, [sp, #24]
    9d96:	4642      	mov	r2, r8
    9d98:	7a23      	ldrb	r3, [r4, #8]
    9d9a:	7093      	strb	r3, [r2, #2]
    9d9c:	2228      	movs	r2, #40	; 0x28
    9d9e:	4b2b      	ldr	r3, [pc, #172]	; (9e4c <frameParse+0x390>)
    9da0:	469a      	mov	sl, r3
    9da2:	681b      	ldr	r3, [r3, #0]
    9da4:	5c9a      	ldrb	r2, [r3, r2]
    9da6:	2a00      	cmp	r2, #0
    9da8:	d018      	beq.n	9ddc <frameParse+0x320>
    9daa:	6998      	ldr	r0, [r3, #24]
    9dac:	4d2a      	ldr	r5, [pc, #168]	; (9e58 <frameParse+0x39c>)
    9dae:	8803      	ldrh	r3, [r0, #0]
    9db0:	42ab      	cmp	r3, r5
    9db2:	d100      	bne.n	9db6 <frameParse+0x2fa>
    9db4:	e2a8      	b.n	a308 <frameParse+0x84c>
    9db6:	3a01      	subs	r2, #1
    9db8:	b2d2      	uxtb	r2, r2
    9dba:	3201      	adds	r2, #1
    9dbc:	0092      	lsls	r2, r2, #2
    9dbe:	1d03      	adds	r3, r0, #4
    9dc0:	1882      	adds	r2, r0, r2
    9dc2:	46b4      	mov	ip, r6
    9dc4:	e007      	b.n	9dd6 <frameParse+0x31a>
    9dc6:	1a1e      	subs	r6, r3, r0
    9dc8:	001f      	movs	r7, r3
    9dca:	3304      	adds	r3, #4
    9dcc:	1f19      	subs	r1, r3, #4
    9dce:	8809      	ldrh	r1, [r1, #0]
    9dd0:	42a9      	cmp	r1, r5
    9dd2:	d100      	bne.n	9dd6 <frameParse+0x31a>
    9dd4:	e129      	b.n	a02a <frameParse+0x56e>
    9dd6:	429a      	cmp	r2, r3
    9dd8:	d1f5      	bne.n	9dc6 <frameParse+0x30a>
    9dda:	4666      	mov	r6, ip
    9ddc:	4648      	mov	r0, r9
    9dde:	9b05      	ldr	r3, [sp, #20]
    9de0:	7b32      	ldrb	r2, [r6, #12]
    9de2:	9907      	ldr	r1, [sp, #28]
    9de4:	1ad2      	subs	r2, r2, r3
    9de6:	4440      	add	r0, r8
    9de8:	4b14      	ldr	r3, [pc, #80]	; (9e3c <frameParse+0x380>)
    9dea:	4798      	blx	r3
    9dec:	465b      	mov	r3, fp
    9dee:	7b32      	ldrb	r2, [r6, #12]
    9df0:	0020      	movs	r0, r4
    9df2:	1ad2      	subs	r2, r2, r3
    9df4:	2300      	movs	r3, #0
    9df6:	9303      	str	r3, [sp, #12]
    9df8:	9302      	str	r3, [sp, #8]
    9dfa:	9b08      	ldr	r3, [sp, #32]
    9dfc:	b2d2      	uxtb	r2, r2
    9dfe:	9301      	str	r3, [sp, #4]
    9e00:	2302      	movs	r3, #2
    9e02:	9906      	ldr	r1, [sp, #24]
    9e04:	9300      	str	r3, [sp, #0]
    9e06:	4c17      	ldr	r4, [pc, #92]	; (9e64 <frameParse+0x3a8>)
    9e08:	4643      	mov	r3, r8
    9e0a:	47a0      	blx	r4
    9e0c:	2800      	cmp	r0, #0
    9e0e:	d000      	beq.n	9e12 <frameParse+0x356>
    9e10:	e6f9      	b.n	9c06 <frameParse+0x14a>
    9e12:	4640      	mov	r0, r8
    9e14:	4b14      	ldr	r3, [pc, #80]	; (9e68 <frameParse+0x3ac>)
    9e16:	4798      	blx	r3
    9e18:	e6f5      	b.n	9c06 <frameParse+0x14a>
    9e1a:	2503      	movs	r5, #3
    9e1c:	7863      	ldrb	r3, [r4, #1]
    9e1e:	2701      	movs	r7, #1
    9e20:	401d      	ands	r5, r3
    9e22:	d000      	beq.n	9e26 <frameParse+0x36a>
    9e24:	e744      	b.n	9cb0 <frameParse+0x1f4>
    9e26:	4b15      	ldr	r3, [pc, #84]	; (9e7c <frameParse+0x3c0>)
    9e28:	4798      	blx	r3
    9e2a:	1e07      	subs	r7, r0, #0
    9e2c:	d000      	beq.n	9e30 <frameParse+0x374>
    9e2e:	e214      	b.n	a25a <frameParse+0x79e>
    9e30:	7863      	ldrb	r3, [r4, #1]
    9e32:	3701      	adds	r7, #1
    9e34:	e73c      	b.n	9cb0 <frameParse+0x1f4>
    9e36:	46c0      	nop			; (mov r8, r8)
    9e38:	20003750 	.word	0x20003750
    9e3c:	0000bf03 	.word	0x0000bf03
    9e40:	0000b979 	.word	0x0000b979
    9e44:	0000baa5 	.word	0x0000baa5
    9e48:	0000fffc 	.word	0x0000fffc
    9e4c:	20003708 	.word	0x20003708
    9e50:	200009b0 	.word	0x200009b0
    9e54:	0000b6c5 	.word	0x0000b6c5
    9e58:	0000ffff 	.word	0x0000ffff
    9e5c:	00005d65 	.word	0x00005d65
    9e60:	00009295 	.word	0x00009295
    9e64:	0000932d 	.word	0x0000932d
    9e68:	00005db5 	.word	0x00005db5
    9e6c:	20003724 	.word	0x20003724
    9e70:	2000370c 	.word	0x2000370c
    9e74:	20003798 	.word	0x20003798
    9e78:	200000b0 	.word	0x200000b0
    9e7c:	0000b139 	.word	0x0000b139
    9e80:	7863      	ldrb	r3, [r4, #1]
    9e82:	2700      	movs	r7, #0
    9e84:	e714      	b.n	9cb0 <frameParse+0x1f4>
    9e86:	4ada      	ldr	r2, [pc, #872]	; (a1f0 <frameParse+0x734>)
    9e88:	7812      	ldrb	r2, [r2, #0]
    9e8a:	2a06      	cmp	r2, #6
    9e8c:	d000      	beq.n	9e90 <frameParse+0x3d4>
    9e8e:	e6d0      	b.n	9c32 <frameParse+0x176>
    9e90:	2580      	movs	r5, #128	; 0x80
    9e92:	4005      	ands	r5, r0
    9e94:	d100      	bne.n	9e98 <frameParse+0x3dc>
    9e96:	e18a      	b.n	a1ae <frameParse+0x6f2>
    9e98:	2078      	movs	r0, #120	; 0x78
    9e9a:	4bd6      	ldr	r3, [pc, #856]	; (a1f4 <frameParse+0x738>)
    9e9c:	4798      	blx	r3
    9e9e:	1e05      	subs	r5, r0, #0
    9ea0:	d100      	bne.n	9ea4 <frameParse+0x3e8>
    9ea2:	e6b0      	b.n	9c06 <frameParse+0x14a>
    9ea4:	2203      	movs	r2, #3
    9ea6:	7821      	ldrb	r1, [r4, #0]
    9ea8:	ab16      	add	r3, sp, #88	; 0x58
    9eaa:	88e0      	ldrh	r0, [r4, #6]
    9eac:	88a7      	ldrh	r7, [r4, #4]
    9eae:	7019      	strb	r1, [r3, #0]
    9eb0:	9308      	str	r3, [sp, #32]
    9eb2:	785b      	ldrb	r3, [r3, #1]
    9eb4:	4393      	bics	r3, r2
    9eb6:	2201      	movs	r2, #1
    9eb8:	4313      	orrs	r3, r2
    9eba:	2208      	movs	r2, #8
    9ebc:	b2db      	uxtb	r3, r3
    9ebe:	4393      	bics	r3, r2
    9ec0:	2204      	movs	r2, #4
    9ec2:	4313      	orrs	r3, r2
    9ec4:	2220      	movs	r2, #32
    9ec6:	4690      	mov	r8, r2
    9ec8:	b2db      	uxtb	r3, r3
    9eca:	4393      	bics	r3, r2
    9ecc:	324f      	adds	r2, #79	; 0x4f
    9ece:	4013      	ands	r3, r2
    9ed0:	9a08      	ldr	r2, [sp, #32]
    9ed2:	7053      	strb	r3, [r2, #1]
    9ed4:	4bc8      	ldr	r3, [pc, #800]	; (a1f8 <frameParse+0x73c>)
    9ed6:	8097      	strh	r7, [r2, #4]
    9ed8:	881b      	ldrh	r3, [r3, #0]
    9eda:	80d0      	strh	r0, [r2, #6]
    9edc:	8053      	strh	r3, [r2, #2]
    9ede:	7029      	strb	r1, [r5, #0]
    9ee0:	7853      	ldrb	r3, [r2, #1]
    9ee2:	49c6      	ldr	r1, [pc, #792]	; (a1fc <frameParse+0x740>)
    9ee4:	706b      	strb	r3, [r5, #1]
    9ee6:	780b      	ldrb	r3, [r1, #0]
    9ee8:	3301      	adds	r3, #1
    9eea:	b2db      	uxtb	r3, r3
    9eec:	700b      	strb	r3, [r1, #0]
    9eee:	70ab      	strb	r3, [r5, #2]
    9ef0:	4643      	mov	r3, r8
    9ef2:	7851      	ldrb	r1, [r2, #1]
    9ef4:	420b      	tst	r3, r1
    9ef6:	d000      	beq.n	9efa <frameParse+0x43e>
    9ef8:	e1db      	b.n	a2b2 <frameParse+0x7f6>
    9efa:	2009      	movs	r0, #9
    9efc:	2709      	movs	r7, #9
    9efe:	8853      	ldrh	r3, [r2, #2]
    9f00:	70eb      	strb	r3, [r5, #3]
    9f02:	8853      	ldrh	r3, [r2, #2]
    9f04:	0a1b      	lsrs	r3, r3, #8
    9f06:	712b      	strb	r3, [r5, #4]
    9f08:	8893      	ldrh	r3, [r2, #4]
    9f0a:	716b      	strb	r3, [r5, #5]
    9f0c:	8893      	ldrh	r3, [r2, #4]
    9f0e:	0a1b      	lsrs	r3, r3, #8
    9f10:	71ab      	strb	r3, [r5, #6]
    9f12:	88d3      	ldrh	r3, [r2, #6]
    9f14:	71eb      	strb	r3, [r5, #7]
    9f16:	88d3      	ldrh	r3, [r2, #6]
    9f18:	0a1b      	lsrs	r3, r3, #8
    9f1a:	722b      	strb	r3, [r5, #8]
    9f1c:	074b      	lsls	r3, r1, #29
    9f1e:	d51d      	bpl.n	9f5c <frameParse+0x4a0>
    9f20:	4bb7      	ldr	r3, [pc, #732]	; (a200 <frameParse+0x744>)
    9f22:	9908      	ldr	r1, [sp, #32]
    9f24:	681a      	ldr	r2, [r3, #0]
    9f26:	2320      	movs	r3, #32
    9f28:	5cd3      	ldrb	r3, [r2, r3]
    9f2a:	4ab6      	ldr	r2, [pc, #728]	; (a204 <frameParse+0x748>)
    9f2c:	740b      	strb	r3, [r1, #16]
    9f2e:	6812      	ldr	r2, [r2, #0]
    9f30:	9206      	str	r2, [sp, #24]
    9f32:	000a      	movs	r2, r1
    9f34:	9906      	ldr	r1, [sp, #24]
    9f36:	6151      	str	r1, [r2, #20]
    9f38:	542b      	strb	r3, [r5, r0]
    9f3a:	1c78      	adds	r0, r7, #1
    9f3c:	b2c0      	uxtb	r0, r0
    9f3e:	2204      	movs	r2, #4
    9f40:	a91b      	add	r1, sp, #108	; 0x6c
    9f42:	4bb1      	ldr	r3, [pc, #708]	; (a208 <frameParse+0x74c>)
    9f44:	1828      	adds	r0, r5, r0
    9f46:	4798      	blx	r3
    9f48:	1d78      	adds	r0, r7, #5
    9f4a:	b2c0      	uxtb	r0, r0
    9f4c:	370d      	adds	r7, #13
    9f4e:	1828      	adds	r0, r5, r0
    9f50:	2208      	movs	r2, #8
    9f52:	49ae      	ldr	r1, [pc, #696]	; (a20c <frameParse+0x750>)
    9f54:	4bac      	ldr	r3, [pc, #688]	; (a208 <frameParse+0x74c>)
    9f56:	b2ff      	uxtb	r7, r7
    9f58:	4798      	blx	r3
    9f5a:	0038      	movs	r0, r7
    9f5c:	7a23      	ldrb	r3, [r4, #8]
    9f5e:	9907      	ldr	r1, [sp, #28]
    9f60:	70ab      	strb	r3, [r5, #2]
    9f62:	7b32      	ldrb	r2, [r6, #12]
    9f64:	9b05      	ldr	r3, [sp, #20]
    9f66:	1828      	adds	r0, r5, r0
    9f68:	1ad2      	subs	r2, r2, r3
    9f6a:	4ba7      	ldr	r3, [pc, #668]	; (a208 <frameParse+0x74c>)
    9f6c:	4798      	blx	r3
    9f6e:	465b      	mov	r3, fp
    9f70:	7b32      	ldrb	r2, [r6, #12]
    9f72:	0039      	movs	r1, r7
    9f74:	1ad2      	subs	r2, r2, r3
    9f76:	2300      	movs	r3, #0
    9f78:	9303      	str	r3, [sp, #12]
    9f7a:	9302      	str	r3, [sp, #8]
    9f7c:	ab0f      	add	r3, sp, #60	; 0x3c
    9f7e:	9301      	str	r3, [sp, #4]
    9f80:	2302      	movs	r3, #2
    9f82:	b2d2      	uxtb	r2, r2
    9f84:	9300      	str	r3, [sp, #0]
    9f86:	9808      	ldr	r0, [sp, #32]
    9f88:	002b      	movs	r3, r5
    9f8a:	4ca1      	ldr	r4, [pc, #644]	; (a210 <frameParse+0x754>)
    9f8c:	47a0      	blx	r4
    9f8e:	e63a      	b.n	9c06 <frameParse+0x14a>
    9f90:	220f      	movs	r2, #15
    9f92:	9b07      	ldr	r3, [sp, #28]
    9f94:	781b      	ldrb	r3, [r3, #0]
    9f96:	4393      	bics	r3, r2
    9f98:	2b10      	cmp	r3, #16
    9f9a:	d100      	bne.n	9f9e <frameParse+0x4e2>
    9f9c:	e0ed      	b.n	a17a <frameParse+0x6be>
    9f9e:	d92f      	bls.n	a000 <frameParse+0x544>
    9fa0:	2b20      	cmp	r3, #32
    9fa2:	d100      	bne.n	9fa6 <frameParse+0x4ea>
    9fa4:	e0e2      	b.n	a16c <frameParse+0x6b0>
    9fa6:	2b30      	cmp	r3, #48	; 0x30
    9fa8:	d000      	beq.n	9fac <frameParse+0x4f0>
    9faa:	e698      	b.n	9cde <frameParse+0x222>
    9fac:	4b99      	ldr	r3, [pc, #612]	; (a214 <frameParse+0x758>)
    9fae:	9907      	ldr	r1, [sp, #28]
    9fb0:	0020      	movs	r0, r4
    9fb2:	4798      	blx	r3
    9fb4:	7863      	ldrb	r3, [r4, #1]
    9fb6:	402b      	ands	r3, r5
    9fb8:	e689      	b.n	9cce <frameParse+0x212>
    9fba:	88a2      	ldrh	r2, [r4, #4]
    9fbc:	4b96      	ldr	r3, [pc, #600]	; (a218 <frameParse+0x75c>)
    9fbe:	429a      	cmp	r2, r3
    9fc0:	d90e      	bls.n	9fe0 <frameParse+0x524>
    9fc2:	20ff      	movs	r0, #255	; 0xff
    9fc4:	4b95      	ldr	r3, [pc, #596]	; (a21c <frameParse+0x760>)
    9fc6:	8819      	ldrh	r1, [r3, #0]
    9fc8:	4208      	tst	r0, r1
    9fca:	d100      	bne.n	9fce <frameParse+0x512>
    9fcc:	e0e6      	b.n	a19c <frameParse+0x6e0>
    9fce:	8819      	ldrh	r1, [r3, #0]
    9fd0:	0609      	lsls	r1, r1, #24
    9fd2:	d500      	bpl.n	9fd6 <frameParse+0x51a>
    9fd4:	e0e2      	b.n	a19c <frameParse+0x6e0>
    9fd6:	4992      	ldr	r1, [pc, #584]	; (a220 <frameParse+0x764>)
    9fd8:	428a      	cmp	r2, r1
    9fda:	d000      	beq.n	9fde <frameParse+0x522>
    9fdc:	e67f      	b.n	9cde <frameParse+0x222>
    9fde:	881b      	ldrh	r3, [r3, #0]
    9fe0:	88e3      	ldrh	r3, [r4, #6]
    9fe2:	a816      	add	r0, sp, #88	; 0x58
    9fe4:	8003      	strh	r3, [r0, #0]
    9fe6:	466b      	mov	r3, sp
    9fe8:	7e1b      	ldrb	r3, [r3, #24]
    9fea:	7203      	strb	r3, [r0, #8]
    9fec:	9b07      	ldr	r3, [sp, #28]
    9fee:	6043      	str	r3, [r0, #4]
    9ff0:	7bb3      	ldrb	r3, [r6, #14]
    9ff2:	7283      	strb	r3, [r0, #10]
    9ff4:	7b73      	ldrb	r3, [r6, #13]
    9ff6:	7243      	strb	r3, [r0, #9]
    9ff8:	4b8a      	ldr	r3, [pc, #552]	; (a224 <frameParse+0x768>)
    9ffa:	681b      	ldr	r3, [r3, #0]
    9ffc:	4798      	blx	r3
    9ffe:	e66e      	b.n	9cde <frameParse+0x222>
    a000:	2b00      	cmp	r3, #0
    a002:	d000      	beq.n	a006 <frameParse+0x54a>
    a004:	e66b      	b.n	9cde <frameParse+0x222>
    a006:	7bb3      	ldrb	r3, [r6, #14]
    a008:	0020      	movs	r0, r4
    a00a:	9300      	str	r3, [sp, #0]
    a00c:	4642      	mov	r2, r8
    a00e:	9b07      	ldr	r3, [sp, #28]
    a010:	4649      	mov	r1, r9
    a012:	4c85      	ldr	r4, [pc, #532]	; (a228 <frameParse+0x76c>)
    a014:	47a0      	blx	r4
    a016:	e5f6      	b.n	9c06 <frameParse+0x14a>
    a018:	2210      	movs	r2, #16
    a01a:	4692      	mov	sl, r2
    a01c:	3a0d      	subs	r2, #13
    a01e:	2710      	movs	r7, #16
    a020:	2508      	movs	r5, #8
    a022:	2004      	movs	r0, #4
    a024:	4691      	mov	r9, r2
    a026:	9206      	str	r2, [sp, #24]
    a028:	e69a      	b.n	9d60 <frameParse+0x2a4>
    a02a:	4663      	mov	r3, ip
    a02c:	46bc      	mov	ip, r7
    a02e:	0037      	movs	r7, r6
    a030:	001e      	movs	r6, r3
    a032:	4661      	mov	r1, ip
    a034:	88e3      	ldrh	r3, [r4, #6]
    a036:	7a22      	ldrb	r2, [r4, #8]
    a038:	800b      	strh	r3, [r1, #0]
    a03a:	4653      	mov	r3, sl
    a03c:	681b      	ldr	r3, [r3, #0]
    a03e:	699b      	ldr	r3, [r3, #24]
    a040:	19db      	adds	r3, r3, r7
    a042:	709a      	strb	r2, [r3, #2]
    a044:	4653      	mov	r3, sl
    a046:	2229      	movs	r2, #41	; 0x29
    a048:	681b      	ldr	r3, [r3, #0]
    a04a:	5c9a      	ldrb	r2, [r3, r2]
    a04c:	699b      	ldr	r3, [r3, #24]
    a04e:	19df      	adds	r7, r3, r7
    a050:	70fa      	strb	r2, [r7, #3]
    a052:	e6c3      	b.n	9ddc <frameParse+0x320>
    a054:	88e3      	ldrh	r3, [r4, #6]
    a056:	2078      	movs	r0, #120	; 0x78
    a058:	930a      	str	r3, [sp, #40]	; 0x28
    a05a:	7a23      	ldrb	r3, [r4, #8]
    a05c:	930b      	str	r3, [sp, #44]	; 0x2c
    a05e:	4b65      	ldr	r3, [pc, #404]	; (a1f4 <frameParse+0x738>)
    a060:	4798      	blx	r3
    a062:	9009      	str	r0, [sp, #36]	; 0x24
    a064:	2800      	cmp	r0, #0
    a066:	d100      	bne.n	a06a <frameParse+0x5ae>
    a068:	e079      	b.n	a15e <frameParse+0x6a2>
    a06a:	4652      	mov	r2, sl
    a06c:	8811      	ldrh	r1, [r2, #0]
    a06e:	22ff      	movs	r2, #255	; 0xff
    a070:	2003      	movs	r0, #3
    a072:	ab16      	add	r3, sp, #88	; 0x58
    a074:	701a      	strb	r2, [r3, #0]
    a076:	9308      	str	r3, [sp, #32]
    a078:	785b      	ldrb	r3, [r3, #1]
    a07a:	4692      	mov	sl, r2
    a07c:	4383      	bics	r3, r0
    a07e:	2001      	movs	r0, #1
    a080:	4318      	orrs	r0, r3
    a082:	23f7      	movs	r3, #247	; 0xf7
    a084:	4003      	ands	r3, r0
    a086:	2004      	movs	r0, #4
    a088:	4303      	orrs	r3, r0
    a08a:	2020      	movs	r0, #32
    a08c:	227f      	movs	r2, #127	; 0x7f
    a08e:	b2db      	uxtb	r3, r3
    a090:	4383      	bics	r3, r0
    a092:	4013      	ands	r3, r2
    a094:	43ab      	bics	r3, r5
    a096:	9d08      	ldr	r5, [sp, #32]
    a098:	466a      	mov	r2, sp
    a09a:	706b      	strb	r3, [r5, #1]
    a09c:	4b56      	ldr	r3, [pc, #344]	; (a1f8 <frameParse+0x73c>)
    a09e:	80e9      	strh	r1, [r5, #6]
    a0a0:	881b      	ldrh	r3, [r3, #0]
    a0a2:	9909      	ldr	r1, [sp, #36]	; 0x24
    a0a4:	806b      	strh	r3, [r5, #2]
    a0a6:	4653      	mov	r3, sl
    a0a8:	8d12      	ldrh	r2, [r2, #40]	; 0x28
    a0aa:	80aa      	strh	r2, [r5, #4]
    a0ac:	700b      	strb	r3, [r1, #0]
    a0ae:	786b      	ldrb	r3, [r5, #1]
    a0b0:	4a52      	ldr	r2, [pc, #328]	; (a1fc <frameParse+0x740>)
    a0b2:	704b      	strb	r3, [r1, #1]
    a0b4:	7813      	ldrb	r3, [r2, #0]
    a0b6:	3301      	adds	r3, #1
    a0b8:	b2db      	uxtb	r3, r3
    a0ba:	708b      	strb	r3, [r1, #2]
    a0bc:	7013      	strb	r3, [r2, #0]
    a0be:	786a      	ldrb	r2, [r5, #1]
    a0c0:	4210      	tst	r0, r2
    a0c2:	d000      	beq.n	a0c6 <frameParse+0x60a>
    a0c4:	e0c0      	b.n	a248 <frameParse+0x78c>
    a0c6:	0008      	movs	r0, r1
    a0c8:	886b      	ldrh	r3, [r5, #2]
    a0ca:	70cb      	strb	r3, [r1, #3]
    a0cc:	886b      	ldrh	r3, [r5, #2]
    a0ce:	0a1b      	lsrs	r3, r3, #8
    a0d0:	710b      	strb	r3, [r1, #4]
    a0d2:	88ab      	ldrh	r3, [r5, #4]
    a0d4:	714b      	strb	r3, [r1, #5]
    a0d6:	88ab      	ldrh	r3, [r5, #4]
    a0d8:	2109      	movs	r1, #9
    a0da:	0a1b      	lsrs	r3, r3, #8
    a0dc:	7183      	strb	r3, [r0, #6]
    a0de:	88eb      	ldrh	r3, [r5, #6]
    a0e0:	71c3      	strb	r3, [r0, #7]
    a0e2:	88eb      	ldrh	r3, [r5, #6]
    a0e4:	0a1b      	lsrs	r3, r3, #8
    a0e6:	7203      	strb	r3, [r0, #8]
    a0e8:	2316      	movs	r3, #22
    a0ea:	200a      	movs	r0, #10
    a0ec:	469a      	mov	sl, r3
    a0ee:	930c      	str	r3, [sp, #48]	; 0x30
    a0f0:	3b08      	subs	r3, #8
    a0f2:	930a      	str	r3, [sp, #40]	; 0x28
    a0f4:	3b05      	subs	r3, #5
    a0f6:	0752      	lsls	r2, r2, #29
    a0f8:	d51b      	bpl.n	a132 <frameParse+0x676>
    a0fa:	4a41      	ldr	r2, [pc, #260]	; (a200 <frameParse+0x744>)
    a0fc:	9d08      	ldr	r5, [sp, #32]
    a0fe:	6811      	ldr	r1, [r2, #0]
    a100:	2220      	movs	r2, #32
    a102:	5c8a      	ldrb	r2, [r1, r2]
    a104:	493f      	ldr	r1, [pc, #252]	; (a204 <frameParse+0x748>)
    a106:	742a      	strb	r2, [r5, #16]
    a108:	6809      	ldr	r1, [r1, #0]
    a10a:	910d      	str	r1, [sp, #52]	; 0x34
    a10c:	0029      	movs	r1, r5
    a10e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    a110:	614d      	str	r5, [r1, #20]
    a112:	9d09      	ldr	r5, [sp, #36]	; 0x24
    a114:	a91b      	add	r1, sp, #108	; 0x6c
    a116:	46ac      	mov	ip, r5
    a118:	54ea      	strb	r2, [r5, r3]
    a11a:	4460      	add	r0, ip
    a11c:	2204      	movs	r2, #4
    a11e:	4b3a      	ldr	r3, [pc, #232]	; (a208 <frameParse+0x74c>)
    a120:	4798      	blx	r3
    a122:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a124:	4939      	ldr	r1, [pc, #228]	; (a20c <frameParse+0x750>)
    a126:	18e8      	adds	r0, r5, r3
    a128:	2208      	movs	r2, #8
    a12a:	4b37      	ldr	r3, [pc, #220]	; (a208 <frameParse+0x74c>)
    a12c:	4798      	blx	r3
    a12e:	4653      	mov	r3, sl
    a130:	990c      	ldr	r1, [sp, #48]	; 0x30
    a132:	222c      	movs	r2, #44	; 0x2c
    a134:	466d      	mov	r5, sp
    a136:	18ad      	adds	r5, r5, r2
    a138:	782d      	ldrb	r5, [r5, #0]
    a13a:	9809      	ldr	r0, [sp, #36]	; 0x24
    a13c:	3206      	adds	r2, #6
    a13e:	7085      	strb	r5, [r0, #2]
    a140:	54c2      	strb	r2, [r0, r3]
    a142:	2300      	movs	r3, #0
    a144:	9303      	str	r3, [sp, #12]
    a146:	9302      	str	r3, [sp, #8]
    a148:	4643      	mov	r3, r8
    a14a:	9301      	str	r3, [sp, #4]
    a14c:	464b      	mov	r3, r9
    a14e:	3a31      	subs	r2, #49	; 0x31
    a150:	9300      	str	r3, [sp, #0]
    a152:	4d2f      	ldr	r5, [pc, #188]	; (a210 <frameParse+0x754>)
    a154:	0003      	movs	r3, r0
    a156:	9808      	ldr	r0, [sp, #32]
    a158:	47a8      	blx	r5
    a15a:	2800      	cmp	r0, #0
    a15c:	d001      	beq.n	a162 <frameParse+0x6a6>
    a15e:	7863      	ldrb	r3, [r4, #1]
    a160:	e5b0      	b.n	9cc4 <frameParse+0x208>
    a162:	4b32      	ldr	r3, [pc, #200]	; (a22c <frameParse+0x770>)
    a164:	9809      	ldr	r0, [sp, #36]	; 0x24
    a166:	4798      	blx	r3
    a168:	7863      	ldrb	r3, [r4, #1]
    a16a:	e5ab      	b.n	9cc4 <frameParse+0x208>
    a16c:	4b30      	ldr	r3, [pc, #192]	; (a230 <frameParse+0x774>)
    a16e:	9907      	ldr	r1, [sp, #28]
    a170:	0020      	movs	r0, r4
    a172:	4798      	blx	r3
    a174:	7863      	ldrb	r3, [r4, #1]
    a176:	402b      	ands	r3, r5
    a178:	e5a9      	b.n	9cce <frameParse+0x212>
    a17a:	4b1d      	ldr	r3, [pc, #116]	; (a1f0 <frameParse+0x734>)
    a17c:	781b      	ldrb	r3, [r3, #0]
    a17e:	2b06      	cmp	r3, #6
    a180:	d000      	beq.n	a184 <frameParse+0x6c8>
    a182:	e5ac      	b.n	9cde <frameParse+0x222>
    a184:	7bb3      	ldrb	r3, [r6, #14]
    a186:	4f2b      	ldr	r7, [pc, #172]	; (a234 <frameParse+0x778>)
    a188:	9300      	str	r3, [sp, #0]
    a18a:	4642      	mov	r2, r8
    a18c:	9b07      	ldr	r3, [sp, #28]
    a18e:	4649      	mov	r1, r9
    a190:	0020      	movs	r0, r4
    a192:	47b8      	blx	r7
    a194:	7863      	ldrb	r3, [r4, #1]
    a196:	0007      	movs	r7, r0
    a198:	402b      	ands	r3, r5
    a19a:	e598      	b.n	9cce <frameParse+0x212>
    a19c:	881b      	ldrh	r3, [r3, #0]
    a19e:	061b      	lsls	r3, r3, #24
    a1a0:	d400      	bmi.n	a1a4 <frameParse+0x6e8>
    a1a2:	e71d      	b.n	9fe0 <frameParse+0x524>
    a1a4:	4b24      	ldr	r3, [pc, #144]	; (a238 <frameParse+0x77c>)
    a1a6:	429a      	cmp	r2, r3
    a1a8:	d000      	beq.n	a1ac <frameParse+0x6f0>
    a1aa:	e719      	b.n	9fe0 <frameParse+0x524>
    a1ac:	e597      	b.n	9cde <frameParse+0x222>
    a1ae:	2090      	movs	r0, #144	; 0x90
    a1b0:	4b10      	ldr	r3, [pc, #64]	; (a1f4 <frameParse+0x738>)
    a1b2:	4798      	blx	r3
    a1b4:	1e06      	subs	r6, r0, #0
    a1b6:	d100      	bne.n	a1ba <frameParse+0x6fe>
    a1b8:	e525      	b.n	9c06 <frameParse+0x14a>
    a1ba:	0021      	movs	r1, r4
    a1bc:	2220      	movs	r2, #32
    a1be:	4b12      	ldr	r3, [pc, #72]	; (a208 <frameParse+0x74c>)
    a1c0:	3018      	adds	r0, #24
    a1c2:	4798      	blx	r3
    a1c4:	2338      	movs	r3, #56	; 0x38
    a1c6:	0030      	movs	r0, r6
    a1c8:	9a06      	ldr	r2, [sp, #24]
    a1ca:	9907      	ldr	r1, [sp, #28]
    a1cc:	54f2      	strb	r2, [r6, r3]
    a1ce:	3039      	adds	r0, #57	; 0x39
    a1d0:	60b5      	str	r5, [r6, #8]
    a1d2:	4b0d      	ldr	r3, [pc, #52]	; (a208 <frameParse+0x74c>)
    a1d4:	4798      	blx	r3
    a1d6:	2301      	movs	r3, #1
    a1d8:	74f3      	strb	r3, [r6, #19]
    a1da:	4b18      	ldr	r3, [pc, #96]	; (a23c <frameParse+0x780>)
    a1dc:	0031      	movs	r1, r6
    a1de:	681a      	ldr	r2, [r3, #0]
    a1e0:	2327      	movs	r3, #39	; 0x27
    a1e2:	5cd3      	ldrb	r3, [r2, r3]
    a1e4:	4816      	ldr	r0, [pc, #88]	; (a240 <frameParse+0x784>)
    a1e6:	3301      	adds	r3, #1
    a1e8:	7433      	strb	r3, [r6, #16]
    a1ea:	4b16      	ldr	r3, [pc, #88]	; (a244 <frameParse+0x788>)
    a1ec:	4798      	blx	r3
    a1ee:	e50a      	b.n	9c06 <frameParse+0x14a>
    a1f0:	200009b0 	.word	0x200009b0
    a1f4:	00005d65 	.word	0x00005d65
    a1f8:	2000373c 	.word	0x2000373c
    a1fc:	20003724 	.word	0x20003724
    a200:	2000370c 	.word	0x2000370c
    a204:	20003798 	.word	0x20003798
    a208:	0000bf03 	.word	0x0000bf03
    a20c:	200000b0 	.word	0x200000b0
    a210:	0000932d 	.word	0x0000932d
    a214:	000098e5 	.word	0x000098e5
    a218:	0000fffc 	.word	0x0000fffc
    a21c:	20003750 	.word	0x20003750
    a220:	0000ffff 	.word	0x0000ffff
    a224:	200009c8 	.word	0x200009c8
    a228:	0000a9b9 	.word	0x0000a9b9
    a22c:	00005db5 	.word	0x00005db5
    a230:	00009229 	.word	0x00009229
    a234:	0000b31d 	.word	0x0000b31d
    a238:	0000fffd 	.word	0x0000fffd
    a23c:	20003708 	.word	0x20003708
    a240:	200036fc 	.word	0x200036fc
    a244:	00005ed1 	.word	0x00005ed1
    a248:	2310      	movs	r3, #16
    a24a:	469a      	mov	sl, r3
    a24c:	930c      	str	r3, [sp, #48]	; 0x30
    a24e:	3b08      	subs	r3, #8
    a250:	930a      	str	r3, [sp, #40]	; 0x28
    a252:	2004      	movs	r0, #4
    a254:	3b05      	subs	r3, #5
    a256:	2103      	movs	r1, #3
    a258:	e74d      	b.n	a0f6 <frameParse+0x63a>
    a25a:	4b2d      	ldr	r3, [pc, #180]	; (a310 <frameParse+0x854>)
    a25c:	4798      	blx	r3
    a25e:	2832      	cmp	r0, #50	; 0x32
    a260:	d801      	bhi.n	a266 <frameParse+0x7aa>
    a262:	7863      	ldrb	r3, [r4, #1]
    a264:	e524      	b.n	9cb0 <frameParse+0x1f4>
    a266:	2090      	movs	r0, #144	; 0x90
    a268:	4b2a      	ldr	r3, [pc, #168]	; (a314 <frameParse+0x858>)
    a26a:	4798      	blx	r3
    a26c:	2800      	cmp	r0, #0
    a26e:	d100      	bne.n	a272 <frameParse+0x7b6>
    a270:	e4c9      	b.n	9c06 <frameParse+0x14a>
    a272:	9008      	str	r0, [sp, #32]
    a274:	2220      	movs	r2, #32
    a276:	0021      	movs	r1, r4
    a278:	4b27      	ldr	r3, [pc, #156]	; (a318 <frameParse+0x85c>)
    a27a:	3018      	adds	r0, #24
    a27c:	4798      	blx	r3
    a27e:	2338      	movs	r3, #56	; 0x38
    a280:	9808      	ldr	r0, [sp, #32]
    a282:	9a06      	ldr	r2, [sp, #24]
    a284:	9907      	ldr	r1, [sp, #28]
    a286:	54c2      	strb	r2, [r0, r3]
    a288:	6085      	str	r5, [r0, #8]
    a28a:	4b23      	ldr	r3, [pc, #140]	; (a318 <frameParse+0x85c>)
    a28c:	3039      	adds	r0, #57	; 0x39
    a28e:	4798      	blx	r3
    a290:	4653      	mov	r3, sl
    a292:	2201      	movs	r2, #1
    a294:	6819      	ldr	r1, [r3, #0]
    a296:	2327      	movs	r3, #39	; 0x27
    a298:	9808      	ldr	r0, [sp, #32]
    a29a:	74c2      	strb	r2, [r0, #19]
    a29c:	5ccb      	ldrb	r3, [r1, r3]
    a29e:	7445      	strb	r5, [r0, #17]
    a2a0:	189b      	adds	r3, r3, r2
    a2a2:	7403      	strb	r3, [r0, #16]
    a2a4:	7502      	strb	r2, [r0, #20]
    a2a6:	0001      	movs	r1, r0
    a2a8:	4b1c      	ldr	r3, [pc, #112]	; (a31c <frameParse+0x860>)
    a2aa:	481d      	ldr	r0, [pc, #116]	; (a320 <frameParse+0x864>)
    a2ac:	4798      	blx	r3
    a2ae:	7863      	ldrb	r3, [r4, #1]
    a2b0:	e4fe      	b.n	9cb0 <frameParse+0x1f4>
    a2b2:	2003      	movs	r0, #3
    a2b4:	2703      	movs	r7, #3
    a2b6:	e631      	b.n	9f1c <frameParse+0x460>
    a2b8:	2090      	movs	r0, #144	; 0x90
    a2ba:	4b16      	ldr	r3, [pc, #88]	; (a314 <frameParse+0x858>)
    a2bc:	4798      	blx	r3
    a2be:	1e05      	subs	r5, r0, #0
    a2c0:	d100      	bne.n	a2c4 <frameParse+0x808>
    a2c2:	e4a0      	b.n	9c06 <frameParse+0x14a>
    a2c4:	2220      	movs	r2, #32
    a2c6:	0021      	movs	r1, r4
    a2c8:	4b13      	ldr	r3, [pc, #76]	; (a318 <frameParse+0x85c>)
    a2ca:	3018      	adds	r0, #24
    a2cc:	4798      	blx	r3
    a2ce:	2338      	movs	r3, #56	; 0x38
    a2d0:	9a06      	ldr	r2, [sp, #24]
    a2d2:	0028      	movs	r0, r5
    a2d4:	54ea      	strb	r2, [r5, r3]
    a2d6:	2300      	movs	r3, #0
    a2d8:	9907      	ldr	r1, [sp, #28]
    a2da:	60ab      	str	r3, [r5, #8]
    a2dc:	3039      	adds	r0, #57	; 0x39
    a2de:	4b0e      	ldr	r3, [pc, #56]	; (a318 <frameParse+0x85c>)
    a2e0:	4798      	blx	r3
    a2e2:	2301      	movs	r3, #1
    a2e4:	74eb      	strb	r3, [r5, #19]
    a2e6:	88a0      	ldrh	r0, [r4, #4]
    a2e8:	4b0e      	ldr	r3, [pc, #56]	; (a324 <frameParse+0x868>)
    a2ea:	4798      	blx	r3
    a2ec:	2800      	cmp	r0, #0
    a2ee:	d100      	bne.n	a2f2 <frameParse+0x836>
    a2f0:	e4d4      	b.n	9c9c <frameParse+0x1e0>
    a2f2:	4b0d      	ldr	r3, [pc, #52]	; (a328 <frameParse+0x86c>)
    a2f4:	0029      	movs	r1, r5
    a2f6:	681a      	ldr	r2, [r3, #0]
    a2f8:	2326      	movs	r3, #38	; 0x26
    a2fa:	5cd3      	ldrb	r3, [r2, r3]
    a2fc:	480b      	ldr	r0, [pc, #44]	; (a32c <frameParse+0x870>)
    a2fe:	3301      	adds	r3, #1
    a300:	742b      	strb	r3, [r5, #16]
    a302:	4b06      	ldr	r3, [pc, #24]	; (a31c <frameParse+0x860>)
    a304:	4798      	blx	r3
    a306:	e47e      	b.n	9c06 <frameParse+0x14a>
    a308:	4684      	mov	ip, r0
    a30a:	2700      	movs	r7, #0
    a30c:	e691      	b.n	a032 <frameParse+0x576>
    a30e:	46c0      	nop			; (mov r8, r8)
    a310:	00005df1 	.word	0x00005df1
    a314:	00005d65 	.word	0x00005d65
    a318:	0000bf03 	.word	0x0000bf03
    a31c:	00005ed1 	.word	0x00005ed1
    a320:	200036fc 	.word	0x200036fc
    a324:	0000b8cd 	.word	0x0000b8cd
    a328:	20003708 	.word	0x20003708
    a32c:	2000378c 	.word	0x2000378c

0000a330 <indirectDataTimerHandler>:
    a330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a332:	46ce      	mov	lr, r9
    a334:	4647      	mov	r7, r8
    a336:	b580      	push	{r7, lr}
    a338:	4e18      	ldr	r6, [pc, #96]	; (a39c <indirectDataTimerHandler+0x6c>)
    a33a:	7a33      	ldrb	r3, [r6, #8]
    a33c:	2b00      	cmp	r3, #0
    a33e:	d029      	beq.n	a394 <indirectDataTimerHandler+0x64>
    a340:	4b17      	ldr	r3, [pc, #92]	; (a3a0 <indirectDataTimerHandler+0x70>)
    a342:	2500      	movs	r5, #0
    a344:	4698      	mov	r8, r3
    a346:	4b17      	ldr	r3, [pc, #92]	; (a3a4 <indirectDataTimerHandler+0x74>)
    a348:	4f17      	ldr	r7, [pc, #92]	; (a3a8 <indirectDataTimerHandler+0x78>)
    a34a:	4699      	mov	r9, r3
    a34c:	e00d      	b.n	a36a <indirectDataTimerHandler+0x3a>
    a34e:	6883      	ldr	r3, [r0, #8]
    a350:	2b00      	cmp	r3, #0
    a352:	d003      	beq.n	a35c <indirectDataTimerHandler+0x2c>
    a354:	7c80      	ldrb	r0, [r0, #18]
    a356:	0022      	movs	r2, r4
    a358:	2105      	movs	r1, #5
    a35a:	4798      	blx	r3
    a35c:	0020      	movs	r0, r4
    a35e:	47c8      	blx	r9
    a360:	3501      	adds	r5, #1
    a362:	7a33      	ldrb	r3, [r6, #8]
    a364:	b2ed      	uxtb	r5, r5
    a366:	42ab      	cmp	r3, r5
    a368:	d914      	bls.n	a394 <indirectDataTimerHandler+0x64>
    a36a:	2100      	movs	r1, #0
    a36c:	0030      	movs	r0, r6
    a36e:	47b8      	blx	r7
    a370:	1e04      	subs	r4, r0, #0
    a372:	d00f      	beq.n	a394 <indirectDataTimerHandler+0x64>
    a374:	7c03      	ldrb	r3, [r0, #16]
    a376:	2b00      	cmp	r3, #0
    a378:	d004      	beq.n	a384 <indirectDataTimerHandler+0x54>
    a37a:	3b01      	subs	r3, #1
    a37c:	b2db      	uxtb	r3, r3
    a37e:	7403      	strb	r3, [r0, #16]
    a380:	2b00      	cmp	r3, #0
    a382:	d0e4      	beq.n	a34e <indirectDataTimerHandler+0x1e>
    a384:	0021      	movs	r1, r4
    a386:	0030      	movs	r0, r6
    a388:	47c0      	blx	r8
    a38a:	3501      	adds	r5, #1
    a38c:	7a33      	ldrb	r3, [r6, #8]
    a38e:	b2ed      	uxtb	r5, r5
    a390:	42ab      	cmp	r3, r5
    a392:	d8ea      	bhi.n	a36a <indirectDataTimerHandler+0x3a>
    a394:	bc0c      	pop	{r2, r3}
    a396:	4690      	mov	r8, r2
    a398:	4699      	mov	r9, r3
    a39a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a39c:	200036fc 	.word	0x200036fc
    a3a0:	00005ed1 	.word	0x00005ed1
    a3a4:	00005db5 	.word	0x00005db5
    a3a8:	00005f09 	.word	0x00005f09

0000a3ac <edScanDurationExpired>:
    a3ac:	2200      	movs	r2, #0
    a3ae:	4b01      	ldr	r3, [pc, #4]	; (a3b4 <edScanDurationExpired+0x8>)
    a3b0:	701a      	strb	r2, [r3, #0]
    a3b2:	4770      	bx	lr
    a3b4:	200009cf 	.word	0x200009cf

0000a3b8 <assignAddress>:
    a3b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    a3ba:	4645      	mov	r5, r8
    a3bc:	46de      	mov	lr, fp
    a3be:	4657      	mov	r7, sl
    a3c0:	464e      	mov	r6, r9
    a3c2:	b5e0      	push	{r5, r6, r7, lr}
    a3c4:	b087      	sub	sp, #28
    a3c6:	9303      	str	r3, [sp, #12]
    a3c8:	b2cb      	uxtb	r3, r1
    a3ca:	4698      	mov	r8, r3
    a3cc:	0005      	movs	r5, r0
    a3ce:	2306      	movs	r3, #6
    a3d0:	4668      	mov	r0, sp
    a3d2:	4641      	mov	r1, r8
    a3d4:	7002      	strb	r2, [r0, #0]
    a3d6:	420b      	tst	r3, r1
    a3d8:	d003      	beq.n	a3e2 <assignAddress+0x2a>
    a3da:	4013      	ands	r3, r2
    a3dc:	2b04      	cmp	r3, #4
    a3de:	d100      	bne.n	a3e2 <assignAddress+0x2a>
    a3e0:	e0ae      	b.n	a540 <assignAddress+0x188>
    a3e2:	4643      	mov	r3, r8
    a3e4:	079b      	lsls	r3, r3, #30
    a3e6:	d107      	bne.n	a3f8 <assignAddress+0x40>
    a3e8:	488e      	ldr	r0, [pc, #568]	; (a624 <assignAddress+0x26c>)
    a3ea:	b007      	add	sp, #28
    a3ec:	bc3c      	pop	{r2, r3, r4, r5}
    a3ee:	4690      	mov	r8, r2
    a3f0:	4699      	mov	r9, r3
    a3f2:	46a2      	mov	sl, r4
    a3f4:	46ab      	mov	fp, r5
    a3f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a3f8:	9b00      	ldr	r3, [sp, #0]
    a3fa:	07db      	lsls	r3, r3, #31
    a3fc:	d550      	bpl.n	a4a0 <assignAddress+0xe8>
    a3fe:	4b8a      	ldr	r3, [pc, #552]	; (a628 <assignAddress+0x270>)
    a400:	4699      	mov	r9, r3
    a402:	681b      	ldr	r3, [r3, #0]
    a404:	001a      	movs	r2, r3
    a406:	9303      	str	r3, [sp, #12]
    a408:	2323      	movs	r3, #35	; 0x23
    a40a:	5cd3      	ldrb	r3, [r2, r3]
    a40c:	469b      	mov	fp, r3
    a40e:	2b00      	cmp	r3, #0
    a410:	d0ea      	beq.n	a3e8 <assignAddress+0x30>
    a412:	6893      	ldr	r3, [r2, #8]
    a414:	4f85      	ldr	r7, [pc, #532]	; (a62c <assignAddress+0x274>)
    a416:	469a      	mov	sl, r3
    a418:	001c      	movs	r4, r3
    a41a:	003b      	movs	r3, r7
    a41c:	2600      	movs	r6, #0
    a41e:	4657      	mov	r7, sl
    a420:	469a      	mov	sl, r3
    a422:	1be3      	subs	r3, r4, r7
    a424:	2208      	movs	r2, #8
    a426:	0029      	movs	r1, r5
    a428:	0020      	movs	r0, r4
    a42a:	4698      	mov	r8, r3
    a42c:	47d0      	blx	sl
    a42e:	2800      	cmp	r0, #0
    a430:	d100      	bne.n	a434 <assignAddress+0x7c>
    a432:	e0e9      	b.n	a608 <assignAddress+0x250>
    a434:	7823      	ldrb	r3, [r4, #0]
    a436:	2bff      	cmp	r3, #255	; 0xff
    a438:	d000      	beq.n	a43c <assignAddress+0x84>
    a43a:	e0c2      	b.n	a5c2 <assignAddress+0x20a>
    a43c:	7863      	ldrb	r3, [r4, #1]
    a43e:	2bff      	cmp	r3, #255	; 0xff
    a440:	d000      	beq.n	a444 <assignAddress+0x8c>
    a442:	e0be      	b.n	a5c2 <assignAddress+0x20a>
    a444:	78a3      	ldrb	r3, [r4, #2]
    a446:	2bff      	cmp	r3, #255	; 0xff
    a448:	d000      	beq.n	a44c <assignAddress+0x94>
    a44a:	e0ba      	b.n	a5c2 <assignAddress+0x20a>
    a44c:	78e3      	ldrb	r3, [r4, #3]
    a44e:	2bff      	cmp	r3, #255	; 0xff
    a450:	d000      	beq.n	a454 <assignAddress+0x9c>
    a452:	e0b6      	b.n	a5c2 <assignAddress+0x20a>
    a454:	7923      	ldrb	r3, [r4, #4]
    a456:	2bff      	cmp	r3, #255	; 0xff
    a458:	d000      	beq.n	a45c <assignAddress+0xa4>
    a45a:	e0b2      	b.n	a5c2 <assignAddress+0x20a>
    a45c:	7963      	ldrb	r3, [r4, #5]
    a45e:	2bff      	cmp	r3, #255	; 0xff
    a460:	d000      	beq.n	a464 <assignAddress+0xac>
    a462:	e0ae      	b.n	a5c2 <assignAddress+0x20a>
    a464:	79a3      	ldrb	r3, [r4, #6]
    a466:	2bff      	cmp	r3, #255	; 0xff
    a468:	d000      	beq.n	a46c <assignAddress+0xb4>
    a46a:	e0aa      	b.n	a5c2 <assignAddress+0x20a>
    a46c:	79e3      	ldrb	r3, [r4, #7]
    a46e:	2bff      	cmp	r3, #255	; 0xff
    a470:	d000      	beq.n	a474 <assignAddress+0xbc>
    a472:	e0a6      	b.n	a5c2 <assignAddress+0x20a>
    a474:	2208      	movs	r2, #8
    a476:	0029      	movs	r1, r5
    a478:	4b6d      	ldr	r3, [pc, #436]	; (a630 <assignAddress+0x278>)
    a47a:	0020      	movs	r0, r4
    a47c:	4798      	blx	r3
    a47e:	464b      	mov	r3, r9
    a480:	4669      	mov	r1, sp
    a482:	681a      	ldr	r2, [r3, #0]
    a484:	7809      	ldrb	r1, [r1, #0]
    a486:	6893      	ldr	r3, [r2, #8]
    a488:	4443      	add	r3, r8
    a48a:	7319      	strb	r1, [r3, #12]
    a48c:	6893      	ldr	r3, [r2, #8]
    a48e:	4443      	add	r3, r8
    a490:	8e52      	ldrh	r2, [r2, #50]	; 0x32
    a492:	609a      	str	r2, [r3, #8]
    a494:	4b67      	ldr	r3, [pc, #412]	; (a634 <assignAddress+0x27c>)
    a496:	8818      	ldrh	r0, [r3, #0]
    a498:	3080      	adds	r0, #128	; 0x80
    a49a:	1980      	adds	r0, r0, r6
    a49c:	b280      	uxth	r0, r0
    a49e:	e7a4      	b.n	a3ea <assignAddress+0x32>
    a4a0:	4b61      	ldr	r3, [pc, #388]	; (a628 <assignAddress+0x270>)
    a4a2:	4699      	mov	r9, r3
    a4a4:	681b      	ldr	r3, [r3, #0]
    a4a6:	001a      	movs	r2, r3
    a4a8:	9304      	str	r3, [sp, #16]
    a4aa:	2324      	movs	r3, #36	; 0x24
    a4ac:	5cd3      	ldrb	r3, [r2, r3]
    a4ae:	469b      	mov	fp, r3
    a4b0:	2b01      	cmp	r3, #1
    a4b2:	d999      	bls.n	a3e8 <assignAddress+0x30>
    a4b4:	68d3      	ldr	r3, [r2, #12]
    a4b6:	4f5d      	ldr	r7, [pc, #372]	; (a62c <assignAddress+0x274>)
    a4b8:	469a      	mov	sl, r3
    a4ba:	001c      	movs	r4, r3
    a4bc:	003b      	movs	r3, r7
    a4be:	2601      	movs	r6, #1
    a4c0:	4657      	mov	r7, sl
    a4c2:	469a      	mov	sl, r3
    a4c4:	3414      	adds	r4, #20
    a4c6:	1be3      	subs	r3, r4, r7
    a4c8:	2208      	movs	r2, #8
    a4ca:	0029      	movs	r1, r5
    a4cc:	0020      	movs	r0, r4
    a4ce:	4698      	mov	r8, r3
    a4d0:	47d0      	blx	sl
    a4d2:	2800      	cmp	r0, #0
    a4d4:	d100      	bne.n	a4d8 <assignAddress+0x120>
    a4d6:	e08a      	b.n	a5ee <assignAddress+0x236>
    a4d8:	7823      	ldrb	r3, [r4, #0]
    a4da:	2bff      	cmp	r3, #255	; 0xff
    a4dc:	d178      	bne.n	a5d0 <assignAddress+0x218>
    a4de:	7863      	ldrb	r3, [r4, #1]
    a4e0:	2bff      	cmp	r3, #255	; 0xff
    a4e2:	d175      	bne.n	a5d0 <assignAddress+0x218>
    a4e4:	78a3      	ldrb	r3, [r4, #2]
    a4e6:	2bff      	cmp	r3, #255	; 0xff
    a4e8:	d172      	bne.n	a5d0 <assignAddress+0x218>
    a4ea:	78e3      	ldrb	r3, [r4, #3]
    a4ec:	2bff      	cmp	r3, #255	; 0xff
    a4ee:	d16f      	bne.n	a5d0 <assignAddress+0x218>
    a4f0:	7923      	ldrb	r3, [r4, #4]
    a4f2:	2bff      	cmp	r3, #255	; 0xff
    a4f4:	d16c      	bne.n	a5d0 <assignAddress+0x218>
    a4f6:	7963      	ldrb	r3, [r4, #5]
    a4f8:	2bff      	cmp	r3, #255	; 0xff
    a4fa:	d169      	bne.n	a5d0 <assignAddress+0x218>
    a4fc:	79a3      	ldrb	r3, [r4, #6]
    a4fe:	2bff      	cmp	r3, #255	; 0xff
    a500:	d166      	bne.n	a5d0 <assignAddress+0x218>
    a502:	79e3      	ldrb	r3, [r4, #7]
    a504:	2bff      	cmp	r3, #255	; 0xff
    a506:	d163      	bne.n	a5d0 <assignAddress+0x218>
    a508:	0029      	movs	r1, r5
    a50a:	2208      	movs	r2, #8
    a50c:	0020      	movs	r0, r4
    a50e:	4c48      	ldr	r4, [pc, #288]	; (a630 <assignAddress+0x278>)
    a510:	47a0      	blx	r4
    a512:	464b      	mov	r3, r9
    a514:	466a      	mov	r2, sp
    a516:	681d      	ldr	r5, [r3, #0]
    a518:	7812      	ldrb	r2, [r2, #0]
    a51a:	68eb      	ldr	r3, [r5, #12]
    a51c:	9903      	ldr	r1, [sp, #12]
    a51e:	4443      	add	r3, r8
    a520:	741a      	strb	r2, [r3, #16]
    a522:	68eb      	ldr	r3, [r5, #12]
    a524:	2204      	movs	r2, #4
    a526:	4443      	add	r3, r8
    a528:	0018      	movs	r0, r3
    a52a:	3008      	adds	r0, #8
    a52c:	47a0      	blx	r4
    a52e:	68eb      	ldr	r3, [r5, #12]
    a530:	4443      	add	r3, r8
    a532:	689a      	ldr	r2, [r3, #8]
    a534:	60da      	str	r2, [r3, #12]
    a536:	4b3f      	ldr	r3, [pc, #252]	; (a634 <assignAddress+0x27c>)
    a538:	8818      	ldrh	r0, [r3, #0]
    a53a:	1980      	adds	r0, r0, r6
    a53c:	b280      	uxth	r0, r0
    a53e:	e754      	b.n	a3ea <assignAddress+0x32>
    a540:	4b39      	ldr	r3, [pc, #228]	; (a628 <assignAddress+0x270>)
    a542:	4699      	mov	r9, r3
    a544:	681b      	ldr	r3, [r3, #0]
    a546:	001a      	movs	r2, r3
    a548:	9304      	str	r3, [sp, #16]
    a54a:	2320      	movs	r3, #32
    a54c:	5cd3      	ldrb	r3, [r2, r3]
    a54e:	2b01      	cmp	r3, #1
    a550:	d800      	bhi.n	a554 <assignAddress+0x19c>
    a552:	e746      	b.n	a3e2 <assignAddress+0x2a>
    a554:	6812      	ldr	r2, [r2, #0]
    a556:	4f35      	ldr	r7, [pc, #212]	; (a62c <assignAddress+0x274>)
    a558:	4693      	mov	fp, r2
    a55a:	0014      	movs	r4, r2
    a55c:	46b8      	mov	r8, r7
    a55e:	2601      	movs	r6, #1
    a560:	465f      	mov	r7, fp
    a562:	469b      	mov	fp, r3
    a564:	340c      	adds	r4, #12
    a566:	9105      	str	r1, [sp, #20]
    a568:	1be3      	subs	r3, r4, r7
    a56a:	2208      	movs	r2, #8
    a56c:	0029      	movs	r1, r5
    a56e:	0020      	movs	r0, r4
    a570:	469a      	mov	sl, r3
    a572:	47c0      	blx	r8
    a574:	2800      	cmp	r0, #0
    a576:	d04d      	beq.n	a614 <assignAddress+0x25c>
    a578:	7823      	ldrb	r3, [r4, #0]
    a57a:	2bff      	cmp	r3, #255	; 0xff
    a57c:	d12f      	bne.n	a5de <assignAddress+0x226>
    a57e:	7863      	ldrb	r3, [r4, #1]
    a580:	2bff      	cmp	r3, #255	; 0xff
    a582:	d12c      	bne.n	a5de <assignAddress+0x226>
    a584:	78a3      	ldrb	r3, [r4, #2]
    a586:	2bff      	cmp	r3, #255	; 0xff
    a588:	d129      	bne.n	a5de <assignAddress+0x226>
    a58a:	78e3      	ldrb	r3, [r4, #3]
    a58c:	2bff      	cmp	r3, #255	; 0xff
    a58e:	d126      	bne.n	a5de <assignAddress+0x226>
    a590:	7923      	ldrb	r3, [r4, #4]
    a592:	2bff      	cmp	r3, #255	; 0xff
    a594:	d123      	bne.n	a5de <assignAddress+0x226>
    a596:	7963      	ldrb	r3, [r4, #5]
    a598:	2bff      	cmp	r3, #255	; 0xff
    a59a:	d120      	bne.n	a5de <assignAddress+0x226>
    a59c:	79a3      	ldrb	r3, [r4, #6]
    a59e:	2bff      	cmp	r3, #255	; 0xff
    a5a0:	d11d      	bne.n	a5de <assignAddress+0x226>
    a5a2:	79e3      	ldrb	r3, [r4, #7]
    a5a4:	2bff      	cmp	r3, #255	; 0xff
    a5a6:	d11a      	bne.n	a5de <assignAddress+0x226>
    a5a8:	2208      	movs	r2, #8
    a5aa:	4b21      	ldr	r3, [pc, #132]	; (a630 <assignAddress+0x278>)
    a5ac:	0029      	movs	r1, r5
    a5ae:	0020      	movs	r0, r4
    a5b0:	4798      	blx	r3
    a5b2:	464b      	mov	r3, r9
    a5b4:	681a      	ldr	r2, [r3, #0]
    a5b6:	0230      	lsls	r0, r6, #8
    a5b8:	6813      	ldr	r3, [r2, #0]
    a5ba:	8bd2      	ldrh	r2, [r2, #30]
    a5bc:	4453      	add	r3, sl
    a5be:	609a      	str	r2, [r3, #8]
    a5c0:	e713      	b.n	a3ea <assignAddress+0x32>
    a5c2:	3601      	adds	r6, #1
    a5c4:	b2f6      	uxtb	r6, r6
    a5c6:	3410      	adds	r4, #16
    a5c8:	455e      	cmp	r6, fp
    a5ca:	d000      	beq.n	a5ce <assignAddress+0x216>
    a5cc:	e729      	b.n	a422 <assignAddress+0x6a>
    a5ce:	e70b      	b.n	a3e8 <assignAddress+0x30>
    a5d0:	3601      	adds	r6, #1
    a5d2:	b2f6      	uxtb	r6, r6
    a5d4:	3414      	adds	r4, #20
    a5d6:	455e      	cmp	r6, fp
    a5d8:	d000      	beq.n	a5dc <assignAddress+0x224>
    a5da:	e774      	b.n	a4c6 <assignAddress+0x10e>
    a5dc:	e704      	b.n	a3e8 <assignAddress+0x30>
    a5de:	3601      	adds	r6, #1
    a5e0:	b2f6      	uxtb	r6, r6
    a5e2:	340c      	adds	r4, #12
    a5e4:	455e      	cmp	r6, fp
    a5e6:	d1bf      	bne.n	a568 <assignAddress+0x1b0>
    a5e8:	9b05      	ldr	r3, [sp, #20]
    a5ea:	4698      	mov	r8, r3
    a5ec:	e6f9      	b.n	a3e2 <assignAddress+0x2a>
    a5ee:	46ba      	mov	sl, r7
    a5f0:	4811      	ldr	r0, [pc, #68]	; (a638 <assignAddress+0x280>)
    a5f2:	2204      	movs	r2, #4
    a5f4:	4b0e      	ldr	r3, [pc, #56]	; (a630 <assignAddress+0x278>)
    a5f6:	4450      	add	r0, sl
    a5f8:	9903      	ldr	r1, [sp, #12]
    a5fa:	4798      	blx	r3
    a5fc:	4a0f      	ldr	r2, [pc, #60]	; (a63c <assignAddress+0x284>)
    a5fe:	9b04      	ldr	r3, [sp, #16]
    a600:	4694      	mov	ip, r2
    a602:	68db      	ldr	r3, [r3, #12]
    a604:	4463      	add	r3, ip
    a606:	e794      	b.n	a532 <assignAddress+0x17a>
    a608:	23ff      	movs	r3, #255	; 0xff
    a60a:	46ba      	mov	sl, r7
    a60c:	011b      	lsls	r3, r3, #4
    a60e:	4453      	add	r3, sl
    a610:	9a03      	ldr	r2, [sp, #12]
    a612:	e73d      	b.n	a490 <assignAddress+0xd8>
    a614:	46bb      	mov	fp, r7
    a616:	9a04      	ldr	r2, [sp, #16]
    a618:	4b09      	ldr	r3, [pc, #36]	; (a640 <assignAddress+0x288>)
    a61a:	8bd2      	ldrh	r2, [r2, #30]
    a61c:	445b      	add	r3, fp
    a61e:	609a      	str	r2, [r3, #8]
    a620:	0230      	lsls	r0, r6, #8
    a622:	e6e2      	b.n	a3ea <assignAddress+0x32>
    a624:	0000ffff 	.word	0x0000ffff
    a628:	20003708 	.word	0x20003708
    a62c:	0000bee5 	.word	0x0000bee5
    a630:	0000bf03 	.word	0x0000bf03
    a634:	20003750 	.word	0x20003750
    a638:	000013f4 	.word	0x000013f4
    a63c:	000013ec 	.word	0x000013ec
    a640:	00000bf4 	.word	0x00000bf4

0000a644 <commandConfcb>:
    a644:	b510      	push	{r4, lr}
    a646:	0010      	movs	r0, r2
    a648:	4b01      	ldr	r3, [pc, #4]	; (a650 <commandConfcb+0xc>)
    a64a:	4798      	blx	r3
    a64c:	bd10      	pop	{r4, pc}
    a64e:	46c0      	nop			; (mov r8, r8)
    a650:	00005db5 	.word	0x00005db5

0000a654 <MiApp_NoiseDetection.part.0>:
    a654:	b5f0      	push	{r4, r5, r6, r7, lr}
    a656:	4645      	mov	r5, r8
    a658:	464e      	mov	r6, r9
    a65a:	46de      	mov	lr, fp
    a65c:	4657      	mov	r7, sl
    a65e:	b5e0      	push	{r5, r6, r7, lr}
    a660:	b087      	sub	sp, #28
    a662:	ab04      	add	r3, sp, #16
    a664:	1ddd      	adds	r5, r3, #7
    a666:	2300      	movs	r3, #0
    a668:	702b      	strb	r3, [r5, #0]
    a66a:	3301      	adds	r3, #1
    a66c:	408b      	lsls	r3, r1
    a66e:	3301      	adds	r3, #1
    a670:	9203      	str	r2, [sp, #12]
    a672:	011a      	lsls	r2, r3, #4
    a674:	1ad3      	subs	r3, r2, r3
    a676:	019b      	lsls	r3, r3, #6
    a678:	9300      	str	r3, [sp, #0]
    a67a:	23ff      	movs	r3, #255	; 0xff
    a67c:	9302      	str	r3, [sp, #8]
    a67e:	9301      	str	r3, [sp, #4]
    a680:	4b2d      	ldr	r3, [pc, #180]	; (a738 <MiApp_NoiseDetection.part.0+0xe4>)
    a682:	4681      	mov	r9, r0
    a684:	4698      	mov	r8, r3
    a686:	4c2d      	ldr	r4, [pc, #180]	; (a73c <MiApp_NoiseDetection.part.0+0xe8>)
    a688:	e004      	b.n	a694 <MiApp_NoiseDetection.part.0+0x40>
    a68a:	3301      	adds	r3, #1
    a68c:	b2db      	uxtb	r3, r3
    a68e:	702b      	strb	r3, [r5, #0]
    a690:	2b1f      	cmp	r3, #31
    a692:	d83e      	bhi.n	a712 <MiApp_NoiseDetection.part.0+0xbe>
    a694:	2601      	movs	r6, #1
    a696:	47c0      	blx	r8
    a698:	0032      	movs	r2, r6
    a69a:	782b      	ldrb	r3, [r5, #0]
    a69c:	4649      	mov	r1, r9
    a69e:	409a      	lsls	r2, r3
    a6a0:	400a      	ands	r2, r1
    a6a2:	4210      	tst	r0, r2
    a6a4:	d0f1      	beq.n	a68a <MiApp_NoiseDetection.part.0+0x36>
    a6a6:	0029      	movs	r1, r5
    a6a8:	4b25      	ldr	r3, [pc, #148]	; (a740 <MiApp_NoiseDetection.part.0+0xec>)
    a6aa:	2000      	movs	r0, #0
    a6ac:	4798      	blx	r3
    a6ae:	4f25      	ldr	r7, [pc, #148]	; (a744 <MiApp_NoiseDetection.part.0+0xf0>)
    a6b0:	4b25      	ldr	r3, [pc, #148]	; (a748 <MiApp_NoiseDetection.part.0+0xf4>)
    a6b2:	9800      	ldr	r0, [sp, #0]
    a6b4:	613b      	str	r3, [r7, #16]
    a6b6:	4b25      	ldr	r3, [pc, #148]	; (a74c <MiApp_NoiseDetection.part.0+0xf8>)
    a6b8:	469b      	mov	fp, r3
    a6ba:	4798      	blx	r3
    a6bc:	21fa      	movs	r1, #250	; 0xfa
    a6be:	4b24      	ldr	r3, [pc, #144]	; (a750 <MiApp_NoiseDetection.part.0+0xfc>)
    a6c0:	0089      	lsls	r1, r1, #2
    a6c2:	469a      	mov	sl, r3
    a6c4:	4798      	blx	r3
    a6c6:	6078      	str	r0, [r7, #4]
    a6c8:	9800      	ldr	r0, [sp, #0]
    a6ca:	47d8      	blx	fp
    a6cc:	21fa      	movs	r1, #250	; 0xfa
    a6ce:	0089      	lsls	r1, r1, #2
    a6d0:	47d0      	blx	sl
    a6d2:	2300      	movs	r3, #0
    a6d4:	60b8      	str	r0, [r7, #8]
    a6d6:	733b      	strb	r3, [r7, #12]
    a6d8:	0038      	movs	r0, r7
    a6da:	4b1e      	ldr	r3, [pc, #120]	; (a754 <MiApp_NoiseDetection.part.0+0x100>)
    a6dc:	4798      	blx	r3
    a6de:	4f1e      	ldr	r7, [pc, #120]	; (a758 <MiApp_NoiseDetection.part.0+0x104>)
    a6e0:	4b1e      	ldr	r3, [pc, #120]	; (a75c <MiApp_NoiseDetection.part.0+0x108>)
    a6e2:	703e      	strb	r6, [r7, #0]
    a6e4:	469a      	mov	sl, r3
    a6e6:	2600      	movs	r6, #0
    a6e8:	e000      	b.n	a6ec <MiApp_NoiseDetection.part.0+0x98>
    a6ea:	47a0      	blx	r4
    a6ec:	2001      	movs	r0, #1
    a6ee:	47d0      	blx	sl
    a6f0:	1c03      	adds	r3, r0, #0
    a6f2:	42b0      	cmp	r0, r6
    a6f4:	d200      	bcs.n	a6f8 <MiApp_NoiseDetection.part.0+0xa4>
    a6f6:	1c33      	adds	r3, r6, #0
    a6f8:	b2de      	uxtb	r6, r3
    a6fa:	783b      	ldrb	r3, [r7, #0]
    a6fc:	2b00      	cmp	r3, #0
    a6fe:	d1f4      	bne.n	a6ea <MiApp_NoiseDetection.part.0+0x96>
    a700:	9b01      	ldr	r3, [sp, #4]
    a702:	429e      	cmp	r6, r3
    a704:	d30d      	bcc.n	a722 <MiApp_NoiseDetection.part.0+0xce>
    a706:	782b      	ldrb	r3, [r5, #0]
    a708:	3301      	adds	r3, #1
    a70a:	b2db      	uxtb	r3, r3
    a70c:	702b      	strb	r3, [r5, #0]
    a70e:	2b1f      	cmp	r3, #31
    a710:	d9c0      	bls.n	a694 <MiApp_NoiseDetection.part.0+0x40>
    a712:	9802      	ldr	r0, [sp, #8]
    a714:	b007      	add	sp, #28
    a716:	bc3c      	pop	{r2, r3, r4, r5}
    a718:	4690      	mov	r8, r2
    a71a:	4699      	mov	r9, r3
    a71c:	46a2      	mov	sl, r4
    a71e:	46ab      	mov	fp, r5
    a720:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a722:	782b      	ldrb	r3, [r5, #0]
    a724:	9a03      	ldr	r2, [sp, #12]
    a726:	9302      	str	r3, [sp, #8]
    a728:	2a00      	cmp	r2, #0
    a72a:	d002      	beq.n	a732 <MiApp_NoiseDetection.part.0+0xde>
    a72c:	7016      	strb	r6, [r2, #0]
    a72e:	9601      	str	r6, [sp, #4]
    a730:	e7ab      	b.n	a68a <MiApp_NoiseDetection.part.0+0x36>
    a732:	9601      	str	r6, [sp, #4]
    a734:	e7a9      	b.n	a68a <MiApp_NoiseDetection.part.0+0x36>
    a736:	46c0      	nop			; (mov r8, r8)
    a738:	00005561 	.word	0x00005561
    a73c:	00006059 	.word	0x00006059
    a740:	00007e51 	.word	0x00007e51
    a744:	2000376c 	.word	0x2000376c
    a748:	0000a3ad 	.word	0x0000a3ad
    a74c:	0000555d 	.word	0x0000555d
    a750:	0000bb5d 	.word	0x0000bb5d
    a754:	00006039 	.word	0x00006039
    a758:	200009cf 	.word	0x200009cf
    a75c:	00005545 	.word	0x00005545

0000a760 <MiApp_StartConnection>:
    a760:	b5f0      	push	{r4, r5, r6, r7, lr}
    a762:	4647      	mov	r7, r8
    a764:	46ce      	mov	lr, r9
    a766:	b580      	push	{r7, lr}
    a768:	000d      	movs	r5, r1
    a76a:	b083      	sub	sp, #12
    a76c:	0017      	movs	r7, r2
    a76e:	001e      	movs	r6, r3
    a770:	2400      	movs	r4, #0
    a772:	290e      	cmp	r1, #14
    a774:	d807      	bhi.n	a786 <MiApp_StartConnection+0x26>
    a776:	2b00      	cmp	r3, #0
    a778:	d005      	beq.n	a786 <MiApp_StartConnection+0x26>
    a77a:	4b2a      	ldr	r3, [pc, #168]	; (a824 <MiApp_StartConnection+0xc4>)
    a77c:	4698      	mov	r8, r3
    a77e:	781b      	ldrb	r3, [r3, #0]
    a780:	4699      	mov	r9, r3
    a782:	2b01      	cmp	r3, #1
    a784:	d005      	beq.n	a792 <MiApp_StartConnection+0x32>
    a786:	0020      	movs	r0, r4
    a788:	b003      	add	sp, #12
    a78a:	bc0c      	pop	{r2, r3}
    a78c:	4690      	mov	r8, r2
    a78e:	4699      	mov	r9, r3
    a790:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a792:	4642      	mov	r2, r8
    a794:	3301      	adds	r3, #1
    a796:	7013      	strb	r3, [r2, #0]
    a798:	2801      	cmp	r0, #1
    a79a:	d007      	beq.n	a7ac <MiApp_StartConnection+0x4c>
    a79c:	2800      	cmp	r0, #0
    a79e:	d022      	beq.n	a7e6 <MiApp_StartConnection+0x86>
    a7a0:	2001      	movs	r0, #1
    a7a2:	47b0      	blx	r6
    a7a4:	4643      	mov	r3, r8
    a7a6:	464a      	mov	r2, r9
    a7a8:	701a      	strb	r2, [r3, #0]
    a7aa:	e7ec      	b.n	a786 <MiApp_StartConnection+0x26>
    a7ac:	491e      	ldr	r1, [pc, #120]	; (a828 <MiApp_StartConnection+0xc8>)
    a7ae:	4b1f      	ldr	r3, [pc, #124]	; (a82c <MiApp_StartConnection+0xcc>)
    a7b0:	481f      	ldr	r0, [pc, #124]	; (a830 <MiApp_StartConnection+0xd0>)
    a7b2:	800b      	strh	r3, [r1, #0]
    a7b4:	4b1f      	ldr	r3, [pc, #124]	; (a834 <MiApp_StartConnection+0xd4>)
    a7b6:	8004      	strh	r4, [r0, #0]
    a7b8:	4798      	blx	r3
    a7ba:	2200      	movs	r2, #0
    a7bc:	4b1e      	ldr	r3, [pc, #120]	; (a838 <MiApp_StartConnection+0xd8>)
    a7be:	0029      	movs	r1, r5
    a7c0:	701a      	strb	r2, [r3, #0]
    a7c2:	466b      	mov	r3, sp
    a7c4:	0038      	movs	r0, r7
    a7c6:	1dda      	adds	r2, r3, #7
    a7c8:	4b1c      	ldr	r3, [pc, #112]	; (a83c <MiApp_StartConnection+0xdc>)
    a7ca:	4798      	blx	r3
    a7cc:	466b      	mov	r3, sp
    a7ce:	1d99      	adds	r1, r3, #6
    a7d0:	7008      	strb	r0, [r1, #0]
    a7d2:	4b1b      	ldr	r3, [pc, #108]	; (a840 <MiApp_StartConnection+0xe0>)
    a7d4:	2000      	movs	r0, #0
    a7d6:	4798      	blx	r3
    a7d8:	2000      	movs	r0, #0
    a7da:	47b0      	blx	r6
    a7dc:	2306      	movs	r3, #6
    a7de:	4642      	mov	r2, r8
    a7e0:	2401      	movs	r4, #1
    a7e2:	7013      	strb	r3, [r2, #0]
    a7e4:	e7cf      	b.n	a786 <MiApp_StartConnection+0x26>
    a7e6:	466b      	mov	r3, sp
    a7e8:	4c0f      	ldr	r4, [pc, #60]	; (a828 <MiApp_StartConnection+0xc8>)
    a7ea:	71d8      	strb	r0, [r3, #7]
    a7ec:	4b0f      	ldr	r3, [pc, #60]	; (a82c <MiApp_StartConnection+0xcc>)
    a7ee:	2101      	movs	r1, #1
    a7f0:	8023      	strh	r3, [r4, #0]
    a7f2:	464b      	mov	r3, r9
    a7f4:	2201      	movs	r2, #1
    a7f6:	423b      	tst	r3, r7
    a7f8:	d00c      	beq.n	a814 <MiApp_StartConnection+0xb4>
    a7fa:	466b      	mov	r3, sp
    a7fc:	2000      	movs	r0, #0
    a7fe:	1dd9      	adds	r1, r3, #7
    a800:	4b0f      	ldr	r3, [pc, #60]	; (a840 <MiApp_StartConnection+0xe0>)
    a802:	4798      	blx	r3
    a804:	2300      	movs	r3, #0
    a806:	480a      	ldr	r0, [pc, #40]	; (a830 <MiApp_StartConnection+0xd0>)
    a808:	0021      	movs	r1, r4
    a80a:	8003      	strh	r3, [r0, #0]
    a80c:	4b09      	ldr	r3, [pc, #36]	; (a834 <MiApp_StartConnection+0xd4>)
    a80e:	4798      	blx	r3
    a810:	e7e2      	b.n	a7d8 <MiApp_StartConnection+0x78>
    a812:	0019      	movs	r1, r3
    a814:	1c4b      	adds	r3, r1, #1
    a816:	0052      	lsls	r2, r2, #1
    a818:	b2db      	uxtb	r3, r3
    a81a:	423a      	tst	r2, r7
    a81c:	d0f9      	beq.n	a812 <MiApp_StartConnection+0xb2>
    a81e:	466b      	mov	r3, sp
    a820:	71d9      	strb	r1, [r3, #7]
    a822:	e7ea      	b.n	a7fa <MiApp_StartConnection+0x9a>
    a824:	200009b0 	.word	0x200009b0
    a828:	2000373c 	.word	0x2000373c
    a82c:	00001234 	.word	0x00001234
    a830:	20003750 	.word	0x20003750
    a834:	00004e59 	.word	0x00004e59
    a838:	200009cf 	.word	0x200009cf
    a83c:	0000a655 	.word	0x0000a655
    a840:	00007e51 	.word	0x00007e51

0000a844 <calculatePermitCapacity>:
    a844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a846:	46de      	mov	lr, fp
    a848:	4657      	mov	r7, sl
    a84a:	4645      	mov	r5, r8
    a84c:	464e      	mov	r6, r9
    a84e:	2320      	movs	r3, #32
    a850:	b5e0      	push	{r5, r6, r7, lr}
    a852:	4d57      	ldr	r5, [pc, #348]	; (a9b0 <calculatePermitCapacity+0x16c>)
    a854:	468a      	mov	sl, r1
    a856:	6829      	ldr	r1, [r5, #0]
    a858:	4683      	mov	fp, r0
    a85a:	5cca      	ldrb	r2, [r1, r3]
    a85c:	2a01      	cmp	r2, #1
    a85e:	d800      	bhi.n	a862 <calculatePermitCapacity+0x1e>
    a860:	e09d      	b.n	a99e <calculatePermitCapacity+0x15a>
    a862:	6808      	ldr	r0, [r1, #0]
    a864:	3a02      	subs	r2, #2
    a866:	b2d2      	uxtb	r2, r2
    a868:	0003      	movs	r3, r0
    a86a:	0054      	lsls	r4, r2, #1
    a86c:	18a2      	adds	r2, r4, r2
    a86e:	2400      	movs	r4, #0
    a870:	0092      	lsls	r2, r2, #2
    a872:	3218      	adds	r2, #24
    a874:	330c      	adds	r3, #12
    a876:	1880      	adds	r0, r0, r2
    a878:	781a      	ldrb	r2, [r3, #0]
    a87a:	2aff      	cmp	r2, #255	; 0xff
    a87c:	d115      	bne.n	a8aa <calculatePermitCapacity+0x66>
    a87e:	785a      	ldrb	r2, [r3, #1]
    a880:	2aff      	cmp	r2, #255	; 0xff
    a882:	d112      	bne.n	a8aa <calculatePermitCapacity+0x66>
    a884:	789a      	ldrb	r2, [r3, #2]
    a886:	2aff      	cmp	r2, #255	; 0xff
    a888:	d10f      	bne.n	a8aa <calculatePermitCapacity+0x66>
    a88a:	78da      	ldrb	r2, [r3, #3]
    a88c:	2aff      	cmp	r2, #255	; 0xff
    a88e:	d10c      	bne.n	a8aa <calculatePermitCapacity+0x66>
    a890:	791a      	ldrb	r2, [r3, #4]
    a892:	2aff      	cmp	r2, #255	; 0xff
    a894:	d109      	bne.n	a8aa <calculatePermitCapacity+0x66>
    a896:	795a      	ldrb	r2, [r3, #5]
    a898:	2aff      	cmp	r2, #255	; 0xff
    a89a:	d106      	bne.n	a8aa <calculatePermitCapacity+0x66>
    a89c:	799a      	ldrb	r2, [r3, #6]
    a89e:	2aff      	cmp	r2, #255	; 0xff
    a8a0:	d103      	bne.n	a8aa <calculatePermitCapacity+0x66>
    a8a2:	79da      	ldrb	r2, [r3, #7]
    a8a4:	2aff      	cmp	r2, #255	; 0xff
    a8a6:	d100      	bne.n	a8aa <calculatePermitCapacity+0x66>
    a8a8:	2401      	movs	r4, #1
    a8aa:	330c      	adds	r3, #12
    a8ac:	4298      	cmp	r0, r3
    a8ae:	d1e3      	bne.n	a878 <calculatePermitCapacity+0x34>
    a8b0:	2323      	movs	r3, #35	; 0x23
    a8b2:	5cce      	ldrb	r6, [r1, r3]
    a8b4:	2e00      	cmp	r6, #0
    a8b6:	d100      	bne.n	a8ba <calculatePermitCapacity+0x76>
    a8b8:	e073      	b.n	a9a2 <calculatePermitCapacity+0x15e>
    a8ba:	1e72      	subs	r2, r6, #1
    a8bc:	b2d2      	uxtb	r2, r2
    a8be:	688b      	ldr	r3, [r1, #8]
    a8c0:	3201      	adds	r2, #1
    a8c2:	0112      	lsls	r2, r2, #4
    a8c4:	189f      	adds	r7, r3, r2
    a8c6:	2200      	movs	r2, #0
    a8c8:	7818      	ldrb	r0, [r3, #0]
    a8ca:	28ff      	cmp	r0, #255	; 0xff
    a8cc:	d164      	bne.n	a998 <calculatePermitCapacity+0x154>
    a8ce:	7858      	ldrb	r0, [r3, #1]
    a8d0:	28ff      	cmp	r0, #255	; 0xff
    a8d2:	d161      	bne.n	a998 <calculatePermitCapacity+0x154>
    a8d4:	7898      	ldrb	r0, [r3, #2]
    a8d6:	28ff      	cmp	r0, #255	; 0xff
    a8d8:	d15e      	bne.n	a998 <calculatePermitCapacity+0x154>
    a8da:	78d8      	ldrb	r0, [r3, #3]
    a8dc:	28ff      	cmp	r0, #255	; 0xff
    a8de:	d15b      	bne.n	a998 <calculatePermitCapacity+0x154>
    a8e0:	7918      	ldrb	r0, [r3, #4]
    a8e2:	28ff      	cmp	r0, #255	; 0xff
    a8e4:	d158      	bne.n	a998 <calculatePermitCapacity+0x154>
    a8e6:	7958      	ldrb	r0, [r3, #5]
    a8e8:	28ff      	cmp	r0, #255	; 0xff
    a8ea:	d155      	bne.n	a998 <calculatePermitCapacity+0x154>
    a8ec:	7998      	ldrb	r0, [r3, #6]
    a8ee:	28ff      	cmp	r0, #255	; 0xff
    a8f0:	d152      	bne.n	a998 <calculatePermitCapacity+0x154>
    a8f2:	79d8      	ldrb	r0, [r3, #7]
    a8f4:	28ff      	cmp	r0, #255	; 0xff
    a8f6:	d14f      	bne.n	a998 <calculatePermitCapacity+0x154>
    a8f8:	2401      	movs	r4, #1
    a8fa:	3310      	adds	r3, #16
    a8fc:	42bb      	cmp	r3, r7
    a8fe:	d1e3      	bne.n	a8c8 <calculatePermitCapacity+0x84>
    a900:	2364      	movs	r3, #100	; 0x64
    a902:	1ab2      	subs	r2, r6, r2
    a904:	4353      	muls	r3, r2
    a906:	0030      	movs	r0, r6
    a908:	469c      	mov	ip, r3
    a90a:	2324      	movs	r3, #36	; 0x24
    a90c:	5cca      	ldrb	r2, [r1, r3]
    a90e:	2a01      	cmp	r2, #1
    a910:	d94b      	bls.n	a9aa <calculatePermitCapacity+0x166>
    a912:	3a02      	subs	r2, #2
    a914:	b2d2      	uxtb	r2, r2
    a916:	0096      	lsls	r6, r2, #2
    a918:	68c9      	ldr	r1, [r1, #12]
    a91a:	18b2      	adds	r2, r6, r2
    a91c:	0092      	lsls	r2, r2, #2
    a91e:	3228      	adds	r2, #40	; 0x28
    a920:	000b      	movs	r3, r1
    a922:	188e      	adds	r6, r1, r2
    a924:	2200      	movs	r2, #0
    a926:	3314      	adds	r3, #20
    a928:	7819      	ldrb	r1, [r3, #0]
    a92a:	29ff      	cmp	r1, #255	; 0xff
    a92c:	d131      	bne.n	a992 <calculatePermitCapacity+0x14e>
    a92e:	7859      	ldrb	r1, [r3, #1]
    a930:	29ff      	cmp	r1, #255	; 0xff
    a932:	d12e      	bne.n	a992 <calculatePermitCapacity+0x14e>
    a934:	7899      	ldrb	r1, [r3, #2]
    a936:	29ff      	cmp	r1, #255	; 0xff
    a938:	d12b      	bne.n	a992 <calculatePermitCapacity+0x14e>
    a93a:	78d9      	ldrb	r1, [r3, #3]
    a93c:	29ff      	cmp	r1, #255	; 0xff
    a93e:	d128      	bne.n	a992 <calculatePermitCapacity+0x14e>
    a940:	7919      	ldrb	r1, [r3, #4]
    a942:	29ff      	cmp	r1, #255	; 0xff
    a944:	d125      	bne.n	a992 <calculatePermitCapacity+0x14e>
    a946:	7959      	ldrb	r1, [r3, #5]
    a948:	29ff      	cmp	r1, #255	; 0xff
    a94a:	d122      	bne.n	a992 <calculatePermitCapacity+0x14e>
    a94c:	7999      	ldrb	r1, [r3, #6]
    a94e:	29ff      	cmp	r1, #255	; 0xff
    a950:	d11f      	bne.n	a992 <calculatePermitCapacity+0x14e>
    a952:	79d9      	ldrb	r1, [r3, #7]
    a954:	29ff      	cmp	r1, #255	; 0xff
    a956:	d11c      	bne.n	a992 <calculatePermitCapacity+0x14e>
    a958:	2401      	movs	r4, #1
    a95a:	3314      	adds	r3, #20
    a95c:	429e      	cmp	r6, r3
    a95e:	d1e3      	bne.n	a928 <calculatePermitCapacity+0xe4>
    a960:	4691      	mov	r9, r2
    a962:	4b14      	ldr	r3, [pc, #80]	; (a9b4 <calculatePermitCapacity+0x170>)
    a964:	0001      	movs	r1, r0
    a966:	4660      	mov	r0, ip
    a968:	4698      	mov	r8, r3
    a96a:	4798      	blx	r3
    a96c:	465b      	mov	r3, fp
    a96e:	7018      	strb	r0, [r3, #0]
    a970:	2324      	movs	r3, #36	; 0x24
    a972:	682a      	ldr	r2, [r5, #0]
    a974:	2064      	movs	r0, #100	; 0x64
    a976:	5cd1      	ldrb	r1, [r2, r3]
    a978:	464b      	mov	r3, r9
    a97a:	1aca      	subs	r2, r1, r3
    a97c:	4350      	muls	r0, r2
    a97e:	47c0      	blx	r8
    a980:	4653      	mov	r3, sl
    a982:	7018      	strb	r0, [r3, #0]
    a984:	0020      	movs	r0, r4
    a986:	bc3c      	pop	{r2, r3, r4, r5}
    a988:	4690      	mov	r8, r2
    a98a:	4699      	mov	r9, r3
    a98c:	46a2      	mov	sl, r4
    a98e:	46ab      	mov	fp, r5
    a990:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a992:	3201      	adds	r2, #1
    a994:	b2d2      	uxtb	r2, r2
    a996:	e7e0      	b.n	a95a <calculatePermitCapacity+0x116>
    a998:	3201      	adds	r2, #1
    a99a:	b2d2      	uxtb	r2, r2
    a99c:	e7ad      	b.n	a8fa <calculatePermitCapacity+0xb6>
    a99e:	2400      	movs	r4, #0
    a9a0:	e786      	b.n	a8b0 <calculatePermitCapacity+0x6c>
    a9a2:	2300      	movs	r3, #0
    a9a4:	2000      	movs	r0, #0
    a9a6:	469c      	mov	ip, r3
    a9a8:	e7af      	b.n	a90a <calculatePermitCapacity+0xc6>
    a9aa:	2300      	movs	r3, #0
    a9ac:	4699      	mov	r9, r3
    a9ae:	e7d8      	b.n	a962 <calculatePermitCapacity+0x11e>
    a9b0:	20003708 	.word	0x20003708
    a9b4:	0000bc71 	.word	0x0000bc71

0000a9b8 <handleJoinMessage>:
    a9b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    a9ba:	4645      	mov	r5, r8
    a9bc:	4657      	mov	r7, sl
    a9be:	464e      	mov	r6, r9
    a9c0:	46de      	mov	lr, fp
    a9c2:	b5e0      	push	{r5, r6, r7, lr}
    a9c4:	001d      	movs	r5, r3
    a9c6:	b091      	sub	sp, #68	; 0x44
    a9c8:	ab1a      	add	r3, sp, #104	; 0x68
    a9ca:	781b      	ldrb	r3, [r3, #0]
    a9cc:	0006      	movs	r6, r0
    a9ce:	4698      	mov	r8, r3
    a9d0:	782b      	ldrb	r3, [r5, #0]
    a9d2:	000f      	movs	r7, r1
    a9d4:	0014      	movs	r4, r2
    a9d6:	2b03      	cmp	r3, #3
    a9d8:	d100      	bne.n	a9dc <handleJoinMessage+0x24>
    a9da:	e0b6      	b.n	ab4a <handleJoinMessage+0x192>
    a9dc:	d957      	bls.n	aa8e <handleJoinMessage+0xd6>
    a9de:	2b05      	cmp	r3, #5
    a9e0:	d00d      	beq.n	a9fe <handleJoinMessage+0x46>
    a9e2:	2b07      	cmp	r3, #7
    a9e4:	d104      	bne.n	a9f0 <handleJoinMessage+0x38>
    a9e6:	4bd4      	ldr	r3, [pc, #848]	; (ad38 <handleJoinMessage+0x380>)
    a9e8:	781b      	ldrb	r3, [r3, #0]
    a9ea:	2b06      	cmp	r3, #6
    a9ec:	d100      	bne.n	a9f0 <handleJoinMessage+0x38>
    a9ee:	e10d      	b.n	ac0c <handleJoinMessage+0x254>
    a9f0:	b011      	add	sp, #68	; 0x44
    a9f2:	bc3c      	pop	{r2, r3, r4, r5}
    a9f4:	4690      	mov	r8, r2
    a9f6:	4699      	mov	r9, r3
    a9f8:	46a2      	mov	sl, r4
    a9fa:	46ab      	mov	fp, r5
    a9fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a9fe:	2400      	movs	r4, #0
    aa00:	ab02      	add	r3, sp, #8
    aa02:	82dc      	strh	r4, [r3, #22]
    aa04:	4bcc      	ldr	r3, [pc, #816]	; (ad38 <handleJoinMessage+0x380>)
    aa06:	781f      	ldrb	r7, [r3, #0]
    aa08:	2f06      	cmp	r7, #6
    aa0a:	d1f1      	bne.n	a9f0 <handleJoinMessage+0x38>
    aa0c:	1c68      	adds	r0, r5, #1
    aa0e:	2300      	movs	r3, #0
    aa10:	4dca      	ldr	r5, [pc, #808]	; (ad3c <handleJoinMessage+0x384>)
    aa12:	2205      	movs	r2, #5
    aa14:	2102      	movs	r1, #2
    aa16:	47a8      	blx	r5
    aa18:	4bc9      	ldr	r3, [pc, #804]	; (ad40 <handleJoinMessage+0x388>)
    aa1a:	0005      	movs	r5, r0
    aa1c:	4298      	cmp	r0, r3
    aa1e:	d0e7      	beq.n	a9f0 <handleJoinMessage+0x38>
    aa20:	2078      	movs	r0, #120	; 0x78
    aa22:	4bc8      	ldr	r3, [pc, #800]	; (ad44 <handleJoinMessage+0x38c>)
    aa24:	4798      	blx	r3
    aa26:	4680      	mov	r8, r0
    aa28:	2800      	cmp	r0, #0
    aa2a:	d0e1      	beq.n	a9f0 <handleJoinMessage+0x38>
    aa2c:	4bc6      	ldr	r3, [pc, #792]	; (ad48 <handleJoinMessage+0x390>)
    aa2e:	88f2      	ldrh	r2, [r6, #6]
    aa30:	8819      	ldrh	r1, [r3, #0]
    aa32:	ab08      	add	r3, sp, #32
    aa34:	4699      	mov	r9, r3
    aa36:	b289      	uxth	r1, r1
    aa38:	20ff      	movs	r0, #255	; 0xff
    aa3a:	4ec4      	ldr	r6, [pc, #784]	; (ad4c <handleJoinMessage+0x394>)
    aa3c:	47b0      	blx	r6
    aa3e:	4641      	mov	r1, r8
    aa40:	4648      	mov	r0, r9
    aa42:	4bc3      	ldr	r3, [pc, #780]	; (ad50 <handleJoinMessage+0x398>)
    aa44:	4798      	blx	r3
    aa46:	4643      	mov	r3, r8
    aa48:	4642      	mov	r2, r8
    aa4a:	541f      	strb	r7, [r3, r0]
    aa4c:	1c43      	adds	r3, r0, #1
    aa4e:	b2db      	uxtb	r3, r3
    aa50:	54d5      	strb	r5, [r2, r3]
    aa52:	1c83      	adds	r3, r0, #2
    aa54:	b2db      	uxtb	r3, r3
    aa56:	0a2d      	lsrs	r5, r5, #8
    aa58:	54d5      	strb	r5, [r2, r3]
    aa5a:	464b      	mov	r3, r9
    aa5c:	0006      	movs	r6, r0
    aa5e:	8898      	ldrh	r0, [r3, #4]
    aa60:	23ff      	movs	r3, #255	; 0xff
    aa62:	4398      	bics	r0, r3
    aa64:	4bbb      	ldr	r3, [pc, #748]	; (ad54 <handleJoinMessage+0x39c>)
    aa66:	4798      	blx	r3
    aa68:	ab02      	add	r3, sp, #8
    aa6a:	82d8      	strh	r0, [r3, #22]
    aa6c:	4bba      	ldr	r3, [pc, #744]	; (ad58 <handleJoinMessage+0x3a0>)
    aa6e:	aa02      	add	r2, sp, #8
    aa70:	4694      	mov	ip, r2
    aa72:	9303      	str	r3, [sp, #12]
    aa74:	2316      	movs	r3, #22
    aa76:	4463      	add	r3, ip
    aa78:	9301      	str	r3, [sp, #4]
    aa7a:	2302      	movs	r3, #2
    aa7c:	9402      	str	r4, [sp, #8]
    aa7e:	9300      	str	r3, [sp, #0]
    aa80:	2203      	movs	r2, #3
    aa82:	4643      	mov	r3, r8
    aa84:	0031      	movs	r1, r6
    aa86:	4648      	mov	r0, r9
    aa88:	4cb4      	ldr	r4, [pc, #720]	; (ad5c <handleJoinMessage+0x3a4>)
    aa8a:	47a0      	blx	r4
    aa8c:	e7b0      	b.n	a9f0 <handleJoinMessage+0x38>
    aa8e:	2b01      	cmp	r3, #1
    aa90:	d1ae      	bne.n	a9f0 <handleJoinMessage+0x38>
    aa92:	4ba9      	ldr	r3, [pc, #676]	; (ad38 <handleJoinMessage+0x380>)
    aa94:	781b      	ldrb	r3, [r3, #0]
    aa96:	2b06      	cmp	r3, #6
    aa98:	d1aa      	bne.n	a9f0 <handleJoinMessage+0x38>
    aa9a:	4bb1      	ldr	r3, [pc, #708]	; (ad60 <handleJoinMessage+0x3a8>)
    aa9c:	2108      	movs	r1, #8
    aa9e:	4699      	mov	r9, r3
    aaa0:	0018      	movs	r0, r3
    aaa2:	4bb0      	ldr	r3, [pc, #704]	; (ad64 <handleJoinMessage+0x3ac>)
    aaa4:	4798      	blx	r3
    aaa6:	2800      	cmp	r0, #0
    aaa8:	d0a2      	beq.n	a9f0 <handleJoinMessage+0x38>
    aaaa:	2078      	movs	r0, #120	; 0x78
    aaac:	4ba5      	ldr	r3, [pc, #660]	; (ad44 <handleJoinMessage+0x38c>)
    aaae:	4798      	blx	r3
    aab0:	1e05      	subs	r5, r0, #0
    aab2:	d09d      	beq.n	a9f0 <handleJoinMessage+0x38>
    aab4:	4ba4      	ldr	r3, [pc, #656]	; (ad48 <handleJoinMessage+0x390>)
    aab6:	aa08      	add	r2, sp, #32
    aab8:	8819      	ldrh	r1, [r3, #0]
    aaba:	9205      	str	r2, [sp, #20]
    aabc:	0013      	movs	r3, r2
    aabe:	b289      	uxth	r1, r1
    aac0:	2200      	movs	r2, #0
    aac2:	2001      	movs	r0, #1
    aac4:	4ea1      	ldr	r6, [pc, #644]	; (ad4c <handleJoinMessage+0x394>)
    aac6:	47b0      	blx	r6
    aac8:	2220      	movs	r2, #32
    aaca:	9e05      	ldr	r6, [sp, #20]
    aacc:	0029      	movs	r1, r5
    aace:	7873      	ldrb	r3, [r6, #1]
    aad0:	0030      	movs	r0, r6
    aad2:	4313      	orrs	r3, r2
    aad4:	7073      	strb	r3, [r6, #1]
    aad6:	4b9e      	ldr	r3, [pc, #632]	; (ad50 <handleJoinMessage+0x398>)
    aad8:	4798      	blx	r3
    aada:	2302      	movs	r3, #2
    aadc:	542b      	strb	r3, [r5, r0]
    aade:	4ba2      	ldr	r3, [pc, #648]	; (ad68 <handleJoinMessage+0x3b0>)
    aae0:	4680      	mov	r8, r0
    aae2:	781a      	ldrb	r2, [r3, #0]
    aae4:	0003      	movs	r3, r0
    aae6:	3301      	adds	r3, #1
    aae8:	b2db      	uxtb	r3, r3
    aaea:	54ea      	strb	r2, [r5, r3]
    aaec:	4b9f      	ldr	r3, [pc, #636]	; (ad6c <handleJoinMessage+0x3b4>)
    aaee:	469a      	mov	sl, r3
    aaf0:	4b9f      	ldr	r3, [pc, #636]	; (ad70 <handleJoinMessage+0x3b8>)
    aaf2:	4651      	mov	r1, sl
    aaf4:	469b      	mov	fp, r3
    aaf6:	0018      	movs	r0, r3
    aaf8:	4b9e      	ldr	r3, [pc, #632]	; (ad74 <handleJoinMessage+0x3bc>)
    aafa:	4798      	blx	r3
    aafc:	4b9e      	ldr	r3, [pc, #632]	; (ad78 <handleJoinMessage+0x3c0>)
    aafe:	4649      	mov	r1, r9
    ab00:	7018      	strb	r0, [r3, #0]
    ab02:	4643      	mov	r3, r8
    ab04:	3302      	adds	r3, #2
    ab06:	b2db      	uxtb	r3, r3
    ab08:	54e8      	strb	r0, [r5, r3]
    ab0a:	465b      	mov	r3, fp
    ab0c:	781a      	ldrb	r2, [r3, #0]
    ab0e:	4643      	mov	r3, r8
    ab10:	3303      	adds	r3, #3
    ab12:	b2db      	uxtb	r3, r3
    ab14:	54ea      	strb	r2, [r5, r3]
    ab16:	4653      	mov	r3, sl
    ab18:	781a      	ldrb	r2, [r3, #0]
    ab1a:	4643      	mov	r3, r8
    ab1c:	3304      	adds	r3, #4
    ab1e:	b2db      	uxtb	r3, r3
    ab20:	54ea      	strb	r2, [r5, r3]
    ab22:	4643      	mov	r3, r8
    ab24:	1d58      	adds	r0, r3, #5
    ab26:	b2c0      	uxtb	r0, r0
    ab28:	1828      	adds	r0, r5, r0
    ab2a:	2208      	movs	r2, #8
    ab2c:	4b93      	ldr	r3, [pc, #588]	; (ad7c <handleJoinMessage+0x3c4>)
    ab2e:	4798      	blx	r3
    ab30:	4b89      	ldr	r3, [pc, #548]	; (ad58 <handleJoinMessage+0x3a0>)
    ab32:	9401      	str	r4, [sp, #4]
    ab34:	9303      	str	r3, [sp, #12]
    ab36:	2300      	movs	r3, #0
    ab38:	9700      	str	r7, [sp, #0]
    ab3a:	9302      	str	r3, [sp, #8]
    ab3c:	220d      	movs	r2, #13
    ab3e:	002b      	movs	r3, r5
    ab40:	4641      	mov	r1, r8
    ab42:	0030      	movs	r0, r6
    ab44:	4c85      	ldr	r4, [pc, #532]	; (ad5c <handleJoinMessage+0x3a4>)
    ab46:	47a0      	blx	r4
    ab48:	e752      	b.n	a9f0 <handleJoinMessage+0x38>
    ab4a:	78ab      	ldrb	r3, [r5, #2]
    ab4c:	786e      	ldrb	r6, [r5, #1]
    ab4e:	469a      	mov	sl, r3
    ab50:	4b79      	ldr	r3, [pc, #484]	; (ad38 <handleJoinMessage+0x380>)
    ab52:	781b      	ldrb	r3, [r3, #0]
    ab54:	2b06      	cmp	r3, #6
    ab56:	d000      	beq.n	ab5a <handleJoinMessage+0x1a2>
    ab58:	e74a      	b.n	a9f0 <handleJoinMessage+0x38>
    ab5a:	2078      	movs	r0, #120	; 0x78
    ab5c:	4b79      	ldr	r3, [pc, #484]	; (ad44 <handleJoinMessage+0x38c>)
    ab5e:	4798      	blx	r3
    ab60:	4681      	mov	r9, r0
    ab62:	2800      	cmp	r0, #0
    ab64:	d100      	bne.n	ab68 <handleJoinMessage+0x1b0>
    ab66:	e743      	b.n	a9f0 <handleJoinMessage+0x38>
    ab68:	1ceb      	adds	r3, r5, #3
    ab6a:	4652      	mov	r2, sl
    ab6c:	1c31      	adds	r1, r6, #0
    ab6e:	4d73      	ldr	r5, [pc, #460]	; (ad3c <handleJoinMessage+0x384>)
    ab70:	0020      	movs	r0, r4
    ab72:	47a8      	blx	r5
    ab74:	4b74      	ldr	r3, [pc, #464]	; (ad48 <handleJoinMessage+0x390>)
    ab76:	ad08      	add	r5, sp, #32
    ab78:	8819      	ldrh	r1, [r3, #0]
    ab7a:	2201      	movs	r2, #1
    ab7c:	b289      	uxth	r1, r1
    ab7e:	002b      	movs	r3, r5
    ab80:	4683      	mov	fp, r0
    ab82:	4e72      	ldr	r6, [pc, #456]	; (ad4c <handleJoinMessage+0x394>)
    ab84:	2001      	movs	r0, #1
    ab86:	47b0      	blx	r6
    ab88:	2220      	movs	r2, #32
    ab8a:	786b      	ldrb	r3, [r5, #1]
    ab8c:	4649      	mov	r1, r9
    ab8e:	4313      	orrs	r3, r2
    ab90:	706b      	strb	r3, [r5, #1]
    ab92:	0028      	movs	r0, r5
    ab94:	4b6e      	ldr	r3, [pc, #440]	; (ad50 <handleJoinMessage+0x398>)
    ab96:	4798      	blx	r3
    ab98:	2204      	movs	r2, #4
    ab9a:	4649      	mov	r1, r9
    ab9c:	0003      	movs	r3, r0
    ab9e:	540a      	strb	r2, [r1, r0]
    aba0:	4a67      	ldr	r2, [pc, #412]	; (ad40 <handleJoinMessage+0x388>)
    aba2:	3301      	adds	r3, #1
    aba4:	4682      	mov	sl, r0
    aba6:	b2db      	uxtb	r3, r3
    aba8:	4593      	cmp	fp, r2
    abaa:	d100      	bne.n	abae <handleJoinMessage+0x1f6>
    abac:	e11e      	b.n	adec <handleJoinMessage+0x434>
    abae:	1c86      	adds	r6, r0, #2
    abb0:	b2f2      	uxtb	r2, r6
    abb2:	9205      	str	r2, [sp, #20]
    abb4:	2200      	movs	r2, #0
    abb6:	4658      	mov	r0, fp
    abb8:	54ca      	strb	r2, [r1, r3]
    abba:	4e71      	ldr	r6, [pc, #452]	; (ad80 <handleJoinMessage+0x3c8>)
    abbc:	4643      	mov	r3, r8
    abbe:	3201      	adds	r2, #1
    abc0:	4659      	mov	r1, fp
    abc2:	47b0      	blx	r6
    abc4:	464b      	mov	r3, r9
    abc6:	465a      	mov	r2, fp
    abc8:	9e05      	ldr	r6, [sp, #20]
    abca:	4649      	mov	r1, r9
    abcc:	559a      	strb	r2, [r3, r6]
    abce:	0032      	movs	r2, r6
    abd0:	465b      	mov	r3, fp
    abd2:	3201      	adds	r2, #1
    abd4:	b2d2      	uxtb	r2, r2
    abd6:	0a1b      	lsrs	r3, r3, #8
    abd8:	548b      	strb	r3, [r1, r2]
    abda:	4b6a      	ldr	r3, [pc, #424]	; (ad84 <handleJoinMessage+0x3cc>)
    abdc:	1cb0      	adds	r0, r6, #2
    abde:	6819      	ldr	r1, [r3, #0]
    abe0:	b2c0      	uxtb	r0, r0
    abe2:	4448      	add	r0, r9
    abe4:	3110      	adds	r1, #16
    abe6:	2210      	movs	r2, #16
    abe8:	4b64      	ldr	r3, [pc, #400]	; (ad7c <handleJoinMessage+0x3c4>)
    abea:	4798      	blx	r3
    abec:	4653      	mov	r3, sl
    abee:	1af2      	subs	r2, r6, r3
    abf0:	4b59      	ldr	r3, [pc, #356]	; (ad58 <handleJoinMessage+0x3a0>)
    abf2:	3212      	adds	r2, #18
    abf4:	9303      	str	r3, [sp, #12]
    abf6:	2300      	movs	r3, #0
    abf8:	9401      	str	r4, [sp, #4]
    abfa:	9302      	str	r3, [sp, #8]
    abfc:	b2d2      	uxtb	r2, r2
    abfe:	9700      	str	r7, [sp, #0]
    ac00:	464b      	mov	r3, r9
    ac02:	4651      	mov	r1, sl
    ac04:	0028      	movs	r0, r5
    ac06:	4c55      	ldr	r4, [pc, #340]	; (ad5c <handleJoinMessage+0x3a4>)
    ac08:	47a0      	blx	r4
    ac0a:	e6f1      	b.n	a9f0 <handleJoinMessage+0x38>
    ac0c:	88c3      	ldrh	r3, [r0, #6]
    ac0e:	4698      	mov	r8, r3
    ac10:	23ff      	movs	r3, #255	; 0xff
    ac12:	4642      	mov	r2, r8
    ac14:	4213      	tst	r3, r2
    ac16:	d131      	bne.n	ac7c <handleJoinMessage+0x2c4>
    ac18:	439a      	bics	r2, r3
    ac1a:	d02f      	beq.n	ac7c <handleJoinMessage+0x2c4>
    ac1c:	4b5a      	ldr	r3, [pc, #360]	; (ad88 <handleJoinMessage+0x3d0>)
    ac1e:	4699      	mov	r9, r3
    ac20:	681b      	ldr	r3, [r3, #0]
    ac22:	469b      	mov	fp, r3
    ac24:	2320      	movs	r3, #32
    ac26:	465a      	mov	r2, fp
    ac28:	5cd2      	ldrb	r2, [r2, r3]
    ac2a:	2a01      	cmp	r2, #1
    ac2c:	d926      	bls.n	ac7c <handleJoinMessage+0x2c4>
    ac2e:	4b57      	ldr	r3, [pc, #348]	; (ad8c <handleJoinMessage+0x3d4>)
    ac30:	4644      	mov	r4, r8
    ac32:	2701      	movs	r7, #1
    ac34:	46a8      	mov	r8, r5
    ac36:	469a      	mov	sl, r3
    ac38:	465d      	mov	r5, fp
    ac3a:	e003      	b.n	ac44 <handleJoinMessage+0x28c>
    ac3c:	3701      	adds	r7, #1
    ac3e:	b2ff      	uxtb	r7, r7
    ac40:	4297      	cmp	r7, r2
    ac42:	d219      	bcs.n	ac78 <handleJoinMessage+0x2c0>
    ac44:	0a23      	lsrs	r3, r4, #8
    ac46:	429f      	cmp	r7, r3
    ac48:	d1f8      	bne.n	ac3c <handleJoinMessage+0x284>
    ac4a:	682b      	ldr	r3, [r5, #0]
    ac4c:	0078      	lsls	r0, r7, #1
    ac4e:	469b      	mov	fp, r3
    ac50:	4643      	mov	r3, r8
    ac52:	19c0      	adds	r0, r0, r7
    ac54:	0080      	lsls	r0, r0, #2
    ac56:	4483      	add	fp, r0
    ac58:	1c59      	adds	r1, r3, #1
    ac5a:	2208      	movs	r2, #8
    ac5c:	4658      	mov	r0, fp
    ac5e:	47d0      	blx	sl
    ac60:	2800      	cmp	r0, #0
    ac62:	d000      	beq.n	ac66 <handleJoinMessage+0x2ae>
    ac64:	e094      	b.n	ad90 <handleJoinMessage+0x3d8>
    ac66:	465a      	mov	r2, fp
    ac68:	8beb      	ldrh	r3, [r5, #30]
    ac6a:	6093      	str	r3, [r2, #8]
    ac6c:	464b      	mov	r3, r9
    ac6e:	681d      	ldr	r5, [r3, #0]
    ac70:	2320      	movs	r3, #32
    ac72:	88f4      	ldrh	r4, [r6, #6]
    ac74:	5cea      	ldrb	r2, [r5, r3]
    ac76:	e7e1      	b.n	ac3c <handleJoinMessage+0x284>
    ac78:	4645      	mov	r5, r8
    ac7a:	46a0      	mov	r8, r4
    ac7c:	4643      	mov	r3, r8
    ac7e:	061b      	lsls	r3, r3, #24
    ac80:	d400      	bmi.n	ac84 <handleJoinMessage+0x2cc>
    ac82:	e6b5      	b.n	a9f0 <handleJoinMessage+0x38>
    ac84:	4b40      	ldr	r3, [pc, #256]	; (ad88 <handleJoinMessage+0x3d0>)
    ac86:	4699      	mov	r9, r3
    ac88:	681b      	ldr	r3, [r3, #0]
    ac8a:	469b      	mov	fp, r3
    ac8c:	2323      	movs	r3, #35	; 0x23
    ac8e:	465a      	mov	r2, fp
    ac90:	5cd2      	ldrb	r2, [r2, r3]
    ac92:	2a00      	cmp	r2, #0
    ac94:	d100      	bne.n	ac98 <handleJoinMessage+0x2e0>
    ac96:	e6ab      	b.n	a9f0 <handleJoinMessage+0x38>
    ac98:	4b3c      	ldr	r3, [pc, #240]	; (ad8c <handleJoinMessage+0x3d4>)
    ac9a:	4647      	mov	r7, r8
    ac9c:	2400      	movs	r4, #0
    ac9e:	46a8      	mov	r8, r5
    aca0:	469a      	mov	sl, r3
    aca2:	465d      	mov	r5, fp
    aca4:	e005      	b.n	acb2 <handleJoinMessage+0x2fa>
    aca6:	3401      	adds	r4, #1
    aca8:	b2e4      	uxtb	r4, r4
    acaa:	4294      	cmp	r4, r2
    acac:	d300      	bcc.n	acb0 <handleJoinMessage+0x2f8>
    acae:	e69f      	b.n	a9f0 <handleJoinMessage+0x38>
    acb0:	88f7      	ldrh	r7, [r6, #6]
    acb2:	2380      	movs	r3, #128	; 0x80
    acb4:	403b      	ands	r3, r7
    acb6:	429c      	cmp	r4, r3
    acb8:	d1f5      	bne.n	aca6 <handleJoinMessage+0x2ee>
    acba:	68aa      	ldr	r2, [r5, #8]
    acbc:	0123      	lsls	r3, r4, #4
    acbe:	4693      	mov	fp, r2
    acc0:	449b      	add	fp, r3
    acc2:	4643      	mov	r3, r8
    acc4:	2208      	movs	r2, #8
    acc6:	1c59      	adds	r1, r3, #1
    acc8:	4658      	mov	r0, fp
    acca:	47d0      	blx	sl
    accc:	2800      	cmp	r0, #0
    acce:	d107      	bne.n	ace0 <handleJoinMessage+0x328>
    acd0:	465a      	mov	r2, fp
    acd2:	8e6b      	ldrh	r3, [r5, #50]	; 0x32
    acd4:	6093      	str	r3, [r2, #8]
    acd6:	464b      	mov	r3, r9
    acd8:	681d      	ldr	r5, [r3, #0]
    acda:	2323      	movs	r3, #35	; 0x23
    acdc:	5cea      	ldrb	r2, [r5, r3]
    acde:	e7e2      	b.n	aca6 <handleJoinMessage+0x2ee>
    ace0:	ab02      	add	r3, sp, #8
    ace2:	469c      	mov	ip, r3
    ace4:	2516      	movs	r5, #22
    ace6:	2078      	movs	r0, #120	; 0x78
    ace8:	4465      	add	r5, ip
    acea:	4b16      	ldr	r3, [pc, #88]	; (ad44 <handleJoinMessage+0x38c>)
    acec:	802f      	strh	r7, [r5, #0]
    acee:	4798      	blx	r3
    acf0:	1e07      	subs	r7, r0, #0
    acf2:	d076      	beq.n	ade2 <handleJoinMessage+0x42a>
    acf4:	4b14      	ldr	r3, [pc, #80]	; (ad48 <handleJoinMessage+0x390>)
    acf6:	882a      	ldrh	r2, [r5, #0]
    acf8:	8819      	ldrh	r1, [r3, #0]
    acfa:	9505      	str	r5, [sp, #20]
    acfc:	b289      	uxth	r1, r1
    acfe:	ab08      	add	r3, sp, #32
    ad00:	20ff      	movs	r0, #255	; 0xff
    ad02:	4d12      	ldr	r5, [pc, #72]	; (ad4c <handleJoinMessage+0x394>)
    ad04:	47a8      	blx	r5
    ad06:	0039      	movs	r1, r7
    ad08:	4b11      	ldr	r3, [pc, #68]	; (ad50 <handleJoinMessage+0x398>)
    ad0a:	a808      	add	r0, sp, #32
    ad0c:	4798      	blx	r3
    ad0e:	2308      	movs	r3, #8
    ad10:	543b      	strb	r3, [r7, r0]
    ad12:	4b11      	ldr	r3, [pc, #68]	; (ad58 <handleJoinMessage+0x3a0>)
    ad14:	0001      	movs	r1, r0
    ad16:	9303      	str	r3, [sp, #12]
    ad18:	2300      	movs	r3, #0
    ad1a:	9302      	str	r3, [sp, #8]
    ad1c:	9b05      	ldr	r3, [sp, #20]
    ad1e:	2201      	movs	r2, #1
    ad20:	9301      	str	r3, [sp, #4]
    ad22:	2302      	movs	r3, #2
    ad24:	4d0d      	ldr	r5, [pc, #52]	; (ad5c <handleJoinMessage+0x3a4>)
    ad26:	9300      	str	r3, [sp, #0]
    ad28:	a808      	add	r0, sp, #32
    ad2a:	003b      	movs	r3, r7
    ad2c:	47a8      	blx	r5
    ad2e:	464b      	mov	r3, r9
    ad30:	681d      	ldr	r5, [r3, #0]
    ad32:	2323      	movs	r3, #35	; 0x23
    ad34:	5cea      	ldrb	r2, [r5, r3]
    ad36:	e7b6      	b.n	aca6 <handleJoinMessage+0x2ee>
    ad38:	200009b0 	.word	0x200009b0
    ad3c:	0000a3b9 	.word	0x0000a3b9
    ad40:	0000ffff 	.word	0x0000ffff
    ad44:	00005d65 	.word	0x00005d65
    ad48:	20003750 	.word	0x20003750
    ad4c:	00009269 	.word	0x00009269
    ad50:	00009295 	.word	0x00009295
    ad54:	0000b6c5 	.word	0x0000b6c5
    ad58:	0000a645 	.word	0x0000a645
    ad5c:	0000932d 	.word	0x0000932d
    ad60:	20003780 	.word	0x20003780
    ad64:	000081bd 	.word	0x000081bd
    ad68:	20003752 	.word	0x20003752
    ad6c:	200009cc 	.word	0x200009cc
    ad70:	200009ce 	.word	0x200009ce
    ad74:	0000a845 	.word	0x0000a845
    ad78:	200009cd 	.word	0x200009cd
    ad7c:	0000bf03 	.word	0x0000bf03
    ad80:	0000b259 	.word	0x0000b259
    ad84:	2000370c 	.word	0x2000370c
    ad88:	20003708 	.word	0x20003708
    ad8c:	0000bee5 	.word	0x0000bee5
    ad90:	ab02      	add	r3, sp, #8
    ad92:	469c      	mov	ip, r3
    ad94:	2516      	movs	r5, #22
    ad96:	2078      	movs	r0, #120	; 0x78
    ad98:	4465      	add	r5, ip
    ad9a:	4b18      	ldr	r3, [pc, #96]	; (adfc <handleJoinMessage+0x444>)
    ad9c:	802c      	strh	r4, [r5, #0]
    ad9e:	4798      	blx	r3
    ada0:	1e04      	subs	r4, r0, #0
    ada2:	d100      	bne.n	ada6 <handleJoinMessage+0x3ee>
    ada4:	e762      	b.n	ac6c <handleJoinMessage+0x2b4>
    ada6:	4b16      	ldr	r3, [pc, #88]	; (ae00 <handleJoinMessage+0x448>)
    ada8:	882a      	ldrh	r2, [r5, #0]
    adaa:	8819      	ldrh	r1, [r3, #0]
    adac:	9505      	str	r5, [sp, #20]
    adae:	ab08      	add	r3, sp, #32
    adb0:	b289      	uxth	r1, r1
    adb2:	20ff      	movs	r0, #255	; 0xff
    adb4:	4d13      	ldr	r5, [pc, #76]	; (ae04 <handleJoinMessage+0x44c>)
    adb6:	47a8      	blx	r5
    adb8:	0021      	movs	r1, r4
    adba:	a808      	add	r0, sp, #32
    adbc:	4b12      	ldr	r3, [pc, #72]	; (ae08 <handleJoinMessage+0x450>)
    adbe:	4798      	blx	r3
    adc0:	2308      	movs	r3, #8
    adc2:	5423      	strb	r3, [r4, r0]
    adc4:	4b11      	ldr	r3, [pc, #68]	; (ae0c <handleJoinMessage+0x454>)
    adc6:	0001      	movs	r1, r0
    adc8:	9303      	str	r3, [sp, #12]
    adca:	2300      	movs	r3, #0
    adcc:	9302      	str	r3, [sp, #8]
    adce:	9b05      	ldr	r3, [sp, #20]
    add0:	2201      	movs	r2, #1
    add2:	9301      	str	r3, [sp, #4]
    add4:	2302      	movs	r3, #2
    add6:	a808      	add	r0, sp, #32
    add8:	9300      	str	r3, [sp, #0]
    adda:	0023      	movs	r3, r4
    addc:	4c0c      	ldr	r4, [pc, #48]	; (ae10 <handleJoinMessage+0x458>)
    adde:	47a0      	blx	r4
    ade0:	e744      	b.n	ac6c <handleJoinMessage+0x2b4>
    ade2:	464b      	mov	r3, r9
    ade4:	681d      	ldr	r5, [r3, #0]
    ade6:	2323      	movs	r3, #35	; 0x23
    ade8:	5cea      	ldrb	r2, [r5, r3]
    adea:	e75c      	b.n	aca6 <handleJoinMessage+0x2ee>
    adec:	1c86      	adds	r6, r0, #2
    adee:	b2f2      	uxtb	r2, r6
    adf0:	9205      	str	r2, [sp, #20]
    adf2:	4649      	mov	r1, r9
    adf4:	2201      	movs	r2, #1
    adf6:	54ca      	strb	r2, [r1, r3]
    adf8:	e6e4      	b.n	abc4 <handleJoinMessage+0x20c>
    adfa:	46c0      	nop			; (mov r8, r8)
    adfc:	00005d65 	.word	0x00005d65
    ae00:	20003750 	.word	0x20003750
    ae04:	00009269 	.word	0x00009269
    ae08:	00009295 	.word	0x00009295
    ae0c:	0000a645 	.word	0x0000a645
    ae10:	0000932d 	.word	0x0000932d

0000ae14 <coordinatorTableInit>:
    ae14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ae16:	4647      	mov	r7, r8
    ae18:	46ce      	mov	lr, r9
    ae1a:	b580      	push	{r7, lr}
    ae1c:	4b13      	ldr	r3, [pc, #76]	; (ae6c <coordinatorTableInit+0x58>)
    ae1e:	681e      	ldr	r6, [r3, #0]
    ae20:	4698      	mov	r8, r3
    ae22:	2320      	movs	r3, #32
    ae24:	5cf3      	ldrb	r3, [r6, r3]
    ae26:	2b00      	cmp	r3, #0
    ae28:	d01b      	beq.n	ae62 <coordinatorTableInit+0x4e>
    ae2a:	2320      	movs	r3, #32
    ae2c:	2400      	movs	r4, #0
    ae2e:	4699      	mov	r9, r3
    ae30:	4f0f      	ldr	r7, [pc, #60]	; (ae70 <coordinatorTableInit+0x5c>)
    ae32:	0065      	lsls	r5, r4, #1
    ae34:	6830      	ldr	r0, [r6, #0]
    ae36:	192d      	adds	r5, r5, r4
    ae38:	00ad      	lsls	r5, r5, #2
    ae3a:	1940      	adds	r0, r0, r5
    ae3c:	2208      	movs	r2, #8
    ae3e:	21ff      	movs	r1, #255	; 0xff
    ae40:	47b8      	blx	r7
    ae42:	4643      	mov	r3, r8
    ae44:	681e      	ldr	r6, [r3, #0]
    ae46:	2204      	movs	r2, #4
    ae48:	6833      	ldr	r3, [r6, #0]
    ae4a:	21ff      	movs	r1, #255	; 0xff
    ae4c:	469c      	mov	ip, r3
    ae4e:	4465      	add	r5, ip
    ae50:	0028      	movs	r0, r5
    ae52:	3008      	adds	r0, #8
    ae54:	47b8      	blx	r7
    ae56:	464b      	mov	r3, r9
    ae58:	3401      	adds	r4, #1
    ae5a:	5cf3      	ldrb	r3, [r6, r3]
    ae5c:	b2e4      	uxtb	r4, r4
    ae5e:	42a3      	cmp	r3, r4
    ae60:	d8e7      	bhi.n	ae32 <coordinatorTableInit+0x1e>
    ae62:	bc0c      	pop	{r2, r3}
    ae64:	4690      	mov	r8, r2
    ae66:	4699      	mov	r9, r3
    ae68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ae6a:	46c0      	nop			; (mov r8, r8)
    ae6c:	20003708 	.word	0x20003708
    ae70:	0000bf15 	.word	0x0000bf15

0000ae74 <deviceTableInit>:
    ae74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ae76:	4647      	mov	r7, r8
    ae78:	46ce      	mov	lr, r9
    ae7a:	b580      	push	{r7, lr}
    ae7c:	4b27      	ldr	r3, [pc, #156]	; (af1c <deviceTableInit+0xa8>)
    ae7e:	681c      	ldr	r4, [r3, #0]
    ae80:	4698      	mov	r8, r3
    ae82:	2323      	movs	r3, #35	; 0x23
    ae84:	5ce3      	ldrb	r3, [r4, r3]
    ae86:	2b00      	cmp	r3, #0
    ae88:	d01b      	beq.n	aec2 <deviceTableInit+0x4e>
    ae8a:	2323      	movs	r3, #35	; 0x23
    ae8c:	2500      	movs	r5, #0
    ae8e:	4699      	mov	r9, r3
    ae90:	4f23      	ldr	r7, [pc, #140]	; (af20 <deviceTableInit+0xac>)
    ae92:	68a0      	ldr	r0, [r4, #8]
    ae94:	012e      	lsls	r6, r5, #4
    ae96:	2208      	movs	r2, #8
    ae98:	21ff      	movs	r1, #255	; 0xff
    ae9a:	1980      	adds	r0, r0, r6
    ae9c:	47b8      	blx	r7
    ae9e:	4643      	mov	r3, r8
    aea0:	681c      	ldr	r4, [r3, #0]
    aea2:	2204      	movs	r2, #4
    aea4:	68a3      	ldr	r3, [r4, #8]
    aea6:	21ff      	movs	r1, #255	; 0xff
    aea8:	1998      	adds	r0, r3, r6
    aeaa:	3008      	adds	r0, #8
    aeac:	47b8      	blx	r7
    aeae:	22ff      	movs	r2, #255	; 0xff
    aeb0:	68a3      	ldr	r3, [r4, #8]
    aeb2:	3501      	adds	r5, #1
    aeb4:	199b      	adds	r3, r3, r6
    aeb6:	731a      	strb	r2, [r3, #12]
    aeb8:	464b      	mov	r3, r9
    aeba:	5ce3      	ldrb	r3, [r4, r3]
    aebc:	b2ed      	uxtb	r5, r5
    aebe:	42ab      	cmp	r3, r5
    aec0:	d8e7      	bhi.n	ae92 <deviceTableInit+0x1e>
    aec2:	2324      	movs	r3, #36	; 0x24
    aec4:	5ce3      	ldrb	r3, [r4, r3]
    aec6:	2b00      	cmp	r3, #0
    aec8:	d024      	beq.n	af14 <deviceTableInit+0xa0>
    aeca:	2324      	movs	r3, #36	; 0x24
    aecc:	2600      	movs	r6, #0
    aece:	4699      	mov	r9, r3
    aed0:	4f13      	ldr	r7, [pc, #76]	; (af20 <deviceTableInit+0xac>)
    aed2:	00b5      	lsls	r5, r6, #2
    aed4:	68e0      	ldr	r0, [r4, #12]
    aed6:	19ad      	adds	r5, r5, r6
    aed8:	00ad      	lsls	r5, r5, #2
    aeda:	1940      	adds	r0, r0, r5
    aedc:	2208      	movs	r2, #8
    aede:	21ff      	movs	r1, #255	; 0xff
    aee0:	47b8      	blx	r7
    aee2:	4643      	mov	r3, r8
    aee4:	681c      	ldr	r4, [r3, #0]
    aee6:	2204      	movs	r2, #4
    aee8:	68e3      	ldr	r3, [r4, #12]
    aeea:	21ff      	movs	r1, #255	; 0xff
    aeec:	1958      	adds	r0, r3, r5
    aeee:	3008      	adds	r0, #8
    aef0:	47b8      	blx	r7
    aef2:	68e3      	ldr	r3, [r4, #12]
    aef4:	2204      	movs	r2, #4
    aef6:	1958      	adds	r0, r3, r5
    aef8:	300c      	adds	r0, #12
    aefa:	21ff      	movs	r1, #255	; 0xff
    aefc:	47b8      	blx	r7
    aefe:	68e3      	ldr	r3, [r4, #12]
    af00:	3601      	adds	r6, #1
    af02:	469c      	mov	ip, r3
    af04:	23ff      	movs	r3, #255	; 0xff
    af06:	4465      	add	r5, ip
    af08:	742b      	strb	r3, [r5, #16]
    af0a:	464b      	mov	r3, r9
    af0c:	5ce3      	ldrb	r3, [r4, r3]
    af0e:	b2f6      	uxtb	r6, r6
    af10:	42b3      	cmp	r3, r6
    af12:	d8de      	bhi.n	aed2 <deviceTableInit+0x5e>
    af14:	bc0c      	pop	{r2, r3}
    af16:	4690      	mov	r8, r2
    af18:	4699      	mov	r9, r3
    af1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    af1c:	20003708 	.word	0x20003708
    af20:	0000bf15 	.word	0x0000bf15

0000af24 <sendForceLeaveNetwork>:
    af24:	b570      	push	{r4, r5, r6, lr}
    af26:	2516      	movs	r5, #22
    af28:	b08e      	sub	sp, #56	; 0x38
    af2a:	446d      	add	r5, sp
    af2c:	8028      	strh	r0, [r5, #0]
    af2e:	4b11      	ldr	r3, [pc, #68]	; (af74 <sendForceLeaveNetwork+0x50>)
    af30:	2078      	movs	r0, #120	; 0x78
    af32:	4798      	blx	r3
    af34:	1e04      	subs	r4, r0, #0
    af36:	d01a      	beq.n	af6e <sendForceLeaveNetwork+0x4a>
    af38:	4b0f      	ldr	r3, [pc, #60]	; (af78 <sendForceLeaveNetwork+0x54>)
    af3a:	882a      	ldrh	r2, [r5, #0]
    af3c:	8819      	ldrh	r1, [r3, #0]
    af3e:	20ff      	movs	r0, #255	; 0xff
    af40:	b289      	uxth	r1, r1
    af42:	ab06      	add	r3, sp, #24
    af44:	4e0d      	ldr	r6, [pc, #52]	; (af7c <sendForceLeaveNetwork+0x58>)
    af46:	47b0      	blx	r6
    af48:	0021      	movs	r1, r4
    af4a:	4b0d      	ldr	r3, [pc, #52]	; (af80 <sendForceLeaveNetwork+0x5c>)
    af4c:	a806      	add	r0, sp, #24
    af4e:	4798      	blx	r3
    af50:	2308      	movs	r3, #8
    af52:	5423      	strb	r3, [r4, r0]
    af54:	4b0b      	ldr	r3, [pc, #44]	; (af84 <sendForceLeaveNetwork+0x60>)
    af56:	0001      	movs	r1, r0
    af58:	9303      	str	r3, [sp, #12]
    af5a:	2300      	movs	r3, #0
    af5c:	9302      	str	r3, [sp, #8]
    af5e:	3302      	adds	r3, #2
    af60:	9300      	str	r3, [sp, #0]
    af62:	9501      	str	r5, [sp, #4]
    af64:	0023      	movs	r3, r4
    af66:	2201      	movs	r2, #1
    af68:	a806      	add	r0, sp, #24
    af6a:	4c07      	ldr	r4, [pc, #28]	; (af88 <sendForceLeaveNetwork+0x64>)
    af6c:	47a0      	blx	r4
    af6e:	b00e      	add	sp, #56	; 0x38
    af70:	bd70      	pop	{r4, r5, r6, pc}
    af72:	46c0      	nop			; (mov r8, r8)
    af74:	00005d65 	.word	0x00005d65
    af78:	20003750 	.word	0x20003750
    af7c:	00009269 	.word	0x00009269
    af80:	00009295 	.word	0x00009295
    af84:	0000a645 	.word	0x0000a645
    af88:	0000932d 	.word	0x0000932d

0000af8c <isCorrectIeeeAddr>:
    af8c:	7803      	ldrb	r3, [r0, #0]
    af8e:	2bff      	cmp	r3, #255	; 0xff
    af90:	d117      	bne.n	afc2 <isCorrectIeeeAddr+0x36>
    af92:	7843      	ldrb	r3, [r0, #1]
    af94:	2bff      	cmp	r3, #255	; 0xff
    af96:	d114      	bne.n	afc2 <isCorrectIeeeAddr+0x36>
    af98:	7883      	ldrb	r3, [r0, #2]
    af9a:	2bff      	cmp	r3, #255	; 0xff
    af9c:	d111      	bne.n	afc2 <isCorrectIeeeAddr+0x36>
    af9e:	78c3      	ldrb	r3, [r0, #3]
    afa0:	2bff      	cmp	r3, #255	; 0xff
    afa2:	d10e      	bne.n	afc2 <isCorrectIeeeAddr+0x36>
    afa4:	7903      	ldrb	r3, [r0, #4]
    afa6:	2bff      	cmp	r3, #255	; 0xff
    afa8:	d10b      	bne.n	afc2 <isCorrectIeeeAddr+0x36>
    afaa:	7943      	ldrb	r3, [r0, #5]
    afac:	2bff      	cmp	r3, #255	; 0xff
    afae:	d108      	bne.n	afc2 <isCorrectIeeeAddr+0x36>
    afb0:	7983      	ldrb	r3, [r0, #6]
    afb2:	2bff      	cmp	r3, #255	; 0xff
    afb4:	d105      	bne.n	afc2 <isCorrectIeeeAddr+0x36>
    afb6:	79c0      	ldrb	r0, [r0, #7]
    afb8:	38ff      	subs	r0, #255	; 0xff
    afba:	1e43      	subs	r3, r0, #1
    afbc:	4198      	sbcs	r0, r3
    afbe:	b2c0      	uxtb	r0, r0
    afc0:	4770      	bx	lr
    afc2:	2001      	movs	r0, #1
    afc4:	e7fc      	b.n	afc0 <isCorrectIeeeAddr+0x34>
    afc6:	46c0      	nop			; (mov r8, r8)

0000afc8 <keepAliveTimerHandler>:
    afc8:	b5f0      	push	{r4, r5, r6, r7, lr}
    afca:	46c6      	mov	lr, r8
    afcc:	2320      	movs	r3, #32
    afce:	b500      	push	{lr}
    afd0:	4d57      	ldr	r5, [pc, #348]	; (b130 <keepAliveTimerHandler+0x168>)
    afd2:	682a      	ldr	r2, [r5, #0]
    afd4:	5cd7      	ldrb	r7, [r2, r3]
    afd6:	2f00      	cmp	r7, #0
    afd8:	d027      	beq.n	b02a <keepAliveTimerHandler+0x62>
    afda:	4b56      	ldr	r3, [pc, #344]	; (b134 <keepAliveTimerHandler+0x16c>)
    afdc:	2400      	movs	r4, #0
    afde:	4698      	mov	r8, r3
    afe0:	2620      	movs	r6, #32
    afe2:	0060      	lsls	r0, r4, #1
    afe4:	1900      	adds	r0, r0, r4
    afe6:	6813      	ldr	r3, [r2, #0]
    afe8:	0080      	lsls	r0, r0, #2
    afea:	181b      	adds	r3, r3, r0
    afec:	7819      	ldrb	r1, [r3, #0]
    afee:	29ff      	cmp	r1, #255	; 0xff
    aff0:	d000      	beq.n	aff4 <keepAliveTimerHandler+0x2c>
    aff2:	e077      	b.n	b0e4 <keepAliveTimerHandler+0x11c>
    aff4:	7859      	ldrb	r1, [r3, #1]
    aff6:	29ff      	cmp	r1, #255	; 0xff
    aff8:	d000      	beq.n	affc <keepAliveTimerHandler+0x34>
    affa:	e073      	b.n	b0e4 <keepAliveTimerHandler+0x11c>
    affc:	7899      	ldrb	r1, [r3, #2]
    affe:	29ff      	cmp	r1, #255	; 0xff
    b000:	d000      	beq.n	b004 <keepAliveTimerHandler+0x3c>
    b002:	e06f      	b.n	b0e4 <keepAliveTimerHandler+0x11c>
    b004:	78d9      	ldrb	r1, [r3, #3]
    b006:	29ff      	cmp	r1, #255	; 0xff
    b008:	d16c      	bne.n	b0e4 <keepAliveTimerHandler+0x11c>
    b00a:	7919      	ldrb	r1, [r3, #4]
    b00c:	29ff      	cmp	r1, #255	; 0xff
    b00e:	d169      	bne.n	b0e4 <keepAliveTimerHandler+0x11c>
    b010:	7959      	ldrb	r1, [r3, #5]
    b012:	29ff      	cmp	r1, #255	; 0xff
    b014:	d166      	bne.n	b0e4 <keepAliveTimerHandler+0x11c>
    b016:	7999      	ldrb	r1, [r3, #6]
    b018:	29ff      	cmp	r1, #255	; 0xff
    b01a:	d163      	bne.n	b0e4 <keepAliveTimerHandler+0x11c>
    b01c:	79d9      	ldrb	r1, [r3, #7]
    b01e:	29ff      	cmp	r1, #255	; 0xff
    b020:	d160      	bne.n	b0e4 <keepAliveTimerHandler+0x11c>
    b022:	3401      	adds	r4, #1
    b024:	b2e4      	uxtb	r4, r4
    b026:	42bc      	cmp	r4, r7
    b028:	d3db      	bcc.n	afe2 <keepAliveTimerHandler+0x1a>
    b02a:	2323      	movs	r3, #35	; 0x23
    b02c:	5cd7      	ldrb	r7, [r2, r3]
    b02e:	2f00      	cmp	r7, #0
    b030:	d022      	beq.n	b078 <keepAliveTimerHandler+0xb0>
    b032:	4b40      	ldr	r3, [pc, #256]	; (b134 <keepAliveTimerHandler+0x16c>)
    b034:	2400      	movs	r4, #0
    b036:	4698      	mov	r8, r3
    b038:	2623      	movs	r6, #35	; 0x23
    b03a:	6893      	ldr	r3, [r2, #8]
    b03c:	0120      	lsls	r0, r4, #4
    b03e:	181b      	adds	r3, r3, r0
    b040:	7819      	ldrb	r1, [r3, #0]
    b042:	29ff      	cmp	r1, #255	; 0xff
    b044:	d158      	bne.n	b0f8 <keepAliveTimerHandler+0x130>
    b046:	7859      	ldrb	r1, [r3, #1]
    b048:	29ff      	cmp	r1, #255	; 0xff
    b04a:	d155      	bne.n	b0f8 <keepAliveTimerHandler+0x130>
    b04c:	7899      	ldrb	r1, [r3, #2]
    b04e:	29ff      	cmp	r1, #255	; 0xff
    b050:	d152      	bne.n	b0f8 <keepAliveTimerHandler+0x130>
    b052:	78d9      	ldrb	r1, [r3, #3]
    b054:	29ff      	cmp	r1, #255	; 0xff
    b056:	d14f      	bne.n	b0f8 <keepAliveTimerHandler+0x130>
    b058:	7919      	ldrb	r1, [r3, #4]
    b05a:	29ff      	cmp	r1, #255	; 0xff
    b05c:	d14c      	bne.n	b0f8 <keepAliveTimerHandler+0x130>
    b05e:	7959      	ldrb	r1, [r3, #5]
    b060:	29ff      	cmp	r1, #255	; 0xff
    b062:	d149      	bne.n	b0f8 <keepAliveTimerHandler+0x130>
    b064:	7999      	ldrb	r1, [r3, #6]
    b066:	29ff      	cmp	r1, #255	; 0xff
    b068:	d146      	bne.n	b0f8 <keepAliveTimerHandler+0x130>
    b06a:	79d9      	ldrb	r1, [r3, #7]
    b06c:	29ff      	cmp	r1, #255	; 0xff
    b06e:	d143      	bne.n	b0f8 <keepAliveTimerHandler+0x130>
    b070:	3401      	adds	r4, #1
    b072:	b2e4      	uxtb	r4, r4
    b074:	42bc      	cmp	r4, r7
    b076:	d3e0      	bcc.n	b03a <keepAliveTimerHandler+0x72>
    b078:	2324      	movs	r3, #36	; 0x24
    b07a:	5cd7      	ldrb	r7, [r2, r3]
    b07c:	2401      	movs	r4, #1
    b07e:	2f01      	cmp	r7, #1
    b080:	d923      	bls.n	b0ca <keepAliveTimerHandler+0x102>
    b082:	4b2c      	ldr	r3, [pc, #176]	; (b134 <keepAliveTimerHandler+0x16c>)
    b084:	2624      	movs	r6, #36	; 0x24
    b086:	4698      	mov	r8, r3
    b088:	00a0      	lsls	r0, r4, #2
    b08a:	1900      	adds	r0, r0, r4
    b08c:	68d3      	ldr	r3, [r2, #12]
    b08e:	0080      	lsls	r0, r0, #2
    b090:	181b      	adds	r3, r3, r0
    b092:	7819      	ldrb	r1, [r3, #0]
    b094:	29ff      	cmp	r1, #255	; 0xff
    b096:	d11b      	bne.n	b0d0 <keepAliveTimerHandler+0x108>
    b098:	7859      	ldrb	r1, [r3, #1]
    b09a:	29ff      	cmp	r1, #255	; 0xff
    b09c:	d118      	bne.n	b0d0 <keepAliveTimerHandler+0x108>
    b09e:	7899      	ldrb	r1, [r3, #2]
    b0a0:	29ff      	cmp	r1, #255	; 0xff
    b0a2:	d115      	bne.n	b0d0 <keepAliveTimerHandler+0x108>
    b0a4:	78d9      	ldrb	r1, [r3, #3]
    b0a6:	29ff      	cmp	r1, #255	; 0xff
    b0a8:	d112      	bne.n	b0d0 <keepAliveTimerHandler+0x108>
    b0aa:	7919      	ldrb	r1, [r3, #4]
    b0ac:	29ff      	cmp	r1, #255	; 0xff
    b0ae:	d10f      	bne.n	b0d0 <keepAliveTimerHandler+0x108>
    b0b0:	7959      	ldrb	r1, [r3, #5]
    b0b2:	29ff      	cmp	r1, #255	; 0xff
    b0b4:	d10c      	bne.n	b0d0 <keepAliveTimerHandler+0x108>
    b0b6:	7999      	ldrb	r1, [r3, #6]
    b0b8:	29ff      	cmp	r1, #255	; 0xff
    b0ba:	d109      	bne.n	b0d0 <keepAliveTimerHandler+0x108>
    b0bc:	79d9      	ldrb	r1, [r3, #7]
    b0be:	29ff      	cmp	r1, #255	; 0xff
    b0c0:	d106      	bne.n	b0d0 <keepAliveTimerHandler+0x108>
    b0c2:	3401      	adds	r4, #1
    b0c4:	b2e4      	uxtb	r4, r4
    b0c6:	42bc      	cmp	r4, r7
    b0c8:	d3de      	bcc.n	b088 <keepAliveTimerHandler+0xc0>
    b0ca:	bc04      	pop	{r2}
    b0cc:	4690      	mov	r8, r2
    b0ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b0d0:	68d9      	ldr	r1, [r3, #12]
    b0d2:	2900      	cmp	r1, #0
    b0d4:	d0f5      	beq.n	b0c2 <keepAliveTimerHandler+0xfa>
    b0d6:	3901      	subs	r1, #1
    b0d8:	60d9      	str	r1, [r3, #12]
    b0da:	2900      	cmp	r1, #0
    b0dc:	d016      	beq.n	b10c <keepAliveTimerHandler+0x144>
    b0de:	682a      	ldr	r2, [r5, #0]
    b0e0:	5d97      	ldrb	r7, [r2, r6]
    b0e2:	e7ee      	b.n	b0c2 <keepAliveTimerHandler+0xfa>
    b0e4:	6899      	ldr	r1, [r3, #8]
    b0e6:	2900      	cmp	r1, #0
    b0e8:	d09b      	beq.n	b022 <keepAliveTimerHandler+0x5a>
    b0ea:	3901      	subs	r1, #1
    b0ec:	6099      	str	r1, [r3, #8]
    b0ee:	2900      	cmp	r1, #0
    b0f0:	d012      	beq.n	b118 <keepAliveTimerHandler+0x150>
    b0f2:	682a      	ldr	r2, [r5, #0]
    b0f4:	5d97      	ldrb	r7, [r2, r6]
    b0f6:	e794      	b.n	b022 <keepAliveTimerHandler+0x5a>
    b0f8:	6899      	ldr	r1, [r3, #8]
    b0fa:	2900      	cmp	r1, #0
    b0fc:	d0b8      	beq.n	b070 <keepAliveTimerHandler+0xa8>
    b0fe:	3901      	subs	r1, #1
    b100:	6099      	str	r1, [r3, #8]
    b102:	2900      	cmp	r1, #0
    b104:	d00e      	beq.n	b124 <keepAliveTimerHandler+0x15c>
    b106:	682a      	ldr	r2, [r5, #0]
    b108:	5d97      	ldrb	r7, [r2, r6]
    b10a:	e7b1      	b.n	b070 <keepAliveTimerHandler+0xa8>
    b10c:	68d3      	ldr	r3, [r2, #12]
    b10e:	21ff      	movs	r1, #255	; 0xff
    b110:	1818      	adds	r0, r3, r0
    b112:	2208      	movs	r2, #8
    b114:	47c0      	blx	r8
    b116:	e7e2      	b.n	b0de <keepAliveTimerHandler+0x116>
    b118:	6813      	ldr	r3, [r2, #0]
    b11a:	21ff      	movs	r1, #255	; 0xff
    b11c:	1818      	adds	r0, r3, r0
    b11e:	2208      	movs	r2, #8
    b120:	47c0      	blx	r8
    b122:	e7e6      	b.n	b0f2 <keepAliveTimerHandler+0x12a>
    b124:	6893      	ldr	r3, [r2, #8]
    b126:	21ff      	movs	r1, #255	; 0xff
    b128:	1818      	adds	r0, r3, r0
    b12a:	2208      	movs	r2, #8
    b12c:	47c0      	blx	r8
    b12e:	e7ea      	b.n	b106 <keepAliveTimerHandler+0x13e>
    b130:	20003708 	.word	0x20003708
    b134:	0000bf15 	.word	0x0000bf15

0000b138 <isRxOffEdAvailable>:
    b138:	2224      	movs	r2, #36	; 0x24
    b13a:	4b1e      	ldr	r3, [pc, #120]	; (b1b4 <isRxOffEdAvailable+0x7c>)
    b13c:	681b      	ldr	r3, [r3, #0]
    b13e:	5c9a      	ldrb	r2, [r3, r2]
    b140:	2a01      	cmp	r2, #1
    b142:	d932      	bls.n	b1aa <isRxOffEdAvailable+0x72>
    b144:	68d9      	ldr	r1, [r3, #12]
    b146:	7d0b      	ldrb	r3, [r1, #20]
    b148:	2bff      	cmp	r3, #255	; 0xff
    b14a:	d130      	bne.n	b1ae <isRxOffEdAvailable+0x76>
    b14c:	7d4b      	ldrb	r3, [r1, #21]
    b14e:	2bff      	cmp	r3, #255	; 0xff
    b150:	d12d      	bne.n	b1ae <isRxOffEdAvailable+0x76>
    b152:	7d8b      	ldrb	r3, [r1, #22]
    b154:	2bff      	cmp	r3, #255	; 0xff
    b156:	d12a      	bne.n	b1ae <isRxOffEdAvailable+0x76>
    b158:	7dcb      	ldrb	r3, [r1, #23]
    b15a:	2bff      	cmp	r3, #255	; 0xff
    b15c:	d127      	bne.n	b1ae <isRxOffEdAvailable+0x76>
    b15e:	000b      	movs	r3, r1
    b160:	3a02      	subs	r2, #2
    b162:	b2d2      	uxtb	r2, r2
    b164:	0090      	lsls	r0, r2, #2
    b166:	1882      	adds	r2, r0, r2
    b168:	0092      	lsls	r2, r2, #2
    b16a:	3218      	adds	r2, #24
    b16c:	3318      	adds	r3, #24
    b16e:	1889      	adds	r1, r1, r2
    b170:	e00d      	b.n	b18e <isRxOffEdAvailable+0x56>
    b172:	7c1a      	ldrb	r2, [r3, #16]
    b174:	2aff      	cmp	r2, #255	; 0xff
    b176:	d11a      	bne.n	b1ae <isRxOffEdAvailable+0x76>
    b178:	7c5a      	ldrb	r2, [r3, #17]
    b17a:	2aff      	cmp	r2, #255	; 0xff
    b17c:	d117      	bne.n	b1ae <isRxOffEdAvailable+0x76>
    b17e:	7c9a      	ldrb	r2, [r3, #18]
    b180:	2aff      	cmp	r2, #255	; 0xff
    b182:	d114      	bne.n	b1ae <isRxOffEdAvailable+0x76>
    b184:	3314      	adds	r3, #20
    b186:	1e5a      	subs	r2, r3, #1
    b188:	7812      	ldrb	r2, [r2, #0]
    b18a:	2aff      	cmp	r2, #255	; 0xff
    b18c:	d10f      	bne.n	b1ae <isRxOffEdAvailable+0x76>
    b18e:	781a      	ldrb	r2, [r3, #0]
    b190:	2aff      	cmp	r2, #255	; 0xff
    b192:	d10c      	bne.n	b1ae <isRxOffEdAvailable+0x76>
    b194:	785a      	ldrb	r2, [r3, #1]
    b196:	2aff      	cmp	r2, #255	; 0xff
    b198:	d109      	bne.n	b1ae <isRxOffEdAvailable+0x76>
    b19a:	789a      	ldrb	r2, [r3, #2]
    b19c:	2aff      	cmp	r2, #255	; 0xff
    b19e:	d106      	bne.n	b1ae <isRxOffEdAvailable+0x76>
    b1a0:	78da      	ldrb	r2, [r3, #3]
    b1a2:	2aff      	cmp	r2, #255	; 0xff
    b1a4:	d103      	bne.n	b1ae <isRxOffEdAvailable+0x76>
    b1a6:	4299      	cmp	r1, r3
    b1a8:	d1e3      	bne.n	b172 <isRxOffEdAvailable+0x3a>
    b1aa:	2000      	movs	r0, #0
    b1ac:	4770      	bx	lr
    b1ae:	2001      	movs	r0, #1
    b1b0:	e7fc      	b.n	b1ac <isRxOffEdAvailable+0x74>
    b1b2:	46c0      	nop			; (mov r8, r8)
    b1b4:	20003708 	.word	0x20003708

0000b1b8 <routeReplyConfcb>:
    b1b8:	b510      	push	{r4, lr}
    b1ba:	0010      	movs	r0, r2
    b1bc:	4b01      	ldr	r3, [pc, #4]	; (b1c4 <routeReplyConfcb+0xc>)
    b1be:	4798      	blx	r3
    b1c0:	bd10      	pop	{r4, pc}
    b1c2:	46c0      	nop			; (mov r8, r8)
    b1c4:	00005db5 	.word	0x00005db5

0000b1c8 <routeUpdateConfcb>:
    b1c8:	b510      	push	{r4, lr}
    b1ca:	0010      	movs	r0, r2
    b1cc:	4b01      	ldr	r3, [pc, #4]	; (b1d4 <routeUpdateConfcb+0xc>)
    b1ce:	4798      	blx	r3
    b1d0:	bd10      	pop	{r4, pc}
    b1d2:	46c0      	nop			; (mov r8, r8)
    b1d4:	00005db5 	.word	0x00005db5

0000b1d8 <routeReqConfcb>:
    b1d8:	b510      	push	{r4, lr}
    b1da:	0010      	movs	r0, r2
    b1dc:	4b01      	ldr	r3, [pc, #4]	; (b1e4 <routeReqConfcb+0xc>)
    b1de:	4798      	blx	r3
    b1e0:	bd10      	pop	{r4, pc}
    b1e2:	46c0      	nop			; (mov r8, r8)
    b1e4:	00005db5 	.word	0x00005db5

0000b1e8 <initRouteTable>:
    b1e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b1ea:	2320      	movs	r3, #32
    b1ec:	4c15      	ldr	r4, [pc, #84]	; (b244 <initRouteTable+0x5c>)
    b1ee:	6822      	ldr	r2, [r4, #0]
    b1f0:	5cd3      	ldrb	r3, [r2, r3]
    b1f2:	2b00      	cmp	r3, #0
    b1f4:	d018      	beq.n	b228 <initRouteTable+0x40>
    b1f6:	2300      	movs	r3, #0
    b1f8:	27ff      	movs	r7, #255	; 0xff
    b1fa:	250f      	movs	r5, #15
    b1fc:	2620      	movs	r6, #32
    b1fe:	6912      	ldr	r2, [r2, #16]
    b200:	0058      	lsls	r0, r3, #1
    b202:	5417      	strb	r7, [r2, r0]
    b204:	6822      	ldr	r2, [r4, #0]
    b206:	3301      	adds	r3, #1
    b208:	6911      	ldr	r1, [r2, #16]
    b20a:	b2db      	uxtb	r3, r3
    b20c:	1809      	adds	r1, r1, r0
    b20e:	784a      	ldrb	r2, [r1, #1]
    b210:	43aa      	bics	r2, r5
    b212:	704a      	strb	r2, [r1, #1]
    b214:	6822      	ldr	r2, [r4, #0]
    b216:	6912      	ldr	r2, [r2, #16]
    b218:	1812      	adds	r2, r2, r0
    b21a:	7851      	ldrb	r1, [r2, #1]
    b21c:	4029      	ands	r1, r5
    b21e:	7051      	strb	r1, [r2, #1]
    b220:	6822      	ldr	r2, [r4, #0]
    b222:	5d91      	ldrb	r1, [r2, r6]
    b224:	4299      	cmp	r1, r3
    b226:	d8ea      	bhi.n	b1fe <initRouteTable+0x16>
    b228:	2100      	movs	r1, #0
    b22a:	6950      	ldr	r0, [r2, #20]
    b22c:	4b06      	ldr	r3, [pc, #24]	; (b248 <initRouteTable+0x60>)
    b22e:	2220      	movs	r2, #32
    b230:	4798      	blx	r3
    b232:	4806      	ldr	r0, [pc, #24]	; (b24c <initRouteTable+0x64>)
    b234:	4b06      	ldr	r3, [pc, #24]	; (b250 <initRouteTable+0x68>)
    b236:	4798      	blx	r3
    b238:	2325      	movs	r3, #37	; 0x25
    b23a:	6822      	ldr	r2, [r4, #0]
    b23c:	5cd2      	ldrb	r2, [r2, r3]
    b23e:	4b05      	ldr	r3, [pc, #20]	; (b254 <initRouteTable+0x6c>)
    b240:	701a      	strb	r2, [r3, #0]
    b242:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b244:	20003708 	.word	0x20003708
    b248:	0000bf15 	.word	0x0000bf15
    b24c:	2000378c 	.word	0x2000378c
    b250:	00005ec5 	.word	0x00005ec5
    b254:	20003788 	.word	0x20003788

0000b258 <addRoute>:
    b258:	b5f0      	push	{r4, r5, r6, r7, lr}
    b25a:	46c6      	mov	lr, r8
    b25c:	0a04      	lsrs	r4, r0, #8
    b25e:	2020      	movs	r0, #32
    b260:	b500      	push	{lr}
    b262:	4f2d      	ldr	r7, [pc, #180]	; (b318 <addRoute+0xc0>)
    b264:	683d      	ldr	r5, [r7, #0]
    b266:	5c2e      	ldrb	r6, [r5, r0]
    b268:	2000      	movs	r0, #0
    b26a:	42b4      	cmp	r4, r6
    b26c:	d237      	bcs.n	b2de <addRoute+0x86>
    b26e:	0a09      	lsrs	r1, r1, #8
    b270:	42b1      	cmp	r1, r6
    b272:	d234      	bcs.n	b2de <addRoute+0x86>
    b274:	1c10      	adds	r0, r2, #0
    b276:	2a0f      	cmp	r2, #15
    b278:	d834      	bhi.n	b2e4 <addRoute+0x8c>
    b27a:	b2c2      	uxtb	r2, r0
    b27c:	2001      	movs	r0, #1
    b27e:	4020      	ands	r0, r4
    b280:	4684      	mov	ip, r0
    b282:	d135      	bne.n	b2f0 <addRoute+0x98>
    b284:	0860      	lsrs	r0, r4, #1
    b286:	4680      	mov	r8, r0
    b288:	4646      	mov	r6, r8
    b28a:	6968      	ldr	r0, [r5, #20]
    b28c:	5d86      	ldrb	r6, [r0, r6]
    b28e:	0936      	lsrs	r6, r6, #4
    b290:	2e00      	cmp	r6, #0
    b292:	d002      	beq.n	b29a <addRoute+0x42>
    b294:	2000      	movs	r0, #0
    b296:	42b2      	cmp	r2, r6
    b298:	d221      	bcs.n	b2de <addRoute+0x86>
    b29a:	0060      	lsls	r0, r4, #1
    b29c:	692c      	ldr	r4, [r5, #16]
    b29e:	5421      	strb	r1, [r4, r0]
    b2a0:	4661      	mov	r1, ip
    b2a2:	2900      	cmp	r1, #0
    b2a4:	d12c      	bne.n	b300 <addRoute+0xa8>
    b2a6:	0114      	lsls	r4, r2, #4
    b2a8:	4642      	mov	r2, r8
    b2aa:	6839      	ldr	r1, [r7, #0]
    b2ac:	6949      	ldr	r1, [r1, #20]
    b2ae:	5c8d      	ldrb	r5, [r1, r2]
    b2b0:	220f      	movs	r2, #15
    b2b2:	402a      	ands	r2, r5
    b2b4:	4322      	orrs	r2, r4
    b2b6:	4644      	mov	r4, r8
    b2b8:	550a      	strb	r2, [r1, r4]
    b2ba:	683a      	ldr	r2, [r7, #0]
    b2bc:	091c      	lsrs	r4, r3, #4
    b2be:	6911      	ldr	r1, [r2, #16]
    b2c0:	220f      	movs	r2, #15
    b2c2:	1809      	adds	r1, r1, r0
    b2c4:	784b      	ldrb	r3, [r1, #1]
    b2c6:	4393      	bics	r3, r2
    b2c8:	4323      	orrs	r3, r4
    b2ca:	704b      	strb	r3, [r1, #1]
    b2cc:	683b      	ldr	r3, [r7, #0]
    b2ce:	691c      	ldr	r4, [r3, #16]
    b2d0:	1824      	adds	r4, r4, r0
    b2d2:	7863      	ldrb	r3, [r4, #1]
    b2d4:	2001      	movs	r0, #1
    b2d6:	401a      	ands	r2, r3
    b2d8:	2330      	movs	r3, #48	; 0x30
    b2da:	431a      	orrs	r2, r3
    b2dc:	7062      	strb	r2, [r4, #1]
    b2de:	bc04      	pop	{r2}
    b2e0:	4690      	mov	r8, r2
    b2e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b2e4:	200f      	movs	r0, #15
    b2e6:	b2c2      	uxtb	r2, r0
    b2e8:	2001      	movs	r0, #1
    b2ea:	4020      	ands	r0, r4
    b2ec:	4684      	mov	ip, r0
    b2ee:	d0c9      	beq.n	b284 <addRoute+0x2c>
    b2f0:	0860      	lsrs	r0, r4, #1
    b2f2:	4680      	mov	r8, r0
    b2f4:	4646      	mov	r6, r8
    b2f6:	6968      	ldr	r0, [r5, #20]
    b2f8:	5d86      	ldrb	r6, [r0, r6]
    b2fa:	0736      	lsls	r6, r6, #28
    b2fc:	0f36      	lsrs	r6, r6, #28
    b2fe:	e7c7      	b.n	b290 <addRoute+0x38>
    b300:	240f      	movs	r4, #15
    b302:	4022      	ands	r2, r4
    b304:	0015      	movs	r5, r2
    b306:	4642      	mov	r2, r8
    b308:	6839      	ldr	r1, [r7, #0]
    b30a:	6949      	ldr	r1, [r1, #20]
    b30c:	5c8a      	ldrb	r2, [r1, r2]
    b30e:	43a2      	bics	r2, r4
    b310:	4644      	mov	r4, r8
    b312:	432a      	orrs	r2, r5
    b314:	550a      	strb	r2, [r1, r4]
    b316:	e7d0      	b.n	b2ba <addRoute+0x62>
    b318:	20003708 	.word	0x20003708

0000b31c <handleRouteMessage>:
    b31c:	b5f0      	push	{r4, r5, r6, r7, lr}
    b31e:	4657      	mov	r7, sl
    b320:	46de      	mov	lr, fp
    b322:	464e      	mov	r6, r9
    b324:	4645      	mov	r5, r8
    b326:	b5e0      	push	{r5, r6, r7, lr}
    b328:	0004      	movs	r4, r0
    b32a:	b093      	sub	sp, #76	; 0x4c
    b32c:	7850      	ldrb	r0, [r2, #1]
    b32e:	a91c      	add	r1, sp, #112	; 0x70
    b330:	7812      	ldrb	r2, [r2, #0]
    b332:	780f      	ldrb	r7, [r1, #0]
    b334:	0201      	lsls	r1, r0, #8
    b336:	4311      	orrs	r1, r2
    b338:	781a      	ldrb	r2, [r3, #0]
    b33a:	2a12      	cmp	r2, #18
    b33c:	d100      	bne.n	b340 <handleRouteMessage+0x24>
    b33e:	e150      	b.n	b5e2 <handleRouteMessage+0x2c6>
    b340:	2a13      	cmp	r2, #19
    b342:	d100      	bne.n	b346 <handleRouteMessage+0x2a>
    b344:	e07f      	b.n	b446 <handleRouteMessage+0x12a>
    b346:	2a11      	cmp	r2, #17
    b348:	d009      	beq.n	b35e <handleRouteMessage+0x42>
    b34a:	2300      	movs	r3, #0
    b34c:	4698      	mov	r8, r3
    b34e:	4640      	mov	r0, r8
    b350:	b013      	add	sp, #76	; 0x4c
    b352:	bc3c      	pop	{r2, r3, r4, r5}
    b354:	4690      	mov	r8, r2
    b356:	4699      	mov	r9, r3
    b358:	46a2      	mov	sl, r4
    b35a:	46ab      	mov	fp, r5
    b35c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b35e:	789d      	ldrb	r5, [r3, #2]
    b360:	785a      	ldrb	r2, [r3, #1]
    b362:	022b      	lsls	r3, r5, #8
    b364:	431a      	orrs	r2, r3
    b366:	4691      	mov	r9, r2
    b368:	7822      	ldrb	r2, [r4, #0]
    b36a:	b289      	uxth	r1, r1
    b36c:	4252      	negs	r2, r2
    b36e:	b2d2      	uxtb	r2, r2
    b370:	003b      	movs	r3, r7
    b372:	4eb3      	ldr	r6, [pc, #716]	; (b640 <handleRouteMessage+0x324>)
    b374:	88e0      	ldrh	r0, [r4, #6]
    b376:	47b0      	blx	r6
    b378:	2220      	movs	r2, #32
    b37a:	2101      	movs	r1, #1
    b37c:	4eb1      	ldr	r6, [pc, #708]	; (b644 <handleRouteMessage+0x328>)
    b37e:	4688      	mov	r8, r1
    b380:	6833      	ldr	r3, [r6, #0]
    b382:	5c9a      	ldrb	r2, [r3, r2]
    b384:	42aa      	cmp	r2, r5
    b386:	d9e2      	bls.n	b34e <handleRouteMessage+0x32>
    b388:	4229      	tst	r1, r5
    b38a:	d000      	beq.n	b38e <handleRouteMessage+0x72>
    b38c:	e147      	b.n	b61e <handleRouteMessage+0x302>
    b38e:	695b      	ldr	r3, [r3, #20]
    b390:	086a      	lsrs	r2, r5, #1
    b392:	5c9f      	ldrb	r7, [r3, r2]
    b394:	093b      	lsrs	r3, r7, #4
    b396:	469b      	mov	fp, r3
    b398:	4bab      	ldr	r3, [pc, #684]	; (b648 <handleRouteMessage+0x32c>)
    b39a:	469a      	mov	sl, r3
    b39c:	881b      	ldrh	r3, [r3, #0]
    b39e:	4599      	cmp	r9, r3
    b3a0:	d004      	beq.n	b3ac <handleRouteMessage+0x90>
    b3a2:	2301      	movs	r3, #1
    b3a4:	4698      	mov	r8, r3
    b3a6:	465b      	mov	r3, fp
    b3a8:	2b00      	cmp	r3, #0
    b3aa:	d0d0      	beq.n	b34e <handleRouteMessage+0x32>
    b3ac:	88e3      	ldrh	r3, [r4, #6]
    b3ae:	2078      	movs	r0, #120	; 0x78
    b3b0:	4699      	mov	r9, r3
    b3b2:	4ba6      	ldr	r3, [pc, #664]	; (b64c <handleRouteMessage+0x330>)
    b3b4:	4798      	blx	r3
    b3b6:	4680      	mov	r8, r0
    b3b8:	2800      	cmp	r0, #0
    b3ba:	d0c6      	beq.n	b34a <handleRouteMessage+0x2e>
    b3bc:	4653      	mov	r3, sl
    b3be:	8819      	ldrh	r1, [r3, #0]
    b3c0:	ac0a      	add	r4, sp, #40	; 0x28
    b3c2:	b289      	uxth	r1, r1
    b3c4:	0023      	movs	r3, r4
    b3c6:	464a      	mov	r2, r9
    b3c8:	20ff      	movs	r0, #255	; 0xff
    b3ca:	4fa1      	ldr	r7, [pc, #644]	; (b650 <handleRouteMessage+0x334>)
    b3cc:	47b8      	blx	r7
    b3ce:	2210      	movs	r2, #16
    b3d0:	7863      	ldrb	r3, [r4, #1]
    b3d2:	4641      	mov	r1, r8
    b3d4:	4393      	bics	r3, r2
    b3d6:	7063      	strb	r3, [r4, #1]
    b3d8:	0020      	movs	r0, r4
    b3da:	4b9e      	ldr	r3, [pc, #632]	; (b654 <handleRouteMessage+0x338>)
    b3dc:	4798      	blx	r3
    b3de:	2312      	movs	r3, #18
    b3e0:	4642      	mov	r2, r8
    b3e2:	0001      	movs	r1, r0
    b3e4:	5413      	strb	r3, [r2, r0]
    b3e6:	1c43      	adds	r3, r0, #1
    b3e8:	2200      	movs	r2, #0
    b3ea:	4640      	mov	r0, r8
    b3ec:	b2db      	uxtb	r3, r3
    b3ee:	54c2      	strb	r2, [r0, r3]
    b3f0:	1c8b      	adds	r3, r1, #2
    b3f2:	b2db      	uxtb	r3, r3
    b3f4:	54c5      	strb	r5, [r0, r3]
    b3f6:	4642      	mov	r2, r8
    b3f8:	4658      	mov	r0, fp
    b3fa:	1ccb      	adds	r3, r1, #3
    b3fc:	b2db      	uxtb	r3, r3
    b3fe:	54d0      	strb	r0, [r2, r3]
    b400:	2020      	movs	r0, #32
    b402:	464b      	mov	r3, r9
    b404:	6832      	ldr	r2, [r6, #0]
    b406:	0a1b      	lsrs	r3, r3, #8
    b408:	5c10      	ldrb	r0, [r2, r0]
    b40a:	4298      	cmp	r0, r3
    b40c:	d800      	bhi.n	b410 <handleRouteMessage+0xf4>
    b40e:	e10d      	b.n	b62c <handleRouteMessage+0x310>
    b410:	6912      	ldr	r2, [r2, #16]
    b412:	005b      	lsls	r3, r3, #1
    b414:	5c9b      	ldrb	r3, [r3, r2]
    b416:	2bff      	cmp	r3, #255	; 0xff
    b418:	d100      	bne.n	b41c <handleRouteMessage+0x100>
    b41a:	e107      	b.n	b62c <handleRouteMessage+0x310>
    b41c:	021b      	lsls	r3, r3, #8
    b41e:	a804      	add	r0, sp, #16
    b420:	4684      	mov	ip, r0
    b422:	2216      	movs	r2, #22
    b424:	4462      	add	r2, ip
    b426:	8013      	strh	r3, [r2, #0]
    b428:	4b8b      	ldr	r3, [pc, #556]	; (b658 <handleRouteMessage+0x33c>)
    b42a:	9201      	str	r2, [sp, #4]
    b42c:	9303      	str	r3, [sp, #12]
    b42e:	2300      	movs	r3, #0
    b430:	9302      	str	r3, [sp, #8]
    b432:	3302      	adds	r3, #2
    b434:	9300      	str	r3, [sp, #0]
    b436:	0020      	movs	r0, r4
    b438:	4643      	mov	r3, r8
    b43a:	2204      	movs	r2, #4
    b43c:	4c87      	ldr	r4, [pc, #540]	; (b65c <handleRouteMessage+0x340>)
    b43e:	47a0      	blx	r4
    b440:	2300      	movs	r3, #0
    b442:	4698      	mov	r8, r3
    b444:	e783      	b.n	b34e <handleRouteMessage+0x32>
    b446:	4a86      	ldr	r2, [pc, #536]	; (b660 <handleRouteMessage+0x344>)
    b448:	7812      	ldrb	r2, [r2, #0]
    b44a:	4690      	mov	r8, r2
    b44c:	2a00      	cmp	r2, #0
    b44e:	d000      	beq.n	b452 <handleRouteMessage+0x136>
    b450:	e77b      	b.n	b34a <handleRouteMessage+0x2e>
    b452:	785a      	ldrb	r2, [r3, #1]
    b454:	1c9d      	adds	r5, r3, #2
    b456:	4693      	mov	fp, r2
    b458:	2a00      	cmp	r2, #0
    b45a:	d100      	bne.n	b45e <handleRouteMessage+0x142>
    b45c:	e0e8      	b.n	b630 <handleRouteMessage+0x314>
    b45e:	4e79      	ldr	r6, [pc, #484]	; (b644 <handleRouteMessage+0x328>)
    b460:	240f      	movs	r4, #15
    b462:	6833      	ldr	r3, [r6, #0]
    b464:	4641      	mov	r1, r8
    b466:	695b      	ldr	r3, [r3, #20]
    b468:	9107      	str	r1, [sp, #28]
    b46a:	469c      	mov	ip, r3
    b46c:	093b      	lsrs	r3, r7, #4
    b46e:	001a      	movs	r2, r3
    b470:	4022      	ands	r2, r4
    b472:	9205      	str	r2, [sp, #20]
    b474:	4662      	mov	r2, ip
    b476:	2702      	movs	r7, #2
    b478:	9306      	str	r3, [sp, #24]
    b47a:	4684      	mov	ip, r0
    b47c:	2300      	movs	r3, #0
    b47e:	0010      	movs	r0, r2
    b480:	9704      	str	r7, [sp, #16]
    b482:	782a      	ldrb	r2, [r5, #0]
    b484:	0011      	movs	r1, r2
    b486:	43a1      	bics	r1, r4
    b488:	d02d      	beq.n	b4e6 <handleRouteMessage+0x1ca>
    b48a:	0911      	lsrs	r1, r2, #4
    b48c:	3101      	adds	r1, #1
    b48e:	2910      	cmp	r1, #16
    b490:	d100      	bne.n	b494 <handleRouteMessage+0x178>
    b492:	3901      	subs	r1, #1
    b494:	18c7      	adds	r7, r0, r3
    b496:	46b8      	mov	r8, r7
    b498:	783f      	ldrb	r7, [r7, #0]
    b49a:	46b9      	mov	r9, r7
    b49c:	43a7      	bics	r7, r4
    b49e:	d003      	beq.n	b4a8 <handleRouteMessage+0x18c>
    b4a0:	464f      	mov	r7, r9
    b4a2:	093f      	lsrs	r7, r7, #4
    b4a4:	42b9      	cmp	r1, r7
    b4a6:	da1e      	bge.n	b4e6 <handleRouteMessage+0x1ca>
    b4a8:	4642      	mov	r2, r8
    b4aa:	7812      	ldrb	r2, [r2, #0]
    b4ac:	0109      	lsls	r1, r1, #4
    b4ae:	4022      	ands	r2, r4
    b4b0:	4311      	orrs	r1, r2
    b4b2:	4642      	mov	r2, r8
    b4b4:	4660      	mov	r0, ip
    b4b6:	7011      	strb	r1, [r2, #0]
    b4b8:	6831      	ldr	r1, [r6, #0]
    b4ba:	009a      	lsls	r2, r3, #2
    b4bc:	6909      	ldr	r1, [r1, #16]
    b4be:	9f05      	ldr	r7, [sp, #20]
    b4c0:	5488      	strb	r0, [r1, r2]
    b4c2:	6831      	ldr	r1, [r6, #0]
    b4c4:	6908      	ldr	r0, [r1, #16]
    b4c6:	1880      	adds	r0, r0, r2
    b4c8:	7841      	ldrb	r1, [r0, #1]
    b4ca:	43a1      	bics	r1, r4
    b4cc:	4339      	orrs	r1, r7
    b4ce:	7041      	strb	r1, [r0, #1]
    b4d0:	2030      	movs	r0, #48	; 0x30
    b4d2:	6831      	ldr	r1, [r6, #0]
    b4d4:	6909      	ldr	r1, [r1, #16]
    b4d6:	188a      	adds	r2, r1, r2
    b4d8:	7851      	ldrb	r1, [r2, #1]
    b4da:	4021      	ands	r1, r4
    b4dc:	4301      	orrs	r1, r0
    b4de:	7051      	strb	r1, [r2, #1]
    b4e0:	6831      	ldr	r1, [r6, #0]
    b4e2:	782a      	ldrb	r2, [r5, #0]
    b4e4:	6948      	ldr	r0, [r1, #20]
    b4e6:	4214      	tst	r4, r2
    b4e8:	d02a      	beq.n	b540 <handleRouteMessage+0x224>
    b4ea:	0712      	lsls	r2, r2, #28
    b4ec:	0f12      	lsrs	r2, r2, #28
    b4ee:	3201      	adds	r2, #1
    b4f0:	2a10      	cmp	r2, #16
    b4f2:	d100      	bne.n	b4f6 <handleRouteMessage+0x1da>
    b4f4:	3a01      	subs	r2, #1
    b4f6:	18c1      	adds	r1, r0, r3
    b4f8:	780f      	ldrb	r7, [r1, #0]
    b4fa:	423c      	tst	r4, r7
    b4fc:	d003      	beq.n	b506 <handleRouteMessage+0x1ea>
    b4fe:	073f      	lsls	r7, r7, #28
    b500:	0f3f      	lsrs	r7, r7, #28
    b502:	42ba      	cmp	r2, r7
    b504:	da1c      	bge.n	b540 <handleRouteMessage+0x224>
    b506:	7808      	ldrb	r0, [r1, #0]
    b508:	4022      	ands	r2, r4
    b50a:	43a0      	bics	r0, r4
    b50c:	4302      	orrs	r2, r0
    b50e:	700a      	strb	r2, [r1, #0]
    b510:	4661      	mov	r1, ip
    b512:	9f04      	ldr	r7, [sp, #16]
    b514:	6832      	ldr	r2, [r6, #0]
    b516:	46b8      	mov	r8, r7
    b518:	6912      	ldr	r2, [r2, #16]
    b51a:	9805      	ldr	r0, [sp, #20]
    b51c:	55d1      	strb	r1, [r2, r7]
    b51e:	6832      	ldr	r2, [r6, #0]
    b520:	6911      	ldr	r1, [r2, #16]
    b522:	4441      	add	r1, r8
    b524:	784a      	ldrb	r2, [r1, #1]
    b526:	43a2      	bics	r2, r4
    b528:	4302      	orrs	r2, r0
    b52a:	2030      	movs	r0, #48	; 0x30
    b52c:	704a      	strb	r2, [r1, #1]
    b52e:	6832      	ldr	r2, [r6, #0]
    b530:	6911      	ldr	r1, [r2, #16]
    b532:	4441      	add	r1, r8
    b534:	784a      	ldrb	r2, [r1, #1]
    b536:	4022      	ands	r2, r4
    b538:	4302      	orrs	r2, r0
    b53a:	704a      	strb	r2, [r1, #1]
    b53c:	6832      	ldr	r2, [r6, #0]
    b53e:	6950      	ldr	r0, [r2, #20]
    b540:	9a04      	ldr	r2, [sp, #16]
    b542:	3301      	adds	r3, #1
    b544:	3204      	adds	r2, #4
    b546:	9204      	str	r2, [sp, #16]
    b548:	b2da      	uxtb	r2, r3
    b54a:	3501      	adds	r5, #1
    b54c:	4593      	cmp	fp, r2
    b54e:	d898      	bhi.n	b482 <handleRouteMessage+0x166>
    b550:	0002      	movs	r2, r0
    b552:	9b07      	ldr	r3, [sp, #28]
    b554:	4660      	mov	r0, ip
    b556:	4698      	mov	r8, r3
    b558:	4694      	mov	ip, r2
    b55a:	0842      	lsrs	r2, r0, #1
    b55c:	07c3      	lsls	r3, r0, #31
    b55e:	d54f      	bpl.n	b600 <handleRouteMessage+0x2e4>
    b560:	4663      	mov	r3, ip
    b562:	210f      	movs	r1, #15
    b564:	5c9b      	ldrb	r3, [r3, r2]
    b566:	438b      	bics	r3, r1
    b568:	2101      	movs	r1, #1
    b56a:	430b      	orrs	r3, r1
    b56c:	4661      	mov	r1, ip
    b56e:	548b      	strb	r3, [r1, r2]
    b570:	210f      	movs	r1, #15
    b572:	6833      	ldr	r3, [r6, #0]
    b574:	0044      	lsls	r4, r0, #1
    b576:	691b      	ldr	r3, [r3, #16]
    b578:	9a06      	ldr	r2, [sp, #24]
    b57a:	5518      	strb	r0, [r3, r4]
    b57c:	6833      	ldr	r3, [r6, #0]
    b57e:	6918      	ldr	r0, [r3, #16]
    b580:	1900      	adds	r0, r0, r4
    b582:	7843      	ldrb	r3, [r0, #1]
    b584:	438b      	bics	r3, r1
    b586:	4313      	orrs	r3, r2
    b588:	7043      	strb	r3, [r0, #1]
    b58a:	2030      	movs	r0, #48	; 0x30
    b58c:	6833      	ldr	r3, [r6, #0]
    b58e:	691a      	ldr	r2, [r3, #16]
    b590:	1912      	adds	r2, r2, r4
    b592:	7853      	ldrb	r3, [r2, #1]
    b594:	400b      	ands	r3, r1
    b596:	4303      	orrs	r3, r0
    b598:	7053      	strb	r3, [r2, #1]
    b59a:	4b2b      	ldr	r3, [pc, #172]	; (b648 <handleRouteMessage+0x32c>)
    b59c:	6830      	ldr	r0, [r6, #0]
    b59e:	881b      	ldrh	r3, [r3, #0]
    b5a0:	6904      	ldr	r4, [r0, #16]
    b5a2:	0a1b      	lsrs	r3, r3, #8
    b5a4:	b2da      	uxtb	r2, r3
    b5a6:	005b      	lsls	r3, r3, #1
    b5a8:	5ce4      	ldrb	r4, [r4, r3]
    b5aa:	2cff      	cmp	r4, #255	; 0xff
    b5ac:	d100      	bne.n	b5b0 <handleRouteMessage+0x294>
    b5ae:	e6cc      	b.n	b34a <handleRouteMessage+0x2e>
    b5b0:	07d4      	lsls	r4, r2, #31
    b5b2:	d52e      	bpl.n	b612 <handleRouteMessage+0x2f6>
    b5b4:	6944      	ldr	r4, [r0, #20]
    b5b6:	0852      	lsrs	r2, r2, #1
    b5b8:	5ca0      	ldrb	r0, [r4, r2]
    b5ba:	4388      	bics	r0, r1
    b5bc:	54a0      	strb	r0, [r4, r2]
    b5be:	21ff      	movs	r1, #255	; 0xff
    b5c0:	6832      	ldr	r2, [r6, #0]
    b5c2:	6912      	ldr	r2, [r2, #16]
    b5c4:	54d1      	strb	r1, [r2, r3]
    b5c6:	6832      	ldr	r2, [r6, #0]
    b5c8:	39f0      	subs	r1, #240	; 0xf0
    b5ca:	6912      	ldr	r2, [r2, #16]
    b5cc:	18d2      	adds	r2, r2, r3
    b5ce:	7850      	ldrb	r0, [r2, #1]
    b5d0:	4388      	bics	r0, r1
    b5d2:	7050      	strb	r0, [r2, #1]
    b5d4:	6832      	ldr	r2, [r6, #0]
    b5d6:	6912      	ldr	r2, [r2, #16]
    b5d8:	18d3      	adds	r3, r2, r3
    b5da:	785a      	ldrb	r2, [r3, #1]
    b5dc:	4011      	ands	r1, r2
    b5de:	7059      	strb	r1, [r3, #1]
    b5e0:	e6b5      	b.n	b34e <handleRouteMessage+0x32>
    b5e2:	7858      	ldrb	r0, [r3, #1]
    b5e4:	789d      	ldrb	r5, [r3, #2]
    b5e6:	78da      	ldrb	r2, [r3, #3]
    b5e8:	7823      	ldrb	r3, [r4, #0]
    b5ea:	022d      	lsls	r5, r5, #8
    b5ec:	1ad2      	subs	r2, r2, r3
    b5ee:	b2d2      	uxtb	r2, r2
    b5f0:	003b      	movs	r3, r7
    b5f2:	b289      	uxth	r1, r1
    b5f4:	4328      	orrs	r0, r5
    b5f6:	4c12      	ldr	r4, [pc, #72]	; (b640 <handleRouteMessage+0x324>)
    b5f8:	47a0      	blx	r4
    b5fa:	2300      	movs	r3, #0
    b5fc:	4698      	mov	r8, r3
    b5fe:	e6a6      	b.n	b34e <handleRouteMessage+0x32>
    b600:	4663      	mov	r3, ip
    b602:	5c99      	ldrb	r1, [r3, r2]
    b604:	230f      	movs	r3, #15
    b606:	400b      	ands	r3, r1
    b608:	2110      	movs	r1, #16
    b60a:	430b      	orrs	r3, r1
    b60c:	4661      	mov	r1, ip
    b60e:	548b      	strb	r3, [r1, r2]
    b610:	e7ae      	b.n	b570 <handleRouteMessage+0x254>
    b612:	6940      	ldr	r0, [r0, #20]
    b614:	0852      	lsrs	r2, r2, #1
    b616:	5c84      	ldrb	r4, [r0, r2]
    b618:	4021      	ands	r1, r4
    b61a:	5481      	strb	r1, [r0, r2]
    b61c:	e7cf      	b.n	b5be <handleRouteMessage+0x2a2>
    b61e:	695b      	ldr	r3, [r3, #20]
    b620:	086a      	lsrs	r2, r5, #1
    b622:	5c9f      	ldrb	r7, [r3, r2]
    b624:	073f      	lsls	r7, r7, #28
    b626:	0f3b      	lsrs	r3, r7, #28
    b628:	469b      	mov	fp, r3
    b62a:	e6b5      	b.n	b398 <handleRouteMessage+0x7c>
    b62c:	4b0d      	ldr	r3, [pc, #52]	; (b664 <handleRouteMessage+0x348>)
    b62e:	e6f6      	b.n	b41e <handleRouteMessage+0x102>
    b630:	4e04      	ldr	r6, [pc, #16]	; (b644 <handleRouteMessage+0x328>)
    b632:	093b      	lsrs	r3, r7, #4
    b634:	9306      	str	r3, [sp, #24]
    b636:	6833      	ldr	r3, [r6, #0]
    b638:	695b      	ldr	r3, [r3, #20]
    b63a:	469c      	mov	ip, r3
    b63c:	e78d      	b.n	b55a <handleRouteMessage+0x23e>
    b63e:	46c0      	nop			; (mov r8, r8)
    b640:	0000b259 	.word	0x0000b259
    b644:	20003708 	.word	0x20003708
    b648:	20003750 	.word	0x20003750
    b64c:	00005d65 	.word	0x00005d65
    b650:	00009269 	.word	0x00009269
    b654:	00009295 	.word	0x00009295
    b658:	0000b1b9 	.word	0x0000b1b9
    b65c:	0000932d 	.word	0x0000932d
    b660:	200009d0 	.word	0x200009d0
    b664:	0000ffff 	.word	0x0000ffff

0000b668 <removeRoute>:
    b668:	2120      	movs	r1, #32
    b66a:	b530      	push	{r4, r5, lr}
    b66c:	4a14      	ldr	r2, [pc, #80]	; (b6c0 <removeRoute+0x58>)
    b66e:	0a03      	lsrs	r3, r0, #8
    b670:	6814      	ldr	r4, [r2, #0]
    b672:	2000      	movs	r0, #0
    b674:	5c61      	ldrb	r1, [r4, r1]
    b676:	4299      	cmp	r1, r3
    b678:	d919      	bls.n	b6ae <removeRoute+0x46>
    b67a:	6920      	ldr	r0, [r4, #16]
    b67c:	24ff      	movs	r4, #255	; 0xff
    b67e:	0059      	lsls	r1, r3, #1
    b680:	5444      	strb	r4, [r0, r1]
    b682:	6810      	ldr	r0, [r2, #0]
    b684:	3cf0      	subs	r4, #240	; 0xf0
    b686:	6900      	ldr	r0, [r0, #16]
    b688:	1840      	adds	r0, r0, r1
    b68a:	7845      	ldrb	r5, [r0, #1]
    b68c:	43a5      	bics	r5, r4
    b68e:	7045      	strb	r5, [r0, #1]
    b690:	6810      	ldr	r0, [r2, #0]
    b692:	6900      	ldr	r0, [r0, #16]
    b694:	1841      	adds	r1, r0, r1
    b696:	7848      	ldrb	r0, [r1, #1]
    b698:	4020      	ands	r0, r4
    b69a:	7048      	strb	r0, [r1, #1]
    b69c:	6812      	ldr	r2, [r2, #0]
    b69e:	07d9      	lsls	r1, r3, #31
    b6a0:	d406      	bmi.n	b6b0 <removeRoute+0x48>
    b6a2:	2001      	movs	r0, #1
    b6a4:	6952      	ldr	r2, [r2, #20]
    b6a6:	085b      	lsrs	r3, r3, #1
    b6a8:	5cd1      	ldrb	r1, [r2, r3]
    b6aa:	400c      	ands	r4, r1
    b6ac:	54d4      	strb	r4, [r2, r3]
    b6ae:	bd30      	pop	{r4, r5, pc}
    b6b0:	6951      	ldr	r1, [r2, #20]
    b6b2:	085b      	lsrs	r3, r3, #1
    b6b4:	5cca      	ldrb	r2, [r1, r3]
    b6b6:	2001      	movs	r0, #1
    b6b8:	43a2      	bics	r2, r4
    b6ba:	54ca      	strb	r2, [r1, r3]
    b6bc:	e7f7      	b.n	b6ae <removeRoute+0x46>
    b6be:	46c0      	nop			; (mov r8, r8)
    b6c0:	20003708 	.word	0x20003708

0000b6c4 <getNextHopAddr>:
    b6c4:	2220      	movs	r2, #32
    b6c6:	4b07      	ldr	r3, [pc, #28]	; (b6e4 <getNextHopAddr+0x20>)
    b6c8:	0a00      	lsrs	r0, r0, #8
    b6ca:	681b      	ldr	r3, [r3, #0]
    b6cc:	5c9a      	ldrb	r2, [r3, r2]
    b6ce:	4282      	cmp	r2, r0
    b6d0:	d801      	bhi.n	b6d6 <getNextHopAddr+0x12>
    b6d2:	4805      	ldr	r0, [pc, #20]	; (b6e8 <getNextHopAddr+0x24>)
    b6d4:	4770      	bx	lr
    b6d6:	691b      	ldr	r3, [r3, #16]
    b6d8:	0040      	lsls	r0, r0, #1
    b6da:	5cc0      	ldrb	r0, [r0, r3]
    b6dc:	28ff      	cmp	r0, #255	; 0xff
    b6de:	d0f8      	beq.n	b6d2 <getNextHopAddr+0xe>
    b6e0:	0200      	lsls	r0, r0, #8
    b6e2:	e7f7      	b.n	b6d4 <getNextHopAddr+0x10>
    b6e4:	20003708 	.word	0x20003708
    b6e8:	0000ffff 	.word	0x0000ffff

0000b6ec <routeTimerHandler>:
    b6ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    b6ee:	464e      	mov	r6, r9
    b6f0:	46de      	mov	lr, fp
    b6f2:	4657      	mov	r7, sl
    b6f4:	4645      	mov	r5, r8
    b6f6:	b5e0      	push	{r5, r6, r7, lr}
    b6f8:	4e64      	ldr	r6, [pc, #400]	; (b88c <routeTimerHandler+0x1a0>)
    b6fa:	b08f      	sub	sp, #60	; 0x3c
    b6fc:	7a33      	ldrb	r3, [r6, #8]
    b6fe:	2b00      	cmp	r3, #0
    b700:	d045      	beq.n	b78e <routeTimerHandler+0xa2>
    b702:	4b63      	ldr	r3, [pc, #396]	; (b890 <routeTimerHandler+0x1a4>)
    b704:	2500      	movs	r5, #0
    b706:	4698      	mov	r8, r3
    b708:	4b62      	ldr	r3, [pc, #392]	; (b894 <routeTimerHandler+0x1a8>)
    b70a:	4f63      	ldr	r7, [pc, #396]	; (b898 <routeTimerHandler+0x1ac>)
    b70c:	4699      	mov	r9, r3
    b70e:	4b63      	ldr	r3, [pc, #396]	; (b89c <routeTimerHandler+0x1b0>)
    b710:	469a      	mov	sl, r3
    b712:	e027      	b.n	b764 <routeTimerHandler+0x78>
    b714:	464b      	mov	r3, r9
    b716:	2120      	movs	r1, #32
    b718:	681a      	ldr	r2, [r3, #0]
    b71a:	8b83      	ldrh	r3, [r0, #28]
    b71c:	5c51      	ldrb	r1, [r2, r1]
    b71e:	0a1b      	lsrs	r3, r3, #8
    b720:	4299      	cmp	r1, r3
    b722:	d944      	bls.n	b7ae <routeTimerHandler+0xc2>
    b724:	6911      	ldr	r1, [r2, #16]
    b726:	005b      	lsls	r3, r3, #1
    b728:	5c5b      	ldrb	r3, [r3, r1]
    b72a:	2bff      	cmp	r3, #255	; 0xff
    b72c:	d03f      	beq.n	b7ae <routeTimerHandler+0xc2>
    b72e:	021b      	lsls	r3, r3, #8
    b730:	469b      	mov	fp, r3
    b732:	2310      	movs	r3, #16
    b734:	7e41      	ldrb	r1, [r0, #25]
    b736:	400b      	ands	r3, r1
    b738:	d041      	beq.n	b7be <routeTimerHandler+0xd2>
    b73a:	2337      	movs	r3, #55	; 0x37
    b73c:	5cd3      	ldrb	r3, [r2, r3]
    b73e:	0001      	movs	r1, r0
    b740:	3301      	adds	r3, #1
    b742:	7403      	strb	r3, [r0, #16]
    b744:	2338      	movs	r3, #56	; 0x38
    b746:	5cd3      	ldrb	r3, [r2, r3]
    b748:	7443      	strb	r3, [r0, #17]
    b74a:	4855      	ldr	r0, [pc, #340]	; (b8a0 <routeTimerHandler+0x1b4>)
    b74c:	4b50      	ldr	r3, [pc, #320]	; (b890 <routeTimerHandler+0x1a4>)
    b74e:	4798      	blx	r3
    b750:	4a54      	ldr	r2, [pc, #336]	; (b8a4 <routeTimerHandler+0x1b8>)
    b752:	4659      	mov	r1, fp
    b754:	0020      	movs	r0, r4
    b756:	4b51      	ldr	r3, [pc, #324]	; (b89c <routeTimerHandler+0x1b0>)
    b758:	4798      	blx	r3
    b75a:	3501      	adds	r5, #1
    b75c:	7a33      	ldrb	r3, [r6, #8]
    b75e:	b2ed      	uxtb	r5, r5
    b760:	42ab      	cmp	r3, r5
    b762:	d914      	bls.n	b78e <routeTimerHandler+0xa2>
    b764:	2100      	movs	r1, #0
    b766:	0030      	movs	r0, r6
    b768:	47b8      	blx	r7
    b76a:	1e04      	subs	r4, r0, #0
    b76c:	d018      	beq.n	b7a0 <routeTimerHandler+0xb4>
    b76e:	7c03      	ldrb	r3, [r0, #16]
    b770:	2b00      	cmp	r3, #0
    b772:	d004      	beq.n	b77e <routeTimerHandler+0x92>
    b774:	3b01      	subs	r3, #1
    b776:	b2db      	uxtb	r3, r3
    b778:	7403      	strb	r3, [r0, #16]
    b77a:	2b00      	cmp	r3, #0
    b77c:	d0ca      	beq.n	b714 <routeTimerHandler+0x28>
    b77e:	0021      	movs	r1, r4
    b780:	0030      	movs	r0, r6
    b782:	47c0      	blx	r8
    b784:	3501      	adds	r5, #1
    b786:	7a33      	ldrb	r3, [r6, #8]
    b788:	b2ed      	uxtb	r5, r5
    b78a:	42ab      	cmp	r3, r5
    b78c:	d8ea      	bhi.n	b764 <routeTimerHandler+0x78>
    b78e:	4b46      	ldr	r3, [pc, #280]	; (b8a8 <routeTimerHandler+0x1bc>)
    b790:	781a      	ldrb	r2, [r3, #0]
    b792:	2a00      	cmp	r2, #0
    b794:	d004      	beq.n	b7a0 <routeTimerHandler+0xb4>
    b796:	3a01      	subs	r2, #1
    b798:	b2d2      	uxtb	r2, r2
    b79a:	701a      	strb	r2, [r3, #0]
    b79c:	2a00      	cmp	r2, #0
    b79e:	d016      	beq.n	b7ce <routeTimerHandler+0xe2>
    b7a0:	b00f      	add	sp, #60	; 0x3c
    b7a2:	bc3c      	pop	{r2, r3, r4, r5}
    b7a4:	4690      	mov	r8, r2
    b7a6:	4699      	mov	r9, r3
    b7a8:	46a2      	mov	sl, r4
    b7aa:	46ab      	mov	fp, r5
    b7ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b7ae:	68a3      	ldr	r3, [r4, #8]
    b7b0:	2b00      	cmp	r3, #0
    b7b2:	d0d2      	beq.n	b75a <routeTimerHandler+0x6e>
    b7b4:	7ca0      	ldrb	r0, [r4, #18]
    b7b6:	0022      	movs	r2, r4
    b7b8:	2107      	movs	r1, #7
    b7ba:	4798      	blx	r3
    b7bc:	e7cd      	b.n	b75a <routeTimerHandler+0x6e>
    b7be:	7443      	strb	r3, [r0, #17]
    b7c0:	6882      	ldr	r2, [r0, #8]
    b7c2:	4659      	mov	r1, fp
    b7c4:	47d0      	blx	sl
    b7c6:	0020      	movs	r0, r4
    b7c8:	4b38      	ldr	r3, [pc, #224]	; (b8ac <routeTimerHandler+0x1c0>)
    b7ca:	4798      	blx	r3
    b7cc:	e7c5      	b.n	b75a <routeTimerHandler+0x6e>
    b7ce:	2025      	movs	r0, #37	; 0x25
    b7d0:	4930      	ldr	r1, [pc, #192]	; (b894 <routeTimerHandler+0x1a8>)
    b7d2:	4689      	mov	r9, r1
    b7d4:	6809      	ldr	r1, [r1, #0]
    b7d6:	5c08      	ldrb	r0, [r1, r0]
    b7d8:	7018      	strb	r0, [r3, #0]
    b7da:	2320      	movs	r3, #32
    b7dc:	5cce      	ldrb	r6, [r1, r3]
    b7de:	2e00      	cmp	r6, #0
    b7e0:	d0de      	beq.n	b7a0 <routeTimerHandler+0xb4>
    b7e2:	3601      	adds	r6, #1
    b7e4:	6909      	ldr	r1, [r1, #16]
    b7e6:	b2f6      	uxtb	r6, r6
    b7e8:	3b1f      	subs	r3, #31
    b7ea:	e005      	b.n	b7f8 <routeTimerHandler+0x10c>
    b7ec:	3301      	adds	r3, #1
    b7ee:	b2db      	uxtb	r3, r3
    b7f0:	b2c2      	uxtb	r2, r0
    b7f2:	3102      	adds	r1, #2
    b7f4:	429e      	cmp	r6, r3
    b7f6:	d00a      	beq.n	b80e <routeTimerHandler+0x122>
    b7f8:	780c      	ldrb	r4, [r1, #0]
    b7fa:	1c18      	adds	r0, r3, #0
    b7fc:	2cff      	cmp	r4, #255	; 0xff
    b7fe:	d1f5      	bne.n	b7ec <routeTimerHandler+0x100>
    b800:	3301      	adds	r3, #1
    b802:	1c10      	adds	r0, r2, #0
    b804:	b2db      	uxtb	r3, r3
    b806:	b2c2      	uxtb	r2, r0
    b808:	3102      	adds	r1, #2
    b80a:	429e      	cmp	r6, r3
    b80c:	d1f4      	bne.n	b7f8 <routeTimerHandler+0x10c>
    b80e:	2a00      	cmp	r2, #0
    b810:	d0c6      	beq.n	b7a0 <routeTimerHandler+0xb4>
    b812:	0854      	lsrs	r4, r2, #1
    b814:	07d3      	lsls	r3, r2, #31
    b816:	d501      	bpl.n	b81c <routeTimerHandler+0x130>
    b818:	0852      	lsrs	r2, r2, #1
    b81a:	1c54      	adds	r4, r2, #1
    b81c:	2616      	movs	r6, #22
    b81e:	2303      	movs	r3, #3
    b820:	446e      	add	r6, sp
    b822:	425b      	negs	r3, r3
    b824:	8033      	strh	r3, [r6, #0]
    b826:	2078      	movs	r0, #120	; 0x78
    b828:	4b21      	ldr	r3, [pc, #132]	; (b8b0 <routeTimerHandler+0x1c4>)
    b82a:	4798      	blx	r3
    b82c:	1e07      	subs	r7, r0, #0
    b82e:	d0b7      	beq.n	b7a0 <routeTimerHandler+0xb4>
    b830:	4b20      	ldr	r3, [pc, #128]	; (b8b4 <routeTimerHandler+0x1c8>)
    b832:	8832      	ldrh	r2, [r6, #0]
    b834:	8819      	ldrh	r1, [r3, #0]
    b836:	2001      	movs	r0, #1
    b838:	ab06      	add	r3, sp, #24
    b83a:	b289      	uxth	r1, r1
    b83c:	4d1e      	ldr	r5, [pc, #120]	; (b8b8 <routeTimerHandler+0x1cc>)
    b83e:	47a8      	blx	r5
    b840:	0039      	movs	r1, r7
    b842:	a806      	add	r0, sp, #24
    b844:	4b1d      	ldr	r3, [pc, #116]	; (b8bc <routeTimerHandler+0x1d0>)
    b846:	4798      	blx	r3
    b848:	2313      	movs	r3, #19
    b84a:	543b      	strb	r3, [r7, r0]
    b84c:	0003      	movs	r3, r0
    b84e:	3301      	adds	r3, #1
    b850:	b2db      	uxtb	r3, r3
    b852:	54fc      	strb	r4, [r7, r3]
    b854:	464b      	mov	r3, r9
    b856:	4680      	mov	r8, r0
    b858:	681b      	ldr	r3, [r3, #0]
    b85a:	3002      	adds	r0, #2
    b85c:	b2c0      	uxtb	r0, r0
    b85e:	6959      	ldr	r1, [r3, #20]
    b860:	0022      	movs	r2, r4
    b862:	1838      	adds	r0, r7, r0
    b864:	4b16      	ldr	r3, [pc, #88]	; (b8c0 <routeTimerHandler+0x1d4>)
    b866:	4798      	blx	r3
    b868:	2301      	movs	r3, #1
    b86a:	425b      	negs	r3, r3
    b86c:	8033      	strh	r3, [r6, #0]
    b86e:	4b15      	ldr	r3, [pc, #84]	; (b8c4 <routeTimerHandler+0x1d8>)
    b870:	3402      	adds	r4, #2
    b872:	9303      	str	r3, [sp, #12]
    b874:	2300      	movs	r3, #0
    b876:	9302      	str	r3, [sp, #8]
    b878:	3302      	adds	r3, #2
    b87a:	b2e2      	uxtb	r2, r4
    b87c:	9300      	str	r3, [sp, #0]
    b87e:	9601      	str	r6, [sp, #4]
    b880:	003b      	movs	r3, r7
    b882:	4641      	mov	r1, r8
    b884:	a806      	add	r0, sp, #24
    b886:	4c10      	ldr	r4, [pc, #64]	; (b8c8 <routeTimerHandler+0x1dc>)
    b888:	47a0      	blx	r4
    b88a:	e789      	b.n	b7a0 <routeTimerHandler+0xb4>
    b88c:	2000378c 	.word	0x2000378c
    b890:	00005ed1 	.word	0x00005ed1
    b894:	20003708 	.word	0x20003708
    b898:	00005f09 	.word	0x00005f09
    b89c:	00009485 	.word	0x00009485
    b8a0:	20003710 	.word	0x20003710
    b8a4:	00007c0d 	.word	0x00007c0d
    b8a8:	20003788 	.word	0x20003788
    b8ac:	00005db5 	.word	0x00005db5
    b8b0:	00005d65 	.word	0x00005d65
    b8b4:	20003750 	.word	0x20003750
    b8b8:	00009269 	.word	0x00009269
    b8bc:	00009295 	.word	0x00009295
    b8c0:	0000bf03 	.word	0x0000bf03
    b8c4:	0000b1c9 	.word	0x0000b1c9
    b8c8:	0000932d 	.word	0x0000932d

0000b8cc <initiateRouteReq>:
    b8cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    b8ce:	4647      	mov	r7, r8
    b8d0:	46ce      	mov	lr, r9
    b8d2:	2301      	movs	r3, #1
    b8d4:	b580      	push	{r7, lr}
    b8d6:	2716      	movs	r7, #22
    b8d8:	b08f      	sub	sp, #60	; 0x3c
    b8da:	425b      	negs	r3, r3
    b8dc:	446f      	add	r7, sp
    b8de:	803b      	strh	r3, [r7, #0]
    b8e0:	4680      	mov	r8, r0
    b8e2:	4b1e      	ldr	r3, [pc, #120]	; (b95c <initiateRouteReq+0x90>)
    b8e4:	2078      	movs	r0, #120	; 0x78
    b8e6:	4798      	blx	r3
    b8e8:	1e04      	subs	r4, r0, #0
    b8ea:	d034      	beq.n	b956 <initiateRouteReq+0x8a>
    b8ec:	4b1c      	ldr	r3, [pc, #112]	; (b960 <initiateRouteReq+0x94>)
    b8ee:	ad06      	add	r5, sp, #24
    b8f0:	8819      	ldrh	r1, [r3, #0]
    b8f2:	4699      	mov	r9, r3
    b8f4:	b289      	uxth	r1, r1
    b8f6:	883a      	ldrh	r2, [r7, #0]
    b8f8:	002b      	movs	r3, r5
    b8fa:	20ff      	movs	r0, #255	; 0xff
    b8fc:	4e19      	ldr	r6, [pc, #100]	; (b964 <initiateRouteReq+0x98>)
    b8fe:	47b0      	blx	r6
    b900:	2220      	movs	r2, #32
    b902:	786b      	ldrb	r3, [r5, #1]
    b904:	0021      	movs	r1, r4
    b906:	4313      	orrs	r3, r2
    b908:	706b      	strb	r3, [r5, #1]
    b90a:	0028      	movs	r0, r5
    b90c:	4b16      	ldr	r3, [pc, #88]	; (b968 <initiateRouteReq+0x9c>)
    b90e:	4798      	blx	r3
    b910:	464b      	mov	r3, r9
    b912:	0006      	movs	r6, r0
    b914:	8818      	ldrh	r0, [r3, #0]
    b916:	78a1      	ldrb	r1, [r4, #2]
    b918:	b280      	uxth	r0, r0
    b91a:	4b14      	ldr	r3, [pc, #80]	; (b96c <initiateRouteReq+0xa0>)
    b91c:	4798      	blx	r3
    b91e:	2311      	movs	r3, #17
    b920:	2100      	movs	r1, #0
    b922:	55a3      	strb	r3, [r4, r6]
    b924:	1c73      	adds	r3, r6, #1
    b926:	b2db      	uxtb	r3, r3
    b928:	54e1      	strb	r1, [r4, r3]
    b92a:	4643      	mov	r3, r8
    b92c:	1cb2      	adds	r2, r6, #2
    b92e:	b2d2      	uxtb	r2, r2
    b930:	0a1b      	lsrs	r3, r3, #8
    b932:	54a3      	strb	r3, [r4, r2]
    b934:	4b0e      	ldr	r3, [pc, #56]	; (b970 <initiateRouteReq+0xa4>)
    b936:	9102      	str	r1, [sp, #8]
    b938:	9303      	str	r3, [sp, #12]
    b93a:	2302      	movs	r3, #2
    b93c:	9701      	str	r7, [sp, #4]
    b93e:	9300      	str	r3, [sp, #0]
    b940:	2203      	movs	r2, #3
    b942:	0023      	movs	r3, r4
    b944:	0031      	movs	r1, r6
    b946:	0028      	movs	r0, r5
    b948:	4c0a      	ldr	r4, [pc, #40]	; (b974 <initiateRouteReq+0xa8>)
    b94a:	47a0      	blx	r4
    b94c:	b00f      	add	sp, #60	; 0x3c
    b94e:	bc0c      	pop	{r2, r3}
    b950:	4690      	mov	r8, r2
    b952:	4699      	mov	r9, r3
    b954:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b956:	2000      	movs	r0, #0
    b958:	e7f8      	b.n	b94c <initiateRouteReq+0x80>
    b95a:	46c0      	nop			; (mov r8, r8)
    b95c:	00005d65 	.word	0x00005d65
    b960:	20003750 	.word	0x20003750
    b964:	00009269 	.word	0x00009269
    b968:	00009295 	.word	0x00009295
    b96c:	000097e5 	.word	0x000097e5
    b970:	0000b1d9 	.word	0x0000b1d9
    b974:	0000932d 	.word	0x0000932d

0000b978 <keyDetermineProcedure>:
    b978:	4b06      	ldr	r3, [pc, #24]	; (b994 <keyDetermineProcedure+0x1c>)
    b97a:	781b      	ldrb	r3, [r3, #0]
    b97c:	3b06      	subs	r3, #6
    b97e:	2b01      	cmp	r3, #1
    b980:	d902      	bls.n	b988 <keyDetermineProcedure+0x10>
    b982:	4b05      	ldr	r3, [pc, #20]	; (b998 <keyDetermineProcedure+0x20>)
    b984:	6818      	ldr	r0, [r3, #0]
    b986:	4770      	bx	lr
    b988:	2808      	cmp	r0, #8
    b98a:	d0fa      	beq.n	b982 <keyDetermineProcedure+0xa>
    b98c:	4b02      	ldr	r3, [pc, #8]	; (b998 <keyDetermineProcedure+0x20>)
    b98e:	6818      	ldr	r0, [r3, #0]
    b990:	3010      	adds	r0, #16
    b992:	e7f8      	b.n	b986 <keyDetermineProcedure+0xe>
    b994:	200009b0 	.word	0x200009b0
    b998:	2000370c 	.word	0x2000370c

0000b99c <secureFrame>:
    b99c:	b5f0      	push	{r4, r5, r6, r7, lr}
    b99e:	4657      	mov	r7, sl
    b9a0:	4645      	mov	r5, r8
    b9a2:	46de      	mov	lr, fp
    b9a4:	464e      	mov	r6, r9
    b9a6:	b5e0      	push	{r5, r6, r7, lr}
    b9a8:	0005      	movs	r5, r0
    b9aa:	b0af      	sub	sp, #188	; 0xbc
    b9ac:	ac06      	add	r4, sp, #24
    b9ae:	000e      	movs	r6, r1
    b9b0:	4690      	mov	r8, r2
    b9b2:	469a      	mov	sl, r3
    b9b4:	2210      	movs	r2, #16
    b9b6:	2100      	movs	r1, #0
    b9b8:	0020      	movs	r0, r4
    b9ba:	4b35      	ldr	r3, [pc, #212]	; (ba90 <secureFrame+0xf4>)
    b9bc:	4798      	blx	r3
    b9be:	7c2f      	ldrb	r7, [r5, #16]
    b9c0:	2f07      	cmp	r7, #7
    b9c2:	d80e      	bhi.n	b9e2 <secureFrame+0x46>
    b9c4:	2301      	movs	r3, #1
    b9c6:	2288      	movs	r2, #136	; 0x88
    b9c8:	40bb      	lsls	r3, r7
    b9ca:	421a      	tst	r2, r3
    b9cc:	d14e      	bne.n	ba6c <secureFrame+0xd0>
    b9ce:	3a44      	subs	r2, #68	; 0x44
    b9d0:	421a      	tst	r2, r3
    b9d2:	d14f      	bne.n	ba74 <secureFrame+0xd8>
    b9d4:	3a22      	subs	r2, #34	; 0x22
    b9d6:	421a      	tst	r2, r3
    b9d8:	d003      	beq.n	b9e2 <secureFrame+0x46>
    b9da:	2304      	movs	r3, #4
    b9dc:	9305      	str	r3, [sp, #20]
    b9de:	469b      	mov	fp, r3
    b9e0:	e002      	b.n	b9e8 <secureFrame+0x4c>
    b9e2:	2300      	movs	r3, #0
    b9e4:	469b      	mov	fp, r3
    b9e6:	9305      	str	r3, [sp, #20]
    b9e8:	4b2a      	ldr	r3, [pc, #168]	; (ba94 <secureFrame+0xf8>)
    b9ea:	4d2b      	ldr	r5, [pc, #172]	; (ba98 <secureFrame+0xfc>)
    b9ec:	79da      	ldrb	r2, [r3, #7]
    b9ee:	4651      	mov	r1, sl
    b9f0:	7062      	strb	r2, [r4, #1]
    b9f2:	799a      	ldrb	r2, [r3, #6]
    b9f4:	7367      	strb	r7, [r4, #13]
    b9f6:	70a2      	strb	r2, [r4, #2]
    b9f8:	795a      	ldrb	r2, [r3, #5]
    b9fa:	a80a      	add	r0, sp, #40	; 0x28
    b9fc:	70e2      	strb	r2, [r4, #3]
    b9fe:	791a      	ldrb	r2, [r3, #4]
    ba00:	44b2      	add	sl, r6
    ba02:	7122      	strb	r2, [r4, #4]
    ba04:	78da      	ldrb	r2, [r3, #3]
    ba06:	7162      	strb	r2, [r4, #5]
    ba08:	789a      	ldrb	r2, [r3, #2]
    ba0a:	71a2      	strb	r2, [r4, #6]
    ba0c:	785a      	ldrb	r2, [r3, #1]
    ba0e:	781b      	ldrb	r3, [r3, #0]
    ba10:	71e2      	strb	r2, [r4, #7]
    ba12:	7223      	strb	r3, [r4, #8]
    ba14:	78eb      	ldrb	r3, [r5, #3]
    ba16:	0032      	movs	r2, r6
    ba18:	7263      	strb	r3, [r4, #9]
    ba1a:	78ab      	ldrb	r3, [r5, #2]
    ba1c:	72a3      	strb	r3, [r4, #10]
    ba1e:	786b      	ldrb	r3, [r5, #1]
    ba20:	72e3      	strb	r3, [r4, #11]
    ba22:	782b      	ldrb	r3, [r5, #0]
    ba24:	7323      	strb	r3, [r4, #12]
    ba26:	4b1d      	ldr	r3, [pc, #116]	; (ba9c <secureFrame+0x100>)
    ba28:	4699      	mov	r9, r3
    ba2a:	4798      	blx	r3
    ba2c:	ab0a      	add	r3, sp, #40	; 0x28
    ba2e:	469c      	mov	ip, r3
    ba30:	44b4      	add	ip, r6
    ba32:	4663      	mov	r3, ip
    ba34:	4642      	mov	r2, r8
    ba36:	4651      	mov	r1, sl
    ba38:	4660      	mov	r0, ip
    ba3a:	9304      	str	r3, [sp, #16]
    ba3c:	47c8      	blx	r9
    ba3e:	2300      	movs	r3, #0
    ba40:	9302      	str	r3, [sp, #8]
    ba42:	4643      	mov	r3, r8
    ba44:	0021      	movs	r1, r4
    ba46:	9300      	str	r3, [sp, #0]
    ba48:	9701      	str	r7, [sp, #4]
    ba4a:	0033      	movs	r3, r6
    ba4c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    ba4e:	a80a      	add	r0, sp, #40	; 0x28
    ba50:	4c13      	ldr	r4, [pc, #76]	; (baa0 <secureFrame+0x104>)
    ba52:	47a0      	blx	r4
    ba54:	2800      	cmp	r0, #0
    ba56:	d011      	beq.n	ba7c <secureFrame+0xe0>
    ba58:	23ff      	movs	r3, #255	; 0xff
    ba5a:	469b      	mov	fp, r3
    ba5c:	4658      	mov	r0, fp
    ba5e:	b02f      	add	sp, #188	; 0xbc
    ba60:	bc3c      	pop	{r2, r3, r4, r5}
    ba62:	4690      	mov	r8, r2
    ba64:	4699      	mov	r9, r3
    ba66:	46a2      	mov	sl, r4
    ba68:	46ab      	mov	fp, r5
    ba6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ba6c:	2310      	movs	r3, #16
    ba6e:	9305      	str	r3, [sp, #20]
    ba70:	469b      	mov	fp, r3
    ba72:	e7b9      	b.n	b9e8 <secureFrame+0x4c>
    ba74:	2308      	movs	r3, #8
    ba76:	9305      	str	r3, [sp, #20]
    ba78:	469b      	mov	fp, r3
    ba7a:	e7b5      	b.n	b9e8 <secureFrame+0x4c>
    ba7c:	682b      	ldr	r3, [r5, #0]
    ba7e:	9904      	ldr	r1, [sp, #16]
    ba80:	3301      	adds	r3, #1
    ba82:	602b      	str	r3, [r5, #0]
    ba84:	9b05      	ldr	r3, [sp, #20]
    ba86:	4650      	mov	r0, sl
    ba88:	4443      	add	r3, r8
    ba8a:	001a      	movs	r2, r3
    ba8c:	47c8      	blx	r9
    ba8e:	e7e5      	b.n	ba5c <secureFrame+0xc0>
    ba90:	0000bf15 	.word	0x0000bf15
    ba94:	200000b0 	.word	0x200000b0
    ba98:	20003798 	.word	0x20003798
    ba9c:	0000bf03 	.word	0x0000bf03
    baa0:	00005951 	.word	0x00005951

0000baa4 <unsecureFrame>:
    baa4:	b5f0      	push	{r4, r5, r6, r7, lr}
    baa6:	46ce      	mov	lr, r9
    baa8:	4647      	mov	r7, r8
    baaa:	b580      	push	{r7, lr}
    baac:	b089      	sub	sp, #36	; 0x24
    baae:	0007      	movs	r7, r0
    bab0:	ac04      	add	r4, sp, #16
    bab2:	000d      	movs	r5, r1
    bab4:	4691      	mov	r9, r2
    bab6:	001e      	movs	r6, r3
    bab8:	2210      	movs	r2, #16
    baba:	4b26      	ldr	r3, [pc, #152]	; (bb54 <unsecureFrame+0xb0>)
    babc:	2100      	movs	r1, #0
    babe:	0020      	movs	r0, r4
    bac0:	4798      	blx	r3
    bac2:	2200      	movs	r2, #0
    bac4:	7c3b      	ldrb	r3, [r7, #16]
    bac6:	4690      	mov	r8, r2
    bac8:	2b07      	cmp	r3, #7
    baca:	d806      	bhi.n	bada <unsecureFrame+0x36>
    bacc:	3201      	adds	r2, #1
    bace:	2010      	movs	r0, #16
    bad0:	409a      	lsls	r2, r3
    bad2:	2188      	movs	r1, #136	; 0x88
    bad4:	4680      	mov	r8, r0
    bad6:	4211      	tst	r1, r2
    bad8:	d02f      	beq.n	bb3a <unsecureFrame+0x96>
    bada:	79ea      	ldrb	r2, [r5, #7]
    badc:	7363      	strb	r3, [r4, #13]
    bade:	7062      	strb	r2, [r4, #1]
    bae0:	79aa      	ldrb	r2, [r5, #6]
    bae2:	0021      	movs	r1, r4
    bae4:	70a2      	strb	r2, [r4, #2]
    bae6:	796a      	ldrb	r2, [r5, #5]
    bae8:	9810      	ldr	r0, [sp, #64]	; 0x40
    baea:	70e2      	strb	r2, [r4, #3]
    baec:	792a      	ldrb	r2, [r5, #4]
    baee:	7122      	strb	r2, [r4, #4]
    baf0:	78ea      	ldrb	r2, [r5, #3]
    baf2:	7162      	strb	r2, [r4, #5]
    baf4:	78aa      	ldrb	r2, [r5, #2]
    baf6:	71a2      	strb	r2, [r4, #6]
    baf8:	786a      	ldrb	r2, [r5, #1]
    bafa:	71e2      	strb	r2, [r4, #7]
    bafc:	782a      	ldrb	r2, [r5, #0]
    bafe:	7222      	strb	r2, [r4, #8]
    bb00:	7dfa      	ldrb	r2, [r7, #23]
    bb02:	7262      	strb	r2, [r4, #9]
    bb04:	7dba      	ldrb	r2, [r7, #22]
    bb06:	72a2      	strb	r2, [r4, #10]
    bb08:	7d7a      	ldrb	r2, [r7, #21]
    bb0a:	72e2      	strb	r2, [r4, #11]
    bb0c:	7d3a      	ldrb	r2, [r7, #20]
    bb0e:	7322      	strb	r2, [r4, #12]
    bb10:	9301      	str	r3, [sp, #4]
    bb12:	4643      	mov	r3, r8
    bb14:	2201      	movs	r2, #1
    bb16:	1af6      	subs	r6, r6, r3
    bb18:	b2f6      	uxtb	r6, r6
    bb1a:	9202      	str	r2, [sp, #8]
    bb1c:	9600      	str	r6, [sp, #0]
    bb1e:	464b      	mov	r3, r9
    bb20:	9a11      	ldr	r2, [sp, #68]	; 0x44
    bb22:	4c0d      	ldr	r4, [pc, #52]	; (bb58 <unsecureFrame+0xb4>)
    bb24:	47a0      	blx	r4
    bb26:	2800      	cmp	r0, #0
    bb28:	d001      	beq.n	bb2e <unsecureFrame+0x8a>
    bb2a:	23ff      	movs	r3, #255	; 0xff
    bb2c:	4698      	mov	r8, r3
    bb2e:	4640      	mov	r0, r8
    bb30:	b009      	add	sp, #36	; 0x24
    bb32:	bc0c      	pop	{r2, r3}
    bb34:	4690      	mov	r8, r2
    bb36:	4699      	mov	r9, r3
    bb38:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bb3a:	3808      	subs	r0, #8
    bb3c:	3944      	subs	r1, #68	; 0x44
    bb3e:	4680      	mov	r8, r0
    bb40:	4211      	tst	r1, r2
    bb42:	d1ca      	bne.n	bada <unsecureFrame+0x36>
    bb44:	3922      	subs	r1, #34	; 0x22
    bb46:	400a      	ands	r2, r1
    bb48:	1e51      	subs	r1, r2, #1
    bb4a:	418a      	sbcs	r2, r1
    bb4c:	0092      	lsls	r2, r2, #2
    bb4e:	4690      	mov	r8, r2
    bb50:	e7c3      	b.n	bada <unsecureFrame+0x36>
    bb52:	46c0      	nop			; (mov r8, r8)
    bb54:	0000bf15 	.word	0x0000bf15
    bb58:	00005951 	.word	0x00005951

0000bb5c <__udivsi3>:
    bb5c:	2200      	movs	r2, #0
    bb5e:	0843      	lsrs	r3, r0, #1
    bb60:	428b      	cmp	r3, r1
    bb62:	d374      	bcc.n	bc4e <__udivsi3+0xf2>
    bb64:	0903      	lsrs	r3, r0, #4
    bb66:	428b      	cmp	r3, r1
    bb68:	d35f      	bcc.n	bc2a <__udivsi3+0xce>
    bb6a:	0a03      	lsrs	r3, r0, #8
    bb6c:	428b      	cmp	r3, r1
    bb6e:	d344      	bcc.n	bbfa <__udivsi3+0x9e>
    bb70:	0b03      	lsrs	r3, r0, #12
    bb72:	428b      	cmp	r3, r1
    bb74:	d328      	bcc.n	bbc8 <__udivsi3+0x6c>
    bb76:	0c03      	lsrs	r3, r0, #16
    bb78:	428b      	cmp	r3, r1
    bb7a:	d30d      	bcc.n	bb98 <__udivsi3+0x3c>
    bb7c:	22ff      	movs	r2, #255	; 0xff
    bb7e:	0209      	lsls	r1, r1, #8
    bb80:	ba12      	rev	r2, r2
    bb82:	0c03      	lsrs	r3, r0, #16
    bb84:	428b      	cmp	r3, r1
    bb86:	d302      	bcc.n	bb8e <__udivsi3+0x32>
    bb88:	1212      	asrs	r2, r2, #8
    bb8a:	0209      	lsls	r1, r1, #8
    bb8c:	d065      	beq.n	bc5a <__udivsi3+0xfe>
    bb8e:	0b03      	lsrs	r3, r0, #12
    bb90:	428b      	cmp	r3, r1
    bb92:	d319      	bcc.n	bbc8 <__udivsi3+0x6c>
    bb94:	e000      	b.n	bb98 <__udivsi3+0x3c>
    bb96:	0a09      	lsrs	r1, r1, #8
    bb98:	0bc3      	lsrs	r3, r0, #15
    bb9a:	428b      	cmp	r3, r1
    bb9c:	d301      	bcc.n	bba2 <__udivsi3+0x46>
    bb9e:	03cb      	lsls	r3, r1, #15
    bba0:	1ac0      	subs	r0, r0, r3
    bba2:	4152      	adcs	r2, r2
    bba4:	0b83      	lsrs	r3, r0, #14
    bba6:	428b      	cmp	r3, r1
    bba8:	d301      	bcc.n	bbae <__udivsi3+0x52>
    bbaa:	038b      	lsls	r3, r1, #14
    bbac:	1ac0      	subs	r0, r0, r3
    bbae:	4152      	adcs	r2, r2
    bbb0:	0b43      	lsrs	r3, r0, #13
    bbb2:	428b      	cmp	r3, r1
    bbb4:	d301      	bcc.n	bbba <__udivsi3+0x5e>
    bbb6:	034b      	lsls	r3, r1, #13
    bbb8:	1ac0      	subs	r0, r0, r3
    bbba:	4152      	adcs	r2, r2
    bbbc:	0b03      	lsrs	r3, r0, #12
    bbbe:	428b      	cmp	r3, r1
    bbc0:	d301      	bcc.n	bbc6 <__udivsi3+0x6a>
    bbc2:	030b      	lsls	r3, r1, #12
    bbc4:	1ac0      	subs	r0, r0, r3
    bbc6:	4152      	adcs	r2, r2
    bbc8:	0ac3      	lsrs	r3, r0, #11
    bbca:	428b      	cmp	r3, r1
    bbcc:	d301      	bcc.n	bbd2 <__udivsi3+0x76>
    bbce:	02cb      	lsls	r3, r1, #11
    bbd0:	1ac0      	subs	r0, r0, r3
    bbd2:	4152      	adcs	r2, r2
    bbd4:	0a83      	lsrs	r3, r0, #10
    bbd6:	428b      	cmp	r3, r1
    bbd8:	d301      	bcc.n	bbde <__udivsi3+0x82>
    bbda:	028b      	lsls	r3, r1, #10
    bbdc:	1ac0      	subs	r0, r0, r3
    bbde:	4152      	adcs	r2, r2
    bbe0:	0a43      	lsrs	r3, r0, #9
    bbe2:	428b      	cmp	r3, r1
    bbe4:	d301      	bcc.n	bbea <__udivsi3+0x8e>
    bbe6:	024b      	lsls	r3, r1, #9
    bbe8:	1ac0      	subs	r0, r0, r3
    bbea:	4152      	adcs	r2, r2
    bbec:	0a03      	lsrs	r3, r0, #8
    bbee:	428b      	cmp	r3, r1
    bbf0:	d301      	bcc.n	bbf6 <__udivsi3+0x9a>
    bbf2:	020b      	lsls	r3, r1, #8
    bbf4:	1ac0      	subs	r0, r0, r3
    bbf6:	4152      	adcs	r2, r2
    bbf8:	d2cd      	bcs.n	bb96 <__udivsi3+0x3a>
    bbfa:	09c3      	lsrs	r3, r0, #7
    bbfc:	428b      	cmp	r3, r1
    bbfe:	d301      	bcc.n	bc04 <__udivsi3+0xa8>
    bc00:	01cb      	lsls	r3, r1, #7
    bc02:	1ac0      	subs	r0, r0, r3
    bc04:	4152      	adcs	r2, r2
    bc06:	0983      	lsrs	r3, r0, #6
    bc08:	428b      	cmp	r3, r1
    bc0a:	d301      	bcc.n	bc10 <__udivsi3+0xb4>
    bc0c:	018b      	lsls	r3, r1, #6
    bc0e:	1ac0      	subs	r0, r0, r3
    bc10:	4152      	adcs	r2, r2
    bc12:	0943      	lsrs	r3, r0, #5
    bc14:	428b      	cmp	r3, r1
    bc16:	d301      	bcc.n	bc1c <__udivsi3+0xc0>
    bc18:	014b      	lsls	r3, r1, #5
    bc1a:	1ac0      	subs	r0, r0, r3
    bc1c:	4152      	adcs	r2, r2
    bc1e:	0903      	lsrs	r3, r0, #4
    bc20:	428b      	cmp	r3, r1
    bc22:	d301      	bcc.n	bc28 <__udivsi3+0xcc>
    bc24:	010b      	lsls	r3, r1, #4
    bc26:	1ac0      	subs	r0, r0, r3
    bc28:	4152      	adcs	r2, r2
    bc2a:	08c3      	lsrs	r3, r0, #3
    bc2c:	428b      	cmp	r3, r1
    bc2e:	d301      	bcc.n	bc34 <__udivsi3+0xd8>
    bc30:	00cb      	lsls	r3, r1, #3
    bc32:	1ac0      	subs	r0, r0, r3
    bc34:	4152      	adcs	r2, r2
    bc36:	0883      	lsrs	r3, r0, #2
    bc38:	428b      	cmp	r3, r1
    bc3a:	d301      	bcc.n	bc40 <__udivsi3+0xe4>
    bc3c:	008b      	lsls	r3, r1, #2
    bc3e:	1ac0      	subs	r0, r0, r3
    bc40:	4152      	adcs	r2, r2
    bc42:	0843      	lsrs	r3, r0, #1
    bc44:	428b      	cmp	r3, r1
    bc46:	d301      	bcc.n	bc4c <__udivsi3+0xf0>
    bc48:	004b      	lsls	r3, r1, #1
    bc4a:	1ac0      	subs	r0, r0, r3
    bc4c:	4152      	adcs	r2, r2
    bc4e:	1a41      	subs	r1, r0, r1
    bc50:	d200      	bcs.n	bc54 <__udivsi3+0xf8>
    bc52:	4601      	mov	r1, r0
    bc54:	4152      	adcs	r2, r2
    bc56:	4610      	mov	r0, r2
    bc58:	4770      	bx	lr
    bc5a:	e7ff      	b.n	bc5c <__udivsi3+0x100>
    bc5c:	b501      	push	{r0, lr}
    bc5e:	2000      	movs	r0, #0
    bc60:	f000 f8f0 	bl	be44 <__aeabi_idiv0>
    bc64:	bd02      	pop	{r1, pc}
    bc66:	46c0      	nop			; (mov r8, r8)

0000bc68 <__aeabi_uidivmod>:
    bc68:	2900      	cmp	r1, #0
    bc6a:	d0f7      	beq.n	bc5c <__udivsi3+0x100>
    bc6c:	e776      	b.n	bb5c <__udivsi3>
    bc6e:	4770      	bx	lr

0000bc70 <__divsi3>:
    bc70:	4603      	mov	r3, r0
    bc72:	430b      	orrs	r3, r1
    bc74:	d47f      	bmi.n	bd76 <__divsi3+0x106>
    bc76:	2200      	movs	r2, #0
    bc78:	0843      	lsrs	r3, r0, #1
    bc7a:	428b      	cmp	r3, r1
    bc7c:	d374      	bcc.n	bd68 <__divsi3+0xf8>
    bc7e:	0903      	lsrs	r3, r0, #4
    bc80:	428b      	cmp	r3, r1
    bc82:	d35f      	bcc.n	bd44 <__divsi3+0xd4>
    bc84:	0a03      	lsrs	r3, r0, #8
    bc86:	428b      	cmp	r3, r1
    bc88:	d344      	bcc.n	bd14 <__divsi3+0xa4>
    bc8a:	0b03      	lsrs	r3, r0, #12
    bc8c:	428b      	cmp	r3, r1
    bc8e:	d328      	bcc.n	bce2 <__divsi3+0x72>
    bc90:	0c03      	lsrs	r3, r0, #16
    bc92:	428b      	cmp	r3, r1
    bc94:	d30d      	bcc.n	bcb2 <__divsi3+0x42>
    bc96:	22ff      	movs	r2, #255	; 0xff
    bc98:	0209      	lsls	r1, r1, #8
    bc9a:	ba12      	rev	r2, r2
    bc9c:	0c03      	lsrs	r3, r0, #16
    bc9e:	428b      	cmp	r3, r1
    bca0:	d302      	bcc.n	bca8 <__divsi3+0x38>
    bca2:	1212      	asrs	r2, r2, #8
    bca4:	0209      	lsls	r1, r1, #8
    bca6:	d065      	beq.n	bd74 <__divsi3+0x104>
    bca8:	0b03      	lsrs	r3, r0, #12
    bcaa:	428b      	cmp	r3, r1
    bcac:	d319      	bcc.n	bce2 <__divsi3+0x72>
    bcae:	e000      	b.n	bcb2 <__divsi3+0x42>
    bcb0:	0a09      	lsrs	r1, r1, #8
    bcb2:	0bc3      	lsrs	r3, r0, #15
    bcb4:	428b      	cmp	r3, r1
    bcb6:	d301      	bcc.n	bcbc <__divsi3+0x4c>
    bcb8:	03cb      	lsls	r3, r1, #15
    bcba:	1ac0      	subs	r0, r0, r3
    bcbc:	4152      	adcs	r2, r2
    bcbe:	0b83      	lsrs	r3, r0, #14
    bcc0:	428b      	cmp	r3, r1
    bcc2:	d301      	bcc.n	bcc8 <__divsi3+0x58>
    bcc4:	038b      	lsls	r3, r1, #14
    bcc6:	1ac0      	subs	r0, r0, r3
    bcc8:	4152      	adcs	r2, r2
    bcca:	0b43      	lsrs	r3, r0, #13
    bccc:	428b      	cmp	r3, r1
    bcce:	d301      	bcc.n	bcd4 <__divsi3+0x64>
    bcd0:	034b      	lsls	r3, r1, #13
    bcd2:	1ac0      	subs	r0, r0, r3
    bcd4:	4152      	adcs	r2, r2
    bcd6:	0b03      	lsrs	r3, r0, #12
    bcd8:	428b      	cmp	r3, r1
    bcda:	d301      	bcc.n	bce0 <__divsi3+0x70>
    bcdc:	030b      	lsls	r3, r1, #12
    bcde:	1ac0      	subs	r0, r0, r3
    bce0:	4152      	adcs	r2, r2
    bce2:	0ac3      	lsrs	r3, r0, #11
    bce4:	428b      	cmp	r3, r1
    bce6:	d301      	bcc.n	bcec <__divsi3+0x7c>
    bce8:	02cb      	lsls	r3, r1, #11
    bcea:	1ac0      	subs	r0, r0, r3
    bcec:	4152      	adcs	r2, r2
    bcee:	0a83      	lsrs	r3, r0, #10
    bcf0:	428b      	cmp	r3, r1
    bcf2:	d301      	bcc.n	bcf8 <__divsi3+0x88>
    bcf4:	028b      	lsls	r3, r1, #10
    bcf6:	1ac0      	subs	r0, r0, r3
    bcf8:	4152      	adcs	r2, r2
    bcfa:	0a43      	lsrs	r3, r0, #9
    bcfc:	428b      	cmp	r3, r1
    bcfe:	d301      	bcc.n	bd04 <__divsi3+0x94>
    bd00:	024b      	lsls	r3, r1, #9
    bd02:	1ac0      	subs	r0, r0, r3
    bd04:	4152      	adcs	r2, r2
    bd06:	0a03      	lsrs	r3, r0, #8
    bd08:	428b      	cmp	r3, r1
    bd0a:	d301      	bcc.n	bd10 <__divsi3+0xa0>
    bd0c:	020b      	lsls	r3, r1, #8
    bd0e:	1ac0      	subs	r0, r0, r3
    bd10:	4152      	adcs	r2, r2
    bd12:	d2cd      	bcs.n	bcb0 <__divsi3+0x40>
    bd14:	09c3      	lsrs	r3, r0, #7
    bd16:	428b      	cmp	r3, r1
    bd18:	d301      	bcc.n	bd1e <__divsi3+0xae>
    bd1a:	01cb      	lsls	r3, r1, #7
    bd1c:	1ac0      	subs	r0, r0, r3
    bd1e:	4152      	adcs	r2, r2
    bd20:	0983      	lsrs	r3, r0, #6
    bd22:	428b      	cmp	r3, r1
    bd24:	d301      	bcc.n	bd2a <__divsi3+0xba>
    bd26:	018b      	lsls	r3, r1, #6
    bd28:	1ac0      	subs	r0, r0, r3
    bd2a:	4152      	adcs	r2, r2
    bd2c:	0943      	lsrs	r3, r0, #5
    bd2e:	428b      	cmp	r3, r1
    bd30:	d301      	bcc.n	bd36 <__divsi3+0xc6>
    bd32:	014b      	lsls	r3, r1, #5
    bd34:	1ac0      	subs	r0, r0, r3
    bd36:	4152      	adcs	r2, r2
    bd38:	0903      	lsrs	r3, r0, #4
    bd3a:	428b      	cmp	r3, r1
    bd3c:	d301      	bcc.n	bd42 <__divsi3+0xd2>
    bd3e:	010b      	lsls	r3, r1, #4
    bd40:	1ac0      	subs	r0, r0, r3
    bd42:	4152      	adcs	r2, r2
    bd44:	08c3      	lsrs	r3, r0, #3
    bd46:	428b      	cmp	r3, r1
    bd48:	d301      	bcc.n	bd4e <__divsi3+0xde>
    bd4a:	00cb      	lsls	r3, r1, #3
    bd4c:	1ac0      	subs	r0, r0, r3
    bd4e:	4152      	adcs	r2, r2
    bd50:	0883      	lsrs	r3, r0, #2
    bd52:	428b      	cmp	r3, r1
    bd54:	d301      	bcc.n	bd5a <__divsi3+0xea>
    bd56:	008b      	lsls	r3, r1, #2
    bd58:	1ac0      	subs	r0, r0, r3
    bd5a:	4152      	adcs	r2, r2
    bd5c:	0843      	lsrs	r3, r0, #1
    bd5e:	428b      	cmp	r3, r1
    bd60:	d301      	bcc.n	bd66 <__divsi3+0xf6>
    bd62:	004b      	lsls	r3, r1, #1
    bd64:	1ac0      	subs	r0, r0, r3
    bd66:	4152      	adcs	r2, r2
    bd68:	1a41      	subs	r1, r0, r1
    bd6a:	d200      	bcs.n	bd6e <__divsi3+0xfe>
    bd6c:	4601      	mov	r1, r0
    bd6e:	4152      	adcs	r2, r2
    bd70:	4610      	mov	r0, r2
    bd72:	4770      	bx	lr
    bd74:	e05d      	b.n	be32 <__divsi3+0x1c2>
    bd76:	0fca      	lsrs	r2, r1, #31
    bd78:	d000      	beq.n	bd7c <__divsi3+0x10c>
    bd7a:	4249      	negs	r1, r1
    bd7c:	1003      	asrs	r3, r0, #32
    bd7e:	d300      	bcc.n	bd82 <__divsi3+0x112>
    bd80:	4240      	negs	r0, r0
    bd82:	4053      	eors	r3, r2
    bd84:	2200      	movs	r2, #0
    bd86:	469c      	mov	ip, r3
    bd88:	0903      	lsrs	r3, r0, #4
    bd8a:	428b      	cmp	r3, r1
    bd8c:	d32d      	bcc.n	bdea <__divsi3+0x17a>
    bd8e:	0a03      	lsrs	r3, r0, #8
    bd90:	428b      	cmp	r3, r1
    bd92:	d312      	bcc.n	bdba <__divsi3+0x14a>
    bd94:	22fc      	movs	r2, #252	; 0xfc
    bd96:	0189      	lsls	r1, r1, #6
    bd98:	ba12      	rev	r2, r2
    bd9a:	0a03      	lsrs	r3, r0, #8
    bd9c:	428b      	cmp	r3, r1
    bd9e:	d30c      	bcc.n	bdba <__divsi3+0x14a>
    bda0:	0189      	lsls	r1, r1, #6
    bda2:	1192      	asrs	r2, r2, #6
    bda4:	428b      	cmp	r3, r1
    bda6:	d308      	bcc.n	bdba <__divsi3+0x14a>
    bda8:	0189      	lsls	r1, r1, #6
    bdaa:	1192      	asrs	r2, r2, #6
    bdac:	428b      	cmp	r3, r1
    bdae:	d304      	bcc.n	bdba <__divsi3+0x14a>
    bdb0:	0189      	lsls	r1, r1, #6
    bdb2:	d03a      	beq.n	be2a <__divsi3+0x1ba>
    bdb4:	1192      	asrs	r2, r2, #6
    bdb6:	e000      	b.n	bdba <__divsi3+0x14a>
    bdb8:	0989      	lsrs	r1, r1, #6
    bdba:	09c3      	lsrs	r3, r0, #7
    bdbc:	428b      	cmp	r3, r1
    bdbe:	d301      	bcc.n	bdc4 <__divsi3+0x154>
    bdc0:	01cb      	lsls	r3, r1, #7
    bdc2:	1ac0      	subs	r0, r0, r3
    bdc4:	4152      	adcs	r2, r2
    bdc6:	0983      	lsrs	r3, r0, #6
    bdc8:	428b      	cmp	r3, r1
    bdca:	d301      	bcc.n	bdd0 <__divsi3+0x160>
    bdcc:	018b      	lsls	r3, r1, #6
    bdce:	1ac0      	subs	r0, r0, r3
    bdd0:	4152      	adcs	r2, r2
    bdd2:	0943      	lsrs	r3, r0, #5
    bdd4:	428b      	cmp	r3, r1
    bdd6:	d301      	bcc.n	bddc <__divsi3+0x16c>
    bdd8:	014b      	lsls	r3, r1, #5
    bdda:	1ac0      	subs	r0, r0, r3
    bddc:	4152      	adcs	r2, r2
    bdde:	0903      	lsrs	r3, r0, #4
    bde0:	428b      	cmp	r3, r1
    bde2:	d301      	bcc.n	bde8 <__divsi3+0x178>
    bde4:	010b      	lsls	r3, r1, #4
    bde6:	1ac0      	subs	r0, r0, r3
    bde8:	4152      	adcs	r2, r2
    bdea:	08c3      	lsrs	r3, r0, #3
    bdec:	428b      	cmp	r3, r1
    bdee:	d301      	bcc.n	bdf4 <__divsi3+0x184>
    bdf0:	00cb      	lsls	r3, r1, #3
    bdf2:	1ac0      	subs	r0, r0, r3
    bdf4:	4152      	adcs	r2, r2
    bdf6:	0883      	lsrs	r3, r0, #2
    bdf8:	428b      	cmp	r3, r1
    bdfa:	d301      	bcc.n	be00 <__divsi3+0x190>
    bdfc:	008b      	lsls	r3, r1, #2
    bdfe:	1ac0      	subs	r0, r0, r3
    be00:	4152      	adcs	r2, r2
    be02:	d2d9      	bcs.n	bdb8 <__divsi3+0x148>
    be04:	0843      	lsrs	r3, r0, #1
    be06:	428b      	cmp	r3, r1
    be08:	d301      	bcc.n	be0e <__divsi3+0x19e>
    be0a:	004b      	lsls	r3, r1, #1
    be0c:	1ac0      	subs	r0, r0, r3
    be0e:	4152      	adcs	r2, r2
    be10:	1a41      	subs	r1, r0, r1
    be12:	d200      	bcs.n	be16 <__divsi3+0x1a6>
    be14:	4601      	mov	r1, r0
    be16:	4663      	mov	r3, ip
    be18:	4152      	adcs	r2, r2
    be1a:	105b      	asrs	r3, r3, #1
    be1c:	4610      	mov	r0, r2
    be1e:	d301      	bcc.n	be24 <__divsi3+0x1b4>
    be20:	4240      	negs	r0, r0
    be22:	2b00      	cmp	r3, #0
    be24:	d500      	bpl.n	be28 <__divsi3+0x1b8>
    be26:	4249      	negs	r1, r1
    be28:	4770      	bx	lr
    be2a:	4663      	mov	r3, ip
    be2c:	105b      	asrs	r3, r3, #1
    be2e:	d300      	bcc.n	be32 <__divsi3+0x1c2>
    be30:	4240      	negs	r0, r0
    be32:	b501      	push	{r0, lr}
    be34:	2000      	movs	r0, #0
    be36:	f000 f805 	bl	be44 <__aeabi_idiv0>
    be3a:	bd02      	pop	{r1, pc}

0000be3c <__aeabi_idivmod>:
    be3c:	2900      	cmp	r1, #0
    be3e:	d0f8      	beq.n	be32 <__divsi3+0x1c2>
    be40:	e716      	b.n	bc70 <__divsi3>
    be42:	4770      	bx	lr

0000be44 <__aeabi_idiv0>:
    be44:	4770      	bx	lr
    be46:	46c0      	nop			; (mov r8, r8)

0000be48 <__aeabi_lmul>:
    be48:	b5f0      	push	{r4, r5, r6, r7, lr}
    be4a:	46ce      	mov	lr, r9
    be4c:	4647      	mov	r7, r8
    be4e:	0415      	lsls	r5, r2, #16
    be50:	0c2d      	lsrs	r5, r5, #16
    be52:	002e      	movs	r6, r5
    be54:	b580      	push	{r7, lr}
    be56:	0407      	lsls	r7, r0, #16
    be58:	0c14      	lsrs	r4, r2, #16
    be5a:	0c3f      	lsrs	r7, r7, #16
    be5c:	4699      	mov	r9, r3
    be5e:	0c03      	lsrs	r3, r0, #16
    be60:	437e      	muls	r6, r7
    be62:	435d      	muls	r5, r3
    be64:	4367      	muls	r7, r4
    be66:	4363      	muls	r3, r4
    be68:	197f      	adds	r7, r7, r5
    be6a:	0c34      	lsrs	r4, r6, #16
    be6c:	19e4      	adds	r4, r4, r7
    be6e:	469c      	mov	ip, r3
    be70:	42a5      	cmp	r5, r4
    be72:	d903      	bls.n	be7c <__aeabi_lmul+0x34>
    be74:	2380      	movs	r3, #128	; 0x80
    be76:	025b      	lsls	r3, r3, #9
    be78:	4698      	mov	r8, r3
    be7a:	44c4      	add	ip, r8
    be7c:	464b      	mov	r3, r9
    be7e:	4351      	muls	r1, r2
    be80:	4343      	muls	r3, r0
    be82:	0436      	lsls	r6, r6, #16
    be84:	0c36      	lsrs	r6, r6, #16
    be86:	0c25      	lsrs	r5, r4, #16
    be88:	0424      	lsls	r4, r4, #16
    be8a:	4465      	add	r5, ip
    be8c:	19a4      	adds	r4, r4, r6
    be8e:	1859      	adds	r1, r3, r1
    be90:	1949      	adds	r1, r1, r5
    be92:	0020      	movs	r0, r4
    be94:	bc0c      	pop	{r2, r3}
    be96:	4690      	mov	r8, r2
    be98:	4699      	mov	r9, r3
    be9a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000be9c <__libc_init_array>:
    be9c:	b570      	push	{r4, r5, r6, lr}
    be9e:	2600      	movs	r6, #0
    bea0:	4d0c      	ldr	r5, [pc, #48]	; (bed4 <__libc_init_array+0x38>)
    bea2:	4c0d      	ldr	r4, [pc, #52]	; (bed8 <__libc_init_array+0x3c>)
    bea4:	1b64      	subs	r4, r4, r5
    bea6:	10a4      	asrs	r4, r4, #2
    bea8:	42a6      	cmp	r6, r4
    beaa:	d109      	bne.n	bec0 <__libc_init_array+0x24>
    beac:	2600      	movs	r6, #0
    beae:	f002 f8c7 	bl	e040 <_init>
    beb2:	4d0a      	ldr	r5, [pc, #40]	; (bedc <__libc_init_array+0x40>)
    beb4:	4c0a      	ldr	r4, [pc, #40]	; (bee0 <__libc_init_array+0x44>)
    beb6:	1b64      	subs	r4, r4, r5
    beb8:	10a4      	asrs	r4, r4, #2
    beba:	42a6      	cmp	r6, r4
    bebc:	d105      	bne.n	beca <__libc_init_array+0x2e>
    bebe:	bd70      	pop	{r4, r5, r6, pc}
    bec0:	00b3      	lsls	r3, r6, #2
    bec2:	58eb      	ldr	r3, [r5, r3]
    bec4:	4798      	blx	r3
    bec6:	3601      	adds	r6, #1
    bec8:	e7ee      	b.n	bea8 <__libc_init_array+0xc>
    beca:	00b3      	lsls	r3, r6, #2
    becc:	58eb      	ldr	r3, [r5, r3]
    bece:	4798      	blx	r3
    bed0:	3601      	adds	r6, #1
    bed2:	e7f2      	b.n	beba <__libc_init_array+0x1e>
    bed4:	0000e04c 	.word	0x0000e04c
    bed8:	0000e04c 	.word	0x0000e04c
    bedc:	0000e04c 	.word	0x0000e04c
    bee0:	0000e050 	.word	0x0000e050

0000bee4 <memcmp>:
    bee4:	b530      	push	{r4, r5, lr}
    bee6:	2400      	movs	r4, #0
    bee8:	42a2      	cmp	r2, r4
    beea:	d101      	bne.n	bef0 <memcmp+0xc>
    beec:	2000      	movs	r0, #0
    beee:	e005      	b.n	befc <memcmp+0x18>
    bef0:	5d03      	ldrb	r3, [r0, r4]
    bef2:	1c65      	adds	r5, r4, #1
    bef4:	5d0c      	ldrb	r4, [r1, r4]
    bef6:	42a3      	cmp	r3, r4
    bef8:	d001      	beq.n	befe <memcmp+0x1a>
    befa:	1b18      	subs	r0, r3, r4
    befc:	bd30      	pop	{r4, r5, pc}
    befe:	002c      	movs	r4, r5
    bf00:	e7f2      	b.n	bee8 <memcmp+0x4>

0000bf02 <memcpy>:
    bf02:	2300      	movs	r3, #0
    bf04:	b510      	push	{r4, lr}
    bf06:	429a      	cmp	r2, r3
    bf08:	d100      	bne.n	bf0c <memcpy+0xa>
    bf0a:	bd10      	pop	{r4, pc}
    bf0c:	5ccc      	ldrb	r4, [r1, r3]
    bf0e:	54c4      	strb	r4, [r0, r3]
    bf10:	3301      	adds	r3, #1
    bf12:	e7f8      	b.n	bf06 <memcpy+0x4>

0000bf14 <memset>:
    bf14:	0003      	movs	r3, r0
    bf16:	1882      	adds	r2, r0, r2
    bf18:	4293      	cmp	r3, r2
    bf1a:	d100      	bne.n	bf1e <memset+0xa>
    bf1c:	4770      	bx	lr
    bf1e:	7019      	strb	r1, [r3, #0]
    bf20:	3301      	adds	r3, #1
    bf22:	e7f9      	b.n	bf18 <memset+0x4>

0000bf24 <iprintf>:
    bf24:	b40f      	push	{r0, r1, r2, r3}
    bf26:	4b0b      	ldr	r3, [pc, #44]	; (bf54 <iprintf+0x30>)
    bf28:	b513      	push	{r0, r1, r4, lr}
    bf2a:	681c      	ldr	r4, [r3, #0]
    bf2c:	2c00      	cmp	r4, #0
    bf2e:	d005      	beq.n	bf3c <iprintf+0x18>
    bf30:	69a3      	ldr	r3, [r4, #24]
    bf32:	2b00      	cmp	r3, #0
    bf34:	d102      	bne.n	bf3c <iprintf+0x18>
    bf36:	0020      	movs	r0, r4
    bf38:	f000 fb64 	bl	c604 <__sinit>
    bf3c:	ab05      	add	r3, sp, #20
    bf3e:	9a04      	ldr	r2, [sp, #16]
    bf40:	68a1      	ldr	r1, [r4, #8]
    bf42:	0020      	movs	r0, r4
    bf44:	9301      	str	r3, [sp, #4]
    bf46:	f000 fe9f 	bl	cc88 <_vfiprintf_r>
    bf4a:	bc16      	pop	{r1, r2, r4}
    bf4c:	bc08      	pop	{r3}
    bf4e:	b004      	add	sp, #16
    bf50:	4718      	bx	r3
    bf52:	46c0      	nop			; (mov r8, r8)
    bf54:	200000b8 	.word	0x200000b8

0000bf58 <putchar>:
    bf58:	4b08      	ldr	r3, [pc, #32]	; (bf7c <putchar+0x24>)
    bf5a:	b570      	push	{r4, r5, r6, lr}
    bf5c:	681c      	ldr	r4, [r3, #0]
    bf5e:	0005      	movs	r5, r0
    bf60:	2c00      	cmp	r4, #0
    bf62:	d005      	beq.n	bf70 <putchar+0x18>
    bf64:	69a3      	ldr	r3, [r4, #24]
    bf66:	2b00      	cmp	r3, #0
    bf68:	d102      	bne.n	bf70 <putchar+0x18>
    bf6a:	0020      	movs	r0, r4
    bf6c:	f000 fb4a 	bl	c604 <__sinit>
    bf70:	0029      	movs	r1, r5
    bf72:	68a2      	ldr	r2, [r4, #8]
    bf74:	0020      	movs	r0, r4
    bf76:	f001 f92b 	bl	d1d0 <_putc_r>
    bf7a:	bd70      	pop	{r4, r5, r6, pc}
    bf7c:	200000b8 	.word	0x200000b8

0000bf80 <_puts_r>:
    bf80:	b570      	push	{r4, r5, r6, lr}
    bf82:	0005      	movs	r5, r0
    bf84:	000e      	movs	r6, r1
    bf86:	2800      	cmp	r0, #0
    bf88:	d004      	beq.n	bf94 <_puts_r+0x14>
    bf8a:	6983      	ldr	r3, [r0, #24]
    bf8c:	2b00      	cmp	r3, #0
    bf8e:	d101      	bne.n	bf94 <_puts_r+0x14>
    bf90:	f000 fb38 	bl	c604 <__sinit>
    bf94:	69ab      	ldr	r3, [r5, #24]
    bf96:	68ac      	ldr	r4, [r5, #8]
    bf98:	2b00      	cmp	r3, #0
    bf9a:	d102      	bne.n	bfa2 <_puts_r+0x22>
    bf9c:	0028      	movs	r0, r5
    bf9e:	f000 fb31 	bl	c604 <__sinit>
    bfa2:	4b24      	ldr	r3, [pc, #144]	; (c034 <_puts_r+0xb4>)
    bfa4:	429c      	cmp	r4, r3
    bfa6:	d10f      	bne.n	bfc8 <_puts_r+0x48>
    bfa8:	686c      	ldr	r4, [r5, #4]
    bfaa:	89a3      	ldrh	r3, [r4, #12]
    bfac:	071b      	lsls	r3, r3, #28
    bfae:	d502      	bpl.n	bfb6 <_puts_r+0x36>
    bfb0:	6923      	ldr	r3, [r4, #16]
    bfb2:	2b00      	cmp	r3, #0
    bfb4:	d120      	bne.n	bff8 <_puts_r+0x78>
    bfb6:	0021      	movs	r1, r4
    bfb8:	0028      	movs	r0, r5
    bfba:	f000 f9b5 	bl	c328 <__swsetup_r>
    bfbe:	2800      	cmp	r0, #0
    bfc0:	d01a      	beq.n	bff8 <_puts_r+0x78>
    bfc2:	2001      	movs	r0, #1
    bfc4:	4240      	negs	r0, r0
    bfc6:	bd70      	pop	{r4, r5, r6, pc}
    bfc8:	4b1b      	ldr	r3, [pc, #108]	; (c038 <_puts_r+0xb8>)
    bfca:	429c      	cmp	r4, r3
    bfcc:	d101      	bne.n	bfd2 <_puts_r+0x52>
    bfce:	68ac      	ldr	r4, [r5, #8]
    bfd0:	e7eb      	b.n	bfaa <_puts_r+0x2a>
    bfd2:	4b1a      	ldr	r3, [pc, #104]	; (c03c <_puts_r+0xbc>)
    bfd4:	429c      	cmp	r4, r3
    bfd6:	d1e8      	bne.n	bfaa <_puts_r+0x2a>
    bfd8:	68ec      	ldr	r4, [r5, #12]
    bfda:	e7e6      	b.n	bfaa <_puts_r+0x2a>
    bfdc:	3b01      	subs	r3, #1
    bfde:	3601      	adds	r6, #1
    bfe0:	60a3      	str	r3, [r4, #8]
    bfe2:	2b00      	cmp	r3, #0
    bfe4:	da04      	bge.n	bff0 <_puts_r+0x70>
    bfe6:	69a2      	ldr	r2, [r4, #24]
    bfe8:	4293      	cmp	r3, r2
    bfea:	db16      	blt.n	c01a <_puts_r+0x9a>
    bfec:	290a      	cmp	r1, #10
    bfee:	d014      	beq.n	c01a <_puts_r+0x9a>
    bff0:	6823      	ldr	r3, [r4, #0]
    bff2:	1c5a      	adds	r2, r3, #1
    bff4:	6022      	str	r2, [r4, #0]
    bff6:	7019      	strb	r1, [r3, #0]
    bff8:	7831      	ldrb	r1, [r6, #0]
    bffa:	68a3      	ldr	r3, [r4, #8]
    bffc:	2900      	cmp	r1, #0
    bffe:	d1ed      	bne.n	bfdc <_puts_r+0x5c>
    c000:	3b01      	subs	r3, #1
    c002:	60a3      	str	r3, [r4, #8]
    c004:	2b00      	cmp	r3, #0
    c006:	da0f      	bge.n	c028 <_puts_r+0xa8>
    c008:	0022      	movs	r2, r4
    c00a:	310a      	adds	r1, #10
    c00c:	0028      	movs	r0, r5
    c00e:	f000 f935 	bl	c27c <__swbuf_r>
    c012:	1c43      	adds	r3, r0, #1
    c014:	d0d5      	beq.n	bfc2 <_puts_r+0x42>
    c016:	200a      	movs	r0, #10
    c018:	e7d5      	b.n	bfc6 <_puts_r+0x46>
    c01a:	0022      	movs	r2, r4
    c01c:	0028      	movs	r0, r5
    c01e:	f000 f92d 	bl	c27c <__swbuf_r>
    c022:	1c43      	adds	r3, r0, #1
    c024:	d1e8      	bne.n	bff8 <_puts_r+0x78>
    c026:	e7cc      	b.n	bfc2 <_puts_r+0x42>
    c028:	200a      	movs	r0, #10
    c02a:	6823      	ldr	r3, [r4, #0]
    c02c:	1c5a      	adds	r2, r3, #1
    c02e:	6022      	str	r2, [r4, #0]
    c030:	7018      	strb	r0, [r3, #0]
    c032:	e7c8      	b.n	bfc6 <_puts_r+0x46>
    c034:	0000dfcc 	.word	0x0000dfcc
    c038:	0000dfec 	.word	0x0000dfec
    c03c:	0000dfac 	.word	0x0000dfac

0000c040 <puts>:
    c040:	b510      	push	{r4, lr}
    c042:	4b03      	ldr	r3, [pc, #12]	; (c050 <puts+0x10>)
    c044:	0001      	movs	r1, r0
    c046:	6818      	ldr	r0, [r3, #0]
    c048:	f7ff ff9a 	bl	bf80 <_puts_r>
    c04c:	bd10      	pop	{r4, pc}
    c04e:	46c0      	nop			; (mov r8, r8)
    c050:	200000b8 	.word	0x200000b8

0000c054 <rand>:
    c054:	4b15      	ldr	r3, [pc, #84]	; (c0ac <rand+0x58>)
    c056:	b510      	push	{r4, lr}
    c058:	681c      	ldr	r4, [r3, #0]
    c05a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    c05c:	2b00      	cmp	r3, #0
    c05e:	d115      	bne.n	c08c <rand+0x38>
    c060:	2018      	movs	r0, #24
    c062:	f000 fbd1 	bl	c808 <malloc>
    c066:	4b12      	ldr	r3, [pc, #72]	; (c0b0 <rand+0x5c>)
    c068:	63a0      	str	r0, [r4, #56]	; 0x38
    c06a:	8003      	strh	r3, [r0, #0]
    c06c:	4b11      	ldr	r3, [pc, #68]	; (c0b4 <rand+0x60>)
    c06e:	2201      	movs	r2, #1
    c070:	8043      	strh	r3, [r0, #2]
    c072:	4b11      	ldr	r3, [pc, #68]	; (c0b8 <rand+0x64>)
    c074:	8083      	strh	r3, [r0, #4]
    c076:	4b11      	ldr	r3, [pc, #68]	; (c0bc <rand+0x68>)
    c078:	80c3      	strh	r3, [r0, #6]
    c07a:	4b11      	ldr	r3, [pc, #68]	; (c0c0 <rand+0x6c>)
    c07c:	8103      	strh	r3, [r0, #8]
    c07e:	2305      	movs	r3, #5
    c080:	8143      	strh	r3, [r0, #10]
    c082:	3306      	adds	r3, #6
    c084:	8183      	strh	r3, [r0, #12]
    c086:	2300      	movs	r3, #0
    c088:	6102      	str	r2, [r0, #16]
    c08a:	6143      	str	r3, [r0, #20]
    c08c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    c08e:	4a0d      	ldr	r2, [pc, #52]	; (c0c4 <rand+0x70>)
    c090:	6920      	ldr	r0, [r4, #16]
    c092:	6961      	ldr	r1, [r4, #20]
    c094:	4b0c      	ldr	r3, [pc, #48]	; (c0c8 <rand+0x74>)
    c096:	f7ff fed7 	bl	be48 <__aeabi_lmul>
    c09a:	2201      	movs	r2, #1
    c09c:	2300      	movs	r3, #0
    c09e:	1880      	adds	r0, r0, r2
    c0a0:	4159      	adcs	r1, r3
    c0a2:	6120      	str	r0, [r4, #16]
    c0a4:	6161      	str	r1, [r4, #20]
    c0a6:	0048      	lsls	r0, r1, #1
    c0a8:	0840      	lsrs	r0, r0, #1
    c0aa:	bd10      	pop	{r4, pc}
    c0ac:	200000b8 	.word	0x200000b8
    c0b0:	0000330e 	.word	0x0000330e
    c0b4:	ffffabcd 	.word	0xffffabcd
    c0b8:	00001234 	.word	0x00001234
    c0bc:	ffffe66d 	.word	0xffffe66d
    c0c0:	ffffdeec 	.word	0xffffdeec
    c0c4:	4c957f2d 	.word	0x4c957f2d
    c0c8:	5851f42d 	.word	0x5851f42d

0000c0cc <setbuf>:
    c0cc:	424a      	negs	r2, r1
    c0ce:	414a      	adcs	r2, r1
    c0d0:	2380      	movs	r3, #128	; 0x80
    c0d2:	b510      	push	{r4, lr}
    c0d4:	0052      	lsls	r2, r2, #1
    c0d6:	00db      	lsls	r3, r3, #3
    c0d8:	f000 f802 	bl	c0e0 <setvbuf>
    c0dc:	bd10      	pop	{r4, pc}
	...

0000c0e0 <setvbuf>:
    c0e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    c0e2:	001d      	movs	r5, r3
    c0e4:	4b4f      	ldr	r3, [pc, #316]	; (c224 <setvbuf+0x144>)
    c0e6:	b085      	sub	sp, #20
    c0e8:	681e      	ldr	r6, [r3, #0]
    c0ea:	0004      	movs	r4, r0
    c0ec:	000f      	movs	r7, r1
    c0ee:	9200      	str	r2, [sp, #0]
    c0f0:	2e00      	cmp	r6, #0
    c0f2:	d005      	beq.n	c100 <setvbuf+0x20>
    c0f4:	69b3      	ldr	r3, [r6, #24]
    c0f6:	2b00      	cmp	r3, #0
    c0f8:	d102      	bne.n	c100 <setvbuf+0x20>
    c0fa:	0030      	movs	r0, r6
    c0fc:	f000 fa82 	bl	c604 <__sinit>
    c100:	4b49      	ldr	r3, [pc, #292]	; (c228 <setvbuf+0x148>)
    c102:	429c      	cmp	r4, r3
    c104:	d150      	bne.n	c1a8 <setvbuf+0xc8>
    c106:	6874      	ldr	r4, [r6, #4]
    c108:	9b00      	ldr	r3, [sp, #0]
    c10a:	2b02      	cmp	r3, #2
    c10c:	d005      	beq.n	c11a <setvbuf+0x3a>
    c10e:	2b01      	cmp	r3, #1
    c110:	d900      	bls.n	c114 <setvbuf+0x34>
    c112:	e084      	b.n	c21e <setvbuf+0x13e>
    c114:	2d00      	cmp	r5, #0
    c116:	da00      	bge.n	c11a <setvbuf+0x3a>
    c118:	e081      	b.n	c21e <setvbuf+0x13e>
    c11a:	0021      	movs	r1, r4
    c11c:	0030      	movs	r0, r6
    c11e:	f000 fa03 	bl	c528 <_fflush_r>
    c122:	6b61      	ldr	r1, [r4, #52]	; 0x34
    c124:	2900      	cmp	r1, #0
    c126:	d008      	beq.n	c13a <setvbuf+0x5a>
    c128:	0023      	movs	r3, r4
    c12a:	3344      	adds	r3, #68	; 0x44
    c12c:	4299      	cmp	r1, r3
    c12e:	d002      	beq.n	c136 <setvbuf+0x56>
    c130:	0030      	movs	r0, r6
    c132:	f000 fb73 	bl	c81c <_free_r>
    c136:	2300      	movs	r3, #0
    c138:	6363      	str	r3, [r4, #52]	; 0x34
    c13a:	2300      	movs	r3, #0
    c13c:	61a3      	str	r3, [r4, #24]
    c13e:	6063      	str	r3, [r4, #4]
    c140:	89a3      	ldrh	r3, [r4, #12]
    c142:	061b      	lsls	r3, r3, #24
    c144:	d503      	bpl.n	c14e <setvbuf+0x6e>
    c146:	6921      	ldr	r1, [r4, #16]
    c148:	0030      	movs	r0, r6
    c14a:	f000 fb67 	bl	c81c <_free_r>
    c14e:	89a3      	ldrh	r3, [r4, #12]
    c150:	4a36      	ldr	r2, [pc, #216]	; (c22c <setvbuf+0x14c>)
    c152:	4013      	ands	r3, r2
    c154:	81a3      	strh	r3, [r4, #12]
    c156:	9b00      	ldr	r3, [sp, #0]
    c158:	2b02      	cmp	r3, #2
    c15a:	d05a      	beq.n	c212 <setvbuf+0x132>
    c15c:	ab03      	add	r3, sp, #12
    c15e:	aa02      	add	r2, sp, #8
    c160:	0021      	movs	r1, r4
    c162:	0030      	movs	r0, r6
    c164:	f000 fae4 	bl	c730 <__swhatbuf_r>
    c168:	89a3      	ldrh	r3, [r4, #12]
    c16a:	4318      	orrs	r0, r3
    c16c:	81a0      	strh	r0, [r4, #12]
    c16e:	2d00      	cmp	r5, #0
    c170:	d124      	bne.n	c1bc <setvbuf+0xdc>
    c172:	9d02      	ldr	r5, [sp, #8]
    c174:	0028      	movs	r0, r5
    c176:	f000 fb47 	bl	c808 <malloc>
    c17a:	9501      	str	r5, [sp, #4]
    c17c:	1e07      	subs	r7, r0, #0
    c17e:	d142      	bne.n	c206 <setvbuf+0x126>
    c180:	9b02      	ldr	r3, [sp, #8]
    c182:	9301      	str	r3, [sp, #4]
    c184:	42ab      	cmp	r3, r5
    c186:	d139      	bne.n	c1fc <setvbuf+0x11c>
    c188:	2001      	movs	r0, #1
    c18a:	4240      	negs	r0, r0
    c18c:	2302      	movs	r3, #2
    c18e:	89a2      	ldrh	r2, [r4, #12]
    c190:	4313      	orrs	r3, r2
    c192:	81a3      	strh	r3, [r4, #12]
    c194:	2300      	movs	r3, #0
    c196:	60a3      	str	r3, [r4, #8]
    c198:	0023      	movs	r3, r4
    c19a:	3347      	adds	r3, #71	; 0x47
    c19c:	6023      	str	r3, [r4, #0]
    c19e:	6123      	str	r3, [r4, #16]
    c1a0:	2301      	movs	r3, #1
    c1a2:	6163      	str	r3, [r4, #20]
    c1a4:	b005      	add	sp, #20
    c1a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c1a8:	4b21      	ldr	r3, [pc, #132]	; (c230 <setvbuf+0x150>)
    c1aa:	429c      	cmp	r4, r3
    c1ac:	d101      	bne.n	c1b2 <setvbuf+0xd2>
    c1ae:	68b4      	ldr	r4, [r6, #8]
    c1b0:	e7aa      	b.n	c108 <setvbuf+0x28>
    c1b2:	4b20      	ldr	r3, [pc, #128]	; (c234 <setvbuf+0x154>)
    c1b4:	429c      	cmp	r4, r3
    c1b6:	d1a7      	bne.n	c108 <setvbuf+0x28>
    c1b8:	68f4      	ldr	r4, [r6, #12]
    c1ba:	e7a5      	b.n	c108 <setvbuf+0x28>
    c1bc:	2f00      	cmp	r7, #0
    c1be:	d0d9      	beq.n	c174 <setvbuf+0x94>
    c1c0:	69b3      	ldr	r3, [r6, #24]
    c1c2:	2b00      	cmp	r3, #0
    c1c4:	d102      	bne.n	c1cc <setvbuf+0xec>
    c1c6:	0030      	movs	r0, r6
    c1c8:	f000 fa1c 	bl	c604 <__sinit>
    c1cc:	9b00      	ldr	r3, [sp, #0]
    c1ce:	2b01      	cmp	r3, #1
    c1d0:	d103      	bne.n	c1da <setvbuf+0xfa>
    c1d2:	89a3      	ldrh	r3, [r4, #12]
    c1d4:	9a00      	ldr	r2, [sp, #0]
    c1d6:	431a      	orrs	r2, r3
    c1d8:	81a2      	strh	r2, [r4, #12]
    c1da:	2008      	movs	r0, #8
    c1dc:	89a3      	ldrh	r3, [r4, #12]
    c1de:	6027      	str	r7, [r4, #0]
    c1e0:	6127      	str	r7, [r4, #16]
    c1e2:	6165      	str	r5, [r4, #20]
    c1e4:	4018      	ands	r0, r3
    c1e6:	d018      	beq.n	c21a <setvbuf+0x13a>
    c1e8:	2001      	movs	r0, #1
    c1ea:	4018      	ands	r0, r3
    c1ec:	2300      	movs	r3, #0
    c1ee:	4298      	cmp	r0, r3
    c1f0:	d011      	beq.n	c216 <setvbuf+0x136>
    c1f2:	426d      	negs	r5, r5
    c1f4:	60a3      	str	r3, [r4, #8]
    c1f6:	61a5      	str	r5, [r4, #24]
    c1f8:	0018      	movs	r0, r3
    c1fa:	e7d3      	b.n	c1a4 <setvbuf+0xc4>
    c1fc:	9801      	ldr	r0, [sp, #4]
    c1fe:	f000 fb03 	bl	c808 <malloc>
    c202:	1e07      	subs	r7, r0, #0
    c204:	d0c0      	beq.n	c188 <setvbuf+0xa8>
    c206:	2380      	movs	r3, #128	; 0x80
    c208:	89a2      	ldrh	r2, [r4, #12]
    c20a:	9d01      	ldr	r5, [sp, #4]
    c20c:	4313      	orrs	r3, r2
    c20e:	81a3      	strh	r3, [r4, #12]
    c210:	e7d6      	b.n	c1c0 <setvbuf+0xe0>
    c212:	2000      	movs	r0, #0
    c214:	e7ba      	b.n	c18c <setvbuf+0xac>
    c216:	60a5      	str	r5, [r4, #8]
    c218:	e7c4      	b.n	c1a4 <setvbuf+0xc4>
    c21a:	60a0      	str	r0, [r4, #8]
    c21c:	e7c2      	b.n	c1a4 <setvbuf+0xc4>
    c21e:	2001      	movs	r0, #1
    c220:	4240      	negs	r0, r0
    c222:	e7bf      	b.n	c1a4 <setvbuf+0xc4>
    c224:	200000b8 	.word	0x200000b8
    c228:	0000dfcc 	.word	0x0000dfcc
    c22c:	fffff35c 	.word	0xfffff35c
    c230:	0000dfec 	.word	0x0000dfec
    c234:	0000dfac 	.word	0x0000dfac

0000c238 <siprintf>:
    c238:	b40e      	push	{r1, r2, r3}
    c23a:	b510      	push	{r4, lr}
    c23c:	b09d      	sub	sp, #116	; 0x74
    c23e:	a902      	add	r1, sp, #8
    c240:	9002      	str	r0, [sp, #8]
    c242:	6108      	str	r0, [r1, #16]
    c244:	480b      	ldr	r0, [pc, #44]	; (c274 <siprintf+0x3c>)
    c246:	2482      	movs	r4, #130	; 0x82
    c248:	6088      	str	r0, [r1, #8]
    c24a:	6148      	str	r0, [r1, #20]
    c24c:	2001      	movs	r0, #1
    c24e:	4240      	negs	r0, r0
    c250:	ab1f      	add	r3, sp, #124	; 0x7c
    c252:	81c8      	strh	r0, [r1, #14]
    c254:	4808      	ldr	r0, [pc, #32]	; (c278 <siprintf+0x40>)
    c256:	cb04      	ldmia	r3!, {r2}
    c258:	00a4      	lsls	r4, r4, #2
    c25a:	6800      	ldr	r0, [r0, #0]
    c25c:	9301      	str	r3, [sp, #4]
    c25e:	818c      	strh	r4, [r1, #12]
    c260:	f000 fbe6 	bl	ca30 <_svfiprintf_r>
    c264:	2300      	movs	r3, #0
    c266:	9a02      	ldr	r2, [sp, #8]
    c268:	7013      	strb	r3, [r2, #0]
    c26a:	b01d      	add	sp, #116	; 0x74
    c26c:	bc10      	pop	{r4}
    c26e:	bc08      	pop	{r3}
    c270:	b003      	add	sp, #12
    c272:	4718      	bx	r3
    c274:	7fffffff 	.word	0x7fffffff
    c278:	200000b8 	.word	0x200000b8

0000c27c <__swbuf_r>:
    c27c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c27e:	0005      	movs	r5, r0
    c280:	000e      	movs	r6, r1
    c282:	0014      	movs	r4, r2
    c284:	2800      	cmp	r0, #0
    c286:	d004      	beq.n	c292 <__swbuf_r+0x16>
    c288:	6983      	ldr	r3, [r0, #24]
    c28a:	2b00      	cmp	r3, #0
    c28c:	d101      	bne.n	c292 <__swbuf_r+0x16>
    c28e:	f000 f9b9 	bl	c604 <__sinit>
    c292:	4b22      	ldr	r3, [pc, #136]	; (c31c <__swbuf_r+0xa0>)
    c294:	429c      	cmp	r4, r3
    c296:	d12d      	bne.n	c2f4 <__swbuf_r+0x78>
    c298:	686c      	ldr	r4, [r5, #4]
    c29a:	69a3      	ldr	r3, [r4, #24]
    c29c:	60a3      	str	r3, [r4, #8]
    c29e:	89a3      	ldrh	r3, [r4, #12]
    c2a0:	071b      	lsls	r3, r3, #28
    c2a2:	d531      	bpl.n	c308 <__swbuf_r+0x8c>
    c2a4:	6923      	ldr	r3, [r4, #16]
    c2a6:	2b00      	cmp	r3, #0
    c2a8:	d02e      	beq.n	c308 <__swbuf_r+0x8c>
    c2aa:	6823      	ldr	r3, [r4, #0]
    c2ac:	6922      	ldr	r2, [r4, #16]
    c2ae:	b2f7      	uxtb	r7, r6
    c2b0:	1a98      	subs	r0, r3, r2
    c2b2:	6963      	ldr	r3, [r4, #20]
    c2b4:	b2f6      	uxtb	r6, r6
    c2b6:	4298      	cmp	r0, r3
    c2b8:	db05      	blt.n	c2c6 <__swbuf_r+0x4a>
    c2ba:	0021      	movs	r1, r4
    c2bc:	0028      	movs	r0, r5
    c2be:	f000 f933 	bl	c528 <_fflush_r>
    c2c2:	2800      	cmp	r0, #0
    c2c4:	d126      	bne.n	c314 <__swbuf_r+0x98>
    c2c6:	68a3      	ldr	r3, [r4, #8]
    c2c8:	3001      	adds	r0, #1
    c2ca:	3b01      	subs	r3, #1
    c2cc:	60a3      	str	r3, [r4, #8]
    c2ce:	6823      	ldr	r3, [r4, #0]
    c2d0:	1c5a      	adds	r2, r3, #1
    c2d2:	6022      	str	r2, [r4, #0]
    c2d4:	701f      	strb	r7, [r3, #0]
    c2d6:	6963      	ldr	r3, [r4, #20]
    c2d8:	4298      	cmp	r0, r3
    c2da:	d004      	beq.n	c2e6 <__swbuf_r+0x6a>
    c2dc:	89a3      	ldrh	r3, [r4, #12]
    c2de:	07db      	lsls	r3, r3, #31
    c2e0:	d51a      	bpl.n	c318 <__swbuf_r+0x9c>
    c2e2:	2e0a      	cmp	r6, #10
    c2e4:	d118      	bne.n	c318 <__swbuf_r+0x9c>
    c2e6:	0021      	movs	r1, r4
    c2e8:	0028      	movs	r0, r5
    c2ea:	f000 f91d 	bl	c528 <_fflush_r>
    c2ee:	2800      	cmp	r0, #0
    c2f0:	d012      	beq.n	c318 <__swbuf_r+0x9c>
    c2f2:	e00f      	b.n	c314 <__swbuf_r+0x98>
    c2f4:	4b0a      	ldr	r3, [pc, #40]	; (c320 <__swbuf_r+0xa4>)
    c2f6:	429c      	cmp	r4, r3
    c2f8:	d101      	bne.n	c2fe <__swbuf_r+0x82>
    c2fa:	68ac      	ldr	r4, [r5, #8]
    c2fc:	e7cd      	b.n	c29a <__swbuf_r+0x1e>
    c2fe:	4b09      	ldr	r3, [pc, #36]	; (c324 <__swbuf_r+0xa8>)
    c300:	429c      	cmp	r4, r3
    c302:	d1ca      	bne.n	c29a <__swbuf_r+0x1e>
    c304:	68ec      	ldr	r4, [r5, #12]
    c306:	e7c8      	b.n	c29a <__swbuf_r+0x1e>
    c308:	0021      	movs	r1, r4
    c30a:	0028      	movs	r0, r5
    c30c:	f000 f80c 	bl	c328 <__swsetup_r>
    c310:	2800      	cmp	r0, #0
    c312:	d0ca      	beq.n	c2aa <__swbuf_r+0x2e>
    c314:	2601      	movs	r6, #1
    c316:	4276      	negs	r6, r6
    c318:	0030      	movs	r0, r6
    c31a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c31c:	0000dfcc 	.word	0x0000dfcc
    c320:	0000dfec 	.word	0x0000dfec
    c324:	0000dfac 	.word	0x0000dfac

0000c328 <__swsetup_r>:
    c328:	4b36      	ldr	r3, [pc, #216]	; (c404 <__swsetup_r+0xdc>)
    c32a:	b570      	push	{r4, r5, r6, lr}
    c32c:	681d      	ldr	r5, [r3, #0]
    c32e:	0006      	movs	r6, r0
    c330:	000c      	movs	r4, r1
    c332:	2d00      	cmp	r5, #0
    c334:	d005      	beq.n	c342 <__swsetup_r+0x1a>
    c336:	69ab      	ldr	r3, [r5, #24]
    c338:	2b00      	cmp	r3, #0
    c33a:	d102      	bne.n	c342 <__swsetup_r+0x1a>
    c33c:	0028      	movs	r0, r5
    c33e:	f000 f961 	bl	c604 <__sinit>
    c342:	4b31      	ldr	r3, [pc, #196]	; (c408 <__swsetup_r+0xe0>)
    c344:	429c      	cmp	r4, r3
    c346:	d10f      	bne.n	c368 <__swsetup_r+0x40>
    c348:	686c      	ldr	r4, [r5, #4]
    c34a:	230c      	movs	r3, #12
    c34c:	5ee2      	ldrsh	r2, [r4, r3]
    c34e:	b293      	uxth	r3, r2
    c350:	0719      	lsls	r1, r3, #28
    c352:	d42d      	bmi.n	c3b0 <__swsetup_r+0x88>
    c354:	06d9      	lsls	r1, r3, #27
    c356:	d411      	bmi.n	c37c <__swsetup_r+0x54>
    c358:	2309      	movs	r3, #9
    c35a:	2001      	movs	r0, #1
    c35c:	6033      	str	r3, [r6, #0]
    c35e:	3337      	adds	r3, #55	; 0x37
    c360:	4313      	orrs	r3, r2
    c362:	81a3      	strh	r3, [r4, #12]
    c364:	4240      	negs	r0, r0
    c366:	bd70      	pop	{r4, r5, r6, pc}
    c368:	4b28      	ldr	r3, [pc, #160]	; (c40c <__swsetup_r+0xe4>)
    c36a:	429c      	cmp	r4, r3
    c36c:	d101      	bne.n	c372 <__swsetup_r+0x4a>
    c36e:	68ac      	ldr	r4, [r5, #8]
    c370:	e7eb      	b.n	c34a <__swsetup_r+0x22>
    c372:	4b27      	ldr	r3, [pc, #156]	; (c410 <__swsetup_r+0xe8>)
    c374:	429c      	cmp	r4, r3
    c376:	d1e8      	bne.n	c34a <__swsetup_r+0x22>
    c378:	68ec      	ldr	r4, [r5, #12]
    c37a:	e7e6      	b.n	c34a <__swsetup_r+0x22>
    c37c:	075b      	lsls	r3, r3, #29
    c37e:	d513      	bpl.n	c3a8 <__swsetup_r+0x80>
    c380:	6b61      	ldr	r1, [r4, #52]	; 0x34
    c382:	2900      	cmp	r1, #0
    c384:	d008      	beq.n	c398 <__swsetup_r+0x70>
    c386:	0023      	movs	r3, r4
    c388:	3344      	adds	r3, #68	; 0x44
    c38a:	4299      	cmp	r1, r3
    c38c:	d002      	beq.n	c394 <__swsetup_r+0x6c>
    c38e:	0030      	movs	r0, r6
    c390:	f000 fa44 	bl	c81c <_free_r>
    c394:	2300      	movs	r3, #0
    c396:	6363      	str	r3, [r4, #52]	; 0x34
    c398:	2224      	movs	r2, #36	; 0x24
    c39a:	89a3      	ldrh	r3, [r4, #12]
    c39c:	4393      	bics	r3, r2
    c39e:	81a3      	strh	r3, [r4, #12]
    c3a0:	2300      	movs	r3, #0
    c3a2:	6063      	str	r3, [r4, #4]
    c3a4:	6923      	ldr	r3, [r4, #16]
    c3a6:	6023      	str	r3, [r4, #0]
    c3a8:	2308      	movs	r3, #8
    c3aa:	89a2      	ldrh	r2, [r4, #12]
    c3ac:	4313      	orrs	r3, r2
    c3ae:	81a3      	strh	r3, [r4, #12]
    c3b0:	6923      	ldr	r3, [r4, #16]
    c3b2:	2b00      	cmp	r3, #0
    c3b4:	d10b      	bne.n	c3ce <__swsetup_r+0xa6>
    c3b6:	21a0      	movs	r1, #160	; 0xa0
    c3b8:	2280      	movs	r2, #128	; 0x80
    c3ba:	89a3      	ldrh	r3, [r4, #12]
    c3bc:	0089      	lsls	r1, r1, #2
    c3be:	0092      	lsls	r2, r2, #2
    c3c0:	400b      	ands	r3, r1
    c3c2:	4293      	cmp	r3, r2
    c3c4:	d003      	beq.n	c3ce <__swsetup_r+0xa6>
    c3c6:	0021      	movs	r1, r4
    c3c8:	0030      	movs	r0, r6
    c3ca:	f000 f9d9 	bl	c780 <__smakebuf_r>
    c3ce:	2301      	movs	r3, #1
    c3d0:	89a2      	ldrh	r2, [r4, #12]
    c3d2:	4013      	ands	r3, r2
    c3d4:	d011      	beq.n	c3fa <__swsetup_r+0xd2>
    c3d6:	2300      	movs	r3, #0
    c3d8:	60a3      	str	r3, [r4, #8]
    c3da:	6963      	ldr	r3, [r4, #20]
    c3dc:	425b      	negs	r3, r3
    c3de:	61a3      	str	r3, [r4, #24]
    c3e0:	2000      	movs	r0, #0
    c3e2:	6923      	ldr	r3, [r4, #16]
    c3e4:	4283      	cmp	r3, r0
    c3e6:	d1be      	bne.n	c366 <__swsetup_r+0x3e>
    c3e8:	230c      	movs	r3, #12
    c3ea:	5ee2      	ldrsh	r2, [r4, r3]
    c3ec:	0613      	lsls	r3, r2, #24
    c3ee:	d5ba      	bpl.n	c366 <__swsetup_r+0x3e>
    c3f0:	2340      	movs	r3, #64	; 0x40
    c3f2:	4313      	orrs	r3, r2
    c3f4:	81a3      	strh	r3, [r4, #12]
    c3f6:	3801      	subs	r0, #1
    c3f8:	e7b5      	b.n	c366 <__swsetup_r+0x3e>
    c3fa:	0792      	lsls	r2, r2, #30
    c3fc:	d400      	bmi.n	c400 <__swsetup_r+0xd8>
    c3fe:	6963      	ldr	r3, [r4, #20]
    c400:	60a3      	str	r3, [r4, #8]
    c402:	e7ed      	b.n	c3e0 <__swsetup_r+0xb8>
    c404:	200000b8 	.word	0x200000b8
    c408:	0000dfcc 	.word	0x0000dfcc
    c40c:	0000dfec 	.word	0x0000dfec
    c410:	0000dfac 	.word	0x0000dfac

0000c414 <__sflush_r>:
    c414:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    c416:	898a      	ldrh	r2, [r1, #12]
    c418:	0005      	movs	r5, r0
    c41a:	000c      	movs	r4, r1
    c41c:	0713      	lsls	r3, r2, #28
    c41e:	d460      	bmi.n	c4e2 <__sflush_r+0xce>
    c420:	684b      	ldr	r3, [r1, #4]
    c422:	2b00      	cmp	r3, #0
    c424:	dc04      	bgt.n	c430 <__sflush_r+0x1c>
    c426:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    c428:	2b00      	cmp	r3, #0
    c42a:	dc01      	bgt.n	c430 <__sflush_r+0x1c>
    c42c:	2000      	movs	r0, #0
    c42e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    c430:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    c432:	2f00      	cmp	r7, #0
    c434:	d0fa      	beq.n	c42c <__sflush_r+0x18>
    c436:	2300      	movs	r3, #0
    c438:	682e      	ldr	r6, [r5, #0]
    c43a:	602b      	str	r3, [r5, #0]
    c43c:	2380      	movs	r3, #128	; 0x80
    c43e:	015b      	lsls	r3, r3, #5
    c440:	401a      	ands	r2, r3
    c442:	d034      	beq.n	c4ae <__sflush_r+0x9a>
    c444:	6d60      	ldr	r0, [r4, #84]	; 0x54
    c446:	89a3      	ldrh	r3, [r4, #12]
    c448:	075b      	lsls	r3, r3, #29
    c44a:	d506      	bpl.n	c45a <__sflush_r+0x46>
    c44c:	6863      	ldr	r3, [r4, #4]
    c44e:	1ac0      	subs	r0, r0, r3
    c450:	6b63      	ldr	r3, [r4, #52]	; 0x34
    c452:	2b00      	cmp	r3, #0
    c454:	d001      	beq.n	c45a <__sflush_r+0x46>
    c456:	6c23      	ldr	r3, [r4, #64]	; 0x40
    c458:	1ac0      	subs	r0, r0, r3
    c45a:	0002      	movs	r2, r0
    c45c:	6a21      	ldr	r1, [r4, #32]
    c45e:	2300      	movs	r3, #0
    c460:	0028      	movs	r0, r5
    c462:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    c464:	47b8      	blx	r7
    c466:	89a1      	ldrh	r1, [r4, #12]
    c468:	1c43      	adds	r3, r0, #1
    c46a:	d106      	bne.n	c47a <__sflush_r+0x66>
    c46c:	682b      	ldr	r3, [r5, #0]
    c46e:	2b1d      	cmp	r3, #29
    c470:	d831      	bhi.n	c4d6 <__sflush_r+0xc2>
    c472:	4a2c      	ldr	r2, [pc, #176]	; (c524 <__sflush_r+0x110>)
    c474:	40da      	lsrs	r2, r3
    c476:	07d3      	lsls	r3, r2, #31
    c478:	d52d      	bpl.n	c4d6 <__sflush_r+0xc2>
    c47a:	2300      	movs	r3, #0
    c47c:	6063      	str	r3, [r4, #4]
    c47e:	6923      	ldr	r3, [r4, #16]
    c480:	6023      	str	r3, [r4, #0]
    c482:	04cb      	lsls	r3, r1, #19
    c484:	d505      	bpl.n	c492 <__sflush_r+0x7e>
    c486:	1c43      	adds	r3, r0, #1
    c488:	d102      	bne.n	c490 <__sflush_r+0x7c>
    c48a:	682b      	ldr	r3, [r5, #0]
    c48c:	2b00      	cmp	r3, #0
    c48e:	d100      	bne.n	c492 <__sflush_r+0x7e>
    c490:	6560      	str	r0, [r4, #84]	; 0x54
    c492:	6b61      	ldr	r1, [r4, #52]	; 0x34
    c494:	602e      	str	r6, [r5, #0]
    c496:	2900      	cmp	r1, #0
    c498:	d0c8      	beq.n	c42c <__sflush_r+0x18>
    c49a:	0023      	movs	r3, r4
    c49c:	3344      	adds	r3, #68	; 0x44
    c49e:	4299      	cmp	r1, r3
    c4a0:	d002      	beq.n	c4a8 <__sflush_r+0x94>
    c4a2:	0028      	movs	r0, r5
    c4a4:	f000 f9ba 	bl	c81c <_free_r>
    c4a8:	2000      	movs	r0, #0
    c4aa:	6360      	str	r0, [r4, #52]	; 0x34
    c4ac:	e7bf      	b.n	c42e <__sflush_r+0x1a>
    c4ae:	2301      	movs	r3, #1
    c4b0:	6a21      	ldr	r1, [r4, #32]
    c4b2:	0028      	movs	r0, r5
    c4b4:	47b8      	blx	r7
    c4b6:	1c43      	adds	r3, r0, #1
    c4b8:	d1c5      	bne.n	c446 <__sflush_r+0x32>
    c4ba:	682b      	ldr	r3, [r5, #0]
    c4bc:	2b00      	cmp	r3, #0
    c4be:	d0c2      	beq.n	c446 <__sflush_r+0x32>
    c4c0:	2b1d      	cmp	r3, #29
    c4c2:	d001      	beq.n	c4c8 <__sflush_r+0xb4>
    c4c4:	2b16      	cmp	r3, #22
    c4c6:	d101      	bne.n	c4cc <__sflush_r+0xb8>
    c4c8:	602e      	str	r6, [r5, #0]
    c4ca:	e7af      	b.n	c42c <__sflush_r+0x18>
    c4cc:	2340      	movs	r3, #64	; 0x40
    c4ce:	89a2      	ldrh	r2, [r4, #12]
    c4d0:	4313      	orrs	r3, r2
    c4d2:	81a3      	strh	r3, [r4, #12]
    c4d4:	e7ab      	b.n	c42e <__sflush_r+0x1a>
    c4d6:	2340      	movs	r3, #64	; 0x40
    c4d8:	430b      	orrs	r3, r1
    c4da:	2001      	movs	r0, #1
    c4dc:	81a3      	strh	r3, [r4, #12]
    c4de:	4240      	negs	r0, r0
    c4e0:	e7a5      	b.n	c42e <__sflush_r+0x1a>
    c4e2:	690f      	ldr	r7, [r1, #16]
    c4e4:	2f00      	cmp	r7, #0
    c4e6:	d0a1      	beq.n	c42c <__sflush_r+0x18>
    c4e8:	680b      	ldr	r3, [r1, #0]
    c4ea:	600f      	str	r7, [r1, #0]
    c4ec:	1bdb      	subs	r3, r3, r7
    c4ee:	9301      	str	r3, [sp, #4]
    c4f0:	2300      	movs	r3, #0
    c4f2:	0792      	lsls	r2, r2, #30
    c4f4:	d100      	bne.n	c4f8 <__sflush_r+0xe4>
    c4f6:	694b      	ldr	r3, [r1, #20]
    c4f8:	60a3      	str	r3, [r4, #8]
    c4fa:	9b01      	ldr	r3, [sp, #4]
    c4fc:	2b00      	cmp	r3, #0
    c4fe:	dc00      	bgt.n	c502 <__sflush_r+0xee>
    c500:	e794      	b.n	c42c <__sflush_r+0x18>
    c502:	9b01      	ldr	r3, [sp, #4]
    c504:	003a      	movs	r2, r7
    c506:	6a21      	ldr	r1, [r4, #32]
    c508:	0028      	movs	r0, r5
    c50a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    c50c:	47b0      	blx	r6
    c50e:	2800      	cmp	r0, #0
    c510:	dc03      	bgt.n	c51a <__sflush_r+0x106>
    c512:	2340      	movs	r3, #64	; 0x40
    c514:	89a2      	ldrh	r2, [r4, #12]
    c516:	4313      	orrs	r3, r2
    c518:	e7df      	b.n	c4da <__sflush_r+0xc6>
    c51a:	9b01      	ldr	r3, [sp, #4]
    c51c:	183f      	adds	r7, r7, r0
    c51e:	1a1b      	subs	r3, r3, r0
    c520:	9301      	str	r3, [sp, #4]
    c522:	e7ea      	b.n	c4fa <__sflush_r+0xe6>
    c524:	20400001 	.word	0x20400001

0000c528 <_fflush_r>:
    c528:	690b      	ldr	r3, [r1, #16]
    c52a:	b570      	push	{r4, r5, r6, lr}
    c52c:	0005      	movs	r5, r0
    c52e:	000c      	movs	r4, r1
    c530:	2b00      	cmp	r3, #0
    c532:	d101      	bne.n	c538 <_fflush_r+0x10>
    c534:	2000      	movs	r0, #0
    c536:	bd70      	pop	{r4, r5, r6, pc}
    c538:	2800      	cmp	r0, #0
    c53a:	d004      	beq.n	c546 <_fflush_r+0x1e>
    c53c:	6983      	ldr	r3, [r0, #24]
    c53e:	2b00      	cmp	r3, #0
    c540:	d101      	bne.n	c546 <_fflush_r+0x1e>
    c542:	f000 f85f 	bl	c604 <__sinit>
    c546:	4b0b      	ldr	r3, [pc, #44]	; (c574 <_fflush_r+0x4c>)
    c548:	429c      	cmp	r4, r3
    c54a:	d109      	bne.n	c560 <_fflush_r+0x38>
    c54c:	686c      	ldr	r4, [r5, #4]
    c54e:	220c      	movs	r2, #12
    c550:	5ea3      	ldrsh	r3, [r4, r2]
    c552:	2b00      	cmp	r3, #0
    c554:	d0ee      	beq.n	c534 <_fflush_r+0xc>
    c556:	0021      	movs	r1, r4
    c558:	0028      	movs	r0, r5
    c55a:	f7ff ff5b 	bl	c414 <__sflush_r>
    c55e:	e7ea      	b.n	c536 <_fflush_r+0xe>
    c560:	4b05      	ldr	r3, [pc, #20]	; (c578 <_fflush_r+0x50>)
    c562:	429c      	cmp	r4, r3
    c564:	d101      	bne.n	c56a <_fflush_r+0x42>
    c566:	68ac      	ldr	r4, [r5, #8]
    c568:	e7f1      	b.n	c54e <_fflush_r+0x26>
    c56a:	4b04      	ldr	r3, [pc, #16]	; (c57c <_fflush_r+0x54>)
    c56c:	429c      	cmp	r4, r3
    c56e:	d1ee      	bne.n	c54e <_fflush_r+0x26>
    c570:	68ec      	ldr	r4, [r5, #12]
    c572:	e7ec      	b.n	c54e <_fflush_r+0x26>
    c574:	0000dfcc 	.word	0x0000dfcc
    c578:	0000dfec 	.word	0x0000dfec
    c57c:	0000dfac 	.word	0x0000dfac

0000c580 <_cleanup_r>:
    c580:	b510      	push	{r4, lr}
    c582:	4902      	ldr	r1, [pc, #8]	; (c58c <_cleanup_r+0xc>)
    c584:	f000 f8b2 	bl	c6ec <_fwalk_reent>
    c588:	bd10      	pop	{r4, pc}
    c58a:	46c0      	nop			; (mov r8, r8)
    c58c:	0000c529 	.word	0x0000c529

0000c590 <std.isra.0>:
    c590:	2300      	movs	r3, #0
    c592:	b510      	push	{r4, lr}
    c594:	0004      	movs	r4, r0
    c596:	6003      	str	r3, [r0, #0]
    c598:	6043      	str	r3, [r0, #4]
    c59a:	6083      	str	r3, [r0, #8]
    c59c:	8181      	strh	r1, [r0, #12]
    c59e:	6643      	str	r3, [r0, #100]	; 0x64
    c5a0:	81c2      	strh	r2, [r0, #14]
    c5a2:	6103      	str	r3, [r0, #16]
    c5a4:	6143      	str	r3, [r0, #20]
    c5a6:	6183      	str	r3, [r0, #24]
    c5a8:	0019      	movs	r1, r3
    c5aa:	2208      	movs	r2, #8
    c5ac:	305c      	adds	r0, #92	; 0x5c
    c5ae:	f7ff fcb1 	bl	bf14 <memset>
    c5b2:	4b05      	ldr	r3, [pc, #20]	; (c5c8 <std.isra.0+0x38>)
    c5b4:	6224      	str	r4, [r4, #32]
    c5b6:	6263      	str	r3, [r4, #36]	; 0x24
    c5b8:	4b04      	ldr	r3, [pc, #16]	; (c5cc <std.isra.0+0x3c>)
    c5ba:	62a3      	str	r3, [r4, #40]	; 0x28
    c5bc:	4b04      	ldr	r3, [pc, #16]	; (c5d0 <std.isra.0+0x40>)
    c5be:	62e3      	str	r3, [r4, #44]	; 0x2c
    c5c0:	4b04      	ldr	r3, [pc, #16]	; (c5d4 <std.isra.0+0x44>)
    c5c2:	6323      	str	r3, [r4, #48]	; 0x30
    c5c4:	bd10      	pop	{r4, pc}
    c5c6:	46c0      	nop			; (mov r8, r8)
    c5c8:	0000d261 	.word	0x0000d261
    c5cc:	0000d289 	.word	0x0000d289
    c5d0:	0000d2c1 	.word	0x0000d2c1
    c5d4:	0000d2ed 	.word	0x0000d2ed

0000c5d8 <__sfmoreglue>:
    c5d8:	b570      	push	{r4, r5, r6, lr}
    c5da:	2568      	movs	r5, #104	; 0x68
    c5dc:	1e4a      	subs	r2, r1, #1
    c5de:	4355      	muls	r5, r2
    c5e0:	000e      	movs	r6, r1
    c5e2:	0029      	movs	r1, r5
    c5e4:	3174      	adds	r1, #116	; 0x74
    c5e6:	f000 f963 	bl	c8b0 <_malloc_r>
    c5ea:	1e04      	subs	r4, r0, #0
    c5ec:	d008      	beq.n	c600 <__sfmoreglue+0x28>
    c5ee:	2100      	movs	r1, #0
    c5f0:	002a      	movs	r2, r5
    c5f2:	6001      	str	r1, [r0, #0]
    c5f4:	6046      	str	r6, [r0, #4]
    c5f6:	300c      	adds	r0, #12
    c5f8:	60a0      	str	r0, [r4, #8]
    c5fa:	3268      	adds	r2, #104	; 0x68
    c5fc:	f7ff fc8a 	bl	bf14 <memset>
    c600:	0020      	movs	r0, r4
    c602:	bd70      	pop	{r4, r5, r6, pc}

0000c604 <__sinit>:
    c604:	6983      	ldr	r3, [r0, #24]
    c606:	b513      	push	{r0, r1, r4, lr}
    c608:	0004      	movs	r4, r0
    c60a:	2b00      	cmp	r3, #0
    c60c:	d128      	bne.n	c660 <__sinit+0x5c>
    c60e:	6483      	str	r3, [r0, #72]	; 0x48
    c610:	64c3      	str	r3, [r0, #76]	; 0x4c
    c612:	6503      	str	r3, [r0, #80]	; 0x50
    c614:	4b13      	ldr	r3, [pc, #76]	; (c664 <__sinit+0x60>)
    c616:	4a14      	ldr	r2, [pc, #80]	; (c668 <__sinit+0x64>)
    c618:	681b      	ldr	r3, [r3, #0]
    c61a:	6282      	str	r2, [r0, #40]	; 0x28
    c61c:	9301      	str	r3, [sp, #4]
    c61e:	4298      	cmp	r0, r3
    c620:	d101      	bne.n	c626 <__sinit+0x22>
    c622:	2301      	movs	r3, #1
    c624:	6183      	str	r3, [r0, #24]
    c626:	0020      	movs	r0, r4
    c628:	f000 f820 	bl	c66c <__sfp>
    c62c:	6060      	str	r0, [r4, #4]
    c62e:	0020      	movs	r0, r4
    c630:	f000 f81c 	bl	c66c <__sfp>
    c634:	60a0      	str	r0, [r4, #8]
    c636:	0020      	movs	r0, r4
    c638:	f000 f818 	bl	c66c <__sfp>
    c63c:	2200      	movs	r2, #0
    c63e:	60e0      	str	r0, [r4, #12]
    c640:	2104      	movs	r1, #4
    c642:	6860      	ldr	r0, [r4, #4]
    c644:	f7ff ffa4 	bl	c590 <std.isra.0>
    c648:	2201      	movs	r2, #1
    c64a:	2109      	movs	r1, #9
    c64c:	68a0      	ldr	r0, [r4, #8]
    c64e:	f7ff ff9f 	bl	c590 <std.isra.0>
    c652:	2202      	movs	r2, #2
    c654:	2112      	movs	r1, #18
    c656:	68e0      	ldr	r0, [r4, #12]
    c658:	f7ff ff9a 	bl	c590 <std.isra.0>
    c65c:	2301      	movs	r3, #1
    c65e:	61a3      	str	r3, [r4, #24]
    c660:	bd13      	pop	{r0, r1, r4, pc}
    c662:	46c0      	nop			; (mov r8, r8)
    c664:	0000dfa8 	.word	0x0000dfa8
    c668:	0000c581 	.word	0x0000c581

0000c66c <__sfp>:
    c66c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c66e:	4b1e      	ldr	r3, [pc, #120]	; (c6e8 <__sfp+0x7c>)
    c670:	0007      	movs	r7, r0
    c672:	681e      	ldr	r6, [r3, #0]
    c674:	69b3      	ldr	r3, [r6, #24]
    c676:	2b00      	cmp	r3, #0
    c678:	d102      	bne.n	c680 <__sfp+0x14>
    c67a:	0030      	movs	r0, r6
    c67c:	f7ff ffc2 	bl	c604 <__sinit>
    c680:	3648      	adds	r6, #72	; 0x48
    c682:	68b4      	ldr	r4, [r6, #8]
    c684:	6873      	ldr	r3, [r6, #4]
    c686:	3b01      	subs	r3, #1
    c688:	d504      	bpl.n	c694 <__sfp+0x28>
    c68a:	6833      	ldr	r3, [r6, #0]
    c68c:	2b00      	cmp	r3, #0
    c68e:	d007      	beq.n	c6a0 <__sfp+0x34>
    c690:	6836      	ldr	r6, [r6, #0]
    c692:	e7f6      	b.n	c682 <__sfp+0x16>
    c694:	220c      	movs	r2, #12
    c696:	5ea5      	ldrsh	r5, [r4, r2]
    c698:	2d00      	cmp	r5, #0
    c69a:	d00d      	beq.n	c6b8 <__sfp+0x4c>
    c69c:	3468      	adds	r4, #104	; 0x68
    c69e:	e7f2      	b.n	c686 <__sfp+0x1a>
    c6a0:	2104      	movs	r1, #4
    c6a2:	0038      	movs	r0, r7
    c6a4:	f7ff ff98 	bl	c5d8 <__sfmoreglue>
    c6a8:	6030      	str	r0, [r6, #0]
    c6aa:	2800      	cmp	r0, #0
    c6ac:	d1f0      	bne.n	c690 <__sfp+0x24>
    c6ae:	230c      	movs	r3, #12
    c6b0:	0004      	movs	r4, r0
    c6b2:	603b      	str	r3, [r7, #0]
    c6b4:	0020      	movs	r0, r4
    c6b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c6b8:	2301      	movs	r3, #1
    c6ba:	0020      	movs	r0, r4
    c6bc:	425b      	negs	r3, r3
    c6be:	81e3      	strh	r3, [r4, #14]
    c6c0:	3302      	adds	r3, #2
    c6c2:	81a3      	strh	r3, [r4, #12]
    c6c4:	6665      	str	r5, [r4, #100]	; 0x64
    c6c6:	6025      	str	r5, [r4, #0]
    c6c8:	60a5      	str	r5, [r4, #8]
    c6ca:	6065      	str	r5, [r4, #4]
    c6cc:	6125      	str	r5, [r4, #16]
    c6ce:	6165      	str	r5, [r4, #20]
    c6d0:	61a5      	str	r5, [r4, #24]
    c6d2:	2208      	movs	r2, #8
    c6d4:	0029      	movs	r1, r5
    c6d6:	305c      	adds	r0, #92	; 0x5c
    c6d8:	f7ff fc1c 	bl	bf14 <memset>
    c6dc:	6365      	str	r5, [r4, #52]	; 0x34
    c6de:	63a5      	str	r5, [r4, #56]	; 0x38
    c6e0:	64a5      	str	r5, [r4, #72]	; 0x48
    c6e2:	64e5      	str	r5, [r4, #76]	; 0x4c
    c6e4:	e7e6      	b.n	c6b4 <__sfp+0x48>
    c6e6:	46c0      	nop			; (mov r8, r8)
    c6e8:	0000dfa8 	.word	0x0000dfa8

0000c6ec <_fwalk_reent>:
    c6ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    c6ee:	0004      	movs	r4, r0
    c6f0:	0007      	movs	r7, r0
    c6f2:	2600      	movs	r6, #0
    c6f4:	9101      	str	r1, [sp, #4]
    c6f6:	3448      	adds	r4, #72	; 0x48
    c6f8:	2c00      	cmp	r4, #0
    c6fa:	d101      	bne.n	c700 <_fwalk_reent+0x14>
    c6fc:	0030      	movs	r0, r6
    c6fe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    c700:	6863      	ldr	r3, [r4, #4]
    c702:	68a5      	ldr	r5, [r4, #8]
    c704:	9300      	str	r3, [sp, #0]
    c706:	9b00      	ldr	r3, [sp, #0]
    c708:	3b01      	subs	r3, #1
    c70a:	9300      	str	r3, [sp, #0]
    c70c:	d501      	bpl.n	c712 <_fwalk_reent+0x26>
    c70e:	6824      	ldr	r4, [r4, #0]
    c710:	e7f2      	b.n	c6f8 <_fwalk_reent+0xc>
    c712:	89ab      	ldrh	r3, [r5, #12]
    c714:	2b01      	cmp	r3, #1
    c716:	d908      	bls.n	c72a <_fwalk_reent+0x3e>
    c718:	220e      	movs	r2, #14
    c71a:	5eab      	ldrsh	r3, [r5, r2]
    c71c:	3301      	adds	r3, #1
    c71e:	d004      	beq.n	c72a <_fwalk_reent+0x3e>
    c720:	0029      	movs	r1, r5
    c722:	0038      	movs	r0, r7
    c724:	9b01      	ldr	r3, [sp, #4]
    c726:	4798      	blx	r3
    c728:	4306      	orrs	r6, r0
    c72a:	3568      	adds	r5, #104	; 0x68
    c72c:	e7eb      	b.n	c706 <_fwalk_reent+0x1a>
	...

0000c730 <__swhatbuf_r>:
    c730:	b570      	push	{r4, r5, r6, lr}
    c732:	000e      	movs	r6, r1
    c734:	001d      	movs	r5, r3
    c736:	230e      	movs	r3, #14
    c738:	5ec9      	ldrsh	r1, [r1, r3]
    c73a:	b090      	sub	sp, #64	; 0x40
    c73c:	0014      	movs	r4, r2
    c73e:	2900      	cmp	r1, #0
    c740:	da07      	bge.n	c752 <__swhatbuf_r+0x22>
    c742:	2300      	movs	r3, #0
    c744:	602b      	str	r3, [r5, #0]
    c746:	89b3      	ldrh	r3, [r6, #12]
    c748:	061b      	lsls	r3, r3, #24
    c74a:	d411      	bmi.n	c770 <__swhatbuf_r+0x40>
    c74c:	2380      	movs	r3, #128	; 0x80
    c74e:	00db      	lsls	r3, r3, #3
    c750:	e00f      	b.n	c772 <__swhatbuf_r+0x42>
    c752:	aa01      	add	r2, sp, #4
    c754:	f000 fdf6 	bl	d344 <_fstat_r>
    c758:	2800      	cmp	r0, #0
    c75a:	dbf2      	blt.n	c742 <__swhatbuf_r+0x12>
    c75c:	22f0      	movs	r2, #240	; 0xf0
    c75e:	9b02      	ldr	r3, [sp, #8]
    c760:	0212      	lsls	r2, r2, #8
    c762:	4013      	ands	r3, r2
    c764:	4a05      	ldr	r2, [pc, #20]	; (c77c <__swhatbuf_r+0x4c>)
    c766:	189b      	adds	r3, r3, r2
    c768:	425a      	negs	r2, r3
    c76a:	4153      	adcs	r3, r2
    c76c:	602b      	str	r3, [r5, #0]
    c76e:	e7ed      	b.n	c74c <__swhatbuf_r+0x1c>
    c770:	2340      	movs	r3, #64	; 0x40
    c772:	2000      	movs	r0, #0
    c774:	6023      	str	r3, [r4, #0]
    c776:	b010      	add	sp, #64	; 0x40
    c778:	bd70      	pop	{r4, r5, r6, pc}
    c77a:	46c0      	nop			; (mov r8, r8)
    c77c:	ffffe000 	.word	0xffffe000

0000c780 <__smakebuf_r>:
    c780:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    c782:	2602      	movs	r6, #2
    c784:	898b      	ldrh	r3, [r1, #12]
    c786:	0005      	movs	r5, r0
    c788:	000c      	movs	r4, r1
    c78a:	4233      	tst	r3, r6
    c78c:	d006      	beq.n	c79c <__smakebuf_r+0x1c>
    c78e:	0023      	movs	r3, r4
    c790:	3347      	adds	r3, #71	; 0x47
    c792:	6023      	str	r3, [r4, #0]
    c794:	6123      	str	r3, [r4, #16]
    c796:	2301      	movs	r3, #1
    c798:	6163      	str	r3, [r4, #20]
    c79a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    c79c:	ab01      	add	r3, sp, #4
    c79e:	466a      	mov	r2, sp
    c7a0:	f7ff ffc6 	bl	c730 <__swhatbuf_r>
    c7a4:	9900      	ldr	r1, [sp, #0]
    c7a6:	0007      	movs	r7, r0
    c7a8:	0028      	movs	r0, r5
    c7aa:	f000 f881 	bl	c8b0 <_malloc_r>
    c7ae:	2800      	cmp	r0, #0
    c7b0:	d108      	bne.n	c7c4 <__smakebuf_r+0x44>
    c7b2:	220c      	movs	r2, #12
    c7b4:	5ea3      	ldrsh	r3, [r4, r2]
    c7b6:	059a      	lsls	r2, r3, #22
    c7b8:	d4ef      	bmi.n	c79a <__smakebuf_r+0x1a>
    c7ba:	2203      	movs	r2, #3
    c7bc:	4393      	bics	r3, r2
    c7be:	431e      	orrs	r6, r3
    c7c0:	81a6      	strh	r6, [r4, #12]
    c7c2:	e7e4      	b.n	c78e <__smakebuf_r+0xe>
    c7c4:	4b0f      	ldr	r3, [pc, #60]	; (c804 <__smakebuf_r+0x84>)
    c7c6:	62ab      	str	r3, [r5, #40]	; 0x28
    c7c8:	2380      	movs	r3, #128	; 0x80
    c7ca:	89a2      	ldrh	r2, [r4, #12]
    c7cc:	6020      	str	r0, [r4, #0]
    c7ce:	4313      	orrs	r3, r2
    c7d0:	81a3      	strh	r3, [r4, #12]
    c7d2:	9b00      	ldr	r3, [sp, #0]
    c7d4:	6120      	str	r0, [r4, #16]
    c7d6:	6163      	str	r3, [r4, #20]
    c7d8:	9b01      	ldr	r3, [sp, #4]
    c7da:	2b00      	cmp	r3, #0
    c7dc:	d00d      	beq.n	c7fa <__smakebuf_r+0x7a>
    c7de:	230e      	movs	r3, #14
    c7e0:	5ee1      	ldrsh	r1, [r4, r3]
    c7e2:	0028      	movs	r0, r5
    c7e4:	f000 fdc0 	bl	d368 <_isatty_r>
    c7e8:	2800      	cmp	r0, #0
    c7ea:	d006      	beq.n	c7fa <__smakebuf_r+0x7a>
    c7ec:	2203      	movs	r2, #3
    c7ee:	89a3      	ldrh	r3, [r4, #12]
    c7f0:	4393      	bics	r3, r2
    c7f2:	001a      	movs	r2, r3
    c7f4:	2301      	movs	r3, #1
    c7f6:	4313      	orrs	r3, r2
    c7f8:	81a3      	strh	r3, [r4, #12]
    c7fa:	89a0      	ldrh	r0, [r4, #12]
    c7fc:	4338      	orrs	r0, r7
    c7fe:	81a0      	strh	r0, [r4, #12]
    c800:	e7cb      	b.n	c79a <__smakebuf_r+0x1a>
    c802:	46c0      	nop			; (mov r8, r8)
    c804:	0000c581 	.word	0x0000c581

0000c808 <malloc>:
    c808:	b510      	push	{r4, lr}
    c80a:	4b03      	ldr	r3, [pc, #12]	; (c818 <malloc+0x10>)
    c80c:	0001      	movs	r1, r0
    c80e:	6818      	ldr	r0, [r3, #0]
    c810:	f000 f84e 	bl	c8b0 <_malloc_r>
    c814:	bd10      	pop	{r4, pc}
    c816:	46c0      	nop			; (mov r8, r8)
    c818:	200000b8 	.word	0x200000b8

0000c81c <_free_r>:
    c81c:	b570      	push	{r4, r5, r6, lr}
    c81e:	0005      	movs	r5, r0
    c820:	2900      	cmp	r1, #0
    c822:	d010      	beq.n	c846 <_free_r+0x2a>
    c824:	1f0c      	subs	r4, r1, #4
    c826:	6823      	ldr	r3, [r4, #0]
    c828:	2b00      	cmp	r3, #0
    c82a:	da00      	bge.n	c82e <_free_r+0x12>
    c82c:	18e4      	adds	r4, r4, r3
    c82e:	0028      	movs	r0, r5
    c830:	f000 fddd 	bl	d3ee <__malloc_lock>
    c834:	4a1d      	ldr	r2, [pc, #116]	; (c8ac <_free_r+0x90>)
    c836:	6813      	ldr	r3, [r2, #0]
    c838:	2b00      	cmp	r3, #0
    c83a:	d105      	bne.n	c848 <_free_r+0x2c>
    c83c:	6063      	str	r3, [r4, #4]
    c83e:	6014      	str	r4, [r2, #0]
    c840:	0028      	movs	r0, r5
    c842:	f000 fdd5 	bl	d3f0 <__malloc_unlock>
    c846:	bd70      	pop	{r4, r5, r6, pc}
    c848:	42a3      	cmp	r3, r4
    c84a:	d909      	bls.n	c860 <_free_r+0x44>
    c84c:	6821      	ldr	r1, [r4, #0]
    c84e:	1860      	adds	r0, r4, r1
    c850:	4283      	cmp	r3, r0
    c852:	d1f3      	bne.n	c83c <_free_r+0x20>
    c854:	6818      	ldr	r0, [r3, #0]
    c856:	685b      	ldr	r3, [r3, #4]
    c858:	1841      	adds	r1, r0, r1
    c85a:	6021      	str	r1, [r4, #0]
    c85c:	e7ee      	b.n	c83c <_free_r+0x20>
    c85e:	0013      	movs	r3, r2
    c860:	685a      	ldr	r2, [r3, #4]
    c862:	2a00      	cmp	r2, #0
    c864:	d001      	beq.n	c86a <_free_r+0x4e>
    c866:	42a2      	cmp	r2, r4
    c868:	d9f9      	bls.n	c85e <_free_r+0x42>
    c86a:	6819      	ldr	r1, [r3, #0]
    c86c:	1858      	adds	r0, r3, r1
    c86e:	42a0      	cmp	r0, r4
    c870:	d10b      	bne.n	c88a <_free_r+0x6e>
    c872:	6820      	ldr	r0, [r4, #0]
    c874:	1809      	adds	r1, r1, r0
    c876:	1858      	adds	r0, r3, r1
    c878:	6019      	str	r1, [r3, #0]
    c87a:	4282      	cmp	r2, r0
    c87c:	d1e0      	bne.n	c840 <_free_r+0x24>
    c87e:	6810      	ldr	r0, [r2, #0]
    c880:	6852      	ldr	r2, [r2, #4]
    c882:	1841      	adds	r1, r0, r1
    c884:	6019      	str	r1, [r3, #0]
    c886:	605a      	str	r2, [r3, #4]
    c888:	e7da      	b.n	c840 <_free_r+0x24>
    c88a:	42a0      	cmp	r0, r4
    c88c:	d902      	bls.n	c894 <_free_r+0x78>
    c88e:	230c      	movs	r3, #12
    c890:	602b      	str	r3, [r5, #0]
    c892:	e7d5      	b.n	c840 <_free_r+0x24>
    c894:	6821      	ldr	r1, [r4, #0]
    c896:	1860      	adds	r0, r4, r1
    c898:	4282      	cmp	r2, r0
    c89a:	d103      	bne.n	c8a4 <_free_r+0x88>
    c89c:	6810      	ldr	r0, [r2, #0]
    c89e:	6852      	ldr	r2, [r2, #4]
    c8a0:	1841      	adds	r1, r0, r1
    c8a2:	6021      	str	r1, [r4, #0]
    c8a4:	6062      	str	r2, [r4, #4]
    c8a6:	605c      	str	r4, [r3, #4]
    c8a8:	e7ca      	b.n	c840 <_free_r+0x24>
    c8aa:	46c0      	nop			; (mov r8, r8)
    c8ac:	200009d4 	.word	0x200009d4

0000c8b0 <_malloc_r>:
    c8b0:	2303      	movs	r3, #3
    c8b2:	b570      	push	{r4, r5, r6, lr}
    c8b4:	1ccd      	adds	r5, r1, #3
    c8b6:	439d      	bics	r5, r3
    c8b8:	3508      	adds	r5, #8
    c8ba:	0006      	movs	r6, r0
    c8bc:	2d0c      	cmp	r5, #12
    c8be:	d21e      	bcs.n	c8fe <_malloc_r+0x4e>
    c8c0:	250c      	movs	r5, #12
    c8c2:	42a9      	cmp	r1, r5
    c8c4:	d81d      	bhi.n	c902 <_malloc_r+0x52>
    c8c6:	0030      	movs	r0, r6
    c8c8:	f000 fd91 	bl	d3ee <__malloc_lock>
    c8cc:	4a25      	ldr	r2, [pc, #148]	; (c964 <_malloc_r+0xb4>)
    c8ce:	6814      	ldr	r4, [r2, #0]
    c8d0:	0021      	movs	r1, r4
    c8d2:	2900      	cmp	r1, #0
    c8d4:	d119      	bne.n	c90a <_malloc_r+0x5a>
    c8d6:	4c24      	ldr	r4, [pc, #144]	; (c968 <_malloc_r+0xb8>)
    c8d8:	6823      	ldr	r3, [r4, #0]
    c8da:	2b00      	cmp	r3, #0
    c8dc:	d103      	bne.n	c8e6 <_malloc_r+0x36>
    c8de:	0030      	movs	r0, r6
    c8e0:	f000 fcac 	bl	d23c <_sbrk_r>
    c8e4:	6020      	str	r0, [r4, #0]
    c8e6:	0029      	movs	r1, r5
    c8e8:	0030      	movs	r0, r6
    c8ea:	f000 fca7 	bl	d23c <_sbrk_r>
    c8ee:	1c43      	adds	r3, r0, #1
    c8f0:	d12c      	bne.n	c94c <_malloc_r+0x9c>
    c8f2:	230c      	movs	r3, #12
    c8f4:	0030      	movs	r0, r6
    c8f6:	6033      	str	r3, [r6, #0]
    c8f8:	f000 fd7a 	bl	d3f0 <__malloc_unlock>
    c8fc:	e003      	b.n	c906 <_malloc_r+0x56>
    c8fe:	2d00      	cmp	r5, #0
    c900:	dadf      	bge.n	c8c2 <_malloc_r+0x12>
    c902:	230c      	movs	r3, #12
    c904:	6033      	str	r3, [r6, #0]
    c906:	2000      	movs	r0, #0
    c908:	bd70      	pop	{r4, r5, r6, pc}
    c90a:	680b      	ldr	r3, [r1, #0]
    c90c:	1b5b      	subs	r3, r3, r5
    c90e:	d41a      	bmi.n	c946 <_malloc_r+0x96>
    c910:	2b0b      	cmp	r3, #11
    c912:	d903      	bls.n	c91c <_malloc_r+0x6c>
    c914:	600b      	str	r3, [r1, #0]
    c916:	18cc      	adds	r4, r1, r3
    c918:	6025      	str	r5, [r4, #0]
    c91a:	e003      	b.n	c924 <_malloc_r+0x74>
    c91c:	428c      	cmp	r4, r1
    c91e:	d10e      	bne.n	c93e <_malloc_r+0x8e>
    c920:	6863      	ldr	r3, [r4, #4]
    c922:	6013      	str	r3, [r2, #0]
    c924:	0030      	movs	r0, r6
    c926:	f000 fd63 	bl	d3f0 <__malloc_unlock>
    c92a:	0020      	movs	r0, r4
    c92c:	2207      	movs	r2, #7
    c92e:	300b      	adds	r0, #11
    c930:	1d23      	adds	r3, r4, #4
    c932:	4390      	bics	r0, r2
    c934:	1ac3      	subs	r3, r0, r3
    c936:	d0e7      	beq.n	c908 <_malloc_r+0x58>
    c938:	425a      	negs	r2, r3
    c93a:	50e2      	str	r2, [r4, r3]
    c93c:	e7e4      	b.n	c908 <_malloc_r+0x58>
    c93e:	684b      	ldr	r3, [r1, #4]
    c940:	6063      	str	r3, [r4, #4]
    c942:	000c      	movs	r4, r1
    c944:	e7ee      	b.n	c924 <_malloc_r+0x74>
    c946:	000c      	movs	r4, r1
    c948:	6849      	ldr	r1, [r1, #4]
    c94a:	e7c2      	b.n	c8d2 <_malloc_r+0x22>
    c94c:	2303      	movs	r3, #3
    c94e:	1cc4      	adds	r4, r0, #3
    c950:	439c      	bics	r4, r3
    c952:	42a0      	cmp	r0, r4
    c954:	d0e0      	beq.n	c918 <_malloc_r+0x68>
    c956:	1a21      	subs	r1, r4, r0
    c958:	0030      	movs	r0, r6
    c95a:	f000 fc6f 	bl	d23c <_sbrk_r>
    c95e:	1c43      	adds	r3, r0, #1
    c960:	d1da      	bne.n	c918 <_malloc_r+0x68>
    c962:	e7c6      	b.n	c8f2 <_malloc_r+0x42>
    c964:	200009d4 	.word	0x200009d4
    c968:	200009d8 	.word	0x200009d8

0000c96c <__ssputs_r>:
    c96c:	b5f0      	push	{r4, r5, r6, r7, lr}
    c96e:	688e      	ldr	r6, [r1, #8]
    c970:	b085      	sub	sp, #20
    c972:	0007      	movs	r7, r0
    c974:	000c      	movs	r4, r1
    c976:	9203      	str	r2, [sp, #12]
    c978:	9301      	str	r3, [sp, #4]
    c97a:	429e      	cmp	r6, r3
    c97c:	d839      	bhi.n	c9f2 <__ssputs_r+0x86>
    c97e:	2390      	movs	r3, #144	; 0x90
    c980:	898a      	ldrh	r2, [r1, #12]
    c982:	00db      	lsls	r3, r3, #3
    c984:	421a      	tst	r2, r3
    c986:	d034      	beq.n	c9f2 <__ssputs_r+0x86>
    c988:	2503      	movs	r5, #3
    c98a:	6909      	ldr	r1, [r1, #16]
    c98c:	6823      	ldr	r3, [r4, #0]
    c98e:	1a5b      	subs	r3, r3, r1
    c990:	9302      	str	r3, [sp, #8]
    c992:	6963      	ldr	r3, [r4, #20]
    c994:	9802      	ldr	r0, [sp, #8]
    c996:	435d      	muls	r5, r3
    c998:	0feb      	lsrs	r3, r5, #31
    c99a:	195d      	adds	r5, r3, r5
    c99c:	9b01      	ldr	r3, [sp, #4]
    c99e:	106d      	asrs	r5, r5, #1
    c9a0:	3301      	adds	r3, #1
    c9a2:	181b      	adds	r3, r3, r0
    c9a4:	42ab      	cmp	r3, r5
    c9a6:	d900      	bls.n	c9aa <__ssputs_r+0x3e>
    c9a8:	001d      	movs	r5, r3
    c9aa:	0553      	lsls	r3, r2, #21
    c9ac:	d532      	bpl.n	ca14 <__ssputs_r+0xa8>
    c9ae:	0029      	movs	r1, r5
    c9b0:	0038      	movs	r0, r7
    c9b2:	f7ff ff7d 	bl	c8b0 <_malloc_r>
    c9b6:	1e06      	subs	r6, r0, #0
    c9b8:	d109      	bne.n	c9ce <__ssputs_r+0x62>
    c9ba:	230c      	movs	r3, #12
    c9bc:	603b      	str	r3, [r7, #0]
    c9be:	2340      	movs	r3, #64	; 0x40
    c9c0:	2001      	movs	r0, #1
    c9c2:	89a2      	ldrh	r2, [r4, #12]
    c9c4:	4240      	negs	r0, r0
    c9c6:	4313      	orrs	r3, r2
    c9c8:	81a3      	strh	r3, [r4, #12]
    c9ca:	b005      	add	sp, #20
    c9cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c9ce:	9a02      	ldr	r2, [sp, #8]
    c9d0:	6921      	ldr	r1, [r4, #16]
    c9d2:	f7ff fa96 	bl	bf02 <memcpy>
    c9d6:	89a3      	ldrh	r3, [r4, #12]
    c9d8:	4a14      	ldr	r2, [pc, #80]	; (ca2c <__ssputs_r+0xc0>)
    c9da:	401a      	ands	r2, r3
    c9dc:	2380      	movs	r3, #128	; 0x80
    c9de:	4313      	orrs	r3, r2
    c9e0:	81a3      	strh	r3, [r4, #12]
    c9e2:	9b02      	ldr	r3, [sp, #8]
    c9e4:	6126      	str	r6, [r4, #16]
    c9e6:	18f6      	adds	r6, r6, r3
    c9e8:	6026      	str	r6, [r4, #0]
    c9ea:	6165      	str	r5, [r4, #20]
    c9ec:	9e01      	ldr	r6, [sp, #4]
    c9ee:	1aed      	subs	r5, r5, r3
    c9f0:	60a5      	str	r5, [r4, #8]
    c9f2:	9b01      	ldr	r3, [sp, #4]
    c9f4:	42b3      	cmp	r3, r6
    c9f6:	d200      	bcs.n	c9fa <__ssputs_r+0x8e>
    c9f8:	001e      	movs	r6, r3
    c9fa:	0032      	movs	r2, r6
    c9fc:	9903      	ldr	r1, [sp, #12]
    c9fe:	6820      	ldr	r0, [r4, #0]
    ca00:	f000 fce3 	bl	d3ca <memmove>
    ca04:	68a3      	ldr	r3, [r4, #8]
    ca06:	2000      	movs	r0, #0
    ca08:	1b9b      	subs	r3, r3, r6
    ca0a:	60a3      	str	r3, [r4, #8]
    ca0c:	6823      	ldr	r3, [r4, #0]
    ca0e:	199e      	adds	r6, r3, r6
    ca10:	6026      	str	r6, [r4, #0]
    ca12:	e7da      	b.n	c9ca <__ssputs_r+0x5e>
    ca14:	002a      	movs	r2, r5
    ca16:	0038      	movs	r0, r7
    ca18:	f000 fceb 	bl	d3f2 <_realloc_r>
    ca1c:	1e06      	subs	r6, r0, #0
    ca1e:	d1e0      	bne.n	c9e2 <__ssputs_r+0x76>
    ca20:	6921      	ldr	r1, [r4, #16]
    ca22:	0038      	movs	r0, r7
    ca24:	f7ff fefa 	bl	c81c <_free_r>
    ca28:	e7c7      	b.n	c9ba <__ssputs_r+0x4e>
    ca2a:	46c0      	nop			; (mov r8, r8)
    ca2c:	fffffb7f 	.word	0xfffffb7f

0000ca30 <_svfiprintf_r>:
    ca30:	b5f0      	push	{r4, r5, r6, r7, lr}
    ca32:	b09f      	sub	sp, #124	; 0x7c
    ca34:	9002      	str	r0, [sp, #8]
    ca36:	9305      	str	r3, [sp, #20]
    ca38:	898b      	ldrh	r3, [r1, #12]
    ca3a:	000f      	movs	r7, r1
    ca3c:	0016      	movs	r6, r2
    ca3e:	061b      	lsls	r3, r3, #24
    ca40:	d511      	bpl.n	ca66 <_svfiprintf_r+0x36>
    ca42:	690b      	ldr	r3, [r1, #16]
    ca44:	2b00      	cmp	r3, #0
    ca46:	d10e      	bne.n	ca66 <_svfiprintf_r+0x36>
    ca48:	2140      	movs	r1, #64	; 0x40
    ca4a:	f7ff ff31 	bl	c8b0 <_malloc_r>
    ca4e:	6038      	str	r0, [r7, #0]
    ca50:	6138      	str	r0, [r7, #16]
    ca52:	2800      	cmp	r0, #0
    ca54:	d105      	bne.n	ca62 <_svfiprintf_r+0x32>
    ca56:	230c      	movs	r3, #12
    ca58:	9a02      	ldr	r2, [sp, #8]
    ca5a:	3801      	subs	r0, #1
    ca5c:	6013      	str	r3, [r2, #0]
    ca5e:	b01f      	add	sp, #124	; 0x7c
    ca60:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ca62:	2340      	movs	r3, #64	; 0x40
    ca64:	617b      	str	r3, [r7, #20]
    ca66:	2300      	movs	r3, #0
    ca68:	ad06      	add	r5, sp, #24
    ca6a:	616b      	str	r3, [r5, #20]
    ca6c:	3320      	adds	r3, #32
    ca6e:	766b      	strb	r3, [r5, #25]
    ca70:	3310      	adds	r3, #16
    ca72:	76ab      	strb	r3, [r5, #26]
    ca74:	0034      	movs	r4, r6
    ca76:	7823      	ldrb	r3, [r4, #0]
    ca78:	2b00      	cmp	r3, #0
    ca7a:	d147      	bne.n	cb0c <_svfiprintf_r+0xdc>
    ca7c:	1ba3      	subs	r3, r4, r6
    ca7e:	9304      	str	r3, [sp, #16]
    ca80:	d00d      	beq.n	ca9e <_svfiprintf_r+0x6e>
    ca82:	1ba3      	subs	r3, r4, r6
    ca84:	0032      	movs	r2, r6
    ca86:	0039      	movs	r1, r7
    ca88:	9802      	ldr	r0, [sp, #8]
    ca8a:	f7ff ff6f 	bl	c96c <__ssputs_r>
    ca8e:	1c43      	adds	r3, r0, #1
    ca90:	d100      	bne.n	ca94 <_svfiprintf_r+0x64>
    ca92:	e0b5      	b.n	cc00 <_svfiprintf_r+0x1d0>
    ca94:	696a      	ldr	r2, [r5, #20]
    ca96:	9b04      	ldr	r3, [sp, #16]
    ca98:	4694      	mov	ip, r2
    ca9a:	4463      	add	r3, ip
    ca9c:	616b      	str	r3, [r5, #20]
    ca9e:	7823      	ldrb	r3, [r4, #0]
    caa0:	2b00      	cmp	r3, #0
    caa2:	d100      	bne.n	caa6 <_svfiprintf_r+0x76>
    caa4:	e0ac      	b.n	cc00 <_svfiprintf_r+0x1d0>
    caa6:	2201      	movs	r2, #1
    caa8:	2300      	movs	r3, #0
    caaa:	4252      	negs	r2, r2
    caac:	606a      	str	r2, [r5, #4]
    caae:	a902      	add	r1, sp, #8
    cab0:	3254      	adds	r2, #84	; 0x54
    cab2:	1852      	adds	r2, r2, r1
    cab4:	3401      	adds	r4, #1
    cab6:	602b      	str	r3, [r5, #0]
    cab8:	60eb      	str	r3, [r5, #12]
    caba:	60ab      	str	r3, [r5, #8]
    cabc:	7013      	strb	r3, [r2, #0]
    cabe:	65ab      	str	r3, [r5, #88]	; 0x58
    cac0:	4e58      	ldr	r6, [pc, #352]	; (cc24 <_svfiprintf_r+0x1f4>)
    cac2:	2205      	movs	r2, #5
    cac4:	7821      	ldrb	r1, [r4, #0]
    cac6:	0030      	movs	r0, r6
    cac8:	f000 fc74 	bl	d3b4 <memchr>
    cacc:	1c62      	adds	r2, r4, #1
    cace:	2800      	cmp	r0, #0
    cad0:	d120      	bne.n	cb14 <_svfiprintf_r+0xe4>
    cad2:	6829      	ldr	r1, [r5, #0]
    cad4:	06cb      	lsls	r3, r1, #27
    cad6:	d504      	bpl.n	cae2 <_svfiprintf_r+0xb2>
    cad8:	2353      	movs	r3, #83	; 0x53
    cada:	ae02      	add	r6, sp, #8
    cadc:	3020      	adds	r0, #32
    cade:	199b      	adds	r3, r3, r6
    cae0:	7018      	strb	r0, [r3, #0]
    cae2:	070b      	lsls	r3, r1, #28
    cae4:	d504      	bpl.n	caf0 <_svfiprintf_r+0xc0>
    cae6:	2353      	movs	r3, #83	; 0x53
    cae8:	202b      	movs	r0, #43	; 0x2b
    caea:	ae02      	add	r6, sp, #8
    caec:	199b      	adds	r3, r3, r6
    caee:	7018      	strb	r0, [r3, #0]
    caf0:	7823      	ldrb	r3, [r4, #0]
    caf2:	2b2a      	cmp	r3, #42	; 0x2a
    caf4:	d016      	beq.n	cb24 <_svfiprintf_r+0xf4>
    caf6:	2000      	movs	r0, #0
    caf8:	210a      	movs	r1, #10
    cafa:	9b09      	ldr	r3, [sp, #36]	; 0x24
    cafc:	7822      	ldrb	r2, [r4, #0]
    cafe:	3a30      	subs	r2, #48	; 0x30
    cb00:	2a09      	cmp	r2, #9
    cb02:	d955      	bls.n	cbb0 <_svfiprintf_r+0x180>
    cb04:	2800      	cmp	r0, #0
    cb06:	d015      	beq.n	cb34 <_svfiprintf_r+0x104>
    cb08:	9309      	str	r3, [sp, #36]	; 0x24
    cb0a:	e013      	b.n	cb34 <_svfiprintf_r+0x104>
    cb0c:	2b25      	cmp	r3, #37	; 0x25
    cb0e:	d0b5      	beq.n	ca7c <_svfiprintf_r+0x4c>
    cb10:	3401      	adds	r4, #1
    cb12:	e7b0      	b.n	ca76 <_svfiprintf_r+0x46>
    cb14:	2301      	movs	r3, #1
    cb16:	1b80      	subs	r0, r0, r6
    cb18:	4083      	lsls	r3, r0
    cb1a:	6829      	ldr	r1, [r5, #0]
    cb1c:	0014      	movs	r4, r2
    cb1e:	430b      	orrs	r3, r1
    cb20:	602b      	str	r3, [r5, #0]
    cb22:	e7cd      	b.n	cac0 <_svfiprintf_r+0x90>
    cb24:	9b05      	ldr	r3, [sp, #20]
    cb26:	1d18      	adds	r0, r3, #4
    cb28:	681b      	ldr	r3, [r3, #0]
    cb2a:	9005      	str	r0, [sp, #20]
    cb2c:	2b00      	cmp	r3, #0
    cb2e:	db39      	blt.n	cba4 <_svfiprintf_r+0x174>
    cb30:	9309      	str	r3, [sp, #36]	; 0x24
    cb32:	0014      	movs	r4, r2
    cb34:	7823      	ldrb	r3, [r4, #0]
    cb36:	2b2e      	cmp	r3, #46	; 0x2e
    cb38:	d10b      	bne.n	cb52 <_svfiprintf_r+0x122>
    cb3a:	7863      	ldrb	r3, [r4, #1]
    cb3c:	1c62      	adds	r2, r4, #1
    cb3e:	2b2a      	cmp	r3, #42	; 0x2a
    cb40:	d13e      	bne.n	cbc0 <_svfiprintf_r+0x190>
    cb42:	9b05      	ldr	r3, [sp, #20]
    cb44:	3402      	adds	r4, #2
    cb46:	1d1a      	adds	r2, r3, #4
    cb48:	681b      	ldr	r3, [r3, #0]
    cb4a:	9205      	str	r2, [sp, #20]
    cb4c:	2b00      	cmp	r3, #0
    cb4e:	db34      	blt.n	cbba <_svfiprintf_r+0x18a>
    cb50:	9307      	str	r3, [sp, #28]
    cb52:	4e35      	ldr	r6, [pc, #212]	; (cc28 <_svfiprintf_r+0x1f8>)
    cb54:	7821      	ldrb	r1, [r4, #0]
    cb56:	2203      	movs	r2, #3
    cb58:	0030      	movs	r0, r6
    cb5a:	f000 fc2b 	bl	d3b4 <memchr>
    cb5e:	2800      	cmp	r0, #0
    cb60:	d006      	beq.n	cb70 <_svfiprintf_r+0x140>
    cb62:	2340      	movs	r3, #64	; 0x40
    cb64:	1b80      	subs	r0, r0, r6
    cb66:	4083      	lsls	r3, r0
    cb68:	682a      	ldr	r2, [r5, #0]
    cb6a:	3401      	adds	r4, #1
    cb6c:	4313      	orrs	r3, r2
    cb6e:	602b      	str	r3, [r5, #0]
    cb70:	7821      	ldrb	r1, [r4, #0]
    cb72:	2206      	movs	r2, #6
    cb74:	482d      	ldr	r0, [pc, #180]	; (cc2c <_svfiprintf_r+0x1fc>)
    cb76:	1c66      	adds	r6, r4, #1
    cb78:	7629      	strb	r1, [r5, #24]
    cb7a:	f000 fc1b 	bl	d3b4 <memchr>
    cb7e:	2800      	cmp	r0, #0
    cb80:	d046      	beq.n	cc10 <_svfiprintf_r+0x1e0>
    cb82:	4b2b      	ldr	r3, [pc, #172]	; (cc30 <_svfiprintf_r+0x200>)
    cb84:	2b00      	cmp	r3, #0
    cb86:	d12f      	bne.n	cbe8 <_svfiprintf_r+0x1b8>
    cb88:	6829      	ldr	r1, [r5, #0]
    cb8a:	9b05      	ldr	r3, [sp, #20]
    cb8c:	2207      	movs	r2, #7
    cb8e:	05c9      	lsls	r1, r1, #23
    cb90:	d528      	bpl.n	cbe4 <_svfiprintf_r+0x1b4>
    cb92:	189b      	adds	r3, r3, r2
    cb94:	4393      	bics	r3, r2
    cb96:	3308      	adds	r3, #8
    cb98:	9305      	str	r3, [sp, #20]
    cb9a:	696b      	ldr	r3, [r5, #20]
    cb9c:	9a03      	ldr	r2, [sp, #12]
    cb9e:	189b      	adds	r3, r3, r2
    cba0:	616b      	str	r3, [r5, #20]
    cba2:	e767      	b.n	ca74 <_svfiprintf_r+0x44>
    cba4:	425b      	negs	r3, r3
    cba6:	60eb      	str	r3, [r5, #12]
    cba8:	2302      	movs	r3, #2
    cbaa:	430b      	orrs	r3, r1
    cbac:	602b      	str	r3, [r5, #0]
    cbae:	e7c0      	b.n	cb32 <_svfiprintf_r+0x102>
    cbb0:	434b      	muls	r3, r1
    cbb2:	3401      	adds	r4, #1
    cbb4:	189b      	adds	r3, r3, r2
    cbb6:	2001      	movs	r0, #1
    cbb8:	e7a0      	b.n	cafc <_svfiprintf_r+0xcc>
    cbba:	2301      	movs	r3, #1
    cbbc:	425b      	negs	r3, r3
    cbbe:	e7c7      	b.n	cb50 <_svfiprintf_r+0x120>
    cbc0:	2300      	movs	r3, #0
    cbc2:	0014      	movs	r4, r2
    cbc4:	200a      	movs	r0, #10
    cbc6:	001a      	movs	r2, r3
    cbc8:	606b      	str	r3, [r5, #4]
    cbca:	7821      	ldrb	r1, [r4, #0]
    cbcc:	3930      	subs	r1, #48	; 0x30
    cbce:	2909      	cmp	r1, #9
    cbd0:	d903      	bls.n	cbda <_svfiprintf_r+0x1aa>
    cbd2:	2b00      	cmp	r3, #0
    cbd4:	d0bd      	beq.n	cb52 <_svfiprintf_r+0x122>
    cbd6:	9207      	str	r2, [sp, #28]
    cbd8:	e7bb      	b.n	cb52 <_svfiprintf_r+0x122>
    cbda:	4342      	muls	r2, r0
    cbdc:	3401      	adds	r4, #1
    cbde:	1852      	adds	r2, r2, r1
    cbe0:	2301      	movs	r3, #1
    cbe2:	e7f2      	b.n	cbca <_svfiprintf_r+0x19a>
    cbe4:	3307      	adds	r3, #7
    cbe6:	e7d5      	b.n	cb94 <_svfiprintf_r+0x164>
    cbe8:	ab05      	add	r3, sp, #20
    cbea:	9300      	str	r3, [sp, #0]
    cbec:	003a      	movs	r2, r7
    cbee:	4b11      	ldr	r3, [pc, #68]	; (cc34 <_svfiprintf_r+0x204>)
    cbf0:	0029      	movs	r1, r5
    cbf2:	9802      	ldr	r0, [sp, #8]
    cbf4:	e000      	b.n	cbf8 <_svfiprintf_r+0x1c8>
    cbf6:	bf00      	nop
    cbf8:	9003      	str	r0, [sp, #12]
    cbfa:	9b03      	ldr	r3, [sp, #12]
    cbfc:	3301      	adds	r3, #1
    cbfe:	d1cc      	bne.n	cb9a <_svfiprintf_r+0x16a>
    cc00:	89bb      	ldrh	r3, [r7, #12]
    cc02:	980b      	ldr	r0, [sp, #44]	; 0x2c
    cc04:	065b      	lsls	r3, r3, #25
    cc06:	d400      	bmi.n	cc0a <_svfiprintf_r+0x1da>
    cc08:	e729      	b.n	ca5e <_svfiprintf_r+0x2e>
    cc0a:	2001      	movs	r0, #1
    cc0c:	4240      	negs	r0, r0
    cc0e:	e726      	b.n	ca5e <_svfiprintf_r+0x2e>
    cc10:	ab05      	add	r3, sp, #20
    cc12:	9300      	str	r3, [sp, #0]
    cc14:	003a      	movs	r2, r7
    cc16:	4b07      	ldr	r3, [pc, #28]	; (cc34 <_svfiprintf_r+0x204>)
    cc18:	0029      	movs	r1, r5
    cc1a:	9802      	ldr	r0, [sp, #8]
    cc1c:	f000 f9be 	bl	cf9c <_printf_i>
    cc20:	e7ea      	b.n	cbf8 <_svfiprintf_r+0x1c8>
    cc22:	46c0      	nop			; (mov r8, r8)
    cc24:	0000e00c 	.word	0x0000e00c
    cc28:	0000e012 	.word	0x0000e012
    cc2c:	0000e016 	.word	0x0000e016
    cc30:	00000000 	.word	0x00000000
    cc34:	0000c96d 	.word	0x0000c96d

0000cc38 <__sfputc_r>:
    cc38:	6893      	ldr	r3, [r2, #8]
    cc3a:	b510      	push	{r4, lr}
    cc3c:	3b01      	subs	r3, #1
    cc3e:	6093      	str	r3, [r2, #8]
    cc40:	2b00      	cmp	r3, #0
    cc42:	da05      	bge.n	cc50 <__sfputc_r+0x18>
    cc44:	6994      	ldr	r4, [r2, #24]
    cc46:	42a3      	cmp	r3, r4
    cc48:	db08      	blt.n	cc5c <__sfputc_r+0x24>
    cc4a:	b2cb      	uxtb	r3, r1
    cc4c:	2b0a      	cmp	r3, #10
    cc4e:	d005      	beq.n	cc5c <__sfputc_r+0x24>
    cc50:	6813      	ldr	r3, [r2, #0]
    cc52:	1c58      	adds	r0, r3, #1
    cc54:	6010      	str	r0, [r2, #0]
    cc56:	7019      	strb	r1, [r3, #0]
    cc58:	b2c8      	uxtb	r0, r1
    cc5a:	bd10      	pop	{r4, pc}
    cc5c:	f7ff fb0e 	bl	c27c <__swbuf_r>
    cc60:	e7fb      	b.n	cc5a <__sfputc_r+0x22>

0000cc62 <__sfputs_r>:
    cc62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    cc64:	0006      	movs	r6, r0
    cc66:	000f      	movs	r7, r1
    cc68:	0014      	movs	r4, r2
    cc6a:	18d5      	adds	r5, r2, r3
    cc6c:	42ac      	cmp	r4, r5
    cc6e:	d101      	bne.n	cc74 <__sfputs_r+0x12>
    cc70:	2000      	movs	r0, #0
    cc72:	e007      	b.n	cc84 <__sfputs_r+0x22>
    cc74:	7821      	ldrb	r1, [r4, #0]
    cc76:	003a      	movs	r2, r7
    cc78:	0030      	movs	r0, r6
    cc7a:	f7ff ffdd 	bl	cc38 <__sfputc_r>
    cc7e:	3401      	adds	r4, #1
    cc80:	1c43      	adds	r3, r0, #1
    cc82:	d1f3      	bne.n	cc6c <__sfputs_r+0xa>
    cc84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0000cc88 <_vfiprintf_r>:
    cc88:	b5f0      	push	{r4, r5, r6, r7, lr}
    cc8a:	b09f      	sub	sp, #124	; 0x7c
    cc8c:	0006      	movs	r6, r0
    cc8e:	000f      	movs	r7, r1
    cc90:	0014      	movs	r4, r2
    cc92:	9305      	str	r3, [sp, #20]
    cc94:	2800      	cmp	r0, #0
    cc96:	d004      	beq.n	cca2 <_vfiprintf_r+0x1a>
    cc98:	6983      	ldr	r3, [r0, #24]
    cc9a:	2b00      	cmp	r3, #0
    cc9c:	d101      	bne.n	cca2 <_vfiprintf_r+0x1a>
    cc9e:	f7ff fcb1 	bl	c604 <__sinit>
    cca2:	4b7f      	ldr	r3, [pc, #508]	; (cea0 <_vfiprintf_r+0x218>)
    cca4:	429f      	cmp	r7, r3
    cca6:	d15c      	bne.n	cd62 <_vfiprintf_r+0xda>
    cca8:	6877      	ldr	r7, [r6, #4]
    ccaa:	89bb      	ldrh	r3, [r7, #12]
    ccac:	071b      	lsls	r3, r3, #28
    ccae:	d562      	bpl.n	cd76 <_vfiprintf_r+0xee>
    ccb0:	693b      	ldr	r3, [r7, #16]
    ccb2:	2b00      	cmp	r3, #0
    ccb4:	d05f      	beq.n	cd76 <_vfiprintf_r+0xee>
    ccb6:	2300      	movs	r3, #0
    ccb8:	ad06      	add	r5, sp, #24
    ccba:	616b      	str	r3, [r5, #20]
    ccbc:	3320      	adds	r3, #32
    ccbe:	766b      	strb	r3, [r5, #25]
    ccc0:	3310      	adds	r3, #16
    ccc2:	76ab      	strb	r3, [r5, #26]
    ccc4:	9402      	str	r4, [sp, #8]
    ccc6:	9c02      	ldr	r4, [sp, #8]
    ccc8:	7823      	ldrb	r3, [r4, #0]
    ccca:	2b00      	cmp	r3, #0
    cccc:	d15d      	bne.n	cd8a <_vfiprintf_r+0x102>
    ccce:	9b02      	ldr	r3, [sp, #8]
    ccd0:	1ae3      	subs	r3, r4, r3
    ccd2:	9304      	str	r3, [sp, #16]
    ccd4:	d00d      	beq.n	ccf2 <_vfiprintf_r+0x6a>
    ccd6:	9b04      	ldr	r3, [sp, #16]
    ccd8:	9a02      	ldr	r2, [sp, #8]
    ccda:	0039      	movs	r1, r7
    ccdc:	0030      	movs	r0, r6
    ccde:	f7ff ffc0 	bl	cc62 <__sfputs_r>
    cce2:	1c43      	adds	r3, r0, #1
    cce4:	d100      	bne.n	cce8 <_vfiprintf_r+0x60>
    cce6:	e0cc      	b.n	ce82 <_vfiprintf_r+0x1fa>
    cce8:	696a      	ldr	r2, [r5, #20]
    ccea:	9b04      	ldr	r3, [sp, #16]
    ccec:	4694      	mov	ip, r2
    ccee:	4463      	add	r3, ip
    ccf0:	616b      	str	r3, [r5, #20]
    ccf2:	7823      	ldrb	r3, [r4, #0]
    ccf4:	2b00      	cmp	r3, #0
    ccf6:	d100      	bne.n	ccfa <_vfiprintf_r+0x72>
    ccf8:	e0c3      	b.n	ce82 <_vfiprintf_r+0x1fa>
    ccfa:	2201      	movs	r2, #1
    ccfc:	2300      	movs	r3, #0
    ccfe:	4252      	negs	r2, r2
    cd00:	606a      	str	r2, [r5, #4]
    cd02:	a902      	add	r1, sp, #8
    cd04:	3254      	adds	r2, #84	; 0x54
    cd06:	1852      	adds	r2, r2, r1
    cd08:	3401      	adds	r4, #1
    cd0a:	602b      	str	r3, [r5, #0]
    cd0c:	60eb      	str	r3, [r5, #12]
    cd0e:	60ab      	str	r3, [r5, #8]
    cd10:	7013      	strb	r3, [r2, #0]
    cd12:	65ab      	str	r3, [r5, #88]	; 0x58
    cd14:	7821      	ldrb	r1, [r4, #0]
    cd16:	2205      	movs	r2, #5
    cd18:	4862      	ldr	r0, [pc, #392]	; (cea4 <_vfiprintf_r+0x21c>)
    cd1a:	f000 fb4b 	bl	d3b4 <memchr>
    cd1e:	1c63      	adds	r3, r4, #1
    cd20:	469c      	mov	ip, r3
    cd22:	2800      	cmp	r0, #0
    cd24:	d135      	bne.n	cd92 <_vfiprintf_r+0x10a>
    cd26:	6829      	ldr	r1, [r5, #0]
    cd28:	06cb      	lsls	r3, r1, #27
    cd2a:	d504      	bpl.n	cd36 <_vfiprintf_r+0xae>
    cd2c:	2353      	movs	r3, #83	; 0x53
    cd2e:	aa02      	add	r2, sp, #8
    cd30:	3020      	adds	r0, #32
    cd32:	189b      	adds	r3, r3, r2
    cd34:	7018      	strb	r0, [r3, #0]
    cd36:	070b      	lsls	r3, r1, #28
    cd38:	d504      	bpl.n	cd44 <_vfiprintf_r+0xbc>
    cd3a:	2353      	movs	r3, #83	; 0x53
    cd3c:	202b      	movs	r0, #43	; 0x2b
    cd3e:	aa02      	add	r2, sp, #8
    cd40:	189b      	adds	r3, r3, r2
    cd42:	7018      	strb	r0, [r3, #0]
    cd44:	7823      	ldrb	r3, [r4, #0]
    cd46:	2b2a      	cmp	r3, #42	; 0x2a
    cd48:	d02c      	beq.n	cda4 <_vfiprintf_r+0x11c>
    cd4a:	2000      	movs	r0, #0
    cd4c:	210a      	movs	r1, #10
    cd4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    cd50:	7822      	ldrb	r2, [r4, #0]
    cd52:	3a30      	subs	r2, #48	; 0x30
    cd54:	2a09      	cmp	r2, #9
    cd56:	d800      	bhi.n	cd5a <_vfiprintf_r+0xd2>
    cd58:	e06b      	b.n	ce32 <_vfiprintf_r+0x1aa>
    cd5a:	2800      	cmp	r0, #0
    cd5c:	d02a      	beq.n	cdb4 <_vfiprintf_r+0x12c>
    cd5e:	9309      	str	r3, [sp, #36]	; 0x24
    cd60:	e028      	b.n	cdb4 <_vfiprintf_r+0x12c>
    cd62:	4b51      	ldr	r3, [pc, #324]	; (cea8 <_vfiprintf_r+0x220>)
    cd64:	429f      	cmp	r7, r3
    cd66:	d101      	bne.n	cd6c <_vfiprintf_r+0xe4>
    cd68:	68b7      	ldr	r7, [r6, #8]
    cd6a:	e79e      	b.n	ccaa <_vfiprintf_r+0x22>
    cd6c:	4b4f      	ldr	r3, [pc, #316]	; (ceac <_vfiprintf_r+0x224>)
    cd6e:	429f      	cmp	r7, r3
    cd70:	d19b      	bne.n	ccaa <_vfiprintf_r+0x22>
    cd72:	68f7      	ldr	r7, [r6, #12]
    cd74:	e799      	b.n	ccaa <_vfiprintf_r+0x22>
    cd76:	0039      	movs	r1, r7
    cd78:	0030      	movs	r0, r6
    cd7a:	f7ff fad5 	bl	c328 <__swsetup_r>
    cd7e:	2800      	cmp	r0, #0
    cd80:	d099      	beq.n	ccb6 <_vfiprintf_r+0x2e>
    cd82:	2001      	movs	r0, #1
    cd84:	4240      	negs	r0, r0
    cd86:	b01f      	add	sp, #124	; 0x7c
    cd88:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cd8a:	2b25      	cmp	r3, #37	; 0x25
    cd8c:	d09f      	beq.n	ccce <_vfiprintf_r+0x46>
    cd8e:	3401      	adds	r4, #1
    cd90:	e79a      	b.n	ccc8 <_vfiprintf_r+0x40>
    cd92:	4b44      	ldr	r3, [pc, #272]	; (cea4 <_vfiprintf_r+0x21c>)
    cd94:	6829      	ldr	r1, [r5, #0]
    cd96:	1ac0      	subs	r0, r0, r3
    cd98:	2301      	movs	r3, #1
    cd9a:	4083      	lsls	r3, r0
    cd9c:	430b      	orrs	r3, r1
    cd9e:	602b      	str	r3, [r5, #0]
    cda0:	4664      	mov	r4, ip
    cda2:	e7b7      	b.n	cd14 <_vfiprintf_r+0x8c>
    cda4:	9b05      	ldr	r3, [sp, #20]
    cda6:	1d18      	adds	r0, r3, #4
    cda8:	681b      	ldr	r3, [r3, #0]
    cdaa:	9005      	str	r0, [sp, #20]
    cdac:	2b00      	cmp	r3, #0
    cdae:	db3a      	blt.n	ce26 <_vfiprintf_r+0x19e>
    cdb0:	9309      	str	r3, [sp, #36]	; 0x24
    cdb2:	4664      	mov	r4, ip
    cdb4:	7823      	ldrb	r3, [r4, #0]
    cdb6:	2b2e      	cmp	r3, #46	; 0x2e
    cdb8:	d10b      	bne.n	cdd2 <_vfiprintf_r+0x14a>
    cdba:	7863      	ldrb	r3, [r4, #1]
    cdbc:	1c62      	adds	r2, r4, #1
    cdbe:	2b2a      	cmp	r3, #42	; 0x2a
    cdc0:	d13f      	bne.n	ce42 <_vfiprintf_r+0x1ba>
    cdc2:	9b05      	ldr	r3, [sp, #20]
    cdc4:	3402      	adds	r4, #2
    cdc6:	1d1a      	adds	r2, r3, #4
    cdc8:	681b      	ldr	r3, [r3, #0]
    cdca:	9205      	str	r2, [sp, #20]
    cdcc:	2b00      	cmp	r3, #0
    cdce:	db35      	blt.n	ce3c <_vfiprintf_r+0x1b4>
    cdd0:	9307      	str	r3, [sp, #28]
    cdd2:	7821      	ldrb	r1, [r4, #0]
    cdd4:	2203      	movs	r2, #3
    cdd6:	4836      	ldr	r0, [pc, #216]	; (ceb0 <_vfiprintf_r+0x228>)
    cdd8:	f000 faec 	bl	d3b4 <memchr>
    cddc:	2800      	cmp	r0, #0
    cdde:	d007      	beq.n	cdf0 <_vfiprintf_r+0x168>
    cde0:	4b33      	ldr	r3, [pc, #204]	; (ceb0 <_vfiprintf_r+0x228>)
    cde2:	682a      	ldr	r2, [r5, #0]
    cde4:	1ac0      	subs	r0, r0, r3
    cde6:	2340      	movs	r3, #64	; 0x40
    cde8:	4083      	lsls	r3, r0
    cdea:	4313      	orrs	r3, r2
    cdec:	602b      	str	r3, [r5, #0]
    cdee:	3401      	adds	r4, #1
    cdf0:	7821      	ldrb	r1, [r4, #0]
    cdf2:	1c63      	adds	r3, r4, #1
    cdf4:	2206      	movs	r2, #6
    cdf6:	482f      	ldr	r0, [pc, #188]	; (ceb4 <_vfiprintf_r+0x22c>)
    cdf8:	9302      	str	r3, [sp, #8]
    cdfa:	7629      	strb	r1, [r5, #24]
    cdfc:	f000 fada 	bl	d3b4 <memchr>
    ce00:	2800      	cmp	r0, #0
    ce02:	d044      	beq.n	ce8e <_vfiprintf_r+0x206>
    ce04:	4b2c      	ldr	r3, [pc, #176]	; (ceb8 <_vfiprintf_r+0x230>)
    ce06:	2b00      	cmp	r3, #0
    ce08:	d12f      	bne.n	ce6a <_vfiprintf_r+0x1e2>
    ce0a:	6829      	ldr	r1, [r5, #0]
    ce0c:	9b05      	ldr	r3, [sp, #20]
    ce0e:	2207      	movs	r2, #7
    ce10:	05c9      	lsls	r1, r1, #23
    ce12:	d528      	bpl.n	ce66 <_vfiprintf_r+0x1de>
    ce14:	189b      	adds	r3, r3, r2
    ce16:	4393      	bics	r3, r2
    ce18:	3308      	adds	r3, #8
    ce1a:	9305      	str	r3, [sp, #20]
    ce1c:	696b      	ldr	r3, [r5, #20]
    ce1e:	9a03      	ldr	r2, [sp, #12]
    ce20:	189b      	adds	r3, r3, r2
    ce22:	616b      	str	r3, [r5, #20]
    ce24:	e74f      	b.n	ccc6 <_vfiprintf_r+0x3e>
    ce26:	425b      	negs	r3, r3
    ce28:	60eb      	str	r3, [r5, #12]
    ce2a:	2302      	movs	r3, #2
    ce2c:	430b      	orrs	r3, r1
    ce2e:	602b      	str	r3, [r5, #0]
    ce30:	e7bf      	b.n	cdb2 <_vfiprintf_r+0x12a>
    ce32:	434b      	muls	r3, r1
    ce34:	3401      	adds	r4, #1
    ce36:	189b      	adds	r3, r3, r2
    ce38:	2001      	movs	r0, #1
    ce3a:	e789      	b.n	cd50 <_vfiprintf_r+0xc8>
    ce3c:	2301      	movs	r3, #1
    ce3e:	425b      	negs	r3, r3
    ce40:	e7c6      	b.n	cdd0 <_vfiprintf_r+0x148>
    ce42:	2300      	movs	r3, #0
    ce44:	0014      	movs	r4, r2
    ce46:	200a      	movs	r0, #10
    ce48:	001a      	movs	r2, r3
    ce4a:	606b      	str	r3, [r5, #4]
    ce4c:	7821      	ldrb	r1, [r4, #0]
    ce4e:	3930      	subs	r1, #48	; 0x30
    ce50:	2909      	cmp	r1, #9
    ce52:	d903      	bls.n	ce5c <_vfiprintf_r+0x1d4>
    ce54:	2b00      	cmp	r3, #0
    ce56:	d0bc      	beq.n	cdd2 <_vfiprintf_r+0x14a>
    ce58:	9207      	str	r2, [sp, #28]
    ce5a:	e7ba      	b.n	cdd2 <_vfiprintf_r+0x14a>
    ce5c:	4342      	muls	r2, r0
    ce5e:	3401      	adds	r4, #1
    ce60:	1852      	adds	r2, r2, r1
    ce62:	2301      	movs	r3, #1
    ce64:	e7f2      	b.n	ce4c <_vfiprintf_r+0x1c4>
    ce66:	3307      	adds	r3, #7
    ce68:	e7d5      	b.n	ce16 <_vfiprintf_r+0x18e>
    ce6a:	ab05      	add	r3, sp, #20
    ce6c:	9300      	str	r3, [sp, #0]
    ce6e:	003a      	movs	r2, r7
    ce70:	4b12      	ldr	r3, [pc, #72]	; (cebc <_vfiprintf_r+0x234>)
    ce72:	0029      	movs	r1, r5
    ce74:	0030      	movs	r0, r6
    ce76:	e000      	b.n	ce7a <_vfiprintf_r+0x1f2>
    ce78:	bf00      	nop
    ce7a:	9003      	str	r0, [sp, #12]
    ce7c:	9b03      	ldr	r3, [sp, #12]
    ce7e:	3301      	adds	r3, #1
    ce80:	d1cc      	bne.n	ce1c <_vfiprintf_r+0x194>
    ce82:	89bb      	ldrh	r3, [r7, #12]
    ce84:	065b      	lsls	r3, r3, #25
    ce86:	d500      	bpl.n	ce8a <_vfiprintf_r+0x202>
    ce88:	e77b      	b.n	cd82 <_vfiprintf_r+0xfa>
    ce8a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    ce8c:	e77b      	b.n	cd86 <_vfiprintf_r+0xfe>
    ce8e:	ab05      	add	r3, sp, #20
    ce90:	9300      	str	r3, [sp, #0]
    ce92:	003a      	movs	r2, r7
    ce94:	4b09      	ldr	r3, [pc, #36]	; (cebc <_vfiprintf_r+0x234>)
    ce96:	0029      	movs	r1, r5
    ce98:	0030      	movs	r0, r6
    ce9a:	f000 f87f 	bl	cf9c <_printf_i>
    ce9e:	e7ec      	b.n	ce7a <_vfiprintf_r+0x1f2>
    cea0:	0000dfcc 	.word	0x0000dfcc
    cea4:	0000e00c 	.word	0x0000e00c
    cea8:	0000dfec 	.word	0x0000dfec
    ceac:	0000dfac 	.word	0x0000dfac
    ceb0:	0000e012 	.word	0x0000e012
    ceb4:	0000e016 	.word	0x0000e016
    ceb8:	00000000 	.word	0x00000000
    cebc:	0000cc63 	.word	0x0000cc63

0000cec0 <_printf_common>:
    cec0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    cec2:	0015      	movs	r5, r2
    cec4:	9301      	str	r3, [sp, #4]
    cec6:	688a      	ldr	r2, [r1, #8]
    cec8:	690b      	ldr	r3, [r1, #16]
    ceca:	9000      	str	r0, [sp, #0]
    cecc:	000c      	movs	r4, r1
    cece:	4293      	cmp	r3, r2
    ced0:	da00      	bge.n	ced4 <_printf_common+0x14>
    ced2:	0013      	movs	r3, r2
    ced4:	0022      	movs	r2, r4
    ced6:	602b      	str	r3, [r5, #0]
    ced8:	3243      	adds	r2, #67	; 0x43
    ceda:	7812      	ldrb	r2, [r2, #0]
    cedc:	2a00      	cmp	r2, #0
    cede:	d001      	beq.n	cee4 <_printf_common+0x24>
    cee0:	3301      	adds	r3, #1
    cee2:	602b      	str	r3, [r5, #0]
    cee4:	6823      	ldr	r3, [r4, #0]
    cee6:	069b      	lsls	r3, r3, #26
    cee8:	d502      	bpl.n	cef0 <_printf_common+0x30>
    ceea:	682b      	ldr	r3, [r5, #0]
    ceec:	3302      	adds	r3, #2
    ceee:	602b      	str	r3, [r5, #0]
    cef0:	2706      	movs	r7, #6
    cef2:	6823      	ldr	r3, [r4, #0]
    cef4:	401f      	ands	r7, r3
    cef6:	d027      	beq.n	cf48 <_printf_common+0x88>
    cef8:	0023      	movs	r3, r4
    cefa:	3343      	adds	r3, #67	; 0x43
    cefc:	781b      	ldrb	r3, [r3, #0]
    cefe:	1e5a      	subs	r2, r3, #1
    cf00:	4193      	sbcs	r3, r2
    cf02:	6822      	ldr	r2, [r4, #0]
    cf04:	0692      	lsls	r2, r2, #26
    cf06:	d430      	bmi.n	cf6a <_printf_common+0xaa>
    cf08:	0022      	movs	r2, r4
    cf0a:	9901      	ldr	r1, [sp, #4]
    cf0c:	3243      	adds	r2, #67	; 0x43
    cf0e:	9800      	ldr	r0, [sp, #0]
    cf10:	9e08      	ldr	r6, [sp, #32]
    cf12:	47b0      	blx	r6
    cf14:	1c43      	adds	r3, r0, #1
    cf16:	d025      	beq.n	cf64 <_printf_common+0xa4>
    cf18:	2306      	movs	r3, #6
    cf1a:	6820      	ldr	r0, [r4, #0]
    cf1c:	682a      	ldr	r2, [r5, #0]
    cf1e:	68e1      	ldr	r1, [r4, #12]
    cf20:	4003      	ands	r3, r0
    cf22:	2500      	movs	r5, #0
    cf24:	2b04      	cmp	r3, #4
    cf26:	d103      	bne.n	cf30 <_printf_common+0x70>
    cf28:	1a8d      	subs	r5, r1, r2
    cf2a:	43eb      	mvns	r3, r5
    cf2c:	17db      	asrs	r3, r3, #31
    cf2e:	401d      	ands	r5, r3
    cf30:	68a3      	ldr	r3, [r4, #8]
    cf32:	6922      	ldr	r2, [r4, #16]
    cf34:	4293      	cmp	r3, r2
    cf36:	dd01      	ble.n	cf3c <_printf_common+0x7c>
    cf38:	1a9b      	subs	r3, r3, r2
    cf3a:	18ed      	adds	r5, r5, r3
    cf3c:	2700      	movs	r7, #0
    cf3e:	42bd      	cmp	r5, r7
    cf40:	d120      	bne.n	cf84 <_printf_common+0xc4>
    cf42:	2000      	movs	r0, #0
    cf44:	e010      	b.n	cf68 <_printf_common+0xa8>
    cf46:	3701      	adds	r7, #1
    cf48:	68e3      	ldr	r3, [r4, #12]
    cf4a:	682a      	ldr	r2, [r5, #0]
    cf4c:	1a9b      	subs	r3, r3, r2
    cf4e:	429f      	cmp	r7, r3
    cf50:	dad2      	bge.n	cef8 <_printf_common+0x38>
    cf52:	0022      	movs	r2, r4
    cf54:	2301      	movs	r3, #1
    cf56:	3219      	adds	r2, #25
    cf58:	9901      	ldr	r1, [sp, #4]
    cf5a:	9800      	ldr	r0, [sp, #0]
    cf5c:	9e08      	ldr	r6, [sp, #32]
    cf5e:	47b0      	blx	r6
    cf60:	1c43      	adds	r3, r0, #1
    cf62:	d1f0      	bne.n	cf46 <_printf_common+0x86>
    cf64:	2001      	movs	r0, #1
    cf66:	4240      	negs	r0, r0
    cf68:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    cf6a:	2030      	movs	r0, #48	; 0x30
    cf6c:	18e1      	adds	r1, r4, r3
    cf6e:	3143      	adds	r1, #67	; 0x43
    cf70:	7008      	strb	r0, [r1, #0]
    cf72:	0021      	movs	r1, r4
    cf74:	1c5a      	adds	r2, r3, #1
    cf76:	3145      	adds	r1, #69	; 0x45
    cf78:	7809      	ldrb	r1, [r1, #0]
    cf7a:	18a2      	adds	r2, r4, r2
    cf7c:	3243      	adds	r2, #67	; 0x43
    cf7e:	3302      	adds	r3, #2
    cf80:	7011      	strb	r1, [r2, #0]
    cf82:	e7c1      	b.n	cf08 <_printf_common+0x48>
    cf84:	0022      	movs	r2, r4
    cf86:	2301      	movs	r3, #1
    cf88:	321a      	adds	r2, #26
    cf8a:	9901      	ldr	r1, [sp, #4]
    cf8c:	9800      	ldr	r0, [sp, #0]
    cf8e:	9e08      	ldr	r6, [sp, #32]
    cf90:	47b0      	blx	r6
    cf92:	1c43      	adds	r3, r0, #1
    cf94:	d0e6      	beq.n	cf64 <_printf_common+0xa4>
    cf96:	3701      	adds	r7, #1
    cf98:	e7d1      	b.n	cf3e <_printf_common+0x7e>
	...

0000cf9c <_printf_i>:
    cf9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    cf9e:	b08b      	sub	sp, #44	; 0x2c
    cfa0:	9206      	str	r2, [sp, #24]
    cfa2:	000a      	movs	r2, r1
    cfa4:	3243      	adds	r2, #67	; 0x43
    cfa6:	9307      	str	r3, [sp, #28]
    cfa8:	9005      	str	r0, [sp, #20]
    cfaa:	9204      	str	r2, [sp, #16]
    cfac:	7e0a      	ldrb	r2, [r1, #24]
    cfae:	000c      	movs	r4, r1
    cfb0:	9b10      	ldr	r3, [sp, #64]	; 0x40
    cfb2:	2a6e      	cmp	r2, #110	; 0x6e
    cfb4:	d100      	bne.n	cfb8 <_printf_i+0x1c>
    cfb6:	e08f      	b.n	d0d8 <_printf_i+0x13c>
    cfb8:	d817      	bhi.n	cfea <_printf_i+0x4e>
    cfba:	2a63      	cmp	r2, #99	; 0x63
    cfbc:	d02c      	beq.n	d018 <_printf_i+0x7c>
    cfbe:	d808      	bhi.n	cfd2 <_printf_i+0x36>
    cfc0:	2a00      	cmp	r2, #0
    cfc2:	d100      	bne.n	cfc6 <_printf_i+0x2a>
    cfc4:	e099      	b.n	d0fa <_printf_i+0x15e>
    cfc6:	2a58      	cmp	r2, #88	; 0x58
    cfc8:	d054      	beq.n	d074 <_printf_i+0xd8>
    cfca:	0026      	movs	r6, r4
    cfcc:	3642      	adds	r6, #66	; 0x42
    cfce:	7032      	strb	r2, [r6, #0]
    cfd0:	e029      	b.n	d026 <_printf_i+0x8a>
    cfd2:	2a64      	cmp	r2, #100	; 0x64
    cfd4:	d001      	beq.n	cfda <_printf_i+0x3e>
    cfd6:	2a69      	cmp	r2, #105	; 0x69
    cfd8:	d1f7      	bne.n	cfca <_printf_i+0x2e>
    cfda:	6821      	ldr	r1, [r4, #0]
    cfdc:	681a      	ldr	r2, [r3, #0]
    cfde:	0608      	lsls	r0, r1, #24
    cfe0:	d523      	bpl.n	d02a <_printf_i+0x8e>
    cfe2:	1d11      	adds	r1, r2, #4
    cfe4:	6019      	str	r1, [r3, #0]
    cfe6:	6815      	ldr	r5, [r2, #0]
    cfe8:	e025      	b.n	d036 <_printf_i+0x9a>
    cfea:	2a73      	cmp	r2, #115	; 0x73
    cfec:	d100      	bne.n	cff0 <_printf_i+0x54>
    cfee:	e088      	b.n	d102 <_printf_i+0x166>
    cff0:	d808      	bhi.n	d004 <_printf_i+0x68>
    cff2:	2a6f      	cmp	r2, #111	; 0x6f
    cff4:	d029      	beq.n	d04a <_printf_i+0xae>
    cff6:	2a70      	cmp	r2, #112	; 0x70
    cff8:	d1e7      	bne.n	cfca <_printf_i+0x2e>
    cffa:	2220      	movs	r2, #32
    cffc:	6809      	ldr	r1, [r1, #0]
    cffe:	430a      	orrs	r2, r1
    d000:	6022      	str	r2, [r4, #0]
    d002:	e003      	b.n	d00c <_printf_i+0x70>
    d004:	2a75      	cmp	r2, #117	; 0x75
    d006:	d020      	beq.n	d04a <_printf_i+0xae>
    d008:	2a78      	cmp	r2, #120	; 0x78
    d00a:	d1de      	bne.n	cfca <_printf_i+0x2e>
    d00c:	0022      	movs	r2, r4
    d00e:	2178      	movs	r1, #120	; 0x78
    d010:	3245      	adds	r2, #69	; 0x45
    d012:	7011      	strb	r1, [r2, #0]
    d014:	4a6c      	ldr	r2, [pc, #432]	; (d1c8 <_printf_i+0x22c>)
    d016:	e030      	b.n	d07a <_printf_i+0xde>
    d018:	000e      	movs	r6, r1
    d01a:	681a      	ldr	r2, [r3, #0]
    d01c:	3642      	adds	r6, #66	; 0x42
    d01e:	1d11      	adds	r1, r2, #4
    d020:	6019      	str	r1, [r3, #0]
    d022:	6813      	ldr	r3, [r2, #0]
    d024:	7033      	strb	r3, [r6, #0]
    d026:	2301      	movs	r3, #1
    d028:	e079      	b.n	d11e <_printf_i+0x182>
    d02a:	0649      	lsls	r1, r1, #25
    d02c:	d5d9      	bpl.n	cfe2 <_printf_i+0x46>
    d02e:	1d11      	adds	r1, r2, #4
    d030:	6019      	str	r1, [r3, #0]
    d032:	2300      	movs	r3, #0
    d034:	5ed5      	ldrsh	r5, [r2, r3]
    d036:	2d00      	cmp	r5, #0
    d038:	da03      	bge.n	d042 <_printf_i+0xa6>
    d03a:	232d      	movs	r3, #45	; 0x2d
    d03c:	9a04      	ldr	r2, [sp, #16]
    d03e:	426d      	negs	r5, r5
    d040:	7013      	strb	r3, [r2, #0]
    d042:	4b62      	ldr	r3, [pc, #392]	; (d1cc <_printf_i+0x230>)
    d044:	270a      	movs	r7, #10
    d046:	9303      	str	r3, [sp, #12]
    d048:	e02f      	b.n	d0aa <_printf_i+0x10e>
    d04a:	6820      	ldr	r0, [r4, #0]
    d04c:	6819      	ldr	r1, [r3, #0]
    d04e:	0605      	lsls	r5, r0, #24
    d050:	d503      	bpl.n	d05a <_printf_i+0xbe>
    d052:	1d08      	adds	r0, r1, #4
    d054:	6018      	str	r0, [r3, #0]
    d056:	680d      	ldr	r5, [r1, #0]
    d058:	e005      	b.n	d066 <_printf_i+0xca>
    d05a:	0640      	lsls	r0, r0, #25
    d05c:	d5f9      	bpl.n	d052 <_printf_i+0xb6>
    d05e:	680d      	ldr	r5, [r1, #0]
    d060:	1d08      	adds	r0, r1, #4
    d062:	6018      	str	r0, [r3, #0]
    d064:	b2ad      	uxth	r5, r5
    d066:	4b59      	ldr	r3, [pc, #356]	; (d1cc <_printf_i+0x230>)
    d068:	2708      	movs	r7, #8
    d06a:	9303      	str	r3, [sp, #12]
    d06c:	2a6f      	cmp	r2, #111	; 0x6f
    d06e:	d018      	beq.n	d0a2 <_printf_i+0x106>
    d070:	270a      	movs	r7, #10
    d072:	e016      	b.n	d0a2 <_printf_i+0x106>
    d074:	3145      	adds	r1, #69	; 0x45
    d076:	700a      	strb	r2, [r1, #0]
    d078:	4a54      	ldr	r2, [pc, #336]	; (d1cc <_printf_i+0x230>)
    d07a:	9203      	str	r2, [sp, #12]
    d07c:	681a      	ldr	r2, [r3, #0]
    d07e:	6821      	ldr	r1, [r4, #0]
    d080:	1d10      	adds	r0, r2, #4
    d082:	6018      	str	r0, [r3, #0]
    d084:	6815      	ldr	r5, [r2, #0]
    d086:	0608      	lsls	r0, r1, #24
    d088:	d522      	bpl.n	d0d0 <_printf_i+0x134>
    d08a:	07cb      	lsls	r3, r1, #31
    d08c:	d502      	bpl.n	d094 <_printf_i+0xf8>
    d08e:	2320      	movs	r3, #32
    d090:	4319      	orrs	r1, r3
    d092:	6021      	str	r1, [r4, #0]
    d094:	2710      	movs	r7, #16
    d096:	2d00      	cmp	r5, #0
    d098:	d103      	bne.n	d0a2 <_printf_i+0x106>
    d09a:	2320      	movs	r3, #32
    d09c:	6822      	ldr	r2, [r4, #0]
    d09e:	439a      	bics	r2, r3
    d0a0:	6022      	str	r2, [r4, #0]
    d0a2:	0023      	movs	r3, r4
    d0a4:	2200      	movs	r2, #0
    d0a6:	3343      	adds	r3, #67	; 0x43
    d0a8:	701a      	strb	r2, [r3, #0]
    d0aa:	6863      	ldr	r3, [r4, #4]
    d0ac:	60a3      	str	r3, [r4, #8]
    d0ae:	2b00      	cmp	r3, #0
    d0b0:	db5c      	blt.n	d16c <_printf_i+0x1d0>
    d0b2:	2204      	movs	r2, #4
    d0b4:	6821      	ldr	r1, [r4, #0]
    d0b6:	4391      	bics	r1, r2
    d0b8:	6021      	str	r1, [r4, #0]
    d0ba:	2d00      	cmp	r5, #0
    d0bc:	d158      	bne.n	d170 <_printf_i+0x1d4>
    d0be:	9e04      	ldr	r6, [sp, #16]
    d0c0:	2b00      	cmp	r3, #0
    d0c2:	d064      	beq.n	d18e <_printf_i+0x1f2>
    d0c4:	0026      	movs	r6, r4
    d0c6:	9b03      	ldr	r3, [sp, #12]
    d0c8:	3642      	adds	r6, #66	; 0x42
    d0ca:	781b      	ldrb	r3, [r3, #0]
    d0cc:	7033      	strb	r3, [r6, #0]
    d0ce:	e05e      	b.n	d18e <_printf_i+0x1f2>
    d0d0:	0648      	lsls	r0, r1, #25
    d0d2:	d5da      	bpl.n	d08a <_printf_i+0xee>
    d0d4:	b2ad      	uxth	r5, r5
    d0d6:	e7d8      	b.n	d08a <_printf_i+0xee>
    d0d8:	6809      	ldr	r1, [r1, #0]
    d0da:	681a      	ldr	r2, [r3, #0]
    d0dc:	0608      	lsls	r0, r1, #24
    d0de:	d505      	bpl.n	d0ec <_printf_i+0x150>
    d0e0:	1d11      	adds	r1, r2, #4
    d0e2:	6019      	str	r1, [r3, #0]
    d0e4:	6813      	ldr	r3, [r2, #0]
    d0e6:	6962      	ldr	r2, [r4, #20]
    d0e8:	601a      	str	r2, [r3, #0]
    d0ea:	e006      	b.n	d0fa <_printf_i+0x15e>
    d0ec:	0649      	lsls	r1, r1, #25
    d0ee:	d5f7      	bpl.n	d0e0 <_printf_i+0x144>
    d0f0:	1d11      	adds	r1, r2, #4
    d0f2:	6019      	str	r1, [r3, #0]
    d0f4:	6813      	ldr	r3, [r2, #0]
    d0f6:	8aa2      	ldrh	r2, [r4, #20]
    d0f8:	801a      	strh	r2, [r3, #0]
    d0fa:	2300      	movs	r3, #0
    d0fc:	9e04      	ldr	r6, [sp, #16]
    d0fe:	6123      	str	r3, [r4, #16]
    d100:	e054      	b.n	d1ac <_printf_i+0x210>
    d102:	681a      	ldr	r2, [r3, #0]
    d104:	1d11      	adds	r1, r2, #4
    d106:	6019      	str	r1, [r3, #0]
    d108:	6816      	ldr	r6, [r2, #0]
    d10a:	2100      	movs	r1, #0
    d10c:	6862      	ldr	r2, [r4, #4]
    d10e:	0030      	movs	r0, r6
    d110:	f000 f950 	bl	d3b4 <memchr>
    d114:	2800      	cmp	r0, #0
    d116:	d001      	beq.n	d11c <_printf_i+0x180>
    d118:	1b80      	subs	r0, r0, r6
    d11a:	6060      	str	r0, [r4, #4]
    d11c:	6863      	ldr	r3, [r4, #4]
    d11e:	6123      	str	r3, [r4, #16]
    d120:	2300      	movs	r3, #0
    d122:	9a04      	ldr	r2, [sp, #16]
    d124:	7013      	strb	r3, [r2, #0]
    d126:	e041      	b.n	d1ac <_printf_i+0x210>
    d128:	6923      	ldr	r3, [r4, #16]
    d12a:	0032      	movs	r2, r6
    d12c:	9906      	ldr	r1, [sp, #24]
    d12e:	9805      	ldr	r0, [sp, #20]
    d130:	9d07      	ldr	r5, [sp, #28]
    d132:	47a8      	blx	r5
    d134:	1c43      	adds	r3, r0, #1
    d136:	d043      	beq.n	d1c0 <_printf_i+0x224>
    d138:	6823      	ldr	r3, [r4, #0]
    d13a:	2500      	movs	r5, #0
    d13c:	079b      	lsls	r3, r3, #30
    d13e:	d40f      	bmi.n	d160 <_printf_i+0x1c4>
    d140:	9b09      	ldr	r3, [sp, #36]	; 0x24
    d142:	68e0      	ldr	r0, [r4, #12]
    d144:	4298      	cmp	r0, r3
    d146:	da3d      	bge.n	d1c4 <_printf_i+0x228>
    d148:	0018      	movs	r0, r3
    d14a:	e03b      	b.n	d1c4 <_printf_i+0x228>
    d14c:	0022      	movs	r2, r4
    d14e:	2301      	movs	r3, #1
    d150:	3219      	adds	r2, #25
    d152:	9906      	ldr	r1, [sp, #24]
    d154:	9805      	ldr	r0, [sp, #20]
    d156:	9e07      	ldr	r6, [sp, #28]
    d158:	47b0      	blx	r6
    d15a:	1c43      	adds	r3, r0, #1
    d15c:	d030      	beq.n	d1c0 <_printf_i+0x224>
    d15e:	3501      	adds	r5, #1
    d160:	68e3      	ldr	r3, [r4, #12]
    d162:	9a09      	ldr	r2, [sp, #36]	; 0x24
    d164:	1a9b      	subs	r3, r3, r2
    d166:	429d      	cmp	r5, r3
    d168:	dbf0      	blt.n	d14c <_printf_i+0x1b0>
    d16a:	e7e9      	b.n	d140 <_printf_i+0x1a4>
    d16c:	2d00      	cmp	r5, #0
    d16e:	d0a9      	beq.n	d0c4 <_printf_i+0x128>
    d170:	9e04      	ldr	r6, [sp, #16]
    d172:	0028      	movs	r0, r5
    d174:	0039      	movs	r1, r7
    d176:	f7fe fd77 	bl	bc68 <__aeabi_uidivmod>
    d17a:	9b03      	ldr	r3, [sp, #12]
    d17c:	3e01      	subs	r6, #1
    d17e:	5c5b      	ldrb	r3, [r3, r1]
    d180:	0028      	movs	r0, r5
    d182:	7033      	strb	r3, [r6, #0]
    d184:	0039      	movs	r1, r7
    d186:	f7fe fce9 	bl	bb5c <__udivsi3>
    d18a:	1e05      	subs	r5, r0, #0
    d18c:	d1f1      	bne.n	d172 <_printf_i+0x1d6>
    d18e:	2f08      	cmp	r7, #8
    d190:	d109      	bne.n	d1a6 <_printf_i+0x20a>
    d192:	6823      	ldr	r3, [r4, #0]
    d194:	07db      	lsls	r3, r3, #31
    d196:	d506      	bpl.n	d1a6 <_printf_i+0x20a>
    d198:	6863      	ldr	r3, [r4, #4]
    d19a:	6922      	ldr	r2, [r4, #16]
    d19c:	4293      	cmp	r3, r2
    d19e:	dc02      	bgt.n	d1a6 <_printf_i+0x20a>
    d1a0:	2330      	movs	r3, #48	; 0x30
    d1a2:	3e01      	subs	r6, #1
    d1a4:	7033      	strb	r3, [r6, #0]
    d1a6:	9b04      	ldr	r3, [sp, #16]
    d1a8:	1b9b      	subs	r3, r3, r6
    d1aa:	6123      	str	r3, [r4, #16]
    d1ac:	9b07      	ldr	r3, [sp, #28]
    d1ae:	aa09      	add	r2, sp, #36	; 0x24
    d1b0:	9300      	str	r3, [sp, #0]
    d1b2:	0021      	movs	r1, r4
    d1b4:	9b06      	ldr	r3, [sp, #24]
    d1b6:	9805      	ldr	r0, [sp, #20]
    d1b8:	f7ff fe82 	bl	cec0 <_printf_common>
    d1bc:	1c43      	adds	r3, r0, #1
    d1be:	d1b3      	bne.n	d128 <_printf_i+0x18c>
    d1c0:	2001      	movs	r0, #1
    d1c2:	4240      	negs	r0, r0
    d1c4:	b00b      	add	sp, #44	; 0x2c
    d1c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d1c8:	0000e02e 	.word	0x0000e02e
    d1cc:	0000e01d 	.word	0x0000e01d

0000d1d0 <_putc_r>:
    d1d0:	b570      	push	{r4, r5, r6, lr}
    d1d2:	0006      	movs	r6, r0
    d1d4:	000d      	movs	r5, r1
    d1d6:	0014      	movs	r4, r2
    d1d8:	2800      	cmp	r0, #0
    d1da:	d004      	beq.n	d1e6 <_putc_r+0x16>
    d1dc:	6983      	ldr	r3, [r0, #24]
    d1de:	2b00      	cmp	r3, #0
    d1e0:	d101      	bne.n	d1e6 <_putc_r+0x16>
    d1e2:	f7ff fa0f 	bl	c604 <__sinit>
    d1e6:	4b12      	ldr	r3, [pc, #72]	; (d230 <_putc_r+0x60>)
    d1e8:	429c      	cmp	r4, r3
    d1ea:	d111      	bne.n	d210 <_putc_r+0x40>
    d1ec:	6874      	ldr	r4, [r6, #4]
    d1ee:	68a3      	ldr	r3, [r4, #8]
    d1f0:	3b01      	subs	r3, #1
    d1f2:	60a3      	str	r3, [r4, #8]
    d1f4:	2b00      	cmp	r3, #0
    d1f6:	da05      	bge.n	d204 <_putc_r+0x34>
    d1f8:	69a2      	ldr	r2, [r4, #24]
    d1fa:	4293      	cmp	r3, r2
    d1fc:	db12      	blt.n	d224 <_putc_r+0x54>
    d1fe:	b2eb      	uxtb	r3, r5
    d200:	2b0a      	cmp	r3, #10
    d202:	d00f      	beq.n	d224 <_putc_r+0x54>
    d204:	6823      	ldr	r3, [r4, #0]
    d206:	b2e8      	uxtb	r0, r5
    d208:	1c5a      	adds	r2, r3, #1
    d20a:	6022      	str	r2, [r4, #0]
    d20c:	701d      	strb	r5, [r3, #0]
    d20e:	bd70      	pop	{r4, r5, r6, pc}
    d210:	4b08      	ldr	r3, [pc, #32]	; (d234 <_putc_r+0x64>)
    d212:	429c      	cmp	r4, r3
    d214:	d101      	bne.n	d21a <_putc_r+0x4a>
    d216:	68b4      	ldr	r4, [r6, #8]
    d218:	e7e9      	b.n	d1ee <_putc_r+0x1e>
    d21a:	4b07      	ldr	r3, [pc, #28]	; (d238 <_putc_r+0x68>)
    d21c:	429c      	cmp	r4, r3
    d21e:	d1e6      	bne.n	d1ee <_putc_r+0x1e>
    d220:	68f4      	ldr	r4, [r6, #12]
    d222:	e7e4      	b.n	d1ee <_putc_r+0x1e>
    d224:	0022      	movs	r2, r4
    d226:	0029      	movs	r1, r5
    d228:	0030      	movs	r0, r6
    d22a:	f7ff f827 	bl	c27c <__swbuf_r>
    d22e:	e7ee      	b.n	d20e <_putc_r+0x3e>
    d230:	0000dfcc 	.word	0x0000dfcc
    d234:	0000dfec 	.word	0x0000dfec
    d238:	0000dfac 	.word	0x0000dfac

0000d23c <_sbrk_r>:
    d23c:	2300      	movs	r3, #0
    d23e:	b570      	push	{r4, r5, r6, lr}
    d240:	4c06      	ldr	r4, [pc, #24]	; (d25c <_sbrk_r+0x20>)
    d242:	0005      	movs	r5, r0
    d244:	0008      	movs	r0, r1
    d246:	6023      	str	r3, [r4, #0]
    d248:	f7f7 fc7e 	bl	4b48 <_sbrk>
    d24c:	1c43      	adds	r3, r0, #1
    d24e:	d103      	bne.n	d258 <_sbrk_r+0x1c>
    d250:	6823      	ldr	r3, [r4, #0]
    d252:	2b00      	cmp	r3, #0
    d254:	d000      	beq.n	d258 <_sbrk_r+0x1c>
    d256:	602b      	str	r3, [r5, #0]
    d258:	bd70      	pop	{r4, r5, r6, pc}
    d25a:	46c0      	nop			; (mov r8, r8)
    d25c:	2000379c 	.word	0x2000379c

0000d260 <__sread>:
    d260:	b570      	push	{r4, r5, r6, lr}
    d262:	000c      	movs	r4, r1
    d264:	250e      	movs	r5, #14
    d266:	5f49      	ldrsh	r1, [r1, r5]
    d268:	f000 f8ea 	bl	d440 <_read_r>
    d26c:	2800      	cmp	r0, #0
    d26e:	db03      	blt.n	d278 <__sread+0x18>
    d270:	6d63      	ldr	r3, [r4, #84]	; 0x54
    d272:	181b      	adds	r3, r3, r0
    d274:	6563      	str	r3, [r4, #84]	; 0x54
    d276:	bd70      	pop	{r4, r5, r6, pc}
    d278:	89a3      	ldrh	r3, [r4, #12]
    d27a:	4a02      	ldr	r2, [pc, #8]	; (d284 <__sread+0x24>)
    d27c:	4013      	ands	r3, r2
    d27e:	81a3      	strh	r3, [r4, #12]
    d280:	e7f9      	b.n	d276 <__sread+0x16>
    d282:	46c0      	nop			; (mov r8, r8)
    d284:	ffffefff 	.word	0xffffefff

0000d288 <__swrite>:
    d288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d28a:	001f      	movs	r7, r3
    d28c:	898b      	ldrh	r3, [r1, #12]
    d28e:	0005      	movs	r5, r0
    d290:	000c      	movs	r4, r1
    d292:	0016      	movs	r6, r2
    d294:	05db      	lsls	r3, r3, #23
    d296:	d505      	bpl.n	d2a4 <__swrite+0x1c>
    d298:	230e      	movs	r3, #14
    d29a:	5ec9      	ldrsh	r1, [r1, r3]
    d29c:	2200      	movs	r2, #0
    d29e:	2302      	movs	r3, #2
    d2a0:	f000 f874 	bl	d38c <_lseek_r>
    d2a4:	89a3      	ldrh	r3, [r4, #12]
    d2a6:	4a05      	ldr	r2, [pc, #20]	; (d2bc <__swrite+0x34>)
    d2a8:	0028      	movs	r0, r5
    d2aa:	4013      	ands	r3, r2
    d2ac:	81a3      	strh	r3, [r4, #12]
    d2ae:	0032      	movs	r2, r6
    d2b0:	230e      	movs	r3, #14
    d2b2:	5ee1      	ldrsh	r1, [r4, r3]
    d2b4:	003b      	movs	r3, r7
    d2b6:	f000 f81f 	bl	d2f8 <_write_r>
    d2ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d2bc:	ffffefff 	.word	0xffffefff

0000d2c0 <__sseek>:
    d2c0:	b570      	push	{r4, r5, r6, lr}
    d2c2:	000c      	movs	r4, r1
    d2c4:	250e      	movs	r5, #14
    d2c6:	5f49      	ldrsh	r1, [r1, r5]
    d2c8:	f000 f860 	bl	d38c <_lseek_r>
    d2cc:	89a3      	ldrh	r3, [r4, #12]
    d2ce:	1c42      	adds	r2, r0, #1
    d2d0:	d103      	bne.n	d2da <__sseek+0x1a>
    d2d2:	4a05      	ldr	r2, [pc, #20]	; (d2e8 <__sseek+0x28>)
    d2d4:	4013      	ands	r3, r2
    d2d6:	81a3      	strh	r3, [r4, #12]
    d2d8:	bd70      	pop	{r4, r5, r6, pc}
    d2da:	2280      	movs	r2, #128	; 0x80
    d2dc:	0152      	lsls	r2, r2, #5
    d2de:	4313      	orrs	r3, r2
    d2e0:	81a3      	strh	r3, [r4, #12]
    d2e2:	6560      	str	r0, [r4, #84]	; 0x54
    d2e4:	e7f8      	b.n	d2d8 <__sseek+0x18>
    d2e6:	46c0      	nop			; (mov r8, r8)
    d2e8:	ffffefff 	.word	0xffffefff

0000d2ec <__sclose>:
    d2ec:	b510      	push	{r4, lr}
    d2ee:	230e      	movs	r3, #14
    d2f0:	5ec9      	ldrsh	r1, [r1, r3]
    d2f2:	f000 f815 	bl	d320 <_close_r>
    d2f6:	bd10      	pop	{r4, pc}

0000d2f8 <_write_r>:
    d2f8:	b570      	push	{r4, r5, r6, lr}
    d2fa:	0005      	movs	r5, r0
    d2fc:	0008      	movs	r0, r1
    d2fe:	0011      	movs	r1, r2
    d300:	2200      	movs	r2, #0
    d302:	4c06      	ldr	r4, [pc, #24]	; (d31c <_write_r+0x24>)
    d304:	6022      	str	r2, [r4, #0]
    d306:	001a      	movs	r2, r3
    d308:	f7f7 fbf6 	bl	4af8 <_write>
    d30c:	1c43      	adds	r3, r0, #1
    d30e:	d103      	bne.n	d318 <_write_r+0x20>
    d310:	6823      	ldr	r3, [r4, #0]
    d312:	2b00      	cmp	r3, #0
    d314:	d000      	beq.n	d318 <_write_r+0x20>
    d316:	602b      	str	r3, [r5, #0]
    d318:	bd70      	pop	{r4, r5, r6, pc}
    d31a:	46c0      	nop			; (mov r8, r8)
    d31c:	2000379c 	.word	0x2000379c

0000d320 <_close_r>:
    d320:	2300      	movs	r3, #0
    d322:	b570      	push	{r4, r5, r6, lr}
    d324:	4c06      	ldr	r4, [pc, #24]	; (d340 <_close_r+0x20>)
    d326:	0005      	movs	r5, r0
    d328:	0008      	movs	r0, r1
    d32a:	6023      	str	r3, [r4, #0]
    d32c:	f7f7 fc1e 	bl	4b6c <_close>
    d330:	1c43      	adds	r3, r0, #1
    d332:	d103      	bne.n	d33c <_close_r+0x1c>
    d334:	6823      	ldr	r3, [r4, #0]
    d336:	2b00      	cmp	r3, #0
    d338:	d000      	beq.n	d33c <_close_r+0x1c>
    d33a:	602b      	str	r3, [r5, #0]
    d33c:	bd70      	pop	{r4, r5, r6, pc}
    d33e:	46c0      	nop			; (mov r8, r8)
    d340:	2000379c 	.word	0x2000379c

0000d344 <_fstat_r>:
    d344:	2300      	movs	r3, #0
    d346:	b570      	push	{r4, r5, r6, lr}
    d348:	4c06      	ldr	r4, [pc, #24]	; (d364 <_fstat_r+0x20>)
    d34a:	0005      	movs	r5, r0
    d34c:	0008      	movs	r0, r1
    d34e:	0011      	movs	r1, r2
    d350:	6023      	str	r3, [r4, #0]
    d352:	f7f7 fc0e 	bl	4b72 <_fstat>
    d356:	1c43      	adds	r3, r0, #1
    d358:	d103      	bne.n	d362 <_fstat_r+0x1e>
    d35a:	6823      	ldr	r3, [r4, #0]
    d35c:	2b00      	cmp	r3, #0
    d35e:	d000      	beq.n	d362 <_fstat_r+0x1e>
    d360:	602b      	str	r3, [r5, #0]
    d362:	bd70      	pop	{r4, r5, r6, pc}
    d364:	2000379c 	.word	0x2000379c

0000d368 <_isatty_r>:
    d368:	2300      	movs	r3, #0
    d36a:	b570      	push	{r4, r5, r6, lr}
    d36c:	4c06      	ldr	r4, [pc, #24]	; (d388 <_isatty_r+0x20>)
    d36e:	0005      	movs	r5, r0
    d370:	0008      	movs	r0, r1
    d372:	6023      	str	r3, [r4, #0]
    d374:	f7f7 fc02 	bl	4b7c <_isatty>
    d378:	1c43      	adds	r3, r0, #1
    d37a:	d103      	bne.n	d384 <_isatty_r+0x1c>
    d37c:	6823      	ldr	r3, [r4, #0]
    d37e:	2b00      	cmp	r3, #0
    d380:	d000      	beq.n	d384 <_isatty_r+0x1c>
    d382:	602b      	str	r3, [r5, #0]
    d384:	bd70      	pop	{r4, r5, r6, pc}
    d386:	46c0      	nop			; (mov r8, r8)
    d388:	2000379c 	.word	0x2000379c

0000d38c <_lseek_r>:
    d38c:	b570      	push	{r4, r5, r6, lr}
    d38e:	0005      	movs	r5, r0
    d390:	0008      	movs	r0, r1
    d392:	0011      	movs	r1, r2
    d394:	2200      	movs	r2, #0
    d396:	4c06      	ldr	r4, [pc, #24]	; (d3b0 <_lseek_r+0x24>)
    d398:	6022      	str	r2, [r4, #0]
    d39a:	001a      	movs	r2, r3
    d39c:	f7f7 fbf0 	bl	4b80 <_lseek>
    d3a0:	1c43      	adds	r3, r0, #1
    d3a2:	d103      	bne.n	d3ac <_lseek_r+0x20>
    d3a4:	6823      	ldr	r3, [r4, #0]
    d3a6:	2b00      	cmp	r3, #0
    d3a8:	d000      	beq.n	d3ac <_lseek_r+0x20>
    d3aa:	602b      	str	r3, [r5, #0]
    d3ac:	bd70      	pop	{r4, r5, r6, pc}
    d3ae:	46c0      	nop			; (mov r8, r8)
    d3b0:	2000379c 	.word	0x2000379c

0000d3b4 <memchr>:
    d3b4:	b2c9      	uxtb	r1, r1
    d3b6:	1882      	adds	r2, r0, r2
    d3b8:	4290      	cmp	r0, r2
    d3ba:	d101      	bne.n	d3c0 <memchr+0xc>
    d3bc:	2000      	movs	r0, #0
    d3be:	4770      	bx	lr
    d3c0:	7803      	ldrb	r3, [r0, #0]
    d3c2:	428b      	cmp	r3, r1
    d3c4:	d0fb      	beq.n	d3be <memchr+0xa>
    d3c6:	3001      	adds	r0, #1
    d3c8:	e7f6      	b.n	d3b8 <memchr+0x4>

0000d3ca <memmove>:
    d3ca:	b510      	push	{r4, lr}
    d3cc:	4288      	cmp	r0, r1
    d3ce:	d902      	bls.n	d3d6 <memmove+0xc>
    d3d0:	188b      	adds	r3, r1, r2
    d3d2:	4298      	cmp	r0, r3
    d3d4:	d308      	bcc.n	d3e8 <memmove+0x1e>
    d3d6:	2300      	movs	r3, #0
    d3d8:	429a      	cmp	r2, r3
    d3da:	d007      	beq.n	d3ec <memmove+0x22>
    d3dc:	5ccc      	ldrb	r4, [r1, r3]
    d3de:	54c4      	strb	r4, [r0, r3]
    d3e0:	3301      	adds	r3, #1
    d3e2:	e7f9      	b.n	d3d8 <memmove+0xe>
    d3e4:	5c8b      	ldrb	r3, [r1, r2]
    d3e6:	5483      	strb	r3, [r0, r2]
    d3e8:	3a01      	subs	r2, #1
    d3ea:	d2fb      	bcs.n	d3e4 <memmove+0x1a>
    d3ec:	bd10      	pop	{r4, pc}

0000d3ee <__malloc_lock>:
    d3ee:	4770      	bx	lr

0000d3f0 <__malloc_unlock>:
    d3f0:	4770      	bx	lr

0000d3f2 <_realloc_r>:
    d3f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d3f4:	0007      	movs	r7, r0
    d3f6:	000d      	movs	r5, r1
    d3f8:	0016      	movs	r6, r2
    d3fa:	2900      	cmp	r1, #0
    d3fc:	d105      	bne.n	d40a <_realloc_r+0x18>
    d3fe:	0011      	movs	r1, r2
    d400:	f7ff fa56 	bl	c8b0 <_malloc_r>
    d404:	0004      	movs	r4, r0
    d406:	0020      	movs	r0, r4
    d408:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d40a:	2a00      	cmp	r2, #0
    d40c:	d103      	bne.n	d416 <_realloc_r+0x24>
    d40e:	f7ff fa05 	bl	c81c <_free_r>
    d412:	0034      	movs	r4, r6
    d414:	e7f7      	b.n	d406 <_realloc_r+0x14>
    d416:	f000 f827 	bl	d468 <_malloc_usable_size_r>
    d41a:	002c      	movs	r4, r5
    d41c:	4286      	cmp	r6, r0
    d41e:	d9f2      	bls.n	d406 <_realloc_r+0x14>
    d420:	0031      	movs	r1, r6
    d422:	0038      	movs	r0, r7
    d424:	f7ff fa44 	bl	c8b0 <_malloc_r>
    d428:	1e04      	subs	r4, r0, #0
    d42a:	d0ec      	beq.n	d406 <_realloc_r+0x14>
    d42c:	0029      	movs	r1, r5
    d42e:	0032      	movs	r2, r6
    d430:	f7fe fd67 	bl	bf02 <memcpy>
    d434:	0029      	movs	r1, r5
    d436:	0038      	movs	r0, r7
    d438:	f7ff f9f0 	bl	c81c <_free_r>
    d43c:	e7e3      	b.n	d406 <_realloc_r+0x14>
	...

0000d440 <_read_r>:
    d440:	b570      	push	{r4, r5, r6, lr}
    d442:	0005      	movs	r5, r0
    d444:	0008      	movs	r0, r1
    d446:	0011      	movs	r1, r2
    d448:	2200      	movs	r2, #0
    d44a:	4c06      	ldr	r4, [pc, #24]	; (d464 <_read_r+0x24>)
    d44c:	6022      	str	r2, [r4, #0]
    d44e:	001a      	movs	r2, r3
    d450:	f7f7 fb30 	bl	4ab4 <_read>
    d454:	1c43      	adds	r3, r0, #1
    d456:	d103      	bne.n	d460 <_read_r+0x20>
    d458:	6823      	ldr	r3, [r4, #0]
    d45a:	2b00      	cmp	r3, #0
    d45c:	d000      	beq.n	d460 <_read_r+0x20>
    d45e:	602b      	str	r3, [r5, #0]
    d460:	bd70      	pop	{r4, r5, r6, pc}
    d462:	46c0      	nop			; (mov r8, r8)
    d464:	2000379c 	.word	0x2000379c

0000d468 <_malloc_usable_size_r>:
    d468:	1f0b      	subs	r3, r1, #4
    d46a:	681b      	ldr	r3, [r3, #0]
    d46c:	1f18      	subs	r0, r3, #4
    d46e:	2b00      	cmp	r3, #0
    d470:	da01      	bge.n	d476 <_malloc_usable_size_r+0xe>
    d472:	580b      	ldr	r3, [r1, r0]
    d474:	18c0      	adds	r0, r0, r3
    d476:	4770      	bx	lr

0000d478 <__FUNCTION__.13046>:
    d478:	6d6e 625f 7375 695f 636f 6c74 0000 0000     nm_bus_ioctl....
    d488:	4128 5050 2829 5245 2952 255b 5d73 255b     (APP)(ERR)[%s][%
    d498:	5d64 0000 6e69 6176 696c 6564 6920 636f     d]..invalide ioc
    d4a8:	746c 6320 646d 0000 0a04 0000 09d4 0000     lt cmd..........
    d4b8:	09cc 0000 09e4 0000 09dc 0000 09fc 0000     ................
    d4c8:	09ec 0000 09f4 0000                         ........

0000d4d0 <__FUNCTION__.12294>:
    d4d0:	6968 5f66 6573 646e 0000 0000               hif_send....

0000d4dc <__FUNCTION__.12325>:
    d4dc:	6968 5f66 6572 6563 7669 0065               hif_receive.

0000d4e8 <__FUNCTION__.12341>:
    d4e8:	6968 5f66 6572 6967 7473 7265 635f 0062     hif_register_cb.
    d4f8:	6820 6669 725f 6365 6965 6576 203a 6e49      hif_receive: In
    d508:	6176 696c 2064 7261 7567 656d 746e 0000     valid argument..
    d518:	5041 2050 6552 7571 7365 6574 2064 6953     APP Requested Si
    d528:	657a 6920 2073 616c 6772 7265 7420 6168     ze is larger tha
    d538:	206e 6874 2065 6572 6963 6576 2064 7562     n the recived bu
    d548:	6666 7265 7320 7a69 2065 253c 3e75 253c     ffer size <%u><%
    d558:	756c 0a3e 0000 0000 5041 2050 6552 7571     lu>.....APP Requ
    d568:	7365 6574 2064 6441 7264 7365 2073 6562     ested Address be
    d578:	6f79 646e 7420 6568 7220 6365 7669 6465     yond the recived
    d588:	6220 6675 6566 2072 6461 7264 7365 2073      buffer address 
    d598:	6e61 2064 656c 676e 6874 0000 5247 2070     and length..GRp 
    d5a8:	203f 6425 000a 0000 4128 5050 2829 4e49     ? %d....(APP)(IN
    d5b8:	4f46 0029 6c53 776f 6e69 2067 6f64 6e77     FO).Slowing down
    d5c8:	2e2e 002e 4828 4649 4629 6961 206c 6f74     ....(HIF)Fail to
    d5d8:	7720 6b61 7075 7420 6568 6320 6968 0070      wakup the chip.

0000d5e8 <__FUNCTION__.12276>:
    d5e8:	326d 5f6d 6977 6966 635f 0062               m2m_wifi_cb.

0000d5f4 <__FUNCTION__.12335>:
    d5f4:	326d 5f6d 6977 6966 635f 6e6f 656e 7463     m2m_wifi_connect
    d604:	735f 0063 6f43 666e 696c 7463 6465 4920     _sc.Conflicted I
    d614:	2050 2022 7525 252e 2e75 7525 252e 2075     P " %u.%u.%u.%u 
    d624:	2022 000a 4552 2051 6f4e 2074 6564 6966     " ..REQ Not defi
    d634:	656e 2064 6425 000a 654b 2079 7369 6e20     ned %d..Key is n
    d644:	746f 7620 6c61 6469 0000 0000 6e49 6176     ot valid....Inva
    d654:	696c 2064 654b 0079 5353 4449 4c20 4e45     lid Key.SSID LEN
    d664:	4920 564e 4c41 4449 0000 0000 4843 4920      INVALID....CH I
    d674:	564e 4c41 4449 0000 6e49 6176 696c 2064     NVALID..Invalid 
    d684:	6557 2070 656b 2079 6e69 6564 2078 6425     Wep key index %d
    d694:	000a 0000 6e49 6176 696c 2064 6557 2070     ....Invalid Wep 
    d6a4:	656b 2079 656c 676e 6874 2520 0a64 0000     key length %d...
    d6b4:	6e49 6f63 7272 6365 2074 5350 204b 656b     Incorrect PSK ke
    d6c4:	2079 656c 676e 6874 0000 0000 6e75 6564     y length....unde
    d6d4:	6966 656e 2064 6573 2063 7974 6570 0000     fined sec type..

0000d6e4 <__FUNCTION__.12133>:
    d6e4:	6863 7069 775f 6b61 0065 0000               chip_wake...

0000d6f0 <__FUNCTION__.12182>:
    d6f0:	6863 7069 645f 6965 696e 0074 6166 6c69     chip_deinit.fail
    d700:	6465 7420 206f 6564 692d 696e 6974 6c61     ed to de-initial
    d710:	7a69 0065 7542 2073 7265 6f72 2072 3528     ize.Bus error (5
    d720:	2e29 6425 2520 786c 000a 0000 6146 6c69     ).%d %lx....Fail
    d730:	6465 7420 206f 6177 756b 2070 6874 2065     ed to wakup the 
    d740:	6863 7069 0000 0000 7244 7669 7265 6556     chip....DriverVe
    d750:	4972 666e 3a6f 3020 2578 3830 786c 000a     rInfo: 0x%08lx..

0000d760 <__FUNCTION__.12182>:
    d760:	6d6e 645f 7672 695f 696e 0074               nm_drv_init.

0000d76c <__FUNCTION__.12187>:
    d76c:	6d6e 645f 7672 645f 6965 696e 0074 0000     nm_drv_deinit...
    d77c:	6e5b 696d 7320 6f74 5d70 203a 6863 7069     [nmi stop]: chip
    d78c:	645f 6965 696e 2074 6166 6c69 0000 0000     _deinit fail....
    d79c:	6e5b 696d 7320 6f74 5d70 203a 5053 2049     [nmi stop]: SPI 
    d7ac:	6c66 7361 2068 6964 6173 6c62 2065 6166     flash disable fa
    d7bc:	6c69 0000 6e5b 696d 7320 6f74 5d70 203a     il..[nmi stop]: 
    d7cc:	6166 6c69 6920 696e 2074 7562 0073 0000     fail init bus...
    d7dc:	6166 6c69 6465 7420 206f 6e65 6261 656c     failed to enable
    d7ec:	6920 746e 7265 7572 7470 2e73 002e 0000      interrupts.....
    d7fc:	6e5b 696d 7320 6174 7472 3a5d 6620 6961     [nmi start]: fai
    d80c:	206c 6e69 7469 6220 7375 0000 6843 7069     l init bus..Chip
    d81c:	4920 2044 6c25 0a78 0000 0000 18e0 0000      ID %lx.........
    d82c:	18e0 0000 1910 0000 1892 0000 18b6 0000     ................
    d83c:	18c4 0000 18f6 0000 18f6 0000 193e 0000     ............>...
    d84c:	1876 0000 1978 0000 1978 0000 1978 0000     v...x...x...x...
    d85c:	1978 0000 18d2 0000 c9c3 cac4               x...........

0000d868 <__FUNCTION__.11449>:
    d868:	7073 5f69 6d63 0064                         spi_cmd.

0000d870 <__FUNCTION__.11456>:
    d870:	7073 5f69 6164 6174 725f 7073 0000 0000     spi_data_rsp....

0000d880 <__FUNCTION__.11465>:
    d880:	7073 5f69 6d63 5f64 7372 0070               spi_cmd_rsp.

0000d88c <__FUNCTION__.11481>:
    d88c:	7073 5f69 6164 6174 725f 6165 0064 0000     spi_data_read...

0000d89c <__FUNCTION__.11496>:
    d89c:	7073 5f69 6164 6174 775f 6972 6574 0000     spi_data_write..

0000d8ac <__FUNCTION__.11508>:
    d8ac:	7073 5f69 7277 7469 5f65 6572 0067 0000     spi_write_reg...

0000d8bc <__FUNCTION__.11519>:
    d8bc:	6d6e 735f 6970 775f 6972 6574 0000 0000     nm_spi_write....

0000d8cc <__FUNCTION__.11531>:
    d8cc:	7073 5f69 6572 6461 725f 6765 0000 0000     spi_read_reg....

0000d8dc <__FUNCTION__.11544>:
    d8dc:	6d6e 735f 6970 725f 6165 0064               nm_spi_read.

0000d8e8 <__FUNCTION__.11565>:
    d8e8:	6d6e 735f 6970 695f 696e 0074               nm_spi_init.

0000d8f4 <crc7_syndrome_table>:
    d8f4:	0900 1b12 2d24 3f36 4148 535a 656c 777e     ....$-6?HAZSle~w
    d904:	1019 020b 343d 262f 5851 4a43 7c75 6e67     ....=4/&QXCJu|gn
    d914:	3b32 2920 1f16 0d04 737a 6168 575e 454c     2; )....zsha^WLE
    d924:	222b 3039 060f 141d 6a63 7871 4e47 5c55     +"90....cjqxGNU\
    d934:	6d64 7f76 4940 5b52 252c 373e 0108 131a     dmv.@IR[,%>7....
    d944:	747d 666f 5059 424b 3c35 2e27 1811 0a03     }tofYPKB5<'.....
    d954:	5f56 4d44 7b72 6960 171e 050c 333a 2128     V_DMr{`i....:3(!
    d964:	464f 545d 626b 7079 0e07 1c15 2a23 3831     OF]Tkbyp....#*18
    d974:	4841 5a53 6c65 7e77 0009 121b 242d 363f     AHSZelw~....-$?6
    d984:	5158 434a 757c 676e 1910 0b02 3d34 2f26     XQJC|ung....4=&/
    d994:	7a73 6861 5e57 4c45 323b 2029 161f 040d     szahW^EL;2) ....
    d9a4:	636a 7178 474e 555c 2b22 3930 0f06 1d14     jcxqNG\U"+09....
    d9b4:	2c25 3e37 0801 1a13 646d 767f 4049 525b     %,7>....md.vI@[R
    d9c4:	353c 272e 1118 030a 7d74 6f66 5950 4b42     <5.'....t}foPYBK
    d9d4:	1e17 0c05 3a33 2821 565f 444d 727b 6069     ....3:!(_VMD{ri`
    d9e4:	070e 151c 232a 3138 4f46 5d54 6b62 7970     ....*#81FOT]bkpy
    d9f4:	6e5b 696d 7320 6970 3a5d 4620 6961 206c     [nmi spi]: Fail 
    da04:	6d63 2064 6572 6461 6320 6968 2070 6469     cmd read chip id
    da14:	2e2e 002e 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    da24:	6961 656c 2064 6d63 2c64 7220 6165 2064     ailed cmd, read 
    da34:	6c62 636f 206b 2528 3830 2978 2e2e 0a2e     block (%08x)....
    da44:	0000 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    da54:	6961 656c 2064 6d63 2064 6572 7073 6e6f     ailed cmd respon
    da64:	6573 202c 6572 6461 6220 6f6c 6b63 2820     se, read block (
    da74:	3025 7838 2e29 2e2e 000a 0000 6e5b 696d     %08x).......[nmi
    da84:	7320 6970 3a5d 4620 6961 656c 2064 6c62      spi]: Failed bl
    da94:	636f 206b 6164 6174 7220 6165 2e64 2e2e     ock data read...
    daa4:	0000 0000 6552 6573 2074 6e61 2064 6572     ....Reset and re
    dab4:	7274 2079 6425 2520 786c 2520 0a64 0000     try %d %lx %d...
    dac4:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    dad4:	2064 6d63 2c64 7720 6972 6574 6220 6f6c     d cmd, write blo
    dae4:	6b63 2820 3025 7838 2e29 2e2e 000a 0000     ck (%08x).......
    daf4:	6e5b 696d 7320 6970 5d20 203a 6146 6c69     [nmi spi ]: Fail
    db04:	6465 6320 646d 7220 7365 6f70 736e 2c65     ed cmd response,
    db14:	7720 6972 6574 6220 6f6c 6b63 2820 3025      write block (%0
    db24:	7838 2e29 2e2e 000a 6e5b 696d 7320 6970     8x).....[nmi spi
    db34:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
    db44:	6f6c 6b63 6320 646d 7720 6972 6574 202c     lock cmd write, 
    db54:	7562 2073 7265 6f72 2e72 2e2e 0000 0000     bus error.......
    db64:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    db74:	2064 6164 6174 6220 6f6c 6b63 7720 6972     d data block wri
    db84:	6574 202c 7562 2073 7265 6f72 2e72 2e2e     te, bus error...
    db94:	0000 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    dba4:	6961 656c 2064 6164 6174 6220 6f6c 6b63     ailed data block
    dbb4:	6320 6372 7720 6972 6574 202c 7562 2073      crc write, bus 
    dbc4:	7265 6f72 2e72 2e2e 0000 0000 6e5b 696d     error.......[nmi
    dbd4:	7320 6970 3a5d 4620 6961 656c 2064 7562      spi]: Failed bu
    dbe4:	2073 7265 6f72 2e72 2e2e 0000 6e5b 696d     s error.....[nmi
    dbf4:	7320 6970 3a5d 4620 6961 656c 2064 6164      spi]: Failed da
    dc04:	6174 7220 7365 6f70 736e 2065 6572 6461     ta response read
    dc14:	202c 7825 2520 2078 7825 000a 6e5b 696d     , %x %x %x..[nmi
    dc24:	7320 6970 3a5d 4620 6961 656c 2064 6c62      spi]: Failed bl
    dc34:	636f 206b 6164 6174 7720 6972 6574 2e2e     ock data write..
    dc44:	002e 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    dc54:	6961 656c 2064 6d63 2064 7277 7469 2c65     ailed cmd write,
    dc64:	6220 7375 6520 7272 726f 2e2e 002e 0000      bus error......
    dc74:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    dc84:	2064 6d63 2064 6572 7073 6e6f 6573 7220     d cmd response r
    dc94:	6165 2c64 6220 7375 6520 7272 726f 2e2e     ead, bus error..
    dca4:	002e 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    dcb4:	6961 656c 2064 6164 6174 7220 7365 6f70     ailed data respo
    dcc4:	736e 2065 6572 6461 202c 7562 2073 7265     nse read, bus er
    dcd4:	6f72 2e72 2e2e 0000 6e5b 696d 7320 6970     ror.....[nmi spi
    dce4:	3a5d 4620 6961 656c 2064 6164 6174 7220     ]: Failed data r
    dcf4:	7365 6f70 736e 2065 6572 6461 2e2e 282e     esponse read...(
    dd04:	3025 7832 0a29 0000 6e5b 696d 7320 6970     %02x)...[nmi spi
    dd14:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
    dd24:	6f6c 6b63 7220 6165 2c64 6220 7375 6520     lock read, bus e
    dd34:	7272 726f 2e2e 002e 6e5b 696d 7320 6970     rror....[nmi spi
    dd44:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
    dd54:	6f6c 6b63 6320 6372 7220 6165 2c64 6220     lock crc read, b
    dd64:	7375 6520 7272 726f 2e2e 002e 6e5b 696d     us error....[nmi
    dd74:	7320 6970 3a5d 4620 6961 656c 2064 6d63      spi]: Failed cm
    dd84:	2c64 7220 6165 2064 6572 2067 2528 3830     d, read reg (%08
    dd94:	2978 2e2e 0a2e 0000 6e5b 696d 7320 6970     x)......[nmi spi
    dda4:	3a5d 4620 6961 656c 2064 6d63 2064 6572     ]: Failed cmd re
    ddb4:	7073 6e6f 6573 202c 6572 6461 7220 6765     sponse, read reg
    ddc4:	2820 3025 7838 2e29 2e2e 000a 6e5b 696d      (%08x).....[nmi
    ddd4:	7320 6970 3a5d 4620 6961 656c 2064 6164      spi]: Failed da
    dde4:	6174 7220 6165 2e64 2e2e 0000 6552 6573     ta read.....Rese
    ddf4:	2074 6e61 2064 6572 7274 2079 6425 2520     t and retry %d %
    de04:	786c 000a 6e5b 696d 7320 6970 3a5d 4620     lx..[nmi spi]: F
    de14:	6961 656c 2064 6d63 2c64 7720 6972 6574     ailed cmd, write
    de24:	7220 6765 2820 3025 7838 2e29 2e2e 000a      reg (%08x).....
    de34:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    de44:	2064 6d63 2064 6572 7073 6e6f 6573 202c     d cmd response, 
    de54:	7277 7469 2065 6572 2067 2528 3830 2978     write reg (%08x)
    de64:	2e2e 0a2e 0000 0000 6552 6573 2074 6e61     ........Reset an
    de74:	2064 6572 7274 2079 6425 2520 786c 2520     d retry %d %lx %
    de84:	786c 000a 4528 5252 2952 7543 7272 6e65     lx..(ERRR)Curren
    de94:	2074 253c 3e64 000a 6f53 6b63 7420 206f     t <%d>..Sock to 
    dea4:	6564 656c 6574 3c20 6425 0a3e 0000 0000     delete <%d>.....
    deb4:	0800 4200 0c00 4200 1000 4200 1400 4200     ...B...B...B...B
    dec4:	1800 4200 1c00 4200 3d82 0000 3d7e 0000     ...B...B.=..~=..
    ded4:	3d7e 0000 3de4 0000 3de4 0000 3d96 0000     ~=...=...=...=..
    dee4:	3d88 0000 3d9c 0000 3dd2 0000 4020 0000     .=...=...=.. @..
    def4:	4000 0000 4000 0000 408c 0000 4012 0000     .@...@...@...@..
    df04:	402e 0000 4004 0000 403c 0000 407c 0000     .@...@..<@..|@..
    df14:	2c00 4200 3000 4200 3400 4200 009c 0000     .,.B.0.B.4.B....
    df24:	59c0 0000 5b0a 0000 5998 0000 5b12 0000     .Y...[...Y...[..
    df34:	59a0 0000 59a8 0000 59b0 0000 59b8 0000     .Y...Y...Y...Y..

0000df44 <tc_interrupt_vectors.11908>:
    df44:	1312 0014 7014 0000 702c 0000 7048 0000     .....p..,p..Hp..
    df54:	7078 0000 70ba 0000 721e 0000 7168 0000     xp...p...r..hq..
    df64:	7192 0000 721e 0000 71be 0000 7204 0000     .q...r...q...r..
    df74:	7232 0000 7220 0000 3231 3433 3635 3837     2r.. r..12345678
    df84:	0000 0000 4544 4f4d 415f 0050 4150 204e     ....DEMO_AP.PAN 
    df94:	6f43 726f 6964 616e 6f74 0072 302d 2578     Coordinator.-0x%
    dfa4:	3430 0058                                   04X.

0000dfa8 <_global_impure_ptr>:
    dfa8:	00bc 2000                                   ... 

0000dfac <__sf_fake_stderr>:
	...

0000dfcc <__sf_fake_stdin>:
	...

0000dfec <__sf_fake_stdout>:
	...
    e00c:	2d23 2b30 0020 6c68 004c 6665 4567 4746     #-0+ .hlL.efgEFG
    e01c:	3000 3231 3433 3635 3837 4139 4342 4544     .0123456789ABCDE
    e02c:	0046 3130 3332 3534 3736 3938 6261 6463     F.0123456789abcd
    e03c:	6665 0000                                   ef..

0000e040 <_init>:
    e040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e042:	46c0      	nop			; (mov r8, r8)
    e044:	bcf8      	pop	{r3, r4, r5, r6, r7}
    e046:	bc08      	pop	{r3}
    e048:	469e      	mov	lr, r3
    e04a:	4770      	bx	lr

0000e04c <__init_array_start>:
    e04c:	000000dd 	.word	0x000000dd

0000e050 <_fini>:
    e050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e052:	46c0      	nop			; (mov r8, r8)
    e054:	bcf8      	pop	{r3, r4, r5, r6, r7}
    e056:	bc08      	pop	{r3}
    e058:	469e      	mov	lr, r3
    e05a:	4770      	bx	lr

0000e05c <__fini_array_start>:
    e05c:	000000b5 	.word	0x000000b5
