strict digraph "compose( ,  )" {
	node [label="\N"];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f7c5250ebd0>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['we', 'data']"];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7c5250e4d0>",
		fillcolor=turquoise,
		label="14:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:AL" -> "14:BL"	[cond="[]",
		lineno=None];
	"12:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f7c52563610>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="12:AS
q = (we)? data : ram[addr];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['we', 'data', 'ram', 'addr']"];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7c5250ecd0>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7c52571390>",
		fillcolor=turquoise,
		label="16:BL
ram[addr] = data;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7c5257d610>]",
		style=filled,
		typ=Block];
	"15:IF" -> "16:BL"	[cond="['we']",
		label=we,
		lineno=15];
	"Leaf_13:AL"	[def_var="['ram']",
		label="Leaf_13:AL"];
	"Leaf_13:AL" -> "12:AS";
	"14:BL" -> "15:IF"	[cond="[]",
		lineno=None];
	"16:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
}
