<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>Controller: E:/ISEL Projects/controller/contiki_multiple_interface/platform/stm32nucleo-spirit1/stm32cube-lib/drivers/CMSIS/system_stm32l1xx.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Controller
   </div>
   <div id="projectbrief">IOT Project</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_579df2785fbf403aaa32c042e4089629.html">contiki_multiple_interface</a></li><li class="navelem"><a class="el" href="dir_206e9d4b2c9bc05aa0b079a803a973a3.html">platform</a></li><li class="navelem"><a class="el" href="dir_e2d39be6ca30b09e78cff250106b64f2.html">stm32nucleo-spirit1</a></li><li class="navelem"><a class="el" href="dir_4e23d31b5d0c9e819cbd42c59c7843b7.html">stm32cube-lib</a></li><li class="navelem"><a class="el" href="dir_7c6c8bd24154fb4cff906096cfdd7125.html">drivers</a></li><li class="navelem"><a class="el" href="dir_082d31abab6f238090bfa9165298f7db.html">CMSIS</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">system_stm32l1xx.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="system__stm32l1xx_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32l1xx_8h.html">stm32l1xx.h</a>&quot;</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#if !defined  (HSE_VALUE) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__STM32L1xx__System__Private__Defines.html#gaeafcff4f57440c60e64812dddd13e7cb">   83</a></span>&#160;<span class="preprocessor">  #define HSE_VALUE    ((uint32_t)8000000) </span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#if !defined  (HSI_VALUE)</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">  #define HSI_VALUE    ((uint32_t)8000000) </span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSI_VALUE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/* #define DATA_IN_ExtSRAM */</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  </div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/* #define VECT_TAB_SRAM */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define VECT_TAB_OFFSET  0x0 </span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">  </span><span class="comment">/* This variable is updated in three ways:</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">      1) by calling CMSIS function SystemCoreClockUpdate()</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">      2) by calling HAL API function HAL_RCC_GetHCLKFreq()</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">      3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">         Note: If you use this function to configure the system clock; then there</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">               is no need to call the 2 first functions listed above, since SystemCoreClock</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">               variable is updated automatically.</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="group__STM32L1xx__System__Private__Variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>    = 32000000;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;__IO <span class="keyword">const</span> <a class="code" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group__STM32L1xx__System__Private__Variables.html#gadc3a09ae0eab950d1a94c924b0571859">PLLMulTable</a>[9] = {3, 4, 6, 8, 12, 16, 24, 32, 48};</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;__IO <span class="keyword">const</span> <a class="code" href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group__STM32L1xx__System__Private__Variables.html#ga6f9c3580a063d25bfc3acae1db341b12">AHBPrescTable</a>[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__STM32L1xx__System__Exported__types.html#gaa3cd3e43291e81e795d642b79b6088e6">  127</a></span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#if defined (STM32L151xD) || defined (STM32L152xD) || defined (STM32L162xD)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#ifdef DATA_IN_ExtSRAM</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> SystemInit_ExtMemCtl(<span class="keywordtype">void</span>); </div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DATA_IN_ExtSRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32L151xD || STM32L152xD || STM32L162xD */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__System__Private__Functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a> (<span class="keywordtype">void</span>)</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;{</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__STM32L1xx__System__Exported__Functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">  160</a></span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= (<a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x00000100;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (<a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0x88FFC00C;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  </div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= (<a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0xEEFEFFFE;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= (<a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0xFFFBFFFF;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (<a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)0xFF02FFFF;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR = 0x00000000;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#ifdef DATA_IN_ExtSRAM</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  SystemInit_ExtMemCtl(); </div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DATA_IN_ExtSRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    </div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#ifdef VECT_TAB_SRAM</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  SCB-&gt;VTOR = <a class="code" href="group__Peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</a> | <a class="code" href="group__STM32L1xx__System__Private__Defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a>; <span class="comment">/* Vector Table Relocation in Internal SRAM. */</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  SCB-&gt;VTOR = <a class="code" href="group__Peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a> | <a class="code" href="group__STM32L1xx__System__Private__Defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a>; <span class="comment">/* Vector Table Relocation in Internal FLASH. */</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;}</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx__System__Private__Functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> (<span class="keywordtype">void</span>)</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;{</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <a class="code" href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, msirange = 0;</div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group__STM32L1xx__System__Exported__Functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">  229</a></span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="comment">/* Get SYSCLK source -------------------------------------------------------*/</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  tmp = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  </div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="keywordflow">switch</span> (tmp)</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  {</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="keywordflow">case</span> 0x00:  <span class="comment">/* MSI used as system clock */</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;      msirange = (<a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga015acd05a0c052e05e5ad6c32c442232">RCC_ICSCR_MSIRANGE</a>) &gt;&gt; 13;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;      <a class="code" href="group__STM32L1xx__System__Private__Variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = (32768 * (1 &lt;&lt; (msirange + 1)));</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keywordflow">case</span> 0x04:  <span class="comment">/* HSI used as system clock */</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;      <a class="code" href="group__STM32L1xx__System__Private__Variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="group__STM32L1xx__System__Private__Defines.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="keywordflow">case</span> 0x08:  <span class="comment">/* HSE used as system clock */</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;      <a class="code" href="group__STM32L1xx__System__Private__Variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="group__STM32L1xx__System__Private__Defines.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="keywordflow">case</span> 0x0C:  <span class="comment">/* PLL used as system clock */</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;      <span class="comment">/* Get PLL clock source and multiplication factor ----------------------*/</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;      pllmul = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a>;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;      plldiv = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad6d1731e7b6bfda6962dcef892cfdede">RCC_CFGR_PLLDIV</a>;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;      pllmul = <a class="code" href="group__STM32L1xx__System__Private__Variables.html#gadc3a09ae0eab950d1a94c924b0571859">PLLMulTable</a>[(pllmul &gt;&gt; 18)];</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;      plldiv = (plldiv &gt;&gt; 22) + 1;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;      </div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;      pllsource = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;      <span class="keywordflow">if</span> (pllsource == 0x00)</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      {</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        <span class="comment">/* HSI oscillator clock selected as PLL clock entry */</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        <a class="code" href="group__STM32L1xx__System__Private__Variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = (((<a class="code" href="group__STM32L1xx__System__Private__Defines.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>) * pllmul) / plldiv);</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;      }</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;      {</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        <span class="comment">/* HSE selected as PLL clock entry */</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        <a class="code" href="group__STM32L1xx__System__Private__Variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = (((<a class="code" href="group__STM32L1xx__System__Private__Defines.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>) * pllmul) / plldiv);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;      }</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="keywordflow">default</span>: <span class="comment">/* MSI used as system clock */</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;      msirange = (<a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga015acd05a0c052e05e5ad6c32c442232">RCC_ICSCR_MSIRANGE</a>) &gt;&gt; 13;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;      <a class="code" href="group__STM32L1xx__System__Private__Variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = (32768 * (1 &lt;&lt; (msirange + 1)));</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  }</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="comment">/* Compute HCLK clock frequency --------------------------------------------*/</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="comment">/* Get HCLK prescaler */</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  tmp = <a class="code" href="group__STM32L1xx__System__Private__Variables.html#ga6f9c3580a063d25bfc3acae1db341b12">AHBPrescTable</a>[((<a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>) &gt;&gt; 4)];</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="comment">/* HCLK clock frequency */</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <a class="code" href="group__STM32L1xx__System__Private__Variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> &gt;&gt;= tmp;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;}</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#if defined (STM32L151xD) || defined (STM32L152xD) || defined (STM32L162xD)</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#ifdef DATA_IN_ExtSRAM</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="keywordtype">void</span> SystemInit_ExtMemCtl(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;{</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/*-- GPIOs Configuration -----------------------------------------------------*/</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"> +-------------------+--------------------+------------------+------------------+</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"> +                       SRAM pins assignment                                   +</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"> +-------------------+--------------------+------------------+------------------+</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"> | PD0  &lt;-&gt; FSMC_D2  | PE0  &lt;-&gt; FSMC_NBL0 | PF0  &lt;-&gt; FSMC_A0 | PG0 &lt;-&gt; FSMC_A10 |</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"> | PD1  &lt;-&gt; FSMC_D3  | PE1  &lt;-&gt; FSMC_NBL1 | PF1  &lt;-&gt; FSMC_A1 | PG1 &lt;-&gt; FSMC_A11 |</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"> | PD4  &lt;-&gt; FSMC_NOE | PE7  &lt;-&gt; FSMC_D4   | PF2  &lt;-&gt; FSMC_A2 | PG2 &lt;-&gt; FSMC_A12 |</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"> | PD5  &lt;-&gt; FSMC_NWE | PE8  &lt;-&gt; FSMC_D5   | PF3  &lt;-&gt; FSMC_A3 | PG3 &lt;-&gt; FSMC_A13 |</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"> | PD8  &lt;-&gt; FSMC_D13 | PE9  &lt;-&gt; FSMC_D6   | PF4  &lt;-&gt; FSMC_A4 | PG4 &lt;-&gt; FSMC_A14 |</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"> | PD9  &lt;-&gt; FSMC_D14 | PE10 &lt;-&gt; FSMC_D7   | PF5  &lt;-&gt; FSMC_A5 | PG5 &lt;-&gt; FSMC_A15 |</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"> | PD10 &lt;-&gt; FSMC_D15 | PE11 &lt;-&gt; FSMC_D8   | PF12 &lt;-&gt; FSMC_A6 | PG10&lt;-&gt; FSMC_NE2 |</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"> | PD11 &lt;-&gt; FSMC_A16 | PE12 &lt;-&gt; FSMC_D9   | PF13 &lt;-&gt; FSMC_A7 |------------------+</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"> | PD12 &lt;-&gt; FSMC_A17 | PE13 &lt;-&gt; FSMC_D10  | PF14 &lt;-&gt; FSMC_A8 | </span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"> | PD13 &lt;-&gt; FSMC_A18 | PE14 &lt;-&gt; FSMC_D11  | PF15 &lt;-&gt; FSMC_A9 | </span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"> | PD14 &lt;-&gt; FSMC_D0  | PE15 &lt;-&gt; FSMC_D12  |------------------+</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"> | PD15 &lt;-&gt; FSMC_D1  |--------------------+ </span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"> +-------------------+</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="comment">/* Enable GPIOD, GPIOE, GPIOF and GPIOG interface clock */</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR   = 0x000080D8;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  </div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="comment">/* Connect PDx pins to FSMC Alternate function */</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;AFR[0]  = 0x00CC00CC;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;AFR[1]  = 0xCCCCCCCC;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="comment">/* Configure PDx pins in Alternate function mode */</span>  </div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;MODER   = 0xAAAA0A0A;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="comment">/* Configure PDx pins speed to 40 MHz */</span>  </div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;OSPEEDR = 0xFFFF0F0F;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <span class="comment">/* Configure PDx pins Output type to push-pull */</span>  </div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;OTYPER  = 0x00000000;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <span class="comment">/* No pull-up, pull-down for PDx pins */</span> </div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;PUPDR   = 0x00000000;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="comment">/* Connect PEx pins to FSMC Alternate function */</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;AFR[0]  = 0xC00000CC;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;AFR[1]  = 0xCCCCCCCC;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="comment">/* Configure PEx pins in Alternate function mode */</span> </div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;MODER   = 0xAAAA800A;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="comment">/* Configure PEx pins speed to 40 MHz */</span> </div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;OSPEEDR = 0xFFFFC00F;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="comment">/* Configure PEx pins Output type to push-pull */</span>  </div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;OTYPER  = 0x00000000;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="comment">/* No pull-up, pull-down for PEx pins */</span> </div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;PUPDR   = 0x00000000;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="comment">/* Connect PFx pins to FSMC Alternate function */</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;AFR[0]  = 0x00CCCCCC;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;AFR[1]  = 0xCCCC0000;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="comment">/* Configure PFx pins in Alternate function mode */</span>   </div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;MODER   = 0xAA000AAA;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="comment">/* Configure PFx pins speed to 40 MHz */</span> </div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;OSPEEDR = 0xFF000FFF;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="comment">/* Configure PFx pins Output type to push-pull */</span>  </div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;OTYPER  = 0x00000000;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="comment">/* No pull-up, pull-down for PFx pins */</span> </div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;PUPDR   = 0x00000000;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <span class="comment">/* Connect PGx pins to FSMC Alternate function */</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;AFR[0]  = 0x00CCCCCC;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;AFR[1]  = 0x00000C00;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <span class="comment">/* Configure PGx pins in Alternate function mode */</span> </div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;MODER   = 0x00200AAA;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="comment">/* Configure PGx pins speed to 40 MHz */</span> </div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;OSPEEDR = 0x00300FFF;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="comment">/* Configure PGx pins Output type to push-pull */</span>  </div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;OTYPER  = 0x00000000;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="comment">/* No pull-up, pull-down for PGx pins */</span> </div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;PUPDR   = 0x00000000;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  </div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">/*-- FSMC Configuration ------------------------------------------------------*/</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="comment">/* Enable the FSMC interface clock */</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR    = 0x400080D8;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="comment">/* Configure and enable Bank1_SRAM3 */</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[4]  = 0x00001011;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[5]  = 0x00000300;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga422986101f42a8811ae89ac69deb2759">FSMC_Bank1E</a>-&gt;BWTR[4] = 0x0FFFFFFF;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">  Bank1_SRAM3 is configured as follow:</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">  p.FSMC_AddressSetupTime = 0;</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">  p.FSMC_AddressHoldTime = 0;</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">  p.FSMC_DataSetupTime = 3;</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">  p.FSMC_BusTurnAroundDuration = 0;</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">  p.FSMC_CLKDivision = 0;</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">  p.FSMC_DataLatency = 0;</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">  p.FSMC_AccessMode = FSMC_AccessMode_A;</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_Bank = FSMC_Bank1_NORSRAM3;</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_DataAddressMux = FSMC_DataAddressMux_Disable;</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_MemoryType = FSMC_MemoryType_SRAM;</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_16b;</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WrapMode = FSMC_WrapMode_Disable;</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WriteOperation = FSMC_WriteOperation_Enable;</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WaitSignal = FSMC_WaitSignal_Disable;</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WriteBurst = FSMC_WriteBurst_Disable;</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_ReadWriteTimingStruct = &amp;p;</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WriteTimingStruct = &amp;p;</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">  FSMC_NORSRAMInit(&amp;FSMC_NORSRAMInitStructure); </span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">  FSMC_NORSRAMCmd(FSMC_Bank1_NORSRAM3, ENABLE);</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  </div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;}</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DATA_IN_ExtSRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32L151xD || STM32L152xD || STM32L162xD */</span><span class="preprocessor"></span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group__Peripheral__memory__map_html_ga23a9099a5f8fc9c6e253c0eecb2be8db"><div class="ttname"><a href="group__Peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a></div><div class="ttdeci">#define FLASH_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32l152xb_8h_source.html#l00586">stm32l152xb.h:586</a></div></div>
<div class="ttc" id="group__STM32L1xx__System__Private__Functions_html_gae0c36a9591fe6e9c45ecb21a794f0f0f"><div class="ttname"><a href="group__STM32L1xx__System__Private__Functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a></div><div class="ttdeci">void SystemCoreClockUpdate(void)</div><div class="ttdoc">Update SystemCoreClock according to Clock Register Values The SystemCoreClock variable contains the c...</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32l1xx_8c_source.html#l00229">system_stm32l1xx.c:229</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gad6d1731e7b6bfda6962dcef892cfdede"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad6d1731e7b6bfda6962dcef892cfdede">RCC_CFGR_PLLDIV</a></div><div class="ttdeci">#define RCC_CFGR_PLLDIV</div><div class="ttdef"><b>Definition:</b> <a href="stm32l152xb_8h_source.html#l02534">stm32l152xb.h:2534</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga2a759bad07fe730c99f9e1490e646220"><div class="ttname"><a href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a></div><div class="ttdeci">#define FSMC_Bank1</div><div class="ttdef"><b>Definition:</b> <a href="stm32l152xd_8h_source.html#l00857">stm32l152xd.h:857</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga02a2a23a32f9b02166a8c64012842414"><div class="ttname"><a href="group__Peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a></div><div class="ttdeci">#define GPIOG</div><div class="ttdef"><b>Definition:</b> <a href="stm32l152xca_8h_source.html#l00774">stm32l152xca.h:774</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gafe10e66938644ee8054a2426ff23efea"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="ttdeci">#define RCC_CFGR_HPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32l152xb_8h_source.html#l02467">stm32l152xb.h:2467</a></div></div>
<div class="ttc" id="group__STM32L1xx__System__Private__Variables_html_ga6f9c3580a063d25bfc3acae1db341b12"><div class="ttname"><a href="group__STM32L1xx__System__Private__Variables.html#ga6f9c3580a063d25bfc3acae1db341b12">AHBPrescTable</a></div><div class="ttdeci">__IO const uint8_t AHBPrescTable[16]</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32l1xx_8c_source.html#l00129">system_stm32l1xx.c:129</a></div></div>
<div class="ttc" id="group__STM32L1xx__System__Private__Variables_html_gaa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="group__STM32L1xx__System__Private__Variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32l1xx_8c_source.html#l00127">system_stm32l1xx.c:127</a></div></div>
<div class="ttc" id="group__Peripheral__memory__map_html_ga05e8f3d2e5868754a7cd88614955aecc"><div class="ttname"><a href="group__Peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</a></div><div class="ttdeci">#define SRAM_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32l152xb_8h_source.html#l00588">stm32l152xb.h:588</a></div></div>
<div class="ttc" id="jn516x_2platform-conf_8h_html_aba7bc1797add20fe3efdf37ced1182c5"><div class="ttname"><a href="jn516x_2platform-conf_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a></div><div class="ttdeci">unsigned char uint8_t</div><div class="ttdef"><b>Definition:</b> <a href="jn516x_2platform-conf_8h_source.html#l00228">platform-conf.h:228</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga7580b1a929ea9df59725ba9c18eba6ac"><div class="ttname"><a href="group__Peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></div><div class="ttdeci">#define GPIOD</div><div class="ttdef"><b>Definition:</b> <a href="stm32l152xb_8h_source.html#l00701">stm32l152xb.h:701</a></div></div>
<div class="ttc" id="group__STM32L1xx__System__Private__Defines_html_gaeafcff4f57440c60e64812dddd13e7cb"><div class="ttname"><a href="group__STM32L1xx__System__Private__Defines.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a></div><div class="ttdeci">#define HSE_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32l1xx_8c_source.html#l00083">system_stm32l1xx.c:83</a></div></div>
<div class="ttc" id="stm32l1xx_8h_html"><div class="ttname"><a href="stm32l1xx_8h.html">stm32l1xx.h</a></div><div class="ttdoc">CMSIS STM32L1xx Device Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="group__STM32L1xx__System__Private__Functions_html_ga93f514700ccf00d08dbdcff7f1224eb2"><div class="ttname"><a href="group__STM32L1xx__System__Private__Functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a></div><div class="ttdeci">void SystemInit(void)</div><div class="ttdoc">Setup the microcontroller system. Initialize the Embedded Flash Interface, the PLL and update the Sys...</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32l1xx_8c_source.html#l00160">system_stm32l1xx.c:160</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition:</b> <a href="stm32l152xb_8h_source.html#l00705">stm32l152xb.h:705</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga43c3022dede7c9db7a58d3c3409dbc8d"><div class="ttname"><a href="group__Peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a></div><div class="ttdeci">#define GPIOF</div><div class="ttdef"><b>Definition:</b> <a href="stm32l152xca_8h_source.html#l00773">stm32l152xca.h:773</a></div></div>
<div class="ttc" id="group__STM32L1xx__System__Private__Defines_html_ga40e1495541cbb4acbe3f1819bd87a9fe"><div class="ttname"><a href="group__STM32L1xx__System__Private__Defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a></div><div class="ttdeci">#define VECT_TAB_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32l1xx_8c_source.html#l00101">system_stm32l1xx.c:101</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a></div><div class="ttdeci">#define RCC_CFGR_PLLSRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32l152xb_8h_source.html#l02509">stm32l152xb.h:2509</a></div></div>
<div class="ttc" id="jn516x_2platform-conf_8h_html_a06896e8c53f721507066c079052171f8"><div class="ttname"><a href="jn516x_2platform-conf_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a></div><div class="ttdeci">unsigned long uint32_t</div><div class="ttdef"><b>Definition:</b> <a href="jn516x_2platform-conf_8h_source.html#l00230">platform-conf.h:230</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition:</b> <a href="stm32l152xb_8h_source.html#l02457">stm32l152xb.h:2457</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga015acd05a0c052e05e5ad6c32c442232"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga015acd05a0c052e05e5ad6c32c442232">RCC_ICSCR_MSIRANGE</a></div><div class="ttdeci">#define RCC_ICSCR_MSIRANGE</div><div class="ttdef"><b>Definition:</b> <a href="stm32l152xb_8h_source.html#l02435">stm32l152xb.h:2435</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gae04bdb5e8acc47cab1d0532e6b0d0763"><div class="ttname"><a href="group__Peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></div><div class="ttdeci">#define GPIOE</div><div class="ttdef"><b>Definition:</b> <a href="stm32l152xb_8h_source.html#l00702">stm32l152xb.h:702</a></div></div>
<div class="ttc" id="group__STM32L1xx__System__Private__Variables_html_gadc3a09ae0eab950d1a94c924b0571859"><div class="ttname"><a href="group__STM32L1xx__System__Private__Variables.html#gadc3a09ae0eab950d1a94c924b0571859">PLLMulTable</a></div><div class="ttdeci">__IO const uint8_t PLLMulTable[9]</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32l1xx_8c_source.html#l00128">system_stm32l1xx.c:128</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga538fd5df8d890696483a0e901d739309"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a></div><div class="ttdeci">#define RCC_CFGR_PLLMUL</div><div class="ttdef"><b>Definition:</b> <a href="stm32l152xb_8h_source.html#l02516">stm32l152xb.h:2516</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga422986101f42a8811ae89ac69deb2759"><div class="ttname"><a href="group__Peripheral__declaration.html#ga422986101f42a8811ae89ac69deb2759">FSMC_Bank1E</a></div><div class="ttdeci">#define FSMC_Bank1E</div><div class="ttdef"><b>Definition:</b> <a href="stm32l152xd_8h_source.html#l00858">stm32l152xd.h:858</a></div></div>
<div class="ttc" id="group__STM32L1xx__System__Private__Defines_html_gaaa8c76e274d0f6dd2cefb5d0b17fbc37"><div class="ttname"><a href="group__STM32L1xx__System__Private__Defines.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a></div><div class="ttdeci">#define HSI_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32l1xx_8c_source.html#l00089">system_stm32l1xx.c:89</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 10 2017 20:09:20 for Controller by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
