--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 9.96 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 9.96 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.620ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.960ns
  Low pulse: 4.980ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: host/dcm0/CLKIN
  Logical resource: host/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.620ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.960ns
  High pulse: 4.980ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: host/dcm0/CLKIN
  Logical resource: host/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 5.960ns (period - min period limit)
  Period: 9.960ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: host/dcm0/CLKIN
  Logical resource: host/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_host_dcm0_clk0 = PERIOD TIMEGRP "host_dcm0_clk0" 
TS_okHostClk PHASE         -0.93375 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 48509 paths analyzed, 7689 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.645ns.
--------------------------------------------------------------------------------

Paths for end point wi18/ep_datahold_9 (SLICE_X17Y77.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_2 (FF)
  Destination:          wi18/ep_datahold_9 (FF)
  Requirement:          9.960ns
  Data Path Delay:      9.492ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.729 - 0.747)
  Source Clock:         okClk rising at -0.933ns
  Destination Clock:    okClk rising at 9.027ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_2 to wi18/ep_datahold_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y30.AQ      Tcko                  0.525   okHE<36>
                                                       host/core0/core0/ti_addr_2
    SLICE_X9Y49.D4       net (fanout=47)       3.754   okHE<34>
    SLICE_X9Y49.D        Tilo                  0.259   wi18/ti_write_ti_addr[7]_AND_1_o3
                                                       wi18/ti_write_ti_addr[7]_AND_1_o3
    SLICE_X9Y50.C4       net (fanout=1)        0.709   wi18/ti_write_ti_addr[7]_AND_1_o3
    SLICE_X9Y50.C        Tilo                  0.259   wi18/ti_write_ti_addr[7]_AND_1_o1
                                                       wi18/ti_write_ti_addr[7]_AND_1_o4
    SLICE_X17Y77.CE      net (fanout=3)        3.596   wi18/ti_write_ti_addr[7]_AND_1_o
    SLICE_X17Y77.CLK     Tceck                 0.390   wi18/ep_datahold<9>
                                                       wi18/ep_datahold_9
    -------------------------------------------------  ---------------------------
    Total                                      9.492ns (1.433ns logic, 8.059ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_3 (FF)
  Destination:          wi18/ep_datahold_9 (FF)
  Requirement:          9.960ns
  Data Path Delay:      9.434ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.729 - 0.747)
  Source Clock:         okClk rising at -0.933ns
  Destination Clock:    okClk rising at 9.027ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_3 to wi18/ep_datahold_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y30.BQ      Tcko                  0.525   okHE<36>
                                                       host/core0/core0/ti_addr_3
    SLICE_X9Y49.D5       net (fanout=47)       3.696   okHE<35>
    SLICE_X9Y49.D        Tilo                  0.259   wi18/ti_write_ti_addr[7]_AND_1_o3
                                                       wi18/ti_write_ti_addr[7]_AND_1_o3
    SLICE_X9Y50.C4       net (fanout=1)        0.709   wi18/ti_write_ti_addr[7]_AND_1_o3
    SLICE_X9Y50.C        Tilo                  0.259   wi18/ti_write_ti_addr[7]_AND_1_o1
                                                       wi18/ti_write_ti_addr[7]_AND_1_o4
    SLICE_X17Y77.CE      net (fanout=3)        3.596   wi18/ti_write_ti_addr[7]_AND_1_o
    SLICE_X17Y77.CLK     Tceck                 0.390   wi18/ep_datahold<9>
                                                       wi18/ep_datahold_9
    -------------------------------------------------  ---------------------------
    Total                                      9.434ns (1.433ns logic, 8.001ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_4 (FF)
  Destination:          wi18/ep_datahold_9 (FF)
  Requirement:          9.960ns
  Data Path Delay:      9.327ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.729 - 0.747)
  Source Clock:         okClk rising at -0.933ns
  Destination Clock:    okClk rising at 9.027ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_4 to wi18/ep_datahold_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y30.CQ      Tcko                  0.525   okHE<36>
                                                       host/core0/core0/ti_addr_4
    SLICE_X9Y49.D6       net (fanout=46)       3.589   okHE<36>
    SLICE_X9Y49.D        Tilo                  0.259   wi18/ti_write_ti_addr[7]_AND_1_o3
                                                       wi18/ti_write_ti_addr[7]_AND_1_o3
    SLICE_X9Y50.C4       net (fanout=1)        0.709   wi18/ti_write_ti_addr[7]_AND_1_o3
    SLICE_X9Y50.C        Tilo                  0.259   wi18/ti_write_ti_addr[7]_AND_1_o1
                                                       wi18/ti_write_ti_addr[7]_AND_1_o4
    SLICE_X17Y77.CE      net (fanout=3)        3.596   wi18/ti_write_ti_addr[7]_AND_1_o
    SLICE_X17Y77.CLK     Tceck                 0.390   wi18/ep_datahold<9>
                                                       wi18/ep_datahold_9
    -------------------------------------------------  ---------------------------
    Total                                      9.327ns (1.433ns logic, 7.894ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point wi18/ep_datahold_8 (SLICE_X17Y77.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_2 (FF)
  Destination:          wi18/ep_datahold_8 (FF)
  Requirement:          9.960ns
  Data Path Delay:      9.467ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.729 - 0.747)
  Source Clock:         okClk rising at -0.933ns
  Destination Clock:    okClk rising at 9.027ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_2 to wi18/ep_datahold_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y30.AQ      Tcko                  0.525   okHE<36>
                                                       host/core0/core0/ti_addr_2
    SLICE_X9Y49.D4       net (fanout=47)       3.754   okHE<34>
    SLICE_X9Y49.D        Tilo                  0.259   wi18/ti_write_ti_addr[7]_AND_1_o3
                                                       wi18/ti_write_ti_addr[7]_AND_1_o3
    SLICE_X9Y50.C4       net (fanout=1)        0.709   wi18/ti_write_ti_addr[7]_AND_1_o3
    SLICE_X9Y50.C        Tilo                  0.259   wi18/ti_write_ti_addr[7]_AND_1_o1
                                                       wi18/ti_write_ti_addr[7]_AND_1_o4
    SLICE_X17Y77.CE      net (fanout=3)        3.596   wi18/ti_write_ti_addr[7]_AND_1_o
    SLICE_X17Y77.CLK     Tceck                 0.365   wi18/ep_datahold<9>
                                                       wi18/ep_datahold_8
    -------------------------------------------------  ---------------------------
    Total                                      9.467ns (1.408ns logic, 8.059ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_3 (FF)
  Destination:          wi18/ep_datahold_8 (FF)
  Requirement:          9.960ns
  Data Path Delay:      9.409ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.729 - 0.747)
  Source Clock:         okClk rising at -0.933ns
  Destination Clock:    okClk rising at 9.027ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_3 to wi18/ep_datahold_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y30.BQ      Tcko                  0.525   okHE<36>
                                                       host/core0/core0/ti_addr_3
    SLICE_X9Y49.D5       net (fanout=47)       3.696   okHE<35>
    SLICE_X9Y49.D        Tilo                  0.259   wi18/ti_write_ti_addr[7]_AND_1_o3
                                                       wi18/ti_write_ti_addr[7]_AND_1_o3
    SLICE_X9Y50.C4       net (fanout=1)        0.709   wi18/ti_write_ti_addr[7]_AND_1_o3
    SLICE_X9Y50.C        Tilo                  0.259   wi18/ti_write_ti_addr[7]_AND_1_o1
                                                       wi18/ti_write_ti_addr[7]_AND_1_o4
    SLICE_X17Y77.CE      net (fanout=3)        3.596   wi18/ti_write_ti_addr[7]_AND_1_o
    SLICE_X17Y77.CLK     Tceck                 0.365   wi18/ep_datahold<9>
                                                       wi18/ep_datahold_8
    -------------------------------------------------  ---------------------------
    Total                                      9.409ns (1.408ns logic, 8.001ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_4 (FF)
  Destination:          wi18/ep_datahold_8 (FF)
  Requirement:          9.960ns
  Data Path Delay:      9.302ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.729 - 0.747)
  Source Clock:         okClk rising at -0.933ns
  Destination Clock:    okClk rising at 9.027ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_4 to wi18/ep_datahold_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y30.CQ      Tcko                  0.525   okHE<36>
                                                       host/core0/core0/ti_addr_4
    SLICE_X9Y49.D6       net (fanout=46)       3.589   okHE<36>
    SLICE_X9Y49.D        Tilo                  0.259   wi18/ti_write_ti_addr[7]_AND_1_o3
                                                       wi18/ti_write_ti_addr[7]_AND_1_o3
    SLICE_X9Y50.C4       net (fanout=1)        0.709   wi18/ti_write_ti_addr[7]_AND_1_o3
    SLICE_X9Y50.C        Tilo                  0.259   wi18/ti_write_ti_addr[7]_AND_1_o1
                                                       wi18/ti_write_ti_addr[7]_AND_1_o4
    SLICE_X17Y77.CE      net (fanout=3)        3.596   wi18/ti_write_ti_addr[7]_AND_1_o
    SLICE_X17Y77.CLK     Tceck                 0.365   wi18/ep_datahold<9>
                                                       wi18/ep_datahold_8
    -------------------------------------------------  ---------------------------
    Total                                      9.302ns (1.408ns logic, 7.894ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Paths for end point wi15/ep_datahold_14 (SLICE_X45Y87.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_6 (FF)
  Destination:          wi15/ep_datahold_14 (FF)
  Requirement:          9.960ns
  Data Path Delay:      9.355ns (Levels of Logic = 2)
  Clock Path Skew:      -0.076ns (0.671 - 0.747)
  Source Clock:         okClk rising at -0.933ns
  Destination Clock:    okClk rising at 9.027ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_6 to wi15/ep_datahold_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y30.CQ      Tcko                  0.430   okHE<38>
                                                       host/core0/core0/ti_addr_6
    SLICE_X43Y44.B5      net (fanout=46)       3.335   okHE<38>
    SLICE_X43Y44.B       Tilo                  0.259   ep13wirein<3>
                                                       wi15/ti_write_ti_addr[7]_AND_1_o1
    SLICE_X43Y44.A5      net (fanout=1)        0.230   wi15/ti_write_ti_addr[7]_AND_1_o1
    SLICE_X43Y44.A       Tilo                  0.259   ep13wirein<3>
                                                       wi15/ti_write_ti_addr[7]_AND_1_o4
    SLICE_X45Y87.CE      net (fanout=4)        4.434   wi15/ti_write_ti_addr[7]_AND_1_o
    SLICE_X45Y87.CLK     Tceck                 0.408   wi15/ep_datahold<15>
                                                       wi15/ep_datahold_14
    -------------------------------------------------  ---------------------------
    Total                                      9.355ns (1.356ns logic, 7.999ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_2 (FF)
  Destination:          wi15/ep_datahold_14 (FF)
  Requirement:          9.960ns
  Data Path Delay:      9.146ns (Levels of Logic = 2)
  Clock Path Skew:      -0.076ns (0.671 - 0.747)
  Source Clock:         okClk rising at -0.933ns
  Destination Clock:    okClk rising at 9.027ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_2 to wi15/ep_datahold_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y30.AQ      Tcko                  0.525   okHE<36>
                                                       host/core0/core0/ti_addr_2
    SLICE_X42Y44.A6      net (fanout=47)       2.869   okHE<34>
    SLICE_X42Y44.A       Tilo                  0.235   data_stream_5_sel<3>
                                                       wi15/ti_write_ti_addr[7]_AND_1_o3
    SLICE_X43Y44.A4      net (fanout=1)        0.416   wi15/ti_write_ti_addr[7]_AND_1_o3
    SLICE_X43Y44.A       Tilo                  0.259   ep13wirein<3>
                                                       wi15/ti_write_ti_addr[7]_AND_1_o4
    SLICE_X45Y87.CE      net (fanout=4)        4.434   wi15/ti_write_ti_addr[7]_AND_1_o
    SLICE_X45Y87.CLK     Tceck                 0.408   wi15/ep_datahold<15>
                                                       wi15/ep_datahold_14
    -------------------------------------------------  ---------------------------
    Total                                      9.146ns (1.427ns logic, 7.719ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_5 (FF)
  Destination:          wi15/ep_datahold_14 (FF)
  Requirement:          9.960ns
  Data Path Delay:      9.021ns (Levels of Logic = 2)
  Clock Path Skew:      -0.076ns (0.671 - 0.747)
  Source Clock:         okClk rising at -0.933ns
  Destination Clock:    okClk rising at 9.027ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_5 to wi15/ep_datahold_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y30.BQ      Tcko                  0.430   okHE<38>
                                                       host/core0/core0/ti_addr_5
    SLICE_X43Y44.B6      net (fanout=47)       3.001   okHE<37>
    SLICE_X43Y44.B       Tilo                  0.259   ep13wirein<3>
                                                       wi15/ti_write_ti_addr[7]_AND_1_o1
    SLICE_X43Y44.A5      net (fanout=1)        0.230   wi15/ti_write_ti_addr[7]_AND_1_o1
    SLICE_X43Y44.A       Tilo                  0.259   ep13wirein<3>
                                                       wi15/ti_write_ti_addr[7]_AND_1_o4
    SLICE_X45Y87.CE      net (fanout=4)        4.434   wi15/ti_write_ti_addr[7]_AND_1_o
    SLICE_X45Y87.CLK     Tceck                 0.408   wi15/ep_datahold<15>
                                                       wi15/ep_datahold_14
    -------------------------------------------------  ---------------------------
    Total                                      9.021ns (1.356ns logic, 7.665ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_host_dcm0_clk0 = PERIOD TIMEGRP "host_dcm0_clk0" TS_okHostClk PHASE
        -0.93375 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/c0/t_count_rd_0 (SLICE_X10Y6.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/c0/baud_en (FF)
  Destination:          host/core0/core0/a0/c0/t_count_rd_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.263ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.034 - 0.038)
  Source Clock:         okClk rising at 9.027ns
  Destination Clock:    okClk rising at 9.027ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/c0/baud_en to host/core0/core0/a0/c0/t_count_rd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y4.CQ       Tcko                  0.198   host/core0/core0/a0/c0/baud_en
                                                       host/core0/core0/a0/c0/baud_en
    SLICE_X10Y6.CE       net (fanout=25)       0.169   host/core0/core0/a0/c0/baud_en
    SLICE_X10Y6.CLK      Tckce       (-Th)     0.104   host/core0/core0/a0/c0/t_count_rd<0>
                                                       host/core0/core0/a0/c0/t_count_rd_0
    -------------------------------------------------  ---------------------------
    Total                                      0.263ns (0.094ns logic, 0.169ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/c0/t_count_rd_1 (SLICE_X10Y6.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/c0/baud_en (FF)
  Destination:          host/core0/core0/a0/c0/t_count_rd_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.034 - 0.038)
  Source Clock:         okClk rising at 9.027ns
  Destination Clock:    okClk rising at 9.027ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/c0/baud_en to host/core0/core0/a0/c0/t_count_rd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y4.CQ       Tcko                  0.198   host/core0/core0/a0/c0/baud_en
                                                       host/core0/core0/a0/c0/baud_en
    SLICE_X10Y6.CE       net (fanout=25)       0.169   host/core0/core0/a0/c0/baud_en
    SLICE_X10Y6.CLK      Tckce       (-Th)     0.092   host/core0/core0/a0/c0/t_count_rd<0>
                                                       host/core0/core0/a0/c0/t_count_rd_1
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.106ns logic, 0.169ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point ep00wirein<0>_shift4 (SLICE_X20Y83.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep00wirein<0>_shift3 (FF)
  Destination:          ep00wirein<0>_shift4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         okClk rising at 9.027ns
  Destination Clock:    okClk rising at 9.027ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep00wirein<0>_shift3 to ep00wirein<0>_shift4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y83.CQ      Tcko                  0.200   ep00wirein<0>_shift4
                                                       ep00wirein<0>_shift3
    SLICE_X20Y83.DX      net (fanout=1)        0.137   ep00wirein<0>_shift3
    SLICE_X20Y83.CLK     Tckdi       (-Th)    -0.048   ep00wirein<0>_shift4
                                                       ep00wirein<0>_shift4
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_host_dcm0_clk0 = PERIOD TIMEGRP "host_dcm0_clk0" TS_okHostClk PHASE
        -0.93375 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.970ns (period - min period limit)
  Period: 9.960ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: okClk
--------------------------------------------------------------------------------
Slack: 6.390ns (period - min period limit)
  Period: 9.960ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKA
  Logical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X2Y32.CLKA
  Clock network: okClk
--------------------------------------------------------------------------------
Slack: 6.390ns (period - min period limit)
  Period: 9.960ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKA
  Logical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X3Y18.CLKA
  Clock network: okClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD       
  TIMEGRP         
"SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"         
TS_okSysClk / 0.78125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_okSysClk / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.401ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X26Y106.CLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" 
TS_okSysClk /         6.25 PHASE 0.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" TS_okSysClk /
        6.25 PHASE 0.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" 
TS_okSysClk /         6.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" TS_okSysClk /
        6.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" 
TS_okSysClk /         1.5625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" TS_okSysClk /
        1.5625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y36.CLKB
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD 
TIMEGRP         "variable_freq_clk_generator_inst_clkout_i" TS_okSysClk / 0.84 
HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i" TS_okSysClk / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X2Y32.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X3Y18.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X3Y10.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD     
    TIMEGRP         
"SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0"         
TS_SYS_CLK3 / 0.78125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12837 paths analyzed, 1284 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.056ns.
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5 (SLICE_X32Y108.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5 (FF)
  Requirement:          6.400ns
  Data Path Delay:      4.378ns (Levels of Logic = 1)
  Clock Path Skew:      -0.427ns (2.000 - 2.427)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y90.AQ      Tcko                  0.430   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X22Y90.C1      net (fanout=1)        0.544   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X22Y90.C       Tilo                  0.255   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X32Y108.SR     net (fanout=56)       2.916   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X32Y108.CLK    Trck                  0.233   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5
    -------------------------------------------------  ---------------------------
    Total                                      4.378ns (0.918ns logic, 3.460ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5 (FF)
  Requirement:          12.800ns
  Data Path Delay:      4.535ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (0.593 - 0.637)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y89.AQ      Tcko                  0.525   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X22Y90.C5      net (fanout=3)        0.606   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X22Y90.C       Tilo                  0.255   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X32Y108.SR     net (fanout=56)       2.916   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X32Y108.CLK    Trck                  0.233   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5
    -------------------------------------------------  ---------------------------
    Total                                      4.535ns (1.013ns logic, 3.522ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4 (SLICE_X32Y108.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4 (FF)
  Requirement:          6.400ns
  Data Path Delay:      4.367ns (Levels of Logic = 1)
  Clock Path Skew:      -0.427ns (2.000 - 2.427)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y90.AQ      Tcko                  0.430   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X22Y90.C1      net (fanout=1)        0.544   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X22Y90.C       Tilo                  0.255   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X32Y108.SR     net (fanout=56)       2.916   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X32Y108.CLK    Trck                  0.222   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4
    -------------------------------------------------  ---------------------------
    Total                                      4.367ns (0.907ns logic, 3.460ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      4.524ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (0.593 - 0.637)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y89.AQ      Tcko                  0.525   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X22Y90.C5      net (fanout=3)        0.606   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X22Y90.C       Tilo                  0.255   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X32Y108.SR     net (fanout=56)       2.916   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X32Y108.CLK    Trck                  0.222   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.002ns logic, 3.522ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6 (SLICE_X32Y108.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6 (FF)
  Requirement:          6.400ns
  Data Path Delay:      4.344ns (Levels of Logic = 1)
  Clock Path Skew:      -0.427ns (2.000 - 2.427)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y90.AQ      Tcko                  0.430   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X22Y90.C1      net (fanout=1)        0.544   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X22Y90.C       Tilo                  0.255   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X32Y108.SR     net (fanout=56)       2.916   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X32Y108.CLK    Trck                  0.199   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6
    -------------------------------------------------  ---------------------------
    Total                                      4.344ns (0.884ns logic, 3.460ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6 (FF)
  Requirement:          12.800ns
  Data Path Delay:      4.501ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (0.593 - 0.637)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y89.AQ      Tcko                  0.525   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X22Y90.C5      net (fanout=3)        0.606   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X22Y90.C       Tilo                  0.255   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X32Y108.SR     net (fanout=56)       2.916   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X32Y108.CLK    Trck                  0.199   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6
    -------------------------------------------------  ---------------------------
    Total                                      4.501ns (0.979ns logic, 3.522ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0"
        TS_SYS_CLK3 / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (SLICE_X4Y106.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y106.CQ      Tcko                  0.200   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3
    SLICE_X4Y106.C5      net (fanout=3)        0.074   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<3>
    SLICE_X4Y106.CLK     Tah         (-Th)    -0.121   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<4>1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.321ns logic, 0.074ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase (SLICE_X0Y106.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y106.DQ      Tcko                  0.200   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase
    SLICE_X0Y106.D6      net (fanout=3)        0.024   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase
    SLICE_X0Y106.CLK     Tah         (-Th)    -0.190   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/Mmux_state[3]_AddressPhase_MUX_76_o11
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 (SLICE_X4Y106.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y106.DQ      Tcko                  0.200   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5
    SLICE_X4Y106.D6      net (fanout=2)        0.024   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
    SLICE_X4Y106.CLK     Tah         (-Th)    -0.190   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<5>1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0"
        TS_SYS_CLK3 / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.401ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X26Y106.CLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0" 
TS_SYS_CLK3 /         6.25 PHASE 0.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0" TS_SYS_CLK3 /
        6.25 PHASE 0.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0" 
TS_SYS_CLK3 /         6.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0" TS_SYS_CLK3 /
        6.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0 
= PERIOD TIMEGRP         
"SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0" TS_SYS_CLK3         
/ 1.5625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4315 paths analyzed, 2048 endpoints analyzed, 9 failing endpoints
 9 timing errors detected. (9 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 3320.000ns.
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10 (SLICE_X13Y87.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -10.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.310ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -8.666ns (4.449 - 13.115)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y87.AQ      Tcko                  0.476   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<10>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10
    SLICE_X13Y87.AX      net (fanout=1)        0.720   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<10>
    SLICE_X13Y87.CLK     Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<10>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10
    -------------------------------------------------  ---------------------------
    Total                                      1.310ns (0.590ns logic, 0.720ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5 (SLICE_X8Y83.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -10.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.287ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -8.667ns (4.458 - 13.125)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y82.BQ       Tcko                  0.430   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5
    SLICE_X8Y83.DX       net (fanout=1)        0.743   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<5>
    SLICE_X8Y83.CLK      Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<5>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.287ns (0.544ns logic, 0.743ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8 (SLICE_X8Y83.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -10.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.273ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -8.667ns (4.458 - 13.125)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y82.DMUX     Tshcko                0.518   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8
    SLICE_X8Y83.CX       net (fanout=1)        0.641   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8>
    SLICE_X8Y83.CLK      Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<5>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.273ns (0.632ns logic, 0.641ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0" TS_SYS_CLK3
        / 1.5625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y22.DIA31), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_7 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.303ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.076 - 0.075)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_7 to SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y46.AQ       Tcko                  0.198   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_10
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_7
    RAMB16_X0Y22.DIA31   net (fanout=2)        0.158   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_7
    RAMB16_X0Y22.CLKA    Trckd_DIA   (-Th)     0.053   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.303ns (0.145ns logic, 0.158ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_20 (SLICE_X20Y82.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_19 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_19 to SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y82.CQ      Tcko                  0.200   SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r<20>
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_19
    SLICE_X20Y82.DX      net (fanout=1)        0.137   SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r<19>
    SLICE_X20Y82.CLK     Tckdi       (-Th)    -0.048   SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r<20>
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_20
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_11 (SLICE_X24Y83.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_10 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_10 to SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y83.CQ      Tcko                  0.200   SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r<11>
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_10
    SLICE_X24Y83.DX      net (fanout=1)        0.137   SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r<10>
    SLICE_X24Y83.CLK     Tckdi       (-Th)    -0.048   SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r<11>
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_11
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0" TS_SYS_CLK3
        / 1.5625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y36.CLKB
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_variable_freq_clk_generator_inst_clkout_i_0 = PERIOD 
TIMEGRP         "variable_freq_clk_generator_inst_clkout_i_0" TS_SYS_CLK3 / 
0.84 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 358574 paths analyzed, 7293 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.576ns.
--------------------------------------------------------------------------------

Paths for end point DAC_pre_register_5_12 (SLICE_X29Y79.A5), 218 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_stream_3_sel_0 (FF)
  Destination:          DAC_pre_register_5_12 (FF)
  Requirement:          11.904ns
  Data Path Delay:      11.562ns (Levels of Logic = 4)
  Clock Path Skew:      0.021ns (0.732 - 0.711)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: data_stream_3_sel_0 to DAC_pre_register_5_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y41.AQ      Tcko                  0.525   data_stream_3_sel<3>
                                                       data_stream_3_sel_0
    SLICE_X22Y46.D5      net (fanout=64)       3.014   data_stream_3_sel<0>
    SLICE_X22Y46.BMUX    Topdb                 0.481   data_stream_3<12>
                                                       Mmux_data_stream_3_63
                                                       Mmux_data_stream_3_4_f7_2
                                                       Mmux_data_stream_3_2_f8_2
    SLICE_X22Y69.D1      net (fanout=9)        4.412   data_stream_3<12>
    SLICE_X22Y69.CMUX    Topdc                 0.456   N1157
                                                       Mmux_DAC_stream_sel_5[3]_GND_1_o_wide_mux_296_OUT_73
                                                       Mmux_DAC_stream_sel_5[3]_GND_1_o_wide_mux_296_OUT_5_f7_2
    SLICE_X22Y69.A2      net (fanout=1)        0.741   Mmux_DAC_stream_sel_5[3]_GND_1_o_wide_mux_296_OUT_5_f73
    SLICE_X22Y69.A       Tilo                  0.254   N1157
                                                       main_state[31]_PWR_1_o_select_462_OUT<4>_SW1
    SLICE_X29Y79.A5      net (fanout=1)        1.306   N1157
    SLICE_X29Y79.CLK     Tas                   0.373   DAC_pre_register_5<15>
                                                       main_state[31]_PWR_1_o_select_462_OUT<4>
                                                       DAC_pre_register_5_12
    -------------------------------------------------  ---------------------------
    Total                                     11.562ns (2.089ns logic, 9.473ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_stream_3_sel_0 (FF)
  Destination:          DAC_pre_register_5_12 (FF)
  Requirement:          11.904ns
  Data Path Delay:      11.510ns (Levels of Logic = 4)
  Clock Path Skew:      0.021ns (0.732 - 0.711)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: data_stream_3_sel_0 to DAC_pre_register_5_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y41.AQ      Tcko                  0.525   data_stream_3_sel<3>
                                                       data_stream_3_sel_0
    SLICE_X22Y46.C5      net (fanout=64)       2.988   data_stream_3_sel<0>
    SLICE_X22Y46.BMUX    Topcb                 0.455   data_stream_3<12>
                                                       Mmux_data_stream_3_57
                                                       Mmux_data_stream_3_4_f7_2
                                                       Mmux_data_stream_3_2_f8_2
    SLICE_X22Y69.D1      net (fanout=9)        4.412   data_stream_3<12>
    SLICE_X22Y69.CMUX    Topdc                 0.456   N1157
                                                       Mmux_DAC_stream_sel_5[3]_GND_1_o_wide_mux_296_OUT_73
                                                       Mmux_DAC_stream_sel_5[3]_GND_1_o_wide_mux_296_OUT_5_f7_2
    SLICE_X22Y69.A2      net (fanout=1)        0.741   Mmux_DAC_stream_sel_5[3]_GND_1_o_wide_mux_296_OUT_5_f73
    SLICE_X22Y69.A       Tilo                  0.254   N1157
                                                       main_state[31]_PWR_1_o_select_462_OUT<4>_SW1
    SLICE_X29Y79.A5      net (fanout=1)        1.306   N1157
    SLICE_X29Y79.CLK     Tas                   0.373   DAC_pre_register_5<15>
                                                       main_state[31]_PWR_1_o_select_462_OUT<4>
                                                       DAC_pre_register_5_12
    -------------------------------------------------  ---------------------------
    Total                                     11.510ns (2.063ns logic, 9.447ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_stream_3_sel_1 (FF)
  Destination:          DAC_pre_register_5_12 (FF)
  Requirement:          11.904ns
  Data Path Delay:      11.411ns (Levels of Logic = 4)
  Clock Path Skew:      0.021ns (0.732 - 0.711)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: data_stream_3_sel_1 to DAC_pre_register_5_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y41.BQ      Tcko                  0.525   data_stream_3_sel<3>
                                                       data_stream_3_sel_1
    SLICE_X22Y46.D1      net (fanout=64)       2.863   data_stream_3_sel<1>
    SLICE_X22Y46.BMUX    Topdb                 0.481   data_stream_3<12>
                                                       Mmux_data_stream_3_63
                                                       Mmux_data_stream_3_4_f7_2
                                                       Mmux_data_stream_3_2_f8_2
    SLICE_X22Y69.D1      net (fanout=9)        4.412   data_stream_3<12>
    SLICE_X22Y69.CMUX    Topdc                 0.456   N1157
                                                       Mmux_DAC_stream_sel_5[3]_GND_1_o_wide_mux_296_OUT_73
                                                       Mmux_DAC_stream_sel_5[3]_GND_1_o_wide_mux_296_OUT_5_f7_2
    SLICE_X22Y69.A2      net (fanout=1)        0.741   Mmux_DAC_stream_sel_5[3]_GND_1_o_wide_mux_296_OUT_5_f73
    SLICE_X22Y69.A       Tilo                  0.254   N1157
                                                       main_state[31]_PWR_1_o_select_462_OUT<4>_SW1
    SLICE_X29Y79.A5      net (fanout=1)        1.306   N1157
    SLICE_X29Y79.CLK     Tas                   0.373   DAC_pre_register_5<15>
                                                       main_state[31]_PWR_1_o_select_462_OUT<4>
                                                       DAC_pre_register_5_12
    -------------------------------------------------  ---------------------------
    Total                                     11.411ns (2.089ns logic, 9.322ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point DAC_output_3/DAC_DIN (SLICE_X22Y96.A5), 18519 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_3_4 (FF)
  Destination:          DAC_output_3/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      11.493ns (Levels of Logic = 12)
  Clock Path Skew:      -0.046ns (0.599 - 0.645)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_3_4 to DAC_output_3/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y95.AQ       Tcko                  0.430   DAC_register_3<4>
                                                       DAC_register_3_4
    SLICE_X8Y95.A5       net (fanout=4)        0.875   DAC_register_3<4>
    SLICE_X8Y95.COUT     Topcya                0.472   DAC_register_3<5>
                                                       DAC_register_3<4>_rt
                                                       DAC_output_3/Madd_add_result_cy<7>
    SLICE_X8Y96.CIN      net (fanout=1)        0.003   DAC_output_3/Madd_add_result_cy<7>
    SLICE_X8Y96.COUT     Tbyp                  0.091   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg
                                                       DAC_output_3/Madd_add_result_cy<11>
    SLICE_X8Y97.CIN      net (fanout=1)        0.003   DAC_output_3/Madd_add_result_cy<11>
    SLICE_X8Y97.CMUX     Tcinc                 0.289   DAC_output_3/add_result<15>
                                                       DAC_output_3/Madd_add_result_xor<15>
    SLICE_X9Y99.A4       net (fanout=8)        0.929   DAC_output_3/add_result<14>
    SLICE_X9Y99.A        Tilo                  0.259   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_556_o
                                                       DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_561_o1431
    SLICE_X11Y97.D6      net (fanout=17)       0.918   DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_561_o143
    SLICE_X11Y97.D       Tilo                  0.259   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_554_o
                                                       DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_561_o17
    SLICE_X6Y95.C4       net (fanout=1)        1.384   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_554_o
    SLICE_X6Y95.CMUX     Tilo                  0.430   DAC_output_3/DAC_input_suppressed<12>
                                                       DAC_output_3/Mmux_DAC_input_scaled<12>_3
                                                       DAC_output_3/Mmux_DAC_input_scaled<12>_2_f7
    SLICE_X9Y95.B5       net (fanout=1)        0.710   DAC_output_3/DAC_input_scaled<12>
    SLICE_X9Y95.B        Tilo                  0.259   DAC_register_3<4>
                                                       DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o51
    SLICE_X12Y95.D5      net (fanout=1)        0.659   DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o5
    SLICE_X12Y95.D       Tilo                  0.235   DAC_register_3<6>
                                                       DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o53
    SLICE_X12Y95.C6      net (fanout=1)        0.143   DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o53
    SLICE_X12Y95.C       Tilo                  0.235   DAC_register_3<6>
                                                       DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o57
    SLICE_X22Y98.D5      net (fanout=1)        1.306   DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o57
    SLICE_X22Y98.D       Tilo                  0.254   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data<3>
                                                       DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o513
    SLICE_X22Y96.B6      net (fanout=1)        0.510   DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o4
    SLICE_X22Y96.B       Tilo                  0.254   DAC_output_3/DAC_DIN
                                                       DAC_output_3/main_state[31]_GND_65_o_Select_37_o5
    SLICE_X22Y96.A5      net (fanout=1)        0.247   DAC_output_3/main_state[31]_GND_65_o_Select_37_o5
    SLICE_X22Y96.CLK     Tas                   0.339   DAC_output_3/DAC_DIN
                                                       DAC_output_3/main_state[31]_GND_65_o_Select_37_o6
                                                       DAC_output_3/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     11.493ns (3.806ns logic, 7.687ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_3_4 (FF)
  Destination:          DAC_output_3/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      11.375ns (Levels of Logic = 12)
  Clock Path Skew:      -0.046ns (0.599 - 0.645)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_3_4 to DAC_output_3/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y95.AQ       Tcko                  0.430   DAC_register_3<4>
                                                       DAC_register_3_4
    SLICE_X8Y95.AX       net (fanout=4)        0.948   DAC_register_3<4>
    SLICE_X8Y95.COUT     Taxcy                 0.281   DAC_register_3<5>
                                                       DAC_output_3/Madd_add_result_cy<7>
    SLICE_X8Y96.CIN      net (fanout=1)        0.003   DAC_output_3/Madd_add_result_cy<7>
    SLICE_X8Y96.COUT     Tbyp                  0.091   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg
                                                       DAC_output_3/Madd_add_result_cy<11>
    SLICE_X8Y97.CIN      net (fanout=1)        0.003   DAC_output_3/Madd_add_result_cy<11>
    SLICE_X8Y97.CMUX     Tcinc                 0.289   DAC_output_3/add_result<15>
                                                       DAC_output_3/Madd_add_result_xor<15>
    SLICE_X9Y99.A4       net (fanout=8)        0.929   DAC_output_3/add_result<14>
    SLICE_X9Y99.A        Tilo                  0.259   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_556_o
                                                       DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_561_o1431
    SLICE_X11Y97.D6      net (fanout=17)       0.918   DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_561_o143
    SLICE_X11Y97.D       Tilo                  0.259   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_554_o
                                                       DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_561_o17
    SLICE_X6Y95.C4       net (fanout=1)        1.384   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_554_o
    SLICE_X6Y95.CMUX     Tilo                  0.430   DAC_output_3/DAC_input_suppressed<12>
                                                       DAC_output_3/Mmux_DAC_input_scaled<12>_3
                                                       DAC_output_3/Mmux_DAC_input_scaled<12>_2_f7
    SLICE_X9Y95.B5       net (fanout=1)        0.710   DAC_output_3/DAC_input_scaled<12>
    SLICE_X9Y95.B        Tilo                  0.259   DAC_register_3<4>
                                                       DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o51
    SLICE_X12Y95.D5      net (fanout=1)        0.659   DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o5
    SLICE_X12Y95.D       Tilo                  0.235   DAC_register_3<6>
                                                       DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o53
    SLICE_X12Y95.C6      net (fanout=1)        0.143   DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o53
    SLICE_X12Y95.C       Tilo                  0.235   DAC_register_3<6>
                                                       DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o57
    SLICE_X22Y98.D5      net (fanout=1)        1.306   DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o57
    SLICE_X22Y98.D       Tilo                  0.254   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data<3>
                                                       DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o513
    SLICE_X22Y96.B6      net (fanout=1)        0.510   DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o4
    SLICE_X22Y96.B       Tilo                  0.254   DAC_output_3/DAC_DIN
                                                       DAC_output_3/main_state[31]_GND_65_o_Select_37_o5
    SLICE_X22Y96.A5      net (fanout=1)        0.247   DAC_output_3/main_state[31]_GND_65_o_Select_37_o5
    SLICE_X22Y96.CLK     Tas                   0.339   DAC_output_3/DAC_DIN
                                                       DAC_output_3/main_state[31]_GND_65_o_Select_37_o6
                                                       DAC_output_3/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     11.375ns (3.615ns logic, 7.760ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_3_4 (FF)
  Destination:          DAC_output_3/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      11.346ns (Levels of Logic = 12)
  Clock Path Skew:      -0.046ns (0.599 - 0.645)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_3_4 to DAC_output_3/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y95.AQ       Tcko                  0.430   DAC_register_3<4>
                                                       DAC_register_3_4
    SLICE_X8Y95.A5       net (fanout=4)        0.875   DAC_register_3<4>
    SLICE_X8Y95.COUT     Topcya                0.472   DAC_register_3<5>
                                                       DAC_register_3<4>_rt
                                                       DAC_output_3/Madd_add_result_cy<7>
    SLICE_X8Y96.CIN      net (fanout=1)        0.003   DAC_output_3/Madd_add_result_cy<7>
    SLICE_X8Y96.COUT     Tbyp                  0.091   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg
                                                       DAC_output_3/Madd_add_result_cy<11>
    SLICE_X8Y97.CIN      net (fanout=1)        0.003   DAC_output_3/Madd_add_result_cy<11>
    SLICE_X8Y97.AMUX     Tcina                 0.210   DAC_output_3/add_result<15>
                                                       DAC_output_3/Madd_add_result_xor<15>
    SLICE_X6Y100.A2      net (fanout=15)       1.280   DAC_output_3/add_result<12>
    SLICE_X6Y100.A       Tilo                  0.254   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[3]_MUX_530_o
                                                       DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_533_o1121
    SLICE_X10Y99.D6      net (fanout=4)        0.854   DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_533_o112
    SLICE_X10Y99.D       Tilo                  0.254   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg<6>
                                                       DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_533_o131
    SLICE_X8Y98.D6       net (fanout=1)        0.531   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[1]_MUX_532_o
    SLICE_X8Y98.CMUX     Topdc                 0.402   DAC_output_3/DAC_input_suppressed<4>
                                                       DAC_output_3/Mmux_DAC_input_scaled<4>_4
                                                       DAC_output_3/Mmux_DAC_input_scaled<4>_2_f7
    SLICE_X9Y95.B4       net (fanout=1)        1.246   DAC_output_3/DAC_input_scaled<4>
    SLICE_X9Y95.B        Tilo                  0.259   DAC_register_3<4>
                                                       DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o51
    SLICE_X12Y95.D5      net (fanout=1)        0.659   DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o5
    SLICE_X12Y95.D       Tilo                  0.235   DAC_register_3<6>
                                                       DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o53
    SLICE_X12Y95.C6      net (fanout=1)        0.143   DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o53
    SLICE_X12Y95.C       Tilo                  0.235   DAC_register_3<6>
                                                       DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o57
    SLICE_X22Y98.D5      net (fanout=1)        1.306   DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o57
    SLICE_X22Y98.D       Tilo                  0.254   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data<3>
                                                       DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o513
    SLICE_X22Y96.B6      net (fanout=1)        0.510   DAC_output_3/Mmux_channel[5]_DAC_DIN_Mux_30_o4
    SLICE_X22Y96.B       Tilo                  0.254   DAC_output_3/DAC_DIN
                                                       DAC_output_3/main_state[31]_GND_65_o_Select_37_o5
    SLICE_X22Y96.A5      net (fanout=1)        0.247   DAC_output_3/main_state[31]_GND_65_o_Select_37_o5
    SLICE_X22Y96.CLK     Tas                   0.339   DAC_output_3/DAC_DIN
                                                       DAC_output_3/main_state[31]_GND_65_o_Select_37_o6
                                                       DAC_output_3/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     11.346ns (3.689ns logic, 7.657ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point RAM_addr_rd_2 (SLICE_X23Y41.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               channel_3 (FF)
  Destination:          RAM_addr_rd_2 (FF)
  Requirement:          11.904ns
  Data Path Delay:      11.466ns (Levels of Logic = 2)
  Clock Path Skew:      -0.073ns (0.696 - 0.769)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: channel_3 to RAM_addr_rd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.CQ      Tcko                  0.430   channel<3>
                                                       channel_3
    SLICE_X27Y45.B4      net (fanout=140)      4.148   channel<3>
    SLICE_X27Y45.B       Tilo                  0.259   GND_1_o_GND_1_o_equal_115_o
                                                       GND_1_o_GND_1_o_equal_115_o<5>1
    SLICE_X30Y63.D2      net (fanout=36)       3.276   GND_1_o_GND_1_o_equal_115_o
    SLICE_X30Y63.D       Tilo                  0.254   MOSI_cmd_D<15>
                                                       main_state__n3733_inv1
    SLICE_X23Y41.CE      net (fanout=3)        2.691   _n3733_inv
    SLICE_X23Y41.CLK     Tceck                 0.408   RAM_addr_rd<3>
                                                       RAM_addr_rd_2
    -------------------------------------------------  ---------------------------
    Total                                     11.466ns (1.351ns logic, 10.115ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               channel_2 (FF)
  Destination:          RAM_addr_rd_2 (FF)
  Requirement:          11.904ns
  Data Path Delay:      10.985ns (Levels of Logic = 2)
  Clock Path Skew:      -0.073ns (0.696 - 0.769)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: channel_2 to RAM_addr_rd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.AQ      Tcko                  0.430   channel<3>
                                                       channel_2
    SLICE_X27Y45.B6      net (fanout=134)      3.667   channel<2>
    SLICE_X27Y45.B       Tilo                  0.259   GND_1_o_GND_1_o_equal_115_o
                                                       GND_1_o_GND_1_o_equal_115_o<5>1
    SLICE_X30Y63.D2      net (fanout=36)       3.276   GND_1_o_GND_1_o_equal_115_o
    SLICE_X30Y63.D       Tilo                  0.254   MOSI_cmd_D<15>
                                                       main_state__n3733_inv1
    SLICE_X23Y41.CE      net (fanout=3)        2.691   _n3733_inv
    SLICE_X23Y41.CLK     Tceck                 0.408   RAM_addr_rd<3>
                                                       RAM_addr_rd_2
    -------------------------------------------------  ---------------------------
    Total                                     10.985ns (1.351ns logic, 9.634ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               channel_4 (FF)
  Destination:          RAM_addr_rd_2 (FF)
  Requirement:          11.904ns
  Data Path Delay:      11.018ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.696 - 0.723)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: channel_4 to RAM_addr_rd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y81.AQ      Tcko                  0.525   channel<5>
                                                       channel_4
    SLICE_X27Y45.B1      net (fanout=70)       3.605   channel<4>
    SLICE_X27Y45.B       Tilo                  0.259   GND_1_o_GND_1_o_equal_115_o
                                                       GND_1_o_GND_1_o_equal_115_o<5>1
    SLICE_X30Y63.D2      net (fanout=36)       3.276   GND_1_o_GND_1_o_equal_115_o
    SLICE_X30Y63.D       Tilo                  0.254   MOSI_cmd_D<15>
                                                       main_state__n3733_inv1
    SLICE_X23Y41.CE      net (fanout=3)        2.691   _n3733_inv
    SLICE_X23Y41.CLK     Tceck                 0.408   RAM_addr_rd<3>
                                                       RAM_addr_rd_2
    -------------------------------------------------  ---------------------------
    Total                                     11.018ns (1.446ns logic, 9.572ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_variable_freq_clk_generator_inst_clkout_i_0 = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i_0" TS_SYS_CLK3 / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6 (SLICE_X4Y81.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y81.CQ       Tcko                  0.200   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6
    SLICE_X4Y81.C5       net (fanout=1)        0.061   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<6>
    SLICE_X4Y81.CLK      Tah         (-Th)    -0.121   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<6>_rt
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5 (SLICE_X4Y81.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y81.BQ       Tcko                  0.200   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5
    SLICE_X4Y81.B5       net (fanout=1)        0.071   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<5>
    SLICE_X4Y81.CLK      Tah         (-Th)    -0.121   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<5>_rt
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.321ns logic, 0.071ns route)
                                                       (81.9% logic, 18.1% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2 (SLICE_X5Y83.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y83.CQ       Tcko                  0.198   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2
    SLICE_X5Y83.C5       net (fanout=1)        0.052   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<2>
    SLICE_X5Y83.CLK      Tah         (-Th)    -0.155   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<2>_rt
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i_0 = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i_0" TS_SYS_CLK3 / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X2Y32.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X3Y18.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X3Y10.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE 
COMP "okUH<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.841ns.
--------------------------------------------------------------------------------

Paths for end point host/iob_regs[15].regin0 (ILOGIC_X25Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.159ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<15> (PAD)
  Destination:          host/iob_regs[15].regin0 (FF)
  Destination Clock:    okClk rising at -0.933ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.790ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<15> to host/iob_regs[15].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.397   okUHU<15>
                                                       okUHU<15>
                                                       host/iob_regs[15].iobf0/IBUF
                                                       ProtoComp833.IMUX.22
    ILOGIC_X25Y1.D       net (fanout=1)        0.303   host/iobf0_o<15>
    ILOGIC_X25Y1.CLK0    Tidock                1.723   host/okHC<20>
                                                       ProtoComp13.D2OFFBYP_SRC.5
                                                       host/iob_regs[15].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[15].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp840.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.432   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X25Y1.CLK0    net (fanout=618)      1.963   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (-3.848ns logic, 6.638ns route)

--------------------------------------------------------------------------------

Paths for end point host/iob_regs[10].regin0 (ILOGIC_X2Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.181ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<10> (PAD)
  Destination:          host/iob_regs[10].regin0 (FF)
  Destination Clock:    okClk rising at -0.933ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.812ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<10> to host/iob_regs[10].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W4.I                 Tiopi                 1.397   okUHU<10>
                                                       okUHU<10>
                                                       host/iob_regs[10].iobf0/IBUF
                                                       ProtoComp833.IMUX.17
    ILOGIC_X2Y1.D        net (fanout=1)        0.303   host/iobf0_o<10>
    ILOGIC_X2Y1.CLK0     Tidock                1.723   host/okHC<15>
                                                       ProtoComp13.D2OFFBYP_SRC
                                                       host/iob_regs[10].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[10].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp840.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.432   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X2Y1.CLK0     net (fanout=618)      1.985   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.812ns (-3.848ns logic, 6.660ns route)

--------------------------------------------------------------------------------

Paths for end point host/iob_regs[12].regin0 (ILOGIC_X7Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.181ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<12> (PAD)
  Destination:          host/iob_regs[12].regin0 (FF)
  Destination Clock:    okClk rising at -0.933ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.812ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<12> to host/iob_regs[12].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA6.I                Tiopi                 1.397   okUHU<12>
                                                       okUHU<12>
                                                       host/iob_regs[12].iobf0/IBUF
                                                       ProtoComp833.IMUX.19
    ILOGIC_X7Y1.D        net (fanout=1)        0.303   host/iobf0_o<12>
    ILOGIC_X7Y1.CLK0     Tidock                1.723   host/okHC<17>
                                                       ProtoComp13.D2OFFBYP_SRC.2
                                                       host/iob_regs[12].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[12].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp840.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.432   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X7Y1.CLK0     net (fanout=618)      1.985   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.812ns (-3.848ns logic, 6.660ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE COMP "okUH<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/iob_regs[3].regin0 (ILOGIC_X20Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.147ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<3> (PAD)
  Destination:          host/iob_regs[3].regin0 (FF)
  Destination Clock:    okClk rising at -0.933ns
  Requirement:          2.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.863ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<3> to host/iob_regs[3].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.627   okUHU<3>
                                                       okUHU<3>
                                                       host/iob_regs[3].iobf0/IBUF
                                                       ProtoComp833.IMUX.28
    ILOGIC_X20Y2.D       net (fanout=1)        0.095   host/iobf0_o<3>
    ILOGIC_X20Y2.CLK0    Tiockd      (-Th)    -0.630   host/okHC<8>
                                                       ProtoComp13.D2OFFBYP_SRC.13
                                                       host/iob_regs[3].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[3].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp840.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.292   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X20Y2.CLK0    net (fanout=618)      0.988   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.863ns (-1.372ns logic, 3.235ns route)

--------------------------------------------------------------------------------

Paths for end point host/iob_regs[13].regin0 (ILOGIC_X21Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.148ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<13> (PAD)
  Destination:          host/iob_regs[13].regin0 (FF)
  Destination Clock:    okClk rising at -0.933ns
  Requirement:          2.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.862ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<13> to host/iob_regs[13].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U13.I                Tiopi                 0.627   okUHU<13>
                                                       okUHU<13>
                                                       host/iob_regs[13].iobf0/IBUF
                                                       ProtoComp833.IMUX.20
    ILOGIC_X21Y2.D       net (fanout=1)        0.095   host/iobf0_o<13>
    ILOGIC_X21Y2.CLK0    Tiockd      (-Th)    -0.630   host/okHC<18>
                                                       ProtoComp13.D2OFFBYP_SRC.3
                                                       host/iob_regs[13].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[13].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp840.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.292   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X21Y2.CLK0    net (fanout=618)      0.987   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.862ns (-1.372ns logic, 3.234ns route)

--------------------------------------------------------------------------------

Paths for end point host/iob_regs[8].regin0 (ILOGIC_X8Y3.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.156ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<8> (PAD)
  Destination:          host/iob_regs[8].regin0 (FF)
  Destination Clock:    okClk rising at -0.933ns
  Requirement:          2.000ns
  Data Path Delay:      1.381ns (Levels of Logic = 2)
  Clock Path Delay:     1.883ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<8> to host/iob_regs[8].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.627   okUHU<8>
                                                       okUHU<8>
                                                       host/iob_regs[8].iobf0/IBUF
                                                       ProtoComp833.IMUX.33
    ILOGIC_X8Y3.D        net (fanout=1)        0.124   host/iobf0_o<8>
    ILOGIC_X8Y3.CLK0     Tiockd      (-Th)    -0.630   host/okHC<13>
                                                       ProtoComp13.D2OFFBYP_SRC.18
                                                       host/iob_regs[8].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.381ns (1.257ns logic, 0.124ns route)
                                                       (91.0% logic, 9.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[8].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp840.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.292   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X8Y3.CLK0     net (fanout=618)      1.008   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.883ns (-1.372ns logic, 3.255ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP 
"okUH<0>" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 64 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.141ns.
--------------------------------------------------------------------------------

Paths for end point okUHU<17> (AA10.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.859ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[17].regout0 (FF)
  Destination:          okUHU<17> (PAD)
  Source Clock:         okClk rising at -0.933ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.239ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[17].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp840.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X12Y3.CLK0    net (fanout=618)      2.404   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (-4.537ns logic, 7.776ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[17].regout0 to okUHU<17>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X12Y3.OQ      Tockq                 1.080   host/regout0_q<17>
                                                       host/iob_regs[17].regout0
    AA10.O               net (fanout=1)        0.438   host/regout0_q<17>
    AA10.PAD             Tioop                 2.042   okUHU<17>
                                                       host/iob_regs[17].iobf0/OBUFT
                                                       okUHU<17>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.240ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[17].regvalid (FF)
  Destination:          okUHU<17> (PAD)
  Source Clock:         okClk rising at -0.933ns
  Requirement:          8.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Clock Path Delay:     3.239ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[17].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp840.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X12Y3.CLK0    net (fanout=618)      2.404   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (-4.537ns logic, 7.776ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[17].regvalid to okUHU<17>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X12Y3.TQ      Tockq                 0.699   host/regout0_q<17>
                                                       host/iob_regs[17].regvalid
    AA10.T               net (fanout=1)        0.438   host/regvalid_q<17>
    AA10.PAD             Tiotp                 2.042   okUHU<17>
                                                       host/iob_regs[17].iobf0/OBUFT
                                                       okUHU<17>
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (2.741ns logic, 0.438ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<30> (Y5.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.860ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[30].regout0 (FF)
  Destination:          okUHU<30> (PAD)
  Source Clock:         okClk rising at -0.933ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[30].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp840.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X5Y3.CLK0     net (fanout=618)      2.403   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (-4.537ns logic, 7.775ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[30].regout0 to okUHU<30>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y3.OQ       Tockq                 1.080   host/regout0_q<30>
                                                       host/iob_regs[30].regout0
    Y5.O                 net (fanout=1)        0.438   host/regout0_q<30>
    Y5.PAD               Tioop                 2.042   okUHU<30>
                                                       host/iob_regs[30].iobf0/OBUFT
                                                       okUHU<30>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.241ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[30].regvalid (FF)
  Destination:          okUHU<30> (PAD)
  Source Clock:         okClk rising at -0.933ns
  Requirement:          8.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Clock Path Delay:     3.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[30].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp840.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X5Y3.CLK0     net (fanout=618)      2.403   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (-4.537ns logic, 7.775ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[30].regvalid to okUHU<30>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y3.TQ       Tockq                 0.699   host/regout0_q<30>
                                                       host/iob_regs[30].regvalid
    Y5.T                 net (fanout=1)        0.438   host/regvalid_q<30>
    Y5.PAD               Tiotp                 2.042   okUHU<30>
                                                       host/iob_regs[30].iobf0/OBUFT
                                                       okUHU<30>
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (2.741ns logic, 0.438ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<24> (T10.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.860ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[24].regout0 (FF)
  Destination:          okUHU<24> (PAD)
  Source Clock:         okClk rising at -0.933ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[24].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp840.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X6Y3.CLK0     net (fanout=618)      2.403   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (-4.537ns logic, 7.775ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[24].regout0 to okUHU<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X6Y3.OQ       Tockq                 1.080   host/regout0_q<24>
                                                       host/iob_regs[24].regout0
    T10.O                net (fanout=1)        0.438   host/regout0_q<24>
    T10.PAD              Tioop                 2.042   okUHU<24>
                                                       host/iob_regs[24].iobf0/OBUFT
                                                       okUHU<24>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.241ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[24].regvalid (FF)
  Destination:          okUHU<24> (PAD)
  Source Clock:         okClk rising at -0.933ns
  Requirement:          8.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Clock Path Delay:     3.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[24].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp840.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X6Y3.CLK0     net (fanout=618)      2.403   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (-4.537ns logic, 7.775ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[24].regvalid to okUHU<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X6Y3.TQ       Tockq                 0.699   host/regout0_q<24>
                                                       host/iob_regs[24].regvalid
    T10.T                net (fanout=1)        0.438   host/regvalid_q<24>
    T10.PAD              Tiotp                 2.042   okUHU<24>
                                                       host/iob_regs[24].iobf0/OBUFT
                                                       okUHU<24>
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (2.741ns logic, 0.438ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okUHU<15> (AA20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  1.872ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[15].regout0 (FF)
  Destination:          okUHU<15> (PAD)
  Source Clock:         okClk rising at -0.933ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[15].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp840.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X25Y1.CLK0    net (fanout=618)      0.933   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.306ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[15].regout0 to okUHU<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.OQ      Tockq                 0.336   host/regout0_q<15>
                                                       host/iob_regs[15].regout0
    AA20.O               net (fanout=1)        0.268   host/regout0_q<15>
    AA20.PAD             Tioop                 0.756   okUHU<15>
                                                       host/iob_regs[15].iobf0/OBUFT
                                                       okUHU<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.764ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[15].regvalid (FF)
  Destination:          okUHU<15> (PAD)
  Source Clock:         okClk rising at -0.933ns
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[15].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp840.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X25Y1.CLK0    net (fanout=618)      0.933   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.306ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[15].regvalid to okUHU<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.TQ      Tockq                 0.228   host/regout0_q<15>
                                                       host/iob_regs[15].regvalid
    AA20.T               net (fanout=1)        0.268   host/regvalid_q<15>
    AA20.PAD             Tiotp                 0.756   okUHU<15>
                                                       host/iob_regs[15].iobf0/OBUFT
                                                       okUHU<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.984ns logic, 0.268ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<25> (Y17.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  1.872ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[25].regout0 (FF)
  Destination:          okUHU<25> (PAD)
  Source Clock:         okClk rising at -0.933ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[25].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp840.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X19Y1.CLK0    net (fanout=618)      0.933   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.306ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[25].regout0 to okUHU<25>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X19Y1.OQ      Tockq                 0.336   host/regout0_q<25>
                                                       host/iob_regs[25].regout0
    Y17.O                net (fanout=1)        0.268   host/regout0_q<25>
    Y17.PAD              Tioop                 0.756   okUHU<25>
                                                       host/iob_regs[25].iobf0/OBUFT
                                                       okUHU<25>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.764ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[25].regvalid (FF)
  Destination:          okUHU<25> (PAD)
  Source Clock:         okClk rising at -0.933ns
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[25].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp840.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X19Y1.CLK0    net (fanout=618)      0.933   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.306ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[25].regvalid to okUHU<25>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X19Y1.TQ      Tockq                 0.228   host/regout0_q<25>
                                                       host/iob_regs[25].regvalid
    Y17.T                net (fanout=1)        0.268   host/regvalid_q<25>
    Y17.PAD              Tiotp                 0.756   okUHU<25>
                                                       host/iob_regs[25].iobf0/OBUFT
                                                       okUHU<25>
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.984ns logic, 0.268ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<23> (T15.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  1.873ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[23].regout0 (FF)
  Destination:          okUHU<23> (PAD)
  Source Clock:         okClk rising at -0.933ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.721ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[23].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp840.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X23Y0.CLK0    net (fanout=618)      0.934   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (-1.306ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[23].regout0 to okUHU<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X23Y0.OQ      Tockq                 0.336   host/regout0_q<23>
                                                       host/iob_regs[23].regout0
    T15.O                net (fanout=1)        0.268   host/regout0_q<23>
    T15.PAD              Tioop                 0.756   okUHU<23>
                                                       host/iob_regs[23].iobf0/OBUFT
                                                       okUHU<23>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.765ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[23].regvalid (FF)
  Destination:          okUHU<23> (PAD)
  Source Clock:         okClk rising at -0.933ns
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Delay:     1.721ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[23].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp840.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X23Y0.CLK0    net (fanout=618)      0.934   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (-1.306ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[23].regvalid to okUHU<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X23Y0.TQ      Tockq                 0.228   host/regout0_q<23>
                                                       host/iob_regs[23].regvalid
    T15.T                net (fanout=1)        0.268   host/regvalid_q<23>
    T15.PAD              Tiotp                 0.756   okUHU<23>
                                                       host/iob_regs[23].iobf0/OBUFT
                                                       okUHU<23>
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.984ns logic, 0.268ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP 
"okUH<0>" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.141ns.
--------------------------------------------------------------------------------

Paths for end point okHU<0> (AA8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.859ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/regctrlout1 (FF)
  Destination:          okHU<0> (PAD)
  Source Clock:         okClk rising at -0.933ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.239ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/regctrlout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp840.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X10Y3.CLK0    net (fanout=618)      2.404   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (-4.537ns logic, 7.776ns route)

  Maximum Data Path at Slow Process Corner: host/regctrlout1 to okHU<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X10Y3.OQ      Tockq                 1.080   okHU_0_OBUF
                                                       host/regctrlout1
    AA8.O                net (fanout=1)        0.438   okHU_0_OBUF
    AA8.PAD              Tioop                 2.042   okHU<0>
                                                       okHU_0_OBUF
                                                       okHU<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Paths for end point okHU<2> (AB5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.860ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/regctrlout0 (FF)
  Destination:          okHU<2> (PAD)
  Source Clock:         okClk rising at -0.933ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/regctrlout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp840.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X5Y2.CLK0     net (fanout=618)      2.403   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (-4.537ns logic, 7.775ns route)

  Maximum Data Path at Slow Process Corner: host/regctrlout0 to okHU<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y2.OQ       Tockq                 1.080   okHU_2_OBUF
                                                       host/regctrlout0
    AB5.O                net (fanout=1)        0.438   okHU_2_OBUF
    AB5.PAD              Tioop                 2.042   okHU<2>
                                                       okHU_2_OBUF
                                                       okHU<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHU<2> (AB5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.945ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/regctrlout0 (FF)
  Destination:          okHU<2> (PAD)
  Source Clock:         okClk rising at -0.933ns
  Data Path Delay:      1.411ns (Levels of Logic = 1)
  Clock Path Delay:     1.742ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/regctrlout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp840.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X5Y2.CLK0     net (fanout=618)      0.955   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.742ns (-1.306ns logic, 3.048ns route)

  Minimum Data Path at Fast Process Corner: host/regctrlout0 to okHU<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y2.OQ       Tockq                 0.336   okHU_2_OBUF
                                                       host/regctrlout0
    AB5.O                net (fanout=1)        0.319   okHU_2_OBUF
    AB5.PAD              Tioop                 0.756   okHU<2>
                                                       okHU_2_OBUF
                                                       okHU<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (1.092ns logic, 0.319ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

Paths for end point okHU<0> (AA8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.946ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/regctrlout1 (FF)
  Destination:          okHU<0> (PAD)
  Source Clock:         okClk rising at -0.933ns
  Data Path Delay:      1.411ns (Levels of Logic = 1)
  Clock Path Delay:     1.743ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/regctrlout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp840.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X10Y3.CLK0    net (fanout=618)      0.956   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.743ns (-1.306ns logic, 3.049ns route)

  Minimum Data Path at Fast Process Corner: host/regctrlout1 to okHU<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X10Y3.OQ      Tockq                 0.336   okHU_0_OBUF
                                                       host/regctrlout1
    AA8.O                net (fanout=1)        0.319   okHU_0_OBUF
    AA8.PAD              Tioop                 0.756   okHU<0>
                                                       okHU_0_OBUF
                                                       okHU<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (1.092ns logic, 0.319ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE 
COMP "okUH<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.820ns.
--------------------------------------------------------------------------------

Paths for end point host/regctrlin0a (ILOGIC_X4Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.180ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<1> (PAD)
  Destination:          host/regctrlin0a (FF)
  Destination Clock:    okClk rising at -0.933ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.811ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<1> to host/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.397   okUH<1>
                                                       okUH<1>
                                                       okUH_1_IBUF
                                                       ProtoComp840.IMUX.1
    ILOGIC_X4Y1.D        net (fanout=1)        0.303   okUH_1_IBUF
    ILOGIC_X4Y1.CLK0     Tidock                1.723   host/okHC<1>
                                                       ProtoComp13.D2OFFBYP_SRC.6
                                                       host/regctrlin0a
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp840.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.432   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X4Y1.CLK0     net (fanout=618)      1.984   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (-3.848ns logic, 6.659ns route)

--------------------------------------------------------------------------------

Paths for end point host/regctrlin2a (ILOGIC_X5Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.251ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<3> (PAD)
  Destination:          host/regctrlin2a (FF)
  Destination Clock:    okClk rising at -0.933ns
  Requirement:          2.000ns
  Data Path Delay:      3.353ns (Levels of Logic = 2)
  Clock Path Delay:     2.812ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<3> to host/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y6.I                 Tiopi                 1.397   okUH<3>
                                                       okUH<3>
                                                       okUH_3_IBUF
                                                       ProtoComp840.IMUX.3
    ILOGIC_X5Y0.D        net (fanout=1)        0.233   okUH_3_IBUF
    ILOGIC_X5Y0.CLK0     Tidock                1.723   host/okHC<3>
                                                       ProtoComp13.D2OFFBYP_SRC.8
                                                       host/regctrlin2a
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (3.120ns logic, 0.233ns route)
                                                       (93.1% logic, 6.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp840.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.432   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X5Y0.CLK0     net (fanout=618)      1.985   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.812ns (-3.848ns logic, 6.660ns route)

--------------------------------------------------------------------------------

Paths for end point host/regctrlin3a (ILOGIC_X26Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.289ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<4> (PAD)
  Destination:          host/regctrlin3a (FF)
  Destination Clock:    okClk rising at -0.933ns
  Requirement:          2.000ns
  Data Path Delay:      3.292ns (Levels of Logic = 2)
  Clock Path Delay:     2.789ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<4> to host/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB21.I               Tiopi                 1.397   okUH<4>
                                                       okUH<4>
                                                       okUH_4_IBUF
                                                       ProtoComp840.IMUX.4
    ILOGIC_X26Y2.D       net (fanout=1)        0.172   okUH_4_IBUF
    ILOGIC_X26Y2.CLK0    Tidock                1.723   host/okHC<4>
                                                       ProtoComp13.D2OFFBYP_SRC.9
                                                       host/regctrlin3a
    -------------------------------------------------  ---------------------------
    Total                                      3.292ns (3.120ns logic, 0.172ns route)
                                                       (94.8% logic, 5.2% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp840.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.432   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X26Y2.CLK0    net (fanout=618)      1.962   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.789ns (-3.848ns logic, 6.637ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "okUH<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/regctrlin1a (ILOGIC_X4Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<2> (PAD)
  Destination:          host/regctrlin1a (FF)
  Destination Clock:    okClk rising at -0.933ns
  Requirement:          0.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.883ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<2> to host/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.627   okUH<2>
                                                       okUH<2>
                                                       okUH_2_IBUF
                                                       ProtoComp840.IMUX.2
    ILOGIC_X4Y2.D        net (fanout=1)        0.095   okUH_2_IBUF
    ILOGIC_X4Y2.CLK0     Tiockd      (-Th)    -0.630   host/okHC<2>
                                                       ProtoComp13.D2OFFBYP_SRC.7
                                                       host/regctrlin1a
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp840.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.292   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X4Y2.CLK0     net (fanout=618)      1.008   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.883ns (-1.372ns logic, 3.255ns route)

--------------------------------------------------------------------------------

Paths for end point host/regctrlin3a (ILOGIC_X26Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<4> (PAD)
  Destination:          host/regctrlin3a (FF)
  Destination Clock:    okClk rising at -0.933ns
  Requirement:          0.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.862ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<4> to host/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB21.I               Tiopi                 0.627   okUH<4>
                                                       okUH<4>
                                                       okUH_4_IBUF
                                                       ProtoComp840.IMUX.4
    ILOGIC_X26Y2.D       net (fanout=1)        0.095   okUH_4_IBUF
    ILOGIC_X26Y2.CLK0    Tiockd      (-Th)    -0.630   host/okHC<4>
                                                       ProtoComp13.D2OFFBYP_SRC.9
                                                       host/regctrlin3a
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp840.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.292   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X26Y2.CLK0    net (fanout=618)      0.987   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.862ns (-1.372ns logic, 3.234ns route)

--------------------------------------------------------------------------------

Paths for end point host/regctrlin2a (ILOGIC_X5Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.186ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<3> (PAD)
  Destination:          host/regctrlin2a (FF)
  Destination Clock:    okClk rising at -0.933ns
  Requirement:          0.000ns
  Data Path Delay:      1.413ns (Levels of Logic = 2)
  Clock Path Delay:     1.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<3> to host/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y6.I                 Tiopi                 0.627   okUH<3>
                                                       okUH<3>
                                                       okUH_3_IBUF
                                                       ProtoComp840.IMUX.3
    ILOGIC_X5Y0.D        net (fanout=1)        0.156   okUH_3_IBUF
    ILOGIC_X5Y0.CLK0     Tiockd      (-Th)    -0.630   host/okHC<3>
                                                       ProtoComp13.D2OFFBYP_SRC.8
                                                       host/regctrlin2a
    -------------------------------------------------  ---------------------------
    Total                                      1.413ns (1.257ns logic, 0.156ns route)
                                                       (89.0% logic, 11.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp840.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.292   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X5Y0.CLK0     net (fanout=618)      1.010   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (-1.372ns logic, 3.257ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |      9.960ns|      5.340ns|      9.645ns|            0|            0|            0|        48509|
| TS_host_dcm0_clk0             |      9.960ns|      9.645ns|          N/A|            0|            0|        48509|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_okSysClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okSysClk                    |     10.000ns|      5.340ns|      9.994ns|            0|            0|            0|            0|
| TS_SDRAM_FIFO_inst_memc3_infra|     12.800ns|      2.666ns|          N/A|            0|            0|            0|            0|
| structure_inst_mcb_drp_clk_buf|             |             |             |             |             |             |             |
| g_in                          |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_180     |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_0       |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      6.400ns|      3.570ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk0_bufg_in   |             |             |             |             |             |             |             |
| TS_variable_freq_clk_generator|     11.905ns|      3.570ns|          N/A|            0|            0|            0|            0|
| _inst_clkout_i                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_SYS_CLK3
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK3                    |     10.000ns|      5.340ns|   5187.500ns|            0|            9|            0|       375726|
| TS_SDRAM_FIFO_inst_memc3_infra|     12.800ns|     11.056ns|          N/A|            0|            0|        12837|            0|
| structure_inst_mcb_drp_clk_buf|             |             |             |             |             |             |             |
| g_in_0                        |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_180_0   |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_0_0     |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      6.400ns|   3320.000ns|          N/A|            9|            0|         4315|            0|
| structure_inst_clk0_bufg_in_0 |             |             |             |             |             |             |             |
| TS_variable_freq_clk_generator|     11.905ns|     11.576ns|          N/A|            0|            0|       358574|            0|
| _inst_clkout_i_0              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock okUH<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
okUH<1>     |    1.820(R)|      SLOW  |   -0.216(R)|      FAST  |okClk             |  -0.933|
okUH<2>     |    1.690(R)|      SLOW  |   -0.127(R)|      FAST  |okClk             |  -0.933|
okUH<3>     |    1.749(R)|      SLOW  |   -0.186(R)|      FAST  |okClk             |  -0.933|
okUH<4>     |    1.711(R)|      SLOW  |   -0.148(R)|      FAST  |okClk             |  -0.933|
okUHU<0>    |    1.748(R)|      SLOW  |   -0.185(R)|      FAST  |okClk             |  -0.933|
okUHU<1>    |    1.818(R)|      SLOW  |   -0.214(R)|      FAST  |okClk             |  -0.933|
okUHU<2>    |    1.779(R)|      SLOW  |   -0.175(R)|      FAST  |okClk             |  -0.933|
okUHU<3>    |    1.710(R)|      SLOW  |   -0.147(R)|      FAST  |okClk             |  -0.933|
okUHU<4>    |    1.780(R)|      SLOW  |   -0.176(R)|      FAST  |okClk             |  -0.933|
okUHU<5>    |    1.771(R)|      SLOW  |   -0.208(R)|      FAST  |okClk             |  -0.933|
okUHU<6>    |    1.749(R)|      SLOW  |   -0.186(R)|      FAST  |okClk             |  -0.933|
okUHU<7>    |    1.819(R)|      SLOW  |   -0.215(R)|      FAST  |okClk             |  -0.933|
okUHU<8>    |    1.760(R)|      SLOW  |   -0.156(R)|      FAST  |okClk             |  -0.933|
okUHU<9>    |    1.749(R)|      SLOW  |   -0.186(R)|      FAST  |okClk             |  -0.933|
okUHU<10>   |    1.819(R)|      SLOW  |   -0.215(R)|      FAST  |okClk             |  -0.933|
okUHU<11>   |    1.749(R)|      SLOW  |   -0.186(R)|      FAST  |okClk             |  -0.933|
okUHU<12>   |    1.819(R)|      SLOW  |   -0.215(R)|      FAST  |okClk             |  -0.933|
okUHU<13>   |    1.711(R)|      SLOW  |   -0.148(R)|      FAST  |okClk             |  -0.933|
okUHU<14>   |    1.781(R)|      SLOW  |   -0.177(R)|      FAST  |okClk             |  -0.933|
okUHU<15>   |    1.841(R)|      SLOW  |   -0.237(R)|      FAST  |okClk             |  -0.933|
------------+------------+------------+------------+------------+------------------+--------+

Clock okUH<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
okHU<0>     |         6.141(R)|      SLOW  |         1.946(R)|      FAST  |okClk             |  -0.933|
okHU<2>     |         6.140(R)|      SLOW  |         1.945(R)|      FAST  |okClk             |  -0.933|
okUHU<0>    |         6.091(R)|      SLOW  |         1.788(R)|      FAST  |okClk             |  -0.933|
okUHU<1>    |         6.091(R)|      SLOW  |         1.788(R)|      FAST  |okClk             |  -0.933|
okUHU<2>    |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |okClk             |  -0.933|
okUHU<3>    |         6.118(R)|      SLOW  |         1.815(R)|      FAST  |okClk             |  -0.933|
okUHU<4>    |         6.118(R)|      SLOW  |         1.815(R)|      FAST  |okClk             |  -0.933|
okUHU<5>    |         6.068(R)|      SLOW  |         1.765(R)|      FAST  |okClk             |  -0.933|
okUHU<6>    |         6.090(R)|      SLOW  |         1.787(R)|      FAST  |okClk             |  -0.933|
okUHU<7>    |         6.090(R)|      SLOW  |         1.787(R)|      FAST  |okClk             |  -0.933|
okUHU<8>    |         6.139(R)|      SLOW  |         1.836(R)|      FAST  |okClk             |  -0.933|
okUHU<9>    |         6.090(R)|      SLOW  |         1.787(R)|      FAST  |okClk             |  -0.933|
okUHU<10>   |         6.090(R)|      SLOW  |         1.787(R)|      FAST  |okClk             |  -0.933|
okUHU<11>   |         6.089(R)|      SLOW  |         1.786(R)|      FAST  |okClk             |  -0.933|
okUHU<12>   |         6.089(R)|      SLOW  |         1.786(R)|      FAST  |okClk             |  -0.933|
okUHU<13>   |         6.117(R)|      SLOW  |         1.814(R)|      FAST  |okClk             |  -0.933|
okUHU<14>   |         6.117(R)|      SLOW  |         1.814(R)|      FAST  |okClk             |  -0.933|
okUHU<15>   |         6.067(R)|      SLOW  |         1.764(R)|      FAST  |okClk             |  -0.933|
okUHU<16>   |         6.068(R)|      SLOW  |         1.765(R)|      FAST  |okClk             |  -0.933|
okUHU<17>   |         6.141(R)|      SLOW  |         1.838(R)|      FAST  |okClk             |  -0.933|
okUHU<18>   |         6.118(R)|      SLOW  |         1.815(R)|      FAST  |okClk             |  -0.933|
okUHU<19>   |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |okClk             |  -0.933|
okUHU<20>   |         6.117(R)|      SLOW  |         1.814(R)|      FAST  |okClk             |  -0.933|
okUHU<21>   |         6.118(R)|      SLOW  |         1.815(R)|      FAST  |okClk             |  -0.933|
okUHU<22>   |         6.118(R)|      SLOW  |         1.815(R)|      FAST  |okClk             |  -0.933|
okUHU<23>   |         6.068(R)|      SLOW  |         1.765(R)|      FAST  |okClk             |  -0.933|
okUHU<24>   |         6.140(R)|      SLOW  |         1.837(R)|      FAST  |okClk             |  -0.933|
okUHU<25>   |         6.067(R)|      SLOW  |         1.764(R)|      FAST  |okClk             |  -0.933|
okUHU<26>   |         6.119(R)|      SLOW  |         1.816(R)|      FAST  |okClk             |  -0.933|
okUHU<27>   |         6.117(R)|      SLOW  |         1.814(R)|      FAST  |okClk             |  -0.933|
okUHU<28>   |         6.140(R)|      SLOW  |         1.837(R)|      FAST  |okClk             |  -0.933|
okUHU<29>   |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |okClk             |  -0.933|
okUHU<30>   |         6.140(R)|      SLOW  |         1.837(R)|      FAST  |okClk             |  -0.933|
okUHU<31>   |         6.089(R)|      SLOW  |         1.786(R)|      FAST  |okClk             |  -0.933|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock okUH<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
okUH<0>        |    9.645|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clkn       |   11.576|         |         |         |
sys_clkp       |   11.576|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clkn       |   11.576|         |         |         |
sys_clkp       |   11.576|         |         |         |
---------------+---------+---------+---------+---------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE COMP "okUH<0>"         "RISING";
Worst Case Data Window 1.694; Ideal Clock Offset To Actual Clock 0.994; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
okUHU<0>          |    1.748(R)|      SLOW  |   -0.185(R)|      FAST  |    0.252|    2.185|       -0.967|
okUHU<1>          |    1.818(R)|      SLOW  |   -0.214(R)|      FAST  |    0.182|    2.214|       -1.016|
okUHU<2>          |    1.779(R)|      SLOW  |   -0.175(R)|      FAST  |    0.221|    2.175|       -0.977|
okUHU<3>          |    1.710(R)|      SLOW  |   -0.147(R)|      FAST  |    0.290|    2.147|       -0.928|
okUHU<4>          |    1.780(R)|      SLOW  |   -0.176(R)|      FAST  |    0.220|    2.176|       -0.978|
okUHU<5>          |    1.771(R)|      SLOW  |   -0.208(R)|      FAST  |    0.229|    2.208|       -0.990|
okUHU<6>          |    1.749(R)|      SLOW  |   -0.186(R)|      FAST  |    0.251|    2.186|       -0.968|
okUHU<7>          |    1.819(R)|      SLOW  |   -0.215(R)|      FAST  |    0.181|    2.215|       -1.017|
okUHU<8>          |    1.760(R)|      SLOW  |   -0.156(R)|      FAST  |    0.240|    2.156|       -0.958|
okUHU<9>          |    1.749(R)|      SLOW  |   -0.186(R)|      FAST  |    0.251|    2.186|       -0.968|
okUHU<10>         |    1.819(R)|      SLOW  |   -0.215(R)|      FAST  |    0.181|    2.215|       -1.017|
okUHU<11>         |    1.749(R)|      SLOW  |   -0.186(R)|      FAST  |    0.251|    2.186|       -0.968|
okUHU<12>         |    1.819(R)|      SLOW  |   -0.215(R)|      FAST  |    0.181|    2.215|       -1.017|
okUHU<13>         |    1.711(R)|      SLOW  |   -0.148(R)|      FAST  |    0.289|    2.148|       -0.930|
okUHU<14>         |    1.781(R)|      SLOW  |   -0.177(R)|      FAST  |    0.219|    2.177|       -0.979|
okUHU<15>         |    1.841(R)|      SLOW  |   -0.237(R)|      FAST  |    0.159|    2.237|       -1.039|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.841|         -  |      -0.147|         -  |    0.159|    2.147|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "okUH<0>"         "RISING";
Worst Case Data Window 1.693; Ideal Clock Offset To Actual Clock -0.026; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
okUH<1>           |    1.820(R)|      SLOW  |   -0.216(R)|      FAST  |    0.180|    0.216|       -0.018|
okUH<2>           |    1.690(R)|      SLOW  |   -0.127(R)|      FAST  |    0.310|    0.127|        0.092|
okUH<3>           |    1.749(R)|      SLOW  |   -0.186(R)|      FAST  |    0.251|    0.186|        0.033|
okUH<4>           |    1.711(R)|      SLOW  |   -0.148(R)|      FAST  |    0.289|    0.148|        0.070|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.820|         -  |      -0.127|         -  |    0.180|    0.127|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
Bus Skew: 0.074 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
okUHU<0>                                       |        6.091|      SLOW  |        1.788|      FAST  |         0.024|
okUHU<1>                                       |        6.091|      SLOW  |        1.788|      FAST  |         0.024|
okUHU<2>                                       |        6.120|      SLOW  |        1.817|      FAST  |         0.053|
okUHU<3>                                       |        6.118|      SLOW  |        1.815|      FAST  |         0.051|
okUHU<4>                                       |        6.118|      SLOW  |        1.815|      FAST  |         0.051|
okUHU<5>                                       |        6.068|      SLOW  |        1.765|      FAST  |         0.001|
okUHU<6>                                       |        6.090|      SLOW  |        1.787|      FAST  |         0.023|
okUHU<7>                                       |        6.090|      SLOW  |        1.787|      FAST  |         0.023|
okUHU<8>                                       |        6.139|      SLOW  |        1.836|      FAST  |         0.072|
okUHU<9>                                       |        6.090|      SLOW  |        1.787|      FAST  |         0.023|
okUHU<10>                                      |        6.090|      SLOW  |        1.787|      FAST  |         0.023|
okUHU<11>                                      |        6.089|      SLOW  |        1.786|      FAST  |         0.022|
okUHU<12>                                      |        6.089|      SLOW  |        1.786|      FAST  |         0.022|
okUHU<13>                                      |        6.117|      SLOW  |        1.814|      FAST  |         0.050|
okUHU<14>                                      |        6.117|      SLOW  |        1.814|      FAST  |         0.050|
okUHU<15>                                      |        6.067|      SLOW  |        1.764|      FAST  |         0.000|
okUHU<16>                                      |        6.068|      SLOW  |        1.765|      FAST  |         0.001|
okUHU<17>                                      |        6.141|      SLOW  |        1.838|      FAST  |         0.074|
okUHU<18>                                      |        6.118|      SLOW  |        1.815|      FAST  |         0.051|
okUHU<19>                                      |        6.120|      SLOW  |        1.817|      FAST  |         0.053|
okUHU<20>                                      |        6.117|      SLOW  |        1.814|      FAST  |         0.050|
okUHU<21>                                      |        6.118|      SLOW  |        1.815|      FAST  |         0.051|
okUHU<22>                                      |        6.118|      SLOW  |        1.815|      FAST  |         0.051|
okUHU<23>                                      |        6.068|      SLOW  |        1.765|      FAST  |         0.001|
okUHU<24>                                      |        6.140|      SLOW  |        1.837|      FAST  |         0.073|
okUHU<25>                                      |        6.067|      SLOW  |        1.764|      FAST  |         0.000|
okUHU<26>                                      |        6.119|      SLOW  |        1.816|      FAST  |         0.052|
okUHU<27>                                      |        6.117|      SLOW  |        1.814|      FAST  |         0.050|
okUHU<28>                                      |        6.140|      SLOW  |        1.837|      FAST  |         0.073|
okUHU<29>                                      |        6.120|      SLOW  |        1.817|      FAST  |         0.053|
okUHU<30>                                      |        6.140|      SLOW  |        1.837|      FAST  |         0.073|
okUHU<31>                                      |        6.089|      SLOW  |        1.786|      FAST  |         0.022|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
Bus Skew: 0.001 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
okHU<0>                                        |        6.141|      SLOW  |        1.946|      FAST  |         0.001|
okHU<2>                                        |        6.140|      SLOW  |        1.945|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 9  Score: 91454  (Setup/Max: 91454, Hold: 0)

Constraints cover 424321 paths, 0 nets, and 37625 connections

Design statistics:
   Minimum period: 3320.000ns{1}   (Maximum frequency:   0.301MHz)
   Minimum input required time before clock:   1.841ns
   Minimum output required time after clock:   6.141ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 18 15:51:26 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 582 MB



