# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 407 \
    name in_data_63_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_63_load \
    op interface \
    ports { in_data_63_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 408 \
    name in_data_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_load \
    op interface \
    ports { in_data_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 409 \
    name in_data_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_1_load \
    op interface \
    ports { in_data_1_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 410 \
    name in_data_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_2_load \
    op interface \
    ports { in_data_2_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 411 \
    name in_data_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_3_load \
    op interface \
    ports { in_data_3_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 412 \
    name in_data_4_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_4_load \
    op interface \
    ports { in_data_4_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 413 \
    name in_data_5_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_5_load \
    op interface \
    ports { in_data_5_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 414 \
    name in_data_6_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_6_load \
    op interface \
    ports { in_data_6_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 415 \
    name in_data_7_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_7_load \
    op interface \
    ports { in_data_7_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 416 \
    name in_data_8_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_8_load \
    op interface \
    ports { in_data_8_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 417 \
    name in_data_9_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_9_load \
    op interface \
    ports { in_data_9_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 418 \
    name in_data_10_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_10_load \
    op interface \
    ports { in_data_10_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 419 \
    name in_data_11_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_11_load \
    op interface \
    ports { in_data_11_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 420 \
    name in_data_12_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_12_load \
    op interface \
    ports { in_data_12_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 421 \
    name in_data_13_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_13_load \
    op interface \
    ports { in_data_13_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 422 \
    name in_data_14_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_14_load \
    op interface \
    ports { in_data_14_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 423 \
    name in_data_15_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_15_load \
    op interface \
    ports { in_data_15_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 424 \
    name in_data_16_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_16_load \
    op interface \
    ports { in_data_16_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 425 \
    name in_data_17_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_17_load \
    op interface \
    ports { in_data_17_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 426 \
    name in_data_18_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_18_load \
    op interface \
    ports { in_data_18_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 427 \
    name in_data_19_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_19_load \
    op interface \
    ports { in_data_19_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 428 \
    name in_data_20_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_20_load \
    op interface \
    ports { in_data_20_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 429 \
    name in_data_21_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_21_load \
    op interface \
    ports { in_data_21_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 430 \
    name in_data_22_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_22_load \
    op interface \
    ports { in_data_22_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 431 \
    name in_data_23_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_23_load \
    op interface \
    ports { in_data_23_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 432 \
    name in_data_24_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_24_load \
    op interface \
    ports { in_data_24_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 433 \
    name in_data_25_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_25_load \
    op interface \
    ports { in_data_25_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 434 \
    name in_data_26_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_26_load \
    op interface \
    ports { in_data_26_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 435 \
    name in_data_27_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_27_load \
    op interface \
    ports { in_data_27_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 436 \
    name in_data_28_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_28_load \
    op interface \
    ports { in_data_28_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 437 \
    name in_data_29_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_29_load \
    op interface \
    ports { in_data_29_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 438 \
    name in_data_30_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_30_load \
    op interface \
    ports { in_data_30_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 439 \
    name in_data_31_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_31_load \
    op interface \
    ports { in_data_31_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 440 \
    name in_data_32_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_32_load \
    op interface \
    ports { in_data_32_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 441 \
    name in_data_33_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_33_load \
    op interface \
    ports { in_data_33_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 442 \
    name in_data_34_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_34_load \
    op interface \
    ports { in_data_34_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 443 \
    name in_data_35_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_35_load \
    op interface \
    ports { in_data_35_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 444 \
    name in_data_36_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_36_load \
    op interface \
    ports { in_data_36_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 445 \
    name in_data_37_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_37_load \
    op interface \
    ports { in_data_37_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 446 \
    name in_data_38_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_38_load \
    op interface \
    ports { in_data_38_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 447 \
    name in_data_39_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_39_load \
    op interface \
    ports { in_data_39_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 448 \
    name in_data_40_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_40_load \
    op interface \
    ports { in_data_40_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 449 \
    name in_data_41_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_41_load \
    op interface \
    ports { in_data_41_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 450 \
    name in_data_42_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_42_load \
    op interface \
    ports { in_data_42_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 451 \
    name in_data_43_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_43_load \
    op interface \
    ports { in_data_43_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 452 \
    name in_data_44_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_44_load \
    op interface \
    ports { in_data_44_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 453 \
    name in_data_45_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_45_load \
    op interface \
    ports { in_data_45_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 454 \
    name in_data_46_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_46_load \
    op interface \
    ports { in_data_46_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 455 \
    name in_data_47_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_47_load \
    op interface \
    ports { in_data_47_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 456 \
    name in_data_48_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_48_load \
    op interface \
    ports { in_data_48_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 457 \
    name in_data_49_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_49_load \
    op interface \
    ports { in_data_49_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 458 \
    name in_data_50_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_50_load \
    op interface \
    ports { in_data_50_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 459 \
    name in_data_51_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_51_load \
    op interface \
    ports { in_data_51_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 460 \
    name in_data_52_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_52_load \
    op interface \
    ports { in_data_52_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 461 \
    name in_data_53_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_53_load \
    op interface \
    ports { in_data_53_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 462 \
    name in_data_54_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_54_load \
    op interface \
    ports { in_data_54_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 463 \
    name in_data_55_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_55_load \
    op interface \
    ports { in_data_55_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 464 \
    name in_data_56_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_56_load \
    op interface \
    ports { in_data_56_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 465 \
    name in_data_57_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_57_load \
    op interface \
    ports { in_data_57_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 466 \
    name in_data_58_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_58_load \
    op interface \
    ports { in_data_58_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 467 \
    name in_data_59_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_59_load \
    op interface \
    ports { in_data_59_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 468 \
    name in_data_60_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_60_load \
    op interface \
    ports { in_data_60_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 469 \
    name in_data_61_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_61_load \
    op interface \
    ports { in_data_61_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 470 \
    name in_data_62_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_62_load \
    op interface \
    ports { in_data_62_load { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 471 \
    name in_data_191_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_191_out \
    op interface \
    ports { in_data_191_out { O 8 vector } in_data_191_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 472 \
    name in_data_190_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_190_out \
    op interface \
    ports { in_data_190_out { O 8 vector } in_data_190_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 473 \
    name in_data_189_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_189_out \
    op interface \
    ports { in_data_189_out { O 8 vector } in_data_189_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 474 \
    name in_data_188_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_188_out \
    op interface \
    ports { in_data_188_out { O 8 vector } in_data_188_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 475 \
    name in_data_187_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_187_out \
    op interface \
    ports { in_data_187_out { O 8 vector } in_data_187_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 476 \
    name in_data_186_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_186_out \
    op interface \
    ports { in_data_186_out { O 8 vector } in_data_186_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 477 \
    name in_data_185_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_185_out \
    op interface \
    ports { in_data_185_out { O 8 vector } in_data_185_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 478 \
    name in_data_184_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_184_out \
    op interface \
    ports { in_data_184_out { O 8 vector } in_data_184_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 479 \
    name in_data_183_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_183_out \
    op interface \
    ports { in_data_183_out { O 8 vector } in_data_183_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 480 \
    name in_data_182_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_182_out \
    op interface \
    ports { in_data_182_out { O 8 vector } in_data_182_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 481 \
    name in_data_181_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_181_out \
    op interface \
    ports { in_data_181_out { O 8 vector } in_data_181_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 482 \
    name in_data_180_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_180_out \
    op interface \
    ports { in_data_180_out { O 8 vector } in_data_180_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 483 \
    name in_data_179_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_179_out \
    op interface \
    ports { in_data_179_out { O 8 vector } in_data_179_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 484 \
    name in_data_178_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_178_out \
    op interface \
    ports { in_data_178_out { O 8 vector } in_data_178_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 485 \
    name in_data_177_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_177_out \
    op interface \
    ports { in_data_177_out { O 8 vector } in_data_177_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 486 \
    name in_data_176_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_176_out \
    op interface \
    ports { in_data_176_out { O 8 vector } in_data_176_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 487 \
    name in_data_175_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_175_out \
    op interface \
    ports { in_data_175_out { O 8 vector } in_data_175_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 488 \
    name in_data_174_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_174_out \
    op interface \
    ports { in_data_174_out { O 8 vector } in_data_174_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 489 \
    name in_data_173_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_173_out \
    op interface \
    ports { in_data_173_out { O 8 vector } in_data_173_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 490 \
    name in_data_172_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_172_out \
    op interface \
    ports { in_data_172_out { O 8 vector } in_data_172_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 491 \
    name in_data_171_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_171_out \
    op interface \
    ports { in_data_171_out { O 8 vector } in_data_171_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 492 \
    name in_data_170_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_170_out \
    op interface \
    ports { in_data_170_out { O 8 vector } in_data_170_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 493 \
    name in_data_169_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_169_out \
    op interface \
    ports { in_data_169_out { O 8 vector } in_data_169_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 494 \
    name in_data_168_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_168_out \
    op interface \
    ports { in_data_168_out { O 8 vector } in_data_168_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 495 \
    name in_data_167_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_167_out \
    op interface \
    ports { in_data_167_out { O 8 vector } in_data_167_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 496 \
    name in_data_166_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_166_out \
    op interface \
    ports { in_data_166_out { O 8 vector } in_data_166_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 497 \
    name in_data_165_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_165_out \
    op interface \
    ports { in_data_165_out { O 8 vector } in_data_165_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 498 \
    name in_data_164_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_164_out \
    op interface \
    ports { in_data_164_out { O 8 vector } in_data_164_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 499 \
    name in_data_163_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_163_out \
    op interface \
    ports { in_data_163_out { O 8 vector } in_data_163_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 500 \
    name in_data_162_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_162_out \
    op interface \
    ports { in_data_162_out { O 8 vector } in_data_162_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 501 \
    name in_data_161_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_161_out \
    op interface \
    ports { in_data_161_out { O 8 vector } in_data_161_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 502 \
    name in_data_160_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_160_out \
    op interface \
    ports { in_data_160_out { O 8 vector } in_data_160_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 503 \
    name in_data_159_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_159_out \
    op interface \
    ports { in_data_159_out { O 8 vector } in_data_159_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 504 \
    name in_data_158_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_158_out \
    op interface \
    ports { in_data_158_out { O 8 vector } in_data_158_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 505 \
    name in_data_157_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_157_out \
    op interface \
    ports { in_data_157_out { O 8 vector } in_data_157_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 506 \
    name in_data_156_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_156_out \
    op interface \
    ports { in_data_156_out { O 8 vector } in_data_156_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 507 \
    name in_data_155_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_155_out \
    op interface \
    ports { in_data_155_out { O 8 vector } in_data_155_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 508 \
    name in_data_154_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_154_out \
    op interface \
    ports { in_data_154_out { O 8 vector } in_data_154_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 509 \
    name in_data_153_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_153_out \
    op interface \
    ports { in_data_153_out { O 8 vector } in_data_153_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 510 \
    name in_data_152_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_152_out \
    op interface \
    ports { in_data_152_out { O 8 vector } in_data_152_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 511 \
    name in_data_151_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_151_out \
    op interface \
    ports { in_data_151_out { O 8 vector } in_data_151_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 512 \
    name in_data_150_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_150_out \
    op interface \
    ports { in_data_150_out { O 8 vector } in_data_150_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 513 \
    name in_data_149_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_149_out \
    op interface \
    ports { in_data_149_out { O 8 vector } in_data_149_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 514 \
    name in_data_148_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_148_out \
    op interface \
    ports { in_data_148_out { O 8 vector } in_data_148_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 515 \
    name in_data_147_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_147_out \
    op interface \
    ports { in_data_147_out { O 8 vector } in_data_147_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 516 \
    name in_data_146_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_146_out \
    op interface \
    ports { in_data_146_out { O 8 vector } in_data_146_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 517 \
    name in_data_145_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_145_out \
    op interface \
    ports { in_data_145_out { O 8 vector } in_data_145_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 518 \
    name in_data_144_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_144_out \
    op interface \
    ports { in_data_144_out { O 8 vector } in_data_144_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 519 \
    name in_data_143_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_143_out \
    op interface \
    ports { in_data_143_out { O 8 vector } in_data_143_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 520 \
    name in_data_142_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_142_out \
    op interface \
    ports { in_data_142_out { O 8 vector } in_data_142_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 521 \
    name in_data_141_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_141_out \
    op interface \
    ports { in_data_141_out { O 8 vector } in_data_141_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 522 \
    name in_data_140_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_140_out \
    op interface \
    ports { in_data_140_out { O 8 vector } in_data_140_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 523 \
    name in_data_139_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_139_out \
    op interface \
    ports { in_data_139_out { O 8 vector } in_data_139_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 524 \
    name in_data_138_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_138_out \
    op interface \
    ports { in_data_138_out { O 8 vector } in_data_138_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 525 \
    name in_data_137_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_137_out \
    op interface \
    ports { in_data_137_out { O 8 vector } in_data_137_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 526 \
    name in_data_136_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_136_out \
    op interface \
    ports { in_data_136_out { O 8 vector } in_data_136_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 527 \
    name in_data_135_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_135_out \
    op interface \
    ports { in_data_135_out { O 8 vector } in_data_135_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 528 \
    name in_data_134_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_134_out \
    op interface \
    ports { in_data_134_out { O 8 vector } in_data_134_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 529 \
    name in_data_133_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_133_out \
    op interface \
    ports { in_data_133_out { O 8 vector } in_data_133_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 530 \
    name in_data_132_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_132_out \
    op interface \
    ports { in_data_132_out { O 8 vector } in_data_132_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 531 \
    name in_data_131_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_131_out \
    op interface \
    ports { in_data_131_out { O 8 vector } in_data_131_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 532 \
    name in_data_130_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_130_out \
    op interface \
    ports { in_data_130_out { O 8 vector } in_data_130_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 533 \
    name in_data_129_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_129_out \
    op interface \
    ports { in_data_129_out { O 8 vector } in_data_129_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 534 \
    name in_data_128_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_data_128_out \
    op interface \
    ports { in_data_128_out { O 8 vector } in_data_128_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName sha256_top_flow_control_loop_pipe_sequential_init_U
set CompName sha256_top_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix sha256_top_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


