{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1367299318493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1367299318493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 14:21:58 2013 " "Processing started: Tue Apr 30 14:21:58 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1367299318493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1367299318493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_ex3 -c fpga_ex3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_ex3 -c fpga_ex3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1367299318493 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1367299319462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hashimoto/documents/ta/ex3_2013_v2/rtl/fpga_ex3.v 2 2 " "Found 2 design units, including 2 entities, in source file /hashimoto/documents/ta/ex3_2013_v2/rtl/fpga_ex3.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ex3 " "Found entity 1: fpga_ex3" {  } { { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367299320025 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_ex3_fsm " "Found entity 2: fpga_ex3_fsm" {  } { { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367299320025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367299320025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hashimoto/documents/ta/ex3_2013_v2/rtl/def_ex3.v 0 0 " "Found 0 design units, including 0 entities, in source file /hashimoto/documents/ta/ex3_2013_v2/rtl/def_ex3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367299320135 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx_en TX_EN cpu_module.v(414) " "Verilog HDL Declaration information at cpu_module.v(414): object \"tx_en\" differs only in case from object \"TX_EN\" in the same scope" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 414 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367299320166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hashimoto/documents/ta/ex3_2013_v2/rtl/cpu_module.v 16 16 " "Found 16 design units, including 16 entities, in source file /hashimoto/documents/ta/ex3_2013_v2/rtl/cpu_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_sync_4kx32 " "Found entity 1: rom_sync_4kx32" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367299320166 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram_sync_4kx16 " "Found entity 2: ram_sync_4kx16" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367299320166 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg_lci " "Found entity 3: reg_lci" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367299320166 ""} { "Info" "ISGN_ENTITY_NAME" "4 reg_lci_nxt " "Found entity 4: reg_lci_nxt" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367299320166 ""} { "Info" "ISGN_ENTITY_NAME" "5 reg_dff " "Found entity 5: reg_dff" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367299320166 ""} { "Info" "ISGN_ENTITY_NAME" "6 edge_to_pulse " "Found entity 6: edge_to_pulse" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367299320166 ""} { "Info" "ISGN_ENTITY_NAME" "7 bus " "Found entity 7: bus" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367299320166 ""} { "Info" "ISGN_ENTITY_NAME" "8 alu " "Found entity 8: alu" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367299320166 ""} { "Info" "ISGN_ENTITY_NAME" "9 dec_2to4 " "Found entity 9: dec_2to4" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367299320166 ""} { "Info" "ISGN_ENTITY_NAME" "10 dec_3to8 " "Found entity 10: dec_3to8" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367299320166 ""} { "Info" "ISGN_ENTITY_NAME" "11 dec_4to16 " "Found entity 11: dec_4to16" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367299320166 ""} { "Info" "ISGN_ENTITY_NAME" "12 seg7_enc " "Found entity 12: seg7_enc" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367299320166 ""} { "Info" "ISGN_ENTITY_NAME" "13 seg7_dec " "Found entity 13: seg7_dec" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367299320166 ""} { "Info" "ISGN_ENTITY_NAME" "14 uart_parity " "Found entity 14: uart_parity" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367299320166 ""} { "Info" "ISGN_ENTITY_NAME" "15 uart_rx " "Found entity 15: uart_rx" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367299320166 ""} { "Info" "ISGN_ENTITY_NAME" "16 uart_tx " "Found entity 16: uart_tx" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367299320166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367299320166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ar AR cpu_ex3.v(29) " "Verilog HDL Declaration information at cpu_ex3.v(29): object \"ar\" differs only in case from object \"AR\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367299320166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC cpu_ex3.v(29) " "Verilog HDL Declaration information at cpu_ex3.v(29): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367299320166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dr DR cpu_ex3.v(28) " "Verilog HDL Declaration information at cpu_ex3.v(28): object \"dr\" differs only in case from object \"DR\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367299320166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ac AC cpu_ex3.v(28) " "Verilog HDL Declaration information at cpu_ex3.v(28): object \"ac\" differs only in case from object \"AC\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367299320166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ir IR cpu_ex3.v(28) " "Verilog HDL Declaration information at cpu_ex3.v(28): object \"ir\" differs only in case from object \"IR\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367299320166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "outr OUTR cpu_ex3.v(21) " "Verilog HDL Declaration information at cpu_ex3.v(21): object \"outr\" differs only in case from object \"OUTR\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367299320166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "inpr INPR cpu_ex3.v(43) " "Verilog HDL Declaration information at cpu_ex3.v(43): object \"inpr\" differs only in case from object \"INPR\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367299320166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sc SC cpu_ex3.v(30) " "Verilog HDL Declaration information at cpu_ex3.v(30): object \"sc\" differs only in case from object \"SC\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367299320166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "e E cpu_ex3.v(26) " "Verilog HDL Declaration information at cpu_ex3.v(26): object \"e\" differs only in case from object \"E\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367299320166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r R cpu_ex3.v(26) " "Verilog HDL Declaration information at cpu_ex3.v(26): object \"r\" differs only in case from object \"R\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367299320166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s S cpu_ex3.v(26) " "Verilog HDL Declaration information at cpu_ex3.v(26): object \"s\" differs only in case from object \"S\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367299320166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ien IEN cpu_ex3.v(23) " "Verilog HDL Declaration information at cpu_ex3.v(23): object \"ien\" differs only in case from object \"IEN\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367299320166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fgi FGI cpu_ex3.v(16) " "Verilog HDL Declaration information at cpu_ex3.v(16): object \"fgi\" differs only in case from object \"FGI\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367299320166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fgo FGO cpu_ex3.v(20) " "Verilog HDL Declaration information at cpu_ex3.v(20): object \"fgo\" differs only in case from object \"FGO\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367299320166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "iot IOT cpu_ex3.v(23) " "Verilog HDL Declaration information at cpu_ex3.v(23): object \"iot\" differs only in case from object \"IOT\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367299320166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "imsk IMSK cpu_ex3.v(24) " "Verilog HDL Declaration information at cpu_ex3.v(24): object \"imsk\" differs only in case from object \"IMSK\" in the same scope" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367299320166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hashimoto/documents/ta/ex3_2013_v2/rtl/cpu_ex3.v 1 1 " "Found 1 design units, including 1 entities, in source file /hashimoto/documents/ta/ex3_2013_v2/rtl/cpu_ex3.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_ex3 " "Found entity 1: cpu_ex3" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367299320166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367299320166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_error fpga_ex3.v(151) " "Verilog HDL Implicit Net warning at fpga_ex3.v(151): created implicit net for \"rx_error\"" {  } { { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 151 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367299320166 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_ex3 " "Elaborating entity \"fpga_ex3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1367299320447 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "GP_OUT\[17..10\] 0 fpga_ex3.v(57) " "Net \"GP_OUT\[17..10\]\" at fpga_ex3.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1367299320447 "|fpga_ex3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_2to4 dec_2to4:DEC_G " "Elaborating entity \"dec_2to4\" for hierarchy \"dec_2to4:DEC_G\"" {  } { { "../rtl/fpga_ex3.v" "DEC_G" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299320557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_4to16 dec_4to16:DEC_P " "Elaborating entity \"dec_4to16\" for hierarchy \"dec_4to16:DEC_P\"" {  } { { "../rtl/fpga_ex3.v" "DEC_P" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299320557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_3to8 dec_4to16:DEC_P\|dec_3to8:D0 " "Elaborating entity \"dec_3to8\" for hierarchy \"dec_4to16:DEC_P\|dec_3to8:D0\"" {  } { { "../rtl/cpu_module.v" "D0" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299320572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_sync_4kx32 rom_sync_4kx32:ROM " "Elaborating entity \"rom_sync_4kx32\" for hierarchy \"rom_sync_4kx32:ROM\"" {  } { { "../rtl/fpga_ex3.v" "ROM" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299320588 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 4095 cpu_module.v(19) " "Verilog HDL warning at cpu_module.v(19): number of words (4) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 19 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1367299320619 "|fpga_ex3|rom_sync_4kx32:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 cpu_module.v(17) " "Net \"mem.data_a\" at cpu_module.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1367299321198 "|fpga_ex3|rom_sync_4kx32:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 cpu_module.v(17) " "Net \"mem.waddr_a\" at cpu_module.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1367299321198 "|fpga_ex3|rom_sync_4kx32:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 cpu_module.v(17) " "Net \"mem.we_a\" at cpu_module.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1367299321198 "|fpga_ex3|rom_sync_4kx32:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ex3_fsm fpga_ex3_fsm:FSM " "Elaborating entity \"fpga_ex3_fsm\" for hierarchy \"fpga_ex3_fsm:FSM\"" {  } { { "../rtl/fpga_ex3.v" "FSM" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299321229 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 fpga_ex3.v(205) " "Verilog HDL assignment warning at fpga_ex3.v(205): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367299321229 "|fpga_ex3|fpga_ex3_fsm:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 fpga_ex3.v(210) " "Verilog HDL assignment warning at fpga_ex3.v(210): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367299321229 "|fpga_ex3|fpga_ex3_fsm:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_enc seg7_enc:SEG7_E0 " "Elaborating entity \"seg7_enc\" for hierarchy \"seg7_enc:SEG7_E0\"" {  } { { "../rtl/fpga_ex3.v" "SEG7_E0" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299321244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ex3 cpu_ex3:CPU_EX3 " "Elaborating entity \"cpu_ex3\" for hierarchy \"cpu_ex3:CPU_EX3\"" {  } { { "../rtl/fpga_ex3.v" "CPU_EX3" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299321244 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "com_start cpu_ex3.v(34) " "Verilog HDL or VHDL warning at cpu_ex3.v(34): object \"com_start\" assigned a value but never read" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1367299321260 "|fpga_ex3|cpu_ex3:CPU_EX3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu_ex3.v(240) " "Verilog HDL assignment warning at cpu_ex3.v(240): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367299321260 "|fpga_ex3|cpu_ex3:CPU_EX3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu_ex3.v(244) " "Verilog HDL assignment warning at cpu_ex3.v(244): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367299321260 "|fpga_ex3|cpu_ex3:CPU_EX3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu_ex3.v(248) " "Verilog HDL assignment warning at cpu_ex3.v(248): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367299321260 "|fpga_ex3|cpu_ex3:CPU_EX3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu_ex3.v(251) " "Verilog HDL assignment warning at cpu_ex3.v(251): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367299321260 "|fpga_ex3|cpu_ex3:CPU_EX3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu_ex3.v(255) " "Verilog HDL assignment warning at cpu_ex3.v(255): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367299321260 "|fpga_ex3|cpu_ex3:CPU_EX3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu_ex3.v(258) " "Verilog HDL assignment warning at cpu_ex3.v(258): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367299321260 "|fpga_ex3|cpu_ex3:CPU_EX3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu_ex3.v(262) " "Verilog HDL assignment warning at cpu_ex3.v(262): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367299321260 "|fpga_ex3|cpu_ex3:CPU_EX3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu_ex3.v(268) " "Verilog HDL assignment warning at cpu_ex3.v(268): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367299321260 "|fpga_ex3|cpu_ex3:CPU_EX3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_sync_4kx16 cpu_ex3:CPU_EX3\|ram_sync_4kx16:MEM " "Elaborating entity \"ram_sync_4kx16\" for hierarchy \"cpu_ex3:CPU_EX3\|ram_sync_4kx16:MEM\"" {  } { { "../rtl/cpu_ex3.v" "MEM" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299321276 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21 0 4095 cpu_module.v(42) " "Verilog HDL warning at cpu_module.v(42): number of words (21) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 42 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1367299321307 "|fpga_ex3|cpu_ex3:CPU_EX3|ram_sync_4kx16:MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_lci_nxt cpu_ex3:CPU_EX3\|reg_lci_nxt:AR " "Elaborating entity \"reg_lci_nxt\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_lci_nxt:AR\"" {  } { { "../rtl/cpu_ex3.v" "AR" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299321479 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 cpu_module.v(86) " "Verilog HDL assignment warning at cpu_module.v(86): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367299321479 "|fpga_ex3|cpu_ex3:CPU_EX3|reg_lci_nxt:AR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_dff cpu_ex3:CPU_EX3\|reg_lci_nxt:AR\|reg_dff:R0 " "Elaborating entity \"reg_dff\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_lci_nxt:AR\|reg_dff:R0\"" {  } { { "../rtl/cpu_module.v" "R0" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299321495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_lci cpu_ex3:CPU_EX3\|reg_lci:PC " "Elaborating entity \"reg_lci\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_lci:PC\"" {  } { { "../rtl/cpu_ex3.v" "PC" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299321495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_lci cpu_ex3:CPU_EX3\|reg_lci:DR " "Elaborating entity \"reg_lci\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_lci:DR\"" {  } { { "../rtl/cpu_ex3.v" "DR" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299321510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_lci_nxt cpu_ex3:CPU_EX3\|reg_lci:DR\|reg_lci_nxt:R0 " "Elaborating entity \"reg_lci_nxt\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_lci:DR\|reg_lci_nxt:R0\"" {  } { { "../rtl/cpu_module.v" "R0" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299321526 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu_module.v(86) " "Verilog HDL assignment warning at cpu_module.v(86): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367299321526 "|fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:DR|reg_lci_nxt:R0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_dff cpu_ex3:CPU_EX3\|reg_lci:DR\|reg_lci_nxt:R0\|reg_dff:R0 " "Elaborating entity \"reg_dff\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_lci:DR\|reg_lci_nxt:R0\|reg_dff:R0\"" {  } { { "../rtl/cpu_module.v" "R0" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299321526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_lci cpu_ex3:CPU_EX3\|reg_lci:OUTR " "Elaborating entity \"reg_lci\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_lci:OUTR\"" {  } { { "../rtl/cpu_ex3.v" "OUTR" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299321557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_lci_nxt cpu_ex3:CPU_EX3\|reg_lci:OUTR\|reg_lci_nxt:R0 " "Elaborating entity \"reg_lci_nxt\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_lci:OUTR\|reg_lci_nxt:R0\"" {  } { { "../rtl/cpu_module.v" "R0" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299321557 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu_module.v(86) " "Verilog HDL assignment warning at cpu_module.v(86): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367299321557 "|fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:OUTR|reg_lci_nxt:R0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_dff cpu_ex3:CPU_EX3\|reg_lci:OUTR\|reg_lci_nxt:R0\|reg_dff:R0 " "Elaborating entity \"reg_dff\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_lci:OUTR\|reg_lci_nxt:R0\|reg_dff:R0\"" {  } { { "../rtl/cpu_module.v" "R0" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299321573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_lci cpu_ex3:CPU_EX3\|reg_lci:SC " "Elaborating entity \"reg_lci\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_lci:SC\"" {  } { { "../rtl/cpu_ex3.v" "SC" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299321573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_lci_nxt cpu_ex3:CPU_EX3\|reg_lci:SC\|reg_lci_nxt:R0 " "Elaborating entity \"reg_lci_nxt\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_lci:SC\|reg_lci_nxt:R0\"" {  } { { "../rtl/cpu_module.v" "R0" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299321588 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cpu_module.v(86) " "Verilog HDL assignment warning at cpu_module.v(86): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367299321588 "|fpga_ex3|cpu_ex3:CPU_EX3|reg_lci:SC|reg_lci_nxt:R0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_dff cpu_ex3:CPU_EX3\|reg_lci:SC\|reg_lci_nxt:R0\|reg_dff:R0 " "Elaborating entity \"reg_dff\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_lci:SC\|reg_lci_nxt:R0\|reg_dff:R0\"" {  } { { "../rtl/cpu_module.v" "R0" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299321604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_dff cpu_ex3:CPU_EX3\|reg_dff:I " "Elaborating entity \"reg_dff\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_dff:I\"" {  } { { "../rtl/cpu_ex3.v" "I" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299321604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_dff cpu_ex3:CPU_EX3\|reg_dff:FGI " "Elaborating entity \"reg_dff\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_dff:FGI\"" {  } { { "../rtl/cpu_ex3.v" "FGI" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299321620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_dff cpu_ex3:CPU_EX3\|reg_dff:IMSK " "Elaborating entity \"reg_dff\" for hierarchy \"cpu_ex3:CPU_EX3\|reg_dff:IMSK\"" {  } { { "../rtl/cpu_ex3.v" "IMSK" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299321635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_to_pulse cpu_ex3:CPU_EX3\|edge_to_pulse:FGP " "Elaborating entity \"edge_to_pulse\" for hierarchy \"cpu_ex3:CPU_EX3\|edge_to_pulse:FGP\"" {  } { { "../rtl/cpu_ex3.v" "FGP" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299321635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu_ex3:CPU_EX3\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"cpu_ex3:CPU_EX3\|alu:ALU\"" {  } { { "../rtl/cpu_ex3.v" "ALU" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299321651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus cpu_ex3:CPU_EX3\|bus:BUS " "Elaborating entity \"bus\" for hierarchy \"cpu_ex3:CPU_EX3\|bus:BUS\"" {  } { { "../rtl/cpu_ex3.v" "BUS" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_ex3.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299321667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:S_IN " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:S_IN\"" {  } { { "../rtl/fpga_ex3.v" "S_IN" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299321682 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cpu_module.v(356) " "Verilog HDL assignment warning at cpu_module.v(356): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367299321682 "|fpga_ex3|uart_rx:S_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cpu_module.v(363) " "Verilog HDL assignment warning at cpu_module.v(363): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367299321682 "|fpga_ex3|uart_rx:S_IN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cpu_module.v(368) " "Verilog HDL assignment warning at cpu_module.v(368): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367299321682 "|fpga_ex3|uart_rx:S_IN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_parity uart_rx:S_IN\|uart_parity:UP " "Elaborating entity \"uart_parity\" for hierarchy \"uart_rx:S_IN\|uart_parity:UP\"" {  } { { "../rtl/cpu_module.v" "UP" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299321698 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu_module.v(290) " "Verilog HDL assignment warning at cpu_module.v(290): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367299321698 "|fpga_ex3|uart_rx:S_IN|uart_parity:UP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:S_OUT " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:S_OUT\"" {  } { { "../rtl/fpga_ex3.v" "S_OUT" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299321698 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 cpu_module.v(438) " "Verilog HDL assignment warning at cpu_module.v(438): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367299321713 "|fpga_ex3|uart_tx:S_OUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cpu_module.v(444) " "Verilog HDL assignment warning at cpu_module.v(444): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/cpu_module.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367299321713 "|fpga_ex3|uart_tx:S_OUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_to_pulse uart_tx:S_OUT\|edge_to_pulse:TX_EN " "Elaborating entity \"edge_to_pulse\" for hierarchy \"uart_tx:S_OUT\|edge_to_pulse:TX_EN\"" {  } { { "../rtl/cpu_module.v" "TX_EN" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/cpu_module.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367299321729 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu_ex3:CPU_EX3\|ram_sync_4kx16:MEM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu_ex3:CPU_EX3\|ram_sync_4kx16:MEM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367299323137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367299323137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367299323137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367299323137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367299323137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367299323137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367299323137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367299323137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367299323137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367299323137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367299323137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367299323137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367299323137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367299323137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fpga_ex3.ram0_ram_sync_4kx16_5053c45a.hdl.mif " "Parameter INIT_FILE set to db/fpga_ex3.ram0_ram_sync_4kx16_5053c45a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367299323137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367299323137 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1367299323137 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rom_sync_4kx32:ROM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rom_sync_4kx32:ROM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367299323137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367299323137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367299323137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367299323137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367299323137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367299323137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367299323137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367299323137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367299323137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fpga_ex3.ram0_rom_sync_4kx32_98f5deb5.hdl.mif " "Parameter INIT_FILE set to db/fpga_ex3.ram0_rom_sync_4kx32_98f5deb5.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367299323137 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1367299323137 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1367299323137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_ex3:CPU_EX3\|ram_sync_4kx16:MEM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"cpu_ex3:CPU_EX3\|ram_sync_4kx16:MEM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367299324029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_ex3:CPU_EX3\|ram_sync_4kx16:MEM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"cpu_ex3:CPU_EX3\|ram_sync_4kx16:MEM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367299324029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367299324029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367299324029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367299324029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367299324029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367299324029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367299324029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367299324029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367299324029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367299324029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367299324029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367299324029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367299324029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367299324029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fpga_ex3.ram0_ram_sync_4kx16_5053c45a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fpga_ex3.ram0_ram_sync_4kx16_5053c45a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367299324029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367299324029 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367299324029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d7m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d7m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d7m1 " "Found entity 1: altsyncram_d7m1" {  } { { "db/altsyncram_d7m1.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/altsyncram_d7m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367299324264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367299324264 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/fpga_ex3.ram0_ram_sync_4kx16_5053c45a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/fpga_ex3.ram0_ram_sync_4kx16_5053c45a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1367299324357 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/fpga_ex3.ram0_ram_sync_4kx16_5053c45a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/fpga_ex3.ram0_ram_sync_4kx16_5053c45a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1367299324373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367299324561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367299324561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367299324561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367299324561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367299324561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367299324561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367299324561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367299324561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367299324561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367299324561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fpga_ex3.ram0_rom_sync_4kx32_98f5deb5.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fpga_ex3.ram0_rom_sync_4kx32_98f5deb5.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367299324561 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367299324561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0k71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0k71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0k71 " "Found entity 1: altsyncram_0k71" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/altsyncram_0k71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367299324654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367299324654 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/fpga_ex3.ram0_rom_sync_4kx32_98f5deb5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/fpga_ex3.ram0_rom_sync_4kx32_98f5deb5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1367299324748 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/fpga_ex3.ram0_rom_sync_4kx32_98f5deb5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/fpga_ex3.ram0_rom_sync_4kx32_98f5deb5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1367299324748 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a0 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/altsyncram_0k71.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367299325452 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a1 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/altsyncram_0k71.tdf" 54 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367299325452 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a2 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/altsyncram_0k71.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367299325452 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a3 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/altsyncram_0k71.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367299325452 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a4 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/altsyncram_0k71.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367299325452 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a5 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/altsyncram_0k71.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367299325452 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a6 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/altsyncram_0k71.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367299325452 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a7 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/altsyncram_0k71.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367299325452 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a8 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/altsyncram_0k71.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367299325452 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a9 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/altsyncram_0k71.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367299325452 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a10 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/altsyncram_0k71.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367299325452 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a11 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/altsyncram_0k71.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367299325452 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a12 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/altsyncram_0k71.tdf" 274 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367299325452 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a13 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/altsyncram_0k71.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367299325452 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a14 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/altsyncram_0k71.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367299325452 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a15 " "Synthesized away node \"rom_sync_4kx32:ROM\|altsyncram:mem_rtl_0\|altsyncram_0k71:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_0k71.tdf" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/db/altsyncram_0k71.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367299325452 "|fpga_ex3|rom_sync_4kx32:ROM|altsyncram:mem_rtl_0|altsyncram_0k71:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1367299325452 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1367299325452 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367299326249 "|fpga_ex3|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367299326249 "|fpga_ex3|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367299326249 "|fpga_ex3|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367299326249 "|fpga_ex3|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367299326249 "|fpga_ex3|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367299326249 "|fpga_ex3|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367299326249 "|fpga_ex3|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[35\] GND " "Pin \"GPIO_1\[35\]\" is stuck at GND" {  } { { "../rtl/fpga_ex3.v" "" { Text "D:/hashimoto/Documents/TA/ex3_2013_v2/rtl/fpga_ex3.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367299326249 "|fpga_ex3|GPIO_1[35]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1367299326249 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/fpga_ex3.map.smsg " "Generated suppressed messages file D:/hashimoto/Documents/TA/ex3_2013_v2/project_setting/fpga_ex3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1367299327671 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1367299328140 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1367299328140 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "910 " "Implemented 910 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1367299328265 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1367299328265 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1367299328265 ""} { "Info" "ICUT_CUT_TM_LCELLS" "743 " "Implemented 743 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1367299328265 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1367299328265 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1367299328265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "335 " "Peak virtual memory: 335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1367299328312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 14:22:08 2013 " "Processing ended: Tue Apr 30 14:22:08 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1367299328312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1367299328312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1367299328312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367299328312 ""}
