Protel Design System Design Rule Check
PCB File : F:\项目\锡林\新版本\PCB_Project 项目整合+ 0603-1210\PCB1-2023-12-10.PcbDoc
Date     : 2023/12/10
Time     : 21:26:23

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=10mil) (InNet('GND2')),(All)
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (7.835mil < 10mil) Between Text "LED4" (415mil,4640mil) on Top Overlay And Arc (310mil,4655mil) on Top Overlay Silk Text to Silk Clearance [7.835mil]
   Violation between Silk To Silk Clearance Constraint: (7.835mil < 10mil) Between Text "LED3" (415mil,4330mil) on Top Overlay And Arc (310mil,4350mil) on Top Overlay Silk Text to Silk Clearance [7.835mil]
   Violation between Silk To Silk Clearance Constraint: (7.835mil < 10mil) Between Text "LED2" (415mil,4025mil) on Top Overlay And Arc (310mil,4040mil) on Top Overlay Silk Text to Silk Clearance [7.835mil]
   Violation between Silk To Silk Clearance Constraint: (5.651mil < 10mil) Between Text "+" (2235.047mil,1703.74mil) on Top Overlay And Arc (2305mil,1633.016mil) on Top Overlay Silk Text to Silk Clearance [5.651mil]
   Violation between Silk To Silk Clearance Constraint: (5.007mil < 10mil) Between Text "+" (2235.047mil,1703.74mil) on Top Overlay And Arc (2305mil,1632.241mil) on Top Overlay Silk Text to Silk Clearance [5.007mil]
   Violation between Silk To Silk Clearance Constraint: (5.651mil < 10mil) Between Text "+" (2674.953mil,2362.512mil) on Top Overlay And Arc (2605mil,2433.236mil) on Top Overlay Silk Text to Silk Clearance [5.651mil]
   Violation between Silk To Silk Clearance Constraint: (5.007mil < 10mil) Between Text "+" (2674.953mil,2362.512mil) on Top Overlay And Arc (2605mil,2434.01mil) on Top Overlay Silk Text to Silk Clearance [5.007mil]
   Violation between Silk To Silk Clearance Constraint: (9.745mil < 10mil) Between Text "U12" (1160mil,1890mil) on Top Overlay And Arc (1193.307mil,1875.591mil) on Top Overlay Silk Text to Silk Clearance [9.745mil]
   Violation between Silk To Silk Clearance Constraint: (5.651mil < 10mil) Between Text "+" (3219.953mil,4106.26mil) on Top Overlay And Arc (3150mil,4176.984mil) on Top Overlay Silk Text to Silk Clearance [5.651mil]
   Violation between Silk To Silk Clearance Constraint: (5.007mil < 10mil) Between Text "+" (3219.953mil,4106.26mil) on Top Overlay And Arc (3150mil,4177.759mil) on Top Overlay Silk Text to Silk Clearance [5.007mil]
   Violation between Silk To Silk Clearance Constraint: (5.651mil < 10mil) Between Text "+" (2984.953mil,4106.26mil) on Top Overlay And Arc (2915mil,4176.984mil) on Top Overlay Silk Text to Silk Clearance [5.651mil]
   Violation between Silk To Silk Clearance Constraint: (5.007mil < 10mil) Between Text "+" (2984.953mil,4106.26mil) on Top Overlay And Arc (2915mil,4177.759mil) on Top Overlay Silk Text to Silk Clearance [5.007mil]
   Violation between Silk To Silk Clearance Constraint: (5.651mil < 10mil) Between Text "+" (2954.953mil,4471.26mil) on Top Overlay And Arc (2885mil,4541.984mil) on Top Overlay Silk Text to Silk Clearance [5.651mil]
   Violation between Silk To Silk Clearance Constraint: (5.007mil < 10mil) Between Text "+" (2954.953mil,4471.26mil) on Top Overlay And Arc (2885mil,4542.759mil) on Top Overlay Silk Text to Silk Clearance [5.007mil]
   Violation between Silk To Silk Clearance Constraint: (7.835mil < 10mil) Between Text "LED1" (415mil,3715mil) on Top Overlay And Arc (310mil,3730mil) on Top Overlay Silk Text to Silk Clearance [7.835mil]
   Violation between Silk To Silk Clearance Constraint: (5.651mil < 10mil) Between Text "+" (292.512mil,355.047mil) on Top Overlay And Arc (363.236mil,425mil) on Top Overlay Silk Text to Silk Clearance [5.651mil]
   Violation between Silk To Silk Clearance Constraint: (5.007mil < 10mil) Between Text "+" (292.512mil,355.047mil) on Top Overlay And Arc (364.01mil,425mil) on Top Overlay Silk Text to Silk Clearance [5.007mil]
Rule Violations :17

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.311mil < 10mil) Between Arc (659.134mil,2147.599mil) on Top Overlay And Pad Free-(655mil,2151.732mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.311mil < 10mil) Between Arc (659.134mil,4572.402mil) on Top Overlay And Pad Free-(655mil,4568.268mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.311mil < 10mil) Between Arc (2050.866mil,2147.598mil) on Top Overlay And Pad Free-(2053mil,2151.732mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Arc (2050.866mil,4572.402mil) on Top Overlay And Pad Free-(2052mil,4568.268mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.407mil < 10mil) Between Arc (310mil,4655mil) on Top Overlay And Pad LED4-2(260mil,4655mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.407mil < 10mil) Between Arc (310mil,4655mil) on Top Overlay And Pad LED4-1(360mil,4655mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.407mil < 10mil) Between Arc (310mil,4350mil) on Top Overlay And Pad LED3-2(260mil,4350mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.407mil < 10mil) Between Arc (310mil,4350mil) on Top Overlay And Pad LED3-1(360mil,4350mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.407mil < 10mil) Between Arc (310mil,4040mil) on Top Overlay And Pad LED2-2(260mil,4040mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.407mil < 10mil) Between Arc (310mil,4040mil) on Top Overlay And Pad LED2-1(360mil,4040mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.461mil < 10mil) Between Arc (2305mil,1633.016mil) on Top Overlay And Pad C45-2(2305mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.461mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.062mil < 10mil) Between Arc (2305mil,1633.016mil) on Top Overlay And Pad C45-1(2305mil,1721.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.062mil < 10mil) Between Arc (2305mil,1632.241mil) on Top Overlay And Pad C45-2(2305mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.461mil < 10mil) Between Arc (2305mil,1632.241mil) on Top Overlay And Pad C45-1(2305mil,1721.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.461mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.461mil < 10mil) Between Arc (2305mil,1633.016mil) on Top Overlay And Pad C45-2(2305mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.461mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.062mil < 10mil) Between Arc (2305mil,1633.016mil) on Top Overlay And Pad C45-1(2305mil,1721.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.461mil < 10mil) Between Arc (2605mil,2433.236mil) on Top Overlay And Pad C43-2(2605mil,2521.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.461mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.062mil < 10mil) Between Arc (2605mil,2433.236mil) on Top Overlay And Pad C43-1(2605mil,2345mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.062mil < 10mil) Between Arc (2605mil,2434.01mil) on Top Overlay And Pad C43-2(2605mil,2521.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.461mil < 10mil) Between Arc (2605mil,2434.01mil) on Top Overlay And Pad C43-1(2605mil,2345mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.461mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.461mil < 10mil) Between Arc (2605mil,2433.236mil) on Top Overlay And Pad C43-2(2605mil,2521.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.461mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.062mil < 10mil) Between Arc (2605mil,2433.236mil) on Top Overlay And Pad C43-1(2605mil,2345mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.177mil < 10mil) Between Arc (1340.803mil,1175.016mil) on Top Overlay And Pad C39-1(1202.409mil,1175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.177mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.615mil < 10mil) Between Arc (1340.803mil,1175.016mil) on Top Overlay And Pad C39-2(1480mil,1175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.615mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.177mil < 10mil) Between Arc (1340.803mil,1174.984mil) on Top Overlay And Pad C39-1(1202.409mil,1175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.177mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.615mil < 10mil) Between Arc (1340.803mil,1174.984mil) on Top Overlay And Pad C39-2(1480mil,1175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.615mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.177mil < 10mil) Between Arc (1885.803mil,1175.016mil) on Top Overlay And Pad C38-1(1747.409mil,1175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.177mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.615mil < 10mil) Between Arc (1885.803mil,1175.016mil) on Top Overlay And Pad C38-2(2025mil,1175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.615mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.177mil < 10mil) Between Arc (1885.803mil,1174.984mil) on Top Overlay And Pad C38-1(1747.409mil,1175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.177mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.615mil < 10mil) Between Arc (1885.803mil,1174.984mil) on Top Overlay And Pad C38-2(2025mil,1175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.615mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.177mil < 10mil) Between Arc (3008.394mil,1175.016mil) on Top Overlay And Pad C36-1(2870mil,1175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.177mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.615mil < 10mil) Between Arc (3008.394mil,1175.016mil) on Top Overlay And Pad C36-2(3147.59mil,1175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.615mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.177mil < 10mil) Between Arc (3008.394mil,1174.984mil) on Top Overlay And Pad C36-1(2870mil,1175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.177mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.615mil < 10mil) Between Arc (3008.394mil,1174.984mil) on Top Overlay And Pad C36-2(3147.59mil,1175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.615mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.062mil < 10mil) Between Arc (3150mil,4176.984mil) on Top Overlay And Pad C6-1(3150mil,4088.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.461mil < 10mil) Between Arc (3150mil,4176.984mil) on Top Overlay And Pad C6-2(3150mil,4265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.461mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.461mil < 10mil) Between Arc (3150mil,4177.759mil) on Top Overlay And Pad C6-1(3150mil,4088.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.461mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.062mil < 10mil) Between Arc (3150mil,4177.759mil) on Top Overlay And Pad C6-2(3150mil,4265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.062mil < 10mil) Between Arc (3150mil,4176.984mil) on Top Overlay And Pad C6-1(3150mil,4088.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.461mil < 10mil) Between Arc (3150mil,4176.984mil) on Top Overlay And Pad C6-2(3150mil,4265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.461mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.062mil < 10mil) Between Arc (2915mil,4176.984mil) on Top Overlay And Pad C4-1(2915mil,4088.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.461mil < 10mil) Between Arc (2915mil,4176.984mil) on Top Overlay And Pad C4-2(2915mil,4265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.461mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.461mil < 10mil) Between Arc (2915mil,4177.759mil) on Top Overlay And Pad C4-1(2915mil,4088.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.461mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.062mil < 10mil) Between Arc (2915mil,4177.759mil) on Top Overlay And Pad C4-2(2915mil,4265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.062mil < 10mil) Between Arc (2915mil,4176.984mil) on Top Overlay And Pad C4-1(2915mil,4088.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.461mil < 10mil) Between Arc (2915mil,4176.984mil) on Top Overlay And Pad C4-2(2915mil,4265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.461mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.062mil < 10mil) Between Arc (2885mil,4541.984mil) on Top Overlay And Pad C2-1(2885mil,4453.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.461mil < 10mil) Between Arc (2885mil,4541.984mil) on Top Overlay And Pad C2-2(2885mil,4630mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.461mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.461mil < 10mil) Between Arc (2885mil,4542.759mil) on Top Overlay And Pad C2-1(2885mil,4453.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.461mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.062mil < 10mil) Between Arc (2885mil,4542.759mil) on Top Overlay And Pad C2-2(2885mil,4630mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.062mil < 10mil) Between Arc (2885mil,4541.984mil) on Top Overlay And Pad C2-1(2885mil,4453.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.461mil < 10mil) Between Arc (2885mil,4541.984mil) on Top Overlay And Pad C2-2(2885mil,4630mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.461mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.407mil < 10mil) Between Arc (310mil,3730mil) on Top Overlay And Pad LED1-1(360mil,3730mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.407mil < 10mil) Between Arc (310mil,3730mil) on Top Overlay And Pad LED1-2(260mil,3730mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.615mil < 10mil) Between Arc (2453.394mil,1175.016mil) on Top Overlay And Pad C37-2(2592.59mil,1175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.615mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.177mil < 10mil) Between Arc (2453.394mil,1175.016mil) on Top Overlay And Pad C37-1(2315mil,1175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.177mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.615mil < 10mil) Between Arc (2453.394mil,1174.984mil) on Top Overlay And Pad C37-2(2592.59mil,1175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.615mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.177mil < 10mil) Between Arc (2453.394mil,1174.984mil) on Top Overlay And Pad C37-1(2315mil,1175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.177mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.062mil < 10mil) Between Arc (363.236mil,425mil) on Top Overlay And Pad C40-1(275mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.461mil < 10mil) Between Arc (363.236mil,425mil) on Top Overlay And Pad C40-2(451.252mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.461mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.461mil < 10mil) Between Arc (364.01mil,425mil) on Top Overlay And Pad C40-1(275mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.461mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.062mil < 10mil) Between Arc (364.01mil,425mil) on Top Overlay And Pad C40-2(451.252mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.062mil < 10mil) Between Arc (363.236mil,425mil) on Top Overlay And Pad C40-1(275mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.461mil < 10mil) Between Arc (363.236mil,425mil) on Top Overlay And Pad C40-2(451.252mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.461mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3195mil,1415mil)(3195mil,1465mil) on Top Overlay And Pad R53-2(3170mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3155mil,1465mil)(3195mil,1465mil) on Top Overlay And Pad R53-2(3170mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3155mil,1415mil)(3195mil,1415mil) on Top Overlay And Pad R53-2(3170mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3085mil,1415mil)(3085mil,1465mil) on Top Overlay And Pad R53-1(3110mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3085mil,1465mil)(3125mil,1465mil) on Top Overlay And Pad R53-1(3110mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3085mil,1415mil)(3125mil,1415mil) on Top Overlay And Pad R53-1(3110mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (2985mil,1420mil)(2985mil,1460mil) on Top Overlay And Pad C61-1(2960mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (2935mil,1465mil)(2975mil,1465mil) on Top Overlay And Pad C61-1(2960mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (2935mil,1415mil)(2975mil,1415mil) on Top Overlay And Pad C61-1(2960mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (2935mil,1415mil)(2935mil,1465mil) on Top Overlay And Pad C61-1(2960mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (2995mil,1420mil)(2995mil,1460mil) on Top Overlay And Pad C61-2(3020mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (3045mil,1415mil)(3045mil,1465mil) on Top Overlay And Pad C61-2(3020mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (3005mil,1465mil)(3045mil,1465mil) on Top Overlay And Pad C61-2(3020mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (3005mil,1415mil)(3045mil,1415mil) on Top Overlay And Pad C61-2(3020mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (2870mil,1420mil)(2870mil,1460mil) on Top Overlay And Pad C68-1(2895mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (2880mil,1415mil)(2920mil,1415mil) on Top Overlay And Pad C68-1(2895mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (2880mil,1465mil)(2920mil,1465mil) on Top Overlay And Pad C68-1(2895mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (2920mil,1415mil)(2920mil,1465mil) on Top Overlay And Pad C68-1(2895mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (2810mil,1415mil)(2810mil,1465mil) on Top Overlay And Pad C68-2(2835mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (2860mil,1420mil)(2860mil,1460mil) on Top Overlay And Pad C68-2(2835mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (2810mil,1415mil)(2850mil,1415mil) on Top Overlay And Pad C68-2(2835mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (2810mil,1465mil)(2850mil,1465mil) on Top Overlay And Pad C68-2(2835mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (2555mil,1355mil)(2595mil,1355mil) on Top Overlay And Pad R60-2(2580mil,1380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (2555mil,1405mil)(2595mil,1405mil) on Top Overlay And Pad R60-2(2580mil,1380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (2555mil,1355mil)(2555mil,1405mil) on Top Overlay And Pad R60-2(2580mil,1380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (2625mil,1355mil)(2665mil,1355mil) on Top Overlay And Pad R60-1(2640mil,1380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (2625mil,1405mil)(2665mil,1405mil) on Top Overlay And Pad R60-1(2640mil,1380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (2665mil,1355mil)(2665mil,1405mil) on Top Overlay And Pad R60-1(2640mil,1380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (2555mil,1415mil)(2555mil,1465mil) on Top Overlay And Pad R55-2(2580mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (2555mil,1415mil)(2595mil,1415mil) on Top Overlay And Pad R55-2(2580mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (2555mil,1465mil)(2595mil,1465mil) on Top Overlay And Pad R55-2(2580mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (2625mil,1415mil)(2665mil,1415mil) on Top Overlay And Pad R55-1(2640mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (2625mil,1465mil)(2665mil,1465mil) on Top Overlay And Pad R55-1(2640mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (2665mil,1415mil)(2665mil,1465mil) on Top Overlay And Pad R55-1(2640mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (2400mil,1465mil)(2440mil,1465mil) on Top Overlay And Pad C62-1(2425mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (2400mil,1415mil)(2440mil,1415mil) on Top Overlay And Pad C62-1(2425mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (2400mil,1415mil)(2400mil,1465mil) on Top Overlay And Pad C62-1(2425mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (2450mil,1420mil)(2450mil,1460mil) on Top Overlay And Pad C62-1(2425mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.989mil < 10mil) Between Text "R38" (2420mil,1465mil) on Top Overlay And Pad C62-1(2425mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.989mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (2510mil,1415mil)(2510mil,1465mil) on Top Overlay And Pad C62-2(2485mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (2470mil,1465mil)(2510mil,1465mil) on Top Overlay And Pad C62-2(2485mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (2470mil,1415mil)(2510mil,1415mil) on Top Overlay And Pad C62-2(2485mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (2460mil,1420mil)(2460mil,1460mil) on Top Overlay And Pad C62-2(2485mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.989mil < 10mil) Between Text "R38" (2420mil,1465mil) on Top Overlay And Pad C62-2(2485mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.989mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (2335mil,1420mil)(2335mil,1460mil) on Top Overlay And Pad C63-1(2360mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (2385mil,1415mil)(2385mil,1465mil) on Top Overlay And Pad C63-1(2360mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (2345mil,1415mil)(2385mil,1415mil) on Top Overlay And Pad C63-1(2360mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (2345mil,1465mil)(2385mil,1465mil) on Top Overlay And Pad C63-1(2360mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (2275mil,1415mil)(2275mil,1465mil) on Top Overlay And Pad C63-2(2300mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (2325mil,1420mil)(2325mil,1460mil) on Top Overlay And Pad C63-2(2300mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (2275mil,1415mil)(2315mil,1415mil) on Top Overlay And Pad C63-2(2300mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (2275mil,1465mil)(2315mil,1465mil) on Top Overlay And Pad C63-2(2300mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (2010mil,1355mil)(2010mil,1405mil) on Top Overlay And Pad R62-2(2035mil,1380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (2010mil,1355mil)(2050mil,1355mil) on Top Overlay And Pad R62-2(2035mil,1380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (2010mil,1405mil)(2050mil,1405mil) on Top Overlay And Pad R62-2(2035mil,1380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (2080mil,1355mil)(2120mil,1355mil) on Top Overlay And Pad R62-1(2095mil,1380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (2080mil,1405mil)(2120mil,1405mil) on Top Overlay And Pad R62-1(2095mil,1380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (2120mil,1355mil)(2120mil,1405mil) on Top Overlay And Pad R62-1(2095mil,1380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (2010mil,1415mil)(2010mil,1465mil) on Top Overlay And Pad R61-2(2035mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (2010mil,1415mil)(2050mil,1415mil) on Top Overlay And Pad R61-2(2035mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (2010mil,1465mil)(2050mil,1465mil) on Top Overlay And Pad R61-2(2035mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (2080mil,1415mil)(2120mil,1415mil) on Top Overlay And Pad R61-1(2095mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (2080mil,1465mil)(2120mil,1465mil) on Top Overlay And Pad R61-1(2095mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (2120mil,1415mil)(2120mil,1465mil) on Top Overlay And Pad R61-1(2095mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1855mil,1415mil)(1855mil,1465mil) on Top Overlay And Pad C64-1(1880mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (1905mil,1420mil)(1905mil,1460mil) on Top Overlay And Pad C64-1(1880mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1855mil,1465mil)(1895mil,1465mil) on Top Overlay And Pad C64-1(1880mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1855mil,1415mil)(1895mil,1415mil) on Top Overlay And Pad C64-1(1880mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1965mil,1415mil)(1965mil,1465mil) on Top Overlay And Pad C64-2(1940mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1925mil,1465mil)(1965mil,1465mil) on Top Overlay And Pad C64-2(1940mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1925mil,1415mil)(1965mil,1415mil) on Top Overlay And Pad C64-2(1940mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (1915mil,1420mil)(1915mil,1460mil) on Top Overlay And Pad C64-2(1940mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (1795mil,1420mil)(1795mil,1460mil) on Top Overlay And Pad C65-1(1820mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1845mil,1415mil)(1845mil,1465mil) on Top Overlay And Pad C65-1(1820mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1805mil,1415mil)(1845mil,1415mil) on Top Overlay And Pad C65-1(1820mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1805mil,1465mil)(1845mil,1465mil) on Top Overlay And Pad C65-1(1820mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1735mil,1415mil)(1735mil,1465mil) on Top Overlay And Pad C65-2(1760mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1735mil,1415mil)(1775mil,1415mil) on Top Overlay And Pad C65-2(1760mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1735mil,1465mil)(1775mil,1465mil) on Top Overlay And Pad C65-2(1760mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (1785mil,1420mil)(1785mil,1460mil) on Top Overlay And Pad C65-2(1760mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1475mil,1355mil)(1475mil,1405mil) on Top Overlay And Pad R64-2(1500mil,1380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1475mil,1355mil)(1515mil,1355mil) on Top Overlay And Pad R64-2(1500mil,1380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1475mil,1405mil)(1515mil,1405mil) on Top Overlay And Pad R64-2(1500mil,1380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1585mil,1355mil)(1585mil,1405mil) on Top Overlay And Pad R64-1(1560mil,1380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1545mil,1355mil)(1585mil,1355mil) on Top Overlay And Pad R64-1(1560mil,1380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1545mil,1405mil)(1585mil,1405mil) on Top Overlay And Pad R64-1(1560mil,1380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1475mil,1415mil)(1475mil,1465mil) on Top Overlay And Pad R63-2(1500mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1475mil,1415mil)(1515mil,1415mil) on Top Overlay And Pad R63-2(1500mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1475mil,1465mil)(1515mil,1465mil) on Top Overlay And Pad R63-2(1500mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1585mil,1415mil)(1585mil,1465mil) on Top Overlay And Pad R63-1(1560mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1545mil,1415mil)(1585mil,1415mil) on Top Overlay And Pad R63-1(1560mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1545mil,1465mil)(1585mil,1465mil) on Top Overlay And Pad R63-1(1560mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (1380mil,1420mil)(1380mil,1460mil) on Top Overlay And Pad C66-1(1355mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1330mil,1415mil)(1330mil,1465mil) on Top Overlay And Pad C66-1(1355mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1330mil,1465mil)(1370mil,1465mil) on Top Overlay And Pad C66-1(1355mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1330mil,1415mil)(1370mil,1415mil) on Top Overlay And Pad C66-1(1355mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (1390mil,1420mil)(1390mil,1460mil) on Top Overlay And Pad C66-2(1415mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1440mil,1415mil)(1440mil,1465mil) on Top Overlay And Pad C66-2(1415mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1400mil,1465mil)(1440mil,1465mil) on Top Overlay And Pad C66-2(1415mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1400mil,1415mil)(1440mil,1415mil) on Top Overlay And Pad C66-2(1415mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (1260mil,1420mil)(1260mil,1460mil) on Top Overlay And Pad C67-1(1285mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1270mil,1415mil)(1310mil,1415mil) on Top Overlay And Pad C67-1(1285mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1270mil,1465mil)(1310mil,1465mil) on Top Overlay And Pad C67-1(1285mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1310mil,1415mil)(1310mil,1465mil) on Top Overlay And Pad C67-1(1285mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1200mil,1415mil)(1200mil,1465mil) on Top Overlay And Pad C67-2(1225mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1200mil,1415mil)(1240mil,1415mil) on Top Overlay And Pad C67-2(1225mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1200mil,1465mil)(1240mil,1465mil) on Top Overlay And Pad C67-2(1225mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (1250mil,1420mil)(1250mil,1460mil) on Top Overlay And Pad C67-2(1225mil,1440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (870mil,635mil)(910mil,635mil) on Top Overlay And Pad R65-2(885mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (870mil,685mil)(910mil,685mil) on Top Overlay And Pad R65-2(885mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (910mil,635mil)(910mil,685mil) on Top Overlay And Pad R65-2(885mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (800mil,635mil)(840mil,635mil) on Top Overlay And Pad R65-1(825mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (800mil,685mil)(840mil,685mil) on Top Overlay And Pad R65-1(825mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (800mil,635mil)(800mil,685mil) on Top Overlay And Pad R65-1(825mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (785mil,635mil)(785mil,685mil) on Top Overlay And Pad R6-2(760mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (745mil,635mil)(785mil,635mil) on Top Overlay And Pad R6-2(760mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (745mil,685mil)(785mil,685mil) on Top Overlay And Pad R6-2(760mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (675mil,635mil)(675mil,685mil) on Top Overlay And Pad R6-1(700mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (675mil,635mil)(715mil,635mil) on Top Overlay And Pad R6-1(700mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (675mil,685mil)(715mil,685mil) on Top Overlay And Pad R6-1(700mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3195mil,1355mil)(3195mil,1405mil) on Top Overlay And Pad R54-2(3170mil,1380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3155mil,1355mil)(3195mil,1355mil) on Top Overlay And Pad R54-2(3170mil,1380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3155mil,1405mil)(3195mil,1405mil) on Top Overlay And Pad R54-2(3170mil,1380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3085mil,1355mil)(3085mil,1405mil) on Top Overlay And Pad R54-1(3110mil,1380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3085mil,1355mil)(3125mil,1355mil) on Top Overlay And Pad R54-1(3110mil,1380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3085mil,1405mil)(3125mil,1405mil) on Top Overlay And Pad R54-1(3110mil,1380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C62" (2420mil,1495mil) on Top Overlay And Pad U20-10(2470mil,1530mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.699mil < 10mil) Between Track (1757.481mil,3499.999mil)(1757.481mil,3540mil) on Top Overlay And Pad U11-24(1757.481mil,3480.944mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.699mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.699mil < 10mil) Between Track (1422.834mil,3540mil)(1462.835mil,3540mil) on Top Overlay And Pad U11-36(1481.89mil,3540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.699mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.699mil < 10mil) Between Track (1422.835mil,3224.409mil)(1422.835mil,3245.354mil) on Top Overlay And Pad U11-48(1422.835mil,3264.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.699mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.699mil < 10mil) Between Track (1717.48mil,3205.354mil)(1757.481mil,3205.354mil) on Top Overlay And Pad U11-12(1698.425mil,3205.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.699mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1175mil,2875mil)(1175mil,2915mil) on Top Overlay And Pad C60-2(1200mil,2900mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1225mil,2875mil)(1225mil,2915mil) on Top Overlay And Pad C60-2(1200mil,2900mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1175mil,2875mil)(1225mil,2875mil) on Top Overlay And Pad C60-2(1200mil,2900mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (1180mil,2925mil)(1220mil,2925mil) on Top Overlay And Pad C60-2(1200mil,2900mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1175mil,2985mil)(1225mil,2985mil) on Top Overlay And Pad C60-1(1200mil,2960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1175mil,2945mil)(1175mil,2985mil) on Top Overlay And Pad C60-1(1200mil,2960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1225mil,2945mil)(1225mil,2985mil) on Top Overlay And Pad C60-1(1200mil,2960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (1180mil,2935mil)(1220mil,2935mil) on Top Overlay And Pad C60-1(1200mil,2960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (860mil,3550mil)(900mil,3550mil) on Top Overlay And Pad C56-2(880mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (855mil,3600mil)(905mil,3600mil) on Top Overlay And Pad C56-2(880mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (905mil,3560mil)(905mil,3600mil) on Top Overlay And Pad C56-2(880mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (855mil,3560mil)(855mil,3600mil) on Top Overlay And Pad C56-2(880mil,3575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (855mil,3490mil)(905mil,3490mil) on Top Overlay And Pad C56-1(880mil,3515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (905mil,3490mil)(905mil,3530mil) on Top Overlay And Pad C56-1(880mil,3515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (855mil,3490mil)(855mil,3530mil) on Top Overlay And Pad C56-1(880mil,3515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (860mil,3540mil)(900mil,3540mil) on Top Overlay And Pad C56-1(880mil,3515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (855mil,3365mil)(905mil,3365mil) on Top Overlay And Pad C55-2(880mil,3390mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (860mil,3415mil)(900mil,3415mil) on Top Overlay And Pad C55-2(880mil,3390mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (855mil,3365mil)(855mil,3405mil) on Top Overlay And Pad C55-2(880mil,3390mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (905mil,3365mil)(905mil,3405mil) on Top Overlay And Pad C55-2(880mil,3390mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (855mil,3475mil)(905mil,3475mil) on Top Overlay And Pad C55-1(880mil,3450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (855mil,3435mil)(855mil,3475mil) on Top Overlay And Pad C55-1(880mil,3450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (905mil,3435mil)(905mil,3475mil) on Top Overlay And Pad C55-1(880mil,3450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (860mil,3425mil)(900mil,3425mil) on Top Overlay And Pad C55-1(880mil,3450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (1785mil,3575mil)(1785mil,3615mil) on Top Overlay And Pad C49-2(1760mil,3595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1735mil,3620mil)(1775mil,3620mil) on Top Overlay And Pad C49-2(1760mil,3595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1735mil,3570mil)(1775mil,3570mil) on Top Overlay And Pad C49-2(1760mil,3595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1735mil,3570mil)(1735mil,3620mil) on Top Overlay And Pad C49-2(1760mil,3595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (1795mil,3575mil)(1795mil,3615mil) on Top Overlay And Pad C49-1(1820mil,3595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1845mil,3570mil)(1845mil,3620mil) on Top Overlay And Pad C49-1(1820mil,3595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1805mil,3620mil)(1845mil,3620mil) on Top Overlay And Pad C49-1(1820mil,3595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1805mil,3570mil)(1845mil,3570mil) on Top Overlay And Pad C49-1(1820mil,3595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (1395mil,3570mil)(1395mil,3610mil) on Top Overlay And Pad C35-2(1370mil,3590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1345mil,3615mil)(1385mil,3615mil) on Top Overlay And Pad C35-2(1370mil,3590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1345mil,3565mil)(1385mil,3565mil) on Top Overlay And Pad C35-2(1370mil,3590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1345mil,3565mil)(1345mil,3615mil) on Top Overlay And Pad C35-2(1370mil,3590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (1405mil,3570mil)(1405mil,3610mil) on Top Overlay And Pad C35-1(1430mil,3590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1455mil,3565mil)(1455mil,3615mil) on Top Overlay And Pad C35-1(1430mil,3590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1415mil,3615mil)(1455mil,3615mil) on Top Overlay And Pad C35-1(1430mil,3590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1415mil,3565mil)(1455mil,3565mil) on Top Overlay And Pad C35-1(1430mil,3590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.858mil < 10mil) Between Track (991.614mil,407.953mil)(1006.614mil,407.953mil) on Top Overlay And Pad U10-4(955mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.752mil < 10mil) Between Track (971.614mil,458.937mil)(971.614mil,478.937mil) on Top Overlay And Pad U10-4(955mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.468mil < 10mil) Between Track (971.614mil,458.937mil)(971.614mil,478.937mil) on Top Overlay And Pad U10-3(955mil,505.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.468mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.858mil < 10mil) Between Track (991.614mil,527.638mil)(1006.614mil,527.638mil) on Top Overlay And Pad U10-3(955mil,505.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.307mil < 10mil) Between Track (991.614mil,527.638mil)(1006.614mil,527.638mil) on Top Overlay And Pad U10-2(1041.614mil,505.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.307mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.468mil < 10mil) Between Track (1026.614mil,463.937mil)(1026.614mil,478.937mil) on Top Overlay And Pad U10-2(1041.614mil,505.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.468mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.887mil < 10mil) Between Text "U10" (1075mil,455mil) on Top Overlay And Pad U10-2(1041.614mil,505.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.887mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.307mil < 10mil) Between Track (991.614mil,407.953mil)(1006.614mil,407.953mil) on Top Overlay And Pad U10-1(1041.614mil,433.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.307mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.878mil < 10mil) Between Track (1026.614mil,463.937mil)(1026.614mil,478.937mil) on Top Overlay And Pad U10-1(1041.614mil,433.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.935mil < 10mil) Between Text "U10" (1075mil,455mil) on Top Overlay And Pad U10-1(1041.614mil,433.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.935mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.91mil < 10mil) Between Track (3340.512mil,2710.079mil)(3350mil,2710.079mil) on Top Overlay And Pad RAD10-1(3385mil,2717.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.421mil < 10mil) Between Track (3420.512mil,2710.079mil)(3450mil,2710.079mil) on Top Overlay And Pad RAD10-1(3385mil,2717.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (3340.512mil,2847.874mil)(3385mil,2847.874mil) on Top Overlay And Pad RAD10-2(3435mil,2840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (3485mil,2847.874mil)(3529.488mil,2847.874mil) on Top Overlay And Pad RAD10-2(3435mil,2840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.91mil < 10mil) Between Track (3420.512mil,2710.079mil)(3450mil,2710.079mil) on Top Overlay And Pad RAD10-3(3485mil,2717.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.91mil < 10mil) Between Track (3520mil,2710.079mil)(3529.488mil,2710.079mil) on Top Overlay And Pad RAD10-3(3485mil,2717.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.91mil < 10mil) Between Track (2595.512mil,2700.079mil)(2605mil,2700.079mil) on Top Overlay And Pad RAD9-1(2640mil,2707.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.421mil < 10mil) Between Track (2675.512mil,2700.079mil)(2705mil,2700.079mil) on Top Overlay And Pad RAD9-1(2640mil,2707.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.3mil < 10mil) Between Text "RAD9" (2635mil,2645mil) on Top Overlay And Pad RAD9-1(2640mil,2707.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (2595.512mil,2837.874mil)(2640mil,2837.874mil) on Top Overlay And Pad RAD9-2(2690mil,2830mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (2740mil,2837.874mil)(2784.488mil,2837.874mil) on Top Overlay And Pad RAD9-2(2690mil,2830mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.91mil < 10mil) Between Track (2775mil,2700.079mil)(2784.488mil,2700.079mil) on Top Overlay And Pad RAD9-3(2740mil,2707.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.91mil < 10mil) Between Track (2675.512mil,2700.079mil)(2705mil,2700.079mil) on Top Overlay And Pad RAD9-3(2740mil,2707.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.3mil < 10mil) Between Text "RAD9" (2635mil,2645mil) on Top Overlay And Pad RAD9-3(2740mil,2707.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.91mil < 10mil) Between Track (3340.512mil,3037.126mil)(3350mil,3037.126mil) on Top Overlay And Pad RAD8-1(3385mil,3045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.421mil < 10mil) Between Track (3420.512mil,3037.126mil)(3450mil,3037.126mil) on Top Overlay And Pad RAD8-1(3385mil,3045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (3340.512mil,3174.921mil)(3385mil,3174.921mil) on Top Overlay And Pad RAD8-2(3435mil,3167.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (3485mil,3174.921mil)(3529.488mil,3174.921mil) on Top Overlay And Pad RAD8-2(3435mil,3167.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.91mil < 10mil) Between Track (3420.512mil,3037.126mil)(3450mil,3037.126mil) on Top Overlay And Pad RAD8-3(3485mil,3045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.91mil < 10mil) Between Track (3520mil,3037.126mil)(3529.488mil,3037.126mil) on Top Overlay And Pad RAD8-3(3485mil,3045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.347mil < 10mil) Between Text "RAD8" (3425mil,2980mil) on Top Overlay And Pad RAD8-3(3485mil,3045mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.91mil < 10mil) Between Track (2595.512mil,3042.126mil)(2605mil,3042.126mil) on Top Overlay And Pad RAD7-1(2640mil,3050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.421mil < 10mil) Between Track (2675.512mil,3042.126mil)(2705mil,3042.126mil) on Top Overlay And Pad RAD7-1(2640mil,3050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.347mil < 10mil) Between Text "RAD7" (2645mil,2985mil) on Top Overlay And Pad RAD7-1(2640mil,3050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (2595.512mil,3179.921mil)(2640mil,3179.921mil) on Top Overlay And Pad RAD7-2(2690mil,3172.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (2740mil,3179.921mil)(2784.488mil,3179.921mil) on Top Overlay And Pad RAD7-2(2690mil,3172.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.91mil < 10mil) Between Track (2775mil,3042.126mil)(2784.488mil,3042.126mil) on Top Overlay And Pad RAD7-3(2740mil,3050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.91mil < 10mil) Between Track (2675.512mil,3042.126mil)(2705mil,3042.126mil) on Top Overlay And Pad RAD7-3(2740mil,3050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.347mil < 10mil) Between Text "RAD7" (2645mil,2985mil) on Top Overlay And Pad RAD7-3(2740mil,3050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.421mil < 10mil) Between Track (3410.512mil,3360.079mil)(3440mil,3360.079mil) on Top Overlay And Pad RAD6-1(3375mil,3367.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.91mil < 10mil) Between Track (3330.512mil,3360.079mil)(3340mil,3360.079mil) on Top Overlay And Pad RAD6-1(3375mil,3367.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (3475mil,3497.874mil)(3519.488mil,3497.874mil) on Top Overlay And Pad RAD6-2(3425mil,3490mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (3330.512mil,3497.874mil)(3375mil,3497.874mil) on Top Overlay And Pad RAD6-2(3425mil,3490mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.91mil < 10mil) Between Track (3510mil,3360.079mil)(3519.488mil,3360.079mil) on Top Overlay And Pad RAD6-3(3475mil,3367.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.91mil < 10mil) Between Track (3410.512mil,3360.079mil)(3440mil,3360.079mil) on Top Overlay And Pad RAD6-3(3475mil,3367.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.3mil < 10mil) Between Text "RAD6" (3415mil,3305mil) on Top Overlay And Pad RAD6-3(3475mil,3367.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.91mil < 10mil) Between Track (2595.512mil,3355.079mil)(2605mil,3355.079mil) on Top Overlay And Pad RAD5-1(2640mil,3362.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.421mil < 10mil) Between Track (2675.512mil,3355.079mil)(2705mil,3355.079mil) on Top Overlay And Pad RAD5-1(2640mil,3362.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.3mil < 10mil) Between Text "RAD5" (2645mil,3300mil) on Top Overlay And Pad RAD5-1(2640mil,3362.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (2595.512mil,3492.874mil)(2640mil,3492.874mil) on Top Overlay And Pad RAD5-2(2690mil,3485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (2740mil,3492.874mil)(2784.488mil,3492.874mil) on Top Overlay And Pad RAD5-2(2690mil,3485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.91mil < 10mil) Between Track (2775mil,3355.079mil)(2784.488mil,3355.079mil) on Top Overlay And Pad RAD5-3(2740mil,3362.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.91mil < 10mil) Between Track (2675.512mil,3355.079mil)(2705mil,3355.079mil) on Top Overlay And Pad RAD5-3(2740mil,3362.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.3mil < 10mil) Between Text "RAD5" (2645mil,3300mil) on Top Overlay And Pad RAD5-3(2740mil,3362.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.421mil < 10mil) Between Track (3385mil,4297.874mil)(3414.488mil,4297.874mil) on Top Overlay And Pad RAD1-1(3450mil,4290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.91mil < 10mil) Between Track (3485mil,4297.874mil)(3494.488mil,4297.874mil) on Top Overlay And Pad RAD1-1(3450mil,4290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (3305.512mil,4160.079mil)(3350mil,4160.079mil) on Top Overlay And Pad RAD1-2(3400mil,4167.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (3450mil,4160.079mil)(3494.488mil,4160.079mil) on Top Overlay And Pad RAD1-2(3400mil,4167.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.91mil < 10mil) Between Track (3305.512mil,4297.874mil)(3315mil,4297.874mil) on Top Overlay And Pad RAD1-3(3350mil,4290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.91mil < 10mil) Between Track (3385mil,4297.874mil)(3414.488mil,4297.874mil) on Top Overlay And Pad RAD1-3(3350mil,4290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (515mil,585mil)(515mil,635mil) on Top Overlay And Pad R56-1(540mil,610mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (515mil,585mil)(555mil,585mil) on Top Overlay And Pad R56-1(540mil,610mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (515mil,635mil)(555mil,635mil) on Top Overlay And Pad R56-1(540mil,610mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (625mil,585mil)(625mil,635mil) on Top Overlay And Pad R56-2(600mil,610mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (585mil,585mil)(625mil,585mil) on Top Overlay And Pad R56-2(600mil,610mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (585mil,635mil)(625mil,635mil) on Top Overlay And Pad R56-2(600mil,610mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (935mil,1735mil)(935mil,1785mil) on Top Overlay And Pad R49-1(960mil,1760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (935mil,1735mil)(975mil,1735mil) on Top Overlay And Pad R49-1(960mil,1760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (935mil,1785mil)(975mil,1785mil) on Top Overlay And Pad R49-1(960mil,1760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1045mil,1735mil)(1045mil,1785mil) on Top Overlay And Pad R49-2(1020mil,1760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1005mil,1735mil)(1045mil,1735mil) on Top Overlay And Pad R49-2(1020mil,1760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1005mil,1785mil)(1045mil,1785mil) on Top Overlay And Pad R49-2(1020mil,1760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (935mil,1635mil)(975mil,1635mil) on Top Overlay And Pad R48-1(960mil,1660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (935mil,1685mil)(975mil,1685mil) on Top Overlay And Pad R48-1(960mil,1660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (935mil,1635mil)(935mil,1685mil) on Top Overlay And Pad R48-1(960mil,1660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1045mil,1635mil)(1045mil,1685mil) on Top Overlay And Pad R48-2(1020mil,1660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1005mil,1635mil)(1045mil,1635mil) on Top Overlay And Pad R48-2(1020mil,1660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1005mil,1685mil)(1045mil,1685mil) on Top Overlay And Pad R48-2(1020mil,1660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1045mil,1835mil)(1045mil,1885mil) on Top Overlay And Pad R47-1(1020mil,1860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1005mil,1835mil)(1045mil,1835mil) on Top Overlay And Pad R47-1(1020mil,1860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1005mil,1885mil)(1045mil,1885mil) on Top Overlay And Pad R47-1(1020mil,1860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (935mil,1835mil)(975mil,1835mil) on Top Overlay And Pad R47-2(960mil,1860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (935mil,1885mil)(975mil,1885mil) on Top Overlay And Pad R47-2(960mil,1860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (935mil,1835mil)(935mil,1885mil) on Top Overlay And Pad R47-2(960mil,1860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1110mil,4560mil)(1150mil,4560mil) on Top Overlay And Pad R34-1(1135mil,4585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1110mil,4610mil)(1150mil,4610mil) on Top Overlay And Pad R34-1(1135mil,4585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1110mil,4560mil)(1110mil,4610mil) on Top Overlay And Pad R34-1(1135mil,4585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1180mil,4560mil)(1220mil,4560mil) on Top Overlay And Pad R34-2(1195mil,4585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1180mil,4610mil)(1220mil,4610mil) on Top Overlay And Pad R34-2(1195mil,4585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1220mil,4560mil)(1220mil,4610mil) on Top Overlay And Pad R34-2(1195mil,4585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1110mil,4705mil)(1110mil,4755mil) on Top Overlay And Pad R33-1(1135mil,4730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1110mil,4705mil)(1150mil,4705mil) on Top Overlay And Pad R33-1(1135mil,4730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1110mil,4755mil)(1150mil,4755mil) on Top Overlay And Pad R33-1(1135mil,4730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1180mil,4705mil)(1220mil,4705mil) on Top Overlay And Pad R33-2(1195mil,4730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1180mil,4755mil)(1220mil,4755mil) on Top Overlay And Pad R33-2(1195mil,4730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1220mil,4705mil)(1220mil,4755mil) on Top Overlay And Pad R33-2(1195mil,4730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (890mil,4000mil)(890mil,4050mil) on Top Overlay And Pad R32-1(915mil,4025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (890mil,4000mil)(930mil,4000mil) on Top Overlay And Pad R32-1(915mil,4025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (890mil,4050mil)(930mil,4050mil) on Top Overlay And Pad R32-1(915mil,4025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (960mil,4000mil)(1000mil,4000mil) on Top Overlay And Pad R32-2(975mil,4025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (960mil,4050mil)(1000mil,4050mil) on Top Overlay And Pad R32-2(975mil,4025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1000mil,4000mil)(1000mil,4050mil) on Top Overlay And Pad R32-2(975mil,4025mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (890mil,4140mil)(890mil,4190mil) on Top Overlay And Pad R31-1(915mil,4165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (890mil,4140mil)(930mil,4140mil) on Top Overlay And Pad R31-1(915mil,4165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (890mil,4190mil)(930mil,4190mil) on Top Overlay And Pad R31-1(915mil,4165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (960mil,4140mil)(1000mil,4140mil) on Top Overlay And Pad R31-2(975mil,4165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (960mil,4190mil)(1000mil,4190mil) on Top Overlay And Pad R31-2(975mil,4165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1000mil,4140mil)(1000mil,4190mil) on Top Overlay And Pad R31-2(975mil,4165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (890mil,4280mil)(890mil,4330mil) on Top Overlay And Pad R30-1(915mil,4305mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (890mil,4330mil)(930mil,4330mil) on Top Overlay And Pad R30-1(915mil,4305mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (890mil,4280mil)(930mil,4280mil) on Top Overlay And Pad R30-1(915mil,4305mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (960mil,4330mil)(1000mil,4330mil) on Top Overlay And Pad R30-2(975mil,4305mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (960mil,4280mil)(1000mil,4280mil) on Top Overlay And Pad R30-2(975mil,4305mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1000mil,4280mil)(1000mil,4330mil) on Top Overlay And Pad R30-2(975mil,4305mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1110mil,4330mil)(1150mil,4330mil) on Top Overlay And Pad R20-1(1135mil,4305mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1110mil,4280mil)(1150mil,4280mil) on Top Overlay And Pad R20-1(1135mil,4305mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1110mil,4280mil)(1110mil,4330mil) on Top Overlay And Pad R20-1(1135mil,4305mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1180mil,4330mil)(1220mil,4330mil) on Top Overlay And Pad R20-2(1195mil,4305mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1180mil,4280mil)(1220mil,4280mil) on Top Overlay And Pad R20-2(1195mil,4305mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (1220mil,4280mil)(1220mil,4330mil) on Top Overlay And Pad R20-2(1195mil,4305mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (270mil,4480mil)(270mil,4530mil) on Top Overlay And Pad R18-1(295mil,4505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (270mil,4480mil)(310mil,4480mil) on Top Overlay And Pad R18-1(295mil,4505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (270mil,4530mil)(310mil,4530mil) on Top Overlay And Pad R18-1(295mil,4505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (380mil,4480mil)(380mil,4530mil) on Top Overlay And Pad R18-2(355mil,4505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (340mil,4480mil)(380mil,4480mil) on Top Overlay And Pad R18-2(355mil,4505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (340mil,4530mil)(380mil,4530mil) on Top Overlay And Pad R18-2(355mil,4505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (270mil,4175mil)(270mil,4225mil) on Top Overlay And Pad R17-1(295mil,4200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (270mil,4175mil)(310mil,4175mil) on Top Overlay And Pad R17-1(295mil,4200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (270mil,4225mil)(310mil,4225mil) on Top Overlay And Pad R17-1(295mil,4200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (380mil,4175mil)(380mil,4225mil) on Top Overlay And Pad R17-2(355mil,4200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (340mil,4175mil)(380mil,4175mil) on Top Overlay And Pad R17-2(355mil,4200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (340mil,4225mil)(380mil,4225mil) on Top Overlay And Pad R17-2(355mil,4200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3070mil,4570mil)(3070mil,4620mil) on Top Overlay And Pad R3-1(3095mil,4595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3070mil,4570mil)(3110mil,4570mil) on Top Overlay And Pad R3-1(3095mil,4595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3070mil,4620mil)(3110mil,4620mil) on Top Overlay And Pad R3-1(3095mil,4595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3180mil,4570mil)(3180mil,4620mil) on Top Overlay And Pad R3-2(3155mil,4595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3140mil,4570mil)(3180mil,4570mil) on Top Overlay And Pad R3-2(3155mil,4595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3140mil,4620mil)(3180mil,4620mil) on Top Overlay And Pad R3-2(3155mil,4595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3475mil,4045mil)(3475mil,4095mil) on Top Overlay And Pad R2-1(3450mil,4070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3435mil,4095mil)(3475mil,4095mil) on Top Overlay And Pad R2-1(3450mil,4070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3435mil,4045mil)(3475mil,4045mil) on Top Overlay And Pad R2-1(3450mil,4070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3365mil,4095mil)(3405mil,4095mil) on Top Overlay And Pad R2-2(3390mil,4070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3365mil,4045mil)(3405mil,4045mil) on Top Overlay And Pad R2-2(3390mil,4070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3365mil,4045mil)(3365mil,4095mil) on Top Overlay And Pad R2-2(3390mil,4070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3180mil,4470mil)(3180mil,4520mil) on Top Overlay And Pad R69-1(3155mil,4495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3140mil,4470mil)(3180mil,4470mil) on Top Overlay And Pad R69-1(3155mil,4495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3140mil,4520mil)(3180mil,4520mil) on Top Overlay And Pad R69-1(3155mil,4495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3070mil,4470mil)(3070mil,4520mil) on Top Overlay And Pad R69-2(3095mil,4495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3070mil,4470mil)(3110mil,4470mil) on Top Overlay And Pad R69-2(3095mil,4495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Track (3070mil,4520mil)(3110mil,4520mil) on Top Overlay And Pad R69-2(3095mil,4495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.974mil < 10mil) Between Text "Q1" (1140mil,1605mil) on Top Overlay And Pad Q1-3(1192mil,1655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.974mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (2140mil,1645mil)(2180mil,1645mil) on Top Overlay And Pad C46-2(2160mil,1670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (2185mil,1655mil)(2185mil,1695mil) on Top Overlay And Pad C46-2(2160mil,1670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (2135mil,1655mil)(2135mil,1695mil) on Top Overlay And Pad C46-2(2160mil,1670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (2135mil,1695mil)(2185mil,1695mil) on Top Overlay And Pad C46-2(2160mil,1670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (2135mil,1585mil)(2185mil,1585mil) on Top Overlay And Pad C46-1(2160mil,1610mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (2185mil,1585mil)(2185mil,1625mil) on Top Overlay And Pad C46-1(2160mil,1610mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (2135mil,1585mil)(2135mil,1625mil) on Top Overlay And Pad C46-1(2160mil,1610mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (2140mil,1635mil)(2180mil,1635mil) on Top Overlay And Pad C46-1(2160mil,1610mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.584mil < 10mil) Between Text "+" (2235.047mil,1703.74mil) on Top Overlay And Pad C45-1(2305mil,1721.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.584mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (2245mil,1736.252mil)(2275mil,1736.252mil) on Top Overlay And Pad C45-1(2305mil,1721.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (2335mil,1736.252mil)(2365mil,1736.252mil) on Top Overlay And Pad C45-1(2305mil,1721.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.15mil < 10mil) Between Text "C45" (2335mil,1755mil) on Top Overlay And Pad C45-1(2305mil,1721.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.946mil < 10mil) Between Area Fill (2282.5mil,1614.066mil) (2327.5mil,1653.436mil) on Top Overlay And Pad C45-1(2305mil,1721.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.946mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (2200.512mil,1528.669mil)(2275mil,1528.669mil) on Top Overlay And Pad C45-2(2305mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (2335mil,1528.669mil)(2409.488mil,1528.669mil) on Top Overlay And Pad C45-2(2305mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.196mil < 10mil) Between Area Fill (2282.5mil,1614.066mil) (2327.5mil,1653.436mil) on Top Overlay And Pad C45-2(2305mil,1545mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.196mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (2545mil,2330mil)(2575mil,2330mil) on Top Overlay And Pad C43-1(2605mil,2345mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (2635mil,2330mil)(2665mil,2330mil) on Top Overlay And Pad C43-1(2605mil,2345mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.584mil < 10mil) Between Text "+" (2674.953mil,2362.512mil) on Top Overlay And Pad C43-1(2605mil,2345mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.584mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Area Fill (2582.5mil,2412.815mil) (2627.5mil,2452.185mil) on Top Overlay And Pad C43-1(2605mil,2345mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (2500.512mil,2537.583mil)(2575mil,2537.583mil) on Top Overlay And Pad C43-2(2605mil,2521.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.197mil < 10mil) Between Area Fill (2582.5mil,2412.815mil) (2627.5mil,2452.185mil) on Top Overlay And Pad C43-2(2605mil,2521.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Track (2635mil,2537.583mil)(2709.488mil,2537.583mil) on Top Overlay And Pad C43-2(2605mil,2521.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (320mil,250mil)(360mil,250mil) on Top Overlay And Pad C41-2(345mil,275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (320mil,300mil)(360mil,300mil) on Top Overlay And Pad C41-2(345mil,275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (320mil,250mil)(320mil,300mil) on Top Overlay And Pad C41-2(345mil,275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (370mil,255mil)(370mil,295mil) on Top Overlay And Pad C41-2(345mil,275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (390mil,250mil)(430mil,250mil) on Top Overlay And Pad C41-1(405mil,275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (390mil,300mil)(430mil,300mil) on Top Overlay And Pad C41-1(405mil,275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (430mil,250mil)(430mil,300mil) on Top Overlay And Pad C41-1(405mil,275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Track (380mil,255mil)(380mil,295mil) on Top Overlay And Pad C41-1(405mil,275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1110mil,4480mil)(1150mil,4480mil) on Top Overlay And Pad C34-2(1135mil,4505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Track (1110mil,4530mil)(1150mil,4530mil) on Top Overlay And Pad C34-2(1135mil,4505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.654mil]
Rule Violations :419

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (6.134mil < 10mil) Between Via (3070mil,1440mil) from Top Layer to Bottom Layer And Pad R53-1(3110mil,1440mil) on Top Layer [Top Solder] Mask Sliver [6.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.134mil < 10mil) Between Via (2540mil,1380mil) from Top Layer to Bottom Layer And Pad R60-2(2580mil,1380mil) on Top Layer [Top Solder] Mask Sliver [6.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.134mil < 10mil) Between Via (2540mil,1440mil) from Top Layer to Bottom Layer And Pad R55-2(2580mil,1440mil) on Top Layer [Top Solder] Mask Sliver [6.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.134mil < 10mil) Between Via (1995mil,1380mil) from Top Layer to Bottom Layer And Pad R62-2(2035mil,1380mil) on Top Layer [Top Solder] Mask Sliver [6.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.134mil < 10mil) Between Via (2135mil,1380mil) from Top Layer to Bottom Layer And Pad R62-1(2095mil,1380mil) on Top Layer [Top Solder] Mask Sliver [6.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.134mil < 10mil) Between Via (1995mil,1440mil) from Top Layer to Bottom Layer And Pad R61-2(2035mil,1440mil) on Top Layer [Top Solder] Mask Sliver [6.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.134mil < 10mil) Between Via (2135mil,1440mil) from Top Layer to Bottom Layer And Pad R61-1(2095mil,1440mil) on Top Layer [Top Solder] Mask Sliver [6.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.134mil < 10mil) Between Via (1465mil,1380mil) from Top Layer to Bottom Layer And Pad R64-2(1500mil,1380mil) on Top Layer [Top Solder] Mask Sliver [1.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.134mil < 10mil) Between Via (1600mil,1380mil) from Top Layer to Bottom Layer And Pad R64-1(1560mil,1380mil) on Top Layer [Top Solder] Mask Sliver [6.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.134mil < 10mil) Between Via (1465mil,1440mil) from Top Layer to Bottom Layer And Pad R63-2(1500mil,1440mil) on Top Layer [Top Solder] Mask Sliver [1.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.134mil < 10mil) Between Via (1600mil,1440mil) from Top Layer to Bottom Layer And Pad R63-1(1560mil,1440mil) on Top Layer [Top Solder] Mask Sliver [6.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.134mil < 10mil) Between Via (3070mil,1380mil) from Top Layer to Bottom Layer And Pad R54-1(3110mil,1380mil) on Top Layer [Top Solder] Mask Sliver [6.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-15(1757.481mil,3303.779mil) on Top Layer And Pad U11-14(1757.481mil,3284.094mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-13(1757.481mil,3264.409mil) on Top Layer And Pad U11-14(1757.481mil,3284.094mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-8(1619.685mil,3205.354mil) on Top Layer And Pad U11-7(1600mil,3205.354mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-6(1580.315mil,3205.354mil) on Top Layer And Pad U11-7(1600mil,3205.354mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-2(1501.575mil,3205.354mil) on Top Layer And Pad U11-1(1481.89mil,3205.354mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-22(1757.481mil,3441.574mil) on Top Layer And Pad U11-21(1757.481mil,3421.889mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-20(1757.481mil,3402.204mil) on Top Layer And Pad U11-21(1757.481mil,3421.889mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-17(1757.481mil,3343.149mil) on Top Layer And Pad U11-18(1757.481mil,3362.834mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-19(1757.481mil,3382.519mil) on Top Layer And Pad U11-18(1757.481mil,3362.834mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-20(1757.481mil,3402.204mil) on Top Layer And Pad U11-19(1757.481mil,3382.519mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-3(1521.26mil,3205.354mil) on Top Layer And Pad U11-2(1501.575mil,3205.354mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-4(1540.945mil,3205.354mil) on Top Layer And Pad U11-3(1521.26mil,3205.354mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-23(1757.481mil,3461.259mil) on Top Layer And Pad U11-22(1757.481mil,3441.574mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-24(1757.481mil,3480.944mil) on Top Layer And Pad U11-23(1757.481mil,3461.259mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-26(1678.74mil,3540mil) on Top Layer And Pad U11-25(1698.425mil,3540mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.26mil < 10mil) Between Via (1725mil,3540mil) from Top Layer to Bottom Layer And Pad U11-25(1698.425mil,3540mil) on Top Layer [Top Solder] Mask Sliver [3.26mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-27(1659.055mil,3540mil) on Top Layer And Pad U11-26(1678.74mil,3540mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-28(1639.37mil,3540mil) on Top Layer And Pad U11-27(1659.055mil,3540mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-29(1619.685mil,3540mil) on Top Layer And Pad U11-28(1639.37mil,3540mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-30(1600mil,3540mil) on Top Layer And Pad U11-29(1619.685mil,3540mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-33(1540.945mil,3540mil) on Top Layer And Pad U11-32(1560.63mil,3540mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-31(1580.315mil,3540mil) on Top Layer And Pad U11-32(1560.63mil,3540mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-34(1521.26mil,3540mil) on Top Layer And Pad U11-33(1540.945mil,3540mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-35(1501.575mil,3540mil) on Top Layer And Pad U11-34(1521.26mil,3540mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-36(1481.89mil,3540mil) on Top Layer And Pad U11-35(1501.575mil,3540mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-38(1422.835mil,3461.259mil) on Top Layer And Pad U11-37(1422.835mil,3480.944mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-39(1422.835mil,3441.574mil) on Top Layer And Pad U11-38(1422.835mil,3461.259mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-40(1422.835mil,3421.889mil) on Top Layer And Pad U11-39(1422.835mil,3441.574mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-41(1422.835mil,3402.204mil) on Top Layer And Pad U11-40(1422.835mil,3421.889mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-42(1422.835mil,3382.519mil) on Top Layer And Pad U11-43(1422.835mil,3362.834mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-44(1422.835mil,3343.149mil) on Top Layer And Pad U11-43(1422.835mil,3362.834mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-45(1422.835mil,3323.464mil) on Top Layer And Pad U11-44(1422.835mil,3343.149mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-46(1422.835mil,3303.779mil) on Top Layer And Pad U11-45(1422.835mil,3323.464mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-47(1422.835mil,3284.094mil) on Top Layer And Pad U11-46(1422.835mil,3303.779mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-48(1422.835mil,3264.409mil) on Top Layer And Pad U11-47(1422.835mil,3284.094mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-42(1422.835mil,3382.519mil) on Top Layer And Pad U11-41(1422.835mil,3402.204mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-30(1600mil,3540mil) on Top Layer And Pad U11-31(1580.315mil,3540mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-5(1560.63mil,3205.354mil) on Top Layer And Pad U11-6(1580.315mil,3205.354mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-11(1678.74mil,3205.354mil) on Top Layer And Pad U11-12(1698.425mil,3205.354mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-10(1659.055mil,3205.354mil) on Top Layer And Pad U11-11(1678.74mil,3205.354mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-9(1639.37mil,3205.354mil) on Top Layer And Pad U11-10(1659.055mil,3205.354mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-8(1619.685mil,3205.354mil) on Top Layer And Pad U11-9(1639.37mil,3205.354mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-15(1757.481mil,3303.779mil) on Top Layer And Pad U11-16(1757.481mil,3323.464mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-17(1757.481mil,3343.149mil) on Top Layer And Pad U11-16(1757.481mil,3323.464mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.055mil < 10mil) Between Pad U11-5(1560.63mil,3205.354mil) on Top Layer And Pad U11-4(1540.945mil,3205.354mil) on Top Layer [Top Solder] Mask Sliver [3.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.441mil < 10mil) Between Via (900mil,430mil) from Top Layer to Bottom Layer And Pad U10-4(955mil,430mil) on Top Layer [Top Solder] Mask Sliver [9.441mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (3210mil,4595mil) from Top Layer to Bottom Layer And Pad U8-1(3275mil,4595mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.41mil < 10mil) Between Via (3325mil,3380mil) from Top Layer to Bottom Layer And Pad RAD6-1(3375mil,3367.953mil) on Top Layer [Top Solder] Mask Sliver [6.41mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.887mil < 10mil) Between Via (1005mil,4125mil) from Top Layer to Bottom Layer And Pad R31-2(975mil,4165mil) on Top Layer [Top Solder] Mask Sliver [8.887mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.134mil < 10mil) Between Via (975mil,4265mil) from Top Layer to Bottom Layer And Pad R30-2(975mil,4305mil) on Top Layer [Top Solder] Mask Sliver [6.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.134mil < 10mil) Between Via (1195mil,4265mil) from Top Layer to Bottom Layer And Pad R20-2(1195mil,4305mil) on Top Layer [Top Solder] Mask Sliver [6.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.386mil < 10mil) Between Via (1236.614mil,1778.386mil) from Top Layer to Bottom Layer And Pad Q1-1(1230mil,1735mil) on Top Layer [Top Solder] Mask Sliver [7.386mil]
Rule Violations :64

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=200mil) (Preferred=15mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=5mil) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:01