// Seed: 4107425490
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input tri id_2,
    input tri0 id_3
);
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    input tri0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    input supply0 id_5,
    output wire id_6,
    output wire id_7,
    input tri id_8,
    input tri0 id_9,
    input uwire id_10,
    input tri1 id_11,
    input tri1 id_12,
    input supply1 id_13
);
  assign id_3 = 1;
  module_0(
      id_8, id_10, id_12, id_9
  );
  generate
    assign id_1 = 1;
  endgenerate
endmodule
