# compile vhdl design source files
vhdl xil_defaultlib  \
"top_level_testbench_func_synth.vhd" \
"../../../../../lab6_assignment_sources/top_level_testbench.vhd" \

# Do not sort compile order
nosort
