// Seed: 1515931000
module module_0 #(
    parameter id_5 = 32'd29
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  localparam id_4 = -1'b0;
  assign id_2 = id_4[-1];
  wire _id_5;
  ;
  logic id_6;
  assign id_2 = -1;
  id_7 :
  assert property (@(-1 or posedge -1) id_4[id_5]) id_7 <= 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4
  );
  inout wire id_1;
  wire id_5;
  wor id_6, id_7, id_8;
  logic id_9;
  ;
  assign id_8.id_7 = -1;
endmodule
