<inh f='llvm/llvm/include/llvm/MCA/Stages/Stage.h' l='27' c='llvm::mca::Stage'/>
<def f='llvm/llvm/include/llvm/MCA/Stages/DispatchStage.h' l='49' ll='83'/>
<use f='llvm/llvm/lib/MCA/Context.cpp' l='43' c='_ZN4llvm3mca7Context21createDefaultPipelineERKNS0_15PipelineOptionsERNS0_9SourceMgrE'/>
<size>120</size>
<doc f='llvm/llvm/include/llvm/MCA/Stages/DispatchStage.h' l='31'>// Implements the hardware dispatch logic.
//
// This class is responsible for the dispatch stage, in which instructions are
// dispatched in groups to the Scheduler.  An instruction can be dispatched if
// the following conditions are met:
//  1) There are enough entries in the reorder buffer (see class
//     RetireControlUnit) to write the opcodes associated with the instruction.
//  2) There are enough physical registers to rename output register operands.
//  3) There are enough entries available in the used buffered resource(s).
//
// The number of micro opcodes that can be dispatched in one cycle is limited by
// the value of field &apos;DispatchWidth&apos;. A &quot;dynamic dispatch stall&quot; occurs when
// processor resources are not available. Dispatch stall events are counted
// during the entire execution of the code, and displayed by the performance
// report when flag &apos;-dispatch-stats&apos; is specified.
//
// If the number of micro opcodes exceedes DispatchWidth, then the instruction
// is dispatched in multiple cycles.</doc>
<mbr r='llvm::mca::DispatchStage::DispatchWidth' o='512' t='unsigned int'/>
<mbr r='llvm::mca::DispatchStage::AvailableEntries' o='544' t='unsigned int'/>
<mbr r='llvm::mca::DispatchStage::CarryOver' o='576' t='unsigned int'/>
<mbr r='llvm::mca::DispatchStage::CarriedOver' o='640' t='llvm::mca::InstRef'/>
<mbr r='llvm::mca::DispatchStage::STI' o='768' t='const llvm::MCSubtargetInfo &amp;'/>
<mbr r='llvm::mca::DispatchStage::RCU' o='832' t='llvm::mca::RetireControlUnit &amp;'/>
<mbr r='llvm::mca::DispatchStage::PRF' o='896' t='llvm::mca::RegisterFile &amp;'/>
<fun r='_ZNK4llvm3mca13DispatchStage8checkRCUERKNS0_7InstRefE'/>
<fun r='_ZNK4llvm3mca13DispatchStage8checkPRFERKNS0_7InstRefE'/>
<fun r='_ZNK4llvm3mca13DispatchStage11canDispatchERKNS0_7InstRefE'/>
<fun r='_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE'/>
<fun r='_ZNK4llvm3mca13DispatchStage27notifyInstructionDispatchedERKNS0_7InstRefENS_8ArrayRefIjEEj'/>
<fun r='_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE'/>
<fun r='_ZNK4llvm3mca13DispatchStage11isAvailableERKNS0_7InstRefE'/>
<fun r='_ZNK4llvm3mca13DispatchStage17hasWorkToCompleteEv'/>
<fun r='_ZN4llvm3mca13DispatchStage10cycleStartEv'/>
<fun r='_ZN4llvm3mca13DispatchStage7executeERNS0_7InstRefE'/>
