-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                mf2915@EEWS305-026                                  
-- Generated date:              Sat May 07 17:02:20 +0100 2016                      

Solution Settings: gauss_blur.v26
  Current state: schedule
  Project: gauss_blur
  
  Design Input Files Specified
    $PROJECT_HOME/../gauss_blur_source/gauss_blur.c
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/../gauss_blur_source/gauss_blur.h
      $PROJECT_HOME/../gauss_blur_source/shift_class.h
    $PROJECT_HOME/../gauss_blur_source/gauss_blur.h
      $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/../gauss_blur_source/shift_class.h
  
  Processes/Blocks in Design
    Process          Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------- ----------------------- ------- ---------- ------------ -- --------
    /gauss_blur/core                     170       2          1            0  1          
    Design Total:                        170       2          1            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /gauss_blur/core         
    
  I/O Data Ranges
    Port         Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ------------ ---- -------- --------- --------- ------- -------- --------
    vin          IN   Unsigned        90                                     
    vga_xy       IN   Unsigned        20                                     
    clk          IN   Unsigned         1                                     
    en           IN   Unsigned         1                                     
    arst_n       IN   Unsigned         1                                     
    vout:rsc.z   OUT  Unsigned        30                                     
    volume:rsc.z OUT  Unsigned         4                                     
    
  Memory Resources
    Resource Name: /gauss_blur/vin:rsc
      Memory Component: [DirectInput]                Size:         1 x 90
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable        Indices Phys Memory Address     
      --------------- ------- -----------------------
      /gauss_blur/vin    0:89 00000000-00000000 (0-0) 
      
    Resource Name: /gauss_blur/vout:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 30
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable         Indices Phys Memory Address     
      ---------------- ------- -----------------------
      /gauss_blur/vout    0:29 00000000-00000000 (0-0) 
      
    Resource Name: /gauss_blur/vga_xy:rsc
      Memory Component: [DirectInput]                Size:         1 x 20
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable           Indices Phys Memory Address     
      ------------------ ------- -----------------------
      /gauss_blur/vga_xy    0:19 00000000-00000000 (0-0) 
      
    Resource Name: /gauss_blur/volume:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 4
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable           Indices Phys Memory Address     
      ------------------ ------- -----------------------
      /gauss_blur/volume     0:3 00000000-00000000 (0-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process          Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
    ---------------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
    /gauss_blur/core core:rlp           Infinite       0            3  60.00 ns                       
    /gauss_blur/core   main             Infinite       3            3  60.00 ns            1          
    
  Loop Execution Profile
    Process          Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ---------------- ---------------- ------------ -------------------------- ----------------- --------
    /gauss_blur/core core:rlp                   0                        0.00                1           
    /gauss_blur/core   main                     3                      100.00                1           
    
  End of Report
