
*** Running vivado
    with args -log gtwizard_0_exdes.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source gtwizard_0_exdes.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source gtwizard_0_exdes.tcl -notrace
Command: synth_design -top gtwizard_0_exdes -part xc7k325tffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12120 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1022.527 ; gain = 234.703
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_exdes' [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:70]
	Parameter EXAMPLE_CONFIG_INDEPENDENT_LANES bound to: 1 - type: integer 
	Parameter EXAMPLE_LANE_WITH_START_CHAR bound to: 0 - type: integer 
	Parameter EXAMPLE_WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:92]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:98]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:99]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:102]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:103]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:104]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:105]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:106]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:107]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:108]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:109]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:110]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:111]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:281]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_support' [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_support.v:70]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_GT_USRCLK_SOURCE' [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33090]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (1#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33090]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_GT_USRCLK_SOURCE' (3#1) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.v:68]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_common' [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common.v:69]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b010 
	Parameter QPLL_FBDIV_TOP bound to: 80 - type: integer 
	Parameter QPLL_FBDIV_IN bound to: 10'b0100100000 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'GTXE2_COMMON' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:21991]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 27'b000011010000000000110000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0100100000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b010 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_COMMON' (4#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:21991]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_common' (5#1) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common.v:69]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_common_reset' [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.v:74]
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 25 - type: integer 
	Parameter WAIT_MAX bound to: 35 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter ASSERT_COMMON_RESET bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.v:121]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_common_reset' (6#1) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.v:74]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0' [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.runs/synth_1/.Xil/Vivado-10532-FXTVWR85EI30285/realtime/gtwizard_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0' (7#1) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.runs/synth_1/.Xil/Vivado-10532-FXTVWR85EI30285/realtime/gtwizard_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_support' (8#1) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_support.v:70]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_GT_FRAME_GEN' [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:69]
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:83]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:84]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:102]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:102]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:103]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:103]
INFO: [Synth 8-3876] $readmem data file 'gt_rom_init_tx.dat' is read successfully [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:146]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_GT_FRAME_GEN' (9#1) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:69]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_GT_FRAME_CHECK' [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:69]
	Parameter RX_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RXCTRL_WIDTH bound to: 4 - type: integer 
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter CHANBOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter COMMA_DOUBLE bound to: 16'b0000010010111100 
	Parameter START_OF_PACKET_CHAR bound to: 100992188 - type: integer 
	Parameter ST_LINK_DOWN bound to: 1'b0 
	Parameter ST_LINK_UP bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:106]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:107]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:116]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:116]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:117]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:117]
INFO: [Synth 8-6157] synthesizing module 'FD' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13467]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (10#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13467]
INFO: [Synth 8-3876] $readmem data file 'gt_rom_init_rx.dat' is read successfully [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:482]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:416]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:431]
WARNING: [Synth 8-6014] Unused sequential element rx_chanbond_seq_r3_reg was removed.  [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:297]
INFO: [Synth 8-3936] Found unconnected internal register 'rx_data_ram_r_reg' and it is trimmed from '80' to '48' bits. [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:476]
INFO: [Synth 8-4471] merging register 'RXENMCOMMADET_OUT_reg' into 'RXENPCOMMADET_OUT_reg' [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:366]
INFO: [Synth 8-4471] merging register 'RX_ENCHAN_SYNC_OUT_reg' into 'RXENPCOMMADET_OUT_reg' [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:375]
WARNING: [Synth 8-6014] Unused sequential element RXENMCOMMADET_OUT_reg was removed.  [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:366]
WARNING: [Synth 8-6014] Unused sequential element RX_ENCHAN_SYNC_OUT_reg was removed.  [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:375]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_GT_FRAME_CHECK' (11#1) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v:69]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_exdes' (12#1) [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:70]
INFO: [Synth 8-3917] design gtwizard_0_exdes has port TX_DIS driven by constant 0
WARNING: [Synth 8-3331] design gtwizard_0_GT_FRAME_CHECK has unconnected port INC_IN
WARNING: [Synth 8-3331] design gtwizard_0_support has unconnected port gt0_txpmareset_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1096.000 ; gain = 308.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1096.000 ; gain = 308.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1096.000 ; gain = 308.176
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1096.000 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0/gtwizard_0_in_context.xdc] for cell 'gtwizard_0_support_i/gtwizard_0_init_i'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0/gtwizard_0_in_context.xdc] for cell 'gtwizard_0_support_i/gtwizard_0_init_i'
Parsing XDC File [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc]
WARNING: [Vivado 12-584] No ports matched 'DRP_CLK_IN_P'. [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc:75]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/gtwizard_0_exdes_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/gtwizard_0_exdes_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/gtwizard_0_exdes_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1207.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FD => FDRE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1207.898 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1207.898 ; gain = 420.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1207.898 ; gain = 420.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for gtwizard_0_support_i/gtwizard_0_init_i. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1207.898 ; gain = 420.074
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1207.898 ; gain = 420.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               80 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	 513 Input     80 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gtwizard_0_exdes 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_0_common_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module gtwizard_0_GT_FRAME_GEN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               80 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	 513 Input     80 Bit        Muxes := 1     
Module gtwizard_0_GT_FRAME_CHECK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	 513 Input     80 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design gtwizard_0_exdes has port TX_DIS driven by constant 0
WARNING: [Synth 8-3331] design gtwizard_0_GT_FRAME_CHECK has unconnected port INC_IN
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_chanbond_seq_r_reg' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[15]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[14]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[13]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[12]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[11]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[10]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[9]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[7]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[6]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[5]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[4]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[3]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[2]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[1]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[0]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[16]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[22]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[24]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[33]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[25]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[26]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[34]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[27]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[35]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[28]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[36]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[29]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[37]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[30]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[31]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[33]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[40]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[34]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[42]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[35]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[43]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[36]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[44]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[37]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[45]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[38]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[39]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[47]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gt0_frame_check/\rx_data_ram_r_reg[41] )
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/rx_data_ram_r_reg[46]' (FD) to 'gt0_frame_check/rx_data_ram_r_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gt0_frame_check/\rx_data_ram_r_reg[47] )
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[8]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[79]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[78]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[77]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[76]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[75]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[74]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[73]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[72]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[71]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[70]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[69]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[68]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[67]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[66]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[65]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[64]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[63]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[62]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[61]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[60]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[59]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[58]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[57]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[56]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[55]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[54]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[53]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[52]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[51]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[50]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[49]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[48]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[9]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[15]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[14]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[13]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[12]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[7]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[6]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[5]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[4]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[3]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[2]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[1]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[0]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[10]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[11]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[16]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[22]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[24]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[33]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[25]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[26]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[34]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[27]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[35]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[28]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[36]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[29]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[37]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[30]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[31]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[33]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[40]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[34]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[42]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[35]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[43]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[36]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[44]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[37]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[45]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[38]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[39]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[47]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gt0_frame_gen/tx_data_ram_r_reg[41] )
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[46]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[47]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt0_frame_gen/tx_data_ram_r_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gt0_frame_check/rx_chanbond_seq_r2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gt0_frame_check/\register_chan_seq[0].rx_chanbond_reg_0 )
INFO: [Synth 8-3332] Sequential element (register_chan_seq[0].rx_chanbond_reg_0) is unused and will be removed from module gtwizard_0_GT_FRAME_CHECK.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1207.898 ; gain = 420.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1207.898 ; gain = 420.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1207.898 ; gain = 420.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1207.898 ; gain = 420.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin soft_reset_vio_i_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt_txfsmresetdone_r_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt_txfsmresetdone_r2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt0_rxfsmresetdone_r_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt0_rxfsmresetdone_r2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt0_rxresetdone_vio_r_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt0_rxresetdone_vio_r2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt0_rxresetdone_vio_r3_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin rxresetdone_vio_i_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1207.898 ; gain = 420.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1207.898 ; gain = 420.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1207.898 ; gain = 420.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1207.898 ; gain = 420.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1207.898 ; gain = 420.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1207.898 ; gain = 420.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|gtwizard_0_GT_FRAME_CHECK | rx_data_r_track_reg[31] | 5      | 24    | YES          | NO                 | YES               | 24     | 0       | 
|gtwizard_0_GT_FRAME_CHECK | rx_data_r_track_reg[7]  | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
+--------------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |gtwizard_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |gtwizard_0   |     1|
|2     |BUFG         |     2|
|3     |CARRY4       |     5|
|4     |GTXE2_COMMON |     1|
|5     |IBUFDS_GTE2  |     1|
|6     |LUT1         |   123|
|7     |LUT2         |    47|
|8     |LUT3         |    20|
|9     |LUT4         |    26|
|10    |LUT5         |    13|
|11    |LUT6         |    56|
|12    |SRL16E       |    32|
|13    |FDCE         |     5|
|14    |FDRE         |   246|
|15    |FDSE         |     1|
|16    |IBUF         |     5|
|17    |OBUF         |     3|
+------+-------------+------+

Report Instance Areas: 
+------+-----------------------+----------------------------+------+
|      |Instance               |Module                      |Cells |
+------+-----------------------+----------------------------+------+
|1     |top                    |                            |   689|
|2     |  gt0_frame_check      |gtwizard_0_GT_FRAME_CHECK   |   406|
|3     |  gt0_frame_gen        |gtwizard_0_GT_FRAME_GEN     |   123|
|4     |  gtwizard_0_support_i |gtwizard_0_support          |   136|
|5     |    common0_i          |gtwizard_0_common           |     1|
|6     |    common_reset_i     |gtwizard_0_common_reset     |    28|
|7     |    gt_usrclk_source   |gtwizard_0_GT_USRCLK_SOURCE |     2|
+------+-----------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1207.898 ; gain = 420.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1207.898 ; gain = 308.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1207.898 ; gain = 420.074
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1207.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1222.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
191 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1222.762 ; gain = 764.613
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1222.762 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/K7325/R5/SFP/k725_sfp2_gtx_10g_test/gtwizard_0_ex.runs/synth_1/gtwizard_0_exdes.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file gtwizard_0_exdes_utilization_synth.rpt -pb gtwizard_0_exdes_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 28 18:34:20 2021...
