Return-Path: <linux-watchdog+bounces-585-lists+linux-watchdog=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-watchdog@lfdr.de
Delivered-To: lists+linux-watchdog@lfdr.de
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org [139.178.88.99])
	by mail.lfdr.de (Postfix) with ESMTPS id 0B3D1848414
	for <lists+linux-watchdog@lfdr.de>; Sat,  3 Feb 2024 07:37:52 +0100 (CET)
Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sv.mirrors.kernel.org (Postfix) with ESMTPS id AD87B2868C9
	for <lists+linux-watchdog@lfdr.de>; Sat,  3 Feb 2024 06:37:50 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 33CD31B7E3;
	Sat,  3 Feb 2024 06:37:46 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="dMECvtci"
X-Original-To: linux-watchdog@vger.kernel.org
Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 685651AAD2;
	Sat,  3 Feb 2024 06:37:44 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1706942266; cv=none; b=BkvHCXhmreMLtfyFabe+/WNpwmAWZb+uJpIqpsEbiJQscQW1zb5NLcp2R3/km/6jt5kgQMBwMxqeYFbIJMwsD2gAhUNdVlT22GlOByHhvBYXh6MrIZ0Yf/Qrhf2a4gd5n1KJR3LNQhPOPMu1LmubN9G9vaDx8y4loYNlEfZmsQ4=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1706942266; c=relaxed/simple;
	bh=NWsuLgcUqK/SS+nC89P+huD7byUyZzjhqKttzM5nCv0=;
	h=Message-ID:Date:MIME-Version:Subject:To:CC:References:From:
	 In-Reply-To:Content-Type; b=XQMR+QGdkHoni75vRiIRtLN53thlK2rX2wJPGcbHJk/Kh9aX7PO1IOgArDbmV+/JRCN73tiLQNXmFEz/6Kc441RdKcialpPLncSPXMlYLoFFRic3HkbuSYDi3YrTexAQrN1YOaSsOSzG5CP/ZgSWwJ9vJSTnnDXTaksSA7zMyvk=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=dMECvtci; arc=none smtp.client-ip=205.220.180.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com
Received: from pps.filterd (m0279868.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 4136bP3n029472;
	Sat, 3 Feb 2024 06:37:25 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=
	message-id:date:mime-version:subject:to:cc:references:from
	:in-reply-to:content-type:content-transfer-encoding; s=
	qcppdkim1; bh=V1gGZUc/2iBRmUitELzTdMe/CsmObuU2g5gUnc1Jvc0=; b=dM
	ECvtcifEeHDX2V+j2SCIKC8phsD2PVeljjBU2FtNc5gFD/bvrZkli/TrFw8hRSUo
	BHPrkAv4h53WpKkggj0vJHUZUylmPmnde7yDXe8lUyF5BboVKpBXLhtrDl+tsRA/
	T7a9pfWrvJP1/tMfcrEYc5zR2XulVzx0ozF40uOSgGltPdRS05KZz40Czranui5J
	llyKommE1jfQ3p2ZxY5uncV8nx18/I0I0NRjnYMtYd1vE4HmAyMl2HQqtJ37l/bc
	2VMaKV4MwbIhljiU9tYTQYO+clHDIM77cA+uJXWSB2rfBROeC3RBtCpy1F1V1q23
	eP6N56TAPop0ufIRDXBA==
Received: from nalasppmta02.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3w1f40r2t8-1
	(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
	Sat, 03 Feb 2024 06:37:25 +0000 (GMT)
Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196])
	by NALASPPMTA02.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 4136bNkj029002
	(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
	Sat, 3 Feb 2024 06:37:23 GMT
Received: from [10.216.25.209] (10.80.80.8) by nalasex01a.na.qualcomm.com
 (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Fri, 2 Feb
 2024 22:37:20 -0800
Message-ID: <67ed3805-40cb-4f00-9d0d-b0fd012d6221@quicinc.com>
Date: Sat, 3 Feb 2024 12:07:17 +0530
Precedence: bulk
X-Mailing-List: linux-watchdog@vger.kernel.org
List-Id: <linux-watchdog.vger.kernel.org>
List-Subscribe: <mailto:linux-watchdog+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-watchdog+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v2] watchdog: qcom: fine tune the max timeout value
 calculation
To: Guenter Roeck <linux@roeck-us.net>,
        Bjorn Andersson
	<andersson@kernel.org>,
        Konrad Dybcio <konrad.dybcio@linaro.org>,
        Wim Van
 Sebroeck <wim@linux-watchdog.org>
CC: <linux-arm-msm@vger.kernel.org>, <linux-watchdog@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>
References: <20240116-wdt-v2-1-501c7694c3f0@quicinc.com>
 <2c4f9829-138d-41a5-8810-d13cf749fded@roeck-us.net>
Content-Language: en-US
From: Kathiravan Thirumoorthy <quic_kathirav@quicinc.com>
In-Reply-To: <2c4f9829-138d-41a5-8810-d13cf749fded@roeck-us.net>
Content-Type: text/plain; charset="UTF-8"; format=flowed
Content-Transfer-Encoding: 8bit
X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To
 nalasex01a.na.qualcomm.com (10.47.209.196)
X-QCInternal: smtphost
X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085
X-Proofpoint-ORIG-GUID: -RHG9Y1qdlcKZBex5DrycRtgGDA_FJUj
X-Proofpoint-GUID: -RHG9Y1qdlcKZBex5DrycRtgGDA_FJUj
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.272,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26
 definitions=2024-02-03_02,2024-01-31_01,2023-05-22_02
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 bulkscore=0
 phishscore=0 lowpriorityscore=0 spamscore=0 adultscore=0
 priorityscore=1501 impostorscore=0 suspectscore=0 mlxlogscore=999
 clxscore=1011 mlxscore=0 classifier=spam adjust=0 reason=mlx scancount=1
 engine=8.19.0-2401310000 definitions=main-2402030044



On 1/16/2024 8:32 PM, Guenter Roeck wrote:
> On 1/16/24 00:22, Kathiravan Thirumoorthy wrote:
>> To determine the max_timeout value, the below calculation is used.
>>
>>     max_timeout = 0x10000000 / clk_rate
>>
>> cat 
>> /sys/devices/platform/soc@0/b017000.watchdog/watchdog/watchdog0/max_timeout
>> 8388
>>
>> However, this is not valid for all the platforms. IPQ SoCs starting from
>> IPQ40xx and recent Snapdragron SoCs also has the bark and bite time field
>> length of 20bits, which can hold max up to 32 seconds if the clk_rate is
>> 32KHz.
>>
>> If the user tries to configure the timeout more than 32s, then the value
>> will be truncated and the actual value will not be reflected in the HW.
>>
>> To avoid this, lets add a variable called max_tick_count in the device 
>> data,
>> which defines max counter value of the WDT controller. Using this, 
>> max-timeout
>> will be calculated in runtime for various WDT contorllers.
>>
>> With this change, we get the proper max_timeout as below and restricts
>> the user from configuring the timeout higher than this.
>>
>> cat 
>> /sys/devices/platform/soc@0/b017000.watchdog/watchdog/watchdog0/max_timeout
>> 32
>>
>> Signed-off-by: Kathiravan Thirumoorthy <quic_kathirav@quicinc.com>
> 
> Reviewed-by: Guenter Roeck <linux@roeck-us.net>


Guenter / Will, Can this be picked for v6.9? I don't see this in linux- 
next yet, so please consider this as a gentle reminder!

> 
>> ---
>> Changes in v2:
>> - drop the minimum timeout change from 30s to 32s
>> - Link to v1: 
>> https://lore.kernel.org/r/20240111-wdt-v1-1-28c648b3b1f3@quicinc.com
>> ---
>>   drivers/watchdog/qcom-wdt.c | 7 +++++--
>>   1 file changed, 5 insertions(+), 2 deletions(-)
>>
>> diff --git a/drivers/watchdog/qcom-wdt.c b/drivers/watchdog/qcom-wdt.c
>> index 9e790f0c2096..006f9c61aa64 100644
>> --- a/drivers/watchdog/qcom-wdt.c
>> +++ b/drivers/watchdog/qcom-wdt.c
>> @@ -41,6 +41,7 @@ static const u32 reg_offset_data_kpss[] = {
>>   struct qcom_wdt_match_data {
>>       const u32 *offset;
>>       bool pretimeout;
>> +    u32 max_tick_count;
>>   };
>>   struct qcom_wdt {
>> @@ -177,11 +178,13 @@ static const struct watchdog_info 
>> qcom_wdt_pt_info = {
>>   static const struct qcom_wdt_match_data match_data_apcs_tmr = {
>>       .offset = reg_offset_data_apcs_tmr,
>>       .pretimeout = false,
>> +    .max_tick_count = 0x10000000U,
>>   };
>>   static const struct qcom_wdt_match_data match_data_kpss = {
>>       .offset = reg_offset_data_kpss,
>>       .pretimeout = true,
>> +    .max_tick_count = 0xFFFFFU,
>>   };
>>   static int qcom_wdt_probe(struct platform_device *pdev)
>> @@ -236,7 +239,7 @@ static int qcom_wdt_probe(struct platform_device 
>> *pdev)
>>        */
>>       wdt->rate = clk_get_rate(clk);
>>       if (wdt->rate == 0 ||
>> -        wdt->rate > 0x10000000U) {
>> +        wdt->rate > data->max_tick_count) {
>>           dev_err(dev, "invalid clock rate\n");
>>           return -EINVAL;
>>       }
>> @@ -260,7 +263,7 @@ static int qcom_wdt_probe(struct platform_device 
>> *pdev)
>>       wdt->wdd.ops = &qcom_wdt_ops;
>>       wdt->wdd.min_timeout = 1;
>> -    wdt->wdd.max_timeout = 0x10000000U / wdt->rate;
>> +    wdt->wdd.max_timeout = data->max_tick_count / wdt->rate;
>>       wdt->wdd.parent = dev;
>>       wdt->layout = data->offset;
>>
>> ---
>> base-commit: 9e21984d62c56a0f6d1fc6f76b646212cfd7fe88
>> change-id: 20240111-wdt-5bd079ecf14d
>>
>> Best regards,
> 

