Analysis & Elaboration report for e_my_wasingmachine
Fri Jul 24 11:40:32 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: e_modulo_time_counter:I_count2s
  5. Parameter Settings for User Entity Instance: e_modulo_time_counter:I_count5s
  6. Parameter Settings for User Entity Instance: e_modulo_time_counter:I_count5m
  7. Parameter Settings for User Entity Instance: e_modulo_time_counter:I_count15m
  8. Parameter Settings for User Entity Instance: e_modulo_time_counter:I_count1h20m
  9. Parameter Settings for User Entity Instance: e_modulo_time_counter:I_count1h40m
 10. Analysis & Elaboration Settings
 11. Port Connectivity Checks: "e_ownRAM:I_writeinmemory"
 12. Port Connectivity Checks: "e_hex7seg:I_blank"
 13. Port Connectivity Checks: "e_hex7seg:I_dash"
 14. Port Connectivity Checks: "e_hex7seg:I_P"
 15. Port Connectivity Checks: "e_hex7seg:I_n"
 16. Port Connectivity Checks: "e_hex7seg:I_t"
 17. Port Connectivity Checks: "e_hex7seg:I_O"
 18. Port Connectivity Checks: "e_hex7seg:I_C"
 19. Port Connectivity Checks: "e_hex7seg:I_E"
 20. Port Connectivity Checks: "e_hex7seg:I_H"
 21. Port Connectivity Checks: "e_hex7seg:I_b"
 22. Port Connectivity Checks: "e_hex7seg:I_F"
 23. Port Connectivity Checks: "e_hex7seg:I_i"
 24. Port Connectivity Checks: "e_hex7seg:I_L"
 25. Port Connectivity Checks: "e_modulo_time_counter:I_count1h40m"
 26. Port Connectivity Checks: "e_modulo_time_counter:I_count1h20m"
 27. Port Connectivity Checks: "e_modulo_time_counter:I_count15m"
 28. Port Connectivity Checks: "e_modulo_time_counter:I_count5m"
 29. Port Connectivity Checks: "e_modulo_time_counter:I_count5s"
 30. Port Connectivity Checks: "e_modulo_time_counter:I_count2s"
 31. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Fri Jul 24 11:40:32 2020       ;
; Quartus Prime Version         ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                 ; e_my_wasingmachine                          ;
; Top-level Entity Name         ; e_my_wasingmachine                          ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: e_modulo_time_counter:I_count2s ;
+----------------+-----------+-------------------------------------------------+
; Parameter Name ; Value     ; Type                                            ;
+----------------+-----------+-------------------------------------------------+
; n              ; 27        ; Signed Integer                                  ;
; k              ; 100000000 ; Signed Integer                                  ;
+----------------+-----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: e_modulo_time_counter:I_count5s ;
+----------------+-----------+-------------------------------------------------+
; Parameter Name ; Value     ; Type                                            ;
+----------------+-----------+-------------------------------------------------+
; n              ; 28        ; Signed Integer                                  ;
; k              ; 250000000 ; Signed Integer                                  ;
+----------------+-----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: e_modulo_time_counter:I_count5m ;
+----------------+-----------+-------------------------------------------------+
; Parameter Name ; Value     ; Type                                            ;
+----------------+-----------+-------------------------------------------------+
; n              ; 29        ; Signed Integer                                  ;
; k              ; 350000000 ; Signed Integer                                  ;
+----------------+-----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: e_modulo_time_counter:I_count15m ;
+----------------+-----------+--------------------------------------------------+
; Parameter Name ; Value     ; Type                                             ;
+----------------+-----------+--------------------------------------------------+
; n              ; 29        ; Signed Integer                                   ;
; k              ; 500000000 ; Signed Integer                                   ;
+----------------+-----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: e_modulo_time_counter:I_count1h20m ;
+----------------+-----------+----------------------------------------------------+
; Parameter Name ; Value     ; Type                                               ;
+----------------+-----------+----------------------------------------------------+
; n              ; 30        ; Signed Integer                                     ;
; k              ; 600000000 ; Signed Integer                                     ;
+----------------+-----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: e_modulo_time_counter:I_count1h40m ;
+----------------+-----------+----------------------------------------------------+
; Parameter Name ; Value     ; Type                                               ;
+----------------+-----------+----------------------------------------------------+
; n              ; 30        ; Signed Integer                                     ;
; k              ; 700000000 ; Signed Integer                                     ;
+----------------+-----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; e_my_wasingmachine ; e_my_wasingmachine ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "e_ownRAM:I_writeinmemory"                                                                      ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; slv_dataout_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "e_hex7seg:I_blank"   ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; slv_hex[3..2] ; Input ; Info     ; Stuck at VCC ;
; slv_hex[1..0] ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "e_hex7seg:I_dash"    ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; slv_hex[1..0] ; Input ; Info     ; Stuck at VCC ;
; slv_hex[3]    ; Input ; Info     ; Stuck at VCC ;
; slv_hex[2]    ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+----------------------------------------------+
; Port Connectivity Checks: "e_hex7seg:I_P"    ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; slv_hex[3] ; Input ; Info     ; Stuck at VCC ;
; slv_hex[2] ; Input ; Info     ; Stuck at GND ;
; slv_hex[1] ; Input ; Info     ; Stuck at VCC ;
; slv_hex[0] ; Input ; Info     ; Stuck at GND ;
+------------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "e_hex7seg:I_n"       ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; slv_hex[2..1] ; Input ; Info     ; Stuck at GND ;
; slv_hex[3]    ; Input ; Info     ; Stuck at VCC ;
; slv_hex[0]    ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "e_hex7seg:I_t"       ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; slv_hex[2..0] ; Input ; Info     ; Stuck at GND ;
; slv_hex[3]    ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "e_hex7seg:I_O"       ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; slv_hex[2..0] ; Input ; Info     ; Stuck at VCC ;
; slv_hex[3]    ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "e_hex7seg:I_C"       ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; slv_hex[2..1] ; Input ; Info     ; Stuck at VCC ;
; slv_hex[3]    ; Input ; Info     ; Stuck at GND ;
; slv_hex[0]    ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+----------------------------------------------+
; Port Connectivity Checks: "e_hex7seg:I_E"    ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; slv_hex[3] ; Input ; Info     ; Stuck at GND ;
; slv_hex[2] ; Input ; Info     ; Stuck at VCC ;
; slv_hex[1] ; Input ; Info     ; Stuck at GND ;
; slv_hex[0] ; Input ; Info     ; Stuck at VCC ;
+------------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "e_hex7seg:I_H"       ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; slv_hex[1..0] ; Input ; Info     ; Stuck at GND ;
; slv_hex[3]    ; Input ; Info     ; Stuck at GND ;
; slv_hex[2]    ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "e_hex7seg:I_b"       ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; slv_hex[1..0] ; Input ; Info     ; Stuck at VCC ;
; slv_hex[3..2] ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "e_hex7seg:I_F"       ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; slv_hex[3..2] ; Input ; Info     ; Stuck at GND ;
; slv_hex[1]    ; Input ; Info     ; Stuck at VCC ;
; slv_hex[0]    ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "e_hex7seg:I_i"       ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; slv_hex[3..1] ; Input ; Info     ; Stuck at GND ;
; slv_hex[0]    ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-------------------------------------------+
; Port Connectivity Checks: "e_hex7seg:I_L" ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; slv_hex ; Input ; Info     ; Stuck at GND ;
+---------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "e_modulo_time_counter:I_count1h40m"                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; sl_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slv_q     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "e_modulo_time_counter:I_count1h20m"                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; sl_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slv_q     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "e_modulo_time_counter:I_count15m"                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; sl_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slv_q     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "e_modulo_time_counter:I_count5m"                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; sl_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slv_q     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "e_modulo_time_counter:I_count5s"                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; sl_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slv_q     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "e_modulo_time_counter:I_count2s"                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; sl_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slv_q     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri Jul 24 11:40:15 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off e_my_wasingmachine -c e_my_wasingmachine --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file e_modulo_time_counter.vhd
    Info (12022): Found design unit 1: e_modulo_time_counter-a_modulo_time_counter File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_modulo_time_counter.vhd Line: 16
    Info (12023): Found entity 1: e_modulo_time_counter File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_modulo_time_counter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file e_my_wasingmachine.vhd
    Info (12022): Found design unit 1: e_my_wasingmachine-a_my_wasingmachine File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 21
    Info (12023): Found entity 1: e_my_wasingmachine File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file e_hex7seg.vhd
    Info (12022): Found design unit 1: e_hex7seg-a_hex7seg File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_hex7seg.vhd Line: 10
    Info (12023): Found entity 1: e_hex7seg File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_hex7seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file e_2to4decode.vhd
    Info (12022): Found design unit 1: e_2to4decode-a_2to4decode File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_2to4decode.vhd Line: 9
    Info (12023): Found entity 1: e_2to4decode File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_2to4decode.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file e_ownram.vhd
    Info (12022): Found design unit 1: e_ownRAM-a_ownRAM File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_ownRAM.vhd Line: 14
    Info (12023): Found entity 1: e_ownRAM File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_ownRAM.vhd Line: 5
Info (12127): Elaborating entity "e_my_wasingmachine" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(695): signal "c_dash" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 695
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(696): signal "c_dash" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 696
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(697): signal "c_dash" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 697
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(698): signal "c_dash" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 698
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(699): signal "c_dash" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 699
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(700): signal "c_dash" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 700
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(702): signal "c_dash" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 702
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(703): signal "c_L" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 703
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(704): signal "c_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 704
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(705): signal "c_F" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 705
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(706): signal "c_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 706
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(707): signal "c_dash" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 707
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(709): signal "c_dash" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 709
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(710): signal "c_C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 710
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(711): signal "c_O" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 711
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(712): signal "c_t" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 712
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(713): signal "c_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 713
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(714): signal "c_dash" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 714
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(716): signal "c_dash" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 716
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(717): signal "c_H" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 717
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(718): signal "c_E" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 718
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(719): signal "c_F" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 719
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(720): signal "c_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 720
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(721): signal "c_dash" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 721
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(723): signal "c_dash" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 723
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(724): signal "c_H" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 724
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(725): signal "c_P" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 725
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(726): signal "c_C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 726
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(727): signal "c_L" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 727
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(728): signal "c_dash" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 728
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(730): signal "c_blank" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 730
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(731): signal "c_blank" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 731
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(732): signal "c_blank" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 732
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(733): signal "c_blank" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 733
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(734): signal "c_blank" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 734
Warning (10492): VHDL Process Statement warning at e_my_wasingmachine.vhd(735): signal "c_blank" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 735
Info (12128): Elaborating entity "e_modulo_time_counter" for hierarchy "e_modulo_time_counter:I_count2s" File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 103
Info (12128): Elaborating entity "e_modulo_time_counter" for hierarchy "e_modulo_time_counter:I_count5s" File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 111
Info (12128): Elaborating entity "e_modulo_time_counter" for hierarchy "e_modulo_time_counter:I_count5m" File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 123
Info (12128): Elaborating entity "e_modulo_time_counter" for hierarchy "e_modulo_time_counter:I_count15m" File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 132
Info (12128): Elaborating entity "e_modulo_time_counter" for hierarchy "e_modulo_time_counter:I_count1h20m" File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 141
Info (12128): Elaborating entity "e_modulo_time_counter" for hierarchy "e_modulo_time_counter:I_count1h40m" File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 150
Info (12128): Elaborating entity "e_2to4decode" for hierarchy "e_2to4decode:I_selection" File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 158
Info (12128): Elaborating entity "e_hex7seg" for hierarchy "e_hex7seg:I_L" File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 678
Info (12128): Elaborating entity "e_ownRAM" for hierarchy "e_ownRAM:I_writeinmemory" File: C:/Users/Const/Documents/Master.Infotronik/1.Semester/FPGAProgrammierung/Washing_machine/Washing_machine/e_my_wasingmachine.vhd Line: 740
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 4847 megabytes
    Info: Processing ended: Fri Jul 24 11:40:32 2020
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:37


