
e-paper_18x5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008368  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000364  08008428  08008428  00009428  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800878c  0800878c  0000978c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008794  08008794  00009794  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08008798  08008798  00009798  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000000c  20000000  0800879c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000200  2000000c  080087a8  0000a00c  2**2
                  ALLOC
  8 ._user_heap_stack 00001904  2000020c  080087a8  0000a20c  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  0000a00c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00016a37  00000000  00000000  0000a034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003619  00000000  00000000  00020a6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001458  00000000  00000000  00024088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000fc1  00000000  00000000  000254e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00004a6e  00000000  00000000  000264a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001bd99  00000000  00000000  0002af0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000c168a  00000000  00000000  00046ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00108332  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004b60  00000000  00000000  00108378  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000004f  00000000  00000000  0010ced8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08008410 	.word	0x08008410

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08008410 	.word	0x08008410

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	@ 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	@ 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			@ (mov r8, r8)

080003f4 <__aeabi_cdrcmple>:
 80003f4:	4684      	mov	ip, r0
 80003f6:	0010      	movs	r0, r2
 80003f8:	4662      	mov	r2, ip
 80003fa:	468c      	mov	ip, r1
 80003fc:	0019      	movs	r1, r3
 80003fe:	4663      	mov	r3, ip
 8000400:	e000      	b.n	8000404 <__aeabi_cdcmpeq>
 8000402:	46c0      	nop			@ (mov r8, r8)

08000404 <__aeabi_cdcmpeq>:
 8000404:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000406:	f001 f891 	bl	800152c <__ledf2>
 800040a:	2800      	cmp	r0, #0
 800040c:	d401      	bmi.n	8000412 <__aeabi_cdcmpeq+0xe>
 800040e:	2100      	movs	r1, #0
 8000410:	42c8      	cmn	r0, r1
 8000412:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000414 <__aeabi_dcmpeq>:
 8000414:	b510      	push	{r4, lr}
 8000416:	f000 ffd1 	bl	80013bc <__eqdf2>
 800041a:	4240      	negs	r0, r0
 800041c:	3001      	adds	r0, #1
 800041e:	bd10      	pop	{r4, pc}

08000420 <__aeabi_dcmplt>:
 8000420:	b510      	push	{r4, lr}
 8000422:	f001 f883 	bl	800152c <__ledf2>
 8000426:	2800      	cmp	r0, #0
 8000428:	db01      	blt.n	800042e <__aeabi_dcmplt+0xe>
 800042a:	2000      	movs	r0, #0
 800042c:	bd10      	pop	{r4, pc}
 800042e:	2001      	movs	r0, #1
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			@ (mov r8, r8)

08000434 <__aeabi_dcmple>:
 8000434:	b510      	push	{r4, lr}
 8000436:	f001 f879 	bl	800152c <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	dd01      	ble.n	8000442 <__aeabi_dcmple+0xe>
 800043e:	2000      	movs	r0, #0
 8000440:	bd10      	pop	{r4, pc}
 8000442:	2001      	movs	r0, #1
 8000444:	bd10      	pop	{r4, pc}
 8000446:	46c0      	nop			@ (mov r8, r8)

08000448 <__aeabi_dcmpgt>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f000 fffb 	bl	8001444 <__gedf2>
 800044e:	2800      	cmp	r0, #0
 8000450:	dc01      	bgt.n	8000456 <__aeabi_dcmpgt+0xe>
 8000452:	2000      	movs	r0, #0
 8000454:	bd10      	pop	{r4, pc}
 8000456:	2001      	movs	r0, #1
 8000458:	bd10      	pop	{r4, pc}
 800045a:	46c0      	nop			@ (mov r8, r8)

0800045c <__aeabi_dcmpge>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f000 fff1 	bl	8001444 <__gedf2>
 8000462:	2800      	cmp	r0, #0
 8000464:	da01      	bge.n	800046a <__aeabi_dcmpge+0xe>
 8000466:	2000      	movs	r0, #0
 8000468:	bd10      	pop	{r4, pc}
 800046a:	2001      	movs	r0, #1
 800046c:	bd10      	pop	{r4, pc}
 800046e:	46c0      	nop			@ (mov r8, r8)

08000470 <__clzsi2>:
 8000470:	211c      	movs	r1, #28
 8000472:	2301      	movs	r3, #1
 8000474:	041b      	lsls	r3, r3, #16
 8000476:	4298      	cmp	r0, r3
 8000478:	d301      	bcc.n	800047e <__clzsi2+0xe>
 800047a:	0c00      	lsrs	r0, r0, #16
 800047c:	3910      	subs	r1, #16
 800047e:	0a1b      	lsrs	r3, r3, #8
 8000480:	4298      	cmp	r0, r3
 8000482:	d301      	bcc.n	8000488 <__clzsi2+0x18>
 8000484:	0a00      	lsrs	r0, r0, #8
 8000486:	3908      	subs	r1, #8
 8000488:	091b      	lsrs	r3, r3, #4
 800048a:	4298      	cmp	r0, r3
 800048c:	d301      	bcc.n	8000492 <__clzsi2+0x22>
 800048e:	0900      	lsrs	r0, r0, #4
 8000490:	3904      	subs	r1, #4
 8000492:	a202      	add	r2, pc, #8	@ (adr r2, 800049c <__clzsi2+0x2c>)
 8000494:	5c10      	ldrb	r0, [r2, r0]
 8000496:	1840      	adds	r0, r0, r1
 8000498:	4770      	bx	lr
 800049a:	46c0      	nop			@ (mov r8, r8)
 800049c:	02020304 	.word	0x02020304
 80004a0:	01010101 	.word	0x01010101
	...

080004ac <__aeabi_uldivmod>:
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d111      	bne.n	80004d4 <__aeabi_uldivmod+0x28>
 80004b0:	2a00      	cmp	r2, #0
 80004b2:	d10f      	bne.n	80004d4 <__aeabi_uldivmod+0x28>
 80004b4:	2900      	cmp	r1, #0
 80004b6:	d100      	bne.n	80004ba <__aeabi_uldivmod+0xe>
 80004b8:	2800      	cmp	r0, #0
 80004ba:	d002      	beq.n	80004c2 <__aeabi_uldivmod+0x16>
 80004bc:	2100      	movs	r1, #0
 80004be:	43c9      	mvns	r1, r1
 80004c0:	0008      	movs	r0, r1
 80004c2:	b407      	push	{r0, r1, r2}
 80004c4:	4802      	ldr	r0, [pc, #8]	@ (80004d0 <__aeabi_uldivmod+0x24>)
 80004c6:	a102      	add	r1, pc, #8	@ (adr r1, 80004d0 <__aeabi_uldivmod+0x24>)
 80004c8:	1840      	adds	r0, r0, r1
 80004ca:	9002      	str	r0, [sp, #8]
 80004cc:	bd03      	pop	{r0, r1, pc}
 80004ce:	46c0      	nop			@ (mov r8, r8)
 80004d0:	ffffff21 	.word	0xffffff21
 80004d4:	b403      	push	{r0, r1}
 80004d6:	4668      	mov	r0, sp
 80004d8:	b501      	push	{r0, lr}
 80004da:	9802      	ldr	r0, [sp, #8]
 80004dc:	f000 f824 	bl	8000528 <__udivmoddi4>
 80004e0:	9b01      	ldr	r3, [sp, #4]
 80004e2:	469e      	mov	lr, r3
 80004e4:	b002      	add	sp, #8
 80004e6:	bc0c      	pop	{r2, r3}
 80004e8:	4770      	bx	lr
 80004ea:	46c0      	nop			@ (mov r8, r8)

080004ec <__aeabi_d2uiz>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	2200      	movs	r2, #0
 80004f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000524 <__aeabi_d2uiz+0x38>)
 80004f2:	0004      	movs	r4, r0
 80004f4:	000d      	movs	r5, r1
 80004f6:	f7ff ffb1 	bl	800045c <__aeabi_dcmpge>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	d104      	bne.n	8000508 <__aeabi_d2uiz+0x1c>
 80004fe:	0020      	movs	r0, r4
 8000500:	0029      	movs	r1, r5
 8000502:	f001 fee9 	bl	80022d8 <__aeabi_d2iz>
 8000506:	bd70      	pop	{r4, r5, r6, pc}
 8000508:	4b06      	ldr	r3, [pc, #24]	@ (8000524 <__aeabi_d2uiz+0x38>)
 800050a:	2200      	movs	r2, #0
 800050c:	0020      	movs	r0, r4
 800050e:	0029      	movs	r1, r5
 8000510:	f001 fb46 	bl	8001ba0 <__aeabi_dsub>
 8000514:	f001 fee0 	bl	80022d8 <__aeabi_d2iz>
 8000518:	2380      	movs	r3, #128	@ 0x80
 800051a:	061b      	lsls	r3, r3, #24
 800051c:	469c      	mov	ip, r3
 800051e:	4460      	add	r0, ip
 8000520:	e7f1      	b.n	8000506 <__aeabi_d2uiz+0x1a>
 8000522:	46c0      	nop			@ (mov r8, r8)
 8000524:	41e00000 	.word	0x41e00000

08000528 <__udivmoddi4>:
 8000528:	b5f0      	push	{r4, r5, r6, r7, lr}
 800052a:	4657      	mov	r7, sl
 800052c:	464e      	mov	r6, r9
 800052e:	4645      	mov	r5, r8
 8000530:	46de      	mov	lr, fp
 8000532:	b5e0      	push	{r5, r6, r7, lr}
 8000534:	0004      	movs	r4, r0
 8000536:	000d      	movs	r5, r1
 8000538:	4692      	mov	sl, r2
 800053a:	4699      	mov	r9, r3
 800053c:	b083      	sub	sp, #12
 800053e:	428b      	cmp	r3, r1
 8000540:	d830      	bhi.n	80005a4 <__udivmoddi4+0x7c>
 8000542:	d02d      	beq.n	80005a0 <__udivmoddi4+0x78>
 8000544:	4649      	mov	r1, r9
 8000546:	4650      	mov	r0, sl
 8000548:	f001 ff54 	bl	80023f4 <__clzdi2>
 800054c:	0029      	movs	r1, r5
 800054e:	0006      	movs	r6, r0
 8000550:	0020      	movs	r0, r4
 8000552:	f001 ff4f 	bl	80023f4 <__clzdi2>
 8000556:	1a33      	subs	r3, r6, r0
 8000558:	4698      	mov	r8, r3
 800055a:	3b20      	subs	r3, #32
 800055c:	d434      	bmi.n	80005c8 <__udivmoddi4+0xa0>
 800055e:	469b      	mov	fp, r3
 8000560:	4653      	mov	r3, sl
 8000562:	465a      	mov	r2, fp
 8000564:	4093      	lsls	r3, r2
 8000566:	4642      	mov	r2, r8
 8000568:	001f      	movs	r7, r3
 800056a:	4653      	mov	r3, sl
 800056c:	4093      	lsls	r3, r2
 800056e:	001e      	movs	r6, r3
 8000570:	42af      	cmp	r7, r5
 8000572:	d83b      	bhi.n	80005ec <__udivmoddi4+0xc4>
 8000574:	42af      	cmp	r7, r5
 8000576:	d100      	bne.n	800057a <__udivmoddi4+0x52>
 8000578:	e079      	b.n	800066e <__udivmoddi4+0x146>
 800057a:	465b      	mov	r3, fp
 800057c:	1ba4      	subs	r4, r4, r6
 800057e:	41bd      	sbcs	r5, r7
 8000580:	2b00      	cmp	r3, #0
 8000582:	da00      	bge.n	8000586 <__udivmoddi4+0x5e>
 8000584:	e076      	b.n	8000674 <__udivmoddi4+0x14c>
 8000586:	2200      	movs	r2, #0
 8000588:	2300      	movs	r3, #0
 800058a:	9200      	str	r2, [sp, #0]
 800058c:	9301      	str	r3, [sp, #4]
 800058e:	2301      	movs	r3, #1
 8000590:	465a      	mov	r2, fp
 8000592:	4093      	lsls	r3, r2
 8000594:	9301      	str	r3, [sp, #4]
 8000596:	2301      	movs	r3, #1
 8000598:	4642      	mov	r2, r8
 800059a:	4093      	lsls	r3, r2
 800059c:	9300      	str	r3, [sp, #0]
 800059e:	e029      	b.n	80005f4 <__udivmoddi4+0xcc>
 80005a0:	4282      	cmp	r2, r0
 80005a2:	d9cf      	bls.n	8000544 <__udivmoddi4+0x1c>
 80005a4:	2200      	movs	r2, #0
 80005a6:	2300      	movs	r3, #0
 80005a8:	9200      	str	r2, [sp, #0]
 80005aa:	9301      	str	r3, [sp, #4]
 80005ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d001      	beq.n	80005b6 <__udivmoddi4+0x8e>
 80005b2:	601c      	str	r4, [r3, #0]
 80005b4:	605d      	str	r5, [r3, #4]
 80005b6:	9800      	ldr	r0, [sp, #0]
 80005b8:	9901      	ldr	r1, [sp, #4]
 80005ba:	b003      	add	sp, #12
 80005bc:	bcf0      	pop	{r4, r5, r6, r7}
 80005be:	46bb      	mov	fp, r7
 80005c0:	46b2      	mov	sl, r6
 80005c2:	46a9      	mov	r9, r5
 80005c4:	46a0      	mov	r8, r4
 80005c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005c8:	4642      	mov	r2, r8
 80005ca:	469b      	mov	fp, r3
 80005cc:	2320      	movs	r3, #32
 80005ce:	1a9b      	subs	r3, r3, r2
 80005d0:	4652      	mov	r2, sl
 80005d2:	40da      	lsrs	r2, r3
 80005d4:	4641      	mov	r1, r8
 80005d6:	0013      	movs	r3, r2
 80005d8:	464a      	mov	r2, r9
 80005da:	408a      	lsls	r2, r1
 80005dc:	0017      	movs	r7, r2
 80005de:	4642      	mov	r2, r8
 80005e0:	431f      	orrs	r7, r3
 80005e2:	4653      	mov	r3, sl
 80005e4:	4093      	lsls	r3, r2
 80005e6:	001e      	movs	r6, r3
 80005e8:	42af      	cmp	r7, r5
 80005ea:	d9c3      	bls.n	8000574 <__udivmoddi4+0x4c>
 80005ec:	2200      	movs	r2, #0
 80005ee:	2300      	movs	r3, #0
 80005f0:	9200      	str	r2, [sp, #0]
 80005f2:	9301      	str	r3, [sp, #4]
 80005f4:	4643      	mov	r3, r8
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d0d8      	beq.n	80005ac <__udivmoddi4+0x84>
 80005fa:	07fb      	lsls	r3, r7, #31
 80005fc:	0872      	lsrs	r2, r6, #1
 80005fe:	431a      	orrs	r2, r3
 8000600:	4646      	mov	r6, r8
 8000602:	087b      	lsrs	r3, r7, #1
 8000604:	e00e      	b.n	8000624 <__udivmoddi4+0xfc>
 8000606:	42ab      	cmp	r3, r5
 8000608:	d101      	bne.n	800060e <__udivmoddi4+0xe6>
 800060a:	42a2      	cmp	r2, r4
 800060c:	d80c      	bhi.n	8000628 <__udivmoddi4+0x100>
 800060e:	1aa4      	subs	r4, r4, r2
 8000610:	419d      	sbcs	r5, r3
 8000612:	2001      	movs	r0, #1
 8000614:	1924      	adds	r4, r4, r4
 8000616:	416d      	adcs	r5, r5
 8000618:	2100      	movs	r1, #0
 800061a:	3e01      	subs	r6, #1
 800061c:	1824      	adds	r4, r4, r0
 800061e:	414d      	adcs	r5, r1
 8000620:	2e00      	cmp	r6, #0
 8000622:	d006      	beq.n	8000632 <__udivmoddi4+0x10a>
 8000624:	42ab      	cmp	r3, r5
 8000626:	d9ee      	bls.n	8000606 <__udivmoddi4+0xde>
 8000628:	3e01      	subs	r6, #1
 800062a:	1924      	adds	r4, r4, r4
 800062c:	416d      	adcs	r5, r5
 800062e:	2e00      	cmp	r6, #0
 8000630:	d1f8      	bne.n	8000624 <__udivmoddi4+0xfc>
 8000632:	9800      	ldr	r0, [sp, #0]
 8000634:	9901      	ldr	r1, [sp, #4]
 8000636:	465b      	mov	r3, fp
 8000638:	1900      	adds	r0, r0, r4
 800063a:	4169      	adcs	r1, r5
 800063c:	2b00      	cmp	r3, #0
 800063e:	db24      	blt.n	800068a <__udivmoddi4+0x162>
 8000640:	002b      	movs	r3, r5
 8000642:	465a      	mov	r2, fp
 8000644:	4644      	mov	r4, r8
 8000646:	40d3      	lsrs	r3, r2
 8000648:	002a      	movs	r2, r5
 800064a:	40e2      	lsrs	r2, r4
 800064c:	001c      	movs	r4, r3
 800064e:	465b      	mov	r3, fp
 8000650:	0015      	movs	r5, r2
 8000652:	2b00      	cmp	r3, #0
 8000654:	db2a      	blt.n	80006ac <__udivmoddi4+0x184>
 8000656:	0026      	movs	r6, r4
 8000658:	409e      	lsls	r6, r3
 800065a:	0033      	movs	r3, r6
 800065c:	0026      	movs	r6, r4
 800065e:	4647      	mov	r7, r8
 8000660:	40be      	lsls	r6, r7
 8000662:	0032      	movs	r2, r6
 8000664:	1a80      	subs	r0, r0, r2
 8000666:	4199      	sbcs	r1, r3
 8000668:	9000      	str	r0, [sp, #0]
 800066a:	9101      	str	r1, [sp, #4]
 800066c:	e79e      	b.n	80005ac <__udivmoddi4+0x84>
 800066e:	42a3      	cmp	r3, r4
 8000670:	d8bc      	bhi.n	80005ec <__udivmoddi4+0xc4>
 8000672:	e782      	b.n	800057a <__udivmoddi4+0x52>
 8000674:	4642      	mov	r2, r8
 8000676:	2320      	movs	r3, #32
 8000678:	2100      	movs	r1, #0
 800067a:	1a9b      	subs	r3, r3, r2
 800067c:	2200      	movs	r2, #0
 800067e:	9100      	str	r1, [sp, #0]
 8000680:	9201      	str	r2, [sp, #4]
 8000682:	2201      	movs	r2, #1
 8000684:	40da      	lsrs	r2, r3
 8000686:	9201      	str	r2, [sp, #4]
 8000688:	e785      	b.n	8000596 <__udivmoddi4+0x6e>
 800068a:	4642      	mov	r2, r8
 800068c:	2320      	movs	r3, #32
 800068e:	1a9b      	subs	r3, r3, r2
 8000690:	002a      	movs	r2, r5
 8000692:	4646      	mov	r6, r8
 8000694:	409a      	lsls	r2, r3
 8000696:	0023      	movs	r3, r4
 8000698:	40f3      	lsrs	r3, r6
 800069a:	4644      	mov	r4, r8
 800069c:	4313      	orrs	r3, r2
 800069e:	002a      	movs	r2, r5
 80006a0:	40e2      	lsrs	r2, r4
 80006a2:	001c      	movs	r4, r3
 80006a4:	465b      	mov	r3, fp
 80006a6:	0015      	movs	r5, r2
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	dad4      	bge.n	8000656 <__udivmoddi4+0x12e>
 80006ac:	4642      	mov	r2, r8
 80006ae:	002f      	movs	r7, r5
 80006b0:	2320      	movs	r3, #32
 80006b2:	0026      	movs	r6, r4
 80006b4:	4097      	lsls	r7, r2
 80006b6:	1a9b      	subs	r3, r3, r2
 80006b8:	40de      	lsrs	r6, r3
 80006ba:	003b      	movs	r3, r7
 80006bc:	4333      	orrs	r3, r6
 80006be:	e7cd      	b.n	800065c <__udivmoddi4+0x134>

080006c0 <__aeabi_dadd>:
 80006c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006c2:	4657      	mov	r7, sl
 80006c4:	464e      	mov	r6, r9
 80006c6:	4645      	mov	r5, r8
 80006c8:	46de      	mov	lr, fp
 80006ca:	b5e0      	push	{r5, r6, r7, lr}
 80006cc:	b083      	sub	sp, #12
 80006ce:	9000      	str	r0, [sp, #0]
 80006d0:	9101      	str	r1, [sp, #4]
 80006d2:	030c      	lsls	r4, r1, #12
 80006d4:	004f      	lsls	r7, r1, #1
 80006d6:	0fce      	lsrs	r6, r1, #31
 80006d8:	0a61      	lsrs	r1, r4, #9
 80006da:	9c00      	ldr	r4, [sp, #0]
 80006dc:	031d      	lsls	r5, r3, #12
 80006de:	0f64      	lsrs	r4, r4, #29
 80006e0:	430c      	orrs	r4, r1
 80006e2:	9900      	ldr	r1, [sp, #0]
 80006e4:	9200      	str	r2, [sp, #0]
 80006e6:	9301      	str	r3, [sp, #4]
 80006e8:	00c8      	lsls	r0, r1, #3
 80006ea:	0059      	lsls	r1, r3, #1
 80006ec:	0d4b      	lsrs	r3, r1, #21
 80006ee:	4699      	mov	r9, r3
 80006f0:	9a00      	ldr	r2, [sp, #0]
 80006f2:	9b01      	ldr	r3, [sp, #4]
 80006f4:	0a6d      	lsrs	r5, r5, #9
 80006f6:	0fd9      	lsrs	r1, r3, #31
 80006f8:	0f53      	lsrs	r3, r2, #29
 80006fa:	432b      	orrs	r3, r5
 80006fc:	469a      	mov	sl, r3
 80006fe:	9b00      	ldr	r3, [sp, #0]
 8000700:	0d7f      	lsrs	r7, r7, #21
 8000702:	00da      	lsls	r2, r3, #3
 8000704:	4694      	mov	ip, r2
 8000706:	464a      	mov	r2, r9
 8000708:	46b0      	mov	r8, r6
 800070a:	1aba      	subs	r2, r7, r2
 800070c:	428e      	cmp	r6, r1
 800070e:	d100      	bne.n	8000712 <__aeabi_dadd+0x52>
 8000710:	e0b0      	b.n	8000874 <__aeabi_dadd+0x1b4>
 8000712:	2a00      	cmp	r2, #0
 8000714:	dc00      	bgt.n	8000718 <__aeabi_dadd+0x58>
 8000716:	e078      	b.n	800080a <__aeabi_dadd+0x14a>
 8000718:	4649      	mov	r1, r9
 800071a:	2900      	cmp	r1, #0
 800071c:	d100      	bne.n	8000720 <__aeabi_dadd+0x60>
 800071e:	e0e9      	b.n	80008f4 <__aeabi_dadd+0x234>
 8000720:	49c9      	ldr	r1, [pc, #804]	@ (8000a48 <__aeabi_dadd+0x388>)
 8000722:	428f      	cmp	r7, r1
 8000724:	d100      	bne.n	8000728 <__aeabi_dadd+0x68>
 8000726:	e195      	b.n	8000a54 <__aeabi_dadd+0x394>
 8000728:	2501      	movs	r5, #1
 800072a:	2a38      	cmp	r2, #56	@ 0x38
 800072c:	dc16      	bgt.n	800075c <__aeabi_dadd+0x9c>
 800072e:	2180      	movs	r1, #128	@ 0x80
 8000730:	4653      	mov	r3, sl
 8000732:	0409      	lsls	r1, r1, #16
 8000734:	430b      	orrs	r3, r1
 8000736:	469a      	mov	sl, r3
 8000738:	2a1f      	cmp	r2, #31
 800073a:	dd00      	ble.n	800073e <__aeabi_dadd+0x7e>
 800073c:	e1e7      	b.n	8000b0e <__aeabi_dadd+0x44e>
 800073e:	2120      	movs	r1, #32
 8000740:	4655      	mov	r5, sl
 8000742:	1a8b      	subs	r3, r1, r2
 8000744:	4661      	mov	r1, ip
 8000746:	409d      	lsls	r5, r3
 8000748:	40d1      	lsrs	r1, r2
 800074a:	430d      	orrs	r5, r1
 800074c:	4661      	mov	r1, ip
 800074e:	4099      	lsls	r1, r3
 8000750:	1e4b      	subs	r3, r1, #1
 8000752:	4199      	sbcs	r1, r3
 8000754:	4653      	mov	r3, sl
 8000756:	40d3      	lsrs	r3, r2
 8000758:	430d      	orrs	r5, r1
 800075a:	1ae4      	subs	r4, r4, r3
 800075c:	1b45      	subs	r5, r0, r5
 800075e:	42a8      	cmp	r0, r5
 8000760:	4180      	sbcs	r0, r0
 8000762:	4240      	negs	r0, r0
 8000764:	1a24      	subs	r4, r4, r0
 8000766:	0223      	lsls	r3, r4, #8
 8000768:	d400      	bmi.n	800076c <__aeabi_dadd+0xac>
 800076a:	e10f      	b.n	800098c <__aeabi_dadd+0x2cc>
 800076c:	0264      	lsls	r4, r4, #9
 800076e:	0a64      	lsrs	r4, r4, #9
 8000770:	2c00      	cmp	r4, #0
 8000772:	d100      	bne.n	8000776 <__aeabi_dadd+0xb6>
 8000774:	e139      	b.n	80009ea <__aeabi_dadd+0x32a>
 8000776:	0020      	movs	r0, r4
 8000778:	f7ff fe7a 	bl	8000470 <__clzsi2>
 800077c:	0003      	movs	r3, r0
 800077e:	3b08      	subs	r3, #8
 8000780:	2120      	movs	r1, #32
 8000782:	0028      	movs	r0, r5
 8000784:	1aca      	subs	r2, r1, r3
 8000786:	40d0      	lsrs	r0, r2
 8000788:	409c      	lsls	r4, r3
 800078a:	0002      	movs	r2, r0
 800078c:	409d      	lsls	r5, r3
 800078e:	4322      	orrs	r2, r4
 8000790:	429f      	cmp	r7, r3
 8000792:	dd00      	ble.n	8000796 <__aeabi_dadd+0xd6>
 8000794:	e173      	b.n	8000a7e <__aeabi_dadd+0x3be>
 8000796:	1bd8      	subs	r0, r3, r7
 8000798:	3001      	adds	r0, #1
 800079a:	1a09      	subs	r1, r1, r0
 800079c:	002c      	movs	r4, r5
 800079e:	408d      	lsls	r5, r1
 80007a0:	40c4      	lsrs	r4, r0
 80007a2:	1e6b      	subs	r3, r5, #1
 80007a4:	419d      	sbcs	r5, r3
 80007a6:	0013      	movs	r3, r2
 80007a8:	40c2      	lsrs	r2, r0
 80007aa:	408b      	lsls	r3, r1
 80007ac:	4325      	orrs	r5, r4
 80007ae:	2700      	movs	r7, #0
 80007b0:	0014      	movs	r4, r2
 80007b2:	431d      	orrs	r5, r3
 80007b4:	076b      	lsls	r3, r5, #29
 80007b6:	d009      	beq.n	80007cc <__aeabi_dadd+0x10c>
 80007b8:	230f      	movs	r3, #15
 80007ba:	402b      	ands	r3, r5
 80007bc:	2b04      	cmp	r3, #4
 80007be:	d005      	beq.n	80007cc <__aeabi_dadd+0x10c>
 80007c0:	1d2b      	adds	r3, r5, #4
 80007c2:	42ab      	cmp	r3, r5
 80007c4:	41ad      	sbcs	r5, r5
 80007c6:	426d      	negs	r5, r5
 80007c8:	1964      	adds	r4, r4, r5
 80007ca:	001d      	movs	r5, r3
 80007cc:	0223      	lsls	r3, r4, #8
 80007ce:	d400      	bmi.n	80007d2 <__aeabi_dadd+0x112>
 80007d0:	e12d      	b.n	8000a2e <__aeabi_dadd+0x36e>
 80007d2:	4a9d      	ldr	r2, [pc, #628]	@ (8000a48 <__aeabi_dadd+0x388>)
 80007d4:	3701      	adds	r7, #1
 80007d6:	4297      	cmp	r7, r2
 80007d8:	d100      	bne.n	80007dc <__aeabi_dadd+0x11c>
 80007da:	e0d3      	b.n	8000984 <__aeabi_dadd+0x2c4>
 80007dc:	4646      	mov	r6, r8
 80007de:	499b      	ldr	r1, [pc, #620]	@ (8000a4c <__aeabi_dadd+0x38c>)
 80007e0:	08ed      	lsrs	r5, r5, #3
 80007e2:	4021      	ands	r1, r4
 80007e4:	074a      	lsls	r2, r1, #29
 80007e6:	432a      	orrs	r2, r5
 80007e8:	057c      	lsls	r4, r7, #21
 80007ea:	024d      	lsls	r5, r1, #9
 80007ec:	0b2d      	lsrs	r5, r5, #12
 80007ee:	0d64      	lsrs	r4, r4, #21
 80007f0:	0524      	lsls	r4, r4, #20
 80007f2:	432c      	orrs	r4, r5
 80007f4:	07f6      	lsls	r6, r6, #31
 80007f6:	4334      	orrs	r4, r6
 80007f8:	0010      	movs	r0, r2
 80007fa:	0021      	movs	r1, r4
 80007fc:	b003      	add	sp, #12
 80007fe:	bcf0      	pop	{r4, r5, r6, r7}
 8000800:	46bb      	mov	fp, r7
 8000802:	46b2      	mov	sl, r6
 8000804:	46a9      	mov	r9, r5
 8000806:	46a0      	mov	r8, r4
 8000808:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800080a:	2a00      	cmp	r2, #0
 800080c:	d100      	bne.n	8000810 <__aeabi_dadd+0x150>
 800080e:	e084      	b.n	800091a <__aeabi_dadd+0x25a>
 8000810:	464a      	mov	r2, r9
 8000812:	1bd2      	subs	r2, r2, r7
 8000814:	2f00      	cmp	r7, #0
 8000816:	d000      	beq.n	800081a <__aeabi_dadd+0x15a>
 8000818:	e16d      	b.n	8000af6 <__aeabi_dadd+0x436>
 800081a:	0025      	movs	r5, r4
 800081c:	4305      	orrs	r5, r0
 800081e:	d100      	bne.n	8000822 <__aeabi_dadd+0x162>
 8000820:	e127      	b.n	8000a72 <__aeabi_dadd+0x3b2>
 8000822:	1e56      	subs	r6, r2, #1
 8000824:	2a01      	cmp	r2, #1
 8000826:	d100      	bne.n	800082a <__aeabi_dadd+0x16a>
 8000828:	e23b      	b.n	8000ca2 <__aeabi_dadd+0x5e2>
 800082a:	4d87      	ldr	r5, [pc, #540]	@ (8000a48 <__aeabi_dadd+0x388>)
 800082c:	42aa      	cmp	r2, r5
 800082e:	d100      	bne.n	8000832 <__aeabi_dadd+0x172>
 8000830:	e26a      	b.n	8000d08 <__aeabi_dadd+0x648>
 8000832:	2501      	movs	r5, #1
 8000834:	2e38      	cmp	r6, #56	@ 0x38
 8000836:	dc12      	bgt.n	800085e <__aeabi_dadd+0x19e>
 8000838:	0032      	movs	r2, r6
 800083a:	2a1f      	cmp	r2, #31
 800083c:	dd00      	ble.n	8000840 <__aeabi_dadd+0x180>
 800083e:	e1f8      	b.n	8000c32 <__aeabi_dadd+0x572>
 8000840:	2620      	movs	r6, #32
 8000842:	0025      	movs	r5, r4
 8000844:	1ab6      	subs	r6, r6, r2
 8000846:	0007      	movs	r7, r0
 8000848:	4653      	mov	r3, sl
 800084a:	40b0      	lsls	r0, r6
 800084c:	40d4      	lsrs	r4, r2
 800084e:	40b5      	lsls	r5, r6
 8000850:	40d7      	lsrs	r7, r2
 8000852:	1e46      	subs	r6, r0, #1
 8000854:	41b0      	sbcs	r0, r6
 8000856:	1b1b      	subs	r3, r3, r4
 8000858:	469a      	mov	sl, r3
 800085a:	433d      	orrs	r5, r7
 800085c:	4305      	orrs	r5, r0
 800085e:	4662      	mov	r2, ip
 8000860:	1b55      	subs	r5, r2, r5
 8000862:	45ac      	cmp	ip, r5
 8000864:	4192      	sbcs	r2, r2
 8000866:	4653      	mov	r3, sl
 8000868:	4252      	negs	r2, r2
 800086a:	000e      	movs	r6, r1
 800086c:	464f      	mov	r7, r9
 800086e:	4688      	mov	r8, r1
 8000870:	1a9c      	subs	r4, r3, r2
 8000872:	e778      	b.n	8000766 <__aeabi_dadd+0xa6>
 8000874:	2a00      	cmp	r2, #0
 8000876:	dc00      	bgt.n	800087a <__aeabi_dadd+0x1ba>
 8000878:	e08e      	b.n	8000998 <__aeabi_dadd+0x2d8>
 800087a:	4649      	mov	r1, r9
 800087c:	2900      	cmp	r1, #0
 800087e:	d175      	bne.n	800096c <__aeabi_dadd+0x2ac>
 8000880:	4661      	mov	r1, ip
 8000882:	4653      	mov	r3, sl
 8000884:	4319      	orrs	r1, r3
 8000886:	d100      	bne.n	800088a <__aeabi_dadd+0x1ca>
 8000888:	e0f6      	b.n	8000a78 <__aeabi_dadd+0x3b8>
 800088a:	1e51      	subs	r1, r2, #1
 800088c:	2a01      	cmp	r2, #1
 800088e:	d100      	bne.n	8000892 <__aeabi_dadd+0x1d2>
 8000890:	e191      	b.n	8000bb6 <__aeabi_dadd+0x4f6>
 8000892:	4d6d      	ldr	r5, [pc, #436]	@ (8000a48 <__aeabi_dadd+0x388>)
 8000894:	42aa      	cmp	r2, r5
 8000896:	d100      	bne.n	800089a <__aeabi_dadd+0x1da>
 8000898:	e0dc      	b.n	8000a54 <__aeabi_dadd+0x394>
 800089a:	2501      	movs	r5, #1
 800089c:	2938      	cmp	r1, #56	@ 0x38
 800089e:	dc14      	bgt.n	80008ca <__aeabi_dadd+0x20a>
 80008a0:	000a      	movs	r2, r1
 80008a2:	2a1f      	cmp	r2, #31
 80008a4:	dd00      	ble.n	80008a8 <__aeabi_dadd+0x1e8>
 80008a6:	e1a2      	b.n	8000bee <__aeabi_dadd+0x52e>
 80008a8:	2120      	movs	r1, #32
 80008aa:	4653      	mov	r3, sl
 80008ac:	1a89      	subs	r1, r1, r2
 80008ae:	408b      	lsls	r3, r1
 80008b0:	001d      	movs	r5, r3
 80008b2:	4663      	mov	r3, ip
 80008b4:	40d3      	lsrs	r3, r2
 80008b6:	431d      	orrs	r5, r3
 80008b8:	4663      	mov	r3, ip
 80008ba:	408b      	lsls	r3, r1
 80008bc:	0019      	movs	r1, r3
 80008be:	1e4b      	subs	r3, r1, #1
 80008c0:	4199      	sbcs	r1, r3
 80008c2:	4653      	mov	r3, sl
 80008c4:	40d3      	lsrs	r3, r2
 80008c6:	430d      	orrs	r5, r1
 80008c8:	18e4      	adds	r4, r4, r3
 80008ca:	182d      	adds	r5, r5, r0
 80008cc:	4285      	cmp	r5, r0
 80008ce:	4180      	sbcs	r0, r0
 80008d0:	4240      	negs	r0, r0
 80008d2:	1824      	adds	r4, r4, r0
 80008d4:	0223      	lsls	r3, r4, #8
 80008d6:	d559      	bpl.n	800098c <__aeabi_dadd+0x2cc>
 80008d8:	4b5b      	ldr	r3, [pc, #364]	@ (8000a48 <__aeabi_dadd+0x388>)
 80008da:	3701      	adds	r7, #1
 80008dc:	429f      	cmp	r7, r3
 80008de:	d051      	beq.n	8000984 <__aeabi_dadd+0x2c4>
 80008e0:	2101      	movs	r1, #1
 80008e2:	4b5a      	ldr	r3, [pc, #360]	@ (8000a4c <__aeabi_dadd+0x38c>)
 80008e4:	086a      	lsrs	r2, r5, #1
 80008e6:	401c      	ands	r4, r3
 80008e8:	4029      	ands	r1, r5
 80008ea:	430a      	orrs	r2, r1
 80008ec:	07e5      	lsls	r5, r4, #31
 80008ee:	4315      	orrs	r5, r2
 80008f0:	0864      	lsrs	r4, r4, #1
 80008f2:	e75f      	b.n	80007b4 <__aeabi_dadd+0xf4>
 80008f4:	4661      	mov	r1, ip
 80008f6:	4653      	mov	r3, sl
 80008f8:	4319      	orrs	r1, r3
 80008fa:	d100      	bne.n	80008fe <__aeabi_dadd+0x23e>
 80008fc:	e0bc      	b.n	8000a78 <__aeabi_dadd+0x3b8>
 80008fe:	1e51      	subs	r1, r2, #1
 8000900:	2a01      	cmp	r2, #1
 8000902:	d100      	bne.n	8000906 <__aeabi_dadd+0x246>
 8000904:	e164      	b.n	8000bd0 <__aeabi_dadd+0x510>
 8000906:	4d50      	ldr	r5, [pc, #320]	@ (8000a48 <__aeabi_dadd+0x388>)
 8000908:	42aa      	cmp	r2, r5
 800090a:	d100      	bne.n	800090e <__aeabi_dadd+0x24e>
 800090c:	e16a      	b.n	8000be4 <__aeabi_dadd+0x524>
 800090e:	2501      	movs	r5, #1
 8000910:	2938      	cmp	r1, #56	@ 0x38
 8000912:	dd00      	ble.n	8000916 <__aeabi_dadd+0x256>
 8000914:	e722      	b.n	800075c <__aeabi_dadd+0x9c>
 8000916:	000a      	movs	r2, r1
 8000918:	e70e      	b.n	8000738 <__aeabi_dadd+0x78>
 800091a:	4a4d      	ldr	r2, [pc, #308]	@ (8000a50 <__aeabi_dadd+0x390>)
 800091c:	1c7d      	adds	r5, r7, #1
 800091e:	4215      	tst	r5, r2
 8000920:	d000      	beq.n	8000924 <__aeabi_dadd+0x264>
 8000922:	e0d0      	b.n	8000ac6 <__aeabi_dadd+0x406>
 8000924:	0025      	movs	r5, r4
 8000926:	4662      	mov	r2, ip
 8000928:	4653      	mov	r3, sl
 800092a:	4305      	orrs	r5, r0
 800092c:	431a      	orrs	r2, r3
 800092e:	2f00      	cmp	r7, #0
 8000930:	d000      	beq.n	8000934 <__aeabi_dadd+0x274>
 8000932:	e137      	b.n	8000ba4 <__aeabi_dadd+0x4e4>
 8000934:	2d00      	cmp	r5, #0
 8000936:	d100      	bne.n	800093a <__aeabi_dadd+0x27a>
 8000938:	e1a8      	b.n	8000c8c <__aeabi_dadd+0x5cc>
 800093a:	2a00      	cmp	r2, #0
 800093c:	d100      	bne.n	8000940 <__aeabi_dadd+0x280>
 800093e:	e16a      	b.n	8000c16 <__aeabi_dadd+0x556>
 8000940:	4663      	mov	r3, ip
 8000942:	1ac5      	subs	r5, r0, r3
 8000944:	4653      	mov	r3, sl
 8000946:	1ae2      	subs	r2, r4, r3
 8000948:	42a8      	cmp	r0, r5
 800094a:	419b      	sbcs	r3, r3
 800094c:	425b      	negs	r3, r3
 800094e:	1ad3      	subs	r3, r2, r3
 8000950:	021a      	lsls	r2, r3, #8
 8000952:	d400      	bmi.n	8000956 <__aeabi_dadd+0x296>
 8000954:	e203      	b.n	8000d5e <__aeabi_dadd+0x69e>
 8000956:	4663      	mov	r3, ip
 8000958:	1a1d      	subs	r5, r3, r0
 800095a:	45ac      	cmp	ip, r5
 800095c:	4192      	sbcs	r2, r2
 800095e:	4653      	mov	r3, sl
 8000960:	4252      	negs	r2, r2
 8000962:	1b1c      	subs	r4, r3, r4
 8000964:	000e      	movs	r6, r1
 8000966:	4688      	mov	r8, r1
 8000968:	1aa4      	subs	r4, r4, r2
 800096a:	e723      	b.n	80007b4 <__aeabi_dadd+0xf4>
 800096c:	4936      	ldr	r1, [pc, #216]	@ (8000a48 <__aeabi_dadd+0x388>)
 800096e:	428f      	cmp	r7, r1
 8000970:	d070      	beq.n	8000a54 <__aeabi_dadd+0x394>
 8000972:	2501      	movs	r5, #1
 8000974:	2a38      	cmp	r2, #56	@ 0x38
 8000976:	dca8      	bgt.n	80008ca <__aeabi_dadd+0x20a>
 8000978:	2180      	movs	r1, #128	@ 0x80
 800097a:	4653      	mov	r3, sl
 800097c:	0409      	lsls	r1, r1, #16
 800097e:	430b      	orrs	r3, r1
 8000980:	469a      	mov	sl, r3
 8000982:	e78e      	b.n	80008a2 <__aeabi_dadd+0x1e2>
 8000984:	003c      	movs	r4, r7
 8000986:	2500      	movs	r5, #0
 8000988:	2200      	movs	r2, #0
 800098a:	e731      	b.n	80007f0 <__aeabi_dadd+0x130>
 800098c:	2307      	movs	r3, #7
 800098e:	402b      	ands	r3, r5
 8000990:	2b00      	cmp	r3, #0
 8000992:	d000      	beq.n	8000996 <__aeabi_dadd+0x2d6>
 8000994:	e710      	b.n	80007b8 <__aeabi_dadd+0xf8>
 8000996:	e093      	b.n	8000ac0 <__aeabi_dadd+0x400>
 8000998:	2a00      	cmp	r2, #0
 800099a:	d074      	beq.n	8000a86 <__aeabi_dadd+0x3c6>
 800099c:	464a      	mov	r2, r9
 800099e:	1bd2      	subs	r2, r2, r7
 80009a0:	2f00      	cmp	r7, #0
 80009a2:	d100      	bne.n	80009a6 <__aeabi_dadd+0x2e6>
 80009a4:	e0c7      	b.n	8000b36 <__aeabi_dadd+0x476>
 80009a6:	4928      	ldr	r1, [pc, #160]	@ (8000a48 <__aeabi_dadd+0x388>)
 80009a8:	4589      	cmp	r9, r1
 80009aa:	d100      	bne.n	80009ae <__aeabi_dadd+0x2ee>
 80009ac:	e185      	b.n	8000cba <__aeabi_dadd+0x5fa>
 80009ae:	2501      	movs	r5, #1
 80009b0:	2a38      	cmp	r2, #56	@ 0x38
 80009b2:	dc12      	bgt.n	80009da <__aeabi_dadd+0x31a>
 80009b4:	2180      	movs	r1, #128	@ 0x80
 80009b6:	0409      	lsls	r1, r1, #16
 80009b8:	430c      	orrs	r4, r1
 80009ba:	2a1f      	cmp	r2, #31
 80009bc:	dd00      	ble.n	80009c0 <__aeabi_dadd+0x300>
 80009be:	e1ab      	b.n	8000d18 <__aeabi_dadd+0x658>
 80009c0:	2120      	movs	r1, #32
 80009c2:	0025      	movs	r5, r4
 80009c4:	1a89      	subs	r1, r1, r2
 80009c6:	0007      	movs	r7, r0
 80009c8:	4088      	lsls	r0, r1
 80009ca:	408d      	lsls	r5, r1
 80009cc:	40d7      	lsrs	r7, r2
 80009ce:	1e41      	subs	r1, r0, #1
 80009d0:	4188      	sbcs	r0, r1
 80009d2:	40d4      	lsrs	r4, r2
 80009d4:	433d      	orrs	r5, r7
 80009d6:	4305      	orrs	r5, r0
 80009d8:	44a2      	add	sl, r4
 80009da:	4465      	add	r5, ip
 80009dc:	4565      	cmp	r5, ip
 80009de:	4192      	sbcs	r2, r2
 80009e0:	4252      	negs	r2, r2
 80009e2:	4452      	add	r2, sl
 80009e4:	0014      	movs	r4, r2
 80009e6:	464f      	mov	r7, r9
 80009e8:	e774      	b.n	80008d4 <__aeabi_dadd+0x214>
 80009ea:	0028      	movs	r0, r5
 80009ec:	f7ff fd40 	bl	8000470 <__clzsi2>
 80009f0:	0003      	movs	r3, r0
 80009f2:	3318      	adds	r3, #24
 80009f4:	2b1f      	cmp	r3, #31
 80009f6:	dc00      	bgt.n	80009fa <__aeabi_dadd+0x33a>
 80009f8:	e6c2      	b.n	8000780 <__aeabi_dadd+0xc0>
 80009fa:	002a      	movs	r2, r5
 80009fc:	3808      	subs	r0, #8
 80009fe:	4082      	lsls	r2, r0
 8000a00:	429f      	cmp	r7, r3
 8000a02:	dd00      	ble.n	8000a06 <__aeabi_dadd+0x346>
 8000a04:	e0a9      	b.n	8000b5a <__aeabi_dadd+0x49a>
 8000a06:	1bdb      	subs	r3, r3, r7
 8000a08:	1c58      	adds	r0, r3, #1
 8000a0a:	281f      	cmp	r0, #31
 8000a0c:	dc00      	bgt.n	8000a10 <__aeabi_dadd+0x350>
 8000a0e:	e1ac      	b.n	8000d6a <__aeabi_dadd+0x6aa>
 8000a10:	0015      	movs	r5, r2
 8000a12:	3b1f      	subs	r3, #31
 8000a14:	40dd      	lsrs	r5, r3
 8000a16:	2820      	cmp	r0, #32
 8000a18:	d005      	beq.n	8000a26 <__aeabi_dadd+0x366>
 8000a1a:	2340      	movs	r3, #64	@ 0x40
 8000a1c:	1a1b      	subs	r3, r3, r0
 8000a1e:	409a      	lsls	r2, r3
 8000a20:	1e53      	subs	r3, r2, #1
 8000a22:	419a      	sbcs	r2, r3
 8000a24:	4315      	orrs	r5, r2
 8000a26:	2307      	movs	r3, #7
 8000a28:	2700      	movs	r7, #0
 8000a2a:	402b      	ands	r3, r5
 8000a2c:	e7b0      	b.n	8000990 <__aeabi_dadd+0x2d0>
 8000a2e:	08ed      	lsrs	r5, r5, #3
 8000a30:	4b05      	ldr	r3, [pc, #20]	@ (8000a48 <__aeabi_dadd+0x388>)
 8000a32:	0762      	lsls	r2, r4, #29
 8000a34:	432a      	orrs	r2, r5
 8000a36:	08e4      	lsrs	r4, r4, #3
 8000a38:	429f      	cmp	r7, r3
 8000a3a:	d00f      	beq.n	8000a5c <__aeabi_dadd+0x39c>
 8000a3c:	0324      	lsls	r4, r4, #12
 8000a3e:	0b25      	lsrs	r5, r4, #12
 8000a40:	057c      	lsls	r4, r7, #21
 8000a42:	0d64      	lsrs	r4, r4, #21
 8000a44:	e6d4      	b.n	80007f0 <__aeabi_dadd+0x130>
 8000a46:	46c0      	nop			@ (mov r8, r8)
 8000a48:	000007ff 	.word	0x000007ff
 8000a4c:	ff7fffff 	.word	0xff7fffff
 8000a50:	000007fe 	.word	0x000007fe
 8000a54:	08c0      	lsrs	r0, r0, #3
 8000a56:	0762      	lsls	r2, r4, #29
 8000a58:	4302      	orrs	r2, r0
 8000a5a:	08e4      	lsrs	r4, r4, #3
 8000a5c:	0013      	movs	r3, r2
 8000a5e:	4323      	orrs	r3, r4
 8000a60:	d100      	bne.n	8000a64 <__aeabi_dadd+0x3a4>
 8000a62:	e186      	b.n	8000d72 <__aeabi_dadd+0x6b2>
 8000a64:	2580      	movs	r5, #128	@ 0x80
 8000a66:	032d      	lsls	r5, r5, #12
 8000a68:	4325      	orrs	r5, r4
 8000a6a:	032d      	lsls	r5, r5, #12
 8000a6c:	4cc3      	ldr	r4, [pc, #780]	@ (8000d7c <__aeabi_dadd+0x6bc>)
 8000a6e:	0b2d      	lsrs	r5, r5, #12
 8000a70:	e6be      	b.n	80007f0 <__aeabi_dadd+0x130>
 8000a72:	4660      	mov	r0, ip
 8000a74:	4654      	mov	r4, sl
 8000a76:	000e      	movs	r6, r1
 8000a78:	0017      	movs	r7, r2
 8000a7a:	08c5      	lsrs	r5, r0, #3
 8000a7c:	e7d8      	b.n	8000a30 <__aeabi_dadd+0x370>
 8000a7e:	4cc0      	ldr	r4, [pc, #768]	@ (8000d80 <__aeabi_dadd+0x6c0>)
 8000a80:	1aff      	subs	r7, r7, r3
 8000a82:	4014      	ands	r4, r2
 8000a84:	e696      	b.n	80007b4 <__aeabi_dadd+0xf4>
 8000a86:	4abf      	ldr	r2, [pc, #764]	@ (8000d84 <__aeabi_dadd+0x6c4>)
 8000a88:	1c79      	adds	r1, r7, #1
 8000a8a:	4211      	tst	r1, r2
 8000a8c:	d16b      	bne.n	8000b66 <__aeabi_dadd+0x4a6>
 8000a8e:	0022      	movs	r2, r4
 8000a90:	4302      	orrs	r2, r0
 8000a92:	2f00      	cmp	r7, #0
 8000a94:	d000      	beq.n	8000a98 <__aeabi_dadd+0x3d8>
 8000a96:	e0db      	b.n	8000c50 <__aeabi_dadd+0x590>
 8000a98:	2a00      	cmp	r2, #0
 8000a9a:	d100      	bne.n	8000a9e <__aeabi_dadd+0x3de>
 8000a9c:	e12d      	b.n	8000cfa <__aeabi_dadd+0x63a>
 8000a9e:	4662      	mov	r2, ip
 8000aa0:	4653      	mov	r3, sl
 8000aa2:	431a      	orrs	r2, r3
 8000aa4:	d100      	bne.n	8000aa8 <__aeabi_dadd+0x3e8>
 8000aa6:	e0b6      	b.n	8000c16 <__aeabi_dadd+0x556>
 8000aa8:	4663      	mov	r3, ip
 8000aaa:	18c5      	adds	r5, r0, r3
 8000aac:	4285      	cmp	r5, r0
 8000aae:	4180      	sbcs	r0, r0
 8000ab0:	4454      	add	r4, sl
 8000ab2:	4240      	negs	r0, r0
 8000ab4:	1824      	adds	r4, r4, r0
 8000ab6:	0223      	lsls	r3, r4, #8
 8000ab8:	d502      	bpl.n	8000ac0 <__aeabi_dadd+0x400>
 8000aba:	000f      	movs	r7, r1
 8000abc:	4bb0      	ldr	r3, [pc, #704]	@ (8000d80 <__aeabi_dadd+0x6c0>)
 8000abe:	401c      	ands	r4, r3
 8000ac0:	003a      	movs	r2, r7
 8000ac2:	0028      	movs	r0, r5
 8000ac4:	e7d8      	b.n	8000a78 <__aeabi_dadd+0x3b8>
 8000ac6:	4662      	mov	r2, ip
 8000ac8:	1a85      	subs	r5, r0, r2
 8000aca:	42a8      	cmp	r0, r5
 8000acc:	4192      	sbcs	r2, r2
 8000ace:	4653      	mov	r3, sl
 8000ad0:	4252      	negs	r2, r2
 8000ad2:	4691      	mov	r9, r2
 8000ad4:	1ae3      	subs	r3, r4, r3
 8000ad6:	001a      	movs	r2, r3
 8000ad8:	464b      	mov	r3, r9
 8000ada:	1ad2      	subs	r2, r2, r3
 8000adc:	0013      	movs	r3, r2
 8000ade:	4691      	mov	r9, r2
 8000ae0:	021a      	lsls	r2, r3, #8
 8000ae2:	d454      	bmi.n	8000b8e <__aeabi_dadd+0x4ce>
 8000ae4:	464a      	mov	r2, r9
 8000ae6:	464c      	mov	r4, r9
 8000ae8:	432a      	orrs	r2, r5
 8000aea:	d000      	beq.n	8000aee <__aeabi_dadd+0x42e>
 8000aec:	e640      	b.n	8000770 <__aeabi_dadd+0xb0>
 8000aee:	2600      	movs	r6, #0
 8000af0:	2400      	movs	r4, #0
 8000af2:	2500      	movs	r5, #0
 8000af4:	e67c      	b.n	80007f0 <__aeabi_dadd+0x130>
 8000af6:	4da1      	ldr	r5, [pc, #644]	@ (8000d7c <__aeabi_dadd+0x6bc>)
 8000af8:	45a9      	cmp	r9, r5
 8000afa:	d100      	bne.n	8000afe <__aeabi_dadd+0x43e>
 8000afc:	e090      	b.n	8000c20 <__aeabi_dadd+0x560>
 8000afe:	2501      	movs	r5, #1
 8000b00:	2a38      	cmp	r2, #56	@ 0x38
 8000b02:	dd00      	ble.n	8000b06 <__aeabi_dadd+0x446>
 8000b04:	e6ab      	b.n	800085e <__aeabi_dadd+0x19e>
 8000b06:	2580      	movs	r5, #128	@ 0x80
 8000b08:	042d      	lsls	r5, r5, #16
 8000b0a:	432c      	orrs	r4, r5
 8000b0c:	e695      	b.n	800083a <__aeabi_dadd+0x17a>
 8000b0e:	0011      	movs	r1, r2
 8000b10:	4655      	mov	r5, sl
 8000b12:	3920      	subs	r1, #32
 8000b14:	40cd      	lsrs	r5, r1
 8000b16:	46a9      	mov	r9, r5
 8000b18:	2a20      	cmp	r2, #32
 8000b1a:	d006      	beq.n	8000b2a <__aeabi_dadd+0x46a>
 8000b1c:	2140      	movs	r1, #64	@ 0x40
 8000b1e:	4653      	mov	r3, sl
 8000b20:	1a8a      	subs	r2, r1, r2
 8000b22:	4093      	lsls	r3, r2
 8000b24:	4662      	mov	r2, ip
 8000b26:	431a      	orrs	r2, r3
 8000b28:	4694      	mov	ip, r2
 8000b2a:	4665      	mov	r5, ip
 8000b2c:	1e6b      	subs	r3, r5, #1
 8000b2e:	419d      	sbcs	r5, r3
 8000b30:	464b      	mov	r3, r9
 8000b32:	431d      	orrs	r5, r3
 8000b34:	e612      	b.n	800075c <__aeabi_dadd+0x9c>
 8000b36:	0021      	movs	r1, r4
 8000b38:	4301      	orrs	r1, r0
 8000b3a:	d100      	bne.n	8000b3e <__aeabi_dadd+0x47e>
 8000b3c:	e0c4      	b.n	8000cc8 <__aeabi_dadd+0x608>
 8000b3e:	1e51      	subs	r1, r2, #1
 8000b40:	2a01      	cmp	r2, #1
 8000b42:	d100      	bne.n	8000b46 <__aeabi_dadd+0x486>
 8000b44:	e0fb      	b.n	8000d3e <__aeabi_dadd+0x67e>
 8000b46:	4d8d      	ldr	r5, [pc, #564]	@ (8000d7c <__aeabi_dadd+0x6bc>)
 8000b48:	42aa      	cmp	r2, r5
 8000b4a:	d100      	bne.n	8000b4e <__aeabi_dadd+0x48e>
 8000b4c:	e0b5      	b.n	8000cba <__aeabi_dadd+0x5fa>
 8000b4e:	2501      	movs	r5, #1
 8000b50:	2938      	cmp	r1, #56	@ 0x38
 8000b52:	dd00      	ble.n	8000b56 <__aeabi_dadd+0x496>
 8000b54:	e741      	b.n	80009da <__aeabi_dadd+0x31a>
 8000b56:	000a      	movs	r2, r1
 8000b58:	e72f      	b.n	80009ba <__aeabi_dadd+0x2fa>
 8000b5a:	4c89      	ldr	r4, [pc, #548]	@ (8000d80 <__aeabi_dadd+0x6c0>)
 8000b5c:	1aff      	subs	r7, r7, r3
 8000b5e:	4014      	ands	r4, r2
 8000b60:	0762      	lsls	r2, r4, #29
 8000b62:	08e4      	lsrs	r4, r4, #3
 8000b64:	e76a      	b.n	8000a3c <__aeabi_dadd+0x37c>
 8000b66:	4a85      	ldr	r2, [pc, #532]	@ (8000d7c <__aeabi_dadd+0x6bc>)
 8000b68:	4291      	cmp	r1, r2
 8000b6a:	d100      	bne.n	8000b6e <__aeabi_dadd+0x4ae>
 8000b6c:	e0e3      	b.n	8000d36 <__aeabi_dadd+0x676>
 8000b6e:	4663      	mov	r3, ip
 8000b70:	18c2      	adds	r2, r0, r3
 8000b72:	4282      	cmp	r2, r0
 8000b74:	4180      	sbcs	r0, r0
 8000b76:	0023      	movs	r3, r4
 8000b78:	4240      	negs	r0, r0
 8000b7a:	4453      	add	r3, sl
 8000b7c:	181b      	adds	r3, r3, r0
 8000b7e:	07dd      	lsls	r5, r3, #31
 8000b80:	085c      	lsrs	r4, r3, #1
 8000b82:	2307      	movs	r3, #7
 8000b84:	0852      	lsrs	r2, r2, #1
 8000b86:	4315      	orrs	r5, r2
 8000b88:	000f      	movs	r7, r1
 8000b8a:	402b      	ands	r3, r5
 8000b8c:	e700      	b.n	8000990 <__aeabi_dadd+0x2d0>
 8000b8e:	4663      	mov	r3, ip
 8000b90:	1a1d      	subs	r5, r3, r0
 8000b92:	45ac      	cmp	ip, r5
 8000b94:	4192      	sbcs	r2, r2
 8000b96:	4653      	mov	r3, sl
 8000b98:	4252      	negs	r2, r2
 8000b9a:	1b1c      	subs	r4, r3, r4
 8000b9c:	000e      	movs	r6, r1
 8000b9e:	4688      	mov	r8, r1
 8000ba0:	1aa4      	subs	r4, r4, r2
 8000ba2:	e5e5      	b.n	8000770 <__aeabi_dadd+0xb0>
 8000ba4:	2d00      	cmp	r5, #0
 8000ba6:	d000      	beq.n	8000baa <__aeabi_dadd+0x4ea>
 8000ba8:	e091      	b.n	8000cce <__aeabi_dadd+0x60e>
 8000baa:	2a00      	cmp	r2, #0
 8000bac:	d138      	bne.n	8000c20 <__aeabi_dadd+0x560>
 8000bae:	2480      	movs	r4, #128	@ 0x80
 8000bb0:	2600      	movs	r6, #0
 8000bb2:	0324      	lsls	r4, r4, #12
 8000bb4:	e756      	b.n	8000a64 <__aeabi_dadd+0x3a4>
 8000bb6:	4663      	mov	r3, ip
 8000bb8:	18c5      	adds	r5, r0, r3
 8000bba:	4285      	cmp	r5, r0
 8000bbc:	4180      	sbcs	r0, r0
 8000bbe:	4454      	add	r4, sl
 8000bc0:	4240      	negs	r0, r0
 8000bc2:	1824      	adds	r4, r4, r0
 8000bc4:	2701      	movs	r7, #1
 8000bc6:	0223      	lsls	r3, r4, #8
 8000bc8:	d400      	bmi.n	8000bcc <__aeabi_dadd+0x50c>
 8000bca:	e6df      	b.n	800098c <__aeabi_dadd+0x2cc>
 8000bcc:	2702      	movs	r7, #2
 8000bce:	e687      	b.n	80008e0 <__aeabi_dadd+0x220>
 8000bd0:	4663      	mov	r3, ip
 8000bd2:	1ac5      	subs	r5, r0, r3
 8000bd4:	42a8      	cmp	r0, r5
 8000bd6:	4180      	sbcs	r0, r0
 8000bd8:	4653      	mov	r3, sl
 8000bda:	4240      	negs	r0, r0
 8000bdc:	1ae4      	subs	r4, r4, r3
 8000bde:	2701      	movs	r7, #1
 8000be0:	1a24      	subs	r4, r4, r0
 8000be2:	e5c0      	b.n	8000766 <__aeabi_dadd+0xa6>
 8000be4:	0762      	lsls	r2, r4, #29
 8000be6:	08c0      	lsrs	r0, r0, #3
 8000be8:	4302      	orrs	r2, r0
 8000bea:	08e4      	lsrs	r4, r4, #3
 8000bec:	e736      	b.n	8000a5c <__aeabi_dadd+0x39c>
 8000bee:	0011      	movs	r1, r2
 8000bf0:	4653      	mov	r3, sl
 8000bf2:	3920      	subs	r1, #32
 8000bf4:	40cb      	lsrs	r3, r1
 8000bf6:	4699      	mov	r9, r3
 8000bf8:	2a20      	cmp	r2, #32
 8000bfa:	d006      	beq.n	8000c0a <__aeabi_dadd+0x54a>
 8000bfc:	2140      	movs	r1, #64	@ 0x40
 8000bfe:	4653      	mov	r3, sl
 8000c00:	1a8a      	subs	r2, r1, r2
 8000c02:	4093      	lsls	r3, r2
 8000c04:	4662      	mov	r2, ip
 8000c06:	431a      	orrs	r2, r3
 8000c08:	4694      	mov	ip, r2
 8000c0a:	4665      	mov	r5, ip
 8000c0c:	1e6b      	subs	r3, r5, #1
 8000c0e:	419d      	sbcs	r5, r3
 8000c10:	464b      	mov	r3, r9
 8000c12:	431d      	orrs	r5, r3
 8000c14:	e659      	b.n	80008ca <__aeabi_dadd+0x20a>
 8000c16:	0762      	lsls	r2, r4, #29
 8000c18:	08c0      	lsrs	r0, r0, #3
 8000c1a:	4302      	orrs	r2, r0
 8000c1c:	08e4      	lsrs	r4, r4, #3
 8000c1e:	e70d      	b.n	8000a3c <__aeabi_dadd+0x37c>
 8000c20:	4653      	mov	r3, sl
 8000c22:	075a      	lsls	r2, r3, #29
 8000c24:	4663      	mov	r3, ip
 8000c26:	08d8      	lsrs	r0, r3, #3
 8000c28:	4653      	mov	r3, sl
 8000c2a:	000e      	movs	r6, r1
 8000c2c:	4302      	orrs	r2, r0
 8000c2e:	08dc      	lsrs	r4, r3, #3
 8000c30:	e714      	b.n	8000a5c <__aeabi_dadd+0x39c>
 8000c32:	0015      	movs	r5, r2
 8000c34:	0026      	movs	r6, r4
 8000c36:	3d20      	subs	r5, #32
 8000c38:	40ee      	lsrs	r6, r5
 8000c3a:	2a20      	cmp	r2, #32
 8000c3c:	d003      	beq.n	8000c46 <__aeabi_dadd+0x586>
 8000c3e:	2540      	movs	r5, #64	@ 0x40
 8000c40:	1aaa      	subs	r2, r5, r2
 8000c42:	4094      	lsls	r4, r2
 8000c44:	4320      	orrs	r0, r4
 8000c46:	1e42      	subs	r2, r0, #1
 8000c48:	4190      	sbcs	r0, r2
 8000c4a:	0005      	movs	r5, r0
 8000c4c:	4335      	orrs	r5, r6
 8000c4e:	e606      	b.n	800085e <__aeabi_dadd+0x19e>
 8000c50:	2a00      	cmp	r2, #0
 8000c52:	d07c      	beq.n	8000d4e <__aeabi_dadd+0x68e>
 8000c54:	4662      	mov	r2, ip
 8000c56:	4653      	mov	r3, sl
 8000c58:	08c0      	lsrs	r0, r0, #3
 8000c5a:	431a      	orrs	r2, r3
 8000c5c:	d100      	bne.n	8000c60 <__aeabi_dadd+0x5a0>
 8000c5e:	e6fa      	b.n	8000a56 <__aeabi_dadd+0x396>
 8000c60:	0762      	lsls	r2, r4, #29
 8000c62:	4310      	orrs	r0, r2
 8000c64:	2280      	movs	r2, #128	@ 0x80
 8000c66:	08e4      	lsrs	r4, r4, #3
 8000c68:	0312      	lsls	r2, r2, #12
 8000c6a:	4214      	tst	r4, r2
 8000c6c:	d008      	beq.n	8000c80 <__aeabi_dadd+0x5c0>
 8000c6e:	08d9      	lsrs	r1, r3, #3
 8000c70:	4211      	tst	r1, r2
 8000c72:	d105      	bne.n	8000c80 <__aeabi_dadd+0x5c0>
 8000c74:	4663      	mov	r3, ip
 8000c76:	08d8      	lsrs	r0, r3, #3
 8000c78:	4653      	mov	r3, sl
 8000c7a:	000c      	movs	r4, r1
 8000c7c:	075b      	lsls	r3, r3, #29
 8000c7e:	4318      	orrs	r0, r3
 8000c80:	0f42      	lsrs	r2, r0, #29
 8000c82:	00c0      	lsls	r0, r0, #3
 8000c84:	08c0      	lsrs	r0, r0, #3
 8000c86:	0752      	lsls	r2, r2, #29
 8000c88:	4302      	orrs	r2, r0
 8000c8a:	e6e7      	b.n	8000a5c <__aeabi_dadd+0x39c>
 8000c8c:	2a00      	cmp	r2, #0
 8000c8e:	d100      	bne.n	8000c92 <__aeabi_dadd+0x5d2>
 8000c90:	e72d      	b.n	8000aee <__aeabi_dadd+0x42e>
 8000c92:	4663      	mov	r3, ip
 8000c94:	08d8      	lsrs	r0, r3, #3
 8000c96:	4653      	mov	r3, sl
 8000c98:	075a      	lsls	r2, r3, #29
 8000c9a:	000e      	movs	r6, r1
 8000c9c:	4302      	orrs	r2, r0
 8000c9e:	08dc      	lsrs	r4, r3, #3
 8000ca0:	e6cc      	b.n	8000a3c <__aeabi_dadd+0x37c>
 8000ca2:	4663      	mov	r3, ip
 8000ca4:	1a1d      	subs	r5, r3, r0
 8000ca6:	45ac      	cmp	ip, r5
 8000ca8:	4192      	sbcs	r2, r2
 8000caa:	4653      	mov	r3, sl
 8000cac:	4252      	negs	r2, r2
 8000cae:	1b1c      	subs	r4, r3, r4
 8000cb0:	000e      	movs	r6, r1
 8000cb2:	4688      	mov	r8, r1
 8000cb4:	1aa4      	subs	r4, r4, r2
 8000cb6:	3701      	adds	r7, #1
 8000cb8:	e555      	b.n	8000766 <__aeabi_dadd+0xa6>
 8000cba:	4663      	mov	r3, ip
 8000cbc:	08d9      	lsrs	r1, r3, #3
 8000cbe:	4653      	mov	r3, sl
 8000cc0:	075a      	lsls	r2, r3, #29
 8000cc2:	430a      	orrs	r2, r1
 8000cc4:	08dc      	lsrs	r4, r3, #3
 8000cc6:	e6c9      	b.n	8000a5c <__aeabi_dadd+0x39c>
 8000cc8:	4660      	mov	r0, ip
 8000cca:	4654      	mov	r4, sl
 8000ccc:	e6d4      	b.n	8000a78 <__aeabi_dadd+0x3b8>
 8000cce:	08c0      	lsrs	r0, r0, #3
 8000cd0:	2a00      	cmp	r2, #0
 8000cd2:	d100      	bne.n	8000cd6 <__aeabi_dadd+0x616>
 8000cd4:	e6bf      	b.n	8000a56 <__aeabi_dadd+0x396>
 8000cd6:	0762      	lsls	r2, r4, #29
 8000cd8:	4310      	orrs	r0, r2
 8000cda:	2280      	movs	r2, #128	@ 0x80
 8000cdc:	08e4      	lsrs	r4, r4, #3
 8000cde:	0312      	lsls	r2, r2, #12
 8000ce0:	4214      	tst	r4, r2
 8000ce2:	d0cd      	beq.n	8000c80 <__aeabi_dadd+0x5c0>
 8000ce4:	08dd      	lsrs	r5, r3, #3
 8000ce6:	4215      	tst	r5, r2
 8000ce8:	d1ca      	bne.n	8000c80 <__aeabi_dadd+0x5c0>
 8000cea:	4663      	mov	r3, ip
 8000cec:	08d8      	lsrs	r0, r3, #3
 8000cee:	4653      	mov	r3, sl
 8000cf0:	075b      	lsls	r3, r3, #29
 8000cf2:	000e      	movs	r6, r1
 8000cf4:	002c      	movs	r4, r5
 8000cf6:	4318      	orrs	r0, r3
 8000cf8:	e7c2      	b.n	8000c80 <__aeabi_dadd+0x5c0>
 8000cfa:	4663      	mov	r3, ip
 8000cfc:	08d9      	lsrs	r1, r3, #3
 8000cfe:	4653      	mov	r3, sl
 8000d00:	075a      	lsls	r2, r3, #29
 8000d02:	430a      	orrs	r2, r1
 8000d04:	08dc      	lsrs	r4, r3, #3
 8000d06:	e699      	b.n	8000a3c <__aeabi_dadd+0x37c>
 8000d08:	4663      	mov	r3, ip
 8000d0a:	08d8      	lsrs	r0, r3, #3
 8000d0c:	4653      	mov	r3, sl
 8000d0e:	075a      	lsls	r2, r3, #29
 8000d10:	000e      	movs	r6, r1
 8000d12:	4302      	orrs	r2, r0
 8000d14:	08dc      	lsrs	r4, r3, #3
 8000d16:	e6a1      	b.n	8000a5c <__aeabi_dadd+0x39c>
 8000d18:	0011      	movs	r1, r2
 8000d1a:	0027      	movs	r7, r4
 8000d1c:	3920      	subs	r1, #32
 8000d1e:	40cf      	lsrs	r7, r1
 8000d20:	2a20      	cmp	r2, #32
 8000d22:	d003      	beq.n	8000d2c <__aeabi_dadd+0x66c>
 8000d24:	2140      	movs	r1, #64	@ 0x40
 8000d26:	1a8a      	subs	r2, r1, r2
 8000d28:	4094      	lsls	r4, r2
 8000d2a:	4320      	orrs	r0, r4
 8000d2c:	1e42      	subs	r2, r0, #1
 8000d2e:	4190      	sbcs	r0, r2
 8000d30:	0005      	movs	r5, r0
 8000d32:	433d      	orrs	r5, r7
 8000d34:	e651      	b.n	80009da <__aeabi_dadd+0x31a>
 8000d36:	000c      	movs	r4, r1
 8000d38:	2500      	movs	r5, #0
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	e558      	b.n	80007f0 <__aeabi_dadd+0x130>
 8000d3e:	4460      	add	r0, ip
 8000d40:	4560      	cmp	r0, ip
 8000d42:	4192      	sbcs	r2, r2
 8000d44:	4454      	add	r4, sl
 8000d46:	4252      	negs	r2, r2
 8000d48:	0005      	movs	r5, r0
 8000d4a:	18a4      	adds	r4, r4, r2
 8000d4c:	e73a      	b.n	8000bc4 <__aeabi_dadd+0x504>
 8000d4e:	4653      	mov	r3, sl
 8000d50:	075a      	lsls	r2, r3, #29
 8000d52:	4663      	mov	r3, ip
 8000d54:	08d9      	lsrs	r1, r3, #3
 8000d56:	4653      	mov	r3, sl
 8000d58:	430a      	orrs	r2, r1
 8000d5a:	08dc      	lsrs	r4, r3, #3
 8000d5c:	e67e      	b.n	8000a5c <__aeabi_dadd+0x39c>
 8000d5e:	001a      	movs	r2, r3
 8000d60:	001c      	movs	r4, r3
 8000d62:	432a      	orrs	r2, r5
 8000d64:	d000      	beq.n	8000d68 <__aeabi_dadd+0x6a8>
 8000d66:	e6ab      	b.n	8000ac0 <__aeabi_dadd+0x400>
 8000d68:	e6c1      	b.n	8000aee <__aeabi_dadd+0x42e>
 8000d6a:	2120      	movs	r1, #32
 8000d6c:	2500      	movs	r5, #0
 8000d6e:	1a09      	subs	r1, r1, r0
 8000d70:	e519      	b.n	80007a6 <__aeabi_dadd+0xe6>
 8000d72:	2200      	movs	r2, #0
 8000d74:	2500      	movs	r5, #0
 8000d76:	4c01      	ldr	r4, [pc, #4]	@ (8000d7c <__aeabi_dadd+0x6bc>)
 8000d78:	e53a      	b.n	80007f0 <__aeabi_dadd+0x130>
 8000d7a:	46c0      	nop			@ (mov r8, r8)
 8000d7c:	000007ff 	.word	0x000007ff
 8000d80:	ff7fffff 	.word	0xff7fffff
 8000d84:	000007fe 	.word	0x000007fe

08000d88 <__aeabi_ddiv>:
 8000d88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d8a:	46de      	mov	lr, fp
 8000d8c:	4645      	mov	r5, r8
 8000d8e:	4657      	mov	r7, sl
 8000d90:	464e      	mov	r6, r9
 8000d92:	b5e0      	push	{r5, r6, r7, lr}
 8000d94:	b087      	sub	sp, #28
 8000d96:	9200      	str	r2, [sp, #0]
 8000d98:	9301      	str	r3, [sp, #4]
 8000d9a:	030b      	lsls	r3, r1, #12
 8000d9c:	0b1b      	lsrs	r3, r3, #12
 8000d9e:	469b      	mov	fp, r3
 8000da0:	0fca      	lsrs	r2, r1, #31
 8000da2:	004b      	lsls	r3, r1, #1
 8000da4:	0004      	movs	r4, r0
 8000da6:	4680      	mov	r8, r0
 8000da8:	0d5b      	lsrs	r3, r3, #21
 8000daa:	9202      	str	r2, [sp, #8]
 8000dac:	d100      	bne.n	8000db0 <__aeabi_ddiv+0x28>
 8000dae:	e16a      	b.n	8001086 <__aeabi_ddiv+0x2fe>
 8000db0:	4ad4      	ldr	r2, [pc, #848]	@ (8001104 <__aeabi_ddiv+0x37c>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d100      	bne.n	8000db8 <__aeabi_ddiv+0x30>
 8000db6:	e18c      	b.n	80010d2 <__aeabi_ddiv+0x34a>
 8000db8:	4659      	mov	r1, fp
 8000dba:	0f42      	lsrs	r2, r0, #29
 8000dbc:	00c9      	lsls	r1, r1, #3
 8000dbe:	430a      	orrs	r2, r1
 8000dc0:	2180      	movs	r1, #128	@ 0x80
 8000dc2:	0409      	lsls	r1, r1, #16
 8000dc4:	4311      	orrs	r1, r2
 8000dc6:	00c2      	lsls	r2, r0, #3
 8000dc8:	4690      	mov	r8, r2
 8000dca:	4acf      	ldr	r2, [pc, #828]	@ (8001108 <__aeabi_ddiv+0x380>)
 8000dcc:	4689      	mov	r9, r1
 8000dce:	4692      	mov	sl, r2
 8000dd0:	449a      	add	sl, r3
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	2400      	movs	r4, #0
 8000dd6:	9303      	str	r3, [sp, #12]
 8000dd8:	9e00      	ldr	r6, [sp, #0]
 8000dda:	9f01      	ldr	r7, [sp, #4]
 8000ddc:	033b      	lsls	r3, r7, #12
 8000dde:	0b1b      	lsrs	r3, r3, #12
 8000de0:	469b      	mov	fp, r3
 8000de2:	007b      	lsls	r3, r7, #1
 8000de4:	0030      	movs	r0, r6
 8000de6:	0d5b      	lsrs	r3, r3, #21
 8000de8:	0ffd      	lsrs	r5, r7, #31
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d100      	bne.n	8000df0 <__aeabi_ddiv+0x68>
 8000dee:	e128      	b.n	8001042 <__aeabi_ddiv+0x2ba>
 8000df0:	4ac4      	ldr	r2, [pc, #784]	@ (8001104 <__aeabi_ddiv+0x37c>)
 8000df2:	4293      	cmp	r3, r2
 8000df4:	d100      	bne.n	8000df8 <__aeabi_ddiv+0x70>
 8000df6:	e177      	b.n	80010e8 <__aeabi_ddiv+0x360>
 8000df8:	4659      	mov	r1, fp
 8000dfa:	0f72      	lsrs	r2, r6, #29
 8000dfc:	00c9      	lsls	r1, r1, #3
 8000dfe:	430a      	orrs	r2, r1
 8000e00:	2180      	movs	r1, #128	@ 0x80
 8000e02:	0409      	lsls	r1, r1, #16
 8000e04:	4311      	orrs	r1, r2
 8000e06:	468b      	mov	fp, r1
 8000e08:	49bf      	ldr	r1, [pc, #764]	@ (8001108 <__aeabi_ddiv+0x380>)
 8000e0a:	00f2      	lsls	r2, r6, #3
 8000e0c:	468c      	mov	ip, r1
 8000e0e:	4651      	mov	r1, sl
 8000e10:	4463      	add	r3, ip
 8000e12:	1acb      	subs	r3, r1, r3
 8000e14:	469a      	mov	sl, r3
 8000e16:	2300      	movs	r3, #0
 8000e18:	9e02      	ldr	r6, [sp, #8]
 8000e1a:	406e      	eors	r6, r5
 8000e1c:	2c0f      	cmp	r4, #15
 8000e1e:	d827      	bhi.n	8000e70 <__aeabi_ddiv+0xe8>
 8000e20:	49ba      	ldr	r1, [pc, #744]	@ (800110c <__aeabi_ddiv+0x384>)
 8000e22:	00a4      	lsls	r4, r4, #2
 8000e24:	5909      	ldr	r1, [r1, r4]
 8000e26:	468f      	mov	pc, r1
 8000e28:	46cb      	mov	fp, r9
 8000e2a:	4642      	mov	r2, r8
 8000e2c:	9e02      	ldr	r6, [sp, #8]
 8000e2e:	9b03      	ldr	r3, [sp, #12]
 8000e30:	2b02      	cmp	r3, #2
 8000e32:	d016      	beq.n	8000e62 <__aeabi_ddiv+0xda>
 8000e34:	2b03      	cmp	r3, #3
 8000e36:	d100      	bne.n	8000e3a <__aeabi_ddiv+0xb2>
 8000e38:	e2a6      	b.n	8001388 <__aeabi_ddiv+0x600>
 8000e3a:	2b01      	cmp	r3, #1
 8000e3c:	d000      	beq.n	8000e40 <__aeabi_ddiv+0xb8>
 8000e3e:	e0df      	b.n	8001000 <__aeabi_ddiv+0x278>
 8000e40:	2200      	movs	r2, #0
 8000e42:	2300      	movs	r3, #0
 8000e44:	2400      	movs	r4, #0
 8000e46:	4690      	mov	r8, r2
 8000e48:	051b      	lsls	r3, r3, #20
 8000e4a:	4323      	orrs	r3, r4
 8000e4c:	07f6      	lsls	r6, r6, #31
 8000e4e:	4333      	orrs	r3, r6
 8000e50:	4640      	mov	r0, r8
 8000e52:	0019      	movs	r1, r3
 8000e54:	b007      	add	sp, #28
 8000e56:	bcf0      	pop	{r4, r5, r6, r7}
 8000e58:	46bb      	mov	fp, r7
 8000e5a:	46b2      	mov	sl, r6
 8000e5c:	46a9      	mov	r9, r5
 8000e5e:	46a0      	mov	r8, r4
 8000e60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e62:	2200      	movs	r2, #0
 8000e64:	2400      	movs	r4, #0
 8000e66:	4690      	mov	r8, r2
 8000e68:	4ba6      	ldr	r3, [pc, #664]	@ (8001104 <__aeabi_ddiv+0x37c>)
 8000e6a:	e7ed      	b.n	8000e48 <__aeabi_ddiv+0xc0>
 8000e6c:	002e      	movs	r6, r5
 8000e6e:	e7df      	b.n	8000e30 <__aeabi_ddiv+0xa8>
 8000e70:	45cb      	cmp	fp, r9
 8000e72:	d200      	bcs.n	8000e76 <__aeabi_ddiv+0xee>
 8000e74:	e1d4      	b.n	8001220 <__aeabi_ddiv+0x498>
 8000e76:	d100      	bne.n	8000e7a <__aeabi_ddiv+0xf2>
 8000e78:	e1cf      	b.n	800121a <__aeabi_ddiv+0x492>
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	425b      	negs	r3, r3
 8000e7e:	469c      	mov	ip, r3
 8000e80:	4644      	mov	r4, r8
 8000e82:	4648      	mov	r0, r9
 8000e84:	2700      	movs	r7, #0
 8000e86:	44e2      	add	sl, ip
 8000e88:	465b      	mov	r3, fp
 8000e8a:	0e15      	lsrs	r5, r2, #24
 8000e8c:	021b      	lsls	r3, r3, #8
 8000e8e:	431d      	orrs	r5, r3
 8000e90:	0c19      	lsrs	r1, r3, #16
 8000e92:	042b      	lsls	r3, r5, #16
 8000e94:	0212      	lsls	r2, r2, #8
 8000e96:	9500      	str	r5, [sp, #0]
 8000e98:	0c1d      	lsrs	r5, r3, #16
 8000e9a:	4691      	mov	r9, r2
 8000e9c:	9102      	str	r1, [sp, #8]
 8000e9e:	9503      	str	r5, [sp, #12]
 8000ea0:	f7ff f9b8 	bl	8000214 <__aeabi_uidivmod>
 8000ea4:	0002      	movs	r2, r0
 8000ea6:	436a      	muls	r2, r5
 8000ea8:	040b      	lsls	r3, r1, #16
 8000eaa:	0c21      	lsrs	r1, r4, #16
 8000eac:	4680      	mov	r8, r0
 8000eae:	4319      	orrs	r1, r3
 8000eb0:	428a      	cmp	r2, r1
 8000eb2:	d909      	bls.n	8000ec8 <__aeabi_ddiv+0x140>
 8000eb4:	9d00      	ldr	r5, [sp, #0]
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	46ac      	mov	ip, r5
 8000eba:	425b      	negs	r3, r3
 8000ebc:	4461      	add	r1, ip
 8000ebe:	469c      	mov	ip, r3
 8000ec0:	44e0      	add	r8, ip
 8000ec2:	428d      	cmp	r5, r1
 8000ec4:	d800      	bhi.n	8000ec8 <__aeabi_ddiv+0x140>
 8000ec6:	e1fb      	b.n	80012c0 <__aeabi_ddiv+0x538>
 8000ec8:	1a88      	subs	r0, r1, r2
 8000eca:	9902      	ldr	r1, [sp, #8]
 8000ecc:	f7ff f9a2 	bl	8000214 <__aeabi_uidivmod>
 8000ed0:	9a03      	ldr	r2, [sp, #12]
 8000ed2:	0424      	lsls	r4, r4, #16
 8000ed4:	4342      	muls	r2, r0
 8000ed6:	0409      	lsls	r1, r1, #16
 8000ed8:	0c24      	lsrs	r4, r4, #16
 8000eda:	0003      	movs	r3, r0
 8000edc:	430c      	orrs	r4, r1
 8000ede:	42a2      	cmp	r2, r4
 8000ee0:	d906      	bls.n	8000ef0 <__aeabi_ddiv+0x168>
 8000ee2:	9900      	ldr	r1, [sp, #0]
 8000ee4:	3b01      	subs	r3, #1
 8000ee6:	468c      	mov	ip, r1
 8000ee8:	4464      	add	r4, ip
 8000eea:	42a1      	cmp	r1, r4
 8000eec:	d800      	bhi.n	8000ef0 <__aeabi_ddiv+0x168>
 8000eee:	e1e1      	b.n	80012b4 <__aeabi_ddiv+0x52c>
 8000ef0:	1aa0      	subs	r0, r4, r2
 8000ef2:	4642      	mov	r2, r8
 8000ef4:	0412      	lsls	r2, r2, #16
 8000ef6:	431a      	orrs	r2, r3
 8000ef8:	4693      	mov	fp, r2
 8000efa:	464b      	mov	r3, r9
 8000efc:	4659      	mov	r1, fp
 8000efe:	0c1b      	lsrs	r3, r3, #16
 8000f00:	001d      	movs	r5, r3
 8000f02:	9304      	str	r3, [sp, #16]
 8000f04:	040b      	lsls	r3, r1, #16
 8000f06:	4649      	mov	r1, r9
 8000f08:	0409      	lsls	r1, r1, #16
 8000f0a:	0c09      	lsrs	r1, r1, #16
 8000f0c:	000c      	movs	r4, r1
 8000f0e:	0c1b      	lsrs	r3, r3, #16
 8000f10:	435c      	muls	r4, r3
 8000f12:	0c12      	lsrs	r2, r2, #16
 8000f14:	436b      	muls	r3, r5
 8000f16:	4688      	mov	r8, r1
 8000f18:	4351      	muls	r1, r2
 8000f1a:	436a      	muls	r2, r5
 8000f1c:	0c25      	lsrs	r5, r4, #16
 8000f1e:	46ac      	mov	ip, r5
 8000f20:	185b      	adds	r3, r3, r1
 8000f22:	4463      	add	r3, ip
 8000f24:	4299      	cmp	r1, r3
 8000f26:	d903      	bls.n	8000f30 <__aeabi_ddiv+0x1a8>
 8000f28:	2180      	movs	r1, #128	@ 0x80
 8000f2a:	0249      	lsls	r1, r1, #9
 8000f2c:	468c      	mov	ip, r1
 8000f2e:	4462      	add	r2, ip
 8000f30:	0c19      	lsrs	r1, r3, #16
 8000f32:	0424      	lsls	r4, r4, #16
 8000f34:	041b      	lsls	r3, r3, #16
 8000f36:	0c24      	lsrs	r4, r4, #16
 8000f38:	188a      	adds	r2, r1, r2
 8000f3a:	191c      	adds	r4, r3, r4
 8000f3c:	4290      	cmp	r0, r2
 8000f3e:	d302      	bcc.n	8000f46 <__aeabi_ddiv+0x1be>
 8000f40:	d116      	bne.n	8000f70 <__aeabi_ddiv+0x1e8>
 8000f42:	42a7      	cmp	r7, r4
 8000f44:	d214      	bcs.n	8000f70 <__aeabi_ddiv+0x1e8>
 8000f46:	465b      	mov	r3, fp
 8000f48:	9d00      	ldr	r5, [sp, #0]
 8000f4a:	3b01      	subs	r3, #1
 8000f4c:	444f      	add	r7, r9
 8000f4e:	9305      	str	r3, [sp, #20]
 8000f50:	454f      	cmp	r7, r9
 8000f52:	419b      	sbcs	r3, r3
 8000f54:	46ac      	mov	ip, r5
 8000f56:	425b      	negs	r3, r3
 8000f58:	4463      	add	r3, ip
 8000f5a:	18c0      	adds	r0, r0, r3
 8000f5c:	4285      	cmp	r5, r0
 8000f5e:	d300      	bcc.n	8000f62 <__aeabi_ddiv+0x1da>
 8000f60:	e1a1      	b.n	80012a6 <__aeabi_ddiv+0x51e>
 8000f62:	4282      	cmp	r2, r0
 8000f64:	d900      	bls.n	8000f68 <__aeabi_ddiv+0x1e0>
 8000f66:	e1f6      	b.n	8001356 <__aeabi_ddiv+0x5ce>
 8000f68:	d100      	bne.n	8000f6c <__aeabi_ddiv+0x1e4>
 8000f6a:	e1f1      	b.n	8001350 <__aeabi_ddiv+0x5c8>
 8000f6c:	9b05      	ldr	r3, [sp, #20]
 8000f6e:	469b      	mov	fp, r3
 8000f70:	1b3c      	subs	r4, r7, r4
 8000f72:	42a7      	cmp	r7, r4
 8000f74:	41bf      	sbcs	r7, r7
 8000f76:	9d00      	ldr	r5, [sp, #0]
 8000f78:	1a80      	subs	r0, r0, r2
 8000f7a:	427f      	negs	r7, r7
 8000f7c:	1bc0      	subs	r0, r0, r7
 8000f7e:	4285      	cmp	r5, r0
 8000f80:	d100      	bne.n	8000f84 <__aeabi_ddiv+0x1fc>
 8000f82:	e1d0      	b.n	8001326 <__aeabi_ddiv+0x59e>
 8000f84:	9902      	ldr	r1, [sp, #8]
 8000f86:	f7ff f945 	bl	8000214 <__aeabi_uidivmod>
 8000f8a:	9a03      	ldr	r2, [sp, #12]
 8000f8c:	040b      	lsls	r3, r1, #16
 8000f8e:	4342      	muls	r2, r0
 8000f90:	0c21      	lsrs	r1, r4, #16
 8000f92:	0007      	movs	r7, r0
 8000f94:	4319      	orrs	r1, r3
 8000f96:	428a      	cmp	r2, r1
 8000f98:	d900      	bls.n	8000f9c <__aeabi_ddiv+0x214>
 8000f9a:	e178      	b.n	800128e <__aeabi_ddiv+0x506>
 8000f9c:	1a88      	subs	r0, r1, r2
 8000f9e:	9902      	ldr	r1, [sp, #8]
 8000fa0:	f7ff f938 	bl	8000214 <__aeabi_uidivmod>
 8000fa4:	9a03      	ldr	r2, [sp, #12]
 8000fa6:	0424      	lsls	r4, r4, #16
 8000fa8:	4342      	muls	r2, r0
 8000faa:	0409      	lsls	r1, r1, #16
 8000fac:	0c24      	lsrs	r4, r4, #16
 8000fae:	0003      	movs	r3, r0
 8000fb0:	430c      	orrs	r4, r1
 8000fb2:	42a2      	cmp	r2, r4
 8000fb4:	d900      	bls.n	8000fb8 <__aeabi_ddiv+0x230>
 8000fb6:	e15d      	b.n	8001274 <__aeabi_ddiv+0x4ec>
 8000fb8:	4641      	mov	r1, r8
 8000fba:	1aa4      	subs	r4, r4, r2
 8000fbc:	043a      	lsls	r2, r7, #16
 8000fbe:	431a      	orrs	r2, r3
 8000fc0:	9d04      	ldr	r5, [sp, #16]
 8000fc2:	0413      	lsls	r3, r2, #16
 8000fc4:	0c1b      	lsrs	r3, r3, #16
 8000fc6:	4359      	muls	r1, r3
 8000fc8:	4647      	mov	r7, r8
 8000fca:	436b      	muls	r3, r5
 8000fcc:	469c      	mov	ip, r3
 8000fce:	0c10      	lsrs	r0, r2, #16
 8000fd0:	4347      	muls	r7, r0
 8000fd2:	0c0b      	lsrs	r3, r1, #16
 8000fd4:	44bc      	add	ip, r7
 8000fd6:	4463      	add	r3, ip
 8000fd8:	4368      	muls	r0, r5
 8000fda:	429f      	cmp	r7, r3
 8000fdc:	d903      	bls.n	8000fe6 <__aeabi_ddiv+0x25e>
 8000fde:	2580      	movs	r5, #128	@ 0x80
 8000fe0:	026d      	lsls	r5, r5, #9
 8000fe2:	46ac      	mov	ip, r5
 8000fe4:	4460      	add	r0, ip
 8000fe6:	0c1f      	lsrs	r7, r3, #16
 8000fe8:	0409      	lsls	r1, r1, #16
 8000fea:	041b      	lsls	r3, r3, #16
 8000fec:	0c09      	lsrs	r1, r1, #16
 8000fee:	183f      	adds	r7, r7, r0
 8000ff0:	185b      	adds	r3, r3, r1
 8000ff2:	42bc      	cmp	r4, r7
 8000ff4:	d200      	bcs.n	8000ff8 <__aeabi_ddiv+0x270>
 8000ff6:	e102      	b.n	80011fe <__aeabi_ddiv+0x476>
 8000ff8:	d100      	bne.n	8000ffc <__aeabi_ddiv+0x274>
 8000ffa:	e0fd      	b.n	80011f8 <__aeabi_ddiv+0x470>
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	431a      	orrs	r2, r3
 8001000:	4b43      	ldr	r3, [pc, #268]	@ (8001110 <__aeabi_ddiv+0x388>)
 8001002:	4453      	add	r3, sl
 8001004:	2b00      	cmp	r3, #0
 8001006:	dc00      	bgt.n	800100a <__aeabi_ddiv+0x282>
 8001008:	e0ae      	b.n	8001168 <__aeabi_ddiv+0x3e0>
 800100a:	0751      	lsls	r1, r2, #29
 800100c:	d000      	beq.n	8001010 <__aeabi_ddiv+0x288>
 800100e:	e198      	b.n	8001342 <__aeabi_ddiv+0x5ba>
 8001010:	4659      	mov	r1, fp
 8001012:	01c9      	lsls	r1, r1, #7
 8001014:	d506      	bpl.n	8001024 <__aeabi_ddiv+0x29c>
 8001016:	4659      	mov	r1, fp
 8001018:	4b3e      	ldr	r3, [pc, #248]	@ (8001114 <__aeabi_ddiv+0x38c>)
 800101a:	4019      	ands	r1, r3
 800101c:	2380      	movs	r3, #128	@ 0x80
 800101e:	468b      	mov	fp, r1
 8001020:	00db      	lsls	r3, r3, #3
 8001022:	4453      	add	r3, sl
 8001024:	493c      	ldr	r1, [pc, #240]	@ (8001118 <__aeabi_ddiv+0x390>)
 8001026:	428b      	cmp	r3, r1
 8001028:	dd00      	ble.n	800102c <__aeabi_ddiv+0x2a4>
 800102a:	e71a      	b.n	8000e62 <__aeabi_ddiv+0xda>
 800102c:	4659      	mov	r1, fp
 800102e:	08d2      	lsrs	r2, r2, #3
 8001030:	0749      	lsls	r1, r1, #29
 8001032:	4311      	orrs	r1, r2
 8001034:	465a      	mov	r2, fp
 8001036:	055b      	lsls	r3, r3, #21
 8001038:	0254      	lsls	r4, r2, #9
 800103a:	4688      	mov	r8, r1
 800103c:	0b24      	lsrs	r4, r4, #12
 800103e:	0d5b      	lsrs	r3, r3, #21
 8001040:	e702      	b.n	8000e48 <__aeabi_ddiv+0xc0>
 8001042:	465a      	mov	r2, fp
 8001044:	9b00      	ldr	r3, [sp, #0]
 8001046:	431a      	orrs	r2, r3
 8001048:	d100      	bne.n	800104c <__aeabi_ddiv+0x2c4>
 800104a:	e07e      	b.n	800114a <__aeabi_ddiv+0x3c2>
 800104c:	465b      	mov	r3, fp
 800104e:	2b00      	cmp	r3, #0
 8001050:	d100      	bne.n	8001054 <__aeabi_ddiv+0x2cc>
 8001052:	e100      	b.n	8001256 <__aeabi_ddiv+0x4ce>
 8001054:	4658      	mov	r0, fp
 8001056:	f7ff fa0b 	bl	8000470 <__clzsi2>
 800105a:	0002      	movs	r2, r0
 800105c:	0003      	movs	r3, r0
 800105e:	3a0b      	subs	r2, #11
 8001060:	271d      	movs	r7, #29
 8001062:	9e00      	ldr	r6, [sp, #0]
 8001064:	1aba      	subs	r2, r7, r2
 8001066:	0019      	movs	r1, r3
 8001068:	4658      	mov	r0, fp
 800106a:	40d6      	lsrs	r6, r2
 800106c:	3908      	subs	r1, #8
 800106e:	4088      	lsls	r0, r1
 8001070:	0032      	movs	r2, r6
 8001072:	4302      	orrs	r2, r0
 8001074:	4693      	mov	fp, r2
 8001076:	9a00      	ldr	r2, [sp, #0]
 8001078:	408a      	lsls	r2, r1
 800107a:	4928      	ldr	r1, [pc, #160]	@ (800111c <__aeabi_ddiv+0x394>)
 800107c:	4453      	add	r3, sl
 800107e:	468a      	mov	sl, r1
 8001080:	449a      	add	sl, r3
 8001082:	2300      	movs	r3, #0
 8001084:	e6c8      	b.n	8000e18 <__aeabi_ddiv+0x90>
 8001086:	465b      	mov	r3, fp
 8001088:	4303      	orrs	r3, r0
 800108a:	4699      	mov	r9, r3
 800108c:	d056      	beq.n	800113c <__aeabi_ddiv+0x3b4>
 800108e:	465b      	mov	r3, fp
 8001090:	2b00      	cmp	r3, #0
 8001092:	d100      	bne.n	8001096 <__aeabi_ddiv+0x30e>
 8001094:	e0cd      	b.n	8001232 <__aeabi_ddiv+0x4aa>
 8001096:	4658      	mov	r0, fp
 8001098:	f7ff f9ea 	bl	8000470 <__clzsi2>
 800109c:	230b      	movs	r3, #11
 800109e:	425b      	negs	r3, r3
 80010a0:	469c      	mov	ip, r3
 80010a2:	0002      	movs	r2, r0
 80010a4:	4484      	add	ip, r0
 80010a6:	4666      	mov	r6, ip
 80010a8:	231d      	movs	r3, #29
 80010aa:	1b9b      	subs	r3, r3, r6
 80010ac:	0026      	movs	r6, r4
 80010ae:	0011      	movs	r1, r2
 80010b0:	4658      	mov	r0, fp
 80010b2:	40de      	lsrs	r6, r3
 80010b4:	3908      	subs	r1, #8
 80010b6:	4088      	lsls	r0, r1
 80010b8:	0033      	movs	r3, r6
 80010ba:	4303      	orrs	r3, r0
 80010bc:	4699      	mov	r9, r3
 80010be:	0023      	movs	r3, r4
 80010c0:	408b      	lsls	r3, r1
 80010c2:	4698      	mov	r8, r3
 80010c4:	4b16      	ldr	r3, [pc, #88]	@ (8001120 <__aeabi_ddiv+0x398>)
 80010c6:	2400      	movs	r4, #0
 80010c8:	1a9b      	subs	r3, r3, r2
 80010ca:	469a      	mov	sl, r3
 80010cc:	2300      	movs	r3, #0
 80010ce:	9303      	str	r3, [sp, #12]
 80010d0:	e682      	b.n	8000dd8 <__aeabi_ddiv+0x50>
 80010d2:	465a      	mov	r2, fp
 80010d4:	4302      	orrs	r2, r0
 80010d6:	4691      	mov	r9, r2
 80010d8:	d12a      	bne.n	8001130 <__aeabi_ddiv+0x3a8>
 80010da:	2200      	movs	r2, #0
 80010dc:	469a      	mov	sl, r3
 80010de:	2302      	movs	r3, #2
 80010e0:	4690      	mov	r8, r2
 80010e2:	2408      	movs	r4, #8
 80010e4:	9303      	str	r3, [sp, #12]
 80010e6:	e677      	b.n	8000dd8 <__aeabi_ddiv+0x50>
 80010e8:	465a      	mov	r2, fp
 80010ea:	9b00      	ldr	r3, [sp, #0]
 80010ec:	431a      	orrs	r2, r3
 80010ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001124 <__aeabi_ddiv+0x39c>)
 80010f0:	469c      	mov	ip, r3
 80010f2:	44e2      	add	sl, ip
 80010f4:	2a00      	cmp	r2, #0
 80010f6:	d117      	bne.n	8001128 <__aeabi_ddiv+0x3a0>
 80010f8:	2302      	movs	r3, #2
 80010fa:	431c      	orrs	r4, r3
 80010fc:	2300      	movs	r3, #0
 80010fe:	469b      	mov	fp, r3
 8001100:	3302      	adds	r3, #2
 8001102:	e689      	b.n	8000e18 <__aeabi_ddiv+0x90>
 8001104:	000007ff 	.word	0x000007ff
 8001108:	fffffc01 	.word	0xfffffc01
 800110c:	0800846c 	.word	0x0800846c
 8001110:	000003ff 	.word	0x000003ff
 8001114:	feffffff 	.word	0xfeffffff
 8001118:	000007fe 	.word	0x000007fe
 800111c:	000003f3 	.word	0x000003f3
 8001120:	fffffc0d 	.word	0xfffffc0d
 8001124:	fffff801 	.word	0xfffff801
 8001128:	2303      	movs	r3, #3
 800112a:	0032      	movs	r2, r6
 800112c:	431c      	orrs	r4, r3
 800112e:	e673      	b.n	8000e18 <__aeabi_ddiv+0x90>
 8001130:	469a      	mov	sl, r3
 8001132:	2303      	movs	r3, #3
 8001134:	46d9      	mov	r9, fp
 8001136:	240c      	movs	r4, #12
 8001138:	9303      	str	r3, [sp, #12]
 800113a:	e64d      	b.n	8000dd8 <__aeabi_ddiv+0x50>
 800113c:	2300      	movs	r3, #0
 800113e:	4698      	mov	r8, r3
 8001140:	469a      	mov	sl, r3
 8001142:	3301      	adds	r3, #1
 8001144:	2404      	movs	r4, #4
 8001146:	9303      	str	r3, [sp, #12]
 8001148:	e646      	b.n	8000dd8 <__aeabi_ddiv+0x50>
 800114a:	2301      	movs	r3, #1
 800114c:	431c      	orrs	r4, r3
 800114e:	2300      	movs	r3, #0
 8001150:	469b      	mov	fp, r3
 8001152:	3301      	adds	r3, #1
 8001154:	e660      	b.n	8000e18 <__aeabi_ddiv+0x90>
 8001156:	2300      	movs	r3, #0
 8001158:	2480      	movs	r4, #128	@ 0x80
 800115a:	4698      	mov	r8, r3
 800115c:	2600      	movs	r6, #0
 800115e:	4b92      	ldr	r3, [pc, #584]	@ (80013a8 <__aeabi_ddiv+0x620>)
 8001160:	0324      	lsls	r4, r4, #12
 8001162:	e671      	b.n	8000e48 <__aeabi_ddiv+0xc0>
 8001164:	2201      	movs	r2, #1
 8001166:	4252      	negs	r2, r2
 8001168:	2101      	movs	r1, #1
 800116a:	1ac9      	subs	r1, r1, r3
 800116c:	2938      	cmp	r1, #56	@ 0x38
 800116e:	dd00      	ble.n	8001172 <__aeabi_ddiv+0x3ea>
 8001170:	e666      	b.n	8000e40 <__aeabi_ddiv+0xb8>
 8001172:	291f      	cmp	r1, #31
 8001174:	dc00      	bgt.n	8001178 <__aeabi_ddiv+0x3f0>
 8001176:	e0ab      	b.n	80012d0 <__aeabi_ddiv+0x548>
 8001178:	201f      	movs	r0, #31
 800117a:	4240      	negs	r0, r0
 800117c:	1ac3      	subs	r3, r0, r3
 800117e:	4658      	mov	r0, fp
 8001180:	40d8      	lsrs	r0, r3
 8001182:	0003      	movs	r3, r0
 8001184:	2920      	cmp	r1, #32
 8001186:	d004      	beq.n	8001192 <__aeabi_ddiv+0x40a>
 8001188:	4658      	mov	r0, fp
 800118a:	4988      	ldr	r1, [pc, #544]	@ (80013ac <__aeabi_ddiv+0x624>)
 800118c:	4451      	add	r1, sl
 800118e:	4088      	lsls	r0, r1
 8001190:	4302      	orrs	r2, r0
 8001192:	1e51      	subs	r1, r2, #1
 8001194:	418a      	sbcs	r2, r1
 8001196:	431a      	orrs	r2, r3
 8001198:	2307      	movs	r3, #7
 800119a:	0019      	movs	r1, r3
 800119c:	2400      	movs	r4, #0
 800119e:	4011      	ands	r1, r2
 80011a0:	4213      	tst	r3, r2
 80011a2:	d00c      	beq.n	80011be <__aeabi_ddiv+0x436>
 80011a4:	230f      	movs	r3, #15
 80011a6:	4013      	ands	r3, r2
 80011a8:	2b04      	cmp	r3, #4
 80011aa:	d100      	bne.n	80011ae <__aeabi_ddiv+0x426>
 80011ac:	e0f9      	b.n	80013a2 <__aeabi_ddiv+0x61a>
 80011ae:	1d11      	adds	r1, r2, #4
 80011b0:	4291      	cmp	r1, r2
 80011b2:	419b      	sbcs	r3, r3
 80011b4:	000a      	movs	r2, r1
 80011b6:	425b      	negs	r3, r3
 80011b8:	0759      	lsls	r1, r3, #29
 80011ba:	025b      	lsls	r3, r3, #9
 80011bc:	0b1c      	lsrs	r4, r3, #12
 80011be:	08d2      	lsrs	r2, r2, #3
 80011c0:	430a      	orrs	r2, r1
 80011c2:	4690      	mov	r8, r2
 80011c4:	2300      	movs	r3, #0
 80011c6:	e63f      	b.n	8000e48 <__aeabi_ddiv+0xc0>
 80011c8:	2480      	movs	r4, #128	@ 0x80
 80011ca:	464b      	mov	r3, r9
 80011cc:	0324      	lsls	r4, r4, #12
 80011ce:	4223      	tst	r3, r4
 80011d0:	d009      	beq.n	80011e6 <__aeabi_ddiv+0x45e>
 80011d2:	465b      	mov	r3, fp
 80011d4:	4223      	tst	r3, r4
 80011d6:	d106      	bne.n	80011e6 <__aeabi_ddiv+0x45e>
 80011d8:	431c      	orrs	r4, r3
 80011da:	0324      	lsls	r4, r4, #12
 80011dc:	002e      	movs	r6, r5
 80011de:	4690      	mov	r8, r2
 80011e0:	4b71      	ldr	r3, [pc, #452]	@ (80013a8 <__aeabi_ddiv+0x620>)
 80011e2:	0b24      	lsrs	r4, r4, #12
 80011e4:	e630      	b.n	8000e48 <__aeabi_ddiv+0xc0>
 80011e6:	2480      	movs	r4, #128	@ 0x80
 80011e8:	464b      	mov	r3, r9
 80011ea:	0324      	lsls	r4, r4, #12
 80011ec:	431c      	orrs	r4, r3
 80011ee:	0324      	lsls	r4, r4, #12
 80011f0:	9e02      	ldr	r6, [sp, #8]
 80011f2:	4b6d      	ldr	r3, [pc, #436]	@ (80013a8 <__aeabi_ddiv+0x620>)
 80011f4:	0b24      	lsrs	r4, r4, #12
 80011f6:	e627      	b.n	8000e48 <__aeabi_ddiv+0xc0>
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d100      	bne.n	80011fe <__aeabi_ddiv+0x476>
 80011fc:	e700      	b.n	8001000 <__aeabi_ddiv+0x278>
 80011fe:	9800      	ldr	r0, [sp, #0]
 8001200:	1e51      	subs	r1, r2, #1
 8001202:	4684      	mov	ip, r0
 8001204:	4464      	add	r4, ip
 8001206:	4284      	cmp	r4, r0
 8001208:	d200      	bcs.n	800120c <__aeabi_ddiv+0x484>
 800120a:	e084      	b.n	8001316 <__aeabi_ddiv+0x58e>
 800120c:	42bc      	cmp	r4, r7
 800120e:	d200      	bcs.n	8001212 <__aeabi_ddiv+0x48a>
 8001210:	e0ae      	b.n	8001370 <__aeabi_ddiv+0x5e8>
 8001212:	d100      	bne.n	8001216 <__aeabi_ddiv+0x48e>
 8001214:	e0c1      	b.n	800139a <__aeabi_ddiv+0x612>
 8001216:	000a      	movs	r2, r1
 8001218:	e6f0      	b.n	8000ffc <__aeabi_ddiv+0x274>
 800121a:	4542      	cmp	r2, r8
 800121c:	d900      	bls.n	8001220 <__aeabi_ddiv+0x498>
 800121e:	e62c      	b.n	8000e7a <__aeabi_ddiv+0xf2>
 8001220:	464b      	mov	r3, r9
 8001222:	07dc      	lsls	r4, r3, #31
 8001224:	0858      	lsrs	r0, r3, #1
 8001226:	4643      	mov	r3, r8
 8001228:	085b      	lsrs	r3, r3, #1
 800122a:	431c      	orrs	r4, r3
 800122c:	4643      	mov	r3, r8
 800122e:	07df      	lsls	r7, r3, #31
 8001230:	e62a      	b.n	8000e88 <__aeabi_ddiv+0x100>
 8001232:	f7ff f91d 	bl	8000470 <__clzsi2>
 8001236:	2315      	movs	r3, #21
 8001238:	469c      	mov	ip, r3
 800123a:	4484      	add	ip, r0
 800123c:	0002      	movs	r2, r0
 800123e:	4663      	mov	r3, ip
 8001240:	3220      	adds	r2, #32
 8001242:	2b1c      	cmp	r3, #28
 8001244:	dc00      	bgt.n	8001248 <__aeabi_ddiv+0x4c0>
 8001246:	e72e      	b.n	80010a6 <__aeabi_ddiv+0x31e>
 8001248:	0023      	movs	r3, r4
 800124a:	3808      	subs	r0, #8
 800124c:	4083      	lsls	r3, r0
 800124e:	4699      	mov	r9, r3
 8001250:	2300      	movs	r3, #0
 8001252:	4698      	mov	r8, r3
 8001254:	e736      	b.n	80010c4 <__aeabi_ddiv+0x33c>
 8001256:	f7ff f90b 	bl	8000470 <__clzsi2>
 800125a:	0002      	movs	r2, r0
 800125c:	0003      	movs	r3, r0
 800125e:	3215      	adds	r2, #21
 8001260:	3320      	adds	r3, #32
 8001262:	2a1c      	cmp	r2, #28
 8001264:	dc00      	bgt.n	8001268 <__aeabi_ddiv+0x4e0>
 8001266:	e6fb      	b.n	8001060 <__aeabi_ddiv+0x2d8>
 8001268:	9900      	ldr	r1, [sp, #0]
 800126a:	3808      	subs	r0, #8
 800126c:	4081      	lsls	r1, r0
 800126e:	2200      	movs	r2, #0
 8001270:	468b      	mov	fp, r1
 8001272:	e702      	b.n	800107a <__aeabi_ddiv+0x2f2>
 8001274:	9900      	ldr	r1, [sp, #0]
 8001276:	3b01      	subs	r3, #1
 8001278:	468c      	mov	ip, r1
 800127a:	4464      	add	r4, ip
 800127c:	42a1      	cmp	r1, r4
 800127e:	d900      	bls.n	8001282 <__aeabi_ddiv+0x4fa>
 8001280:	e69a      	b.n	8000fb8 <__aeabi_ddiv+0x230>
 8001282:	42a2      	cmp	r2, r4
 8001284:	d800      	bhi.n	8001288 <__aeabi_ddiv+0x500>
 8001286:	e697      	b.n	8000fb8 <__aeabi_ddiv+0x230>
 8001288:	1e83      	subs	r3, r0, #2
 800128a:	4464      	add	r4, ip
 800128c:	e694      	b.n	8000fb8 <__aeabi_ddiv+0x230>
 800128e:	46ac      	mov	ip, r5
 8001290:	4461      	add	r1, ip
 8001292:	3f01      	subs	r7, #1
 8001294:	428d      	cmp	r5, r1
 8001296:	d900      	bls.n	800129a <__aeabi_ddiv+0x512>
 8001298:	e680      	b.n	8000f9c <__aeabi_ddiv+0x214>
 800129a:	428a      	cmp	r2, r1
 800129c:	d800      	bhi.n	80012a0 <__aeabi_ddiv+0x518>
 800129e:	e67d      	b.n	8000f9c <__aeabi_ddiv+0x214>
 80012a0:	1e87      	subs	r7, r0, #2
 80012a2:	4461      	add	r1, ip
 80012a4:	e67a      	b.n	8000f9c <__aeabi_ddiv+0x214>
 80012a6:	4285      	cmp	r5, r0
 80012a8:	d000      	beq.n	80012ac <__aeabi_ddiv+0x524>
 80012aa:	e65f      	b.n	8000f6c <__aeabi_ddiv+0x1e4>
 80012ac:	45b9      	cmp	r9, r7
 80012ae:	d900      	bls.n	80012b2 <__aeabi_ddiv+0x52a>
 80012b0:	e65c      	b.n	8000f6c <__aeabi_ddiv+0x1e4>
 80012b2:	e656      	b.n	8000f62 <__aeabi_ddiv+0x1da>
 80012b4:	42a2      	cmp	r2, r4
 80012b6:	d800      	bhi.n	80012ba <__aeabi_ddiv+0x532>
 80012b8:	e61a      	b.n	8000ef0 <__aeabi_ddiv+0x168>
 80012ba:	1e83      	subs	r3, r0, #2
 80012bc:	4464      	add	r4, ip
 80012be:	e617      	b.n	8000ef0 <__aeabi_ddiv+0x168>
 80012c0:	428a      	cmp	r2, r1
 80012c2:	d800      	bhi.n	80012c6 <__aeabi_ddiv+0x53e>
 80012c4:	e600      	b.n	8000ec8 <__aeabi_ddiv+0x140>
 80012c6:	46ac      	mov	ip, r5
 80012c8:	1e83      	subs	r3, r0, #2
 80012ca:	4698      	mov	r8, r3
 80012cc:	4461      	add	r1, ip
 80012ce:	e5fb      	b.n	8000ec8 <__aeabi_ddiv+0x140>
 80012d0:	4837      	ldr	r0, [pc, #220]	@ (80013b0 <__aeabi_ddiv+0x628>)
 80012d2:	0014      	movs	r4, r2
 80012d4:	4450      	add	r0, sl
 80012d6:	4082      	lsls	r2, r0
 80012d8:	465b      	mov	r3, fp
 80012da:	0017      	movs	r7, r2
 80012dc:	4083      	lsls	r3, r0
 80012de:	40cc      	lsrs	r4, r1
 80012e0:	1e7a      	subs	r2, r7, #1
 80012e2:	4197      	sbcs	r7, r2
 80012e4:	4323      	orrs	r3, r4
 80012e6:	433b      	orrs	r3, r7
 80012e8:	001a      	movs	r2, r3
 80012ea:	465b      	mov	r3, fp
 80012ec:	40cb      	lsrs	r3, r1
 80012ee:	0751      	lsls	r1, r2, #29
 80012f0:	d009      	beq.n	8001306 <__aeabi_ddiv+0x57e>
 80012f2:	210f      	movs	r1, #15
 80012f4:	4011      	ands	r1, r2
 80012f6:	2904      	cmp	r1, #4
 80012f8:	d005      	beq.n	8001306 <__aeabi_ddiv+0x57e>
 80012fa:	1d11      	adds	r1, r2, #4
 80012fc:	4291      	cmp	r1, r2
 80012fe:	4192      	sbcs	r2, r2
 8001300:	4252      	negs	r2, r2
 8001302:	189b      	adds	r3, r3, r2
 8001304:	000a      	movs	r2, r1
 8001306:	0219      	lsls	r1, r3, #8
 8001308:	d400      	bmi.n	800130c <__aeabi_ddiv+0x584>
 800130a:	e755      	b.n	80011b8 <__aeabi_ddiv+0x430>
 800130c:	2200      	movs	r2, #0
 800130e:	2301      	movs	r3, #1
 8001310:	2400      	movs	r4, #0
 8001312:	4690      	mov	r8, r2
 8001314:	e598      	b.n	8000e48 <__aeabi_ddiv+0xc0>
 8001316:	000a      	movs	r2, r1
 8001318:	42bc      	cmp	r4, r7
 800131a:	d000      	beq.n	800131e <__aeabi_ddiv+0x596>
 800131c:	e66e      	b.n	8000ffc <__aeabi_ddiv+0x274>
 800131e:	454b      	cmp	r3, r9
 8001320:	d000      	beq.n	8001324 <__aeabi_ddiv+0x59c>
 8001322:	e66b      	b.n	8000ffc <__aeabi_ddiv+0x274>
 8001324:	e66c      	b.n	8001000 <__aeabi_ddiv+0x278>
 8001326:	4b23      	ldr	r3, [pc, #140]	@ (80013b4 <__aeabi_ddiv+0x62c>)
 8001328:	4a23      	ldr	r2, [pc, #140]	@ (80013b8 <__aeabi_ddiv+0x630>)
 800132a:	4453      	add	r3, sl
 800132c:	4592      	cmp	sl, r2
 800132e:	da00      	bge.n	8001332 <__aeabi_ddiv+0x5aa>
 8001330:	e718      	b.n	8001164 <__aeabi_ddiv+0x3dc>
 8001332:	2101      	movs	r1, #1
 8001334:	4249      	negs	r1, r1
 8001336:	1d0a      	adds	r2, r1, #4
 8001338:	428a      	cmp	r2, r1
 800133a:	4189      	sbcs	r1, r1
 800133c:	4249      	negs	r1, r1
 800133e:	448b      	add	fp, r1
 8001340:	e666      	b.n	8001010 <__aeabi_ddiv+0x288>
 8001342:	210f      	movs	r1, #15
 8001344:	4011      	ands	r1, r2
 8001346:	2904      	cmp	r1, #4
 8001348:	d100      	bne.n	800134c <__aeabi_ddiv+0x5c4>
 800134a:	e661      	b.n	8001010 <__aeabi_ddiv+0x288>
 800134c:	0011      	movs	r1, r2
 800134e:	e7f2      	b.n	8001336 <__aeabi_ddiv+0x5ae>
 8001350:	42bc      	cmp	r4, r7
 8001352:	d800      	bhi.n	8001356 <__aeabi_ddiv+0x5ce>
 8001354:	e60a      	b.n	8000f6c <__aeabi_ddiv+0x1e4>
 8001356:	2302      	movs	r3, #2
 8001358:	425b      	negs	r3, r3
 800135a:	469c      	mov	ip, r3
 800135c:	9900      	ldr	r1, [sp, #0]
 800135e:	444f      	add	r7, r9
 8001360:	454f      	cmp	r7, r9
 8001362:	419b      	sbcs	r3, r3
 8001364:	44e3      	add	fp, ip
 8001366:	468c      	mov	ip, r1
 8001368:	425b      	negs	r3, r3
 800136a:	4463      	add	r3, ip
 800136c:	18c0      	adds	r0, r0, r3
 800136e:	e5ff      	b.n	8000f70 <__aeabi_ddiv+0x1e8>
 8001370:	4649      	mov	r1, r9
 8001372:	9d00      	ldr	r5, [sp, #0]
 8001374:	0048      	lsls	r0, r1, #1
 8001376:	4548      	cmp	r0, r9
 8001378:	4189      	sbcs	r1, r1
 800137a:	46ac      	mov	ip, r5
 800137c:	4249      	negs	r1, r1
 800137e:	4461      	add	r1, ip
 8001380:	4681      	mov	r9, r0
 8001382:	3a02      	subs	r2, #2
 8001384:	1864      	adds	r4, r4, r1
 8001386:	e7c7      	b.n	8001318 <__aeabi_ddiv+0x590>
 8001388:	2480      	movs	r4, #128	@ 0x80
 800138a:	465b      	mov	r3, fp
 800138c:	0324      	lsls	r4, r4, #12
 800138e:	431c      	orrs	r4, r3
 8001390:	0324      	lsls	r4, r4, #12
 8001392:	4690      	mov	r8, r2
 8001394:	4b04      	ldr	r3, [pc, #16]	@ (80013a8 <__aeabi_ddiv+0x620>)
 8001396:	0b24      	lsrs	r4, r4, #12
 8001398:	e556      	b.n	8000e48 <__aeabi_ddiv+0xc0>
 800139a:	4599      	cmp	r9, r3
 800139c:	d3e8      	bcc.n	8001370 <__aeabi_ddiv+0x5e8>
 800139e:	000a      	movs	r2, r1
 80013a0:	e7bd      	b.n	800131e <__aeabi_ddiv+0x596>
 80013a2:	2300      	movs	r3, #0
 80013a4:	e708      	b.n	80011b8 <__aeabi_ddiv+0x430>
 80013a6:	46c0      	nop			@ (mov r8, r8)
 80013a8:	000007ff 	.word	0x000007ff
 80013ac:	0000043e 	.word	0x0000043e
 80013b0:	0000041e 	.word	0x0000041e
 80013b4:	000003ff 	.word	0x000003ff
 80013b8:	fffffc02 	.word	0xfffffc02

080013bc <__eqdf2>:
 80013bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013be:	4657      	mov	r7, sl
 80013c0:	46de      	mov	lr, fp
 80013c2:	464e      	mov	r6, r9
 80013c4:	4645      	mov	r5, r8
 80013c6:	b5e0      	push	{r5, r6, r7, lr}
 80013c8:	000d      	movs	r5, r1
 80013ca:	0004      	movs	r4, r0
 80013cc:	0fe8      	lsrs	r0, r5, #31
 80013ce:	4683      	mov	fp, r0
 80013d0:	0309      	lsls	r1, r1, #12
 80013d2:	0fd8      	lsrs	r0, r3, #31
 80013d4:	0b09      	lsrs	r1, r1, #12
 80013d6:	4682      	mov	sl, r0
 80013d8:	4819      	ldr	r0, [pc, #100]	@ (8001440 <__eqdf2+0x84>)
 80013da:	468c      	mov	ip, r1
 80013dc:	031f      	lsls	r7, r3, #12
 80013de:	0069      	lsls	r1, r5, #1
 80013e0:	005e      	lsls	r6, r3, #1
 80013e2:	0d49      	lsrs	r1, r1, #21
 80013e4:	0b3f      	lsrs	r7, r7, #12
 80013e6:	0d76      	lsrs	r6, r6, #21
 80013e8:	4281      	cmp	r1, r0
 80013ea:	d018      	beq.n	800141e <__eqdf2+0x62>
 80013ec:	4286      	cmp	r6, r0
 80013ee:	d00f      	beq.n	8001410 <__eqdf2+0x54>
 80013f0:	2001      	movs	r0, #1
 80013f2:	42b1      	cmp	r1, r6
 80013f4:	d10d      	bne.n	8001412 <__eqdf2+0x56>
 80013f6:	45bc      	cmp	ip, r7
 80013f8:	d10b      	bne.n	8001412 <__eqdf2+0x56>
 80013fa:	4294      	cmp	r4, r2
 80013fc:	d109      	bne.n	8001412 <__eqdf2+0x56>
 80013fe:	45d3      	cmp	fp, sl
 8001400:	d01c      	beq.n	800143c <__eqdf2+0x80>
 8001402:	2900      	cmp	r1, #0
 8001404:	d105      	bne.n	8001412 <__eqdf2+0x56>
 8001406:	4660      	mov	r0, ip
 8001408:	4320      	orrs	r0, r4
 800140a:	1e43      	subs	r3, r0, #1
 800140c:	4198      	sbcs	r0, r3
 800140e:	e000      	b.n	8001412 <__eqdf2+0x56>
 8001410:	2001      	movs	r0, #1
 8001412:	bcf0      	pop	{r4, r5, r6, r7}
 8001414:	46bb      	mov	fp, r7
 8001416:	46b2      	mov	sl, r6
 8001418:	46a9      	mov	r9, r5
 800141a:	46a0      	mov	r8, r4
 800141c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800141e:	2001      	movs	r0, #1
 8001420:	428e      	cmp	r6, r1
 8001422:	d1f6      	bne.n	8001412 <__eqdf2+0x56>
 8001424:	4661      	mov	r1, ip
 8001426:	4339      	orrs	r1, r7
 8001428:	000f      	movs	r7, r1
 800142a:	4317      	orrs	r7, r2
 800142c:	4327      	orrs	r7, r4
 800142e:	d1f0      	bne.n	8001412 <__eqdf2+0x56>
 8001430:	465b      	mov	r3, fp
 8001432:	4652      	mov	r2, sl
 8001434:	1a98      	subs	r0, r3, r2
 8001436:	1e43      	subs	r3, r0, #1
 8001438:	4198      	sbcs	r0, r3
 800143a:	e7ea      	b.n	8001412 <__eqdf2+0x56>
 800143c:	2000      	movs	r0, #0
 800143e:	e7e8      	b.n	8001412 <__eqdf2+0x56>
 8001440:	000007ff 	.word	0x000007ff

08001444 <__gedf2>:
 8001444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001446:	4657      	mov	r7, sl
 8001448:	464e      	mov	r6, r9
 800144a:	4645      	mov	r5, r8
 800144c:	46de      	mov	lr, fp
 800144e:	b5e0      	push	{r5, r6, r7, lr}
 8001450:	000d      	movs	r5, r1
 8001452:	030f      	lsls	r7, r1, #12
 8001454:	0b39      	lsrs	r1, r7, #12
 8001456:	b083      	sub	sp, #12
 8001458:	0004      	movs	r4, r0
 800145a:	4680      	mov	r8, r0
 800145c:	9101      	str	r1, [sp, #4]
 800145e:	0058      	lsls	r0, r3, #1
 8001460:	0fe9      	lsrs	r1, r5, #31
 8001462:	4f31      	ldr	r7, [pc, #196]	@ (8001528 <__gedf2+0xe4>)
 8001464:	0d40      	lsrs	r0, r0, #21
 8001466:	468c      	mov	ip, r1
 8001468:	006e      	lsls	r6, r5, #1
 800146a:	0319      	lsls	r1, r3, #12
 800146c:	4682      	mov	sl, r0
 800146e:	4691      	mov	r9, r2
 8001470:	0d76      	lsrs	r6, r6, #21
 8001472:	0b09      	lsrs	r1, r1, #12
 8001474:	0fd8      	lsrs	r0, r3, #31
 8001476:	42be      	cmp	r6, r7
 8001478:	d01f      	beq.n	80014ba <__gedf2+0x76>
 800147a:	45ba      	cmp	sl, r7
 800147c:	d00f      	beq.n	800149e <__gedf2+0x5a>
 800147e:	2e00      	cmp	r6, #0
 8001480:	d12f      	bne.n	80014e2 <__gedf2+0x9e>
 8001482:	4655      	mov	r5, sl
 8001484:	9e01      	ldr	r6, [sp, #4]
 8001486:	4334      	orrs	r4, r6
 8001488:	2d00      	cmp	r5, #0
 800148a:	d127      	bne.n	80014dc <__gedf2+0x98>
 800148c:	430a      	orrs	r2, r1
 800148e:	d03a      	beq.n	8001506 <__gedf2+0xc2>
 8001490:	2c00      	cmp	r4, #0
 8001492:	d145      	bne.n	8001520 <__gedf2+0xdc>
 8001494:	2800      	cmp	r0, #0
 8001496:	d11a      	bne.n	80014ce <__gedf2+0x8a>
 8001498:	2001      	movs	r0, #1
 800149a:	4240      	negs	r0, r0
 800149c:	e017      	b.n	80014ce <__gedf2+0x8a>
 800149e:	4311      	orrs	r1, r2
 80014a0:	d13b      	bne.n	800151a <__gedf2+0xd6>
 80014a2:	2e00      	cmp	r6, #0
 80014a4:	d102      	bne.n	80014ac <__gedf2+0x68>
 80014a6:	9f01      	ldr	r7, [sp, #4]
 80014a8:	4327      	orrs	r7, r4
 80014aa:	d0f3      	beq.n	8001494 <__gedf2+0x50>
 80014ac:	4584      	cmp	ip, r0
 80014ae:	d109      	bne.n	80014c4 <__gedf2+0x80>
 80014b0:	4663      	mov	r3, ip
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d0f0      	beq.n	8001498 <__gedf2+0x54>
 80014b6:	4660      	mov	r0, ip
 80014b8:	e009      	b.n	80014ce <__gedf2+0x8a>
 80014ba:	9f01      	ldr	r7, [sp, #4]
 80014bc:	4327      	orrs	r7, r4
 80014be:	d12c      	bne.n	800151a <__gedf2+0xd6>
 80014c0:	45b2      	cmp	sl, r6
 80014c2:	d024      	beq.n	800150e <__gedf2+0xca>
 80014c4:	4663      	mov	r3, ip
 80014c6:	2002      	movs	r0, #2
 80014c8:	3b01      	subs	r3, #1
 80014ca:	4018      	ands	r0, r3
 80014cc:	3801      	subs	r0, #1
 80014ce:	b003      	add	sp, #12
 80014d0:	bcf0      	pop	{r4, r5, r6, r7}
 80014d2:	46bb      	mov	fp, r7
 80014d4:	46b2      	mov	sl, r6
 80014d6:	46a9      	mov	r9, r5
 80014d8:	46a0      	mov	r8, r4
 80014da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014dc:	2c00      	cmp	r4, #0
 80014de:	d0d9      	beq.n	8001494 <__gedf2+0x50>
 80014e0:	e7e4      	b.n	80014ac <__gedf2+0x68>
 80014e2:	4654      	mov	r4, sl
 80014e4:	2c00      	cmp	r4, #0
 80014e6:	d0ed      	beq.n	80014c4 <__gedf2+0x80>
 80014e8:	4584      	cmp	ip, r0
 80014ea:	d1eb      	bne.n	80014c4 <__gedf2+0x80>
 80014ec:	4556      	cmp	r6, sl
 80014ee:	dce9      	bgt.n	80014c4 <__gedf2+0x80>
 80014f0:	dbde      	blt.n	80014b0 <__gedf2+0x6c>
 80014f2:	9b01      	ldr	r3, [sp, #4]
 80014f4:	428b      	cmp	r3, r1
 80014f6:	d8e5      	bhi.n	80014c4 <__gedf2+0x80>
 80014f8:	d1da      	bne.n	80014b0 <__gedf2+0x6c>
 80014fa:	45c8      	cmp	r8, r9
 80014fc:	d8e2      	bhi.n	80014c4 <__gedf2+0x80>
 80014fe:	2000      	movs	r0, #0
 8001500:	45c8      	cmp	r8, r9
 8001502:	d2e4      	bcs.n	80014ce <__gedf2+0x8a>
 8001504:	e7d4      	b.n	80014b0 <__gedf2+0x6c>
 8001506:	2000      	movs	r0, #0
 8001508:	2c00      	cmp	r4, #0
 800150a:	d0e0      	beq.n	80014ce <__gedf2+0x8a>
 800150c:	e7da      	b.n	80014c4 <__gedf2+0x80>
 800150e:	4311      	orrs	r1, r2
 8001510:	d103      	bne.n	800151a <__gedf2+0xd6>
 8001512:	4584      	cmp	ip, r0
 8001514:	d1d6      	bne.n	80014c4 <__gedf2+0x80>
 8001516:	2000      	movs	r0, #0
 8001518:	e7d9      	b.n	80014ce <__gedf2+0x8a>
 800151a:	2002      	movs	r0, #2
 800151c:	4240      	negs	r0, r0
 800151e:	e7d6      	b.n	80014ce <__gedf2+0x8a>
 8001520:	4584      	cmp	ip, r0
 8001522:	d0e6      	beq.n	80014f2 <__gedf2+0xae>
 8001524:	e7ce      	b.n	80014c4 <__gedf2+0x80>
 8001526:	46c0      	nop			@ (mov r8, r8)
 8001528:	000007ff 	.word	0x000007ff

0800152c <__ledf2>:
 800152c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800152e:	4657      	mov	r7, sl
 8001530:	464e      	mov	r6, r9
 8001532:	4645      	mov	r5, r8
 8001534:	46de      	mov	lr, fp
 8001536:	b5e0      	push	{r5, r6, r7, lr}
 8001538:	000d      	movs	r5, r1
 800153a:	030f      	lsls	r7, r1, #12
 800153c:	0004      	movs	r4, r0
 800153e:	4680      	mov	r8, r0
 8001540:	0fe8      	lsrs	r0, r5, #31
 8001542:	0b39      	lsrs	r1, r7, #12
 8001544:	4684      	mov	ip, r0
 8001546:	b083      	sub	sp, #12
 8001548:	0058      	lsls	r0, r3, #1
 800154a:	4f30      	ldr	r7, [pc, #192]	@ (800160c <__ledf2+0xe0>)
 800154c:	0d40      	lsrs	r0, r0, #21
 800154e:	9101      	str	r1, [sp, #4]
 8001550:	031e      	lsls	r6, r3, #12
 8001552:	0069      	lsls	r1, r5, #1
 8001554:	4682      	mov	sl, r0
 8001556:	4691      	mov	r9, r2
 8001558:	0d49      	lsrs	r1, r1, #21
 800155a:	0b36      	lsrs	r6, r6, #12
 800155c:	0fd8      	lsrs	r0, r3, #31
 800155e:	42b9      	cmp	r1, r7
 8001560:	d020      	beq.n	80015a4 <__ledf2+0x78>
 8001562:	45ba      	cmp	sl, r7
 8001564:	d00f      	beq.n	8001586 <__ledf2+0x5a>
 8001566:	2900      	cmp	r1, #0
 8001568:	d12b      	bne.n	80015c2 <__ledf2+0x96>
 800156a:	9901      	ldr	r1, [sp, #4]
 800156c:	430c      	orrs	r4, r1
 800156e:	4651      	mov	r1, sl
 8001570:	2900      	cmp	r1, #0
 8001572:	d137      	bne.n	80015e4 <__ledf2+0xb8>
 8001574:	4332      	orrs	r2, r6
 8001576:	d038      	beq.n	80015ea <__ledf2+0xbe>
 8001578:	2c00      	cmp	r4, #0
 800157a:	d144      	bne.n	8001606 <__ledf2+0xda>
 800157c:	2800      	cmp	r0, #0
 800157e:	d119      	bne.n	80015b4 <__ledf2+0x88>
 8001580:	2001      	movs	r0, #1
 8001582:	4240      	negs	r0, r0
 8001584:	e016      	b.n	80015b4 <__ledf2+0x88>
 8001586:	4316      	orrs	r6, r2
 8001588:	d113      	bne.n	80015b2 <__ledf2+0x86>
 800158a:	2900      	cmp	r1, #0
 800158c:	d102      	bne.n	8001594 <__ledf2+0x68>
 800158e:	9f01      	ldr	r7, [sp, #4]
 8001590:	4327      	orrs	r7, r4
 8001592:	d0f3      	beq.n	800157c <__ledf2+0x50>
 8001594:	4584      	cmp	ip, r0
 8001596:	d020      	beq.n	80015da <__ledf2+0xae>
 8001598:	4663      	mov	r3, ip
 800159a:	2002      	movs	r0, #2
 800159c:	3b01      	subs	r3, #1
 800159e:	4018      	ands	r0, r3
 80015a0:	3801      	subs	r0, #1
 80015a2:	e007      	b.n	80015b4 <__ledf2+0x88>
 80015a4:	9f01      	ldr	r7, [sp, #4]
 80015a6:	4327      	orrs	r7, r4
 80015a8:	d103      	bne.n	80015b2 <__ledf2+0x86>
 80015aa:	458a      	cmp	sl, r1
 80015ac:	d1f4      	bne.n	8001598 <__ledf2+0x6c>
 80015ae:	4316      	orrs	r6, r2
 80015b0:	d01f      	beq.n	80015f2 <__ledf2+0xc6>
 80015b2:	2002      	movs	r0, #2
 80015b4:	b003      	add	sp, #12
 80015b6:	bcf0      	pop	{r4, r5, r6, r7}
 80015b8:	46bb      	mov	fp, r7
 80015ba:	46b2      	mov	sl, r6
 80015bc:	46a9      	mov	r9, r5
 80015be:	46a0      	mov	r8, r4
 80015c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015c2:	4654      	mov	r4, sl
 80015c4:	2c00      	cmp	r4, #0
 80015c6:	d0e7      	beq.n	8001598 <__ledf2+0x6c>
 80015c8:	4584      	cmp	ip, r0
 80015ca:	d1e5      	bne.n	8001598 <__ledf2+0x6c>
 80015cc:	4551      	cmp	r1, sl
 80015ce:	dce3      	bgt.n	8001598 <__ledf2+0x6c>
 80015d0:	db03      	blt.n	80015da <__ledf2+0xae>
 80015d2:	9b01      	ldr	r3, [sp, #4]
 80015d4:	42b3      	cmp	r3, r6
 80015d6:	d8df      	bhi.n	8001598 <__ledf2+0x6c>
 80015d8:	d00f      	beq.n	80015fa <__ledf2+0xce>
 80015da:	4663      	mov	r3, ip
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d0cf      	beq.n	8001580 <__ledf2+0x54>
 80015e0:	4660      	mov	r0, ip
 80015e2:	e7e7      	b.n	80015b4 <__ledf2+0x88>
 80015e4:	2c00      	cmp	r4, #0
 80015e6:	d0c9      	beq.n	800157c <__ledf2+0x50>
 80015e8:	e7d4      	b.n	8001594 <__ledf2+0x68>
 80015ea:	2000      	movs	r0, #0
 80015ec:	2c00      	cmp	r4, #0
 80015ee:	d0e1      	beq.n	80015b4 <__ledf2+0x88>
 80015f0:	e7d2      	b.n	8001598 <__ledf2+0x6c>
 80015f2:	4584      	cmp	ip, r0
 80015f4:	d1d0      	bne.n	8001598 <__ledf2+0x6c>
 80015f6:	2000      	movs	r0, #0
 80015f8:	e7dc      	b.n	80015b4 <__ledf2+0x88>
 80015fa:	45c8      	cmp	r8, r9
 80015fc:	d8cc      	bhi.n	8001598 <__ledf2+0x6c>
 80015fe:	2000      	movs	r0, #0
 8001600:	45c8      	cmp	r8, r9
 8001602:	d2d7      	bcs.n	80015b4 <__ledf2+0x88>
 8001604:	e7e9      	b.n	80015da <__ledf2+0xae>
 8001606:	4584      	cmp	ip, r0
 8001608:	d0e3      	beq.n	80015d2 <__ledf2+0xa6>
 800160a:	e7c5      	b.n	8001598 <__ledf2+0x6c>
 800160c:	000007ff 	.word	0x000007ff

08001610 <__aeabi_dmul>:
 8001610:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001612:	4657      	mov	r7, sl
 8001614:	46de      	mov	lr, fp
 8001616:	464e      	mov	r6, r9
 8001618:	4645      	mov	r5, r8
 800161a:	b5e0      	push	{r5, r6, r7, lr}
 800161c:	001f      	movs	r7, r3
 800161e:	030b      	lsls	r3, r1, #12
 8001620:	0b1b      	lsrs	r3, r3, #12
 8001622:	0016      	movs	r6, r2
 8001624:	469a      	mov	sl, r3
 8001626:	0fca      	lsrs	r2, r1, #31
 8001628:	004b      	lsls	r3, r1, #1
 800162a:	0004      	movs	r4, r0
 800162c:	4693      	mov	fp, r2
 800162e:	b087      	sub	sp, #28
 8001630:	0d5b      	lsrs	r3, r3, #21
 8001632:	d100      	bne.n	8001636 <__aeabi_dmul+0x26>
 8001634:	e0d5      	b.n	80017e2 <__aeabi_dmul+0x1d2>
 8001636:	4abb      	ldr	r2, [pc, #748]	@ (8001924 <__aeabi_dmul+0x314>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d100      	bne.n	800163e <__aeabi_dmul+0x2e>
 800163c:	e0f8      	b.n	8001830 <__aeabi_dmul+0x220>
 800163e:	4651      	mov	r1, sl
 8001640:	0f42      	lsrs	r2, r0, #29
 8001642:	00c9      	lsls	r1, r1, #3
 8001644:	430a      	orrs	r2, r1
 8001646:	2180      	movs	r1, #128	@ 0x80
 8001648:	0409      	lsls	r1, r1, #16
 800164a:	4311      	orrs	r1, r2
 800164c:	00c2      	lsls	r2, r0, #3
 800164e:	4691      	mov	r9, r2
 8001650:	4ab5      	ldr	r2, [pc, #724]	@ (8001928 <__aeabi_dmul+0x318>)
 8001652:	468a      	mov	sl, r1
 8001654:	189d      	adds	r5, r3, r2
 8001656:	2300      	movs	r3, #0
 8001658:	4698      	mov	r8, r3
 800165a:	9302      	str	r3, [sp, #8]
 800165c:	033c      	lsls	r4, r7, #12
 800165e:	007b      	lsls	r3, r7, #1
 8001660:	0ffa      	lsrs	r2, r7, #31
 8001662:	0030      	movs	r0, r6
 8001664:	0b24      	lsrs	r4, r4, #12
 8001666:	0d5b      	lsrs	r3, r3, #21
 8001668:	9200      	str	r2, [sp, #0]
 800166a:	d100      	bne.n	800166e <__aeabi_dmul+0x5e>
 800166c:	e096      	b.n	800179c <__aeabi_dmul+0x18c>
 800166e:	4aad      	ldr	r2, [pc, #692]	@ (8001924 <__aeabi_dmul+0x314>)
 8001670:	4293      	cmp	r3, r2
 8001672:	d031      	beq.n	80016d8 <__aeabi_dmul+0xc8>
 8001674:	0f72      	lsrs	r2, r6, #29
 8001676:	00e4      	lsls	r4, r4, #3
 8001678:	4322      	orrs	r2, r4
 800167a:	2480      	movs	r4, #128	@ 0x80
 800167c:	0424      	lsls	r4, r4, #16
 800167e:	4314      	orrs	r4, r2
 8001680:	4aa9      	ldr	r2, [pc, #676]	@ (8001928 <__aeabi_dmul+0x318>)
 8001682:	00f0      	lsls	r0, r6, #3
 8001684:	4694      	mov	ip, r2
 8001686:	4463      	add	r3, ip
 8001688:	195b      	adds	r3, r3, r5
 800168a:	1c5a      	adds	r2, r3, #1
 800168c:	9201      	str	r2, [sp, #4]
 800168e:	4642      	mov	r2, r8
 8001690:	2600      	movs	r6, #0
 8001692:	2a0a      	cmp	r2, #10
 8001694:	dc42      	bgt.n	800171c <__aeabi_dmul+0x10c>
 8001696:	465a      	mov	r2, fp
 8001698:	9900      	ldr	r1, [sp, #0]
 800169a:	404a      	eors	r2, r1
 800169c:	4693      	mov	fp, r2
 800169e:	4642      	mov	r2, r8
 80016a0:	2a02      	cmp	r2, #2
 80016a2:	dc32      	bgt.n	800170a <__aeabi_dmul+0xfa>
 80016a4:	3a01      	subs	r2, #1
 80016a6:	2a01      	cmp	r2, #1
 80016a8:	d900      	bls.n	80016ac <__aeabi_dmul+0x9c>
 80016aa:	e149      	b.n	8001940 <__aeabi_dmul+0x330>
 80016ac:	2e02      	cmp	r6, #2
 80016ae:	d100      	bne.n	80016b2 <__aeabi_dmul+0xa2>
 80016b0:	e0ca      	b.n	8001848 <__aeabi_dmul+0x238>
 80016b2:	2e01      	cmp	r6, #1
 80016b4:	d13d      	bne.n	8001732 <__aeabi_dmul+0x122>
 80016b6:	2300      	movs	r3, #0
 80016b8:	2400      	movs	r4, #0
 80016ba:	2200      	movs	r2, #0
 80016bc:	0010      	movs	r0, r2
 80016be:	465a      	mov	r2, fp
 80016c0:	051b      	lsls	r3, r3, #20
 80016c2:	4323      	orrs	r3, r4
 80016c4:	07d2      	lsls	r2, r2, #31
 80016c6:	4313      	orrs	r3, r2
 80016c8:	0019      	movs	r1, r3
 80016ca:	b007      	add	sp, #28
 80016cc:	bcf0      	pop	{r4, r5, r6, r7}
 80016ce:	46bb      	mov	fp, r7
 80016d0:	46b2      	mov	sl, r6
 80016d2:	46a9      	mov	r9, r5
 80016d4:	46a0      	mov	r8, r4
 80016d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016d8:	4b92      	ldr	r3, [pc, #584]	@ (8001924 <__aeabi_dmul+0x314>)
 80016da:	4326      	orrs	r6, r4
 80016dc:	18eb      	adds	r3, r5, r3
 80016de:	2e00      	cmp	r6, #0
 80016e0:	d100      	bne.n	80016e4 <__aeabi_dmul+0xd4>
 80016e2:	e0bb      	b.n	800185c <__aeabi_dmul+0x24c>
 80016e4:	2203      	movs	r2, #3
 80016e6:	4641      	mov	r1, r8
 80016e8:	4311      	orrs	r1, r2
 80016ea:	465a      	mov	r2, fp
 80016ec:	4688      	mov	r8, r1
 80016ee:	9900      	ldr	r1, [sp, #0]
 80016f0:	404a      	eors	r2, r1
 80016f2:	2180      	movs	r1, #128	@ 0x80
 80016f4:	0109      	lsls	r1, r1, #4
 80016f6:	468c      	mov	ip, r1
 80016f8:	0029      	movs	r1, r5
 80016fa:	4461      	add	r1, ip
 80016fc:	9101      	str	r1, [sp, #4]
 80016fe:	4641      	mov	r1, r8
 8001700:	290a      	cmp	r1, #10
 8001702:	dd00      	ble.n	8001706 <__aeabi_dmul+0xf6>
 8001704:	e233      	b.n	8001b6e <__aeabi_dmul+0x55e>
 8001706:	4693      	mov	fp, r2
 8001708:	2603      	movs	r6, #3
 800170a:	4642      	mov	r2, r8
 800170c:	2701      	movs	r7, #1
 800170e:	4097      	lsls	r7, r2
 8001710:	21a6      	movs	r1, #166	@ 0xa6
 8001712:	003a      	movs	r2, r7
 8001714:	00c9      	lsls	r1, r1, #3
 8001716:	400a      	ands	r2, r1
 8001718:	420f      	tst	r7, r1
 800171a:	d031      	beq.n	8001780 <__aeabi_dmul+0x170>
 800171c:	9e02      	ldr	r6, [sp, #8]
 800171e:	2e02      	cmp	r6, #2
 8001720:	d100      	bne.n	8001724 <__aeabi_dmul+0x114>
 8001722:	e235      	b.n	8001b90 <__aeabi_dmul+0x580>
 8001724:	2e03      	cmp	r6, #3
 8001726:	d100      	bne.n	800172a <__aeabi_dmul+0x11a>
 8001728:	e1d2      	b.n	8001ad0 <__aeabi_dmul+0x4c0>
 800172a:	4654      	mov	r4, sl
 800172c:	4648      	mov	r0, r9
 800172e:	2e01      	cmp	r6, #1
 8001730:	d0c1      	beq.n	80016b6 <__aeabi_dmul+0xa6>
 8001732:	9a01      	ldr	r2, [sp, #4]
 8001734:	4b7d      	ldr	r3, [pc, #500]	@ (800192c <__aeabi_dmul+0x31c>)
 8001736:	4694      	mov	ip, r2
 8001738:	4463      	add	r3, ip
 800173a:	2b00      	cmp	r3, #0
 800173c:	dc00      	bgt.n	8001740 <__aeabi_dmul+0x130>
 800173e:	e0c0      	b.n	80018c2 <__aeabi_dmul+0x2b2>
 8001740:	0742      	lsls	r2, r0, #29
 8001742:	d009      	beq.n	8001758 <__aeabi_dmul+0x148>
 8001744:	220f      	movs	r2, #15
 8001746:	4002      	ands	r2, r0
 8001748:	2a04      	cmp	r2, #4
 800174a:	d005      	beq.n	8001758 <__aeabi_dmul+0x148>
 800174c:	1d02      	adds	r2, r0, #4
 800174e:	4282      	cmp	r2, r0
 8001750:	4180      	sbcs	r0, r0
 8001752:	4240      	negs	r0, r0
 8001754:	1824      	adds	r4, r4, r0
 8001756:	0010      	movs	r0, r2
 8001758:	01e2      	lsls	r2, r4, #7
 800175a:	d506      	bpl.n	800176a <__aeabi_dmul+0x15a>
 800175c:	4b74      	ldr	r3, [pc, #464]	@ (8001930 <__aeabi_dmul+0x320>)
 800175e:	9a01      	ldr	r2, [sp, #4]
 8001760:	401c      	ands	r4, r3
 8001762:	2380      	movs	r3, #128	@ 0x80
 8001764:	4694      	mov	ip, r2
 8001766:	00db      	lsls	r3, r3, #3
 8001768:	4463      	add	r3, ip
 800176a:	4a72      	ldr	r2, [pc, #456]	@ (8001934 <__aeabi_dmul+0x324>)
 800176c:	4293      	cmp	r3, r2
 800176e:	dc6b      	bgt.n	8001848 <__aeabi_dmul+0x238>
 8001770:	0762      	lsls	r2, r4, #29
 8001772:	08c0      	lsrs	r0, r0, #3
 8001774:	0264      	lsls	r4, r4, #9
 8001776:	055b      	lsls	r3, r3, #21
 8001778:	4302      	orrs	r2, r0
 800177a:	0b24      	lsrs	r4, r4, #12
 800177c:	0d5b      	lsrs	r3, r3, #21
 800177e:	e79d      	b.n	80016bc <__aeabi_dmul+0xac>
 8001780:	2190      	movs	r1, #144	@ 0x90
 8001782:	0089      	lsls	r1, r1, #2
 8001784:	420f      	tst	r7, r1
 8001786:	d163      	bne.n	8001850 <__aeabi_dmul+0x240>
 8001788:	2288      	movs	r2, #136	@ 0x88
 800178a:	423a      	tst	r2, r7
 800178c:	d100      	bne.n	8001790 <__aeabi_dmul+0x180>
 800178e:	e0d7      	b.n	8001940 <__aeabi_dmul+0x330>
 8001790:	9b00      	ldr	r3, [sp, #0]
 8001792:	46a2      	mov	sl, r4
 8001794:	469b      	mov	fp, r3
 8001796:	4681      	mov	r9, r0
 8001798:	9602      	str	r6, [sp, #8]
 800179a:	e7bf      	b.n	800171c <__aeabi_dmul+0x10c>
 800179c:	0023      	movs	r3, r4
 800179e:	4333      	orrs	r3, r6
 80017a0:	d100      	bne.n	80017a4 <__aeabi_dmul+0x194>
 80017a2:	e07f      	b.n	80018a4 <__aeabi_dmul+0x294>
 80017a4:	2c00      	cmp	r4, #0
 80017a6:	d100      	bne.n	80017aa <__aeabi_dmul+0x19a>
 80017a8:	e1ad      	b.n	8001b06 <__aeabi_dmul+0x4f6>
 80017aa:	0020      	movs	r0, r4
 80017ac:	f7fe fe60 	bl	8000470 <__clzsi2>
 80017b0:	0002      	movs	r2, r0
 80017b2:	0003      	movs	r3, r0
 80017b4:	3a0b      	subs	r2, #11
 80017b6:	201d      	movs	r0, #29
 80017b8:	0019      	movs	r1, r3
 80017ba:	1a82      	subs	r2, r0, r2
 80017bc:	0030      	movs	r0, r6
 80017be:	3908      	subs	r1, #8
 80017c0:	40d0      	lsrs	r0, r2
 80017c2:	408c      	lsls	r4, r1
 80017c4:	4304      	orrs	r4, r0
 80017c6:	0030      	movs	r0, r6
 80017c8:	4088      	lsls	r0, r1
 80017ca:	4a5b      	ldr	r2, [pc, #364]	@ (8001938 <__aeabi_dmul+0x328>)
 80017cc:	1aeb      	subs	r3, r5, r3
 80017ce:	4694      	mov	ip, r2
 80017d0:	4463      	add	r3, ip
 80017d2:	1c5a      	adds	r2, r3, #1
 80017d4:	9201      	str	r2, [sp, #4]
 80017d6:	4642      	mov	r2, r8
 80017d8:	2600      	movs	r6, #0
 80017da:	2a0a      	cmp	r2, #10
 80017dc:	dc00      	bgt.n	80017e0 <__aeabi_dmul+0x1d0>
 80017de:	e75a      	b.n	8001696 <__aeabi_dmul+0x86>
 80017e0:	e79c      	b.n	800171c <__aeabi_dmul+0x10c>
 80017e2:	4653      	mov	r3, sl
 80017e4:	4303      	orrs	r3, r0
 80017e6:	4699      	mov	r9, r3
 80017e8:	d054      	beq.n	8001894 <__aeabi_dmul+0x284>
 80017ea:	4653      	mov	r3, sl
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d100      	bne.n	80017f2 <__aeabi_dmul+0x1e2>
 80017f0:	e177      	b.n	8001ae2 <__aeabi_dmul+0x4d2>
 80017f2:	4650      	mov	r0, sl
 80017f4:	f7fe fe3c 	bl	8000470 <__clzsi2>
 80017f8:	230b      	movs	r3, #11
 80017fa:	425b      	negs	r3, r3
 80017fc:	469c      	mov	ip, r3
 80017fe:	0002      	movs	r2, r0
 8001800:	4484      	add	ip, r0
 8001802:	0011      	movs	r1, r2
 8001804:	4650      	mov	r0, sl
 8001806:	3908      	subs	r1, #8
 8001808:	4088      	lsls	r0, r1
 800180a:	231d      	movs	r3, #29
 800180c:	4680      	mov	r8, r0
 800180e:	4660      	mov	r0, ip
 8001810:	1a1b      	subs	r3, r3, r0
 8001812:	0020      	movs	r0, r4
 8001814:	40d8      	lsrs	r0, r3
 8001816:	0003      	movs	r3, r0
 8001818:	4640      	mov	r0, r8
 800181a:	4303      	orrs	r3, r0
 800181c:	469a      	mov	sl, r3
 800181e:	0023      	movs	r3, r4
 8001820:	408b      	lsls	r3, r1
 8001822:	4699      	mov	r9, r3
 8001824:	2300      	movs	r3, #0
 8001826:	4d44      	ldr	r5, [pc, #272]	@ (8001938 <__aeabi_dmul+0x328>)
 8001828:	4698      	mov	r8, r3
 800182a:	1aad      	subs	r5, r5, r2
 800182c:	9302      	str	r3, [sp, #8]
 800182e:	e715      	b.n	800165c <__aeabi_dmul+0x4c>
 8001830:	4652      	mov	r2, sl
 8001832:	4302      	orrs	r2, r0
 8001834:	4691      	mov	r9, r2
 8001836:	d126      	bne.n	8001886 <__aeabi_dmul+0x276>
 8001838:	2200      	movs	r2, #0
 800183a:	001d      	movs	r5, r3
 800183c:	2302      	movs	r3, #2
 800183e:	4692      	mov	sl, r2
 8001840:	3208      	adds	r2, #8
 8001842:	4690      	mov	r8, r2
 8001844:	9302      	str	r3, [sp, #8]
 8001846:	e709      	b.n	800165c <__aeabi_dmul+0x4c>
 8001848:	2400      	movs	r4, #0
 800184a:	2200      	movs	r2, #0
 800184c:	4b35      	ldr	r3, [pc, #212]	@ (8001924 <__aeabi_dmul+0x314>)
 800184e:	e735      	b.n	80016bc <__aeabi_dmul+0xac>
 8001850:	2300      	movs	r3, #0
 8001852:	2480      	movs	r4, #128	@ 0x80
 8001854:	469b      	mov	fp, r3
 8001856:	0324      	lsls	r4, r4, #12
 8001858:	4b32      	ldr	r3, [pc, #200]	@ (8001924 <__aeabi_dmul+0x314>)
 800185a:	e72f      	b.n	80016bc <__aeabi_dmul+0xac>
 800185c:	2202      	movs	r2, #2
 800185e:	4641      	mov	r1, r8
 8001860:	4311      	orrs	r1, r2
 8001862:	2280      	movs	r2, #128	@ 0x80
 8001864:	0112      	lsls	r2, r2, #4
 8001866:	4694      	mov	ip, r2
 8001868:	002a      	movs	r2, r5
 800186a:	4462      	add	r2, ip
 800186c:	4688      	mov	r8, r1
 800186e:	9201      	str	r2, [sp, #4]
 8001870:	290a      	cmp	r1, #10
 8001872:	dd00      	ble.n	8001876 <__aeabi_dmul+0x266>
 8001874:	e752      	b.n	800171c <__aeabi_dmul+0x10c>
 8001876:	465a      	mov	r2, fp
 8001878:	2000      	movs	r0, #0
 800187a:	9900      	ldr	r1, [sp, #0]
 800187c:	0004      	movs	r4, r0
 800187e:	404a      	eors	r2, r1
 8001880:	4693      	mov	fp, r2
 8001882:	2602      	movs	r6, #2
 8001884:	e70b      	b.n	800169e <__aeabi_dmul+0x8e>
 8001886:	220c      	movs	r2, #12
 8001888:	001d      	movs	r5, r3
 800188a:	2303      	movs	r3, #3
 800188c:	4681      	mov	r9, r0
 800188e:	4690      	mov	r8, r2
 8001890:	9302      	str	r3, [sp, #8]
 8001892:	e6e3      	b.n	800165c <__aeabi_dmul+0x4c>
 8001894:	2300      	movs	r3, #0
 8001896:	469a      	mov	sl, r3
 8001898:	3304      	adds	r3, #4
 800189a:	4698      	mov	r8, r3
 800189c:	3b03      	subs	r3, #3
 800189e:	2500      	movs	r5, #0
 80018a0:	9302      	str	r3, [sp, #8]
 80018a2:	e6db      	b.n	800165c <__aeabi_dmul+0x4c>
 80018a4:	4642      	mov	r2, r8
 80018a6:	3301      	adds	r3, #1
 80018a8:	431a      	orrs	r2, r3
 80018aa:	002b      	movs	r3, r5
 80018ac:	4690      	mov	r8, r2
 80018ae:	1c5a      	adds	r2, r3, #1
 80018b0:	9201      	str	r2, [sp, #4]
 80018b2:	4642      	mov	r2, r8
 80018b4:	2400      	movs	r4, #0
 80018b6:	2000      	movs	r0, #0
 80018b8:	2601      	movs	r6, #1
 80018ba:	2a0a      	cmp	r2, #10
 80018bc:	dc00      	bgt.n	80018c0 <__aeabi_dmul+0x2b0>
 80018be:	e6ea      	b.n	8001696 <__aeabi_dmul+0x86>
 80018c0:	e72c      	b.n	800171c <__aeabi_dmul+0x10c>
 80018c2:	2201      	movs	r2, #1
 80018c4:	1ad2      	subs	r2, r2, r3
 80018c6:	2a38      	cmp	r2, #56	@ 0x38
 80018c8:	dd00      	ble.n	80018cc <__aeabi_dmul+0x2bc>
 80018ca:	e6f4      	b.n	80016b6 <__aeabi_dmul+0xa6>
 80018cc:	2a1f      	cmp	r2, #31
 80018ce:	dc00      	bgt.n	80018d2 <__aeabi_dmul+0x2c2>
 80018d0:	e12a      	b.n	8001b28 <__aeabi_dmul+0x518>
 80018d2:	211f      	movs	r1, #31
 80018d4:	4249      	negs	r1, r1
 80018d6:	1acb      	subs	r3, r1, r3
 80018d8:	0021      	movs	r1, r4
 80018da:	40d9      	lsrs	r1, r3
 80018dc:	000b      	movs	r3, r1
 80018de:	2a20      	cmp	r2, #32
 80018e0:	d005      	beq.n	80018ee <__aeabi_dmul+0x2de>
 80018e2:	4a16      	ldr	r2, [pc, #88]	@ (800193c <__aeabi_dmul+0x32c>)
 80018e4:	9d01      	ldr	r5, [sp, #4]
 80018e6:	4694      	mov	ip, r2
 80018e8:	4465      	add	r5, ip
 80018ea:	40ac      	lsls	r4, r5
 80018ec:	4320      	orrs	r0, r4
 80018ee:	1e42      	subs	r2, r0, #1
 80018f0:	4190      	sbcs	r0, r2
 80018f2:	4318      	orrs	r0, r3
 80018f4:	2307      	movs	r3, #7
 80018f6:	0019      	movs	r1, r3
 80018f8:	2400      	movs	r4, #0
 80018fa:	4001      	ands	r1, r0
 80018fc:	4203      	tst	r3, r0
 80018fe:	d00c      	beq.n	800191a <__aeabi_dmul+0x30a>
 8001900:	230f      	movs	r3, #15
 8001902:	4003      	ands	r3, r0
 8001904:	2b04      	cmp	r3, #4
 8001906:	d100      	bne.n	800190a <__aeabi_dmul+0x2fa>
 8001908:	e140      	b.n	8001b8c <__aeabi_dmul+0x57c>
 800190a:	1d03      	adds	r3, r0, #4
 800190c:	4283      	cmp	r3, r0
 800190e:	41a4      	sbcs	r4, r4
 8001910:	0018      	movs	r0, r3
 8001912:	4264      	negs	r4, r4
 8001914:	0761      	lsls	r1, r4, #29
 8001916:	0264      	lsls	r4, r4, #9
 8001918:	0b24      	lsrs	r4, r4, #12
 800191a:	08c2      	lsrs	r2, r0, #3
 800191c:	2300      	movs	r3, #0
 800191e:	430a      	orrs	r2, r1
 8001920:	e6cc      	b.n	80016bc <__aeabi_dmul+0xac>
 8001922:	46c0      	nop			@ (mov r8, r8)
 8001924:	000007ff 	.word	0x000007ff
 8001928:	fffffc01 	.word	0xfffffc01
 800192c:	000003ff 	.word	0x000003ff
 8001930:	feffffff 	.word	0xfeffffff
 8001934:	000007fe 	.word	0x000007fe
 8001938:	fffffc0d 	.word	0xfffffc0d
 800193c:	0000043e 	.word	0x0000043e
 8001940:	4649      	mov	r1, r9
 8001942:	464a      	mov	r2, r9
 8001944:	0409      	lsls	r1, r1, #16
 8001946:	0c09      	lsrs	r1, r1, #16
 8001948:	000d      	movs	r5, r1
 800194a:	0c16      	lsrs	r6, r2, #16
 800194c:	0c02      	lsrs	r2, r0, #16
 800194e:	0400      	lsls	r0, r0, #16
 8001950:	0c00      	lsrs	r0, r0, #16
 8001952:	4345      	muls	r5, r0
 8001954:	46ac      	mov	ip, r5
 8001956:	0005      	movs	r5, r0
 8001958:	4375      	muls	r5, r6
 800195a:	46a8      	mov	r8, r5
 800195c:	0015      	movs	r5, r2
 800195e:	000f      	movs	r7, r1
 8001960:	4375      	muls	r5, r6
 8001962:	9200      	str	r2, [sp, #0]
 8001964:	9502      	str	r5, [sp, #8]
 8001966:	002a      	movs	r2, r5
 8001968:	9d00      	ldr	r5, [sp, #0]
 800196a:	436f      	muls	r7, r5
 800196c:	4665      	mov	r5, ip
 800196e:	0c2d      	lsrs	r5, r5, #16
 8001970:	46a9      	mov	r9, r5
 8001972:	4447      	add	r7, r8
 8001974:	444f      	add	r7, r9
 8001976:	45b8      	cmp	r8, r7
 8001978:	d905      	bls.n	8001986 <__aeabi_dmul+0x376>
 800197a:	0015      	movs	r5, r2
 800197c:	2280      	movs	r2, #128	@ 0x80
 800197e:	0252      	lsls	r2, r2, #9
 8001980:	4690      	mov	r8, r2
 8001982:	4445      	add	r5, r8
 8001984:	9502      	str	r5, [sp, #8]
 8001986:	0c3d      	lsrs	r5, r7, #16
 8001988:	9503      	str	r5, [sp, #12]
 800198a:	4665      	mov	r5, ip
 800198c:	042d      	lsls	r5, r5, #16
 800198e:	043f      	lsls	r7, r7, #16
 8001990:	0c2d      	lsrs	r5, r5, #16
 8001992:	46ac      	mov	ip, r5
 8001994:	003d      	movs	r5, r7
 8001996:	4465      	add	r5, ip
 8001998:	9504      	str	r5, [sp, #16]
 800199a:	0c25      	lsrs	r5, r4, #16
 800199c:	0424      	lsls	r4, r4, #16
 800199e:	0c24      	lsrs	r4, r4, #16
 80019a0:	46ac      	mov	ip, r5
 80019a2:	0025      	movs	r5, r4
 80019a4:	4375      	muls	r5, r6
 80019a6:	46a8      	mov	r8, r5
 80019a8:	4665      	mov	r5, ip
 80019aa:	000f      	movs	r7, r1
 80019ac:	4369      	muls	r1, r5
 80019ae:	4441      	add	r1, r8
 80019b0:	4689      	mov	r9, r1
 80019b2:	4367      	muls	r7, r4
 80019b4:	0c39      	lsrs	r1, r7, #16
 80019b6:	4449      	add	r1, r9
 80019b8:	436e      	muls	r6, r5
 80019ba:	4588      	cmp	r8, r1
 80019bc:	d903      	bls.n	80019c6 <__aeabi_dmul+0x3b6>
 80019be:	2280      	movs	r2, #128	@ 0x80
 80019c0:	0252      	lsls	r2, r2, #9
 80019c2:	4690      	mov	r8, r2
 80019c4:	4446      	add	r6, r8
 80019c6:	0c0d      	lsrs	r5, r1, #16
 80019c8:	46a8      	mov	r8, r5
 80019ca:	0035      	movs	r5, r6
 80019cc:	4445      	add	r5, r8
 80019ce:	9505      	str	r5, [sp, #20]
 80019d0:	9d03      	ldr	r5, [sp, #12]
 80019d2:	043f      	lsls	r7, r7, #16
 80019d4:	46a8      	mov	r8, r5
 80019d6:	0c3f      	lsrs	r7, r7, #16
 80019d8:	0409      	lsls	r1, r1, #16
 80019da:	19c9      	adds	r1, r1, r7
 80019dc:	4488      	add	r8, r1
 80019de:	4645      	mov	r5, r8
 80019e0:	9503      	str	r5, [sp, #12]
 80019e2:	4655      	mov	r5, sl
 80019e4:	042e      	lsls	r6, r5, #16
 80019e6:	0c36      	lsrs	r6, r6, #16
 80019e8:	0c2f      	lsrs	r7, r5, #16
 80019ea:	0035      	movs	r5, r6
 80019ec:	4345      	muls	r5, r0
 80019ee:	4378      	muls	r0, r7
 80019f0:	4681      	mov	r9, r0
 80019f2:	0038      	movs	r0, r7
 80019f4:	46a8      	mov	r8, r5
 80019f6:	0c2d      	lsrs	r5, r5, #16
 80019f8:	46aa      	mov	sl, r5
 80019fa:	9a00      	ldr	r2, [sp, #0]
 80019fc:	4350      	muls	r0, r2
 80019fe:	4372      	muls	r2, r6
 8001a00:	444a      	add	r2, r9
 8001a02:	4452      	add	r2, sl
 8001a04:	4591      	cmp	r9, r2
 8001a06:	d903      	bls.n	8001a10 <__aeabi_dmul+0x400>
 8001a08:	2580      	movs	r5, #128	@ 0x80
 8001a0a:	026d      	lsls	r5, r5, #9
 8001a0c:	46a9      	mov	r9, r5
 8001a0e:	4448      	add	r0, r9
 8001a10:	0c15      	lsrs	r5, r2, #16
 8001a12:	46a9      	mov	r9, r5
 8001a14:	4645      	mov	r5, r8
 8001a16:	042d      	lsls	r5, r5, #16
 8001a18:	0c2d      	lsrs	r5, r5, #16
 8001a1a:	46a8      	mov	r8, r5
 8001a1c:	4665      	mov	r5, ip
 8001a1e:	437d      	muls	r5, r7
 8001a20:	0412      	lsls	r2, r2, #16
 8001a22:	4448      	add	r0, r9
 8001a24:	4490      	add	r8, r2
 8001a26:	46a9      	mov	r9, r5
 8001a28:	0032      	movs	r2, r6
 8001a2a:	4665      	mov	r5, ip
 8001a2c:	4362      	muls	r2, r4
 8001a2e:	436e      	muls	r6, r5
 8001a30:	437c      	muls	r4, r7
 8001a32:	0c17      	lsrs	r7, r2, #16
 8001a34:	1936      	adds	r6, r6, r4
 8001a36:	19bf      	adds	r7, r7, r6
 8001a38:	42bc      	cmp	r4, r7
 8001a3a:	d903      	bls.n	8001a44 <__aeabi_dmul+0x434>
 8001a3c:	2480      	movs	r4, #128	@ 0x80
 8001a3e:	0264      	lsls	r4, r4, #9
 8001a40:	46a4      	mov	ip, r4
 8001a42:	44e1      	add	r9, ip
 8001a44:	9c02      	ldr	r4, [sp, #8]
 8001a46:	9e03      	ldr	r6, [sp, #12]
 8001a48:	46a4      	mov	ip, r4
 8001a4a:	9d05      	ldr	r5, [sp, #20]
 8001a4c:	4466      	add	r6, ip
 8001a4e:	428e      	cmp	r6, r1
 8001a50:	4189      	sbcs	r1, r1
 8001a52:	46ac      	mov	ip, r5
 8001a54:	0412      	lsls	r2, r2, #16
 8001a56:	043c      	lsls	r4, r7, #16
 8001a58:	0c12      	lsrs	r2, r2, #16
 8001a5a:	18a2      	adds	r2, r4, r2
 8001a5c:	4462      	add	r2, ip
 8001a5e:	4249      	negs	r1, r1
 8001a60:	1854      	adds	r4, r2, r1
 8001a62:	4446      	add	r6, r8
 8001a64:	46a4      	mov	ip, r4
 8001a66:	4546      	cmp	r6, r8
 8001a68:	41a4      	sbcs	r4, r4
 8001a6a:	4682      	mov	sl, r0
 8001a6c:	4264      	negs	r4, r4
 8001a6e:	46a0      	mov	r8, r4
 8001a70:	42aa      	cmp	r2, r5
 8001a72:	4192      	sbcs	r2, r2
 8001a74:	458c      	cmp	ip, r1
 8001a76:	4189      	sbcs	r1, r1
 8001a78:	44e2      	add	sl, ip
 8001a7a:	44d0      	add	r8, sl
 8001a7c:	4249      	negs	r1, r1
 8001a7e:	4252      	negs	r2, r2
 8001a80:	430a      	orrs	r2, r1
 8001a82:	45a0      	cmp	r8, r4
 8001a84:	41a4      	sbcs	r4, r4
 8001a86:	4582      	cmp	sl, r0
 8001a88:	4189      	sbcs	r1, r1
 8001a8a:	4264      	negs	r4, r4
 8001a8c:	4249      	negs	r1, r1
 8001a8e:	430c      	orrs	r4, r1
 8001a90:	4641      	mov	r1, r8
 8001a92:	0c3f      	lsrs	r7, r7, #16
 8001a94:	19d2      	adds	r2, r2, r7
 8001a96:	1912      	adds	r2, r2, r4
 8001a98:	0dcc      	lsrs	r4, r1, #23
 8001a9a:	9904      	ldr	r1, [sp, #16]
 8001a9c:	0270      	lsls	r0, r6, #9
 8001a9e:	4308      	orrs	r0, r1
 8001aa0:	1e41      	subs	r1, r0, #1
 8001aa2:	4188      	sbcs	r0, r1
 8001aa4:	4641      	mov	r1, r8
 8001aa6:	444a      	add	r2, r9
 8001aa8:	0df6      	lsrs	r6, r6, #23
 8001aaa:	0252      	lsls	r2, r2, #9
 8001aac:	4330      	orrs	r0, r6
 8001aae:	0249      	lsls	r1, r1, #9
 8001ab0:	4314      	orrs	r4, r2
 8001ab2:	4308      	orrs	r0, r1
 8001ab4:	01d2      	lsls	r2, r2, #7
 8001ab6:	d535      	bpl.n	8001b24 <__aeabi_dmul+0x514>
 8001ab8:	2201      	movs	r2, #1
 8001aba:	0843      	lsrs	r3, r0, #1
 8001abc:	4002      	ands	r2, r0
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	07e0      	lsls	r0, r4, #31
 8001ac2:	4318      	orrs	r0, r3
 8001ac4:	0864      	lsrs	r4, r4, #1
 8001ac6:	e634      	b.n	8001732 <__aeabi_dmul+0x122>
 8001ac8:	9b00      	ldr	r3, [sp, #0]
 8001aca:	46a2      	mov	sl, r4
 8001acc:	469b      	mov	fp, r3
 8001ace:	4681      	mov	r9, r0
 8001ad0:	2480      	movs	r4, #128	@ 0x80
 8001ad2:	4653      	mov	r3, sl
 8001ad4:	0324      	lsls	r4, r4, #12
 8001ad6:	431c      	orrs	r4, r3
 8001ad8:	0324      	lsls	r4, r4, #12
 8001ada:	464a      	mov	r2, r9
 8001adc:	4b2e      	ldr	r3, [pc, #184]	@ (8001b98 <__aeabi_dmul+0x588>)
 8001ade:	0b24      	lsrs	r4, r4, #12
 8001ae0:	e5ec      	b.n	80016bc <__aeabi_dmul+0xac>
 8001ae2:	f7fe fcc5 	bl	8000470 <__clzsi2>
 8001ae6:	2315      	movs	r3, #21
 8001ae8:	469c      	mov	ip, r3
 8001aea:	4484      	add	ip, r0
 8001aec:	0002      	movs	r2, r0
 8001aee:	4663      	mov	r3, ip
 8001af0:	3220      	adds	r2, #32
 8001af2:	2b1c      	cmp	r3, #28
 8001af4:	dc00      	bgt.n	8001af8 <__aeabi_dmul+0x4e8>
 8001af6:	e684      	b.n	8001802 <__aeabi_dmul+0x1f2>
 8001af8:	2300      	movs	r3, #0
 8001afa:	4699      	mov	r9, r3
 8001afc:	0023      	movs	r3, r4
 8001afe:	3808      	subs	r0, #8
 8001b00:	4083      	lsls	r3, r0
 8001b02:	469a      	mov	sl, r3
 8001b04:	e68e      	b.n	8001824 <__aeabi_dmul+0x214>
 8001b06:	f7fe fcb3 	bl	8000470 <__clzsi2>
 8001b0a:	0002      	movs	r2, r0
 8001b0c:	0003      	movs	r3, r0
 8001b0e:	3215      	adds	r2, #21
 8001b10:	3320      	adds	r3, #32
 8001b12:	2a1c      	cmp	r2, #28
 8001b14:	dc00      	bgt.n	8001b18 <__aeabi_dmul+0x508>
 8001b16:	e64e      	b.n	80017b6 <__aeabi_dmul+0x1a6>
 8001b18:	0002      	movs	r2, r0
 8001b1a:	0034      	movs	r4, r6
 8001b1c:	3a08      	subs	r2, #8
 8001b1e:	2000      	movs	r0, #0
 8001b20:	4094      	lsls	r4, r2
 8001b22:	e652      	b.n	80017ca <__aeabi_dmul+0x1ba>
 8001b24:	9301      	str	r3, [sp, #4]
 8001b26:	e604      	b.n	8001732 <__aeabi_dmul+0x122>
 8001b28:	4b1c      	ldr	r3, [pc, #112]	@ (8001b9c <__aeabi_dmul+0x58c>)
 8001b2a:	0021      	movs	r1, r4
 8001b2c:	469c      	mov	ip, r3
 8001b2e:	0003      	movs	r3, r0
 8001b30:	9d01      	ldr	r5, [sp, #4]
 8001b32:	40d3      	lsrs	r3, r2
 8001b34:	4465      	add	r5, ip
 8001b36:	40a9      	lsls	r1, r5
 8001b38:	4319      	orrs	r1, r3
 8001b3a:	0003      	movs	r3, r0
 8001b3c:	40ab      	lsls	r3, r5
 8001b3e:	1e58      	subs	r0, r3, #1
 8001b40:	4183      	sbcs	r3, r0
 8001b42:	4319      	orrs	r1, r3
 8001b44:	0008      	movs	r0, r1
 8001b46:	40d4      	lsrs	r4, r2
 8001b48:	074b      	lsls	r3, r1, #29
 8001b4a:	d009      	beq.n	8001b60 <__aeabi_dmul+0x550>
 8001b4c:	230f      	movs	r3, #15
 8001b4e:	400b      	ands	r3, r1
 8001b50:	2b04      	cmp	r3, #4
 8001b52:	d005      	beq.n	8001b60 <__aeabi_dmul+0x550>
 8001b54:	1d0b      	adds	r3, r1, #4
 8001b56:	428b      	cmp	r3, r1
 8001b58:	4180      	sbcs	r0, r0
 8001b5a:	4240      	negs	r0, r0
 8001b5c:	1824      	adds	r4, r4, r0
 8001b5e:	0018      	movs	r0, r3
 8001b60:	0223      	lsls	r3, r4, #8
 8001b62:	d400      	bmi.n	8001b66 <__aeabi_dmul+0x556>
 8001b64:	e6d6      	b.n	8001914 <__aeabi_dmul+0x304>
 8001b66:	2301      	movs	r3, #1
 8001b68:	2400      	movs	r4, #0
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	e5a6      	b.n	80016bc <__aeabi_dmul+0xac>
 8001b6e:	290f      	cmp	r1, #15
 8001b70:	d1aa      	bne.n	8001ac8 <__aeabi_dmul+0x4b8>
 8001b72:	2380      	movs	r3, #128	@ 0x80
 8001b74:	4652      	mov	r2, sl
 8001b76:	031b      	lsls	r3, r3, #12
 8001b78:	421a      	tst	r2, r3
 8001b7a:	d0a9      	beq.n	8001ad0 <__aeabi_dmul+0x4c0>
 8001b7c:	421c      	tst	r4, r3
 8001b7e:	d1a7      	bne.n	8001ad0 <__aeabi_dmul+0x4c0>
 8001b80:	431c      	orrs	r4, r3
 8001b82:	9b00      	ldr	r3, [sp, #0]
 8001b84:	0002      	movs	r2, r0
 8001b86:	469b      	mov	fp, r3
 8001b88:	4b03      	ldr	r3, [pc, #12]	@ (8001b98 <__aeabi_dmul+0x588>)
 8001b8a:	e597      	b.n	80016bc <__aeabi_dmul+0xac>
 8001b8c:	2400      	movs	r4, #0
 8001b8e:	e6c1      	b.n	8001914 <__aeabi_dmul+0x304>
 8001b90:	2400      	movs	r4, #0
 8001b92:	4b01      	ldr	r3, [pc, #4]	@ (8001b98 <__aeabi_dmul+0x588>)
 8001b94:	0022      	movs	r2, r4
 8001b96:	e591      	b.n	80016bc <__aeabi_dmul+0xac>
 8001b98:	000007ff 	.word	0x000007ff
 8001b9c:	0000041e 	.word	0x0000041e

08001ba0 <__aeabi_dsub>:
 8001ba0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ba2:	464e      	mov	r6, r9
 8001ba4:	4645      	mov	r5, r8
 8001ba6:	46de      	mov	lr, fp
 8001ba8:	4657      	mov	r7, sl
 8001baa:	b5e0      	push	{r5, r6, r7, lr}
 8001bac:	b085      	sub	sp, #20
 8001bae:	9000      	str	r0, [sp, #0]
 8001bb0:	9101      	str	r1, [sp, #4]
 8001bb2:	030c      	lsls	r4, r1, #12
 8001bb4:	004f      	lsls	r7, r1, #1
 8001bb6:	0fce      	lsrs	r6, r1, #31
 8001bb8:	0a61      	lsrs	r1, r4, #9
 8001bba:	9c00      	ldr	r4, [sp, #0]
 8001bbc:	46b0      	mov	r8, r6
 8001bbe:	0f64      	lsrs	r4, r4, #29
 8001bc0:	430c      	orrs	r4, r1
 8001bc2:	9900      	ldr	r1, [sp, #0]
 8001bc4:	0d7f      	lsrs	r7, r7, #21
 8001bc6:	00c8      	lsls	r0, r1, #3
 8001bc8:	0011      	movs	r1, r2
 8001bca:	001a      	movs	r2, r3
 8001bcc:	031b      	lsls	r3, r3, #12
 8001bce:	469c      	mov	ip, r3
 8001bd0:	9100      	str	r1, [sp, #0]
 8001bd2:	9201      	str	r2, [sp, #4]
 8001bd4:	0051      	lsls	r1, r2, #1
 8001bd6:	0d4b      	lsrs	r3, r1, #21
 8001bd8:	4699      	mov	r9, r3
 8001bda:	9b01      	ldr	r3, [sp, #4]
 8001bdc:	9d00      	ldr	r5, [sp, #0]
 8001bde:	0fd9      	lsrs	r1, r3, #31
 8001be0:	4663      	mov	r3, ip
 8001be2:	0f6a      	lsrs	r2, r5, #29
 8001be4:	0a5b      	lsrs	r3, r3, #9
 8001be6:	4313      	orrs	r3, r2
 8001be8:	00ea      	lsls	r2, r5, #3
 8001bea:	4694      	mov	ip, r2
 8001bec:	4693      	mov	fp, r2
 8001bee:	4ac1      	ldr	r2, [pc, #772]	@ (8001ef4 <__aeabi_dsub+0x354>)
 8001bf0:	9003      	str	r0, [sp, #12]
 8001bf2:	9302      	str	r3, [sp, #8]
 8001bf4:	4591      	cmp	r9, r2
 8001bf6:	d100      	bne.n	8001bfa <__aeabi_dsub+0x5a>
 8001bf8:	e0cd      	b.n	8001d96 <__aeabi_dsub+0x1f6>
 8001bfa:	2501      	movs	r5, #1
 8001bfc:	4069      	eors	r1, r5
 8001bfe:	464d      	mov	r5, r9
 8001c00:	1b7d      	subs	r5, r7, r5
 8001c02:	46aa      	mov	sl, r5
 8001c04:	428e      	cmp	r6, r1
 8001c06:	d100      	bne.n	8001c0a <__aeabi_dsub+0x6a>
 8001c08:	e080      	b.n	8001d0c <__aeabi_dsub+0x16c>
 8001c0a:	2d00      	cmp	r5, #0
 8001c0c:	dc00      	bgt.n	8001c10 <__aeabi_dsub+0x70>
 8001c0e:	e335      	b.n	800227c <__aeabi_dsub+0x6dc>
 8001c10:	4649      	mov	r1, r9
 8001c12:	2900      	cmp	r1, #0
 8001c14:	d100      	bne.n	8001c18 <__aeabi_dsub+0x78>
 8001c16:	e0df      	b.n	8001dd8 <__aeabi_dsub+0x238>
 8001c18:	4297      	cmp	r7, r2
 8001c1a:	d100      	bne.n	8001c1e <__aeabi_dsub+0x7e>
 8001c1c:	e194      	b.n	8001f48 <__aeabi_dsub+0x3a8>
 8001c1e:	4652      	mov	r2, sl
 8001c20:	2501      	movs	r5, #1
 8001c22:	2a38      	cmp	r2, #56	@ 0x38
 8001c24:	dc19      	bgt.n	8001c5a <__aeabi_dsub+0xba>
 8001c26:	2280      	movs	r2, #128	@ 0x80
 8001c28:	9b02      	ldr	r3, [sp, #8]
 8001c2a:	0412      	lsls	r2, r2, #16
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	9302      	str	r3, [sp, #8]
 8001c30:	4652      	mov	r2, sl
 8001c32:	2a1f      	cmp	r2, #31
 8001c34:	dd00      	ble.n	8001c38 <__aeabi_dsub+0x98>
 8001c36:	e1e3      	b.n	8002000 <__aeabi_dsub+0x460>
 8001c38:	4653      	mov	r3, sl
 8001c3a:	2220      	movs	r2, #32
 8001c3c:	4661      	mov	r1, ip
 8001c3e:	9d02      	ldr	r5, [sp, #8]
 8001c40:	1ad2      	subs	r2, r2, r3
 8001c42:	4095      	lsls	r5, r2
 8001c44:	40d9      	lsrs	r1, r3
 8001c46:	430d      	orrs	r5, r1
 8001c48:	4661      	mov	r1, ip
 8001c4a:	4091      	lsls	r1, r2
 8001c4c:	000a      	movs	r2, r1
 8001c4e:	1e51      	subs	r1, r2, #1
 8001c50:	418a      	sbcs	r2, r1
 8001c52:	4315      	orrs	r5, r2
 8001c54:	9a02      	ldr	r2, [sp, #8]
 8001c56:	40da      	lsrs	r2, r3
 8001c58:	1aa4      	subs	r4, r4, r2
 8001c5a:	1b45      	subs	r5, r0, r5
 8001c5c:	42a8      	cmp	r0, r5
 8001c5e:	4180      	sbcs	r0, r0
 8001c60:	4240      	negs	r0, r0
 8001c62:	1a24      	subs	r4, r4, r0
 8001c64:	0223      	lsls	r3, r4, #8
 8001c66:	d400      	bmi.n	8001c6a <__aeabi_dsub+0xca>
 8001c68:	e13d      	b.n	8001ee6 <__aeabi_dsub+0x346>
 8001c6a:	0264      	lsls	r4, r4, #9
 8001c6c:	0a64      	lsrs	r4, r4, #9
 8001c6e:	2c00      	cmp	r4, #0
 8001c70:	d100      	bne.n	8001c74 <__aeabi_dsub+0xd4>
 8001c72:	e147      	b.n	8001f04 <__aeabi_dsub+0x364>
 8001c74:	0020      	movs	r0, r4
 8001c76:	f7fe fbfb 	bl	8000470 <__clzsi2>
 8001c7a:	0003      	movs	r3, r0
 8001c7c:	3b08      	subs	r3, #8
 8001c7e:	2120      	movs	r1, #32
 8001c80:	0028      	movs	r0, r5
 8001c82:	1aca      	subs	r2, r1, r3
 8001c84:	40d0      	lsrs	r0, r2
 8001c86:	409c      	lsls	r4, r3
 8001c88:	0002      	movs	r2, r0
 8001c8a:	409d      	lsls	r5, r3
 8001c8c:	4322      	orrs	r2, r4
 8001c8e:	429f      	cmp	r7, r3
 8001c90:	dd00      	ble.n	8001c94 <__aeabi_dsub+0xf4>
 8001c92:	e177      	b.n	8001f84 <__aeabi_dsub+0x3e4>
 8001c94:	1bd8      	subs	r0, r3, r7
 8001c96:	3001      	adds	r0, #1
 8001c98:	1a09      	subs	r1, r1, r0
 8001c9a:	002c      	movs	r4, r5
 8001c9c:	408d      	lsls	r5, r1
 8001c9e:	40c4      	lsrs	r4, r0
 8001ca0:	1e6b      	subs	r3, r5, #1
 8001ca2:	419d      	sbcs	r5, r3
 8001ca4:	0013      	movs	r3, r2
 8001ca6:	40c2      	lsrs	r2, r0
 8001ca8:	408b      	lsls	r3, r1
 8001caa:	4325      	orrs	r5, r4
 8001cac:	2700      	movs	r7, #0
 8001cae:	0014      	movs	r4, r2
 8001cb0:	431d      	orrs	r5, r3
 8001cb2:	076b      	lsls	r3, r5, #29
 8001cb4:	d009      	beq.n	8001cca <__aeabi_dsub+0x12a>
 8001cb6:	230f      	movs	r3, #15
 8001cb8:	402b      	ands	r3, r5
 8001cba:	2b04      	cmp	r3, #4
 8001cbc:	d005      	beq.n	8001cca <__aeabi_dsub+0x12a>
 8001cbe:	1d2b      	adds	r3, r5, #4
 8001cc0:	42ab      	cmp	r3, r5
 8001cc2:	41ad      	sbcs	r5, r5
 8001cc4:	426d      	negs	r5, r5
 8001cc6:	1964      	adds	r4, r4, r5
 8001cc8:	001d      	movs	r5, r3
 8001cca:	0223      	lsls	r3, r4, #8
 8001ccc:	d400      	bmi.n	8001cd0 <__aeabi_dsub+0x130>
 8001cce:	e140      	b.n	8001f52 <__aeabi_dsub+0x3b2>
 8001cd0:	4a88      	ldr	r2, [pc, #544]	@ (8001ef4 <__aeabi_dsub+0x354>)
 8001cd2:	3701      	adds	r7, #1
 8001cd4:	4297      	cmp	r7, r2
 8001cd6:	d100      	bne.n	8001cda <__aeabi_dsub+0x13a>
 8001cd8:	e101      	b.n	8001ede <__aeabi_dsub+0x33e>
 8001cda:	2601      	movs	r6, #1
 8001cdc:	4643      	mov	r3, r8
 8001cde:	4986      	ldr	r1, [pc, #536]	@ (8001ef8 <__aeabi_dsub+0x358>)
 8001ce0:	08ed      	lsrs	r5, r5, #3
 8001ce2:	4021      	ands	r1, r4
 8001ce4:	074a      	lsls	r2, r1, #29
 8001ce6:	432a      	orrs	r2, r5
 8001ce8:	057c      	lsls	r4, r7, #21
 8001cea:	024d      	lsls	r5, r1, #9
 8001cec:	0b2d      	lsrs	r5, r5, #12
 8001cee:	0d64      	lsrs	r4, r4, #21
 8001cf0:	401e      	ands	r6, r3
 8001cf2:	0524      	lsls	r4, r4, #20
 8001cf4:	432c      	orrs	r4, r5
 8001cf6:	07f6      	lsls	r6, r6, #31
 8001cf8:	4334      	orrs	r4, r6
 8001cfa:	0010      	movs	r0, r2
 8001cfc:	0021      	movs	r1, r4
 8001cfe:	b005      	add	sp, #20
 8001d00:	bcf0      	pop	{r4, r5, r6, r7}
 8001d02:	46bb      	mov	fp, r7
 8001d04:	46b2      	mov	sl, r6
 8001d06:	46a9      	mov	r9, r5
 8001d08:	46a0      	mov	r8, r4
 8001d0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d0c:	2d00      	cmp	r5, #0
 8001d0e:	dc00      	bgt.n	8001d12 <__aeabi_dsub+0x172>
 8001d10:	e2d0      	b.n	80022b4 <__aeabi_dsub+0x714>
 8001d12:	4649      	mov	r1, r9
 8001d14:	2900      	cmp	r1, #0
 8001d16:	d000      	beq.n	8001d1a <__aeabi_dsub+0x17a>
 8001d18:	e0d4      	b.n	8001ec4 <__aeabi_dsub+0x324>
 8001d1a:	4661      	mov	r1, ip
 8001d1c:	9b02      	ldr	r3, [sp, #8]
 8001d1e:	4319      	orrs	r1, r3
 8001d20:	d100      	bne.n	8001d24 <__aeabi_dsub+0x184>
 8001d22:	e12b      	b.n	8001f7c <__aeabi_dsub+0x3dc>
 8001d24:	1e69      	subs	r1, r5, #1
 8001d26:	2d01      	cmp	r5, #1
 8001d28:	d100      	bne.n	8001d2c <__aeabi_dsub+0x18c>
 8001d2a:	e1d9      	b.n	80020e0 <__aeabi_dsub+0x540>
 8001d2c:	4295      	cmp	r5, r2
 8001d2e:	d100      	bne.n	8001d32 <__aeabi_dsub+0x192>
 8001d30:	e10a      	b.n	8001f48 <__aeabi_dsub+0x3a8>
 8001d32:	2501      	movs	r5, #1
 8001d34:	2938      	cmp	r1, #56	@ 0x38
 8001d36:	dc17      	bgt.n	8001d68 <__aeabi_dsub+0x1c8>
 8001d38:	468a      	mov	sl, r1
 8001d3a:	4653      	mov	r3, sl
 8001d3c:	2b1f      	cmp	r3, #31
 8001d3e:	dd00      	ble.n	8001d42 <__aeabi_dsub+0x1a2>
 8001d40:	e1e7      	b.n	8002112 <__aeabi_dsub+0x572>
 8001d42:	2220      	movs	r2, #32
 8001d44:	1ad2      	subs	r2, r2, r3
 8001d46:	9b02      	ldr	r3, [sp, #8]
 8001d48:	4661      	mov	r1, ip
 8001d4a:	4093      	lsls	r3, r2
 8001d4c:	001d      	movs	r5, r3
 8001d4e:	4653      	mov	r3, sl
 8001d50:	40d9      	lsrs	r1, r3
 8001d52:	4663      	mov	r3, ip
 8001d54:	4093      	lsls	r3, r2
 8001d56:	001a      	movs	r2, r3
 8001d58:	430d      	orrs	r5, r1
 8001d5a:	1e51      	subs	r1, r2, #1
 8001d5c:	418a      	sbcs	r2, r1
 8001d5e:	4653      	mov	r3, sl
 8001d60:	4315      	orrs	r5, r2
 8001d62:	9a02      	ldr	r2, [sp, #8]
 8001d64:	40da      	lsrs	r2, r3
 8001d66:	18a4      	adds	r4, r4, r2
 8001d68:	182d      	adds	r5, r5, r0
 8001d6a:	4285      	cmp	r5, r0
 8001d6c:	4180      	sbcs	r0, r0
 8001d6e:	4240      	negs	r0, r0
 8001d70:	1824      	adds	r4, r4, r0
 8001d72:	0223      	lsls	r3, r4, #8
 8001d74:	d400      	bmi.n	8001d78 <__aeabi_dsub+0x1d8>
 8001d76:	e0b6      	b.n	8001ee6 <__aeabi_dsub+0x346>
 8001d78:	4b5e      	ldr	r3, [pc, #376]	@ (8001ef4 <__aeabi_dsub+0x354>)
 8001d7a:	3701      	adds	r7, #1
 8001d7c:	429f      	cmp	r7, r3
 8001d7e:	d100      	bne.n	8001d82 <__aeabi_dsub+0x1e2>
 8001d80:	e0ad      	b.n	8001ede <__aeabi_dsub+0x33e>
 8001d82:	2101      	movs	r1, #1
 8001d84:	4b5c      	ldr	r3, [pc, #368]	@ (8001ef8 <__aeabi_dsub+0x358>)
 8001d86:	086a      	lsrs	r2, r5, #1
 8001d88:	401c      	ands	r4, r3
 8001d8a:	4029      	ands	r1, r5
 8001d8c:	430a      	orrs	r2, r1
 8001d8e:	07e5      	lsls	r5, r4, #31
 8001d90:	4315      	orrs	r5, r2
 8001d92:	0864      	lsrs	r4, r4, #1
 8001d94:	e78d      	b.n	8001cb2 <__aeabi_dsub+0x112>
 8001d96:	4a59      	ldr	r2, [pc, #356]	@ (8001efc <__aeabi_dsub+0x35c>)
 8001d98:	9b02      	ldr	r3, [sp, #8]
 8001d9a:	4692      	mov	sl, r2
 8001d9c:	4662      	mov	r2, ip
 8001d9e:	44ba      	add	sl, r7
 8001da0:	431a      	orrs	r2, r3
 8001da2:	d02c      	beq.n	8001dfe <__aeabi_dsub+0x25e>
 8001da4:	428e      	cmp	r6, r1
 8001da6:	d02e      	beq.n	8001e06 <__aeabi_dsub+0x266>
 8001da8:	4652      	mov	r2, sl
 8001daa:	2a00      	cmp	r2, #0
 8001dac:	d060      	beq.n	8001e70 <__aeabi_dsub+0x2d0>
 8001dae:	2f00      	cmp	r7, #0
 8001db0:	d100      	bne.n	8001db4 <__aeabi_dsub+0x214>
 8001db2:	e0db      	b.n	8001f6c <__aeabi_dsub+0x3cc>
 8001db4:	4663      	mov	r3, ip
 8001db6:	000e      	movs	r6, r1
 8001db8:	9c02      	ldr	r4, [sp, #8]
 8001dba:	08d8      	lsrs	r0, r3, #3
 8001dbc:	0762      	lsls	r2, r4, #29
 8001dbe:	4302      	orrs	r2, r0
 8001dc0:	08e4      	lsrs	r4, r4, #3
 8001dc2:	0013      	movs	r3, r2
 8001dc4:	4323      	orrs	r3, r4
 8001dc6:	d100      	bne.n	8001dca <__aeabi_dsub+0x22a>
 8001dc8:	e254      	b.n	8002274 <__aeabi_dsub+0x6d4>
 8001dca:	2580      	movs	r5, #128	@ 0x80
 8001dcc:	032d      	lsls	r5, r5, #12
 8001dce:	4325      	orrs	r5, r4
 8001dd0:	032d      	lsls	r5, r5, #12
 8001dd2:	4c48      	ldr	r4, [pc, #288]	@ (8001ef4 <__aeabi_dsub+0x354>)
 8001dd4:	0b2d      	lsrs	r5, r5, #12
 8001dd6:	e78c      	b.n	8001cf2 <__aeabi_dsub+0x152>
 8001dd8:	4661      	mov	r1, ip
 8001dda:	9b02      	ldr	r3, [sp, #8]
 8001ddc:	4319      	orrs	r1, r3
 8001dde:	d100      	bne.n	8001de2 <__aeabi_dsub+0x242>
 8001de0:	e0cc      	b.n	8001f7c <__aeabi_dsub+0x3dc>
 8001de2:	0029      	movs	r1, r5
 8001de4:	3901      	subs	r1, #1
 8001de6:	2d01      	cmp	r5, #1
 8001de8:	d100      	bne.n	8001dec <__aeabi_dsub+0x24c>
 8001dea:	e188      	b.n	80020fe <__aeabi_dsub+0x55e>
 8001dec:	4295      	cmp	r5, r2
 8001dee:	d100      	bne.n	8001df2 <__aeabi_dsub+0x252>
 8001df0:	e0aa      	b.n	8001f48 <__aeabi_dsub+0x3a8>
 8001df2:	2501      	movs	r5, #1
 8001df4:	2938      	cmp	r1, #56	@ 0x38
 8001df6:	dd00      	ble.n	8001dfa <__aeabi_dsub+0x25a>
 8001df8:	e72f      	b.n	8001c5a <__aeabi_dsub+0xba>
 8001dfa:	468a      	mov	sl, r1
 8001dfc:	e718      	b.n	8001c30 <__aeabi_dsub+0x90>
 8001dfe:	2201      	movs	r2, #1
 8001e00:	4051      	eors	r1, r2
 8001e02:	428e      	cmp	r6, r1
 8001e04:	d1d0      	bne.n	8001da8 <__aeabi_dsub+0x208>
 8001e06:	4653      	mov	r3, sl
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d100      	bne.n	8001e0e <__aeabi_dsub+0x26e>
 8001e0c:	e0be      	b.n	8001f8c <__aeabi_dsub+0x3ec>
 8001e0e:	2f00      	cmp	r7, #0
 8001e10:	d000      	beq.n	8001e14 <__aeabi_dsub+0x274>
 8001e12:	e138      	b.n	8002086 <__aeabi_dsub+0x4e6>
 8001e14:	46ca      	mov	sl, r9
 8001e16:	0022      	movs	r2, r4
 8001e18:	4302      	orrs	r2, r0
 8001e1a:	d100      	bne.n	8001e1e <__aeabi_dsub+0x27e>
 8001e1c:	e1e2      	b.n	80021e4 <__aeabi_dsub+0x644>
 8001e1e:	4653      	mov	r3, sl
 8001e20:	1e59      	subs	r1, r3, #1
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d100      	bne.n	8001e28 <__aeabi_dsub+0x288>
 8001e26:	e20d      	b.n	8002244 <__aeabi_dsub+0x6a4>
 8001e28:	4a32      	ldr	r2, [pc, #200]	@ (8001ef4 <__aeabi_dsub+0x354>)
 8001e2a:	4592      	cmp	sl, r2
 8001e2c:	d100      	bne.n	8001e30 <__aeabi_dsub+0x290>
 8001e2e:	e1d2      	b.n	80021d6 <__aeabi_dsub+0x636>
 8001e30:	2701      	movs	r7, #1
 8001e32:	2938      	cmp	r1, #56	@ 0x38
 8001e34:	dc13      	bgt.n	8001e5e <__aeabi_dsub+0x2be>
 8001e36:	291f      	cmp	r1, #31
 8001e38:	dd00      	ble.n	8001e3c <__aeabi_dsub+0x29c>
 8001e3a:	e1ee      	b.n	800221a <__aeabi_dsub+0x67a>
 8001e3c:	2220      	movs	r2, #32
 8001e3e:	9b02      	ldr	r3, [sp, #8]
 8001e40:	1a52      	subs	r2, r2, r1
 8001e42:	0025      	movs	r5, r4
 8001e44:	0007      	movs	r7, r0
 8001e46:	469a      	mov	sl, r3
 8001e48:	40cc      	lsrs	r4, r1
 8001e4a:	4090      	lsls	r0, r2
 8001e4c:	4095      	lsls	r5, r2
 8001e4e:	40cf      	lsrs	r7, r1
 8001e50:	44a2      	add	sl, r4
 8001e52:	1e42      	subs	r2, r0, #1
 8001e54:	4190      	sbcs	r0, r2
 8001e56:	4653      	mov	r3, sl
 8001e58:	432f      	orrs	r7, r5
 8001e5a:	4307      	orrs	r7, r0
 8001e5c:	9302      	str	r3, [sp, #8]
 8001e5e:	003d      	movs	r5, r7
 8001e60:	4465      	add	r5, ip
 8001e62:	4565      	cmp	r5, ip
 8001e64:	4192      	sbcs	r2, r2
 8001e66:	9b02      	ldr	r3, [sp, #8]
 8001e68:	4252      	negs	r2, r2
 8001e6a:	464f      	mov	r7, r9
 8001e6c:	18d4      	adds	r4, r2, r3
 8001e6e:	e780      	b.n	8001d72 <__aeabi_dsub+0x1d2>
 8001e70:	4a23      	ldr	r2, [pc, #140]	@ (8001f00 <__aeabi_dsub+0x360>)
 8001e72:	1c7d      	adds	r5, r7, #1
 8001e74:	4215      	tst	r5, r2
 8001e76:	d000      	beq.n	8001e7a <__aeabi_dsub+0x2da>
 8001e78:	e0aa      	b.n	8001fd0 <__aeabi_dsub+0x430>
 8001e7a:	4662      	mov	r2, ip
 8001e7c:	0025      	movs	r5, r4
 8001e7e:	9b02      	ldr	r3, [sp, #8]
 8001e80:	4305      	orrs	r5, r0
 8001e82:	431a      	orrs	r2, r3
 8001e84:	2f00      	cmp	r7, #0
 8001e86:	d000      	beq.n	8001e8a <__aeabi_dsub+0x2ea>
 8001e88:	e0f5      	b.n	8002076 <__aeabi_dsub+0x4d6>
 8001e8a:	2d00      	cmp	r5, #0
 8001e8c:	d100      	bne.n	8001e90 <__aeabi_dsub+0x2f0>
 8001e8e:	e16b      	b.n	8002168 <__aeabi_dsub+0x5c8>
 8001e90:	2a00      	cmp	r2, #0
 8001e92:	d100      	bne.n	8001e96 <__aeabi_dsub+0x2f6>
 8001e94:	e152      	b.n	800213c <__aeabi_dsub+0x59c>
 8001e96:	4663      	mov	r3, ip
 8001e98:	1ac5      	subs	r5, r0, r3
 8001e9a:	9b02      	ldr	r3, [sp, #8]
 8001e9c:	1ae2      	subs	r2, r4, r3
 8001e9e:	42a8      	cmp	r0, r5
 8001ea0:	419b      	sbcs	r3, r3
 8001ea2:	425b      	negs	r3, r3
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	021a      	lsls	r2, r3, #8
 8001ea8:	d400      	bmi.n	8001eac <__aeabi_dsub+0x30c>
 8001eaa:	e1d5      	b.n	8002258 <__aeabi_dsub+0x6b8>
 8001eac:	4663      	mov	r3, ip
 8001eae:	1a1d      	subs	r5, r3, r0
 8001eb0:	45ac      	cmp	ip, r5
 8001eb2:	4192      	sbcs	r2, r2
 8001eb4:	2601      	movs	r6, #1
 8001eb6:	9b02      	ldr	r3, [sp, #8]
 8001eb8:	4252      	negs	r2, r2
 8001eba:	1b1c      	subs	r4, r3, r4
 8001ebc:	4688      	mov	r8, r1
 8001ebe:	1aa4      	subs	r4, r4, r2
 8001ec0:	400e      	ands	r6, r1
 8001ec2:	e6f6      	b.n	8001cb2 <__aeabi_dsub+0x112>
 8001ec4:	4297      	cmp	r7, r2
 8001ec6:	d03f      	beq.n	8001f48 <__aeabi_dsub+0x3a8>
 8001ec8:	4652      	mov	r2, sl
 8001eca:	2501      	movs	r5, #1
 8001ecc:	2a38      	cmp	r2, #56	@ 0x38
 8001ece:	dd00      	ble.n	8001ed2 <__aeabi_dsub+0x332>
 8001ed0:	e74a      	b.n	8001d68 <__aeabi_dsub+0x1c8>
 8001ed2:	2280      	movs	r2, #128	@ 0x80
 8001ed4:	9b02      	ldr	r3, [sp, #8]
 8001ed6:	0412      	lsls	r2, r2, #16
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	9302      	str	r3, [sp, #8]
 8001edc:	e72d      	b.n	8001d3a <__aeabi_dsub+0x19a>
 8001ede:	003c      	movs	r4, r7
 8001ee0:	2500      	movs	r5, #0
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	e705      	b.n	8001cf2 <__aeabi_dsub+0x152>
 8001ee6:	2307      	movs	r3, #7
 8001ee8:	402b      	ands	r3, r5
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d000      	beq.n	8001ef0 <__aeabi_dsub+0x350>
 8001eee:	e6e2      	b.n	8001cb6 <__aeabi_dsub+0x116>
 8001ef0:	e06b      	b.n	8001fca <__aeabi_dsub+0x42a>
 8001ef2:	46c0      	nop			@ (mov r8, r8)
 8001ef4:	000007ff 	.word	0x000007ff
 8001ef8:	ff7fffff 	.word	0xff7fffff
 8001efc:	fffff801 	.word	0xfffff801
 8001f00:	000007fe 	.word	0x000007fe
 8001f04:	0028      	movs	r0, r5
 8001f06:	f7fe fab3 	bl	8000470 <__clzsi2>
 8001f0a:	0003      	movs	r3, r0
 8001f0c:	3318      	adds	r3, #24
 8001f0e:	2b1f      	cmp	r3, #31
 8001f10:	dc00      	bgt.n	8001f14 <__aeabi_dsub+0x374>
 8001f12:	e6b4      	b.n	8001c7e <__aeabi_dsub+0xde>
 8001f14:	002a      	movs	r2, r5
 8001f16:	3808      	subs	r0, #8
 8001f18:	4082      	lsls	r2, r0
 8001f1a:	429f      	cmp	r7, r3
 8001f1c:	dd00      	ble.n	8001f20 <__aeabi_dsub+0x380>
 8001f1e:	e0b9      	b.n	8002094 <__aeabi_dsub+0x4f4>
 8001f20:	1bdb      	subs	r3, r3, r7
 8001f22:	1c58      	adds	r0, r3, #1
 8001f24:	281f      	cmp	r0, #31
 8001f26:	dc00      	bgt.n	8001f2a <__aeabi_dsub+0x38a>
 8001f28:	e1a0      	b.n	800226c <__aeabi_dsub+0x6cc>
 8001f2a:	0015      	movs	r5, r2
 8001f2c:	3b1f      	subs	r3, #31
 8001f2e:	40dd      	lsrs	r5, r3
 8001f30:	2820      	cmp	r0, #32
 8001f32:	d005      	beq.n	8001f40 <__aeabi_dsub+0x3a0>
 8001f34:	2340      	movs	r3, #64	@ 0x40
 8001f36:	1a1b      	subs	r3, r3, r0
 8001f38:	409a      	lsls	r2, r3
 8001f3a:	1e53      	subs	r3, r2, #1
 8001f3c:	419a      	sbcs	r2, r3
 8001f3e:	4315      	orrs	r5, r2
 8001f40:	2307      	movs	r3, #7
 8001f42:	2700      	movs	r7, #0
 8001f44:	402b      	ands	r3, r5
 8001f46:	e7d0      	b.n	8001eea <__aeabi_dsub+0x34a>
 8001f48:	08c0      	lsrs	r0, r0, #3
 8001f4a:	0762      	lsls	r2, r4, #29
 8001f4c:	4302      	orrs	r2, r0
 8001f4e:	08e4      	lsrs	r4, r4, #3
 8001f50:	e737      	b.n	8001dc2 <__aeabi_dsub+0x222>
 8001f52:	08ea      	lsrs	r2, r5, #3
 8001f54:	0763      	lsls	r3, r4, #29
 8001f56:	431a      	orrs	r2, r3
 8001f58:	4bd3      	ldr	r3, [pc, #844]	@ (80022a8 <__aeabi_dsub+0x708>)
 8001f5a:	08e4      	lsrs	r4, r4, #3
 8001f5c:	429f      	cmp	r7, r3
 8001f5e:	d100      	bne.n	8001f62 <__aeabi_dsub+0x3c2>
 8001f60:	e72f      	b.n	8001dc2 <__aeabi_dsub+0x222>
 8001f62:	0324      	lsls	r4, r4, #12
 8001f64:	0b25      	lsrs	r5, r4, #12
 8001f66:	057c      	lsls	r4, r7, #21
 8001f68:	0d64      	lsrs	r4, r4, #21
 8001f6a:	e6c2      	b.n	8001cf2 <__aeabi_dsub+0x152>
 8001f6c:	46ca      	mov	sl, r9
 8001f6e:	0022      	movs	r2, r4
 8001f70:	4302      	orrs	r2, r0
 8001f72:	d158      	bne.n	8002026 <__aeabi_dsub+0x486>
 8001f74:	4663      	mov	r3, ip
 8001f76:	000e      	movs	r6, r1
 8001f78:	9c02      	ldr	r4, [sp, #8]
 8001f7a:	9303      	str	r3, [sp, #12]
 8001f7c:	9b03      	ldr	r3, [sp, #12]
 8001f7e:	4657      	mov	r7, sl
 8001f80:	08da      	lsrs	r2, r3, #3
 8001f82:	e7e7      	b.n	8001f54 <__aeabi_dsub+0x3b4>
 8001f84:	4cc9      	ldr	r4, [pc, #804]	@ (80022ac <__aeabi_dsub+0x70c>)
 8001f86:	1aff      	subs	r7, r7, r3
 8001f88:	4014      	ands	r4, r2
 8001f8a:	e692      	b.n	8001cb2 <__aeabi_dsub+0x112>
 8001f8c:	4dc8      	ldr	r5, [pc, #800]	@ (80022b0 <__aeabi_dsub+0x710>)
 8001f8e:	1c7a      	adds	r2, r7, #1
 8001f90:	422a      	tst	r2, r5
 8001f92:	d000      	beq.n	8001f96 <__aeabi_dsub+0x3f6>
 8001f94:	e084      	b.n	80020a0 <__aeabi_dsub+0x500>
 8001f96:	0022      	movs	r2, r4
 8001f98:	4302      	orrs	r2, r0
 8001f9a:	2f00      	cmp	r7, #0
 8001f9c:	d000      	beq.n	8001fa0 <__aeabi_dsub+0x400>
 8001f9e:	e0ef      	b.n	8002180 <__aeabi_dsub+0x5e0>
 8001fa0:	2a00      	cmp	r2, #0
 8001fa2:	d100      	bne.n	8001fa6 <__aeabi_dsub+0x406>
 8001fa4:	e0e5      	b.n	8002172 <__aeabi_dsub+0x5d2>
 8001fa6:	4662      	mov	r2, ip
 8001fa8:	9902      	ldr	r1, [sp, #8]
 8001faa:	430a      	orrs	r2, r1
 8001fac:	d100      	bne.n	8001fb0 <__aeabi_dsub+0x410>
 8001fae:	e0c5      	b.n	800213c <__aeabi_dsub+0x59c>
 8001fb0:	4663      	mov	r3, ip
 8001fb2:	18c5      	adds	r5, r0, r3
 8001fb4:	468c      	mov	ip, r1
 8001fb6:	4285      	cmp	r5, r0
 8001fb8:	4180      	sbcs	r0, r0
 8001fba:	4464      	add	r4, ip
 8001fbc:	4240      	negs	r0, r0
 8001fbe:	1824      	adds	r4, r4, r0
 8001fc0:	0223      	lsls	r3, r4, #8
 8001fc2:	d502      	bpl.n	8001fca <__aeabi_dsub+0x42a>
 8001fc4:	4bb9      	ldr	r3, [pc, #740]	@ (80022ac <__aeabi_dsub+0x70c>)
 8001fc6:	3701      	adds	r7, #1
 8001fc8:	401c      	ands	r4, r3
 8001fca:	46ba      	mov	sl, r7
 8001fcc:	9503      	str	r5, [sp, #12]
 8001fce:	e7d5      	b.n	8001f7c <__aeabi_dsub+0x3dc>
 8001fd0:	4662      	mov	r2, ip
 8001fd2:	1a85      	subs	r5, r0, r2
 8001fd4:	42a8      	cmp	r0, r5
 8001fd6:	4192      	sbcs	r2, r2
 8001fd8:	4252      	negs	r2, r2
 8001fda:	4691      	mov	r9, r2
 8001fdc:	9b02      	ldr	r3, [sp, #8]
 8001fde:	1ae3      	subs	r3, r4, r3
 8001fe0:	001a      	movs	r2, r3
 8001fe2:	464b      	mov	r3, r9
 8001fe4:	1ad2      	subs	r2, r2, r3
 8001fe6:	0013      	movs	r3, r2
 8001fe8:	4691      	mov	r9, r2
 8001fea:	021a      	lsls	r2, r3, #8
 8001fec:	d46c      	bmi.n	80020c8 <__aeabi_dsub+0x528>
 8001fee:	464a      	mov	r2, r9
 8001ff0:	464c      	mov	r4, r9
 8001ff2:	432a      	orrs	r2, r5
 8001ff4:	d000      	beq.n	8001ff8 <__aeabi_dsub+0x458>
 8001ff6:	e63a      	b.n	8001c6e <__aeabi_dsub+0xce>
 8001ff8:	2600      	movs	r6, #0
 8001ffa:	2400      	movs	r4, #0
 8001ffc:	2500      	movs	r5, #0
 8001ffe:	e678      	b.n	8001cf2 <__aeabi_dsub+0x152>
 8002000:	9902      	ldr	r1, [sp, #8]
 8002002:	4653      	mov	r3, sl
 8002004:	000d      	movs	r5, r1
 8002006:	3a20      	subs	r2, #32
 8002008:	40d5      	lsrs	r5, r2
 800200a:	2b20      	cmp	r3, #32
 800200c:	d006      	beq.n	800201c <__aeabi_dsub+0x47c>
 800200e:	2240      	movs	r2, #64	@ 0x40
 8002010:	1ad2      	subs	r2, r2, r3
 8002012:	000b      	movs	r3, r1
 8002014:	4093      	lsls	r3, r2
 8002016:	4662      	mov	r2, ip
 8002018:	431a      	orrs	r2, r3
 800201a:	4693      	mov	fp, r2
 800201c:	465b      	mov	r3, fp
 800201e:	1e5a      	subs	r2, r3, #1
 8002020:	4193      	sbcs	r3, r2
 8002022:	431d      	orrs	r5, r3
 8002024:	e619      	b.n	8001c5a <__aeabi_dsub+0xba>
 8002026:	4653      	mov	r3, sl
 8002028:	1e5a      	subs	r2, r3, #1
 800202a:	2b01      	cmp	r3, #1
 800202c:	d100      	bne.n	8002030 <__aeabi_dsub+0x490>
 800202e:	e0c6      	b.n	80021be <__aeabi_dsub+0x61e>
 8002030:	4e9d      	ldr	r6, [pc, #628]	@ (80022a8 <__aeabi_dsub+0x708>)
 8002032:	45b2      	cmp	sl, r6
 8002034:	d100      	bne.n	8002038 <__aeabi_dsub+0x498>
 8002036:	e6bd      	b.n	8001db4 <__aeabi_dsub+0x214>
 8002038:	4688      	mov	r8, r1
 800203a:	000e      	movs	r6, r1
 800203c:	2501      	movs	r5, #1
 800203e:	2a38      	cmp	r2, #56	@ 0x38
 8002040:	dc10      	bgt.n	8002064 <__aeabi_dsub+0x4c4>
 8002042:	2a1f      	cmp	r2, #31
 8002044:	dc7f      	bgt.n	8002146 <__aeabi_dsub+0x5a6>
 8002046:	2120      	movs	r1, #32
 8002048:	0025      	movs	r5, r4
 800204a:	1a89      	subs	r1, r1, r2
 800204c:	0007      	movs	r7, r0
 800204e:	4088      	lsls	r0, r1
 8002050:	408d      	lsls	r5, r1
 8002052:	40d7      	lsrs	r7, r2
 8002054:	40d4      	lsrs	r4, r2
 8002056:	1e41      	subs	r1, r0, #1
 8002058:	4188      	sbcs	r0, r1
 800205a:	9b02      	ldr	r3, [sp, #8]
 800205c:	433d      	orrs	r5, r7
 800205e:	1b1b      	subs	r3, r3, r4
 8002060:	4305      	orrs	r5, r0
 8002062:	9302      	str	r3, [sp, #8]
 8002064:	4662      	mov	r2, ip
 8002066:	1b55      	subs	r5, r2, r5
 8002068:	45ac      	cmp	ip, r5
 800206a:	4192      	sbcs	r2, r2
 800206c:	9b02      	ldr	r3, [sp, #8]
 800206e:	4252      	negs	r2, r2
 8002070:	464f      	mov	r7, r9
 8002072:	1a9c      	subs	r4, r3, r2
 8002074:	e5f6      	b.n	8001c64 <__aeabi_dsub+0xc4>
 8002076:	2d00      	cmp	r5, #0
 8002078:	d000      	beq.n	800207c <__aeabi_dsub+0x4dc>
 800207a:	e0b7      	b.n	80021ec <__aeabi_dsub+0x64c>
 800207c:	2a00      	cmp	r2, #0
 800207e:	d100      	bne.n	8002082 <__aeabi_dsub+0x4e2>
 8002080:	e0f0      	b.n	8002264 <__aeabi_dsub+0x6c4>
 8002082:	2601      	movs	r6, #1
 8002084:	400e      	ands	r6, r1
 8002086:	4663      	mov	r3, ip
 8002088:	9802      	ldr	r0, [sp, #8]
 800208a:	08d9      	lsrs	r1, r3, #3
 800208c:	0742      	lsls	r2, r0, #29
 800208e:	430a      	orrs	r2, r1
 8002090:	08c4      	lsrs	r4, r0, #3
 8002092:	e696      	b.n	8001dc2 <__aeabi_dsub+0x222>
 8002094:	4c85      	ldr	r4, [pc, #532]	@ (80022ac <__aeabi_dsub+0x70c>)
 8002096:	1aff      	subs	r7, r7, r3
 8002098:	4014      	ands	r4, r2
 800209a:	0762      	lsls	r2, r4, #29
 800209c:	08e4      	lsrs	r4, r4, #3
 800209e:	e760      	b.n	8001f62 <__aeabi_dsub+0x3c2>
 80020a0:	4981      	ldr	r1, [pc, #516]	@ (80022a8 <__aeabi_dsub+0x708>)
 80020a2:	428a      	cmp	r2, r1
 80020a4:	d100      	bne.n	80020a8 <__aeabi_dsub+0x508>
 80020a6:	e0c9      	b.n	800223c <__aeabi_dsub+0x69c>
 80020a8:	4663      	mov	r3, ip
 80020aa:	18c1      	adds	r1, r0, r3
 80020ac:	4281      	cmp	r1, r0
 80020ae:	4180      	sbcs	r0, r0
 80020b0:	9b02      	ldr	r3, [sp, #8]
 80020b2:	4240      	negs	r0, r0
 80020b4:	18e3      	adds	r3, r4, r3
 80020b6:	181b      	adds	r3, r3, r0
 80020b8:	07dd      	lsls	r5, r3, #31
 80020ba:	085c      	lsrs	r4, r3, #1
 80020bc:	2307      	movs	r3, #7
 80020be:	0849      	lsrs	r1, r1, #1
 80020c0:	430d      	orrs	r5, r1
 80020c2:	0017      	movs	r7, r2
 80020c4:	402b      	ands	r3, r5
 80020c6:	e710      	b.n	8001eea <__aeabi_dsub+0x34a>
 80020c8:	4663      	mov	r3, ip
 80020ca:	1a1d      	subs	r5, r3, r0
 80020cc:	45ac      	cmp	ip, r5
 80020ce:	4192      	sbcs	r2, r2
 80020d0:	2601      	movs	r6, #1
 80020d2:	9b02      	ldr	r3, [sp, #8]
 80020d4:	4252      	negs	r2, r2
 80020d6:	1b1c      	subs	r4, r3, r4
 80020d8:	4688      	mov	r8, r1
 80020da:	1aa4      	subs	r4, r4, r2
 80020dc:	400e      	ands	r6, r1
 80020de:	e5c6      	b.n	8001c6e <__aeabi_dsub+0xce>
 80020e0:	4663      	mov	r3, ip
 80020e2:	18c5      	adds	r5, r0, r3
 80020e4:	9b02      	ldr	r3, [sp, #8]
 80020e6:	4285      	cmp	r5, r0
 80020e8:	4180      	sbcs	r0, r0
 80020ea:	469c      	mov	ip, r3
 80020ec:	4240      	negs	r0, r0
 80020ee:	4464      	add	r4, ip
 80020f0:	1824      	adds	r4, r4, r0
 80020f2:	2701      	movs	r7, #1
 80020f4:	0223      	lsls	r3, r4, #8
 80020f6:	d400      	bmi.n	80020fa <__aeabi_dsub+0x55a>
 80020f8:	e6f5      	b.n	8001ee6 <__aeabi_dsub+0x346>
 80020fa:	2702      	movs	r7, #2
 80020fc:	e641      	b.n	8001d82 <__aeabi_dsub+0x1e2>
 80020fe:	4663      	mov	r3, ip
 8002100:	1ac5      	subs	r5, r0, r3
 8002102:	42a8      	cmp	r0, r5
 8002104:	4180      	sbcs	r0, r0
 8002106:	9b02      	ldr	r3, [sp, #8]
 8002108:	4240      	negs	r0, r0
 800210a:	1ae4      	subs	r4, r4, r3
 800210c:	2701      	movs	r7, #1
 800210e:	1a24      	subs	r4, r4, r0
 8002110:	e5a8      	b.n	8001c64 <__aeabi_dsub+0xc4>
 8002112:	9d02      	ldr	r5, [sp, #8]
 8002114:	4652      	mov	r2, sl
 8002116:	002b      	movs	r3, r5
 8002118:	3a20      	subs	r2, #32
 800211a:	40d3      	lsrs	r3, r2
 800211c:	0019      	movs	r1, r3
 800211e:	4653      	mov	r3, sl
 8002120:	2b20      	cmp	r3, #32
 8002122:	d006      	beq.n	8002132 <__aeabi_dsub+0x592>
 8002124:	2240      	movs	r2, #64	@ 0x40
 8002126:	1ad2      	subs	r2, r2, r3
 8002128:	002b      	movs	r3, r5
 800212a:	4093      	lsls	r3, r2
 800212c:	4662      	mov	r2, ip
 800212e:	431a      	orrs	r2, r3
 8002130:	4693      	mov	fp, r2
 8002132:	465d      	mov	r5, fp
 8002134:	1e6b      	subs	r3, r5, #1
 8002136:	419d      	sbcs	r5, r3
 8002138:	430d      	orrs	r5, r1
 800213a:	e615      	b.n	8001d68 <__aeabi_dsub+0x1c8>
 800213c:	0762      	lsls	r2, r4, #29
 800213e:	08c0      	lsrs	r0, r0, #3
 8002140:	4302      	orrs	r2, r0
 8002142:	08e4      	lsrs	r4, r4, #3
 8002144:	e70d      	b.n	8001f62 <__aeabi_dsub+0x3c2>
 8002146:	0011      	movs	r1, r2
 8002148:	0027      	movs	r7, r4
 800214a:	3920      	subs	r1, #32
 800214c:	40cf      	lsrs	r7, r1
 800214e:	2a20      	cmp	r2, #32
 8002150:	d005      	beq.n	800215e <__aeabi_dsub+0x5be>
 8002152:	2140      	movs	r1, #64	@ 0x40
 8002154:	1a8a      	subs	r2, r1, r2
 8002156:	4094      	lsls	r4, r2
 8002158:	0025      	movs	r5, r4
 800215a:	4305      	orrs	r5, r0
 800215c:	9503      	str	r5, [sp, #12]
 800215e:	9d03      	ldr	r5, [sp, #12]
 8002160:	1e6a      	subs	r2, r5, #1
 8002162:	4195      	sbcs	r5, r2
 8002164:	433d      	orrs	r5, r7
 8002166:	e77d      	b.n	8002064 <__aeabi_dsub+0x4c4>
 8002168:	2a00      	cmp	r2, #0
 800216a:	d100      	bne.n	800216e <__aeabi_dsub+0x5ce>
 800216c:	e744      	b.n	8001ff8 <__aeabi_dsub+0x458>
 800216e:	2601      	movs	r6, #1
 8002170:	400e      	ands	r6, r1
 8002172:	4663      	mov	r3, ip
 8002174:	08d9      	lsrs	r1, r3, #3
 8002176:	9b02      	ldr	r3, [sp, #8]
 8002178:	075a      	lsls	r2, r3, #29
 800217a:	430a      	orrs	r2, r1
 800217c:	08dc      	lsrs	r4, r3, #3
 800217e:	e6f0      	b.n	8001f62 <__aeabi_dsub+0x3c2>
 8002180:	2a00      	cmp	r2, #0
 8002182:	d028      	beq.n	80021d6 <__aeabi_dsub+0x636>
 8002184:	4662      	mov	r2, ip
 8002186:	9f02      	ldr	r7, [sp, #8]
 8002188:	08c0      	lsrs	r0, r0, #3
 800218a:	433a      	orrs	r2, r7
 800218c:	d100      	bne.n	8002190 <__aeabi_dsub+0x5f0>
 800218e:	e6dc      	b.n	8001f4a <__aeabi_dsub+0x3aa>
 8002190:	0762      	lsls	r2, r4, #29
 8002192:	4310      	orrs	r0, r2
 8002194:	2280      	movs	r2, #128	@ 0x80
 8002196:	08e4      	lsrs	r4, r4, #3
 8002198:	0312      	lsls	r2, r2, #12
 800219a:	4214      	tst	r4, r2
 800219c:	d009      	beq.n	80021b2 <__aeabi_dsub+0x612>
 800219e:	08fd      	lsrs	r5, r7, #3
 80021a0:	4215      	tst	r5, r2
 80021a2:	d106      	bne.n	80021b2 <__aeabi_dsub+0x612>
 80021a4:	4663      	mov	r3, ip
 80021a6:	2601      	movs	r6, #1
 80021a8:	002c      	movs	r4, r5
 80021aa:	08d8      	lsrs	r0, r3, #3
 80021ac:	077b      	lsls	r3, r7, #29
 80021ae:	4318      	orrs	r0, r3
 80021b0:	400e      	ands	r6, r1
 80021b2:	0f42      	lsrs	r2, r0, #29
 80021b4:	00c0      	lsls	r0, r0, #3
 80021b6:	08c0      	lsrs	r0, r0, #3
 80021b8:	0752      	lsls	r2, r2, #29
 80021ba:	4302      	orrs	r2, r0
 80021bc:	e601      	b.n	8001dc2 <__aeabi_dsub+0x222>
 80021be:	4663      	mov	r3, ip
 80021c0:	1a1d      	subs	r5, r3, r0
 80021c2:	45ac      	cmp	ip, r5
 80021c4:	4192      	sbcs	r2, r2
 80021c6:	9b02      	ldr	r3, [sp, #8]
 80021c8:	4252      	negs	r2, r2
 80021ca:	1b1c      	subs	r4, r3, r4
 80021cc:	000e      	movs	r6, r1
 80021ce:	4688      	mov	r8, r1
 80021d0:	2701      	movs	r7, #1
 80021d2:	1aa4      	subs	r4, r4, r2
 80021d4:	e546      	b.n	8001c64 <__aeabi_dsub+0xc4>
 80021d6:	4663      	mov	r3, ip
 80021d8:	08d9      	lsrs	r1, r3, #3
 80021da:	9b02      	ldr	r3, [sp, #8]
 80021dc:	075a      	lsls	r2, r3, #29
 80021de:	430a      	orrs	r2, r1
 80021e0:	08dc      	lsrs	r4, r3, #3
 80021e2:	e5ee      	b.n	8001dc2 <__aeabi_dsub+0x222>
 80021e4:	4663      	mov	r3, ip
 80021e6:	9c02      	ldr	r4, [sp, #8]
 80021e8:	9303      	str	r3, [sp, #12]
 80021ea:	e6c7      	b.n	8001f7c <__aeabi_dsub+0x3dc>
 80021ec:	08c0      	lsrs	r0, r0, #3
 80021ee:	2a00      	cmp	r2, #0
 80021f0:	d100      	bne.n	80021f4 <__aeabi_dsub+0x654>
 80021f2:	e6aa      	b.n	8001f4a <__aeabi_dsub+0x3aa>
 80021f4:	0762      	lsls	r2, r4, #29
 80021f6:	4310      	orrs	r0, r2
 80021f8:	2280      	movs	r2, #128	@ 0x80
 80021fa:	08e4      	lsrs	r4, r4, #3
 80021fc:	0312      	lsls	r2, r2, #12
 80021fe:	4214      	tst	r4, r2
 8002200:	d0d7      	beq.n	80021b2 <__aeabi_dsub+0x612>
 8002202:	9f02      	ldr	r7, [sp, #8]
 8002204:	08fd      	lsrs	r5, r7, #3
 8002206:	4215      	tst	r5, r2
 8002208:	d1d3      	bne.n	80021b2 <__aeabi_dsub+0x612>
 800220a:	4663      	mov	r3, ip
 800220c:	2601      	movs	r6, #1
 800220e:	08d8      	lsrs	r0, r3, #3
 8002210:	077b      	lsls	r3, r7, #29
 8002212:	002c      	movs	r4, r5
 8002214:	4318      	orrs	r0, r3
 8002216:	400e      	ands	r6, r1
 8002218:	e7cb      	b.n	80021b2 <__aeabi_dsub+0x612>
 800221a:	000a      	movs	r2, r1
 800221c:	0027      	movs	r7, r4
 800221e:	3a20      	subs	r2, #32
 8002220:	40d7      	lsrs	r7, r2
 8002222:	2920      	cmp	r1, #32
 8002224:	d005      	beq.n	8002232 <__aeabi_dsub+0x692>
 8002226:	2240      	movs	r2, #64	@ 0x40
 8002228:	1a52      	subs	r2, r2, r1
 800222a:	4094      	lsls	r4, r2
 800222c:	0025      	movs	r5, r4
 800222e:	4305      	orrs	r5, r0
 8002230:	9503      	str	r5, [sp, #12]
 8002232:	9d03      	ldr	r5, [sp, #12]
 8002234:	1e6a      	subs	r2, r5, #1
 8002236:	4195      	sbcs	r5, r2
 8002238:	432f      	orrs	r7, r5
 800223a:	e610      	b.n	8001e5e <__aeabi_dsub+0x2be>
 800223c:	0014      	movs	r4, r2
 800223e:	2500      	movs	r5, #0
 8002240:	2200      	movs	r2, #0
 8002242:	e556      	b.n	8001cf2 <__aeabi_dsub+0x152>
 8002244:	9b02      	ldr	r3, [sp, #8]
 8002246:	4460      	add	r0, ip
 8002248:	4699      	mov	r9, r3
 800224a:	4560      	cmp	r0, ip
 800224c:	4192      	sbcs	r2, r2
 800224e:	444c      	add	r4, r9
 8002250:	4252      	negs	r2, r2
 8002252:	0005      	movs	r5, r0
 8002254:	18a4      	adds	r4, r4, r2
 8002256:	e74c      	b.n	80020f2 <__aeabi_dsub+0x552>
 8002258:	001a      	movs	r2, r3
 800225a:	001c      	movs	r4, r3
 800225c:	432a      	orrs	r2, r5
 800225e:	d000      	beq.n	8002262 <__aeabi_dsub+0x6c2>
 8002260:	e6b3      	b.n	8001fca <__aeabi_dsub+0x42a>
 8002262:	e6c9      	b.n	8001ff8 <__aeabi_dsub+0x458>
 8002264:	2480      	movs	r4, #128	@ 0x80
 8002266:	2600      	movs	r6, #0
 8002268:	0324      	lsls	r4, r4, #12
 800226a:	e5ae      	b.n	8001dca <__aeabi_dsub+0x22a>
 800226c:	2120      	movs	r1, #32
 800226e:	2500      	movs	r5, #0
 8002270:	1a09      	subs	r1, r1, r0
 8002272:	e517      	b.n	8001ca4 <__aeabi_dsub+0x104>
 8002274:	2200      	movs	r2, #0
 8002276:	2500      	movs	r5, #0
 8002278:	4c0b      	ldr	r4, [pc, #44]	@ (80022a8 <__aeabi_dsub+0x708>)
 800227a:	e53a      	b.n	8001cf2 <__aeabi_dsub+0x152>
 800227c:	2d00      	cmp	r5, #0
 800227e:	d100      	bne.n	8002282 <__aeabi_dsub+0x6e2>
 8002280:	e5f6      	b.n	8001e70 <__aeabi_dsub+0x2d0>
 8002282:	464b      	mov	r3, r9
 8002284:	1bda      	subs	r2, r3, r7
 8002286:	4692      	mov	sl, r2
 8002288:	2f00      	cmp	r7, #0
 800228a:	d100      	bne.n	800228e <__aeabi_dsub+0x6ee>
 800228c:	e66f      	b.n	8001f6e <__aeabi_dsub+0x3ce>
 800228e:	2a38      	cmp	r2, #56	@ 0x38
 8002290:	dc05      	bgt.n	800229e <__aeabi_dsub+0x6fe>
 8002292:	2680      	movs	r6, #128	@ 0x80
 8002294:	0436      	lsls	r6, r6, #16
 8002296:	4334      	orrs	r4, r6
 8002298:	4688      	mov	r8, r1
 800229a:	000e      	movs	r6, r1
 800229c:	e6d1      	b.n	8002042 <__aeabi_dsub+0x4a2>
 800229e:	4688      	mov	r8, r1
 80022a0:	000e      	movs	r6, r1
 80022a2:	2501      	movs	r5, #1
 80022a4:	e6de      	b.n	8002064 <__aeabi_dsub+0x4c4>
 80022a6:	46c0      	nop			@ (mov r8, r8)
 80022a8:	000007ff 	.word	0x000007ff
 80022ac:	ff7fffff 	.word	0xff7fffff
 80022b0:	000007fe 	.word	0x000007fe
 80022b4:	2d00      	cmp	r5, #0
 80022b6:	d100      	bne.n	80022ba <__aeabi_dsub+0x71a>
 80022b8:	e668      	b.n	8001f8c <__aeabi_dsub+0x3ec>
 80022ba:	464b      	mov	r3, r9
 80022bc:	1bd9      	subs	r1, r3, r7
 80022be:	2f00      	cmp	r7, #0
 80022c0:	d101      	bne.n	80022c6 <__aeabi_dsub+0x726>
 80022c2:	468a      	mov	sl, r1
 80022c4:	e5a7      	b.n	8001e16 <__aeabi_dsub+0x276>
 80022c6:	2701      	movs	r7, #1
 80022c8:	2938      	cmp	r1, #56	@ 0x38
 80022ca:	dd00      	ble.n	80022ce <__aeabi_dsub+0x72e>
 80022cc:	e5c7      	b.n	8001e5e <__aeabi_dsub+0x2be>
 80022ce:	2280      	movs	r2, #128	@ 0x80
 80022d0:	0412      	lsls	r2, r2, #16
 80022d2:	4314      	orrs	r4, r2
 80022d4:	e5af      	b.n	8001e36 <__aeabi_dsub+0x296>
 80022d6:	46c0      	nop			@ (mov r8, r8)

080022d8 <__aeabi_d2iz>:
 80022d8:	000b      	movs	r3, r1
 80022da:	0002      	movs	r2, r0
 80022dc:	b570      	push	{r4, r5, r6, lr}
 80022de:	4d16      	ldr	r5, [pc, #88]	@ (8002338 <__aeabi_d2iz+0x60>)
 80022e0:	030c      	lsls	r4, r1, #12
 80022e2:	b082      	sub	sp, #8
 80022e4:	0049      	lsls	r1, r1, #1
 80022e6:	2000      	movs	r0, #0
 80022e8:	9200      	str	r2, [sp, #0]
 80022ea:	9301      	str	r3, [sp, #4]
 80022ec:	0b24      	lsrs	r4, r4, #12
 80022ee:	0d49      	lsrs	r1, r1, #21
 80022f0:	0fde      	lsrs	r6, r3, #31
 80022f2:	42a9      	cmp	r1, r5
 80022f4:	dd04      	ble.n	8002300 <__aeabi_d2iz+0x28>
 80022f6:	4811      	ldr	r0, [pc, #68]	@ (800233c <__aeabi_d2iz+0x64>)
 80022f8:	4281      	cmp	r1, r0
 80022fa:	dd03      	ble.n	8002304 <__aeabi_d2iz+0x2c>
 80022fc:	4b10      	ldr	r3, [pc, #64]	@ (8002340 <__aeabi_d2iz+0x68>)
 80022fe:	18f0      	adds	r0, r6, r3
 8002300:	b002      	add	sp, #8
 8002302:	bd70      	pop	{r4, r5, r6, pc}
 8002304:	2080      	movs	r0, #128	@ 0x80
 8002306:	0340      	lsls	r0, r0, #13
 8002308:	4320      	orrs	r0, r4
 800230a:	4c0e      	ldr	r4, [pc, #56]	@ (8002344 <__aeabi_d2iz+0x6c>)
 800230c:	1a64      	subs	r4, r4, r1
 800230e:	2c1f      	cmp	r4, #31
 8002310:	dd08      	ble.n	8002324 <__aeabi_d2iz+0x4c>
 8002312:	4b0d      	ldr	r3, [pc, #52]	@ (8002348 <__aeabi_d2iz+0x70>)
 8002314:	1a5b      	subs	r3, r3, r1
 8002316:	40d8      	lsrs	r0, r3
 8002318:	0003      	movs	r3, r0
 800231a:	4258      	negs	r0, r3
 800231c:	2e00      	cmp	r6, #0
 800231e:	d1ef      	bne.n	8002300 <__aeabi_d2iz+0x28>
 8002320:	0018      	movs	r0, r3
 8002322:	e7ed      	b.n	8002300 <__aeabi_d2iz+0x28>
 8002324:	4b09      	ldr	r3, [pc, #36]	@ (800234c <__aeabi_d2iz+0x74>)
 8002326:	9a00      	ldr	r2, [sp, #0]
 8002328:	469c      	mov	ip, r3
 800232a:	0003      	movs	r3, r0
 800232c:	4461      	add	r1, ip
 800232e:	408b      	lsls	r3, r1
 8002330:	40e2      	lsrs	r2, r4
 8002332:	4313      	orrs	r3, r2
 8002334:	e7f1      	b.n	800231a <__aeabi_d2iz+0x42>
 8002336:	46c0      	nop			@ (mov r8, r8)
 8002338:	000003fe 	.word	0x000003fe
 800233c:	0000041d 	.word	0x0000041d
 8002340:	7fffffff 	.word	0x7fffffff
 8002344:	00000433 	.word	0x00000433
 8002348:	00000413 	.word	0x00000413
 800234c:	fffffbed 	.word	0xfffffbed

08002350 <__aeabi_i2d>:
 8002350:	b570      	push	{r4, r5, r6, lr}
 8002352:	2800      	cmp	r0, #0
 8002354:	d016      	beq.n	8002384 <__aeabi_i2d+0x34>
 8002356:	17c3      	asrs	r3, r0, #31
 8002358:	18c5      	adds	r5, r0, r3
 800235a:	405d      	eors	r5, r3
 800235c:	0fc4      	lsrs	r4, r0, #31
 800235e:	0028      	movs	r0, r5
 8002360:	f7fe f886 	bl	8000470 <__clzsi2>
 8002364:	4b10      	ldr	r3, [pc, #64]	@ (80023a8 <__aeabi_i2d+0x58>)
 8002366:	1a1b      	subs	r3, r3, r0
 8002368:	055b      	lsls	r3, r3, #21
 800236a:	0d5b      	lsrs	r3, r3, #21
 800236c:	280a      	cmp	r0, #10
 800236e:	dc14      	bgt.n	800239a <__aeabi_i2d+0x4a>
 8002370:	0002      	movs	r2, r0
 8002372:	002e      	movs	r6, r5
 8002374:	3215      	adds	r2, #21
 8002376:	4096      	lsls	r6, r2
 8002378:	220b      	movs	r2, #11
 800237a:	1a12      	subs	r2, r2, r0
 800237c:	40d5      	lsrs	r5, r2
 800237e:	032d      	lsls	r5, r5, #12
 8002380:	0b2d      	lsrs	r5, r5, #12
 8002382:	e003      	b.n	800238c <__aeabi_i2d+0x3c>
 8002384:	2400      	movs	r4, #0
 8002386:	2300      	movs	r3, #0
 8002388:	2500      	movs	r5, #0
 800238a:	2600      	movs	r6, #0
 800238c:	051b      	lsls	r3, r3, #20
 800238e:	432b      	orrs	r3, r5
 8002390:	07e4      	lsls	r4, r4, #31
 8002392:	4323      	orrs	r3, r4
 8002394:	0030      	movs	r0, r6
 8002396:	0019      	movs	r1, r3
 8002398:	bd70      	pop	{r4, r5, r6, pc}
 800239a:	380b      	subs	r0, #11
 800239c:	4085      	lsls	r5, r0
 800239e:	032d      	lsls	r5, r5, #12
 80023a0:	2600      	movs	r6, #0
 80023a2:	0b2d      	lsrs	r5, r5, #12
 80023a4:	e7f2      	b.n	800238c <__aeabi_i2d+0x3c>
 80023a6:	46c0      	nop			@ (mov r8, r8)
 80023a8:	0000041e 	.word	0x0000041e

080023ac <__aeabi_ui2d>:
 80023ac:	b510      	push	{r4, lr}
 80023ae:	1e04      	subs	r4, r0, #0
 80023b0:	d010      	beq.n	80023d4 <__aeabi_ui2d+0x28>
 80023b2:	f7fe f85d 	bl	8000470 <__clzsi2>
 80023b6:	4b0e      	ldr	r3, [pc, #56]	@ (80023f0 <__aeabi_ui2d+0x44>)
 80023b8:	1a1b      	subs	r3, r3, r0
 80023ba:	055b      	lsls	r3, r3, #21
 80023bc:	0d5b      	lsrs	r3, r3, #21
 80023be:	280a      	cmp	r0, #10
 80023c0:	dc0f      	bgt.n	80023e2 <__aeabi_ui2d+0x36>
 80023c2:	220b      	movs	r2, #11
 80023c4:	0021      	movs	r1, r4
 80023c6:	1a12      	subs	r2, r2, r0
 80023c8:	40d1      	lsrs	r1, r2
 80023ca:	3015      	adds	r0, #21
 80023cc:	030a      	lsls	r2, r1, #12
 80023ce:	4084      	lsls	r4, r0
 80023d0:	0b12      	lsrs	r2, r2, #12
 80023d2:	e001      	b.n	80023d8 <__aeabi_ui2d+0x2c>
 80023d4:	2300      	movs	r3, #0
 80023d6:	2200      	movs	r2, #0
 80023d8:	051b      	lsls	r3, r3, #20
 80023da:	4313      	orrs	r3, r2
 80023dc:	0020      	movs	r0, r4
 80023de:	0019      	movs	r1, r3
 80023e0:	bd10      	pop	{r4, pc}
 80023e2:	0022      	movs	r2, r4
 80023e4:	380b      	subs	r0, #11
 80023e6:	4082      	lsls	r2, r0
 80023e8:	0312      	lsls	r2, r2, #12
 80023ea:	2400      	movs	r4, #0
 80023ec:	0b12      	lsrs	r2, r2, #12
 80023ee:	e7f3      	b.n	80023d8 <__aeabi_ui2d+0x2c>
 80023f0:	0000041e 	.word	0x0000041e

080023f4 <__clzdi2>:
 80023f4:	b510      	push	{r4, lr}
 80023f6:	2900      	cmp	r1, #0
 80023f8:	d103      	bne.n	8002402 <__clzdi2+0xe>
 80023fa:	f7fe f839 	bl	8000470 <__clzsi2>
 80023fe:	3020      	adds	r0, #32
 8002400:	e002      	b.n	8002408 <__clzdi2+0x14>
 8002402:	0008      	movs	r0, r1
 8002404:	f7fe f834 	bl	8000470 <__clzsi2>
 8002408:	bd10      	pop	{r4, pc}
 800240a:	46c0      	nop			@ (mov r8, r8)

0800240c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b084      	sub	sp, #16
 8002410:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002412:	1d3b      	adds	r3, r7, #4
 8002414:	0018      	movs	r0, r3
 8002416:	230c      	movs	r3, #12
 8002418:	001a      	movs	r2, r3
 800241a:	2100      	movs	r1, #0
 800241c:	f005 ffcc 	bl	80083b8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002420:	4b32      	ldr	r3, [pc, #200]	@ (80024ec <MX_ADC1_Init+0xe0>)
 8002422:	4a33      	ldr	r2, [pc, #204]	@ (80024f0 <MX_ADC1_Init+0xe4>)
 8002424:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8002426:	4b31      	ldr	r3, [pc, #196]	@ (80024ec <MX_ADC1_Init+0xe0>)
 8002428:	22c0      	movs	r2, #192	@ 0xc0
 800242a:	0612      	lsls	r2, r2, #24
 800242c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800242e:	4b2f      	ldr	r3, [pc, #188]	@ (80024ec <MX_ADC1_Init+0xe0>)
 8002430:	2200      	movs	r2, #0
 8002432:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002434:	4b2d      	ldr	r3, [pc, #180]	@ (80024ec <MX_ADC1_Init+0xe0>)
 8002436:	2200      	movs	r2, #0
 8002438:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800243a:	4b2c      	ldr	r3, [pc, #176]	@ (80024ec <MX_ADC1_Init+0xe0>)
 800243c:	2200      	movs	r2, #0
 800243e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002440:	4b2a      	ldr	r3, [pc, #168]	@ (80024ec <MX_ADC1_Init+0xe0>)
 8002442:	2204      	movs	r2, #4
 8002444:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002446:	4b29      	ldr	r3, [pc, #164]	@ (80024ec <MX_ADC1_Init+0xe0>)
 8002448:	2200      	movs	r2, #0
 800244a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800244c:	4b27      	ldr	r3, [pc, #156]	@ (80024ec <MX_ADC1_Init+0xe0>)
 800244e:	2200      	movs	r2, #0
 8002450:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002452:	4b26      	ldr	r3, [pc, #152]	@ (80024ec <MX_ADC1_Init+0xe0>)
 8002454:	2200      	movs	r2, #0
 8002456:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8002458:	4b24      	ldr	r3, [pc, #144]	@ (80024ec <MX_ADC1_Init+0xe0>)
 800245a:	2201      	movs	r2, #1
 800245c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800245e:	4b23      	ldr	r3, [pc, #140]	@ (80024ec <MX_ADC1_Init+0xe0>)
 8002460:	2220      	movs	r2, #32
 8002462:	2100      	movs	r1, #0
 8002464:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002466:	4b21      	ldr	r3, [pc, #132]	@ (80024ec <MX_ADC1_Init+0xe0>)
 8002468:	2200      	movs	r2, #0
 800246a:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800246c:	4b1f      	ldr	r3, [pc, #124]	@ (80024ec <MX_ADC1_Init+0xe0>)
 800246e:	2200      	movs	r2, #0
 8002470:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002472:	4b1e      	ldr	r3, [pc, #120]	@ (80024ec <MX_ADC1_Init+0xe0>)
 8002474:	222c      	movs	r2, #44	@ 0x2c
 8002476:	2100      	movs	r1, #0
 8002478:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800247a:	4b1c      	ldr	r3, [pc, #112]	@ (80024ec <MX_ADC1_Init+0xe0>)
 800247c:	2200      	movs	r2, #0
 800247e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_19CYCLES_5;
 8002480:	4b1a      	ldr	r3, [pc, #104]	@ (80024ec <MX_ADC1_Init+0xe0>)
 8002482:	2204      	movs	r2, #4
 8002484:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_79CYCLES_5;
 8002486:	4b19      	ldr	r3, [pc, #100]	@ (80024ec <MX_ADC1_Init+0xe0>)
 8002488:	2206      	movs	r2, #6
 800248a:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = ENABLE;
 800248c:	4b17      	ldr	r3, [pc, #92]	@ (80024ec <MX_ADC1_Init+0xe0>)
 800248e:	223c      	movs	r2, #60	@ 0x3c
 8002490:	2101      	movs	r1, #1
 8002492:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_8;
 8002494:	4b15      	ldr	r3, [pc, #84]	@ (80024ec <MX_ADC1_Init+0xe0>)
 8002496:	2208      	movs	r2, #8
 8002498:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_3;
 800249a:	4b14      	ldr	r3, [pc, #80]	@ (80024ec <MX_ADC1_Init+0xe0>)
 800249c:	2260      	movs	r2, #96	@ 0x60
 800249e:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 80024a0:	4b12      	ldr	r3, [pc, #72]	@ (80024ec <MX_ADC1_Init+0xe0>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	649a      	str	r2, [r3, #72]	@ 0x48
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80024a6:	4b11      	ldr	r3, [pc, #68]	@ (80024ec <MX_ADC1_Init+0xe0>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80024ac:	4b0f      	ldr	r3, [pc, #60]	@ (80024ec <MX_ADC1_Init+0xe0>)
 80024ae:	0018      	movs	r0, r3
 80024b0:	f002 fa70 	bl	8004994 <HAL_ADC_Init>
 80024b4:	1e03      	subs	r3, r0, #0
 80024b6:	d001      	beq.n	80024bc <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 80024b8:	f000 fa64 	bl	8002984 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 80024bc:	1d3b      	adds	r3, r7, #4
 80024be:	4a0d      	ldr	r2, [pc, #52]	@ (80024f4 <MX_ADC1_Init+0xe8>)
 80024c0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80024c2:	1d3b      	adds	r3, r7, #4
 80024c4:	2200      	movs	r2, #0
 80024c6:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80024c8:	1d3b      	adds	r3, r7, #4
 80024ca:	2200      	movs	r2, #0
 80024cc:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80024ce:	1d3a      	adds	r2, r7, #4
 80024d0:	4b06      	ldr	r3, [pc, #24]	@ (80024ec <MX_ADC1_Init+0xe0>)
 80024d2:	0011      	movs	r1, r2
 80024d4:	0018      	movs	r0, r3
 80024d6:	f002 fc05 	bl	8004ce4 <HAL_ADC_ConfigChannel>
 80024da:	1e03      	subs	r3, r0, #0
 80024dc:	d001      	beq.n	80024e2 <MX_ADC1_Init+0xd6>
  {
    Error_Handler();
 80024de:	f000 fa51 	bl	8002984 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80024e2:	46c0      	nop			@ (mov r8, r8)
 80024e4:	46bd      	mov	sp, r7
 80024e6:	b004      	add	sp, #16
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	46c0      	nop			@ (mov r8, r8)
 80024ec:	20000028 	.word	0x20000028
 80024f0:	40012400 	.word	0x40012400
 80024f4:	b4002000 	.word	0xb4002000

080024f8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80024f8:	b590      	push	{r4, r7, lr}
 80024fa:	b095      	sub	sp, #84	@ 0x54
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002500:	240c      	movs	r4, #12
 8002502:	193b      	adds	r3, r7, r4
 8002504:	0018      	movs	r0, r3
 8002506:	2344      	movs	r3, #68	@ 0x44
 8002508:	001a      	movs	r2, r3
 800250a:	2100      	movs	r1, #0
 800250c:	f005 ff54 	bl	80083b8 <memset>
  if(adcHandle->Instance==ADC1)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a11      	ldr	r2, [pc, #68]	@ (800255c <HAL_ADC_MspInit+0x64>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d11c      	bne.n	8002554 <HAL_ADC_MspInit+0x5c>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800251a:	193b      	adds	r3, r7, r4
 800251c:	2280      	movs	r2, #128	@ 0x80
 800251e:	01d2      	lsls	r2, r2, #7
 8002520:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8002522:	193b      	adds	r3, r7, r4
 8002524:	2200      	movs	r2, #0
 8002526:	63da      	str	r2, [r3, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002528:	193b      	adds	r3, r7, r4
 800252a:	0018      	movs	r0, r3
 800252c:	f003 ff76 	bl	800641c <HAL_RCCEx_PeriphCLKConfig>
 8002530:	1e03      	subs	r3, r0, #0
 8002532:	d001      	beq.n	8002538 <HAL_ADC_MspInit+0x40>
    {
      Error_Handler();
 8002534:	f000 fa26 	bl	8002984 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002538:	4b09      	ldr	r3, [pc, #36]	@ (8002560 <HAL_ADC_MspInit+0x68>)
 800253a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800253c:	4b08      	ldr	r3, [pc, #32]	@ (8002560 <HAL_ADC_MspInit+0x68>)
 800253e:	2180      	movs	r1, #128	@ 0x80
 8002540:	0349      	lsls	r1, r1, #13
 8002542:	430a      	orrs	r2, r1
 8002544:	661a      	str	r2, [r3, #96]	@ 0x60
 8002546:	4b06      	ldr	r3, [pc, #24]	@ (8002560 <HAL_ADC_MspInit+0x68>)
 8002548:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800254a:	2380      	movs	r3, #128	@ 0x80
 800254c:	035b      	lsls	r3, r3, #13
 800254e:	4013      	ands	r3, r2
 8002550:	60bb      	str	r3, [r7, #8]
 8002552:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8002554:	46c0      	nop			@ (mov r8, r8)
 8002556:	46bd      	mov	sp, r7
 8002558:	b015      	add	sp, #84	@ 0x54
 800255a:	bd90      	pop	{r4, r7, pc}
 800255c:	40012400 	.word	0x40012400
 8002560:	40021000 	.word	0x40021000

08002564 <MX_GPIO_Init>:
/** Configure pins
     PA13 (SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8002564:	b590      	push	{r4, r7, lr}
 8002566:	b08b      	sub	sp, #44	@ 0x2c
 8002568:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800256a:	2414      	movs	r4, #20
 800256c:	193b      	adds	r3, r7, r4
 800256e:	0018      	movs	r0, r3
 8002570:	2314      	movs	r3, #20
 8002572:	001a      	movs	r2, r3
 8002574:	2100      	movs	r1, #0
 8002576:	f005 ff1f 	bl	80083b8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800257a:	4b66      	ldr	r3, [pc, #408]	@ (8002714 <MX_GPIO_Init+0x1b0>)
 800257c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800257e:	4b65      	ldr	r3, [pc, #404]	@ (8002714 <MX_GPIO_Init+0x1b0>)
 8002580:	2104      	movs	r1, #4
 8002582:	430a      	orrs	r2, r1
 8002584:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002586:	4b63      	ldr	r3, [pc, #396]	@ (8002714 <MX_GPIO_Init+0x1b0>)
 8002588:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800258a:	2204      	movs	r2, #4
 800258c:	4013      	ands	r3, r2
 800258e:	613b      	str	r3, [r7, #16]
 8002590:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002592:	4b60      	ldr	r3, [pc, #384]	@ (8002714 <MX_GPIO_Init+0x1b0>)
 8002594:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002596:	4b5f      	ldr	r3, [pc, #380]	@ (8002714 <MX_GPIO_Init+0x1b0>)
 8002598:	2120      	movs	r1, #32
 800259a:	430a      	orrs	r2, r1
 800259c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800259e:	4b5d      	ldr	r3, [pc, #372]	@ (8002714 <MX_GPIO_Init+0x1b0>)
 80025a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025a2:	2220      	movs	r2, #32
 80025a4:	4013      	ands	r3, r2
 80025a6:	60fb      	str	r3, [r7, #12]
 80025a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025aa:	4b5a      	ldr	r3, [pc, #360]	@ (8002714 <MX_GPIO_Init+0x1b0>)
 80025ac:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80025ae:	4b59      	ldr	r3, [pc, #356]	@ (8002714 <MX_GPIO_Init+0x1b0>)
 80025b0:	2101      	movs	r1, #1
 80025b2:	430a      	orrs	r2, r1
 80025b4:	64da      	str	r2, [r3, #76]	@ 0x4c
 80025b6:	4b57      	ldr	r3, [pc, #348]	@ (8002714 <MX_GPIO_Init+0x1b0>)
 80025b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025ba:	2201      	movs	r2, #1
 80025bc:	4013      	ands	r3, r2
 80025be:	60bb      	str	r3, [r7, #8]
 80025c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80025c2:	4b54      	ldr	r3, [pc, #336]	@ (8002714 <MX_GPIO_Init+0x1b0>)
 80025c4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80025c6:	4b53      	ldr	r3, [pc, #332]	@ (8002714 <MX_GPIO_Init+0x1b0>)
 80025c8:	2102      	movs	r1, #2
 80025ca:	430a      	orrs	r2, r1
 80025cc:	64da      	str	r2, [r3, #76]	@ 0x4c
 80025ce:	4b51      	ldr	r3, [pc, #324]	@ (8002714 <MX_GPIO_Init+0x1b0>)
 80025d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025d2:	2202      	movs	r2, #2
 80025d4:	4013      	ands	r3, r2
 80025d6:	607b      	str	r3, [r7, #4]
 80025d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|WDI_Pin|CE_RTC_Pin|PAPER_ON_Pin, GPIO_PIN_RESET);
 80025da:	494f      	ldr	r1, [pc, #316]	@ (8002718 <MX_GPIO_Init+0x1b4>)
 80025dc:	4b4f      	ldr	r3, [pc, #316]	@ (800271c <MX_GPIO_Init+0x1b8>)
 80025de:	2200      	movs	r2, #0
 80025e0:	0018      	movs	r0, r3
 80025e2:	f002 ff13 	bl	800540c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D_C_Pin|CSB_Pin|RST_Pin|CS_Pin, GPIO_PIN_RESET);
 80025e6:	23e8      	movs	r3, #232	@ 0xe8
 80025e8:	0159      	lsls	r1, r3, #5
 80025ea:	23a0      	movs	r3, #160	@ 0xa0
 80025ec:	05db      	lsls	r3, r3, #23
 80025ee:	2200      	movs	r2, #0
 80025f0:	0018      	movs	r0, r3
 80025f2:	f002 ff0b 	bl	800540c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80025f6:	193b      	adds	r3, r7, r4
 80025f8:	22e0      	movs	r2, #224	@ 0xe0
 80025fa:	0212      	lsls	r2, r2, #8
 80025fc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80025fe:	193b      	adds	r3, r7, r4
 8002600:	2203      	movs	r2, #3
 8002602:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002604:	193b      	adds	r3, r7, r4
 8002606:	2200      	movs	r2, #0
 8002608:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800260a:	193b      	adds	r3, r7, r4
 800260c:	4a44      	ldr	r2, [pc, #272]	@ (8002720 <MX_GPIO_Init+0x1bc>)
 800260e:	0019      	movs	r1, r3
 8002610:	0010      	movs	r0, r2
 8002612:	f002 fd87 	bl	8005124 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 PF3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002616:	193b      	adds	r3, r7, r4
 8002618:	220f      	movs	r2, #15
 800261a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800261c:	193b      	adds	r3, r7, r4
 800261e:	2203      	movs	r2, #3
 8002620:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002622:	193b      	adds	r3, r7, r4
 8002624:	2200      	movs	r2, #0
 8002626:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002628:	193b      	adds	r3, r7, r4
 800262a:	4a3e      	ldr	r2, [pc, #248]	@ (8002724 <MX_GPIO_Init+0x1c0>)
 800262c:	0019      	movs	r1, r3
 800262e:	0010      	movs	r0, r2
 8002630:	f002 fd78 	bl	8005124 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_15;
 8002634:	193b      	adds	r3, r7, r4
 8002636:	4a3c      	ldr	r2, [pc, #240]	@ (8002728 <MX_GPIO_Init+0x1c4>)
 8002638:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800263a:	193b      	adds	r3, r7, r4
 800263c:	2203      	movs	r2, #3
 800263e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002640:	193b      	adds	r3, r7, r4
 8002642:	2200      	movs	r2, #0
 8002644:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002646:	193a      	adds	r2, r7, r4
 8002648:	23a0      	movs	r3, #160	@ 0xa0
 800264a:	05db      	lsls	r3, r3, #23
 800264c:	0011      	movs	r1, r2
 800264e:	0018      	movs	r0, r3
 8002650:	f002 fd68 	bl	8005124 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB2 PB10 PB11
                           PB3 PB4 PB5 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11
 8002654:	193b      	adds	r3, r7, r4
 8002656:	4a35      	ldr	r2, [pc, #212]	@ (800272c <MX_GPIO_Init+0x1c8>)
 8002658:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800265a:	193b      	adds	r3, r7, r4
 800265c:	2203      	movs	r2, #3
 800265e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002660:	193b      	adds	r3, r7, r4
 8002662:	2200      	movs	r2, #0
 8002664:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002666:	193b      	adds	r3, r7, r4
 8002668:	4a2c      	ldr	r2, [pc, #176]	@ (800271c <MX_GPIO_Init+0x1b8>)
 800266a:	0019      	movs	r1, r3
 800266c:	0010      	movs	r0, r2
 800266e:	f002 fd59 	bl	8005124 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|WDI_Pin|CE_RTC_Pin|PAPER_ON_Pin;
 8002672:	193b      	adds	r3, r7, r4
 8002674:	4a28      	ldr	r2, [pc, #160]	@ (8002718 <MX_GPIO_Init+0x1b4>)
 8002676:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002678:	193b      	adds	r3, r7, r4
 800267a:	2201      	movs	r2, #1
 800267c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267e:	193b      	adds	r3, r7, r4
 8002680:	2200      	movs	r2, #0
 8002682:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002684:	193b      	adds	r3, r7, r4
 8002686:	2200      	movs	r2, #0
 8002688:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800268a:	193b      	adds	r3, r7, r4
 800268c:	4a23      	ldr	r2, [pc, #140]	@ (800271c <MX_GPIO_Init+0x1b8>)
 800268e:	0019      	movs	r1, r3
 8002690:	0010      	movs	r0, r2
 8002692:	f002 fd47 	bl	8005124 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NIRQ_Pin;
 8002696:	0021      	movs	r1, r4
 8002698:	187b      	adds	r3, r7, r1
 800269a:	2280      	movs	r2, #128	@ 0x80
 800269c:	0152      	lsls	r2, r2, #5
 800269e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026a0:	000c      	movs	r4, r1
 80026a2:	193b      	adds	r3, r7, r4
 80026a4:	2200      	movs	r2, #0
 80026a6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a8:	193b      	adds	r3, r7, r4
 80026aa:	2200      	movs	r2, #0
 80026ac:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(NIRQ_GPIO_Port, &GPIO_InitStruct);
 80026ae:	193b      	adds	r3, r7, r4
 80026b0:	4a1a      	ldr	r2, [pc, #104]	@ (800271c <MX_GPIO_Init+0x1b8>)
 80026b2:	0019      	movs	r1, r3
 80026b4:	0010      	movs	r0, r2
 80026b6:	f002 fd35 	bl	8005124 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = D_C_Pin|CSB_Pin|RST_Pin|CS_Pin;
 80026ba:	0021      	movs	r1, r4
 80026bc:	187b      	adds	r3, r7, r1
 80026be:	22e8      	movs	r2, #232	@ 0xe8
 80026c0:	0152      	lsls	r2, r2, #5
 80026c2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026c4:	000c      	movs	r4, r1
 80026c6:	193b      	adds	r3, r7, r4
 80026c8:	2201      	movs	r2, #1
 80026ca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026cc:	193b      	adds	r3, r7, r4
 80026ce:	2200      	movs	r2, #0
 80026d0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026d2:	193b      	adds	r3, r7, r4
 80026d4:	2200      	movs	r2, #0
 80026d6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026d8:	193a      	adds	r2, r7, r4
 80026da:	23a0      	movs	r3, #160	@ 0xa0
 80026dc:	05db      	lsls	r3, r3, #23
 80026de:	0011      	movs	r1, r2
 80026e0:	0018      	movs	r0, r3
 80026e2:	f002 fd1f 	bl	8005124 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUSY_Pin;
 80026e6:	0021      	movs	r1, r4
 80026e8:	187b      	adds	r3, r7, r1
 80026ea:	2280      	movs	r2, #128	@ 0x80
 80026ec:	0092      	lsls	r2, r2, #2
 80026ee:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026f0:	187b      	adds	r3, r7, r1
 80026f2:	2200      	movs	r2, #0
 80026f4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f6:	187b      	adds	r3, r7, r1
 80026f8:	2200      	movs	r2, #0
 80026fa:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUSY_GPIO_Port, &GPIO_InitStruct);
 80026fc:	187a      	adds	r2, r7, r1
 80026fe:	23a0      	movs	r3, #160	@ 0xa0
 8002700:	05db      	lsls	r3, r3, #23
 8002702:	0011      	movs	r1, r2
 8002704:	0018      	movs	r0, r3
 8002706:	f002 fd0d 	bl	8005124 <HAL_GPIO_Init>

}
 800270a:	46c0      	nop			@ (mov r8, r8)
 800270c:	46bd      	mov	sp, r7
 800270e:	b00b      	add	sp, #44	@ 0x2c
 8002710:	bd90      	pop	{r4, r7, pc}
 8002712:	46c0      	nop			@ (mov r8, r8)
 8002714:	40021000 	.word	0x40021000
 8002718:	0000e002 	.word	0x0000e002
 800271c:	50000400 	.word	0x50000400
 8002720:	50000800 	.word	0x50000800
 8002724:	50001400 	.word	0x50001400
 8002728:	00008013 	.word	0x00008013
 800272c:	00000f3d 	.word	0x00000f3d

08002730 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002734:	4b1b      	ldr	r3, [pc, #108]	@ (80027a4 <MX_I2C1_Init+0x74>)
 8002736:	4a1c      	ldr	r2, [pc, #112]	@ (80027a8 <MX_I2C1_Init+0x78>)
 8002738:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 800273a:	4b1a      	ldr	r3, [pc, #104]	@ (80027a4 <MX_I2C1_Init+0x74>)
 800273c:	4a1b      	ldr	r2, [pc, #108]	@ (80027ac <MX_I2C1_Init+0x7c>)
 800273e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002740:	4b18      	ldr	r3, [pc, #96]	@ (80027a4 <MX_I2C1_Init+0x74>)
 8002742:	2200      	movs	r2, #0
 8002744:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002746:	4b17      	ldr	r3, [pc, #92]	@ (80027a4 <MX_I2C1_Init+0x74>)
 8002748:	2201      	movs	r2, #1
 800274a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800274c:	4b15      	ldr	r3, [pc, #84]	@ (80027a4 <MX_I2C1_Init+0x74>)
 800274e:	2200      	movs	r2, #0
 8002750:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002752:	4b14      	ldr	r3, [pc, #80]	@ (80027a4 <MX_I2C1_Init+0x74>)
 8002754:	2200      	movs	r2, #0
 8002756:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002758:	4b12      	ldr	r3, [pc, #72]	@ (80027a4 <MX_I2C1_Init+0x74>)
 800275a:	2200      	movs	r2, #0
 800275c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800275e:	4b11      	ldr	r3, [pc, #68]	@ (80027a4 <MX_I2C1_Init+0x74>)
 8002760:	2200      	movs	r2, #0
 8002762:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002764:	4b0f      	ldr	r3, [pc, #60]	@ (80027a4 <MX_I2C1_Init+0x74>)
 8002766:	2200      	movs	r2, #0
 8002768:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800276a:	4b0e      	ldr	r3, [pc, #56]	@ (80027a4 <MX_I2C1_Init+0x74>)
 800276c:	0018      	movs	r0, r3
 800276e:	f002 fe6b 	bl	8005448 <HAL_I2C_Init>
 8002772:	1e03      	subs	r3, r0, #0
 8002774:	d001      	beq.n	800277a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002776:	f000 f905 	bl	8002984 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800277a:	4b0a      	ldr	r3, [pc, #40]	@ (80027a4 <MX_I2C1_Init+0x74>)
 800277c:	2100      	movs	r1, #0
 800277e:	0018      	movs	r0, r3
 8002780:	f002 ff08 	bl	8005594 <HAL_I2CEx_ConfigAnalogFilter>
 8002784:	1e03      	subs	r3, r0, #0
 8002786:	d001      	beq.n	800278c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002788:	f000 f8fc 	bl	8002984 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800278c:	4b05      	ldr	r3, [pc, #20]	@ (80027a4 <MX_I2C1_Init+0x74>)
 800278e:	2100      	movs	r1, #0
 8002790:	0018      	movs	r0, r3
 8002792:	f002 ff4b 	bl	800562c <HAL_I2CEx_ConfigDigitalFilter>
 8002796:	1e03      	subs	r3, r0, #0
 8002798:	d001      	beq.n	800279e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800279a:	f000 f8f3 	bl	8002984 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800279e:	46c0      	nop			@ (mov r8, r8)
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}
 80027a4:	2000008c 	.word	0x2000008c
 80027a8:	40005400 	.word	0x40005400
 80027ac:	00303d5b 	.word	0x00303d5b

080027b0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80027b0:	b590      	push	{r4, r7, lr}
 80027b2:	b09b      	sub	sp, #108	@ 0x6c
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027b8:	2354      	movs	r3, #84	@ 0x54
 80027ba:	18fb      	adds	r3, r7, r3
 80027bc:	0018      	movs	r0, r3
 80027be:	2314      	movs	r3, #20
 80027c0:	001a      	movs	r2, r3
 80027c2:	2100      	movs	r1, #0
 80027c4:	f005 fdf8 	bl	80083b8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80027c8:	2410      	movs	r4, #16
 80027ca:	193b      	adds	r3, r7, r4
 80027cc:	0018      	movs	r0, r3
 80027ce:	2344      	movs	r3, #68	@ 0x44
 80027d0:	001a      	movs	r2, r3
 80027d2:	2100      	movs	r1, #0
 80027d4:	f005 fdf0 	bl	80083b8 <memset>
  if(i2cHandle->Instance==I2C1)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a22      	ldr	r2, [pc, #136]	@ (8002868 <HAL_I2C_MspInit+0xb8>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d13d      	bne.n	800285e <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80027e2:	193b      	adds	r3, r7, r4
 80027e4:	2220      	movs	r2, #32
 80027e6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80027e8:	193b      	adds	r3, r7, r4
 80027ea:	2200      	movs	r2, #0
 80027ec:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80027ee:	193b      	adds	r3, r7, r4
 80027f0:	0018      	movs	r0, r3
 80027f2:	f003 fe13 	bl	800641c <HAL_RCCEx_PeriphCLKConfig>
 80027f6:	1e03      	subs	r3, r0, #0
 80027f8:	d001      	beq.n	80027fe <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80027fa:	f000 f8c3 	bl	8002984 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027fe:	4b1b      	ldr	r3, [pc, #108]	@ (800286c <HAL_I2C_MspInit+0xbc>)
 8002800:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002802:	4b1a      	ldr	r3, [pc, #104]	@ (800286c <HAL_I2C_MspInit+0xbc>)
 8002804:	2102      	movs	r1, #2
 8002806:	430a      	orrs	r2, r1
 8002808:	64da      	str	r2, [r3, #76]	@ 0x4c
 800280a:	4b18      	ldr	r3, [pc, #96]	@ (800286c <HAL_I2C_MspInit+0xbc>)
 800280c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800280e:	2202      	movs	r2, #2
 8002810:	4013      	ands	r3, r2
 8002812:	60fb      	str	r3, [r7, #12]
 8002814:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002816:	2154      	movs	r1, #84	@ 0x54
 8002818:	187b      	adds	r3, r7, r1
 800281a:	22c0      	movs	r2, #192	@ 0xc0
 800281c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800281e:	187b      	adds	r3, r7, r1
 8002820:	2212      	movs	r2, #18
 8002822:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002824:	187b      	adds	r3, r7, r1
 8002826:	2200      	movs	r2, #0
 8002828:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800282a:	187b      	adds	r3, r7, r1
 800282c:	2200      	movs	r2, #0
 800282e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002830:	187b      	adds	r3, r7, r1
 8002832:	2204      	movs	r2, #4
 8002834:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002836:	187b      	adds	r3, r7, r1
 8002838:	4a0d      	ldr	r2, [pc, #52]	@ (8002870 <HAL_I2C_MspInit+0xc0>)
 800283a:	0019      	movs	r1, r3
 800283c:	0010      	movs	r0, r2
 800283e:	f002 fc71 	bl	8005124 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002842:	4b0a      	ldr	r3, [pc, #40]	@ (800286c <HAL_I2C_MspInit+0xbc>)
 8002844:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002846:	4b09      	ldr	r3, [pc, #36]	@ (800286c <HAL_I2C_MspInit+0xbc>)
 8002848:	2180      	movs	r1, #128	@ 0x80
 800284a:	0389      	lsls	r1, r1, #14
 800284c:	430a      	orrs	r2, r1
 800284e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002850:	4b06      	ldr	r3, [pc, #24]	@ (800286c <HAL_I2C_MspInit+0xbc>)
 8002852:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002854:	2380      	movs	r3, #128	@ 0x80
 8002856:	039b      	lsls	r3, r3, #14
 8002858:	4013      	ands	r3, r2
 800285a:	60bb      	str	r3, [r7, #8]
 800285c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800285e:	46c0      	nop			@ (mov r8, r8)
 8002860:	46bd      	mov	sp, r7
 8002862:	b01b      	add	sp, #108	@ 0x6c
 8002864:	bd90      	pop	{r4, r7, pc}
 8002866:	46c0      	nop			@ (mov r8, r8)
 8002868:	40005400 	.word	0x40005400
 800286c:	40021000 	.word	0x40021000
 8002870:	50000400 	.word	0x50000400

08002874 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b082      	sub	sp, #8
 8002878:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800287a:	f001 fef0 	bl	800465e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800287e:	f000 f839 	bl	80028f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002882:	f7ff fe6f 	bl	8002564 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002886:	f7ff fdc1 	bl	800240c <MX_ADC1_Init>
  MX_I2C1_Init();
 800288a:	f7ff ff51 	bl	8002730 <MX_I2C1_Init>
  MX_RTC_Init();
 800288e:	f001 fca5 	bl	80041dc <MX_RTC_Init>
  MX_SPI1_Init();
 8002892:	f001 fd1d 	bl	80042d0 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8002896:	f001 fe0b 	bl	80044b0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  printf("Main\n");
 800289a:	4b13      	ldr	r3, [pc, #76]	@ (80028e8 <main+0x74>)
 800289c:	0018      	movs	r0, r3
 800289e:	f001 fc69 	bl	8004174 <printf_>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t ii = 0;
 80028a2:	2300      	movs	r3, #0
 80028a4:	607b      	str	r3, [r7, #4]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    printf("%d\n", ii);
 80028a6:	687a      	ldr	r2, [r7, #4]
 80028a8:	4b10      	ldr	r3, [pc, #64]	@ (80028ec <main+0x78>)
 80028aa:	0011      	movs	r1, r2
 80028ac:	0018      	movs	r0, r3
 80028ae:	f001 fc61 	bl	8004174 <printf_>
    LED1_ON();
 80028b2:	4b0f      	ldr	r3, [pc, #60]	@ (80028f0 <main+0x7c>)
 80028b4:	2202      	movs	r2, #2
 80028b6:	619a      	str	r2, [r3, #24]
    HAL_Delay(500);
 80028b8:	23fa      	movs	r3, #250	@ 0xfa
 80028ba:	005b      	lsls	r3, r3, #1
 80028bc:	0018      	movs	r0, r3
 80028be:	f001 ff49 	bl	8004754 <HAL_Delay>
    LED1_OFF();
 80028c2:	4b0b      	ldr	r3, [pc, #44]	@ (80028f0 <main+0x7c>)
 80028c4:	2280      	movs	r2, #128	@ 0x80
 80028c6:	0292      	lsls	r2, r2, #10
 80028c8:	619a      	str	r2, [r3, #24]
    printf("%d\n", ii++);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	1c5a      	adds	r2, r3, #1
 80028ce:	607a      	str	r2, [r7, #4]
 80028d0:	4a06      	ldr	r2, [pc, #24]	@ (80028ec <main+0x78>)
 80028d2:	0019      	movs	r1, r3
 80028d4:	0010      	movs	r0, r2
 80028d6:	f001 fc4d 	bl	8004174 <printf_>
    HAL_Delay(500);
 80028da:	23fa      	movs	r3, #250	@ 0xfa
 80028dc:	005b      	lsls	r3, r3, #1
 80028de:	0018      	movs	r0, r3
 80028e0:	f001 ff38 	bl	8004754 <HAL_Delay>
    printf("%d\n", ii);
 80028e4:	46c0      	nop			@ (mov r8, r8)
 80028e6:	e7de      	b.n	80028a6 <main+0x32>
 80028e8:	08008428 	.word	0x08008428
 80028ec:	08008430 	.word	0x08008430
 80028f0:	50000400 	.word	0x50000400

080028f4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80028f4:	b590      	push	{r4, r7, lr}
 80028f6:	b099      	sub	sp, #100	@ 0x64
 80028f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80028fa:	2414      	movs	r4, #20
 80028fc:	193b      	adds	r3, r7, r4
 80028fe:	0018      	movs	r0, r3
 8002900:	234c      	movs	r3, #76	@ 0x4c
 8002902:	001a      	movs	r2, r3
 8002904:	2100      	movs	r1, #0
 8002906:	f005 fd57 	bl	80083b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800290a:	1d3b      	adds	r3, r7, #4
 800290c:	0018      	movs	r0, r3
 800290e:	2310      	movs	r3, #16
 8002910:	001a      	movs	r2, r3
 8002912:	2100      	movs	r1, #0
 8002914:	f005 fd50 	bl	80083b8 <memset>

  /** Configure the main internal regulator output voltage
   */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002918:	2380      	movs	r3, #128	@ 0x80
 800291a:	00db      	lsls	r3, r3, #3
 800291c:	0018      	movs	r0, r3
 800291e:	f002 fed1 	bl	80056c4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSI;
 8002922:	193b      	adds	r3, r7, r4
 8002924:	220a      	movs	r2, #10
 8002926:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002928:	193b      	adds	r3, r7, r4
 800292a:	2280      	movs	r2, #128	@ 0x80
 800292c:	0052      	lsls	r2, r2, #1
 800292e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002930:	193b      	adds	r3, r7, r4
 8002932:	2240      	movs	r2, #64	@ 0x40
 8002934:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002936:	193b      	adds	r3, r7, r4
 8002938:	2201      	movs	r2, #1
 800293a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800293c:	193b      	adds	r3, r7, r4
 800293e:	2200      	movs	r2, #0
 8002940:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002942:	193b      	adds	r3, r7, r4
 8002944:	0018      	movs	r0, r3
 8002946:	f002 ff29 	bl	800579c <HAL_RCC_OscConfig>
 800294a:	1e03      	subs	r3, r0, #0
 800294c:	d001      	beq.n	8002952 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800294e:	f000 f819 	bl	8002984 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
 8002952:	1d3b      	adds	r3, r7, #4
 8002954:	2207      	movs	r2, #7
 8002956:	601a      	str	r2, [r3, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002958:	1d3b      	adds	r3, r7, #4
 800295a:	2201      	movs	r2, #1
 800295c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800295e:	1d3b      	adds	r3, r7, #4
 8002960:	2200      	movs	r2, #0
 8002962:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002964:	1d3b      	adds	r3, r7, #4
 8002966:	2200      	movs	r2, #0
 8002968:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800296a:	1d3b      	adds	r3, r7, #4
 800296c:	2101      	movs	r1, #1
 800296e:	0018      	movs	r0, r3
 8002970:	f003 fb3e 	bl	8005ff0 <HAL_RCC_ClockConfig>
 8002974:	1e03      	subs	r3, r0, #0
 8002976:	d001      	beq.n	800297c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8002978:	f000 f804 	bl	8002984 <Error_Handler>
  }
}
 800297c:	46c0      	nop			@ (mov r8, r8)
 800297e:	46bd      	mov	sp, r7
 8002980:	b019      	add	sp, #100	@ 0x64
 8002982:	bd90      	pop	{r4, r7, pc}

08002984 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002988:	b672      	cpsid	i
}
 800298a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800298c:	46c0      	nop			@ (mov r8, r8)
 800298e:	e7fd      	b.n	800298c <Error_Handler+0x8>

08002990 <_out_null>:
}


// internal null output
static inline void _out_null(char character, void* buffer, size_t idx, size_t maxlen)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b084      	sub	sp, #16
 8002994:	af00      	add	r7, sp, #0
 8002996:	60b9      	str	r1, [r7, #8]
 8002998:	607a      	str	r2, [r7, #4]
 800299a:	603b      	str	r3, [r7, #0]
 800299c:	230f      	movs	r3, #15
 800299e:	18fb      	adds	r3, r7, r3
 80029a0:	1c02      	adds	r2, r0, #0
 80029a2:	701a      	strb	r2, [r3, #0]
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 80029a4:	46c0      	nop			@ (mov r8, r8)
 80029a6:	46bd      	mov	sp, r7
 80029a8:	b004      	add	sp, #16
 80029aa:	bd80      	pop	{r7, pc}

080029ac <_out_char>:


// internal _putchar wrapper
static inline void _out_char(char character, void* buffer, size_t idx, size_t maxlen)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b084      	sub	sp, #16
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	60b9      	str	r1, [r7, #8]
 80029b4:	607a      	str	r2, [r7, #4]
 80029b6:	603b      	str	r3, [r7, #0]
 80029b8:	210f      	movs	r1, #15
 80029ba:	187b      	adds	r3, r7, r1
 80029bc:	1c02      	adds	r2, r0, #0
 80029be:	701a      	strb	r2, [r3, #0]
  (void)buffer; (void)idx; (void)maxlen;
  if (character) {
 80029c0:	000a      	movs	r2, r1
 80029c2:	18bb      	adds	r3, r7, r2
 80029c4:	781b      	ldrb	r3, [r3, #0]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d004      	beq.n	80029d4 <_out_char+0x28>
    _putchar(character);
 80029ca:	18bb      	adds	r3, r7, r2
 80029cc:	781b      	ldrb	r3, [r3, #0]
 80029ce:	0018      	movs	r0, r3
 80029d0:	f001 fbee 	bl	80041b0 <_putchar>
  }
}
 80029d4:	46c0      	nop			@ (mov r8, r8)
 80029d6:	46bd      	mov	sp, r7
 80029d8:	b004      	add	sp, #16
 80029da:	bd80      	pop	{r7, pc}

080029dc <_strnlen_s>:


// internal secure strlen
// \return The length of the string (excluding the terminating 0) limited by 'maxsize'
static inline unsigned int _strnlen_s(const char* str, size_t maxsize)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b084      	sub	sp, #16
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
 80029e4:	6039      	str	r1, [r7, #0]
  const char* s;
  for (s = str; *s && maxsize--; ++s);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	60fb      	str	r3, [r7, #12]
 80029ea:	e002      	b.n	80029f2 <_strnlen_s+0x16>
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	3301      	adds	r3, #1
 80029f0:	60fb      	str	r3, [r7, #12]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d004      	beq.n	8002a04 <_strnlen_s+0x28>
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	1e5a      	subs	r2, r3, #1
 80029fe:	603a      	str	r2, [r7, #0]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d1f3      	bne.n	80029ec <_strnlen_s+0x10>
  return (unsigned int)(s - str);
 8002a04:	68fa      	ldr	r2, [r7, #12]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	1ad3      	subs	r3, r2, r3
}
 8002a0a:	0018      	movs	r0, r3
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	b004      	add	sp, #16
 8002a10:	bd80      	pop	{r7, pc}

08002a12 <_is_digit>:


// internal test if char is a digit (0-9)
// \return true if char is a digit
static inline bool _is_digit(char ch)
{
 8002a12:	b580      	push	{r7, lr}
 8002a14:	b082      	sub	sp, #8
 8002a16:	af00      	add	r7, sp, #0
 8002a18:	0002      	movs	r2, r0
 8002a1a:	1dfb      	adds	r3, r7, #7
 8002a1c:	701a      	strb	r2, [r3, #0]
  return (ch >= '0') && (ch <= '9');
 8002a1e:	1dfb      	adds	r3, r7, #7
 8002a20:	781b      	ldrb	r3, [r3, #0]
 8002a22:	2b2f      	cmp	r3, #47	@ 0x2f
 8002a24:	d905      	bls.n	8002a32 <_is_digit+0x20>
 8002a26:	1dfb      	adds	r3, r7, #7
 8002a28:	781b      	ldrb	r3, [r3, #0]
 8002a2a:	2b39      	cmp	r3, #57	@ 0x39
 8002a2c:	d801      	bhi.n	8002a32 <_is_digit+0x20>
 8002a2e:	2301      	movs	r3, #1
 8002a30:	e000      	b.n	8002a34 <_is_digit+0x22>
 8002a32:	2300      	movs	r3, #0
 8002a34:	1c1a      	adds	r2, r3, #0
 8002a36:	2301      	movs	r3, #1
 8002a38:	4013      	ands	r3, r2
 8002a3a:	b2db      	uxtb	r3, r3
}
 8002a3c:	0018      	movs	r0, r3
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	b002      	add	sp, #8
 8002a42:	bd80      	pop	{r7, pc}

08002a44 <_atoi>:


// internal ASCII string to unsigned int conversion
static unsigned int _atoi(const char** str)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  unsigned int i = 0U;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 8002a50:	e00e      	b.n	8002a70 <_atoi+0x2c>
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8002a52:	68fa      	ldr	r2, [r7, #12]
 8002a54:	0013      	movs	r3, r2
 8002a56:	009b      	lsls	r3, r3, #2
 8002a58:	189b      	adds	r3, r3, r2
 8002a5a:	005b      	lsls	r3, r3, #1
 8002a5c:	0018      	movs	r0, r3
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	1c59      	adds	r1, r3, #1
 8002a64:	687a      	ldr	r2, [r7, #4]
 8002a66:	6011      	str	r1, [r2, #0]
 8002a68:	781b      	ldrb	r3, [r3, #0]
 8002a6a:	18c3      	adds	r3, r0, r3
 8002a6c:	3b30      	subs	r3, #48	@ 0x30
 8002a6e:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	781b      	ldrb	r3, [r3, #0]
 8002a76:	0018      	movs	r0, r3
 8002a78:	f7ff ffcb 	bl	8002a12 <_is_digit>
 8002a7c:	1e03      	subs	r3, r0, #0
 8002a7e:	d1e8      	bne.n	8002a52 <_atoi+0xe>
  }
  return i;
 8002a80:	68fb      	ldr	r3, [r7, #12]
}
 8002a82:	0018      	movs	r0, r3
 8002a84:	46bd      	mov	sp, r7
 8002a86:	b004      	add	sp, #16
 8002a88:	bd80      	pop	{r7, pc}

08002a8a <_out_rev>:


// output the specified string in reverse, taking care of any zero-padding
static size_t _out_rev(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 8002a8a:	b590      	push	{r4, r7, lr}
 8002a8c:	b087      	sub	sp, #28
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	60f8      	str	r0, [r7, #12]
 8002a92:	60b9      	str	r1, [r7, #8]
 8002a94:	607a      	str	r2, [r7, #4]
 8002a96:	603b      	str	r3, [r7, #0]
  const size_t start_idx = idx;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	613b      	str	r3, [r7, #16]

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 8002a9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a9e:	2202      	movs	r2, #2
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	d124      	bne.n	8002aee <_out_rev+0x64>
 8002aa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	d120      	bne.n	8002aee <_out_rev+0x64>
    for (size_t i = len; i < width; i++) {
 8002aac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002aae:	617b      	str	r3, [r7, #20]
 8002ab0:	e00a      	b.n	8002ac8 <_out_rev+0x3e>
      out(' ', buffer, idx++, maxlen);
 8002ab2:	687a      	ldr	r2, [r7, #4]
 8002ab4:	1c53      	adds	r3, r2, #1
 8002ab6:	607b      	str	r3, [r7, #4]
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	68b9      	ldr	r1, [r7, #8]
 8002abc:	68fc      	ldr	r4, [r7, #12]
 8002abe:	2020      	movs	r0, #32
 8002ac0:	47a0      	blx	r4
    for (size_t i = len; i < width; i++) {
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	3301      	adds	r3, #1
 8002ac6:	617b      	str	r3, [r7, #20]
 8002ac8:	697a      	ldr	r2, [r7, #20]
 8002aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d3f0      	bcc.n	8002ab2 <_out_rev+0x28>
    }
  }

  // reverse string
  while (len) {
 8002ad0:	e00d      	b.n	8002aee <_out_rev+0x64>
    out(buf[--len], buffer, idx++, maxlen);
 8002ad2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ad4:	3b01      	subs	r3, #1
 8002ad6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002ad8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002ada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002adc:	18d3      	adds	r3, r2, r3
 8002ade:	7818      	ldrb	r0, [r3, #0]
 8002ae0:	687a      	ldr	r2, [r7, #4]
 8002ae2:	1c53      	adds	r3, r2, #1
 8002ae4:	607b      	str	r3, [r7, #4]
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	68b9      	ldr	r1, [r7, #8]
 8002aea:	68fc      	ldr	r4, [r7, #12]
 8002aec:	47a0      	blx	r4
  while (len) {
 8002aee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d1ee      	bne.n	8002ad2 <_out_rev+0x48>
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 8002af4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002af6:	2202      	movs	r2, #2
 8002af8:	4013      	ands	r3, r2
 8002afa:	d00e      	beq.n	8002b1a <_out_rev+0x90>
    while (idx - start_idx < width) {
 8002afc:	e007      	b.n	8002b0e <_out_rev+0x84>
      out(' ', buffer, idx++, maxlen);
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	1c53      	adds	r3, r2, #1
 8002b02:	607b      	str	r3, [r7, #4]
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	68b9      	ldr	r1, [r7, #8]
 8002b08:	68fc      	ldr	r4, [r7, #12]
 8002b0a:	2020      	movs	r0, #32
 8002b0c:	47a0      	blx	r4
    while (idx - start_idx < width) {
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	1ad3      	subs	r3, r2, r3
 8002b14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b16:	429a      	cmp	r2, r3
 8002b18:	d8f1      	bhi.n	8002afe <_out_rev+0x74>
    }
  }

  return idx;
 8002b1a:	687b      	ldr	r3, [r7, #4]
}
 8002b1c:	0018      	movs	r0, r3
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	b007      	add	sp, #28
 8002b22:	bd90      	pop	{r4, r7, pc}

08002b24 <_ntoa_format>:


// internal itoa format
static size_t _ntoa_format(out_fct_type out, char* buffer, size_t idx, size_t maxlen, char* buf, size_t len, bool negative, unsigned int base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8002b24:	b590      	push	{r4, r7, lr}
 8002b26:	b089      	sub	sp, #36	@ 0x24
 8002b28:	af04      	add	r7, sp, #16
 8002b2a:	60f8      	str	r0, [r7, #12]
 8002b2c:	60b9      	str	r1, [r7, #8]
 8002b2e:	607a      	str	r2, [r7, #4]
 8002b30:	603b      	str	r3, [r7, #0]
  // pad leading zeros
  if (!(flags & FLAGS_LEFT)) {
 8002b32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b34:	2202      	movs	r2, #2
 8002b36:	4013      	ands	r3, r2
 8002b38:	d134      	bne.n	8002ba4 <_ntoa_format+0x80>
    if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8002b3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d017      	beq.n	8002b70 <_ntoa_format+0x4c>
 8002b40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b42:	2201      	movs	r2, #1
 8002b44:	4013      	ands	r3, r2
 8002b46:	d013      	beq.n	8002b70 <_ntoa_format+0x4c>
 8002b48:	2328      	movs	r3, #40	@ 0x28
 8002b4a:	18fb      	adds	r3, r7, r3
 8002b4c:	781b      	ldrb	r3, [r3, #0]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d103      	bne.n	8002b5a <_ntoa_format+0x36>
 8002b52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b54:	220c      	movs	r2, #12
 8002b56:	4013      	ands	r3, r2
 8002b58:	d00a      	beq.n	8002b70 <_ntoa_format+0x4c>
      width--;
 8002b5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b5c:	3b01      	subs	r3, #1
 8002b5e:	637b      	str	r3, [r7, #52]	@ 0x34
    }
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002b60:	e006      	b.n	8002b70 <_ntoa_format+0x4c>
      buf[len++] = '0';
 8002b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b64:	1c5a      	adds	r2, r3, #1
 8002b66:	627a      	str	r2, [r7, #36]	@ 0x24
 8002b68:	6a3a      	ldr	r2, [r7, #32]
 8002b6a:	18d3      	adds	r3, r2, r3
 8002b6c:	2230      	movs	r2, #48	@ 0x30
 8002b6e:	701a      	strb	r2, [r3, #0]
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002b70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b74:	429a      	cmp	r2, r3
 8002b76:	d20a      	bcs.n	8002b8e <_ntoa_format+0x6a>
 8002b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b7a:	2b1f      	cmp	r3, #31
 8002b7c:	d9f1      	bls.n	8002b62 <_ntoa_format+0x3e>
    }
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002b7e:	e006      	b.n	8002b8e <_ntoa_format+0x6a>
      buf[len++] = '0';
 8002b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b82:	1c5a      	adds	r2, r3, #1
 8002b84:	627a      	str	r2, [r7, #36]	@ 0x24
 8002b86:	6a3a      	ldr	r2, [r7, #32]
 8002b88:	18d3      	adds	r3, r2, r3
 8002b8a:	2230      	movs	r2, #48	@ 0x30
 8002b8c:	701a      	strb	r2, [r3, #0]
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002b8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b90:	2201      	movs	r2, #1
 8002b92:	4013      	ands	r3, r2
 8002b94:	d006      	beq.n	8002ba4 <_ntoa_format+0x80>
 8002b96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d202      	bcs.n	8002ba4 <_ntoa_format+0x80>
 8002b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba0:	2b1f      	cmp	r3, #31
 8002ba2:	d9ed      	bls.n	8002b80 <_ntoa_format+0x5c>
    }
  }

  // handle hash
  if (flags & FLAGS_HASH) {
 8002ba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ba6:	2210      	movs	r2, #16
 8002ba8:	4013      	ands	r3, r2
 8002baa:	d056      	beq.n	8002c5a <_ntoa_format+0x136>
    if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 8002bac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002bae:	2380      	movs	r3, #128	@ 0x80
 8002bb0:	00db      	lsls	r3, r3, #3
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	d116      	bne.n	8002be4 <_ntoa_format+0xc0>
 8002bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d013      	beq.n	8002be4 <_ntoa_format+0xc0>
 8002bbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d003      	beq.n	8002bcc <_ntoa_format+0xa8>
 8002bc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d10b      	bne.n	8002be4 <_ntoa_format+0xc0>
      len--;
 8002bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bce:	3b01      	subs	r3, #1
 8002bd0:	627b      	str	r3, [r7, #36]	@ 0x24
      if (len && (base == 16U)) {
 8002bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d005      	beq.n	8002be4 <_ntoa_format+0xc0>
 8002bd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bda:	2b10      	cmp	r3, #16
 8002bdc:	d102      	bne.n	8002be4 <_ntoa_format+0xc0>
        len--;
 8002bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be0:	3b01      	subs	r3, #1
 8002be2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002be6:	2b10      	cmp	r3, #16
 8002be8:	d10e      	bne.n	8002c08 <_ntoa_format+0xe4>
 8002bea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bec:	2220      	movs	r2, #32
 8002bee:	4013      	ands	r3, r2
 8002bf0:	d10a      	bne.n	8002c08 <_ntoa_format+0xe4>
 8002bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bf4:	2b1f      	cmp	r3, #31
 8002bf6:	d807      	bhi.n	8002c08 <_ntoa_format+0xe4>
      buf[len++] = 'x';
 8002bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bfa:	1c5a      	adds	r2, r3, #1
 8002bfc:	627a      	str	r2, [r7, #36]	@ 0x24
 8002bfe:	6a3a      	ldr	r2, [r7, #32]
 8002c00:	18d3      	adds	r3, r2, r3
 8002c02:	2278      	movs	r2, #120	@ 0x78
 8002c04:	701a      	strb	r2, [r3, #0]
 8002c06:	e01e      	b.n	8002c46 <_ntoa_format+0x122>
    }
    else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002c08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c0a:	2b10      	cmp	r3, #16
 8002c0c:	d10e      	bne.n	8002c2c <_ntoa_format+0x108>
 8002c0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c10:	2220      	movs	r2, #32
 8002c12:	4013      	ands	r3, r2
 8002c14:	d00a      	beq.n	8002c2c <_ntoa_format+0x108>
 8002c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c18:	2b1f      	cmp	r3, #31
 8002c1a:	d807      	bhi.n	8002c2c <_ntoa_format+0x108>
      buf[len++] = 'X';
 8002c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c1e:	1c5a      	adds	r2, r3, #1
 8002c20:	627a      	str	r2, [r7, #36]	@ 0x24
 8002c22:	6a3a      	ldr	r2, [r7, #32]
 8002c24:	18d3      	adds	r3, r2, r3
 8002c26:	2258      	movs	r2, #88	@ 0x58
 8002c28:	701a      	strb	r2, [r3, #0]
 8002c2a:	e00c      	b.n	8002c46 <_ntoa_format+0x122>
    }
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002c2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c2e:	2b02      	cmp	r3, #2
 8002c30:	d109      	bne.n	8002c46 <_ntoa_format+0x122>
 8002c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c34:	2b1f      	cmp	r3, #31
 8002c36:	d806      	bhi.n	8002c46 <_ntoa_format+0x122>
      buf[len++] = 'b';
 8002c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c3a:	1c5a      	adds	r2, r3, #1
 8002c3c:	627a      	str	r2, [r7, #36]	@ 0x24
 8002c3e:	6a3a      	ldr	r2, [r7, #32]
 8002c40:	18d3      	adds	r3, r2, r3
 8002c42:	2262      	movs	r2, #98	@ 0x62
 8002c44:	701a      	strb	r2, [r3, #0]
    }
    if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8002c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c48:	2b1f      	cmp	r3, #31
 8002c4a:	d806      	bhi.n	8002c5a <_ntoa_format+0x136>
      buf[len++] = '0';
 8002c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c4e:	1c5a      	adds	r2, r3, #1
 8002c50:	627a      	str	r2, [r7, #36]	@ 0x24
 8002c52:	6a3a      	ldr	r2, [r7, #32]
 8002c54:	18d3      	adds	r3, r2, r3
 8002c56:	2230      	movs	r2, #48	@ 0x30
 8002c58:	701a      	strb	r2, [r3, #0]
    }
  }

  if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8002c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c5c:	2b1f      	cmp	r3, #31
 8002c5e:	d823      	bhi.n	8002ca8 <_ntoa_format+0x184>
    if (negative) {
 8002c60:	2328      	movs	r3, #40	@ 0x28
 8002c62:	18fb      	adds	r3, r7, r3
 8002c64:	781b      	ldrb	r3, [r3, #0]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d007      	beq.n	8002c7a <_ntoa_format+0x156>
      buf[len++] = '-';
 8002c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c6c:	1c5a      	adds	r2, r3, #1
 8002c6e:	627a      	str	r2, [r7, #36]	@ 0x24
 8002c70:	6a3a      	ldr	r2, [r7, #32]
 8002c72:	18d3      	adds	r3, r2, r3
 8002c74:	222d      	movs	r2, #45	@ 0x2d
 8002c76:	701a      	strb	r2, [r3, #0]
 8002c78:	e016      	b.n	8002ca8 <_ntoa_format+0x184>
    }
    else if (flags & FLAGS_PLUS) {
 8002c7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c7c:	2204      	movs	r2, #4
 8002c7e:	4013      	ands	r3, r2
 8002c80:	d007      	beq.n	8002c92 <_ntoa_format+0x16e>
      buf[len++] = '+';  // ignore the space if the '+' exists
 8002c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c84:	1c5a      	adds	r2, r3, #1
 8002c86:	627a      	str	r2, [r7, #36]	@ 0x24
 8002c88:	6a3a      	ldr	r2, [r7, #32]
 8002c8a:	18d3      	adds	r3, r2, r3
 8002c8c:	222b      	movs	r2, #43	@ 0x2b
 8002c8e:	701a      	strb	r2, [r3, #0]
 8002c90:	e00a      	b.n	8002ca8 <_ntoa_format+0x184>
    }
    else if (flags & FLAGS_SPACE) {
 8002c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c94:	2208      	movs	r2, #8
 8002c96:	4013      	ands	r3, r2
 8002c98:	d006      	beq.n	8002ca8 <_ntoa_format+0x184>
      buf[len++] = ' ';
 8002c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c9c:	1c5a      	adds	r2, r3, #1
 8002c9e:	627a      	str	r2, [r7, #36]	@ 0x24
 8002ca0:	6a3a      	ldr	r2, [r7, #32]
 8002ca2:	18d3      	adds	r3, r2, r3
 8002ca4:	2220      	movs	r2, #32
 8002ca6:	701a      	strb	r2, [r3, #0]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8002ca8:	683c      	ldr	r4, [r7, #0]
 8002caa:	687a      	ldr	r2, [r7, #4]
 8002cac:	68b9      	ldr	r1, [r7, #8]
 8002cae:	68f8      	ldr	r0, [r7, #12]
 8002cb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cb2:	9303      	str	r3, [sp, #12]
 8002cb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cb6:	9302      	str	r3, [sp, #8]
 8002cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cba:	9301      	str	r3, [sp, #4]
 8002cbc:	6a3b      	ldr	r3, [r7, #32]
 8002cbe:	9300      	str	r3, [sp, #0]
 8002cc0:	0023      	movs	r3, r4
 8002cc2:	f7ff fee2 	bl	8002a8a <_out_rev>
 8002cc6:	0003      	movs	r3, r0
}
 8002cc8:	0018      	movs	r0, r3
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	b005      	add	sp, #20
 8002cce:	bd90      	pop	{r4, r7, pc}

08002cd0 <_ntoa_long>:


// internal itoa for 'long' type
static size_t _ntoa_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long value, bool negative, unsigned long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8002cd0:	b590      	push	{r4, r7, lr}
 8002cd2:	b097      	sub	sp, #92	@ 0x5c
 8002cd4:	af08      	add	r7, sp, #32
 8002cd6:	60f8      	str	r0, [r7, #12]
 8002cd8:	60b9      	str	r1, [r7, #8]
 8002cda:	607a      	str	r2, [r7, #4]
 8002cdc:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	637b      	str	r3, [r7, #52]	@ 0x34

  // no hash for 0 values
  if (!value) {
 8002ce2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d103      	bne.n	8002cf0 <_ntoa_long+0x20>
    flags &= ~FLAGS_HASH;
 8002ce8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002cea:	2210      	movs	r2, #16
 8002cec:	4393      	bics	r3, r2
 8002cee:	65fb      	str	r3, [r7, #92]	@ 0x5c
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8002cf0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002cf2:	2380      	movs	r3, #128	@ 0x80
 8002cf4:	00db      	lsls	r3, r3, #3
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	d002      	beq.n	8002d00 <_ntoa_long+0x30>
 8002cfa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d033      	beq.n	8002d68 <_ntoa_long+0x98>
    do {
      const char digit = (char)(value % base);
 8002d00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d02:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8002d04:	0018      	movs	r0, r3
 8002d06:	f7fd fa85 	bl	8000214 <__aeabi_uidivmod>
 8002d0a:	000b      	movs	r3, r1
 8002d0c:	001a      	movs	r2, r3
 8002d0e:	2133      	movs	r1, #51	@ 0x33
 8002d10:	187b      	adds	r3, r7, r1
 8002d12:	701a      	strb	r2, [r3, #0]
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8002d14:	000a      	movs	r2, r1
 8002d16:	18bb      	adds	r3, r7, r2
 8002d18:	781b      	ldrb	r3, [r3, #0]
 8002d1a:	2b09      	cmp	r3, #9
 8002d1c:	d804      	bhi.n	8002d28 <_ntoa_long+0x58>
 8002d1e:	18bb      	adds	r3, r7, r2
 8002d20:	781b      	ldrb	r3, [r3, #0]
 8002d22:	3330      	adds	r3, #48	@ 0x30
 8002d24:	b2da      	uxtb	r2, r3
 8002d26:	e00d      	b.n	8002d44 <_ntoa_long+0x74>
 8002d28:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002d2a:	2220      	movs	r2, #32
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	d001      	beq.n	8002d34 <_ntoa_long+0x64>
 8002d30:	2341      	movs	r3, #65	@ 0x41
 8002d32:	e000      	b.n	8002d36 <_ntoa_long+0x66>
 8002d34:	2361      	movs	r3, #97	@ 0x61
 8002d36:	2233      	movs	r2, #51	@ 0x33
 8002d38:	18ba      	adds	r2, r7, r2
 8002d3a:	7812      	ldrb	r2, [r2, #0]
 8002d3c:	189b      	adds	r3, r3, r2
 8002d3e:	b2db      	uxtb	r3, r3
 8002d40:	3b0a      	subs	r3, #10
 8002d42:	b2da      	uxtb	r2, r3
 8002d44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d46:	1c59      	adds	r1, r3, #1
 8002d48:	6379      	str	r1, [r7, #52]	@ 0x34
 8002d4a:	2110      	movs	r1, #16
 8002d4c:	1879      	adds	r1, r7, r1
 8002d4e:	54ca      	strb	r2, [r1, r3]
      value /= base;
 8002d50:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8002d52:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8002d54:	f7fd f9d8 	bl	8000108 <__udivsi3>
 8002d58:	0003      	movs	r3, r0
 8002d5a:	64bb      	str	r3, [r7, #72]	@ 0x48
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8002d5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d002      	beq.n	8002d68 <_ntoa_long+0x98>
 8002d62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d64:	2b1f      	cmp	r3, #31
 8002d66:	d9cb      	bls.n	8002d00 <_ntoa_long+0x30>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8002d68:	683c      	ldr	r4, [r7, #0]
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	68b9      	ldr	r1, [r7, #8]
 8002d6e:	68f8      	ldr	r0, [r7, #12]
 8002d70:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002d72:	9306      	str	r3, [sp, #24]
 8002d74:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d76:	9305      	str	r3, [sp, #20]
 8002d78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d7a:	9304      	str	r3, [sp, #16]
 8002d7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d7e:	9303      	str	r3, [sp, #12]
 8002d80:	234c      	movs	r3, #76	@ 0x4c
 8002d82:	18fb      	adds	r3, r7, r3
 8002d84:	781b      	ldrb	r3, [r3, #0]
 8002d86:	9302      	str	r3, [sp, #8]
 8002d88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d8a:	9301      	str	r3, [sp, #4]
 8002d8c:	2310      	movs	r3, #16
 8002d8e:	18fb      	adds	r3, r7, r3
 8002d90:	9300      	str	r3, [sp, #0]
 8002d92:	0023      	movs	r3, r4
 8002d94:	f7ff fec6 	bl	8002b24 <_ntoa_format>
 8002d98:	0003      	movs	r3, r0
}
 8002d9a:	0018      	movs	r0, r3
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	b00f      	add	sp, #60	@ 0x3c
 8002da0:	bd90      	pop	{r4, r7, pc}

08002da2 <_ntoa_long_long>:


// internal itoa for 'long long' type
#if defined(PRINTF_SUPPORT_LONG_LONG)
static size_t _ntoa_long_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long long value, bool negative, unsigned long long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8002da2:	b5b0      	push	{r4, r5, r7, lr}
 8002da4:	b096      	sub	sp, #88	@ 0x58
 8002da6:	af08      	add	r7, sp, #32
 8002da8:	60f8      	str	r0, [r7, #12]
 8002daa:	60b9      	str	r1, [r7, #8]
 8002dac:	607a      	str	r2, [r7, #4]
 8002dae:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 8002db0:	2300      	movs	r3, #0
 8002db2:	637b      	str	r3, [r7, #52]	@ 0x34

  // no hash for 0 values
  if (!value) {
 8002db4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002db6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002db8:	4313      	orrs	r3, r2
 8002dba:	d103      	bne.n	8002dc4 <_ntoa_long_long+0x22>
    flags &= ~FLAGS_HASH;
 8002dbc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002dbe:	2210      	movs	r2, #16
 8002dc0:	4393      	bics	r3, r2
 8002dc2:	66bb      	str	r3, [r7, #104]	@ 0x68
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8002dc4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8002dc6:	2380      	movs	r3, #128	@ 0x80
 8002dc8:	00db      	lsls	r3, r3, #3
 8002dca:	4013      	ands	r3, r2
 8002dcc:	d003      	beq.n	8002dd6 <_ntoa_long_long+0x34>
 8002dce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002dd0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	d03a      	beq.n	8002e4c <_ntoa_long_long+0xaa>
    do {
      const char digit = (char)(value % base);
 8002dd6:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8002dd8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8002dda:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002ddc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002dde:	f7fd fb65 	bl	80004ac <__aeabi_uldivmod>
 8002de2:	0010      	movs	r0, r2
 8002de4:	0019      	movs	r1, r3
 8002de6:	2433      	movs	r4, #51	@ 0x33
 8002de8:	193b      	adds	r3, r7, r4
 8002dea:	1c02      	adds	r2, r0, #0
 8002dec:	701a      	strb	r2, [r3, #0]
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8002dee:	0022      	movs	r2, r4
 8002df0:	18bb      	adds	r3, r7, r2
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	2b09      	cmp	r3, #9
 8002df6:	d804      	bhi.n	8002e02 <_ntoa_long_long+0x60>
 8002df8:	18bb      	adds	r3, r7, r2
 8002dfa:	781b      	ldrb	r3, [r3, #0]
 8002dfc:	3330      	adds	r3, #48	@ 0x30
 8002dfe:	b2da      	uxtb	r2, r3
 8002e00:	e00d      	b.n	8002e1e <_ntoa_long_long+0x7c>
 8002e02:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002e04:	2220      	movs	r2, #32
 8002e06:	4013      	ands	r3, r2
 8002e08:	d001      	beq.n	8002e0e <_ntoa_long_long+0x6c>
 8002e0a:	2341      	movs	r3, #65	@ 0x41
 8002e0c:	e000      	b.n	8002e10 <_ntoa_long_long+0x6e>
 8002e0e:	2361      	movs	r3, #97	@ 0x61
 8002e10:	2233      	movs	r2, #51	@ 0x33
 8002e12:	18ba      	adds	r2, r7, r2
 8002e14:	7812      	ldrb	r2, [r2, #0]
 8002e16:	189b      	adds	r3, r3, r2
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	3b0a      	subs	r3, #10
 8002e1c:	b2da      	uxtb	r2, r3
 8002e1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e20:	1c59      	adds	r1, r3, #1
 8002e22:	6379      	str	r1, [r7, #52]	@ 0x34
 8002e24:	2110      	movs	r1, #16
 8002e26:	1879      	adds	r1, r7, r1
 8002e28:	54ca      	strb	r2, [r1, r3]
      value /= base;
 8002e2a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002e2c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002e2e:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8002e30:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8002e32:	f7fd fb3b 	bl	80004ac <__aeabi_uldivmod>
 8002e36:	0002      	movs	r2, r0
 8002e38:	000b      	movs	r3, r1
 8002e3a:	64ba      	str	r2, [r7, #72]	@ 0x48
 8002e3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8002e3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e40:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002e42:	4313      	orrs	r3, r2
 8002e44:	d002      	beq.n	8002e4c <_ntoa_long_long+0xaa>
 8002e46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e48:	2b1f      	cmp	r3, #31
 8002e4a:	d9c4      	bls.n	8002dd6 <_ntoa_long_long+0x34>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8002e4c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002e4e:	683d      	ldr	r5, [r7, #0]
 8002e50:	687c      	ldr	r4, [r7, #4]
 8002e52:	68b9      	ldr	r1, [r7, #8]
 8002e54:	68f8      	ldr	r0, [r7, #12]
 8002e56:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8002e58:	9206      	str	r2, [sp, #24]
 8002e5a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002e5c:	9205      	str	r2, [sp, #20]
 8002e5e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002e60:	9204      	str	r2, [sp, #16]
 8002e62:	9303      	str	r3, [sp, #12]
 8002e64:	2350      	movs	r3, #80	@ 0x50
 8002e66:	18fb      	adds	r3, r7, r3
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	9302      	str	r3, [sp, #8]
 8002e6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e6e:	9301      	str	r3, [sp, #4]
 8002e70:	2310      	movs	r3, #16
 8002e72:	18fb      	adds	r3, r7, r3
 8002e74:	9300      	str	r3, [sp, #0]
 8002e76:	002b      	movs	r3, r5
 8002e78:	0022      	movs	r2, r4
 8002e7a:	f7ff fe53 	bl	8002b24 <_ntoa_format>
 8002e7e:	0003      	movs	r3, r0
}
 8002e80:	0018      	movs	r0, r3
 8002e82:	46bd      	mov	sp, r7
 8002e84:	b00e      	add	sp, #56	@ 0x38
 8002e86:	bdb0      	pop	{r4, r5, r7, pc}

08002e88 <_ftoa>:
#endif


// internal ftoa for fixed decimal floating point
static size_t _ftoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8002e88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e8a:	b09d      	sub	sp, #116	@ 0x74
 8002e8c:	af06      	add	r7, sp, #24
 8002e8e:	60f8      	str	r0, [r7, #12]
 8002e90:	60b9      	str	r1, [r7, #8]
 8002e92:	607a      	str	r2, [r7, #4]
 8002e94:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_FTOA_BUFFER_SIZE];
  size_t len  = 0U;
 8002e96:	2300      	movs	r3, #0
 8002e98:	657b      	str	r3, [r7, #84]	@ 0x54
  double diff = 0.0;
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002ea0:	63fb      	str	r3, [r7, #60]	@ 0x3c

  // powers of 10
  static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 1000000000 };

  // test for special values
  if (value != value)
 8002ea2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8002ea4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ea6:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8002ea8:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8002eaa:	f7fd fab3 	bl	8000414 <__aeabi_dcmpeq>
 8002eae:	1e03      	subs	r3, r0, #0
 8002eb0:	d112      	bne.n	8002ed8 <_ftoa+0x50>
    return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 8002eb2:	683c      	ldr	r4, [r7, #0]
 8002eb4:	687a      	ldr	r2, [r7, #4]
 8002eb6:	68b9      	ldr	r1, [r7, #8]
 8002eb8:	68f8      	ldr	r0, [r7, #12]
 8002eba:	2380      	movs	r3, #128	@ 0x80
 8002ebc:	18fb      	adds	r3, r7, r3
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	9303      	str	r3, [sp, #12]
 8002ec2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002ec4:	9302      	str	r3, [sp, #8]
 8002ec6:	2303      	movs	r3, #3
 8002ec8:	9301      	str	r3, [sp, #4]
 8002eca:	4bbf      	ldr	r3, [pc, #764]	@ (80031c8 <_ftoa+0x340>)
 8002ecc:	9300      	str	r3, [sp, #0]
 8002ece:	0023      	movs	r3, r4
 8002ed0:	f7ff fddb 	bl	8002a8a <_out_rev>
 8002ed4:	0003      	movs	r3, r0
 8002ed6:	e211      	b.n	80032fc <_ftoa+0x474>
  if (value < -DBL_MAX)
 8002ed8:	2201      	movs	r2, #1
 8002eda:	4252      	negs	r2, r2
 8002edc:	4bbb      	ldr	r3, [pc, #748]	@ (80031cc <_ftoa+0x344>)
 8002ede:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8002ee0:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8002ee2:	f7fd fa9d 	bl	8000420 <__aeabi_dcmplt>
 8002ee6:	1e03      	subs	r3, r0, #0
 8002ee8:	d012      	beq.n	8002f10 <_ftoa+0x88>
    return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 8002eea:	683c      	ldr	r4, [r7, #0]
 8002eec:	687a      	ldr	r2, [r7, #4]
 8002eee:	68b9      	ldr	r1, [r7, #8]
 8002ef0:	68f8      	ldr	r0, [r7, #12]
 8002ef2:	2380      	movs	r3, #128	@ 0x80
 8002ef4:	18fb      	adds	r3, r7, r3
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	9303      	str	r3, [sp, #12]
 8002efa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002efc:	9302      	str	r3, [sp, #8]
 8002efe:	2304      	movs	r3, #4
 8002f00:	9301      	str	r3, [sp, #4]
 8002f02:	4bb3      	ldr	r3, [pc, #716]	@ (80031d0 <_ftoa+0x348>)
 8002f04:	9300      	str	r3, [sp, #0]
 8002f06:	0023      	movs	r3, r4
 8002f08:	f7ff fdbf 	bl	8002a8a <_out_rev>
 8002f0c:	0003      	movs	r3, r0
 8002f0e:	e1f5      	b.n	80032fc <_ftoa+0x474>
  if (value > DBL_MAX)
 8002f10:	2201      	movs	r2, #1
 8002f12:	4252      	negs	r2, r2
 8002f14:	4baf      	ldr	r3, [pc, #700]	@ (80031d4 <_ftoa+0x34c>)
 8002f16:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8002f18:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8002f1a:	f7fd fa95 	bl	8000448 <__aeabi_dcmpgt>
 8002f1e:	1e03      	subs	r3, r0, #0
 8002f20:	d024      	beq.n	8002f6c <_ftoa+0xe4>
    return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8002f22:	2380      	movs	r3, #128	@ 0x80
 8002f24:	18fb      	adds	r3, r7, r3
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	2204      	movs	r2, #4
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	d001      	beq.n	8002f32 <_ftoa+0xaa>
 8002f2e:	4baa      	ldr	r3, [pc, #680]	@ (80031d8 <_ftoa+0x350>)
 8002f30:	e000      	b.n	8002f34 <_ftoa+0xac>
 8002f32:	4baa      	ldr	r3, [pc, #680]	@ (80031dc <_ftoa+0x354>)
 8002f34:	2280      	movs	r2, #128	@ 0x80
 8002f36:	18ba      	adds	r2, r7, r2
 8002f38:	6812      	ldr	r2, [r2, #0]
 8002f3a:	2104      	movs	r1, #4
 8002f3c:	400a      	ands	r2, r1
 8002f3e:	d001      	beq.n	8002f44 <_ftoa+0xbc>
 8002f40:	2204      	movs	r2, #4
 8002f42:	e000      	b.n	8002f46 <_ftoa+0xbe>
 8002f44:	2203      	movs	r2, #3
 8002f46:	683e      	ldr	r6, [r7, #0]
 8002f48:	687d      	ldr	r5, [r7, #4]
 8002f4a:	68bc      	ldr	r4, [r7, #8]
 8002f4c:	68f8      	ldr	r0, [r7, #12]
 8002f4e:	2180      	movs	r1, #128	@ 0x80
 8002f50:	1879      	adds	r1, r7, r1
 8002f52:	6809      	ldr	r1, [r1, #0]
 8002f54:	9103      	str	r1, [sp, #12]
 8002f56:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002f58:	9102      	str	r1, [sp, #8]
 8002f5a:	9201      	str	r2, [sp, #4]
 8002f5c:	9300      	str	r3, [sp, #0]
 8002f5e:	0033      	movs	r3, r6
 8002f60:	002a      	movs	r2, r5
 8002f62:	0021      	movs	r1, r4
 8002f64:	f7ff fd91 	bl	8002a8a <_out_rev>
 8002f68:	0003      	movs	r3, r0
 8002f6a:	e1c7      	b.n	80032fc <_ftoa+0x474>

  // test for very large values
  // standard printf behavior is to print EVERY whole number digit -- which could be 100s of characters overflowing your buffers == bad
  if ((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	4b9c      	ldr	r3, [pc, #624]	@ (80031e0 <_ftoa+0x358>)
 8002f70:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8002f72:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8002f74:	f7fd fa68 	bl	8000448 <__aeabi_dcmpgt>
 8002f78:	1e03      	subs	r3, r0, #0
 8002f7a:	d107      	bne.n	8002f8c <_ftoa+0x104>
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	4b99      	ldr	r3, [pc, #612]	@ (80031e4 <_ftoa+0x35c>)
 8002f80:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8002f82:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8002f84:	f7fd fa4c 	bl	8000420 <__aeabi_dcmplt>
 8002f88:	1e03      	subs	r3, r0, #0
 8002f8a:	d015      	beq.n	8002fb8 <_ftoa+0x130>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
    return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8002f8c:	683d      	ldr	r5, [r7, #0]
 8002f8e:	687c      	ldr	r4, [r7, #4]
 8002f90:	68b9      	ldr	r1, [r7, #8]
 8002f92:	68f8      	ldr	r0, [r7, #12]
 8002f94:	2380      	movs	r3, #128	@ 0x80
 8002f96:	18fb      	adds	r3, r7, r3
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	9304      	str	r3, [sp, #16]
 8002f9c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002f9e:	9303      	str	r3, [sp, #12]
 8002fa0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002fa2:	9302      	str	r3, [sp, #8]
 8002fa4:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8002fa6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002fa8:	9200      	str	r2, [sp, #0]
 8002faa:	9301      	str	r3, [sp, #4]
 8002fac:	002b      	movs	r3, r5
 8002fae:	0022      	movs	r2, r4
 8002fb0:	f000 f9a8 	bl	8003304 <_etoa>
 8002fb4:	0003      	movs	r3, r0
 8002fb6:	e1a1      	b.n	80032fc <_ftoa+0x474>
    return 0U;
#endif
  }

  // test for negative
  bool negative = false;
 8002fb8:	2453      	movs	r4, #83	@ 0x53
 8002fba:	193b      	adds	r3, r7, r4
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	701a      	strb	r2, [r3, #0]
  if (value < 0) {
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8002fc6:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8002fc8:	f7fd fa2a 	bl	8000420 <__aeabi_dcmplt>
 8002fcc:	1e03      	subs	r3, r0, #0
 8002fce:	d00c      	beq.n	8002fea <_ftoa+0x162>
    negative = true;
 8002fd0:	193b      	adds	r3, r7, r4
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	701a      	strb	r2, [r3, #0]
    value = 0 - value;
 8002fd6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8002fd8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002fda:	2000      	movs	r0, #0
 8002fdc:	2100      	movs	r1, #0
 8002fde:	f7fe fddf 	bl	8001ba0 <__aeabi_dsub>
 8002fe2:	0002      	movs	r2, r0
 8002fe4:	000b      	movs	r3, r1
 8002fe6:	673a      	str	r2, [r7, #112]	@ 0x70
 8002fe8:	677b      	str	r3, [r7, #116]	@ 0x74
  }

  // set default precision, if not set explicitly
  if (!(flags & FLAGS_PRECISION)) {
 8002fea:	2380      	movs	r3, #128	@ 0x80
 8002fec:	18fb      	adds	r3, r7, r3
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	2380      	movs	r3, #128	@ 0x80
 8002ff2:	00db      	lsls	r3, r3, #3
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	d10c      	bne.n	8003012 <_ftoa+0x18a>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8002ff8:	2306      	movs	r3, #6
 8002ffa:	67bb      	str	r3, [r7, #120]	@ 0x78
  }
  // limit precision to 9, cause a prec >= 10 can lead to overflow errors
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8002ffc:	e009      	b.n	8003012 <_ftoa+0x18a>
    buf[len++] = '0';
 8002ffe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003000:	1c5a      	adds	r2, r3, #1
 8003002:	657a      	str	r2, [r7, #84]	@ 0x54
 8003004:	2210      	movs	r2, #16
 8003006:	18ba      	adds	r2, r7, r2
 8003008:	2130      	movs	r1, #48	@ 0x30
 800300a:	54d1      	strb	r1, [r2, r3]
    prec--;
 800300c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800300e:	3b01      	subs	r3, #1
 8003010:	67bb      	str	r3, [r7, #120]	@ 0x78
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8003012:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003014:	2b1f      	cmp	r3, #31
 8003016:	d802      	bhi.n	800301e <_ftoa+0x196>
 8003018:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800301a:	2b09      	cmp	r3, #9
 800301c:	d8ef      	bhi.n	8002ffe <_ftoa+0x176>
  }

  int whole = (int)value;
 800301e:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8003020:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8003022:	f7ff f959 	bl	80022d8 <__aeabi_d2iz>
 8003026:	0003      	movs	r3, r0
 8003028:	64fb      	str	r3, [r7, #76]	@ 0x4c
  double tmp = (value - whole) * pow10[prec];
 800302a:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800302c:	f7ff f990 	bl	8002350 <__aeabi_i2d>
 8003030:	0002      	movs	r2, r0
 8003032:	000b      	movs	r3, r1
 8003034:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8003036:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8003038:	f7fe fdb2 	bl	8001ba0 <__aeabi_dsub>
 800303c:	0002      	movs	r2, r0
 800303e:	000b      	movs	r3, r1
 8003040:	0010      	movs	r0, r2
 8003042:	0019      	movs	r1, r3
 8003044:	4a68      	ldr	r2, [pc, #416]	@ (80031e8 <_ftoa+0x360>)
 8003046:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003048:	00db      	lsls	r3, r3, #3
 800304a:	18d3      	adds	r3, r2, r3
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	f7fe fade 	bl	8001610 <__aeabi_dmul>
 8003054:	0002      	movs	r2, r0
 8003056:	000b      	movs	r3, r1
 8003058:	633a      	str	r2, [r7, #48]	@ 0x30
 800305a:	637b      	str	r3, [r7, #52]	@ 0x34
  unsigned long frac = (unsigned long)tmp;
 800305c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800305e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003060:	f7fd fa44 	bl	80004ec <__aeabi_d2uiz>
 8003064:	0003      	movs	r3, r0
 8003066:	64bb      	str	r3, [r7, #72]	@ 0x48
  diff = tmp - frac;
 8003068:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800306a:	f7ff f99f 	bl	80023ac <__aeabi_ui2d>
 800306e:	0002      	movs	r2, r0
 8003070:	000b      	movs	r3, r1
 8003072:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003074:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003076:	f7fe fd93 	bl	8001ba0 <__aeabi_dsub>
 800307a:	0002      	movs	r2, r0
 800307c:	000b      	movs	r3, r1
 800307e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003080:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (diff > 0.5) {
 8003082:	2200      	movs	r2, #0
 8003084:	4b59      	ldr	r3, [pc, #356]	@ (80031ec <_ftoa+0x364>)
 8003086:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003088:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800308a:	f7fd f9dd 	bl	8000448 <__aeabi_dcmpgt>
 800308e:	1e03      	subs	r3, r0, #0
 8003090:	d015      	beq.n	80030be <_ftoa+0x236>
    ++frac;
 8003092:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003094:	3301      	adds	r3, #1
 8003096:	64bb      	str	r3, [r7, #72]	@ 0x48
    // handle rollover, e.g. case 0.99 with prec 1 is 1.0
    if (frac >= pow10[prec]) {
 8003098:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800309a:	f7ff f987 	bl	80023ac <__aeabi_ui2d>
 800309e:	4a52      	ldr	r2, [pc, #328]	@ (80031e8 <_ftoa+0x360>)
 80030a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80030a2:	00db      	lsls	r3, r3, #3
 80030a4:	18d3      	adds	r3, r2, r3
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	f7fd f9d7 	bl	800045c <__aeabi_dcmpge>
 80030ae:	1e03      	subs	r3, r0, #0
 80030b0:	d017      	beq.n	80030e2 <_ftoa+0x25a>
      frac = 0;
 80030b2:	2300      	movs	r3, #0
 80030b4:	64bb      	str	r3, [r7, #72]	@ 0x48
      ++whole;
 80030b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80030b8:	3301      	adds	r3, #1
 80030ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80030bc:	e011      	b.n	80030e2 <_ftoa+0x25a>
    }
  }
  else if (diff < 0.5) {
 80030be:	2200      	movs	r2, #0
 80030c0:	4b4a      	ldr	r3, [pc, #296]	@ (80031ec <_ftoa+0x364>)
 80030c2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80030c4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80030c6:	f7fd f9ab 	bl	8000420 <__aeabi_dcmplt>
 80030ca:	1e03      	subs	r3, r0, #0
 80030cc:	d109      	bne.n	80030e2 <_ftoa+0x25a>
  }
  else if ((frac == 0U) || (frac & 1U)) {
 80030ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d003      	beq.n	80030dc <_ftoa+0x254>
 80030d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80030d6:	2201      	movs	r2, #1
 80030d8:	4013      	ands	r3, r2
 80030da:	d002      	beq.n	80030e2 <_ftoa+0x25a>
    // if halfway, round up if odd OR if last digit is 0
    ++frac;
 80030dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80030de:	3301      	adds	r3, #1
 80030e0:	64bb      	str	r3, [r7, #72]	@ 0x48
  }

  if (prec == 0U) {
 80030e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d12f      	bne.n	8003148 <_ftoa+0x2c0>
    diff = value - (double)whole;
 80030e8:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80030ea:	f7ff f931 	bl	8002350 <__aeabi_i2d>
 80030ee:	0002      	movs	r2, r0
 80030f0:	000b      	movs	r3, r1
 80030f2:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 80030f4:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 80030f6:	f7fe fd53 	bl	8001ba0 <__aeabi_dsub>
 80030fa:	0002      	movs	r2, r0
 80030fc:	000b      	movs	r3, r1
 80030fe:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003100:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 8003102:	2301      	movs	r3, #1
 8003104:	1c1c      	adds	r4, r3, #0
 8003106:	2200      	movs	r2, #0
 8003108:	4b38      	ldr	r3, [pc, #224]	@ (80031ec <_ftoa+0x364>)
 800310a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800310c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800310e:	f7fd f987 	bl	8000420 <__aeabi_dcmplt>
 8003112:	1e03      	subs	r3, r0, #0
 8003114:	d101      	bne.n	800311a <_ftoa+0x292>
 8003116:	2300      	movs	r3, #0
 8003118:	1c1c      	adds	r4, r3, #0
 800311a:	b2e3      	uxtb	r3, r4
 800311c:	2201      	movs	r2, #1
 800311e:	4053      	eors	r3, r2
 8003120:	b2db      	uxtb	r3, r3
 8003122:	2b00      	cmp	r3, #0
 8003124:	d107      	bne.n	8003136 <_ftoa+0x2ae>
 8003126:	2200      	movs	r2, #0
 8003128:	4b30      	ldr	r3, [pc, #192]	@ (80031ec <_ftoa+0x364>)
 800312a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800312c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800312e:	f7fd f98b 	bl	8000448 <__aeabi_dcmpgt>
 8003132:	1e03      	subs	r3, r0, #0
 8003134:	d046      	beq.n	80031c4 <_ftoa+0x33c>
 8003136:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003138:	2201      	movs	r2, #1
 800313a:	4013      	ands	r3, r2
 800313c:	d100      	bne.n	8003140 <_ftoa+0x2b8>
 800313e:	e070      	b.n	8003222 <_ftoa+0x39a>
      // exactly 0.5 and ODD, then round up
      // 1.5 -> 2, but 2.5 -> 2
      ++whole;
 8003140:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003142:	3301      	adds	r3, #1
 8003144:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003146:	e06c      	b.n	8003222 <_ftoa+0x39a>
    }
  }
  else {
    unsigned int count = prec;
 8003148:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800314a:	647b      	str	r3, [r7, #68]	@ 0x44
    // now do fractional part, as an unsigned number
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 800314c:	e01b      	b.n	8003186 <_ftoa+0x2fe>
      --count;
 800314e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003150:	3b01      	subs	r3, #1
 8003152:	647b      	str	r3, [r7, #68]	@ 0x44
      buf[len++] = (char)(48U + (frac % 10U));
 8003154:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003156:	210a      	movs	r1, #10
 8003158:	0018      	movs	r0, r3
 800315a:	f7fd f85b 	bl	8000214 <__aeabi_uidivmod>
 800315e:	000b      	movs	r3, r1
 8003160:	b2da      	uxtb	r2, r3
 8003162:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003164:	1c59      	adds	r1, r3, #1
 8003166:	6579      	str	r1, [r7, #84]	@ 0x54
 8003168:	3230      	adds	r2, #48	@ 0x30
 800316a:	b2d1      	uxtb	r1, r2
 800316c:	2210      	movs	r2, #16
 800316e:	18ba      	adds	r2, r7, r2
 8003170:	54d1      	strb	r1, [r2, r3]
      if (!(frac /= 10U)) {
 8003172:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003174:	210a      	movs	r1, #10
 8003176:	0018      	movs	r0, r3
 8003178:	f7fc ffc6 	bl	8000108 <__udivsi3>
 800317c:	0003      	movs	r3, r0
 800317e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003180:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003182:	2b00      	cmp	r3, #0
 8003184:	d003      	beq.n	800318e <_ftoa+0x306>
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003186:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003188:	2b1f      	cmp	r3, #31
 800318a:	d9e0      	bls.n	800314e <_ftoa+0x2c6>
 800318c:	e008      	b.n	80031a0 <_ftoa+0x318>
        break;
 800318e:	46c0      	nop			@ (mov r8, r8)
      }
    }
    // add extra 0s
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8003190:	e006      	b.n	80031a0 <_ftoa+0x318>
      buf[len++] = '0';
 8003192:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003194:	1c5a      	adds	r2, r3, #1
 8003196:	657a      	str	r2, [r7, #84]	@ 0x54
 8003198:	2210      	movs	r2, #16
 800319a:	18ba      	adds	r2, r7, r2
 800319c:	2130      	movs	r1, #48	@ 0x30
 800319e:	54d1      	strb	r1, [r2, r3]
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 80031a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031a2:	2b1f      	cmp	r3, #31
 80031a4:	d804      	bhi.n	80031b0 <_ftoa+0x328>
 80031a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031a8:	1e5a      	subs	r2, r3, #1
 80031aa:	647a      	str	r2, [r7, #68]	@ 0x44
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d1f0      	bne.n	8003192 <_ftoa+0x30a>
    }
    if (len < PRINTF_FTOA_BUFFER_SIZE) {
 80031b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031b2:	2b1f      	cmp	r3, #31
 80031b4:	d835      	bhi.n	8003222 <_ftoa+0x39a>
      // add decimal
      buf[len++] = '.';
 80031b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031b8:	1c5a      	adds	r2, r3, #1
 80031ba:	657a      	str	r2, [r7, #84]	@ 0x54
 80031bc:	2210      	movs	r2, #16
 80031be:	18ba      	adds	r2, r7, r2
 80031c0:	212e      	movs	r1, #46	@ 0x2e
 80031c2:	54d1      	strb	r1, [r2, r3]
    }
  }

  // do whole part, number is reversed
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80031c4:	e02d      	b.n	8003222 <_ftoa+0x39a>
 80031c6:	46c0      	nop			@ (mov r8, r8)
 80031c8:	08008454 	.word	0x08008454
 80031cc:	ffefffff 	.word	0xffefffff
 80031d0:	08008458 	.word	0x08008458
 80031d4:	7fefffff 	.word	0x7fefffff
 80031d8:	08008460 	.word	0x08008460
 80031dc:	08008468 	.word	0x08008468
 80031e0:	41cdcd65 	.word	0x41cdcd65
 80031e4:	c1cdcd65 	.word	0xc1cdcd65
 80031e8:	08008648 	.word	0x08008648
 80031ec:	3fe00000 	.word	0x3fe00000
    buf[len++] = (char)(48 + (whole % 10));
 80031f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80031f2:	210a      	movs	r1, #10
 80031f4:	0018      	movs	r0, r3
 80031f6:	f7fd f8f7 	bl	80003e8 <__aeabi_idivmod>
 80031fa:	000b      	movs	r3, r1
 80031fc:	b2da      	uxtb	r2, r3
 80031fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003200:	1c59      	adds	r1, r3, #1
 8003202:	6579      	str	r1, [r7, #84]	@ 0x54
 8003204:	3230      	adds	r2, #48	@ 0x30
 8003206:	b2d1      	uxtb	r1, r2
 8003208:	2210      	movs	r2, #16
 800320a:	18ba      	adds	r2, r7, r2
 800320c:	54d1      	strb	r1, [r2, r3]
    if (!(whole /= 10)) {
 800320e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003210:	210a      	movs	r1, #10
 8003212:	0018      	movs	r0, r3
 8003214:	f7fd f802 	bl	800021c <__divsi3>
 8003218:	0003      	movs	r3, r0
 800321a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800321c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800321e:	2b00      	cmp	r3, #0
 8003220:	d003      	beq.n	800322a <_ftoa+0x3a2>
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003222:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003224:	2b1f      	cmp	r3, #31
 8003226:	d9e3      	bls.n	80031f0 <_ftoa+0x368>
 8003228:	e000      	b.n	800322c <_ftoa+0x3a4>
      break;
 800322a:	46c0      	nop			@ (mov r8, r8)
    }
  }

  // pad leading zeros
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 800322c:	2180      	movs	r1, #128	@ 0x80
 800322e:	187b      	adds	r3, r7, r1
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	2202      	movs	r2, #2
 8003234:	4013      	ands	r3, r2
 8003236:	d123      	bne.n	8003280 <_ftoa+0x3f8>
 8003238:	187b      	adds	r3, r7, r1
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	2201      	movs	r2, #1
 800323e:	4013      	ands	r3, r2
 8003240:	d01e      	beq.n	8003280 <_ftoa+0x3f8>
    if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8003242:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003244:	2b00      	cmp	r3, #0
 8003246:	d014      	beq.n	8003272 <_ftoa+0x3ea>
 8003248:	2353      	movs	r3, #83	@ 0x53
 800324a:	18fb      	adds	r3, r7, r3
 800324c:	781b      	ldrb	r3, [r3, #0]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d104      	bne.n	800325c <_ftoa+0x3d4>
 8003252:	187b      	adds	r3, r7, r1
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	220c      	movs	r2, #12
 8003258:	4013      	ands	r3, r2
 800325a:	d00a      	beq.n	8003272 <_ftoa+0x3ea>
      width--;
 800325c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800325e:	3b01      	subs	r3, #1
 8003260:	67fb      	str	r3, [r7, #124]	@ 0x7c
    }
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8003262:	e006      	b.n	8003272 <_ftoa+0x3ea>
      buf[len++] = '0';
 8003264:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003266:	1c5a      	adds	r2, r3, #1
 8003268:	657a      	str	r2, [r7, #84]	@ 0x54
 800326a:	2210      	movs	r2, #16
 800326c:	18ba      	adds	r2, r7, r2
 800326e:	2130      	movs	r1, #48	@ 0x30
 8003270:	54d1      	strb	r1, [r2, r3]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8003272:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003274:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003276:	429a      	cmp	r2, r3
 8003278:	d202      	bcs.n	8003280 <_ftoa+0x3f8>
 800327a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800327c:	2b1f      	cmp	r3, #31
 800327e:	d9f1      	bls.n	8003264 <_ftoa+0x3dc>
    }
  }

  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003280:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003282:	2b1f      	cmp	r3, #31
 8003284:	d827      	bhi.n	80032d6 <_ftoa+0x44e>
    if (negative) {
 8003286:	2353      	movs	r3, #83	@ 0x53
 8003288:	18fb      	adds	r3, r7, r3
 800328a:	781b      	ldrb	r3, [r3, #0]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d007      	beq.n	80032a0 <_ftoa+0x418>
      buf[len++] = '-';
 8003290:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003292:	1c5a      	adds	r2, r3, #1
 8003294:	657a      	str	r2, [r7, #84]	@ 0x54
 8003296:	2210      	movs	r2, #16
 8003298:	18ba      	adds	r2, r7, r2
 800329a:	212d      	movs	r1, #45	@ 0x2d
 800329c:	54d1      	strb	r1, [r2, r3]
 800329e:	e01a      	b.n	80032d6 <_ftoa+0x44e>
    }
    else if (flags & FLAGS_PLUS) {
 80032a0:	2380      	movs	r3, #128	@ 0x80
 80032a2:	18fb      	adds	r3, r7, r3
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	2204      	movs	r2, #4
 80032a8:	4013      	ands	r3, r2
 80032aa:	d007      	beq.n	80032bc <_ftoa+0x434>
      buf[len++] = '+';  // ignore the space if the '+' exists
 80032ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032ae:	1c5a      	adds	r2, r3, #1
 80032b0:	657a      	str	r2, [r7, #84]	@ 0x54
 80032b2:	2210      	movs	r2, #16
 80032b4:	18ba      	adds	r2, r7, r2
 80032b6:	212b      	movs	r1, #43	@ 0x2b
 80032b8:	54d1      	strb	r1, [r2, r3]
 80032ba:	e00c      	b.n	80032d6 <_ftoa+0x44e>
    }
    else if (flags & FLAGS_SPACE) {
 80032bc:	2380      	movs	r3, #128	@ 0x80
 80032be:	18fb      	adds	r3, r7, r3
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	2208      	movs	r2, #8
 80032c4:	4013      	ands	r3, r2
 80032c6:	d006      	beq.n	80032d6 <_ftoa+0x44e>
      buf[len++] = ' ';
 80032c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032ca:	1c5a      	adds	r2, r3, #1
 80032cc:	657a      	str	r2, [r7, #84]	@ 0x54
 80032ce:	2210      	movs	r2, #16
 80032d0:	18ba      	adds	r2, r7, r2
 80032d2:	2120      	movs	r1, #32
 80032d4:	54d1      	strb	r1, [r2, r3]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 80032d6:	683c      	ldr	r4, [r7, #0]
 80032d8:	687a      	ldr	r2, [r7, #4]
 80032da:	68b9      	ldr	r1, [r7, #8]
 80032dc:	68f8      	ldr	r0, [r7, #12]
 80032de:	2380      	movs	r3, #128	@ 0x80
 80032e0:	18fb      	adds	r3, r7, r3
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	9303      	str	r3, [sp, #12]
 80032e6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80032e8:	9302      	str	r3, [sp, #8]
 80032ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032ec:	9301      	str	r3, [sp, #4]
 80032ee:	2310      	movs	r3, #16
 80032f0:	18fb      	adds	r3, r7, r3
 80032f2:	9300      	str	r3, [sp, #0]
 80032f4:	0023      	movs	r3, r4
 80032f6:	f7ff fbc8 	bl	8002a8a <_out_rev>
 80032fa:	0003      	movs	r3, r0
}
 80032fc:	0018      	movs	r0, r3
 80032fe:	46bd      	mov	sp, r7
 8003300:	b017      	add	sp, #92	@ 0x5c
 8003302:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003304 <_etoa>:


#if defined(PRINTF_SUPPORT_EXPONENTIAL)
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.jasperse@gmail.com>
static size_t _etoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003304:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003306:	b0a7      	sub	sp, #156	@ 0x9c
 8003308:	af06      	add	r7, sp, #24
 800330a:	6478      	str	r0, [r7, #68]	@ 0x44
 800330c:	6439      	str	r1, [r7, #64]	@ 0x40
 800330e:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003310:	63bb      	str	r3, [r7, #56]	@ 0x38
  // check for NaN and special values
  if ((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 8003312:	2698      	movs	r6, #152	@ 0x98
 8003314:	19bb      	adds	r3, r7, r6
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	19b9      	adds	r1, r7, r6
 800331c:	6808      	ldr	r0, [r1, #0]
 800331e:	6849      	ldr	r1, [r1, #4]
 8003320:	f7fd f878 	bl	8000414 <__aeabi_dcmpeq>
 8003324:	1e03      	subs	r3, r0, #0
 8003326:	d013      	beq.n	8003350 <_etoa+0x4c>
 8003328:	2201      	movs	r2, #1
 800332a:	4252      	negs	r2, r2
 800332c:	4bda      	ldr	r3, [pc, #872]	@ (8003698 <_etoa+0x394>)
 800332e:	19b9      	adds	r1, r7, r6
 8003330:	6808      	ldr	r0, [r1, #0]
 8003332:	6849      	ldr	r1, [r1, #4]
 8003334:	f7fd f888 	bl	8000448 <__aeabi_dcmpgt>
 8003338:	1e03      	subs	r3, r0, #0
 800333a:	d109      	bne.n	8003350 <_etoa+0x4c>
 800333c:	2201      	movs	r2, #1
 800333e:	4252      	negs	r2, r2
 8003340:	4bd6      	ldr	r3, [pc, #856]	@ (800369c <_etoa+0x398>)
 8003342:	19b9      	adds	r1, r7, r6
 8003344:	6808      	ldr	r0, [r1, #0]
 8003346:	6849      	ldr	r1, [r1, #4]
 8003348:	f7fd f86a 	bl	8000420 <__aeabi_dcmplt>
 800334c:	1e03      	subs	r3, r0, #0
 800334e:	d01b      	beq.n	8003388 <_etoa+0x84>
    return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8003350:	6bbd      	ldr	r5, [r7, #56]	@ 0x38
 8003352:	6bfc      	ldr	r4, [r7, #60]	@ 0x3c
 8003354:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003356:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8003358:	23a8      	movs	r3, #168	@ 0xa8
 800335a:	18fb      	adds	r3, r7, r3
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	9304      	str	r3, [sp, #16]
 8003360:	23a4      	movs	r3, #164	@ 0xa4
 8003362:	18fb      	adds	r3, r7, r3
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	9303      	str	r3, [sp, #12]
 8003368:	23a0      	movs	r3, #160	@ 0xa0
 800336a:	18fb      	adds	r3, r7, r3
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	9302      	str	r3, [sp, #8]
 8003370:	2398      	movs	r3, #152	@ 0x98
 8003372:	18fb      	adds	r3, r7, r3
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	9200      	str	r2, [sp, #0]
 800337a:	9301      	str	r3, [sp, #4]
 800337c:	002b      	movs	r3, r5
 800337e:	0022      	movs	r2, r4
 8003380:	f7ff fd82 	bl	8002e88 <_ftoa>
 8003384:	0003      	movs	r3, r0
 8003386:	e272      	b.n	800386e <_etoa+0x56a>
  }

  // determine the sign
  const bool negative = value < 0;
 8003388:	233b      	movs	r3, #59	@ 0x3b
 800338a:	2238      	movs	r2, #56	@ 0x38
 800338c:	189b      	adds	r3, r3, r2
 800338e:	19de      	adds	r6, r3, r7
 8003390:	2301      	movs	r3, #1
 8003392:	73fb      	strb	r3, [r7, #15]
 8003394:	2200      	movs	r2, #0
 8003396:	2300      	movs	r3, #0
 8003398:	2198      	movs	r1, #152	@ 0x98
 800339a:	1879      	adds	r1, r7, r1
 800339c:	6808      	ldr	r0, [r1, #0]
 800339e:	6849      	ldr	r1, [r1, #4]
 80033a0:	f7fd f83e 	bl	8000420 <__aeabi_dcmplt>
 80033a4:	1e03      	subs	r3, r0, #0
 80033a6:	d101      	bne.n	80033ac <_etoa+0xa8>
 80033a8:	2300      	movs	r3, #0
 80033aa:	73fb      	strb	r3, [r7, #15]
 80033ac:	7bfb      	ldrb	r3, [r7, #15]
 80033ae:	7033      	strb	r3, [r6, #0]
  if (negative) {
 80033b0:	233b      	movs	r3, #59	@ 0x3b
 80033b2:	2238      	movs	r2, #56	@ 0x38
 80033b4:	189b      	adds	r3, r3, r2
 80033b6:	19db      	adds	r3, r3, r7
 80033b8:	781b      	ldrb	r3, [r3, #0]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d00f      	beq.n	80033de <_etoa+0xda>
    value = -value;
 80033be:	2198      	movs	r1, #152	@ 0x98
 80033c0:	187b      	adds	r3, r7, r1
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	603b      	str	r3, [r7, #0]
 80033c6:	239c      	movs	r3, #156	@ 0x9c
 80033c8:	18fb      	adds	r3, r7, r3
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	2380      	movs	r3, #128	@ 0x80
 80033ce:	061b      	lsls	r3, r3, #24
 80033d0:	4053      	eors	r3, r2
 80033d2:	607b      	str	r3, [r7, #4]
 80033d4:	683a      	ldr	r2, [r7, #0]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	1879      	adds	r1, r7, r1
 80033da:	600a      	str	r2, [r1, #0]
 80033dc:	604b      	str	r3, [r1, #4]
  }

  // default precision
  if (!(flags & FLAGS_PRECISION)) {
 80033de:	23a8      	movs	r3, #168	@ 0xa8
 80033e0:	18fb      	adds	r3, r7, r3
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	2380      	movs	r3, #128	@ 0x80
 80033e6:	00db      	lsls	r3, r3, #3
 80033e8:	4013      	ands	r3, r2
 80033ea:	d103      	bne.n	80033f4 <_etoa+0xf0>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 80033ec:	2306      	movs	r3, #6
 80033ee:	22a0      	movs	r2, #160	@ 0xa0
 80033f0:	18ba      	adds	r2, r7, r2
 80033f2:	6013      	str	r3, [r2, #0]
  union {
    uint64_t U;
    double   F;
  } conv;

  conv.F = value;
 80033f4:	2698      	movs	r6, #152	@ 0x98
 80033f6:	19bb      	adds	r3, r7, r6
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	64ba      	str	r2, [r7, #72]	@ 0x48
 80033fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 8003400:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003402:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003404:	0d1b      	lsrs	r3, r3, #20
 8003406:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003408:	2300      	movs	r3, #0
 800340a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800340c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800340e:	055b      	lsls	r3, r3, #21
 8003410:	0d5b      	lsrs	r3, r3, #21
 8003412:	4aa3      	ldr	r2, [pc, #652]	@ (80036a0 <_etoa+0x39c>)
 8003414:	4694      	mov	ip, r2
 8003416:	4463      	add	r3, ip
 8003418:	66fb      	str	r3, [r7, #108]	@ 0x6c
  conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is now in [1,2)
 800341a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800341c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800341e:	2100      	movs	r1, #0
 8003420:	0010      	movs	r0, r2
 8003422:	4388      	bics	r0, r1
 8003424:	0004      	movs	r4, r0
 8003426:	031b      	lsls	r3, r3, #12
 8003428:	0b1d      	lsrs	r5, r3, #12
 800342a:	2300      	movs	r3, #0
 800342c:	4323      	orrs	r3, r4
 800342e:	623b      	str	r3, [r7, #32]
 8003430:	4b9c      	ldr	r3, [pc, #624]	@ (80036a4 <_etoa+0x3a0>)
 8003432:	432b      	orrs	r3, r5
 8003434:	627b      	str	r3, [r7, #36]	@ 0x24
 8003436:	6a3b      	ldr	r3, [r7, #32]
 8003438:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 800343a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800343c:	64fc      	str	r4, [r7, #76]	@ 0x4c
  // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 800343e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003440:	f7fe ff86 	bl	8002350 <__aeabi_i2d>
 8003444:	4a98      	ldr	r2, [pc, #608]	@ (80036a8 <_etoa+0x3a4>)
 8003446:	4b99      	ldr	r3, [pc, #612]	@ (80036ac <_etoa+0x3a8>)
 8003448:	f7fe f8e2 	bl	8001610 <__aeabi_dmul>
 800344c:	0002      	movs	r2, r0
 800344e:	000b      	movs	r3, r1
 8003450:	0010      	movs	r0, r2
 8003452:	0019      	movs	r1, r3
 8003454:	4a96      	ldr	r2, [pc, #600]	@ (80036b0 <_etoa+0x3ac>)
 8003456:	4b97      	ldr	r3, [pc, #604]	@ (80036b4 <_etoa+0x3b0>)
 8003458:	f7fd f932 	bl	80006c0 <__aeabi_dadd>
 800345c:	0002      	movs	r2, r0
 800345e:	000b      	movs	r3, r1
 8003460:	0014      	movs	r4, r2
 8003462:	001d      	movs	r5, r3
 8003464:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8003466:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8003468:	2200      	movs	r2, #0
 800346a:	4b93      	ldr	r3, [pc, #588]	@ (80036b8 <_etoa+0x3b4>)
 800346c:	f7fe fb98 	bl	8001ba0 <__aeabi_dsub>
 8003470:	0002      	movs	r2, r0
 8003472:	000b      	movs	r3, r1
 8003474:	0010      	movs	r0, r2
 8003476:	0019      	movs	r1, r3
 8003478:	4a90      	ldr	r2, [pc, #576]	@ (80036bc <_etoa+0x3b8>)
 800347a:	4b91      	ldr	r3, [pc, #580]	@ (80036c0 <_etoa+0x3bc>)
 800347c:	f7fe f8c8 	bl	8001610 <__aeabi_dmul>
 8003480:	0002      	movs	r2, r0
 8003482:	000b      	movs	r3, r1
 8003484:	0020      	movs	r0, r4
 8003486:	0029      	movs	r1, r5
 8003488:	f7fd f91a 	bl	80006c0 <__aeabi_dadd>
 800348c:	0002      	movs	r2, r0
 800348e:	000b      	movs	r3, r1
 8003490:	0010      	movs	r0, r2
 8003492:	0019      	movs	r1, r3
 8003494:	f7fe ff20 	bl	80022d8 <__aeabi_d2iz>
 8003498:	0003      	movs	r3, r0
 800349a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  // now we want to compute 10^expval but we want to be sure it won't overflow
  exp2 = (int)(expval * 3.321928094887362 + 0.5);
 800349c:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800349e:	f7fe ff57 	bl	8002350 <__aeabi_i2d>
 80034a2:	4a88      	ldr	r2, [pc, #544]	@ (80036c4 <_etoa+0x3c0>)
 80034a4:	4b88      	ldr	r3, [pc, #544]	@ (80036c8 <_etoa+0x3c4>)
 80034a6:	f7fe f8b3 	bl	8001610 <__aeabi_dmul>
 80034aa:	0002      	movs	r2, r0
 80034ac:	000b      	movs	r3, r1
 80034ae:	0010      	movs	r0, r2
 80034b0:	0019      	movs	r1, r3
 80034b2:	2200      	movs	r2, #0
 80034b4:	4b85      	ldr	r3, [pc, #532]	@ (80036cc <_etoa+0x3c8>)
 80034b6:	f7fd f903 	bl	80006c0 <__aeabi_dadd>
 80034ba:	0002      	movs	r2, r0
 80034bc:	000b      	movs	r3, r1
 80034be:	0010      	movs	r0, r2
 80034c0:	0019      	movs	r1, r3
 80034c2:	f7fe ff09 	bl	80022d8 <__aeabi_d2iz>
 80034c6:	0003      	movs	r3, r0
 80034c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 80034ca:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 80034cc:	f7fe ff40 	bl	8002350 <__aeabi_i2d>
 80034d0:	4a7f      	ldr	r2, [pc, #508]	@ (80036d0 <_etoa+0x3cc>)
 80034d2:	4b80      	ldr	r3, [pc, #512]	@ (80036d4 <_etoa+0x3d0>)
 80034d4:	f7fe f89c 	bl	8001610 <__aeabi_dmul>
 80034d8:	0002      	movs	r2, r0
 80034da:	000b      	movs	r3, r1
 80034dc:	0014      	movs	r4, r2
 80034de:	001d      	movs	r5, r3
 80034e0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80034e2:	f7fe ff35 	bl	8002350 <__aeabi_i2d>
 80034e6:	4a7c      	ldr	r2, [pc, #496]	@ (80036d8 <_etoa+0x3d4>)
 80034e8:	4b7c      	ldr	r3, [pc, #496]	@ (80036dc <_etoa+0x3d8>)
 80034ea:	f7fe f891 	bl	8001610 <__aeabi_dmul>
 80034ee:	0002      	movs	r2, r0
 80034f0:	000b      	movs	r3, r1
 80034f2:	0020      	movs	r0, r4
 80034f4:	0029      	movs	r1, r5
 80034f6:	f7fe fb53 	bl	8001ba0 <__aeabi_dsub>
 80034fa:	0002      	movs	r2, r0
 80034fc:	000b      	movs	r3, r1
 80034fe:	663a      	str	r2, [r7, #96]	@ 0x60
 8003500:	667b      	str	r3, [r7, #100]	@ 0x64
  const double z2 = z * z;
 8003502:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003504:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003506:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003508:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800350a:	f7fe f881 	bl	8001610 <__aeabi_dmul>
 800350e:	0002      	movs	r2, r0
 8003510:	000b      	movs	r3, r1
 8003512:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003514:	65fb      	str	r3, [r7, #92]	@ 0x5c
  conv.U = (uint64_t)(exp2 + 1023) << 52U;
 8003516:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003518:	4a71      	ldr	r2, [pc, #452]	@ (80036e0 <_etoa+0x3dc>)
 800351a:	4694      	mov	ip, r2
 800351c:	4463      	add	r3, ip
 800351e:	61bb      	str	r3, [r7, #24]
 8003520:	17db      	asrs	r3, r3, #31
 8003522:	61fb      	str	r3, [r7, #28]
 8003524:	69bb      	ldr	r3, [r7, #24]
 8003526:	051b      	lsls	r3, r3, #20
 8003528:	617b      	str	r3, [r7, #20]
 800352a:	2300      	movs	r3, #0
 800352c:	613b      	str	r3, [r7, #16]
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	697c      	ldr	r4, [r7, #20]
 8003532:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003534:	64fc      	str	r4, [r7, #76]	@ 0x4c
  // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_function#Continued_fractions_for_ex
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8003536:	6cbc      	ldr	r4, [r7, #72]	@ 0x48
 8003538:	6cfd      	ldr	r5, [r7, #76]	@ 0x4c
 800353a:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800353c:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800353e:	0002      	movs	r2, r0
 8003540:	000b      	movs	r3, r1
 8003542:	f7fd f8bd 	bl	80006c0 <__aeabi_dadd>
 8003546:	0002      	movs	r2, r0
 8003548:	000b      	movs	r3, r1
 800354a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800354c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800354e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003550:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003552:	2000      	movs	r0, #0
 8003554:	2180      	movs	r1, #128	@ 0x80
 8003556:	05c9      	lsls	r1, r1, #23
 8003558:	f7fe fb22 	bl	8001ba0 <__aeabi_dsub>
 800355c:	0002      	movs	r2, r0
 800355e:	000b      	movs	r3, r1
 8003560:	623a      	str	r2, [r7, #32]
 8003562:	627b      	str	r3, [r7, #36]	@ 0x24
 8003564:	2200      	movs	r2, #0
 8003566:	4b5f      	ldr	r3, [pc, #380]	@ (80036e4 <_etoa+0x3e0>)
 8003568:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800356a:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 800356c:	f7fd fc0c 	bl	8000d88 <__aeabi_ddiv>
 8003570:	0002      	movs	r2, r0
 8003572:	000b      	movs	r3, r1
 8003574:	0010      	movs	r0, r2
 8003576:	0019      	movs	r1, r3
 8003578:	2200      	movs	r2, #0
 800357a:	4b5b      	ldr	r3, [pc, #364]	@ (80036e8 <_etoa+0x3e4>)
 800357c:	f7fd f8a0 	bl	80006c0 <__aeabi_dadd>
 8003580:	0002      	movs	r2, r0
 8003582:	000b      	movs	r3, r1
 8003584:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003586:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8003588:	f7fd fbfe 	bl	8000d88 <__aeabi_ddiv>
 800358c:	0002      	movs	r2, r0
 800358e:	000b      	movs	r3, r1
 8003590:	0010      	movs	r0, r2
 8003592:	0019      	movs	r1, r3
 8003594:	2200      	movs	r2, #0
 8003596:	4b55      	ldr	r3, [pc, #340]	@ (80036ec <_etoa+0x3e8>)
 8003598:	f7fd f892 	bl	80006c0 <__aeabi_dadd>
 800359c:	0002      	movs	r2, r0
 800359e:	000b      	movs	r3, r1
 80035a0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80035a2:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 80035a4:	f7fd fbf0 	bl	8000d88 <__aeabi_ddiv>
 80035a8:	0002      	movs	r2, r0
 80035aa:	000b      	movs	r3, r1
 80035ac:	6a38      	ldr	r0, [r7, #32]
 80035ae:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80035b0:	f7fd f886 	bl	80006c0 <__aeabi_dadd>
 80035b4:	0002      	movs	r2, r0
 80035b6:	000b      	movs	r3, r1
 80035b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80035ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80035bc:	f7fd fbe4 	bl	8000d88 <__aeabi_ddiv>
 80035c0:	0002      	movs	r2, r0
 80035c2:	000b      	movs	r3, r1
 80035c4:	0010      	movs	r0, r2
 80035c6:	0019      	movs	r1, r3
 80035c8:	2200      	movs	r2, #0
 80035ca:	4b36      	ldr	r3, [pc, #216]	@ (80036a4 <_etoa+0x3a0>)
 80035cc:	f7fd f878 	bl	80006c0 <__aeabi_dadd>
 80035d0:	0002      	movs	r2, r0
 80035d2:	000b      	movs	r3, r1
 80035d4:	0020      	movs	r0, r4
 80035d6:	0029      	movs	r1, r5
 80035d8:	f7fe f81a 	bl	8001610 <__aeabi_dmul>
 80035dc:	0002      	movs	r2, r0
 80035de:	000b      	movs	r3, r1
 80035e0:	64ba      	str	r2, [r7, #72]	@ 0x48
 80035e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  // correct for rounding errors
  if (value < conv.F) {
 80035e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80035e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80035e8:	19b9      	adds	r1, r7, r6
 80035ea:	6808      	ldr	r0, [r1, #0]
 80035ec:	6849      	ldr	r1, [r1, #4]
 80035ee:	f7fc ff17 	bl	8000420 <__aeabi_dcmplt>
 80035f2:	1e03      	subs	r3, r0, #0
 80035f4:	d00c      	beq.n	8003610 <_etoa+0x30c>
    expval--;
 80035f6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80035f8:	3b01      	subs	r3, #1
 80035fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
    conv.F /= 10;
 80035fc:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80035fe:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8003600:	2200      	movs	r2, #0
 8003602:	4b39      	ldr	r3, [pc, #228]	@ (80036e8 <_etoa+0x3e4>)
 8003604:	f7fd fbc0 	bl	8000d88 <__aeabi_ddiv>
 8003608:	0002      	movs	r2, r0
 800360a:	000b      	movs	r3, r1
 800360c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800360e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }

  // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
  unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 8003610:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003612:	2b63      	cmp	r3, #99	@ 0x63
 8003614:	dc04      	bgt.n	8003620 <_etoa+0x31c>
 8003616:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003618:	3363      	adds	r3, #99	@ 0x63
 800361a:	db01      	blt.n	8003620 <_etoa+0x31c>
 800361c:	2304      	movs	r3, #4
 800361e:	e000      	b.n	8003622 <_etoa+0x31e>
 8003620:	2305      	movs	r3, #5
 8003622:	67bb      	str	r3, [r7, #120]	@ 0x78

  // in "%g" mode, "prec" is the number of *significant figures* not decimals
  if (flags & FLAGS_ADAPT_EXP) {
 8003624:	23a8      	movs	r3, #168	@ 0xa8
 8003626:	18fb      	adds	r3, r7, r3
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	2380      	movs	r3, #128	@ 0x80
 800362c:	011b      	lsls	r3, r3, #4
 800362e:	4013      	ands	r3, r2
 8003630:	d100      	bne.n	8003634 <_etoa+0x330>
 8003632:	e074      	b.n	800371e <_etoa+0x41a>
    // do we want to fall-back to "%f" mode?
    if ((value >= 1e-4) && (value < 1e6)) {
 8003634:	4a2e      	ldr	r2, [pc, #184]	@ (80036f0 <_etoa+0x3ec>)
 8003636:	4b2f      	ldr	r3, [pc, #188]	@ (80036f4 <_etoa+0x3f0>)
 8003638:	2498      	movs	r4, #152	@ 0x98
 800363a:	1939      	adds	r1, r7, r4
 800363c:	6808      	ldr	r0, [r1, #0]
 800363e:	6849      	ldr	r1, [r1, #4]
 8003640:	f7fc ff0c 	bl	800045c <__aeabi_dcmpge>
 8003644:	1e03      	subs	r3, r0, #0
 8003646:	d059      	beq.n	80036fc <_etoa+0x3f8>
 8003648:	2200      	movs	r2, #0
 800364a:	4b2b      	ldr	r3, [pc, #172]	@ (80036f8 <_etoa+0x3f4>)
 800364c:	1939      	adds	r1, r7, r4
 800364e:	6808      	ldr	r0, [r1, #0]
 8003650:	6849      	ldr	r1, [r1, #4]
 8003652:	f7fc fee5 	bl	8000420 <__aeabi_dcmplt>
 8003656:	1e03      	subs	r3, r0, #0
 8003658:	d050      	beq.n	80036fc <_etoa+0x3f8>
      if ((int)prec > expval) {
 800365a:	21a0      	movs	r1, #160	@ 0xa0
 800365c:	187b      	adds	r3, r7, r1
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003662:	429a      	cmp	r2, r3
 8003664:	da07      	bge.n	8003676 <_etoa+0x372>
        prec = (unsigned)((int)prec - expval - 1);
 8003666:	187b      	adds	r3, r7, r1
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	3b01      	subs	r3, #1
 8003670:	187a      	adds	r2, r7, r1
 8003672:	6013      	str	r3, [r2, #0]
 8003674:	e003      	b.n	800367e <_etoa+0x37a>
      }
      else {
        prec = 0;
 8003676:	2300      	movs	r3, #0
 8003678:	22a0      	movs	r2, #160	@ 0xa0
 800367a:	18ba      	adds	r2, r7, r2
 800367c:	6013      	str	r3, [r2, #0]
      }
      flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 800367e:	21a8      	movs	r1, #168	@ 0xa8
 8003680:	187b      	adds	r3, r7, r1
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	2280      	movs	r2, #128	@ 0x80
 8003686:	00d2      	lsls	r2, r2, #3
 8003688:	4313      	orrs	r3, r2
 800368a:	187a      	adds	r2, r7, r1
 800368c:	6013      	str	r3, [r2, #0]
      // no characters in exponent
      minwidth = 0U;
 800368e:	2300      	movs	r3, #0
 8003690:	67bb      	str	r3, [r7, #120]	@ 0x78
      expval   = 0;
 8003692:	2300      	movs	r3, #0
 8003694:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003696:	e042      	b.n	800371e <_etoa+0x41a>
 8003698:	7fefffff 	.word	0x7fefffff
 800369c:	ffefffff 	.word	0xffefffff
 80036a0:	fffffc01 	.word	0xfffffc01
 80036a4:	3ff00000 	.word	0x3ff00000
 80036a8:	509f79fb 	.word	0x509f79fb
 80036ac:	3fd34413 	.word	0x3fd34413
 80036b0:	8b60c8b3 	.word	0x8b60c8b3
 80036b4:	3fc68a28 	.word	0x3fc68a28
 80036b8:	3ff80000 	.word	0x3ff80000
 80036bc:	636f4361 	.word	0x636f4361
 80036c0:	3fd287a7 	.word	0x3fd287a7
 80036c4:	0979a371 	.word	0x0979a371
 80036c8:	400a934f 	.word	0x400a934f
 80036cc:	3fe00000 	.word	0x3fe00000
 80036d0:	bbb55516 	.word	0xbbb55516
 80036d4:	40026bb1 	.word	0x40026bb1
 80036d8:	fefa39ef 	.word	0xfefa39ef
 80036dc:	3fe62e42 	.word	0x3fe62e42
 80036e0:	000003ff 	.word	0x000003ff
 80036e4:	402c0000 	.word	0x402c0000
 80036e8:	40240000 	.word	0x40240000
 80036ec:	40180000 	.word	0x40180000
 80036f0:	eb1c432d 	.word	0xeb1c432d
 80036f4:	3f1a36e2 	.word	0x3f1a36e2
 80036f8:	412e8480 	.word	0x412e8480
    }
    else {
      // we use one sigfig for the whole part
      if ((prec > 0) && (flags & FLAGS_PRECISION)) {
 80036fc:	21a0      	movs	r1, #160	@ 0xa0
 80036fe:	187b      	adds	r3, r7, r1
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d00b      	beq.n	800371e <_etoa+0x41a>
 8003706:	23a8      	movs	r3, #168	@ 0xa8
 8003708:	18fb      	adds	r3, r7, r3
 800370a:	681a      	ldr	r2, [r3, #0]
 800370c:	2380      	movs	r3, #128	@ 0x80
 800370e:	00db      	lsls	r3, r3, #3
 8003710:	4013      	ands	r3, r2
 8003712:	d004      	beq.n	800371e <_etoa+0x41a>
        --prec;
 8003714:	187b      	adds	r3, r7, r1
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	3b01      	subs	r3, #1
 800371a:	187a      	adds	r2, r7, r1
 800371c:	6013      	str	r3, [r2, #0]
      }
    }
  }

  // will everything fit?
  unsigned int fwidth = width;
 800371e:	22a4      	movs	r2, #164	@ 0xa4
 8003720:	18bb      	adds	r3, r7, r2
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	677b      	str	r3, [r7, #116]	@ 0x74
  if (width > minwidth) {
 8003726:	18bb      	adds	r3, r7, r2
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800372c:	429a      	cmp	r2, r3
 800372e:	d904      	bls.n	800373a <_etoa+0x436>
    // we didn't fall-back so subtract the characters required for the exponent
    fwidth -= minwidth;
 8003730:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003732:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003734:	1ad3      	subs	r3, r2, r3
 8003736:	677b      	str	r3, [r7, #116]	@ 0x74
 8003738:	e001      	b.n	800373e <_etoa+0x43a>
  } else {
    // not enough characters, so go back to default sizing
    fwidth = 0U;
 800373a:	2300      	movs	r3, #0
 800373c:	677b      	str	r3, [r7, #116]	@ 0x74
  }
  if ((flags & FLAGS_LEFT) && minwidth) {
 800373e:	23a8      	movs	r3, #168	@ 0xa8
 8003740:	18fb      	adds	r3, r7, r3
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	2202      	movs	r2, #2
 8003746:	4013      	ands	r3, r2
 8003748:	d004      	beq.n	8003754 <_etoa+0x450>
 800374a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800374c:	2b00      	cmp	r3, #0
 800374e:	d001      	beq.n	8003754 <_etoa+0x450>
    // if we're padding on the right, DON'T pad the floating part
    fwidth = 0U;
 8003750:	2300      	movs	r3, #0
 8003752:	677b      	str	r3, [r7, #116]	@ 0x74
  }

  // rescale the float value
  if (expval) {
 8003754:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003756:	2b00      	cmp	r3, #0
 8003758:	d00c      	beq.n	8003774 <_etoa+0x470>
    value /= conv.F;
 800375a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800375c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800375e:	2498      	movs	r4, #152	@ 0x98
 8003760:	1939      	adds	r1, r7, r4
 8003762:	6808      	ldr	r0, [r1, #0]
 8003764:	6849      	ldr	r1, [r1, #4]
 8003766:	f7fd fb0f 	bl	8000d88 <__aeabi_ddiv>
 800376a:	0002      	movs	r2, r0
 800376c:	000b      	movs	r3, r1
 800376e:	1939      	adds	r1, r7, r4
 8003770:	600a      	str	r2, [r1, #0]
 8003772:	604b      	str	r3, [r1, #4]
  }

  // output the floating part
  const size_t start_idx = idx;
 8003774:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003776:	657b      	str	r3, [r7, #84]	@ 0x54
  idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_ADAPT_EXP);
 8003778:	233b      	movs	r3, #59	@ 0x3b
 800377a:	2238      	movs	r2, #56	@ 0x38
 800377c:	189b      	adds	r3, r3, r2
 800377e:	19db      	adds	r3, r3, r7
 8003780:	781b      	ldrb	r3, [r3, #0]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00b      	beq.n	800379e <_etoa+0x49a>
 8003786:	2398      	movs	r3, #152	@ 0x98
 8003788:	18fb      	adds	r3, r7, r3
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	633b      	str	r3, [r7, #48]	@ 0x30
 800378e:	239c      	movs	r3, #156	@ 0x9c
 8003790:	18fb      	adds	r3, r7, r3
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	2280      	movs	r2, #128	@ 0x80
 8003796:	0612      	lsls	r2, r2, #24
 8003798:	405a      	eors	r2, r3
 800379a:	637a      	str	r2, [r7, #52]	@ 0x34
 800379c:	e005      	b.n	80037aa <_etoa+0x4a6>
 800379e:	2398      	movs	r3, #152	@ 0x98
 80037a0:	18fb      	adds	r3, r7, r3
 80037a2:	685c      	ldr	r4, [r3, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	633b      	str	r3, [r7, #48]	@ 0x30
 80037a8:	637c      	str	r4, [r7, #52]	@ 0x34
 80037aa:	23a8      	movs	r3, #168	@ 0xa8
 80037ac:	18fa      	adds	r2, r7, r3
 80037ae:	6813      	ldr	r3, [r2, #0]
 80037b0:	4a31      	ldr	r2, [pc, #196]	@ (8003878 <_etoa+0x574>)
 80037b2:	4013      	ands	r3, r2
 80037b4:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 80037b6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80037b8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80037ba:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80037bc:	9304      	str	r3, [sp, #16]
 80037be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80037c0:	9303      	str	r3, [sp, #12]
 80037c2:	25a0      	movs	r5, #160	@ 0xa0
 80037c4:	197d      	adds	r5, r7, r5
 80037c6:	682b      	ldr	r3, [r5, #0]
 80037c8:	9302      	str	r3, [sp, #8]
 80037ca:	6b3d      	ldr	r5, [r7, #48]	@ 0x30
 80037cc:	6b7e      	ldr	r6, [r7, #52]	@ 0x34
 80037ce:	9500      	str	r5, [sp, #0]
 80037d0:	9601      	str	r6, [sp, #4]
 80037d2:	0023      	movs	r3, r4
 80037d4:	f7ff fb58 	bl	8002e88 <_ftoa>
 80037d8:	0003      	movs	r3, r0
 80037da:	63fb      	str	r3, [r7, #60]	@ 0x3c

  // output the exponent part
  if (minwidth) {
 80037dc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d044      	beq.n	800386c <_etoa+0x568>
    // output the exponential symbol
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 80037e2:	23a8      	movs	r3, #168	@ 0xa8
 80037e4:	18fb      	adds	r3, r7, r3
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	2220      	movs	r2, #32
 80037ea:	4013      	ands	r3, r2
 80037ec:	d001      	beq.n	80037f2 <_etoa+0x4ee>
 80037ee:	2045      	movs	r0, #69	@ 0x45
 80037f0:	e000      	b.n	80037f4 <_etoa+0x4f0>
 80037f2:	2065      	movs	r0, #101	@ 0x65
 80037f4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80037f6:	1c53      	adds	r3, r2, #1
 80037f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80037fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80037fe:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8003800:	47a0      	blx	r4
    // output the exponent value
    idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10, 0, minwidth-1, FLAGS_ZEROPAD | FLAGS_PLUS);
 8003802:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003804:	17da      	asrs	r2, r3, #31
 8003806:	189b      	adds	r3, r3, r2
 8003808:	4053      	eors	r3, r2
 800380a:	469c      	mov	ip, r3
 800380c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800380e:	0fdb      	lsrs	r3, r3, #31
 8003810:	b2db      	uxtb	r3, r3
 8003812:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8003814:	3a01      	subs	r2, #1
 8003816:	6bbd      	ldr	r5, [r7, #56]	@ 0x38
 8003818:	6bfc      	ldr	r4, [r7, #60]	@ 0x3c
 800381a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800381c:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800381e:	2605      	movs	r6, #5
 8003820:	9605      	str	r6, [sp, #20]
 8003822:	9204      	str	r2, [sp, #16]
 8003824:	2200      	movs	r2, #0
 8003826:	9203      	str	r2, [sp, #12]
 8003828:	220a      	movs	r2, #10
 800382a:	9202      	str	r2, [sp, #8]
 800382c:	9301      	str	r3, [sp, #4]
 800382e:	4663      	mov	r3, ip
 8003830:	9300      	str	r3, [sp, #0]
 8003832:	002b      	movs	r3, r5
 8003834:	0022      	movs	r2, r4
 8003836:	f7ff fa4b 	bl	8002cd0 <_ntoa_long>
 800383a:	0003      	movs	r3, r0
 800383c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    // might need to right-pad spaces
    if (flags & FLAGS_LEFT) {
 800383e:	23a8      	movs	r3, #168	@ 0xa8
 8003840:	18fb      	adds	r3, r7, r3
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	2202      	movs	r2, #2
 8003846:	4013      	ands	r3, r2
 8003848:	d010      	beq.n	800386c <_etoa+0x568>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 800384a:	e007      	b.n	800385c <_etoa+0x558>
 800384c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800384e:	1c53      	adds	r3, r2, #1
 8003850:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003854:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003856:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8003858:	2020      	movs	r0, #32
 800385a:	47a0      	blx	r4
 800385c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800385e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	22a4      	movs	r2, #164	@ 0xa4
 8003864:	18ba      	adds	r2, r7, r2
 8003866:	6812      	ldr	r2, [r2, #0]
 8003868:	429a      	cmp	r2, r3
 800386a:	d8ef      	bhi.n	800384c <_etoa+0x548>
    }
  }
  return idx;
 800386c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800386e:	0018      	movs	r0, r3
 8003870:	46bd      	mov	sp, r7
 8003872:	b021      	add	sp, #132	@ 0x84
 8003874:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003876:	46c0      	nop			@ (mov r8, r8)
 8003878:	fffff7ff 	.word	0xfffff7ff

0800387c <_vsnprintf>:
#endif  // PRINTF_SUPPORT_FLOAT


// internal vsnprintf
static int _vsnprintf(out_fct_type out, char* buffer, const size_t maxlen, const char* format, va_list va)
{
 800387c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800387e:	46c6      	mov	lr, r8
 8003880:	b500      	push	{lr}
 8003882:	b0a6      	sub	sp, #152	@ 0x98
 8003884:	af0a      	add	r7, sp, #40	@ 0x28
 8003886:	6278      	str	r0, [r7, #36]	@ 0x24
 8003888:	6239      	str	r1, [r7, #32]
 800388a:	61fa      	str	r2, [r7, #28]
 800388c:	61bb      	str	r3, [r7, #24]
  unsigned int flags, width, precision, n;
  size_t idx = 0U;
 800388e:	2300      	movs	r3, #0
 8003890:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (!buffer) {
 8003892:	6a3b      	ldr	r3, [r7, #32]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d001      	beq.n	800389c <_vsnprintf+0x20>
 8003898:	f000 fc51 	bl	800413e <_vsnprintf+0x8c2>
    // use null output function
    out = _out_null;
 800389c:	4bad      	ldr	r3, [pc, #692]	@ (8003b54 <_vsnprintf+0x2d8>)
 800389e:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  while (*format)
 80038a0:	f000 fc4d 	bl	800413e <_vsnprintf+0x8c2>
  {
    // format specifier?  %[flags][width][.precision][length]
    if (*format != '%') {
 80038a4:	69bb      	ldr	r3, [r7, #24]
 80038a6:	781b      	ldrb	r3, [r3, #0]
 80038a8:	2b25      	cmp	r3, #37	@ 0x25
 80038aa:	d00d      	beq.n	80038c8 <_vsnprintf+0x4c>
      // no
      out(*format, buffer, idx++, maxlen);
 80038ac:	69bb      	ldr	r3, [r7, #24]
 80038ae:	7818      	ldrb	r0, [r3, #0]
 80038b0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80038b2:	1c53      	adds	r3, r2, #1
 80038b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80038b6:	69fb      	ldr	r3, [r7, #28]
 80038b8:	6a39      	ldr	r1, [r7, #32]
 80038ba:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 80038bc:	47a0      	blx	r4
      format++;
 80038be:	69bb      	ldr	r3, [r7, #24]
 80038c0:	3301      	adds	r3, #1
 80038c2:	61bb      	str	r3, [r7, #24]
      continue;
 80038c4:	f000 fc3b 	bl	800413e <_vsnprintf+0x8c2>
    }
    else {
      // yes, evaluate it
      format++;
 80038c8:	69bb      	ldr	r3, [r7, #24]
 80038ca:	3301      	adds	r3, #1
 80038cc:	61bb      	str	r3, [r7, #24]
    }

    // evaluate flags
    flags = 0U;
 80038ce:	2300      	movs	r3, #0
 80038d0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    do {
      switch (*format) {
 80038d2:	69bb      	ldr	r3, [r7, #24]
 80038d4:	781b      	ldrb	r3, [r3, #0]
 80038d6:	3b20      	subs	r3, #32
 80038d8:	2b10      	cmp	r3, #16
 80038da:	d836      	bhi.n	800394a <_vsnprintf+0xce>
 80038dc:	009a      	lsls	r2, r3, #2
 80038de:	4b9e      	ldr	r3, [pc, #632]	@ (8003b58 <_vsnprintf+0x2dc>)
 80038e0:	18d3      	adds	r3, r2, r3
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	469f      	mov	pc, r3
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 80038e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80038e8:	2201      	movs	r2, #1
 80038ea:	4313      	orrs	r3, r2
 80038ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80038ee:	69bb      	ldr	r3, [r7, #24]
 80038f0:	3301      	adds	r3, #1
 80038f2:	61bb      	str	r3, [r7, #24]
 80038f4:	2301      	movs	r3, #1
 80038f6:	663b      	str	r3, [r7, #96]	@ 0x60
 80038f8:	e02a      	b.n	8003950 <_vsnprintf+0xd4>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 80038fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80038fc:	2202      	movs	r2, #2
 80038fe:	4313      	orrs	r3, r2
 8003900:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003902:	69bb      	ldr	r3, [r7, #24]
 8003904:	3301      	adds	r3, #1
 8003906:	61bb      	str	r3, [r7, #24]
 8003908:	2301      	movs	r3, #1
 800390a:	663b      	str	r3, [r7, #96]	@ 0x60
 800390c:	e020      	b.n	8003950 <_vsnprintf+0xd4>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 800390e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003910:	2204      	movs	r2, #4
 8003912:	4313      	orrs	r3, r2
 8003914:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003916:	69bb      	ldr	r3, [r7, #24]
 8003918:	3301      	adds	r3, #1
 800391a:	61bb      	str	r3, [r7, #24]
 800391c:	2301      	movs	r3, #1
 800391e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003920:	e016      	b.n	8003950 <_vsnprintf+0xd4>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 8003922:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003924:	2208      	movs	r2, #8
 8003926:	4313      	orrs	r3, r2
 8003928:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800392a:	69bb      	ldr	r3, [r7, #24]
 800392c:	3301      	adds	r3, #1
 800392e:	61bb      	str	r3, [r7, #24]
 8003930:	2301      	movs	r3, #1
 8003932:	663b      	str	r3, [r7, #96]	@ 0x60
 8003934:	e00c      	b.n	8003950 <_vsnprintf+0xd4>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 8003936:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003938:	2210      	movs	r2, #16
 800393a:	4313      	orrs	r3, r2
 800393c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800393e:	69bb      	ldr	r3, [r7, #24]
 8003940:	3301      	adds	r3, #1
 8003942:	61bb      	str	r3, [r7, #24]
 8003944:	2301      	movs	r3, #1
 8003946:	663b      	str	r3, [r7, #96]	@ 0x60
 8003948:	e002      	b.n	8003950 <_vsnprintf+0xd4>
        default :                                   n = 0U; break;
 800394a:	2300      	movs	r3, #0
 800394c:	663b      	str	r3, [r7, #96]	@ 0x60
 800394e:	46c0      	nop			@ (mov r8, r8)
      }
    } while (n);
 8003950:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003952:	2b00      	cmp	r3, #0
 8003954:	d1bd      	bne.n	80038d2 <_vsnprintf+0x56>

    // evaluate width field
    width = 0U;
 8003956:	2300      	movs	r3, #0
 8003958:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (_is_digit(*format)) {
 800395a:	69bb      	ldr	r3, [r7, #24]
 800395c:	781b      	ldrb	r3, [r3, #0]
 800395e:	0018      	movs	r0, r3
 8003960:	f7ff f857 	bl	8002a12 <_is_digit>
 8003964:	1e03      	subs	r3, r0, #0
 8003966:	d007      	beq.n	8003978 <_vsnprintf+0xfc>
      width = _atoi(&format);
 8003968:	2318      	movs	r3, #24
 800396a:	18fb      	adds	r3, r7, r3
 800396c:	0018      	movs	r0, r3
 800396e:	f7ff f869 	bl	8002a44 <_atoi>
 8003972:	0003      	movs	r3, r0
 8003974:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003976:	e01c      	b.n	80039b2 <_vsnprintf+0x136>
    }
    else if (*format == '*') {
 8003978:	69bb      	ldr	r3, [r7, #24]
 800397a:	781b      	ldrb	r3, [r3, #0]
 800397c:	2b2a      	cmp	r3, #42	@ 0x2a
 800397e:	d118      	bne.n	80039b2 <_vsnprintf+0x136>
      const int w = va_arg(va, int);
 8003980:	2388      	movs	r3, #136	@ 0x88
 8003982:	18fb      	adds	r3, r7, r3
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	1d1a      	adds	r2, r3, #4
 8003988:	2188      	movs	r1, #136	@ 0x88
 800398a:	1879      	adds	r1, r7, r1
 800398c:	600a      	str	r2, [r1, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	64bb      	str	r3, [r7, #72]	@ 0x48
      if (w < 0) {
 8003992:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003994:	2b00      	cmp	r3, #0
 8003996:	da07      	bge.n	80039a8 <_vsnprintf+0x12c>
        flags |= FLAGS_LEFT;    // reverse padding
 8003998:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800399a:	2202      	movs	r2, #2
 800399c:	4313      	orrs	r3, r2
 800399e:	66fb      	str	r3, [r7, #108]	@ 0x6c
        width = (unsigned int)-w;
 80039a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80039a2:	425b      	negs	r3, r3
 80039a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80039a6:	e001      	b.n	80039ac <_vsnprintf+0x130>
      }
      else {
        width = (unsigned int)w;
 80039a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80039aa:	66bb      	str	r3, [r7, #104]	@ 0x68
      }
      format++;
 80039ac:	69bb      	ldr	r3, [r7, #24]
 80039ae:	3301      	adds	r3, #1
 80039b0:	61bb      	str	r3, [r7, #24]
    }

    // evaluate precision field
    precision = 0U;
 80039b2:	2300      	movs	r3, #0
 80039b4:	667b      	str	r3, [r7, #100]	@ 0x64
    if (*format == '.') {
 80039b6:	69bb      	ldr	r3, [r7, #24]
 80039b8:	781b      	ldrb	r3, [r3, #0]
 80039ba:	2b2e      	cmp	r3, #46	@ 0x2e
 80039bc:	d12b      	bne.n	8003a16 <_vsnprintf+0x19a>
      flags |= FLAGS_PRECISION;
 80039be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80039c0:	2280      	movs	r2, #128	@ 0x80
 80039c2:	00d2      	lsls	r2, r2, #3
 80039c4:	4313      	orrs	r3, r2
 80039c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
      format++;
 80039c8:	69bb      	ldr	r3, [r7, #24]
 80039ca:	3301      	adds	r3, #1
 80039cc:	61bb      	str	r3, [r7, #24]
      if (_is_digit(*format)) {
 80039ce:	69bb      	ldr	r3, [r7, #24]
 80039d0:	781b      	ldrb	r3, [r3, #0]
 80039d2:	0018      	movs	r0, r3
 80039d4:	f7ff f81d 	bl	8002a12 <_is_digit>
 80039d8:	1e03      	subs	r3, r0, #0
 80039da:	d007      	beq.n	80039ec <_vsnprintf+0x170>
        precision = _atoi(&format);
 80039dc:	2318      	movs	r3, #24
 80039de:	18fb      	adds	r3, r7, r3
 80039e0:	0018      	movs	r0, r3
 80039e2:	f7ff f82f 	bl	8002a44 <_atoi>
 80039e6:	0003      	movs	r3, r0
 80039e8:	667b      	str	r3, [r7, #100]	@ 0x64
 80039ea:	e014      	b.n	8003a16 <_vsnprintf+0x19a>
      }
      else if (*format == '*') {
 80039ec:	69bb      	ldr	r3, [r7, #24]
 80039ee:	781b      	ldrb	r3, [r3, #0]
 80039f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80039f2:	d110      	bne.n	8003a16 <_vsnprintf+0x19a>
        const int prec = (int)va_arg(va, int);
 80039f4:	2388      	movs	r3, #136	@ 0x88
 80039f6:	18fb      	adds	r3, r7, r3
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	1d1a      	adds	r2, r3, #4
 80039fc:	2188      	movs	r1, #136	@ 0x88
 80039fe:	1879      	adds	r1, r7, r1
 8003a00:	600a      	str	r2, [r1, #0]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	647b      	str	r3, [r7, #68]	@ 0x44
        precision = prec > 0 ? (unsigned int)prec : 0U;
 8003a06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	da00      	bge.n	8003a0e <_vsnprintf+0x192>
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	667b      	str	r3, [r7, #100]	@ 0x64
        format++;
 8003a10:	69bb      	ldr	r3, [r7, #24]
 8003a12:	3301      	adds	r3, #1
 8003a14:	61bb      	str	r3, [r7, #24]
      }
    }

    // evaluate length field
    switch (*format) {
 8003a16:	69bb      	ldr	r3, [r7, #24]
 8003a18:	781b      	ldrb	r3, [r3, #0]
 8003a1a:	3b68      	subs	r3, #104	@ 0x68
 8003a1c:	2b12      	cmp	r3, #18
 8003a1e:	d847      	bhi.n	8003ab0 <_vsnprintf+0x234>
 8003a20:	009a      	lsls	r2, r3, #2
 8003a22:	4b4e      	ldr	r3, [pc, #312]	@ (8003b5c <_vsnprintf+0x2e0>)
 8003a24:	18d3      	adds	r3, r2, r3
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	469f      	mov	pc, r3
      case 'l' :
        flags |= FLAGS_LONG;
 8003a2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a2c:	2280      	movs	r2, #128	@ 0x80
 8003a2e:	0052      	lsls	r2, r2, #1
 8003a30:	4313      	orrs	r3, r2
 8003a32:	66fb      	str	r3, [r7, #108]	@ 0x6c
        format++;
 8003a34:	69bb      	ldr	r3, [r7, #24]
 8003a36:	3301      	adds	r3, #1
 8003a38:	61bb      	str	r3, [r7, #24]
        if (*format == 'l') {
 8003a3a:	69bb      	ldr	r3, [r7, #24]
 8003a3c:	781b      	ldrb	r3, [r3, #0]
 8003a3e:	2b6c      	cmp	r3, #108	@ 0x6c
 8003a40:	d138      	bne.n	8003ab4 <_vsnprintf+0x238>
          flags |= FLAGS_LONG_LONG;
 8003a42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a44:	2280      	movs	r2, #128	@ 0x80
 8003a46:	0092      	lsls	r2, r2, #2
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	66fb      	str	r3, [r7, #108]	@ 0x6c
          format++;
 8003a4c:	69bb      	ldr	r3, [r7, #24]
 8003a4e:	3301      	adds	r3, #1
 8003a50:	61bb      	str	r3, [r7, #24]
        }
        break;
 8003a52:	e02f      	b.n	8003ab4 <_vsnprintf+0x238>
      case 'h' :
        flags |= FLAGS_SHORT;
 8003a54:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a56:	2280      	movs	r2, #128	@ 0x80
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	66fb      	str	r3, [r7, #108]	@ 0x6c
        format++;
 8003a5c:	69bb      	ldr	r3, [r7, #24]
 8003a5e:	3301      	adds	r3, #1
 8003a60:	61bb      	str	r3, [r7, #24]
        if (*format == 'h') {
 8003a62:	69bb      	ldr	r3, [r7, #24]
 8003a64:	781b      	ldrb	r3, [r3, #0]
 8003a66:	2b68      	cmp	r3, #104	@ 0x68
 8003a68:	d126      	bne.n	8003ab8 <_vsnprintf+0x23c>
          flags |= FLAGS_CHAR;
 8003a6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a6c:	2240      	movs	r2, #64	@ 0x40
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	66fb      	str	r3, [r7, #108]	@ 0x6c
          format++;
 8003a72:	69bb      	ldr	r3, [r7, #24]
 8003a74:	3301      	adds	r3, #1
 8003a76:	61bb      	str	r3, [r7, #24]
        }
        break;
 8003a78:	e01e      	b.n	8003ab8 <_vsnprintf+0x23c>
#if defined(PRINTF_SUPPORT_PTRDIFF_T)
      case 't' :
        flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8003a7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a7c:	2280      	movs	r2, #128	@ 0x80
 8003a7e:	0052      	lsls	r2, r2, #1
 8003a80:	4313      	orrs	r3, r2
 8003a82:	66fb      	str	r3, [r7, #108]	@ 0x6c
        format++;
 8003a84:	69bb      	ldr	r3, [r7, #24]
 8003a86:	3301      	adds	r3, #1
 8003a88:	61bb      	str	r3, [r7, #24]
        break;
 8003a8a:	e016      	b.n	8003aba <_vsnprintf+0x23e>
#endif
      case 'j' :
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8003a8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a8e:	2280      	movs	r2, #128	@ 0x80
 8003a90:	0092      	lsls	r2, r2, #2
 8003a92:	4313      	orrs	r3, r2
 8003a94:	66fb      	str	r3, [r7, #108]	@ 0x6c
        format++;
 8003a96:	69bb      	ldr	r3, [r7, #24]
 8003a98:	3301      	adds	r3, #1
 8003a9a:	61bb      	str	r3, [r7, #24]
        break;
 8003a9c:	e00d      	b.n	8003aba <_vsnprintf+0x23e>
      case 'z' :
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8003a9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003aa0:	2280      	movs	r2, #128	@ 0x80
 8003aa2:	0052      	lsls	r2, r2, #1
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	66fb      	str	r3, [r7, #108]	@ 0x6c
        format++;
 8003aa8:	69bb      	ldr	r3, [r7, #24]
 8003aaa:	3301      	adds	r3, #1
 8003aac:	61bb      	str	r3, [r7, #24]
        break;
 8003aae:	e004      	b.n	8003aba <_vsnprintf+0x23e>
      default :
        break;
 8003ab0:	46c0      	nop			@ (mov r8, r8)
 8003ab2:	e002      	b.n	8003aba <_vsnprintf+0x23e>
        break;
 8003ab4:	46c0      	nop			@ (mov r8, r8)
 8003ab6:	e000      	b.n	8003aba <_vsnprintf+0x23e>
        break;
 8003ab8:	46c0      	nop			@ (mov r8, r8)
    }

    // evaluate specifier
    switch (*format) {
 8003aba:	69bb      	ldr	r3, [r7, #24]
 8003abc:	781b      	ldrb	r3, [r3, #0]
 8003abe:	2b67      	cmp	r3, #103	@ 0x67
 8003ac0:	dc28      	bgt.n	8003b14 <_vsnprintf+0x298>
 8003ac2:	2b25      	cmp	r3, #37	@ 0x25
 8003ac4:	da1d      	bge.n	8003b02 <_vsnprintf+0x286>
 8003ac6:	e32d      	b.n	8004124 <_vsnprintf+0x8a8>
 8003ac8:	3b69      	subs	r3, #105	@ 0x69
 8003aca:	2201      	movs	r2, #1
 8003acc:	409a      	lsls	r2, r3
 8003ace:	0013      	movs	r3, r2
 8003ad0:	4a23      	ldr	r2, [pc, #140]	@ (8003b60 <_vsnprintf+0x2e4>)
 8003ad2:	401a      	ands	r2, r3
 8003ad4:	1e51      	subs	r1, r2, #1
 8003ad6:	418a      	sbcs	r2, r1
 8003ad8:	b2d2      	uxtb	r2, r2
 8003ada:	2a00      	cmp	r2, #0
 8003adc:	d120      	bne.n	8003b20 <_vsnprintf+0x2a4>
 8003ade:	2280      	movs	r2, #128	@ 0x80
 8003ae0:	401a      	ands	r2, r3
 8003ae2:	1e51      	subs	r1, r2, #1
 8003ae4:	418a      	sbcs	r2, r1
 8003ae6:	b2d2      	uxtb	r2, r2
 8003ae8:	2a00      	cmp	r2, #0
 8003aea:	d000      	beq.n	8003aee <_vsnprintf+0x272>
 8003aec:	e2b5      	b.n	800405a <_vsnprintf+0x7de>
 8003aee:	2280      	movs	r2, #128	@ 0x80
 8003af0:	00d2      	lsls	r2, r2, #3
 8003af2:	4013      	ands	r3, r2
 8003af4:	1e5a      	subs	r2, r3, #1
 8003af6:	4193      	sbcs	r3, r2
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d000      	beq.n	8003b00 <_vsnprintf+0x284>
 8003afe:	e246      	b.n	8003f8e <_vsnprintf+0x712>
 8003b00:	e310      	b.n	8004124 <_vsnprintf+0x8a8>
 8003b02:	3b25      	subs	r3, #37	@ 0x25
 8003b04:	2b42      	cmp	r3, #66	@ 0x42
 8003b06:	d900      	bls.n	8003b0a <_vsnprintf+0x28e>
 8003b08:	e30c      	b.n	8004124 <_vsnprintf+0x8a8>
 8003b0a:	009a      	lsls	r2, r3, #2
 8003b0c:	4b15      	ldr	r3, [pc, #84]	@ (8003b64 <_vsnprintf+0x2e8>)
 8003b0e:	18d3      	adds	r3, r2, r3
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	469f      	mov	pc, r3
 8003b14:	2b78      	cmp	r3, #120	@ 0x78
 8003b16:	dd00      	ble.n	8003b1a <_vsnprintf+0x29e>
 8003b18:	e304      	b.n	8004124 <_vsnprintf+0x8a8>
 8003b1a:	2b69      	cmp	r3, #105	@ 0x69
 8003b1c:	dad4      	bge.n	8003ac8 <_vsnprintf+0x24c>
 8003b1e:	e301      	b.n	8004124 <_vsnprintf+0x8a8>
      case 'X' :
      case 'o' :
      case 'b' : {
        // set the base
        unsigned int base;
        if (*format == 'x' || *format == 'X') {
 8003b20:	69bb      	ldr	r3, [r7, #24]
 8003b22:	781b      	ldrb	r3, [r3, #0]
 8003b24:	2b78      	cmp	r3, #120	@ 0x78
 8003b26:	d003      	beq.n	8003b30 <_vsnprintf+0x2b4>
 8003b28:	69bb      	ldr	r3, [r7, #24]
 8003b2a:	781b      	ldrb	r3, [r3, #0]
 8003b2c:	2b58      	cmp	r3, #88	@ 0x58
 8003b2e:	d102      	bne.n	8003b36 <_vsnprintf+0x2ba>
          base = 16U;
 8003b30:	2310      	movs	r3, #16
 8003b32:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003b34:	e01e      	b.n	8003b74 <_vsnprintf+0x2f8>
        }
        else if (*format == 'o') {
 8003b36:	69bb      	ldr	r3, [r7, #24]
 8003b38:	781b      	ldrb	r3, [r3, #0]
 8003b3a:	2b6f      	cmp	r3, #111	@ 0x6f
 8003b3c:	d102      	bne.n	8003b44 <_vsnprintf+0x2c8>
          base =  8U;
 8003b3e:	2308      	movs	r3, #8
 8003b40:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003b42:	e017      	b.n	8003b74 <_vsnprintf+0x2f8>
        }
        else if (*format == 'b') {
 8003b44:	69bb      	ldr	r3, [r7, #24]
 8003b46:	781b      	ldrb	r3, [r3, #0]
 8003b48:	2b62      	cmp	r3, #98	@ 0x62
 8003b4a:	d10d      	bne.n	8003b68 <_vsnprintf+0x2ec>
          base =  2U;
 8003b4c:	2302      	movs	r3, #2
 8003b4e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003b50:	e010      	b.n	8003b74 <_vsnprintf+0x2f8>
 8003b52:	46c0      	nop			@ (mov r8, r8)
 8003b54:	08002991 	.word	0x08002991
 8003b58:	080084ac 	.word	0x080084ac
 8003b5c:	080084f0 	.word	0x080084f0
 8003b60:	00009041 	.word	0x00009041
 8003b64:	0800853c 	.word	0x0800853c
        }
        else {
          base = 10U;
 8003b68:	230a      	movs	r3, #10
 8003b6a:	65bb      	str	r3, [r7, #88]	@ 0x58
          flags &= ~FLAGS_HASH;   // no hash for dec format
 8003b6c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b6e:	2210      	movs	r2, #16
 8003b70:	4393      	bics	r3, r2
 8003b72:	66fb      	str	r3, [r7, #108]	@ 0x6c
        }
        // uppercase
        if (*format == 'X') {
 8003b74:	69bb      	ldr	r3, [r7, #24]
 8003b76:	781b      	ldrb	r3, [r3, #0]
 8003b78:	2b58      	cmp	r3, #88	@ 0x58
 8003b7a:	d103      	bne.n	8003b84 <_vsnprintf+0x308>
          flags |= FLAGS_UPPERCASE;
 8003b7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b7e:	2220      	movs	r2, #32
 8003b80:	4313      	orrs	r3, r2
 8003b82:	66fb      	str	r3, [r7, #108]	@ 0x6c
        }

        // no plus or space flag for u, x, X, o, b
        if ((*format != 'i') && (*format != 'd')) {
 8003b84:	69bb      	ldr	r3, [r7, #24]
 8003b86:	781b      	ldrb	r3, [r3, #0]
 8003b88:	2b69      	cmp	r3, #105	@ 0x69
 8003b8a:	d007      	beq.n	8003b9c <_vsnprintf+0x320>
 8003b8c:	69bb      	ldr	r3, [r7, #24]
 8003b8e:	781b      	ldrb	r3, [r3, #0]
 8003b90:	2b64      	cmp	r3, #100	@ 0x64
 8003b92:	d003      	beq.n	8003b9c <_vsnprintf+0x320>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8003b94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b96:	220c      	movs	r2, #12
 8003b98:	4393      	bics	r3, r2
 8003b9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
        }

        // ignore '0' flag when precision is given
        if (flags & FLAGS_PRECISION) {
 8003b9c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003b9e:	2380      	movs	r3, #128	@ 0x80
 8003ba0:	00db      	lsls	r3, r3, #3
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	d003      	beq.n	8003bae <_vsnprintf+0x332>
          flags &= ~FLAGS_ZEROPAD;
 8003ba6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ba8:	2201      	movs	r2, #1
 8003baa:	4393      	bics	r3, r2
 8003bac:	66fb      	str	r3, [r7, #108]	@ 0x6c
        }

        // convert the integer
        if ((*format == 'i') || (*format == 'd')) {
 8003bae:	69bb      	ldr	r3, [r7, #24]
 8003bb0:	781b      	ldrb	r3, [r3, #0]
 8003bb2:	2b69      	cmp	r3, #105	@ 0x69
 8003bb4:	d004      	beq.n	8003bc0 <_vsnprintf+0x344>
 8003bb6:	69bb      	ldr	r3, [r7, #24]
 8003bb8:	781b      	ldrb	r3, [r3, #0]
 8003bba:	2b64      	cmp	r3, #100	@ 0x64
 8003bbc:	d000      	beq.n	8003bc0 <_vsnprintf+0x344>
 8003bbe:	e0af      	b.n	8003d20 <_vsnprintf+0x4a4>
          // signed
          if (flags & FLAGS_LONG_LONG) {
 8003bc0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003bc2:	2380      	movs	r3, #128	@ 0x80
 8003bc4:	009b      	lsls	r3, r3, #2
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	d03d      	beq.n	8003c46 <_vsnprintf+0x3ca>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            const long long value = va_arg(va, long long);
 8003bca:	2388      	movs	r3, #136	@ 0x88
 8003bcc:	18fb      	adds	r3, r7, r3
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	3307      	adds	r3, #7
 8003bd2:	2207      	movs	r2, #7
 8003bd4:	4393      	bics	r3, r2
 8003bd6:	001a      	movs	r2, r3
 8003bd8:	3208      	adds	r2, #8
 8003bda:	2188      	movs	r1, #136	@ 0x88
 8003bdc:	1879      	adds	r1, r7, r1
 8003bde:	600a      	str	r2, [r1, #0]
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003be6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8003be8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003bea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	da05      	bge.n	8003bfc <_vsnprintf+0x380>
 8003bf0:	2000      	movs	r0, #0
 8003bf2:	2100      	movs	r1, #0
 8003bf4:	1a80      	subs	r0, r0, r2
 8003bf6:	4199      	sbcs	r1, r3
 8003bf8:	0002      	movs	r2, r0
 8003bfa:	000b      	movs	r3, r1
 8003bfc:	0010      	movs	r0, r2
 8003bfe:	0019      	movs	r1, r3
 8003c00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c02:	0fdb      	lsrs	r3, r3, #31
 8003c04:	b2da      	uxtb	r2, r3
 8003c06:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003c08:	613b      	str	r3, [r7, #16]
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	617b      	str	r3, [r7, #20]
 8003c0e:	69fb      	ldr	r3, [r7, #28]
 8003c10:	469c      	mov	ip, r3
 8003c12:	6dfe      	ldr	r6, [r7, #92]	@ 0x5c
 8003c14:	6a3d      	ldr	r5, [r7, #32]
 8003c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c18:	4698      	mov	r8, r3
 8003c1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003c1c:	9308      	str	r3, [sp, #32]
 8003c1e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003c20:	9307      	str	r3, [sp, #28]
 8003c22:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003c24:	9306      	str	r3, [sp, #24]
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	697c      	ldr	r4, [r7, #20]
 8003c2a:	9304      	str	r3, [sp, #16]
 8003c2c:	9405      	str	r4, [sp, #20]
 8003c2e:	9202      	str	r2, [sp, #8]
 8003c30:	9000      	str	r0, [sp, #0]
 8003c32:	9101      	str	r1, [sp, #4]
 8003c34:	4663      	mov	r3, ip
 8003c36:	0032      	movs	r2, r6
 8003c38:	0029      	movs	r1, r5
 8003c3a:	4640      	mov	r0, r8
 8003c3c:	f7ff f8b1 	bl	8002da2 <_ntoa_long_long>
 8003c40:	0003      	movs	r3, r0
 8003c42:	65fb      	str	r3, [r7, #92]	@ 0x5c
          if (flags & FLAGS_LONG_LONG) {
 8003c44:	e0fa      	b.n	8003e3c <_vsnprintf+0x5c0>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8003c46:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003c48:	2380      	movs	r3, #128	@ 0x80
 8003c4a:	005b      	lsls	r3, r3, #1
 8003c4c:	4013      	ands	r3, r2
 8003c4e:	d025      	beq.n	8003c9c <_vsnprintf+0x420>
            const long value = va_arg(va, long);
 8003c50:	2388      	movs	r3, #136	@ 0x88
 8003c52:	18fb      	adds	r3, r7, r3
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	1d1a      	adds	r2, r3, #4
 8003c58:	2188      	movs	r1, #136	@ 0x88
 8003c5a:	1879      	adds	r1, r7, r1
 8003c5c:	600a      	str	r2, [r1, #0]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	637b      	str	r3, [r7, #52]	@ 0x34
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8003c62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c64:	17da      	asrs	r2, r3, #31
 8003c66:	189b      	adds	r3, r3, r2
 8003c68:	4053      	eors	r3, r2
 8003c6a:	001e      	movs	r6, r3
 8003c6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c6e:	0fdb      	lsrs	r3, r3, #31
 8003c70:	b2da      	uxtb	r2, r3
 8003c72:	69fd      	ldr	r5, [r7, #28]
 8003c74:	6dfc      	ldr	r4, [r7, #92]	@ 0x5c
 8003c76:	6a39      	ldr	r1, [r7, #32]
 8003c78:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003c7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003c7c:	9305      	str	r3, [sp, #20]
 8003c7e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003c80:	9304      	str	r3, [sp, #16]
 8003c82:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003c84:	9303      	str	r3, [sp, #12]
 8003c86:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003c88:	9302      	str	r3, [sp, #8]
 8003c8a:	9201      	str	r2, [sp, #4]
 8003c8c:	9600      	str	r6, [sp, #0]
 8003c8e:	002b      	movs	r3, r5
 8003c90:	0022      	movs	r2, r4
 8003c92:	f7ff f81d 	bl	8002cd0 <_ntoa_long>
 8003c96:	0003      	movs	r3, r0
 8003c98:	65fb      	str	r3, [r7, #92]	@ 0x5c
          if (flags & FLAGS_LONG_LONG) {
 8003c9a:	e0cf      	b.n	8003e3c <_vsnprintf+0x5c0>
          }
          else {
            const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 8003c9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003c9e:	2240      	movs	r2, #64	@ 0x40
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	d009      	beq.n	8003cb8 <_vsnprintf+0x43c>
 8003ca4:	2388      	movs	r3, #136	@ 0x88
 8003ca6:	18fb      	adds	r3, r7, r3
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	1d1a      	adds	r2, r3, #4
 8003cac:	2188      	movs	r1, #136	@ 0x88
 8003cae:	1879      	adds	r1, r7, r1
 8003cb0:	600a      	str	r2, [r1, #0]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	e015      	b.n	8003ce4 <_vsnprintf+0x468>
 8003cb8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003cba:	2280      	movs	r2, #128	@ 0x80
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	d009      	beq.n	8003cd4 <_vsnprintf+0x458>
 8003cc0:	2388      	movs	r3, #136	@ 0x88
 8003cc2:	18fb      	adds	r3, r7, r3
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	1d1a      	adds	r2, r3, #4
 8003cc8:	2188      	movs	r1, #136	@ 0x88
 8003cca:	1879      	adds	r1, r7, r1
 8003ccc:	600a      	str	r2, [r1, #0]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	b21b      	sxth	r3, r3
 8003cd2:	e007      	b.n	8003ce4 <_vsnprintf+0x468>
 8003cd4:	2388      	movs	r3, #136	@ 0x88
 8003cd6:	18fb      	adds	r3, r7, r3
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	1d1a      	adds	r2, r3, #4
 8003cdc:	2188      	movs	r1, #136	@ 0x88
 8003cde:	1879      	adds	r1, r7, r1
 8003ce0:	600a      	str	r2, [r1, #0]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	63bb      	str	r3, [r7, #56]	@ 0x38
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8003ce6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ce8:	17da      	asrs	r2, r3, #31
 8003cea:	189b      	adds	r3, r3, r2
 8003cec:	4053      	eors	r3, r2
 8003cee:	001e      	movs	r6, r3
 8003cf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cf2:	0fdb      	lsrs	r3, r3, #31
 8003cf4:	b2da      	uxtb	r2, r3
 8003cf6:	69fd      	ldr	r5, [r7, #28]
 8003cf8:	6dfc      	ldr	r4, [r7, #92]	@ 0x5c
 8003cfa:	6a39      	ldr	r1, [r7, #32]
 8003cfc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003cfe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d00:	9305      	str	r3, [sp, #20]
 8003d02:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003d04:	9304      	str	r3, [sp, #16]
 8003d06:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003d08:	9303      	str	r3, [sp, #12]
 8003d0a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003d0c:	9302      	str	r3, [sp, #8]
 8003d0e:	9201      	str	r2, [sp, #4]
 8003d10:	9600      	str	r6, [sp, #0]
 8003d12:	002b      	movs	r3, r5
 8003d14:	0022      	movs	r2, r4
 8003d16:	f7fe ffdb 	bl	8002cd0 <_ntoa_long>
 8003d1a:	0003      	movs	r3, r0
 8003d1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
          if (flags & FLAGS_LONG_LONG) {
 8003d1e:	e08d      	b.n	8003e3c <_vsnprintf+0x5c0>
          }
        }
        else {
          // unsigned
          if (flags & FLAGS_LONG_LONG) {
 8003d20:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003d22:	2380      	movs	r3, #128	@ 0x80
 8003d24:	009b      	lsls	r3, r3, #2
 8003d26:	4013      	ands	r3, r2
 8003d28:	d02b      	beq.n	8003d82 <_vsnprintf+0x506>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, base, precision, width, flags);
 8003d2a:	2388      	movs	r3, #136	@ 0x88
 8003d2c:	18fb      	adds	r3, r7, r3
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	3307      	adds	r3, #7
 8003d32:	2207      	movs	r2, #7
 8003d34:	4393      	bics	r3, r2
 8003d36:	001a      	movs	r2, r3
 8003d38:	3208      	adds	r2, #8
 8003d3a:	2188      	movs	r1, #136	@ 0x88
 8003d3c:	1879      	adds	r1, r7, r1
 8003d3e:	600a      	str	r2, [r1, #0]
 8003d40:	6818      	ldr	r0, [r3, #0]
 8003d42:	6859      	ldr	r1, [r3, #4]
 8003d44:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003d46:	60bb      	str	r3, [r7, #8]
 8003d48:	2300      	movs	r3, #0
 8003d4a:	60fb      	str	r3, [r7, #12]
 8003d4c:	69fe      	ldr	r6, [r7, #28]
 8003d4e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003d50:	6a3d      	ldr	r5, [r7, #32]
 8003d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d54:	469c      	mov	ip, r3
 8003d56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d58:	9308      	str	r3, [sp, #32]
 8003d5a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003d5c:	9307      	str	r3, [sp, #28]
 8003d5e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003d60:	9306      	str	r3, [sp, #24]
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	68fc      	ldr	r4, [r7, #12]
 8003d66:	9304      	str	r3, [sp, #16]
 8003d68:	9405      	str	r4, [sp, #20]
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	9302      	str	r3, [sp, #8]
 8003d6e:	9000      	str	r0, [sp, #0]
 8003d70:	9101      	str	r1, [sp, #4]
 8003d72:	0033      	movs	r3, r6
 8003d74:	0029      	movs	r1, r5
 8003d76:	4660      	mov	r0, ip
 8003d78:	f7ff f813 	bl	8002da2 <_ntoa_long_long>
 8003d7c:	0003      	movs	r3, r0
 8003d7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003d80:	e05c      	b.n	8003e3c <_vsnprintf+0x5c0>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8003d82:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003d84:	2380      	movs	r3, #128	@ 0x80
 8003d86:	005b      	lsls	r3, r3, #1
 8003d88:	4013      	ands	r3, r2
 8003d8a:	d01d      	beq.n	8003dc8 <_vsnprintf+0x54c>
            idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, precision, width, flags);
 8003d8c:	2388      	movs	r3, #136	@ 0x88
 8003d8e:	18fb      	adds	r3, r7, r3
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	1d1a      	adds	r2, r3, #4
 8003d94:	2188      	movs	r1, #136	@ 0x88
 8003d96:	1879      	adds	r1, r7, r1
 8003d98:	600a      	str	r2, [r1, #0]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	69fd      	ldr	r5, [r7, #28]
 8003d9e:	6dfc      	ldr	r4, [r7, #92]	@ 0x5c
 8003da0:	6a39      	ldr	r1, [r7, #32]
 8003da2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003da4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003da6:	9205      	str	r2, [sp, #20]
 8003da8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003daa:	9204      	str	r2, [sp, #16]
 8003dac:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003dae:	9203      	str	r2, [sp, #12]
 8003db0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003db2:	9202      	str	r2, [sp, #8]
 8003db4:	2200      	movs	r2, #0
 8003db6:	9201      	str	r2, [sp, #4]
 8003db8:	9300      	str	r3, [sp, #0]
 8003dba:	002b      	movs	r3, r5
 8003dbc:	0022      	movs	r2, r4
 8003dbe:	f7fe ff87 	bl	8002cd0 <_ntoa_long>
 8003dc2:	0003      	movs	r3, r0
 8003dc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003dc6:	e039      	b.n	8003e3c <_vsnprintf+0x5c0>
          }
          else {
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 8003dc8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003dca:	2240      	movs	r2, #64	@ 0x40
 8003dcc:	4013      	ands	r3, r2
 8003dce:	d009      	beq.n	8003de4 <_vsnprintf+0x568>
 8003dd0:	2388      	movs	r3, #136	@ 0x88
 8003dd2:	18fb      	adds	r3, r7, r3
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	1d1a      	adds	r2, r3, #4
 8003dd8:	2188      	movs	r1, #136	@ 0x88
 8003dda:	1879      	adds	r1, r7, r1
 8003ddc:	600a      	str	r2, [r1, #0]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	e015      	b.n	8003e10 <_vsnprintf+0x594>
 8003de4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003de6:	2280      	movs	r2, #128	@ 0x80
 8003de8:	4013      	ands	r3, r2
 8003dea:	d009      	beq.n	8003e00 <_vsnprintf+0x584>
 8003dec:	2388      	movs	r3, #136	@ 0x88
 8003dee:	18fb      	adds	r3, r7, r3
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	1d1a      	adds	r2, r3, #4
 8003df4:	2188      	movs	r1, #136	@ 0x88
 8003df6:	1879      	adds	r1, r7, r1
 8003df8:	600a      	str	r2, [r1, #0]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	b29b      	uxth	r3, r3
 8003dfe:	e007      	b.n	8003e10 <_vsnprintf+0x594>
 8003e00:	2388      	movs	r3, #136	@ 0x88
 8003e02:	18fb      	adds	r3, r7, r3
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	1d1a      	adds	r2, r3, #4
 8003e08:	2188      	movs	r1, #136	@ 0x88
 8003e0a:	1879      	adds	r1, r7, r1
 8003e0c:	600a      	str	r2, [r1, #0]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	63fb      	str	r3, [r7, #60]	@ 0x3c
            idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags);
 8003e12:	69fc      	ldr	r4, [r7, #28]
 8003e14:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003e16:	6a39      	ldr	r1, [r7, #32]
 8003e18:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003e1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003e1c:	9305      	str	r3, [sp, #20]
 8003e1e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003e20:	9304      	str	r3, [sp, #16]
 8003e22:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003e24:	9303      	str	r3, [sp, #12]
 8003e26:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003e28:	9302      	str	r3, [sp, #8]
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	9301      	str	r3, [sp, #4]
 8003e2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e30:	9300      	str	r3, [sp, #0]
 8003e32:	0023      	movs	r3, r4
 8003e34:	f7fe ff4c 	bl	8002cd0 <_ntoa_long>
 8003e38:	0003      	movs	r3, r0
 8003e3a:	65fb      	str	r3, [r7, #92]	@ 0x5c
          }
        }
        format++;
 8003e3c:	69bb      	ldr	r3, [r7, #24]
 8003e3e:	3301      	adds	r3, #1
 8003e40:	61bb      	str	r3, [r7, #24]
        break;
 8003e42:	e17c      	b.n	800413e <_vsnprintf+0x8c2>
      }
#if defined(PRINTF_SUPPORT_FLOAT)
      case 'f' :
      case 'F' :
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 8003e44:	69bb      	ldr	r3, [r7, #24]
 8003e46:	781b      	ldrb	r3, [r3, #0]
 8003e48:	2b46      	cmp	r3, #70	@ 0x46
 8003e4a:	d103      	bne.n	8003e54 <_vsnprintf+0x5d8>
 8003e4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003e4e:	2220      	movs	r2, #32
 8003e50:	4313      	orrs	r3, r2
 8003e52:	66fb      	str	r3, [r7, #108]	@ 0x6c
        idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8003e54:	2388      	movs	r3, #136	@ 0x88
 8003e56:	18fb      	adds	r3, r7, r3
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	3307      	adds	r3, #7
 8003e5c:	2207      	movs	r2, #7
 8003e5e:	4393      	bics	r3, r2
 8003e60:	001a      	movs	r2, r3
 8003e62:	3208      	adds	r2, #8
 8003e64:	2188      	movs	r1, #136	@ 0x88
 8003e66:	1879      	adds	r1, r7, r1
 8003e68:	600a      	str	r2, [r1, #0]
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	69fe      	ldr	r6, [r7, #28]
 8003e70:	6dfd      	ldr	r5, [r7, #92]	@ 0x5c
 8003e72:	6a3c      	ldr	r4, [r7, #32]
 8003e74:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003e76:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8003e78:	9104      	str	r1, [sp, #16]
 8003e7a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003e7c:	9103      	str	r1, [sp, #12]
 8003e7e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8003e80:	9102      	str	r1, [sp, #8]
 8003e82:	9200      	str	r2, [sp, #0]
 8003e84:	9301      	str	r3, [sp, #4]
 8003e86:	0033      	movs	r3, r6
 8003e88:	002a      	movs	r2, r5
 8003e8a:	0021      	movs	r1, r4
 8003e8c:	f7fe fffc 	bl	8002e88 <_ftoa>
 8003e90:	0003      	movs	r3, r0
 8003e92:	65fb      	str	r3, [r7, #92]	@ 0x5c
        format++;
 8003e94:	69bb      	ldr	r3, [r7, #24]
 8003e96:	3301      	adds	r3, #1
 8003e98:	61bb      	str	r3, [r7, #24]
        break;
 8003e9a:	e150      	b.n	800413e <_vsnprintf+0x8c2>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
      case 'e':
      case 'E':
      case 'g':
      case 'G':
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 8003e9c:	69bb      	ldr	r3, [r7, #24]
 8003e9e:	781b      	ldrb	r3, [r3, #0]
 8003ea0:	2b67      	cmp	r3, #103	@ 0x67
 8003ea2:	d003      	beq.n	8003eac <_vsnprintf+0x630>
 8003ea4:	69bb      	ldr	r3, [r7, #24]
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	2b47      	cmp	r3, #71	@ 0x47
 8003eaa:	d104      	bne.n	8003eb6 <_vsnprintf+0x63a>
 8003eac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003eae:	2280      	movs	r2, #128	@ 0x80
 8003eb0:	0112      	lsls	r2, r2, #4
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	66fb      	str	r3, [r7, #108]	@ 0x6c
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 8003eb6:	69bb      	ldr	r3, [r7, #24]
 8003eb8:	781b      	ldrb	r3, [r3, #0]
 8003eba:	2b45      	cmp	r3, #69	@ 0x45
 8003ebc:	d003      	beq.n	8003ec6 <_vsnprintf+0x64a>
 8003ebe:	69bb      	ldr	r3, [r7, #24]
 8003ec0:	781b      	ldrb	r3, [r3, #0]
 8003ec2:	2b47      	cmp	r3, #71	@ 0x47
 8003ec4:	d103      	bne.n	8003ece <_vsnprintf+0x652>
 8003ec6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ec8:	2220      	movs	r2, #32
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	66fb      	str	r3, [r7, #108]	@ 0x6c
        idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8003ece:	2388      	movs	r3, #136	@ 0x88
 8003ed0:	18fb      	adds	r3, r7, r3
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	3307      	adds	r3, #7
 8003ed6:	2207      	movs	r2, #7
 8003ed8:	4393      	bics	r3, r2
 8003eda:	001a      	movs	r2, r3
 8003edc:	3208      	adds	r2, #8
 8003ede:	2188      	movs	r1, #136	@ 0x88
 8003ee0:	1879      	adds	r1, r7, r1
 8003ee2:	600a      	str	r2, [r1, #0]
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	69fe      	ldr	r6, [r7, #28]
 8003eea:	6dfd      	ldr	r5, [r7, #92]	@ 0x5c
 8003eec:	6a3c      	ldr	r4, [r7, #32]
 8003eee:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003ef0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8003ef2:	9104      	str	r1, [sp, #16]
 8003ef4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003ef6:	9103      	str	r1, [sp, #12]
 8003ef8:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8003efa:	9102      	str	r1, [sp, #8]
 8003efc:	9200      	str	r2, [sp, #0]
 8003efe:	9301      	str	r3, [sp, #4]
 8003f00:	0033      	movs	r3, r6
 8003f02:	002a      	movs	r2, r5
 8003f04:	0021      	movs	r1, r4
 8003f06:	f7ff f9fd 	bl	8003304 <_etoa>
 8003f0a:	0003      	movs	r3, r0
 8003f0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
        format++;
 8003f0e:	69bb      	ldr	r3, [r7, #24]
 8003f10:	3301      	adds	r3, #1
 8003f12:	61bb      	str	r3, [r7, #24]
        break;
 8003f14:	e113      	b.n	800413e <_vsnprintf+0x8c2>
#endif  // PRINTF_SUPPORT_EXPONENTIAL
#endif  // PRINTF_SUPPORT_FLOAT
      case 'c' : {
        unsigned int l = 1U;
 8003f16:	2301      	movs	r3, #1
 8003f18:	657b      	str	r3, [r7, #84]	@ 0x54
        // pre padding
        if (!(flags & FLAGS_LEFT)) {
 8003f1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f1c:	2202      	movs	r2, #2
 8003f1e:	4013      	ands	r3, r2
 8003f20:	d10e      	bne.n	8003f40 <_vsnprintf+0x6c4>
          while (l++ < width) {
 8003f22:	e007      	b.n	8003f34 <_vsnprintf+0x6b8>
            out(' ', buffer, idx++, maxlen);
 8003f24:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003f26:	1c53      	adds	r3, r2, #1
 8003f28:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003f2a:	69fb      	ldr	r3, [r7, #28]
 8003f2c:	6a39      	ldr	r1, [r7, #32]
 8003f2e:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8003f30:	2020      	movs	r0, #32
 8003f32:	47a0      	blx	r4
          while (l++ < width) {
 8003f34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f36:	1c5a      	adds	r2, r3, #1
 8003f38:	657a      	str	r2, [r7, #84]	@ 0x54
 8003f3a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003f3c:	429a      	cmp	r2, r3
 8003f3e:	d8f1      	bhi.n	8003f24 <_vsnprintf+0x6a8>
          }
        }
        // char output
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 8003f40:	2388      	movs	r3, #136	@ 0x88
 8003f42:	18fb      	adds	r3, r7, r3
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	1d1a      	adds	r2, r3, #4
 8003f48:	2188      	movs	r1, #136	@ 0x88
 8003f4a:	1879      	adds	r1, r7, r1
 8003f4c:	600a      	str	r2, [r1, #0]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	b2d8      	uxtb	r0, r3
 8003f52:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003f54:	1c53      	adds	r3, r2, #1
 8003f56:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003f58:	69fb      	ldr	r3, [r7, #28]
 8003f5a:	6a39      	ldr	r1, [r7, #32]
 8003f5c:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8003f5e:	47a0      	blx	r4
        // post padding
        if (flags & FLAGS_LEFT) {
 8003f60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f62:	2202      	movs	r2, #2
 8003f64:	4013      	ands	r3, r2
 8003f66:	d00e      	beq.n	8003f86 <_vsnprintf+0x70a>
          while (l++ < width) {
 8003f68:	e007      	b.n	8003f7a <_vsnprintf+0x6fe>
            out(' ', buffer, idx++, maxlen);
 8003f6a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003f6c:	1c53      	adds	r3, r2, #1
 8003f6e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003f70:	69fb      	ldr	r3, [r7, #28]
 8003f72:	6a39      	ldr	r1, [r7, #32]
 8003f74:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8003f76:	2020      	movs	r0, #32
 8003f78:	47a0      	blx	r4
          while (l++ < width) {
 8003f7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f7c:	1c5a      	adds	r2, r3, #1
 8003f7e:	657a      	str	r2, [r7, #84]	@ 0x54
 8003f80:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d8f1      	bhi.n	8003f6a <_vsnprintf+0x6ee>
          }
        }
        format++;
 8003f86:	69bb      	ldr	r3, [r7, #24]
 8003f88:	3301      	adds	r3, #1
 8003f8a:	61bb      	str	r3, [r7, #24]
        break;
 8003f8c:	e0d7      	b.n	800413e <_vsnprintf+0x8c2>
      }

      case 's' : {
        const char* p = va_arg(va, char*);
 8003f8e:	2388      	movs	r3, #136	@ 0x88
 8003f90:	18fb      	adds	r3, r7, r3
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	1d1a      	adds	r2, r3, #4
 8003f96:	2188      	movs	r1, #136	@ 0x88
 8003f98:	1879      	adds	r1, r7, r1
 8003f9a:	600a      	str	r2, [r1, #0]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	653b      	str	r3, [r7, #80]	@ 0x50
        unsigned int l = _strnlen_s(p, precision ? precision : (size_t)-1);
 8003fa0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d001      	beq.n	8003faa <_vsnprintf+0x72e>
 8003fa6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003fa8:	e001      	b.n	8003fae <_vsnprintf+0x732>
 8003faa:	2301      	movs	r3, #1
 8003fac:	425b      	negs	r3, r3
 8003fae:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003fb0:	0019      	movs	r1, r3
 8003fb2:	0010      	movs	r0, r2
 8003fb4:	f7fe fd12 	bl	80029dc <_strnlen_s>
 8003fb8:	0003      	movs	r3, r0
 8003fba:	64fb      	str	r3, [r7, #76]	@ 0x4c
        // pre padding
        if (flags & FLAGS_PRECISION) {
 8003fbc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003fbe:	2380      	movs	r3, #128	@ 0x80
 8003fc0:	00db      	lsls	r3, r3, #3
 8003fc2:	4013      	ands	r3, r2
 8003fc4:	d005      	beq.n	8003fd2 <_vsnprintf+0x756>
          l = (l < precision ? l : precision);
 8003fc6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003fc8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d900      	bls.n	8003fd0 <_vsnprintf+0x754>
 8003fce:	0013      	movs	r3, r2
 8003fd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
        }
        if (!(flags & FLAGS_LEFT)) {
 8003fd2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003fd4:	2202      	movs	r2, #2
 8003fd6:	4013      	ands	r3, r2
 8003fd8:	d11a      	bne.n	8004010 <_vsnprintf+0x794>
          while (l++ < width) {
 8003fda:	e007      	b.n	8003fec <_vsnprintf+0x770>
            out(' ', buffer, idx++, maxlen);
 8003fdc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003fde:	1c53      	adds	r3, r2, #1
 8003fe0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003fe2:	69fb      	ldr	r3, [r7, #28]
 8003fe4:	6a39      	ldr	r1, [r7, #32]
 8003fe6:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8003fe8:	2020      	movs	r0, #32
 8003fea:	47a0      	blx	r4
          while (l++ < width) {
 8003fec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003fee:	1c5a      	adds	r2, r3, #1
 8003ff0:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003ff2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d8f1      	bhi.n	8003fdc <_vsnprintf+0x760>
          }
        }
        // string output
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8003ff8:	e00a      	b.n	8004010 <_vsnprintf+0x794>
          out(*(p++), buffer, idx++, maxlen);
 8003ffa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ffc:	1c5a      	adds	r2, r3, #1
 8003ffe:	653a      	str	r2, [r7, #80]	@ 0x50
 8004000:	7818      	ldrb	r0, [r3, #0]
 8004002:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004004:	1c53      	adds	r3, r2, #1
 8004006:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004008:	69fb      	ldr	r3, [r7, #28]
 800400a:	6a39      	ldr	r1, [r7, #32]
 800400c:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 800400e:	47a0      	blx	r4
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8004010:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004012:	781b      	ldrb	r3, [r3, #0]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d009      	beq.n	800402c <_vsnprintf+0x7b0>
 8004018:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800401a:	2380      	movs	r3, #128	@ 0x80
 800401c:	00db      	lsls	r3, r3, #3
 800401e:	4013      	ands	r3, r2
 8004020:	d0eb      	beq.n	8003ffa <_vsnprintf+0x77e>
 8004022:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004024:	1e5a      	subs	r2, r3, #1
 8004026:	667a      	str	r2, [r7, #100]	@ 0x64
 8004028:	2b00      	cmp	r3, #0
 800402a:	d1e6      	bne.n	8003ffa <_vsnprintf+0x77e>
        }
        // post padding
        if (flags & FLAGS_LEFT) {
 800402c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800402e:	2202      	movs	r2, #2
 8004030:	4013      	ands	r3, r2
 8004032:	d00e      	beq.n	8004052 <_vsnprintf+0x7d6>
          while (l++ < width) {
 8004034:	e007      	b.n	8004046 <_vsnprintf+0x7ca>
            out(' ', buffer, idx++, maxlen);
 8004036:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004038:	1c53      	adds	r3, r2, #1
 800403a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800403c:	69fb      	ldr	r3, [r7, #28]
 800403e:	6a39      	ldr	r1, [r7, #32]
 8004040:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8004042:	2020      	movs	r0, #32
 8004044:	47a0      	blx	r4
          while (l++ < width) {
 8004046:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004048:	1c5a      	adds	r2, r3, #1
 800404a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800404c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800404e:	429a      	cmp	r2, r3
 8004050:	d8f1      	bhi.n	8004036 <_vsnprintf+0x7ba>
          }
        }
        format++;
 8004052:	69bb      	ldr	r3, [r7, #24]
 8004054:	3301      	adds	r3, #1
 8004056:	61bb      	str	r3, [r7, #24]
        break;
 8004058:	e071      	b.n	800413e <_vsnprintf+0x8c2>
      }

      case 'p' : {
        width = sizeof(void*) * 2U;
 800405a:	2308      	movs	r3, #8
 800405c:	66bb      	str	r3, [r7, #104]	@ 0x68
        flags |= FLAGS_ZEROPAD | FLAGS_UPPERCASE;
 800405e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004060:	2221      	movs	r2, #33	@ 0x21
 8004062:	4313      	orrs	r3, r2
 8004064:	66fb      	str	r3, [r7, #108]	@ 0x6c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        const bool is_ll = sizeof(uintptr_t) == sizeof(long long);
 8004066:	212b      	movs	r1, #43	@ 0x2b
 8004068:	2318      	movs	r3, #24
 800406a:	18cb      	adds	r3, r1, r3
 800406c:	19db      	adds	r3, r3, r7
 800406e:	2200      	movs	r2, #0
 8004070:	701a      	strb	r2, [r3, #0]
        if (is_ll) {
 8004072:	2318      	movs	r3, #24
 8004074:	18cb      	adds	r3, r1, r3
 8004076:	19db      	adds	r3, r3, r7
 8004078:	781b      	ldrb	r3, [r3, #0]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d025      	beq.n	80040ca <_vsnprintf+0x84e>
          idx = _ntoa_long_long(out, buffer, idx, maxlen, (uintptr_t)va_arg(va, void*), false, 16U, precision, width, flags);
 800407e:	2388      	movs	r3, #136	@ 0x88
 8004080:	18fb      	adds	r3, r7, r3
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	1d1a      	adds	r2, r3, #4
 8004086:	2188      	movs	r1, #136	@ 0x88
 8004088:	1879      	adds	r1, r7, r1
 800408a:	600a      	str	r2, [r1, #0]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	603b      	str	r3, [r7, #0]
 8004090:	2300      	movs	r3, #0
 8004092:	607b      	str	r3, [r7, #4]
 8004094:	69fd      	ldr	r5, [r7, #28]
 8004096:	6dfc      	ldr	r4, [r7, #92]	@ 0x5c
 8004098:	6a39      	ldr	r1, [r7, #32]
 800409a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800409c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800409e:	9308      	str	r3, [sp, #32]
 80040a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80040a2:	9307      	str	r3, [sp, #28]
 80040a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80040a6:	9306      	str	r3, [sp, #24]
 80040a8:	2210      	movs	r2, #16
 80040aa:	2300      	movs	r3, #0
 80040ac:	9204      	str	r2, [sp, #16]
 80040ae:	9305      	str	r3, [sp, #20]
 80040b0:	2300      	movs	r3, #0
 80040b2:	9302      	str	r3, [sp, #8]
 80040b4:	683a      	ldr	r2, [r7, #0]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	9200      	str	r2, [sp, #0]
 80040ba:	9301      	str	r3, [sp, #4]
 80040bc:	002b      	movs	r3, r5
 80040be:	0022      	movs	r2, r4
 80040c0:	f7fe fe6f 	bl	8002da2 <_ntoa_long_long>
 80040c4:	0003      	movs	r3, r0
 80040c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80040c8:	e01c      	b.n	8004104 <_vsnprintf+0x888>
        }
        else {
#endif
          idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void*)), false, 16U, precision, width, flags);
 80040ca:	2388      	movs	r3, #136	@ 0x88
 80040cc:	18fb      	adds	r3, r7, r3
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	1d1a      	adds	r2, r3, #4
 80040d2:	2188      	movs	r1, #136	@ 0x88
 80040d4:	1879      	adds	r1, r7, r1
 80040d6:	600a      	str	r2, [r1, #0]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	001d      	movs	r5, r3
 80040dc:	69fc      	ldr	r4, [r7, #28]
 80040de:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80040e0:	6a39      	ldr	r1, [r7, #32]
 80040e2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80040e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040e6:	9305      	str	r3, [sp, #20]
 80040e8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80040ea:	9304      	str	r3, [sp, #16]
 80040ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80040ee:	9303      	str	r3, [sp, #12]
 80040f0:	2310      	movs	r3, #16
 80040f2:	9302      	str	r3, [sp, #8]
 80040f4:	2300      	movs	r3, #0
 80040f6:	9301      	str	r3, [sp, #4]
 80040f8:	9500      	str	r5, [sp, #0]
 80040fa:	0023      	movs	r3, r4
 80040fc:	f7fe fde8 	bl	8002cd0 <_ntoa_long>
 8004100:	0003      	movs	r3, r0
 8004102:	65fb      	str	r3, [r7, #92]	@ 0x5c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        }
#endif
        format++;
 8004104:	69bb      	ldr	r3, [r7, #24]
 8004106:	3301      	adds	r3, #1
 8004108:	61bb      	str	r3, [r7, #24]
        break;
 800410a:	e018      	b.n	800413e <_vsnprintf+0x8c2>
      }

      case '%' :
        out('%', buffer, idx++, maxlen);
 800410c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800410e:	1c53      	adds	r3, r2, #1
 8004110:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004112:	69fb      	ldr	r3, [r7, #28]
 8004114:	6a39      	ldr	r1, [r7, #32]
 8004116:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8004118:	2025      	movs	r0, #37	@ 0x25
 800411a:	47a0      	blx	r4
        format++;
 800411c:	69bb      	ldr	r3, [r7, #24]
 800411e:	3301      	adds	r3, #1
 8004120:	61bb      	str	r3, [r7, #24]
        break;
 8004122:	e00c      	b.n	800413e <_vsnprintf+0x8c2>

      default :
        out(*format, buffer, idx++, maxlen);
 8004124:	69bb      	ldr	r3, [r7, #24]
 8004126:	7818      	ldrb	r0, [r3, #0]
 8004128:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800412a:	1c53      	adds	r3, r2, #1
 800412c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800412e:	69fb      	ldr	r3, [r7, #28]
 8004130:	6a39      	ldr	r1, [r7, #32]
 8004132:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8004134:	47a0      	blx	r4
        format++;
 8004136:	69bb      	ldr	r3, [r7, #24]
 8004138:	3301      	adds	r3, #1
 800413a:	61bb      	str	r3, [r7, #24]
        break;
 800413c:	46c0      	nop			@ (mov r8, r8)
  while (*format)
 800413e:	69bb      	ldr	r3, [r7, #24]
 8004140:	781b      	ldrb	r3, [r3, #0]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d001      	beq.n	800414a <_vsnprintf+0x8ce>
 8004146:	f7ff fbad 	bl	80038a4 <_vsnprintf+0x28>
    }
  }

  // termination
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 800414a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800414c:	69fb      	ldr	r3, [r7, #28]
 800414e:	429a      	cmp	r2, r3
 8004150:	d302      	bcc.n	8004158 <_vsnprintf+0x8dc>
 8004152:	69fb      	ldr	r3, [r7, #28]
 8004154:	1e5a      	subs	r2, r3, #1
 8004156:	e000      	b.n	800415a <_vsnprintf+0x8de>
 8004158:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800415a:	69fb      	ldr	r3, [r7, #28]
 800415c:	6a39      	ldr	r1, [r7, #32]
 800415e:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8004160:	2000      	movs	r0, #0
 8004162:	47a0      	blx	r4

  // return written chars without terminating \0
  return (int)idx;
 8004164:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
}
 8004166:	0018      	movs	r0, r3
 8004168:	46bd      	mov	sp, r7
 800416a:	b01c      	add	sp, #112	@ 0x70
 800416c:	bc80      	pop	{r7}
 800416e:	46b8      	mov	r8, r7
 8004170:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004172:	46c0      	nop			@ (mov r8, r8)

08004174 <printf_>:


///////////////////////////////////////////////////////////////////////////////

int printf_(const char* format, ...)
{
 8004174:	b40f      	push	{r0, r1, r2, r3}
 8004176:	b590      	push	{r4, r7, lr}
 8004178:	b087      	sub	sp, #28
 800417a:	af02      	add	r7, sp, #8
  va_list va;
  va_start(va, format);
 800417c:	2324      	movs	r3, #36	@ 0x24
 800417e:	18fb      	adds	r3, r7, r3
 8004180:	60bb      	str	r3, [r7, #8]
  char buffer[1];
  const int ret = _vsnprintf(_out_char, buffer, (size_t)-1, format, va);
 8004182:	6a3c      	ldr	r4, [r7, #32]
 8004184:	2301      	movs	r3, #1
 8004186:	425a      	negs	r2, r3
 8004188:	1d39      	adds	r1, r7, #4
 800418a:	4808      	ldr	r0, [pc, #32]	@ (80041ac <printf_+0x38>)
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	9300      	str	r3, [sp, #0]
 8004190:	0023      	movs	r3, r4
 8004192:	f7ff fb73 	bl	800387c <_vsnprintf>
 8004196:	0003      	movs	r3, r0
 8004198:	60fb      	str	r3, [r7, #12]
  va_end(va);
  return ret;
 800419a:	68fb      	ldr	r3, [r7, #12]
}
 800419c:	0018      	movs	r0, r3
 800419e:	46bd      	mov	sp, r7
 80041a0:	b005      	add	sp, #20
 80041a2:	bc90      	pop	{r4, r7}
 80041a4:	bc08      	pop	{r3}
 80041a6:	b004      	add	sp, #16
 80041a8:	4718      	bx	r3
 80041aa:	46c0      	nop			@ (mov r8, r8)
 80041ac:	080029ad 	.word	0x080029ad

080041b0 <_putchar>:
  va_end(va);
  return ret;
}


void _putchar(char character) {
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b082      	sub	sp, #8
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	0002      	movs	r2, r0
 80041b8:	1dfb      	adds	r3, r7, #7
 80041ba:	701a      	strb	r2, [r3, #0]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART1 and Loop until the end of transmission */
	while( !( USART2->ISR & USART_ISR_TXE_TXFNF ) ) {};
 80041bc:	46c0      	nop			@ (mov r8, r8)
 80041be:	4b06      	ldr	r3, [pc, #24]	@ (80041d8 <_putchar+0x28>)
 80041c0:	69db      	ldr	r3, [r3, #28]
 80041c2:	2280      	movs	r2, #128	@ 0x80
 80041c4:	4013      	ands	r3, r2
 80041c6:	d0fa      	beq.n	80041be <_putchar+0xe>
      USART2->TDR = character;
 80041c8:	4b03      	ldr	r3, [pc, #12]	@ (80041d8 <_putchar+0x28>)
 80041ca:	1dfa      	adds	r2, r7, #7
 80041cc:	7812      	ldrb	r2, [r2, #0]
 80041ce:	629a      	str	r2, [r3, #40]	@ 0x28
		
}
 80041d0:	46c0      	nop			@ (mov r8, r8)
 80041d2:	46bd      	mov	sp, r7
 80041d4:	b002      	add	sp, #8
 80041d6:	bd80      	pop	{r7, pc}
 80041d8:	40004400 	.word	0x40004400

080041dc <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80041e0:	4b19      	ldr	r3, [pc, #100]	@ (8004248 <MX_RTC_Init+0x6c>)
 80041e2:	4a1a      	ldr	r2, [pc, #104]	@ (800424c <MX_RTC_Init+0x70>)
 80041e4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80041e6:	4b18      	ldr	r3, [pc, #96]	@ (8004248 <MX_RTC_Init+0x6c>)
 80041e8:	2200      	movs	r2, #0
 80041ea:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80041ec:	4b16      	ldr	r3, [pc, #88]	@ (8004248 <MX_RTC_Init+0x6c>)
 80041ee:	227f      	movs	r2, #127	@ 0x7f
 80041f0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80041f2:	4b15      	ldr	r3, [pc, #84]	@ (8004248 <MX_RTC_Init+0x6c>)
 80041f4:	22ff      	movs	r2, #255	@ 0xff
 80041f6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80041f8:	4b13      	ldr	r3, [pc, #76]	@ (8004248 <MX_RTC_Init+0x6c>)
 80041fa:	2200      	movs	r2, #0
 80041fc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80041fe:	4b12      	ldr	r3, [pc, #72]	@ (8004248 <MX_RTC_Init+0x6c>)
 8004200:	2200      	movs	r2, #0
 8004202:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8004204:	4b10      	ldr	r3, [pc, #64]	@ (8004248 <MX_RTC_Init+0x6c>)
 8004206:	2200      	movs	r2, #0
 8004208:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800420a:	4b0f      	ldr	r3, [pc, #60]	@ (8004248 <MX_RTC_Init+0x6c>)
 800420c:	2280      	movs	r2, #128	@ 0x80
 800420e:	05d2      	lsls	r2, r2, #23
 8004210:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8004212:	4b0d      	ldr	r3, [pc, #52]	@ (8004248 <MX_RTC_Init+0x6c>)
 8004214:	2200      	movs	r2, #0
 8004216:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 8004218:	4b0b      	ldr	r3, [pc, #44]	@ (8004248 <MX_RTC_Init+0x6c>)
 800421a:	2200      	movs	r2, #0
 800421c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800421e:	4b0a      	ldr	r3, [pc, #40]	@ (8004248 <MX_RTC_Init+0x6c>)
 8004220:	0018      	movs	r0, r3
 8004222:	f003 f92b 	bl	800747c <HAL_RTC_Init>
 8004226:	1e03      	subs	r3, r0, #0
 8004228:	d001      	beq.n	800422e <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800422a:	f7fe fbab 	bl	8002984 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer(&hrtc, 60, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 800422e:	4b06      	ldr	r3, [pc, #24]	@ (8004248 <MX_RTC_Init+0x6c>)
 8004230:	2204      	movs	r2, #4
 8004232:	213c      	movs	r1, #60	@ 0x3c
 8004234:	0018      	movs	r0, r3
 8004236:	f003 fa19 	bl	800766c <HAL_RTCEx_SetWakeUpTimer>
 800423a:	1e03      	subs	r3, r0, #0
 800423c:	d001      	beq.n	8004242 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 800423e:	f7fe fba1 	bl	8002984 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8004242:	46c0      	nop			@ (mov r8, r8)
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}
 8004248:	200000e0 	.word	0x200000e0
 800424c:	40002800 	.word	0x40002800

08004250 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8004250:	b590      	push	{r4, r7, lr}
 8004252:	b095      	sub	sp, #84	@ 0x54
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004258:	240c      	movs	r4, #12
 800425a:	193b      	adds	r3, r7, r4
 800425c:	0018      	movs	r0, r3
 800425e:	2344      	movs	r3, #68	@ 0x44
 8004260:	001a      	movs	r2, r3
 8004262:	2100      	movs	r1, #0
 8004264:	f004 f8a8 	bl	80083b8 <memset>
  if(rtcHandle->Instance==RTC)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a16      	ldr	r2, [pc, #88]	@ (80042c8 <HAL_RTC_MspInit+0x78>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d126      	bne.n	80042c0 <HAL_RTC_MspInit+0x70>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004272:	193b      	adds	r3, r7, r4
 8004274:	2280      	movs	r2, #128	@ 0x80
 8004276:	0212      	lsls	r2, r2, #8
 8004278:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800427a:	193b      	adds	r3, r7, r4
 800427c:	2280      	movs	r2, #128	@ 0x80
 800427e:	0092      	lsls	r2, r2, #2
 8004280:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004282:	193b      	adds	r3, r7, r4
 8004284:	0018      	movs	r0, r3
 8004286:	f002 f8c9 	bl	800641c <HAL_RCCEx_PeriphCLKConfig>
 800428a:	1e03      	subs	r3, r0, #0
 800428c:	d001      	beq.n	8004292 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800428e:	f7fe fb79 	bl	8002984 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004292:	4a0e      	ldr	r2, [pc, #56]	@ (80042cc <HAL_RTC_MspInit+0x7c>)
 8004294:	2390      	movs	r3, #144	@ 0x90
 8004296:	58d3      	ldr	r3, [r2, r3]
 8004298:	490c      	ldr	r1, [pc, #48]	@ (80042cc <HAL_RTC_MspInit+0x7c>)
 800429a:	2280      	movs	r2, #128	@ 0x80
 800429c:	0212      	lsls	r2, r2, #8
 800429e:	4313      	orrs	r3, r2
 80042a0:	2290      	movs	r2, #144	@ 0x90
 80042a2:	508b      	str	r3, [r1, r2]
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80042a4:	4b09      	ldr	r3, [pc, #36]	@ (80042cc <HAL_RTC_MspInit+0x7c>)
 80042a6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80042a8:	4b08      	ldr	r3, [pc, #32]	@ (80042cc <HAL_RTC_MspInit+0x7c>)
 80042aa:	2180      	movs	r1, #128	@ 0x80
 80042ac:	00c9      	lsls	r1, r1, #3
 80042ae:	430a      	orrs	r2, r1
 80042b0:	659a      	str	r2, [r3, #88]	@ 0x58
 80042b2:	4b06      	ldr	r3, [pc, #24]	@ (80042cc <HAL_RTC_MspInit+0x7c>)
 80042b4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80042b6:	2380      	movs	r3, #128	@ 0x80
 80042b8:	00db      	lsls	r3, r3, #3
 80042ba:	4013      	ands	r3, r2
 80042bc:	60bb      	str	r3, [r7, #8]
 80042be:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80042c0:	46c0      	nop			@ (mov r8, r8)
 80042c2:	46bd      	mov	sp, r7
 80042c4:	b015      	add	sp, #84	@ 0x54
 80042c6:	bd90      	pop	{r4, r7, pc}
 80042c8:	40002800 	.word	0x40002800
 80042cc:	40021000 	.word	0x40021000

080042d0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80042d4:	4b1b      	ldr	r3, [pc, #108]	@ (8004344 <MX_SPI1_Init+0x74>)
 80042d6:	4a1c      	ldr	r2, [pc, #112]	@ (8004348 <MX_SPI1_Init+0x78>)
 80042d8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80042da:	4b1a      	ldr	r3, [pc, #104]	@ (8004344 <MX_SPI1_Init+0x74>)
 80042dc:	2282      	movs	r2, #130	@ 0x82
 80042de:	0052      	lsls	r2, r2, #1
 80042e0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80042e2:	4b18      	ldr	r3, [pc, #96]	@ (8004344 <MX_SPI1_Init+0x74>)
 80042e4:	2200      	movs	r2, #0
 80042e6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80042e8:	4b16      	ldr	r3, [pc, #88]	@ (8004344 <MX_SPI1_Init+0x74>)
 80042ea:	22e0      	movs	r2, #224	@ 0xe0
 80042ec:	00d2      	lsls	r2, r2, #3
 80042ee:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80042f0:	4b14      	ldr	r3, [pc, #80]	@ (8004344 <MX_SPI1_Init+0x74>)
 80042f2:	2200      	movs	r2, #0
 80042f4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80042f6:	4b13      	ldr	r3, [pc, #76]	@ (8004344 <MX_SPI1_Init+0x74>)
 80042f8:	2200      	movs	r2, #0
 80042fa:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80042fc:	4b11      	ldr	r3, [pc, #68]	@ (8004344 <MX_SPI1_Init+0x74>)
 80042fe:	2280      	movs	r2, #128	@ 0x80
 8004300:	0092      	lsls	r2, r2, #2
 8004302:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8004304:	4b0f      	ldr	r3, [pc, #60]	@ (8004344 <MX_SPI1_Init+0x74>)
 8004306:	2208      	movs	r2, #8
 8004308:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800430a:	4b0e      	ldr	r3, [pc, #56]	@ (8004344 <MX_SPI1_Init+0x74>)
 800430c:	2200      	movs	r2, #0
 800430e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004310:	4b0c      	ldr	r3, [pc, #48]	@ (8004344 <MX_SPI1_Init+0x74>)
 8004312:	2200      	movs	r2, #0
 8004314:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004316:	4b0b      	ldr	r3, [pc, #44]	@ (8004344 <MX_SPI1_Init+0x74>)
 8004318:	2200      	movs	r2, #0
 800431a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800431c:	4b09      	ldr	r3, [pc, #36]	@ (8004344 <MX_SPI1_Init+0x74>)
 800431e:	2207      	movs	r2, #7
 8004320:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004322:	4b08      	ldr	r3, [pc, #32]	@ (8004344 <MX_SPI1_Init+0x74>)
 8004324:	2200      	movs	r2, #0
 8004326:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004328:	4b06      	ldr	r3, [pc, #24]	@ (8004344 <MX_SPI1_Init+0x74>)
 800432a:	2208      	movs	r2, #8
 800432c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800432e:	4b05      	ldr	r3, [pc, #20]	@ (8004344 <MX_SPI1_Init+0x74>)
 8004330:	0018      	movs	r0, r3
 8004332:	f003 fa1d 	bl	8007770 <HAL_SPI_Init>
 8004336:	1e03      	subs	r3, r0, #0
 8004338:	d001      	beq.n	800433e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800433a:	f7fe fb23 	bl	8002984 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800433e:	46c0      	nop			@ (mov r8, r8)
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}
 8004344:	20000110 	.word	0x20000110
 8004348:	40013000 	.word	0x40013000

0800434c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800434c:	b590      	push	{r4, r7, lr}
 800434e:	b08b      	sub	sp, #44	@ 0x2c
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004354:	2414      	movs	r4, #20
 8004356:	193b      	adds	r3, r7, r4
 8004358:	0018      	movs	r0, r3
 800435a:	2314      	movs	r3, #20
 800435c:	001a      	movs	r2, r3
 800435e:	2100      	movs	r1, #0
 8004360:	f004 f82a 	bl	80083b8 <memset>
  if(spiHandle->Instance==SPI1)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a1b      	ldr	r2, [pc, #108]	@ (80043d8 <HAL_SPI_MspInit+0x8c>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d130      	bne.n	80043d0 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800436e:	4b1b      	ldr	r3, [pc, #108]	@ (80043dc <HAL_SPI_MspInit+0x90>)
 8004370:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004372:	4b1a      	ldr	r3, [pc, #104]	@ (80043dc <HAL_SPI_MspInit+0x90>)
 8004374:	2180      	movs	r1, #128	@ 0x80
 8004376:	0149      	lsls	r1, r1, #5
 8004378:	430a      	orrs	r2, r1
 800437a:	661a      	str	r2, [r3, #96]	@ 0x60
 800437c:	4b17      	ldr	r3, [pc, #92]	@ (80043dc <HAL_SPI_MspInit+0x90>)
 800437e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004380:	2380      	movs	r3, #128	@ 0x80
 8004382:	015b      	lsls	r3, r3, #5
 8004384:	4013      	ands	r3, r2
 8004386:	613b      	str	r3, [r7, #16]
 8004388:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800438a:	4b14      	ldr	r3, [pc, #80]	@ (80043dc <HAL_SPI_MspInit+0x90>)
 800438c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800438e:	4b13      	ldr	r3, [pc, #76]	@ (80043dc <HAL_SPI_MspInit+0x90>)
 8004390:	2101      	movs	r1, #1
 8004392:	430a      	orrs	r2, r1
 8004394:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004396:	4b11      	ldr	r3, [pc, #68]	@ (80043dc <HAL_SPI_MspInit+0x90>)
 8004398:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800439a:	2201      	movs	r2, #1
 800439c:	4013      	ands	r3, r2
 800439e:	60fb      	str	r3, [r7, #12]
 80043a0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80043a2:	0021      	movs	r1, r4
 80043a4:	187b      	adds	r3, r7, r1
 80043a6:	22e0      	movs	r2, #224	@ 0xe0
 80043a8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043aa:	187b      	adds	r3, r7, r1
 80043ac:	2202      	movs	r2, #2
 80043ae:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043b0:	187b      	adds	r3, r7, r1
 80043b2:	2200      	movs	r2, #0
 80043b4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043b6:	187b      	adds	r3, r7, r1
 80043b8:	2200      	movs	r2, #0
 80043ba:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80043bc:	187b      	adds	r3, r7, r1
 80043be:	2205      	movs	r2, #5
 80043c0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043c2:	187a      	adds	r2, r7, r1
 80043c4:	23a0      	movs	r3, #160	@ 0xa0
 80043c6:	05db      	lsls	r3, r3, #23
 80043c8:	0011      	movs	r1, r2
 80043ca:	0018      	movs	r0, r3
 80043cc:	f000 feaa 	bl	8005124 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80043d0:	46c0      	nop			@ (mov r8, r8)
 80043d2:	46bd      	mov	sp, r7
 80043d4:	b00b      	add	sp, #44	@ 0x2c
 80043d6:	bd90      	pop	{r4, r7, pc}
 80043d8:	40013000 	.word	0x40013000
 80043dc:	40021000 	.word	0x40021000

080043e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b082      	sub	sp, #8
 80043e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80043e6:	4b0f      	ldr	r3, [pc, #60]	@ (8004424 <HAL_MspInit+0x44>)
 80043e8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80043ea:	4b0e      	ldr	r3, [pc, #56]	@ (8004424 <HAL_MspInit+0x44>)
 80043ec:	2180      	movs	r1, #128	@ 0x80
 80043ee:	0549      	lsls	r1, r1, #21
 80043f0:	430a      	orrs	r2, r1
 80043f2:	659a      	str	r2, [r3, #88]	@ 0x58
 80043f4:	4b0b      	ldr	r3, [pc, #44]	@ (8004424 <HAL_MspInit+0x44>)
 80043f6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80043f8:	2380      	movs	r3, #128	@ 0x80
 80043fa:	055b      	lsls	r3, r3, #21
 80043fc:	4013      	ands	r3, r2
 80043fe:	607b      	str	r3, [r7, #4]
 8004400:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004402:	4b08      	ldr	r3, [pc, #32]	@ (8004424 <HAL_MspInit+0x44>)
 8004404:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004406:	4b07      	ldr	r3, [pc, #28]	@ (8004424 <HAL_MspInit+0x44>)
 8004408:	2101      	movs	r1, #1
 800440a:	430a      	orrs	r2, r1
 800440c:	661a      	str	r2, [r3, #96]	@ 0x60
 800440e:	4b05      	ldr	r3, [pc, #20]	@ (8004424 <HAL_MspInit+0x44>)
 8004410:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004412:	2201      	movs	r2, #1
 8004414:	4013      	ands	r3, r2
 8004416:	603b      	str	r3, [r7, #0]
 8004418:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800441a:	46c0      	nop			@ (mov r8, r8)
 800441c:	46bd      	mov	sp, r7
 800441e:	b002      	add	sp, #8
 8004420:	bd80      	pop	{r7, pc}
 8004422:	46c0      	nop			@ (mov r8, r8)
 8004424:	40021000 	.word	0x40021000

08004428 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800442c:	46c0      	nop			@ (mov r8, r8)
 800442e:	e7fd      	b.n	800442c <NMI_Handler+0x4>

08004430 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004434:	46c0      	nop			@ (mov r8, r8)
 8004436:	e7fd      	b.n	8004434 <HardFault_Handler+0x4>

08004438 <SVC_Handler>:

/**
  * @brief This function handles System service call via SVC instruction.
  */
void SVC_Handler(void)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800443c:	46c0      	nop			@ (mov r8, r8)
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}

08004442 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004442:	b580      	push	{r7, lr}
 8004444:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004446:	46c0      	nop			@ (mov r8, r8)
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}

0800444c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004450:	f000 f966 	bl	8004720 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004454:	46c0      	nop			@ (mov r8, r8)
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}
	...

0800445c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004460:	4b11      	ldr	r3, [pc, #68]	@ (80044a8 <SystemInit+0x4c>)
 8004462:	2280      	movs	r2, #128	@ 0x80
 8004464:	0512      	lsls	r2, r2, #20
 8004466:	609a      	str	r2, [r3, #8]
#endif /* VECT_TAB_SRAM */

/* Software workaround added to keep Debug enabled after Boot_Lock activation and RDP=1  */
#ifdef ENABLE_DBG_SWEN
  if (((FLASH->SECR & FLASH_SECR_BOOT_LOCK) == FLASH_SECR_BOOT_LOCK)           \
 8004468:	4a10      	ldr	r2, [pc, #64]	@ (80044ac <SystemInit+0x50>)
 800446a:	2380      	movs	r3, #128	@ 0x80
 800446c:	58d2      	ldr	r2, [r2, r3]
 800446e:	2380      	movs	r3, #128	@ 0x80
 8004470:	025b      	lsls	r3, r3, #9
 8004472:	401a      	ands	r2, r3
 8004474:	2380      	movs	r3, #128	@ 0x80
 8004476:	025b      	lsls	r3, r3, #9
 8004478:	429a      	cmp	r2, r3
 800447a:	d112      	bne.n	80044a2 <SystemInit+0x46>
      && (((FLASH->OPTR & FLASH_OPTR_RDP) != 0xCCU)                            \
 800447c:	4b0b      	ldr	r3, [pc, #44]	@ (80044ac <SystemInit+0x50>)
 800447e:	6a1b      	ldr	r3, [r3, #32]
 8004480:	22ff      	movs	r2, #255	@ 0xff
 8004482:	4013      	ands	r3, r2
 8004484:	2bcc      	cmp	r3, #204	@ 0xcc
 8004486:	d00c      	beq.n	80044a2 <SystemInit+0x46>
          && ((FLASH->OPTR & FLASH_OPTR_RDP) != 0xAAU)))
 8004488:	4b08      	ldr	r3, [pc, #32]	@ (80044ac <SystemInit+0x50>)
 800448a:	6a1b      	ldr	r3, [r3, #32]
 800448c:	22ff      	movs	r2, #255	@ 0xff
 800448e:	4013      	ands	r3, r2
 8004490:	2baa      	cmp	r3, #170	@ 0xaa
 8004492:	d006      	beq.n	80044a2 <SystemInit+0x46>
  {
    FLASH->ACR |= FLASH_ACR_DBG_SWEN;  /* Debug access software enabled to avoid the chip
 8004494:	4b05      	ldr	r3, [pc, #20]	@ (80044ac <SystemInit+0x50>)
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	4b04      	ldr	r3, [pc, #16]	@ (80044ac <SystemInit+0x50>)
 800449a:	2180      	movs	r1, #128	@ 0x80
 800449c:	02c9      	lsls	r1, r1, #11
 800449e:	430a      	orrs	r2, r1
 80044a0:	601a      	str	r2, [r3, #0]
                                          to be locked when RDP=1 and Boot_Lock=1        */
  }
#endif /* ENABLE_DBG_SWEN */
}
 80044a2:	46c0      	nop			@ (mov r8, r8)
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	e000ed00 	.word	0xe000ed00
 80044ac:	40022000 	.word	0x40022000

080044b0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80044b4:	4b22      	ldr	r3, [pc, #136]	@ (8004540 <MX_USART2_UART_Init+0x90>)
 80044b6:	4a23      	ldr	r2, [pc, #140]	@ (8004544 <MX_USART2_UART_Init+0x94>)
 80044b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 80044ba:	4b21      	ldr	r3, [pc, #132]	@ (8004540 <MX_USART2_UART_Init+0x90>)
 80044bc:	4a22      	ldr	r2, [pc, #136]	@ (8004548 <MX_USART2_UART_Init+0x98>)
 80044be:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80044c0:	4b1f      	ldr	r3, [pc, #124]	@ (8004540 <MX_USART2_UART_Init+0x90>)
 80044c2:	2200      	movs	r2, #0
 80044c4:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80044c6:	4b1e      	ldr	r3, [pc, #120]	@ (8004540 <MX_USART2_UART_Init+0x90>)
 80044c8:	2200      	movs	r2, #0
 80044ca:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80044cc:	4b1c      	ldr	r3, [pc, #112]	@ (8004540 <MX_USART2_UART_Init+0x90>)
 80044ce:	2200      	movs	r2, #0
 80044d0:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80044d2:	4b1b      	ldr	r3, [pc, #108]	@ (8004540 <MX_USART2_UART_Init+0x90>)
 80044d4:	220c      	movs	r2, #12
 80044d6:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80044d8:	4b19      	ldr	r3, [pc, #100]	@ (8004540 <MX_USART2_UART_Init+0x90>)
 80044da:	2200      	movs	r2, #0
 80044dc:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80044de:	4b18      	ldr	r3, [pc, #96]	@ (8004540 <MX_USART2_UART_Init+0x90>)
 80044e0:	2200      	movs	r2, #0
 80044e2:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80044e4:	4b16      	ldr	r3, [pc, #88]	@ (8004540 <MX_USART2_UART_Init+0x90>)
 80044e6:	2200      	movs	r2, #0
 80044e8:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80044ea:	4b15      	ldr	r3, [pc, #84]	@ (8004540 <MX_USART2_UART_Init+0x90>)
 80044ec:	2200      	movs	r2, #0
 80044ee:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80044f0:	4b13      	ldr	r3, [pc, #76]	@ (8004540 <MX_USART2_UART_Init+0x90>)
 80044f2:	2200      	movs	r2, #0
 80044f4:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80044f6:	4b12      	ldr	r3, [pc, #72]	@ (8004540 <MX_USART2_UART_Init+0x90>)
 80044f8:	0018      	movs	r0, r3
 80044fa:	f003 f9e7 	bl	80078cc <HAL_UART_Init>
 80044fe:	1e03      	subs	r3, r0, #0
 8004500:	d001      	beq.n	8004506 <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 8004502:	f7fe fa3f 	bl	8002984 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004506:	4b0e      	ldr	r3, [pc, #56]	@ (8004540 <MX_USART2_UART_Init+0x90>)
 8004508:	2100      	movs	r1, #0
 800450a:	0018      	movs	r0, r3
 800450c:	f003 fe74 	bl	80081f8 <HAL_UARTEx_SetTxFifoThreshold>
 8004510:	1e03      	subs	r3, r0, #0
 8004512:	d001      	beq.n	8004518 <MX_USART2_UART_Init+0x68>
  {
    Error_Handler();
 8004514:	f7fe fa36 	bl	8002984 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004518:	4b09      	ldr	r3, [pc, #36]	@ (8004540 <MX_USART2_UART_Init+0x90>)
 800451a:	2100      	movs	r1, #0
 800451c:	0018      	movs	r0, r3
 800451e:	f003 feab 	bl	8008278 <HAL_UARTEx_SetRxFifoThreshold>
 8004522:	1e03      	subs	r3, r0, #0
 8004524:	d001      	beq.n	800452a <MX_USART2_UART_Init+0x7a>
  {
    Error_Handler();
 8004526:	f7fe fa2d 	bl	8002984 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800452a:	4b05      	ldr	r3, [pc, #20]	@ (8004540 <MX_USART2_UART_Init+0x90>)
 800452c:	0018      	movs	r0, r3
 800452e:	f003 fe29 	bl	8008184 <HAL_UARTEx_DisableFifoMode>
 8004532:	1e03      	subs	r3, r0, #0
 8004534:	d001      	beq.n	800453a <MX_USART2_UART_Init+0x8a>
  {
    Error_Handler();
 8004536:	f7fe fa25 	bl	8002984 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800453a:	46c0      	nop			@ (mov r8, r8)
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}
 8004540:	20000174 	.word	0x20000174
 8004544:	40004400 	.word	0x40004400
 8004548:	000f4240 	.word	0x000f4240

0800454c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800454c:	b590      	push	{r4, r7, lr}
 800454e:	b09b      	sub	sp, #108	@ 0x6c
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004554:	2354      	movs	r3, #84	@ 0x54
 8004556:	18fb      	adds	r3, r7, r3
 8004558:	0018      	movs	r0, r3
 800455a:	2314      	movs	r3, #20
 800455c:	001a      	movs	r2, r3
 800455e:	2100      	movs	r1, #0
 8004560:	f003 ff2a 	bl	80083b8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004564:	2410      	movs	r4, #16
 8004566:	193b      	adds	r3, r7, r4
 8004568:	0018      	movs	r0, r3
 800456a:	2344      	movs	r3, #68	@ 0x44
 800456c:	001a      	movs	r2, r3
 800456e:	2100      	movs	r1, #0
 8004570:	f003 ff22 	bl	80083b8 <memset>
  if(uartHandle->Instance==USART2)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a22      	ldr	r2, [pc, #136]	@ (8004604 <HAL_UART_MspInit+0xb8>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d13e      	bne.n	80045fc <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800457e:	193b      	adds	r3, r7, r4
 8004580:	2202      	movs	r2, #2
 8004582:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004584:	193b      	adds	r3, r7, r4
 8004586:	2200      	movs	r2, #0
 8004588:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800458a:	193b      	adds	r3, r7, r4
 800458c:	0018      	movs	r0, r3
 800458e:	f001 ff45 	bl	800641c <HAL_RCCEx_PeriphCLKConfig>
 8004592:	1e03      	subs	r3, r0, #0
 8004594:	d001      	beq.n	800459a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004596:	f7fe f9f5 	bl	8002984 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800459a:	4b1b      	ldr	r3, [pc, #108]	@ (8004608 <HAL_UART_MspInit+0xbc>)
 800459c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800459e:	4b1a      	ldr	r3, [pc, #104]	@ (8004608 <HAL_UART_MspInit+0xbc>)
 80045a0:	2180      	movs	r1, #128	@ 0x80
 80045a2:	0289      	lsls	r1, r1, #10
 80045a4:	430a      	orrs	r2, r1
 80045a6:	659a      	str	r2, [r3, #88]	@ 0x58
 80045a8:	4b17      	ldr	r3, [pc, #92]	@ (8004608 <HAL_UART_MspInit+0xbc>)
 80045aa:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80045ac:	2380      	movs	r3, #128	@ 0x80
 80045ae:	029b      	lsls	r3, r3, #10
 80045b0:	4013      	ands	r3, r2
 80045b2:	60fb      	str	r3, [r7, #12]
 80045b4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045b6:	4b14      	ldr	r3, [pc, #80]	@ (8004608 <HAL_UART_MspInit+0xbc>)
 80045b8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80045ba:	4b13      	ldr	r3, [pc, #76]	@ (8004608 <HAL_UART_MspInit+0xbc>)
 80045bc:	2101      	movs	r1, #1
 80045be:	430a      	orrs	r2, r1
 80045c0:	64da      	str	r2, [r3, #76]	@ 0x4c
 80045c2:	4b11      	ldr	r3, [pc, #68]	@ (8004608 <HAL_UART_MspInit+0xbc>)
 80045c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045c6:	2201      	movs	r2, #1
 80045c8:	4013      	ands	r3, r2
 80045ca:	60bb      	str	r3, [r7, #8]
 80045cc:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80045ce:	2154      	movs	r1, #84	@ 0x54
 80045d0:	187b      	adds	r3, r7, r1
 80045d2:	220c      	movs	r2, #12
 80045d4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045d6:	187b      	adds	r3, r7, r1
 80045d8:	2202      	movs	r2, #2
 80045da:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045dc:	187b      	adds	r3, r7, r1
 80045de:	2200      	movs	r2, #0
 80045e0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045e2:	187b      	adds	r3, r7, r1
 80045e4:	2200      	movs	r2, #0
 80045e6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80045e8:	187b      	adds	r3, r7, r1
 80045ea:	2207      	movs	r2, #7
 80045ec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045ee:	187a      	adds	r2, r7, r1
 80045f0:	23a0      	movs	r3, #160	@ 0xa0
 80045f2:	05db      	lsls	r3, r3, #23
 80045f4:	0011      	movs	r1, r2
 80045f6:	0018      	movs	r0, r3
 80045f8:	f000 fd94 	bl	8005124 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80045fc:	46c0      	nop			@ (mov r8, r8)
 80045fe:	46bd      	mov	sp, r7
 8004600:	b01b      	add	sp, #108	@ 0x6c
 8004602:	bd90      	pop	{r4, r7, pc}
 8004604:	40004400 	.word	0x40004400
 8004608:	40021000 	.word	0x40021000

0800460c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800460c:	480d      	ldr	r0, [pc, #52]	@ (8004644 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800460e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004610:	f7ff ff24 	bl	800445c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004614:	480c      	ldr	r0, [pc, #48]	@ (8004648 <LoopForever+0x6>)
  ldr r1, =_edata
 8004616:	490d      	ldr	r1, [pc, #52]	@ (800464c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004618:	4a0d      	ldr	r2, [pc, #52]	@ (8004650 <LoopForever+0xe>)
  movs r3, #0
 800461a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800461c:	e002      	b.n	8004624 <LoopCopyDataInit>

0800461e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800461e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004620:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004622:	3304      	adds	r3, #4

08004624 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004624:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004626:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004628:	d3f9      	bcc.n	800461e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800462a:	4a0a      	ldr	r2, [pc, #40]	@ (8004654 <LoopForever+0x12>)
  ldr r4, =_ebss
 800462c:	4c0a      	ldr	r4, [pc, #40]	@ (8004658 <LoopForever+0x16>)
  movs r3, #0
 800462e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004630:	e001      	b.n	8004636 <LoopFillZerobss>

08004632 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004632:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004634:	3204      	adds	r2, #4

08004636 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004636:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004638:	d3fb      	bcc.n	8004632 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800463a:	f003 fec5 	bl	80083c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800463e:	f7fe f919 	bl	8002874 <main>

08004642 <LoopForever>:

LoopForever:
  b LoopForever
 8004642:	e7fe      	b.n	8004642 <LoopForever>
  ldr   r0, =_estack
 8004644:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8004648:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800464c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8004650:	0800879c 	.word	0x0800879c
  ldr r2, =_sbss
 8004654:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8004658:	2000020c 	.word	0x2000020c

0800465c <ADC_COMP1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800465c:	e7fe      	b.n	800465c <ADC_COMP1_2_IRQHandler>

0800465e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800465e:	b580      	push	{r7, lr}
 8004660:	b082      	sub	sp, #8
 8004662:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004664:	1dfb      	adds	r3, r7, #7
 8004666:	2200      	movs	r2, #0
 8004668:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800466a:	2003      	movs	r0, #3
 800466c:	f000 f80e 	bl	800468c <HAL_InitTick>
 8004670:	1e03      	subs	r3, r0, #0
 8004672:	d003      	beq.n	800467c <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8004674:	1dfb      	adds	r3, r7, #7
 8004676:	2201      	movs	r2, #1
 8004678:	701a      	strb	r2, [r3, #0]
 800467a:	e001      	b.n	8004680 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800467c:	f7ff feb0 	bl	80043e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004680:	1dfb      	adds	r3, r7, #7
 8004682:	781b      	ldrb	r3, [r3, #0]
}
 8004684:	0018      	movs	r0, r3
 8004686:	46bd      	mov	sp, r7
 8004688:	b002      	add	sp, #8
 800468a:	bd80      	pop	{r7, pc}

0800468c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800468c:	b590      	push	{r4, r7, lr}
 800468e:	b085      	sub	sp, #20
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004694:	230f      	movs	r3, #15
 8004696:	18fb      	adds	r3, r7, r3
 8004698:	2200      	movs	r2, #0
 800469a:	701a      	strb	r2, [r3, #0]

  if (uwTickFreq != 0U)
 800469c:	4b1d      	ldr	r3, [pc, #116]	@ (8004714 <HAL_InitTick+0x88>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d02b      	beq.n	80046fc <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80046a4:	4b1c      	ldr	r3, [pc, #112]	@ (8004718 <HAL_InitTick+0x8c>)
 80046a6:	681c      	ldr	r4, [r3, #0]
 80046a8:	4b1a      	ldr	r3, [pc, #104]	@ (8004714 <HAL_InitTick+0x88>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	0019      	movs	r1, r3
 80046ae:	23fa      	movs	r3, #250	@ 0xfa
 80046b0:	0098      	lsls	r0, r3, #2
 80046b2:	f7fb fd29 	bl	8000108 <__udivsi3>
 80046b6:	0003      	movs	r3, r0
 80046b8:	0019      	movs	r1, r3
 80046ba:	0020      	movs	r0, r4
 80046bc:	f7fb fd24 	bl	8000108 <__udivsi3>
 80046c0:	0003      	movs	r3, r0
 80046c2:	0018      	movs	r0, r3
 80046c4:	f000 fd21 	bl	800510a <HAL_SYSTICK_Config>
 80046c8:	1e03      	subs	r3, r0, #0
 80046ca:	d112      	bne.n	80046f2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2b03      	cmp	r3, #3
 80046d0:	d80a      	bhi.n	80046e8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80046d2:	6879      	ldr	r1, [r7, #4]
 80046d4:	2301      	movs	r3, #1
 80046d6:	425b      	negs	r3, r3
 80046d8:	2200      	movs	r2, #0
 80046da:	0018      	movs	r0, r3
 80046dc:	f000 fd00 	bl	80050e0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80046e0:	4b0e      	ldr	r3, [pc, #56]	@ (800471c <HAL_InitTick+0x90>)
 80046e2:	687a      	ldr	r2, [r7, #4]
 80046e4:	601a      	str	r2, [r3, #0]
 80046e6:	e00d      	b.n	8004704 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80046e8:	230f      	movs	r3, #15
 80046ea:	18fb      	adds	r3, r7, r3
 80046ec:	2201      	movs	r2, #1
 80046ee:	701a      	strb	r2, [r3, #0]
 80046f0:	e008      	b.n	8004704 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80046f2:	230f      	movs	r3, #15
 80046f4:	18fb      	adds	r3, r7, r3
 80046f6:	2201      	movs	r2, #1
 80046f8:	701a      	strb	r2, [r3, #0]
 80046fa:	e003      	b.n	8004704 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80046fc:	230f      	movs	r3, #15
 80046fe:	18fb      	adds	r3, r7, r3
 8004700:	2201      	movs	r2, #1
 8004702:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8004704:	230f      	movs	r3, #15
 8004706:	18fb      	adds	r3, r7, r3
 8004708:	781b      	ldrb	r3, [r3, #0]
}
 800470a:	0018      	movs	r0, r3
 800470c:	46bd      	mov	sp, r7
 800470e:	b005      	add	sp, #20
 8004710:	bd90      	pop	{r4, r7, pc}
 8004712:	46c0      	nop			@ (mov r8, r8)
 8004714:	20000008 	.word	0x20000008
 8004718:	20000000 	.word	0x20000000
 800471c:	20000004 	.word	0x20000004

08004720 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004724:	4b04      	ldr	r3, [pc, #16]	@ (8004738 <HAL_IncTick+0x18>)
 8004726:	681a      	ldr	r2, [r3, #0]
 8004728:	4b04      	ldr	r3, [pc, #16]	@ (800473c <HAL_IncTick+0x1c>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	18d2      	adds	r2, r2, r3
 800472e:	4b02      	ldr	r3, [pc, #8]	@ (8004738 <HAL_IncTick+0x18>)
 8004730:	601a      	str	r2, [r3, #0]
}
 8004732:	46c0      	nop			@ (mov r8, r8)
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}
 8004738:	20000208 	.word	0x20000208
 800473c:	20000008 	.word	0x20000008

08004740 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	af00      	add	r7, sp, #0
  return uwTick;
 8004744:	4b02      	ldr	r3, [pc, #8]	@ (8004750 <HAL_GetTick+0x10>)
 8004746:	681b      	ldr	r3, [r3, #0]
}
 8004748:	0018      	movs	r0, r3
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}
 800474e:	46c0      	nop			@ (mov r8, r8)
 8004750:	20000208 	.word	0x20000208

08004754 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b084      	sub	sp, #16
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800475c:	f7ff fff0 	bl	8004740 <HAL_GetTick>
 8004760:	0003      	movs	r3, r0
 8004762:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	3301      	adds	r3, #1
 800476c:	d004      	beq.n	8004778 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800476e:	4b09      	ldr	r3, [pc, #36]	@ (8004794 <HAL_Delay+0x40>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	68fa      	ldr	r2, [r7, #12]
 8004774:	18d3      	adds	r3, r2, r3
 8004776:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004778:	46c0      	nop			@ (mov r8, r8)
 800477a:	f7ff ffe1 	bl	8004740 <HAL_GetTick>
 800477e:	0002      	movs	r2, r0
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	1ad3      	subs	r3, r2, r3
 8004784:	68fa      	ldr	r2, [r7, #12]
 8004786:	429a      	cmp	r2, r3
 8004788:	d8f7      	bhi.n	800477a <HAL_Delay+0x26>
  {
  }
}
 800478a:	46c0      	nop			@ (mov r8, r8)
 800478c:	46c0      	nop			@ (mov r8, r8)
 800478e:	46bd      	mov	sp, r7
 8004790:	b004      	add	sp, #16
 8004792:	bd80      	pop	{r7, pc}
 8004794:	20000008 	.word	0x20000008

08004798 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b082      	sub	sp, #8
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
 80047a0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a05      	ldr	r2, [pc, #20]	@ (80047bc <LL_ADC_SetCommonPathInternalCh+0x24>)
 80047a8:	401a      	ands	r2, r3
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	431a      	orrs	r2, r3
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	601a      	str	r2, [r3, #0]
}
 80047b2:	46c0      	nop			@ (mov r8, r8)
 80047b4:	46bd      	mov	sp, r7
 80047b6:	b002      	add	sp, #8
 80047b8:	bd80      	pop	{r7, pc}
 80047ba:	46c0      	nop			@ (mov r8, r8)
 80047bc:	fe3fffff 	.word	0xfe3fffff

080047c0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b082      	sub	sp, #8
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	23e0      	movs	r3, #224	@ 0xe0
 80047ce:	045b      	lsls	r3, r3, #17
 80047d0:	4013      	ands	r3, r2
}
 80047d2:	0018      	movs	r0, r3
 80047d4:	46bd      	mov	sp, r7
 80047d6:	b002      	add	sp, #8
 80047d8:	bd80      	pop	{r7, pc}

080047da <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80047da:	b580      	push	{r7, lr}
 80047dc:	b084      	sub	sp, #16
 80047de:	af00      	add	r7, sp, #0
 80047e0:	60f8      	str	r0, [r7, #12]
 80047e2:	60b9      	str	r1, [r7, #8]
 80047e4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	695b      	ldr	r3, [r3, #20]
 80047ea:	68ba      	ldr	r2, [r7, #8]
 80047ec:	2104      	movs	r1, #4
 80047ee:	400a      	ands	r2, r1
 80047f0:	2107      	movs	r1, #7
 80047f2:	4091      	lsls	r1, r2
 80047f4:	000a      	movs	r2, r1
 80047f6:	43d2      	mvns	r2, r2
 80047f8:	401a      	ands	r2, r3
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	2104      	movs	r1, #4
 80047fe:	400b      	ands	r3, r1
 8004800:	6879      	ldr	r1, [r7, #4]
 8004802:	4099      	lsls	r1, r3
 8004804:	000b      	movs	r3, r1
 8004806:	431a      	orrs	r2, r3
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 800480c:	46c0      	nop			@ (mov r8, r8)
 800480e:	46bd      	mov	sp, r7
 8004810:	b004      	add	sp, #16
 8004812:	bd80      	pop	{r7, pc}

08004814 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b082      	sub	sp, #8
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
 800481c:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	695b      	ldr	r3, [r3, #20]
 8004822:	683a      	ldr	r2, [r7, #0]
 8004824:	2104      	movs	r1, #4
 8004826:	400a      	ands	r2, r1
 8004828:	2107      	movs	r1, #7
 800482a:	4091      	lsls	r1, r2
 800482c:	000a      	movs	r2, r1
 800482e:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	2104      	movs	r1, #4
 8004834:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8004836:	40da      	lsrs	r2, r3
 8004838:	0013      	movs	r3, r2
}
 800483a:	0018      	movs	r0, r3
 800483c:	46bd      	mov	sp, r7
 800483e:	b002      	add	sp, #8
 8004840:	bd80      	pop	{r7, pc}

08004842 <LL_ADC_REG_SetSequencerRanks>:
  *         @arg @ref LL_ADC_CHANNEL_VBAT
  *         @arg @ref LL_ADC_CHANNEL_DACCH1
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004842:	b580      	push	{r7, lr}
 8004844:	b084      	sub	sp, #16
 8004846:	af00      	add	r7, sp, #0
 8004848:	60f8      	str	r0, [r7, #12]
 800484a:	60b9      	str	r1, [r7, #8]
 800484c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004852:	68ba      	ldr	r2, [r7, #8]
 8004854:	211f      	movs	r1, #31
 8004856:	400a      	ands	r2, r1
 8004858:	210f      	movs	r1, #15
 800485a:	4091      	lsls	r1, r2
 800485c:	000a      	movs	r2, r1
 800485e:	43d2      	mvns	r2, r2
 8004860:	401a      	ands	r2, r3
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	0e9b      	lsrs	r3, r3, #26
 8004866:	210f      	movs	r1, #15
 8004868:	4019      	ands	r1, r3
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	201f      	movs	r0, #31
 800486e:	4003      	ands	r3, r0
 8004870:	4099      	lsls	r1, r3
 8004872:	000b      	movs	r3, r1
 8004874:	431a      	orrs	r2, r3
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800487a:	46c0      	nop			@ (mov r8, r8)
 800487c:	46bd      	mov	sp, r7
 800487e:	b004      	add	sp, #16
 8004880:	bd80      	pop	{r7, pc}

08004882 <LL_ADC_REG_SetSequencerChAdd>:
  *         @arg @ref LL_ADC_CHANNEL_VBAT
  *         @arg @ref LL_ADC_CHANNEL_DACCH1
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8004882:	b580      	push	{r7, lr}
 8004884:	b082      	sub	sp, #8
 8004886:	af00      	add	r7, sp, #0
 8004888:	6078      	str	r0, [r7, #4]
 800488a:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	025b      	lsls	r3, r3, #9
 8004894:	0a5b      	lsrs	r3, r3, #9
 8004896:	431a      	orrs	r2, r3
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800489c:	46c0      	nop			@ (mov r8, r8)
 800489e:	46bd      	mov	sp, r7
 80048a0:	b002      	add	sp, #8
 80048a2:	bd80      	pop	{r7, pc}

080048a4 <LL_ADC_REG_SetSequencerChRem>:
  *         @arg @ref LL_ADC_CHANNEL_VBAT
  *         @arg @ref LL_ADC_CHANNEL_DACCH1
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b082      	sub	sp, #8
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
 80048ac:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048b2:	683a      	ldr	r2, [r7, #0]
 80048b4:	0252      	lsls	r2, r2, #9
 80048b6:	0a52      	lsrs	r2, r2, #9
 80048b8:	43d2      	mvns	r2, r2
 80048ba:	401a      	ands	r2, r3
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80048c0:	46c0      	nop			@ (mov r8, r8)
 80048c2:	46bd      	mov	sp, r7
 80048c4:	b002      	add	sp, #8
 80048c6:	bd80      	pop	{r7, pc}

080048c8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b084      	sub	sp, #16
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	60f8      	str	r0, [r7, #12]
 80048d0:	60b9      	str	r1, [r7, #8]
 80048d2:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	695b      	ldr	r3, [r3, #20]
 80048d8:	68ba      	ldr	r2, [r7, #8]
 80048da:	0212      	lsls	r2, r2, #8
 80048dc:	43d2      	mvns	r2, r2
 80048de:	401a      	ands	r2, r3
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	021b      	lsls	r3, r3, #8
 80048e4:	6879      	ldr	r1, [r7, #4]
 80048e6:	400b      	ands	r3, r1
 80048e8:	4904      	ldr	r1, [pc, #16]	@ (80048fc <LL_ADC_SetChannelSamplingTime+0x34>)
 80048ea:	400b      	ands	r3, r1
 80048ec:	431a      	orrs	r2, r3
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80048f2:	46c0      	nop			@ (mov r8, r8)
 80048f4:	46bd      	mov	sp, r7
 80048f6:	b004      	add	sp, #16
 80048f8:	bd80      	pop	{r7, pc}
 80048fa:	46c0      	nop			@ (mov r8, r8)
 80048fc:	7fffff00 	.word	0x7fffff00

08004900 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b082      	sub	sp, #8
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	4a05      	ldr	r2, [pc, #20]	@ (8004924 <LL_ADC_EnableInternalRegulator+0x24>)
 800490e:	4013      	ands	r3, r2
 8004910:	2280      	movs	r2, #128	@ 0x80
 8004912:	0552      	lsls	r2, r2, #21
 8004914:	431a      	orrs	r2, r3
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800491a:	46c0      	nop			@ (mov r8, r8)
 800491c:	46bd      	mov	sp, r7
 800491e:	b002      	add	sp, #8
 8004920:	bd80      	pop	{r7, pc}
 8004922:	46c0      	nop			@ (mov r8, r8)
 8004924:	6fffffe8 	.word	0x6fffffe8

08004928 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b082      	sub	sp, #8
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	689a      	ldr	r2, [r3, #8]
 8004934:	2380      	movs	r3, #128	@ 0x80
 8004936:	055b      	lsls	r3, r3, #21
 8004938:	401a      	ands	r2, r3
 800493a:	2380      	movs	r3, #128	@ 0x80
 800493c:	055b      	lsls	r3, r3, #21
 800493e:	429a      	cmp	r2, r3
 8004940:	d101      	bne.n	8004946 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8004942:	2301      	movs	r3, #1
 8004944:	e000      	b.n	8004948 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8004946:	2300      	movs	r3, #0
}
 8004948:	0018      	movs	r0, r3
 800494a:	46bd      	mov	sp, r7
 800494c:	b002      	add	sp, #8
 800494e:	bd80      	pop	{r7, pc}

08004950 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b082      	sub	sp, #8
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	2201      	movs	r2, #1
 800495e:	4013      	ands	r3, r2
 8004960:	2b01      	cmp	r3, #1
 8004962:	d101      	bne.n	8004968 <LL_ADC_IsEnabled+0x18>
 8004964:	2301      	movs	r3, #1
 8004966:	e000      	b.n	800496a <LL_ADC_IsEnabled+0x1a>
 8004968:	2300      	movs	r3, #0
}
 800496a:	0018      	movs	r0, r3
 800496c:	46bd      	mov	sp, r7
 800496e:	b002      	add	sp, #8
 8004970:	bd80      	pop	{r7, pc}

08004972 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004972:	b580      	push	{r7, lr}
 8004974:	b082      	sub	sp, #8
 8004976:	af00      	add	r7, sp, #0
 8004978:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	2204      	movs	r2, #4
 8004980:	4013      	ands	r3, r2
 8004982:	2b04      	cmp	r3, #4
 8004984:	d101      	bne.n	800498a <LL_ADC_REG_IsConversionOngoing+0x18>
 8004986:	2301      	movs	r3, #1
 8004988:	e000      	b.n	800498c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800498a:	2300      	movs	r3, #0
}
 800498c:	0018      	movs	r0, r3
 800498e:	46bd      	mov	sp, r7
 8004990:	b002      	add	sp, #8
 8004992:	bd80      	pop	{r7, pc}

08004994 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b088      	sub	sp, #32
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800499c:	231f      	movs	r3, #31
 800499e:	18fb      	adds	r3, r7, r3
 80049a0:	2200      	movs	r2, #0
 80049a2:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 80049a4:	2300      	movs	r3, #0
 80049a6:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 80049a8:	2300      	movs	r3, #0
 80049aa:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80049ac:	2300      	movs	r3, #0
 80049ae:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d101      	bne.n	80049ba <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80049b6:	2301      	movs	r3, #1
 80049b8:	e17f      	b.n	8004cba <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d10a      	bne.n	80049d8 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	0018      	movs	r0, r3
 80049c6:	f7fd fd97 	bl	80024f8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2200      	movs	r2, #0
 80049ce:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2254      	movs	r2, #84	@ 0x54
 80049d4:	2100      	movs	r1, #0
 80049d6:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	0018      	movs	r0, r3
 80049de:	f7ff ffa3 	bl	8004928 <LL_ADC_IsInternalRegulatorEnabled>
 80049e2:	1e03      	subs	r3, r0, #0
 80049e4:	d115      	bne.n	8004a12 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	0018      	movs	r0, r3
 80049ec:	f7ff ff88 	bl	8004900 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80049f0:	4bb4      	ldr	r3, [pc, #720]	@ (8004cc4 <HAL_ADC_Init+0x330>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	49b4      	ldr	r1, [pc, #720]	@ (8004cc8 <HAL_ADC_Init+0x334>)
 80049f6:	0018      	movs	r0, r3
 80049f8:	f7fb fb86 	bl	8000108 <__udivsi3>
 80049fc:	0003      	movs	r3, r0
 80049fe:	3301      	adds	r3, #1
 8004a00:	005b      	lsls	r3, r3, #1
 8004a02:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004a04:	e002      	b.n	8004a0c <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	3b01      	subs	r3, #1
 8004a0a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d1f9      	bne.n	8004a06 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	0018      	movs	r0, r3
 8004a18:	f7ff ff86 	bl	8004928 <LL_ADC_IsInternalRegulatorEnabled>
 8004a1c:	1e03      	subs	r3, r0, #0
 8004a1e:	d10f      	bne.n	8004a40 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a24:	2210      	movs	r2, #16
 8004a26:	431a      	orrs	r2, r3
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a30:	2201      	movs	r2, #1
 8004a32:	431a      	orrs	r2, r3
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004a38:	231f      	movs	r3, #31
 8004a3a:	18fb      	adds	r3, r7, r3
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	0018      	movs	r0, r3
 8004a46:	f7ff ff94 	bl	8004972 <LL_ADC_REG_IsConversionOngoing>
 8004a4a:	0003      	movs	r3, r0
 8004a4c:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a52:	2210      	movs	r2, #16
 8004a54:	4013      	ands	r3, r2
 8004a56:	d000      	beq.n	8004a5a <HAL_ADC_Init+0xc6>
 8004a58:	e122      	b.n	8004ca0 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d000      	beq.n	8004a62 <HAL_ADC_Init+0xce>
 8004a60:	e11e      	b.n	8004ca0 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a66:	4a99      	ldr	r2, [pc, #612]	@ (8004ccc <HAL_ADC_Init+0x338>)
 8004a68:	4013      	ands	r3, r2
 8004a6a:	2202      	movs	r2, #2
 8004a6c:	431a      	orrs	r2, r3
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	0018      	movs	r0, r3
 8004a78:	f7ff ff6a 	bl	8004950 <LL_ADC_IsEnabled>
 8004a7c:	1e03      	subs	r3, r0, #0
 8004a7e:	d000      	beq.n	8004a82 <HAL_ADC_Init+0xee>
 8004a80:	e0ad      	b.n	8004bde <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	7e1b      	ldrb	r3, [r3, #24]
 8004a8a:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8004a8c:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	7e5b      	ldrb	r3, [r3, #25]
 8004a92:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8004a94:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	7e9b      	ldrb	r3, [r3, #26]
 8004a9a:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8004a9c:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d002      	beq.n	8004aac <HAL_ADC_Init+0x118>
 8004aa6:	2380      	movs	r3, #128	@ 0x80
 8004aa8:	015b      	lsls	r3, r3, #5
 8004aaa:	e000      	b.n	8004aae <HAL_ADC_Init+0x11a>
 8004aac:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8004aae:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8004ab4:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	691b      	ldr	r3, [r3, #16]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	da04      	bge.n	8004ac8 <HAL_ADC_Init+0x134>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	691b      	ldr	r3, [r3, #16]
 8004ac2:	005b      	lsls	r3, r3, #1
 8004ac4:	085b      	lsrs	r3, r3, #1
 8004ac6:	e001      	b.n	8004acc <HAL_ADC_Init+0x138>
 8004ac8:	2380      	movs	r3, #128	@ 0x80
 8004aca:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8004acc:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	212c      	movs	r1, #44	@ 0x2c
 8004ad2:	5c5b      	ldrb	r3, [r3, r1]
 8004ad4:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8004ad6:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8004ad8:	69ba      	ldr	r2, [r7, #24]
 8004ada:	4313      	orrs	r3, r2
 8004adc:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2220      	movs	r2, #32
 8004ae2:	5c9b      	ldrb	r3, [r3, r2]
 8004ae4:	2b01      	cmp	r3, #1
 8004ae6:	d115      	bne.n	8004b14 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	7e9b      	ldrb	r3, [r3, #26]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d105      	bne.n	8004afc <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8004af0:	69bb      	ldr	r3, [r7, #24]
 8004af2:	2280      	movs	r2, #128	@ 0x80
 8004af4:	0252      	lsls	r2, r2, #9
 8004af6:	4313      	orrs	r3, r2
 8004af8:	61bb      	str	r3, [r7, #24]
 8004afa:	e00b      	b.n	8004b14 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b00:	2220      	movs	r2, #32
 8004b02:	431a      	orrs	r2, r3
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	431a      	orrs	r2, r3
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d00a      	beq.n	8004b32 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004b20:	23e0      	movs	r3, #224	@ 0xe0
 8004b22:	005b      	lsls	r3, r3, #1
 8004b24:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	69ba      	ldr	r2, [r7, #24]
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	68db      	ldr	r3, [r3, #12]
 8004b38:	4a65      	ldr	r2, [pc, #404]	@ (8004cd0 <HAL_ADC_Init+0x33c>)
 8004b3a:	4013      	ands	r3, r2
 8004b3c:	0019      	movs	r1, r3
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	69ba      	ldr	r2, [r7, #24]
 8004b44:	430a      	orrs	r2, r1
 8004b46:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	0f9b      	lsrs	r3, r3, #30
 8004b4e:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004b54:	4313      	orrs	r3, r2
 8004b56:	697a      	ldr	r2, [r7, #20]
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	223c      	movs	r2, #60	@ 0x3c
 8004b60:	5c9b      	ldrb	r3, [r3, r2]
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	d111      	bne.n	8004b8a <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	0f9b      	lsrs	r3, r3, #30
 8004b6c:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004b72:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8004b78:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8004b7e:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	4313      	orrs	r3, r2
 8004b84:	2201      	movs	r2, #1
 8004b86:	4313      	orrs	r3, r2
 8004b88:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	691b      	ldr	r3, [r3, #16]
 8004b90:	4a50      	ldr	r2, [pc, #320]	@ (8004cd4 <HAL_ADC_Init+0x340>)
 8004b92:	4013      	ands	r3, r2
 8004b94:	0019      	movs	r1, r3
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	697a      	ldr	r2, [r7, #20]
 8004b9c:	430a      	orrs	r2, r1
 8004b9e:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	685a      	ldr	r2, [r3, #4]
 8004ba4:	23c0      	movs	r3, #192	@ 0xc0
 8004ba6:	061b      	lsls	r3, r3, #24
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	d018      	beq.n	8004bde <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8004bb0:	2380      	movs	r3, #128	@ 0x80
 8004bb2:	05db      	lsls	r3, r3, #23
 8004bb4:	429a      	cmp	r2, r3
 8004bb6:	d012      	beq.n	8004bde <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8004bbc:	2380      	movs	r3, #128	@ 0x80
 8004bbe:	061b      	lsls	r3, r3, #24
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d00c      	beq.n	8004bde <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8004bc4:	4b44      	ldr	r3, [pc, #272]	@ (8004cd8 <HAL_ADC_Init+0x344>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a44      	ldr	r2, [pc, #272]	@ (8004cdc <HAL_ADC_Init+0x348>)
 8004bca:	4013      	ands	r3, r2
 8004bcc:	0019      	movs	r1, r3
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	685a      	ldr	r2, [r3, #4]
 8004bd2:	23f0      	movs	r3, #240	@ 0xf0
 8004bd4:	039b      	lsls	r3, r3, #14
 8004bd6:	401a      	ands	r2, r3
 8004bd8:	4b3f      	ldr	r3, [pc, #252]	@ (8004cd8 <HAL_ADC_Init+0x344>)
 8004bda:	430a      	orrs	r2, r1
 8004bdc:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6818      	ldr	r0, [r3, #0]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004be6:	001a      	movs	r2, r3
 8004be8:	2100      	movs	r1, #0
 8004bea:	f7ff fdf6 	bl	80047da <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6818      	ldr	r0, [r3, #0]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bf6:	493a      	ldr	r1, [pc, #232]	@ (8004ce0 <HAL_ADC_Init+0x34c>)
 8004bf8:	001a      	movs	r2, r3
 8004bfa:	f7ff fdee 	bl	80047da <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	691b      	ldr	r3, [r3, #16]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d109      	bne.n	8004c1a <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	2110      	movs	r1, #16
 8004c12:	4249      	negs	r1, r1
 8004c14:	430a      	orrs	r2, r1
 8004c16:	629a      	str	r2, [r3, #40]	@ 0x28
 8004c18:	e018      	b.n	8004c4c <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	691a      	ldr	r2, [r3, #16]
 8004c1e:	2380      	movs	r3, #128	@ 0x80
 8004c20:	039b      	lsls	r3, r3, #14
 8004c22:	429a      	cmp	r2, r3
 8004c24:	d112      	bne.n	8004c4c <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	69db      	ldr	r3, [r3, #28]
 8004c30:	3b01      	subs	r3, #1
 8004c32:	009b      	lsls	r3, r3, #2
 8004c34:	221c      	movs	r2, #28
 8004c36:	4013      	ands	r3, r2
 8004c38:	2210      	movs	r2, #16
 8004c3a:	4252      	negs	r2, r2
 8004c3c:	409a      	lsls	r2, r3
 8004c3e:	0011      	movs	r1, r2
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	430a      	orrs	r2, r1
 8004c4a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	2100      	movs	r1, #0
 8004c52:	0018      	movs	r0, r3
 8004c54:	f7ff fdde 	bl	8004814 <LL_ADC_GetSamplingTimeCommonChannels>
 8004c58:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	d10b      	bne.n	8004c7a <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2200      	movs	r2, #0
 8004c66:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c6c:	2203      	movs	r2, #3
 8004c6e:	4393      	bics	r3, r2
 8004c70:	2201      	movs	r2, #1
 8004c72:	431a      	orrs	r2, r3
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004c78:	e01c      	b.n	8004cb4 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c7e:	2212      	movs	r2, #18
 8004c80:	4393      	bics	r3, r2
 8004c82:	2210      	movs	r2, #16
 8004c84:	431a      	orrs	r2, r3
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c8e:	2201      	movs	r2, #1
 8004c90:	431a      	orrs	r2, r3
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8004c96:	231f      	movs	r3, #31
 8004c98:	18fb      	adds	r3, r7, r3
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004c9e:	e009      	b.n	8004cb4 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ca4:	2210      	movs	r2, #16
 8004ca6:	431a      	orrs	r2, r3
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8004cac:	231f      	movs	r3, #31
 8004cae:	18fb      	adds	r3, r7, r3
 8004cb0:	2201      	movs	r2, #1
 8004cb2:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8004cb4:	231f      	movs	r3, #31
 8004cb6:	18fb      	adds	r3, r7, r3
 8004cb8:	781b      	ldrb	r3, [r3, #0]
}
 8004cba:	0018      	movs	r0, r3
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	b008      	add	sp, #32
 8004cc0:	bd80      	pop	{r7, pc}
 8004cc2:	46c0      	nop			@ (mov r8, r8)
 8004cc4:	20000000 	.word	0x20000000
 8004cc8:	00030d40 	.word	0x00030d40
 8004ccc:	fffffefd 	.word	0xfffffefd
 8004cd0:	ffde0201 	.word	0xffde0201
 8004cd4:	1ffffc02 	.word	0x1ffffc02
 8004cd8:	40012708 	.word	0x40012708
 8004cdc:	ffc3ffff 	.word	0xffc3ffff
 8004ce0:	7fffff04 	.word	0x7fffff04

08004ce4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004ce4:	b590      	push	{r4, r7, lr}
 8004ce6:	b08b      	sub	sp, #44	@ 0x2c
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
 8004cec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004cee:	2327      	movs	r3, #39	@ 0x27
 8004cf0:	18fb      	adds	r3, r7, r3
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2254      	movs	r2, #84	@ 0x54
 8004cfe:	5c9b      	ldrb	r3, [r3, r2]
 8004d00:	2b01      	cmp	r3, #1
 8004d02:	d101      	bne.n	8004d08 <HAL_ADC_ConfigChannel+0x24>
 8004d04:	2302      	movs	r3, #2
 8004d06:	e141      	b.n	8004f8c <HAL_ADC_ConfigChannel+0x2a8>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2254      	movs	r2, #84	@ 0x54
 8004d0c:	2101      	movs	r1, #1
 8004d0e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	0018      	movs	r0, r3
 8004d16:	f7ff fe2c 	bl	8004972 <LL_ADC_REG_IsConversionOngoing>
 8004d1a:	1e03      	subs	r3, r0, #0
 8004d1c:	d000      	beq.n	8004d20 <HAL_ADC_ConfigChannel+0x3c>
 8004d1e:	e124      	b.n	8004f6a <HAL_ADC_ConfigChannel+0x286>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	2b02      	cmp	r3, #2
 8004d26:	d100      	bne.n	8004d2a <HAL_ADC_ConfigChannel+0x46>
 8004d28:	e0d8      	b.n	8004edc <HAL_ADC_ConfigChannel+0x1f8>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	691a      	ldr	r2, [r3, #16]
 8004d2e:	2380      	movs	r3, #128	@ 0x80
 8004d30:	061b      	lsls	r3, r3, #24
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d004      	beq.n	8004d40 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004d3a:	4a96      	ldr	r2, [pc, #600]	@ (8004f94 <HAL_ADC_ConfigChannel+0x2b0>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d108      	bne.n	8004d52 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681a      	ldr	r2, [r3, #0]
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	0019      	movs	r1, r3
 8004d4a:	0010      	movs	r0, r2
 8004d4c:	f7ff fd99 	bl	8004882 <LL_ADC_REG_SetSequencerChAdd>
 8004d50:	e060      	b.n	8004e14 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	211f      	movs	r1, #31
 8004d5c:	400b      	ands	r3, r1
 8004d5e:	210f      	movs	r1, #15
 8004d60:	4099      	lsls	r1, r3
 8004d62:	000b      	movs	r3, r1
 8004d64:	43db      	mvns	r3, r3
 8004d66:	4013      	ands	r3, r2
 8004d68:	001c      	movs	r4, r3
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	025b      	lsls	r3, r3, #9
 8004d70:	0a5b      	lsrs	r3, r3, #9
 8004d72:	d105      	bne.n	8004d80 <HAL_ADC_ConfigChannel+0x9c>
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	0e9b      	lsrs	r3, r3, #26
 8004d7a:	221f      	movs	r2, #31
 8004d7c:	401a      	ands	r2, r3
 8004d7e:	e02e      	b.n	8004dde <HAL_ADC_ConfigChannel+0xfa>
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	61bb      	str	r3, [r7, #24]
  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 8004d86:	231f      	movs	r3, #31
 8004d88:	617b      	str	r3, [r7, #20]
  result = value;                      /* r will be reversed bits of v; first get LSB of v */
 8004d8a:	69bb      	ldr	r3, [r7, #24]
 8004d8c:	613b      	str	r3, [r7, #16]
  for (value >>= 1U; value != 0U; value >>= 1U)
 8004d8e:	69bb      	ldr	r3, [r7, #24]
 8004d90:	085b      	lsrs	r3, r3, #1
 8004d92:	61bb      	str	r3, [r7, #24]
 8004d94:	e00e      	b.n	8004db4 <HAL_ADC_ConfigChannel+0xd0>
    result <<= 1U;
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	005b      	lsls	r3, r3, #1
 8004d9a:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
 8004d9c:	69bb      	ldr	r3, [r7, #24]
 8004d9e:	2201      	movs	r2, #1
 8004da0:	4013      	ands	r3, r2
 8004da2:	693a      	ldr	r2, [r7, #16]
 8004da4:	4313      	orrs	r3, r2
 8004da6:	613b      	str	r3, [r7, #16]
    s--;
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	3b01      	subs	r3, #1
 8004dac:	617b      	str	r3, [r7, #20]
  for (value >>= 1U; value != 0U; value >>= 1U)
 8004dae:	69bb      	ldr	r3, [r7, #24]
 8004db0:	085b      	lsrs	r3, r3, #1
 8004db2:	61bb      	str	r3, [r7, #24]
 8004db4:	69bb      	ldr	r3, [r7, #24]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d1ed      	bne.n	8004d96 <HAL_ADC_ConfigChannel+0xb2>
  result <<= s;                        /* shift when v's highest bits are zero */
 8004dba:	693a      	ldr	r2, [r7, #16]
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	409a      	lsls	r2, r3
 8004dc0:	0013      	movs	r3, r2
 8004dc2:	613b      	str	r3, [r7, #16]
  return result;
 8004dc4:	693b      	ldr	r3, [r7, #16]
 8004dc6:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8004dc8:	69fb      	ldr	r3, [r7, #28]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d101      	bne.n	8004dd2 <HAL_ADC_ConfigChannel+0xee>
    return 32U;
 8004dce:	2320      	movs	r3, #32
 8004dd0:	e004      	b.n	8004ddc <HAL_ADC_ConfigChannel+0xf8>
  return __builtin_clz(value);
 8004dd2:	69f8      	ldr	r0, [r7, #28]
 8004dd4:	f7fb fb4c 	bl	8000470 <__clzsi2>
 8004dd8:	0003      	movs	r3, r0
 8004dda:	b2db      	uxtb	r3, r3
 8004ddc:	001a      	movs	r2, r3
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	211f      	movs	r1, #31
 8004de4:	400b      	ands	r3, r1
 8004de6:	409a      	lsls	r2, r3
 8004de8:	0013      	movs	r3, r2
 8004dea:	0022      	movs	r2, r4
 8004dec:	431a      	orrs	r2, r3
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	089b      	lsrs	r3, r3, #2
 8004df8:	1c5a      	adds	r2, r3, #1
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	69db      	ldr	r3, [r3, #28]
 8004dfe:	429a      	cmp	r2, r3
 8004e00:	d808      	bhi.n	8004e14 <HAL_ADC_ConfigChannel+0x130>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6818      	ldr	r0, [r3, #0]
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	6859      	ldr	r1, [r3, #4]
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	001a      	movs	r2, r3
 8004e10:	f7ff fd17 	bl	8004842 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6818      	ldr	r0, [r3, #0]
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	6819      	ldr	r1, [r3, #0]
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	001a      	movs	r2, r3
 8004e22:	f7ff fd51 	bl	80048c8 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	db00      	blt.n	8004e30 <HAL_ADC_ConfigChannel+0x14c>
 8004e2e:	e0a6      	b.n	8004f7e <HAL_ADC_ConfigChannel+0x29a>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004e30:	4b59      	ldr	r3, [pc, #356]	@ (8004f98 <HAL_ADC_ConfigChannel+0x2b4>)
 8004e32:	0018      	movs	r0, r3
 8004e34:	f7ff fcc4 	bl	80047c0 <LL_ADC_GetCommonPathInternalCh>
 8004e38:	0003      	movs	r3, r0
 8004e3a:	623b      	str	r3, [r7, #32]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a56      	ldr	r2, [pc, #344]	@ (8004f9c <HAL_ADC_ConfigChannel+0x2b8>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d122      	bne.n	8004e8c <HAL_ADC_ConfigChannel+0x1a8>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004e46:	6a3a      	ldr	r2, [r7, #32]
 8004e48:	2380      	movs	r3, #128	@ 0x80
 8004e4a:	041b      	lsls	r3, r3, #16
 8004e4c:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004e4e:	d11d      	bne.n	8004e8c <HAL_ADC_ConfigChannel+0x1a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004e50:	6a3b      	ldr	r3, [r7, #32]
 8004e52:	2280      	movs	r2, #128	@ 0x80
 8004e54:	0412      	lsls	r2, r2, #16
 8004e56:	4313      	orrs	r3, r2
 8004e58:	4a4f      	ldr	r2, [pc, #316]	@ (8004f98 <HAL_ADC_ConfigChannel+0x2b4>)
 8004e5a:	0019      	movs	r1, r3
 8004e5c:	0010      	movs	r0, r2
 8004e5e:	f7ff fc9b 	bl	8004798 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004e62:	4b4f      	ldr	r3, [pc, #316]	@ (8004fa0 <HAL_ADC_ConfigChannel+0x2bc>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	494f      	ldr	r1, [pc, #316]	@ (8004fa4 <HAL_ADC_ConfigChannel+0x2c0>)
 8004e68:	0018      	movs	r0, r3
 8004e6a:	f7fb f94d 	bl	8000108 <__udivsi3>
 8004e6e:	0003      	movs	r3, r0
 8004e70:	1c5a      	adds	r2, r3, #1
 8004e72:	0013      	movs	r3, r2
 8004e74:	005b      	lsls	r3, r3, #1
 8004e76:	189b      	adds	r3, r3, r2
 8004e78:	009b      	lsls	r3, r3, #2
 8004e7a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004e7c:	e002      	b.n	8004e84 <HAL_ADC_ConfigChannel+0x1a0>
          {
            wait_loop_index--;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	3b01      	subs	r3, #1
 8004e82:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d1f9      	bne.n	8004e7e <HAL_ADC_ConfigChannel+0x19a>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004e8a:	e078      	b.n	8004f7e <HAL_ADC_ConfigChannel+0x29a>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a45      	ldr	r2, [pc, #276]	@ (8004fa8 <HAL_ADC_ConfigChannel+0x2c4>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d10e      	bne.n	8004eb4 <HAL_ADC_ConfigChannel+0x1d0>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004e96:	6a3a      	ldr	r2, [r7, #32]
 8004e98:	2380      	movs	r3, #128	@ 0x80
 8004e9a:	045b      	lsls	r3, r3, #17
 8004e9c:	4013      	ands	r3, r2
 8004e9e:	d109      	bne.n	8004eb4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004ea0:	6a3b      	ldr	r3, [r7, #32]
 8004ea2:	2280      	movs	r2, #128	@ 0x80
 8004ea4:	0452      	lsls	r2, r2, #17
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	4a3b      	ldr	r2, [pc, #236]	@ (8004f98 <HAL_ADC_ConfigChannel+0x2b4>)
 8004eaa:	0019      	movs	r1, r3
 8004eac:	0010      	movs	r0, r2
 8004eae:	f7ff fc73 	bl	8004798 <LL_ADC_SetCommonPathInternalCh>
 8004eb2:	e064      	b.n	8004f7e <HAL_ADC_ConfigChannel+0x29a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a3c      	ldr	r2, [pc, #240]	@ (8004fac <HAL_ADC_ConfigChannel+0x2c8>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d15f      	bne.n	8004f7e <HAL_ADC_ConfigChannel+0x29a>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004ebe:	6a3a      	ldr	r2, [r7, #32]
 8004ec0:	2380      	movs	r3, #128	@ 0x80
 8004ec2:	03db      	lsls	r3, r3, #15
 8004ec4:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004ec6:	d15a      	bne.n	8004f7e <HAL_ADC_ConfigChannel+0x29a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004ec8:	6a3b      	ldr	r3, [r7, #32]
 8004eca:	2280      	movs	r2, #128	@ 0x80
 8004ecc:	03d2      	lsls	r2, r2, #15
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	4a31      	ldr	r2, [pc, #196]	@ (8004f98 <HAL_ADC_ConfigChannel+0x2b4>)
 8004ed2:	0019      	movs	r1, r3
 8004ed4:	0010      	movs	r0, r2
 8004ed6:	f7ff fc5f 	bl	8004798 <LL_ADC_SetCommonPathInternalCh>
 8004eda:	e050      	b.n	8004f7e <HAL_ADC_ConfigChannel+0x29a>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	691a      	ldr	r2, [r3, #16]
 8004ee0:	2380      	movs	r3, #128	@ 0x80
 8004ee2:	061b      	lsls	r3, r3, #24
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d004      	beq.n	8004ef2 <HAL_ADC_ConfigChannel+0x20e>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004eec:	4a29      	ldr	r2, [pc, #164]	@ (8004f94 <HAL_ADC_ConfigChannel+0x2b0>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d107      	bne.n	8004f02 <HAL_ADC_ConfigChannel+0x21e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	0019      	movs	r1, r3
 8004efc:	0010      	movs	r0, r2
 8004efe:	f7ff fcd1 	bl	80048a4 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	da39      	bge.n	8004f7e <HAL_ADC_ConfigChannel+0x29a>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004f0a:	4b23      	ldr	r3, [pc, #140]	@ (8004f98 <HAL_ADC_ConfigChannel+0x2b4>)
 8004f0c:	0018      	movs	r0, r3
 8004f0e:	f7ff fc57 	bl	80047c0 <LL_ADC_GetCommonPathInternalCh>
 8004f12:	0003      	movs	r3, r0
 8004f14:	623b      	str	r3, [r7, #32]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a20      	ldr	r2, [pc, #128]	@ (8004f9c <HAL_ADC_ConfigChannel+0x2b8>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d108      	bne.n	8004f32 <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004f20:	6a3b      	ldr	r3, [r7, #32]
 8004f22:	4a23      	ldr	r2, [pc, #140]	@ (8004fb0 <HAL_ADC_ConfigChannel+0x2cc>)
 8004f24:	4013      	ands	r3, r2
 8004f26:	4a1c      	ldr	r2, [pc, #112]	@ (8004f98 <HAL_ADC_ConfigChannel+0x2b4>)
 8004f28:	0019      	movs	r1, r3
 8004f2a:	0010      	movs	r0, r2
 8004f2c:	f7ff fc34 	bl	8004798 <LL_ADC_SetCommonPathInternalCh>
 8004f30:	e025      	b.n	8004f7e <HAL_ADC_ConfigChannel+0x29a>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a1c      	ldr	r2, [pc, #112]	@ (8004fa8 <HAL_ADC_ConfigChannel+0x2c4>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d108      	bne.n	8004f4e <HAL_ADC_ConfigChannel+0x26a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004f3c:	6a3b      	ldr	r3, [r7, #32]
 8004f3e:	4a1d      	ldr	r2, [pc, #116]	@ (8004fb4 <HAL_ADC_ConfigChannel+0x2d0>)
 8004f40:	4013      	ands	r3, r2
 8004f42:	4a15      	ldr	r2, [pc, #84]	@ (8004f98 <HAL_ADC_ConfigChannel+0x2b4>)
 8004f44:	0019      	movs	r1, r3
 8004f46:	0010      	movs	r0, r2
 8004f48:	f7ff fc26 	bl	8004798 <LL_ADC_SetCommonPathInternalCh>
 8004f4c:	e017      	b.n	8004f7e <HAL_ADC_ConfigChannel+0x29a>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a16      	ldr	r2, [pc, #88]	@ (8004fac <HAL_ADC_ConfigChannel+0x2c8>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d112      	bne.n	8004f7e <HAL_ADC_ConfigChannel+0x29a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004f58:	6a3b      	ldr	r3, [r7, #32]
 8004f5a:	4a17      	ldr	r2, [pc, #92]	@ (8004fb8 <HAL_ADC_ConfigChannel+0x2d4>)
 8004f5c:	4013      	ands	r3, r2
 8004f5e:	4a0e      	ldr	r2, [pc, #56]	@ (8004f98 <HAL_ADC_ConfigChannel+0x2b4>)
 8004f60:	0019      	movs	r1, r3
 8004f62:	0010      	movs	r0, r2
 8004f64:	f7ff fc18 	bl	8004798 <LL_ADC_SetCommonPathInternalCh>
 8004f68:	e009      	b.n	8004f7e <HAL_ADC_ConfigChannel+0x29a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f6e:	2220      	movs	r2, #32
 8004f70:	431a      	orrs	r2, r3
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8004f76:	2327      	movs	r3, #39	@ 0x27
 8004f78:	18fb      	adds	r3, r7, r3
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2254      	movs	r2, #84	@ 0x54
 8004f82:	2100      	movs	r1, #0
 8004f84:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8004f86:	2327      	movs	r3, #39	@ 0x27
 8004f88:	18fb      	adds	r3, r7, r3
 8004f8a:	781b      	ldrb	r3, [r3, #0]
}
 8004f8c:	0018      	movs	r0, r3
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	b00b      	add	sp, #44	@ 0x2c
 8004f92:	bd90      	pop	{r4, r7, pc}
 8004f94:	80000004 	.word	0x80000004
 8004f98:	40012708 	.word	0x40012708
 8004f9c:	ac000800 	.word	0xac000800
 8004fa0:	20000000 	.word	0x20000000
 8004fa4:	00030d40 	.word	0x00030d40
 8004fa8:	b4002000 	.word	0xb4002000
 8004fac:	b0001000 	.word	0xb0001000
 8004fb0:	ff7fffff 	.word	0xff7fffff
 8004fb4:	feffffff 	.word	0xfeffffff
 8004fb8:	ffbfffff 	.word	0xffbfffff

08004fbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004fbc:	b590      	push	{r4, r7, lr}
 8004fbe:	b083      	sub	sp, #12
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	0002      	movs	r2, r0
 8004fc4:	6039      	str	r1, [r7, #0]
 8004fc6:	1dfb      	adds	r3, r7, #7
 8004fc8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004fca:	1dfb      	adds	r3, r7, #7
 8004fcc:	781b      	ldrb	r3, [r3, #0]
 8004fce:	2b7f      	cmp	r3, #127	@ 0x7f
 8004fd0:	d828      	bhi.n	8005024 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004fd2:	4a2f      	ldr	r2, [pc, #188]	@ (8005090 <__NVIC_SetPriority+0xd4>)
 8004fd4:	1dfb      	adds	r3, r7, #7
 8004fd6:	781b      	ldrb	r3, [r3, #0]
 8004fd8:	b25b      	sxtb	r3, r3
 8004fda:	089b      	lsrs	r3, r3, #2
 8004fdc:	33c0      	adds	r3, #192	@ 0xc0
 8004fde:	009b      	lsls	r3, r3, #2
 8004fe0:	589b      	ldr	r3, [r3, r2]
 8004fe2:	1dfa      	adds	r2, r7, #7
 8004fe4:	7812      	ldrb	r2, [r2, #0]
 8004fe6:	0011      	movs	r1, r2
 8004fe8:	2203      	movs	r2, #3
 8004fea:	400a      	ands	r2, r1
 8004fec:	00d2      	lsls	r2, r2, #3
 8004fee:	21ff      	movs	r1, #255	@ 0xff
 8004ff0:	4091      	lsls	r1, r2
 8004ff2:	000a      	movs	r2, r1
 8004ff4:	43d2      	mvns	r2, r2
 8004ff6:	401a      	ands	r2, r3
 8004ff8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	019b      	lsls	r3, r3, #6
 8004ffe:	22ff      	movs	r2, #255	@ 0xff
 8005000:	401a      	ands	r2, r3
 8005002:	1dfb      	adds	r3, r7, #7
 8005004:	781b      	ldrb	r3, [r3, #0]
 8005006:	0018      	movs	r0, r3
 8005008:	2303      	movs	r3, #3
 800500a:	4003      	ands	r3, r0
 800500c:	00db      	lsls	r3, r3, #3
 800500e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005010:	481f      	ldr	r0, [pc, #124]	@ (8005090 <__NVIC_SetPriority+0xd4>)
 8005012:	1dfb      	adds	r3, r7, #7
 8005014:	781b      	ldrb	r3, [r3, #0]
 8005016:	b25b      	sxtb	r3, r3
 8005018:	089b      	lsrs	r3, r3, #2
 800501a:	430a      	orrs	r2, r1
 800501c:	33c0      	adds	r3, #192	@ 0xc0
 800501e:	009b      	lsls	r3, r3, #2
 8005020:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8005022:	e031      	b.n	8005088 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005024:	4a1b      	ldr	r2, [pc, #108]	@ (8005094 <__NVIC_SetPriority+0xd8>)
 8005026:	1dfb      	adds	r3, r7, #7
 8005028:	781b      	ldrb	r3, [r3, #0]
 800502a:	0019      	movs	r1, r3
 800502c:	230f      	movs	r3, #15
 800502e:	400b      	ands	r3, r1
 8005030:	3b08      	subs	r3, #8
 8005032:	089b      	lsrs	r3, r3, #2
 8005034:	3306      	adds	r3, #6
 8005036:	009b      	lsls	r3, r3, #2
 8005038:	18d3      	adds	r3, r2, r3
 800503a:	3304      	adds	r3, #4
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	1dfa      	adds	r2, r7, #7
 8005040:	7812      	ldrb	r2, [r2, #0]
 8005042:	0011      	movs	r1, r2
 8005044:	2203      	movs	r2, #3
 8005046:	400a      	ands	r2, r1
 8005048:	00d2      	lsls	r2, r2, #3
 800504a:	21ff      	movs	r1, #255	@ 0xff
 800504c:	4091      	lsls	r1, r2
 800504e:	000a      	movs	r2, r1
 8005050:	43d2      	mvns	r2, r2
 8005052:	401a      	ands	r2, r3
 8005054:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	019b      	lsls	r3, r3, #6
 800505a:	22ff      	movs	r2, #255	@ 0xff
 800505c:	401a      	ands	r2, r3
 800505e:	1dfb      	adds	r3, r7, #7
 8005060:	781b      	ldrb	r3, [r3, #0]
 8005062:	0018      	movs	r0, r3
 8005064:	2303      	movs	r3, #3
 8005066:	4003      	ands	r3, r0
 8005068:	00db      	lsls	r3, r3, #3
 800506a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800506c:	4809      	ldr	r0, [pc, #36]	@ (8005094 <__NVIC_SetPriority+0xd8>)
 800506e:	1dfb      	adds	r3, r7, #7
 8005070:	781b      	ldrb	r3, [r3, #0]
 8005072:	001c      	movs	r4, r3
 8005074:	230f      	movs	r3, #15
 8005076:	4023      	ands	r3, r4
 8005078:	3b08      	subs	r3, #8
 800507a:	089b      	lsrs	r3, r3, #2
 800507c:	430a      	orrs	r2, r1
 800507e:	3306      	adds	r3, #6
 8005080:	009b      	lsls	r3, r3, #2
 8005082:	18c3      	adds	r3, r0, r3
 8005084:	3304      	adds	r3, #4
 8005086:	601a      	str	r2, [r3, #0]
}
 8005088:	46c0      	nop			@ (mov r8, r8)
 800508a:	46bd      	mov	sp, r7
 800508c:	b003      	add	sp, #12
 800508e:	bd90      	pop	{r4, r7, pc}
 8005090:	e000e100 	.word	0xe000e100
 8005094:	e000ed00 	.word	0xe000ed00

08005098 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b082      	sub	sp, #8
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	1e5a      	subs	r2, r3, #1
 80050a4:	2380      	movs	r3, #128	@ 0x80
 80050a6:	045b      	lsls	r3, r3, #17
 80050a8:	429a      	cmp	r2, r3
 80050aa:	d301      	bcc.n	80050b0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80050ac:	2301      	movs	r3, #1
 80050ae:	e010      	b.n	80050d2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80050b0:	4b0a      	ldr	r3, [pc, #40]	@ (80050dc <SysTick_Config+0x44>)
 80050b2:	687a      	ldr	r2, [r7, #4]
 80050b4:	3a01      	subs	r2, #1
 80050b6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80050b8:	2301      	movs	r3, #1
 80050ba:	425b      	negs	r3, r3
 80050bc:	2103      	movs	r1, #3
 80050be:	0018      	movs	r0, r3
 80050c0:	f7ff ff7c 	bl	8004fbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80050c4:	4b05      	ldr	r3, [pc, #20]	@ (80050dc <SysTick_Config+0x44>)
 80050c6:	2200      	movs	r2, #0
 80050c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80050ca:	4b04      	ldr	r3, [pc, #16]	@ (80050dc <SysTick_Config+0x44>)
 80050cc:	2207      	movs	r2, #7
 80050ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80050d0:	2300      	movs	r3, #0
}
 80050d2:	0018      	movs	r0, r3
 80050d4:	46bd      	mov	sp, r7
 80050d6:	b002      	add	sp, #8
 80050d8:	bd80      	pop	{r7, pc}
 80050da:	46c0      	nop			@ (mov r8, r8)
 80050dc:	e000e010 	.word	0xe000e010

080050e0 <HAL_NVIC_SetPriority>:
  *         with stm32u0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b084      	sub	sp, #16
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	60b9      	str	r1, [r7, #8]
 80050e8:	607a      	str	r2, [r7, #4]
 80050ea:	210f      	movs	r1, #15
 80050ec:	187b      	adds	r3, r7, r1
 80050ee:	1c02      	adds	r2, r0, #0
 80050f0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80050f2:	68ba      	ldr	r2, [r7, #8]
 80050f4:	187b      	adds	r3, r7, r1
 80050f6:	781b      	ldrb	r3, [r3, #0]
 80050f8:	b25b      	sxtb	r3, r3
 80050fa:	0011      	movs	r1, r2
 80050fc:	0018      	movs	r0, r3
 80050fe:	f7ff ff5d 	bl	8004fbc <__NVIC_SetPriority>
}
 8005102:	46c0      	nop			@ (mov r8, r8)
 8005104:	46bd      	mov	sp, r7
 8005106:	b004      	add	sp, #16
 8005108:	bd80      	pop	{r7, pc}

0800510a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800510a:	b580      	push	{r7, lr}
 800510c:	b082      	sub	sp, #8
 800510e:	af00      	add	r7, sp, #0
 8005110:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	0018      	movs	r0, r3
 8005116:	f7ff ffbf 	bl	8005098 <SysTick_Config>
 800511a:	0003      	movs	r3, r0
}
 800511c:	0018      	movs	r0, r3
 800511e:	46bd      	mov	sp, r7
 8005120:	b002      	add	sp, #8
 8005122:	bd80      	pop	{r7, pc}

08005124 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b086      	sub	sp, #24
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
 800512c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800512e:	2300      	movs	r3, #0
 8005130:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005132:	e153      	b.n	80053dc <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	2101      	movs	r1, #1
 800513a:	697a      	ldr	r2, [r7, #20]
 800513c:	4091      	lsls	r1, r2
 800513e:	000a      	movs	r2, r1
 8005140:	4013      	ands	r3, r2
 8005142:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d100      	bne.n	800514c <HAL_GPIO_Init+0x28>
 800514a:	e144      	b.n	80053d6 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	2203      	movs	r2, #3
 8005152:	4013      	ands	r3, r2
 8005154:	2b01      	cmp	r3, #1
 8005156:	d005      	beq.n	8005164 <HAL_GPIO_Init+0x40>
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	2203      	movs	r2, #3
 800515e:	4013      	ands	r3, r2
 8005160:	2b02      	cmp	r3, #2
 8005162:	d130      	bne.n	80051c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	689b      	ldr	r3, [r3, #8]
 8005168:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	005b      	lsls	r3, r3, #1
 800516e:	2203      	movs	r2, #3
 8005170:	409a      	lsls	r2, r3
 8005172:	0013      	movs	r3, r2
 8005174:	43da      	mvns	r2, r3
 8005176:	693b      	ldr	r3, [r7, #16]
 8005178:	4013      	ands	r3, r2
 800517a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	68da      	ldr	r2, [r3, #12]
 8005180:	697b      	ldr	r3, [r7, #20]
 8005182:	005b      	lsls	r3, r3, #1
 8005184:	409a      	lsls	r2, r3
 8005186:	0013      	movs	r3, r2
 8005188:	693a      	ldr	r2, [r7, #16]
 800518a:	4313      	orrs	r3, r2
 800518c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	693a      	ldr	r2, [r7, #16]
 8005192:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800519a:	2201      	movs	r2, #1
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	409a      	lsls	r2, r3
 80051a0:	0013      	movs	r3, r2
 80051a2:	43da      	mvns	r2, r3
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	4013      	ands	r3, r2
 80051a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_POS) << position);
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	091b      	lsrs	r3, r3, #4
 80051b0:	2201      	movs	r2, #1
 80051b2:	401a      	ands	r2, r3
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	409a      	lsls	r2, r3
 80051b8:	0013      	movs	r3, r2
 80051ba:	693a      	ldr	r2, [r7, #16]
 80051bc:	4313      	orrs	r3, r2
 80051be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	693a      	ldr	r2, [r7, #16]
 80051c4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	2203      	movs	r2, #3
 80051cc:	4013      	ands	r3, r2
 80051ce:	2b03      	cmp	r3, #3
 80051d0:	d017      	beq.n	8005202 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	68db      	ldr	r3, [r3, #12]
 80051d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	005b      	lsls	r3, r3, #1
 80051dc:	2203      	movs	r2, #3
 80051de:	409a      	lsls	r2, r3
 80051e0:	0013      	movs	r3, r2
 80051e2:	43da      	mvns	r2, r3
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	4013      	ands	r3, r2
 80051e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	689a      	ldr	r2, [r3, #8]
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	005b      	lsls	r3, r3, #1
 80051f2:	409a      	lsls	r2, r3
 80051f4:	0013      	movs	r3, r2
 80051f6:	693a      	ldr	r2, [r7, #16]
 80051f8:	4313      	orrs	r3, r2
 80051fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	693a      	ldr	r2, [r7, #16]
 8005200:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	2203      	movs	r2, #3
 8005208:	4013      	ands	r3, r2
 800520a:	2b02      	cmp	r3, #2
 800520c:	d123      	bne.n	8005256 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	08da      	lsrs	r2, r3, #3
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	3208      	adds	r2, #8
 8005216:	0092      	lsls	r2, r2, #2
 8005218:	58d3      	ldr	r3, [r2, r3]
 800521a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	2207      	movs	r2, #7
 8005220:	4013      	ands	r3, r2
 8005222:	009b      	lsls	r3, r3, #2
 8005224:	220f      	movs	r2, #15
 8005226:	409a      	lsls	r2, r3
 8005228:	0013      	movs	r3, r2
 800522a:	43da      	mvns	r2, r3
 800522c:	693b      	ldr	r3, [r7, #16]
 800522e:	4013      	ands	r3, r2
 8005230:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	691a      	ldr	r2, [r3, #16]
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	2107      	movs	r1, #7
 800523a:	400b      	ands	r3, r1
 800523c:	009b      	lsls	r3, r3, #2
 800523e:	409a      	lsls	r2, r3
 8005240:	0013      	movs	r3, r2
 8005242:	693a      	ldr	r2, [r7, #16]
 8005244:	4313      	orrs	r3, r2
 8005246:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	08da      	lsrs	r2, r3, #3
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	3208      	adds	r2, #8
 8005250:	0092      	lsls	r2, r2, #2
 8005252:	6939      	ldr	r1, [r7, #16]
 8005254:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	005b      	lsls	r3, r3, #1
 8005260:	2203      	movs	r2, #3
 8005262:	409a      	lsls	r2, r3
 8005264:	0013      	movs	r3, r2
 8005266:	43da      	mvns	r2, r3
 8005268:	693b      	ldr	r3, [r7, #16]
 800526a:	4013      	ands	r3, r2
 800526c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	2203      	movs	r2, #3
 8005274:	401a      	ands	r2, r3
 8005276:	697b      	ldr	r3, [r7, #20]
 8005278:	005b      	lsls	r3, r3, #1
 800527a:	409a      	lsls	r2, r3
 800527c:	0013      	movs	r3, r2
 800527e:	693a      	ldr	r2, [r7, #16]
 8005280:	4313      	orrs	r3, r2
 8005282:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	693a      	ldr	r2, [r7, #16]
 8005288:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	685a      	ldr	r2, [r3, #4]
 800528e:	23c0      	movs	r3, #192	@ 0xc0
 8005290:	029b      	lsls	r3, r3, #10
 8005292:	4013      	ands	r3, r2
 8005294:	d100      	bne.n	8005298 <HAL_GPIO_Init+0x174>
 8005296:	e09e      	b.n	80053d6 <HAL_GPIO_Init+0x2b2>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8005298:	4a56      	ldr	r2, [pc, #344]	@ (80053f4 <HAL_GPIO_Init+0x2d0>)
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	089b      	lsrs	r3, r3, #2
 800529e:	3318      	adds	r3, #24
 80052a0:	009b      	lsls	r3, r3, #2
 80052a2:	589b      	ldr	r3, [r3, r2]
 80052a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	2203      	movs	r2, #3
 80052aa:	4013      	ands	r3, r2
 80052ac:	00db      	lsls	r3, r3, #3
 80052ae:	220f      	movs	r2, #15
 80052b0:	409a      	lsls	r2, r3
 80052b2:	0013      	movs	r3, r2
 80052b4:	43da      	mvns	r2, r3
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	4013      	ands	r3, r2
 80052ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 80052bc:	687a      	ldr	r2, [r7, #4]
 80052be:	23a0      	movs	r3, #160	@ 0xa0
 80052c0:	05db      	lsls	r3, r3, #23
 80052c2:	429a      	cmp	r2, r3
 80052c4:	d01f      	beq.n	8005306 <HAL_GPIO_Init+0x1e2>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	4a4b      	ldr	r2, [pc, #300]	@ (80053f8 <HAL_GPIO_Init+0x2d4>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d019      	beq.n	8005302 <HAL_GPIO_Init+0x1de>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	4a4a      	ldr	r2, [pc, #296]	@ (80053fc <HAL_GPIO_Init+0x2d8>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d013      	beq.n	80052fe <HAL_GPIO_Init+0x1da>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	4a49      	ldr	r2, [pc, #292]	@ (8005400 <HAL_GPIO_Init+0x2dc>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d00d      	beq.n	80052fa <HAL_GPIO_Init+0x1d6>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	4a48      	ldr	r2, [pc, #288]	@ (8005404 <HAL_GPIO_Init+0x2e0>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d007      	beq.n	80052f6 <HAL_GPIO_Init+0x1d2>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	4a47      	ldr	r2, [pc, #284]	@ (8005408 <HAL_GPIO_Init+0x2e4>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d101      	bne.n	80052f2 <HAL_GPIO_Init+0x1ce>
 80052ee:	2305      	movs	r3, #5
 80052f0:	e00a      	b.n	8005308 <HAL_GPIO_Init+0x1e4>
 80052f2:	2306      	movs	r3, #6
 80052f4:	e008      	b.n	8005308 <HAL_GPIO_Init+0x1e4>
 80052f6:	2304      	movs	r3, #4
 80052f8:	e006      	b.n	8005308 <HAL_GPIO_Init+0x1e4>
 80052fa:	2303      	movs	r3, #3
 80052fc:	e004      	b.n	8005308 <HAL_GPIO_Init+0x1e4>
 80052fe:	2302      	movs	r3, #2
 8005300:	e002      	b.n	8005308 <HAL_GPIO_Init+0x1e4>
 8005302:	2301      	movs	r3, #1
 8005304:	e000      	b.n	8005308 <HAL_GPIO_Init+0x1e4>
 8005306:	2300      	movs	r3, #0
 8005308:	697a      	ldr	r2, [r7, #20]
 800530a:	2103      	movs	r1, #3
 800530c:	400a      	ands	r2, r1
 800530e:	00d2      	lsls	r2, r2, #3
 8005310:	4093      	lsls	r3, r2
 8005312:	693a      	ldr	r2, [r7, #16]
 8005314:	4313      	orrs	r3, r2
 8005316:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8005318:	4936      	ldr	r1, [pc, #216]	@ (80053f4 <HAL_GPIO_Init+0x2d0>)
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	089b      	lsrs	r3, r3, #2
 800531e:	3318      	adds	r3, #24
 8005320:	009b      	lsls	r3, r3, #2
 8005322:	693a      	ldr	r2, [r7, #16]
 8005324:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005326:	4b33      	ldr	r3, [pc, #204]	@ (80053f4 <HAL_GPIO_Init+0x2d0>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	43da      	mvns	r2, r3
 8005330:	693b      	ldr	r3, [r7, #16]
 8005332:	4013      	ands	r3, r2
 8005334:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	685a      	ldr	r2, [r3, #4]
 800533a:	2380      	movs	r3, #128	@ 0x80
 800533c:	035b      	lsls	r3, r3, #13
 800533e:	4013      	ands	r3, r2
 8005340:	d003      	beq.n	800534a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8005342:	693a      	ldr	r2, [r7, #16]
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	4313      	orrs	r3, r2
 8005348:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800534a:	4b2a      	ldr	r3, [pc, #168]	@ (80053f4 <HAL_GPIO_Init+0x2d0>)
 800534c:	693a      	ldr	r2, [r7, #16]
 800534e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8005350:	4b28      	ldr	r3, [pc, #160]	@ (80053f4 <HAL_GPIO_Init+0x2d0>)
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	43da      	mvns	r2, r3
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	4013      	ands	r3, r2
 800535e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	685a      	ldr	r2, [r3, #4]
 8005364:	2380      	movs	r3, #128	@ 0x80
 8005366:	039b      	lsls	r3, r3, #14
 8005368:	4013      	ands	r3, r2
 800536a:	d003      	beq.n	8005374 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 800536c:	693a      	ldr	r2, [r7, #16]
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	4313      	orrs	r3, r2
 8005372:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005374:	4b1f      	ldr	r3, [pc, #124]	@ (80053f4 <HAL_GPIO_Init+0x2d0>)
 8005376:	693a      	ldr	r2, [r7, #16]
 8005378:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800537a:	4a1e      	ldr	r2, [pc, #120]	@ (80053f4 <HAL_GPIO_Init+0x2d0>)
 800537c:	2384      	movs	r3, #132	@ 0x84
 800537e:	58d3      	ldr	r3, [r2, r3]
 8005380:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	43da      	mvns	r2, r3
 8005386:	693b      	ldr	r3, [r7, #16]
 8005388:	4013      	ands	r3, r2
 800538a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	685a      	ldr	r2, [r3, #4]
 8005390:	2380      	movs	r3, #128	@ 0x80
 8005392:	029b      	lsls	r3, r3, #10
 8005394:	4013      	ands	r3, r2
 8005396:	d003      	beq.n	80053a0 <HAL_GPIO_Init+0x27c>
        {
          temp |= iocurrent;
 8005398:	693a      	ldr	r2, [r7, #16]
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	4313      	orrs	r3, r2
 800539e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80053a0:	4914      	ldr	r1, [pc, #80]	@ (80053f4 <HAL_GPIO_Init+0x2d0>)
 80053a2:	2284      	movs	r2, #132	@ 0x84
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80053a8:	4a12      	ldr	r2, [pc, #72]	@ (80053f4 <HAL_GPIO_Init+0x2d0>)
 80053aa:	2380      	movs	r3, #128	@ 0x80
 80053ac:	58d3      	ldr	r3, [r2, r3]
 80053ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	43da      	mvns	r2, r3
 80053b4:	693b      	ldr	r3, [r7, #16]
 80053b6:	4013      	ands	r3, r2
 80053b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	685a      	ldr	r2, [r3, #4]
 80053be:	2380      	movs	r3, #128	@ 0x80
 80053c0:	025b      	lsls	r3, r3, #9
 80053c2:	4013      	ands	r3, r2
 80053c4:	d003      	beq.n	80053ce <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 80053c6:	693a      	ldr	r2, [r7, #16]
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	4313      	orrs	r3, r2
 80053cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80053ce:	4909      	ldr	r1, [pc, #36]	@ (80053f4 <HAL_GPIO_Init+0x2d0>)
 80053d0:	2280      	movs	r2, #128	@ 0x80
 80053d2:	693b      	ldr	r3, [r7, #16]
 80053d4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	3301      	adds	r3, #1
 80053da:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	40da      	lsrs	r2, r3
 80053e4:	1e13      	subs	r3, r2, #0
 80053e6:	d000      	beq.n	80053ea <HAL_GPIO_Init+0x2c6>
 80053e8:	e6a4      	b.n	8005134 <HAL_GPIO_Init+0x10>
  }
}
 80053ea:	46c0      	nop			@ (mov r8, r8)
 80053ec:	46c0      	nop			@ (mov r8, r8)
 80053ee:	46bd      	mov	sp, r7
 80053f0:	b006      	add	sp, #24
 80053f2:	bd80      	pop	{r7, pc}
 80053f4:	40021800 	.word	0x40021800
 80053f8:	50000400 	.word	0x50000400
 80053fc:	50000800 	.word	0x50000800
 8005400:	50000c00 	.word	0x50000c00
 8005404:	50001000 	.word	0x50001000
 8005408:	50001400 	.word	0x50001400

0800540c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b082      	sub	sp, #8
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
 8005414:	0008      	movs	r0, r1
 8005416:	0011      	movs	r1, r2
 8005418:	1cbb      	adds	r3, r7, #2
 800541a:	1c02      	adds	r2, r0, #0
 800541c:	801a      	strh	r2, [r3, #0]
 800541e:	1c7b      	adds	r3, r7, #1
 8005420:	1c0a      	adds	r2, r1, #0
 8005422:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005424:	1c7b      	adds	r3, r7, #1
 8005426:	781b      	ldrb	r3, [r3, #0]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d004      	beq.n	8005436 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800542c:	1cbb      	adds	r3, r7, #2
 800542e:	881a      	ldrh	r2, [r3, #0]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005434:	e003      	b.n	800543e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005436:	1cbb      	adds	r3, r7, #2
 8005438:	881a      	ldrh	r2, [r3, #0]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800543e:	46c0      	nop			@ (mov r8, r8)
 8005440:	46bd      	mov	sp, r7
 8005442:	b002      	add	sp, #8
 8005444:	bd80      	pop	{r7, pc}
	...

08005448 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b082      	sub	sp, #8
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d101      	bne.n	800545a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	e08f      	b.n	800557a <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2241      	movs	r2, #65	@ 0x41
 800545e:	5c9b      	ldrb	r3, [r3, r2]
 8005460:	b2db      	uxtb	r3, r3
 8005462:	2b00      	cmp	r3, #0
 8005464:	d107      	bne.n	8005476 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2240      	movs	r2, #64	@ 0x40
 800546a:	2100      	movs	r1, #0
 800546c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	0018      	movs	r0, r3
 8005472:	f7fd f99d 	bl	80027b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2241      	movs	r2, #65	@ 0x41
 800547a:	2124      	movs	r1, #36	@ 0x24
 800547c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	2101      	movs	r1, #1
 800548a:	438a      	bics	r2, r1
 800548c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	685a      	ldr	r2, [r3, #4]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	493b      	ldr	r1, [pc, #236]	@ (8005584 <HAL_I2C_Init+0x13c>)
 8005498:	400a      	ands	r2, r1
 800549a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	689a      	ldr	r2, [r3, #8]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4938      	ldr	r1, [pc, #224]	@ (8005588 <HAL_I2C_Init+0x140>)
 80054a8:	400a      	ands	r2, r1
 80054aa:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	68db      	ldr	r3, [r3, #12]
 80054b0:	2b01      	cmp	r3, #1
 80054b2:	d108      	bne.n	80054c6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	689a      	ldr	r2, [r3, #8]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	2180      	movs	r1, #128	@ 0x80
 80054be:	0209      	lsls	r1, r1, #8
 80054c0:	430a      	orrs	r2, r1
 80054c2:	609a      	str	r2, [r3, #8]
 80054c4:	e007      	b.n	80054d6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	689a      	ldr	r2, [r3, #8]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	2184      	movs	r1, #132	@ 0x84
 80054d0:	0209      	lsls	r1, r1, #8
 80054d2:	430a      	orrs	r2, r1
 80054d4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	68db      	ldr	r3, [r3, #12]
 80054da:	2b02      	cmp	r3, #2
 80054dc:	d109      	bne.n	80054f2 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	685a      	ldr	r2, [r3, #4]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	2180      	movs	r1, #128	@ 0x80
 80054ea:	0109      	lsls	r1, r1, #4
 80054ec:	430a      	orrs	r2, r1
 80054ee:	605a      	str	r2, [r3, #4]
 80054f0:	e007      	b.n	8005502 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	685a      	ldr	r2, [r3, #4]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4923      	ldr	r1, [pc, #140]	@ (800558c <HAL_I2C_Init+0x144>)
 80054fe:	400a      	ands	r2, r1
 8005500:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	685a      	ldr	r2, [r3, #4]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4920      	ldr	r1, [pc, #128]	@ (8005590 <HAL_I2C_Init+0x148>)
 800550e:	430a      	orrs	r2, r1
 8005510:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	68da      	ldr	r2, [r3, #12]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	491a      	ldr	r1, [pc, #104]	@ (8005588 <HAL_I2C_Init+0x140>)
 800551e:	400a      	ands	r2, r1
 8005520:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	691a      	ldr	r2, [r3, #16]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	695b      	ldr	r3, [r3, #20]
 800552a:	431a      	orrs	r2, r3
 800552c:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	699b      	ldr	r3, [r3, #24]
 8005532:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	430a      	orrs	r2, r1
 800553a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	69d9      	ldr	r1, [r3, #28]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6a1a      	ldr	r2, [r3, #32]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	430a      	orrs	r2, r1
 800554a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	2101      	movs	r1, #1
 8005558:	430a      	orrs	r2, r1
 800555a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2200      	movs	r2, #0
 8005560:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2241      	movs	r2, #65	@ 0x41
 8005566:	2120      	movs	r1, #32
 8005568:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2200      	movs	r2, #0
 800556e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2242      	movs	r2, #66	@ 0x42
 8005574:	2100      	movs	r1, #0
 8005576:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005578:	2300      	movs	r3, #0
}
 800557a:	0018      	movs	r0, r3
 800557c:	46bd      	mov	sp, r7
 800557e:	b002      	add	sp, #8
 8005580:	bd80      	pop	{r7, pc}
 8005582:	46c0      	nop			@ (mov r8, r8)
 8005584:	f0ffffff 	.word	0xf0ffffff
 8005588:	ffff7fff 	.word	0xffff7fff
 800558c:	fffff7ff 	.word	0xfffff7ff
 8005590:	02008000 	.word	0x02008000

08005594 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b082      	sub	sp, #8
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
 800559c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2241      	movs	r2, #65	@ 0x41
 80055a2:	5c9b      	ldrb	r3, [r3, r2]
 80055a4:	b2db      	uxtb	r3, r3
 80055a6:	2b20      	cmp	r3, #32
 80055a8:	d138      	bne.n	800561c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2240      	movs	r2, #64	@ 0x40
 80055ae:	5c9b      	ldrb	r3, [r3, r2]
 80055b0:	2b01      	cmp	r3, #1
 80055b2:	d101      	bne.n	80055b8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80055b4:	2302      	movs	r3, #2
 80055b6:	e032      	b.n	800561e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2240      	movs	r2, #64	@ 0x40
 80055bc:	2101      	movs	r1, #1
 80055be:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2241      	movs	r2, #65	@ 0x41
 80055c4:	2124      	movs	r1, #36	@ 0x24
 80055c6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	2101      	movs	r1, #1
 80055d4:	438a      	bics	r2, r1
 80055d6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	681a      	ldr	r2, [r3, #0]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4911      	ldr	r1, [pc, #68]	@ (8005628 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80055e4:	400a      	ands	r2, r1
 80055e6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	6819      	ldr	r1, [r3, #0]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	683a      	ldr	r2, [r7, #0]
 80055f4:	430a      	orrs	r2, r1
 80055f6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	681a      	ldr	r2, [r3, #0]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	2101      	movs	r1, #1
 8005604:	430a      	orrs	r2, r1
 8005606:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2241      	movs	r2, #65	@ 0x41
 800560c:	2120      	movs	r1, #32
 800560e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2240      	movs	r2, #64	@ 0x40
 8005614:	2100      	movs	r1, #0
 8005616:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005618:	2300      	movs	r3, #0
 800561a:	e000      	b.n	800561e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800561c:	2302      	movs	r3, #2
  }
}
 800561e:	0018      	movs	r0, r3
 8005620:	46bd      	mov	sp, r7
 8005622:	b002      	add	sp, #8
 8005624:	bd80      	pop	{r7, pc}
 8005626:	46c0      	nop			@ (mov r8, r8)
 8005628:	ffffefff 	.word	0xffffefff

0800562c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b084      	sub	sp, #16
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
 8005634:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2241      	movs	r2, #65	@ 0x41
 800563a:	5c9b      	ldrb	r3, [r3, r2]
 800563c:	b2db      	uxtb	r3, r3
 800563e:	2b20      	cmp	r3, #32
 8005640:	d139      	bne.n	80056b6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2240      	movs	r2, #64	@ 0x40
 8005646:	5c9b      	ldrb	r3, [r3, r2]
 8005648:	2b01      	cmp	r3, #1
 800564a:	d101      	bne.n	8005650 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800564c:	2302      	movs	r3, #2
 800564e:	e033      	b.n	80056b8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2240      	movs	r2, #64	@ 0x40
 8005654:	2101      	movs	r1, #1
 8005656:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2241      	movs	r2, #65	@ 0x41
 800565c:	2124      	movs	r1, #36	@ 0x24
 800565e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	2101      	movs	r1, #1
 800566c:	438a      	bics	r2, r1
 800566e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	4a11      	ldr	r2, [pc, #68]	@ (80056c0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800567c:	4013      	ands	r3, r2
 800567e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	021b      	lsls	r3, r3, #8
 8005684:	68fa      	ldr	r2, [r7, #12]
 8005686:	4313      	orrs	r3, r2
 8005688:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	68fa      	ldr	r2, [r7, #12]
 8005690:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	681a      	ldr	r2, [r3, #0]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	2101      	movs	r1, #1
 800569e:	430a      	orrs	r2, r1
 80056a0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2241      	movs	r2, #65	@ 0x41
 80056a6:	2120      	movs	r1, #32
 80056a8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2240      	movs	r2, #64	@ 0x40
 80056ae:	2100      	movs	r1, #0
 80056b0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80056b2:	2300      	movs	r3, #0
 80056b4:	e000      	b.n	80056b8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80056b6:	2302      	movs	r3, #2
  }
}
 80056b8:	0018      	movs	r0, r3
 80056ba:	46bd      	mov	sp, r7
 80056bc:	b004      	add	sp, #16
 80056be:	bd80      	pop	{r7, pc}
 80056c0:	fffff0ff 	.word	0xfffff0ff

080056c4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b084      	sub	sp, #16
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80056cc:	687a      	ldr	r2, [r7, #4]
 80056ce:	2380      	movs	r3, #128	@ 0x80
 80056d0:	009b      	lsls	r3, r3, #2
 80056d2:	429a      	cmp	r2, r3
 80056d4:	d137      	bne.n	8005746 <HAL_PWREx_ControlVoltageScaling+0x82>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80056d6:	4b27      	ldr	r3, [pc, #156]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	23c0      	movs	r3, #192	@ 0xc0
 80056dc:	00db      	lsls	r3, r3, #3
 80056de:	401a      	ands	r2, r3
 80056e0:	2380      	movs	r3, #128	@ 0x80
 80056e2:	009b      	lsls	r3, r3, #2
 80056e4:	429a      	cmp	r2, r3
 80056e6:	d040      	beq.n	800576a <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80056e8:	4b22      	ldr	r3, [pc, #136]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4a22      	ldr	r2, [pc, #136]	@ (8005778 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 80056ee:	401a      	ands	r2, r3
 80056f0:	4b20      	ldr	r3, [pc, #128]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80056f2:	2180      	movs	r1, #128	@ 0x80
 80056f4:	0089      	lsls	r1, r1, #2
 80056f6:	430a      	orrs	r2, r1
 80056f8:	601a      	str	r2, [r3, #0]
      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80056fa:	4b20      	ldr	r3, [pc, #128]	@ (800577c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	2232      	movs	r2, #50	@ 0x32
 8005700:	4353      	muls	r3, r2
 8005702:	491f      	ldr	r1, [pc, #124]	@ (8005780 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 8005704:	0018      	movs	r0, r3
 8005706:	f7fa fcff 	bl	8000108 <__udivsi3>
 800570a:	0003      	movs	r3, r0
 800570c:	3301      	adds	r3, #1
 800570e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005710:	e002      	b.n	8005718 <HAL_PWREx_ControlVoltageScaling+0x54>
      {
        wait_loop_index--;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	3b01      	subs	r3, #1
 8005716:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005718:	4b16      	ldr	r3, [pc, #88]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 800571a:	695a      	ldr	r2, [r3, #20]
 800571c:	2380      	movs	r3, #128	@ 0x80
 800571e:	00db      	lsls	r3, r3, #3
 8005720:	401a      	ands	r2, r3
 8005722:	2380      	movs	r3, #128	@ 0x80
 8005724:	00db      	lsls	r3, r3, #3
 8005726:	429a      	cmp	r2, r3
 8005728:	d102      	bne.n	8005730 <HAL_PWREx_ControlVoltageScaling+0x6c>
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d1f0      	bne.n	8005712 <HAL_PWREx_ControlVoltageScaling+0x4e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005730:	4b10      	ldr	r3, [pc, #64]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8005732:	695a      	ldr	r2, [r3, #20]
 8005734:	2380      	movs	r3, #128	@ 0x80
 8005736:	00db      	lsls	r3, r3, #3
 8005738:	401a      	ands	r2, r3
 800573a:	2380      	movs	r3, #128	@ 0x80
 800573c:	00db      	lsls	r3, r3, #3
 800573e:	429a      	cmp	r2, r3
 8005740:	d113      	bne.n	800576a <HAL_PWREx_ControlVoltageScaling+0xa6>
      {
        return HAL_TIMEOUT;
 8005742:	2303      	movs	r3, #3
 8005744:	e012      	b.n	800576c <HAL_PWREx_ControlVoltageScaling+0xa8>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005746:	4b0b      	ldr	r3, [pc, #44]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8005748:	681a      	ldr	r2, [r3, #0]
 800574a:	23c0      	movs	r3, #192	@ 0xc0
 800574c:	00db      	lsls	r3, r3, #3
 800574e:	401a      	ands	r2, r3
 8005750:	2380      	movs	r3, #128	@ 0x80
 8005752:	00db      	lsls	r3, r3, #3
 8005754:	429a      	cmp	r2, r3
 8005756:	d008      	beq.n	800576a <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005758:	4b06      	ldr	r3, [pc, #24]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a06      	ldr	r2, [pc, #24]	@ (8005778 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 800575e:	401a      	ands	r2, r3
 8005760:	4b04      	ldr	r3, [pc, #16]	@ (8005774 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8005762:	2180      	movs	r1, #128	@ 0x80
 8005764:	00c9      	lsls	r1, r1, #3
 8005766:	430a      	orrs	r2, r1
 8005768:	601a      	str	r2, [r3, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
  return HAL_OK;
 800576a:	2300      	movs	r3, #0
}
 800576c:	0018      	movs	r0, r3
 800576e:	46bd      	mov	sp, r7
 8005770:	b004      	add	sp, #16
 8005772:	bd80      	pop	{r7, pc}
 8005774:	40007000 	.word	0x40007000
 8005778:	fffff9ff 	.word	0xfffff9ff
 800577c:	20000000 	.word	0x20000000
 8005780:	000f4240 	.word	0x000f4240

08005784 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  *
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8005788:	4b03      	ldr	r3, [pc, #12]	@ (8005798 <HAL_PWREx_GetVoltageRange+0x14>)
 800578a:	681a      	ldr	r2, [r3, #0]
 800578c:	23c0      	movs	r3, #192	@ 0xc0
 800578e:	00db      	lsls	r3, r3, #3
 8005790:	4013      	ands	r3, r2
}
 8005792:	0018      	movs	r0, r3
 8005794:	46bd      	mov	sp, r7
 8005796:	bd80      	pop	{r7, pc}
 8005798:	40007000 	.word	0x40007000

0800579c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800579c:	b5b0      	push	{r4, r5, r7, lr}
 800579e:	b088      	sub	sp, #32
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057a4:	4bc9      	ldr	r3, [pc, #804]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 80057a6:	689b      	ldr	r3, [r3, #8]
 80057a8:	2238      	movs	r2, #56	@ 0x38
 80057aa:	4013      	ands	r3, r2
 80057ac:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80057ae:	4bc7      	ldr	r3, [pc, #796]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 80057b0:	68db      	ldr	r3, [r3, #12]
 80057b2:	2203      	movs	r2, #3
 80057b4:	4013      	ands	r3, r2
 80057b6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	2210      	movs	r2, #16
 80057be:	4013      	ands	r3, r2
 80057c0:	d100      	bne.n	80057c4 <HAL_RCC_OscConfig+0x28>
 80057c2:	e0ef      	b.n	80059a4 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80057c4:	69bb      	ldr	r3, [r7, #24]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d007      	beq.n	80057da <HAL_RCC_OscConfig+0x3e>
 80057ca:	69bb      	ldr	r3, [r7, #24]
 80057cc:	2b18      	cmp	r3, #24
 80057ce:	d000      	beq.n	80057d2 <HAL_RCC_OscConfig+0x36>
 80057d0:	e093      	b.n	80058fa <HAL_RCC_OscConfig+0x15e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	2b01      	cmp	r3, #1
 80057d6:	d000      	beq.n	80057da <HAL_RCC_OscConfig+0x3e>
 80057d8:	e08f      	b.n	80058fa <HAL_RCC_OscConfig+0x15e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80057da:	4bbc      	ldr	r3, [pc, #752]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	2202      	movs	r2, #2
 80057e0:	4013      	ands	r3, r2
 80057e2:	d006      	beq.n	80057f2 <HAL_RCC_OscConfig+0x56>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	69db      	ldr	r3, [r3, #28]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d102      	bne.n	80057f2 <HAL_RCC_OscConfig+0x56>
      {
        return HAL_ERROR;
 80057ec:	2301      	movs	r3, #1
 80057ee:	f000 fbf2 	bl	8005fd6 <HAL_RCC_OscConfig+0x83a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80057f6:	4bb5      	ldr	r3, [pc, #724]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	2108      	movs	r1, #8
 80057fc:	400b      	ands	r3, r1
 80057fe:	d004      	beq.n	800580a <HAL_RCC_OscConfig+0x6e>
 8005800:	4bb2      	ldr	r3, [pc, #712]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	21f0      	movs	r1, #240	@ 0xf0
 8005806:	400b      	ands	r3, r1
 8005808:	e005      	b.n	8005816 <HAL_RCC_OscConfig+0x7a>
 800580a:	49b0      	ldr	r1, [pc, #704]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 800580c:	2394      	movs	r3, #148	@ 0x94
 800580e:	58cb      	ldr	r3, [r1, r3]
 8005810:	091b      	lsrs	r3, r3, #4
 8005812:	21f0      	movs	r1, #240	@ 0xf0
 8005814:	400b      	ands	r3, r1
 8005816:	4293      	cmp	r3, r2
 8005818:	d225      	bcs.n	8005866 <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800581e:	0018      	movs	r0, r3
 8005820:	f000 fd90 	bl	8006344 <RCC_SetFlashLatencyFromMSIRange>
 8005824:	1e03      	subs	r3, r0, #0
 8005826:	d002      	beq.n	800582e <HAL_RCC_OscConfig+0x92>
          {
            return HAL_ERROR;
 8005828:	2301      	movs	r3, #1
 800582a:	f000 fbd4 	bl	8005fd6 <HAL_RCC_OscConfig+0x83a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800582e:	4ba7      	ldr	r3, [pc, #668]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005830:	681a      	ldr	r2, [r3, #0]
 8005832:	4ba6      	ldr	r3, [pc, #664]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005834:	2108      	movs	r1, #8
 8005836:	430a      	orrs	r2, r1
 8005838:	601a      	str	r2, [r3, #0]
 800583a:	4ba4      	ldr	r3, [pc, #656]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	22f0      	movs	r2, #240	@ 0xf0
 8005840:	4393      	bics	r3, r2
 8005842:	0019      	movs	r1, r3
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005848:	4ba0      	ldr	r3, [pc, #640]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 800584a:	430a      	orrs	r2, r1
 800584c:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800584e:	4b9f      	ldr	r3, [pc, #636]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	4a9f      	ldr	r2, [pc, #636]	@ (8005ad0 <HAL_RCC_OscConfig+0x334>)
 8005854:	4013      	ands	r3, r2
 8005856:	0019      	movs	r1, r3
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6a1b      	ldr	r3, [r3, #32]
 800585c:	021a      	lsls	r2, r3, #8
 800585e:	4b9b      	ldr	r3, [pc, #620]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005860:	430a      	orrs	r2, r1
 8005862:	605a      	str	r2, [r3, #4]
 8005864:	e027      	b.n	80058b6 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005866:	4b99      	ldr	r3, [pc, #612]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005868:	681a      	ldr	r2, [r3, #0]
 800586a:	4b98      	ldr	r3, [pc, #608]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 800586c:	2108      	movs	r1, #8
 800586e:	430a      	orrs	r2, r1
 8005870:	601a      	str	r2, [r3, #0]
 8005872:	4b96      	ldr	r3, [pc, #600]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	22f0      	movs	r2, #240	@ 0xf0
 8005878:	4393      	bics	r3, r2
 800587a:	0019      	movs	r1, r3
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005880:	4b92      	ldr	r3, [pc, #584]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005882:	430a      	orrs	r2, r1
 8005884:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005886:	4b91      	ldr	r3, [pc, #580]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	4a91      	ldr	r2, [pc, #580]	@ (8005ad0 <HAL_RCC_OscConfig+0x334>)
 800588c:	4013      	ands	r3, r2
 800588e:	0019      	movs	r1, r3
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6a1b      	ldr	r3, [r3, #32]
 8005894:	021a      	lsls	r2, r3, #8
 8005896:	4b8d      	ldr	r3, [pc, #564]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005898:	430a      	orrs	r2, r1
 800589a:	605a      	str	r2, [r3, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800589c:	69bb      	ldr	r3, [r7, #24]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d109      	bne.n	80058b6 <HAL_RCC_OscConfig+0x11a>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058a6:	0018      	movs	r0, r3
 80058a8:	f000 fd4c 	bl	8006344 <RCC_SetFlashLatencyFromMSIRange>
 80058ac:	1e03      	subs	r3, r0, #0
 80058ae:	d002      	beq.n	80058b6 <HAL_RCC_OscConfig+0x11a>
            {
              return HAL_ERROR;
 80058b0:	2301      	movs	r3, #1
 80058b2:	f000 fb90 	bl	8005fd6 <HAL_RCC_OscConfig+0x83a>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 80058b6:	f000 fc87 	bl	80061c8 <HAL_RCC_GetSysClockFreq>
 80058ba:	0001      	movs	r1, r0
 80058bc:	4b83      	ldr	r3, [pc, #524]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 80058be:	689b      	ldr	r3, [r3, #8]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80058c0:	0a1b      	lsrs	r3, r3, #8
 80058c2:	220f      	movs	r2, #15
 80058c4:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 80058c6:	4a83      	ldr	r2, [pc, #524]	@ (8005ad4 <HAL_RCC_OscConfig+0x338>)
 80058c8:	5cd3      	ldrb	r3, [r2, r3]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80058ca:	001a      	movs	r2, r3
 80058cc:	231f      	movs	r3, #31
 80058ce:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 80058d0:	000a      	movs	r2, r1
 80058d2:	40da      	lsrs	r2, r3
 80058d4:	4b80      	ldr	r3, [pc, #512]	@ (8005ad8 <HAL_RCC_OscConfig+0x33c>)
 80058d6:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80058d8:	4b80      	ldr	r3, [pc, #512]	@ (8005adc <HAL_RCC_OscConfig+0x340>)
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	250f      	movs	r5, #15
 80058de:	197c      	adds	r4, r7, r5
 80058e0:	0018      	movs	r0, r3
 80058e2:	f7fe fed3 	bl	800468c <HAL_InitTick>
 80058e6:	0003      	movs	r3, r0
 80058e8:	7023      	strb	r3, [r4, #0]
        if (status != HAL_OK)
 80058ea:	197b      	adds	r3, r7, r5
 80058ec:	781b      	ldrb	r3, [r3, #0]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d057      	beq.n	80059a2 <HAL_RCC_OscConfig+0x206>
        {
          return status;
 80058f2:	197b      	adds	r3, r7, r5
 80058f4:	781b      	ldrb	r3, [r3, #0]
 80058f6:	f000 fb6e 	bl	8005fd6 <HAL_RCC_OscConfig+0x83a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	69db      	ldr	r3, [r3, #28]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d035      	beq.n	800596e <HAL_RCC_OscConfig+0x1d2>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005902:	4b72      	ldr	r3, [pc, #456]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005904:	681a      	ldr	r2, [r3, #0]
 8005906:	4b71      	ldr	r3, [pc, #452]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005908:	2101      	movs	r1, #1
 800590a:	430a      	orrs	r2, r1
 800590c:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800590e:	f7fe ff17 	bl	8004740 <HAL_GetTick>
 8005912:	0003      	movs	r3, r0
 8005914:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005916:	e009      	b.n	800592c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8005918:	f7fe ff12 	bl	8004740 <HAL_GetTick>
 800591c:	0002      	movs	r2, r0
 800591e:	693b      	ldr	r3, [r7, #16]
 8005920:	1ad3      	subs	r3, r2, r3
 8005922:	2b02      	cmp	r3, #2
 8005924:	d902      	bls.n	800592c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005926:	2303      	movs	r3, #3
 8005928:	f000 fb55 	bl	8005fd6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800592c:	4b67      	ldr	r3, [pc, #412]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	2202      	movs	r2, #2
 8005932:	4013      	ands	r3, r2
 8005934:	d0f0      	beq.n	8005918 <HAL_RCC_OscConfig+0x17c>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005936:	4b65      	ldr	r3, [pc, #404]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	4b64      	ldr	r3, [pc, #400]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 800593c:	2108      	movs	r1, #8
 800593e:	430a      	orrs	r2, r1
 8005940:	601a      	str	r2, [r3, #0]
 8005942:	4b62      	ldr	r3, [pc, #392]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	22f0      	movs	r2, #240	@ 0xf0
 8005948:	4393      	bics	r3, r2
 800594a:	0019      	movs	r1, r3
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005950:	4b5e      	ldr	r3, [pc, #376]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005952:	430a      	orrs	r2, r1
 8005954:	601a      	str	r2, [r3, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005956:	4b5d      	ldr	r3, [pc, #372]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005958:	685b      	ldr	r3, [r3, #4]
 800595a:	4a5d      	ldr	r2, [pc, #372]	@ (8005ad0 <HAL_RCC_OscConfig+0x334>)
 800595c:	4013      	ands	r3, r2
 800595e:	0019      	movs	r1, r3
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6a1b      	ldr	r3, [r3, #32]
 8005964:	021a      	lsls	r2, r3, #8
 8005966:	4b59      	ldr	r3, [pc, #356]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005968:	430a      	orrs	r2, r1
 800596a:	605a      	str	r2, [r3, #4]
 800596c:	e01a      	b.n	80059a4 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800596e:	4b57      	ldr	r3, [pc, #348]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005970:	681a      	ldr	r2, [r3, #0]
 8005972:	4b56      	ldr	r3, [pc, #344]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005974:	2101      	movs	r1, #1
 8005976:	438a      	bics	r2, r1
 8005978:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800597a:	f7fe fee1 	bl	8004740 <HAL_GetTick>
 800597e:	0003      	movs	r3, r0
 8005980:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005982:	e008      	b.n	8005996 <HAL_RCC_OscConfig+0x1fa>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8005984:	f7fe fedc 	bl	8004740 <HAL_GetTick>
 8005988:	0002      	movs	r2, r0
 800598a:	693b      	ldr	r3, [r7, #16]
 800598c:	1ad3      	subs	r3, r2, r3
 800598e:	2b02      	cmp	r3, #2
 8005990:	d901      	bls.n	8005996 <HAL_RCC_OscConfig+0x1fa>
          {
            return HAL_TIMEOUT;
 8005992:	2303      	movs	r3, #3
 8005994:	e31f      	b.n	8005fd6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005996:	4b4d      	ldr	r3, [pc, #308]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	2202      	movs	r2, #2
 800599c:	4013      	ands	r3, r2
 800599e:	d1f1      	bne.n	8005984 <HAL_RCC_OscConfig+0x1e8>
 80059a0:	e000      	b.n	80059a4 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80059a2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	2201      	movs	r2, #1
 80059aa:	4013      	ands	r3, r2
 80059ac:	d100      	bne.n	80059b0 <HAL_RCC_OscConfig+0x214>
 80059ae:	e065      	b.n	8005a7c <HAL_RCC_OscConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80059b0:	69bb      	ldr	r3, [r7, #24]
 80059b2:	2b10      	cmp	r3, #16
 80059b4:	d005      	beq.n	80059c2 <HAL_RCC_OscConfig+0x226>
 80059b6:	69bb      	ldr	r3, [r7, #24]
 80059b8:	2b18      	cmp	r3, #24
 80059ba:	d10e      	bne.n	80059da <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	2b03      	cmp	r3, #3
 80059c0:	d10b      	bne.n	80059da <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059c2:	4b42      	ldr	r3, [pc, #264]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 80059c4:	681a      	ldr	r2, [r3, #0]
 80059c6:	2380      	movs	r3, #128	@ 0x80
 80059c8:	029b      	lsls	r3, r3, #10
 80059ca:	4013      	ands	r3, r2
 80059cc:	d055      	beq.n	8005a7a <HAL_RCC_OscConfig+0x2de>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d151      	bne.n	8005a7a <HAL_RCC_OscConfig+0x2de>
      {
        return HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	e2fd      	b.n	8005fd6 <HAL_RCC_OscConfig+0x83a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	685a      	ldr	r2, [r3, #4]
 80059de:	2380      	movs	r3, #128	@ 0x80
 80059e0:	025b      	lsls	r3, r3, #9
 80059e2:	429a      	cmp	r2, r3
 80059e4:	d107      	bne.n	80059f6 <HAL_RCC_OscConfig+0x25a>
 80059e6:	4b39      	ldr	r3, [pc, #228]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 80059e8:	681a      	ldr	r2, [r3, #0]
 80059ea:	4b38      	ldr	r3, [pc, #224]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 80059ec:	2180      	movs	r1, #128	@ 0x80
 80059ee:	0249      	lsls	r1, r1, #9
 80059f0:	430a      	orrs	r2, r1
 80059f2:	601a      	str	r2, [r3, #0]
 80059f4:	e013      	b.n	8005a1e <HAL_RCC_OscConfig+0x282>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	685a      	ldr	r2, [r3, #4]
 80059fa:	23a0      	movs	r3, #160	@ 0xa0
 80059fc:	02db      	lsls	r3, r3, #11
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d107      	bne.n	8005a12 <HAL_RCC_OscConfig+0x276>
 8005a02:	4b32      	ldr	r3, [pc, #200]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	4b31      	ldr	r3, [pc, #196]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005a08:	21a0      	movs	r1, #160	@ 0xa0
 8005a0a:	02c9      	lsls	r1, r1, #11
 8005a0c:	430a      	orrs	r2, r1
 8005a0e:	601a      	str	r2, [r3, #0]
 8005a10:	e005      	b.n	8005a1e <HAL_RCC_OscConfig+0x282>
 8005a12:	4b2e      	ldr	r3, [pc, #184]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005a14:	681a      	ldr	r2, [r3, #0]
 8005a16:	4b2d      	ldr	r3, [pc, #180]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005a18:	4931      	ldr	r1, [pc, #196]	@ (8005ae0 <HAL_RCC_OscConfig+0x344>)
 8005a1a:	400a      	ands	r2, r1
 8005a1c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d014      	beq.n	8005a50 <HAL_RCC_OscConfig+0x2b4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a26:	f7fe fe8b 	bl	8004740 <HAL_GetTick>
 8005a2a:	0003      	movs	r3, r0
 8005a2c:	613b      	str	r3, [r7, #16]
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a2e:	e008      	b.n	8005a42 <HAL_RCC_OscConfig+0x2a6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8005a30:	f7fe fe86 	bl	8004740 <HAL_GetTick>
 8005a34:	0002      	movs	r2, r0
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	1ad3      	subs	r3, r2, r3
 8005a3a:	2b64      	cmp	r3, #100	@ 0x64
 8005a3c:	d901      	bls.n	8005a42 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8005a3e:	2303      	movs	r3, #3
 8005a40:	e2c9      	b.n	8005fd6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a42:	4b22      	ldr	r3, [pc, #136]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005a44:	681a      	ldr	r2, [r3, #0]
 8005a46:	2380      	movs	r3, #128	@ 0x80
 8005a48:	029b      	lsls	r3, r3, #10
 8005a4a:	4013      	ands	r3, r2
 8005a4c:	d0f0      	beq.n	8005a30 <HAL_RCC_OscConfig+0x294>
 8005a4e:	e015      	b.n	8005a7c <HAL_RCC_OscConfig+0x2e0>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a50:	f7fe fe76 	bl	8004740 <HAL_GetTick>
 8005a54:	0003      	movs	r3, r0
 8005a56:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005a58:	e008      	b.n	8005a6c <HAL_RCC_OscConfig+0x2d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8005a5a:	f7fe fe71 	bl	8004740 <HAL_GetTick>
 8005a5e:	0002      	movs	r2, r0
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	1ad3      	subs	r3, r2, r3
 8005a64:	2b64      	cmp	r3, #100	@ 0x64
 8005a66:	d901      	bls.n	8005a6c <HAL_RCC_OscConfig+0x2d0>
          {
            return HAL_TIMEOUT;
 8005a68:	2303      	movs	r3, #3
 8005a6a:	e2b4      	b.n	8005fd6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005a6c:	4b17      	ldr	r3, [pc, #92]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005a6e:	681a      	ldr	r2, [r3, #0]
 8005a70:	2380      	movs	r3, #128	@ 0x80
 8005a72:	029b      	lsls	r3, r3, #10
 8005a74:	4013      	ands	r3, r2
 8005a76:	d1f0      	bne.n	8005a5a <HAL_RCC_OscConfig+0x2be>
 8005a78:	e000      	b.n	8005a7c <HAL_RCC_OscConfig+0x2e0>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a7a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	2202      	movs	r2, #2
 8005a82:	4013      	ands	r3, r2
 8005a84:	d100      	bne.n	8005a88 <HAL_RCC_OscConfig+0x2ec>
 8005a86:	e074      	b.n	8005b72 <HAL_RCC_OscConfig+0x3d6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8005a88:	69bb      	ldr	r3, [r7, #24]
 8005a8a:	2b08      	cmp	r3, #8
 8005a8c:	d005      	beq.n	8005a9a <HAL_RCC_OscConfig+0x2fe>
 8005a8e:	69bb      	ldr	r3, [r7, #24]
 8005a90:	2b18      	cmp	r3, #24
 8005a92:	d129      	bne.n	8005ae8 <HAL_RCC_OscConfig+0x34c>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	2b02      	cmp	r3, #2
 8005a98:	d126      	bne.n	8005ae8 <HAL_RCC_OscConfig+0x34c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005a9a:	4b0c      	ldr	r3, [pc, #48]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	2380      	movs	r3, #128	@ 0x80
 8005aa0:	00db      	lsls	r3, r3, #3
 8005aa2:	4013      	ands	r3, r2
 8005aa4:	d005      	beq.n	8005ab2 <HAL_RCC_OscConfig+0x316>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	68db      	ldr	r3, [r3, #12]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d101      	bne.n	8005ab2 <HAL_RCC_OscConfig+0x316>
      {
        return HAL_ERROR;
 8005aae:	2301      	movs	r3, #1
 8005ab0:	e291      	b.n	8005fd6 <HAL_RCC_OscConfig+0x83a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ab2:	4b06      	ldr	r3, [pc, #24]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	4a0b      	ldr	r2, [pc, #44]	@ (8005ae4 <HAL_RCC_OscConfig+0x348>)
 8005ab8:	4013      	ands	r3, r2
 8005aba:	0019      	movs	r1, r3
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	691b      	ldr	r3, [r3, #16]
 8005ac0:	061a      	lsls	r2, r3, #24
 8005ac2:	4b02      	ldr	r3, [pc, #8]	@ (8005acc <HAL_RCC_OscConfig+0x330>)
 8005ac4:	430a      	orrs	r2, r1
 8005ac6:	605a      	str	r2, [r3, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005ac8:	e053      	b.n	8005b72 <HAL_RCC_OscConfig+0x3d6>
 8005aca:	46c0      	nop			@ (mov r8, r8)
 8005acc:	40021000 	.word	0x40021000
 8005ad0:	ffff00ff 	.word	0xffff00ff
 8005ad4:	08008698 	.word	0x08008698
 8005ad8:	20000000 	.word	0x20000000
 8005adc:	20000004 	.word	0x20000004
 8005ae0:	fffaffff 	.word	0xfffaffff
 8005ae4:	80ffffff 	.word	0x80ffffff
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	68db      	ldr	r3, [r3, #12]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d026      	beq.n	8005b3e <HAL_RCC_OscConfig+0x3a2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005af0:	4bc7      	ldr	r3, [pc, #796]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005af2:	681a      	ldr	r2, [r3, #0]
 8005af4:	4bc6      	ldr	r3, [pc, #792]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005af6:	2180      	movs	r1, #128	@ 0x80
 8005af8:	0049      	lsls	r1, r1, #1
 8005afa:	430a      	orrs	r2, r1
 8005afc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005afe:	f7fe fe1f 	bl	8004740 <HAL_GetTick>
 8005b02:	0003      	movs	r3, r0
 8005b04:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005b06:	e008      	b.n	8005b1a <HAL_RCC_OscConfig+0x37e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8005b08:	f7fe fe1a 	bl	8004740 <HAL_GetTick>
 8005b0c:	0002      	movs	r2, r0
 8005b0e:	693b      	ldr	r3, [r7, #16]
 8005b10:	1ad3      	subs	r3, r2, r3
 8005b12:	2b02      	cmp	r3, #2
 8005b14:	d901      	bls.n	8005b1a <HAL_RCC_OscConfig+0x37e>
          {
            return HAL_TIMEOUT;
 8005b16:	2303      	movs	r3, #3
 8005b18:	e25d      	b.n	8005fd6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005b1a:	4bbd      	ldr	r3, [pc, #756]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005b1c:	681a      	ldr	r2, [r3, #0]
 8005b1e:	2380      	movs	r3, #128	@ 0x80
 8005b20:	00db      	lsls	r3, r3, #3
 8005b22:	4013      	ands	r3, r2
 8005b24:	d0f0      	beq.n	8005b08 <HAL_RCC_OscConfig+0x36c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b26:	4bba      	ldr	r3, [pc, #744]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005b28:	685b      	ldr	r3, [r3, #4]
 8005b2a:	4aba      	ldr	r2, [pc, #744]	@ (8005e14 <HAL_RCC_OscConfig+0x678>)
 8005b2c:	4013      	ands	r3, r2
 8005b2e:	0019      	movs	r1, r3
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	691b      	ldr	r3, [r3, #16]
 8005b34:	061a      	lsls	r2, r3, #24
 8005b36:	4bb6      	ldr	r3, [pc, #728]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005b38:	430a      	orrs	r2, r1
 8005b3a:	605a      	str	r2, [r3, #4]
 8005b3c:	e019      	b.n	8005b72 <HAL_RCC_OscConfig+0x3d6>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b3e:	4bb4      	ldr	r3, [pc, #720]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005b40:	681a      	ldr	r2, [r3, #0]
 8005b42:	4bb3      	ldr	r3, [pc, #716]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005b44:	49b4      	ldr	r1, [pc, #720]	@ (8005e18 <HAL_RCC_OscConfig+0x67c>)
 8005b46:	400a      	ands	r2, r1
 8005b48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b4a:	f7fe fdf9 	bl	8004740 <HAL_GetTick>
 8005b4e:	0003      	movs	r3, r0
 8005b50:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005b52:	e008      	b.n	8005b66 <HAL_RCC_OscConfig+0x3ca>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8005b54:	f7fe fdf4 	bl	8004740 <HAL_GetTick>
 8005b58:	0002      	movs	r2, r0
 8005b5a:	693b      	ldr	r3, [r7, #16]
 8005b5c:	1ad3      	subs	r3, r2, r3
 8005b5e:	2b02      	cmp	r3, #2
 8005b60:	d901      	bls.n	8005b66 <HAL_RCC_OscConfig+0x3ca>
          {
            return HAL_TIMEOUT;
 8005b62:	2303      	movs	r3, #3
 8005b64:	e237      	b.n	8005fd6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005b66:	4baa      	ldr	r3, [pc, #680]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005b68:	681a      	ldr	r2, [r3, #0]
 8005b6a:	2380      	movs	r3, #128	@ 0x80
 8005b6c:	00db      	lsls	r3, r3, #3
 8005b6e:	4013      	ands	r3, r2
 8005b70:	d1f0      	bne.n	8005b54 <HAL_RCC_OscConfig+0x3b8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	2208      	movs	r2, #8
 8005b78:	4013      	ands	r3, r2
 8005b7a:	d051      	beq.n	8005c20 <HAL_RCC_OscConfig+0x484>
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	695b      	ldr	r3, [r3, #20]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d031      	beq.n	8005be8 <HAL_RCC_OscConfig+0x44c>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	699b      	ldr	r3, [r3, #24]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d108      	bne.n	8005b9e <HAL_RCC_OscConfig+0x402>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 8005b8c:	4aa0      	ldr	r2, [pc, #640]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005b8e:	2394      	movs	r3, #148	@ 0x94
 8005b90:	58d3      	ldr	r3, [r2, r3]
 8005b92:	499f      	ldr	r1, [pc, #636]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005b94:	2204      	movs	r2, #4
 8005b96:	4393      	bics	r3, r2
 8005b98:	2294      	movs	r2, #148	@ 0x94
 8005b9a:	508b      	str	r3, [r1, r2]
 8005b9c:	e007      	b.n	8005bae <HAL_RCC_OscConfig+0x412>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 8005b9e:	4a9c      	ldr	r2, [pc, #624]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005ba0:	2394      	movs	r3, #148	@ 0x94
 8005ba2:	58d3      	ldr	r3, [r2, r3]
 8005ba4:	499a      	ldr	r1, [pc, #616]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005ba6:	2204      	movs	r2, #4
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	2294      	movs	r2, #148	@ 0x94
 8005bac:	508b      	str	r3, [r1, r2]
      }
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005bae:	4a98      	ldr	r2, [pc, #608]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005bb0:	2394      	movs	r3, #148	@ 0x94
 8005bb2:	58d3      	ldr	r3, [r2, r3]
 8005bb4:	4996      	ldr	r1, [pc, #600]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	2294      	movs	r2, #148	@ 0x94
 8005bbc:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bbe:	f7fe fdbf 	bl	8004740 <HAL_GetTick>
 8005bc2:	0003      	movs	r3, r0
 8005bc4:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005bc6:	e008      	b.n	8005bda <HAL_RCC_OscConfig+0x43e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005bc8:	f7fe fdba 	bl	8004740 <HAL_GetTick>
 8005bcc:	0002      	movs	r2, r0
 8005bce:	693b      	ldr	r3, [r7, #16]
 8005bd0:	1ad3      	subs	r3, r2, r3
 8005bd2:	2b11      	cmp	r3, #17
 8005bd4:	d901      	bls.n	8005bda <HAL_RCC_OscConfig+0x43e>
        {
          return HAL_TIMEOUT;
 8005bd6:	2303      	movs	r3, #3
 8005bd8:	e1fd      	b.n	8005fd6 <HAL_RCC_OscConfig+0x83a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005bda:	4a8d      	ldr	r2, [pc, #564]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005bdc:	2394      	movs	r3, #148	@ 0x94
 8005bde:	58d3      	ldr	r3, [r2, r3]
 8005be0:	2202      	movs	r2, #2
 8005be2:	4013      	ands	r3, r2
 8005be4:	d0f0      	beq.n	8005bc8 <HAL_RCC_OscConfig+0x42c>
 8005be6:	e01b      	b.n	8005c20 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005be8:	4a89      	ldr	r2, [pc, #548]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005bea:	2394      	movs	r3, #148	@ 0x94
 8005bec:	58d3      	ldr	r3, [r2, r3]
 8005bee:	4988      	ldr	r1, [pc, #544]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005bf0:	2201      	movs	r2, #1
 8005bf2:	4393      	bics	r3, r2
 8005bf4:	2294      	movs	r2, #148	@ 0x94
 8005bf6:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bf8:	f7fe fda2 	bl	8004740 <HAL_GetTick>
 8005bfc:	0003      	movs	r3, r0
 8005bfe:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005c00:	e008      	b.n	8005c14 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c02:	f7fe fd9d 	bl	8004740 <HAL_GetTick>
 8005c06:	0002      	movs	r2, r0
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	1ad3      	subs	r3, r2, r3
 8005c0c:	2b11      	cmp	r3, #17
 8005c0e:	d901      	bls.n	8005c14 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8005c10:	2303      	movs	r3, #3
 8005c12:	e1e0      	b.n	8005fd6 <HAL_RCC_OscConfig+0x83a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005c14:	4a7e      	ldr	r2, [pc, #504]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005c16:	2394      	movs	r3, #148	@ 0x94
 8005c18:	58d3      	ldr	r3, [r2, r3]
 8005c1a:	2202      	movs	r2, #2
 8005c1c:	4013      	ands	r3, r2
 8005c1e:	d1f0      	bne.n	8005c02 <HAL_RCC_OscConfig+0x466>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	2204      	movs	r2, #4
 8005c26:	4013      	ands	r3, r2
 8005c28:	d100      	bne.n	8005c2c <HAL_RCC_OscConfig+0x490>
 8005c2a:	e10d      	b.n	8005e48 <HAL_RCC_OscConfig+0x6ac>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c2c:	201f      	movs	r0, #31
 8005c2e:	183b      	adds	r3, r7, r0
 8005c30:	2200      	movs	r2, #0
 8005c32:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APBENR1, RCC_APBENR1_PWREN))
 8005c34:	4b76      	ldr	r3, [pc, #472]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005c36:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005c38:	2380      	movs	r3, #128	@ 0x80
 8005c3a:	055b      	lsls	r3, r3, #21
 8005c3c:	4013      	ands	r3, r2
 8005c3e:	d110      	bne.n	8005c62 <HAL_RCC_OscConfig+0x4c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c40:	4b73      	ldr	r3, [pc, #460]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005c42:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005c44:	4b72      	ldr	r3, [pc, #456]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005c46:	2180      	movs	r1, #128	@ 0x80
 8005c48:	0549      	lsls	r1, r1, #21
 8005c4a:	430a      	orrs	r2, r1
 8005c4c:	659a      	str	r2, [r3, #88]	@ 0x58
 8005c4e:	4b70      	ldr	r3, [pc, #448]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005c50:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005c52:	2380      	movs	r3, #128	@ 0x80
 8005c54:	055b      	lsls	r3, r3, #21
 8005c56:	4013      	ands	r3, r2
 8005c58:	60bb      	str	r3, [r7, #8]
 8005c5a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c5c:	183b      	adds	r3, r7, r0
 8005c5e:	2201      	movs	r2, #1
 8005c60:	701a      	strb	r2, [r3, #0]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c62:	4b6e      	ldr	r3, [pc, #440]	@ (8005e1c <HAL_RCC_OscConfig+0x680>)
 8005c64:	681a      	ldr	r2, [r3, #0]
 8005c66:	2380      	movs	r3, #128	@ 0x80
 8005c68:	005b      	lsls	r3, r3, #1
 8005c6a:	4013      	ands	r3, r2
 8005c6c:	d11a      	bne.n	8005ca4 <HAL_RCC_OscConfig+0x508>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005c6e:	4b6b      	ldr	r3, [pc, #428]	@ (8005e1c <HAL_RCC_OscConfig+0x680>)
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	4b6a      	ldr	r3, [pc, #424]	@ (8005e1c <HAL_RCC_OscConfig+0x680>)
 8005c74:	2180      	movs	r1, #128	@ 0x80
 8005c76:	0049      	lsls	r1, r1, #1
 8005c78:	430a      	orrs	r2, r1
 8005c7a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c7c:	f7fe fd60 	bl	8004740 <HAL_GetTick>
 8005c80:	0003      	movs	r3, r0
 8005c82:	613b      	str	r3, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c84:	e008      	b.n	8005c98 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c86:	f7fe fd5b 	bl	8004740 <HAL_GetTick>
 8005c8a:	0002      	movs	r2, r0
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	1ad3      	subs	r3, r2, r3
 8005c90:	2b02      	cmp	r3, #2
 8005c92:	d901      	bls.n	8005c98 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8005c94:	2303      	movs	r3, #3
 8005c96:	e19e      	b.n	8005fd6 <HAL_RCC_OscConfig+0x83a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c98:	4b60      	ldr	r3, [pc, #384]	@ (8005e1c <HAL_RCC_OscConfig+0x680>)
 8005c9a:	681a      	ldr	r2, [r3, #0]
 8005c9c:	2380      	movs	r3, #128	@ 0x80
 8005c9e:	005b      	lsls	r3, r3, #1
 8005ca0:	4013      	ands	r3, r2
 8005ca2:	d0f0      	beq.n	8005c86 <HAL_RCC_OscConfig+0x4ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	689b      	ldr	r3, [r3, #8]
 8005ca8:	2201      	movs	r2, #1
 8005caa:	4013      	ands	r3, r2
 8005cac:	d01e      	beq.n	8005cec <HAL_RCC_OscConfig+0x550>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	689b      	ldr	r3, [r3, #8]
 8005cb2:	2204      	movs	r2, #4
 8005cb4:	4013      	ands	r3, r2
 8005cb6:	d010      	beq.n	8005cda <HAL_RCC_OscConfig+0x53e>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005cb8:	4a55      	ldr	r2, [pc, #340]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005cba:	2390      	movs	r3, #144	@ 0x90
 8005cbc:	58d3      	ldr	r3, [r2, r3]
 8005cbe:	4954      	ldr	r1, [pc, #336]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005cc0:	2204      	movs	r2, #4
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	2290      	movs	r2, #144	@ 0x90
 8005cc6:	508b      	str	r3, [r1, r2]
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005cc8:	4a51      	ldr	r2, [pc, #324]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005cca:	2390      	movs	r3, #144	@ 0x90
 8005ccc:	58d3      	ldr	r3, [r2, r3]
 8005cce:	4950      	ldr	r1, [pc, #320]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005cd0:	2201      	movs	r2, #1
 8005cd2:	4313      	orrs	r3, r2
 8005cd4:	2290      	movs	r2, #144	@ 0x90
 8005cd6:	508b      	str	r3, [r1, r2]
 8005cd8:	e018      	b.n	8005d0c <HAL_RCC_OscConfig+0x570>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005cda:	4a4d      	ldr	r2, [pc, #308]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005cdc:	2390      	movs	r3, #144	@ 0x90
 8005cde:	58d3      	ldr	r3, [r2, r3]
 8005ce0:	494b      	ldr	r1, [pc, #300]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	2290      	movs	r2, #144	@ 0x90
 8005ce8:	508b      	str	r3, [r1, r2]
 8005cea:	e00f      	b.n	8005d0c <HAL_RCC_OscConfig+0x570>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005cec:	4a48      	ldr	r2, [pc, #288]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005cee:	2390      	movs	r3, #144	@ 0x90
 8005cf0:	58d3      	ldr	r3, [r2, r3]
 8005cf2:	4947      	ldr	r1, [pc, #284]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005cf4:	2201      	movs	r2, #1
 8005cf6:	4393      	bics	r3, r2
 8005cf8:	2290      	movs	r2, #144	@ 0x90
 8005cfa:	508b      	str	r3, [r1, r2]
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005cfc:	4a44      	ldr	r2, [pc, #272]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005cfe:	2390      	movs	r3, #144	@ 0x90
 8005d00:	58d3      	ldr	r3, [r2, r3]
 8005d02:	4943      	ldr	r1, [pc, #268]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005d04:	2204      	movs	r2, #4
 8005d06:	4393      	bics	r3, r2
 8005d08:	2290      	movs	r2, #144	@ 0x90
 8005d0a:	508b      	str	r3, [r1, r2]
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d04f      	beq.n	8005db4 <HAL_RCC_OscConfig+0x618>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d14:	f7fe fd14 	bl	8004740 <HAL_GetTick>
 8005d18:	0003      	movs	r3, r0
 8005d1a:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d1c:	e009      	b.n	8005d32 <HAL_RCC_OscConfig+0x596>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d1e:	f7fe fd0f 	bl	8004740 <HAL_GetTick>
 8005d22:	0002      	movs	r2, r0
 8005d24:	693b      	ldr	r3, [r7, #16]
 8005d26:	1ad3      	subs	r3, r2, r3
 8005d28:	4a3d      	ldr	r2, [pc, #244]	@ (8005e20 <HAL_RCC_OscConfig+0x684>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d901      	bls.n	8005d32 <HAL_RCC_OscConfig+0x596>
        {
          return HAL_TIMEOUT;
 8005d2e:	2303      	movs	r3, #3
 8005d30:	e151      	b.n	8005fd6 <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d32:	4a37      	ldr	r2, [pc, #220]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005d34:	2390      	movs	r3, #144	@ 0x90
 8005d36:	58d3      	ldr	r3, [r2, r3]
 8005d38:	2202      	movs	r2, #2
 8005d3a:	4013      	ands	r3, r2
 8005d3c:	d0ef      	beq.n	8005d1e <HAL_RCC_OscConfig+0x582>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	2280      	movs	r2, #128	@ 0x80
 8005d44:	4013      	ands	r3, r2
 8005d46:	d01a      	beq.n	8005d7e <HAL_RCC_OscConfig+0x5e2>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005d48:	4a31      	ldr	r2, [pc, #196]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005d4a:	2390      	movs	r3, #144	@ 0x90
 8005d4c:	58d3      	ldr	r3, [r2, r3]
 8005d4e:	4930      	ldr	r1, [pc, #192]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005d50:	2280      	movs	r2, #128	@ 0x80
 8005d52:	4313      	orrs	r3, r2
 8005d54:	2290      	movs	r2, #144	@ 0x90
 8005d56:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005d58:	e009      	b.n	8005d6e <HAL_RCC_OscConfig+0x5d2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d5a:	f7fe fcf1 	bl	8004740 <HAL_GetTick>
 8005d5e:	0002      	movs	r2, r0
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	1ad3      	subs	r3, r2, r3
 8005d64:	4a2e      	ldr	r2, [pc, #184]	@ (8005e20 <HAL_RCC_OscConfig+0x684>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d901      	bls.n	8005d6e <HAL_RCC_OscConfig+0x5d2>
          {
            return HAL_TIMEOUT;
 8005d6a:	2303      	movs	r3, #3
 8005d6c:	e133      	b.n	8005fd6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005d6e:	4a28      	ldr	r2, [pc, #160]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005d70:	2390      	movs	r3, #144	@ 0x90
 8005d72:	58d2      	ldr	r2, [r2, r3]
 8005d74:	2380      	movs	r3, #128	@ 0x80
 8005d76:	011b      	lsls	r3, r3, #4
 8005d78:	4013      	ands	r3, r2
 8005d7a:	d0ee      	beq.n	8005d5a <HAL_RCC_OscConfig+0x5be>
 8005d7c:	e059      	b.n	8005e32 <HAL_RCC_OscConfig+0x696>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005d7e:	4a24      	ldr	r2, [pc, #144]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005d80:	2390      	movs	r3, #144	@ 0x90
 8005d82:	58d3      	ldr	r3, [r2, r3]
 8005d84:	4922      	ldr	r1, [pc, #136]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005d86:	2280      	movs	r2, #128	@ 0x80
 8005d88:	4393      	bics	r3, r2
 8005d8a:	2290      	movs	r2, #144	@ 0x90
 8005d8c:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005d8e:	e009      	b.n	8005da4 <HAL_RCC_OscConfig+0x608>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d90:	f7fe fcd6 	bl	8004740 <HAL_GetTick>
 8005d94:	0002      	movs	r2, r0
 8005d96:	693b      	ldr	r3, [r7, #16]
 8005d98:	1ad3      	subs	r3, r2, r3
 8005d9a:	4a21      	ldr	r2, [pc, #132]	@ (8005e20 <HAL_RCC_OscConfig+0x684>)
 8005d9c:	4293      	cmp	r3, r2
 8005d9e:	d901      	bls.n	8005da4 <HAL_RCC_OscConfig+0x608>
          {
            return HAL_TIMEOUT;
 8005da0:	2303      	movs	r3, #3
 8005da2:	e118      	b.n	8005fd6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005da4:	4a1a      	ldr	r2, [pc, #104]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005da6:	2390      	movs	r3, #144	@ 0x90
 8005da8:	58d2      	ldr	r2, [r2, r3]
 8005daa:	2380      	movs	r3, #128	@ 0x80
 8005dac:	011b      	lsls	r3, r3, #4
 8005dae:	4013      	ands	r3, r2
 8005db0:	d1ee      	bne.n	8005d90 <HAL_RCC_OscConfig+0x5f4>
 8005db2:	e03e      	b.n	8005e32 <HAL_RCC_OscConfig+0x696>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005db4:	f7fe fcc4 	bl	8004740 <HAL_GetTick>
 8005db8:	0003      	movs	r3, r0
 8005dba:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005dbc:	e009      	b.n	8005dd2 <HAL_RCC_OscConfig+0x636>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dbe:	f7fe fcbf 	bl	8004740 <HAL_GetTick>
 8005dc2:	0002      	movs	r2, r0
 8005dc4:	693b      	ldr	r3, [r7, #16]
 8005dc6:	1ad3      	subs	r3, r2, r3
 8005dc8:	4a15      	ldr	r2, [pc, #84]	@ (8005e20 <HAL_RCC_OscConfig+0x684>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d901      	bls.n	8005dd2 <HAL_RCC_OscConfig+0x636>
        {
          return HAL_TIMEOUT;
 8005dce:	2303      	movs	r3, #3
 8005dd0:	e101      	b.n	8005fd6 <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005dd2:	4a0f      	ldr	r2, [pc, #60]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005dd4:	2390      	movs	r3, #144	@ 0x90
 8005dd6:	58d3      	ldr	r3, [r2, r3]
 8005dd8:	2202      	movs	r2, #2
 8005dda:	4013      	ands	r3, r2
 8005ddc:	d1ef      	bne.n	8005dbe <HAL_RCC_OscConfig+0x622>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8005dde:	4a0c      	ldr	r2, [pc, #48]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005de0:	2390      	movs	r3, #144	@ 0x90
 8005de2:	58d3      	ldr	r3, [r2, r3]
 8005de4:	2280      	movs	r2, #128	@ 0x80
 8005de6:	4013      	ands	r3, r2
 8005de8:	d023      	beq.n	8005e32 <HAL_RCC_OscConfig+0x696>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005dea:	4a09      	ldr	r2, [pc, #36]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005dec:	2390      	movs	r3, #144	@ 0x90
 8005dee:	58d3      	ldr	r3, [r2, r3]
 8005df0:	4907      	ldr	r1, [pc, #28]	@ (8005e10 <HAL_RCC_OscConfig+0x674>)
 8005df2:	2280      	movs	r2, #128	@ 0x80
 8005df4:	4393      	bics	r3, r2
 8005df6:	2290      	movs	r2, #144	@ 0x90
 8005df8:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005dfa:	e013      	b.n	8005e24 <HAL_RCC_OscConfig+0x688>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dfc:	f7fe fca0 	bl	8004740 <HAL_GetTick>
 8005e00:	0002      	movs	r2, r0
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	1ad3      	subs	r3, r2, r3
 8005e06:	4a06      	ldr	r2, [pc, #24]	@ (8005e20 <HAL_RCC_OscConfig+0x684>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d90b      	bls.n	8005e24 <HAL_RCC_OscConfig+0x688>
          {
            return HAL_TIMEOUT;
 8005e0c:	2303      	movs	r3, #3
 8005e0e:	e0e2      	b.n	8005fd6 <HAL_RCC_OscConfig+0x83a>
 8005e10:	40021000 	.word	0x40021000
 8005e14:	80ffffff 	.word	0x80ffffff
 8005e18:	fffffeff 	.word	0xfffffeff
 8005e1c:	40007000 	.word	0x40007000
 8005e20:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005e24:	4a6e      	ldr	r2, [pc, #440]	@ (8005fe0 <HAL_RCC_OscConfig+0x844>)
 8005e26:	2390      	movs	r3, #144	@ 0x90
 8005e28:	58d2      	ldr	r2, [r2, r3]
 8005e2a:	2380      	movs	r3, #128	@ 0x80
 8005e2c:	011b      	lsls	r3, r3, #4
 8005e2e:	4013      	ands	r3, r2
 8005e30:	d1e4      	bne.n	8005dfc <HAL_RCC_OscConfig+0x660>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005e32:	231f      	movs	r3, #31
 8005e34:	18fb      	adds	r3, r7, r3
 8005e36:	781b      	ldrb	r3, [r3, #0]
 8005e38:	2b01      	cmp	r3, #1
 8005e3a:	d105      	bne.n	8005e48 <HAL_RCC_OscConfig+0x6ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e3c:	4b68      	ldr	r3, [pc, #416]	@ (8005fe0 <HAL_RCC_OscConfig+0x844>)
 8005e3e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005e40:	4b67      	ldr	r3, [pc, #412]	@ (8005fe0 <HAL_RCC_OscConfig+0x844>)
 8005e42:	4968      	ldr	r1, [pc, #416]	@ (8005fe4 <HAL_RCC_OscConfig+0x848>)
 8005e44:	400a      	ands	r2, r1
 8005e46:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }
#if defined(RCC_CRRCR_HSI48ON)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	2220      	movs	r2, #32
 8005e4e:	4013      	ands	r3, r2
 8005e50:	d03c      	beq.n	8005ecc <HAL_RCC_OscConfig+0x730>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d01c      	beq.n	8005e94 <HAL_RCC_OscConfig+0x6f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005e5a:	4a61      	ldr	r2, [pc, #388]	@ (8005fe0 <HAL_RCC_OscConfig+0x844>)
 8005e5c:	2398      	movs	r3, #152	@ 0x98
 8005e5e:	58d3      	ldr	r3, [r2, r3]
 8005e60:	495f      	ldr	r1, [pc, #380]	@ (8005fe0 <HAL_RCC_OscConfig+0x844>)
 8005e62:	2201      	movs	r2, #1
 8005e64:	4313      	orrs	r3, r2
 8005e66:	2298      	movs	r2, #152	@ 0x98
 8005e68:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e6a:	f7fe fc69 	bl	8004740 <HAL_GetTick>
 8005e6e:	0003      	movs	r3, r0
 8005e70:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005e72:	e008      	b.n	8005e86 <HAL_RCC_OscConfig+0x6ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005e74:	f7fe fc64 	bl	8004740 <HAL_GetTick>
 8005e78:	0002      	movs	r2, r0
 8005e7a:	693b      	ldr	r3, [r7, #16]
 8005e7c:	1ad3      	subs	r3, r2, r3
 8005e7e:	2b02      	cmp	r3, #2
 8005e80:	d901      	bls.n	8005e86 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_TIMEOUT;
 8005e82:	2303      	movs	r3, #3
 8005e84:	e0a7      	b.n	8005fd6 <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005e86:	4a56      	ldr	r2, [pc, #344]	@ (8005fe0 <HAL_RCC_OscConfig+0x844>)
 8005e88:	2398      	movs	r3, #152	@ 0x98
 8005e8a:	58d3      	ldr	r3, [r2, r3]
 8005e8c:	2202      	movs	r2, #2
 8005e8e:	4013      	ands	r3, r2
 8005e90:	d0f0      	beq.n	8005e74 <HAL_RCC_OscConfig+0x6d8>
 8005e92:	e01b      	b.n	8005ecc <HAL_RCC_OscConfig+0x730>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005e94:	4a52      	ldr	r2, [pc, #328]	@ (8005fe0 <HAL_RCC_OscConfig+0x844>)
 8005e96:	2398      	movs	r3, #152	@ 0x98
 8005e98:	58d3      	ldr	r3, [r2, r3]
 8005e9a:	4951      	ldr	r1, [pc, #324]	@ (8005fe0 <HAL_RCC_OscConfig+0x844>)
 8005e9c:	2201      	movs	r2, #1
 8005e9e:	4393      	bics	r3, r2
 8005ea0:	2298      	movs	r2, #152	@ 0x98
 8005ea2:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ea4:	f7fe fc4c 	bl	8004740 <HAL_GetTick>
 8005ea8:	0003      	movs	r3, r0
 8005eaa:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 8005eac:	e008      	b.n	8005ec0 <HAL_RCC_OscConfig+0x724>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005eae:	f7fe fc47 	bl	8004740 <HAL_GetTick>
 8005eb2:	0002      	movs	r2, r0
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	1ad3      	subs	r3, r2, r3
 8005eb8:	2b02      	cmp	r3, #2
 8005eba:	d901      	bls.n	8005ec0 <HAL_RCC_OscConfig+0x724>
        {
          return HAL_TIMEOUT;
 8005ebc:	2303      	movs	r3, #3
 8005ebe:	e08a      	b.n	8005fd6 <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 8005ec0:	4a47      	ldr	r2, [pc, #284]	@ (8005fe0 <HAL_RCC_OscConfig+0x844>)
 8005ec2:	2398      	movs	r3, #152	@ 0x98
 8005ec4:	58d3      	ldr	r3, [r2, r3]
 8005ec6:	2202      	movs	r2, #2
 8005ec8:	4013      	ands	r3, r2
 8005eca:	d1f0      	bne.n	8005eae <HAL_RCC_OscConfig+0x712>
#endif /* RCC_CRRCR_HSI48ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d100      	bne.n	8005ed6 <HAL_RCC_OscConfig+0x73a>
 8005ed4:	e07e      	b.n	8005fd4 <HAL_RCC_OscConfig+0x838>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005ed6:	4b42      	ldr	r3, [pc, #264]	@ (8005fe0 <HAL_RCC_OscConfig+0x844>)
 8005ed8:	689b      	ldr	r3, [r3, #8]
 8005eda:	2238      	movs	r2, #56	@ 0x38
 8005edc:	4013      	ands	r3, r2
 8005ede:	2b18      	cmp	r3, #24
 8005ee0:	d100      	bne.n	8005ee4 <HAL_RCC_OscConfig+0x748>
 8005ee2:	e075      	b.n	8005fd0 <HAL_RCC_OscConfig+0x834>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ee8:	2b02      	cmp	r3, #2
 8005eea:	d156      	bne.n	8005f9a <HAL_RCC_OscConfig+0x7fe>
        assert_param(IS_RCC_PLL_DIVP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL_DIVQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL_DIVR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005eec:	4b3c      	ldr	r3, [pc, #240]	@ (8005fe0 <HAL_RCC_OscConfig+0x844>)
 8005eee:	681a      	ldr	r2, [r3, #0]
 8005ef0:	4b3b      	ldr	r3, [pc, #236]	@ (8005fe0 <HAL_RCC_OscConfig+0x844>)
 8005ef2:	493d      	ldr	r1, [pc, #244]	@ (8005fe8 <HAL_RCC_OscConfig+0x84c>)
 8005ef4:	400a      	ands	r2, r1
 8005ef6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ef8:	f7fe fc22 	bl	8004740 <HAL_GetTick>
 8005efc:	0003      	movs	r3, r0
 8005efe:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f00:	e008      	b.n	8005f14 <HAL_RCC_OscConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f02:	f7fe fc1d 	bl	8004740 <HAL_GetTick>
 8005f06:	0002      	movs	r2, r0
 8005f08:	693b      	ldr	r3, [r7, #16]
 8005f0a:	1ad3      	subs	r3, r2, r3
 8005f0c:	2b02      	cmp	r3, #2
 8005f0e:	d901      	bls.n	8005f14 <HAL_RCC_OscConfig+0x778>
          {
            return HAL_TIMEOUT;
 8005f10:	2303      	movs	r3, #3
 8005f12:	e060      	b.n	8005fd6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f14:	4b32      	ldr	r3, [pc, #200]	@ (8005fe0 <HAL_RCC_OscConfig+0x844>)
 8005f16:	681a      	ldr	r2, [r3, #0]
 8005f18:	2380      	movs	r3, #128	@ 0x80
 8005f1a:	049b      	lsls	r3, r3, #18
 8005f1c:	4013      	ands	r3, r2
 8005f1e:	d1f0      	bne.n	8005f02 <HAL_RCC_OscConfig+0x766>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005f20:	4b2f      	ldr	r3, [pc, #188]	@ (8005fe0 <HAL_RCC_OscConfig+0x844>)
 8005f22:	68db      	ldr	r3, [r3, #12]
 8005f24:	4a31      	ldr	r2, [pc, #196]	@ (8005fec <HAL_RCC_OscConfig+0x850>)
 8005f26:	4013      	ands	r3, r2
 8005f28:	0019      	movs	r1, r3
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f32:	431a      	orrs	r2, r3
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f38:	021b      	lsls	r3, r3, #8
 8005f3a:	431a      	orrs	r2, r3
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f40:	431a      	orrs	r2, r3
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f46:	431a      	orrs	r2, r3
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f4c:	431a      	orrs	r2, r3
 8005f4e:	4b24      	ldr	r3, [pc, #144]	@ (8005fe0 <HAL_RCC_OscConfig+0x844>)
 8005f50:	430a      	orrs	r2, r1
 8005f52:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVR);
 8005f54:	4b22      	ldr	r3, [pc, #136]	@ (8005fe0 <HAL_RCC_OscConfig+0x844>)
 8005f56:	68da      	ldr	r2, [r3, #12]
 8005f58:	4b21      	ldr	r3, [pc, #132]	@ (8005fe0 <HAL_RCC_OscConfig+0x844>)
 8005f5a:	2180      	movs	r1, #128	@ 0x80
 8005f5c:	0549      	lsls	r1, r1, #21
 8005f5e:	430a      	orrs	r2, r1
 8005f60:	60da      	str	r2, [r3, #12]

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005f62:	4b1f      	ldr	r3, [pc, #124]	@ (8005fe0 <HAL_RCC_OscConfig+0x844>)
 8005f64:	681a      	ldr	r2, [r3, #0]
 8005f66:	4b1e      	ldr	r3, [pc, #120]	@ (8005fe0 <HAL_RCC_OscConfig+0x844>)
 8005f68:	2180      	movs	r1, #128	@ 0x80
 8005f6a:	0449      	lsls	r1, r1, #17
 8005f6c:	430a      	orrs	r2, r1
 8005f6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f70:	f7fe fbe6 	bl	8004740 <HAL_GetTick>
 8005f74:	0003      	movs	r3, r0
 8005f76:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f78:	e008      	b.n	8005f8c <HAL_RCC_OscConfig+0x7f0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f7a:	f7fe fbe1 	bl	8004740 <HAL_GetTick>
 8005f7e:	0002      	movs	r2, r0
 8005f80:	693b      	ldr	r3, [r7, #16]
 8005f82:	1ad3      	subs	r3, r2, r3
 8005f84:	2b02      	cmp	r3, #2
 8005f86:	d901      	bls.n	8005f8c <HAL_RCC_OscConfig+0x7f0>
          {
            return HAL_TIMEOUT;
 8005f88:	2303      	movs	r3, #3
 8005f8a:	e024      	b.n	8005fd6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f8c:	4b14      	ldr	r3, [pc, #80]	@ (8005fe0 <HAL_RCC_OscConfig+0x844>)
 8005f8e:	681a      	ldr	r2, [r3, #0]
 8005f90:	2380      	movs	r3, #128	@ 0x80
 8005f92:	049b      	lsls	r3, r3, #18
 8005f94:	4013      	ands	r3, r2
 8005f96:	d0f0      	beq.n	8005f7a <HAL_RCC_OscConfig+0x7de>
 8005f98:	e01c      	b.n	8005fd4 <HAL_RCC_OscConfig+0x838>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f9a:	4b11      	ldr	r3, [pc, #68]	@ (8005fe0 <HAL_RCC_OscConfig+0x844>)
 8005f9c:	681a      	ldr	r2, [r3, #0]
 8005f9e:	4b10      	ldr	r3, [pc, #64]	@ (8005fe0 <HAL_RCC_OscConfig+0x844>)
 8005fa0:	4911      	ldr	r1, [pc, #68]	@ (8005fe8 <HAL_RCC_OscConfig+0x84c>)
 8005fa2:	400a      	ands	r2, r1
 8005fa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fa6:	f7fe fbcb 	bl	8004740 <HAL_GetTick>
 8005faa:	0003      	movs	r3, r0
 8005fac:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005fae:	e008      	b.n	8005fc2 <HAL_RCC_OscConfig+0x826>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fb0:	f7fe fbc6 	bl	8004740 <HAL_GetTick>
 8005fb4:	0002      	movs	r2, r0
 8005fb6:	693b      	ldr	r3, [r7, #16]
 8005fb8:	1ad3      	subs	r3, r2, r3
 8005fba:	2b02      	cmp	r3, #2
 8005fbc:	d901      	bls.n	8005fc2 <HAL_RCC_OscConfig+0x826>
          {
            return HAL_TIMEOUT;
 8005fbe:	2303      	movs	r3, #3
 8005fc0:	e009      	b.n	8005fd6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005fc2:	4b07      	ldr	r3, [pc, #28]	@ (8005fe0 <HAL_RCC_OscConfig+0x844>)
 8005fc4:	681a      	ldr	r2, [r3, #0]
 8005fc6:	2380      	movs	r3, #128	@ 0x80
 8005fc8:	049b      	lsls	r3, r3, #18
 8005fca:	4013      	ands	r3, r2
 8005fcc:	d1f0      	bne.n	8005fb0 <HAL_RCC_OscConfig+0x814>
 8005fce:	e001      	b.n	8005fd4 <HAL_RCC_OscConfig+0x838>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	e000      	b.n	8005fd6 <HAL_RCC_OscConfig+0x83a>
    }
  }
  return HAL_OK;
 8005fd4:	2300      	movs	r3, #0
}
 8005fd6:	0018      	movs	r0, r3
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	b008      	add	sp, #32
 8005fdc:	bdb0      	pop	{r4, r5, r7, pc}
 8005fde:	46c0      	nop			@ (mov r8, r8)
 8005fe0:	40021000 	.word	0x40021000
 8005fe4:	efffffff 	.word	0xefffffff
 8005fe8:	feffffff 	.word	0xfeffffff
 8005fec:	11c1808c 	.word	0x11c1808c

08005ff0 <HAL_RCC_ClockConfig>:

HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *const RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ff0:	b5b0      	push	{r4, r5, r7, lr}
 8005ff2:	b084      	sub	sp, #16
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
 8005ff8:	6039      	str	r1, [r7, #0]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005ffa:	4b6c      	ldr	r3, [pc, #432]	@ (80061ac <HAL_RCC_ClockConfig+0x1bc>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	2207      	movs	r2, #7
 8006000:	4013      	ands	r3, r2
 8006002:	683a      	ldr	r2, [r7, #0]
 8006004:	429a      	cmp	r2, r3
 8006006:	d911      	bls.n	800602c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006008:	4b68      	ldr	r3, [pc, #416]	@ (80061ac <HAL_RCC_ClockConfig+0x1bc>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	2207      	movs	r2, #7
 800600e:	4393      	bics	r3, r2
 8006010:	0019      	movs	r1, r3
 8006012:	4b66      	ldr	r3, [pc, #408]	@ (80061ac <HAL_RCC_ClockConfig+0x1bc>)
 8006014:	683a      	ldr	r2, [r7, #0]
 8006016:	430a      	orrs	r2, r1
 8006018:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800601a:	4b64      	ldr	r3, [pc, #400]	@ (80061ac <HAL_RCC_ClockConfig+0x1bc>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	2207      	movs	r2, #7
 8006020:	4013      	ands	r3, r2
 8006022:	683a      	ldr	r2, [r7, #0]
 8006024:	429a      	cmp	r2, r3
 8006026:	d001      	beq.n	800602c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006028:	2301      	movs	r3, #1
 800602a:	e0bb      	b.n	80061a4 <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	2201      	movs	r2, #1
 8006032:	4013      	ands	r3, r2
 8006034:	d100      	bne.n	8006038 <HAL_RCC_ClockConfig+0x48>
 8006036:	e064      	b.n	8006102 <HAL_RCC_ClockConfig+0x112>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	2b03      	cmp	r3, #3
 800603e:	d107      	bne.n	8006050 <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006040:	4b5b      	ldr	r3, [pc, #364]	@ (80061b0 <HAL_RCC_ClockConfig+0x1c0>)
 8006042:	681a      	ldr	r2, [r3, #0]
 8006044:	2380      	movs	r3, #128	@ 0x80
 8006046:	049b      	lsls	r3, r3, #18
 8006048:	4013      	ands	r3, r2
 800604a:	d138      	bne.n	80060be <HAL_RCC_ClockConfig+0xce>
      {
        return HAL_ERROR;
 800604c:	2301      	movs	r3, #1
 800604e:	e0a9      	b.n	80061a4 <HAL_RCC_ClockConfig+0x1b4>
      }
    }
    else
    {
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	685b      	ldr	r3, [r3, #4]
 8006054:	2b02      	cmp	r3, #2
 8006056:	d107      	bne.n	8006068 <HAL_RCC_ClockConfig+0x78>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006058:	4b55      	ldr	r3, [pc, #340]	@ (80061b0 <HAL_RCC_ClockConfig+0x1c0>)
 800605a:	681a      	ldr	r2, [r3, #0]
 800605c:	2380      	movs	r3, #128	@ 0x80
 800605e:	029b      	lsls	r3, r3, #10
 8006060:	4013      	ands	r3, r2
 8006062:	d12c      	bne.n	80060be <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8006064:	2301      	movs	r3, #1
 8006066:	e09d      	b.n	80061a4 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	685b      	ldr	r3, [r3, #4]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d106      	bne.n	800607e <HAL_RCC_ClockConfig+0x8e>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006070:	4b4f      	ldr	r3, [pc, #316]	@ (80061b0 <HAL_RCC_ClockConfig+0x1c0>)
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	2202      	movs	r2, #2
 8006076:	4013      	ands	r3, r2
 8006078:	d121      	bne.n	80060be <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	e092      	b.n	80061a4 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* HSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	685b      	ldr	r3, [r3, #4]
 8006082:	2b01      	cmp	r3, #1
 8006084:	d107      	bne.n	8006096 <HAL_RCC_ClockConfig+0xa6>
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006086:	4b4a      	ldr	r3, [pc, #296]	@ (80061b0 <HAL_RCC_ClockConfig+0x1c0>)
 8006088:	681a      	ldr	r2, [r3, #0]
 800608a:	2380      	movs	r3, #128	@ 0x80
 800608c:	00db      	lsls	r3, r3, #3
 800608e:	4013      	ands	r3, r2
 8006090:	d115      	bne.n	80060be <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8006092:	2301      	movs	r3, #1
 8006094:	e086      	b.n	80061a4 <HAL_RCC_ClockConfig+0x1b4>
        }
      }

      /* LSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	2b04      	cmp	r3, #4
 800609c:	d107      	bne.n	80060ae <HAL_RCC_ClockConfig+0xbe>
      {
        /* Check the LSI ready flag */
        if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800609e:	4a44      	ldr	r2, [pc, #272]	@ (80061b0 <HAL_RCC_ClockConfig+0x1c0>)
 80060a0:	2394      	movs	r3, #148	@ 0x94
 80060a2:	58d3      	ldr	r3, [r2, r3]
 80060a4:	2202      	movs	r2, #2
 80060a6:	4013      	ands	r3, r2
 80060a8:	d109      	bne.n	80060be <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 80060aa:	2301      	movs	r3, #1
 80060ac:	e07a      	b.n	80061a4 <HAL_RCC_ClockConfig+0x1b4>

      /* LSE is selected as System Clock Source */
      else
      {
        /* Check the LSE ready flag */
        if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80060ae:	4a40      	ldr	r2, [pc, #256]	@ (80061b0 <HAL_RCC_ClockConfig+0x1c0>)
 80060b0:	2390      	movs	r3, #144	@ 0x90
 80060b2:	58d3      	ldr	r3, [r2, r3]
 80060b4:	2202      	movs	r2, #2
 80060b6:	4013      	ands	r3, r2
 80060b8:	d101      	bne.n	80060be <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 80060ba:	2301      	movs	r3, #1
 80060bc:	e072      	b.n	80061a4 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80060be:	4b3c      	ldr	r3, [pc, #240]	@ (80061b0 <HAL_RCC_ClockConfig+0x1c0>)
 80060c0:	689b      	ldr	r3, [r3, #8]
 80060c2:	2207      	movs	r2, #7
 80060c4:	4393      	bics	r3, r2
 80060c6:	0019      	movs	r1, r3
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	685a      	ldr	r2, [r3, #4]
 80060cc:	4b38      	ldr	r3, [pc, #224]	@ (80061b0 <HAL_RCC_ClockConfig+0x1c0>)
 80060ce:	430a      	orrs	r2, r1
 80060d0:	609a      	str	r2, [r3, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80060d2:	f7fe fb35 	bl	8004740 <HAL_GetTick>
 80060d6:	0003      	movs	r3, r0
 80060d8:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060da:	e009      	b.n	80060f0 <HAL_RCC_ClockConfig+0x100>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80060dc:	f7fe fb30 	bl	8004740 <HAL_GetTick>
 80060e0:	0002      	movs	r2, r0
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	1ad3      	subs	r3, r2, r3
 80060e6:	4a33      	ldr	r2, [pc, #204]	@ (80061b4 <HAL_RCC_ClockConfig+0x1c4>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d901      	bls.n	80060f0 <HAL_RCC_ClockConfig+0x100>
      {
        return HAL_TIMEOUT;
 80060ec:	2303      	movs	r3, #3
 80060ee:	e059      	b.n	80061a4 <HAL_RCC_ClockConfig+0x1b4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060f0:	4b2f      	ldr	r3, [pc, #188]	@ (80061b0 <HAL_RCC_ClockConfig+0x1c0>)
 80060f2:	689b      	ldr	r3, [r3, #8]
 80060f4:	2238      	movs	r2, #56	@ 0x38
 80060f6:	401a      	ands	r2, r3
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	00db      	lsls	r3, r3, #3
 80060fe:	429a      	cmp	r2, r3
 8006100:	d1ec      	bne.n	80060dc <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	2202      	movs	r2, #2
 8006108:	4013      	ands	r3, r2
 800610a:	d009      	beq.n	8006120 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800610c:	4b28      	ldr	r3, [pc, #160]	@ (80061b0 <HAL_RCC_ClockConfig+0x1c0>)
 800610e:	689b      	ldr	r3, [r3, #8]
 8006110:	4a29      	ldr	r2, [pc, #164]	@ (80061b8 <HAL_RCC_ClockConfig+0x1c8>)
 8006112:	4013      	ands	r3, r2
 8006114:	0019      	movs	r1, r3
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	689a      	ldr	r2, [r3, #8]
 800611a:	4b25      	ldr	r3, [pc, #148]	@ (80061b0 <HAL_RCC_ClockConfig+0x1c0>)
 800611c:	430a      	orrs	r2, r1
 800611e:	609a      	str	r2, [r3, #8]
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006120:	4b22      	ldr	r3, [pc, #136]	@ (80061ac <HAL_RCC_ClockConfig+0x1bc>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	2207      	movs	r2, #7
 8006126:	4013      	ands	r3, r2
 8006128:	683a      	ldr	r2, [r7, #0]
 800612a:	429a      	cmp	r2, r3
 800612c:	d211      	bcs.n	8006152 <HAL_RCC_ClockConfig+0x162>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800612e:	4b1f      	ldr	r3, [pc, #124]	@ (80061ac <HAL_RCC_ClockConfig+0x1bc>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	2207      	movs	r2, #7
 8006134:	4393      	bics	r3, r2
 8006136:	0019      	movs	r1, r3
 8006138:	4b1c      	ldr	r3, [pc, #112]	@ (80061ac <HAL_RCC_ClockConfig+0x1bc>)
 800613a:	683a      	ldr	r2, [r7, #0]
 800613c:	430a      	orrs	r2, r1
 800613e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006140:	4b1a      	ldr	r3, [pc, #104]	@ (80061ac <HAL_RCC_ClockConfig+0x1bc>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	2207      	movs	r2, #7
 8006146:	4013      	ands	r3, r2
 8006148:	683a      	ldr	r2, [r7, #0]
 800614a:	429a      	cmp	r2, r3
 800614c:	d001      	beq.n	8006152 <HAL_RCC_ClockConfig+0x162>
    {
      return HAL_ERROR;
 800614e:	2301      	movs	r3, #1
 8006150:	e028      	b.n	80061a4 <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*-------------------------- PCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	2204      	movs	r2, #4
 8006158:	4013      	ands	r3, r2
 800615a:	d009      	beq.n	8006170 <HAL_RCC_ClockConfig+0x180>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800615c:	4b14      	ldr	r3, [pc, #80]	@ (80061b0 <HAL_RCC_ClockConfig+0x1c0>)
 800615e:	689b      	ldr	r3, [r3, #8]
 8006160:	4a16      	ldr	r2, [pc, #88]	@ (80061bc <HAL_RCC_ClockConfig+0x1cc>)
 8006162:	4013      	ands	r3, r2
 8006164:	0019      	movs	r1, r3
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	68da      	ldr	r2, [r3, #12]
 800616a:	4b11      	ldr	r3, [pc, #68]	@ (80061b0 <HAL_RCC_ClockConfig+0x1c0>)
 800616c:	430a      	orrs	r2, r1
 800616e:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8006170:	f000 f82a 	bl	80061c8 <HAL_RCC_GetSysClockFreq>
 8006174:	0001      	movs	r1, r0
 8006176:	4b0e      	ldr	r3, [pc, #56]	@ (80061b0 <HAL_RCC_ClockConfig+0x1c0>)
 8006178:	689b      	ldr	r3, [r3, #8]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800617a:	0a1b      	lsrs	r3, r3, #8
 800617c:	220f      	movs	r2, #15
 800617e:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8006180:	4a0f      	ldr	r2, [pc, #60]	@ (80061c0 <HAL_RCC_ClockConfig+0x1d0>)
 8006182:	5cd3      	ldrb	r3, [r2, r3]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006184:	001a      	movs	r2, r3
 8006186:	231f      	movs	r3, #31
 8006188:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 800618a:	000a      	movs	r2, r1
 800618c:	40da      	lsrs	r2, r3
 800618e:	4b0d      	ldr	r3, [pc, #52]	@ (80061c4 <HAL_RCC_ClockConfig+0x1d4>)
 8006190:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(TICK_INT_PRIORITY);
 8006192:	250b      	movs	r5, #11
 8006194:	197c      	adds	r4, r7, r5
 8006196:	2003      	movs	r0, #3
 8006198:	f7fe fa78 	bl	800468c <HAL_InitTick>
 800619c:	0003      	movs	r3, r0
 800619e:	7023      	strb	r3, [r4, #0]

  return halstatus;
 80061a0:	197b      	adds	r3, r7, r5
 80061a2:	781b      	ldrb	r3, [r3, #0]
}
 80061a4:	0018      	movs	r0, r3
 80061a6:	46bd      	mov	sp, r7
 80061a8:	b004      	add	sp, #16
 80061aa:	bdb0      	pop	{r4, r5, r7, pc}
 80061ac:	40022000 	.word	0x40022000
 80061b0:	40021000 	.word	0x40021000
 80061b4:	00001388 	.word	0x00001388
 80061b8:	fffff0ff 	.word	0xfffff0ff
 80061bc:	ffff8fff 	.word	0xffff8fff
 80061c0:	08008698 	.word	0x08008698
 80061c4:	20000000 	.word	0x20000000

080061c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b08a      	sub	sp, #40	@ 0x28
 80061cc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80061ce:	2300      	movs	r3, #0
 80061d0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t sysclockfreq = 0U;
 80061d2:	2300      	movs	r3, #0
 80061d4:	623b      	str	r3, [r7, #32]
  uint32_t pllm;
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  uint32_t pllsourcefreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80061d6:	4b46      	ldr	r3, [pc, #280]	@ (80062f0 <HAL_RCC_GetSysClockFreq+0x128>)
 80061d8:	689b      	ldr	r3, [r3, #8]
 80061da:	2238      	movs	r2, #56	@ 0x38
 80061dc:	4013      	ands	r3, r2
 80061de:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80061e0:	4b43      	ldr	r3, [pc, #268]	@ (80062f0 <HAL_RCC_GetSysClockFreq+0x128>)
 80061e2:	68db      	ldr	r3, [r3, #12]
 80061e4:	2203      	movs	r2, #3
 80061e6:	4013      	ands	r3, r2
 80061e8:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80061ea:	69bb      	ldr	r3, [r7, #24]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d005      	beq.n	80061fc <HAL_RCC_GetSysClockFreq+0x34>
 80061f0:	69bb      	ldr	r3, [r7, #24]
 80061f2:	2b18      	cmp	r3, #24
 80061f4:	d125      	bne.n	8006242 <HAL_RCC_GetSysClockFreq+0x7a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	2b01      	cmp	r3, #1
 80061fa:	d122      	bne.n	8006242 <HAL_RCC_GetSysClockFreq+0x7a>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80061fc:	4b3c      	ldr	r3, [pc, #240]	@ (80062f0 <HAL_RCC_GetSysClockFreq+0x128>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	2208      	movs	r2, #8
 8006202:	4013      	ands	r3, r2
 8006204:	d107      	bne.n	8006216 <HAL_RCC_GetSysClockFreq+0x4e>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISTBYRG) >> RCC_CSR_MSISTBYRG_Pos;
 8006206:	4a3a      	ldr	r2, [pc, #232]	@ (80062f0 <HAL_RCC_GetSysClockFreq+0x128>)
 8006208:	2394      	movs	r3, #148	@ 0x94
 800620a:	58d3      	ldr	r3, [r2, r3]
 800620c:	0a1b      	lsrs	r3, r3, #8
 800620e:	220f      	movs	r2, #15
 8006210:	4013      	ands	r3, r2
 8006212:	627b      	str	r3, [r7, #36]	@ 0x24
 8006214:	e005      	b.n	8006222 <HAL_RCC_GetSysClockFreq+0x5a>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006216:	4b36      	ldr	r3, [pc, #216]	@ (80062f0 <HAL_RCC_GetSysClockFreq+0x128>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	091b      	lsrs	r3, r3, #4
 800621c:	220f      	movs	r2, #15
 800621e:	4013      	ands	r3, r2
 8006220:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    if (msirange > 11U)
 8006222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006224:	2b0b      	cmp	r3, #11
 8006226:	d901      	bls.n	800622c <HAL_RCC_GetSysClockFreq+0x64>
    {
      msirange = 0U;
 8006228:	2300      	movs	r3, #0
 800622a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    msirange = MSIRangeTable[msirange];
 800622c:	4b31      	ldr	r3, [pc, #196]	@ (80062f4 <HAL_RCC_GetSysClockFreq+0x12c>)
 800622e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006230:	0092      	lsls	r2, r2, #2
 8006232:	58d3      	ldr	r3, [r2, r3]
 8006234:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006236:	69bb      	ldr	r3, [r7, #24]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d11b      	bne.n	8006274 <HAL_RCC_GetSysClockFreq+0xac>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800623c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800623e:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006240:	e018      	b.n	8006274 <HAL_RCC_GetSysClockFreq+0xac>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006242:	69bb      	ldr	r3, [r7, #24]
 8006244:	2b08      	cmp	r3, #8
 8006246:	d102      	bne.n	800624e <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006248:	4b2b      	ldr	r3, [pc, #172]	@ (80062f8 <HAL_RCC_GetSysClockFreq+0x130>)
 800624a:	623b      	str	r3, [r7, #32]
 800624c:	e012      	b.n	8006274 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800624e:	69bb      	ldr	r3, [r7, #24]
 8006250:	2b10      	cmp	r3, #16
 8006252:	d102      	bne.n	800625a <HAL_RCC_GetSysClockFreq+0x92>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006254:	4b29      	ldr	r3, [pc, #164]	@ (80062fc <HAL_RCC_GetSysClockFreq+0x134>)
 8006256:	623b      	str	r3, [r7, #32]
 8006258:	e00c      	b.n	8006274 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSI)
 800625a:	69bb      	ldr	r3, [r7, #24]
 800625c:	2b20      	cmp	r3, #32
 800625e:	d103      	bne.n	8006268 <HAL_RCC_GetSysClockFreq+0xa0>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8006260:	23fa      	movs	r3, #250	@ 0xfa
 8006262:	01db      	lsls	r3, r3, #7
 8006264:	623b      	str	r3, [r7, #32]
 8006266:	e005      	b.n	8006274 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSE)
 8006268:	69bb      	ldr	r3, [r7, #24]
 800626a:	2b28      	cmp	r3, #40	@ 0x28
 800626c:	d102      	bne.n	8006274 <HAL_RCC_GetSysClockFreq+0xac>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800626e:	2380      	movs	r3, #128	@ 0x80
 8006270:	021b      	lsls	r3, r3, #8
 8006272:	623b      	str	r3, [r7, #32]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006274:	69bb      	ldr	r3, [r7, #24]
 8006276:	2b18      	cmp	r3, #24
 8006278:	d135      	bne.n	80062e6 <HAL_RCC_GetSysClockFreq+0x11e>
    /* PLL used as system clock  source */
    /* The allowed input (pllinput/M) frequency range is from 2.66 to 16 MHZ */
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800627a:	4b1d      	ldr	r3, [pc, #116]	@ (80062f0 <HAL_RCC_GetSysClockFreq+0x128>)
 800627c:	68db      	ldr	r3, [r3, #12]
 800627e:	2203      	movs	r2, #3
 8006280:	4013      	ands	r3, r2
 8006282:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006284:	4b1a      	ldr	r3, [pc, #104]	@ (80062f0 <HAL_RCC_GetSysClockFreq+0x128>)
 8006286:	68db      	ldr	r3, [r3, #12]
 8006288:	091b      	lsrs	r3, r3, #4
 800628a:	2207      	movs	r2, #7
 800628c:	4013      	ands	r3, r2
 800628e:	3301      	adds	r3, #1
 8006290:	60fb      	str	r3, [r7, #12]

    switch (pllsource)
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	2b02      	cmp	r3, #2
 8006296:	d003      	beq.n	80062a0 <HAL_RCC_GetSysClockFreq+0xd8>
 8006298:	693b      	ldr	r3, [r7, #16]
 800629a:	2b03      	cmp	r3, #3
 800629c:	d003      	beq.n	80062a6 <HAL_RCC_GetSysClockFreq+0xde>
 800629e:	e005      	b.n	80062ac <HAL_RCC_GetSysClockFreq+0xe4>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllsourcefreq = HSI_VALUE;
 80062a0:	4b15      	ldr	r3, [pc, #84]	@ (80062f8 <HAL_RCC_GetSysClockFreq+0x130>)
 80062a2:	61fb      	str	r3, [r7, #28]
        break;
 80062a4:	e005      	b.n	80062b2 <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllsourcefreq = HSE_VALUE;
 80062a6:	4b15      	ldr	r3, [pc, #84]	@ (80062fc <HAL_RCC_GetSysClockFreq+0x134>)
 80062a8:	61fb      	str	r3, [r7, #28]
        break;
 80062aa:	e002      	b.n	80062b2 <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllsourcefreq = msirange;
 80062ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ae:	61fb      	str	r3, [r7, #28]
        break;
 80062b0:	46c0      	nop			@ (mov r8, r8)
    }
    pllvco = (pllsourcefreq * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm ;
 80062b2:	4b0f      	ldr	r3, [pc, #60]	@ (80062f0 <HAL_RCC_GetSysClockFreq+0x128>)
 80062b4:	68db      	ldr	r3, [r3, #12]
 80062b6:	0a1b      	lsrs	r3, r3, #8
 80062b8:	227f      	movs	r2, #127	@ 0x7f
 80062ba:	4013      	ands	r3, r2
 80062bc:	69fa      	ldr	r2, [r7, #28]
 80062be:	4353      	muls	r3, r2
 80062c0:	68f9      	ldr	r1, [r7, #12]
 80062c2:	0018      	movs	r0, r3
 80062c4:	f7f9 ff20 	bl	8000108 <__udivsi3>
 80062c8:	0003      	movs	r3, r0
 80062ca:	60bb      	str	r3, [r7, #8]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80062cc:	4b08      	ldr	r3, [pc, #32]	@ (80062f0 <HAL_RCC_GetSysClockFreq+0x128>)
 80062ce:	68db      	ldr	r3, [r3, #12]
 80062d0:	0f5b      	lsrs	r3, r3, #29
 80062d2:	2207      	movs	r2, #7
 80062d4:	4013      	ands	r3, r2
 80062d6:	3301      	adds	r3, #1
 80062d8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80062da:	6879      	ldr	r1, [r7, #4]
 80062dc:	68b8      	ldr	r0, [r7, #8]
 80062de:	f7f9 ff13 	bl	8000108 <__udivsi3>
 80062e2:	0003      	movs	r3, r0
 80062e4:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 80062e6:	6a3b      	ldr	r3, [r7, #32]
}
 80062e8:	0018      	movs	r0, r3
 80062ea:	46bd      	mov	sp, r7
 80062ec:	b00a      	add	sp, #40	@ 0x28
 80062ee:	bd80      	pop	{r7, pc}
 80062f0:	40021000 	.word	0x40021000
 80062f4:	080086b0 	.word	0x080086b0
 80062f8:	00f42400 	.word	0x00f42400
 80062fc:	003d0900 	.word	0x003d0900

08006300 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006304:	4b02      	ldr	r3, [pc, #8]	@ (8006310 <HAL_RCC_GetHCLKFreq+0x10>)
 8006306:	681b      	ldr	r3, [r3, #0]
}
 8006308:	0018      	movs	r0, r3
 800630a:	46bd      	mov	sp, r7
 800630c:	bd80      	pop	{r7, pc}
 800630e:	46c0      	nop			@ (mov r8, r8)
 8006310:	20000000 	.word	0x20000000

08006314 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006314:	b580      	push	{r7, lr}
 8006316:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos] & 0x1FU));
 8006318:	f7ff fff2 	bl	8006300 <HAL_RCC_GetHCLKFreq>
 800631c:	0001      	movs	r1, r0
 800631e:	4b07      	ldr	r3, [pc, #28]	@ (800633c <HAL_RCC_GetPCLK1Freq+0x28>)
 8006320:	689b      	ldr	r3, [r3, #8]
 8006322:	0b1b      	lsrs	r3, r3, #12
 8006324:	2207      	movs	r2, #7
 8006326:	4013      	ands	r3, r2
 8006328:	4a05      	ldr	r2, [pc, #20]	@ (8006340 <HAL_RCC_GetPCLK1Freq+0x2c>)
 800632a:	5cd3      	ldrb	r3, [r2, r3]
 800632c:	001a      	movs	r2, r3
 800632e:	231f      	movs	r3, #31
 8006330:	4013      	ands	r3, r2
 8006332:	40d9      	lsrs	r1, r3
 8006334:	000b      	movs	r3, r1
}
 8006336:	0018      	movs	r0, r3
 8006338:	46bd      	mov	sp, r7
 800633a:	bd80      	pop	{r7, pc}
 800633c:	40021000 	.word	0x40021000
 8006340:	080086a8 	.word	0x080086a8

08006344 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSISRANGE_0 to RCC_MSISRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b086      	sub	sp, #24
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800634c:	2300      	movs	r3, #0
 800634e:	613b      	str	r3, [r7, #16]

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006350:	4b2f      	ldr	r3, [pc, #188]	@ (8006410 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8006352:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006354:	2380      	movs	r3, #128	@ 0x80
 8006356:	055b      	lsls	r3, r3, #21
 8006358:	4013      	ands	r3, r2
 800635a:	d004      	beq.n	8006366 <RCC_SetFlashLatencyFromMSIRange+0x22>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800635c:	f7ff fa12 	bl	8005784 <HAL_PWREx_GetVoltageRange>
 8006360:	0003      	movs	r3, r0
 8006362:	617b      	str	r3, [r7, #20]
 8006364:	e017      	b.n	8006396 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006366:	4b2a      	ldr	r3, [pc, #168]	@ (8006410 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8006368:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800636a:	4b29      	ldr	r3, [pc, #164]	@ (8006410 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 800636c:	2180      	movs	r1, #128	@ 0x80
 800636e:	0549      	lsls	r1, r1, #21
 8006370:	430a      	orrs	r2, r1
 8006372:	659a      	str	r2, [r3, #88]	@ 0x58
 8006374:	4b26      	ldr	r3, [pc, #152]	@ (8006410 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8006376:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006378:	2380      	movs	r3, #128	@ 0x80
 800637a:	055b      	lsls	r3, r3, #21
 800637c:	4013      	ands	r3, r2
 800637e:	60fb      	str	r3, [r7, #12]
 8006380:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006382:	f7ff f9ff 	bl	8005784 <HAL_PWREx_GetVoltageRange>
 8006386:	0003      	movs	r3, r0
 8006388:	617b      	str	r3, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800638a:	4b21      	ldr	r3, [pc, #132]	@ (8006410 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 800638c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800638e:	4b20      	ldr	r3, [pc, #128]	@ (8006410 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8006390:	4920      	ldr	r1, [pc, #128]	@ (8006414 <RCC_SetFlashLatencyFromMSIRange+0xd0>)
 8006392:	400a      	ands	r2, r1
 8006394:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  if (vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006396:	697a      	ldr	r2, [r7, #20]
 8006398:	2380      	movs	r3, #128	@ 0x80
 800639a:	009b      	lsls	r3, r3, #2
 800639c:	429a      	cmp	r2, r3
 800639e:	d111      	bne.n	80063c4 <RCC_SetFlashLatencyFromMSIRange+0x80>
  {
    if (msirange > RCC_MSIRANGE_8)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2b80      	cmp	r3, #128	@ 0x80
 80063a4:	d91c      	bls.n	80063e0 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_11)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2bb0      	cmp	r3, #176	@ 0xb0
 80063aa:	d902      	bls.n	80063b2 <RCC_SetFlashLatencyFromMSIRange+0x6e>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80063ac:	2302      	movs	r3, #2
 80063ae:	613b      	str	r3, [r7, #16]
 80063b0:	e016      	b.n	80063e0 <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else if (msirange > RCC_MSIRANGE_9)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2b90      	cmp	r3, #144	@ 0x90
 80063b6:	d902      	bls.n	80063be <RCC_SetFlashLatencyFromMSIRange+0x7a>
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80063b8:	2301      	movs	r3, #1
 80063ba:	613b      	str	r3, [r7, #16]
 80063bc:	e010      	b.n	80063e0 <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_0; /* 0WS */
 80063be:	2300      	movs	r3, #0
 80063c0:	613b      	str	r3, [r7, #16]
 80063c2:	e00d      	b.n	80063e0 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange >= RCC_MSIRANGE_8)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2b7f      	cmp	r3, #127	@ 0x7f
 80063c8:	d902      	bls.n	80063d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_2; /* 3WS */
 80063ca:	2302      	movs	r3, #2
 80063cc:	613b      	str	r3, [r7, #16]
 80063ce:	e007      	b.n	80063e0 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else if (msirange == RCC_MSIRANGE_7)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2b70      	cmp	r3, #112	@ 0x70
 80063d4:	d102      	bne.n	80063dc <RCC_SetFlashLatencyFromMSIRange+0x98>
    {
      /* MSI 8Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80063d6:	2301      	movs	r3, #1
 80063d8:	613b      	str	r3, [r7, #16]
 80063da:	e001      	b.n	80063e0 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else
    {
      /* MSI 16Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 80063dc:	2300      	movs	r3, #0
 80063de:	613b      	str	r3, [r7, #16]
    }
    /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80063e0:	4b0d      	ldr	r3, [pc, #52]	@ (8006418 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	2207      	movs	r2, #7
 80063e6:	4393      	bics	r3, r2
 80063e8:	0019      	movs	r1, r3
 80063ea:	4b0b      	ldr	r3, [pc, #44]	@ (8006418 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 80063ec:	693a      	ldr	r2, [r7, #16]
 80063ee:	430a      	orrs	r2, r1
 80063f0:	601a      	str	r2, [r3, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80063f2:	4b09      	ldr	r3, [pc, #36]	@ (8006418 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	2207      	movs	r2, #7
 80063f8:	4013      	ands	r3, r2
 80063fa:	693a      	ldr	r2, [r7, #16]
 80063fc:	429a      	cmp	r2, r3
 80063fe:	d001      	beq.n	8006404 <RCC_SetFlashLatencyFromMSIRange+0xc0>
  {
    return HAL_ERROR;
 8006400:	2301      	movs	r3, #1
 8006402:	e000      	b.n	8006406 <RCC_SetFlashLatencyFromMSIRange+0xc2>
  }

  return HAL_OK;
 8006404:	2300      	movs	r3, #0
}
 8006406:	0018      	movs	r0, r3
 8006408:	46bd      	mov	sp, r7
 800640a:	b006      	add	sp, #24
 800640c:	bd80      	pop	{r7, pc}
 800640e:	46c0      	nop			@ (mov r8, r8)
 8006410:	40021000 	.word	0x40021000
 8006414:	efffffff 	.word	0xefffffff
 8006418:	40022000 	.word	0x40022000

0800641c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b086      	sub	sp, #24
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006424:	2313      	movs	r3, #19
 8006426:	18fb      	adds	r3, r7, r3
 8006428:	2200      	movs	r2, #0
 800642a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800642c:	2312      	movs	r3, #18
 800642e:	18fb      	adds	r3, r7, r3
 8006430:	2200      	movs	r2, #0
 8006432:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681a      	ldr	r2, [r3, #0]
 8006438:	2380      	movs	r3, #128	@ 0x80
 800643a:	021b      	lsls	r3, r3, #8
 800643c:	4013      	ands	r3, r2
 800643e:	d100      	bne.n	8006442 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8006440:	e0b7      	b.n	80065b2 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006442:	2011      	movs	r0, #17
 8006444:	183b      	adds	r3, r7, r0
 8006446:	2200      	movs	r2, #0
 8006448:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800644a:	4b4c      	ldr	r3, [pc, #304]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800644c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800644e:	2380      	movs	r3, #128	@ 0x80
 8006450:	055b      	lsls	r3, r3, #21
 8006452:	4013      	ands	r3, r2
 8006454:	d110      	bne.n	8006478 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006456:	4b49      	ldr	r3, [pc, #292]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006458:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800645a:	4b48      	ldr	r3, [pc, #288]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800645c:	2180      	movs	r1, #128	@ 0x80
 800645e:	0549      	lsls	r1, r1, #21
 8006460:	430a      	orrs	r2, r1
 8006462:	659a      	str	r2, [r3, #88]	@ 0x58
 8006464:	4b45      	ldr	r3, [pc, #276]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006466:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006468:	2380      	movs	r3, #128	@ 0x80
 800646a:	055b      	lsls	r3, r3, #21
 800646c:	4013      	ands	r3, r2
 800646e:	60bb      	str	r3, [r7, #8]
 8006470:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006472:	183b      	adds	r3, r7, r0
 8006474:	2201      	movs	r2, #1
 8006476:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006478:	4b41      	ldr	r3, [pc, #260]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800647a:	681a      	ldr	r2, [r3, #0]
 800647c:	4b40      	ldr	r3, [pc, #256]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800647e:	2180      	movs	r1, #128	@ 0x80
 8006480:	0049      	lsls	r1, r1, #1
 8006482:	430a      	orrs	r2, r1
 8006484:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006486:	f7fe f95b 	bl	8004740 <HAL_GetTick>
 800648a:	0003      	movs	r3, r0
 800648c:	60fb      	str	r3, [r7, #12]

    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800648e:	e00b      	b.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006490:	f7fe f956 	bl	8004740 <HAL_GetTick>
 8006494:	0002      	movs	r2, r0
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	1ad3      	subs	r3, r2, r3
 800649a:	2b02      	cmp	r3, #2
 800649c:	d904      	bls.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800649e:	2313      	movs	r3, #19
 80064a0:	18fb      	adds	r3, r7, r3
 80064a2:	2203      	movs	r2, #3
 80064a4:	701a      	strb	r2, [r3, #0]
        break;
 80064a6:	e005      	b.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80064a8:	4b35      	ldr	r3, [pc, #212]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80064aa:	681a      	ldr	r2, [r3, #0]
 80064ac:	2380      	movs	r3, #128	@ 0x80
 80064ae:	005b      	lsls	r3, r3, #1
 80064b0:	4013      	ands	r3, r2
 80064b2:	d0ed      	beq.n	8006490 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80064b4:	2313      	movs	r3, #19
 80064b6:	18fb      	adds	r3, r7, r3
 80064b8:	781b      	ldrb	r3, [r3, #0]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d168      	bne.n	8006590 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80064be:	4a2f      	ldr	r2, [pc, #188]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064c0:	2390      	movs	r3, #144	@ 0x90
 80064c2:	58d2      	ldr	r2, [r2, r3]
 80064c4:	23c0      	movs	r3, #192	@ 0xc0
 80064c6:	009b      	lsls	r3, r3, #2
 80064c8:	4013      	ands	r3, r2
 80064ca:	617b      	str	r3, [r7, #20]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80064cc:	697b      	ldr	r3, [r7, #20]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d01f      	beq.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0xf6>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064d6:	697a      	ldr	r2, [r7, #20]
 80064d8:	429a      	cmp	r2, r3
 80064da:	d01a      	beq.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0xf6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80064dc:	4a27      	ldr	r2, [pc, #156]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064de:	2390      	movs	r3, #144	@ 0x90
 80064e0:	58d3      	ldr	r3, [r2, r3]
 80064e2:	4a28      	ldr	r2, [pc, #160]	@ (8006584 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80064e4:	4013      	ands	r3, r2
 80064e6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80064e8:	4a24      	ldr	r2, [pc, #144]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064ea:	2390      	movs	r3, #144	@ 0x90
 80064ec:	58d3      	ldr	r3, [r2, r3]
 80064ee:	4923      	ldr	r1, [pc, #140]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064f0:	2280      	movs	r2, #128	@ 0x80
 80064f2:	0252      	lsls	r2, r2, #9
 80064f4:	4313      	orrs	r3, r2
 80064f6:	2290      	movs	r2, #144	@ 0x90
 80064f8:	508b      	str	r3, [r1, r2]
        __HAL_RCC_BACKUPRESET_RELEASE();
 80064fa:	4a20      	ldr	r2, [pc, #128]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064fc:	2390      	movs	r3, #144	@ 0x90
 80064fe:	58d3      	ldr	r3, [r2, r3]
 8006500:	491e      	ldr	r1, [pc, #120]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006502:	4a21      	ldr	r2, [pc, #132]	@ (8006588 <HAL_RCCEx_PeriphCLKConfig+0x16c>)
 8006504:	4013      	ands	r3, r2
 8006506:	2290      	movs	r2, #144	@ 0x90
 8006508:	508b      	str	r3, [r1, r2]
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800650a:	491c      	ldr	r1, [pc, #112]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800650c:	2290      	movs	r2, #144	@ 0x90
 800650e:	697b      	ldr	r3, [r7, #20]
 8006510:	508b      	str	r3, [r1, r2]
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	2201      	movs	r2, #1
 8006516:	4013      	ands	r3, r2
 8006518:	d017      	beq.n	800654a <HAL_RCCEx_PeriphCLKConfig+0x12e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800651a:	f7fe f911 	bl	8004740 <HAL_GetTick>
 800651e:	0003      	movs	r3, r0
 8006520:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006522:	e00c      	b.n	800653e <HAL_RCCEx_PeriphCLKConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006524:	f7fe f90c 	bl	8004740 <HAL_GetTick>
 8006528:	0002      	movs	r2, r0
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	1ad3      	subs	r3, r2, r3
 800652e:	4a17      	ldr	r2, [pc, #92]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x170>)
 8006530:	4293      	cmp	r3, r2
 8006532:	d904      	bls.n	800653e <HAL_RCCEx_PeriphCLKConfig+0x122>
          {
            ret = HAL_TIMEOUT;
 8006534:	2313      	movs	r3, #19
 8006536:	18fb      	adds	r3, r7, r3
 8006538:	2203      	movs	r2, #3
 800653a:	701a      	strb	r2, [r3, #0]
            break;
 800653c:	e005      	b.n	800654a <HAL_RCCEx_PeriphCLKConfig+0x12e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800653e:	4a0f      	ldr	r2, [pc, #60]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006540:	2390      	movs	r3, #144	@ 0x90
 8006542:	58d3      	ldr	r3, [r2, r3]
 8006544:	2202      	movs	r2, #2
 8006546:	4013      	ands	r3, r2
 8006548:	d0ec      	beq.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0x108>
          }
        }
      }

      if (ret == HAL_OK)
 800654a:	2313      	movs	r3, #19
 800654c:	18fb      	adds	r3, r7, r3
 800654e:	781b      	ldrb	r3, [r3, #0]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d10b      	bne.n	800656c <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006554:	4a09      	ldr	r2, [pc, #36]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006556:	2390      	movs	r3, #144	@ 0x90
 8006558:	58d3      	ldr	r3, [r2, r3]
 800655a:	4a0a      	ldr	r2, [pc, #40]	@ (8006584 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800655c:	401a      	ands	r2, r3
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006562:	4906      	ldr	r1, [pc, #24]	@ (800657c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006564:	4313      	orrs	r3, r2
 8006566:	2290      	movs	r2, #144	@ 0x90
 8006568:	508b      	str	r3, [r1, r2]
 800656a:	e017      	b.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800656c:	2312      	movs	r3, #18
 800656e:	18fb      	adds	r3, r7, r3
 8006570:	2213      	movs	r2, #19
 8006572:	18ba      	adds	r2, r7, r2
 8006574:	7812      	ldrb	r2, [r2, #0]
 8006576:	701a      	strb	r2, [r3, #0]
 8006578:	e010      	b.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x180>
 800657a:	46c0      	nop			@ (mov r8, r8)
 800657c:	40021000 	.word	0x40021000
 8006580:	40007000 	.word	0x40007000
 8006584:	fffffcff 	.word	0xfffffcff
 8006588:	fffeffff 	.word	0xfffeffff
 800658c:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006590:	2312      	movs	r3, #18
 8006592:	18fb      	adds	r3, r7, r3
 8006594:	2213      	movs	r2, #19
 8006596:	18ba      	adds	r2, r7, r2
 8006598:	7812      	ldrb	r2, [r2, #0]
 800659a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800659c:	2311      	movs	r3, #17
 800659e:	18fb      	adds	r3, r7, r3
 80065a0:	781b      	ldrb	r3, [r3, #0]
 80065a2:	2b01      	cmp	r3, #1
 80065a4:	d105      	bne.n	80065b2 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80065a6:	4ba4      	ldr	r3, [pc, #656]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80065a8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80065aa:	4ba3      	ldr	r3, [pc, #652]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80065ac:	49a3      	ldr	r1, [pc, #652]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x420>)
 80065ae:	400a      	ands	r2, r1
 80065b0:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	2201      	movs	r2, #1
 80065b8:	4013      	ands	r3, r2
 80065ba:	d00b      	beq.n	80065d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80065bc:	4a9e      	ldr	r2, [pc, #632]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80065be:	2388      	movs	r3, #136	@ 0x88
 80065c0:	58d3      	ldr	r3, [r2, r3]
 80065c2:	2203      	movs	r2, #3
 80065c4:	4393      	bics	r3, r2
 80065c6:	001a      	movs	r2, r3
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	499a      	ldr	r1, [pc, #616]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80065ce:	4313      	orrs	r3, r2
 80065d0:	2288      	movs	r2, #136	@ 0x88
 80065d2:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	2202      	movs	r2, #2
 80065da:	4013      	ands	r3, r2
 80065dc:	d00b      	beq.n	80065f6 <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80065de:	4a96      	ldr	r2, [pc, #600]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80065e0:	2388      	movs	r3, #136	@ 0x88
 80065e2:	58d3      	ldr	r3, [r2, r3]
 80065e4:	220c      	movs	r2, #12
 80065e6:	4393      	bics	r3, r2
 80065e8:	001a      	movs	r2, r3
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	689b      	ldr	r3, [r3, #8]
 80065ee:	4992      	ldr	r1, [pc, #584]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80065f0:	4313      	orrs	r3, r2
 80065f2:	2288      	movs	r2, #136	@ 0x88
 80065f4:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	2210      	movs	r2, #16
 80065fc:	4013      	ands	r3, r2
 80065fe:	d00a      	beq.n	8006616 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006600:	4a8d      	ldr	r2, [pc, #564]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8006602:	2388      	movs	r3, #136	@ 0x88
 8006604:	58d3      	ldr	r3, [r2, r3]
 8006606:	4a8e      	ldr	r2, [pc, #568]	@ (8006840 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8006608:	401a      	ands	r2, r3
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	695b      	ldr	r3, [r3, #20]
 800660e:	498a      	ldr	r1, [pc, #552]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8006610:	4313      	orrs	r3, r2
 8006612:	2288      	movs	r2, #136	@ 0x88
 8006614:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	2208      	movs	r2, #8
 800661c:	4013      	ands	r3, r2
 800661e:	d00a      	beq.n	8006636 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART2 clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8006620:	4a85      	ldr	r2, [pc, #532]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8006622:	2388      	movs	r3, #136	@ 0x88
 8006624:	58d3      	ldr	r3, [r2, r3]
 8006626:	4a87      	ldr	r2, [pc, #540]	@ (8006844 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 8006628:	401a      	ands	r2, r3
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	691b      	ldr	r3, [r3, #16]
 800662e:	4982      	ldr	r1, [pc, #520]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8006630:	4313      	orrs	r3, r2
 8006632:	2288      	movs	r2, #136	@ 0x88
 8006634:	508b      	str	r3, [r1, r2]
  }
#if defined (LPUART3)
  /*-------------------------- LPUART3 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART3) == RCC_PERIPHCLK_LPUART3)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	2204      	movs	r2, #4
 800663c:	4013      	ands	r3, r2
 800663e:	d00b      	beq.n	8006658 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART3CLKSOURCE(PeriphClkInit->Lpuart3ClockSelection));

    /* Configure the LPUART3 clock source */
    __HAL_RCC_LPUART3_CONFIG(PeriphClkInit->Lpuart3ClockSelection);
 8006640:	4a7d      	ldr	r2, [pc, #500]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8006642:	2388      	movs	r3, #136	@ 0x88
 8006644:	58d3      	ldr	r3, [r2, r3]
 8006646:	22c0      	movs	r2, #192	@ 0xc0
 8006648:	4393      	bics	r3, r2
 800664a:	001a      	movs	r2, r3
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	68db      	ldr	r3, [r3, #12]
 8006650:	4979      	ldr	r1, [pc, #484]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8006652:	4313      	orrs	r3, r2
 8006654:	2288      	movs	r2, #136	@ 0x88
 8006656:	508b      	str	r3, [r1, r2]
  }
#endif /* LPUART3 */
  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	2220      	movs	r2, #32
 800665e:	4013      	ands	r3, r2
 8006660:	d00a      	beq.n	8006678 <HAL_RCCEx_PeriphCLKConfig+0x25c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006662:	4a75      	ldr	r2, [pc, #468]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8006664:	2388      	movs	r3, #136	@ 0x88
 8006666:	58d3      	ldr	r3, [r2, r3]
 8006668:	4a77      	ldr	r2, [pc, #476]	@ (8006848 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800666a:	401a      	ands	r2, r3
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	699b      	ldr	r3, [r3, #24]
 8006670:	4971      	ldr	r1, [pc, #452]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8006672:	4313      	orrs	r3, r2
 8006674:	2288      	movs	r2, #136	@ 0x88
 8006676:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	2240      	movs	r2, #64	@ 0x40
 800667e:	4013      	ands	r3, r2
 8006680:	d00a      	beq.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006682:	4a6d      	ldr	r2, [pc, #436]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8006684:	2388      	movs	r3, #136	@ 0x88
 8006686:	58d3      	ldr	r3, [r2, r3]
 8006688:	4a70      	ldr	r2, [pc, #448]	@ (800684c <HAL_RCCEx_PeriphCLKConfig+0x430>)
 800668a:	401a      	ands	r2, r3
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	69db      	ldr	r3, [r3, #28]
 8006690:	4969      	ldr	r1, [pc, #420]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8006692:	4313      	orrs	r3, r2
 8006694:	2288      	movs	r2, #136	@ 0x88
 8006696:	508b      	str	r3, [r1, r2]
  }

  /*----------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	2280      	movs	r2, #128	@ 0x80
 800669e:	4013      	ands	r3, r2
 80066a0:	d00a      	beq.n	80066b8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80066a2:	4a65      	ldr	r2, [pc, #404]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80066a4:	2388      	movs	r3, #136	@ 0x88
 80066a6:	58d3      	ldr	r3, [r2, r3]
 80066a8:	4a69      	ldr	r2, [pc, #420]	@ (8006850 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80066aa:	401a      	ands	r2, r3
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6a1b      	ldr	r3, [r3, #32]
 80066b0:	4961      	ldr	r1, [pc, #388]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80066b2:	4313      	orrs	r3, r2
 80066b4:	2288      	movs	r2, #136	@ 0x88
 80066b6:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681a      	ldr	r2, [r3, #0]
 80066bc:	2380      	movs	r3, #128	@ 0x80
 80066be:	005b      	lsls	r3, r3, #1
 80066c0:	4013      	ands	r3, r2
 80066c2:	d00a      	beq.n	80066da <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80066c4:	4a5c      	ldr	r2, [pc, #368]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80066c6:	2388      	movs	r3, #136	@ 0x88
 80066c8:	58d3      	ldr	r3, [r2, r3]
 80066ca:	4a62      	ldr	r2, [pc, #392]	@ (8006854 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80066cc:	401a      	ands	r2, r3
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066d2:	4959      	ldr	r1, [pc, #356]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80066d4:	4313      	orrs	r3, r2
 80066d6:	2288      	movs	r2, #136	@ 0x88
 80066d8:	508b      	str	r3, [r1, r2]
  }
#if defined (LPTIM3)
  /*----------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681a      	ldr	r2, [r3, #0]
 80066de:	2380      	movs	r3, #128	@ 0x80
 80066e0:	009b      	lsls	r3, r3, #2
 80066e2:	4013      	ands	r3, r2
 80066e4:	d00a      	beq.n	80066fc <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 80066e6:	4a54      	ldr	r2, [pc, #336]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80066e8:	2388      	movs	r3, #136	@ 0x88
 80066ea:	58d3      	ldr	r3, [r2, r3]
 80066ec:	4a5a      	ldr	r2, [pc, #360]	@ (8006858 <HAL_RCCEx_PeriphCLKConfig+0x43c>)
 80066ee:	401a      	ands	r2, r3
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066f4:	4950      	ldr	r1, [pc, #320]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80066f6:	4313      	orrs	r3, r2
 80066f8:	2288      	movs	r2, #136	@ 0x88
 80066fa:	508b      	str	r3, [r1, r2]
  }
#endif /* LPTIM3 */
  /*-------------------------- ADC clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681a      	ldr	r2, [r3, #0]
 8006700:	2380      	movs	r3, #128	@ 0x80
 8006702:	01db      	lsls	r3, r3, #7
 8006704:	4013      	ands	r3, r2
 8006706:	d017      	beq.n	8006738 <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLP)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800670c:	2380      	movs	r3, #128	@ 0x80
 800670e:	055b      	lsls	r3, r3, #21
 8006710:	429a      	cmp	r2, r3
 8006712:	d106      	bne.n	8006722 <HAL_RCCEx_PeriphCLKConfig+0x306>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVP);
 8006714:	4b48      	ldr	r3, [pc, #288]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8006716:	68da      	ldr	r2, [r3, #12]
 8006718:	4b47      	ldr	r3, [pc, #284]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800671a:	2180      	movs	r1, #128	@ 0x80
 800671c:	0249      	lsls	r1, r1, #9
 800671e:	430a      	orrs	r2, r1
 8006720:	60da      	str	r2, [r3, #12]
    }
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006722:	4a45      	ldr	r2, [pc, #276]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8006724:	2388      	movs	r3, #136	@ 0x88
 8006726:	58d3      	ldr	r3, [r2, r3]
 8006728:	4a4c      	ldr	r2, [pc, #304]	@ (800685c <HAL_RCCEx_PeriphCLKConfig+0x440>)
 800672a:	401a      	ands	r2, r3
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006730:	4941      	ldr	r1, [pc, #260]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8006732:	4313      	orrs	r3, r2
 8006734:	2288      	movs	r2, #136	@ 0x88
 8006736:	508b      	str	r3, [r1, r2]
  }
#if defined (USB_DRD_FS)
  /*-------------------------- USB clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681a      	ldr	r2, [r3, #0]
 800673c:	2380      	movs	r3, #128	@ 0x80
 800673e:	015b      	lsls	r3, r3, #5
 8006740:	4013      	ands	r3, r2
 8006742:	d017      	beq.n	8006774 <HAL_RCCEx_PeriphCLKConfig+0x358>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLQ)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006748:	2380      	movs	r3, #128	@ 0x80
 800674a:	051b      	lsls	r3, r3, #20
 800674c:	429a      	cmp	r2, r3
 800674e:	d106      	bne.n	800675e <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8006750:	4b39      	ldr	r3, [pc, #228]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8006752:	68da      	ldr	r2, [r3, #12]
 8006754:	4b38      	ldr	r3, [pc, #224]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8006756:	2180      	movs	r1, #128	@ 0x80
 8006758:	0449      	lsls	r1, r1, #17
 800675a:	430a      	orrs	r2, r1
 800675c:	60da      	str	r2, [r3, #12]
    }
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800675e:	4a36      	ldr	r2, [pc, #216]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8006760:	2388      	movs	r3, #136	@ 0x88
 8006762:	58d3      	ldr	r3, [r2, r3]
 8006764:	4a3e      	ldr	r2, [pc, #248]	@ (8006860 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8006766:	401a      	ands	r2, r3
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800676c:	4932      	ldr	r1, [pc, #200]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800676e:	4313      	orrs	r3, r2
 8006770:	2288      	movs	r2, #136	@ 0x88
 8006772:	508b      	str	r3, [r1, r2]

  }
#endif /* USB_DRD_FS */
  /*-------------------------- RNG clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681a      	ldr	r2, [r3, #0]
 8006778:	2380      	movs	r3, #128	@ 0x80
 800677a:	019b      	lsls	r3, r3, #6
 800677c:	4013      	ands	r3, r2
 800677e:	d017      	beq.n	80067b0 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLQ)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006784:	2380      	movs	r3, #128	@ 0x80
 8006786:	051b      	lsls	r3, r3, #20
 8006788:	429a      	cmp	r2, r3
 800678a:	d106      	bne.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x37e>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 800678c:	4b2a      	ldr	r3, [pc, #168]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800678e:	68da      	ldr	r2, [r3, #12]
 8006790:	4b29      	ldr	r3, [pc, #164]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8006792:	2180      	movs	r1, #128	@ 0x80
 8006794:	0449      	lsls	r1, r1, #17
 8006796:	430a      	orrs	r2, r1
 8006798:	60da      	str	r2, [r3, #12]
    }
    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800679a:	4a27      	ldr	r2, [pc, #156]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800679c:	2388      	movs	r3, #136	@ 0x88
 800679e:	58d3      	ldr	r3, [r2, r3]
 80067a0:	4a2f      	ldr	r2, [pc, #188]	@ (8006860 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80067a2:	401a      	ands	r2, r3
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067a8:	4923      	ldr	r1, [pc, #140]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80067aa:	4313      	orrs	r3, r2
 80067ac:	2288      	movs	r2, #136	@ 0x88
 80067ae:	508b      	str	r3, [r1, r2]

  }
  /*-------------------------- TIM1 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681a      	ldr	r2, [r3, #0]
 80067b4:	2380      	movs	r3, #128	@ 0x80
 80067b6:	00db      	lsls	r3, r3, #3
 80067b8:	4013      	ands	r3, r2
 80067ba:	d017      	beq.n	80067ec <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {

    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLLQ)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067c0:	2380      	movs	r3, #128	@ 0x80
 80067c2:	045b      	lsls	r3, r3, #17
 80067c4:	429a      	cmp	r2, r3
 80067c6:	d106      	bne.n	80067d6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 80067c8:	4b1b      	ldr	r3, [pc, #108]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80067ca:	68da      	ldr	r2, [r3, #12]
 80067cc:	4b1a      	ldr	r3, [pc, #104]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80067ce:	2180      	movs	r1, #128	@ 0x80
 80067d0:	0449      	lsls	r1, r1, #17
 80067d2:	430a      	orrs	r2, r1
 80067d4:	60da      	str	r2, [r3, #12]
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80067d6:	4a18      	ldr	r2, [pc, #96]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80067d8:	2388      	movs	r3, #136	@ 0x88
 80067da:	58d3      	ldr	r3, [r2, r3]
 80067dc:	4a21      	ldr	r2, [pc, #132]	@ (8006864 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 80067de:	401a      	ands	r2, r3
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067e4:	4914      	ldr	r1, [pc, #80]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80067e6:	4313      	orrs	r3, r2
 80067e8:	2288      	movs	r2, #136	@ 0x88
 80067ea:	508b      	str	r3, [r1, r2]

  }
  /*-------------------------- TIM15 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681a      	ldr	r2, [r3, #0]
 80067f0:	2380      	movs	r3, #128	@ 0x80
 80067f2:	011b      	lsls	r3, r3, #4
 80067f4:	4013      	ands	r3, r2
 80067f6:	d017      	beq.n	8006828 <HAL_RCCEx_PeriphCLKConfig+0x40c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLLQ)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80067fc:	2380      	movs	r3, #128	@ 0x80
 80067fe:	049b      	lsls	r3, r3, #18
 8006800:	429a      	cmp	r2, r3
 8006802:	d106      	bne.n	8006812 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8006804:	4b0c      	ldr	r3, [pc, #48]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8006806:	68da      	ldr	r2, [r3, #12]
 8006808:	4b0b      	ldr	r3, [pc, #44]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800680a:	2180      	movs	r1, #128	@ 0x80
 800680c:	0449      	lsls	r1, r1, #17
 800680e:	430a      	orrs	r2, r1
 8006810:	60da      	str	r2, [r3, #12]
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8006812:	4a09      	ldr	r2, [pc, #36]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8006814:	2388      	movs	r3, #136	@ 0x88
 8006816:	58d3      	ldr	r3, [r2, r3]
 8006818:	4a12      	ldr	r2, [pc, #72]	@ (8006864 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800681a:	401a      	ands	r2, r3
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006820:	4905      	ldr	r1, [pc, #20]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8006822:	4313      	orrs	r3, r2
 8006824:	2288      	movs	r2, #136	@ 0x88
 8006826:	508b      	str	r3, [r1, r2]

  }

  return status;
 8006828:	2312      	movs	r3, #18
 800682a:	18fb      	adds	r3, r7, r3
 800682c:	781b      	ldrb	r3, [r3, #0]
}
 800682e:	0018      	movs	r0, r3
 8006830:	46bd      	mov	sp, r7
 8006832:	b006      	add	sp, #24
 8006834:	bd80      	pop	{r7, pc}
 8006836:	46c0      	nop			@ (mov r8, r8)
 8006838:	40021000 	.word	0x40021000
 800683c:	efffffff 	.word	0xefffffff
 8006840:	fffff3ff 	.word	0xfffff3ff
 8006844:	fffffcff 	.word	0xfffffcff
 8006848:	ffffcfff 	.word	0xffffcfff
 800684c:	fffcffff 	.word	0xfffcffff
 8006850:	fff3ffff 	.word	0xfff3ffff
 8006854:	ffcfffff 	.word	0xffcfffff
 8006858:	ff3fffff 	.word	0xff3fffff
 800685c:	cfffffff 	.word	0xcfffffff
 8006860:	f3ffffff 	.word	0xf3ffffff
 8006864:	feffffff 	.word	0xfeffffff

08006868 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_TIM1  TIM1 peripheral clock (only for devices with TIM1)
  *            @arg @ref RCC_PERIPHCLK_TIM15  TIM15 peripheral clock (only for devices with TIM15)
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006868:	b590      	push	{r4, r7, lr}
 800686a:	b089      	sub	sp, #36	@ 0x24
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8006870:	2300      	movs	r3, #0
 8006872:	61fb      	str	r3, [r7, #28]
  PLL_ClocksTypeDef pll_freq;
  uint32_t msirange;
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8006874:	687a      	ldr	r2, [r7, #4]
 8006876:	2380      	movs	r3, #128	@ 0x80
 8006878:	021b      	lsls	r3, r3, #8
 800687a:	429a      	cmp	r2, r3
 800687c:	d154      	bne.n	8006928 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
  {
    /* Get the current RCC_PERIPHCLK_RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800687e:	4ad5      	ldr	r2, [pc, #852]	@ (8006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8006880:	2390      	movs	r3, #144	@ 0x90
 8006882:	58d2      	ldr	r2, [r2, r3]
 8006884:	23c0      	movs	r3, #192	@ 0xc0
 8006886:	009b      	lsls	r3, r3, #2
 8006888:	4013      	ands	r3, r2
 800688a:	617b      	str	r3, [r7, #20]

    switch (srcclk)
 800688c:	697a      	ldr	r2, [r7, #20]
 800688e:	23c0      	movs	r3, #192	@ 0xc0
 8006890:	009b      	lsls	r3, r3, #2
 8006892:	429a      	cmp	r2, r3
 8006894:	d039      	beq.n	800690a <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
 8006896:	697a      	ldr	r2, [r7, #20]
 8006898:	23c0      	movs	r3, #192	@ 0xc0
 800689a:	009b      	lsls	r3, r3, #2
 800689c:	429a      	cmp	r2, r3
 800689e:	d901      	bls.n	80068a4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 80068a0:	f000 fd1a 	bl	80072d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 80068a4:	697a      	ldr	r2, [r7, #20]
 80068a6:	2380      	movs	r3, #128	@ 0x80
 80068a8:	005b      	lsls	r3, r3, #1
 80068aa:	429a      	cmp	r2, r3
 80068ac:	d006      	beq.n	80068bc <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 80068ae:	697a      	ldr	r2, [r7, #20]
 80068b0:	2380      	movs	r3, #128	@ 0x80
 80068b2:	009b      	lsls	r3, r3, #2
 80068b4:	429a      	cmp	r2, r3
 80068b6:	d00f      	beq.n	80068d8 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          frequency = HSE_VALUE / 32U;
        }
        break;
      default:
        /* No clock source, frequency default init at 0 */
        break;
 80068b8:	f000 fd0e 	bl	80072d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80068bc:	4ac5      	ldr	r2, [pc, #788]	@ (8006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 80068be:	2390      	movs	r3, #144	@ 0x90
 80068c0:	58d3      	ldr	r3, [r2, r3]
 80068c2:	2202      	movs	r2, #2
 80068c4:	4013      	ands	r3, r2
 80068c6:	2b02      	cmp	r3, #2
 80068c8:	d001      	beq.n	80068ce <HAL_RCCEx_GetPeriphCLKFreq+0x66>
 80068ca:	f000 fd07 	bl	80072dc <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
          frequency = LSE_VALUE;
 80068ce:	2380      	movs	r3, #128	@ 0x80
 80068d0:	021b      	lsls	r3, r3, #8
 80068d2:	61fb      	str	r3, [r7, #28]
        break;
 80068d4:	f000 fd02 	bl	80072dc <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
        if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80068d8:	4abe      	ldr	r2, [pc, #760]	@ (8006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 80068da:	2394      	movs	r3, #148	@ 0x94
 80068dc:	58d3      	ldr	r3, [r2, r3]
 80068de:	2202      	movs	r2, #2
 80068e0:	4013      	ands	r3, r2
 80068e2:	2b02      	cmp	r3, #2
 80068e4:	d001      	beq.n	80068ea <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 80068e6:	f000 fcfb 	bl	80072e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
          if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 80068ea:	4aba      	ldr	r2, [pc, #744]	@ (8006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 80068ec:	2394      	movs	r3, #148	@ 0x94
 80068ee:	58d3      	ldr	r3, [r2, r3]
 80068f0:	2204      	movs	r2, #4
 80068f2:	4013      	ands	r3, r2
 80068f4:	2b04      	cmp	r3, #4
 80068f6:	d103      	bne.n	8006900 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            frequency = LSI_VALUE / 128U;
 80068f8:	23fa      	movs	r3, #250	@ 0xfa
 80068fa:	61fb      	str	r3, [r7, #28]
        break;
 80068fc:	f000 fcf0 	bl	80072e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
            frequency = LSI_VALUE;
 8006900:	23fa      	movs	r3, #250	@ 0xfa
 8006902:	01db      	lsls	r3, r3, #7
 8006904:	61fb      	str	r3, [r7, #28]
        break;
 8006906:	f000 fceb 	bl	80072e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800690a:	4bb2      	ldr	r3, [pc, #712]	@ (8006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 800690c:	681a      	ldr	r2, [r3, #0]
 800690e:	2380      	movs	r3, #128	@ 0x80
 8006910:	029b      	lsls	r3, r3, #10
 8006912:	401a      	ands	r2, r3
 8006914:	2380      	movs	r3, #128	@ 0x80
 8006916:	029b      	lsls	r3, r3, #10
 8006918:	429a      	cmp	r2, r3
 800691a:	d001      	beq.n	8006920 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
 800691c:	f000 fce2 	bl	80072e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa7c>
          frequency = HSE_VALUE / 32U;
 8006920:	4bad      	ldr	r3, [pc, #692]	@ (8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x370>)
 8006922:	61fb      	str	r3, [r7, #28]
        break;
 8006924:	f000 fcde 	bl	80072e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa7c>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8006928:	687a      	ldr	r2, [r7, #4]
 800692a:	2380      	movs	r3, #128	@ 0x80
 800692c:	029b      	lsls	r3, r3, #10
 800692e:	429a      	cmp	r2, r3
 8006930:	d100      	bne.n	8006934 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8006932:	e11a      	b.n	8006b6a <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 8006934:	687a      	ldr	r2, [r7, #4]
 8006936:	2380      	movs	r3, #128	@ 0x80
 8006938:	029b      	lsls	r3, r3, #10
 800693a:	429a      	cmp	r2, r3
 800693c:	d901      	bls.n	8006942 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800693e:	f000 fcd3 	bl	80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8006942:	687a      	ldr	r2, [r7, #4]
 8006944:	2380      	movs	r3, #128	@ 0x80
 8006946:	025b      	lsls	r3, r3, #9
 8006948:	429a      	cmp	r2, r3
 800694a:	d100      	bne.n	800694e <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 800694c:	e10d      	b.n	8006b6a <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 800694e:	687a      	ldr	r2, [r7, #4]
 8006950:	2380      	movs	r3, #128	@ 0x80
 8006952:	025b      	lsls	r3, r3, #9
 8006954:	429a      	cmp	r2, r3
 8006956:	d901      	bls.n	800695c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8006958:	f000 fcc6 	bl	80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 800695c:	687a      	ldr	r2, [r7, #4]
 800695e:	2380      	movs	r3, #128	@ 0x80
 8006960:	01db      	lsls	r3, r3, #7
 8006962:	429a      	cmp	r2, r3
 8006964:	d100      	bne.n	8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8006966:	e1eb      	b.n	8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
 8006968:	687a      	ldr	r2, [r7, #4]
 800696a:	2380      	movs	r3, #128	@ 0x80
 800696c:	01db      	lsls	r3, r3, #7
 800696e:	429a      	cmp	r2, r3
 8006970:	d901      	bls.n	8006976 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8006972:	f000 fcb9 	bl	80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8006976:	687a      	ldr	r2, [r7, #4]
 8006978:	2380      	movs	r3, #128	@ 0x80
 800697a:	019b      	lsls	r3, r3, #6
 800697c:	429a      	cmp	r2, r3
 800697e:	d101      	bne.n	8006984 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
 8006980:	f000 fc50 	bl	8007224 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
 8006984:	687a      	ldr	r2, [r7, #4]
 8006986:	2380      	movs	r3, #128	@ 0x80
 8006988:	019b      	lsls	r3, r3, #6
 800698a:	429a      	cmp	r2, r3
 800698c:	d901      	bls.n	8006992 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 800698e:	f000 fcab 	bl	80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8006992:	687a      	ldr	r2, [r7, #4]
 8006994:	2380      	movs	r3, #128	@ 0x80
 8006996:	015b      	lsls	r3, r3, #5
 8006998:	429a      	cmp	r2, r3
 800699a:	d101      	bne.n	80069a0 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800699c:	f000 fbe2 	bl	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x8fc>
 80069a0:	687a      	ldr	r2, [r7, #4]
 80069a2:	2380      	movs	r3, #128	@ 0x80
 80069a4:	015b      	lsls	r3, r3, #5
 80069a6:	429a      	cmp	r2, r3
 80069a8:	d901      	bls.n	80069ae <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80069aa:	f000 fc9d 	bl	80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 80069ae:	687a      	ldr	r2, [r7, #4]
 80069b0:	2380      	movs	r3, #128	@ 0x80
 80069b2:	011b      	lsls	r3, r3, #4
 80069b4:	429a      	cmp	r2, r3
 80069b6:	d101      	bne.n	80069bc <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 80069b8:	f000 fba9 	bl	800710e <HAL_RCCEx_GetPeriphCLKFreq+0x8a6>
 80069bc:	687a      	ldr	r2, [r7, #4]
 80069be:	2380      	movs	r3, #128	@ 0x80
 80069c0:	011b      	lsls	r3, r3, #4
 80069c2:	429a      	cmp	r2, r3
 80069c4:	d901      	bls.n	80069ca <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 80069c6:	f000 fc8f 	bl	80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 80069ca:	687a      	ldr	r2, [r7, #4]
 80069cc:	2380      	movs	r3, #128	@ 0x80
 80069ce:	00db      	lsls	r3, r3, #3
 80069d0:	429a      	cmp	r2, r3
 80069d2:	d101      	bne.n	80069d8 <HAL_RCCEx_GetPeriphCLKFreq+0x170>
 80069d4:	f000 fb70 	bl	80070b8 <HAL_RCCEx_GetPeriphCLKFreq+0x850>
 80069d8:	687a      	ldr	r2, [r7, #4]
 80069da:	2380      	movs	r3, #128	@ 0x80
 80069dc:	00db      	lsls	r3, r3, #3
 80069de:	429a      	cmp	r2, r3
 80069e0:	d901      	bls.n	80069e6 <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
 80069e2:	f000 fc81 	bl	80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 80069e6:	687a      	ldr	r2, [r7, #4]
 80069e8:	2380      	movs	r3, #128	@ 0x80
 80069ea:	009b      	lsls	r3, r3, #2
 80069ec:	429a      	cmp	r2, r3
 80069ee:	d100      	bne.n	80069f2 <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
 80069f0:	e305      	b.n	8006ffe <HAL_RCCEx_GetPeriphCLKFreq+0x796>
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	2380      	movs	r3, #128	@ 0x80
 80069f6:	009b      	lsls	r3, r3, #2
 80069f8:	429a      	cmp	r2, r3
 80069fa:	d901      	bls.n	8006a00 <HAL_RCCEx_GetPeriphCLKFreq+0x198>
 80069fc:	f000 fc74 	bl	80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8006a00:	687a      	ldr	r2, [r7, #4]
 8006a02:	2380      	movs	r3, #128	@ 0x80
 8006a04:	005b      	lsls	r3, r3, #1
 8006a06:	429a      	cmp	r2, r3
 8006a08:	d100      	bne.n	8006a0c <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8006a0a:	e29b      	b.n	8006f44 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
 8006a0c:	687a      	ldr	r2, [r7, #4]
 8006a0e:	2380      	movs	r3, #128	@ 0x80
 8006a10:	005b      	lsls	r3, r3, #1
 8006a12:	429a      	cmp	r2, r3
 8006a14:	d901      	bls.n	8006a1a <HAL_RCCEx_GetPeriphCLKFreq+0x1b2>
 8006a16:	f000 fc67 	bl	80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2b80      	cmp	r3, #128	@ 0x80
 8006a1e:	d100      	bne.n	8006a22 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba>
 8006a20:	e22f      	b.n	8006e82 <HAL_RCCEx_GetPeriphCLKFreq+0x61a>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2b80      	cmp	r3, #128	@ 0x80
 8006a26:	d901      	bls.n	8006a2c <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>
 8006a28:	f000 fc5e 	bl	80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2b20      	cmp	r3, #32
 8006a30:	d80f      	bhi.n	8006a52 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d101      	bne.n	8006a3c <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>
 8006a38:	f000 fc56 	bl	80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2b20      	cmp	r3, #32
 8006a40:	d901      	bls.n	8006a46 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
 8006a42:	f000 fc51 	bl	80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	009a      	lsls	r2, r3, #2
 8006a4a:	4b64      	ldr	r3, [pc, #400]	@ (8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x374>)
 8006a4c:	18d3      	adds	r3, r2, r3
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	469f      	mov	pc, r3
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	2b40      	cmp	r3, #64	@ 0x40
 8006a56:	d100      	bne.n	8006a5a <HAL_RCCEx_GetPeriphCLKFreq+0x1f2>
 8006a58:	e1df      	b.n	8006e1a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
            break;
        }
        break;
      }
      default:
        break;
 8006a5a:	f000 fc45 	bl	80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8006a5e:	4a5d      	ldr	r2, [pc, #372]	@ (8006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8006a60:	2388      	movs	r3, #136	@ 0x88
 8006a62:	58d3      	ldr	r3, [r2, r3]
 8006a64:	2203      	movs	r2, #3
 8006a66:	4013      	ands	r3, r2
 8006a68:	617b      	str	r3, [r7, #20]
 8006a6a:	697b      	ldr	r3, [r7, #20]
 8006a6c:	2b03      	cmp	r3, #3
 8006a6e:	d025      	beq.n	8006abc <HAL_RCCEx_GetPeriphCLKFreq+0x254>
 8006a70:	697b      	ldr	r3, [r7, #20]
 8006a72:	2b03      	cmp	r3, #3
 8006a74:	d82d      	bhi.n	8006ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	2b02      	cmp	r3, #2
 8006a7a:	d013      	beq.n	8006aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x23c>
 8006a7c:	697b      	ldr	r3, [r7, #20]
 8006a7e:	2b02      	cmp	r3, #2
 8006a80:	d827      	bhi.n	8006ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8006a82:	697b      	ldr	r3, [r7, #20]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d003      	beq.n	8006a90 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
 8006a88:	697b      	ldr	r3, [r7, #20]
 8006a8a:	2b01      	cmp	r3, #1
 8006a8c:	d005      	beq.n	8006a9a <HAL_RCCEx_GetPeriphCLKFreq+0x232>
            break;
 8006a8e:	e020      	b.n	8006ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
            frequency = HAL_RCC_GetPCLK1Freq();
 8006a90:	f7ff fc40 	bl	8006314 <HAL_RCC_GetPCLK1Freq>
 8006a94:	0003      	movs	r3, r0
 8006a96:	61fb      	str	r3, [r7, #28]
            break;
 8006a98:	e022      	b.n	8006ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
            frequency = HAL_RCC_GetSysClockFreq();
 8006a9a:	f7ff fb95 	bl	80061c8 <HAL_RCC_GetSysClockFreq>
 8006a9e:	0003      	movs	r3, r0
 8006aa0:	61fb      	str	r3, [r7, #28]
            break;
 8006aa2:	e01d      	b.n	8006ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006aa4:	4b4b      	ldr	r3, [pc, #300]	@ (8006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8006aa6:	681a      	ldr	r2, [r3, #0]
 8006aa8:	2380      	movs	r3, #128	@ 0x80
 8006aaa:	00db      	lsls	r3, r3, #3
 8006aac:	401a      	ands	r2, r3
 8006aae:	2380      	movs	r3, #128	@ 0x80
 8006ab0:	00db      	lsls	r3, r3, #3
 8006ab2:	429a      	cmp	r2, r3
 8006ab4:	d110      	bne.n	8006ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
              frequency = HSI_VALUE;
 8006ab6:	4b4a      	ldr	r3, [pc, #296]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x378>)
 8006ab8:	61fb      	str	r3, [r7, #28]
            break;
 8006aba:	e00d      	b.n	8006ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006abc:	4a45      	ldr	r2, [pc, #276]	@ (8006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8006abe:	2390      	movs	r3, #144	@ 0x90
 8006ac0:	58d3      	ldr	r3, [r2, r3]
 8006ac2:	2202      	movs	r2, #2
 8006ac4:	4013      	ands	r3, r2
 8006ac6:	2b02      	cmp	r3, #2
 8006ac8:	d109      	bne.n	8006ade <HAL_RCCEx_GetPeriphCLKFreq+0x276>
              frequency = LSE_VALUE;
 8006aca:	2380      	movs	r3, #128	@ 0x80
 8006acc:	021b      	lsls	r3, r3, #8
 8006ace:	61fb      	str	r3, [r7, #28]
            break;
 8006ad0:	e005      	b.n	8006ade <HAL_RCCEx_GetPeriphCLKFreq+0x276>
            break;
 8006ad2:	46c0      	nop			@ (mov r8, r8)
 8006ad4:	f000 fc09 	bl	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8006ad8:	46c0      	nop			@ (mov r8, r8)
 8006ada:	f000 fc06 	bl	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8006ade:	46c0      	nop			@ (mov r8, r8)
        break;
 8006ae0:	f000 fc03 	bl	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8006ae4:	4a3b      	ldr	r2, [pc, #236]	@ (8006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8006ae6:	2388      	movs	r3, #136	@ 0x88
 8006ae8:	58d3      	ldr	r3, [r2, r3]
 8006aea:	220c      	movs	r2, #12
 8006aec:	4013      	ands	r3, r2
 8006aee:	617b      	str	r3, [r7, #20]
 8006af0:	697b      	ldr	r3, [r7, #20]
 8006af2:	2b0c      	cmp	r3, #12
 8006af4:	d025      	beq.n	8006b42 <HAL_RCCEx_GetPeriphCLKFreq+0x2da>
 8006af6:	697b      	ldr	r3, [r7, #20]
 8006af8:	2b0c      	cmp	r3, #12
 8006afa:	d82d      	bhi.n	8006b58 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>
 8006afc:	697b      	ldr	r3, [r7, #20]
 8006afe:	2b08      	cmp	r3, #8
 8006b00:	d013      	beq.n	8006b2a <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	2b08      	cmp	r3, #8
 8006b06:	d827      	bhi.n	8006b58 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>
 8006b08:	697b      	ldr	r3, [r7, #20]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d003      	beq.n	8006b16 <HAL_RCCEx_GetPeriphCLKFreq+0x2ae>
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	2b04      	cmp	r3, #4
 8006b12:	d005      	beq.n	8006b20 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
            break;
 8006b14:	e020      	b.n	8006b58 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>
            frequency = HAL_RCC_GetPCLK1Freq();
 8006b16:	f7ff fbfd 	bl	8006314 <HAL_RCC_GetPCLK1Freq>
 8006b1a:	0003      	movs	r3, r0
 8006b1c:	61fb      	str	r3, [r7, #28]
            break;
 8006b1e:	e022      	b.n	8006b66 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
            frequency = HAL_RCC_GetSysClockFreq();
 8006b20:	f7ff fb52 	bl	80061c8 <HAL_RCC_GetSysClockFreq>
 8006b24:	0003      	movs	r3, r0
 8006b26:	61fb      	str	r3, [r7, #28]
            break;
 8006b28:	e01d      	b.n	8006b66 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006b2a:	4b2a      	ldr	r3, [pc, #168]	@ (8006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8006b2c:	681a      	ldr	r2, [r3, #0]
 8006b2e:	2380      	movs	r3, #128	@ 0x80
 8006b30:	00db      	lsls	r3, r3, #3
 8006b32:	401a      	ands	r2, r3
 8006b34:	2380      	movs	r3, #128	@ 0x80
 8006b36:	00db      	lsls	r3, r3, #3
 8006b38:	429a      	cmp	r2, r3
 8006b3a:	d110      	bne.n	8006b5e <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
              frequency = HSI_VALUE;
 8006b3c:	4b28      	ldr	r3, [pc, #160]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x378>)
 8006b3e:	61fb      	str	r3, [r7, #28]
            break;
 8006b40:	e00d      	b.n	8006b5e <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006b42:	4a24      	ldr	r2, [pc, #144]	@ (8006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8006b44:	2390      	movs	r3, #144	@ 0x90
 8006b46:	58d3      	ldr	r3, [r2, r3]
 8006b48:	2202      	movs	r2, #2
 8006b4a:	4013      	ands	r3, r2
 8006b4c:	2b02      	cmp	r3, #2
 8006b4e:	d109      	bne.n	8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
              frequency = LSE_VALUE;
 8006b50:	2380      	movs	r3, #128	@ 0x80
 8006b52:	021b      	lsls	r3, r3, #8
 8006b54:	61fb      	str	r3, [r7, #28]
            break;
 8006b56:	e005      	b.n	8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
            break;
 8006b58:	46c0      	nop			@ (mov r8, r8)
 8006b5a:	f000 fbc6 	bl	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8006b5e:	46c0      	nop			@ (mov r8, r8)
 8006b60:	f000 fbc3 	bl	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8006b64:	46c0      	nop			@ (mov r8, r8)
        break;
 8006b66:	f000 fbc0 	bl	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        frequency = HAL_RCC_GetPCLK1Freq();
 8006b6a:	f7ff fbd3 	bl	8006314 <HAL_RCC_GetPCLK1Freq>
 8006b6e:	0003      	movs	r3, r0
 8006b70:	61fb      	str	r3, [r7, #28]
        break;
 8006b72:	f000 fbba 	bl	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8006b76:	4a17      	ldr	r2, [pc, #92]	@ (8006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8006b78:	2388      	movs	r3, #136	@ 0x88
 8006b7a:	58d2      	ldr	r2, [r2, r3]
 8006b7c:	23c0      	movs	r3, #192	@ 0xc0
 8006b7e:	011b      	lsls	r3, r3, #4
 8006b80:	4013      	ands	r3, r2
 8006b82:	617b      	str	r3, [r7, #20]
 8006b84:	697a      	ldr	r2, [r7, #20]
 8006b86:	23c0      	movs	r3, #192	@ 0xc0
 8006b88:	011b      	lsls	r3, r3, #4
 8006b8a:	429a      	cmp	r2, r3
 8006b8c:	d036      	beq.n	8006bfc <HAL_RCCEx_GetPeriphCLKFreq+0x394>
 8006b8e:	697a      	ldr	r2, [r7, #20]
 8006b90:	23c0      	movs	r3, #192	@ 0xc0
 8006b92:	011b      	lsls	r3, r3, #4
 8006b94:	429a      	cmp	r2, r3
 8006b96:	d83c      	bhi.n	8006c12 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 8006b98:	697a      	ldr	r2, [r7, #20]
 8006b9a:	2380      	movs	r3, #128	@ 0x80
 8006b9c:	011b      	lsls	r3, r3, #4
 8006b9e:	429a      	cmp	r2, r3
 8006ba0:	d020      	beq.n	8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8006ba2:	697a      	ldr	r2, [r7, #20]
 8006ba4:	2380      	movs	r3, #128	@ 0x80
 8006ba6:	011b      	lsls	r3, r3, #4
 8006ba8:	429a      	cmp	r2, r3
 8006baa:	d832      	bhi.n	8006c12 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d005      	beq.n	8006bbe <HAL_RCCEx_GetPeriphCLKFreq+0x356>
 8006bb2:	697a      	ldr	r2, [r7, #20]
 8006bb4:	2380      	movs	r3, #128	@ 0x80
 8006bb6:	00db      	lsls	r3, r3, #3
 8006bb8:	429a      	cmp	r2, r3
 8006bba:	d005      	beq.n	8006bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
            break;
 8006bbc:	e029      	b.n	8006c12 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
            frequency = HAL_RCC_GetPCLK1Freq();
 8006bbe:	f7ff fba9 	bl	8006314 <HAL_RCC_GetPCLK1Freq>
 8006bc2:	0003      	movs	r3, r0
 8006bc4:	61fb      	str	r3, [r7, #28]
            break;
 8006bc6:	e02b      	b.n	8006c20 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
            frequency = HAL_RCC_GetSysClockFreq();
 8006bc8:	f7ff fafe 	bl	80061c8 <HAL_RCC_GetSysClockFreq>
 8006bcc:	0003      	movs	r3, r0
 8006bce:	61fb      	str	r3, [r7, #28]
            break;
 8006bd0:	e026      	b.n	8006c20 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 8006bd2:	46c0      	nop			@ (mov r8, r8)
 8006bd4:	40021000 	.word	0x40021000
 8006bd8:	0001e848 	.word	0x0001e848
 8006bdc:	080086e0 	.word	0x080086e0
 8006be0:	00f42400 	.word	0x00f42400
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006be4:	4bbb      	ldr	r3, [pc, #748]	@ (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8006be6:	681a      	ldr	r2, [r3, #0]
 8006be8:	2380      	movs	r3, #128	@ 0x80
 8006bea:	00db      	lsls	r3, r3, #3
 8006bec:	401a      	ands	r2, r3
 8006bee:	2380      	movs	r3, #128	@ 0x80
 8006bf0:	00db      	lsls	r3, r3, #3
 8006bf2:	429a      	cmp	r2, r3
 8006bf4:	d110      	bne.n	8006c18 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
              frequency = HSI_VALUE;
 8006bf6:	4bb8      	ldr	r3, [pc, #736]	@ (8006ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 8006bf8:	61fb      	str	r3, [r7, #28]
            break;
 8006bfa:	e00d      	b.n	8006c18 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006bfc:	4ab5      	ldr	r2, [pc, #724]	@ (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8006bfe:	2390      	movs	r3, #144	@ 0x90
 8006c00:	58d3      	ldr	r3, [r2, r3]
 8006c02:	2202      	movs	r2, #2
 8006c04:	4013      	ands	r3, r2
 8006c06:	2b02      	cmp	r3, #2
 8006c08:	d109      	bne.n	8006c1e <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
              frequency = LSE_VALUE;
 8006c0a:	2380      	movs	r3, #128	@ 0x80
 8006c0c:	021b      	lsls	r3, r3, #8
 8006c0e:	61fb      	str	r3, [r7, #28]
            break;
 8006c10:	e005      	b.n	8006c1e <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
            break;
 8006c12:	46c0      	nop			@ (mov r8, r8)
 8006c14:	f000 fb69 	bl	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8006c18:	46c0      	nop			@ (mov r8, r8)
 8006c1a:	f000 fb66 	bl	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8006c1e:	46c0      	nop			@ (mov r8, r8)
        break;
 8006c20:	f000 fb63 	bl	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPUART2_SOURCE();
 8006c24:	4aab      	ldr	r2, [pc, #684]	@ (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8006c26:	2388      	movs	r3, #136	@ 0x88
 8006c28:	58d2      	ldr	r2, [r2, r3]
 8006c2a:	23c0      	movs	r3, #192	@ 0xc0
 8006c2c:	009b      	lsls	r3, r3, #2
 8006c2e:	4013      	ands	r3, r2
 8006c30:	617b      	str	r3, [r7, #20]
 8006c32:	697a      	ldr	r2, [r7, #20]
 8006c34:	23c0      	movs	r3, #192	@ 0xc0
 8006c36:	009b      	lsls	r3, r3, #2
 8006c38:	429a      	cmp	r2, r3
 8006c3a:	d02d      	beq.n	8006c98 <HAL_RCCEx_GetPeriphCLKFreq+0x430>
 8006c3c:	697a      	ldr	r2, [r7, #20]
 8006c3e:	23c0      	movs	r3, #192	@ 0xc0
 8006c40:	009b      	lsls	r3, r3, #2
 8006c42:	429a      	cmp	r2, r3
 8006c44:	d833      	bhi.n	8006cae <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 8006c46:	697a      	ldr	r2, [r7, #20]
 8006c48:	2380      	movs	r3, #128	@ 0x80
 8006c4a:	009b      	lsls	r3, r3, #2
 8006c4c:	429a      	cmp	r2, r3
 8006c4e:	d017      	beq.n	8006c80 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8006c50:	697a      	ldr	r2, [r7, #20]
 8006c52:	2380      	movs	r3, #128	@ 0x80
 8006c54:	009b      	lsls	r3, r3, #2
 8006c56:	429a      	cmp	r2, r3
 8006c58:	d829      	bhi.n	8006cae <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 8006c5a:	697b      	ldr	r3, [r7, #20]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d005      	beq.n	8006c6c <HAL_RCCEx_GetPeriphCLKFreq+0x404>
 8006c60:	697a      	ldr	r2, [r7, #20]
 8006c62:	2380      	movs	r3, #128	@ 0x80
 8006c64:	005b      	lsls	r3, r3, #1
 8006c66:	429a      	cmp	r2, r3
 8006c68:	d005      	beq.n	8006c76 <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
            break;
 8006c6a:	e020      	b.n	8006cae <HAL_RCCEx_GetPeriphCLKFreq+0x446>
            frequency = HAL_RCC_GetPCLK1Freq();
 8006c6c:	f7ff fb52 	bl	8006314 <HAL_RCC_GetPCLK1Freq>
 8006c70:	0003      	movs	r3, r0
 8006c72:	61fb      	str	r3, [r7, #28]
            break;
 8006c74:	e022      	b.n	8006cbc <HAL_RCCEx_GetPeriphCLKFreq+0x454>
            frequency = HAL_RCC_GetSysClockFreq();
 8006c76:	f7ff faa7 	bl	80061c8 <HAL_RCC_GetSysClockFreq>
 8006c7a:	0003      	movs	r3, r0
 8006c7c:	61fb      	str	r3, [r7, #28]
            break;
 8006c7e:	e01d      	b.n	8006cbc <HAL_RCCEx_GetPeriphCLKFreq+0x454>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006c80:	4b94      	ldr	r3, [pc, #592]	@ (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8006c82:	681a      	ldr	r2, [r3, #0]
 8006c84:	2380      	movs	r3, #128	@ 0x80
 8006c86:	00db      	lsls	r3, r3, #3
 8006c88:	401a      	ands	r2, r3
 8006c8a:	2380      	movs	r3, #128	@ 0x80
 8006c8c:	00db      	lsls	r3, r3, #3
 8006c8e:	429a      	cmp	r2, r3
 8006c90:	d110      	bne.n	8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
              frequency = HSI_VALUE;
 8006c92:	4b91      	ldr	r3, [pc, #580]	@ (8006ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 8006c94:	61fb      	str	r3, [r7, #28]
            break;
 8006c96:	e00d      	b.n	8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006c98:	4a8e      	ldr	r2, [pc, #568]	@ (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8006c9a:	2390      	movs	r3, #144	@ 0x90
 8006c9c:	58d3      	ldr	r3, [r2, r3]
 8006c9e:	2202      	movs	r2, #2
 8006ca0:	4013      	ands	r3, r2
 8006ca2:	2b02      	cmp	r3, #2
 8006ca4:	d109      	bne.n	8006cba <HAL_RCCEx_GetPeriphCLKFreq+0x452>
              frequency = LSE_VALUE;
 8006ca6:	2380      	movs	r3, #128	@ 0x80
 8006ca8:	021b      	lsls	r3, r3, #8
 8006caa:	61fb      	str	r3, [r7, #28]
            break;
 8006cac:	e005      	b.n	8006cba <HAL_RCCEx_GetPeriphCLKFreq+0x452>
            break;
 8006cae:	46c0      	nop			@ (mov r8, r8)
 8006cb0:	f000 fb1b 	bl	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8006cb4:	46c0      	nop			@ (mov r8, r8)
 8006cb6:	f000 fb18 	bl	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8006cba:	46c0      	nop			@ (mov r8, r8)
        break;
 8006cbc:	f000 fb15 	bl	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPUART3_SOURCE();
 8006cc0:	4a84      	ldr	r2, [pc, #528]	@ (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8006cc2:	2388      	movs	r3, #136	@ 0x88
 8006cc4:	58d3      	ldr	r3, [r2, r3]
 8006cc6:	22c0      	movs	r2, #192	@ 0xc0
 8006cc8:	4013      	ands	r3, r2
 8006cca:	617b      	str	r3, [r7, #20]
 8006ccc:	697b      	ldr	r3, [r7, #20]
 8006cce:	2bc0      	cmp	r3, #192	@ 0xc0
 8006cd0:	d025      	beq.n	8006d1e <HAL_RCCEx_GetPeriphCLKFreq+0x4b6>
 8006cd2:	697b      	ldr	r3, [r7, #20]
 8006cd4:	2bc0      	cmp	r3, #192	@ 0xc0
 8006cd6:	d82d      	bhi.n	8006d34 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
 8006cd8:	697b      	ldr	r3, [r7, #20]
 8006cda:	2b80      	cmp	r3, #128	@ 0x80
 8006cdc:	d013      	beq.n	8006d06 <HAL_RCCEx_GetPeriphCLKFreq+0x49e>
 8006cde:	697b      	ldr	r3, [r7, #20]
 8006ce0:	2b80      	cmp	r3, #128	@ 0x80
 8006ce2:	d827      	bhi.n	8006d34 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
 8006ce4:	697b      	ldr	r3, [r7, #20]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d003      	beq.n	8006cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8006cea:	697b      	ldr	r3, [r7, #20]
 8006cec:	2b40      	cmp	r3, #64	@ 0x40
 8006cee:	d005      	beq.n	8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0x494>
            break;
 8006cf0:	e020      	b.n	8006d34 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
            frequency = HAL_RCC_GetPCLK1Freq();
 8006cf2:	f7ff fb0f 	bl	8006314 <HAL_RCC_GetPCLK1Freq>
 8006cf6:	0003      	movs	r3, r0
 8006cf8:	61fb      	str	r3, [r7, #28]
            break;
 8006cfa:	e020      	b.n	8006d3e <HAL_RCCEx_GetPeriphCLKFreq+0x4d6>
            frequency = HAL_RCC_GetSysClockFreq();
 8006cfc:	f7ff fa64 	bl	80061c8 <HAL_RCC_GetSysClockFreq>
 8006d00:	0003      	movs	r3, r0
 8006d02:	61fb      	str	r3, [r7, #28]
            break;
 8006d04:	e01b      	b.n	8006d3e <HAL_RCCEx_GetPeriphCLKFreq+0x4d6>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006d06:	4b73      	ldr	r3, [pc, #460]	@ (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8006d08:	681a      	ldr	r2, [r3, #0]
 8006d0a:	2380      	movs	r3, #128	@ 0x80
 8006d0c:	00db      	lsls	r3, r3, #3
 8006d0e:	401a      	ands	r2, r3
 8006d10:	2380      	movs	r3, #128	@ 0x80
 8006d12:	00db      	lsls	r3, r3, #3
 8006d14:	429a      	cmp	r2, r3
 8006d16:	d10f      	bne.n	8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
              frequency = HSI_VALUE;
 8006d18:	4b6f      	ldr	r3, [pc, #444]	@ (8006ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 8006d1a:	61fb      	str	r3, [r7, #28]
            break;
 8006d1c:	e00c      	b.n	8006d38 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006d1e:	4a6d      	ldr	r2, [pc, #436]	@ (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8006d20:	2390      	movs	r3, #144	@ 0x90
 8006d22:	58d3      	ldr	r3, [r2, r3]
 8006d24:	2202      	movs	r2, #2
 8006d26:	4013      	ands	r3, r2
 8006d28:	2b02      	cmp	r3, #2
 8006d2a:	d107      	bne.n	8006d3c <HAL_RCCEx_GetPeriphCLKFreq+0x4d4>
              frequency = LSE_VALUE;
 8006d2c:	2380      	movs	r3, #128	@ 0x80
 8006d2e:	021b      	lsls	r3, r3, #8
 8006d30:	61fb      	str	r3, [r7, #28]
            break;
 8006d32:	e003      	b.n	8006d3c <HAL_RCCEx_GetPeriphCLKFreq+0x4d4>
            break;
 8006d34:	46c0      	nop			@ (mov r8, r8)
 8006d36:	e2d8      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8006d38:	46c0      	nop			@ (mov r8, r8)
 8006d3a:	e2d6      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8006d3c:	46c0      	nop			@ (mov r8, r8)
        break;
 8006d3e:	e2d4      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8006d40:	4a64      	ldr	r2, [pc, #400]	@ (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8006d42:	2388      	movs	r3, #136	@ 0x88
 8006d44:	58d2      	ldr	r2, [r2, r3]
 8006d46:	23c0      	movs	r3, #192	@ 0xc0
 8006d48:	059b      	lsls	r3, r3, #22
 8006d4a:	4013      	ands	r3, r2
 8006d4c:	617b      	str	r3, [r7, #20]
 8006d4e:	697a      	ldr	r2, [r7, #20]
 8006d50:	2380      	movs	r3, #128	@ 0x80
 8006d52:	059b      	lsls	r3, r3, #22
 8006d54:	429a      	cmp	r2, r3
 8006d56:	d012      	beq.n	8006d7e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8006d58:	697a      	ldr	r2, [r7, #20]
 8006d5a:	2380      	movs	r3, #128	@ 0x80
 8006d5c:	059b      	lsls	r3, r3, #22
 8006d5e:	429a      	cmp	r2, r3
 8006d60:	d825      	bhi.n	8006dae <HAL_RCCEx_GetPeriphCLKFreq+0x546>
 8006d62:	697b      	ldr	r3, [r7, #20]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d005      	beq.n	8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>
 8006d68:	697a      	ldr	r2, [r7, #20]
 8006d6a:	2380      	movs	r3, #128	@ 0x80
 8006d6c:	055b      	lsls	r3, r3, #21
 8006d6e:	429a      	cmp	r2, r3
 8006d70:	d014      	beq.n	8006d9c <HAL_RCCEx_GetPeriphCLKFreq+0x534>
            break;
 8006d72:	e01c      	b.n	8006dae <HAL_RCCEx_GetPeriphCLKFreq+0x546>
            frequency = HAL_RCC_GetSysClockFreq();
 8006d74:	f7ff fa28 	bl	80061c8 <HAL_RCC_GetSysClockFreq>
 8006d78:	0003      	movs	r3, r0
 8006d7a:	61fb      	str	r3, [r7, #28]
            break;
 8006d7c:	e018      	b.n	8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006d7e:	4b55      	ldr	r3, [pc, #340]	@ (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8006d80:	681a      	ldr	r2, [r3, #0]
 8006d82:	2380      	movs	r3, #128	@ 0x80
 8006d84:	00db      	lsls	r3, r3, #3
 8006d86:	401a      	ands	r2, r3
 8006d88:	2380      	movs	r3, #128	@ 0x80
 8006d8a:	00db      	lsls	r3, r3, #3
 8006d8c:	429a      	cmp	r2, r3
 8006d8e:	d102      	bne.n	8006d96 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
              frequency = HSI_VALUE;
 8006d90:	4b51      	ldr	r3, [pc, #324]	@ (8006ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 8006d92:	61fb      	str	r3, [r7, #28]
            break;
 8006d94:	e00c      	b.n	8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
              frequency = 0U;
 8006d96:	2300      	movs	r3, #0
 8006d98:	61fb      	str	r3, [r7, #28]
            break;
 8006d9a:	e009      	b.n	8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 8006d9c:	2408      	movs	r4, #8
 8006d9e:	193b      	adds	r3, r7, r4
 8006da0:	0018      	movs	r0, r3
 8006da2:	f000 faad 	bl	8007300 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_P_Frequency;
 8006da6:	193b      	adds	r3, r7, r4
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	61fb      	str	r3, [r7, #28]
            break;
 8006dac:	e000      	b.n	8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
            break;
 8006dae:	46c0      	nop			@ (mov r8, r8)
        break;
 8006db0:	e29b      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8006db2:	4a48      	ldr	r2, [pc, #288]	@ (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8006db4:	2388      	movs	r3, #136	@ 0x88
 8006db6:	58d2      	ldr	r2, [r2, r3]
 8006db8:	23c0      	movs	r3, #192	@ 0xc0
 8006dba:	019b      	lsls	r3, r3, #6
 8006dbc:	4013      	ands	r3, r2
 8006dbe:	617b      	str	r3, [r7, #20]
 8006dc0:	697a      	ldr	r2, [r7, #20]
 8006dc2:	2380      	movs	r3, #128	@ 0x80
 8006dc4:	019b      	lsls	r3, r3, #6
 8006dc6:	429a      	cmp	r2, r3
 8006dc8:	d017      	beq.n	8006dfa <HAL_RCCEx_GetPeriphCLKFreq+0x592>
 8006dca:	697a      	ldr	r2, [r7, #20]
 8006dcc:	2380      	movs	r3, #128	@ 0x80
 8006dce:	019b      	lsls	r3, r3, #6
 8006dd0:	429a      	cmp	r2, r3
 8006dd2:	d81e      	bhi.n	8006e12 <HAL_RCCEx_GetPeriphCLKFreq+0x5aa>
 8006dd4:	697b      	ldr	r3, [r7, #20]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d005      	beq.n	8006de6 <HAL_RCCEx_GetPeriphCLKFreq+0x57e>
 8006dda:	697a      	ldr	r2, [r7, #20]
 8006ddc:	2380      	movs	r3, #128	@ 0x80
 8006dde:	015b      	lsls	r3, r3, #5
 8006de0:	429a      	cmp	r2, r3
 8006de2:	d005      	beq.n	8006df0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>
            break;
 8006de4:	e015      	b.n	8006e12 <HAL_RCCEx_GetPeriphCLKFreq+0x5aa>
            frequency = HAL_RCC_GetPCLK1Freq();
 8006de6:	f7ff fa95 	bl	8006314 <HAL_RCC_GetPCLK1Freq>
 8006dea:	0003      	movs	r3, r0
 8006dec:	61fb      	str	r3, [r7, #28]
            break;
 8006dee:	e013      	b.n	8006e18 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
            frequency = HAL_RCC_GetSysClockFreq();
 8006df0:	f7ff f9ea 	bl	80061c8 <HAL_RCC_GetSysClockFreq>
 8006df4:	0003      	movs	r3, r0
 8006df6:	61fb      	str	r3, [r7, #28]
            break;
 8006df8:	e00e      	b.n	8006e18 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006dfa:	4b36      	ldr	r3, [pc, #216]	@ (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8006dfc:	681a      	ldr	r2, [r3, #0]
 8006dfe:	2380      	movs	r3, #128	@ 0x80
 8006e00:	00db      	lsls	r3, r3, #3
 8006e02:	401a      	ands	r2, r3
 8006e04:	2380      	movs	r3, #128	@ 0x80
 8006e06:	00db      	lsls	r3, r3, #3
 8006e08:	429a      	cmp	r2, r3
 8006e0a:	d104      	bne.n	8006e16 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
              frequency = HSI_VALUE;
 8006e0c:	4b32      	ldr	r3, [pc, #200]	@ (8006ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 8006e0e:	61fb      	str	r3, [r7, #28]
            break;
 8006e10:	e001      	b.n	8006e16 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
            break;
 8006e12:	46c0      	nop			@ (mov r8, r8)
 8006e14:	e269      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8006e16:	46c0      	nop			@ (mov r8, r8)
        break;
 8006e18:	e267      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8006e1a:	4a2e      	ldr	r2, [pc, #184]	@ (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8006e1c:	2388      	movs	r3, #136	@ 0x88
 8006e1e:	58d2      	ldr	r2, [r2, r3]
 8006e20:	23c0      	movs	r3, #192	@ 0xc0
 8006e22:	029b      	lsls	r3, r3, #10
 8006e24:	4013      	ands	r3, r2
 8006e26:	617b      	str	r3, [r7, #20]
 8006e28:	697a      	ldr	r2, [r7, #20]
 8006e2a:	2380      	movs	r3, #128	@ 0x80
 8006e2c:	029b      	lsls	r3, r3, #10
 8006e2e:	429a      	cmp	r2, r3
 8006e30:	d017      	beq.n	8006e62 <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
 8006e32:	697a      	ldr	r2, [r7, #20]
 8006e34:	2380      	movs	r3, #128	@ 0x80
 8006e36:	029b      	lsls	r3, r3, #10
 8006e38:	429a      	cmp	r2, r3
 8006e3a:	d81e      	bhi.n	8006e7a <HAL_RCCEx_GetPeriphCLKFreq+0x612>
 8006e3c:	697b      	ldr	r3, [r7, #20]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d005      	beq.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0x5e6>
 8006e42:	697a      	ldr	r2, [r7, #20]
 8006e44:	2380      	movs	r3, #128	@ 0x80
 8006e46:	025b      	lsls	r3, r3, #9
 8006e48:	429a      	cmp	r2, r3
 8006e4a:	d005      	beq.n	8006e58 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
            break;
 8006e4c:	e015      	b.n	8006e7a <HAL_RCCEx_GetPeriphCLKFreq+0x612>
            frequency = HAL_RCC_GetPCLK1Freq();
 8006e4e:	f7ff fa61 	bl	8006314 <HAL_RCC_GetPCLK1Freq>
 8006e52:	0003      	movs	r3, r0
 8006e54:	61fb      	str	r3, [r7, #28]
            break;
 8006e56:	e013      	b.n	8006e80 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HAL_RCC_GetSysClockFreq();
 8006e58:	f7ff f9b6 	bl	80061c8 <HAL_RCC_GetSysClockFreq>
 8006e5c:	0003      	movs	r3, r0
 8006e5e:	61fb      	str	r3, [r7, #28]
            break;
 8006e60:	e00e      	b.n	8006e80 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006e62:	4b1c      	ldr	r3, [pc, #112]	@ (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8006e64:	681a      	ldr	r2, [r3, #0]
 8006e66:	2380      	movs	r3, #128	@ 0x80
 8006e68:	00db      	lsls	r3, r3, #3
 8006e6a:	401a      	ands	r2, r3
 8006e6c:	2380      	movs	r3, #128	@ 0x80
 8006e6e:	00db      	lsls	r3, r3, #3
 8006e70:	429a      	cmp	r2, r3
 8006e72:	d104      	bne.n	8006e7e <HAL_RCCEx_GetPeriphCLKFreq+0x616>
              frequency = HSI_VALUE;
 8006e74:	4b18      	ldr	r3, [pc, #96]	@ (8006ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 8006e76:	61fb      	str	r3, [r7, #28]
            break;
 8006e78:	e001      	b.n	8006e7e <HAL_RCCEx_GetPeriphCLKFreq+0x616>
            break;
 8006e7a:	46c0      	nop			@ (mov r8, r8)
 8006e7c:	e235      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8006e7e:	46c0      	nop			@ (mov r8, r8)
        break;
 8006e80:	e233      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8006e82:	4a14      	ldr	r2, [pc, #80]	@ (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8006e84:	2388      	movs	r3, #136	@ 0x88
 8006e86:	58d2      	ldr	r2, [r2, r3]
 8006e88:	23c0      	movs	r3, #192	@ 0xc0
 8006e8a:	031b      	lsls	r3, r3, #12
 8006e8c:	4013      	ands	r3, r2
 8006e8e:	617b      	str	r3, [r7, #20]
 8006e90:	697a      	ldr	r2, [r7, #20]
 8006e92:	23c0      	movs	r3, #192	@ 0xc0
 8006e94:	031b      	lsls	r3, r3, #12
 8006e96:	429a      	cmp	r2, r3
 8006e98:	d041      	beq.n	8006f1e <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
 8006e9a:	697a      	ldr	r2, [r7, #20]
 8006e9c:	23c0      	movs	r3, #192	@ 0xc0
 8006e9e:	031b      	lsls	r3, r3, #12
 8006ea0:	429a      	cmp	r2, r3
 8006ea2:	d847      	bhi.n	8006f34 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 8006ea4:	697a      	ldr	r2, [r7, #20]
 8006ea6:	2380      	movs	r3, #128	@ 0x80
 8006ea8:	031b      	lsls	r3, r3, #12
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	d02b      	beq.n	8006f06 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
 8006eae:	697a      	ldr	r2, [r7, #20]
 8006eb0:	2380      	movs	r3, #128	@ 0x80
 8006eb2:	031b      	lsls	r3, r3, #12
 8006eb4:	429a      	cmp	r2, r3
 8006eb6:	d83d      	bhi.n	8006f34 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 8006eb8:	697b      	ldr	r3, [r7, #20]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d005      	beq.n	8006eca <HAL_RCCEx_GetPeriphCLKFreq+0x662>
 8006ebe:	697a      	ldr	r2, [r7, #20]
 8006ec0:	2380      	movs	r3, #128	@ 0x80
 8006ec2:	02db      	lsls	r3, r3, #11
 8006ec4:	429a      	cmp	r2, r3
 8006ec6:	d009      	beq.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            break;
 8006ec8:	e034      	b.n	8006f34 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
            frequency = HAL_RCC_GetPCLK1Freq();
 8006eca:	f7ff fa23 	bl	8006314 <HAL_RCC_GetPCLK1Freq>
 8006ece:	0003      	movs	r3, r0
 8006ed0:	61fb      	str	r3, [r7, #28]
            break;
 8006ed2:	e036      	b.n	8006f42 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 8006ed4:	40021000 	.word	0x40021000
 8006ed8:	00f42400 	.word	0x00f42400
            if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8006edc:	4abd      	ldr	r2, [pc, #756]	@ (80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8006ede:	2394      	movs	r3, #148	@ 0x94
 8006ee0:	58d3      	ldr	r3, [r2, r3]
 8006ee2:	2202      	movs	r2, #2
 8006ee4:	4013      	ands	r3, r2
 8006ee6:	2b02      	cmp	r3, #2
 8006ee8:	d126      	bne.n	8006f38 <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>
              if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 8006eea:	4aba      	ldr	r2, [pc, #744]	@ (80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8006eec:	2394      	movs	r3, #148	@ 0x94
 8006eee:	58d3      	ldr	r3, [r2, r3]
 8006ef0:	2204      	movs	r2, #4
 8006ef2:	4013      	ands	r3, r2
 8006ef4:	2b04      	cmp	r3, #4
 8006ef6:	d102      	bne.n	8006efe <HAL_RCCEx_GetPeriphCLKFreq+0x696>
                frequency = LSI_VALUE / 128U;
 8006ef8:	23fa      	movs	r3, #250	@ 0xfa
 8006efa:	61fb      	str	r3, [r7, #28]
            break;
 8006efc:	e01c      	b.n	8006f38 <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>
                frequency = LSI_VALUE;
 8006efe:	23fa      	movs	r3, #250	@ 0xfa
 8006f00:	01db      	lsls	r3, r3, #7
 8006f02:	61fb      	str	r3, [r7, #28]
            break;
 8006f04:	e018      	b.n	8006f38 <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006f06:	4bb3      	ldr	r3, [pc, #716]	@ (80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8006f08:	681a      	ldr	r2, [r3, #0]
 8006f0a:	2380      	movs	r3, #128	@ 0x80
 8006f0c:	00db      	lsls	r3, r3, #3
 8006f0e:	401a      	ands	r2, r3
 8006f10:	2380      	movs	r3, #128	@ 0x80
 8006f12:	00db      	lsls	r3, r3, #3
 8006f14:	429a      	cmp	r2, r3
 8006f16:	d111      	bne.n	8006f3c <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
              frequency = HSI_VALUE;
 8006f18:	4baf      	ldr	r3, [pc, #700]	@ (80071d8 <HAL_RCCEx_GetPeriphCLKFreq+0x970>)
 8006f1a:	61fb      	str	r3, [r7, #28]
            break;
 8006f1c:	e00e      	b.n	8006f3c <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006f1e:	4aad      	ldr	r2, [pc, #692]	@ (80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8006f20:	2390      	movs	r3, #144	@ 0x90
 8006f22:	58d3      	ldr	r3, [r2, r3]
 8006f24:	2202      	movs	r2, #2
 8006f26:	4013      	ands	r3, r2
 8006f28:	2b02      	cmp	r3, #2
 8006f2a:	d109      	bne.n	8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
              frequency = LSE_VALUE;
 8006f2c:	2380      	movs	r3, #128	@ 0x80
 8006f2e:	021b      	lsls	r3, r3, #8
 8006f30:	61fb      	str	r3, [r7, #28]
            break;
 8006f32:	e005      	b.n	8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
            break;
 8006f34:	46c0      	nop			@ (mov r8, r8)
 8006f36:	e1d8      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8006f38:	46c0      	nop			@ (mov r8, r8)
 8006f3a:	e1d6      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8006f3c:	46c0      	nop			@ (mov r8, r8)
 8006f3e:	e1d4      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8006f40:	46c0      	nop			@ (mov r8, r8)
        break;
 8006f42:	e1d2      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8006f44:	4aa3      	ldr	r2, [pc, #652]	@ (80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8006f46:	2388      	movs	r3, #136	@ 0x88
 8006f48:	58d2      	ldr	r2, [r2, r3]
 8006f4a:	23c0      	movs	r3, #192	@ 0xc0
 8006f4c:	039b      	lsls	r3, r3, #14
 8006f4e:	4013      	ands	r3, r2
 8006f50:	617b      	str	r3, [r7, #20]
 8006f52:	697a      	ldr	r2, [r7, #20]
 8006f54:	23c0      	movs	r3, #192	@ 0xc0
 8006f56:	039b      	lsls	r3, r3, #14
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	d03d      	beq.n	8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8006f5c:	697a      	ldr	r2, [r7, #20]
 8006f5e:	23c0      	movs	r3, #192	@ 0xc0
 8006f60:	039b      	lsls	r3, r3, #14
 8006f62:	429a      	cmp	r2, r3
 8006f64:	d843      	bhi.n	8006fee <HAL_RCCEx_GetPeriphCLKFreq+0x786>
 8006f66:	697a      	ldr	r2, [r7, #20]
 8006f68:	2380      	movs	r3, #128	@ 0x80
 8006f6a:	039b      	lsls	r3, r3, #14
 8006f6c:	429a      	cmp	r2, r3
 8006f6e:	d027      	beq.n	8006fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x758>
 8006f70:	697a      	ldr	r2, [r7, #20]
 8006f72:	2380      	movs	r3, #128	@ 0x80
 8006f74:	039b      	lsls	r3, r3, #14
 8006f76:	429a      	cmp	r2, r3
 8006f78:	d839      	bhi.n	8006fee <HAL_RCCEx_GetPeriphCLKFreq+0x786>
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d005      	beq.n	8006f8c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8006f80:	697a      	ldr	r2, [r7, #20]
 8006f82:	2380      	movs	r3, #128	@ 0x80
 8006f84:	035b      	lsls	r3, r3, #13
 8006f86:	429a      	cmp	r2, r3
 8006f88:	d005      	beq.n	8006f96 <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
            break;
 8006f8a:	e030      	b.n	8006fee <HAL_RCCEx_GetPeriphCLKFreq+0x786>
            frequency = HAL_RCC_GetPCLK1Freq();
 8006f8c:	f7ff f9c2 	bl	8006314 <HAL_RCC_GetPCLK1Freq>
 8006f90:	0003      	movs	r3, r0
 8006f92:	61fb      	str	r3, [r7, #28]
            break;
 8006f94:	e032      	b.n	8006ffc <HAL_RCCEx_GetPeriphCLKFreq+0x794>
            if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8006f96:	4a8f      	ldr	r2, [pc, #572]	@ (80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8006f98:	2394      	movs	r3, #148	@ 0x94
 8006f9a:	58d3      	ldr	r3, [r2, r3]
 8006f9c:	2202      	movs	r2, #2
 8006f9e:	4013      	ands	r3, r2
 8006fa0:	2b02      	cmp	r3, #2
 8006fa2:	d126      	bne.n	8006ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
              if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 8006fa4:	4a8b      	ldr	r2, [pc, #556]	@ (80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8006fa6:	2394      	movs	r3, #148	@ 0x94
 8006fa8:	58d3      	ldr	r3, [r2, r3]
 8006faa:	2204      	movs	r2, #4
 8006fac:	4013      	ands	r3, r2
 8006fae:	2b04      	cmp	r3, #4
 8006fb0:	d102      	bne.n	8006fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x750>
                frequency = LSI_VALUE / 128U;
 8006fb2:	23fa      	movs	r3, #250	@ 0xfa
 8006fb4:	61fb      	str	r3, [r7, #28]
            break;
 8006fb6:	e01c      	b.n	8006ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
                frequency = LSI_VALUE;
 8006fb8:	23fa      	movs	r3, #250	@ 0xfa
 8006fba:	01db      	lsls	r3, r3, #7
 8006fbc:	61fb      	str	r3, [r7, #28]
            break;
 8006fbe:	e018      	b.n	8006ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006fc0:	4b84      	ldr	r3, [pc, #528]	@ (80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8006fc2:	681a      	ldr	r2, [r3, #0]
 8006fc4:	2380      	movs	r3, #128	@ 0x80
 8006fc6:	00db      	lsls	r3, r3, #3
 8006fc8:	401a      	ands	r2, r3
 8006fca:	2380      	movs	r3, #128	@ 0x80
 8006fcc:	00db      	lsls	r3, r3, #3
 8006fce:	429a      	cmp	r2, r3
 8006fd0:	d111      	bne.n	8006ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
              frequency = HSI_VALUE;
 8006fd2:	4b81      	ldr	r3, [pc, #516]	@ (80071d8 <HAL_RCCEx_GetPeriphCLKFreq+0x970>)
 8006fd4:	61fb      	str	r3, [r7, #28]
            break;
 8006fd6:	e00e      	b.n	8006ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006fd8:	4a7e      	ldr	r2, [pc, #504]	@ (80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8006fda:	2390      	movs	r3, #144	@ 0x90
 8006fdc:	58d3      	ldr	r3, [r2, r3]
 8006fde:	2202      	movs	r2, #2
 8006fe0:	4013      	ands	r3, r2
 8006fe2:	2b02      	cmp	r3, #2
 8006fe4:	d109      	bne.n	8006ffa <HAL_RCCEx_GetPeriphCLKFreq+0x792>
              frequency = LSE_VALUE;
 8006fe6:	2380      	movs	r3, #128	@ 0x80
 8006fe8:	021b      	lsls	r3, r3, #8
 8006fea:	61fb      	str	r3, [r7, #28]
            break;
 8006fec:	e005      	b.n	8006ffa <HAL_RCCEx_GetPeriphCLKFreq+0x792>
            break;
 8006fee:	46c0      	nop			@ (mov r8, r8)
 8006ff0:	e17b      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8006ff2:	46c0      	nop			@ (mov r8, r8)
 8006ff4:	e179      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8006ff6:	46c0      	nop			@ (mov r8, r8)
 8006ff8:	e177      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8006ffa:	46c0      	nop			@ (mov r8, r8)
        break;
 8006ffc:	e175      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 8006ffe:	4a75      	ldr	r2, [pc, #468]	@ (80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007000:	2388      	movs	r3, #136	@ 0x88
 8007002:	58d2      	ldr	r2, [r2, r3]
 8007004:	23c0      	movs	r3, #192	@ 0xc0
 8007006:	041b      	lsls	r3, r3, #16
 8007008:	4013      	ands	r3, r2
 800700a:	617b      	str	r3, [r7, #20]
 800700c:	697a      	ldr	r2, [r7, #20]
 800700e:	23c0      	movs	r3, #192	@ 0xc0
 8007010:	041b      	lsls	r3, r3, #16
 8007012:	429a      	cmp	r2, r3
 8007014:	d03d      	beq.n	8007092 <HAL_RCCEx_GetPeriphCLKFreq+0x82a>
 8007016:	697a      	ldr	r2, [r7, #20]
 8007018:	23c0      	movs	r3, #192	@ 0xc0
 800701a:	041b      	lsls	r3, r3, #16
 800701c:	429a      	cmp	r2, r3
 800701e:	d843      	bhi.n	80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8007020:	697a      	ldr	r2, [r7, #20]
 8007022:	2380      	movs	r3, #128	@ 0x80
 8007024:	041b      	lsls	r3, r3, #16
 8007026:	429a      	cmp	r2, r3
 8007028:	d027      	beq.n	800707a <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 800702a:	697a      	ldr	r2, [r7, #20]
 800702c:	2380      	movs	r3, #128	@ 0x80
 800702e:	041b      	lsls	r3, r3, #16
 8007030:	429a      	cmp	r2, r3
 8007032:	d839      	bhi.n	80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8007034:	697b      	ldr	r3, [r7, #20]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d005      	beq.n	8007046 <HAL_RCCEx_GetPeriphCLKFreq+0x7de>
 800703a:	697a      	ldr	r2, [r7, #20]
 800703c:	2380      	movs	r3, #128	@ 0x80
 800703e:	03db      	lsls	r3, r3, #15
 8007040:	429a      	cmp	r2, r3
 8007042:	d005      	beq.n	8007050 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
            break;
 8007044:	e030      	b.n	80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
            frequency = HAL_RCC_GetPCLK1Freq();
 8007046:	f7ff f965 	bl	8006314 <HAL_RCC_GetPCLK1Freq>
 800704a:	0003      	movs	r3, r0
 800704c:	61fb      	str	r3, [r7, #28]
            break;
 800704e:	e032      	b.n	80070b6 <HAL_RCCEx_GetPeriphCLKFreq+0x84e>
            if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8007050:	4a60      	ldr	r2, [pc, #384]	@ (80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007052:	2394      	movs	r3, #148	@ 0x94
 8007054:	58d3      	ldr	r3, [r2, r3]
 8007056:	2202      	movs	r2, #2
 8007058:	4013      	ands	r3, r2
 800705a:	2b02      	cmp	r3, #2
 800705c:	d126      	bne.n	80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x844>
              if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 800705e:	4a5d      	ldr	r2, [pc, #372]	@ (80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007060:	2394      	movs	r3, #148	@ 0x94
 8007062:	58d3      	ldr	r3, [r2, r3]
 8007064:	2204      	movs	r2, #4
 8007066:	4013      	ands	r3, r2
 8007068:	2b04      	cmp	r3, #4
 800706a:	d102      	bne.n	8007072 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
                frequency = LSI_VALUE / 128U;
 800706c:	23fa      	movs	r3, #250	@ 0xfa
 800706e:	61fb      	str	r3, [r7, #28]
            break;
 8007070:	e01c      	b.n	80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x844>
                frequency = LSI_VALUE;
 8007072:	23fa      	movs	r3, #250	@ 0xfa
 8007074:	01db      	lsls	r3, r3, #7
 8007076:	61fb      	str	r3, [r7, #28]
            break;
 8007078:	e018      	b.n	80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x844>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800707a:	4b56      	ldr	r3, [pc, #344]	@ (80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 800707c:	681a      	ldr	r2, [r3, #0]
 800707e:	2380      	movs	r3, #128	@ 0x80
 8007080:	00db      	lsls	r3, r3, #3
 8007082:	401a      	ands	r2, r3
 8007084:	2380      	movs	r3, #128	@ 0x80
 8007086:	00db      	lsls	r3, r3, #3
 8007088:	429a      	cmp	r2, r3
 800708a:	d111      	bne.n	80070b0 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
              frequency = HSI_VALUE;
 800708c:	4b52      	ldr	r3, [pc, #328]	@ (80071d8 <HAL_RCCEx_GetPeriphCLKFreq+0x970>)
 800708e:	61fb      	str	r3, [r7, #28]
            break;
 8007090:	e00e      	b.n	80070b0 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007092:	4a50      	ldr	r2, [pc, #320]	@ (80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007094:	2390      	movs	r3, #144	@ 0x90
 8007096:	58d3      	ldr	r3, [r2, r3]
 8007098:	2202      	movs	r2, #2
 800709a:	4013      	ands	r3, r2
 800709c:	2b02      	cmp	r3, #2
 800709e:	d109      	bne.n	80070b4 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>
              frequency = LSE_VALUE;
 80070a0:	2380      	movs	r3, #128	@ 0x80
 80070a2:	021b      	lsls	r3, r3, #8
 80070a4:	61fb      	str	r3, [r7, #28]
            break;
 80070a6:	e005      	b.n	80070b4 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>
            break;
 80070a8:	46c0      	nop			@ (mov r8, r8)
 80070aa:	e11e      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80070ac:	46c0      	nop			@ (mov r8, r8)
 80070ae:	e11c      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80070b0:	46c0      	nop			@ (mov r8, r8)
 80070b2:	e11a      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80070b4:	46c0      	nop			@ (mov r8, r8)
        break;
 80070b6:	e118      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_TIM1_SOURCE();
 80070b8:	4a46      	ldr	r2, [pc, #280]	@ (80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80070ba:	2388      	movs	r3, #136	@ 0x88
 80070bc:	58d2      	ldr	r2, [r2, r3]
 80070be:	2380      	movs	r3, #128	@ 0x80
 80070c0:	045b      	lsls	r3, r3, #17
 80070c2:	4013      	ands	r3, r2
 80070c4:	617b      	str	r3, [r7, #20]
 80070c6:	697b      	ldr	r3, [r7, #20]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d005      	beq.n	80070d8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
 80070cc:	697a      	ldr	r2, [r7, #20]
 80070ce:	2380      	movs	r3, #128	@ 0x80
 80070d0:	045b      	lsls	r3, r3, #17
 80070d2:	429a      	cmp	r2, r3
 80070d4:	d011      	beq.n	80070fa <HAL_RCCEx_GetPeriphCLKFreq+0x892>
            break;
 80070d6:	e019      	b.n	800710c <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>
            if ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE) == RCC_HCLK_DIV1))
 80070d8:	4b3e      	ldr	r3, [pc, #248]	@ (80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80070da:	689a      	ldr	r2, [r3, #8]
 80070dc:	23e0      	movs	r3, #224	@ 0xe0
 80070de:	01db      	lsls	r3, r3, #7
 80070e0:	4013      	ands	r3, r2
 80070e2:	d104      	bne.n	80070ee <HAL_RCCEx_GetPeriphCLKFreq+0x886>
              frequency = HAL_RCC_GetPCLK1Freq();
 80070e4:	f7ff f916 	bl	8006314 <HAL_RCC_GetPCLK1Freq>
 80070e8:	0003      	movs	r3, r0
 80070ea:	61fb      	str	r3, [r7, #28]
            break;
 80070ec:	e00e      	b.n	800710c <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>
              frequency = (HAL_RCC_GetPCLK1Freq() * 2U);
 80070ee:	f7ff f911 	bl	8006314 <HAL_RCC_GetPCLK1Freq>
 80070f2:	0003      	movs	r3, r0
 80070f4:	005b      	lsls	r3, r3, #1
 80070f6:	61fb      	str	r3, [r7, #28]
            break;
 80070f8:	e008      	b.n	800710c <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 80070fa:	2408      	movs	r4, #8
 80070fc:	193b      	adds	r3, r7, r4
 80070fe:	0018      	movs	r0, r3
 8007100:	f000 f8fe 	bl	8007300 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 8007104:	193b      	adds	r3, r7, r4
 8007106:	685b      	ldr	r3, [r3, #4]
 8007108:	61fb      	str	r3, [r7, #28]
            break;
 800710a:	46c0      	nop			@ (mov r8, r8)
        break;
 800710c:	e0ed      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_TIM15_SOURCE();
 800710e:	4a31      	ldr	r2, [pc, #196]	@ (80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007110:	2388      	movs	r3, #136	@ 0x88
 8007112:	58d2      	ldr	r2, [r2, r3]
 8007114:	2380      	movs	r3, #128	@ 0x80
 8007116:	049b      	lsls	r3, r3, #18
 8007118:	4013      	ands	r3, r2
 800711a:	617b      	str	r3, [r7, #20]
 800711c:	697b      	ldr	r3, [r7, #20]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d005      	beq.n	800712e <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8007122:	697a      	ldr	r2, [r7, #20]
 8007124:	2380      	movs	r3, #128	@ 0x80
 8007126:	049b      	lsls	r3, r3, #18
 8007128:	429a      	cmp	r2, r3
 800712a:	d011      	beq.n	8007150 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
            break;
 800712c:	e019      	b.n	8007162 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
            if ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE) == RCC_HCLK_DIV1))
 800712e:	4b29      	ldr	r3, [pc, #164]	@ (80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007130:	689a      	ldr	r2, [r3, #8]
 8007132:	23e0      	movs	r3, #224	@ 0xe0
 8007134:	01db      	lsls	r3, r3, #7
 8007136:	4013      	ands	r3, r2
 8007138:	d104      	bne.n	8007144 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
              frequency = HAL_RCC_GetPCLK1Freq();
 800713a:	f7ff f8eb 	bl	8006314 <HAL_RCC_GetPCLK1Freq>
 800713e:	0003      	movs	r3, r0
 8007140:	61fb      	str	r3, [r7, #28]
            break;
 8007142:	e00e      	b.n	8007162 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
              frequency = (HAL_RCC_GetPCLK1Freq() * 2U);
 8007144:	f7ff f8e6 	bl	8006314 <HAL_RCC_GetPCLK1Freq>
 8007148:	0003      	movs	r3, r0
 800714a:	005b      	lsls	r3, r3, #1
 800714c:	61fb      	str	r3, [r7, #28]
            break;
 800714e:	e008      	b.n	8007162 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 8007150:	2408      	movs	r4, #8
 8007152:	193b      	adds	r3, r7, r4
 8007154:	0018      	movs	r0, r3
 8007156:	f000 f8d3 	bl	8007300 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 800715a:	193b      	adds	r3, r7, r4
 800715c:	685b      	ldr	r3, [r3, #4]
 800715e:	61fb      	str	r3, [r7, #28]
            break;
 8007160:	46c0      	nop			@ (mov r8, r8)
        break;
 8007162:	e0c2      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8007164:	4a1b      	ldr	r2, [pc, #108]	@ (80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8007166:	2388      	movs	r3, #136	@ 0x88
 8007168:	58d2      	ldr	r2, [r2, r3]
 800716a:	23c0      	movs	r3, #192	@ 0xc0
 800716c:	051b      	lsls	r3, r3, #20
 800716e:	4013      	ands	r3, r2
 8007170:	617b      	str	r3, [r7, #20]
 8007172:	697a      	ldr	r2, [r7, #20]
 8007174:	23c0      	movs	r3, #192	@ 0xc0
 8007176:	051b      	lsls	r3, r3, #20
 8007178:	429a      	cmp	r2, r3
 800717a:	d017      	beq.n	80071ac <HAL_RCCEx_GetPeriphCLKFreq+0x944>
 800717c:	697a      	ldr	r2, [r7, #20]
 800717e:	23c0      	movs	r3, #192	@ 0xc0
 8007180:	051b      	lsls	r3, r3, #20
 8007182:	429a      	cmp	r2, r3
 8007184:	d84a      	bhi.n	800721c <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 8007186:	697a      	ldr	r2, [r7, #20]
 8007188:	2380      	movs	r3, #128	@ 0x80
 800718a:	051b      	lsls	r3, r3, #20
 800718c:	429a      	cmp	r2, r3
 800718e:	d039      	beq.n	8007204 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
 8007190:	697a      	ldr	r2, [r7, #20]
 8007192:	2380      	movs	r3, #128	@ 0x80
 8007194:	051b      	lsls	r3, r3, #20
 8007196:	429a      	cmp	r2, r3
 8007198:	d840      	bhi.n	800721c <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 800719a:	697b      	ldr	r3, [r7, #20]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d03a      	beq.n	8007216 <HAL_RCCEx_GetPeriphCLKFreq+0x9ae>
 80071a0:	697a      	ldr	r2, [r7, #20]
 80071a2:	2380      	movs	r3, #128	@ 0x80
 80071a4:	04db      	lsls	r3, r3, #19
 80071a6:	429a      	cmp	r2, r3
 80071a8:	d003      	beq.n	80071b2 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
            break;
 80071aa:	e037      	b.n	800721c <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
            frequency = HSI48_VALUE;
 80071ac:	4b0b      	ldr	r3, [pc, #44]	@ (80071dc <HAL_RCCEx_GetPeriphCLKFreq+0x974>)
 80071ae:	61fb      	str	r3, [r7, #28]
            break;
 80071b0:	e037      	b.n	8007222 <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80071b2:	4b08      	ldr	r3, [pc, #32]	@ (80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	2202      	movs	r2, #2
 80071b8:	4013      	ands	r3, r2
 80071ba:	2b02      	cmp	r3, #2
 80071bc:	d130      	bne.n	8007220 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
              msirange = (__HAL_RCC_GET_MSI_RANGE() >> 4U);
 80071be:	4b05      	ldr	r3, [pc, #20]	@ (80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	2208      	movs	r2, #8
 80071c4:	4013      	ands	r3, r2
 80071c6:	d00b      	beq.n	80071e0 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
 80071c8:	4b02      	ldr	r3, [pc, #8]	@ (80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	091b      	lsrs	r3, r3, #4
 80071ce:	220f      	movs	r2, #15
 80071d0:	4013      	ands	r3, r2
 80071d2:	e00b      	b.n	80071ec <HAL_RCCEx_GetPeriphCLKFreq+0x984>
 80071d4:	40021000 	.word	0x40021000
 80071d8:	00f42400 	.word	0x00f42400
 80071dc:	02dc6c00 	.word	0x02dc6c00
 80071e0:	4a44      	ldr	r2, [pc, #272]	@ (80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 80071e2:	2394      	movs	r3, #148	@ 0x94
 80071e4:	58d3      	ldr	r3, [r2, r3]
 80071e6:	0a1b      	lsrs	r3, r3, #8
 80071e8:	220f      	movs	r2, #15
 80071ea:	4013      	ands	r3, r2
 80071ec:	61bb      	str	r3, [r7, #24]
              if (msirange > 11U)
 80071ee:	69bb      	ldr	r3, [r7, #24]
 80071f0:	2b0b      	cmp	r3, #11
 80071f2:	d901      	bls.n	80071f8 <HAL_RCCEx_GetPeriphCLKFreq+0x990>
                msirange = 11U;
 80071f4:	230b      	movs	r3, #11
 80071f6:	61bb      	str	r3, [r7, #24]
              frequency = MSIRangeTable[msirange];
 80071f8:	4b3f      	ldr	r3, [pc, #252]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa90>)
 80071fa:	69ba      	ldr	r2, [r7, #24]
 80071fc:	0092      	lsls	r2, r2, #2
 80071fe:	58d3      	ldr	r3, [r2, r3]
 8007200:	61fb      	str	r3, [r7, #28]
            break;
 8007202:	e00d      	b.n	8007220 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 8007204:	2408      	movs	r4, #8
 8007206:	193b      	adds	r3, r7, r4
 8007208:	0018      	movs	r0, r3
 800720a:	f000 f879 	bl	8007300 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 800720e:	193b      	adds	r3, r7, r4
 8007210:	685b      	ldr	r3, [r3, #4]
 8007212:	61fb      	str	r3, [r7, #28]
            break;
 8007214:	e005      	b.n	8007222 <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
            frequency = 0U;
 8007216:	2300      	movs	r3, #0
 8007218:	61fb      	str	r3, [r7, #28]
            break;
 800721a:	e002      	b.n	8007222 <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
            break;
 800721c:	46c0      	nop			@ (mov r8, r8)
 800721e:	e064      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8007220:	46c0      	nop			@ (mov r8, r8)
        break;
 8007222:	e062      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8007224:	4a33      	ldr	r2, [pc, #204]	@ (80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 8007226:	2388      	movs	r3, #136	@ 0x88
 8007228:	58d2      	ldr	r2, [r2, r3]
 800722a:	23c0      	movs	r3, #192	@ 0xc0
 800722c:	051b      	lsls	r3, r3, #20
 800722e:	4013      	ands	r3, r2
 8007230:	617b      	str	r3, [r7, #20]
 8007232:	697a      	ldr	r2, [r7, #20]
 8007234:	23c0      	movs	r3, #192	@ 0xc0
 8007236:	051b      	lsls	r3, r3, #20
 8007238:	429a      	cmp	r2, r3
 800723a:	d017      	beq.n	800726c <HAL_RCCEx_GetPeriphCLKFreq+0xa04>
 800723c:	697a      	ldr	r2, [r7, #20]
 800723e:	23c0      	movs	r3, #192	@ 0xc0
 8007240:	051b      	lsls	r3, r3, #20
 8007242:	429a      	cmp	r2, r3
 8007244:	d844      	bhi.n	80072d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 8007246:	697a      	ldr	r2, [r7, #20]
 8007248:	2380      	movs	r3, #128	@ 0x80
 800724a:	051b      	lsls	r3, r3, #20
 800724c:	429a      	cmp	r2, r3
 800724e:	d033      	beq.n	80072b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa50>
 8007250:	697a      	ldr	r2, [r7, #20]
 8007252:	2380      	movs	r3, #128	@ 0x80
 8007254:	051b      	lsls	r3, r3, #20
 8007256:	429a      	cmp	r2, r3
 8007258:	d83a      	bhi.n	80072d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d034      	beq.n	80072ca <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8007260:	697a      	ldr	r2, [r7, #20]
 8007262:	2380      	movs	r3, #128	@ 0x80
 8007264:	04db      	lsls	r3, r3, #19
 8007266:	429a      	cmp	r2, r3
 8007268:	d003      	beq.n	8007272 <HAL_RCCEx_GetPeriphCLKFreq+0xa0a>
            break;
 800726a:	e031      	b.n	80072d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            frequency = HSI48_VALUE;
 800726c:	4b23      	ldr	r3, [pc, #140]	@ (80072fc <HAL_RCCEx_GetPeriphCLKFreq+0xa94>)
 800726e:	61fb      	str	r3, [r7, #28]
            break;
 8007270:	e031      	b.n	80072d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8007272:	4b20      	ldr	r3, [pc, #128]	@ (80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	2202      	movs	r2, #2
 8007278:	4013      	ands	r3, r2
 800727a:	2b02      	cmp	r3, #2
 800727c:	d12a      	bne.n	80072d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
              msirange = (__HAL_RCC_GET_MSI_RANGE() >> 4U);
 800727e:	4b1d      	ldr	r3, [pc, #116]	@ (80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	2208      	movs	r2, #8
 8007284:	4013      	ands	r3, r2
 8007286:	d005      	beq.n	8007294 <HAL_RCCEx_GetPeriphCLKFreq+0xa2c>
 8007288:	4b1a      	ldr	r3, [pc, #104]	@ (80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	091b      	lsrs	r3, r3, #4
 800728e:	220f      	movs	r2, #15
 8007290:	4013      	ands	r3, r2
 8007292:	e005      	b.n	80072a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8007294:	4a17      	ldr	r2, [pc, #92]	@ (80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 8007296:	2394      	movs	r3, #148	@ 0x94
 8007298:	58d3      	ldr	r3, [r2, r3]
 800729a:	0a1b      	lsrs	r3, r3, #8
 800729c:	220f      	movs	r2, #15
 800729e:	4013      	ands	r3, r2
 80072a0:	61bb      	str	r3, [r7, #24]
              if (msirange > 11U)
 80072a2:	69bb      	ldr	r3, [r7, #24]
 80072a4:	2b0b      	cmp	r3, #11
 80072a6:	d901      	bls.n	80072ac <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
                msirange = 11U;
 80072a8:	230b      	movs	r3, #11
 80072aa:	61bb      	str	r3, [r7, #24]
              frequency = MSIRangeTable[msirange];
 80072ac:	4b12      	ldr	r3, [pc, #72]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa90>)
 80072ae:	69ba      	ldr	r2, [r7, #24]
 80072b0:	0092      	lsls	r2, r2, #2
 80072b2:	58d3      	ldr	r3, [r2, r3]
 80072b4:	61fb      	str	r3, [r7, #28]
            break;
 80072b6:	e00d      	b.n	80072d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 80072b8:	2408      	movs	r4, #8
 80072ba:	193b      	adds	r3, r7, r4
 80072bc:	0018      	movs	r0, r3
 80072be:	f000 f81f 	bl	8007300 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 80072c2:	193b      	adds	r3, r7, r4
 80072c4:	685b      	ldr	r3, [r3, #4]
 80072c6:	61fb      	str	r3, [r7, #28]
            break;
 80072c8:	e005      	b.n	80072d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = 0U;
 80072ca:	2300      	movs	r3, #0
 80072cc:	61fb      	str	r3, [r7, #28]
            break;
 80072ce:	e002      	b.n	80072d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            break;
 80072d0:	46c0      	nop			@ (mov r8, r8)
 80072d2:	e00a      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80072d4:	46c0      	nop			@ (mov r8, r8)
        break;
 80072d6:	e008      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 80072d8:	46c0      	nop			@ (mov r8, r8)
 80072da:	e006      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 80072dc:	46c0      	nop			@ (mov r8, r8)
 80072de:	e004      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 80072e0:	46c0      	nop			@ (mov r8, r8)
 80072e2:	e002      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 80072e4:	46c0      	nop			@ (mov r8, r8)
 80072e6:	e000      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 80072e8:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return (frequency);
 80072ea:	69fb      	ldr	r3, [r7, #28]
}
 80072ec:	0018      	movs	r0, r3
 80072ee:	46bd      	mov	sp, r7
 80072f0:	b009      	add	sp, #36	@ 0x24
 80072f2:	bd90      	pop	{r4, r7, pc}
 80072f4:	40021000 	.word	0x40021000
 80072f8:	080086b0 	.word	0x080086b0
 80072fc:	02dc6c00 	.word	0x02dc6c00

08007300 <HAL_RCCEx_GetPLLClockFreq>:
  * @param  PLL_Clocks structure.
  * @retval None
  */

void HAL_RCCEx_GetPLLClockFreq(PLL_ClocksTypeDef *PLL_Clocks)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b088      	sub	sp, #32
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
  uint32_t pllm;
  uint32_t plln;
  uint32_t pllvco;
  uint32_t msirange;

  plln = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007308:	4b58      	ldr	r3, [pc, #352]	@ (800746c <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 800730a:	68db      	ldr	r3, [r3, #12]
 800730c:	0a1b      	lsrs	r3, r3, #8
 800730e:	227f      	movs	r2, #127	@ 0x7f
 8007310:	4013      	ands	r3, r2
 8007312:	617b      	str	r3, [r7, #20]
  pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8007314:	4b55      	ldr	r3, [pc, #340]	@ (800746c <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8007316:	68db      	ldr	r3, [r3, #12]
 8007318:	2203      	movs	r2, #3
 800731a:	4013      	ands	r3, r2
 800731c:	613b      	str	r3, [r7, #16]
  pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U;
 800731e:	4b53      	ldr	r3, [pc, #332]	@ (800746c <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8007320:	68db      	ldr	r3, [r3, #12]
 8007322:	091b      	lsrs	r3, r3, #4
 8007324:	2207      	movs	r2, #7
 8007326:	4013      	ands	r3, r2
 8007328:	3301      	adds	r3, #1
 800732a:	60fb      	str	r3, [r7, #12]
  msirange = (__HAL_RCC_GET_MSI_RANGE() >> 4U);
 800732c:	4b4f      	ldr	r3, [pc, #316]	@ (800746c <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	2208      	movs	r2, #8
 8007332:	4013      	ands	r3, r2
 8007334:	d005      	beq.n	8007342 <HAL_RCCEx_GetPLLClockFreq+0x42>
 8007336:	4b4d      	ldr	r3, [pc, #308]	@ (800746c <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	091b      	lsrs	r3, r3, #4
 800733c:	220f      	movs	r2, #15
 800733e:	4013      	ands	r3, r2
 8007340:	e005      	b.n	800734e <HAL_RCCEx_GetPLLClockFreq+0x4e>
 8007342:	4a4a      	ldr	r2, [pc, #296]	@ (800746c <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8007344:	2394      	movs	r3, #148	@ 0x94
 8007346:	58d3      	ldr	r3, [r2, r3]
 8007348:	0a1b      	lsrs	r3, r3, #8
 800734a:	220f      	movs	r2, #15
 800734c:	4013      	ands	r3, r2
 800734e:	61bb      	str	r3, [r7, #24]
  if (msirange > 11U)
 8007350:	69bb      	ldr	r3, [r7, #24]
 8007352:	2b0b      	cmp	r3, #11
 8007354:	d901      	bls.n	800735a <HAL_RCCEx_GetPLLClockFreq+0x5a>
  {
    msirange = 11U;
 8007356:	230b      	movs	r3, #11
 8007358:	61bb      	str	r3, [r7, #24]
  }
  switch (pllsource)
 800735a:	693b      	ldr	r3, [r7, #16]
 800735c:	2b03      	cmp	r3, #3
 800735e:	d020      	beq.n	80073a2 <HAL_RCCEx_GetPLLClockFreq+0xa2>
 8007360:	693b      	ldr	r3, [r7, #16]
 8007362:	2b03      	cmp	r3, #3
 8007364:	d827      	bhi.n	80073b6 <HAL_RCCEx_GetPLLClockFreq+0xb6>
 8007366:	693b      	ldr	r3, [r7, #16]
 8007368:	2b01      	cmp	r3, #1
 800736a:	d00c      	beq.n	8007386 <HAL_RCCEx_GetPLLClockFreq+0x86>
 800736c:	693b      	ldr	r3, [r7, #16]
 800736e:	2b02      	cmp	r3, #2
 8007370:	d121      	bne.n	80073b6 <HAL_RCCEx_GetPLLClockFreq+0xb6>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * plln;
 8007372:	68f9      	ldr	r1, [r7, #12]
 8007374:	483e      	ldr	r0, [pc, #248]	@ (8007470 <HAL_RCCEx_GetPLLClockFreq+0x170>)
 8007376:	f7f8 fec7 	bl	8000108 <__udivsi3>
 800737a:	0003      	movs	r3, r0
 800737c:	001a      	movs	r2, r3
 800737e:	697b      	ldr	r3, [r7, #20]
 8007380:	4353      	muls	r3, r2
 8007382:	61fb      	str	r3, [r7, #28]
      break;
 8007384:	e025      	b.n	80073d2 <HAL_RCCEx_GetPLLClockFreq+0xd2>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllvco = ((MSIRangeTable[msirange] / pllm) * plln);
 8007386:	4b3b      	ldr	r3, [pc, #236]	@ (8007474 <HAL_RCCEx_GetPLLClockFreq+0x174>)
 8007388:	69ba      	ldr	r2, [r7, #24]
 800738a:	0092      	lsls	r2, r2, #2
 800738c:	58d3      	ldr	r3, [r2, r3]
 800738e:	68f9      	ldr	r1, [r7, #12]
 8007390:	0018      	movs	r0, r3
 8007392:	f7f8 feb9 	bl	8000108 <__udivsi3>
 8007396:	0003      	movs	r3, r0
 8007398:	001a      	movs	r2, r3
 800739a:	697b      	ldr	r3, [r7, #20]
 800739c:	4353      	muls	r3, r2
 800739e:	61fb      	str	r3, [r7, #28]
      break;
 80073a0:	e017      	b.n	80073d2 <HAL_RCCEx_GetPLLClockFreq+0xd2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * plln;
 80073a2:	68f9      	ldr	r1, [r7, #12]
 80073a4:	4834      	ldr	r0, [pc, #208]	@ (8007478 <HAL_RCCEx_GetPLLClockFreq+0x178>)
 80073a6:	f7f8 feaf 	bl	8000108 <__udivsi3>
 80073aa:	0003      	movs	r3, r0
 80073ac:	001a      	movs	r2, r3
 80073ae:	697b      	ldr	r3, [r7, #20]
 80073b0:	4353      	muls	r3, r2
 80073b2:	61fb      	str	r3, [r7, #28]
      break;
 80073b4:	e00d      	b.n	80073d2 <HAL_RCCEx_GetPLLClockFreq+0xd2>

    default:
      pllvco = ((MSIRangeTable[msirange] / pllm) * plln);
 80073b6:	4b2f      	ldr	r3, [pc, #188]	@ (8007474 <HAL_RCCEx_GetPLLClockFreq+0x174>)
 80073b8:	69ba      	ldr	r2, [r7, #24]
 80073ba:	0092      	lsls	r2, r2, #2
 80073bc:	58d3      	ldr	r3, [r2, r3]
 80073be:	68f9      	ldr	r1, [r7, #12]
 80073c0:	0018      	movs	r0, r3
 80073c2:	f7f8 fea1 	bl	8000108 <__udivsi3>
 80073c6:	0003      	movs	r3, r0
 80073c8:	001a      	movs	r2, r3
 80073ca:	697b      	ldr	r3, [r7, #20]
 80073cc:	4353      	muls	r3, r2
 80073ce:	61fb      	str	r3, [r7, #28]
      break;
 80073d0:	46c0      	nop			@ (mov r8, r8)
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_DIVP) != 0U)
 80073d2:	4b26      	ldr	r3, [pc, #152]	@ (800746c <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80073d4:	68da      	ldr	r2, [r3, #12]
 80073d6:	2380      	movs	r3, #128	@ 0x80
 80073d8:	025b      	lsls	r3, r3, #9
 80073da:	4013      	ands	r3, r2
 80073dc:	d00e      	beq.n	80073fc <HAL_RCCEx_GetPLLClockFreq+0xfc>
  {
    PLL_Clocks->PLL_P_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) \
 80073de:	4b23      	ldr	r3, [pc, #140]	@ (800746c <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80073e0:	68db      	ldr	r3, [r3, #12]
                                                        >> RCC_PLLCFGR_PLLP_Pos) + 1U));
 80073e2:	0c5b      	lsrs	r3, r3, #17
 80073e4:	221f      	movs	r2, #31
 80073e6:	4013      	ands	r3, r2
 80073e8:	3301      	adds	r3, #1
    PLL_Clocks->PLL_P_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) \
 80073ea:	0019      	movs	r1, r3
 80073ec:	69f8      	ldr	r0, [r7, #28]
 80073ee:	f7f8 fe8b 	bl	8000108 <__udivsi3>
 80073f2:	0003      	movs	r3, r0
 80073f4:	001a      	movs	r2, r3
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	601a      	str	r2, [r3, #0]
 80073fa:	e002      	b.n	8007402 <HAL_RCCEx_GetPLLClockFreq+0x102>
  }
  else
  {
    PLL_Clocks->PLL_P_Frequency = 0;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2200      	movs	r2, #0
 8007400:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_DIVQ) != 0U)
 8007402:	4b1a      	ldr	r3, [pc, #104]	@ (800746c <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8007404:	68da      	ldr	r2, [r3, #12]
 8007406:	2380      	movs	r3, #128	@ 0x80
 8007408:	045b      	lsls	r3, r3, #17
 800740a:	4013      	ands	r3, r2
 800740c:	d00e      	beq.n	800742c <HAL_RCCEx_GetPLLClockFreq+0x12c>
  {
    PLL_Clocks->PLL_Q_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) \
 800740e:	4b17      	ldr	r3, [pc, #92]	@ (800746c <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8007410:	68db      	ldr	r3, [r3, #12]
                                                        >> RCC_PLLCFGR_PLLQ_Pos) + 1U));
 8007412:	0e5b      	lsrs	r3, r3, #25
 8007414:	2207      	movs	r2, #7
 8007416:	4013      	ands	r3, r2
 8007418:	3301      	adds	r3, #1
    PLL_Clocks->PLL_Q_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) \
 800741a:	0019      	movs	r1, r3
 800741c:	69f8      	ldr	r0, [r7, #28]
 800741e:	f7f8 fe73 	bl	8000108 <__udivsi3>
 8007422:	0003      	movs	r3, r0
 8007424:	001a      	movs	r2, r3
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	605a      	str	r2, [r3, #4]
 800742a:	e002      	b.n	8007432 <HAL_RCCEx_GetPLLClockFreq+0x132>
  }
  else
  {
    PLL_Clocks->PLL_Q_Frequency = 0;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2200      	movs	r2, #0
 8007430:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_DIVR) != 0U)
 8007432:	4b0e      	ldr	r3, [pc, #56]	@ (800746c <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8007434:	68da      	ldr	r2, [r3, #12]
 8007436:	2380      	movs	r3, #128	@ 0x80
 8007438:	055b      	lsls	r3, r3, #21
 800743a:	4013      	ands	r3, r2
 800743c:	d00e      	beq.n	800745c <HAL_RCCEx_GetPLLClockFreq+0x15c>
  {
    PLL_Clocks->PLL_R_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) \
 800743e:	4b0b      	ldr	r3, [pc, #44]	@ (800746c <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8007440:	68db      	ldr	r3, [r3, #12]
                                                        >> RCC_PLLCFGR_PLLR_Pos) + 1U));
 8007442:	0f5b      	lsrs	r3, r3, #29
 8007444:	2207      	movs	r2, #7
 8007446:	4013      	ands	r3, r2
 8007448:	3301      	adds	r3, #1
    PLL_Clocks->PLL_R_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) \
 800744a:	0019      	movs	r1, r3
 800744c:	69f8      	ldr	r0, [r7, #28]
 800744e:	f7f8 fe5b 	bl	8000108 <__udivsi3>
 8007452:	0003      	movs	r3, r0
 8007454:	001a      	movs	r2, r3
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL_Clocks->PLL_R_Frequency = 0;
  }
}
 800745a:	e002      	b.n	8007462 <HAL_RCCEx_GetPLLClockFreq+0x162>
    PLL_Clocks->PLL_R_Frequency = 0;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2200      	movs	r2, #0
 8007460:	609a      	str	r2, [r3, #8]
}
 8007462:	46c0      	nop			@ (mov r8, r8)
 8007464:	46bd      	mov	sp, r7
 8007466:	b008      	add	sp, #32
 8007468:	bd80      	pop	{r7, pc}
 800746a:	46c0      	nop			@ (mov r8, r8)
 800746c:	40021000 	.word	0x40021000
 8007470:	00f42400 	.word	0x00f42400
 8007474:	080086b0 	.word	0x080086b0
 8007478:	003d0900 	.word	0x003d0900

0800747c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b084      	sub	sp, #16
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007484:	210f      	movs	r1, #15
 8007486:	187b      	adds	r3, r7, r1
 8007488:	2201      	movs	r2, #1
 800748a:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d100      	bne.n	8007494 <HAL_RTC_Init+0x18>
 8007492:	e08b      	b.n	80075ac <HAL_RTC_Init+0x130>
  {
    status = HAL_OK;
 8007494:	187b      	adds	r3, r7, r1
 8007496:	2200      	movs	r2, #0
 8007498:	701a      	strb	r2, [r3, #0]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	222d      	movs	r2, #45	@ 0x2d
 800749e:	5c9b      	ldrb	r3, [r3, r2]
 80074a0:	b2db      	uxtb	r3, r3
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d107      	bne.n	80074b6 <HAL_RTC_Init+0x3a>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	222c      	movs	r2, #44	@ 0x2c
 80074aa:	2100      	movs	r1, #0
 80074ac:	5499      	strb	r1, [r3, r2]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	0018      	movs	r0, r3
 80074b2:	f7fc fecd 	bl	8004250 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	222d      	movs	r2, #45	@ 0x2d
 80074ba:	2102      	movs	r1, #2
 80074bc:	5499      	strb	r1, [r3, r2]

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80074be:	4b3f      	ldr	r3, [pc, #252]	@ (80075bc <HAL_RTC_Init+0x140>)
 80074c0:	22ca      	movs	r2, #202	@ 0xca
 80074c2:	625a      	str	r2, [r3, #36]	@ 0x24
 80074c4:	4b3d      	ldr	r3, [pc, #244]	@ (80075bc <HAL_RTC_Init+0x140>)
 80074c6:	2253      	movs	r2, #83	@ 0x53
 80074c8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	0018      	movs	r0, r3
 80074ce:	f000 f8a1 	bl	8007614 <RTC_EnterInitMode>
 80074d2:	1e03      	subs	r3, r0, #0
 80074d4:	d00b      	beq.n	80074ee <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80074d6:	4b39      	ldr	r3, [pc, #228]	@ (80075bc <HAL_RTC_Init+0x140>)
 80074d8:	22ff      	movs	r2, #255	@ 0xff
 80074da:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	222d      	movs	r2, #45	@ 0x2d
 80074e0:	2104      	movs	r1, #4
 80074e2:	5499      	strb	r1, [r3, r2]

      status = HAL_ERROR;
 80074e4:	230f      	movs	r3, #15
 80074e6:	18fb      	adds	r3, r7, r3
 80074e8:	2201      	movs	r2, #1
 80074ea:	701a      	strb	r2, [r3, #0]
 80074ec:	e05e      	b.n	80075ac <HAL_RTC_Init+0x130>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 80074ee:	4b33      	ldr	r3, [pc, #204]	@ (80075bc <HAL_RTC_Init+0x140>)
 80074f0:	699a      	ldr	r2, [r3, #24]
 80074f2:	4b32      	ldr	r3, [pc, #200]	@ (80075bc <HAL_RTC_Init+0x140>)
 80074f4:	4932      	ldr	r1, [pc, #200]	@ (80075c0 <HAL_RTC_Init+0x144>)
 80074f6:	400a      	ands	r2, r1
 80074f8:	619a      	str	r2, [r3, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 80074fa:	4b30      	ldr	r3, [pc, #192]	@ (80075bc <HAL_RTC_Init+0x140>)
 80074fc:	6999      	ldr	r1, [r3, #24]
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	685a      	ldr	r2, [r3, #4]
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	691b      	ldr	r3, [r3, #16]
 8007506:	431a      	orrs	r2, r3
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	699b      	ldr	r3, [r3, #24]
 800750c:	431a      	orrs	r2, r3
 800750e:	4b2b      	ldr	r3, [pc, #172]	@ (80075bc <HAL_RTC_Init+0x140>)
 8007510:	430a      	orrs	r2, r1
 8007512:	619a      	str	r2, [r3, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	68d9      	ldr	r1, [r3, #12]
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	689b      	ldr	r3, [r3, #8]
 800751c:	041a      	lsls	r2, r3, #16
 800751e:	4b27      	ldr	r3, [pc, #156]	@ (80075bc <HAL_RTC_Init+0x140>)
 8007520:	430a      	orrs	r2, r1
 8007522:	611a      	str	r2, [r3, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8007524:	4b25      	ldr	r3, [pc, #148]	@ (80075bc <HAL_RTC_Init+0x140>)
 8007526:	68db      	ldr	r3, [r3, #12]
 8007528:	4a26      	ldr	r2, [pc, #152]	@ (80075c4 <HAL_RTC_Init+0x148>)
 800752a:	4013      	ands	r3, r2
 800752c:	0019      	movs	r1, r3
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007536:	431a      	orrs	r2, r3
 8007538:	4b20      	ldr	r3, [pc, #128]	@ (80075bc <HAL_RTC_Init+0x140>)
 800753a:	430a      	orrs	r2, r1
 800753c:	60da      	str	r2, [r3, #12]

      /* Exit Initialization mode */
      CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800753e:	4b1f      	ldr	r3, [pc, #124]	@ (80075bc <HAL_RTC_Init+0x140>)
 8007540:	68da      	ldr	r2, [r3, #12]
 8007542:	4b1e      	ldr	r3, [pc, #120]	@ (80075bc <HAL_RTC_Init+0x140>)
 8007544:	2180      	movs	r1, #128	@ 0x80
 8007546:	438a      	bics	r2, r1
 8007548:	60da      	str	r2, [r3, #12]

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800754a:	4b1c      	ldr	r3, [pc, #112]	@ (80075bc <HAL_RTC_Init+0x140>)
 800754c:	699b      	ldr	r3, [r3, #24]
 800754e:	2220      	movs	r2, #32
 8007550:	4013      	ands	r3, r2
 8007552:	d110      	bne.n	8007576 <HAL_RTC_Init+0xfa>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	0018      	movs	r0, r3
 8007558:	f000 f836 	bl	80075c8 <HAL_RTC_WaitForSynchro>
 800755c:	1e03      	subs	r3, r0, #0
 800755e:	d00a      	beq.n	8007576 <HAL_RTC_Init+0xfa>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007560:	4b16      	ldr	r3, [pc, #88]	@ (80075bc <HAL_RTC_Init+0x140>)
 8007562:	22ff      	movs	r2, #255	@ 0xff
 8007564:	625a      	str	r2, [r3, #36]	@ 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	222d      	movs	r2, #45	@ 0x2d
 800756a:	2104      	movs	r1, #4
 800756c:	5499      	strb	r1, [r3, r2]
          status = HAL_ERROR;
 800756e:	230f      	movs	r3, #15
 8007570:	18fb      	adds	r3, r7, r3
 8007572:	2201      	movs	r2, #1
 8007574:	701a      	strb	r2, [r3, #0]
        }
      }

      if (status == HAL_OK)
 8007576:	230f      	movs	r3, #15
 8007578:	18fb      	adds	r3, r7, r3
 800757a:	781b      	ldrb	r3, [r3, #0]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d115      	bne.n	80075ac <HAL_RTC_Init+0x130>
      {
        MODIFY_REG(RTC->CR, \
 8007580:	4b0e      	ldr	r3, [pc, #56]	@ (80075bc <HAL_RTC_Init+0x140>)
 8007582:	699b      	ldr	r3, [r3, #24]
 8007584:	00db      	lsls	r3, r3, #3
 8007586:	08d9      	lsrs	r1, r3, #3
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6a1a      	ldr	r2, [r3, #32]
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	69db      	ldr	r3, [r3, #28]
 8007590:	431a      	orrs	r2, r3
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	695b      	ldr	r3, [r3, #20]
 8007596:	431a      	orrs	r2, r3
 8007598:	4b08      	ldr	r3, [pc, #32]	@ (80075bc <HAL_RTC_Init+0x140>)
 800759a:	430a      	orrs	r2, r1
 800759c:	619a      	str	r2, [r3, #24]
                   RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN, \
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800759e:	4b07      	ldr	r3, [pc, #28]	@ (80075bc <HAL_RTC_Init+0x140>)
 80075a0:	22ff      	movs	r2, #255	@ 0xff
 80075a2:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	222d      	movs	r2, #45	@ 0x2d
 80075a8:	2101      	movs	r1, #1
 80075aa:	5499      	strb	r1, [r3, r2]
      }
    }
  }

  return status;
 80075ac:	230f      	movs	r3, #15
 80075ae:	18fb      	adds	r3, r7, r3
 80075b0:	781b      	ldrb	r3, [r3, #0]
}
 80075b2:	0018      	movs	r0, r3
 80075b4:	46bd      	mov	sp, r7
 80075b6:	b004      	add	sp, #16
 80075b8:	bd80      	pop	{r7, pc}
 80075ba:	46c0      	nop			@ (mov r8, r8)
 80075bc:	40002800 	.word	0x40002800
 80075c0:	fb8fffbf 	.word	0xfb8fffbf
 80075c4:	ffffe0ff 	.word	0xffffe0ff

080075c8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(const RTC_HandleTypeDef *hrtc)
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b084      	sub	sp, #16
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 80075d0:	4b0f      	ldr	r3, [pc, #60]	@ (8007610 <HAL_RTC_WaitForSynchro+0x48>)
 80075d2:	68da      	ldr	r2, [r3, #12]
 80075d4:	4b0e      	ldr	r3, [pc, #56]	@ (8007610 <HAL_RTC_WaitForSynchro+0x48>)
 80075d6:	2120      	movs	r1, #32
 80075d8:	438a      	bics	r2, r1
 80075da:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80075dc:	f7fd f8b0 	bl	8004740 <HAL_GetTick>
 80075e0:	0003      	movs	r3, r0
 80075e2:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80075e4:	e00a      	b.n	80075fc <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80075e6:	f7fd f8ab 	bl	8004740 <HAL_GetTick>
 80075ea:	0002      	movs	r2, r0
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	1ad2      	subs	r2, r2, r3
 80075f0:	23fa      	movs	r3, #250	@ 0xfa
 80075f2:	009b      	lsls	r3, r3, #2
 80075f4:	429a      	cmp	r2, r3
 80075f6:	d901      	bls.n	80075fc <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80075f8:	2303      	movs	r3, #3
 80075fa:	e005      	b.n	8007608 <HAL_RTC_WaitForSynchro+0x40>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80075fc:	4b04      	ldr	r3, [pc, #16]	@ (8007610 <HAL_RTC_WaitForSynchro+0x48>)
 80075fe:	68db      	ldr	r3, [r3, #12]
 8007600:	2220      	movs	r2, #32
 8007602:	4013      	ands	r3, r2
 8007604:	d0ef      	beq.n	80075e6 <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8007606:	2300      	movs	r3, #0
}
 8007608:	0018      	movs	r0, r3
 800760a:	46bd      	mov	sp, r7
 800760c:	b004      	add	sp, #16
 800760e:	bd80      	pop	{r7, pc}
 8007610:	40002800 	.word	0x40002800

08007614 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(const RTC_HandleTypeDef *hrtc)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b084      	sub	sp, #16
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800761c:	4b12      	ldr	r3, [pc, #72]	@ (8007668 <RTC_EnterInitMode+0x54>)
 800761e:	68db      	ldr	r3, [r3, #12]
 8007620:	2240      	movs	r2, #64	@ 0x40
 8007622:	4013      	ands	r3, r2
 8007624:	d11a      	bne.n	800765c <RTC_EnterInitMode+0x48>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007626:	4b10      	ldr	r3, [pc, #64]	@ (8007668 <RTC_EnterInitMode+0x54>)
 8007628:	68da      	ldr	r2, [r3, #12]
 800762a:	4b0f      	ldr	r3, [pc, #60]	@ (8007668 <RTC_EnterInitMode+0x54>)
 800762c:	2180      	movs	r1, #128	@ 0x80
 800762e:	430a      	orrs	r2, r1
 8007630:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8007632:	f7fd f885 	bl	8004740 <HAL_GetTick>
 8007636:	0003      	movs	r3, r0
 8007638:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800763a:	e00a      	b.n	8007652 <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800763c:	f7fd f880 	bl	8004740 <HAL_GetTick>
 8007640:	0002      	movs	r2, r0
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	1ad2      	subs	r2, r2, r3
 8007646:	23fa      	movs	r3, #250	@ 0xfa
 8007648:	009b      	lsls	r3, r3, #2
 800764a:	429a      	cmp	r2, r3
 800764c:	d901      	bls.n	8007652 <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 800764e:	2303      	movs	r3, #3
 8007650:	e005      	b.n	800765e <RTC_EnterInitMode+0x4a>
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8007652:	4b05      	ldr	r3, [pc, #20]	@ (8007668 <RTC_EnterInitMode+0x54>)
 8007654:	68db      	ldr	r3, [r3, #12]
 8007656:	2240      	movs	r2, #64	@ 0x40
 8007658:	4013      	ands	r3, r2
 800765a:	d0ef      	beq.n	800763c <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 800765c:	2300      	movs	r3, #0
}
 800765e:	0018      	movs	r0, r3
 8007660:	46bd      	mov	sp, r7
 8007662:	b004      	add	sp, #16
 8007664:	bd80      	pop	{r7, pc}
 8007666:	46c0      	nop			@ (mov r8, r8)
 8007668:	40002800 	.word	0x40002800

0800766c <HAL_RTCEx_SetWakeUpTimer>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b086      	sub	sp, #24
 8007670:	af00      	add	r7, sp, #0
 8007672:	60f8      	str	r0, [r7, #12]
 8007674:	60b9      	str	r1, [r7, #8]
 8007676:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	222c      	movs	r2, #44	@ 0x2c
 800767c:	5c9b      	ldrb	r3, [r3, r2]
 800767e:	2b01      	cmp	r3, #1
 8007680:	d101      	bne.n	8007686 <HAL_RTCEx_SetWakeUpTimer+0x1a>
 8007682:	2302      	movs	r3, #2
 8007684:	e06c      	b.n	8007760 <HAL_RTCEx_SetWakeUpTimer+0xf4>
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	222c      	movs	r2, #44	@ 0x2c
 800768a:	2101      	movs	r1, #1
 800768c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	222d      	movs	r2, #45	@ 0x2d
 8007692:	2102      	movs	r1, #2
 8007694:	5499      	strb	r1, [r3, r2]

  /* Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if (READ_BIT(RTC->CR, RTC_CR_WUTE) != 0U)
 8007696:	4b34      	ldr	r3, [pc, #208]	@ (8007768 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 8007698:	699a      	ldr	r2, [r3, #24]
 800769a:	2380      	movs	r3, #128	@ 0x80
 800769c:	00db      	lsls	r3, r3, #3
 800769e:	4013      	ands	r3, r2
 80076a0:	d01c      	beq.n	80076dc <HAL_RTCEx_SetWakeUpTimer+0x70>
  {
    tickstart = HAL_GetTick();
 80076a2:	f7fd f84d 	bl	8004740 <HAL_GetTick>
 80076a6:	0003      	movs	r3, r0
 80076a8:	617b      	str	r3, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) != 0U)
 80076aa:	e012      	b.n	80076d2 <HAL_RTCEx_SetWakeUpTimer+0x66>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80076ac:	f7fd f848 	bl	8004740 <HAL_GetTick>
 80076b0:	0002      	movs	r2, r0
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	1ad2      	subs	r2, r2, r3
 80076b6:	23fa      	movs	r3, #250	@ 0xfa
 80076b8:	009b      	lsls	r3, r3, #2
 80076ba:	429a      	cmp	r2, r3
 80076bc:	d909      	bls.n	80076d2 <HAL_RTCEx_SetWakeUpTimer+0x66>
      {
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	222d      	movs	r2, #45	@ 0x2d
 80076c2:	2103      	movs	r1, #3
 80076c4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	222c      	movs	r2, #44	@ 0x2c
 80076ca:	2100      	movs	r1, #0
 80076cc:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80076ce:	2303      	movs	r3, #3
 80076d0:	e046      	b.n	8007760 <HAL_RTCEx_SetWakeUpTimer+0xf4>
    while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) != 0U)
 80076d2:	4b25      	ldr	r3, [pc, #148]	@ (8007768 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 80076d4:	68db      	ldr	r3, [r3, #12]
 80076d6:	2204      	movs	r2, #4
 80076d8:	4013      	ands	r3, r2
 80076da:	d1e7      	bne.n	80076ac <HAL_RTCEx_SetWakeUpTimer+0x40>
      }
    }
  }

  /* Disable Wake Up timer */
  CLEAR_BIT(RTC->CR, RTC_CR_WUTE);
 80076dc:	4b22      	ldr	r3, [pc, #136]	@ (8007768 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 80076de:	699a      	ldr	r2, [r3, #24]
 80076e0:	4b21      	ldr	r3, [pc, #132]	@ (8007768 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 80076e2:	4922      	ldr	r1, [pc, #136]	@ (800776c <HAL_RTCEx_SetWakeUpTimer+0x100>)
 80076e4:	400a      	ands	r2, r1
 80076e6:	619a      	str	r2, [r3, #24]

  tickstart = HAL_GetTick();
 80076e8:	f7fd f82a 	bl	8004740 <HAL_GetTick>
 80076ec:	0003      	movs	r3, r0
 80076ee:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 80076f0:	e012      	b.n	8007718 <HAL_RTCEx_SetWakeUpTimer+0xac>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80076f2:	f7fd f825 	bl	8004740 <HAL_GetTick>
 80076f6:	0002      	movs	r2, r0
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	1ad2      	subs	r2, r2, r3
 80076fc:	23fa      	movs	r3, #250	@ 0xfa
 80076fe:	009b      	lsls	r3, r3, #2
 8007700:	429a      	cmp	r2, r3
 8007702:	d909      	bls.n	8007718 <HAL_RTCEx_SetWakeUpTimer+0xac>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	222d      	movs	r2, #45	@ 0x2d
 8007708:	2103      	movs	r1, #3
 800770a:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	222c      	movs	r2, #44	@ 0x2c
 8007710:	2100      	movs	r1, #0
 8007712:	5499      	strb	r1, [r3, r2]

      return HAL_TIMEOUT;
 8007714:	2303      	movs	r3, #3
 8007716:	e023      	b.n	8007760 <HAL_RTCEx_SetWakeUpTimer+0xf4>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 8007718:	4b13      	ldr	r3, [pc, #76]	@ (8007768 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 800771a:	68db      	ldr	r3, [r3, #12]
 800771c:	2204      	movs	r2, #4
 800771e:	4013      	ands	r3, r2
 8007720:	d0e7      	beq.n	80076f2 <HAL_RTCEx_SetWakeUpTimer+0x86>
    }
  }

  /* Configure the clock source */
  MODIFY_REG(RTC->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 8007722:	4b11      	ldr	r3, [pc, #68]	@ (8007768 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 8007724:	699b      	ldr	r3, [r3, #24]
 8007726:	2207      	movs	r2, #7
 8007728:	4393      	bics	r3, r2
 800772a:	0019      	movs	r1, r3
 800772c:	4b0e      	ldr	r3, [pc, #56]	@ (8007768 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 800772e:	687a      	ldr	r2, [r7, #4]
 8007730:	430a      	orrs	r2, r1
 8007732:	619a      	str	r2, [r3, #24]

  /* Configure the Wakeup Timer counter */
  WRITE_REG(RTC->WUTR, (uint32_t)WakeUpCounter);
 8007734:	4b0c      	ldr	r3, [pc, #48]	@ (8007768 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 8007736:	68ba      	ldr	r2, [r7, #8]
 8007738:	615a      	str	r2, [r3, #20]

  /* Enable the Wakeup Timer */
  SET_BIT(RTC->CR, RTC_CR_WUTE);
 800773a:	4b0b      	ldr	r3, [pc, #44]	@ (8007768 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 800773c:	699a      	ldr	r2, [r3, #24]
 800773e:	4b0a      	ldr	r3, [pc, #40]	@ (8007768 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 8007740:	2180      	movs	r1, #128	@ 0x80
 8007742:	00c9      	lsls	r1, r1, #3
 8007744:	430a      	orrs	r2, r1
 8007746:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007748:	4b07      	ldr	r3, [pc, #28]	@ (8007768 <HAL_RTCEx_SetWakeUpTimer+0xfc>)
 800774a:	22ff      	movs	r2, #255	@ 0xff
 800774c:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	222d      	movs	r2, #45	@ 0x2d
 8007752:	2101      	movs	r1, #1
 8007754:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	222c      	movs	r2, #44	@ 0x2c
 800775a:	2100      	movs	r1, #0
 800775c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800775e:	2300      	movs	r3, #0
}
 8007760:	0018      	movs	r0, r3
 8007762:	46bd      	mov	sp, r7
 8007764:	b006      	add	sp, #24
 8007766:	bd80      	pop	{r7, pc}
 8007768:	40002800 	.word	0x40002800
 800776c:	fffffbff 	.word	0xfffffbff

08007770 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b084      	sub	sp, #16
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d101      	bne.n	8007782 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800777e:	2301      	movs	r3, #1
 8007780:	e0a0      	b.n	80078c4 <HAL_SPI_Init+0x154>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007786:	2b00      	cmp	r3, #0
 8007788:	d109      	bne.n	800779e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	685a      	ldr	r2, [r3, #4]
 800778e:	2382      	movs	r3, #130	@ 0x82
 8007790:	005b      	lsls	r3, r3, #1
 8007792:	429a      	cmp	r2, r3
 8007794:	d009      	beq.n	80077aa <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2200      	movs	r2, #0
 800779a:	61da      	str	r2, [r3, #28]
 800779c:	e005      	b.n	80077aa <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2200      	movs	r2, #0
 80077a2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2200      	movs	r2, #0
 80077a8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2200      	movs	r2, #0
 80077ae:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	225d      	movs	r2, #93	@ 0x5d
 80077b4:	5c9b      	ldrb	r3, [r3, r2]
 80077b6:	b2db      	uxtb	r3, r3
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d107      	bne.n	80077cc <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	225c      	movs	r2, #92	@ 0x5c
 80077c0:	2100      	movs	r1, #0
 80077c2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	0018      	movs	r0, r3
 80077c8:	f7fc fdc0 	bl	800434c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	225d      	movs	r2, #93	@ 0x5d
 80077d0:	2102      	movs	r1, #2
 80077d2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	681a      	ldr	r2, [r3, #0]
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	2140      	movs	r1, #64	@ 0x40
 80077e0:	438a      	bics	r2, r1
 80077e2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	68da      	ldr	r2, [r3, #12]
 80077e8:	23e0      	movs	r3, #224	@ 0xe0
 80077ea:	00db      	lsls	r3, r3, #3
 80077ec:	429a      	cmp	r2, r3
 80077ee:	d902      	bls.n	80077f6 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80077f0:	2300      	movs	r3, #0
 80077f2:	60fb      	str	r3, [r7, #12]
 80077f4:	e002      	b.n	80077fc <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80077f6:	2380      	movs	r3, #128	@ 0x80
 80077f8:	015b      	lsls	r3, r3, #5
 80077fa:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	68da      	ldr	r2, [r3, #12]
 8007800:	23f0      	movs	r3, #240	@ 0xf0
 8007802:	011b      	lsls	r3, r3, #4
 8007804:	429a      	cmp	r2, r3
 8007806:	d008      	beq.n	800781a <HAL_SPI_Init+0xaa>
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	68da      	ldr	r2, [r3, #12]
 800780c:	23e0      	movs	r3, #224	@ 0xe0
 800780e:	00db      	lsls	r3, r3, #3
 8007810:	429a      	cmp	r2, r3
 8007812:	d002      	beq.n	800781a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2200      	movs	r2, #0
 8007818:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	685a      	ldr	r2, [r3, #4]
 800781e:	2382      	movs	r3, #130	@ 0x82
 8007820:	005b      	lsls	r3, r3, #1
 8007822:	401a      	ands	r2, r3
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6899      	ldr	r1, [r3, #8]
 8007828:	2384      	movs	r3, #132	@ 0x84
 800782a:	021b      	lsls	r3, r3, #8
 800782c:	400b      	ands	r3, r1
 800782e:	431a      	orrs	r2, r3
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	691b      	ldr	r3, [r3, #16]
 8007834:	2102      	movs	r1, #2
 8007836:	400b      	ands	r3, r1
 8007838:	431a      	orrs	r2, r3
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	695b      	ldr	r3, [r3, #20]
 800783e:	2101      	movs	r1, #1
 8007840:	400b      	ands	r3, r1
 8007842:	431a      	orrs	r2, r3
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	6999      	ldr	r1, [r3, #24]
 8007848:	2380      	movs	r3, #128	@ 0x80
 800784a:	009b      	lsls	r3, r3, #2
 800784c:	400b      	ands	r3, r1
 800784e:	431a      	orrs	r2, r3
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	69db      	ldr	r3, [r3, #28]
 8007854:	2138      	movs	r1, #56	@ 0x38
 8007856:	400b      	ands	r3, r1
 8007858:	431a      	orrs	r2, r3
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6a1b      	ldr	r3, [r3, #32]
 800785e:	2180      	movs	r1, #128	@ 0x80
 8007860:	400b      	ands	r3, r1
 8007862:	431a      	orrs	r2, r3
 8007864:	0011      	movs	r1, r2
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800786a:	2380      	movs	r3, #128	@ 0x80
 800786c:	019b      	lsls	r3, r3, #6
 800786e:	401a      	ands	r2, r3
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	430a      	orrs	r2, r1
 8007876:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	699b      	ldr	r3, [r3, #24]
 800787c:	0c1b      	lsrs	r3, r3, #16
 800787e:	2204      	movs	r2, #4
 8007880:	401a      	ands	r2, r3
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007886:	2110      	movs	r1, #16
 8007888:	400b      	ands	r3, r1
 800788a:	431a      	orrs	r2, r3
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007890:	2108      	movs	r1, #8
 8007892:	400b      	ands	r3, r1
 8007894:	431a      	orrs	r2, r3
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	68d9      	ldr	r1, [r3, #12]
 800789a:	23f0      	movs	r3, #240	@ 0xf0
 800789c:	011b      	lsls	r3, r3, #4
 800789e:	400b      	ands	r3, r1
 80078a0:	431a      	orrs	r2, r3
 80078a2:	0011      	movs	r1, r2
 80078a4:	68fa      	ldr	r2, [r7, #12]
 80078a6:	2380      	movs	r3, #128	@ 0x80
 80078a8:	015b      	lsls	r3, r3, #5
 80078aa:	401a      	ands	r2, r3
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	430a      	orrs	r2, r1
 80078b2:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2200      	movs	r2, #0
 80078b8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	225d      	movs	r2, #93	@ 0x5d
 80078be:	2101      	movs	r1, #1
 80078c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80078c2:	2300      	movs	r3, #0
}
 80078c4:	0018      	movs	r0, r3
 80078c6:	46bd      	mov	sp, r7
 80078c8:	b004      	add	sp, #16
 80078ca:	bd80      	pop	{r7, pc}

080078cc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b082      	sub	sp, #8
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d101      	bne.n	80078de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80078da:	2301      	movs	r3, #1
 80078dc:	e046      	b.n	800796c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2288      	movs	r2, #136	@ 0x88
 80078e2:	589b      	ldr	r3, [r3, r2]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d107      	bne.n	80078f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2284      	movs	r2, #132	@ 0x84
 80078ec:	2100      	movs	r1, #0
 80078ee:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	0018      	movs	r0, r3
 80078f4:	f7fc fe2a 	bl	800454c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2288      	movs	r2, #136	@ 0x88
 80078fc:	2124      	movs	r1, #36	@ 0x24
 80078fe:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	681a      	ldr	r2, [r3, #0]
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	2101      	movs	r1, #1
 800790c:	438a      	bics	r2, r1
 800790e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007914:	2b00      	cmp	r3, #0
 8007916:	d003      	beq.n	8007920 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	0018      	movs	r0, r3
 800791c:	f000 f9fe 	bl	8007d1c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	0018      	movs	r0, r3
 8007924:	f000 f828 	bl	8007978 <UART_SetConfig>
 8007928:	0003      	movs	r3, r0
 800792a:	2b01      	cmp	r3, #1
 800792c:	d101      	bne.n	8007932 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800792e:	2301      	movs	r3, #1
 8007930:	e01c      	b.n	800796c <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	685a      	ldr	r2, [r3, #4]
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	490d      	ldr	r1, [pc, #52]	@ (8007974 <HAL_UART_Init+0xa8>)
 800793e:	400a      	ands	r2, r1
 8007940:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	689a      	ldr	r2, [r3, #8]
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	212a      	movs	r1, #42	@ 0x2a
 800794e:	438a      	bics	r2, r1
 8007950:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	681a      	ldr	r2, [r3, #0]
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	2101      	movs	r1, #1
 800795e:	430a      	orrs	r2, r1
 8007960:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	0018      	movs	r0, r3
 8007966:	f000 fa8d 	bl	8007e84 <UART_CheckIdleState>
 800796a:	0003      	movs	r3, r0
}
 800796c:	0018      	movs	r0, r3
 800796e:	46bd      	mov	sp, r7
 8007970:	b002      	add	sp, #8
 8007972:	bd80      	pop	{r7, pc}
 8007974:	ffffb7ff 	.word	0xffffb7ff

08007978 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007978:	b5b0      	push	{r4, r5, r7, lr}
 800797a:	b092      	sub	sp, #72	@ 0x48
 800797c:	af00      	add	r7, sp, #0
 800797e:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007980:	231f      	movs	r3, #31
 8007982:	2220      	movs	r2, #32
 8007984:	189b      	adds	r3, r3, r2
 8007986:	19db      	adds	r3, r3, r7
 8007988:	2200      	movs	r2, #0
 800798a:	701a      	strb	r2, [r3, #0]
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800798c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	4ac8      	ldr	r2, [pc, #800]	@ (8007cb4 <UART_SetConfig+0x33c>)
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007994:	689a      	ldr	r2, [r3, #8]
 8007996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007998:	691b      	ldr	r3, [r3, #16]
 800799a:	431a      	orrs	r2, r3
 800799c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800799e:	695b      	ldr	r3, [r3, #20]
 80079a0:	431a      	orrs	r2, r3
 80079a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079a4:	69db      	ldr	r3, [r3, #28]
 80079a6:	4313      	orrs	r3, r2
 80079a8:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80079aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	4ac1      	ldr	r2, [pc, #772]	@ (8007cb8 <UART_SetConfig+0x340>)
 80079b2:	4013      	ands	r3, r2
 80079b4:	0019      	movs	r1, r3
 80079b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079b8:	681a      	ldr	r2, [r3, #0]
 80079ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80079bc:	430b      	orrs	r3, r1
 80079be:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80079c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	685b      	ldr	r3, [r3, #4]
 80079c6:	4abd      	ldr	r2, [pc, #756]	@ (8007cbc <UART_SetConfig+0x344>)
 80079c8:	4013      	ands	r3, r2
 80079ca:	0018      	movs	r0, r3
 80079cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079ce:	68d9      	ldr	r1, [r3, #12]
 80079d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079d2:	681a      	ldr	r2, [r3, #0]
 80079d4:	0003      	movs	r3, r0
 80079d6:	430b      	orrs	r3, r1
 80079d8:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80079da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079dc:	699b      	ldr	r3, [r3, #24]
 80079de:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80079e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	4ab3      	ldr	r2, [pc, #716]	@ (8007cb4 <UART_SetConfig+0x33c>)
 80079e6:	4293      	cmp	r3, r2
 80079e8:	d00e      	beq.n	8007a08 <UART_SetConfig+0x90>
 80079ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	4ab4      	ldr	r2, [pc, #720]	@ (8007cc0 <UART_SetConfig+0x348>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d009      	beq.n	8007a08 <UART_SetConfig+0x90>
 80079f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	4ab2      	ldr	r2, [pc, #712]	@ (8007cc4 <UART_SetConfig+0x34c>)
 80079fa:	4293      	cmp	r3, r2
 80079fc:	d004      	beq.n	8007a08 <UART_SetConfig+0x90>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80079fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a00:	6a1b      	ldr	r3, [r3, #32]
 8007a02:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007a04:	4313      	orrs	r3, r2
 8007a06:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	689b      	ldr	r3, [r3, #8]
 8007a0e:	4aae      	ldr	r2, [pc, #696]	@ (8007cc8 <UART_SetConfig+0x350>)
 8007a10:	4013      	ands	r3, r2
 8007a12:	0019      	movs	r1, r3
 8007a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a16:	681a      	ldr	r2, [r3, #0]
 8007a18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a1a:	430b      	orrs	r3, r1
 8007a1c:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a24:	220f      	movs	r2, #15
 8007a26:	4393      	bics	r3, r2
 8007a28:	0018      	movs	r0, r3
 8007a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a2c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a30:	681a      	ldr	r2, [r3, #0]
 8007a32:	0003      	movs	r3, r0
 8007a34:	430b      	orrs	r3, r1
 8007a36:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	4aa3      	ldr	r2, [pc, #652]	@ (8007ccc <UART_SetConfig+0x354>)
 8007a3e:	4293      	cmp	r3, r2
 8007a40:	d102      	bne.n	8007a48 <UART_SetConfig+0xd0>
 8007a42:	2301      	movs	r3, #1
 8007a44:	643b      	str	r3, [r7, #64]	@ 0x40
 8007a46:	e033      	b.n	8007ab0 <UART_SetConfig+0x138>
 8007a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	4aa0      	ldr	r2, [pc, #640]	@ (8007cd0 <UART_SetConfig+0x358>)
 8007a4e:	4293      	cmp	r3, r2
 8007a50:	d102      	bne.n	8007a58 <UART_SetConfig+0xe0>
 8007a52:	2302      	movs	r3, #2
 8007a54:	643b      	str	r3, [r7, #64]	@ 0x40
 8007a56:	e02b      	b.n	8007ab0 <UART_SetConfig+0x138>
 8007a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	4a9d      	ldr	r2, [pc, #628]	@ (8007cd4 <UART_SetConfig+0x35c>)
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d103      	bne.n	8007a6a <UART_SetConfig+0xf2>
 8007a62:	2380      	movs	r3, #128	@ 0x80
 8007a64:	025b      	lsls	r3, r3, #9
 8007a66:	643b      	str	r3, [r7, #64]	@ 0x40
 8007a68:	e022      	b.n	8007ab0 <UART_SetConfig+0x138>
 8007a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	4a9a      	ldr	r2, [pc, #616]	@ (8007cd8 <UART_SetConfig+0x360>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d103      	bne.n	8007a7c <UART_SetConfig+0x104>
 8007a74:	2380      	movs	r3, #128	@ 0x80
 8007a76:	029b      	lsls	r3, r3, #10
 8007a78:	643b      	str	r3, [r7, #64]	@ 0x40
 8007a7a:	e019      	b.n	8007ab0 <UART_SetConfig+0x138>
 8007a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	4a8c      	ldr	r2, [pc, #560]	@ (8007cb4 <UART_SetConfig+0x33c>)
 8007a82:	4293      	cmp	r3, r2
 8007a84:	d102      	bne.n	8007a8c <UART_SetConfig+0x114>
 8007a86:	2310      	movs	r3, #16
 8007a88:	643b      	str	r3, [r7, #64]	@ 0x40
 8007a8a:	e011      	b.n	8007ab0 <UART_SetConfig+0x138>
 8007a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	4a8b      	ldr	r2, [pc, #556]	@ (8007cc0 <UART_SetConfig+0x348>)
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d102      	bne.n	8007a9c <UART_SetConfig+0x124>
 8007a96:	2308      	movs	r3, #8
 8007a98:	643b      	str	r3, [r7, #64]	@ 0x40
 8007a9a:	e009      	b.n	8007ab0 <UART_SetConfig+0x138>
 8007a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	4a88      	ldr	r2, [pc, #544]	@ (8007cc4 <UART_SetConfig+0x34c>)
 8007aa2:	4293      	cmp	r3, r2
 8007aa4:	d102      	bne.n	8007aac <UART_SetConfig+0x134>
 8007aa6:	2304      	movs	r3, #4
 8007aa8:	643b      	str	r3, [r7, #64]	@ 0x40
 8007aaa:	e001      	b.n	8007ab0 <UART_SetConfig+0x138>
 8007aac:	2300      	movs	r3, #0
 8007aae:	643b      	str	r3, [r7, #64]	@ 0x40

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	4a7f      	ldr	r2, [pc, #508]	@ (8007cb4 <UART_SetConfig+0x33c>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d00a      	beq.n	8007ad0 <UART_SetConfig+0x158>
 8007aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	4a80      	ldr	r2, [pc, #512]	@ (8007cc0 <UART_SetConfig+0x348>)
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	d005      	beq.n	8007ad0 <UART_SetConfig+0x158>
 8007ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	4a7e      	ldr	r2, [pc, #504]	@ (8007cc4 <UART_SetConfig+0x34c>)
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d000      	beq.n	8007ad0 <UART_SetConfig+0x158>
 8007ace:	e06f      	b.n	8007bb0 <UART_SetConfig+0x238>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007ad0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ad2:	0018      	movs	r0, r3
 8007ad4:	f7fe fec8 	bl	8006868 <HAL_RCCEx_GetPeriphCLKFreq>
 8007ad8:	0003      	movs	r3, r0
 8007ada:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* If proper clock source reported */
    if (pclk != 0U)
 8007adc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d100      	bne.n	8007ae4 <UART_SetConfig+0x16c>
 8007ae2:	e103      	b.n	8007cec <UART_SetConfig+0x374>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ae6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007ae8:	4b7c      	ldr	r3, [pc, #496]	@ (8007cdc <UART_SetConfig+0x364>)
 8007aea:	0052      	lsls	r2, r2, #1
 8007aec:	5ad3      	ldrh	r3, [r2, r3]
 8007aee:	0019      	movs	r1, r3
 8007af0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007af2:	f7f8 fb09 	bl	8000108 <__udivsi3>
 8007af6:	0003      	movs	r3, r0
 8007af8:	62fb      	str	r3, [r7, #44]	@ 0x2c

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007afc:	685a      	ldr	r2, [r3, #4]
 8007afe:	0013      	movs	r3, r2
 8007b00:	005b      	lsls	r3, r3, #1
 8007b02:	189b      	adds	r3, r3, r2
 8007b04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b06:	429a      	cmp	r2, r3
 8007b08:	d305      	bcc.n	8007b16 <UART_SetConfig+0x19e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b0c:	685b      	ldr	r3, [r3, #4]
 8007b0e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007b10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b12:	429a      	cmp	r2, r3
 8007b14:	d906      	bls.n	8007b24 <UART_SetConfig+0x1ac>
      {
        ret = HAL_ERROR;
 8007b16:	231f      	movs	r3, #31
 8007b18:	2220      	movs	r2, #32
 8007b1a:	189b      	adds	r3, r3, r2
 8007b1c:	19db      	adds	r3, r3, r7
 8007b1e:	2201      	movs	r2, #1
 8007b20:	701a      	strb	r2, [r3, #0]
 8007b22:	e044      	b.n	8007bae <UART_SetConfig+0x236>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b26:	61bb      	str	r3, [r7, #24]
 8007b28:	2300      	movs	r3, #0
 8007b2a:	61fb      	str	r3, [r7, #28]
 8007b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b2e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007b30:	4b6a      	ldr	r3, [pc, #424]	@ (8007cdc <UART_SetConfig+0x364>)
 8007b32:	0052      	lsls	r2, r2, #1
 8007b34:	5ad3      	ldrh	r3, [r2, r3]
 8007b36:	613b      	str	r3, [r7, #16]
 8007b38:	2300      	movs	r3, #0
 8007b3a:	617b      	str	r3, [r7, #20]
 8007b3c:	693a      	ldr	r2, [r7, #16]
 8007b3e:	697b      	ldr	r3, [r7, #20]
 8007b40:	69b8      	ldr	r0, [r7, #24]
 8007b42:	69f9      	ldr	r1, [r7, #28]
 8007b44:	f7f8 fcb2 	bl	80004ac <__aeabi_uldivmod>
 8007b48:	0002      	movs	r2, r0
 8007b4a:	000b      	movs	r3, r1
 8007b4c:	0e11      	lsrs	r1, r2, #24
 8007b4e:	021d      	lsls	r5, r3, #8
 8007b50:	430d      	orrs	r5, r1
 8007b52:	0214      	lsls	r4, r2, #8
 8007b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b56:	685b      	ldr	r3, [r3, #4]
 8007b58:	085b      	lsrs	r3, r3, #1
 8007b5a:	60bb      	str	r3, [r7, #8]
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	60fb      	str	r3, [r7, #12]
 8007b60:	68b8      	ldr	r0, [r7, #8]
 8007b62:	68f9      	ldr	r1, [r7, #12]
 8007b64:	1900      	adds	r0, r0, r4
 8007b66:	4169      	adcs	r1, r5
 8007b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b6a:	685b      	ldr	r3, [r3, #4]
 8007b6c:	603b      	str	r3, [r7, #0]
 8007b6e:	2300      	movs	r3, #0
 8007b70:	607b      	str	r3, [r7, #4]
 8007b72:	683a      	ldr	r2, [r7, #0]
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	f7f8 fc99 	bl	80004ac <__aeabi_uldivmod>
 8007b7a:	0002      	movs	r2, r0
 8007b7c:	000b      	movs	r3, r1
 8007b7e:	0013      	movs	r3, r2
 8007b80:	637b      	str	r3, [r7, #52]	@ 0x34
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007b82:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007b84:	23c0      	movs	r3, #192	@ 0xc0
 8007b86:	009b      	lsls	r3, r3, #2
 8007b88:	429a      	cmp	r2, r3
 8007b8a:	d309      	bcc.n	8007ba0 <UART_SetConfig+0x228>
 8007b8c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007b8e:	2380      	movs	r3, #128	@ 0x80
 8007b90:	035b      	lsls	r3, r3, #13
 8007b92:	429a      	cmp	r2, r3
 8007b94:	d204      	bcs.n	8007ba0 <UART_SetConfig+0x228>
        {
          huart->Instance->BRR = usartdiv;
 8007b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007b9c:	60da      	str	r2, [r3, #12]
 8007b9e:	e006      	b.n	8007bae <UART_SetConfig+0x236>
        }
        else
        {
          ret = HAL_ERROR;
 8007ba0:	231f      	movs	r3, #31
 8007ba2:	2220      	movs	r2, #32
 8007ba4:	189b      	adds	r3, r3, r2
 8007ba6:	19db      	adds	r3, r3, r7
 8007ba8:	2201      	movs	r2, #1
 8007baa:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 8007bac:	e09e      	b.n	8007cec <UART_SetConfig+0x374>
 8007bae:	e09d      	b.n	8007cec <UART_SetConfig+0x374>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bb2:	69da      	ldr	r2, [r3, #28]
 8007bb4:	2380      	movs	r3, #128	@ 0x80
 8007bb6:	021b      	lsls	r3, r3, #8
 8007bb8:	429a      	cmp	r2, r3
 8007bba:	d14c      	bne.n	8007c56 <UART_SetConfig+0x2de>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007bbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007bbe:	0018      	movs	r0, r3
 8007bc0:	f7fe fe52 	bl	8006868 <HAL_RCCEx_GetPeriphCLKFreq>
 8007bc4:	0003      	movs	r3, r0
 8007bc6:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007bc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d100      	bne.n	8007bd0 <UART_SetConfig+0x258>
 8007bce:	e08d      	b.n	8007cec <UART_SetConfig+0x374>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bd2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007bd4:	4b41      	ldr	r3, [pc, #260]	@ (8007cdc <UART_SetConfig+0x364>)
 8007bd6:	0052      	lsls	r2, r2, #1
 8007bd8:	5ad3      	ldrh	r3, [r2, r3]
 8007bda:	0019      	movs	r1, r3
 8007bdc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007bde:	f7f8 fa93 	bl	8000108 <__udivsi3>
 8007be2:	0003      	movs	r3, r0
 8007be4:	005a      	lsls	r2, r3, #1
 8007be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007be8:	685b      	ldr	r3, [r3, #4]
 8007bea:	085b      	lsrs	r3, r3, #1
 8007bec:	18d2      	adds	r2, r2, r3
 8007bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf0:	685b      	ldr	r3, [r3, #4]
 8007bf2:	0019      	movs	r1, r3
 8007bf4:	0010      	movs	r0, r2
 8007bf6:	f7f8 fa87 	bl	8000108 <__udivsi3>
 8007bfa:	0003      	movs	r3, r0
 8007bfc:	637b      	str	r3, [r7, #52]	@ 0x34
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007bfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c00:	2b0f      	cmp	r3, #15
 8007c02:	d921      	bls.n	8007c48 <UART_SetConfig+0x2d0>
 8007c04:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007c06:	2380      	movs	r3, #128	@ 0x80
 8007c08:	025b      	lsls	r3, r3, #9
 8007c0a:	429a      	cmp	r2, r3
 8007c0c:	d21c      	bcs.n	8007c48 <UART_SetConfig+0x2d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007c0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c10:	b29a      	uxth	r2, r3
 8007c12:	2012      	movs	r0, #18
 8007c14:	2420      	movs	r4, #32
 8007c16:	1903      	adds	r3, r0, r4
 8007c18:	19db      	adds	r3, r3, r7
 8007c1a:	210f      	movs	r1, #15
 8007c1c:	438a      	bics	r2, r1
 8007c1e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007c20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c22:	085b      	lsrs	r3, r3, #1
 8007c24:	b29b      	uxth	r3, r3
 8007c26:	2207      	movs	r2, #7
 8007c28:	4013      	ands	r3, r2
 8007c2a:	b299      	uxth	r1, r3
 8007c2c:	1903      	adds	r3, r0, r4
 8007c2e:	19db      	adds	r3, r3, r7
 8007c30:	1902      	adds	r2, r0, r4
 8007c32:	19d2      	adds	r2, r2, r7
 8007c34:	8812      	ldrh	r2, [r2, #0]
 8007c36:	430a      	orrs	r2, r1
 8007c38:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8007c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	1902      	adds	r2, r0, r4
 8007c40:	19d2      	adds	r2, r2, r7
 8007c42:	8812      	ldrh	r2, [r2, #0]
 8007c44:	60da      	str	r2, [r3, #12]
 8007c46:	e051      	b.n	8007cec <UART_SetConfig+0x374>
      }
      else
      {
        ret = HAL_ERROR;
 8007c48:	231f      	movs	r3, #31
 8007c4a:	2220      	movs	r2, #32
 8007c4c:	189b      	adds	r3, r3, r2
 8007c4e:	19db      	adds	r3, r3, r7
 8007c50:	2201      	movs	r2, #1
 8007c52:	701a      	strb	r2, [r3, #0]
 8007c54:	e04a      	b.n	8007cec <UART_SetConfig+0x374>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007c56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007c58:	0018      	movs	r0, r3
 8007c5a:	f7fe fe05 	bl	8006868 <HAL_RCCEx_GetPeriphCLKFreq>
 8007c5e:	0003      	movs	r3, r0
 8007c60:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (pclk != 0U)
 8007c62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d041      	beq.n	8007cec <UART_SetConfig+0x374>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c6a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007c6c:	4b1b      	ldr	r3, [pc, #108]	@ (8007cdc <UART_SetConfig+0x364>)
 8007c6e:	0052      	lsls	r2, r2, #1
 8007c70:	5ad3      	ldrh	r3, [r2, r3]
 8007c72:	0019      	movs	r1, r3
 8007c74:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007c76:	f7f8 fa47 	bl	8000108 <__udivsi3>
 8007c7a:	0003      	movs	r3, r0
 8007c7c:	001a      	movs	r2, r3
 8007c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c80:	685b      	ldr	r3, [r3, #4]
 8007c82:	085b      	lsrs	r3, r3, #1
 8007c84:	18d2      	adds	r2, r2, r3
 8007c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c88:	685b      	ldr	r3, [r3, #4]
 8007c8a:	0019      	movs	r1, r3
 8007c8c:	0010      	movs	r0, r2
 8007c8e:	f7f8 fa3b 	bl	8000108 <__udivsi3>
 8007c92:	0003      	movs	r3, r0
 8007c94:	637b      	str	r3, [r7, #52]	@ 0x34
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c98:	2b0f      	cmp	r3, #15
 8007c9a:	d921      	bls.n	8007ce0 <UART_SetConfig+0x368>
 8007c9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007c9e:	2380      	movs	r3, #128	@ 0x80
 8007ca0:	025b      	lsls	r3, r3, #9
 8007ca2:	429a      	cmp	r2, r3
 8007ca4:	d21c      	bcs.n	8007ce0 <UART_SetConfig+0x368>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007ca6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ca8:	b29a      	uxth	r2, r3
 8007caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	60da      	str	r2, [r3, #12]
 8007cb0:	e01c      	b.n	8007cec <UART_SetConfig+0x374>
 8007cb2:	46c0      	nop			@ (mov r8, r8)
 8007cb4:	40008000 	.word	0x40008000
 8007cb8:	cfff69f3 	.word	0xcfff69f3
 8007cbc:	ffffcfff 	.word	0xffffcfff
 8007cc0:	40008400 	.word	0x40008400
 8007cc4:	40008c00 	.word	0x40008c00
 8007cc8:	11fff4ff 	.word	0x11fff4ff
 8007ccc:	40013800 	.word	0x40013800
 8007cd0:	40004400 	.word	0x40004400
 8007cd4:	40004800 	.word	0x40004800
 8007cd8:	40004c00 	.word	0x40004c00
 8007cdc:	08008764 	.word	0x08008764
      }
      else
      {
        ret = HAL_ERROR;
 8007ce0:	231f      	movs	r3, #31
 8007ce2:	2220      	movs	r2, #32
 8007ce4:	189b      	adds	r3, r3, r2
 8007ce6:	19db      	adds	r3, r3, r7
 8007ce8:	2201      	movs	r2, #1
 8007cea:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cee:	226a      	movs	r2, #106	@ 0x6a
 8007cf0:	2101      	movs	r1, #1
 8007cf2:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8007cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cf6:	2268      	movs	r2, #104	@ 0x68
 8007cf8:	2101      	movs	r1, #1
 8007cfa:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cfe:	2200      	movs	r2, #0
 8007d00:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d04:	2200      	movs	r2, #0
 8007d06:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007d08:	231f      	movs	r3, #31
 8007d0a:	2220      	movs	r2, #32
 8007d0c:	189b      	adds	r3, r3, r2
 8007d0e:	19db      	adds	r3, r3, r7
 8007d10:	781b      	ldrb	r3, [r3, #0]
}
 8007d12:	0018      	movs	r0, r3
 8007d14:	46bd      	mov	sp, r7
 8007d16:	b012      	add	sp, #72	@ 0x48
 8007d18:	bdb0      	pop	{r4, r5, r7, pc}
 8007d1a:	46c0      	nop			@ (mov r8, r8)

08007d1c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b082      	sub	sp, #8
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d28:	2208      	movs	r2, #8
 8007d2a:	4013      	ands	r3, r2
 8007d2c:	d00b      	beq.n	8007d46 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	685b      	ldr	r3, [r3, #4]
 8007d34:	4a4a      	ldr	r2, [pc, #296]	@ (8007e60 <UART_AdvFeatureConfig+0x144>)
 8007d36:	4013      	ands	r3, r2
 8007d38:	0019      	movs	r1, r3
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	430a      	orrs	r2, r1
 8007d44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d4a:	2201      	movs	r2, #1
 8007d4c:	4013      	ands	r3, r2
 8007d4e:	d00b      	beq.n	8007d68 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	685b      	ldr	r3, [r3, #4]
 8007d56:	4a43      	ldr	r2, [pc, #268]	@ (8007e64 <UART_AdvFeatureConfig+0x148>)
 8007d58:	4013      	ands	r3, r2
 8007d5a:	0019      	movs	r1, r3
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	430a      	orrs	r2, r1
 8007d66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d6c:	2202      	movs	r2, #2
 8007d6e:	4013      	ands	r3, r2
 8007d70:	d00b      	beq.n	8007d8a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	685b      	ldr	r3, [r3, #4]
 8007d78:	4a3b      	ldr	r2, [pc, #236]	@ (8007e68 <UART_AdvFeatureConfig+0x14c>)
 8007d7a:	4013      	ands	r3, r2
 8007d7c:	0019      	movs	r1, r3
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	430a      	orrs	r2, r1
 8007d88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d8e:	2204      	movs	r2, #4
 8007d90:	4013      	ands	r3, r2
 8007d92:	d00b      	beq.n	8007dac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	685b      	ldr	r3, [r3, #4]
 8007d9a:	4a34      	ldr	r2, [pc, #208]	@ (8007e6c <UART_AdvFeatureConfig+0x150>)
 8007d9c:	4013      	ands	r3, r2
 8007d9e:	0019      	movs	r1, r3
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	430a      	orrs	r2, r1
 8007daa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007db0:	2210      	movs	r2, #16
 8007db2:	4013      	ands	r3, r2
 8007db4:	d00b      	beq.n	8007dce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	689b      	ldr	r3, [r3, #8]
 8007dbc:	4a2c      	ldr	r2, [pc, #176]	@ (8007e70 <UART_AdvFeatureConfig+0x154>)
 8007dbe:	4013      	ands	r3, r2
 8007dc0:	0019      	movs	r1, r3
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	430a      	orrs	r2, r1
 8007dcc:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dd2:	2220      	movs	r2, #32
 8007dd4:	4013      	ands	r3, r2
 8007dd6:	d00b      	beq.n	8007df0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	689b      	ldr	r3, [r3, #8]
 8007dde:	4a25      	ldr	r2, [pc, #148]	@ (8007e74 <UART_AdvFeatureConfig+0x158>)
 8007de0:	4013      	ands	r3, r2
 8007de2:	0019      	movs	r1, r3
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	430a      	orrs	r2, r1
 8007dee:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007df4:	2240      	movs	r2, #64	@ 0x40
 8007df6:	4013      	ands	r3, r2
 8007df8:	d01d      	beq.n	8007e36 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	685b      	ldr	r3, [r3, #4]
 8007e00:	4a1d      	ldr	r2, [pc, #116]	@ (8007e78 <UART_AdvFeatureConfig+0x15c>)
 8007e02:	4013      	ands	r3, r2
 8007e04:	0019      	movs	r1, r3
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	430a      	orrs	r2, r1
 8007e10:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007e16:	2380      	movs	r3, #128	@ 0x80
 8007e18:	035b      	lsls	r3, r3, #13
 8007e1a:	429a      	cmp	r2, r3
 8007e1c:	d10b      	bne.n	8007e36 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	685b      	ldr	r3, [r3, #4]
 8007e24:	4a15      	ldr	r2, [pc, #84]	@ (8007e7c <UART_AdvFeatureConfig+0x160>)
 8007e26:	4013      	ands	r3, r2
 8007e28:	0019      	movs	r1, r3
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	430a      	orrs	r2, r1
 8007e34:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e3a:	2280      	movs	r2, #128	@ 0x80
 8007e3c:	4013      	ands	r3, r2
 8007e3e:	d00b      	beq.n	8007e58 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	685b      	ldr	r3, [r3, #4]
 8007e46:	4a0e      	ldr	r2, [pc, #56]	@ (8007e80 <UART_AdvFeatureConfig+0x164>)
 8007e48:	4013      	ands	r3, r2
 8007e4a:	0019      	movs	r1, r3
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	430a      	orrs	r2, r1
 8007e56:	605a      	str	r2, [r3, #4]
  }
}
 8007e58:	46c0      	nop			@ (mov r8, r8)
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	b002      	add	sp, #8
 8007e5e:	bd80      	pop	{r7, pc}
 8007e60:	ffff7fff 	.word	0xffff7fff
 8007e64:	fffdffff 	.word	0xfffdffff
 8007e68:	fffeffff 	.word	0xfffeffff
 8007e6c:	fffbffff 	.word	0xfffbffff
 8007e70:	ffffefff 	.word	0xffffefff
 8007e74:	ffffdfff 	.word	0xffffdfff
 8007e78:	ffefffff 	.word	0xffefffff
 8007e7c:	ff9fffff 	.word	0xff9fffff
 8007e80:	fff7ffff 	.word	0xfff7ffff

08007e84 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b092      	sub	sp, #72	@ 0x48
 8007e88:	af02      	add	r7, sp, #8
 8007e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	2290      	movs	r2, #144	@ 0x90
 8007e90:	2100      	movs	r1, #0
 8007e92:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007e94:	f7fc fc54 	bl	8004740 <HAL_GetTick>
 8007e98:	0003      	movs	r3, r0
 8007e9a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	2208      	movs	r2, #8
 8007ea4:	4013      	ands	r3, r2
 8007ea6:	2b08      	cmp	r3, #8
 8007ea8:	d12d      	bne.n	8007f06 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007eaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007eac:	2280      	movs	r2, #128	@ 0x80
 8007eae:	0391      	lsls	r1, r2, #14
 8007eb0:	6878      	ldr	r0, [r7, #4]
 8007eb2:	4a47      	ldr	r2, [pc, #284]	@ (8007fd0 <UART_CheckIdleState+0x14c>)
 8007eb4:	9200      	str	r2, [sp, #0]
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	f000 f88e 	bl	8007fd8 <UART_WaitOnFlagUntilTimeout>
 8007ebc:	1e03      	subs	r3, r0, #0
 8007ebe:	d022      	beq.n	8007f06 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8007ec0:	f3ef 8310 	mrs	r3, PRIMASK
 8007ec4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8007ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007ec8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007eca:	2301      	movs	r3, #1
 8007ecc:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ed0:	f383 8810 	msr	PRIMASK, r3
}
 8007ed4:	46c0      	nop			@ (mov r8, r8)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	681a      	ldr	r2, [r3, #0]
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	2180      	movs	r1, #128	@ 0x80
 8007ee2:	438a      	bics	r2, r1
 8007ee4:	601a      	str	r2, [r3, #0]
 8007ee6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007eea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eec:	f383 8810 	msr	PRIMASK, r3
}
 8007ef0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2288      	movs	r2, #136	@ 0x88
 8007ef6:	2120      	movs	r1, #32
 8007ef8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2284      	movs	r2, #132	@ 0x84
 8007efe:	2100      	movs	r1, #0
 8007f00:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007f02:	2303      	movs	r3, #3
 8007f04:	e060      	b.n	8007fc8 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	2204      	movs	r2, #4
 8007f0e:	4013      	ands	r3, r2
 8007f10:	2b04      	cmp	r3, #4
 8007f12:	d146      	bne.n	8007fa2 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007f14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f16:	2280      	movs	r2, #128	@ 0x80
 8007f18:	03d1      	lsls	r1, r2, #15
 8007f1a:	6878      	ldr	r0, [r7, #4]
 8007f1c:	4a2c      	ldr	r2, [pc, #176]	@ (8007fd0 <UART_CheckIdleState+0x14c>)
 8007f1e:	9200      	str	r2, [sp, #0]
 8007f20:	2200      	movs	r2, #0
 8007f22:	f000 f859 	bl	8007fd8 <UART_WaitOnFlagUntilTimeout>
 8007f26:	1e03      	subs	r3, r0, #0
 8007f28:	d03b      	beq.n	8007fa2 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8007f2a:	f3ef 8310 	mrs	r3, PRIMASK
 8007f2e:	60fb      	str	r3, [r7, #12]
  return(result);
 8007f30:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007f32:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f34:	2301      	movs	r3, #1
 8007f36:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f38:	693b      	ldr	r3, [r7, #16]
 8007f3a:	f383 8810 	msr	PRIMASK, r3
}
 8007f3e:	46c0      	nop			@ (mov r8, r8)
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	681a      	ldr	r2, [r3, #0]
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4922      	ldr	r1, [pc, #136]	@ (8007fd4 <UART_CheckIdleState+0x150>)
 8007f4c:	400a      	ands	r2, r1
 8007f4e:	601a      	str	r2, [r3, #0]
 8007f50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f52:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f54:	697b      	ldr	r3, [r7, #20]
 8007f56:	f383 8810 	msr	PRIMASK, r3
}
 8007f5a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8007f5c:	f3ef 8310 	mrs	r3, PRIMASK
 8007f60:	61bb      	str	r3, [r7, #24]
  return(result);
 8007f62:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f64:	633b      	str	r3, [r7, #48]	@ 0x30
 8007f66:	2301      	movs	r3, #1
 8007f68:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f6a:	69fb      	ldr	r3, [r7, #28]
 8007f6c:	f383 8810 	msr	PRIMASK, r3
}
 8007f70:	46c0      	nop			@ (mov r8, r8)
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	689a      	ldr	r2, [r3, #8]
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	2101      	movs	r1, #1
 8007f7e:	438a      	bics	r2, r1
 8007f80:	609a      	str	r2, [r3, #8]
 8007f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f84:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f86:	6a3b      	ldr	r3, [r7, #32]
 8007f88:	f383 8810 	msr	PRIMASK, r3
}
 8007f8c:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	228c      	movs	r2, #140	@ 0x8c
 8007f92:	2120      	movs	r1, #32
 8007f94:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	2284      	movs	r2, #132	@ 0x84
 8007f9a:	2100      	movs	r1, #0
 8007f9c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007f9e:	2303      	movs	r3, #3
 8007fa0:	e012      	b.n	8007fc8 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2288      	movs	r2, #136	@ 0x88
 8007fa6:	2120      	movs	r1, #32
 8007fa8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	228c      	movs	r2, #140	@ 0x8c
 8007fae:	2120      	movs	r1, #32
 8007fb0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2284      	movs	r2, #132	@ 0x84
 8007fc2:	2100      	movs	r1, #0
 8007fc4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007fc6:	2300      	movs	r3, #0
}
 8007fc8:	0018      	movs	r0, r3
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	b010      	add	sp, #64	@ 0x40
 8007fce:	bd80      	pop	{r7, pc}
 8007fd0:	01ffffff 	.word	0x01ffffff
 8007fd4:	fffffedf 	.word	0xfffffedf

08007fd8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b084      	sub	sp, #16
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	60f8      	str	r0, [r7, #12]
 8007fe0:	60b9      	str	r1, [r7, #8]
 8007fe2:	603b      	str	r3, [r7, #0]
 8007fe4:	1dfb      	adds	r3, r7, #7
 8007fe6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007fe8:	e051      	b.n	800808e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007fea:	69bb      	ldr	r3, [r7, #24]
 8007fec:	3301      	adds	r3, #1
 8007fee:	d04e      	beq.n	800808e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ff0:	f7fc fba6 	bl	8004740 <HAL_GetTick>
 8007ff4:	0002      	movs	r2, r0
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	1ad3      	subs	r3, r2, r3
 8007ffa:	69ba      	ldr	r2, [r7, #24]
 8007ffc:	429a      	cmp	r2, r3
 8007ffe:	d302      	bcc.n	8008006 <UART_WaitOnFlagUntilTimeout+0x2e>
 8008000:	69bb      	ldr	r3, [r7, #24]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d101      	bne.n	800800a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8008006:	2303      	movs	r3, #3
 8008008:	e051      	b.n	80080ae <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	2204      	movs	r2, #4
 8008012:	4013      	ands	r3, r2
 8008014:	d03b      	beq.n	800808e <UART_WaitOnFlagUntilTimeout+0xb6>
 8008016:	68bb      	ldr	r3, [r7, #8]
 8008018:	2b80      	cmp	r3, #128	@ 0x80
 800801a:	d038      	beq.n	800808e <UART_WaitOnFlagUntilTimeout+0xb6>
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	2b40      	cmp	r3, #64	@ 0x40
 8008020:	d035      	beq.n	800808e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	69db      	ldr	r3, [r3, #28]
 8008028:	2208      	movs	r2, #8
 800802a:	4013      	ands	r3, r2
 800802c:	2b08      	cmp	r3, #8
 800802e:	d111      	bne.n	8008054 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	2208      	movs	r2, #8
 8008036:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	0018      	movs	r0, r3
 800803c:	f000 f83c 	bl	80080b8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	2290      	movs	r2, #144	@ 0x90
 8008044:	2108      	movs	r1, #8
 8008046:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	2284      	movs	r2, #132	@ 0x84
 800804c:	2100      	movs	r1, #0
 800804e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8008050:	2301      	movs	r3, #1
 8008052:	e02c      	b.n	80080ae <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	69da      	ldr	r2, [r3, #28]
 800805a:	2380      	movs	r3, #128	@ 0x80
 800805c:	011b      	lsls	r3, r3, #4
 800805e:	401a      	ands	r2, r3
 8008060:	2380      	movs	r3, #128	@ 0x80
 8008062:	011b      	lsls	r3, r3, #4
 8008064:	429a      	cmp	r2, r3
 8008066:	d112      	bne.n	800808e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	2280      	movs	r2, #128	@ 0x80
 800806e:	0112      	lsls	r2, r2, #4
 8008070:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	0018      	movs	r0, r3
 8008076:	f000 f81f 	bl	80080b8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	2290      	movs	r2, #144	@ 0x90
 800807e:	2120      	movs	r1, #32
 8008080:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	2284      	movs	r2, #132	@ 0x84
 8008086:	2100      	movs	r1, #0
 8008088:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800808a:	2303      	movs	r3, #3
 800808c:	e00f      	b.n	80080ae <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	69db      	ldr	r3, [r3, #28]
 8008094:	68ba      	ldr	r2, [r7, #8]
 8008096:	4013      	ands	r3, r2
 8008098:	68ba      	ldr	r2, [r7, #8]
 800809a:	1ad3      	subs	r3, r2, r3
 800809c:	425a      	negs	r2, r3
 800809e:	4153      	adcs	r3, r2
 80080a0:	b2db      	uxtb	r3, r3
 80080a2:	001a      	movs	r2, r3
 80080a4:	1dfb      	adds	r3, r7, #7
 80080a6:	781b      	ldrb	r3, [r3, #0]
 80080a8:	429a      	cmp	r2, r3
 80080aa:	d09e      	beq.n	8007fea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80080ac:	2300      	movs	r3, #0
}
 80080ae:	0018      	movs	r0, r3
 80080b0:	46bd      	mov	sp, r7
 80080b2:	b004      	add	sp, #16
 80080b4:	bd80      	pop	{r7, pc}
	...

080080b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b08e      	sub	sp, #56	@ 0x38
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80080c0:	f3ef 8310 	mrs	r3, PRIMASK
 80080c4:	617b      	str	r3, [r7, #20]
  return(result);
 80080c6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80080c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80080ca:	2301      	movs	r3, #1
 80080cc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080ce:	69bb      	ldr	r3, [r7, #24]
 80080d0:	f383 8810 	msr	PRIMASK, r3
}
 80080d4:	46c0      	nop			@ (mov r8, r8)
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	681a      	ldr	r2, [r3, #0]
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	4926      	ldr	r1, [pc, #152]	@ (800817c <UART_EndRxTransfer+0xc4>)
 80080e2:	400a      	ands	r2, r1
 80080e4:	601a      	str	r2, [r3, #0]
 80080e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080e8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080ea:	69fb      	ldr	r3, [r7, #28]
 80080ec:	f383 8810 	msr	PRIMASK, r3
}
 80080f0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80080f2:	f3ef 8310 	mrs	r3, PRIMASK
 80080f6:	623b      	str	r3, [r7, #32]
  return(result);
 80080f8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80080fa:	633b      	str	r3, [r7, #48]	@ 0x30
 80080fc:	2301      	movs	r3, #1
 80080fe:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008102:	f383 8810 	msr	PRIMASK, r3
}
 8008106:	46c0      	nop			@ (mov r8, r8)
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	689a      	ldr	r2, [r3, #8]
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	491b      	ldr	r1, [pc, #108]	@ (8008180 <UART_EndRxTransfer+0xc8>)
 8008114:	400a      	ands	r2, r1
 8008116:	609a      	str	r2, [r3, #8]
 8008118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800811a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800811c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800811e:	f383 8810 	msr	PRIMASK, r3
}
 8008122:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008128:	2b01      	cmp	r3, #1
 800812a:	d118      	bne.n	800815e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800812c:	f3ef 8310 	mrs	r3, PRIMASK
 8008130:	60bb      	str	r3, [r7, #8]
  return(result);
 8008132:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008134:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008136:	2301      	movs	r3, #1
 8008138:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	f383 8810 	msr	PRIMASK, r3
}
 8008140:	46c0      	nop			@ (mov r8, r8)
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	681a      	ldr	r2, [r3, #0]
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	2110      	movs	r1, #16
 800814e:	438a      	bics	r2, r1
 8008150:	601a      	str	r2, [r3, #0]
 8008152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008154:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008156:	693b      	ldr	r3, [r7, #16]
 8008158:	f383 8810 	msr	PRIMASK, r3
}
 800815c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	228c      	movs	r2, #140	@ 0x8c
 8008162:	2120      	movs	r1, #32
 8008164:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2200      	movs	r2, #0
 800816a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2200      	movs	r2, #0
 8008170:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008172:	46c0      	nop			@ (mov r8, r8)
 8008174:	46bd      	mov	sp, r7
 8008176:	b00e      	add	sp, #56	@ 0x38
 8008178:	bd80      	pop	{r7, pc}
 800817a:	46c0      	nop			@ (mov r8, r8)
 800817c:	fffffedf 	.word	0xfffffedf
 8008180:	effffffe 	.word	0xeffffffe

08008184 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b084      	sub	sp, #16
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2284      	movs	r2, #132	@ 0x84
 8008190:	5c9b      	ldrb	r3, [r3, r2]
 8008192:	2b01      	cmp	r3, #1
 8008194:	d101      	bne.n	800819a <HAL_UARTEx_DisableFifoMode+0x16>
 8008196:	2302      	movs	r3, #2
 8008198:	e027      	b.n	80081ea <HAL_UARTEx_DisableFifoMode+0x66>
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2284      	movs	r2, #132	@ 0x84
 800819e:	2101      	movs	r1, #1
 80081a0:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2288      	movs	r2, #136	@ 0x88
 80081a6:	2124      	movs	r1, #36	@ 0x24
 80081a8:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	681a      	ldr	r2, [r3, #0]
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	2101      	movs	r1, #1
 80081be:	438a      	bics	r2, r1
 80081c0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	4a0b      	ldr	r2, [pc, #44]	@ (80081f4 <HAL_UARTEx_DisableFifoMode+0x70>)
 80081c6:	4013      	ands	r3, r2
 80081c8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2200      	movs	r2, #0
 80081ce:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	68fa      	ldr	r2, [r7, #12]
 80081d6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2288      	movs	r2, #136	@ 0x88
 80081dc:	2120      	movs	r1, #32
 80081de:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2284      	movs	r2, #132	@ 0x84
 80081e4:	2100      	movs	r1, #0
 80081e6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80081e8:	2300      	movs	r3, #0
}
 80081ea:	0018      	movs	r0, r3
 80081ec:	46bd      	mov	sp, r7
 80081ee:	b004      	add	sp, #16
 80081f0:	bd80      	pop	{r7, pc}
 80081f2:	46c0      	nop			@ (mov r8, r8)
 80081f4:	dfffffff 	.word	0xdfffffff

080081f8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b084      	sub	sp, #16
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
 8008200:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	2284      	movs	r2, #132	@ 0x84
 8008206:	5c9b      	ldrb	r3, [r3, r2]
 8008208:	2b01      	cmp	r3, #1
 800820a:	d101      	bne.n	8008210 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800820c:	2302      	movs	r3, #2
 800820e:	e02e      	b.n	800826e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2284      	movs	r2, #132	@ 0x84
 8008214:	2101      	movs	r1, #1
 8008216:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2288      	movs	r2, #136	@ 0x88
 800821c:	2124      	movs	r1, #36	@ 0x24
 800821e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	681a      	ldr	r2, [r3, #0]
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	2101      	movs	r1, #1
 8008234:	438a      	bics	r2, r1
 8008236:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	689b      	ldr	r3, [r3, #8]
 800823e:	00db      	lsls	r3, r3, #3
 8008240:	08d9      	lsrs	r1, r3, #3
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	683a      	ldr	r2, [r7, #0]
 8008248:	430a      	orrs	r2, r1
 800824a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	0018      	movs	r0, r3
 8008250:	f000 f854 	bl	80082fc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	68fa      	ldr	r2, [r7, #12]
 800825a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2288      	movs	r2, #136	@ 0x88
 8008260:	2120      	movs	r1, #32
 8008262:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2284      	movs	r2, #132	@ 0x84
 8008268:	2100      	movs	r1, #0
 800826a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800826c:	2300      	movs	r3, #0
}
 800826e:	0018      	movs	r0, r3
 8008270:	46bd      	mov	sp, r7
 8008272:	b004      	add	sp, #16
 8008274:	bd80      	pop	{r7, pc}
	...

08008278 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008278:	b580      	push	{r7, lr}
 800827a:	b084      	sub	sp, #16
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
 8008280:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2284      	movs	r2, #132	@ 0x84
 8008286:	5c9b      	ldrb	r3, [r3, r2]
 8008288:	2b01      	cmp	r3, #1
 800828a:	d101      	bne.n	8008290 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800828c:	2302      	movs	r3, #2
 800828e:	e02f      	b.n	80082f0 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2284      	movs	r2, #132	@ 0x84
 8008294:	2101      	movs	r1, #1
 8008296:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2288      	movs	r2, #136	@ 0x88
 800829c:	2124      	movs	r1, #36	@ 0x24
 800829e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	681a      	ldr	r2, [r3, #0]
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	2101      	movs	r1, #1
 80082b4:	438a      	bics	r2, r1
 80082b6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	689b      	ldr	r3, [r3, #8]
 80082be:	4a0e      	ldr	r2, [pc, #56]	@ (80082f8 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80082c0:	4013      	ands	r3, r2
 80082c2:	0019      	movs	r1, r3
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	683a      	ldr	r2, [r7, #0]
 80082ca:	430a      	orrs	r2, r1
 80082cc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	0018      	movs	r0, r3
 80082d2:	f000 f813 	bl	80082fc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	68fa      	ldr	r2, [r7, #12]
 80082dc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2288      	movs	r2, #136	@ 0x88
 80082e2:	2120      	movs	r1, #32
 80082e4:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2284      	movs	r2, #132	@ 0x84
 80082ea:	2100      	movs	r1, #0
 80082ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80082ee:	2300      	movs	r3, #0
}
 80082f0:	0018      	movs	r0, r3
 80082f2:	46bd      	mov	sp, r7
 80082f4:	b004      	add	sp, #16
 80082f6:	bd80      	pop	{r7, pc}
 80082f8:	f1ffffff 	.word	0xf1ffffff

080082fc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80082fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80082fe:	b085      	sub	sp, #20
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008308:	2b00      	cmp	r3, #0
 800830a:	d108      	bne.n	800831e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	226a      	movs	r2, #106	@ 0x6a
 8008310:	2101      	movs	r1, #1
 8008312:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2268      	movs	r2, #104	@ 0x68
 8008318:	2101      	movs	r1, #1
 800831a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800831c:	e043      	b.n	80083a6 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800831e:	260f      	movs	r6, #15
 8008320:	19bb      	adds	r3, r7, r6
 8008322:	2208      	movs	r2, #8
 8008324:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008326:	200e      	movs	r0, #14
 8008328:	183b      	adds	r3, r7, r0
 800832a:	2208      	movs	r2, #8
 800832c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	689b      	ldr	r3, [r3, #8]
 8008334:	0e5b      	lsrs	r3, r3, #25
 8008336:	b2da      	uxtb	r2, r3
 8008338:	240d      	movs	r4, #13
 800833a:	193b      	adds	r3, r7, r4
 800833c:	2107      	movs	r1, #7
 800833e:	400a      	ands	r2, r1
 8008340:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	689b      	ldr	r3, [r3, #8]
 8008348:	0f5b      	lsrs	r3, r3, #29
 800834a:	b2da      	uxtb	r2, r3
 800834c:	250c      	movs	r5, #12
 800834e:	197b      	adds	r3, r7, r5
 8008350:	2107      	movs	r1, #7
 8008352:	400a      	ands	r2, r1
 8008354:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008356:	183b      	adds	r3, r7, r0
 8008358:	781b      	ldrb	r3, [r3, #0]
 800835a:	197a      	adds	r2, r7, r5
 800835c:	7812      	ldrb	r2, [r2, #0]
 800835e:	4914      	ldr	r1, [pc, #80]	@ (80083b0 <UARTEx_SetNbDataToProcess+0xb4>)
 8008360:	5c8a      	ldrb	r2, [r1, r2]
 8008362:	435a      	muls	r2, r3
 8008364:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8008366:	197b      	adds	r3, r7, r5
 8008368:	781b      	ldrb	r3, [r3, #0]
 800836a:	4a12      	ldr	r2, [pc, #72]	@ (80083b4 <UARTEx_SetNbDataToProcess+0xb8>)
 800836c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800836e:	0019      	movs	r1, r3
 8008370:	f7f7 ff54 	bl	800021c <__divsi3>
 8008374:	0003      	movs	r3, r0
 8008376:	b299      	uxth	r1, r3
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	226a      	movs	r2, #106	@ 0x6a
 800837c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800837e:	19bb      	adds	r3, r7, r6
 8008380:	781b      	ldrb	r3, [r3, #0]
 8008382:	193a      	adds	r2, r7, r4
 8008384:	7812      	ldrb	r2, [r2, #0]
 8008386:	490a      	ldr	r1, [pc, #40]	@ (80083b0 <UARTEx_SetNbDataToProcess+0xb4>)
 8008388:	5c8a      	ldrb	r2, [r1, r2]
 800838a:	435a      	muls	r2, r3
 800838c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800838e:	193b      	adds	r3, r7, r4
 8008390:	781b      	ldrb	r3, [r3, #0]
 8008392:	4a08      	ldr	r2, [pc, #32]	@ (80083b4 <UARTEx_SetNbDataToProcess+0xb8>)
 8008394:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008396:	0019      	movs	r1, r3
 8008398:	f7f7 ff40 	bl	800021c <__divsi3>
 800839c:	0003      	movs	r3, r0
 800839e:	b299      	uxth	r1, r3
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2268      	movs	r2, #104	@ 0x68
 80083a4:	5299      	strh	r1, [r3, r2]
}
 80083a6:	46c0      	nop			@ (mov r8, r8)
 80083a8:	46bd      	mov	sp, r7
 80083aa:	b005      	add	sp, #20
 80083ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083ae:	46c0      	nop			@ (mov r8, r8)
 80083b0:	0800877c 	.word	0x0800877c
 80083b4:	08008784 	.word	0x08008784

080083b8 <memset>:
 80083b8:	0003      	movs	r3, r0
 80083ba:	1882      	adds	r2, r0, r2
 80083bc:	4293      	cmp	r3, r2
 80083be:	d100      	bne.n	80083c2 <memset+0xa>
 80083c0:	4770      	bx	lr
 80083c2:	7019      	strb	r1, [r3, #0]
 80083c4:	3301      	adds	r3, #1
 80083c6:	e7f9      	b.n	80083bc <memset+0x4>

080083c8 <__libc_init_array>:
 80083c8:	b570      	push	{r4, r5, r6, lr}
 80083ca:	2600      	movs	r6, #0
 80083cc:	4c0c      	ldr	r4, [pc, #48]	@ (8008400 <__libc_init_array+0x38>)
 80083ce:	4d0d      	ldr	r5, [pc, #52]	@ (8008404 <__libc_init_array+0x3c>)
 80083d0:	1b64      	subs	r4, r4, r5
 80083d2:	10a4      	asrs	r4, r4, #2
 80083d4:	42a6      	cmp	r6, r4
 80083d6:	d109      	bne.n	80083ec <__libc_init_array+0x24>
 80083d8:	2600      	movs	r6, #0
 80083da:	f000 f819 	bl	8008410 <_init>
 80083de:	4c0a      	ldr	r4, [pc, #40]	@ (8008408 <__libc_init_array+0x40>)
 80083e0:	4d0a      	ldr	r5, [pc, #40]	@ (800840c <__libc_init_array+0x44>)
 80083e2:	1b64      	subs	r4, r4, r5
 80083e4:	10a4      	asrs	r4, r4, #2
 80083e6:	42a6      	cmp	r6, r4
 80083e8:	d105      	bne.n	80083f6 <__libc_init_array+0x2e>
 80083ea:	bd70      	pop	{r4, r5, r6, pc}
 80083ec:	00b3      	lsls	r3, r6, #2
 80083ee:	58eb      	ldr	r3, [r5, r3]
 80083f0:	4798      	blx	r3
 80083f2:	3601      	adds	r6, #1
 80083f4:	e7ee      	b.n	80083d4 <__libc_init_array+0xc>
 80083f6:	00b3      	lsls	r3, r6, #2
 80083f8:	58eb      	ldr	r3, [r5, r3]
 80083fa:	4798      	blx	r3
 80083fc:	3601      	adds	r6, #1
 80083fe:	e7f2      	b.n	80083e6 <__libc_init_array+0x1e>
 8008400:	08008794 	.word	0x08008794
 8008404:	08008794 	.word	0x08008794
 8008408:	08008798 	.word	0x08008798
 800840c:	08008794 	.word	0x08008794

08008410 <_init>:
 8008410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008412:	46c0      	nop			@ (mov r8, r8)
 8008414:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008416:	bc08      	pop	{r3}
 8008418:	469e      	mov	lr, r3
 800841a:	4770      	bx	lr

0800841c <_fini>:
 800841c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800841e:	46c0      	nop			@ (mov r8, r8)
 8008420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008422:	bc08      	pop	{r3}
 8008424:	469e      	mov	lr, r3
 8008426:	4770      	bx	lr
