Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Dec 13 21:40:32 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 nolabel_line504/data_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_blue/tally_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.979ns  (logic 1.889ns (17.206%)  route 9.090ns (82.794%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 11.405 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.388ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.083 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.284    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  mhdmicw/clkout1_buf/O
                         net (fo=1125, unplaced)      0.800    -1.388    nolabel_line504/clk_pixel
                         FDRE                                         r  nolabel_line504/data_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.932 r  nolabel_line504/data_out_reg[20]/Q
                         net (fo=2, unplaced)         0.752    -0.180    nolabel_line504/sprite_pipe[20]
                         LUT4 (Prop_lut4_I1_O)        0.295     0.115 f  nolabel_line504/tmds_out[5]_i_8/O
                         net (fo=1, unplaced)         1.111     1.226    nolabel_line504/tmds_out[5]_i_8_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.350 f  nolabel_line504/tmds_out[5]_i_5__0/O
                         net (fo=23, unplaced)        0.512     1.862    nolabel_line504/tmds_out[5]_i_5__0_n_0
                         LUT3 (Prop_lut3_I2_O)        0.118     1.980 r  nolabel_line504/tmds_out[6]_i_3/O
                         net (fo=7, unplaced)         0.937     2.917    nolabel_line504/tmds_out[6]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.041 f  nolabel_line504/tmds_out[6]_i_2__1/O
                         net (fo=4, unplaced)         1.135     4.176    nolabel_line504/tmds_out[6]_i_2__1_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.300 r  nolabel_line504/tally[1]_i_2__1/O
                         net (fo=37, unplaced)        0.977     5.277    nolabel_line504/tally[1]_i_2__1_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.401 r  nolabel_line504/tally[4]_i_33__1/O
                         net (fo=4, unplaced)         0.689     6.090    nolabel_line504/tally[4]_i_33__1_n_0
                         LUT5 (Prop_lut5_I0_O)        0.152     6.242 r  nolabel_line504/tally[4]_i_25/O
                         net (fo=14, unplaced)        0.953     7.195    nolabel_line504/tally[4]_i_25_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.319 f  nolabel_line504/tally[4]_i_12/O
                         net (fo=2, unplaced)         1.122     8.441    nolabel_line504/tally[4]_i_12_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.565 r  nolabel_line504/tally[4]_i_4/O
                         net (fo=1, unplaced)         0.902     9.467    nolabel_line504/tally[4]_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     9.591 r  nolabel_line504/tally[4]_i_1__0/O
                         net (fo=1, unplaced)         0.000     9.591    tmds_blue/D[3]
                         FDRE                                         r  tmds_blue/tally_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.277    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     9.899 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.659    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    10.750 r  mhdmicw/clkout1_buf/O
                         net (fo=1125, unplaced)      0.655    11.405    tmds_blue/clk_pixel
                         FDRE                                         r  tmds_blue/tally_reg[4]/C
                         clock pessimism              0.530    11.935    
                         clock uncertainty           -0.168    11.767    
                         FDRE (Setup_fdre_C_D)        0.029    11.796    tmds_blue/tally_reg[4]
  -------------------------------------------------------------------
                         required time                         11.796    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                  2.205    




