// Seed: 4024102327
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = 1;
  wor  id_2 = id_2 - 1'b0;
  wire id_3;
  assign module_2.id_6 = 0;
  wire id_5, id_6;
  wire id_7, id_8, id_9, id_10, id_11;
endmodule
module module_1;
  wire id_2, id_3, id_4;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = -1;
  tri0 id_4;
  assign id_3 = -1 || -1'b0;
  id_5(
      .id_0((-1)), .id_1(-1'b0), .id_2(id_1), .id_3(id_4), .id_4(1 & 1'b0)
  );
  uwire id_6;
  wire  id_7;
  tri   id_8;
  module_0 modCall_1 (id_8);
  assign id_4 = {id_6 !== id_8, id_8, -1};
endmodule
