# Reading D:/Quartus_Prime_Lite_v19_1/modelsim_ase/tcl/vsim/pref.tcl
# do Barrel8bit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Quartus_Prime_Lite_v19_1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Quartus\ Projects/Barrel8bit {D:/Quartus Projects/Barrel8bit/Barrel8bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:18 on Dec 20,2024
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Quartus Projects/Barrel8bit" D:/Quartus Projects/Barrel8bit/Barrel8bit.sv 
# -- Compiling module Barrel8bit
# 
# Top level modules:
# 	Barrel8bit
# End time: 09:21:18 on Dec 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim Barrel8bit
# vsim Barrel8bit 
# Start time: 09:21:40 on Dec 20,2024
# Loading sv_std.std
# Loading work.Barrel8bit
add wave *
Result
# invalid command name "Result"
#LSL
force a 00100101 0
force amt 011 0
force oppbarrel 00 0
run
#LSR
force a 10011101 0
force amt 011 0
force oppbarrel 01 0
run
#ASR
force a 10110111 0
force amt 011 0
force oppbarrel 11 0
run
#ROR
force a 10110110 0
force amt 011 0
force oppbarrel 10 0
run 
# End time: 09:23:24 on Dec 20,2024, Elapsed time: 0:01:44
# Errors: 1, Warnings: 0
