//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Mul_Cast_Reshape_Sub_Mul_split_5665544669495519953_kernel0

.visible .entry Fused_Mul_Cast_Reshape_Sub_Mul_split_5665544669495519953_kernel0(
	.param .u64 Fused_Mul_Cast_Reshape_Sub_Mul_split_5665544669495519953_kernel0_param_0,
	.param .u64 Fused_Mul_Cast_Reshape_Sub_Mul_split_5665544669495519953_kernel0_param_1,
	.param .u64 Fused_Mul_Cast_Reshape_Sub_Mul_split_5665544669495519953_kernel0_param_2
)
{
	.reg .b16 	%rs<37>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd1, [Fused_Mul_Cast_Reshape_Sub_Mul_split_5665544669495519953_kernel0_param_0];
	ld.param.u64 	%rd2, [Fused_Mul_Cast_Reshape_Sub_Mul_split_5665544669495519953_kernel0_param_1];
	ld.param.u64 	%rd3, [Fused_Mul_Cast_Reshape_Sub_Mul_split_5665544669495519953_kernel0_param_2];
	cvta.to.global.u64 	%rd4, %rd1;
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	shr.s32 	%r2, %r1, 31;
	shr.u32 	%r3, %r2, 26;
	add.s32 	%r4, %r1, %r3;
	and.b32  	%r5, %r4, 1073741760;
	sub.s32 	%r6, %r1, %r5;
	shl.b32 	%r7, %r6, 2;
	mul.wide.s32 	%rd6, %r7, 4;
	add.s64 	%rd7, %rd5, %rd6;
	ld.global.nc.v4.f32 	{%f13, %f14, %f15, %f16}, [%rd7];
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r10, %r1, 2;
	add.s32 	%r11, %r9, %r10;
	mul.wide.s32 	%rd8, %r11, 4;
	add.s64 	%rd9, %rd4, %rd8;
	ld.global.nc.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd9];
	mov.f32 	%f10, 0f3F800000;
	// inline asm
	{  cvt.rn.f16.f32 %rs1, %f10;}

	// inline asm
	mul.f32 	%f2, %f21, %f13;
	// inline asm
	{  cvt.rn.f16.f32 %rs2, %f2;}

	// inline asm
	// inline asm
	{sub.f16 %rs3,%rs1,%rs2;
}
	// inline asm
	mov.f32 	%f12, 0fC61C4000;
	// inline asm
	{  cvt.rn.f16.f32 %rs6, %f12;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs10, %f10;}

	// inline asm
	mul.f32 	%f5, %f22, %f14;
	// inline asm
	{  cvt.rn.f16.f32 %rs11, %f5;}

	// inline asm
	// inline asm
	{sub.f16 %rs12,%rs10,%rs11;
}
	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs15, %f12;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs19, %f10;}

	// inline asm
	mul.f32 	%f8, %f23, %f15;
	// inline asm
	{  cvt.rn.f16.f32 %rs20, %f8;}

	// inline asm
	// inline asm
	{sub.f16 %rs21,%rs19,%rs20;
}
	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs24, %f12;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs28, %f10;}

	// inline asm
	mul.f32 	%f11, %f24, %f16;
	// inline asm
	{  cvt.rn.f16.f32 %rs29, %f11;}

	// inline asm
	// inline asm
	{sub.f16 %rs30,%rs28,%rs29;
}
	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs33, %f12;}

	// inline asm
	cvta.to.global.u64 	%rd10, %rd3;
	mul.wide.s32 	%rd11, %r11, 2;
	add.s64 	%rd12, %rd10, %rd11;
	// inline asm
	{mul.f16 %rs34,%rs30,%rs33;
}
	// inline asm
	// inline asm
	{mul.f16 %rs25,%rs21,%rs24;
}
	// inline asm
	// inline asm
	{mul.f16 %rs16,%rs12,%rs15;
}
	// inline asm
	// inline asm
	{mul.f16 %rs7,%rs3,%rs6;
}
	// inline asm
	st.global.v4.u16 	[%rd12], {%rs7, %rs16, %rs25, %rs34};
	ret;
}


