Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Dec  6 10:01:53 2023
| Host         : dhep-sipm running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_tx_timing_summary_routed.rpt -pb uart_tx_timing_summary_routed.pb -rpx uart_tx_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_tx
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     10          
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (23)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_present_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM_onehot_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_present_state_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clk_baudrate_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: data_select_counter_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data_select_counter_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data_select_counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: packet_send_f2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (23)
-------------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.763        0.000                      0                   42        0.192        0.000                      0                   42        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.763        0.000                      0                   42        0.192        0.000                      0                   42        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 packet_delay_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.890ns (21.718%)  route 3.208ns (78.282%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  packet_delay_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  packet_delay_counter_reg[19]/Q
                         net (fo=2, routed)           1.021     6.774    packet_delay_counter_reg_n_0_[19]
    SLICE_X49Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.898 r  packet_delay_counter[26]_i_6/O
                         net (fo=3, routed)           0.968     7.866    packet_delay_counter[26]_i_6_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I3_O)        0.124     7.990 r  packet_delay_counter[26]_i_3/O
                         net (fo=26, routed)          1.219     9.210    packet_delay_counter[26]_i_3_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I1_O)        0.124     9.334 r  packet_delay_counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.334    packet_delay_counter[26]
    SLICE_X49Y101        FDCE                                         r  packet_delay_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.498    14.920    clk_IBUF_BUFG
    SLICE_X49Y101        FDCE                                         r  packet_delay_counter_reg[26]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X49Y101        FDCE (Setup_fdce_C_D)        0.032    15.097    packet_delay_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 packet_delay_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.890ns (21.744%)  route 3.203ns (78.256%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  packet_delay_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  packet_delay_counter_reg[19]/Q
                         net (fo=2, routed)           1.021     6.774    packet_delay_counter_reg_n_0_[19]
    SLICE_X49Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.898 r  packet_delay_counter[26]_i_6/O
                         net (fo=3, routed)           0.968     7.866    packet_delay_counter[26]_i_6_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I3_O)        0.124     7.990 r  packet_delay_counter[26]_i_3/O
                         net (fo=26, routed)          1.214     9.205    packet_delay_counter[26]_i_3_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I1_O)        0.124     9.329 r  packet_delay_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.329    packet_delay_counter[25]
    SLICE_X49Y101        FDCE                                         r  packet_delay_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.498    14.920    clk_IBUF_BUFG
    SLICE_X49Y101        FDCE                                         r  packet_delay_counter_reg[25]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X49Y101        FDCE (Setup_fdce_C_D)        0.031    15.096    packet_delay_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 packet_delay_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 0.890ns (21.900%)  route 3.174ns (78.100%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  packet_delay_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  packet_delay_counter_reg[19]/Q
                         net (fo=2, routed)           1.021     6.774    packet_delay_counter_reg_n_0_[19]
    SLICE_X49Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.898 r  packet_delay_counter[26]_i_6/O
                         net (fo=3, routed)           0.968     7.866    packet_delay_counter[26]_i_6_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I3_O)        0.124     7.990 r  packet_delay_counter[26]_i_3/O
                         net (fo=26, routed)          1.185     9.176    packet_delay_counter[26]_i_3_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I1_O)        0.124     9.300 r  packet_delay_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.300    packet_delay_counter[21]
    SLICE_X49Y100        FDCE                                         r  packet_delay_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.498    14.920    clk_IBUF_BUFG
    SLICE_X49Y100        FDCE                                         r  packet_delay_counter_reg[21]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X49Y100        FDCE (Setup_fdce_C_D)        0.029    15.094    packet_delay_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 packet_delay_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.890ns (21.987%)  route 3.158ns (78.013%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  packet_delay_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  packet_delay_counter_reg[19]/Q
                         net (fo=2, routed)           1.021     6.774    packet_delay_counter_reg_n_0_[19]
    SLICE_X49Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.898 r  packet_delay_counter[26]_i_6/O
                         net (fo=3, routed)           0.968     7.866    packet_delay_counter[26]_i_6_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I3_O)        0.124     7.990 r  packet_delay_counter[26]_i_3/O
                         net (fo=26, routed)          1.169     9.160    packet_delay_counter[26]_i_3_n_0
    SLICE_X47Y100        LUT6 (Prop_lut6_I1_O)        0.124     9.284 r  packet_delay_counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.284    packet_delay_counter[24]
    SLICE_X47Y100        FDCE                                         r  packet_delay_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.498    14.920    clk_IBUF_BUFG
    SLICE_X47Y100        FDCE                                         r  packet_delay_counter_reg[24]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X47Y100        FDCE (Setup_fdce_C_D)        0.029    15.094    packet_delay_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 packet_delay_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.890ns (22.675%)  route 3.035ns (77.325%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  packet_delay_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  packet_delay_counter_reg[19]/Q
                         net (fo=2, routed)           1.021     6.774    packet_delay_counter_reg_n_0_[19]
    SLICE_X49Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.898 r  packet_delay_counter[26]_i_6/O
                         net (fo=3, routed)           0.968     7.866    packet_delay_counter[26]_i_6_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I3_O)        0.124     7.990 r  packet_delay_counter[26]_i_3/O
                         net (fo=26, routed)          1.046     9.037    packet_delay_counter[26]_i_3_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I1_O)        0.124     9.161 r  packet_delay_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.161    packet_delay_counter[23]
    SLICE_X49Y101        FDCE                                         r  packet_delay_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.498    14.920    clk_IBUF_BUFG
    SLICE_X49Y101        FDCE                                         r  packet_delay_counter_reg[23]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X49Y101        FDCE (Setup_fdce_C_D)        0.031    15.096    packet_delay_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 packet_delay_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.890ns (22.704%)  route 3.030ns (77.296%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  packet_delay_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  packet_delay_counter_reg[19]/Q
                         net (fo=2, routed)           1.021     6.774    packet_delay_counter_reg_n_0_[19]
    SLICE_X49Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.898 r  packet_delay_counter[26]_i_6/O
                         net (fo=3, routed)           0.968     7.866    packet_delay_counter[26]_i_6_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I3_O)        0.124     7.990 r  packet_delay_counter[26]_i_3/O
                         net (fo=26, routed)          1.041     9.032    packet_delay_counter[26]_i_3_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I1_O)        0.124     9.156 r  packet_delay_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.156    packet_delay_counter[22]
    SLICE_X49Y101        FDCE                                         r  packet_delay_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.498    14.920    clk_IBUF_BUFG
    SLICE_X49Y101        FDCE                                         r  packet_delay_counter_reg[22]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X49Y101        FDCE (Setup_fdce_C_D)        0.029    15.094    packet_delay_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 packet_delay_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.890ns (22.731%)  route 3.025ns (77.269%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  packet_delay_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  packet_delay_counter_reg[19]/Q
                         net (fo=2, routed)           1.021     6.774    packet_delay_counter_reg_n_0_[19]
    SLICE_X49Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.898 r  packet_delay_counter[26]_i_6/O
                         net (fo=3, routed)           0.968     7.866    packet_delay_counter[26]_i_6_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I3_O)        0.124     7.990 r  packet_delay_counter[26]_i_3/O
                         net (fo=26, routed)          1.037     9.027    packet_delay_counter[26]_i_3_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124     9.151 r  packet_delay_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.151    packet_delay_counter[2]
    SLICE_X49Y95         FDCE                                         r  packet_delay_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.513    14.936    clk_IBUF_BUFG
    SLICE_X49Y95         FDCE                                         r  packet_delay_counter_reg[2]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X49Y95         FDCE (Setup_fdce_C_D)        0.031    15.190    packet_delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  6.039    

Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 packet_delay_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.890ns (22.478%)  route 3.069ns (77.522%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  packet_delay_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  packet_delay_counter_reg[19]/Q
                         net (fo=2, routed)           1.021     6.774    packet_delay_counter_reg_n_0_[19]
    SLICE_X49Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.898 r  packet_delay_counter[26]_i_6/O
                         net (fo=3, routed)           0.968     7.866    packet_delay_counter[26]_i_6_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I3_O)        0.124     7.990 r  packet_delay_counter[26]_i_3/O
                         net (fo=26, routed)          1.081     9.071    packet_delay_counter[26]_i_3_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     9.195 r  packet_delay_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.195    packet_delay_counter[16]
    SLICE_X50Y98         FDCE                                         r  packet_delay_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512    14.935    clk_IBUF_BUFG
    SLICE_X50Y98         FDCE                                         r  packet_delay_counter_reg[16]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y98         FDCE (Setup_fdce_C_D)        0.079    15.254    packet_delay_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 packet_delay_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.890ns (22.587%)  route 3.050ns (77.413%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  packet_delay_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  packet_delay_counter_reg[19]/Q
                         net (fo=2, routed)           1.021     6.774    packet_delay_counter_reg_n_0_[19]
    SLICE_X49Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.898 r  packet_delay_counter[26]_i_6/O
                         net (fo=3, routed)           0.968     7.866    packet_delay_counter[26]_i_6_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I3_O)        0.124     7.990 r  packet_delay_counter[26]_i_3/O
                         net (fo=26, routed)          1.062     9.052    packet_delay_counter[26]_i_3_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     9.176 r  packet_delay_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.176    packet_delay_counter[15]
    SLICE_X50Y98         FDCE                                         r  packet_delay_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512    14.935    clk_IBUF_BUFG
    SLICE_X50Y98         FDCE                                         r  packet_delay_counter_reg[15]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y98         FDCE (Setup_fdce_C_D)        0.079    15.254    packet_delay_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 packet_delay_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.890ns (22.581%)  route 3.051ns (77.419%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  packet_delay_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  packet_delay_counter_reg[19]/Q
                         net (fo=2, routed)           1.021     6.774    packet_delay_counter_reg_n_0_[19]
    SLICE_X49Y99         LUT4 (Prop_lut4_I1_O)        0.124     6.898 r  packet_delay_counter[26]_i_6/O
                         net (fo=3, routed)           0.968     7.866    packet_delay_counter[26]_i_6_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I3_O)        0.124     7.990 r  packet_delay_counter[26]_i_3/O
                         net (fo=26, routed)          1.063     9.053    packet_delay_counter[26]_i_3_n_0
    SLICE_X50Y99         LUT6 (Prop_lut6_I1_O)        0.124     9.177 r  packet_delay_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.177    packet_delay_counter[17]
    SLICE_X50Y99         FDCE                                         r  packet_delay_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512    14.935    clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  packet_delay_counter_reg[17]/C
                         clock pessimism              0.301    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X50Y99         FDCE (Setup_fdce_C_D)        0.077    15.277    packet_delay_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  6.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 packet_delay_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.254ns (46.289%)  route 0.295ns (53.711%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X50Y98         FDCE                                         r  packet_delay_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDCE (Prop_fdce_C_Q)         0.164     1.649 f  packet_delay_counter_reg[14]/Q
                         net (fo=3, routed)           0.133     1.782    packet_delay_counter_reg_n_0_[14]
    SLICE_X50Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.827 r  packet_delay_counter[26]_i_2/O
                         net (fo=27, routed)          0.162     1.989    packet_delay_counter[26]_i_2_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I0_O)        0.045     2.034 r  packet_delay_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     2.034    packet_delay_counter[21]
    SLICE_X49Y100        FDCE                                         r  packet_delay_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.832     1.997    clk_IBUF_BUFG
    SLICE_X49Y100        FDCE                                         r  packet_delay_counter_reg[21]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.091     1.842    packet_delay_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 packet_delay_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.231ns (37.730%)  route 0.381ns (62.270%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.561     1.480    clk_IBUF_BUFG
    SLICE_X49Y101        FDCE                                         r  packet_delay_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDCE (Prop_fdce_C_Q)         0.141     1.621 f  packet_delay_counter_reg[23]/Q
                         net (fo=3, routed)           0.151     1.773    packet_delay_counter_reg_n_0_[23]
    SLICE_X49Y100        LUT5 (Prop_lut5_I4_O)        0.045     1.818 r  packet_delay_counter[26]_i_4/O
                         net (fo=27, routed)          0.230     2.048    packet_delay_counter[26]_i_4_n_0
    SLICE_X50Y99         LUT6 (Prop_lut6_I4_O)        0.045     2.093 r  packet_delay_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.093    packet_delay_counter[19]
    SLICE_X50Y99         FDCE                                         r  packet_delay_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  packet_delay_counter_reg[19]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X50Y99         FDCE (Hold_fdce_C_D)         0.121     1.876    packet_delay_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clk_baudrate_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_baudrate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.567     1.486    clk_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  clk_baudrate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  clk_baudrate_reg/Q
                         net (fo=11, routed)          0.175     1.826    clk_baudrate_reg_n_0
    SLICE_X46Y99         LUT3 (Prop_lut3_I2_O)        0.043     1.869 r  clk_baudrate_i_1/O
                         net (fo=1, routed)           0.000     1.869    clk_baudrate_i_1_n_0
    SLICE_X46Y99         FDRE                                         r  clk_baudrate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.838     2.003    clk_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  clk_baudrate_reg/C
                         clock pessimism             -0.516     1.486    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.133     1.619    clk_baudrate_reg
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 packet_delay_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.492%)  route 0.155ns (45.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X49Y95         FDCE                                         r  packet_delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  packet_delay_counter_reg[1]/Q
                         net (fo=29, routed)          0.155     1.782    packet_delay_counter_reg_n_0_[1]
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     1.827 r  packet_delay_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.827    packet_delay_counter[1]
    SLICE_X49Y95         FDCE                                         r  packet_delay_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.837     2.002    clk_IBUF_BUFG
    SLICE_X49Y95         FDCE                                         r  packet_delay_counter_reg[1]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y95         FDCE (Hold_fdce_C_D)         0.091     1.576    packet_delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 packet_delay_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.231ns (36.561%)  route 0.401ns (63.439%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.561     1.480    clk_IBUF_BUFG
    SLICE_X49Y101        FDCE                                         r  packet_delay_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDCE (Prop_fdce_C_Q)         0.141     1.621 f  packet_delay_counter_reg[23]/Q
                         net (fo=3, routed)           0.151     1.773    packet_delay_counter_reg_n_0_[23]
    SLICE_X49Y100        LUT5 (Prop_lut5_I4_O)        0.045     1.818 r  packet_delay_counter[26]_i_4/O
                         net (fo=27, routed)          0.250     2.067    packet_delay_counter[26]_i_4_n_0
    SLICE_X47Y99         LUT6 (Prop_lut6_I4_O)        0.045     2.112 r  packet_delay_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     2.112    packet_delay_counter[20]
    SLICE_X47Y99         FDCE                                         r  packet_delay_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.838     2.003    clk_IBUF_BUFG
    SLICE_X47Y99         FDCE                                         r  packet_delay_counter_reg[20]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X47Y99         FDCE (Hold_fdce_C_D)         0.091     1.848    packet_delay_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 packet_delay_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.231ns (36.561%)  route 0.401ns (63.439%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.561     1.480    clk_IBUF_BUFG
    SLICE_X49Y101        FDCE                                         r  packet_delay_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDCE (Prop_fdce_C_Q)         0.141     1.621 f  packet_delay_counter_reg[23]/Q
                         net (fo=3, routed)           0.151     1.773    packet_delay_counter_reg_n_0_[23]
    SLICE_X49Y100        LUT5 (Prop_lut5_I4_O)        0.045     1.818 r  packet_delay_counter[26]_i_4/O
                         net (fo=27, routed)          0.250     2.067    packet_delay_counter[26]_i_4_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.045     2.112 r  packet_delay_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.112    packet_delay_counter[7]
    SLICE_X49Y96         FDCE                                         r  packet_delay_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.837     2.002    clk_IBUF_BUFG
    SLICE_X49Y96         FDCE                                         r  packet_delay_counter_reg[7]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X49Y96         FDCE (Hold_fdce_C_D)         0.092     1.848    packet_delay_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 packet_delay_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.231ns (36.689%)  route 0.399ns (63.311%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.567     1.486    clk_IBUF_BUFG
    SLICE_X47Y99         FDCE                                         r  packet_delay_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 f  packet_delay_counter_reg[20]/Q
                         net (fo=3, routed)           0.256     1.883    packet_delay_counter_reg_n_0_[20]
    SLICE_X49Y100        LUT5 (Prop_lut5_I1_O)        0.045     1.928 r  packet_delay_counter[26]_i_4/O
                         net (fo=27, routed)          0.143     2.071    packet_delay_counter[26]_i_4_n_0
    SLICE_X47Y100        LUT6 (Prop_lut6_I4_O)        0.045     2.116 r  packet_delay_counter[24]_i_1/O
                         net (fo=1, routed)           0.000     2.116    packet_delay_counter[24]
    SLICE_X47Y100        FDCE                                         r  packet_delay_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.832     1.997    clk_IBUF_BUFG
    SLICE_X47Y100        FDCE                                         r  packet_delay_counter_reg[24]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X47Y100        FDCE (Hold_fdce_C_D)         0.091     1.842    packet_delay_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 packet_delay_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X49Y95         FDCE                                         r  packet_delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  packet_delay_counter_reg[1]/Q
                         net (fo=29, routed)          0.181     1.808    packet_delay_counter_reg_n_0_[1]
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     1.853 r  packet_delay_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.853    packet_delay_counter[2]
    SLICE_X49Y95         FDCE                                         r  packet_delay_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.837     2.002    clk_IBUF_BUFG
    SLICE_X49Y95         FDCE                                         r  packet_delay_counter_reg[2]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y95         FDCE (Hold_fdce_C_D)         0.092     1.577    packet_delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 packet_delay_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.567     1.486    clk_IBUF_BUFG
    SLICE_X47Y97         FDPE                                         r  packet_delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.627 f  packet_delay_counter_reg[0]/Q
                         net (fo=30, routed)          0.180     1.808    packet_delay_counter_reg_n_0_[0]
    SLICE_X47Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.853 r  packet_delay_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.853    packet_delay_counter[0]
    SLICE_X47Y97         FDPE                                         r  packet_delay_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.838     2.003    clk_IBUF_BUFG
    SLICE_X47Y97         FDPE                                         r  packet_delay_counter_reg[0]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X47Y97         FDPE (Hold_fdpe_C_D)         0.091     1.577    packet_delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 packet_delay_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_delay_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.955%)  route 0.186ns (50.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X49Y95         FDCE                                         r  packet_delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  packet_delay_counter_reg[1]/Q
                         net (fo=29, routed)          0.186     1.813    packet_delay_counter_reg_n_0_[1]
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     1.858 r  packet_delay_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.858    packet_delay_counter[3]
    SLICE_X49Y95         FDCE                                         r  packet_delay_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.837     2.002    clk_IBUF_BUFG
    SLICE_X49Y95         FDCE                                         r  packet_delay_counter_reg[3]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y95         FDCE (Hold_fdce_C_D)         0.092     1.577    packet_delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y99    clk_baudrate_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X47Y97    packet_delay_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y97    packet_delay_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y97    packet_delay_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y97    packet_delay_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y98    packet_delay_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y98    packet_delay_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y98    packet_delay_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y98    packet_delay_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    clk_baudrate_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    clk_baudrate_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X47Y97    packet_delay_counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X47Y97    packet_delay_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    packet_delay_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    packet_delay_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    packet_delay_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    packet_delay_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    packet_delay_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    packet_delay_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    clk_baudrate_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    clk_baudrate_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X47Y97    packet_delay_counter_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X47Y97    packet_delay_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    packet_delay_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    packet_delay_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    packet_delay_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    packet_delay_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    packet_delay_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    packet_delay_counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.001ns  (logic 4.321ns (43.209%)  route 5.680ns (56.791%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE                         0.000     0.000 r  bit_index_reg[0]/C
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  bit_index_reg[0]/Q
                         net (fo=6, routed)           1.030     1.548    bit_index[0]
    SLICE_X50Y100        LUT5 (Prop_lut5_I0_O)        0.124     1.672 r  tx_pin_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.958     2.630    tx_pin_OBUF_inst_i_2_n_0
    SLICE_X52Y101        LUT3 (Prop_lut3_I0_O)        0.124     2.754 r  tx_pin_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.692     6.446    tx_pin_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    10.001 r  tx_pin_OBUF_inst/O
                         net (fo=0)                   0.000    10.001    tx_pin
    D4                                                                r  tx_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            data_select_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.793ns  (logic 1.632ns (34.039%)  route 3.162ns (65.961%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  uart_reset_IBUF_inst/O
                         net (fo=56, routed)          3.162     4.641    uart_reset_IBUF
    SLICE_X52Y100        LUT5 (Prop_lut5_I2_O)        0.152     4.793 r  data_select_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.793    data_select_counter[1]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  data_select_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            data_select_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.765ns  (logic 1.604ns (33.652%)  route 3.162ns (66.348%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  uart_reset_IBUF_inst/O
                         net (fo=56, routed)          3.162     4.641    uart_reset_IBUF
    SLICE_X52Y100        LUT4 (Prop_lut4_I1_O)        0.124     4.765 r  data_select_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.765    data_select_counter[0]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  data_select_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            data_select_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.732ns  (logic 1.604ns (33.891%)  route 3.128ns (66.109%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  uart_reset_IBUF_inst/O
                         net (fo=56, routed)          3.128     4.608    uart_reset_IBUF
    SLICE_X52Y100        LUT6 (Prop_lut6_I3_O)        0.124     4.732 r  data_select_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.732    data_select_counter[2]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  data_select_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            FSM_onehot_present_state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.511ns  (logic 1.480ns (32.800%)  route 3.031ns (67.200%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  uart_reset_IBUF_inst/O
                         net (fo=56, routed)          3.031     4.511    uart_reset_IBUF
    SLICE_X52Y101        FDPE                                         f  FSM_onehot_present_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            FSM_onehot_present_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.511ns  (logic 1.480ns (32.800%)  route 3.031ns (67.200%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  uart_reset_IBUF_inst/O
                         net (fo=56, routed)          3.031     4.511    uart_reset_IBUF
    SLICE_X52Y101        FDCE                                         f  FSM_onehot_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            FSM_onehot_present_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.511ns  (logic 1.480ns (32.800%)  route 3.031ns (67.200%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  uart_reset_IBUF_inst/O
                         net (fo=56, routed)          3.031     4.511    uart_reset_IBUF
    SLICE_X52Y101        FDCE                                         f  FSM_onehot_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            FSM_onehot_present_state_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.511ns  (logic 1.480ns (32.800%)  route 3.031ns (67.200%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  uart_reset_IBUF_inst/O
                         net (fo=56, routed)          3.031     4.511    uart_reset_IBUF
    SLICE_X52Y101        FDCE                                         f  FSM_onehot_present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            bit_index_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.443ns  (logic 1.480ns (33.299%)  route 2.964ns (66.701%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  uart_reset_IBUF_inst/O
                         net (fo=56, routed)          2.964     4.443    uart_reset_IBUF
    SLICE_X50Y100        FDCE                                         f  bit_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            bit_index_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.443ns  (logic 1.480ns (33.299%)  route 2.964ns (66.701%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  uart_reset_IBUF_inst/O
                         net (fo=56, routed)          2.964     4.443    uart_reset_IBUF
    SLICE_X50Y100        FDCE                                         f  bit_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_present_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.227ns (71.172%)  route 0.092ns (28.828%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDPE                         0.000     0.000 r  FSM_onehot_present_state_reg[0]/C
    SLICE_X52Y101        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  FSM_onehot_present_state_reg[0]/Q
                         net (fo=8, routed)           0.092     0.220    data_select_counter
    SLICE_X52Y101        LUT5 (Prop_lut5_I0_O)        0.099     0.319 r  FSM_onehot_present_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.319    FSM_onehot_present_state[1]_i_1_n_0
    SLICE_X52Y101        FDCE                                         r  FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_present_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.353%)  route 0.184ns (56.647%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDCE                         0.000     0.000 r  FSM_onehot_present_state_reg[2]/C
    SLICE_X52Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_present_state_reg[2]/Q
                         net (fo=7, routed)           0.184     0.325    FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X52Y101        FDCE                                         r  FSM_onehot_present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_select_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_select_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.227ns (68.010%)  route 0.107ns (31.990%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE                         0.000     0.000 r  data_select_counter_reg[1]/C
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  data_select_counter_reg[1]/Q
                         net (fo=7, routed)           0.107     0.235    data_select_counter_reg_n_0_[1]
    SLICE_X52Y100        LUT6 (Prop_lut6_I0_O)        0.099     0.334 r  data_select_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.334    data_select_counter[2]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  data_select_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_present_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.141ns (40.492%)  route 0.207ns (59.508%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDCE                         0.000     0.000 r  FSM_onehot_present_state_reg[1]/C
    SLICE_X52Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.207     0.348    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X52Y101        FDCE                                         r  FSM_onehot_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_select_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_select_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.183ns (48.298%)  route 0.196ns (51.702%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE                         0.000     0.000 r  data_select_counter_reg[0]/C
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_select_counter_reg[0]/Q
                         net (fo=5, routed)           0.196     0.337    data_select_counter_reg_n_0_[0]
    SLICE_X52Y100        LUT5 (Prop_lut5_I0_O)        0.042     0.379 r  data_select_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.379    data_select_counter[1]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  data_select_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_select_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_select_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.704%)  route 0.196ns (51.296%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE                         0.000     0.000 r  data_select_counter_reg[0]/C
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_select_counter_reg[0]/Q
                         net (fo=5, routed)           0.196     0.337    data_select_counter_reg_n_0_[0]
    SLICE_X52Y100        LUT4 (Prop_lut4_I3_O)        0.045     0.382 r  data_select_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.382    data_select_counter[0]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  data_select_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE                         0.000     0.000 r  bit_index_reg[0]/C
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  bit_index_reg[0]/Q
                         net (fo=6, routed)           0.175     0.339    bit_index[0]
    SLICE_X50Y100        LUT3 (Prop_lut3_I2_O)        0.043     0.382 r  bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     0.382    bit_index[2]_i_1_n_0
    SLICE_X50Y100        FDCE                                         r  bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE                         0.000     0.000 r  bit_index_reg[0]/C
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  bit_index_reg[0]/Q
                         net (fo=6, routed)           0.175     0.339    bit_index[0]
    SLICE_X50Y100        LUT5 (Prop_lut5_I4_O)        0.045     0.384 r  bit_index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.384    bit_index[0]_i_1_n_0
    SLICE_X50Y100        FDCE                                         r  bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.212ns (53.141%)  route 0.187ns (46.859%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE                         0.000     0.000 r  bit_index_reg[1]/C
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  bit_index_reg[1]/Q
                         net (fo=6, routed)           0.187     0.351    bit_index[1]
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.048     0.399 r  bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.399    bit_index[1]_i_1_n_0
    SLICE_X50Y100        FDCE                                         r  bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_select_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            selected_frame_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.189ns (47.240%)  route 0.211ns (52.760%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE                         0.000     0.000 r  data_select_counter_reg[0]/C
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  data_select_counter_reg[0]/Q
                         net (fo=5, routed)           0.211     0.352    data_select_counter_reg_n_0_[0]
    SLICE_X52Y99         LUT1 (Prop_lut1_I0_O)        0.048     0.400 r  selected_frame_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.400    selected_frame_reg[1]_i_1_n_0
    SLICE_X52Y99         LDCE                                         r  selected_frame_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 packet_send_f2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_send_f1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.344ns  (logic 0.580ns (24.746%)  route 1.764ns (75.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.635     5.238    clk_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  packet_send_f2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  packet_send_f2_reg/Q
                         net (fo=3, routed)           1.270     6.964    packet_send_f2_reg_n_0
    SLICE_X52Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.088 r  packet_send_f1_reg_i_1/O
                         net (fo=1, routed)           0.494     7.582    packet_send_f1_reg_i_1_n_0
    SLICE_X53Y100        LDCE                                         r  packet_send_f1_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 packet_send_f2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_send_f1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.823ns  (logic 0.186ns (22.606%)  route 0.637ns (77.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.567     1.486    clk_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  packet_send_f2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  packet_send_f2_reg/Q
                         net (fo=3, routed)           0.469     2.096    packet_send_f2_reg_n_0
    SLICE_X52Y100        LUT5 (Prop_lut5_I4_O)        0.045     2.141 r  packet_send_f1_reg_i_1/O
                         net (fo=1, routed)           0.168     2.309    packet_send_f1_reg_i_1_n_0
    SLICE_X53Y100        LDCE                                         r  packet_send_f1_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            packet_send_f2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.938ns  (logic 1.852ns (31.182%)  route 4.086ns (68.818%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  uart_reset_IBUF_inst/O
                         net (fo=56, routed)          2.809     4.288    uart_reset_IBUF
    SLICE_X49Y99         LUT6 (Prop_lut6_I1_O)        0.124     4.412 f  packet_send_f2_i_7/O
                         net (fo=1, routed)           0.877     5.289    packet_send_f2_i_7_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.124     5.413 f  packet_send_f2_i_3/O
                         net (fo=1, routed)           0.401     5.814    packet_send_f2_i_3_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I3_O)        0.124     5.938 r  packet_send_f2_i_1/O
                         net (fo=1, routed)           0.000     5.938    packet_send_f2_i_1_n_0
    SLICE_X49Y98         FDRE                                         r  packet_send_f2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.514     4.937    clk_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  packet_send_f2_reg/C

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            packet_delay_counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.347ns  (logic 1.480ns (34.038%)  route 2.867ns (65.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  uart_reset_IBUF_inst/O
                         net (fo=56, routed)          2.867     4.347    uart_reset_IBUF
    SLICE_X49Y100        FDCE                                         f  packet_delay_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.498     4.920    clk_IBUF_BUFG
    SLICE_X49Y100        FDCE                                         r  packet_delay_counter_reg[21]/C

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            packet_delay_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.314ns  (logic 1.480ns (34.296%)  route 2.835ns (65.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  uart_reset_IBUF_inst/O
                         net (fo=56, routed)          2.835     4.314    uart_reset_IBUF
    SLICE_X49Y95         FDCE                                         f  packet_delay_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.513     4.936    clk_IBUF_BUFG
    SLICE_X49Y95         FDCE                                         r  packet_delay_counter_reg[1]/C

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            packet_delay_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.314ns  (logic 1.480ns (34.296%)  route 2.835ns (65.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  uart_reset_IBUF_inst/O
                         net (fo=56, routed)          2.835     4.314    uart_reset_IBUF
    SLICE_X49Y95         FDCE                                         f  packet_delay_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.513     4.936    clk_IBUF_BUFG
    SLICE_X49Y95         FDCE                                         r  packet_delay_counter_reg[2]/C

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            packet_delay_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.314ns  (logic 1.480ns (34.296%)  route 2.835ns (65.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  uart_reset_IBUF_inst/O
                         net (fo=56, routed)          2.835     4.314    uart_reset_IBUF
    SLICE_X49Y95         FDCE                                         f  packet_delay_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.513     4.936    clk_IBUF_BUFG
    SLICE_X49Y95         FDCE                                         r  packet_delay_counter_reg[3]/C

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            packet_delay_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.314ns  (logic 1.480ns (34.296%)  route 2.835ns (65.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  uart_reset_IBUF_inst/O
                         net (fo=56, routed)          2.835     4.314    uart_reset_IBUF
    SLICE_X49Y95         FDCE                                         f  packet_delay_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.513     4.936    clk_IBUF_BUFG
    SLICE_X49Y95         FDCE                                         r  packet_delay_counter_reg[4]/C

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            clk_baudrate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.241ns  (logic 1.596ns (37.619%)  route 2.646ns (62.381%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  uart_reset_IBUF_inst/O
                         net (fo=56, routed)          2.646     4.125    uart_reset_IBUF
    SLICE_X46Y99         LUT3 (Prop_lut3_I0_O)        0.116     4.241 r  clk_baudrate_i_1/O
                         net (fo=1, routed)           0.000     4.241    clk_baudrate_i_1_n_0
    SLICE_X46Y99         FDRE                                         r  clk_baudrate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.514     4.937    clk_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  clk_baudrate_reg/C

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            packet_delay_counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.152ns  (logic 1.480ns (35.639%)  route 2.672ns (64.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  uart_reset_IBUF_inst/O
                         net (fo=56, routed)          2.672     4.152    uart_reset_IBUF
    SLICE_X50Y99         FDCE                                         f  packet_delay_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512     4.935    clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  packet_delay_counter_reg[17]/C

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            packet_delay_counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.152ns  (logic 1.480ns (35.639%)  route 2.672ns (64.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  uart_reset_IBUF_inst/O
                         net (fo=56, routed)          2.672     4.152    uart_reset_IBUF
    SLICE_X50Y99         FDCE                                         f  packet_delay_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512     4.935    clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  packet_delay_counter_reg[18]/C

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            packet_delay_counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.152ns  (logic 1.480ns (35.639%)  route 2.672ns (64.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  uart_reset_IBUF_inst/O
                         net (fo=56, routed)          2.672     4.152    uart_reset_IBUF
    SLICE_X50Y99         FDCE                                         f  packet_delay_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512     4.935    clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  packet_delay_counter_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 packet_send_f1_reg/G
                            (positive level-sensitive latch)
  Destination:            packet_send_f2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.949ns  (logic 0.293ns (30.866%)  route 0.656ns (69.134%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        LDCE                         0.000     0.000 r  packet_send_f1_reg/G
    SLICE_X53Y100        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  packet_send_f1_reg/Q
                         net (fo=6, routed)           0.331     0.489    packet_send_f1
    SLICE_X49Y99         LUT6 (Prop_lut6_I2_O)        0.045     0.534 f  packet_send_f2_i_9/O
                         net (fo=1, routed)           0.274     0.808    packet_send_f2_i_9_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I0_O)        0.045     0.853 f  packet_send_f2_i_4/O
                         net (fo=1, routed)           0.051     0.904    packet_send_f2_i_4_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I4_O)        0.045     0.949 r  packet_send_f2_i_1/O
                         net (fo=1, routed)           0.000     0.949    packet_send_f2_i_1_n_0
    SLICE_X49Y98         FDRE                                         r  packet_send_f2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.838     2.003    clk_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  packet_send_f2_reg/C

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            tx_clock_counter_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.247ns (20.126%)  route 0.982ns (79.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  uart_reset_IBUF_inst/O
                         net (fo=56, routed)          0.982     1.229    uart_reset_IBUF
    SLICE_X45Y97         FDPE                                         f  tx_clock_counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X45Y97         FDPE                                         r  tx_clock_counter_reg[0]/C

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            tx_clock_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.247ns (20.055%)  route 0.986ns (79.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  uart_reset_IBUF_inst/O
                         net (fo=56, routed)          0.986     1.234    uart_reset_IBUF
    SLICE_X44Y97         FDCE                                         f  tx_clock_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X44Y97         FDCE                                         r  tx_clock_counter_reg[1]/C

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            tx_clock_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.247ns (20.055%)  route 0.986ns (79.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  uart_reset_IBUF_inst/O
                         net (fo=56, routed)          0.986     1.234    uart_reset_IBUF
    SLICE_X44Y97         FDCE                                         f  tx_clock_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X44Y97         FDCE                                         r  tx_clock_counter_reg[2]/C

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            tx_clock_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.247ns (20.055%)  route 0.986ns (79.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  uart_reset_IBUF_inst/O
                         net (fo=56, routed)          0.986     1.234    uart_reset_IBUF
    SLICE_X44Y97         FDCE                                         f  tx_clock_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X44Y97         FDCE                                         r  tx_clock_counter_reg[3]/C

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            tx_clock_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.247ns (20.055%)  route 0.986ns (79.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  uart_reset_IBUF_inst/O
                         net (fo=56, routed)          0.986     1.234    uart_reset_IBUF
    SLICE_X44Y97         FDCE                                         f  tx_clock_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X44Y97         FDCE                                         r  tx_clock_counter_reg[4]/C

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            packet_delay_counter_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.247ns (19.932%)  route 0.994ns (80.068%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  uart_reset_IBUF_inst/O
                         net (fo=56, routed)          0.994     1.241    uart_reset_IBUF
    SLICE_X47Y97         FDPE                                         f  packet_delay_counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.838     2.003    clk_IBUF_BUFG
    SLICE_X47Y97         FDPE                                         r  packet_delay_counter_reg[0]/C

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            tx_clock_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.326ns  (logic 0.247ns (18.653%)  route 1.079ns (81.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  uart_reset_IBUF_inst/O
                         net (fo=56, routed)          1.079     1.326    uart_reset_IBUF
    SLICE_X44Y98         FDCE                                         f  tx_clock_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X44Y98         FDCE                                         r  tx_clock_counter_reg[5]/C

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            tx_clock_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.326ns  (logic 0.247ns (18.653%)  route 1.079ns (81.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  uart_reset_IBUF_inst/O
                         net (fo=56, routed)          1.079     1.326    uart_reset_IBUF
    SLICE_X44Y98         FDCE                                         f  tx_clock_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X44Y98         FDCE                                         r  tx_clock_counter_reg[6]/C

Slack:                    inf
  Source:                 uart_reset
                            (input port)
  Destination:            tx_clock_counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.326ns  (logic 0.247ns (18.653%)  route 1.079ns (81.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  uart_reset (IN)
                         net (fo=0)                   0.000     0.000    uart_reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  uart_reset_IBUF_inst/O
                         net (fo=56, routed)          1.079     1.326    uart_reset_IBUF
    SLICE_X44Y98         FDCE                                         f  tx_clock_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X44Y98         FDCE                                         r  tx_clock_counter_reg[7]/C





