INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_1_5/lab6_1_5.srcs/sim_1/imports/lab6/GenerateClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenerateClock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_1_5/lab6_1_5.srcs/sources_1/new/Serial_in_parallel_out_enable_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serial_in_parallel_out_enable_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_1_5/lab6_1_5.srcs/sim_1/new/Serial_in_parallel_out_enable_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serial_in_parallel_out_enable_behavior_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_1_5/lab6_1_5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
