vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_microblaze_riscv_0_0/sim/design_1_microblaze_riscv_0_0.vhd" \
"../../../bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd" \
"../../../bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd" \
"../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" \
"../../../bd/design_1/ipshared/9c11/hdl/myip_pong2_slave_lite_v1_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/9c11/src/Pong_Pkg.vhd" \
"../../../bd/design_1/ipshared/9c11/src/Pong_Ball_Ctrl.vhd" \
"../../../bd/design_1/ipshared/9c11/src/Pong_Paddle_Ctrl.vhd" \
"../../../bd/design_1/ipshared/9c11/src/Pong_Top2.vhd" \
"../../../bd/design_1/ipshared/9c11/src/Sync_To_Count2.vhd" \
"../../../bd/design_1/ipshared/9c11/src/Sync_To_Count.vhd" \
"../../../bd/design_1/ipshared/9c11/src/VGA_Sync_Porch.vhd" \
"../../../bd/design_1/ipshared/9c11/src/VGA_Sync_Pulses.vhd" \
"../../../bd/design_1/ipshared/9c11/src/Debounce_Switch.vhd" \
"../../../bd/design_1/ipshared/9c11/cc49/design_6_wrapper.vhd" \
"../../../bd/design_1/ipshared/9c11/hdl/myip_pong2.vhd" \
"../../../bd/design_1/ip/design_1_myip_pong2_0_0/sim/design_1_myip_pong2_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" \
"../../../bd/design_1/ipshared/5e94/src/pwm_audio.vhd" \
"../../../bd/design_1/ip/design_1_pwm_audio_axi_stream_0_1/sim/design_1_pwm_audio_axi_stream_0_1.vhd" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_1/sim/design_1_axi_bram_ctrl_0_1.vhd" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_1_0/sim/design_1_axi_bram_ctrl_1_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

# Do not sort compile order
nosort
