(define-fun assumption.0 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (bvnot (bvand RTL.rvfi_valid (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))))))
(define-fun assumption.1 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (bvnot (bvand RTL.rvfi_valid (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))))))
(define-fun assumption.2 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (bvand (bvnot (bvand RTL.rvfi_valid (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn RTL.decoder_trigger))))) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))
(define-fun assumption.3 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (bvand (bvnot (bvand RTL.rvfi_valid (bvand RTL.latched_compr (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn RTL.decoder_trigger))))) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))
(define-fun assumption.4 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand RTL.trap (bvand RTL.rvfi_valid (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))
(define-fun assumption.5 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (bvand (bvnot (bvand RTL.instr_sub (bvand RTL.dbg_valid_insn RTL.instr_rdcycle))) (bvnot (bvand RTL.instr_sub RTL.instr_rdcycle))))
(define-fun assumption.6 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1))) Bool (bvand (bvnot RTL.instr_waitirq) (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand RTL.instr_waitirq (bvand (bvnot RTL.instr_sub) (bvand RTL.dbg_valid_insn RTL.instr_rdcycle))))))))
(define-fun assumption.7 ((RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1))) Bool (bvand (bvnot (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand (bvnot RTL.instr_sub) (bvand RTL.dbg_valid_insn RTL.instr_rdcycle)))))) (bvand (bvnot (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_trigger) RTL.instr_rdcycle))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger) RTL.instr_rdcycle)))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.latched_stalu RTL.instr_jalr))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_trigger) RTL.instr_rdcycle))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand RTL.instr_jalr (bvand (bvnot RTL.decoder_trigger) RTL.instr_rdcycle)))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) (bvand RTL.instr_jalr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.latched_stalu RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_trigger) RTL.instr_rdcycle)))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.instr_lui (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) RTL.instr_rdcycle)))) (bvand (bvnot (bvand RTL.instr_lui (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger) RTL.instr_rdcycle))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) (bvand RTL.instr_jal (bvnot RTL.is_lui_auipc_jal)))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_add RTL.instr_rdcycle)) (bvnot (bvand RTL.instr_addi RTL.instr_rdcycle)))))))))))))))))))))))))
(define-fun assumption.8 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn RTL.instr_rdcycle))))))))))
(define-fun assumption.9 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn RTL.instr_rdcycle)))))))))
(define-fun assumption.10 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn RTL.instr_rdcycle)))))))))
(define-fun assumption.11 ((RTL.instr_auipc (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_jal (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn RTL.instr_rdcycle)))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_do_rdata RTL.instr_rdcycle))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger RTL.instr_rdcycle))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal RTL.instr_rdcycle))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.latched_branch RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_branch RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand RTL.latched_branch RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.reg_sh) (bvand RTL.latched_branch RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot RTL.decoder_trigger) RTL.instr_rdcycle)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.trap) (bvand RTL.latched_branch RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) ((_ extract 7 7) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.latched_branch (bvnot ((_ extract 3 3) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.latched_branch RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.latched_branch RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.latched_branch RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.instr_jalr (bvand (bvnot RTL.decoder_trigger) RTL.instr_rdcycle)))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_do_wdata RTL.instr_rdcycle))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_sltiu_bltu_sltu (bvand RTL.instr_jalr RTL.instr_rdcycle))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.instr_jalr (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu))))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_prefetch RTL.instr_jalr))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal RTL.instr_rdcycle))) (bvand (bvnot (bvand ((_ extract 4 4) RTL.mem_rdata_q) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.instr_jalr)))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) ((_ extract 7 7) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_rdcycle))) (bvand (bvnot (bvand ((_ extract 4 4) RTL.mem_rdata_q) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_rdcycle))) (bvand (bvnot (bvand ((_ extract 4 4) RTL.mem_rdata_q) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.is_sb_sh_sw)))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_rdcycle RTL.instr_sltu)) (bvand (bvnot (bvand RTL.instr_rdcycle RTL.instr_sltiu)) (bvand (bvnot (bvand RTL.instr_bltu RTL.instr_rdcycle)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.12 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn)))))))
(define-fun assumption.13 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn))))))))
(define-fun assumption.14 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn))))))))
(define-fun assumption.15 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))))
(define-fun assumption.16 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))))
(define-fun assumption.17 ((RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state)))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata (bvand RTL.mem_valid ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.trap (bvnot ((_ extract 7 7) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvnot RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 5 5) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_sb_sh_sw (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_wdata RTL.is_alu_reg_reg)))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.cpu_state))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.18 ((RTL.instr_auipc (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_retirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_is_lu) (bvand (bvnot RTL.latched_is_lh) (bvand (bvnot RTL.latched_is_lb) (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn)))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_valid) (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))))))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_rdata RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.mem_do_rdata ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_addi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_sltiu (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_slti (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_srli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_andi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw)))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw))))))))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.mem_do_rinst (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot RTL.instr_retirq) (bvnot ((_ extract 4 4) RTL.cpu_state)))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.19 ((RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1))) Bool (bvand (bvnot (bvand RTL.latched_compr (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.latched_compr)))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.latched_compr))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.is_slti_blt_slt (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.latched_compr (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.instr_slti (bvand RTL.latched_compr ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_slt (bvand RTL.latched_compr ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_blt (bvand RTL.latched_compr ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_slti (bvand RTL.instr_sra RTL.latched_compr))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_slt (bvand RTL.instr_sra RTL.latched_compr)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_blt (bvand RTL.instr_sra RTL.latched_compr)))) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.latched_compr (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand RTL.latched_compr ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_sltiu RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_sltu RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_sltiu (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_bltu RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_blt RTL.compressed_instr)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_valid RTL.compressed_instr)))) (bvand (bvnot (bvand RTL.instr_slti RTL.compressed_instr)) (bvand (bvnot (bvand RTL.decoder_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.instr_slt RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_jalr RTL.compressed_instr)) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.compressed_instr))) (bvand (bvnot (bvand RTL.instr_lui RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_auipc RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_auipc RTL.instr_jalr)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.instr_jalr RTL.instr_lui)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.instr_jal RTL.compressed_instr)) (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_branch RTL.latched_compr)))))))))))))))))))))))))))))))))))))))
(define-fun assumption.20 ((RTL.instr_getq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state)))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 5 5) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 1 1) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.instr_srli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_andi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.instr_sh (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand RTL.decoder_trigger (bvand RTL.mem_valid (bvnot RTL.is_lb_lh_lw_lbu_lhu))))))) (bvand (bvnot (bvand RTL.instr_sb RTL.instr_sh)) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvnot RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 2 2) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 2 2) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 2 2) RTL.cpu_state)))))))))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_jal ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.21 ((RTL.instr_addi (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.reg_op1 (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.trap (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))))))) (bvand (bvnot (bvand RTL.instr_sra (bvand RTL.mem_do_wdata (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_slli_srli_srai ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger RTL.is_slli_srli_srai)))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_srl RTL.is_slli_srli_srai))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_valid (bvand RTL.instr_srai RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_srli ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_srai ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu))))))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 2 2) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_wordsize))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 1 1) RTL.reg_op1)) (bvnot ((_ extract 0 0) RTL.reg_op1))))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_rdinstr ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_rdcycleh (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_rdcycle (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_rdinstrh ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 6 6) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_wordsize))))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 6 6) RTL.cpu_state)))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_slli_srli_srai ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_pseudo_trigger RTL.is_slli_srli_srai))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_slli_srli_srai ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger RTL.instr_rdinstrh)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_rdcycleh (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_rdinstr ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_rdcycle (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_rdinstr ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_rdcycle (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_rdcycleh (bvand RTL.mem_do_wdata (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.latched_branch ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.instr_jal (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_sltu (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_rdcycleh (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger RTL.instr_rdinstr))))) (bvand (bvnot (bvand RTL.instr_rdcycleh (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) RTL.instr_rdinstr))))) (bvand (bvnot (bvand RTL.instr_rdcycleh (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_rdcycle (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.instr_jal (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand RTL.instr_ori (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_rdinstrh ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_slli ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_rdcycle (bvand RTL.mem_do_wdata (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) RTL.instr_rdinstrh))))) (bvand (bvnot (bvand RTL.instr_rdcycle (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.instr_rdcycleh (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_rdinstr ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.is_lui_auipc_jal (bvand RTL.mem_do_wdata (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.instr_lui) ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.instr_slti (bvand RTL.decoder_pseudo_trigger RTL.is_slli_srli_srai)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_valid (bvand RTL.instr_srli RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.latched_branch ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_rdcycleh (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_rdcycleh (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_rdcycleh (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_lbu ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_rdcycleh (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_lb ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_rdcycleh (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_pseudo_trigger RTL.instr_rdinstr)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) RTL.instr_rdinstr)))))) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_lh RTL.instr_rdinstr))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand RTL.latched_branch RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) RTL.instr_rdinstr)))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.instr_sb (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_rdinstr ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.instr_sw) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_rdinstr ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_slli ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_rdcycle (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.instr_rdcycle (bvand RTL.mem_valid RTL.compressed_instr)))) (bvand (bvnot (bvand RTL.instr_rdcycle (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.latched_is_lh (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvnot ((_ extract 1 1) RTL.mem_wordsize))))))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_pseudo_trigger RTL.instr_rdinstrh)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.mem_wordsize)))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) RTL.instr_rdinstrh)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.decoder_trigger (bvand RTL.mem_valid ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.instr_lw) RTL.instr_rdinstrh)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvand RTL.latched_store RTL.latched_branch) ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_andi ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_srl RTL.is_slli_srli_srai)))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_srli ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_srai ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sra (bvand RTL.mem_do_wdata (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_slli_srli_srai ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand RTL.instr_ori (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sra (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_slli_srli_srai ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand RTL.instr_ori (bvand RTL.mem_do_wdata (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_srl RTL.is_slli_srli_srai)))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_srai ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_srli ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_andi ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) RTL.instr_rdinstrh)))))) (bvand (bvnot (bvand RTL.instr_xori (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_slli_srli_srai ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_rdcycle (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_addi ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.is_lui_auipc_jal (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot RTL.instr_sw) (bvand RTL.instr_rdcycle (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_slti RTL.is_slli_srli_srai))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_srli ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.is_sb_sh_sw) ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_jalr ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_blt RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_bltu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_bgeu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_sll RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_valid (bvand RTL.instr_auipc (bvnot ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_valid (bvand RTL.instr_lui ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_lui ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_auipc ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.is_lui_auipc_jal (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.is_sb_sh_sw) ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_pseudo_trigger (bvnot RTL.is_sb_sh_sw)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_auipc ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot RTL.is_sb_sh_sw) ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.is_sb_sh_sw) ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_pseudo_trigger RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_pseudo_trigger RTL.instr_lui)))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_sltiu ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.instr_sltiu (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand RTL.instr_slli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_srli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_addi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_lui ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_auipc ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_sra (bvnot RTL.is_sll_srl_sra))) (bvand (bvnot (bvand RTL.instr_sb RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvand (bvnot (bvand RTL.instr_sll (bvnot RTL.is_sll_srl_sra))) (bvand (bvnot (bvand RTL.instr_srl (bvnot RTL.is_sll_srl_sra))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal) (bvand RTL.mem_do_prefetch RTL.instr_auipc))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_alu_reg_imm)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_alu_reg_imm)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_alu_reg_reg)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_alu_reg_reg)) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal) (bvand RTL.mem_do_prefetch RTL.instr_lui))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_sw RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvand (bvnot (bvand RTL.instr_sh RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_sb_sh_sw))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_or RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_bne RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_beq RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand RTL.instr_blt RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_bge RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_add RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sub RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_bltu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_and RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_lb RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_lw RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_bgeu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_lbu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sh RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sw RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_slt RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_sb RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sltu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_wdata ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand ((_ extract 3 3) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) RTL.is_beq_bne_blt_bge_bltu_bgeu)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand RTL.instr_bltu RTL.instr_lhu)) (bvand (bvnot (bvand RTL.instr_bltu RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_sll RTL.instr_bltu)) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.instr_xor RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_alu_reg_imm)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.instr_jal (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_sltiu)) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_sltiu (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.22 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_is_lu (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn)))))))))))
(define-fun assumption.23 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_is_lu) (bvand RTL.latched_is_lh (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn))))))))))))
(define-fun assumption.24 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_is_lu) (bvand (bvnot RTL.latched_is_lh) (bvand RTL.latched_is_lb (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn)))))))))))))
(define-fun assumption.25 ((RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_jalr))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand RTL.instr_lw (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_do_rdata (bvand RTL.instr_lw (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_wordsize))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.instr_lw RTL.instr_sb)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lhu RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_lhu RTL.instr_sb)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_valid (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand RTL.decoder_trigger RTL.instr_lhu))))) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lhu)) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_lhu)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn))))))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_wdata)))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_wdata RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state))))) (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_wdata RTL.decoder_trigger)))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.26 ((RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_valid) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 0 0) RTL.mem_state))))))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_valid) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 1 1) RTL.mem_state))))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_reg)))) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot RTL.instr_retirq) (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata))))))))))))))))))))))))))))))))))))
(define-fun assumption.27 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))))))))
(define-fun assumption.28 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))))
(define-fun assumption.29 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))))
(define-fun assumption.30 ((RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (= (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_sub) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_jalr)))))))) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger (bvand RTL.dbg_valid_insn RTL.instr_lui))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_lui (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.instr_lui)))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand RTL.decoder_trigger (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))))))))))))))) (_ bv1 1))))
(define-fun assumption.31 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sub (bvand RTL.dbg_valid_insn (bvnot RTL.instr_jalr))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.instr_sub (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvnot ((_ extract 7 7) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.instr_sub (bvand RTL.mem_valid (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvnot ((_ extract 7 7) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.instr_sub (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rdata) RTL.decoder_pseudo_trigger)))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.instr_sub (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvnot ((_ extract 7 7) RTL.cpu_state))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.instr_sub (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvnot ((_ extract 6 6) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.instr_sub (bvand RTL.mem_valid (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvnot ((_ extract 7 7) RTL.cpu_state))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.instr_sub (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvnot ((_ extract 6 6) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_sub (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))))) (bvand (bvnot (bvand RTL.instr_sub (bvand RTL.instr_jal (bvand RTL.decoder_trigger RTL.instr_lui)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_rdata RTL.is_alu_reg_reg))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.instr_sub (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvnot ((_ extract 6 6) RTL.cpu_state)))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvnot ((_ extract 6 6) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_lb)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_lbu)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvnot ((_ extract 7 7) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.instr_lbu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvnot ((_ extract 6 6) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.instr_sub (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvnot ((_ extract 7 7) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.instr_sub (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvnot ((_ extract 7 7) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.instr_sub (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_jal (bvand RTL.decoder_trigger RTL.instr_auipc)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.is_alu_reg_reg (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvnot ((_ extract 7 7) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvnot ((_ extract 6 6) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_sb)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_sub (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvnot ((_ extract 6 6) RTL.cpu_state))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvnot ((_ extract 7 7) RTL.cpu_state))))))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvnot ((_ extract 6 6) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_jal))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvnot ((_ extract 6 6) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_sra)) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.instr_jalr RTL.is_sb_sh_sw))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.32 ((RTL.instr_sb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_jalr)))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.latched_store) ((_ extract 0 0) RTL.mem_wordsize)))))) (bvand (bvnot (bvand RTL.instr_lhu RTL.instr_sb)) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.instr_lhu RTL.instr_sh)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.mem_do_wdata ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_reg (bvand RTL.mem_do_rdata RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot RTL.instr_setq) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.mem_do_rinst (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.cpu_state)))) (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.33 ((RTL.irq_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= RTL.irq_state (_ bv1 2)) (= (bvand RTL.dbg_valid_insn (bvnot RTL.instr_jalr)) (_ bv1 1))))))))))) (= (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_jal ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal ((_ extract 1 1) RTL.cpu_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal ((_ extract 1 1) RTL.cpu_state)))))))) (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_jal ((_ extract 0 0) RTL.mem_state))))))))))))))))) (_ bv1 1))))
(define-fun assumption.34 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_sub) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_jalr)))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_wdata RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_valid) (bvnot RTL.mem_do_prefetch)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_wdata)))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger (bvnot RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))))))))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_addi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) ((_ extract 0 0) RTL.mem_wordsize))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.mem_wordsize))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.mem_do_wdata ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_sw)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw (bvnot ((_ extract 1 1) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw (bvnot ((_ extract 0 0) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw ((_ extract 3 3) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot RTL.instr_setq) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_wdata)))))))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.instr_jalr (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid RTL.is_sb_sh_sw))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.35 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))))))))
(define-fun assumption.36 ((RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= RTL.irq_state (_ bv1 2)) (= (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)) (_ bv1 1)))))))))))) (= (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_jal ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst)))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state))))))))))))) (_ bv1 1))))
(define-fun assumption.37 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bge (bvand (bvnot RTL.instr_beq) RTL.dbg_valid_insn)))))))))))))
(define-fun assumption.38 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_beq RTL.dbg_valid_insn)))))))))))
(define-fun assumption.39 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.is_sltiu_bltu_sltu (bvand (bvnot RTL.is_slti_blt_slt) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) RTL.dbg_valid_insn))))))))))))))))
(define-fun assumption.40 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_bne (bvand (bvnot RTL.instr_beq) RTL.dbg_valid_insn))))))))))))
(define-fun assumption.41 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.is_slti_blt_slt (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) RTL.dbg_valid_insn)))))))))))))))
(define-fun assumption.42 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xori (bvand RTL.dbg_valid_insn (bvnot RTL.instr_jalr))))))))))) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_jal RTL.is_alu_reg_imm))))))
(define-fun assumption.43 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xor (bvand RTL.dbg_valid_insn (bvnot RTL.instr_jalr))))))))))) (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_jal (bvand RTL.decoder_trigger RTL.is_alu_reg_reg))))))
(define-fun assumption.44 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand RTL.instr_ori (bvand RTL.dbg_valid_insn (bvnot RTL.instr_jalr))))))))))))) (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.instr_jal RTL.is_alu_reg_imm))))))
(define-fun assumption.45 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_xori) (bvand (bvnot RTL.instr_xor) (bvand RTL.instr_or (bvand RTL.dbg_valid_insn (bvnot RTL.instr_jalr))))))))))))) (bvnot (bvand RTL.instr_jal (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_reg)))))
(define-fun assumption.46 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_jalr)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_valid) (bvnot RTL.mem_do_prefetch)))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_valid) (bvnot RTL.mem_do_prefetch)))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))))))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_do_rinst (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.mem_do_rinst (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvnot RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvnot ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_sw)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata (bvand RTL.instr_sw ((_ extract 1 1) RTL.mem_wordsize))))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_jal ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.mem_do_wdata ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw (bvnot ((_ extract 0 0) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_sb RTL.instr_sw)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_jalr (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.mem_do_rdata ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw ((_ extract 3 3) RTL.mem_rdata_q))))) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_setq) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.47 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_bne) (bvand RTL.instr_bge (bvand (bvnot RTL.instr_beq) RTL.dbg_valid_insn))))))))))))))
(define-fun assumption.48 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_beq RTL.dbg_valid_insn))))))))))))
(define-fun assumption.49 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.is_sltiu_bltu_sltu (bvand (bvnot RTL.is_slti_blt_slt) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) RTL.dbg_valid_insn)))))))))))))))))
(define-fun assumption.50 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_bne (bvand (bvnot RTL.instr_beq) RTL.dbg_valid_insn)))))))))))))
(define-fun assumption.51 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.is_slti_blt_slt (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bgeu) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_beq) RTL.dbg_valid_insn))))))))))))))))
(define-fun assumption.52 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xori (bvand RTL.dbg_valid_insn (bvnot RTL.instr_jalr)))))))))))) (bvnot (bvand RTL.instr_jal (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_imm)))))
(define-fun assumption.53 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xor (bvand RTL.dbg_valid_insn (bvnot RTL.instr_jalr)))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_jal RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))))
(define-fun assumption.54 ((RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (= (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand ((_ extract 1 1) RTL.irq_state) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_jalr))))))) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_valid) RTL.decoder_trigger))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))))))))))))))) (_ bv1 1))))
(define-fun assumption.55 ((RTL.irq_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (= (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot ((_ extract 0 0) RTL.irq_state)) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_jalr))))))) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_valid) RTL.decoder_trigger))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))))))))))))))) (_ bv1 1))))
(define-fun assumption.56 ((RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_sll (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.mem_state)))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.mem_state)))))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.mem_state))))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_sll RTL.instr_lbu)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.instr_jal ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_jal)))))))))))))))))))))))))))))))))
(define-fun assumption.57 ((RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (= (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch (bvand ((_ extract 1 1) RTL.irq_state) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))) (_ bv1 1)))))) (= (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.decoder_trigger (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_valid) RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid RTL.dbg_valid_insn))))))) (bvnot (bvand RTL.mem_do_wdata (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid RTL.dbg_valid_insn)))))))))))))))) (_ bv1 1))))
(define-fun assumption.58 ((RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (= (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch (bvand (bvnot ((_ extract 0 0) RTL.irq_state)) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) RTL.dbg_valid_insn))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger))))))))))) (_ bv1 1))))
(define-fun assumption.59 ((RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.instr_jal (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.latched_rd (_ BitVec 5)) (|RTL.cpuregs[18]| (_ BitVec 32))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= RTL.mem_do_rinst (_ bv1 1)) (and (and (= (bvnot RTL.latched_compr) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= |RTL.cpuregs[18]| (_ bv2147483648 32))))))) (= RTL.latched_rd (_ bv18 5)))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (bvand (bvnot (bvand RTL.instr_jal ((_ extract 0 0) RTL.decoded_imm_j))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)))))) (_ bv1 1))))
(define-fun assumption.60 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.latched_store (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))))))
(define-fun assumption.61 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_wordsize) (= (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 0 0) RTL.irq_state)) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))) (_ bv1 1)))))) (= (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))) (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata RTL.dbg_valid_insn))))) (_ bv1 1))))
(define-fun assumption.62 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))
(define-fun assumption.63 ((RTL.cpu_state (_ BitVec 8)) (RTL.trap (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_wordsize) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= RTL.mem_do_rdata (_ bv1 1)) (and (= RTL.latched_store (_ bv1 1)) (and (= (bvnot RTL.latched_stalu) (_ bv1 1)) (and (= (bvnot RTL.latched_branch) (_ bv1 1)) (and (= RTL.decoder_trigger (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (bvnot RTL.dbg_valid_insn) (_ bv1 1))))))))))))) (= (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (_ bv1 1))))
(define-fun assumption.64 ((RTL.cpu_state (_ BitVec 8)) (RTL.trap (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= RTL.mem_wordsize (_ bv1 2)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= RTL.mem_do_rdata (_ bv1 1)) (and (= RTL.latched_store (_ bv1 1)) (and (= (bvnot RTL.latched_stalu) (_ bv1 1)) (and (= (bvnot RTL.latched_branch) (_ bv1 1)) (and (= RTL.decoder_trigger (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (bvnot RTL.dbg_valid_insn) (_ bv1 1))))))))))))) (= (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (_ bv1 1))))
(define-fun assumption.65 ((RTL.cpu_state (_ BitVec 8)) (RTL.trap (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_wordsize) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= RTL.mem_do_rdata (_ bv1 1)) (and (= (bvnot RTL.latched_compr) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= RTL.decoder_trigger (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (bvnot RTL.dbg_valid_insn) (_ bv1 1)))))))))))) (= (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (_ bv1 1))))
(define-fun assumption.66 ((RTL.cpu_state (_ BitVec 8)) (RTL.trap (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_wordsize) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= RTL.mem_do_rdata (_ bv1 1)) (and (= RTL.latched_compr (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= RTL.decoder_trigger (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (bvnot RTL.dbg_valid_insn) (_ bv1 1)))))))))))) (= (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (_ bv1 1))))
(define-fun assumption.67 ((RTL.cpu_state (_ BitVec 8)) (RTL.trap (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= RTL.mem_wordsize (_ bv1 2)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= RTL.mem_do_rdata (_ bv1 1)) (and (= (bvnot RTL.latched_compr) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= RTL.decoder_trigger (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (bvnot RTL.dbg_valid_insn) (_ bv1 1)))))))))))) (= (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (_ bv1 1))))
(define-fun assumption.68 ((RTL.cpu_state (_ BitVec 8)) (RTL.trap (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= RTL.mem_wordsize (_ bv1 2)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= RTL.mem_do_rdata (_ bv1 1)) (and (= RTL.latched_compr (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= RTL.decoder_trigger (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (bvnot RTL.dbg_valid_insn) (_ bv1 1)))))))))))) (= (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (_ bv1 1))))
(define-fun assumption.69 ((RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.trap (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= (bvnot RTL.latched_branch) (_ bv1 1)) (and (= RTL.instr_jal (_ bv1 1)) (and (= RTL.decoder_trigger (_ bv1 1)) (and (and (= (bvnot RTL.dbg_valid_insn) (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (bvnot RTL.compressed_instr) (_ bv1 1)))) (= RTL.decoded_rd (_ bv26 5))))))))))))))) (= (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))))) (_ bv1 1))))
(define-fun assumption.70 ((RTL.latched_stalu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= ((_ extract 1 1) RTL.irq_state) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_valid_insn (_ bv1 1)))))))))))))))) (= (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))) (bvand (bvnot ((_ extract 1 1) RTL.irq_state)) (bvand (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_prefetch RTL.mem_do_wdata))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.compressed_instr (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.latched_store (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) RTL.mem_do_wdata)))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) RTL.mem_do_wdata)))))))) (bvand (bvnot RTL.do_waitirq) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) RTL.mem_do_wdata)))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.mem_do_rdata)))))))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.trap (bvand RTL.mem_do_rinst RTL.instr_jalr)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.instr_jal (bvand RTL.mem_valid (bvnot RTL.mem_do_wdata)))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.71 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_srai (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= RTL.irq_state (_ bv1 2)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_valid_insn (_ bv1 1))))))))))) (= (bvand (bvnot ((_ extract 0 0) RTL.irq_state)) (bvand (bvnot (bvand RTL.instr_srl (bvnot RTL.is_sll_srl_sra))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvnot ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_sw RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.trap ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvnot RTL.mem_do_wdata)))))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvnot RTL.mem_do_wdata))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_sb)) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_lh)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_jalr (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.mem_do_rinst (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.72 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_retirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot RTL.instr_retirq) (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata))))))))
(define-fun assumption.73 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))))))))
(define-fun assumption.74 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))))))))
(define-fun assumption.75 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvnot RTL.mem_do_wdata)))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata))) (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))))))))
(define-fun assumption.76 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.do_waitirq) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))))))))))
(define-fun assumption.77 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.do_waitirq) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))))))))))
(define-fun assumption.78 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.do_waitirq) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))))))))))
(define-fun assumption.79 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.do_waitirq) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))))))))))
(define-fun assumption.80 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))))))))
(define-fun assumption.81 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.latched_compr) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))
(define-fun assumption.82 ((RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (|RTL.cpuregs[9]| (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.reg_pc (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.reg_out (_ BitVec 32)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_jalr (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (and (= (bvnot RTL.latched_compr) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= |RTL.cpuregs[9]| (_ bv1 32)))))))))) (= RTL.latched_rd (_ bv9 5))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= (_ bv51 8) ((_ extract 7 0) RTL.next_insn_opcode)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))) (= (bvand (bvnot (bvand (bvnot ((_ extract 4 4) RTL.decoded_rd)) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 4 4) RTL.latched_rd) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.latched_branch (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn RTL.instr_jal)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.decoded_rd)) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.latched_rd) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.latched_branch (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn RTL.instr_jal)))))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.decoded_rd)) (bvand ((_ extract 3 3) RTL.decoded_rd) (bvand (bvnot ((_ extract 2 2) RTL.decoded_rd)) (bvand (bvnot ((_ extract 1 1) RTL.decoded_rd)) (bvand ((_ extract 0 0) RTL.decoded_rd) (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 0 0) |RTL.cpuregs[9]|) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand (bvnot RTL.latched_branch) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn RTL.instr_jal)))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 11 11) RTL.mem_rdata_q)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 4 4) RTL.latched_rd) (bvand (bvnot RTL.latched_store) RTL.latched_branch)))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 8 8) RTL.mem_rdata_q)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.latched_rd) (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_rd) (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 0 0) RTL.latched_rd)) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn RTL.instr_jal)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.latched_store (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn RTL.instr_jal)))))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 10 10) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 3 3) RTL.latched_rd)))))))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.decoded_rd) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 3 3) RTL.latched_rd)) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.latched_branch (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn RTL.instr_jal)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 10 10) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 3 3) RTL.latched_rd)) (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn RTL.instr_jal))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_rdata_q) (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_rdata_q)))))))))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) (bvand RTL.is_compare RTL.dbg_valid_insn))))))))))))) (bvand (bvnot (bvand RTL.is_lui_auipc_jal (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_auipc) (bvnot RTL.instr_jal)))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_rdata_q) (bvand (bvand RTL.decoder_trigger (bvnot RTL.instr_jal)) ((_ extract 0 0) RTL.mem_rdata_q)))))))))) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_sltiu ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand RTL.instr_bltu ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_sltu (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_sltu)) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 9 9) RTL.mem_rdata_q)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.dbg_valid_insn ((_ extract 2 2) RTL.latched_rd))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 0 0) RTL.reg_out) (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.instr_jal)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rinst) RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_store RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 9 9) RTL.mem_rdata_q)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.latched_rd) (bvand (bvnot RTL.mem_do_rinst) RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand RTL.instr_jalr ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 10 10) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 3 3) RTL.latched_rd)) (bvand (bvnot RTL.mem_do_rinst) RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.decoder_trigger)))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 10 10) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 3 3) RTL.latched_rd)) (bvand (bvnot RTL.latched_store) RTL.latched_branch)))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 7 7) RTL.mem_rdata_q) (bvnot ((_ extract 0 0) RTL.latched_rd))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 10 10) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 3 3) RTL.latched_rd)) ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand RTL.dbg_valid_insn ((_ extract 7 7) RTL.mem_rdata_q)))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn RTL.instr_jal)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch (bvand RTL.decoder_trigger RTL.instr_jal))))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn RTL.instr_jal))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.decoded_rd)) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 2 2) RTL.latched_rd) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch (bvand RTL.decoder_trigger RTL.instr_jal)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_rd) (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 0 0) RTL.latched_rd)) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch (bvand RTL.decoder_trigger RTL.instr_jal)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 9 9) RTL.mem_rdata_q)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.latched_rd) (bvand (bvnot RTL.latched_store) RTL.latched_branch)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.decoded_rd) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 8 8) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.decoded_rd) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 9 9) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 10 10) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 3 3) RTL.latched_rd)) (bvand RTL.mem_do_prefetch (bvnot RTL.mem_do_rinst)))))))) (bvand (bvnot (bvand ((_ extract 4 4) RTL.decoded_rd) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 11 11) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal) (bvand RTL.mem_do_prefetch RTL.instr_lui))) (bvand (bvnot (bvand (bvnot ((_ extract 3 3) RTL.decoded_rd)) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 10 10) RTL.mem_rdata_q) (bvand RTL.decoder_trigger ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_sra RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot (bvand RTL.instr_and RTL.is_sll_srl_sra)) (bvand (bvnot RTL.instr_timer) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.next_insn_opcode)) (bvand ((_ extract 7 7) RTL.mem_rdata_q) (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn RTL.instr_jal))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.next_insn_opcode)) (bvand ((_ extract 7 7) RTL.mem_rdata_q) (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rinst) RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn RTL.instr_jal))))) (bvand (bvnot RTL.do_waitirq) (bvand (bvnot (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 0 0) RTL.latched_rd)) (bvand ((_ extract 7 7) RTL.mem_rdata_q) (bvand (bvnot RTL.latched_store) RTL.latched_branch)))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger ((_ extract 7 7) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.latched_store RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.instr_auipc RTL.is_beq_bne_blt_bge_bltu_bgeu)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.83 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (bvnot (bvand RTL.latched_store (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))
(define-fun assumption.84 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_prefetch (bvand RTL.latched_store (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))
(define-fun assumption.85 ((RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.trap (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.latched_store (bvand (bvnot RTL.latched_branch) (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.decoder_trigger (bvand (bvnot RTL.dbg_valid_insn) RTL.decoder_pseudo_trigger))))))))))))) (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state)))))
(define-fun assumption.86 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (bvnot (bvand RTL.latched_store (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))
(define-fun assumption.87 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_prefetch (bvand RTL.latched_store (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))
(define-fun assumption.88 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_prefetch (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))))
(define-fun assumption.89 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_prefetch (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))))
(define-fun assumption.90 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.latched_store (bvand RTL.latched_stalu (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))
(define-fun assumption.91 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))
(define-fun assumption.92 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1))) Bool (bvnot (bvand RTL.latched_stalu (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))
(define-fun assumption.93 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1))) Bool (bvnot (bvand RTL.latched_stalu (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))
(define-fun assumption.94 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_prefetch (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))
(define-fun assumption.95 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))
(define-fun assumption.96 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_prefetch (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))
(define-fun assumption.97 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))
(define-fun assumption.98 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))
(define-fun assumption.99 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))
(define-fun assumption.100 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))
(define-fun assumption.101 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))
(define-fun assumption.102 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))))))
(define-fun assumption.103 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))))))
(define-fun assumption.104 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))
(define-fun assumption.105 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_next (_ bv1 1)))))))))))))))))) (= (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger)))) (_ bv1 1))))
(define-fun assumption.106 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))
(define-fun assumption.107 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.irq_state (_ BitVec 2))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.dbg_next (_ bv1 1)))))))))))))))))) (= (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.mem_do_wdata RTL.decoder_trigger)))) (_ bv1 1))))
(define-fun assumption.108 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))
(define-fun assumption.109 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))
(define-fun assumption.110 ((RTL.instr_jalr (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))) (bvand (bvnot (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) RTL.latched_branch)))) (bvand (bvnot (bvand ((_ extract 7 7) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) RTL.latched_branch)))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_sb_sh_sw)))))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata)))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_valid) (bvnot RTL.mem_do_prefetch)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.trap))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_lbu) (bvand RTL.mem_do_rdata (bvnot RTL.instr_lw)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))) (bvand (bvnot (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch (bvnot RTL.mem_do_rinst))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.instr_jal)))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_jal))) (bvand (bvnot (bvand RTL.trap ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.decoder_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_wdata) (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_sb_sh_sw (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_wdata)))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_jal))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_sh RTL.instr_sw)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot RTL.latched_store) RTL.latched_branch))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_valid) (bvnot RTL.mem_do_prefetch))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_slli))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sh (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.instr_lh))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_xori))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_xor))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_bge))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_beq))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_bne))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_bltu))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_bgeu))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_ori))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_and))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_or))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_slt))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_srl))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_andi))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_blt (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.instr_lbu))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_sltu))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_srai))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_sub)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_sll)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_addi))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_sra)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_add (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.instr_lb))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_srli))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_slti))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_sltiu))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sb (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.instr_lb))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sw (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.instr_lw))))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvnot RTL.mem_do_rdata)))))) (bvand (bvnot (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))) (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.111 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))
(define-fun assumption.112 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))))
(define-fun assumption.113 ((RTL.instr_lb (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_bge (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.mem_do_rdata)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata ((_ extract 6 6) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata (bvand RTL.is_sb_sh_sw RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_sw)) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_lw)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_sb (bvand (bvnot RTL.instr_lb) (bvand RTL.is_sb_sh_sw RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_bge RTL.instr_sb)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_bgeu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state)))))) (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) RTL.cpu_state))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.114 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.reg_op1 (_ BitVec 32)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_branch) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.mem_state)))))))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_wdata RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.mem_state)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.mem_state))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.mem_wordsize)))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_wdata (bvand RTL.instr_timer ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.reg_op1)) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.mem_wordsize))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvnot ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.is_sb_sh_sw (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_wordsize))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.is_sb_sh_sw))))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_wdata (bvand RTL.instr_lhu ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_lhu)) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_srli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.115 ((RTL.cpu_state (_ BitVec 8)) (RTL.trap (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.latched_branch) (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand (bvnot RTL.dbg_valid_insn) (bvnot RTL.decoder_pseudo_trigger))))))))))))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap (bvnot ((_ extract 7 7) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvnot (bvand RTL.trap ((_ extract 5 5) RTL.cpu_state))))))))))))
(define-fun assumption.116 ((RTL.cpu_state (_ BitVec 8)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))) (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 6 6) RTL.cpu_state)))))))
(define-fun assumption.117 ((RTL.instr_timer (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.decoder_trigger) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot RTL.instr_setq) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_valid) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.dbg_valid_insn (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_wdata (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvnot ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot RTL.instr_retirq) (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state))))))))))))))))))))))))))))))))))))
(define-fun assumption.118 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next))))))))))
(define-fun assumption.119 ((RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.latched_branch) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.cpu_state (_ bv4 8)) (= RTL.dbg_next (_ bv1 1))))))))))))))))
(define-fun assumption.120 ((RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.latched_branch) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.cpu_state (_ bv4 8)) (= RTL.dbg_next (_ bv1 1))))))))))))))))
(define-fun assumption.121 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.reg_op1 (_ BitVec 32)) (RTL.instr_add (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_sll RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_srl RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sra RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.latched_branch (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 1 1) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand RTL.instr_lui ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.latched_branch (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 1 1) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand RTL.instr_addi ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_sll RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_srl RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sra RTL.is_slli_srli_srai)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand RTL.instr_slti (bvnot RTL.is_slti_blt_slt)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand RTL.instr_blt (bvnot RTL.is_slti_blt_slt)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand RTL.instr_slt (bvnot RTL.is_slti_blt_slt)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand RTL.is_slti_blt_slt (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_slt) (bvnot RTL.instr_slti)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_sltiu) (bvand RTL.mem_valid (bvand (bvnot RTL.instr_bltu) RTL.is_sltiu_bltu_sltu))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_sw (bvand RTL.decoder_pseudo_trigger (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.instr_sll ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.latched_branch (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid (bvand RTL.instr_addi (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand RTL.instr_addi ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 3 3) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.is_slti_blt_slt (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) ((_ extract 3 3) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_sw (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.instr_jalr) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.instr_sll ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.instr_lh ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_beq (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.is_sb_sh_sw) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.instr_xor RTL.instr_slt)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_wdata (bvand RTL.instr_sltu (bvand RTL.mem_valid (bvand (bvnot RTL.is_sb_sh_sw) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.instr_bge (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_bge (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.is_sb_sh_sw) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_sw (bvand (bvnot RTL.is_sb_sh_sw) (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.latched_branch (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.instr_lbu ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.latched_branch (bvand RTL.mem_do_wdata (bvand RTL.mem_valid (bvand RTL.instr_add (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.instr_add (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.instr_add (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_branch (bvand RTL.instr_add (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.instr_add (bvand RTL.is_compare (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_sh (bvand (bvnot RTL.is_sb_sh_sw) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_sh (bvand (bvnot RTL.is_sb_sh_sw) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_sh (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.is_sb_sh_sw) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.latched_branch (bvand RTL.instr_lb (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.instr_sltu (bvand RTL.instr_lhu ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.latched_branch (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand RTL.instr_auipc (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.instr_jalr) (bvand RTL.latched_branch RTL.mem_do_wdata))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_retirq)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_lui (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 1 1) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.instr_sb (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_wdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 0 0) RTL.reg_op1) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))))) (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.latched_stalu) (bvand RTL.mem_do_rdata (bvand RTL.latched_branch (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.latched_branch (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 1 1) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvand (bvnot (bvand RTL.instr_srli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_slli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_sll (bvnot RTL.is_sll_srl_sra))) (bvand (bvnot (bvand RTL.instr_srl (bvnot RTL.is_sll_srl_sra))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_lui (bvnot RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_auipc (bvnot ((_ extract 0 0) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.instr_sra (bvnot RTL.is_sll_srl_sra))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 1 1) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_alu_reg_reg)) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_bltu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_blt RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_lw RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sw RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sltu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_slti RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_add RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sub RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_or RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_and RTL.is_slli_srli_srai)) (bvand (bvnot (bvand (bvnot RTL.instr_retirq) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_wdata ((_ extract 3 3) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.instr_retirq) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 5 5) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_bltu)) (bvand (bvnot (bvand RTL.instr_beq RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand RTL.instr_slt RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_sltiu)) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_sltiu)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_sltu)) (bvand (bvnot (bvand RTL.instr_lbu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_bltu)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_bltu RTL.instr_sltu)) (bvand (bvnot (bvand RTL.instr_sltu RTL.instr_sw)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_lb RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_bltu RTL.instr_lb)) (bvand (bvnot (bvand RTL.instr_bgeu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_xor RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger (bvand RTL.instr_jal (bvnot ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot RTL.instr_setq) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.instr_sb RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sh RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.122 ((RTL.instr_sb (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_lh (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_auipc (_ BitVec 1)) (RTL.reg_op1 (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_lb (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.latched_store (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_auipc (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))) (= ((_ extract 2 2) RTL.reg_next_pc) (_ bv1 1))))))) (= (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_trigger_q) ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.instr_lb) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand (bvnot RTL.instr_lbu) (bvand RTL.instr_lh (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.cpu_state))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand RTL.instr_sh (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.instr_sb) ((_ extract 1 1) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_sll RTL.instr_sh)) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.mem_do_prefetch (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 1 1) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_sh (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.reg_op1) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.dbg_valid_insn))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.decoder_trigger_q))))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.instr_auipc (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.instr_sh)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 1 1) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvnot RTL.decoder_trigger_q))))))))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot RTL.decoder_trigger_q) ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_valid) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger_q (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_sb_sh_sw (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger_q (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_prefetch RTL.mem_do_wdata))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.is_sb_sh_sw))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_auipc (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 0 0) RTL.cpu_state))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_do_wdata))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 1 1) RTL.cpu_state))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand (bvnot RTL.instr_lb) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.instr_lbu) (bvand RTL.mem_do_rdata RTL.instr_lhu))))))) (bvand (bvnot (bvand RTL.instr_slli RTL.instr_lhu)) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_lh)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.instr_sh (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvnot ((_ extract 3 3) RTL.cpu_state))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.instr_auipc (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.instr_sh (bvand RTL.is_sb_sh_sw (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvand RTL.is_sb_sh_sw (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvnot ((_ extract 0 0) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 6 6) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.trap ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_auipc (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_trigger_q) ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.decoder_trigger_q ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid RTL.decoder_trigger_q))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_prefetch RTL.mem_do_rdata)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.instr_lb) (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand (bvnot RTL.instr_lbu) (bvand RTL.instr_lh (bvand RTL.mem_do_rdata RTL.decoder_trigger)))))) (bvand (bvnot (bvand RTL.instr_lh RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.instr_lhu (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 3 3) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_auipc (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 1 1) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.instr_lh (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.instr_lhu (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_lhu RTL.instr_sb)) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.instr_lh (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.instr_lh (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.instr_sh (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.instr_lhu (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_sll RTL.instr_lhu)) (bvand (bvnot (bvand RTL.instr_lhu RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_sra (bvnot RTL.is_sll_srl_sra))) (bvand (bvnot (bvand RTL.instr_auipc (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 4 4) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand RTL.instr_sh (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger (bvnot RTL.instr_sb)))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.instr_slli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_branch) RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.instr_lh (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.instr_lhu (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_trigger_q) ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvnot RTL.decoder_trigger))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_auipc (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.decoder_trigger))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.123 ((RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))) (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger ((_ extract 6 6) RTL.cpu_state)))))))
(define-fun assumption.124 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvnot RTL.dbg_next)))))))))))
(define-fun assumption.125 ((RTL.instr_sub (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_branch) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_slti (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata ((_ extract 1 1) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_lw)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.mem_do_rdata ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_alu_reg_imm)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.instr_jalr (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw)))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.126 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (= (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))) (_ bv1 1))))))) (= (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.mem_state))))) (_ bv1 1))))
(define-fun assumption.127 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (= (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_branch) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))) (_ bv1 1))))))) (= (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state))))) (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn))))))))) (_ bv1 1))))
(define-fun assumption.128 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.129 ((RTL.instr_sh (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.instr_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (|RTL.cpuregs[9]| (_ BitVec 32)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_lhu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.reg_op1 (_ BitVec 32)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= (_ bv0 5) RTL.latched_rd) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= RTL.cached_insn_opcode (_ bv1203 32)))) (= ((_ extract 0 0) |RTL.cpuregs[9]|) (_ bv1 1)))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))) (= (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger) ((_ extract 7 7) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.mem_valid ((_ extract 7 7) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand ((_ extract 3 3) RTL.latched_rd) (bvand RTL.mem_valid (bvand RTL.latched_is_lh (bvnot ((_ extract 0 0) RTL.mem_state))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.decoder_pseudo_trigger (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal ((_ extract 7 7) RTL.cached_insn_opcode))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.decoder_trigger_q)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 3 3) RTL.latched_rd) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_rinst (bvand RTL.latched_is_lb (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger) ((_ extract 7 7) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.instr_jal)))) (bvand (bvnot (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid RTL.mem_do_rinst))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_sh (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger (bvnot ((_ extract 0 0) RTL.decoded_rd)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_branch RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lw) (bvand RTL.mem_do_rinst RTL.is_lbu_lhu_lw)))))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rinst RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_branch RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_sh (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvnot ((_ extract 0 0) RTL.decoded_rd)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) (bvand RTL.instr_sw (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvnot ((_ extract 0 0) RTL.decoded_rd)))))) (bvand (bvnot (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger (bvnot ((_ extract 0 0) RTL.decoded_rd)))))) (bvand (bvnot (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) (bvand (bvnot RTL.mem_valid) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.mem_valid RTL.decoder_trigger_q))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid (bvand RTL.instr_sw ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvnot ((_ extract 0 0) RTL.decoded_rd)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_slti (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_sb ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_sh) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.instr_lw) (bvand RTL.instr_slli RTL.is_lbu_lhu_lw))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) RTL.instr_sw))))) (bvand (bvnot (bvand RTL.instr_sb RTL.instr_sh)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvnot ((_ extract 1 1) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.reg_out) (bvand (bvnot RTL.latched_stalu) (bvand (bvnot ((_ extract 0 0) RTL.reg_op1)) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.latched_store RTL.decoder_trigger)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.decoded_rd)) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger ((_ extract 8 8) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger ((_ extract 3 3) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_lh (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_is_lh) (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_lw (bvand (bvnot RTL.decoder_trigger) (bvnot RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand RTL.instr_lw (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_rdata (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_andi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_srli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.instr_xori (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_ori (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_sltiu (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger ((_ extract 7 7) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_addi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_rdata (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.instr_and (bvand RTL.instr_jal (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.instr_andi (bvand RTL.instr_jal (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub))))) (bvand (bvnot (bvand RTL.instr_xor (bvand RTL.decoder_trigger_q (bvand RTL.instr_jal (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub))))) (bvand (bvnot (bvand RTL.instr_xori (bvand RTL.decoder_trigger_q (bvand RTL.instr_jal (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.instr_or (bvand RTL.instr_jal (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_jal (bvand RTL.decoder_trigger RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.instr_ori (bvand RTL.instr_jal (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand (bvand RTL.decoder_trigger RTL.instr_jal) RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.is_compare (bvand RTL.instr_jal (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub))))) (bvand (bvnot (bvand RTL.latched_branch (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lw (bvand (bvnot RTL.decoder_trigger_q) (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvnot ((_ extract 1 1) RTL.mem_state)))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn RTL.instr_jal)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_wdata (bvand RTL.latched_store (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rdata RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.instr_jal (bvnot RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.latched_store ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.latched_stalu))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_stalu (bvand RTL.mem_do_rinst (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu ((_ extract 3 3) RTL.latched_rd)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.latched_stalu))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_branch) (bvand RTL.latched_stalu (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger) (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub)))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand (bvnot RTL.is_lui_auipc_jal) RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rinst RTL.decoder_trigger_q))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.decoder_trigger_q) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_sb_sh_sw RTL.decoder_trigger_q)))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rinst RTL.instr_sb)))) (bvand (bvnot (bvand RTL.decoder_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_xor RTL.instr_sb)) (bvand (bvnot (bvand RTL.instr_xori RTL.instr_sb)) (bvand (bvnot (bvand RTL.instr_or RTL.instr_sb)) (bvand (bvnot (bvand RTL.instr_ori RTL.instr_sb)) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.mem_do_rdata RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.instr_sb RTL.instr_sw)) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_sb_sh_sw (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_jal))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_rdata RTL.dbg_valid_insn))))) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.latched_is_lh ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_is_lu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lbu (bvand (bvnot RTL.decoder_trigger_q) (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.decoder_trigger)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.130 ((RTL.instr_or (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (|RTL.cpuregs[16]| (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (|RTL.cpuregs[9]| (_ BitVec 32)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= (_ bv0 5) RTL.latched_rd) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (and (= (_ bv64 8) RTL.cpu_state) (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= RTL.cached_insn_opcode (_ bv16778419 32)))) (= (_ bv0 32) |RTL.cpuregs[16]|)) (= ((_ extract 0 0) |RTL.cpuregs[9]|) (_ bv1 1)))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))) (= (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_wordsize)) (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand (bvnot RTL.latched_stalu) (bvand RTL.dbg_valid_insn (bvand RTL.latched_is_lh (bvand RTL.instr_jal (bvand RTL.mem_do_rdata ((_ extract 4 4) RTL.latched_rd))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.mem_do_wdata) RTL.instr_srai))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid RTL.mem_do_rdata)))) (bvand (bvnot (bvand RTL.instr_lb (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvnot RTL.mem_do_wdata)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid RTL.mem_do_rdata)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.is_lbu_lhu_lw) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) RTL.instr_lbu)))))) (bvand (bvnot (bvand RTL.latched_branch (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.latched_branch (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.instr_sb) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_wdata RTL.instr_sw)))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata ((_ extract 2 2) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_rdata) RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid RTL.mem_do_rdata)))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid RTL.mem_do_rdata))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_store) (bvnot RTL.mem_do_wdata)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid RTL.dbg_valid_insn))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot RTL.is_lbu_lhu_lw) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.mem_do_wdata RTL.instr_lbu)))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_wdata RTL.instr_jal))))))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.instr_jal (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand RTL.instr_lb (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvand RTL.mem_do_wdata RTL.instr_lh)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.latched_branch (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal RTL.decoder_trigger_q)))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.mem_do_wdata) RTL.instr_srl)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.mem_valid (bvand RTL.instr_jal (bvnot ((_ extract 2 2) RTL.cached_insn_opcode))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.instr_jal (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid RTL.mem_do_rdata)))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal RTL.decoder_trigger_q))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.mem_do_wdata) RTL.instr_srl)))))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_store) (bvnot RTL.mem_do_wdata)))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.instr_jal (bvnot ((_ extract 2 2) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.mem_do_wdata RTL.instr_jal)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal RTL.decoder_trigger_q))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.instr_jal (bvnot ((_ extract 2 2) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot RTL.mem_do_wdata) RTL.instr_jal)))))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_lb (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.mem_do_wdata RTL.instr_lh)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.latched_branch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.instr_jal (bvnot ((_ extract 2 2) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.mem_do_wdata) RTL.instr_srai)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata ((_ extract 2 2) RTL.mem_rdata_q)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.instr_jal (bvnot ((_ extract 2 2) RTL.cached_insn_opcode))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) RTL.instr_jal)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_jal RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rdata RTL.instr_jal))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.mem_do_prefetch RTL.mem_do_rdata)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_wdata RTL.instr_sh))))))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.latched_store) (bvnot RTL.mem_do_prefetch))))))))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_store) (bvnot RTL.mem_do_wdata)))))))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) (bvnot RTL.mem_do_prefetch)))))))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_store) (bvnot RTL.mem_do_wdata)))))))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) (bvnot RTL.mem_do_prefetch)))))))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_store) (bvnot RTL.mem_do_wdata)))))))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.instr_bgeu (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_store) (bvnot RTL.mem_do_wdata))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_jal RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata (bvnot RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.latched_branch (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_wdata RTL.instr_jal)))))))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand RTL.instr_jal RTL.decoder_trigger_q)))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.decoder_trigger_q (bvand RTL.instr_andi RTL.instr_jal)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_jal RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand RTL.decoder_trigger_q ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.mem_do_rinst) RTL.instr_jal))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.latched_store) RTL.instr_beq)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvand RTL.instr_and (bvand (bvnot RTL.latched_store) (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_or (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvand RTL.instr_sub (bvand (bvnot RTL.latched_store) (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_bgeu (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.latched_store) RTL.instr_srli)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lbu) (bvnot RTL.instr_lhu))) RTL.is_lbu_lhu_lw))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rinst RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.latched_is_lb (bvand (bvnot RTL.mem_do_wdata) RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid RTL.mem_do_rdata)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.latched_store) RTL.instr_slt)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_xor (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_wordsize)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.latched_is_lb (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rdata RTL.instr_sw))))))) (bvand (bvnot (bvand RTL.latched_branch (bvand (bvnot RTL.is_lbu_lhu_lw) (bvand RTL.mem_do_prefetch RTL.instr_lw)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_wordsize)) (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata RTL.latched_is_lh))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn))))) (bvand (bvnot (bvand (bvnot RTL.is_lbu_lhu_lw) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) RTL.instr_lbu)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_rdata RTL.mem_do_wdata)))) (bvand (bvnot (bvand (bvnot RTL.is_lbu_lhu_lw) (bvand RTL.instr_lbu (bvnot RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.latched_store) RTL.instr_lh)))))) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_slt)) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_sltu)) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_lw)) (bvand (bvnot (bvand RTL.instr_lh RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_slti)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_is_lu (bvand RTL.mem_do_prefetch (bvnot RTL.mem_do_wdata))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.latched_branch (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_store) (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvand RTL.instr_andi (bvand (bvnot RTL.latched_store) (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata RTL.instr_jal))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_sb (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) (bvnot RTL.mem_do_wdata)))))) (bvand (bvnot (bvand RTL.instr_sb RTL.instr_sh)) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 2 2) RTL.mem_rdata_q) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lbu_lhu_lw (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.mem_do_rdata) (bvnot RTL.instr_lbu)))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.latched_branch (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.instr_sb) (bvand RTL.mem_do_wdata RTL.instr_sw)))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_wdata) RTL.dbg_valid_insn)))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.reg_out) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_lhu (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.instr_sh) (bvand RTL.mem_do_rdata RTL.instr_lh)))))))) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.cpu_state) ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_lhu (bvnot RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_prefetch (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.mem_do_rdata (bvnot RTL.mem_do_wdata)))))))) (bvand (bvnot (bvand (bvnot RTL.is_lbu_lhu_lw) (bvand RTL.instr_lhu (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_rdata ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand (bvnot ((_ extract 0 0) RTL.decoded_rs1)) ((_ extract 15 15) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_lh)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.latched_is_lh)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 6 6) RTL.cpu_state) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw ((_ extract 3 3) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_prefetch RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst RTL.instr_jal))))) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_sb)) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_sb)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_prefetch (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand RTL.mem_do_wdata ((_ extract 2 2) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal) (bvand RTL.instr_jal RTL.decoder_trigger_q))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger_q (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand RTL.decoder_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.decoder_trigger_q) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.mem_do_wdata ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rinst RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.decoder_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata RTL.instr_jal))))) (bvand (bvnot (bvand RTL.instr_sh RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.instr_sh RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_addi RTL.instr_sh)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata)))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.reg_out)))) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.131 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_sub) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))))))) (bvnot (bvand RTL.decoder_trigger (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg))))))
(define-fun assumption.132 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_and (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.133 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand RTL.instr_or (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))) (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg))))))
(define-fun assumption.134 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_ori (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.135 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_ori (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.136 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= (bvnot ((_ extract 1 1) RTL.reg_next_pc)) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_ori (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))))))) (= (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.latched_stalu (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.latched_branch RTL.is_alu_reg_imm)))))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand RTL.instr_jalr (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.instr_ori) (bvand RTL.is_alu_reg_imm ((_ extract 30 30) RTL.mem_rdata_q)))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state)))))))))))) (_ bv1 1))))
(define-fun assumption.137 ((RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_sra (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_ori (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 3 3) RTL.reg_next_pc)) (_ bv1 1))))))) (= (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot RTL.mem_valid) RTL.is_alu_reg_imm))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand (bvnot RTL.mem_valid) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_imm (bvnot ((_ extract 1 1) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand ((_ extract 2 2) RTL.reg_out) (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_valid) (bvnot RTL.mem_do_rdata)))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_imm (bvnot ((_ extract 0 0) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand (bvnot RTL.mem_valid) ((_ extract 30 30) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_valid) ((_ extract 30 30) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_bgeu (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 30 30) RTL.mem_rdata_q) ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_beq ((_ extract 30 30) RTL.mem_rdata_q))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand ((_ extract 30 30) RTL.mem_rdata_q) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.is_alu_reg_imm ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot RTL.latched_store) ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot RTL.latched_stalu) (bvand ((_ extract 3 3) RTL.reg_out) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.latched_store RTL.is_alu_reg_imm)))))))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_sw (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 14 14) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.instr_addi (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_sltiu (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvnot ((_ extract 12 12) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_xori (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_ori (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.instr_lui (bvand ((_ extract 30 30) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand RTL.instr_andi (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_alu_reg_imm)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_alu_reg_imm)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand RTL.instr_lb (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.instr_lw (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 14 14) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_lbu (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.instr_lhu (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvnot ((_ extract 12 12) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_lh (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvnot ((_ extract 12 12) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand RTL.instr_sb (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_ori RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_addi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_sltiu (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_xori (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_andi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_srli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.instr_add ((_ extract 30 30) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.instr_srl ((_ extract 30 30) RTL.mem_rdata_q)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand RTL.instr_sub (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_sltu (bvand ((_ extract 30 30) RTL.mem_rdata_q) (bvnot ((_ extract 30 30) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_xor (bvand ((_ extract 30 30) RTL.mem_rdata_q) (bvnot ((_ extract 30 30) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_or (bvand ((_ extract 30 30) RTL.mem_rdata_q) (bvnot ((_ extract 30 30) RTL.next_insn_opcode))))) (bvand (bvnot (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.instr_and ((_ extract 30 30) RTL.mem_rdata_q)))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.instr_rdcycle (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.instr_rdinstr (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.instr_rdinstrh (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.instr_rdcycleh (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_lb RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.instr_waitirq ((_ extract 30 30) RTL.mem_rdata_q)))) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.instr_slli ((_ extract 30 30) RTL.mem_rdata_q)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.instr_srai (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvnot ((_ extract 12 12) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand RTL.instr_sra (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.instr_sll ((_ extract 30 30) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand ((_ extract 3 3) RTL.cpu_state) (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand RTL.is_slti_blt_slt (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))))) (bvand (bvnot (bvand RTL.instr_slt (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 14 14) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.instr_blt (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_slti (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 14 14) RTL.mem_rdata_q))))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_imm (bvnot ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_imm ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_alu_reg_imm)) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.compressed_instr)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.138 ((RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_sb (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (|RTL.cpuregs[9]| (_ BitVec 32)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.reg_pc (_ BitVec 32)) (|RTL.cpuregs[24]| (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= (_ bv0 5) RTL.latched_rd) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (and (= (_ bv64 8) RTL.cpu_state) (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= RTL.cached_insn_opcode (_ bv25167027 32)))) (= (_ bv0 32) |RTL.cpuregs[24]|)) (= ((_ extract 0 0) |RTL.cpuregs[9]|) (_ bv1 1)))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))) (= (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger RTL.instr_jal)))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) RTL.instr_jal))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) RTL.instr_jal)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid RTL.instr_jal))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn RTL.instr_jal))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_wdata RTL.instr_jal)))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rdata RTL.instr_jal)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvand RTL.decoder_trigger RTL.instr_jal) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.instr_jal))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_branch) RTL.latched_stalu))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.mem_do_rdata RTL.instr_jal))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.mem_do_wdata)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot RTL.latched_branch) (bvnot RTL.mem_do_rdata)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.latched_store RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.mem_do_wdata)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand RTL.mem_valid RTL.mem_do_rdata)))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sb ((_ extract 0 0) RTL.mem_wordsize)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.latched_store RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.decoder_trigger_q) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvnot RTL.mem_do_wdata)))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvand RTL.decoder_trigger RTL.instr_jal) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 4 4) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 1 1) RTL.cpu_state))))))))) (bvand (bvnot (bvand ((_ extract 4 4) RTL.cpu_state) (bvand RTL.mem_do_rdata RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.is_sb_sh_sw))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_branch) ((_ extract 0 0) RTL.mem_wordsize))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot RTL.latched_branch) (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvnot RTL.mem_do_wdata))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot RTL.latched_branch) RTL.instr_jal)))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata RTL.instr_jal))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot RTL.mem_valid) ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_lh (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_lb)) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_lb)) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) (bvnot RTL.decoder_pseudo_trigger)))))) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_lbu)) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_lbu)) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_lbu)) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_branch) RTL.instr_jal))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.mem_do_wdata)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 4 4) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata ((_ extract 4 4) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_wdata RTL.instr_jal))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 4 4) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_wdata) RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata RTL.instr_jal))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 2 2) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_branch) ((_ extract 0 0) RTL.mem_wordsize)))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.latched_store RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.latched_store RTL.dbg_valid_insn))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand RTL.mem_valid RTL.mem_do_rdata)))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_wdata RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvnot RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_branch) ((_ extract 1 1) RTL.mem_wordsize)))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn))))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.decoder_trigger_q) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) RTL.latched_branch))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand (bvnot RTL.latched_branch) ((_ extract 4 4) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_wdata) RTL.dbg_valid_insn))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_branch RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.is_lbu_lhu_lw) (bvand RTL.instr_lbu (bvnot RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.instr_jal (bvnot RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_wdata) RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand RTL.mem_do_wdata RTL.instr_jal)))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot RTL.latched_branch) RTL.instr_jal)))))))) (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand RTL.mem_do_rdata RTL.instr_jal))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.139 ((RTL.instr_lh (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (|RTL.cpuregs[8]| (_ BitVec 32)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_and (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (|RTL.cpuregs[9]| (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= (_ bv0 5) RTL.latched_rd) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (and (= (_ bv64 8) RTL.cpu_state) (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= RTL.cached_insn_opcode (_ bv8389811 32)))) (= (_ bv0 32) |RTL.cpuregs[8]|)) (= ((_ extract 0 0) |RTL.cpuregs[9]|) (_ bv1 1)))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))) (= (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_wordsize)) (bvand RTL.dbg_valid_insn RTL.latched_is_lb))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.is_sb_sh_sw (bvand RTL.instr_bge (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_sb)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger_q) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger_q)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.mem_do_rinst) RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_wordsize)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.latched_store RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.mem_do_rdata (bvand RTL.mem_valid (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.mem_do_rinst) RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.latched_is_lu) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvnot RTL.latched_is_lb)))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_prefetch (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rinst) RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_wordsize))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.mem_do_wdata (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger_q))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_wordsize))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.latched_is_lu) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvnot RTL.latched_is_lb))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_jal (bvand RTL.latched_store (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_store RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn RTL.instr_sb)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_branch (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.latched_branch (bvand (bvnot RTL.latched_store) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.decoder_trigger_q (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_jal (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.latched_store (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_lw (bvand (bvnot RTL.instr_sb) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_sh))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_bge (bvand RTL.latched_branch (bvand (bvnot RTL.latched_store) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_sb)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.latched_store) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_wordsize))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_lbu (bvand RTL.decoder_trigger (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) RTL.instr_sh)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvand RTL.mem_do_prefetch (bvand RTL.instr_sll ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_slli (bvand (bvnot RTL.instr_sh) (bvnot RTL.is_lb_lh_lw_lbu_lhu))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_and (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_add (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvand RTL.mem_do_prefetch (bvand RTL.instr_bne (bvand (bvnot RTL.instr_sh) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_bge (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_sltu (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_beq (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_wdata (bvand RTL.instr_jal (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rinst) RTL.decoder_trigger_q))))) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_rdata (bvand (bvand RTL.decoder_trigger RTL.instr_jal) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 2 2) RTL.mem_rdata_q) ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal) (bvand RTL.instr_lui (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.decoder_trigger))))) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_lw)) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_lw)) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_lw)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_lw)) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_wordsize)))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.latched_is_lu) (bvand (bvnot RTL.latched_is_lh) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.latched_is_lh RTL.decoder_trigger_q))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_lh (bvand RTL.decoder_pseudo_trigger (bvnot RTL.latched_is_lh))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.latched_is_lu RTL.decoder_trigger_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand RTL.instr_lhu (bvand RTL.mem_do_prefetch (bvand ((_ extract 2 2) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_valid) (bvand RTL.decoder_trigger RTL.instr_jal))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 2 2) RTL.mem_rdata_q) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger ((_ extract 2 2) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_slli RTL.instr_lhu)) (bvand (bvnot (bvand RTL.instr_sll RTL.instr_lhu)) (bvand (bvnot (bvand (bvnot RTL.instr_lbu) (bvand RTL.instr_lh (bvand RTL.mem_do_prefetch (bvand RTL.mem_do_rinst RTL.is_lbu_lhu_lw))))) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_lhu)) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_slt)) (bvand (bvnot (bvand RTL.instr_lhu RTL.instr_sltu)) (bvand (bvnot (bvand RTL.instr_or RTL.instr_lhu)) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_lw)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.latched_is_lu) (bvand (bvnot RTL.latched_is_lh) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn RTL.decoder_trigger))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.instr_lhu (bvand RTL.mem_do_prefetch (bvand RTL.mem_do_rinst (bvnot RTL.is_lbu_lhu_lw))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_lhu (bvand RTL.decoder_trigger (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rdata (bvand RTL.mem_valid (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_rinst) RTL.dbg_valid_insn))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.decoder_trigger))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvand RTL.mem_do_prefetch (bvand RTL.instr_bgeu (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.latched_store) (bvand RTL.decoder_pseudo_trigger RTL.instr_sh)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.latched_branch (bvand (bvnot RTL.latched_store) (bvand RTL.instr_sh (bvnot ((_ extract 0 0) RTL.mem_wordsize))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.mem_do_rinst) RTL.instr_auipc)))) (bvand (bvnot (bvand RTL.instr_lb (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) RTL.instr_sw)))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_blt (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvand RTL.mem_do_prefetch (bvand RTL.instr_xor ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) RTL.instr_addi)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_sra (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.decoder_pseudo_trigger RTL.instr_sb)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 1 1) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 2 2) RTL.mem_rdata_q)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_ori (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot (bvand RTL.instr_sltiu (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_andi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.reg_out) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.reg_pc))))) (bvand (bvnot (bvand RTL.instr_xori (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_srli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn RTL.decoder_trigger))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.is_sb_sh_sw (bvand RTL.dbg_valid_insn ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger ((_ extract 2 2) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.instr_auipc (bvnot RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_sb RTL.instr_sh)) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_sb)) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.is_lui_auipc_jal) RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.decoder_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn RTL.is_lb_lh_lw_lbu_lhu)))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.decoder_trigger_q (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.latched_store RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_lhu)) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_lb)) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_lb)) (bvand (bvnot (bvand RTL.instr_lb (bvand (bvnot RTL.decoder_trigger_q) RTL.is_lbu_lhu_lw))) (bvand (bvnot (bvand RTL.instr_lb (bvand RTL.is_sb_sh_sw RTL.is_lbu_lhu_lw))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lbu)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lw)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lhu)) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_lw)) (bvand (bvnot (bvand RTL.instr_lbu (bvand (bvnot RTL.decoder_trigger_q) (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_alu_reg_reg)) (bvand (bvnot (bvand RTL.latched_is_lu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_is_lh ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lhu) (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.instr_lw) RTL.is_lbu_lhu_lw)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_is_lh (bvand (bvnot ((_ extract 1 1) RTL.mem_wordsize)) (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand (bvnot RTL.mem_do_rinst) RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_lbu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.140 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger))))
(define-fun assumption.141 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch (bvand (bvnot RTL.do_waitirq) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger))))
(define-fun assumption.142 ((RTL.instr_setq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (|RTL.cpuregs[9]| (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_jal (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= (_ bv0 5) RTL.latched_rd) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= ((_ extract 0 0) |RTL.cpuregs[9]|) (_ bv1 1)))))))))))))))) (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= RTL.next_insn_opcode (_ bv1203 32)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))) (= (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn ((_ extract 2 2) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_retirq)) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.instr_or RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_and RTL.is_sll_srl_sra)) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand ((_ extract 2 2) RTL.latched_rd) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 9 9) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand (bvnot RTL.latched_store) RTL.latched_branch))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.mem_do_rdata) ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvand RTL.latched_store (bvnot RTL.latched_branch)) ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 2 2) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 3 3) RTL.decoded_rd) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 10 10) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.decoded_rd) (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvnot ((_ extract 4 4) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.latched_rd) (bvand RTL.mem_do_rinst (bvand RTL.instr_jal (bvand ((_ extract 6 6) RTL.cpu_state) (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvnot ((_ extract 9 9) RTL.mem_rdata_q))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) (bvnot RTL.mem_do_rdata))))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.decoded_rd) (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvnot ((_ extract 8 8) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 2 2) RTL.decoded_rd) (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvnot ((_ extract 9 9) RTL.mem_rdata_q))))))) (bvand (bvnot RTL.do_waitirq) (bvand (bvnot (bvand ((_ extract 4 4) RTL.latched_rd) (bvand RTL.mem_do_rinst (bvand ((_ extract 6 6) RTL.cpu_state) (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 11 11) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand (bvnot RTL.latched_store) RTL.latched_branch)))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 4 4) RTL.decoded_rd) (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvnot ((_ extract 11 11) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_stalu) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.dbg_valid_insn (bvand RTL.latched_store ((_ extract 0 0) RTL.reg_out))))))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 2 2) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_slti (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.143 ((RTL.mem_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.reg_next_pc (_ BitVec 32)) (|RTL.cpuregs[9]| (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (|RTL.cpuregs[16]| (_ BitVec 32)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= (_ bv0 5) RTL.latched_rd) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv0 32) |RTL.cpuregs[16]|)) (= ((_ extract 0 0) |RTL.cpuregs[9]|) (_ bv1 1)))))))))))))))) (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= RTL.next_insn_opcode (_ bv16778419 32)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))) (= (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 7 7) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) ((_ extract 7 7) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.instr_slt RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_slti RTL.is_slli_srli_srai)) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand RTL.mem_do_rdata (bvnot ((_ extract 7 7) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot RTL.instr_blt) (bvand RTL.mem_do_prefetch RTL.is_slti_blt_slt)))))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.144 ((RTL.dbg_next (_ BitVec 1)) (|RTL.cpuregs[16]| (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (|RTL.cpuregs[9]| (_ BitVec 32)) (RTL.instr_andi (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv0 32) |RTL.cpuregs[16]|)) (= ((_ extract 0 0) |RTL.cpuregs[9]|) (_ bv1 1))))))))) (= (_ bv3 2) ((_ extract 1 0) RTL.latched_rd))))))))) (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= RTL.next_insn_opcode (_ bv16778419 32)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))) (= (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand (bvand RTL.decoder_trigger RTL.instr_jal) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 7 7) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 0 0) RTL.latched_rd)) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_sltu (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.instr_andi (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.decoder_trigger RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.instr_timer (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand (bvnot RTL.instr_lui) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.instr_auipc) RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 2 2) RTL.cpu_state) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand RTL.instr_jal RTL.compressed_instr)) (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.145 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_add (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.146 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_xor (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.147 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_or (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.148 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_add (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.149 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_xor (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))))))) (= (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))) (_ bv1 1))))
(define-fun assumption.150 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.reg_pc (_ BitVec 32)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_or (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))))))) (= (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))) (_ bv1 1))))
(define-fun assumption.151 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.reg_pc (_ BitVec 32)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_add (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))))))) (= (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.compressed_instr))) (_ bv1 1))))
(define-fun assumption.152 ((RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_and (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= ((_ extract 3 3) RTL.reg_next_pc) (_ bv1 1))))))) (= (bvand (bvnot (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.latched_branch (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 1 1) RTL.reg_out) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 12 12) RTL.next_insn_opcode))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_reg))) (bvand (bvnot (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_reg))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_reg))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_reg))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_rdata_q)) (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_reg))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_rdata_q)) (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 2 2) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst ((_ extract 3 3) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand RTL.instr_jalr (bvand RTL.mem_do_prefetch RTL.dbg_valid_insn)))))))))))))))) (_ bv1 1))))
(define-fun assumption.153 ((RTL.instr_sltu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sltu (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))) (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_reg RTL.is_alu_reg_imm))))))
(define-fun assumption.154 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))))
(define-fun assumption.155 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sltiu (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.156 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sltiu (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.157 ((RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sltiu (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))))))) (= (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.compressed_instr))) (_ bv1 1))))
(define-fun assumption.158 ((RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.reg_op1 (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= (bvnot ((_ extract 1 1) RTL.reg_next_pc)) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sltiu (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))))))) (= (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand ((_ extract 1 1) RTL.reg_out) (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.latched_branch RTL.latched_stalu))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 2 2) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.reg_out) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.latched_branch (bvand RTL.latched_stalu (bvnot ((_ extract 1 1) RTL.reg_op1)))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.mem_do_rinst ((_ extract 3 3) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand RTL.instr_jal RTL.is_alu_reg_imm))))))))))))) (_ bv1 1))))
(define-fun assumption.159 ((RTL.instr_lb (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_getq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sltiu (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= ((_ extract 3 3) RTL.reg_next_pc) (_ bv1 1))))))) (= (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvnot ((_ extract 12 12) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_valid) (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.mem_do_prefetch (bvnot RTL.mem_do_rinst)))) (bvand (bvnot (bvand RTL.instr_lw (bvand (bvnot RTL.mem_valid) (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_xori (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.latched_store) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.is_alu_reg_imm (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvnot ((_ extract 12 12) RTL.next_insn_opcode))))))))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_ori (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_alu_reg_imm)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_alu_reg_imm)) (bvand (bvnot (bvand RTL.instr_addi (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_or (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_sw (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_lbu (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_sb (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_lb (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_lh (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvnot ((_ extract 12 12) RTL.next_insn_opcode))))))))))))))) (bvand (bvnot (bvand RTL.instr_lw (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 12 12) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_sh (bvand RTL.is_slli_srli_srai (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_sltiu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_bgeu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.instr_slli (bvnot ((_ extract 12 12) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_add RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sltu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_and RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_andi RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_andi RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sb RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sw RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_addi RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.mem_do_prefetch (bvnot RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 4 4) RTL.mem_rdata_q))))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_bne (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_bne RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_beq RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_beq RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_bge (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_alu_reg_imm)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand RTL.instr_sll (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_and RTL.is_sll_srl_sra)) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.instr_sltu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_rdinstr (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_rdinstrh (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_rdcycleh (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_rdcycle (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.is_sb_sh_sw (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand ((_ extract 4 4) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvnot ((_ extract 12 12) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand RTL.instr_waitirq (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand RTL.instr_or RTL.is_slli_srli_srai)) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvnot ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 4 4) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 3 3) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.is_slti_blt_slt (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_slti (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_slti (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_blt (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_slt (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.latched_store ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 2 2) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_alu_reg_imm)) (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.160 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_addi (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.161 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_addi (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.162 ((RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_addi (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))))))) (= (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))) (_ bv1 1))))
(define-fun assumption.163 ((RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= (bvnot ((_ extract 1 1) RTL.reg_next_pc)) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_addi (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))))))) (= (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand ((_ extract 1 1) RTL.reg_out) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.latched_branch RTL.is_alu_reg_imm)))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_imm (bvnot ((_ extract 0 0) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand RTL.is_compare (bvand RTL.instr_jalr (bvand RTL.is_alu_reg_imm (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub))))))))))))) (_ bv1 1))))
(define-fun assumption.164 ((RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.reg_op2 (_ BitVec 32)) (RTL.instr_bne (_ BitVec 1)) (RTL.reg_op1 (_ BitVec 32)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_addi (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= ((_ extract 3 3) RTL.reg_next_pc) (_ bv1 1))))))) (= (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand (bvnot RTL.mem_valid) RTL.is_alu_reg_imm))))) (bvand (bvnot (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot RTL.mem_valid) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.instr_retirq ((_ extract 5 5) RTL.next_insn_opcode)))) (bvand (bvnot (bvand (bvnot RTL.latched_stalu) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand RTL.latched_store RTL.latched_branch)))))) (bvand (bvnot (bvand RTL.is_sltiu_bltu_sltu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.instr_sltu) (bvand (bvnot RTL.instr_bltu) ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_beq (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 30 30) RTL.reg_op1)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 30 30) RTL.reg_op2) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))))))) (bvand (bvnot (bvand (bvnot RTL.latched_stalu) (bvand RTL.mem_do_prefetch (bvand RTL.latched_branch (bvnot RTL.mem_do_rinst))))) (bvand (bvnot (bvand RTL.is_slti_blt_slt (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_slt) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.mem_valid) ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.latched_store) RTL.mem_do_rinst)))) (bvand (bvnot (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.mem_valid) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.instr_jalr ((_ extract 5 5) RTL.next_insn_opcode)))) (bvand (bvnot (bvand ((_ extract 26 26) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 26 26) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) RTL.decoder_trigger))))) (bvand (bvnot (bvand ((_ extract 26 26) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 26 26) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand RTL.latched_store RTL.mem_do_rdata))))) (bvand (bvnot (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.is_sltiu_bltu_sltu) (bvand (bvnot RTL.is_slti_blt_slt) (bvand (bvnot RTL.instr_bge) (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.mem_valid) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bgeu) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state)))))))))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.latched_branch) RTL.mem_do_rinst)))) (bvand (bvnot (bvand (bvnot RTL.instr_beq) (bvand (bvnot RTL.instr_bge) (bvand (bvnot RTL.instr_sltiu) (bvand (bvnot RTL.instr_slti) (bvand (bvnot RTL.instr_blt) (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.instr_sltu) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot RTL.instr_bne) (bvand (bvnot RTL.instr_bgeu) (bvnot RTL.instr_bltu)))))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand (bvnot RTL.latched_stalu) (bvand ((_ extract 2 2) RTL.reg_out) (bvand RTL.decoder_trigger (bvand RTL.latched_store (bvnot RTL.decoder_pseudo_trigger)))))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.instr_jal ((_ extract 5 5) RTL.next_insn_opcode)))) (bvand (bvnot (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand ((_ extract 30 30) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_valid) ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand ((_ extract 30 30) RTL.mem_rdata_q) (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 26 26) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 26 26) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_store) (bvnot RTL.mem_do_rinst))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand (bvnot ((_ extract 28 28) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 28 28) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot ((_ extract 28 28) RTL.next_insn_opcode)) (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 28 28) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.mem_valid) ((_ extract 31 31) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 31 31) RTL.mem_rdata_q) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand (bvnot RTL.instr_jalr) (bvand RTL.dbg_valid_insn (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.instr_sh (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvand RTL.instr_lhu (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_lbu ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand RTL.instr_bge (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_lb ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_sra (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_lw (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvand RTL.instr_lh (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvand RTL.instr_bltu (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_beq (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvand RTL.instr_bne (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvand RTL.instr_bgeu (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 31 31) RTL.mem_rdata_q) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.trap (bvnot ((_ extract 7 7) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand RTL.instr_lui ((_ extract 31 31) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_alu_reg_imm)) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand RTL.instr_sltiu ((_ extract 31 31) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand RTL.instr_andi ((_ extract 31 31) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_slli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_srli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_add (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvnot ((_ extract 31 31) RTL.next_insn_opcode))))) (bvand (bvnot (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand RTL.instr_sltu ((_ extract 31 31) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand RTL.instr_or ((_ extract 31 31) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand RTL.instr_and ((_ extract 31 31) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand RTL.instr_slt ((_ extract 31 31) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_slti RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sw RTL.is_slli_srli_srai)) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu))))) (bvand (bvnot (bvand RTL.instr_xor RTL.is_slli_srli_srai)) (bvand (bvnot (bvand (bvnot ((_ extract 30 30) RTL.reg_op1)) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.instr_bge (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand ((_ extract 30 30) RTL.reg_op2) (bvand (bvnot RTL.instr_bne) (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rdata) ((_ extract 31 31) RTL.reg_op1))))))))))))))) (bvand (bvnot (bvand RTL.instr_sll (bvnot RTL.is_sll_srl_sra))) (bvand (bvnot (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.instr_retirq) (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.instr_slt RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sltu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand (bvnot RTL.instr_jalr) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.instr_retirq) (bvand ((_ extract 31 31) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_state)))))))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_alu_reg_imm)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.instr_retirq) (bvand ((_ extract 31 31) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.instr_srl (bvnot RTL.is_sll_srl_sra))) (bvand (bvnot (bvand RTL.instr_and RTL.is_slli_srli_srai)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_do_rdata) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand RTL.instr_jal ((_ extract 31 31) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand RTL.instr_jalr (bvand ((_ extract 31 31) RTL.mem_rdata_q) RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot RTL.do_waitirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 30 30) RTL.mem_rdata_q)) (bvand RTL.instr_rdinstr ((_ extract 31 31) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 30 30) RTL.mem_rdata_q)) (bvand RTL.instr_rdcycleh ((_ extract 31 31) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 30 30) RTL.mem_rdata_q)) (bvand RTL.instr_rdinstrh ((_ extract 31 31) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_rdcycleh RTL.instr_rdinstr)) (bvand (bvnot (bvand RTL.instr_rdcycle (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvnot ((_ extract 30 30) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand RTL.instr_waitirq ((_ extract 31 31) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.instr_sra (bvnot RTL.is_sll_srl_sra))) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvnot RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.compressed_instr))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_alu_reg_imm)) (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.165 ((RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_timer (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.cached_insn_opcode (_ BitVec 32)) (|RTL.cpuregs[9]| (_ BitVec 32)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (|RTL.cpuregs[12]| (_ BitVec 32)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.reg_pc (_ BitVec 32)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= (_ bv0 5) RTL.latched_rd) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (and (= (_ bv64 8) RTL.cpu_state) (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= RTL.cached_insn_opcode (_ bv12584115 32)))) (= (_ bv0 32) |RTL.cpuregs[12]|)) (= ((_ extract 0 0) |RTL.cpuregs[9]|) (_ bv1 1)))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))) (= (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) RTL.instr_jal)))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger RTL.instr_jal)))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_jal ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.instr_jal (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand RTL.instr_jal ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_jal ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_jal (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand RTL.instr_jal ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.latched_store (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_lhu (bvand RTL.mem_do_rinst (bvnot RTL.is_lbu_lhu_lw))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.instr_lh (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.latched_store (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.latched_is_lb (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger RTL.instr_jal))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.latched_store (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_sb_sh_sw)))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_branch) (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn RTL.instr_jal))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger RTL.instr_jal))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.latched_is_lu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.latched_store (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger RTL.instr_jal))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.latched_store (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.latched_store (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_lhu ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.latched_is_lh (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_pseudo_trigger (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_rdata_q)) (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_jal))) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_slt)) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.trap ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_addi RTL.instr_lhu)) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.instr_sh (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_prefetch RTL.mem_do_rinst))))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.instr_jal ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.latched_store RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.instr_jal ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_lhu (bvand RTL.instr_jal (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.decoder_trigger) RTL.instr_jal))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_jal))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.mem_do_rinst) RTL.instr_jal)))))) (bvand (bvnot (bvand RTL.latched_store ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_lbu (bvand RTL.is_sb_sh_sw (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_sb)) (bvand (bvnot (bvand RTL.instr_lbu (bvand RTL.instr_jal (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.latched_store (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_rinst (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_lbu (bvand RTL.instr_jal (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_lbu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.instr_lbu (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.latched_store ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_lh)) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvand RTL.latched_store (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.instr_lhu (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_trigger))) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.166 ((RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.reg_op1 (_ BitVec 32)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_bltu (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_next (_ BitVec 1)) (|RTL.cpuregs[9]| (_ BitVec 32)) (RTL.instr_slti (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.decoded_rs1 (_ BitVec 5)) (|RTL.cpuregs[28]| (_ BitVec 32)) (|RTL.cpuregs[6]| (_ BitVec 32)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= (_ bv0 5) RTL.latched_rd) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (and (= (_ bv64 8) RTL.cpu_state) (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= RTL.cached_insn_opcode (_ bv29361331 32)))) (= (_ bv0 32) |RTL.cpuregs[28]|)) (= ((_ extract 0 0) |RTL.cpuregs[9]|) (_ bv1 1)))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))) (= (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_lhu (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_lh ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_lh (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_sh (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata RTL.instr_jal))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_rinst (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger_q (bvand RTL.instr_jal ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.decoder_pseudo_trigger RTL.instr_jal)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.latched_store (bvand RTL.decoder_pseudo_trigger RTL.instr_jal)))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_jal ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger_q (bvand RTL.instr_jal ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.latched_store) (bvand RTL.decoder_pseudo_trigger RTL.instr_jal)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_rinst (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_sb_sh_sw))))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_slti (bvand (bvnot RTL.mem_do_prefetch) RTL.is_sb_sh_sw))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_sb_sh_sw))))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_lui (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.is_lui_auipc_jal))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_jal ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 1 1) RTL.cpu_state)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.instr_jal (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand RTL.instr_jal ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.decoded_rs1)) (bvand ((_ extract 1 1) RTL.decoded_rs1) (bvand ((_ extract 2 2) RTL.decoded_rs1) (bvand (bvnot ((_ extract 3 3) RTL.decoded_rs1)) (bvand (bvnot ((_ extract 4 4) RTL.decoded_rs1)) (bvand RTL.instr_sb (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) |RTL.cpuregs[6]|)) (bvand ((_ extract 0 0) RTL.reg_op1) ((_ extract 1 1) RTL.mem_state))))))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.decoded_rs1)) (bvand ((_ extract 1 1) RTL.decoded_rs1) (bvand ((_ extract 2 2) RTL.decoded_rs1) (bvand (bvnot ((_ extract 3 3) RTL.decoded_rs1)) (bvand (bvnot ((_ extract 4 4) RTL.decoded_rs1)) (bvand RTL.instr_sb (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) |RTL.cpuregs[6]|)) (bvand ((_ extract 0 0) RTL.reg_op1) ((_ extract 1 1) RTL.mem_state))))))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.latched_stalu (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.latched_store RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot RTL.latched_store) RTL.is_sb_sh_sw))))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_prefetch RTL.instr_bgeu)))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_prefetch RTL.instr_bltu)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.latched_is_lh (bvand RTL.instr_lbu (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_lw ((_ extract 0 0) RTL.mem_state)))))))))))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.instr_sb (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_sb (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata)))))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.decoder_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.mem_state))))))))))))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lbu) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_bne RTL.is_lbu_lhu_lw)))))) (bvand (bvnot (bvand RTL.instr_beq (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lbu) (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_lbu_lhu_lw)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_xori (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lbu) (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_lbu_lhu_lw)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_slli (bvand RTL.latched_is_lu (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lbu) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 1 1) RTL.mem_state)))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_slli (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lbu) (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_lbu_lhu_lw)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_add (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lbu) (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_lbu_lhu_lw)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_sll (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_prefetch RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_srai (bvand RTL.is_sb_sh_sw RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.instr_add (bvand RTL.is_sb_sh_sw RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.instr_sll (bvand RTL.is_sb_sh_sw RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.is_sb_sh_sw RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_slt (bvand RTL.is_sb_sh_sw RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.dbg_valid_insn (bvand RTL.latched_store RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_lw (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.latched_is_lh (bvand (bvnot RTL.instr_lh) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_lbu (bvand (bvnot RTL.is_lbu_lhu_lw) ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.latched_is_lh (bvand RTL.instr_lbu (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_is_lb) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) RTL.instr_lb))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.latched_is_lh (bvand RTL.mem_do_wdata (bvand RTL.instr_lb RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand RTL.instr_jal ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot RTL.mem_valid) (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger RTL.instr_jal))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_valid) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.decoder_pseudo_trigger ((_ extract 2 2) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger_q (bvand RTL.instr_jal ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.instr_sb (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_sb (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_sb (bvand RTL.mem_do_wdata (bvand (bvnot RTL.latched_store) ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger RTL.instr_jal))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.instr_lbu (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_sh ((_ extract 2 2) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.instr_xori RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_and RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_andi RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_or RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_ori RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_sh)) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.dbg_valid_insn (bvand RTL.latched_store RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.instr_jal)))) (bvand (bvnot (bvand RTL.instr_xor (bvand RTL.decoder_trigger_q (bvand RTL.instr_jal (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.instr_jal)))) (bvand (bvnot (bvand RTL.instr_xori (bvand RTL.decoder_trigger_q (bvand RTL.instr_jal (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub))))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.instr_jal)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.latched_stalu (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.latched_stalu (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_store ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_store ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand RTL.dbg_valid_insn RTL.latched_is_lh)))) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_lh)) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.decoder_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand RTL.instr_lbu (bvand RTL.instr_jal (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.instr_lw (bvand RTL.instr_jal (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_sb_sh_sw)))))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.instr_auipc (bvnot RTL.is_lui_auipc_jal)))) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lbu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_lhu)) (bvand (bvnot (bvand RTL.instr_lb RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_rinst (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_jal ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.decoder_trigger_q (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.mem_state))))))))))))) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.latched_store) RTL.mem_do_wdata)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.167 ((RTL.instr_srli (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_lh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (|RTL.cpuregs[20]| (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (|RTL.cpuregs[9]| (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= (_ bv0 5) RTL.latched_rd) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (and (= (_ bv64 8) RTL.cpu_state) (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= RTL.cached_insn_opcode (_ bv20972723 32)))) (= (_ bv0 32) |RTL.cpuregs[20]|)) (= ((_ extract 0 0) |RTL.cpuregs[9]|) (_ bv1 1)))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))) (= (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_jal (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand ((_ extract 7 7) RTL.cached_insn_opcode) (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 2 2) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand ((_ extract 7 7) RTL.cached_insn_opcode) (bvand RTL.mem_valid (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.decoder_trigger) (bvnot ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.mem_valid (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 2 2) RTL.cached_insn_opcode))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger) (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn RTL.instr_jal))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_prefetch (bvand RTL.dbg_valid_insn (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_valid) RTL.mem_do_rdata)))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) RTL.instr_jal)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_store) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.latched_is_lh (bvnot ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid RTL.instr_jal)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_store) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger RTL.instr_jal))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.decoder_trigger RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn RTL.is_sb_sh_sw)))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger_q)))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.decoder_trigger) (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.decoder_trigger) RTL.instr_jal))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.decoder_trigger) RTL.instr_jal))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.latched_store RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.latched_store RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger RTL.instr_waitirq))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state)))))))))) (bvand (bvnot (bvand RTL.instr_lbu (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 2 2) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_lb ((_ extract 2 2) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvnot ((_ extract 0 0) RTL.decoded_rd)))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.dbg_valid_insn (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_valid) RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn RTL.instr_jal)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_branch) (bvand RTL.instr_jal RTL.decoder_trigger_q)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.latched_branch RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger RTL.instr_jal))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_store (bvand RTL.is_sll_srl_sra (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) RTL.instr_lb)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn RTL.is_sb_sh_sw))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.latched_branch (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.latched_branch RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid RTL.mem_do_rdata)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot RTL.mem_valid) ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_valid) ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger RTL.instr_jal))))) (bvand (bvnot (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.instr_sb) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.instr_maskirq (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 7 7) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.instr_addi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.latched_branch RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.latched_branch (bvand (bvnot RTL.latched_store) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.latched_branch (bvand (bvnot RTL.latched_store) RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.decoder_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand RTL.instr_lhu (bvand RTL.decoder_trigger (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.decoder_trigger) RTL.instr_jal))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_lh (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvnot ((_ extract 0 0) RTL.decoded_rd)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_jal (bvand RTL.mem_valid (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_lhu (bvand RTL.instr_jal (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_rdata) RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_prefetch (bvand RTL.latched_store (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.instr_lh RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_lh)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.latched_store RTL.mem_do_prefetch))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvand (bvnot (bvand RTL.instr_lhu (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 2 2) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_lh (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_lw)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.instr_jal (bvnot RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn RTL.is_sb_sh_sw))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.decoder_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn RTL.is_lb_lh_lw_lbu_lhu)))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_lb)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_lb)) (bvand (bvnot (bvand RTL.decoder_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.is_sb_sh_sw (bvand RTL.dbg_valid_insn ((_ extract 2 2) RTL.mem_rdata_q)))))))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.dbg_valid_insn ((_ extract 4 4) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.168 ((RTL.instr_lui (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_sub (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (|RTL.cpuregs[4]| (_ BitVec 32)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_op1 (_ BitVec 32)) (|RTL.cpuregs[9]| (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_srai (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.reg_op2 (_ BitVec 32)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_beq (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jal (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= (_ bv0 5) RTL.latched_rd) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (and (= (_ bv64 8) RTL.cpu_state) (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= RTL.cached_insn_opcode (_ bv4195507 32)))) (= (_ bv0 32) |RTL.cpuregs[4]|)) (= ((_ extract 0 0) |RTL.cpuregs[9]|) (_ bv1 1)))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))) (= (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_do_prefetch))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_sb)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_lbu (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) ((_ extract 7 7) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand RTL.instr_sb (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.decoder_trigger_q) ((_ extract 7 7) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.decoder_trigger_q ((_ extract 7 7) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_lbu (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid (bvnot RTL.decoder_trigger))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.mem_do_prefetch RTL.instr_sb))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_sb))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_sb ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.instr_jal (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.decoder_trigger) (bvnot RTL.decoder_trigger_q)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.decoder_trigger) RTL.instr_jal)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid RTL.instr_jal))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.instr_jal ((_ extract 7 7) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid (bvnot RTL.decoder_trigger))))))) (bvand (bvnot (bvand RTL.latched_is_lb (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.instr_jal)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) ((_ extract 7 7) RTL.cached_insn_opcode)))))))))) (bvand (bvnot (bvand RTL.latched_is_lb (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger_q (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.decoder_trigger_q) ((_ extract 7 7) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.decoder_trigger) (bvnot RTL.decoder_trigger_q)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.decoder_trigger) RTL.instr_jal)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 7 7) RTL.cached_insn_opcode) (bvand RTL.latched_store (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.instr_jal))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_store (bvnot RTL.mem_do_prefetch))))))))) (bvand (bvnot (bvand (bvnot RTL.is_lbu_lhu_lw) (bvand RTL.instr_lhu (bvnot RTL.decoder_trigger_q)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.instr_sb)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_sh) ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand RTL.latched_is_lu (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) RTL.decoder_trigger_q)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.instr_lbu RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_trigger_q ((_ extract 7 7) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvnot ((_ extract 0 0) RTL.mem_state))))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvnot ((_ extract 0 0) RTL.mem_state))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_jal ((_ extract 0 0) RTL.reg_op1))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.decoder_trigger_q) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_jal (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.decoder_trigger_q ((_ extract 7 7) RTL.next_insn_opcode))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_jal (bvand RTL.mem_valid (bvnot ((_ extract 0 0) RTL.mem_state)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) RTL.decoder_trigger_q)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.reg_op1)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.decoder_trigger ((_ extract 7 7) RTL.next_insn_opcode)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid RTL.decoder_trigger)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.decoder_trigger ((_ extract 7 7) RTL.next_insn_opcode)))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.mem_do_prefetch RTL.instr_sh))))) (bvand (bvnot (bvand RTL.instr_bgeu (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_do_prefetch))))) (bvand (bvnot (bvand RTL.instr_srl (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_do_prefetch))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_branch) RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.latched_store RTL.decoder_trigger_q))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_lw))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_sh))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.mem_do_prefetch RTL.instr_sh))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_sw (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_do_prefetch))))) (bvand (bvnot (bvand RTL.instr_xor (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_sra))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_sra (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid RTL.mem_do_prefetch)))))) (bvand (bvnot (bvand RTL.instr_srl (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_bltu))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_bltu)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_bltu))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_bltu (bvand RTL.mem_valid (bvnot RTL.decoder_trigger))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_bltu (bvand RTL.mem_valid (bvand RTL.latched_store RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_bge (bvand RTL.mem_valid RTL.mem_do_prefetch))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_lb))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_valid) RTL.decoder_trigger_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand RTL.instr_lbu (bvand (bvnot RTL.mem_valid) RTL.mem_do_prefetch)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger RTL.decoder_trigger_q))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_lw (bvand RTL.mem_valid (bvand RTL.latched_store RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_bge))))) (bvand (bvnot (bvand RTL.instr_or (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand RTL.instr_sh ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_sh))))) (bvand (bvnot (bvand RTL.instr_xor (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_bge (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.instr_add (bvnot RTL.instr_sb)))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_sra))))) (bvand (bvnot (bvand RTL.instr_srl (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_sw (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_sltu (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_do_prefetch))))) (bvand (bvnot (bvand RTL.instr_xor (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.instr_srl (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.instr_or (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_do_prefetch))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_blt (bvand RTL.mem_valid RTL.mem_do_prefetch))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_lw (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid (bvnot RTL.decoder_trigger)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_bltu)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_slli (bvand RTL.mem_valid (bvand (bvnot RTL.decoder_trigger) (bvnot RTL.instr_sh)))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_sll (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvand (bvnot RTL.decoder_trigger) (bvnot RTL.instr_sh)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_sra (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_sub (bvand RTL.mem_valid (bvand (bvnot RTL.decoder_trigger) (bvnot RTL.instr_sb)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_bltu (bvand RTL.mem_valid RTL.mem_do_prefetch))))) (bvand (bvnot (bvand RTL.instr_xor (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_sltu (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_bltu (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_sll (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger (bvnot RTL.instr_sh))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_bge (bvand RTL.mem_valid RTL.mem_do_prefetch))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_srl (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_xor (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid RTL.mem_do_prefetch)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_and (bvand RTL.mem_valid RTL.mem_do_prefetch))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_sra)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_bge)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_lb (bvand RTL.mem_valid (bvand RTL.latched_store RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_lbu))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand RTL.instr_lbu (bvand (bvnot RTL.mem_valid) RTL.mem_do_prefetch))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu)))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger_q ((_ extract 7 7) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.decoder_trigger ((_ extract 7 7) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_prefetch ((_ extract 7 7) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.mem_do_prefetch (bvnot RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand RTL.instr_lhu (bvand (bvnot RTL.mem_valid) RTL.mem_do_prefetch)))))) (bvand (bvnot (bvand RTL.instr_lhu RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid RTL.mem_do_prefetch))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.latched_store RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand RTL.instr_lh (bvand (bvnot RTL.mem_valid) RTL.mem_do_prefetch)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand RTL.instr_lw (bvand (bvnot RTL.mem_valid) RTL.mem_do_prefetch)))))) (bvand (bvnot (bvand RTL.is_lbu_lhu_lw (bvand RTL.mem_do_rinst (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lhu) (bvand RTL.mem_do_prefetch (bvnot RTL.instr_lbu))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_bge))))) (bvand (bvnot (bvand RTL.instr_bgeu (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_slli (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger (bvnot RTL.instr_sh))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_sw (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_and (bvand RTL.mem_valid RTL.mem_do_prefetch))))) (bvand (bvnot (bvand RTL.instr_srl (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_do_prefetch))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_lhu (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.instr_bne (bvand RTL.is_sb_sh_sw (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvand (bvnot RTL.decoder_trigger) (bvnot RTL.instr_sh)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_sw (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_and (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_blt (bvand RTL.mem_valid RTL.mem_do_prefetch))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.instr_sw (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_sub (bvand RTL.mem_valid (bvand (bvnot RTL.decoder_trigger) (bvnot RTL.instr_sb)))))))) (bvand (bvnot (bvand RTL.instr_or (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_lb (bvand RTL.mem_valid RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_lb (bvand RTL.mem_valid (bvnot RTL.decoder_trigger))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_bltu (bvand RTL.mem_valid RTL.mem_do_prefetch))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_lb)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_blt)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_blt))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_sltu (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_sh)))))) (bvand (bvnot (bvand RTL.instr_bne (bvand RTL.is_sb_sh_sw (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger (bvnot RTL.instr_sh))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_lh)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_and)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_and))))) (bvand (bvnot (bvand RTL.instr_sltu (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_do_prefetch))))) (bvand (bvnot (bvand RTL.instr_bgeu (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_lw (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger)))))) (bvand (bvnot (bvand RTL.instr_beq (bvand RTL.is_sb_sh_sw (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger (bvnot RTL.instr_sb))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_slt (bvand (bvnot RTL.instr_sw) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_lhu (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid (bvnot RTL.decoder_trigger))))))) (bvand (bvnot (bvand RTL.instr_or (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_do_prefetch))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_bge (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.instr_addi (bvand (bvnot RTL.decoder_trigger) (bvnot RTL.instr_sb)))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.instr_addi (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_bltu)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_slli (bvand RTL.mem_valid (bvand (bvnot RTL.decoder_trigger) (bvnot RTL.instr_sh)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_lhu (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid RTL.mem_do_prefetch)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_slli (bvand RTL.mem_valid (bvnot RTL.instr_sh)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_bge)))))) (bvand (bvnot (bvand RTL.instr_or (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.mem_do_prefetch RTL.instr_sh))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_slti (bvand (bvnot RTL.instr_sw) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand RTL.instr_sh (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_sh)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.mem_do_prefetch RTL.instr_sh))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_bltu (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_sltu (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) RTL.latched_branch))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.instr_add (bvand RTL.decoder_pseudo_trigger (bvnot RTL.instr_sb))))))) (bvand (bvnot (bvand RTL.instr_bgeu (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.instr_bne (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.instr_sh)))))))) (bvand (bvnot (bvand RTL.instr_bgeu (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_do_prefetch))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_lh (bvand RTL.mem_valid RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_lh (bvand RTL.mem_valid (bvnot RTL.decoder_trigger))))))) (bvand (bvnot (bvand RTL.instr_bne (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.mem_do_prefetch (bvnot RTL.instr_sh)))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_sub (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger (bvnot RTL.instr_sb))))))) (bvand (bvnot (bvand RTL.instr_xor (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid RTL.mem_do_prefetch)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_lw (bvand RTL.mem_valid RTL.mem_do_prefetch)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_lhu))))) (bvand (bvnot (bvand RTL.instr_beq (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvand (bvnot RTL.decoder_trigger) (bvnot RTL.instr_sb)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_bge (bvand RTL.mem_valid RTL.mem_do_prefetch))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.latched_branch RTL.mem_valid)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_slti (bvand (bvnot RTL.instr_sw) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.decoder_trigger)))))))) (bvand (bvnot (bvand RTL.instr_beq (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.instr_sb)))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.instr_add (bvand (bvnot RTL.decoder_trigger) (bvnot RTL.instr_sb)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.decoder_trigger ((_ extract 7 7) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_sub (bvand RTL.mem_valid (bvnot RTL.instr_sb)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_sw (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_do_prefetch))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_slt (bvand (bvnot RTL.instr_sw) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.decoder_trigger)))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.instr_addi (bvnot RTL.instr_sb)))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_lw)))))) (bvand (bvnot (bvand RTL.instr_sltu (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_blt (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.instr_or (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_sll (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.instr_sh)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_sra (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid RTL.mem_do_prefetch)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_sll (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.mem_do_prefetch (bvnot RTL.instr_sh)))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_valid) RTL.mem_do_prefetch)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.latched_store RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.instr_srli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_andi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_ori (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_xori (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_sltiu (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand (bvnot RTL.mem_valid) (bvand RTL.mem_do_prefetch RTL.instr_sb)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_pseudo_trigger ((_ extract 7 7) RTL.next_insn_opcode))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_do_prefetch))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.instr_sb RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_sb RTL.instr_sw)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_sll RTL.instr_sb)) (bvand (bvnot (bvand RTL.instr_slli RTL.instr_sb)) (bvand (bvnot (bvand RTL.instr_sb RTL.instr_slt)) (bvand (bvnot (bvand RTL.decoder_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.latched_is_lu (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger_q ((_ extract 7 7) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_do_prefetch))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.latched_store RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.instr_lb (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.decoder_trigger_q))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand ((_ extract 2 2) RTL.decoded_rd) (bvand (bvnot ((_ extract 2 2) RTL.latched_rd)) ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.instr_lbu (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_lbu))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.latched_is_lu) (bvand (bvnot RTL.latched_is_lb) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.latched_store RTL.mem_valid))))) (bvand (bvnot (bvand RTL.latched_store ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_lbu))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_lbu ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.instr_slt (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.latched_is_lu)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_rdata_q)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_is_lb (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_lbu ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_lbu_lhu_lw (bvand RTL.mem_do_rinst (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lhu) (bvand RTL.trap (bvnot RTL.instr_lbu))))))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_rdata_q)) (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.is_lbu_lhu_lw (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_branch) RTL.instr_lb)))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_lbu)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lbu)) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_lbu)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lw)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lhu)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.latched_is_lu) (bvand (bvnot RTL.latched_is_lb) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger)))))) (bvand (bvnot (bvand (bvnot RTL.is_lbu_lhu_lw) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_lbu)))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.latched_store ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.latched_store ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata)))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_sw))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.decoder_trigger_q))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_trigger_q))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand RTL.latched_is_lu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.is_lbu_lhu_lw (bvand RTL.latched_is_lu (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lbu) (bvnot RTL.decoder_trigger_q))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_branch) RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.decoder_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.instr_or (bvand RTL.is_sb_sh_sw RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.mem_state)))))))))))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.decoder_trigger) (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.instr_sll RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_sw)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.latched_branch RTL.mem_do_wdata))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_jal))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) RTL.reg_op2))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 31 31) RTL.reg_op2)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) ((_ extract 16 16) RTL.reg_op2))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.decoder_trigger_q ((_ extract 7 7) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.decoder_trigger_q) ((_ extract 7 7) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) ((_ extract 7 7) RTL.cached_insn_opcode)))))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.instr_lbu))))) (bvand (bvnot (bvand RTL.instr_beq (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_do_prefetch)))))) (bvand (bvnot (bvand RTL.instr_lbu (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.mem_do_prefetch RTL.instr_add)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_lbu (bvand RTL.mem_valid RTL.mem_do_prefetch))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_lbu (bvand RTL.mem_valid RTL.mem_do_prefetch))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger ((_ extract 7 7) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_lbu (bvand RTL.mem_valid RTL.mem_do_prefetch)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger_q ((_ extract 7 7) RTL.next_insn_opcode))))))) (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand RTL.decoder_trigger (bvnot RTL.instr_sb)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.169 ((RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (|RTL.cpuregs[30]| (_ BitVec 32)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (|RTL.cpuregs[9]| (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= (_ bv0 5) RTL.latched_rd) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (and (= (_ bv64 8) RTL.cpu_state) (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= RTL.cached_insn_opcode (_ bv31458483 32)))) (= (_ bv0 32) |RTL.cpuregs[30]|)) (= ((_ extract 0 0) |RTL.cpuregs[9]|) (_ bv1 1)))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))) (= (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.instr_jal (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.decoder_trigger) ((_ extract 7 7) RTL.cached_insn_opcode)))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.decoder_trigger) ((_ extract 7 7) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.decoder_trigger_q) ((_ extract 7 7) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger ((_ extract 7 7) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.instr_jal (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.decoder_trigger) ((_ extract 7 7) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.instr_jal (bvand RTL.decoder_trigger_q ((_ extract 7 7) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.instr_jal (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand (bvnot RTL.latched_branch) RTL.decoder_trigger_q)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.mem_valid ((_ extract 7 7) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger_q (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.instr_jal (bvand RTL.decoder_trigger ((_ extract 7 7) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.latched_store (bvnot RTL.decoder_pseudo_trigger))))))))) (bvand (bvnot (bvand RTL.instr_sw (bvand RTL.mem_valid RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.mem_valid (bvand (bvnot RTL.latched_branch) (bvnot RTL.mem_do_prefetch))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.instr_jal (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.decoder_trigger) ((_ extract 7 7) RTL.cached_insn_opcode)))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.instr_jal (bvand RTL.decoder_trigger_q ((_ extract 7 7) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.latched_branch) (bvnot RTL.mem_do_prefetch)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.instr_jal (bvand RTL.decoder_trigger_q ((_ extract 7 7) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.instr_jal (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.mem_valid ((_ extract 7 7) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.instr_jal (bvand RTL.decoder_trigger ((_ extract 7 7) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.latched_branch) ((_ extract 7 7) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.decoder_trigger_q (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.instr_jal (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.instr_jal (bvand RTL.decoder_trigger ((_ extract 7 7) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.latched_stalu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_rdata_q)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_compare (bvand (bvnot RTL.is_sltiu_bltu_sltu) (bvand (bvnot RTL.is_slti_blt_slt) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.trap (bvnot RTL.decoder_trigger))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_rdata_q)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 7 7) RTL.next_insn_opcode) ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvnot ((_ extract 6 6) RTL.cpu_state)))))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger ((_ extract 7 7) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_sb RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_sb RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_addi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_branch RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.latched_branch RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal ((_ extract 0 0) RTL.reg_pc)))) (bvand (bvnot (bvand RTL.is_compare (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.instr_jal RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger) (bvnot RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger) (bvnot RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_valid) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu)))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.latched_branch) (bvnot RTL.mem_do_prefetch))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_lhu (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger_q (bvand RTL.instr_lh (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_lw)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata)))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.decoder_trigger_q) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_jal))) (bvand (bvnot (bvand (bvnot RTL.is_lbu_lhu_lw) (bvand RTL.instr_jal RTL.instr_lbu))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.mem_state)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_auipc (bvand (bvnot RTL.is_lui_auipc_jal) RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.instr_srli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_andi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_valid (bvand (bvnot RTL.latched_branch) (bvnot RTL.mem_do_prefetch)))))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.latched_branch) RTL.mem_do_rinst))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.decoder_trigger)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.170 ((RTL.instr_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.decoded_rd (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_setq (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.reg_op2 (_ BitVec 32)) (RTL.instr_slli (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.reg_pc (_ BitVec 32)) (|RTL.cpuregs[9]| (_ BitVec 32)) (RTL.latched_rd (_ BitVec 5)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (|RTL.cpuregs[26]| (_ BitVec 32)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= (_ bv0 5) RTL.latched_rd) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (and (= (_ bv64 8) RTL.cpu_state) (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= RTL.cached_insn_opcode (_ bv27264179 32)))) (= (_ bv0 32) |RTL.cpuregs[26]|)) (= ((_ extract 0 0) |RTL.cpuregs[9]|) (_ bv1 1)))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))) (= (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_do_wdata))) (bvand (bvnot (bvand (bvnot RTL.instr_lb) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.mem_do_rdata (bvnot RTL.mem_do_wdata)))))) (bvand (bvnot (bvand RTL.instr_sltiu (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.instr_slti (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_pseudo_trigger RTL.instr_lh))) (bvand (bvnot (bvand RTL.instr_sh (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_do_rdata)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata RTL.mem_do_wdata))))) (bvand (bvnot (bvand RTL.instr_sra (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_srli (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.instr_slli (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.instr_bltu (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.instr_sh (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rdata) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.instr_lb) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.latched_is_lu (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lbu) (bvand RTL.mem_do_rdata (bvnot RTL.instr_lw)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand RTL.mem_do_rdata RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot RTL.latched_store) (bvnot ((_ extract 6 6) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger_q) (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.latched_store RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state))))))))) (bvand (bvnot (bvand (bvnot RTL.latched_is_lb) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand RTL.mem_do_rdata RTL.decoder_trigger))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) RTL.decoder_trigger_q))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot RTL.decoder_trigger) (bvnot RTL.decoder_trigger_q))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_valid (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.decoder_trigger (bvnot ((_ extract 3 3) RTL.cpu_state)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rdata) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_rdata RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.mem_do_rinst (bvand RTL.instr_lw (bvnot RTL.is_lbu_lhu_lw))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lw) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) RTL.is_lbu_lhu_lw))))))) (bvand (bvnot (bvand RTL.latched_is_lh (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata (bvnot RTL.instr_lh)))))) (bvand (bvnot (bvand RTL.latched_is_lb (bvand (bvnot RTL.instr_lb) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.latched_store ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.decoder_trigger) (bvnot RTL.decoder_trigger_q)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot RTL.mem_do_wdata) (bvnot RTL.decoder_trigger))))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_jal (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger_q) (bvnot ((_ extract 2 2) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) RTL.decoder_trigger_q))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_wdata RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_sra (bvand RTL.mem_do_prefetch RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.latched_store ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.latched_store ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.decoder_trigger_q ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_wdata RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.instr_and (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.latched_branch ((_ extract 1 1) RTL.cpu_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_sh (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.instr_sh (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand (bvnot RTL.instr_sb) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata ((_ extract 1 1) RTL.cpu_state)))))))) (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand RTL.latched_store RTL.decoder_trigger_q))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_rinst RTL.decoder_trigger_q))) (bvand (bvnot (bvand (bvnot RTL.latched_is_lu) (bvand (bvnot RTL.latched_is_lh) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.mem_do_rinst (bvand RTL.instr_lhu (bvnot RTL.is_lbu_lhu_lw))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_lhu (bvand RTL.latched_store (bvnot RTL.is_lbu_lhu_lw))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.decoder_trigger_q))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand RTL.latched_store ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_wdata RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rdata) (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.latched_store (bvnot ((_ extract 0 0) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.instr_andi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 0 0) RTL.reg_out) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.latched_stalu RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.instr_sh (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.latched_branch ((_ extract 1 1) RTL.cpu_state)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_jal (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.latched_store) RTL.decoder_trigger)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.latched_branch RTL.mem_do_rdata))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.latched_store) ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.decoded_rd)) (bvand RTL.decoder_trigger_q ((_ extract 1 1) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.instr_sh (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand (bvnot RTL.instr_sb) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata ((_ extract 1 1) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lw (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 0 0) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 6 6) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.latched_branch (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) (bvnot RTL.decoder_pseudo_trigger)))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 2 2) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_sh RTL.instr_slt)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_branch ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.mem_do_rinst (bvand RTL.latched_stalu RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_branch RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_branch ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.is_sb_sh_sw (bvand RTL.latched_branch (bvand (bvnot RTL.latched_store) RTL.mem_do_wdata))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.decoder_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_wdata RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.instr_sh (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand (bvnot RTL.instr_sb) (bvand RTL.mem_do_wdata RTL.decoder_trigger))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_branch RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.latched_branch (bvnot ((_ extract 2 2) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.instr_lb (bvand (bvnot RTL.decoder_trigger_q) RTL.is_lbu_lhu_lw))) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lbu)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lhu)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lw)) (bvand (bvnot (bvand RTL.instr_lbu (bvand (bvnot RTL.decoder_trigger_q) (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.decoder_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lbu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.reg_op2) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.mem_do_rinst (bvand RTL.latched_stalu RTL.decoder_trigger_q)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_op2) ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.latched_store ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.latched_store RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvnot RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.is_compare (bvand RTL.instr_jal (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) RTL.decoder_trigger_q)))) (bvand (bvnot (bvand (bvnot RTL.is_compare) (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvnot RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal) (bvand RTL.instr_auipc RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.latched_store ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_jal ((_ extract 0 0) RTL.cpu_state)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.171 ((RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.reg_op2 (_ BitVec 32)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.alu_out_q (_ BitVec 32)) (RTL.decoded_rd (_ BitVec 5)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.is_compare (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (|RTL.cpuregs[22]| (_ BitVec 32)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (|RTL.cpuregs[9]| (_ BitVec 32)) (RTL.instr_srl (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.decoded_imm (_ BitVec 32)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.reg_op1 (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_bltu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= (_ bv0 5) RTL.latched_rd) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (and (= (_ bv64 8) RTL.cpu_state) (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= RTL.cached_insn_opcode (_ bv23069875 32)))) (= (_ bv0 32) |RTL.cpuregs[22]|)) (= ((_ extract 0 0) |RTL.cpuregs[9]|) (_ bv1 1)))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))) (= (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.decoder_pseudo_trigger RTL.instr_jal)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_rdata (bvand RTL.instr_jal RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.instr_add (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata)))))))))))) (bvand (bvnot (bvand RTL.instr_sub (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata)))))))))))) (bvand (bvnot (bvand RTL.instr_addi (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_xor (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata)))))))))))) (bvand (bvnot (bvand RTL.instr_beq (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_srli))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_bgeu (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_bgeu (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_bge (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_bge (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger RTL.instr_sltu)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_sltu)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_prefetch RTL.mem_do_rdata)))) (bvand (bvnot (bvand RTL.instr_sb (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.latched_branch RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sb (bvand RTL.latched_branch RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand RTL.instr_sb (bvand RTL.mem_valid (bvand RTL.latched_stalu RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sb (bvand RTL.latched_stalu RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_slti (bvand (bvnot RTL.mem_do_rdata) ((_ extract 0 0) RTL.decoded_imm))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_slt (bvand (bvnot RTL.mem_do_rdata) ((_ extract 0 0) RTL.decoded_imm))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_xori (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) ((_ extract 0 0) RTL.decoded_imm))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_andi (bvand (bvnot RTL.mem_do_rdata) ((_ extract 0 0) RTL.decoded_imm))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.decoded_imm) (bvand (bvnot RTL.mem_do_rdata) RTL.instr_or)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_sltiu (bvand (bvnot RTL.mem_do_rdata) ((_ extract 0 0) RTL.decoded_imm))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_srl (bvand (bvnot RTL.mem_do_rdata) ((_ extract 0 0) RTL.decoded_imm))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_sll (bvand (bvnot RTL.mem_do_rdata) ((_ extract 0 0) RTL.decoded_imm))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_blt (bvand (bvnot RTL.mem_do_rdata) ((_ extract 0 0) RTL.decoded_imm))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_bgeu (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) ((_ extract 0 0) RTL.decoded_imm))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_bge (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) ((_ extract 0 0) RTL.decoded_imm))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_sb (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) ((_ extract 0 0) RTL.decoded_imm))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.decoded_imm) (bvand (bvnot RTL.mem_do_rdata) RTL.instr_sltu)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.decoded_imm) (bvand (bvnot RTL.mem_do_rdata) RTL.instr_ori)))))))))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.decoded_imm))))) (bvand (bvnot (bvand RTL.instr_xor (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.latched_branch RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.reg_op1) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_sll (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.reg_op1) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_srai (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.reg_op1)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_sra (bvand ((_ extract 0 0) RTL.decoded_imm) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.reg_op1) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_sra (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.reg_op1)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_srli (bvand ((_ extract 0 0) RTL.decoded_imm) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.reg_op1) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_srli (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.reg_op1)) (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_srl ((_ extract 0 0) RTL.decoded_imm)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.reg_op1) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_srl (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.instr_srli (bvand RTL.latched_stalu RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.reg_op1)) (bvand RTL.mem_valid (bvand RTL.instr_sltiu (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.decoded_imm)))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.reg_op1)) (bvand RTL.mem_valid (bvand RTL.instr_andi (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.decoded_imm)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.reg_op1)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_sltiu (bvand ((_ extract 0 0) RTL.decoded_imm) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.reg_op1) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_sltiu (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.reg_op1)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_andi (bvand ((_ extract 0 0) RTL.decoded_imm) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.reg_op1) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_andi (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.reg_op1)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_bltu (bvand ((_ extract 0 0) RTL.decoded_imm) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.reg_op1) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_bltu (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.reg_out))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.reg_op1)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_blt (bvand ((_ extract 0 0) RTL.decoded_imm) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.reg_op1) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_blt (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 1 1) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.reg_out) (bvnot ((_ extract 1 1) RTL.reg_out))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.latched_is_lh (bvand RTL.mem_valid RTL.mem_do_rdata))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.reg_op1)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_slt (bvand ((_ extract 0 0) RTL.decoded_imm) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.reg_op1) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_slt (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand RTL.instr_xori (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lw) RTL.is_sb_sh_sw))))) (bvand (bvnot (bvand RTL.is_lbu_lhu_lw (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.latched_is_lu (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lw) RTL.is_sb_sh_sw)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.reg_op1)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.decoded_imm) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata RTL.instr_or))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.reg_op1) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) RTL.instr_or)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.reg_op1)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_slti (bvand ((_ extract 0 0) RTL.decoded_imm) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.reg_op1) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_slti (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.mem_wordsize)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand RTL.instr_sra ((_ extract 0 0) RTL.mem_wordsize))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_lw (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot RTL.latched_is_lh) (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_jal RTL.decoder_trigger_q))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.instr_jal RTL.decoder_trigger_q))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_rdata (bvand RTL.instr_jal RTL.decoder_trigger_q))))) (bvand (bvnot (bvand RTL.mem_do_wdata RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_sw (bvand RTL.mem_valid RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger RTL.instr_lb))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_jal)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_compare) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.decoder_trigger_q) ((_ extract 1 1) RTL.mem_wordsize))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.mem_wordsize))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.latched_is_lu)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_is_lb ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_is_lb (bvnot ((_ extract 1 1) RTL.mem_wordsize))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand RTL.latched_is_lb ((_ extract 0 0) RTL.mem_wordsize))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand RTL.latched_is_lb (bvnot ((_ extract 1 1) RTL.mem_wordsize)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.latched_branch (bvand RTL.mem_do_rdata ((_ extract 4 4) RTL.latched_rd))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand RTL.mem_do_rdata ((_ extract 2 2) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.mem_do_wdata (bvand RTL.instr_jal (bvnot RTL.decoder_trigger_q)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot RTL.mem_do_wdata) RTL.instr_jal))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) RTL.decoder_trigger_q)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 0 0) RTL.decoded_imm_j)) (bvand ((_ extract 0 0) RTL.decoded_imm) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_jal RTL.decoder_trigger_q))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.is_lbu_lhu_lw (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lw) (bvnot RTL.decoder_trigger_q))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.decoder_trigger_q) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) ((_ extract 1 1) RTL.mem_wordsize)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lbu_lhu_lw (bvand RTL.mem_valid (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata)))))))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_lbu (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) RTL.latched_is_lu)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.is_lbu_lhu_lw (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lw) (bvnot RTL.decoder_trigger_q))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch ((_ extract 0 0) RTL.mem_wordsize)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.latched_store (bvand RTL.decoder_pseudo_trigger RTL.instr_lw)))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger RTL.instr_lw))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.decoder_trigger_q))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.latched_branch (bvand RTL.instr_jal (bvnot RTL.decoder_trigger_q))))))) (bvand (bvnot (bvand (bvnot RTL.is_lbu_lhu_lw) (bvand RTL.instr_jal RTL.instr_lw))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.latched_branch (bvand RTL.instr_jal RTL.decoder_trigger_q))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_branch RTL.mem_do_rinst))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_lhu (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_branch) RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_slti (bvand RTL.latched_branch RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand RTL.mem_do_rdata RTL.instr_lb))))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_lhu (bvand RTL.mem_valid RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_rdata RTL.instr_jal))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) RTL.instr_lb)))))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_slti (bvand RTL.latched_branch ((_ extract 4 4) RTL.latched_rd)))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger RTL.instr_lb))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand RTL.mem_valid (bvand RTL.latched_stalu (bvand RTL.instr_lb (bvand (bvnot RTL.mem_do_wdata) RTL.decoder_trigger_q))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_store (bvand RTL.latched_stalu RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_lhu (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata)))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_lh (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata)))))))))))) (bvand (bvnot (bvand RTL.instr_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))))))) (bvand (bvnot (bvand RTL.instr_lh (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_lh (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) ((_ extract 0 0) RTL.mem_wordsize)))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger RTL.decoder_trigger_q))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.reg_pc) (bvand RTL.instr_jal ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) RTL.instr_jal)))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.reg_pc) (bvand RTL.decoder_trigger (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.latched_store RTL.instr_jal))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.reg_pc) (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.reg_pc) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger RTL.decoder_trigger_q))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_sb (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.latched_is_lb (bvand RTL.mem_do_rdata (bvnot RTL.instr_lb)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_rdata RTL.instr_jal))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger RTL.instr_lb))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_bgeu (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.latched_is_lu (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lbu) (bvnot RTL.instr_lw))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_srli RTL.latched_stalu))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.instr_slti (bvand RTL.latched_branch RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger (bvand RTL.latched_branch RTL.instr_sra)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_lw))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_wdata (bvand RTL.instr_jal RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand RTL.instr_lbu (bvand RTL.mem_valid RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand RTL.instr_bgeu (bvand RTL.is_lbu_lhu_lw (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lbu) (bvnot RTL.instr_lw))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.latched_is_lh (bvand (bvnot RTL.instr_lh) (bvand RTL.mem_do_rdata RTL.instr_sltiu))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 1 1) RTL.latched_rd) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.decoded_rd)) (bvand RTL.instr_bltu RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.latched_rd) (bvand ((_ extract 5 5) RTL.cpu_state) (bvnot ((_ extract 1 1) RTL.decoded_rd))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sll RTL.latched_stalu))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.latched_stalu RTL.instr_slti))))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) RTL.decoder_trigger_q)))))))) (bvand (bvnot (bvand RTL.instr_beq (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.latched_is_lh (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.mem_wordsize))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_bgeu (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.latched_is_lb (bvand RTL.mem_do_rdata (bvnot RTL.instr_lb)))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger (bvand RTL.latched_branch RTL.instr_or)))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.latched_branch RTL.instr_or))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.latched_branch RTL.instr_slti))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.latched_branch RTL.instr_sra))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 3 3) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) ((_ extract 1 1) RTL.mem_wordsize))))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_xor (bvand RTL.latched_branch RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal) (bvand RTL.mem_do_prefetch RTL.instr_auipc))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_bge (bvand (bvnot ((_ extract 2 2) RTL.decoded_rd)) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 2 2) RTL.latched_rd))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.latched_is_lh (bvand (bvnot RTL.instr_lh) (bvand RTL.mem_do_rdata RTL.instr_slli))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand RTL.mem_do_wdata (bvnot ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 2 2) RTL.latched_rd) (bvnot ((_ extract 2 2) RTL.decoded_rd))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_op1)) (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.mem_do_rdata) ((_ extract 1 1) RTL.alu_out_q)))))) (bvand (bvnot (bvand RTL.latched_is_lu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lbu)) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_lbu RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_lhu)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata)))))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid RTL.mem_do_rdata)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.mem_wordsize))))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_wdata) ((_ extract 0 0) RTL.mem_wordsize))))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw ((_ extract 3 3) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_sb)) (bvand (bvnot (bvand RTL.instr_add RTL.instr_sb)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_wdata RTL.instr_jal))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.decoder_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger_q ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.mem_do_wdata RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata)))))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_branch) RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) RTL.is_sb_sh_sw))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger_q ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_prefetch RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.latched_branch RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_wdata RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_sh ((_ extract 2 2) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_addi RTL.instr_sh)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_rdata ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_rdata ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.is_sb_sh_sw ((_ extract 2 2) RTL.mem_rdata_q)))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_sh)) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal) (bvand RTL.instr_jal RTL.decoder_trigger_q))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.mem_do_rinst (bvand RTL.latched_branch ((_ extract 4 4) RTL.latched_rd)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.latched_branch (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_sb (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.latched_branch RTL.mem_do_prefetch))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.decoder_trigger_q)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) RTL.decoder_trigger_q))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu))))))))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_valid RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata)))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_lbu (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.decoder_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_lhu (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand (bvnot RTL.is_lbu_lhu_lw) (bvand RTL.instr_lhu (bvnot RTL.decoder_trigger_q)))) (bvand (bvnot (bvand (bvnot RTL.is_lbu_lhu_lw) (bvand RTL.instr_lbu (bvnot RTL.decoder_trigger_q)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_jal))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_branch) RTL.decoder_trigger_q))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_store RTL.mem_do_rinst))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_lbu (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.decoder_trigger_q)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.instr_lb RTL.decoder_trigger_q)))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal) (bvand RTL.instr_auipc RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_slti)) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_lb)) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal RTL.instr_lbu)))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal RTL.instr_lb)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata)))))))) (bvand (bvnot (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.decoder_trigger_q))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) RTL.reg_op2))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) ((_ extract 1 1) RTL.reg_op2))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvnot RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare (bvand RTL.instr_jal RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.latched_store ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand RTL.instr_jal (bvnot RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand RTL.latched_store ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata)))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.instr_lh) (bvand RTL.instr_sh RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.instr_add (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.instr_lb) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.decoder_pseudo_trigger ((_ extract 2 2) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.reg_op1) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot RTL.mem_do_rdata) RTL.instr_jal))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvnot RTL.decoder_trigger_q)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rdata (bvnot ((_ extract 0 0) RTL.mem_wordsize))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_lbu (bvand RTL.mem_valid RTL.mem_do_rdata)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) RTL.decoder_trigger_q))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid RTL.mem_do_rdata))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.mem_wordsize))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_jal (bvnot RTL.decoder_trigger_q))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_jal (bvnot RTL.decoder_trigger_q))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid RTL.mem_do_rdata))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_slti)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_sra)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_or)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.mem_do_rdata RTL.instr_slli))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.mem_do_rdata RTL.instr_sltiu))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.mem_do_rdata RTL.instr_andi))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.mem_do_rdata RTL.instr_blt))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.mem_do_rdata RTL.instr_srli))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.mem_do_rdata RTL.instr_srai))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.mem_do_rdata RTL.instr_slt))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_xori (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid RTL.mem_do_rdata))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.mem_do_rdata RTL.instr_slti))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.mem_do_rdata RTL.instr_sra))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.mem_do_rdata RTL.instr_or))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_xori (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) ((_ extract 0 0) RTL.mem_wordsize)))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_slt (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) ((_ extract 0 0) RTL.mem_wordsize)))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_srai (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) ((_ extract 0 0) RTL.mem_wordsize)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.mem_valid (bvand RTL.instr_jal (bvnot RTL.decoder_trigger_q)))))))) (bvand (bvnot (bvand RTL.instr_beq (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_sltiu)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_bgeu (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_andi)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_sb (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvnot RTL.decoder_trigger_q)))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_srl)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_sh)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_bge (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_blt)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_srli)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_srai)))))))))) (bvand (bvnot (bvand RTL.instr_add (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_slt)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_bltu)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_xori (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata))))))))))) (bvand (bvnot (bvand RTL.instr_sub (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata))))))))))) (bvand (bvnot (bvand RTL.instr_addi (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_slli)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_sll)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_sltu)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_ori)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_xor (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata))))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) RTL.instr_ori))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_bgeu (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_bge (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_sltu)))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sb (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_sb (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_sh)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_slli)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_slli (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_slli)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_srli)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_srli (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_sltiu)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_sltiu (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_andi)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_andi (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_blt)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_blt (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_srai)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_srai (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_srai)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_slt)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_slt (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_xori (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_xori (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_xori (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_slti)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand RTL.instr_slti (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.mem_valid (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvnot RTL.decoder_trigger_q)))))))) (bvand (bvnot (bvand RTL.instr_bne (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand RTL.instr_bne (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) RTL.instr_and)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand RTL.latched_branch (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_ori))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sb (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_sll))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.reg_op1) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_sltiu))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_bltu))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_sra))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid (bvand RTL.instr_srli (bvand (bvnot RTL.mem_do_rdata) RTL.is_sb_sh_sw))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_rdata RTL.instr_srli))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_srl))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_andi))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_blt))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_slt))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_srai (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_xori (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_or))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.instr_slti))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_valid (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_jal RTL.decoder_trigger_q))))))) (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_jal RTL.decoder_trigger_q)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.172 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))))
(define-fun assumption.173 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))))
(define-fun assumption.174 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_jal (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_compare (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))) (= (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_jal (bvand RTL.latched_branch (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.reg_out))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_rdcycleh (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_compare) RTL.latched_stalu))))))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.mem_do_rinst ((_ extract 3 3) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.dbg_valid_insn (bvand RTL.latched_branch (bvnot RTL.mem_do_rinst))))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.instr_jalr (bvand RTL.is_compare ((_ extract 3 3) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand RTL.instr_auipc RTL.instr_jalr)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_branch (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand ((_ extract 3 3) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.instr_jal RTL.instr_jalr)))))))))))))) (_ bv1 1))))
(define-fun assumption.175 ((RTL.instr_maskirq (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_lw (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.is_lui_auipc_jal (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (and (= (bvnot ((_ extract 3 3) RTL.reg_next_pc)) (_ bv1 1)) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc)))))))) (= (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.dbg_valid_insn (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_branch) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))))) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.dbg_valid_insn (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand RTL.instr_lhu (bvand RTL.dbg_valid_insn (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))))) (bvand (bvnot (bvand RTL.instr_lh (bvand RTL.dbg_valid_insn (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))))) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.dbg_valid_insn (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_lw)))))) (bvand (bvnot (bvand RTL.instr_lbu (bvand RTL.dbg_valid_insn (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_do_rinst) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand RTL.latched_branch RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_jal (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_auipc (bvand (bvnot RTL.is_lui_auipc_jal) ((_ extract 3 3) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.mem_do_prefetch (bvnot RTL.mem_do_rinst)))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_or RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_and RTL.is_slli_srli_srai)) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot (bvand RTL.instr_blt RTL.is_sll_srl_sra)) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_bltu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_bgeu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_jalr (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_slti RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_slt RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_slt RTL.is_sll_srl_sra)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.instr_rdcycle (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_rdcycleh (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_rdinstr (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_rdinstrh (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.is_lui_auipc_jal (bvand RTL.mem_do_prefetch (bvnot RTL.instr_lui))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.176 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sra (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sra RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))) (bvand (bvnot (bvand RTL.instr_lw (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sra RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_sra RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sra RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sra RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_sra RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.mem_valid RTL.instr_sra)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sra RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot RTL.latched_store) RTL.instr_sra))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sra RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))))))) (bvand (bvnot (bvand RTL.instr_lw (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sra RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_sra RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.instr_sra (bvnot RTL.instr_jalr)))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.instr_sra (bvnot RTL.instr_jalr)))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_sra RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.instr_sra (bvnot RTL.instr_jalr))))))) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_lb)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_lbu)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.instr_sra (bvnot RTL.instr_jalr))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata ((_ extract 5 5) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_sra RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.instr_jalr RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))))))))))))))))))))))))))))))))))))
(define-fun assumption.177 ((RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_or (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 2 2) RTL.reg_next_pc)) (_ bv1 1))))))) (= (bvand (bvnot (bvand RTL.latched_branch (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.latched_stalu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.decoder_trigger ((_ extract 13 13) RTL.mem_rdata_q))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 2 2) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvnot ((_ extract 1 1) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.compressed_instr))) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.mem_do_rinst ((_ extract 3 3) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand RTL.mem_do_prefetch ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.instr_jalr (bvand RTL.instr_andi (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) ((_ extract 13 13) RTL.mem_rdata_q)))))) (bvnot (bvand RTL.mem_do_prefetch ((_ extract 4 4) RTL.cpu_state)))))))))))))))) (_ bv1 1))))
(define-fun assumption.178 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_or (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.179 ((RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_sb (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_getq (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_sll (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_or (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 2 2) RTL.reg_next_pc)) (_ bv1 1))))))) (= (bvand (bvnot (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.is_alu_reg_reg (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) ((_ extract 13 13) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 5 5) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.is_alu_reg_reg (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 13 13) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand RTL.is_lui_auipc_jal (bvnot ((_ extract 2 2) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_reg))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.instr_and (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_xori (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_xor (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) ((_ extract 13 13) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_ori (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_sub (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) ((_ extract 13 13) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.instr_auipc (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand RTL.instr_lui (bvnot ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_alu_reg_reg)) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.instr_lh ((_ extract 13 13) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.instr_lhu ((_ extract 13 13) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.instr_lbu ((_ extract 13 13) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.instr_sb ((_ extract 13 13) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand RTL.instr_slti ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand RTL.instr_sltiu (bvnot ((_ extract 12 12) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.instr_andi (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_slli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_srli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.instr_srai ((_ extract 13 13) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_slt (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand ((_ extract 13 13) RTL.mem_rdata_q) ((_ extract 14 14) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand RTL.instr_sltu (bvnot ((_ extract 12 12) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.instr_srl ((_ extract 13 13) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.instr_add ((_ extract 13 13) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_sra RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.instr_addi ((_ extract 13 13) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand RTL.instr_jal (bvnot ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.is_alu_reg_reg (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) ((_ extract 13 13) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.instr_and RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_xori RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_xor RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_ori RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_or RTL.is_sll_srl_sra)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_prefetch ((_ extract 3 3) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_rdinstrh (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 30 30) RTL.mem_rdata_q)) ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.instr_rdcycle (bvand ((_ extract 13 13) RTL.mem_rdata_q) ((_ extract 14 14) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.instr_rdinstr (bvand (bvnot ((_ extract 30 30) RTL.mem_rdata_q)) ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.instr_rdcycleh (bvand ((_ extract 13 13) RTL.mem_rdata_q) ((_ extract 14 14) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_rdcycle RTL.instr_rdinstrh)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) ((_ extract 0 0) RTL.mem_wordsize)))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_alu_reg_reg)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand ((_ extract 4 4) RTL.mem_rdata_q) ((_ extract 13 13) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand RTL.decoder_trigger ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.instr_waitirq ((_ extract 13 13) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.instr_xor RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_and RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_sll (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) ((_ extract 13 13) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_alu_reg_reg)) (bvand (bvnot (bvand RTL.instr_sb RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 3 3) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 4 4) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 2 2) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 1 1) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.compressed_instr))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_alu_reg_reg)) (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvnot ((_ extract 0 0) RTL.mem_state))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.180 ((RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1)) (|RTL.cpuregs[9]| (_ BitVec 32)) (|RTL.cpuregs[24]| (_ BitVec 32)) (RTL.instr_add (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= (_ bv0 5) RTL.latched_rd) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv0 32) |RTL.cpuregs[24]|)) (= ((_ extract 0 0) |RTL.cpuregs[9]|) (_ bv1 1)))))))))))))))) (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= RTL.next_insn_opcode (_ bv25167027 32)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))) (= (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand (bvnot RTL.mem_valid) RTL.instr_jal))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot RTL.mem_valid) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_prefetch RTL.latched_stalu))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.instr_slli (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) ((_ extract 7 7) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.instr_add RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sll (bvnot RTL.is_sll_srl_sra))) (bvand (bvnot (bvand RTL.instr_slti RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_slt RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sltu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_and RTL.is_slli_srli_srai)) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand (bvnot RTL.latched_store) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 8 8) RTL.mem_rdata_q)) (bvand ((_ extract 1 1) RTL.latched_rd) (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand (bvnot RTL.latched_store) RTL.latched_branch)))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_prefetch ((_ extract 7 7) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand (bvnot ((_ extract 8 8) RTL.mem_rdata_q)) (bvand ((_ extract 1 1) RTL.decoded_rd) (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) (bvand RTL.instr_jal ((_ extract 7 7) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.mem_do_prefetch (bvnot RTL.mem_do_rinst)))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) (bvand RTL.instr_rdcycleh ((_ extract 7 7) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) (bvand RTL.instr_rdinstr ((_ extract 7 7) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) (bvand RTL.instr_rdinstrh ((_ extract 7 7) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) (bvand RTL.instr_rdcycle ((_ extract 7 7) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.latched_rd) (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand (bvnot RTL.latched_store) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.latched_branch ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot RTL.do_waitirq) (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_rd) (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) (bvand RTL.instr_jal ((_ extract 7 7) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_store) ((_ extract 0 0) RTL.mem_wordsize))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 7 7) RTL.next_insn_opcode) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_jal ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 10 10) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.decoded_rd) (bvand (bvnot ((_ extract 7 7) RTL.mem_rdata_q)) (bvand RTL.instr_jal ((_ extract 7 7) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.reg_pc) (bvand RTL.decoder_trigger (bvand RTL.latched_branch (bvnot RTL.decoder_pseudo_trigger)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.latched_store (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_jal) ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_alu_reg_reg)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_jal RTL.compressed_instr)) (bvnot (bvand RTL.instr_jal RTL.is_beq_bne_blt_bge_bltu_bgeu))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.181 ((|RTL.cpuregs[8]| (_ BitVec 32)) (|RTL.cpuregs[9]| (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_compare (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= (_ bv0 5) RTL.latched_rd) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv0 32) |RTL.cpuregs[8]|)) (= ((_ extract 0 0) |RTL.cpuregs[9]|) (_ bv1 1)))))))))))))))) (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= RTL.next_insn_opcode (_ bv8389811 32)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))) (= (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst ((_ extract 2 2) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))))) (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand ((_ extract 2 2) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_ori ((_ extract 2 2) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_bne (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.is_compare ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_bne RTL.instr_sltiu)) (bvand (bvnot (bvand RTL.instr_bne RTL.instr_slti)) (bvand (bvnot (bvand RTL.instr_bne RTL.instr_slt)) (bvand (bvnot (bvand RTL.instr_bne RTL.instr_sltu)) (bvand (bvnot (bvand RTL.instr_sltiu (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_slti (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.mem_do_rinst ((_ extract 3 3) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_store ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_pc) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_wordsize)))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.182 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_branch (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.183 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_branch (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.184 ((RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_state (_ BitVec 2)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 0 0) RTL.reg_next_pc)))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.reg_pc)) ((_ extract 0 0) RTL.reg_next_pc))) (bvand (bvnot (bvand RTL.instr_jal ((_ extract 0 0) RTL.decoded_imm_j))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 0 0) RTL.decoded_imm_j)))))))))) (_ bv1 1))))
(define-fun assumption.185 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_sb_sh_sw (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvand RTL.dbg_valid_insn ((_ extract 6 6) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.reg_pc)) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.reg_next_pc)))) (bvand (bvnot (bvand RTL.instr_jal ((_ extract 0 0) RTL.decoded_imm_j))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_branch) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 6 6) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.latched_branch) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 1 1) RTL.mem_state) ((_ extract 6 6) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state)))))))))))) (_ bv1 1))))
(define-fun assumption.186 ((RTL.latched_stalu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.latched_stalu (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_jal (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.decoded_imm_j)))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_prefetch RTL.instr_jalr))) (bvand (bvnot (bvand RTL.instr_auipc RTL.instr_jalr)) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 3 3) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 2 2) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_xori (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.instr_jalr (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub)))))) (bvand (bvnot (bvand RTL.instr_jal RTL.instr_jalr)) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.instr_jalr RTL.is_alu_reg_imm)))) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)))))))))))))) (_ bv1 1))))
(define-fun assumption.187 ((RTL.latched_stalu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.reg_op1 (_ BitVec 32)) (RTL.reg_out (_ BitVec 32)) (RTL.mem_state (_ BitVec 2)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.latched_store (bvand RTL.mem_do_rinst (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.latched_branch ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.decoded_imm_j)) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.latched_stalu (bvand RTL.dbg_valid_insn (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_rinst (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.latched_stalu (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.latched_stalu (bvand RTL.dbg_valid_insn (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))))))))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_store (bvand RTL.mem_do_rinst (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot RTL.latched_stalu) (bvand RTL.dbg_valid_insn (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.latched_branch ((_ extract 0 0) RTL.mem_state))))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.latched_branch ((_ extract 1 1) RTL.reg_out))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.latched_store (bvand (bvnot RTL.latched_stalu) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 1 1) RTL.reg_out)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.latched_branch) ((_ extract 1 1) RTL.reg_next_pc))))))))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot RTL.latched_stalu) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.reg_op1)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 1 1) RTL.reg_out)))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_store (bvand RTL.mem_do_rinst (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot ((_ extract 0 0) RTL.reg_pc)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 21 21) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 0 0) RTL.mem_state))))))))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 3 3) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand RTL.mem_do_prefetch ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.instr_jalr (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 2 2) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))))) (bvand (bvnot (bvand RTL.instr_sh (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.latched_store (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.latched_stalu) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.reg_op1)) (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 1 1) RTL.reg_out))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))))) (bvand (bvnot (bvand RTL.compressed_instr (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.latched_branch (bvnot RTL.latched_stalu))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.reg_pc)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 21 21) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 4 4) RTL.next_insn_opcode)))))))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.decoded_imm_j) (bvand (bvnot ((_ extract 21 21) RTL.mem_rdata_q)) (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvnot ((_ extract 4 4) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 0 0) RTL.decoded_imm_j))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.reg_next_pc))))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_sll RTL.instr_slti)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.188 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_branch (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.189 ((RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (bvand (bvnot (bvand RTL.instr_jal ((_ extract 0 0) RTL.decoded_imm_j))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.decoded_imm_j)))))))))))) (_ bv1 1))))
(define-fun assumption.190 ((RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.reg_next_pc))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvnot ((_ extract 0 0) RTL.reg_pc)))) (bvand (bvnot (bvand RTL.instr_jal ((_ extract 0 0) RTL.decoded_imm_j))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.decoded_imm_j)))))))) (_ bv1 1))))
(define-fun assumption.191 ((RTL.cpu_state (_ BitVec 8)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.reg_next_pc))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.reg_pc)) ((_ extract 0 0) RTL.reg_next_pc))) (bvand (bvnot (bvand RTL.instr_jal ((_ extract 0 0) RTL.decoded_imm_j))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.decoded_imm_j)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.instr_jal RTL.is_beq_bne_blt_bge_bltu_bgeu)))))))))) (_ bv1 1))))
(define-fun assumption.192 ((RTL.latched_branch (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_jal (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (|RTL.cpuregs[12]| (_ BitVec 32)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.reg_op1 (_ BitVec 32)) (|RTL.cpuregs[9]| (_ BitVec 32)) (RTL.reg_op2 (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= (_ bv0 5) RTL.latched_rd) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv0 32) |RTL.cpuregs[12]|)) (= ((_ extract 0 0) |RTL.cpuregs[9]|) (_ bv1 1)))))))))))))))) (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= RTL.next_insn_opcode (_ bv12584115 32)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))) (= (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand (bvnot RTL.mem_valid) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot RTL.mem_valid) ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.latched_store (bvand RTL.instr_jal (bvand RTL.mem_do_rdata (bvand RTL.mem_do_rinst ((_ extract 6 6) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_beq (bvand ((_ extract 0 0) RTL.reg_op1) (bvand (bvnot ((_ extract 0 0) RTL.reg_op2)) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.mem_do_rinst ((_ extract 3 3) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.latched_branch (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst ((_ extract 2 2) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 6 6) RTL.cpu_state) ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 2 2) RTL.decoded_rd) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 9 9) RTL.mem_rdata_q))))))) (bvand (bvnot RTL.do_waitirq) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.latched_rd) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_rdata (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 8 8) RTL.mem_rdata_q))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.decoded_rd) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 8 8) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.latched_branch (bvand ((_ extract 0 0) RTL.reg_pc) ((_ extract 6 6) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_rdata_q) (bvand RTL.instr_srai ((_ extract 0 0) RTL.mem_rdata_q))))))))))) (bvand (bvnot (bvand RTL.instr_slt (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 2 2) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_sra (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_rdata_q))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand RTL.instr_srli (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_rdata_q))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_rdata_q) (bvand RTL.instr_srl ((_ extract 0 0) RTL.mem_rdata_q))))))))))) (bvand (bvnot (bvand RTL.instr_sub (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_rdata_q))))))))))) (bvand (bvnot (bvand RTL.instr_xor (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_rdata_q))))))))))) (bvand (bvnot (bvand RTL.instr_xori (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_rdata_q))))))))))) (bvand (bvnot (bvand RTL.instr_and (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_rdata_q))))))))))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_rdata_q) (bvand RTL.instr_sw ((_ extract 0 0) RTL.mem_rdata_q)))))))))))) (bvand (bvnot (bvand RTL.instr_ori (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_rdata_q))))))))))) (bvand (bvnot (bvand RTL.instr_andi (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_rdata_q))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) (bvand RTL.instr_bne (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) (bvand RTL.instr_bge (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))))))))))) (bvand (bvnot (bvand RTL.instr_sh (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_rdata_q)))))))))))) (bvand (bvnot (bvand RTL.instr_beq (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_rdata_q) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) RTL.mem_rdata_q)))))))))))) (bvand (bvnot (bvand RTL.instr_bltu (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_rdata_q) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) RTL.mem_rdata_q)))))))))))) (bvand (bvnot (bvand RTL.instr_bgeu (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_rdata_q) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) RTL.mem_rdata_q)))))))))))) (bvand (bvnot (bvand RTL.instr_lb (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_rdata_q)))))))))))) (bvand (bvnot (bvand RTL.instr_lh (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_rdata_q)))))))))))) (bvand (bvnot (bvand RTL.instr_lw (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_rdata_q)))))))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lbu (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_rdata_q)))))))))))) (bvand (bvnot (bvand RTL.instr_lhu (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_rdata_q)))))))))))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.instr_sb (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_rdata_q)))))))))))) (bvand (bvnot (bvand RTL.instr_addi (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_rdata_q))))))))))) (bvand (bvnot (bvand RTL.instr_slti (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_rdata_q))))))))))) (bvand (bvnot (bvand RTL.instr_sltiu (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_rdata_q))))))))))) (bvand (bvnot (bvand RTL.instr_add (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_rdata_q))))))))))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_setq (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_rdata_q))))))))))) (bvand (bvnot (bvand RTL.instr_getq (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_rdata_q))))))))))) (bvand (bvnot (bvand RTL.instr_sltu (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_rdata_q))))))))))) (bvand (bvnot (bvand (bvnot RTL.is_slli_srli_srai) (bvand RTL.instr_slli (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_rdata_q)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand RTL.instr_sll (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_rdata_q))))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.is_lui_auipc_jal (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 2 2) RTL.mem_rdata_q) ((_ extract 3 3) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_blt (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_rdata_q) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) RTL.mem_rdata_q)))))))))))) (bvand (bvnot (bvand RTL.instr_or (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_rdata_q))))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_reg ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot RTL.instr_jal) (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 6 6) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_rdata_q))))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.instr_auipc (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) ((_ extract 3 3) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_lui (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) ((_ extract 3 3) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_alu_reg_reg)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_alu_reg_reg)) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_do_rinst ((_ extract 3 3) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_rinst ((_ extract 2 2) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.instr_jal RTL.is_beq_bne_blt_bge_bltu_bgeu))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.193 ((RTL.decoded_imm_j (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.decoder_trigger (bvand RTL.instr_jal (bvand RTL.latched_branch RTL.latched_stalu)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.decoded_imm_j)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_jalr)))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_prefetch RTL.instr_jalr))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 4 4) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 2 2) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.mem_do_rinst (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))))))))))))))) (_ bv1 1))))
(define-fun assumption.194 ((RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.reg_pc (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.195 ((RTL.instr_or (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_out (_ BitVec 32)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_op1 (_ BitVec 32)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand (bvand RTL.latched_store RTL.latched_branch) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 1 1) RTL.decoded_imm_j))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.mem_do_rinst (bvand (bvand RTL.latched_store RTL.latched_branch) ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand (bvnot RTL.latched_stalu) (bvand RTL.mem_do_prefetch (bvand RTL.latched_branch (bvnot RTL.mem_do_rinst))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand RTL.latched_store RTL.mem_do_rinst))))) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 1 1) RTL.decoded_imm_j))))))))))) (bvand (bvnot (bvand RTL.latched_stalu (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand RTL.latched_branch RTL.mem_do_rinst))))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 21 21) RTL.mem_rdata_q)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 0 0) RTL.reg_pc))))))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 0 0) RTL.reg_pc))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.latched_stalu) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.latched_store (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))))))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.mem_do_rinst ((_ extract 3 3) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand RTL.mem_do_prefetch ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_jalr (bvand RTL.dbg_valid_insn (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand RTL.dbg_valid_insn (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand ((_ extract 3 3) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.dbg_valid_insn (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.latched_branch RTL.mem_do_rinst))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 1 1) RTL.reg_op1)) (bvand ((_ extract 1 1) RTL.reg_out) (bvand RTL.dbg_valid_insn (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.mem_state)))))))))) (bvand (bvnot (bvand RTL.latched_stalu (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst RTL.mem_do_rdata))))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 0 0) RTL.reg_pc))))))))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 0 0) RTL.reg_pc))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.compressed_instr ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.instr_or RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_and RTL.is_slli_srli_srai)) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.instr_sub RTL.is_slli_srli_srai)) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 21 21) RTL.mem_rdata_q)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 0 0) RTL.reg_pc)) (bvand (bvnot RTL.latched_store) ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.decoded_imm_j) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 21 21) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.latched_branch) ((_ extract 1 1) RTL.reg_next_pc))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 2 2) RTL.cpu_state) (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_branch ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 0 0) RTL.decoded_imm_j)))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.196 ((RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_and (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (|RTL.cpuregs[28]| (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.do_waitirq (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (|RTL.cpuregs[9]| (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= (_ bv0 5) RTL.latched_rd) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv0 32) |RTL.cpuregs[28]|)) (= ((_ extract 0 0) |RTL.cpuregs[9]|) (_ bv1 1)))))))))))))))) (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= RTL.next_insn_opcode (_ bv29361331 32)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))) (= (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.mem_state) ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.instr_jal)))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.trap ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_rdata) ((_ extract 2 2) RTL.mem_rdata_q)))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.instr_and RTL.is_slli_srli_srai)) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.mem_state) ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 6 6) RTL.cpu_state) (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 2 2) RTL.latched_rd) (bvand (bvnot ((_ extract 9 9) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot RTL.latched_store) RTL.instr_jal)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 2 2) RTL.decoded_rd) (bvand (bvnot ((_ extract 9 9) RTL.mem_rdata_q)) (bvand RTL.instr_jal ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.latched_branch ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.197 ((RTL.instr_getq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (|RTL.cpuregs[9]| (_ BitVec 32)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (|RTL.cpuregs[20]| (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.latched_store (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= (_ bv0 5) RTL.latched_rd) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv0 32) |RTL.cpuregs[20]|)) (= ((_ extract 0 0) |RTL.cpuregs[9]|) (_ bv1 1)))))))))))))))) (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= RTL.next_insn_opcode (_ bv20972723 32)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))) (= (bvand (bvnot (bvand ((_ extract 2 2) RTL.latched_rd) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_jal (bvand (bvnot ((_ extract 9 9) RTL.mem_rdata_q)) (bvand RTL.dbg_valid_insn ((_ extract 2 2) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn ((_ extract 2 2) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.mem_do_rinst) ((_ extract 2 2) RTL.mem_rdata_q)))))))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.mem_do_prefetch (bvnot RTL.mem_do_rinst)))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.latched_stalu (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 2 2) RTL.mem_rdata_q) ((_ extract 3 3) RTL.mem_rdata_q)))))))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.latched_rd) (bvand RTL.latched_branch (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 8 8) RTL.mem_rdata_q)) (bvand (bvnot RTL.latched_store) ((_ extract 2 2) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.decoded_rd) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_jal (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 8 8) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu ((_ extract 2 2) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_beq RTL.instr_lh)) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch (bvand RTL.is_slli_srli_srai ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_jalr (bvand ((_ extract 2 2) RTL.mem_rdata_q) ((_ extract 3 3) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_alu_reg_imm)) (bvand (bvnot (bvand RTL.compressed_instr (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_jalr ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_timer (bvand RTL.mem_do_prefetch ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_rdcycleh ((_ extract 2 2) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_rdcycle ((_ extract 2 2) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_rdinstrh ((_ extract 2 2) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_rdinstr ((_ extract 2 2) RTL.mem_rdata_q)))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.decoder_pseudo_trigger ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot RTL.do_waitirq) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.instr_sltu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand ((_ extract 2 2) RTL.latched_rd) (bvand RTL.latched_branch (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 9 9) RTL.mem_rdata_q)) (bvand (bvnot RTL.latched_store) ((_ extract 2 2) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand RTL.latched_store ((_ extract 0 0) RTL.latched_rd))))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.latched_rd) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_jal (bvand (bvnot ((_ extract 9 9) RTL.mem_rdata_q)) (bvand RTL.dbg_valid_insn ((_ extract 2 2) RTL.mem_rdata_q)))))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.decoded_rd) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_jal (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 9 9) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.latched_store ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.198 ((RTL.reg_out (_ BitVec 32)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_getq (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (|RTL.cpuregs[4]| (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (|RTL.cpuregs[9]| (_ BitVec 32)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= (_ bv0 5) RTL.latched_rd) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv0 32) |RTL.cpuregs[4]|)) (= ((_ extract 0 0) |RTL.cpuregs[9]|) (_ bv1 1)))))))))))))))) (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= RTL.next_insn_opcode (_ bv4195507 32)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))) (= (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn))) (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))))) (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn ((_ extract 4 4) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.latched_branch (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 1 1) RTL.reg_pc))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.dbg_valid_insn RTL.is_slli_srli_srai))))) (bvand (bvnot (bvand RTL.instr_getq (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_timer ((_ extract 2 2) RTL.mem_rdata_q)))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.trap ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.reg_out))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.instr_bge RTL.is_slli_srli_srai)) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_lh ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_bgeu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_alu_reg_imm)) (bvand (bvnot (bvand RTL.instr_and RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_add RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.decoder_pseudo_trigger ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.latched_stalu (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.latched_rd))))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.latched_rd) (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand RTL.instr_jal (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvnot ((_ extract 8 8) RTL.mem_rdata_q)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.decoded_rd) (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand RTL.instr_jal (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvnot ((_ extract 8 8) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.latched_rd))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand RTL.instr_jal RTL.compressed_instr)))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.199 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))))
(define-fun assumption.200 ((RTL.instr_sra (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.decoded_imm (_ BitVec 32)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.instr_xori (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_add (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.dbg_next (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.reg_op2 (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_ori (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_sll (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.reg_out (_ BitVec 32)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))) (= (_ bv0 3) ((_ extract 2 0) RTL.reg_next_pc))))))) (= (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 2 2) RTL.cached_insn_opcode))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot RTL.decoder_trigger) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand (bvnot RTL.decoder_trigger) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) (bvnot ((_ extract 2 2) RTL.cached_insn_opcode))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.instr_sb) (bvand RTL.mem_do_wdata (bvand RTL.instr_sh (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 0 0) RTL.mem_wordsize))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_sb (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.instr_lhu (bvand RTL.decoder_trigger (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_lb (bvand (bvnot RTL.latched_is_lb) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_lb (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_wordsize)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.latched_branch) RTL.mem_do_rinst)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.instr_srli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_slti (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_xori (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_is_lh) (bvand RTL.instr_lh (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 0 0) RTL.mem_wordsize))))))))) (bvand (bvnot (bvand RTL.instr_sb (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.latched_store) ((_ extract 1 1) RTL.mem_wordsize)))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) ((_ extract 0 0) RTL.mem_wordsize)))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_slti (bvand RTL.latched_is_lh (bvand (bvnot RTL.instr_lh) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.instr_lbu) (bvand RTL.instr_srli (bvand RTL.is_lbu_lhu_lw (bvand (bvnot RTL.instr_lw) RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand RTL.instr_sltiu (bvand (bvnot RTL.instr_lbu) (bvand RTL.is_lbu_lhu_lw (bvand (bvnot RTL.instr_lw) RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand (bvnot RTL.instr_lbu) (bvand RTL.instr_srl (bvand RTL.is_lbu_lhu_lw (bvand (bvnot RTL.instr_lw) RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand RTL.instr_or (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lbu) (bvand RTL.is_lbu_lhu_lw (bvand (bvnot RTL.instr_lw) RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_sw (bvand RTL.latched_is_lu (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.instr_lw) RTL.is_lb_lh_lw_lbu_lhu)))))))))) (bvand (bvnot (bvand RTL.instr_bgeu (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lbu) (bvand RTL.is_lbu_lhu_lw (bvand (bvnot RTL.instr_lw) RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lbu) (bvand RTL.is_lbu_lhu_lw (bvand RTL.instr_xori (bvand (bvnot RTL.instr_lw) RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.latched_is_lh (bvand (bvnot RTL.instr_lh) (bvand RTL.instr_xori RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand (bvnot RTL.instr_lbu) (bvand RTL.is_lbu_lhu_lw (bvand RTL.instr_sra (bvand (bvnot RTL.instr_lw) RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.latched_is_lb (bvand RTL.instr_sra RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_sll (bvand RTL.mem_do_rdata (bvand (bvnot RTL.instr_lb) (bvand RTL.latched_is_lb RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand RTL.instr_ori (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lbu) (bvand RTL.is_lbu_lhu_lw (bvand (bvnot RTL.instr_lw) RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand RTL.instr_sw (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lbu) (bvand RTL.is_lbu_lhu_lw (bvand (bvnot RTL.instr_lw) RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_sw (bvand RTL.latched_is_lh (bvand (bvnot RTL.instr_lh) (bvand (bvnot RTL.instr_lw) RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.instr_lb) (bvand RTL.instr_ori (bvand RTL.latched_is_lb RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_wordsize)))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_is_lh) (bvand RTL.instr_lh (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.instr_lhu RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvand (bvnot (bvand RTL.instr_lhu RTL.instr_sltiu)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_lhu)) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_lhu)) (bvand (bvnot (bvand RTL.instr_lhu RTL.instr_slt)) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_lhu)) (bvand (bvnot (bvand RTL.instr_slli RTL.instr_lhu)) (bvand (bvnot (bvand RTL.instr_lhu RTL.instr_sltu)) (bvand (bvnot (bvand RTL.instr_sll RTL.instr_lhu)) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_lhu)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger_q (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.latched_branch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rdata (bvand RTL.instr_sh (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_lw RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_sh)) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_lb (bvand (bvnot RTL.latched_is_lb) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_lb (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_wordsize)))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_lbu (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 2 2) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_lb)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_lb)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_rdata_q)) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_rdata_q)) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_sb)) (bvand (bvnot (bvand RTL.instr_lbu RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.decoder_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger_q (bvand RTL.latched_stalu (bvand RTL.instr_lbu (bvand RTL.mem_do_rinst RTL.instr_auipc)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.is_sb_sh_sw ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.decoder_trigger_q (bvand RTL.instr_lbu (bvand RTL.mem_valid (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.decoder_trigger_q (bvand RTL.instr_lb (bvand RTL.mem_valid (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.latched_branch) RTL.mem_do_rinst)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.is_sb_sh_sw ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvnot ((_ extract 2 2) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_sb)) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.instr_xori RTL.instr_sb)) (bvand (bvnot (bvand RTL.instr_or RTL.instr_sb)) (bvand (bvnot (bvand RTL.latched_stalu RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger_q (bvand RTL.latched_stalu (bvand RTL.mem_do_rinst (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_imm (bvand RTL.decoder_trigger RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger_q (bvand RTL.latched_stalu (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xori (bvand RTL.latched_branch RTL.is_sb_sh_sw))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger_q (bvand RTL.latched_stalu (bvand RTL.mem_do_rinst (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger_q (bvand RTL.latched_stalu (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xori (bvand RTL.latched_branch RTL.is_sb_sh_sw))))))) (bvand (bvnot (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rinst RTL.latched_stalu)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.decoder_trigger)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.instr_lhu (bvand ((_ extract 1 1) RTL.decoded_imm) (bvand (bvnot RTL.is_lbu_lhu_lw) (bvnot ((_ extract 1 1) RTL.decoded_imm_j))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger_q (bvand RTL.latched_stalu (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.instr_lhu (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.instr_lhu (bvand RTL.instr_lui (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.instr_sw (bvand RTL.latched_stalu (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xori (bvand RTL.latched_branch RTL.is_sb_sh_sw))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.instr_lbu (bvand RTL.mem_do_rinst (bvnot RTL.is_lbu_lhu_lw))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand RTL.instr_lbu (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.instr_add RTL.instr_lbu)) (bvand (bvnot (bvand RTL.instr_addi RTL.instr_lbu)) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.instr_lbu (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.instr_lbu (bvand RTL.instr_lui (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.instr_jal (bvand RTL.is_compare RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.instr_sw (bvand RTL.latched_stalu (bvand RTL.mem_do_rinst (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.instr_auipc (bvnot RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_imm (bvand RTL.decoder_trigger RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lhu)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lw)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_lb)) (bvand (bvnot (bvand RTL.instr_lbu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_lw RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 2 2) RTL.reg_op2) ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.reg_op2) ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state)))))))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.is_lui_auipc_jal) RTL.decoder_trigger_q))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 2 2) RTL.reg_out) ((_ extract 0 0) RTL.mem_wordsize))))) (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.decoder_trigger))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.201 ((RTL.instr_srl (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.instr_auipc (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.reg_op2 (_ BitVec 32))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))) (and (= ((_ extract 3 3) RTL.reg_next_pc) (_ bv1 1)) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc)))))))) (= (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.latched_store) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger_q) (bvnot ((_ extract 2 2) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_jal (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn RTL.instr_jal))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_jal (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_jal (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid RTL.instr_sh))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid RTL.instr_sb))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid RTL.instr_lhu))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid RTL.instr_lh))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.instr_bgeu (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst))))))))) (bvand (bvnot (bvand RTL.instr_bge (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.instr_sw) (bvand RTL.instr_slti (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_do_prefetch))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_and (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid RTL.instr_lhu))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid RTL.instr_lh))) (bvand (bvnot (bvand RTL.instr_bgeu (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.instr_sb) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.instr_bge (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.instr_sb) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_and (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.mem_state)))))))))))) (bvand (bvnot (bvand RTL.instr_bge (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.mem_state))))))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.instr_sw) (bvand RTL.instr_slt (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_do_prefetch))))))) (bvand (bvnot (bvand RTL.instr_bgeu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.mem_state))))))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_lw (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_do_prefetch)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid RTL.instr_lb)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_jal (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_jal (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_sh (bvand RTL.mem_do_wdata (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger_q) (bvnot ((_ extract 2 2) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid RTL.instr_lhu))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_wdata) RTL.instr_sh))))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger_q) (bvnot ((_ extract 2 2) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 2 2) RTL.reg_out) (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_jal (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lw)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_jal (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.instr_slti (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_ori (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_xori (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_sltiu (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot (bvand RTL.instr_andi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_srli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.latched_branch (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger_q) (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand RTL.mem_do_rinst ((_ extract 2 2) RTL.mem_rdata_q))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.dbg_valid_insn ((_ extract 2 2) RTL.mem_rdata_q)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.is_sb_sh_sw (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.dbg_valid_insn ((_ extract 2 2) RTL.mem_rdata_q)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger_q (bvand ((_ extract 2 2) RTL.mem_rdata_q) ((_ extract 3 3) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_jal (bvand RTL.latched_branch (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_jal (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.is_lbu_lhu_lw) (bvand RTL.dbg_valid_insn RTL.instr_lbu)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.is_lbu_lhu_lw) (bvand RTL.dbg_valid_insn RTL.instr_lw)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_sh)) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.latched_store) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.decoder_trigger_q))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid RTL.instr_lhu))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.reg_op2) (bvand RTL.mem_valid RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_valid RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.instr_sb) (bvand RTL.instr_sh (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_sh)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_jal (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger_q)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.latched_store) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.decoder_trigger_q))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) RTL.instr_jal)))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_sb (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_prefetch ((_ extract 2 2) RTL.mem_rdata_q)))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_wdata RTL.instr_jal)))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.is_sb_sh_sw (bvand RTL.instr_sb (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_prefetch ((_ extract 2 2) RTL.mem_rdata_q)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.is_sb_sh_sw (bvand RTL.instr_sb (bvand RTL.instr_sh (bvand RTL.mem_do_prefetch ((_ extract 2 2) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid RTL.instr_lh))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvnot ((_ extract 1 1) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_rdata) RTL.dbg_valid_insn)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_jal (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand RTL.instr_lhu (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) RTL.latched_is_lu))))))))) (bvand (bvnot (bvand RTL.instr_lhu (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.latched_is_lh ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_lhu)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.mem_do_rdata (bvand RTL.mem_valid RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lw RTL.instr_sb)) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.instr_lb) RTL.latched_is_lb))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn RTL.instr_jal))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_jal (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger_q)))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand ((_ extract 0 0) RTL.reg_pc) (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) RTL.latched_is_lh))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_jal (bvand RTL.mem_do_rdata RTL.dbg_valid_insn))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) RTL.instr_jal)))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 2 2) RTL.reg_out) (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize))))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_lhu)) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_jal) (bvand RTL.mem_do_rdata (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand (bvnot RTL.instr_sub) (bvnot RTL.instr_auipc))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.reg_pc) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_and RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_andi RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_or RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_xor RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_xori RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_add RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_addi RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_ori RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_sb)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvnot ((_ extract 0 0) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_lh ((_ extract 2 2) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_sll RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_prefetch RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand (bvnot RTL.latched_branch) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata)))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal) (bvand RTL.instr_jal RTL.decoder_trigger_q))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.mem_state)))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.reg_op2)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.reg_op2)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 2 2) RTL.reg_op2)))) (bvand (bvnot (bvand (bvnot RTL.instr_lhu) (bvand RTL.is_lbu_lhu_lw (bvand RTL.instr_jal (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lbu) (bvnot RTL.decoder_trigger_q))))))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_lbu)) (bvand (bvnot (bvand (bvnot RTL.is_lbu_lhu_lw) (bvand RTL.instr_lbu (bvnot RTL.decoder_trigger_q)))) (bvand (bvnot (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_jal (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvnot RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.mem_state)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.decoder_trigger_q))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 1 1) RTL.mem_state)))))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.is_sb_sh_sw (bvnot ((_ extract 1 1) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.is_sb_sh_sw ((_ extract 3 3) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.is_sb_sh_sw (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.instr_sb RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_addi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.decoder_trigger_q) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.is_sb_sh_sw ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))) (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.202 ((RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.reg_op2 (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))) (= (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.latched_is_lu (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.latched_is_lb (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.latched_is_lh (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.latched_is_lb (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 1 1) RTL.mem_wordsize)))))) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.decoder_pseudo_trigger (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.reg_out))))) (bvand (bvnot (bvand RTL.latched_stalu (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.reg_op2) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_lh)) (bvand (bvnot (bvand RTL.latched_stalu (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.mem_do_wdata (bvand RTL.is_compare RTL.instr_jal))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.is_compare) RTL.instr_jal))))) (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)))))))))))))))))) (_ bv1 1))))
(define-fun assumption.203 ((RTL.instr_or (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.reg_op1 (_ BitVec 32)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))) (= (_ bv4 3) ((_ extract 2 0) RTL.reg_next_pc))))))) (= (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.latched_store) (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger_q) (bvnot ((_ extract 2 2) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger_q) (bvnot ((_ extract 2 2) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger RTL.instr_sw)))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_jal (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger_q) (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)))))))))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rinst RTL.decoder_trigger_q))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state)))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata (bvand RTL.instr_lb ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_lbu (bvand RTL.mem_do_wdata ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_xori RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.instr_add (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata (bvand RTL.instr_sh ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_srai ((_ extract 5 5) RTL.cpu_state)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_sra (bvand RTL.mem_do_wdata ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata (bvand RTL.instr_xor (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot RTL.instr_sb) ((_ extract 1 1) RTL.mem_wordsize))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) RTL.instr_and))))) (bvand (bvnot (bvand RTL.instr_sltu (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvnot RTL.mem_do_wdata)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) RTL.instr_or))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) RTL.instr_xor))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) RTL.instr_sra))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid RTL.instr_sw))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.instr_sra (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvnot ((_ extract 6 6) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.instr_slti (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_do_wdata RTL.instr_sh)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata (bvand RTL.instr_sh (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata RTL.instr_sh))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.instr_sh (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand RTL.decoder_pseudo_trigger (bvnot RTL.instr_sb)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata (bvand RTL.instr_sh (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand RTL.latched_store (bvnot RTL.instr_sb))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvnot ((_ extract 6 6) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_valid (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_pseudo_trigger RTL.instr_lhu))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_srai RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_pseudo_trigger RTL.instr_lw))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_sh ((_ extract 1 1) RTL.reg_pc))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) RTL.instr_sh))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_sw (bvand RTL.instr_and ((_ extract 1 1) RTL.cpu_state)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_pseudo_trigger RTL.instr_lbu))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_or RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_sh ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_wdata RTL.instr_sh)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand RTL.mem_do_rinst RTL.instr_sh)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_lh (bvand (bvnot RTL.mem_do_wdata) RTL.is_sb_sh_sw))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_beq RTL.is_sb_sh_sw))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.is_sb_sh_sw (bvand RTL.instr_sll ((_ extract 5 5) RTL.cpu_state))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.latched_stalu (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid RTL.instr_sw)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand RTL.mem_do_rinst RTL.instr_sw)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_bgeu RTL.is_sb_sh_sw))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_do_wdata RTL.instr_sh)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_sh ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_sh (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid RTL.instr_sh))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger ((_ extract 2 2) RTL.reg_out)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_valid RTL.mem_do_rdata))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvnot ((_ extract 7 7) RTL.cpu_state))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.latched_branch (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) RTL.instr_lb)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_valid RTL.mem_do_rdata))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_pseudo_trigger RTL.instr_lb))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.latched_stalu (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.mem_do_rdata RTL.instr_lbu))))) (bvand (bvnot (bvand RTL.latched_stalu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.instr_andi RTL.instr_lb)) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand RTL.instr_sw ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_srl RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_lw (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst RTL.instr_sh)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_lbu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_valid ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_prefetch RTL.mem_do_rdata)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_lhu)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.instr_jal (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvnot ((_ extract 3 3) RTL.cpu_state)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 2 2) RTL.mem_rdata_q))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_andi (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_auipc (bvnot RTL.is_lui_auipc_jal))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_lui (bvnot RTL.is_lui_auipc_jal))))) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lbu)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_wdata ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_lbu (bvand RTL.mem_do_wdata (bvnot RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))))) (bvand (bvnot (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.instr_sw) (bvand RTL.instr_slt RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.instr_sb) ((_ extract 1 1) RTL.mem_wordsize)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_lw (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 2 2) RTL.mem_rdata_q))))))))) (bvand (bvnot (bvand RTL.instr_sltiu (bvand (bvnot RTL.is_compare) RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvand RTL.is_sb_sh_sw ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_valid (bvand RTL.mem_do_wdata ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_lbu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata (bvand RTL.instr_srl (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 7 7) RTL.cpu_state)))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.is_lui_auipc_jal))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvand RTL.is_sb_sh_sw (bvand RTL.instr_bne ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.is_sb_sh_sw (bvand RTL.instr_ori (bvnot RTL.is_lb_lh_lw_lbu_lhu))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_lb RTL.is_sb_sh_sw))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand RTL.instr_lbu (bvand (bvnot RTL.mem_do_wdata) (bvnot RTL.is_lb_lh_lw_lbu_lhu))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.instr_sw (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.instr_and (bvnot RTL.instr_sb)))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 2 2) RTL.reg_out))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_lbu (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_lhu (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.is_sb_sh_sw (bvand RTL.instr_lw ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 1 1) RTL.reg_op1) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.instr_jal (bvand RTL.mem_do_wdata (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.mem_do_rdata (bvand RTL.instr_sh RTL.is_sb_sh_sw)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_wdata RTL.instr_sh)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.cpu_state) ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.latched_branch (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_sh ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_wdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.instr_sh RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_sh)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 3 3) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand RTL.is_sb_sh_sw ((_ extract 5 5) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand RTL.is_sb_sh_sw ((_ extract 5 5) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand RTL.is_sb_sh_sw ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand RTL.is_sb_sh_sw ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.is_lui_auipc_jal) RTL.decoder_trigger_q))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 2 2) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 2 2) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_valid (bvand RTL.is_sb_sh_sw RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_rinst (bvand RTL.instr_lw ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_lw RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.decoder_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger ((_ extract 2 2) RTL.reg_out))))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_sb)) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_lbu)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvnot ((_ extract 0 0) RTL.mem_state)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.204 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))))))))
(define-fun assumption.205 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_and (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_and (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_and (bvand RTL.dbg_valid_insn RTL.instr_lui)))))) (bvand (bvnot (bvand RTL.instr_and (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_lui ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.instr_lui ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.instr_and (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_auipc (bvand RTL.instr_and RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.instr_and (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.instr_and (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_and (bvand (bvnot RTL.mem_valid) (bvand RTL.instr_lui (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_and (bvand RTL.instr_lui (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_sb (bvand RTL.instr_and (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.instr_auipc (bvand RTL.instr_and (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jal) (bvnot RTL.instr_jalr))))))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.instr_and (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_auipc (bvand RTL.decoder_trigger RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.instr_and (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_and (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_and (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.mem_state))))))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_and (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.instr_and RTL.instr_sh)) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))))))))) (bvand (bvnot (bvand RTL.instr_and (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_lui ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_sb (bvand RTL.is_sb_sh_sw (bvand RTL.instr_and (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.instr_and (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.is_sb_sh_sw (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_lui_auipc_jal) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 1 1) RTL.mem_state))))))))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_and (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.mem_state))))))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.instr_auipc (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.instr_auipc (bvand RTL.is_alu_reg_reg (bvand RTL.dbg_valid_insn RTL.decoder_trigger))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.instr_and (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jal) (bvnot RTL.instr_jalr)))))))) (bvand (bvnot (bvand RTL.instr_and RTL.instr_lb)) (bvand (bvnot (bvand RTL.instr_and RTL.instr_lbu)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand RTL.instr_and RTL.instr_lhu)) (bvand (bvnot (bvand RTL.instr_and RTL.instr_lh)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.is_sb_sh_sw (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_auipc (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger RTL.instr_lui)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_rdata (bvand RTL.instr_and (bvand RTL.dbg_valid_insn RTL.instr_lui))))) (bvnot (bvand RTL.instr_and (bvand RTL.instr_lui (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.206 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sub (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.instr_sub (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.decoder_pseudo_trigger RTL.instr_lui)))))) (bvand (bvnot (bvand RTL.instr_sub (bvand RTL.instr_lui (bvand (bvnot RTL.decoder_trigger) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_sub (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_valid) (bvand RTL.decoder_trigger RTL.instr_lui))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.instr_sub (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.decoder_pseudo_trigger RTL.instr_auipc)))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_sub (bvand RTL.instr_lui (bvand (bvnot RTL.decoder_trigger) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvnot ((_ extract 2 2) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.instr_sub (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) RTL.mem_wordsize))))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_sb)) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_sb RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_sub (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_trigger) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_sub (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_trigger) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_auipc ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.instr_sub (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_sh (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.instr_sub RTL.is_slli_srli_srai)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_lui (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.207 ((RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 3) ((_ extract 2 0) RTL.reg_next_pc))))))) (= (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 7 7) RTL.cpu_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 7 7) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn ((_ extract 2 2) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 2 2) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))))))))))))))))) (_ bv1 1))))
(define-fun assumption.208 ((RTL.instr_setq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (and (= ((_ extract 3 3) RTL.reg_next_pc) (_ bv1 1)) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc)))))))) (= (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.instr_jalr) (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.cpu_state) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 6 6) RTL.cpu_state) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.decoded_imm_j)) (bvand ((_ extract 22 22) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.instr_jal (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.instr_jalr) (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.cpu_state) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.instr_jalr (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.is_slli_srli_srai (bvand RTL.instr_jalr RTL.compressed_instr))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_alu_reg_imm)) (bvand (bvnot (bvand RTL.instr_and RTL.is_sll_srl_sra)) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot (bvand RTL.instr_rdcycleh (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_rdcycle (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_rdinstr (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.instr_rdinstrh (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 2 2) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 3 3) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_branch) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 6 6) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot RTL.do_waitirq) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot RTL.latched_store) ((_ extract 6 6) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_alu_reg_reg)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_blt)) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 2 2) RTL.cpu_state)))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.209 ((RTL.next_insn_opcode (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.latched_store (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.latched_store (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.latched_branch RTL.dbg_valid_insn))))))))))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.instr_jalr (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand RTL.mem_do_prefetch RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_auipc RTL.instr_jalr)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand RTL.instr_jal RTL.instr_jalr))))))))))) (_ bv1 1))))
(define-fun assumption.210 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.211 ((RTL.reg_pc (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.latched_branch RTL.dbg_valid_insn)))))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))) (bvand (bvnot (bvand RTL.instr_jalr (bvand RTL.mem_do_prefetch RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand RTL.instr_jal RTL.instr_jalr)))))))))) (_ bv1 1))))
(define-fun assumption.212 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.213 ((RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.reg_pc (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.214 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.215 ((RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.216 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.reg_pc (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.217 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.reg_pc (_ BitVec 32)) (RTL.latched_store (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.218 ((RTL.latched_branch (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu (bvand RTL.latched_branch (bvand (bvnot RTL.instr_jalr) (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.latched_stalu RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu (bvand (bvnot RTL.is_compare) (bvand RTL.latched_branch (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.mem_state)))))))))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 4 4) RTL.cpu_state))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger_q (bvand RTL.latched_stalu (bvand RTL.mem_do_rinst RTL.is_lui_auipc_jal_jalr_addi_add_sub))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_jal (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_state) (bvnot ((_ extract 0 0) RTL.mem_state))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.219 ((RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.decoded_imm_j))))) (_ bv1 1))))
(define-fun assumption.220 ((RTL.next_insn_opcode (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand (bvnot RTL.mem_valid) RTL.decoder_trigger))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand (bvnot RTL.mem_valid) (bvnot ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 4 4) RTL.next_insn_opcode) (bvand RTL.decoder_trigger (bvand ((_ extract 6 6) RTL.cpu_state) (bvnot ((_ extract 4 4) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.trap ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvnot ((_ extract 0 0) RTL.mem_state)))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.221 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.decoded_imm_j))))) (_ bv1 1))))
(define-fun assumption.222 ((RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 0 0) RTL.decoded_imm_j))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger))))) (_ bv1 1))))
(define-fun assumption.223 ((RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.decoded_imm_j)))) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_rdata ((_ extract 4 4) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.decoder_pseudo_trigger RTL.decoder_trigger_q)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata RTL.decoder_trigger)))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.224 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.225 ((RTL.decoded_imm_j (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand (bvnot RTL.latched_branch) RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand (bvnot RTL.latched_branch) RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger_q (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.decoded_imm_j)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand (bvnot RTL.latched_branch) RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 1 1) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.decoder_trigger) (bvnot ((_ extract 0 0) RTL.mem_state)))))))))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand (bvnot RTL.latched_branch) RTL.decoder_trigger))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.latched_branch) ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand (bvnot RTL.latched_branch) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 4 4) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.decoded_imm_j))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.decoded_imm_j)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger_q (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.latched_branch) (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.latched_branch) (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.decoder_trigger (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.226 ((RTL.reg_next_pc (_ BitVec 32)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.reg_next_pc)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.latched_branch) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 6 6) RTL.cpu_state) ((_ extract 0 0) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) ((_ extract 0 0) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) ((_ extract 0 0) RTL.decoded_imm_j)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand (bvnot RTL.latched_branch) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.decoded_imm_j)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.reg_next_pc))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_wdata RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.cpu_state) ((_ extract 0 0) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) ((_ extract 0 0) RTL.decoded_imm_j))))) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.decoded_imm_j) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.latched_branch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.mem_do_wdata)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.latched_branch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid ((_ extract 0 0) RTL.decoded_imm_j)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand (bvnot RTL.latched_branch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_rdata (bvand RTL.mem_valid ((_ extract 0 0) RTL.decoded_imm_j))))))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.reg_pc)) ((_ extract 0 0) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.reg_pc)) ((_ extract 0 0) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 1 1) RTL.mem_state) (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata)))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.227 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.reg_pc (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.228 ((RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 6 6) RTL.cpu_state) ((_ extract 0 0) RTL.reg_next_pc)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) RTL.reg_next_pc)))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.reg_next_pc))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.reg_next_pc)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.latched_branch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.mem_do_wdata)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.cpu_state) ((_ extract 0 0) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.reg_next_pc))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 1 1) RTL.decoded_imm_j) (bvand (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.mem_do_rdata)) (bvnot ((_ extract 1 1) RTL.mem_state)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.reg_next_pc))))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.reg_next_pc))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.reg_pc)) ((_ extract 0 0) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) RTL.reg_next_pc)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.reg_pc)) ((_ extract 0 0) RTL.reg_next_pc))))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger (bvand RTL.mem_valid (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 1 1) RTL.mem_state) (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.latched_branch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.reg_next_pc))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.229 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.reg_pc (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.230 ((RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.reg_next_pc)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.reg_next_pc)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) ((_ extract 0 0) RTL.reg_next_pc)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvnot ((_ extract 0 0) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvnot ((_ extract 0 0) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvnot ((_ extract 0 0) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvnot ((_ extract 0 0) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.is_lui_auipc_jal) RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.mem_state)))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.231 ((RTL.instr_addi (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_sb (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.reg_op2 (_ BitVec 32)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_lhu (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_lh (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_lbu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.is_sb_sh_sw (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_lhu (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot RTL.decoder_trigger_q) ((_ extract 6 6) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_wdata ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_lw (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_sll (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_xori (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_beq (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_xor (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_bge (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_and (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_or (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_sltu (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_slt (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_srli (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_slti (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_addi (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_bltu (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_blt (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_bgeu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.instr_bne (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_slli (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_add (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_srai (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_sub (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_sra (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_srl (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_ori (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_andi (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_sb (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_sw (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_sh (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_lb (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_sltiu (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_lhu (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_lhu (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger (bvand (bvand (bvnot RTL.mem_do_rdata) (bvnot RTL.mem_do_wdata)) ((_ extract 1 1) RTL.reg_next_pc)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_rinst (bvand RTL.mem_valid ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.reg_next_pc))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.instr_lw) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 3 3) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_do_rinst (bvand RTL.mem_valid ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.decoder_trigger_q ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot RTL.decoder_trigger_q) ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot RTL.decoder_trigger_q) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_or (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 6 6) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_sb (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_srl (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_andi (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_bltu (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_srli (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_slti (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_ori (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_lw (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.instr_bne (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_bgeu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_blt (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_addi (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_srai (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_xori (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_sltu (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_sub (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_sra (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_slt (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_sw (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_bge (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_add (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_and (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_sll (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_slli (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_beq (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_xor (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_sh (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_lb (bvand (bvnot RTL.latched_branch) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 3 3) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_lb (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 3 3) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.instr_sltiu (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_sltiu RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_branch) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_rinst RTL.decoder_trigger_q))))) (bvand (bvnot (bvand RTL.instr_lhu (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 0 0) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.instr_lhu (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_branch) (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rinst (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_rinst (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_lh (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 0 0) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.instr_lh (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvnot RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_wdata) (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_valid ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_do_wdata ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_lhu (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_sw (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.instr_sw RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_sb (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.instr_sb RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_ori (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_andi (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_or (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.instr_ori RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_or RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_xori (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_xor (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.instr_xori RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_lhu RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_xor RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_sltu (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_slt (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.instr_sltiu (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_sltu RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_slt RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_slti (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_beq (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.instr_slti RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_beq RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_addi (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_lw (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_lh (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.instr_addi RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_lw RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_lh RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_bge (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_bltu (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_blt (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.instr_bge RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_bltu RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_blt RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_sll (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_bgeu (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_bne (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.instr_sll RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_bgeu RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_bne RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_and (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_slli (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot RTL.instr_setq) (bvand (bvnot (bvand RTL.instr_and RTL.compressed_instr)) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot (bvand RTL.instr_slli RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_andi RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_add (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_srli (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.instr_add RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_srai (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.instr_srli RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_sub (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.instr_srai RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_sra (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.instr_sub RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_srl (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.instr_sra RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_srl RTL.compressed_instr)) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.latched_is_lu ((_ extract 0 0) RTL.decoded_imm_j))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rinst (bvand RTL.mem_do_wdata ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.latched_is_lu ((_ extract 0 0) RTL.decoded_imm_j))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvnot ((_ extract 2 2) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.instr_auipc (bvnot RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.decoded_imm_j) ((_ extract 1 1) RTL.reg_next_pc)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.latched_branch ((_ extract 1 1) RTL.reg_out)))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_valid) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_valid ((_ extract 1 1) RTL.cpu_state))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvnot ((_ extract 1 1) RTL.reg_pc))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 0 0) RTL.decoded_imm_j) ((_ extract 1 1) RTL.reg_out))))) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.decoded_imm_j) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_is_lh (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_wdata) (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 1 1) RTL.mem_wordsize)) (bvand RTL.latched_is_lb (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.latched_branch RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.instr_lbu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 0 0) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_lbu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_lbu (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.instr_lbu RTL.compressed_instr)) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_lb (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.instr_lb RTL.compressed_instr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.latched_is_lu ((_ extract 0 0) RTL.decoded_imm_j))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_sh (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 1 1) RTL.reg_pc)))))) (bvand (bvnot (bvand RTL.instr_sh RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot RTL.mem_valid) RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.latched_branch (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_alu_reg_reg)) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_wdata) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.is_sb_sh_sw (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.is_lui_auipc_jal) RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_state) (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.compressed_instr))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid RTL.compressed_instr)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.compressed_instr))) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_lbu)) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_lbu)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_lbu)) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_sb)) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.instr_jalr RTL.is_sb_sh_sw))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.latched_store) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) RTL.reg_op2))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid ((_ extract 0 0) RTL.decoded_imm_j))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.reg_out))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.instr_lbu RTL.instr_lh))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.232 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.latched_store (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.233 ((RTL.instr_ori (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.instr_blt (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_lw (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_lhu (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_lb (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_branch RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.reg_next_pc)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_wdata ((_ extract 1 1) RTL.reg_next_pc))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_lb (bvand RTL.latched_store (bvand RTL.mem_do_wdata (bvand RTL.instr_sra (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.latched_branch RTL.decoder_trigger_q)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_sb (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_lhu (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_lh (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_sh (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) RTL.reg_next_pc)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_bne (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_sw (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_xor (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_srli (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_bgeu (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_slti (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_ori (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_sll (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_bge (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_lw (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_add ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_andi (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_slt (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_beq ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.instr_bltu (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_addi ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_sra ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_blt ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.instr_or (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.instr_slli (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_srai ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_sub ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.instr_xori (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_srl (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_sltiu (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_lbu (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_lb (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_sltu (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_and (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.reg_next_pc)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.reg_next_pc)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.reg_next_pc)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger_q ((_ extract 1 1) RTL.reg_next_pc))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot RTL.latched_branch) RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.reg_next_pc)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.reg_next_pc)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_bltu (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_slt (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_ori (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.instr_xori (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_sll (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_andi (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_bge (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.instr_slli (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_srai ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_slti (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_lb (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_bgeu (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_srli (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_add ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_lw (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_beq ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_xor (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.instr_or (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_blt ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_sub ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_sra ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_lbu (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_sltiu (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_bne (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_and (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_sw (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_addi ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_srl (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_sltu (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.reg_next_pc)))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_lw RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_lbu RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_lb RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lw)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lbu)) (bvand (bvnot (bvand RTL.instr_xor RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_xori RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_sub RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_or RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_sra RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_srai RTL.compressed_instr)) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.compressed_instr (bvand RTL.instr_beq (bvnot RTL.instr_lw)))) (bvand (bvnot (bvand RTL.instr_srl RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_srli RTL.compressed_instr)) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot (bvand RTL.instr_ori RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_slti RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_sw RTL.compressed_instr)) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.latched_branch RTL.decoder_pseudo_trigger))) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.instr_bne RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_slt RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_add RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_addi RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_sltu RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_sltiu RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_bltu RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_bgeu RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_bge RTL.compressed_instr)) (bvand (bvnot (bvand RTL.compressed_instr (bvand RTL.instr_blt (bvnot RTL.instr_lbu)))) (bvand (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.instr_lb) RTL.latched_is_lb))) (bvand (bvnot (bvand RTL.instr_andi RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_and RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_jalr (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_slli RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_sll RTL.compressed_instr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 1 1) RTL.reg_next_pc)))))) (bvand (bvnot (bvand RTL.instr_sb (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_sb RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_sb)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 1 1) RTL.reg_next_pc)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.reg_next_pc)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_sh (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_lhu (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_lh (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_lhu RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_lhu RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_lh RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_slti)) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_sh RTL.compressed_instr)) (bvand (bvnot (bvand RTL.compressed_instr (bvand RTL.mem_do_wdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_wdata))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_wdata RTL.decoder_trigger_q)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize)))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_trigger_q ((_ extract 1 1) RTL.reg_next_pc))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.decoder_trigger_q ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_wdata RTL.decoder_trigger))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger RTL.decoder_trigger_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.reg_next_pc))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.reg_next_pc))))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) ((_ extract 1 1) RTL.reg_next_pc))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand RTL.decoder_trigger_q ((_ extract 1 1) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) RTL.reg_next_pc)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot RTL.latched_branch) RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_wdata ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.reg_next_pc)))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.compressed_instr)) (bvand (bvnot (bvand RTL.compressed_instr (bvand RTL.decoder_pseudo_trigger (bvand RTL.latched_branch RTL.mem_do_rdata)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_wdata ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.latched_store (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger_q (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_out) (bvand RTL.latched_branch RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand RTL.instr_auipc (bvand (bvnot RTL.is_lui_auipc_jal) RTL.decoder_trigger_q))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_lbu (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 2 2) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_lb (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 2 2) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand RTL.latched_branch RTL.decoder_trigger_q))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.decoder_trigger_q) RTL.is_lbu_lhu_lw)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_out) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_wordsize))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.compressed_instr (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.compressed_instr (bvand RTL.mem_valid (bvand RTL.decoder_trigger (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.compressed_instr (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.is_lui_auipc_jal) RTL.decoder_trigger_q))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 1 1) RTL.mem_state)))))))))))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.mem_state))))) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.234 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.235 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.reg_op2 (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata RTL.latched_stalu)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jalr) (bvand RTL.latched_branch (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.mem_do_wdata RTL.latched_stalu)))))) (bvand (bvnot (bvand RTL.latched_stalu RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_state) (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.reg_op2) ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvnot RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 1 1) RTL.mem_state) (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger))))))))))))) (_ bv1 1))))
(define-fun assumption.236 ((RTL.instr_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.instr_jal ((_ extract 0 0) RTL.decoded_imm_j))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.decoder_pseudo_trigger RTL.decoder_trigger_q))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_rinst) RTL.decoder_trigger_q))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.decoder_trigger (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_state) (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))))))))))))))))) (_ bv1 1))))
(define-fun assumption.237 ((RTL.mem_rdata_q (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.decoded_imm_j (_ BitVec 32))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.reg_pc)) ((_ extract 0 0) RTL.reg_next_pc))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_rinst ((_ extract 6 6) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_jal ((_ extract 0 0) RTL.decoded_imm_j))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.decoded_imm_j))))))))))))) (_ bv1 1))))
(define-fun assumption.238 ((RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.reg_pc (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.239 ((RTL.irq_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.decoded_imm_j))))) (_ bv1 1))))
(define-fun assumption.240 ((RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 0 0) RTL.decoded_imm_j)))) (_ bv1 1))))
(define-fun assumption.241 ((RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand RTL.latched_branch (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_prefetch RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.latched_branch (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.reg_out) (bvand RTL.instr_jal (bvand (bvnot RTL.latched_stalu) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.latched_store (bvand RTL.instr_jal (bvand RTL.mem_do_rinst (bvnot RTL.latched_stalu))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.latched_branch (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 1 1) RTL.reg_out) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))))))))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.mem_do_prefetch (bvnot RTL.mem_do_rinst)))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 1 1) RTL.reg_out) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 2 2) RTL.mem_rdata_q))))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 6 6) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.latched_store (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))))))))))) (bvand (bvnot (bvand RTL.latched_branch (bvand ((_ extract 1 1) RTL.reg_out) (bvand RTL.instr_jal (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.instr_jalr (bvand RTL.mem_do_rinst (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.latched_stalu (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) RTL.mem_state))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.is_sb_sh_sw (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.compressed_instr (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_or RTL.is_slli_srli_srai)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.instr_and RTL.is_slli_srli_srai)) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn RTL.instr_jal))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.242 ((RTL.latched_branch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvnot (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 0 0) RTL.decoded_imm_j))) (_ bv1 1))))
(define-fun assumption.243 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.latched_store (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 1 1) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.244 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.245 ((RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.246 ((RTL.instr_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.trap (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.instr_jal ((_ extract 0 0) RTL.decoded_imm_j))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.decoded_imm_j)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.decoded_imm_j))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.decoded_imm_j))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.decoded_imm_j) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.decoded_imm_j))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata)))))))))))))) (_ bv1 1))))
(define-fun assumption.247 ((RTL.mem_valid (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_branch) (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.mem_do_rinst) (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.instr_jal (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand (bvnot RTL.latched_store) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand (bvnot RTL.latched_store) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 4 4) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rinst) RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rinst) (bvnot ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_branch) (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.mem_state))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.mem_do_rinst) (bvnot ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand (bvnot RTL.latched_store) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rinst) RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand (bvnot RTL.mem_valid) RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_branch) (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_branch) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) (bvnot ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_branch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_branch) (bvnot ((_ extract 0 0) RTL.mem_state)))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.248 ((RTL.instr_srai (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_slli (_ BitVec 1)) (RTL.reg_op1 (_ BitVec 32)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_getq (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_out (_ BitVec 32)) (RTL.instr_sll (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 3 3) RTL.cpu_state)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_sb (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_sw (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.decoder_trigger_q (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.dbg_valid_insn RTL.instr_jal))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvnot ((_ extract 3 3) RTL.cpu_state))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.dbg_valid_insn RTL.instr_jal))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvnot ((_ extract 3 3) RTL.cpu_state)))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.instr_jal (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state)))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.dbg_valid_insn RTL.instr_jal))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) (bvnot RTL.mem_do_wdata)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.dbg_valid_insn RTL.instr_jal)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_sltiu (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_sltiu RTL.compressed_instr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_addi (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot RTL.instr_lb) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_addi RTL.compressed_instr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand RTL.instr_jal ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.decoder_trigger_q (bvand RTL.instr_jal (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.decoder_trigger (bvand RTL.instr_jal (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_valid (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_sh (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_sh (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 2 2) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_sh RTL.compressed_instr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))))))) (bvand (bvnot (bvand RTL.compressed_instr (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand RTL.instr_jal (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_valid (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.mem_do_rinst RTL.mem_do_wdata))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.mem_do_wdata (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.reg_op1) (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) RTL.dbg_valid_insn))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.reg_op1) (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand RTL.instr_jal (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.mem_do_rinst (bvnot ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.mem_valid (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_rinst RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_and (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn))))))))))))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rinst RTL.instr_jal)))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.instr_and RTL.compressed_instr)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_lhu (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.mem_do_prefetch RTL.mem_do_rinst)))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_sb (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_sb RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_sb RTL.instr_sh)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_lh (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.mem_do_prefetch RTL.mem_do_rinst)))))))))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_wdata) RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_xor (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_xor RTL.compressed_instr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_lbu (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_lbu RTL.compressed_instr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_lhu (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_lhu RTL.compressed_instr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_ori (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_ori RTL.compressed_instr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_xori (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_xori RTL.compressed_instr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_lh (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_lh RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_sltiu (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_slti (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_slti RTL.compressed_instr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_srli (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_srli RTL.compressed_instr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_srai (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_srai RTL.compressed_instr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_sub (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_sub RTL.compressed_instr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_bgeu (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_bgeu RTL.compressed_instr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_sltu (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_sltu RTL.compressed_instr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_srl (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_srl RTL.compressed_instr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_bltu (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_bltu RTL.compressed_instr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_bge (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_bge RTL.compressed_instr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_or (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_or RTL.compressed_instr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_blt (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_blt RTL.compressed_instr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_sra (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_sra RTL.compressed_instr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_bne (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_bne RTL.compressed_instr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_andi (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_andi RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_and (bvand RTL.compressed_instr (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lbu (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.instr_and (bvand (bvnot RTL.instr_lbu) RTL.compressed_instr))) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_lh)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_beq (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_beq RTL.compressed_instr)) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_slt (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_slt RTL.compressed_instr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_add (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_add RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_addi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot RTL.instr_setq) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_lw (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_lw RTL.compressed_instr)) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_lb (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_lb RTL.compressed_instr)) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_slli (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_slli RTL.compressed_instr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.instr_sll (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_sll RTL.compressed_instr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_sw (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_sw RTL.compressed_instr)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_store) (bvnot RTL.mem_do_wdata))))))))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.latched_branch (bvand ((_ extract 1 1) RTL.reg_out) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_store) (bvnot RTL.mem_do_wdata))))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_pseudo_trigger RTL.compressed_instr)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_store) (bvnot RTL.mem_do_wdata))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn))))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_jal ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata)))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata))))))))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_lbu)) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_lbu)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn))))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.latched_branch (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 2 2) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_lb RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_wdata)))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.compressed_instr (bvand RTL.mem_do_wdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_wdata)))))))))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal) (bvand RTL.instr_jal RTL.decoder_trigger_q))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvnot RTL.mem_do_wdata)))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_pseudo_trigger (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvnot (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 0 0) RTL.mem_state))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.249 ((RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.250 ((RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_stalu (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand RTL.latched_stalu RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.latched_stalu RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.latched_stalu RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.decoder_trigger) (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu (bvand RTL.decoder_trigger RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger))))))))))))))) (_ bv1 1))))
(define-fun assumption.251 ((RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= (_ bv0 2) ((_ extract 1 0) RTL.reg_next_pc))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.decoder_pseudo_trigger (bvand RTL.dbg_valid_insn RTL.instr_jal)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn RTL.instr_jal)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn RTL.instr_jal)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.decoder_trigger (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 4 4) RTL.cpu_state) (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rinst) RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.instr_jal (bvand (bvnot RTL.latched_store) RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.instr_jal (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.mem_do_wdata)))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn RTL.instr_jal)))) (bvnot (bvand (bvnot RTL.latched_branch) (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.instr_jal)))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.252 ((RTL.instr_beq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.instr_auipc (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_sltu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoded_imm (_ BitVec 32)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_addi (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn ((_ extract 5 5) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 0 0) RTL.mem_state))))))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 1 1) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.reg_next_pc))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.reg_next_pc))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal ((_ extract 1 1) RTL.reg_next_pc)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.reg_next_pc))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand (bvnot RTL.latched_branch) ((_ extract 1 1) RTL.reg_next_pc))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_sw ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_lh (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_lb (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_blt (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_slt ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_slli (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_or ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_xor (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_xori (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_sltu ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_ori ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_bgeu (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_srl (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_and ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_andi ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_add (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_srli (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_sra (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_srai (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_sub (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_sll (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_addi (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_slti ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_bge ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_beq (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_bltu (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_bne (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.reg_next_pc))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_sb (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 1 1) RTL.cpu_state))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_sh ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_branch) RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.decoder_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_sw (bvnot ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 0 0) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_jal ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_imm) (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand (bvnot RTL.latched_branch) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 0 0) RTL.cpu_state))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal ((_ extract 1 1) RTL.reg_next_pc)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.is_lbu_lhu_lw (bvand RTL.latched_branch RTL.compressed_instr))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.compressed_instr (bvand RTL.latched_branch (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 0 0) RTL.mem_state)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_lw (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 5 5) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.compressed_instr ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal ((_ extract 1 1) RTL.reg_next_pc)))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_lw (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_slli (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_slli RTL.compressed_instr)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_prefetch (bvand RTL.instr_or ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_or RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_xor (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_xor RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_lw RTL.compressed_instr)) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_lhu (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 5 5) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_lhu RTL.compressed_instr)) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.instr_xori RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_bgeu (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_bgeu RTL.compressed_instr)) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_prefetch (bvand RTL.instr_sltu ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_sltu RTL.compressed_instr)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_prefetch (bvand RTL.instr_slt ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_slt RTL.compressed_instr)) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_sltiu ((_ extract 1 1) RTL.reg_next_pc)))))) (bvand (bvnot (bvand RTL.instr_sltiu RTL.compressed_instr)) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_lbu (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 5 5) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_lbu RTL.compressed_instr)) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_lh RTL.compressed_instr)) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.compressed_instr ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.decoder_trigger RTL.compressed_instr))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_wdata RTL.compressed_instr))) (bvand (bvnot (bvand RTL.is_lbu_lhu_lw (bvand RTL.latched_branch RTL.compressed_instr))) (bvand (bvnot (bvand RTL.instr_bge RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_addi RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_beq RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_slti RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_ori RTL.compressed_instr)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_srl (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_srl RTL.compressed_instr)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_prefetch (bvand RTL.instr_and ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_and RTL.compressed_instr)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_prefetch (bvand RTL.instr_andi ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_andi RTL.compressed_instr)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_add (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_add RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_srli RTL.compressed_instr)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_prefetch (bvand RTL.instr_sra ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_sra RTL.compressed_instr)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_srai (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_srai RTL.compressed_instr)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_prefetch (bvand RTL.instr_sub ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_sub RTL.compressed_instr)) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.instr_sll (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_sll RTL.compressed_instr)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_bltu (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_bltu RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_blt RTL.compressed_instr)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_bne (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_bne RTL.compressed_instr)) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.decoder_pseudo_trigger RTL.compressed_instr))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.mem_do_prefetch (bvand RTL.instr_sh ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_sh RTL.compressed_instr)) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.compressed_instr ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.instr_lb (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_lb RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lhu)) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_sb RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_sw RTL.compressed_instr)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_sb (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_prefetch RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.instr_lbu (bvand RTL.mem_do_rdata (bvand RTL.latched_is_lh (bvand RTL.dbg_valid_insn RTL.decoder_trigger))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) (bvnot ((_ extract 0 0) RTL.mem_state))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal ((_ extract 1 1) RTL.reg_next_pc)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 5 5) RTL.cpu_state))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_wdata ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_jal ((_ extract 1 1) RTL.reg_next_pc))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_out) (bvand RTL.dbg_valid_insn (bvand RTL.latched_branch RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.instr_auipc (bvnot RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_branch ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.latched_branch (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.latched_store (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.instr_lbu (bvand RTL.instr_srl (bvand RTL.dbg_valid_insn (bvand RTL.latched_store (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 2 2) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 5 5) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 5 5) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.is_lbu_lhu_lw (bvand (bvnot RTL.instr_lw) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_lhu))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.instr_jal (bvnot RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.compressed_instr (bvand RTL.decoder_trigger (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_valid (bvand RTL.decoder_trigger RTL.compressed_instr)))) (bvand (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_lui_auipc_jal) (bvnot ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_addi RTL.instr_lh)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_jalr (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_sh)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_lh)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.latched_branch) RTL.instr_jal)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.reg_next_pc))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.reg_next_pc))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal ((_ extract 1 1) RTL.reg_next_pc)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 2 2) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal ((_ extract 1 1) RTL.reg_next_pc)))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal ((_ extract 1 1) RTL.reg_next_pc)))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal ((_ extract 1 1) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.reg_next_pc)))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal ((_ extract 1 1) RTL.reg_next_pc)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.reg_next_pc) (bvnot ((_ extract 2 2) RTL.next_insn_opcode)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal (bvand ((_ extract 1 1) RTL.reg_next_pc) ((_ extract 0 0) RTL.mem_state)))))) (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_jal ((_ extract 1 1) RTL.reg_next_pc)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.253 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.reg_pc (_ BitVec 32)) (RTL.latched_store (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.254 ((RTL.instr_lui (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.latched_stalu RTL.instr_jal))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu RTL.instr_jal))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.latched_stalu RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.latched_stalu (bvnot ((_ extract 3 3) RTL.cpu_state)))))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvnot (bvand (bvnot RTL.is_compare) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.decoder_trigger) RTL.instr_jal)))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.255 ((RTL.latched_store (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= ((_ extract 1 1) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger RTL.instr_jal))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) (bvand RTL.decoder_pseudo_trigger RTL.instr_jal))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_pseudo_trigger RTL.instr_jal)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvand RTL.instr_jal ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvand RTL.instr_jal ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) (bvand RTL.instr_jal (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) (bvand RTL.instr_jal (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_branch) RTL.instr_jal))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_branch) RTL.instr_jal))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_branch) RTL.instr_jal))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.latched_branch) (bvand RTL.instr_jal (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvand ((_ extract 1 1) RTL.cpu_state) (bvnot ((_ extract 0 0) RTL.reg_pc))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 0 0) RTL.reg_pc))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvand ((_ extract 5 5) RTL.cpu_state) (bvnot ((_ extract 0 0) RTL.reg_pc))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.latched_branch) ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.latched_branch) RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.latched_branch) (bvnot RTL.mem_do_prefetch)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_valid) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.instr_jal (bvnot RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_jal ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_lui_auipc_jal) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 0 0) RTL.reg_pc)))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_branch) RTL.instr_jal)))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_wdata ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.latched_store) RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand RTL.mem_do_wdata RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn RTL.instr_jal)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.256 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.reg_pc (_ BitVec 32)) (RTL.latched_store (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))))
(define-fun assumption.257 ((RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal ((_ extract 0 0) RTL.reg_next_pc)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal ((_ extract 0 0) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.reg_next_pc))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal ((_ extract 0 0) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rdata (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.reg_pc)) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.reg_next_pc))))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.reg_next_pc))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.reg_pc)) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.mem_do_rinst (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.latched_branch) ((_ extract 0 0) RTL.reg_next_pc)))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand (bvnot RTL.latched_branch) RTL.mem_do_rinst))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rdata (bvnot ((_ extract 1 1) RTL.mem_state)))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvnot ((_ extract 1 1) RTL.mem_state))))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand (bvnot RTL.latched_branch) (bvnot RTL.mem_do_rinst))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.reg_pc)) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.reg_next_pc))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.reg_pc)) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.reg_next_pc))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvnot ((_ extract 1 1) RTL.mem_state))))))))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_valid (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.258 ((RTL.latched_store (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoded_imm_j (_ BitVec 32)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.mem_state)) (_ bv1 1)) (and (= RTL.mem_do_rinst (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= RTL.latched_branch (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.do_waitirq) (_ bv1 1)) (and (= (bvnot RTL.decoder_trigger) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))) (= ((_ extract 0 0) RTL.reg_pc) (_ bv1 1)))))) (= (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvand RTL.decoder_pseudo_trigger ((_ extract 6 6) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_jal (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvand (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rinst)) ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger_q (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.latched_store) (bvand RTL.instr_jal (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_wordsize))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.instr_jal (bvand ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.instr_jal ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.instr_jal (bvnot RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.instr_jal)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.reg_next_pc))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.reg_pc)) (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.reg_pc)) (bvand ((_ extract 0 0) RTL.reg_next_pc) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 2 2) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.reg_pc)) (bvand ((_ extract 0 0) RTL.reg_next_pc) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvnot (bvand ((_ extract 0 0) RTL.decoded_imm_j) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jal (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.reg_next_pc))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.259 ((RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_bge (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.instr_bge (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_bge (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand RTL.instr_bge (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_bge (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_bge ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_bge ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_bge ((_ extract 4 4) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_bge ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_bge ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_bge RTL.is_sb_sh_sw))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_bge (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.instr_bge (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)))))))))))))))))))
(define-fun assumption.260 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_retirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xor (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))) (bvand (bvnot (bvand RTL.instr_xor RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.instr_retirq) RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_alu_reg_reg)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_reg))) (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger))))))))))))
(define-fun assumption.261 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_add (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))) (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_imm))))))
(define-fun assumption.262 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand RTL.instr_ori (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_auipc RTL.is_alu_reg_imm)))) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_lui RTL.is_alu_reg_imm)))))))
(define-fun assumption.263 ((RTL.instr_sub (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sub (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_reg RTL.is_alu_reg_imm))))))
(define-fun assumption.264 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand RTL.instr_or (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.is_alu_reg_reg)))) (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.instr_lui RTL.is_alu_reg_reg)))))))
(define-fun assumption.265 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_and (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))) (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_reg RTL.is_alu_reg_imm))))))
(define-fun assumption.266 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_and (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))) (bvand (bvnot (bvand RTL.instr_and RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvand (bvnot (bvand RTL.instr_and RTL.instr_lbu)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_jalr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.is_alu_reg_imm)))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger))))))))))))))))))
(define-fun assumption.267 ((RTL.instr_beq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_or (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_and (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 2 2) RTL.reg_next_pc)) (_ bv1 1))))))) (= (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_valid) RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_valid) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_xori (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_ori (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_addi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_slti (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 4 4) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 3 3) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 1 1) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 0 0) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot RTL.latched_stalu) (bvand ((_ extract 2 2) RTL.reg_out) (bvand RTL.decoder_trigger (bvand RTL.latched_branch (bvnot RTL.decoder_pseudo_trigger)))))) (bvand (bvnot (bvand RTL.is_lui_auipc_jal (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) ((_ extract 12 12) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_beq RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_bltu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_slti RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_ori RTL.is_sll_srl_sra)) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.latched_branch (bvnot RTL.decoder_pseudo_trigger)))))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_jalr (bvand RTL.trap (bvand RTL.mem_do_rinst (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_alu_reg_reg)) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_xori RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_blt RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_add RTL.is_sll_srl_sra)) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_sb ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_bgeu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_sub RTL.is_slli_srli_srai)) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_slt ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_sra (bvand ((_ extract 12 12) RTL.mem_rdata_q) ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_sll (bvand ((_ extract 12 12) RTL.mem_rdata_q) ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_slli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_sltu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_srli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_blt RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_xor RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_bgeu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.instr_bne ((_ extract 4 4) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.instr_srai ((_ extract 5 5) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_bltu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sltiu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_slti RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.is_slli_srli_srai (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_sh (bvand ((_ extract 5 5) RTL.mem_rdata_q) ((_ extract 12 12) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.is_slli_srli_srai (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_sra (bvand ((_ extract 5 5) RTL.mem_rdata_q) ((_ extract 12 12) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_beq RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_addi RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_lbu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_ori RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_xori RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sb RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.instr_lb RTL.is_slli_srli_srai)) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_andi (bvand ((_ extract 5 5) RTL.mem_rdata_q) ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 5 5) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_sw (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvnot ((_ extract 12 12) RTL.next_insn_opcode))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_auipc (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_alu_reg_imm)) (bvand (bvnot (bvand RTL.instr_or (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvnot ((_ extract 12 12) RTL.next_insn_opcode))))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand (bvnot RTL.latched_stalu) (bvand RTL.dbg_valid_insn (bvand ((_ extract 2 2) RTL.reg_out) (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand ((_ extract 4 4) RTL.mem_rdata_q) (bvand RTL.latched_branch ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.instr_add RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.instr_sltu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu ((_ extract 4 4) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.instr_lui (bvnot ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_lw ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_alu_reg_reg)) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.is_sb_sh_sw ((_ extract 4 4) RTL.mem_rdata_q)))))))) (bvand (bvnot (bvand RTL.instr_xor RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.is_slli_srli_srai (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.is_sb_sh_sw ((_ extract 4 4) RTL.mem_rdata_q)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand ((_ extract 4 4) RTL.mem_rdata_q) (bvand RTL.decoder_pseudo_trigger RTL.is_sb_sh_sw))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_jal (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand RTL.instr_srl ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_and RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_sra (bvnot RTL.is_sll_srl_sra))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_jalr (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_jalr (bvand RTL.decoder_pseudo_trigger ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_sh (bvand RTL.compressed_instr ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.latched_store) RTL.mem_do_rinst)))) (bvand (bvnot (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand (bvnot RTL.latched_stalu) (bvand (bvnot ((_ extract 1 1) RTL.reg_pc)) (bvand (bvnot ((_ extract 0 0) RTL.reg_pc)) (bvand RTL.dbg_valid_insn (bvand ((_ extract 2 2) RTL.reg_out) (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.latched_branch (bvnot RTL.mem_do_wdata))))))))))))) (bvand (bvnot (bvand RTL.instr_or RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand (bvnot RTL.latched_stalu) (bvand RTL.dbg_valid_insn (bvand ((_ extract 2 2) RTL.reg_out) (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.latched_branch (bvnot RTL.mem_do_rinst))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_rdinstr ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_rdinstrh ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_rdcycleh ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_rdcycle ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_and RTL.is_slli_srli_srai)) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.latched_store) RTL.mem_do_rinst)))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_jalr (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.instr_ori (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.compressed_instr))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_alu_reg_reg)) (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 2 2) RTL.mem_rdata_q)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.268 ((RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_xor (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 2 2) RTL.reg_next_pc)) (_ bv1 1))))))) (= (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 14 14) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand RTL.dbg_valid_insn (bvand RTL.is_slli_srli_srai (bvnot ((_ extract 14 14) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 14 14) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_stalu) (bvnot ((_ extract 14 14) RTL.next_insn_opcode)))))))) (bvand (bvnot (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvnot ((_ extract 14 14) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 14 14) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_sb (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) ((_ extract 14 14) RTL.mem_rdata_q)))) (bvand (bvnot (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand RTL.instr_addi (bvnot ((_ extract 14 14) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_andi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) (bvand RTL.is_lui_auipc_jal (bvand RTL.dbg_valid_insn (bvnot ((_ extract 14 14) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand RTL.instr_add (bvnot ((_ extract 14 14) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand RTL.instr_and (bvnot ((_ extract 14 14) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_sh (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) ((_ extract 14 14) RTL.mem_rdata_q)))) (bvand (bvnot (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) (bvand RTL.is_lui_auipc_jal (bvand RTL.instr_blt (bvnot ((_ extract 14 14) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_bne (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) ((_ extract 4 4) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_bltu (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) (bvand RTL.is_lui_auipc_jal (bvnot ((_ extract 14 14) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand RTL.instr_sltiu (bvnot ((_ extract 14 14) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) (bvand RTL.instr_bge (bvand RTL.is_lui_auipc_jal (bvnot ((_ extract 14 14) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) (bvand RTL.instr_auipc (bvnot ((_ extract 14 14) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) (bvand RTL.instr_lui (bvnot ((_ extract 14 14) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_sltu (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) ((_ extract 14 14) RTL.mem_rdata_q)))) (bvand (bvnot (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand RTL.instr_slt (bvnot ((_ extract 14 14) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand RTL.instr_slti (bvnot ((_ extract 14 14) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_srai (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvnot ((_ extract 12 12) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) ((_ extract 4 4) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand RTL.instr_auipc (bvnot ((_ extract 14 14) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 14 14) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand RTL.instr_jalr (bvnot ((_ extract 14 14) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_xor RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_or RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_sltu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_and RTL.is_sll_srl_sra)) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.instr_rdinstrh (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) ((_ extract 14 14) RTL.mem_rdata_q)))) (bvand (bvnot (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand RTL.instr_rdcycle (bvnot ((_ extract 14 14) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand RTL.instr_rdinstr (bvnot ((_ extract 14 14) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand RTL.instr_rdcycleh (bvnot ((_ extract 14 14) RTL.next_insn_opcode))))) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvnot ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 4 4) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 1 1) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 3 3) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 0 0) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_alu_reg_reg)) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.269 ((RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.reg_out (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_add (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_add (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv4294967264 32)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 2 2) RTL.reg_next_pc)) (_ bv1 1))))))) (= (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 5 5) RTL.reg_out))))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.mem_do_rinst ((_ extract 2 2) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_jalr)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_prefetch RTL.instr_jalr))) (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.instr_jalr)))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 3 3) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.compressed_instr))) (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 1 1) RTL.mem_rdata_q)))))))))))))))))) (_ bv1 1))))
(define-fun assumption.270 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_slli (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvnot (bvand RTL.instr_lui (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_imm))))))
(define-fun assumption.271 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_srai (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.instr_lui)))))))
(define-fun assumption.272 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_srli (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_imm)))) (bvnot (bvand RTL.instr_lui (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_imm)))))))
(define-fun assumption.273 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.instr_auipc)))) (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.instr_lui)))))))
(define-fun assumption.274 ((RTL.irq_state (_ BitVec 2)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_lui (_ BitVec 1)) (RTL.reg_out (_ BitVec 32))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_auipc (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv16 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 2 2) RTL.reg_next_pc)) (_ bv1 1))))))) (= (bvand (bvnot (bvand RTL.instr_auipc (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 4 4) RTL.reg_out) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.latched_branch RTL.latched_stalu)))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 2 2) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.instr_lui (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu (bvand RTL.latched_branch ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_jalr (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 3 3) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_jalr ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.instr_jal RTL.is_alu_reg_reg)) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 4 4) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_auipc RTL.instr_jalr)) (bvand (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))) (bvnot (bvand RTL.instr_jal RTL.is_alu_reg_imm))))))))))))))) (_ bv1 1))))
(define-fun assumption.275 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_stalu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.irq_state (_ BitVec 2))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_auipc (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv24 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 2 2) RTL.reg_next_pc)) (_ bv1 1))))))) (= (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.latched_branch (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.latched_stalu RTL.instr_auipc)))))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.latched_stalu RTL.instr_auipc)))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_auipc (bvnot ((_ extract 1 1) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_auipc (bvnot ((_ extract 0 0) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))) (bvnot (bvand RTL.instr_auipc RTL.instr_jalr))))))))))))) (_ bv1 1))))
(define-fun assumption.276 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xor (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvnot (bvand RTL.instr_lui (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))))))
(define-fun assumption.277 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sltu (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvnot (bvand RTL.instr_lui (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))))))
(define-fun assumption.278 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv4294967267 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.279 ((RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= (bvnot ((_ extract 1 1) RTL.reg_next_pc)) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv4294967266 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))))))) (= (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.latched_branch (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu (bvand RTL.instr_lui ((_ extract 1 1) RTL.reg_out))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_lui (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_lui (bvnot ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_lui (bvnot ((_ extract 1 1) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_lui (bvnot ((_ extract 0 0) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_lui ((_ extract 3 3) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 2 2) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.instr_jalr (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand RTL.instr_jalr RTL.instr_lui)) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)))))))))))))) (_ bv1 1))))
(define-fun assumption.280 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv4294967265 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.281 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv4294967264 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 2 2) RTL.reg_next_pc)) (_ bv1 1))))))) (= (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.latched_stalu (bvand RTL.latched_branch (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_lui ((_ extract 9 9) RTL.reg_out)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 2 2) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand RTL.mem_do_rinst (bvand RTL.instr_andi (bvand RTL.instr_lui RTL.instr_rdcycle)))))) (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.mem_do_rinst (bvand RTL.instr_jalr ((_ extract 3 3) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_lui (bvnot ((_ extract 1 1) RTL.mem_rdata_q))))))))))))))) (_ bv1 1))))
(define-fun assumption.282 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv3 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.283 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2147483667 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.284 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv51 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.285 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv1073741843 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.286 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.decoded_imm (_ BitVec 32)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= (bvnot ((_ extract 1 1) RTL.reg_next_pc)) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv1073741842 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))))))) (= (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.latched_stalu (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.instr_lui (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 1 1) RTL.reg_out))))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand ((_ extract 30 30) RTL.reg_out) (bvand RTL.instr_lui (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.is_compare) (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.instr_lui (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lui (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_lui (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 4 4) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_lui (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 3 3) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_lui (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 1 1) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.instr_jalr (bvand ((_ extract 30 30) RTL.decoded_imm) (bvand (bvnot ((_ extract 12 12) RTL.decoded_imm)) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand ((_ extract 4 4) RTL.decoded_imm) ((_ extract 4 4) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.instr_jalr (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_jalr (bvand RTL.mem_do_prefetch (bvnot RTL.mem_do_rinst))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 4 4) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.is_compare (bvand RTL.instr_jalr (bvand RTL.instr_lui (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub))))) (bvnot (bvand RTL.instr_jalr (bvand RTL.instr_jal (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.287 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sw (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_lui RTL.is_sb_sh_sw)))) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_auipc RTL.is_sb_sh_sw)))))))
(define-fun assumption.288 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_srl (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_lui RTL.is_alu_reg_reg)))) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_auipc RTL.is_alu_reg_reg)))))))
(define-fun assumption.289 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sra (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_reg))) (bvnot (bvand RTL.instr_lui (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_reg))))))
(define-fun assumption.290 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand RTL.instr_lhu (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.instr_auipc)))) (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.instr_lui)))))))
(define-fun assumption.291 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_addi (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_imm)))) (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.instr_lui)))))))
(define-fun assumption.292 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_auipc (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2147483675 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.293 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_sb (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_add (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_add (bvand RTL.dbg_valid_insn (bvand RTL.instr_auipc (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.decoder_pseudo_trigger (bvnot RTL.instr_jal))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_add (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvand RTL.instr_auipc (bvnot RTL.instr_jal))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_add (bvand RTL.dbg_valid_insn (bvand RTL.instr_auipc (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.instr_jal) (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_add (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvand RTL.instr_auipc (bvand (bvnot RTL.instr_jal) (bvnot ((_ extract 1 1) RTL.mem_state)))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_auipc ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_add (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.decoder_trigger) RTL.instr_auipc))))) (bvand (bvnot (bvand RTL.instr_lui (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_add (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) RTL.decoder_pseudo_trigger)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))) (bvand (bvnot (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_add (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.mem_wordsize)))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvnot ((_ extract 7 7) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_lui (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_add (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_lui (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) RTL.instr_add)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) RTL.instr_auipc)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_add (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_add (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sh (bvnot ((_ extract 1 1) RTL.mem_state))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand RTL.instr_add (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_add (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvnot ((_ extract 1 1) RTL.mem_state)))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_add (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvand RTL.is_sb_sh_sw (bvnot ((_ extract 1 1) RTL.mem_state))))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_add (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvnot ((_ extract 1 1) RTL.mem_state))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvnot RTL.mem_do_wdata))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_add (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_add (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 1 1) RTL.mem_state)))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.dbg_valid_insn (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.instr_lui (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_add (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_lui (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) RTL.instr_add)))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.mem_do_rinst) RTL.instr_auipc)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.mem_do_rinst) RTL.instr_auipc)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.is_lui_auipc_jal) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvnot ((_ extract 0 0) RTL.mem_state))))))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.instr_add RTL.instr_sb)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.instr_lui (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_reg))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_valid (bvand RTL.instr_add (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sh (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvnot ((_ extract 0 0) RTL.mem_state))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.instr_add RTL.instr_lb)) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_sll RTL.instr_lb)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_add (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_add RTL.instr_lhu)) (bvand (bvnot (bvand RTL.instr_add RTL.instr_sltu)) (bvand (bvnot (bvand RTL.instr_add RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_lui (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_lui (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) RTL.instr_lb)))) (bvand (bvnot (bvand RTL.instr_lui (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) RTL.instr_lbu)))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_add)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.instr_auipc)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_add (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_add (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvand RTL.instr_auipc (bvnot RTL.instr_jal))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand RTL.instr_add (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.instr_add (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvand RTL.instr_auipc (bvand RTL.mem_do_wdata (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvnot ((_ extract 1 1) RTL.mem_state))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_add (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvand RTL.instr_auipc (bvnot RTL.instr_jal))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand RTL.instr_add (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.mem_do_wdata))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_add (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvand RTL.instr_auipc (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.instr_jal) (bvnot ((_ extract 0 0) RTL.mem_state))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand RTL.instr_add (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvand RTL.instr_auipc (bvand (bvnot RTL.instr_jal) (bvnot ((_ extract 1 1) RTL.mem_state)))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_add (bvand RTL.dbg_valid_insn (bvand RTL.instr_auipc (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.decoder_pseudo_trigger (bvnot RTL.instr_jal)))))))) (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_add (bvand RTL.dbg_valid_insn (bvand RTL.instr_auipc (bvand (bvnot RTL.instr_jal) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.294 ((RTL.latched_store (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xori (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_xori (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_xori (bvand RTL.instr_auipc (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_xori (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.decoder_pseudo_trigger RTL.instr_lui))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_xori (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_xori (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_xori (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) RTL.instr_lui))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_xori (bvand RTL.instr_auipc (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jal) (bvnot RTL.instr_jalr)))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_xori (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) RTL.instr_lui))))))) (bvand (bvnot (bvand RTL.instr_xori (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_trigger) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_auipc ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_xori (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) RTL.instr_lui))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_xori ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_lui ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_xori (bvand RTL.mem_valid (bvand RTL.instr_auipc (bvand RTL.dbg_valid_insn (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.instr_xori (bvand (bvnot RTL.mem_valid) (bvand RTL.instr_auipc (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvnot RTL.instr_jalr)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_xori (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot RTL.decoder_trigger) RTL.instr_lui)))))))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_xori (bvand RTL.instr_auipc (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.instr_xori (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) RTL.instr_lui)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_sb (bvand RTL.instr_xori (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.instr_xori (bvand RTL.mem_valid (bvand RTL.decoder_trigger (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.instr_lbu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_xori (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_xori)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 2 2) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_xori (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_auipc (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_xori RTL.instr_lb)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 5 5) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_sll RTL.instr_xori)) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_xori)) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_xori)) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_xori)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_xori)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot RTL.instr_retirq) (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.instr_lui (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.295 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2147483651 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.296 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2147483659 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.297 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684354587 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.298 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684354579 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.299 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684354619 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.300 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684354611 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.301 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684354675 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.302 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684354683 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.303 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684354643 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.304 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684354651 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.305 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684354779 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.306 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684354715 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.307 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684354747 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.308 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684354811 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.309 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684354739 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.310 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684354803 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.311 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684354707 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.312 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684354771 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.313 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684354995 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.314 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684355003 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.315 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684354867 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.316 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684354875 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.317 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684354931 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.318 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684355059 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.319 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684354939 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.320 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684355067 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.321 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684355035 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.322 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684355027 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.323 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684354907 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.324 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684354899 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.325 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684354843 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.326 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684354971 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.327 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= RTL.dbg_insn_addr (_ bv2684354835 32))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.328 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_xor (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= RTL.dbg_insn_addr (_ bv2684354827 32)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.329 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_xor (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= RTL.dbg_insn_addr (_ bv2952790299 32)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.330 ((RTL.dbg_next (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sltu (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))) (bvand (bvnot (bvand RTL.instr_sltu RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_alu_reg_reg)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_sltu)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)))))))))))
(define-fun assumption.331 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sub (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))) (bvand (bvnot (bvand RTL.instr_sub RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.instr_jalr)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_retirq) RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.instr_jalr)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.instr_retirq))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.is_alu_reg_imm (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_reg))))))))))))))
(define-fun assumption.332 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sub (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_lui (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvnot (bvand RTL.instr_auipc (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_reg))))))
(define-fun assumption.333 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sltu (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= RTL.dbg_insn_addr (_ bv2684355323 32)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.334 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sltu (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= RTL.dbg_insn_addr (_ bv2684356347 32)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.335 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sltu (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= RTL.dbg_insn_addr (_ bv2684358395 32)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.336 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sltu (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= RTL.dbg_insn_addr (_ bv2818574075 32)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.337 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sltu (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= RTL.dbg_insn_addr (_ bv2751465211 32)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.338 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sltu (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= RTL.dbg_insn_addr (_ bv2717910779 32)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.339 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sltu (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= RTL.dbg_insn_addr (_ bv2684360443 32)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.340 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sltu (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= RTL.dbg_insn_addr (_ bv2684368635 32)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.341 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_or (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= RTL.dbg_insn_addr (_ bv2701137659 32)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.342 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_or (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= RTL.dbg_insn_addr (_ bv2684376827 32)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.343 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_or (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= RTL.dbg_insn_addr (_ bv2684409595 32)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.344 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_or (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= RTL.dbg_insn_addr (_ bv2692765435 32)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.345 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_or (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= RTL.dbg_insn_addr (_ bv2688571131 32)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.346 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_or (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= RTL.dbg_insn_addr (_ bv2684442363 32)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.347 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_or (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= RTL.dbg_insn_addr (_ bv2686473979 32)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.348 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_or (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= RTL.dbg_insn_addr (_ bv2684507899 32)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.349 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_or (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= RTL.dbg_insn_addr (_ bv2685425403 32)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.350 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_or (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= RTL.dbg_insn_addr (_ bv2684638971 32)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.351 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_or (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.352 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_and (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_and (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.353 ((RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= (bvnot ((_ extract 1 1) RTL.reg_next_pc)) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_or (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))))))))))))))))))) (= (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu (bvand (bvnot RTL.instr_jalr) (bvand RTL.mem_do_rdata (bvand RTL.latched_branch (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu ((_ extract 1 1) RTL.reg_out))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.instr_lbu RTL.instr_lh)))))))))) (_ bv1 1))))
(define-fun assumption.354 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_or (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.355 ((RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_getq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_lhu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.reg_op1 (_ BitVec 32))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_or (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (= (bvnot ((_ extract 2 2) RTL.reg_next_pc)) (_ bv1 1))))))) (= (bvand (bvnot (bvand RTL.instr_or (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_or (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.decoder_trigger_q))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_or (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_sb_sh_sw) (bvnot ((_ extract 13 13) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rinst RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.instr_or (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.instr_or (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_or (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot ((_ extract 13 13) RTL.cached_insn_opcode)) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state))))))))))) (bvand (bvnot (bvand RTL.instr_or (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_or (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot RTL.is_sb_sh_sw) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger_q) (bvnot ((_ extract 13 13) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand RTL.instr_or (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_or (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger_q) (bvnot ((_ extract 13 13) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_or (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 13 13) RTL.cached_insn_opcode)) (bvand RTL.latched_branch ((_ extract 2 2) RTL.reg_out))))))) (bvand (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.decoder_trigger (bvand RTL.instr_or (bvand RTL.dbg_valid_insn (bvnot RTL.is_sb_sh_sw))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_or (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_sb_sh_sw) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger_q) (bvnot ((_ extract 13 13) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand RTL.instr_or (bvand RTL.is_sb_sh_sw (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.decoder_trigger_q))))) (bvand (bvnot (bvand RTL.instr_or (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand RTL.instr_or (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_or (bvand (bvnot RTL.latched_store) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_sb_sh_sw) (bvnot ((_ extract 13 13) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.decoder_trigger_q) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 5 5) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvnot ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.decoder_trigger_q))))) (bvand (bvnot (bvand RTL.instr_or (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 13 13) RTL.cached_insn_opcode)) (bvand RTL.latched_branch (bvnot RTL.decoder_trigger_q))))))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_or (bvand RTL.instr_lw (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_rinst (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_or (bvand RTL.latched_store ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand RTL.mem_do_wdata (bvand RTL.instr_sh (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.is_sb_sh_sw (bvand RTL.latched_branch (bvand RTL.latched_stalu RTL.is_alu_reg_reg))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_or RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_or (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rinst RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.instr_or (bvand RTL.dbg_valid_insn (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rinst RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvand RTL.is_alu_reg_reg (bvnot ((_ extract 1 1) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_or (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_or (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_sw (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_or (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.decoder_trigger_q ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot RTL.instr_setq) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_jal (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.is_lui_auipc_jal))))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.reg_out)))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_lui (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.is_lui_auipc_jal))))) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_auipc (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.is_lui_auipc_jal))))) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_or (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.mem_wordsize)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) ((_ extract 13 13) RTL.mem_rdata_q)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.latched_branch) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_or (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 13 13) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_xori RTL.instr_sh)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.instr_or (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_wordsize))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.decoder_trigger_q))))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_or (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_lh (bvand RTL.mem_do_rdata (bvand (bvnot RTL.instr_lbu) (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand RTL.latched_is_lu (bvand (bvnot RTL.instr_lb) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 1 1) RTL.mem_wordsize)) (bvand RTL.latched_is_lb (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 0 0) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_ori RTL.instr_lh)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.instr_or (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.mem_wordsize))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 1 1) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.reg_op1) (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_reg (bvnot ((_ extract 1 1) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_or (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_or RTL.instr_sh)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_lhu (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) ((_ extract 13 13) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_or RTL.instr_lhu)) (bvand (bvnot (bvand RTL.instr_lh (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) ((_ extract 13 13) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_lh RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_sb)) (bvand (bvnot (bvand RTL.instr_or RTL.instr_lh)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.mem_do_wdata ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_sh)) (bvand (bvnot (bvand ((_ extract 4 4) RTL.mem_rdata_q) (bvand RTL.mem_do_wdata (bvand RTL.is_sb_sh_sw (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 5 5) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 4 4) RTL.mem_rdata_q) (bvand RTL.mem_do_wdata RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.instr_sb) (bvand RTL.mem_do_wdata (bvand RTL.instr_sh (bvnot ((_ extract 0 0) RTL.mem_wordsize))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand ((_ extract 4 4) RTL.mem_rdata_q) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_prefetch (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata ((_ extract 4 4) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_lhu)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.instr_lhu (bvand RTL.mem_do_rdata (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvnot ((_ extract 0 0) RTL.mem_wordsize)))))))) (bvand (bvnot (bvand RTL.instr_ori RTL.instr_lhu)) (bvand (bvnot (bvand RTL.instr_lhu RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.instr_lh (bvand RTL.mem_do_rdata (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lb) (bvnot ((_ extract 0 0) RTL.mem_wordsize)))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.mem_do_rdata ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_sh)) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_lh)) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_lh RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.compressed_instr (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) (bvnot RTL.is_sb_sh_sw))))) (bvand (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.latched_branch (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu))))))) (bvand (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rinst) (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.is_sb_sh_sw) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.instr_lhu) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.instr_lw) RTL.is_lbu_lhu_lw)))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_lbu ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lbu) (bvand RTL.is_lbu_lhu_lw (bvand (bvnot RTL.instr_lw) (bvand RTL.latched_is_lu (bvnot RTL.decoder_trigger_q))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.latched_branch (bvand RTL.mem_do_prefetch (bvnot RTL.mem_do_rinst))))) (bvand (bvnot (bvand (bvnot RTL.is_lbu_lhu_lw) (bvand RTL.instr_lw RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_reg (bvnot ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_reg ((_ extract 3 3) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_reg (bvnot ((_ extract 0 0) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_reg (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_reg ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.decoder_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_lh ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_lhu ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lh (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.latched_branch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvnot RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_or (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_sb_sh_sw) (bvnot ((_ extract 13 13) RTL.cached_insn_opcode)))))))) (bvnot (bvand RTL.instr_or (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.cpu_state)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.356 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sub (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.357 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_add (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_add (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.358 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sltu (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.359 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_slt (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.360 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= (bvnot ((_ extract 1 1) RTL.reg_next_pc)) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_slt (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))))))) (= (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.mem_valid (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 1 1) RTL.reg_out))))) (bvand (bvnot (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand RTL.latched_branch (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 1 1) RTL.reg_out)))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 2 2) RTL.cpu_state) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_jalr (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 3 3) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand RTL.mem_do_prefetch ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_jal RTL.instr_jalr)) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 4 4) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_jalr ((_ extract 4 4) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_compare (bvand RTL.instr_jalr (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub))))) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)))))))))))))) (_ bv1 1))))
(define-fun assumption.361 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_slt (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.362 ((RTL.instr_lhu (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jalr (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_slt (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 2 2) RTL.reg_next_pc)) (_ bv1 1))))))) (= (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand RTL.dbg_valid_insn RTL.instr_sb)))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand RTL.dbg_valid_insn RTL.instr_addi)))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.instr_add (bvand RTL.dbg_valid_insn ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot RTL.instr_retirq) (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn))))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.is_slli_srli_srai (bvand RTL.dbg_valid_insn ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.is_lui_auipc_jal (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.mem_rdata_q) (bvand RTL.dbg_valid_insn RTL.is_alu_reg_reg)))))) (bvand (bvnot (bvand (bvnot RTL.instr_retirq) (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn))))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger ((_ extract 13 13) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 13 13) RTL.mem_rdata_q) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvnot ((_ extract 13 13) RTL.next_insn_opcode))))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.instr_lbu (bvand (bvnot ((_ extract 0 0) RTL.decoded_rs1)) (bvand ((_ extract 13 13) RTL.mem_rdata_q) ((_ extract 15 15) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.instr_lh (bvand (bvnot ((_ extract 0 0) RTL.decoded_rs1)) (bvand ((_ extract 13 13) RTL.mem_rdata_q) ((_ extract 15 15) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.instr_sll ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lhu (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 0 0) RTL.decoded_rs1)) (bvand ((_ extract 13 13) RTL.mem_rdata_q) ((_ extract 15 15) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_andi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_srli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_srl (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 0 0) RTL.decoded_rs1)) (bvand ((_ extract 15 15) RTL.mem_rdata_q) (bvand RTL.instr_bne ((_ extract 13 13) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvnot ((_ extract 13 13) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_or (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvnot ((_ extract 14 14) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.instr_and (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_alu_reg_reg)) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.instr_sltiu (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_retirq)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 6 6) RTL.mem_rdata_q)) ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_beq RTL.instr_slti)) (bvand (bvnot (bvand RTL.instr_slti (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_beq RTL.instr_blt)) (bvand (bvnot (bvand RTL.instr_bge RTL.instr_beq)) (bvand (bvnot (bvand RTL.instr_bgeu RTL.instr_beq)) (bvand (bvnot (bvand RTL.instr_beq RTL.instr_sltu)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 29 29) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 28 28) RTL.mem_rdata_q)) (bvand (bvnot RTL.is_sltiu_bltu_sltu) (bvand (bvnot RTL.is_slti_blt_slt) (bvand (bvnot ((_ extract 31 31) RTL.mem_rdata_q)) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand RTL.is_alu_reg_reg (bvand (bvnot ((_ extract 25 25) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 26 26) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 30 30) RTL.mem_rdata_q)) (bvnot ((_ extract 27 27) RTL.mem_rdata_q)))))))))))))))) (bvand (bvnot (bvand (bvnot RTL.instr_bltu) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 29 29) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 28 28) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 31 31) RTL.mem_rdata_q)) (bvand (bvnot RTL.instr_slt) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand RTL.is_alu_reg_reg (bvand (bvnot ((_ extract 25 25) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 26 26) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 30 30) RTL.mem_rdata_q)) (bvnot ((_ extract 27 27) RTL.mem_rdata_q)))))))))))))))) (bvand (bvnot (bvand RTL.instr_srai (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot RTL.instr_bge) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot RTL.is_sb_sh_sw) RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand RTL.is_alu_reg_reg ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand RTL.instr_auipc ((_ extract 5 5) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot RTL.instr_retirq) (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn))))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.instr_jal (bvand (bvnot ((_ extract 6 6) RTL.mem_rdata_q)) ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand (bvnot RTL.instr_retirq) (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn ((_ extract 2 2) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_slt RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_sltu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.instr_jalr ((_ extract 13 13) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvnot ((_ extract 13 13) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_xor RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_sra (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvnot ((_ extract 13 13) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_and RTL.is_slli_srli_srai)) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot (bvand RTL.instr_sub RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_slti RTL.is_slli_srli_srai)) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.instr_rdcycle (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 30 30) RTL.mem_rdata_q)) ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_rdinstr (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 30 30) RTL.mem_rdata_q)) ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_rdcycleh (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 6 6) RTL.mem_rdata_q)) ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_rdinstrh (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 30 30) RTL.mem_rdata_q)) ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.latched_branch (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand RTL.dbg_valid_insn ((_ extract 4 4) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))) (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.latched_branch (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.instr_jalr (bvand RTL.dbg_valid_insn RTL.is_alu_reg_reg)))))) (bvand (bvnot (bvand ((_ extract 4 4) RTL.cpu_state) (bvand RTL.instr_jalr RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.latched_stalu (bvand RTL.instr_jalr (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 6 6) RTL.mem_rdata_q)))))))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand (bvnot ((_ extract 0 0) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand (bvnot ((_ extract 1 1) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand RTL.decoder_trigger RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_reg (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.decoder_trigger RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.compressed_instr))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_alu_reg_reg)) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.363 ((RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_ori (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_srli (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_slt (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= ((_ extract 3 3) RTL.reg_next_pc) (_ bv1 1))))))) (= (bvand (bvnot (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_valid) (bvand RTL.decoder_trigger (bvnot ((_ extract 13 13) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_valid) (bvand RTL.is_alu_reg_reg (bvand RTL.dbg_valid_insn (bvand RTL.is_lui_auipc_jal (bvnot ((_ extract 13 13) RTL.next_insn_opcode)))))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_valid) (bvnot ((_ extract 13 13) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_valid) (bvand RTL.instr_srli (bvnot ((_ extract 13 13) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_valid) (bvand RTL.is_alu_reg_reg (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.mem_do_prefetch RTL.is_lui_auipc_jal)))))) (bvand (bvnot (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_valid) (bvand RTL.instr_srl (bvnot ((_ extract 13 13) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand (bvnot RTL.mem_valid) (bvand RTL.instr_and (bvnot ((_ extract 13 13) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_valid) (bvand RTL.is_alu_reg_reg (bvand RTL.instr_auipc (bvnot ((_ extract 13 13) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_retirq)) (bvand (bvnot (bvand RTL.instr_blt RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.mem_do_prefetch (bvnot RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.mem_do_prefetch (bvnot RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand RTL.instr_sra (bvnot ((_ extract 13 13) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_sb RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_addi RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_sw RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.instr_blt RTL.is_slli_srli_srai)) (bvand (bvnot (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand RTL.instr_srai (bvnot ((_ extract 13 13) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_slt RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_bgeu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand RTL.instr_bne (bvnot ((_ extract 13 13) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_bge (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) ((_ extract 13 13) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_and RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_slti RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_beq RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_bltu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sltiu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_andi RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_ori RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_add RTL.is_slli_srli_srai)) (bvand (bvnot (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand ((_ extract 4 4) RTL.mem_rdata_q) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvnot ((_ extract 13 13) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.mem_do_prefetch (bvnot RTL.mem_do_rinst)))) (bvand (bvnot (bvand RTL.instr_bgeu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_beq RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_alu_reg_reg)) (bvand (bvnot (bvand RTL.instr_andi RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_bltu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand RTL.instr_jalr (bvnot ((_ extract 13 13) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_sb RTL.is_slli_srli_srai)) (bvand (bvnot (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand RTL.instr_sh (bvnot ((_ extract 13 13) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_sw RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_addi RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sltiu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_add RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_sltu RTL.is_sll_srl_sra)) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.instr_and RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_ori RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_or RTL.is_sll_srl_sra)) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 6 6) RTL.mem_rdata_q)) (bvand RTL.instr_rdcycle (bvnot ((_ extract 13 13) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 6 6) RTL.mem_rdata_q)) (bvand RTL.instr_rdcycleh (bvnot ((_ extract 13 13) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 13 13) RTL.next_insn_opcode)) (bvand RTL.instr_rdinstr (bvnot ((_ extract 31 31) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_rdinstrh (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 31 31) RTL.mem_rdata_q)) (bvnot ((_ extract 13 13) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) (bvand RTL.instr_jal (bvnot ((_ extract 13 13) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 3 3) RTL.reg_out) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand RTL.latched_store (bvnot RTL.latched_stalu))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand (bvnot ((_ extract 0 0) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 2 2) RTL.reg_out) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand RTL.latched_store (bvnot RTL.latched_stalu))))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand (bvnot ((_ extract 1 1) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand RTL.decoder_trigger RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.decoder_trigger RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.compressed_instr))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_alu_reg_reg)) (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.364 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_and (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.365 ((RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.reg_pc (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= (bvnot ((_ extract 1 1) RTL.reg_next_pc)) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_and (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))))))) (= (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.latched_stalu (bvnot ((_ extract 12 12) RTL.next_insn_opcode))))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 2 2) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_reg (bvnot ((_ extract 0 0) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_reg (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_reg ((_ extract 3 3) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_reg (bvnot ((_ extract 1 1) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_reg (bvnot ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_reg ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 3 3) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.mem_do_rinst (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.is_compare RTL.instr_jalr))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.dbg_valid_insn RTL.instr_jalr))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_alu_reg_reg (bvand RTL.is_compare RTL.instr_jalr)))) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)))))))))))))))) (_ bv1 1))))
(define-fun assumption.366 ((RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_andi (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoded_imm (_ BitVec 32)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.latched_store (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_and (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_and (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= ((_ extract 3 3) RTL.reg_next_pc) (_ bv1 1))))))) (= (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.is_sll_srl_sra (bvand RTL.dbg_valid_insn (bvand ((_ extract 12 12) RTL.mem_rdata_q) ((_ extract 13 13) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.is_slli_srli_srai (bvand ((_ extract 12 12) RTL.mem_rdata_q) ((_ extract 13 13) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand ((_ extract 2 2) RTL.cpu_state) (bvand ((_ extract 12 12) RTL.mem_rdata_q) ((_ extract 13 13) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger (bvand ((_ extract 12 12) RTL.mem_rdata_q) ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 12 12) RTL.mem_rdata_q) ((_ extract 13 13) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_bltu ((_ extract 12 12) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_pseudo_trigger ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_andi RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_add RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_beq RTL.is_sll_srl_sra)) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand ((_ extract 4 4) RTL.mem_rdata_q) ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_bgeu RTL.instr_sltu)) (bvand (bvnot (bvand RTL.instr_lb RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_lbu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_and RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_ori (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_sw ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_addi (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvnot ((_ extract 12 12) RTL.next_insn_opcode))))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_lw ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_rdinstr (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvnot ((_ extract 12 12) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_rdcycleh (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvnot ((_ extract 12 12) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_rdinstrh (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvnot ((_ extract 12 12) RTL.next_insn_opcode))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_rdcycle ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_rdcycleh RTL.instr_rdinstr)) (bvand (bvnot (bvand RTL.instr_rdcycle RTL.instr_rdinstrh)) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_waitirq ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_bne (bvand ((_ extract 12 12) RTL.mem_rdata_q) ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_sltiu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_slli (bvand ((_ extract 12 12) RTL.mem_rdata_q) ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_add RTL.is_sll_srl_sra)) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_sll (bvand ((_ extract 12 12) RTL.mem_rdata_q) ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_sltu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_or RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_and RTL.is_slli_srli_srai)) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_bge (bvand ((_ extract 12 12) RTL.mem_rdata_q) ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_jal (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.decoder_trigger) ((_ extract 12 12) RTL.mem_rdata_q)))))))))))))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 0 0) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 1 1) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 3 3) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.is_slti_blt_slt (bvand RTL.dbg_valid_insn ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_slti ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_slti (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_blt ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_blt)) (bvand (bvnot (bvand RTL.instr_sll RTL.instr_blt)) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_slt ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_slt ((_ extract 31 31) RTL.decoded_imm))) (bvand (bvnot RTL.instr_timer) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand RTL.instr_jal RTL.is_alu_reg_reg))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.367 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_slt (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.instr_lui (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.is_alu_reg_reg)))) (bvnot (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.is_alu_reg_reg)))))))
(define-fun assumption.368 ((RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_out (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.latched_stalu (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= (bvnot ((_ extract 1 1) RTL.reg_next_pc)) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_add (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))))))) (= (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.mem_do_rinst (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn ((_ extract 2 2) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.latched_stalu (bvand ((_ extract 1 1) RTL.reg_out) (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_pseudo_trigger))))))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 1 1) RTL.mem_rdata_q)) (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_rdata_q)) (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_jalr (bvand RTL.dbg_valid_insn ((_ extract 3 3) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_jalr (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.instr_jalr)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 3 3) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_alu_reg_reg (bvand RTL.is_compare RTL.instr_jalr))))))))))))))))) (_ bv1 1))))
(define-fun assumption.369 ((RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_sll_srl_sra) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sw (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))))))
(define-fun assumption.370 ((RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_sll_srl_sra) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sh (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))))))
(define-fun assumption.371 ((RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_sll_srl_sra) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sb (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))))))
(define-fun assumption.372 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_sll_srl_sra) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand RTL.instr_lhu (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))))))
(define-fun assumption.373 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_sll_srl_sra) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand RTL.instr_lbu (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))))))
(define-fun assumption.374 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_sll_srl_sra) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand RTL.instr_lw (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))))))
(define-fun assumption.375 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_sll_srl_sra) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))))))
(define-fun assumption.376 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_sll_srl_sra) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand RTL.instr_lb (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))))))
(define-fun assumption.377 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_bgeu (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))
(define-fun assumption.378 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_bltu (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))
(define-fun assumption.379 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_bge (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))
(define-fun assumption.380 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_blt (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))
(define-fun assumption.381 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_bne (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))
(define-fun assumption.382 ((RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= (bvnot ((_ extract 1 1) RTL.reg_next_pc)) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_xor (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))))))) (= (bvand (bvnot (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.reg_out) (bvand RTL.latched_stalu (bvand RTL.latched_branch (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 14 14) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 4 4) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 3 3) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 1 1) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvnot ((_ extract 0 0) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger ((_ extract 14 14) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger ((_ extract 14 14) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand RTL.instr_jal RTL.instr_jalr)) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.instr_jalr (bvand RTL.mem_do_rinst (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu))))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand RTL.is_compare (bvand RTL.is_alu_reg_reg (bvand RTL.instr_jalr (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub)))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.383 ((RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= (bvnot ((_ extract 1 1) RTL.reg_next_pc)) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_or (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))))))) (= (bvand (bvnot (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand RTL.latched_branch (bvand ((_ extract 1 1) RTL.reg_out) (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 13 13) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 2 2) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand RTL.mem_do_rinst (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand RTL.mem_do_prefetch ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_jalr (bvand RTL.mem_do_prefetch ((_ extract 4 4) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_alu_reg_reg)) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu))))) (bvnot (bvand RTL.instr_jalr (bvand RTL.instr_jal ((_ extract 4 4) RTL.cpu_state)))))))))))))) (_ bv1 1))))
(define-fun assumption.384 ((RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= (bvnot ((_ extract 1 1) RTL.reg_next_pc)) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sltu (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))))))) (= (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.latched_branch (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 1 1) RTL.reg_out))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.instr_jalr (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 4 4) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand RTL.is_compare (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.instr_jalr RTL.is_alu_reg_reg)))))))))))))) (_ bv1 1))))
(define-fun assumption.385 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_beq (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))
(define-fun assumption.386 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sltu (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.387 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_xor (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.388 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sltu (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.389 ((RTL.latched_store (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_stalu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.reg_op1 (_ BitVec 32)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_bne (_ BitVec 1)) (RTL.reg_op2 (_ BitVec 32)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_xor (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= ((_ extract 3 3) RTL.reg_next_pc) (_ bv1 1))))))) (= (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.mem_valid) (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) ((_ extract 14 14) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand ((_ extract 4 4) RTL.mem_rdata_q) ((_ extract 14 14) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu ((_ extract 4 4) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 6 6) RTL.mem_rdata_q)) (bvand RTL.instr_bgeu (bvand RTL.dbg_valid_insn ((_ extract 3 3) RTL.cpu_state)))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 6 6) RTL.mem_rdata_q)) (bvand RTL.instr_bgeu ((_ extract 5 5) RTL.cpu_state))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 6 6) RTL.mem_rdata_q)) (bvand RTL.instr_xor ((_ extract 5 5) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.dbg_valid_insn ((_ extract 14 14) RTL.mem_rdata_q)))))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand RTL.latched_store (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand (bvnot RTL.latched_stalu) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 5 5) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.instr_bne (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn ((_ extract 14 14) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand (bvnot ((_ extract 30 30) RTL.reg_op2)) (bvand (bvnot ((_ extract 29 29) RTL.reg_op2)) (bvand (bvnot ((_ extract 28 28) RTL.reg_op2)) (bvand (bvnot ((_ extract 27 27) RTL.reg_op2)) (bvand (bvnot ((_ extract 26 26) RTL.reg_op2)) (bvand (bvnot ((_ extract 25 25) RTL.reg_op2)) (bvand (bvnot ((_ extract 24 24) RTL.reg_op2)) (bvand (bvnot ((_ extract 23 23) RTL.reg_op2)) (bvand (bvnot ((_ extract 22 22) RTL.reg_op2)) (bvand (bvnot ((_ extract 21 21) RTL.reg_op2)) (bvand (bvnot ((_ extract 20 20) RTL.reg_op2)) (bvand (bvnot ((_ extract 19 19) RTL.reg_op2)) (bvand (bvnot ((_ extract 18 18) RTL.reg_op2)) (bvand (bvnot ((_ extract 17 17) RTL.reg_op2)) (bvand (bvnot ((_ extract 16 16) RTL.reg_op2)) (bvand (bvnot ((_ extract 15 15) RTL.reg_op2)) (bvand (bvnot ((_ extract 14 14) RTL.reg_op2)) (bvand (bvnot ((_ extract 13 13) RTL.reg_op2)) (bvand (bvnot ((_ extract 12 12) RTL.reg_op2)) (bvand (bvnot ((_ extract 11 11) RTL.reg_op2)) (bvand (bvnot ((_ extract 10 10) RTL.reg_op2)) (bvand (bvnot ((_ extract 9 9) RTL.reg_op2)) (bvand (bvnot ((_ extract 8 8) RTL.reg_op2)) (bvand (bvnot ((_ extract 7 7) RTL.reg_op2)) (bvand (bvnot ((_ extract 6 6) RTL.reg_op2)) (bvand (bvnot ((_ extract 5 5) RTL.reg_op2)) (bvand (bvnot ((_ extract 4 4) RTL.reg_op2)) (bvand (bvnot ((_ extract 3 3) RTL.reg_op2)) (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 13 13) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 31 31) RTL.reg_op1)) (bvand (bvnot RTL.instr_bgeu) (bvand ((_ extract 3 3) RTL.reg_op1) (bvand RTL.mem_do_rinst (bvand ((_ extract 3 3) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))))))))))))))))))))))))))))))))))))))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 0 0) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_prefetch RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand RTL.dbg_valid_insn ((_ extract 2 2) RTL.cpu_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.latched_store) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.dbg_valid_insn ((_ extract 6 6) RTL.cpu_state))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 13 13) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand (bvnot RTL.is_slti_blt_slt) (bvand RTL.dbg_valid_insn ((_ extract 3 3) RTL.cpu_state))))))))))) (bvand (bvnot (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 13 13) RTL.mem_rdata_q)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 12 12) RTL.mem_rdata_q))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand RTL.instr_andi RTL.dbg_valid_insn))))))) (bvand (bvnot RTL.do_waitirq) (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand RTL.dbg_valid_insn RTL.instr_add)))))) (bvand (bvnot (bvand RTL.instr_beq (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn ((_ extract 14 14) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand RTL.dbg_valid_insn RTL.instr_slti)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.mem_do_prefetch RTL.is_lui_auipc_jal))) (bvand (bvnot (bvand RTL.latched_store (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand (bvnot RTL.latched_stalu) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 5 5) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_alu_reg_reg)) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand RTL.instr_or (bvand (bvnot ((_ extract 13 13) RTL.mem_rdata_q)) ((_ extract 14 14) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand RTL.instr_and (bvnot ((_ extract 12 12) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_retirq RTL.is_alu_reg_reg)) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) ((_ extract 14 14) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_rinst ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand RTL.is_slli_srli_srai (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 12 12) RTL.mem_rdata_q))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand RTL.is_sll_srl_sra (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 12 12) RTL.mem_rdata_q))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_prefetch ((_ extract 3 3) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand RTL.instr_rdcycle ((_ extract 14 14) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_rdinstrh (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) ((_ extract 14 14) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand RTL.instr_rdcycleh ((_ extract 14 14) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand RTL.instr_rdinstr ((_ extract 14 14) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) ((_ extract 14 14) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand RTL.instr_bge (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) ((_ extract 14 14) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_srli (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) ((_ extract 14 14) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_srai (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) ((_ extract 14 14) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand RTL.instr_slli ((_ extract 14 14) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_lb RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand RTL.instr_sh ((_ extract 14 14) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_lw RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_sb RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_sltu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_ori RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_and RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_andi RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_slt RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_xori RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_bgeu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_or RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_xor RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_sub RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_add RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_blt RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_bltu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lbu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_alu_reg_reg)) (bvand (bvnot (bvand RTL.instr_sb RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_addi RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_sw RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_slti RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_ori RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sltiu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_andi RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_or RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_slli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_srli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_sll (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) ((_ extract 14 14) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_slt RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_sltu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_srl (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) ((_ extract 14 14) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand RTL.instr_sra (bvnot ((_ extract 12 12) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_and RTL.is_sll_srl_sra)) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.instr_lui RTL.is_alu_reg_reg)) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 1 1) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.compressed_instr))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand RTL.instr_jal RTL.is_alu_reg_reg)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.390 ((RTL.dbg_insn_addr (_ BitVec 32)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.decoded_imm (_ BitVec 32)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_lhu (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sub (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (= (bvnot ((_ extract 3 3) RTL.reg_next_pc)) (_ bv1 1))))))) (= (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.instr_sub))))))))) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_branch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.instr_sub))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub (bvand RTL.mem_do_rinst (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.instr_sub))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.instr_sub))))))) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_branch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.instr_sub)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvnot ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub ((_ extract 0 0) RTL.mem_wordsize)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand RTL.instr_sub RTL.dbg_valid_insn))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.instr_sub))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_wordsize)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.mem_wordsize))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.instr_sub)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cached_insn_opcode) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_sub (bvand (bvnot RTL.instr_jal) (bvnot RTL.instr_jalr)))))))))))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cached_insn_opcode) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) (bvand (bvnot RTL.latched_store) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_sub (bvand (bvnot RTL.instr_jal) (bvnot RTL.instr_jalr))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.is_lui_auipc_jal) (bvand RTL.instr_sub RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub ((_ extract 0 0) RTL.mem_wordsize))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub (bvand (bvnot RTL.instr_jal) (bvnot RTL.instr_jalr))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.instr_sub)))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_valid) (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cached_insn_opcode) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_state)))))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cached_insn_opcode) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand RTL.instr_sub RTL.dbg_valid_insn)))))))))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cached_insn_opcode) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub RTL.compressed_instr)))))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub (bvnot ((_ extract 1 1) RTL.mem_state)))))))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand RTL.latched_branch (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jal) (bvnot ((_ extract 0 0) RTL.mem_state)))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cached_insn_opcode) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvnot ((_ extract 0 0) RTL.mem_state))))))))))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cached_insn_opcode) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_sub RTL.dbg_valid_insn)))))))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cached_insn_opcode) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_sub RTL.dbg_valid_insn)))))))))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cached_insn_opcode) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub RTL.compressed_instr))))))))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cached_insn_opcode) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub RTL.compressed_instr))))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cached_insn_opcode) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sub RTL.dbg_valid_insn)))))))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cached_insn_opcode) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_sub (bvand (bvnot RTL.instr_jal) (bvnot RTL.instr_jalr))))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sub (bvnot ((_ extract 30 30) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.instr_sub)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvnot RTL.instr_jal)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub (bvand RTL.mem_do_rinst (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.instr_sb ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.instr_sb (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) RTL.mem_wordsize)))))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_sub RTL.dbg_valid_insn)))))))))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_sw (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_sub RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.decoded_imm) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub (bvnot RTL.instr_jal))))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub (bvand RTL.mem_do_rinst (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.latched_branch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub (bvand RTL.mem_do_rinst (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cached_insn_opcode) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub (bvand (bvnot RTL.instr_jal) (bvnot RTL.instr_jalr))))))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand RTL.instr_sub (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.mem_do_rdata RTL.instr_sub))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_lh (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_wdata RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.instr_sub (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub (bvnot ((_ extract 0 0) RTL.mem_state))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub (bvnot ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.decoder_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.latched_branch (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.instr_sub)))))))))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub (bvand RTL.latched_is_lu (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_wordsize)))))))))) (bvand (bvnot (bvand RTL.latched_branch (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvnot RTL.decoder_trigger))))))))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.latched_branch (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.instr_sub RTL.dbg_valid_insn))))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.is_lbu_lhu_lw (bvand RTL.instr_sub (bvnot RTL.instr_lw))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.instr_lw (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst RTL.mem_do_rdata)))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub (bvand RTL.compressed_instr (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) ((_ extract 1 1) RTL.mem_wordsize)))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_lb RTL.compressed_instr)))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.compressed_instr (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lb ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_sub (bvnot RTL.decoder_trigger)))))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 1 1) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_slli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_ori (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_xori (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_bltu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 3 3) RTL.reg_out)))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand ((_ extract 30 30) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvnot ((_ extract 30 30) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 30 30) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 30 30) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 1 1) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_sh)) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_sh RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand RTL.latched_is_lb (bvnot ((_ extract 1 1) RTL.mem_wordsize))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 3 3) RTL.mem_rdata_q)))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.trap ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_sb)) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_sb)) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_sb)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_lhu (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand ((_ extract 30 30) RTL.mem_rdata_q) (bvand ((_ extract 4 4) RTL.mem_rdata_q) (bvnot ((_ extract 30 30) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand RTL.instr_lh (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand ((_ extract 30 30) RTL.mem_rdata_q) (bvand ((_ extract 4 4) RTL.mem_rdata_q) (bvnot ((_ extract 30 30) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.is_alu_reg_reg (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 30 30) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn ((_ extract 4 4) RTL.mem_rdata_q)))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.is_alu_reg_reg (bvand ((_ extract 30 30) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn ((_ extract 4 4) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand ((_ extract 30 30) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.decoder_pseudo_trigger ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_lbu)) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_lhu)) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_sw)) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.mem_do_wdata (bvand RTL.instr_sb ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 6 6) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_sh)) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_sb RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_sw RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 2 2) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 3 3) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 4 4) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_sb)) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_reg))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 0 0) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 1 1) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.latched_branch (bvand RTL.compressed_instr (bvand (bvnot RTL.instr_jalr) (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lbu (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.instr_sub (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub)))) (bvand (bvnot (bvand RTL.instr_lhu (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.latched_store) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger RTL.compressed_instr))))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn RTL.compressed_instr)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvnot RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand ((_ extract 0 0) RTL.next_insn_opcode) (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 0 0) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_valid) (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.cached_insn_opcode) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_rdata_q)))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 0 0) RTL.mem_rdata_q)) ((_ extract 0 0) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand ((_ extract 0 0) RTL.next_insn_opcode) (bvand RTL.decoder_trigger (bvnot ((_ extract 0 0) RTL.mem_rdata_q)))))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.compressed_instr))) (bvnot (bvand (bvnot RTL.latched_stalu) (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvand RTL.compressed_instr (bvand (bvnot RTL.instr_jal) (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.391 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_xor (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand RTL.instr_xor (bvand ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) RTL.mem_wordsize)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand RTL.instr_xor (bvand ((_ extract 1 1) RTL.cpu_state) ((_ extract 0 0) RTL.mem_wordsize)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand RTL.instr_xor (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot ((_ extract 3 3) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand RTL.instr_xor (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.instr_lui (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_xor (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand RTL.instr_auipc (bvand RTL.instr_xor (bvand (bvnot RTL.mem_do_wdata) RTL.decoder_pseudo_trigger)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand RTL.instr_xor (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand RTL.instr_xor (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.instr_lui (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand RTL.instr_xor (bvand (bvnot RTL.mem_do_wdata) RTL.decoder_pseudo_trigger)))))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.dbg_valid_insn (bvand RTL.instr_xor (bvand (bvnot RTL.decoder_trigger) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand RTL.instr_xor (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_auipc (bvand RTL.instr_xor (bvand RTL.decoder_trigger (bvand (bvnot RTL.mem_valid) ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.instr_xor (bvand (bvnot RTL.decoder_trigger) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand RTL.instr_auipc (bvand RTL.instr_xor (bvand (bvnot RTL.mem_do_wdata) RTL.decoder_pseudo_trigger)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand RTL.instr_xor (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_xor (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.instr_xor (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand RTL.instr_xor (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.mem_valid ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_xor (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_xor (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand RTL.instr_xor (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.instr_lui (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand RTL.instr_xor (bvand (bvnot RTL.mem_do_wdata) RTL.decoder_pseudo_trigger)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand RTL.instr_xor (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.instr_xor (bvand (bvnot RTL.decoder_trigger) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_lh (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_trigger) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_lhu (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_trigger) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvnot ((_ extract 2 2) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot ((_ extract 2 2) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.dbg_valid_insn (bvand RTL.instr_xor (bvand (bvnot RTL.decoder_trigger) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_xor (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot ((_ extract 2 2) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 5 5) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_lui (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_xor RTL.instr_lw)) (bvand (bvnot (bvand RTL.instr_xor RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 5 5) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_lbu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_xor)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.392 ((RTL.instr_setq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_lbu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.latched_store (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_xor (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (= (bvnot ((_ extract 2 2) RTL.reg_next_pc)) (_ bv1 1))))))) (= (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_xor (bvand RTL.dbg_valid_insn RTL.decoder_trigger))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_xor (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn RTL.decoder_trigger))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.instr_xor (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvnot ((_ extract 14 14) RTL.cached_insn_opcode)))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.instr_xor (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.instr_xor (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 2 2) RTL.reg_out) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 14 14) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.instr_xor (bvand RTL.mem_do_rinst (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.latched_store) (bvand RTL.instr_xor (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_wdata (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 14 14) RTL.next_insn_opcode)))))))))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.instr_xor (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 14 14) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.instr_xor (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.instr_xor (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.instr_xor (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) RTL.decoder_trigger_q)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_xor (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid RTL.dbg_valid_insn))))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.instr_xor (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 14 14) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_xor (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_xor (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_xor (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.instr_xor (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvnot ((_ extract 14 14) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.compressed_instr (bvand RTL.instr_xor (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvnot ((_ extract 14 14) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvand RTL.instr_xor (bvand (bvnot RTL.mem_do_prefetch) RTL.decoder_trigger_q))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand RTL.instr_xor (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.is_sb_sh_sw (bvand RTL.instr_xor (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_xor (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.instr_xor (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 14 14) RTL.next_insn_opcode))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.instr_xor (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvnot ((_ extract 14 14) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_xor (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.instr_xor (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.instr_xor (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.compressed_instr (bvand RTL.instr_xor (bvand (bvnot RTL.decoder_trigger_q) (bvnot ((_ extract 14 14) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.compressed_instr (bvand RTL.instr_xor (bvand RTL.decoder_trigger (bvnot ((_ extract 14 14) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_wdata (bvand RTL.instr_sh ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.instr_sb) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_wdata (bvand RTL.instr_sh ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand RTL.decoder_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn RTL.instr_lbu))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn RTL.instr_lb))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_xor (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.latched_is_lu (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 14 14) RTL.cached_insn_opcode)))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.instr_lbu (bvnot RTL.is_lbu_lhu_lw))))) (bvand (bvnot (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.decoder_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_xor (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_wdata (bvnot ((_ extract 14 14) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_wdata RTL.is_lui_auipc_jal_jalr_addi_add_sub)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.latched_branch (bvand RTL.instr_xor (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.latched_branch (bvand RTL.instr_xor (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.decoder_trigger_q))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand RTL.instr_xor (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn RTL.latched_is_lb)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_xor (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvnot ((_ extract 14 14) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand RTL.instr_xor (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.latched_is_lb (bvand RTL.dbg_valid_insn (bvnot ((_ extract 14 14) RTL.cached_insn_opcode)))))))))) (bvand (bvnot (bvand RTL.latched_branch (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvand (bvnot RTL.instr_lbu) (bvnot RTL.instr_lhu)) RTL.is_lbu_lhu_lw))))) (bvand (bvnot (bvand RTL.latched_branch (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_prefetch (bvnot RTL.mem_do_rinst))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lw (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.decoder_trigger)))))) (bvand (bvnot (bvand RTL.latched_store (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvand (bvnot RTL.instr_lbu) (bvnot RTL.instr_lhu)) RTL.is_lbu_lhu_lw))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_xor (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvnot ((_ extract 14 14) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_xor (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.decoder_trigger_q (bvnot ((_ extract 14 14) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvnot ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_lbu RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid (bvnot RTL.mem_do_wdata))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_xor (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.decoder_trigger_q (bvnot ((_ extract 14 14) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_xor (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.instr_lw) (bvand RTL.latched_is_lu (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.instr_lhu) ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.instr_xor (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lhu) RTL.is_lbu_lhu_lw))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.instr_addi (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.instr_lb) (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_sub RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_sra RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_sll RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_sltu RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_slt RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.instr_or (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_srl RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.instr_add (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_xor (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_and (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.mem_do_prefetch (bvnot RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_bge RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.instr_slli (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_bne RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_blt RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.instr_addi (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_bltu RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_beq RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_bgeu RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.instr_xori (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_slti RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_sltiu RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.instr_andi (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_auipc (bvnot RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_srai RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_srli RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.instr_ori (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger ((_ extract 14 14) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand ((_ extract 4 4) RTL.mem_rdata_q) ((_ extract 14 14) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand RTL.decoder_trigger ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) ((_ extract 14 14) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand RTL.decoder_pseudo_trigger ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_xor (bvand RTL.decoder_trigger_q (bvnot ((_ extract 14 14) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_compare) RTL.instr_sltiu))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_or RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_lhu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_lh RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_xori RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_andi RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_lbu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_blt RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_bne RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_and RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_srai RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_lb RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_bge RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_sub RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_srli RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_lw RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_ori RTL.is_alu_reg_reg))) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_sltu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_srl RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_sra RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_slt RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_sll RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_slli RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_addi (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_sltiu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_add (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_slti RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_beq RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_bgeu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_bltu RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_xor RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.instr_sb RTL.instr_sw)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))))))) (bvand (bvnot (bvand RTL.instr_sh (bvand (bvnot ((_ extract 14 14) RTL.next_insn_opcode)) ((_ extract 14 14) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_sh RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 3 3) RTL.mem_rdata_q)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_prefetch RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_wordsize)) (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand RTL.mem_do_rdata (bvand RTL.latched_is_lh (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_sh ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_sh)) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.instr_ori RTL.instr_sh)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_xor RTL.instr_sh)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_is_lu) (bvand (bvnot RTL.latched_is_lb) (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lbu_lhu_lw) (bvand RTL.instr_lbu (bvand RTL.latched_stalu RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.is_lbu_lhu_lw) (bvand RTL.instr_lbu (bvand RTL.latched_stalu RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_lbu (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 4 4) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 3 3) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 2 2) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lw (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_valid (bvnot RTL.mem_do_prefetch))))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand RTL.mem_do_rinst (bvand RTL.mem_valid RTL.decoder_trigger_q))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_wdata (bvand RTL.mem_valid (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.decoder_trigger_q) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.instr_xor RTL.instr_lbu)) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.decoder_trigger_q (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_lbu)) (bvand (bvnot (bvand RTL.instr_xor RTL.instr_lb)) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand (bvnot ((_ extract 3 3) RTL.next_insn_opcode)) (bvand RTL.instr_jalr ((_ extract 3 3) RTL.mem_rdata_q)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.instr_xor RTL.instr_sb)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvnot RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 0 0) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) (bvnot ((_ extract 1 1) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_wdata RTL.decoder_trigger)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.393 ((RTL.instr_slt (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_slt (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))) (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg))))))
(define-fun assumption.394 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_andi (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.395 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_andi (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_imm)))) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_auipc RTL.is_alu_reg_imm)))))))
(define-fun assumption.396 ((RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jalr (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sltiu (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.397 ((RTL.mem_wordsize (_ BitVec 2)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_op2 (_ BitVec 32)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= (bvnot ((_ extract 1 1) RTL.reg_next_pc)) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sltiu (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))))))))))))))))) (= (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_sltiu)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.latched_stalu ((_ extract 1 1) RTL.reg_out)))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lh (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_imm (bvnot ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.is_compare (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_add (bvand RTL.instr_sltiu (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_imm ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_addi (bvand RTL.instr_sltiu (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid (bvnot RTL.is_lb_lh_lw_lbu_lhu))))))))))))))) (bvand (bvnot (bvand (bvnot RTL.is_compare) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_sltiu)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_op2) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lbu) (bvand RTL.mem_do_rinst (bvand RTL.instr_sltiu RTL.is_lbu_lhu_lw))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger_q (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvnot RTL.is_lb_lh_lw_lbu_lhu))))))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_compare (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.decoder_trigger_q (bvand RTL.latched_is_lu (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.reg_op2) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.latched_is_lh (bvnot ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) RTL.is_lui_auipc_jal_jalr_addi_add_sub)))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.decoder_pseudo_trigger (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.reg_out))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_imm (bvnot ((_ extract 0 0) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.is_lbu_lhu_lw)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_imm ((_ extract 3 3) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_imm (bvnot ((_ extract 1 1) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_andi RTL.instr_sltiu)) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.instr_and RTL.instr_sltiu)) (bvand (bvnot (bvand RTL.instr_ori RTL.instr_sltiu)) (bvand (bvnot (bvand RTL.instr_xor RTL.instr_sltiu)) (bvand (bvnot (bvand RTL.instr_xori RTL.instr_sltiu)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger)))) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.398 ((RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_sra (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_addi (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_auipc (bvand RTL.instr_addi (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state))))))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_addi RTL.instr_auipc))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_auipc (bvand RTL.instr_addi ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_lbu (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_auipc ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_valid (bvand RTL.instr_lbu (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_addi ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_auipc (bvand RTL.instr_addi (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.instr_lhu (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_addi (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid (bvand RTL.instr_lh (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_addi (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.instr_lui (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger RTL.instr_addi))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_addi (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.instr_lui (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_addi ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_lw (bvand RTL.instr_lui (bvand (bvnot RTL.decoder_trigger) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_auipc (bvand RTL.instr_addi ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.dbg_valid_insn (bvand RTL.instr_addi ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_auipc (bvand RTL.instr_addi ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.dbg_valid_insn (bvand RTL.instr_addi ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) (bvand RTL.decoder_trigger (bvand RTL.instr_auipc (bvand RTL.instr_addi ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_addi (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_addi (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_addi (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_lhu (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.instr_lbu) (bvand RTL.decoder_pseudo_trigger (bvnot RTL.instr_lb))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_addi (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_addi ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_addi (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_addi ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_lui (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_addi (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 2 2) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_addi RTL.instr_lb)) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.instr_slli RTL.instr_lb)) (bvand (bvnot (bvand RTL.instr_sll RTL.instr_lb)) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.is_sb_sh_sw (bvand RTL.instr_addi ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_addi RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_addi RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_valid (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_addi)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_addi)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.instr_addi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_auipc RTL.is_alu_reg_imm))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.399 ((RTL.instr_srl (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_or (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.reg_op1 (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.decoded_imm (_ BitVec 32)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_out (_ BitVec 32)) (RTL.is_compare (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_addi (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))) (= (bvnot ((_ extract 2 2) RTL.reg_next_pc)) (_ bv1 1))))))) (= (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.decoder_trigger_q (bvand RTL.instr_addi ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jal) (bvand ((_ extract 5 5) RTL.cached_insn_opcode) (bvand RTL.instr_addi (bvnot RTL.is_lb_lh_lw_lbu_lhu))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_imm ((_ extract 5 5) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 4 4) RTL.mem_rdata_q) (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.is_alu_reg_imm (bvand RTL.mem_do_rdata RTL.instr_addi))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_addi))))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jal) (bvand RTL.latched_branch ((_ extract 5 5) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.compressed_instr ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_trigger (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jal) (bvand RTL.compressed_instr (bvand ((_ extract 5 5) RTL.cached_insn_opcode) (bvand RTL.instr_addi (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.compressed_instr))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid RTL.mem_do_rdata)))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jal) ((_ extract 5 5) RTL.cached_insn_opcode)))))))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.decoder_trigger_q (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.mem_do_rdata)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.latched_store) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.latched_branch (bvnot RTL.mem_do_rdata)))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot RTL.latched_branch) RTL.mem_do_rinst)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.mem_do_wdata))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_branch) RTL.mem_do_rdata)))) (bvand (bvnot (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 2 2) RTL.reg_out) (bvand RTL.latched_branch RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata RTL.instr_addi)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.dbg_valid_insn (bvand RTL.is_alu_reg_imm ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.mem_do_rdata))))))))) (bvand (bvnot (bvand (bvnot RTL.instr_lb) (bvand RTL.instr_add (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) RTL.is_lb_lh_lw_lbu_lhu)))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.reg_op1) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rdata) ((_ extract 0 0) RTL.cpu_state))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.is_alu_reg_imm (bvand RTL.mem_do_prefetch RTL.instr_addi)))) (bvand (bvnot (bvand RTL.instr_add (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.instr_sb) (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.instr_sw) (bvand (bvnot RTL.is_compare) RTL.instr_slt)))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.latched_store (bvand RTL.is_sb_sh_sw (bvand RTL.instr_xori ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.mem_do_prefetch (bvnot RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal) (bvand RTL.mem_do_prefetch RTL.instr_auipc))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.is_sb_sh_sw (bvand RTL.dbg_valid_insn (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.is_sb_sh_sw (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_sra RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.instr_sll (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_addi RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.instr_addi RTL.instr_sb)) (bvand (bvnot (bvand RTL.instr_sb RTL.instr_slt)) (bvand (bvnot (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_addi))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.dbg_valid_insn (bvand RTL.is_alu_reg_imm ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.reg_op1))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_imm ((_ extract 3 3) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_prefetch RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_imm (bvnot ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jal) (bvand RTL.compressed_instr (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata)))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lh) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.is_alu_reg_imm (bvand RTL.mem_valid RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.instr_lhu) (bvand RTL.instr_bge (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand RTL.mem_do_wdata RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_sll (bvand (bvnot RTL.instr_lh) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_slt (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.instr_lw) RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.instr_lw) (bvand RTL.instr_srai (bvand (bvnot RTL.mem_do_rinst) RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.decoded_imm) (bvand (bvnot ((_ extract 0 0) RTL.reg_op1)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_srai (bvand RTL.mem_do_wdata RTL.is_lb_lh_lw_lbu_lhu))))))) (bvand (bvnot (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.instr_sub) (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_lui_auipc_jal_jalr_addi_add_sub)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_rdata) RTL.instr_addi)))))))))) (bvand (bvnot (bvand RTL.latched_store (bvand RTL.instr_sltiu (bvand RTL.instr_srai ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_addi RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.instr_lh) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_bne (bvand (bvnot RTL.mem_do_rinst) RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.instr_lhu) (bvand RTL.instr_bge (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rdata) RTL.is_lb_lh_lw_lbu_lhu))))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.instr_lbu) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_blt RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.decoded_imm) (bvand RTL.instr_sb (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot RTL.instr_lb) (bvand RTL.instr_add (bvand (bvnot RTL.decoder_trigger) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rdata) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.instr_lhu) (bvand RTL.instr_bge (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 4 4) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.instr_lb) (bvand RTL.instr_sb (bvand (bvnot RTL.instr_lh) (bvand RTL.latched_is_lh (bvand RTL.mem_do_rdata RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.instr_lhu) (bvand RTL.instr_bge (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_srl (bvand (bvnot RTL.instr_lhu) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.instr_lb) (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_beq RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.instr_lbu) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_xor RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_srl (bvand (bvnot RTL.latched_store) (bvand ((_ extract 0 0) RTL.reg_pc) (bvand (bvnot RTL.instr_lhu) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 6 6) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.instr_srl (bvand ((_ extract 0 0) RTL.reg_pc) (bvand (bvnot RTL.instr_lhu) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rdata RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot RTL.instr_lh) (bvand RTL.latched_is_lh (bvand RTL.mem_do_rdata RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.instr_sltu (bvand RTL.is_lbu_lhu_lw (bvand (bvnot RTL.instr_lhu) RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.latched_is_lb (bvand RTL.mem_do_rdata RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.decoded_imm) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.reg_op1)) (bvand RTL.is_alu_reg_imm (bvand RTL.mem_do_wdata RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.reg_op1) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) RTL.is_lb_lh_lw_lbu_lhu))))))))))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.instr_srai RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.instr_or (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_alu_reg_imm (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata)))))))))))))) (bvand (bvnot (bvand (bvnot RTL.instr_lb) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.mem_do_rdata) RTL.is_lb_lh_lw_lbu_lhu))))))))))) (bvand (bvnot (bvand RTL.instr_sll (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rdata) RTL.is_lb_lh_lw_lbu_lhu))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.mem_do_wdata (bvnot ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.is_alu_reg_imm (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_lui_auipc_jal_jalr_addi_add_sub)))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.instr_addi RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand (bvnot RTL.instr_lb) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.instr_lbu) (bvand RTL.is_alu_reg_imm (bvand RTL.mem_do_rdata RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.instr_xori RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.instr_beq RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.instr_srl (bvand (bvnot RTL.instr_lhu) (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.instr_slt (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.instr_sb (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm))) (bvand (bvnot (bvand (bvnot RTL.instr_lbu) (bvand RTL.is_alu_reg_imm (bvand RTL.instr_xor RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_sll (bvand (bvnot RTL.instr_lh) (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.instr_sw (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm))) (bvand (bvnot (bvand (bvnot RTL.instr_lhu) (bvand RTL.instr_bge (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.instr_sub RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand (bvnot RTL.instr_lhu) (bvand RTL.is_alu_reg_imm (bvand RTL.instr_sra RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand (bvnot RTL.instr_lh) (bvand RTL.is_alu_reg_imm (bvand RTL.instr_bne RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_add (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.instr_blt RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lhu)) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.instr_sb RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvand (bvnot (bvand RTL.instr_sw RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_rdata RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_lb RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvand (bvnot (bvand RTL.instr_lw RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvand (bvnot (bvand RTL.instr_lbu RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_lhu)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_imm (bvand (bvnot ((_ extract 4 4) RTL.mem_rdata_q)) (bvand RTL.mem_do_rdata (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand RTL.instr_addi RTL.instr_lb)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rdata) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand RTL.instr_addi (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_sb_sh_sw (bvand ((_ extract 4 4) RTL.mem_rdata_q) (bvand RTL.mem_do_rdata (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_add RTL.instr_sh)) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.trap ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw ((_ extract 3 3) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.instr_sh (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvnot ((_ extract 12 12) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_sh RTL.instr_sw)) (bvand (bvnot (bvand (bvnot RTL.is_slli_srli_srai) (bvand RTL.instr_slli RTL.instr_sh))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_sh)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_wdata RTL.instr_addi))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_imm ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.instr_addi RTL.instr_sh)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_imm (bvnot ((_ extract 0 0) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata RTL.mem_do_wdata)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.latched_branch) RTL.mem_do_rinst)))) (bvand (bvnot (bvand RTL.instr_slli RTL.instr_addi)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.instr_addi RTL.instr_lbu)) (bvand (bvnot (bvand RTL.instr_addi RTL.instr_lw)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata RTL.is_lb_lh_lw_lbu_lhu))))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_branch ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.latched_branch (bvnot ((_ extract 2 2) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.instr_sll RTL.instr_lb)) (bvand (bvnot (bvand RTL.latched_store (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) RTL.mem_do_wdata)))))) (bvand (bvnot (bvand RTL.latched_store ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.mem_do_wdata))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.is_lbu_lhu_lw (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lbu) (bvand RTL.instr_addi (bvnot RTL.instr_lw))))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_addi RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvnot RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvnot RTL.is_lb_lh_lw_lbu_lhu))))))))))) (bvand (bvnot (bvand RTL.instr_addi RTL.instr_lh)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_imm (bvnot ((_ extract 1 1) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.is_alu_reg_imm ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.mem_state))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.instr_sh)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.latched_store (bvand RTL.instr_sub (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_wdata RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata RTL.instr_sh)))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jal) (bvand RTL.compressed_instr (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata))))))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jal) (bvand RTL.compressed_instr (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state)))))))))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jal) (bvand RTL.compressed_instr (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_rdata RTL.instr_addi)))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jal) (bvand RTL.mem_do_wdata RTL.compressed_instr))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_ori (bvand (bvnot RTL.mem_do_rinst) RTL.is_lb_lh_lw_lbu_lhu))))))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.decoder_trigger_q (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.instr_jal))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rdata) (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jal) RTL.compressed_instr))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.instr_lbu) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_rdata) RTL.instr_xor)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.mem_do_prefetch RTL.mem_do_rinst))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_prefetch RTL.mem_do_rinst))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.mem_do_prefetch RTL.mem_do_rinst))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot RTL.latched_branch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.latched_store) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand RTL.mem_do_rinst (bvnot ((_ extract 6 6) RTL.cpu_state)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.mem_do_prefetch RTL.mem_do_rinst))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid RTL.mem_do_rdata))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 26 26) RTL.mem_rdata_q) (bvand RTL.instr_addi (bvnot ((_ extract 26 26) RTL.next_insn_opcode)))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 28 28) RTL.next_insn_opcode)) (bvand RTL.instr_addi ((_ extract 28 28) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.instr_addi ((_ extract 30 30) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.mem_do_rdata RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata)))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.is_alu_reg_imm ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rdata) (bvnot ((_ extract 31 31) RTL.next_insn_opcode))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand (bvnot RTL.mem_do_rdata) ((_ extract 30 30) RTL.mem_rdata_q)))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 29 29) RTL.next_insn_opcode)) (bvand (bvnot RTL.mem_do_rdata) ((_ extract 29 29) RTL.mem_rdata_q)))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.mem_do_wdata RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid (bvnot RTL.mem_do_wdata)))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 27 27) RTL.mem_rdata_q) (bvnot ((_ extract 27 27) RTL.next_insn_opcode))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 25 25) RTL.mem_rdata_q) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 25 25) RTL.next_insn_opcode)) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.mem_do_rdata RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvnot RTL.mem_do_rdata))))))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid RTL.instr_addi)))))))))))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.decoder_trigger_q (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata RTL.instr_addi))))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.decoder_trigger_q (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata)))))))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.decoder_trigger_q (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.mem_do_rdata RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu)))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.decoder_trigger_q (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata RTL.instr_addi)))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_addi RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.decoder_trigger_q (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata RTL.instr_addi))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.mem_do_rinst (bvnot ((_ extract 3 3) RTL.cpu_state))))))))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_trigger_q (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jal) (bvand RTL.compressed_instr (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata RTL.instr_addi))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid RTL.instr_addi)))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata ((_ extract 5 5) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 5 5) RTL.cached_insn_opcode) (bvand RTL.mem_do_wdata RTL.instr_addi))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 5 5) RTL.cached_insn_opcode) (bvand RTL.instr_addi (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))))))))) (bvand (bvnot (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst RTL.instr_addi)))))) (bvnot (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_trigger_q) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata ((_ extract 5 5) RTL.cached_insn_opcode)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.400 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_and (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvnot (bvand RTL.instr_lui (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))))))
(define-fun assumption.401 ((RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jalr (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sltiu (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.402 ((RTL.instr_setq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.reg_op1 (_ BitVec 32)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_and (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_lhu (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_lbu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sltiu (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))) (= ((_ extract 2 2) RTL.reg_next_pc) (_ bv1 1))))))) (= (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.instr_jalr) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.instr_jal) (bvand RTL.instr_sltiu ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.latched_store (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_sltiu ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_branch) (bvand RTL.instr_sltiu ((_ extract 0 0) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.cached_insn_opcode) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.instr_sltiu (bvnot RTL.is_lb_lh_lw_lbu_lhu))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.cached_insn_opcode) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.instr_sltiu (bvnot RTL.is_lb_lh_lw_lbu_lhu))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_sltiu ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.decoder_trigger_q))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 5 5) RTL.cached_insn_opcode) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.instr_sltiu (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand RTL.mem_do_rdata (bvand ((_ extract 5 5) RTL.cached_insn_opcode) (bvand RTL.instr_sltiu ((_ extract 0 0) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_branch) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sltiu (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand ((_ extract 5 5) RTL.cached_insn_opcode) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_sltiu (bvnot RTL.decoder_trigger_q)))))))))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand RTL.compressed_instr (bvand (bvnot RTL.instr_jal) (bvand RTL.instr_sltiu (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.decoder_trigger (bvand RTL.instr_sltiu RTL.compressed_instr)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand ((_ extract 5 5) RTL.cached_insn_opcode) (bvand (bvnot RTL.instr_jalr) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sltiu (bvnot RTL.decoder_trigger_q)))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.instr_sb (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand ((_ extract 5 5) RTL.cached_insn_opcode) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_sltiu ((_ extract 1 1) RTL.cpu_state))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand ((_ extract 5 5) RTL.cached_insn_opcode) (bvand (bvnot RTL.instr_jalr) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.instr_jal) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_sltiu (bvnot RTL.decoder_trigger_q))))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sltiu RTL.decoder_trigger_q))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand ((_ extract 5 5) RTL.cached_insn_opcode) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_sltiu (bvnot RTL.decoder_trigger_q))))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.mem_do_rdata (bvand RTL.instr_sltiu RTL.decoder_trigger_q))))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.cached_insn_opcode) (bvand (bvnot RTL.instr_jalr) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.instr_jal) (bvand RTL.decoder_pseudo_trigger RTL.instr_sltiu)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.cached_insn_opcode) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_sltiu (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 5 5) RTL.cached_insn_opcode) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_sltiu (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.cached_insn_opcode) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.instr_sltiu (bvnot RTL.decoder_trigger_q))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 5 5) RTL.cached_insn_opcode) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_sltiu ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.decoder_trigger_q ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_op1) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_sltiu (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.instr_sb (bvand RTL.mem_do_prefetch (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.mem_do_rdata RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 0 0) RTL.reg_op1) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_sltiu (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand RTL.is_alu_reg_imm (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_imm (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.mem_do_rdata (bvnot RTL.decoder_pseudo_trigger)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 4 4) RTL.mem_rdata_q) (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand ((_ extract 4 4) RTL.mem_rdata_q) (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand ((_ extract 4 4) RTL.mem_rdata_q) (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.is_alu_reg_imm (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_imm (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_slli (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_prefetch (bvand RTL.instr_sll (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_prefetch (bvand RTL.instr_sub (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_sb (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_sh (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_bgeu (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_prefetch (bvand RTL.instr_blt (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 5 5) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_sb (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_imm (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) ((_ extract 1 1) RTL.cpu_state))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.compressed_instr RTL.decoder_trigger_q))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_bgeu (bvand RTL.mem_valid (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_bgeu (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_bge (bvand RTL.mem_valid (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_beq (bvand RTL.mem_valid (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_blt (bvand RTL.mem_valid (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand RTL.instr_lb ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_sb (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_sh (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 2 2) RTL.reg_out))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 5 5) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.cached_insn_opcode) (bvand (bvnot RTL.instr_jalr) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.instr_sltiu (bvnot RTL.decoder_trigger_q)))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.compressed_instr RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jalr) (bvand RTL.compressed_instr (bvand (bvnot RTL.instr_jal) RTL.instr_sltiu))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jalr) (bvand RTL.compressed_instr (bvand (bvnot RTL.instr_jal) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_sltiu (bvnot ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand RTL.mem_do_rdata (bvand RTL.latched_branch (bvand ((_ extract 1 1) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) RTL.decoder_trigger_q))))) (bvand (bvnot (bvand RTL.decoder_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.instr_sltiu RTL.decoder_trigger_q))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand RTL.is_alu_reg_imm (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_sltiu RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_imm (bvand ((_ extract 5 5) RTL.next_insn_opcode) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.is_sb_sh_sw (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_lui (bvnot RTL.is_lui_auipc_jal))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_slti RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_add RTL.is_alu_reg_imm))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_sb RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_sb (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_sb (bvand RTL.is_sb_sh_sw (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_andi RTL.instr_sb)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_sh (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) RTL.decoder_trigger_q))))))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_sh (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 5 5) RTL.cached_insn_opcode) (bvand (bvnot RTL.instr_jalr) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_sltiu (bvnot RTL.decoder_trigger_q)))))))))) (bvand (bvnot (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.instr_lbu) (bvand RTL.is_lbu_lhu_lw (bvand (bvnot RTL.instr_lw) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_sltiu RTL.decoder_trigger_q))))))) (bvand (bvnot (bvand RTL.instr_sh (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_imm (bvand ((_ extract 5 5) RTL.next_insn_opcode) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.instr_sh (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_sh (bvand RTL.is_sb_sh_sw (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_sb_sh_sw (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_sh RTL.instr_sw)) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.instr_sltiu (bvnot RTL.decoder_trigger_q)))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.instr_sltiu RTL.decoder_trigger_q))))))) (bvand (bvnot (bvand (bvnot RTL.instr_sh) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand RTL.is_alu_reg_imm (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand (bvnot RTL.instr_sh) (bvand RTL.decoder_trigger (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.instr_sh (bvand RTL.instr_sltiu ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_prefetch (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_sh)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_sltiu RTL.compressed_instr))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot RTL.instr_jalr) (bvand RTL.compressed_instr (bvand (bvnot RTL.instr_jal) (bvand RTL.instr_sltiu (bvnot ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.compressed_instr))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sltiu (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_sltiu (bvnot RTL.decoder_trigger_q))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_prefetch (bvand RTL.instr_sltiu ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.instr_sltiu ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.latched_is_lb) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_is_lu) (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) RTL.decoder_trigger_q))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 0 0) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.instr_lbu (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.latched_store (bvand RTL.mem_do_rinst (bvand RTL.mem_do_prefetch (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.decoder_trigger_q) (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.latched_store (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger_q (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger_q (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 5 5) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand RTL.latched_branch (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_and (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.instr_lhu (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.latched_branch) RTL.decoder_trigger_q)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_prefetch (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_sltiu RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_bgeu (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_sw (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.instr_lw) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.instr_sltiu RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.instr_xori RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.instr_bne (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.instr_andi (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.instr_slli (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.instr_sub (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.instr_sll (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.instr_slt (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.instr_sltu RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.instr_xor RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.instr_or RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.instr_bgeu RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot (bvand RTL.instr_beq (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.instr_bge RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.instr_ori RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.instr_addi RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.instr_srl (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.instr_srli (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.instr_srai (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.instr_sra (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_auipc (bvand (bvnot RTL.is_lui_auipc_jal) RTL.is_alu_reg_imm))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.instr_blt (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.instr_sb (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.instr_bltu RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 0 0) RTL.reg_op1)) (bvand ((_ extract 2 2) RTL.reg_out) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.reg_op1)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) ((_ extract 4 4) RTL.mem_rdata_q))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_lb)) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_xor RTL.instr_lb)) (bvand (bvnot (bvand RTL.instr_xori RTL.instr_lb)) (bvand (bvnot (bvand RTL.instr_or RTL.instr_lb)) (bvand (bvnot (bvand RTL.instr_ori RTL.instr_lb)) (bvand (bvnot (bvand RTL.instr_andi RTL.instr_lb)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_sw (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 3 3) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.instr_jal (bvnot RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.instr_slti RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 0 0) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvnot RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger RTL.decoder_trigger_q)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger ((_ extract 2 2) RTL.reg_out)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_sltiu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_sltiu)) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_sltiu)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_sltiu)) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_sltiu)) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_sltiu)) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.decoder_trigger_q) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_sltiu RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.instr_lw RTL.instr_sltiu)) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand RTL.instr_sltiu ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_sltiu (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_sltiu)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_slli RTL.instr_sltiu)) (bvand (bvnot (bvand RTL.instr_sll RTL.instr_sltiu)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.403 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_xori (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_xori (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.404 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_slti (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_slti (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.405 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_bltu (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))
(define-fun assumption.406 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_xor (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.407 ((RTL.dbg_next (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.decoded_imm (_ BitVec 32)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_slt (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sltu (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 2 2) RTL.reg_next_pc)) (_ bv1 1))))))) (= (bvand (bvnot (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger (bvnot ((_ extract 30 30) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.reg_out) (bvand (bvnot RTL.latched_stalu) (bvand RTL.decoder_trigger (bvand RTL.latched_store (bvnot RTL.decoder_pseudo_trigger)))))) (bvand (bvnot (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 30 30) RTL.mem_rdata_q)) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) (bvand RTL.instr_lui (bvnot ((_ extract 12 12) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.instr_sh (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand (bvnot RTL.instr_jalr) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 14 14) RTL.mem_rdata_q)) (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.instr_andi (bvnot ((_ extract 12 12) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.instr_slli (bvnot ((_ extract 12 12) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_lui_auipc_jal (bvand RTL.mem_do_prefetch RTL.is_alu_reg_reg))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 14 14) RTL.mem_rdata_q)) (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.instr_and (bvnot ((_ extract 12 12) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_alu_reg_reg)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_alu_reg_reg)) (bvand (bvnot (bvand RTL.instr_add RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sw RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_andi RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand (bvnot RTL.instr_retirq) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.instr_jalr))))))) (bvand (bvnot (bvand RTL.instr_slli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_srli (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.instr_rdcycle (bvnot ((_ extract 12 12) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.instr_rdinstrh (bvnot ((_ extract 12 12) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.instr_rdinstr (bvnot ((_ extract 12 12) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.instr_rdcycleh (bvnot ((_ extract 12 12) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand ((_ extract 4 4) RTL.mem_rdata_q) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvnot ((_ extract 12 12) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_retirq)) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.instr_waitirq (bvnot ((_ extract 12 12) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_addi RTL.is_slli_srli_srai)) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.instr_sll (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_sltu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_xor RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_srl (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_sra (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 30 30) RTL.mem_rdata_q)) (bvnot ((_ extract 12 12) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_or RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_and RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_jal (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvnot ((_ extract 2 2) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jal)) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_store) ((_ extract 0 0) RTL.mem_wordsize))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_store) ((_ extract 1 1) RTL.mem_wordsize))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_jalr (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_jalr)) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.is_slti_blt_slt (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 3 3) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.instr_slt (bvnot ((_ extract 12 12) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_slti (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_blt (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_slt ((_ extract 31 31) RTL.decoded_imm))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_alu_reg_reg)) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.compressed_instr)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.408 ((RTL.instr_sltu (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_srl (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sltu (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 3 3) RTL.reg_next_pc)) (_ bv1 1))))))) (= (bvand (bvnot (bvand (bvnot RTL.instr_lui) (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.dbg_valid_insn (bvand RTL.is_lui_auipc_jal (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.mem_do_prefetch (bvnot ((_ extract 2 2) RTL.mem_rdata_q))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_reg (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.mem_valid) ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_valid) ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_srli (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_valid) ((_ extract 12 12) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_pseudo_trigger ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_reg RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_add ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_and (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvnot ((_ extract 14 14) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_xor ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_jal (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 3 3) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.mem_do_prefetch (bvnot RTL.mem_do_rinst)))))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.mem_do_prefetch (bvnot RTL.mem_do_rinst)))) (bvand (bvnot RTL.do_waitirq) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_prefetch RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.instr_andi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_ori (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_sltiu (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_addi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger ((_ extract 12 12) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_slt ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_blt RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_slli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_lui (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_sw ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_or ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_sll (bvnot RTL.is_sll_srl_sra))) (bvand (bvnot (bvand RTL.instr_auipc (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.instr_rdcycle (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_rdinstr ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_rdcycleh ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_rdinstrh ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn ((_ extract 12 12) RTL.mem_rdata_q)))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.latched_store (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_prefetch ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_srl (bvand ((_ extract 12 12) RTL.mem_rdata_q) ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_waitirq ((_ extract 12 12) RTL.mem_rdata_q)))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.next_insn_opcode)) (bvand RTL.instr_sra (bvand (bvnot ((_ extract 30 30) RTL.mem_rdata_q)) ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_setq) (bvand (bvnot (bvand RTL.instr_andi RTL.is_sll_srl_sra)) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.mem_do_rinst (bvnot ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_reg (bvnot ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_reg ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_reg ((_ extract 3 3) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_reg (bvnot ((_ extract 1 1) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_alu_reg_reg)) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.compressed_instr)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.409 ((RTL.instr_xori (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jalr (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_xori (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.410 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand RTL.instr_or (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.mem_valid (bvand RTL.instr_or (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_or (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_or (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger RTL.instr_lui)))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 3 3) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.instr_or (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) RTL.mem_wordsize))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_or (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state)))))))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.mem_do_rdata (bvand RTL.instr_or (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_lui)))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_or (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 3 3) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_or ((_ extract 1 1) RTL.mem_wordsize))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.instr_or (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_lui ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_sw (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_lui ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.instr_or (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_or (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvand RTL.instr_lui ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid (bvand RTL.instr_or (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand RTL.instr_lw ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.instr_or (bvand (bvnot RTL.decoder_trigger) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.cpu_state) ((_ extract 0 0) RTL.mem_wordsize))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) ((_ extract 0 0) RTL.mem_wordsize)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.instr_or (bvand (bvnot RTL.decoder_trigger) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_valid) (bvand RTL.instr_or (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.instr_lui)))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.is_sll_srl_sra (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 2 2) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.instr_lui (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_lbu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.instr_or (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.instr_lbu (bvand RTL.dbg_valid_insn (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 5 5) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.instr_or RTL.instr_lb)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.instr_or RTL.instr_sb)) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 5 5) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_auipc (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 5 5) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.cpu_state) ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.411 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_slti (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_imm))) (bvnot (bvand RTL.instr_lui (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_imm))))))
(define-fun assumption.412 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_blt (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))))
(define-fun assumption.413 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sltiu (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_lui RTL.is_alu_reg_imm)))) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_auipc RTL.is_alu_reg_imm)))))))
(define-fun assumption.414 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_bne (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))))
(define-fun assumption.415 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_beq (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))))
(define-fun assumption.416 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sb (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_auipc RTL.is_sb_sh_sw)))) (bvnot (bvand RTL.instr_lui (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))))))
(define-fun assumption.417 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sh (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_auipc RTL.is_sb_sh_sw)))) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_lui RTL.is_sb_sh_sw)))))))
(define-fun assumption.418 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand RTL.instr_lb (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.instr_auipc)))) (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.instr_lui)))))))
(define-fun assumption.419 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_auipc (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.420 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.421 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_slti (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_slti (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.422 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_blt (bvand (bvnot RTL.decoder_pseudo_trigger_q) (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))
(define-fun assumption.423 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_xor (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 2 2) RTL.reg_next_pc)) (_ bv1 1))))))) (= (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 1 1) RTL.reg_out) (bvand RTL.latched_branch RTL.mem_valid))))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.latched_branch ((_ extract 1 1) RTL.reg_out))))))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 2 2) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.compressed_instr))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.instr_xori (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) ((_ extract 3 3) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_jalr (bvand RTL.mem_do_rinst ((_ extract 3 3) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.instr_jalr RTL.instr_lui)) (bvand (bvnot (bvand RTL.instr_jalr (bvand RTL.instr_xor (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) ((_ extract 3 3) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 4 4) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_imm)))) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_jalr RTL.is_alu_reg_reg)))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.424 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.compressed_instr (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 3 3) RTL.reg_next_pc)) (_ bv1 1))))))) (= (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.dbg_valid_insn (bvand RTL.latched_branch ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.compressed_instr))) (bvand (bvnot (bvand RTL.instr_lui (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand RTL.latched_stalu (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.latched_branch RTL.dbg_valid_insn)))))))))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.dbg_valid_insn (bvand RTL.instr_jalr ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_prefetch RTL.instr_jalr))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.mem_do_prefetch (bvnot RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.latched_stalu RTL.dbg_valid_insn))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn ((_ extract 4 4) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_prefetch (bvand RTL.latched_branch RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.instr_lui)) (bvand (bvnot RTL.instr_retirq) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.425 ((RTL.instr_auipc (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand RTL.instr_ori (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_ori (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_ori (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_ori (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.instr_ori (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_ori (bvand RTL.decoder_pseudo_trigger RTL.instr_auipc)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_ori (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state)))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand RTL.instr_ori (bvand RTL.decoder_pseudo_trigger RTL.instr_lui))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_ori (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.instr_ori (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.instr_ori (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_ori (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 2 2) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_ori (bvand RTL.instr_auipc (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_ori (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.instr_ori (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.instr_jal) (bvand RTL.instr_lui (bvand (bvnot RTL.decoder_trigger) (bvnot ((_ extract 0 0) RTL.mem_state)))))))))))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand RTL.dbg_valid_insn (bvand RTL.instr_ori (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.instr_jal) RTL.instr_lui))))))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata RTL.instr_lui))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_ori (bvand RTL.instr_lui (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_ori (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) RTL.mem_wordsize))))) (bvand (bvnot (bvand RTL.instr_ori (bvand RTL.instr_lui ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_lui ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_ori (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.cpu_state) ((_ extract 1 1) RTL.mem_wordsize))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.cpu_state) ((_ extract 1 1) RTL.mem_wordsize))))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata RTL.instr_lui))))) (bvand (bvnot (bvand RTL.instr_sw (bvand RTL.instr_ori ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_ori (bvand RTL.instr_auipc (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_ori (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_lh (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_ori (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_lhu (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand RTL.instr_ori (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_trigger) (bvnot ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_ori (bvand RTL.instr_auipc (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_ori (bvand RTL.instr_lui (bvand (bvnot RTL.decoder_trigger) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_ori (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_trigger) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_auipc (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.instr_ori (bvand RTL.instr_auipc ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand RTL.dbg_valid_insn (bvand RTL.instr_ori (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_auipc (bvnot RTL.instr_jal)))))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.instr_ori (bvand RTL.mem_valid (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.is_lb_lh_lw_lbu_lhu RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.instr_ori RTL.instr_lb)) (bvand (bvnot (bvand RTL.instr_ori RTL.instr_lbu)) (bvand (bvnot (bvand RTL.instr_ori (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.is_sb_sh_sw (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 5 5) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_ori RTL.instr_lw)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_ori (bvand RTL.is_sb_sh_sw ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_ori)) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_ori)) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_ori)) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_ori)) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.instr_ori (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_lui (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.instr_lui ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_lui (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.is_alu_reg_imm)))) (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.426 ((RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand RTL.instr_or (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))) (bvand (bvnot (bvand RTL.instr_or RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_reg RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvnot ((_ extract 6 6) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_jalr RTL.is_alu_reg_reg)))))))))))))))))
(define-fun assumption.427 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_ori (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_ori (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.428 ((RTL.irq_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_or (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sltiu (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 2 2) RTL.reg_next_pc)) (_ bv1 1))))))) (= (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand ((_ extract 13 13) RTL.mem_rdata_q) ((_ extract 5 5) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 13 13) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.mem_do_rinst (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))))))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.instr_or (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))))))) (bvand (bvnot (bvand RTL.instr_bgeu (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) RTL.mem_wordsize)))))))))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.instr_and (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))))))) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.instr_andi (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_add RTL.instr_sw)) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_sltiu (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_addi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_sra (bvnot RTL.is_sll_srl_sra))) (bvand (bvnot (bvand RTL.instr_auipc (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand RTL.instr_lh (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_alu_reg_imm)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.instr_lbu (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_lhu (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 13 13) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 27 27) RTL.mem_rdata_q) (bvand RTL.instr_sltu (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 5 5) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand RTL.instr_srli (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand RTL.instr_srai (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_sb (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.instr_retirq)) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 5 5) RTL.next_insn_opcode)))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.latched_store (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn))))))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 5 5) RTL.next_insn_opcode)))) (bvand (bvnot (bvand RTL.instr_waitirq (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 5 5) RTL.next_insn_opcode)))) (bvand (bvnot RTL.instr_timer) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot (bvand RTL.instr_bgeu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.instr_rdcycleh (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.instr_rdcycle (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.instr_rdinstrh (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.instr_rdinstr (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvnot RTL.decoder_trigger))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvnot ((_ extract 1 1) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvnot ((_ extract 0 0) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger ((_ extract 3 3) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_blt (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_slti (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_slt (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 12 12) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.instr_slti (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.compressed_instr))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_alu_reg_imm)) (bvnot (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn ((_ extract 2 2) RTL.cpu_state)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.429 ((RTL.instr_lb (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoded_imm (_ BitVec 32)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sltiu (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 3 3) RTL.reg_next_pc)) (_ bv1 1))))))) (= (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.dbg_valid_insn (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 5 5) RTL.next_insn_opcode))))) (bvand (bvnot (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_alu_reg_imm)) (bvand (bvnot (bvand RTL.instr_lb (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand ((_ extract 26 26) RTL.mem_rdata_q) (bvnot ((_ extract 26 26) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_lbu (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand ((_ extract 26 26) RTL.mem_rdata_q) (bvnot ((_ extract 26 26) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_sb (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand ((_ extract 26 26) RTL.mem_rdata_q) (bvnot ((_ extract 26 26) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_lhu (bvand (bvnot RTL.instr_jalr) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.dbg_valid_insn (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot RTL.mem_valid) ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.instr_srl (bvand (bvnot RTL.instr_jalr) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.dbg_valid_insn (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot RTL.mem_valid) ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.instr_lw (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand ((_ extract 26 26) RTL.mem_rdata_q) (bvnot ((_ extract 26 26) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand (bvnot ((_ extract 26 26) RTL.next_insn_opcode)) (bvand RTL.instr_and ((_ extract 26 26) RTL.mem_rdata_q)))) (bvand (bvnot (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.instr_xori (bvand ((_ extract 26 26) RTL.mem_rdata_q) (bvnot ((_ extract 26 26) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_xor (bvand ((_ extract 26 26) RTL.mem_rdata_q) (bvnot ((_ extract 26 26) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_slt (bvand ((_ extract 26 26) RTL.mem_rdata_q) (bvnot ((_ extract 26 26) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_sub (bvand ((_ extract 26 26) RTL.mem_rdata_q) (bvnot ((_ extract 26 26) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_add (bvand ((_ extract 26 26) RTL.mem_rdata_q) (bvnot ((_ extract 26 26) RTL.next_insn_opcode))))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.dbg_valid_insn (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_valid) RTL.instr_slli)))))))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.instr_srli (bvand RTL.dbg_valid_insn (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot RTL.mem_valid) ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 14 14) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 26 26) RTL.next_insn_opcode)) (bvand RTL.instr_andi ((_ extract 26 26) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot ((_ extract 26 26) RTL.next_insn_opcode)) (bvand RTL.instr_sltu ((_ extract 26 26) RTL.mem_rdata_q)))) (bvand (bvnot (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand RTL.instr_addi (bvand ((_ extract 26 26) RTL.mem_rdata_q) (bvnot ((_ extract 26 26) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 3 3) RTL.mem_rdata_q) (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot RTL.mem_valid) ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu ((_ extract 5 5) RTL.next_insn_opcode)))) (bvand (bvnot (bvand RTL.instr_lbu (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot RTL.mem_valid) ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.instr_lhu (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot RTL.mem_valid) ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 5 5) RTL.next_insn_opcode)))) (bvand (bvnot (bvand RTL.instr_lw (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot RTL.mem_valid) ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.instr_sll (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot RTL.mem_valid) ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.is_slli_srli_srai (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand (bvnot RTL.mem_valid) ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_and RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_xori RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_xor RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_slt RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_sub RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_add RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_andi RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.instr_sw ((_ extract 5 5) RTL.next_insn_opcode))))) (bvand (bvnot (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.is_alu_reg_imm (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 12 12) RTL.decoded_imm) (bvand (bvnot ((_ extract 11 11) RTL.decoded_imm)) (bvand (bvnot RTL.mem_valid) ((_ extract 5 5) RTL.decoded_imm)))))))))) (bvand (bvnot (bvand RTL.is_lui_auipc_jal (bvand RTL.is_alu_reg_imm (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_srai (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot RTL.instr_bge) RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.instr_ori ((_ extract 5 5) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.instr_or ((_ extract 5 5) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.instr_bltu ((_ extract 5 5) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand RTL.instr_addi (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.instr_sltiu (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand ((_ extract 28 28) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.instr_sltu ((_ extract 5 5) RTL.next_insn_opcode))))) (bvand (bvnot (bvand ((_ extract 13 13) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.instr_bne ((_ extract 5 5) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_bne)) (bvand (bvnot (bvand RTL.instr_rdcycle (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 5 5) RTL.next_insn_opcode)))) (bvand (bvnot (bvand RTL.instr_rdinstrh (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 5 5) RTL.next_insn_opcode)))) (bvand (bvnot (bvand RTL.instr_rdcycleh (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 5 5) RTL.next_insn_opcode)))) (bvand (bvnot (bvand RTL.instr_rdinstr (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) ((_ extract 5 5) RTL.next_insn_opcode)))) (bvand (bvnot (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.instr_beq ((_ extract 5 5) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_beq)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.is_alu_reg_imm (bvand RTL.instr_beq (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))) (bvand (bvnot (bvand RTL.instr_beq RTL.instr_bltu)) (bvand (bvnot (bvand RTL.instr_bltu (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.instr_slli RTL.instr_beq)) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_rdata_q)) (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_imm))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand RTL.mem_do_prefetch (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_valid) ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.is_slli_srli_srai (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvand (bvnot RTL.mem_valid) ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.is_sll_srl_sra (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.trap (bvnot ((_ extract 7 7) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_lbu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_sh (bvand RTL.is_slli_srli_srai (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvnot ((_ extract 31 31) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_and RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_lh (bvand RTL.mem_do_rdata (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 0 0) RTL.mem_wordsize))))))) (bvand (bvnot (bvand RTL.instr_sb RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_lb RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_lh)) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.is_sll_srl_sra (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand RTL.instr_bne ((_ extract 31 31) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.instr_slt (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvnot ((_ extract 31 31) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvnot ((_ extract 31 31) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_bgeu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand ((_ extract 2 2) RTL.cpu_state) (bvand RTL.latched_branch RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_store) (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand RTL.is_alu_reg_imm (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvnot ((_ extract 31 31) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_xori RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_ori RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_andi RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_slt RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sw RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_addi RTL.is_slli_srli_srai)) (bvand (bvnot (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand RTL.instr_slli ((_ extract 31 31) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_add RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sll (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvnot ((_ extract 31 31) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_xor RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_srl (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvnot ((_ extract 31 31) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_or RTL.is_slli_srli_srai)) (bvand (bvnot RTL.instr_getq) (bvand (bvnot (bvand RTL.instr_lui RTL.is_alu_reg_imm)) (bvand (bvnot (bvand RTL.instr_sub RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sltiu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_sltu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sltu RTL.is_sll_srl_sra)) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.instr_rdcycle (bvand (bvnot ((_ extract 30 30) RTL.mem_rdata_q)) (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvnot ((_ extract 31 31) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_rdinstrh (bvand (bvnot ((_ extract 30 30) RTL.mem_rdata_q)) (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvnot ((_ extract 31 31) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_rdcycle RTL.instr_rdinstrh)) (bvand (bvnot (bvand RTL.instr_rdinstr (bvand (bvnot ((_ extract 30 30) RTL.mem_rdata_q)) (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvnot ((_ extract 31 31) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.instr_rdcycleh (bvand (bvnot ((_ extract 30 30) RTL.mem_rdata_q)) (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvnot ((_ extract 31 31) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.latched_branch ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.latched_stalu (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvnot ((_ extract 6 6) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.instr_jal (bvand (bvnot ((_ extract 2 2) RTL.mem_rdata_q)) (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvnot ((_ extract 31 31) RTL.next_insn_opcode)))))) (bvand (bvnot RTL.do_waitirq) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.latched_store (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 31 31) RTL.next_insn_opcode)) (bvand ((_ extract 31 31) RTL.mem_rdata_q) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))))))) (bvand (bvnot (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.instr_blt ((_ extract 5 5) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_slt (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand ((_ extract 12 12) RTL.mem_rdata_q) (bvand (bvnot ((_ extract 5 5) RTL.mem_rdata_q)) (bvand RTL.instr_slti ((_ extract 5 5) RTL.next_insn_opcode))))) (bvand (bvnot (bvand RTL.instr_sll RTL.instr_blt)) (bvand (bvnot (bvand RTL.dbg_valid_insn ((_ extract 4 4) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_rdata_q)) (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) RTL.is_alu_reg_imm))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_alu_reg_imm)) (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.430 ((RTL.mem_wordsize (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sltiu (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.instr_sltiu (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))))) (bvand (bvnot (bvand RTL.instr_sltiu (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn RTL.instr_auipc))))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.instr_sltiu (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.mem_do_rdata) RTL.dbg_valid_insn))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.instr_sltiu (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu)))))))))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.instr_sltiu (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_sltiu (bvand RTL.decoder_pseudo_trigger (bvand RTL.dbg_valid_insn RTL.instr_auipc))))) (bvand (bvnot (bvand RTL.instr_sltiu (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn RTL.instr_auipc)))) (bvand (bvnot (bvand RTL.instr_sltiu (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_jalr) (bvand RTL.mem_do_wdata (bvand RTL.instr_auipc (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand RTL.instr_sltiu (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_auipc (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_trigger)))))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.instr_sltiu ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_lui (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_sltiu (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_imm (bvand RTL.decoder_trigger RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_lw RTL.instr_sltiu)) (bvand (bvnot (bvand RTL.instr_sltiu (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_imm (bvand RTL.decoder_trigger RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.instr_sltiu (bvand RTL.instr_sb ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.mem_valid (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu)))))))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_sltiu)) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_sltiu)) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_sltiu)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_sltiu)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_sltiu)) (bvand (bvnot (bvand RTL.instr_sltiu (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_sltiu)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_imm (bvand RTL.decoder_trigger RTL.instr_auipc)))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.431 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_add (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))) (bvand (bvnot (bvand RTL.instr_lbu (bvand RTL.instr_add (bvand ((_ extract 5 5) RTL.cpu_state) ((_ extract 1 1) RTL.mem_wordsize))))) (bvand (bvnot (bvand RTL.instr_add (bvand RTL.mem_do_rinst (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_add (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.mem_valid) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvnot ((_ extract 2 2) RTL.cpu_state))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_add (bvand RTL.mem_do_wdata RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_add (bvand RTL.decoder_trigger (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.mem_valid) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_add (bvand RTL.decoder_trigger (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.mem_valid) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_add (bvand RTL.mem_do_wdata (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.instr_jal) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_add (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_valid RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_add (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))))))) (bvand (bvnot (bvand RTL.instr_add (bvand (bvnot RTL.instr_jalr) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_add (bvand RTL.mem_do_rinst (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_wdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_add)) (bvand (bvnot (bvand RTL.instr_add RTL.is_sll_srl_sra)) (bvand (bvnot (bvand (bvnot RTL.instr_lb) (bvand RTL.is_sb_sh_sw (bvand RTL.instr_add (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand (bvnot RTL.instr_lb) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_add RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) ((_ extract 0 0) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_jalr (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_add (bvand (bvnot RTL.decoder_trigger) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi ((_ extract 5 5) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_add (bvand (bvnot RTL.instr_jalr) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_add (bvand RTL.decoder_pseudo_trigger RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_add (bvand (bvnot RTL.decoder_trigger) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi ((_ extract 5 5) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_add (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.instr_jalr) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_add (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.instr_jal) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_add (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_add (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_add (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.is_lui_auipc_jal) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_add (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.is_jalr_addi_slti_sltiu_xori_ori_andi ((_ extract 0 0) RTL.cpu_state))))))))) (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_add (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.432 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_andi (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.433 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_sll_srl_sra) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sw (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sw (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sw (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.instr_sw (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sw (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sw (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_sw (bvnot RTL.is_sb_sh_sw))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sw (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw)))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn RTL.instr_sw))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 2 2) RTL.cpu_state))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_slti (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (bvand (bvnot (bvand RTL.instr_sltiu RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_slli RTL.instr_sw)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sw (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn RTL.instr_sw))))))) (bvand (bvnot (bvand RTL.instr_sb RTL.instr_sw)) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sw (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_rinst (bvand RTL.instr_sw ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_sh RTL.instr_sw)) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sw RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_lw (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sw RTL.is_sb_sh_sw))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sw RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sw (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sw (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_wdata RTL.dbg_valid_insn))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_lb_lh_lw_lbu_lhu))))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_lbu (bvand RTL.is_sb_sh_sw (bvand RTL.instr_sw (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_lb_lh_lw_lbu_lhu)))))))))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_sw (bvnot RTL.is_sb_sh_sw)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sw (bvnot RTL.is_sb_sh_sw)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sw (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_lhu RTL.instr_sw)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_sw)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_sw)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 2 2) RTL.cpu_state))))))))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.434 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_sll_srl_sra) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sh (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_valid) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn RTL.instr_sh)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.decoder_pseudo_trigger (bvand RTL.dbg_valid_insn RTL.instr_sh)))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_sb_sh_sw) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) RTL.instr_sh))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_wdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn RTL.instr_sh))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.is_sb_sh_sw) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn RTL.instr_sh)))))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn RTL.instr_sh))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn RTL.instr_sh)))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn RTL.instr_sh))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid RTL.mem_do_rinst))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 6 6) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 3 3) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.is_alu_reg_imm (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 2 2) RTL.mem_rdata_q)))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_sh RTL.instr_sw)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.mem_do_rinst (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) RTL.instr_sh)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.mem_do_rinst (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn RTL.instr_sh))))))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot RTL.instr_lh) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_sh (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.mem_do_wdata))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_sh)) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_sh)))) (bvand (bvnot (bvand (bvnot RTL.instr_lh) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn RTL.instr_sh))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand (bvnot RTL.instr_lh) (bvand RTL.is_sb_sh_sw (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_sh))))) (bvand (bvnot (bvand (bvnot RTL.instr_lh) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sh RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.instr_lw RTL.instr_sh)) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_wdata RTL.instr_sh)))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.mem_do_wdata ((_ extract 5 5) RTL.cpu_state)))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_sh)))) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_sh RTL.instr_slt)) (bvand (bvnot (bvand RTL.instr_sh RTL.instr_sltu)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.instr_sb RTL.instr_sh)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger)))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.435 ((RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_sll_srl_sra) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sb (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sb (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid ((_ extract 1 1) RTL.cpu_state)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sb (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_rdata) (bvnot RTL.is_lb_lh_lw_lbu_lhu))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.instr_sb (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.instr_sb (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.instr_sb (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.cpu_state) ((_ extract 0 0) RTL.mem_wordsize))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.instr_sb (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.decoder_trigger) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.instr_sb (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_slli RTL.instr_sb)) (bvand (bvnot (bvand RTL.instr_sll RTL.instr_sb)) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_sb)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_sb (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.decoder_trigger) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sb (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.mem_valid) (bvnot RTL.mem_do_rdata)))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state)))))))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger)))) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state)))))))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)))))))))))))))))))))))))))))))))))))))
(define-fun assumption.436 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_sll_srl_sra) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand RTL.instr_lh (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn RTL.instr_lh))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn RTL.instr_lh)))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.instr_lh))))))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn RTL.instr_lh)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn RTL.instr_lh)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.instr_lh)))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn RTL.instr_lh))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn RTL.instr_lh))))))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.instr_lh)))))))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn RTL.instr_lh)))))))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) RTL.instr_lh))))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.instr_lh)))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn RTL.instr_lh)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.instr_lh)))))))))))) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.instr_lh)))))))))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn RTL.instr_lh))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.instr_lh)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.decoder_trigger) RTL.instr_lh))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn RTL.instr_lh)))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.instr_lh))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.instr_lh)))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst RTL.instr_lh))))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn RTL.instr_lh)))))))) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn RTL.instr_lh)))))))) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.dbg_valid_insn RTL.instr_lh))))))) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn RTL.instr_lh))))))) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.instr_lh))))))))) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn RTL.decoder_trigger))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.decoder_trigger ((_ extract 3 3) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.decoder_trigger ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_sw)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.instr_lh (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.decoder_trigger (bvnot ((_ extract 0 0) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand RTL.mem_do_rdata (bvand RTL.instr_lh (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.instr_lh)))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_lh (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_jalr (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lh)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_lh)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.437 ((RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_sb (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_sll_srl_sra) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand RTL.instr_lb (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_lb (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvnot RTL.is_sb_sh_sw))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_lb (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))) (bvand (bvnot (bvand RTL.instr_sb (bvand RTL.mem_do_rdata (bvand RTL.instr_lb (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_lb (bvand RTL.is_sb_sh_sw (bvand (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.mem_do_rinst)) ((_ extract 5 5) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_lb (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand RTL.instr_lb (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_lb (bvand RTL.dbg_valid_insn (bvand RTL.is_sb_sh_sw (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.instr_lb (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 2 2) RTL.cpu_state)))))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lb (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.is_sb_sh_sw) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_lb (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_lb (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_rdata (bvand RTL.instr_lb (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lb (bvand RTL.is_sb_sh_sw (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.mem_state))))))))))))) (bvand (bvnot (bvand RTL.instr_lb (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_lb (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 1 1) RTL.mem_state)))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_lb (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 1 1) RTL.mem_state))))))))))))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.instr_lb (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.mem_state))))))))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 0 0) RTL.mem_state))))))))))))) (bvand (bvnot (bvand RTL.instr_lb (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_rdata (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot ((_ extract 2 2) RTL.cpu_state))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 0 0) RTL.mem_state))))))))))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lb (bvand (bvnot RTL.decoder_trigger) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.mem_do_rinst (bvnot ((_ extract 2 2) RTL.cpu_state)))))))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.438 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_bgeu (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))) (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.mem_do_rdata RTL.instr_bgeu))) (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_bgeu RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_bgeu (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.mem_do_wdata RTL.instr_bgeu))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_bgeu (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_bgeu RTL.instr_sb))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_bgeu))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_bgeu (bvnot RTL.decoder_trigger))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_bgeu))) (bvand (bvnot (bvand ((_ extract 4 4) RTL.cpu_state) (bvand RTL.is_sb_sh_sw (bvand RTL.instr_bgeu (bvnot RTL.decoder_trigger))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_sb_sh_sw (bvand RTL.instr_bgeu (bvnot RTL.decoder_trigger))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))))))))))))))))
(define-fun assumption.439 ((RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_bltu (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))) (bvand (bvnot (bvand RTL.instr_bltu (bvand RTL.mem_do_wdata (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_bltu (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand RTL.instr_bltu (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_bltu (bvand RTL.mem_do_rdata (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_bltu ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_bltu (bvand (bvnot RTL.decoder_trigger) (bvand RTL.is_sb_sh_sw ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_bltu (bvand (bvnot RTL.decoder_trigger) (bvand RTL.is_sb_sh_sw ((_ extract 4 4) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_bltu ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_bltu (bvand (bvnot RTL.decoder_trigger) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_bltu (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.decoder_trigger) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_bltu (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))))))))))))))))
(define-fun assumption.440 ((RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_bne (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))) (bvand (bvnot (bvand RTL.instr_bne (bvand RTL.mem_do_wdata (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand RTL.instr_bne (bvand RTL.decoder_pseudo_trigger (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand RTL.instr_bne (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_bne (bvand RTL.mem_do_rdata (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand RTL.instr_bne (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_bne (bvand (bvnot RTL.decoder_trigger) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_bne (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_bne (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_trigger) ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_bne (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.decoder_trigger) ((_ extract 4 4) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_bne (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))))) (bvand (bvnot (bvand RTL.instr_bne (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))))))))))))))))
(define-fun assumption.441 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_beq (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))) (bvand (bvnot (bvand RTL.instr_beq (bvand RTL.mem_do_rdata (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand RTL.instr_beq (bvand RTL.decoder_pseudo_trigger (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand RTL.instr_beq (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_beq (bvand RTL.mem_do_wdata (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand RTL.instr_beq (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_beq (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_beq (bvand (bvnot RTL.decoder_trigger) (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_beq (bvand RTL.instr_sb ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_beq (bvand (bvnot RTL.decoder_trigger) (bvand RTL.is_sb_sh_sw ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_beq (bvand (bvnot RTL.decoder_trigger) (bvand RTL.is_sb_sh_sw ((_ extract 4 4) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_beq (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))))))))))))))))
(define-fun assumption.442 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_blt (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.instr_blt (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.decoder_pseudo_trigger RTL.instr_blt))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_blt (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.instr_blt (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_blt ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_blt RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand ((_ extract 4 4) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_blt RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_blt ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_blt RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_blt RTL.is_sb_sh_sw))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.decoder_trigger) RTL.instr_blt))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_blt (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu))))) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)))))))))))))))))))
(define-fun assumption.443 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_xori (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 2 2) RTL.reg_next_pc)) (_ bv1 1))))))) (= (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand (bvnot RTL.mem_valid) (bvand RTL.is_alu_reg_imm (bvand RTL.decoder_trigger ((_ extract 5 5) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.instr_addi (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand RTL.instr_andi (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.mem_rdata_q)) (bvand RTL.instr_slti (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand RTL.instr_sltiu (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand RTL.instr_and (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.mem_rdata_q)) (bvand RTL.instr_ori (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_alu_reg_imm)) (bvand (bvnot (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.instr_lb (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand RTL.instr_lh (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_alu_reg_imm)) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand RTL.instr_slli (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.instr_sll (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.compressed_instr))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_imm (bvand RTL.decoder_trigger (bvnot ((_ extract 1 1) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand ((_ extract 27 27) RTL.mem_rdata_q) (bvand RTL.dbg_valid_insn (bvand RTL.is_slli_srli_srai (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.mem_do_prefetch (bvnot RTL.is_lui_auipc_jal)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.instr_sh (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lw RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_lbu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_blt (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_sb RTL.is_sll_srl_sra)) (bvand (bvnot (bvand ((_ extract 14 14) RTL.mem_rdata_q) (bvand RTL.instr_beq (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_xori RTL.instr_beq)) (bvand (bvnot (bvand RTL.instr_blt RTL.is_slli_srli_srai)) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand (bvnot RTL.instr_beq) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 13 13) RTL.mem_rdata_q)) (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand (bvnot RTL.instr_blt) (bvand (bvnot RTL.instr_beq) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.is_beq_bne_blt_bge_bltu_bgeu (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_beq_bne_blt_bge_bltu_bgeu)) (bvand (bvnot (bvand ((_ extract 27 27) RTL.mem_rdata_q) (bvand RTL.is_slli_srli_srai (bvand RTL.instr_bne (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot ((_ extract 12 12) RTL.mem_rdata_q)) (bvand RTL.instr_bge (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand ((_ extract 27 27) RTL.mem_rdata_q) (bvand RTL.instr_bge (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.is_sll_srl_sra (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand ((_ extract 27 27) RTL.mem_rdata_q) (bvand RTL.is_slli_srli_srai (bvand RTL.instr_bge (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.instr_sw RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_bgeu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sub RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_srli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_addi RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_andi RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_slli (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand RTL.instr_slti RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_sltiu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_xori RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_ori RTL.is_sll_srl_sra)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.instr_jalr (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_blt RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_bltu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_bgeu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_add RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_sub RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_slt RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_sltu RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_xor RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_or RTL.is_sll_srl_sra)) (bvand (bvnot (bvand RTL.instr_and RTL.is_sll_srl_sra)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand ((_ extract 3 3) RTL.cpu_state) (bvand RTL.mem_do_prefetch (bvnot RTL.mem_do_rinst)))) (bvand (bvnot (bvand RTL.instr_rdcycle (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_rdcycleh (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.instr_rdinstr (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.instr_rdinstrh (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.is_sb_sh_sw (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.decoder_trigger (bvand RTL.is_sb_sh_sw (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_sb RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_andi RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sw RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_addi RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_slti RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_sltiu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_add RTL.is_slli_srli_srai)) (bvand (bvnot (bvand ((_ extract 27 27) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.instr_sll (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_slt RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_xori RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_ori RTL.is_slli_srli_srai)) (bvand (bvnot (bvand ((_ extract 27 27) RTL.mem_rdata_q) (bvand RTL.instr_srai (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_sltu RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_xor RTL.is_slli_srli_srai)) (bvand (bvnot (bvand ((_ extract 27 27) RTL.mem_rdata_q) (bvand RTL.instr_srl (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_sra (bvand ((_ extract 27 27) RTL.mem_rdata_q) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_or RTL.is_slli_srli_srai)) (bvand (bvnot (bvand RTL.instr_and RTL.is_slli_srli_srai)) (bvand (bvnot RTL.instr_getq) (bvand (bvnot RTL.instr_setq) (bvand (bvnot RTL.instr_maskirq) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.instr_jal (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.latched_store) RTL.mem_do_rinst)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.latched_stalu) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.next_insn_opcode) (bvand RTL.latched_branch (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))))))))) (bvand (bvnot (bvand (bvnot RTL.latched_stalu) (bvand RTL.mem_do_prefetch (bvand RTL.latched_branch (bvnot RTL.mem_do_rinst))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_alu_reg_imm (bvand RTL.decoder_trigger (bvnot ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand RTL.instr_jal RTL.is_alu_reg_imm))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.444 ((RTL.instr_sw (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_sll_srl_sra) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand RTL.instr_lw (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn RTL.instr_lw)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.mem_valid) (bvand RTL.instr_lw (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_rdata) RTL.dbg_valid_insn))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_lw (bvand RTL.dbg_valid_insn (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.instr_lw (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.is_sb_sh_sw))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_lw (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.is_sb_sh_sw))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_lw (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_lw (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_lw (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.is_sb_sh_sw)))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_lw (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn RTL.is_sb_sh_sw)))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_lw (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_lw (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn RTL.instr_lw))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_rdata RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.instr_sh (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn RTL.instr_lw))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvnot ((_ extract 1 1) RTL.mem_state))))))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_lw (bvand RTL.dbg_valid_insn RTL.is_sb_sh_sw)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.instr_lw (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvnot RTL.is_sb_sh_sw))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_valid) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_valid) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.dbg_valid_insn (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_lw (bvand (bvnot RTL.is_sb_sh_sw) (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand RTL.instr_sh (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvnot RTL.is_sb_sh_sw))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvnot ((_ extract 0 0) RTL.mem_state))))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.dbg_valid_insn RTL.decoder_trigger))))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_valid (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 1 1) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_lw RTL.instr_sb)) (bvand (bvnot (bvand RTL.instr_lw RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_lw (bvand RTL.is_sb_sh_sw RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_sll RTL.instr_lw)) (bvand (bvnot (bvand RTL.instr_srli RTL.instr_lw)) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_lw)) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_lw)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_lw)) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.instr_lw (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_lw)) (bvand (bvnot (bvand RTL.instr_lhu RTL.instr_lw)) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_lw (bvand RTL.dbg_valid_insn (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lw)) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_lw)) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_lw (bvand RTL.dbg_valid_insn (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.is_sb_sh_sw)))))))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_lw (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand RTL.is_sb_sh_sw (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_lw (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_lw (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 2 2) RTL.cpu_state))))))))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.445 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_sll_srl_sra) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand RTL.instr_lbu (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand RTL.instr_lbu (bvand (bvnot RTL.is_sb_sh_sw) ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_sh (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.instr_lbu (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand RTL.instr_lbu (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvnot RTL.is_sb_sh_sw))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.instr_lbu (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.instr_lbu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_sb_sh_sw)))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_lbu (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvnot RTL.is_sb_sh_sw)))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lbu (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvnot RTL.is_sb_sh_sw))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.instr_lbu (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_lbu (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_sb_sh_sw)))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.instr_lbu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_lbu (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_do_wdata RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_sb_sh_sw RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_lbu (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.instr_lbu (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.dbg_valid_insn (bvand RTL.instr_lbu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.instr_lbu (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_valid (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.mem_do_wdata ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.mem_do_rdata ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvnot ((_ extract 6 6) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))))))) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_lbu)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lbu)) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand RTL.instr_lbu (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_wdata) (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_jalr (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw)))))))))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_sb)) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lbu (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata RTL.is_sb_sh_sw))))))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.instr_lbu (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_wdata))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lbu ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_jalr RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.is_sb_sh_sw) ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state)))))))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.446 ((RTL.instr_sb (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_lhu (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.is_slli_srli_srai) (bvand (bvnot RTL.is_sll_srl_sra) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand RTL.instr_lhu (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next))))))))))))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata RTL.instr_lhu)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_sb (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata RTL.instr_lhu)))))) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.decoder_pseudo_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.mem_do_rdata) RTL.instr_lhu)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_rdata RTL.instr_lhu)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata RTL.instr_lhu))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata RTL.instr_lhu))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lhu (bvnot RTL.is_sb_sh_sw))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lhu (bvnot RTL.is_sb_sh_sw))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_lhu)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata RTL.instr_lhu))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lhu (bvnot RTL.is_sb_sh_sw))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lhu (bvnot RTL.is_sb_sh_sw))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lhu (bvnot RTL.is_sb_sh_sw))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lhu RTL.is_sb_sh_sw))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_lhu)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) RTL.instr_lhu)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.mem_do_wdata))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) RTL.instr_lhu)))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lhu (bvnot RTL.is_sb_sh_sw))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_lhu))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu))))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand RTL.is_sb_sh_sw RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rdata))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lhu (bvnot RTL.is_sb_sh_sw))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata RTL.is_lb_lh_lw_lbu_lhu)))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand RTL.mem_do_rdata RTL.instr_lhu))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.instr_lhu)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) RTL.instr_lhu))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) RTL.instr_lhu))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_wdata) (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_valid (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand RTL.mem_do_rdata RTL.instr_lhu)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_valid (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_srai (bvnot RTL.is_slli_srli_srai))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.decoder_trigger (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand ((_ extract 2 2) RTL.mem_rdata_q) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_sra (bvnot RTL.is_sll_srl_sra))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_lhu (bvnot RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lhu RTL.is_sb_sh_sw)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand RTL.instr_lhu ((_ extract 1 1) RTL.mem_wordsize))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.instr_lhu (bvnot RTL.is_lb_lh_lw_lbu_lhu))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sh (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_lhu RTL.is_sb_sh_sw))))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.instr_sh (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_wdata) RTL.instr_lhu)))))))) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.instr_lhu))))))))) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lhu)) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_lhu)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lhu (bvnot RTL.is_sb_sh_sw))))))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_lb_lh_lw_lbu_lhu))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.447 ((RTL.dbg_insn_addr (_ BitVec 32)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_pc (_ BitVec 32)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_andi (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= (bvnot ((_ extract 1 1) RTL.reg_next_pc)) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_add (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))))))))))))))))))) (= (bvand (bvnot (bvand RTL.latched_is_lu (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.mem_do_rdata (bvand RTL.latched_stalu (bvand RTL.latched_branch RTL.decoder_trigger_q))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jalr) (bvand RTL.mem_do_rdata (bvand RTL.latched_stalu (bvand RTL.latched_branch RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.latched_stalu)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.mem_do_rdata (bvand RTL.latched_stalu (bvand RTL.latched_branch (bvnot RTL.decoder_trigger_q))))))))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvand RTL.latched_stalu ((_ extract 1 1) RTL.reg_out))))) (bvand (bvnot (bvand RTL.latched_is_lh ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_is_lb (bvand (bvnot ((_ extract 1 1) RTL.mem_wordsize)) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand RTL.latched_stalu (bvand RTL.mem_do_rinst RTL.decoder_trigger_q))))) (bvand (bvnot (bvand RTL.latched_is_lb ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.latched_is_lu (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_add (bvand RTL.mem_do_rdata (bvand RTL.latched_branch RTL.latched_stalu))))))) (bvand (bvnot (bvand RTL.latched_is_lu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jalr) (bvand RTL.mem_do_rdata (bvand RTL.latched_stalu (bvand RTL.latched_branch RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand (bvnot RTL.instr_jalr) (bvand RTL.mem_do_rdata (bvand RTL.latched_stalu (bvand RTL.latched_branch RTL.decoder_trigger_q))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand RTL.latched_stalu (bvand RTL.decoder_trigger_q ((_ extract 1 1) RTL.reg_out)))))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.is_compare RTL.instr_add))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.instr_add (bvnot RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_xor RTL.instr_add)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 1 1) RTL.reg_out) (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 1 1) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 0 0) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.instr_andi RTL.instr_add)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 5 5) RTL.mem_rdata_q))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.448 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.latched_stalu (_ BitVec 1)) (RTL.reg_op2 (_ BitVec 32)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.instr_auipc (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.latched_is_lh (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= (bvnot ((_ extract 1 1) RTL.reg_next_pc)) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_auipc (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (= (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand RTL.latched_stalu RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_out) (bvand RTL.latched_stalu RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 1 1) RTL.reg_op2) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.instr_auipc)))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_rdata_q)) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.instr_auipc)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.latched_is_lh (bvand RTL.instr_auipc (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_rdata RTL.latched_is_lb)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.latched_is_lu (bvand RTL.instr_auipc (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_auipc (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand RTL.instr_auipc (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.instr_auipc (bvnot RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.reg_out) (bvand RTL.decoder_pseudo_trigger RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger) ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_pseudo_trigger (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvnot ((_ extract 0 0) RTL.mem_state)))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.449 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_auipc (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= (bvnot ((_ extract 1 1) RTL.reg_next_pc)) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_and (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))))))))))))))))))) (= (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_out) (bvand RTL.decoder_pseudo_trigger (bvand RTL.latched_stalu RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.mem_do_wdata))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_lh)) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand ((_ extract 1 1) RTL.reg_out) (bvand RTL.decoder_trigger (bvand RTL.latched_stalu RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvnot RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) (bvnot ((_ extract 6 6) RTL.cpu_state)))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger)))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.450 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_slt (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.451 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sw (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_sw (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_sw (bvand RTL.mem_do_rdata (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.instr_sw (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) RTL.decoder_pseudo_trigger)))))) (bvand (bvnot (bvand RTL.instr_sw (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.mem_do_wdata) RTL.instr_auipc)))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_sw (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.mem_do_wdata (bvnot ((_ extract 2 2) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_sw (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_sw (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_valid RTL.mem_do_wdata)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_valid (bvnot RTL.mem_do_wdata)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_wdata ((_ extract 1 1) RTL.cpu_state)))))))) (bvand (bvnot (bvand (bvnot RTL.instr_jalr) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.instr_lui (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_sw (bvand RTL.mem_do_rdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.mem_do_wdata) (bvnot RTL.instr_jal))))))))))) (bvand (bvnot (bvand RTL.instr_sw (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_auipc ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.decoder_trigger) RTL.instr_auipc)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_valid) RTL.decoder_trigger))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.instr_sw (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvnot ((_ extract 6 6) RTL.cpu_state)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand RTL.mem_do_wdata (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.mem_do_wdata (bvnot ((_ extract 0 0) RTL.cpu_state))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.instr_sw (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_sb RTL.instr_sw)) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.mem_valid (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_wdata) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.instr_sw (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_trigger) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.instr_sw (bvand (bvnot RTL.decoder_trigger) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_lui (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.decoder_trigger) (bvnot RTL.is_lui_auipc_jal))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.dbg_valid_insn (bvand RTL.mem_valid ((_ extract 1 1) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.instr_jal) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_sw (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_jal RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw))) (bvand (bvnot RTL.instr_timer) (bvand (bvnot (bvand RTL.instr_sw (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_auipc ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid RTL.is_lb_lh_lw_lbu_lhu))))) (bvand (bvnot (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_sw)) (bvand (bvnot (bvand (bvnot RTL.instr_lw) (bvand RTL.instr_sw (bvand RTL.is_sb_sh_sw RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_sw (bvand RTL.mem_do_rinst (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_slli RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_sll RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_lhu RTL.instr_sw)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_sh RTL.instr_sw)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_pseudo_trigger)))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.452 ((RTL.latched_store (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sh (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.mem_do_rdata (bvand RTL.instr_auipc RTL.instr_sh))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_rinst (bvand RTL.instr_sh (bvand RTL.mem_valid ((_ extract 0 0) RTL.cpu_state)))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand RTL.instr_lui (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.decoder_pseudo_trigger RTL.instr_sh)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_auipc RTL.instr_sh)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_valid ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_sh (bvand RTL.instr_auipc ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand RTL.instr_sh ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_sh ((_ extract 5 5) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_auipc ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand RTL.instr_sh ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata (bvand RTL.instr_sh (bvnot ((_ extract 0 0) RTL.mem_wordsize)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand RTL.instr_sh (bvand ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_sh (bvand RTL.instr_auipc ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.instr_auipc ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw)))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_sh (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_auipc (bvnot ((_ extract 0 0) RTL.mem_wordsize)))))))) (bvand (bvnot (bvand RTL.instr_lh (bvand RTL.instr_sh ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvand RTL.instr_lui (bvand RTL.instr_sh ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.mem_valid) ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_sh (bvand RTL.instr_auipc ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.dbg_valid_insn (bvand RTL.instr_sh (bvand RTL.instr_auipc ((_ extract 1 1) RTL.mem_wordsize)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand RTL.instr_sh (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) ((_ extract 1 1) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_wdata ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_lh (bvand RTL.decoder_pseudo_trigger RTL.instr_sh))) (bvand (bvnot (bvand RTL.instr_sb RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_lh (bvand RTL.instr_sh (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvnot ((_ extract 7 7) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand RTL.mem_valid (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.instr_srl RTL.instr_sh)) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn (bvand RTL.instr_lui (bvand RTL.instr_sh ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_lui (bvand RTL.instr_sh ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.instr_lh) (bvand RTL.mem_do_rinst (bvand RTL.instr_sh (bvand RTL.is_sb_sh_sw ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand (bvnot RTL.instr_lh) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sh RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.instr_lw RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_lui (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.is_lui_auipc_jal))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand RTL.mem_do_rinst (bvand ((_ extract 1 1) RTL.mem_state) ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata (bvand RTL.is_lb_lh_lw_lbu_lhu ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.mem_do_rdata RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvnot ((_ extract 3 3) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.453 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_lui_auipc_jal (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.instr_sb (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.instr_sb (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_wdata RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sb (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sb (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.instr_auipc (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sb (bvand (bvnot RTL.mem_do_rinst) RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.instr_sb (bvand RTL.mem_do_rdata (bvand RTL.mem_do_wdata RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.instr_auipc (bvand RTL.instr_sb (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_wdata) RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sb (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.instr_sb (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_auipc (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn RTL.instr_sb))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_lui (bvand RTL.dbg_valid_insn RTL.instr_sb))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_lui (bvand RTL.dbg_valid_insn RTL.instr_sb))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_sb ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.instr_sb (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand RTL.instr_sb (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_valid RTL.dbg_valid_insn)))))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.instr_sb (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid RTL.dbg_valid_insn)))))))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_sb ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.instr_sb (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_wdata RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_lui (bvand RTL.instr_sb (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu)))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) RTL.mem_do_rinst)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_sb_sh_sw (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.dbg_valid_insn (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_lui (bvand RTL.dbg_valid_insn RTL.instr_sb))))) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_lui (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.is_lui_auipc_jal))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_lui (bvand RTL.instr_sb (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvnot RTL.mem_do_rinst))))))))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_prefetch) RTL.is_lb_lh_lw_lbu_lhu)))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.instr_lui (bvand RTL.instr_sb (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn)))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_lui (bvand RTL.instr_sb (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_wordsize)))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.instr_jalr (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) RTL.is_sb_sh_sw))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.mem_do_wdata ((_ extract 6 6) RTL.cpu_state))))) (bvand (bvnot (bvand (bvnot RTL.latched_store) (bvand RTL.mem_do_rdata RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.instr_srai RTL.instr_sb)) (bvand (bvnot (bvand RTL.instr_sra RTL.instr_sb)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_prefetch) RTL.dbg_valid_insn))))) (bvand (bvnot RTL.instr_retirq) (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.454 ((RTL.instr_sra (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_sh (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.rvfi_valid (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand RTL.is_lui_auipc_jal (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.instr_rdinstrh) (bvand (bvnot RTL.instr_rdinstr) (bvand (bvnot RTL.instr_rdcycleh) (bvand (bvnot RTL.instr_rdcycle) (bvand RTL.instr_lhu (bvand (bvnot RTL.instr_jalr) (bvand RTL.decoder_pseudo_trigger_q (bvand RTL.dbg_valid_insn RTL.dbg_next)))))))))))))))))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.instr_lhu (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_lui (bvand RTL.instr_lhu (bvand (bvnot RTL.decoder_trigger) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state))))))) (bvand (bvnot (bvand RTL.instr_lhu (bvand RTL.instr_auipc (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_lui (bvand RTL.instr_lhu (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_sb_sh_sw (bvand RTL.instr_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))))))) (bvand (bvnot (bvand RTL.instr_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.instr_lhu (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_jalr) (bvand RTL.instr_lhu (bvand RTL.instr_auipc (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand RTL.instr_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.instr_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.instr_lhu (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.instr_lhu (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_lhu (bvand RTL.instr_auipc (bvand (bvnot RTL.mem_do_rdata) RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.instr_lhu (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_trigger) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_lui (bvand RTL.instr_lhu (bvand (bvnot RTL.mem_do_rdata) RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.instr_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.is_sb_sh_sw (bvand RTL.instr_lhu (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 1 1) RTL.mem_state))))))))))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.instr_lhu (bvand (bvnot RTL.decoder_trigger) (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.instr_lui ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand RTL.mem_do_rinst (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.instr_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal) (bvand RTL.instr_lui (bvand (bvnot RTL.mem_do_rinst) (bvnot RTL.decoder_trigger))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.instr_lui (bvand RTL.instr_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata RTL.dbg_valid_insn))))))) (bvand (bvnot (bvand RTL.instr_auipc (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) RTL.mem_do_rdata)))) (bvand (bvnot (bvand (bvnot RTL.instr_jal) (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.mem_valid) (bvand RTL.instr_lui (bvand RTL.instr_lhu (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.instr_lhu (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.instr_lhu (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.instr_jal) (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand RTL.instr_lui (bvand RTL.instr_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))))))) (bvand (bvnot (bvand RTL.instr_lui (bvand RTL.instr_lhu (bvand (bvnot RTL.decoder_trigger) ((_ extract 1 1) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvnot ((_ extract 1 1) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.instr_auipc (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst RTL.mem_do_rdata)))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rdata RTL.dbg_valid_insn))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rinst (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_lhu (bvand RTL.instr_auipc (bvand (bvnot RTL.decoder_trigger) ((_ extract 0 0) RTL.cpu_state))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.instr_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn)))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state))))))))))))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.instr_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand RTL.mem_do_rinst RTL.dbg_valid_insn))))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lhu (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_trigger (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand RTL.is_sb_sh_sw (bvand RTL.instr_lhu (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.instr_sra)))))) (bvand (bvnot (bvand RTL.mem_valid (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.instr_lhu RTL.instr_sw)) (bvand (bvnot (bvand RTL.instr_lhu RTL.instr_sh)) (bvand (bvnot (bvand RTL.instr_add RTL.instr_lhu)) (bvand (bvnot (bvand RTL.instr_lhu RTL.instr_slt)) (bvand (bvnot (bvand RTL.instr_lhu RTL.instr_sltu)) (bvand (bvnot (bvand (bvnot RTL.mem_do_wdata) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.is_lui_auipc_jal) (bvand (bvnot RTL.decoder_trigger) RTL.instr_lui)))) (bvand (bvnot (bvand (bvnot RTL.mem_do_prefetch) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_rinst) (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.mem_valid) (bvand RTL.instr_lhu (bvand RTL.instr_auipc (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.instr_auipc (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lhu)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_lhu)) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.decoder_trigger RTL.instr_lui)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
(define-fun assumption.455 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.reg_op2 (_ BitVec 32)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= (bvnot ((_ extract 1 1) RTL.reg_next_pc)) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_xor (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))))))))))))))))))) (= (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.latched_branch (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jalr) (bvand RTL.mem_do_rdata (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu))))))) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.dbg_valid_insn (bvand RTL.mem_do_rdata (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvnot ((_ extract 0 0) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.reg_out))))) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.dbg_valid_insn ((_ extract 5 5) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.is_lbu_lhu_lw (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.instr_lhu) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvnot RTL.instr_lbu) RTL.latched_is_lu)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) RTL.reg_op2)))) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.latched_branch (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_jalr) (bvand RTL.mem_do_rdata RTL.is_compare))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) ((_ extract 1 1) RTL.reg_op2)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_pseudo_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.456 ((RTL.dbg_next (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_out (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.irq_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= (bvnot ((_ extract 1 1) RTL.reg_next_pc)) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_slt (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))))))))))))))))))) (= (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.latched_stalu ((_ extract 1 1) RTL.reg_out)))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_is_lu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_is_lb ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger RTL.is_sb_sh_sw)))) (bvand (bvnot (bvand RTL.instr_retirq (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.instr_slt (bvand (bvnot RTL.is_compare) (bvnot RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot RTL.instr_lbu) (bvand RTL.is_lbu_lhu_lw (bvand (bvnot RTL.instr_lw) (bvand RTL.latched_stalu (bvand RTL.mem_do_prefetch (bvnot RTL.instr_lhu))))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.decoder_trigger (bvnot ((_ extract 1 1) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot RTL.instr_lbu) (bvand RTL.is_lbu_lhu_lw (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand (bvnot RTL.instr_lw) (bvand RTL.mem_do_wdata (bvand RTL.decoder_trigger (bvnot RTL.instr_lhu)))))))) (bvand (bvnot (bvand RTL.instr_lb RTL.instr_lh)) (bvand (bvnot (bvand RTL.instr_lh RTL.instr_slt)) (bvand (bvnot (bvand RTL.instr_ori RTL.instr_slt)) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_lh)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvnot RTL.decoder_trigger))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.mem_state))))) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.457 ((RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.is_compare (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_or (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= (bvnot ((_ extract 1 1) RTL.reg_next_pc)) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sltu (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))))))))))))))))))) (= (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_out) (bvand RTL.latched_stalu RTL.decoder_pseudo_trigger))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lbu (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.decoder_trigger_q (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.instr_lbu) (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.instr_sltu (bvand RTL.is_lbu_lhu_lw (bvand (bvnot RTL.instr_lhu) (bvnot RTL.instr_lw))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_out) (bvand RTL.decoder_trigger_q (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand (bvnot RTL.is_compare) RTL.instr_sltu)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_out) (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 1 1) RTL.mem_wordsize))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.dbg_valid_insn RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 1 1) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))) (bvand (bvnot (bvand RTL.instr_or RTL.instr_sltu)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.instr_retirq))) (bvand (bvnot (bvand RTL.instr_xor RTL.instr_sltu)) (bvand (bvnot (bvand RTL.instr_and RTL.instr_sltu)) (bvand (bvnot (bvand RTL.mem_do_wdata (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvnot RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.458 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.instr_add (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_add (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.459 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.reg_op2 (_ BitVec 32)) (RTL.reg_out (_ BitVec 32)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_state (_ BitVec 2))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= (bvnot ((_ extract 1 1) RTL.reg_next_pc)) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sub (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))))))))))))))))))) (= (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.latched_stalu ((_ extract 1 1) RTL.reg_out)))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) RTL.is_lui_auipc_jal_jalr_addi_add_sub))))) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_lh)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.reg_op2) ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger_q ((_ extract 1 1) RTL.reg_out))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.is_compare (bvand RTL.instr_sub (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvnot RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.decoder_trigger) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_lb (bvnot RTL.is_lb_lh_lw_lbu_lhu)))))) (bvand (bvnot (bvand RTL.latched_is_lb (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cpu_state)))))) (bvand (bvnot (bvand RTL.latched_is_lb ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand (bvnot RTL.decoder_trigger_q) (bvand RTL.instr_sub (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub)))) (bvand (bvnot (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state))))) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.460 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sub (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv1 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.461 ((RTL.dbg_insn_addr (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.latched_stalu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_lhu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_lh (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.reg_op2 (_ BitVec 32)) (RTL.decoded_imm (_ BitVec 32)) (RTL.instr_srl (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.is_alu_reg_imm (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= (bvnot RTL.is_slli_srli_srai) (_ bv1 1)) (and (= (bvnot RTL.is_sll_srl_sra) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lui_auipc_jal) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= RTL.instr_sub (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (= ((_ extract 3 3) RTL.reg_next_pc) (_ bv1 1))))))) (= (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.mem_do_rdata ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.instr_sltu (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) ((_ extract 30 30) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sub (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) ((_ extract 30 30) RTL.mem_rdata_q)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.instr_and (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) ((_ extract 30 30) RTL.mem_rdata_q))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand RTL.instr_sh ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_valid) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand (bvnot RTL.latched_store) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sub (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand (bvnot RTL.mem_do_rdata) (bvand ((_ extract 30 30) RTL.mem_rdata_q) ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sub (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_do_wdata) ((_ extract 30 30) RTL.mem_rdata_q)))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_sub (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_sub (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_valid) ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_sub RTL.decoder_trigger_q))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_sub RTL.decoder_trigger_q))))) (bvand (bvnot (bvand RTL.instr_sb (bvand RTL.instr_lw (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_sb (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand RTL.is_lui_auipc_jal_jalr_addi_add_sub (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))))))))) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand RTL.instr_addi ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_sb (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand RTL.instr_add ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sub (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_sub (bvand RTL.decoder_trigger_q (bvnot ((_ extract 30 30) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_sub (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_sub (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cached_insn_opcode) (bvand (bvnot RTL.decoder_trigger_q) ((_ extract 0 0) RTL.cached_insn_opcode)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_sub (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cached_insn_opcode) (bvand RTL.mem_do_rinst ((_ extract 0 0) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_sub (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_sub (bvand RTL.latched_branch RTL.mem_do_rinst))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_sub (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cached_insn_opcode) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_sub (bvand RTL.latched_branch RTL.mem_do_wdata))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_sub (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cached_insn_opcode) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) (bvand RTL.mem_do_wdata (bvand RTL.mem_valid (bvnot ((_ extract 1 1) RTL.mem_state)))))))))))) (bvand (bvnot (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvnot ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_sub (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_sub)))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sub (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand RTL.latched_store ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sub (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.latched_store RTL.instr_sh))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.instr_sll (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand RTL.instr_sh ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_sra (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand RTL.instr_sh ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_srl (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand RTL.instr_sh ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_sb_sh_sw) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_sub (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cached_insn_opcode) (bvand (bvnot RTL.decoder_trigger_q) ((_ extract 0 0) RTL.cached_insn_opcode)))))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_sub (bvand RTL.mem_do_wdata (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_sub (bvand RTL.decoder_trigger_q (bvnot ((_ extract 30 30) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_sub (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cached_insn_opcode) (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cached_insn_opcode))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.instr_sub (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rdata (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_sub (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cached_insn_opcode) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) (bvand RTL.mem_valid (bvnot RTL.decoder_trigger_q))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_sub (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cached_insn_opcode) (bvand (bvnot RTL.mem_do_rdata) ((_ extract 0 0) RTL.cached_insn_opcode)))))))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_sub (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cached_insn_opcode) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) (bvand RTL.mem_do_rinst (bvand RTL.mem_valid RTL.mem_do_rdata)))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_sub (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cached_insn_opcode) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) (bvand RTL.mem_valid (bvnot RTL.decoder_trigger_q))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sub (bvand RTL.mem_do_rdata (bvand RTL.latched_branch RTL.mem_do_wdata))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand RTL.latched_branch (bvnot ((_ extract 0 0) RTL.mem_state)))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_sub (bvand RTL.decoder_trigger_q (bvnot ((_ extract 30 30) RTL.next_insn_opcode)))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.latched_is_lu) (bvand RTL.is_alu_reg_reg (bvand RTL.mem_do_rdata RTL.instr_lw))))))) (bvand (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.instr_lw (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_lw (bvand RTL.latched_store (bvnot RTL.is_lbu_lhu_lw))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_sub (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cached_insn_opcode) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) (bvand (bvnot RTL.mem_do_rdata) RTL.decoder_pseudo_trigger))))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand ((_ extract 30 30) RTL.mem_rdata_q) (bvnot ((_ extract 30 30) RTL.next_insn_opcode))))) (bvand (bvnot (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 30 30) RTL.mem_rdata_q) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.decoder_pseudo_trigger (bvand ((_ extract 30 30) RTL.mem_rdata_q) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_sub (bvand RTL.mem_valid RTL.mem_do_rinst)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid (bvand RTL.instr_sh ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_wdata (bvand RTL.mem_valid (bvand RTL.latched_store ((_ extract 0 0) RTL.mem_state)))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.reg_pc)))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_imm)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_sub (bvand RTL.mem_do_rinst ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_sub RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_sb_sh_sw) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.decoder_trigger) (bvand RTL.instr_sub (bvand (bvnot ((_ extract 30 30) RTL.cached_insn_opcode)) (bvand ((_ extract 1 1) RTL.cached_insn_opcode) (bvand ((_ extract 0 0) RTL.cached_insn_opcode) (bvand RTL.mem_do_wdata (bvnot RTL.decoder_trigger_q))))))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_sub (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_prefetch (bvand RTL.instr_sra (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand RTL.instr_sh ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot ((_ extract 0 0) RTL.cpu_state)) (bvand RTL.instr_sub (bvand RTL.decoder_trigger_q (bvnot ((_ extract 30 30) RTL.next_insn_opcode)))))))))))) (bvand (bvnot (bvand RTL.instr_srl (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand RTL.instr_sh ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_prefetch (bvand RTL.instr_sub (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_sub (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.mem_do_wdata (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_sub (bvand (bvnot RTL.instr_jal) (bvand RTL.decoder_trigger_q ((_ extract 0 0) RTL.decoded_imm))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_sub (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_wdata (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.mem_do_prefetch (bvand RTL.instr_sub (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_prefetch (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_sub (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_wdata (bvand RTL.instr_sh ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rdata (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvnot ((_ extract 0 0) RTL.mem_state))))))))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_sub (bvand RTL.mem_do_rinst (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand RTL.mem_do_prefetch (bvand RTL.mem_do_rdata (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_sub (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state))))))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_sub (bvand RTL.decoder_trigger_q (bvnot ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand ((_ extract 0 0) RTL.mem_state) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_sub (bvand RTL.mem_do_rdata RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot RTL.mem_do_prefetch) (bvand RTL.instr_sub (bvand RTL.mem_do_rdata RTL.decoder_trigger_q)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot ((_ extract 30 30) RTL.next_insn_opcode)) (bvand ((_ extract 30 30) RTL.mem_rdata_q) ((_ extract 1 1) RTL.reg_op2))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand ((_ extract 3 3) RTL.reg_op2) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.latched_is_lh (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand (bvnot ((_ extract 0 0) RTL.mem_wordsize)) (bvand RTL.decoder_trigger (bvand RTL.instr_sub (bvand RTL.mem_do_rdata RTL.latched_is_lh))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 2 2) RTL.mem_rdata_q))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot ((_ extract 1 1) RTL.mem_state)) (bvand ((_ extract 0 0) RTL.reg_op2) (bvnot ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.dbg_valid_insn (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.mem_valid) ((_ extract 0 0) RTL.mem_state)))))))) (bvand (bvnot (bvand RTL.instr_lbu RTL.instr_lh)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 5 5) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sub (bvand RTL.decoder_trigger_q (bvand RTL.mem_do_rdata RTL.mem_do_wdata))))) (bvand (bvnot (bvand RTL.mem_do_rinst (bvand RTL.mem_do_wdata (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_xori)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand RTL.latched_branch ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_andi)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_lb)) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger RTL.decoder_trigger_q))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.mem_do_rdata ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_lbu)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 4 4) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.mem_do_prefetch) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.decoder_trigger ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.instr_sub RTL.instr_sb)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand RTL.instr_lb ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid (bvand RTL.instr_lhu ((_ extract 1 1) RTL.mem_state))))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 3 3) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 1 1) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.mem_do_prefetch ((_ extract 1 1) RTL.mem_wordsize))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot ((_ extract 0 0) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.mem_do_wdata RTL.decoder_trigger))) (bvand (bvnot (bvand ((_ extract 6 6) RTL.cpu_state) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.trap ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 2 2) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state))) (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 4 4) RTL.mem_rdata_q))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.instr_sb RTL.instr_sh)) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid (bvand ((_ extract 0 0) RTL.mem_state) (bvnot ((_ extract 1 1) RTL.mem_state)))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_valid (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand (bvnot RTL.latched_store) RTL.mem_do_rdata))) (bvand (bvnot (bvand RTL.is_sb_sh_sw (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.latched_stalu (bvand RTL.dbg_valid_insn (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.decoder_trigger_q (bvand (bvnot RTL.mem_do_rdata) ((_ extract 0 0) RTL.mem_state))))))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal) (bvand RTL.instr_jal RTL.decoder_trigger_q))) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.latched_stalu (bvand ((_ extract 5 5) RTL.cpu_state) (bvand RTL.instr_sub RTL.instr_sll)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.decoder_trigger_q)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.mem_do_rinst RTL.instr_jalr))) (bvand (bvnot (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand RTL.instr_sub (bvnot RTL.decoder_trigger_q)))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.mem_do_rdata RTL.mem_do_wdata))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger RTL.decoder_trigger_q))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.decoder_pseudo_trigger RTL.compressed_instr)))) (bvand (bvnot (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.compressed_instr ((_ extract 1 1) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.instr_sub (bvand RTL.mem_do_rinst (bvand (bvnot RTL.latched_branch) RTL.decoder_trigger_q))))) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.instr_jalr RTL.is_sb_sh_sw)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.compressed_instr (bvnot RTL.is_lb_lh_lw_lbu_lhu)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 1 1) RTL.mem_state))))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand ((_ extract 5 5) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand (bvnot RTL.decoder_trigger_q) (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.instr_lw) (bvand (bvnot RTL.decoder_trigger_q) (bvand (bvand (bvnot RTL.instr_lbu) (bvnot RTL.instr_lhu)) RTL.is_lbu_lhu_lw))))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand RTL.instr_lh RTL.decoder_trigger_q)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand RTL.dbg_valid_insn ((_ extract 0 0) RTL.mem_wordsize)))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) ((_ extract 0 0) RTL.mem_state))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvnot RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.mem_do_rinst RTL.decoder_trigger)) (bvand (bvnot (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.is_alu_reg_reg)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.compressed_instr))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) (_ bv1 1))))
(define-fun assumption.462 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_auipc (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))))))) (= (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))) (_ bv1 1))))
(define-fun assumption.463 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))))))) (= (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))) (_ bv1 1))))
(define-fun assumption.464 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_jal (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_auipc (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (= (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.instr_auipc RTL.compressed_instr))) (bvand (bvnot (bvand ((_ extract 0 0) RTL.cpu_state) (bvand RTL.instr_auipc RTL.compressed_instr))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.latched_stalu) (bvand RTL.dbg_valid_insn (bvand RTL.compressed_instr (bvand RTL.latched_branch (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu))))))) (bvand (bvnot (bvand RTL.instr_lw (bvand (bvnot RTL.decoder_trigger_q) (bvnot RTL.is_lbu_lhu_lw)))) (bvand (bvnot (bvand RTL.instr_lbu RTL.compressed_instr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.cpu_state) (bvand RTL.instr_auipc RTL.compressed_instr))) (bvand (bvnot (bvand RTL.instr_auipc RTL.is_sb_sh_sw)) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.compressed_instr))) (bvand (bvnot (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand (bvnot ((_ extract 6 6) RTL.cpu_state)) (bvand (bvnot ((_ extract 5 5) RTL.cpu_state)) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 2 2) RTL.cpu_state)) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.compressed_instr (bvand RTL.mem_valid (bvnot ((_ extract 0 0) RTL.mem_state)))))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvnot (bvand RTL.decoder_pseudo_trigger (bvand RTL.compressed_instr (bvand RTL.mem_valid (bvnot ((_ extract 0 0) RTL.mem_state))))))))))))))))) (_ bv1 1))))
(define-fun assumption.465 ((RTL.reg_next_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.irq_state (_ BitVec 2)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.cached_insn_opcode (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= ((_ extract 1 1) RTL.reg_next_pc) (_ bv1 1)) (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= RTL.instr_lui (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.decoder_pseudo_trigger_q (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (and (= RTL.cpu_state (_ bv32 8)) (and (and (= ((_ extract 31 25) RTL.cached_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.cached_insn_opcode))) (= ((_ extract 6 0) RTL.cached_insn_opcode) (_ bv51 7)))) (= (_ bv0 2) ((_ extract 1 0) RTL.dbg_insn_addr)))))))))))))))))))))))))) (= (bvand (bvnot (bvand RTL.instr_lui RTL.compressed_instr)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_lb_lh_lw_lbu_lhu)) (bvand (bvnot (bvand RTL.instr_lui RTL.is_sb_sh_sw)) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_wdata ((_ extract 0 0) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.dbg_valid_insn (bvand RTL.latched_branch (bvand (bvnot RTL.instr_jal) (bvnot RTL.instr_jalr))))))) (bvand (bvnot (bvand RTL.decoder_pseudo_trigger (bvnot RTL.decoder_trigger))) (bvand (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))) (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)))))))))) (_ bv1 1))))
(define-fun assumption.466 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2))) Bool (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_auipc (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv3 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= (bvnot ((_ extract 0 0) RTL.reg_next_pc)) (_ bv1 1))))))))
(define-fun assumption.467 ((RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.reg_pc (_ BitVec 32))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (= (bvnot ((_ extract 1 1) RTL.reg_next_pc)) (_ bv1 1)) (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_auipc (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7))))))))) (= (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu ((_ extract 2 2) RTL.cpu_state)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.decoder_trigger (bvand RTL.dbg_valid_insn (bvnot RTL.decoder_pseudo_trigger))))) (bvand (bvnot (bvand RTL.latched_branch (bvand RTL.decoder_trigger (bvand RTL.instr_auipc (bvand RTL.dbg_valid_insn (bvand (bvnot ((_ extract 2 2) RTL.next_insn_opcode)) (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand (bvnot ((_ extract 7 7) RTL.cpu_state)) (bvand ((_ extract 6 6) RTL.cpu_state) (bvand (bvnot ((_ extract 3 3) RTL.cpu_state)) (bvand (bvnot ((_ extract 1 1) RTL.cpu_state)) (bvand RTL.latched_stalu (bvnot ((_ extract 0 0) RTL.cpu_state)))))))))))))) (bvand (bvnot (bvand RTL.latched_stalu ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 2 2) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.dbg_valid_insn (bvand RTL.latched_stalu ((_ extract 2 2) RTL.cpu_state)))) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.instr_jalr (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.mem_do_rinst ((_ extract 3 3) RTL.cpu_state)))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.instr_jalr (bvand RTL.dbg_valid_insn (bvand (bvnot RTL.mem_do_rinst) ((_ extract 5 5) RTL.cpu_state)))))) (bvand (bvnot ((_ extract 4 4) RTL.cpu_state)) (bvand (bvnot (bvand RTL.mem_do_prefetch RTL.decoder_pseudo_trigger)) (bvand (bvnot RTL.instr_retirq) (bvnot (bvand RTL.instr_auipc RTL.instr_jalr)))))))))))))) (_ bv1 1))))
(define-fun assumption.468 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.reg_out (_ BitVec 32)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.next_insn_opcode (_ BitVec 32)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.trap (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_insn_addr (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoded_imm (_ BitVec 32)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.rvfi_valid (_ bv1 1)) (and (= (_ bv0 2) ((_ extract 1 0) RTL.reg_pc)) (and (and (and (= (bvnot RTL.mem_valid) (_ bv1 1)) (and (= (_ bv0 2) RTL.mem_state) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= RTL.mem_do_prefetch (_ bv1 1)) (and (= RTL.is_lui_auipc_jal (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot ((_ extract 0 0) RTL.irq_state)) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstrh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdinstr) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycleh) (_ bv1 1)) (and (= (bvnot RTL.instr_rdcycle) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= RTL.instr_auipc (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger_q) (_ bv1 1)) (and (= RTL.dbg_valid_insn (_ bv1 1)) (and (= RTL.dbg_next (_ bv1 1)) (and (= RTL.cpu_state (_ bv32 8)) (= (_ bv2 2) ((_ extract 1 0) RTL.dbg_insn_addr))))))))))))))))))))) (and (and (= ((_ extract 31 25) RTL.next_insn_opcode) (_ bv0 7)) (= (_ bv0 3) ((_ extract 14 12) RTL.next_insn_opcode))) (= ((_ extract 6 0) RTL.next_insn_opcode) (_ bv51 7)))) (= ((_ extract 3 3) RTL.reg_next_pc) (_ bv1 1))))))) (= (bvand (bvnot (bvand ((_ extract 1 1) RTL.reg_out) (bvand RTL.latched_branch (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_auipc (bvand RTL.dbg_valid_insn (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_state) (bvand RTL.mem_do_rinst ((_ extract 2 2) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_auipc RTL.instr_lui)))) (bvand (bvnot (bvand RTL.mem_do_rinst ((_ extract 5 5) RTL.cpu_state))) (bvand (bvnot (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_prefetch) ((_ extract 3 3) RTL.cpu_state))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_auipc (bvnot ((_ extract 1 1) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvand RTL.instr_auipc (bvnot ((_ extract 0 0) RTL.mem_rdata_q)))))) (bvand (bvnot (bvand RTL.compressed_instr (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))) (bvand (bvnot (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.latched_branch (bvand RTL.mem_do_prefetch RTL.dbg_valid_insn)))) (bvand (bvnot (bvand RTL.instr_andi (bvand RTL.mem_do_rinst (bvand (bvnot RTL.is_lui_auipc_jal_jalr_addi_add_sub) (bvand (bvnot RTL.is_compare) (bvand RTL.instr_jalr (bvand ((_ extract 1 1) RTL.decoded_imm) (bvnot ((_ extract 2 2) RTL.next_insn_opcode))))))))) (bvand (bvnot (bvand RTL.mem_do_prefetch (bvand RTL.dbg_valid_insn RTL.instr_jalr))) (bvand (bvnot (bvand RTL.instr_jal RTL.instr_jalr)) (bvand (bvnot (bvand (bvnot RTL.instr_lui) (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.instr_jal) RTL.instr_jalr)))) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot (bvand RTL.instr_auipc RTL.instr_jalr)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand (bvnot ((_ extract 0 0) RTL.mem_state)) (bvand RTL.mem_valid RTL.decoder_trigger)))) (bvnot (bvand RTL.mem_do_prefetch ((_ extract 4 4) RTL.cpu_state))))))))))))))))))) (_ bv1 1))))
