// Seed: 1054151856
module module_0 (
    output tri0 id_0,
    input tri1 id_1,
    output wor id_2,
    input wor id_3,
    output supply1 id_4,
    input tri0 id_5,
    input uwire id_6,
    input wire id_7,
    input tri id_8,
    input wor id_9,
    input tri1 id_10,
    output tri0 id_11
);
  assign id_0 = 1;
  assign id_0 = id_6;
  wire id_13;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input wand id_4,
    input wor id_5,
    input tri id_6,
    inout wand id_7,
    input tri id_8,
    output tri0 id_9,
    output tri1 id_10
);
  wire id_12;
  module_0(
      id_10, id_4, id_9, id_5, id_0, id_5, id_5, id_7, id_1, id_8, id_2, id_10
  );
endmodule
