Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Mar 15 10:30:09 2020
| Host         : DESKTOP-4MLFOJQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: ps2_clk[0] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 45 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 23 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.244        0.000                      0                   45        0.127        0.000                      0                   45        2.633        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          5.244        0.000                      0                   45        0.244        0.000                      0                   45        4.130        0.000                       0                    25  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.246        0.000                      0                   45        0.244        0.000                      0                   45        4.130        0.000                       0                    25  
  clkfbout_clk_wiz_0_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          5.244        0.000                      0                   45        0.127        0.000                      0                   45  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        5.244        0.000                      0                   45        0.127        0.000                      0                   45  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  a/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  a/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  a/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  a/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  a/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  a/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 Vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.856ns (23.776%)  route 2.744ns (76.224%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.254 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.626    -2.393    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  Vcount_reg[4]/Q
                         net (fo=8, routed)           1.063    -0.873    Vcount_reg_n_0_[4]
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.124    -0.749 r  Vcount[10]_i_5/O
                         net (fo=1, routed)           0.348    -0.402    Vcount[10]_i_5_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.278 r  Vcount[10]_i_4/O
                         net (fo=11, routed)          0.690     0.412    Vcount[10]_i_4_n_0
    SLICE_X1Y29          LUT3 (Prop_lut3_I0_O)        0.152     0.564 r  Vcount[1]_i_1/O
                         net (fo=1, routed)           0.644     1.208    Vcount[1]
    SLICE_X1Y29          FDRE                                         r  Vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.508     7.254    ck25MHz
    SLICE_X1Y29          FDRE                                         r  Vcount_reg[1]/C
                         clock pessimism             -0.411     6.843    
                         clock uncertainty           -0.116     6.727    
    SLICE_X1Y29          FDRE (Setup_fdre_C_D)       -0.275     6.452    Vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          6.452    
                         arrival time                          -1.208    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 Hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.857ns (23.576%)  route 2.778ns (76.424%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 7.260 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.386    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Hcount_reg[5]/Q
                         net (fo=11, routed)          1.064    -0.866    Hcount_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124    -0.742 r  Hcount[10]_i_4/O
                         net (fo=1, routed)           0.263    -0.479    Hcount[10]_i_4_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124    -0.355 r  Hcount[10]_i_3/O
                         net (fo=11, routed)          0.928     0.573    Hcount[10]_i_3_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I3_O)        0.153     0.726 r  Hcount[10]_i_1/O
                         net (fo=1, routed)           0.524     1.249    Hcount[10]
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.514     7.260    ck25MHz
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[10]/C
                         clock pessimism             -0.411     6.849    
                         clock uncertainty           -0.116     6.733    
    SLICE_X2Y35          FDRE (Setup_fdre_C_D)       -0.237     6.496    Hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          6.496    
                         arrival time                          -1.249    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 Hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.823ns (24.803%)  route 2.495ns (75.197%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 7.260 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.386    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Hcount_reg[5]/Q
                         net (fo=11, routed)          1.064    -0.866    Hcount_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124    -0.742 r  Hcount[10]_i_4/O
                         net (fo=1, routed)           0.263    -0.479    Hcount[10]_i_4_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124    -0.355 r  Hcount[10]_i_3/O
                         net (fo=11, routed)          0.525     0.170    Hcount[10]_i_3_n_0
    SLICE_X1Y36          LUT3 (Prop_lut3_I0_O)        0.119     0.289 r  Hcount[1]_i_1/O
                         net (fo=1, routed)           0.644     0.933    Hcount[1]
    SLICE_X1Y36          FDRE                                         r  Hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.514     7.260    ck25MHz
    SLICE_X1Y36          FDRE                                         r  Hcount_reg[1]/C
                         clock pessimism             -0.411     6.849    
                         clock uncertainty           -0.116     6.733    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)       -0.255     6.478    Hcount_reg[1]
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 Hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.856ns (25.085%)  route 2.556ns (74.915%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 7.259 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.386    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Hcount_reg[5]/Q
                         net (fo=11, routed)          1.064    -0.866    Hcount_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124    -0.742 r  Hcount[10]_i_4/O
                         net (fo=1, routed)           0.263    -0.479    Hcount[10]_i_4_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124    -0.355 r  Hcount[10]_i_3/O
                         net (fo=11, routed)          1.230     0.875    Hcount[10]_i_3_n_0
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.152     1.027 r  Hcount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.027    Hcount[0]
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.513     7.259    ck25MHz
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[0]/C
                         clock pessimism             -0.411     6.848    
                         clock uncertainty           -0.116     6.732    
    SLICE_X2Y34          FDRE (Setup_fdre_C_D)        0.091     6.823    Hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          6.823    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 Hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.828ns (24.393%)  route 2.566ns (75.607%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 7.259 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.386    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Hcount_reg[5]/Q
                         net (fo=11, routed)          1.064    -0.866    Hcount_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124    -0.742 r  Hcount[10]_i_4/O
                         net (fo=1, routed)           0.263    -0.479    Hcount[10]_i_4_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124    -0.355 r  Hcount[10]_i_3/O
                         net (fo=11, routed)          1.240     0.885    Hcount[10]_i_3_n_0
    SLICE_X2Y34          LUT4 (Prop_lut4_I0_O)        0.124     1.009 r  Hcount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.009    Hcount[2]
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.513     7.259    ck25MHz
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[2]/C
                         clock pessimism             -0.411     6.848    
                         clock uncertainty           -0.116     6.732    
    SLICE_X2Y34          FDRE (Setup_fdre_C_D)        0.077     6.809    Hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          6.809    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 Hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.854ns (24.968%)  route 2.566ns (75.032%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 7.259 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.386    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Hcount_reg[5]/Q
                         net (fo=11, routed)          1.064    -0.866    Hcount_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124    -0.742 r  Hcount[10]_i_4/O
                         net (fo=1, routed)           0.263    -0.479    Hcount[10]_i_4_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124    -0.355 r  Hcount[10]_i_3/O
                         net (fo=11, routed)          1.240     0.885    Hcount[10]_i_3_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I0_O)        0.150     1.035 r  Hcount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.035    Hcount[3]
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.513     7.259    ck25MHz
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[3]/C
                         clock pessimism             -0.411     6.848    
                         clock uncertainty           -0.116     6.732    
    SLICE_X2Y34          FDRE (Setup_fdre_C_D)        0.118     6.850    Hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          6.850    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 Hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.828ns (25.514%)  route 2.417ns (74.486%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 7.260 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.386    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Hcount_reg[5]/Q
                         net (fo=11, routed)          1.064    -0.866    Hcount_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124    -0.742 r  Hcount[10]_i_4/O
                         net (fo=1, routed)           0.263    -0.479    Hcount[10]_i_4_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124    -0.355 r  Hcount[10]_i_3/O
                         net (fo=11, routed)          1.091     0.736    Hcount[10]_i_3_n_0
    SLICE_X2Y35          LUT4 (Prop_lut4_I2_O)        0.124     0.860 r  Hcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.860    Hcount[7]
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.514     7.260    ck25MHz
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[7]/C
                         clock pessimism             -0.411     6.849    
                         clock uncertainty           -0.116     6.733    
    SLICE_X2Y35          FDRE (Setup_fdre_C_D)        0.077     6.810    Hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          6.810    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 Hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.854ns (26.106%)  route 2.417ns (73.894%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 7.260 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.386    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Hcount_reg[5]/Q
                         net (fo=11, routed)          1.064    -0.866    Hcount_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124    -0.742 r  Hcount[10]_i_4/O
                         net (fo=1, routed)           0.263    -0.479    Hcount[10]_i_4_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124    -0.355 r  Hcount[10]_i_3/O
                         net (fo=11, routed)          1.091     0.736    Hcount[10]_i_3_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I3_O)        0.150     0.886 r  Hcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.886    Hcount[8]
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.514     7.260    ck25MHz
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[8]/C
                         clock pessimism             -0.411     6.849    
                         clock uncertainty           -0.116     6.733    
    SLICE_X2Y35          FDRE (Setup_fdre_C_D)        0.118     6.851    Hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          6.851    
                         arrival time                          -0.886    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 Vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.828ns (28.604%)  route 2.067ns (71.396%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.254 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.626    -2.393    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  Vcount_reg[4]/Q
                         net (fo=8, routed)           1.063    -0.873    Vcount_reg_n_0_[4]
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.124    -0.749 r  Vcount[10]_i_5/O
                         net (fo=1, routed)           0.348    -0.402    Vcount[10]_i_5_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.278 r  Vcount[10]_i_4/O
                         net (fo=11, routed)          0.656     0.378    Vcount[10]_i_4_n_0
    SLICE_X0Y30          LUT4 (Prop_lut4_I2_O)        0.124     0.502 r  Vcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.502    Vcount[7]
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.508     7.254    ck25MHz
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[7]/C
                         clock pessimism             -0.409     6.845    
                         clock uncertainty           -0.116     6.729    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.029     6.758    Vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          6.758    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  6.255    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 Vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.854ns (29.239%)  route 2.067ns (70.761%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.254 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.626    -2.393    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  Vcount_reg[4]/Q
                         net (fo=8, routed)           1.063    -0.873    Vcount_reg_n_0_[4]
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.124    -0.749 r  Vcount[10]_i_5/O
                         net (fo=1, routed)           0.348    -0.402    Vcount[10]_i_5_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.278 r  Vcount[10]_i_4/O
                         net (fo=11, routed)          0.656     0.378    Vcount[10]_i_4_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I3_O)        0.150     0.528 r  Vcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.528    Vcount[8]
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.508     7.254    ck25MHz
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[8]/C
                         clock pessimism             -0.409     6.845    
                         clock uncertainty           -0.116     6.729    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.075     6.804    Vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          6.804    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  6.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.514%)  route 0.162ns (46.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.542    ck25MHz
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Vcount_reg[7]/Q
                         net (fo=6, routed)           0.162    -0.240    Vcount_reg_n_0_[7]
    SLICE_X0Y29          LUT6 (Prop_lut6_I1_O)        0.045    -0.195 r  Vcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.195    Vcount[10]
    SLICE_X0Y29          FDRE                                         r  Vcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.855    -0.314    ck25MHz
    SLICE_X0Y29          FDRE                                         r  Vcount_reg[10]/C
                         clock pessimism             -0.216    -0.529    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.091    -0.438    Vcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.184ns (50.222%)  route 0.182ns (49.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.542    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Vcount_reg[0]/Q
                         net (fo=10, routed)          0.182    -0.219    Vcount_reg_n_0_[0]
    SLICE_X1Y30          LUT5 (Prop_lut5_I2_O)        0.043    -0.176 r  Vcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Vcount[3]
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.313    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[3]/C
                         clock pessimism             -0.230    -0.542    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.107    -0.435    Vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.189ns (46.246%)  route 0.220ns (53.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  Hcount_reg[6]/Q
                         net (fo=11, routed)          0.220    -0.178    Hcount_reg_n_0_[6]
    SLICE_X2Y35          LUT5 (Prop_lut5_I2_O)        0.048    -0.130 r  Hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    Hcount[8]
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.861    -0.308    ck25MHz
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[8]/C
                         clock pessimism             -0.216    -0.523    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.131    -0.392    Hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.849%)  route 0.220ns (54.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  Hcount_reg[6]/Q
                         net (fo=11, routed)          0.220    -0.178    Hcount_reg_n_0_[6]
    SLICE_X2Y35          LUT4 (Prop_lut4_I0_O)        0.045    -0.133 r  Hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    Hcount[7]
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.861    -0.308    ck25MHz
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[7]/C
                         clock pessimism             -0.216    -0.523    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.120    -0.403    Hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.374%)  route 0.191ns (50.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    ck25MHz
    SLICE_X1Y36          FDRE                                         r  Hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  Hcount_reg[4]/Q
                         net (fo=11, routed)          0.191    -0.207    Hcount_reg_n_0_[4]
    SLICE_X1Y35          LUT6 (Prop_lut6_I3_O)        0.045    -0.162 r  Hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    Hcount[6]
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.861    -0.308    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[6]/C
                         clock pessimism             -0.216    -0.523    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.091    -0.432    Hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    ck25MHz
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  Hcount_reg[2]/Q
                         net (fo=8, routed)           0.199    -0.176    Hcount_reg_n_0_[2]
    SLICE_X2Y34          LUT5 (Prop_lut5_I1_O)        0.043    -0.133 r  Hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    Hcount[3]
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.860    -0.309    ck25MHz
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[3]/C
                         clock pessimism             -0.230    -0.538    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.131    -0.407    Hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 Vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.542    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Vcount_reg[0]/Q
                         net (fo=10, routed)          0.182    -0.219    Vcount_reg_n_0_[0]
    SLICE_X1Y30          LUT4 (Prop_lut4_I1_O)        0.045    -0.174 r  Vcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    Vcount[2]
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.313    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[2]/C
                         clock pessimism             -0.230    -0.542    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.092    -0.450    Vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 Vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.799%)  route 0.208ns (53.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.542    ck25MHz
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Vcount_reg[7]/Q
                         net (fo=6, routed)           0.208    -0.193    Vcount_reg_n_0_[7]
    SLICE_X0Y30          LUT5 (Prop_lut5_I0_O)        0.042    -0.151 r  Vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    Vcount[8]
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.313    ck25MHz
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[8]/C
                         clock pessimism             -0.230    -0.542    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.107    -0.435    Vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.140%)  route 0.193ns (50.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.542    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Vcount_reg[5]/Q
                         net (fo=8, routed)           0.193    -0.209    Vcount_reg_n_0_[5]
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.045    -0.164 r  Vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    Vcount[5]
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.313    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[5]/C
                         clock pessimism             -0.230    -0.542    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.092    -0.450    Vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.231ns (58.890%)  route 0.161ns (41.110%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.542    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Vcount_reg[2]/Q
                         net (fo=10, routed)          0.104    -0.298    Vcount_reg_n_0_[2]
    SLICE_X0Y30          LUT6 (Prop_lut6_I4_O)        0.045    -0.253 r  Vcount[9]_i_2/O
                         net (fo=4, routed)           0.058    -0.195    Vcount[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I2_O)        0.045    -0.150 r  Vcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    Vcount[9]
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.313    ck25MHz
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[9]/C
                         clock pessimism             -0.217    -0.529    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.092    -0.437    Vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { a/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0   a/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      PLLE2_ADV_X1Y0  a/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X2Y34     Hcount_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X2Y35     Hcount_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X1Y36     Hcount_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X2Y34     Hcount_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X2Y34     Hcount_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X1Y36     Hcount_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X1Y35     Hcount_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X1Y35     Hcount_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       9.259       150.741    PLLE2_ADV_X1Y0  a/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y35     Hcount_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y36     Hcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y36     Hcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y35     Hcount_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y35     Hcount_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y35     Hcount_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y35     Hcount_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y35     Hcount_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y35     TCH_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y30     Vcount_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y34     Hcount_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y35     Hcount_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y36     Hcount_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y34     Hcount_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y34     Hcount_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y36     Hcount_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y35     Hcount_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y35     Hcount_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y35     Hcount_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y35     Hcount_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { a/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   a/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  a/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  a/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  a/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  a/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  a/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  a/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  a/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  a/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  a/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  a/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 Vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.856ns (23.776%)  route 2.744ns (76.224%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.254 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.626    -2.393    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  Vcount_reg[4]/Q
                         net (fo=8, routed)           1.063    -0.873    Vcount_reg_n_0_[4]
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.124    -0.749 r  Vcount[10]_i_5/O
                         net (fo=1, routed)           0.348    -0.402    Vcount[10]_i_5_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.278 r  Vcount[10]_i_4/O
                         net (fo=11, routed)          0.690     0.412    Vcount[10]_i_4_n_0
    SLICE_X1Y29          LUT3 (Prop_lut3_I0_O)        0.152     0.564 r  Vcount[1]_i_1/O
                         net (fo=1, routed)           0.644     1.208    Vcount[1]
    SLICE_X1Y29          FDRE                                         r  Vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.508     7.254    ck25MHz
    SLICE_X1Y29          FDRE                                         r  Vcount_reg[1]/C
                         clock pessimism             -0.411     6.843    
                         clock uncertainty           -0.114     6.729    
    SLICE_X1Y29          FDRE (Setup_fdre_C_D)       -0.275     6.454    Vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          6.454    
                         arrival time                          -1.208    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 Hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.857ns (23.576%)  route 2.778ns (76.424%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 7.260 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.386    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Hcount_reg[5]/Q
                         net (fo=11, routed)          1.064    -0.866    Hcount_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124    -0.742 r  Hcount[10]_i_4/O
                         net (fo=1, routed)           0.263    -0.479    Hcount[10]_i_4_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124    -0.355 r  Hcount[10]_i_3/O
                         net (fo=11, routed)          0.928     0.573    Hcount[10]_i_3_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I3_O)        0.153     0.726 r  Hcount[10]_i_1/O
                         net (fo=1, routed)           0.524     1.249    Hcount[10]
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.514     7.260    ck25MHz
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[10]/C
                         clock pessimism             -0.411     6.849    
                         clock uncertainty           -0.114     6.735    
    SLICE_X2Y35          FDRE (Setup_fdre_C_D)       -0.237     6.498    Hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          6.498    
                         arrival time                          -1.249    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.547ns  (required time - arrival time)
  Source:                 Hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.823ns (24.803%)  route 2.495ns (75.197%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 7.260 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.386    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Hcount_reg[5]/Q
                         net (fo=11, routed)          1.064    -0.866    Hcount_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124    -0.742 r  Hcount[10]_i_4/O
                         net (fo=1, routed)           0.263    -0.479    Hcount[10]_i_4_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124    -0.355 r  Hcount[10]_i_3/O
                         net (fo=11, routed)          0.525     0.170    Hcount[10]_i_3_n_0
    SLICE_X1Y36          LUT3 (Prop_lut3_I0_O)        0.119     0.289 r  Hcount[1]_i_1/O
                         net (fo=1, routed)           0.644     0.933    Hcount[1]
    SLICE_X1Y36          FDRE                                         r  Hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.514     7.260    ck25MHz
    SLICE_X1Y36          FDRE                                         r  Hcount_reg[1]/C
                         clock pessimism             -0.411     6.849    
                         clock uncertainty           -0.114     6.735    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)       -0.255     6.480    Hcount_reg[1]
  -------------------------------------------------------------------
                         required time                          6.480    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                  5.547    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 Hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.856ns (25.085%)  route 2.556ns (74.915%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 7.259 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.386    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Hcount_reg[5]/Q
                         net (fo=11, routed)          1.064    -0.866    Hcount_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124    -0.742 r  Hcount[10]_i_4/O
                         net (fo=1, routed)           0.263    -0.479    Hcount[10]_i_4_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124    -0.355 r  Hcount[10]_i_3/O
                         net (fo=11, routed)          1.230     0.875    Hcount[10]_i_3_n_0
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.152     1.027 r  Hcount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.027    Hcount[0]
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.513     7.259    ck25MHz
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[0]/C
                         clock pessimism             -0.411     6.848    
                         clock uncertainty           -0.114     6.734    
    SLICE_X2Y34          FDRE (Setup_fdre_C_D)        0.091     6.825    Hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          6.825    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                  5.798    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 Hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.828ns (24.393%)  route 2.566ns (75.607%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 7.259 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.386    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Hcount_reg[5]/Q
                         net (fo=11, routed)          1.064    -0.866    Hcount_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124    -0.742 r  Hcount[10]_i_4/O
                         net (fo=1, routed)           0.263    -0.479    Hcount[10]_i_4_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124    -0.355 r  Hcount[10]_i_3/O
                         net (fo=11, routed)          1.240     0.885    Hcount[10]_i_3_n_0
    SLICE_X2Y34          LUT4 (Prop_lut4_I0_O)        0.124     1.009 r  Hcount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.009    Hcount[2]
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.513     7.259    ck25MHz
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[2]/C
                         clock pessimism             -0.411     6.848    
                         clock uncertainty           -0.114     6.734    
    SLICE_X2Y34          FDRE (Setup_fdre_C_D)        0.077     6.811    Hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          6.811    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 Hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.854ns (24.968%)  route 2.566ns (75.032%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 7.259 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.386    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Hcount_reg[5]/Q
                         net (fo=11, routed)          1.064    -0.866    Hcount_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124    -0.742 r  Hcount[10]_i_4/O
                         net (fo=1, routed)           0.263    -0.479    Hcount[10]_i_4_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124    -0.355 r  Hcount[10]_i_3/O
                         net (fo=11, routed)          1.240     0.885    Hcount[10]_i_3_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I0_O)        0.150     1.035 r  Hcount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.035    Hcount[3]
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.513     7.259    ck25MHz
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[3]/C
                         clock pessimism             -0.411     6.848    
                         clock uncertainty           -0.114     6.734    
    SLICE_X2Y34          FDRE (Setup_fdre_C_D)        0.118     6.852    Hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          6.852    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 Hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.828ns (25.514%)  route 2.417ns (74.486%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 7.260 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.386    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Hcount_reg[5]/Q
                         net (fo=11, routed)          1.064    -0.866    Hcount_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124    -0.742 r  Hcount[10]_i_4/O
                         net (fo=1, routed)           0.263    -0.479    Hcount[10]_i_4_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124    -0.355 r  Hcount[10]_i_3/O
                         net (fo=11, routed)          1.091     0.736    Hcount[10]_i_3_n_0
    SLICE_X2Y35          LUT4 (Prop_lut4_I2_O)        0.124     0.860 r  Hcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.860    Hcount[7]
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.514     7.260    ck25MHz
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[7]/C
                         clock pessimism             -0.411     6.849    
                         clock uncertainty           -0.114     6.735    
    SLICE_X2Y35          FDRE (Setup_fdre_C_D)        0.077     6.812    Hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          6.812    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 Hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.854ns (26.106%)  route 2.417ns (73.894%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 7.260 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.386    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Hcount_reg[5]/Q
                         net (fo=11, routed)          1.064    -0.866    Hcount_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124    -0.742 r  Hcount[10]_i_4/O
                         net (fo=1, routed)           0.263    -0.479    Hcount[10]_i_4_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124    -0.355 r  Hcount[10]_i_3/O
                         net (fo=11, routed)          1.091     0.736    Hcount[10]_i_3_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I3_O)        0.150     0.886 r  Hcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.886    Hcount[8]
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.514     7.260    ck25MHz
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[8]/C
                         clock pessimism             -0.411     6.849    
                         clock uncertainty           -0.114     6.735    
    SLICE_X2Y35          FDRE (Setup_fdre_C_D)        0.118     6.853    Hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          6.853    
                         arrival time                          -0.886    
  -------------------------------------------------------------------
                         slack                                  5.967    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 Vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.828ns (28.604%)  route 2.067ns (71.396%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.254 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.626    -2.393    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  Vcount_reg[4]/Q
                         net (fo=8, routed)           1.063    -0.873    Vcount_reg_n_0_[4]
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.124    -0.749 r  Vcount[10]_i_5/O
                         net (fo=1, routed)           0.348    -0.402    Vcount[10]_i_5_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.278 r  Vcount[10]_i_4/O
                         net (fo=11, routed)          0.656     0.378    Vcount[10]_i_4_n_0
    SLICE_X0Y30          LUT4 (Prop_lut4_I2_O)        0.124     0.502 r  Vcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.502    Vcount[7]
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.508     7.254    ck25MHz
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[7]/C
                         clock pessimism             -0.409     6.845    
                         clock uncertainty           -0.114     6.731    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.029     6.760    Vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          6.760    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 Vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.854ns (29.239%)  route 2.067ns (70.761%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.254 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.626    -2.393    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  Vcount_reg[4]/Q
                         net (fo=8, routed)           1.063    -0.873    Vcount_reg_n_0_[4]
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.124    -0.749 r  Vcount[10]_i_5/O
                         net (fo=1, routed)           0.348    -0.402    Vcount[10]_i_5_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.278 r  Vcount[10]_i_4/O
                         net (fo=11, routed)          0.656     0.378    Vcount[10]_i_4_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I3_O)        0.150     0.528 r  Vcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.528    Vcount[8]
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.508     7.254    ck25MHz
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[8]/C
                         clock pessimism             -0.409     6.845    
                         clock uncertainty           -0.114     6.731    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.075     6.806    Vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          6.806    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  6.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.514%)  route 0.162ns (46.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.542    ck25MHz
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Vcount_reg[7]/Q
                         net (fo=6, routed)           0.162    -0.240    Vcount_reg_n_0_[7]
    SLICE_X0Y29          LUT6 (Prop_lut6_I1_O)        0.045    -0.195 r  Vcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.195    Vcount[10]
    SLICE_X0Y29          FDRE                                         r  Vcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.855    -0.314    ck25MHz
    SLICE_X0Y29          FDRE                                         r  Vcount_reg[10]/C
                         clock pessimism             -0.216    -0.529    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.091    -0.438    Vcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.184ns (50.222%)  route 0.182ns (49.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.542    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Vcount_reg[0]/Q
                         net (fo=10, routed)          0.182    -0.219    Vcount_reg_n_0_[0]
    SLICE_X1Y30          LUT5 (Prop_lut5_I2_O)        0.043    -0.176 r  Vcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Vcount[3]
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.313    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[3]/C
                         clock pessimism             -0.230    -0.542    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.107    -0.435    Vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.189ns (46.246%)  route 0.220ns (53.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  Hcount_reg[6]/Q
                         net (fo=11, routed)          0.220    -0.178    Hcount_reg_n_0_[6]
    SLICE_X2Y35          LUT5 (Prop_lut5_I2_O)        0.048    -0.130 r  Hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    Hcount[8]
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.861    -0.308    ck25MHz
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[8]/C
                         clock pessimism             -0.216    -0.523    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.131    -0.392    Hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.849%)  route 0.220ns (54.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  Hcount_reg[6]/Q
                         net (fo=11, routed)          0.220    -0.178    Hcount_reg_n_0_[6]
    SLICE_X2Y35          LUT4 (Prop_lut4_I0_O)        0.045    -0.133 r  Hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    Hcount[7]
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.861    -0.308    ck25MHz
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[7]/C
                         clock pessimism             -0.216    -0.523    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.120    -0.403    Hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.374%)  route 0.191ns (50.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    ck25MHz
    SLICE_X1Y36          FDRE                                         r  Hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  Hcount_reg[4]/Q
                         net (fo=11, routed)          0.191    -0.207    Hcount_reg_n_0_[4]
    SLICE_X1Y35          LUT6 (Prop_lut6_I3_O)        0.045    -0.162 r  Hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    Hcount[6]
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.861    -0.308    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[6]/C
                         clock pessimism             -0.216    -0.523    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.091    -0.432    Hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    ck25MHz
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  Hcount_reg[2]/Q
                         net (fo=8, routed)           0.199    -0.176    Hcount_reg_n_0_[2]
    SLICE_X2Y34          LUT5 (Prop_lut5_I1_O)        0.043    -0.133 r  Hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    Hcount[3]
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.860    -0.309    ck25MHz
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[3]/C
                         clock pessimism             -0.230    -0.538    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.131    -0.407    Hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 Vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.542    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Vcount_reg[0]/Q
                         net (fo=10, routed)          0.182    -0.219    Vcount_reg_n_0_[0]
    SLICE_X1Y30          LUT4 (Prop_lut4_I1_O)        0.045    -0.174 r  Vcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    Vcount[2]
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.313    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[2]/C
                         clock pessimism             -0.230    -0.542    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.092    -0.450    Vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 Vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.799%)  route 0.208ns (53.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.542    ck25MHz
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Vcount_reg[7]/Q
                         net (fo=6, routed)           0.208    -0.193    Vcount_reg_n_0_[7]
    SLICE_X0Y30          LUT5 (Prop_lut5_I0_O)        0.042    -0.151 r  Vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    Vcount[8]
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.313    ck25MHz
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[8]/C
                         clock pessimism             -0.230    -0.542    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.107    -0.435    Vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.140%)  route 0.193ns (50.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.542    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Vcount_reg[5]/Q
                         net (fo=8, routed)           0.193    -0.209    Vcount_reg_n_0_[5]
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.045    -0.164 r  Vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    Vcount[5]
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.313    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[5]/C
                         clock pessimism             -0.230    -0.542    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.092    -0.450    Vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.231ns (58.890%)  route 0.161ns (41.110%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.542    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Vcount_reg[2]/Q
                         net (fo=10, routed)          0.104    -0.298    Vcount_reg_n_0_[2]
    SLICE_X0Y30          LUT6 (Prop_lut6_I4_O)        0.045    -0.253 r  Vcount[9]_i_2/O
                         net (fo=4, routed)           0.058    -0.195    Vcount[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I2_O)        0.045    -0.150 r  Vcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    Vcount[9]
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.313    ck25MHz
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[9]/C
                         clock pessimism             -0.217    -0.529    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.092    -0.437    Vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { a/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0   a/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      PLLE2_ADV_X1Y0  a/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X2Y34     Hcount_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X2Y35     Hcount_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X1Y36     Hcount_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X2Y34     Hcount_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X2Y34     Hcount_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X1Y36     Hcount_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X1Y35     Hcount_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X1Y35     Hcount_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       9.259       150.741    PLLE2_ADV_X1Y0  a/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y35     Hcount_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y36     Hcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y36     Hcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y35     Hcount_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y35     Hcount_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y35     Hcount_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y35     Hcount_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y35     Hcount_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y35     TCH_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y30     Vcount_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y34     Hcount_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y35     Hcount_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y36     Hcount_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y34     Hcount_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y34     Hcount_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y36     Hcount_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y35     Hcount_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y35     Hcount_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y35     Hcount_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y35     Hcount_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { a/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   a/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  a/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  a/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  a/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  a/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 Vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.856ns (23.776%)  route 2.744ns (76.224%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.254 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.626    -2.393    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  Vcount_reg[4]/Q
                         net (fo=8, routed)           1.063    -0.873    Vcount_reg_n_0_[4]
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.124    -0.749 r  Vcount[10]_i_5/O
                         net (fo=1, routed)           0.348    -0.402    Vcount[10]_i_5_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.278 r  Vcount[10]_i_4/O
                         net (fo=11, routed)          0.690     0.412    Vcount[10]_i_4_n_0
    SLICE_X1Y29          LUT3 (Prop_lut3_I0_O)        0.152     0.564 r  Vcount[1]_i_1/O
                         net (fo=1, routed)           0.644     1.208    Vcount[1]
    SLICE_X1Y29          FDRE                                         r  Vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.508     7.254    ck25MHz
    SLICE_X1Y29          FDRE                                         r  Vcount_reg[1]/C
                         clock pessimism             -0.411     6.843    
                         clock uncertainty           -0.116     6.727    
    SLICE_X1Y29          FDRE (Setup_fdre_C_D)       -0.275     6.452    Vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          6.452    
                         arrival time                          -1.208    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 Hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.857ns (23.576%)  route 2.778ns (76.424%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 7.260 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.386    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Hcount_reg[5]/Q
                         net (fo=11, routed)          1.064    -0.866    Hcount_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124    -0.742 r  Hcount[10]_i_4/O
                         net (fo=1, routed)           0.263    -0.479    Hcount[10]_i_4_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124    -0.355 r  Hcount[10]_i_3/O
                         net (fo=11, routed)          0.928     0.573    Hcount[10]_i_3_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I3_O)        0.153     0.726 r  Hcount[10]_i_1/O
                         net (fo=1, routed)           0.524     1.249    Hcount[10]
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.514     7.260    ck25MHz
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[10]/C
                         clock pessimism             -0.411     6.849    
                         clock uncertainty           -0.116     6.733    
    SLICE_X2Y35          FDRE (Setup_fdre_C_D)       -0.237     6.496    Hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          6.496    
                         arrival time                          -1.249    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 Hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.823ns (24.803%)  route 2.495ns (75.197%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 7.260 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.386    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Hcount_reg[5]/Q
                         net (fo=11, routed)          1.064    -0.866    Hcount_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124    -0.742 r  Hcount[10]_i_4/O
                         net (fo=1, routed)           0.263    -0.479    Hcount[10]_i_4_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124    -0.355 r  Hcount[10]_i_3/O
                         net (fo=11, routed)          0.525     0.170    Hcount[10]_i_3_n_0
    SLICE_X1Y36          LUT3 (Prop_lut3_I0_O)        0.119     0.289 r  Hcount[1]_i_1/O
                         net (fo=1, routed)           0.644     0.933    Hcount[1]
    SLICE_X1Y36          FDRE                                         r  Hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.514     7.260    ck25MHz
    SLICE_X1Y36          FDRE                                         r  Hcount_reg[1]/C
                         clock pessimism             -0.411     6.849    
                         clock uncertainty           -0.116     6.733    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)       -0.255     6.478    Hcount_reg[1]
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 Hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.856ns (25.085%)  route 2.556ns (74.915%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 7.259 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.386    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Hcount_reg[5]/Q
                         net (fo=11, routed)          1.064    -0.866    Hcount_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124    -0.742 r  Hcount[10]_i_4/O
                         net (fo=1, routed)           0.263    -0.479    Hcount[10]_i_4_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124    -0.355 r  Hcount[10]_i_3/O
                         net (fo=11, routed)          1.230     0.875    Hcount[10]_i_3_n_0
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.152     1.027 r  Hcount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.027    Hcount[0]
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.513     7.259    ck25MHz
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[0]/C
                         clock pessimism             -0.411     6.848    
                         clock uncertainty           -0.116     6.732    
    SLICE_X2Y34          FDRE (Setup_fdre_C_D)        0.091     6.823    Hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          6.823    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 Hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.828ns (24.393%)  route 2.566ns (75.607%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 7.259 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.386    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Hcount_reg[5]/Q
                         net (fo=11, routed)          1.064    -0.866    Hcount_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124    -0.742 r  Hcount[10]_i_4/O
                         net (fo=1, routed)           0.263    -0.479    Hcount[10]_i_4_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124    -0.355 r  Hcount[10]_i_3/O
                         net (fo=11, routed)          1.240     0.885    Hcount[10]_i_3_n_0
    SLICE_X2Y34          LUT4 (Prop_lut4_I0_O)        0.124     1.009 r  Hcount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.009    Hcount[2]
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.513     7.259    ck25MHz
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[2]/C
                         clock pessimism             -0.411     6.848    
                         clock uncertainty           -0.116     6.732    
    SLICE_X2Y34          FDRE (Setup_fdre_C_D)        0.077     6.809    Hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          6.809    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 Hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.854ns (24.968%)  route 2.566ns (75.032%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 7.259 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.386    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Hcount_reg[5]/Q
                         net (fo=11, routed)          1.064    -0.866    Hcount_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124    -0.742 r  Hcount[10]_i_4/O
                         net (fo=1, routed)           0.263    -0.479    Hcount[10]_i_4_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124    -0.355 r  Hcount[10]_i_3/O
                         net (fo=11, routed)          1.240     0.885    Hcount[10]_i_3_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I0_O)        0.150     1.035 r  Hcount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.035    Hcount[3]
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.513     7.259    ck25MHz
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[3]/C
                         clock pessimism             -0.411     6.848    
                         clock uncertainty           -0.116     6.732    
    SLICE_X2Y34          FDRE (Setup_fdre_C_D)        0.118     6.850    Hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          6.850    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 Hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.828ns (25.514%)  route 2.417ns (74.486%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 7.260 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.386    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Hcount_reg[5]/Q
                         net (fo=11, routed)          1.064    -0.866    Hcount_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124    -0.742 r  Hcount[10]_i_4/O
                         net (fo=1, routed)           0.263    -0.479    Hcount[10]_i_4_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124    -0.355 r  Hcount[10]_i_3/O
                         net (fo=11, routed)          1.091     0.736    Hcount[10]_i_3_n_0
    SLICE_X2Y35          LUT4 (Prop_lut4_I2_O)        0.124     0.860 r  Hcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.860    Hcount[7]
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.514     7.260    ck25MHz
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[7]/C
                         clock pessimism             -0.411     6.849    
                         clock uncertainty           -0.116     6.733    
    SLICE_X2Y35          FDRE (Setup_fdre_C_D)        0.077     6.810    Hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          6.810    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 Hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.854ns (26.106%)  route 2.417ns (73.894%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 7.260 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.386    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Hcount_reg[5]/Q
                         net (fo=11, routed)          1.064    -0.866    Hcount_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124    -0.742 r  Hcount[10]_i_4/O
                         net (fo=1, routed)           0.263    -0.479    Hcount[10]_i_4_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124    -0.355 r  Hcount[10]_i_3/O
                         net (fo=11, routed)          1.091     0.736    Hcount[10]_i_3_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I3_O)        0.150     0.886 r  Hcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.886    Hcount[8]
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.514     7.260    ck25MHz
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[8]/C
                         clock pessimism             -0.411     6.849    
                         clock uncertainty           -0.116     6.733    
    SLICE_X2Y35          FDRE (Setup_fdre_C_D)        0.118     6.851    Hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          6.851    
                         arrival time                          -0.886    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 Vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.828ns (28.604%)  route 2.067ns (71.396%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.254 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.626    -2.393    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  Vcount_reg[4]/Q
                         net (fo=8, routed)           1.063    -0.873    Vcount_reg_n_0_[4]
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.124    -0.749 r  Vcount[10]_i_5/O
                         net (fo=1, routed)           0.348    -0.402    Vcount[10]_i_5_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.278 r  Vcount[10]_i_4/O
                         net (fo=11, routed)          0.656     0.378    Vcount[10]_i_4_n_0
    SLICE_X0Y30          LUT4 (Prop_lut4_I2_O)        0.124     0.502 r  Vcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.502    Vcount[7]
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.508     7.254    ck25MHz
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[7]/C
                         clock pessimism             -0.409     6.845    
                         clock uncertainty           -0.116     6.729    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.029     6.758    Vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          6.758    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  6.255    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 Vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.854ns (29.239%)  route 2.067ns (70.761%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.254 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.626    -2.393    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  Vcount_reg[4]/Q
                         net (fo=8, routed)           1.063    -0.873    Vcount_reg_n_0_[4]
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.124    -0.749 r  Vcount[10]_i_5/O
                         net (fo=1, routed)           0.348    -0.402    Vcount[10]_i_5_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.278 r  Vcount[10]_i_4/O
                         net (fo=11, routed)          0.656     0.378    Vcount[10]_i_4_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I3_O)        0.150     0.528 r  Vcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.528    Vcount[8]
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.508     7.254    ck25MHz
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[8]/C
                         clock pessimism             -0.409     6.845    
                         clock uncertainty           -0.116     6.729    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.075     6.804    Vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          6.804    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  6.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.514%)  route 0.162ns (46.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.542    ck25MHz
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Vcount_reg[7]/Q
                         net (fo=6, routed)           0.162    -0.240    Vcount_reg_n_0_[7]
    SLICE_X0Y29          LUT6 (Prop_lut6_I1_O)        0.045    -0.195 r  Vcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.195    Vcount[10]
    SLICE_X0Y29          FDRE                                         r  Vcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.855    -0.314    ck25MHz
    SLICE_X0Y29          FDRE                                         r  Vcount_reg[10]/C
                         clock pessimism             -0.216    -0.529    
                         clock uncertainty            0.116    -0.413    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.091    -0.322    Vcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.184ns (50.222%)  route 0.182ns (49.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.542    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Vcount_reg[0]/Q
                         net (fo=10, routed)          0.182    -0.219    Vcount_reg_n_0_[0]
    SLICE_X1Y30          LUT5 (Prop_lut5_I2_O)        0.043    -0.176 r  Vcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Vcount[3]
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.313    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[3]/C
                         clock pessimism             -0.230    -0.542    
                         clock uncertainty            0.116    -0.426    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.107    -0.319    Vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.189ns (46.246%)  route 0.220ns (53.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  Hcount_reg[6]/Q
                         net (fo=11, routed)          0.220    -0.178    Hcount_reg_n_0_[6]
    SLICE_X2Y35          LUT5 (Prop_lut5_I2_O)        0.048    -0.130 r  Hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    Hcount[8]
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.861    -0.308    ck25MHz
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[8]/C
                         clock pessimism             -0.216    -0.523    
                         clock uncertainty            0.116    -0.407    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.131    -0.276    Hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.849%)  route 0.220ns (54.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  Hcount_reg[6]/Q
                         net (fo=11, routed)          0.220    -0.178    Hcount_reg_n_0_[6]
    SLICE_X2Y35          LUT4 (Prop_lut4_I0_O)        0.045    -0.133 r  Hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    Hcount[7]
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.861    -0.308    ck25MHz
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[7]/C
                         clock pessimism             -0.216    -0.523    
                         clock uncertainty            0.116    -0.407    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.120    -0.287    Hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.374%)  route 0.191ns (50.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    ck25MHz
    SLICE_X1Y36          FDRE                                         r  Hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  Hcount_reg[4]/Q
                         net (fo=11, routed)          0.191    -0.207    Hcount_reg_n_0_[4]
    SLICE_X1Y35          LUT6 (Prop_lut6_I3_O)        0.045    -0.162 r  Hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    Hcount[6]
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.861    -0.308    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[6]/C
                         clock pessimism             -0.216    -0.523    
                         clock uncertainty            0.116    -0.407    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.091    -0.316    Hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    ck25MHz
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  Hcount_reg[2]/Q
                         net (fo=8, routed)           0.199    -0.176    Hcount_reg_n_0_[2]
    SLICE_X2Y34          LUT5 (Prop_lut5_I1_O)        0.043    -0.133 r  Hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    Hcount[3]
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.860    -0.309    ck25MHz
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[3]/C
                         clock pessimism             -0.230    -0.538    
                         clock uncertainty            0.116    -0.422    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.131    -0.291    Hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.542    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Vcount_reg[0]/Q
                         net (fo=10, routed)          0.182    -0.219    Vcount_reg_n_0_[0]
    SLICE_X1Y30          LUT4 (Prop_lut4_I1_O)        0.045    -0.174 r  Vcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    Vcount[2]
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.313    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[2]/C
                         clock pessimism             -0.230    -0.542    
                         clock uncertainty            0.116    -0.426    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.092    -0.334    Vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.799%)  route 0.208ns (53.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.542    ck25MHz
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Vcount_reg[7]/Q
                         net (fo=6, routed)           0.208    -0.193    Vcount_reg_n_0_[7]
    SLICE_X0Y30          LUT5 (Prop_lut5_I0_O)        0.042    -0.151 r  Vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    Vcount[8]
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.313    ck25MHz
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[8]/C
                         clock pessimism             -0.230    -0.542    
                         clock uncertainty            0.116    -0.426    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.107    -0.319    Vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.140%)  route 0.193ns (50.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.542    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Vcount_reg[5]/Q
                         net (fo=8, routed)           0.193    -0.209    Vcount_reg_n_0_[5]
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.045    -0.164 r  Vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    Vcount[5]
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.313    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[5]/C
                         clock pessimism             -0.230    -0.542    
                         clock uncertainty            0.116    -0.426    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.092    -0.334    Vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.231ns (58.890%)  route 0.161ns (41.110%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.542    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Vcount_reg[2]/Q
                         net (fo=10, routed)          0.104    -0.298    Vcount_reg_n_0_[2]
    SLICE_X0Y30          LUT6 (Prop_lut6_I4_O)        0.045    -0.253 r  Vcount[9]_i_2/O
                         net (fo=4, routed)           0.058    -0.195    Vcount[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I2_O)        0.045    -0.150 r  Vcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    Vcount[9]
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.313    ck25MHz
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[9]/C
                         clock pessimism             -0.217    -0.529    
                         clock uncertainty            0.116    -0.413    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.092    -0.321    Vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 Vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.856ns (23.776%)  route 2.744ns (76.224%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.254 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.626    -2.393    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  Vcount_reg[4]/Q
                         net (fo=8, routed)           1.063    -0.873    Vcount_reg_n_0_[4]
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.124    -0.749 r  Vcount[10]_i_5/O
                         net (fo=1, routed)           0.348    -0.402    Vcount[10]_i_5_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.278 r  Vcount[10]_i_4/O
                         net (fo=11, routed)          0.690     0.412    Vcount[10]_i_4_n_0
    SLICE_X1Y29          LUT3 (Prop_lut3_I0_O)        0.152     0.564 r  Vcount[1]_i_1/O
                         net (fo=1, routed)           0.644     1.208    Vcount[1]
    SLICE_X1Y29          FDRE                                         r  Vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.508     7.254    ck25MHz
    SLICE_X1Y29          FDRE                                         r  Vcount_reg[1]/C
                         clock pessimism             -0.411     6.843    
                         clock uncertainty           -0.116     6.727    
    SLICE_X1Y29          FDRE (Setup_fdre_C_D)       -0.275     6.452    Vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          6.452    
                         arrival time                          -1.208    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 Hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.857ns (23.576%)  route 2.778ns (76.424%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 7.260 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.386    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Hcount_reg[5]/Q
                         net (fo=11, routed)          1.064    -0.866    Hcount_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124    -0.742 r  Hcount[10]_i_4/O
                         net (fo=1, routed)           0.263    -0.479    Hcount[10]_i_4_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124    -0.355 r  Hcount[10]_i_3/O
                         net (fo=11, routed)          0.928     0.573    Hcount[10]_i_3_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I3_O)        0.153     0.726 r  Hcount[10]_i_1/O
                         net (fo=1, routed)           0.524     1.249    Hcount[10]
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.514     7.260    ck25MHz
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[10]/C
                         clock pessimism             -0.411     6.849    
                         clock uncertainty           -0.116     6.733    
    SLICE_X2Y35          FDRE (Setup_fdre_C_D)       -0.237     6.496    Hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          6.496    
                         arrival time                          -1.249    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 Hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.823ns (24.803%)  route 2.495ns (75.197%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 7.260 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.386    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Hcount_reg[5]/Q
                         net (fo=11, routed)          1.064    -0.866    Hcount_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124    -0.742 r  Hcount[10]_i_4/O
                         net (fo=1, routed)           0.263    -0.479    Hcount[10]_i_4_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124    -0.355 r  Hcount[10]_i_3/O
                         net (fo=11, routed)          0.525     0.170    Hcount[10]_i_3_n_0
    SLICE_X1Y36          LUT3 (Prop_lut3_I0_O)        0.119     0.289 r  Hcount[1]_i_1/O
                         net (fo=1, routed)           0.644     0.933    Hcount[1]
    SLICE_X1Y36          FDRE                                         r  Hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.514     7.260    ck25MHz
    SLICE_X1Y36          FDRE                                         r  Hcount_reg[1]/C
                         clock pessimism             -0.411     6.849    
                         clock uncertainty           -0.116     6.733    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)       -0.255     6.478    Hcount_reg[1]
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 Hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.856ns (25.085%)  route 2.556ns (74.915%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 7.259 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.386    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Hcount_reg[5]/Q
                         net (fo=11, routed)          1.064    -0.866    Hcount_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124    -0.742 r  Hcount[10]_i_4/O
                         net (fo=1, routed)           0.263    -0.479    Hcount[10]_i_4_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124    -0.355 r  Hcount[10]_i_3/O
                         net (fo=11, routed)          1.230     0.875    Hcount[10]_i_3_n_0
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.152     1.027 r  Hcount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.027    Hcount[0]
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.513     7.259    ck25MHz
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[0]/C
                         clock pessimism             -0.411     6.848    
                         clock uncertainty           -0.116     6.732    
    SLICE_X2Y34          FDRE (Setup_fdre_C_D)        0.091     6.823    Hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          6.823    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 Hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.828ns (24.393%)  route 2.566ns (75.607%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 7.259 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.386    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Hcount_reg[5]/Q
                         net (fo=11, routed)          1.064    -0.866    Hcount_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124    -0.742 r  Hcount[10]_i_4/O
                         net (fo=1, routed)           0.263    -0.479    Hcount[10]_i_4_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124    -0.355 r  Hcount[10]_i_3/O
                         net (fo=11, routed)          1.240     0.885    Hcount[10]_i_3_n_0
    SLICE_X2Y34          LUT4 (Prop_lut4_I0_O)        0.124     1.009 r  Hcount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.009    Hcount[2]
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.513     7.259    ck25MHz
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[2]/C
                         clock pessimism             -0.411     6.848    
                         clock uncertainty           -0.116     6.732    
    SLICE_X2Y34          FDRE (Setup_fdre_C_D)        0.077     6.809    Hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          6.809    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 Hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.854ns (24.968%)  route 2.566ns (75.032%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 7.259 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.386    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Hcount_reg[5]/Q
                         net (fo=11, routed)          1.064    -0.866    Hcount_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124    -0.742 r  Hcount[10]_i_4/O
                         net (fo=1, routed)           0.263    -0.479    Hcount[10]_i_4_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124    -0.355 r  Hcount[10]_i_3/O
                         net (fo=11, routed)          1.240     0.885    Hcount[10]_i_3_n_0
    SLICE_X2Y34          LUT5 (Prop_lut5_I0_O)        0.150     1.035 r  Hcount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.035    Hcount[3]
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.513     7.259    ck25MHz
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[3]/C
                         clock pessimism             -0.411     6.848    
                         clock uncertainty           -0.116     6.732    
    SLICE_X2Y34          FDRE (Setup_fdre_C_D)        0.118     6.850    Hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          6.850    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 Hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.828ns (25.514%)  route 2.417ns (74.486%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 7.260 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.386    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Hcount_reg[5]/Q
                         net (fo=11, routed)          1.064    -0.866    Hcount_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124    -0.742 r  Hcount[10]_i_4/O
                         net (fo=1, routed)           0.263    -0.479    Hcount[10]_i_4_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124    -0.355 r  Hcount[10]_i_3/O
                         net (fo=11, routed)          1.091     0.736    Hcount[10]_i_3_n_0
    SLICE_X2Y35          LUT4 (Prop_lut4_I2_O)        0.124     0.860 r  Hcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.860    Hcount[7]
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.514     7.260    ck25MHz
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[7]/C
                         clock pessimism             -0.411     6.849    
                         clock uncertainty           -0.116     6.733    
    SLICE_X2Y35          FDRE (Setup_fdre_C_D)        0.077     6.810    Hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          6.810    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 Hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.854ns (26.106%)  route 2.417ns (73.894%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 7.260 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.633    -2.386    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Hcount_reg[5]/Q
                         net (fo=11, routed)          1.064    -0.866    Hcount_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124    -0.742 r  Hcount[10]_i_4/O
                         net (fo=1, routed)           0.263    -0.479    Hcount[10]_i_4_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124    -0.355 r  Hcount[10]_i_3/O
                         net (fo=11, routed)          1.091     0.736    Hcount[10]_i_3_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I3_O)        0.150     0.886 r  Hcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.886    Hcount[8]
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.514     7.260    ck25MHz
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[8]/C
                         clock pessimism             -0.411     6.849    
                         clock uncertainty           -0.116     6.733    
    SLICE_X2Y35          FDRE (Setup_fdre_C_D)        0.118     6.851    Hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          6.851    
                         arrival time                          -0.886    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 Vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.828ns (28.604%)  route 2.067ns (71.396%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.254 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.626    -2.393    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  Vcount_reg[4]/Q
                         net (fo=8, routed)           1.063    -0.873    Vcount_reg_n_0_[4]
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.124    -0.749 r  Vcount[10]_i_5/O
                         net (fo=1, routed)           0.348    -0.402    Vcount[10]_i_5_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.278 r  Vcount[10]_i_4/O
                         net (fo=11, routed)          0.656     0.378    Vcount[10]_i_4_n_0
    SLICE_X0Y30          LUT4 (Prop_lut4_I2_O)        0.124     0.502 r  Vcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.502    Vcount[7]
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.508     7.254    ck25MHz
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[7]/C
                         clock pessimism             -0.409     6.845    
                         clock uncertainty           -0.116     6.729    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.029     6.758    Vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          6.758    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  6.255    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 Vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.854ns (29.239%)  route 2.067ns (70.761%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 7.254 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.626    -2.393    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  Vcount_reg[4]/Q
                         net (fo=8, routed)           1.063    -0.873    Vcount_reg_n_0_[4]
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.124    -0.749 r  Vcount[10]_i_5/O
                         net (fo=1, routed)           0.348    -0.402    Vcount[10]_i_5_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.278 r  Vcount[10]_i_4/O
                         net (fo=11, routed)          0.656     0.378    Vcount[10]_i_4_n_0
    SLICE_X0Y30          LUT5 (Prop_lut5_I3_O)        0.150     0.528 r  Vcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.528    Vcount[8]
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          1.508     7.254    ck25MHz
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[8]/C
                         clock pessimism             -0.409     6.845    
                         clock uncertainty           -0.116     6.729    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.075     6.804    Vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          6.804    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  6.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.514%)  route 0.162ns (46.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.542    ck25MHz
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Vcount_reg[7]/Q
                         net (fo=6, routed)           0.162    -0.240    Vcount_reg_n_0_[7]
    SLICE_X0Y29          LUT6 (Prop_lut6_I1_O)        0.045    -0.195 r  Vcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.195    Vcount[10]
    SLICE_X0Y29          FDRE                                         r  Vcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.855    -0.314    ck25MHz
    SLICE_X0Y29          FDRE                                         r  Vcount_reg[10]/C
                         clock pessimism             -0.216    -0.529    
                         clock uncertainty            0.116    -0.413    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.091    -0.322    Vcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.184ns (50.222%)  route 0.182ns (49.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.542    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Vcount_reg[0]/Q
                         net (fo=10, routed)          0.182    -0.219    Vcount_reg_n_0_[0]
    SLICE_X1Y30          LUT5 (Prop_lut5_I2_O)        0.043    -0.176 r  Vcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Vcount[3]
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.313    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[3]/C
                         clock pessimism             -0.230    -0.542    
                         clock uncertainty            0.116    -0.426    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.107    -0.319    Vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.189ns (46.246%)  route 0.220ns (53.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  Hcount_reg[6]/Q
                         net (fo=11, routed)          0.220    -0.178    Hcount_reg_n_0_[6]
    SLICE_X2Y35          LUT5 (Prop_lut5_I2_O)        0.048    -0.130 r  Hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    Hcount[8]
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.861    -0.308    ck25MHz
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[8]/C
                         clock pessimism             -0.216    -0.523    
                         clock uncertainty            0.116    -0.407    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.131    -0.276    Hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.849%)  route 0.220ns (54.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  Hcount_reg[6]/Q
                         net (fo=11, routed)          0.220    -0.178    Hcount_reg_n_0_[6]
    SLICE_X2Y35          LUT4 (Prop_lut4_I0_O)        0.045    -0.133 r  Hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    Hcount[7]
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.861    -0.308    ck25MHz
    SLICE_X2Y35          FDRE                                         r  Hcount_reg[7]/C
                         clock pessimism             -0.216    -0.523    
                         clock uncertainty            0.116    -0.407    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.120    -0.287    Hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.374%)  route 0.191ns (50.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    ck25MHz
    SLICE_X1Y36          FDRE                                         r  Hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  Hcount_reg[4]/Q
                         net (fo=11, routed)          0.191    -0.207    Hcount_reg_n_0_[4]
    SLICE_X1Y35          LUT6 (Prop_lut6_I3_O)        0.045    -0.162 r  Hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    Hcount[6]
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.861    -0.308    ck25MHz
    SLICE_X1Y35          FDRE                                         r  Hcount_reg[6]/C
                         clock pessimism             -0.216    -0.523    
                         clock uncertainty            0.116    -0.407    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.091    -0.316    Hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    ck25MHz
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  Hcount_reg[2]/Q
                         net (fo=8, routed)           0.199    -0.176    Hcount_reg_n_0_[2]
    SLICE_X2Y34          LUT5 (Prop_lut5_I1_O)        0.043    -0.133 r  Hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    Hcount[3]
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.860    -0.309    ck25MHz
    SLICE_X2Y34          FDRE                                         r  Hcount_reg[3]/C
                         clock pessimism             -0.230    -0.538    
                         clock uncertainty            0.116    -0.422    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.131    -0.291    Hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.542    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Vcount_reg[0]/Q
                         net (fo=10, routed)          0.182    -0.219    Vcount_reg_n_0_[0]
    SLICE_X1Y30          LUT4 (Prop_lut4_I1_O)        0.045    -0.174 r  Vcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    Vcount[2]
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.313    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[2]/C
                         clock pessimism             -0.230    -0.542    
                         clock uncertainty            0.116    -0.426    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.092    -0.334    Vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.799%)  route 0.208ns (53.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.542    ck25MHz
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Vcount_reg[7]/Q
                         net (fo=6, routed)           0.208    -0.193    Vcount_reg_n_0_[7]
    SLICE_X0Y30          LUT5 (Prop_lut5_I0_O)        0.042    -0.151 r  Vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    Vcount[8]
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.313    ck25MHz
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[8]/C
                         clock pessimism             -0.230    -0.542    
                         clock uncertainty            0.116    -0.426    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.107    -0.319    Vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.140%)  route 0.193ns (50.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.542    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Vcount_reg[5]/Q
                         net (fo=8, routed)           0.193    -0.209    Vcount_reg_n_0_[5]
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.045    -0.164 r  Vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    Vcount[5]
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.313    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[5]/C
                         clock pessimism             -0.230    -0.542    
                         clock uncertainty            0.116    -0.426    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.092    -0.334    Vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.231ns (58.890%)  route 0.161ns (41.110%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.542    ck25MHz
    SLICE_X1Y30          FDRE                                         r  Vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  Vcount_reg[2]/Q
                         net (fo=10, routed)          0.104    -0.298    Vcount_reg_n_0_[2]
    SLICE_X0Y30          LUT6 (Prop_lut6_I4_O)        0.045    -0.253 r  Vcount[9]_i_2/O
                         net (fo=4, routed)           0.058    -0.195    Vcount[9]_i_2_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I2_O)        0.045    -0.150 r  Vcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    Vcount[9]
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    a/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  a/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    a/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  a/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    a/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  a/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.313    ck25MHz
    SLICE_X0Y30          FDRE                                         r  Vcount_reg[9]/C
                         clock pessimism             -0.217    -0.529    
                         clock uncertainty            0.116    -0.413    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.092    -0.321    Vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.171    





