Classic Timing Analyzer report for TRIGGER
Wed Aug 04 17:46:35 2010
Quartus II Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. th
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                         ;
+------------------------------+-------+---------------+-------------+--------------------+--------------------+-----------------+-----------------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From               ; To                 ; From Clock      ; To Clock        ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------------------+--------------------+-----------------+-----------------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.700 ns    ; key_0              ; trigger_scope~reg0 ; --              ; int_50MHz_clock ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.894 ns    ; trigger_scope~reg0 ; trigger_rabbit     ; int_50MHz_clock ; --              ; 0            ;
; Worst-case th                ; N/A   ; None          ; -5.470 ns   ; key_0              ; trigger_scope~reg0 ; --              ; int_50MHz_clock ; 0            ;
; Total number of failed paths ;       ;               ;             ;                    ;                    ;                 ;                 ; 0            ;
+------------------------------+-------+---------------+-------------+--------------------+--------------------+-----------------+-----------------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; int_50MHz_clock ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+--------------------+-----------------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                 ; To Clock        ;
+-------+--------------+------------+-------+--------------------+-----------------+
; N/A   ; None         ; 5.700 ns   ; key_0 ; trigger_scope~reg0 ; int_50MHz_clock ;
+-------+--------------+------------+-------+--------------------+-----------------+


+-------------------------------------------------------------------------------------------+
; tco                                                                                       ;
+-------+--------------+------------+--------------------+----------------+-----------------+
; Slack ; Required tco ; Actual tco ; From               ; To             ; From Clock      ;
+-------+--------------+------------+--------------------+----------------+-----------------+
; N/A   ; None         ; 7.894 ns   ; trigger_scope~reg0 ; trigger_rabbit ; int_50MHz_clock ;
; N/A   ; None         ; 7.660 ns   ; trigger_scope~reg0 ; trigger_scope  ; int_50MHz_clock ;
+-------+--------------+------------+--------------------+----------------+-----------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+--------------------+-----------------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                 ; To Clock        ;
+---------------+-------------+-----------+-------+--------------------+-----------------+
; N/A           ; None        ; -5.470 ns ; key_0 ; trigger_scope~reg0 ; int_50MHz_clock ;
+---------------+-------------+-----------+-------+--------------------+-----------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Aug 04 17:46:35 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TRIGGER -c TRIGGER --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "int_50MHz_clock" is an undefined clock
Info: No valid register-to-register data paths exist for clock "int_50MHz_clock"
Info: tsu for register "trigger_scope~reg0" (data pin = "key_0", clock pin = "int_50MHz_clock") is 5.700 ns
    Info: + Longest pin to register delay is 7.828 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; PIN Node = 'key_0'
        Info: 2: + IC(6.607 ns) + CELL(0.275 ns) = 7.744 ns; Loc. = LCCOMB_X4_Y18_N20; Fanout = 1; COMB Node = 'trigger_scope~4'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.828 ns; Loc. = LCFF_X4_Y18_N21; Fanout = 2; REG Node = 'trigger_scope~reg0'
        Info: Total cell delay = 1.221 ns ( 15.60 % )
        Info: Total interconnect delay = 6.607 ns ( 84.40 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "int_50MHz_clock" to destination register is 2.092 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'int_50MHz_clock'
        Info: 2: + IC(0.556 ns) + CELL(0.537 ns) = 2.092 ns; Loc. = LCFF_X4_Y18_N21; Fanout = 2; REG Node = 'trigger_scope~reg0'
        Info: Total cell delay = 1.536 ns ( 73.42 % )
        Info: Total interconnect delay = 0.556 ns ( 26.58 % )
Info: tco from clock "int_50MHz_clock" to destination pin "trigger_rabbit" through register "trigger_scope~reg0" is 7.894 ns
    Info: + Longest clock path from clock "int_50MHz_clock" to source register is 2.092 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'int_50MHz_clock'
        Info: 2: + IC(0.556 ns) + CELL(0.537 ns) = 2.092 ns; Loc. = LCFF_X4_Y18_N21; Fanout = 2; REG Node = 'trigger_scope~reg0'
        Info: Total cell delay = 1.536 ns ( 73.42 % )
        Info: Total interconnect delay = 0.556 ns ( 26.58 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.552 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y18_N21; Fanout = 2; REG Node = 'trigger_scope~reg0'
        Info: 2: + IC(2.940 ns) + CELL(2.612 ns) = 5.552 ns; Loc. = PIN_T21; Fanout = 0; PIN Node = 'trigger_rabbit'
        Info: Total cell delay = 2.612 ns ( 47.05 % )
        Info: Total interconnect delay = 2.940 ns ( 52.95 % )
Info: th for register "trigger_scope~reg0" (data pin = "key_0", clock pin = "int_50MHz_clock") is -5.470 ns
    Info: + Longest clock path from clock "int_50MHz_clock" to destination register is 2.092 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'int_50MHz_clock'
        Info: 2: + IC(0.556 ns) + CELL(0.537 ns) = 2.092 ns; Loc. = LCFF_X4_Y18_N21; Fanout = 2; REG Node = 'trigger_scope~reg0'
        Info: Total cell delay = 1.536 ns ( 73.42 % )
        Info: Total interconnect delay = 0.556 ns ( 26.58 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 7.828 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; PIN Node = 'key_0'
        Info: 2: + IC(6.607 ns) + CELL(0.275 ns) = 7.744 ns; Loc. = LCCOMB_X4_Y18_N20; Fanout = 1; COMB Node = 'trigger_scope~4'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.828 ns; Loc. = LCFF_X4_Y18_N21; Fanout = 2; REG Node = 'trigger_scope~reg0'
        Info: Total cell delay = 1.221 ns ( 15.60 % )
        Info: Total interconnect delay = 6.607 ns ( 84.40 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Allocated 115 megabytes of memory during processing
    Info: Processing ended: Wed Aug 04 17:46:35 2010
    Info: Elapsed time: 00:00:00


