ARM GAS  C:\Users\Michael\AppData\Local\Temp\cczcJQJa.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"dma.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_DMA_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_DMA_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_DMA_Init:
  27              	.LFB132:
  28              		.file 1 "Core/Src/dma.c"
   1:Core/Src/dma.c **** /**
   2:Core/Src/dma.c ****   ******************************************************************************
   3:Core/Src/dma.c ****   * @file    dma.c
   4:Core/Src/dma.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/dma.c ****   *          of all the requested memory to memory DMA transfers.
   6:Core/Src/dma.c ****   ******************************************************************************
   7:Core/Src/dma.c ****   * @attention
   8:Core/Src/dma.c ****   *
   9:Core/Src/dma.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/dma.c ****   * All rights reserved.</center></h2>
  11:Core/Src/dma.c ****   *
  12:Core/Src/dma.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/dma.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/dma.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/dma.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/dma.c ****   *
  17:Core/Src/dma.c ****   ******************************************************************************
  18:Core/Src/dma.c ****   */
  19:Core/Src/dma.c **** 
  20:Core/Src/dma.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/dma.c **** #include "dma.h"
  22:Core/Src/dma.c **** 
  23:Core/Src/dma.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/dma.c **** 
  25:Core/Src/dma.c **** /* USER CODE END 0 */
  26:Core/Src/dma.c **** 
  27:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
  28:Core/Src/dma.c **** /* Configure DMA                                                              */
  29:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
  30:Core/Src/dma.c **** 
ARM GAS  C:\Users\Michael\AppData\Local\Temp\cczcJQJa.s 			page 2


  31:Core/Src/dma.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/dma.c **** 
  33:Core/Src/dma.c **** /* USER CODE END 1 */
  34:Core/Src/dma.c **** 
  35:Core/Src/dma.c **** /**
  36:Core/Src/dma.c ****   * Enable DMA controller clock
  37:Core/Src/dma.c ****   */
  38:Core/Src/dma.c **** void MX_DMA_Init(void)
  39:Core/Src/dma.c **** {
  29              		.loc 1 39 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  40:Core/Src/dma.c **** 
  41:Core/Src/dma.c ****   /* DMA controller clock enable */
  42:Core/Src/dma.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
  40              		.loc 1 42 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 42 3 view .LVU2
  43              		.loc 1 42 3 view .LVU3
  44 0004 0E4B     		ldr	r3, .L3
  45 0006 9A6C     		ldr	r2, [r3, #72]
  46 0008 42F00102 		orr	r2, r2, #1
  47 000c 9A64     		str	r2, [r3, #72]
  48              		.loc 1 42 3 view .LVU4
  49 000e 9B6C     		ldr	r3, [r3, #72]
  50 0010 03F00103 		and	r3, r3, #1
  51 0014 0193     		str	r3, [sp, #4]
  52              		.loc 1 42 3 view .LVU5
  53 0016 019B     		ldr	r3, [sp, #4]
  54              	.LBE2:
  55              		.loc 1 42 3 view .LVU6
  43:Core/Src/dma.c **** 
  44:Core/Src/dma.c ****   /* DMA interrupt init */
  45:Core/Src/dma.c ****   /* DMA1_Channel4_IRQn interrupt configuration */
  46:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
  56              		.loc 1 46 3 view .LVU7
  57 0018 0022     		movs	r2, #0
  58 001a 1146     		mov	r1, r2
  59 001c 0E20     		movs	r0, #14
  60 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
  61              	.LVL0:
  47:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
  62              		.loc 1 47 3 view .LVU8
  63 0022 0E20     		movs	r0, #14
  64 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  65              	.LVL1:
  48:Core/Src/dma.c ****   /* DMA1_Channel5_IRQn interrupt configuration */
  49:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
  66              		.loc 1 49 3 view .LVU9
ARM GAS  C:\Users\Michael\AppData\Local\Temp\cczcJQJa.s 			page 3


  67 0028 0022     		movs	r2, #0
  68 002a 1146     		mov	r1, r2
  69 002c 0F20     		movs	r0, #15
  70 002e FFF7FEFF 		bl	HAL_NVIC_SetPriority
  71              	.LVL2:
  50:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
  72              		.loc 1 50 3 view .LVU10
  73 0032 0F20     		movs	r0, #15
  74 0034 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  75              	.LVL3:
  51:Core/Src/dma.c **** 
  52:Core/Src/dma.c **** }
  76              		.loc 1 52 1 is_stmt 0 view .LVU11
  77 0038 03B0     		add	sp, sp, #12
  78              	.LCFI2:
  79              		.cfi_def_cfa_offset 4
  80              		@ sp needed
  81 003a 5DF804FB 		ldr	pc, [sp], #4
  82              	.L4:
  83 003e 00BF     		.align	2
  84              	.L3:
  85 0040 00100240 		.word	1073876992
  86              		.cfi_endproc
  87              	.LFE132:
  89              		.text
  90              	.Letext0:
  91              		.file 2 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m
  92              		.file 3 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m
  93              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l432xx.h"
  94              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
ARM GAS  C:\Users\Michael\AppData\Local\Temp\cczcJQJa.s 			page 4


DEFINED SYMBOLS
                            *ABS*:00000000 dma.c
C:\Users\Michael\AppData\Local\Temp\cczcJQJa.s:18     .text.MX_DMA_Init:00000000 $t
C:\Users\Michael\AppData\Local\Temp\cczcJQJa.s:26     .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\Michael\AppData\Local\Temp\cczcJQJa.s:85     .text.MX_DMA_Init:00000040 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
