/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.62
Hash     : 0cfdb1e
Date     : May 22 2024
Type     : Engineering
Log Time   : Wed May 22 12:06:21 2024 GMT

[ 17:06:21 ] Analysis has started
[ 17:06:21 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/analysis/DSP_MULTACC_TEST_analyzer.cmd
[ 17:06:21 ] Duration: 88 ms. Max utilization: 44 MB
[ 17:06:21 ] Synthesize has started
[ 17:06:21 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/yosys -s DSP_MULTACC_TEST.ys -l DSP_MULTACC_TEST_synth.log
[ 17:06:23 ] Duration: 1287 ms. Max utilization: 60 MB
[ 17:06:23 ] Gate Simulation has started
[ 17:06:23 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --timing --trace-fst  --top-module co_sim_DSP_MULTACC_TEST -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v --binary /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/synthesis/DSP_MULTACC_TEST_post_synth.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
[ 17:06:40 ] Duration: 16684 ms. Max utilization: 139 MB
[ 17:06:40 ] Command: make -j -C obj_dir/ -f Vco_sim_DSP_MULTACC_TEST.mk Vco_sim_DSP_MULTACC_TEST
[ 17:06:40 ] Duration: 36 ms. Max utilization: 105 MB
[ 17:06:40 ] Command: obj_dir/Vco_sim_DSP_MULTACC_TEST
[ 17:06:40 ] Duration: 57 ms. Max utilization: 462 MB
[ 17:06:40 ] Packing has started
[ 17:06:40 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/synthesis/fabric_DSP_MULTACC_TEST_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/impl_1_1_1/packing/fabric_DSP_MULTACC_TEST_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report DSP_MULTACC_TEST_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top DSP_MULTACC_TEST --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/impl_1_1_1/packing/fabric_DSP_MULTACC_TEST_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/impl_1_1_1/placement/fabric_DSP_MULTACC_TEST_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/impl_1_1_1/routing/fabric_DSP_MULTACC_TEST_post_synth.route --pack
[ 17:06:54 ] Duration: 14633 ms. Max utilization: 1162 MB
[ 17:06:54 ] Placement has started
[ 17:06:54 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/stars --csv /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/synthesis/fabric_DSP_MULTACC_TEST_post_synth.eblif --output DSP_MULTACC_TEST_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/synthesis/config.json
[ 17:06:55 ] Duration: 246 ms. Max utilization: 239 MB
[ 17:06:55 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/synthesis/fabric_DSP_MULTACC_TEST_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/impl_1_1_1/packing/fabric_DSP_MULTACC_TEST_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report DSP_MULTACC_TEST_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top DSP_MULTACC_TEST --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/impl_1_1_1/packing/fabric_DSP_MULTACC_TEST_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/impl_1_1_1/placement/fabric_DSP_MULTACC_TEST_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/impl_1_1_1/routing/fabric_DSP_MULTACC_TEST_post_synth.route --place --fix_clusters DSP_MULTACC_TEST_pin_loc.place
[ 17:08:17 ] Duration: 81943 ms. Max utilization: 1186 MB
[ 17:08:17 ] Route has started
[ 17:08:17 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/synthesis/fabric_DSP_MULTACC_TEST_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/impl_1_1_1/packing/fabric_DSP_MULTACC_TEST_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report DSP_MULTACC_TEST_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top DSP_MULTACC_TEST --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/impl_1_1_1/packing/fabric_DSP_MULTACC_TEST_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/impl_1_1_1/placement/fabric_DSP_MULTACC_TEST_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/impl_1_1_1/routing/fabric_DSP_MULTACC_TEST_post_synth.route --route
[ 17:09:05 ] Duration: 48810 ms. Max utilization: 1332 MB
[ 17:09:05 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/finalize  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/impl_1_1_1/routing/fabric_DSP_MULTACC_TEST_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/impl_1_1_1/routing/fabric_DSP_MULTACC_TEST_post_synthesis.v_
[ 17:09:05 ] Duration: 35 ms. Max utilization: 14 MB
[ 17:09:06 ] Post-PnR Simulation has started
[ 17:09:06 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --timing --trace-fst  -DPNR=1 --top-module co_sim_DSP_MULTACC_TEST -I../../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb -y ../../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././sim/co_sim_tb/co_sim_DSP_MULTACC_TEST.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v --binary  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/synthesis/post_pnr_wrapper_DSP_MULTACC_TEST_post_synth.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/impl_1_1_1/routing/fabric_DSP_MULTACC_TEST_post_route.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
[ 17:09:32 ] Duration: 26280 ms. Max utilization: 140 MB
[ 17:09:32 ] Command: make -j -C obj_dir/ -f Vco_sim_DSP_MULTACC_TEST.mk Vco_sim_DSP_MULTACC_TEST
[ 17:09:32 ] Duration: 48 ms. Max utilization: 105 MB
[ 17:09:32 ] Command: obj_dir/Vco_sim_DSP_MULTACC_TEST
[ 17:09:32 ] Duration: 59 ms. Max utilization: 462 MB
[ 17:09:32 ] TimingAnalysis has started
[ 17:09:32 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/synthesis/fabric_DSP_MULTACC_TEST_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/impl_1_1_1/packing/fabric_DSP_MULTACC_TEST_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report DSP_MULTACC_TEST_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top DSP_MULTACC_TEST --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/impl_1_1_1/packing/fabric_DSP_MULTACC_TEST_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/impl_1_1_1/placement/fabric_DSP_MULTACC_TEST_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/DSP_MULTACC_TEST/run_1/synth_1_1/impl_1_1_1/routing/fabric_DSP_MULTACC_TEST_post_synth.route --analysis
[ 17:09:47 ] Duration: 14684 ms. Max utilization: 1105 MB
[ 17:09:47 ] PowerAnalysis has started
[ 17:09:47 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/yosys -s pw_extract.ys -l DSP_MULTACC_TEST_power.log
[ 17:09:47 ] Duration: 209 ms. Max utilization: 47 MB
[ 17:09:47 ] GenerateBitstream has started
[ 17:09:47 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/openfpga -batch -f DSP_MULTACC_TEST.openfpga
[ 17:12:45 ] Duration: 177790 ms. Max utilization: 3244 MB
