INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace_vivado/vga_vhd/vga_vhd.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/workspace_vivado/vga_vhd/vga_vhd.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/workspace_vivado/vga_vhd/vga_vhd.srcs/sources_1/new/vga_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_out
