{
  "module_name": "analogix-i2c-txcommon.h",
  "hash_id": "bb67e3e7f1fa8e50fbc29edf563c5118bbbe43d0aceabe8dbb6fbda6cb298c1f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/bridge/analogix/analogix-i2c-txcommon.h",
  "human_readable_source": " \n \n#ifndef _ANALOGIX_I2C_TXCOMMON_H_\n#define _ANALOGIX_I2C_TXCOMMON_H_\n\n \n \n \n\n \n\n \n#define SP_DEVICE_IDL_REG\t\t0x02\n\n \n#define SP_DEVICE_IDH_REG\t\t0x03\n\n \n#define SP_DEVICE_VERSION_REG\t\t0x04\n\n \n#define SP_POWERDOWN_CTRL_REG\t\t0x05\n#define SP_REGISTER_PD\t\t\tBIT(7)\n#define SP_HDCP_PD\t\t\tBIT(5)\n#define SP_AUDIO_PD\t\t\tBIT(4)\n#define SP_VIDEO_PD\t\t\tBIT(3)\n#define SP_LINK_PD\t\t\tBIT(2)\n#define SP_TOTAL_PD\t\t\tBIT(1)\n\n \n#define SP_RESET_CTRL1_REG\t\t0x06\n#define SP_MISC_RST\t\t\tBIT(7)\n#define SP_VIDCAP_RST\t\t\tBIT(6)\n#define SP_VIDFIF_RST\t\t\tBIT(5)\n#define SP_AUDFIF_RST\t\t\tBIT(4)\n#define SP_AUDCAP_RST\t\t\tBIT(3)\n#define SP_HDCP_RST\t\t\tBIT(2)\n#define SP_SW_RST\t\t\tBIT(1)\n#define SP_HW_RST\t\t\tBIT(0)\n\n \n#define SP_RESET_CTRL2_REG\t\t0x07\n#define SP_AUX_RST\t\t\tBIT(2)\n#define SP_SERDES_FIFO_RST\t\tBIT(1)\n#define SP_I2C_REG_RST\t\t\tBIT(0)\n\n \n#define SP_VID_CTRL1_REG\t\t0x08\n#define SP_VIDEO_EN\t\t\tBIT(7)\n#define SP_VIDEO_MUTE\t\t\tBIT(2)\n#define SP_DE_GEN\t\t\tBIT(1)\n#define SP_DEMUX\t\t\tBIT(0)\n\n \n#define SP_VID_CTRL2_REG\t\t0x09\n#define SP_IN_COLOR_F_MASK\t\t0x03\n#define SP_IN_YC_BIT_SEL\t\tBIT(2)\n#define SP_IN_BPC_MASK\t\t\t0x70\n#define SP_IN_BPC_SHIFT\t\t\t4\n#  define SP_IN_BPC_12BIT\t\t0x03\n#  define SP_IN_BPC_10BIT\t\t0x02\n#  define SP_IN_BPC_8BIT\t\t0x01\n#  define SP_IN_BPC_6BIT\t\t0x00\n#define SP_IN_D_RANGE\t\t\tBIT(7)\n\n \n#define SP_VID_CTRL3_REG\t\t0x0a\n#define SP_HPD_OUT\t\t\tBIT(6)\n\n \n#define SP_VID_CTRL5_REG\t\t0x0c\n#define SP_CSC_STD_SEL\t\t\tBIT(7)\n#define SP_XVYCC_RNG_LMT\t\tBIT(6)\n#define SP_RANGE_Y2R\t\t\tBIT(5)\n#define SP_CSPACE_Y2R\t\t\tBIT(4)\n#define SP_RGB_RNG_LMT\t\t\tBIT(3)\n#define SP_Y_RNG_LMT\t\t\tBIT(2)\n#define SP_RANGE_R2Y\t\t\tBIT(1)\n#define SP_CSPACE_R2Y\t\t\tBIT(0)\n\n \n#define SP_VID_CTRL6_REG\t\t0x0d\n#define SP_TEST_PATTERN_EN\t\tBIT(7)\n#define SP_VIDEO_PROCESS_EN\t\tBIT(6)\n#define SP_VID_US_MODE\t\t\tBIT(3)\n#define SP_VID_DS_MODE\t\t\tBIT(2)\n#define SP_UP_SAMPLE\t\t\tBIT(1)\n#define SP_DOWN_SAMPLE\t\t\tBIT(0)\n\n \n#define SP_VID_CTRL8_REG\t\t0x0f\n#define SP_VID_VRES_TH\t\t\tBIT(0)\n\n \n#define SP_TOTAL_LINE_STAL_REG\t\t0x24\n\n \n#define SP_TOTAL_LINE_STAH_REG\t\t0x25\n\n \n#define SP_ACT_LINE_STAL_REG\t\t0x26\n\n \n#define SP_ACT_LINE_STAH_REG\t\t0x27\n\n \n#define SP_V_F_PORCH_STA_REG\t\t0x28\n\n \n#define SP_V_SYNC_STA_REG\t\t0x29\n\n \n#define SP_V_B_PORCH_STA_REG\t\t0x2a\n\n \n#define SP_TOTAL_PIXEL_STAL_REG\t\t0x2b\n\n \n#define SP_TOTAL_PIXEL_STAH_REG\t\t0x2c\n\n \n#define SP_ACT_PIXEL_STAL_REG\t\t0x2d\n\n \n#define SP_ACT_PIXEL_STAH_REG\t\t0x2e\n\n \n#define SP_H_F_PORCH_STAL_REG\t\t0x2f\n\n \n#define SP_H_F_PORCH_STAH_REG\t\t0x30\n\n \n#define SP_H_SYNC_STAL_REG\t\t0x31\n\n \n#define SP_H_SYNC_STAH_REG\t\t0x32\n\n \n#define SP_H_B_PORCH_STAL_REG\t\t0x33\n\n \n#define SP_H_B_PORCH_STAH_REG\t\t0x34\n\n \n#define SP_INFOFRAME_AVI_DB1_REG\t0x70\n\n \n#define SP_BIT_CTRL_SPECIFIC_REG\t0x80\n#define SP_BIT_CTRL_SELECT_SHIFT\t1\n#define SP_ENABLE_BIT_CTRL\t\tBIT(0)\n\n \n#define SP_INFOFRAME_AUD_DB1_REG\t0x83\n\n \n#define SP_INFOFRAME_MPEG_DB1_REG\t0xb0\n\n \n#define SP_AUD_CH_STATUS_BASE\t\t0xd0\n\n \n#define SP_I2S_CHANNEL_NUM_MASK\t\t0xe0\n#  define SP_I2S_CH_NUM_1\t\t(0x00 << 5)\n#  define SP_I2S_CH_NUM_2\t\t(0x01 << 5)\n#  define SP_I2S_CH_NUM_3\t\t(0x02 << 5)\n#  define SP_I2S_CH_NUM_4\t\t(0x03 << 5)\n#  define SP_I2S_CH_NUM_5\t\t(0x04 << 5)\n#  define SP_I2S_CH_NUM_6\t\t(0x05 << 5)\n#  define SP_I2S_CH_NUM_7\t\t(0x06 << 5)\n#  define SP_I2S_CH_NUM_8\t\t(0x07 << 5)\n#define SP_EXT_VUCP\t\t\tBIT(2)\n#define SP_VBIT\t\t\t\tBIT(1)\n#define SP_AUDIO_LAYOUT\t\t\tBIT(0)\n\n \n#define SP_ANALOG_DEBUG1_REG\t\t0xdc\n\n \n#define SP_ANALOG_DEBUG2_REG\t\t0xdd\n#define SP_FORCE_SW_OFF_BYPASS\t\t0x20\n#define SP_XTAL_FRQ\t\t\t0x1c\n#  define SP_XTAL_FRQ_19M2\t\t(0x00 << 2)\n#  define SP_XTAL_FRQ_24M\t\t(0x01 << 2)\n#  define SP_XTAL_FRQ_25M\t\t(0x02 << 2)\n#  define SP_XTAL_FRQ_26M\t\t(0x03 << 2)\n#  define SP_XTAL_FRQ_27M\t\t(0x04 << 2)\n#  define SP_XTAL_FRQ_38M4\t\t(0x05 << 2)\n#  define SP_XTAL_FRQ_52M\t\t(0x06 << 2)\n#define SP_POWERON_TIME_1P5MS\t\t0x03\n\n \n#define SP_ANALOG_CTRL0_REG\t\t0xe1\n\n \n#define SP_COMMON_INT_STATUS_BASE\t(0xf1 - 1)\n#define SP_PLL_LOCK_CHG\t\t\t0x40\n\n \n#define SP_COMMON_INT_STATUS2\t\t0xf2\n#define SP_HDCP_AUTH_CHG\t\tBIT(1)\n#define SP_HDCP_AUTH_DONE\t\tBIT(0)\n\n#define SP_HDCP_LINK_CHECK_FAIL\t\tBIT(0)\n\n \n#define SP_COMMON_INT_STATUS4_REG\t0xf4\n#define SP_HPD_IRQ\t\t\tBIT(6)\n#define SP_HPD_ESYNC_ERR\t\tBIT(4)\n#define SP_HPD_CHG\t\t\tBIT(2)\n#define SP_HPD_LOST\t\t\tBIT(1)\n#define SP_HPD_PLUG\t\t\tBIT(0)\n\n \n#define SP_DP_INT_STATUS1_REG\t\t0xf7\n#define SP_TRAINING_FINISH\t\tBIT(5)\n#define SP_POLLING_ERR\t\t\tBIT(4)\n\n \n#define SP_COMMON_INT_MASK_BASE\t\t(0xf8 - 1)\n\n#define SP_COMMON_INT_MASK4_REG\t\t0xfb\n\n \n#define SP_DP_INT_MASK1_REG\t\t0xfe\n\n \n#define SP_INT_CTRL_REG\t\t\t0xff\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}