// Seed: 3532678844
module module_0 (
    input wire id_0,
    output tri0 id_1,
    input tri1 id_2,
    output supply0 id_3
    , id_12,
    input tri1 id_4
    , id_13,
    input wand id_5,
    input supply1 id_6,
    input tri1 id_7
    , id_14,
    input tri0 id_8,
    input wor id_9,
    output supply0 id_10
);
  timeunit 1ps;
  assign module_1.id_6 = 0;
  always @(negedge id_2) $signed(86);
  ;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    output uwire id_3,
    output supply0 id_4,
    input supply1 id_5,
    input tri id_6,
    input uwire id_7,
    input tri id_8,
    input wand id_9
);
  logic id_11;
  ;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_7,
      id_1,
      id_7,
      id_2,
      id_8,
      id_8,
      id_9,
      id_6,
      id_3
  );
endmodule
