(Bind dest:controller.next_state tree:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.INIT)) True:(Branch Cond:(Terminal controller.START) True:(Terminal controller._rn6_next_state) False:(Terminal controller._rn0_next_state)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.LOAD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 1)) True:(Terminal controller.MULT)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MULT)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 15)) True:(Terminal controller.L1_ADD)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L1_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(Terminal controller._rn13_next_state)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L2_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(Terminal controller._rn15_next_state)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L3_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(Terminal controller._rn17_next_state)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L4_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(Terminal controller._rn19_next_state)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MEM_STORE)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.state_counter),(IntConst 256)) True:(Terminal controller._rn21_next_state) False:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 10)) True:(Terminal controller._rn23_next_state))) False:(Branch Cond:(IntConst 1) True:(Terminal controller._rn26_next_state)))))))))))