# UVM-SV-PROJECT
In this I will make each basic verilog design and its testbench
