circuit ct_lsu_pfu_gpfb_tmp :
  extmodule gated_clk_cell :
    input clk_in : Clock
    input global_en : UInt<1>
    input module_en : UInt<1>
    input local_en : UInt<1>
    input external_en : UInt<1>
    input pad_yy_icg_scan_en : UInt<1>
    output clk_out : Clock
    defname = gated_clk_cell

  extmodule gated_clk_cell_1 :
    input clk_in : Clock
    input global_en : UInt<1>
    input module_en : UInt<1>
    input local_en : UInt<1>
    input external_en : UInt<1>
    input pad_yy_icg_scan_en : UInt<1>
    output clk_out : Clock
    defname = gated_clk_cell

  extmodule gated_clk_cell_2 :
    input clk_in : Clock
    input global_en : UInt<1>
    input module_en : UInt<1>
    input local_en : UInt<1>
    input external_en : UInt<1>
    input pad_yy_icg_scan_en : UInt<1>
    output clk_out : Clock
    defname = gated_clk_cell

  module ct_lsu_pfu_pfb_tsm_tmp :
    output io : { flip cp0_lsu_icg_en : UInt<1>, flip cp0_yy_clk_en : UInt<1>, flip cp0_yy_priv_mode : UInt<2>, flip cpurst_b : AsyncReset, flip entry_act_vld : UInt<1>, flip entry_biu_pe_req_grnt : UInt<1>, flip entry_clk : Clock, flip entry_create_dp_vld : UInt<1>, flip entry_create_vld : UInt<1>, flip entry_from_lfb_dcache_hit : UInt<1>, flip entry_from_lfb_dcache_miss : UInt<1>, flip entry_l1_biu_pe_req_set : UInt<1>, flip entry_l1_mmu_pe_req_set : UInt<1>, flip entry_l2_biu_pe_req_set : UInt<1>, flip entry_l2_mmu_pe_req_set : UInt<1>, flip entry_mmu_pe_req_grnt : UInt<1>, flip entry_pf_inst_vld : UInt<1>, flip entry_pop_vld : UInt<1>, flip entry_reinit_vld : UInt<1>, flip entry_stride : UInt<11>, flip entry_stride_neg : UInt<1>, flip forever_cpuclk : Clock, flip pad_yy_icg_scan_en : UInt<1>, flip pipe_va : UInt<40>, entry_biu_pe_req : UInt<1>, entry_biu_pe_req_src : UInt<2>, entry_dcache_hit_pop_req : UInt<1>, entry_inst_new_va : UInt<40>, entry_mmu_pe_req : UInt<1>, entry_mmu_pe_req_src : UInt<2>, entry_priv_mode : UInt<2>, entry_tsm_is_judge : UInt<1>, entry_vld : UInt<1>}

    wire wire : { entry_biu_pe_req_set : UInt<1>, entry_biu_pe_req_set_src : UInt<2>, entry_inst_new_va_cross_4k : UInt<1>, entry_mmu_pe_req_set : UInt<1>, entry_mmu_pe_req_set_src : UInt<2>, entry_pf_inst_vld_clk : Clock, entry_pf_inst_vld_clk_en : UInt<1>, entry_pipe_va_add_stride : UInt<40>, entry_stride_ext : UInt<40>, entry_sum_4k : UInt<13>} @[tsm.scala 16:18]
    node _wire_entry_pf_inst_vld_clk_en_T = and(io.entry_vld, io.entry_pf_inst_vld) @[tsm.scala 26:49]
    wire.entry_pf_inst_vld_clk_en <= _wire_entry_pf_inst_vld_clk_en_T @[tsm.scala 26:33]
    inst gated_clk_cell of gated_clk_cell_2 @[tsm.scala 28:29]
    gated_clk_cell.clk_out is invalid
    gated_clk_cell.pad_yy_icg_scan_en is invalid
    gated_clk_cell.external_en is invalid
    gated_clk_cell.local_en is invalid
    gated_clk_cell.module_en is invalid
    gated_clk_cell.global_en is invalid
    gated_clk_cell.clk_in is invalid
    gated_clk_cell.clk_in <= io.forever_cpuclk @[tsm.scala 29:24]
    wire.entry_pf_inst_vld_clk <= gated_clk_cell.clk_out @[tsm.scala 30:30]
    gated_clk_cell.external_en <= UInt<1>("h0") @[tsm.scala 31:29]
    gated_clk_cell.global_en <= io.cp0_yy_clk_en @[tsm.scala 32:27]
    gated_clk_cell.local_en <= wire.entry_pf_inst_vld_clk_en @[tsm.scala 33:26]
    gated_clk_cell.module_en <= io.cp0_lsu_icg_en @[tsm.scala 34:27]
    gated_clk_cell.pad_yy_icg_scan_en <= io.pad_yy_icg_scan_en @[tsm.scala 35:36]
    node _T = asUInt(io.cpurst_b) @[tsm.scala 39:49]
    node _T_1 = eq(_T, UInt<1>("h0")) @[tsm.scala 39:36]
    node _T_2 = asAsyncReset(_T_1) @[tsm.scala 39:57]
    reg state : UInt<2>, io.entry_clk with :
      reset => (_T_2, UInt<1>("h0")) @[tsm.scala 40:24]
    when io.entry_pop_vld : @[tsm.scala 42:28]
      node _state_T = asUInt(UInt<1>("h0")) @[tsm.scala 43:26]
      state <= _state_T @[tsm.scala 43:13]
    else :
      node _state_T_1 = asUInt(UInt<1>("h0")) @[tsm.scala 45:26]
      state <= _state_T_1 @[tsm.scala 45:13]
      node _T_3 = asUInt(UInt<1>("h0")) @[tsm.scala 46:21]
      node _T_4 = eq(_T_3, state) @[tsm.scala 46:21]
      when _T_4 : @[tsm.scala 46:21]
        when io.entry_create_vld : @[tsm.scala 48:37]
          node _state_T_2 = asUInt(UInt<2>("h2")) @[tsm.scala 49:44]
          state <= _state_T_2 @[tsm.scala 49:19]
        else :
          node _state_T_3 = asUInt(UInt<1>("h0")) @[tsm.scala 51:32]
          state <= _state_T_3 @[tsm.scala 51:19]
      else :
        node _T_5 = asUInt(UInt<2>("h2")) @[tsm.scala 46:21]
        node _T_6 = eq(_T_5, state) @[tsm.scala 46:21]
        when _T_6 : @[tsm.scala 46:21]
          node _T_7 = eq(wire.entry_inst_new_va_cross_4k, UInt<1>("h0")) @[tsm.scala 55:36]
          node _T_8 = and(io.entry_act_vld, _T_7) @[tsm.scala 55:33]
          node _T_9 = eq(io.entry_reinit_vld, UInt<1>("h0")) @[tsm.scala 55:72]
          node _T_10 = and(_T_8, _T_9) @[tsm.scala 55:69]
          when _T_10 : @[tsm.scala 55:94]
            node _state_T_4 = asUInt(UInt<2>("h3")) @[tsm.scala 56:33]
            state <= _state_T_4 @[tsm.scala 56:19]
          else :
            node _state_T_5 = asUInt(UInt<2>("h2")) @[tsm.scala 58:44]
            state <= _state_T_5 @[tsm.scala 58:19]
        else :
          node _T_11 = asUInt(UInt<2>("h3")) @[tsm.scala 46:21]
          node _T_12 = eq(_T_11, state) @[tsm.scala 46:21]
          when _T_12 : @[tsm.scala 46:21]
            when io.entry_reinit_vld : @[tsm.scala 62:37]
              node _state_T_6 = asUInt(UInt<2>("h2")) @[tsm.scala 63:44]
              state <= _state_T_6 @[tsm.scala 63:19]
            else :
              node _state_T_7 = asUInt(UInt<2>("h3")) @[tsm.scala 65:33]
              state <= _state_T_7 @[tsm.scala 65:19]
    node _io_entry_vld_T = bits(state, 1, 1) @[tsm.scala 73:33]
    io.entry_vld <= _io_entry_vld_T @[tsm.scala 73:18]
    node _io_entry_tsm_is_judge_T = asUInt(UInt<2>("h3")) @[tsm.scala 74:58]
    node _io_entry_tsm_is_judge_T_1 = eq(state, _io_entry_tsm_is_judge_T) @[tsm.scala 74:43]
    io.entry_tsm_is_judge <= _io_entry_tsm_is_judge_T_1 @[tsm.scala 74:27]
    node _T_13 = asUInt(io.cpurst_b) @[tsm.scala 79:62]
    node _T_14 = eq(_T_13, UInt<1>("h0")) @[tsm.scala 79:49]
    node _T_15 = asAsyncReset(_T_14) @[tsm.scala 79:70]
    reg entry_inst_new_va : UInt<40>, wire.entry_pf_inst_vld_clk with :
      reset => (_T_15, UInt<40>("h0")) @[tsm.scala 80:36]
    reg entry_priv_mode : UInt<2>, wire.entry_pf_inst_vld_clk with :
      reset => (_T_15, UInt<2>("h0")) @[tsm.scala 81:34]
    when io.entry_pf_inst_vld : @[tsm.scala 82:31]
      node _entry_inst_new_va_T = mux(UInt<1>("h0"), UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 74:12]
      node _entry_inst_new_va_T_1 = bits(wire.entry_pipe_va_add_stride, 31, 0) @[tsm.scala 83:114]
      node _entry_inst_new_va_T_2 = cat(_entry_inst_new_va_T, _entry_inst_new_va_T_1) @[tsm.scala 83:82]
      entry_inst_new_va <= _entry_inst_new_va_T_2 @[tsm.scala 83:25]
      node _entry_priv_mode_T = bits(io.cp0_yy_priv_mode, 1, 0) @[tsm.scala 84:45]
      entry_priv_mode <= _entry_priv_mode_T @[tsm.scala 84:23]
    io.entry_inst_new_va <= entry_inst_new_va @[tsm.scala 86:26]
    io.entry_priv_mode <= entry_priv_mode @[tsm.scala 87:24]
    node _T_16 = asUInt(io.cpurst_b) @[tsm.scala 93:48]
    node _T_17 = eq(_T_16, UInt<1>("h0")) @[tsm.scala 93:35]
    node _T_18 = asAsyncReset(_T_17) @[tsm.scala 93:56]
    reg entry_already_dcache_hit : UInt<1>, io.entry_clk with :
      reset => (_T_18, UInt<1>("h0")) @[tsm.scala 94:43]
    node _T_19 = or(io.entry_create_dp_vld, io.entry_from_lfb_dcache_miss) @[tsm.scala 95:33]
    when _T_19 : @[tsm.scala 95:66]
      entry_already_dcache_hit <= UInt<1>("h0") @[tsm.scala 96:32]
    else :
      when io.entry_from_lfb_dcache_hit : @[tsm.scala 97:45]
        entry_already_dcache_hit <= UInt<1>("h1") @[tsm.scala 98:32]
    node _io_entry_dcache_hit_pop_req_T = bits(entry_already_dcache_hit, 0, 0) @[tsm.scala 100:61]
    node _io_entry_dcache_hit_pop_req_T_1 = and(_io_entry_dcache_hit_pop_req_T, io.entry_from_lfb_dcache_hit) @[tsm.scala 100:68]
    io.entry_dcache_hit_pop_req <= _io_entry_dcache_hit_pop_req_T_1 @[tsm.scala 100:33]
    node _T_20 = asUInt(io.cpurst_b) @[tsm.scala 105:48]
    node _T_21 = eq(_T_20, UInt<1>("h0")) @[tsm.scala 105:35]
    node _T_22 = asAsyncReset(_T_21) @[tsm.scala 105:56]
    reg entry_biu_pe_req : UInt<1>, io.entry_clk with :
      reset => (_T_22, UInt<1>("h0")) @[tsm.scala 106:35]
    reg entry_biu_pe_req_src : UInt<2>, io.entry_clk with :
      reset => (_T_22, UInt<2>("h0")) @[tsm.scala 107:39]
    node _T_23 = or(io.entry_pop_vld, io.entry_biu_pe_req_grnt) @[tsm.scala 108:27]
    when _T_23 : @[tsm.scala 108:55]
      entry_biu_pe_req <= UInt<1>("h0") @[tsm.scala 109:24]
      entry_biu_pe_req_src <= UInt<2>("h0") @[tsm.scala 110:28]
    else :
      node _T_24 = bits(wire.entry_biu_pe_req_set, 0, 0) @[tsm.scala 111:42]
      when _T_24 : @[tsm.scala 111:49]
        entry_biu_pe_req <= UInt<1>("h1") @[tsm.scala 112:24]
        node _entry_biu_pe_req_src_T = or(entry_biu_pe_req_src, wire.entry_biu_pe_req_set_src) @[tsm.scala 113:52]
        entry_biu_pe_req_src <= _entry_biu_pe_req_src_T @[tsm.scala 113:28]
    io.entry_biu_pe_req <= entry_biu_pe_req @[tsm.scala 115:25]
    io.entry_biu_pe_req_src <= entry_biu_pe_req_src @[tsm.scala 116:29]
    node _T_25 = asUInt(io.cpurst_b) @[tsm.scala 120:48]
    node _T_26 = eq(_T_25, UInt<1>("h0")) @[tsm.scala 120:35]
    node _T_27 = asAsyncReset(_T_26) @[tsm.scala 120:56]
    reg entry_mmu_pe_req : UInt<1>, io.entry_clk with :
      reset => (_T_27, UInt<1>("h0")) @[tsm.scala 121:35]
    reg entry_mmu_pe_req_src : UInt<2>, io.entry_clk with :
      reset => (_T_27, UInt<2>("h0")) @[tsm.scala 122:39]
    node _T_28 = or(io.entry_pop_vld, io.entry_mmu_pe_req_grnt) @[tsm.scala 123:27]
    when _T_28 : @[tsm.scala 123:55]
      entry_mmu_pe_req <= UInt<1>("h0") @[tsm.scala 124:24]
      entry_mmu_pe_req_src <= UInt<2>("h0") @[tsm.scala 125:28]
    else :
      node _T_29 = bits(wire.entry_mmu_pe_req_set, 0, 0) @[tsm.scala 126:42]
      when _T_29 : @[tsm.scala 126:49]
        entry_mmu_pe_req <= UInt<1>("h1") @[tsm.scala 127:24]
        node _entry_mmu_pe_req_src_T = or(entry_mmu_pe_req_src, wire.entry_mmu_pe_req_set_src) @[tsm.scala 128:52]
        entry_mmu_pe_req_src <= _entry_mmu_pe_req_src_T @[tsm.scala 128:28]
    io.entry_mmu_pe_req <= entry_mmu_pe_req @[tsm.scala 130:25]
    io.entry_mmu_pe_req_src <= entry_mmu_pe_req_src @[tsm.scala 131:29]
    node _wire_entry_stride_ext_T = bits(io.entry_stride_neg, 0, 0) @[Bitwise.scala 74:15]
    node _wire_entry_stride_ext_T_1 = mux(_wire_entry_stride_ext_T, UInt<21>("h1fffff"), UInt<21>("h0")) @[Bitwise.scala 74:12]
    node _wire_entry_stride_ext_T_2 = cat(UInt<8>("h0"), _wire_entry_stride_ext_T_1) @[tsm.scala 134:82]
    node _wire_entry_stride_ext_T_3 = bits(io.entry_stride, 10, 0) @[tsm.scala 134:142]
    node _wire_entry_stride_ext_T_4 = cat(_wire_entry_stride_ext_T_2, _wire_entry_stride_ext_T_3) @[tsm.scala 134:124]
    wire.entry_stride_ext <= _wire_entry_stride_ext_T_4 @[tsm.scala 134:25]
    node _wire_entry_pipe_va_add_stride_T = bits(io.pipe_va, 31, 0) @[tsm.scala 137:111]
    node _wire_entry_pipe_va_add_stride_T_1 = cat(UInt<8>("h0"), _wire_entry_pipe_va_add_stride_T) @[tsm.scala 137:98]
    node _wire_entry_pipe_va_add_stride_T_2 = bits(wire.entry_stride_ext, 31, 0) @[tsm.scala 137:150]
    node _wire_entry_pipe_va_add_stride_T_3 = add(_wire_entry_pipe_va_add_stride_T_1, _wire_entry_pipe_va_add_stride_T_2) @[tsm.scala 137:127]
    node _wire_entry_pipe_va_add_stride_T_4 = tail(_wire_entry_pipe_va_add_stride_T_3, 1) @[tsm.scala 137:127]
    wire.entry_pipe_va_add_stride <= _wire_entry_pipe_va_add_stride_T_4 @[tsm.scala 137:34]
    node _wire_entry_sum_4k_T = bits(io.pipe_va, 11, 0) @[tsm.scala 139:35]
    node _wire_entry_sum_4k_T_1 = bits(wire.entry_stride_ext, 12, 0) @[tsm.scala 139:65]
    node _wire_entry_sum_4k_T_2 = add(_wire_entry_sum_4k_T, _wire_entry_sum_4k_T_1) @[tsm.scala 139:42]
    node _wire_entry_sum_4k_T_3 = tail(_wire_entry_sum_4k_T_2, 1) @[tsm.scala 139:42]
    wire.entry_sum_4k <= _wire_entry_sum_4k_T_3 @[tsm.scala 139:21]
    node _wire_entry_inst_new_va_cross_4k_T = bits(wire.entry_sum_4k, 12, 12) @[tsm.scala 141:57]
    wire.entry_inst_new_va_cross_4k <= _wire_entry_inst_new_va_cross_4k_T @[tsm.scala 141:37]
    node _wire_entry_biu_pe_req_set_T = bits(io.entry_l2_biu_pe_req_set, 0, 0) @[tsm.scala 146:59]
    node _wire_entry_biu_pe_req_set_T_1 = bits(io.entry_l1_biu_pe_req_set, 0, 0) @[tsm.scala 146:97]
    node _wire_entry_biu_pe_req_set_T_2 = or(_wire_entry_biu_pe_req_set_T, _wire_entry_biu_pe_req_set_T_1) @[tsm.scala 146:66]
    wire.entry_biu_pe_req_set <= _wire_entry_biu_pe_req_set_T_2 @[tsm.scala 146:29]
    node _wire_entry_biu_pe_req_set_src_T = cat(io.entry_l2_biu_pe_req_set, io.entry_l1_biu_pe_req_set) @[tsm.scala 147:64]
    wire.entry_biu_pe_req_set_src <= _wire_entry_biu_pe_req_set_src_T @[tsm.scala 147:34]
    node _wire_entry_mmu_pe_req_set_T = bits(io.entry_l2_mmu_pe_req_set, 0, 0) @[tsm.scala 151:59]
    node _wire_entry_mmu_pe_req_set_T_1 = bits(io.entry_l1_mmu_pe_req_set, 0, 0) @[tsm.scala 151:97]
    node _wire_entry_mmu_pe_req_set_T_2 = or(_wire_entry_mmu_pe_req_set_T, _wire_entry_mmu_pe_req_set_T_1) @[tsm.scala 151:66]
    wire.entry_mmu_pe_req_set <= _wire_entry_mmu_pe_req_set_T_2 @[tsm.scala 151:29]
    node _wire_entry_mmu_pe_req_set_src_T = cat(io.entry_l2_mmu_pe_req_set, io.entry_l1_mmu_pe_req_set) @[tsm.scala 152:64]
    wire.entry_mmu_pe_req_set_src <= _wire_entry_mmu_pe_req_set_src_T @[tsm.scala 152:34]

  extmodule gated_clk_cell_3 :
    input clk_in : Clock
    input global_en : UInt<1>
    input module_en : UInt<1>
    input local_en : UInt<1>
    input external_en : UInt<1>
    input pad_yy_icg_scan_en : UInt<1>
    output clk_out : Clock
    defname = gated_clk_cell

  extmodule gated_clk_cell_4 :
    input clk_in : Clock
    input global_en : UInt<1>
    input module_en : UInt<1>
    input local_en : UInt<1>
    input external_en : UInt<1>
    input pad_yy_icg_scan_en : UInt<1>
    output clk_out : Clock
    defname = gated_clk_cell

  module ct_lsu_pfu_pfb_l1sm_tmp :
    output io : { flip cp0_lsu_icg_en : UInt<1>, flip cp0_lsu_pfu_mmu_dis : UInt<1>, flip cp0_yy_clk_en : UInt<1>, flip cpurst_b : AsyncReset, flip entry_biu_pe_req : UInt<1>, flip entry_biu_pe_req_grnt : UInt<1>, flip entry_biu_pe_req_src : UInt<2>, flip entry_clk : Clock, flip entry_create_dp_vld : UInt<1>, flip entry_inst_new_va : UInt<40>, flip entry_l1_dist_strideh : UInt<40>, flip entry_mmu_pe_req : UInt<1>, flip entry_mmu_pe_req_grnt : UInt<1>, flip entry_mmu_pe_req_src : UInt<2>, flip entry_pf_inst_vld : UInt<1>, flip entry_pop_vld : UInt<1>, flip entry_reinit_vld : UInt<1>, flip entry_stride_neg : UInt<1>, flip entry_strideh : UInt<40>, flip entry_tsm_is_judge : UInt<1>, flip forever_cpuclk : Clock, flip ld_da_page_sec_ff : UInt<1>, flip ld_da_page_share_ff : UInt<1>, flip ld_da_ppn_ff : UInt<28>, flip pad_yy_icg_scan_en : UInt<1>, flip pfu_biu_pe_req_sel_l1 : UInt<1>, flip pfu_dcache_pref_en : UInt<1>, flip pfu_get_page_sec : UInt<1>, flip pfu_get_page_share : UInt<1>, flip pfu_get_ppn : UInt<28>, flip pfu_get_ppn_err : UInt<1>, flip pfu_get_ppn_vld : UInt<1>, flip pfu_mmu_pe_req_sel_l1 : UInt<1>, entry_l1_biu_pe_req_set : UInt<1>, entry_l1_cmp_va_vld : UInt<1>, entry_l1_mmu_pe_req_set : UInt<1>, entry_l1_page_sec : UInt<1>, entry_l1_page_share : UInt<1>, entry_l1_pf_addr : UInt<40>, entry_l1_pf_va_sub_inst_new_va : UInt<40>, entry_l1_vpn : UInt<28>, entry_l1sm_reinit_req : UInt<1>, entry_l1sm_va_can_cmp : UInt<1>, entry_l1_pf_va : UInt<40>}

    wire wire : { entry_in_l1_pf_region_set : UInt<1>, entry_inst_new_va_surpass_l1_pf_va_set : UInt<1>, entry_l1_biu_pe_req : UInt<1>, entry_l1_biu_pe_req_grnt : UInt<1>, entry_l1_mmu_pe_req : UInt<1>, entry_l1_mmu_pe_req_grnt : UInt<1>, entry_l1_pf_addr_init_vld : UInt<1>, entry_l1_pf_ppn_clk : Clock, entry_l1_pf_ppn_clk_en : UInt<1>, entry_l1_pf_ppn_up_vld : UInt<1>, entry_l1_pf_va_add_gateclk_en : UInt<1>, entry_l1_pf_va_add_strideh : UInt<40>, entry_l1_pf_va_add_vld : UInt<1>, entry_l1_pf_va_clk : Clock, entry_l1_pf_va_clk_en : UInt<1>, entry_l1_pf_va_cross_4k : UInt<1>, entry_l1_pf_va_eq_inst_new_va : UInt<1>, entry_l1_pf_va_sum_4k : UInt<13>, entry_l1sm_diff_sub_dist_strideh : UInt<40>} @[l1sm.scala 34:18]
    node _wire_entry_l1_pf_va_clk_en_T = or(wire.entry_l1_pf_addr_init_vld, wire.entry_l1_pf_va_add_gateclk_en) @[l1sm.scala 55:64]
    wire.entry_l1_pf_va_clk_en <= _wire_entry_l1_pf_va_clk_en_T @[l1sm.scala 55:30]
    node _wire_entry_l1_pf_ppn_clk_en_T = and(wire.entry_l1_pf_addr_init_vld, io.pfu_dcache_pref_en) @[l1sm.scala 57:65]
    node _wire_entry_l1_pf_ppn_clk_en_T_1 = or(_wire_entry_l1_pf_ppn_clk_en_T, wire.entry_l1_pf_ppn_up_vld) @[l1sm.scala 57:90]
    wire.entry_l1_pf_ppn_clk_en <= _wire_entry_l1_pf_ppn_clk_en_T_1 @[l1sm.scala 57:31]
    inst gated_clk_cell of gated_clk_cell_3 @[l1sm.scala 59:50]
    gated_clk_cell.clk_out is invalid
    gated_clk_cell.pad_yy_icg_scan_en is invalid
    gated_clk_cell.external_en is invalid
    gated_clk_cell.local_en is invalid
    gated_clk_cell.module_en is invalid
    gated_clk_cell.global_en is invalid
    gated_clk_cell.clk_in is invalid
    inst gated_clk_cell_1 of gated_clk_cell_4 @[l1sm.scala 59:50]
    gated_clk_cell_1.clk_out is invalid
    gated_clk_cell_1.pad_yy_icg_scan_en is invalid
    gated_clk_cell_1.external_en is invalid
    gated_clk_cell_1.local_en is invalid
    gated_clk_cell_1.module_en is invalid
    gated_clk_cell_1.global_en is invalid
    gated_clk_cell_1.clk_in is invalid
    wire gated_clk_inst : { flip clk_in : Clock, flip global_en : UInt<1>, flip module_en : UInt<1>, flip local_en : UInt<1>, flip external_en : UInt<1>, flip pad_yy_icg_scan_en : UInt<1>, clk_out : Clock}[2] @[l1sm.scala 59:31]
    gated_clk_inst[0].clk_out <= gated_clk_cell.clk_out @[l1sm.scala 59:31]
    gated_clk_cell.pad_yy_icg_scan_en <= gated_clk_inst[0].pad_yy_icg_scan_en @[l1sm.scala 59:31]
    gated_clk_cell.external_en <= gated_clk_inst[0].external_en @[l1sm.scala 59:31]
    gated_clk_cell.local_en <= gated_clk_inst[0].local_en @[l1sm.scala 59:31]
    gated_clk_cell.module_en <= gated_clk_inst[0].module_en @[l1sm.scala 59:31]
    gated_clk_cell.global_en <= gated_clk_inst[0].global_en @[l1sm.scala 59:31]
    gated_clk_cell.clk_in <= gated_clk_inst[0].clk_in @[l1sm.scala 59:31]
    gated_clk_inst[1].clk_out <= gated_clk_cell_1.clk_out @[l1sm.scala 59:31]
    gated_clk_cell_1.pad_yy_icg_scan_en <= gated_clk_inst[1].pad_yy_icg_scan_en @[l1sm.scala 59:31]
    gated_clk_cell_1.external_en <= gated_clk_inst[1].external_en @[l1sm.scala 59:31]
    gated_clk_cell_1.local_en <= gated_clk_inst[1].local_en @[l1sm.scala 59:31]
    gated_clk_cell_1.module_en <= gated_clk_inst[1].module_en @[l1sm.scala 59:31]
    gated_clk_cell_1.global_en <= gated_clk_inst[1].global_en @[l1sm.scala 59:31]
    gated_clk_cell_1.clk_in <= gated_clk_inst[1].clk_in @[l1sm.scala 59:31]
    gated_clk_inst[0].clk_in <= io.forever_cpuclk @[l1sm.scala 61:30]
    gated_clk_inst[0].external_en <= UInt<1>("h0") @[l1sm.scala 62:35]
    gated_clk_inst[0].global_en <= io.cp0_yy_clk_en @[l1sm.scala 63:33]
    gated_clk_inst[0].module_en <= io.cp0_lsu_icg_en @[l1sm.scala 65:33]
    gated_clk_inst[0].pad_yy_icg_scan_en <= io.pad_yy_icg_scan_en @[l1sm.scala 66:42]
    wire.entry_l1_pf_va_clk <= gated_clk_inst[0].clk_out @[l1sm.scala 68:31]
    gated_clk_inst[0].local_en <= wire.entry_l1_pf_va_clk_en @[l1sm.scala 69:36]
    gated_clk_inst[1].clk_in <= io.forever_cpuclk @[l1sm.scala 61:30]
    gated_clk_inst[1].external_en <= UInt<1>("h0") @[l1sm.scala 62:35]
    gated_clk_inst[1].global_en <= io.cp0_yy_clk_en @[l1sm.scala 63:33]
    gated_clk_inst[1].module_en <= io.cp0_lsu_icg_en @[l1sm.scala 65:33]
    gated_clk_inst[1].pad_yy_icg_scan_en <= io.pad_yy_icg_scan_en @[l1sm.scala 66:42]
    wire.entry_l1_pf_ppn_clk <= gated_clk_inst[1].clk_out @[l1sm.scala 71:32]
    gated_clk_inst[1].local_en <= wire.entry_l1_pf_ppn_clk_en @[l1sm.scala 72:34]
    node _T = asUInt(io.cpurst_b) @[l1sm.scala 80:59]
    node _T_1 = eq(_T, UInt<1>("h0")) @[l1sm.scala 80:46]
    node _T_2 = asAsyncReset(_T_1) @[l1sm.scala 80:67]
    reg entry_l1_pf_va : UInt<40>, wire.entry_l1_pf_va_clk with :
      reset => (UInt<1>("h0"), entry_l1_pf_va) @[l1sm.scala 81:29]
    node _T_3 = asUInt(io.cpurst_b) @[l1sm.scala 82:23]
    node _T_4 = eq(_T_3, UInt<1>("h0")) @[l1sm.scala 82:10]
    when _T_4 : @[l1sm.scala 82:31]
      node _entry_l1_pf_va_T = bits(entry_l1_pf_va, 39, 32) @[l1sm.scala 83:39]
      node _entry_l1_pf_va_T_1 = mux(UInt<1>("h0"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
      node _entry_l1_pf_va_T_2 = cat(_entry_l1_pf_va_T, _entry_l1_pf_va_T_1) @[l1sm.scala 83:79]
      entry_l1_pf_va <= _entry_l1_pf_va_T_2 @[l1sm.scala 83:22]
    else :
      when wire.entry_l1_pf_addr_init_vld : @[l1sm.scala 84:48]
        node _entry_l1_pf_va_T_3 = bits(entry_l1_pf_va, 39, 32) @[l1sm.scala 85:39]
        node _entry_l1_pf_va_T_4 = bits(io.entry_inst_new_va, 31, 0) @[l1sm.scala 85:102]
        node _entry_l1_pf_va_T_5 = cat(_entry_l1_pf_va_T_3, _entry_l1_pf_va_T_4) @[l1sm.scala 85:79]
        entry_l1_pf_va <= _entry_l1_pf_va_T_5 @[l1sm.scala 85:22]
      else :
        when wire.entry_l1_pf_va_add_vld : @[l1sm.scala 86:45]
          node _entry_l1_pf_va_T_6 = bits(entry_l1_pf_va, 39, 32) @[l1sm.scala 87:39]
          node _entry_l1_pf_va_T_7 = bits(wire.entry_l1_pf_va_add_strideh, 31, 0) @[l1sm.scala 87:113]
          node _entry_l1_pf_va_T_8 = cat(_entry_l1_pf_va_T_6, _entry_l1_pf_va_T_7) @[l1sm.scala 87:79]
          entry_l1_pf_va <= _entry_l1_pf_va_T_8 @[l1sm.scala 87:22]
    io.entry_l1_pf_va <= entry_l1_pf_va @[l1sm.scala 90:29]
    node _io_entry_l1_vpn_T = mux(UInt<1>("h0"), UInt<7>("h7f"), UInt<7>("h0")) @[Bitwise.scala 74:12]
    node _io_entry_l1_vpn_T_1 = bits(entry_l1_pf_va, 31, 12) @[l1sm.scala 94:109]
    node _io_entry_l1_vpn_T_2 = cat(_io_entry_l1_vpn_T, _io_entry_l1_vpn_T_1) @[l1sm.scala 94:92]
    io.entry_l1_vpn <= _io_entry_l1_vpn_T_2 @[l1sm.scala 94:21]
    node _T_5 = asUInt(io.cpurst_b) @[l1sm.scala 100:60]
    node _T_6 = eq(_T_5, UInt<1>("h0")) @[l1sm.scala 100:47]
    node _T_7 = asAsyncReset(_T_6) @[l1sm.scala 100:68]
    reg entry_l1_pf_ppn : UInt<28>, wire.entry_l1_pf_ppn_clk with :
      reset => (UInt<1>("h0"), entry_l1_pf_ppn) @[l1sm.scala 101:30]
    reg entry_l1_page_sec : UInt<1>, wire.entry_l1_pf_ppn_clk with :
      reset => (UInt<1>("h0"), entry_l1_page_sec) @[l1sm.scala 102:32]
    reg entry_l1_page_share : UInt<1>, wire.entry_l1_pf_ppn_clk with :
      reset => (UInt<1>("h0"), entry_l1_page_share) @[l1sm.scala 103:34]
    node _T_8 = asUInt(io.cpurst_b) @[l1sm.scala 105:23]
    node _T_9 = eq(_T_8, UInt<1>("h0")) @[l1sm.scala 105:10]
    when _T_9 : @[l1sm.scala 105:30]
      node _entry_l1_pf_ppn_T = bits(entry_l1_pf_ppn, 27, 20) @[l1sm.scala 106:56]
      node _entry_l1_pf_ppn_T_1 = mux(UInt<1>("h0"), UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 74:12]
      node _entry_l1_pf_ppn_T_2 = cat(_entry_l1_pf_ppn_T, _entry_l1_pf_ppn_T_1) @[l1sm.scala 106:97]
      entry_l1_pf_ppn <= _entry_l1_pf_ppn_T_2 @[l1sm.scala 106:38]
      entry_l1_page_sec <= UInt<1>("h0") @[l1sm.scala 107:38]
      entry_l1_page_share <= UInt<1>("h0") @[l1sm.scala 108:38]
    else :
      node _T_10 = and(wire.entry_l1_pf_addr_init_vld, io.pfu_dcache_pref_en) @[l1sm.scala 109:47]
      when _T_10 : @[l1sm.scala 109:73]
        node _entry_l1_pf_ppn_T_3 = bits(entry_l1_pf_ppn, 27, 20) @[l1sm.scala 111:56]
        node _entry_l1_pf_ppn_T_4 = bits(io.ld_da_ppn_ff, 19, 0) @[l1sm.scala 111:115]
        node _entry_l1_pf_ppn_T_5 = cat(_entry_l1_pf_ppn_T_3, _entry_l1_pf_ppn_T_4) @[l1sm.scala 111:97]
        entry_l1_pf_ppn <= _entry_l1_pf_ppn_T_5 @[l1sm.scala 111:38]
        entry_l1_page_sec <= io.ld_da_page_sec_ff @[l1sm.scala 112:38]
        entry_l1_page_share <= io.ld_da_page_share_ff @[l1sm.scala 113:38]
      else :
        when wire.entry_l1_pf_ppn_up_vld : @[l1sm.scala 115:44]
          node _entry_l1_pf_ppn_T_6 = bits(entry_l1_pf_ppn, 27, 20) @[l1sm.scala 117:56]
          node _entry_l1_pf_ppn_T_7 = bits(io.pfu_get_ppn, 19, 0) @[l1sm.scala 117:114]
          node _entry_l1_pf_ppn_T_8 = cat(_entry_l1_pf_ppn_T_6, _entry_l1_pf_ppn_T_7) @[l1sm.scala 117:97]
          entry_l1_pf_ppn <= _entry_l1_pf_ppn_T_8 @[l1sm.scala 117:38]
          entry_l1_page_sec <= io.pfu_get_page_sec @[l1sm.scala 118:38]
          entry_l1_page_share <= io.pfu_get_page_share @[l1sm.scala 119:38]
    node _io_entry_l1_pf_addr_T = mux(UInt<1>("h0"), UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 74:12]
    node _io_entry_l1_pf_addr_T_1 = bits(entry_l1_pf_ppn, 19, 0) @[l1sm.scala 124:107]
    node _io_entry_l1_pf_addr_T_2 = cat(_io_entry_l1_pf_addr_T, _io_entry_l1_pf_addr_T_1) @[l1sm.scala 124:89]
    node _io_entry_l1_pf_addr_T_3 = bits(io.entry_l1_pf_va, 11, 0) @[l1sm.scala 124:147]
    node _io_entry_l1_pf_addr_T_4 = cat(_io_entry_l1_pf_addr_T_2, _io_entry_l1_pf_addr_T_3) @[l1sm.scala 124:123]
    io.entry_l1_pf_addr <= _io_entry_l1_pf_addr_T_4 @[l1sm.scala 124:28]
    io.entry_l1_page_sec <= entry_l1_page_sec @[l1sm.scala 129:26]
    io.entry_l1_page_share <= entry_l1_page_share @[l1sm.scala 130:28]
    node _T_11 = asUInt(io.cpurst_b) @[l1sm.scala 135:48]
    node _T_12 = eq(_T_11, UInt<1>("h0")) @[l1sm.scala 135:35]
    node _T_13 = asAsyncReset(_T_12) @[l1sm.scala 135:56]
    reg entry_l1_cmp_va_vld : UInt<1>, io.entry_clk with :
      reset => (_T_13, UInt<1>("h0")) @[l1sm.scala 136:38]
    node _T_14 = bits(io.entry_create_dp_vld, 0, 0) @[l1sm.scala 137:33]
    node _T_15 = bits(io.entry_reinit_vld, 0, 0) @[l1sm.scala 137:63]
    node _T_16 = or(_T_14, _T_15) @[l1sm.scala 137:40]
    when _T_16 : @[l1sm.scala 137:70]
      entry_l1_cmp_va_vld <= UInt<1>("h0") @[l1sm.scala 138:27]
    else :
      node _T_17 = and(io.entry_pf_inst_vld, io.entry_l1sm_va_can_cmp) @[l1sm.scala 139:68]
      node _T_18 = or(wire.entry_l1_pf_va_add_vld, _T_17) @[l1sm.scala 139:44]
      when _T_18 : @[l1sm.scala 139:96]
        entry_l1_cmp_va_vld <= UInt<1>("h1") @[l1sm.scala 140:27]
      else :
        entry_l1_cmp_va_vld <= UInt<1>("h0") @[l1sm.scala 142:27]
    io.entry_l1_cmp_va_vld <= entry_l1_cmp_va_vld @[l1sm.scala 144:28]
    wire entry_l1_state : UInt<3> @[l1sm.scala 162:36]
    node _T_19 = asUInt(io.entry_clk) @[l1sm.scala 163:34]
    node _T_20 = bits(_T_19, 0, 0) @[l1sm.scala 163:34]
    node _T_21 = asClock(_T_20) @[l1sm.scala 163:41]
    node _T_22 = asUInt(io.cpurst_b) @[l1sm.scala 163:64]
    node _T_23 = eq(_T_22, UInt<1>("h0")) @[l1sm.scala 163:51]
    node _T_24 = asAsyncReset(_T_23) @[l1sm.scala 163:72]
    reg state : UInt<3>, _T_21 with :
      reset => (_T_24, UInt<1>("h0")) @[l1sm.scala 164:24]
    node _T_25 = or(io.entry_pop_vld, io.entry_reinit_vld) @[l1sm.scala 167:25]
    node _T_26 = eq(io.pfu_dcache_pref_en, UInt<1>("h0")) @[l1sm.scala 167:51]
    node _T_27 = or(_T_25, _T_26) @[l1sm.scala 167:48]
    when _T_27 : @[l1sm.scala 167:75]
      node _state_T = asUInt(UInt<1>("h0")) @[l1sm.scala 168:35]
      state <= _state_T @[l1sm.scala 168:11]
    else :
      node _state_T_1 = asUInt(UInt<1>("h0")) @[l1sm.scala 170:35]
      state <= _state_T_1 @[l1sm.scala 170:11]
      node _T_28 = asUInt(UInt<1>("h0")) @[l1sm.scala 171:18]
      node _T_29 = eq(_T_28, state) @[l1sm.scala 171:18]
      when _T_29 : @[l1sm.scala 171:18]
        node _T_30 = and(wire.entry_l1_pf_addr_init_vld, io.pfu_dcache_pref_en) @[l1sm.scala 174:45]
        when _T_30 : @[l1sm.scala 174:70]
          node _state_T_2 = asUInt(UInt<1>("h1")) @[l1sm.scala 175:38]
          state <= _state_T_2 @[l1sm.scala 175:17]
        else :
          node _state_T_3 = asUInt(UInt<1>("h0")) @[l1sm.scala 177:41]
          state <= _state_T_3 @[l1sm.scala 177:17]
      else :
        node _T_31 = asUInt(UInt<1>("h1")) @[l1sm.scala 171:18]
        node _T_32 = eq(_T_31, state) @[l1sm.scala 171:18]
        when _T_32 : @[l1sm.scala 171:18]
          node _state_T_4 = asUInt(UInt<3>("h4")) @[l1sm.scala 181:33]
          state <= _state_T_4 @[l1sm.scala 181:15]
        else :
          node _T_33 = asUInt(UInt<3>("h4")) @[l1sm.scala 171:18]
          node _T_34 = eq(_T_33, state) @[l1sm.scala 171:18]
          when _T_34 : @[l1sm.scala 171:18]
            node _T_35 = bits(wire.entry_l1_pf_va_cross_4k, 0, 0) @[l1sm.scala 184:74]
            node _T_36 = and(wire.entry_l1_pf_va_add_vld, _T_35) @[l1sm.scala 184:42]
            node _T_37 = bits(io.cp0_lsu_pfu_mmu_dis, 0, 0) @[l1sm.scala 184:107]
            node _T_38 = and(_T_36, _T_37) @[l1sm.scala 184:81]
            when _T_38 : @[l1sm.scala 184:115]
              node _state_T_5 = asUInt(UInt<3>("h7")) @[l1sm.scala 185:33]
              state <= _state_T_5 @[l1sm.scala 185:17]
            else :
              node _T_39 = bits(wire.entry_l1_pf_va_cross_4k, 0, 0) @[l1sm.scala 186:80]
              node _T_40 = and(wire.entry_l1_pf_va_add_vld, _T_39) @[l1sm.scala 186:48]
              when _T_40 : @[l1sm.scala 186:87]
                node _state_T_6 = asUInt(UInt<3>("h5")) @[l1sm.scala 187:36]
                state <= _state_T_6 @[l1sm.scala 187:17]
              else :
                node _state_T_7 = asUInt(UInt<3>("h4")) @[l1sm.scala 189:35]
                state <= _state_T_7 @[l1sm.scala 189:17]
          else :
            node _T_41 = asUInt(UInt<3>("h5")) @[l1sm.scala 171:18]
            node _T_42 = eq(_T_41, state) @[l1sm.scala 171:18]
            when _T_42 : @[l1sm.scala 171:18]
              node _T_43 = bits(io.entry_l1_mmu_pe_req_set, 0, 0) @[l1sm.scala 193:41]
              when _T_43 : @[l1sm.scala 193:48]
                node _state_T_8 = asUInt(UInt<3>("h6")) @[l1sm.scala 194:37]
                state <= _state_T_8 @[l1sm.scala 194:17]
              else :
                node _state_T_9 = asUInt(UInt<3>("h5")) @[l1sm.scala 196:36]
                state <= _state_T_9 @[l1sm.scala 196:17]
            else :
              node _T_44 = asUInt(UInt<3>("h6")) @[l1sm.scala 171:18]
              node _T_45 = eq(_T_44, state) @[l1sm.scala 171:18]
              when _T_45 : @[l1sm.scala 171:18]
                node _T_46 = bits(io.pfu_get_ppn_err, 0, 0) @[l1sm.scala 200:56]
                node _T_47 = eq(_T_46, UInt<1>("h0")) @[l1sm.scala 200:36]
                node _T_48 = and(io.pfu_get_ppn_vld, _T_47) @[l1sm.scala 200:33]
                when _T_48 : @[l1sm.scala 200:64]
                  node _state_T_10 = asUInt(UInt<3>("h4")) @[l1sm.scala 201:35]
                  state <= _state_T_10 @[l1sm.scala 201:17]
                else :
                  node _T_49 = bits(io.pfu_get_ppn_err, 0, 0) @[l1sm.scala 202:61]
                  node _T_50 = and(io.pfu_get_ppn_vld, _T_49) @[l1sm.scala 202:39]
                  when _T_50 : @[l1sm.scala 202:69]
                    node _state_T_11 = asUInt(UInt<3>("h7")) @[l1sm.scala 203:33]
                    state <= _state_T_11 @[l1sm.scala 203:17]
                  else :
                    node _state_T_12 = asUInt(UInt<3>("h6")) @[l1sm.scala 205:37]
                    state <= _state_T_12 @[l1sm.scala 205:17]
              else :
                node _T_51 = asUInt(UInt<3>("h7")) @[l1sm.scala 171:18]
                node _T_52 = eq(_T_51, state) @[l1sm.scala 171:18]
                when _T_52 : @[l1sm.scala 171:18]
                  node _T_53 = bits(io.entry_reinit_vld, 0, 0) @[l1sm.scala 209:34]
                  when _T_53 : @[l1sm.scala 209:42]
                    node _state_T_13 = asUInt(UInt<1>("h0")) @[l1sm.scala 210:41]
                    state <= _state_T_13 @[l1sm.scala 210:17]
                  else :
                    node _state_T_14 = asUInt(UInt<3>("h7")) @[l1sm.scala 212:33]
                    state <= _state_T_14 @[l1sm.scala 212:17]
    entry_l1_state <= state @[l1sm.scala 217:20]
    node _T_54 = asUInt(io.cpurst_b) @[l1sm.scala 221:49]
    node _T_55 = eq(_T_54, UInt<1>("h0")) @[l1sm.scala 221:36]
    node _T_56 = asAsyncReset(_T_55) @[l1sm.scala 221:57]
    reg entry_in_l1_pf_region : UInt<1>, io.entry_clk with :
      reset => (_T_56, UInt<1>("h1")) @[l1sm.scala 222:40]
    reg entry_inst_new_va_surpass_l1_pf_va : UInt<1>, io.entry_clk with :
      reset => (_T_56, UInt<1>("h1")) @[l1sm.scala 223:53]
    node _T_57 = bits(io.entry_create_dp_vld, 0, 0) @[l1sm.scala 226:33]
    node _T_58 = bits(io.entry_reinit_vld, 0, 0) @[l1sm.scala 226:63]
    node _T_59 = or(_T_57, _T_58) @[l1sm.scala 226:40]
    when _T_59 : @[l1sm.scala 226:71]
      entry_in_l1_pf_region <= UInt<1>("h1") @[l1sm.scala 227:29]
      entry_inst_new_va_surpass_l1_pf_va <= UInt<1>("h0") @[l1sm.scala 228:42]
    else :
      node _T_60 = and(io.entry_l1_cmp_va_vld, io.entry_l1sm_va_can_cmp) @[l1sm.scala 229:39]
      when _T_60 : @[l1sm.scala 229:68]
        entry_inst_new_va_surpass_l1_pf_va <= wire.entry_inst_new_va_surpass_l1_pf_va_set @[l1sm.scala 230:42]
    node _io_entry_l1_biu_pe_req_set_T = asUInt(UInt<3>("h4")) @[l1sm.scala 232:78]
    node _io_entry_l1_biu_pe_req_set_T_1 = eq(entry_l1_state, _io_entry_l1_biu_pe_req_set_T) @[l1sm.scala 232:59]
    node _io_entry_l1_biu_pe_req_set_T_2 = bits(entry_in_l1_pf_region, 0, 0) @[l1sm.scala 232:112]
    node _io_entry_l1_biu_pe_req_set_T_3 = and(_io_entry_l1_biu_pe_req_set_T_1, _io_entry_l1_biu_pe_req_set_T_2) @[l1sm.scala 232:86]
    node _io_entry_l1_biu_pe_req_set_T_4 = eq(wire.entry_l1_biu_pe_req, UInt<1>("h0")) @[l1sm.scala 232:123]
    node _io_entry_l1_biu_pe_req_set_T_5 = and(_io_entry_l1_biu_pe_req_set_T_3, _io_entry_l1_biu_pe_req_set_T_4) @[l1sm.scala 232:119]
    io.entry_l1_biu_pe_req_set <= _io_entry_l1_biu_pe_req_set_T_5 @[l1sm.scala 232:33]
    node _io_entry_l1sm_reinit_req_T = bits(entry_inst_new_va_surpass_l1_pf_va, 0, 0) @[l1sm.scala 233:98]
    node _io_entry_l1sm_reinit_req_T_1 = and(io.entry_l1sm_va_can_cmp, _io_entry_l1sm_reinit_req_T) @[l1sm.scala 233:59]
    io.entry_l1sm_reinit_req <= _io_entry_l1sm_reinit_req_T_1 @[l1sm.scala 233:31]
    node _io_entry_l1sm_va_can_cmp_T = bits(entry_l1_state, 2, 2) @[l1sm.scala 237:52]
    io.entry_l1sm_va_can_cmp <= _io_entry_l1sm_va_can_cmp_T @[l1sm.scala 237:28]
    node _wire_entry_l1_pf_addr_init_vld_T = asUInt(UInt<1>("h0")) @[l1sm.scala 240:87]
    node _wire_entry_l1_pf_addr_init_vld_T_1 = eq(entry_l1_state, _wire_entry_l1_pf_addr_init_vld_T) @[l1sm.scala 240:62]
    node _wire_entry_l1_pf_addr_init_vld_T_2 = bits(io.entry_tsm_is_judge, 0, 0) @[l1sm.scala 240:120]
    node _wire_entry_l1_pf_addr_init_vld_T_3 = and(_wire_entry_l1_pf_addr_init_vld_T_1, _wire_entry_l1_pf_addr_init_vld_T_2) @[l1sm.scala 240:95]
    wire.entry_l1_pf_addr_init_vld <= _wire_entry_l1_pf_addr_init_vld_T_3 @[l1sm.scala 240:36]
    node _wire_entry_l1_pf_va_add_vld_T = asUInt(UInt<1>("h1")) @[l1sm.scala 248:81]
    node _wire_entry_l1_pf_va_add_vld_T_1 = eq(entry_l1_state, _wire_entry_l1_pf_va_add_vld_T) @[l1sm.scala 248:59]
    node _wire_entry_l1_pf_va_add_vld_T_2 = or(_wire_entry_l1_pf_va_add_vld_T_1, wire.entry_l1_biu_pe_req_grnt) @[l1sm.scala 248:89]
    wire.entry_l1_pf_va_add_vld <= _wire_entry_l1_pf_va_add_vld_T_2 @[l1sm.scala 248:33]
    node _wire_entry_l1_pf_va_add_gateclk_en_T = asUInt(UInt<1>("h1")) @[l1sm.scala 249:88]
    node _wire_entry_l1_pf_va_add_gateclk_en_T_1 = eq(entry_l1_state, _wire_entry_l1_pf_va_add_gateclk_en_T) @[l1sm.scala 249:66]
    node _wire_entry_l1_pf_va_add_gateclk_en_T_2 = or(_wire_entry_l1_pf_va_add_gateclk_en_T_1, io.entry_biu_pe_req_grnt) @[l1sm.scala 249:96]
    wire.entry_l1_pf_va_add_gateclk_en <= _wire_entry_l1_pf_va_add_gateclk_en_T_2 @[l1sm.scala 249:39]
    node _wire_entry_l1_pf_va_add_strideh_T = mux(UInt<1>("h0"), UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 74:12]
    node _wire_entry_l1_pf_va_add_strideh_T_1 = bits(io.entry_l1_pf_va, 31, 0) @[l1sm.scala 251:135]
    node _wire_entry_l1_pf_va_add_strideh_T_2 = bits(io.entry_strideh, 31, 0) @[l1sm.scala 251:168]
    node _wire_entry_l1_pf_va_add_strideh_T_3 = add(_wire_entry_l1_pf_va_add_strideh_T_1, _wire_entry_l1_pf_va_add_strideh_T_2) @[l1sm.scala 251:150]
    node _wire_entry_l1_pf_va_add_strideh_T_4 = tail(_wire_entry_l1_pf_va_add_strideh_T_3, 1) @[l1sm.scala 251:150]
    node _wire_entry_l1_pf_va_add_strideh_T_5 = cat(_wire_entry_l1_pf_va_add_strideh_T, _wire_entry_l1_pf_va_add_strideh_T_4) @[l1sm.scala 251:110]
    wire.entry_l1_pf_va_add_strideh <= _wire_entry_l1_pf_va_add_strideh_T_5 @[l1sm.scala 251:37]
    node _wire_entry_l1_pf_va_sum_4k_T = bits(io.entry_l1_pf_va, 11, 0) @[l1sm.scala 252:73]
    node _wire_entry_l1_pf_va_sum_4k_T_1 = cat(UInt<1>("h0"), _wire_entry_l1_pf_va_sum_4k_T) @[Cat.scala 31:58]
    node _wire_entry_l1_pf_va_sum_4k_T_2 = bits(io.entry_strideh, 12, 0) @[l1sm.scala 252:99]
    node _wire_entry_l1_pf_va_sum_4k_T_3 = add(_wire_entry_l1_pf_va_sum_4k_T_1, _wire_entry_l1_pf_va_sum_4k_T_2) @[l1sm.scala 252:81]
    node _wire_entry_l1_pf_va_sum_4k_T_4 = tail(_wire_entry_l1_pf_va_sum_4k_T_3, 1) @[l1sm.scala 252:81]
    wire.entry_l1_pf_va_sum_4k <= _wire_entry_l1_pf_va_sum_4k_T_4 @[l1sm.scala 252:33]
    node _wire_entry_l1_pf_va_cross_4k_T = bits(wire.entry_l1_pf_va_sum_4k, 12, 12) @[l1sm.scala 258:66]
    wire.entry_l1_pf_va_cross_4k <= _wire_entry_l1_pf_va_cross_4k_T @[l1sm.scala 258:37]
    node _wire_entry_l1_biu_pe_req_T = bits(io.entry_biu_pe_req_src, 0, 0) @[l1sm.scala 265:83]
    node _wire_entry_l1_biu_pe_req_T_1 = bits(_wire_entry_l1_biu_pe_req_T, 0, 0) @[l1sm.scala 265:91]
    node _wire_entry_l1_biu_pe_req_T_2 = and(io.entry_biu_pe_req, _wire_entry_l1_biu_pe_req_T_1) @[l1sm.scala 265:56]
    wire.entry_l1_biu_pe_req <= _wire_entry_l1_biu_pe_req_T_2 @[l1sm.scala 265:33]
    node _wire_entry_l1_biu_pe_req_grnt_T = and(io.pfu_biu_pe_req_sel_l1, io.entry_biu_pe_req_grnt) @[l1sm.scala 268:61]
    wire.entry_l1_biu_pe_req_grnt <= _wire_entry_l1_biu_pe_req_grnt_T @[l1sm.scala 268:33]
    node _wire_entry_l1_mmu_pe_req_T = bits(io.entry_mmu_pe_req_src, 0, 0) @[l1sm.scala 276:83]
    node _wire_entry_l1_mmu_pe_req_T_1 = bits(_wire_entry_l1_mmu_pe_req_T, 0, 0) @[l1sm.scala 276:91]
    node _wire_entry_l1_mmu_pe_req_T_2 = and(io.entry_mmu_pe_req, _wire_entry_l1_mmu_pe_req_T_1) @[l1sm.scala 276:56]
    wire.entry_l1_mmu_pe_req <= _wire_entry_l1_mmu_pe_req_T_2 @[l1sm.scala 276:33]
    node _io_entry_l1_mmu_pe_req_set_T = asUInt(UInt<3>("h5")) @[l1sm.scala 278:77]
    node _io_entry_l1_mmu_pe_req_set_T_1 = eq(entry_l1_state, _io_entry_l1_mmu_pe_req_set_T) @[l1sm.scala 278:57]
    node _io_entry_l1_mmu_pe_req_set_T_2 = eq(wire.entry_l1_mmu_pe_req, UInt<1>("h0")) @[l1sm.scala 278:90]
    node _io_entry_l1_mmu_pe_req_set_T_3 = and(_io_entry_l1_mmu_pe_req_set_T_1, _io_entry_l1_mmu_pe_req_set_T_2) @[l1sm.scala 278:86]
    io.entry_l1_mmu_pe_req_set <= _io_entry_l1_mmu_pe_req_set_T_3 @[l1sm.scala 278:31]
    node _wire_entry_l1_mmu_pe_req_grnt_T = and(io.entry_mmu_pe_req_grnt, io.pfu_mmu_pe_req_sel_l1) @[l1sm.scala 280:63]
    wire.entry_l1_mmu_pe_req_grnt <= _wire_entry_l1_mmu_pe_req_grnt_T @[l1sm.scala 280:35]
    node _wire_entry_l1_pf_ppn_up_vld_T = asUInt(UInt<3>("h6")) @[l1sm.scala 289:80]
    node _wire_entry_l1_pf_ppn_up_vld_T_1 = eq(entry_l1_state, _wire_entry_l1_pf_ppn_up_vld_T) @[l1sm.scala 289:59]
    node _wire_entry_l1_pf_ppn_up_vld_T_2 = and(_wire_entry_l1_pf_ppn_up_vld_T_1, io.pfu_get_ppn_vld) @[l1sm.scala 289:88]
    wire.entry_l1_pf_ppn_up_vld <= _wire_entry_l1_pf_ppn_up_vld_T_2 @[l1sm.scala 289:33]
    node _io_entry_l1_pf_va_sub_inst_new_va_T = mux(UInt<1>("h0"), UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 74:12]
    node _io_entry_l1_pf_va_sub_inst_new_va_T_1 = bits(io.entry_l1_pf_va, 31, 0) @[l1sm.scala 295:140]
    node _io_entry_l1_pf_va_sub_inst_new_va_T_2 = bits(io.entry_inst_new_va, 31, 0) @[l1sm.scala 295:177]
    node _io_entry_l1_pf_va_sub_inst_new_va_T_3 = sub(_io_entry_l1_pf_va_sub_inst_new_va_T_1, _io_entry_l1_pf_va_sub_inst_new_va_T_2) @[l1sm.scala 295:155]
    node _io_entry_l1_pf_va_sub_inst_new_va_T_4 = tail(_io_entry_l1_pf_va_sub_inst_new_va_T_3, 1) @[l1sm.scala 295:155]
    node _io_entry_l1_pf_va_sub_inst_new_va_T_5 = cat(_io_entry_l1_pf_va_sub_inst_new_va_T, _io_entry_l1_pf_va_sub_inst_new_va_T_4) @[l1sm.scala 295:115]
    io.entry_l1_pf_va_sub_inst_new_va <= _io_entry_l1_pf_va_sub_inst_new_va_T_5 @[l1sm.scala 295:40]
    node _wire_entry_l1sm_diff_sub_dist_strideh_T = mux(UInt<1>("h0"), UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 74:12]
    node _wire_entry_l1sm_diff_sub_dist_strideh_T_1 = bits(io.entry_l1_pf_va_sub_inst_new_va, 31, 0) @[l1sm.scala 300:159]
    node _wire_entry_l1sm_diff_sub_dist_strideh_T_2 = bits(io.entry_l1_dist_strideh, 31, 0) @[l1sm.scala 300:200]
    node _wire_entry_l1sm_diff_sub_dist_strideh_T_3 = sub(_wire_entry_l1sm_diff_sub_dist_strideh_T_1, _wire_entry_l1sm_diff_sub_dist_strideh_T_2) @[l1sm.scala 300:174]
    node _wire_entry_l1sm_diff_sub_dist_strideh_T_4 = tail(_wire_entry_l1sm_diff_sub_dist_strideh_T_3, 1) @[l1sm.scala 300:174]
    node _wire_entry_l1sm_diff_sub_dist_strideh_T_5 = cat(_wire_entry_l1sm_diff_sub_dist_strideh_T, _wire_entry_l1sm_diff_sub_dist_strideh_T_4) @[l1sm.scala 300:122]
    wire.entry_l1sm_diff_sub_dist_strideh <= _wire_entry_l1sm_diff_sub_dist_strideh_T_5 @[l1sm.scala 300:43]
    node _wire_entry_l1_pf_va_eq_inst_new_va_T = bits(io.entry_l1_pf_va_sub_inst_new_va, 31, 0) @[l1sm.scala 303:77]
    node _wire_entry_l1_pf_va_eq_inst_new_va_T_1 = orr(_wire_entry_l1_pf_va_eq_inst_new_va_T) @[l1sm.scala 303:92]
    node _wire_entry_l1_pf_va_eq_inst_new_va_T_2 = eq(_wire_entry_l1_pf_va_eq_inst_new_va_T_1, UInt<1>("h0")) @[l1sm.scala 303:43]
    wire.entry_l1_pf_va_eq_inst_new_va <= _wire_entry_l1_pf_va_eq_inst_new_va_T_2 @[l1sm.scala 303:40]
    node _wire_entry_inst_new_va_surpass_l1_pf_va_set_T = bits(io.entry_l1_pf_va_sub_inst_new_va, 31, 31) @[l1sm.scala 304:106]
    node _wire_entry_inst_new_va_surpass_l1_pf_va_set_T_1 = xor(io.entry_stride_neg, _wire_entry_inst_new_va_surpass_l1_pf_va_set_T) @[l1sm.scala 304:71]
    node _wire_entry_inst_new_va_surpass_l1_pf_va_set_T_2 = bits(_wire_entry_inst_new_va_surpass_l1_pf_va_set_T_1, 0, 0) @[l1sm.scala 304:120]
    node _wire_entry_inst_new_va_surpass_l1_pf_va_set_T_3 = eq(wire.entry_l1_pf_va_eq_inst_new_va, UInt<1>("h0")) @[l1sm.scala 304:130]
    node _wire_entry_inst_new_va_surpass_l1_pf_va_set_T_4 = and(_wire_entry_inst_new_va_surpass_l1_pf_va_set_T_2, _wire_entry_inst_new_va_surpass_l1_pf_va_set_T_3) @[l1sm.scala 304:127]
    wire.entry_inst_new_va_surpass_l1_pf_va_set <= _wire_entry_inst_new_va_surpass_l1_pf_va_set_T_4 @[l1sm.scala 304:47]
    node _wire_entry_in_l1_pf_region_set_T = bits(wire.entry_l1sm_diff_sub_dist_strideh, 31, 31) @[l1sm.scala 305:97]
    node _wire_entry_in_l1_pf_region_set_T_1 = xor(io.entry_stride_neg, _wire_entry_in_l1_pf_region_set_T) @[l1sm.scala 305:58]
    wire.entry_in_l1_pf_region_set <= _wire_entry_in_l1_pf_region_set_T_1 @[l1sm.scala 305:35]

  extmodule gated_clk_cell_5 :
    input clk_in : Clock
    input global_en : UInt<1>
    input module_en : UInt<1>
    input local_en : UInt<1>
    input external_en : UInt<1>
    input pad_yy_icg_scan_en : UInt<1>
    output clk_out : Clock
    defname = gated_clk_cell

  extmodule gated_clk_cell_6 :
    input clk_in : Clock
    input global_en : UInt<1>
    input module_en : UInt<1>
    input local_en : UInt<1>
    input external_en : UInt<1>
    input pad_yy_icg_scan_en : UInt<1>
    output clk_out : Clock
    defname = gated_clk_cell

  module ct_lsu_pfu_pfb_l2sm_tmp :
    output io : { flip cp0_lsu_icg_en : UInt<1>, flip cp0_lsu_pfu_mmu_dis : UInt<1>, flip cp0_yy_clk_en : UInt<1>, flip cpurst_b : AsyncReset, flip entry_biu_pe_req : UInt<1>, flip entry_biu_pe_req_grnt : UInt<1>, flip entry_biu_pe_req_src : UInt<2>, flip entry_clk : Clock, flip entry_create_dp_vld : UInt<1>, flip entry_inst_new_va : UInt<40>, flip entry_l1_dist_strideh : UInt<40>, flip entry_mmu_pe_req : UInt<1>, flip entry_mmu_pe_req_grnt : UInt<1>, flip entry_mmu_pe_req_src : UInt<2>, flip entry_pf_inst_vld : UInt<1>, flip entry_pop_vld : UInt<1>, flip entry_reinit_vld : UInt<1>, flip entry_stride_neg : UInt<1>, flip entry_strideh : UInt<40>, flip entry_tsm_is_judge : UInt<1>, flip forever_cpuclk : Clock, flip ld_da_page_sec_ff : UInt<1>, flip ld_da_page_share_ff : UInt<1>, flip ld_da_ppn_ff : UInt<28>, flip pad_yy_icg_scan_en : UInt<1>, flip pfu_biu_pe_req_sel_l1 : UInt<1>, flip pfu_dcache_pref_en : UInt<1>, flip pfu_get_page_sec : UInt<1>, flip pfu_get_page_share : UInt<1>, flip pfu_get_ppn : UInt<28>, flip pfu_get_ppn_err : UInt<1>, flip pfu_get_ppn_vld : UInt<1>, flip pfu_mmu_pe_req_sel_l1 : UInt<1>, entry_l1_biu_pe_req_set : UInt<1>, entry_l1_cmp_va_vld : UInt<1>, entry_l1_mmu_pe_req_set : UInt<1>, entry_l1_page_sec : UInt<1>, entry_l1_page_share : UInt<1>, entry_l1_pf_addr : UInt<40>, entry_l1_pf_va_sub_inst_new_va : UInt<40>, entry_l1_vpn : UInt<28>, entry_l1sm_reinit_req : UInt<1>, entry_l1sm_va_can_cmp : UInt<1>, flip entry_l1_pf_va_t : UInt<40>}

    wire wire : { entry_in_l1_pf_region_set : UInt<1>, entry_inst_new_va_surpass_l1_pf_va_set : UInt<1>, entry_l1_biu_pe_req : UInt<1>, entry_l1_biu_pe_req_grnt : UInt<1>, entry_l1_mmu_pe_req : UInt<1>, entry_l1_mmu_pe_req_grnt : UInt<1>, entry_l1_pf_addr_init_vld : UInt<1>, entry_l1_pf_ppn_clk : Clock, entry_l1_pf_ppn_clk_en : UInt<1>, entry_l1_pf_ppn_up_vld : UInt<1>, entry_l1_pf_va_add_gateclk_en : UInt<1>, entry_l1_pf_va_add_strideh : UInt<40>, entry_l1_pf_va_add_vld : UInt<1>, entry_l1_pf_va_clk : Clock, entry_l1_pf_va_clk_en : UInt<1>, entry_l1_pf_va_cross_4k : UInt<1>, entry_l1_pf_va_eq_inst_new_va : UInt<1>, entry_l1_pf_va_sum_4k : UInt<13>, entry_l1sm_diff_sub_dist_strideh : UInt<40>, entry_l1_pf_va : UInt<40>} @[l1sm.scala 34:18]
    node _wire_entry_l1_pf_va_clk_en_T = or(wire.entry_l1_pf_addr_init_vld, wire.entry_l1_pf_va_add_gateclk_en) @[l1sm.scala 55:64]
    wire.entry_l1_pf_va_clk_en <= _wire_entry_l1_pf_va_clk_en_T @[l1sm.scala 55:30]
    node _wire_entry_l1_pf_ppn_clk_en_T = and(wire.entry_l1_pf_addr_init_vld, io.pfu_dcache_pref_en) @[l1sm.scala 57:65]
    node _wire_entry_l1_pf_ppn_clk_en_T_1 = or(_wire_entry_l1_pf_ppn_clk_en_T, wire.entry_l1_pf_ppn_up_vld) @[l1sm.scala 57:90]
    wire.entry_l1_pf_ppn_clk_en <= _wire_entry_l1_pf_ppn_clk_en_T_1 @[l1sm.scala 57:31]
    inst gated_clk_cell of gated_clk_cell_5 @[l1sm.scala 59:50]
    gated_clk_cell.clk_out is invalid
    gated_clk_cell.pad_yy_icg_scan_en is invalid
    gated_clk_cell.external_en is invalid
    gated_clk_cell.local_en is invalid
    gated_clk_cell.module_en is invalid
    gated_clk_cell.global_en is invalid
    gated_clk_cell.clk_in is invalid
    inst gated_clk_cell_1 of gated_clk_cell_6 @[l1sm.scala 59:50]
    gated_clk_cell_1.clk_out is invalid
    gated_clk_cell_1.pad_yy_icg_scan_en is invalid
    gated_clk_cell_1.external_en is invalid
    gated_clk_cell_1.local_en is invalid
    gated_clk_cell_1.module_en is invalid
    gated_clk_cell_1.global_en is invalid
    gated_clk_cell_1.clk_in is invalid
    wire gated_clk_inst : { flip clk_in : Clock, flip global_en : UInt<1>, flip module_en : UInt<1>, flip local_en : UInt<1>, flip external_en : UInt<1>, flip pad_yy_icg_scan_en : UInt<1>, clk_out : Clock}[2] @[l1sm.scala 59:31]
    gated_clk_inst[0].clk_out <= gated_clk_cell.clk_out @[l1sm.scala 59:31]
    gated_clk_cell.pad_yy_icg_scan_en <= gated_clk_inst[0].pad_yy_icg_scan_en @[l1sm.scala 59:31]
    gated_clk_cell.external_en <= gated_clk_inst[0].external_en @[l1sm.scala 59:31]
    gated_clk_cell.local_en <= gated_clk_inst[0].local_en @[l1sm.scala 59:31]
    gated_clk_cell.module_en <= gated_clk_inst[0].module_en @[l1sm.scala 59:31]
    gated_clk_cell.global_en <= gated_clk_inst[0].global_en @[l1sm.scala 59:31]
    gated_clk_cell.clk_in <= gated_clk_inst[0].clk_in @[l1sm.scala 59:31]
    gated_clk_inst[1].clk_out <= gated_clk_cell_1.clk_out @[l1sm.scala 59:31]
    gated_clk_cell_1.pad_yy_icg_scan_en <= gated_clk_inst[1].pad_yy_icg_scan_en @[l1sm.scala 59:31]
    gated_clk_cell_1.external_en <= gated_clk_inst[1].external_en @[l1sm.scala 59:31]
    gated_clk_cell_1.local_en <= gated_clk_inst[1].local_en @[l1sm.scala 59:31]
    gated_clk_cell_1.module_en <= gated_clk_inst[1].module_en @[l1sm.scala 59:31]
    gated_clk_cell_1.global_en <= gated_clk_inst[1].global_en @[l1sm.scala 59:31]
    gated_clk_cell_1.clk_in <= gated_clk_inst[1].clk_in @[l1sm.scala 59:31]
    gated_clk_inst[0].clk_in <= io.forever_cpuclk @[l1sm.scala 61:30]
    gated_clk_inst[0].external_en <= UInt<1>("h0") @[l1sm.scala 62:35]
    gated_clk_inst[0].global_en <= io.cp0_yy_clk_en @[l1sm.scala 63:33]
    gated_clk_inst[0].module_en <= io.cp0_lsu_icg_en @[l1sm.scala 65:33]
    gated_clk_inst[0].pad_yy_icg_scan_en <= io.pad_yy_icg_scan_en @[l1sm.scala 66:42]
    wire.entry_l1_pf_va_clk <= gated_clk_inst[0].clk_out @[l1sm.scala 68:31]
    gated_clk_inst[0].local_en <= wire.entry_l1_pf_va_clk_en @[l1sm.scala 69:36]
    gated_clk_inst[1].clk_in <= io.forever_cpuclk @[l1sm.scala 61:30]
    gated_clk_inst[1].external_en <= UInt<1>("h0") @[l1sm.scala 62:35]
    gated_clk_inst[1].global_en <= io.cp0_yy_clk_en @[l1sm.scala 63:33]
    gated_clk_inst[1].module_en <= io.cp0_lsu_icg_en @[l1sm.scala 65:33]
    gated_clk_inst[1].pad_yy_icg_scan_en <= io.pad_yy_icg_scan_en @[l1sm.scala 66:42]
    wire.entry_l1_pf_ppn_clk <= gated_clk_inst[1].clk_out @[l1sm.scala 71:32]
    gated_clk_inst[1].local_en <= wire.entry_l1_pf_ppn_clk_en @[l1sm.scala 72:34]
    node _T = asUInt(io.cpurst_b) @[l1sm.scala 80:59]
    node _T_1 = eq(_T, UInt<1>("h0")) @[l1sm.scala 80:46]
    node _T_2 = asAsyncReset(_T_1) @[l1sm.scala 80:67]
    reg entry_l1_pf_va : UInt<40>, wire.entry_l1_pf_va_clk with :
      reset => (UInt<1>("h0"), entry_l1_pf_va) @[l1sm.scala 81:29]
    node _T_3 = asUInt(io.cpurst_b) @[l1sm.scala 82:23]
    node _T_4 = eq(_T_3, UInt<1>("h0")) @[l1sm.scala 82:10]
    when _T_4 : @[l1sm.scala 82:31]
      node _entry_l1_pf_va_T = bits(entry_l1_pf_va, 39, 32) @[l1sm.scala 83:39]
      node _entry_l1_pf_va_T_1 = mux(UInt<1>("h0"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
      node _entry_l1_pf_va_T_2 = cat(_entry_l1_pf_va_T, _entry_l1_pf_va_T_1) @[l1sm.scala 83:79]
      entry_l1_pf_va <= _entry_l1_pf_va_T_2 @[l1sm.scala 83:22]
    else :
      when wire.entry_l1_pf_addr_init_vld : @[l1sm.scala 84:48]
        node _entry_l1_pf_va_T_3 = bits(entry_l1_pf_va, 39, 32) @[l1sm.scala 85:39]
        node _entry_l1_pf_va_T_4 = bits(io.entry_inst_new_va, 31, 0) @[l1sm.scala 85:102]
        node _entry_l1_pf_va_T_5 = cat(_entry_l1_pf_va_T_3, _entry_l1_pf_va_T_4) @[l1sm.scala 85:79]
        entry_l1_pf_va <= _entry_l1_pf_va_T_5 @[l1sm.scala 85:22]
      else :
        when wire.entry_l1_pf_va_add_vld : @[l1sm.scala 86:45]
          node _entry_l1_pf_va_T_6 = bits(entry_l1_pf_va, 39, 32) @[l1sm.scala 87:39]
          node _entry_l1_pf_va_T_7 = bits(wire.entry_l1_pf_va_add_strideh, 31, 0) @[l1sm.scala 87:113]
          node _entry_l1_pf_va_T_8 = cat(_entry_l1_pf_va_T_6, _entry_l1_pf_va_T_7) @[l1sm.scala 87:79]
          entry_l1_pf_va <= _entry_l1_pf_va_T_8 @[l1sm.scala 87:22]
    wire.entry_l1_pf_va <= entry_l1_pf_va @[l1sm.scala 92:31]
    node _io_entry_l1_vpn_T = mux(UInt<1>("h0"), UInt<7>("h7f"), UInt<7>("h0")) @[Bitwise.scala 74:12]
    node _io_entry_l1_vpn_T_1 = bits(entry_l1_pf_va, 31, 12) @[l1sm.scala 94:109]
    node _io_entry_l1_vpn_T_2 = cat(_io_entry_l1_vpn_T, _io_entry_l1_vpn_T_1) @[l1sm.scala 94:92]
    io.entry_l1_vpn <= _io_entry_l1_vpn_T_2 @[l1sm.scala 94:21]
    node _T_5 = asUInt(io.cpurst_b) @[l1sm.scala 100:60]
    node _T_6 = eq(_T_5, UInt<1>("h0")) @[l1sm.scala 100:47]
    node _T_7 = asAsyncReset(_T_6) @[l1sm.scala 100:68]
    reg entry_l1_pf_ppn : UInt<28>, wire.entry_l1_pf_ppn_clk with :
      reset => (UInt<1>("h0"), entry_l1_pf_ppn) @[l1sm.scala 101:30]
    reg entry_l1_page_sec : UInt<1>, wire.entry_l1_pf_ppn_clk with :
      reset => (UInt<1>("h0"), entry_l1_page_sec) @[l1sm.scala 102:32]
    reg entry_l1_page_share : UInt<1>, wire.entry_l1_pf_ppn_clk with :
      reset => (UInt<1>("h0"), entry_l1_page_share) @[l1sm.scala 103:34]
    node _T_8 = asUInt(io.cpurst_b) @[l1sm.scala 105:23]
    node _T_9 = eq(_T_8, UInt<1>("h0")) @[l1sm.scala 105:10]
    when _T_9 : @[l1sm.scala 105:30]
      node _entry_l1_pf_ppn_T = bits(entry_l1_pf_ppn, 27, 20) @[l1sm.scala 106:56]
      node _entry_l1_pf_ppn_T_1 = mux(UInt<1>("h0"), UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 74:12]
      node _entry_l1_pf_ppn_T_2 = cat(_entry_l1_pf_ppn_T, _entry_l1_pf_ppn_T_1) @[l1sm.scala 106:97]
      entry_l1_pf_ppn <= _entry_l1_pf_ppn_T_2 @[l1sm.scala 106:38]
      entry_l1_page_sec <= UInt<1>("h0") @[l1sm.scala 107:38]
      entry_l1_page_share <= UInt<1>("h0") @[l1sm.scala 108:38]
    else :
      node _T_10 = and(wire.entry_l1_pf_addr_init_vld, io.pfu_dcache_pref_en) @[l1sm.scala 109:47]
      when _T_10 : @[l1sm.scala 109:73]
        node _entry_l1_pf_ppn_T_3 = bits(entry_l1_pf_ppn, 27, 20) @[l1sm.scala 111:56]
        node _entry_l1_pf_ppn_T_4 = bits(io.ld_da_ppn_ff, 19, 0) @[l1sm.scala 111:115]
        node _entry_l1_pf_ppn_T_5 = cat(_entry_l1_pf_ppn_T_3, _entry_l1_pf_ppn_T_4) @[l1sm.scala 111:97]
        entry_l1_pf_ppn <= _entry_l1_pf_ppn_T_5 @[l1sm.scala 111:38]
        entry_l1_page_sec <= io.ld_da_page_sec_ff @[l1sm.scala 112:38]
        entry_l1_page_share <= io.ld_da_page_share_ff @[l1sm.scala 113:38]
      else :
        when wire.entry_l1_pf_ppn_up_vld : @[l1sm.scala 115:44]
          node _entry_l1_pf_ppn_T_6 = bits(entry_l1_pf_ppn, 27, 20) @[l1sm.scala 117:56]
          node _entry_l1_pf_ppn_T_7 = bits(io.pfu_get_ppn, 19, 0) @[l1sm.scala 117:114]
          node _entry_l1_pf_ppn_T_8 = cat(_entry_l1_pf_ppn_T_6, _entry_l1_pf_ppn_T_7) @[l1sm.scala 117:97]
          entry_l1_pf_ppn <= _entry_l1_pf_ppn_T_8 @[l1sm.scala 117:38]
          entry_l1_page_sec <= io.pfu_get_page_sec @[l1sm.scala 118:38]
          entry_l1_page_share <= io.pfu_get_page_share @[l1sm.scala 119:38]
    node _io_entry_l1_pf_addr_T = mux(UInt<1>("h0"), UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 74:12]
    node _io_entry_l1_pf_addr_T_1 = bits(entry_l1_pf_ppn, 19, 0) @[l1sm.scala 126:107]
    node _io_entry_l1_pf_addr_T_2 = cat(_io_entry_l1_pf_addr_T, _io_entry_l1_pf_addr_T_1) @[l1sm.scala 126:89]
    node _io_entry_l1_pf_addr_T_3 = bits(wire.entry_l1_pf_va, 11, 0) @[l1sm.scala 126:149]
    node _io_entry_l1_pf_addr_T_4 = cat(_io_entry_l1_pf_addr_T_2, _io_entry_l1_pf_addr_T_3) @[l1sm.scala 126:123]
    io.entry_l1_pf_addr <= _io_entry_l1_pf_addr_T_4 @[l1sm.scala 126:28]
    io.entry_l1_page_sec <= entry_l1_page_sec @[l1sm.scala 129:26]
    io.entry_l1_page_share <= entry_l1_page_share @[l1sm.scala 130:28]
    node _T_11 = asUInt(io.cpurst_b) @[l1sm.scala 135:48]
    node _T_12 = eq(_T_11, UInt<1>("h0")) @[l1sm.scala 135:35]
    node _T_13 = asAsyncReset(_T_12) @[l1sm.scala 135:56]
    reg entry_l1_cmp_va_vld : UInt<1>, io.entry_clk with :
      reset => (_T_13, UInt<1>("h0")) @[l1sm.scala 136:38]
    node _T_14 = bits(io.entry_create_dp_vld, 0, 0) @[l1sm.scala 137:33]
    node _T_15 = bits(io.entry_reinit_vld, 0, 0) @[l1sm.scala 137:63]
    node _T_16 = or(_T_14, _T_15) @[l1sm.scala 137:40]
    when _T_16 : @[l1sm.scala 137:70]
      entry_l1_cmp_va_vld <= UInt<1>("h0") @[l1sm.scala 138:27]
    else :
      node _T_17 = and(io.entry_pf_inst_vld, io.entry_l1sm_va_can_cmp) @[l1sm.scala 139:68]
      node _T_18 = or(wire.entry_l1_pf_va_add_vld, _T_17) @[l1sm.scala 139:44]
      when _T_18 : @[l1sm.scala 139:96]
        entry_l1_cmp_va_vld <= UInt<1>("h1") @[l1sm.scala 140:27]
      else :
        entry_l1_cmp_va_vld <= UInt<1>("h0") @[l1sm.scala 142:27]
    io.entry_l1_cmp_va_vld <= entry_l1_cmp_va_vld @[l1sm.scala 144:28]
    wire entry_l1_state : UInt<3> @[l1sm.scala 162:36]
    node _T_19 = asUInt(io.entry_clk) @[l1sm.scala 163:34]
    node _T_20 = bits(_T_19, 0, 0) @[l1sm.scala 163:34]
    node _T_21 = asClock(_T_20) @[l1sm.scala 163:41]
    node _T_22 = asUInt(io.cpurst_b) @[l1sm.scala 163:64]
    node _T_23 = eq(_T_22, UInt<1>("h0")) @[l1sm.scala 163:51]
    node _T_24 = asAsyncReset(_T_23) @[l1sm.scala 163:72]
    reg state : UInt<3>, _T_21 with :
      reset => (_T_24, UInt<1>("h0")) @[l1sm.scala 164:24]
    node _T_25 = or(io.entry_pop_vld, io.entry_reinit_vld) @[l1sm.scala 167:25]
    node _T_26 = eq(io.pfu_dcache_pref_en, UInt<1>("h0")) @[l1sm.scala 167:51]
    node _T_27 = or(_T_25, _T_26) @[l1sm.scala 167:48]
    when _T_27 : @[l1sm.scala 167:75]
      node _state_T = asUInt(UInt<1>("h0")) @[l1sm.scala 168:35]
      state <= _state_T @[l1sm.scala 168:11]
    else :
      node _state_T_1 = asUInt(UInt<1>("h0")) @[l1sm.scala 170:35]
      state <= _state_T_1 @[l1sm.scala 170:11]
      node _T_28 = asUInt(UInt<1>("h0")) @[l1sm.scala 171:18]
      node _T_29 = eq(_T_28, state) @[l1sm.scala 171:18]
      when _T_29 : @[l1sm.scala 171:18]
        node _T_30 = and(wire.entry_l1_pf_addr_init_vld, io.pfu_dcache_pref_en) @[l1sm.scala 174:45]
        when _T_30 : @[l1sm.scala 174:70]
          node _state_T_2 = asUInt(UInt<1>("h1")) @[l1sm.scala 175:38]
          state <= _state_T_2 @[l1sm.scala 175:17]
        else :
          node _state_T_3 = asUInt(UInt<1>("h0")) @[l1sm.scala 177:41]
          state <= _state_T_3 @[l1sm.scala 177:17]
      else :
        node _T_31 = asUInt(UInt<1>("h1")) @[l1sm.scala 171:18]
        node _T_32 = eq(_T_31, state) @[l1sm.scala 171:18]
        when _T_32 : @[l1sm.scala 171:18]
          node _state_T_4 = asUInt(UInt<3>("h4")) @[l1sm.scala 181:33]
          state <= _state_T_4 @[l1sm.scala 181:15]
        else :
          node _T_33 = asUInt(UInt<3>("h4")) @[l1sm.scala 171:18]
          node _T_34 = eq(_T_33, state) @[l1sm.scala 171:18]
          when _T_34 : @[l1sm.scala 171:18]
            node _T_35 = bits(wire.entry_l1_pf_va_cross_4k, 0, 0) @[l1sm.scala 184:74]
            node _T_36 = and(wire.entry_l1_pf_va_add_vld, _T_35) @[l1sm.scala 184:42]
            node _T_37 = bits(io.cp0_lsu_pfu_mmu_dis, 0, 0) @[l1sm.scala 184:107]
            node _T_38 = and(_T_36, _T_37) @[l1sm.scala 184:81]
            when _T_38 : @[l1sm.scala 184:115]
              node _state_T_5 = asUInt(UInt<3>("h7")) @[l1sm.scala 185:33]
              state <= _state_T_5 @[l1sm.scala 185:17]
            else :
              node _T_39 = bits(wire.entry_l1_pf_va_cross_4k, 0, 0) @[l1sm.scala 186:80]
              node _T_40 = and(wire.entry_l1_pf_va_add_vld, _T_39) @[l1sm.scala 186:48]
              when _T_40 : @[l1sm.scala 186:87]
                node _state_T_6 = asUInt(UInt<3>("h5")) @[l1sm.scala 187:36]
                state <= _state_T_6 @[l1sm.scala 187:17]
              else :
                node _state_T_7 = asUInt(UInt<3>("h4")) @[l1sm.scala 189:35]
                state <= _state_T_7 @[l1sm.scala 189:17]
          else :
            node _T_41 = asUInt(UInt<3>("h5")) @[l1sm.scala 171:18]
            node _T_42 = eq(_T_41, state) @[l1sm.scala 171:18]
            when _T_42 : @[l1sm.scala 171:18]
              node _T_43 = bits(io.entry_l1_mmu_pe_req_set, 0, 0) @[l1sm.scala 193:41]
              when _T_43 : @[l1sm.scala 193:48]
                node _state_T_8 = asUInt(UInt<3>("h6")) @[l1sm.scala 194:37]
                state <= _state_T_8 @[l1sm.scala 194:17]
              else :
                node _state_T_9 = asUInt(UInt<3>("h5")) @[l1sm.scala 196:36]
                state <= _state_T_9 @[l1sm.scala 196:17]
            else :
              node _T_44 = asUInt(UInt<3>("h6")) @[l1sm.scala 171:18]
              node _T_45 = eq(_T_44, state) @[l1sm.scala 171:18]
              when _T_45 : @[l1sm.scala 171:18]
                node _T_46 = bits(io.pfu_get_ppn_err, 0, 0) @[l1sm.scala 200:56]
                node _T_47 = eq(_T_46, UInt<1>("h0")) @[l1sm.scala 200:36]
                node _T_48 = and(io.pfu_get_ppn_vld, _T_47) @[l1sm.scala 200:33]
                when _T_48 : @[l1sm.scala 200:64]
                  node _state_T_10 = asUInt(UInt<3>("h4")) @[l1sm.scala 201:35]
                  state <= _state_T_10 @[l1sm.scala 201:17]
                else :
                  node _T_49 = bits(io.pfu_get_ppn_err, 0, 0) @[l1sm.scala 202:61]
                  node _T_50 = and(io.pfu_get_ppn_vld, _T_49) @[l1sm.scala 202:39]
                  when _T_50 : @[l1sm.scala 202:69]
                    node _state_T_11 = asUInt(UInt<3>("h7")) @[l1sm.scala 203:33]
                    state <= _state_T_11 @[l1sm.scala 203:17]
                  else :
                    node _state_T_12 = asUInt(UInt<3>("h6")) @[l1sm.scala 205:37]
                    state <= _state_T_12 @[l1sm.scala 205:17]
              else :
                node _T_51 = asUInt(UInt<3>("h7")) @[l1sm.scala 171:18]
                node _T_52 = eq(_T_51, state) @[l1sm.scala 171:18]
                when _T_52 : @[l1sm.scala 171:18]
                  node _T_53 = bits(io.entry_reinit_vld, 0, 0) @[l1sm.scala 209:34]
                  when _T_53 : @[l1sm.scala 209:42]
                    node _state_T_13 = asUInt(UInt<1>("h0")) @[l1sm.scala 210:41]
                    state <= _state_T_13 @[l1sm.scala 210:17]
                  else :
                    node _state_T_14 = asUInt(UInt<3>("h7")) @[l1sm.scala 212:33]
                    state <= _state_T_14 @[l1sm.scala 212:17]
    entry_l1_state <= state @[l1sm.scala 217:20]
    node _T_54 = asUInt(io.cpurst_b) @[l1sm.scala 221:49]
    node _T_55 = eq(_T_54, UInt<1>("h0")) @[l1sm.scala 221:36]
    node _T_56 = asAsyncReset(_T_55) @[l1sm.scala 221:57]
    reg entry_in_l1_pf_region : UInt<1>, io.entry_clk with :
      reset => (_T_56, UInt<1>("h1")) @[l1sm.scala 222:40]
    reg entry_inst_new_va_surpass_l1_pf_va : UInt<1>, io.entry_clk with :
      reset => (_T_56, UInt<1>("h1")) @[l1sm.scala 223:53]
    node _T_57 = bits(io.entry_create_dp_vld, 0, 0) @[l1sm.scala 226:33]
    node _T_58 = bits(io.entry_reinit_vld, 0, 0) @[l1sm.scala 226:63]
    node _T_59 = or(_T_57, _T_58) @[l1sm.scala 226:40]
    when _T_59 : @[l1sm.scala 226:71]
      entry_in_l1_pf_region <= UInt<1>("h1") @[l1sm.scala 227:29]
      entry_inst_new_va_surpass_l1_pf_va <= UInt<1>("h0") @[l1sm.scala 228:42]
    else :
      node _T_60 = and(io.entry_l1_cmp_va_vld, io.entry_l1sm_va_can_cmp) @[l1sm.scala 229:39]
      when _T_60 : @[l1sm.scala 229:68]
        entry_inst_new_va_surpass_l1_pf_va <= wire.entry_inst_new_va_surpass_l1_pf_va_set @[l1sm.scala 230:42]
    node _io_entry_l1_biu_pe_req_set_T = asUInt(UInt<3>("h4")) @[l1sm.scala 232:78]
    node _io_entry_l1_biu_pe_req_set_T_1 = eq(entry_l1_state, _io_entry_l1_biu_pe_req_set_T) @[l1sm.scala 232:59]
    node _io_entry_l1_biu_pe_req_set_T_2 = bits(entry_in_l1_pf_region, 0, 0) @[l1sm.scala 232:112]
    node _io_entry_l1_biu_pe_req_set_T_3 = and(_io_entry_l1_biu_pe_req_set_T_1, _io_entry_l1_biu_pe_req_set_T_2) @[l1sm.scala 232:86]
    node _io_entry_l1_biu_pe_req_set_T_4 = eq(wire.entry_l1_biu_pe_req, UInt<1>("h0")) @[l1sm.scala 232:123]
    node _io_entry_l1_biu_pe_req_set_T_5 = and(_io_entry_l1_biu_pe_req_set_T_3, _io_entry_l1_biu_pe_req_set_T_4) @[l1sm.scala 232:119]
    io.entry_l1_biu_pe_req_set <= _io_entry_l1_biu_pe_req_set_T_5 @[l1sm.scala 232:33]
    node _io_entry_l1sm_reinit_req_T = bits(entry_inst_new_va_surpass_l1_pf_va, 0, 0) @[l1sm.scala 233:98]
    node _io_entry_l1sm_reinit_req_T_1 = and(io.entry_l1sm_va_can_cmp, _io_entry_l1sm_reinit_req_T) @[l1sm.scala 233:59]
    io.entry_l1sm_reinit_req <= _io_entry_l1sm_reinit_req_T_1 @[l1sm.scala 233:31]
    node _io_entry_l1sm_va_can_cmp_T = bits(entry_l1_state, 2, 2) @[l1sm.scala 237:52]
    io.entry_l1sm_va_can_cmp <= _io_entry_l1sm_va_can_cmp_T @[l1sm.scala 237:28]
    node _wire_entry_l1_pf_addr_init_vld_T = asUInt(UInt<1>("h0")) @[l1sm.scala 242:87]
    node _wire_entry_l1_pf_addr_init_vld_T_1 = eq(entry_l1_state, _wire_entry_l1_pf_addr_init_vld_T) @[l1sm.scala 242:62]
    node _wire_entry_l1_pf_addr_init_vld_T_2 = bits(io.entry_tsm_is_judge, 0, 0) @[l1sm.scala 242:120]
    node _wire_entry_l1_pf_addr_init_vld_T_3 = and(_wire_entry_l1_pf_addr_init_vld_T_1, _wire_entry_l1_pf_addr_init_vld_T_2) @[l1sm.scala 242:95]
    node _wire_entry_l1_pf_addr_init_vld_T_4 = and(_wire_entry_l1_pf_addr_init_vld_T_3, io.pfu_dcache_pref_en) @[l1sm.scala 242:127]
    wire.entry_l1_pf_addr_init_vld <= _wire_entry_l1_pf_addr_init_vld_T_4 @[l1sm.scala 242:36]
    node _wire_entry_l1_pf_va_add_vld_T = asUInt(UInt<1>("h1")) @[l1sm.scala 248:81]
    node _wire_entry_l1_pf_va_add_vld_T_1 = eq(entry_l1_state, _wire_entry_l1_pf_va_add_vld_T) @[l1sm.scala 248:59]
    node _wire_entry_l1_pf_va_add_vld_T_2 = or(_wire_entry_l1_pf_va_add_vld_T_1, wire.entry_l1_biu_pe_req_grnt) @[l1sm.scala 248:89]
    wire.entry_l1_pf_va_add_vld <= _wire_entry_l1_pf_va_add_vld_T_2 @[l1sm.scala 248:33]
    node _wire_entry_l1_pf_va_add_gateclk_en_T = asUInt(UInt<1>("h1")) @[l1sm.scala 249:88]
    node _wire_entry_l1_pf_va_add_gateclk_en_T_1 = eq(entry_l1_state, _wire_entry_l1_pf_va_add_gateclk_en_T) @[l1sm.scala 249:66]
    node _wire_entry_l1_pf_va_add_gateclk_en_T_2 = or(_wire_entry_l1_pf_va_add_gateclk_en_T_1, io.entry_biu_pe_req_grnt) @[l1sm.scala 249:96]
    wire.entry_l1_pf_va_add_gateclk_en <= _wire_entry_l1_pf_va_add_gateclk_en_T_2 @[l1sm.scala 249:39]
    node _wire_entry_l1_pf_va_add_strideh_T = mux(UInt<1>("h0"), UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 74:12]
    node _wire_entry_l1_pf_va_add_strideh_T_1 = bits(wire.entry_l1_pf_va, 31, 0) @[l1sm.scala 254:137]
    node _wire_entry_l1_pf_va_add_strideh_T_2 = bits(io.entry_strideh, 31, 0) @[l1sm.scala 254:170]
    node _wire_entry_l1_pf_va_add_strideh_T_3 = add(_wire_entry_l1_pf_va_add_strideh_T_1, _wire_entry_l1_pf_va_add_strideh_T_2) @[l1sm.scala 254:152]
    node _wire_entry_l1_pf_va_add_strideh_T_4 = tail(_wire_entry_l1_pf_va_add_strideh_T_3, 1) @[l1sm.scala 254:152]
    node _wire_entry_l1_pf_va_add_strideh_T_5 = cat(_wire_entry_l1_pf_va_add_strideh_T, _wire_entry_l1_pf_va_add_strideh_T_4) @[l1sm.scala 254:110]
    wire.entry_l1_pf_va_add_strideh <= _wire_entry_l1_pf_va_add_strideh_T_5 @[l1sm.scala 254:37]
    node _wire_entry_l1_pf_va_sum_4k_T = bits(wire.entry_l1_pf_va, 11, 0) @[l1sm.scala 255:75]
    node _wire_entry_l1_pf_va_sum_4k_T_1 = cat(UInt<1>("h0"), _wire_entry_l1_pf_va_sum_4k_T) @[Cat.scala 31:58]
    node _wire_entry_l1_pf_va_sum_4k_T_2 = bits(io.entry_strideh, 12, 0) @[l1sm.scala 255:101]
    node _wire_entry_l1_pf_va_sum_4k_T_3 = add(_wire_entry_l1_pf_va_sum_4k_T_1, _wire_entry_l1_pf_va_sum_4k_T_2) @[l1sm.scala 255:83]
    node _wire_entry_l1_pf_va_sum_4k_T_4 = tail(_wire_entry_l1_pf_va_sum_4k_T_3, 1) @[l1sm.scala 255:83]
    wire.entry_l1_pf_va_sum_4k <= _wire_entry_l1_pf_va_sum_4k_T_4 @[l1sm.scala 255:33]
    node _wire_entry_l1_pf_va_cross_4k_T = bits(wire.entry_l1_pf_va_sum_4k, 12, 12) @[l1sm.scala 258:66]
    wire.entry_l1_pf_va_cross_4k <= _wire_entry_l1_pf_va_cross_4k_T @[l1sm.scala 258:37]
    node _wire_entry_l1_biu_pe_req_T = bits(io.entry_biu_pe_req_src, 1, 1) @[l1sm.scala 265:83]
    node _wire_entry_l1_biu_pe_req_T_1 = bits(_wire_entry_l1_biu_pe_req_T, 0, 0) @[l1sm.scala 265:91]
    node _wire_entry_l1_biu_pe_req_T_2 = and(io.entry_biu_pe_req, _wire_entry_l1_biu_pe_req_T_1) @[l1sm.scala 265:56]
    wire.entry_l1_biu_pe_req <= _wire_entry_l1_biu_pe_req_T_2 @[l1sm.scala 265:33]
    node _wire_entry_l1_biu_pe_req_grnt_T = eq(io.pfu_biu_pe_req_sel_l1, UInt<1>("h0")) @[l1sm.scala 270:37]
    node _wire_entry_l1_biu_pe_req_grnt_T_1 = or(_wire_entry_l1_biu_pe_req_grnt_T, wire.entry_l1_pf_va_eq_inst_new_va) @[l1sm.scala 270:63]
    node _wire_entry_l1_biu_pe_req_grnt_T_2 = and(_wire_entry_l1_biu_pe_req_grnt_T_1, io.entry_biu_pe_req_grnt) @[l1sm.scala 270:102]
    wire.entry_l1_biu_pe_req_grnt <= _wire_entry_l1_biu_pe_req_grnt_T_2 @[l1sm.scala 270:33]
    node _wire_entry_l1_mmu_pe_req_T = bits(io.entry_mmu_pe_req_src, 1, 1) @[l1sm.scala 276:83]
    node _wire_entry_l1_mmu_pe_req_T_1 = bits(_wire_entry_l1_mmu_pe_req_T, 0, 0) @[l1sm.scala 276:91]
    node _wire_entry_l1_mmu_pe_req_T_2 = and(io.entry_mmu_pe_req, _wire_entry_l1_mmu_pe_req_T_1) @[l1sm.scala 276:56]
    wire.entry_l1_mmu_pe_req <= _wire_entry_l1_mmu_pe_req_T_2 @[l1sm.scala 276:33]
    node _io_entry_l1_mmu_pe_req_set_T = asUInt(UInt<3>("h5")) @[l1sm.scala 278:77]
    node _io_entry_l1_mmu_pe_req_set_T_1 = eq(entry_l1_state, _io_entry_l1_mmu_pe_req_set_T) @[l1sm.scala 278:57]
    node _io_entry_l1_mmu_pe_req_set_T_2 = eq(wire.entry_l1_mmu_pe_req, UInt<1>("h0")) @[l1sm.scala 278:90]
    node _io_entry_l1_mmu_pe_req_set_T_3 = and(_io_entry_l1_mmu_pe_req_set_T_1, _io_entry_l1_mmu_pe_req_set_T_2) @[l1sm.scala 278:86]
    io.entry_l1_mmu_pe_req_set <= _io_entry_l1_mmu_pe_req_set_T_3 @[l1sm.scala 278:31]
    node _wire_entry_l1_mmu_pe_req_grnt_T = and(io.entry_mmu_pe_req, io.entry_mmu_pe_req_grnt) @[l1sm.scala 282:59]
    node _wire_entry_l1_mmu_pe_req_grnt_T_1 = eq(io.pfu_mmu_pe_req_sel_l1, UInt<1>("h0")) @[l1sm.scala 283:8]
    node _wire_entry_l1_mmu_pe_req_grnt_T_2 = or(_wire_entry_l1_mmu_pe_req_grnt_T_1, wire.entry_l1_pf_va_eq_inst_new_va) @[l1sm.scala 283:34]
    node _wire_entry_l1_mmu_pe_req_grnt_T_3 = and(_wire_entry_l1_mmu_pe_req_grnt_T, _wire_entry_l1_mmu_pe_req_grnt_T_2) @[l1sm.scala 282:87]
    wire.entry_l1_mmu_pe_req_grnt <= _wire_entry_l1_mmu_pe_req_grnt_T_3 @[l1sm.scala 282:35]
    node _wire_entry_l1_pf_ppn_up_vld_T = asUInt(UInt<3>("h6")) @[l1sm.scala 289:80]
    node _wire_entry_l1_pf_ppn_up_vld_T_1 = eq(entry_l1_state, _wire_entry_l1_pf_ppn_up_vld_T) @[l1sm.scala 289:59]
    node _wire_entry_l1_pf_ppn_up_vld_T_2 = and(_wire_entry_l1_pf_ppn_up_vld_T_1, io.pfu_get_ppn_vld) @[l1sm.scala 289:88]
    wire.entry_l1_pf_ppn_up_vld <= _wire_entry_l1_pf_ppn_up_vld_T_2 @[l1sm.scala 289:33]
    node _io_entry_l1_pf_va_sub_inst_new_va_T = mux(UInt<1>("h0"), UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 74:12]
    node _io_entry_l1_pf_va_sub_inst_new_va_T_1 = bits(wire.entry_l1_pf_va, 31, 0) @[l1sm.scala 297:142]
    node _io_entry_l1_pf_va_sub_inst_new_va_T_2 = bits(io.entry_l1_pf_va_t, 31, 0) @[l1sm.scala 297:182]
    node _io_entry_l1_pf_va_sub_inst_new_va_T_3 = sub(_io_entry_l1_pf_va_sub_inst_new_va_T_1, _io_entry_l1_pf_va_sub_inst_new_va_T_2) @[l1sm.scala 297:157]
    node _io_entry_l1_pf_va_sub_inst_new_va_T_4 = tail(_io_entry_l1_pf_va_sub_inst_new_va_T_3, 1) @[l1sm.scala 297:157]
    node _io_entry_l1_pf_va_sub_inst_new_va_T_5 = cat(_io_entry_l1_pf_va_sub_inst_new_va_T, _io_entry_l1_pf_va_sub_inst_new_va_T_4) @[l1sm.scala 297:115]
    io.entry_l1_pf_va_sub_inst_new_va <= _io_entry_l1_pf_va_sub_inst_new_va_T_5 @[l1sm.scala 297:40]
    node _wire_entry_l1sm_diff_sub_dist_strideh_T = mux(UInt<1>("h0"), UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 74:12]
    node _wire_entry_l1sm_diff_sub_dist_strideh_T_1 = bits(io.entry_l1_pf_va_sub_inst_new_va, 31, 0) @[l1sm.scala 300:159]
    node _wire_entry_l1sm_diff_sub_dist_strideh_T_2 = bits(io.entry_l1_dist_strideh, 31, 0) @[l1sm.scala 300:200]
    node _wire_entry_l1sm_diff_sub_dist_strideh_T_3 = sub(_wire_entry_l1sm_diff_sub_dist_strideh_T_1, _wire_entry_l1sm_diff_sub_dist_strideh_T_2) @[l1sm.scala 300:174]
    node _wire_entry_l1sm_diff_sub_dist_strideh_T_4 = tail(_wire_entry_l1sm_diff_sub_dist_strideh_T_3, 1) @[l1sm.scala 300:174]
    node _wire_entry_l1sm_diff_sub_dist_strideh_T_5 = cat(_wire_entry_l1sm_diff_sub_dist_strideh_T, _wire_entry_l1sm_diff_sub_dist_strideh_T_4) @[l1sm.scala 300:122]
    wire.entry_l1sm_diff_sub_dist_strideh <= _wire_entry_l1sm_diff_sub_dist_strideh_T_5 @[l1sm.scala 300:43]
    node _wire_entry_l1_pf_va_eq_inst_new_va_T = bits(io.entry_l1_pf_va_sub_inst_new_va, 31, 0) @[l1sm.scala 303:77]
    node _wire_entry_l1_pf_va_eq_inst_new_va_T_1 = orr(_wire_entry_l1_pf_va_eq_inst_new_va_T) @[l1sm.scala 303:92]
    node _wire_entry_l1_pf_va_eq_inst_new_va_T_2 = eq(_wire_entry_l1_pf_va_eq_inst_new_va_T_1, UInt<1>("h0")) @[l1sm.scala 303:43]
    wire.entry_l1_pf_va_eq_inst_new_va <= _wire_entry_l1_pf_va_eq_inst_new_va_T_2 @[l1sm.scala 303:40]
    node _wire_entry_inst_new_va_surpass_l1_pf_va_set_T = bits(io.entry_l1_pf_va_sub_inst_new_va, 31, 31) @[l1sm.scala 304:106]
    node _wire_entry_inst_new_va_surpass_l1_pf_va_set_T_1 = xor(io.entry_stride_neg, _wire_entry_inst_new_va_surpass_l1_pf_va_set_T) @[l1sm.scala 304:71]
    node _wire_entry_inst_new_va_surpass_l1_pf_va_set_T_2 = bits(_wire_entry_inst_new_va_surpass_l1_pf_va_set_T_1, 0, 0) @[l1sm.scala 304:120]
    node _wire_entry_inst_new_va_surpass_l1_pf_va_set_T_3 = eq(wire.entry_l1_pf_va_eq_inst_new_va, UInt<1>("h0")) @[l1sm.scala 304:130]
    node _wire_entry_inst_new_va_surpass_l1_pf_va_set_T_4 = and(_wire_entry_inst_new_va_surpass_l1_pf_va_set_T_2, _wire_entry_inst_new_va_surpass_l1_pf_va_set_T_3) @[l1sm.scala 304:127]
    wire.entry_inst_new_va_surpass_l1_pf_va_set <= _wire_entry_inst_new_va_surpass_l1_pf_va_set_T_4 @[l1sm.scala 304:47]
    node _wire_entry_in_l1_pf_region_set_T = bits(wire.entry_l1sm_diff_sub_dist_strideh, 31, 31) @[l1sm.scala 305:97]
    node _wire_entry_in_l1_pf_region_set_T_1 = xor(io.entry_stride_neg, _wire_entry_in_l1_pf_region_set_T) @[l1sm.scala 305:58]
    wire.entry_in_l1_pf_region_set <= _wire_entry_in_l1_pf_region_set_T_1 @[l1sm.scala 305:35]

  module ct_lsu_pfu_gpfb_tmp :
    output io : { flip cp0_lsu_icg_en : UInt<1>, flip cp0_lsu_pfu_mmu_dis : UInt<1>, flip cp0_yy_clk_en : UInt<1>, flip cp0_yy_priv_mode : UInt<2>, flip cpurst_b : AsyncReset, flip forever_cpuclk : Clock, flip ld_da_page_sec_ff : UInt<1>, flip ld_da_page_share_ff : UInt<1>, flip ld_da_pfu_act_vld : UInt<1>, flip ld_da_pfu_pf_inst_vld : UInt<1>, flip ld_da_pfu_va : UInt<40>, flip ld_da_ppn_ff : UInt<28>, flip lsu_pfu_l1_dist_sel : UInt<4>, flip lsu_pfu_l2_dist_sel : UInt<4>, flip pad_yy_icg_scan_en : UInt<1>, flip pfu_biu_pe_req_sel_l1 : UInt<1>, flip pfu_dcache_pref_en : UInt<1>, flip pfu_get_page_sec : UInt<1>, flip pfu_get_page_share : UInt<1>, flip pfu_get_ppn : UInt<28>, flip pfu_get_ppn_err : UInt<1>, flip pfu_get_ppn_vld : UInt<1>, flip pfu_gpfb_biu_pe_req_grnt : UInt<1>, flip pfu_gpfb_from_lfb_dcache_hit : UInt<1>, flip pfu_gpfb_from_lfb_dcache_miss : UInt<1>, flip pfu_gpfb_mmu_pe_req_grnt : UInt<1>, flip pfu_gsdb_gpfb_create_vld : UInt<1>, flip pfu_gsdb_gpfb_pop_req : UInt<1>, flip pfu_gsdb_stride : UInt<11>, flip pfu_gsdb_stride_neg : UInt<1>, flip pfu_gsdb_strideh_6to0 : UInt<7>, flip pfu_l2_pref_en : UInt<1>, flip pfu_mmu_pe_req_sel_l1 : UInt<1>, flip pfu_pop_all_vld : UInt<1>, pfu_gpfb_biu_pe_req : UInt<1>, pfu_gpfb_biu_pe_req_src : UInt<2>, pfu_gpfb_l1_page_sec : UInt<1>, pfu_gpfb_l1_page_share : UInt<1>, pfu_gpfb_l1_pf_addr : UInt<40>, pfu_gpfb_l1_vpn : UInt<28>, pfu_gpfb_l2_page_sec : UInt<1>, pfu_gpfb_l2_page_share : UInt<1>, pfu_gpfb_l2_pf_addr : UInt<40>, pfu_gpfb_l2_vpn : UInt<28>, pfu_gpfb_mmu_pe_req : UInt<1>, pfu_gpfb_mmu_pe_req_src : UInt<2>, pfu_gpfb_priv_mode : UInt<2>, pfu_gpfb_vld : UInt<1>}

    wire wire : { pfb_gpfb_128strideh : UInt<40>, pfb_gpfb_32strideh : UInt<40>, pfu_gpfb_act_vld : UInt<1>, pfu_gpfb_clk : Clock, pfu_gpfb_clk_en : UInt<1>, pfu_gpfb_create_clk : Clock, pfu_gpfb_create_clk_en : UInt<1>, pfu_gpfb_create_dp_vld : UInt<1>, pfu_gpfb_create_gateclk_en : UInt<1>, pfu_gpfb_create_vld : UInt<1>, pfu_gpfb_dcache_hit_pop_req : UInt<1>, pfu_gpfb_inst_new_va : UInt<40>, pfu_gpfb_inst_new_va_too_far_l1_pf_va_set : UInt<1>, pfu_gpfb_l1_biu_pe_req_set : UInt<1>, pfu_gpfb_l1_cmp_va_vld : UInt<1>, pfu_gpfb_l1_dist_strideh : UInt<40>, pfu_gpfb_l1_mmu_pe_req_set : UInt<1>, pfu_gpfb_l1_pf_va : UInt<40>, pfu_gpfb_l1_pf_va_sub_inst_new_va : UInt<40>, pfu_gpfb_l1_pf_va_too_far_l2_pf_va_set : UInt<1>, pfu_gpfb_l1sm_diff_sub_32strideh : UInt<40>, pfu_gpfb_l1sm_reinit_req : UInt<1>, pfu_gpfb_l1sm_va_can_cmp : UInt<1>, pfu_gpfb_l2_biu_pe_req_set : UInt<1>, pfu_gpfb_l2_cmp_va_vld : UInt<1>, pfu_gpfb_l2_dist_strideh : UInt<40>, pfu_gpfb_l2_mmu_pe_req_set : UInt<1>, pfu_gpfb_l2_pf_va_sub_l1_pf_va : UInt<40>, pfu_gpfb_l2sm_diff_sub_128strideh : UInt<40>, pfu_gpfb_l2sm_reinit_req : UInt<1>, pfu_gpfb_l2sm_va_can_cmp : UInt<1>, pfu_gpfb_pf_inst_vld : UInt<1>, pfu_gpfb_pop_vld : UInt<1>, pfu_gpfb_reinit_vld : UInt<1>, pfu_gpfb_stride : UInt<11>, pfu_gpfb_stride_neg : UInt<1>, pfu_gpfb_strideh : UInt<40>, pfu_gpfb_tsm_is_judge : UInt<1>} @[gpfb.scala 20:18]
    node _wire_pfu_gpfb_clk_en_T = or(io.pfu_gpfb_vld, wire.pfu_gpfb_create_gateclk_en) @[gpfb.scala 25:44]
    wire.pfu_gpfb_clk_en <= _wire_pfu_gpfb_clk_en_T @[gpfb.scala 25:25]
    wire.pfu_gpfb_create_clk_en <= wire.pfu_gpfb_create_gateclk_en @[gpfb.scala 26:31]
    inst gated_clk_cell of gated_clk_cell @[gpfb.scala 29:50]
    gated_clk_cell.clk_out is invalid
    gated_clk_cell.pad_yy_icg_scan_en is invalid
    gated_clk_cell.external_en is invalid
    gated_clk_cell.local_en is invalid
    gated_clk_cell.module_en is invalid
    gated_clk_cell.global_en is invalid
    gated_clk_cell.clk_in is invalid
    inst gated_clk_cell_1 of gated_clk_cell_1 @[gpfb.scala 29:50]
    gated_clk_cell_1.clk_out is invalid
    gated_clk_cell_1.pad_yy_icg_scan_en is invalid
    gated_clk_cell_1.external_en is invalid
    gated_clk_cell_1.local_en is invalid
    gated_clk_cell_1.module_en is invalid
    gated_clk_cell_1.global_en is invalid
    gated_clk_cell_1.clk_in is invalid
    wire gated_clk_inst : { flip clk_in : Clock, flip global_en : UInt<1>, flip module_en : UInt<1>, flip local_en : UInt<1>, flip external_en : UInt<1>, flip pad_yy_icg_scan_en : UInt<1>, clk_out : Clock}[2] @[gpfb.scala 29:31]
    gated_clk_inst[0].clk_out <= gated_clk_cell.clk_out @[gpfb.scala 29:31]
    gated_clk_cell.pad_yy_icg_scan_en <= gated_clk_inst[0].pad_yy_icg_scan_en @[gpfb.scala 29:31]
    gated_clk_cell.external_en <= gated_clk_inst[0].external_en @[gpfb.scala 29:31]
    gated_clk_cell.local_en <= gated_clk_inst[0].local_en @[gpfb.scala 29:31]
    gated_clk_cell.module_en <= gated_clk_inst[0].module_en @[gpfb.scala 29:31]
    gated_clk_cell.global_en <= gated_clk_inst[0].global_en @[gpfb.scala 29:31]
    gated_clk_cell.clk_in <= gated_clk_inst[0].clk_in @[gpfb.scala 29:31]
    gated_clk_inst[1].clk_out <= gated_clk_cell_1.clk_out @[gpfb.scala 29:31]
    gated_clk_cell_1.pad_yy_icg_scan_en <= gated_clk_inst[1].pad_yy_icg_scan_en @[gpfb.scala 29:31]
    gated_clk_cell_1.external_en <= gated_clk_inst[1].external_en @[gpfb.scala 29:31]
    gated_clk_cell_1.local_en <= gated_clk_inst[1].local_en @[gpfb.scala 29:31]
    gated_clk_cell_1.module_en <= gated_clk_inst[1].module_en @[gpfb.scala 29:31]
    gated_clk_cell_1.global_en <= gated_clk_inst[1].global_en @[gpfb.scala 29:31]
    gated_clk_cell_1.clk_in <= gated_clk_inst[1].clk_in @[gpfb.scala 29:31]
    gated_clk_inst[0].clk_in <= io.forever_cpuclk @[gpfb.scala 31:30]
    gated_clk_inst[0].external_en <= UInt<1>("h0") @[gpfb.scala 32:35]
    gated_clk_inst[0].global_en <= io.cp0_yy_clk_en @[gpfb.scala 33:33]
    gated_clk_inst[0].module_en <= io.cp0_lsu_icg_en @[gpfb.scala 35:33]
    gated_clk_inst[0].pad_yy_icg_scan_en <= io.pad_yy_icg_scan_en @[gpfb.scala 36:42]
    wire.pfu_gpfb_clk <= gated_clk_inst[0].clk_out @[gpfb.scala 38:25]
    gated_clk_inst[0].local_en <= wire.pfu_gpfb_clk_en @[gpfb.scala 39:34]
    gated_clk_inst[1].clk_in <= io.forever_cpuclk @[gpfb.scala 31:30]
    gated_clk_inst[1].external_en <= UInt<1>("h0") @[gpfb.scala 32:35]
    gated_clk_inst[1].global_en <= io.cp0_yy_clk_en @[gpfb.scala 33:33]
    gated_clk_inst[1].module_en <= io.cp0_lsu_icg_en @[gpfb.scala 35:33]
    gated_clk_inst[1].pad_yy_icg_scan_en <= io.pad_yy_icg_scan_en @[gpfb.scala 36:42]
    wire.pfu_gpfb_create_clk <= gated_clk_inst[1].clk_out @[gpfb.scala 41:32]
    gated_clk_inst[1].local_en <= wire.pfu_gpfb_create_clk_en @[gpfb.scala 42:34]
    node _wire_pfu_gpfb_stride_T = bits(io.pfu_gsdb_stride, 10, 0) @[gpfb.scala 47:45]
    wire.pfu_gpfb_stride <= _wire_pfu_gpfb_stride_T @[gpfb.scala 47:24]
    wire.pfu_gpfb_stride_neg <= io.pfu_gsdb_stride_neg @[gpfb.scala 48:31]
    wire wire_pfu_gpfb_stideh_6to0 : UInt<7> @[gpfb.scala 51:47]
    node _T = asUInt(io.cpurst_b) @[gpfb.scala 52:60]
    node _T_1 = eq(_T, UInt<1>("h0")) @[gpfb.scala 52:47]
    node _T_2 = asAsyncReset(_T_1) @[gpfb.scala 52:68]
    reg pfu_gpfb_strideh_6to0 : UInt<7>, wire.pfu_gpfb_create_clk with :
      reset => (_T_2, UInt<7>("h0")) @[gpfb.scala 53:40]
    when wire.pfu_gpfb_create_dp_vld : @[gpfb.scala 55:38]
      pfu_gpfb_strideh_6to0 <= io.pfu_gsdb_strideh_6to0 @[gpfb.scala 56:29]
    wire_pfu_gpfb_stideh_6to0 <= pfu_gpfb_strideh_6to0 @[gpfb.scala 58:31]
    node _T_3 = asUInt(io.cpurst_b) @[gpfb.scala 62:53]
    node _T_4 = eq(_T_3, UInt<1>("h0")) @[gpfb.scala 62:40]
    node _T_5 = asAsyncReset(_T_4) @[gpfb.scala 62:61]
    reg pfu_gpfb_inst_new_va_too_far_l1_pf_va : UInt<1>, wire.pfu_gpfb_clk with :
      reset => (_T_5, UInt<1>("h0")) @[gpfb.scala 63:56]
    reg pfu_gpfb_l1_pf_va_too_far_l2_pf_va : UInt<1>, wire.pfu_gpfb_clk with :
      reset => (_T_5, UInt<1>("h0")) @[gpfb.scala 64:53]
    node _T_6 = or(wire.pfu_gpfb_create_dp_vld, wire.pfu_gpfb_reinit_vld) @[gpfb.scala 67:38]
    when _T_6 : @[gpfb.scala 67:67]
      pfu_gpfb_inst_new_va_too_far_l1_pf_va <= UInt<1>("h0") @[gpfb.scala 68:46]
      pfu_gpfb_l1_pf_va_too_far_l2_pf_va <= UInt<1>("h0") @[gpfb.scala 69:42]
    else :
      node _T_7 = and(wire.pfu_gpfb_l1_cmp_va_vld, wire.pfu_gpfb_l1sm_va_can_cmp) @[gpfb.scala 71:40]
      when _T_7 : @[gpfb.scala 71:73]
        pfu_gpfb_inst_new_va_too_far_l1_pf_va <= wire.pfu_gpfb_inst_new_va_too_far_l1_pf_va_set @[gpfb.scala 72:47]
      node _T_8 = and(wire.pfu_gpfb_l2_cmp_va_vld, wire.pfu_gpfb_l2sm_va_can_cmp) @[gpfb.scala 74:40]
      when _T_8 : @[gpfb.scala 74:74]
        pfu_gpfb_l1_pf_va_too_far_l2_pf_va <= wire.pfu_gpfb_l1_pf_va_too_far_l2_pf_va_set @[gpfb.scala 75:44]
    node _wire_pfu_gpfb_pop_vld_T = bits(pfu_gpfb_inst_new_va_too_far_l1_pf_va, 0, 0) @[gpfb.scala 79:49]
    node _wire_pfu_gpfb_pop_vld_T_1 = or(wire.pfu_gpfb_dcache_hit_pop_req, _wire_pfu_gpfb_pop_vld_T) @[gpfb.scala 79:7]
    node _wire_pfu_gpfb_pop_vld_T_2 = bits(pfu_gpfb_l1_pf_va_too_far_l2_pf_va, 0, 0) @[gpfb.scala 80:46]
    node _wire_pfu_gpfb_pop_vld_T_3 = or(_wire_pfu_gpfb_pop_vld_T_1, _wire_pfu_gpfb_pop_vld_T_2) @[gpfb.scala 80:7]
    node _wire_pfu_gpfb_pop_vld_T_4 = or(_wire_pfu_gpfb_pop_vld_T_3, io.pfu_gsdb_gpfb_pop_req) @[gpfb.scala 81:7]
    node _wire_pfu_gpfb_pop_vld_T_5 = and(io.pfu_gpfb_vld, _wire_pfu_gpfb_pop_vld_T_4) @[gpfb.scala 78:69]
    node _wire_pfu_gpfb_pop_vld_T_6 = or(io.pfu_pop_all_vld, _wire_pfu_gpfb_pop_vld_T_5) @[gpfb.scala 78:50]
    wire.pfu_gpfb_pop_vld <= _wire_pfu_gpfb_pop_vld_T_6 @[gpfb.scala 78:27]
    node _wire_pfu_gpfb_strideh_T = bits(wire.pfu_gpfb_stride_neg, 0, 0) @[Bitwise.scala 74:15]
    node _wire_pfu_gpfb_strideh_T_1 = mux(_wire_pfu_gpfb_strideh_T, UInt<21>("h1fffff"), UInt<21>("h0")) @[Bitwise.scala 74:12]
    node _wire_pfu_gpfb_strideh_T_2 = cat(UInt<8>("h0"), _wire_pfu_gpfb_strideh_T_1) @[gpfb.scala 82:83]
    node _wire_pfu_gpfb_strideh_T_3 = bits(wire.pfu_gpfb_stride, 10, 7) @[gpfb.scala 82:152]
    node _wire_pfu_gpfb_strideh_T_4 = cat(_wire_pfu_gpfb_strideh_T_2, _wire_pfu_gpfb_strideh_T_3) @[gpfb.scala 82:129]
    node _wire_pfu_gpfb_strideh_T_5 = bits(wire_pfu_gpfb_stideh_6to0, 6, 0) @[gpfb.scala 82:187]
    node _wire_pfu_gpfb_strideh_T_6 = cat(_wire_pfu_gpfb_strideh_T_4, _wire_pfu_gpfb_strideh_T_5) @[gpfb.scala 82:159]
    wire.pfu_gpfb_strideh <= _wire_pfu_gpfb_strideh_T_6 @[gpfb.scala 82:27]
    node _wire_pfu_gpfb_pf_inst_vld_T = and(io.pfu_gpfb_vld, io.ld_da_pfu_pf_inst_vld) @[gpfb.scala 86:49]
    wire.pfu_gpfb_pf_inst_vld <= _wire_pfu_gpfb_pf_inst_vld_T @[gpfb.scala 86:30]
    node _wire_pfu_gpfb_act_vld_T = and(io.pfu_gpfb_vld, io.ld_da_pfu_act_vld) @[gpfb.scala 87:45]
    wire.pfu_gpfb_act_vld <= _wire_pfu_gpfb_act_vld_T @[gpfb.scala 87:26]
    inst ct_lsu_pfu_pfb_tsm_tmp of ct_lsu_pfu_pfb_tsm_tmp @[gpfb.scala 92:27]
    ct_lsu_pfu_pfb_tsm_tmp.io.cp0_lsu_icg_en <= io.cp0_lsu_icg_en @[gpfb.scala 93:39]
    ct_lsu_pfu_pfb_tsm_tmp.io.cp0_yy_clk_en <= io.cp0_yy_clk_en @[gpfb.scala 94:39]
    ct_lsu_pfu_pfb_tsm_tmp.io.cp0_yy_priv_mode <= io.cp0_yy_priv_mode @[gpfb.scala 95:39]
    ct_lsu_pfu_pfb_tsm_tmp.io.cpurst_b <= io.cpurst_b @[gpfb.scala 96:39]
    ct_lsu_pfu_pfb_tsm_tmp.io.entry_act_vld <= wire.pfu_gpfb_act_vld @[gpfb.scala 97:39]
    io.pfu_gpfb_biu_pe_req <= ct_lsu_pfu_pfb_tsm_tmp.io.entry_biu_pe_req @[gpfb.scala 98:39]
    ct_lsu_pfu_pfb_tsm_tmp.io.entry_biu_pe_req_grnt <= io.pfu_gpfb_biu_pe_req_grnt @[gpfb.scala 99:39]
    io.pfu_gpfb_biu_pe_req_src <= ct_lsu_pfu_pfb_tsm_tmp.io.entry_biu_pe_req_src @[gpfb.scala 100:39]
    ct_lsu_pfu_pfb_tsm_tmp.io.entry_clk <= wire.pfu_gpfb_clk @[gpfb.scala 101:39]
    ct_lsu_pfu_pfb_tsm_tmp.io.entry_create_dp_vld <= wire.pfu_gpfb_create_dp_vld @[gpfb.scala 102:39]
    ct_lsu_pfu_pfb_tsm_tmp.io.entry_create_vld <= wire.pfu_gpfb_create_vld @[gpfb.scala 103:39]
    wire.pfu_gpfb_dcache_hit_pop_req <= ct_lsu_pfu_pfb_tsm_tmp.io.entry_dcache_hit_pop_req @[gpfb.scala 104:39]
    ct_lsu_pfu_pfb_tsm_tmp.io.entry_from_lfb_dcache_hit <= io.pfu_gpfb_from_lfb_dcache_hit @[gpfb.scala 105:39]
    ct_lsu_pfu_pfb_tsm_tmp.io.entry_from_lfb_dcache_miss <= io.pfu_gpfb_from_lfb_dcache_miss @[gpfb.scala 106:39]
    wire.pfu_gpfb_inst_new_va <= ct_lsu_pfu_pfb_tsm_tmp.io.entry_inst_new_va @[gpfb.scala 107:39]
    ct_lsu_pfu_pfb_tsm_tmp.io.entry_l1_biu_pe_req_set <= wire.pfu_gpfb_l1_biu_pe_req_set @[gpfb.scala 108:39]
    ct_lsu_pfu_pfb_tsm_tmp.io.entry_l1_mmu_pe_req_set <= wire.pfu_gpfb_l1_mmu_pe_req_set @[gpfb.scala 109:39]
    ct_lsu_pfu_pfb_tsm_tmp.io.entry_l2_biu_pe_req_set <= wire.pfu_gpfb_l2_biu_pe_req_set @[gpfb.scala 110:39]
    ct_lsu_pfu_pfb_tsm_tmp.io.entry_l2_mmu_pe_req_set <= wire.pfu_gpfb_l2_mmu_pe_req_set @[gpfb.scala 111:39]
    io.pfu_gpfb_mmu_pe_req <= ct_lsu_pfu_pfb_tsm_tmp.io.entry_mmu_pe_req @[gpfb.scala 112:39]
    ct_lsu_pfu_pfb_tsm_tmp.io.entry_mmu_pe_req_grnt <= io.pfu_gpfb_mmu_pe_req_grnt @[gpfb.scala 113:39]
    io.pfu_gpfb_mmu_pe_req_src <= ct_lsu_pfu_pfb_tsm_tmp.io.entry_mmu_pe_req_src @[gpfb.scala 114:39]
    ct_lsu_pfu_pfb_tsm_tmp.io.entry_pf_inst_vld <= wire.pfu_gpfb_pf_inst_vld @[gpfb.scala 115:39]
    ct_lsu_pfu_pfb_tsm_tmp.io.entry_pop_vld <= wire.pfu_gpfb_pop_vld @[gpfb.scala 116:39]
    io.pfu_gpfb_priv_mode <= ct_lsu_pfu_pfb_tsm_tmp.io.entry_priv_mode @[gpfb.scala 117:39]
    ct_lsu_pfu_pfb_tsm_tmp.io.entry_reinit_vld <= wire.pfu_gpfb_reinit_vld @[gpfb.scala 118:39]
    ct_lsu_pfu_pfb_tsm_tmp.io.entry_stride <= wire.pfu_gpfb_stride @[gpfb.scala 119:39]
    ct_lsu_pfu_pfb_tsm_tmp.io.entry_stride_neg <= wire.pfu_gpfb_stride_neg @[gpfb.scala 120:39]
    wire.pfu_gpfb_tsm_is_judge <= ct_lsu_pfu_pfb_tsm_tmp.io.entry_tsm_is_judge @[gpfb.scala 121:39]
    io.pfu_gpfb_vld <= ct_lsu_pfu_pfb_tsm_tmp.io.entry_vld @[gpfb.scala 122:39]
    ct_lsu_pfu_pfb_tsm_tmp.io.forever_cpuclk <= io.forever_cpuclk @[gpfb.scala 123:39]
    ct_lsu_pfu_pfb_tsm_tmp.io.pad_yy_icg_scan_en <= io.pad_yy_icg_scan_en @[gpfb.scala 124:39]
    ct_lsu_pfu_pfb_tsm_tmp.io.pipe_va <= io.ld_da_pfu_va @[gpfb.scala 125:39]
    inst ct_lsu_pfu_pfb_l1sm_tmp of ct_lsu_pfu_pfb_l1sm_tmp @[gpfb.scala 129:32]
    inst ct_lsu_pfu_pfb_l2sm_tmp of ct_lsu_pfu_pfb_l2sm_tmp @[gpfb.scala 129:64]
    ct_lsu_pfu_pfb_l1sm_tmp.io.cp0_lsu_icg_en <= io.cp0_lsu_icg_en @[gpfb.scala 131:27]
    ct_lsu_pfu_pfb_l1sm_tmp.io.cp0_lsu_pfu_mmu_dis <= io.cp0_lsu_pfu_mmu_dis @[gpfb.scala 132:32]
    ct_lsu_pfu_pfb_l1sm_tmp.io.cp0_yy_clk_en <= io.cp0_yy_clk_en @[gpfb.scala 133:26]
    ct_lsu_pfu_pfb_l1sm_tmp.io.cpurst_b <= io.cpurst_b @[gpfb.scala 134:21]
    ct_lsu_pfu_pfb_l1sm_tmp.io.entry_biu_pe_req <= io.pfu_gpfb_biu_pe_req @[gpfb.scala 135:29]
    ct_lsu_pfu_pfb_l1sm_tmp.io.entry_biu_pe_req_grnt <= io.pfu_gpfb_biu_pe_req_grnt @[gpfb.scala 136:34]
    ct_lsu_pfu_pfb_l1sm_tmp.io.entry_biu_pe_req_src <= io.pfu_gpfb_biu_pe_req_src @[gpfb.scala 137:33]
    ct_lsu_pfu_pfb_l1sm_tmp.io.entry_clk <= wire.pfu_gpfb_clk @[gpfb.scala 138:22]
    ct_lsu_pfu_pfb_l1sm_tmp.io.entry_create_dp_vld <= wire.pfu_gpfb_create_dp_vld @[gpfb.scala 139:32]
    ct_lsu_pfu_pfb_l1sm_tmp.io.entry_mmu_pe_req <= io.pfu_gpfb_mmu_pe_req @[gpfb.scala 140:29]
    ct_lsu_pfu_pfb_l1sm_tmp.io.entry_mmu_pe_req_grnt <= io.pfu_gpfb_mmu_pe_req_grnt @[gpfb.scala 141:34]
    ct_lsu_pfu_pfb_l1sm_tmp.io.entry_mmu_pe_req_src <= io.pfu_gpfb_mmu_pe_req_src @[gpfb.scala 142:33]
    ct_lsu_pfu_pfb_l1sm_tmp.io.entry_pf_inst_vld <= wire.pfu_gpfb_pf_inst_vld @[gpfb.scala 143:30]
    ct_lsu_pfu_pfb_l1sm_tmp.io.entry_pop_vld <= wire.pfu_gpfb_pop_vld @[gpfb.scala 144:26]
    ct_lsu_pfu_pfb_l1sm_tmp.io.entry_reinit_vld <= wire.pfu_gpfb_reinit_vld @[gpfb.scala 145:29]
    ct_lsu_pfu_pfb_l1sm_tmp.io.entry_stride_neg <= wire.pfu_gpfb_stride_neg @[gpfb.scala 146:29]
    ct_lsu_pfu_pfb_l1sm_tmp.io.entry_strideh <= wire.pfu_gpfb_strideh @[gpfb.scala 147:26]
    ct_lsu_pfu_pfb_l1sm_tmp.io.entry_tsm_is_judge <= wire.pfu_gpfb_tsm_is_judge @[gpfb.scala 148:31]
    ct_lsu_pfu_pfb_l1sm_tmp.io.forever_cpuclk <= io.forever_cpuclk @[gpfb.scala 149:27]
    ct_lsu_pfu_pfb_l1sm_tmp.io.ld_da_page_sec_ff <= io.ld_da_page_sec_ff @[gpfb.scala 150:30]
    ct_lsu_pfu_pfb_l1sm_tmp.io.ld_da_page_share_ff <= io.ld_da_page_share_ff @[gpfb.scala 151:32]
    ct_lsu_pfu_pfb_l1sm_tmp.io.ld_da_ppn_ff <= io.ld_da_ppn_ff @[gpfb.scala 152:25]
    ct_lsu_pfu_pfb_l1sm_tmp.io.pad_yy_icg_scan_en <= io.pad_yy_icg_scan_en @[gpfb.scala 153:31]
    ct_lsu_pfu_pfb_l1sm_tmp.io.pfu_biu_pe_req_sel_l1 <= io.pfu_biu_pe_req_sel_l1 @[gpfb.scala 154:34]
    ct_lsu_pfu_pfb_l1sm_tmp.io.pfu_get_page_sec <= io.pfu_get_page_sec @[gpfb.scala 155:29]
    ct_lsu_pfu_pfb_l1sm_tmp.io.pfu_get_page_share <= io.pfu_get_page_share @[gpfb.scala 156:31]
    ct_lsu_pfu_pfb_l1sm_tmp.io.pfu_get_ppn <= io.pfu_get_ppn @[gpfb.scala 157:24]
    ct_lsu_pfu_pfb_l1sm_tmp.io.pfu_get_ppn_err <= io.pfu_get_ppn_err @[gpfb.scala 158:28]
    ct_lsu_pfu_pfb_l1sm_tmp.io.pfu_get_ppn_vld <= io.pfu_get_ppn_vld @[gpfb.scala 159:28]
    ct_lsu_pfu_pfb_l1sm_tmp.io.pfu_mmu_pe_req_sel_l1 <= io.pfu_mmu_pe_req_sel_l1 @[gpfb.scala 160:34]
    ct_lsu_pfu_pfb_l1sm_tmp.io.entry_inst_new_va <= wire.pfu_gpfb_inst_new_va @[gpfb.scala 162:30]
    ct_lsu_pfu_pfb_l1sm_tmp.io.pfu_dcache_pref_en <= io.pfu_dcache_pref_en @[gpfb.scala 165:33]
    wire.pfu_gpfb_l1_pf_va <= ct_lsu_pfu_pfb_l1sm_tmp.io.entry_l1_pf_va @[gpfb.scala 167:30]
    wire.pfu_gpfb_l1sm_reinit_req <= ct_lsu_pfu_pfb_l1sm_tmp.io.entry_l1sm_reinit_req @[gpfb.scala 169:37]
    wire.pfu_gpfb_l1sm_va_can_cmp <= ct_lsu_pfu_pfb_l1sm_tmp.io.entry_l1sm_va_can_cmp @[gpfb.scala 170:37]
    ct_lsu_pfu_pfb_l1sm_tmp.io.entry_l1_dist_strideh <= wire.pfu_gpfb_l1_dist_strideh @[gpfb.scala 171:36]
    wire.pfu_gpfb_l1_biu_pe_req_set <= ct_lsu_pfu_pfb_l1sm_tmp.io.entry_l1_biu_pe_req_set @[gpfb.scala 172:39]
    wire.pfu_gpfb_l1_cmp_va_vld <= ct_lsu_pfu_pfb_l1sm_tmp.io.entry_l1_cmp_va_vld @[gpfb.scala 173:35]
    wire.pfu_gpfb_l1_mmu_pe_req_set <= ct_lsu_pfu_pfb_l1sm_tmp.io.entry_l1_mmu_pe_req_set @[gpfb.scala 174:39]
    io.pfu_gpfb_l1_page_sec <= ct_lsu_pfu_pfb_l1sm_tmp.io.entry_l1_page_sec @[gpfb.scala 175:31]
    io.pfu_gpfb_l1_page_share <= ct_lsu_pfu_pfb_l1sm_tmp.io.entry_l1_page_share @[gpfb.scala 176:33]
    io.pfu_gpfb_l1_pf_addr <= ct_lsu_pfu_pfb_l1sm_tmp.io.entry_l1_pf_addr @[gpfb.scala 177:30]
    wire.pfu_gpfb_l1_pf_va_sub_inst_new_va <= ct_lsu_pfu_pfb_l1sm_tmp.io.entry_l1_pf_va_sub_inst_new_va @[gpfb.scala 178:46]
    io.pfu_gpfb_l1_vpn <= ct_lsu_pfu_pfb_l1sm_tmp.io.entry_l1_vpn @[gpfb.scala 179:26]
    ct_lsu_pfu_pfb_l2sm_tmp.io.cp0_lsu_icg_en <= io.cp0_lsu_icg_en @[gpfb.scala 131:27]
    ct_lsu_pfu_pfb_l2sm_tmp.io.cp0_lsu_pfu_mmu_dis <= io.cp0_lsu_pfu_mmu_dis @[gpfb.scala 132:32]
    ct_lsu_pfu_pfb_l2sm_tmp.io.cp0_yy_clk_en <= io.cp0_yy_clk_en @[gpfb.scala 133:26]
    ct_lsu_pfu_pfb_l2sm_tmp.io.cpurst_b <= io.cpurst_b @[gpfb.scala 134:21]
    ct_lsu_pfu_pfb_l2sm_tmp.io.entry_biu_pe_req <= io.pfu_gpfb_biu_pe_req @[gpfb.scala 135:29]
    ct_lsu_pfu_pfb_l2sm_tmp.io.entry_biu_pe_req_grnt <= io.pfu_gpfb_biu_pe_req_grnt @[gpfb.scala 136:34]
    ct_lsu_pfu_pfb_l2sm_tmp.io.entry_biu_pe_req_src <= io.pfu_gpfb_biu_pe_req_src @[gpfb.scala 137:33]
    ct_lsu_pfu_pfb_l2sm_tmp.io.entry_clk <= wire.pfu_gpfb_clk @[gpfb.scala 138:22]
    ct_lsu_pfu_pfb_l2sm_tmp.io.entry_create_dp_vld <= wire.pfu_gpfb_create_dp_vld @[gpfb.scala 139:32]
    ct_lsu_pfu_pfb_l2sm_tmp.io.entry_mmu_pe_req <= io.pfu_gpfb_mmu_pe_req @[gpfb.scala 140:29]
    ct_lsu_pfu_pfb_l2sm_tmp.io.entry_mmu_pe_req_grnt <= io.pfu_gpfb_mmu_pe_req_grnt @[gpfb.scala 141:34]
    ct_lsu_pfu_pfb_l2sm_tmp.io.entry_mmu_pe_req_src <= io.pfu_gpfb_mmu_pe_req_src @[gpfb.scala 142:33]
    ct_lsu_pfu_pfb_l2sm_tmp.io.entry_pf_inst_vld <= wire.pfu_gpfb_pf_inst_vld @[gpfb.scala 143:30]
    ct_lsu_pfu_pfb_l2sm_tmp.io.entry_pop_vld <= wire.pfu_gpfb_pop_vld @[gpfb.scala 144:26]
    ct_lsu_pfu_pfb_l2sm_tmp.io.entry_reinit_vld <= wire.pfu_gpfb_reinit_vld @[gpfb.scala 145:29]
    ct_lsu_pfu_pfb_l2sm_tmp.io.entry_stride_neg <= wire.pfu_gpfb_stride_neg @[gpfb.scala 146:29]
    ct_lsu_pfu_pfb_l2sm_tmp.io.entry_strideh <= wire.pfu_gpfb_strideh @[gpfb.scala 147:26]
    ct_lsu_pfu_pfb_l2sm_tmp.io.entry_tsm_is_judge <= wire.pfu_gpfb_tsm_is_judge @[gpfb.scala 148:31]
    ct_lsu_pfu_pfb_l2sm_tmp.io.forever_cpuclk <= io.forever_cpuclk @[gpfb.scala 149:27]
    ct_lsu_pfu_pfb_l2sm_tmp.io.ld_da_page_sec_ff <= io.ld_da_page_sec_ff @[gpfb.scala 150:30]
    ct_lsu_pfu_pfb_l2sm_tmp.io.ld_da_page_share_ff <= io.ld_da_page_share_ff @[gpfb.scala 151:32]
    ct_lsu_pfu_pfb_l2sm_tmp.io.ld_da_ppn_ff <= io.ld_da_ppn_ff @[gpfb.scala 152:25]
    ct_lsu_pfu_pfb_l2sm_tmp.io.pad_yy_icg_scan_en <= io.pad_yy_icg_scan_en @[gpfb.scala 153:31]
    ct_lsu_pfu_pfb_l2sm_tmp.io.pfu_biu_pe_req_sel_l1 <= io.pfu_biu_pe_req_sel_l1 @[gpfb.scala 154:34]
    ct_lsu_pfu_pfb_l2sm_tmp.io.pfu_get_page_sec <= io.pfu_get_page_sec @[gpfb.scala 155:29]
    ct_lsu_pfu_pfb_l2sm_tmp.io.pfu_get_page_share <= io.pfu_get_page_share @[gpfb.scala 156:31]
    ct_lsu_pfu_pfb_l2sm_tmp.io.pfu_get_ppn <= io.pfu_get_ppn @[gpfb.scala 157:24]
    ct_lsu_pfu_pfb_l2sm_tmp.io.pfu_get_ppn_err <= io.pfu_get_ppn_err @[gpfb.scala 158:28]
    ct_lsu_pfu_pfb_l2sm_tmp.io.pfu_get_ppn_vld <= io.pfu_get_ppn_vld @[gpfb.scala 159:28]
    ct_lsu_pfu_pfb_l2sm_tmp.io.pfu_mmu_pe_req_sel_l1 <= io.pfu_mmu_pe_req_sel_l1 @[gpfb.scala 160:34]
    ct_lsu_pfu_pfb_l2sm_tmp.io.entry_inst_new_va <= wire.pfu_gpfb_inst_new_va @[gpfb.scala 162:30]
    ct_lsu_pfu_pfb_l2sm_tmp.io.pfu_dcache_pref_en <= io.pfu_l2_pref_en @[gpfb.scala 181:33]
    ct_lsu_pfu_pfb_l2sm_tmp.io.entry_l1_pf_va_t <= wire.pfu_gpfb_l1_pf_va @[gpfb.scala 183:35]
    wire.pfu_gpfb_l2sm_reinit_req <= ct_lsu_pfu_pfb_l2sm_tmp.io.entry_l1sm_reinit_req @[gpfb.scala 185:37]
    wire.pfu_gpfb_l2sm_va_can_cmp <= ct_lsu_pfu_pfb_l2sm_tmp.io.entry_l1sm_va_can_cmp @[gpfb.scala 186:37]
    ct_lsu_pfu_pfb_l2sm_tmp.io.entry_l1_dist_strideh <= wire.pfu_gpfb_l2_dist_strideh @[gpfb.scala 187:36]
    wire.pfu_gpfb_l2_biu_pe_req_set <= ct_lsu_pfu_pfb_l2sm_tmp.io.entry_l1_biu_pe_req_set @[gpfb.scala 188:39]
    wire.pfu_gpfb_l2_cmp_va_vld <= ct_lsu_pfu_pfb_l2sm_tmp.io.entry_l1_cmp_va_vld @[gpfb.scala 189:35]
    wire.pfu_gpfb_l2_mmu_pe_req_set <= ct_lsu_pfu_pfb_l2sm_tmp.io.entry_l1_mmu_pe_req_set @[gpfb.scala 190:39]
    io.pfu_gpfb_l2_page_sec <= ct_lsu_pfu_pfb_l2sm_tmp.io.entry_l1_page_sec @[gpfb.scala 191:31]
    io.pfu_gpfb_l2_page_share <= ct_lsu_pfu_pfb_l2sm_tmp.io.entry_l1_page_share @[gpfb.scala 192:33]
    io.pfu_gpfb_l2_pf_addr <= ct_lsu_pfu_pfb_l2sm_tmp.io.entry_l1_pf_addr @[gpfb.scala 193:30]
    wire.pfu_gpfb_l2_pf_va_sub_l1_pf_va <= ct_lsu_pfu_pfb_l2sm_tmp.io.entry_l1_pf_va_sub_inst_new_va @[gpfb.scala 194:43]
    io.pfu_gpfb_l2_vpn <= ct_lsu_pfu_pfb_l2sm_tmp.io.entry_l1_vpn @[gpfb.scala 195:26]
    node _wire_pfu_gpfb_l1_dist_strideh_T = mux(UInt<1>("h0"), UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 74:12]
    node _wire_pfu_gpfb_l1_dist_strideh_T_1 = bits(io.lsu_pfu_l1_dist_sel, 3, 3) @[gpfb.scala 211:42]
    node _wire_pfu_gpfb_l1_dist_strideh_T_2 = bits(_wire_pfu_gpfb_l1_dist_strideh_T_1, 0, 0) @[Bitwise.scala 74:15]
    node _wire_pfu_gpfb_l1_dist_strideh_T_3 = mux(_wire_pfu_gpfb_l1_dist_strideh_T_2, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
    node _wire_pfu_gpfb_l1_dist_strideh_T_4 = bits(wire.pfu_gpfb_strideh, 27, 0) @[gpfb.scala 211:71]
    node _wire_pfu_gpfb_l1_dist_strideh_T_5 = cat(_wire_pfu_gpfb_l1_dist_strideh_T_4, UInt<4>("h0")) @[gpfb.scala 211:86]
    node _wire_pfu_gpfb_l1_dist_strideh_T_6 = and(_wire_pfu_gpfb_l1_dist_strideh_T_3, _wire_pfu_gpfb_l1_dist_strideh_T_5) @[gpfb.scala 211:47]
    node _wire_pfu_gpfb_l1_dist_strideh_T_7 = bits(io.lsu_pfu_l1_dist_sel, 2, 2) @[gpfb.scala 212:43]
    node _wire_pfu_gpfb_l1_dist_strideh_T_8 = bits(_wire_pfu_gpfb_l1_dist_strideh_T_7, 0, 0) @[Bitwise.scala 74:15]
    node _wire_pfu_gpfb_l1_dist_strideh_T_9 = mux(_wire_pfu_gpfb_l1_dist_strideh_T_8, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
    node _wire_pfu_gpfb_l1_dist_strideh_T_10 = bits(wire.pfu_gpfb_strideh, 28, 0) @[gpfb.scala 212:72]
    node _wire_pfu_gpfb_l1_dist_strideh_T_11 = cat(_wire_pfu_gpfb_l1_dist_strideh_T_10, UInt<3>("h0")) @[gpfb.scala 212:87]
    node _wire_pfu_gpfb_l1_dist_strideh_T_12 = and(_wire_pfu_gpfb_l1_dist_strideh_T_9, _wire_pfu_gpfb_l1_dist_strideh_T_11) @[gpfb.scala 212:48]
    node _wire_pfu_gpfb_l1_dist_strideh_T_13 = or(_wire_pfu_gpfb_l1_dist_strideh_T_6, _wire_pfu_gpfb_l1_dist_strideh_T_12) @[gpfb.scala 212:5]
    node _wire_pfu_gpfb_l1_dist_strideh_T_14 = bits(io.lsu_pfu_l1_dist_sel, 1, 1) @[gpfb.scala 213:43]
    node _wire_pfu_gpfb_l1_dist_strideh_T_15 = bits(_wire_pfu_gpfb_l1_dist_strideh_T_14, 0, 0) @[Bitwise.scala 74:15]
    node _wire_pfu_gpfb_l1_dist_strideh_T_16 = mux(_wire_pfu_gpfb_l1_dist_strideh_T_15, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
    node _wire_pfu_gpfb_l1_dist_strideh_T_17 = bits(wire.pfu_gpfb_strideh, 29, 0) @[gpfb.scala 213:72]
    node _wire_pfu_gpfb_l1_dist_strideh_T_18 = cat(_wire_pfu_gpfb_l1_dist_strideh_T_17, UInt<2>("h0")) @[gpfb.scala 213:87]
    node _wire_pfu_gpfb_l1_dist_strideh_T_19 = and(_wire_pfu_gpfb_l1_dist_strideh_T_16, _wire_pfu_gpfb_l1_dist_strideh_T_18) @[gpfb.scala 213:48]
    node _wire_pfu_gpfb_l1_dist_strideh_T_20 = or(_wire_pfu_gpfb_l1_dist_strideh_T_13, _wire_pfu_gpfb_l1_dist_strideh_T_19) @[gpfb.scala 213:5]
    node _wire_pfu_gpfb_l1_dist_strideh_T_21 = bits(io.lsu_pfu_l1_dist_sel, 0, 0) @[gpfb.scala 214:43]
    node _wire_pfu_gpfb_l1_dist_strideh_T_22 = bits(_wire_pfu_gpfb_l1_dist_strideh_T_21, 0, 0) @[Bitwise.scala 74:15]
    node _wire_pfu_gpfb_l1_dist_strideh_T_23 = mux(_wire_pfu_gpfb_l1_dist_strideh_T_22, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
    node _wire_pfu_gpfb_l1_dist_strideh_T_24 = bits(wire.pfu_gpfb_strideh, 30, 0) @[gpfb.scala 214:72]
    node _wire_pfu_gpfb_l1_dist_strideh_T_25 = cat(_wire_pfu_gpfb_l1_dist_strideh_T_24, UInt<1>("h0")) @[gpfb.scala 214:87]
    node _wire_pfu_gpfb_l1_dist_strideh_T_26 = and(_wire_pfu_gpfb_l1_dist_strideh_T_23, _wire_pfu_gpfb_l1_dist_strideh_T_25) @[gpfb.scala 214:48]
    node _wire_pfu_gpfb_l1_dist_strideh_T_27 = or(_wire_pfu_gpfb_l1_dist_strideh_T_20, _wire_pfu_gpfb_l1_dist_strideh_T_26) @[gpfb.scala 214:5]
    node _wire_pfu_gpfb_l1_dist_strideh_T_28 = cat(_wire_pfu_gpfb_l1_dist_strideh_T, _wire_pfu_gpfb_l1_dist_strideh_T_27) @[gpfb.scala 210:103]
    wire.pfu_gpfb_l1_dist_strideh <= _wire_pfu_gpfb_l1_dist_strideh_T_28 @[gpfb.scala 210:33]
    node _wire_pfu_gpfb_l2_dist_strideh_T = mux(UInt<1>("h0"), UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 74:12]
    node _wire_pfu_gpfb_l2_dist_strideh_T_1 = bits(io.lsu_pfu_l2_dist_sel, 3, 3) @[gpfb.scala 217:42]
    node _wire_pfu_gpfb_l2_dist_strideh_T_2 = bits(_wire_pfu_gpfb_l2_dist_strideh_T_1, 0, 0) @[Bitwise.scala 74:15]
    node _wire_pfu_gpfb_l2_dist_strideh_T_3 = mux(_wire_pfu_gpfb_l2_dist_strideh_T_2, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
    node _wire_pfu_gpfb_l2_dist_strideh_T_4 = bits(wire.pfu_gpfb_strideh, 25, 0) @[gpfb.scala 217:71]
    node _wire_pfu_gpfb_l2_dist_strideh_T_5 = cat(_wire_pfu_gpfb_l2_dist_strideh_T_4, UInt<6>("h0")) @[gpfb.scala 217:86]
    node _wire_pfu_gpfb_l2_dist_strideh_T_6 = and(_wire_pfu_gpfb_l2_dist_strideh_T_3, _wire_pfu_gpfb_l2_dist_strideh_T_5) @[gpfb.scala 217:47]
    node _wire_pfu_gpfb_l2_dist_strideh_T_7 = bits(io.lsu_pfu_l2_dist_sel, 2, 2) @[gpfb.scala 218:43]
    node _wire_pfu_gpfb_l2_dist_strideh_T_8 = bits(_wire_pfu_gpfb_l2_dist_strideh_T_7, 0, 0) @[Bitwise.scala 74:15]
    node _wire_pfu_gpfb_l2_dist_strideh_T_9 = mux(_wire_pfu_gpfb_l2_dist_strideh_T_8, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
    node _wire_pfu_gpfb_l2_dist_strideh_T_10 = bits(wire.pfu_gpfb_strideh, 26, 0) @[gpfb.scala 218:72]
    node _wire_pfu_gpfb_l2_dist_strideh_T_11 = cat(_wire_pfu_gpfb_l2_dist_strideh_T_10, UInt<5>("h0")) @[gpfb.scala 218:87]
    node _wire_pfu_gpfb_l2_dist_strideh_T_12 = and(_wire_pfu_gpfb_l2_dist_strideh_T_9, _wire_pfu_gpfb_l2_dist_strideh_T_11) @[gpfb.scala 218:48]
    node _wire_pfu_gpfb_l2_dist_strideh_T_13 = or(_wire_pfu_gpfb_l2_dist_strideh_T_6, _wire_pfu_gpfb_l2_dist_strideh_T_12) @[gpfb.scala 218:5]
    node _wire_pfu_gpfb_l2_dist_strideh_T_14 = bits(io.lsu_pfu_l2_dist_sel, 1, 1) @[gpfb.scala 219:43]
    node _wire_pfu_gpfb_l2_dist_strideh_T_15 = bits(_wire_pfu_gpfb_l2_dist_strideh_T_14, 0, 0) @[Bitwise.scala 74:15]
    node _wire_pfu_gpfb_l2_dist_strideh_T_16 = mux(_wire_pfu_gpfb_l2_dist_strideh_T_15, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
    node _wire_pfu_gpfb_l2_dist_strideh_T_17 = bits(wire.pfu_gpfb_strideh, 27, 0) @[gpfb.scala 219:72]
    node _wire_pfu_gpfb_l2_dist_strideh_T_18 = cat(_wire_pfu_gpfb_l2_dist_strideh_T_17, UInt<4>("h0")) @[gpfb.scala 219:87]
    node _wire_pfu_gpfb_l2_dist_strideh_T_19 = and(_wire_pfu_gpfb_l2_dist_strideh_T_16, _wire_pfu_gpfb_l2_dist_strideh_T_18) @[gpfb.scala 219:48]
    node _wire_pfu_gpfb_l2_dist_strideh_T_20 = or(_wire_pfu_gpfb_l2_dist_strideh_T_13, _wire_pfu_gpfb_l2_dist_strideh_T_19) @[gpfb.scala 219:5]
    node _wire_pfu_gpfb_l2_dist_strideh_T_21 = bits(io.lsu_pfu_l2_dist_sel, 0, 0) @[gpfb.scala 220:43]
    node _wire_pfu_gpfb_l2_dist_strideh_T_22 = bits(_wire_pfu_gpfb_l2_dist_strideh_T_21, 0, 0) @[Bitwise.scala 74:15]
    node _wire_pfu_gpfb_l2_dist_strideh_T_23 = mux(_wire_pfu_gpfb_l2_dist_strideh_T_22, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
    node _wire_pfu_gpfb_l2_dist_strideh_T_24 = bits(wire.pfu_gpfb_strideh, 28, 0) @[gpfb.scala 220:72]
    node _wire_pfu_gpfb_l2_dist_strideh_T_25 = cat(_wire_pfu_gpfb_l2_dist_strideh_T_24, UInt<3>("h0")) @[gpfb.scala 220:87]
    node _wire_pfu_gpfb_l2_dist_strideh_T_26 = and(_wire_pfu_gpfb_l2_dist_strideh_T_23, _wire_pfu_gpfb_l2_dist_strideh_T_25) @[gpfb.scala 220:48]
    node _wire_pfu_gpfb_l2_dist_strideh_T_27 = or(_wire_pfu_gpfb_l2_dist_strideh_T_20, _wire_pfu_gpfb_l2_dist_strideh_T_26) @[gpfb.scala 220:5]
    node _wire_pfu_gpfb_l2_dist_strideh_T_28 = cat(_wire_pfu_gpfb_l2_dist_strideh_T, _wire_pfu_gpfb_l2_dist_strideh_T_27) @[gpfb.scala 216:103]
    wire.pfu_gpfb_l2_dist_strideh <= _wire_pfu_gpfb_l2_dist_strideh_T_28 @[gpfb.scala 216:33]
    node _wire_pfb_gpfb_32strideh_T = mux(UInt<1>("h0"), UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 74:12]
    node _wire_pfb_gpfb_32strideh_T_1 = bits(wire.pfu_gpfb_strideh, 26, 0) @[gpfb.scala 222:117]
    node _wire_pfb_gpfb_32strideh_T_2 = cat(_wire_pfb_gpfb_32strideh_T, _wire_pfb_gpfb_32strideh_T_1) @[gpfb.scala 222:93]
    node _wire_pfb_gpfb_32strideh_T_3 = cat(_wire_pfb_gpfb_32strideh_T_2, UInt<5>("h0")) @[gpfb.scala 222:132]
    wire.pfb_gpfb_32strideh <= _wire_pfb_gpfb_32strideh_T_3 @[gpfb.scala 222:30]
    node _wire_pfb_gpfb_128strideh_T = mux(UInt<1>("h0"), UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 74:12]
    node _wire_pfb_gpfb_128strideh_T_1 = bits(wire.pfu_gpfb_strideh, 24, 0) @[gpfb.scala 223:118]
    node _wire_pfb_gpfb_128strideh_T_2 = cat(_wire_pfb_gpfb_128strideh_T, _wire_pfb_gpfb_128strideh_T_1) @[gpfb.scala 223:94]
    node _wire_pfb_gpfb_128strideh_T_3 = cat(_wire_pfb_gpfb_128strideh_T_2, UInt<7>("h0")) @[gpfb.scala 223:133]
    wire.pfb_gpfb_128strideh <= _wire_pfb_gpfb_128strideh_T_3 @[gpfb.scala 223:30]
    node _wire_pfu_gpfb_l1sm_diff_sub_32strideh_T = mux(UInt<1>("h0"), UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 74:12]
    node _wire_pfu_gpfb_l1sm_diff_sub_32strideh_T_1 = bits(wire.pfu_gpfb_l1_pf_va_sub_inst_new_va, 31, 0) @[gpfb.scala 226:157]
    node _wire_pfu_gpfb_l1sm_diff_sub_32strideh_T_2 = cat(_wire_pfu_gpfb_l1sm_diff_sub_32strideh_T, _wire_pfu_gpfb_l1sm_diff_sub_32strideh_T_1) @[gpfb.scala 226:116]
    node _wire_pfu_gpfb_l1sm_diff_sub_32strideh_T_3 = bits(wire.pfb_gpfb_32strideh, 31, 0) @[gpfb.scala 226:197]
    node _wire_pfu_gpfb_l1sm_diff_sub_32strideh_T_4 = sub(_wire_pfu_gpfb_l1sm_diff_sub_32strideh_T_2, _wire_pfu_gpfb_l1sm_diff_sub_32strideh_T_3) @[gpfb.scala 226:172]
    node _wire_pfu_gpfb_l1sm_diff_sub_32strideh_T_5 = tail(_wire_pfu_gpfb_l1sm_diff_sub_32strideh_T_4, 1) @[gpfb.scala 226:172]
    wire.pfu_gpfb_l1sm_diff_sub_32strideh <= _wire_pfu_gpfb_l1sm_diff_sub_32strideh_T_5 @[gpfb.scala 226:39]
    node _wire_pfu_gpfb_inst_new_va_too_far_l1_pf_va_set_T = bits(wire.pfu_gpfb_l1sm_diff_sub_32strideh, 31, 31) @[gpfb.scala 228:119]
    node _wire_pfu_gpfb_inst_new_va_too_far_l1_pf_va_set_T_1 = eq(wire.pfu_gpfb_stride_neg, _wire_pfu_gpfb_inst_new_va_too_far_l1_pf_va_set_T) @[gpfb.scala 228:77]
    wire.pfu_gpfb_inst_new_va_too_far_l1_pf_va_set <= _wire_pfu_gpfb_inst_new_va_too_far_l1_pf_va_set_T_1 @[gpfb.scala 228:49]
    node _wire_pfu_gpfb_l2sm_diff_sub_128strideh_T = mux(UInt<1>("h0"), UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 74:12]
    node _wire_pfu_gpfb_l2sm_diff_sub_128strideh_T_1 = bits(wire.pfu_gpfb_l2_pf_va_sub_l1_pf_va, 31, 0) @[gpfb.scala 231:156]
    node _wire_pfu_gpfb_l2sm_diff_sub_128strideh_T_2 = cat(_wire_pfu_gpfb_l2sm_diff_sub_128strideh_T, _wire_pfu_gpfb_l2sm_diff_sub_128strideh_T_1) @[gpfb.scala 231:118]
    node _wire_pfu_gpfb_l2sm_diff_sub_128strideh_T_3 = bits(wire.pfb_gpfb_128strideh, 31, 0) @[gpfb.scala 231:197]
    node _wire_pfu_gpfb_l2sm_diff_sub_128strideh_T_4 = sub(_wire_pfu_gpfb_l2sm_diff_sub_128strideh_T_2, _wire_pfu_gpfb_l2sm_diff_sub_128strideh_T_3) @[gpfb.scala 231:171]
    node _wire_pfu_gpfb_l2sm_diff_sub_128strideh_T_5 = tail(_wire_pfu_gpfb_l2sm_diff_sub_128strideh_T_4, 1) @[gpfb.scala 231:171]
    wire.pfu_gpfb_l2sm_diff_sub_128strideh <= _wire_pfu_gpfb_l2sm_diff_sub_128strideh_T_5 @[gpfb.scala 231:40]
    node _wire_pfu_gpfb_l1_pf_va_too_far_l2_pf_va_set_T = bits(wire.pfu_gpfb_l2sm_diff_sub_128strideh, 31, 31) @[gpfb.scala 233:116]
    node _wire_pfu_gpfb_l1_pf_va_too_far_l2_pf_va_set_T_1 = eq(wire.pfu_gpfb_stride_neg, _wire_pfu_gpfb_l1_pf_va_too_far_l2_pf_va_set_T) @[gpfb.scala 233:73]
    wire.pfu_gpfb_l1_pf_va_too_far_l2_pf_va_set <= _wire_pfu_gpfb_l1_pf_va_too_far_l2_pf_va_set_T_1 @[gpfb.scala 233:45]
    node _wire_pfu_gpfb_reinit_vld_T = or(wire.pfu_gpfb_l1sm_reinit_req, wire.pfu_gpfb_l2sm_reinit_req) @[gpfb.scala 238:69]
    wire.pfu_gpfb_reinit_vld <= _wire_pfu_gpfb_reinit_vld_T @[gpfb.scala 238:35]
    wire.pfu_gpfb_create_vld <= io.pfu_gsdb_gpfb_create_vld @[gpfb.scala 243:35]
    wire.pfu_gpfb_create_dp_vld <= io.pfu_gsdb_gpfb_create_vld @[gpfb.scala 244:35]
    wire.pfu_gpfb_create_gateclk_en <= io.pfu_gsdb_gpfb_create_vld @[gpfb.scala 245:35]

