;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; E
E__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
E__0__MASK EQU 0x10
E__0__PC EQU CYREG_PRT2_PC4
E__0__PORT EQU 2
E__0__SHIFT EQU 4
E__AG EQU CYREG_PRT2_AG
E__AMUX EQU CYREG_PRT2_AMUX
E__BIE EQU CYREG_PRT2_BIE
E__BIT_MASK EQU CYREG_PRT2_BIT_MASK
E__BYP EQU CYREG_PRT2_BYP
E__CTL EQU CYREG_PRT2_CTL
E__DM0 EQU CYREG_PRT2_DM0
E__DM1 EQU CYREG_PRT2_DM1
E__DM2 EQU CYREG_PRT2_DM2
E__DR EQU CYREG_PRT2_DR
E__INP_DIS EQU CYREG_PRT2_INP_DIS
E__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
E__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
E__LCD_EN EQU CYREG_PRT2_LCD_EN
E__MASK EQU 0x10
E__PORT EQU 2
E__PRT EQU CYREG_PRT2_PRT
E__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
E__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
E__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
E__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
E__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
E__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
E__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
E__PS EQU CYREG_PRT2_PS
E__SHIFT EQU 4
E__SLW EQU CYREG_PRT2_SLW

; D4
D4__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
D4__0__MASK EQU 0x01
D4__0__PC EQU CYREG_PRT2_PC0
D4__0__PORT EQU 2
D4__0__SHIFT EQU 0
D4__AG EQU CYREG_PRT2_AG
D4__AMUX EQU CYREG_PRT2_AMUX
D4__BIE EQU CYREG_PRT2_BIE
D4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
D4__BYP EQU CYREG_PRT2_BYP
D4__CTL EQU CYREG_PRT2_CTL
D4__DM0 EQU CYREG_PRT2_DM0
D4__DM1 EQU CYREG_PRT2_DM1
D4__DM2 EQU CYREG_PRT2_DM2
D4__DR EQU CYREG_PRT2_DR
D4__INP_DIS EQU CYREG_PRT2_INP_DIS
D4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
D4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
D4__LCD_EN EQU CYREG_PRT2_LCD_EN
D4__MASK EQU 0x01
D4__PORT EQU 2
D4__PRT EQU CYREG_PRT2_PRT
D4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
D4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
D4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
D4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
D4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
D4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
D4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
D4__PS EQU CYREG_PRT2_PS
D4__SHIFT EQU 0
D4__SLW EQU CYREG_PRT2_SLW

; D5
D5__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
D5__0__MASK EQU 0x02
D5__0__PC EQU CYREG_PRT2_PC1
D5__0__PORT EQU 2
D5__0__SHIFT EQU 1
D5__AG EQU CYREG_PRT2_AG
D5__AMUX EQU CYREG_PRT2_AMUX
D5__BIE EQU CYREG_PRT2_BIE
D5__BIT_MASK EQU CYREG_PRT2_BIT_MASK
D5__BYP EQU CYREG_PRT2_BYP
D5__CTL EQU CYREG_PRT2_CTL
D5__DM0 EQU CYREG_PRT2_DM0
D5__DM1 EQU CYREG_PRT2_DM1
D5__DM2 EQU CYREG_PRT2_DM2
D5__DR EQU CYREG_PRT2_DR
D5__INP_DIS EQU CYREG_PRT2_INP_DIS
D5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
D5__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
D5__LCD_EN EQU CYREG_PRT2_LCD_EN
D5__MASK EQU 0x02
D5__PORT EQU 2
D5__PRT EQU CYREG_PRT2_PRT
D5__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
D5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
D5__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
D5__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
D5__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
D5__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
D5__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
D5__PS EQU CYREG_PRT2_PS
D5__SHIFT EQU 1
D5__SLW EQU CYREG_PRT2_SLW

; D6
D6__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
D6__0__MASK EQU 0x04
D6__0__PC EQU CYREG_PRT2_PC2
D6__0__PORT EQU 2
D6__0__SHIFT EQU 2
D6__AG EQU CYREG_PRT2_AG
D6__AMUX EQU CYREG_PRT2_AMUX
D6__BIE EQU CYREG_PRT2_BIE
D6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
D6__BYP EQU CYREG_PRT2_BYP
D6__CTL EQU CYREG_PRT2_CTL
D6__DM0 EQU CYREG_PRT2_DM0
D6__DM1 EQU CYREG_PRT2_DM1
D6__DM2 EQU CYREG_PRT2_DM2
D6__DR EQU CYREG_PRT2_DR
D6__INP_DIS EQU CYREG_PRT2_INP_DIS
D6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
D6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
D6__LCD_EN EQU CYREG_PRT2_LCD_EN
D6__MASK EQU 0x04
D6__PORT EQU 2
D6__PRT EQU CYREG_PRT2_PRT
D6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
D6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
D6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
D6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
D6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
D6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
D6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
D6__PS EQU CYREG_PRT2_PS
D6__SHIFT EQU 2
D6__SLW EQU CYREG_PRT2_SLW

; D7
D7__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
D7__0__MASK EQU 0x08
D7__0__PC EQU CYREG_PRT2_PC3
D7__0__PORT EQU 2
D7__0__SHIFT EQU 3
D7__AG EQU CYREG_PRT2_AG
D7__AMUX EQU CYREG_PRT2_AMUX
D7__BIE EQU CYREG_PRT2_BIE
D7__BIT_MASK EQU CYREG_PRT2_BIT_MASK
D7__BYP EQU CYREG_PRT2_BYP
D7__CTL EQU CYREG_PRT2_CTL
D7__DM0 EQU CYREG_PRT2_DM0
D7__DM1 EQU CYREG_PRT2_DM1
D7__DM2 EQU CYREG_PRT2_DM2
D7__DR EQU CYREG_PRT2_DR
D7__INP_DIS EQU CYREG_PRT2_INP_DIS
D7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
D7__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
D7__LCD_EN EQU CYREG_PRT2_LCD_EN
D7__MASK EQU 0x08
D7__PORT EQU 2
D7__PRT EQU CYREG_PRT2_PRT
D7__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
D7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
D7__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
D7__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
D7__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
D7__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
D7__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
D7__PS EQU CYREG_PRT2_PS
D7__SHIFT EQU 3
D7__SLW EQU CYREG_PRT2_SLW

; Rs
Rs__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Rs__0__MASK EQU 0x20
Rs__0__PC EQU CYREG_PRT2_PC5
Rs__0__PORT EQU 2
Rs__0__SHIFT EQU 5
Rs__AG EQU CYREG_PRT2_AG
Rs__AMUX EQU CYREG_PRT2_AMUX
Rs__BIE EQU CYREG_PRT2_BIE
Rs__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rs__BYP EQU CYREG_PRT2_BYP
Rs__CTL EQU CYREG_PRT2_CTL
Rs__DM0 EQU CYREG_PRT2_DM0
Rs__DM1 EQU CYREG_PRT2_DM1
Rs__DM2 EQU CYREG_PRT2_DM2
Rs__DR EQU CYREG_PRT2_DR
Rs__INP_DIS EQU CYREG_PRT2_INP_DIS
Rs__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Rs__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rs__LCD_EN EQU CYREG_PRT2_LCD_EN
Rs__MASK EQU 0x20
Rs__PORT EQU 2
Rs__PRT EQU CYREG_PRT2_PRT
Rs__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rs__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rs__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rs__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rs__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rs__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rs__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rs__PS EQU CYREG_PRT2_PS
Rs__SHIFT EQU 5
Rs__SLW EQU CYREG_PRT2_SLW

; LCD
LCD_Cntl_Port_Sync_ctrl_reg__0__MASK EQU 0x01
LCD_Cntl_Port_Sync_ctrl_reg__0__POS EQU 0
LCD_Cntl_Port_Sync_ctrl_reg__1__MASK EQU 0x02
LCD_Cntl_Port_Sync_ctrl_reg__1__POS EQU 1
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
LCD_Cntl_Port_Sync_ctrl_reg__2__MASK EQU 0x04
LCD_Cntl_Port_Sync_ctrl_reg__2__POS EQU 2
LCD_Cntl_Port_Sync_ctrl_reg__3__MASK EQU 0x08
LCD_Cntl_Port_Sync_ctrl_reg__3__POS EQU 3
LCD_Cntl_Port_Sync_ctrl_reg__4__MASK EQU 0x10
LCD_Cntl_Port_Sync_ctrl_reg__4__POS EQU 4
LCD_Cntl_Port_Sync_ctrl_reg__5__MASK EQU 0x20
LCD_Cntl_Port_Sync_ctrl_reg__5__POS EQU 5
LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
LCD_Cntl_Port_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
LCD_Cntl_Port_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
LCD_Cntl_Port_Sync_ctrl_reg__MASK EQU 0x3F
LCD_Cntl_Port_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
LCD_Cntl_Port_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
LCD_Cntl_Port_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

; PWM
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL

; Motor
Motor__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Motor__0__MASK EQU 0x04
Motor__0__PC EQU CYREG_PRT0_PC2
Motor__0__PORT EQU 0
Motor__0__SHIFT EQU 2
Motor__AG EQU CYREG_PRT0_AG
Motor__AMUX EQU CYREG_PRT0_AMUX
Motor__BIE EQU CYREG_PRT0_BIE
Motor__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Motor__BYP EQU CYREG_PRT0_BYP
Motor__CTL EQU CYREG_PRT0_CTL
Motor__DM0 EQU CYREG_PRT0_DM0
Motor__DM1 EQU CYREG_PRT0_DM1
Motor__DM2 EQU CYREG_PRT0_DM2
Motor__DR EQU CYREG_PRT0_DR
Motor__INP_DIS EQU CYREG_PRT0_INP_DIS
Motor__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Motor__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Motor__LCD_EN EQU CYREG_PRT0_LCD_EN
Motor__MASK EQU 0x04
Motor__PORT EQU 0
Motor__PRT EQU CYREG_PRT0_PRT
Motor__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Motor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Motor__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Motor__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Motor__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Motor__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Motor__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Motor__PS EQU CYREG_PRT0_PS
Motor__SHIFT EQU 2
Motor__SLW EQU CYREG_PRT0_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

; Aumentar
Aumentar__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Aumentar__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Aumentar__INTC_MASK EQU 0x01
Aumentar__INTC_NUMBER EQU 0
Aumentar__INTC_PRIOR_NUM EQU 7
Aumentar__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Aumentar__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Aumentar__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ResetPWM
ResetPWM__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ResetPWM__0__MASK EQU 0x10
ResetPWM__0__PC EQU CYREG_PRT0_PC4
ResetPWM__0__PORT EQU 0
ResetPWM__0__SHIFT EQU 4
ResetPWM__AG EQU CYREG_PRT0_AG
ResetPWM__AMUX EQU CYREG_PRT0_AMUX
ResetPWM__BIE EQU CYREG_PRT0_BIE
ResetPWM__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ResetPWM__BYP EQU CYREG_PRT0_BYP
ResetPWM__CTL EQU CYREG_PRT0_CTL
ResetPWM__DM0 EQU CYREG_PRT0_DM0
ResetPWM__DM1 EQU CYREG_PRT0_DM1
ResetPWM__DM2 EQU CYREG_PRT0_DM2
ResetPWM__DR EQU CYREG_PRT0_DR
ResetPWM__INP_DIS EQU CYREG_PRT0_INP_DIS
ResetPWM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ResetPWM__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ResetPWM__LCD_EN EQU CYREG_PRT0_LCD_EN
ResetPWM__MASK EQU 0x10
ResetPWM__PORT EQU 0
ResetPWM__PRT EQU CYREG_PRT0_PRT
ResetPWM__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ResetPWM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ResetPWM__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ResetPWM__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ResetPWM__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ResetPWM__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ResetPWM__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ResetPWM__PS EQU CYREG_PRT0_PS
ResetPWM__SHIFT EQU 4
ResetPWM__SLW EQU CYREG_PRT0_SLW

; ResetPin
ResetPin__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
ResetPin__0__MASK EQU 0x08
ResetPin__0__PC EQU CYREG_PRT0_PC3
ResetPin__0__PORT EQU 0
ResetPin__0__SHIFT EQU 3
ResetPin__AG EQU CYREG_PRT0_AG
ResetPin__AMUX EQU CYREG_PRT0_AMUX
ResetPin__BIE EQU CYREG_PRT0_BIE
ResetPin__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ResetPin__BYP EQU CYREG_PRT0_BYP
ResetPin__CTL EQU CYREG_PRT0_CTL
ResetPin__DM0 EQU CYREG_PRT0_DM0
ResetPin__DM1 EQU CYREG_PRT0_DM1
ResetPin__DM2 EQU CYREG_PRT0_DM2
ResetPin__DR EQU CYREG_PRT0_DR
ResetPin__INP_DIS EQU CYREG_PRT0_INP_DIS
ResetPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ResetPin__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ResetPin__LCD_EN EQU CYREG_PRT0_LCD_EN
ResetPin__MASK EQU 0x08
ResetPin__PORT EQU 0
ResetPin__PRT EQU CYREG_PRT0_PRT
ResetPin__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ResetPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ResetPin__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ResetPin__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ResetPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ResetPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ResetPin__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ResetPin__PS EQU CYREG_PRT0_PS
ResetPin__SHIFT EQU 3
ResetPin__SLW EQU CYREG_PRT0_SLW

; Disminuir
Disminuir__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Disminuir__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Disminuir__INTC_MASK EQU 0x02
Disminuir__INTC_NUMBER EQU 1
Disminuir__INTC_PRIOR_NUM EQU 7
Disminuir__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Disminuir__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Disminuir__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; InAumentar
InAumentar__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
InAumentar__0__MASK EQU 0x80
InAumentar__0__PC EQU CYREG_PRT1_PC7
InAumentar__0__PORT EQU 1
InAumentar__0__SHIFT EQU 7
InAumentar__AG EQU CYREG_PRT1_AG
InAumentar__AMUX EQU CYREG_PRT1_AMUX
InAumentar__BIE EQU CYREG_PRT1_BIE
InAumentar__BIT_MASK EQU CYREG_PRT1_BIT_MASK
InAumentar__BYP EQU CYREG_PRT1_BYP
InAumentar__CTL EQU CYREG_PRT1_CTL
InAumentar__DM0 EQU CYREG_PRT1_DM0
InAumentar__DM1 EQU CYREG_PRT1_DM1
InAumentar__DM2 EQU CYREG_PRT1_DM2
InAumentar__DR EQU CYREG_PRT1_DR
InAumentar__INP_DIS EQU CYREG_PRT1_INP_DIS
InAumentar__INTSTAT EQU CYREG_PICU1_INTSTAT
InAumentar__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
InAumentar__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
InAumentar__LCD_EN EQU CYREG_PRT1_LCD_EN
InAumentar__MASK EQU 0x80
InAumentar__PORT EQU 1
InAumentar__PRT EQU CYREG_PRT1_PRT
InAumentar__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
InAumentar__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
InAumentar__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
InAumentar__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
InAumentar__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
InAumentar__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
InAumentar__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
InAumentar__PS EQU CYREG_PRT1_PS
InAumentar__SHIFT EQU 7
InAumentar__SLW EQU CYREG_PRT1_SLW
InAumentar__SNAP EQU CYREG_PICU1_SNAP

; InDisminuir
InDisminuir__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
InDisminuir__0__MASK EQU 0x20
InDisminuir__0__PC EQU CYREG_PRT1_PC5
InDisminuir__0__PORT EQU 1
InDisminuir__0__SHIFT EQU 5
InDisminuir__AG EQU CYREG_PRT1_AG
InDisminuir__AMUX EQU CYREG_PRT1_AMUX
InDisminuir__BIE EQU CYREG_PRT1_BIE
InDisminuir__BIT_MASK EQU CYREG_PRT1_BIT_MASK
InDisminuir__BYP EQU CYREG_PRT1_BYP
InDisminuir__CTL EQU CYREG_PRT1_CTL
InDisminuir__DM0 EQU CYREG_PRT1_DM0
InDisminuir__DM1 EQU CYREG_PRT1_DM1
InDisminuir__DM2 EQU CYREG_PRT1_DM2
InDisminuir__DR EQU CYREG_PRT1_DR
InDisminuir__INP_DIS EQU CYREG_PRT1_INP_DIS
InDisminuir__INTSTAT EQU CYREG_PICU1_INTSTAT
InDisminuir__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
InDisminuir__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
InDisminuir__LCD_EN EQU CYREG_PRT1_LCD_EN
InDisminuir__MASK EQU 0x20
InDisminuir__PORT EQU 1
InDisminuir__PRT EQU CYREG_PRT1_PRT
InDisminuir__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
InDisminuir__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
InDisminuir__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
InDisminuir__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
InDisminuir__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
InDisminuir__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
InDisminuir__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
InDisminuir__PS EQU CYREG_PRT1_PS
InDisminuir__SHIFT EQU 5
InDisminuir__SLW EQU CYREG_PRT1_SLW
InDisminuir__SNAP EQU CYREG_PICU1_SNAP

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
