
BroadMarket_Support_ADBMS6830.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016178  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001800  08016358  08016358  00017358  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.exidx    00000008  08017b58  08017b58  00018b58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .data         00000220  20000000  08017b60  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00002658  20000220  08017d80  00019220  2**2
                  ALLOC
  6 ._user_heap_stack 00000600  20002878  08017d80  00019878  2**0
                  ALLOC
  7 .ARM.attributes 00000030  00000000  00000000  00019220  2**0
                  CONTENTS, READONLY
  8 .debug_info   0002d1ac  00000000  00000000  00019250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_abbrev 00004c59  00000000  00000000  000463fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_aranges 000021c8  00000000  00000000  0004b058  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_rnglists 00001a6f  00000000  00000000  0004d220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_macro  0002e592  00000000  00000000  0004ec8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line   0002b8bd  00000000  00000000  0007d221  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_str    001287dc  00000000  00000000  000a8ade  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .comment      00000043  00000000  00000000  001d12ba  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000a918  00000000  00000000  001d1300  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line_str 00000082  00000000  00000000  001dbc18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <Pec15_Calc>:
uint16_t Pec15_Calc
( 
uint8_t len, /* Number of bytes that will be used to calculate a PEC */
uint8_t *data /* Array of data that will be used to calculate  a PEC */								 
)
{
 8001030:	b480      	push	{r7}
 8001032:	b085      	sub	sp, #20
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	6039      	str	r1, [r7, #0]
 800103a:	71fb      	strb	r3, [r7, #7]
  uint16_t remainder,addr;
  remainder = 16; /* initialize the PEC */
 800103c:	2310      	movs	r3, #16
 800103e:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i<len; i++) /* loops for each byte in data array */
 8001040:	2300      	movs	r3, #0
 8001042:	737b      	strb	r3, [r7, #13]
 8001044:	e019      	b.n	800107a <Pec15_Calc+0x4a>
  {
    addr = (((remainder>>7)^data[i])&0xff);/* calculate PEC table address */
 8001046:	89fb      	ldrh	r3, [r7, #14]
 8001048:	09db      	lsrs	r3, r3, #7
 800104a:	b29b      	uxth	r3, r3
 800104c:	7b7a      	ldrb	r2, [r7, #13]
 800104e:	6839      	ldr	r1, [r7, #0]
 8001050:	440a      	add	r2, r1
 8001052:	7812      	ldrb	r2, [r2, #0]
 8001054:	4053      	eors	r3, r2
 8001056:	b29b      	uxth	r3, r3
 8001058:	b2db      	uxtb	r3, r3
 800105a:	817b      	strh	r3, [r7, #10]
    remainder = ((remainder<<8)^Crc15Table[addr]);
 800105c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001060:	021b      	lsls	r3, r3, #8
 8001062:	b21a      	sxth	r2, r3
 8001064:	897b      	ldrh	r3, [r7, #10]
 8001066:	490b      	ldr	r1, [pc, #44]	@ (8001094 <Pec15_Calc+0x64>)
 8001068:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800106c:	b21b      	sxth	r3, r3
 800106e:	4053      	eors	r3, r2
 8001070:	b21b      	sxth	r3, r3
 8001072:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i<len; i++) /* loops for each byte in data array */
 8001074:	7b7b      	ldrb	r3, [r7, #13]
 8001076:	3301      	adds	r3, #1
 8001078:	737b      	strb	r3, [r7, #13]
 800107a:	7b7a      	ldrb	r2, [r7, #13]
 800107c:	79fb      	ldrb	r3, [r7, #7]
 800107e:	429a      	cmp	r2, r3
 8001080:	d3e1      	bcc.n	8001046 <Pec15_Calc+0x16>
  }
  return(remainder*2);/* The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2 */
 8001082:	89fb      	ldrh	r3, [r7, #14]
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	b29b      	uxth	r3, r3
}
 8001088:	4618      	mov	r0, r3
 800108a:	3714      	adds	r7, #20
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr
 8001094:	080173d4 	.word	0x080173d4

08001098 <pec10_calc>:

uint16_t pec10_calc( bool bIsRxCmd, int nLength, uint8_t *pDataBuf)
{
 8001098:	b480      	push	{r7}
 800109a:	b087      	sub	sp, #28
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	60b9      	str	r1, [r7, #8]
 80010a2:	607a      	str	r2, [r7, #4]
 80010a4:	73fb      	strb	r3, [r7, #15]
    uint16_t nRemainder = 16u; /* PEC_SEED */
 80010a6:	2310      	movs	r3, #16
 80010a8:	82fb      	strh	r3, [r7, #22]
    /* x10 + x7 + x3 + x2 + x + 1 <- the CRC10 polynomial 100 1000 1111 */
    uint16_t nPolynomial = 0x8Fu;
 80010aa:	238f      	movs	r3, #143	@ 0x8f
 80010ac:	827b      	strh	r3, [r7, #18]
    uint8_t nByteIndex, nBitIndex;
  
    for (nByteIndex = 0u; nByteIndex < nLength; ++nByteIndex)
 80010ae:	2300      	movs	r3, #0
 80010b0:	757b      	strb	r3, [r7, #21]
 80010b2:	e024      	b.n	80010fe <pec10_calc+0x66>
  {
    /* Bring the next byte into the remainder. */
        nRemainder ^= (uint16_t)((uint16_t)pDataBuf[nByteIndex] << 2u);
 80010b4:	7d7b      	ldrb	r3, [r7, #21]
 80010b6:	687a      	ldr	r2, [r7, #4]
 80010b8:	4413      	add	r3, r2
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	b29a      	uxth	r2, r3
 80010c0:	8afb      	ldrh	r3, [r7, #22]
 80010c2:	4053      	eors	r3, r2
 80010c4:	82fb      	strh	r3, [r7, #22]
 
    /* Perform modulo-2 division, a bit at a time.*/
        for (nBitIndex = 8u; nBitIndex > 0u; --nBitIndex)
 80010c6:	2308      	movs	r3, #8
 80010c8:	753b      	strb	r3, [r7, #20]
 80010ca:	e012      	b.n	80010f2 <pec10_calc+0x5a>
    {
      /* Try to divide the current data bit. */
            if ((nRemainder & 0x200u) > 0u)
 80010cc:	8afb      	ldrh	r3, [r7, #22]
 80010ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d007      	beq.n	80010e6 <pec10_calc+0x4e>
      {
                nRemainder = (uint16_t)((nRemainder << 1u));
 80010d6:	8afb      	ldrh	r3, [r7, #22]
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	82fb      	strh	r3, [r7, #22]
                nRemainder = (uint16_t)(nRemainder ^ nPolynomial);
 80010dc:	8afa      	ldrh	r2, [r7, #22]
 80010de:	8a7b      	ldrh	r3, [r7, #18]
 80010e0:	4053      	eors	r3, r2
 80010e2:	82fb      	strh	r3, [r7, #22]
 80010e4:	e002      	b.n	80010ec <pec10_calc+0x54>
      }
      else
      {
                nRemainder = (uint16_t)(nRemainder << 1u);
 80010e6:	8afb      	ldrh	r3, [r7, #22]
 80010e8:	005b      	lsls	r3, r3, #1
 80010ea:	82fb      	strh	r3, [r7, #22]
        for (nBitIndex = 8u; nBitIndex > 0u; --nBitIndex)
 80010ec:	7d3b      	ldrb	r3, [r7, #20]
 80010ee:	3b01      	subs	r3, #1
 80010f0:	753b      	strb	r3, [r7, #20]
 80010f2:	7d3b      	ldrb	r3, [r7, #20]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d1e9      	bne.n	80010cc <pec10_calc+0x34>
    for (nByteIndex = 0u; nByteIndex < nLength; ++nByteIndex)
 80010f8:	7d7b      	ldrb	r3, [r7, #21]
 80010fa:	3301      	adds	r3, #1
 80010fc:	757b      	strb	r3, [r7, #21]
 80010fe:	7d7b      	ldrb	r3, [r7, #21]
 8001100:	68ba      	ldr	r2, [r7, #8]
 8001102:	429a      	cmp	r2, r3
 8001104:	dcd6      	bgt.n	80010b4 <pec10_calc+0x1c>
      }
    }
  }
 
    /* If array is from received buffer add command counter to crc calculation */
    if (bIsRxCmd == true)
 8001106:	7bfb      	ldrb	r3, [r7, #15]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d00e      	beq.n	800112a <pec10_calc+0x92>
  {  
        nRemainder ^= (uint16_t)(((uint16_t)pDataBuf[nLength] & (uint8_t)0xFC) << 2u);
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	687a      	ldr	r2, [r7, #4]
 8001110:	4413      	add	r3, r2
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	b21b      	sxth	r3, r3
 8001116:	009b      	lsls	r3, r3, #2
 8001118:	b21b      	sxth	r3, r3
 800111a:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
 800111e:	b21a      	sxth	r2, r3
 8001120:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001124:	4053      	eors	r3, r2
 8001126:	b21b      	sxth	r3, r3
 8001128:	82fb      	strh	r3, [r7, #22]
  }
  /* Perform modulo-2 division, a bit at a time */
    for (nBitIndex = 6u; nBitIndex > 0u; --nBitIndex)
 800112a:	2306      	movs	r3, #6
 800112c:	753b      	strb	r3, [r7, #20]
 800112e:	e012      	b.n	8001156 <pec10_calc+0xbe>
  {
    /* Try to divide the current data bit */
        if ((nRemainder & 0x200u) > 0u)
 8001130:	8afb      	ldrh	r3, [r7, #22]
 8001132:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001136:	2b00      	cmp	r3, #0
 8001138:	d007      	beq.n	800114a <pec10_calc+0xb2>
    {
            nRemainder = (uint16_t)((nRemainder << 1u));
 800113a:	8afb      	ldrh	r3, [r7, #22]
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	82fb      	strh	r3, [r7, #22]
            nRemainder = (uint16_t)(nRemainder ^ nPolynomial);
 8001140:	8afa      	ldrh	r2, [r7, #22]
 8001142:	8a7b      	ldrh	r3, [r7, #18]
 8001144:	4053      	eors	r3, r2
 8001146:	82fb      	strh	r3, [r7, #22]
 8001148:	e002      	b.n	8001150 <pec10_calc+0xb8>
    }
    else
    {
            nRemainder = (uint16_t)((nRemainder << 1u));
 800114a:	8afb      	ldrh	r3, [r7, #22]
 800114c:	005b      	lsls	r3, r3, #1
 800114e:	82fb      	strh	r3, [r7, #22]
    for (nBitIndex = 6u; nBitIndex > 0u; --nBitIndex)
 8001150:	7d3b      	ldrb	r3, [r7, #20]
 8001152:	3b01      	subs	r3, #1
 8001154:	753b      	strb	r3, [r7, #20]
 8001156:	7d3b      	ldrb	r3, [r7, #20]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d1e9      	bne.n	8001130 <pec10_calc+0x98>
    }
  }
    return ((uint16_t)(nRemainder & 0x3FFu));
 800115c:	8afb      	ldrh	r3, [r7, #22]
 800115e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001162:	b29b      	uxth	r3, r3
}
 8001164:	4618      	mov	r0, r3
 8001166:	371c      	adds	r7, #28
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr

08001170 <spiSendCmd>:
* @return None
*
*******************************************************************************
*/
void spiSendCmd(uint8_t tx_cmd[2])
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  uint8_t cmd[4];
  uint16_t cmd_pec;	
  cmd[0] = tx_cmd[0];
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	723b      	strb	r3, [r7, #8]
  cmd[1] =  tx_cmd[1];
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	785b      	ldrb	r3, [r3, #1]
 8001182:	727b      	strb	r3, [r7, #9]
  cmd_pec = Pec15_Calc(2, cmd);
 8001184:	f107 0308 	add.w	r3, r7, #8
 8001188:	4619      	mov	r1, r3
 800118a:	2002      	movs	r0, #2
 800118c:	f7ff ff50 	bl	8001030 <Pec15_Calc>
 8001190:	4603      	mov	r3, r0
 8001192:	81fb      	strh	r3, [r7, #14]
  cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001194:	89fb      	ldrh	r3, [r7, #14]
 8001196:	0a1b      	lsrs	r3, r3, #8
 8001198:	b29b      	uxth	r3, r3
 800119a:	b2db      	uxtb	r3, r3
 800119c:	72bb      	strb	r3, [r7, #10]
  cmd[3] = (uint8_t)(cmd_pec);
 800119e:	89fb      	ldrh	r3, [r7, #14]
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	72fb      	strb	r3, [r7, #11]
  adBmsCsLow();
 80011a4:	f006 f862 	bl	800726c <adBmsCsLow>
  spiWriteBytes(4, &cmd[0]);
 80011a8:	f107 0308 	add.w	r3, r7, #8
 80011ac:	4619      	mov	r1, r3
 80011ae:	2004      	movs	r0, #4
 80011b0:	f006 f874 	bl	800729c <spiWriteBytes>
  adBmsCsHigh();
 80011b4:	f006 f866 	bl	8007284 <adBmsCsHigh>
}
 80011b8:	bf00      	nop
 80011ba:	3710      	adds	r7, #16
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <spiReadData>:
uint8_t *rx_data,
uint8_t *pec_error,
uint8_t *cmd_cntr,
uint8_t regData_size
)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b08c      	sub	sp, #48	@ 0x30
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60b9      	str	r1, [r7, #8]
 80011c8:	607a      	str	r2, [r7, #4]
 80011ca:	603b      	str	r3, [r7, #0]
 80011cc:	4603      	mov	r3, r0
 80011ce:	73fb      	strb	r3, [r7, #15]
  uint8_t *data, *copyArray, src_address = 0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint16_t cmd_pec, received_pec, calculated_pec;
  uint8_t BYTES_IN_REG = regData_size;
 80011d6:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80011da:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  uint8_t RX_BUFFER = (regData_size * tIC);
 80011de:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 80011e2:	7bfb      	ldrb	r3, [r7, #15]
 80011e4:	fb12 f303 	smulbb	r3, r2, r3
 80011e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  
  data = (uint8_t *)calloc(RX_BUFFER, sizeof(uint8_t));
 80011ec:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80011f0:	2101      	movs	r1, #1
 80011f2:	4618      	mov	r0, r3
 80011f4:	f010 fca8 	bl	8011b48 <calloc>
 80011f8:	4603      	mov	r3, r0
 80011fa:	627b      	str	r3, [r7, #36]	@ 0x24
  copyArray = (uint8_t *)calloc(BYTES_IN_REG, sizeof(uint8_t));
 80011fc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001200:	2101      	movs	r1, #1
 8001202:	4618      	mov	r0, r3
 8001204:	f010 fca0 	bl	8011b48 <calloc>
 8001208:	4603      	mov	r3, r0
 800120a:	623b      	str	r3, [r7, #32]
  if((data == NULL) || (copyArray == NULL))
 800120c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800120e:	2b00      	cmp	r3, #0
 8001210:	d002      	beq.n	8001218 <spiReadData+0x58>
 8001212:	6a3b      	ldr	r3, [r7, #32]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d105      	bne.n	8001224 <spiReadData+0x64>
  {
   #ifdef MBED     
    pc.printf(" Failed to allocate spi read data memory \n");
    #else
    printf(" Failed to allocate spi read data memory \n");
 8001218:	486c      	ldr	r0, [pc, #432]	@ (80013cc <spiReadData+0x20c>)
 800121a:	f012 fbb5 	bl	8013988 <puts>
    #endif	  
    exit(0);
 800121e:	2000      	movs	r0, #0
 8001220:	f010 fcae 	bl	8011b80 <exit>
  }
  else
  {
    uint8_t cmd[4];
    cmd[0] = tx_cmd[0];
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	753b      	strb	r3, [r7, #20]
    cmd[1] = tx_cmd[1];
 800122a:	68bb      	ldr	r3, [r7, #8]
 800122c:	785b      	ldrb	r3, [r3, #1]
 800122e:	757b      	strb	r3, [r7, #21]
    cmd_pec = Pec15_Calc(2, cmd);
 8001230:	f107 0314 	add.w	r3, r7, #20
 8001234:	4619      	mov	r1, r3
 8001236:	2002      	movs	r0, #2
 8001238:	f7ff fefa 	bl	8001030 <Pec15_Calc>
 800123c:	4603      	mov	r3, r0
 800123e:	83fb      	strh	r3, [r7, #30]
    cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001240:	8bfb      	ldrh	r3, [r7, #30]
 8001242:	0a1b      	lsrs	r3, r3, #8
 8001244:	b29b      	uxth	r3, r3
 8001246:	b2db      	uxtb	r3, r3
 8001248:	75bb      	strb	r3, [r7, #22]
    cmd[3] = (uint8_t)(cmd_pec);
 800124a:	8bfb      	ldrh	r3, [r7, #30]
 800124c:	b2db      	uxtb	r3, r3
 800124e:	75fb      	strb	r3, [r7, #23]
    adBmsWakeupIc(tIC);
 8001250:	7bfb      	ldrb	r3, [r7, #15]
 8001252:	4618      	mov	r0, r3
 8001254:	f006 f854 	bl	8007300 <adBmsWakeupIc>
    adBmsCsLow();
 8001258:	f006 f808 	bl	800726c <adBmsCsLow>
    spiWriteReadBytes(&cmd[0], &data[0], RX_BUFFER);                 /* Read the configuration data of all ICs on the daisy chain into readdata array */
 800125c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001260:	b29a      	uxth	r2, r3
 8001262:	f107 0314 	add.w	r3, r7, #20
 8001266:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001268:	4618      	mov	r0, r3
 800126a:	f006 f82b 	bl	80072c4 <spiWriteReadBytes>
    adBmsCsHigh();
 800126e:	f006 f809 	bl	8007284 <adBmsCsHigh>
    for (uint8_t current_ic = 0; current_ic < tIC; current_ic++)     /* executes for each ic in the daisy chain and packs the data */
 8001272:	2300      	movs	r3, #0
 8001274:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001278:	e097      	b.n	80013aa <spiReadData+0x1ea>
    {																																      /* Into the r_comm array as well as check the received data for any bit errors */
      for (uint8_t current_byte = 0; current_byte < (BYTES_IN_REG); current_byte++)
 800127a:	2300      	movs	r3, #0
 800127c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8001280:	e01e      	b.n	80012c0 <spiReadData+0x100>
      {
        rx_data[(current_ic*BYTES_IN_REG)+current_byte] = data[current_byte + (current_ic*BYTES_IN_REG)];
 8001282:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001286:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800128a:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 800128e:	fb01 f303 	mul.w	r3, r1, r3
 8001292:	4413      	add	r3, r2
 8001294:	461a      	mov	r2, r3
 8001296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001298:	441a      	add	r2, r3
 800129a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800129e:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 80012a2:	fb03 f101 	mul.w	r1, r3, r1
 80012a6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80012aa:	440b      	add	r3, r1
 80012ac:	4619      	mov	r1, r3
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	440b      	add	r3, r1
 80012b2:	7812      	ldrb	r2, [r2, #0]
 80012b4:	701a      	strb	r2, [r3, #0]
      for (uint8_t current_byte = 0; current_byte < (BYTES_IN_REG); current_byte++)
 80012b6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80012ba:	3301      	adds	r3, #1
 80012bc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80012c0:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80012c4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d3da      	bcc.n	8001282 <spiReadData+0xc2>
      }
      /* Get command counter value */
      cmd_cntr[current_ic] = (data[(current_ic * BYTES_IN_REG) + (BYTES_IN_REG - 2)] >> 2);
 80012cc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80012d0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80012d4:	fb03 f202 	mul.w	r2, r3, r2
 80012d8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80012dc:	3b02      	subs	r3, #2
 80012de:	4413      	add	r3, r2
 80012e0:	461a      	mov	r2, r3
 80012e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012e4:	4413      	add	r3, r2
 80012e6:	781a      	ldrb	r2, [r3, #0]
 80012e8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80012ec:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80012ee:	440b      	add	r3, r1
 80012f0:	0892      	lsrs	r2, r2, #2
 80012f2:	b2d2      	uxtb	r2, r2
 80012f4:	701a      	strb	r2, [r3, #0]
      /* Get received pec value from ic*/
      received_pec = (uint16_t)(((data[(current_ic * BYTES_IN_REG) + (BYTES_IN_REG - 2)] & 0x03) << 8) | data[(current_ic * BYTES_IN_REG) + (BYTES_IN_REG - 1)]);
 80012f6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80012fa:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80012fe:	fb03 f202 	mul.w	r2, r3, r2
 8001302:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001306:	3b02      	subs	r3, #2
 8001308:	4413      	add	r3, r2
 800130a:	461a      	mov	r2, r3
 800130c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800130e:	4413      	add	r3, r2
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	b21b      	sxth	r3, r3
 8001314:	021b      	lsls	r3, r3, #8
 8001316:	b21b      	sxth	r3, r3
 8001318:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800131c:	b21a      	sxth	r2, r3
 800131e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001322:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 8001326:	fb03 f101 	mul.w	r1, r3, r1
 800132a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800132e:	3b01      	subs	r3, #1
 8001330:	440b      	add	r3, r1
 8001332:	4619      	mov	r1, r3
 8001334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001336:	440b      	add	r3, r1
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	b21b      	sxth	r3, r3
 800133c:	4313      	orrs	r3, r2
 800133e:	b21b      	sxth	r3, r3
 8001340:	83bb      	strh	r3, [r7, #28]
      /* Copy each ic correspond data + pec value for calculate data pec */
      memcpy(&copyArray[0], &data[src_address], BYTES_IN_REG);
 8001342:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001346:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001348:	4413      	add	r3, r2
 800134a:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800134e:	4619      	mov	r1, r3
 8001350:	6a38      	ldr	r0, [r7, #32]
 8001352:	f012 fb7d 	bl	8013a50 <memcpy>
      src_address = ((current_ic+1) * (regData_size));
 8001356:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800135a:	3301      	adds	r3, #1
 800135c:	b2db      	uxtb	r3, r3
 800135e:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8001362:	fb12 f303 	smulbb	r3, r2, r3
 8001366:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      /* Calculate data pec */
      calculated_pec = (uint16_t)pec10_calc(true, (BYTES_IN_REG-2), &copyArray[0]);
 800136a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800136e:	3b02      	subs	r3, #2
 8001370:	6a3a      	ldr	r2, [r7, #32]
 8001372:	4619      	mov	r1, r3
 8001374:	2001      	movs	r0, #1
 8001376:	f7ff fe8f 	bl	8001098 <pec10_calc>
 800137a:	4603      	mov	r3, r0
 800137c:	837b      	strh	r3, [r7, #26]
      /* Match received pec with calculated pec */
      if (received_pec == calculated_pec){ pec_error[current_ic] = 0; }/* If no error is there value set to 0 */
 800137e:	8bba      	ldrh	r2, [r7, #28]
 8001380:	8b7b      	ldrh	r3, [r7, #26]
 8001382:	429a      	cmp	r2, r3
 8001384:	d106      	bne.n	8001394 <spiReadData+0x1d4>
 8001386:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800138a:	683a      	ldr	r2, [r7, #0]
 800138c:	4413      	add	r3, r2
 800138e:	2200      	movs	r2, #0
 8001390:	701a      	strb	r2, [r3, #0]
 8001392:	e005      	b.n	80013a0 <spiReadData+0x1e0>
      else{ pec_error[current_ic] = 1; }                               /* If error is there value set to 1 */                         
 8001394:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001398:	683a      	ldr	r2, [r7, #0]
 800139a:	4413      	add	r3, r2
 800139c:	2201      	movs	r2, #1
 800139e:	701a      	strb	r2, [r3, #0]
    for (uint8_t current_ic = 0; current_ic < tIC; current_ic++)     /* executes for each ic in the daisy chain and packs the data */
 80013a0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80013a4:	3301      	adds	r3, #1
 80013a6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80013aa:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80013ae:	7bfb      	ldrb	r3, [r7, #15]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	f4ff af62 	bcc.w	800127a <spiReadData+0xba>
    }
  }
  free(data);
 80013b6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80013b8:	f010 fec6 	bl	8012148 <free>
  free(copyArray);
 80013bc:	6a38      	ldr	r0, [r7, #32]
 80013be:	f010 fec3 	bl	8012148 <free>
}
 80013c2:	bf00      	nop
 80013c4:	3730      	adds	r7, #48	@ 0x30
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	08016358 	.word	0x08016358

080013d0 <adBmsReadData>:
* @return None 
*
*******************************************************************************
*/
void adBmsReadData(uint8_t tIC, cell_asic *ic, uint8_t cmd_arg[2], TYPE type, GRP group)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b090      	sub	sp, #64	@ 0x40
 80013d4:	af02      	add	r7, sp, #8
 80013d6:	60b9      	str	r1, [r7, #8]
 80013d8:	607a      	str	r2, [r7, #4]
 80013da:	461a      	mov	r2, r3
 80013dc:	4603      	mov	r3, r0
 80013de:	73fb      	strb	r3, [r7, #15]
 80013e0:	4613      	mov	r3, r2
 80013e2:	73bb      	strb	r3, [r7, #14]
  uint16_t rBuff_size;
  uint8_t regData_size;
  if(group == ALL_GRP)
 80013e4:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d142      	bne.n	8001472 <adBmsReadData+0xa2>
  {
    if(type == Rdcvall){rBuff_size = RDCVALL_SIZE; regData_size = RDCVALL_SIZE;}
 80013ec:	7bbb      	ldrb	r3, [r7, #14]
 80013ee:	2b0c      	cmp	r3, #12
 80013f0:	d105      	bne.n	80013fe <adBmsReadData+0x2e>
 80013f2:	2322      	movs	r3, #34	@ 0x22
 80013f4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80013f6:	2322      	movs	r3, #34	@ 0x22
 80013f8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 80013fc:	e040      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdsall){rBuff_size = RDSALL_SIZE; regData_size = RDSALL_SIZE;}
 80013fe:	7bbb      	ldrb	r3, [r7, #14]
 8001400:	2b0e      	cmp	r3, #14
 8001402:	d105      	bne.n	8001410 <adBmsReadData+0x40>
 8001404:	2322      	movs	r3, #34	@ 0x22
 8001406:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001408:	2322      	movs	r3, #34	@ 0x22
 800140a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800140e:	e037      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdacall){rBuff_size = RDACALL_SIZE; regData_size = RDACALL_SIZE;}
 8001410:	7bbb      	ldrb	r3, [r7, #14]
 8001412:	2b0d      	cmp	r3, #13
 8001414:	d105      	bne.n	8001422 <adBmsReadData+0x52>
 8001416:	2322      	movs	r3, #34	@ 0x22
 8001418:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800141a:	2322      	movs	r3, #34	@ 0x22
 800141c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001420:	e02e      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdfcall){rBuff_size = RDFCALL_SIZE; regData_size = RDFCALL_SIZE;}
 8001422:	7bbb      	ldrb	r3, [r7, #14]
 8001424:	2b11      	cmp	r3, #17
 8001426:	d105      	bne.n	8001434 <adBmsReadData+0x64>
 8001428:	2322      	movs	r3, #34	@ 0x22
 800142a:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800142c:	2322      	movs	r3, #34	@ 0x22
 800142e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001432:	e025      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdcsall){rBuff_size = RDCSALL_SIZE; regData_size = RDCSALL_SIZE;}
 8001434:	7bbb      	ldrb	r3, [r7, #14]
 8001436:	2b0f      	cmp	r3, #15
 8001438:	d105      	bne.n	8001446 <adBmsReadData+0x76>
 800143a:	2342      	movs	r3, #66	@ 0x42
 800143c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800143e:	2342      	movs	r3, #66	@ 0x42
 8001440:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001444:	e01c      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdasall){rBuff_size = RDASALL_SIZE; regData_size = RDASALL_SIZE;}
 8001446:	7bbb      	ldrb	r3, [r7, #14]
 8001448:	2b12      	cmp	r3, #18
 800144a:	d105      	bne.n	8001458 <adBmsReadData+0x88>
 800144c:	2346      	movs	r3, #70	@ 0x46
 800144e:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001450:	2346      	movs	r3, #70	@ 0x46
 8001452:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001456:	e013      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdacsall){rBuff_size = RDACSALL_SIZE; regData_size = RDACSALL_SIZE;}
 8001458:	7bbb      	ldrb	r3, [r7, #14]
 800145a:	2b10      	cmp	r3, #16
 800145c:	d105      	bne.n	800146a <adBmsReadData+0x9a>
 800145e:	2342      	movs	r3, #66	@ 0x42
 8001460:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001462:	2342      	movs	r3, #66	@ 0x42
 8001464:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001468:	e00a      	b.n	8001480 <adBmsReadData+0xb0>
    else{printf("Read All cmd wrong type select \n");}
 800146a:	48bc      	ldr	r0, [pc, #752]	@ (800175c <adBmsReadData+0x38c>)
 800146c:	f012 fa8c 	bl	8013988 <puts>
 8001470:	e006      	b.n	8001480 <adBmsReadData+0xb0>
  }
  else{rBuff_size = (tIC * RX_DATA); regData_size = RX_DATA;}
 8001472:	7bfb      	ldrb	r3, [r7, #15]
 8001474:	b29b      	uxth	r3, r3
 8001476:	00db      	lsls	r3, r3, #3
 8001478:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800147a:	2308      	movs	r3, #8
 800147c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  uint8_t *read_buffer, *pec_error, *cmd_count;
  read_buffer = (uint8_t *)calloc(rBuff_size, sizeof(uint8_t));
 8001480:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001482:	2101      	movs	r1, #1
 8001484:	4618      	mov	r0, r3
 8001486:	f010 fb5f 	bl	8011b48 <calloc>
 800148a:	4603      	mov	r3, r0
 800148c:	61bb      	str	r3, [r7, #24]
  pec_error = (uint8_t *)calloc(tIC, sizeof(uint8_t)); 
 800148e:	7bfb      	ldrb	r3, [r7, #15]
 8001490:	2101      	movs	r1, #1
 8001492:	4618      	mov	r0, r3
 8001494:	f010 fb58 	bl	8011b48 <calloc>
 8001498:	4603      	mov	r3, r0
 800149a:	617b      	str	r3, [r7, #20]
  cmd_count = (uint8_t *)calloc(tIC, sizeof(uint8_t));
 800149c:	7bfb      	ldrb	r3, [r7, #15]
 800149e:	2101      	movs	r1, #1
 80014a0:	4618      	mov	r0, r3
 80014a2:	f010 fb51 	bl	8011b48 <calloc>
 80014a6:	4603      	mov	r3, r0
 80014a8:	613b      	str	r3, [r7, #16]
  if((pec_error == NULL) || (cmd_count == NULL) || (read_buffer == NULL))
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d005      	beq.n	80014bc <adBmsReadData+0xec>
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d002      	beq.n	80014bc <adBmsReadData+0xec>
 80014b6:	69bb      	ldr	r3, [r7, #24]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d105      	bne.n	80014c8 <adBmsReadData+0xf8>
  {
#ifdef MBED
    pc.printf(" Failed to allocate memory \n");
#else
    printf(" Failed to allocate memory \n");
 80014bc:	48a8      	ldr	r0, [pc, #672]	@ (8001760 <adBmsReadData+0x390>)
 80014be:	f012 fa63 	bl	8013988 <puts>
#endif
    exit(0);
 80014c2:	2000      	movs	r0, #0
 80014c4:	f010 fb5c 	bl	8011b80 <exit>
  }
  else
  {
    spiReadData(tIC, &cmd_arg[0], &read_buffer[0], &pec_error[0], &cmd_count[0], regData_size);
 80014c8:	7bf8      	ldrb	r0, [r7, #15]
 80014ca:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80014ce:	9301      	str	r3, [sp, #4]
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	9300      	str	r3, [sp, #0]
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	69ba      	ldr	r2, [r7, #24]
 80014d8:	6879      	ldr	r1, [r7, #4]
 80014da:	f7ff fe71 	bl	80011c0 <spiReadData>
    switch (type)
 80014de:	7bbb      	ldrb	r3, [r7, #14]
 80014e0:	2b12      	cmp	r3, #18
 80014e2:	f200 849e 	bhi.w	8001e22 <adBmsReadData+0xa52>
 80014e6:	a201      	add	r2, pc, #4	@ (adr r2, 80014ec <adBmsReadData+0x11c>)
 80014e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014ec:	080015a3 	.word	0x080015a3
 80014f0:	08001745 	.word	0x08001745
 80014f4:	080017b7 	.word	0x080017b7
 80014f8:	0800181f 	.word	0x0800181f
 80014fc:	080018ed 	.word	0x080018ed
 8001500:	0800160d 	.word	0x0800160d
 8001504:	08001675 	.word	0x08001675
 8001508:	080016dd 	.word	0x080016dd
 800150c:	08001539 	.word	0x08001539
 8001510:	08001887 	.word	0x08001887
 8001514:	08001955 	.word	0x08001955
 8001518:	08001e23 	.word	0x08001e23
 800151c:	080019bb 	.word	0x080019bb
 8001520:	08001a23 	.word	0x08001a23
 8001524:	08001a8b 	.word	0x08001a8b
 8001528:	08001b5b 	.word	0x08001b5b
 800152c:	08001c2b 	.word	0x08001c2b
 8001530:	08001af3 	.word	0x08001af3
 8001534:	08001cfb 	.word	0x08001cfb
    {
    case Config:
      adBms6830ParseConfig(tIC, ic, group, &read_buffer[0]);
 8001538:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 800153c:	7bf8      	ldrb	r0, [r7, #15]
 800153e:	69bb      	ldr	r3, [r7, #24]
 8001540:	68b9      	ldr	r1, [r7, #8]
 8001542:	f001 fa12 	bl	800296a <adBms6830ParseConfig>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001546:	2300      	movs	r3, #0
 8001548:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 800154c:	e022      	b.n	8001594 <adBmsReadData+0x1c4>
      {							
        ic[cic].cccrc.cfgr_pec = pec_error[cic];
 800154e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001552:	697a      	ldr	r2, [r7, #20]
 8001554:	441a      	add	r2, r3
 8001556:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800155a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800155e:	fb01 f303 	mul.w	r3, r1, r3
 8001562:	68b9      	ldr	r1, [r7, #8]
 8001564:	440b      	add	r3, r1
 8001566:	7812      	ldrb	r2, [r2, #0]
 8001568:	f883 2190 	strb.w	r2, [r3, #400]	@ 0x190
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 800156c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001570:	693a      	ldr	r2, [r7, #16]
 8001572:	441a      	add	r2, r3
 8001574:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001578:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800157c:	fb01 f303 	mul.w	r3, r1, r3
 8001580:	68b9      	ldr	r1, [r7, #8]
 8001582:	440b      	add	r3, r1
 8001584:	7812      	ldrb	r2, [r2, #0]
 8001586:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800158a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800158e:	3301      	adds	r3, #1
 8001590:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8001594:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8001598:	7bfb      	ldrb	r3, [r7, #15]
 800159a:	429a      	cmp	r2, r3
 800159c:	d3d7      	bcc.n	800154e <adBmsReadData+0x17e>
      }
      break;
 800159e:	f000 bc41 	b.w	8001e24 <adBmsReadData+0xa54>
      
    case Cell:
      adBms6830ParseCell(tIC, ic, group, &read_buffer[0]);
 80015a2:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80015a6:	7bf8      	ldrb	r0, [r7, #15]
 80015a8:	69bb      	ldr	r3, [r7, #24]
 80015aa:	68b9      	ldr	r1, [r7, #8]
 80015ac:	f001 f9fe 	bl	80029ac <adBms6830ParseCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80015b0:	2300      	movs	r3, #0
 80015b2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80015b6:	e022      	b.n	80015fe <adBmsReadData+0x22e>
      {							
        ic[cic].cccrc.cell_pec = pec_error[cic];
 80015b8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015bc:	697a      	ldr	r2, [r7, #20]
 80015be:	441a      	add	r2, r3
 80015c0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015c4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80015c8:	fb01 f303 	mul.w	r3, r1, r3
 80015cc:	68b9      	ldr	r1, [r7, #8]
 80015ce:	440b      	add	r3, r1
 80015d0:	7812      	ldrb	r2, [r2, #0]
 80015d2:	f883 2191 	strb.w	r2, [r3, #401]	@ 0x191
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80015d6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015da:	693a      	ldr	r2, [r7, #16]
 80015dc:	441a      	add	r2, r3
 80015de:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015e2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80015e6:	fb01 f303 	mul.w	r3, r1, r3
 80015ea:	68b9      	ldr	r1, [r7, #8]
 80015ec:	440b      	add	r3, r1
 80015ee:	7812      	ldrb	r2, [r2, #0]
 80015f0:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80015f4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015f8:	3301      	adds	r3, #1
 80015fa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80015fe:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8001602:	7bfb      	ldrb	r3, [r7, #15]
 8001604:	429a      	cmp	r2, r3
 8001606:	d3d7      	bcc.n	80015b8 <adBmsReadData+0x1e8>
//        printf("%X \n", pec_error[cic]);
//        printf("%X \n", cmd_count[cic]);
      }
      break;
 8001608:	f000 bc0c 	b.w	8001e24 <adBmsReadData+0xa54>
      
    case AvgCell:
      adBms6830ParseAverageCell(tIC, ic, group, &read_buffer[0]);
 800160c:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001610:	7bf8      	ldrb	r0, [r7, #15]
 8001612:	69bb      	ldr	r3, [r7, #24]
 8001614:	68b9      	ldr	r1, [r7, #8]
 8001616:	f001 fca5 	bl	8002f64 <adBms6830ParseAverageCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800161a:	2300      	movs	r3, #0
 800161c:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8001620:	e022      	b.n	8001668 <adBmsReadData+0x298>
      {							
        ic[cic].cccrc.acell_pec = pec_error[cic];
 8001622:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001626:	697a      	ldr	r2, [r7, #20]
 8001628:	441a      	add	r2, r3
 800162a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800162e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001632:	fb01 f303 	mul.w	r3, r1, r3
 8001636:	68b9      	ldr	r1, [r7, #8]
 8001638:	440b      	add	r3, r1
 800163a:	7812      	ldrb	r2, [r2, #0]
 800163c:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001640:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001644:	693a      	ldr	r2, [r7, #16]
 8001646:	441a      	add	r2, r3
 8001648:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800164c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001650:	fb01 f303 	mul.w	r3, r1, r3
 8001654:	68b9      	ldr	r1, [r7, #8]
 8001656:	440b      	add	r3, r1
 8001658:	7812      	ldrb	r2, [r2, #0]
 800165a:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800165e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001662:	3301      	adds	r3, #1
 8001664:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8001668:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 800166c:	7bfb      	ldrb	r3, [r7, #15]
 800166e:	429a      	cmp	r2, r3
 8001670:	d3d7      	bcc.n	8001622 <adBmsReadData+0x252>
      }
      break;
 8001672:	e3d7      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case S_volt:
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[0]);
 8001674:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001678:	7bf8      	ldrb	r0, [r7, #15]
 800167a:	69bb      	ldr	r3, [r7, #24]
 800167c:	68b9      	ldr	r1, [r7, #8]
 800167e:	f001 ff6d 	bl	800355c <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001682:	2300      	movs	r3, #0
 8001684:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8001688:	e022      	b.n	80016d0 <adBmsReadData+0x300>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 800168a:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800168e:	697a      	ldr	r2, [r7, #20]
 8001690:	441a      	add	r2, r3
 8001692:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001696:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800169a:	fb01 f303 	mul.w	r3, r1, r3
 800169e:	68b9      	ldr	r1, [r7, #8]
 80016a0:	440b      	add	r3, r1
 80016a2:	7812      	ldrb	r2, [r2, #0]
 80016a4:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80016a8:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80016ac:	693a      	ldr	r2, [r7, #16]
 80016ae:	441a      	add	r2, r3
 80016b0:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80016b4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80016b8:	fb01 f303 	mul.w	r3, r1, r3
 80016bc:	68b9      	ldr	r1, [r7, #8]
 80016be:	440b      	add	r3, r1
 80016c0:	7812      	ldrb	r2, [r2, #0]
 80016c2:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80016c6:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80016ca:	3301      	adds	r3, #1
 80016cc:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 80016d0:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 80016d4:	7bfb      	ldrb	r3, [r7, #15]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d3d7      	bcc.n	800168a <adBmsReadData+0x2ba>
      }
      break;
 80016da:	e3a3      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case F_volt:
      adBms6830ParseFCell(tIC, ic, group, &read_buffer[0]);
 80016dc:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80016e0:	7bf8      	ldrb	r0, [r7, #15]
 80016e2:	69bb      	ldr	r3, [r7, #24]
 80016e4:	68b9      	ldr	r1, [r7, #8]
 80016e6:	f002 fa35 	bl	8003b54 <adBms6830ParseFCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80016ea:	2300      	movs	r3, #0
 80016ec:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 80016f0:	e022      	b.n	8001738 <adBmsReadData+0x368>
      {							
        ic[cic].cccrc.fcell_pec = pec_error[cic];
 80016f2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80016f6:	697a      	ldr	r2, [r7, #20]
 80016f8:	441a      	add	r2, r3
 80016fa:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80016fe:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001702:	fb01 f303 	mul.w	r3, r1, r3
 8001706:	68b9      	ldr	r1, [r7, #8]
 8001708:	440b      	add	r3, r1
 800170a:	7812      	ldrb	r2, [r2, #0]
 800170c:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001710:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001714:	693a      	ldr	r2, [r7, #16]
 8001716:	441a      	add	r2, r3
 8001718:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800171c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001720:	fb01 f303 	mul.w	r3, r1, r3
 8001724:	68b9      	ldr	r1, [r7, #8]
 8001726:	440b      	add	r3, r1
 8001728:	7812      	ldrb	r2, [r2, #0]
 800172a:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800172e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001732:	3301      	adds	r3, #1
 8001734:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8001738:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800173c:	7bfb      	ldrb	r3, [r7, #15]
 800173e:	429a      	cmp	r2, r3
 8001740:	d3d7      	bcc.n	80016f2 <adBmsReadData+0x322>
      }
      break;
 8001742:	e36f      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Aux:
      adBms6830ParseAux(tIC, ic, group, &read_buffer[0]);
 8001744:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001748:	7bf8      	ldrb	r0, [r7, #15]
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	68b9      	ldr	r1, [r7, #8]
 800174e:	f002 fcfd 	bl	800414c <adBms6830ParseAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001752:	2300      	movs	r3, #0
 8001754:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001758:	e027      	b.n	80017aa <adBmsReadData+0x3da>
 800175a:	bf00      	nop
 800175c:	08016384 	.word	0x08016384
 8001760:	080163a4 	.word	0x080163a4
      {
        ic[cic].cccrc.aux_pec = pec_error[cic];
 8001764:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001768:	697a      	ldr	r2, [r7, #20]
 800176a:	441a      	add	r2, r3
 800176c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001770:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001774:	fb01 f303 	mul.w	r3, r1, r3
 8001778:	68b9      	ldr	r1, [r7, #8]
 800177a:	440b      	add	r3, r1
 800177c:	7812      	ldrb	r2, [r2, #0]
 800177e:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001782:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001786:	693a      	ldr	r2, [r7, #16]
 8001788:	441a      	add	r2, r3
 800178a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800178e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001792:	fb01 f303 	mul.w	r3, r1, r3
 8001796:	68b9      	ldr	r1, [r7, #8]
 8001798:	440b      	add	r3, r1
 800179a:	7812      	ldrb	r2, [r2, #0]
 800179c:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80017a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80017a4:	3301      	adds	r3, #1
 80017a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80017aa:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80017ae:	7bfb      	ldrb	r3, [r7, #15]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d3d7      	bcc.n	8001764 <adBmsReadData+0x394>
      }
      break;
 80017b4:	e336      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case RAux:
      adBms6830ParseRAux(tIC, ic, group, &read_buffer[0]);
 80017b6:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80017ba:	7bf8      	ldrb	r0, [r7, #15]
 80017bc:	69bb      	ldr	r3, [r7, #24]
 80017be:	68b9      	ldr	r1, [r7, #8]
 80017c0:	f002 ff14 	bl	80045ec <adBms6830ParseRAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80017c4:	2300      	movs	r3, #0
 80017c6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80017ca:	e022      	b.n	8001812 <adBmsReadData+0x442>
      {
        ic[cic].cccrc.raux_pec = pec_error[cic];
 80017cc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017d0:	697a      	ldr	r2, [r7, #20]
 80017d2:	441a      	add	r2, r3
 80017d4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017d8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80017dc:	fb01 f303 	mul.w	r3, r1, r3
 80017e0:	68b9      	ldr	r1, [r7, #8]
 80017e2:	440b      	add	r3, r1
 80017e4:	7812      	ldrb	r2, [r2, #0]
 80017e6:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80017ea:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017ee:	693a      	ldr	r2, [r7, #16]
 80017f0:	441a      	add	r2, r3
 80017f2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017f6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80017fa:	fb01 f303 	mul.w	r3, r1, r3
 80017fe:	68b9      	ldr	r1, [r7, #8]
 8001800:	440b      	add	r3, r1
 8001802:	7812      	ldrb	r2, [r2, #0]
 8001804:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001808:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800180c:	3301      	adds	r3, #1
 800180e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001812:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001816:	7bfb      	ldrb	r3, [r7, #15]
 8001818:	429a      	cmp	r2, r3
 800181a:	d3d7      	bcc.n	80017cc <adBmsReadData+0x3fc>
      }
      break;
 800181c:	e302      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Status:
      adBms6830ParseStatus(tIC, ic, group, &read_buffer[0]);
 800181e:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001822:	7bf8      	ldrb	r0, [r7, #15]
 8001824:	69bb      	ldr	r3, [r7, #24]
 8001826:	68b9      	ldr	r1, [r7, #8]
 8001828:	f003 ffb2 	bl	8005790 <adBms6830ParseStatus>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800182c:	2300      	movs	r3, #0
 800182e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8001832:	e022      	b.n	800187a <adBmsReadData+0x4aa>
      {
        ic[cic].cccrc.stat_pec = pec_error[cic];
 8001834:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001838:	697a      	ldr	r2, [r7, #20]
 800183a:	441a      	add	r2, r3
 800183c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001840:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001844:	fb01 f303 	mul.w	r3, r1, r3
 8001848:	68b9      	ldr	r1, [r7, #8]
 800184a:	440b      	add	r3, r1
 800184c:	7812      	ldrb	r2, [r2, #0]
 800184e:	f883 2197 	strb.w	r2, [r3, #407]	@ 0x197
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001852:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001856:	693a      	ldr	r2, [r7, #16]
 8001858:	441a      	add	r2, r3
 800185a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800185e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001862:	fb01 f303 	mul.w	r3, r1, r3
 8001866:	68b9      	ldr	r1, [r7, #8]
 8001868:	440b      	add	r3, r1
 800186a:	7812      	ldrb	r2, [r2, #0]
 800186c:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001870:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001874:	3301      	adds	r3, #1
 8001876:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800187a:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800187e:	7bfb      	ldrb	r3, [r7, #15]
 8001880:	429a      	cmp	r2, r3
 8001882:	d3d7      	bcc.n	8001834 <adBmsReadData+0x464>
      }
      break;
 8001884:	e2ce      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Comm:
      adBms6830ParseComm(tIC, ic, &read_buffer[0]);
 8001886:	7bfb      	ldrb	r3, [r7, #15]
 8001888:	69ba      	ldr	r2, [r7, #24]
 800188a:	68b9      	ldr	r1, [r7, #8]
 800188c:	4618      	mov	r0, r3
 800188e:	f003 fff9 	bl	8005884 <adBms6830ParseComm>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001892:	2300      	movs	r3, #0
 8001894:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8001898:	e022      	b.n	80018e0 <adBmsReadData+0x510>
      {
        ic[cic].cccrc.comm_pec = pec_error[cic];
 800189a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800189e:	697a      	ldr	r2, [r7, #20]
 80018a0:	441a      	add	r2, r3
 80018a2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018a6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80018aa:	fb01 f303 	mul.w	r3, r1, r3
 80018ae:	68b9      	ldr	r1, [r7, #8]
 80018b0:	440b      	add	r3, r1
 80018b2:	7812      	ldrb	r2, [r2, #0]
 80018b4:	f883 2198 	strb.w	r2, [r3, #408]	@ 0x198
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80018b8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018bc:	693a      	ldr	r2, [r7, #16]
 80018be:	441a      	add	r2, r3
 80018c0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018c4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80018c8:	fb01 f303 	mul.w	r3, r1, r3
 80018cc:	68b9      	ldr	r1, [r7, #8]
 80018ce:	440b      	add	r3, r1
 80018d0:	7812      	ldrb	r2, [r2, #0]
 80018d2:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80018d6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018da:	3301      	adds	r3, #1
 80018dc:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 80018e0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80018e4:	7bfb      	ldrb	r3, [r7, #15]
 80018e6:	429a      	cmp	r2, r3
 80018e8:	d3d7      	bcc.n	800189a <adBmsReadData+0x4ca>
      }
      break;
 80018ea:	e29b      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Pwm:
      adBms6830ParsePwm(tIC, ic, group, &read_buffer[0]);
 80018ec:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80018f0:	7bf8      	ldrb	r0, [r7, #15]
 80018f2:	69bb      	ldr	r3, [r7, #24]
 80018f4:	68b9      	ldr	r1, [r7, #8]
 80018f6:	f004 fae1 	bl	8005ebc <adBms6830ParsePwm>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80018fa:	2300      	movs	r3, #0
 80018fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001900:	e022      	b.n	8001948 <adBmsReadData+0x578>
      {
        ic[cic].cccrc.pwm_pec = pec_error[cic];
 8001902:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001906:	697a      	ldr	r2, [r7, #20]
 8001908:	441a      	add	r2, r3
 800190a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800190e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001912:	fb01 f303 	mul.w	r3, r1, r3
 8001916:	68b9      	ldr	r1, [r7, #8]
 8001918:	440b      	add	r3, r1
 800191a:	7812      	ldrb	r2, [r2, #0]
 800191c:	f883 2199 	strb.w	r2, [r3, #409]	@ 0x199
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001920:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001924:	693a      	ldr	r2, [r7, #16]
 8001926:	441a      	add	r2, r3
 8001928:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800192c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001930:	fb01 f303 	mul.w	r3, r1, r3
 8001934:	68b9      	ldr	r1, [r7, #8]
 8001936:	440b      	add	r3, r1
 8001938:	7812      	ldrb	r2, [r2, #0]
 800193a:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800193e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001942:	3301      	adds	r3, #1
 8001944:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001948:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800194c:	7bfb      	ldrb	r3, [r7, #15]
 800194e:	429a      	cmp	r2, r3
 8001950:	d3d7      	bcc.n	8001902 <adBmsReadData+0x532>
      }
      break;
 8001952:	e267      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Sid:
      adBms6830ParseSID(tIC, ic, &read_buffer[0]);
 8001954:	7bfb      	ldrb	r3, [r7, #15]
 8001956:	69ba      	ldr	r2, [r7, #24]
 8001958:	68b9      	ldr	r1, [r7, #8]
 800195a:	4618      	mov	r0, r3
 800195c:	f004 f871 	bl	8005a42 <adBms6830ParseSID>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001960:	2300      	movs	r3, #0
 8001962:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8001966:	e022      	b.n	80019ae <adBmsReadData+0x5de>
      {
        ic[cic].cccrc.sid_pec = pec_error[cic];
 8001968:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800196c:	697a      	ldr	r2, [r7, #20]
 800196e:	441a      	add	r2, r3
 8001970:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001974:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001978:	fb01 f303 	mul.w	r3, r1, r3
 800197c:	68b9      	ldr	r1, [r7, #8]
 800197e:	440b      	add	r3, r1
 8001980:	7812      	ldrb	r2, [r2, #0]
 8001982:	f883 219a 	strb.w	r2, [r3, #410]	@ 0x19a
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001986:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800198a:	693a      	ldr	r2, [r7, #16]
 800198c:	441a      	add	r2, r3
 800198e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001992:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001996:	fb01 f303 	mul.w	r3, r1, r3
 800199a:	68b9      	ldr	r1, [r7, #8]
 800199c:	440b      	add	r3, r1
 800199e:	7812      	ldrb	r2, [r2, #0]
 80019a0:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80019a4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80019a8:	3301      	adds	r3, #1
 80019aa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80019ae:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 80019b2:	7bfb      	ldrb	r3, [r7, #15]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d3d7      	bcc.n	8001968 <adBmsReadData+0x598>
      }
      break;
 80019b8:	e234      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdcvall:
      /* 32 byte cell data + 2 byte pec */
      adBms6830ParseCell(tIC, ic, group, &read_buffer[0]);
 80019ba:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80019be:	7bf8      	ldrb	r0, [r7, #15]
 80019c0:	69bb      	ldr	r3, [r7, #24]
 80019c2:	68b9      	ldr	r1, [r7, #8]
 80019c4:	f000 fff2 	bl	80029ac <adBms6830ParseCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80019c8:	2300      	movs	r3, #0
 80019ca:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 80019ce:	e022      	b.n	8001a16 <adBmsReadData+0x646>
      {							
        ic[cic].cccrc.cell_pec = pec_error[cic];
 80019d0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80019d4:	697a      	ldr	r2, [r7, #20]
 80019d6:	441a      	add	r2, r3
 80019d8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80019dc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80019e0:	fb01 f303 	mul.w	r3, r1, r3
 80019e4:	68b9      	ldr	r1, [r7, #8]
 80019e6:	440b      	add	r3, r1
 80019e8:	7812      	ldrb	r2, [r2, #0]
 80019ea:	f883 2191 	strb.w	r2, [r3, #401]	@ 0x191
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80019ee:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80019f2:	693a      	ldr	r2, [r7, #16]
 80019f4:	441a      	add	r2, r3
 80019f6:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80019fa:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80019fe:	fb01 f303 	mul.w	r3, r1, r3
 8001a02:	68b9      	ldr	r1, [r7, #8]
 8001a04:	440b      	add	r3, r1
 8001a06:	7812      	ldrb	r2, [r2, #0]
 8001a08:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a0c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001a10:	3301      	adds	r3, #1
 8001a12:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8001a16:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 8001a1a:	7bfb      	ldrb	r3, [r7, #15]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d3d7      	bcc.n	80019d0 <adBmsReadData+0x600>
      }
      break;
 8001a20:	e200      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdacall:
      /* 32 byte avg cell data + 2 byte pec */
      adBms6830ParseAverageCell(tIC, ic, group, &read_buffer[0]);
 8001a22:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001a26:	7bf8      	ldrb	r0, [r7, #15]
 8001a28:	69bb      	ldr	r3, [r7, #24]
 8001a2a:	68b9      	ldr	r1, [r7, #8]
 8001a2c:	f001 fa9a 	bl	8002f64 <adBms6830ParseAverageCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a30:	2300      	movs	r3, #0
 8001a32:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8001a36:	e022      	b.n	8001a7e <adBmsReadData+0x6ae>
      {							
        ic[cic].cccrc.acell_pec = pec_error[cic];
 8001a38:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a3c:	697a      	ldr	r2, [r7, #20]
 8001a3e:	441a      	add	r2, r3
 8001a40:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a44:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001a48:	fb01 f303 	mul.w	r3, r1, r3
 8001a4c:	68b9      	ldr	r1, [r7, #8]
 8001a4e:	440b      	add	r3, r1
 8001a50:	7812      	ldrb	r2, [r2, #0]
 8001a52:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001a56:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	441a      	add	r2, r3
 8001a5e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a62:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001a66:	fb01 f303 	mul.w	r3, r1, r3
 8001a6a:	68b9      	ldr	r1, [r7, #8]
 8001a6c:	440b      	add	r3, r1
 8001a6e:	7812      	ldrb	r2, [r2, #0]
 8001a70:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a74:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a78:	3301      	adds	r3, #1
 8001a7a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8001a7e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001a82:	7bfb      	ldrb	r3, [r7, #15]
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d3d7      	bcc.n	8001a38 <adBmsReadData+0x668>
      }
      break;
 8001a88:	e1cc      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdsall:
      /* 32 byte scell volt data + 2 byte pec */
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[0]);
 8001a8a:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001a8e:	7bf8      	ldrb	r0, [r7, #15]
 8001a90:	69bb      	ldr	r3, [r7, #24]
 8001a92:	68b9      	ldr	r1, [r7, #8]
 8001a94:	f001 fd62 	bl	800355c <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a98:	2300      	movs	r3, #0
 8001a9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001a9e:	e022      	b.n	8001ae6 <adBmsReadData+0x716>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 8001aa0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001aa4:	697a      	ldr	r2, [r7, #20]
 8001aa6:	441a      	add	r2, r3
 8001aa8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001aac:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001ab0:	fb01 f303 	mul.w	r3, r1, r3
 8001ab4:	68b9      	ldr	r1, [r7, #8]
 8001ab6:	440b      	add	r3, r1
 8001ab8:	7812      	ldrb	r2, [r2, #0]
 8001aba:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001abe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001ac2:	693a      	ldr	r2, [r7, #16]
 8001ac4:	441a      	add	r2, r3
 8001ac6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001aca:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001ace:	fb01 f303 	mul.w	r3, r1, r3
 8001ad2:	68b9      	ldr	r1, [r7, #8]
 8001ad4:	440b      	add	r3, r1
 8001ad6:	7812      	ldrb	r2, [r2, #0]
 8001ad8:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001adc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001ae6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001aea:	7bfb      	ldrb	r3, [r7, #15]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d3d7      	bcc.n	8001aa0 <adBmsReadData+0x6d0>
      }
      break;
 8001af0:	e198      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdfcall:
      /* 32 byte fcell data + 2 byte pec */
      adBms6830ParseFCell(tIC, ic, group, &read_buffer[0]);
 8001af2:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001af6:	7bf8      	ldrb	r0, [r7, #15]
 8001af8:	69bb      	ldr	r3, [r7, #24]
 8001afa:	68b9      	ldr	r1, [r7, #8]
 8001afc:	f002 f82a 	bl	8003b54 <adBms6830ParseFCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b00:	2300      	movs	r3, #0
 8001b02:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001b06:	e022      	b.n	8001b4e <adBmsReadData+0x77e>
      {							
        ic[cic].cccrc.fcell_pec = pec_error[cic];
 8001b08:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b0c:	697a      	ldr	r2, [r7, #20]
 8001b0e:	441a      	add	r2, r3
 8001b10:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b14:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b18:	fb01 f303 	mul.w	r3, r1, r3
 8001b1c:	68b9      	ldr	r1, [r7, #8]
 8001b1e:	440b      	add	r3, r1
 8001b20:	7812      	ldrb	r2, [r2, #0]
 8001b22:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001b26:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b2a:	693a      	ldr	r2, [r7, #16]
 8001b2c:	441a      	add	r2, r3
 8001b2e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b32:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b36:	fb01 f303 	mul.w	r3, r1, r3
 8001b3a:	68b9      	ldr	r1, [r7, #8]
 8001b3c:	440b      	add	r3, r1
 8001b3e:	7812      	ldrb	r2, [r2, #0]
 8001b40:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b44:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b48:	3301      	adds	r3, #1
 8001b4a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001b4e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001b52:	7bfb      	ldrb	r3, [r7, #15]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d3d7      	bcc.n	8001b08 <adBmsReadData+0x738>
      }
      break;
 8001b58:	e164      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdcsall:
      /* 64 byte + 2 byte pec = 32 byte cell data + 32 byte scell volt data */
      adBms6830ParseCell(tIC, ic, group, &read_buffer[0]);
 8001b5a:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001b5e:	7bf8      	ldrb	r0, [r7, #15]
 8001b60:	69bb      	ldr	r3, [r7, #24]
 8001b62:	68b9      	ldr	r1, [r7, #8]
 8001b64:	f000 ff22 	bl	80029ac <adBms6830ParseCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b68:	2300      	movs	r3, #0
 8001b6a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001b6e:	e022      	b.n	8001bb6 <adBmsReadData+0x7e6>
      {							
        ic[cic].cccrc.cell_pec = pec_error[cic];
 8001b70:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b74:	697a      	ldr	r2, [r7, #20]
 8001b76:	441a      	add	r2, r3
 8001b78:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b7c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b80:	fb01 f303 	mul.w	r3, r1, r3
 8001b84:	68b9      	ldr	r1, [r7, #8]
 8001b86:	440b      	add	r3, r1
 8001b88:	7812      	ldrb	r2, [r2, #0]
 8001b8a:	f883 2191 	strb.w	r2, [r3, #401]	@ 0x191
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001b8e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b92:	693a      	ldr	r2, [r7, #16]
 8001b94:	441a      	add	r2, r3
 8001b96:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b9a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b9e:	fb01 f303 	mul.w	r3, r1, r3
 8001ba2:	68b9      	ldr	r1, [r7, #8]
 8001ba4:	440b      	add	r3, r1
 8001ba6:	7812      	ldrb	r2, [r2, #0]
 8001ba8:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001bac:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001bb6:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001bba:	7bfb      	ldrb	r3, [r7, #15]
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d3d7      	bcc.n	8001b70 <adBmsReadData+0x7a0>
      }
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[32]);
 8001bc0:	69bb      	ldr	r3, [r7, #24]
 8001bc2:	3320      	adds	r3, #32
 8001bc4:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001bc8:	7bf8      	ldrb	r0, [r7, #15]
 8001bca:	68b9      	ldr	r1, [r7, #8]
 8001bcc:	f001 fcc6 	bl	800355c <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8001bd6:	e022      	b.n	8001c1e <adBmsReadData+0x84e>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 8001bd8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001bdc:	697a      	ldr	r2, [r7, #20]
 8001bde:	441a      	add	r2, r3
 8001be0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001be4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001be8:	fb01 f303 	mul.w	r3, r1, r3
 8001bec:	68b9      	ldr	r1, [r7, #8]
 8001bee:	440b      	add	r3, r1
 8001bf0:	7812      	ldrb	r2, [r2, #0]
 8001bf2:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001bf6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	441a      	add	r2, r3
 8001bfe:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001c02:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001c06:	fb01 f303 	mul.w	r3, r1, r3
 8001c0a:	68b9      	ldr	r1, [r7, #8]
 8001c0c:	440b      	add	r3, r1
 8001c0e:	7812      	ldrb	r2, [r2, #0]
 8001c10:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001c14:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001c18:	3301      	adds	r3, #1
 8001c1a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8001c1e:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001c22:	7bfb      	ldrb	r3, [r7, #15]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d3d7      	bcc.n	8001bd8 <adBmsReadData+0x808>
      }
      break;
 8001c28:	e0fc      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdacsall:
      /* 64 byte + 2 byte pec = 32 byte avg cell data + 32 byte scell volt data */
      adBms6830ParseAverageCell(tIC, ic, group, &read_buffer[0]);
 8001c2a:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001c2e:	7bf8      	ldrb	r0, [r7, #15]
 8001c30:	69bb      	ldr	r3, [r7, #24]
 8001c32:	68b9      	ldr	r1, [r7, #8]
 8001c34:	f001 f996 	bl	8002f64 <adBms6830ParseAverageCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001c38:	2300      	movs	r3, #0
 8001c3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001c3e:	e022      	b.n	8001c86 <adBmsReadData+0x8b6>
      {							
        ic[cic].cccrc.acell_pec = pec_error[cic];
 8001c40:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c44:	697a      	ldr	r2, [r7, #20]
 8001c46:	441a      	add	r2, r3
 8001c48:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c4c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001c50:	fb01 f303 	mul.w	r3, r1, r3
 8001c54:	68b9      	ldr	r1, [r7, #8]
 8001c56:	440b      	add	r3, r1
 8001c58:	7812      	ldrb	r2, [r2, #0]
 8001c5a:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001c5e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c62:	693a      	ldr	r2, [r7, #16]
 8001c64:	441a      	add	r2, r3
 8001c66:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c6a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001c6e:	fb01 f303 	mul.w	r3, r1, r3
 8001c72:	68b9      	ldr	r1, [r7, #8]
 8001c74:	440b      	add	r3, r1
 8001c76:	7812      	ldrb	r2, [r2, #0]
 8001c78:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001c7c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c80:	3301      	adds	r3, #1
 8001c82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001c86:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001c8a:	7bfb      	ldrb	r3, [r7, #15]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d3d7      	bcc.n	8001c40 <adBmsReadData+0x870>
      }
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[32]);
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	3320      	adds	r3, #32
 8001c94:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001c98:	7bf8      	ldrb	r0, [r7, #15]
 8001c9a:	68b9      	ldr	r1, [r7, #8]
 8001c9c:	f001 fc5e 	bl	800355c <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001ca6:	e022      	b.n	8001cee <adBmsReadData+0x91e>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 8001ca8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cac:	697a      	ldr	r2, [r7, #20]
 8001cae:	441a      	add	r2, r3
 8001cb0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cb4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001cb8:	fb01 f303 	mul.w	r3, r1, r3
 8001cbc:	68b9      	ldr	r1, [r7, #8]
 8001cbe:	440b      	add	r3, r1
 8001cc0:	7812      	ldrb	r2, [r2, #0]
 8001cc2:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001cc6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cca:	693a      	ldr	r2, [r7, #16]
 8001ccc:	441a      	add	r2, r3
 8001cce:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cd2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001cd6:	fb01 f303 	mul.w	r3, r1, r3
 8001cda:	68b9      	ldr	r1, [r7, #8]
 8001cdc:	440b      	add	r3, r1
 8001cde:	7812      	ldrb	r2, [r2, #0]
 8001ce0:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001ce4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001ce8:	3301      	adds	r3, #1
 8001cea:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001cee:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8001cf2:	7bfb      	ldrb	r3, [r7, #15]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d3d7      	bcc.n	8001ca8 <adBmsReadData+0x8d8>
      }
      break;
 8001cf8:	e094      	b.n	8001e24 <adBmsReadData+0xa54>
    case Rdasall:
      /* 68 byte + 2 byte pec: 
      24 byte gpio data + 20 byte Redundant gpio data +
      24 byte status A(6 byte), B(6 byte), C(4 byte), D(6 byte) & E(2 byte)
      */
      adBms6830ParseAux(tIC, ic, group, &read_buffer[0]);
 8001cfa:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001cfe:	7bf8      	ldrb	r0, [r7, #15]
 8001d00:	69bb      	ldr	r3, [r7, #24]
 8001d02:	68b9      	ldr	r1, [r7, #8]
 8001d04:	f002 fa22 	bl	800414c <adBms6830ParseAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001d08:	2300      	movs	r3, #0
 8001d0a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8001d0e:	e022      	b.n	8001d56 <adBmsReadData+0x986>
      {
        ic[cic].cccrc.aux_pec = pec_error[cic];
 8001d10:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d14:	697a      	ldr	r2, [r7, #20]
 8001d16:	441a      	add	r2, r3
 8001d18:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d1c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001d20:	fb01 f303 	mul.w	r3, r1, r3
 8001d24:	68b9      	ldr	r1, [r7, #8]
 8001d26:	440b      	add	r3, r1
 8001d28:	7812      	ldrb	r2, [r2, #0]
 8001d2a:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001d2e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d32:	693a      	ldr	r2, [r7, #16]
 8001d34:	441a      	add	r2, r3
 8001d36:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d3a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001d3e:	fb01 f303 	mul.w	r3, r1, r3
 8001d42:	68b9      	ldr	r1, [r7, #8]
 8001d44:	440b      	add	r3, r1
 8001d46:	7812      	ldrb	r2, [r2, #0]
 8001d48:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001d4c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d50:	3301      	adds	r3, #1
 8001d52:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8001d56:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8001d5a:	7bfb      	ldrb	r3, [r7, #15]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d3d7      	bcc.n	8001d10 <adBmsReadData+0x940>
      }
      adBms6830ParseRAux(tIC, ic, group, &read_buffer[24]);
 8001d60:	69bb      	ldr	r3, [r7, #24]
 8001d62:	3318      	adds	r3, #24
 8001d64:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001d68:	7bf8      	ldrb	r0, [r7, #15]
 8001d6a:	68b9      	ldr	r1, [r7, #8]
 8001d6c:	f002 fc3e 	bl	80045ec <adBms6830ParseRAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001d70:	2300      	movs	r3, #0
 8001d72:	f887 3020 	strb.w	r3, [r7, #32]
 8001d76:	e022      	b.n	8001dbe <adBmsReadData+0x9ee>
      {
        ic[cic].cccrc.raux_pec = pec_error[cic];
 8001d78:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d7c:	697a      	ldr	r2, [r7, #20]
 8001d7e:	441a      	add	r2, r3
 8001d80:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d84:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001d88:	fb01 f303 	mul.w	r3, r1, r3
 8001d8c:	68b9      	ldr	r1, [r7, #8]
 8001d8e:	440b      	add	r3, r1
 8001d90:	7812      	ldrb	r2, [r2, #0]
 8001d92:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001d96:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	441a      	add	r2, r3
 8001d9e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001da2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001da6:	fb01 f303 	mul.w	r3, r1, r3
 8001daa:	68b9      	ldr	r1, [r7, #8]
 8001dac:	440b      	add	r3, r1
 8001dae:	7812      	ldrb	r2, [r2, #0]
 8001db0:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001db4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001db8:	3301      	adds	r3, #1
 8001dba:	f887 3020 	strb.w	r3, [r7, #32]
 8001dbe:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001dc2:	7bfb      	ldrb	r3, [r7, #15]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d3d7      	bcc.n	8001d78 <adBmsReadData+0x9a8>
      }
      adBms6830ParseStatus(tIC, ic, group, &read_buffer[44]);
 8001dc8:	69bb      	ldr	r3, [r7, #24]
 8001dca:	332c      	adds	r3, #44	@ 0x2c
 8001dcc:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001dd0:	7bf8      	ldrb	r0, [r7, #15]
 8001dd2:	68b9      	ldr	r1, [r7, #8]
 8001dd4:	f003 fcdc 	bl	8005790 <adBms6830ParseStatus>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001dd8:	2300      	movs	r3, #0
 8001dda:	77fb      	strb	r3, [r7, #31]
 8001ddc:	e01c      	b.n	8001e18 <adBmsReadData+0xa48>
      {
        ic[cic].cccrc.stat_pec = pec_error[cic];
 8001dde:	7ffb      	ldrb	r3, [r7, #31]
 8001de0:	697a      	ldr	r2, [r7, #20]
 8001de2:	441a      	add	r2, r3
 8001de4:	7ffb      	ldrb	r3, [r7, #31]
 8001de6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001dea:	fb01 f303 	mul.w	r3, r1, r3
 8001dee:	68b9      	ldr	r1, [r7, #8]
 8001df0:	440b      	add	r3, r1
 8001df2:	7812      	ldrb	r2, [r2, #0]
 8001df4:	f883 2197 	strb.w	r2, [r3, #407]	@ 0x197
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001df8:	7ffb      	ldrb	r3, [r7, #31]
 8001dfa:	693a      	ldr	r2, [r7, #16]
 8001dfc:	441a      	add	r2, r3
 8001dfe:	7ffb      	ldrb	r3, [r7, #31]
 8001e00:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001e04:	fb01 f303 	mul.w	r3, r1, r3
 8001e08:	68b9      	ldr	r1, [r7, #8]
 8001e0a:	440b      	add	r3, r1
 8001e0c:	7812      	ldrb	r2, [r2, #0]
 8001e0e:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001e12:	7ffb      	ldrb	r3, [r7, #31]
 8001e14:	3301      	adds	r3, #1
 8001e16:	77fb      	strb	r3, [r7, #31]
 8001e18:	7ffa      	ldrb	r2, [r7, #31]
 8001e1a:	7bfb      	ldrb	r3, [r7, #15]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d3de      	bcc.n	8001dde <adBmsReadData+0xa0e>
      }
      break;
 8001e20:	e000      	b.n	8001e24 <adBmsReadData+0xa54>
      
    default:
      break;
 8001e22:	bf00      	nop
    }
  }
  free(read_buffer);
 8001e24:	69b8      	ldr	r0, [r7, #24]
 8001e26:	f010 f98f 	bl	8012148 <free>
  free(pec_error); 
 8001e2a:	6978      	ldr	r0, [r7, #20]
 8001e2c:	f010 f98c 	bl	8012148 <free>
  free(cmd_count); 
 8001e30:	6938      	ldr	r0, [r7, #16]
 8001e32:	f010 f989 	bl	8012148 <free>
}
 8001e36:	bf00      	nop
 8001e38:	3738      	adds	r7, #56	@ 0x38
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop

08001e40 <spiWriteData>:
(
uint8_t tIC, 
uint8_t tx_cmd[2], 
uint8_t *data
)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b08a      	sub	sp, #40	@ 0x28
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	4603      	mov	r3, r0
 8001e48:	60b9      	str	r1, [r7, #8]
 8001e4a:	607a      	str	r2, [r7, #4]
 8001e4c:	73fb      	strb	r3, [r7, #15]
  uint8_t BYTES_IN_REG = TX_DATA;
 8001e4e:	2306      	movs	r3, #6
 8001e50:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  uint8_t CMD_LEN = 4 + (RX_DATA * tIC);
 8001e54:	7bfb      	ldrb	r3, [r7, #15]
 8001e56:	00db      	lsls	r3, r3, #3
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	3304      	adds	r3, #4
 8001e5c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint16_t data_pec, cmd_pec;
  uint8_t *cmd, copyArray[TX_DATA], src_address = 0;
 8001e60:	2300      	movs	r3, #0
 8001e62:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  uint8_t cmd_index;
  cmd = (uint8_t *)calloc(CMD_LEN, sizeof(uint8_t)); 
 8001e66:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001e6a:	2101      	movs	r1, #1
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f00f fe6b 	bl	8011b48 <calloc>
 8001e72:	4603      	mov	r3, r0
 8001e74:	61fb      	str	r3, [r7, #28]
  if(cmd == NULL)
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d105      	bne.n	8001e88 <spiWriteData+0x48>
  {
#ifdef MBED
    pc.printf(" Failed to allocate cmd array memory \n");
#else
    printf(" Failed to allocate cmd array memory \n");
 8001e7c:	4851      	ldr	r0, [pc, #324]	@ (8001fc4 <spiWriteData+0x184>)
 8001e7e:	f011 fd83 	bl	8013988 <puts>
#endif  
    exit(0);
 8001e82:	2000      	movs	r0, #0
 8001e84:	f00f fe7c 	bl	8011b80 <exit>
  }
  else
  {
    cmd[0] = tx_cmd[0];
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	781a      	ldrb	r2, [r3, #0]
 8001e8c:	69fb      	ldr	r3, [r7, #28]
 8001e8e:	701a      	strb	r2, [r3, #0]
    cmd[1] = tx_cmd[1];
 8001e90:	69fb      	ldr	r3, [r7, #28]
 8001e92:	3301      	adds	r3, #1
 8001e94:	68ba      	ldr	r2, [r7, #8]
 8001e96:	7852      	ldrb	r2, [r2, #1]
 8001e98:	701a      	strb	r2, [r3, #0]
    cmd_pec = Pec15_Calc(2, cmd);
 8001e9a:	69f9      	ldr	r1, [r7, #28]
 8001e9c:	2002      	movs	r0, #2
 8001e9e:	f7ff f8c7 	bl	8001030 <Pec15_Calc>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	837b      	strh	r3, [r7, #26]
    cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001ea6:	8b7b      	ldrh	r3, [r7, #26]
 8001ea8:	0a1b      	lsrs	r3, r3, #8
 8001eaa:	b29a      	uxth	r2, r3
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	3302      	adds	r3, #2
 8001eb0:	b2d2      	uxtb	r2, r2
 8001eb2:	701a      	strb	r2, [r3, #0]
    cmd[3] = (uint8_t)(cmd_pec);
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	3303      	adds	r3, #3
 8001eb8:	8b7a      	ldrh	r2, [r7, #26]
 8001eba:	b2d2      	uxtb	r2, r2
 8001ebc:	701a      	strb	r2, [r3, #0]
    cmd_index = 4;
 8001ebe:	2304      	movs	r3, #4
 8001ec0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* executes for each LTC68xx, this loops starts with the last IC on the stack */
    for (uint8_t current_ic = tIC; current_ic > 0; current_ic--)                
 8001ec4:	7bfb      	ldrb	r3, [r7, #15]
 8001ec6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001eca:	e064      	b.n	8001f96 <spiWriteData+0x156>
    {                                                                         
      src_address = ((current_ic-1) * TX_DATA); 
 8001ecc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	0052      	lsls	r2, r2, #1
 8001ed4:	4413      	add	r3, r2
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	3b06      	subs	r3, #6
 8001edc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      /* The first configuration written is received by the last IC in the daisy chain */
      for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001ee6:	e01d      	b.n	8001f24 <spiWriteData+0xe4>
      {
        cmd[cmd_index] = data[((current_ic-1)*6)+current_byte];
 8001ee8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001eec:	1e5a      	subs	r2, r3, #1
 8001eee:	4613      	mov	r3, r2
 8001ef0:	005b      	lsls	r3, r3, #1
 8001ef2:	4413      	add	r3, r2
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001efc:	4413      	add	r3, r2
 8001efe:	461a      	mov	r2, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	441a      	add	r2, r3
 8001f04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f08:	69f9      	ldr	r1, [r7, #28]
 8001f0a:	440b      	add	r3, r1
 8001f0c:	7812      	ldrb	r2, [r2, #0]
 8001f0e:	701a      	strb	r2, [r3, #0]
        cmd_index = cmd_index + 1;
 8001f10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f14:	3301      	adds	r3, #1
 8001f16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8001f1a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001f1e:	3301      	adds	r3, #1
 8001f20:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001f24:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001f28:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d3db      	bcc.n	8001ee8 <spiWriteData+0xa8>
      }
      /* Copy each ic correspond data + pec value for calculate data pec */
      memcpy(&copyArray[0], &data[src_address], TX_DATA); /* dst, src, size */
 8001f30:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001f34:	687a      	ldr	r2, [r7, #4]
 8001f36:	18d1      	adds	r1, r2, r3
 8001f38:	f107 0310 	add.w	r3, r7, #16
 8001f3c:	2206      	movs	r2, #6
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f011 fd86 	bl	8013a50 <memcpy>
      /* calculating the PEC for each Ics configuration register data */
      data_pec = (uint16_t)pec10_calc(false, BYTES_IN_REG, &copyArray[0]);  
 8001f44:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001f48:	f107 0210 	add.w	r2, r7, #16
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	2000      	movs	r0, #0
 8001f50:	f7ff f8a2 	bl	8001098 <pec10_calc>
 8001f54:	4603      	mov	r3, r0
 8001f56:	833b      	strh	r3, [r7, #24]
      cmd[cmd_index] = (uint8_t)(data_pec >> 8);
 8001f58:	8b3b      	ldrh	r3, [r7, #24]
 8001f5a:	0a1b      	lsrs	r3, r3, #8
 8001f5c:	b299      	uxth	r1, r3
 8001f5e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f62:	69fa      	ldr	r2, [r7, #28]
 8001f64:	4413      	add	r3, r2
 8001f66:	b2ca      	uxtb	r2, r1
 8001f68:	701a      	strb	r2, [r3, #0]
      cmd_index = cmd_index + 1;
 8001f6a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f6e:	3301      	adds	r3, #1
 8001f70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      cmd[cmd_index] = (uint8_t)data_pec;
 8001f74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f78:	69fa      	ldr	r2, [r7, #28]
 8001f7a:	4413      	add	r3, r2
 8001f7c:	8b3a      	ldrh	r2, [r7, #24]
 8001f7e:	b2d2      	uxtb	r2, r2
 8001f80:	701a      	strb	r2, [r3, #0]
      cmd_index = cmd_index + 1;
 8001f82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f86:	3301      	adds	r3, #1
 8001f88:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    for (uint8_t current_ic = tIC; current_ic > 0; current_ic--)                
 8001f8c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001f90:	3b01      	subs	r3, #1
 8001f92:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001f96:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d196      	bne.n	8001ecc <spiWriteData+0x8c>
    }
    adBmsCsLow();
 8001f9e:	f005 f965 	bl	800726c <adBmsCsLow>
    spiWriteBytes(CMD_LEN, &cmd[0]);
 8001fa2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	69f9      	ldr	r1, [r7, #28]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f005 f976 	bl	800729c <spiWriteBytes>
    adBmsCsHigh();
 8001fb0:	f005 f968 	bl	8007284 <adBmsCsHigh>
  }
  free(cmd); 
 8001fb4:	69f8      	ldr	r0, [r7, #28]
 8001fb6:	f010 f8c7 	bl	8012148 <free>
}
 8001fba:	bf00      	nop
 8001fbc:	3728      	adds	r7, #40	@ 0x28
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	080163c0 	.word	0x080163c0

08001fc8 <adBmsWriteData>:
* @return None 
*
*******************************************************************************
*/
void adBmsWriteData(uint8_t tIC, cell_asic *ic, uint8_t cmd_arg[2], TYPE type, GRP group)
{	  
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b08a      	sub	sp, #40	@ 0x28
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	60b9      	str	r1, [r7, #8]
 8001fd0:	607a      	str	r2, [r7, #4]
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	73fb      	strb	r3, [r7, #15]
 8001fd8:	4613      	mov	r3, r2
 8001fda:	73bb      	strb	r3, [r7, #14]
  uint8_t data_len = TX_DATA, write_size = (TX_DATA * tIC);
 8001fdc:	2306      	movs	r3, #6
 8001fde:	76fb      	strb	r3, [r7, #27]
 8001fe0:	7bfb      	ldrb	r3, [r7, #15]
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	0052      	lsls	r2, r2, #1
 8001fe6:	4413      	add	r3, r2
 8001fe8:	005b      	lsls	r3, r3, #1
 8001fea:	76bb      	strb	r3, [r7, #26]
  uint8_t *write_buffer = (uint8_t *)calloc(write_size, sizeof(uint8_t));
 8001fec:	7ebb      	ldrb	r3, [r7, #26]
 8001fee:	2101      	movs	r1, #1
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f00f fda9 	bl	8011b48 <calloc>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	617b      	str	r3, [r7, #20]
  if(write_buffer == NULL)
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d105      	bne.n	800200c <adBmsWriteData+0x44>
  {
#ifdef MBED
    pc.printf(" Failed to allocate write_buffer array memory \n");
#else
    printf(" Failed to allocate write_buffer array memory \n");
 8002000:	48bb      	ldr	r0, [pc, #748]	@ (80022f0 <adBmsWriteData+0x328>)
 8002002:	f011 fcc1 	bl	8013988 <puts>
#endif
    exit(0);
 8002006:	2000      	movs	r0, #0
 8002008:	f00f fdba 	bl	8011b80 <exit>
  }
  else
  {
    switch (type)
 800200c:	7bbb      	ldrb	r3, [r7, #14]
 800200e:	3b04      	subs	r3, #4
 8002010:	2b07      	cmp	r3, #7
 8002012:	f200 816f 	bhi.w	80022f4 <adBmsWriteData+0x32c>
 8002016:	a201      	add	r2, pc, #4	@ (adr r2, 800201c <adBmsWriteData+0x54>)
 8002018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800201c:	080021af 	.word	0x080021af
 8002020:	080022f5 	.word	0x080022f5
 8002024:	080022f5 	.word	0x080022f5
 8002028:	080022f5 	.word	0x080022f5
 800202c:	0800203d 	.word	0x0800203d
 8002030:	08002139 	.word	0x08002139
 8002034:	080022f5 	.word	0x080022f5
 8002038:	08002293 	.word	0x08002293
    {	   
    case Config:	
      switch (group)
 800203c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002040:	2b01      	cmp	r3, #1
 8002042:	d002      	beq.n	800204a <adBmsWriteData+0x82>
 8002044:	2b02      	cmp	r3, #2
 8002046:	d03b      	beq.n	80020c0 <adBmsWriteData+0xf8>
          }		
        }
        break;

      default:
    	  break;
 8002048:	e075      	b.n	8002136 <adBmsWriteData+0x16e>
        adBms6830CreateConfiga(tIC, &ic[0]);
 800204a:	7bfb      	ldrb	r3, [r7, #15]
 800204c:	68b9      	ldr	r1, [r7, #8]
 800204e:	4618      	mov	r0, r3
 8002050:	f003 ff55 	bl	8005efe <adBms6830CreateConfiga>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8002054:	2300      	movs	r3, #0
 8002056:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800205a:	e02b      	b.n	80020b4 <adBmsWriteData+0xec>
          for (uint8_t data = 0; data < data_len; data++)
 800205c:	2300      	movs	r3, #0
 800205e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8002062:	e01d      	b.n	80020a0 <adBmsWriteData+0xd8>
            write_buffer[(cic * data_len) + data] = ic[cic].configa.tx_data[data];
 8002064:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002068:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800206c:	fb02 f303 	mul.w	r3, r2, r3
 8002070:	68ba      	ldr	r2, [r7, #8]
 8002072:	18d1      	adds	r1, r2, r3
 8002074:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002078:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800207c:	7ef8      	ldrb	r0, [r7, #27]
 800207e:	fb03 f000 	mul.w	r0, r3, r0
 8002082:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002086:	4403      	add	r3, r0
 8002088:	4618      	mov	r0, r3
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	4403      	add	r3, r0
 800208e:	440a      	add	r2, r1
 8002090:	f892 211f 	ldrb.w	r2, [r2, #287]	@ 0x11f
 8002094:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 8002096:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800209a:	3301      	adds	r3, #1
 800209c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80020a0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80020a4:	7efb      	ldrb	r3, [r7, #27]
 80020a6:	429a      	cmp	r2, r3
 80020a8:	d3dc      	bcc.n	8002064 <adBmsWriteData+0x9c>
        for (uint8_t cic = 0; cic < tIC; cic++)
 80020aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80020ae:	3301      	adds	r3, #1
 80020b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80020b4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80020b8:	7bfb      	ldrb	r3, [r7, #15]
 80020ba:	429a      	cmp	r2, r3
 80020bc:	d3ce      	bcc.n	800205c <adBmsWriteData+0x94>
        break;
 80020be:	e03a      	b.n	8002136 <adBmsWriteData+0x16e>
        adBms6830CreateConfigb(tIC, &ic[0]);
 80020c0:	7bfb      	ldrb	r3, [r7, #15]
 80020c2:	68b9      	ldr	r1, [r7, #8]
 80020c4:	4618      	mov	r0, r3
 80020c6:	f004 f82a 	bl	800611e <adBms6830CreateConfigb>
        for (uint8_t cic = 0; cic < tIC; cic++)
 80020ca:	2300      	movs	r3, #0
 80020cc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80020d0:	e02b      	b.n	800212a <adBmsWriteData+0x162>
          for (uint8_t data = 0; data < data_len; data++)
 80020d2:	2300      	movs	r3, #0
 80020d4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 80020d8:	e01d      	b.n	8002116 <adBmsWriteData+0x14e>
            write_buffer[(cic * data_len) + data] = ic[cic].configb.tx_data[data];
 80020da:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80020de:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80020e2:	fb02 f303 	mul.w	r3, r2, r3
 80020e6:	68ba      	ldr	r2, [r7, #8]
 80020e8:	18d1      	adds	r1, r2, r3
 80020ea:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80020ee:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80020f2:	7ef8      	ldrb	r0, [r7, #27]
 80020f4:	fb03 f000 	mul.w	r0, r3, r0
 80020f8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80020fc:	4403      	add	r3, r0
 80020fe:	4618      	mov	r0, r3
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	4403      	add	r3, r0
 8002104:	440a      	add	r2, r1
 8002106:	f892 212d 	ldrb.w	r2, [r2, #301]	@ 0x12d
 800210a:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 800210c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002110:	3301      	adds	r3, #1
 8002112:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8002116:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800211a:	7efb      	ldrb	r3, [r7, #27]
 800211c:	429a      	cmp	r2, r3
 800211e:	d3dc      	bcc.n	80020da <adBmsWriteData+0x112>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8002120:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002124:	3301      	adds	r3, #1
 8002126:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800212a:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800212e:	7bfb      	ldrb	r3, [r7, #15]
 8002130:	429a      	cmp	r2, r3
 8002132:	d3ce      	bcc.n	80020d2 <adBmsWriteData+0x10a>
        break;
 8002134:	bf00      	nop
      }
      break;
 8002136:	e0de      	b.n	80022f6 <adBmsWriteData+0x32e>
      
    case Comm:
      adBms6830CreateComm(tIC, &ic[0]);
 8002138:	7bfb      	ldrb	r3, [r7, #15]
 800213a:	68b9      	ldr	r1, [r7, #8]
 800213c:	4618      	mov	r0, r3
 800213e:	f004 f9fe 	bl	800653e <adBms6830CreateComm>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8002142:	2300      	movs	r3, #0
 8002144:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002148:	e02b      	b.n	80021a2 <adBmsWriteData+0x1da>
      {
        for (uint8_t data = 0; data < data_len; data++)
 800214a:	2300      	movs	r3, #0
 800214c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002150:	e01d      	b.n	800218e <adBmsWriteData+0x1c6>
        {
          write_buffer[(cic * data_len) + data] = ic[cic].com.tx_data[data];
 8002152:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002156:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800215a:	fb02 f303 	mul.w	r3, r2, r3
 800215e:	68ba      	ldr	r2, [r7, #8]
 8002160:	18d1      	adds	r1, r2, r3
 8002162:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8002166:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800216a:	7ef8      	ldrb	r0, [r7, #27]
 800216c:	fb03 f000 	mul.w	r0, r3, r0
 8002170:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002174:	4403      	add	r3, r0
 8002176:	4618      	mov	r0, r3
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	4403      	add	r3, r0
 800217c:	440a      	add	r2, r1
 800217e:	f892 2157 	ldrb.w	r2, [r2, #343]	@ 0x157
 8002182:	701a      	strb	r2, [r3, #0]
        for (uint8_t data = 0; data < data_len; data++)
 8002184:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002188:	3301      	adds	r3, #1
 800218a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800218e:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8002192:	7efb      	ldrb	r3, [r7, #27]
 8002194:	429a      	cmp	r2, r3
 8002196:	d3dc      	bcc.n	8002152 <adBmsWriteData+0x18a>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8002198:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800219c:	3301      	adds	r3, #1
 800219e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80021a2:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80021a6:	7bfb      	ldrb	r3, [r7, #15]
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d3ce      	bcc.n	800214a <adBmsWriteData+0x182>
        }	
      }
      break;
 80021ac:	e0a3      	b.n	80022f6 <adBmsWriteData+0x32e>
      
    case Pwm:
      switch (group)
 80021ae:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d002      	beq.n	80021bc <adBmsWriteData+0x1f4>
 80021b6:	2b02      	cmp	r3, #2
 80021b8:	d03b      	beq.n	8002232 <adBmsWriteData+0x26a>
          }	
        }
        break;

      default:
    	  break;
 80021ba:	e069      	b.n	8002290 <adBmsWriteData+0x2c8>
        adBms6830CreatePwma(tIC, &ic[0]);
 80021bc:	7bfb      	ldrb	r3, [r7, #15]
 80021be:	68b9      	ldr	r1, [r7, #8]
 80021c0:	4618      	mov	r0, r3
 80021c2:	f004 fa79 	bl	80066b8 <adBms6830CreatePwma>
        for (uint8_t cic = 0; cic < tIC; cic++)
 80021c6:	2300      	movs	r3, #0
 80021c8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 80021cc:	e02b      	b.n	8002226 <adBmsWriteData+0x25e>
          for (uint8_t data = 0; data < data_len; data++)
 80021ce:	2300      	movs	r3, #0
 80021d0:	f887 3020 	strb.w	r3, [r7, #32]
 80021d4:	e01d      	b.n	8002212 <adBmsWriteData+0x24a>
            write_buffer[(cic * data_len) + data] = ic[cic].pwma.tx_data[data];
 80021d6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80021da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80021de:	fb02 f303 	mul.w	r3, r2, r3
 80021e2:	68ba      	ldr	r2, [r7, #8]
 80021e4:	18d1      	adds	r1, r2, r3
 80021e6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80021ea:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80021ee:	7ef8      	ldrb	r0, [r7, #27]
 80021f0:	fb03 f000 	mul.w	r0, r3, r0
 80021f4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80021f8:	4403      	add	r3, r0
 80021fa:	4618      	mov	r0, r3
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	4403      	add	r3, r0
 8002200:	440a      	add	r2, r1
 8002202:	f892 2165 	ldrb.w	r2, [r2, #357]	@ 0x165
 8002206:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 8002208:	f897 3020 	ldrb.w	r3, [r7, #32]
 800220c:	3301      	adds	r3, #1
 800220e:	f887 3020 	strb.w	r3, [r7, #32]
 8002212:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002216:	7efb      	ldrb	r3, [r7, #27]
 8002218:	429a      	cmp	r2, r3
 800221a:	d3dc      	bcc.n	80021d6 <adBmsWriteData+0x20e>
        for (uint8_t cic = 0; cic < tIC; cic++)
 800221c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002220:	3301      	adds	r3, #1
 8002222:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8002226:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800222a:	7bfb      	ldrb	r3, [r7, #15]
 800222c:	429a      	cmp	r2, r3
 800222e:	d3ce      	bcc.n	80021ce <adBmsWriteData+0x206>
        break;   
 8002230:	e02e      	b.n	8002290 <adBmsWriteData+0x2c8>
        adBms6830CreatePwmb(tIC, &ic[0]);
 8002232:	7bfb      	ldrb	r3, [r7, #15]
 8002234:	68b9      	ldr	r1, [r7, #8]
 8002236:	4618      	mov	r0, r3
 8002238:	f004 fb34 	bl	80068a4 <adBms6830CreatePwmb>
        for (uint8_t cic = 0; cic < tIC; cic++)
 800223c:	2300      	movs	r3, #0
 800223e:	77fb      	strb	r3, [r7, #31]
 8002240:	e021      	b.n	8002286 <adBmsWriteData+0x2be>
          for (uint8_t data = 0; data < data_len; data++)
 8002242:	2300      	movs	r3, #0
 8002244:	77bb      	strb	r3, [r7, #30]
 8002246:	e017      	b.n	8002278 <adBmsWriteData+0x2b0>
            write_buffer[(cic * data_len) + data] = ic[cic].pwmb.tx_data[data];
 8002248:	7ffb      	ldrb	r3, [r7, #31]
 800224a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800224e:	fb02 f303 	mul.w	r3, r2, r3
 8002252:	68ba      	ldr	r2, [r7, #8]
 8002254:	18d1      	adds	r1, r2, r3
 8002256:	7fba      	ldrb	r2, [r7, #30]
 8002258:	7ffb      	ldrb	r3, [r7, #31]
 800225a:	7ef8      	ldrb	r0, [r7, #27]
 800225c:	fb03 f000 	mul.w	r0, r3, r0
 8002260:	7fbb      	ldrb	r3, [r7, #30]
 8002262:	4403      	add	r3, r0
 8002264:	4618      	mov	r0, r3
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	4403      	add	r3, r0
 800226a:	440a      	add	r2, r1
 800226c:	f892 2173 	ldrb.w	r2, [r2, #371]	@ 0x173
 8002270:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 8002272:	7fbb      	ldrb	r3, [r7, #30]
 8002274:	3301      	adds	r3, #1
 8002276:	77bb      	strb	r3, [r7, #30]
 8002278:	7fba      	ldrb	r2, [r7, #30]
 800227a:	7efb      	ldrb	r3, [r7, #27]
 800227c:	429a      	cmp	r2, r3
 800227e:	d3e3      	bcc.n	8002248 <adBmsWriteData+0x280>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8002280:	7ffb      	ldrb	r3, [r7, #31]
 8002282:	3301      	adds	r3, #1
 8002284:	77fb      	strb	r3, [r7, #31]
 8002286:	7ffa      	ldrb	r2, [r7, #31]
 8002288:	7bfb      	ldrb	r3, [r7, #15]
 800228a:	429a      	cmp	r2, r3
 800228c:	d3d9      	bcc.n	8002242 <adBmsWriteData+0x27a>
        break;
 800228e:	bf00      	nop
      }
      break;
 8002290:	e031      	b.n	80022f6 <adBmsWriteData+0x32e>
      
    case Clrflag:	
      adBms6830CreateClrflagData(tIC, &ic[0]);
 8002292:	7bfb      	ldrb	r3, [r7, #15]
 8002294:	68b9      	ldr	r1, [r7, #8]
 8002296:	4618      	mov	r0, r3
 8002298:	f004 f803 	bl	80062a2 <adBms6830CreateClrflagData>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800229c:	2300      	movs	r3, #0
 800229e:	777b      	strb	r3, [r7, #29]
 80022a0:	e021      	b.n	80022e6 <adBmsWriteData+0x31e>
      {
        for (uint8_t data = 0; data < data_len; data++)
 80022a2:	2300      	movs	r3, #0
 80022a4:	773b      	strb	r3, [r7, #28]
 80022a6:	e017      	b.n	80022d8 <adBmsWriteData+0x310>
        {
          write_buffer[(cic * data_len) + data] = ic[cic].clrflag.tx_data[data];
 80022a8:	7f7b      	ldrb	r3, [r7, #29]
 80022aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80022ae:	fb02 f303 	mul.w	r3, r2, r3
 80022b2:	68ba      	ldr	r2, [r7, #8]
 80022b4:	18d1      	adds	r1, r2, r3
 80022b6:	7f3a      	ldrb	r2, [r7, #28]
 80022b8:	7f7b      	ldrb	r3, [r7, #29]
 80022ba:	7ef8      	ldrb	r0, [r7, #27]
 80022bc:	fb03 f000 	mul.w	r0, r3, r0
 80022c0:	7f3b      	ldrb	r3, [r7, #28]
 80022c2:	4403      	add	r3, r0
 80022c4:	4618      	mov	r0, r3
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	4403      	add	r3, r0
 80022ca:	440a      	add	r2, r1
 80022cc:	f892 213b 	ldrb.w	r2, [r2, #315]	@ 0x13b
 80022d0:	701a      	strb	r2, [r3, #0]
        for (uint8_t data = 0; data < data_len; data++)
 80022d2:	7f3b      	ldrb	r3, [r7, #28]
 80022d4:	3301      	adds	r3, #1
 80022d6:	773b      	strb	r3, [r7, #28]
 80022d8:	7f3a      	ldrb	r2, [r7, #28]
 80022da:	7efb      	ldrb	r3, [r7, #27]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d3e3      	bcc.n	80022a8 <adBmsWriteData+0x2e0>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80022e0:	7f7b      	ldrb	r3, [r7, #29]
 80022e2:	3301      	adds	r3, #1
 80022e4:	777b      	strb	r3, [r7, #29]
 80022e6:	7f7a      	ldrb	r2, [r7, #29]
 80022e8:	7bfb      	ldrb	r3, [r7, #15]
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d3d9      	bcc.n	80022a2 <adBmsWriteData+0x2da>
        }
      }
      break;
 80022ee:	e002      	b.n	80022f6 <adBmsWriteData+0x32e>
 80022f0:	080163e8 	.word	0x080163e8
      
    default:
      break;
 80022f4:	bf00      	nop
    }
  }
  adBmsWakeupIc(tIC);
 80022f6:	7bfb      	ldrb	r3, [r7, #15]
 80022f8:	4618      	mov	r0, r3
 80022fa:	f005 f801 	bl	8007300 <adBmsWakeupIc>
  spiWriteData(tIC, cmd_arg, &write_buffer[0]);	
 80022fe:	7bfb      	ldrb	r3, [r7, #15]
 8002300:	697a      	ldr	r2, [r7, #20]
 8002302:	6879      	ldr	r1, [r7, #4]
 8002304:	4618      	mov	r0, r3
 8002306:	f7ff fd9b 	bl	8001e40 <spiWriteData>
  free(write_buffer);
 800230a:	6978      	ldr	r0, [r7, #20]
 800230c:	f00f ff1c 	bl	8012148 <free>
}
 8002310:	bf00      	nop
 8002312:	3728      	adds	r7, #40	@ 0x28
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}

08002318 <adBms6830_Adcv>:
CONT cont,
DCP dcp,
RSTF rstf,
OW_C_S owcs
)
{
 8002318:	b590      	push	{r4, r7, lr}
 800231a:	b085      	sub	sp, #20
 800231c:	af00      	add	r7, sp, #0
 800231e:	4604      	mov	r4, r0
 8002320:	4608      	mov	r0, r1
 8002322:	4611      	mov	r1, r2
 8002324:	461a      	mov	r2, r3
 8002326:	4623      	mov	r3, r4
 8002328:	71fb      	strb	r3, [r7, #7]
 800232a:	4603      	mov	r3, r0
 800232c:	71bb      	strb	r3, [r7, #6]
 800232e:	460b      	mov	r3, r1
 8002330:	717b      	strb	r3, [r7, #5]
 8002332:	4613      	mov	r3, r2
 8002334:	713b      	strb	r3, [r7, #4]
  uint8_t cmd[2];
  cmd[0] = 0x02 + rd;
 8002336:	79fb      	ldrb	r3, [r7, #7]
 8002338:	3302      	adds	r3, #2
 800233a:	b2db      	uxtb	r3, r3
 800233c:	733b      	strb	r3, [r7, #12]
  cmd[1] = (cont<<7)+(dcp<<4)+(rstf<<2)+(owcs & 0x03) + 0x60;
 800233e:	79bb      	ldrb	r3, [r7, #6]
 8002340:	01db      	lsls	r3, r3, #7
 8002342:	b2da      	uxtb	r2, r3
 8002344:	797b      	ldrb	r3, [r7, #5]
 8002346:	011b      	lsls	r3, r3, #4
 8002348:	b2db      	uxtb	r3, r3
 800234a:	4413      	add	r3, r2
 800234c:	b2da      	uxtb	r2, r3
 800234e:	793b      	ldrb	r3, [r7, #4]
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	b2db      	uxtb	r3, r3
 8002354:	4413      	add	r3, r2
 8002356:	b2da      	uxtb	r2, r3
 8002358:	f897 3020 	ldrb.w	r3, [r7, #32]
 800235c:	f003 0303 	and.w	r3, r3, #3
 8002360:	b2db      	uxtb	r3, r3
 8002362:	4413      	add	r3, r2
 8002364:	b2db      	uxtb	r3, r3
 8002366:	3360      	adds	r3, #96	@ 0x60
 8002368:	b2db      	uxtb	r3, r3
 800236a:	737b      	strb	r3, [r7, #13]
  spiSendCmd(cmd);
 800236c:	f107 030c 	add.w	r3, r7, #12
 8002370:	4618      	mov	r0, r3
 8002372:	f7fe fefd 	bl	8001170 <spiSendCmd>
}
 8002376:	bf00      	nop
 8002378:	3714      	adds	r7, #20
 800237a:	46bd      	mov	sp, r7
 800237c:	bd90      	pop	{r4, r7, pc}

0800237e <adBms6830_Snap>:
* @return None
*
*******************************************************************************
*/
void adBms6830_Snap()
{
 800237e:	b580      	push	{r7, lr}
 8002380:	b082      	sub	sp, #8
 8002382:	af00      	add	r7, sp, #0
  uint8_t cmd[2];
  cmd[0] = 0x00;
 8002384:	2300      	movs	r3, #0
 8002386:	713b      	strb	r3, [r7, #4]
  cmd[1] = 0x2D;
 8002388:	232d      	movs	r3, #45	@ 0x2d
 800238a:	717b      	strb	r3, [r7, #5]
  spiSendCmd(cmd);
 800238c:	1d3b      	adds	r3, r7, #4
 800238e:	4618      	mov	r0, r3
 8002390:	f7fe feee 	bl	8001170 <spiSendCmd>
}
 8002394:	bf00      	nop
 8002396:	3708      	adds	r7, #8
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}

0800239c <adBms6830_Unsnap>:
* @return None
*
*******************************************************************************
*/
void adBms6830_Unsnap()
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
  uint8_t cmd[2];
  cmd[0] = 0x00;
 80023a2:	2300      	movs	r3, #0
 80023a4:	713b      	strb	r3, [r7, #4]
  cmd[1] = 0x2F;
 80023a6:	232f      	movs	r3, #47	@ 0x2f
 80023a8:	717b      	strb	r3, [r7, #5]
  spiSendCmd(cmd);
 80023aa:	1d3b      	adds	r3, r7, #4
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7fe fedf 	bl	8001170 <spiSendCmd>
}
 80023b2:	bf00      	nop
 80023b4:	3708      	adds	r7, #8
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}

080023ba <adBms6830_Adax>:
(
OW_AUX owaux, 							
PUP pup,
CH ch
)
{
 80023ba:	b580      	push	{r7, lr}
 80023bc:	b084      	sub	sp, #16
 80023be:	af00      	add	r7, sp, #0
 80023c0:	4603      	mov	r3, r0
 80023c2:	71fb      	strb	r3, [r7, #7]
 80023c4:	460b      	mov	r3, r1
 80023c6:	71bb      	strb	r3, [r7, #6]
 80023c8:	4613      	mov	r3, r2
 80023ca:	717b      	strb	r3, [r7, #5]
  uint8_t cmd[2];
  cmd[0] = 0x04 + owaux;
 80023cc:	79fb      	ldrb	r3, [r7, #7]
 80023ce:	3304      	adds	r3, #4
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	733b      	strb	r3, [r7, #12]
  cmd[1] = (pup << 7) + (((ch >>4)&0x01)<<6) + (ch & 0x0F) + 0x10;
 80023d4:	79bb      	ldrb	r3, [r7, #6]
 80023d6:	01db      	lsls	r3, r3, #7
 80023d8:	b2da      	uxtb	r2, r3
 80023da:	797b      	ldrb	r3, [r7, #5]
 80023dc:	091b      	lsrs	r3, r3, #4
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	019b      	lsls	r3, r3, #6
 80023e2:	b2db      	uxtb	r3, r3
 80023e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	4413      	add	r3, r2
 80023ec:	b2da      	uxtb	r2, r3
 80023ee:	797b      	ldrb	r3, [r7, #5]
 80023f0:	f003 030f 	and.w	r3, r3, #15
 80023f4:	b2db      	uxtb	r3, r3
 80023f6:	4413      	add	r3, r2
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	3310      	adds	r3, #16
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	737b      	strb	r3, [r7, #13]
  spiSendCmd(cmd);
 8002400:	f107 030c 	add.w	r3, r7, #12
 8002404:	4618      	mov	r0, r3
 8002406:	f7fe feb3 	bl	8001170 <spiSendCmd>
}
 800240a:	bf00      	nop
 800240c:	3710      	adds	r7, #16
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	0000      	movs	r0, r0
 8002414:	0000      	movs	r0, r0
	...

08002418 <SetOverVoltageThreshold>:
 * @return OverVoltage_value
 *
 *******************************************************************************
*/
uint16_t SetOverVoltageThreshold(float voltage)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	ed87 0a01 	vstr	s0, [r7, #4]
  uint16_t vov_value;
  uint8_t rbits = 12;
 8002422:	230c      	movs	r3, #12
 8002424:	73fb      	strb	r3, [r7, #15]
  voltage = (voltage - 1.5);
 8002426:	edd7 7a01 	vldr	s15, [r7, #4]
 800242a:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800242e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002432:	edc7 7a01 	vstr	s15, [r7, #4]
  voltage = voltage / (16 * 0.000150);
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f7fe f88e 	bl	8000558 <__aeabi_f2d>
 800243c:	a314      	add	r3, pc, #80	@ (adr r3, 8002490 <SetOverVoltageThreshold+0x78>)
 800243e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002442:	f7fe fa0b 	bl	800085c <__aeabi_ddiv>
 8002446:	4602      	mov	r2, r0
 8002448:	460b      	mov	r3, r1
 800244a:	4610      	mov	r0, r2
 800244c:	4619      	mov	r1, r3
 800244e:	f7fe fbd3 	bl	8000bf8 <__aeabi_d2f>
 8002452:	4603      	mov	r3, r0
 8002454:	607b      	str	r3, [r7, #4]
  vov_value = (uint16_t )(voltage + 2 * (1 << (rbits - 1)));
 8002456:	7bfb      	ldrb	r3, [r7, #15]
 8002458:	3b01      	subs	r3, #1
 800245a:	2202      	movs	r2, #2
 800245c:	fa02 f303 	lsl.w	r3, r2, r3
 8002460:	ee07 3a90 	vmov	s15, r3
 8002464:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002468:	edd7 7a01 	vldr	s15, [r7, #4]
 800246c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002470:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002474:	ee17 3a90 	vmov	r3, s15
 8002478:	81bb      	strh	r3, [r7, #12]
  vov_value &= 0xFFF;
 800247a:	89bb      	ldrh	r3, [r7, #12]
 800247c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002480:	81bb      	strh	r3, [r7, #12]
  return vov_value;
 8002482:	89bb      	ldrh	r3, [r7, #12]
}
 8002484:	4618      	mov	r0, r3
 8002486:	3710      	adds	r7, #16
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	f3af 8000 	nop.w
 8002490:	30553261 	.word	0x30553261
 8002494:	3f63a92a 	.word	0x3f63a92a

08002498 <SetUnderVoltageThreshold>:
 * @return UnderVoltage_value
 *
 *******************************************************************************
*/
uint16_t SetUnderVoltageThreshold(float voltage)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b084      	sub	sp, #16
 800249c:	af00      	add	r7, sp, #0
 800249e:	ed87 0a01 	vstr	s0, [r7, #4]
  uint16_t vuv_value;
  uint8_t rbits = 12;
 80024a2:	230c      	movs	r3, #12
 80024a4:	73fb      	strb	r3, [r7, #15]
  voltage = (voltage - 1.5);
 80024a6:	edd7 7a01 	vldr	s15, [r7, #4]
 80024aa:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80024ae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80024b2:	edc7 7a01 	vstr	s15, [r7, #4]
  voltage = voltage / (16 * 0.000150);
 80024b6:	6878      	ldr	r0, [r7, #4]
 80024b8:	f7fe f84e 	bl	8000558 <__aeabi_f2d>
 80024bc:	a314      	add	r3, pc, #80	@ (adr r3, 8002510 <SetUnderVoltageThreshold+0x78>)
 80024be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024c2:	f7fe f9cb 	bl	800085c <__aeabi_ddiv>
 80024c6:	4602      	mov	r2, r0
 80024c8:	460b      	mov	r3, r1
 80024ca:	4610      	mov	r0, r2
 80024cc:	4619      	mov	r1, r3
 80024ce:	f7fe fb93 	bl	8000bf8 <__aeabi_d2f>
 80024d2:	4603      	mov	r3, r0
 80024d4:	607b      	str	r3, [r7, #4]
  vuv_value = (uint16_t )(voltage + 2 * (1 << (rbits - 1)));
 80024d6:	7bfb      	ldrb	r3, [r7, #15]
 80024d8:	3b01      	subs	r3, #1
 80024da:	2202      	movs	r2, #2
 80024dc:	fa02 f303 	lsl.w	r3, r2, r3
 80024e0:	ee07 3a90 	vmov	s15, r3
 80024e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024e8:	edd7 7a01 	vldr	s15, [r7, #4]
 80024ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024f4:	ee17 3a90 	vmov	r3, s15
 80024f8:	81bb      	strh	r3, [r7, #12]
  vuv_value &= 0xFFF;
 80024fa:	89bb      	ldrh	r3, [r7, #12]
 80024fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002500:	81bb      	strh	r3, [r7, #12]
  return vuv_value;
 8002502:	89bb      	ldrh	r3, [r7, #12]
}
 8002504:	4618      	mov	r0, r3
 8002506:	3710      	adds	r7, #16
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}
 800250c:	f3af 8000 	nop.w
 8002510:	30553261 	.word	0x30553261
 8002514:	3f63a92a 	.word	0x3f63a92a

08002518 <adBms6830ParseConfiga>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseConfiga(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b086      	sub	sp, #24
 800251c:	af00      	add	r7, sp, #0
 800251e:	4603      	mov	r3, r0
 8002520:	60b9      	str	r1, [r7, #8]
 8002522:	607a      	str	r2, [r7, #4]
 8002524:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8002526:	2300      	movs	r3, #0
 8002528:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800252a:	2300      	movs	r3, #0
 800252c:	75bb      	strb	r3, [r7, #22]
 800252e:	e133      	b.n	8002798 <adBms6830ParseConfiga+0x280>
  {
    memcpy(&ic[curr_ic].configa.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8002530:	7dbb      	ldrb	r3, [r7, #22]
 8002532:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002536:	fb02 f303 	mul.w	r3, r2, r3
 800253a:	68ba      	ldr	r2, [r7, #8]
 800253c:	4413      	add	r3, r2
 800253e:	f203 1025 	addw	r0, r3, #293	@ 0x125
 8002542:	7dfb      	ldrb	r3, [r7, #23]
 8002544:	687a      	ldr	r2, [r7, #4]
 8002546:	4413      	add	r3, r2
 8002548:	2208      	movs	r2, #8
 800254a:	4619      	mov	r1, r3
 800254c:	f011 fa80 	bl	8013a50 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8002550:	7dbb      	ldrb	r3, [r7, #22]
 8002552:	3301      	adds	r3, #1
 8002554:	b2db      	uxtb	r3, r3
 8002556:	00db      	lsls	r3, r3, #3
 8002558:	75fb      	strb	r3, [r7, #23]

    ic[curr_ic].rx_cfga.cth = (ic[curr_ic].configa.rx_data[0] & 0x07);
 800255a:	7dbb      	ldrb	r3, [r7, #22]
 800255c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002560:	fb02 f303 	mul.w	r3, r2, r3
 8002564:	68ba      	ldr	r2, [r7, #8]
 8002566:	4413      	add	r3, r2
 8002568:	f893 1125 	ldrb.w	r1, [r3, #293]	@ 0x125
 800256c:	7dbb      	ldrb	r3, [r7, #22]
 800256e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002572:	fb02 f303 	mul.w	r3, r2, r3
 8002576:	68ba      	ldr	r2, [r7, #8]
 8002578:	441a      	add	r2, r3
 800257a:	460b      	mov	r3, r1
 800257c:	f003 0307 	and.w	r3, r3, #7
 8002580:	b2d9      	uxtb	r1, r3
 8002582:	7993      	ldrb	r3, [r2, #6]
 8002584:	f361 0343 	bfi	r3, r1, #1, #3
 8002588:	7193      	strb	r3, [r2, #6]
    ic[curr_ic].rx_cfga.refon   = (ic[curr_ic].configa.rx_data[0] & 0x80) >> 7;
 800258a:	7dbb      	ldrb	r3, [r7, #22]
 800258c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002590:	fb02 f303 	mul.w	r3, r2, r3
 8002594:	68ba      	ldr	r2, [r7, #8]
 8002596:	4413      	add	r3, r2
 8002598:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 800259c:	09db      	lsrs	r3, r3, #7
 800259e:	b2d9      	uxtb	r1, r3
 80025a0:	7dbb      	ldrb	r3, [r7, #22]
 80025a2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80025a6:	fb02 f303 	mul.w	r3, r2, r3
 80025aa:	68ba      	ldr	r2, [r7, #8]
 80025ac:	441a      	add	r2, r3
 80025ae:	460b      	mov	r3, r1
 80025b0:	f003 0301 	and.w	r3, r3, #1
 80025b4:	b2d9      	uxtb	r1, r3
 80025b6:	7993      	ldrb	r3, [r2, #6]
 80025b8:	f361 0300 	bfi	r3, r1, #0, #1
 80025bc:	7193      	strb	r3, [r2, #6]

    ic[curr_ic].rx_cfga.flag_d  = (ic[curr_ic].configa.rx_data[1] & 0xFF);
 80025be:	7dbb      	ldrb	r3, [r7, #22]
 80025c0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80025c4:	fb02 f303 	mul.w	r3, r2, r3
 80025c8:	68ba      	ldr	r2, [r7, #8]
 80025ca:	441a      	add	r2, r3
 80025cc:	7dbb      	ldrb	r3, [r7, #22]
 80025ce:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80025d2:	fb01 f303 	mul.w	r3, r1, r3
 80025d6:	68b9      	ldr	r1, [r7, #8]
 80025d8:	440b      	add	r3, r1
 80025da:	f892 2126 	ldrb.w	r2, [r2, #294]	@ 0x126
 80025de:	71da      	strb	r2, [r3, #7]

    ic[curr_ic].rx_cfga.soakon   = (ic[curr_ic].configa.rx_data[2] & 0x80) >> 7;
 80025e0:	7dbb      	ldrb	r3, [r7, #22]
 80025e2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80025e6:	fb02 f303 	mul.w	r3, r2, r3
 80025ea:	68ba      	ldr	r2, [r7, #8]
 80025ec:	4413      	add	r3, r2
 80025ee:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 80025f2:	09db      	lsrs	r3, r3, #7
 80025f4:	b2d9      	uxtb	r1, r3
 80025f6:	7dbb      	ldrb	r3, [r7, #22]
 80025f8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80025fc:	fb02 f303 	mul.w	r3, r2, r3
 8002600:	68ba      	ldr	r2, [r7, #8]
 8002602:	441a      	add	r2, r3
 8002604:	460b      	mov	r3, r1
 8002606:	f003 0301 	and.w	r3, r3, #1
 800260a:	b2d9      	uxtb	r1, r3
 800260c:	7a13      	ldrb	r3, [r2, #8]
 800260e:	f361 0300 	bfi	r3, r1, #0, #1
 8002612:	7213      	strb	r3, [r2, #8]
    ic[curr_ic].rx_cfga.owrng    = (((ic[curr_ic].configa.rx_data[2] & 0x40) >> 6));
 8002614:	7dbb      	ldrb	r3, [r7, #22]
 8002616:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800261a:	fb02 f303 	mul.w	r3, r2, r3
 800261e:	68ba      	ldr	r2, [r7, #8]
 8002620:	4413      	add	r3, r2
 8002622:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 8002626:	1199      	asrs	r1, r3, #6
 8002628:	7dbb      	ldrb	r3, [r7, #22]
 800262a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800262e:	fb02 f303 	mul.w	r3, r2, r3
 8002632:	68ba      	ldr	r2, [r7, #8]
 8002634:	441a      	add	r2, r3
 8002636:	460b      	mov	r3, r1
 8002638:	f003 0301 	and.w	r3, r3, #1
 800263c:	b2d9      	uxtb	r1, r3
 800263e:	7a13      	ldrb	r3, [r2, #8]
 8002640:	f361 0341 	bfi	r3, r1, #1, #1
 8002644:	7213      	strb	r3, [r2, #8]
    ic[curr_ic].rx_cfga.owa    = ( (ic[curr_ic].configa.rx_data[2] & 0x38) >> 3);
 8002646:	7dbb      	ldrb	r3, [r7, #22]
 8002648:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800264c:	fb02 f303 	mul.w	r3, r2, r3
 8002650:	68ba      	ldr	r2, [r7, #8]
 8002652:	4413      	add	r3, r2
 8002654:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 8002658:	10d9      	asrs	r1, r3, #3
 800265a:	7dbb      	ldrb	r3, [r7, #22]
 800265c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002660:	fb02 f303 	mul.w	r3, r2, r3
 8002664:	68ba      	ldr	r2, [r7, #8]
 8002666:	441a      	add	r2, r3
 8002668:	460b      	mov	r3, r1
 800266a:	f003 0307 	and.w	r3, r3, #7
 800266e:	b2d9      	uxtb	r1, r3
 8002670:	7a13      	ldrb	r3, [r2, #8]
 8002672:	f361 0384 	bfi	r3, r1, #2, #3
 8002676:	7213      	strb	r3, [r2, #8]

    ic[curr_ic].rx_cfga.gpo        = ( (ic[curr_ic].configa.rx_data[3] & 0xFF)| ((ic[curr_ic].configa.rx_data[4] & 0x03) << 8) );
 8002678:	7dbb      	ldrb	r3, [r7, #22]
 800267a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800267e:	fb02 f303 	mul.w	r3, r2, r3
 8002682:	68ba      	ldr	r2, [r7, #8]
 8002684:	4413      	add	r3, r2
 8002686:	f893 3128 	ldrb.w	r3, [r3, #296]	@ 0x128
 800268a:	b21a      	sxth	r2, r3
 800268c:	7dbb      	ldrb	r3, [r7, #22]
 800268e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8002692:	fb01 f303 	mul.w	r3, r1, r3
 8002696:	68b9      	ldr	r1, [r7, #8]
 8002698:	440b      	add	r3, r1
 800269a:	f893 3129 	ldrb.w	r3, [r3, #297]	@ 0x129
 800269e:	b21b      	sxth	r3, r3
 80026a0:	021b      	lsls	r3, r3, #8
 80026a2:	b21b      	sxth	r3, r3
 80026a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80026a8:	b21b      	sxth	r3, r3
 80026aa:	4313      	orrs	r3, r2
 80026ac:	b219      	sxth	r1, r3
 80026ae:	7dbb      	ldrb	r3, [r7, #22]
 80026b0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80026b4:	fb02 f303 	mul.w	r3, r2, r3
 80026b8:	68ba      	ldr	r2, [r7, #8]
 80026ba:	441a      	add	r2, r3
 80026bc:	460b      	mov	r3, r1
 80026be:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026c2:	b299      	uxth	r1, r3
 80026c4:	8913      	ldrh	r3, [r2, #8]
 80026c6:	f361 134e 	bfi	r3, r1, #5, #10
 80026ca:	8113      	strh	r3, [r2, #8]

    ic[curr_ic].rx_cfga.snap   = ((ic[curr_ic].configa.rx_data[5] & 0x20) >> 5);
 80026cc:	7dbb      	ldrb	r3, [r7, #22]
 80026ce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80026d2:	fb02 f303 	mul.w	r3, r2, r3
 80026d6:	68ba      	ldr	r2, [r7, #8]
 80026d8:	4413      	add	r3, r2
 80026da:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 80026de:	1159      	asrs	r1, r3, #5
 80026e0:	7dbb      	ldrb	r3, [r7, #22]
 80026e2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80026e6:	fb02 f303 	mul.w	r3, r2, r3
 80026ea:	68ba      	ldr	r2, [r7, #8]
 80026ec:	441a      	add	r2, r3
 80026ee:	460b      	mov	r3, r1
 80026f0:	f003 0301 	and.w	r3, r3, #1
 80026f4:	b2d9      	uxtb	r1, r3
 80026f6:	7a53      	ldrb	r3, [r2, #9]
 80026f8:	f361 13c7 	bfi	r3, r1, #7, #1
 80026fc:	7253      	strb	r3, [r2, #9]
    ic[curr_ic].rx_cfga.mute_st   = ((ic[curr_ic].configa.rx_data[5] & 0x10) >> 4);
 80026fe:	7dbb      	ldrb	r3, [r7, #22]
 8002700:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002704:	fb02 f303 	mul.w	r3, r2, r3
 8002708:	68ba      	ldr	r2, [r7, #8]
 800270a:	4413      	add	r3, r2
 800270c:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 8002710:	1119      	asrs	r1, r3, #4
 8002712:	7dbb      	ldrb	r3, [r7, #22]
 8002714:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002718:	fb02 f303 	mul.w	r3, r2, r3
 800271c:	68ba      	ldr	r2, [r7, #8]
 800271e:	441a      	add	r2, r3
 8002720:	460b      	mov	r3, r1
 8002722:	f003 0301 	and.w	r3, r3, #1
 8002726:	b2d9      	uxtb	r1, r3
 8002728:	7a93      	ldrb	r3, [r2, #10]
 800272a:	f361 0300 	bfi	r3, r1, #0, #1
 800272e:	7293      	strb	r3, [r2, #10]
    ic[curr_ic].rx_cfga.comm_bk   = ((ic[curr_ic].configa.rx_data[5] & 0x08) >> 3);
 8002730:	7dbb      	ldrb	r3, [r7, #22]
 8002732:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002736:	fb02 f303 	mul.w	r3, r2, r3
 800273a:	68ba      	ldr	r2, [r7, #8]
 800273c:	4413      	add	r3, r2
 800273e:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 8002742:	10d9      	asrs	r1, r3, #3
 8002744:	7dbb      	ldrb	r3, [r7, #22]
 8002746:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800274a:	fb02 f303 	mul.w	r3, r2, r3
 800274e:	68ba      	ldr	r2, [r7, #8]
 8002750:	441a      	add	r2, r3
 8002752:	460b      	mov	r3, r1
 8002754:	f003 0301 	and.w	r3, r3, #1
 8002758:	b2d9      	uxtb	r1, r3
 800275a:	7a93      	ldrb	r3, [r2, #10]
 800275c:	f361 0341 	bfi	r3, r1, #1, #1
 8002760:	7293      	strb	r3, [r2, #10]
    ic[curr_ic].rx_cfga.fc   = ((ic[curr_ic].configa.rx_data[5] & 0x07) >> 0);
 8002762:	7dbb      	ldrb	r3, [r7, #22]
 8002764:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002768:	fb02 f303 	mul.w	r3, r2, r3
 800276c:	68ba      	ldr	r2, [r7, #8]
 800276e:	4413      	add	r3, r2
 8002770:	f893 112a 	ldrb.w	r1, [r3, #298]	@ 0x12a
 8002774:	7dbb      	ldrb	r3, [r7, #22]
 8002776:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800277a:	fb02 f303 	mul.w	r3, r2, r3
 800277e:	68ba      	ldr	r2, [r7, #8]
 8002780:	441a      	add	r2, r3
 8002782:	460b      	mov	r3, r1
 8002784:	f003 0307 	and.w	r3, r3, #7
 8002788:	b2d9      	uxtb	r1, r3
 800278a:	7a93      	ldrb	r3, [r2, #10]
 800278c:	f361 0384 	bfi	r3, r1, #2, #3
 8002790:	7293      	strb	r3, [r2, #10]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002792:	7dbb      	ldrb	r3, [r7, #22]
 8002794:	3301      	adds	r3, #1
 8002796:	75bb      	strb	r3, [r7, #22]
 8002798:	7dba      	ldrb	r2, [r7, #22]
 800279a:	7bfb      	ldrb	r3, [r7, #15]
 800279c:	429a      	cmp	r2, r3
 800279e:	f4ff aec7 	bcc.w	8002530 <adBms6830ParseConfiga+0x18>
  }
}
 80027a2:	bf00      	nop
 80027a4:	bf00      	nop
 80027a6:	3718      	adds	r7, #24
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}

080027ac <adBms6830ParseConfigb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseConfigb(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b086      	sub	sp, #24
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	4603      	mov	r3, r0
 80027b4:	60b9      	str	r1, [r7, #8]
 80027b6:	607a      	str	r2, [r7, #4]
 80027b8:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 80027ba:	2300      	movs	r3, #0
 80027bc:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80027be:	2300      	movs	r3, #0
 80027c0:	75bb      	strb	r3, [r7, #22]
 80027c2:	e0c8      	b.n	8002956 <adBms6830ParseConfigb+0x1aa>
  {
    memcpy(&ic[curr_ic].configb.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 80027c4:	7dbb      	ldrb	r3, [r7, #22]
 80027c6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80027ca:	fb02 f303 	mul.w	r3, r2, r3
 80027ce:	68ba      	ldr	r2, [r7, #8]
 80027d0:	4413      	add	r3, r2
 80027d2:	f203 1033 	addw	r0, r3, #307	@ 0x133
 80027d6:	7dfb      	ldrb	r3, [r7, #23]
 80027d8:	687a      	ldr	r2, [r7, #4]
 80027da:	4413      	add	r3, r2
 80027dc:	2208      	movs	r2, #8
 80027de:	4619      	mov	r1, r3
 80027e0:	f011 f936 	bl	8013a50 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 80027e4:	7dbb      	ldrb	r3, [r7, #22]
 80027e6:	3301      	adds	r3, #1
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	00db      	lsls	r3, r3, #3
 80027ec:	75fb      	strb	r3, [r7, #23]

    ic[curr_ic].rx_cfgb.vuv = ((ic[curr_ic].configb.rx_data[0])  | ((ic[curr_ic].configb.rx_data[1] & 0x0F) << 8));
 80027ee:	7dbb      	ldrb	r3, [r7, #22]
 80027f0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80027f4:	fb02 f303 	mul.w	r3, r2, r3
 80027f8:	68ba      	ldr	r2, [r7, #8]
 80027fa:	4413      	add	r3, r2
 80027fc:	f893 3133 	ldrb.w	r3, [r3, #307]	@ 0x133
 8002800:	b21a      	sxth	r2, r3
 8002802:	7dbb      	ldrb	r3, [r7, #22]
 8002804:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8002808:	fb01 f303 	mul.w	r3, r1, r3
 800280c:	68b9      	ldr	r1, [r7, #8]
 800280e:	440b      	add	r3, r1
 8002810:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8002814:	b21b      	sxth	r3, r3
 8002816:	021b      	lsls	r3, r3, #8
 8002818:	b21b      	sxth	r3, r3
 800281a:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800281e:	b21b      	sxth	r3, r3
 8002820:	4313      	orrs	r3, r2
 8002822:	b219      	sxth	r1, r3
 8002824:	7dbb      	ldrb	r3, [r7, #22]
 8002826:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800282a:	fb02 f303 	mul.w	r3, r2, r3
 800282e:	68ba      	ldr	r2, [r7, #8]
 8002830:	4413      	add	r3, r2
 8002832:	b28a      	uxth	r2, r1
 8002834:	829a      	strh	r2, [r3, #20]
    ic[curr_ic].rx_cfgb.vov  = (ic[curr_ic].configb.rx_data[2]<<4)+((ic[curr_ic].configb.rx_data[1] &0xF0)>>4)  ;
 8002836:	7dbb      	ldrb	r3, [r7, #22]
 8002838:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800283c:	fb02 f303 	mul.w	r3, r2, r3
 8002840:	68ba      	ldr	r2, [r7, #8]
 8002842:	4413      	add	r3, r2
 8002844:	f893 3135 	ldrb.w	r3, [r3, #309]	@ 0x135
 8002848:	011b      	lsls	r3, r3, #4
 800284a:	b29a      	uxth	r2, r3
 800284c:	7dbb      	ldrb	r3, [r7, #22]
 800284e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8002852:	fb01 f303 	mul.w	r3, r1, r3
 8002856:	68b9      	ldr	r1, [r7, #8]
 8002858:	440b      	add	r3, r1
 800285a:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 800285e:	091b      	lsrs	r3, r3, #4
 8002860:	b2db      	uxtb	r3, r3
 8002862:	4618      	mov	r0, r3
 8002864:	7dbb      	ldrb	r3, [r7, #22]
 8002866:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800286a:	fb01 f303 	mul.w	r3, r1, r3
 800286e:	68b9      	ldr	r1, [r7, #8]
 8002870:	440b      	add	r3, r1
 8002872:	4402      	add	r2, r0
 8002874:	b292      	uxth	r2, r2
 8002876:	82da      	strh	r2, [r3, #22]
    ic[curr_ic].rx_cfgb.dtmen = (((ic[curr_ic].configb.rx_data[3] & 0x80) >> 7));
 8002878:	7dbb      	ldrb	r3, [r7, #22]
 800287a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800287e:	fb02 f303 	mul.w	r3, r2, r3
 8002882:	68ba      	ldr	r2, [r7, #8]
 8002884:	4413      	add	r3, r2
 8002886:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 800288a:	09db      	lsrs	r3, r3, #7
 800288c:	b2d9      	uxtb	r1, r3
 800288e:	7dbb      	ldrb	r3, [r7, #22]
 8002890:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002894:	fb02 f303 	mul.w	r3, r2, r3
 8002898:	68ba      	ldr	r2, [r7, #8]
 800289a:	441a      	add	r2, r3
 800289c:	460b      	mov	r3, r1
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	b2d9      	uxtb	r1, r3
 80028a4:	7e13      	ldrb	r3, [r2, #24]
 80028a6:	f361 0300 	bfi	r3, r1, #0, #1
 80028aa:	7613      	strb	r3, [r2, #24]
    ic[curr_ic].rx_cfgb.dtrng= ((ic[curr_ic].configb.rx_data[3] & 0x40) >> 6);
 80028ac:	7dbb      	ldrb	r3, [r7, #22]
 80028ae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80028b2:	fb02 f303 	mul.w	r3, r2, r3
 80028b6:	68ba      	ldr	r2, [r7, #8]
 80028b8:	4413      	add	r3, r2
 80028ba:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 80028be:	1199      	asrs	r1, r3, #6
 80028c0:	7dbb      	ldrb	r3, [r7, #22]
 80028c2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80028c6:	fb02 f303 	mul.w	r3, r2, r3
 80028ca:	68ba      	ldr	r2, [r7, #8]
 80028cc:	441a      	add	r2, r3
 80028ce:	460b      	mov	r3, r1
 80028d0:	f003 0301 	and.w	r3, r3, #1
 80028d4:	b2d9      	uxtb	r1, r3
 80028d6:	7e13      	ldrb	r3, [r2, #24]
 80028d8:	f361 0341 	bfi	r3, r1, #1, #1
 80028dc:	7613      	strb	r3, [r2, #24]
    ic[curr_ic].rx_cfgb.dcto   = ((ic[curr_ic].configb.rx_data[3] & 0x3F));
 80028de:	7dbb      	ldrb	r3, [r7, #22]
 80028e0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80028e4:	fb02 f303 	mul.w	r3, r2, r3
 80028e8:	68ba      	ldr	r2, [r7, #8]
 80028ea:	4413      	add	r3, r2
 80028ec:	f893 1136 	ldrb.w	r1, [r3, #310]	@ 0x136
 80028f0:	7dbb      	ldrb	r3, [r7, #22]
 80028f2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80028f6:	fb02 f303 	mul.w	r3, r2, r3
 80028fa:	68ba      	ldr	r2, [r7, #8]
 80028fc:	441a      	add	r2, r3
 80028fe:	460b      	mov	r3, r1
 8002900:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002904:	b2d9      	uxtb	r1, r3
 8002906:	7e13      	ldrb	r3, [r2, #24]
 8002908:	f361 0387 	bfi	r3, r1, #2, #6
 800290c:	7613      	strb	r3, [r2, #24]
    ic[curr_ic].rx_cfgb.dcc = ((ic[curr_ic].configb.rx_data[4]) | ((ic[curr_ic].configb.rx_data[5] & 0xFF) << 8));
 800290e:	7dbb      	ldrb	r3, [r7, #22]
 8002910:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002914:	fb02 f303 	mul.w	r3, r2, r3
 8002918:	68ba      	ldr	r2, [r7, #8]
 800291a:	4413      	add	r3, r2
 800291c:	f893 3137 	ldrb.w	r3, [r3, #311]	@ 0x137
 8002920:	b21a      	sxth	r2, r3
 8002922:	7dbb      	ldrb	r3, [r7, #22]
 8002924:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8002928:	fb01 f303 	mul.w	r3, r1, r3
 800292c:	68b9      	ldr	r1, [r7, #8]
 800292e:	440b      	add	r3, r1
 8002930:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 8002934:	b21b      	sxth	r3, r3
 8002936:	021b      	lsls	r3, r3, #8
 8002938:	b21b      	sxth	r3, r3
 800293a:	4313      	orrs	r3, r2
 800293c:	b219      	sxth	r1, r3
 800293e:	7dbb      	ldrb	r3, [r7, #22]
 8002940:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002944:	fb02 f303 	mul.w	r3, r2, r3
 8002948:	68ba      	ldr	r2, [r7, #8]
 800294a:	4413      	add	r3, r2
 800294c:	b28a      	uxth	r2, r1
 800294e:	835a      	strh	r2, [r3, #26]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002950:	7dbb      	ldrb	r3, [r7, #22]
 8002952:	3301      	adds	r3, #1
 8002954:	75bb      	strb	r3, [r7, #22]
 8002956:	7dba      	ldrb	r2, [r7, #22]
 8002958:	7bfb      	ldrb	r3, [r7, #15]
 800295a:	429a      	cmp	r2, r3
 800295c:	f4ff af32 	bcc.w	80027c4 <adBms6830ParseConfigb+0x18>
  }
}
 8002960:	bf00      	nop
 8002962:	bf00      	nop
 8002964:	3718      	adds	r7, #24
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}

0800296a <adBms6830ParseConfig>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseConfig(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *data)
{
 800296a:	b580      	push	{r7, lr}
 800296c:	b084      	sub	sp, #16
 800296e:	af00      	add	r7, sp, #0
 8002970:	60b9      	str	r1, [r7, #8]
 8002972:	607b      	str	r3, [r7, #4]
 8002974:	4603      	mov	r3, r0
 8002976:	73fb      	strb	r3, [r7, #15]
 8002978:	4613      	mov	r3, r2
 800297a:	73bb      	strb	r3, [r7, #14]
  switch (grp)
 800297c:	7bbb      	ldrb	r3, [r7, #14]
 800297e:	2b01      	cmp	r3, #1
 8002980:	d002      	beq.n	8002988 <adBms6830ParseConfig+0x1e>
 8002982:	2b02      	cmp	r3, #2
 8002984:	d007      	beq.n	8002996 <adBms6830ParseConfig+0x2c>
  case B:
    adBms6830ParseConfigb(tIC, &ic[0], &data[0]);
    break;

  default:
    break;
 8002986:	e00d      	b.n	80029a4 <adBms6830ParseConfig+0x3a>
    adBms6830ParseConfiga(tIC, &ic[0], &data[0]);
 8002988:	7bfb      	ldrb	r3, [r7, #15]
 800298a:	687a      	ldr	r2, [r7, #4]
 800298c:	68b9      	ldr	r1, [r7, #8]
 800298e:	4618      	mov	r0, r3
 8002990:	f7ff fdc2 	bl	8002518 <adBms6830ParseConfiga>
    break;
 8002994:	e006      	b.n	80029a4 <adBms6830ParseConfig+0x3a>
    adBms6830ParseConfigb(tIC, &ic[0], &data[0]);
 8002996:	7bfb      	ldrb	r3, [r7, #15]
 8002998:	687a      	ldr	r2, [r7, #4]
 800299a:	68b9      	ldr	r1, [r7, #8]
 800299c:	4618      	mov	r0, r3
 800299e:	f7ff ff05 	bl	80027ac <adBms6830ParseConfigb>
    break;
 80029a2:	bf00      	nop
  }
}
 80029a4:	bf00      	nop
 80029a6:	3710      	adds	r7, #16
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}

080029ac <adBms6830ParseCell>:
 *
 *******************************************************************************
*/
/* Parse cell voltages */
void adBms6830ParseCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *cv_data)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b086      	sub	sp, #24
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	60b9      	str	r1, [r7, #8]
 80029b4:	607b      	str	r3, [r7, #4]
 80029b6:	4603      	mov	r3, r0
 80029b8:	73fb      	strb	r3, [r7, #15]
 80029ba:	4613      	mov	r3, r2
 80029bc:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 80029be:	2300      	movs	r3, #0
 80029c0:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDCVALL_SIZE;}
 80029c2:	7bbb      	ldrb	r3, [r7, #14]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d102      	bne.n	80029ce <adBms6830ParseCell+0x22>
 80029c8:	2322      	movs	r3, #34	@ 0x22
 80029ca:	75fb      	strb	r3, [r7, #23]
 80029cc:	e001      	b.n	80029d2 <adBms6830ParseCell+0x26>
  else {data_size = RX_DATA;}
 80029ce:	2308      	movs	r3, #8
 80029d0:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 80029d2:	7dfb      	ldrb	r3, [r7, #23]
 80029d4:	2101      	movs	r1, #1
 80029d6:	4618      	mov	r0, r3
 80029d8:	f00f f8b6 	bl	8011b48 <calloc>
 80029dc:	4603      	mov	r3, r0
 80029de:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d105      	bne.n	80029f2 <adBms6830ParseCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse cell memory \n");
    #else
    printf(" Failed to allocate parse cell memory \n");
 80029e6:	488e      	ldr	r0, [pc, #568]	@ (8002c20 <adBms6830ParseCell+0x274>)
 80029e8:	f010 ffce 	bl	8013988 <puts>
    #endif
    exit(0);
 80029ec:	2000      	movs	r0, #0
 80029ee:	f00f f8c7 	bl	8011b80 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80029f2:	2300      	movs	r3, #0
 80029f4:	757b      	strb	r3, [r7, #21]
 80029f6:	e2a9      	b.n	8002f4c <adBms6830ParseCell+0x5a0>
  {
    memcpy(&data[0], &cv_data[address], data_size); /* dst , src , size */
 80029f8:	7dbb      	ldrb	r3, [r7, #22]
 80029fa:	687a      	ldr	r2, [r7, #4]
 80029fc:	4413      	add	r3, r2
 80029fe:	7dfa      	ldrb	r2, [r7, #23]
 8002a00:	4619      	mov	r1, r3
 8002a02:	6938      	ldr	r0, [r7, #16]
 8002a04:	f011 f824 	bl	8013a50 <memcpy>
    address = ((curr_ic+1) * (data_size));
 8002a08:	7d7b      	ldrb	r3, [r7, #21]
 8002a0a:	3301      	adds	r3, #1
 8002a0c:	b2db      	uxtb	r3, r3
 8002a0e:	7dfa      	ldrb	r2, [r7, #23]
 8002a10:	fb12 f303 	smulbb	r3, r2, r3
 8002a14:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8002a16:	7bbb      	ldrb	r3, [r7, #14]
 8002a18:	2b06      	cmp	r3, #6
 8002a1a:	f200 8293 	bhi.w	8002f44 <adBms6830ParseCell+0x598>
 8002a1e:	a201      	add	r2, pc, #4	@ (adr r2, 8002a24 <adBms6830ParseCell+0x78>)
 8002a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a24:	08002cc5 	.word	0x08002cc5
 8002a28:	08002a41 	.word	0x08002a41
 8002a2c:	08002ab9 	.word	0x08002ab9
 8002a30:	08002b31 	.word	0x08002b31
 8002a34:	08002ba9 	.word	0x08002ba9
 8002a38:	08002c25 	.word	0x08002c25
 8002a3c:	08002c9d 	.word	0x08002c9d
    {
    case A: /* Cell Register group A */
      ic[curr_ic].cell.c_codes[0] = (data[0] + (data[1] << 8));
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	461a      	mov	r2, r3
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	3301      	adds	r3, #1
 8002a4a:	781b      	ldrb	r3, [r3, #0]
 8002a4c:	021b      	lsls	r3, r3, #8
 8002a4e:	b29b      	uxth	r3, r3
 8002a50:	4413      	add	r3, r2
 8002a52:	b299      	uxth	r1, r3
 8002a54:	7d7b      	ldrb	r3, [r7, #21]
 8002a56:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002a5a:	fb02 f303 	mul.w	r3, r2, r3
 8002a5e:	68ba      	ldr	r2, [r7, #8]
 8002a60:	4413      	add	r3, r2
 8002a62:	b20a      	sxth	r2, r1
 8002a64:	841a      	strh	r2, [r3, #32]
      ic[curr_ic].cell.c_codes[1] = (data[2] + (data[3] << 8));
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	3302      	adds	r3, #2
 8002a6a:	781b      	ldrb	r3, [r3, #0]
 8002a6c:	461a      	mov	r2, r3
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	3303      	adds	r3, #3
 8002a72:	781b      	ldrb	r3, [r3, #0]
 8002a74:	021b      	lsls	r3, r3, #8
 8002a76:	b29b      	uxth	r3, r3
 8002a78:	4413      	add	r3, r2
 8002a7a:	b299      	uxth	r1, r3
 8002a7c:	7d7b      	ldrb	r3, [r7, #21]
 8002a7e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002a82:	fb02 f303 	mul.w	r3, r2, r3
 8002a86:	68ba      	ldr	r2, [r7, #8]
 8002a88:	4413      	add	r3, r2
 8002a8a:	b20a      	sxth	r2, r1
 8002a8c:	845a      	strh	r2, [r3, #34]	@ 0x22
      ic[curr_ic].cell.c_codes[2] = (data[4] + (data[5] << 8));
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	3304      	adds	r3, #4
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	461a      	mov	r2, r3
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	3305      	adds	r3, #5
 8002a9a:	781b      	ldrb	r3, [r3, #0]
 8002a9c:	021b      	lsls	r3, r3, #8
 8002a9e:	b29b      	uxth	r3, r3
 8002aa0:	4413      	add	r3, r2
 8002aa2:	b299      	uxth	r1, r3
 8002aa4:	7d7b      	ldrb	r3, [r7, #21]
 8002aa6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002aaa:	fb02 f303 	mul.w	r3, r2, r3
 8002aae:	68ba      	ldr	r2, [r7, #8]
 8002ab0:	4413      	add	r3, r2
 8002ab2:	b20a      	sxth	r2, r1
 8002ab4:	849a      	strh	r2, [r3, #36]	@ 0x24
      break;
 8002ab6:	e246      	b.n	8002f46 <adBms6830ParseCell+0x59a>

    case B: /* Cell Register group B */
      ic[curr_ic].cell.c_codes[3] = (data[0] + (data[1] << 8));
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	781b      	ldrb	r3, [r3, #0]
 8002abc:	461a      	mov	r2, r3
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	3301      	adds	r3, #1
 8002ac2:	781b      	ldrb	r3, [r3, #0]
 8002ac4:	021b      	lsls	r3, r3, #8
 8002ac6:	b29b      	uxth	r3, r3
 8002ac8:	4413      	add	r3, r2
 8002aca:	b299      	uxth	r1, r3
 8002acc:	7d7b      	ldrb	r3, [r7, #21]
 8002ace:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002ad2:	fb02 f303 	mul.w	r3, r2, r3
 8002ad6:	68ba      	ldr	r2, [r7, #8]
 8002ad8:	4413      	add	r3, r2
 8002ada:	b20a      	sxth	r2, r1
 8002adc:	84da      	strh	r2, [r3, #38]	@ 0x26
      ic[curr_ic].cell.c_codes[4] = (data[2] + (data[3] << 8));
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	3302      	adds	r3, #2
 8002ae2:	781b      	ldrb	r3, [r3, #0]
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	3303      	adds	r3, #3
 8002aea:	781b      	ldrb	r3, [r3, #0]
 8002aec:	021b      	lsls	r3, r3, #8
 8002aee:	b29b      	uxth	r3, r3
 8002af0:	4413      	add	r3, r2
 8002af2:	b299      	uxth	r1, r3
 8002af4:	7d7b      	ldrb	r3, [r7, #21]
 8002af6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002afa:	fb02 f303 	mul.w	r3, r2, r3
 8002afe:	68ba      	ldr	r2, [r7, #8]
 8002b00:	4413      	add	r3, r2
 8002b02:	b20a      	sxth	r2, r1
 8002b04:	851a      	strh	r2, [r3, #40]	@ 0x28
      ic[curr_ic].cell.c_codes[5] = (data[4] + (data[5] << 8));
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	3304      	adds	r3, #4
 8002b0a:	781b      	ldrb	r3, [r3, #0]
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	3305      	adds	r3, #5
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	021b      	lsls	r3, r3, #8
 8002b16:	b29b      	uxth	r3, r3
 8002b18:	4413      	add	r3, r2
 8002b1a:	b299      	uxth	r1, r3
 8002b1c:	7d7b      	ldrb	r3, [r7, #21]
 8002b1e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002b22:	fb02 f303 	mul.w	r3, r2, r3
 8002b26:	68ba      	ldr	r2, [r7, #8]
 8002b28:	4413      	add	r3, r2
 8002b2a:	b20a      	sxth	r2, r1
 8002b2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      break;
 8002b2e:	e20a      	b.n	8002f46 <adBms6830ParseCell+0x59a>

    case C: /* Cell Register group C */
      ic[curr_ic].cell.c_codes[6] = (data[0] + (data[1] << 8));
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	781b      	ldrb	r3, [r3, #0]
 8002b34:	461a      	mov	r2, r3
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	3301      	adds	r3, #1
 8002b3a:	781b      	ldrb	r3, [r3, #0]
 8002b3c:	021b      	lsls	r3, r3, #8
 8002b3e:	b29b      	uxth	r3, r3
 8002b40:	4413      	add	r3, r2
 8002b42:	b299      	uxth	r1, r3
 8002b44:	7d7b      	ldrb	r3, [r7, #21]
 8002b46:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002b4a:	fb02 f303 	mul.w	r3, r2, r3
 8002b4e:	68ba      	ldr	r2, [r7, #8]
 8002b50:	4413      	add	r3, r2
 8002b52:	b20a      	sxth	r2, r1
 8002b54:	859a      	strh	r2, [r3, #44]	@ 0x2c
      ic[curr_ic].cell.c_codes[7] = (data[2] + (data[3] << 8));
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	3302      	adds	r3, #2
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	3303      	adds	r3, #3
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	021b      	lsls	r3, r3, #8
 8002b66:	b29b      	uxth	r3, r3
 8002b68:	4413      	add	r3, r2
 8002b6a:	b299      	uxth	r1, r3
 8002b6c:	7d7b      	ldrb	r3, [r7, #21]
 8002b6e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002b72:	fb02 f303 	mul.w	r3, r2, r3
 8002b76:	68ba      	ldr	r2, [r7, #8]
 8002b78:	4413      	add	r3, r2
 8002b7a:	b20a      	sxth	r2, r1
 8002b7c:	85da      	strh	r2, [r3, #46]	@ 0x2e
      ic[curr_ic].cell.c_codes[8] = (data[4] + (data[5] << 8));
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	3304      	adds	r3, #4
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	461a      	mov	r2, r3
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	3305      	adds	r3, #5
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	021b      	lsls	r3, r3, #8
 8002b8e:	b29b      	uxth	r3, r3
 8002b90:	4413      	add	r3, r2
 8002b92:	b299      	uxth	r1, r3
 8002b94:	7d7b      	ldrb	r3, [r7, #21]
 8002b96:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002b9a:	fb02 f303 	mul.w	r3, r2, r3
 8002b9e:	68ba      	ldr	r2, [r7, #8]
 8002ba0:	4413      	add	r3, r2
 8002ba2:	b20a      	sxth	r2, r1
 8002ba4:	861a      	strh	r2, [r3, #48]	@ 0x30
      break;
 8002ba6:	e1ce      	b.n	8002f46 <adBms6830ParseCell+0x59a>

    case D: /* Cell Register group D */
      ic[curr_ic].cell.c_codes[9] =  (data[0] + (data[1] << 8));
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	461a      	mov	r2, r3
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	3301      	adds	r3, #1
 8002bb2:	781b      	ldrb	r3, [r3, #0]
 8002bb4:	021b      	lsls	r3, r3, #8
 8002bb6:	b29b      	uxth	r3, r3
 8002bb8:	4413      	add	r3, r2
 8002bba:	b299      	uxth	r1, r3
 8002bbc:	7d7b      	ldrb	r3, [r7, #21]
 8002bbe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002bc2:	fb02 f303 	mul.w	r3, r2, r3
 8002bc6:	68ba      	ldr	r2, [r7, #8]
 8002bc8:	4413      	add	r3, r2
 8002bca:	b20a      	sxth	r2, r1
 8002bcc:	865a      	strh	r2, [r3, #50]	@ 0x32
      ic[curr_ic].cell.c_codes[10] = (data[2] + (data[3] << 8));
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	3302      	adds	r3, #2
 8002bd2:	781b      	ldrb	r3, [r3, #0]
 8002bd4:	461a      	mov	r2, r3
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	3303      	adds	r3, #3
 8002bda:	781b      	ldrb	r3, [r3, #0]
 8002bdc:	021b      	lsls	r3, r3, #8
 8002bde:	b29b      	uxth	r3, r3
 8002be0:	4413      	add	r3, r2
 8002be2:	b299      	uxth	r1, r3
 8002be4:	7d7b      	ldrb	r3, [r7, #21]
 8002be6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002bea:	fb02 f303 	mul.w	r3, r2, r3
 8002bee:	68ba      	ldr	r2, [r7, #8]
 8002bf0:	4413      	add	r3, r2
 8002bf2:	b20a      	sxth	r2, r1
 8002bf4:	869a      	strh	r2, [r3, #52]	@ 0x34
      ic[curr_ic].cell.c_codes[11] = (data[4] + (data[5] << 8));
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	3304      	adds	r3, #4
 8002bfa:	781b      	ldrb	r3, [r3, #0]
 8002bfc:	461a      	mov	r2, r3
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	3305      	adds	r3, #5
 8002c02:	781b      	ldrb	r3, [r3, #0]
 8002c04:	021b      	lsls	r3, r3, #8
 8002c06:	b29b      	uxth	r3, r3
 8002c08:	4413      	add	r3, r2
 8002c0a:	b299      	uxth	r1, r3
 8002c0c:	7d7b      	ldrb	r3, [r7, #21]
 8002c0e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002c12:	fb02 f303 	mul.w	r3, r2, r3
 8002c16:	68ba      	ldr	r2, [r7, #8]
 8002c18:	4413      	add	r3, r2
 8002c1a:	b20a      	sxth	r2, r1
 8002c1c:	86da      	strh	r2, [r3, #54]	@ 0x36
      break;
 8002c1e:	e192      	b.n	8002f46 <adBms6830ParseCell+0x59a>
 8002c20:	08016418 	.word	0x08016418

    case E: /* Cell Register group E */
      ic[curr_ic].cell.c_codes[12] = (data[0] + (data[1] << 8));
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	461a      	mov	r2, r3
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	3301      	adds	r3, #1
 8002c2e:	781b      	ldrb	r3, [r3, #0]
 8002c30:	021b      	lsls	r3, r3, #8
 8002c32:	b29b      	uxth	r3, r3
 8002c34:	4413      	add	r3, r2
 8002c36:	b299      	uxth	r1, r3
 8002c38:	7d7b      	ldrb	r3, [r7, #21]
 8002c3a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002c3e:	fb02 f303 	mul.w	r3, r2, r3
 8002c42:	68ba      	ldr	r2, [r7, #8]
 8002c44:	4413      	add	r3, r2
 8002c46:	b20a      	sxth	r2, r1
 8002c48:	871a      	strh	r2, [r3, #56]	@ 0x38
      ic[curr_ic].cell.c_codes[13] = (data[2] + (data[3] << 8));
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	3302      	adds	r3, #2
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	461a      	mov	r2, r3
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	3303      	adds	r3, #3
 8002c56:	781b      	ldrb	r3, [r3, #0]
 8002c58:	021b      	lsls	r3, r3, #8
 8002c5a:	b29b      	uxth	r3, r3
 8002c5c:	4413      	add	r3, r2
 8002c5e:	b299      	uxth	r1, r3
 8002c60:	7d7b      	ldrb	r3, [r7, #21]
 8002c62:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002c66:	fb02 f303 	mul.w	r3, r2, r3
 8002c6a:	68ba      	ldr	r2, [r7, #8]
 8002c6c:	4413      	add	r3, r2
 8002c6e:	b20a      	sxth	r2, r1
 8002c70:	875a      	strh	r2, [r3, #58]	@ 0x3a
      ic[curr_ic].cell.c_codes[14] = (data[4] + (data[5] << 8));
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	3304      	adds	r3, #4
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	461a      	mov	r2, r3
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	3305      	adds	r3, #5
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	021b      	lsls	r3, r3, #8
 8002c82:	b29b      	uxth	r3, r3
 8002c84:	4413      	add	r3, r2
 8002c86:	b299      	uxth	r1, r3
 8002c88:	7d7b      	ldrb	r3, [r7, #21]
 8002c8a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002c8e:	fb02 f303 	mul.w	r3, r2, r3
 8002c92:	68ba      	ldr	r2, [r7, #8]
 8002c94:	4413      	add	r3, r2
 8002c96:	b20a      	sxth	r2, r1
 8002c98:	879a      	strh	r2, [r3, #60]	@ 0x3c
      break;
 8002c9a:	e154      	b.n	8002f46 <adBms6830ParseCell+0x59a>

    case F: /* Cell Register group F */
      ic[curr_ic].cell.c_codes[15] = (data[0] + (data[1] << 8));
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	461a      	mov	r2, r3
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	3301      	adds	r3, #1
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	021b      	lsls	r3, r3, #8
 8002caa:	b29b      	uxth	r3, r3
 8002cac:	4413      	add	r3, r2
 8002cae:	b299      	uxth	r1, r3
 8002cb0:	7d7b      	ldrb	r3, [r7, #21]
 8002cb2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002cb6:	fb02 f303 	mul.w	r3, r2, r3
 8002cba:	68ba      	ldr	r2, [r7, #8]
 8002cbc:	4413      	add	r3, r2
 8002cbe:	b20a      	sxth	r2, r1
 8002cc0:	87da      	strh	r2, [r3, #62]	@ 0x3e
      break;
 8002cc2:	e140      	b.n	8002f46 <adBms6830ParseCell+0x59a>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].cell.c_codes[0] = (data[0] + (data[1] << 8));
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	461a      	mov	r2, r3
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	3301      	adds	r3, #1
 8002cce:	781b      	ldrb	r3, [r3, #0]
 8002cd0:	021b      	lsls	r3, r3, #8
 8002cd2:	b29b      	uxth	r3, r3
 8002cd4:	4413      	add	r3, r2
 8002cd6:	b299      	uxth	r1, r3
 8002cd8:	7d7b      	ldrb	r3, [r7, #21]
 8002cda:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002cde:	fb02 f303 	mul.w	r3, r2, r3
 8002ce2:	68ba      	ldr	r2, [r7, #8]
 8002ce4:	4413      	add	r3, r2
 8002ce6:	b20a      	sxth	r2, r1
 8002ce8:	841a      	strh	r2, [r3, #32]
      ic[curr_ic].cell.c_codes[1] = (data[2] + (data[3] << 8));
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	3302      	adds	r3, #2
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	461a      	mov	r2, r3
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	3303      	adds	r3, #3
 8002cf6:	781b      	ldrb	r3, [r3, #0]
 8002cf8:	021b      	lsls	r3, r3, #8
 8002cfa:	b29b      	uxth	r3, r3
 8002cfc:	4413      	add	r3, r2
 8002cfe:	b299      	uxth	r1, r3
 8002d00:	7d7b      	ldrb	r3, [r7, #21]
 8002d02:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002d06:	fb02 f303 	mul.w	r3, r2, r3
 8002d0a:	68ba      	ldr	r2, [r7, #8]
 8002d0c:	4413      	add	r3, r2
 8002d0e:	b20a      	sxth	r2, r1
 8002d10:	845a      	strh	r2, [r3, #34]	@ 0x22
      ic[curr_ic].cell.c_codes[2] = (data[4] + (data[5] << 8));
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	3304      	adds	r3, #4
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	461a      	mov	r2, r3
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	3305      	adds	r3, #5
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	021b      	lsls	r3, r3, #8
 8002d22:	b29b      	uxth	r3, r3
 8002d24:	4413      	add	r3, r2
 8002d26:	b299      	uxth	r1, r3
 8002d28:	7d7b      	ldrb	r3, [r7, #21]
 8002d2a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002d2e:	fb02 f303 	mul.w	r3, r2, r3
 8002d32:	68ba      	ldr	r2, [r7, #8]
 8002d34:	4413      	add	r3, r2
 8002d36:	b20a      	sxth	r2, r1
 8002d38:	849a      	strh	r2, [r3, #36]	@ 0x24
      ic[curr_ic].cell.c_codes[3] = (data[6] + (data[7] << 8));
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	3306      	adds	r3, #6
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	461a      	mov	r2, r3
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	3307      	adds	r3, #7
 8002d46:	781b      	ldrb	r3, [r3, #0]
 8002d48:	021b      	lsls	r3, r3, #8
 8002d4a:	b29b      	uxth	r3, r3
 8002d4c:	4413      	add	r3, r2
 8002d4e:	b299      	uxth	r1, r3
 8002d50:	7d7b      	ldrb	r3, [r7, #21]
 8002d52:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002d56:	fb02 f303 	mul.w	r3, r2, r3
 8002d5a:	68ba      	ldr	r2, [r7, #8]
 8002d5c:	4413      	add	r3, r2
 8002d5e:	b20a      	sxth	r2, r1
 8002d60:	84da      	strh	r2, [r3, #38]	@ 0x26
      ic[curr_ic].cell.c_codes[4] = (data[8] + (data[9] << 8));
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	3308      	adds	r3, #8
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	461a      	mov	r2, r3
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	3309      	adds	r3, #9
 8002d6e:	781b      	ldrb	r3, [r3, #0]
 8002d70:	021b      	lsls	r3, r3, #8
 8002d72:	b29b      	uxth	r3, r3
 8002d74:	4413      	add	r3, r2
 8002d76:	b299      	uxth	r1, r3
 8002d78:	7d7b      	ldrb	r3, [r7, #21]
 8002d7a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002d7e:	fb02 f303 	mul.w	r3, r2, r3
 8002d82:	68ba      	ldr	r2, [r7, #8]
 8002d84:	4413      	add	r3, r2
 8002d86:	b20a      	sxth	r2, r1
 8002d88:	851a      	strh	r2, [r3, #40]	@ 0x28
      ic[curr_ic].cell.c_codes[5] = (data[10] + (data[11] << 8));
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	330a      	adds	r3, #10
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	461a      	mov	r2, r3
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	330b      	adds	r3, #11
 8002d96:	781b      	ldrb	r3, [r3, #0]
 8002d98:	021b      	lsls	r3, r3, #8
 8002d9a:	b29b      	uxth	r3, r3
 8002d9c:	4413      	add	r3, r2
 8002d9e:	b299      	uxth	r1, r3
 8002da0:	7d7b      	ldrb	r3, [r7, #21]
 8002da2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002da6:	fb02 f303 	mul.w	r3, r2, r3
 8002daa:	68ba      	ldr	r2, [r7, #8]
 8002dac:	4413      	add	r3, r2
 8002dae:	b20a      	sxth	r2, r1
 8002db0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      ic[curr_ic].cell.c_codes[6] = (data[12] + (data[13] << 8));
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	330c      	adds	r3, #12
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	461a      	mov	r2, r3
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	330d      	adds	r3, #13
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	021b      	lsls	r3, r3, #8
 8002dc2:	b29b      	uxth	r3, r3
 8002dc4:	4413      	add	r3, r2
 8002dc6:	b299      	uxth	r1, r3
 8002dc8:	7d7b      	ldrb	r3, [r7, #21]
 8002dca:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002dce:	fb02 f303 	mul.w	r3, r2, r3
 8002dd2:	68ba      	ldr	r2, [r7, #8]
 8002dd4:	4413      	add	r3, r2
 8002dd6:	b20a      	sxth	r2, r1
 8002dd8:	859a      	strh	r2, [r3, #44]	@ 0x2c
      ic[curr_ic].cell.c_codes[7] = (data[14] + (data[15] << 8));
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	330e      	adds	r3, #14
 8002dde:	781b      	ldrb	r3, [r3, #0]
 8002de0:	461a      	mov	r2, r3
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	330f      	adds	r3, #15
 8002de6:	781b      	ldrb	r3, [r3, #0]
 8002de8:	021b      	lsls	r3, r3, #8
 8002dea:	b29b      	uxth	r3, r3
 8002dec:	4413      	add	r3, r2
 8002dee:	b299      	uxth	r1, r3
 8002df0:	7d7b      	ldrb	r3, [r7, #21]
 8002df2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002df6:	fb02 f303 	mul.w	r3, r2, r3
 8002dfa:	68ba      	ldr	r2, [r7, #8]
 8002dfc:	4413      	add	r3, r2
 8002dfe:	b20a      	sxth	r2, r1
 8002e00:	85da      	strh	r2, [r3, #46]	@ 0x2e
      ic[curr_ic].cell.c_codes[8] = (data[16] + (data[17] << 8));
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	3310      	adds	r3, #16
 8002e06:	781b      	ldrb	r3, [r3, #0]
 8002e08:	461a      	mov	r2, r3
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	3311      	adds	r3, #17
 8002e0e:	781b      	ldrb	r3, [r3, #0]
 8002e10:	021b      	lsls	r3, r3, #8
 8002e12:	b29b      	uxth	r3, r3
 8002e14:	4413      	add	r3, r2
 8002e16:	b299      	uxth	r1, r3
 8002e18:	7d7b      	ldrb	r3, [r7, #21]
 8002e1a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002e1e:	fb02 f303 	mul.w	r3, r2, r3
 8002e22:	68ba      	ldr	r2, [r7, #8]
 8002e24:	4413      	add	r3, r2
 8002e26:	b20a      	sxth	r2, r1
 8002e28:	861a      	strh	r2, [r3, #48]	@ 0x30
      ic[curr_ic].cell.c_codes[9] =  (data[18] + (data[19] << 8));
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	3312      	adds	r3, #18
 8002e2e:	781b      	ldrb	r3, [r3, #0]
 8002e30:	461a      	mov	r2, r3
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	3313      	adds	r3, #19
 8002e36:	781b      	ldrb	r3, [r3, #0]
 8002e38:	021b      	lsls	r3, r3, #8
 8002e3a:	b29b      	uxth	r3, r3
 8002e3c:	4413      	add	r3, r2
 8002e3e:	b299      	uxth	r1, r3
 8002e40:	7d7b      	ldrb	r3, [r7, #21]
 8002e42:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002e46:	fb02 f303 	mul.w	r3, r2, r3
 8002e4a:	68ba      	ldr	r2, [r7, #8]
 8002e4c:	4413      	add	r3, r2
 8002e4e:	b20a      	sxth	r2, r1
 8002e50:	865a      	strh	r2, [r3, #50]	@ 0x32
      ic[curr_ic].cell.c_codes[10] = (data[20] + (data[21] << 8));
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	3314      	adds	r3, #20
 8002e56:	781b      	ldrb	r3, [r3, #0]
 8002e58:	461a      	mov	r2, r3
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	3315      	adds	r3, #21
 8002e5e:	781b      	ldrb	r3, [r3, #0]
 8002e60:	021b      	lsls	r3, r3, #8
 8002e62:	b29b      	uxth	r3, r3
 8002e64:	4413      	add	r3, r2
 8002e66:	b299      	uxth	r1, r3
 8002e68:	7d7b      	ldrb	r3, [r7, #21]
 8002e6a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002e6e:	fb02 f303 	mul.w	r3, r2, r3
 8002e72:	68ba      	ldr	r2, [r7, #8]
 8002e74:	4413      	add	r3, r2
 8002e76:	b20a      	sxth	r2, r1
 8002e78:	869a      	strh	r2, [r3, #52]	@ 0x34
      ic[curr_ic].cell.c_codes[11] = (data[22] + (data[23] << 8));
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	3316      	adds	r3, #22
 8002e7e:	781b      	ldrb	r3, [r3, #0]
 8002e80:	461a      	mov	r2, r3
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	3317      	adds	r3, #23
 8002e86:	781b      	ldrb	r3, [r3, #0]
 8002e88:	021b      	lsls	r3, r3, #8
 8002e8a:	b29b      	uxth	r3, r3
 8002e8c:	4413      	add	r3, r2
 8002e8e:	b299      	uxth	r1, r3
 8002e90:	7d7b      	ldrb	r3, [r7, #21]
 8002e92:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002e96:	fb02 f303 	mul.w	r3, r2, r3
 8002e9a:	68ba      	ldr	r2, [r7, #8]
 8002e9c:	4413      	add	r3, r2
 8002e9e:	b20a      	sxth	r2, r1
 8002ea0:	86da      	strh	r2, [r3, #54]	@ 0x36
      ic[curr_ic].cell.c_codes[12] = (data[24] + (data[25] << 8));
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	3318      	adds	r3, #24
 8002ea6:	781b      	ldrb	r3, [r3, #0]
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	3319      	adds	r3, #25
 8002eae:	781b      	ldrb	r3, [r3, #0]
 8002eb0:	021b      	lsls	r3, r3, #8
 8002eb2:	b29b      	uxth	r3, r3
 8002eb4:	4413      	add	r3, r2
 8002eb6:	b299      	uxth	r1, r3
 8002eb8:	7d7b      	ldrb	r3, [r7, #21]
 8002eba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002ebe:	fb02 f303 	mul.w	r3, r2, r3
 8002ec2:	68ba      	ldr	r2, [r7, #8]
 8002ec4:	4413      	add	r3, r2
 8002ec6:	b20a      	sxth	r2, r1
 8002ec8:	871a      	strh	r2, [r3, #56]	@ 0x38
      ic[curr_ic].cell.c_codes[13] = (data[26] + (data[27] << 8));
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	331a      	adds	r3, #26
 8002ece:	781b      	ldrb	r3, [r3, #0]
 8002ed0:	461a      	mov	r2, r3
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	331b      	adds	r3, #27
 8002ed6:	781b      	ldrb	r3, [r3, #0]
 8002ed8:	021b      	lsls	r3, r3, #8
 8002eda:	b29b      	uxth	r3, r3
 8002edc:	4413      	add	r3, r2
 8002ede:	b299      	uxth	r1, r3
 8002ee0:	7d7b      	ldrb	r3, [r7, #21]
 8002ee2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002ee6:	fb02 f303 	mul.w	r3, r2, r3
 8002eea:	68ba      	ldr	r2, [r7, #8]
 8002eec:	4413      	add	r3, r2
 8002eee:	b20a      	sxth	r2, r1
 8002ef0:	875a      	strh	r2, [r3, #58]	@ 0x3a
      ic[curr_ic].cell.c_codes[14] = (data[28] + (data[29] << 8));
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	331c      	adds	r3, #28
 8002ef6:	781b      	ldrb	r3, [r3, #0]
 8002ef8:	461a      	mov	r2, r3
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	331d      	adds	r3, #29
 8002efe:	781b      	ldrb	r3, [r3, #0]
 8002f00:	021b      	lsls	r3, r3, #8
 8002f02:	b29b      	uxth	r3, r3
 8002f04:	4413      	add	r3, r2
 8002f06:	b299      	uxth	r1, r3
 8002f08:	7d7b      	ldrb	r3, [r7, #21]
 8002f0a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002f0e:	fb02 f303 	mul.w	r3, r2, r3
 8002f12:	68ba      	ldr	r2, [r7, #8]
 8002f14:	4413      	add	r3, r2
 8002f16:	b20a      	sxth	r2, r1
 8002f18:	879a      	strh	r2, [r3, #60]	@ 0x3c
      ic[curr_ic].cell.c_codes[15] = (data[30] + (data[31] << 8));
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	331e      	adds	r3, #30
 8002f1e:	781b      	ldrb	r3, [r3, #0]
 8002f20:	461a      	mov	r2, r3
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	331f      	adds	r3, #31
 8002f26:	781b      	ldrb	r3, [r3, #0]
 8002f28:	021b      	lsls	r3, r3, #8
 8002f2a:	b29b      	uxth	r3, r3
 8002f2c:	4413      	add	r3, r2
 8002f2e:	b299      	uxth	r1, r3
 8002f30:	7d7b      	ldrb	r3, [r7, #21]
 8002f32:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002f36:	fb02 f303 	mul.w	r3, r2, r3
 8002f3a:	68ba      	ldr	r2, [r7, #8]
 8002f3c:	4413      	add	r3, r2
 8002f3e:	b20a      	sxth	r2, r1
 8002f40:	87da      	strh	r2, [r3, #62]	@ 0x3e
      break;
 8002f42:	e000      	b.n	8002f46 <adBms6830ParseCell+0x59a>

    default:
      break;
 8002f44:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002f46:	7d7b      	ldrb	r3, [r7, #21]
 8002f48:	3301      	adds	r3, #1
 8002f4a:	757b      	strb	r3, [r7, #21]
 8002f4c:	7d7a      	ldrb	r2, [r7, #21]
 8002f4e:	7bfb      	ldrb	r3, [r7, #15]
 8002f50:	429a      	cmp	r2, r3
 8002f52:	f4ff ad51 	bcc.w	80029f8 <adBms6830ParseCell+0x4c>
    }
  }
  free(data);
 8002f56:	6938      	ldr	r0, [r7, #16]
 8002f58:	f00f f8f6 	bl	8012148 <free>
}
 8002f5c:	bf00      	nop
 8002f5e:	3718      	adds	r7, #24
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}

08002f64 <adBms6830ParseAverageCell>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseAverageCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *acv_data)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b086      	sub	sp, #24
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	60b9      	str	r1, [r7, #8]
 8002f6c:	607b      	str	r3, [r7, #4]
 8002f6e:	4603      	mov	r3, r0
 8002f70:	73fb      	strb	r3, [r7, #15]
 8002f72:	4613      	mov	r3, r2
 8002f74:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8002f76:	2300      	movs	r3, #0
 8002f78:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDACALL_SIZE;}
 8002f7a:	7bbb      	ldrb	r3, [r7, #14]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d102      	bne.n	8002f86 <adBms6830ParseAverageCell+0x22>
 8002f80:	2322      	movs	r3, #34	@ 0x22
 8002f82:	75fb      	strb	r3, [r7, #23]
 8002f84:	e001      	b.n	8002f8a <adBms6830ParseAverageCell+0x26>
  else {data_size = RX_DATA;}
 8002f86:	2308      	movs	r3, #8
 8002f88:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8002f8a:	7dfb      	ldrb	r3, [r7, #23]
 8002f8c:	2101      	movs	r1, #1
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f00e fdda 	bl	8011b48 <calloc>
 8002f94:	4603      	mov	r3, r0
 8002f96:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d105      	bne.n	8002faa <adBms6830ParseAverageCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse avg cell memory \n");
    #else
    printf(" Failed to allocate parse avg cell memory \n");
 8002f9e:	4894      	ldr	r0, [pc, #592]	@ (80031f0 <adBms6830ParseAverageCell+0x28c>)
 8002fa0:	f010 fcf2 	bl	8013988 <puts>
    #endif
    exit(0);
 8002fa4:	2000      	movs	r0, #0
 8002fa6:	f00e fdeb 	bl	8011b80 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002faa:	2300      	movs	r3, #0
 8002fac:	757b      	strb	r3, [r7, #21]
 8002fae:	e2c9      	b.n	8003544 <adBms6830ParseAverageCell+0x5e0>
  {
    memcpy(&data[0], &acv_data[address], data_size); /* dst , src , size */
 8002fb0:	7dbb      	ldrb	r3, [r7, #22]
 8002fb2:	687a      	ldr	r2, [r7, #4]
 8002fb4:	4413      	add	r3, r2
 8002fb6:	7dfa      	ldrb	r2, [r7, #23]
 8002fb8:	4619      	mov	r1, r3
 8002fba:	6938      	ldr	r0, [r7, #16]
 8002fbc:	f010 fd48 	bl	8013a50 <memcpy>
    address = ((curr_ic+1) * (data_size));
 8002fc0:	7d7b      	ldrb	r3, [r7, #21]
 8002fc2:	3301      	adds	r3, #1
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	7dfa      	ldrb	r2, [r7, #23]
 8002fc8:	fb12 f303 	smulbb	r3, r2, r3
 8002fcc:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8002fce:	7bbb      	ldrb	r3, [r7, #14]
 8002fd0:	2b06      	cmp	r3, #6
 8002fd2:	f200 82b3 	bhi.w	800353c <adBms6830ParseAverageCell+0x5d8>
 8002fd6:	a201      	add	r2, pc, #4	@ (adr r2, 8002fdc <adBms6830ParseAverageCell+0x78>)
 8002fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fdc:	0800329d 	.word	0x0800329d
 8002fe0:	08002ff9 	.word	0x08002ff9
 8002fe4:	08003077 	.word	0x08003077
 8002fe8:	080030f5 	.word	0x080030f5
 8002fec:	08003173 	.word	0x08003173
 8002ff0:	080031f5 	.word	0x080031f5
 8002ff4:	08003273 	.word	0x08003273
    {
    case A: /* Cell Register group A */
      ic[curr_ic].acell.ac_codes[0] = (data[0] + (data[1] << 8));
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	781b      	ldrb	r3, [r3, #0]
 8002ffc:	461a      	mov	r2, r3
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	3301      	adds	r3, #1
 8003002:	781b      	ldrb	r3, [r3, #0]
 8003004:	021b      	lsls	r3, r3, #8
 8003006:	b29b      	uxth	r3, r3
 8003008:	4413      	add	r3, r2
 800300a:	b299      	uxth	r1, r3
 800300c:	7d7b      	ldrb	r3, [r7, #21]
 800300e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003012:	fb02 f303 	mul.w	r3, r2, r3
 8003016:	68ba      	ldr	r2, [r7, #8]
 8003018:	4413      	add	r3, r2
 800301a:	b20a      	sxth	r2, r1
 800301c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      ic[curr_ic].acell.ac_codes[1] = (data[2] + (data[3] << 8));
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	3302      	adds	r3, #2
 8003024:	781b      	ldrb	r3, [r3, #0]
 8003026:	461a      	mov	r2, r3
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	3303      	adds	r3, #3
 800302c:	781b      	ldrb	r3, [r3, #0]
 800302e:	021b      	lsls	r3, r3, #8
 8003030:	b29b      	uxth	r3, r3
 8003032:	4413      	add	r3, r2
 8003034:	b299      	uxth	r1, r3
 8003036:	7d7b      	ldrb	r3, [r7, #21]
 8003038:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800303c:	fb02 f303 	mul.w	r3, r2, r3
 8003040:	68ba      	ldr	r2, [r7, #8]
 8003042:	4413      	add	r3, r2
 8003044:	b20a      	sxth	r2, r1
 8003046:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
      ic[curr_ic].acell.ac_codes[2] = (data[4] + (data[5] << 8));
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	3304      	adds	r3, #4
 800304e:	781b      	ldrb	r3, [r3, #0]
 8003050:	461a      	mov	r2, r3
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	3305      	adds	r3, #5
 8003056:	781b      	ldrb	r3, [r3, #0]
 8003058:	021b      	lsls	r3, r3, #8
 800305a:	b29b      	uxth	r3, r3
 800305c:	4413      	add	r3, r2
 800305e:	b299      	uxth	r1, r3
 8003060:	7d7b      	ldrb	r3, [r7, #21]
 8003062:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003066:	fb02 f303 	mul.w	r3, r2, r3
 800306a:	68ba      	ldr	r2, [r7, #8]
 800306c:	4413      	add	r3, r2
 800306e:	b20a      	sxth	r2, r1
 8003070:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
      break;
 8003074:	e263      	b.n	800353e <adBms6830ParseAverageCell+0x5da>

    case B: /* Cell Register group B */
      ic[curr_ic].acell.ac_codes[3] = (data[0] + (data[1] << 8));
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	781b      	ldrb	r3, [r3, #0]
 800307a:	461a      	mov	r2, r3
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	3301      	adds	r3, #1
 8003080:	781b      	ldrb	r3, [r3, #0]
 8003082:	021b      	lsls	r3, r3, #8
 8003084:	b29b      	uxth	r3, r3
 8003086:	4413      	add	r3, r2
 8003088:	b299      	uxth	r1, r3
 800308a:	7d7b      	ldrb	r3, [r7, #21]
 800308c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003090:	fb02 f303 	mul.w	r3, r2, r3
 8003094:	68ba      	ldr	r2, [r7, #8]
 8003096:	4413      	add	r3, r2
 8003098:	b20a      	sxth	r2, r1
 800309a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      ic[curr_ic].acell.ac_codes[4] = (data[2] + (data[3] << 8));
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	3302      	adds	r3, #2
 80030a2:	781b      	ldrb	r3, [r3, #0]
 80030a4:	461a      	mov	r2, r3
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	3303      	adds	r3, #3
 80030aa:	781b      	ldrb	r3, [r3, #0]
 80030ac:	021b      	lsls	r3, r3, #8
 80030ae:	b29b      	uxth	r3, r3
 80030b0:	4413      	add	r3, r2
 80030b2:	b299      	uxth	r1, r3
 80030b4:	7d7b      	ldrb	r3, [r7, #21]
 80030b6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80030ba:	fb02 f303 	mul.w	r3, r2, r3
 80030be:	68ba      	ldr	r2, [r7, #8]
 80030c0:	4413      	add	r3, r2
 80030c2:	b20a      	sxth	r2, r1
 80030c4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      ic[curr_ic].acell.ac_codes[5] = (data[4] + (data[5] << 8));
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	3304      	adds	r3, #4
 80030cc:	781b      	ldrb	r3, [r3, #0]
 80030ce:	461a      	mov	r2, r3
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	3305      	adds	r3, #5
 80030d4:	781b      	ldrb	r3, [r3, #0]
 80030d6:	021b      	lsls	r3, r3, #8
 80030d8:	b29b      	uxth	r3, r3
 80030da:	4413      	add	r3, r2
 80030dc:	b299      	uxth	r1, r3
 80030de:	7d7b      	ldrb	r3, [r7, #21]
 80030e0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80030e4:	fb02 f303 	mul.w	r3, r2, r3
 80030e8:	68ba      	ldr	r2, [r7, #8]
 80030ea:	4413      	add	r3, r2
 80030ec:	b20a      	sxth	r2, r1
 80030ee:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      break;
 80030f2:	e224      	b.n	800353e <adBms6830ParseAverageCell+0x5da>

    case C: /* Cell Register group C */
      ic[curr_ic].acell.ac_codes[6] = (data[0] + (data[1] << 8));
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	781b      	ldrb	r3, [r3, #0]
 80030f8:	461a      	mov	r2, r3
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	3301      	adds	r3, #1
 80030fe:	781b      	ldrb	r3, [r3, #0]
 8003100:	021b      	lsls	r3, r3, #8
 8003102:	b29b      	uxth	r3, r3
 8003104:	4413      	add	r3, r2
 8003106:	b299      	uxth	r1, r3
 8003108:	7d7b      	ldrb	r3, [r7, #21]
 800310a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800310e:	fb02 f303 	mul.w	r3, r2, r3
 8003112:	68ba      	ldr	r2, [r7, #8]
 8003114:	4413      	add	r3, r2
 8003116:	b20a      	sxth	r2, r1
 8003118:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
      ic[curr_ic].acell.ac_codes[7] = (data[2] + (data[3] << 8));
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	3302      	adds	r3, #2
 8003120:	781b      	ldrb	r3, [r3, #0]
 8003122:	461a      	mov	r2, r3
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	3303      	adds	r3, #3
 8003128:	781b      	ldrb	r3, [r3, #0]
 800312a:	021b      	lsls	r3, r3, #8
 800312c:	b29b      	uxth	r3, r3
 800312e:	4413      	add	r3, r2
 8003130:	b299      	uxth	r1, r3
 8003132:	7d7b      	ldrb	r3, [r7, #21]
 8003134:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003138:	fb02 f303 	mul.w	r3, r2, r3
 800313c:	68ba      	ldr	r2, [r7, #8]
 800313e:	4413      	add	r3, r2
 8003140:	b20a      	sxth	r2, r1
 8003142:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
      ic[curr_ic].acell.ac_codes[8] = (data[4] + (data[5] << 8));
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	3304      	adds	r3, #4
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	461a      	mov	r2, r3
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	3305      	adds	r3, #5
 8003152:	781b      	ldrb	r3, [r3, #0]
 8003154:	021b      	lsls	r3, r3, #8
 8003156:	b29b      	uxth	r3, r3
 8003158:	4413      	add	r3, r2
 800315a:	b299      	uxth	r1, r3
 800315c:	7d7b      	ldrb	r3, [r7, #21]
 800315e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003162:	fb02 f303 	mul.w	r3, r2, r3
 8003166:	68ba      	ldr	r2, [r7, #8]
 8003168:	4413      	add	r3, r2
 800316a:	b20a      	sxth	r2, r1
 800316c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
      break;
 8003170:	e1e5      	b.n	800353e <adBms6830ParseAverageCell+0x5da>

    case D: /* Cell Register group D */
      ic[curr_ic].acell.ac_codes[9] =  (data[0] + (data[1] << 8));
 8003172:	693b      	ldr	r3, [r7, #16]
 8003174:	781b      	ldrb	r3, [r3, #0]
 8003176:	461a      	mov	r2, r3
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	3301      	adds	r3, #1
 800317c:	781b      	ldrb	r3, [r3, #0]
 800317e:	021b      	lsls	r3, r3, #8
 8003180:	b29b      	uxth	r3, r3
 8003182:	4413      	add	r3, r2
 8003184:	b299      	uxth	r1, r3
 8003186:	7d7b      	ldrb	r3, [r7, #21]
 8003188:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800318c:	fb02 f303 	mul.w	r3, r2, r3
 8003190:	68ba      	ldr	r2, [r7, #8]
 8003192:	4413      	add	r3, r2
 8003194:	b20a      	sxth	r2, r1
 8003196:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
      ic[curr_ic].acell.ac_codes[10] = (data[2] + (data[3] << 8));
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	3302      	adds	r3, #2
 800319e:	781b      	ldrb	r3, [r3, #0]
 80031a0:	461a      	mov	r2, r3
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	3303      	adds	r3, #3
 80031a6:	781b      	ldrb	r3, [r3, #0]
 80031a8:	021b      	lsls	r3, r3, #8
 80031aa:	b29b      	uxth	r3, r3
 80031ac:	4413      	add	r3, r2
 80031ae:	b299      	uxth	r1, r3
 80031b0:	7d7b      	ldrb	r3, [r7, #21]
 80031b2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80031b6:	fb02 f303 	mul.w	r3, r2, r3
 80031ba:	68ba      	ldr	r2, [r7, #8]
 80031bc:	4413      	add	r3, r2
 80031be:	b20a      	sxth	r2, r1
 80031c0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
      ic[curr_ic].acell.ac_codes[11] = (data[4] + (data[5] << 8));
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	3304      	adds	r3, #4
 80031c8:	781b      	ldrb	r3, [r3, #0]
 80031ca:	461a      	mov	r2, r3
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	3305      	adds	r3, #5
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	021b      	lsls	r3, r3, #8
 80031d4:	b29b      	uxth	r3, r3
 80031d6:	4413      	add	r3, r2
 80031d8:	b299      	uxth	r1, r3
 80031da:	7d7b      	ldrb	r3, [r7, #21]
 80031dc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80031e0:	fb02 f303 	mul.w	r3, r2, r3
 80031e4:	68ba      	ldr	r2, [r7, #8]
 80031e6:	4413      	add	r3, r2
 80031e8:	b20a      	sxth	r2, r1
 80031ea:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
      break;
 80031ee:	e1a6      	b.n	800353e <adBms6830ParseAverageCell+0x5da>
 80031f0:	08016440 	.word	0x08016440

    case E: /* Cell Register group E */
      ic[curr_ic].acell.ac_codes[12] = (data[0] + (data[1] << 8));
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	781b      	ldrb	r3, [r3, #0]
 80031f8:	461a      	mov	r2, r3
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	3301      	adds	r3, #1
 80031fe:	781b      	ldrb	r3, [r3, #0]
 8003200:	021b      	lsls	r3, r3, #8
 8003202:	b29b      	uxth	r3, r3
 8003204:	4413      	add	r3, r2
 8003206:	b299      	uxth	r1, r3
 8003208:	7d7b      	ldrb	r3, [r7, #21]
 800320a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800320e:	fb02 f303 	mul.w	r3, r2, r3
 8003212:	68ba      	ldr	r2, [r7, #8]
 8003214:	4413      	add	r3, r2
 8003216:	b20a      	sxth	r2, r1
 8003218:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
      ic[curr_ic].acell.ac_codes[13] = (data[2] + (data[3] << 8));
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	3302      	adds	r3, #2
 8003220:	781b      	ldrb	r3, [r3, #0]
 8003222:	461a      	mov	r2, r3
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	3303      	adds	r3, #3
 8003228:	781b      	ldrb	r3, [r3, #0]
 800322a:	021b      	lsls	r3, r3, #8
 800322c:	b29b      	uxth	r3, r3
 800322e:	4413      	add	r3, r2
 8003230:	b299      	uxth	r1, r3
 8003232:	7d7b      	ldrb	r3, [r7, #21]
 8003234:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003238:	fb02 f303 	mul.w	r3, r2, r3
 800323c:	68ba      	ldr	r2, [r7, #8]
 800323e:	4413      	add	r3, r2
 8003240:	b20a      	sxth	r2, r1
 8003242:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
      ic[curr_ic].acell.ac_codes[14] = (data[4] + (data[5] << 8));
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	3304      	adds	r3, #4
 800324a:	781b      	ldrb	r3, [r3, #0]
 800324c:	461a      	mov	r2, r3
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	3305      	adds	r3, #5
 8003252:	781b      	ldrb	r3, [r3, #0]
 8003254:	021b      	lsls	r3, r3, #8
 8003256:	b29b      	uxth	r3, r3
 8003258:	4413      	add	r3, r2
 800325a:	b299      	uxth	r1, r3
 800325c:	7d7b      	ldrb	r3, [r7, #21]
 800325e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003262:	fb02 f303 	mul.w	r3, r2, r3
 8003266:	68ba      	ldr	r2, [r7, #8]
 8003268:	4413      	add	r3, r2
 800326a:	b20a      	sxth	r2, r1
 800326c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
      break;
 8003270:	e165      	b.n	800353e <adBms6830ParseAverageCell+0x5da>

    case F: /* Cell Register group F */
      ic[curr_ic].acell.ac_codes[15] = (data[0] + (data[1] << 8));
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	781b      	ldrb	r3, [r3, #0]
 8003276:	461a      	mov	r2, r3
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	3301      	adds	r3, #1
 800327c:	781b      	ldrb	r3, [r3, #0]
 800327e:	021b      	lsls	r3, r3, #8
 8003280:	b29b      	uxth	r3, r3
 8003282:	4413      	add	r3, r2
 8003284:	b299      	uxth	r1, r3
 8003286:	7d7b      	ldrb	r3, [r7, #21]
 8003288:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800328c:	fb02 f303 	mul.w	r3, r2, r3
 8003290:	68ba      	ldr	r2, [r7, #8]
 8003292:	4413      	add	r3, r2
 8003294:	b20a      	sxth	r2, r1
 8003296:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      break;
 800329a:	e150      	b.n	800353e <adBms6830ParseAverageCell+0x5da>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].acell.ac_codes[0] = (data[0] + (data[1] << 8));
 800329c:	693b      	ldr	r3, [r7, #16]
 800329e:	781b      	ldrb	r3, [r3, #0]
 80032a0:	461a      	mov	r2, r3
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	3301      	adds	r3, #1
 80032a6:	781b      	ldrb	r3, [r3, #0]
 80032a8:	021b      	lsls	r3, r3, #8
 80032aa:	b29b      	uxth	r3, r3
 80032ac:	4413      	add	r3, r2
 80032ae:	b299      	uxth	r1, r3
 80032b0:	7d7b      	ldrb	r3, [r7, #21]
 80032b2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80032b6:	fb02 f303 	mul.w	r3, r2, r3
 80032ba:	68ba      	ldr	r2, [r7, #8]
 80032bc:	4413      	add	r3, r2
 80032be:	b20a      	sxth	r2, r1
 80032c0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      ic[curr_ic].acell.ac_codes[1] = (data[2] + (data[3] << 8));
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	3302      	adds	r3, #2
 80032c8:	781b      	ldrb	r3, [r3, #0]
 80032ca:	461a      	mov	r2, r3
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	3303      	adds	r3, #3
 80032d0:	781b      	ldrb	r3, [r3, #0]
 80032d2:	021b      	lsls	r3, r3, #8
 80032d4:	b29b      	uxth	r3, r3
 80032d6:	4413      	add	r3, r2
 80032d8:	b299      	uxth	r1, r3
 80032da:	7d7b      	ldrb	r3, [r7, #21]
 80032dc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80032e0:	fb02 f303 	mul.w	r3, r2, r3
 80032e4:	68ba      	ldr	r2, [r7, #8]
 80032e6:	4413      	add	r3, r2
 80032e8:	b20a      	sxth	r2, r1
 80032ea:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
      ic[curr_ic].acell.ac_codes[2] = (data[4] + (data[5] << 8));
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	3304      	adds	r3, #4
 80032f2:	781b      	ldrb	r3, [r3, #0]
 80032f4:	461a      	mov	r2, r3
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	3305      	adds	r3, #5
 80032fa:	781b      	ldrb	r3, [r3, #0]
 80032fc:	021b      	lsls	r3, r3, #8
 80032fe:	b29b      	uxth	r3, r3
 8003300:	4413      	add	r3, r2
 8003302:	b299      	uxth	r1, r3
 8003304:	7d7b      	ldrb	r3, [r7, #21]
 8003306:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800330a:	fb02 f303 	mul.w	r3, r2, r3
 800330e:	68ba      	ldr	r2, [r7, #8]
 8003310:	4413      	add	r3, r2
 8003312:	b20a      	sxth	r2, r1
 8003314:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
      ic[curr_ic].acell.ac_codes[3] = (data[6] + (data[7] << 8));
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	3306      	adds	r3, #6
 800331c:	781b      	ldrb	r3, [r3, #0]
 800331e:	461a      	mov	r2, r3
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	3307      	adds	r3, #7
 8003324:	781b      	ldrb	r3, [r3, #0]
 8003326:	021b      	lsls	r3, r3, #8
 8003328:	b29b      	uxth	r3, r3
 800332a:	4413      	add	r3, r2
 800332c:	b299      	uxth	r1, r3
 800332e:	7d7b      	ldrb	r3, [r7, #21]
 8003330:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003334:	fb02 f303 	mul.w	r3, r2, r3
 8003338:	68ba      	ldr	r2, [r7, #8]
 800333a:	4413      	add	r3, r2
 800333c:	b20a      	sxth	r2, r1
 800333e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      ic[curr_ic].acell.ac_codes[4] = (data[8] + (data[9] << 8));
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	3308      	adds	r3, #8
 8003346:	781b      	ldrb	r3, [r3, #0]
 8003348:	461a      	mov	r2, r3
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	3309      	adds	r3, #9
 800334e:	781b      	ldrb	r3, [r3, #0]
 8003350:	021b      	lsls	r3, r3, #8
 8003352:	b29b      	uxth	r3, r3
 8003354:	4413      	add	r3, r2
 8003356:	b299      	uxth	r1, r3
 8003358:	7d7b      	ldrb	r3, [r7, #21]
 800335a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800335e:	fb02 f303 	mul.w	r3, r2, r3
 8003362:	68ba      	ldr	r2, [r7, #8]
 8003364:	4413      	add	r3, r2
 8003366:	b20a      	sxth	r2, r1
 8003368:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      ic[curr_ic].acell.ac_codes[5] = (data[10] + (data[11] << 8));
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	330a      	adds	r3, #10
 8003370:	781b      	ldrb	r3, [r3, #0]
 8003372:	461a      	mov	r2, r3
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	330b      	adds	r3, #11
 8003378:	781b      	ldrb	r3, [r3, #0]
 800337a:	021b      	lsls	r3, r3, #8
 800337c:	b29b      	uxth	r3, r3
 800337e:	4413      	add	r3, r2
 8003380:	b299      	uxth	r1, r3
 8003382:	7d7b      	ldrb	r3, [r7, #21]
 8003384:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003388:	fb02 f303 	mul.w	r3, r2, r3
 800338c:	68ba      	ldr	r2, [r7, #8]
 800338e:	4413      	add	r3, r2
 8003390:	b20a      	sxth	r2, r1
 8003392:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      ic[curr_ic].acell.ac_codes[6] = (data[12] + (data[13] << 8));
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	330c      	adds	r3, #12
 800339a:	781b      	ldrb	r3, [r3, #0]
 800339c:	461a      	mov	r2, r3
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	330d      	adds	r3, #13
 80033a2:	781b      	ldrb	r3, [r3, #0]
 80033a4:	021b      	lsls	r3, r3, #8
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	4413      	add	r3, r2
 80033aa:	b299      	uxth	r1, r3
 80033ac:	7d7b      	ldrb	r3, [r7, #21]
 80033ae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80033b2:	fb02 f303 	mul.w	r3, r2, r3
 80033b6:	68ba      	ldr	r2, [r7, #8]
 80033b8:	4413      	add	r3, r2
 80033ba:	b20a      	sxth	r2, r1
 80033bc:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
      ic[curr_ic].acell.ac_codes[7] = (data[14] + (data[15] << 8));
 80033c0:	693b      	ldr	r3, [r7, #16]
 80033c2:	330e      	adds	r3, #14
 80033c4:	781b      	ldrb	r3, [r3, #0]
 80033c6:	461a      	mov	r2, r3
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	330f      	adds	r3, #15
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	021b      	lsls	r3, r3, #8
 80033d0:	b29b      	uxth	r3, r3
 80033d2:	4413      	add	r3, r2
 80033d4:	b299      	uxth	r1, r3
 80033d6:	7d7b      	ldrb	r3, [r7, #21]
 80033d8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80033dc:	fb02 f303 	mul.w	r3, r2, r3
 80033e0:	68ba      	ldr	r2, [r7, #8]
 80033e2:	4413      	add	r3, r2
 80033e4:	b20a      	sxth	r2, r1
 80033e6:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
      ic[curr_ic].acell.ac_codes[8] = (data[16] + (data[17] << 8));
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	3310      	adds	r3, #16
 80033ee:	781b      	ldrb	r3, [r3, #0]
 80033f0:	461a      	mov	r2, r3
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	3311      	adds	r3, #17
 80033f6:	781b      	ldrb	r3, [r3, #0]
 80033f8:	021b      	lsls	r3, r3, #8
 80033fa:	b29b      	uxth	r3, r3
 80033fc:	4413      	add	r3, r2
 80033fe:	b299      	uxth	r1, r3
 8003400:	7d7b      	ldrb	r3, [r7, #21]
 8003402:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003406:	fb02 f303 	mul.w	r3, r2, r3
 800340a:	68ba      	ldr	r2, [r7, #8]
 800340c:	4413      	add	r3, r2
 800340e:	b20a      	sxth	r2, r1
 8003410:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
      ic[curr_ic].acell.ac_codes[9] =  (data[18] + (data[19] << 8));
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	3312      	adds	r3, #18
 8003418:	781b      	ldrb	r3, [r3, #0]
 800341a:	461a      	mov	r2, r3
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	3313      	adds	r3, #19
 8003420:	781b      	ldrb	r3, [r3, #0]
 8003422:	021b      	lsls	r3, r3, #8
 8003424:	b29b      	uxth	r3, r3
 8003426:	4413      	add	r3, r2
 8003428:	b299      	uxth	r1, r3
 800342a:	7d7b      	ldrb	r3, [r7, #21]
 800342c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003430:	fb02 f303 	mul.w	r3, r2, r3
 8003434:	68ba      	ldr	r2, [r7, #8]
 8003436:	4413      	add	r3, r2
 8003438:	b20a      	sxth	r2, r1
 800343a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
      ic[curr_ic].acell.ac_codes[10] = (data[20] + (data[21] << 8));
 800343e:	693b      	ldr	r3, [r7, #16]
 8003440:	3314      	adds	r3, #20
 8003442:	781b      	ldrb	r3, [r3, #0]
 8003444:	461a      	mov	r2, r3
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	3315      	adds	r3, #21
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	021b      	lsls	r3, r3, #8
 800344e:	b29b      	uxth	r3, r3
 8003450:	4413      	add	r3, r2
 8003452:	b299      	uxth	r1, r3
 8003454:	7d7b      	ldrb	r3, [r7, #21]
 8003456:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800345a:	fb02 f303 	mul.w	r3, r2, r3
 800345e:	68ba      	ldr	r2, [r7, #8]
 8003460:	4413      	add	r3, r2
 8003462:	b20a      	sxth	r2, r1
 8003464:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
      ic[curr_ic].acell.ac_codes[11] = (data[22] + (data[23] << 8));
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	3316      	adds	r3, #22
 800346c:	781b      	ldrb	r3, [r3, #0]
 800346e:	461a      	mov	r2, r3
 8003470:	693b      	ldr	r3, [r7, #16]
 8003472:	3317      	adds	r3, #23
 8003474:	781b      	ldrb	r3, [r3, #0]
 8003476:	021b      	lsls	r3, r3, #8
 8003478:	b29b      	uxth	r3, r3
 800347a:	4413      	add	r3, r2
 800347c:	b299      	uxth	r1, r3
 800347e:	7d7b      	ldrb	r3, [r7, #21]
 8003480:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003484:	fb02 f303 	mul.w	r3, r2, r3
 8003488:	68ba      	ldr	r2, [r7, #8]
 800348a:	4413      	add	r3, r2
 800348c:	b20a      	sxth	r2, r1
 800348e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
      ic[curr_ic].acell.ac_codes[12] = (data[24] + (data[25] << 8));
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	3318      	adds	r3, #24
 8003496:	781b      	ldrb	r3, [r3, #0]
 8003498:	461a      	mov	r2, r3
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	3319      	adds	r3, #25
 800349e:	781b      	ldrb	r3, [r3, #0]
 80034a0:	021b      	lsls	r3, r3, #8
 80034a2:	b29b      	uxth	r3, r3
 80034a4:	4413      	add	r3, r2
 80034a6:	b299      	uxth	r1, r3
 80034a8:	7d7b      	ldrb	r3, [r7, #21]
 80034aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80034ae:	fb02 f303 	mul.w	r3, r2, r3
 80034b2:	68ba      	ldr	r2, [r7, #8]
 80034b4:	4413      	add	r3, r2
 80034b6:	b20a      	sxth	r2, r1
 80034b8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
      ic[curr_ic].acell.ac_codes[13] = (data[26] + (data[27] << 8));
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	331a      	adds	r3, #26
 80034c0:	781b      	ldrb	r3, [r3, #0]
 80034c2:	461a      	mov	r2, r3
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	331b      	adds	r3, #27
 80034c8:	781b      	ldrb	r3, [r3, #0]
 80034ca:	021b      	lsls	r3, r3, #8
 80034cc:	b29b      	uxth	r3, r3
 80034ce:	4413      	add	r3, r2
 80034d0:	b299      	uxth	r1, r3
 80034d2:	7d7b      	ldrb	r3, [r7, #21]
 80034d4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80034d8:	fb02 f303 	mul.w	r3, r2, r3
 80034dc:	68ba      	ldr	r2, [r7, #8]
 80034de:	4413      	add	r3, r2
 80034e0:	b20a      	sxth	r2, r1
 80034e2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
      ic[curr_ic].acell.ac_codes[14] = (data[28] + (data[29] << 8));
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	331c      	adds	r3, #28
 80034ea:	781b      	ldrb	r3, [r3, #0]
 80034ec:	461a      	mov	r2, r3
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	331d      	adds	r3, #29
 80034f2:	781b      	ldrb	r3, [r3, #0]
 80034f4:	021b      	lsls	r3, r3, #8
 80034f6:	b29b      	uxth	r3, r3
 80034f8:	4413      	add	r3, r2
 80034fa:	b299      	uxth	r1, r3
 80034fc:	7d7b      	ldrb	r3, [r7, #21]
 80034fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003502:	fb02 f303 	mul.w	r3, r2, r3
 8003506:	68ba      	ldr	r2, [r7, #8]
 8003508:	4413      	add	r3, r2
 800350a:	b20a      	sxth	r2, r1
 800350c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
      ic[curr_ic].acell.ac_codes[15] = (data[30] + (data[31] << 8));
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	331e      	adds	r3, #30
 8003514:	781b      	ldrb	r3, [r3, #0]
 8003516:	461a      	mov	r2, r3
 8003518:	693b      	ldr	r3, [r7, #16]
 800351a:	331f      	adds	r3, #31
 800351c:	781b      	ldrb	r3, [r3, #0]
 800351e:	021b      	lsls	r3, r3, #8
 8003520:	b29b      	uxth	r3, r3
 8003522:	4413      	add	r3, r2
 8003524:	b299      	uxth	r1, r3
 8003526:	7d7b      	ldrb	r3, [r7, #21]
 8003528:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800352c:	fb02 f303 	mul.w	r3, r2, r3
 8003530:	68ba      	ldr	r2, [r7, #8]
 8003532:	4413      	add	r3, r2
 8003534:	b20a      	sxth	r2, r1
 8003536:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      break;
 800353a:	e000      	b.n	800353e <adBms6830ParseAverageCell+0x5da>

    default:
      break;
 800353c:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800353e:	7d7b      	ldrb	r3, [r7, #21]
 8003540:	3301      	adds	r3, #1
 8003542:	757b      	strb	r3, [r7, #21]
 8003544:	7d7a      	ldrb	r2, [r7, #21]
 8003546:	7bfb      	ldrb	r3, [r7, #15]
 8003548:	429a      	cmp	r2, r3
 800354a:	f4ff ad31 	bcc.w	8002fb0 <adBms6830ParseAverageCell+0x4c>
    }
  }
  free(data);
 800354e:	6938      	ldr	r0, [r7, #16]
 8003550:	f00e fdfa 	bl	8012148 <free>
}
 8003554:	bf00      	nop
 8003556:	3718      	adds	r7, #24
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}

0800355c <adBms6830ParseSCell>:
 *
 *******************************************************************************
*/
/* Parse S cell voltages */
void adBms6830ParseSCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *scv_data)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b086      	sub	sp, #24
 8003560:	af00      	add	r7, sp, #0
 8003562:	60b9      	str	r1, [r7, #8]
 8003564:	607b      	str	r3, [r7, #4]
 8003566:	4603      	mov	r3, r0
 8003568:	73fb      	strb	r3, [r7, #15]
 800356a:	4613      	mov	r3, r2
 800356c:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 800356e:	2300      	movs	r3, #0
 8003570:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDSALL_SIZE;}
 8003572:	7bbb      	ldrb	r3, [r7, #14]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d102      	bne.n	800357e <adBms6830ParseSCell+0x22>
 8003578:	2322      	movs	r3, #34	@ 0x22
 800357a:	75fb      	strb	r3, [r7, #23]
 800357c:	e001      	b.n	8003582 <adBms6830ParseSCell+0x26>
  else {data_size = RX_DATA;}
 800357e:	2308      	movs	r3, #8
 8003580:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8003582:	7dfb      	ldrb	r3, [r7, #23]
 8003584:	2101      	movs	r1, #1
 8003586:	4618      	mov	r0, r3
 8003588:	f00e fade 	bl	8011b48 <calloc>
 800358c:	4603      	mov	r3, r0
 800358e:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d105      	bne.n	80035a2 <adBms6830ParseSCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse scv memory \n");
    #else
    printf(" Failed to allocate parse scv memory \n");
 8003596:	4894      	ldr	r0, [pc, #592]	@ (80037e8 <adBms6830ParseSCell+0x28c>)
 8003598:	f010 f9f6 	bl	8013988 <puts>
    #endif
    exit(0);
 800359c:	2000      	movs	r0, #0
 800359e:	f00e faef 	bl	8011b80 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80035a2:	2300      	movs	r3, #0
 80035a4:	757b      	strb	r3, [r7, #21]
 80035a6:	e2c9      	b.n	8003b3c <adBms6830ParseSCell+0x5e0>
  {
    memcpy(&data[0], &scv_data[address], data_size); /* dst , src , size */
 80035a8:	7dbb      	ldrb	r3, [r7, #22]
 80035aa:	687a      	ldr	r2, [r7, #4]
 80035ac:	4413      	add	r3, r2
 80035ae:	7dfa      	ldrb	r2, [r7, #23]
 80035b0:	4619      	mov	r1, r3
 80035b2:	6938      	ldr	r0, [r7, #16]
 80035b4:	f010 fa4c 	bl	8013a50 <memcpy>
    address = ((curr_ic+1) * (data_size));
 80035b8:	7d7b      	ldrb	r3, [r7, #21]
 80035ba:	3301      	adds	r3, #1
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	7dfa      	ldrb	r2, [r7, #23]
 80035c0:	fb12 f303 	smulbb	r3, r2, r3
 80035c4:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 80035c6:	7bbb      	ldrb	r3, [r7, #14]
 80035c8:	2b06      	cmp	r3, #6
 80035ca:	f200 82b3 	bhi.w	8003b34 <adBms6830ParseSCell+0x5d8>
 80035ce:	a201      	add	r2, pc, #4	@ (adr r2, 80035d4 <adBms6830ParseSCell+0x78>)
 80035d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035d4:	08003895 	.word	0x08003895
 80035d8:	080035f1 	.word	0x080035f1
 80035dc:	0800366f 	.word	0x0800366f
 80035e0:	080036ed 	.word	0x080036ed
 80035e4:	0800376b 	.word	0x0800376b
 80035e8:	080037ed 	.word	0x080037ed
 80035ec:	0800386b 	.word	0x0800386b
    {
    case A: /* Cell Register group A */
      ic[curr_ic].scell.sc_codes[0] = (data[0] + (data[1] << 8));
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	781b      	ldrb	r3, [r3, #0]
 80035f4:	461a      	mov	r2, r3
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	3301      	adds	r3, #1
 80035fa:	781b      	ldrb	r3, [r3, #0]
 80035fc:	021b      	lsls	r3, r3, #8
 80035fe:	b29b      	uxth	r3, r3
 8003600:	4413      	add	r3, r2
 8003602:	b299      	uxth	r1, r3
 8003604:	7d7b      	ldrb	r3, [r7, #21]
 8003606:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800360a:	fb02 f303 	mul.w	r3, r2, r3
 800360e:	68ba      	ldr	r2, [r7, #8]
 8003610:	4413      	add	r3, r2
 8003612:	b20a      	sxth	r2, r1
 8003614:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      ic[curr_ic].scell.sc_codes[1] = (data[2] + (data[3] << 8));
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	3302      	adds	r3, #2
 800361c:	781b      	ldrb	r3, [r3, #0]
 800361e:	461a      	mov	r2, r3
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	3303      	adds	r3, #3
 8003624:	781b      	ldrb	r3, [r3, #0]
 8003626:	021b      	lsls	r3, r3, #8
 8003628:	b29b      	uxth	r3, r3
 800362a:	4413      	add	r3, r2
 800362c:	b299      	uxth	r1, r3
 800362e:	7d7b      	ldrb	r3, [r7, #21]
 8003630:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003634:	fb02 f303 	mul.w	r3, r2, r3
 8003638:	68ba      	ldr	r2, [r7, #8]
 800363a:	4413      	add	r3, r2
 800363c:	b20a      	sxth	r2, r1
 800363e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      ic[curr_ic].scell.sc_codes[2] = (data[4] + (data[5] << 8));
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	3304      	adds	r3, #4
 8003646:	781b      	ldrb	r3, [r3, #0]
 8003648:	461a      	mov	r2, r3
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	3305      	adds	r3, #5
 800364e:	781b      	ldrb	r3, [r3, #0]
 8003650:	021b      	lsls	r3, r3, #8
 8003652:	b29b      	uxth	r3, r3
 8003654:	4413      	add	r3, r2
 8003656:	b299      	uxth	r1, r3
 8003658:	7d7b      	ldrb	r3, [r7, #21]
 800365a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800365e:	fb02 f303 	mul.w	r3, r2, r3
 8003662:	68ba      	ldr	r2, [r7, #8]
 8003664:	4413      	add	r3, r2
 8003666:	b20a      	sxth	r2, r1
 8003668:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      break;
 800366c:	e263      	b.n	8003b36 <adBms6830ParseSCell+0x5da>

    case B: /* Cell Register group B */
      ic[curr_ic].scell.sc_codes[3] = (data[0] + (data[1] << 8));
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	781b      	ldrb	r3, [r3, #0]
 8003672:	461a      	mov	r2, r3
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	3301      	adds	r3, #1
 8003678:	781b      	ldrb	r3, [r3, #0]
 800367a:	021b      	lsls	r3, r3, #8
 800367c:	b29b      	uxth	r3, r3
 800367e:	4413      	add	r3, r2
 8003680:	b299      	uxth	r1, r3
 8003682:	7d7b      	ldrb	r3, [r7, #21]
 8003684:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003688:	fb02 f303 	mul.w	r3, r2, r3
 800368c:	68ba      	ldr	r2, [r7, #8]
 800368e:	4413      	add	r3, r2
 8003690:	b20a      	sxth	r2, r1
 8003692:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
      ic[curr_ic].scell.sc_codes[4] = (data[2] + (data[3] << 8));
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	3302      	adds	r3, #2
 800369a:	781b      	ldrb	r3, [r3, #0]
 800369c:	461a      	mov	r2, r3
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	3303      	adds	r3, #3
 80036a2:	781b      	ldrb	r3, [r3, #0]
 80036a4:	021b      	lsls	r3, r3, #8
 80036a6:	b29b      	uxth	r3, r3
 80036a8:	4413      	add	r3, r2
 80036aa:	b299      	uxth	r1, r3
 80036ac:	7d7b      	ldrb	r3, [r7, #21]
 80036ae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80036b2:	fb02 f303 	mul.w	r3, r2, r3
 80036b6:	68ba      	ldr	r2, [r7, #8]
 80036b8:	4413      	add	r3, r2
 80036ba:	b20a      	sxth	r2, r1
 80036bc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
      ic[curr_ic].scell.sc_codes[5] = (data[4] + (data[5] << 8));
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	3304      	adds	r3, #4
 80036c4:	781b      	ldrb	r3, [r3, #0]
 80036c6:	461a      	mov	r2, r3
 80036c8:	693b      	ldr	r3, [r7, #16]
 80036ca:	3305      	adds	r3, #5
 80036cc:	781b      	ldrb	r3, [r3, #0]
 80036ce:	021b      	lsls	r3, r3, #8
 80036d0:	b29b      	uxth	r3, r3
 80036d2:	4413      	add	r3, r2
 80036d4:	b299      	uxth	r1, r3
 80036d6:	7d7b      	ldrb	r3, [r7, #21]
 80036d8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80036dc:	fb02 f303 	mul.w	r3, r2, r3
 80036e0:	68ba      	ldr	r2, [r7, #8]
 80036e2:	4413      	add	r3, r2
 80036e4:	b20a      	sxth	r2, r1
 80036e6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      break;
 80036ea:	e224      	b.n	8003b36 <adBms6830ParseSCell+0x5da>

    case C: /* Cell Register group C */
      ic[curr_ic].scell.sc_codes[6] = (data[0] + (data[1] << 8));
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	781b      	ldrb	r3, [r3, #0]
 80036f0:	461a      	mov	r2, r3
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	3301      	adds	r3, #1
 80036f6:	781b      	ldrb	r3, [r3, #0]
 80036f8:	021b      	lsls	r3, r3, #8
 80036fa:	b29b      	uxth	r3, r3
 80036fc:	4413      	add	r3, r2
 80036fe:	b299      	uxth	r1, r3
 8003700:	7d7b      	ldrb	r3, [r7, #21]
 8003702:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003706:	fb02 f303 	mul.w	r3, r2, r3
 800370a:	68ba      	ldr	r2, [r7, #8]
 800370c:	4413      	add	r3, r2
 800370e:	b20a      	sxth	r2, r1
 8003710:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
      ic[curr_ic].scell.sc_codes[7] = (data[2] + (data[3] << 8));
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	3302      	adds	r3, #2
 8003718:	781b      	ldrb	r3, [r3, #0]
 800371a:	461a      	mov	r2, r3
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	3303      	adds	r3, #3
 8003720:	781b      	ldrb	r3, [r3, #0]
 8003722:	021b      	lsls	r3, r3, #8
 8003724:	b29b      	uxth	r3, r3
 8003726:	4413      	add	r3, r2
 8003728:	b299      	uxth	r1, r3
 800372a:	7d7b      	ldrb	r3, [r7, #21]
 800372c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003730:	fb02 f303 	mul.w	r3, r2, r3
 8003734:	68ba      	ldr	r2, [r7, #8]
 8003736:	4413      	add	r3, r2
 8003738:	b20a      	sxth	r2, r1
 800373a:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
      ic[curr_ic].scell.sc_codes[8] = (data[4] + (data[5] << 8));
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	3304      	adds	r3, #4
 8003742:	781b      	ldrb	r3, [r3, #0]
 8003744:	461a      	mov	r2, r3
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	3305      	adds	r3, #5
 800374a:	781b      	ldrb	r3, [r3, #0]
 800374c:	021b      	lsls	r3, r3, #8
 800374e:	b29b      	uxth	r3, r3
 8003750:	4413      	add	r3, r2
 8003752:	b299      	uxth	r1, r3
 8003754:	7d7b      	ldrb	r3, [r7, #21]
 8003756:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800375a:	fb02 f303 	mul.w	r3, r2, r3
 800375e:	68ba      	ldr	r2, [r7, #8]
 8003760:	4413      	add	r3, r2
 8003762:	b20a      	sxth	r2, r1
 8003764:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
      break;
 8003768:	e1e5      	b.n	8003b36 <adBms6830ParseSCell+0x5da>

    case D: /* Cell Register group D */
      ic[curr_ic].scell.sc_codes[9] =  (data[0] + (data[1] << 8));
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	781b      	ldrb	r3, [r3, #0]
 800376e:	461a      	mov	r2, r3
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	3301      	adds	r3, #1
 8003774:	781b      	ldrb	r3, [r3, #0]
 8003776:	021b      	lsls	r3, r3, #8
 8003778:	b29b      	uxth	r3, r3
 800377a:	4413      	add	r3, r2
 800377c:	b299      	uxth	r1, r3
 800377e:	7d7b      	ldrb	r3, [r7, #21]
 8003780:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003784:	fb02 f303 	mul.w	r3, r2, r3
 8003788:	68ba      	ldr	r2, [r7, #8]
 800378a:	4413      	add	r3, r2
 800378c:	b20a      	sxth	r2, r1
 800378e:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      ic[curr_ic].scell.sc_codes[10] = (data[2] + (data[3] << 8));
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	3302      	adds	r3, #2
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	461a      	mov	r2, r3
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	3303      	adds	r3, #3
 800379e:	781b      	ldrb	r3, [r3, #0]
 80037a0:	021b      	lsls	r3, r3, #8
 80037a2:	b29b      	uxth	r3, r3
 80037a4:	4413      	add	r3, r2
 80037a6:	b299      	uxth	r1, r3
 80037a8:	7d7b      	ldrb	r3, [r7, #21]
 80037aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80037ae:	fb02 f303 	mul.w	r3, r2, r3
 80037b2:	68ba      	ldr	r2, [r7, #8]
 80037b4:	4413      	add	r3, r2
 80037b6:	b20a      	sxth	r2, r1
 80037b8:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
      ic[curr_ic].scell.sc_codes[11] = (data[4] + (data[5] << 8));
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	3304      	adds	r3, #4
 80037c0:	781b      	ldrb	r3, [r3, #0]
 80037c2:	461a      	mov	r2, r3
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	3305      	adds	r3, #5
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	021b      	lsls	r3, r3, #8
 80037cc:	b29b      	uxth	r3, r3
 80037ce:	4413      	add	r3, r2
 80037d0:	b299      	uxth	r1, r3
 80037d2:	7d7b      	ldrb	r3, [r7, #21]
 80037d4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80037d8:	fb02 f303 	mul.w	r3, r2, r3
 80037dc:	68ba      	ldr	r2, [r7, #8]
 80037de:	4413      	add	r3, r2
 80037e0:	b20a      	sxth	r2, r1
 80037e2:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
      break;
 80037e6:	e1a6      	b.n	8003b36 <adBms6830ParseSCell+0x5da>
 80037e8:	0801646c 	.word	0x0801646c

    case E: /* Cell Register group E */
      ic[curr_ic].scell.sc_codes[12] = (data[0] + (data[1] << 8));
 80037ec:	693b      	ldr	r3, [r7, #16]
 80037ee:	781b      	ldrb	r3, [r3, #0]
 80037f0:	461a      	mov	r2, r3
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	3301      	adds	r3, #1
 80037f6:	781b      	ldrb	r3, [r3, #0]
 80037f8:	021b      	lsls	r3, r3, #8
 80037fa:	b29b      	uxth	r3, r3
 80037fc:	4413      	add	r3, r2
 80037fe:	b299      	uxth	r1, r3
 8003800:	7d7b      	ldrb	r3, [r7, #21]
 8003802:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003806:	fb02 f303 	mul.w	r3, r2, r3
 800380a:	68ba      	ldr	r2, [r7, #8]
 800380c:	4413      	add	r3, r2
 800380e:	b20a      	sxth	r2, r1
 8003810:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78
      ic[curr_ic].scell.sc_codes[13] = (data[2] + (data[3] << 8));
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	3302      	adds	r3, #2
 8003818:	781b      	ldrb	r3, [r3, #0]
 800381a:	461a      	mov	r2, r3
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	3303      	adds	r3, #3
 8003820:	781b      	ldrb	r3, [r3, #0]
 8003822:	021b      	lsls	r3, r3, #8
 8003824:	b29b      	uxth	r3, r3
 8003826:	4413      	add	r3, r2
 8003828:	b299      	uxth	r1, r3
 800382a:	7d7b      	ldrb	r3, [r7, #21]
 800382c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003830:	fb02 f303 	mul.w	r3, r2, r3
 8003834:	68ba      	ldr	r2, [r7, #8]
 8003836:	4413      	add	r3, r2
 8003838:	b20a      	sxth	r2, r1
 800383a:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
      ic[curr_ic].scell.sc_codes[14] = (data[4] + (data[5] << 8));
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	3304      	adds	r3, #4
 8003842:	781b      	ldrb	r3, [r3, #0]
 8003844:	461a      	mov	r2, r3
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	3305      	adds	r3, #5
 800384a:	781b      	ldrb	r3, [r3, #0]
 800384c:	021b      	lsls	r3, r3, #8
 800384e:	b29b      	uxth	r3, r3
 8003850:	4413      	add	r3, r2
 8003852:	b299      	uxth	r1, r3
 8003854:	7d7b      	ldrb	r3, [r7, #21]
 8003856:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800385a:	fb02 f303 	mul.w	r3, r2, r3
 800385e:	68ba      	ldr	r2, [r7, #8]
 8003860:	4413      	add	r3, r2
 8003862:	b20a      	sxth	r2, r1
 8003864:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
      break;
 8003868:	e165      	b.n	8003b36 <adBms6830ParseSCell+0x5da>

    case F: /* Cell Register group F */
      ic[curr_ic].scell.sc_codes[15] = (data[0] + (data[1] << 8));
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	781b      	ldrb	r3, [r3, #0]
 800386e:	461a      	mov	r2, r3
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	3301      	adds	r3, #1
 8003874:	781b      	ldrb	r3, [r3, #0]
 8003876:	021b      	lsls	r3, r3, #8
 8003878:	b29b      	uxth	r3, r3
 800387a:	4413      	add	r3, r2
 800387c:	b299      	uxth	r1, r3
 800387e:	7d7b      	ldrb	r3, [r7, #21]
 8003880:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003884:	fb02 f303 	mul.w	r3, r2, r3
 8003888:	68ba      	ldr	r2, [r7, #8]
 800388a:	4413      	add	r3, r2
 800388c:	b20a      	sxth	r2, r1
 800388e:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
      break;
 8003892:	e150      	b.n	8003b36 <adBms6830ParseSCell+0x5da>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].scell.sc_codes[0] = (data[0] + (data[1] << 8));
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	781b      	ldrb	r3, [r3, #0]
 8003898:	461a      	mov	r2, r3
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	3301      	adds	r3, #1
 800389e:	781b      	ldrb	r3, [r3, #0]
 80038a0:	021b      	lsls	r3, r3, #8
 80038a2:	b29b      	uxth	r3, r3
 80038a4:	4413      	add	r3, r2
 80038a6:	b299      	uxth	r1, r3
 80038a8:	7d7b      	ldrb	r3, [r7, #21]
 80038aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80038ae:	fb02 f303 	mul.w	r3, r2, r3
 80038b2:	68ba      	ldr	r2, [r7, #8]
 80038b4:	4413      	add	r3, r2
 80038b6:	b20a      	sxth	r2, r1
 80038b8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      ic[curr_ic].scell.sc_codes[1] = (data[2] + (data[3] << 8));
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	3302      	adds	r3, #2
 80038c0:	781b      	ldrb	r3, [r3, #0]
 80038c2:	461a      	mov	r2, r3
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	3303      	adds	r3, #3
 80038c8:	781b      	ldrb	r3, [r3, #0]
 80038ca:	021b      	lsls	r3, r3, #8
 80038cc:	b29b      	uxth	r3, r3
 80038ce:	4413      	add	r3, r2
 80038d0:	b299      	uxth	r1, r3
 80038d2:	7d7b      	ldrb	r3, [r7, #21]
 80038d4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80038d8:	fb02 f303 	mul.w	r3, r2, r3
 80038dc:	68ba      	ldr	r2, [r7, #8]
 80038de:	4413      	add	r3, r2
 80038e0:	b20a      	sxth	r2, r1
 80038e2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      ic[curr_ic].scell.sc_codes[2] = (data[4] + (data[5] << 8));
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	3304      	adds	r3, #4
 80038ea:	781b      	ldrb	r3, [r3, #0]
 80038ec:	461a      	mov	r2, r3
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	3305      	adds	r3, #5
 80038f2:	781b      	ldrb	r3, [r3, #0]
 80038f4:	021b      	lsls	r3, r3, #8
 80038f6:	b29b      	uxth	r3, r3
 80038f8:	4413      	add	r3, r2
 80038fa:	b299      	uxth	r1, r3
 80038fc:	7d7b      	ldrb	r3, [r7, #21]
 80038fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003902:	fb02 f303 	mul.w	r3, r2, r3
 8003906:	68ba      	ldr	r2, [r7, #8]
 8003908:	4413      	add	r3, r2
 800390a:	b20a      	sxth	r2, r1
 800390c:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      ic[curr_ic].scell.sc_codes[3] = (data[6] + (data[7] << 8));
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	3306      	adds	r3, #6
 8003914:	781b      	ldrb	r3, [r3, #0]
 8003916:	461a      	mov	r2, r3
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	3307      	adds	r3, #7
 800391c:	781b      	ldrb	r3, [r3, #0]
 800391e:	021b      	lsls	r3, r3, #8
 8003920:	b29b      	uxth	r3, r3
 8003922:	4413      	add	r3, r2
 8003924:	b299      	uxth	r1, r3
 8003926:	7d7b      	ldrb	r3, [r7, #21]
 8003928:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800392c:	fb02 f303 	mul.w	r3, r2, r3
 8003930:	68ba      	ldr	r2, [r7, #8]
 8003932:	4413      	add	r3, r2
 8003934:	b20a      	sxth	r2, r1
 8003936:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
      ic[curr_ic].scell.sc_codes[4] = (data[8] + (data[9] << 8));
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	3308      	adds	r3, #8
 800393e:	781b      	ldrb	r3, [r3, #0]
 8003940:	461a      	mov	r2, r3
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	3309      	adds	r3, #9
 8003946:	781b      	ldrb	r3, [r3, #0]
 8003948:	021b      	lsls	r3, r3, #8
 800394a:	b29b      	uxth	r3, r3
 800394c:	4413      	add	r3, r2
 800394e:	b299      	uxth	r1, r3
 8003950:	7d7b      	ldrb	r3, [r7, #21]
 8003952:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003956:	fb02 f303 	mul.w	r3, r2, r3
 800395a:	68ba      	ldr	r2, [r7, #8]
 800395c:	4413      	add	r3, r2
 800395e:	b20a      	sxth	r2, r1
 8003960:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
      ic[curr_ic].scell.sc_codes[5] = (data[10] + (data[11] << 8));
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	330a      	adds	r3, #10
 8003968:	781b      	ldrb	r3, [r3, #0]
 800396a:	461a      	mov	r2, r3
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	330b      	adds	r3, #11
 8003970:	781b      	ldrb	r3, [r3, #0]
 8003972:	021b      	lsls	r3, r3, #8
 8003974:	b29b      	uxth	r3, r3
 8003976:	4413      	add	r3, r2
 8003978:	b299      	uxth	r1, r3
 800397a:	7d7b      	ldrb	r3, [r7, #21]
 800397c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003980:	fb02 f303 	mul.w	r3, r2, r3
 8003984:	68ba      	ldr	r2, [r7, #8]
 8003986:	4413      	add	r3, r2
 8003988:	b20a      	sxth	r2, r1
 800398a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      ic[curr_ic].scell.sc_codes[6] = (data[12] + (data[13] << 8));
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	330c      	adds	r3, #12
 8003992:	781b      	ldrb	r3, [r3, #0]
 8003994:	461a      	mov	r2, r3
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	330d      	adds	r3, #13
 800399a:	781b      	ldrb	r3, [r3, #0]
 800399c:	021b      	lsls	r3, r3, #8
 800399e:	b29b      	uxth	r3, r3
 80039a0:	4413      	add	r3, r2
 80039a2:	b299      	uxth	r1, r3
 80039a4:	7d7b      	ldrb	r3, [r7, #21]
 80039a6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80039aa:	fb02 f303 	mul.w	r3, r2, r3
 80039ae:	68ba      	ldr	r2, [r7, #8]
 80039b0:	4413      	add	r3, r2
 80039b2:	b20a      	sxth	r2, r1
 80039b4:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
      ic[curr_ic].scell.sc_codes[7] = (data[14] + (data[15] << 8));
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	330e      	adds	r3, #14
 80039bc:	781b      	ldrb	r3, [r3, #0]
 80039be:	461a      	mov	r2, r3
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	330f      	adds	r3, #15
 80039c4:	781b      	ldrb	r3, [r3, #0]
 80039c6:	021b      	lsls	r3, r3, #8
 80039c8:	b29b      	uxth	r3, r3
 80039ca:	4413      	add	r3, r2
 80039cc:	b299      	uxth	r1, r3
 80039ce:	7d7b      	ldrb	r3, [r7, #21]
 80039d0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80039d4:	fb02 f303 	mul.w	r3, r2, r3
 80039d8:	68ba      	ldr	r2, [r7, #8]
 80039da:	4413      	add	r3, r2
 80039dc:	b20a      	sxth	r2, r1
 80039de:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
      ic[curr_ic].scell.sc_codes[8] = (data[16] + (data[17] << 8));
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	3310      	adds	r3, #16
 80039e6:	781b      	ldrb	r3, [r3, #0]
 80039e8:	461a      	mov	r2, r3
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	3311      	adds	r3, #17
 80039ee:	781b      	ldrb	r3, [r3, #0]
 80039f0:	021b      	lsls	r3, r3, #8
 80039f2:	b29b      	uxth	r3, r3
 80039f4:	4413      	add	r3, r2
 80039f6:	b299      	uxth	r1, r3
 80039f8:	7d7b      	ldrb	r3, [r7, #21]
 80039fa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80039fe:	fb02 f303 	mul.w	r3, r2, r3
 8003a02:	68ba      	ldr	r2, [r7, #8]
 8003a04:	4413      	add	r3, r2
 8003a06:	b20a      	sxth	r2, r1
 8003a08:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
      ic[curr_ic].scell.sc_codes[9] = (data[18] + (data[19] << 8));
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	3312      	adds	r3, #18
 8003a10:	781b      	ldrb	r3, [r3, #0]
 8003a12:	461a      	mov	r2, r3
 8003a14:	693b      	ldr	r3, [r7, #16]
 8003a16:	3313      	adds	r3, #19
 8003a18:	781b      	ldrb	r3, [r3, #0]
 8003a1a:	021b      	lsls	r3, r3, #8
 8003a1c:	b29b      	uxth	r3, r3
 8003a1e:	4413      	add	r3, r2
 8003a20:	b299      	uxth	r1, r3
 8003a22:	7d7b      	ldrb	r3, [r7, #21]
 8003a24:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003a28:	fb02 f303 	mul.w	r3, r2, r3
 8003a2c:	68ba      	ldr	r2, [r7, #8]
 8003a2e:	4413      	add	r3, r2
 8003a30:	b20a      	sxth	r2, r1
 8003a32:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      ic[curr_ic].scell.sc_codes[10] = (data[20] + (data[21] << 8));
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	3314      	adds	r3, #20
 8003a3a:	781b      	ldrb	r3, [r3, #0]
 8003a3c:	461a      	mov	r2, r3
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	3315      	adds	r3, #21
 8003a42:	781b      	ldrb	r3, [r3, #0]
 8003a44:	021b      	lsls	r3, r3, #8
 8003a46:	b29b      	uxth	r3, r3
 8003a48:	4413      	add	r3, r2
 8003a4a:	b299      	uxth	r1, r3
 8003a4c:	7d7b      	ldrb	r3, [r7, #21]
 8003a4e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003a52:	fb02 f303 	mul.w	r3, r2, r3
 8003a56:	68ba      	ldr	r2, [r7, #8]
 8003a58:	4413      	add	r3, r2
 8003a5a:	b20a      	sxth	r2, r1
 8003a5c:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
      ic[curr_ic].scell.sc_codes[11] = (data[22] + (data[23] << 8));
 8003a60:	693b      	ldr	r3, [r7, #16]
 8003a62:	3316      	adds	r3, #22
 8003a64:	781b      	ldrb	r3, [r3, #0]
 8003a66:	461a      	mov	r2, r3
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	3317      	adds	r3, #23
 8003a6c:	781b      	ldrb	r3, [r3, #0]
 8003a6e:	021b      	lsls	r3, r3, #8
 8003a70:	b29b      	uxth	r3, r3
 8003a72:	4413      	add	r3, r2
 8003a74:	b299      	uxth	r1, r3
 8003a76:	7d7b      	ldrb	r3, [r7, #21]
 8003a78:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003a7c:	fb02 f303 	mul.w	r3, r2, r3
 8003a80:	68ba      	ldr	r2, [r7, #8]
 8003a82:	4413      	add	r3, r2
 8003a84:	b20a      	sxth	r2, r1
 8003a86:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
      ic[curr_ic].scell.sc_codes[12] = (data[24] + (data[25] << 8));
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	3318      	adds	r3, #24
 8003a8e:	781b      	ldrb	r3, [r3, #0]
 8003a90:	461a      	mov	r2, r3
 8003a92:	693b      	ldr	r3, [r7, #16]
 8003a94:	3319      	adds	r3, #25
 8003a96:	781b      	ldrb	r3, [r3, #0]
 8003a98:	021b      	lsls	r3, r3, #8
 8003a9a:	b29b      	uxth	r3, r3
 8003a9c:	4413      	add	r3, r2
 8003a9e:	b299      	uxth	r1, r3
 8003aa0:	7d7b      	ldrb	r3, [r7, #21]
 8003aa2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003aa6:	fb02 f303 	mul.w	r3, r2, r3
 8003aaa:	68ba      	ldr	r2, [r7, #8]
 8003aac:	4413      	add	r3, r2
 8003aae:	b20a      	sxth	r2, r1
 8003ab0:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78
      ic[curr_ic].scell.sc_codes[13] = (data[26] + (data[27] << 8));
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	331a      	adds	r3, #26
 8003ab8:	781b      	ldrb	r3, [r3, #0]
 8003aba:	461a      	mov	r2, r3
 8003abc:	693b      	ldr	r3, [r7, #16]
 8003abe:	331b      	adds	r3, #27
 8003ac0:	781b      	ldrb	r3, [r3, #0]
 8003ac2:	021b      	lsls	r3, r3, #8
 8003ac4:	b29b      	uxth	r3, r3
 8003ac6:	4413      	add	r3, r2
 8003ac8:	b299      	uxth	r1, r3
 8003aca:	7d7b      	ldrb	r3, [r7, #21]
 8003acc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003ad0:	fb02 f303 	mul.w	r3, r2, r3
 8003ad4:	68ba      	ldr	r2, [r7, #8]
 8003ad6:	4413      	add	r3, r2
 8003ad8:	b20a      	sxth	r2, r1
 8003ada:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
      ic[curr_ic].scell.sc_codes[14] = (data[28] + (data[29] << 8));
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	331c      	adds	r3, #28
 8003ae2:	781b      	ldrb	r3, [r3, #0]
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	331d      	adds	r3, #29
 8003aea:	781b      	ldrb	r3, [r3, #0]
 8003aec:	021b      	lsls	r3, r3, #8
 8003aee:	b29b      	uxth	r3, r3
 8003af0:	4413      	add	r3, r2
 8003af2:	b299      	uxth	r1, r3
 8003af4:	7d7b      	ldrb	r3, [r7, #21]
 8003af6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003afa:	fb02 f303 	mul.w	r3, r2, r3
 8003afe:	68ba      	ldr	r2, [r7, #8]
 8003b00:	4413      	add	r3, r2
 8003b02:	b20a      	sxth	r2, r1
 8003b04:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
      ic[curr_ic].scell.sc_codes[15] = (data[30] + (data[31] << 8));
 8003b08:	693b      	ldr	r3, [r7, #16]
 8003b0a:	331e      	adds	r3, #30
 8003b0c:	781b      	ldrb	r3, [r3, #0]
 8003b0e:	461a      	mov	r2, r3
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	331f      	adds	r3, #31
 8003b14:	781b      	ldrb	r3, [r3, #0]
 8003b16:	021b      	lsls	r3, r3, #8
 8003b18:	b29b      	uxth	r3, r3
 8003b1a:	4413      	add	r3, r2
 8003b1c:	b299      	uxth	r1, r3
 8003b1e:	7d7b      	ldrb	r3, [r7, #21]
 8003b20:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003b24:	fb02 f303 	mul.w	r3, r2, r3
 8003b28:	68ba      	ldr	r2, [r7, #8]
 8003b2a:	4413      	add	r3, r2
 8003b2c:	b20a      	sxth	r2, r1
 8003b2e:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
      break;
 8003b32:	e000      	b.n	8003b36 <adBms6830ParseSCell+0x5da>

    default:
      break;
 8003b34:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8003b36:	7d7b      	ldrb	r3, [r7, #21]
 8003b38:	3301      	adds	r3, #1
 8003b3a:	757b      	strb	r3, [r7, #21]
 8003b3c:	7d7a      	ldrb	r2, [r7, #21]
 8003b3e:	7bfb      	ldrb	r3, [r7, #15]
 8003b40:	429a      	cmp	r2, r3
 8003b42:	f4ff ad31 	bcc.w	80035a8 <adBms6830ParseSCell+0x4c>
    }
  }
  free(data);
 8003b46:	6938      	ldr	r0, [r7, #16]
 8003b48:	f00e fafe 	bl	8012148 <free>
}
 8003b4c:	bf00      	nop
 8003b4e:	3718      	adds	r7, #24
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}

08003b54 <adBms6830ParseFCell>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseFCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *fcv_data)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b086      	sub	sp, #24
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	60b9      	str	r1, [r7, #8]
 8003b5c:	607b      	str	r3, [r7, #4]
 8003b5e:	4603      	mov	r3, r0
 8003b60:	73fb      	strb	r3, [r7, #15]
 8003b62:	4613      	mov	r3, r2
 8003b64:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8003b66:	2300      	movs	r3, #0
 8003b68:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDFCALL_SIZE;}
 8003b6a:	7bbb      	ldrb	r3, [r7, #14]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d102      	bne.n	8003b76 <adBms6830ParseFCell+0x22>
 8003b70:	2322      	movs	r3, #34	@ 0x22
 8003b72:	75fb      	strb	r3, [r7, #23]
 8003b74:	e001      	b.n	8003b7a <adBms6830ParseFCell+0x26>
  else {data_size = RX_DATA;}
 8003b76:	2308      	movs	r3, #8
 8003b78:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8003b7a:	7dfb      	ldrb	r3, [r7, #23]
 8003b7c:	2101      	movs	r1, #1
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f00d ffe2 	bl	8011b48 <calloc>
 8003b84:	4603      	mov	r3, r0
 8003b86:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d105      	bne.n	8003b9a <adBms6830ParseFCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse fcell memory \n");
    #else
    printf(" Failed to allocate parse fcell memory \n");
 8003b8e:	4894      	ldr	r0, [pc, #592]	@ (8003de0 <adBms6830ParseFCell+0x28c>)
 8003b90:	f00f fefa 	bl	8013988 <puts>
    #endif
    exit(0);
 8003b94:	2000      	movs	r0, #0
 8003b96:	f00d fff3 	bl	8011b80 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	757b      	strb	r3, [r7, #21]
 8003b9e:	e2c9      	b.n	8004134 <adBms6830ParseFCell+0x5e0>
  {
    memcpy(&data[0], &fcv_data[address], data_size); /* dst , src , size */
 8003ba0:	7dbb      	ldrb	r3, [r7, #22]
 8003ba2:	687a      	ldr	r2, [r7, #4]
 8003ba4:	4413      	add	r3, r2
 8003ba6:	7dfa      	ldrb	r2, [r7, #23]
 8003ba8:	4619      	mov	r1, r3
 8003baa:	6938      	ldr	r0, [r7, #16]
 8003bac:	f00f ff50 	bl	8013a50 <memcpy>
    address = ((curr_ic+1) * (data_size));
 8003bb0:	7d7b      	ldrb	r3, [r7, #21]
 8003bb2:	3301      	adds	r3, #1
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	7dfa      	ldrb	r2, [r7, #23]
 8003bb8:	fb12 f303 	smulbb	r3, r2, r3
 8003bbc:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8003bbe:	7bbb      	ldrb	r3, [r7, #14]
 8003bc0:	2b06      	cmp	r3, #6
 8003bc2:	f200 82b3 	bhi.w	800412c <adBms6830ParseFCell+0x5d8>
 8003bc6:	a201      	add	r2, pc, #4	@ (adr r2, 8003bcc <adBms6830ParseFCell+0x78>)
 8003bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bcc:	08003e8d 	.word	0x08003e8d
 8003bd0:	08003be9 	.word	0x08003be9
 8003bd4:	08003c67 	.word	0x08003c67
 8003bd8:	08003ce5 	.word	0x08003ce5
 8003bdc:	08003d63 	.word	0x08003d63
 8003be0:	08003de5 	.word	0x08003de5
 8003be4:	08003e63 	.word	0x08003e63
    {
    case A: /* Cell Register group A */
      ic[curr_ic].fcell.fc_codes[0] = (data[0] + (data[1] << 8));
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	781b      	ldrb	r3, [r3, #0]
 8003bec:	461a      	mov	r2, r3
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	3301      	adds	r3, #1
 8003bf2:	781b      	ldrb	r3, [r3, #0]
 8003bf4:	021b      	lsls	r3, r3, #8
 8003bf6:	b29b      	uxth	r3, r3
 8003bf8:	4413      	add	r3, r2
 8003bfa:	b299      	uxth	r1, r3
 8003bfc:	7d7b      	ldrb	r3, [r7, #21]
 8003bfe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003c02:	fb02 f303 	mul.w	r3, r2, r3
 8003c06:	68ba      	ldr	r2, [r7, #8]
 8003c08:	4413      	add	r3, r2
 8003c0a:	b20a      	sxth	r2, r1
 8003c0c:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
      ic[curr_ic].fcell.fc_codes[1] = (data[2] + (data[3] << 8));
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	3302      	adds	r3, #2
 8003c14:	781b      	ldrb	r3, [r3, #0]
 8003c16:	461a      	mov	r2, r3
 8003c18:	693b      	ldr	r3, [r7, #16]
 8003c1a:	3303      	adds	r3, #3
 8003c1c:	781b      	ldrb	r3, [r3, #0]
 8003c1e:	021b      	lsls	r3, r3, #8
 8003c20:	b29b      	uxth	r3, r3
 8003c22:	4413      	add	r3, r2
 8003c24:	b299      	uxth	r1, r3
 8003c26:	7d7b      	ldrb	r3, [r7, #21]
 8003c28:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003c2c:	fb02 f303 	mul.w	r3, r2, r3
 8003c30:	68ba      	ldr	r2, [r7, #8]
 8003c32:	4413      	add	r3, r2
 8003c34:	b20a      	sxth	r2, r1
 8003c36:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
      ic[curr_ic].fcell.fc_codes[2] = (data[4] + (data[5] << 8));
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	3304      	adds	r3, #4
 8003c3e:	781b      	ldrb	r3, [r3, #0]
 8003c40:	461a      	mov	r2, r3
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	3305      	adds	r3, #5
 8003c46:	781b      	ldrb	r3, [r3, #0]
 8003c48:	021b      	lsls	r3, r3, #8
 8003c4a:	b29b      	uxth	r3, r3
 8003c4c:	4413      	add	r3, r2
 8003c4e:	b299      	uxth	r1, r3
 8003c50:	7d7b      	ldrb	r3, [r7, #21]
 8003c52:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003c56:	fb02 f303 	mul.w	r3, r2, r3
 8003c5a:	68ba      	ldr	r2, [r7, #8]
 8003c5c:	4413      	add	r3, r2
 8003c5e:	b20a      	sxth	r2, r1
 8003c60:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
      break;
 8003c64:	e263      	b.n	800412e <adBms6830ParseFCell+0x5da>

    case B: /* Cell Register group B */
      ic[curr_ic].fcell.fc_codes[3] = (data[0] + (data[1] << 8));
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	781b      	ldrb	r3, [r3, #0]
 8003c6a:	461a      	mov	r2, r3
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	3301      	adds	r3, #1
 8003c70:	781b      	ldrb	r3, [r3, #0]
 8003c72:	021b      	lsls	r3, r3, #8
 8003c74:	b29b      	uxth	r3, r3
 8003c76:	4413      	add	r3, r2
 8003c78:	b299      	uxth	r1, r3
 8003c7a:	7d7b      	ldrb	r3, [r7, #21]
 8003c7c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003c80:	fb02 f303 	mul.w	r3, r2, r3
 8003c84:	68ba      	ldr	r2, [r7, #8]
 8003c86:	4413      	add	r3, r2
 8003c88:	b20a      	sxth	r2, r1
 8003c8a:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
      ic[curr_ic].fcell.fc_codes[4] = (data[2] + (data[3] << 8));
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	3302      	adds	r3, #2
 8003c92:	781b      	ldrb	r3, [r3, #0]
 8003c94:	461a      	mov	r2, r3
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	3303      	adds	r3, #3
 8003c9a:	781b      	ldrb	r3, [r3, #0]
 8003c9c:	021b      	lsls	r3, r3, #8
 8003c9e:	b29b      	uxth	r3, r3
 8003ca0:	4413      	add	r3, r2
 8003ca2:	b299      	uxth	r1, r3
 8003ca4:	7d7b      	ldrb	r3, [r7, #21]
 8003ca6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003caa:	fb02 f303 	mul.w	r3, r2, r3
 8003cae:	68ba      	ldr	r2, [r7, #8]
 8003cb0:	4413      	add	r3, r2
 8003cb2:	b20a      	sxth	r2, r1
 8003cb4:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
      ic[curr_ic].fcell.fc_codes[5] = (data[4] + (data[5] << 8));
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	3304      	adds	r3, #4
 8003cbc:	781b      	ldrb	r3, [r3, #0]
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	3305      	adds	r3, #5
 8003cc4:	781b      	ldrb	r3, [r3, #0]
 8003cc6:	021b      	lsls	r3, r3, #8
 8003cc8:	b29b      	uxth	r3, r3
 8003cca:	4413      	add	r3, r2
 8003ccc:	b299      	uxth	r1, r3
 8003cce:	7d7b      	ldrb	r3, [r7, #21]
 8003cd0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003cd4:	fb02 f303 	mul.w	r3, r2, r3
 8003cd8:	68ba      	ldr	r2, [r7, #8]
 8003cda:	4413      	add	r3, r2
 8003cdc:	b20a      	sxth	r2, r1
 8003cde:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
      break;
 8003ce2:	e224      	b.n	800412e <adBms6830ParseFCell+0x5da>

    case C: /* Cell Register group C */
      ic[curr_ic].fcell.fc_codes[6] = (data[0] + (data[1] << 8));
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	781b      	ldrb	r3, [r3, #0]
 8003ce8:	461a      	mov	r2, r3
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	3301      	adds	r3, #1
 8003cee:	781b      	ldrb	r3, [r3, #0]
 8003cf0:	021b      	lsls	r3, r3, #8
 8003cf2:	b29b      	uxth	r3, r3
 8003cf4:	4413      	add	r3, r2
 8003cf6:	b299      	uxth	r1, r3
 8003cf8:	7d7b      	ldrb	r3, [r7, #21]
 8003cfa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003cfe:	fb02 f303 	mul.w	r3, r2, r3
 8003d02:	68ba      	ldr	r2, [r7, #8]
 8003d04:	4413      	add	r3, r2
 8003d06:	b20a      	sxth	r2, r1
 8003d08:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
      ic[curr_ic].fcell.fc_codes[7] = (data[2] + (data[3] << 8));
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	3302      	adds	r3, #2
 8003d10:	781b      	ldrb	r3, [r3, #0]
 8003d12:	461a      	mov	r2, r3
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	3303      	adds	r3, #3
 8003d18:	781b      	ldrb	r3, [r3, #0]
 8003d1a:	021b      	lsls	r3, r3, #8
 8003d1c:	b29b      	uxth	r3, r3
 8003d1e:	4413      	add	r3, r2
 8003d20:	b299      	uxth	r1, r3
 8003d22:	7d7b      	ldrb	r3, [r7, #21]
 8003d24:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003d28:	fb02 f303 	mul.w	r3, r2, r3
 8003d2c:	68ba      	ldr	r2, [r7, #8]
 8003d2e:	4413      	add	r3, r2
 8003d30:	b20a      	sxth	r2, r1
 8003d32:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
      ic[curr_ic].fcell.fc_codes[8] = (data[4] + (data[5] << 8));
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	3304      	adds	r3, #4
 8003d3a:	781b      	ldrb	r3, [r3, #0]
 8003d3c:	461a      	mov	r2, r3
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	3305      	adds	r3, #5
 8003d42:	781b      	ldrb	r3, [r3, #0]
 8003d44:	021b      	lsls	r3, r3, #8
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	4413      	add	r3, r2
 8003d4a:	b299      	uxth	r1, r3
 8003d4c:	7d7b      	ldrb	r3, [r7, #21]
 8003d4e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003d52:	fb02 f303 	mul.w	r3, r2, r3
 8003d56:	68ba      	ldr	r2, [r7, #8]
 8003d58:	4413      	add	r3, r2
 8003d5a:	b20a      	sxth	r2, r1
 8003d5c:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
      break;
 8003d60:	e1e5      	b.n	800412e <adBms6830ParseFCell+0x5da>

    case D: /* Cell Register group D */
      ic[curr_ic].fcell.fc_codes[9] =  (data[0] + (data[1] << 8));
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	781b      	ldrb	r3, [r3, #0]
 8003d66:	461a      	mov	r2, r3
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	3301      	adds	r3, #1
 8003d6c:	781b      	ldrb	r3, [r3, #0]
 8003d6e:	021b      	lsls	r3, r3, #8
 8003d70:	b29b      	uxth	r3, r3
 8003d72:	4413      	add	r3, r2
 8003d74:	b299      	uxth	r1, r3
 8003d76:	7d7b      	ldrb	r3, [r7, #21]
 8003d78:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003d7c:	fb02 f303 	mul.w	r3, r2, r3
 8003d80:	68ba      	ldr	r2, [r7, #8]
 8003d82:	4413      	add	r3, r2
 8003d84:	b20a      	sxth	r2, r1
 8003d86:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
      ic[curr_ic].fcell.fc_codes[10] = (data[2] + (data[3] << 8));
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	3302      	adds	r3, #2
 8003d8e:	781b      	ldrb	r3, [r3, #0]
 8003d90:	461a      	mov	r2, r3
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	3303      	adds	r3, #3
 8003d96:	781b      	ldrb	r3, [r3, #0]
 8003d98:	021b      	lsls	r3, r3, #8
 8003d9a:	b29b      	uxth	r3, r3
 8003d9c:	4413      	add	r3, r2
 8003d9e:	b299      	uxth	r1, r3
 8003da0:	7d7b      	ldrb	r3, [r7, #21]
 8003da2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003da6:	fb02 f303 	mul.w	r3, r2, r3
 8003daa:	68ba      	ldr	r2, [r7, #8]
 8003dac:	4413      	add	r3, r2
 8003dae:	b20a      	sxth	r2, r1
 8003db0:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
      ic[curr_ic].fcell.fc_codes[11] = (data[4] + (data[5] << 8));
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	3304      	adds	r3, #4
 8003db8:	781b      	ldrb	r3, [r3, #0]
 8003dba:	461a      	mov	r2, r3
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	3305      	adds	r3, #5
 8003dc0:	781b      	ldrb	r3, [r3, #0]
 8003dc2:	021b      	lsls	r3, r3, #8
 8003dc4:	b29b      	uxth	r3, r3
 8003dc6:	4413      	add	r3, r2
 8003dc8:	b299      	uxth	r1, r3
 8003dca:	7d7b      	ldrb	r3, [r7, #21]
 8003dcc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003dd0:	fb02 f303 	mul.w	r3, r2, r3
 8003dd4:	68ba      	ldr	r2, [r7, #8]
 8003dd6:	4413      	add	r3, r2
 8003dd8:	b20a      	sxth	r2, r1
 8003dda:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
      break;
 8003dde:	e1a6      	b.n	800412e <adBms6830ParseFCell+0x5da>
 8003de0:	08016494 	.word	0x08016494

    case E: /* Cell Register group E */
      ic[curr_ic].fcell.fc_codes[12] = (data[0] + (data[1] << 8));
 8003de4:	693b      	ldr	r3, [r7, #16]
 8003de6:	781b      	ldrb	r3, [r3, #0]
 8003de8:	461a      	mov	r2, r3
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	3301      	adds	r3, #1
 8003dee:	781b      	ldrb	r3, [r3, #0]
 8003df0:	021b      	lsls	r3, r3, #8
 8003df2:	b29b      	uxth	r3, r3
 8003df4:	4413      	add	r3, r2
 8003df6:	b299      	uxth	r1, r3
 8003df8:	7d7b      	ldrb	r3, [r7, #21]
 8003dfa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003dfe:	fb02 f303 	mul.w	r3, r2, r3
 8003e02:	68ba      	ldr	r2, [r7, #8]
 8003e04:	4413      	add	r3, r2
 8003e06:	b20a      	sxth	r2, r1
 8003e08:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
      ic[curr_ic].fcell.fc_codes[13] = (data[2] + (data[3] << 8));
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	3302      	adds	r3, #2
 8003e10:	781b      	ldrb	r3, [r3, #0]
 8003e12:	461a      	mov	r2, r3
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	3303      	adds	r3, #3
 8003e18:	781b      	ldrb	r3, [r3, #0]
 8003e1a:	021b      	lsls	r3, r3, #8
 8003e1c:	b29b      	uxth	r3, r3
 8003e1e:	4413      	add	r3, r2
 8003e20:	b299      	uxth	r1, r3
 8003e22:	7d7b      	ldrb	r3, [r7, #21]
 8003e24:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003e28:	fb02 f303 	mul.w	r3, r2, r3
 8003e2c:	68ba      	ldr	r2, [r7, #8]
 8003e2e:	4413      	add	r3, r2
 8003e30:	b20a      	sxth	r2, r1
 8003e32:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
      ic[curr_ic].fcell.fc_codes[14] = (data[4] + (data[5] << 8));
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	3304      	adds	r3, #4
 8003e3a:	781b      	ldrb	r3, [r3, #0]
 8003e3c:	461a      	mov	r2, r3
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	3305      	adds	r3, #5
 8003e42:	781b      	ldrb	r3, [r3, #0]
 8003e44:	021b      	lsls	r3, r3, #8
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	4413      	add	r3, r2
 8003e4a:	b299      	uxth	r1, r3
 8003e4c:	7d7b      	ldrb	r3, [r7, #21]
 8003e4e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003e52:	fb02 f303 	mul.w	r3, r2, r3
 8003e56:	68ba      	ldr	r2, [r7, #8]
 8003e58:	4413      	add	r3, r2
 8003e5a:	b20a      	sxth	r2, r1
 8003e5c:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
      break;
 8003e60:	e165      	b.n	800412e <adBms6830ParseFCell+0x5da>

    case F: /* Cell Register group F */
      ic[curr_ic].fcell.fc_codes[15] = (data[0] + (data[1] << 8));
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	781b      	ldrb	r3, [r3, #0]
 8003e66:	461a      	mov	r2, r3
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	3301      	adds	r3, #1
 8003e6c:	781b      	ldrb	r3, [r3, #0]
 8003e6e:	021b      	lsls	r3, r3, #8
 8003e70:	b29b      	uxth	r3, r3
 8003e72:	4413      	add	r3, r2
 8003e74:	b299      	uxth	r1, r3
 8003e76:	7d7b      	ldrb	r3, [r7, #21]
 8003e78:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003e7c:	fb02 f303 	mul.w	r3, r2, r3
 8003e80:	68ba      	ldr	r2, [r7, #8]
 8003e82:	4413      	add	r3, r2
 8003e84:	b20a      	sxth	r2, r1
 8003e86:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
      break;
 8003e8a:	e150      	b.n	800412e <adBms6830ParseFCell+0x5da>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].fcell.fc_codes[0] = (data[0] + (data[1] << 8));
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	781b      	ldrb	r3, [r3, #0]
 8003e90:	461a      	mov	r2, r3
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	3301      	adds	r3, #1
 8003e96:	781b      	ldrb	r3, [r3, #0]
 8003e98:	021b      	lsls	r3, r3, #8
 8003e9a:	b29b      	uxth	r3, r3
 8003e9c:	4413      	add	r3, r2
 8003e9e:	b299      	uxth	r1, r3
 8003ea0:	7d7b      	ldrb	r3, [r7, #21]
 8003ea2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003ea6:	fb02 f303 	mul.w	r3, r2, r3
 8003eaa:	68ba      	ldr	r2, [r7, #8]
 8003eac:	4413      	add	r3, r2
 8003eae:	b20a      	sxth	r2, r1
 8003eb0:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
      ic[curr_ic].fcell.fc_codes[1] = (data[2] + (data[3] << 8));
 8003eb4:	693b      	ldr	r3, [r7, #16]
 8003eb6:	3302      	adds	r3, #2
 8003eb8:	781b      	ldrb	r3, [r3, #0]
 8003eba:	461a      	mov	r2, r3
 8003ebc:	693b      	ldr	r3, [r7, #16]
 8003ebe:	3303      	adds	r3, #3
 8003ec0:	781b      	ldrb	r3, [r3, #0]
 8003ec2:	021b      	lsls	r3, r3, #8
 8003ec4:	b29b      	uxth	r3, r3
 8003ec6:	4413      	add	r3, r2
 8003ec8:	b299      	uxth	r1, r3
 8003eca:	7d7b      	ldrb	r3, [r7, #21]
 8003ecc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003ed0:	fb02 f303 	mul.w	r3, r2, r3
 8003ed4:	68ba      	ldr	r2, [r7, #8]
 8003ed6:	4413      	add	r3, r2
 8003ed8:	b20a      	sxth	r2, r1
 8003eda:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
      ic[curr_ic].fcell.fc_codes[2] = (data[4] + (data[5] << 8));
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	3304      	adds	r3, #4
 8003ee2:	781b      	ldrb	r3, [r3, #0]
 8003ee4:	461a      	mov	r2, r3
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	3305      	adds	r3, #5
 8003eea:	781b      	ldrb	r3, [r3, #0]
 8003eec:	021b      	lsls	r3, r3, #8
 8003eee:	b29b      	uxth	r3, r3
 8003ef0:	4413      	add	r3, r2
 8003ef2:	b299      	uxth	r1, r3
 8003ef4:	7d7b      	ldrb	r3, [r7, #21]
 8003ef6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003efa:	fb02 f303 	mul.w	r3, r2, r3
 8003efe:	68ba      	ldr	r2, [r7, #8]
 8003f00:	4413      	add	r3, r2
 8003f02:	b20a      	sxth	r2, r1
 8003f04:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
      ic[curr_ic].fcell.fc_codes[3] = (data[6] + (data[7] << 8));
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	3306      	adds	r3, #6
 8003f0c:	781b      	ldrb	r3, [r3, #0]
 8003f0e:	461a      	mov	r2, r3
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	3307      	adds	r3, #7
 8003f14:	781b      	ldrb	r3, [r3, #0]
 8003f16:	021b      	lsls	r3, r3, #8
 8003f18:	b29b      	uxth	r3, r3
 8003f1a:	4413      	add	r3, r2
 8003f1c:	b299      	uxth	r1, r3
 8003f1e:	7d7b      	ldrb	r3, [r7, #21]
 8003f20:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003f24:	fb02 f303 	mul.w	r3, r2, r3
 8003f28:	68ba      	ldr	r2, [r7, #8]
 8003f2a:	4413      	add	r3, r2
 8003f2c:	b20a      	sxth	r2, r1
 8003f2e:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
      ic[curr_ic].fcell.fc_codes[4] = (data[8] + (data[9] << 8));
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	3308      	adds	r3, #8
 8003f36:	781b      	ldrb	r3, [r3, #0]
 8003f38:	461a      	mov	r2, r3
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	3309      	adds	r3, #9
 8003f3e:	781b      	ldrb	r3, [r3, #0]
 8003f40:	021b      	lsls	r3, r3, #8
 8003f42:	b29b      	uxth	r3, r3
 8003f44:	4413      	add	r3, r2
 8003f46:	b299      	uxth	r1, r3
 8003f48:	7d7b      	ldrb	r3, [r7, #21]
 8003f4a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003f4e:	fb02 f303 	mul.w	r3, r2, r3
 8003f52:	68ba      	ldr	r2, [r7, #8]
 8003f54:	4413      	add	r3, r2
 8003f56:	b20a      	sxth	r2, r1
 8003f58:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
      ic[curr_ic].fcell.fc_codes[5] = (data[10] + (data[11] << 8));
 8003f5c:	693b      	ldr	r3, [r7, #16]
 8003f5e:	330a      	adds	r3, #10
 8003f60:	781b      	ldrb	r3, [r3, #0]
 8003f62:	461a      	mov	r2, r3
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	330b      	adds	r3, #11
 8003f68:	781b      	ldrb	r3, [r3, #0]
 8003f6a:	021b      	lsls	r3, r3, #8
 8003f6c:	b29b      	uxth	r3, r3
 8003f6e:	4413      	add	r3, r2
 8003f70:	b299      	uxth	r1, r3
 8003f72:	7d7b      	ldrb	r3, [r7, #21]
 8003f74:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003f78:	fb02 f303 	mul.w	r3, r2, r3
 8003f7c:	68ba      	ldr	r2, [r7, #8]
 8003f7e:	4413      	add	r3, r2
 8003f80:	b20a      	sxth	r2, r1
 8003f82:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
      ic[curr_ic].fcell.fc_codes[6] = (data[12] + (data[13] << 8));
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	330c      	adds	r3, #12
 8003f8a:	781b      	ldrb	r3, [r3, #0]
 8003f8c:	461a      	mov	r2, r3
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	330d      	adds	r3, #13
 8003f92:	781b      	ldrb	r3, [r3, #0]
 8003f94:	021b      	lsls	r3, r3, #8
 8003f96:	b29b      	uxth	r3, r3
 8003f98:	4413      	add	r3, r2
 8003f9a:	b299      	uxth	r1, r3
 8003f9c:	7d7b      	ldrb	r3, [r7, #21]
 8003f9e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003fa2:	fb02 f303 	mul.w	r3, r2, r3
 8003fa6:	68ba      	ldr	r2, [r7, #8]
 8003fa8:	4413      	add	r3, r2
 8003faa:	b20a      	sxth	r2, r1
 8003fac:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
      ic[curr_ic].fcell.fc_codes[7] = (data[14] + (data[15] << 8));
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	330e      	adds	r3, #14
 8003fb4:	781b      	ldrb	r3, [r3, #0]
 8003fb6:	461a      	mov	r2, r3
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	330f      	adds	r3, #15
 8003fbc:	781b      	ldrb	r3, [r3, #0]
 8003fbe:	021b      	lsls	r3, r3, #8
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	4413      	add	r3, r2
 8003fc4:	b299      	uxth	r1, r3
 8003fc6:	7d7b      	ldrb	r3, [r7, #21]
 8003fc8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003fcc:	fb02 f303 	mul.w	r3, r2, r3
 8003fd0:	68ba      	ldr	r2, [r7, #8]
 8003fd2:	4413      	add	r3, r2
 8003fd4:	b20a      	sxth	r2, r1
 8003fd6:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
      ic[curr_ic].fcell.fc_codes[8] = (data[16] + (data[17] << 8));
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	3310      	adds	r3, #16
 8003fde:	781b      	ldrb	r3, [r3, #0]
 8003fe0:	461a      	mov	r2, r3
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	3311      	adds	r3, #17
 8003fe6:	781b      	ldrb	r3, [r3, #0]
 8003fe8:	021b      	lsls	r3, r3, #8
 8003fea:	b29b      	uxth	r3, r3
 8003fec:	4413      	add	r3, r2
 8003fee:	b299      	uxth	r1, r3
 8003ff0:	7d7b      	ldrb	r3, [r7, #21]
 8003ff2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003ff6:	fb02 f303 	mul.w	r3, r2, r3
 8003ffa:	68ba      	ldr	r2, [r7, #8]
 8003ffc:	4413      	add	r3, r2
 8003ffe:	b20a      	sxth	r2, r1
 8004000:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
      ic[curr_ic].fcell.fc_codes[9] =  (data[18] + (data[19] << 8));
 8004004:	693b      	ldr	r3, [r7, #16]
 8004006:	3312      	adds	r3, #18
 8004008:	781b      	ldrb	r3, [r3, #0]
 800400a:	461a      	mov	r2, r3
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	3313      	adds	r3, #19
 8004010:	781b      	ldrb	r3, [r3, #0]
 8004012:	021b      	lsls	r3, r3, #8
 8004014:	b29b      	uxth	r3, r3
 8004016:	4413      	add	r3, r2
 8004018:	b299      	uxth	r1, r3
 800401a:	7d7b      	ldrb	r3, [r7, #21]
 800401c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004020:	fb02 f303 	mul.w	r3, r2, r3
 8004024:	68ba      	ldr	r2, [r7, #8]
 8004026:	4413      	add	r3, r2
 8004028:	b20a      	sxth	r2, r1
 800402a:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
      ic[curr_ic].fcell.fc_codes[10] = (data[20] + (data[21] << 8));
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	3314      	adds	r3, #20
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	461a      	mov	r2, r3
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	3315      	adds	r3, #21
 800403a:	781b      	ldrb	r3, [r3, #0]
 800403c:	021b      	lsls	r3, r3, #8
 800403e:	b29b      	uxth	r3, r3
 8004040:	4413      	add	r3, r2
 8004042:	b299      	uxth	r1, r3
 8004044:	7d7b      	ldrb	r3, [r7, #21]
 8004046:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800404a:	fb02 f303 	mul.w	r3, r2, r3
 800404e:	68ba      	ldr	r2, [r7, #8]
 8004050:	4413      	add	r3, r2
 8004052:	b20a      	sxth	r2, r1
 8004054:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
      ic[curr_ic].fcell.fc_codes[11] = (data[22] + (data[23] << 8));
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	3316      	adds	r3, #22
 800405c:	781b      	ldrb	r3, [r3, #0]
 800405e:	461a      	mov	r2, r3
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	3317      	adds	r3, #23
 8004064:	781b      	ldrb	r3, [r3, #0]
 8004066:	021b      	lsls	r3, r3, #8
 8004068:	b29b      	uxth	r3, r3
 800406a:	4413      	add	r3, r2
 800406c:	b299      	uxth	r1, r3
 800406e:	7d7b      	ldrb	r3, [r7, #21]
 8004070:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004074:	fb02 f303 	mul.w	r3, r2, r3
 8004078:	68ba      	ldr	r2, [r7, #8]
 800407a:	4413      	add	r3, r2
 800407c:	b20a      	sxth	r2, r1
 800407e:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
      ic[curr_ic].fcell.fc_codes[12] = (data[24] + (data[25] << 8));
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	3318      	adds	r3, #24
 8004086:	781b      	ldrb	r3, [r3, #0]
 8004088:	461a      	mov	r2, r3
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	3319      	adds	r3, #25
 800408e:	781b      	ldrb	r3, [r3, #0]
 8004090:	021b      	lsls	r3, r3, #8
 8004092:	b29b      	uxth	r3, r3
 8004094:	4413      	add	r3, r2
 8004096:	b299      	uxth	r1, r3
 8004098:	7d7b      	ldrb	r3, [r7, #21]
 800409a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800409e:	fb02 f303 	mul.w	r3, r2, r3
 80040a2:	68ba      	ldr	r2, [r7, #8]
 80040a4:	4413      	add	r3, r2
 80040a6:	b20a      	sxth	r2, r1
 80040a8:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
      ic[curr_ic].fcell.fc_codes[13] = (data[26] + (data[27] << 8));
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	331a      	adds	r3, #26
 80040b0:	781b      	ldrb	r3, [r3, #0]
 80040b2:	461a      	mov	r2, r3
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	331b      	adds	r3, #27
 80040b8:	781b      	ldrb	r3, [r3, #0]
 80040ba:	021b      	lsls	r3, r3, #8
 80040bc:	b29b      	uxth	r3, r3
 80040be:	4413      	add	r3, r2
 80040c0:	b299      	uxth	r1, r3
 80040c2:	7d7b      	ldrb	r3, [r7, #21]
 80040c4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80040c8:	fb02 f303 	mul.w	r3, r2, r3
 80040cc:	68ba      	ldr	r2, [r7, #8]
 80040ce:	4413      	add	r3, r2
 80040d0:	b20a      	sxth	r2, r1
 80040d2:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
      ic[curr_ic].fcell.fc_codes[14] = (data[28] + (data[29] << 8));
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	331c      	adds	r3, #28
 80040da:	781b      	ldrb	r3, [r3, #0]
 80040dc:	461a      	mov	r2, r3
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	331d      	adds	r3, #29
 80040e2:	781b      	ldrb	r3, [r3, #0]
 80040e4:	021b      	lsls	r3, r3, #8
 80040e6:	b29b      	uxth	r3, r3
 80040e8:	4413      	add	r3, r2
 80040ea:	b299      	uxth	r1, r3
 80040ec:	7d7b      	ldrb	r3, [r7, #21]
 80040ee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80040f2:	fb02 f303 	mul.w	r3, r2, r3
 80040f6:	68ba      	ldr	r2, [r7, #8]
 80040f8:	4413      	add	r3, r2
 80040fa:	b20a      	sxth	r2, r1
 80040fc:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
      ic[curr_ic].fcell.fc_codes[15] = (data[30] + (data[31] << 8));
 8004100:	693b      	ldr	r3, [r7, #16]
 8004102:	331e      	adds	r3, #30
 8004104:	781b      	ldrb	r3, [r3, #0]
 8004106:	461a      	mov	r2, r3
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	331f      	adds	r3, #31
 800410c:	781b      	ldrb	r3, [r3, #0]
 800410e:	021b      	lsls	r3, r3, #8
 8004110:	b29b      	uxth	r3, r3
 8004112:	4413      	add	r3, r2
 8004114:	b299      	uxth	r1, r3
 8004116:	7d7b      	ldrb	r3, [r7, #21]
 8004118:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800411c:	fb02 f303 	mul.w	r3, r2, r3
 8004120:	68ba      	ldr	r2, [r7, #8]
 8004122:	4413      	add	r3, r2
 8004124:	b20a      	sxth	r2, r1
 8004126:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
      break;
 800412a:	e000      	b.n	800412e <adBms6830ParseFCell+0x5da>

    default:
      break;
 800412c:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800412e:	7d7b      	ldrb	r3, [r7, #21]
 8004130:	3301      	adds	r3, #1
 8004132:	757b      	strb	r3, [r7, #21]
 8004134:	7d7a      	ldrb	r2, [r7, #21]
 8004136:	7bfb      	ldrb	r3, [r7, #15]
 8004138:	429a      	cmp	r2, r3
 800413a:	f4ff ad31 	bcc.w	8003ba0 <adBms6830ParseFCell+0x4c>
    }
  }
  free(data);
 800413e:	6938      	ldr	r0, [r7, #16]
 8004140:	f00e f802 	bl	8012148 <free>
}
 8004144:	bf00      	nop
 8004146:	3718      	adds	r7, #24
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}

0800414c <adBms6830ParseAux>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseAux(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *aux_data)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b086      	sub	sp, #24
 8004150:	af00      	add	r7, sp, #0
 8004152:	60b9      	str	r1, [r7, #8]
 8004154:	607b      	str	r3, [r7, #4]
 8004156:	4603      	mov	r3, r0
 8004158:	73fb      	strb	r3, [r7, #15]
 800415a:	4613      	mov	r3, r2
 800415c:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 800415e:	2300      	movs	r3, #0
 8004160:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = (RDASALL_SIZE-44);}  /* RDASALL_SIZE 68 byte - (RAUX 20 byte + STATUS 24 byte) */
 8004162:	7bbb      	ldrb	r3, [r7, #14]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d102      	bne.n	800416e <adBms6830ParseAux+0x22>
 8004168:	231a      	movs	r3, #26
 800416a:	75fb      	strb	r3, [r7, #23]
 800416c:	e001      	b.n	8004172 <adBms6830ParseAux+0x26>
  else {data_size = RX_DATA;}
 800416e:	2308      	movs	r3, #8
 8004170:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8004172:	7dfb      	ldrb	r3, [r7, #23]
 8004174:	2101      	movs	r1, #1
 8004176:	4618      	mov	r0, r3
 8004178:	f00d fce6 	bl	8011b48 <calloc>
 800417c:	4603      	mov	r3, r0
 800417e:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8004180:	693b      	ldr	r3, [r7, #16]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d105      	bne.n	8004192 <adBms6830ParseAux+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse aux memory \n");
    #else
    printf(" Failed to allocate parse aux memory \n");
 8004186:	4892      	ldr	r0, [pc, #584]	@ (80043d0 <adBms6830ParseAux+0x284>)
 8004188:	f00f fbfe 	bl	8013988 <puts>
    #endif
    exit(0);
 800418c:	2000      	movs	r0, #0
 800418e:	f00d fcf7 	bl	8011b80 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004192:	2300      	movs	r3, #0
 8004194:	757b      	strb	r3, [r7, #21]
 8004196:	e21d      	b.n	80045d4 <adBms6830ParseAux+0x488>
  {
    memcpy(&data[0], &aux_data[address], data_size); /* dst , src , size */
 8004198:	7dbb      	ldrb	r3, [r7, #22]
 800419a:	687a      	ldr	r2, [r7, #4]
 800419c:	4413      	add	r3, r2
 800419e:	7dfa      	ldrb	r2, [r7, #23]
 80041a0:	4619      	mov	r1, r3
 80041a2:	6938      	ldr	r0, [r7, #16]
 80041a4:	f00f fc54 	bl	8013a50 <memcpy>
    address = ((curr_ic+1) * (data_size));
 80041a8:	7d7b      	ldrb	r3, [r7, #21]
 80041aa:	3301      	adds	r3, #1
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	7dfa      	ldrb	r2, [r7, #23]
 80041b0:	fb12 f303 	smulbb	r3, r2, r3
 80041b4:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 80041b6:	7bbb      	ldrb	r3, [r7, #14]
 80041b8:	2b04      	cmp	r3, #4
 80041ba:	f200 8207 	bhi.w	80045cc <adBms6830ParseAux+0x480>
 80041be:	a201      	add	r2, pc, #4	@ (adr r2, 80041c4 <adBms6830ParseAux+0x78>)
 80041c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041c4:	080043d5 	.word	0x080043d5
 80041c8:	080041d9 	.word	0x080041d9
 80041cc:	08004257 	.word	0x08004257
 80041d0:	080042d5 	.word	0x080042d5
 80041d4:	08004353 	.word	0x08004353
    {
    case A: /* Aux Register group A */
      ic[curr_ic].aux.a_codes[0] = (data[0] + (data[1] << 8));
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	781b      	ldrb	r3, [r3, #0]
 80041dc:	461a      	mov	r2, r3
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	3301      	adds	r3, #1
 80041e2:	781b      	ldrb	r3, [r3, #0]
 80041e4:	021b      	lsls	r3, r3, #8
 80041e6:	b29b      	uxth	r3, r3
 80041e8:	4413      	add	r3, r2
 80041ea:	b299      	uxth	r1, r3
 80041ec:	7d7b      	ldrb	r3, [r7, #21]
 80041ee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80041f2:	fb02 f303 	mul.w	r3, r2, r3
 80041f6:	68ba      	ldr	r2, [r7, #8]
 80041f8:	4413      	add	r3, r2
 80041fa:	b20a      	sxth	r2, r1
 80041fc:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
      ic[curr_ic].aux.a_codes[1] = (data[2] + (data[3] << 8));
 8004200:	693b      	ldr	r3, [r7, #16]
 8004202:	3302      	adds	r3, #2
 8004204:	781b      	ldrb	r3, [r3, #0]
 8004206:	461a      	mov	r2, r3
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	3303      	adds	r3, #3
 800420c:	781b      	ldrb	r3, [r3, #0]
 800420e:	021b      	lsls	r3, r3, #8
 8004210:	b29b      	uxth	r3, r3
 8004212:	4413      	add	r3, r2
 8004214:	b299      	uxth	r1, r3
 8004216:	7d7b      	ldrb	r3, [r7, #21]
 8004218:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800421c:	fb02 f303 	mul.w	r3, r2, r3
 8004220:	68ba      	ldr	r2, [r7, #8]
 8004222:	4413      	add	r3, r2
 8004224:	b20a      	sxth	r2, r1
 8004226:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
      ic[curr_ic].aux.a_codes[2] = (data[4] + (data[5] << 8));
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	3304      	adds	r3, #4
 800422e:	781b      	ldrb	r3, [r3, #0]
 8004230:	461a      	mov	r2, r3
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	3305      	adds	r3, #5
 8004236:	781b      	ldrb	r3, [r3, #0]
 8004238:	021b      	lsls	r3, r3, #8
 800423a:	b29b      	uxth	r3, r3
 800423c:	4413      	add	r3, r2
 800423e:	b299      	uxth	r1, r3
 8004240:	7d7b      	ldrb	r3, [r7, #21]
 8004242:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004246:	fb02 f303 	mul.w	r3, r2, r3
 800424a:	68ba      	ldr	r2, [r7, #8]
 800424c:	4413      	add	r3, r2
 800424e:	b20a      	sxth	r2, r1
 8004250:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
      break;
 8004254:	e1bb      	b.n	80045ce <adBms6830ParseAux+0x482>

    case B: /* Aux Register group B */
      ic[curr_ic].aux.a_codes[3] = (data[0] + (data[1] << 8));
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	781b      	ldrb	r3, [r3, #0]
 800425a:	461a      	mov	r2, r3
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	3301      	adds	r3, #1
 8004260:	781b      	ldrb	r3, [r3, #0]
 8004262:	021b      	lsls	r3, r3, #8
 8004264:	b29b      	uxth	r3, r3
 8004266:	4413      	add	r3, r2
 8004268:	b299      	uxth	r1, r3
 800426a:	7d7b      	ldrb	r3, [r7, #21]
 800426c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004270:	fb02 f303 	mul.w	r3, r2, r3
 8004274:	68ba      	ldr	r2, [r7, #8]
 8004276:	4413      	add	r3, r2
 8004278:	b20a      	sxth	r2, r1
 800427a:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
      ic[curr_ic].aux.a_codes[4] = (data[2] + (data[3] << 8));
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	3302      	adds	r3, #2
 8004282:	781b      	ldrb	r3, [r3, #0]
 8004284:	461a      	mov	r2, r3
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	3303      	adds	r3, #3
 800428a:	781b      	ldrb	r3, [r3, #0]
 800428c:	021b      	lsls	r3, r3, #8
 800428e:	b29b      	uxth	r3, r3
 8004290:	4413      	add	r3, r2
 8004292:	b299      	uxth	r1, r3
 8004294:	7d7b      	ldrb	r3, [r7, #21]
 8004296:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800429a:	fb02 f303 	mul.w	r3, r2, r3
 800429e:	68ba      	ldr	r2, [r7, #8]
 80042a0:	4413      	add	r3, r2
 80042a2:	b20a      	sxth	r2, r1
 80042a4:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
      ic[curr_ic].aux.a_codes[5] = (data[4] + (data[5] << 8));
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	3304      	adds	r3, #4
 80042ac:	781b      	ldrb	r3, [r3, #0]
 80042ae:	461a      	mov	r2, r3
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	3305      	adds	r3, #5
 80042b4:	781b      	ldrb	r3, [r3, #0]
 80042b6:	021b      	lsls	r3, r3, #8
 80042b8:	b29b      	uxth	r3, r3
 80042ba:	4413      	add	r3, r2
 80042bc:	b299      	uxth	r1, r3
 80042be:	7d7b      	ldrb	r3, [r7, #21]
 80042c0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80042c4:	fb02 f303 	mul.w	r3, r2, r3
 80042c8:	68ba      	ldr	r2, [r7, #8]
 80042ca:	4413      	add	r3, r2
 80042cc:	b20a      	sxth	r2, r1
 80042ce:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
      break;
 80042d2:	e17c      	b.n	80045ce <adBms6830ParseAux+0x482>

    case C: /* Aux Register group C */
      ic[curr_ic].aux.a_codes[6] = (data[0] + (data[1] << 8));
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	781b      	ldrb	r3, [r3, #0]
 80042d8:	461a      	mov	r2, r3
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	3301      	adds	r3, #1
 80042de:	781b      	ldrb	r3, [r3, #0]
 80042e0:	021b      	lsls	r3, r3, #8
 80042e2:	b29b      	uxth	r3, r3
 80042e4:	4413      	add	r3, r2
 80042e6:	b299      	uxth	r1, r3
 80042e8:	7d7b      	ldrb	r3, [r7, #21]
 80042ea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80042ee:	fb02 f303 	mul.w	r3, r2, r3
 80042f2:	68ba      	ldr	r2, [r7, #8]
 80042f4:	4413      	add	r3, r2
 80042f6:	b20a      	sxth	r2, r1
 80042f8:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
      ic[curr_ic].aux.a_codes[7] = (data[2] + (data[3] << 8));
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	3302      	adds	r3, #2
 8004300:	781b      	ldrb	r3, [r3, #0]
 8004302:	461a      	mov	r2, r3
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	3303      	adds	r3, #3
 8004308:	781b      	ldrb	r3, [r3, #0]
 800430a:	021b      	lsls	r3, r3, #8
 800430c:	b29b      	uxth	r3, r3
 800430e:	4413      	add	r3, r2
 8004310:	b299      	uxth	r1, r3
 8004312:	7d7b      	ldrb	r3, [r7, #21]
 8004314:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004318:	fb02 f303 	mul.w	r3, r2, r3
 800431c:	68ba      	ldr	r2, [r7, #8]
 800431e:	4413      	add	r3, r2
 8004320:	b20a      	sxth	r2, r1
 8004322:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae
      ic[curr_ic].aux.a_codes[8] = (data[4] + (data[5] << 8));
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	3304      	adds	r3, #4
 800432a:	781b      	ldrb	r3, [r3, #0]
 800432c:	461a      	mov	r2, r3
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	3305      	adds	r3, #5
 8004332:	781b      	ldrb	r3, [r3, #0]
 8004334:	021b      	lsls	r3, r3, #8
 8004336:	b29b      	uxth	r3, r3
 8004338:	4413      	add	r3, r2
 800433a:	b299      	uxth	r1, r3
 800433c:	7d7b      	ldrb	r3, [r7, #21]
 800433e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004342:	fb02 f303 	mul.w	r3, r2, r3
 8004346:	68ba      	ldr	r2, [r7, #8]
 8004348:	4413      	add	r3, r2
 800434a:	b20a      	sxth	r2, r1
 800434c:	f8a3 20b0 	strh.w	r2, [r3, #176]	@ 0xb0
      break;
 8004350:	e13d      	b.n	80045ce <adBms6830ParseAux+0x482>

    case D: /* Aux Register group D */
      ic[curr_ic].aux.a_codes[9] =  (data[0] + (data[1] << 8));
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	781b      	ldrb	r3, [r3, #0]
 8004356:	461a      	mov	r2, r3
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	3301      	adds	r3, #1
 800435c:	781b      	ldrb	r3, [r3, #0]
 800435e:	021b      	lsls	r3, r3, #8
 8004360:	b29b      	uxth	r3, r3
 8004362:	4413      	add	r3, r2
 8004364:	b299      	uxth	r1, r3
 8004366:	7d7b      	ldrb	r3, [r7, #21]
 8004368:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800436c:	fb02 f303 	mul.w	r3, r2, r3
 8004370:	68ba      	ldr	r2, [r7, #8]
 8004372:	4413      	add	r3, r2
 8004374:	b20a      	sxth	r2, r1
 8004376:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
      ic[curr_ic].aux.a_codes[10] =  (data[2] + (data[3] << 8));
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	3302      	adds	r3, #2
 800437e:	781b      	ldrb	r3, [r3, #0]
 8004380:	461a      	mov	r2, r3
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	3303      	adds	r3, #3
 8004386:	781b      	ldrb	r3, [r3, #0]
 8004388:	021b      	lsls	r3, r3, #8
 800438a:	b29b      	uxth	r3, r3
 800438c:	4413      	add	r3, r2
 800438e:	b299      	uxth	r1, r3
 8004390:	7d7b      	ldrb	r3, [r7, #21]
 8004392:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004396:	fb02 f303 	mul.w	r3, r2, r3
 800439a:	68ba      	ldr	r2, [r7, #8]
 800439c:	4413      	add	r3, r2
 800439e:	b20a      	sxth	r2, r1
 80043a0:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
      ic[curr_ic].aux.a_codes[11] =  (data[4] + (data[5] << 8));
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	3304      	adds	r3, #4
 80043a8:	781b      	ldrb	r3, [r3, #0]
 80043aa:	461a      	mov	r2, r3
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	3305      	adds	r3, #5
 80043b0:	781b      	ldrb	r3, [r3, #0]
 80043b2:	021b      	lsls	r3, r3, #8
 80043b4:	b29b      	uxth	r3, r3
 80043b6:	4413      	add	r3, r2
 80043b8:	b299      	uxth	r1, r3
 80043ba:	7d7b      	ldrb	r3, [r7, #21]
 80043bc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80043c0:	fb02 f303 	mul.w	r3, r2, r3
 80043c4:	68ba      	ldr	r2, [r7, #8]
 80043c6:	4413      	add	r3, r2
 80043c8:	b20a      	sxth	r2, r1
 80043ca:	f8a3 20b6 	strh.w	r2, [r3, #182]	@ 0xb6
      break;
 80043ce:	e0fe      	b.n	80045ce <adBms6830ParseAux+0x482>
 80043d0:	080164bc 	.word	0x080164bc

   case ALL_GRP: /* Aux Register group ALL */
      ic[curr_ic].aux.a_codes[0]  = (data[0] + (data[1] << 8));
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	781b      	ldrb	r3, [r3, #0]
 80043d8:	461a      	mov	r2, r3
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	3301      	adds	r3, #1
 80043de:	781b      	ldrb	r3, [r3, #0]
 80043e0:	021b      	lsls	r3, r3, #8
 80043e2:	b29b      	uxth	r3, r3
 80043e4:	4413      	add	r3, r2
 80043e6:	b299      	uxth	r1, r3
 80043e8:	7d7b      	ldrb	r3, [r7, #21]
 80043ea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80043ee:	fb02 f303 	mul.w	r3, r2, r3
 80043f2:	68ba      	ldr	r2, [r7, #8]
 80043f4:	4413      	add	r3, r2
 80043f6:	b20a      	sxth	r2, r1
 80043f8:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
      ic[curr_ic].aux.a_codes[1]  = (data[2] + (data[3] << 8));
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	3302      	adds	r3, #2
 8004400:	781b      	ldrb	r3, [r3, #0]
 8004402:	461a      	mov	r2, r3
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	3303      	adds	r3, #3
 8004408:	781b      	ldrb	r3, [r3, #0]
 800440a:	021b      	lsls	r3, r3, #8
 800440c:	b29b      	uxth	r3, r3
 800440e:	4413      	add	r3, r2
 8004410:	b299      	uxth	r1, r3
 8004412:	7d7b      	ldrb	r3, [r7, #21]
 8004414:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004418:	fb02 f303 	mul.w	r3, r2, r3
 800441c:	68ba      	ldr	r2, [r7, #8]
 800441e:	4413      	add	r3, r2
 8004420:	b20a      	sxth	r2, r1
 8004422:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
      ic[curr_ic].aux.a_codes[2]  = (data[4] + (data[5] << 8));
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	3304      	adds	r3, #4
 800442a:	781b      	ldrb	r3, [r3, #0]
 800442c:	461a      	mov	r2, r3
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	3305      	adds	r3, #5
 8004432:	781b      	ldrb	r3, [r3, #0]
 8004434:	021b      	lsls	r3, r3, #8
 8004436:	b29b      	uxth	r3, r3
 8004438:	4413      	add	r3, r2
 800443a:	b299      	uxth	r1, r3
 800443c:	7d7b      	ldrb	r3, [r7, #21]
 800443e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004442:	fb02 f303 	mul.w	r3, r2, r3
 8004446:	68ba      	ldr	r2, [r7, #8]
 8004448:	4413      	add	r3, r2
 800444a:	b20a      	sxth	r2, r1
 800444c:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
      ic[curr_ic].aux.a_codes[3]  = (data[6] + (data[7] << 8));
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	3306      	adds	r3, #6
 8004454:	781b      	ldrb	r3, [r3, #0]
 8004456:	461a      	mov	r2, r3
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	3307      	adds	r3, #7
 800445c:	781b      	ldrb	r3, [r3, #0]
 800445e:	021b      	lsls	r3, r3, #8
 8004460:	b29b      	uxth	r3, r3
 8004462:	4413      	add	r3, r2
 8004464:	b299      	uxth	r1, r3
 8004466:	7d7b      	ldrb	r3, [r7, #21]
 8004468:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800446c:	fb02 f303 	mul.w	r3, r2, r3
 8004470:	68ba      	ldr	r2, [r7, #8]
 8004472:	4413      	add	r3, r2
 8004474:	b20a      	sxth	r2, r1
 8004476:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
      ic[curr_ic].aux.a_codes[4]  = (data[8] + (data[9] << 8));
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	3308      	adds	r3, #8
 800447e:	781b      	ldrb	r3, [r3, #0]
 8004480:	461a      	mov	r2, r3
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	3309      	adds	r3, #9
 8004486:	781b      	ldrb	r3, [r3, #0]
 8004488:	021b      	lsls	r3, r3, #8
 800448a:	b29b      	uxth	r3, r3
 800448c:	4413      	add	r3, r2
 800448e:	b299      	uxth	r1, r3
 8004490:	7d7b      	ldrb	r3, [r7, #21]
 8004492:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004496:	fb02 f303 	mul.w	r3, r2, r3
 800449a:	68ba      	ldr	r2, [r7, #8]
 800449c:	4413      	add	r3, r2
 800449e:	b20a      	sxth	r2, r1
 80044a0:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
      ic[curr_ic].aux.a_codes[5]  = (data[10] + (data[11] << 8));
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	330a      	adds	r3, #10
 80044a8:	781b      	ldrb	r3, [r3, #0]
 80044aa:	461a      	mov	r2, r3
 80044ac:	693b      	ldr	r3, [r7, #16]
 80044ae:	330b      	adds	r3, #11
 80044b0:	781b      	ldrb	r3, [r3, #0]
 80044b2:	021b      	lsls	r3, r3, #8
 80044b4:	b29b      	uxth	r3, r3
 80044b6:	4413      	add	r3, r2
 80044b8:	b299      	uxth	r1, r3
 80044ba:	7d7b      	ldrb	r3, [r7, #21]
 80044bc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80044c0:	fb02 f303 	mul.w	r3, r2, r3
 80044c4:	68ba      	ldr	r2, [r7, #8]
 80044c6:	4413      	add	r3, r2
 80044c8:	b20a      	sxth	r2, r1
 80044ca:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
      ic[curr_ic].aux.a_codes[6]  = (data[12] + (data[13] << 8));
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	330c      	adds	r3, #12
 80044d2:	781b      	ldrb	r3, [r3, #0]
 80044d4:	461a      	mov	r2, r3
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	330d      	adds	r3, #13
 80044da:	781b      	ldrb	r3, [r3, #0]
 80044dc:	021b      	lsls	r3, r3, #8
 80044de:	b29b      	uxth	r3, r3
 80044e0:	4413      	add	r3, r2
 80044e2:	b299      	uxth	r1, r3
 80044e4:	7d7b      	ldrb	r3, [r7, #21]
 80044e6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80044ea:	fb02 f303 	mul.w	r3, r2, r3
 80044ee:	68ba      	ldr	r2, [r7, #8]
 80044f0:	4413      	add	r3, r2
 80044f2:	b20a      	sxth	r2, r1
 80044f4:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
      ic[curr_ic].aux.a_codes[7]  = (data[14] + (data[15] << 8));
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	330e      	adds	r3, #14
 80044fc:	781b      	ldrb	r3, [r3, #0]
 80044fe:	461a      	mov	r2, r3
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	330f      	adds	r3, #15
 8004504:	781b      	ldrb	r3, [r3, #0]
 8004506:	021b      	lsls	r3, r3, #8
 8004508:	b29b      	uxth	r3, r3
 800450a:	4413      	add	r3, r2
 800450c:	b299      	uxth	r1, r3
 800450e:	7d7b      	ldrb	r3, [r7, #21]
 8004510:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004514:	fb02 f303 	mul.w	r3, r2, r3
 8004518:	68ba      	ldr	r2, [r7, #8]
 800451a:	4413      	add	r3, r2
 800451c:	b20a      	sxth	r2, r1
 800451e:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae
      ic[curr_ic].aux.a_codes[8]  = (data[16] + (data[17] << 8));
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	3310      	adds	r3, #16
 8004526:	781b      	ldrb	r3, [r3, #0]
 8004528:	461a      	mov	r2, r3
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	3311      	adds	r3, #17
 800452e:	781b      	ldrb	r3, [r3, #0]
 8004530:	021b      	lsls	r3, r3, #8
 8004532:	b29b      	uxth	r3, r3
 8004534:	4413      	add	r3, r2
 8004536:	b299      	uxth	r1, r3
 8004538:	7d7b      	ldrb	r3, [r7, #21]
 800453a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800453e:	fb02 f303 	mul.w	r3, r2, r3
 8004542:	68ba      	ldr	r2, [r7, #8]
 8004544:	4413      	add	r3, r2
 8004546:	b20a      	sxth	r2, r1
 8004548:	f8a3 20b0 	strh.w	r2, [r3, #176]	@ 0xb0
      ic[curr_ic].aux.a_codes[9]  = (data[18] + (data[19] << 8));
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	3312      	adds	r3, #18
 8004550:	781b      	ldrb	r3, [r3, #0]
 8004552:	461a      	mov	r2, r3
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	3313      	adds	r3, #19
 8004558:	781b      	ldrb	r3, [r3, #0]
 800455a:	021b      	lsls	r3, r3, #8
 800455c:	b29b      	uxth	r3, r3
 800455e:	4413      	add	r3, r2
 8004560:	b299      	uxth	r1, r3
 8004562:	7d7b      	ldrb	r3, [r7, #21]
 8004564:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004568:	fb02 f303 	mul.w	r3, r2, r3
 800456c:	68ba      	ldr	r2, [r7, #8]
 800456e:	4413      	add	r3, r2
 8004570:	b20a      	sxth	r2, r1
 8004572:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
      ic[curr_ic].aux.a_codes[10] = (data[20] + (data[21] << 8));
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	3314      	adds	r3, #20
 800457a:	781b      	ldrb	r3, [r3, #0]
 800457c:	461a      	mov	r2, r3
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	3315      	adds	r3, #21
 8004582:	781b      	ldrb	r3, [r3, #0]
 8004584:	021b      	lsls	r3, r3, #8
 8004586:	b29b      	uxth	r3, r3
 8004588:	4413      	add	r3, r2
 800458a:	b299      	uxth	r1, r3
 800458c:	7d7b      	ldrb	r3, [r7, #21]
 800458e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004592:	fb02 f303 	mul.w	r3, r2, r3
 8004596:	68ba      	ldr	r2, [r7, #8]
 8004598:	4413      	add	r3, r2
 800459a:	b20a      	sxth	r2, r1
 800459c:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
      ic[curr_ic].aux.a_codes[11] = (data[22] + (data[23] << 8));
 80045a0:	693b      	ldr	r3, [r7, #16]
 80045a2:	3316      	adds	r3, #22
 80045a4:	781b      	ldrb	r3, [r3, #0]
 80045a6:	461a      	mov	r2, r3
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	3317      	adds	r3, #23
 80045ac:	781b      	ldrb	r3, [r3, #0]
 80045ae:	021b      	lsls	r3, r3, #8
 80045b0:	b29b      	uxth	r3, r3
 80045b2:	4413      	add	r3, r2
 80045b4:	b299      	uxth	r1, r3
 80045b6:	7d7b      	ldrb	r3, [r7, #21]
 80045b8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80045bc:	fb02 f303 	mul.w	r3, r2, r3
 80045c0:	68ba      	ldr	r2, [r7, #8]
 80045c2:	4413      	add	r3, r2
 80045c4:	b20a      	sxth	r2, r1
 80045c6:	f8a3 20b6 	strh.w	r2, [r3, #182]	@ 0xb6
     break;
 80045ca:	e000      	b.n	80045ce <adBms6830ParseAux+0x482>

    default:
      break;
 80045cc:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80045ce:	7d7b      	ldrb	r3, [r7, #21]
 80045d0:	3301      	adds	r3, #1
 80045d2:	757b      	strb	r3, [r7, #21]
 80045d4:	7d7a      	ldrb	r2, [r7, #21]
 80045d6:	7bfb      	ldrb	r3, [r7, #15]
 80045d8:	429a      	cmp	r2, r3
 80045da:	f4ff addd 	bcc.w	8004198 <adBms6830ParseAux+0x4c>
    }
  }
  free(data);
 80045de:	6938      	ldr	r0, [r7, #16]
 80045e0:	f00d fdb2 	bl	8012148 <free>
}
 80045e4:	bf00      	nop
 80045e6:	3718      	adds	r7, #24
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}

080045ec <adBms6830ParseRAux>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseRAux(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *raux_data)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b086      	sub	sp, #24
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	60b9      	str	r1, [r7, #8]
 80045f4:	607b      	str	r3, [r7, #4]
 80045f6:	4603      	mov	r3, r0
 80045f8:	73fb      	strb	r3, [r7, #15]
 80045fa:	4613      	mov	r3, r2
 80045fc:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 80045fe:	2300      	movs	r3, #0
 8004600:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = (RDASALL_SIZE-48);}  /* RDASALL_SIZE 68 byte - (AUX 24 byte + STATUS 24 byte) */
 8004602:	7bbb      	ldrb	r3, [r7, #14]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d102      	bne.n	800460e <adBms6830ParseRAux+0x22>
 8004608:	2316      	movs	r3, #22
 800460a:	75fb      	strb	r3, [r7, #23]
 800460c:	e001      	b.n	8004612 <adBms6830ParseRAux+0x26>
  else {data_size = RX_DATA;}
 800460e:	2308      	movs	r3, #8
 8004610:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8004612:	7dfb      	ldrb	r3, [r7, #23]
 8004614:	2101      	movs	r1, #1
 8004616:	4618      	mov	r0, r3
 8004618:	f00d fa96 	bl	8011b48 <calloc>
 800461c:	4603      	mov	r3, r0
 800461e:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d105      	bne.n	8004632 <adBms6830ParseRAux+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse raux memory \n");
    #else
    printf(" Failed to allocate parse raux memory \n");
 8004626:	487d      	ldr	r0, [pc, #500]	@ (800481c <adBms6830ParseRAux+0x230>)
 8004628:	f00f f9ae 	bl	8013988 <puts>
    #endif
    exit(0);
 800462c:	2000      	movs	r0, #0
 800462e:	f00d faa7 	bl	8011b80 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004632:	2300      	movs	r3, #0
 8004634:	757b      	strb	r3, [r7, #21]
 8004636:	e1c9      	b.n	80049cc <adBms6830ParseRAux+0x3e0>
  {
    memcpy(&data[0], &raux_data[address], data_size); /* dst , src , size */
 8004638:	7dbb      	ldrb	r3, [r7, #22]
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	4413      	add	r3, r2
 800463e:	7dfa      	ldrb	r2, [r7, #23]
 8004640:	4619      	mov	r1, r3
 8004642:	6938      	ldr	r0, [r7, #16]
 8004644:	f00f fa04 	bl	8013a50 <memcpy>
    address = ((curr_ic+1) * (data_size));
 8004648:	7d7b      	ldrb	r3, [r7, #21]
 800464a:	3301      	adds	r3, #1
 800464c:	b2db      	uxtb	r3, r3
 800464e:	7dfa      	ldrb	r2, [r7, #23]
 8004650:	fb12 f303 	smulbb	r3, r2, r3
 8004654:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8004656:	7bbb      	ldrb	r3, [r7, #14]
 8004658:	2b04      	cmp	r3, #4
 800465a:	f200 81b3 	bhi.w	80049c4 <adBms6830ParseRAux+0x3d8>
 800465e:	a201      	add	r2, pc, #4	@ (adr r2, 8004664 <adBms6830ParseRAux+0x78>)
 8004660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004664:	08004821 	.word	0x08004821
 8004668:	08004679 	.word	0x08004679
 800466c:	080046f7 	.word	0x080046f7
 8004670:	08004775 	.word	0x08004775
 8004674:	080047f3 	.word	0x080047f3
    {
    case A: /* RAux Register group A */
      ic[curr_ic].raux.ra_codes[0] = (data[0] + (data[1] << 8));
 8004678:	693b      	ldr	r3, [r7, #16]
 800467a:	781b      	ldrb	r3, [r3, #0]
 800467c:	461a      	mov	r2, r3
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	3301      	adds	r3, #1
 8004682:	781b      	ldrb	r3, [r3, #0]
 8004684:	021b      	lsls	r3, r3, #8
 8004686:	b29b      	uxth	r3, r3
 8004688:	4413      	add	r3, r2
 800468a:	b299      	uxth	r1, r3
 800468c:	7d7b      	ldrb	r3, [r7, #21]
 800468e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004692:	fb02 f303 	mul.w	r3, r2, r3
 8004696:	68ba      	ldr	r2, [r7, #8]
 8004698:	4413      	add	r3, r2
 800469a:	b20a      	sxth	r2, r1
 800469c:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8
      ic[curr_ic].raux.ra_codes[1] = (data[2] + (data[3] << 8));
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	3302      	adds	r3, #2
 80046a4:	781b      	ldrb	r3, [r3, #0]
 80046a6:	461a      	mov	r2, r3
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	3303      	adds	r3, #3
 80046ac:	781b      	ldrb	r3, [r3, #0]
 80046ae:	021b      	lsls	r3, r3, #8
 80046b0:	b29b      	uxth	r3, r3
 80046b2:	4413      	add	r3, r2
 80046b4:	b299      	uxth	r1, r3
 80046b6:	7d7b      	ldrb	r3, [r7, #21]
 80046b8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80046bc:	fb02 f303 	mul.w	r3, r2, r3
 80046c0:	68ba      	ldr	r2, [r7, #8]
 80046c2:	4413      	add	r3, r2
 80046c4:	b20a      	sxth	r2, r1
 80046c6:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
      ic[curr_ic].raux.ra_codes[2] = (data[4] + (data[5] << 8));
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	3304      	adds	r3, #4
 80046ce:	781b      	ldrb	r3, [r3, #0]
 80046d0:	461a      	mov	r2, r3
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	3305      	adds	r3, #5
 80046d6:	781b      	ldrb	r3, [r3, #0]
 80046d8:	021b      	lsls	r3, r3, #8
 80046da:	b29b      	uxth	r3, r3
 80046dc:	4413      	add	r3, r2
 80046de:	b299      	uxth	r1, r3
 80046e0:	7d7b      	ldrb	r3, [r7, #21]
 80046e2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80046e6:	fb02 f303 	mul.w	r3, r2, r3
 80046ea:	68ba      	ldr	r2, [r7, #8]
 80046ec:	4413      	add	r3, r2
 80046ee:	b20a      	sxth	r2, r1
 80046f0:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
      break;
 80046f4:	e167      	b.n	80049c6 <adBms6830ParseRAux+0x3da>

    case B: /* RAux Register group B */
      ic[curr_ic].raux.ra_codes[3] = (data[0] + (data[1] << 8));
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	781b      	ldrb	r3, [r3, #0]
 80046fa:	461a      	mov	r2, r3
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	3301      	adds	r3, #1
 8004700:	781b      	ldrb	r3, [r3, #0]
 8004702:	021b      	lsls	r3, r3, #8
 8004704:	b29b      	uxth	r3, r3
 8004706:	4413      	add	r3, r2
 8004708:	b299      	uxth	r1, r3
 800470a:	7d7b      	ldrb	r3, [r7, #21]
 800470c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004710:	fb02 f303 	mul.w	r3, r2, r3
 8004714:	68ba      	ldr	r2, [r7, #8]
 8004716:	4413      	add	r3, r2
 8004718:	b20a      	sxth	r2, r1
 800471a:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
      ic[curr_ic].raux.ra_codes[4] = (data[2] + (data[3] << 8));
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	3302      	adds	r3, #2
 8004722:	781b      	ldrb	r3, [r3, #0]
 8004724:	461a      	mov	r2, r3
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	3303      	adds	r3, #3
 800472a:	781b      	ldrb	r3, [r3, #0]
 800472c:	021b      	lsls	r3, r3, #8
 800472e:	b29b      	uxth	r3, r3
 8004730:	4413      	add	r3, r2
 8004732:	b299      	uxth	r1, r3
 8004734:	7d7b      	ldrb	r3, [r7, #21]
 8004736:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800473a:	fb02 f303 	mul.w	r3, r2, r3
 800473e:	68ba      	ldr	r2, [r7, #8]
 8004740:	4413      	add	r3, r2
 8004742:	b20a      	sxth	r2, r1
 8004744:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
      ic[curr_ic].raux.ra_codes[5] = (data[4] + (data[5] << 8));
 8004748:	693b      	ldr	r3, [r7, #16]
 800474a:	3304      	adds	r3, #4
 800474c:	781b      	ldrb	r3, [r3, #0]
 800474e:	461a      	mov	r2, r3
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	3305      	adds	r3, #5
 8004754:	781b      	ldrb	r3, [r3, #0]
 8004756:	021b      	lsls	r3, r3, #8
 8004758:	b29b      	uxth	r3, r3
 800475a:	4413      	add	r3, r2
 800475c:	b299      	uxth	r1, r3
 800475e:	7d7b      	ldrb	r3, [r7, #21]
 8004760:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004764:	fb02 f303 	mul.w	r3, r2, r3
 8004768:	68ba      	ldr	r2, [r7, #8]
 800476a:	4413      	add	r3, r2
 800476c:	b20a      	sxth	r2, r1
 800476e:	f8a3 20c2 	strh.w	r2, [r3, #194]	@ 0xc2
      break;
 8004772:	e128      	b.n	80049c6 <adBms6830ParseRAux+0x3da>

    case C: /* RAux Register group C */
      ic[curr_ic].raux.ra_codes[6] = (data[0] + (data[1] << 8));
 8004774:	693b      	ldr	r3, [r7, #16]
 8004776:	781b      	ldrb	r3, [r3, #0]
 8004778:	461a      	mov	r2, r3
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	3301      	adds	r3, #1
 800477e:	781b      	ldrb	r3, [r3, #0]
 8004780:	021b      	lsls	r3, r3, #8
 8004782:	b29b      	uxth	r3, r3
 8004784:	4413      	add	r3, r2
 8004786:	b299      	uxth	r1, r3
 8004788:	7d7b      	ldrb	r3, [r7, #21]
 800478a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800478e:	fb02 f303 	mul.w	r3, r2, r3
 8004792:	68ba      	ldr	r2, [r7, #8]
 8004794:	4413      	add	r3, r2
 8004796:	b20a      	sxth	r2, r1
 8004798:	f8a3 20c4 	strh.w	r2, [r3, #196]	@ 0xc4
      ic[curr_ic].raux.ra_codes[7] = (data[2] + (data[3] << 8));
 800479c:	693b      	ldr	r3, [r7, #16]
 800479e:	3302      	adds	r3, #2
 80047a0:	781b      	ldrb	r3, [r3, #0]
 80047a2:	461a      	mov	r2, r3
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	3303      	adds	r3, #3
 80047a8:	781b      	ldrb	r3, [r3, #0]
 80047aa:	021b      	lsls	r3, r3, #8
 80047ac:	b29b      	uxth	r3, r3
 80047ae:	4413      	add	r3, r2
 80047b0:	b299      	uxth	r1, r3
 80047b2:	7d7b      	ldrb	r3, [r7, #21]
 80047b4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80047b8:	fb02 f303 	mul.w	r3, r2, r3
 80047bc:	68ba      	ldr	r2, [r7, #8]
 80047be:	4413      	add	r3, r2
 80047c0:	b20a      	sxth	r2, r1
 80047c2:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
      ic[curr_ic].raux.ra_codes[8] = (data[4] + (data[5] << 8));
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	3304      	adds	r3, #4
 80047ca:	781b      	ldrb	r3, [r3, #0]
 80047cc:	461a      	mov	r2, r3
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	3305      	adds	r3, #5
 80047d2:	781b      	ldrb	r3, [r3, #0]
 80047d4:	021b      	lsls	r3, r3, #8
 80047d6:	b29b      	uxth	r3, r3
 80047d8:	4413      	add	r3, r2
 80047da:	b299      	uxth	r1, r3
 80047dc:	7d7b      	ldrb	r3, [r7, #21]
 80047de:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80047e2:	fb02 f303 	mul.w	r3, r2, r3
 80047e6:	68ba      	ldr	r2, [r7, #8]
 80047e8:	4413      	add	r3, r2
 80047ea:	b20a      	sxth	r2, r1
 80047ec:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
      break;
 80047f0:	e0e9      	b.n	80049c6 <adBms6830ParseRAux+0x3da>

    case D: /* RAux Register group D */
      ic[curr_ic].raux.ra_codes[9] =  (data[0] + (data[1] << 8));
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	781b      	ldrb	r3, [r3, #0]
 80047f6:	461a      	mov	r2, r3
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	3301      	adds	r3, #1
 80047fc:	781b      	ldrb	r3, [r3, #0]
 80047fe:	021b      	lsls	r3, r3, #8
 8004800:	b29b      	uxth	r3, r3
 8004802:	4413      	add	r3, r2
 8004804:	b299      	uxth	r1, r3
 8004806:	7d7b      	ldrb	r3, [r7, #21]
 8004808:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800480c:	fb02 f303 	mul.w	r3, r2, r3
 8004810:	68ba      	ldr	r2, [r7, #8]
 8004812:	4413      	add	r3, r2
 8004814:	b20a      	sxth	r2, r1
 8004816:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca
      break;
 800481a:	e0d4      	b.n	80049c6 <adBms6830ParseRAux+0x3da>
 800481c:	080164e4 	.word	0x080164e4

    case ALL_GRP: /* RAux Register group ALL */
      ic[curr_ic].raux.ra_codes[0]  = (data[0] + (data[1] << 8));
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	781b      	ldrb	r3, [r3, #0]
 8004824:	461a      	mov	r2, r3
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	3301      	adds	r3, #1
 800482a:	781b      	ldrb	r3, [r3, #0]
 800482c:	021b      	lsls	r3, r3, #8
 800482e:	b29b      	uxth	r3, r3
 8004830:	4413      	add	r3, r2
 8004832:	b299      	uxth	r1, r3
 8004834:	7d7b      	ldrb	r3, [r7, #21]
 8004836:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800483a:	fb02 f303 	mul.w	r3, r2, r3
 800483e:	68ba      	ldr	r2, [r7, #8]
 8004840:	4413      	add	r3, r2
 8004842:	b20a      	sxth	r2, r1
 8004844:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8
      ic[curr_ic].raux.ra_codes[1]  = (data[2] + (data[3] << 8));
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	3302      	adds	r3, #2
 800484c:	781b      	ldrb	r3, [r3, #0]
 800484e:	461a      	mov	r2, r3
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	3303      	adds	r3, #3
 8004854:	781b      	ldrb	r3, [r3, #0]
 8004856:	021b      	lsls	r3, r3, #8
 8004858:	b29b      	uxth	r3, r3
 800485a:	4413      	add	r3, r2
 800485c:	b299      	uxth	r1, r3
 800485e:	7d7b      	ldrb	r3, [r7, #21]
 8004860:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004864:	fb02 f303 	mul.w	r3, r2, r3
 8004868:	68ba      	ldr	r2, [r7, #8]
 800486a:	4413      	add	r3, r2
 800486c:	b20a      	sxth	r2, r1
 800486e:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
      ic[curr_ic].raux.ra_codes[2]  = (data[4] + (data[5] << 8));
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	3304      	adds	r3, #4
 8004876:	781b      	ldrb	r3, [r3, #0]
 8004878:	461a      	mov	r2, r3
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	3305      	adds	r3, #5
 800487e:	781b      	ldrb	r3, [r3, #0]
 8004880:	021b      	lsls	r3, r3, #8
 8004882:	b29b      	uxth	r3, r3
 8004884:	4413      	add	r3, r2
 8004886:	b299      	uxth	r1, r3
 8004888:	7d7b      	ldrb	r3, [r7, #21]
 800488a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800488e:	fb02 f303 	mul.w	r3, r2, r3
 8004892:	68ba      	ldr	r2, [r7, #8]
 8004894:	4413      	add	r3, r2
 8004896:	b20a      	sxth	r2, r1
 8004898:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
      ic[curr_ic].raux.ra_codes[3]  = (data[6] + (data[7] << 8));
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	3306      	adds	r3, #6
 80048a0:	781b      	ldrb	r3, [r3, #0]
 80048a2:	461a      	mov	r2, r3
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	3307      	adds	r3, #7
 80048a8:	781b      	ldrb	r3, [r3, #0]
 80048aa:	021b      	lsls	r3, r3, #8
 80048ac:	b29b      	uxth	r3, r3
 80048ae:	4413      	add	r3, r2
 80048b0:	b299      	uxth	r1, r3
 80048b2:	7d7b      	ldrb	r3, [r7, #21]
 80048b4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80048b8:	fb02 f303 	mul.w	r3, r2, r3
 80048bc:	68ba      	ldr	r2, [r7, #8]
 80048be:	4413      	add	r3, r2
 80048c0:	b20a      	sxth	r2, r1
 80048c2:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
      ic[curr_ic].raux.ra_codes[4]  = (data[8] + (data[9] << 8));
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	3308      	adds	r3, #8
 80048ca:	781b      	ldrb	r3, [r3, #0]
 80048cc:	461a      	mov	r2, r3
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	3309      	adds	r3, #9
 80048d2:	781b      	ldrb	r3, [r3, #0]
 80048d4:	021b      	lsls	r3, r3, #8
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	4413      	add	r3, r2
 80048da:	b299      	uxth	r1, r3
 80048dc:	7d7b      	ldrb	r3, [r7, #21]
 80048de:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80048e2:	fb02 f303 	mul.w	r3, r2, r3
 80048e6:	68ba      	ldr	r2, [r7, #8]
 80048e8:	4413      	add	r3, r2
 80048ea:	b20a      	sxth	r2, r1
 80048ec:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
      ic[curr_ic].raux.ra_codes[5]  = (data[10] + (data[11] << 8));
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	330a      	adds	r3, #10
 80048f4:	781b      	ldrb	r3, [r3, #0]
 80048f6:	461a      	mov	r2, r3
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	330b      	adds	r3, #11
 80048fc:	781b      	ldrb	r3, [r3, #0]
 80048fe:	021b      	lsls	r3, r3, #8
 8004900:	b29b      	uxth	r3, r3
 8004902:	4413      	add	r3, r2
 8004904:	b299      	uxth	r1, r3
 8004906:	7d7b      	ldrb	r3, [r7, #21]
 8004908:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800490c:	fb02 f303 	mul.w	r3, r2, r3
 8004910:	68ba      	ldr	r2, [r7, #8]
 8004912:	4413      	add	r3, r2
 8004914:	b20a      	sxth	r2, r1
 8004916:	f8a3 20c2 	strh.w	r2, [r3, #194]	@ 0xc2
      ic[curr_ic].raux.ra_codes[6]  = (data[12] + (data[13] << 8));
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	330c      	adds	r3, #12
 800491e:	781b      	ldrb	r3, [r3, #0]
 8004920:	461a      	mov	r2, r3
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	330d      	adds	r3, #13
 8004926:	781b      	ldrb	r3, [r3, #0]
 8004928:	021b      	lsls	r3, r3, #8
 800492a:	b29b      	uxth	r3, r3
 800492c:	4413      	add	r3, r2
 800492e:	b299      	uxth	r1, r3
 8004930:	7d7b      	ldrb	r3, [r7, #21]
 8004932:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004936:	fb02 f303 	mul.w	r3, r2, r3
 800493a:	68ba      	ldr	r2, [r7, #8]
 800493c:	4413      	add	r3, r2
 800493e:	b20a      	sxth	r2, r1
 8004940:	f8a3 20c4 	strh.w	r2, [r3, #196]	@ 0xc4
      ic[curr_ic].raux.ra_codes[7]  = (data[14] + (data[15] << 8));
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	330e      	adds	r3, #14
 8004948:	781b      	ldrb	r3, [r3, #0]
 800494a:	461a      	mov	r2, r3
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	330f      	adds	r3, #15
 8004950:	781b      	ldrb	r3, [r3, #0]
 8004952:	021b      	lsls	r3, r3, #8
 8004954:	b29b      	uxth	r3, r3
 8004956:	4413      	add	r3, r2
 8004958:	b299      	uxth	r1, r3
 800495a:	7d7b      	ldrb	r3, [r7, #21]
 800495c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004960:	fb02 f303 	mul.w	r3, r2, r3
 8004964:	68ba      	ldr	r2, [r7, #8]
 8004966:	4413      	add	r3, r2
 8004968:	b20a      	sxth	r2, r1
 800496a:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
      ic[curr_ic].raux.ra_codes[8]  = (data[16] + (data[17] << 8));
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	3310      	adds	r3, #16
 8004972:	781b      	ldrb	r3, [r3, #0]
 8004974:	461a      	mov	r2, r3
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	3311      	adds	r3, #17
 800497a:	781b      	ldrb	r3, [r3, #0]
 800497c:	021b      	lsls	r3, r3, #8
 800497e:	b29b      	uxth	r3, r3
 8004980:	4413      	add	r3, r2
 8004982:	b299      	uxth	r1, r3
 8004984:	7d7b      	ldrb	r3, [r7, #21]
 8004986:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800498a:	fb02 f303 	mul.w	r3, r2, r3
 800498e:	68ba      	ldr	r2, [r7, #8]
 8004990:	4413      	add	r3, r2
 8004992:	b20a      	sxth	r2, r1
 8004994:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
      ic[curr_ic].raux.ra_codes[9]  = (data[18] + (data[19] << 8));
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	3312      	adds	r3, #18
 800499c:	781b      	ldrb	r3, [r3, #0]
 800499e:	461a      	mov	r2, r3
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	3313      	adds	r3, #19
 80049a4:	781b      	ldrb	r3, [r3, #0]
 80049a6:	021b      	lsls	r3, r3, #8
 80049a8:	b29b      	uxth	r3, r3
 80049aa:	4413      	add	r3, r2
 80049ac:	b299      	uxth	r1, r3
 80049ae:	7d7b      	ldrb	r3, [r7, #21]
 80049b0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80049b4:	fb02 f303 	mul.w	r3, r2, r3
 80049b8:	68ba      	ldr	r2, [r7, #8]
 80049ba:	4413      	add	r3, r2
 80049bc:	b20a      	sxth	r2, r1
 80049be:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca
     break;
 80049c2:	e000      	b.n	80049c6 <adBms6830ParseRAux+0x3da>

    default:
      break;
 80049c4:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80049c6:	7d7b      	ldrb	r3, [r7, #21]
 80049c8:	3301      	adds	r3, #1
 80049ca:	757b      	strb	r3, [r7, #21]
 80049cc:	7d7a      	ldrb	r2, [r7, #21]
 80049ce:	7bfb      	ldrb	r3, [r7, #15]
 80049d0:	429a      	cmp	r2, r3
 80049d2:	f4ff ae31 	bcc.w	8004638 <adBms6830ParseRAux+0x4c>
    }
  }
  free(data);
 80049d6:	6938      	ldr	r0, [r7, #16]
 80049d8:	f00d fbb6 	bl	8012148 <free>
}
 80049dc:	bf00      	nop
 80049de:	3718      	adds	r7, #24
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}

080049e4 <adBms6830ParseStatusA>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusA(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b086      	sub	sp, #24
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	4603      	mov	r3, r0
 80049ec:	60b9      	str	r1, [r7, #8]
 80049ee:	607a      	str	r2, [r7, #4]
 80049f0:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 80049f2:	2300      	movs	r3, #0
 80049f4:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80049f6:	2300      	movs	r3, #0
 80049f8:	75bb      	strb	r3, [r7, #22]
 80049fa:	e07d      	b.n	8004af8 <adBms6830ParseStatusA+0x114>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 80049fc:	7dbb      	ldrb	r3, [r7, #22]
 80049fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004a02:	fb02 f303 	mul.w	r3, r2, r3
 8004a06:	68ba      	ldr	r2, [r7, #8]
 8004a08:	4413      	add	r3, r2
 8004a0a:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 8004a0e:	7dfb      	ldrb	r3, [r7, #23]
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	4413      	add	r3, r2
 8004a14:	2208      	movs	r2, #8
 8004a16:	4619      	mov	r1, r3
 8004a18:	f00f f81a 	bl	8013a50 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8004a1c:	7dbb      	ldrb	r3, [r7, #22]
 8004a1e:	3301      	adds	r3, #1
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	00db      	lsls	r3, r3, #3
 8004a24:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].stata.vref2   = (ic[curr_ic].stat.rx_data[0] | (ic[curr_ic].stat.rx_data[1] << 8));
 8004a26:	7dbb      	ldrb	r3, [r7, #22]
 8004a28:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004a2c:	fb02 f303 	mul.w	r3, r2, r3
 8004a30:	68ba      	ldr	r2, [r7, #8]
 8004a32:	4413      	add	r3, r2
 8004a34:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004a38:	b21a      	sxth	r2, r3
 8004a3a:	7dbb      	ldrb	r3, [r7, #22]
 8004a3c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004a40:	fb01 f303 	mul.w	r3, r1, r3
 8004a44:	68b9      	ldr	r1, [r7, #8]
 8004a46:	440b      	add	r3, r1
 8004a48:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8004a4c:	b21b      	sxth	r3, r3
 8004a4e:	021b      	lsls	r3, r3, #8
 8004a50:	b21b      	sxth	r3, r3
 8004a52:	4313      	orrs	r3, r2
 8004a54:	b219      	sxth	r1, r3
 8004a56:	7dbb      	ldrb	r3, [r7, #22]
 8004a58:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004a5c:	fb02 f303 	mul.w	r3, r2, r3
 8004a60:	68ba      	ldr	r2, [r7, #8]
 8004a62:	4413      	add	r3, r2
 8004a64:	b28a      	uxth	r2, r1
 8004a66:	f8a3 20cc 	strh.w	r2, [r3, #204]	@ 0xcc
    ic[curr_ic].stata.itmp = (ic[curr_ic].stat.rx_data[2] | (ic[curr_ic].stat.rx_data[3] << 8));
 8004a6a:	7dbb      	ldrb	r3, [r7, #22]
 8004a6c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004a70:	fb02 f303 	mul.w	r3, r2, r3
 8004a74:	68ba      	ldr	r2, [r7, #8]
 8004a76:	4413      	add	r3, r2
 8004a78:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8004a7c:	b21a      	sxth	r2, r3
 8004a7e:	7dbb      	ldrb	r3, [r7, #22]
 8004a80:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004a84:	fb01 f303 	mul.w	r3, r1, r3
 8004a88:	68b9      	ldr	r1, [r7, #8]
 8004a8a:	440b      	add	r3, r1
 8004a8c:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8004a90:	b21b      	sxth	r3, r3
 8004a92:	021b      	lsls	r3, r3, #8
 8004a94:	b21b      	sxth	r3, r3
 8004a96:	4313      	orrs	r3, r2
 8004a98:	b219      	sxth	r1, r3
 8004a9a:	7dbb      	ldrb	r3, [r7, #22]
 8004a9c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004aa0:	fb02 f303 	mul.w	r3, r2, r3
 8004aa4:	68ba      	ldr	r2, [r7, #8]
 8004aa6:	4413      	add	r3, r2
 8004aa8:	b28a      	uxth	r2, r1
 8004aaa:	f8a3 20ce 	strh.w	r2, [r3, #206]	@ 0xce
    ic[curr_ic].stata.vref3   = (ic[curr_ic].stat.rx_data[4] | (ic[curr_ic].stat.rx_data[5] << 8));
 8004aae:	7dbb      	ldrb	r3, [r7, #22]
 8004ab0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ab4:	fb02 f303 	mul.w	r3, r2, r3
 8004ab8:	68ba      	ldr	r2, [r7, #8]
 8004aba:	4413      	add	r3, r2
 8004abc:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004ac0:	b21a      	sxth	r2, r3
 8004ac2:	7dbb      	ldrb	r3, [r7, #22]
 8004ac4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004ac8:	fb01 f303 	mul.w	r3, r1, r3
 8004acc:	68b9      	ldr	r1, [r7, #8]
 8004ace:	440b      	add	r3, r1
 8004ad0:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004ad4:	b21b      	sxth	r3, r3
 8004ad6:	021b      	lsls	r3, r3, #8
 8004ad8:	b21b      	sxth	r3, r3
 8004ada:	4313      	orrs	r3, r2
 8004adc:	b219      	sxth	r1, r3
 8004ade:	7dbb      	ldrb	r3, [r7, #22]
 8004ae0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ae4:	fb02 f303 	mul.w	r3, r2, r3
 8004ae8:	68ba      	ldr	r2, [r7, #8]
 8004aea:	4413      	add	r3, r2
 8004aec:	b28a      	uxth	r2, r1
 8004aee:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004af2:	7dbb      	ldrb	r3, [r7, #22]
 8004af4:	3301      	adds	r3, #1
 8004af6:	75bb      	strb	r3, [r7, #22]
 8004af8:	7dba      	ldrb	r2, [r7, #22]
 8004afa:	7bfb      	ldrb	r3, [r7, #15]
 8004afc:	429a      	cmp	r2, r3
 8004afe:	f4ff af7d 	bcc.w	80049fc <adBms6830ParseStatusA+0x18>
  }
}
 8004b02:	bf00      	nop
 8004b04:	bf00      	nop
 8004b06:	3718      	adds	r7, #24
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bd80      	pop	{r7, pc}

08004b0c <adBms6830ParseStatusB>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusB(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b086      	sub	sp, #24
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	4603      	mov	r3, r0
 8004b14:	60b9      	str	r1, [r7, #8]
 8004b16:	607a      	str	r2, [r7, #4]
 8004b18:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004b1e:	2300      	movs	r3, #0
 8004b20:	75bb      	strb	r3, [r7, #22]
 8004b22:	e077      	b.n	8004c14 <adBms6830ParseStatusB+0x108>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8004b24:	7dbb      	ldrb	r3, [r7, #22]
 8004b26:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b2a:	fb02 f303 	mul.w	r3, r2, r3
 8004b2e:	68ba      	ldr	r2, [r7, #8]
 8004b30:	4413      	add	r3, r2
 8004b32:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 8004b36:	7dfb      	ldrb	r3, [r7, #23]
 8004b38:	687a      	ldr	r2, [r7, #4]
 8004b3a:	4413      	add	r3, r2
 8004b3c:	2208      	movs	r2, #8
 8004b3e:	4619      	mov	r1, r3
 8004b40:	f00e ff86 	bl	8013a50 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8004b44:	7dbb      	ldrb	r3, [r7, #22]
 8004b46:	3301      	adds	r3, #1
 8004b48:	b2db      	uxtb	r3, r3
 8004b4a:	00db      	lsls	r3, r3, #3
 8004b4c:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].statb.vd   = (ic[curr_ic].stat.rx_data[0] + (ic[curr_ic].stat.rx_data[1] << 8));
 8004b4e:	7dbb      	ldrb	r3, [r7, #22]
 8004b50:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b54:	fb02 f303 	mul.w	r3, r2, r3
 8004b58:	68ba      	ldr	r2, [r7, #8]
 8004b5a:	4413      	add	r3, r2
 8004b5c:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004b60:	4618      	mov	r0, r3
 8004b62:	7dbb      	ldrb	r3, [r7, #22]
 8004b64:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b68:	fb02 f303 	mul.w	r3, r2, r3
 8004b6c:	68ba      	ldr	r2, [r7, #8]
 8004b6e:	4413      	add	r3, r2
 8004b70:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8004b74:	021b      	lsls	r3, r3, #8
 8004b76:	b29a      	uxth	r2, r3
 8004b78:	7dbb      	ldrb	r3, [r7, #22]
 8004b7a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004b7e:	fb01 f303 	mul.w	r3, r1, r3
 8004b82:	68b9      	ldr	r1, [r7, #8]
 8004b84:	440b      	add	r3, r1
 8004b86:	4402      	add	r2, r0
 8004b88:	b292      	uxth	r2, r2
 8004b8a:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
    ic[curr_ic].statb.va = (ic[curr_ic].stat.rx_data[2] + (ic[curr_ic].stat.rx_data[3] << 8));
 8004b8e:	7dbb      	ldrb	r3, [r7, #22]
 8004b90:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b94:	fb02 f303 	mul.w	r3, r2, r3
 8004b98:	68ba      	ldr	r2, [r7, #8]
 8004b9a:	4413      	add	r3, r2
 8004b9c:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	7dbb      	ldrb	r3, [r7, #22]
 8004ba4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ba8:	fb02 f303 	mul.w	r3, r2, r3
 8004bac:	68ba      	ldr	r2, [r7, #8]
 8004bae:	4413      	add	r3, r2
 8004bb0:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8004bb4:	021b      	lsls	r3, r3, #8
 8004bb6:	b29a      	uxth	r2, r3
 8004bb8:	7dbb      	ldrb	r3, [r7, #22]
 8004bba:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004bbe:	fb01 f303 	mul.w	r3, r1, r3
 8004bc2:	68b9      	ldr	r1, [r7, #8]
 8004bc4:	440b      	add	r3, r1
 8004bc6:	4402      	add	r2, r0
 8004bc8:	b292      	uxth	r2, r2
 8004bca:	f8a3 20d4 	strh.w	r2, [r3, #212]	@ 0xd4
    ic[curr_ic].statb.vr4k   = (ic[curr_ic].stat.rx_data[4] + (ic[curr_ic].stat.rx_data[5] << 8));
 8004bce:	7dbb      	ldrb	r3, [r7, #22]
 8004bd0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004bd4:	fb02 f303 	mul.w	r3, r2, r3
 8004bd8:	68ba      	ldr	r2, [r7, #8]
 8004bda:	4413      	add	r3, r2
 8004bdc:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004be0:	4618      	mov	r0, r3
 8004be2:	7dbb      	ldrb	r3, [r7, #22]
 8004be4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004be8:	fb02 f303 	mul.w	r3, r2, r3
 8004bec:	68ba      	ldr	r2, [r7, #8]
 8004bee:	4413      	add	r3, r2
 8004bf0:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004bf4:	021b      	lsls	r3, r3, #8
 8004bf6:	b29a      	uxth	r2, r3
 8004bf8:	7dbb      	ldrb	r3, [r7, #22]
 8004bfa:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004bfe:	fb01 f303 	mul.w	r3, r1, r3
 8004c02:	68b9      	ldr	r1, [r7, #8]
 8004c04:	440b      	add	r3, r1
 8004c06:	4402      	add	r2, r0
 8004c08:	b292      	uxth	r2, r2
 8004c0a:	f8a3 20d6 	strh.w	r2, [r3, #214]	@ 0xd6
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004c0e:	7dbb      	ldrb	r3, [r7, #22]
 8004c10:	3301      	adds	r3, #1
 8004c12:	75bb      	strb	r3, [r7, #22]
 8004c14:	7dba      	ldrb	r2, [r7, #22]
 8004c16:	7bfb      	ldrb	r3, [r7, #15]
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d383      	bcc.n	8004b24 <adBms6830ParseStatusB+0x18>
  }
}
 8004c1c:	bf00      	nop
 8004c1e:	bf00      	nop
 8004c20:	3718      	adds	r7, #24
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}

08004c26 <adBms6830ParseStatusC>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusC(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8004c26:	b580      	push	{r7, lr}
 8004c28:	b086      	sub	sp, #24
 8004c2a:	af00      	add	r7, sp, #0
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	60b9      	str	r1, [r7, #8]
 8004c30:	607a      	str	r2, [r7, #4]
 8004c32:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8004c34:	2300      	movs	r3, #0
 8004c36:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004c38:	2300      	movs	r3, #0
 8004c3a:	75bb      	strb	r3, [r7, #22]
 8004c3c:	e1e7      	b.n	800500e <adBms6830ParseStatusC+0x3e8>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8004c3e:	7dbb      	ldrb	r3, [r7, #22]
 8004c40:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c44:	fb02 f303 	mul.w	r3, r2, r3
 8004c48:	68ba      	ldr	r2, [r7, #8]
 8004c4a:	4413      	add	r3, r2
 8004c4c:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 8004c50:	7dfb      	ldrb	r3, [r7, #23]
 8004c52:	687a      	ldr	r2, [r7, #4]
 8004c54:	4413      	add	r3, r2
 8004c56:	2208      	movs	r2, #8
 8004c58:	4619      	mov	r1, r3
 8004c5a:	f00e fef9 	bl	8013a50 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8004c5e:	7dbb      	ldrb	r3, [r7, #22]
 8004c60:	3301      	adds	r3, #1
 8004c62:	b2db      	uxtb	r3, r3
 8004c64:	00db      	lsls	r3, r3, #3
 8004c66:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].statc.cs_flt   = (ic[curr_ic].stat.rx_data[0] + (ic[curr_ic].stat.rx_data[1] << 8));
 8004c68:	7dbb      	ldrb	r3, [r7, #22]
 8004c6a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c6e:	fb02 f303 	mul.w	r3, r2, r3
 8004c72:	68ba      	ldr	r2, [r7, #8]
 8004c74:	4413      	add	r3, r2
 8004c76:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	7dbb      	ldrb	r3, [r7, #22]
 8004c7e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c82:	fb02 f303 	mul.w	r3, r2, r3
 8004c86:	68ba      	ldr	r2, [r7, #8]
 8004c88:	4413      	add	r3, r2
 8004c8a:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8004c8e:	021b      	lsls	r3, r3, #8
 8004c90:	b29a      	uxth	r2, r3
 8004c92:	7dbb      	ldrb	r3, [r7, #22]
 8004c94:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004c98:	fb01 f303 	mul.w	r3, r1, r3
 8004c9c:	68b9      	ldr	r1, [r7, #8]
 8004c9e:	440b      	add	r3, r1
 8004ca0:	4402      	add	r2, r0
 8004ca2:	b292      	uxth	r2, r2
 8004ca4:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
    ic[curr_ic].statc.otp2_med = (ic[curr_ic].stat.rx_data[4] & 0x01);
 8004ca8:	7dbb      	ldrb	r3, [r7, #22]
 8004caa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004cae:	fb02 f303 	mul.w	r3, r2, r3
 8004cb2:	68ba      	ldr	r2, [r7, #8]
 8004cb4:	4413      	add	r3, r2
 8004cb6:	f893 1153 	ldrb.w	r1, [r3, #339]	@ 0x153
 8004cba:	7dbb      	ldrb	r3, [r7, #22]
 8004cbc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004cc0:	fb02 f303 	mul.w	r3, r2, r3
 8004cc4:	68ba      	ldr	r2, [r7, #8]
 8004cc6:	441a      	add	r2, r3
 8004cc8:	460b      	mov	r3, r1
 8004cca:	f003 0301 	and.w	r3, r3, #1
 8004cce:	b2d9      	uxtb	r1, r3
 8004cd0:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004cd4:	f361 13c7 	bfi	r3, r1, #7, #1
 8004cd8:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.otp2_ed = ((ic[curr_ic].stat.rx_data[4] & 0x02) >> 1);
 8004cdc:	7dbb      	ldrb	r3, [r7, #22]
 8004cde:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ce2:	fb02 f303 	mul.w	r3, r2, r3
 8004ce6:	68ba      	ldr	r2, [r7, #8]
 8004ce8:	4413      	add	r3, r2
 8004cea:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004cee:	1059      	asrs	r1, r3, #1
 8004cf0:	7dbb      	ldrb	r3, [r7, #22]
 8004cf2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004cf6:	fb02 f303 	mul.w	r3, r2, r3
 8004cfa:	68ba      	ldr	r2, [r7, #8]
 8004cfc:	441a      	add	r2, r3
 8004cfe:	460b      	mov	r3, r1
 8004d00:	f003 0301 	and.w	r3, r3, #1
 8004d04:	b2d9      	uxtb	r1, r3
 8004d06:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004d0a:	f361 1386 	bfi	r3, r1, #6, #1
 8004d0e:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.otp1_med = ((ic[curr_ic].stat.rx_data[4] & 0x04) >> 2);
 8004d12:	7dbb      	ldrb	r3, [r7, #22]
 8004d14:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d18:	fb02 f303 	mul.w	r3, r2, r3
 8004d1c:	68ba      	ldr	r2, [r7, #8]
 8004d1e:	4413      	add	r3, r2
 8004d20:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004d24:	1099      	asrs	r1, r3, #2
 8004d26:	7dbb      	ldrb	r3, [r7, #22]
 8004d28:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d2c:	fb02 f303 	mul.w	r3, r2, r3
 8004d30:	68ba      	ldr	r2, [r7, #8]
 8004d32:	441a      	add	r2, r3
 8004d34:	460b      	mov	r3, r1
 8004d36:	f003 0301 	and.w	r3, r3, #1
 8004d3a:	b2d9      	uxtb	r1, r3
 8004d3c:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004d40:	f361 1345 	bfi	r3, r1, #5, #1
 8004d44:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.otp1_ed = ((ic[curr_ic].stat.rx_data[4] & 0x08) >> 3);
 8004d48:	7dbb      	ldrb	r3, [r7, #22]
 8004d4a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d4e:	fb02 f303 	mul.w	r3, r2, r3
 8004d52:	68ba      	ldr	r2, [r7, #8]
 8004d54:	4413      	add	r3, r2
 8004d56:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004d5a:	10d9      	asrs	r1, r3, #3
 8004d5c:	7dbb      	ldrb	r3, [r7, #22]
 8004d5e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d62:	fb02 f303 	mul.w	r3, r2, r3
 8004d66:	68ba      	ldr	r2, [r7, #8]
 8004d68:	441a      	add	r2, r3
 8004d6a:	460b      	mov	r3, r1
 8004d6c:	f003 0301 	and.w	r3, r3, #1
 8004d70:	b2d9      	uxtb	r1, r3
 8004d72:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004d76:	f361 1304 	bfi	r3, r1, #4, #1
 8004d7a:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.vd_uv  = ((ic[curr_ic].stat.rx_data[4] & 0x10) >> 4);
 8004d7e:	7dbb      	ldrb	r3, [r7, #22]
 8004d80:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d84:	fb02 f303 	mul.w	r3, r2, r3
 8004d88:	68ba      	ldr	r2, [r7, #8]
 8004d8a:	4413      	add	r3, r2
 8004d8c:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004d90:	1119      	asrs	r1, r3, #4
 8004d92:	7dbb      	ldrb	r3, [r7, #22]
 8004d94:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d98:	fb02 f303 	mul.w	r3, r2, r3
 8004d9c:	68ba      	ldr	r2, [r7, #8]
 8004d9e:	441a      	add	r2, r3
 8004da0:	460b      	mov	r3, r1
 8004da2:	f003 0301 	and.w	r3, r3, #1
 8004da6:	b2d9      	uxtb	r1, r3
 8004da8:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004dac:	f361 03c3 	bfi	r3, r1, #3, #1
 8004db0:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.vd_ov = ((ic[curr_ic].stat.rx_data[4] & 0x20) >> 5);
 8004db4:	7dbb      	ldrb	r3, [r7, #22]
 8004db6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004dba:	fb02 f303 	mul.w	r3, r2, r3
 8004dbe:	68ba      	ldr	r2, [r7, #8]
 8004dc0:	4413      	add	r3, r2
 8004dc2:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004dc6:	1159      	asrs	r1, r3, #5
 8004dc8:	7dbb      	ldrb	r3, [r7, #22]
 8004dca:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004dce:	fb02 f303 	mul.w	r3, r2, r3
 8004dd2:	68ba      	ldr	r2, [r7, #8]
 8004dd4:	441a      	add	r2, r3
 8004dd6:	460b      	mov	r3, r1
 8004dd8:	f003 0301 	and.w	r3, r3, #1
 8004ddc:	b2d9      	uxtb	r1, r3
 8004dde:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004de2:	f361 0382 	bfi	r3, r1, #2, #1
 8004de6:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.va_uv = ((ic[curr_ic].stat.rx_data[4] & 0x40) >> 6);
 8004dea:	7dbb      	ldrb	r3, [r7, #22]
 8004dec:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004df0:	fb02 f303 	mul.w	r3, r2, r3
 8004df4:	68ba      	ldr	r2, [r7, #8]
 8004df6:	4413      	add	r3, r2
 8004df8:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004dfc:	1199      	asrs	r1, r3, #6
 8004dfe:	7dbb      	ldrb	r3, [r7, #22]
 8004e00:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e04:	fb02 f303 	mul.w	r3, r2, r3
 8004e08:	68ba      	ldr	r2, [r7, #8]
 8004e0a:	441a      	add	r2, r3
 8004e0c:	460b      	mov	r3, r1
 8004e0e:	f003 0301 	and.w	r3, r3, #1
 8004e12:	b2d9      	uxtb	r1, r3
 8004e14:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004e18:	f361 0341 	bfi	r3, r1, #1, #1
 8004e1c:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.va_ov = ((ic[curr_ic].stat.rx_data[4] & 0x80) >> 7);
 8004e20:	7dbb      	ldrb	r3, [r7, #22]
 8004e22:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e26:	fb02 f303 	mul.w	r3, r2, r3
 8004e2a:	68ba      	ldr	r2, [r7, #8]
 8004e2c:	4413      	add	r3, r2
 8004e2e:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004e32:	09db      	lsrs	r3, r3, #7
 8004e34:	b2d9      	uxtb	r1, r3
 8004e36:	7dbb      	ldrb	r3, [r7, #22]
 8004e38:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e3c:	fb02 f303 	mul.w	r3, r2, r3
 8004e40:	68ba      	ldr	r2, [r7, #8]
 8004e42:	441a      	add	r2, r3
 8004e44:	460b      	mov	r3, r1
 8004e46:	f003 0301 	and.w	r3, r3, #1
 8004e4a:	b2d9      	uxtb	r1, r3
 8004e4c:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004e50:	f361 0300 	bfi	r3, r1, #0, #1
 8004e54:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.oscchk = (ic[curr_ic].stat.rx_data[5] & 0x01);
 8004e58:	7dbb      	ldrb	r3, [r7, #22]
 8004e5a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e5e:	fb02 f303 	mul.w	r3, r2, r3
 8004e62:	68ba      	ldr	r2, [r7, #8]
 8004e64:	4413      	add	r3, r2
 8004e66:	f893 1154 	ldrb.w	r1, [r3, #340]	@ 0x154
 8004e6a:	7dbb      	ldrb	r3, [r7, #22]
 8004e6c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e70:	fb02 f303 	mul.w	r3, r2, r3
 8004e74:	68ba      	ldr	r2, [r7, #8]
 8004e76:	441a      	add	r2, r3
 8004e78:	460b      	mov	r3, r1
 8004e7a:	f003 0301 	and.w	r3, r3, #1
 8004e7e:	b2d9      	uxtb	r1, r3
 8004e80:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004e84:	f361 13c7 	bfi	r3, r1, #7, #1
 8004e88:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.tmodchk = ((ic[curr_ic].stat.rx_data[5] & 0x02) >> 1);
 8004e8c:	7dbb      	ldrb	r3, [r7, #22]
 8004e8e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e92:	fb02 f303 	mul.w	r3, r2, r3
 8004e96:	68ba      	ldr	r2, [r7, #8]
 8004e98:	4413      	add	r3, r2
 8004e9a:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004e9e:	1059      	asrs	r1, r3, #1
 8004ea0:	7dbb      	ldrb	r3, [r7, #22]
 8004ea2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ea6:	fb02 f303 	mul.w	r3, r2, r3
 8004eaa:	68ba      	ldr	r2, [r7, #8]
 8004eac:	441a      	add	r2, r3
 8004eae:	460b      	mov	r3, r1
 8004eb0:	f003 0301 	and.w	r3, r3, #1
 8004eb4:	b2d9      	uxtb	r1, r3
 8004eb6:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004eba:	f361 1386 	bfi	r3, r1, #6, #1
 8004ebe:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.thsd = ((ic[curr_ic].stat.rx_data[5] & 0x04) >> 2);
 8004ec2:	7dbb      	ldrb	r3, [r7, #22]
 8004ec4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ec8:	fb02 f303 	mul.w	r3, r2, r3
 8004ecc:	68ba      	ldr	r2, [r7, #8]
 8004ece:	4413      	add	r3, r2
 8004ed0:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004ed4:	1099      	asrs	r1, r3, #2
 8004ed6:	7dbb      	ldrb	r3, [r7, #22]
 8004ed8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004edc:	fb02 f303 	mul.w	r3, r2, r3
 8004ee0:	68ba      	ldr	r2, [r7, #8]
 8004ee2:	441a      	add	r2, r3
 8004ee4:	460b      	mov	r3, r1
 8004ee6:	f003 0301 	and.w	r3, r3, #1
 8004eea:	b2d9      	uxtb	r1, r3
 8004eec:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004ef0:	f361 1345 	bfi	r3, r1, #5, #1
 8004ef4:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.sleep = ((ic[curr_ic].stat.rx_data[5] & 0x08) >> 3);
 8004ef8:	7dbb      	ldrb	r3, [r7, #22]
 8004efa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004efe:	fb02 f303 	mul.w	r3, r2, r3
 8004f02:	68ba      	ldr	r2, [r7, #8]
 8004f04:	4413      	add	r3, r2
 8004f06:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004f0a:	10d9      	asrs	r1, r3, #3
 8004f0c:	7dbb      	ldrb	r3, [r7, #22]
 8004f0e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f12:	fb02 f303 	mul.w	r3, r2, r3
 8004f16:	68ba      	ldr	r2, [r7, #8]
 8004f18:	441a      	add	r2, r3
 8004f1a:	460b      	mov	r3, r1
 8004f1c:	f003 0301 	and.w	r3, r3, #1
 8004f20:	b2d9      	uxtb	r1, r3
 8004f22:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004f26:	f361 1304 	bfi	r3, r1, #4, #1
 8004f2a:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.spiflt  = ((ic[curr_ic].stat.rx_data[5] & 0x10) >> 4);
 8004f2e:	7dbb      	ldrb	r3, [r7, #22]
 8004f30:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f34:	fb02 f303 	mul.w	r3, r2, r3
 8004f38:	68ba      	ldr	r2, [r7, #8]
 8004f3a:	4413      	add	r3, r2
 8004f3c:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004f40:	1119      	asrs	r1, r3, #4
 8004f42:	7dbb      	ldrb	r3, [r7, #22]
 8004f44:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f48:	fb02 f303 	mul.w	r3, r2, r3
 8004f4c:	68ba      	ldr	r2, [r7, #8]
 8004f4e:	441a      	add	r2, r3
 8004f50:	460b      	mov	r3, r1
 8004f52:	f003 0301 	and.w	r3, r3, #1
 8004f56:	b2d9      	uxtb	r1, r3
 8004f58:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004f5c:	f361 03c3 	bfi	r3, r1, #3, #1
 8004f60:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.comp = ((ic[curr_ic].stat.rx_data[5] & 0x20) >> 5);
 8004f64:	7dbb      	ldrb	r3, [r7, #22]
 8004f66:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f6a:	fb02 f303 	mul.w	r3, r2, r3
 8004f6e:	68ba      	ldr	r2, [r7, #8]
 8004f70:	4413      	add	r3, r2
 8004f72:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004f76:	1159      	asrs	r1, r3, #5
 8004f78:	7dbb      	ldrb	r3, [r7, #22]
 8004f7a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f7e:	fb02 f303 	mul.w	r3, r2, r3
 8004f82:	68ba      	ldr	r2, [r7, #8]
 8004f84:	441a      	add	r2, r3
 8004f86:	460b      	mov	r3, r1
 8004f88:	f003 0301 	and.w	r3, r3, #1
 8004f8c:	b2d9      	uxtb	r1, r3
 8004f8e:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004f92:	f361 0382 	bfi	r3, r1, #2, #1
 8004f96:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.vdel = ((ic[curr_ic].stat.rx_data[5] & 0x40) >> 6);
 8004f9a:	7dbb      	ldrb	r3, [r7, #22]
 8004f9c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004fa0:	fb02 f303 	mul.w	r3, r2, r3
 8004fa4:	68ba      	ldr	r2, [r7, #8]
 8004fa6:	4413      	add	r3, r2
 8004fa8:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004fac:	1199      	asrs	r1, r3, #6
 8004fae:	7dbb      	ldrb	r3, [r7, #22]
 8004fb0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004fb4:	fb02 f303 	mul.w	r3, r2, r3
 8004fb8:	68ba      	ldr	r2, [r7, #8]
 8004fba:	441a      	add	r2, r3
 8004fbc:	460b      	mov	r3, r1
 8004fbe:	f003 0301 	and.w	r3, r3, #1
 8004fc2:	b2d9      	uxtb	r1, r3
 8004fc4:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004fc8:	f361 0341 	bfi	r3, r1, #1, #1
 8004fcc:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.vde = ((ic[curr_ic].stat.rx_data[5] & 0x80) >> 7);
 8004fd0:	7dbb      	ldrb	r3, [r7, #22]
 8004fd2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004fd6:	fb02 f303 	mul.w	r3, r2, r3
 8004fda:	68ba      	ldr	r2, [r7, #8]
 8004fdc:	4413      	add	r3, r2
 8004fde:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004fe2:	09db      	lsrs	r3, r3, #7
 8004fe4:	b2d9      	uxtb	r1, r3
 8004fe6:	7dbb      	ldrb	r3, [r7, #22]
 8004fe8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004fec:	fb02 f303 	mul.w	r3, r2, r3
 8004ff0:	68ba      	ldr	r2, [r7, #8]
 8004ff2:	441a      	add	r2, r3
 8004ff4:	460b      	mov	r3, r1
 8004ff6:	f003 0301 	and.w	r3, r3, #1
 8004ffa:	b2d9      	uxtb	r1, r3
 8004ffc:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8005000:	f361 0300 	bfi	r3, r1, #0, #1
 8005004:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005008:	7dbb      	ldrb	r3, [r7, #22]
 800500a:	3301      	adds	r3, #1
 800500c:	75bb      	strb	r3, [r7, #22]
 800500e:	7dba      	ldrb	r2, [r7, #22]
 8005010:	7bfb      	ldrb	r3, [r7, #15]
 8005012:	429a      	cmp	r2, r3
 8005014:	f4ff ae13 	bcc.w	8004c3e <adBms6830ParseStatusC+0x18>
  }
}
 8005018:	bf00      	nop
 800501a:	bf00      	nop
 800501c:	3718      	adds	r7, #24
 800501e:	46bd      	mov	sp, r7
 8005020:	bd80      	pop	{r7, pc}

08005022 <adBms6830ParseStatusD>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusD(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005022:	b580      	push	{r7, lr}
 8005024:	b086      	sub	sp, #24
 8005026:	af00      	add	r7, sp, #0
 8005028:	4603      	mov	r3, r0
 800502a:	60b9      	str	r1, [r7, #8]
 800502c:	607a      	str	r2, [r7, #4]
 800502e:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005030:	2300      	movs	r3, #0
 8005032:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005034:	2300      	movs	r3, #0
 8005036:	75bb      	strb	r3, [r7, #22]
 8005038:	e32b      	b.n	8005692 <adBms6830ParseStatusD+0x670>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 800503a:	7dbb      	ldrb	r3, [r7, #22]
 800503c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005040:	fb02 f303 	mul.w	r3, r2, r3
 8005044:	68ba      	ldr	r2, [r7, #8]
 8005046:	4413      	add	r3, r2
 8005048:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 800504c:	7dfb      	ldrb	r3, [r7, #23]
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	4413      	add	r3, r2
 8005052:	2208      	movs	r2, #8
 8005054:	4619      	mov	r1, r3
 8005056:	f00e fcfb 	bl	8013a50 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 800505a:	7dbb      	ldrb	r3, [r7, #22]
 800505c:	3301      	adds	r3, #1
 800505e:	b2db      	uxtb	r3, r3
 8005060:	00db      	lsls	r3, r3, #3
 8005062:	75fb      	strb	r3, [r7, #23]
    /* uv, ov bits 1 to 4 status bits */
    ic[curr_ic].statd.c_uv[0] = (ic[curr_ic].stat.rx_data[0] & 0x01);
 8005064:	7dbb      	ldrb	r3, [r7, #22]
 8005066:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800506a:	fb02 f303 	mul.w	r3, r2, r3
 800506e:	68ba      	ldr	r2, [r7, #8]
 8005070:	4413      	add	r3, r2
 8005072:	f893 214f 	ldrb.w	r2, [r3, #335]	@ 0x14f
 8005076:	7dbb      	ldrb	r3, [r7, #22]
 8005078:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800507c:	fb01 f303 	mul.w	r3, r1, r3
 8005080:	68b9      	ldr	r1, [r7, #8]
 8005082:	440b      	add	r3, r1
 8005084:	f002 0201 	and.w	r2, r2, #1
 8005088:	b2d2      	uxtb	r2, r2
 800508a:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    ic[curr_ic].statd.c_ov[0] = ((ic[curr_ic].stat.rx_data[0] & 0x02) >> 1);
 800508e:	7dbb      	ldrb	r3, [r7, #22]
 8005090:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005094:	fb02 f303 	mul.w	r3, r2, r3
 8005098:	68ba      	ldr	r2, [r7, #8]
 800509a:	4413      	add	r3, r2
 800509c:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 80050a0:	105b      	asrs	r3, r3, #1
 80050a2:	b2da      	uxtb	r2, r3
 80050a4:	7dbb      	ldrb	r3, [r7, #22]
 80050a6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80050aa:	fb01 f303 	mul.w	r3, r1, r3
 80050ae:	68b9      	ldr	r1, [r7, #8]
 80050b0:	440b      	add	r3, r1
 80050b2:	f002 0201 	and.w	r2, r2, #1
 80050b6:	b2d2      	uxtb	r2, r2
 80050b8:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
    ic[curr_ic].statd.c_uv[1] = ((ic[curr_ic].stat.rx_data[0] & 0x04) >> 2);
 80050bc:	7dbb      	ldrb	r3, [r7, #22]
 80050be:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80050c2:	fb02 f303 	mul.w	r3, r2, r3
 80050c6:	68ba      	ldr	r2, [r7, #8]
 80050c8:	4413      	add	r3, r2
 80050ca:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 80050ce:	109b      	asrs	r3, r3, #2
 80050d0:	b2da      	uxtb	r2, r3
 80050d2:	7dbb      	ldrb	r3, [r7, #22]
 80050d4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80050d8:	fb01 f303 	mul.w	r3, r1, r3
 80050dc:	68b9      	ldr	r1, [r7, #8]
 80050de:	440b      	add	r3, r1
 80050e0:	f002 0201 	and.w	r2, r2, #1
 80050e4:	b2d2      	uxtb	r2, r2
 80050e6:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
    ic[curr_ic].statd.c_ov[1] = ((ic[curr_ic].stat.rx_data[0] & 0x08) >> 3);
 80050ea:	7dbb      	ldrb	r3, [r7, #22]
 80050ec:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80050f0:	fb02 f303 	mul.w	r3, r2, r3
 80050f4:	68ba      	ldr	r2, [r7, #8]
 80050f6:	4413      	add	r3, r2
 80050f8:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 80050fc:	10db      	asrs	r3, r3, #3
 80050fe:	b2da      	uxtb	r2, r3
 8005100:	7dbb      	ldrb	r3, [r7, #22]
 8005102:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005106:	fb01 f303 	mul.w	r3, r1, r3
 800510a:	68b9      	ldr	r1, [r7, #8]
 800510c:	440b      	add	r3, r1
 800510e:	f002 0201 	and.w	r2, r2, #1
 8005112:	b2d2      	uxtb	r2, r2
 8005114:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
    ic[curr_ic].statd.c_uv[2] = ((ic[curr_ic].stat.rx_data[0] & 0x10) >> 4);
 8005118:	7dbb      	ldrb	r3, [r7, #22]
 800511a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800511e:	fb02 f303 	mul.w	r3, r2, r3
 8005122:	68ba      	ldr	r2, [r7, #8]
 8005124:	4413      	add	r3, r2
 8005126:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 800512a:	111b      	asrs	r3, r3, #4
 800512c:	b2da      	uxtb	r2, r3
 800512e:	7dbb      	ldrb	r3, [r7, #22]
 8005130:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005134:	fb01 f303 	mul.w	r3, r1, r3
 8005138:	68b9      	ldr	r1, [r7, #8]
 800513a:	440b      	add	r3, r1
 800513c:	f002 0201 	and.w	r2, r2, #1
 8005140:	b2d2      	uxtb	r2, r2
 8005142:	f883 20ee 	strb.w	r2, [r3, #238]	@ 0xee
    ic[curr_ic].statd.c_ov[2] = ((ic[curr_ic].stat.rx_data[0] & 0x20) >> 5);
 8005146:	7dbb      	ldrb	r3, [r7, #22]
 8005148:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800514c:	fb02 f303 	mul.w	r3, r2, r3
 8005150:	68ba      	ldr	r2, [r7, #8]
 8005152:	4413      	add	r3, r2
 8005154:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8005158:	115b      	asrs	r3, r3, #5
 800515a:	b2da      	uxtb	r2, r3
 800515c:	7dbb      	ldrb	r3, [r7, #22]
 800515e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005162:	fb01 f303 	mul.w	r3, r1, r3
 8005166:	68b9      	ldr	r1, [r7, #8]
 8005168:	440b      	add	r3, r1
 800516a:	f002 0201 	and.w	r2, r2, #1
 800516e:	b2d2      	uxtb	r2, r2
 8005170:	f883 20de 	strb.w	r2, [r3, #222]	@ 0xde
    ic[curr_ic].statd.c_uv[3] = ((ic[curr_ic].stat.rx_data[0] & 0x40) >> 6);
 8005174:	7dbb      	ldrb	r3, [r7, #22]
 8005176:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800517a:	fb02 f303 	mul.w	r3, r2, r3
 800517e:	68ba      	ldr	r2, [r7, #8]
 8005180:	4413      	add	r3, r2
 8005182:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8005186:	119b      	asrs	r3, r3, #6
 8005188:	b2da      	uxtb	r2, r3
 800518a:	7dbb      	ldrb	r3, [r7, #22]
 800518c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005190:	fb01 f303 	mul.w	r3, r1, r3
 8005194:	68b9      	ldr	r1, [r7, #8]
 8005196:	440b      	add	r3, r1
 8005198:	f002 0201 	and.w	r2, r2, #1
 800519c:	b2d2      	uxtb	r2, r2
 800519e:	f883 20ef 	strb.w	r2, [r3, #239]	@ 0xef
    ic[curr_ic].statd.c_ov[3] = ((ic[curr_ic].stat.rx_data[0] & 0x80) >> 7);
 80051a2:	7dbb      	ldrb	r3, [r7, #22]
 80051a4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80051a8:	fb02 f303 	mul.w	r3, r2, r3
 80051ac:	68ba      	ldr	r2, [r7, #8]
 80051ae:	4413      	add	r3, r2
 80051b0:	f893 214f 	ldrb.w	r2, [r3, #335]	@ 0x14f
 80051b4:	7dbb      	ldrb	r3, [r7, #22]
 80051b6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80051ba:	fb01 f303 	mul.w	r3, r1, r3
 80051be:	68b9      	ldr	r1, [r7, #8]
 80051c0:	440b      	add	r3, r1
 80051c2:	09d2      	lsrs	r2, r2, #7
 80051c4:	b2d2      	uxtb	r2, r2
 80051c6:	f883 20df 	strb.w	r2, [r3, #223]	@ 0xdf
    /* uv, ov bits 5 to 8 status bits */
    ic[curr_ic].statd.c_uv[4] = (ic[curr_ic].stat.rx_data[1] & 0x01);
 80051ca:	7dbb      	ldrb	r3, [r7, #22]
 80051cc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80051d0:	fb02 f303 	mul.w	r3, r2, r3
 80051d4:	68ba      	ldr	r2, [r7, #8]
 80051d6:	4413      	add	r3, r2
 80051d8:	f893 2150 	ldrb.w	r2, [r3, #336]	@ 0x150
 80051dc:	7dbb      	ldrb	r3, [r7, #22]
 80051de:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80051e2:	fb01 f303 	mul.w	r3, r1, r3
 80051e6:	68b9      	ldr	r1, [r7, #8]
 80051e8:	440b      	add	r3, r1
 80051ea:	f002 0201 	and.w	r2, r2, #1
 80051ee:	b2d2      	uxtb	r2, r2
 80051f0:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
    ic[curr_ic].statd.c_ov[4] = ((ic[curr_ic].stat.rx_data[1] & 0x02) >> 1);
 80051f4:	7dbb      	ldrb	r3, [r7, #22]
 80051f6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80051fa:	fb02 f303 	mul.w	r3, r2, r3
 80051fe:	68ba      	ldr	r2, [r7, #8]
 8005200:	4413      	add	r3, r2
 8005202:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8005206:	105b      	asrs	r3, r3, #1
 8005208:	b2da      	uxtb	r2, r3
 800520a:	7dbb      	ldrb	r3, [r7, #22]
 800520c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005210:	fb01 f303 	mul.w	r3, r1, r3
 8005214:	68b9      	ldr	r1, [r7, #8]
 8005216:	440b      	add	r3, r1
 8005218:	f002 0201 	and.w	r2, r2, #1
 800521c:	b2d2      	uxtb	r2, r2
 800521e:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
    ic[curr_ic].statd.c_uv[5] = ((ic[curr_ic].stat.rx_data[1] & 0x04) >> 2);
 8005222:	7dbb      	ldrb	r3, [r7, #22]
 8005224:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005228:	fb02 f303 	mul.w	r3, r2, r3
 800522c:	68ba      	ldr	r2, [r7, #8]
 800522e:	4413      	add	r3, r2
 8005230:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8005234:	109b      	asrs	r3, r3, #2
 8005236:	b2da      	uxtb	r2, r3
 8005238:	7dbb      	ldrb	r3, [r7, #22]
 800523a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800523e:	fb01 f303 	mul.w	r3, r1, r3
 8005242:	68b9      	ldr	r1, [r7, #8]
 8005244:	440b      	add	r3, r1
 8005246:	f002 0201 	and.w	r2, r2, #1
 800524a:	b2d2      	uxtb	r2, r2
 800524c:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
    ic[curr_ic].statd.c_ov[5] = ((ic[curr_ic].stat.rx_data[1] & 0x08) >> 3);
 8005250:	7dbb      	ldrb	r3, [r7, #22]
 8005252:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005256:	fb02 f303 	mul.w	r3, r2, r3
 800525a:	68ba      	ldr	r2, [r7, #8]
 800525c:	4413      	add	r3, r2
 800525e:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8005262:	10db      	asrs	r3, r3, #3
 8005264:	b2da      	uxtb	r2, r3
 8005266:	7dbb      	ldrb	r3, [r7, #22]
 8005268:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800526c:	fb01 f303 	mul.w	r3, r1, r3
 8005270:	68b9      	ldr	r1, [r7, #8]
 8005272:	440b      	add	r3, r1
 8005274:	f002 0201 	and.w	r2, r2, #1
 8005278:	b2d2      	uxtb	r2, r2
 800527a:	f883 20e1 	strb.w	r2, [r3, #225]	@ 0xe1
    ic[curr_ic].statd.c_uv[6] = ((ic[curr_ic].stat.rx_data[1] & 0x10) >> 4);
 800527e:	7dbb      	ldrb	r3, [r7, #22]
 8005280:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005284:	fb02 f303 	mul.w	r3, r2, r3
 8005288:	68ba      	ldr	r2, [r7, #8]
 800528a:	4413      	add	r3, r2
 800528c:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8005290:	111b      	asrs	r3, r3, #4
 8005292:	b2da      	uxtb	r2, r3
 8005294:	7dbb      	ldrb	r3, [r7, #22]
 8005296:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800529a:	fb01 f303 	mul.w	r3, r1, r3
 800529e:	68b9      	ldr	r1, [r7, #8]
 80052a0:	440b      	add	r3, r1
 80052a2:	f002 0201 	and.w	r2, r2, #1
 80052a6:	b2d2      	uxtb	r2, r2
 80052a8:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
    ic[curr_ic].statd.c_ov[6] = ((ic[curr_ic].stat.rx_data[1] & 0x20) >> 5);
 80052ac:	7dbb      	ldrb	r3, [r7, #22]
 80052ae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80052b2:	fb02 f303 	mul.w	r3, r2, r3
 80052b6:	68ba      	ldr	r2, [r7, #8]
 80052b8:	4413      	add	r3, r2
 80052ba:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80052be:	115b      	asrs	r3, r3, #5
 80052c0:	b2da      	uxtb	r2, r3
 80052c2:	7dbb      	ldrb	r3, [r7, #22]
 80052c4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80052c8:	fb01 f303 	mul.w	r3, r1, r3
 80052cc:	68b9      	ldr	r1, [r7, #8]
 80052ce:	440b      	add	r3, r1
 80052d0:	f002 0201 	and.w	r2, r2, #1
 80052d4:	b2d2      	uxtb	r2, r2
 80052d6:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
    ic[curr_ic].statd.c_uv[7] = ((ic[curr_ic].stat.rx_data[1] & 0x40) >> 6);
 80052da:	7dbb      	ldrb	r3, [r7, #22]
 80052dc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80052e0:	fb02 f303 	mul.w	r3, r2, r3
 80052e4:	68ba      	ldr	r2, [r7, #8]
 80052e6:	4413      	add	r3, r2
 80052e8:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80052ec:	119b      	asrs	r3, r3, #6
 80052ee:	b2da      	uxtb	r2, r3
 80052f0:	7dbb      	ldrb	r3, [r7, #22]
 80052f2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80052f6:	fb01 f303 	mul.w	r3, r1, r3
 80052fa:	68b9      	ldr	r1, [r7, #8]
 80052fc:	440b      	add	r3, r1
 80052fe:	f002 0201 	and.w	r2, r2, #1
 8005302:	b2d2      	uxtb	r2, r2
 8005304:	f883 20f3 	strb.w	r2, [r3, #243]	@ 0xf3
    ic[curr_ic].statd.c_ov[7] = ((ic[curr_ic].stat.rx_data[1] & 0x80) >> 7);
 8005308:	7dbb      	ldrb	r3, [r7, #22]
 800530a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800530e:	fb02 f303 	mul.w	r3, r2, r3
 8005312:	68ba      	ldr	r2, [r7, #8]
 8005314:	4413      	add	r3, r2
 8005316:	f893 2150 	ldrb.w	r2, [r3, #336]	@ 0x150
 800531a:	7dbb      	ldrb	r3, [r7, #22]
 800531c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005320:	fb01 f303 	mul.w	r3, r1, r3
 8005324:	68b9      	ldr	r1, [r7, #8]
 8005326:	440b      	add	r3, r1
 8005328:	09d2      	lsrs	r2, r2, #7
 800532a:	b2d2      	uxtb	r2, r2
 800532c:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
    /* uv, ov bits 9 to 12 status bits */
    ic[curr_ic].statd.c_uv[8] = (ic[curr_ic].stat.rx_data[2] & 0x01);
 8005330:	7dbb      	ldrb	r3, [r7, #22]
 8005332:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005336:	fb02 f303 	mul.w	r3, r2, r3
 800533a:	68ba      	ldr	r2, [r7, #8]
 800533c:	4413      	add	r3, r2
 800533e:	f893 2151 	ldrb.w	r2, [r3, #337]	@ 0x151
 8005342:	7dbb      	ldrb	r3, [r7, #22]
 8005344:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005348:	fb01 f303 	mul.w	r3, r1, r3
 800534c:	68b9      	ldr	r1, [r7, #8]
 800534e:	440b      	add	r3, r1
 8005350:	f002 0201 	and.w	r2, r2, #1
 8005354:	b2d2      	uxtb	r2, r2
 8005356:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
    ic[curr_ic].statd.c_ov[8] = ((ic[curr_ic].stat.rx_data[2] & 0x02) >> 1);
 800535a:	7dbb      	ldrb	r3, [r7, #22]
 800535c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005360:	fb02 f303 	mul.w	r3, r2, r3
 8005364:	68ba      	ldr	r2, [r7, #8]
 8005366:	4413      	add	r3, r2
 8005368:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 800536c:	105b      	asrs	r3, r3, #1
 800536e:	b2da      	uxtb	r2, r3
 8005370:	7dbb      	ldrb	r3, [r7, #22]
 8005372:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005376:	fb01 f303 	mul.w	r3, r1, r3
 800537a:	68b9      	ldr	r1, [r7, #8]
 800537c:	440b      	add	r3, r1
 800537e:	f002 0201 	and.w	r2, r2, #1
 8005382:	b2d2      	uxtb	r2, r2
 8005384:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
    ic[curr_ic].statd.c_uv[9] = ((ic[curr_ic].stat.rx_data[2] & 0x04) >> 2);
 8005388:	7dbb      	ldrb	r3, [r7, #22]
 800538a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800538e:	fb02 f303 	mul.w	r3, r2, r3
 8005392:	68ba      	ldr	r2, [r7, #8]
 8005394:	4413      	add	r3, r2
 8005396:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 800539a:	109b      	asrs	r3, r3, #2
 800539c:	b2da      	uxtb	r2, r3
 800539e:	7dbb      	ldrb	r3, [r7, #22]
 80053a0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80053a4:	fb01 f303 	mul.w	r3, r1, r3
 80053a8:	68b9      	ldr	r1, [r7, #8]
 80053aa:	440b      	add	r3, r1
 80053ac:	f002 0201 	and.w	r2, r2, #1
 80053b0:	b2d2      	uxtb	r2, r2
 80053b2:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
    ic[curr_ic].statd.c_ov[9] = ((ic[curr_ic].stat.rx_data[2] & 0x08) >> 3);
 80053b6:	7dbb      	ldrb	r3, [r7, #22]
 80053b8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80053bc:	fb02 f303 	mul.w	r3, r2, r3
 80053c0:	68ba      	ldr	r2, [r7, #8]
 80053c2:	4413      	add	r3, r2
 80053c4:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 80053c8:	10db      	asrs	r3, r3, #3
 80053ca:	b2da      	uxtb	r2, r3
 80053cc:	7dbb      	ldrb	r3, [r7, #22]
 80053ce:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80053d2:	fb01 f303 	mul.w	r3, r1, r3
 80053d6:	68b9      	ldr	r1, [r7, #8]
 80053d8:	440b      	add	r3, r1
 80053da:	f002 0201 	and.w	r2, r2, #1
 80053de:	b2d2      	uxtb	r2, r2
 80053e0:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
    ic[curr_ic].statd.c_uv[10] = ((ic[curr_ic].stat.rx_data[2] & 0x10) >> 4);
 80053e4:	7dbb      	ldrb	r3, [r7, #22]
 80053e6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80053ea:	fb02 f303 	mul.w	r3, r2, r3
 80053ee:	68ba      	ldr	r2, [r7, #8]
 80053f0:	4413      	add	r3, r2
 80053f2:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 80053f6:	111b      	asrs	r3, r3, #4
 80053f8:	b2da      	uxtb	r2, r3
 80053fa:	7dbb      	ldrb	r3, [r7, #22]
 80053fc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005400:	fb01 f303 	mul.w	r3, r1, r3
 8005404:	68b9      	ldr	r1, [r7, #8]
 8005406:	440b      	add	r3, r1
 8005408:	f002 0201 	and.w	r2, r2, #1
 800540c:	b2d2      	uxtb	r2, r2
 800540e:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    ic[curr_ic].statd.c_ov[10] = ((ic[curr_ic].stat.rx_data[2] & 0x20) >> 5);
 8005412:	7dbb      	ldrb	r3, [r7, #22]
 8005414:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005418:	fb02 f303 	mul.w	r3, r2, r3
 800541c:	68ba      	ldr	r2, [r7, #8]
 800541e:	4413      	add	r3, r2
 8005420:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8005424:	115b      	asrs	r3, r3, #5
 8005426:	b2da      	uxtb	r2, r3
 8005428:	7dbb      	ldrb	r3, [r7, #22]
 800542a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800542e:	fb01 f303 	mul.w	r3, r1, r3
 8005432:	68b9      	ldr	r1, [r7, #8]
 8005434:	440b      	add	r3, r1
 8005436:	f002 0201 	and.w	r2, r2, #1
 800543a:	b2d2      	uxtb	r2, r2
 800543c:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
    ic[curr_ic].statd.c_uv[11] = ((ic[curr_ic].stat.rx_data[2] & 0x40) >> 6);
 8005440:	7dbb      	ldrb	r3, [r7, #22]
 8005442:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005446:	fb02 f303 	mul.w	r3, r2, r3
 800544a:	68ba      	ldr	r2, [r7, #8]
 800544c:	4413      	add	r3, r2
 800544e:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8005452:	119b      	asrs	r3, r3, #6
 8005454:	b2da      	uxtb	r2, r3
 8005456:	7dbb      	ldrb	r3, [r7, #22]
 8005458:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800545c:	fb01 f303 	mul.w	r3, r1, r3
 8005460:	68b9      	ldr	r1, [r7, #8]
 8005462:	440b      	add	r3, r1
 8005464:	f002 0201 	and.w	r2, r2, #1
 8005468:	b2d2      	uxtb	r2, r2
 800546a:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
    ic[curr_ic].statd.c_ov[11] = ((ic[curr_ic].stat.rx_data[2] & 0x80) >> 7);
 800546e:	7dbb      	ldrb	r3, [r7, #22]
 8005470:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005474:	fb02 f303 	mul.w	r3, r2, r3
 8005478:	68ba      	ldr	r2, [r7, #8]
 800547a:	4413      	add	r3, r2
 800547c:	f893 2151 	ldrb.w	r2, [r3, #337]	@ 0x151
 8005480:	7dbb      	ldrb	r3, [r7, #22]
 8005482:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005486:	fb01 f303 	mul.w	r3, r1, r3
 800548a:	68b9      	ldr	r1, [r7, #8]
 800548c:	440b      	add	r3, r1
 800548e:	09d2      	lsrs	r2, r2, #7
 8005490:	b2d2      	uxtb	r2, r2
 8005492:	f883 20e7 	strb.w	r2, [r3, #231]	@ 0xe7
    /* uv, ov bits 13 to 16 status bits */
    ic[curr_ic].statd.c_uv[12] = (ic[curr_ic].stat.rx_data[3] & 0x01);
 8005496:	7dbb      	ldrb	r3, [r7, #22]
 8005498:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800549c:	fb02 f303 	mul.w	r3, r2, r3
 80054a0:	68ba      	ldr	r2, [r7, #8]
 80054a2:	4413      	add	r3, r2
 80054a4:	f893 2152 	ldrb.w	r2, [r3, #338]	@ 0x152
 80054a8:	7dbb      	ldrb	r3, [r7, #22]
 80054aa:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80054ae:	fb01 f303 	mul.w	r3, r1, r3
 80054b2:	68b9      	ldr	r1, [r7, #8]
 80054b4:	440b      	add	r3, r1
 80054b6:	f002 0201 	and.w	r2, r2, #1
 80054ba:	b2d2      	uxtb	r2, r2
 80054bc:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
    ic[curr_ic].statd.c_ov[12] = ((ic[curr_ic].stat.rx_data[3] & 0x02) >> 1);
 80054c0:	7dbb      	ldrb	r3, [r7, #22]
 80054c2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80054c6:	fb02 f303 	mul.w	r3, r2, r3
 80054ca:	68ba      	ldr	r2, [r7, #8]
 80054cc:	4413      	add	r3, r2
 80054ce:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 80054d2:	105b      	asrs	r3, r3, #1
 80054d4:	b2da      	uxtb	r2, r3
 80054d6:	7dbb      	ldrb	r3, [r7, #22]
 80054d8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80054dc:	fb01 f303 	mul.w	r3, r1, r3
 80054e0:	68b9      	ldr	r1, [r7, #8]
 80054e2:	440b      	add	r3, r1
 80054e4:	f002 0201 	and.w	r2, r2, #1
 80054e8:	b2d2      	uxtb	r2, r2
 80054ea:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
    ic[curr_ic].statd.c_uv[13] = ((ic[curr_ic].stat.rx_data[3] & 0x04) >> 2);
 80054ee:	7dbb      	ldrb	r3, [r7, #22]
 80054f0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80054f4:	fb02 f303 	mul.w	r3, r2, r3
 80054f8:	68ba      	ldr	r2, [r7, #8]
 80054fa:	4413      	add	r3, r2
 80054fc:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8005500:	109b      	asrs	r3, r3, #2
 8005502:	b2da      	uxtb	r2, r3
 8005504:	7dbb      	ldrb	r3, [r7, #22]
 8005506:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800550a:	fb01 f303 	mul.w	r3, r1, r3
 800550e:	68b9      	ldr	r1, [r7, #8]
 8005510:	440b      	add	r3, r1
 8005512:	f002 0201 	and.w	r2, r2, #1
 8005516:	b2d2      	uxtb	r2, r2
 8005518:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
    ic[curr_ic].statd.c_ov[13] = ((ic[curr_ic].stat.rx_data[3] & 0x08) >> 3);
 800551c:	7dbb      	ldrb	r3, [r7, #22]
 800551e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005522:	fb02 f303 	mul.w	r3, r2, r3
 8005526:	68ba      	ldr	r2, [r7, #8]
 8005528:	4413      	add	r3, r2
 800552a:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 800552e:	10db      	asrs	r3, r3, #3
 8005530:	b2da      	uxtb	r2, r3
 8005532:	7dbb      	ldrb	r3, [r7, #22]
 8005534:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005538:	fb01 f303 	mul.w	r3, r1, r3
 800553c:	68b9      	ldr	r1, [r7, #8]
 800553e:	440b      	add	r3, r1
 8005540:	f002 0201 	and.w	r2, r2, #1
 8005544:	b2d2      	uxtb	r2, r2
 8005546:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
    ic[curr_ic].statd.c_uv[14] = ((ic[curr_ic].stat.rx_data[3] & 0x10) >> 4);
 800554a:	7dbb      	ldrb	r3, [r7, #22]
 800554c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005550:	fb02 f303 	mul.w	r3, r2, r3
 8005554:	68ba      	ldr	r2, [r7, #8]
 8005556:	4413      	add	r3, r2
 8005558:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 800555c:	111b      	asrs	r3, r3, #4
 800555e:	b2da      	uxtb	r2, r3
 8005560:	7dbb      	ldrb	r3, [r7, #22]
 8005562:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005566:	fb01 f303 	mul.w	r3, r1, r3
 800556a:	68b9      	ldr	r1, [r7, #8]
 800556c:	440b      	add	r3, r1
 800556e:	f002 0201 	and.w	r2, r2, #1
 8005572:	b2d2      	uxtb	r2, r2
 8005574:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
    ic[curr_ic].statd.c_ov[14] = ((ic[curr_ic].stat.rx_data[3] & 0x20) >> 5);
 8005578:	7dbb      	ldrb	r3, [r7, #22]
 800557a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800557e:	fb02 f303 	mul.w	r3, r2, r3
 8005582:	68ba      	ldr	r2, [r7, #8]
 8005584:	4413      	add	r3, r2
 8005586:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 800558a:	115b      	asrs	r3, r3, #5
 800558c:	b2da      	uxtb	r2, r3
 800558e:	7dbb      	ldrb	r3, [r7, #22]
 8005590:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005594:	fb01 f303 	mul.w	r3, r1, r3
 8005598:	68b9      	ldr	r1, [r7, #8]
 800559a:	440b      	add	r3, r1
 800559c:	f002 0201 	and.w	r2, r2, #1
 80055a0:	b2d2      	uxtb	r2, r2
 80055a2:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
    ic[curr_ic].statd.c_uv[15] = ((ic[curr_ic].stat.rx_data[3] & 0x40) >> 6);
 80055a6:	7dbb      	ldrb	r3, [r7, #22]
 80055a8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80055ac:	fb02 f303 	mul.w	r3, r2, r3
 80055b0:	68ba      	ldr	r2, [r7, #8]
 80055b2:	4413      	add	r3, r2
 80055b4:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 80055b8:	119b      	asrs	r3, r3, #6
 80055ba:	b2da      	uxtb	r2, r3
 80055bc:	7dbb      	ldrb	r3, [r7, #22]
 80055be:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80055c2:	fb01 f303 	mul.w	r3, r1, r3
 80055c6:	68b9      	ldr	r1, [r7, #8]
 80055c8:	440b      	add	r3, r1
 80055ca:	f002 0201 	and.w	r2, r2, #1
 80055ce:	b2d2      	uxtb	r2, r2
 80055d0:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
    ic[curr_ic].statd.c_ov[15] = ((ic[curr_ic].stat.rx_data[3] & 0x80) >> 7);
 80055d4:	7dbb      	ldrb	r3, [r7, #22]
 80055d6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80055da:	fb02 f303 	mul.w	r3, r2, r3
 80055de:	68ba      	ldr	r2, [r7, #8]
 80055e0:	4413      	add	r3, r2
 80055e2:	f893 2152 	ldrb.w	r2, [r3, #338]	@ 0x152
 80055e6:	7dbb      	ldrb	r3, [r7, #22]
 80055e8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80055ec:	fb01 f303 	mul.w	r3, r1, r3
 80055f0:	68b9      	ldr	r1, [r7, #8]
 80055f2:	440b      	add	r3, r1
 80055f4:	09d2      	lsrs	r2, r2, #7
 80055f6:	b2d2      	uxtb	r2, r2
 80055f8:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
    /* ct and cts */
    ic[curr_ic].statd.cts = (ic[curr_ic].stat.rx_data[4] & 0x03);
 80055fc:	7dbb      	ldrb	r3, [r7, #22]
 80055fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005602:	fb02 f303 	mul.w	r3, r2, r3
 8005606:	68ba      	ldr	r2, [r7, #8]
 8005608:	4413      	add	r3, r2
 800560a:	f893 1153 	ldrb.w	r1, [r3, #339]	@ 0x153
 800560e:	7dbb      	ldrb	r3, [r7, #22]
 8005610:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005614:	fb02 f303 	mul.w	r3, r2, r3
 8005618:	68ba      	ldr	r2, [r7, #8]
 800561a:	441a      	add	r2, r3
 800561c:	460b      	mov	r3, r1
 800561e:	f003 0303 	and.w	r3, r3, #3
 8005622:	b2d9      	uxtb	r1, r3
 8005624:	f892 30fc 	ldrb.w	r3, [r2, #252]	@ 0xfc
 8005628:	f361 1387 	bfi	r3, r1, #6, #2
 800562c:	f882 30fc 	strb.w	r3, [r2, #252]	@ 0xfc
    ic[curr_ic].statd.ct = ((ic[curr_ic].stat.rx_data[4] & 0xFC) >> 2);
 8005630:	7dbb      	ldrb	r3, [r7, #22]
 8005632:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005636:	fb02 f303 	mul.w	r3, r2, r3
 800563a:	68ba      	ldr	r2, [r7, #8]
 800563c:	4413      	add	r3, r2
 800563e:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8005642:	089b      	lsrs	r3, r3, #2
 8005644:	b2d9      	uxtb	r1, r3
 8005646:	7dbb      	ldrb	r3, [r7, #22]
 8005648:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800564c:	fb02 f303 	mul.w	r3, r2, r3
 8005650:	68ba      	ldr	r2, [r7, #8]
 8005652:	441a      	add	r2, r3
 8005654:	460b      	mov	r3, r1
 8005656:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800565a:	b2d9      	uxtb	r1, r3
 800565c:	f892 30fc 	ldrb.w	r3, [r2, #252]	@ 0xfc
 8005660:	f361 0305 	bfi	r3, r1, #0, #6
 8005664:	f882 30fc 	strb.w	r3, [r2, #252]	@ 0xfc
    /* oc_cntr */
    ic[curr_ic].statd.oc_cntr = (ic[curr_ic].stat.rx_data[5] & 0xFF);
 8005668:	7dbb      	ldrb	r3, [r7, #22]
 800566a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800566e:	fb02 f303 	mul.w	r3, r2, r3
 8005672:	68ba      	ldr	r2, [r7, #8]
 8005674:	441a      	add	r2, r3
 8005676:	7dbb      	ldrb	r3, [r7, #22]
 8005678:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800567c:	fb01 f303 	mul.w	r3, r1, r3
 8005680:	68b9      	ldr	r1, [r7, #8]
 8005682:	440b      	add	r3, r1
 8005684:	f892 2154 	ldrb.w	r2, [r2, #340]	@ 0x154
 8005688:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800568c:	7dbb      	ldrb	r3, [r7, #22]
 800568e:	3301      	adds	r3, #1
 8005690:	75bb      	strb	r3, [r7, #22]
 8005692:	7dba      	ldrb	r2, [r7, #22]
 8005694:	7bfb      	ldrb	r3, [r7, #15]
 8005696:	429a      	cmp	r2, r3
 8005698:	f4ff accf 	bcc.w	800503a <adBms6830ParseStatusD+0x18>
  }
}
 800569c:	bf00      	nop
 800569e:	bf00      	nop
 80056a0:	3718      	adds	r7, #24
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}

080056a6 <adBms6830ParseStatusE>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusE(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 80056a6:	b580      	push	{r7, lr}
 80056a8:	b086      	sub	sp, #24
 80056aa:	af00      	add	r7, sp, #0
 80056ac:	4603      	mov	r3, r0
 80056ae:	60b9      	str	r1, [r7, #8]
 80056b0:	607a      	str	r2, [r7, #4]
 80056b2:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 80056b4:	2300      	movs	r3, #0
 80056b6:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80056b8:	2300      	movs	r3, #0
 80056ba:	75bb      	strb	r3, [r7, #22]
 80056bc:	e05e      	b.n	800577c <adBms6830ParseStatusE+0xd6>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 80056be:	7dbb      	ldrb	r3, [r7, #22]
 80056c0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80056c4:	fb02 f303 	mul.w	r3, r2, r3
 80056c8:	68ba      	ldr	r2, [r7, #8]
 80056ca:	4413      	add	r3, r2
 80056cc:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 80056d0:	7dfb      	ldrb	r3, [r7, #23]
 80056d2:	687a      	ldr	r2, [r7, #4]
 80056d4:	4413      	add	r3, r2
 80056d6:	2208      	movs	r2, #8
 80056d8:	4619      	mov	r1, r3
 80056da:	f00e f9b9 	bl	8013a50 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 80056de:	7dbb      	ldrb	r3, [r7, #22]
 80056e0:	3301      	adds	r3, #1
 80056e2:	b2db      	uxtb	r3, r3
 80056e4:	00db      	lsls	r3, r3, #3
 80056e6:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].state.gpi   = ((ic[curr_ic].stat.rx_data[4] + ((ic[curr_ic].stat.rx_data[5] & 0x03) << 8)));
 80056e8:	7dbb      	ldrb	r3, [r7, #22]
 80056ea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80056ee:	fb02 f303 	mul.w	r3, r2, r3
 80056f2:	68ba      	ldr	r2, [r7, #8]
 80056f4:	4413      	add	r3, r2
 80056f6:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 80056fa:	4619      	mov	r1, r3
 80056fc:	7dbb      	ldrb	r3, [r7, #22]
 80056fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005702:	fb02 f303 	mul.w	r3, r2, r3
 8005706:	68ba      	ldr	r2, [r7, #8]
 8005708:	4413      	add	r3, r2
 800570a:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 800570e:	021b      	lsls	r3, r3, #8
 8005710:	b29b      	uxth	r3, r3
 8005712:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005716:	b29b      	uxth	r3, r3
 8005718:	440b      	add	r3, r1
 800571a:	b299      	uxth	r1, r3
 800571c:	7dbb      	ldrb	r3, [r7, #22]
 800571e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005722:	fb02 f303 	mul.w	r3, r2, r3
 8005726:	68ba      	ldr	r2, [r7, #8]
 8005728:	441a      	add	r2, r3
 800572a:	460b      	mov	r3, r1
 800572c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005730:	b299      	uxth	r1, r3
 8005732:	f8b2 30fe 	ldrh.w	r3, [r2, #254]	@ 0xfe
 8005736:	f361 0309 	bfi	r3, r1, #0, #10
 800573a:	f8a2 30fe 	strh.w	r3, [r2, #254]	@ 0xfe
    ic[curr_ic].state.rev = ((ic[curr_ic].stat.rx_data[5] & 0xF0) >> 4);
 800573e:	7dbb      	ldrb	r3, [r7, #22]
 8005740:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005744:	fb02 f303 	mul.w	r3, r2, r3
 8005748:	68ba      	ldr	r2, [r7, #8]
 800574a:	4413      	add	r3, r2
 800574c:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8005750:	091b      	lsrs	r3, r3, #4
 8005752:	b2d9      	uxtb	r1, r3
 8005754:	7dbb      	ldrb	r3, [r7, #22]
 8005756:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800575a:	fb02 f303 	mul.w	r3, r2, r3
 800575e:	68ba      	ldr	r2, [r7, #8]
 8005760:	441a      	add	r2, r3
 8005762:	460b      	mov	r3, r1
 8005764:	f003 030f 	and.w	r3, r3, #15
 8005768:	b2d9      	uxtb	r1, r3
 800576a:	f892 30ff 	ldrb.w	r3, [r2, #255]	@ 0xff
 800576e:	f361 0385 	bfi	r3, r1, #2, #4
 8005772:	f882 30ff 	strb.w	r3, [r2, #255]	@ 0xff
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005776:	7dbb      	ldrb	r3, [r7, #22]
 8005778:	3301      	adds	r3, #1
 800577a:	75bb      	strb	r3, [r7, #22]
 800577c:	7dba      	ldrb	r2, [r7, #22]
 800577e:	7bfb      	ldrb	r3, [r7, #15]
 8005780:	429a      	cmp	r2, r3
 8005782:	d39c      	bcc.n	80056be <adBms6830ParseStatusE+0x18>
  }
}
 8005784:	bf00      	nop
 8005786:	bf00      	nop
 8005788:	3718      	adds	r7, #24
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}
	...

08005790 <adBms6830ParseStatus>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatus(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *data)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b088      	sub	sp, #32
 8005794:	af00      	add	r7, sp, #0
 8005796:	60b9      	str	r1, [r7, #8]
 8005798:	607b      	str	r3, [r7, #4]
 800579a:	4603      	mov	r3, r0
 800579c:	73fb      	strb	r3, [r7, #15]
 800579e:	4613      	mov	r3, r2
 80057a0:	73bb      	strb	r3, [r7, #14]
  uint8_t statc[RX_DATA], state[RX_DATA];
  switch (grp)
 80057a2:	7bbb      	ldrb	r3, [r7, #14]
 80057a4:	2b05      	cmp	r3, #5
 80057a6:	d868      	bhi.n	800587a <adBms6830ParseStatus+0xea>
 80057a8:	a201      	add	r2, pc, #4	@ (adr r2, 80057b0 <adBms6830ParseStatus+0x20>)
 80057aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057ae:	bf00      	nop
 80057b0:	0800580f 	.word	0x0800580f
 80057b4:	080057c9 	.word	0x080057c9
 80057b8:	080057d7 	.word	0x080057d7
 80057bc:	080057e5 	.word	0x080057e5
 80057c0:	080057f3 	.word	0x080057f3
 80057c4:	08005801 	.word	0x08005801
  {
    case A: /* Status Register group A */
      adBms6830ParseStatusA(tIC, &ic[0], &data[0]);
 80057c8:	7bfb      	ldrb	r3, [r7, #15]
 80057ca:	687a      	ldr	r2, [r7, #4]
 80057cc:	68b9      	ldr	r1, [r7, #8]
 80057ce:	4618      	mov	r0, r3
 80057d0:	f7ff f908 	bl	80049e4 <adBms6830ParseStatusA>
      break;
 80057d4:	e052      	b.n	800587c <adBms6830ParseStatus+0xec>

    case B: /* Status Register group B */
      adBms6830ParseStatusB(tIC, &ic[0], &data[0]);
 80057d6:	7bfb      	ldrb	r3, [r7, #15]
 80057d8:	687a      	ldr	r2, [r7, #4]
 80057da:	68b9      	ldr	r1, [r7, #8]
 80057dc:	4618      	mov	r0, r3
 80057de:	f7ff f995 	bl	8004b0c <adBms6830ParseStatusB>
      break;
 80057e2:	e04b      	b.n	800587c <adBms6830ParseStatus+0xec>

    case C: /* Status Register group C */
      adBms6830ParseStatusC(tIC, &ic[0], &data[0]);
 80057e4:	7bfb      	ldrb	r3, [r7, #15]
 80057e6:	687a      	ldr	r2, [r7, #4]
 80057e8:	68b9      	ldr	r1, [r7, #8]
 80057ea:	4618      	mov	r0, r3
 80057ec:	f7ff fa1b 	bl	8004c26 <adBms6830ParseStatusC>
      break;
 80057f0:	e044      	b.n	800587c <adBms6830ParseStatus+0xec>

    case D: /* Status Register group D */
      adBms6830ParseStatusD(tIC, &ic[0], &data[0]);
 80057f2:	7bfb      	ldrb	r3, [r7, #15]
 80057f4:	687a      	ldr	r2, [r7, #4]
 80057f6:	68b9      	ldr	r1, [r7, #8]
 80057f8:	4618      	mov	r0, r3
 80057fa:	f7ff fc12 	bl	8005022 <adBms6830ParseStatusD>
      break;
 80057fe:	e03d      	b.n	800587c <adBms6830ParseStatus+0xec>

    case E: /* Status Register group E */
      adBms6830ParseStatusE(tIC, &ic[0], &data[0]);
 8005800:	7bfb      	ldrb	r3, [r7, #15]
 8005802:	687a      	ldr	r2, [r7, #4]
 8005804:	68b9      	ldr	r1, [r7, #8]
 8005806:	4618      	mov	r0, r3
 8005808:	f7ff ff4d 	bl	80056a6 <adBms6830ParseStatusE>
      break;
 800580c:	e036      	b.n	800587c <adBms6830ParseStatus+0xec>

    case ALL_GRP: /* Status Register group ALL */
      /* Status A base address data[0] index */
      adBms6830ParseStatusA(tIC, &ic[0], &data[0]);
 800580e:	7bfb      	ldrb	r3, [r7, #15]
 8005810:	687a      	ldr	r2, [r7, #4]
 8005812:	68b9      	ldr	r1, [r7, #8]
 8005814:	4618      	mov	r0, r3
 8005816:	f7ff f8e5 	bl	80049e4 <adBms6830ParseStatusA>
      /* Status B base address data[6] index */
      adBms6830ParseStatusB(tIC, &ic[0], &data[6]);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	1d9a      	adds	r2, r3, #6
 800581e:	7bfb      	ldrb	r3, [r7, #15]
 8005820:	68b9      	ldr	r1, [r7, #8]
 8005822:	4618      	mov	r0, r3
 8005824:	f7ff f972 	bl	8004b0c <adBms6830ParseStatusB>
      /* Status C base address data[12] index */
      statc[0] = data[12];
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	7b1b      	ldrb	r3, [r3, #12]
 800582c:	763b      	strb	r3, [r7, #24]
      statc[1] = data[13];
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	7b5b      	ldrb	r3, [r3, #13]
 8005832:	767b      	strb	r3, [r7, #25]
      statc[4] = data[14];
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	7b9b      	ldrb	r3, [r3, #14]
 8005838:	773b      	strb	r3, [r7, #28]
      statc[5] = data[15];
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	7bdb      	ldrb	r3, [r3, #15]
 800583e:	777b      	strb	r3, [r7, #29]
      adBms6830ParseStatusC(tIC, &ic[0], &statc[0]);
 8005840:	f107 0218 	add.w	r2, r7, #24
 8005844:	7bfb      	ldrb	r3, [r7, #15]
 8005846:	68b9      	ldr	r1, [r7, #8]
 8005848:	4618      	mov	r0, r3
 800584a:	f7ff f9ec 	bl	8004c26 <adBms6830ParseStatusC>
      /* Status D base address data[16] index */
      adBms6830ParseStatusD(tIC, &ic[0], &data[16]);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	f103 0210 	add.w	r2, r3, #16
 8005854:	7bfb      	ldrb	r3, [r7, #15]
 8005856:	68b9      	ldr	r1, [r7, #8]
 8005858:	4618      	mov	r0, r3
 800585a:	f7ff fbe2 	bl	8005022 <adBms6830ParseStatusD>
      /* Status E base address data[22] index */
      state[4] = data[22];
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	7d9b      	ldrb	r3, [r3, #22]
 8005862:	753b      	strb	r3, [r7, #20]
      state[5] = data[23];
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	7ddb      	ldrb	r3, [r3, #23]
 8005868:	757b      	strb	r3, [r7, #21]
      adBms6830ParseStatusE(tIC, &ic[0], &state[0]);
 800586a:	f107 0210 	add.w	r2, r7, #16
 800586e:	7bfb      	ldrb	r3, [r7, #15]
 8005870:	68b9      	ldr	r1, [r7, #8]
 8005872:	4618      	mov	r0, r3
 8005874:	f7ff ff17 	bl	80056a6 <adBms6830ParseStatusE>
     break;
 8005878:	e000      	b.n	800587c <adBms6830ParseStatus+0xec>

    default:
      break;
 800587a:	bf00      	nop
  }
}
 800587c:	bf00      	nop
 800587e:	3720      	adds	r7, #32
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}

08005884 <adBms6830ParseComm>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseComm(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b086      	sub	sp, #24
 8005888:	af00      	add	r7, sp, #0
 800588a:	4603      	mov	r3, r0
 800588c:	60b9      	str	r1, [r7, #8]
 800588e:	607a      	str	r2, [r7, #4]
 8005890:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005892:	2300      	movs	r3, #0
 8005894:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005896:	2300      	movs	r3, #0
 8005898:	75bb      	strb	r3, [r7, #22]
 800589a:	e0c8      	b.n	8005a2e <adBms6830ParseComm+0x1aa>
  {
    memcpy(&ic[curr_ic].com.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 800589c:	7dbb      	ldrb	r3, [r7, #22]
 800589e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80058a2:	fb02 f303 	mul.w	r3, r2, r3
 80058a6:	68ba      	ldr	r2, [r7, #8]
 80058a8:	4413      	add	r3, r2
 80058aa:	f203 105d 	addw	r0, r3, #349	@ 0x15d
 80058ae:	7dfb      	ldrb	r3, [r7, #23]
 80058b0:	687a      	ldr	r2, [r7, #4]
 80058b2:	4413      	add	r3, r2
 80058b4:	2208      	movs	r2, #8
 80058b6:	4619      	mov	r1, r3
 80058b8:	f00e f8ca 	bl	8013a50 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 80058bc:	7dbb      	ldrb	r3, [r7, #22]
 80058be:	3301      	adds	r3, #1
 80058c0:	b2db      	uxtb	r3, r3
 80058c2:	00db      	lsls	r3, r3, #3
 80058c4:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].comm.icomm[0] = ((ic[curr_ic].com.rx_data[0] & 0xF0) >> 4);
 80058c6:	7dbb      	ldrb	r3, [r7, #22]
 80058c8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80058cc:	fb02 f303 	mul.w	r3, r2, r3
 80058d0:	68ba      	ldr	r2, [r7, #8]
 80058d2:	4413      	add	r3, r2
 80058d4:	f893 215d 	ldrb.w	r2, [r3, #349]	@ 0x15d
 80058d8:	7dbb      	ldrb	r3, [r7, #22]
 80058da:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80058de:	fb01 f303 	mul.w	r3, r1, r3
 80058e2:	68b9      	ldr	r1, [r7, #8]
 80058e4:	440b      	add	r3, r1
 80058e6:	0912      	lsrs	r2, r2, #4
 80058e8:	b2d2      	uxtb	r2, r2
 80058ea:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
    ic[curr_ic].comm.fcomm[0] = (ic[curr_ic].com.rx_data[0] & 0x0F);
 80058ee:	7dbb      	ldrb	r3, [r7, #22]
 80058f0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80058f4:	fb02 f303 	mul.w	r3, r2, r3
 80058f8:	68ba      	ldr	r2, [r7, #8]
 80058fa:	4413      	add	r3, r2
 80058fc:	f893 215d 	ldrb.w	r2, [r3, #349]	@ 0x15d
 8005900:	7dbb      	ldrb	r3, [r7, #22]
 8005902:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005906:	fb01 f303 	mul.w	r3, r1, r3
 800590a:	68b9      	ldr	r1, [r7, #8]
 800590c:	440b      	add	r3, r1
 800590e:	f002 020f 	and.w	r2, r2, #15
 8005912:	b2d2      	uxtb	r2, r2
 8005914:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
    ic[curr_ic].comm.data[0] = (ic[curr_ic].com.rx_data[1]);
 8005918:	7dbb      	ldrb	r3, [r7, #22]
 800591a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800591e:	fb02 f303 	mul.w	r3, r2, r3
 8005922:	68ba      	ldr	r2, [r7, #8]
 8005924:	441a      	add	r2, r3
 8005926:	7dbb      	ldrb	r3, [r7, #22]
 8005928:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800592c:	fb01 f303 	mul.w	r3, r1, r3
 8005930:	68b9      	ldr	r1, [r7, #8]
 8005932:	440b      	add	r3, r1
 8005934:	f892 215e 	ldrb.w	r2, [r2, #350]	@ 0x15e
 8005938:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
    ic[curr_ic].comm.icomm[1] = ((ic[curr_ic].com.rx_data[2] & 0xF0) >> 4);
 800593c:	7dbb      	ldrb	r3, [r7, #22]
 800593e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005942:	fb02 f303 	mul.w	r3, r2, r3
 8005946:	68ba      	ldr	r2, [r7, #8]
 8005948:	4413      	add	r3, r2
 800594a:	f893 215f 	ldrb.w	r2, [r3, #351]	@ 0x15f
 800594e:	7dbb      	ldrb	r3, [r7, #22]
 8005950:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005954:	fb01 f303 	mul.w	r3, r1, r3
 8005958:	68b9      	ldr	r1, [r7, #8]
 800595a:	440b      	add	r3, r1
 800595c:	0912      	lsrs	r2, r2, #4
 800595e:	b2d2      	uxtb	r2, r2
 8005960:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
    ic[curr_ic].comm.data[1] = (ic[curr_ic].com.rx_data[3]);
 8005964:	7dbb      	ldrb	r3, [r7, #22]
 8005966:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800596a:	fb02 f303 	mul.w	r3, r2, r3
 800596e:	68ba      	ldr	r2, [r7, #8]
 8005970:	441a      	add	r2, r3
 8005972:	7dbb      	ldrb	r3, [r7, #22]
 8005974:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005978:	fb01 f303 	mul.w	r3, r1, r3
 800597c:	68b9      	ldr	r1, [r7, #8]
 800597e:	440b      	add	r3, r1
 8005980:	f892 2160 	ldrb.w	r2, [r2, #352]	@ 0x160
 8005984:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
    ic[curr_ic].comm.fcomm[1] = (ic[curr_ic].com.rx_data[2] & 0x0F);
 8005988:	7dbb      	ldrb	r3, [r7, #22]
 800598a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800598e:	fb02 f303 	mul.w	r3, r2, r3
 8005992:	68ba      	ldr	r2, [r7, #8]
 8005994:	4413      	add	r3, r2
 8005996:	f893 215f 	ldrb.w	r2, [r3, #351]	@ 0x15f
 800599a:	7dbb      	ldrb	r3, [r7, #22]
 800599c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80059a0:	fb01 f303 	mul.w	r3, r1, r3
 80059a4:	68b9      	ldr	r1, [r7, #8]
 80059a6:	440b      	add	r3, r1
 80059a8:	f002 020f 	and.w	r2, r2, #15
 80059ac:	b2d2      	uxtb	r2, r2
 80059ae:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
    ic[curr_ic].comm.icomm[2] = ((ic[curr_ic].com.rx_data[4] & 0xF0) >> 4);
 80059b2:	7dbb      	ldrb	r3, [r7, #22]
 80059b4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80059b8:	fb02 f303 	mul.w	r3, r2, r3
 80059bc:	68ba      	ldr	r2, [r7, #8]
 80059be:	4413      	add	r3, r2
 80059c0:	f893 2161 	ldrb.w	r2, [r3, #353]	@ 0x161
 80059c4:	7dbb      	ldrb	r3, [r7, #22]
 80059c6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80059ca:	fb01 f303 	mul.w	r3, r1, r3
 80059ce:	68b9      	ldr	r1, [r7, #8]
 80059d0:	440b      	add	r3, r1
 80059d2:	0912      	lsrs	r2, r2, #4
 80059d4:	b2d2      	uxtb	r2, r2
 80059d6:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
    ic[curr_ic].comm.data[2] = (ic[curr_ic].com.rx_data[5]);
 80059da:	7dbb      	ldrb	r3, [r7, #22]
 80059dc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80059e0:	fb02 f303 	mul.w	r3, r2, r3
 80059e4:	68ba      	ldr	r2, [r7, #8]
 80059e6:	441a      	add	r2, r3
 80059e8:	7dbb      	ldrb	r3, [r7, #22]
 80059ea:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80059ee:	fb01 f303 	mul.w	r3, r1, r3
 80059f2:	68b9      	ldr	r1, [r7, #8]
 80059f4:	440b      	add	r3, r1
 80059f6:	f892 2162 	ldrb.w	r2, [r2, #354]	@ 0x162
 80059fa:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
    ic[curr_ic].comm.fcomm[2] = (ic[curr_ic].com.rx_data[4] & 0x0F);
 80059fe:	7dbb      	ldrb	r3, [r7, #22]
 8005a00:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005a04:	fb02 f303 	mul.w	r3, r2, r3
 8005a08:	68ba      	ldr	r2, [r7, #8]
 8005a0a:	4413      	add	r3, r2
 8005a0c:	f893 2161 	ldrb.w	r2, [r3, #353]	@ 0x161
 8005a10:	7dbb      	ldrb	r3, [r7, #22]
 8005a12:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005a16:	fb01 f303 	mul.w	r3, r1, r3
 8005a1a:	68b9      	ldr	r1, [r7, #8]
 8005a1c:	440b      	add	r3, r1
 8005a1e:	f002 020f 	and.w	r2, r2, #15
 8005a22:	b2d2      	uxtb	r2, r2
 8005a24:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005a28:	7dbb      	ldrb	r3, [r7, #22]
 8005a2a:	3301      	adds	r3, #1
 8005a2c:	75bb      	strb	r3, [r7, #22]
 8005a2e:	7dba      	ldrb	r2, [r7, #22]
 8005a30:	7bfb      	ldrb	r3, [r7, #15]
 8005a32:	429a      	cmp	r2, r3
 8005a34:	f4ff af32 	bcc.w	800589c <adBms6830ParseComm+0x18>
  }
}
 8005a38:	bf00      	nop
 8005a3a:	bf00      	nop
 8005a3c:	3718      	adds	r7, #24
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}

08005a42 <adBms6830ParseSID>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseSID(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005a42:	b580      	push	{r7, lr}
 8005a44:	b086      	sub	sp, #24
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	4603      	mov	r3, r0
 8005a4a:	60b9      	str	r1, [r7, #8]
 8005a4c:	607a      	str	r2, [r7, #4]
 8005a4e:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005a50:	2300      	movs	r3, #0
 8005a52:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005a54:	2300      	movs	r3, #0
 8005a56:	75bb      	strb	r3, [r7, #22]
 8005a58:	e083      	b.n	8005b62 <adBms6830ParseSID+0x120>
  {
    memcpy(&ic[curr_ic].rsid.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005a5a:	7dbb      	ldrb	r3, [r7, #22]
 8005a5c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005a60:	fb02 f303 	mul.w	r3, r2, r3
 8005a64:	68ba      	ldr	r2, [r7, #8]
 8005a66:	4413      	add	r3, r2
 8005a68:	f203 1087 	addw	r0, r3, #391	@ 0x187
 8005a6c:	7dfb      	ldrb	r3, [r7, #23]
 8005a6e:	687a      	ldr	r2, [r7, #4]
 8005a70:	4413      	add	r3, r2
 8005a72:	2208      	movs	r2, #8
 8005a74:	4619      	mov	r1, r3
 8005a76:	f00d ffeb 	bl	8013a50 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005a7a:	7dbb      	ldrb	r3, [r7, #22]
 8005a7c:	3301      	adds	r3, #1
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	00db      	lsls	r3, r3, #3
 8005a82:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].sid.sid[0] = ic[curr_ic].rsid.rx_data[0];
 8005a84:	7dbb      	ldrb	r3, [r7, #22]
 8005a86:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005a8a:	fb02 f303 	mul.w	r3, r2, r3
 8005a8e:	68ba      	ldr	r2, [r7, #8]
 8005a90:	441a      	add	r2, r3
 8005a92:	7dbb      	ldrb	r3, [r7, #22]
 8005a94:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005a98:	fb01 f303 	mul.w	r3, r1, r3
 8005a9c:	68b9      	ldr	r1, [r7, #8]
 8005a9e:	440b      	add	r3, r1
 8005aa0:	f892 2187 	ldrb.w	r2, [r2, #391]	@ 0x187
 8005aa4:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
    ic[curr_ic].sid.sid[1] = ic[curr_ic].rsid.rx_data[1];
 8005aa8:	7dbb      	ldrb	r3, [r7, #22]
 8005aaa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005aae:	fb02 f303 	mul.w	r3, r2, r3
 8005ab2:	68ba      	ldr	r2, [r7, #8]
 8005ab4:	441a      	add	r2, r3
 8005ab6:	7dbb      	ldrb	r3, [r7, #22]
 8005ab8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005abc:	fb01 f303 	mul.w	r3, r1, r3
 8005ac0:	68b9      	ldr	r1, [r7, #8]
 8005ac2:	440b      	add	r3, r1
 8005ac4:	f892 2188 	ldrb.w	r2, [r2, #392]	@ 0x188
 8005ac8:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
    ic[curr_ic].sid.sid[2] = ic[curr_ic].rsid.rx_data[2];
 8005acc:	7dbb      	ldrb	r3, [r7, #22]
 8005ace:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005ad2:	fb02 f303 	mul.w	r3, r2, r3
 8005ad6:	68ba      	ldr	r2, [r7, #8]
 8005ad8:	441a      	add	r2, r3
 8005ada:	7dbb      	ldrb	r3, [r7, #22]
 8005adc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005ae0:	fb01 f303 	mul.w	r3, r1, r3
 8005ae4:	68b9      	ldr	r1, [r7, #8]
 8005ae6:	440b      	add	r3, r1
 8005ae8:	f892 2189 	ldrb.w	r2, [r2, #393]	@ 0x189
 8005aec:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
    ic[curr_ic].sid.sid[3] = ic[curr_ic].rsid.rx_data[3];
 8005af0:	7dbb      	ldrb	r3, [r7, #22]
 8005af2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005af6:	fb02 f303 	mul.w	r3, r2, r3
 8005afa:	68ba      	ldr	r2, [r7, #8]
 8005afc:	441a      	add	r2, r3
 8005afe:	7dbb      	ldrb	r3, [r7, #22]
 8005b00:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005b04:	fb01 f303 	mul.w	r3, r1, r3
 8005b08:	68b9      	ldr	r1, [r7, #8]
 8005b0a:	440b      	add	r3, r1
 8005b0c:	f892 218a 	ldrb.w	r2, [r2, #394]	@ 0x18a
 8005b10:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
    ic[curr_ic].sid.sid[4] = ic[curr_ic].rsid.rx_data[4];
 8005b14:	7dbb      	ldrb	r3, [r7, #22]
 8005b16:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005b1a:	fb02 f303 	mul.w	r3, r2, r3
 8005b1e:	68ba      	ldr	r2, [r7, #8]
 8005b20:	441a      	add	r2, r3
 8005b22:	7dbb      	ldrb	r3, [r7, #22]
 8005b24:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005b28:	fb01 f303 	mul.w	r3, r1, r3
 8005b2c:	68b9      	ldr	r1, [r7, #8]
 8005b2e:	440b      	add	r3, r1
 8005b30:	f892 218b 	ldrb.w	r2, [r2, #395]	@ 0x18b
 8005b34:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
    ic[curr_ic].sid.sid[5] = ic[curr_ic].rsid.rx_data[5];
 8005b38:	7dbb      	ldrb	r3, [r7, #22]
 8005b3a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005b3e:	fb02 f303 	mul.w	r3, r2, r3
 8005b42:	68ba      	ldr	r2, [r7, #8]
 8005b44:	441a      	add	r2, r3
 8005b46:	7dbb      	ldrb	r3, [r7, #22]
 8005b48:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005b4c:	fb01 f303 	mul.w	r3, r1, r3
 8005b50:	68b9      	ldr	r1, [r7, #8]
 8005b52:	440b      	add	r3, r1
 8005b54:	f892 218c 	ldrb.w	r2, [r2, #396]	@ 0x18c
 8005b58:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005b5c:	7dbb      	ldrb	r3, [r7, #22]
 8005b5e:	3301      	adds	r3, #1
 8005b60:	75bb      	strb	r3, [r7, #22]
 8005b62:	7dba      	ldrb	r2, [r7, #22]
 8005b64:	7bfb      	ldrb	r3, [r7, #15]
 8005b66:	429a      	cmp	r2, r3
 8005b68:	f4ff af77 	bcc.w	8005a5a <adBms6830ParseSID+0x18>
  }
}
 8005b6c:	bf00      	nop
 8005b6e:	bf00      	nop
 8005b70:	3718      	adds	r7, #24
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}

08005b76 <adBms6830ParsePwma>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParsePwma(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005b76:	b580      	push	{r7, lr}
 8005b78:	b086      	sub	sp, #24
 8005b7a:	af00      	add	r7, sp, #0
 8005b7c:	4603      	mov	r3, r0
 8005b7e:	60b9      	str	r1, [r7, #8]
 8005b80:	607a      	str	r2, [r7, #4]
 8005b82:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005b84:	2300      	movs	r3, #0
 8005b86:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005b88:	2300      	movs	r3, #0
 8005b8a:	75bb      	strb	r3, [r7, #22]
 8005b8c:	e10d      	b.n	8005daa <adBms6830ParsePwma+0x234>
  {
    memcpy(&ic[curr_ic].pwma.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005b8e:	7dbb      	ldrb	r3, [r7, #22]
 8005b90:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005b94:	fb02 f303 	mul.w	r3, r2, r3
 8005b98:	68ba      	ldr	r2, [r7, #8]
 8005b9a:	4413      	add	r3, r2
 8005b9c:	f203 106b 	addw	r0, r3, #363	@ 0x16b
 8005ba0:	7dfb      	ldrb	r3, [r7, #23]
 8005ba2:	687a      	ldr	r2, [r7, #4]
 8005ba4:	4413      	add	r3, r2
 8005ba6:	2208      	movs	r2, #8
 8005ba8:	4619      	mov	r1, r3
 8005baa:	f00d ff51 	bl	8013a50 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005bae:	7dbb      	ldrb	r3, [r7, #22]
 8005bb0:	3301      	adds	r3, #1
 8005bb2:	b2db      	uxtb	r3, r3
 8005bb4:	00db      	lsls	r3, r3, #3
 8005bb6:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].PwmA.pwma[0] = (ic[curr_ic].pwma.rx_data[0] & 0x0F);
 8005bb8:	7dbb      	ldrb	r3, [r7, #22]
 8005bba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005bbe:	fb02 f303 	mul.w	r3, r2, r3
 8005bc2:	68ba      	ldr	r2, [r7, #8]
 8005bc4:	4413      	add	r3, r2
 8005bc6:	f893 216b 	ldrb.w	r2, [r3, #363]	@ 0x16b
 8005bca:	7dbb      	ldrb	r3, [r7, #22]
 8005bcc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005bd0:	fb01 f303 	mul.w	r3, r1, r3
 8005bd4:	68b9      	ldr	r1, [r7, #8]
 8005bd6:	440b      	add	r3, r1
 8005bd8:	f002 020f 	and.w	r2, r2, #15
 8005bdc:	b2d2      	uxtb	r2, r2
 8005bde:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
    ic[curr_ic].PwmA.pwma[1] = ((ic[curr_ic].pwma.rx_data[0] & 0xF0) >> 4);
 8005be2:	7dbb      	ldrb	r3, [r7, #22]
 8005be4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005be8:	fb02 f303 	mul.w	r3, r2, r3
 8005bec:	68ba      	ldr	r2, [r7, #8]
 8005bee:	4413      	add	r3, r2
 8005bf0:	f893 216b 	ldrb.w	r2, [r3, #363]	@ 0x16b
 8005bf4:	7dbb      	ldrb	r3, [r7, #22]
 8005bf6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005bfa:	fb01 f303 	mul.w	r3, r1, r3
 8005bfe:	68b9      	ldr	r1, [r7, #8]
 8005c00:	440b      	add	r3, r1
 8005c02:	0912      	lsrs	r2, r2, #4
 8005c04:	b2d2      	uxtb	r2, r2
 8005c06:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
    ic[curr_ic].PwmA.pwma[2] = (ic[curr_ic].pwma.rx_data[1] & 0x0F);
 8005c0a:	7dbb      	ldrb	r3, [r7, #22]
 8005c0c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005c10:	fb02 f303 	mul.w	r3, r2, r3
 8005c14:	68ba      	ldr	r2, [r7, #8]
 8005c16:	4413      	add	r3, r2
 8005c18:	f893 216c 	ldrb.w	r2, [r3, #364]	@ 0x16c
 8005c1c:	7dbb      	ldrb	r3, [r7, #22]
 8005c1e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005c22:	fb01 f303 	mul.w	r3, r1, r3
 8005c26:	68b9      	ldr	r1, [r7, #8]
 8005c28:	440b      	add	r3, r1
 8005c2a:	f002 020f 	and.w	r2, r2, #15
 8005c2e:	b2d2      	uxtb	r2, r2
 8005c30:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
    ic[curr_ic].PwmA.pwma[3] = ((ic[curr_ic].pwma.rx_data[1] & 0xF0) >> 4);
 8005c34:	7dbb      	ldrb	r3, [r7, #22]
 8005c36:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005c3a:	fb02 f303 	mul.w	r3, r2, r3
 8005c3e:	68ba      	ldr	r2, [r7, #8]
 8005c40:	4413      	add	r3, r2
 8005c42:	f893 216c 	ldrb.w	r2, [r3, #364]	@ 0x16c
 8005c46:	7dbb      	ldrb	r3, [r7, #22]
 8005c48:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005c4c:	fb01 f303 	mul.w	r3, r1, r3
 8005c50:	68b9      	ldr	r1, [r7, #8]
 8005c52:	440b      	add	r3, r1
 8005c54:	0912      	lsrs	r2, r2, #4
 8005c56:	b2d2      	uxtb	r2, r2
 8005c58:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
    ic[curr_ic].PwmA.pwma[4] = (ic[curr_ic].pwma.rx_data[2] & 0x0F);
 8005c5c:	7dbb      	ldrb	r3, [r7, #22]
 8005c5e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005c62:	fb02 f303 	mul.w	r3, r2, r3
 8005c66:	68ba      	ldr	r2, [r7, #8]
 8005c68:	4413      	add	r3, r2
 8005c6a:	f893 216d 	ldrb.w	r2, [r3, #365]	@ 0x16d
 8005c6e:	7dbb      	ldrb	r3, [r7, #22]
 8005c70:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005c74:	fb01 f303 	mul.w	r3, r1, r3
 8005c78:	68b9      	ldr	r1, [r7, #8]
 8005c7a:	440b      	add	r3, r1
 8005c7c:	f002 020f 	and.w	r2, r2, #15
 8005c80:	b2d2      	uxtb	r2, r2
 8005c82:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
    ic[curr_ic].PwmA.pwma[5] = ((ic[curr_ic].pwma.rx_data[2] & 0xF0) >> 4);
 8005c86:	7dbb      	ldrb	r3, [r7, #22]
 8005c88:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005c8c:	fb02 f303 	mul.w	r3, r2, r3
 8005c90:	68ba      	ldr	r2, [r7, #8]
 8005c92:	4413      	add	r3, r2
 8005c94:	f893 216d 	ldrb.w	r2, [r3, #365]	@ 0x16d
 8005c98:	7dbb      	ldrb	r3, [r7, #22]
 8005c9a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005c9e:	fb01 f303 	mul.w	r3, r1, r3
 8005ca2:	68b9      	ldr	r1, [r7, #8]
 8005ca4:	440b      	add	r3, r1
 8005ca6:	0912      	lsrs	r2, r2, #4
 8005ca8:	b2d2      	uxtb	r2, r2
 8005caa:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
    ic[curr_ic].PwmA.pwma[6] = (ic[curr_ic].pwma.rx_data[3] & 0x0F);
 8005cae:	7dbb      	ldrb	r3, [r7, #22]
 8005cb0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005cb4:	fb02 f303 	mul.w	r3, r2, r3
 8005cb8:	68ba      	ldr	r2, [r7, #8]
 8005cba:	4413      	add	r3, r2
 8005cbc:	f893 216e 	ldrb.w	r2, [r3, #366]	@ 0x16e
 8005cc0:	7dbb      	ldrb	r3, [r7, #22]
 8005cc2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005cc6:	fb01 f303 	mul.w	r3, r1, r3
 8005cca:	68b9      	ldr	r1, [r7, #8]
 8005ccc:	440b      	add	r3, r1
 8005cce:	f002 020f 	and.w	r2, r2, #15
 8005cd2:	b2d2      	uxtb	r2, r2
 8005cd4:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
    ic[curr_ic].PwmA.pwma[7] = ((ic[curr_ic].pwma.rx_data[3] & 0xF0) >> 4);
 8005cd8:	7dbb      	ldrb	r3, [r7, #22]
 8005cda:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005cde:	fb02 f303 	mul.w	r3, r2, r3
 8005ce2:	68ba      	ldr	r2, [r7, #8]
 8005ce4:	4413      	add	r3, r2
 8005ce6:	f893 216e 	ldrb.w	r2, [r3, #366]	@ 0x16e
 8005cea:	7dbb      	ldrb	r3, [r7, #22]
 8005cec:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005cf0:	fb01 f303 	mul.w	r3, r1, r3
 8005cf4:	68b9      	ldr	r1, [r7, #8]
 8005cf6:	440b      	add	r3, r1
 8005cf8:	0912      	lsrs	r2, r2, #4
 8005cfa:	b2d2      	uxtb	r2, r2
 8005cfc:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
    ic[curr_ic].PwmA.pwma[8] = (ic[curr_ic].pwma.rx_data[4] & 0x0F);
 8005d00:	7dbb      	ldrb	r3, [r7, #22]
 8005d02:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005d06:	fb02 f303 	mul.w	r3, r2, r3
 8005d0a:	68ba      	ldr	r2, [r7, #8]
 8005d0c:	4413      	add	r3, r2
 8005d0e:	f893 216f 	ldrb.w	r2, [r3, #367]	@ 0x16f
 8005d12:	7dbb      	ldrb	r3, [r7, #22]
 8005d14:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005d18:	fb01 f303 	mul.w	r3, r1, r3
 8005d1c:	68b9      	ldr	r1, [r7, #8]
 8005d1e:	440b      	add	r3, r1
 8005d20:	f002 020f 	and.w	r2, r2, #15
 8005d24:	b2d2      	uxtb	r2, r2
 8005d26:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
    ic[curr_ic].PwmA.pwma[9] = ((ic[curr_ic].pwma.rx_data[4] & 0xF0) >> 4);
 8005d2a:	7dbb      	ldrb	r3, [r7, #22]
 8005d2c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005d30:	fb02 f303 	mul.w	r3, r2, r3
 8005d34:	68ba      	ldr	r2, [r7, #8]
 8005d36:	4413      	add	r3, r2
 8005d38:	f893 216f 	ldrb.w	r2, [r3, #367]	@ 0x16f
 8005d3c:	7dbb      	ldrb	r3, [r7, #22]
 8005d3e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005d42:	fb01 f303 	mul.w	r3, r1, r3
 8005d46:	68b9      	ldr	r1, [r7, #8]
 8005d48:	440b      	add	r3, r1
 8005d4a:	0912      	lsrs	r2, r2, #4
 8005d4c:	b2d2      	uxtb	r2, r2
 8005d4e:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
    ic[curr_ic].PwmA.pwma[10] = (ic[curr_ic].pwma.rx_data[5] & 0x0F);
 8005d52:	7dbb      	ldrb	r3, [r7, #22]
 8005d54:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005d58:	fb02 f303 	mul.w	r3, r2, r3
 8005d5c:	68ba      	ldr	r2, [r7, #8]
 8005d5e:	4413      	add	r3, r2
 8005d60:	f893 2170 	ldrb.w	r2, [r3, #368]	@ 0x170
 8005d64:	7dbb      	ldrb	r3, [r7, #22]
 8005d66:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005d6a:	fb01 f303 	mul.w	r3, r1, r3
 8005d6e:	68b9      	ldr	r1, [r7, #8]
 8005d70:	440b      	add	r3, r1
 8005d72:	f002 020f 	and.w	r2, r2, #15
 8005d76:	b2d2      	uxtb	r2, r2
 8005d78:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
    ic[curr_ic].PwmA.pwma[11] = ((ic[curr_ic].pwma.rx_data[5] & 0xF0) >> 4);
 8005d7c:	7dbb      	ldrb	r3, [r7, #22]
 8005d7e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005d82:	fb02 f303 	mul.w	r3, r2, r3
 8005d86:	68ba      	ldr	r2, [r7, #8]
 8005d88:	4413      	add	r3, r2
 8005d8a:	f893 2170 	ldrb.w	r2, [r3, #368]	@ 0x170
 8005d8e:	7dbb      	ldrb	r3, [r7, #22]
 8005d90:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005d94:	fb01 f303 	mul.w	r3, r1, r3
 8005d98:	68b9      	ldr	r1, [r7, #8]
 8005d9a:	440b      	add	r3, r1
 8005d9c:	0912      	lsrs	r2, r2, #4
 8005d9e:	b2d2      	uxtb	r2, r2
 8005da0:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005da4:	7dbb      	ldrb	r3, [r7, #22]
 8005da6:	3301      	adds	r3, #1
 8005da8:	75bb      	strb	r3, [r7, #22]
 8005daa:	7dba      	ldrb	r2, [r7, #22]
 8005dac:	7bfb      	ldrb	r3, [r7, #15]
 8005dae:	429a      	cmp	r2, r3
 8005db0:	f4ff aeed 	bcc.w	8005b8e <adBms6830ParsePwma+0x18>
  }
}
 8005db4:	bf00      	nop
 8005db6:	bf00      	nop
 8005db8:	3718      	adds	r7, #24
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bd80      	pop	{r7, pc}

08005dbe <adBms6830ParsePwmb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParsePwmb(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005dbe:	b580      	push	{r7, lr}
 8005dc0:	b086      	sub	sp, #24
 8005dc2:	af00      	add	r7, sp, #0
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	60b9      	str	r1, [r7, #8]
 8005dc8:	607a      	str	r2, [r7, #4]
 8005dca:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005dcc:	2300      	movs	r3, #0
 8005dce:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	75bb      	strb	r3, [r7, #22]
 8005dd4:	e069      	b.n	8005eaa <adBms6830ParsePwmb+0xec>
  {
    memcpy(&ic[curr_ic].pwmb.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005dd6:	7dbb      	ldrb	r3, [r7, #22]
 8005dd8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005ddc:	fb02 f303 	mul.w	r3, r2, r3
 8005de0:	68ba      	ldr	r2, [r7, #8]
 8005de2:	4413      	add	r3, r2
 8005de4:	f203 1079 	addw	r0, r3, #377	@ 0x179
 8005de8:	7dfb      	ldrb	r3, [r7, #23]
 8005dea:	687a      	ldr	r2, [r7, #4]
 8005dec:	4413      	add	r3, r2
 8005dee:	2208      	movs	r2, #8
 8005df0:	4619      	mov	r1, r3
 8005df2:	f00d fe2d 	bl	8013a50 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005df6:	7dbb      	ldrb	r3, [r7, #22]
 8005df8:	3301      	adds	r3, #1
 8005dfa:	b2db      	uxtb	r3, r3
 8005dfc:	00db      	lsls	r3, r3, #3
 8005dfe:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].PwmB.pwmb[0] = (ic[curr_ic].pwmb.rx_data[0] & 0x0F);
 8005e00:	7dbb      	ldrb	r3, [r7, #22]
 8005e02:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005e06:	fb02 f303 	mul.w	r3, r2, r3
 8005e0a:	68ba      	ldr	r2, [r7, #8]
 8005e0c:	4413      	add	r3, r2
 8005e0e:	f893 2179 	ldrb.w	r2, [r3, #377]	@ 0x179
 8005e12:	7dbb      	ldrb	r3, [r7, #22]
 8005e14:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005e18:	fb01 f303 	mul.w	r3, r1, r3
 8005e1c:	68b9      	ldr	r1, [r7, #8]
 8005e1e:	440b      	add	r3, r1
 8005e20:	f002 020f 	and.w	r2, r2, #15
 8005e24:	b2d2      	uxtb	r2, r2
 8005e26:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
    ic[curr_ic].PwmB.pwmb[1] = ((ic[curr_ic].pwmb.rx_data[0] & 0xF0) >> 4);
 8005e2a:	7dbb      	ldrb	r3, [r7, #22]
 8005e2c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005e30:	fb02 f303 	mul.w	r3, r2, r3
 8005e34:	68ba      	ldr	r2, [r7, #8]
 8005e36:	4413      	add	r3, r2
 8005e38:	f893 2179 	ldrb.w	r2, [r3, #377]	@ 0x179
 8005e3c:	7dbb      	ldrb	r3, [r7, #22]
 8005e3e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005e42:	fb01 f303 	mul.w	r3, r1, r3
 8005e46:	68b9      	ldr	r1, [r7, #8]
 8005e48:	440b      	add	r3, r1
 8005e4a:	0912      	lsrs	r2, r2, #4
 8005e4c:	b2d2      	uxtb	r2, r2
 8005e4e:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    ic[curr_ic].PwmB.pwmb[2] = (ic[curr_ic].pwmb.rx_data[1] & 0x0F);
 8005e52:	7dbb      	ldrb	r3, [r7, #22]
 8005e54:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005e58:	fb02 f303 	mul.w	r3, r2, r3
 8005e5c:	68ba      	ldr	r2, [r7, #8]
 8005e5e:	4413      	add	r3, r2
 8005e60:	f893 217a 	ldrb.w	r2, [r3, #378]	@ 0x17a
 8005e64:	7dbb      	ldrb	r3, [r7, #22]
 8005e66:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005e6a:	fb01 f303 	mul.w	r3, r1, r3
 8005e6e:	68b9      	ldr	r1, [r7, #8]
 8005e70:	440b      	add	r3, r1
 8005e72:	f002 020f 	and.w	r2, r2, #15
 8005e76:	b2d2      	uxtb	r2, r2
 8005e78:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
    ic[curr_ic].PwmB.pwmb[3] = ((ic[curr_ic].pwmb.rx_data[1] & 0xF0) >> 4);
 8005e7c:	7dbb      	ldrb	r3, [r7, #22]
 8005e7e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005e82:	fb02 f303 	mul.w	r3, r2, r3
 8005e86:	68ba      	ldr	r2, [r7, #8]
 8005e88:	4413      	add	r3, r2
 8005e8a:	f893 217a 	ldrb.w	r2, [r3, #378]	@ 0x17a
 8005e8e:	7dbb      	ldrb	r3, [r7, #22]
 8005e90:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005e94:	fb01 f303 	mul.w	r3, r1, r3
 8005e98:	68b9      	ldr	r1, [r7, #8]
 8005e9a:	440b      	add	r3, r1
 8005e9c:	0912      	lsrs	r2, r2, #4
 8005e9e:	b2d2      	uxtb	r2, r2
 8005ea0:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005ea4:	7dbb      	ldrb	r3, [r7, #22]
 8005ea6:	3301      	adds	r3, #1
 8005ea8:	75bb      	strb	r3, [r7, #22]
 8005eaa:	7dba      	ldrb	r2, [r7, #22]
 8005eac:	7bfb      	ldrb	r3, [r7, #15]
 8005eae:	429a      	cmp	r2, r3
 8005eb0:	d391      	bcc.n	8005dd6 <adBms6830ParsePwmb+0x18>
  }
}
 8005eb2:	bf00      	nop
 8005eb4:	bf00      	nop
 8005eb6:	3718      	adds	r7, #24
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bd80      	pop	{r7, pc}

08005ebc <adBms6830ParsePwm>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParsePwm(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *data)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b084      	sub	sp, #16
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	60b9      	str	r1, [r7, #8]
 8005ec4:	607b      	str	r3, [r7, #4]
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	73fb      	strb	r3, [r7, #15]
 8005eca:	4613      	mov	r3, r2
 8005ecc:	73bb      	strb	r3, [r7, #14]
  switch (grp)
 8005ece:	7bbb      	ldrb	r3, [r7, #14]
 8005ed0:	2b01      	cmp	r3, #1
 8005ed2:	d002      	beq.n	8005eda <adBms6830ParsePwm+0x1e>
 8005ed4:	2b02      	cmp	r3, #2
 8005ed6:	d007      	beq.n	8005ee8 <adBms6830ParsePwm+0x2c>
    case B:
      adBms6830ParsePwmb(tIC, &ic[0], &data[0]);
      break;

    default:
      break;
 8005ed8:	e00d      	b.n	8005ef6 <adBms6830ParsePwm+0x3a>
      adBms6830ParsePwma(tIC, &ic[0], &data[0]);
 8005eda:	7bfb      	ldrb	r3, [r7, #15]
 8005edc:	687a      	ldr	r2, [r7, #4]
 8005ede:	68b9      	ldr	r1, [r7, #8]
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	f7ff fe48 	bl	8005b76 <adBms6830ParsePwma>
      break;
 8005ee6:	e006      	b.n	8005ef6 <adBms6830ParsePwm+0x3a>
      adBms6830ParsePwmb(tIC, &ic[0], &data[0]);
 8005ee8:	7bfb      	ldrb	r3, [r7, #15]
 8005eea:	687a      	ldr	r2, [r7, #4]
 8005eec:	68b9      	ldr	r1, [r7, #8]
 8005eee:	4618      	mov	r0, r3
 8005ef0:	f7ff ff65 	bl	8005dbe <adBms6830ParsePwmb>
      break;
 8005ef4:	bf00      	nop
  }
}
 8005ef6:	bf00      	nop
 8005ef8:	3710      	adds	r7, #16
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bd80      	pop	{r7, pc}

08005efe <adBms6830CreateConfiga>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateConfiga(uint8_t tIC, cell_asic *ic)
{
 8005efe:	b480      	push	{r7}
 8005f00:	b085      	sub	sp, #20
 8005f02:	af00      	add	r7, sp, #0
 8005f04:	4603      	mov	r3, r0
 8005f06:	6039      	str	r1, [r7, #0]
 8005f08:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	73fb      	strb	r3, [r7, #15]
 8005f0e:	e0fa      	b.n	8006106 <adBms6830CreateConfiga+0x208>
  {
    ic[curr_ic].configa.tx_data[0] = (((ic[curr_ic].tx_cfga.refon & 0x01) << 7) | (ic[curr_ic].tx_cfga.cth & 0x07));
 8005f10:	7bfb      	ldrb	r3, [r7, #15]
 8005f12:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005f16:	fb02 f303 	mul.w	r3, r2, r3
 8005f1a:	683a      	ldr	r2, [r7, #0]
 8005f1c:	4413      	add	r3, r2
 8005f1e:	781b      	ldrb	r3, [r3, #0]
 8005f20:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005f24:	b2db      	uxtb	r3, r3
 8005f26:	b25b      	sxtb	r3, r3
 8005f28:	01db      	lsls	r3, r3, #7
 8005f2a:	b25a      	sxtb	r2, r3
 8005f2c:	7bfb      	ldrb	r3, [r7, #15]
 8005f2e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005f32:	fb01 f303 	mul.w	r3, r1, r3
 8005f36:	6839      	ldr	r1, [r7, #0]
 8005f38:	440b      	add	r3, r1
 8005f3a:	781b      	ldrb	r3, [r3, #0]
 8005f3c:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8005f40:	b2db      	uxtb	r3, r3
 8005f42:	b25b      	sxtb	r3, r3
 8005f44:	f003 0307 	and.w	r3, r3, #7
 8005f48:	b25b      	sxtb	r3, r3
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	b259      	sxtb	r1, r3
 8005f4e:	7bfb      	ldrb	r3, [r7, #15]
 8005f50:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005f54:	fb02 f303 	mul.w	r3, r2, r3
 8005f58:	683a      	ldr	r2, [r7, #0]
 8005f5a:	4413      	add	r3, r2
 8005f5c:	b2ca      	uxtb	r2, r1
 8005f5e:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
    ic[curr_ic].configa.tx_data[1] = (ic[curr_ic].tx_cfga.flag_d & 0xFF);
 8005f62:	7bfb      	ldrb	r3, [r7, #15]
 8005f64:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005f68:	fb02 f303 	mul.w	r3, r2, r3
 8005f6c:	683a      	ldr	r2, [r7, #0]
 8005f6e:	441a      	add	r2, r3
 8005f70:	7bfb      	ldrb	r3, [r7, #15]
 8005f72:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005f76:	fb01 f303 	mul.w	r3, r1, r3
 8005f7a:	6839      	ldr	r1, [r7, #0]
 8005f7c:	440b      	add	r3, r1
 8005f7e:	7852      	ldrb	r2, [r2, #1]
 8005f80:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
    ic[curr_ic].configa.tx_data[2] = (((ic[curr_ic].tx_cfga.soakon & 0x01) << 7) | ((ic[curr_ic].tx_cfga.owrng & 0x01) << 6) | ((ic[curr_ic].tx_cfga.owa & 0x07) << 3));
 8005f84:	7bfb      	ldrb	r3, [r7, #15]
 8005f86:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005f8a:	fb02 f303 	mul.w	r3, r2, r3
 8005f8e:	683a      	ldr	r2, [r7, #0]
 8005f90:	4413      	add	r3, r2
 8005f92:	789b      	ldrb	r3, [r3, #2]
 8005f94:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005f98:	b2db      	uxtb	r3, r3
 8005f9a:	b25b      	sxtb	r3, r3
 8005f9c:	01db      	lsls	r3, r3, #7
 8005f9e:	b25a      	sxtb	r2, r3
 8005fa0:	7bfb      	ldrb	r3, [r7, #15]
 8005fa2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005fa6:	fb01 f303 	mul.w	r3, r1, r3
 8005faa:	6839      	ldr	r1, [r7, #0]
 8005fac:	440b      	add	r3, r1
 8005fae:	789b      	ldrb	r3, [r3, #2]
 8005fb0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005fb4:	b2db      	uxtb	r3, r3
 8005fb6:	b25b      	sxtb	r3, r3
 8005fb8:	019b      	lsls	r3, r3, #6
 8005fba:	b25b      	sxtb	r3, r3
 8005fbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fc0:	b25b      	sxtb	r3, r3
 8005fc2:	4313      	orrs	r3, r2
 8005fc4:	b25a      	sxtb	r2, r3
 8005fc6:	7bfb      	ldrb	r3, [r7, #15]
 8005fc8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005fcc:	fb01 f303 	mul.w	r3, r1, r3
 8005fd0:	6839      	ldr	r1, [r7, #0]
 8005fd2:	440b      	add	r3, r1
 8005fd4:	789b      	ldrb	r3, [r3, #2]
 8005fd6:	f3c3 0382 	ubfx	r3, r3, #2, #3
 8005fda:	b2db      	uxtb	r3, r3
 8005fdc:	b25b      	sxtb	r3, r3
 8005fde:	00db      	lsls	r3, r3, #3
 8005fe0:	b25b      	sxtb	r3, r3
 8005fe2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005fe6:	b25b      	sxtb	r3, r3
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	b259      	sxtb	r1, r3
 8005fec:	7bfb      	ldrb	r3, [r7, #15]
 8005fee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005ff2:	fb02 f303 	mul.w	r3, r2, r3
 8005ff6:	683a      	ldr	r2, [r7, #0]
 8005ff8:	4413      	add	r3, r2
 8005ffa:	b2ca      	uxtb	r2, r1
 8005ffc:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
    ic[curr_ic].configa.tx_data[3] = ((ic[curr_ic].tx_cfga.gpo & 0x00FF));
 8006000:	7bfb      	ldrb	r3, [r7, #15]
 8006002:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006006:	fb02 f303 	mul.w	r3, r2, r3
 800600a:	683a      	ldr	r2, [r7, #0]
 800600c:	4413      	add	r3, r2
 800600e:	885b      	ldrh	r3, [r3, #2]
 8006010:	f3c3 1349 	ubfx	r3, r3, #5, #10
 8006014:	b299      	uxth	r1, r3
 8006016:	7bfb      	ldrb	r3, [r7, #15]
 8006018:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800601c:	fb02 f303 	mul.w	r3, r2, r3
 8006020:	683a      	ldr	r2, [r7, #0]
 8006022:	4413      	add	r3, r2
 8006024:	b2ca      	uxtb	r2, r1
 8006026:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    ic[curr_ic].configa.tx_data[4] = ((ic[curr_ic].tx_cfga.gpo & 0x0300)>>8);
 800602a:	7bfb      	ldrb	r3, [r7, #15]
 800602c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006030:	fb02 f303 	mul.w	r3, r2, r3
 8006034:	683a      	ldr	r2, [r7, #0]
 8006036:	4413      	add	r3, r2
 8006038:	885b      	ldrh	r3, [r3, #2]
 800603a:	f3c3 1349 	ubfx	r3, r3, #5, #10
 800603e:	b29b      	uxth	r3, r3
 8006040:	121b      	asrs	r3, r3, #8
 8006042:	b2da      	uxtb	r2, r3
 8006044:	7bfb      	ldrb	r3, [r7, #15]
 8006046:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800604a:	fb01 f303 	mul.w	r3, r1, r3
 800604e:	6839      	ldr	r1, [r7, #0]
 8006050:	440b      	add	r3, r1
 8006052:	f002 0203 	and.w	r2, r2, #3
 8006056:	b2d2      	uxtb	r2, r2
 8006058:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
    ic[curr_ic].configa.tx_data[5] = (((ic[curr_ic].tx_cfga.snap & 0x01) << 5) | ((ic[curr_ic].tx_cfga.mute_st & 0x01) << 4) | ((ic[curr_ic].tx_cfga.comm_bk & 0x01) << 3) | (ic[curr_ic].tx_cfga.fc & 0x07));
 800605c:	7bfb      	ldrb	r3, [r7, #15]
 800605e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006062:	fb02 f303 	mul.w	r3, r2, r3
 8006066:	683a      	ldr	r2, [r7, #0]
 8006068:	4413      	add	r3, r2
 800606a:	78db      	ldrb	r3, [r3, #3]
 800606c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8006070:	b2db      	uxtb	r3, r3
 8006072:	b25b      	sxtb	r3, r3
 8006074:	015b      	lsls	r3, r3, #5
 8006076:	b25b      	sxtb	r3, r3
 8006078:	f003 0320 	and.w	r3, r3, #32
 800607c:	b25a      	sxtb	r2, r3
 800607e:	7bfb      	ldrb	r3, [r7, #15]
 8006080:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006084:	fb01 f303 	mul.w	r3, r1, r3
 8006088:	6839      	ldr	r1, [r7, #0]
 800608a:	440b      	add	r3, r1
 800608c:	791b      	ldrb	r3, [r3, #4]
 800608e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006092:	b2db      	uxtb	r3, r3
 8006094:	b25b      	sxtb	r3, r3
 8006096:	011b      	lsls	r3, r3, #4
 8006098:	b25b      	sxtb	r3, r3
 800609a:	f003 0310 	and.w	r3, r3, #16
 800609e:	b25b      	sxtb	r3, r3
 80060a0:	4313      	orrs	r3, r2
 80060a2:	b25a      	sxtb	r2, r3
 80060a4:	7bfb      	ldrb	r3, [r7, #15]
 80060a6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80060aa:	fb01 f303 	mul.w	r3, r1, r3
 80060ae:	6839      	ldr	r1, [r7, #0]
 80060b0:	440b      	add	r3, r1
 80060b2:	791b      	ldrb	r3, [r3, #4]
 80060b4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80060b8:	b2db      	uxtb	r3, r3
 80060ba:	b25b      	sxtb	r3, r3
 80060bc:	00db      	lsls	r3, r3, #3
 80060be:	b25b      	sxtb	r3, r3
 80060c0:	f003 0308 	and.w	r3, r3, #8
 80060c4:	b25b      	sxtb	r3, r3
 80060c6:	4313      	orrs	r3, r2
 80060c8:	b25a      	sxtb	r2, r3
 80060ca:	7bfb      	ldrb	r3, [r7, #15]
 80060cc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80060d0:	fb01 f303 	mul.w	r3, r1, r3
 80060d4:	6839      	ldr	r1, [r7, #0]
 80060d6:	440b      	add	r3, r1
 80060d8:	791b      	ldrb	r3, [r3, #4]
 80060da:	f3c3 0382 	ubfx	r3, r3, #2, #3
 80060de:	b2db      	uxtb	r3, r3
 80060e0:	b25b      	sxtb	r3, r3
 80060e2:	f003 0307 	and.w	r3, r3, #7
 80060e6:	b25b      	sxtb	r3, r3
 80060e8:	4313      	orrs	r3, r2
 80060ea:	b259      	sxtb	r1, r3
 80060ec:	7bfb      	ldrb	r3, [r7, #15]
 80060ee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80060f2:	fb02 f303 	mul.w	r3, r2, r3
 80060f6:	683a      	ldr	r2, [r7, #0]
 80060f8:	4413      	add	r3, r2
 80060fa:	b2ca      	uxtb	r2, r1
 80060fc:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006100:	7bfb      	ldrb	r3, [r7, #15]
 8006102:	3301      	adds	r3, #1
 8006104:	73fb      	strb	r3, [r7, #15]
 8006106:	7bfa      	ldrb	r2, [r7, #15]
 8006108:	79fb      	ldrb	r3, [r7, #7]
 800610a:	429a      	cmp	r2, r3
 800610c:	f4ff af00 	bcc.w	8005f10 <adBms6830CreateConfiga+0x12>
  }
}
 8006110:	bf00      	nop
 8006112:	bf00      	nop
 8006114:	3714      	adds	r7, #20
 8006116:	46bd      	mov	sp, r7
 8006118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611c:	4770      	bx	lr

0800611e <adBms6830CreateConfigb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateConfigb(uint8_t tIC, cell_asic *ic)
{
 800611e:	b480      	push	{r7}
 8006120:	b085      	sub	sp, #20
 8006122:	af00      	add	r7, sp, #0
 8006124:	4603      	mov	r3, r0
 8006126:	6039      	str	r1, [r7, #0]
 8006128:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800612a:	2300      	movs	r3, #0
 800612c:	73fb      	strb	r3, [r7, #15]
 800612e:	e0ac      	b.n	800628a <adBms6830CreateConfigb+0x16c>
  {
    ic[curr_ic].configb.tx_data[0] = ((ic[curr_ic].tx_cfgb.vuv ));
 8006130:	7bfb      	ldrb	r3, [r7, #15]
 8006132:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006136:	fb02 f303 	mul.w	r3, r2, r3
 800613a:	683a      	ldr	r2, [r7, #0]
 800613c:	4413      	add	r3, r2
 800613e:	8999      	ldrh	r1, [r3, #12]
 8006140:	7bfb      	ldrb	r3, [r7, #15]
 8006142:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006146:	fb02 f303 	mul.w	r3, r2, r3
 800614a:	683a      	ldr	r2, [r7, #0]
 800614c:	4413      	add	r3, r2
 800614e:	b2ca      	uxtb	r2, r1
 8006150:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
    ic[curr_ic].configb.tx_data[1] = (((ic[curr_ic].tx_cfgb.vov & 0x000F) << 4) | ((ic[curr_ic].tx_cfgb.vuv ) >> 8));
 8006154:	7bfb      	ldrb	r3, [r7, #15]
 8006156:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800615a:	fb02 f303 	mul.w	r3, r2, r3
 800615e:	683a      	ldr	r2, [r7, #0]
 8006160:	4413      	add	r3, r2
 8006162:	89db      	ldrh	r3, [r3, #14]
 8006164:	b25b      	sxtb	r3, r3
 8006166:	011b      	lsls	r3, r3, #4
 8006168:	b25a      	sxtb	r2, r3
 800616a:	7bfb      	ldrb	r3, [r7, #15]
 800616c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006170:	fb01 f303 	mul.w	r3, r1, r3
 8006174:	6839      	ldr	r1, [r7, #0]
 8006176:	440b      	add	r3, r1
 8006178:	899b      	ldrh	r3, [r3, #12]
 800617a:	0a1b      	lsrs	r3, r3, #8
 800617c:	b29b      	uxth	r3, r3
 800617e:	b25b      	sxtb	r3, r3
 8006180:	4313      	orrs	r3, r2
 8006182:	b259      	sxtb	r1, r3
 8006184:	7bfb      	ldrb	r3, [r7, #15]
 8006186:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800618a:	fb02 f303 	mul.w	r3, r2, r3
 800618e:	683a      	ldr	r2, [r7, #0]
 8006190:	4413      	add	r3, r2
 8006192:	b2ca      	uxtb	r2, r1
 8006194:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
    ic[curr_ic].configb.tx_data[2] = ((ic[curr_ic].tx_cfgb.vov >>4)&0x0FF);
 8006198:	7bfb      	ldrb	r3, [r7, #15]
 800619a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800619e:	fb02 f303 	mul.w	r3, r2, r3
 80061a2:	683a      	ldr	r2, [r7, #0]
 80061a4:	4413      	add	r3, r2
 80061a6:	89db      	ldrh	r3, [r3, #14]
 80061a8:	091b      	lsrs	r3, r3, #4
 80061aa:	b299      	uxth	r1, r3
 80061ac:	7bfb      	ldrb	r3, [r7, #15]
 80061ae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80061b2:	fb02 f303 	mul.w	r3, r2, r3
 80061b6:	683a      	ldr	r2, [r7, #0]
 80061b8:	4413      	add	r3, r2
 80061ba:	b2ca      	uxtb	r2, r1
 80061bc:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
    ic[curr_ic].configb.tx_data[3] = (((ic[curr_ic].tx_cfgb.dtmen & 0x01) << 7) | ((ic[curr_ic].tx_cfgb.dtrng & 0x01) << 6) | ((ic[curr_ic].tx_cfgb.dcto & 0x3F) << 0));
 80061c0:	7bfb      	ldrb	r3, [r7, #15]
 80061c2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80061c6:	fb02 f303 	mul.w	r3, r2, r3
 80061ca:	683a      	ldr	r2, [r7, #0]
 80061cc:	4413      	add	r3, r2
 80061ce:	7c1b      	ldrb	r3, [r3, #16]
 80061d0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80061d4:	b2db      	uxtb	r3, r3
 80061d6:	b25b      	sxtb	r3, r3
 80061d8:	01db      	lsls	r3, r3, #7
 80061da:	b25a      	sxtb	r2, r3
 80061dc:	7bfb      	ldrb	r3, [r7, #15]
 80061de:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80061e2:	fb01 f303 	mul.w	r3, r1, r3
 80061e6:	6839      	ldr	r1, [r7, #0]
 80061e8:	440b      	add	r3, r1
 80061ea:	7c1b      	ldrb	r3, [r3, #16]
 80061ec:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80061f0:	b2db      	uxtb	r3, r3
 80061f2:	b25b      	sxtb	r3, r3
 80061f4:	019b      	lsls	r3, r3, #6
 80061f6:	b25b      	sxtb	r3, r3
 80061f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061fc:	b25b      	sxtb	r3, r3
 80061fe:	4313      	orrs	r3, r2
 8006200:	b25a      	sxtb	r2, r3
 8006202:	7bfb      	ldrb	r3, [r7, #15]
 8006204:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006208:	fb01 f303 	mul.w	r3, r1, r3
 800620c:	6839      	ldr	r1, [r7, #0]
 800620e:	440b      	add	r3, r1
 8006210:	7c1b      	ldrb	r3, [r3, #16]
 8006212:	f3c3 0385 	ubfx	r3, r3, #2, #6
 8006216:	b2db      	uxtb	r3, r3
 8006218:	b25b      	sxtb	r3, r3
 800621a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800621e:	b25b      	sxtb	r3, r3
 8006220:	4313      	orrs	r3, r2
 8006222:	b259      	sxtb	r1, r3
 8006224:	7bfb      	ldrb	r3, [r7, #15]
 8006226:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800622a:	fb02 f303 	mul.w	r3, r2, r3
 800622e:	683a      	ldr	r2, [r7, #0]
 8006230:	4413      	add	r3, r2
 8006232:	b2ca      	uxtb	r2, r1
 8006234:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    ic[curr_ic].configb.tx_data[4] = ((ic[curr_ic].tx_cfgb.dcc & 0xFF));
 8006238:	7bfb      	ldrb	r3, [r7, #15]
 800623a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800623e:	fb02 f303 	mul.w	r3, r2, r3
 8006242:	683a      	ldr	r2, [r7, #0]
 8006244:	4413      	add	r3, r2
 8006246:	8a59      	ldrh	r1, [r3, #18]
 8006248:	7bfb      	ldrb	r3, [r7, #15]
 800624a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800624e:	fb02 f303 	mul.w	r3, r2, r3
 8006252:	683a      	ldr	r2, [r7, #0]
 8006254:	4413      	add	r3, r2
 8006256:	b2ca      	uxtb	r2, r1
 8006258:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
    ic[curr_ic].configb.tx_data[5] = ((ic[curr_ic].tx_cfgb.dcc >>8 ));
 800625c:	7bfb      	ldrb	r3, [r7, #15]
 800625e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006262:	fb02 f303 	mul.w	r3, r2, r3
 8006266:	683a      	ldr	r2, [r7, #0]
 8006268:	4413      	add	r3, r2
 800626a:	8a5b      	ldrh	r3, [r3, #18]
 800626c:	0a1b      	lsrs	r3, r3, #8
 800626e:	b299      	uxth	r1, r3
 8006270:	7bfb      	ldrb	r3, [r7, #15]
 8006272:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006276:	fb02 f303 	mul.w	r3, r2, r3
 800627a:	683a      	ldr	r2, [r7, #0]
 800627c:	4413      	add	r3, r2
 800627e:	b2ca      	uxtb	r2, r1
 8006280:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006284:	7bfb      	ldrb	r3, [r7, #15]
 8006286:	3301      	adds	r3, #1
 8006288:	73fb      	strb	r3, [r7, #15]
 800628a:	7bfa      	ldrb	r2, [r7, #15]
 800628c:	79fb      	ldrb	r3, [r7, #7]
 800628e:	429a      	cmp	r2, r3
 8006290:	f4ff af4e 	bcc.w	8006130 <adBms6830CreateConfigb+0x12>
  }
}
 8006294:	bf00      	nop
 8006296:	bf00      	nop
 8006298:	3714      	adds	r7, #20
 800629a:	46bd      	mov	sp, r7
 800629c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a0:	4770      	bx	lr

080062a2 <adBms6830CreateClrflagData>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateClrflagData(uint8_t tIC, cell_asic *ic)
{
 80062a2:	b480      	push	{r7}
 80062a4:	b085      	sub	sp, #20
 80062a6:	af00      	add	r7, sp, #0
 80062a8:	4603      	mov	r3, r0
 80062aa:	6039      	str	r1, [r7, #0]
 80062ac:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80062ae:	2300      	movs	r3, #0
 80062b0:	73fb      	strb	r3, [r7, #15]
 80062b2:	e138      	b.n	8006526 <adBms6830CreateClrflagData+0x284>
  {
    ic[curr_ic].clrflag.tx_data[0] = (ic[curr_ic].clflag.cl_csflt & 0x00FF);
 80062b4:	7bfb      	ldrb	r3, [r7, #15]
 80062b6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80062ba:	fb02 f303 	mul.w	r3, r2, r3
 80062be:	683a      	ldr	r2, [r7, #0]
 80062c0:	4413      	add	r3, r2
 80062c2:	8b99      	ldrh	r1, [r3, #28]
 80062c4:	7bfb      	ldrb	r3, [r7, #15]
 80062c6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80062ca:	fb02 f303 	mul.w	r3, r2, r3
 80062ce:	683a      	ldr	r2, [r7, #0]
 80062d0:	4413      	add	r3, r2
 80062d2:	b2ca      	uxtb	r2, r1
 80062d4:	f883 213b 	strb.w	r2, [r3, #315]	@ 0x13b
    ic[curr_ic].clrflag.tx_data[1] = ((ic[curr_ic].clflag.cl_csflt & 0xFF00) >> 8);
 80062d8:	7bfb      	ldrb	r3, [r7, #15]
 80062da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80062de:	fb02 f303 	mul.w	r3, r2, r3
 80062e2:	683a      	ldr	r2, [r7, #0]
 80062e4:	4413      	add	r3, r2
 80062e6:	8b9b      	ldrh	r3, [r3, #28]
 80062e8:	0a1b      	lsrs	r3, r3, #8
 80062ea:	b299      	uxth	r1, r3
 80062ec:	7bfb      	ldrb	r3, [r7, #15]
 80062ee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80062f2:	fb02 f303 	mul.w	r3, r2, r3
 80062f6:	683a      	ldr	r2, [r7, #0]
 80062f8:	4413      	add	r3, r2
 80062fa:	b2ca      	uxtb	r2, r1
 80062fc:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c
    ic[curr_ic].clrflag.tx_data[2] = 0x00;
 8006300:	7bfb      	ldrb	r3, [r7, #15]
 8006302:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006306:	fb02 f303 	mul.w	r3, r2, r3
 800630a:	683a      	ldr	r2, [r7, #0]
 800630c:	4413      	add	r3, r2
 800630e:	2200      	movs	r2, #0
 8006310:	f883 213d 	strb.w	r2, [r3, #317]	@ 0x13d
    ic[curr_ic].clrflag.tx_data[3] = 0x00;
 8006314:	7bfb      	ldrb	r3, [r7, #15]
 8006316:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800631a:	fb02 f303 	mul.w	r3, r2, r3
 800631e:	683a      	ldr	r2, [r7, #0]
 8006320:	4413      	add	r3, r2
 8006322:	2200      	movs	r2, #0
 8006324:	f883 213e 	strb.w	r2, [r3, #318]	@ 0x13e
    ic[curr_ic].clrflag.tx_data[4] = ((ic[curr_ic].clflag.cl_vaov << 7) | (ic[curr_ic].clflag.cl_vauv << 6) | (ic[curr_ic].clflag.cl_vdov << 5) | (ic[curr_ic].clflag.cl_vduv << 4)
 8006328:	7bfb      	ldrb	r3, [r7, #15]
 800632a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800632e:	fb02 f303 	mul.w	r3, r2, r3
 8006332:	683a      	ldr	r2, [r7, #0]
 8006334:	4413      	add	r3, r2
 8006336:	7f9b      	ldrb	r3, [r3, #30]
 8006338:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800633c:	b2db      	uxtb	r3, r3
 800633e:	b25b      	sxtb	r3, r3
 8006340:	01db      	lsls	r3, r3, #7
 8006342:	b25a      	sxtb	r2, r3
 8006344:	7bfb      	ldrb	r3, [r7, #15]
 8006346:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800634a:	fb01 f303 	mul.w	r3, r1, r3
 800634e:	6839      	ldr	r1, [r7, #0]
 8006350:	440b      	add	r3, r1
 8006352:	7f9b      	ldrb	r3, [r3, #30]
 8006354:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8006358:	b2db      	uxtb	r3, r3
 800635a:	b25b      	sxtb	r3, r3
 800635c:	019b      	lsls	r3, r3, #6
 800635e:	b25b      	sxtb	r3, r3
 8006360:	4313      	orrs	r3, r2
 8006362:	b25a      	sxtb	r2, r3
 8006364:	7bfb      	ldrb	r3, [r7, #15]
 8006366:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800636a:	fb01 f303 	mul.w	r3, r1, r3
 800636e:	6839      	ldr	r1, [r7, #0]
 8006370:	440b      	add	r3, r1
 8006372:	7f9b      	ldrb	r3, [r3, #30]
 8006374:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8006378:	b2db      	uxtb	r3, r3
 800637a:	b25b      	sxtb	r3, r3
 800637c:	015b      	lsls	r3, r3, #5
 800637e:	b25b      	sxtb	r3, r3
 8006380:	4313      	orrs	r3, r2
 8006382:	b25a      	sxtb	r2, r3
 8006384:	7bfb      	ldrb	r3, [r7, #15]
 8006386:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800638a:	fb01 f303 	mul.w	r3, r1, r3
 800638e:	6839      	ldr	r1, [r7, #0]
 8006390:	440b      	add	r3, r1
 8006392:	7f9b      	ldrb	r3, [r3, #30]
 8006394:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006398:	b2db      	uxtb	r3, r3
 800639a:	b25b      	sxtb	r3, r3
 800639c:	011b      	lsls	r3, r3, #4
 800639e:	b25b      	sxtb	r3, r3
 80063a0:	4313      	orrs	r3, r2
 80063a2:	b25a      	sxtb	r2, r3
                                      |(ic[curr_ic].clflag.cl_ced << 3)| (ic[curr_ic].clflag.cl_cmed << 2) | (ic[curr_ic].clflag.cl_sed << 1) | (ic[curr_ic].clflag.cl_smed));
 80063a4:	7bfb      	ldrb	r3, [r7, #15]
 80063a6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80063aa:	fb01 f303 	mul.w	r3, r1, r3
 80063ae:	6839      	ldr	r1, [r7, #0]
 80063b0:	440b      	add	r3, r1
 80063b2:	7f9b      	ldrb	r3, [r3, #30]
 80063b4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80063b8:	b2db      	uxtb	r3, r3
 80063ba:	b25b      	sxtb	r3, r3
 80063bc:	00db      	lsls	r3, r3, #3
 80063be:	b25b      	sxtb	r3, r3
 80063c0:	4313      	orrs	r3, r2
 80063c2:	b25a      	sxtb	r2, r3
 80063c4:	7bfb      	ldrb	r3, [r7, #15]
 80063c6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80063ca:	fb01 f303 	mul.w	r3, r1, r3
 80063ce:	6839      	ldr	r1, [r7, #0]
 80063d0:	440b      	add	r3, r1
 80063d2:	7f9b      	ldrb	r3, [r3, #30]
 80063d4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80063d8:	b2db      	uxtb	r3, r3
 80063da:	b25b      	sxtb	r3, r3
 80063dc:	009b      	lsls	r3, r3, #2
 80063de:	b25b      	sxtb	r3, r3
 80063e0:	4313      	orrs	r3, r2
 80063e2:	b25a      	sxtb	r2, r3
 80063e4:	7bfb      	ldrb	r3, [r7, #15]
 80063e6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80063ea:	fb01 f303 	mul.w	r3, r1, r3
 80063ee:	6839      	ldr	r1, [r7, #0]
 80063f0:	440b      	add	r3, r1
 80063f2:	7f9b      	ldrb	r3, [r3, #30]
 80063f4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80063f8:	b2db      	uxtb	r3, r3
 80063fa:	b25b      	sxtb	r3, r3
 80063fc:	005b      	lsls	r3, r3, #1
 80063fe:	b25b      	sxtb	r3, r3
 8006400:	4313      	orrs	r3, r2
 8006402:	b25a      	sxtb	r2, r3
 8006404:	7bfb      	ldrb	r3, [r7, #15]
 8006406:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800640a:	fb01 f303 	mul.w	r3, r1, r3
 800640e:	6839      	ldr	r1, [r7, #0]
 8006410:	440b      	add	r3, r1
 8006412:	7f9b      	ldrb	r3, [r3, #30]
 8006414:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006418:	b2db      	uxtb	r3, r3
 800641a:	b25b      	sxtb	r3, r3
 800641c:	4313      	orrs	r3, r2
 800641e:	b259      	sxtb	r1, r3
    ic[curr_ic].clrflag.tx_data[4] = ((ic[curr_ic].clflag.cl_vaov << 7) | (ic[curr_ic].clflag.cl_vauv << 6) | (ic[curr_ic].clflag.cl_vdov << 5) | (ic[curr_ic].clflag.cl_vduv << 4)
 8006420:	7bfb      	ldrb	r3, [r7, #15]
 8006422:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006426:	fb02 f303 	mul.w	r3, r2, r3
 800642a:	683a      	ldr	r2, [r7, #0]
 800642c:	4413      	add	r3, r2
                                      |(ic[curr_ic].clflag.cl_ced << 3)| (ic[curr_ic].clflag.cl_cmed << 2) | (ic[curr_ic].clflag.cl_sed << 1) | (ic[curr_ic].clflag.cl_smed));
 800642e:	b2ca      	uxtb	r2, r1
    ic[curr_ic].clrflag.tx_data[4] = ((ic[curr_ic].clflag.cl_vaov << 7) | (ic[curr_ic].clflag.cl_vauv << 6) | (ic[curr_ic].clflag.cl_vdov << 5) | (ic[curr_ic].clflag.cl_vduv << 4)
 8006430:	f883 213f 	strb.w	r2, [r3, #319]	@ 0x13f
    ic[curr_ic].clrflag.tx_data[5] = ((ic[curr_ic].clflag.cl_vde << 7) | (ic[curr_ic].clflag.cl_vdel << 6) | (ic[curr_ic].clflag.cl_spiflt << 4) |(ic[curr_ic].clflag.cl_sleep << 3)
 8006434:	7bfb      	ldrb	r3, [r7, #15]
 8006436:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800643a:	fb02 f303 	mul.w	r3, r2, r3
 800643e:	683a      	ldr	r2, [r7, #0]
 8006440:	4413      	add	r3, r2
 8006442:	7fdb      	ldrb	r3, [r3, #31]
 8006444:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8006448:	b2db      	uxtb	r3, r3
 800644a:	b25b      	sxtb	r3, r3
 800644c:	01db      	lsls	r3, r3, #7
 800644e:	b25a      	sxtb	r2, r3
 8006450:	7bfb      	ldrb	r3, [r7, #15]
 8006452:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006456:	fb01 f303 	mul.w	r3, r1, r3
 800645a:	6839      	ldr	r1, [r7, #0]
 800645c:	440b      	add	r3, r1
 800645e:	7fdb      	ldrb	r3, [r3, #31]
 8006460:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8006464:	b2db      	uxtb	r3, r3
 8006466:	b25b      	sxtb	r3, r3
 8006468:	019b      	lsls	r3, r3, #6
 800646a:	b25b      	sxtb	r3, r3
 800646c:	4313      	orrs	r3, r2
 800646e:	b25a      	sxtb	r2, r3
 8006470:	7bfb      	ldrb	r3, [r7, #15]
 8006472:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006476:	fb01 f303 	mul.w	r3, r1, r3
 800647a:	6839      	ldr	r1, [r7, #0]
 800647c:	440b      	add	r3, r1
 800647e:	7fdb      	ldrb	r3, [r3, #31]
 8006480:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006484:	b2db      	uxtb	r3, r3
 8006486:	b25b      	sxtb	r3, r3
 8006488:	011b      	lsls	r3, r3, #4
 800648a:	b25b      	sxtb	r3, r3
 800648c:	4313      	orrs	r3, r2
 800648e:	b25a      	sxtb	r2, r3
 8006490:	7bfb      	ldrb	r3, [r7, #15]
 8006492:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006496:	fb01 f303 	mul.w	r3, r1, r3
 800649a:	6839      	ldr	r1, [r7, #0]
 800649c:	440b      	add	r3, r1
 800649e:	7fdb      	ldrb	r3, [r3, #31]
 80064a0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80064a4:	b2db      	uxtb	r3, r3
 80064a6:	b25b      	sxtb	r3, r3
 80064a8:	00db      	lsls	r3, r3, #3
 80064aa:	b25b      	sxtb	r3, r3
 80064ac:	4313      	orrs	r3, r2
 80064ae:	b25a      	sxtb	r2, r3
                                      | (ic[curr_ic].clflag.cl_thsd << 2) | (ic[curr_ic].clflag.cl_tmode << 1) | (ic[curr_ic].clflag.cl_oscchk));
 80064b0:	7bfb      	ldrb	r3, [r7, #15]
 80064b2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80064b6:	fb01 f303 	mul.w	r3, r1, r3
 80064ba:	6839      	ldr	r1, [r7, #0]
 80064bc:	440b      	add	r3, r1
 80064be:	7fdb      	ldrb	r3, [r3, #31]
 80064c0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80064c4:	b2db      	uxtb	r3, r3
 80064c6:	b25b      	sxtb	r3, r3
 80064c8:	009b      	lsls	r3, r3, #2
 80064ca:	b25b      	sxtb	r3, r3
 80064cc:	4313      	orrs	r3, r2
 80064ce:	b25a      	sxtb	r2, r3
 80064d0:	7bfb      	ldrb	r3, [r7, #15]
 80064d2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80064d6:	fb01 f303 	mul.w	r3, r1, r3
 80064da:	6839      	ldr	r1, [r7, #0]
 80064dc:	440b      	add	r3, r1
 80064de:	7fdb      	ldrb	r3, [r3, #31]
 80064e0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80064e4:	b2db      	uxtb	r3, r3
 80064e6:	b25b      	sxtb	r3, r3
 80064e8:	005b      	lsls	r3, r3, #1
 80064ea:	b25b      	sxtb	r3, r3
 80064ec:	4313      	orrs	r3, r2
 80064ee:	b25a      	sxtb	r2, r3
 80064f0:	7bfb      	ldrb	r3, [r7, #15]
 80064f2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80064f6:	fb01 f303 	mul.w	r3, r1, r3
 80064fa:	6839      	ldr	r1, [r7, #0]
 80064fc:	440b      	add	r3, r1
 80064fe:	7fdb      	ldrb	r3, [r3, #31]
 8006500:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006504:	b2db      	uxtb	r3, r3
 8006506:	b25b      	sxtb	r3, r3
 8006508:	4313      	orrs	r3, r2
 800650a:	b259      	sxtb	r1, r3
    ic[curr_ic].clrflag.tx_data[5] = ((ic[curr_ic].clflag.cl_vde << 7) | (ic[curr_ic].clflag.cl_vdel << 6) | (ic[curr_ic].clflag.cl_spiflt << 4) |(ic[curr_ic].clflag.cl_sleep << 3)
 800650c:	7bfb      	ldrb	r3, [r7, #15]
 800650e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006512:	fb02 f303 	mul.w	r3, r2, r3
 8006516:	683a      	ldr	r2, [r7, #0]
 8006518:	4413      	add	r3, r2
                                      | (ic[curr_ic].clflag.cl_thsd << 2) | (ic[curr_ic].clflag.cl_tmode << 1) | (ic[curr_ic].clflag.cl_oscchk));
 800651a:	b2ca      	uxtb	r2, r1
    ic[curr_ic].clrflag.tx_data[5] = ((ic[curr_ic].clflag.cl_vde << 7) | (ic[curr_ic].clflag.cl_vdel << 6) | (ic[curr_ic].clflag.cl_spiflt << 4) |(ic[curr_ic].clflag.cl_sleep << 3)
 800651c:	f883 2140 	strb.w	r2, [r3, #320]	@ 0x140
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006520:	7bfb      	ldrb	r3, [r7, #15]
 8006522:	3301      	adds	r3, #1
 8006524:	73fb      	strb	r3, [r7, #15]
 8006526:	7bfa      	ldrb	r2, [r7, #15]
 8006528:	79fb      	ldrb	r3, [r7, #7]
 800652a:	429a      	cmp	r2, r3
 800652c:	f4ff aec2 	bcc.w	80062b4 <adBms6830CreateClrflagData+0x12>
  }
}
 8006530:	bf00      	nop
 8006532:	bf00      	nop
 8006534:	3714      	adds	r7, #20
 8006536:	46bd      	mov	sp, r7
 8006538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653c:	4770      	bx	lr

0800653e <adBms6830CreateComm>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateComm(uint8_t tIC, cell_asic *ic)
{
 800653e:	b480      	push	{r7}
 8006540:	b085      	sub	sp, #20
 8006542:	af00      	add	r7, sp, #0
 8006544:	4603      	mov	r3, r0
 8006546:	6039      	str	r1, [r7, #0]
 8006548:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800654a:	2300      	movs	r3, #0
 800654c:	73fb      	strb	r3, [r7, #15]
 800654e:	e0a7      	b.n	80066a0 <adBms6830CreateComm+0x162>
  {
    ic[curr_ic].com.tx_data[0] = ((ic[curr_ic].comm.icomm[0] & 0x0F)  << 4  | (ic[curr_ic].comm.fcomm[0]   & 0x0F));
 8006550:	7bfb      	ldrb	r3, [r7, #15]
 8006552:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006556:	fb02 f303 	mul.w	r3, r2, r3
 800655a:	683a      	ldr	r2, [r7, #0]
 800655c:	4413      	add	r3, r2
 800655e:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
 8006562:	b25b      	sxtb	r3, r3
 8006564:	011b      	lsls	r3, r3, #4
 8006566:	b25a      	sxtb	r2, r3
 8006568:	7bfb      	ldrb	r3, [r7, #15]
 800656a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800656e:	fb01 f303 	mul.w	r3, r1, r3
 8006572:	6839      	ldr	r1, [r7, #0]
 8006574:	440b      	add	r3, r1
 8006576:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 800657a:	b25b      	sxtb	r3, r3
 800657c:	f003 030f 	and.w	r3, r3, #15
 8006580:	b25b      	sxtb	r3, r3
 8006582:	4313      	orrs	r3, r2
 8006584:	b259      	sxtb	r1, r3
 8006586:	7bfb      	ldrb	r3, [r7, #15]
 8006588:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800658c:	fb02 f303 	mul.w	r3, r2, r3
 8006590:	683a      	ldr	r2, [r7, #0]
 8006592:	4413      	add	r3, r2
 8006594:	b2ca      	uxtb	r2, r1
 8006596:	f883 2157 	strb.w	r2, [r3, #343]	@ 0x157
    ic[curr_ic].com.tx_data[1] = ((ic[curr_ic].comm.data[0] ));
 800659a:	7bfb      	ldrb	r3, [r7, #15]
 800659c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80065a0:	fb02 f303 	mul.w	r3, r2, r3
 80065a4:	683a      	ldr	r2, [r7, #0]
 80065a6:	441a      	add	r2, r3
 80065a8:	7bfb      	ldrb	r3, [r7, #15]
 80065aa:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80065ae:	fb01 f303 	mul.w	r3, r1, r3
 80065b2:	6839      	ldr	r1, [r7, #0]
 80065b4:	440b      	add	r3, r1
 80065b6:	f892 2106 	ldrb.w	r2, [r2, #262]	@ 0x106
 80065ba:	f883 2158 	strb.w	r2, [r3, #344]	@ 0x158
    ic[curr_ic].com.tx_data[2] = ((ic[curr_ic].comm.icomm[1] & 0x0F)  << 4 ) | (ic[curr_ic].comm.fcomm[1]   & 0x0F);
 80065be:	7bfb      	ldrb	r3, [r7, #15]
 80065c0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80065c4:	fb02 f303 	mul.w	r3, r2, r3
 80065c8:	683a      	ldr	r2, [r7, #0]
 80065ca:	4413      	add	r3, r2
 80065cc:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 80065d0:	b25b      	sxtb	r3, r3
 80065d2:	011b      	lsls	r3, r3, #4
 80065d4:	b25a      	sxtb	r2, r3
 80065d6:	7bfb      	ldrb	r3, [r7, #15]
 80065d8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80065dc:	fb01 f303 	mul.w	r3, r1, r3
 80065e0:	6839      	ldr	r1, [r7, #0]
 80065e2:	440b      	add	r3, r1
 80065e4:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 80065e8:	b25b      	sxtb	r3, r3
 80065ea:	f003 030f 	and.w	r3, r3, #15
 80065ee:	b25b      	sxtb	r3, r3
 80065f0:	4313      	orrs	r3, r2
 80065f2:	b259      	sxtb	r1, r3
 80065f4:	7bfb      	ldrb	r3, [r7, #15]
 80065f6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80065fa:	fb02 f303 	mul.w	r3, r2, r3
 80065fe:	683a      	ldr	r2, [r7, #0]
 8006600:	4413      	add	r3, r2
 8006602:	b2ca      	uxtb	r2, r1
 8006604:	f883 2159 	strb.w	r2, [r3, #345]	@ 0x159
    ic[curr_ic].com.tx_data[3] = ((ic[curr_ic].comm.data[1]));
 8006608:	7bfb      	ldrb	r3, [r7, #15]
 800660a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800660e:	fb02 f303 	mul.w	r3, r2, r3
 8006612:	683a      	ldr	r2, [r7, #0]
 8006614:	441a      	add	r2, r3
 8006616:	7bfb      	ldrb	r3, [r7, #15]
 8006618:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800661c:	fb01 f303 	mul.w	r3, r1, r3
 8006620:	6839      	ldr	r1, [r7, #0]
 8006622:	440b      	add	r3, r1
 8006624:	f892 2107 	ldrb.w	r2, [r2, #263]	@ 0x107
 8006628:	f883 215a 	strb.w	r2, [r3, #346]	@ 0x15a
    ic[curr_ic].com.tx_data[4] = ((ic[curr_ic].comm.icomm[2] & 0x0F)  << 4  | (ic[curr_ic].comm.fcomm[2]   & 0x0F));
 800662c:	7bfb      	ldrb	r3, [r7, #15]
 800662e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006632:	fb02 f303 	mul.w	r3, r2, r3
 8006636:	683a      	ldr	r2, [r7, #0]
 8006638:	4413      	add	r3, r2
 800663a:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 800663e:	b25b      	sxtb	r3, r3
 8006640:	011b      	lsls	r3, r3, #4
 8006642:	b25a      	sxtb	r2, r3
 8006644:	7bfb      	ldrb	r3, [r7, #15]
 8006646:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800664a:	fb01 f303 	mul.w	r3, r1, r3
 800664e:	6839      	ldr	r1, [r7, #0]
 8006650:	440b      	add	r3, r1
 8006652:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8006656:	b25b      	sxtb	r3, r3
 8006658:	f003 030f 	and.w	r3, r3, #15
 800665c:	b25b      	sxtb	r3, r3
 800665e:	4313      	orrs	r3, r2
 8006660:	b259      	sxtb	r1, r3
 8006662:	7bfb      	ldrb	r3, [r7, #15]
 8006664:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006668:	fb02 f303 	mul.w	r3, r2, r3
 800666c:	683a      	ldr	r2, [r7, #0]
 800666e:	4413      	add	r3, r2
 8006670:	b2ca      	uxtb	r2, r1
 8006672:	f883 215b 	strb.w	r2, [r3, #347]	@ 0x15b
    ic[curr_ic].com.tx_data[5] = ((ic[curr_ic].comm.data[2]));
 8006676:	7bfb      	ldrb	r3, [r7, #15]
 8006678:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800667c:	fb02 f303 	mul.w	r3, r2, r3
 8006680:	683a      	ldr	r2, [r7, #0]
 8006682:	441a      	add	r2, r3
 8006684:	7bfb      	ldrb	r3, [r7, #15]
 8006686:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800668a:	fb01 f303 	mul.w	r3, r1, r3
 800668e:	6839      	ldr	r1, [r7, #0]
 8006690:	440b      	add	r3, r1
 8006692:	f892 2108 	ldrb.w	r2, [r2, #264]	@ 0x108
 8006696:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800669a:	7bfb      	ldrb	r3, [r7, #15]
 800669c:	3301      	adds	r3, #1
 800669e:	73fb      	strb	r3, [r7, #15]
 80066a0:	7bfa      	ldrb	r2, [r7, #15]
 80066a2:	79fb      	ldrb	r3, [r7, #7]
 80066a4:	429a      	cmp	r2, r3
 80066a6:	f4ff af53 	bcc.w	8006550 <adBms6830CreateComm+0x12>
  }
}
 80066aa:	bf00      	nop
 80066ac:	bf00      	nop
 80066ae:	3714      	adds	r7, #20
 80066b0:	46bd      	mov	sp, r7
 80066b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b6:	4770      	bx	lr

080066b8 <adBms6830CreatePwma>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreatePwma(uint8_t tIC, cell_asic *ic)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b085      	sub	sp, #20
 80066bc:	af00      	add	r7, sp, #0
 80066be:	4603      	mov	r3, r0
 80066c0:	6039      	str	r1, [r7, #0]
 80066c2:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80066c4:	2300      	movs	r3, #0
 80066c6:	73fb      	strb	r3, [r7, #15]
 80066c8:	e0e0      	b.n	800688c <adBms6830CreatePwma+0x1d4>
  {
    ic[curr_ic].pwma.tx_data[0] = ((ic[curr_ic].PwmA.pwma[1] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[0] & 0x0F));
 80066ca:	7bfb      	ldrb	r3, [r7, #15]
 80066cc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80066d0:	fb02 f303 	mul.w	r3, r2, r3
 80066d4:	683a      	ldr	r2, [r7, #0]
 80066d6:	4413      	add	r3, r2
 80066d8:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 80066dc:	b25b      	sxtb	r3, r3
 80066de:	011b      	lsls	r3, r3, #4
 80066e0:	b25a      	sxtb	r2, r3
 80066e2:	7bfb      	ldrb	r3, [r7, #15]
 80066e4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80066e8:	fb01 f303 	mul.w	r3, r1, r3
 80066ec:	6839      	ldr	r1, [r7, #0]
 80066ee:	440b      	add	r3, r1
 80066f0:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 80066f4:	b25b      	sxtb	r3, r3
 80066f6:	f003 030f 	and.w	r3, r3, #15
 80066fa:	b25b      	sxtb	r3, r3
 80066fc:	4313      	orrs	r3, r2
 80066fe:	b259      	sxtb	r1, r3
 8006700:	7bfb      	ldrb	r3, [r7, #15]
 8006702:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006706:	fb02 f303 	mul.w	r3, r2, r3
 800670a:	683a      	ldr	r2, [r7, #0]
 800670c:	4413      	add	r3, r2
 800670e:	b2ca      	uxtb	r2, r1
 8006710:	f883 2165 	strb.w	r2, [r3, #357]	@ 0x165
    ic[curr_ic].pwma.tx_data[1] = ((ic[curr_ic].PwmA.pwma[3] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[2] & 0x0F));
 8006714:	7bfb      	ldrb	r3, [r7, #15]
 8006716:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800671a:	fb02 f303 	mul.w	r3, r2, r3
 800671e:	683a      	ldr	r2, [r7, #0]
 8006720:	4413      	add	r3, r2
 8006722:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8006726:	b25b      	sxtb	r3, r3
 8006728:	011b      	lsls	r3, r3, #4
 800672a:	b25a      	sxtb	r2, r3
 800672c:	7bfb      	ldrb	r3, [r7, #15]
 800672e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006732:	fb01 f303 	mul.w	r3, r1, r3
 8006736:	6839      	ldr	r1, [r7, #0]
 8006738:	440b      	add	r3, r1
 800673a:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
 800673e:	b25b      	sxtb	r3, r3
 8006740:	f003 030f 	and.w	r3, r3, #15
 8006744:	b25b      	sxtb	r3, r3
 8006746:	4313      	orrs	r3, r2
 8006748:	b259      	sxtb	r1, r3
 800674a:	7bfb      	ldrb	r3, [r7, #15]
 800674c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006750:	fb02 f303 	mul.w	r3, r2, r3
 8006754:	683a      	ldr	r2, [r7, #0]
 8006756:	4413      	add	r3, r2
 8006758:	b2ca      	uxtb	r2, r1
 800675a:	f883 2166 	strb.w	r2, [r3, #358]	@ 0x166
    ic[curr_ic].pwma.tx_data[2] = ((ic[curr_ic].PwmA.pwma[5] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[4] & 0x0F));
 800675e:	7bfb      	ldrb	r3, [r7, #15]
 8006760:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006764:	fb02 f303 	mul.w	r3, r2, r3
 8006768:	683a      	ldr	r2, [r7, #0]
 800676a:	4413      	add	r3, r2
 800676c:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 8006770:	b25b      	sxtb	r3, r3
 8006772:	011b      	lsls	r3, r3, #4
 8006774:	b25a      	sxtb	r2, r3
 8006776:	7bfb      	ldrb	r3, [r7, #15]
 8006778:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800677c:	fb01 f303 	mul.w	r3, r1, r3
 8006780:	6839      	ldr	r1, [r7, #0]
 8006782:	440b      	add	r3, r1
 8006784:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 8006788:	b25b      	sxtb	r3, r3
 800678a:	f003 030f 	and.w	r3, r3, #15
 800678e:	b25b      	sxtb	r3, r3
 8006790:	4313      	orrs	r3, r2
 8006792:	b259      	sxtb	r1, r3
 8006794:	7bfb      	ldrb	r3, [r7, #15]
 8006796:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800679a:	fb02 f303 	mul.w	r3, r2, r3
 800679e:	683a      	ldr	r2, [r7, #0]
 80067a0:	4413      	add	r3, r2
 80067a2:	b2ca      	uxtb	r2, r1
 80067a4:	f883 2167 	strb.w	r2, [r3, #359]	@ 0x167
    ic[curr_ic].pwma.tx_data[3] = ((ic[curr_ic].PwmA.pwma[7] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[6] & 0x0F));
 80067a8:	7bfb      	ldrb	r3, [r7, #15]
 80067aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80067ae:	fb02 f303 	mul.w	r3, r2, r3
 80067b2:	683a      	ldr	r2, [r7, #0]
 80067b4:	4413      	add	r3, r2
 80067b6:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
 80067ba:	b25b      	sxtb	r3, r3
 80067bc:	011b      	lsls	r3, r3, #4
 80067be:	b25a      	sxtb	r2, r3
 80067c0:	7bfb      	ldrb	r3, [r7, #15]
 80067c2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80067c6:	fb01 f303 	mul.w	r3, r1, r3
 80067ca:	6839      	ldr	r1, [r7, #0]
 80067cc:	440b      	add	r3, r1
 80067ce:	f893 310f 	ldrb.w	r3, [r3, #271]	@ 0x10f
 80067d2:	b25b      	sxtb	r3, r3
 80067d4:	f003 030f 	and.w	r3, r3, #15
 80067d8:	b25b      	sxtb	r3, r3
 80067da:	4313      	orrs	r3, r2
 80067dc:	b259      	sxtb	r1, r3
 80067de:	7bfb      	ldrb	r3, [r7, #15]
 80067e0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80067e4:	fb02 f303 	mul.w	r3, r2, r3
 80067e8:	683a      	ldr	r2, [r7, #0]
 80067ea:	4413      	add	r3, r2
 80067ec:	b2ca      	uxtb	r2, r1
 80067ee:	f883 2168 	strb.w	r2, [r3, #360]	@ 0x168
    ic[curr_ic].pwma.tx_data[4] = ((ic[curr_ic].PwmA.pwma[9] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[8] & 0x0F));
 80067f2:	7bfb      	ldrb	r3, [r7, #15]
 80067f4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80067f8:	fb02 f303 	mul.w	r3, r2, r3
 80067fc:	683a      	ldr	r2, [r7, #0]
 80067fe:	4413      	add	r3, r2
 8006800:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 8006804:	b25b      	sxtb	r3, r3
 8006806:	011b      	lsls	r3, r3, #4
 8006808:	b25a      	sxtb	r2, r3
 800680a:	7bfb      	ldrb	r3, [r7, #15]
 800680c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006810:	fb01 f303 	mul.w	r3, r1, r3
 8006814:	6839      	ldr	r1, [r7, #0]
 8006816:	440b      	add	r3, r1
 8006818:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 800681c:	b25b      	sxtb	r3, r3
 800681e:	f003 030f 	and.w	r3, r3, #15
 8006822:	b25b      	sxtb	r3, r3
 8006824:	4313      	orrs	r3, r2
 8006826:	b259      	sxtb	r1, r3
 8006828:	7bfb      	ldrb	r3, [r7, #15]
 800682a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800682e:	fb02 f303 	mul.w	r3, r2, r3
 8006832:	683a      	ldr	r2, [r7, #0]
 8006834:	4413      	add	r3, r2
 8006836:	b2ca      	uxtb	r2, r1
 8006838:	f883 2169 	strb.w	r2, [r3, #361]	@ 0x169
    ic[curr_ic].pwma.tx_data[5] = ((ic[curr_ic].PwmA.pwma[11] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[10] & 0x0F));
 800683c:	7bfb      	ldrb	r3, [r7, #15]
 800683e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006842:	fb02 f303 	mul.w	r3, r2, r3
 8006846:	683a      	ldr	r2, [r7, #0]
 8006848:	4413      	add	r3, r2
 800684a:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 800684e:	b25b      	sxtb	r3, r3
 8006850:	011b      	lsls	r3, r3, #4
 8006852:	b25a      	sxtb	r2, r3
 8006854:	7bfb      	ldrb	r3, [r7, #15]
 8006856:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800685a:	fb01 f303 	mul.w	r3, r1, r3
 800685e:	6839      	ldr	r1, [r7, #0]
 8006860:	440b      	add	r3, r1
 8006862:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 8006866:	b25b      	sxtb	r3, r3
 8006868:	f003 030f 	and.w	r3, r3, #15
 800686c:	b25b      	sxtb	r3, r3
 800686e:	4313      	orrs	r3, r2
 8006870:	b259      	sxtb	r1, r3
 8006872:	7bfb      	ldrb	r3, [r7, #15]
 8006874:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006878:	fb02 f303 	mul.w	r3, r2, r3
 800687c:	683a      	ldr	r2, [r7, #0]
 800687e:	4413      	add	r3, r2
 8006880:	b2ca      	uxtb	r2, r1
 8006882:	f883 216a 	strb.w	r2, [r3, #362]	@ 0x16a
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006886:	7bfb      	ldrb	r3, [r7, #15]
 8006888:	3301      	adds	r3, #1
 800688a:	73fb      	strb	r3, [r7, #15]
 800688c:	7bfa      	ldrb	r2, [r7, #15]
 800688e:	79fb      	ldrb	r3, [r7, #7]
 8006890:	429a      	cmp	r2, r3
 8006892:	f4ff af1a 	bcc.w	80066ca <adBms6830CreatePwma+0x12>
  }
}
 8006896:	bf00      	nop
 8006898:	bf00      	nop
 800689a:	3714      	adds	r7, #20
 800689c:	46bd      	mov	sp, r7
 800689e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a2:	4770      	bx	lr

080068a4 <adBms6830CreatePwmb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreatePwmb(uint8_t tIC, cell_asic *ic)
{
 80068a4:	b480      	push	{r7}
 80068a6:	b085      	sub	sp, #20
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	4603      	mov	r3, r0
 80068ac:	6039      	str	r1, [r7, #0]
 80068ae:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80068b0:	2300      	movs	r3, #0
 80068b2:	73fb      	strb	r3, [r7, #15]
 80068b4:	e04c      	b.n	8006950 <adBms6830CreatePwmb+0xac>
  {
    ic[curr_ic].pwmb.tx_data[0] = ((ic[curr_ic].PwmB.pwmb[1] & 0x0F) << 4 | (ic[curr_ic].PwmB.pwmb[0] & 0x0F));
 80068b6:	7bfb      	ldrb	r3, [r7, #15]
 80068b8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80068bc:	fb02 f303 	mul.w	r3, r2, r3
 80068c0:	683a      	ldr	r2, [r7, #0]
 80068c2:	4413      	add	r3, r2
 80068c4:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 80068c8:	b25b      	sxtb	r3, r3
 80068ca:	011b      	lsls	r3, r3, #4
 80068cc:	b25a      	sxtb	r2, r3
 80068ce:	7bfb      	ldrb	r3, [r7, #15]
 80068d0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80068d4:	fb01 f303 	mul.w	r3, r1, r3
 80068d8:	6839      	ldr	r1, [r7, #0]
 80068da:	440b      	add	r3, r1
 80068dc:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 80068e0:	b25b      	sxtb	r3, r3
 80068e2:	f003 030f 	and.w	r3, r3, #15
 80068e6:	b25b      	sxtb	r3, r3
 80068e8:	4313      	orrs	r3, r2
 80068ea:	b259      	sxtb	r1, r3
 80068ec:	7bfb      	ldrb	r3, [r7, #15]
 80068ee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80068f2:	fb02 f303 	mul.w	r3, r2, r3
 80068f6:	683a      	ldr	r2, [r7, #0]
 80068f8:	4413      	add	r3, r2
 80068fa:	b2ca      	uxtb	r2, r1
 80068fc:	f883 2173 	strb.w	r2, [r3, #371]	@ 0x173
    ic[curr_ic].pwmb.tx_data[1] = ((ic[curr_ic].PwmB.pwmb[3] & 0x0F) << 4 | (ic[curr_ic].PwmB.pwmb[2] & 0x0F));
 8006900:	7bfb      	ldrb	r3, [r7, #15]
 8006902:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006906:	fb02 f303 	mul.w	r3, r2, r3
 800690a:	683a      	ldr	r2, [r7, #0]
 800690c:	4413      	add	r3, r2
 800690e:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8006912:	b25b      	sxtb	r3, r3
 8006914:	011b      	lsls	r3, r3, #4
 8006916:	b25a      	sxtb	r2, r3
 8006918:	7bfb      	ldrb	r3, [r7, #15]
 800691a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800691e:	fb01 f303 	mul.w	r3, r1, r3
 8006922:	6839      	ldr	r1, [r7, #0]
 8006924:	440b      	add	r3, r1
 8006926:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 800692a:	b25b      	sxtb	r3, r3
 800692c:	f003 030f 	and.w	r3, r3, #15
 8006930:	b25b      	sxtb	r3, r3
 8006932:	4313      	orrs	r3, r2
 8006934:	b259      	sxtb	r1, r3
 8006936:	7bfb      	ldrb	r3, [r7, #15]
 8006938:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800693c:	fb02 f303 	mul.w	r3, r2, r3
 8006940:	683a      	ldr	r2, [r7, #0]
 8006942:	4413      	add	r3, r2
 8006944:	b2ca      	uxtb	r2, r1
 8006946:	f883 2174 	strb.w	r2, [r3, #372]	@ 0x174
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800694a:	7bfb      	ldrb	r3, [r7, #15]
 800694c:	3301      	adds	r3, #1
 800694e:	73fb      	strb	r3, [r7, #15]
 8006950:	7bfa      	ldrb	r2, [r7, #15]
 8006952:	79fb      	ldrb	r3, [r7, #7]
 8006954:	429a      	cmp	r2, r3
 8006956:	d3ae      	bcc.n	80068b6 <adBms6830CreatePwmb+0x12>
  }
}
 8006958:	bf00      	nop
 800695a:	bf00      	nop
 800695c:	3714      	adds	r7, #20
 800695e:	46bd      	mov	sp, r7
 8006960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006964:	4770      	bx	lr

08006966 <BMS_ExecutePrecharge>:
    .precharge_complete = false,
    .shutdown_clear = false
};

//TODO: implement
bool BMS_ExecutePrecharge() {
 8006966:	b480      	push	{r7}
 8006968:	af00      	add	r7, sp, #0
	return true;
 800696a:	2301      	movs	r3, #1
}
 800696c:	4618      	mov	r0, r3
 800696e:	46bd      	mov	sp, r7
 8006970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006974:	4770      	bx	lr

08006976 <BMS_PrechargeAbort>:

//TODO: implement
void BMS_PrechargeAbort() {
 8006976:	b480      	push	{r7}
 8006978:	af00      	add	r7, sp, #0
	return;
 800697a:	bf00      	nop
}
 800697c:	46bd      	mov	sp, r7
 800697e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006982:	4770      	bx	lr

08006984 <adbms_main>:
void adbms_main(int command, FDCAN_HandleTypeDef *hfdcan,
		FDCAN_BMS_CONTEXT *ctx, TIM_HandleTypeDef *htimPWM) {
 8006984:	b580      	push	{r7, lr}
 8006986:	b084      	sub	sp, #16
 8006988:	af00      	add	r7, sp, #0
 800698a:	60f8      	str	r0, [r7, #12]
 800698c:	60b9      	str	r1, [r7, #8]
 800698e:	607a      	str	r2, [r7, #4]
 8006990:	603b      	str	r3, [r7, #0]
	// printMenu();
	adBms6830_init_config(TOTAL_IC, &IC[0]);
 8006992:	49a1      	ldr	r1, [pc, #644]	@ (8006c18 <adbms_main+0x294>)
 8006994:	200a      	movs	r0, #10
 8006996:	f000 f9c1 	bl	8006d1c <adBms6830_init_config>

	if (accy_status == -1 || accy_status == 0) {
 800699a:	4ba0      	ldr	r3, [pc, #640]	@ (8006c1c <adbms_main+0x298>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80069a2:	d003      	beq.n	80069ac <adbms_main+0x28>
 80069a4:	4b9d      	ldr	r3, [pc, #628]	@ (8006c1c <adbms_main+0x298>)
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d101      	bne.n	80069b0 <adbms_main+0x2c>
		// If the accessory is not in charge or ready state, set the accumulator status
		user_adBms6830_getAccyStatus(); // Determine whether the accy is in charge or ready state
 80069ac:	f002 f918 	bl	8008be0 <user_adBms6830_getAccyStatus>
	}

	readSegment += IC_CHUNK;
 80069b0:	4b9b      	ldr	r3, [pc, #620]	@ (8006c20 <adbms_main+0x29c>)
 80069b2:	781b      	ldrb	r3, [r3, #0]
 80069b4:	3301      	adds	r3, #1
 80069b6:	b2da      	uxtb	r2, r3
 80069b8:	4b99      	ldr	r3, [pc, #612]	@ (8006c20 <adbms_main+0x29c>)
 80069ba:	701a      	strb	r2, [r3, #0]
	if (readSegment >= TOTAL_IC) {
 80069bc:	4b98      	ldr	r3, [pc, #608]	@ (8006c20 <adbms_main+0x29c>)
 80069be:	781b      	ldrb	r3, [r3, #0]
 80069c0:	2b09      	cmp	r3, #9
 80069c2:	d902      	bls.n	80069ca <adbms_main+0x46>
		readSegment = 0;
 80069c4:	4b96      	ldr	r3, [pc, #600]	@ (8006c20 <adbms_main+0x29c>)
 80069c6:	2200      	movs	r2, #0
 80069c8:	701a      	strb	r2, [r3, #0]
	}
	populateIC(&IC[readSegment], IC_CHUNK);
 80069ca:	4b95      	ldr	r3, [pc, #596]	@ (8006c20 <adbms_main+0x29c>)
 80069cc:	781b      	ldrb	r3, [r3, #0]
 80069ce:	461a      	mov	r2, r3
 80069d0:	f44f 7328 	mov.w	r3, #672	@ 0x2a0
 80069d4:	fb02 f303 	mul.w	r3, r2, r3
 80069d8:	4a8f      	ldr	r2, [pc, #572]	@ (8006c18 <adbms_main+0x294>)
 80069da:	4413      	add	r3, r2
 80069dc:	2101      	movs	r1, #1
 80069de:	4618      	mov	r0, r3
 80069e0:	f001 fccc 	bl	800837c <populateIC>
	updateSOC();
 80069e4:	f002 fb26 	bl	8009034 <updateSOC>
	getPackVoltage(TOTAL_IC, &IC[0]);
 80069e8:	498b      	ldr	r1, [pc, #556]	@ (8006c18 <adbms_main+0x294>)
 80069ea:	200a      	movs	r0, #10
 80069ec:	f002 faac 	bl	8008f48 <getPackVoltage>
	ccl = calcCCL();
 80069f0:	f002 fe30 	bl	8009654 <calcCCL>
 80069f4:	eef0 7a40 	vmov.f32	s15, s0
 80069f8:	4b8a      	ldr	r3, [pc, #552]	@ (8006c24 <adbms_main+0x2a0>)
 80069fa:	edc3 7a00 	vstr	s15, [r3]
	dcl = calcDCL();
 80069fe:	f002 fe11 	bl	8009624 <calcDCL>
 8006a02:	eef0 7a40 	vmov.f32	s15, s0
 8006a06:	4b88      	ldr	r3, [pc, #544]	@ (8006c28 <adbms_main+0x2a4>)
 8006a08:	edc3 7a00 	vstr	s15, [r3]

//	    populateIC(TEMP_IC, 2);
//	populateIC(&IC[0], TOTAL_IC);


    switch (BMS_State.current_state) {
 8006a0c:	4b87      	ldr	r3, [pc, #540]	@ (8006c2c <adbms_main+0x2a8>)
 8006a0e:	781b      	ldrb	r3, [r3, #0]
 8006a10:	2b05      	cmp	r3, #5
 8006a12:	f200 8177 	bhi.w	8006d04 <adbms_main+0x380>
 8006a16:	a201      	add	r2, pc, #4	@ (adr r2, 8006a1c <adbms_main+0x98>)
 8006a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a1c:	08006a35 	.word	0x08006a35
 8006a20:	08006a4b 	.word	0x08006a4b
 8006a24:	08006ad5 	.word	0x08006ad5
 8006a28:	08006aef 	.word	0x08006aef
 8006a2c:	08006b7b 	.word	0x08006b7b
 8006a30:	08006c5d 	.word	0x08006c5d
        case BMS_STATE_INIT:
            user_adBms6830_getAccyStatus();
 8006a34:	f002 f8d4 	bl	8008be0 <user_adBms6830_getAccyStatus>
            BMS_InitFaultSystem();
 8006a38:	f001 fa76 	bl	8007f28 <BMS_InitFaultSystem>
            BMS_State.current_state = BMS_STATE_IDLE;
 8006a3c:	4b7b      	ldr	r3, [pc, #492]	@ (8006c2c <adbms_main+0x2a8>)
 8006a3e:	2201      	movs	r2, #1
 8006a40:	701a      	strb	r2, [r3, #0]
            if (PRINT_ON) printf("BMS Initialized\n");
 8006a42:	487b      	ldr	r0, [pc, #492]	@ (8006c30 <adbms_main+0x2ac>)
 8006a44:	f00c ffa0 	bl	8013988 <puts>
            break;
 8006a48:	e15c      	b.n	8006d04 <adbms_main+0x380>

        case BMS_STATE_IDLE:
            // Check if ready power is requested
            if (accy_status == READY_POWER && !BMS_HasActiveFaults()) {
 8006a4a:	4b7a      	ldr	r3, [pc, #488]	@ (8006c34 <adbms_main+0x2b0>)
 8006a4c:	781b      	ldrb	r3, [r3, #0]
 8006a4e:	461a      	mov	r2, r3
 8006a50:	4b72      	ldr	r3, [pc, #456]	@ (8006c1c <adbms_main+0x298>)
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	429a      	cmp	r2, r3
 8006a56:	d10e      	bne.n	8006a76 <adbms_main+0xf2>
 8006a58:	f001 fc84 	bl	8008364 <BMS_HasActiveFaults>
 8006a5c:	4603      	mov	r3, r0
 8006a5e:	f083 0301 	eor.w	r3, r3, #1
 8006a62:	b2db      	uxtb	r3, r3
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d006      	beq.n	8006a76 <adbms_main+0xf2>
                BMS_State.current_state = BMS_STATE_IDLE; // Will attempt precharge
 8006a68:	4b70      	ldr	r3, [pc, #448]	@ (8006c2c <adbms_main+0x2a8>)
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	701a      	strb	r2, [r3, #0]
                if (PRINT_ON) printf("Ready power requested\n");
 8006a6e:	4872      	ldr	r0, [pc, #456]	@ (8006c38 <adbms_main+0x2b4>)
 8006a70:	f00c ff8a 	bl	8013988 <puts>
 8006a74:	e019      	b.n	8006aaa <adbms_main+0x126>
            } else if (accy_status == CHARGE_POWER && !BMS_HasActiveFaults()) {
 8006a76:	4b71      	ldr	r3, [pc, #452]	@ (8006c3c <adbms_main+0x2b8>)
 8006a78:	781b      	ldrb	r3, [r3, #0]
 8006a7a:	461a      	mov	r2, r3
 8006a7c:	4b67      	ldr	r3, [pc, #412]	@ (8006c1c <adbms_main+0x298>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	429a      	cmp	r2, r3
 8006a82:	d112      	bne.n	8006aaa <adbms_main+0x126>
 8006a84:	f001 fc6e 	bl	8008364 <BMS_HasActiveFaults>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	f083 0301 	eor.w	r3, r3, #1
 8006a8e:	b2db      	uxtb	r3, r3
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d00a      	beq.n	8006aaa <adbms_main+0x126>
                BMS_State.current_state = BMS_STATE_CHARGING;
 8006a94:	4b65      	ldr	r3, [pc, #404]	@ (8006c2c <adbms_main+0x2a8>)
 8006a96:	2204      	movs	r2, #4
 8006a98:	701a      	strb	r2, [r3, #0]
                HAL_GPIO_WritePin(GPIOC, Charge_Enable_Pin, GPIO_PIN_SET);
 8006a9a:	2201      	movs	r2, #1
 8006a9c:	2104      	movs	r1, #4
 8006a9e:	4868      	ldr	r0, [pc, #416]	@ (8006c40 <adbms_main+0x2bc>)
 8006aa0:	f006 fe46 	bl	800d730 <HAL_GPIO_WritePin>
                if (PRINT_ON) printf("Charge mode entered\n");
 8006aa4:	4867      	ldr	r0, [pc, #412]	@ (8006c44 <adbms_main+0x2c0>)
 8006aa6:	f00c ff6f 	bl	8013988 <puts>
            }

            // Allow balancing in idle if configured
            if (balancing == 1 && !BMS_HasActiveFaults()) {
 8006aaa:	4b67      	ldr	r3, [pc, #412]	@ (8006c48 <adbms_main+0x2c4>)
 8006aac:	f993 3000 	ldrsb.w	r3, [r3]
 8006ab0:	2b01      	cmp	r3, #1
 8006ab2:	f040 811e 	bne.w	8006cf2 <adbms_main+0x36e>
 8006ab6:	f001 fc55 	bl	8008364 <BMS_HasActiveFaults>
 8006aba:	4603      	mov	r3, r0
 8006abc:	f083 0301 	eor.w	r3, r3, #1
 8006ac0:	b2db      	uxtb	r3, r3
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	f000 8115 	beq.w	8006cf2 <adbms_main+0x36e>
                balanceCells(TOTAL_IC, IC, PWM_100_0_PCT);
 8006ac8:	220f      	movs	r2, #15
 8006aca:	4953      	ldr	r1, [pc, #332]	@ (8006c18 <adbms_main+0x294>)
 8006acc:	200a      	movs	r0, #10
 8006ace:	f000 fa7b 	bl	8006fc8 <balanceCells>
            }
            break;
 8006ad2:	e10e      	b.n	8006cf2 <adbms_main+0x36e>

        case BMS_STATE_PRECHARGE:
            if (!BMS_ExecutePrecharge()) {
 8006ad4:	f7ff ff47 	bl	8006966 <BMS_ExecutePrecharge>
 8006ad8:	4603      	mov	r3, r0
 8006ada:	f083 0301 	eor.w	r3, r3, #1
 8006ade:	b2db      	uxtb	r3, r3
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	f000 8108 	beq.w	8006cf6 <adbms_main+0x372>
                // Precharge failed
                BMS_State.current_state = BMS_STATE_FAULT;
 8006ae6:	4b51      	ldr	r3, [pc, #324]	@ (8006c2c <adbms_main+0x2a8>)
 8006ae8:	2205      	movs	r2, #5
 8006aea:	701a      	strb	r2, [r3, #0]
            }
            break;
 8006aec:	e103      	b.n	8006cf6 <adbms_main+0x372>

        case BMS_STATE_READY:
            // Normal driving mode
            if (BMS_HasActiveFaults()) {
 8006aee:	f001 fc39 	bl	8008364 <BMS_HasActiveFaults>
 8006af2:	4603      	mov	r3, r0
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d008      	beq.n	8006b0a <adbms_main+0x186>
                if (PRINT_ON) printf("Fault detected in READY state\n");
 8006af8:	4854      	ldr	r0, [pc, #336]	@ (8006c4c <adbms_main+0x2c8>)
 8006afa:	f00c ff45 	bl	8013988 <puts>
                BMS_PrechargeAbort();
 8006afe:	f7ff ff3a 	bl	8006976 <BMS_PrechargeAbort>
                BMS_State.current_state = BMS_STATE_FAULT;
 8006b02:	4b4a      	ldr	r3, [pc, #296]	@ (8006c2c <adbms_main+0x2a8>)
 8006b04:	2205      	movs	r2, #5
 8006b06:	701a      	strb	r2, [r3, #0]
                break;
 8006b08:	e0fc      	b.n	8006d04 <adbms_main+0x380>
            }

            // Control outputs
            user_adBms6830_setFaults();
 8006b0a:	f001 ffcd 	bl	8008aa8 <user_adBms6830_setFaults>
            fanPWMControl(highest_temp, htimPWM);
 8006b0e:	4b50      	ldr	r3, [pc, #320]	@ (8006c50 <adbms_main+0x2cc>)
 8006b10:	edd3 7a00 	vldr	s15, [r3]
 8006b14:	6838      	ldr	r0, [r7, #0]
 8006b16:	eeb0 0a67 	vmov.f32	s0, s15
 8006b1a:	f002 fb6b 	bl	80091f4 <fanPWMControl>

            // Populate and send CAN messages
            populate_CAN1(&ctx->msg_6b0, &IC[0], TOTAL_IC);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	336c      	adds	r3, #108	@ 0x6c
 8006b22:	220a      	movs	r2, #10
 8006b24:	493c      	ldr	r1, [pc, #240]	@ (8006c18 <adbms_main+0x294>)
 8006b26:	4618      	mov	r0, r3
 8006b28:	f000 fe4e 	bl	80077c8 <populate_CAN1>
            populate_CAN2(&ctx->msg_6b1, &IC[0], TOTAL_IC);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	3374      	adds	r3, #116	@ 0x74
 8006b30:	220a      	movs	r2, #10
 8006b32:	4939      	ldr	r1, [pc, #228]	@ (8006c18 <adbms_main+0x294>)
 8006b34:	4618      	mov	r0, r3
 8006b36:	f000 feff 	bl	8007938 <populate_CAN2>
            populate_CAN3(&ctx->msg_6b2, &IC[0], TOTAL_IC);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	337c      	adds	r3, #124	@ 0x7c
 8006b3e:	220a      	movs	r2, #10
 8006b40:	4935      	ldr	r1, [pc, #212]	@ (8006c18 <adbms_main+0x294>)
 8006b42:	4618      	mov	r0, r3
 8006b44:	f000 ff7c 	bl	8007a40 <populate_CAN3>
            FDCAN_BMS_Mailman(hfdcan, ctx, HAL_GetTick(), 0);
 8006b48:	f004 f83c 	bl	800abc4 <HAL_GetTick>
 8006b4c:	4602      	mov	r2, r0
 8006b4e:	2300      	movs	r3, #0
 8006b50:	6879      	ldr	r1, [r7, #4]
 8006b52:	68b8      	ldr	r0, [r7, #8]
 8006b54:	f001 f900 	bl	8007d58 <FDCAN_BMS_Mailman>

            // Check for mode change
            if (accy_status != READY_POWER) {
 8006b58:	4b36      	ldr	r3, [pc, #216]	@ (8006c34 <adbms_main+0x2b0>)
 8006b5a:	781b      	ldrb	r3, [r3, #0]
 8006b5c:	461a      	mov	r2, r3
 8006b5e:	4b2f      	ldr	r3, [pc, #188]	@ (8006c1c <adbms_main+0x298>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	429a      	cmp	r2, r3
 8006b64:	f000 80c9 	beq.w	8006cfa <adbms_main+0x376>
                HAL_GPIO_WritePin(GPIOC, POS_AIR_GND_Pin, GPIO_PIN_RESET);
 8006b68:	2200      	movs	r2, #0
 8006b6a:	2110      	movs	r1, #16
 8006b6c:	4834      	ldr	r0, [pc, #208]	@ (8006c40 <adbms_main+0x2bc>)
 8006b6e:	f006 fddf 	bl	800d730 <HAL_GPIO_WritePin>
                BMS_State.current_state = BMS_STATE_IDLE;
 8006b72:	4b2e      	ldr	r3, [pc, #184]	@ (8006c2c <adbms_main+0x2a8>)
 8006b74:	2201      	movs	r2, #1
 8006b76:	701a      	strb	r2, [r3, #0]
            }
            break;
 8006b78:	e0bf      	b.n	8006cfa <adbms_main+0x376>

        case BMS_STATE_CHARGING:
            if (BMS_HasActiveFaults()) {
 8006b7a:	f001 fbf3 	bl	8008364 <BMS_HasActiveFaults>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d00e      	beq.n	8006ba2 <adbms_main+0x21e>
                if (PRINT_ON) printf("Fault detected in CHARGING state\n");
 8006b84:	4833      	ldr	r0, [pc, #204]	@ (8006c54 <adbms_main+0x2d0>)
 8006b86:	f00c feff 	bl	8013988 <puts>
                HAL_GPIO_WritePin(GPIOC, Charge_Enable_Pin, GPIO_PIN_RESET);
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	2104      	movs	r1, #4
 8006b8e:	482c      	ldr	r0, [pc, #176]	@ (8006c40 <adbms_main+0x2bc>)
 8006b90:	f006 fdce 	bl	800d730 <HAL_GPIO_WritePin>
                is_charging = 0;
 8006b94:	4b30      	ldr	r3, [pc, #192]	@ (8006c58 <adbms_main+0x2d4>)
 8006b96:	2200      	movs	r2, #0
 8006b98:	701a      	strb	r2, [r3, #0]
                BMS_State.current_state = BMS_STATE_FAULT;
 8006b9a:	4b24      	ldr	r3, [pc, #144]	@ (8006c2c <adbms_main+0x2a8>)
 8006b9c:	2205      	movs	r2, #5
 8006b9e:	701a      	strb	r2, [r3, #0]
                break;
 8006ba0:	e0b0      	b.n	8006d04 <adbms_main+0x380>
            }

            user_adBms6830_setFaults();
 8006ba2:	f001 ff81 	bl	8008aa8 <user_adBms6830_setFaults>

            // Populate and send CAN messages including charger control
            populate_CAN1(&ctx->msg_6b0, &IC[0], TOTAL_IC);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	336c      	adds	r3, #108	@ 0x6c
 8006baa:	220a      	movs	r2, #10
 8006bac:	491a      	ldr	r1, [pc, #104]	@ (8006c18 <adbms_main+0x294>)
 8006bae:	4618      	mov	r0, r3
 8006bb0:	f000 fe0a 	bl	80077c8 <populate_CAN1>
            populate_CAN2(&ctx->msg_6b1, &IC[0], TOTAL_IC);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	3374      	adds	r3, #116	@ 0x74
 8006bb8:	220a      	movs	r2, #10
 8006bba:	4917      	ldr	r1, [pc, #92]	@ (8006c18 <adbms_main+0x294>)
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	f000 febb 	bl	8007938 <populate_CAN2>
            populate_CAN3(&ctx->msg_6b2, &IC[0], TOTAL_IC);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	337c      	adds	r3, #124	@ 0x7c
 8006bc6:	220a      	movs	r2, #10
 8006bc8:	4913      	ldr	r1, [pc, #76]	@ (8006c18 <adbms_main+0x294>)
 8006bca:	4618      	mov	r0, r3
 8006bcc:	f000 ff38 	bl	8007a40 <populate_CAN3>
            populate_charge_CAN(&ctx->CAN_CHGCONTEXT, &IC[0], TOTAL_IC);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	3390      	adds	r3, #144	@ 0x90
 8006bd4:	220a      	movs	r2, #10
 8006bd6:	4910      	ldr	r1, [pc, #64]	@ (8006c18 <adbms_main+0x294>)
 8006bd8:	4618      	mov	r0, r3
 8006bda:	f000 ff85 	bl	8007ae8 <populate_charge_CAN>
            FDCAN_BMS_Mailman(hfdcan, ctx, HAL_GetTick(), is_charging);
 8006bde:	f003 fff1 	bl	800abc4 <HAL_GetTick>
 8006be2:	4602      	mov	r2, r0
 8006be4:	4b1c      	ldr	r3, [pc, #112]	@ (8006c58 <adbms_main+0x2d4>)
 8006be6:	781b      	ldrb	r3, [r3, #0]
 8006be8:	6879      	ldr	r1, [r7, #4]
 8006bea:	68b8      	ldr	r0, [r7, #8]
 8006bec:	f001 f8b4 	bl	8007d58 <FDCAN_BMS_Mailman>

            // Check for mode change
            if (accy_status != CHARGE_POWER) {
 8006bf0:	4b12      	ldr	r3, [pc, #72]	@ (8006c3c <adbms_main+0x2b8>)
 8006bf2:	781b      	ldrb	r3, [r3, #0]
 8006bf4:	461a      	mov	r2, r3
 8006bf6:	4b09      	ldr	r3, [pc, #36]	@ (8006c1c <adbms_main+0x298>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	429a      	cmp	r2, r3
 8006bfc:	d07f      	beq.n	8006cfe <adbms_main+0x37a>
                HAL_GPIO_WritePin(GPIOC, Charge_Enable_Pin, GPIO_PIN_RESET);
 8006bfe:	2200      	movs	r2, #0
 8006c00:	2104      	movs	r1, #4
 8006c02:	480f      	ldr	r0, [pc, #60]	@ (8006c40 <adbms_main+0x2bc>)
 8006c04:	f006 fd94 	bl	800d730 <HAL_GPIO_WritePin>
                is_charging = 0;
 8006c08:	4b13      	ldr	r3, [pc, #76]	@ (8006c58 <adbms_main+0x2d4>)
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	701a      	strb	r2, [r3, #0]
                BMS_State.current_state = BMS_STATE_IDLE;
 8006c0e:	4b07      	ldr	r3, [pc, #28]	@ (8006c2c <adbms_main+0x2a8>)
 8006c10:	2201      	movs	r2, #1
 8006c12:	701a      	strb	r2, [r3, #0]
            }
            break;
 8006c14:	e073      	b.n	8006cfe <adbms_main+0x37a>
 8006c16:	bf00      	nop
 8006c18:	20000220 	.word	0x20000220
 8006c1c:	20001c80 	.word	0x20001c80
 8006c20:	20001c61 	.word	0x20001c61
 8006c24:	20001ca0 	.word	0x20001ca0
 8006c28:	20001ca4 	.word	0x20001ca4
 8006c2c:	20001c68 	.word	0x20001c68
 8006c30:	0801650c 	.word	0x0801650c
 8006c34:	080175dc 	.word	0x080175dc
 8006c38:	0801651c 	.word	0x0801651c
 8006c3c:	080175dd 	.word	0x080175dd
 8006c40:	48000800 	.word	0x48000800
 8006c44:	08016534 	.word	0x08016534
 8006c48:	20001c60 	.word	0x20001c60
 8006c4c:	08016548 	.word	0x08016548
 8006c50:	20001cac 	.word	0x20001cac
 8006c54:	08016568 	.word	0x08016568
 8006c58:	20001c9c 	.word	0x20001c9c

        case BMS_STATE_FAULT:
            // Ensure all outputs are safe
            HAL_GPIO_WritePin(GPIOB, Precharge_Enable_Pin, GPIO_PIN_RESET);
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	2104      	movs	r1, #4
 8006c60:	482a      	ldr	r0, [pc, #168]	@ (8006d0c <adbms_main+0x388>)
 8006c62:	f006 fd65 	bl	800d730 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, POS_AIR_GND_Pin, GPIO_PIN_RESET);
 8006c66:	2200      	movs	r2, #0
 8006c68:	2110      	movs	r1, #16
 8006c6a:	4829      	ldr	r0, [pc, #164]	@ (8006d10 <adbms_main+0x38c>)
 8006c6c:	f006 fd60 	bl	800d730 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, NEG_AIR_GND_Pin, GPIO_PIN_RESET);
 8006c70:	2200      	movs	r2, #0
 8006c72:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006c76:	4825      	ldr	r0, [pc, #148]	@ (8006d0c <adbms_main+0x388>)
 8006c78:	f006 fd5a 	bl	800d730 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, Charge_Enable_Pin, GPIO_PIN_RESET);
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	2104      	movs	r1, #4
 8006c80:	4823      	ldr	r0, [pc, #140]	@ (8006d10 <adbms_main+0x38c>)
 8006c82:	f006 fd55 	bl	800d730 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, Discharge_Enable_Pin, GPIO_PIN_RESET);
 8006c86:	2200      	movs	r2, #0
 8006c88:	2108      	movs	r1, #8
 8006c8a:	4821      	ldr	r0, [pc, #132]	@ (8006d10 <adbms_main+0x38c>)
 8006c8c:	f006 fd50 	bl	800d730 <HAL_GPIO_WritePin>

            user_adBms6830_setFaults();
 8006c90:	f001 ff0a 	bl	8008aa8 <user_adBms6830_setFaults>
            stopBalancing(TOTAL_IC, IC);
 8006c94:	491f      	ldr	r1, [pc, #124]	@ (8006d14 <adbms_main+0x390>)
 8006c96:	200a      	movs	r0, #10
 8006c98:	f000 fa72 	bl	8007180 <stopBalancing>

            // Continue monitoring and reporting
            user_adBms6830_setFaults();
 8006c9c:	f001 ff04 	bl	8008aa8 <user_adBms6830_setFaults>
            populate_CAN1(&ctx->msg_6b0, &IC[0], TOTAL_IC);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	336c      	adds	r3, #108	@ 0x6c
 8006ca4:	220a      	movs	r2, #10
 8006ca6:	491b      	ldr	r1, [pc, #108]	@ (8006d14 <adbms_main+0x390>)
 8006ca8:	4618      	mov	r0, r3
 8006caa:	f000 fd8d 	bl	80077c8 <populate_CAN1>
            populate_CAN2(&ctx->msg_6b1, &IC[0], TOTAL_IC);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	3374      	adds	r3, #116	@ 0x74
 8006cb2:	220a      	movs	r2, #10
 8006cb4:	4917      	ldr	r1, [pc, #92]	@ (8006d14 <adbms_main+0x390>)
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f000 fe3e 	bl	8007938 <populate_CAN2>
            populate_CAN3(&ctx->msg_6b2, &IC[0], TOTAL_IC);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	337c      	adds	r3, #124	@ 0x7c
 8006cc0:	220a      	movs	r2, #10
 8006cc2:	4914      	ldr	r1, [pc, #80]	@ (8006d14 <adbms_main+0x390>)
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	f000 febb 	bl	8007a40 <populate_CAN3>
            FDCAN_BMS_Mailman(hfdcan, ctx, HAL_GetTick(), 0);
 8006cca:	f003 ff7b 	bl	800abc4 <HAL_GetTick>
 8006cce:	4602      	mov	r2, r0
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	6879      	ldr	r1, [r7, #4]
 8006cd4:	68b8      	ldr	r0, [r7, #8]
 8006cd6:	f001 f83f 	bl	8007d58 <FDCAN_BMS_Mailman>

            // Check if faults cleared - require manual reset
            if (!BMS_HasActiveFaults()) {
 8006cda:	f001 fb43 	bl	8008364 <BMS_HasActiveFaults>
 8006cde:	4603      	mov	r3, r0
 8006ce0:	f083 0301 	eor.w	r3, r3, #1
 8006ce4:	b2db      	uxtb	r3, r3
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d00b      	beq.n	8006d02 <adbms_main+0x37e>
                // Still stay in fault until system reset or explicit clear
                if (PRINT_ON) printf("Faults cleared but manual reset required\n");
 8006cea:	480b      	ldr	r0, [pc, #44]	@ (8006d18 <adbms_main+0x394>)
 8006cec:	f00c fe4c 	bl	8013988 <puts>
            }
            break;
 8006cf0:	e007      	b.n	8006d02 <adbms_main+0x37e>
            break;
 8006cf2:	bf00      	nop
 8006cf4:	e006      	b.n	8006d04 <adbms_main+0x380>
            break;
 8006cf6:	bf00      	nop
 8006cf8:	e004      	b.n	8006d04 <adbms_main+0x380>
            break;
 8006cfa:	bf00      	nop
 8006cfc:	e002      	b.n	8006d04 <adbms_main+0x380>
            break;
 8006cfe:	bf00      	nop
 8006d00:	e000      	b.n	8006d04 <adbms_main+0x380>
            break;
 8006d02:	bf00      	nop
	//    // Transmit via mailman
	//    uint32_t now = HAL_GetTick();
	//    FDCAN_BMS_Mailman(hfdcan, ctx, now);

	//    getCurrentSensorData();
}
 8006d04:	bf00      	nop
 8006d06:	3710      	adds	r7, #16
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	bd80      	pop	{r7, pc}
 8006d0c:	48000400 	.word	0x48000400
 8006d10:	48000800 	.word	0x48000800
 8006d14:	20000220 	.word	0x20000220
 8006d18:	0801658c 	.word	0x0801658c

08006d1c <adBms6830_init_config>:
 *******************************************************************************
 * @brief Set configuration register A. Refer to the data sheet
 *        Set configuration register B. Refer to the data sheet
 *******************************************************************************
 */
void adBms6830_init_config(uint8_t tIC, cell_asic *ic) {
 8006d1c:	b590      	push	{r4, r7, lr}
 8006d1e:	b087      	sub	sp, #28
 8006d20:	af02      	add	r7, sp, #8
 8006d22:	4603      	mov	r3, r0
 8006d24:	6039      	str	r1, [r7, #0]
 8006d26:	71fb      	strb	r3, [r7, #7]
	for (uint8_t cic = 0; cic < tIC; cic++) {
 8006d28:	2300      	movs	r3, #0
 8006d2a:	73fb      	strb	r3, [r7, #15]
 8006d2c:	e03a      	b.n	8006da4 <adBms6830_init_config+0x88>
		/* Init config A */
		ic[cic].tx_cfga.refon = PWR_UP;
 8006d2e:	7bfb      	ldrb	r3, [r7, #15]
 8006d30:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006d34:	fb02 f303 	mul.w	r3, r2, r3
 8006d38:	683a      	ldr	r2, [r7, #0]
 8006d3a:	441a      	add	r2, r3
 8006d3c:	7813      	ldrb	r3, [r2, #0]
 8006d3e:	f043 0301 	orr.w	r3, r3, #1
 8006d42:	7013      	strb	r3, [r2, #0]
		//    ic[cic].cfga.cth = CVT_8_1mV;
		//    ic[cic].cfga.flag_d = ConfigA_Flag(FLAG_D0, FLAG_SET) | ConfigA_Flag(FLAG_D1, FLAG_SET);
		//    ic[cic].cfga.gpo = ConfigA_Gpo(GPO2, GPO_SET) | ConfigA_Gpo(GPO10, GPO_SET);
		ic[cic].tx_cfga.gpo = 0X3FF; /* All GPIO pull down off */
 8006d44:	7bfb      	ldrb	r3, [r7, #15]
 8006d46:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006d4a:	fb02 f303 	mul.w	r3, r2, r3
 8006d4e:	683a      	ldr	r2, [r7, #0]
 8006d50:	441a      	add	r2, r3
 8006d52:	8853      	ldrh	r3, [r2, #2]
 8006d54:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8006d58:	f361 134e 	bfi	r3, r1, #5, #10
 8006d5c:	8053      	strh	r3, [r2, #2]
		//    ic[cic].cfga.soakon = SOAKON_CLR;
		//    ic[cic].cfga.fc = IIR_FPA256;

		/* Init config B */
		//    ic[cic].cfgb.dtmen = DTMEN_ON;
		ic[cic].tx_cfgb.vov = SetOverVoltageThreshold(OV_THRESHOLD);
 8006d5e:	4b1f      	ldr	r3, [pc, #124]	@ (8006ddc <adBms6830_init_config+0xc0>)
 8006d60:	edd3 7a00 	vldr	s15, [r3]
 8006d64:	7bfb      	ldrb	r3, [r7, #15]
 8006d66:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006d6a:	fb02 f303 	mul.w	r3, r2, r3
 8006d6e:	683a      	ldr	r2, [r7, #0]
 8006d70:	18d4      	adds	r4, r2, r3
 8006d72:	eeb0 0a67 	vmov.f32	s0, s15
 8006d76:	f7fb fb4f 	bl	8002418 <SetOverVoltageThreshold>
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	81e3      	strh	r3, [r4, #14]
		ic[cic].tx_cfgb.vuv = SetUnderVoltageThreshold(UV_THRESHOLD);
 8006d7e:	4b18      	ldr	r3, [pc, #96]	@ (8006de0 <adBms6830_init_config+0xc4>)
 8006d80:	edd3 7a00 	vldr	s15, [r3]
 8006d84:	7bfb      	ldrb	r3, [r7, #15]
 8006d86:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006d8a:	fb02 f303 	mul.w	r3, r2, r3
 8006d8e:	683a      	ldr	r2, [r7, #0]
 8006d90:	18d4      	adds	r4, r2, r3
 8006d92:	eeb0 0a67 	vmov.f32	s0, s15
 8006d96:	f7fb fb7f 	bl	8002498 <SetUnderVoltageThreshold>
 8006d9a:	4603      	mov	r3, r0
 8006d9c:	81a3      	strh	r3, [r4, #12]
	for (uint8_t cic = 0; cic < tIC; cic++) {
 8006d9e:	7bfb      	ldrb	r3, [r7, #15]
 8006da0:	3301      	adds	r3, #1
 8006da2:	73fb      	strb	r3, [r7, #15]
 8006da4:	7bfa      	ldrb	r2, [r7, #15]
 8006da6:	79fb      	ldrb	r3, [r7, #7]
 8006da8:	429a      	cmp	r2, r3
 8006daa:	d3c0      	bcc.n	8006d2e <adBms6830_init_config+0x12>
		//    ic[cic].cfgb.dcc = ConfigB_DccBit(DCC16, DCC_BIT_SET);
		//    SetConfigB_DischargeTimeOutValue(tIC, &ic[cic], RANG_0_TO_63_MIN, TIME_1MIN_OR_0_26HR);
	}
	adBmsWakeupIc(tIC);
 8006dac:	79fb      	ldrb	r3, [r7, #7]
 8006dae:	4618      	mov	r0, r3
 8006db0:	f000 faa6 	bl	8007300 <adBmsWakeupIc>
	adBmsWriteData(tIC, &ic[0], WRCFGA, Config, A);
 8006db4:	79f8      	ldrb	r0, [r7, #7]
 8006db6:	2301      	movs	r3, #1
 8006db8:	9300      	str	r3, [sp, #0]
 8006dba:	2308      	movs	r3, #8
 8006dbc:	4a09      	ldr	r2, [pc, #36]	@ (8006de4 <adBms6830_init_config+0xc8>)
 8006dbe:	6839      	ldr	r1, [r7, #0]
 8006dc0:	f7fb f902 	bl	8001fc8 <adBmsWriteData>
	adBmsWriteData(tIC, &ic[0], WRCFGB, Config, B);
 8006dc4:	79f8      	ldrb	r0, [r7, #7]
 8006dc6:	2302      	movs	r3, #2
 8006dc8:	9300      	str	r3, [sp, #0]
 8006dca:	2308      	movs	r3, #8
 8006dcc:	4a06      	ldr	r2, [pc, #24]	@ (8006de8 <adBms6830_init_config+0xcc>)
 8006dce:	6839      	ldr	r1, [r7, #0]
 8006dd0:	f7fb f8fa 	bl	8001fc8 <adBmsWriteData>
}
 8006dd4:	bf00      	nop
 8006dd6:	3714      	adds	r7, #20
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	bd90      	pop	{r4, r7, pc}
 8006ddc:	080175d4 	.word	0x080175d4
 8006de0:	080175d8 	.word	0x080175d8
 8006de4:	20000000 	.word	0x20000000
 8006de8:	20000004 	.word	0x20000004

08006dec <adBms6830_start_adc_cell_voltage_measurment>:
/**
 *******************************************************************************
 * @brief Start ADC Cell Voltage Measurement
 *******************************************************************************
 */
void adBms6830_start_adc_cell_voltage_measurment(uint8_t tIC) {
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b084      	sub	sp, #16
 8006df0:	af02      	add	r7, sp, #8
 8006df2:	4603      	mov	r3, r0
 8006df4:	71fb      	strb	r3, [r7, #7]
	adBmsWakeupIc(tIC);
 8006df6:	79fb      	ldrb	r3, [r7, #7]
 8006df8:	4618      	mov	r0, r3
 8006dfa:	f000 fa81 	bl	8007300 <adBmsWakeupIc>
	adBms6830_Adcv(RD_ON, CONTINUOUS, DCP_OFF, RSTF_OFF, OW_OFF_ALL_CH);
 8006dfe:	2300      	movs	r3, #0
 8006e00:	9300      	str	r3, [sp, #0]
 8006e02:	2300      	movs	r3, #0
 8006e04:	2200      	movs	r2, #0
 8006e06:	2101      	movs	r1, #1
 8006e08:	2001      	movs	r0, #1
 8006e0a:	f7fb fa85 	bl	8002318 <adBms6830_Adcv>
#ifdef MBED
	// pc.printf("Cell conversion completed\n");
#else
	// printf("Cell conversion completed\n");
#endif
}
 8006e0e:	bf00      	nop
 8006e10:	3708      	adds	r7, #8
 8006e12:	46bd      	mov	sp, r7
 8006e14:	bd80      	pop	{r7, pc}
	...

08006e18 <adBms6830_read_cell_voltages>:
/**
 *******************************************************************************
 * @brief Read Cell Voltages
 *******************************************************************************
 */
void adBms6830_read_cell_voltages(uint8_t tIC, cell_asic *ic) {
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b084      	sub	sp, #16
 8006e1c:	af02      	add	r7, sp, #8
 8006e1e:	4603      	mov	r3, r0
 8006e20:	6039      	str	r1, [r7, #0]
 8006e22:	71fb      	strb	r3, [r7, #7]
	adBmsWakeupIc(tIC);
 8006e24:	79fb      	ldrb	r3, [r7, #7]
 8006e26:	4618      	mov	r0, r3
 8006e28:	f000 fa6a 	bl	8007300 <adBmsWakeupIc>
	adBms6830_Adcv(RD_ON, CONTINUOUS, DCP_OFF, RSTF_OFF, OW_OFF_ALL_CH);
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	9300      	str	r3, [sp, #0]
 8006e30:	2300      	movs	r3, #0
 8006e32:	2200      	movs	r2, #0
 8006e34:	2101      	movs	r1, #1
 8006e36:	2001      	movs	r0, #1
 8006e38:	f7fb fa6e 	bl	8002318 <adBms6830_Adcv>
	adBms6830_Snap();
 8006e3c:	f7fb fa9f 	bl	800237e <adBms6830_Snap>
	adBmsReadData(tIC, &ic[0], RDCVA, Cell, A);
 8006e40:	79f8      	ldrb	r0, [r7, #7]
 8006e42:	2301      	movs	r3, #1
 8006e44:	9300      	str	r3, [sp, #0]
 8006e46:	2300      	movs	r3, #0
 8006e48:	4a18      	ldr	r2, [pc, #96]	@ (8006eac <adBms6830_read_cell_voltages+0x94>)
 8006e4a:	6839      	ldr	r1, [r7, #0]
 8006e4c:	f7fa fac0 	bl	80013d0 <adBmsReadData>
	adBmsReadData(tIC, &ic[0], RDCVB, Cell, B);
 8006e50:	79f8      	ldrb	r0, [r7, #7]
 8006e52:	2302      	movs	r3, #2
 8006e54:	9300      	str	r3, [sp, #0]
 8006e56:	2300      	movs	r3, #0
 8006e58:	4a15      	ldr	r2, [pc, #84]	@ (8006eb0 <adBms6830_read_cell_voltages+0x98>)
 8006e5a:	6839      	ldr	r1, [r7, #0]
 8006e5c:	f7fa fab8 	bl	80013d0 <adBmsReadData>
	adBmsReadData(tIC, &ic[0], RDCVC, Cell, C);
 8006e60:	79f8      	ldrb	r0, [r7, #7]
 8006e62:	2303      	movs	r3, #3
 8006e64:	9300      	str	r3, [sp, #0]
 8006e66:	2300      	movs	r3, #0
 8006e68:	4a12      	ldr	r2, [pc, #72]	@ (8006eb4 <adBms6830_read_cell_voltages+0x9c>)
 8006e6a:	6839      	ldr	r1, [r7, #0]
 8006e6c:	f7fa fab0 	bl	80013d0 <adBmsReadData>
	adBmsReadData(tIC, &ic[0], RDCVD, Cell, D);
 8006e70:	79f8      	ldrb	r0, [r7, #7]
 8006e72:	2304      	movs	r3, #4
 8006e74:	9300      	str	r3, [sp, #0]
 8006e76:	2300      	movs	r3, #0
 8006e78:	4a0f      	ldr	r2, [pc, #60]	@ (8006eb8 <adBms6830_read_cell_voltages+0xa0>)
 8006e7a:	6839      	ldr	r1, [r7, #0]
 8006e7c:	f7fa faa8 	bl	80013d0 <adBmsReadData>
	adBmsReadData(tIC, &ic[0], RDCVE, Cell, E);
 8006e80:	79f8      	ldrb	r0, [r7, #7]
 8006e82:	2305      	movs	r3, #5
 8006e84:	9300      	str	r3, [sp, #0]
 8006e86:	2300      	movs	r3, #0
 8006e88:	4a0c      	ldr	r2, [pc, #48]	@ (8006ebc <adBms6830_read_cell_voltages+0xa4>)
 8006e8a:	6839      	ldr	r1, [r7, #0]
 8006e8c:	f7fa faa0 	bl	80013d0 <adBmsReadData>
	adBmsReadData(tIC, &ic[0], RDCVF, Cell, F);
 8006e90:	79f8      	ldrb	r0, [r7, #7]
 8006e92:	2306      	movs	r3, #6
 8006e94:	9300      	str	r3, [sp, #0]
 8006e96:	2300      	movs	r3, #0
 8006e98:	4a09      	ldr	r2, [pc, #36]	@ (8006ec0 <adBms6830_read_cell_voltages+0xa8>)
 8006e9a:	6839      	ldr	r1, [r7, #0]
 8006e9c:	f7fa fa98 	bl	80013d0 <adBmsReadData>
	adBms6830_Unsnap();
 8006ea0:	f7fb fa7c 	bl	800239c <adBms6830_Unsnap>

}
 8006ea4:	bf00      	nop
 8006ea6:	3708      	adds	r7, #8
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	bd80      	pop	{r7, pc}
 8006eac:	20000008 	.word	0x20000008
 8006eb0:	2000000c 	.word	0x2000000c
 8006eb4:	20000010 	.word	0x20000010
 8006eb8:	20000014 	.word	0x20000014
 8006ebc:	20000018 	.word	0x20000018
 8006ec0:	2000001c 	.word	0x2000001c

08006ec4 <adBms6830_start_aux_voltage_measurment>:
/**
 *******************************************************************************
 * @brief Start AUX, VMV, V+ Voltages Measurement
 *******************************************************************************
 */
void adBms6830_start_aux_voltage_measurment(uint8_t tIC, cell_asic *ic) {
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b086      	sub	sp, #24
 8006ec8:	af02      	add	r7, sp, #8
 8006eca:	4603      	mov	r3, r0
 8006ecc:	6039      	str	r1, [r7, #0]
 8006ece:	71fb      	strb	r3, [r7, #7]
	for (uint8_t cic = 0; cic < tIC; cic++) {
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	73fb      	strb	r3, [r7, #15]
 8006ed4:	e01a      	b.n	8006f0c <adBms6830_start_aux_voltage_measurment+0x48>
		/* Init config A */
		ic[cic].tx_cfga.refon = PWR_UP;
 8006ed6:	7bfb      	ldrb	r3, [r7, #15]
 8006ed8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006edc:	fb02 f303 	mul.w	r3, r2, r3
 8006ee0:	683a      	ldr	r2, [r7, #0]
 8006ee2:	441a      	add	r2, r3
 8006ee4:	7813      	ldrb	r3, [r2, #0]
 8006ee6:	f043 0301 	orr.w	r3, r3, #1
 8006eea:	7013      	strb	r3, [r2, #0]
		ic[cic].tx_cfga.gpo = 0X3FF; /* All GPIO pull down off */
 8006eec:	7bfb      	ldrb	r3, [r7, #15]
 8006eee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006ef2:	fb02 f303 	mul.w	r3, r2, r3
 8006ef6:	683a      	ldr	r2, [r7, #0]
 8006ef8:	441a      	add	r2, r3
 8006efa:	8853      	ldrh	r3, [r2, #2]
 8006efc:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8006f00:	f361 134e 	bfi	r3, r1, #5, #10
 8006f04:	8053      	strh	r3, [r2, #2]
	for (uint8_t cic = 0; cic < tIC; cic++) {
 8006f06:	7bfb      	ldrb	r3, [r7, #15]
 8006f08:	3301      	adds	r3, #1
 8006f0a:	73fb      	strb	r3, [r7, #15]
 8006f0c:	7bfa      	ldrb	r2, [r7, #15]
 8006f0e:	79fb      	ldrb	r3, [r7, #7]
 8006f10:	429a      	cmp	r2, r3
 8006f12:	d3e0      	bcc.n	8006ed6 <adBms6830_start_aux_voltage_measurment+0x12>
	}
	adBmsWakeupIc(tIC);
 8006f14:	79fb      	ldrb	r3, [r7, #7]
 8006f16:	4618      	mov	r0, r3
 8006f18:	f000 f9f2 	bl	8007300 <adBmsWakeupIc>
	adBmsWriteData(tIC, &ic[0], WRCFGA, Config, A);
 8006f1c:	79f8      	ldrb	r0, [r7, #7]
 8006f1e:	2301      	movs	r3, #1
 8006f20:	9300      	str	r3, [sp, #0]
 8006f22:	2308      	movs	r3, #8
 8006f24:	4a06      	ldr	r2, [pc, #24]	@ (8006f40 <adBms6830_start_aux_voltage_measurment+0x7c>)
 8006f26:	6839      	ldr	r1, [r7, #0]
 8006f28:	f7fb f84e 	bl	8001fc8 <adBmsWriteData>
	adBms6830_Adax(AUX_OW_OFF, PUP_DOWN, AUX_ALL);
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	2100      	movs	r1, #0
 8006f30:	2000      	movs	r0, #0
 8006f32:	f7fb fa42 	bl	80023ba <adBms6830_Adax>
#ifdef MBED
	// pc.printf("Aux voltage conversion completed\n");
#else
	// printf("Aux voltage conversion completed\n");
#endif
}
 8006f36:	bf00      	nop
 8006f38:	3710      	adds	r7, #16
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bd80      	pop	{r7, pc}
 8006f3e:	bf00      	nop
 8006f40:	20000000 	.word	0x20000000

08006f44 <adBms6830_read_aux_voltages>:
/**
 *******************************************************************************
 * @brief Read AUX, VMV, V+ Voltages
 *******************************************************************************
 */
void adBms6830_read_aux_voltages(uint8_t tIC, cell_asic *ic) {
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b084      	sub	sp, #16
 8006f48:	af02      	add	r7, sp, #8
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	6039      	str	r1, [r7, #0]
 8006f4e:	71fb      	strb	r3, [r7, #7]
	adBmsWakeupIc(tIC);
 8006f50:	79fb      	ldrb	r3, [r7, #7]
 8006f52:	4618      	mov	r0, r3
 8006f54:	f000 f9d4 	bl	8007300 <adBmsWakeupIc>
	adBms6830_Adax(AUX_OW_OFF, PUP_DOWN, AUX_ALL);
 8006f58:	2200      	movs	r2, #0
 8006f5a:	2100      	movs	r1, #0
 8006f5c:	2000      	movs	r0, #0
 8006f5e:	f7fb fa2c 	bl	80023ba <adBms6830_Adax>
	adBmsReadData(tIC, &ic[0], RDAUXA, Aux, A);
 8006f62:	79f8      	ldrb	r0, [r7, #7]
 8006f64:	2301      	movs	r3, #1
 8006f66:	9300      	str	r3, [sp, #0]
 8006f68:	2301      	movs	r3, #1
 8006f6a:	4a13      	ldr	r2, [pc, #76]	@ (8006fb8 <adBms6830_read_aux_voltages+0x74>)
 8006f6c:	6839      	ldr	r1, [r7, #0]
 8006f6e:	f7fa fa2f 	bl	80013d0 <adBmsReadData>
	adBmsReadData(tIC, &ic[0], RDAUXB, Aux, B);
 8006f72:	79f8      	ldrb	r0, [r7, #7]
 8006f74:	2302      	movs	r3, #2
 8006f76:	9300      	str	r3, [sp, #0]
 8006f78:	2301      	movs	r3, #1
 8006f7a:	4a10      	ldr	r2, [pc, #64]	@ (8006fbc <adBms6830_read_aux_voltages+0x78>)
 8006f7c:	6839      	ldr	r1, [r7, #0]
 8006f7e:	f7fa fa27 	bl	80013d0 <adBmsReadData>
	adBmsReadData(tIC, &ic[0], RDAUXC, Aux, C);
 8006f82:	79f8      	ldrb	r0, [r7, #7]
 8006f84:	2303      	movs	r3, #3
 8006f86:	9300      	str	r3, [sp, #0]
 8006f88:	2301      	movs	r3, #1
 8006f8a:	4a0d      	ldr	r2, [pc, #52]	@ (8006fc0 <adBms6830_read_aux_voltages+0x7c>)
 8006f8c:	6839      	ldr	r1, [r7, #0]
 8006f8e:	f7fa fa1f 	bl	80013d0 <adBmsReadData>
	adBmsReadData(tIC, &ic[0], RDAUXD, Aux, D);
 8006f92:	79f8      	ldrb	r0, [r7, #7]
 8006f94:	2304      	movs	r3, #4
 8006f96:	9300      	str	r3, [sp, #0]
 8006f98:	2301      	movs	r3, #1
 8006f9a:	4a0a      	ldr	r2, [pc, #40]	@ (8006fc4 <adBms6830_read_aux_voltages+0x80>)
 8006f9c:	6839      	ldr	r1, [r7, #0]
 8006f9e:	f7fa fa17 	bl	80013d0 <adBmsReadData>
	printVoltages(tIC, &ic[0], Aux);
 8006fa2:	79fb      	ldrb	r3, [r7, #7]
 8006fa4:	2201      	movs	r2, #1
 8006fa6:	6839      	ldr	r1, [r7, #0]
 8006fa8:	4618      	mov	r0, r3
 8006faa:	f000 f9c9 	bl	8007340 <printVoltages>
}
 8006fae:	bf00      	nop
 8006fb0:	3708      	adds	r7, #8
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bd80      	pop	{r7, pc}
 8006fb6:	bf00      	nop
 8006fb8:	20000020 	.word	0x20000020
 8006fbc:	20000024 	.word	0x20000024
 8006fc0:	20000028 	.word	0x20000028
 8006fc4:	2000002c 	.word	0x2000002c

08006fc8 <balanceCells>:
#else
	// printf("Fcell Registers Cleared\n\n");
#endif
}

void balanceCells(uint8_t tIC, cell_asic *ic, PWM_DUTY duty_cycle) {
 8006fc8:	b5b0      	push	{r4, r5, r7, lr}
 8006fca:	b086      	sub	sp, #24
 8006fcc:	af02      	add	r7, sp, #8
 8006fce:	4603      	mov	r3, r0
 8006fd0:	6039      	str	r1, [r7, #0]
 8006fd2:	71fb      	strb	r3, [r7, #7]
 8006fd4:	4613      	mov	r3, r2
 8006fd6:	71bb      	strb	r3, [r7, #6]
	// Reset after max duration to prevent overheating
	if (tick > 200) {
 8006fd8:	4b61      	ldr	r3, [pc, #388]	@ (8007160 <balanceCells+0x198>)
 8006fda:	881b      	ldrh	r3, [r3, #0]
 8006fdc:	2bc8      	cmp	r3, #200	@ 0xc8
 8006fde:	d90c      	bls.n	8006ffa <balanceCells+0x32>
		stopBalancing(tIC, ic);
 8006fe0:	79fb      	ldrb	r3, [r7, #7]
 8006fe2:	6839      	ldr	r1, [r7, #0]
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	f000 f8cb 	bl	8007180 <stopBalancing>
		tick = 0;
 8006fea:	4b5d      	ldr	r3, [pc, #372]	@ (8007160 <balanceCells+0x198>)
 8006fec:	2200      	movs	r2, #0
 8006fee:	801a      	strh	r2, [r3, #0]
		// Consider updating target voltage after each cycle
		target_lowest_cell = lowest_cell;
 8006ff0:	4b5c      	ldr	r3, [pc, #368]	@ (8007164 <balanceCells+0x19c>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4a5c      	ldr	r2, [pc, #368]	@ (8007168 <balanceCells+0x1a0>)
 8006ff6:	6013      	str	r3, [r2, #0]
		return;
 8006ff8:	e0aa      	b.n	8007150 <balanceCells+0x188>
	}

	// Initialize target when first called
	if (target_lowest_cell == -1) {
 8006ffa:	4b5b      	ldr	r3, [pc, #364]	@ (8007168 <balanceCells+0x1a0>)
 8006ffc:	edd3 7a00 	vldr	s15, [r3]
 8007000:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8007004:	eef4 7a47 	vcmp.f32	s15, s14
 8007008:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800700c:	d103      	bne.n	8007016 <balanceCells+0x4e>
		target_lowest_cell = lowest_cell;
 800700e:	4b55      	ldr	r3, [pc, #340]	@ (8007164 <balanceCells+0x19c>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a55      	ldr	r2, [pc, #340]	@ (8007168 <balanceCells+0x1a0>)
 8007014:	6013      	str	r3, [r2, #0]
	}

	// Only update balancing configuration periodically
	if (tick == 10) {
 8007016:	4b52      	ldr	r3, [pc, #328]	@ (8007160 <balanceCells+0x198>)
 8007018:	881b      	ldrh	r3, [r3, #0]
 800701a:	2b0a      	cmp	r3, #10
 800701c:	d16d      	bne.n	80070fa <balanceCells+0x132>
		// Clear balance mask for new calculation
		multiMask = 0;
 800701e:	4b53      	ldr	r3, [pc, #332]	@ (800716c <balanceCells+0x1a4>)
 8007020:	2200      	movs	r2, #0
 8007022:	801a      	strh	r2, [r3, #0]

		for (uint8_t dev = 0; dev < tIC; ++dev) {
 8007024:	2300      	movs	r3, #0
 8007026:	73fb      	strb	r3, [r7, #15]
 8007028:	e063      	b.n	80070f2 <balanceCells+0x12a>
			// Start with all balance switches off
			ic[dev].tx_cfgb.dcc = 0;
 800702a:	7bfb      	ldrb	r3, [r7, #15]
 800702c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007030:	fb02 f303 	mul.w	r3, r2, r3
 8007034:	683a      	ldr	r2, [r7, #0]
 8007036:	4413      	add	r3, r2
 8007038:	2200      	movs	r2, #0
 800703a:	825a      	strh	r2, [r3, #18]

			for (uint8_t ch = 0; ch < NUM_CELLS_PER_IC; ++ch) {
 800703c:	2300      	movs	r3, #0
 800703e:	73bb      	strb	r3, [r7, #14]
 8007040:	e051      	b.n	80070e6 <balanceCells+0x11e>
				float v = getVoltage(ic[dev].cell.c_codes[ch]);
 8007042:	7bfb      	ldrb	r3, [r7, #15]
 8007044:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007048:	fb02 f303 	mul.w	r3, r2, r3
 800704c:	683a      	ldr	r2, [r7, #0]
 800704e:	4413      	add	r3, r2
 8007050:	7bba      	ldrb	r2, [r7, #14]
 8007052:	3210      	adds	r2, #16
 8007054:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8007058:	b29b      	uxth	r3, r3
 800705a:	4618      	mov	r0, r3
 800705c:	f000 fb94 	bl	8007788 <getVoltage>
 8007060:	ed87 0a02 	vstr	s0, [r7, #8]

				// Improved logic: Balance cells above target with a small hysteresis
				if (v > (target_lowest_cell + 0.01)) { // 10mV hysteresis
 8007064:	68b8      	ldr	r0, [r7, #8]
 8007066:	f7f9 fa77 	bl	8000558 <__aeabi_f2d>
 800706a:	4604      	mov	r4, r0
 800706c:	460d      	mov	r5, r1
 800706e:	4b3e      	ldr	r3, [pc, #248]	@ (8007168 <balanceCells+0x1a0>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	4618      	mov	r0, r3
 8007074:	f7f9 fa70 	bl	8000558 <__aeabi_f2d>
 8007078:	a337      	add	r3, pc, #220	@ (adr r3, 8007158 <balanceCells+0x190>)
 800707a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800707e:	f7f9 f90d 	bl	800029c <__adddf3>
 8007082:	4602      	mov	r2, r0
 8007084:	460b      	mov	r3, r1
 8007086:	4620      	mov	r0, r4
 8007088:	4629      	mov	r1, r5
 800708a:	f7f9 fd4d 	bl	8000b28 <__aeabi_dcmpgt>
 800708e:	4603      	mov	r3, r0
 8007090:	2b00      	cmp	r3, #0
 8007092:	d019      	beq.n	80070c8 <balanceCells+0x100>
													   // Set this cell for balancing
					multiMask |= (1 << ch);
 8007094:	7bbb      	ldrb	r3, [r7, #14]
 8007096:	2201      	movs	r2, #1
 8007098:	fa02 f303 	lsl.w	r3, r2, r3
 800709c:	b21a      	sxth	r2, r3
 800709e:	4b33      	ldr	r3, [pc, #204]	@ (800716c <balanceCells+0x1a4>)
 80070a0:	881b      	ldrh	r3, [r3, #0]
 80070a2:	b21b      	sxth	r3, r3
 80070a4:	4313      	orrs	r3, r2
 80070a6:	b21b      	sxth	r3, r3
 80070a8:	b29a      	uxth	r2, r3
 80070aa:	4b30      	ldr	r3, [pc, #192]	@ (800716c <balanceCells+0x1a4>)
 80070ac:	801a      	strh	r2, [r3, #0]
					// Configure PWM duty cycle
					ic[dev].PwmA.pwma[ch] = duty_cycle;
 80070ae:	7bfb      	ldrb	r3, [r7, #15]
 80070b0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80070b4:	fb02 f303 	mul.w	r3, r2, r3
 80070b8:	683a      	ldr	r2, [r7, #0]
 80070ba:	441a      	add	r2, r3
 80070bc:	7bbb      	ldrb	r3, [r7, #14]
 80070be:	4413      	add	r3, r2
 80070c0:	79ba      	ldrb	r2, [r7, #6]
 80070c2:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
 80070c6:	e00b      	b.n	80070e0 <balanceCells+0x118>
				} else {
					// Ensure PWM is off for cells we don't balance
					ic[dev].PwmA.pwma[ch] = PWM_0_0_PCT;
 80070c8:	7bfb      	ldrb	r3, [r7, #15]
 80070ca:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80070ce:	fb02 f303 	mul.w	r3, r2, r3
 80070d2:	683a      	ldr	r2, [r7, #0]
 80070d4:	441a      	add	r2, r3
 80070d6:	7bbb      	ldrb	r3, [r7, #14]
 80070d8:	4413      	add	r3, r2
 80070da:	2200      	movs	r2, #0
 80070dc:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
			for (uint8_t ch = 0; ch < NUM_CELLS_PER_IC; ++ch) {
 80070e0:	7bbb      	ldrb	r3, [r7, #14]
 80070e2:	3301      	adds	r3, #1
 80070e4:	73bb      	strb	r3, [r7, #14]
 80070e6:	7bbb      	ldrb	r3, [r7, #14]
 80070e8:	2b09      	cmp	r3, #9
 80070ea:	d9aa      	bls.n	8007042 <balanceCells+0x7a>
		for (uint8_t dev = 0; dev < tIC; ++dev) {
 80070ec:	7bfb      	ldrb	r3, [r7, #15]
 80070ee:	3301      	adds	r3, #1
 80070f0:	73fb      	strb	r3, [r7, #15]
 80070f2:	7bfa      	ldrb	r2, [r7, #15]
 80070f4:	79fb      	ldrb	r3, [r7, #7]
 80070f6:	429a      	cmp	r2, r3
 80070f8:	d397      	bcc.n	800702a <balanceCells+0x62>
		}
	}

	// Send configuration to the hardware - this should happen every time
	// to ensure the balancing continues even if we don't update the mask
	adBmsWakeupIc(tIC);
 80070fa:	79fb      	ldrb	r3, [r7, #7]
 80070fc:	4618      	mov	r0, r3
 80070fe:	f000 f8ff 	bl	8007300 <adBmsWakeupIc>
	adBmsWriteData(tIC, &ic[0], WRPWM1, Pwm, A); /* cells 1-8 */
 8007102:	79f8      	ldrb	r0, [r7, #7]
 8007104:	2301      	movs	r3, #1
 8007106:	9300      	str	r3, [sp, #0]
 8007108:	2304      	movs	r3, #4
 800710a:	4a19      	ldr	r2, [pc, #100]	@ (8007170 <balanceCells+0x1a8>)
 800710c:	6839      	ldr	r1, [r7, #0]
 800710e:	f7fa ff5b 	bl	8001fc8 <adBmsWriteData>

	adBmsWakeupIc(tIC);
 8007112:	79fb      	ldrb	r3, [r7, #7]
 8007114:	4618      	mov	r0, r3
 8007116:	f000 f8f3 	bl	8007300 <adBmsWakeupIc>
	adBmsWriteData(tIC, &ic[0], WRPWM2, Pwm, B); /* cells 9-16 */
 800711a:	79f8      	ldrb	r0, [r7, #7]
 800711c:	2302      	movs	r3, #2
 800711e:	9300      	str	r3, [sp, #0]
 8007120:	2304      	movs	r3, #4
 8007122:	4a14      	ldr	r2, [pc, #80]	@ (8007174 <balanceCells+0x1ac>)
 8007124:	6839      	ldr	r1, [r7, #0]
 8007126:	f7fa ff4f 	bl	8001fc8 <adBmsWriteData>

	adBmsWakeupIc(tIC);
 800712a:	79fb      	ldrb	r3, [r7, #7]
 800712c:	4618      	mov	r0, r3
 800712e:	f000 f8e7 	bl	8007300 <adBmsWakeupIc>
	adBmsWriteData(tIC, &ic[0], WRCFGB, Config, B); /* push DCC */
 8007132:	79f8      	ldrb	r0, [r7, #7]
 8007134:	2302      	movs	r3, #2
 8007136:	9300      	str	r3, [sp, #0]
 8007138:	2308      	movs	r3, #8
 800713a:	4a0f      	ldr	r2, [pc, #60]	@ (8007178 <balanceCells+0x1b0>)
 800713c:	6839      	ldr	r1, [r7, #0]
 800713e:	f7fa ff43 	bl	8001fc8 <adBmsWriteData>

	// Enable S-pin control
	adBmsWakeupIc(tIC);
 8007142:	79fb      	ldrb	r3, [r7, #7]
 8007144:	4618      	mov	r0, r3
 8007146:	f000 f8db 	bl	8007300 <adBmsWakeupIc>
	spiSendCmd(UNMUTE);
 800714a:	480c      	ldr	r0, [pc, #48]	@ (800717c <balanceCells+0x1b4>)
 800714c:	f7fa f810 	bl	8001170 <spiSendCmd>
}
 8007150:	3710      	adds	r7, #16
 8007152:	46bd      	mov	sp, r7
 8007154:	bdb0      	pop	{r4, r5, r7, pc}
 8007156:	bf00      	nop
 8007158:	47ae147b 	.word	0x47ae147b
 800715c:	3f847ae1 	.word	0x3f847ae1
 8007160:	20001c64 	.word	0x20001c64
 8007164:	20001c8c 	.word	0x20001c8c
 8007168:	2000003c 	.word	0x2000003c
 800716c:	20001c62 	.word	0x20001c62
 8007170:	20000030 	.word	0x20000030
 8007174:	20000034 	.word	0x20000034
 8007178:	20000004 	.word	0x20000004
 800717c:	20000038 	.word	0x20000038

08007180 <stopBalancing>:

void stopBalancing(uint8_t tIC, cell_asic *ic) {
 8007180:	b580      	push	{r7, lr}
 8007182:	b086      	sub	sp, #24
 8007184:	af02      	add	r7, sp, #8
 8007186:	4603      	mov	r3, r0
 8007188:	6039      	str	r1, [r7, #0]
 800718a:	71fb      	strb	r3, [r7, #7]
	// Clear all balance control
	multiMask = 0;
 800718c:	4b2c      	ldr	r3, [pc, #176]	@ (8007240 <stopBalancing+0xc0>)
 800718e:	2200      	movs	r2, #0
 8007190:	801a      	strh	r2, [r3, #0]

	for (uint8_t dev = 0; dev < tIC; ++dev) {
 8007192:	2300      	movs	r3, #0
 8007194:	73fb      	strb	r3, [r7, #15]
 8007196:	e020      	b.n	80071da <stopBalancing+0x5a>
		// Clear all DCC bits for all cells
		ic[dev].tx_cfgb.dcc = 0;
 8007198:	7bfb      	ldrb	r3, [r7, #15]
 800719a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800719e:	fb02 f303 	mul.w	r3, r2, r3
 80071a2:	683a      	ldr	r2, [r7, #0]
 80071a4:	4413      	add	r3, r2
 80071a6:	2200      	movs	r2, #0
 80071a8:	825a      	strh	r2, [r3, #18]

		// Also ensure all PWM settings are zero
		for (uint8_t ch = 0; ch < NUM_CELLS_PER_IC; ++ch) {
 80071aa:	2300      	movs	r3, #0
 80071ac:	73bb      	strb	r3, [r7, #14]
 80071ae:	e00e      	b.n	80071ce <stopBalancing+0x4e>
			ic[dev].PwmA.pwma[ch] = PWM_0_0_PCT;
 80071b0:	7bfb      	ldrb	r3, [r7, #15]
 80071b2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80071b6:	fb02 f303 	mul.w	r3, r2, r3
 80071ba:	683a      	ldr	r2, [r7, #0]
 80071bc:	441a      	add	r2, r3
 80071be:	7bbb      	ldrb	r3, [r7, #14]
 80071c0:	4413      	add	r3, r2
 80071c2:	2200      	movs	r2, #0
 80071c4:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
		for (uint8_t ch = 0; ch < NUM_CELLS_PER_IC; ++ch) {
 80071c8:	7bbb      	ldrb	r3, [r7, #14]
 80071ca:	3301      	adds	r3, #1
 80071cc:	73bb      	strb	r3, [r7, #14]
 80071ce:	7bbb      	ldrb	r3, [r7, #14]
 80071d0:	2b09      	cmp	r3, #9
 80071d2:	d9ed      	bls.n	80071b0 <stopBalancing+0x30>
	for (uint8_t dev = 0; dev < tIC; ++dev) {
 80071d4:	7bfb      	ldrb	r3, [r7, #15]
 80071d6:	3301      	adds	r3, #1
 80071d8:	73fb      	strb	r3, [r7, #15]
 80071da:	7bfa      	ldrb	r2, [r7, #15]
 80071dc:	79fb      	ldrb	r3, [r7, #7]
 80071de:	429a      	cmp	r2, r3
 80071e0:	d3da      	bcc.n	8007198 <stopBalancing+0x18>
		}
	}

	// Update hardware registers
	adBmsWakeupIc(tIC);
 80071e2:	79fb      	ldrb	r3, [r7, #7]
 80071e4:	4618      	mov	r0, r3
 80071e6:	f000 f88b 	bl	8007300 <adBmsWakeupIc>
	adBmsWriteData(tIC, &ic[0], WRPWM1, Pwm, A);
 80071ea:	79f8      	ldrb	r0, [r7, #7]
 80071ec:	2301      	movs	r3, #1
 80071ee:	9300      	str	r3, [sp, #0]
 80071f0:	2304      	movs	r3, #4
 80071f2:	4a14      	ldr	r2, [pc, #80]	@ (8007244 <stopBalancing+0xc4>)
 80071f4:	6839      	ldr	r1, [r7, #0]
 80071f6:	f7fa fee7 	bl	8001fc8 <adBmsWriteData>

	adBmsWakeupIc(tIC);
 80071fa:	79fb      	ldrb	r3, [r7, #7]
 80071fc:	4618      	mov	r0, r3
 80071fe:	f000 f87f 	bl	8007300 <adBmsWakeupIc>
	adBmsWriteData(tIC, &ic[0], WRPWM2, Pwm, B);
 8007202:	79f8      	ldrb	r0, [r7, #7]
 8007204:	2302      	movs	r3, #2
 8007206:	9300      	str	r3, [sp, #0]
 8007208:	2304      	movs	r3, #4
 800720a:	4a0f      	ldr	r2, [pc, #60]	@ (8007248 <stopBalancing+0xc8>)
 800720c:	6839      	ldr	r1, [r7, #0]
 800720e:	f7fa fedb 	bl	8001fc8 <adBmsWriteData>

	adBmsWakeupIc(tIC);
 8007212:	79fb      	ldrb	r3, [r7, #7]
 8007214:	4618      	mov	r0, r3
 8007216:	f000 f873 	bl	8007300 <adBmsWakeupIc>
	adBmsWriteData(tIC, &ic[0], WRCFGB, Config, B);
 800721a:	79f8      	ldrb	r0, [r7, #7]
 800721c:	2302      	movs	r3, #2
 800721e:	9300      	str	r3, [sp, #0]
 8007220:	2308      	movs	r3, #8
 8007222:	4a0a      	ldr	r2, [pc, #40]	@ (800724c <stopBalancing+0xcc>)
 8007224:	6839      	ldr	r1, [r7, #0]
 8007226:	f7fa fecf 	bl	8001fc8 <adBmsWriteData>

	// Ensure S-pins are operational
	adBmsWakeupIc(tIC);
 800722a:	79fb      	ldrb	r3, [r7, #7]
 800722c:	4618      	mov	r0, r3
 800722e:	f000 f867 	bl	8007300 <adBmsWakeupIc>
	spiSendCmd(UNMUTE);
 8007232:	4807      	ldr	r0, [pc, #28]	@ (8007250 <stopBalancing+0xd0>)
 8007234:	f7f9 ff9c 	bl	8001170 <spiSendCmd>
}
 8007238:	bf00      	nop
 800723a:	3710      	adds	r7, #16
 800723c:	46bd      	mov	sp, r7
 800723e:	bd80      	pop	{r7, pc}
 8007240:	20001c62 	.word	0x20001c62
 8007244:	20000030 	.word	0x20000030
 8007248:	20000034 	.word	0x20000034
 800724c:	20000004 	.word	0x20000004
 8007250:	20000038 	.word	0x20000038

08007254 <Delay_ms>:
 * @return None
 *
 *******************************************************************************
*/
void Delay_ms(uint32_t delay)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b082      	sub	sp, #8
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
  HAL_Delay(delay);
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	f003 fcbd 	bl	800abdc <HAL_Delay>
}
 8007262:	bf00      	nop
 8007264:	3708      	adds	r7, #8
 8007266:	46bd      	mov	sp, r7
 8007268:	bd80      	pop	{r7, pc}
	...

0800726c <adBmsCsLow>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsCsLow()
{
 800726c:	b580      	push	{r7, lr}
 800726e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIO_PORT, CS_PIN, GPIO_PIN_RESET);
 8007270:	2200      	movs	r2, #0
 8007272:	2140      	movs	r1, #64	@ 0x40
 8007274:	4802      	ldr	r0, [pc, #8]	@ (8007280 <adBmsCsLow+0x14>)
 8007276:	f006 fa5b 	bl	800d730 <HAL_GPIO_WritePin>
}
 800727a:	bf00      	nop
 800727c:	bd80      	pop	{r7, pc}
 800727e:	bf00      	nop
 8007280:	48000400 	.word	0x48000400

08007284 <adBmsCsHigh>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsCsHigh()
{
 8007284:	b580      	push	{r7, lr}
 8007286:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIO_PORT, CS_PIN, GPIO_PIN_SET);
 8007288:	2201      	movs	r2, #1
 800728a:	2140      	movs	r1, #64	@ 0x40
 800728c:	4802      	ldr	r0, [pc, #8]	@ (8007298 <adBmsCsHigh+0x14>)
 800728e:	f006 fa4f 	bl	800d730 <HAL_GPIO_WritePin>
}
 8007292:	bf00      	nop
 8007294:	bd80      	pop	{r7, pc}
 8007296:	bf00      	nop
 8007298:	48000400 	.word	0x48000400

0800729c <spiWriteBytes>:
void spiWriteBytes
( 
uint16_t size,                     /*Option: Number of bytes to be written on the SPI port*/
uint8_t *tx_Data                       /*Array of bytes to be written on the SPI port*/
)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b082      	sub	sp, #8
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	4603      	mov	r3, r0
 80072a4:	6039      	str	r1, [r7, #0]
 80072a6:	80fb      	strh	r3, [r7, #6]
  HAL_SPI_Transmit(hspi, tx_Data, size, SPI_TIME_OUT); /* SPI1 , data, size, timeout */ 
 80072a8:	4b05      	ldr	r3, [pc, #20]	@ (80072c0 <spiWriteBytes+0x24>)
 80072aa:	6818      	ldr	r0, [r3, #0]
 80072ac:	88fa      	ldrh	r2, [r7, #6]
 80072ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80072b2:	6839      	ldr	r1, [r7, #0]
 80072b4:	f007 fd7e 	bl	800edb4 <HAL_SPI_Transmit>
}
 80072b8:	bf00      	nop
 80072ba:	3708      	adds	r7, #8
 80072bc:	46bd      	mov	sp, r7
 80072be:	bd80      	pop	{r7, pc}
 80072c0:	20000040 	.word	0x20000040

080072c4 <spiWriteReadBytes>:
(
uint8_t *tx_data,                   /*array of data to be written on SPI port*/
uint8_t *rx_data,                   /*Input: array that will store the data read by the SPI port*/
uint16_t size                           /*Option: number of bytes*/
)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b084      	sub	sp, #16
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	60f8      	str	r0, [r7, #12]
 80072cc:	60b9      	str	r1, [r7, #8]
 80072ce:	4613      	mov	r3, r2
 80072d0:	80fb      	strh	r3, [r7, #6]
  HAL_SPI_Transmit(hspi, tx_data, 4, SPI_TIME_OUT);
 80072d2:	4b0a      	ldr	r3, [pc, #40]	@ (80072fc <spiWriteReadBytes+0x38>)
 80072d4:	6818      	ldr	r0, [r3, #0]
 80072d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80072da:	2204      	movs	r2, #4
 80072dc:	68f9      	ldr	r1, [r7, #12]
 80072de:	f007 fd69 	bl	800edb4 <HAL_SPI_Transmit>
  HAL_SPI_Receive(hspi, rx_data, size, SPI_TIME_OUT);
 80072e2:	4b06      	ldr	r3, [pc, #24]	@ (80072fc <spiWriteReadBytes+0x38>)
 80072e4:	6818      	ldr	r0, [r3, #0]
 80072e6:	88fa      	ldrh	r2, [r7, #6]
 80072e8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80072ec:	68b9      	ldr	r1, [r7, #8]
 80072ee:	f007 fed7 	bl	800f0a0 <HAL_SPI_Receive>
}
 80072f2:	bf00      	nop
 80072f4:	3710      	adds	r7, #16
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}
 80072fa:	bf00      	nop
 80072fc:	20000040 	.word	0x20000040

08007300 <adBmsWakeupIc>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsWakeupIc(uint8_t total_ic)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b084      	sub	sp, #16
 8007304:	af00      	add	r7, sp, #0
 8007306:	4603      	mov	r3, r0
 8007308:	71fb      	strb	r3, [r7, #7]
  for (uint8_t ic = 0; ic < total_ic; ic++)
 800730a:	2300      	movs	r3, #0
 800730c:	73fb      	strb	r3, [r7, #15]
 800730e:	e00c      	b.n	800732a <adBmsWakeupIc+0x2a>
  {
    adBmsCsLow();
 8007310:	f7ff ffac 	bl	800726c <adBmsCsLow>
    Delay_ms(WAKEUP_DELAY);
 8007314:	2001      	movs	r0, #1
 8007316:	f7ff ff9d 	bl	8007254 <Delay_ms>
    adBmsCsHigh();
 800731a:	f7ff ffb3 	bl	8007284 <adBmsCsHigh>
    Delay_ms(WAKEUP_DELAY);
 800731e:	2001      	movs	r0, #1
 8007320:	f7ff ff98 	bl	8007254 <Delay_ms>
  for (uint8_t ic = 0; ic < total_ic; ic++)
 8007324:	7bfb      	ldrb	r3, [r7, #15]
 8007326:	3301      	adds	r3, #1
 8007328:	73fb      	strb	r3, [r7, #15]
 800732a:	7bfa      	ldrb	r2, [r7, #15]
 800732c:	79fb      	ldrb	r3, [r7, #7]
 800732e:	429a      	cmp	r2, r3
 8007330:	d3ee      	bcc.n	8007310 <adBmsWakeupIc+0x10>
  }
}
 8007332:	bf00      	nop
 8007334:	bf00      	nop
 8007336:	3710      	adds	r7, #16
 8007338:	46bd      	mov	sp, r7
 800733a:	bd80      	pop	{r7, pc}
 800733c:	0000      	movs	r0, r0
	...

08007340 <printVoltages>:
 * @return None
 *
 *******************************************************************************
*/
void printVoltages(uint8_t tIC, cell_asic *IC, TYPE type)
{
 8007340:	b5b0      	push	{r4, r5, r7, lr}
 8007342:	b088      	sub	sp, #32
 8007344:	af00      	add	r7, sp, #0
 8007346:	4603      	mov	r3, r0
 8007348:	6039      	str	r1, [r7, #0]
 800734a:	71fb      	strb	r3, [r7, #7]
 800734c:	4613      	mov	r3, r2
 800734e:	71bb      	strb	r3, [r7, #6]
	if (PRINT_ON) {
  float voltage;
  int16_t temp;
  uint8_t channel;
  if((type == Cell) || (type == AvgCell) || (type == F_volt) || (type == S_volt))
 8007350:	79bb      	ldrb	r3, [r7, #6]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d008      	beq.n	8007368 <printVoltages+0x28>
 8007356:	79bb      	ldrb	r3, [r7, #6]
 8007358:	2b05      	cmp	r3, #5
 800735a:	d005      	beq.n	8007368 <printVoltages+0x28>
 800735c:	79bb      	ldrb	r3, [r7, #6]
 800735e:	2b07      	cmp	r3, #7
 8007360:	d002      	beq.n	8007368 <printVoltages+0x28>
 8007362:	79bb      	ldrb	r3, [r7, #6]
 8007364:	2b06      	cmp	r3, #6
 8007366:	d102      	bne.n	800736e <printVoltages+0x2e>
  {
    channel = CELL;
 8007368:	2310      	movs	r3, #16
 800736a:	777b      	strb	r3, [r7, #29]
 800736c:	e00a      	b.n	8007384 <printVoltages+0x44>
  }
  else if (type == Aux){ channel = AUX;}
 800736e:	79bb      	ldrb	r3, [r7, #6]
 8007370:	2b01      	cmp	r3, #1
 8007372:	d102      	bne.n	800737a <printVoltages+0x3a>
 8007374:	230c      	movs	r3, #12
 8007376:	777b      	strb	r3, [r7, #29]
 8007378:	e004      	b.n	8007384 <printVoltages+0x44>
  else if (type == RAux){channel = RAUX;}
 800737a:	79bb      	ldrb	r3, [r7, #6]
 800737c:	2b02      	cmp	r3, #2
 800737e:	d101      	bne.n	8007384 <printVoltages+0x44>
 8007380:	230a      	movs	r3, #10
 8007382:	777b      	strb	r3, [r7, #29]
  for(uint8_t ic = 0; ic < tIC; ic++)
 8007384:	2300      	movs	r3, #0
 8007386:	773b      	strb	r3, [r7, #28]
 8007388:	e1d7      	b.n	800773a <printVoltages+0x3fa>
  {
    printf("IC%d:",(ic+1));
 800738a:	7f3b      	ldrb	r3, [r7, #28]
 800738c:	3301      	adds	r3, #1
 800738e:	4619      	mov	r1, r3
 8007390:	4893      	ldr	r0, [pc, #588]	@ (80075e0 <printVoltages+0x2a0>)
 8007392:	f00c fa91 	bl	80138b8 <iprintf>
    for(uint8_t index = 0; index < channel; index++)
 8007396:	2300      	movs	r3, #0
 8007398:	76fb      	strb	r3, [r7, #27]
 800739a:	e1c3      	b.n	8007724 <printVoltages+0x3e4>
    {
      if(type == Cell){ temp = IC[ic].cell.c_codes[index]; }
 800739c:	79bb      	ldrb	r3, [r7, #6]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d10c      	bne.n	80073bc <printVoltages+0x7c>
 80073a2:	7f3b      	ldrb	r3, [r7, #28]
 80073a4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80073a8:	fb02 f303 	mul.w	r3, r2, r3
 80073ac:	683a      	ldr	r2, [r7, #0]
 80073ae:	4413      	add	r3, r2
 80073b0:	7efa      	ldrb	r2, [r7, #27]
 80073b2:	3210      	adds	r2, #16
 80073b4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80073b8:	83fb      	strh	r3, [r7, #30]
 80073ba:	e04e      	b.n	800745a <printVoltages+0x11a>
      else if(type == AvgCell){ temp = IC[ic].acell.ac_codes[index]; }
 80073bc:	79bb      	ldrb	r3, [r7, #6]
 80073be:	2b05      	cmp	r3, #5
 80073c0:	d10c      	bne.n	80073dc <printVoltages+0x9c>
 80073c2:	7f3b      	ldrb	r3, [r7, #28]
 80073c4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80073c8:	fb02 f303 	mul.w	r3, r2, r3
 80073cc:	683a      	ldr	r2, [r7, #0]
 80073ce:	4413      	add	r3, r2
 80073d0:	7efa      	ldrb	r2, [r7, #27]
 80073d2:	3220      	adds	r2, #32
 80073d4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80073d8:	83fb      	strh	r3, [r7, #30]
 80073da:	e03e      	b.n	800745a <printVoltages+0x11a>
      else if(type == F_volt){ temp = IC[ic].fcell.fc_codes[index]; }
 80073dc:	79bb      	ldrb	r3, [r7, #6]
 80073de:	2b07      	cmp	r3, #7
 80073e0:	d10c      	bne.n	80073fc <printVoltages+0xbc>
 80073e2:	7f3b      	ldrb	r3, [r7, #28]
 80073e4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80073e8:	fb02 f303 	mul.w	r3, r2, r3
 80073ec:	683a      	ldr	r2, [r7, #0]
 80073ee:	4413      	add	r3, r2
 80073f0:	7efa      	ldrb	r2, [r7, #27]
 80073f2:	3240      	adds	r2, #64	@ 0x40
 80073f4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80073f8:	83fb      	strh	r3, [r7, #30]
 80073fa:	e02e      	b.n	800745a <printVoltages+0x11a>
      else if(type == S_volt){ temp = IC[ic].scell.sc_codes[index]; }
 80073fc:	79bb      	ldrb	r3, [r7, #6]
 80073fe:	2b06      	cmp	r3, #6
 8007400:	d10c      	bne.n	800741c <printVoltages+0xdc>
 8007402:	7f3b      	ldrb	r3, [r7, #28]
 8007404:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007408:	fb02 f303 	mul.w	r3, r2, r3
 800740c:	683a      	ldr	r2, [r7, #0]
 800740e:	4413      	add	r3, r2
 8007410:	7efa      	ldrb	r2, [r7, #27]
 8007412:	3230      	adds	r2, #48	@ 0x30
 8007414:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007418:	83fb      	strh	r3, [r7, #30]
 800741a:	e01e      	b.n	800745a <printVoltages+0x11a>
      else if(type == Aux){ temp = IC[ic].aux.a_codes[index]; }
 800741c:	79bb      	ldrb	r3, [r7, #6]
 800741e:	2b01      	cmp	r3, #1
 8007420:	d10c      	bne.n	800743c <printVoltages+0xfc>
 8007422:	7f3b      	ldrb	r3, [r7, #28]
 8007424:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007428:	fb02 f303 	mul.w	r3, r2, r3
 800742c:	683a      	ldr	r2, [r7, #0]
 800742e:	4413      	add	r3, r2
 8007430:	7efa      	ldrb	r2, [r7, #27]
 8007432:	3250      	adds	r2, #80	@ 0x50
 8007434:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007438:	83fb      	strh	r3, [r7, #30]
 800743a:	e00e      	b.n	800745a <printVoltages+0x11a>
      else if(type == RAux){ temp = IC[ic].raux.ra_codes[index]; }
 800743c:	79bb      	ldrb	r3, [r7, #6]
 800743e:	2b02      	cmp	r3, #2
 8007440:	d10b      	bne.n	800745a <printVoltages+0x11a>
 8007442:	7f3b      	ldrb	r3, [r7, #28]
 8007444:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007448:	fb02 f303 	mul.w	r3, r2, r3
 800744c:	683a      	ldr	r2, [r7, #0]
 800744e:	4413      	add	r3, r2
 8007450:	7efa      	ldrb	r2, [r7, #27]
 8007452:	325c      	adds	r2, #92	@ 0x5c
 8007454:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007458:	83fb      	strh	r3, [r7, #30]
      voltage = getVoltage(temp);
 800745a:	8bfb      	ldrh	r3, [r7, #30]
 800745c:	4618      	mov	r0, r3
 800745e:	f000 f993 	bl	8007788 <getVoltage>
 8007462:	ed87 0a05 	vstr	s0, [r7, #20]

      if(type == Cell)
 8007466:	79bb      	ldrb	r3, [r7, #6]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d12b      	bne.n	80074c4 <printVoltages+0x184>
      {
    	printf("C%d=%fV, ",(index+1), voltage);
 800746c:	7efb      	ldrb	r3, [r7, #27]
 800746e:	1c5c      	adds	r4, r3, #1
 8007470:	6978      	ldr	r0, [r7, #20]
 8007472:	f7f9 f871 	bl	8000558 <__aeabi_f2d>
 8007476:	4602      	mov	r2, r0
 8007478:	460b      	mov	r3, r1
 800747a:	4621      	mov	r1, r4
 800747c:	4859      	ldr	r0, [pc, #356]	@ (80075e4 <printVoltages+0x2a4>)
 800747e:	f00c fa1b 	bl	80138b8 <iprintf>
//    	printf("%d", ((int) voltage * 100)/100);
//    	printf(".%d", ((int) (voltage * 1000) - ((int) voltage * 1000)));
//    	printf("V, ");

        if(index == (channel-1))
 8007482:	7efa      	ldrb	r2, [r7, #27]
 8007484:	7f7b      	ldrb	r3, [r7, #29]
 8007486:	3b01      	subs	r3, #1
 8007488:	429a      	cmp	r2, r3
 800748a:	f040 8148 	bne.w	800771e <printVoltages+0x3de>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 800748e:	7f3b      	ldrb	r3, [r7, #28]
 8007490:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007494:	fb02 f303 	mul.w	r3, r2, r3
 8007498:	683a      	ldr	r2, [r7, #0]
 800749a:	4413      	add	r3, r2
 800749c:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 80074a0:	4619      	mov	r1, r3
 80074a2:	4851      	ldr	r0, [pc, #324]	@ (80075e8 <printVoltages+0x2a8>)
 80074a4:	f00c fa08 	bl	80138b8 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.cell_pec);
 80074a8:	7f3b      	ldrb	r3, [r7, #28]
 80074aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80074ae:	fb02 f303 	mul.w	r3, r2, r3
 80074b2:	683a      	ldr	r2, [r7, #0]
 80074b4:	4413      	add	r3, r2
 80074b6:	f893 3191 	ldrb.w	r3, [r3, #401]	@ 0x191
 80074ba:	4619      	mov	r1, r3
 80074bc:	484b      	ldr	r0, [pc, #300]	@ (80075ec <printVoltages+0x2ac>)
 80074be:	f00c f9fb 	bl	80138b8 <iprintf>
 80074c2:	e12c      	b.n	800771e <printVoltages+0x3de>
        }
      }
      else if(type == AvgCell)
 80074c4:	79bb      	ldrb	r3, [r7, #6]
 80074c6:	2b05      	cmp	r3, #5
 80074c8:	d12b      	bne.n	8007522 <printVoltages+0x1e2>
      {
        printf("AC%d=%fV,",(index+1), voltage);
 80074ca:	7efb      	ldrb	r3, [r7, #27]
 80074cc:	1c5c      	adds	r4, r3, #1
 80074ce:	6978      	ldr	r0, [r7, #20]
 80074d0:	f7f9 f842 	bl	8000558 <__aeabi_f2d>
 80074d4:	4602      	mov	r2, r0
 80074d6:	460b      	mov	r3, r1
 80074d8:	4621      	mov	r1, r4
 80074da:	4845      	ldr	r0, [pc, #276]	@ (80075f0 <printVoltages+0x2b0>)
 80074dc:	f00c f9ec 	bl	80138b8 <iprintf>
        if(index == (channel-1))
 80074e0:	7efa      	ldrb	r2, [r7, #27]
 80074e2:	7f7b      	ldrb	r3, [r7, #29]
 80074e4:	3b01      	subs	r3, #1
 80074e6:	429a      	cmp	r2, r3
 80074e8:	f040 8119 	bne.w	800771e <printVoltages+0x3de>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 80074ec:	7f3b      	ldrb	r3, [r7, #28]
 80074ee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80074f2:	fb02 f303 	mul.w	r3, r2, r3
 80074f6:	683a      	ldr	r2, [r7, #0]
 80074f8:	4413      	add	r3, r2
 80074fa:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 80074fe:	4619      	mov	r1, r3
 8007500:	4839      	ldr	r0, [pc, #228]	@ (80075e8 <printVoltages+0x2a8>)
 8007502:	f00c f9d9 	bl	80138b8 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.acell_pec);
 8007506:	7f3b      	ldrb	r3, [r7, #28]
 8007508:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800750c:	fb02 f303 	mul.w	r3, r2, r3
 8007510:	683a      	ldr	r2, [r7, #0]
 8007512:	4413      	add	r3, r2
 8007514:	f893 3192 	ldrb.w	r3, [r3, #402]	@ 0x192
 8007518:	4619      	mov	r1, r3
 800751a:	4834      	ldr	r0, [pc, #208]	@ (80075ec <printVoltages+0x2ac>)
 800751c:	f00c f9cc 	bl	80138b8 <iprintf>
 8007520:	e0fd      	b.n	800771e <printVoltages+0x3de>
        }
      }
      else if(type == F_volt)
 8007522:	79bb      	ldrb	r3, [r7, #6]
 8007524:	2b07      	cmp	r3, #7
 8007526:	d12b      	bne.n	8007580 <printVoltages+0x240>
      {
        printf("FC%d=%fV,",(index+1), voltage);
 8007528:	7efb      	ldrb	r3, [r7, #27]
 800752a:	1c5c      	adds	r4, r3, #1
 800752c:	6978      	ldr	r0, [r7, #20]
 800752e:	f7f9 f813 	bl	8000558 <__aeabi_f2d>
 8007532:	4602      	mov	r2, r0
 8007534:	460b      	mov	r3, r1
 8007536:	4621      	mov	r1, r4
 8007538:	482e      	ldr	r0, [pc, #184]	@ (80075f4 <printVoltages+0x2b4>)
 800753a:	f00c f9bd 	bl	80138b8 <iprintf>
        if(index == (channel-1))
 800753e:	7efa      	ldrb	r2, [r7, #27]
 8007540:	7f7b      	ldrb	r3, [r7, #29]
 8007542:	3b01      	subs	r3, #1
 8007544:	429a      	cmp	r2, r3
 8007546:	f040 80ea 	bne.w	800771e <printVoltages+0x3de>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 800754a:	7f3b      	ldrb	r3, [r7, #28]
 800754c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007550:	fb02 f303 	mul.w	r3, r2, r3
 8007554:	683a      	ldr	r2, [r7, #0]
 8007556:	4413      	add	r3, r2
 8007558:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 800755c:	4619      	mov	r1, r3
 800755e:	4822      	ldr	r0, [pc, #136]	@ (80075e8 <printVoltages+0x2a8>)
 8007560:	f00c f9aa 	bl	80138b8 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.fcell_pec);
 8007564:	7f3b      	ldrb	r3, [r7, #28]
 8007566:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800756a:	fb02 f303 	mul.w	r3, r2, r3
 800756e:	683a      	ldr	r2, [r7, #0]
 8007570:	4413      	add	r3, r2
 8007572:	f893 3194 	ldrb.w	r3, [r3, #404]	@ 0x194
 8007576:	4619      	mov	r1, r3
 8007578:	481c      	ldr	r0, [pc, #112]	@ (80075ec <printVoltages+0x2ac>)
 800757a:	f00c f99d 	bl	80138b8 <iprintf>
 800757e:	e0ce      	b.n	800771e <printVoltages+0x3de>
        }
      }
      else if(type == S_volt)
 8007580:	79bb      	ldrb	r3, [r7, #6]
 8007582:	2b06      	cmp	r3, #6
 8007584:	d13a      	bne.n	80075fc <printVoltages+0x2bc>
      {
        printf("S%d=%fV,",(index+1), voltage);
 8007586:	7efb      	ldrb	r3, [r7, #27]
 8007588:	1c5c      	adds	r4, r3, #1
 800758a:	6978      	ldr	r0, [r7, #20]
 800758c:	f7f8 ffe4 	bl	8000558 <__aeabi_f2d>
 8007590:	4602      	mov	r2, r0
 8007592:	460b      	mov	r3, r1
 8007594:	4621      	mov	r1, r4
 8007596:	4818      	ldr	r0, [pc, #96]	@ (80075f8 <printVoltages+0x2b8>)
 8007598:	f00c f98e 	bl	80138b8 <iprintf>
        if(index == (channel-1))
 800759c:	7efa      	ldrb	r2, [r7, #27]
 800759e:	7f7b      	ldrb	r3, [r7, #29]
 80075a0:	3b01      	subs	r3, #1
 80075a2:	429a      	cmp	r2, r3
 80075a4:	f040 80bb 	bne.w	800771e <printVoltages+0x3de>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 80075a8:	7f3b      	ldrb	r3, [r7, #28]
 80075aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80075ae:	fb02 f303 	mul.w	r3, r2, r3
 80075b2:	683a      	ldr	r2, [r7, #0]
 80075b4:	4413      	add	r3, r2
 80075b6:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 80075ba:	4619      	mov	r1, r3
 80075bc:	480a      	ldr	r0, [pc, #40]	@ (80075e8 <printVoltages+0x2a8>)
 80075be:	f00c f97b 	bl	80138b8 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.scell_pec);
 80075c2:	7f3b      	ldrb	r3, [r7, #28]
 80075c4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80075c8:	fb02 f303 	mul.w	r3, r2, r3
 80075cc:	683a      	ldr	r2, [r7, #0]
 80075ce:	4413      	add	r3, r2
 80075d0:	f893 3193 	ldrb.w	r3, [r3, #403]	@ 0x193
 80075d4:	4619      	mov	r1, r3
 80075d6:	4805      	ldr	r0, [pc, #20]	@ (80075ec <printVoltages+0x2ac>)
 80075d8:	f00c f96e 	bl	80138b8 <iprintf>
 80075dc:	e09f      	b.n	800771e <printVoltages+0x3de>
 80075de:	bf00      	nop
 80075e0:	080167c4 	.word	0x080167c4
 80075e4:	080167cc 	.word	0x080167cc
 80075e8:	08016748 	.word	0x08016748
 80075ec:	080167d8 	.word	0x080167d8
 80075f0:	080167e4 	.word	0x080167e4
 80075f4:	080167f0 	.word	0x080167f0
 80075f8:	080167fc 	.word	0x080167fc
        }
      }
      else if(type == Aux)
 80075fc:	79bb      	ldrb	r3, [r7, #6]
 80075fe:	2b01      	cmp	r3, #1
 8007600:	d15c      	bne.n	80076bc <printVoltages+0x37c>
      {
        if(index <= 9)
 8007602:	7efb      	ldrb	r3, [r7, #27]
 8007604:	2b09      	cmp	r3, #9
 8007606:	f200 808a 	bhi.w	800771e <printVoltages+0x3de>
        {
        	float V = voltage;
 800760a:	697b      	ldr	r3, [r7, #20]
 800760c:	613b      	str	r3, [r7, #16]
        	float temperature = -225.6985 * (V * V * V) + 1310.5937 * (V * V) + -2594.7697 * V + 1767.8260;
 800760e:	edd7 7a04 	vldr	s15, [r7, #16]
 8007612:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8007616:	edd7 7a04 	vldr	s15, [r7, #16]
 800761a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800761e:	ee17 0a90 	vmov	r0, s15
 8007622:	f7f8 ff99 	bl	8000558 <__aeabi_f2d>
 8007626:	a350      	add	r3, pc, #320	@ (adr r3, 8007768 <printVoltages+0x428>)
 8007628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800762c:	f7f8 ffec 	bl	8000608 <__aeabi_dmul>
 8007630:	4602      	mov	r2, r0
 8007632:	460b      	mov	r3, r1
 8007634:	4614      	mov	r4, r2
 8007636:	461d      	mov	r5, r3
 8007638:	edd7 7a04 	vldr	s15, [r7, #16]
 800763c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8007640:	ee17 0a90 	vmov	r0, s15
 8007644:	f7f8 ff88 	bl	8000558 <__aeabi_f2d>
 8007648:	a349      	add	r3, pc, #292	@ (adr r3, 8007770 <printVoltages+0x430>)
 800764a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800764e:	f7f8 ffdb 	bl	8000608 <__aeabi_dmul>
 8007652:	4602      	mov	r2, r0
 8007654:	460b      	mov	r3, r1
 8007656:	4620      	mov	r0, r4
 8007658:	4629      	mov	r1, r5
 800765a:	f7f8 fe1f 	bl	800029c <__adddf3>
 800765e:	4602      	mov	r2, r0
 8007660:	460b      	mov	r3, r1
 8007662:	4614      	mov	r4, r2
 8007664:	461d      	mov	r5, r3
 8007666:	6938      	ldr	r0, [r7, #16]
 8007668:	f7f8 ff76 	bl	8000558 <__aeabi_f2d>
 800766c:	a342      	add	r3, pc, #264	@ (adr r3, 8007778 <printVoltages+0x438>)
 800766e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007672:	f7f8 ffc9 	bl	8000608 <__aeabi_dmul>
 8007676:	4602      	mov	r2, r0
 8007678:	460b      	mov	r3, r1
 800767a:	4620      	mov	r0, r4
 800767c:	4629      	mov	r1, r5
 800767e:	f7f8 fe0d 	bl	800029c <__adddf3>
 8007682:	4602      	mov	r2, r0
 8007684:	460b      	mov	r3, r1
 8007686:	4610      	mov	r0, r2
 8007688:	4619      	mov	r1, r3
 800768a:	a33d      	add	r3, pc, #244	@ (adr r3, 8007780 <printVoltages+0x440>)
 800768c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007690:	f7f8 fe04 	bl	800029c <__adddf3>
 8007694:	4602      	mov	r2, r0
 8007696:	460b      	mov	r3, r1
 8007698:	4610      	mov	r0, r2
 800769a:	4619      	mov	r1, r3
 800769c:	f7f9 faac 	bl	8000bf8 <__aeabi_d2f>
 80076a0:	4603      	mov	r3, r0
 80076a2:	60fb      	str	r3, [r7, #12]
        	printf("AUX%d=%fC, ",(index+1), temperature);
 80076a4:	7efb      	ldrb	r3, [r7, #27]
 80076a6:	1c5c      	adds	r4, r3, #1
 80076a8:	68f8      	ldr	r0, [r7, #12]
 80076aa:	f7f8 ff55 	bl	8000558 <__aeabi_f2d>
 80076ae:	4602      	mov	r2, r0
 80076b0:	460b      	mov	r3, r1
 80076b2:	4621      	mov	r1, r4
 80076b4:	4826      	ldr	r0, [pc, #152]	@ (8007750 <printVoltages+0x410>)
 80076b6:	f00c f8ff 	bl	80138b8 <iprintf>
 80076ba:	e030      	b.n	800771e <printVoltages+0x3de>
			// printf("%d", ((int) temp * 100)/100);
			// printf(".%d", ((int) (temp * 1000) - ((int) temp * 1000)));
			// printf("C, ");
      //   }
      }
      else if(type == RAux)
 80076bc:	79bb      	ldrb	r3, [r7, #6]
 80076be:	2b02      	cmp	r3, #2
 80076c0:	d12a      	bne.n	8007718 <printVoltages+0x3d8>
      {
        printf("RAUX%d=%fV,",(index+1), voltage);
 80076c2:	7efb      	ldrb	r3, [r7, #27]
 80076c4:	1c5c      	adds	r4, r3, #1
 80076c6:	6978      	ldr	r0, [r7, #20]
 80076c8:	f7f8 ff46 	bl	8000558 <__aeabi_f2d>
 80076cc:	4602      	mov	r2, r0
 80076ce:	460b      	mov	r3, r1
 80076d0:	4621      	mov	r1, r4
 80076d2:	4820      	ldr	r0, [pc, #128]	@ (8007754 <printVoltages+0x414>)
 80076d4:	f00c f8f0 	bl	80138b8 <iprintf>
        if(index == (channel-1))
 80076d8:	7efa      	ldrb	r2, [r7, #27]
 80076da:	7f7b      	ldrb	r3, [r7, #29]
 80076dc:	3b01      	subs	r3, #1
 80076de:	429a      	cmp	r2, r3
 80076e0:	d11d      	bne.n	800771e <printVoltages+0x3de>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 80076e2:	7f3b      	ldrb	r3, [r7, #28]
 80076e4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80076e8:	fb02 f303 	mul.w	r3, r2, r3
 80076ec:	683a      	ldr	r2, [r7, #0]
 80076ee:	4413      	add	r3, r2
 80076f0:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 80076f4:	4619      	mov	r1, r3
 80076f6:	4818      	ldr	r0, [pc, #96]	@ (8007758 <printVoltages+0x418>)
 80076f8:	f00c f8de 	bl	80138b8 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.raux_pec);
 80076fc:	7f3b      	ldrb	r3, [r7, #28]
 80076fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007702:	fb02 f303 	mul.w	r3, r2, r3
 8007706:	683a      	ldr	r2, [r7, #0]
 8007708:	4413      	add	r3, r2
 800770a:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 800770e:	4619      	mov	r1, r3
 8007710:	4812      	ldr	r0, [pc, #72]	@ (800775c <printVoltages+0x41c>)
 8007712:	f00c f8d1 	bl	80138b8 <iprintf>
 8007716:	e002      	b.n	800771e <printVoltages+0x3de>
        }
      }
      else{ printf("Wrong Register Group Select\n"); }
 8007718:	4811      	ldr	r0, [pc, #68]	@ (8007760 <printVoltages+0x420>)
 800771a:	f00c f935 	bl	8013988 <puts>
    for(uint8_t index = 0; index < channel; index++)
 800771e:	7efb      	ldrb	r3, [r7, #27]
 8007720:	3301      	adds	r3, #1
 8007722:	76fb      	strb	r3, [r7, #27]
 8007724:	7efa      	ldrb	r2, [r7, #27]
 8007726:	7f7b      	ldrb	r3, [r7, #29]
 8007728:	429a      	cmp	r2, r3
 800772a:	f4ff ae37 	bcc.w	800739c <printVoltages+0x5c>
    }
    printf("\n\n");
 800772e:	480d      	ldr	r0, [pc, #52]	@ (8007764 <printVoltages+0x424>)
 8007730:	f00c f92a 	bl	8013988 <puts>
  for(uint8_t ic = 0; ic < tIC; ic++)
 8007734:	7f3b      	ldrb	r3, [r7, #28]
 8007736:	3301      	adds	r3, #1
 8007738:	773b      	strb	r3, [r7, #28]
 800773a:	7f3a      	ldrb	r2, [r7, #28]
 800773c:	79fb      	ldrb	r3, [r7, #7]
 800773e:	429a      	cmp	r2, r3
 8007740:	f4ff ae23 	bcc.w	800738a <printVoltages+0x4a>
  }
	}

}
 8007744:	bf00      	nop
 8007746:	bf00      	nop
 8007748:	3720      	adds	r7, #32
 800774a:	46bd      	mov	sp, r7
 800774c:	bdb0      	pop	{r4, r5, r7, pc}
 800774e:	bf00      	nop
 8007750:	08016808 	.word	0x08016808
 8007754:	08016814 	.word	0x08016814
 8007758:	08016748 	.word	0x08016748
 800775c:	080167d8 	.word	0x080167d8
 8007760:	080165f0 	.word	0x080165f0
 8007764:	08016820 	.word	0x08016820
 8007768:	1cac0831 	.word	0x1cac0831
 800776c:	c06c365a 	.word	0xc06c365a
 8007770:	f2e48e8a 	.word	0xf2e48e8a
 8007774:	40947a5f 	.word	0x40947a5f
 8007778:	161e4f76 	.word	0x161e4f76
 800777c:	c0a4458a 	.word	0xc0a4458a
 8007780:	d2f1a9fc 	.word	0xd2f1a9fc
 8007784:	409b9f4d 	.word	0x409b9f4d

08007788 <getVoltage>:
 * @return voltage(float)
 *
 *******************************************************************************
*/
float getVoltage(uint16_t data)
{
 8007788:	b480      	push	{r7}
 800778a:	b085      	sub	sp, #20
 800778c:	af00      	add	r7, sp, #0
 800778e:	4603      	mov	r3, r0
 8007790:	80fb      	strh	r3, [r7, #6]
//	printf("%d", data);
    float voltage_float; //voltage in Volts
    voltage_float = (data * 0.000150f) + 1.5f;
 8007792:	88fb      	ldrh	r3, [r7, #6]
 8007794:	ee07 3a90 	vmov	s15, r3
 8007798:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800779c:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80077c4 <getVoltage+0x3c>
 80077a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80077a4:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80077a8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80077ac:	edc7 7a03 	vstr	s15, [r7, #12]
    return voltage_float;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	ee07 3a90 	vmov	s15, r3
}
 80077b6:	eeb0 0a67 	vmov.f32	s0, s15
 80077ba:	3714      	adds	r7, #20
 80077bc:	46bd      	mov	sp, r7
 80077be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c2:	4770      	bx	lr
 80077c4:	391d4952 	.word	0x391d4952

080077c8 <populate_CAN1>:
#include "adbms_can_helper.h"
#include "custom_functions.h"
#include "serialPrintResult.h"

void populate_CAN1(CAN1_DATAFRAME *frame, cell_asic *ICs, int totalIC) {
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b086      	sub	sp, #24
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	60f8      	str	r0, [r7, #12]
 80077d0:	60b9      	str	r1, [r7, #8]
 80077d2:	607a      	str	r2, [r7, #4]
    // --- PACK CURRENT ---
    frame->data.pack_current = (int16_t)(current * 10.0f); // current is extern, *0.1 A for CAN
 80077d4:	4b51      	ldr	r3, [pc, #324]	@ (800791c <populate_CAN1+0x154>)
 80077d6:	edd3 7a00 	vldr	s15, [r3]
 80077da:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80077de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80077e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80077e6:	ee17 3a90 	vmov	r3, s15
 80077ea:	b21a      	sxth	r2, r3
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	801a      	strh	r2, [r3, #0]

    // --- PACK VOLTAGE ---
    float pack_voltage_sum = 0.0f;
 80077f0:	f04f 0300 	mov.w	r3, #0
 80077f4:	617b      	str	r3, [r7, #20]
    //     for (int j = 0; j < NUM_CELLS_PER_IC; j++) {
    //         float cell_voltage = getVoltage(ICs[i].cell.c_codes[j]);
    //         pack_voltage_sum += cell_voltage;
    //     }
    // }
    pack_voltage_sum = getPackVoltage(totalIC, ICs);
 80077f6:	68b9      	ldr	r1, [r7, #8]
 80077f8:	6878      	ldr	r0, [r7, #4]
 80077fa:	f001 fba5 	bl	8008f48 <getPackVoltage>
 80077fe:	ed87 0a05 	vstr	s0, [r7, #20]
    frame->data.pack_voltage = (uint16_t)(pack_voltage_sum * 10.0f); // *0.1 V for CAN
 8007802:	edd7 7a05 	vldr	s15, [r7, #20]
 8007806:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800780a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800780e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007812:	ee17 3a90 	vmov	r3, s15
 8007816:	b29a      	uxth	r2, r3
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	805a      	strh	r2, [r3, #2]

    // --- STATE OF CHARGE (SOC) ---
    // soc = (pack_voltage_sum - 280.0f) / (420.0f - 280.0f); // scale 280V420V

    frame->data.pack_soc = (uint8_t)(soc); // *0.5% for 0100% (0200 steps)
 800781c:	4b40      	ldr	r3, [pc, #256]	@ (8007920 <populate_CAN1+0x158>)
 800781e:	edd3 7a00 	vldr	s15, [r3]
 8007822:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007826:	edc7 7a00 	vstr	s15, [r7]
 800782a:	783b      	ldrb	r3, [r7, #0]
 800782c:	b2da      	uxtb	r2, r3
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	711a      	strb	r2, [r3, #4]

    // --- RELAY + SYSTEM STATUS FLAGS ---
    frame->data.discharge_relay = 1; // TODO: replace with actual GPIO read if needed
 8007832:	68fa      	ldr	r2, [r7, #12]
 8007834:	7993      	ldrb	r3, [r2, #6]
 8007836:	f043 0301 	orr.w	r3, r3, #1
 800783a:	7193      	strb	r3, [r2, #6]
    frame->data.charge_relay    = 1;
 800783c:	68fa      	ldr	r2, [r7, #12]
 800783e:	7993      	ldrb	r3, [r2, #6]
 8007840:	f043 0302 	orr.w	r3, r3, #2
 8007844:	7193      	strb	r3, [r2, #6]
    frame->data.charger_safety  = 0; // Optional safety flag
 8007846:	68fa      	ldr	r2, [r7, #12]
 8007848:	7993      	ldrb	r3, [r2, #6]
 800784a:	f023 0304 	bic.w	r3, r3, #4
 800784e:	7193      	strb	r3, [r2, #6]

    // --- Fault Indicator (MIL light) ---
    frame->data.mil_state = (cell_fault || temp_fault) ? 1 : 0;
 8007850:	4b34      	ldr	r3, [pc, #208]	@ (8007924 <populate_CAN1+0x15c>)
 8007852:	781b      	ldrb	r3, [r3, #0]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d103      	bne.n	8007860 <populate_CAN1+0x98>
 8007858:	4b33      	ldr	r3, [pc, #204]	@ (8007928 <populate_CAN1+0x160>)
 800785a:	781b      	ldrb	r3, [r3, #0]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d001      	beq.n	8007864 <populate_CAN1+0x9c>
 8007860:	2301      	movs	r3, #1
 8007862:	e000      	b.n	8007866 <populate_CAN1+0x9e>
 8007864:	2300      	movs	r3, #0
 8007866:	f003 0301 	and.w	r3, r3, #1
 800786a:	b2d9      	uxtb	r1, r3
 800786c:	68fa      	ldr	r2, [r7, #12]
 800786e:	7993      	ldrb	r3, [r2, #6]
 8007870:	f361 03c3 	bfi	r3, r1, #3, #1
 8007874:	7193      	strb	r3, [r2, #6]

    // --- Charging Status ---
    frame->data.charging_on = (accy_status == CHARGE_POWER) ? 1 : 0;
 8007876:	4b2d      	ldr	r3, [pc, #180]	@ (800792c <populate_CAN1+0x164>)
 8007878:	781b      	ldrb	r3, [r3, #0]
 800787a:	461a      	mov	r2, r3
 800787c:	4b2c      	ldr	r3, [pc, #176]	@ (8007930 <populate_CAN1+0x168>)
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	429a      	cmp	r2, r3
 8007882:	bf0c      	ite	eq
 8007884:	2301      	moveq	r3, #1
 8007886:	2300      	movne	r3, #0
 8007888:	b2d9      	uxtb	r1, r3
 800788a:	68fa      	ldr	r2, [r7, #12]
 800788c:	7993      	ldrb	r3, [r2, #6]
 800788e:	f361 13c7 	bfi	r3, r1, #7, #1
 8007892:	7193      	strb	r3, [r2, #6]
    frame->data.is_ready    = (accy_status == READY_POWER) ? 1 : 0;
 8007894:	4b27      	ldr	r3, [pc, #156]	@ (8007934 <populate_CAN1+0x16c>)
 8007896:	781b      	ldrb	r3, [r3, #0]
 8007898:	461a      	mov	r2, r3
 800789a:	4b25      	ldr	r3, [pc, #148]	@ (8007930 <populate_CAN1+0x168>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	429a      	cmp	r2, r3
 80078a0:	bf0c      	ite	eq
 80078a2:	2301      	moveq	r3, #1
 80078a4:	2300      	movne	r3, #0
 80078a6:	b2d9      	uxtb	r1, r3
 80078a8:	68fa      	ldr	r2, [r7, #12]
 80078aa:	7993      	ldrb	r3, [r2, #6]
 80078ac:	f361 1386 	bfi	r3, r1, #6, #1
 80078b0:	7193      	strb	r3, [r2, #6]
    frame->data.always_on   = 1;
 80078b2:	68fa      	ldr	r2, [r7, #12]
 80078b4:	7993      	ldrb	r3, [r2, #6]
 80078b6:	f043 0320 	orr.w	r3, r3, #32
 80078ba:	7193      	strb	r3, [r2, #6]

    // --- MPx/MPEnable Flags (dummy/stub logic) ---
    frame->data.mp_enable   = 1;
 80078bc:	68fa      	ldr	r2, [r7, #12]
 80078be:	7953      	ldrb	r3, [r2, #5]
 80078c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80078c4:	7153      	strb	r3, [r2, #5]
    frame->data.mpo1_state  = 0;
 80078c6:	68fa      	ldr	r2, [r7, #12]
 80078c8:	7953      	ldrb	r3, [r2, #5]
 80078ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80078ce:	7153      	strb	r3, [r2, #5]
    frame->data.mpo2_state  = 1;
 80078d0:	68fa      	ldr	r2, [r7, #12]
 80078d2:	7953      	ldrb	r3, [r2, #5]
 80078d4:	f043 0308 	orr.w	r3, r3, #8
 80078d8:	7153      	strb	r3, [r2, #5]
    frame->data.mpo3_state  = 0;
 80078da:	68fa      	ldr	r2, [r7, #12]
 80078dc:	7953      	ldrb	r3, [r2, #5]
 80078de:	f023 0310 	bic.w	r3, r3, #16
 80078e2:	7153      	strb	r3, [r2, #5]
    frame->data.mpo4_state  = 1;
 80078e4:	68fa      	ldr	r2, [r7, #12]
 80078e6:	7953      	ldrb	r3, [r2, #5]
 80078e8:	f043 0320 	orr.w	r3, r3, #32
 80078ec:	7153      	strb	r3, [r2, #5]
    frame->data.mpi1_state  = 0;
 80078ee:	68fa      	ldr	r2, [r7, #12]
 80078f0:	7993      	ldrb	r3, [r2, #6]
 80078f2:	f023 0310 	bic.w	r3, r3, #16
 80078f6:	7193      	strb	r3, [r2, #6]
    frame->data.mpi2_state  = 1;
 80078f8:	68fa      	ldr	r2, [r7, #12]
 80078fa:	7953      	ldrb	r3, [r2, #5]
 80078fc:	f043 0301 	orr.w	r3, r3, #1
 8007900:	7153      	strb	r3, [r2, #5]
    frame->data.mpi3_state  = 0;
 8007902:	68fa      	ldr	r2, [r7, #12]
 8007904:	7953      	ldrb	r3, [r2, #5]
 8007906:	f023 0302 	bic.w	r3, r3, #2
 800790a:	7153      	strb	r3, [r2, #5]

    // --- Checksum (optional, unused for now) ---
    frame->data.checksum = 0;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	2200      	movs	r2, #0
 8007910:	71da      	strb	r2, [r3, #7]
}
 8007912:	bf00      	nop
 8007914:	3718      	adds	r7, #24
 8007916:	46bd      	mov	sp, r7
 8007918:	bd80      	pop	{r7, pc}
 800791a:	bf00      	nop
 800791c:	20001c84 	.word	0x20001c84
 8007920:	20001c88 	.word	0x20001c88
 8007924:	20001c7c 	.word	0x20001c7c
 8007928:	20001c7d 	.word	0x20001c7d
 800792c:	080175dd 	.word	0x080175dd
 8007930:	20001c80 	.word	0x20001c80
 8007934:	080175dc 	.word	0x080175dc

08007938 <populate_CAN2>:


void populate_CAN2(CAN2_DATAFRAME *frame, cell_asic *ICs, int totalIC) {
 8007938:	b480      	push	{r7}
 800793a:	b085      	sub	sp, #20
 800793c:	af00      	add	r7, sp, #0
 800793e:	60f8      	str	r0, [r7, #12]
 8007940:	60b9      	str	r1, [r7, #8]
 8007942:	607a      	str	r2, [r7, #4]
    // --- Current Limits ---
    frame->data.pack_dcl = dcl;
 8007944:	4b37      	ldr	r3, [pc, #220]	@ (8007a24 <populate_CAN2+0xec>)
 8007946:	edd3 7a00 	vldr	s15, [r3]
 800794a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800794e:	ee17 3a90 	vmov	r3, s15
 8007952:	b29a      	uxth	r2, r3
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	801a      	strh	r2, [r3, #0]
    frame->data.pack_ccl = ccl;
 8007958:	4b33      	ldr	r3, [pc, #204]	@ (8007a28 <populate_CAN2+0xf0>)
 800795a:	edd3 7a00 	vldr	s15, [r3]
 800795e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007962:	edc7 7a00 	vstr	s15, [r7]
 8007966:	783b      	ldrb	r3, [r7, #0]
 8007968:	b2da      	uxtb	r2, r3
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	709a      	strb	r2, [r3, #2]
    // }

    // Clamp to int8 range
    // if (max_temp > 127) max_temp = 127;
    // if (min_temp < -128) min_temp = -128;
    if (highest_temp > 127) lowest_temp = 127;
 800796e:	4b2f      	ldr	r3, [pc, #188]	@ (8007a2c <populate_CAN2+0xf4>)
 8007970:	edd3 7a00 	vldr	s15, [r3]
 8007974:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8007a30 <populate_CAN2+0xf8>
 8007978:	eef4 7ac7 	vcmpe.f32	s15, s14
 800797c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007980:	dd02      	ble.n	8007988 <populate_CAN2+0x50>
 8007982:	4b2c      	ldr	r3, [pc, #176]	@ (8007a34 <populate_CAN2+0xfc>)
 8007984:	4a2c      	ldr	r2, [pc, #176]	@ (8007a38 <populate_CAN2+0x100>)
 8007986:	601a      	str	r2, [r3, #0]
    if (highest_temp < -128) highest_temp = -128;
 8007988:	4b28      	ldr	r3, [pc, #160]	@ (8007a2c <populate_CAN2+0xf4>)
 800798a:	edd3 7a00 	vldr	s15, [r3]
 800798e:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8007a3c <populate_CAN2+0x104>
 8007992:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007996:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800799a:	d503      	bpl.n	80079a4 <populate_CAN2+0x6c>
 800799c:	4b23      	ldr	r3, [pc, #140]	@ (8007a2c <populate_CAN2+0xf4>)
 800799e:	f04f 4243 	mov.w	r2, #3271557120	@ 0xc3000000
 80079a2:	601a      	str	r2, [r3, #0]
    if (lowest_temp > 127) lowest_temp = 127;
 80079a4:	4b23      	ldr	r3, [pc, #140]	@ (8007a34 <populate_CAN2+0xfc>)
 80079a6:	edd3 7a00 	vldr	s15, [r3]
 80079aa:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8007a30 <populate_CAN2+0xf8>
 80079ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80079b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079b6:	dd02      	ble.n	80079be <populate_CAN2+0x86>
 80079b8:	4b1e      	ldr	r3, [pc, #120]	@ (8007a34 <populate_CAN2+0xfc>)
 80079ba:	4a1f      	ldr	r2, [pc, #124]	@ (8007a38 <populate_CAN2+0x100>)
 80079bc:	601a      	str	r2, [r3, #0]
    if (lowest_temp < -128) lowest_temp = -128;
 80079be:	4b1d      	ldr	r3, [pc, #116]	@ (8007a34 <populate_CAN2+0xfc>)
 80079c0:	edd3 7a00 	vldr	s15, [r3]
 80079c4:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8007a3c <populate_CAN2+0x104>
 80079c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80079cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079d0:	d503      	bpl.n	80079da <populate_CAN2+0xa2>
 80079d2:	4b18      	ldr	r3, [pc, #96]	@ (8007a34 <populate_CAN2+0xfc>)
 80079d4:	f04f 4243 	mov.w	r2, #3271557120	@ 0xc3000000
 80079d8:	601a      	str	r2, [r3, #0]

    frame->data.pack_high_temp = (int8_t)highest_temp;
 80079da:	4b14      	ldr	r3, [pc, #80]	@ (8007a2c <populate_CAN2+0xf4>)
 80079dc:	edd3 7a00 	vldr	s15, [r3]
 80079e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80079e4:	edc7 7a00 	vstr	s15, [r7]
 80079e8:	783b      	ldrb	r3, [r7, #0]
 80079ea:	b25a      	sxtb	r2, r3
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	711a      	strb	r2, [r3, #4]
    frame->data.pack_low_temp = (int8_t)lowest_temp;
 80079f0:	4b10      	ldr	r3, [pc, #64]	@ (8007a34 <populate_CAN2+0xfc>)
 80079f2:	edd3 7a00 	vldr	s15, [r3]
 80079f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80079fa:	edc7 7a00 	vstr	s15, [r7]
 80079fe:	783b      	ldrb	r3, [r7, #0]
 8007a00:	b25a      	sxtb	r2, r3
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	715a      	strb	r2, [r3, #5]

    // --- Padding / Checksum ---
    frame->data.reserved0 = 0;
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	2200      	movs	r2, #0
 8007a0a:	70da      	strb	r2, [r3, #3]
    frame->data.reserved1 = 0;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	2200      	movs	r2, #0
 8007a10:	719a      	strb	r2, [r3, #6]
    frame->data.checksum = 0; // optional
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	2200      	movs	r2, #0
 8007a16:	71da      	strb	r2, [r3, #7]
}
 8007a18:	bf00      	nop
 8007a1a:	3714      	adds	r7, #20
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a22:	4770      	bx	lr
 8007a24:	20001ca4 	.word	0x20001ca4
 8007a28:	20001ca0 	.word	0x20001ca0
 8007a2c:	20001cac 	.word	0x20001cac
 8007a30:	42fe0000 	.word	0x42fe0000
 8007a34:	20001ca8 	.word	0x20001ca8
 8007a38:	42fe0000 	.word	0x42fe0000
 8007a3c:	c3000000 	.word	0xc3000000

08007a40 <populate_CAN3>:

void populate_CAN3(CAN3_DATAFRAME *frame, cell_asic *ICs, int totalIC) {
 8007a40:	b480      	push	{r7}
 8007a42:	b089      	sub	sp, #36	@ 0x24
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	60f8      	str	r0, [r7, #12]
 8007a48:	60b9      	str	r1, [r7, #8]
 8007a4a:	607a      	str	r2, [r7, #4]
    float min_voltage = 1e6f;  // large initial value for comparison
 8007a4c:	4b21      	ldr	r3, [pc, #132]	@ (8007ad4 <populate_CAN3+0x94>)
 8007a4e:	61fb      	str	r3, [r7, #28]
    float max_voltage = -1e6f; // small initial value for comparison
 8007a50:	4b21      	ldr	r3, [pc, #132]	@ (8007ad8 <populate_CAN3+0x98>)
 8007a52:	61bb      	str	r3, [r7, #24]
    int cell_count = 0;
 8007a54:	2300      	movs	r3, #0
 8007a56:	617b      	str	r3, [r7, #20]
    //         if (voltage < min_voltage) min_voltage = voltage;
    //         if (voltage > max_voltage) max_voltage = voltage;
    //     }
    // }

    min_voltage = lowest_cell;
 8007a58:	4b20      	ldr	r3, [pc, #128]	@ (8007adc <populate_CAN3+0x9c>)
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	61fb      	str	r3, [r7, #28]
    max_voltage = highest_cell;
 8007a5e:	4b20      	ldr	r3, [pc, #128]	@ (8007ae0 <populate_CAN3+0xa0>)
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	61bb      	str	r3, [r7, #24]

    // Fallback if no valid cells were processed
    if (cell_count == 0) {
 8007a64:	697b      	ldr	r3, [r7, #20]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d105      	bne.n	8007a76 <populate_CAN3+0x36>
        min_voltage = 0.0f;
 8007a6a:	f04f 0300 	mov.w	r3, #0
 8007a6e:	61fb      	str	r3, [r7, #28]
        max_voltage = 0.0f;
 8007a70:	f04f 0300 	mov.w	r3, #0
 8007a74:	61bb      	str	r3, [r7, #24]
    }

    // Convert to 0.0001 V units for CAN message
    uint16_t min_mv = (uint16_t)(min_voltage * 10000.0f);
 8007a76:	edd7 7a07 	vldr	s15, [r7, #28]
 8007a7a:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8007ae4 <populate_CAN3+0xa4>
 8007a7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007a82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a86:	ee17 3a90 	vmov	r3, s15
 8007a8a:	827b      	strh	r3, [r7, #18]
    uint16_t max_mv = (uint16_t)(max_voltage * 10000.0f);
 8007a8c:	edd7 7a06 	vldr	s15, [r7, #24]
 8007a90:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8007ae4 <populate_CAN3+0xa4>
 8007a94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007a98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a9c:	ee17 3a90 	vmov	r3, s15
 8007aa0:	823b      	strh	r3, [r7, #16]

    frame->data.low_cell_voltage  = min_mv;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	8a7a      	ldrh	r2, [r7, #18]
 8007aa6:	801a      	strh	r2, [r3, #0]
    frame->data.high_cell_voltage = max_mv;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	8a3a      	ldrh	r2, [r7, #16]
 8007aac:	805a      	strh	r2, [r3, #2]

    frame->data.reserved0 = 0;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	711a      	strb	r2, [r3, #4]
    frame->data.reserved1 = 0;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	715a      	strb	r2, [r3, #5]
    frame->data.reserved2 = 0;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	2200      	movs	r2, #0
 8007abe:	719a      	strb	r2, [r3, #6]
    frame->data.checksum  = 0;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	71da      	strb	r2, [r3, #7]
}
 8007ac6:	bf00      	nop
 8007ac8:	3724      	adds	r7, #36	@ 0x24
 8007aca:	46bd      	mov	sp, r7
 8007acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad0:	4770      	bx	lr
 8007ad2:	bf00      	nop
 8007ad4:	49742400 	.word	0x49742400
 8007ad8:	c9742400 	.word	0xc9742400
 8007adc:	20001c8c 	.word	0x20001c8c
 8007ae0:	20001c90 	.word	0x20001c90
 8007ae4:	461c4000 	.word	0x461c4000

08007ae8 <populate_charge_CAN>:

void populate_charge_CAN(FDCAN_CHARGER_CONTEXT *CHARGER_CONTEXT, cell_asic *ICs, int totalIC) {
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b084      	sub	sp, #16
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	60f8      	str	r0, [r7, #12]
 8007af0:	60b9      	str	r1, [r7, #8]
 8007af2:	607a      	str	r2, [r7, #4]
	//set pack current data
	CHARGER_CONTEXT->chgmsg_1806e7f4.data.pack_voltage = (int16_t)(getPackVoltage(totalIC, ICs) * 10.0f); // current is extern, *0.1 A for CAN
 8007af4:	68b9      	ldr	r1, [r7, #8]
 8007af6:	6878      	ldr	r0, [r7, #4]
 8007af8:	f001 fa26 	bl	8008f48 <getPackVoltage>
 8007afc:	eef0 7a40 	vmov.f32	s15, s0
 8007b00:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8007b04:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007b08:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007b0c:	ee17 3a90 	vmov	r3, s15
 8007b10:	b21b      	sxth	r3, r3
 8007b12:	b29a      	uxth	r2, r3
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
	CHARGER_CONTEXT->chgmsg_1806e7f4.data.pack_ccl = (int16_t)(calcCCL() * 10.0f); // current is extern, *0.1 A for CAN
 8007b1a:	f001 fd9b 	bl	8009654 <calcCCL>
 8007b1e:	eef0 7a40 	vmov.f32	s15, s0
 8007b22:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8007b26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007b2a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007b2e:	ee17 3a90 	vmov	r3, s15
 8007b32:	b21a      	sxth	r2, r3
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
	//todo: dont forget charge_enable
	CHARGER_CONTEXT->chgmsg_1806e7f4.data.charge_enable = !is_charging;
 8007b3a:	4b4e      	ldr	r3, [pc, #312]	@ (8007c74 <populate_charge_CAN+0x18c>)
 8007b3c:	781b      	ldrb	r3, [r3, #0]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	bf0c      	ite	eq
 8007b42:	2301      	moveq	r3, #1
 8007b44:	2300      	movne	r3, #0
 8007b46:	b2db      	uxtb	r3, r3
 8007b48:	461a      	mov	r2, r3
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	f883 2094 	strb.w	r2, [r3, #148]	@ 0x94
//	CHARGER_CONTEXT->chgmsg_1806e7f4.data.charge_enable = !HAL_GPIO_ReadPin(SDC_IN_GPIO_Port,SDC_IN_Pin);
	CHARGER_CONTEXT->chgmsg_1806e7f4.data.reserved0 = 0;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	2200      	movs	r2, #0
 8007b54:	f883 2095 	strb.w	r2, [r3, #149]	@ 0x95
	CHARGER_CONTEXT->chgmsg_1806e7f4.data.reserved1= 0;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	f883 2096 	strb.w	r2, [r3, #150]	@ 0x96
	CHARGER_CONTEXT->chgmsg_1806e7f4.data.reserved2 = 0;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	2200      	movs	r2, #0
 8007b64:	f883 2097 	strb.w	r2, [r3, #151]	@ 0x97


	CHARGER_CONTEXT->chgmsg_1806e5f4.data.high_cell_voltage = (int16_t)(highest_cell * 10.0f); // current is extern, *0.1 A for CAN
 8007b68:	4b43      	ldr	r3, [pc, #268]	@ (8007c78 <populate_charge_CAN+0x190>)
 8007b6a:	edd3 7a00 	vldr	s15, [r3]
 8007b6e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8007b72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007b76:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007b7a:	ee17 3a90 	vmov	r3, s15
 8007b7e:	b21b      	sxth	r3, r3
 8007b80:	b29a      	uxth	r2, r3
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
	CHARGER_CONTEXT->chgmsg_1806e5f4.data.pack_ccl = (int16_t)(calcCCL() * 10.0f); // current is extern, *0.1 A for CAN
 8007b88:	f001 fd64 	bl	8009654 <calcCCL>
 8007b8c:	eef0 7a40 	vmov.f32	s15, s0
 8007b90:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8007b94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007b98:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007b9c:	ee17 3a90 	vmov	r3, s15
 8007ba0:	b21b      	sxth	r3, r3
 8007ba2:	b29a      	uxth	r2, r3
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
	CHARGER_CONTEXT->chgmsg_1806e5f4.data.reserved0 = 0;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	2200      	movs	r2, #0
 8007bae:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	CHARGER_CONTEXT->chgmsg_1806e5f4.data.reserved1 = 0;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
	CHARGER_CONTEXT->chgmsg_1806e5f4.data.reserved2 = 0;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
	CHARGER_CONTEXT->chgmsg_1806e5f4.data.reserved3 = 0;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	f883 209f 	strb.w	r2, [r3, #159]	@ 0x9f


	CHARGER_CONTEXT->chgmsg_1806e9f4.data.high_cell_voltage = (int16_t)(highest_cell * 10.0f); // current is extern, *0.1 A for CAN
 8007bca:	4b2b      	ldr	r3, [pc, #172]	@ (8007c78 <populate_charge_CAN+0x190>)
 8007bcc:	edd3 7a00 	vldr	s15, [r3]
 8007bd0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8007bd4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007bd8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007bdc:	ee17 3a90 	vmov	r3, s15
 8007be0:	b21b      	sxth	r3, r3
 8007be2:	b29a      	uxth	r2, r3
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
	CHARGER_CONTEXT->chgmsg_1806e9f4.data.pack_ccl = (int16_t)(calcCCL() * 10.0f); // current is extern, *0.1 A for CAN
 8007bea:	f001 fd33 	bl	8009654 <calcCCL>
 8007bee:	eef0 7a40 	vmov.f32	s15, s0
 8007bf2:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8007bf6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007bfa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007bfe:	ee17 3a90 	vmov	r3, s15
 8007c02:	b21b      	sxth	r3, r3
 8007c04:	b29a      	uxth	r2, r3
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
	CHARGER_CONTEXT->chgmsg_1806e9f4.data.reserved0 = 0;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	2200      	movs	r2, #0
 8007c10:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	CHARGER_CONTEXT->chgmsg_1806e9f4.data.reserved1 = 0;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	2200      	movs	r2, #0
 8007c18:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
	CHARGER_CONTEXT->chgmsg_1806e9f4.data.reserved2 = 0;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	2200      	movs	r2, #0
 8007c20:	f883 20a6 	strb.w	r2, [r3, #166]	@ 0xa6
	CHARGER_CONTEXT->chgmsg_1806e9f4.data.reserved3 = 0;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	2200      	movs	r2, #0
 8007c28:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7



	CHARGER_CONTEXT->chgmsg_18ff50e5.data.reserved0 = 0;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	2200      	movs	r2, #0
 8007c30:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
	CHARGER_CONTEXT->chgmsg_18ff50e5.data.reserved1 = 0;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	2200      	movs	r2, #0
 8007c38:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
	CHARGER_CONTEXT->chgmsg_18ff50e5.data.reserved2 = 0;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	2200      	movs	r2, #0
 8007c40:	f883 20aa 	strb.w	r2, [r3, #170]	@ 0xaa
	CHARGER_CONTEXT->chgmsg_18ff50e5.data.reserved3 = 0;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	2200      	movs	r2, #0
 8007c48:	f883 20ab 	strb.w	r2, [r3, #171]	@ 0xab
	CHARGER_CONTEXT->chgmsg_18ff50e5.data.reserved4 = 0;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	2200      	movs	r2, #0
 8007c50:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
	CHARGER_CONTEXT->chgmsg_18ff50e5.data.reserved5 = 0;
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	2200      	movs	r2, #0
 8007c58:	f883 20ad 	strb.w	r2, [r3, #173]	@ 0xad
	CHARGER_CONTEXT->chgmsg_18ff50e5.data.reserved6 = 0;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	2200      	movs	r2, #0
 8007c60:	f883 20ae 	strb.w	r2, [r3, #174]	@ 0xae
	CHARGER_CONTEXT->chgmsg_18ff50e5.data.reserved7 = 0;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	2200      	movs	r2, #0
 8007c68:	f883 20af 	strb.w	r2, [r3, #175]	@ 0xaf

}
 8007c6c:	bf00      	nop
 8007c6e:	3710      	adds	r7, #16
 8007c70:	46bd      	mov	sp, r7
 8007c72:	bd80      	pop	{r7, pc}
 8007c74:	20001c9c 	.word	0x20001c9c
 8007c78:	20001c90 	.word	0x20001c90

08007c7c <CANTransmitMinion>:
#include "can.h"
#include "custom_functions.h"

HAL_StatusTypeDef CANTransmitMinion(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *header, uint8_t *dataArray) {
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b086      	sub	sp, #24
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	60f8      	str	r0, [r7, #12]
 8007c84:	60b9      	str	r1, [r7, #8]
 8007c86:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef status = HAL_ERROR;
 8007c88:	2301      	movs	r3, #1
 8007c8a:	75fb      	strb	r3, [r7, #23]
	int attempts = 0;
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	613b      	str	r3, [r7, #16]

	while (attempts < FDCAN_RETRY_LIMIT && status != HAL_OK) {
 8007c90:	e009      	b.n	8007ca6 <CANTransmitMinion+0x2a>
		status = HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, header, dataArray);
 8007c92:	687a      	ldr	r2, [r7, #4]
 8007c94:	68b9      	ldr	r1, [r7, #8]
 8007c96:	68f8      	ldr	r0, [r7, #12]
 8007c98:	f004 fefd 	bl	800ca96 <HAL_FDCAN_AddMessageToTxFifoQ>
 8007c9c:	4603      	mov	r3, r0
 8007c9e:	75fb      	strb	r3, [r7, #23]
		attempts++;
 8007ca0:	693b      	ldr	r3, [r7, #16]
 8007ca2:	3301      	adds	r3, #1
 8007ca4:	613b      	str	r3, [r7, #16]
	while (attempts < FDCAN_RETRY_LIMIT && status != HAL_OK) {
 8007ca6:	693b      	ldr	r3, [r7, #16]
 8007ca8:	2b02      	cmp	r3, #2
 8007caa:	dc02      	bgt.n	8007cb2 <CANTransmitMinion+0x36>
 8007cac:	7dfb      	ldrb	r3, [r7, #23]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d1ef      	bne.n	8007c92 <CANTransmitMinion+0x16>
	}

	return status;
 8007cb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	3718      	adds	r7, #24
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	bd80      	pop	{r7, pc}

08007cbc <init_FDCAN_header>:

void init_FDCAN_header(FDCAN_TxHeaderTypeDef *hdr, uint32_t id) {
 8007cbc:	b480      	push	{r7}
 8007cbe:	b083      	sub	sp, #12
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
 8007cc4:	6039      	str	r1, [r7, #0]
	hdr->Identifier = id;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	683a      	ldr	r2, [r7, #0]
 8007cca:	601a      	str	r2, [r3, #0]
	hdr->IdType = FDCAN_STANDARD_ID;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	605a      	str	r2, [r3, #4]
	hdr->TxFrameType = FDCAN_DATA_FRAME;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	609a      	str	r2, [r3, #8]
	hdr->DataLength = FDCAN_DLC_BYTES_8;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2208      	movs	r2, #8
 8007cdc:	60da      	str	r2, [r3, #12]
	hdr->ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	611a      	str	r2, [r3, #16]
	hdr->BitRateSwitch = FDCAN_BRS_OFF;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	615a      	str	r2, [r3, #20]
	hdr->FDFormat = FDCAN_CLASSIC_CAN;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	2200      	movs	r2, #0
 8007cee:	619a      	str	r2, [r3, #24]
	hdr->TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	61da      	str	r2, [r3, #28]
	hdr->MessageMarker = 0;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	621a      	str	r2, [r3, #32]
}
 8007cfc:	bf00      	nop
 8007cfe:	370c      	adds	r7, #12
 8007d00:	46bd      	mov	sp, r7
 8007d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d06:	4770      	bx	lr

08007d08 <init_FDCAN_header_EXTENDED>:

void init_FDCAN_header_EXTENDED(FDCAN_TxHeaderTypeDef *hdr, uint32_t id) {
 8007d08:	b480      	push	{r7}
 8007d0a:	b083      	sub	sp, #12
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
 8007d10:	6039      	str	r1, [r7, #0]
	hdr->Identifier = id;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	683a      	ldr	r2, [r7, #0]
 8007d16:	601a      	str	r2, [r3, #0]
	hdr->IdType = FDCAN_EXTENDED_ID;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8007d1e:	605a      	str	r2, [r3, #4]
	hdr->TxFrameType = FDCAN_DATA_FRAME;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2200      	movs	r2, #0
 8007d24:	609a      	str	r2, [r3, #8]
	hdr->DataLength = FDCAN_DLC_BYTES_8;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2208      	movs	r2, #8
 8007d2a:	60da      	str	r2, [r3, #12]
	hdr->ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	611a      	str	r2, [r3, #16]
	hdr->BitRateSwitch = FDCAN_BRS_OFF;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2200      	movs	r2, #0
 8007d36:	615a      	str	r2, [r3, #20]
	hdr->FDFormat = FDCAN_CLASSIC_CAN;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	619a      	str	r2, [r3, #24]
	hdr->TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2200      	movs	r2, #0
 8007d42:	61da      	str	r2, [r3, #28]
	hdr->MessageMarker = 0;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2200      	movs	r2, #0
 8007d48:	621a      	str	r2, [r3, #32]
}
 8007d4a:	bf00      	nop
 8007d4c:	370c      	adds	r7, #12
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d54:	4770      	bx	lr
	...

08007d58 <FDCAN_BMS_Mailman>:

/**
 * is charging is 1 if ur tryna charge ts accy, 0 otherwise
 *
 */
void FDCAN_BMS_Mailman(FDCAN_HandleTypeDef *hfdcan, FDCAN_BMS_CONTEXT *ctx, uint32_t now_ms, uint8_t isCharging) {
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b084      	sub	sp, #16
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	60f8      	str	r0, [r7, #12]
 8007d60:	60b9      	str	r1, [r7, #8]
 8007d62:	607a      	str	r2, [r7, #4]
 8007d64:	70fb      	strb	r3, [r7, #3]
	// Message 0x6B0: current, voltage, SoC, flags
	if (now_ms - ctx->last_tx_time_6b0 >= MSG_6B0_PERIOD_MS) {
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d6c:	687a      	ldr	r2, [r7, #4]
 8007d6e:	1ad3      	subs	r3, r2, r3
 8007d70:	2b07      	cmp	r3, #7
 8007d72:	d911      	bls.n	8007d98 <FDCAN_BMS_Mailman+0x40>
		ctx->header_6b0.Identifier = FDCAN_MSG_ID_6B0;
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	f44f 62d6 	mov.w	r2, #1712	@ 0x6b0
 8007d7a:	601a      	str	r2, [r3, #0]
		ctx->header_6b0.DataLength = 8;
 8007d7c:	68bb      	ldr	r3, [r7, #8]
 8007d7e:	2208      	movs	r2, #8
 8007d80:	60da      	str	r2, [r3, #12]
		CANTransmitMinion(hfdcan, &ctx->header_6b0, ctx->msg_6b0.array);
 8007d82:	68b9      	ldr	r1, [r7, #8]
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	336c      	adds	r3, #108	@ 0x6c
 8007d88:	461a      	mov	r2, r3
 8007d8a:	68f8      	ldr	r0, [r7, #12]
 8007d8c:	f7ff ff76 	bl	8007c7c <CANTransmitMinion>
		ctx->last_tx_time_6b0 = now_ms;
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	687a      	ldr	r2, [r7, #4]
 8007d94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	}

	// Message 0x6B1: DCL, CCL, temps
	if (now_ms - ctx->last_tx_time_6b1 >= MSG_6B1_PERIOD_MS) {
 8007d98:	68bb      	ldr	r3, [r7, #8]
 8007d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d9e:	687a      	ldr	r2, [r7, #4]
 8007da0:	1ad3      	subs	r3, r2, r3
 8007da2:	2b67      	cmp	r3, #103	@ 0x67
 8007da4:	d910      	bls.n	8007dc8 <FDCAN_BMS_Mailman+0x70>
		ctx->header_6b1.Identifier = FDCAN_MSG_ID_6B1;
 8007da6:	68bb      	ldr	r3, [r7, #8]
 8007da8:	f240 62b1 	movw	r2, #1713	@ 0x6b1
 8007dac:	625a      	str	r2, [r3, #36]	@ 0x24
		CANTransmitMinion(hfdcan, &ctx->header_6b1, ctx->msg_6b1.array);
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	3374      	adds	r3, #116	@ 0x74
 8007db8:	461a      	mov	r2, r3
 8007dba:	68f8      	ldr	r0, [r7, #12]
 8007dbc:	f7ff ff5e 	bl	8007c7c <CANTransmitMinion>
		ctx->last_tx_time_6b1 = now_ms;
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	687a      	ldr	r2, [r7, #4]
 8007dc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
	}

	// Message 0x6B2: high/low cell voltages
	if (now_ms - ctx->last_tx_time_6b2 >= MSG_6B2_PERIOD_MS) {
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007dce:	687a      	ldr	r2, [r7, #4]
 8007dd0:	1ad3      	subs	r3, r2, r3
 8007dd2:	2b07      	cmp	r3, #7
 8007dd4:	d910      	bls.n	8007df8 <FDCAN_BMS_Mailman+0xa0>
		ctx->header_6b2.Identifier = FDCAN_MSG_ID_6B2;
 8007dd6:	68bb      	ldr	r3, [r7, #8]
 8007dd8:	f240 62b2 	movw	r2, #1714	@ 0x6b2
 8007ddc:	649a      	str	r2, [r3, #72]	@ 0x48
		CANTransmitMinion(hfdcan, &ctx->header_6b2, ctx->msg_6b2.array);
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	f103 0148 	add.w	r1, r3, #72	@ 0x48
 8007de4:	68bb      	ldr	r3, [r7, #8]
 8007de6:	337c      	adds	r3, #124	@ 0x7c
 8007de8:	461a      	mov	r2, r3
 8007dea:	68f8      	ldr	r0, [r7, #12]
 8007dec:	f7ff ff46 	bl	8007c7c <CANTransmitMinion>
		ctx->last_tx_time_6b2 = now_ms;
 8007df0:	68bb      	ldr	r3, [r7, #8]
 8007df2:	687a      	ldr	r2, [r7, #4]
 8007df4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
	}

	if (isCharging) {
 8007df8:	78fb      	ldrb	r3, [r7, #3]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	f000 8088 	beq.w	8007f10 <FDCAN_BMS_Mailman+0x1b8>
		while ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0)
 8007e00:	bf00      	nop
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007e0a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d1f7      	bne.n	8007e02 <FDCAN_BMS_Mailman+0xaa>
				{
				    // TX FIFO queue is full, wait
				}
		// Message 0x6B0: current, voltage, SoC, flags
		if (now_ms - ctx->CAN_CHGCONTEXT.last_tx_time_1806e7f4 >= MSG_CHARGER_PERIOD_MS) {
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8007e18:	687a      	ldr	r2, [r7, #4]
 8007e1a:	1ad3      	subs	r3, r2, r3
 8007e1c:	2b63      	cmp	r3, #99	@ 0x63
 8007e1e:	d911      	bls.n	8007e44 <FDCAN_BMS_Mailman+0xec>
			ctx->CAN_CHGCONTEXT.header_1806E7F4.Identifier = 0x1806e7f4;
 8007e20:	68bb      	ldr	r3, [r7, #8]
 8007e22:	4a3d      	ldr	r2, [pc, #244]	@ (8007f18 <FDCAN_BMS_Mailman+0x1c0>)
 8007e24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
			CANTransmitMinion(hfdcan, &ctx->CAN_CHGCONTEXT.header_1806E7F4, ctx->CAN_CHGCONTEXT.chgmsg_1806e7f4.array);
 8007e28:	68bb      	ldr	r3, [r7, #8]
 8007e2a:	f103 0190 	add.w	r1, r3, #144	@ 0x90
 8007e2e:	68bb      	ldr	r3, [r7, #8]
 8007e30:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8007e34:	461a      	mov	r2, r3
 8007e36:	68f8      	ldr	r0, [r7, #12]
 8007e38:	f7ff ff20 	bl	8007c7c <CANTransmitMinion>
			ctx->CAN_CHGCONTEXT.last_tx_time_1806e7f4 = now_ms;
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	687a      	ldr	r2, [r7, #4]
 8007e40:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
		}
		while ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0)
 8007e44:	bf00      	nop
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007e4e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d1f7      	bne.n	8007e46 <FDCAN_BMS_Mailman+0xee>
						{
						    // TX FIFO queue is full, wait
						}
		// Message 0x6B1: DCL, CCL, temps
		if (now_ms - ctx->CAN_CHGCONTEXT.last_tx_time_1806e5f4 >= MSG_CHARGER_PERIOD_MS) {
 8007e56:	68bb      	ldr	r3, [r7, #8]
 8007e58:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
 8007e5c:	687a      	ldr	r2, [r7, #4]
 8007e5e:	1ad3      	subs	r3, r2, r3
 8007e60:	2b63      	cmp	r3, #99	@ 0x63
 8007e62:	d911      	bls.n	8007e88 <FDCAN_BMS_Mailman+0x130>
			ctx->CAN_CHGCONTEXT.header_1806E5F4.Identifier = 0x1806e5f4;
 8007e64:	68bb      	ldr	r3, [r7, #8]
 8007e66:	4a2d      	ldr	r2, [pc, #180]	@ (8007f1c <FDCAN_BMS_Mailman+0x1c4>)
 8007e68:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

			CANTransmitMinion(hfdcan, &ctx->CAN_CHGCONTEXT.header_1806E5F4, ctx->CAN_CHGCONTEXT.chgmsg_1806e5f4.array);
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	f103 01b4 	add.w	r1, r3, #180	@ 0xb4
 8007e72:	68bb      	ldr	r3, [r7, #8]
 8007e74:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8007e78:	461a      	mov	r2, r3
 8007e7a:	68f8      	ldr	r0, [r7, #12]
 8007e7c:	f7ff fefe 	bl	8007c7c <CANTransmitMinion>
			ctx->CAN_CHGCONTEXT.last_tx_time_1806e5f4 = now_ms;
 8007e80:	68bb      	ldr	r3, [r7, #8]
 8007e82:	687a      	ldr	r2, [r7, #4]
 8007e84:	f8c3 2144 	str.w	r2, [r3, #324]	@ 0x144
		}
		while ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0)
 8007e88:	bf00      	nop
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007e92:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d1f7      	bne.n	8007e8a <FDCAN_BMS_Mailman+0x132>
						{
						    // TX FIFO queue is full, wait
						}
		// Message 0x6B2: high/low cell voltages
		if (now_ms - ctx->CAN_CHGCONTEXT.last_tx_time_1806e9f4 >= MSG_CHARGER_PERIOD_MS) {
 8007e9a:	68bb      	ldr	r3, [r7, #8]
 8007e9c:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8007ea0:	687a      	ldr	r2, [r7, #4]
 8007ea2:	1ad3      	subs	r3, r2, r3
 8007ea4:	2b63      	cmp	r3, #99	@ 0x63
 8007ea6:	d911      	bls.n	8007ecc <FDCAN_BMS_Mailman+0x174>
			ctx->CAN_CHGCONTEXT.header_1806E9F4.Identifier = 0x1806e9f4;
 8007ea8:	68bb      	ldr	r3, [r7, #8]
 8007eaa:	4a1d      	ldr	r2, [pc, #116]	@ (8007f20 <FDCAN_BMS_Mailman+0x1c8>)
 8007eac:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

			CANTransmitMinion(hfdcan, &ctx->CAN_CHGCONTEXT.header_1806E9F4, ctx->CAN_CHGCONTEXT.chgmsg_1806e9f4.array);
 8007eb0:	68bb      	ldr	r3, [r7, #8]
 8007eb2:	f103 01d8 	add.w	r1, r3, #216	@ 0xd8
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 8007ebc:	461a      	mov	r2, r3
 8007ebe:	68f8      	ldr	r0, [r7, #12]
 8007ec0:	f7ff fedc 	bl	8007c7c <CANTransmitMinion>
			ctx->CAN_CHGCONTEXT.last_tx_time_1806e9f4 = now_ms;
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	687a      	ldr	r2, [r7, #4]
 8007ec8:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
		}
		while ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0)
 8007ecc:	bf00      	nop
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007ed6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d1f7      	bne.n	8007ece <FDCAN_BMS_Mailman+0x176>
						{
						    // TX FIFO queue is full, wait
						}
		// Message 0x6B2: high/low cell voltages
		if (now_ms - ctx->CAN_CHGCONTEXT.last_tx_time_18ff50e5 >= MSG_CHARGER_PERIOD_MS) {
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 8007ee4:	687a      	ldr	r2, [r7, #4]
 8007ee6:	1ad3      	subs	r3, r2, r3
 8007ee8:	2b63      	cmp	r3, #99	@ 0x63
 8007eea:	d911      	bls.n	8007f10 <FDCAN_BMS_Mailman+0x1b8>
			ctx->CAN_CHGCONTEXT.header_18FF50E5.Identifier = 0x18ff50e5;
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	4a0d      	ldr	r2, [pc, #52]	@ (8007f24 <FDCAN_BMS_Mailman+0x1cc>)
 8007ef0:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc

			CANTransmitMinion(hfdcan, &ctx->CAN_CHGCONTEXT.header_18FF50E5, ctx->CAN_CHGCONTEXT.chgmsg_18ff50e5.array);
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	f103 01fc 	add.w	r1, r3, #252	@ 0xfc
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	f503 739c 	add.w	r3, r3, #312	@ 0x138
 8007f00:	461a      	mov	r2, r3
 8007f02:	68f8      	ldr	r0, [r7, #12]
 8007f04:	f7ff feba 	bl	8007c7c <CANTransmitMinion>
			ctx->CAN_CHGCONTEXT.last_tx_time_18ff50e5 = now_ms;
 8007f08:	68bb      	ldr	r3, [r7, #8]
 8007f0a:	687a      	ldr	r2, [r7, #4]
 8007f0c:	f8c3 214c 	str.w	r2, [r3, #332]	@ 0x14c
		}

	}
}
 8007f10:	bf00      	nop
 8007f12:	3710      	adds	r7, #16
 8007f14:	46bd      	mov	sp, r7
 8007f16:	bd80      	pop	{r7, pc}
 8007f18:	1806e7f4 	.word	0x1806e7f4
 8007f1c:	1806e5f4 	.word	0x1806e5f4
 8007f20:	1806e9f4 	.word	0x1806e9f4
 8007f24:	18ff50e5 	.word	0x18ff50e5

08007f28 <BMS_InitFaultSystem>:
const float CCL_LUT_CURRENT[]  = {0.0f, 0.0f, 10.0f, 20.0f, 30.0f, 30.0f, 20.0f, 10.0f, 5.0f,  0.0f,  0.0f};

/**
 * @brief Initialize fault system
 */
void BMS_InitFaultSystem(void) {
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	af00      	add	r7, sp, #0
    memset(&BMS_Faults, 0, sizeof(BMS_FaultSystem_t));
 8007f2c:	f44f 629d 	mov.w	r2, #1256	@ 0x4e8
 8007f30:	2100      	movs	r1, #0
 8007f32:	4806      	ldr	r0, [pc, #24]	@ (8007f4c <BMS_InitFaultSystem+0x24>)
 8007f34:	f00b fd30 	bl	8013998 <memset>
    BMS_Faults.system_fault_active = false;
 8007f38:	4b04      	ldr	r3, [pc, #16]	@ (8007f4c <BMS_InitFaultSystem+0x24>)
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	f883 24b6 	strb.w	r2, [r3, #1206]	@ 0x4b6
    BMS_Faults.highest_severity = FAULT_SEVERITY_WARNING;
 8007f40:	4b02      	ldr	r3, [pc, #8]	@ (8007f4c <BMS_InitFaultSystem+0x24>)
 8007f42:	2200      	movs	r2, #0
 8007f44:	f883 24b5 	strb.w	r2, [r3, #1205]	@ 0x4b5
}
 8007f48:	bf00      	nop
 8007f4a:	bd80      	pop	{r7, pc}
 8007f4c:	20001cd4 	.word	0x20001cd4

08007f50 <BMS_SetCellFault>:


void BMS_SetCellFault(uint8_t ic_num, uint8_t cell_num, uint8_t fault_type,
                       FaultSeverity_t severity) {
 8007f50:	b590      	push	{r4, r7, lr}
 8007f52:	b089      	sub	sp, #36	@ 0x24
 8007f54:	af02      	add	r7, sp, #8
 8007f56:	4604      	mov	r4, r0
 8007f58:	4608      	mov	r0, r1
 8007f5a:	4611      	mov	r1, r2
 8007f5c:	461a      	mov	r2, r3
 8007f5e:	4623      	mov	r3, r4
 8007f60:	71fb      	strb	r3, [r7, #7]
 8007f62:	4603      	mov	r3, r0
 8007f64:	71bb      	strb	r3, [r7, #6]
 8007f66:	460b      	mov	r3, r1
 8007f68:	717b      	strb	r3, [r7, #5]
 8007f6a:	4613      	mov	r3, r2
 8007f6c:	713b      	strb	r3, [r7, #4]
    if (ic_num >= 10 || cell_num >= 16) return;
 8007f6e:	79fb      	ldrb	r3, [r7, #7]
 8007f70:	2b09      	cmp	r3, #9
 8007f72:	f200 80f2 	bhi.w	800815a <BMS_SetCellFault+0x20a>
 8007f76:	79bb      	ldrb	r3, [r7, #6]
 8007f78:	2b0f      	cmp	r3, #15
 8007f7a:	f200 80ee 	bhi.w	800815a <BMS_SetCellFault+0x20a>

    uint8_t cell_idx = (ic_num * 10) + cell_num;
 8007f7e:	79fb      	ldrb	r3, [r7, #7]
 8007f80:	461a      	mov	r2, r3
 8007f82:	0092      	lsls	r2, r2, #2
 8007f84:	4413      	add	r3, r2
 8007f86:	005b      	lsls	r3, r3, #1
 8007f88:	b2da      	uxtb	r2, r3
 8007f8a:	79bb      	ldrb	r3, [r7, #6]
 8007f8c:	4413      	add	r3, r2
 8007f8e:	75bb      	strb	r3, [r7, #22]
    CellFaultStatus_t *cell = &BMS_Faults.cell_status[cell_idx];
 8007f90:	7dba      	ldrb	r2, [r7, #22]
 8007f92:	4613      	mov	r3, r2
 8007f94:	005b      	lsls	r3, r3, #1
 8007f96:	4413      	add	r3, r2
 8007f98:	009b      	lsls	r3, r3, #2
 8007f9a:	4a72      	ldr	r2, [pc, #456]	@ (8008164 <BMS_SetCellFault+0x214>)
 8007f9c:	4413      	add	r3, r2
 8007f9e:	613b      	str	r3, [r7, #16]

    uint32_t now = HAL_GetTick();
 8007fa0:	f002 fe10 	bl	800abc4 <HAL_GetTick>
 8007fa4:	60f8      	str	r0, [r7, #12]
    bool new_fault = false;
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	75fb      	strb	r3, [r7, #23]

    switch (fault_type) {
 8007faa:	797b      	ldrb	r3, [r7, #5]
 8007fac:	3b01      	subs	r3, #1
 8007fae:	2b05      	cmp	r3, #5
 8007fb0:	f200 80a6 	bhi.w	8008100 <BMS_SetCellFault+0x1b0>
 8007fb4:	a201      	add	r2, pc, #4	@ (adr r2, 8007fbc <BMS_SetCellFault+0x6c>)
 8007fb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fba:	bf00      	nop
 8007fbc:	08007fd5 	.word	0x08007fd5
 8007fc0:	08008005 	.word	0x08008005
 8007fc4:	08008033 	.word	0x08008033
 8007fc8:	08008061 	.word	0x08008061
 8007fcc:	0800808f 	.word	0x0800808f
 8007fd0:	080080bd 	.word	0x080080bd
        case FAULT_TYPE_UV:
            if (!cell->uv_active) {
 8007fd4:	693b      	ldr	r3, [r7, #16]
 8007fd6:	781b      	ldrb	r3, [r3, #0]
 8007fd8:	f003 0301 	and.w	r3, r3, #1
 8007fdc:	b2db      	uxtb	r3, r3
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	f040 8083 	bne.w	80080ea <BMS_SetCellFault+0x19a>
                new_fault = true;
 8007fe4:	2301      	movs	r3, #1
 8007fe6:	75fb      	strb	r3, [r7, #23]
                cell->uv_active = 1;
 8007fe8:	693a      	ldr	r2, [r7, #16]
 8007fea:	7813      	ldrb	r3, [r2, #0]
 8007fec:	f043 0301 	orr.w	r3, r3, #1
 8007ff0:	7013      	strb	r3, [r2, #0]
                BMS_Faults.active_faults[FAULT_CATEGORY_VOLTAGE]++;
 8007ff2:	4b5c      	ldr	r3, [pc, #368]	@ (8008164 <BMS_SetCellFault+0x214>)
 8007ff4:	f893 34b0 	ldrb.w	r3, [r3, #1200]	@ 0x4b0
 8007ff8:	3301      	adds	r3, #1
 8007ffa:	b2da      	uxtb	r2, r3
 8007ffc:	4b59      	ldr	r3, [pc, #356]	@ (8008164 <BMS_SetCellFault+0x214>)
 8007ffe:	f883 24b0 	strb.w	r2, [r3, #1200]	@ 0x4b0
            }
            break;
 8008002:	e072      	b.n	80080ea <BMS_SetCellFault+0x19a>

        case FAULT_TYPE_OV:
            if (!cell->ov_active) {
 8008004:	693b      	ldr	r3, [r7, #16]
 8008006:	781b      	ldrb	r3, [r3, #0]
 8008008:	f003 0302 	and.w	r3, r3, #2
 800800c:	b2db      	uxtb	r3, r3
 800800e:	2b00      	cmp	r3, #0
 8008010:	d16d      	bne.n	80080ee <BMS_SetCellFault+0x19e>
                new_fault = true;
 8008012:	2301      	movs	r3, #1
 8008014:	75fb      	strb	r3, [r7, #23]
                cell->ov_active = 1;
 8008016:	693a      	ldr	r2, [r7, #16]
 8008018:	7813      	ldrb	r3, [r2, #0]
 800801a:	f043 0302 	orr.w	r3, r3, #2
 800801e:	7013      	strb	r3, [r2, #0]
                BMS_Faults.active_faults[FAULT_CATEGORY_VOLTAGE]++;
 8008020:	4b50      	ldr	r3, [pc, #320]	@ (8008164 <BMS_SetCellFault+0x214>)
 8008022:	f893 34b0 	ldrb.w	r3, [r3, #1200]	@ 0x4b0
 8008026:	3301      	adds	r3, #1
 8008028:	b2da      	uxtb	r2, r3
 800802a:	4b4e      	ldr	r3, [pc, #312]	@ (8008164 <BMS_SetCellFault+0x214>)
 800802c:	f883 24b0 	strb.w	r2, [r3, #1200]	@ 0x4b0
            }
            break;
 8008030:	e05d      	b.n	80080ee <BMS_SetCellFault+0x19e>

        case FAULT_TYPE_OT:
            if (!cell->ot_active) {
 8008032:	693b      	ldr	r3, [r7, #16]
 8008034:	781b      	ldrb	r3, [r3, #0]
 8008036:	f003 0304 	and.w	r3, r3, #4
 800803a:	b2db      	uxtb	r3, r3
 800803c:	2b00      	cmp	r3, #0
 800803e:	d158      	bne.n	80080f2 <BMS_SetCellFault+0x1a2>
                new_fault = true;
 8008040:	2301      	movs	r3, #1
 8008042:	75fb      	strb	r3, [r7, #23]
                cell->ot_active = 1;
 8008044:	693a      	ldr	r2, [r7, #16]
 8008046:	7813      	ldrb	r3, [r2, #0]
 8008048:	f043 0304 	orr.w	r3, r3, #4
 800804c:	7013      	strb	r3, [r2, #0]
                BMS_Faults.active_faults[FAULT_CATEGORY_TEMP]++;
 800804e:	4b45      	ldr	r3, [pc, #276]	@ (8008164 <BMS_SetCellFault+0x214>)
 8008050:	f893 34b1 	ldrb.w	r3, [r3, #1201]	@ 0x4b1
 8008054:	3301      	adds	r3, #1
 8008056:	b2da      	uxtb	r2, r3
 8008058:	4b42      	ldr	r3, [pc, #264]	@ (8008164 <BMS_SetCellFault+0x214>)
 800805a:	f883 24b1 	strb.w	r2, [r3, #1201]	@ 0x4b1
            }
            break;
 800805e:	e048      	b.n	80080f2 <BMS_SetCellFault+0x1a2>

        case FAULT_TYPE_UT:
        	if (!cell->ut_active) {
 8008060:	693b      	ldr	r3, [r7, #16]
 8008062:	781b      	ldrb	r3, [r3, #0]
 8008064:	f003 0308 	and.w	r3, r3, #8
 8008068:	b2db      	uxtb	r3, r3
 800806a:	2b00      	cmp	r3, #0
 800806c:	d143      	bne.n	80080f6 <BMS_SetCellFault+0x1a6>
        		new_fault = true;
 800806e:	2301      	movs	r3, #1
 8008070:	75fb      	strb	r3, [r7, #23]
        		cell->ut_active = 1;
 8008072:	693a      	ldr	r2, [r7, #16]
 8008074:	7813      	ldrb	r3, [r2, #0]
 8008076:	f043 0308 	orr.w	r3, r3, #8
 800807a:	7013      	strb	r3, [r2, #0]
        		BMS_Faults.active_faults[FAULT_CATEGORY_TEMP]++;
 800807c:	4b39      	ldr	r3, [pc, #228]	@ (8008164 <BMS_SetCellFault+0x214>)
 800807e:	f893 34b1 	ldrb.w	r3, [r3, #1201]	@ 0x4b1
 8008082:	3301      	adds	r3, #1
 8008084:	b2da      	uxtb	r2, r3
 8008086:	4b37      	ldr	r3, [pc, #220]	@ (8008164 <BMS_SetCellFault+0x214>)
 8008088:	f883 24b1 	strb.w	r2, [r3, #1201]	@ 0x4b1
        	}
        	break;
 800808c:	e033      	b.n	80080f6 <BMS_SetCellFault+0x1a6>

        case FAULT_TYPE_DELTA:
        	if (!cell->ov_active) {
 800808e:	693b      	ldr	r3, [r7, #16]
 8008090:	781b      	ldrb	r3, [r3, #0]
 8008092:	f003 0302 	and.w	r3, r3, #2
 8008096:	b2db      	uxtb	r3, r3
 8008098:	2b00      	cmp	r3, #0
 800809a:	d12e      	bne.n	80080fa <BMS_SetCellFault+0x1aa>
        		new_fault = true;
 800809c:	2301      	movs	r3, #1
 800809e:	75fb      	strb	r3, [r7, #23]
        		cell->ov_active = 1;
 80080a0:	693a      	ldr	r2, [r7, #16]
 80080a2:	7813      	ldrb	r3, [r2, #0]
 80080a4:	f043 0302 	orr.w	r3, r3, #2
 80080a8:	7013      	strb	r3, [r2, #0]
        		BMS_Faults.active_faults[FAULT_CATEGORY_VOLTAGE]++;
 80080aa:	4b2e      	ldr	r3, [pc, #184]	@ (8008164 <BMS_SetCellFault+0x214>)
 80080ac:	f893 34b0 	ldrb.w	r3, [r3, #1200]	@ 0x4b0
 80080b0:	3301      	adds	r3, #1
 80080b2:	b2da      	uxtb	r2, r3
 80080b4:	4b2b      	ldr	r3, [pc, #172]	@ (8008164 <BMS_SetCellFault+0x214>)
 80080b6:	f883 24b0 	strb.w	r2, [r3, #1200]	@ 0x4b0
        	}
        	break;
 80080ba:	e01e      	b.n	80080fa <BMS_SetCellFault+0x1aa>

        case FAULT_TYPE_COMM:
        	if (!cell->comm_active) {
 80080bc:	693b      	ldr	r3, [r7, #16]
 80080be:	781b      	ldrb	r3, [r3, #0]
 80080c0:	f003 0310 	and.w	r3, r3, #16
 80080c4:	b2db      	uxtb	r3, r3
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d119      	bne.n	80080fe <BMS_SetCellFault+0x1ae>
        		new_fault = true;
 80080ca:	2301      	movs	r3, #1
 80080cc:	75fb      	strb	r3, [r7, #23]
        		cell->comm_active = 1;
 80080ce:	693a      	ldr	r2, [r7, #16]
 80080d0:	7813      	ldrb	r3, [r2, #0]
 80080d2:	f043 0310 	orr.w	r3, r3, #16
 80080d6:	7013      	strb	r3, [r2, #0]
        		BMS_Faults.active_faults[FAULT_CATEGORY_COMMUNICATION]++;
 80080d8:	4b22      	ldr	r3, [pc, #136]	@ (8008164 <BMS_SetCellFault+0x214>)
 80080da:	f893 34b3 	ldrb.w	r3, [r3, #1203]	@ 0x4b3
 80080de:	3301      	adds	r3, #1
 80080e0:	b2da      	uxtb	r2, r3
 80080e2:	4b20      	ldr	r3, [pc, #128]	@ (8008164 <BMS_SetCellFault+0x214>)
 80080e4:	f883 24b3 	strb.w	r2, [r3, #1203]	@ 0x4b3
        	}
        	break;
 80080e8:	e009      	b.n	80080fe <BMS_SetCellFault+0x1ae>
            break;
 80080ea:	bf00      	nop
 80080ec:	e008      	b.n	8008100 <BMS_SetCellFault+0x1b0>
            break;
 80080ee:	bf00      	nop
 80080f0:	e006      	b.n	8008100 <BMS_SetCellFault+0x1b0>
            break;
 80080f2:	bf00      	nop
 80080f4:	e004      	b.n	8008100 <BMS_SetCellFault+0x1b0>
        	break;
 80080f6:	bf00      	nop
 80080f8:	e002      	b.n	8008100 <BMS_SetCellFault+0x1b0>
        	break;
 80080fa:	bf00      	nop
 80080fc:	e000      	b.n	8008100 <BMS_SetCellFault+0x1b0>
        	break;
 80080fe:	bf00      	nop
    }

    if (new_fault) {
 8008100:	7dfb      	ldrb	r3, [r7, #23]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d02a      	beq.n	800815c <BMS_SetCellFault+0x20c>
        cell->last_fault_time = now;
 8008106:	693b      	ldr	r3, [r7, #16]
 8008108:	68fa      	ldr	r2, [r7, #12]
 800810a:	605a      	str	r2, [r3, #4]
        cell->fault_count++;
 800810c:	693b      	ldr	r3, [r7, #16]
 800810e:	891b      	ldrh	r3, [r3, #8]
 8008110:	3301      	adds	r3, #1
 8008112:	b29a      	uxth	r2, r3
 8008114:	693b      	ldr	r3, [r7, #16]
 8008116:	811a      	strh	r2, [r3, #8]

        if (BMS_Faults.first_fault_time == 0) {
 8008118:	4b12      	ldr	r3, [pc, #72]	@ (8008164 <BMS_SetCellFault+0x214>)
 800811a:	f8d3 34b8 	ldr.w	r3, [r3, #1208]	@ 0x4b8
 800811e:	2b00      	cmp	r3, #0
 8008120:	d103      	bne.n	800812a <BMS_SetCellFault+0x1da>
            BMS_Faults.first_fault_time = now;
 8008122:	4a10      	ldr	r2, [pc, #64]	@ (8008164 <BMS_SetCellFault+0x214>)
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	f8c2 34b8 	str.w	r3, [r2, #1208]	@ 0x4b8
        }

        if (severity > BMS_Faults.highest_severity) {
 800812a:	4b0e      	ldr	r3, [pc, #56]	@ (8008164 <BMS_SetCellFault+0x214>)
 800812c:	f893 34b5 	ldrb.w	r3, [r3, #1205]	@ 0x4b5
 8008130:	793a      	ldrb	r2, [r7, #4]
 8008132:	429a      	cmp	r2, r3
 8008134:	d903      	bls.n	800813e <BMS_SetCellFault+0x1ee>
        	BMS_Faults.highest_severity = severity;
 8008136:	4a0b      	ldr	r2, [pc, #44]	@ (8008164 <BMS_SetCellFault+0x214>)
 8008138:	793b      	ldrb	r3, [r7, #4]
 800813a:	f882 34b5 	strb.w	r3, [r2, #1205]	@ 0x4b5
        }

        BMS_Faults.system_fault_active = true;
 800813e:	4b09      	ldr	r3, [pc, #36]	@ (8008164 <BMS_SetCellFault+0x214>)
 8008140:	2201      	movs	r2, #1
 8008142:	f883 24b6 	strb.w	r2, [r3, #1206]	@ 0x4b6

        #if PRINT_ON
        printf("FAULT: IC%d Cell%d Type:%d Sev:%d\n",
 8008146:	79f9      	ldrb	r1, [r7, #7]
 8008148:	79ba      	ldrb	r2, [r7, #6]
 800814a:	7978      	ldrb	r0, [r7, #5]
 800814c:	793b      	ldrb	r3, [r7, #4]
 800814e:	9300      	str	r3, [sp, #0]
 8008150:	4603      	mov	r3, r0
 8008152:	4805      	ldr	r0, [pc, #20]	@ (8008168 <BMS_SetCellFault+0x218>)
 8008154:	f00b fbb0 	bl	80138b8 <iprintf>
 8008158:	e000      	b.n	800815c <BMS_SetCellFault+0x20c>
    if (ic_num >= 10 || cell_num >= 16) return;
 800815a:	bf00      	nop
        		ic_num, cell_num, fault_type, severity);
        #endif
    }
}
 800815c:	371c      	adds	r7, #28
 800815e:	46bd      	mov	sp, r7
 8008160:	bd90      	pop	{r4, r7, pc}
 8008162:	bf00      	nop
 8008164:	20001cd4 	.word	0x20001cd4
 8008168:	0801724c 	.word	0x0801724c

0800816c <BMS_ClearCellFault>:

/**
 * @brief Clear a specific fault for a cell
 */
void BMS_ClearCellFault(uint8_t ic_num, uint8_t cell_num, uint8_t fault_type) {
 800816c:	b580      	push	{r7, lr}
 800816e:	b086      	sub	sp, #24
 8008170:	af00      	add	r7, sp, #0
 8008172:	4603      	mov	r3, r0
 8008174:	71fb      	strb	r3, [r7, #7]
 8008176:	460b      	mov	r3, r1
 8008178:	71bb      	strb	r3, [r7, #6]
 800817a:	4613      	mov	r3, r2
 800817c:	717b      	strb	r3, [r7, #5]
    if (ic_num >= 5 || cell_num >= 20) return;
 800817e:	79fb      	ldrb	r3, [r7, #7]
 8008180:	2b04      	cmp	r3, #4
 8008182:	f200 80d0 	bhi.w	8008326 <BMS_ClearCellFault+0x1ba>
 8008186:	79bb      	ldrb	r3, [r7, #6]
 8008188:	2b13      	cmp	r3, #19
 800818a:	f200 80cc 	bhi.w	8008326 <BMS_ClearCellFault+0x1ba>

    uint8_t cell_idx = (ic_num * 20) + cell_num;
 800818e:	79fb      	ldrb	r3, [r7, #7]
 8008190:	461a      	mov	r2, r3
 8008192:	0092      	lsls	r2, r2, #2
 8008194:	4413      	add	r3, r2
 8008196:	009b      	lsls	r3, r3, #2
 8008198:	b2da      	uxtb	r2, r3
 800819a:	79bb      	ldrb	r3, [r7, #6]
 800819c:	4413      	add	r3, r2
 800819e:	73fb      	strb	r3, [r7, #15]
    CellFaultStatus_t *cell = &BMS_Faults.cell_status[cell_idx];
 80081a0:	7bfa      	ldrb	r2, [r7, #15]
 80081a2:	4613      	mov	r3, r2
 80081a4:	005b      	lsls	r3, r3, #1
 80081a6:	4413      	add	r3, r2
 80081a8:	009b      	lsls	r3, r3, #2
 80081aa:	4a61      	ldr	r2, [pc, #388]	@ (8008330 <BMS_ClearCellFault+0x1c4>)
 80081ac:	4413      	add	r3, r2
 80081ae:	60bb      	str	r3, [r7, #8]

    bool fault_cleared = false;
 80081b0:	2300      	movs	r3, #0
 80081b2:	75fb      	strb	r3, [r7, #23]

    switch (fault_type) {
 80081b4:	797b      	ldrb	r3, [r7, #5]
 80081b6:	3b01      	subs	r3, #1
 80081b8:	2b05      	cmp	r3, #5
 80081ba:	f200 808b 	bhi.w	80082d4 <BMS_ClearCellFault+0x168>
 80081be:	a201      	add	r2, pc, #4	@ (adr r2, 80081c4 <BMS_ClearCellFault+0x58>)
 80081c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081c4:	080081dd 	.word	0x080081dd
 80081c8:	0800820b 	.word	0x0800820b
 80081cc:	08008239 	.word	0x08008239
 80081d0:	08008267 	.word	0x08008267
 80081d4:	080082d5 	.word	0x080082d5
 80081d8:	08008295 	.word	0x08008295
        case FAULT_TYPE_UV:
            if (cell->uv_active) {
 80081dc:	68bb      	ldr	r3, [r7, #8]
 80081de:	781b      	ldrb	r3, [r3, #0]
 80081e0:	f003 0301 	and.w	r3, r3, #1
 80081e4:	b2db      	uxtb	r3, r3
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d06b      	beq.n	80082c2 <BMS_ClearCellFault+0x156>
                cell->uv_active = 0;
 80081ea:	68ba      	ldr	r2, [r7, #8]
 80081ec:	7813      	ldrb	r3, [r2, #0]
 80081ee:	f023 0301 	bic.w	r3, r3, #1
 80081f2:	7013      	strb	r3, [r2, #0]
                BMS_Faults.active_faults[FAULT_CATEGORY_VOLTAGE]--;
 80081f4:	4b4e      	ldr	r3, [pc, #312]	@ (8008330 <BMS_ClearCellFault+0x1c4>)
 80081f6:	f893 34b0 	ldrb.w	r3, [r3, #1200]	@ 0x4b0
 80081fa:	3b01      	subs	r3, #1
 80081fc:	b2da      	uxtb	r2, r3
 80081fe:	4b4c      	ldr	r3, [pc, #304]	@ (8008330 <BMS_ClearCellFault+0x1c4>)
 8008200:	f883 24b0 	strb.w	r2, [r3, #1200]	@ 0x4b0
                fault_cleared = true;
 8008204:	2301      	movs	r3, #1
 8008206:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8008208:	e05b      	b.n	80082c2 <BMS_ClearCellFault+0x156>

        case FAULT_TYPE_OV:
            if (cell->ov_active) {
 800820a:	68bb      	ldr	r3, [r7, #8]
 800820c:	781b      	ldrb	r3, [r3, #0]
 800820e:	f003 0302 	and.w	r3, r3, #2
 8008212:	b2db      	uxtb	r3, r3
 8008214:	2b00      	cmp	r3, #0
 8008216:	d056      	beq.n	80082c6 <BMS_ClearCellFault+0x15a>
                cell->ov_active = 0;
 8008218:	68ba      	ldr	r2, [r7, #8]
 800821a:	7813      	ldrb	r3, [r2, #0]
 800821c:	f023 0302 	bic.w	r3, r3, #2
 8008220:	7013      	strb	r3, [r2, #0]
                BMS_Faults.active_faults[FAULT_CATEGORY_VOLTAGE]--;
 8008222:	4b43      	ldr	r3, [pc, #268]	@ (8008330 <BMS_ClearCellFault+0x1c4>)
 8008224:	f893 34b0 	ldrb.w	r3, [r3, #1200]	@ 0x4b0
 8008228:	3b01      	subs	r3, #1
 800822a:	b2da      	uxtb	r2, r3
 800822c:	4b40      	ldr	r3, [pc, #256]	@ (8008330 <BMS_ClearCellFault+0x1c4>)
 800822e:	f883 24b0 	strb.w	r2, [r3, #1200]	@ 0x4b0
                fault_cleared = true;
 8008232:	2301      	movs	r3, #1
 8008234:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8008236:	e046      	b.n	80082c6 <BMS_ClearCellFault+0x15a>

        case FAULT_TYPE_OT:
            if (cell->ot_active) {
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	781b      	ldrb	r3, [r3, #0]
 800823c:	f003 0304 	and.w	r3, r3, #4
 8008240:	b2db      	uxtb	r3, r3
 8008242:	2b00      	cmp	r3, #0
 8008244:	d041      	beq.n	80082ca <BMS_ClearCellFault+0x15e>
                cell->ot_active = 0;
 8008246:	68ba      	ldr	r2, [r7, #8]
 8008248:	7813      	ldrb	r3, [r2, #0]
 800824a:	f023 0304 	bic.w	r3, r3, #4
 800824e:	7013      	strb	r3, [r2, #0]
                BMS_Faults.active_faults[FAULT_CATEGORY_TEMP]--;
 8008250:	4b37      	ldr	r3, [pc, #220]	@ (8008330 <BMS_ClearCellFault+0x1c4>)
 8008252:	f893 34b1 	ldrb.w	r3, [r3, #1201]	@ 0x4b1
 8008256:	3b01      	subs	r3, #1
 8008258:	b2da      	uxtb	r2, r3
 800825a:	4b35      	ldr	r3, [pc, #212]	@ (8008330 <BMS_ClearCellFault+0x1c4>)
 800825c:	f883 24b1 	strb.w	r2, [r3, #1201]	@ 0x4b1
                fault_cleared = true;
 8008260:	2301      	movs	r3, #1
 8008262:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8008264:	e031      	b.n	80082ca <BMS_ClearCellFault+0x15e>

        case FAULT_TYPE_UT:
        	if (cell->ut_active) {
 8008266:	68bb      	ldr	r3, [r7, #8]
 8008268:	781b      	ldrb	r3, [r3, #0]
 800826a:	f003 0308 	and.w	r3, r3, #8
 800826e:	b2db      	uxtb	r3, r3
 8008270:	2b00      	cmp	r3, #0
 8008272:	d02c      	beq.n	80082ce <BMS_ClearCellFault+0x162>
        		cell->ut_active = 0;
 8008274:	68ba      	ldr	r2, [r7, #8]
 8008276:	7813      	ldrb	r3, [r2, #0]
 8008278:	f023 0308 	bic.w	r3, r3, #8
 800827c:	7013      	strb	r3, [r2, #0]
        		BMS_Faults.active_faults[FAULT_CATEGORY_TEMP]--;
 800827e:	4b2c      	ldr	r3, [pc, #176]	@ (8008330 <BMS_ClearCellFault+0x1c4>)
 8008280:	f893 34b1 	ldrb.w	r3, [r3, #1201]	@ 0x4b1
 8008284:	3b01      	subs	r3, #1
 8008286:	b2da      	uxtb	r2, r3
 8008288:	4b29      	ldr	r3, [pc, #164]	@ (8008330 <BMS_ClearCellFault+0x1c4>)
 800828a:	f883 24b1 	strb.w	r2, [r3, #1201]	@ 0x4b1
        		fault_cleared = true;
 800828e:	2301      	movs	r3, #1
 8008290:	75fb      	strb	r3, [r7, #23]
        	}
        	break;
 8008292:	e01c      	b.n	80082ce <BMS_ClearCellFault+0x162>

        case FAULT_TYPE_COMM:
        	if (cell->comm_active) {
 8008294:	68bb      	ldr	r3, [r7, #8]
 8008296:	781b      	ldrb	r3, [r3, #0]
 8008298:	f003 0310 	and.w	r3, r3, #16
 800829c:	b2db      	uxtb	r3, r3
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d017      	beq.n	80082d2 <BMS_ClearCellFault+0x166>
        		cell->comm_active = 0;
 80082a2:	68ba      	ldr	r2, [r7, #8]
 80082a4:	7813      	ldrb	r3, [r2, #0]
 80082a6:	f023 0310 	bic.w	r3, r3, #16
 80082aa:	7013      	strb	r3, [r2, #0]
        		BMS_Faults.active_faults[FAULT_CATEGORY_COMMUNICATION]--;
 80082ac:	4b20      	ldr	r3, [pc, #128]	@ (8008330 <BMS_ClearCellFault+0x1c4>)
 80082ae:	f893 34b3 	ldrb.w	r3, [r3, #1203]	@ 0x4b3
 80082b2:	3b01      	subs	r3, #1
 80082b4:	b2da      	uxtb	r2, r3
 80082b6:	4b1e      	ldr	r3, [pc, #120]	@ (8008330 <BMS_ClearCellFault+0x1c4>)
 80082b8:	f883 24b3 	strb.w	r2, [r3, #1203]	@ 0x4b3
        		fault_cleared = true;
 80082bc:	2301      	movs	r3, #1
 80082be:	75fb      	strb	r3, [r7, #23]
        	}
        	break;
 80082c0:	e007      	b.n	80082d2 <BMS_ClearCellFault+0x166>
            break;
 80082c2:	bf00      	nop
 80082c4:	e006      	b.n	80082d4 <BMS_ClearCellFault+0x168>
            break;
 80082c6:	bf00      	nop
 80082c8:	e004      	b.n	80082d4 <BMS_ClearCellFault+0x168>
            break;
 80082ca:	bf00      	nop
 80082cc:	e002      	b.n	80082d4 <BMS_ClearCellFault+0x168>
        	break;
 80082ce:	bf00      	nop
 80082d0:	e000      	b.n	80082d4 <BMS_ClearCellFault+0x168>
        	break;
 80082d2:	bf00      	nop
    }

    if (fault_cleared) {
 80082d4:	7dfb      	ldrb	r3, [r7, #23]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d026      	beq.n	8008328 <BMS_ClearCellFault+0x1bc>
        BMS_Faults.last_fault_clear_time = HAL_GetTick();
 80082da:	f002 fc73 	bl	800abc4 <HAL_GetTick>
 80082de:	4603      	mov	r3, r0
 80082e0:	4a13      	ldr	r2, [pc, #76]	@ (8008330 <BMS_ClearCellFault+0x1c4>)
 80082e2:	f8c2 34bc 	str.w	r3, [r2, #1212]	@ 0x4bc

        // Check if all faults cleared
        uint8_t total_faults = 0;
 80082e6:	2300      	movs	r3, #0
 80082e8:	75bb      	strb	r3, [r7, #22]
        for (int i = 0; i < FAULT_CATEGORY_COUNT; i++) {
 80082ea:	2300      	movs	r3, #0
 80082ec:	613b      	str	r3, [r7, #16]
 80082ee:	e00b      	b.n	8008308 <BMS_ClearCellFault+0x19c>
            total_faults += BMS_Faults.active_faults[i];
 80082f0:	4a0f      	ldr	r2, [pc, #60]	@ (8008330 <BMS_ClearCellFault+0x1c4>)
 80082f2:	693b      	ldr	r3, [r7, #16]
 80082f4:	4413      	add	r3, r2
 80082f6:	f503 6396 	add.w	r3, r3, #1200	@ 0x4b0
 80082fa:	781a      	ldrb	r2, [r3, #0]
 80082fc:	7dbb      	ldrb	r3, [r7, #22]
 80082fe:	4413      	add	r3, r2
 8008300:	75bb      	strb	r3, [r7, #22]
        for (int i = 0; i < FAULT_CATEGORY_COUNT; i++) {
 8008302:	693b      	ldr	r3, [r7, #16]
 8008304:	3301      	adds	r3, #1
 8008306:	613b      	str	r3, [r7, #16]
 8008308:	693b      	ldr	r3, [r7, #16]
 800830a:	2b04      	cmp	r3, #4
 800830c:	ddf0      	ble.n	80082f0 <BMS_ClearCellFault+0x184>
        }

        if (total_faults == 0) {
 800830e:	7dbb      	ldrb	r3, [r7, #22]
 8008310:	2b00      	cmp	r3, #0
 8008312:	d109      	bne.n	8008328 <BMS_ClearCellFault+0x1bc>
            BMS_Faults.system_fault_active = false;
 8008314:	4b06      	ldr	r3, [pc, #24]	@ (8008330 <BMS_ClearCellFault+0x1c4>)
 8008316:	2200      	movs	r2, #0
 8008318:	f883 24b6 	strb.w	r2, [r3, #1206]	@ 0x4b6
            BMS_Faults.highest_severity = FAULT_SEVERITY_WARNING;
 800831c:	4b04      	ldr	r3, [pc, #16]	@ (8008330 <BMS_ClearCellFault+0x1c4>)
 800831e:	2200      	movs	r2, #0
 8008320:	f883 24b5 	strb.w	r2, [r3, #1205]	@ 0x4b5
 8008324:	e000      	b.n	8008328 <BMS_ClearCellFault+0x1bc>
    if (ic_num >= 5 || cell_num >= 20) return;
 8008326:	bf00      	nop
        }
    }
}
 8008328:	3718      	adds	r7, #24
 800832a:	46bd      	mov	sp, r7
 800832c:	bd80      	pop	{r7, pc}
 800832e:	bf00      	nop
 8008330:	20001cd4 	.word	0x20001cd4

08008334 <BMS_GetFaultCount>:

/**
 * @brief Get fault count for specific category
 */
uint8_t BMS_GetFaultCount(FaultCategory_t category) {
 8008334:	b480      	push	{r7}
 8008336:	b083      	sub	sp, #12
 8008338:	af00      	add	r7, sp, #0
 800833a:	4603      	mov	r3, r0
 800833c:	71fb      	strb	r3, [r7, #7]
    if (category < FAULT_CATEGORY_COUNT) {
 800833e:	79fb      	ldrb	r3, [r7, #7]
 8008340:	2b04      	cmp	r3, #4
 8008342:	d805      	bhi.n	8008350 <BMS_GetFaultCount+0x1c>
        return BMS_Faults.active_faults[category];
 8008344:	79fb      	ldrb	r3, [r7, #7]
 8008346:	4a06      	ldr	r2, [pc, #24]	@ (8008360 <BMS_GetFaultCount+0x2c>)
 8008348:	4413      	add	r3, r2
 800834a:	f893 34b0 	ldrb.w	r3, [r3, #1200]	@ 0x4b0
 800834e:	e000      	b.n	8008352 <BMS_GetFaultCount+0x1e>
    }
    return 0;
 8008350:	2300      	movs	r3, #0
}
 8008352:	4618      	mov	r0, r3
 8008354:	370c      	adds	r7, #12
 8008356:	46bd      	mov	sp, r7
 8008358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835c:	4770      	bx	lr
 800835e:	bf00      	nop
 8008360:	20001cd4 	.word	0x20001cd4

08008364 <BMS_HasActiveFaults>:

/**
 * @brief Get system fault status for precharge integration
 */
bool BMS_HasActiveFaults(void) {
 8008364:	b480      	push	{r7}
 8008366:	af00      	add	r7, sp, #0
    return BMS_Faults.system_fault_active;
 8008368:	4b03      	ldr	r3, [pc, #12]	@ (8008378 <BMS_HasActiveFaults+0x14>)
 800836a:	f893 34b6 	ldrb.w	r3, [r3, #1206]	@ 0x4b6
}
 800836e:	4618      	mov	r0, r3
 8008370:	46bd      	mov	sp, r7
 8008372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008376:	4770      	bx	lr
 8008378:	20001cd4 	.word	0x20001cd4

0800837c <populateIC>:
    }
    if (count % 4 != 0) printf("\n");
}


void populateIC(cell_asic *IC, uint8_t tIC) {
 800837c:	b580      	push	{r7, lr}
 800837e:	b086      	sub	sp, #24
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
 8008384:	460b      	mov	r3, r1
 8008386:	70fb      	strb	r3, [r7, #3]
	uint32_t start_time = HAL_GetTick();
 8008388:	f002 fc1c 	bl	800abc4 <HAL_GetTick>
 800838c:	6178      	str	r0, [r7, #20]
	adBms6830_start_adc_cell_voltage_measurment(tIC);
 800838e:	78fb      	ldrb	r3, [r7, #3]
 8008390:	4618      	mov	r0, r3
 8008392:	f7fe fd2b 	bl	8006dec <adBms6830_start_adc_cell_voltage_measurment>
	if (PRINT_ON) printf("time to read once: %lu", (unsigned long) (HAL_GetTick() - start_time));
 8008396:	f002 fc15 	bl	800abc4 <HAL_GetTick>
 800839a:	4602      	mov	r2, r0
 800839c:	697b      	ldr	r3, [r7, #20]
 800839e:	1ad3      	subs	r3, r2, r3
 80083a0:	4619      	mov	r1, r3
 80083a2:	483c      	ldr	r0, [pc, #240]	@ (8008494 <populateIC+0x118>)
 80083a4:	f00b fa88 	bl	80138b8 <iprintf>

	Delay_ms(8); // ADCs are updated at their conversion rate is 8ms
 80083a8:	2008      	movs	r0, #8
 80083aa:	f7fe ff53 	bl	8007254 <Delay_ms>
	start_time = HAL_GetTick();
 80083ae:	f002 fc09 	bl	800abc4 <HAL_GetTick>
 80083b2:	6178      	str	r0, [r7, #20]
	adBms6830_read_cell_voltages(tIC, &IC[0]);
 80083b4:	78fb      	ldrb	r3, [r7, #3]
 80083b6:	6879      	ldr	r1, [r7, #4]
 80083b8:	4618      	mov	r0, r3
 80083ba:	f7fe fd2d 	bl	8006e18 <adBms6830_read_cell_voltages>
	if (PRINT_ON) printf("time to read once: %lu", (unsigned long) (HAL_GetTick() - start_time));
 80083be:	f002 fc01 	bl	800abc4 <HAL_GetTick>
 80083c2:	4602      	mov	r2, r0
 80083c4:	697b      	ldr	r3, [r7, #20]
 80083c6:	1ad3      	subs	r3, r2, r3
 80083c8:	4619      	mov	r1, r3
 80083ca:	4832      	ldr	r0, [pc, #200]	@ (8008494 <populateIC+0x118>)
 80083cc:	f00b fa74 	bl	80138b8 <iprintf>

	user_adBms6830_cellVoltageFaults(tIC, &IC[0]);
 80083d0:	78fb      	ldrb	r3, [r7, #3]
 80083d2:	6879      	ldr	r1, [r7, #4]
 80083d4:	4618      	mov	r0, r3
 80083d6:	f000 f865 	bl	80084a4 <user_adBms6830_cellVoltageFaults>
	int c_fault = BMS_GetFaultCount(FAULT_CATEGORY_VOLTAGE);
 80083da:	2000      	movs	r0, #0
 80083dc:	f7ff ffaa 	bl	8008334 <BMS_GetFaultCount>
 80083e0:	4603      	mov	r3, r0
 80083e2:	613b      	str	r3, [r7, #16]
	if (c_fault > 0) {
 80083e4:	693b      	ldr	r3, [r7, #16]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	dd02      	ble.n	80083f0 <populateIC+0x74>
		cell_fault = CELL_VOLTAGE_FAULT;
 80083ea:	2204      	movs	r2, #4
 80083ec:	4b2a      	ldr	r3, [pc, #168]	@ (8008498 <populateIC+0x11c>)
 80083ee:	701a      	strb	r2, [r3, #0]
	}
	Delay_ms(8);
 80083f0:	2008      	movs	r0, #8
 80083f2:	f7fe ff2f 	bl	8007254 <Delay_ms>
	start_time = HAL_GetTick();
 80083f6:	f002 fbe5 	bl	800abc4 <HAL_GetTick>
 80083fa:	6178      	str	r0, [r7, #20]
	adBms6830_start_aux_voltage_measurment(tIC, &IC[0]);
 80083fc:	78fb      	ldrb	r3, [r7, #3]
 80083fe:	6879      	ldr	r1, [r7, #4]
 8008400:	4618      	mov	r0, r3
 8008402:	f7fe fd5f 	bl	8006ec4 <adBms6830_start_aux_voltage_measurment>
	if (PRINT_ON) printf("time to read once: %lu", (unsigned long) (HAL_GetTick() - start_time));
 8008406:	f002 fbdd 	bl	800abc4 <HAL_GetTick>
 800840a:	4602      	mov	r2, r0
 800840c:	697b      	ldr	r3, [r7, #20]
 800840e:	1ad3      	subs	r3, r2, r3
 8008410:	4619      	mov	r1, r3
 8008412:	4820      	ldr	r0, [pc, #128]	@ (8008494 <populateIC+0x118>)
 8008414:	f00b fa50 	bl	80138b8 <iprintf>

	Delay_ms(8); // ADCs are updated at their conversion rate is 8ms
 8008418:	2008      	movs	r0, #8
 800841a:	f7fe ff1b 	bl	8007254 <Delay_ms>
	start_time = HAL_GetTick();
 800841e:	f002 fbd1 	bl	800abc4 <HAL_GetTick>
 8008422:	6178      	str	r0, [r7, #20]

	adBms6830_read_aux_voltages(tIC, &IC[0]);
 8008424:	78fb      	ldrb	r3, [r7, #3]
 8008426:	6879      	ldr	r1, [r7, #4]
 8008428:	4618      	mov	r0, r3
 800842a:	f7fe fd8b 	bl	8006f44 <adBms6830_read_aux_voltages>
	if (PRINT_ON) printf("time to read once: %lu", (unsigned long) (HAL_GetTick() - start_time));
 800842e:	f002 fbc9 	bl	800abc4 <HAL_GetTick>
 8008432:	4602      	mov	r2, r0
 8008434:	697b      	ldr	r3, [r7, #20]
 8008436:	1ad3      	subs	r3, r2, r3
 8008438:	4619      	mov	r1, r3
 800843a:	4816      	ldr	r0, [pc, #88]	@ (8008494 <populateIC+0x118>)
 800843c:	f00b fa3c 	bl	80138b8 <iprintf>

	user_adBms6830_tempFault(tIC, &IC[0]);
 8008440:	78fb      	ldrb	r3, [r7, #3]
 8008442:	6879      	ldr	r1, [r7, #4]
 8008444:	4618      	mov	r0, r3
 8008446:	f000 fa1b 	bl	8008880 <user_adBms6830_tempFault>
	int t_fault = BMS_GetFaultCount(FAULT_CATEGORY_TEMP);
 800844a:	2001      	movs	r0, #1
 800844c:	f7ff ff72 	bl	8008334 <BMS_GetFaultCount>
 8008450:	4603      	mov	r3, r0
 8008452:	60fb      	str	r3, [r7, #12]
	if (t_fault >= 1) {
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	2b00      	cmp	r3, #0
 8008458:	dd02      	ble.n	8008460 <populateIC+0xe4>
		temp_fault = CELL_TEMP_FAULT;
 800845a:	2203      	movs	r2, #3
 800845c:	4b0f      	ldr	r3, [pc, #60]	@ (800849c <populateIC+0x120>)
 800845e:	701a      	strb	r2, [r3, #0]
	}

	start_time = HAL_GetTick();
 8008460:	f002 fbb0 	bl	800abc4 <HAL_GetTick>
 8008464:	6178      	str	r0, [r7, #20]
	// Current sensor data + fault
	uint8_t current_fault = getCurrentSensorData();
 8008466:	f000 fbf3 	bl	8008c50 <getCurrentSensorData>
 800846a:	4603      	mov	r3, r0
 800846c:	72fb      	strb	r3, [r7, #11]
	if (current_fault > 0) {
 800846e:	7afb      	ldrb	r3, [r7, #11]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d002      	beq.n	800847a <populateIC+0xfe>
		current_sensor_fault = CURRENT_SENSOR_FAULT;
 8008474:	2205      	movs	r2, #5
 8008476:	4b0a      	ldr	r3, [pc, #40]	@ (80084a0 <populateIC+0x124>)
 8008478:	701a      	strb	r2, [r3, #0]
		// printf("Current sensor fault detected\n");
	}
	if (PRINT_ON) printf("time to read once: %lu", (unsigned long) (HAL_GetTick() - start_time));
 800847a:	f002 fba3 	bl	800abc4 <HAL_GetTick>
 800847e:	4602      	mov	r2, r0
 8008480:	697b      	ldr	r3, [r7, #20]
 8008482:	1ad3      	subs	r3, r2, r3
 8008484:	4619      	mov	r1, r3
 8008486:	4803      	ldr	r0, [pc, #12]	@ (8008494 <populateIC+0x118>)
 8008488:	f00b fa16 	bl	80138b8 <iprintf>
}
 800848c:	bf00      	nop
 800848e:	3718      	adds	r7, #24
 8008490:	46bd      	mov	sp, r7
 8008492:	bd80      	pop	{r7, pc}
 8008494:	080172b8 	.word	0x080172b8
 8008498:	20001c7c 	.word	0x20001c7c
 800849c:	20001c7d 	.word	0x20001c7d
 80084a0:	20001c7e 	.word	0x20001c7e

080084a4 <user_adBms6830_cellVoltageFaults>:

int user_adBms6830_cellVoltageFaults(uint8_t tIC, cell_asic *IC) {
 80084a4:	b5b0      	push	{r4, r5, r7, lr}
 80084a6:	b08e      	sub	sp, #56	@ 0x38
 80084a8:	af02      	add	r7, sp, #8
 80084aa:	4603      	mov	r3, r0
 80084ac:	6039      	str	r1, [r7, #0]
 80084ae:	71fb      	strb	r3, [r7, #7]
	int total_faults = 0;
 80084b0:	2300      	movs	r3, #0
 80084b2:	62fb      	str	r3, [r7, #44]	@ 0x2c

//	adBmsWakeupIc(tIC);
//	adBmsReadData(tIC, &IC[0], RDSTATD, Status, D);

	lowest_cell = 100.0;
 80084b4:	4b9c      	ldr	r3, [pc, #624]	@ (8008728 <user_adBms6830_cellVoltageFaults+0x284>)
 80084b6:	4a9d      	ldr	r2, [pc, #628]	@ (800872c <user_adBms6830_cellVoltageFaults+0x288>)
 80084b8:	601a      	str	r2, [r3, #0]
	int lowest_cell_ind = 0;
 80084ba:	2300      	movs	r3, #0
 80084bc:	62bb      	str	r3, [r7, #40]	@ 0x28

	highest_cell = 0.0;
 80084be:	4b9c      	ldr	r3, [pc, #624]	@ (8008730 <user_adBms6830_cellVoltageFaults+0x28c>)
 80084c0:	f04f 0200 	mov.w	r2, #0
 80084c4:	601a      	str	r2, [r3, #0]
	int highest_cell_ind = 0;
 80084c6:	2300      	movs	r3, #0
 80084c8:	627b      	str	r3, [r7, #36]	@ 0x24

	float sum = 0.0;
 80084ca:	f04f 0300 	mov.w	r3, #0
 80084ce:	623b      	str	r3, [r7, #32]
	int cell_total = 0;
 80084d0:	2300      	movs	r3, #0
 80084d2:	61fb      	str	r3, [r7, #28]
	for (uint8_t ic = 0; ic < tIC; ic++) {
 80084d4:	2300      	movs	r3, #0
 80084d6:	76fb      	strb	r3, [r7, #27]
 80084d8:	e114      	b.n	8008704 <user_adBms6830_cellVoltageFaults+0x260>
		uint16_t ov_flags = 0;
 80084da:	2300      	movs	r3, #0
 80084dc:	833b      	strh	r3, [r7, #24]
		uint16_t uv_flags = 0;
 80084de:	2300      	movs	r3, #0
 80084e0:	82fb      	strh	r3, [r7, #22]
		float voltage;
		for (uint8_t cell_num = 0; cell_num < NUM_CELLS_PER_IC; cell_num++) {
 80084e2:	2300      	movs	r3, #0
 80084e4:	73fb      	strb	r3, [r7, #15]
 80084e6:	e0f7      	b.n	80086d8 <user_adBms6830_cellVoltageFaults+0x234>
			voltage = getVoltage(IC[ic].cell.c_codes[cell_num]);
 80084e8:	7efb      	ldrb	r3, [r7, #27]
 80084ea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80084ee:	fb02 f303 	mul.w	r3, r2, r3
 80084f2:	683a      	ldr	r2, [r7, #0]
 80084f4:	4413      	add	r3, r2
 80084f6:	7bfa      	ldrb	r2, [r7, #15]
 80084f8:	3210      	adds	r2, #16
 80084fa:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 80084fe:	b29b      	uxth	r3, r3
 8008500:	4618      	mov	r0, r3
 8008502:	f7ff f941 	bl	8007788 <getVoltage>
 8008506:	ed87 0a04 	vstr	s0, [r7, #16]

			if (current_sensor_fault == 0) {
 800850a:	4b8a      	ldr	r3, [pc, #552]	@ (8008734 <user_adBms6830_cellVoltageFaults+0x290>)
 800850c:	781b      	ldrb	r3, [r3, #0]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d128      	bne.n	8008564 <user_adBms6830_cellVoltageFaults+0xc0>
				if (accy_status == READY_POWER) {
 8008512:	2301      	movs	r3, #1
 8008514:	461a      	mov	r2, r3
 8008516:	4b88      	ldr	r3, [pc, #544]	@ (8008738 <user_adBms6830_cellVoltageFaults+0x294>)
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	429a      	cmp	r2, r3
 800851c:	d10e      	bne.n	800853c <user_adBms6830_cellVoltageFaults+0x98>
					voltage += (current * cell_resistance);
 800851e:	4b87      	ldr	r3, [pc, #540]	@ (800873c <user_adBms6830_cellVoltageFaults+0x298>)
 8008520:	ed93 7a00 	vldr	s14, [r3]
 8008524:	4b86      	ldr	r3, [pc, #536]	@ (8008740 <user_adBms6830_cellVoltageFaults+0x29c>)
 8008526:	edd3 7a00 	vldr	s15, [r3]
 800852a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800852e:	ed97 7a04 	vldr	s14, [r7, #16]
 8008532:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008536:	edc7 7a04 	vstr	s15, [r7, #16]
 800853a:	e013      	b.n	8008564 <user_adBms6830_cellVoltageFaults+0xc0>
				} else if (accy_status == CHARGE_POWER) {
 800853c:	2302      	movs	r3, #2
 800853e:	461a      	mov	r2, r3
 8008540:	4b7d      	ldr	r3, [pc, #500]	@ (8008738 <user_adBms6830_cellVoltageFaults+0x294>)
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	429a      	cmp	r2, r3
 8008546:	d10d      	bne.n	8008564 <user_adBms6830_cellVoltageFaults+0xc0>
					voltage -= (current * cell_resistance);
 8008548:	4b7c      	ldr	r3, [pc, #496]	@ (800873c <user_adBms6830_cellVoltageFaults+0x298>)
 800854a:	ed93 7a00 	vldr	s14, [r3]
 800854e:	4b7c      	ldr	r3, [pc, #496]	@ (8008740 <user_adBms6830_cellVoltageFaults+0x29c>)
 8008550:	edd3 7a00 	vldr	s15, [r3]
 8008554:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008558:	ed97 7a04 	vldr	s14, [r7, #16]
 800855c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008560:	edc7 7a04 	vstr	s15, [r7, #16]
				}
			}

			if (voltage < lowest_cell) {
 8008564:	4b70      	ldr	r3, [pc, #448]	@ (8008728 <user_adBms6830_cellVoltageFaults+0x284>)
 8008566:	edd3 7a00 	vldr	s15, [r3]
 800856a:	ed97 7a04 	vldr	s14, [r7, #16]
 800856e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008572:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008576:	d50d      	bpl.n	8008594 <user_adBms6830_cellVoltageFaults+0xf0>
				lowest_cell = voltage;
 8008578:	4a6b      	ldr	r2, [pc, #428]	@ (8008728 <user_adBms6830_cellVoltageFaults+0x284>)
 800857a:	693b      	ldr	r3, [r7, #16]
 800857c:	6013      	str	r3, [r2, #0]
				lowest_cell_ind = tIC*ic + cell_num*NUM_CELLS_PER_IC;
 800857e:	79fb      	ldrb	r3, [r7, #7]
 8008580:	7efa      	ldrb	r2, [r7, #27]
 8008582:	fb02 f103 	mul.w	r1, r2, r3
 8008586:	7bfa      	ldrb	r2, [r7, #15]
 8008588:	4613      	mov	r3, r2
 800858a:	009b      	lsls	r3, r3, #2
 800858c:	4413      	add	r3, r2
 800858e:	005b      	lsls	r3, r3, #1
 8008590:	440b      	add	r3, r1
 8008592:	62bb      	str	r3, [r7, #40]	@ 0x28
			}
			if (voltage > highest_cell) {
 8008594:	4b66      	ldr	r3, [pc, #408]	@ (8008730 <user_adBms6830_cellVoltageFaults+0x28c>)
 8008596:	edd3 7a00 	vldr	s15, [r3]
 800859a:	ed97 7a04 	vldr	s14, [r7, #16]
 800859e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80085a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085a6:	dd0d      	ble.n	80085c4 <user_adBms6830_cellVoltageFaults+0x120>
				highest_cell = voltage;
 80085a8:	4a61      	ldr	r2, [pc, #388]	@ (8008730 <user_adBms6830_cellVoltageFaults+0x28c>)
 80085aa:	693b      	ldr	r3, [r7, #16]
 80085ac:	6013      	str	r3, [r2, #0]
				highest_cell_ind = tIC*ic + cell_num*NUM_CELLS_PER_IC;
 80085ae:	79fb      	ldrb	r3, [r7, #7]
 80085b0:	7efa      	ldrb	r2, [r7, #27]
 80085b2:	fb02 f103 	mul.w	r1, r2, r3
 80085b6:	7bfa      	ldrb	r2, [r7, #15]
 80085b8:	4613      	mov	r3, r2
 80085ba:	009b      	lsls	r3, r3, #2
 80085bc:	4413      	add	r3, r2
 80085be:	005b      	lsls	r3, r3, #1
 80085c0:	440b      	add	r3, r1
 80085c2:	627b      	str	r3, [r7, #36]	@ 0x24
			}
			sum += voltage;
 80085c4:	ed97 7a08 	vldr	s14, [r7, #32]
 80085c8:	edd7 7a04 	vldr	s15, [r7, #16]
 80085cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80085d0:	edc7 7a08 	vstr	s15, [r7, #32]
			cell_total++;
 80085d4:	69fb      	ldr	r3, [r7, #28]
 80085d6:	3301      	adds	r3, #1
 80085d8:	61fb      	str	r3, [r7, #28]


			if (IC[ic].statd.c_uv[cell_num] || voltage < UV_THRESHOLD) {
 80085da:	7efb      	ldrb	r3, [r7, #27]
 80085dc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80085e0:	fb02 f303 	mul.w	r3, r2, r3
 80085e4:	683a      	ldr	r2, [r7, #0]
 80085e6:	441a      	add	r2, r3
 80085e8:	7bfb      	ldrb	r3, [r7, #15]
 80085ea:	4413      	add	r3, r2
 80085ec:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d108      	bne.n	8008606 <user_adBms6830_cellVoltageFaults+0x162>
 80085f4:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 80085f8:	edd7 7a04 	vldr	s15, [r7, #16]
 80085fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008600:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008604:	d521      	bpl.n	800864a <user_adBms6830_cellVoltageFaults+0x1a6>
				uv_flags |= (1 << cell_num);
 8008606:	7bfb      	ldrb	r3, [r7, #15]
 8008608:	2201      	movs	r2, #1
 800860a:	fa02 f303 	lsl.w	r3, r2, r3
 800860e:	b21a      	sxth	r2, r3
 8008610:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8008614:	4313      	orrs	r3, r2
 8008616:	b21b      	sxth	r3, r3
 8008618:	82fb      	strh	r3, [r7, #22]
				BMS_SetCellFault(ic, cell_num, FAULT_TYPE_UV, FAULT_SEVERITY_CRITICAL);
 800861a:	7bf9      	ldrb	r1, [r7, #15]
 800861c:	7ef8      	ldrb	r0, [r7, #27]
 800861e:	2302      	movs	r3, #2
 8008620:	2201      	movs	r2, #1
 8008622:	f7ff fc95 	bl	8007f50 <BMS_SetCellFault>
//				cell_fault = CELL_UV_FAULT;

				total_faults++;
 8008626:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008628:	3301      	adds	r3, #1
 800862a:	62fb      	str	r3, [r7, #44]	@ 0x2c
				#if PRINT_ON
				printf("HW UV: IC%d C%d = %.3fV\n", ic, cell_num, voltage);
 800862c:	7efc      	ldrb	r4, [r7, #27]
 800862e:	7bfd      	ldrb	r5, [r7, #15]
 8008630:	6938      	ldr	r0, [r7, #16]
 8008632:	f7f7 ff91 	bl	8000558 <__aeabi_f2d>
 8008636:	4602      	mov	r2, r0
 8008638:	460b      	mov	r3, r1
 800863a:	e9cd 2300 	strd	r2, r3, [sp]
 800863e:	462a      	mov	r2, r5
 8008640:	4621      	mov	r1, r4
 8008642:	4840      	ldr	r0, [pc, #256]	@ (8008744 <user_adBms6830_cellVoltageFaults+0x2a0>)
 8008644:	f00b f938 	bl	80138b8 <iprintf>
 8008648:	e005      	b.n	8008656 <user_adBms6830_cellVoltageFaults+0x1b2>
				#endif
			} else {
				BMS_ClearCellFault(ic, cell_num, FAULT_TYPE_UV);
 800864a:	7bf9      	ldrb	r1, [r7, #15]
 800864c:	7efb      	ldrb	r3, [r7, #27]
 800864e:	2201      	movs	r2, #1
 8008650:	4618      	mov	r0, r3
 8008652:	f7ff fd8b 	bl	800816c <BMS_ClearCellFault>
			}

			if (IC[ic].statd.c_ov[cell_num] || voltage > OV_THRESHOLD) {
 8008656:	7efb      	ldrb	r3, [r7, #27]
 8008658:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800865c:	fb02 f303 	mul.w	r3, r2, r3
 8008660:	683a      	ldr	r2, [r7, #0]
 8008662:	441a      	add	r2, r3
 8008664:	7bfb      	ldrb	r3, [r7, #15]
 8008666:	4413      	add	r3, r2
 8008668:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800866c:	2b00      	cmp	r3, #0
 800866e:	d108      	bne.n	8008682 <user_adBms6830_cellVoltageFaults+0x1de>
 8008670:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8008748 <user_adBms6830_cellVoltageFaults+0x2a4>
 8008674:	edd7 7a04 	vldr	s15, [r7, #16]
 8008678:	eef4 7ac7 	vcmpe.f32	s15, s14
 800867c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008680:	dd21      	ble.n	80086c6 <user_adBms6830_cellVoltageFaults+0x222>
				ov_flags |= (1 << cell_num);
 8008682:	7bfb      	ldrb	r3, [r7, #15]
 8008684:	2201      	movs	r2, #1
 8008686:	fa02 f303 	lsl.w	r3, r2, r3
 800868a:	b21a      	sxth	r2, r3
 800868c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8008690:	4313      	orrs	r3, r2
 8008692:	b21b      	sxth	r3, r3
 8008694:	833b      	strh	r3, [r7, #24]
				BMS_SetCellFault(ic, cell_num, FAULT_TYPE_OV, FAULT_SEVERITY_CRITICAL);
 8008696:	7bf9      	ldrb	r1, [r7, #15]
 8008698:	7ef8      	ldrb	r0, [r7, #27]
 800869a:	2302      	movs	r3, #2
 800869c:	2202      	movs	r2, #2
 800869e:	f7ff fc57 	bl	8007f50 <BMS_SetCellFault>
//				cell_fault = CELL_OV_FAULT;

				total_faults++;
 80086a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086a4:	3301      	adds	r3, #1
 80086a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
				#if PRINT_ON
				printf("HW OV: IC%d C%d = %.3fV\n", ic, cell_num, voltage);
 80086a8:	7efc      	ldrb	r4, [r7, #27]
 80086aa:	7bfd      	ldrb	r5, [r7, #15]
 80086ac:	6938      	ldr	r0, [r7, #16]
 80086ae:	f7f7 ff53 	bl	8000558 <__aeabi_f2d>
 80086b2:	4602      	mov	r2, r0
 80086b4:	460b      	mov	r3, r1
 80086b6:	e9cd 2300 	strd	r2, r3, [sp]
 80086ba:	462a      	mov	r2, r5
 80086bc:	4621      	mov	r1, r4
 80086be:	4823      	ldr	r0, [pc, #140]	@ (800874c <user_adBms6830_cellVoltageFaults+0x2a8>)
 80086c0:	f00b f8fa 	bl	80138b8 <iprintf>
 80086c4:	e005      	b.n	80086d2 <user_adBms6830_cellVoltageFaults+0x22e>
				#endif
			} else {
				BMS_ClearCellFault(ic, cell_num, FAULT_TYPE_OV);
 80086c6:	7bf9      	ldrb	r1, [r7, #15]
 80086c8:	7efb      	ldrb	r3, [r7, #27]
 80086ca:	2202      	movs	r2, #2
 80086cc:	4618      	mov	r0, r3
 80086ce:	f7ff fd4d 	bl	800816c <BMS_ClearCellFault>
		for (uint8_t cell_num = 0; cell_num < NUM_CELLS_PER_IC; cell_num++) {
 80086d2:	7bfb      	ldrb	r3, [r7, #15]
 80086d4:	3301      	adds	r3, #1
 80086d6:	73fb      	strb	r3, [r7, #15]
 80086d8:	7bfb      	ldrb	r3, [r7, #15]
 80086da:	2b09      	cmp	r3, #9
 80086dc:	f67f af04 	bls.w	80084e8 <user_adBms6830_cellVoltageFaults+0x44>

		}


		// Store hardware flags for reference
		BMS_Faults.hw_ov_flags[ic] = ov_flags;
 80086e0:	7efb      	ldrb	r3, [r7, #27]
 80086e2:	491b      	ldr	r1, [pc, #108]	@ (8008750 <user_adBms6830_cellVoltageFaults+0x2ac>)
 80086e4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80086e8:	8b3a      	ldrh	r2, [r7, #24]
 80086ea:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		BMS_Faults.hw_uv_flags[ic] = uv_flags;
 80086ee:	7efb      	ldrb	r3, [r7, #27]
 80086f0:	4a17      	ldr	r2, [pc, #92]	@ (8008750 <user_adBms6830_cellVoltageFaults+0x2ac>)
 80086f2:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80086f6:	005b      	lsls	r3, r3, #1
 80086f8:	4413      	add	r3, r2
 80086fa:	8afa      	ldrh	r2, [r7, #22]
 80086fc:	809a      	strh	r2, [r3, #4]
	for (uint8_t ic = 0; ic < tIC; ic++) {
 80086fe:	7efb      	ldrb	r3, [r7, #27]
 8008700:	3301      	adds	r3, #1
 8008702:	76fb      	strb	r3, [r7, #27]
 8008704:	7efa      	ldrb	r2, [r7, #27]
 8008706:	79fb      	ldrb	r3, [r7, #7]
 8008708:	429a      	cmp	r2, r3
 800870a:	f4ff aee6 	bcc.w	80084da <user_adBms6830_cellVoltageFaults+0x36>
	}

	avg_cell = (cell_total > 0) ? (sum / cell_total) : 0.0f;
 800870e:	69fb      	ldr	r3, [r7, #28]
 8008710:	2b00      	cmp	r3, #0
 8008712:	dd21      	ble.n	8008758 <user_adBms6830_cellVoltageFaults+0x2b4>
 8008714:	69fb      	ldr	r3, [r7, #28]
 8008716:	ee07 3a90 	vmov	s15, r3
 800871a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800871e:	edd7 6a08 	vldr	s13, [r7, #32]
 8008722:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008726:	e019      	b.n	800875c <user_adBms6830_cellVoltageFaults+0x2b8>
 8008728:	20001c8c 	.word	0x20001c8c
 800872c:	42c80000 	.word	0x42c80000
 8008730:	20001c90 	.word	0x20001c90
 8008734:	20001c7e 	.word	0x20001c7e
 8008738:	20001c80 	.word	0x20001c80
 800873c:	20001c84 	.word	0x20001c84
 8008740:	20000044 	.word	0x20000044
 8008744:	080172d0 	.word	0x080172d0
 8008748:	40866666 	.word	0x40866666
 800874c:	080172ec 	.word	0x080172ec
 8008750:	20001cd4 	.word	0x20001cd4
 8008754:	00000000 	.word	0x00000000
 8008758:	ed5f 7a02 	vldr	s15, [pc, #-8]	@ 8008754 <user_adBms6830_cellVoltageFaults+0x2b0>
 800875c:	4b42      	ldr	r3, [pc, #264]	@ (8008868 <user_adBms6830_cellVoltageFaults+0x3c4>)
 800875e:	edc3 7a00 	vstr	s15, [r3]
	delta_cell = highest_cell - lowest_cell;
 8008762:	4b42      	ldr	r3, [pc, #264]	@ (800886c <user_adBms6830_cellVoltageFaults+0x3c8>)
 8008764:	ed93 7a00 	vldr	s14, [r3]
 8008768:	4b41      	ldr	r3, [pc, #260]	@ (8008870 <user_adBms6830_cellVoltageFaults+0x3cc>)
 800876a:	edd3 7a00 	vldr	s15, [r3]
 800876e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008772:	4b40      	ldr	r3, [pc, #256]	@ (8008874 <user_adBms6830_cellVoltageFaults+0x3d0>)
 8008774:	edc3 7a00 	vstr	s15, [r3]
	if (abs(((sum - highest_cell)/cell_total) - highest_cell)) {
 8008778:	4b3c      	ldr	r3, [pc, #240]	@ (800886c <user_adBms6830_cellVoltageFaults+0x3c8>)
 800877a:	edd3 7a00 	vldr	s15, [r3]
 800877e:	ed97 7a08 	vldr	s14, [r7, #32]
 8008782:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008786:	69fb      	ldr	r3, [r7, #28]
 8008788:	ee07 3a90 	vmov	s15, r3
 800878c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008790:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008794:	4b35      	ldr	r3, [pc, #212]	@ (800886c <user_adBms6830_cellVoltageFaults+0x3c8>)
 8008796:	edd3 7a00 	vldr	s15, [r3]
 800879a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800879e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80087a2:	ee17 3a90 	vmov	r3, s15
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d01b      	beq.n	80087e2 <user_adBms6830_cellVoltageFaults+0x33e>
		BMS_SetCellFault(highest_cell_ind/10, highest_cell_ind%10, FAULT_TYPE_DELTA, FAULT_SEVERITY_WARNING);
 80087aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ac:	4a32      	ldr	r2, [pc, #200]	@ (8008878 <user_adBms6830_cellVoltageFaults+0x3d4>)
 80087ae:	fb82 1203 	smull	r1, r2, r2, r3
 80087b2:	1092      	asrs	r2, r2, #2
 80087b4:	17db      	asrs	r3, r3, #31
 80087b6:	1ad3      	subs	r3, r2, r3
 80087b8:	b2d8      	uxtb	r0, r3
 80087ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087bc:	4b2e      	ldr	r3, [pc, #184]	@ (8008878 <user_adBms6830_cellVoltageFaults+0x3d4>)
 80087be:	fb83 1302 	smull	r1, r3, r3, r2
 80087c2:	1099      	asrs	r1, r3, #2
 80087c4:	17d3      	asrs	r3, r2, #31
 80087c6:	1ac9      	subs	r1, r1, r3
 80087c8:	460b      	mov	r3, r1
 80087ca:	009b      	lsls	r3, r3, #2
 80087cc:	440b      	add	r3, r1
 80087ce:	005b      	lsls	r3, r3, #1
 80087d0:	1ad1      	subs	r1, r2, r3
 80087d2:	b2c9      	uxtb	r1, r1
 80087d4:	2300      	movs	r3, #0
 80087d6:	2205      	movs	r2, #5
 80087d8:	f7ff fbba 	bl	8007f50 <BMS_SetCellFault>
		total_faults++;
 80087dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087de:	3301      	adds	r3, #1
 80087e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}


	if (abs(((sum - lowest_cell)/cell_total) - lowest_cell)) {
 80087e2:	4b23      	ldr	r3, [pc, #140]	@ (8008870 <user_adBms6830_cellVoltageFaults+0x3cc>)
 80087e4:	edd3 7a00 	vldr	s15, [r3]
 80087e8:	ed97 7a08 	vldr	s14, [r7, #32]
 80087ec:	ee77 6a67 	vsub.f32	s13, s14, s15
 80087f0:	69fb      	ldr	r3, [r7, #28]
 80087f2:	ee07 3a90 	vmov	s15, r3
 80087f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80087fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80087fe:	4b1c      	ldr	r3, [pc, #112]	@ (8008870 <user_adBms6830_cellVoltageFaults+0x3cc>)
 8008800:	edd3 7a00 	vldr	s15, [r3]
 8008804:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008808:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800880c:	ee17 3a90 	vmov	r3, s15
 8008810:	2b00      	cmp	r3, #0
 8008812:	d01b      	beq.n	800884c <user_adBms6830_cellVoltageFaults+0x3a8>
		BMS_SetCellFault(lowest_cell_ind/10, lowest_cell_ind%10, FAULT_TYPE_DELTA, FAULT_SEVERITY_WARNING);
 8008814:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008816:	4a18      	ldr	r2, [pc, #96]	@ (8008878 <user_adBms6830_cellVoltageFaults+0x3d4>)
 8008818:	fb82 1203 	smull	r1, r2, r2, r3
 800881c:	1092      	asrs	r2, r2, #2
 800881e:	17db      	asrs	r3, r3, #31
 8008820:	1ad3      	subs	r3, r2, r3
 8008822:	b2d8      	uxtb	r0, r3
 8008824:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008826:	4b14      	ldr	r3, [pc, #80]	@ (8008878 <user_adBms6830_cellVoltageFaults+0x3d4>)
 8008828:	fb83 1302 	smull	r1, r3, r3, r2
 800882c:	1099      	asrs	r1, r3, #2
 800882e:	17d3      	asrs	r3, r2, #31
 8008830:	1ac9      	subs	r1, r1, r3
 8008832:	460b      	mov	r3, r1
 8008834:	009b      	lsls	r3, r3, #2
 8008836:	440b      	add	r3, r1
 8008838:	005b      	lsls	r3, r3, #1
 800883a:	1ad1      	subs	r1, r2, r3
 800883c:	b2c9      	uxtb	r1, r1
 800883e:	2300      	movs	r3, #0
 8008840:	2205      	movs	r2, #5
 8008842:	f7ff fb85 	bl	8007f50 <BMS_SetCellFault>
		total_faults++;
 8008846:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008848:	3301      	adds	r3, #1
 800884a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	if (BMS_GetFaultCount(FAULT_CATEGORY_VOLTAGE) == 0) cell_fault = 0;
 800884c:	2000      	movs	r0, #0
 800884e:	f7ff fd71 	bl	8008334 <BMS_GetFaultCount>
 8008852:	4603      	mov	r3, r0
 8008854:	2b00      	cmp	r3, #0
 8008856:	d102      	bne.n	800885e <user_adBms6830_cellVoltageFaults+0x3ba>
 8008858:	4b08      	ldr	r3, [pc, #32]	@ (800887c <user_adBms6830_cellVoltageFaults+0x3d8>)
 800885a:	2200      	movs	r2, #0
 800885c:	701a      	strb	r2, [r3, #0]

    return total_faults;
 800885e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8008860:	4618      	mov	r0, r3
 8008862:	3730      	adds	r7, #48	@ 0x30
 8008864:	46bd      	mov	sp, r7
 8008866:	bdb0      	pop	{r4, r5, r7, pc}
 8008868:	20001c94 	.word	0x20001c94
 800886c:	20001c90 	.word	0x20001c90
 8008870:	20001c8c 	.word	0x20001c8c
 8008874:	20001c98 	.word	0x20001c98
 8008878:	66666667 	.word	0x66666667
 800887c:	20001c7c 	.word	0x20001c7c

08008880 <user_adBms6830_tempFault>:



int user_adBms6830_tempFault(uint8_t tIC, cell_asic *IC) {
 8008880:	b580      	push	{r7, lr}
 8008882:	b088      	sub	sp, #32
 8008884:	af00      	add	r7, sp, #0
 8008886:	4603      	mov	r3, r0
 8008888:	6039      	str	r1, [r7, #0]
 800888a:	71fb      	strb	r3, [r7, #7]
	lowest_temp = 1000.0;
 800888c:	4b78      	ldr	r3, [pc, #480]	@ (8008a70 <user_adBms6830_tempFault+0x1f0>)
 800888e:	4a79      	ldr	r2, [pc, #484]	@ (8008a74 <user_adBms6830_tempFault+0x1f4>)
 8008890:	601a      	str	r2, [r3, #0]
	highest_temp = -100.0;
 8008892:	4b79      	ldr	r3, [pc, #484]	@ (8008a78 <user_adBms6830_tempFault+0x1f8>)
 8008894:	4a79      	ldr	r2, [pc, #484]	@ (8008a7c <user_adBms6830_tempFault+0x1fc>)
 8008896:	601a      	str	r2, [r3, #0]
	float temp_sum = 0.0;
 8008898:	f04f 0300 	mov.w	r3, #0
 800889c:	61fb      	str	r3, [r7, #28]
	int valid_temp_count = 0;
 800889e:	2300      	movs	r3, #0
 80088a0:	61bb      	str	r3, [r7, #24]
	int faulted_count = 0;
 80088a2:	2300      	movs	r3, #0
 80088a4:	617b      	str	r3, [r7, #20]

	for (uint8_t ic = 0; ic < tIC; ic++) {
 80088a6:	2300      	movs	r3, #0
 80088a8:	74fb      	strb	r3, [r7, #19]
 80088aa:	e0ba      	b.n	8008a22 <user_adBms6830_tempFault+0x1a2>
		for (uint8_t index = 0; index < NUM_CELLS_PER_IC; index++) {
 80088ac:	2300      	movs	r3, #0
 80088ae:	74bb      	strb	r3, [r7, #18]
 80088b0:	e0b0      	b.n	8008a14 <user_adBms6830_tempFault+0x194>

			// Read and convert temperature
			int16_t temp_code = IC[ic].aux.a_codes[index];
 80088b2:	7cfb      	ldrb	r3, [r7, #19]
 80088b4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80088b8:	fb02 f303 	mul.w	r3, r2, r3
 80088bc:	683a      	ldr	r2, [r7, #0]
 80088be:	4413      	add	r3, r2
 80088c0:	7cba      	ldrb	r2, [r7, #18]
 80088c2:	3250      	adds	r2, #80	@ 0x50
 80088c4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80088c8:	823b      	strh	r3, [r7, #16]
			float V = getVoltage(temp_code);
 80088ca:	8a3b      	ldrh	r3, [r7, #16]
 80088cc:	4618      	mov	r0, r3
 80088ce:	f7fe ff5b 	bl	8007788 <getVoltage>
 80088d2:	ed87 0a03 	vstr	s0, [r7, #12]

			float temperature = -225.6985f * (V * V * V) // polynomial function from Voltage -> Temperature
 80088d6:	edd7 7a03 	vldr	s15, [r7, #12]
 80088da:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80088de:	edd7 7a03 	vldr	s15, [r7, #12]
 80088e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80088e6:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8008a80 <user_adBms6830_tempFault+0x200>
 80088ea:	ee27 7a87 	vmul.f32	s14, s15, s14
								+1310.5937f * (V * V)
 80088ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80088f2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80088f6:	eddf 6a63 	vldr	s13, [pc, #396]	@ 8008a84 <user_adBms6830_tempFault+0x204>
 80088fa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80088fe:	ee37 7a27 	vadd.f32	s14, s14, s15
								-2594.7697f * V
 8008902:	edd7 7a03 	vldr	s15, [r7, #12]
 8008906:	eddf 6a60 	vldr	s13, [pc, #384]	@ 8008a88 <user_adBms6830_tempFault+0x208>
 800890a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800890e:	ee77 7a67 	vsub.f32	s15, s14, s15
			float temperature = -225.6985f * (V * V * V) // polynomial function from Voltage -> Temperature
 8008912:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8008a8c <user_adBms6830_tempFault+0x20c>
 8008916:	ee77 7a87 	vadd.f32	s15, s15, s14
 800891a:	edc7 7a02 	vstr	s15, [r7, #8]
								+1767.8260f;

			// Check for faults
			if (temperature > TEMP_LIMIT || temperature < LOWER_TEMP_LIMIT) {
 800891e:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8008a90 <user_adBms6830_tempFault+0x210>
 8008922:	edd7 7a02 	vldr	s15, [r7, #8]
 8008926:	eef4 7ac7 	vcmpe.f32	s15, s14
 800892a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800892e:	dc08      	bgt.n	8008942 <user_adBms6830_tempFault+0xc2>
 8008930:	eeba 7a04 	vmov.f32	s14, #164	@ 0xc1200000 -10.0
 8008934:	edd7 7a02 	vldr	s15, [r7, #8]
 8008938:	eef4 7ac7 	vcmpe.f32	s15, s14
 800893c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008940:	d51c      	bpl.n	800897c <user_adBms6830_tempFault+0xfc>
				faulted_count++;
 8008942:	697b      	ldr	r3, [r7, #20]
 8008944:	3301      	adds	r3, #1
 8008946:	617b      	str	r3, [r7, #20]
				if (faulted_count > MAX_ALLOWED_TEMP_FAULTS) {
 8008948:	697b      	ldr	r3, [r7, #20]
 800894a:	2b01      	cmp	r3, #1
 800894c:	dd5f      	ble.n	8008a0e <user_adBms6830_tempFault+0x18e>
					if (temperature > TEMP_LIMIT) BMS_SetCellFault(ic, index, FAULT_TYPE_OT, FAULT_SEVERITY_ERROR);
 800894e:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8008a90 <user_adBms6830_tempFault+0x210>
 8008952:	edd7 7a02 	vldr	s15, [r7, #8]
 8008956:	eef4 7ac7 	vcmpe.f32	s15, s14
 800895a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800895e:	dd06      	ble.n	800896e <user_adBms6830_tempFault+0xee>
 8008960:	7cb9      	ldrb	r1, [r7, #18]
 8008962:	7cf8      	ldrb	r0, [r7, #19]
 8008964:	2301      	movs	r3, #1
 8008966:	2203      	movs	r2, #3
 8008968:	f7ff faf2 	bl	8007f50 <BMS_SetCellFault>
				if (faulted_count > MAX_ALLOWED_TEMP_FAULTS) {
 800896c:	e04f      	b.n	8008a0e <user_adBms6830_tempFault+0x18e>
					else BMS_SetCellFault(ic, index, FAULT_TYPE_UV, FAULT_SEVERITY_ERROR);
 800896e:	7cb9      	ldrb	r1, [r7, #18]
 8008970:	7cf8      	ldrb	r0, [r7, #19]
 8008972:	2301      	movs	r3, #1
 8008974:	2201      	movs	r2, #1
 8008976:	f7ff faeb 	bl	8007f50 <BMS_SetCellFault>
				if (faulted_count > MAX_ALLOWED_TEMP_FAULTS) {
 800897a:	e048      	b.n	8008a0e <user_adBms6830_tempFault+0x18e>
				}
			} else {
				// Valid temperature - track min/max/avg
				if (temperature < lowest_temp) {
 800897c:	4b3c      	ldr	r3, [pc, #240]	@ (8008a70 <user_adBms6830_tempFault+0x1f0>)
 800897e:	edd3 7a00 	vldr	s15, [r3]
 8008982:	ed97 7a02 	vldr	s14, [r7, #8]
 8008986:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800898a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800898e:	d50e      	bpl.n	80089ae <user_adBms6830_tempFault+0x12e>
					lowest_temp = temperature;
 8008990:	4a37      	ldr	r2, [pc, #220]	@ (8008a70 <user_adBms6830_tempFault+0x1f0>)
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	6013      	str	r3, [r2, #0]
					lowest_temp_ID = tIC*ic + index*NUM_CELLS_PER_IC;
 8008996:	79fb      	ldrb	r3, [r7, #7]
 8008998:	7cfa      	ldrb	r2, [r7, #19]
 800899a:	fb02 f103 	mul.w	r1, r2, r3
 800899e:	7cba      	ldrb	r2, [r7, #18]
 80089a0:	4613      	mov	r3, r2
 80089a2:	009b      	lsls	r3, r3, #2
 80089a4:	4413      	add	r3, r2
 80089a6:	005b      	lsls	r3, r3, #1
 80089a8:	440b      	add	r3, r1
 80089aa:	4a3a      	ldr	r2, [pc, #232]	@ (8008a94 <user_adBms6830_tempFault+0x214>)
 80089ac:	6013      	str	r3, [r2, #0]
				}
				if (temperature > highest_temp) {
 80089ae:	4b32      	ldr	r3, [pc, #200]	@ (8008a78 <user_adBms6830_tempFault+0x1f8>)
 80089b0:	edd3 7a00 	vldr	s15, [r3]
 80089b4:	ed97 7a02 	vldr	s14, [r7, #8]
 80089b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80089bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089c0:	dd0e      	ble.n	80089e0 <user_adBms6830_tempFault+0x160>
					highest_temp = temperature;
 80089c2:	4a2d      	ldr	r2, [pc, #180]	@ (8008a78 <user_adBms6830_tempFault+0x1f8>)
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	6013      	str	r3, [r2, #0]
					highest_temp_ID = tIC*ic + index*NUM_CELLS_PER_IC;
 80089c8:	79fb      	ldrb	r3, [r7, #7]
 80089ca:	7cfa      	ldrb	r2, [r7, #19]
 80089cc:	fb02 f103 	mul.w	r1, r2, r3
 80089d0:	7cba      	ldrb	r2, [r7, #18]
 80089d2:	4613      	mov	r3, r2
 80089d4:	009b      	lsls	r3, r3, #2
 80089d6:	4413      	add	r3, r2
 80089d8:	005b      	lsls	r3, r3, #1
 80089da:	440b      	add	r3, r1
 80089dc:	4a2e      	ldr	r2, [pc, #184]	@ (8008a98 <user_adBms6830_tempFault+0x218>)
 80089de:	6013      	str	r3, [r2, #0]
				}
				temp_sum += temperature;
 80089e0:	ed97 7a07 	vldr	s14, [r7, #28]
 80089e4:	edd7 7a02 	vldr	s15, [r7, #8]
 80089e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80089ec:	edc7 7a07 	vstr	s15, [r7, #28]
				valid_temp_count++;
 80089f0:	69bb      	ldr	r3, [r7, #24]
 80089f2:	3301      	adds	r3, #1
 80089f4:	61bb      	str	r3, [r7, #24]

				BMS_ClearCellFault(ic, index, FAULT_TYPE_OT);
 80089f6:	7cb9      	ldrb	r1, [r7, #18]
 80089f8:	7cfb      	ldrb	r3, [r7, #19]
 80089fa:	2203      	movs	r2, #3
 80089fc:	4618      	mov	r0, r3
 80089fe:	f7ff fbb5 	bl	800816c <BMS_ClearCellFault>
				BMS_ClearCellFault(ic, index, FAULT_TYPE_UT);
 8008a02:	7cb9      	ldrb	r1, [r7, #18]
 8008a04:	7cfb      	ldrb	r3, [r7, #19]
 8008a06:	2204      	movs	r2, #4
 8008a08:	4618      	mov	r0, r3
 8008a0a:	f7ff fbaf 	bl	800816c <BMS_ClearCellFault>
		for (uint8_t index = 0; index < NUM_CELLS_PER_IC; index++) {
 8008a0e:	7cbb      	ldrb	r3, [r7, #18]
 8008a10:	3301      	adds	r3, #1
 8008a12:	74bb      	strb	r3, [r7, #18]
 8008a14:	7cbb      	ldrb	r3, [r7, #18]
 8008a16:	2b09      	cmp	r3, #9
 8008a18:	f67f af4b 	bls.w	80088b2 <user_adBms6830_tempFault+0x32>
	for (uint8_t ic = 0; ic < tIC; ic++) {
 8008a1c:	7cfb      	ldrb	r3, [r7, #19]
 8008a1e:	3301      	adds	r3, #1
 8008a20:	74fb      	strb	r3, [r7, #19]
 8008a22:	7cfa      	ldrb	r2, [r7, #19]
 8008a24:	79fb      	ldrb	r3, [r7, #7]
 8008a26:	429a      	cmp	r2, r3
 8008a28:	f4ff af40 	bcc.w	80088ac <user_adBms6830_tempFault+0x2c>
			}
		}
	}

	avg_temp = (valid_temp_count > 0) ? (temp_sum / valid_temp_count) : 0.0f;
 8008a2c:	69bb      	ldr	r3, [r7, #24]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	dd09      	ble.n	8008a46 <user_adBms6830_tempFault+0x1c6>
 8008a32:	69bb      	ldr	r3, [r7, #24]
 8008a34:	ee07 3a90 	vmov	s15, r3
 8008a38:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008a3c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008a40:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008a44:	e001      	b.n	8008a4a <user_adBms6830_tempFault+0x1ca>
 8008a46:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8008a9c <user_adBms6830_tempFault+0x21c>
 8008a4a:	4b15      	ldr	r3, [pc, #84]	@ (8008aa0 <user_adBms6830_tempFault+0x220>)
 8008a4c:	edc3 7a00 	vstr	s15, [r3]
	delta_temp = highest_temp - lowest_temp;
 8008a50:	4b09      	ldr	r3, [pc, #36]	@ (8008a78 <user_adBms6830_tempFault+0x1f8>)
 8008a52:	ed93 7a00 	vldr	s14, [r3]
 8008a56:	4b06      	ldr	r3, [pc, #24]	@ (8008a70 <user_adBms6830_tempFault+0x1f0>)
 8008a58:	edd3 7a00 	vldr	s15, [r3]
 8008a5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008a60:	4b10      	ldr	r3, [pc, #64]	@ (8008aa4 <user_adBms6830_tempFault+0x224>)
 8008a62:	edc3 7a00 	vstr	s15, [r3]

	return faulted_count;
 8008a66:	697b      	ldr	r3, [r7, #20]
}
 8008a68:	4618      	mov	r0, r3
 8008a6a:	3720      	adds	r7, #32
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	bd80      	pop	{r7, pc}
 8008a70:	20001ca8 	.word	0x20001ca8
 8008a74:	447a0000 	.word	0x447a0000
 8008a78:	20001cac 	.word	0x20001cac
 8008a7c:	c2c80000 	.word	0xc2c80000
 8008a80:	c361b2d1 	.word	0xc361b2d1
 8008a84:	44a3d300 	.word	0x44a3d300
 8008a88:	45222c51 	.word	0x45222c51
 8008a8c:	44dcfa6f 	.word	0x44dcfa6f
 8008a90:	42700000 	.word	0x42700000
 8008a94:	20001cb0 	.word	0x20001cb0
 8008a98:	20001cb4 	.word	0x20001cb4
 8008a9c:	00000000 	.word	0x00000000
 8008aa0:	20001cb8 	.word	0x20001cb8
 8008aa4:	20001cbc 	.word	0x20001cbc

08008aa8 <user_adBms6830_setFaults>:
	}

	return fault_count;
}

void user_adBms6830_setFaults(void) {
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	af00      	add	r7, sp, #0
	if (BMS_GetFaultCount(FAULT_CATEGORY_COMMUNICATION) > 0) {
 8008aac:	2003      	movs	r0, #3
 8008aae:	f7ff fc41 	bl	8008334 <BMS_GetFaultCount>
 8008ab2:	4603      	mov	r3, r0
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d018      	beq.n	8008aea <user_adBms6830_setFaults+0x42>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8008ab8:	2201      	movs	r2, #1
 8008aba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008abe:	4844      	ldr	r0, [pc, #272]	@ (8008bd0 <user_adBms6830_setFaults+0x128>)
 8008ac0:	f004 fe36 	bl	800d730 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET); // TODO: Change to PB3 on next iteration
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	2108      	movs	r1, #8
 8008ac8:	4842      	ldr	r0, [pc, #264]	@ (8008bd4 <user_adBms6830_setFaults+0x12c>)
 8008aca:	f004 fe31 	bl	800d730 <HAL_GPIO_WritePin>

		if (accy_status == CHARGE_POWER) {
 8008ace:	2302      	movs	r3, #2
 8008ad0:	461a      	mov	r2, r3
 8008ad2:	4b41      	ldr	r3, [pc, #260]	@ (8008bd8 <user_adBms6830_setFaults+0x130>)
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	429a      	cmp	r2, r3
 8008ad8:	d107      	bne.n	8008aea <user_adBms6830_setFaults+0x42>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET); // TODO: Change to PB3 on next iteration
 8008ada:	2200      	movs	r2, #0
 8008adc:	2104      	movs	r1, #4
 8008ade:	483d      	ldr	r0, [pc, #244]	@ (8008bd4 <user_adBms6830_setFaults+0x12c>)
 8008ae0:	f004 fe26 	bl	800d730 <HAL_GPIO_WritePin>
			is_charging = 0;
 8008ae4:	4b3d      	ldr	r3, [pc, #244]	@ (8008bdc <user_adBms6830_setFaults+0x134>)
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	701a      	strb	r2, [r3, #0]
		}
	}

	if (BMS_GetFaultCount(FAULT_CATEGORY_VOLTAGE) > 0) {
 8008aea:	2000      	movs	r0, #0
 8008aec:	f7ff fc22 	bl	8008334 <BMS_GetFaultCount>
 8008af0:	4603      	mov	r3, r0
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d019      	beq.n	8008b2a <user_adBms6830_setFaults+0x82>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8008af6:	2201      	movs	r2, #1
 8008af8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008afc:	4834      	ldr	r0, [pc, #208]	@ (8008bd0 <user_adBms6830_setFaults+0x128>)
 8008afe:	f004 fe17 	bl	800d730 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET); // TODO: Change to PB3 on next iteration
 8008b02:	2200      	movs	r2, #0
 8008b04:	2108      	movs	r1, #8
 8008b06:	4833      	ldr	r0, [pc, #204]	@ (8008bd4 <user_adBms6830_setFaults+0x12c>)
 8008b08:	f004 fe12 	bl	800d730 <HAL_GPIO_WritePin>

		if (accy_status == CHARGE_POWER) {
 8008b0c:	2302      	movs	r3, #2
 8008b0e:	461a      	mov	r2, r3
 8008b10:	4b31      	ldr	r3, [pc, #196]	@ (8008bd8 <user_adBms6830_setFaults+0x130>)
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	429a      	cmp	r2, r3
 8008b16:	d121      	bne.n	8008b5c <user_adBms6830_setFaults+0xb4>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET); // TODO: Change to PB3 on next iteration
 8008b18:	2200      	movs	r2, #0
 8008b1a:	2104      	movs	r1, #4
 8008b1c:	482d      	ldr	r0, [pc, #180]	@ (8008bd4 <user_adBms6830_setFaults+0x12c>)
 8008b1e:	f004 fe07 	bl	800d730 <HAL_GPIO_WritePin>
			is_charging = 0;
 8008b22:	4b2e      	ldr	r3, [pc, #184]	@ (8008bdc <user_adBms6830_setFaults+0x134>)
 8008b24:	2200      	movs	r2, #0
 8008b26:	701a      	strb	r2, [r3, #0]
 8008b28:	e018      	b.n	8008b5c <user_adBms6830_setFaults+0xb4>
		}
	} else {
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008b30:	4827      	ldr	r0, [pc, #156]	@ (8008bd0 <user_adBms6830_setFaults+0x128>)
 8008b32:	f004 fdfd 	bl	800d730 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET); // TODO: Change to PB3 on next iteration
 8008b36:	2201      	movs	r2, #1
 8008b38:	2108      	movs	r1, #8
 8008b3a:	4826      	ldr	r0, [pc, #152]	@ (8008bd4 <user_adBms6830_setFaults+0x12c>)
 8008b3c:	f004 fdf8 	bl	800d730 <HAL_GPIO_WritePin>
		if (accy_status == CHARGE_POWER) {
 8008b40:	2302      	movs	r3, #2
 8008b42:	461a      	mov	r2, r3
 8008b44:	4b24      	ldr	r3, [pc, #144]	@ (8008bd8 <user_adBms6830_setFaults+0x130>)
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	429a      	cmp	r2, r3
 8008b4a:	d107      	bne.n	8008b5c <user_adBms6830_setFaults+0xb4>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET); // TODO: Change to PB3 on next iteration
 8008b4c:	2201      	movs	r2, #1
 8008b4e:	2104      	movs	r1, #4
 8008b50:	4820      	ldr	r0, [pc, #128]	@ (8008bd4 <user_adBms6830_setFaults+0x12c>)
 8008b52:	f004 fded 	bl	800d730 <HAL_GPIO_WritePin>
			is_charging = 1;
 8008b56:	4b21      	ldr	r3, [pc, #132]	@ (8008bdc <user_adBms6830_setFaults+0x134>)
 8008b58:	2201      	movs	r2, #1
 8008b5a:	701a      	strb	r2, [r3, #0]
		}
	}

	if (BMS_GetFaultCount(FAULT_CATEGORY_TEMP)) {
 8008b5c:	2001      	movs	r0, #1
 8008b5e:	f7ff fbe9 	bl	8008334 <BMS_GetFaultCount>
 8008b62:	4603      	mov	r3, r0
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d018      	beq.n	8008b9a <user_adBms6830_setFaults+0xf2>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8008b68:	2201      	movs	r2, #1
 8008b6a:	2102      	movs	r1, #2
 8008b6c:	4818      	ldr	r0, [pc, #96]	@ (8008bd0 <user_adBms6830_setFaults+0x128>)
 8008b6e:	f004 fddf 	bl	800d730 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET); // TODO: Change to PB3 on next iteration
 8008b72:	2200      	movs	r2, #0
 8008b74:	2108      	movs	r1, #8
 8008b76:	4817      	ldr	r0, [pc, #92]	@ (8008bd4 <user_adBms6830_setFaults+0x12c>)
 8008b78:	f004 fdda 	bl	800d730 <HAL_GPIO_WritePin>

		if (accy_status == CHARGE_POWER) {
 8008b7c:	2302      	movs	r3, #2
 8008b7e:	461a      	mov	r2, r3
 8008b80:	4b15      	ldr	r3, [pc, #84]	@ (8008bd8 <user_adBms6830_setFaults+0x130>)
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	429a      	cmp	r2, r3
 8008b86:	d120      	bne.n	8008bca <user_adBms6830_setFaults+0x122>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET); // TODO: Change to PB3 on next iteration
 8008b88:	2200      	movs	r2, #0
 8008b8a:	2104      	movs	r1, #4
 8008b8c:	4811      	ldr	r0, [pc, #68]	@ (8008bd4 <user_adBms6830_setFaults+0x12c>)
 8008b8e:	f004 fdcf 	bl	800d730 <HAL_GPIO_WritePin>
			is_charging = 0;
 8008b92:	4b12      	ldr	r3, [pc, #72]	@ (8008bdc <user_adBms6830_setFaults+0x134>)
 8008b94:	2200      	movs	r2, #0
 8008b96:	701a      	strb	r2, [r3, #0]
		if (accy_status == CHARGE_POWER) {
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET); // TODO: Change to PB3 on next iteration
			is_charging = 1;
		}
	}
}
 8008b98:	e017      	b.n	8008bca <user_adBms6830_setFaults+0x122>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	2102      	movs	r1, #2
 8008b9e:	480c      	ldr	r0, [pc, #48]	@ (8008bd0 <user_adBms6830_setFaults+0x128>)
 8008ba0:	f004 fdc6 	bl	800d730 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET); // TODO: Change to PB3 on next iteration
 8008ba4:	2201      	movs	r2, #1
 8008ba6:	2108      	movs	r1, #8
 8008ba8:	480a      	ldr	r0, [pc, #40]	@ (8008bd4 <user_adBms6830_setFaults+0x12c>)
 8008baa:	f004 fdc1 	bl	800d730 <HAL_GPIO_WritePin>
		if (accy_status == CHARGE_POWER) {
 8008bae:	2302      	movs	r3, #2
 8008bb0:	461a      	mov	r2, r3
 8008bb2:	4b09      	ldr	r3, [pc, #36]	@ (8008bd8 <user_adBms6830_setFaults+0x130>)
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	429a      	cmp	r2, r3
 8008bb8:	d107      	bne.n	8008bca <user_adBms6830_setFaults+0x122>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET); // TODO: Change to PB3 on next iteration
 8008bba:	2201      	movs	r2, #1
 8008bbc:	2104      	movs	r1, #4
 8008bbe:	4805      	ldr	r0, [pc, #20]	@ (8008bd4 <user_adBms6830_setFaults+0x12c>)
 8008bc0:	f004 fdb6 	bl	800d730 <HAL_GPIO_WritePin>
			is_charging = 1;
 8008bc4:	4b05      	ldr	r3, [pc, #20]	@ (8008bdc <user_adBms6830_setFaults+0x134>)
 8008bc6:	2201      	movs	r2, #1
 8008bc8:	701a      	strb	r2, [r3, #0]
}
 8008bca:	bf00      	nop
 8008bcc:	bd80      	pop	{r7, pc}
 8008bce:	bf00      	nop
 8008bd0:	48000400 	.word	0x48000400
 8008bd4:	48000800 	.word	0x48000800
 8008bd8:	20001c80 	.word	0x20001c80
 8008bdc:	20001c9c 	.word	0x20001c9c

08008be0 <user_adBms6830_getAccyStatus>:

void user_adBms6830_getAccyStatus(void) {
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b082      	sub	sp, #8
 8008be4:	af00      	add	r7, sp, #0
	GPIO_PinState charge_power = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5);
 8008be6:	2120      	movs	r1, #32
 8008be8:	4816      	ldr	r0, [pc, #88]	@ (8008c44 <user_adBms6830_getAccyStatus+0x64>)
 8008bea:	f004 fd89 	bl	800d700 <HAL_GPIO_ReadPin>
 8008bee:	4603      	mov	r3, r0
 8008bf0:	71fb      	strb	r3, [r7, #7]
	GPIO_PinState ready_power = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_6);
 8008bf2:	2140      	movs	r1, #64	@ 0x40
 8008bf4:	4813      	ldr	r0, [pc, #76]	@ (8008c44 <user_adBms6830_getAccyStatus+0x64>)
 8008bf6:	f004 fd83 	bl	800d700 <HAL_GPIO_ReadPin>
 8008bfa:	4603      	mov	r3, r0
 8008bfc:	71bb      	strb	r3, [r7, #6]

	if (charge_power == GPIO_PIN_SET && ready_power == GPIO_PIN_SET) {
 8008bfe:	79fb      	ldrb	r3, [r7, #7]
 8008c00:	2b01      	cmp	r3, #1
 8008c02:	d107      	bne.n	8008c14 <user_adBms6830_getAccyStatus+0x34>
 8008c04:	79bb      	ldrb	r3, [r7, #6]
 8008c06:	2b01      	cmp	r3, #1
 8008c08:	d104      	bne.n	8008c14 <user_adBms6830_getAccyStatus+0x34>
		accy_status = -1;
 8008c0a:	4b0f      	ldr	r3, [pc, #60]	@ (8008c48 <user_adBms6830_getAccyStatus+0x68>)
 8008c0c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008c10:	601a      	str	r2, [r3, #0]
	} else if (ready_power == GPIO_PIN_SET) {
		accy_status = READY_POWER;
	} else {
		accy_status = 0;
	}
}
 8008c12:	e012      	b.n	8008c3a <user_adBms6830_getAccyStatus+0x5a>
	} else if (charge_power == GPIO_PIN_SET) {
 8008c14:	79fb      	ldrb	r3, [r7, #7]
 8008c16:	2b01      	cmp	r3, #1
 8008c18:	d104      	bne.n	8008c24 <user_adBms6830_getAccyStatus+0x44>
		accy_status = CHARGE_POWER;
 8008c1a:	2302      	movs	r3, #2
 8008c1c:	461a      	mov	r2, r3
 8008c1e:	4b0a      	ldr	r3, [pc, #40]	@ (8008c48 <user_adBms6830_getAccyStatus+0x68>)
 8008c20:	601a      	str	r2, [r3, #0]
}
 8008c22:	e00a      	b.n	8008c3a <user_adBms6830_getAccyStatus+0x5a>
	} else if (ready_power == GPIO_PIN_SET) {
 8008c24:	79bb      	ldrb	r3, [r7, #6]
 8008c26:	2b01      	cmp	r3, #1
 8008c28:	d104      	bne.n	8008c34 <user_adBms6830_getAccyStatus+0x54>
		accy_status = READY_POWER;
 8008c2a:	2301      	movs	r3, #1
 8008c2c:	461a      	mov	r2, r3
 8008c2e:	4b06      	ldr	r3, [pc, #24]	@ (8008c48 <user_adBms6830_getAccyStatus+0x68>)
 8008c30:	601a      	str	r2, [r3, #0]
}
 8008c32:	e002      	b.n	8008c3a <user_adBms6830_getAccyStatus+0x5a>
		accy_status = 0;
 8008c34:	4b04      	ldr	r3, [pc, #16]	@ (8008c48 <user_adBms6830_getAccyStatus+0x68>)
 8008c36:	2200      	movs	r2, #0
 8008c38:	601a      	str	r2, [r3, #0]
}
 8008c3a:	bf00      	nop
 8008c3c:	3708      	adds	r7, #8
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	bd80      	pop	{r7, pc}
 8008c42:	bf00      	nop
 8008c44:	48000800 	.word	0x48000800
 8008c48:	20001c80 	.word	0x20001c80
 8008c4c:	00000000 	.word	0x00000000

08008c50 <getCurrentSensorData>:
 * @brief Get current sensor data with hysteresis to prevent jumps between ranges
 *
 * This function reads from two ADCs that measure current at different ranges,
 * then applies hysteresis logic to smoothly transition between ranges.
 */
uint8_t getCurrentSensorData(void) {
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b088      	sub	sp, #32
 8008c54:	af00      	add	r7, sp, #0
	int adc1Value = 0;
 8008c56:	2300      	movs	r3, #0
 8008c58:	61fb      	str	r3, [r7, #28]
	int adc2Value = 0;
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	61bb      	str	r3, [r7, #24]
	static int current_range = 0;                 // 0: low range, 1: high range
	static const float LOW_TO_HIGH_THRESHOLD = 29.0; // Threshold to switch from low to high
	static const float HIGH_TO_LOW_THRESHOLD = 24.0; // Threshold to switch from high to low

// Start ADC conversions
	HAL_ADC_Start(&hadc1);
 8008c5e:	4872      	ldr	r0, [pc, #456]	@ (8008e28 <getCurrentSensorData+0x1d8>)
 8008c60:	f002 fbc6 	bl	800b3f0 <HAL_ADC_Start>
	HAL_ADC_Start(&hadc2);
 8008c64:	4871      	ldr	r0, [pc, #452]	@ (8008e2c <getCurrentSensorData+0x1dc>)
 8008c66:	f002 fbc3 	bl	800b3f0 <HAL_ADC_Start>

// Get ADC values with timeout
	if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 8008c6a:	210a      	movs	r1, #10
 8008c6c:	486e      	ldr	r0, [pc, #440]	@ (8008e28 <getCurrentSensorData+0x1d8>)
 8008c6e:	f002 fca3 	bl	800b5b8 <HAL_ADC_PollForConversion>
 8008c72:	4603      	mov	r3, r0
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d104      	bne.n	8008c82 <getCurrentSensorData+0x32>
		adc1Value = HAL_ADC_GetValue(&hadc1);
 8008c78:	486b      	ldr	r0, [pc, #428]	@ (8008e28 <getCurrentSensorData+0x1d8>)
 8008c7a:	f002 fda3 	bl	800b7c4 <HAL_ADC_GetValue>
 8008c7e:	4603      	mov	r3, r0
 8008c80:	61fb      	str	r3, [r7, #28]
	}

	if (HAL_ADC_PollForConversion(&hadc2, 10) == HAL_OK) {
 8008c82:	210a      	movs	r1, #10
 8008c84:	4869      	ldr	r0, [pc, #420]	@ (8008e2c <getCurrentSensorData+0x1dc>)
 8008c86:	f002 fc97 	bl	800b5b8 <HAL_ADC_PollForConversion>
 8008c8a:	4603      	mov	r3, r0
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d104      	bne.n	8008c9a <getCurrentSensorData+0x4a>
		adc2Value = HAL_ADC_GetValue(&hadc2);
 8008c90:	4866      	ldr	r0, [pc, #408]	@ (8008e2c <getCurrentSensorData+0x1dc>)
 8008c92:	f002 fd97 	bl	800b7c4 <HAL_ADC_GetValue>
 8008c96:	4603      	mov	r3, r0
 8008c98:	61bb      	str	r3, [r7, #24]
	}

// Convert ADC values to voltages
	float v1 = getCurrentVoltage(adc1Value);
 8008c9a:	69f8      	ldr	r0, [r7, #28]
 8008c9c:	f000 f8dc 	bl	8008e58 <getCurrentVoltage>
 8008ca0:	ed87 0a05 	vstr	s0, [r7, #20]
	float v2 = getCurrentVoltage(adc2Value);
 8008ca4:	69b8      	ldr	r0, [r7, #24]
 8008ca6:	f000 f8d7 	bl	8008e58 <getCurrentVoltage>
 8008caa:	ed87 0a04 	vstr	s0, [r7, #16]

// Calculate current from both ranges
	float current_high = 159.6343 * v2 - 401.4685;
 8008cae:	6938      	ldr	r0, [r7, #16]
 8008cb0:	f7f7 fc52 	bl	8000558 <__aeabi_f2d>
 8008cb4:	a354      	add	r3, pc, #336	@ (adr r3, 8008e08 <getCurrentSensorData+0x1b8>)
 8008cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cba:	f7f7 fca5 	bl	8000608 <__aeabi_dmul>
 8008cbe:	4602      	mov	r2, r0
 8008cc0:	460b      	mov	r3, r1
 8008cc2:	4610      	mov	r0, r2
 8008cc4:	4619      	mov	r1, r3
 8008cc6:	a352      	add	r3, pc, #328	@ (adr r3, 8008e10 <getCurrentSensorData+0x1c0>)
 8008cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ccc:	f7f7 fae4 	bl	8000298 <__aeabi_dsub>
 8008cd0:	4602      	mov	r2, r0
 8008cd2:	460b      	mov	r3, r1
 8008cd4:	4610      	mov	r0, r2
 8008cd6:	4619      	mov	r1, r3
 8008cd8:	f7f7 ff8e 	bl	8000bf8 <__aeabi_d2f>
 8008cdc:	4603      	mov	r3, r0
 8008cde:	60fb      	str	r3, [r7, #12]
	float current_low = 13.2615 * v1 - 34.3672;
 8008ce0:	6978      	ldr	r0, [r7, #20]
 8008ce2:	f7f7 fc39 	bl	8000558 <__aeabi_f2d>
 8008ce6:	a34c      	add	r3, pc, #304	@ (adr r3, 8008e18 <getCurrentSensorData+0x1c8>)
 8008ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cec:	f7f7 fc8c 	bl	8000608 <__aeabi_dmul>
 8008cf0:	4602      	mov	r2, r0
 8008cf2:	460b      	mov	r3, r1
 8008cf4:	4610      	mov	r0, r2
 8008cf6:	4619      	mov	r1, r3
 8008cf8:	a349      	add	r3, pc, #292	@ (adr r3, 8008e20 <getCurrentSensorData+0x1d0>)
 8008cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cfe:	f7f7 facb 	bl	8000298 <__aeabi_dsub>
 8008d02:	4602      	mov	r2, r0
 8008d04:	460b      	mov	r3, r1
 8008d06:	4610      	mov	r0, r2
 8008d08:	4619      	mov	r1, r3
 8008d0a:	f7f7 ff75 	bl	8000bf8 <__aeabi_d2f>
 8008d0e:	4603      	mov	r3, r0
 8008d10:	60bb      	str	r3, [r7, #8]

	if (fabs(current_high) > 400.0) {
 8008d12:	edd7 7a03 	vldr	s15, [r7, #12]
 8008d16:	eef0 7ae7 	vabs.f32	s15, s15
 8008d1a:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8008e30 <getCurrentSensorData+0x1e0>
 8008d1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008d22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d26:	dd01      	ble.n	8008d2c <getCurrentSensorData+0xdc>
		return CURRENT_SENSOR_FAULT; // High current sensor out of range
 8008d28:	2305      	movs	r3, #5
 8008d2a:	e068      	b.n	8008dfe <getCurrentSensorData+0x1ae>
	}

// Apply hysteresis logic to determine range
	float abs_low = fabs(current_low);
 8008d2c:	edd7 7a02 	vldr	s15, [r7, #8]
 8008d30:	eef0 7ae7 	vabs.f32	s15, s15
 8008d34:	edc7 7a01 	vstr	s15, [r7, #4]

	if (current_range == 0 && abs_low > LOW_TO_HIGH_THRESHOLD) {
 8008d38:	4b3e      	ldr	r3, [pc, #248]	@ (8008e34 <getCurrentSensorData+0x1e4>)
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d10d      	bne.n	8008d5c <getCurrentSensorData+0x10c>
 8008d40:	4b3d      	ldr	r3, [pc, #244]	@ (8008e38 <getCurrentSensorData+0x1e8>)
 8008d42:	edd3 7a00 	vldr	s15, [r3]
 8008d46:	ed97 7a01 	vldr	s14, [r7, #4]
 8008d4a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008d4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d52:	dd03      	ble.n	8008d5c <getCurrentSensorData+0x10c>
		// Switch from low range to high range when current exceeds threshold
		current_range = 1;
 8008d54:	4b37      	ldr	r3, [pc, #220]	@ (8008e34 <getCurrentSensorData+0x1e4>)
 8008d56:	2201      	movs	r2, #1
 8008d58:	601a      	str	r2, [r3, #0]
 8008d5a:	e010      	b.n	8008d7e <getCurrentSensorData+0x12e>
	} else if (current_range == 1 && abs_low < HIGH_TO_LOW_THRESHOLD) {
 8008d5c:	4b35      	ldr	r3, [pc, #212]	@ (8008e34 <getCurrentSensorData+0x1e4>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	2b01      	cmp	r3, #1
 8008d62:	d10c      	bne.n	8008d7e <getCurrentSensorData+0x12e>
 8008d64:	4b35      	ldr	r3, [pc, #212]	@ (8008e3c <getCurrentSensorData+0x1ec>)
 8008d66:	edd3 7a00 	vldr	s15, [r3]
 8008d6a:	ed97 7a01 	vldr	s14, [r7, #4]
 8008d6e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008d72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d76:	d502      	bpl.n	8008d7e <getCurrentSensorData+0x12e>
		// Switch from high range to low range when current drops below threshold
		current_range = 0;
 8008d78:	4b2e      	ldr	r3, [pc, #184]	@ (8008e34 <getCurrentSensorData+0x1e4>)
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	601a      	str	r2, [r3, #0]
	}

// Select current value based on range with appropriate sign
	if (current_range == 0) {
 8008d7e:	4b2d      	ldr	r3, [pc, #180]	@ (8008e34 <getCurrentSensorData+0x1e4>)
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d111      	bne.n	8008daa <getCurrentSensorData+0x15a>
		// Use low range value
		if (accy_status == CHARGE_POWER) {
 8008d86:	2302      	movs	r3, #2
 8008d88:	461a      	mov	r2, r3
 8008d8a:	4b2d      	ldr	r3, [pc, #180]	@ (8008e40 <getCurrentSensorData+0x1f0>)
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	429a      	cmp	r2, r3
 8008d90:	d107      	bne.n	8008da2 <getCurrentSensorData+0x152>
			current = -current_low;
 8008d92:	edd7 7a02 	vldr	s15, [r7, #8]
 8008d96:	eef1 7a67 	vneg.f32	s15, s15
 8008d9a:	4b2a      	ldr	r3, [pc, #168]	@ (8008e44 <getCurrentSensorData+0x1f4>)
 8008d9c:	edc3 7a00 	vstr	s15, [r3]
 8008da0:	e014      	b.n	8008dcc <getCurrentSensorData+0x17c>
		} else {
			current = current_low;
 8008da2:	4a28      	ldr	r2, [pc, #160]	@ (8008e44 <getCurrentSensorData+0x1f4>)
 8008da4:	68bb      	ldr	r3, [r7, #8]
 8008da6:	6013      	str	r3, [r2, #0]
 8008da8:	e010      	b.n	8008dcc <getCurrentSensorData+0x17c>
		}
	} else {
		// Use high range value
		if (accy_status == CHARGE_POWER) {
 8008daa:	2302      	movs	r3, #2
 8008dac:	461a      	mov	r2, r3
 8008dae:	4b24      	ldr	r3, [pc, #144]	@ (8008e40 <getCurrentSensorData+0x1f0>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	429a      	cmp	r2, r3
 8008db4:	d107      	bne.n	8008dc6 <getCurrentSensorData+0x176>
			current = -current_high;
 8008db6:	edd7 7a03 	vldr	s15, [r7, #12]
 8008dba:	eef1 7a67 	vneg.f32	s15, s15
 8008dbe:	4b21      	ldr	r3, [pc, #132]	@ (8008e44 <getCurrentSensorData+0x1f4>)
 8008dc0:	edc3 7a00 	vstr	s15, [r3]
 8008dc4:	e002      	b.n	8008dcc <getCurrentSensorData+0x17c>
		} else {
			current = current_high;
 8008dc6:	4a1f      	ldr	r2, [pc, #124]	@ (8008e44 <getCurrentSensorData+0x1f4>)
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	6013      	str	r3, [r2, #0]
		}
	}
	if (PRINT_ON) {
	printf("Current Sensor Low Current: ");
 8008dcc:	481e      	ldr	r0, [pc, #120]	@ (8008e48 <getCurrentSensorData+0x1f8>)
 8008dce:	f00a fd73 	bl	80138b8 <iprintf>
	printFloat(current_low);
 8008dd2:	ed97 0a02 	vldr	s0, [r7, #8]
 8008dd6:	f000 f873 	bl	8008ec0 <printFloat>
	printf("Current Sensor High Current: ");
 8008dda:	481c      	ldr	r0, [pc, #112]	@ (8008e4c <getCurrentSensorData+0x1fc>)
 8008ddc:	f00a fd6c 	bl	80138b8 <iprintf>
	printFloat(current_high);
 8008de0:	ed97 0a03 	vldr	s0, [r7, #12]
 8008de4:	f000 f86c 	bl	8008ec0 <printFloat>
	printf("Selected Current: ");
 8008de8:	4819      	ldr	r0, [pc, #100]	@ (8008e50 <getCurrentSensorData+0x200>)
 8008dea:	f00a fd65 	bl	80138b8 <iprintf>
	printFloat(current);
 8008dee:	4b15      	ldr	r3, [pc, #84]	@ (8008e44 <getCurrentSensorData+0x1f4>)
 8008df0:	edd3 7a00 	vldr	s15, [r3]
 8008df4:	eeb0 0a67 	vmov.f32	s0, s15
 8008df8:	f000 f862 	bl	8008ec0 <printFloat>
	}

	return 0; // Return 0 to indicate success
 8008dfc:	2300      	movs	r3, #0
}
 8008dfe:	4618      	mov	r0, r3
 8008e00:	3720      	adds	r7, #32
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}
 8008e06:	bf00      	nop
 8008e08:	2f837b4a 	.word	0x2f837b4a
 8008e0c:	4063f44c 	.word	0x4063f44c
 8008e10:	f9db22d1 	.word	0xf9db22d1
 8008e14:	4079177e 	.word	0x4079177e
 8008e18:	53f7ced9 	.word	0x53f7ced9
 8008e1c:	402a85e3 	.word	0x402a85e3
 8008e20:	68db8bac 	.word	0x68db8bac
 8008e24:	40412f00 	.word	0x40412f00
 8008e28:	200021cc 	.word	0x200021cc
 8008e2c:	20002238 	.word	0x20002238
 8008e30:	43c80000 	.word	0x43c80000
 8008e34:	200021bc 	.word	0x200021bc
 8008e38:	080176c0 	.word	0x080176c0
 8008e3c:	080176c4 	.word	0x080176c4
 8008e40:	20001c80 	.word	0x20001c80
 8008e44:	20001c84 	.word	0x20001c84
 8008e48:	08017334 	.word	0x08017334
 8008e4c:	08017354 	.word	0x08017354
 8008e50:	08017374 	.word	0x08017374
 8008e54:	00000000 	.word	0x00000000

08008e58 <getCurrentVoltage>:

float getCurrentVoltage(int value) {
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	b082      	sub	sp, #8
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
	return 0.001444863364 * (float) value + 0.110218620256712;
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	ee07 3a90 	vmov	s15, r3
 8008e66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008e6a:	ee17 0a90 	vmov	r0, s15
 8008e6e:	f7f7 fb73 	bl	8000558 <__aeabi_f2d>
 8008e72:	a30f      	add	r3, pc, #60	@ (adr r3, 8008eb0 <getCurrentVoltage+0x58>)
 8008e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e78:	f7f7 fbc6 	bl	8000608 <__aeabi_dmul>
 8008e7c:	4602      	mov	r2, r0
 8008e7e:	460b      	mov	r3, r1
 8008e80:	4610      	mov	r0, r2
 8008e82:	4619      	mov	r1, r3
 8008e84:	a30c      	add	r3, pc, #48	@ (adr r3, 8008eb8 <getCurrentVoltage+0x60>)
 8008e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e8a:	f7f7 fa07 	bl	800029c <__adddf3>
 8008e8e:	4602      	mov	r2, r0
 8008e90:	460b      	mov	r3, r1
 8008e92:	4610      	mov	r0, r2
 8008e94:	4619      	mov	r1, r3
 8008e96:	f7f7 feaf 	bl	8000bf8 <__aeabi_d2f>
 8008e9a:	4603      	mov	r3, r0
 8008e9c:	ee07 3a90 	vmov	s15, r3
}
 8008ea0:	eeb0 0a67 	vmov.f32	s0, s15
 8008ea4:	3708      	adds	r7, #8
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	bd80      	pop	{r7, pc}
 8008eaa:	bf00      	nop
 8008eac:	f3af 8000 	nop.w
 8008eb0:	3950feba 	.word	0x3950feba
 8008eb4:	3f57ac32 	.word	0x3f57ac32
 8008eb8:	9969aea6 	.word	0x9969aea6
 8008ebc:	3fbc3749 	.word	0x3fbc3749

08008ec0 <printFloat>:

void printFloat(float num) {
 8008ec0:	b580      	push	{r7, lr}
 8008ec2:	b084      	sub	sp, #16
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	ed87 0a01 	vstr	s0, [r7, #4]
	int intPart = (int) num;
 8008eca:	edd7 7a01 	vldr	s15, [r7, #4]
 8008ece:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008ed2:	ee17 3a90 	vmov	r3, s15
 8008ed6:	60fb      	str	r3, [r7, #12]
	int fracPart = (int) (fabs(num - intPart) * 10000 + 0.5f);
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	ee07 3a90 	vmov	s15, r3
 8008ede:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008ee2:	ed97 7a01 	vldr	s14, [r7, #4]
 8008ee6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008eea:	eef0 7ae7 	vabs.f32	s15, s15
 8008eee:	ee17 0a90 	vmov	r0, s15
 8008ef2:	f7f7 fb31 	bl	8000558 <__aeabi_f2d>
 8008ef6:	a312      	add	r3, pc, #72	@ (adr r3, 8008f40 <printFloat+0x80>)
 8008ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008efc:	f7f7 fb84 	bl	8000608 <__aeabi_dmul>
 8008f00:	4602      	mov	r2, r0
 8008f02:	460b      	mov	r3, r1
 8008f04:	4610      	mov	r0, r2
 8008f06:	4619      	mov	r1, r3
 8008f08:	f04f 0200 	mov.w	r2, #0
 8008f0c:	4b0a      	ldr	r3, [pc, #40]	@ (8008f38 <printFloat+0x78>)
 8008f0e:	f7f7 f9c5 	bl	800029c <__adddf3>
 8008f12:	4602      	mov	r2, r0
 8008f14:	460b      	mov	r3, r1
 8008f16:	4610      	mov	r0, r2
 8008f18:	4619      	mov	r1, r3
 8008f1a:	f7f7 fe25 	bl	8000b68 <__aeabi_d2iz>
 8008f1e:	4603      	mov	r3, r0
 8008f20:	60bb      	str	r3, [r7, #8]
	printf("%d.%04d\n", intPart, fracPart);
 8008f22:	68ba      	ldr	r2, [r7, #8]
 8008f24:	68f9      	ldr	r1, [r7, #12]
 8008f26:	4805      	ldr	r0, [pc, #20]	@ (8008f3c <printFloat+0x7c>)
 8008f28:	f00a fcc6 	bl	80138b8 <iprintf>
}
 8008f2c:	bf00      	nop
 8008f2e:	3710      	adds	r7, #16
 8008f30:	46bd      	mov	sp, r7
 8008f32:	bd80      	pop	{r7, pc}
 8008f34:	f3af 8000 	nop.w
 8008f38:	3fe00000 	.word	0x3fe00000
 8008f3c:	08017388 	.word	0x08017388
 8008f40:	00000000 	.word	0x00000000
 8008f44:	40c38800 	.word	0x40c38800

08008f48 <getPackVoltage>:

// Function to get pack voltage and update lowest, highest, and average cell voltages
float getPackVoltage(int totalIC, cell_asic *IC) {
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b086      	sub	sp, #24
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
 8008f50:	6039      	str	r1, [r7, #0]
	float pack_voltage_sum = 0.0f;
 8008f52:	f04f 0300 	mov.w	r3, #0
 8008f56:	617b      	str	r3, [r7, #20]
	lowest_cell = 100.0f; // Initialize to a high value
 8008f58:	4b32      	ldr	r3, [pc, #200]	@ (8009024 <getPackVoltage+0xdc>)
 8008f5a:	4a33      	ldr	r2, [pc, #204]	@ (8009028 <getPackVoltage+0xe0>)
 8008f5c:	601a      	str	r2, [r3, #0]
	highest_cell = 0.0f;  // Initialize to a low value
 8008f5e:	4b33      	ldr	r3, [pc, #204]	@ (800902c <getPackVoltage+0xe4>)
 8008f60:	f04f 0200 	mov.w	r2, #0
 8008f64:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < totalIC; i++) {
 8008f66:	2300      	movs	r3, #0
 8008f68:	613b      	str	r3, [r7, #16]
 8008f6a:	e03e      	b.n	8008fea <getPackVoltage+0xa2>
		for (int j = 0; j < NUM_CELLS_PER_IC; j++) {
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	60fb      	str	r3, [r7, #12]
 8008f70:	e035      	b.n	8008fde <getPackVoltage+0x96>
			float cell_voltage = getVoltage(IC[i].cell.c_codes[j]);
 8008f72:	693b      	ldr	r3, [r7, #16]
 8008f74:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008f78:	fb02 f303 	mul.w	r3, r2, r3
 8008f7c:	683a      	ldr	r2, [r7, #0]
 8008f7e:	4413      	add	r3, r2
 8008f80:	68fa      	ldr	r2, [r7, #12]
 8008f82:	3210      	adds	r2, #16
 8008f84:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8008f88:	b29b      	uxth	r3, r3
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	f7fe fbfc 	bl	8007788 <getVoltage>
 8008f90:	ed87 0a02 	vstr	s0, [r7, #8]
			pack_voltage_sum += cell_voltage;
 8008f94:	ed97 7a05 	vldr	s14, [r7, #20]
 8008f98:	edd7 7a02 	vldr	s15, [r7, #8]
 8008f9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008fa0:	edc7 7a05 	vstr	s15, [r7, #20]
			if (cell_voltage < lowest_cell) {
 8008fa4:	4b1f      	ldr	r3, [pc, #124]	@ (8009024 <getPackVoltage+0xdc>)
 8008fa6:	edd3 7a00 	vldr	s15, [r3]
 8008faa:	ed97 7a02 	vldr	s14, [r7, #8]
 8008fae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008fb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fb6:	d502      	bpl.n	8008fbe <getPackVoltage+0x76>
				lowest_cell = cell_voltage;
 8008fb8:	4a1a      	ldr	r2, [pc, #104]	@ (8009024 <getPackVoltage+0xdc>)
 8008fba:	68bb      	ldr	r3, [r7, #8]
 8008fbc:	6013      	str	r3, [r2, #0]
			}
			if (cell_voltage > highest_cell) {
 8008fbe:	4b1b      	ldr	r3, [pc, #108]	@ (800902c <getPackVoltage+0xe4>)
 8008fc0:	edd3 7a00 	vldr	s15, [r3]
 8008fc4:	ed97 7a02 	vldr	s14, [r7, #8]
 8008fc8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008fcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fd0:	dd02      	ble.n	8008fd8 <getPackVoltage+0x90>
				highest_cell = cell_voltage;
 8008fd2:	4a16      	ldr	r2, [pc, #88]	@ (800902c <getPackVoltage+0xe4>)
 8008fd4:	68bb      	ldr	r3, [r7, #8]
 8008fd6:	6013      	str	r3, [r2, #0]
		for (int j = 0; j < NUM_CELLS_PER_IC; j++) {
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	3301      	adds	r3, #1
 8008fdc:	60fb      	str	r3, [r7, #12]
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	2b09      	cmp	r3, #9
 8008fe2:	ddc6      	ble.n	8008f72 <getPackVoltage+0x2a>
	for (int i = 0; i < totalIC; i++) {
 8008fe4:	693b      	ldr	r3, [r7, #16]
 8008fe6:	3301      	adds	r3, #1
 8008fe8:	613b      	str	r3, [r7, #16]
 8008fea:	693a      	ldr	r2, [r7, #16]
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	429a      	cmp	r2, r3
 8008ff0:	dbbc      	blt.n	8008f6c <getPackVoltage+0x24>
			}
		}
	}
	avg_cell = pack_voltage_sum / (totalIC * NUM_CELLS_PER_IC);
 8008ff2:	687a      	ldr	r2, [r7, #4]
 8008ff4:	4613      	mov	r3, r2
 8008ff6:	009b      	lsls	r3, r3, #2
 8008ff8:	4413      	add	r3, r2
 8008ffa:	005b      	lsls	r3, r3, #1
 8008ffc:	ee07 3a90 	vmov	s15, r3
 8009000:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009004:	edd7 6a05 	vldr	s13, [r7, #20]
 8009008:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800900c:	4b08      	ldr	r3, [pc, #32]	@ (8009030 <getPackVoltage+0xe8>)
 800900e:	edc3 7a00 	vstr	s15, [r3]

	return pack_voltage_sum;
 8009012:	697b      	ldr	r3, [r7, #20]
 8009014:	ee07 3a90 	vmov	s15, r3
}
 8009018:	eeb0 0a67 	vmov.f32	s0, s15
 800901c:	3718      	adds	r7, #24
 800901e:	46bd      	mov	sp, r7
 8009020:	bd80      	pop	{r7, pc}
 8009022:	bf00      	nop
 8009024:	20001c8c 	.word	0x20001c8c
 8009028:	42c80000 	.word	0x42c80000
 800902c:	20001c90 	.word	0x20001c90
 8009030:	20001c94 	.word	0x20001c94

08009034 <updateSOC>:

#define SOC_READ_TIMEOUT 30000 // wait time before it takes a SOC read based off settled voltage, in ms
uint32_t lastNonZeroCurrentTime = 0;
uint8_t waitingForSOCReinit = 0;

float updateSOC() {
 8009034:	b580      	push	{r7, lr}
 8009036:	b084      	sub	sp, #16
 8009038:	af00      	add	r7, sp, #0
	if (cell_fault != 0) {
 800903a:	4b61      	ldr	r3, [pc, #388]	@ (80091c0 <updateSOC+0x18c>)
 800903c:	781b      	ldrb	r3, [r3, #0]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d006      	beq.n	8009050 <updateSOC+0x1c>
		soc = 0.0f;
 8009042:	4b60      	ldr	r3, [pc, #384]	@ (80091c4 <updateSOC+0x190>)
 8009044:	f04f 0200 	mov.w	r2, #0
 8009048:	601a      	str	r2, [r3, #0]
		return soc;
 800904a:	4b5e      	ldr	r3, [pc, #376]	@ (80091c4 <updateSOC+0x190>)
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	e0b0      	b.n	80091b2 <updateSOC+0x17e>
	}


	uint32_t current_time = HAL_GetTick();
 8009050:	f001 fdb8 	bl	800abc4 <HAL_GetTick>
 8009054:	60f8      	str	r0, [r7, #12]

	if (fabs(current) < REST_CURRENT_THRESHOLD) {
 8009056:	4b5c      	ldr	r3, [pc, #368]	@ (80091c8 <updateSOC+0x194>)
 8009058:	edd3 7a00 	vldr	s15, [r3]
 800905c:	eef0 7ae7 	vabs.f32	s15, s15
 8009060:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8009064:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800906c:	d50d      	bpl.n	800908a <updateSOC+0x56>
		if (!is_resting) {
 800906e:	4b57      	ldr	r3, [pc, #348]	@ (80091cc <updateSOC+0x198>)
 8009070:	781b      	ldrb	r3, [r3, #0]
 8009072:	f083 0301 	eor.w	r3, r3, #1
 8009076:	b2db      	uxtb	r3, r3
 8009078:	2b00      	cmp	r3, #0
 800907a:	d009      	beq.n	8009090 <updateSOC+0x5c>
			is_resting = true;
 800907c:	4b53      	ldr	r3, [pc, #332]	@ (80091cc <updateSOC+0x198>)
 800907e:	2201      	movs	r2, #1
 8009080:	701a      	strb	r2, [r3, #0]
			rest_start_time = current_time;
 8009082:	4a53      	ldr	r2, [pc, #332]	@ (80091d0 <updateSOC+0x19c>)
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	6013      	str	r3, [r2, #0]
 8009088:	e002      	b.n	8009090 <updateSOC+0x5c>
		}
	} else {
		is_resting = false;
 800908a:	4b50      	ldr	r3, [pc, #320]	@ (80091cc <updateSOC+0x198>)
 800908c:	2200      	movs	r2, #0
 800908e:	701a      	strb	r2, [r3, #0]
	}

	if (is_resting && (current_time - rest_start_time > REST_DURATION_MS)) {
 8009090:	4b4e      	ldr	r3, [pc, #312]	@ (80091cc <updateSOC+0x198>)
 8009092:	781b      	ldrb	r3, [r3, #0]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d01f      	beq.n	80090d8 <updateSOC+0xa4>
 8009098:	4b4d      	ldr	r3, [pc, #308]	@ (80091d0 <updateSOC+0x19c>)
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	68fa      	ldr	r2, [r7, #12]
 800909e:	1ad3      	subs	r3, r2, r3
 80090a0:	f247 5230 	movw	r2, #30000	@ 0x7530
 80090a4:	4293      	cmp	r3, r2
 80090a6:	d917      	bls.n	80090d8 <updateSOC+0xa4>
		soc = voltagetoSOC(avg_cell);
 80090a8:	4b4a      	ldr	r3, [pc, #296]	@ (80091d4 <updateSOC+0x1a0>)
 80090aa:	edd3 7a00 	vldr	s15, [r3]
 80090ae:	eeb0 0a67 	vmov.f32	s0, s15
 80090b2:	f000 fa9f 	bl	80095f4 <voltagetoSOC>
 80090b6:	eef0 7a40 	vmov.f32	s15, s0
 80090ba:	4b42      	ldr	r3, [pc, #264]	@ (80091c4 <updateSOC+0x190>)
 80090bc:	edc3 7a00 	vstr	s15, [r3]

		// reset the coloumb counter
		coulombs = 0.0f;
 80090c0:	4b45      	ldr	r3, [pc, #276]	@ (80091d8 <updateSOC+0x1a4>)
 80090c2:	f04f 0200 	mov.w	r2, #0
 80090c6:	601a      	str	r2, [r3, #0]
		initial_soc = soc;
 80090c8:	4b3e      	ldr	r3, [pc, #248]	@ (80091c4 <updateSOC+0x190>)
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	4a43      	ldr	r2, [pc, #268]	@ (80091dc <updateSOC+0x1a8>)
 80090ce:	6013      	str	r3, [r2, #0]

		rest_start_time = current_time;
 80090d0:	4a3f      	ldr	r2, [pc, #252]	@ (80091d0 <updateSOC+0x19c>)
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	6013      	str	r3, [r2, #0]
 80090d6:	e051      	b.n	800917c <updateSOC+0x148>
	}
	// Coulomb counting
	else {
		if (initial_soc < 0.0f) {
 80090d8:	4b40      	ldr	r3, [pc, #256]	@ (80091dc <updateSOC+0x1a8>)
 80090da:	edd3 7a00 	vldr	s15, [r3]
 80090de:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80090e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090e6:	d512      	bpl.n	800910e <updateSOC+0xda>
			initial_soc = voltagetoSOC(avg_cell);
 80090e8:	4b3a      	ldr	r3, [pc, #232]	@ (80091d4 <updateSOC+0x1a0>)
 80090ea:	edd3 7a00 	vldr	s15, [r3]
 80090ee:	eeb0 0a67 	vmov.f32	s0, s15
 80090f2:	f000 fa7f 	bl	80095f4 <voltagetoSOC>
 80090f6:	eef0 7a40 	vmov.f32	s15, s0
 80090fa:	4b38      	ldr	r3, [pc, #224]	@ (80091dc <updateSOC+0x1a8>)
 80090fc:	edc3 7a00 	vstr	s15, [r3]
			soc = initial_soc;
 8009100:	4b36      	ldr	r3, [pc, #216]	@ (80091dc <updateSOC+0x1a8>)
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	4a2f      	ldr	r2, [pc, #188]	@ (80091c4 <updateSOC+0x190>)
 8009106:	6013      	str	r3, [r2, #0]
			last_time = current_time;
 8009108:	4a35      	ldr	r2, [pc, #212]	@ (80091e0 <updateSOC+0x1ac>)
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	6013      	str	r3, [r2, #0]
		}

		float delta_t_sec = (current_time - last_time) / 1000.0f;
 800910e:	4b34      	ldr	r3, [pc, #208]	@ (80091e0 <updateSOC+0x1ac>)
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	68fa      	ldr	r2, [r7, #12]
 8009114:	1ad3      	subs	r3, r2, r3
 8009116:	ee07 3a90 	vmov	s15, r3
 800911a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800911e:	eddf 6a31 	vldr	s13, [pc, #196]	@ 80091e4 <updateSOC+0x1b0>
 8009122:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009126:	edc7 7a02 	vstr	s15, [r7, #8]
		last_time = current_time;
 800912a:	4a2d      	ldr	r2, [pc, #180]	@ (80091e0 <updateSOC+0x1ac>)
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	6013      	str	r3, [r2, #0]


		coulombs += current * delta_t_sec;
 8009130:	4b25      	ldr	r3, [pc, #148]	@ (80091c8 <updateSOC+0x194>)
 8009132:	ed93 7a00 	vldr	s14, [r3]
 8009136:	edd7 7a02 	vldr	s15, [r7, #8]
 800913a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800913e:	4b26      	ldr	r3, [pc, #152]	@ (80091d8 <updateSOC+0x1a4>)
 8009140:	edd3 7a00 	vldr	s15, [r3]
 8009144:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009148:	4b23      	ldr	r3, [pc, #140]	@ (80091d8 <updateSOC+0x1a4>)
 800914a:	edc3 7a00 	vstr	s15, [r3]

		float soc_change_percent = (coulombs / BATTERY_CAPACITY_COULOMBS) * 100.0f;
 800914e:	4b22      	ldr	r3, [pc, #136]	@ (80091d8 <updateSOC+0x1a4>)
 8009150:	ed93 7a00 	vldr	s14, [r3]
 8009154:	eddf 6a24 	vldr	s13, [pc, #144]	@ 80091e8 <updateSOC+0x1b4>
 8009158:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800915c:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 80091ec <updateSOC+0x1b8>
 8009160:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009164:	edc7 7a01 	vstr	s15, [r7, #4]
		soc = initial_soc - soc_change_percent;
 8009168:	4b1c      	ldr	r3, [pc, #112]	@ (80091dc <updateSOC+0x1a8>)
 800916a:	ed93 7a00 	vldr	s14, [r3]
 800916e:	edd7 7a01 	vldr	s15, [r7, #4]
 8009172:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009176:	4b13      	ldr	r3, [pc, #76]	@ (80091c4 <updateSOC+0x190>)
 8009178:	edc3 7a00 	vstr	s15, [r3]
	}

	if (soc > 100.0f) {
 800917c:	4b11      	ldr	r3, [pc, #68]	@ (80091c4 <updateSOC+0x190>)
 800917e:	edd3 7a00 	vldr	s15, [r3]
 8009182:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80091ec <updateSOC+0x1b8>
 8009186:	eef4 7ac7 	vcmpe.f32	s15, s14
 800918a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800918e:	dd02      	ble.n	8009196 <updateSOC+0x162>
		soc = 100.0f;
 8009190:	4b0c      	ldr	r3, [pc, #48]	@ (80091c4 <updateSOC+0x190>)
 8009192:	4a17      	ldr	r2, [pc, #92]	@ (80091f0 <updateSOC+0x1bc>)
 8009194:	601a      	str	r2, [r3, #0]
	}
	if (soc < 0.0f) {
 8009196:	4b0b      	ldr	r3, [pc, #44]	@ (80091c4 <updateSOC+0x190>)
 8009198:	edd3 7a00 	vldr	s15, [r3]
 800919c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80091a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091a4:	d503      	bpl.n	80091ae <updateSOC+0x17a>
		soc = 0.0f;
 80091a6:	4b07      	ldr	r3, [pc, #28]	@ (80091c4 <updateSOC+0x190>)
 80091a8:	f04f 0200 	mov.w	r2, #0
 80091ac:	601a      	str	r2, [r3, #0]
//    last_time = current_time;
//
//    // Coulomb counting to track SOC
//    coulombs += current * delta_t_sec;
//    soc = initial_soc - 100 * (coulombs / 64800000.0f); // 64800000 is the amount of total coulombs in 18000 Ah (in percentage)
	return soc;
 80091ae:	4b05      	ldr	r3, [pc, #20]	@ (80091c4 <updateSOC+0x190>)
 80091b0:	681b      	ldr	r3, [r3, #0]
}
 80091b2:	ee07 3a90 	vmov	s15, r3
 80091b6:	eeb0 0a67 	vmov.f32	s0, s15
 80091ba:	3710      	adds	r7, #16
 80091bc:	46bd      	mov	sp, r7
 80091be:	bd80      	pop	{r7, pc}
 80091c0:	20001c7c 	.word	0x20001c7c
 80091c4:	20001c88 	.word	0x20001c88
 80091c8:	20001c84 	.word	0x20001c84
 80091cc:	20001cd0 	.word	0x20001cd0
 80091d0:	20001ccc 	.word	0x20001ccc
 80091d4:	20001c94 	.word	0x20001c94
 80091d8:	20001cc4 	.word	0x20001cc4
 80091dc:	20000048 	.word	0x20000048
 80091e0:	20001cc8 	.word	0x20001cc8
 80091e4:	447a0000 	.word	0x447a0000
 80091e8:	4ac5c100 	.word	0x4ac5c100
 80091ec:	42c80000 	.word	0x42c80000
 80091f0:	42c80000 	.word	0x42c80000

080091f4 <fanPWMControl>:
 * an open-drain pin where LOWER PWM values result in HIGHER fan speeds.
 *
 * @param max_temp Current maximum cell temperature in Celsius
 * @param htimPWM Timer handle for PWM output
 */
void fanPWMControl(float max_temp, TIM_HandleTypeDef *htimPWM) {
 80091f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80091f8:	b090      	sub	sp, #64	@ 0x40
 80091fa:	af08      	add	r7, sp, #32
 80091fc:	ed87 0a01 	vstr	s0, [r7, #4]
 8009200:	6038      	str	r0, [r7, #0]
	static const float MIN_TEMP = 25.0f;    // Start fans at this temperature
	static const float TARGET_TEMP = 40.0f; // Target temperature
	static const float MAX_TEMP = 55.0f;    // Maximum allowed temperature

// Get current time for delta calculation
	uint32_t current_time = HAL_GetTick();
 8009202:	f001 fcdf 	bl	800abc4 <HAL_GetTick>
 8009206:	6178      	str	r0, [r7, #20]
	float delta_time =
			(prev_time == 0) ? 1.0f : (current_time - prev_time) / 1000.0f; // In seconds
 8009208:	4b94      	ldr	r3, [pc, #592]	@ (800945c <fanPWMControl+0x268>)
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	2b00      	cmp	r3, #0
 800920e:	d00c      	beq.n	800922a <fanPWMControl+0x36>
 8009210:	4b92      	ldr	r3, [pc, #584]	@ (800945c <fanPWMControl+0x268>)
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	697a      	ldr	r2, [r7, #20]
 8009216:	1ad3      	subs	r3, r2, r3
 8009218:	ee07 3a90 	vmov	s15, r3
 800921c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009220:	eddf 6a8f 	vldr	s13, [pc, #572]	@ 8009460 <fanPWMControl+0x26c>
 8009224:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009228:	e001      	b.n	800922e <fanPWMControl+0x3a>
 800922a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
	float delta_time =
 800922e:	edc7 7a07 	vstr	s15, [r7, #28]
	prev_time = current_time;
 8009232:	4a8a      	ldr	r2, [pc, #552]	@ (800945c <fanPWMControl+0x268>)
 8009234:	697b      	ldr	r3, [r7, #20]
 8009236:	6013      	str	r3, [r2, #0]

// Prevent integral windup by limiting delta time
	if (delta_time > 5.0f)
 8009238:	edd7 7a07 	vldr	s15, [r7, #28]
 800923c:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8009240:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009244:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009248:	dd02      	ble.n	8009250 <fanPWMControl+0x5c>
		delta_time = 1.0f;
 800924a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800924e:	61fb      	str	r3, [r7, #28]

// If temperature is below minimum threshold, turn off fans
	if (max_temp < MIN_TEMP) {
 8009250:	4b84      	ldr	r3, [pc, #528]	@ (8009464 <fanPWMControl+0x270>)
 8009252:	edd3 7a00 	vldr	s15, [r3]
 8009256:	ed97 7a01 	vldr	s14, [r7, #4]
 800925a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800925e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009262:	d511      	bpl.n	8009288 <fanPWMControl+0x94>
		__HAL_TIM_SET_COMPARE(htimPWM, TIM_CHANNEL_4, htimPWM->Init.Period); // Full OFF (max value in open drain)
 8009264:	683b      	ldr	r3, [r7, #0]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	683a      	ldr	r2, [r7, #0]
 800926a:	68d2      	ldr	r2, [r2, #12]
 800926c:	641a      	str	r2, [r3, #64]	@ 0x40
		fan_status = 0.0f;
 800926e:	4b7e      	ldr	r3, [pc, #504]	@ (8009468 <fanPWMControl+0x274>)
 8009270:	f04f 0200 	mov.w	r2, #0
 8009274:	601a      	str	r2, [r3, #0]
		integral = 0.0f; // Reset integral term
 8009276:	4b7d      	ldr	r3, [pc, #500]	@ (800946c <fanPWMControl+0x278>)
 8009278:	f04f 0200 	mov.w	r2, #0
 800927c:	601a      	str	r2, [r3, #0]
		prev_error = 0.0f;
 800927e:	4b7c      	ldr	r3, [pc, #496]	@ (8009470 <fanPWMControl+0x27c>)
 8009280:	f04f 0200 	mov.w	r2, #0
 8009284:	601a      	str	r2, [r3, #0]
		return;
 8009286:	e0e5      	b.n	8009454 <fanPWMControl+0x260>
	}

// Calculate error (positive error means we're above target temp)
	float error = max_temp - TARGET_TEMP;
 8009288:	4b7a      	ldr	r3, [pc, #488]	@ (8009474 <fanPWMControl+0x280>)
 800928a:	edd3 7a00 	vldr	s15, [r3]
 800928e:	ed97 7a01 	vldr	s14, [r7, #4]
 8009292:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009296:	edc7 7a04 	vstr	s15, [r7, #16]

// Compute integral with anti-windup
	integral += error * delta_time;
 800929a:	ed97 7a04 	vldr	s14, [r7, #16]
 800929e:	edd7 7a07 	vldr	s15, [r7, #28]
 80092a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80092a6:	4b71      	ldr	r3, [pc, #452]	@ (800946c <fanPWMControl+0x278>)
 80092a8:	edd3 7a00 	vldr	s15, [r3]
 80092ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80092b0:	4b6e      	ldr	r3, [pc, #440]	@ (800946c <fanPWMControl+0x278>)
 80092b2:	edc3 7a00 	vstr	s15, [r3]

// Limit integral to prevent excessive buildup
	if (integral > 100.0f)
 80092b6:	4b6d      	ldr	r3, [pc, #436]	@ (800946c <fanPWMControl+0x278>)
 80092b8:	edd3 7a00 	vldr	s15, [r3]
 80092bc:	ed9f 7a6e 	vldr	s14, [pc, #440]	@ 8009478 <fanPWMControl+0x284>
 80092c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80092c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092c8:	dd02      	ble.n	80092d0 <fanPWMControl+0xdc>
		integral = 100.0f;
 80092ca:	4b68      	ldr	r3, [pc, #416]	@ (800946c <fanPWMControl+0x278>)
 80092cc:	4a6b      	ldr	r2, [pc, #428]	@ (800947c <fanPWMControl+0x288>)
 80092ce:	601a      	str	r2, [r3, #0]
	if (integral < -100.0f)
 80092d0:	4b66      	ldr	r3, [pc, #408]	@ (800946c <fanPWMControl+0x278>)
 80092d2:	edd3 7a00 	vldr	s15, [r3]
 80092d6:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 8009480 <fanPWMControl+0x28c>
 80092da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80092de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092e2:	d502      	bpl.n	80092ea <fanPWMControl+0xf6>
		integral = -100.0f;
 80092e4:	4b61      	ldr	r3, [pc, #388]	@ (800946c <fanPWMControl+0x278>)
 80092e6:	4a67      	ldr	r2, [pc, #412]	@ (8009484 <fanPWMControl+0x290>)
 80092e8:	601a      	str	r2, [r3, #0]

// If we're below target, slowly reduce integral
	if (error < 0 && integral > 0) {
 80092ea:	edd7 7a04 	vldr	s15, [r7, #16]
 80092ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80092f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092f6:	d511      	bpl.n	800931c <fanPWMControl+0x128>
 80092f8:	4b5c      	ldr	r3, [pc, #368]	@ (800946c <fanPWMControl+0x278>)
 80092fa:	edd3 7a00 	vldr	s15, [r3]
 80092fe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009306:	dd09      	ble.n	800931c <fanPWMControl+0x128>
		integral *= 0.95f; // Decay integral when under target temp
 8009308:	4b58      	ldr	r3, [pc, #352]	@ (800946c <fanPWMControl+0x278>)
 800930a:	edd3 7a00 	vldr	s15, [r3]
 800930e:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8009488 <fanPWMControl+0x294>
 8009312:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009316:	4b55      	ldr	r3, [pc, #340]	@ (800946c <fanPWMControl+0x278>)
 8009318:	edc3 7a00 	vstr	s15, [r3]
	}

// Compute derivative
	float derivative =
			(delta_time > 0.0f) ? (error - prev_error) / delta_time : 0.0f;
 800931c:	edd7 7a07 	vldr	s15, [r7, #28]
 8009320:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009328:	dd0b      	ble.n	8009342 <fanPWMControl+0x14e>
 800932a:	4b51      	ldr	r3, [pc, #324]	@ (8009470 <fanPWMControl+0x27c>)
 800932c:	edd3 7a00 	vldr	s15, [r3]
 8009330:	ed97 7a04 	vldr	s14, [r7, #16]
 8009334:	ee77 6a67 	vsub.f32	s13, s14, s15
 8009338:	ed97 7a07 	vldr	s14, [r7, #28]
 800933c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009340:	e001      	b.n	8009346 <fanPWMControl+0x152>
 8009342:	eddf 7a52 	vldr	s15, [pc, #328]	@ 800948c <fanPWMControl+0x298>
	float derivative =
 8009346:	edc7 7a03 	vstr	s15, [r7, #12]
	prev_error = error;
 800934a:	4a49      	ldr	r2, [pc, #292]	@ (8009470 <fanPWMControl+0x27c>)
 800934c:	693b      	ldr	r3, [r7, #16]
 800934e:	6013      	str	r3, [r2, #0]

// Calculate PID output (0.0 = no fan, 1.0 = max fan)
	float pid_output = Kp * error + Ki * integral + Kd * derivative;
 8009350:	4b4f      	ldr	r3, [pc, #316]	@ (8009490 <fanPWMControl+0x29c>)
 8009352:	ed93 7a00 	vldr	s14, [r3]
 8009356:	edd7 7a04 	vldr	s15, [r7, #16]
 800935a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800935e:	4b4d      	ldr	r3, [pc, #308]	@ (8009494 <fanPWMControl+0x2a0>)
 8009360:	edd3 6a00 	vldr	s13, [r3]
 8009364:	4b41      	ldr	r3, [pc, #260]	@ (800946c <fanPWMControl+0x278>)
 8009366:	edd3 7a00 	vldr	s15, [r3]
 800936a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800936e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009372:	4b49      	ldr	r3, [pc, #292]	@ (8009498 <fanPWMControl+0x2a4>)
 8009374:	edd3 6a00 	vldr	s13, [r3]
 8009378:	edd7 7a03 	vldr	s15, [r7, #12]
 800937c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009380:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009384:	edc7 7a06 	vstr	s15, [r7, #24]

// Emergency override for high temperatures
	if (max_temp >= MAX_TEMP) {
 8009388:	4b44      	ldr	r3, [pc, #272]	@ (800949c <fanPWMControl+0x2a8>)
 800938a:	edd3 7a00 	vldr	s15, [r3]
 800938e:	ed97 7a01 	vldr	s14, [r7, #4]
 8009392:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800939a:	db02      	blt.n	80093a2 <fanPWMControl+0x1ae>
		pid_output = 1.0f; // Maximum fan speed
 800939c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80093a0:	61bb      	str	r3, [r7, #24]
	}

// Limit output range between 0.0 and 1.0
	if (pid_output < 0.0f)
 80093a2:	edd7 7a06 	vldr	s15, [r7, #24]
 80093a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80093aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093ae:	d502      	bpl.n	80093b6 <fanPWMControl+0x1c2>
		pid_output = 0.0f;
 80093b0:	f04f 0300 	mov.w	r3, #0
 80093b4:	61bb      	str	r3, [r7, #24]
	if (pid_output > 1.0f)
 80093b6:	edd7 7a06 	vldr	s15, [r7, #24]
 80093ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80093be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80093c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093c6:	dd02      	ble.n	80093ce <fanPWMControl+0x1da>
		pid_output = 1.0f;
 80093c8:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80093cc:	61bb      	str	r3, [r7, #24]

// Calculate PWM value - NOTE: Value is inverted (1.0 = no fans, 0.0 = max fans)
// Scale between 0 and Init.Period in inverted fashion
	uint32_t pwm_value = (uint32_t) (htimPWM->Init.Period * (1.0f - pid_output));
 80093ce:	683b      	ldr	r3, [r7, #0]
 80093d0:	68db      	ldr	r3, [r3, #12]
 80093d2:	ee07 3a90 	vmov	s15, r3
 80093d6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80093da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80093de:	edd7 7a06 	vldr	s15, [r7, #24]
 80093e2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80093e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80093ee:	ee17 3a90 	vmov	r3, s15
 80093f2:	60bb      	str	r3, [r7, #8]

// Update PWM output
	__HAL_TIM_SET_COMPARE(htimPWM, TIM_CHANNEL_4, pwm_value);
 80093f4:	683b      	ldr	r3, [r7, #0]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	68ba      	ldr	r2, [r7, #8]
 80093fa:	641a      	str	r2, [r3, #64]	@ 0x40

// Store current fan status (as percentage of max speed)
	fan_status = pid_output * 100.0f;
 80093fc:	edd7 7a06 	vldr	s15, [r7, #24]
 8009400:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8009478 <fanPWMControl+0x284>
 8009404:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009408:	4b17      	ldr	r3, [pc, #92]	@ (8009468 <fanPWMControl+0x274>)
 800940a:	edc3 7a00 	vstr	s15, [r3]

// Debug output
	if (PRINT_ON) printf("Temp: %.1fC, Error: %.1f, PID: %.2f, Fan: %.0f%%, PWM: %lu\r\n",
 800940e:	6878      	ldr	r0, [r7, #4]
 8009410:	f7f7 f8a2 	bl	8000558 <__aeabi_f2d>
 8009414:	4682      	mov	sl, r0
 8009416:	468b      	mov	fp, r1
 8009418:	6938      	ldr	r0, [r7, #16]
 800941a:	f7f7 f89d 	bl	8000558 <__aeabi_f2d>
 800941e:	4604      	mov	r4, r0
 8009420:	460d      	mov	r5, r1
 8009422:	69b8      	ldr	r0, [r7, #24]
 8009424:	f7f7 f898 	bl	8000558 <__aeabi_f2d>
 8009428:	4680      	mov	r8, r0
 800942a:	4689      	mov	r9, r1
 800942c:	4b0e      	ldr	r3, [pc, #56]	@ (8009468 <fanPWMControl+0x274>)
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	4618      	mov	r0, r3
 8009432:	f7f7 f891 	bl	8000558 <__aeabi_f2d>
 8009436:	4602      	mov	r2, r0
 8009438:	460b      	mov	r3, r1
 800943a:	68b9      	ldr	r1, [r7, #8]
 800943c:	9106      	str	r1, [sp, #24]
 800943e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009442:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8009446:	e9cd 4500 	strd	r4, r5, [sp]
 800944a:	4652      	mov	r2, sl
 800944c:	465b      	mov	r3, fp
 800944e:	4814      	ldr	r0, [pc, #80]	@ (80094a0 <fanPWMControl+0x2ac>)
 8009450:	f00a fa32 	bl	80138b8 <iprintf>
			max_temp, error, pid_output, fan_status, pwm_value);
}
 8009454:	3720      	adds	r7, #32
 8009456:	46bd      	mov	sp, r7
 8009458:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800945c:	200021c0 	.word	0x200021c0
 8009460:	447a0000 	.word	0x447a0000
 8009464:	080176c8 	.word	0x080176c8
 8009468:	20001cc0 	.word	0x20001cc0
 800946c:	200021c4 	.word	0x200021c4
 8009470:	200021c8 	.word	0x200021c8
 8009474:	080176cc 	.word	0x080176cc
 8009478:	42c80000 	.word	0x42c80000
 800947c:	42c80000 	.word	0x42c80000
 8009480:	c2c80000 	.word	0xc2c80000
 8009484:	c2c80000 	.word	0xc2c80000
 8009488:	3f733333 	.word	0x3f733333
 800948c:	00000000 	.word	0x00000000
 8009490:	080176d0 	.word	0x080176d0
 8009494:	080176d4 	.word	0x080176d4
 8009498:	080176d8 	.word	0x080176d8
 800949c:	080176dc 	.word	0x080176dc
 80094a0:	08017394 	.word	0x08017394

080094a4 <interpolate>:

float interpolate(float x, const float x_points[], const float y_points[], int num_points) {
 80094a4:	b480      	push	{r7}
 80094a6:	b08b      	sub	sp, #44	@ 0x2c
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	ed87 0a03 	vstr	s0, [r7, #12]
 80094ae:	60b8      	str	r0, [r7, #8]
 80094b0:	6079      	str	r1, [r7, #4]
 80094b2:	603a      	str	r2, [r7, #0]
    if (x <= x_points[0]) {
 80094b4:	68bb      	ldr	r3, [r7, #8]
 80094b6:	edd3 7a00 	vldr	s15, [r3]
 80094ba:	ed97 7a03 	vldr	s14, [r7, #12]
 80094be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80094c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094c6:	d803      	bhi.n	80094d0 <interpolate+0x2c>
        return y_points[0];
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	edd3 7a00 	vldr	s15, [r3]
 80094ce:	e089      	b.n	80095e4 <interpolate+0x140>
    }

    if (x >= x_points[num_points - 1]) {
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80094d6:	3b01      	subs	r3, #1
 80094d8:	009b      	lsls	r3, r3, #2
 80094da:	68ba      	ldr	r2, [r7, #8]
 80094dc:	4413      	add	r3, r2
 80094de:	edd3 7a00 	vldr	s15, [r3]
 80094e2:	ed97 7a03 	vldr	s14, [r7, #12]
 80094e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80094ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094ee:	db09      	blt.n	8009504 <interpolate+0x60>
        return y_points[num_points - 1];
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80094f6:	3b01      	subs	r3, #1
 80094f8:	009b      	lsls	r3, r3, #2
 80094fa:	687a      	ldr	r2, [r7, #4]
 80094fc:	4413      	add	r3, r2
 80094fe:	edd3 7a00 	vldr	s15, [r3]
 8009502:	e06f      	b.n	80095e4 <interpolate+0x140>
    }

    for (int i = 0; i < num_points - 1; i++) {
 8009504:	2300      	movs	r3, #0
 8009506:	627b      	str	r3, [r7, #36]	@ 0x24
 8009508:	e05e      	b.n	80095c8 <interpolate+0x124>
        if (x >= x_points[i] && x <= x_points[i + 1]) {
 800950a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800950c:	009b      	lsls	r3, r3, #2
 800950e:	68ba      	ldr	r2, [r7, #8]
 8009510:	4413      	add	r3, r2
 8009512:	edd3 7a00 	vldr	s15, [r3]
 8009516:	ed97 7a03 	vldr	s14, [r7, #12]
 800951a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800951e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009522:	db4e      	blt.n	80095c2 <interpolate+0x11e>
 8009524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009526:	3301      	adds	r3, #1
 8009528:	009b      	lsls	r3, r3, #2
 800952a:	68ba      	ldr	r2, [r7, #8]
 800952c:	4413      	add	r3, r2
 800952e:	edd3 7a00 	vldr	s15, [r3]
 8009532:	ed97 7a03 	vldr	s14, [r7, #12]
 8009536:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800953a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800953e:	d840      	bhi.n	80095c2 <interpolate+0x11e>
            float x1 = x_points[i];
 8009540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009542:	009b      	lsls	r3, r3, #2
 8009544:	68ba      	ldr	r2, [r7, #8]
 8009546:	4413      	add	r3, r2
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	623b      	str	r3, [r7, #32]
            float y1 = y_points[i];
 800954c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800954e:	009b      	lsls	r3, r3, #2
 8009550:	687a      	ldr	r2, [r7, #4]
 8009552:	4413      	add	r3, r2
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	61fb      	str	r3, [r7, #28]
            float x2 = x_points[i + 1];
 8009558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800955a:	3301      	adds	r3, #1
 800955c:	009b      	lsls	r3, r3, #2
 800955e:	68ba      	ldr	r2, [r7, #8]
 8009560:	4413      	add	r3, r2
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	61bb      	str	r3, [r7, #24]
            float y2 = y_points[i + 1];
 8009566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009568:	3301      	adds	r3, #1
 800956a:	009b      	lsls	r3, r3, #2
 800956c:	687a      	ldr	r2, [r7, #4]
 800956e:	4413      	add	r3, r2
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	617b      	str	r3, [r7, #20]

            if (x1 == x2) {
 8009574:	ed97 7a08 	vldr	s14, [r7, #32]
 8009578:	edd7 7a06 	vldr	s15, [r7, #24]
 800957c:	eeb4 7a67 	vcmp.f32	s14, s15
 8009580:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009584:	d102      	bne.n	800958c <interpolate+0xe8>
                return y1;
 8009586:	edd7 7a07 	vldr	s15, [r7, #28]
 800958a:	e02b      	b.n	80095e4 <interpolate+0x140>
            }

            // y = y1 + (x - x1) * (slope)
            return y1 + (x - x1) * (y2 - y1) / (x2 - x1);
 800958c:	ed97 7a03 	vldr	s14, [r7, #12]
 8009590:	edd7 7a08 	vldr	s15, [r7, #32]
 8009594:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009598:	edd7 6a05 	vldr	s13, [r7, #20]
 800959c:	edd7 7a07 	vldr	s15, [r7, #28]
 80095a0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80095a4:	ee67 6a27 	vmul.f32	s13, s14, s15
 80095a8:	ed97 7a06 	vldr	s14, [r7, #24]
 80095ac:	edd7 7a08 	vldr	s15, [r7, #32]
 80095b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80095b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80095b8:	edd7 7a07 	vldr	s15, [r7, #28]
 80095bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80095c0:	e010      	b.n	80095e4 <interpolate+0x140>
    for (int i = 0; i < num_points - 1; i++) {
 80095c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095c4:	3301      	adds	r3, #1
 80095c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80095c8:	683b      	ldr	r3, [r7, #0]
 80095ca:	3b01      	subs	r3, #1
 80095cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80095ce:	429a      	cmp	r2, r3
 80095d0:	db9b      	blt.n	800950a <interpolate+0x66>
        }
    }


    return y_points[num_points - 1];
 80095d2:	683b      	ldr	r3, [r7, #0]
 80095d4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80095d8:	3b01      	subs	r3, #1
 80095da:	009b      	lsls	r3, r3, #2
 80095dc:	687a      	ldr	r2, [r7, #4]
 80095de:	4413      	add	r3, r2
 80095e0:	edd3 7a00 	vldr	s15, [r3]
}
 80095e4:	eeb0 0a67 	vmov.f32	s0, s15
 80095e8:	372c      	adds	r7, #44	@ 0x2c
 80095ea:	46bd      	mov	sp, r7
 80095ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f0:	4770      	bx	lr
	...

080095f4 <voltagetoSOC>:


float voltagetoSOC(float voltage) {
 80095f4:	b580      	push	{r7, lr}
 80095f6:	b082      	sub	sp, #8
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	ed87 0a01 	vstr	s0, [r7, #4]
    return interpolate(voltage, SOC_LUT_VOLTAGES, SOC_LUT_PERCENT, SOC_LUT_SIZE);
 80095fe:	2309      	movs	r3, #9
 8009600:	461a      	mov	r2, r3
 8009602:	4906      	ldr	r1, [pc, #24]	@ (800961c <voltagetoSOC+0x28>)
 8009604:	4806      	ldr	r0, [pc, #24]	@ (8009620 <voltagetoSOC+0x2c>)
 8009606:	ed97 0a01 	vldr	s0, [r7, #4]
 800960a:	f7ff ff4b 	bl	80094a4 <interpolate>
 800960e:	eef0 7a40 	vmov.f32	s15, s0
}
 8009612:	eeb0 0a67 	vmov.f32	s0, s15
 8009616:	3708      	adds	r7, #8
 8009618:	46bd      	mov	sp, r7
 800961a:	bd80      	pop	{r7, pc}
 800961c:	08017604 	.word	0x08017604
 8009620:	080175e0 	.word	0x080175e0

08009624 <calcDCL>:
float SOCtoVoltage(float soc) {
    return interpolate(soc, SOC_LUT_PERCENT, SOC_LUT_VOLTAGES, SOC_LUT_SIZE);
}


float calcDCL() {
 8009624:	b580      	push	{r7, lr}
 8009626:	af00      	add	r7, sp, #0
    return interpolate(highest_temp, DCL_LUT_TEMP, DCL_LUT_CURRENT, DCL_LUT_SIZE);
 8009628:	4b07      	ldr	r3, [pc, #28]	@ (8009648 <calcDCL+0x24>)
 800962a:	edd3 7a00 	vldr	s15, [r3]
 800962e:	2308      	movs	r3, #8
 8009630:	461a      	mov	r2, r3
 8009632:	4906      	ldr	r1, [pc, #24]	@ (800964c <calcDCL+0x28>)
 8009634:	4806      	ldr	r0, [pc, #24]	@ (8009650 <calcDCL+0x2c>)
 8009636:	eeb0 0a67 	vmov.f32	s0, s15
 800963a:	f7ff ff33 	bl	80094a4 <interpolate>
 800963e:	eef0 7a40 	vmov.f32	s15, s0
}
 8009642:	eeb0 0a67 	vmov.f32	s0, s15
 8009646:	bd80      	pop	{r7, pc}
 8009648:	20001cac 	.word	0x20001cac
 800964c:	08017648 	.word	0x08017648
 8009650:	08017628 	.word	0x08017628

08009654 <calcCCL>:


float calcCCL() {
 8009654:	b580      	push	{r7, lr}
 8009656:	af00      	add	r7, sp, #0
    return interpolate(highest_temp, CCL_LUT_TEMP, CCL_LUT_CURRENT, CCL_LUT_SIZE);
 8009658:	4b07      	ldr	r3, [pc, #28]	@ (8009678 <calcCCL+0x24>)
 800965a:	edd3 7a00 	vldr	s15, [r3]
 800965e:	230b      	movs	r3, #11
 8009660:	461a      	mov	r2, r3
 8009662:	4906      	ldr	r1, [pc, #24]	@ (800967c <calcCCL+0x28>)
 8009664:	4806      	ldr	r0, [pc, #24]	@ (8009680 <calcCCL+0x2c>)
 8009666:	eeb0 0a67 	vmov.f32	s0, s15
 800966a:	f7ff ff1b 	bl	80094a4 <interpolate>
 800966e:	eef0 7a40 	vmov.f32	s15, s0
}
 8009672:	eeb0 0a67 	vmov.f32	s0, s15
 8009676:	bd80      	pop	{r7, pc}
 8009678:	20001cac 	.word	0x20001cac
 800967c:	08017694 	.word	0x08017694
 8009680:	08017668 	.word	0x08017668

08009684 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8009684:	b580      	push	{r7, lr}
 8009686:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8009688:	f001 fa37 	bl	800aafa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800968c:	f000 f8ac 	bl	80097e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8009690:	f000 fca8 	bl	8009fe4 <MX_GPIO_Init>
  MX_ADC1_Init();
 8009694:	f000 f8f6 	bl	8009884 <MX_ADC1_Init>
  MX_I2C1_Init();
 8009698:	f000 fa20 	bl	8009adc <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 800969c:	f000 fa5e 	bl	8009b5c <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 80096a0:	f000 fad2 	bl	8009c48 <MX_SPI1_Init>
  MX_FDCAN2_Init();
 80096a4:	f000 f9cc 	bl	8009a40 <MX_FDCAN2_Init>
  MX_ADC2_Init();
 80096a8:	f000 f964 	bl	8009974 <MX_ADC2_Init>
  MX_RTC_Init();
 80096ac:	f000 faa0 	bl	8009bf0 <MX_RTC_Init>
  MX_TIM2_Init();
 80096b0:	f000 fb9c 	bl	8009dec <MX_TIM2_Init>
  MX_TIM8_Init();
 80096b4:	f000 fc42 	bl	8009f3c <MX_TIM8_Init>
  MX_TIM1_Init();
 80096b8:	f000 fb04 	bl	8009cc4 <MX_TIM1_Init>
  MX_TIM3_Init();
 80096bc:	f000 fbe4 	bl	8009e88 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
	user_adBms6830_getAccyStatus();
 80096c0:	f7ff fa8e 	bl	8008be0 <user_adBms6830_getAccyStatus>
	//  // Set duty cycle (e.g., 50%)
	//  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 196600);	// full on is 196600
	//  Delay_ms(5000);
	//  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 196570);	// full on is 196600

	init_FDCAN_header(&FDCAN_BMS_CONTEXT_INSTANCE.header_6b0, FDCAN_MSG_ID_6B0);
 80096c4:	f44f 61d6 	mov.w	r1, #1712	@ 0x6b0
 80096c8:	4837      	ldr	r0, [pc, #220]	@ (80097a8 <main+0x124>)
 80096ca:	f7fe faf7 	bl	8007cbc <init_FDCAN_header>
			init_FDCAN_header(&FDCAN_BMS_CONTEXT_INSTANCE.header_6b1, FDCAN_MSG_ID_6B1);
 80096ce:	f240 61b1 	movw	r1, #1713	@ 0x6b1
 80096d2:	4836      	ldr	r0, [pc, #216]	@ (80097ac <main+0x128>)
 80096d4:	f7fe faf2 	bl	8007cbc <init_FDCAN_header>
			init_FDCAN_header(&FDCAN_BMS_CONTEXT_INSTANCE.header_6b2, FDCAN_MSG_ID_6B2);
 80096d8:	f240 61b2 	movw	r1, #1714	@ 0x6b2
 80096dc:	4834      	ldr	r0, [pc, #208]	@ (80097b0 <main+0x12c>)
 80096de:	f7fe faed 	bl	8007cbc <init_FDCAN_header>
			init_FDCAN_header_EXTENDED(&FDCAN_BMS_CONTEXT_INSTANCE.CAN_CHGCONTEXT.header_1806E7F4, 0x1806E7F4);
 80096e2:	4934      	ldr	r1, [pc, #208]	@ (80097b4 <main+0x130>)
 80096e4:	4834      	ldr	r0, [pc, #208]	@ (80097b8 <main+0x134>)
 80096e6:	f7fe fb0f 	bl	8007d08 <init_FDCAN_header_EXTENDED>
			init_FDCAN_header_EXTENDED(&FDCAN_BMS_CONTEXT_INSTANCE.CAN_CHGCONTEXT.header_1806E5F4, 0x1806E5F4);
 80096ea:	4934      	ldr	r1, [pc, #208]	@ (80097bc <main+0x138>)
 80096ec:	4834      	ldr	r0, [pc, #208]	@ (80097c0 <main+0x13c>)
 80096ee:	f7fe fb0b 	bl	8007d08 <init_FDCAN_header_EXTENDED>
			init_FDCAN_header_EXTENDED(&FDCAN_BMS_CONTEXT_INSTANCE.CAN_CHGCONTEXT.header_1806E9F4, 0x1806E9F4);
 80096f2:	4934      	ldr	r1, [pc, #208]	@ (80097c4 <main+0x140>)
 80096f4:	4834      	ldr	r0, [pc, #208]	@ (80097c8 <main+0x144>)
 80096f6:	f7fe fb07 	bl	8007d08 <init_FDCAN_header_EXTENDED>
			init_FDCAN_header_EXTENDED(&FDCAN_BMS_CONTEXT_INSTANCE.CAN_CHGCONTEXT.header_18FF50E5, 0x18FF50E5);
 80096fa:	4934      	ldr	r1, [pc, #208]	@ (80097cc <main+0x148>)
 80096fc:	4834      	ldr	r0, [pc, #208]	@ (80097d0 <main+0x14c>)
 80096fe:	f7fe fb03 	bl	8007d08 <init_FDCAN_header_EXTENDED>

	if (accy_status == CHARGE_POWER) {
 8009702:	4b34      	ldr	r3, [pc, #208]	@ (80097d4 <main+0x150>)
 8009704:	781b      	ldrb	r3, [r3, #0]
 8009706:	461a      	mov	r2, r3
 8009708:	4b33      	ldr	r3, [pc, #204]	@ (80097d8 <main+0x154>)
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	429a      	cmp	r2, r3
 800970e:	d143      	bne.n	8009798 <main+0x114>
		HAL_FDCAN_DeInit(&hfdcan2);
 8009710:	4832      	ldr	r0, [pc, #200]	@ (80097dc <main+0x158>)
 8009712:	f003 f905 	bl	800c920 <HAL_FDCAN_DeInit>

		hfdcan2.Instance = FDCAN2;
 8009716:	4b31      	ldr	r3, [pc, #196]	@ (80097dc <main+0x158>)
 8009718:	4a31      	ldr	r2, [pc, #196]	@ (80097e0 <main+0x15c>)
 800971a:	601a      	str	r2, [r3, #0]
		hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800971c:	4b2f      	ldr	r3, [pc, #188]	@ (80097dc <main+0x158>)
 800971e:	2200      	movs	r2, #0
 8009720:	605a      	str	r2, [r3, #4]
		hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8009722:	4b2e      	ldr	r3, [pc, #184]	@ (80097dc <main+0x158>)
 8009724:	2200      	movs	r2, #0
 8009726:	609a      	str	r2, [r3, #8]
		hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8009728:	4b2c      	ldr	r3, [pc, #176]	@ (80097dc <main+0x158>)
 800972a:	2200      	movs	r2, #0
 800972c:	60da      	str	r2, [r3, #12]
		hfdcan2.Init.AutoRetransmission = DISABLE;
 800972e:	4b2b      	ldr	r3, [pc, #172]	@ (80097dc <main+0x158>)
 8009730:	2200      	movs	r2, #0
 8009732:	741a      	strb	r2, [r3, #16]
		hfdcan2.Init.TransmitPause = DISABLE;
 8009734:	4b29      	ldr	r3, [pc, #164]	@ (80097dc <main+0x158>)
 8009736:	2200      	movs	r2, #0
 8009738:	745a      	strb	r2, [r3, #17]
		hfdcan2.Init.ProtocolException = DISABLE;
 800973a:	4b28      	ldr	r3, [pc, #160]	@ (80097dc <main+0x158>)
 800973c:	2200      	movs	r2, #0
 800973e:	749a      	strb	r2, [r3, #18]
		hfdcan2.Init.NominalPrescaler = 40;
 8009740:	4b26      	ldr	r3, [pc, #152]	@ (80097dc <main+0x158>)
 8009742:	2228      	movs	r2, #40	@ 0x28
 8009744:	615a      	str	r2, [r3, #20]
		hfdcan2.Init.NominalSyncJumpWidth = 1;
 8009746:	4b25      	ldr	r3, [pc, #148]	@ (80097dc <main+0x158>)
 8009748:	2201      	movs	r2, #1
 800974a:	619a      	str	r2, [r3, #24]
		hfdcan2.Init.NominalTimeSeg1 = 14;
 800974c:	4b23      	ldr	r3, [pc, #140]	@ (80097dc <main+0x158>)
 800974e:	220e      	movs	r2, #14
 8009750:	61da      	str	r2, [r3, #28]
		hfdcan2.Init.NominalTimeSeg2 = 2;
 8009752:	4b22      	ldr	r3, [pc, #136]	@ (80097dc <main+0x158>)
 8009754:	2202      	movs	r2, #2
 8009756:	621a      	str	r2, [r3, #32]
		hfdcan2.Init.DataPrescaler = 1;
 8009758:	4b20      	ldr	r3, [pc, #128]	@ (80097dc <main+0x158>)
 800975a:	2201      	movs	r2, #1
 800975c:	625a      	str	r2, [r3, #36]	@ 0x24
		hfdcan2.Init.DataSyncJumpWidth = 1;
 800975e:	4b1f      	ldr	r3, [pc, #124]	@ (80097dc <main+0x158>)
 8009760:	2201      	movs	r2, #1
 8009762:	629a      	str	r2, [r3, #40]	@ 0x28
		hfdcan2.Init.DataTimeSeg1 = 1;
 8009764:	4b1d      	ldr	r3, [pc, #116]	@ (80097dc <main+0x158>)
 8009766:	2201      	movs	r2, #1
 8009768:	62da      	str	r2, [r3, #44]	@ 0x2c
		hfdcan2.Init.DataTimeSeg2 = 1;
 800976a:	4b1c      	ldr	r3, [pc, #112]	@ (80097dc <main+0x158>)
 800976c:	2201      	movs	r2, #1
 800976e:	631a      	str	r2, [r3, #48]	@ 0x30
		hfdcan2.Init.StdFiltersNbr = 1;
 8009770:	4b1a      	ldr	r3, [pc, #104]	@ (80097dc <main+0x158>)
 8009772:	2201      	movs	r2, #1
 8009774:	635a      	str	r2, [r3, #52]	@ 0x34
		hfdcan2.Init.ExtFiltersNbr = 0;
 8009776:	4b19      	ldr	r3, [pc, #100]	@ (80097dc <main+0x158>)
 8009778:	2200      	movs	r2, #0
 800977a:	639a      	str	r2, [r3, #56]	@ 0x38
		hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800977c:	4b17      	ldr	r3, [pc, #92]	@ (80097dc <main+0x158>)
 800977e:	2200      	movs	r2, #0
 8009780:	63da      	str	r2, [r3, #60]	@ 0x3c
		HAL_FDCAN_Init(&hfdcan2);
 8009782:	4816      	ldr	r0, [pc, #88]	@ (80097dc <main+0x158>)
 8009784:	f002 ff72 	bl	800c66c <HAL_FDCAN_Init>
//		{
//			Error_Handler();
//		}

		/* Start the FDCAN module */
         		if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK)
 8009788:	4814      	ldr	r0, [pc, #80]	@ (80097dc <main+0x158>)
 800978a:	f003 f8ec 	bl	800c966 <HAL_FDCAN_Start>
 800978e:	4603      	mov	r3, r0
 8009790:	2b00      	cmp	r3, #0
 8009792:	d001      	beq.n	8009798 <main+0x114>
		{
			Error_Handler();
 8009794:	f000 fd2e 	bl	800a1f4 <Error_Handler>
//		};
//
//		uint8_t data[8] = {0xDE, 0xAD, 0xBE, 0xEF, 0xAA, 0xBB, 0xCC, 0xDD};
//
//		HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &txHeader, data);
		adbms_main(16, &hfdcan2, &FDCAN_BMS_CONTEXT_INSTANCE, &htim3);
 8009798:	4b12      	ldr	r3, [pc, #72]	@ (80097e4 <main+0x160>)
 800979a:	4a03      	ldr	r2, [pc, #12]	@ (80097a8 <main+0x124>)
 800979c:	490f      	ldr	r1, [pc, #60]	@ (80097dc <main+0x158>)
 800979e:	2010      	movs	r0, #16
 80097a0:	f7fd f8f0 	bl	8006984 <adbms_main>
 80097a4:	e7f8      	b.n	8009798 <main+0x114>
 80097a6:	bf00      	nop
 80097a8:	200025d0 	.word	0x200025d0
 80097ac:	200025f4 	.word	0x200025f4
 80097b0:	20002618 	.word	0x20002618
 80097b4:	1806e7f4 	.word	0x1806e7f4
 80097b8:	20002660 	.word	0x20002660
 80097bc:	1806e5f4 	.word	0x1806e5f4
 80097c0:	20002684 	.word	0x20002684
 80097c4:	1806e9f4 	.word	0x1806e9f4
 80097c8:	200026a8 	.word	0x200026a8
 80097cc:	18ff50e5 	.word	0x18ff50e5
 80097d0:	200026cc 	.word	0x200026cc
 80097d4:	080175dd 	.word	0x080175dd
 80097d8:	20001c80 	.word	0x20001c80
 80097dc:	200022a4 	.word	0x200022a4
 80097e0:	40006800 	.word	0x40006800
 80097e4:	20002514 	.word	0x20002514

080097e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80097e8:	b580      	push	{r7, lr}
 80097ea:	b094      	sub	sp, #80	@ 0x50
 80097ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80097ee:	f107 0318 	add.w	r3, r7, #24
 80097f2:	2238      	movs	r2, #56	@ 0x38
 80097f4:	2100      	movs	r1, #0
 80097f6:	4618      	mov	r0, r3
 80097f8:	f00a f8ce 	bl	8013998 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80097fc:	1d3b      	adds	r3, r7, #4
 80097fe:	2200      	movs	r2, #0
 8009800:	601a      	str	r2, [r3, #0]
 8009802:	605a      	str	r2, [r3, #4]
 8009804:	609a      	str	r2, [r3, #8]
 8009806:	60da      	str	r2, [r3, #12]
 8009808:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800980a:	2000      	movs	r0, #0
 800980c:	f004 f8da 	bl	800d9c4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8009810:	230a      	movs	r3, #10
 8009812:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8009814:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009818:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800981a:	2340      	movs	r3, #64	@ 0x40
 800981c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800981e:	2301      	movs	r3, #1
 8009820:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009822:	2302      	movs	r3, #2
 8009824:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8009826:	2302      	movs	r3, #2
 8009828:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800982a:	2304      	movs	r3, #4
 800982c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800982e:	2355      	movs	r3, #85	@ 0x55
 8009830:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8009832:	2302      	movs	r3, #2
 8009834:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8009836:	2302      	movs	r3, #2
 8009838:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800983a:	2302      	movs	r3, #2
 800983c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800983e:	f107 0318 	add.w	r3, r7, #24
 8009842:	4618      	mov	r0, r3
 8009844:	f004 f972 	bl	800db2c <HAL_RCC_OscConfig>
 8009848:	4603      	mov	r3, r0
 800984a:	2b00      	cmp	r3, #0
 800984c:	d001      	beq.n	8009852 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800984e:	f000 fcd1 	bl	800a1f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8009852:	230f      	movs	r3, #15
 8009854:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8009856:	2303      	movs	r3, #3
 8009858:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800985a:	2300      	movs	r3, #0
 800985c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800985e:	2300      	movs	r3, #0
 8009860:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8009862:	2300      	movs	r3, #0
 8009864:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8009866:	1d3b      	adds	r3, r7, #4
 8009868:	2104      	movs	r1, #4
 800986a:	4618      	mov	r0, r3
 800986c:	f004 fc70 	bl	800e150 <HAL_RCC_ClockConfig>
 8009870:	4603      	mov	r3, r0
 8009872:	2b00      	cmp	r3, #0
 8009874:	d001      	beq.n	800987a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8009876:	f000 fcbd 	bl	800a1f4 <Error_Handler>
  }
}
 800987a:	bf00      	nop
 800987c:	3750      	adds	r7, #80	@ 0x50
 800987e:	46bd      	mov	sp, r7
 8009880:	bd80      	pop	{r7, pc}
	...

08009884 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8009884:	b580      	push	{r7, lr}
 8009886:	b08c      	sub	sp, #48	@ 0x30
 8009888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800988a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800988e:	2200      	movs	r2, #0
 8009890:	601a      	str	r2, [r3, #0]
 8009892:	605a      	str	r2, [r3, #4]
 8009894:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8009896:	1d3b      	adds	r3, r7, #4
 8009898:	2220      	movs	r2, #32
 800989a:	2100      	movs	r1, #0
 800989c:	4618      	mov	r0, r3
 800989e:	f00a f87b 	bl	8013998 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80098a2:	4b32      	ldr	r3, [pc, #200]	@ (800996c <MX_ADC1_Init+0xe8>)
 80098a4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80098a8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80098aa:	4b30      	ldr	r3, [pc, #192]	@ (800996c <MX_ADC1_Init+0xe8>)
 80098ac:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80098b0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80098b2:	4b2e      	ldr	r3, [pc, #184]	@ (800996c <MX_ADC1_Init+0xe8>)
 80098b4:	2200      	movs	r2, #0
 80098b6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80098b8:	4b2c      	ldr	r3, [pc, #176]	@ (800996c <MX_ADC1_Init+0xe8>)
 80098ba:	2200      	movs	r2, #0
 80098bc:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80098be:	4b2b      	ldr	r3, [pc, #172]	@ (800996c <MX_ADC1_Init+0xe8>)
 80098c0:	2200      	movs	r2, #0
 80098c2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80098c4:	4b29      	ldr	r3, [pc, #164]	@ (800996c <MX_ADC1_Init+0xe8>)
 80098c6:	2200      	movs	r2, #0
 80098c8:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80098ca:	4b28      	ldr	r3, [pc, #160]	@ (800996c <MX_ADC1_Init+0xe8>)
 80098cc:	2204      	movs	r2, #4
 80098ce:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80098d0:	4b26      	ldr	r3, [pc, #152]	@ (800996c <MX_ADC1_Init+0xe8>)
 80098d2:	2200      	movs	r2, #0
 80098d4:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80098d6:	4b25      	ldr	r3, [pc, #148]	@ (800996c <MX_ADC1_Init+0xe8>)
 80098d8:	2200      	movs	r2, #0
 80098da:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80098dc:	4b23      	ldr	r3, [pc, #140]	@ (800996c <MX_ADC1_Init+0xe8>)
 80098de:	2201      	movs	r2, #1
 80098e0:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80098e2:	4b22      	ldr	r3, [pc, #136]	@ (800996c <MX_ADC1_Init+0xe8>)
 80098e4:	2200      	movs	r2, #0
 80098e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80098ea:	4b20      	ldr	r3, [pc, #128]	@ (800996c <MX_ADC1_Init+0xe8>)
 80098ec:	2200      	movs	r2, #0
 80098ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80098f0:	4b1e      	ldr	r3, [pc, #120]	@ (800996c <MX_ADC1_Init+0xe8>)
 80098f2:	2200      	movs	r2, #0
 80098f4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80098f6:	4b1d      	ldr	r3, [pc, #116]	@ (800996c <MX_ADC1_Init+0xe8>)
 80098f8:	2200      	movs	r2, #0
 80098fa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80098fe:	4b1b      	ldr	r3, [pc, #108]	@ (800996c <MX_ADC1_Init+0xe8>)
 8009900:	2200      	movs	r2, #0
 8009902:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8009904:	4b19      	ldr	r3, [pc, #100]	@ (800996c <MX_ADC1_Init+0xe8>)
 8009906:	2200      	movs	r2, #0
 8009908:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800990c:	4817      	ldr	r0, [pc, #92]	@ (800996c <MX_ADC1_Init+0xe8>)
 800990e:	f001 fbb3 	bl	800b078 <HAL_ADC_Init>
 8009912:	4603      	mov	r3, r0
 8009914:	2b00      	cmp	r3, #0
 8009916:	d001      	beq.n	800991c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8009918:	f000 fc6c 	bl	800a1f4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800991c:	2300      	movs	r3, #0
 800991e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8009920:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009924:	4619      	mov	r1, r3
 8009926:	4811      	ldr	r0, [pc, #68]	@ (800996c <MX_ADC1_Init+0xe8>)
 8009928:	f002 fc56 	bl	800c1d8 <HAL_ADCEx_MultiModeConfigChannel>
 800992c:	4603      	mov	r3, r0
 800992e:	2b00      	cmp	r3, #0
 8009930:	d001      	beq.n	8009936 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8009932:	f000 fc5f 	bl	800a1f4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8009936:	4b0e      	ldr	r3, [pc, #56]	@ (8009970 <MX_ADC1_Init+0xec>)
 8009938:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800993a:	2306      	movs	r3, #6
 800993c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800993e:	2300      	movs	r3, #0
 8009940:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8009942:	237f      	movs	r3, #127	@ 0x7f
 8009944:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8009946:	2304      	movs	r3, #4
 8009948:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800994a:	2300      	movs	r3, #0
 800994c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800994e:	1d3b      	adds	r3, r7, #4
 8009950:	4619      	mov	r1, r3
 8009952:	4806      	ldr	r0, [pc, #24]	@ (800996c <MX_ADC1_Init+0xe8>)
 8009954:	f001 ff44 	bl	800b7e0 <HAL_ADC_ConfigChannel>
 8009958:	4603      	mov	r3, r0
 800995a:	2b00      	cmp	r3, #0
 800995c:	d001      	beq.n	8009962 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800995e:	f000 fc49 	bl	800a1f4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8009962:	bf00      	nop
 8009964:	3730      	adds	r7, #48	@ 0x30
 8009966:	46bd      	mov	sp, r7
 8009968:	bd80      	pop	{r7, pc}
 800996a:	bf00      	nop
 800996c:	200021cc 	.word	0x200021cc
 8009970:	08600004 	.word	0x08600004

08009974 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8009974:	b580      	push	{r7, lr}
 8009976:	b088      	sub	sp, #32
 8009978:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800997a:	463b      	mov	r3, r7
 800997c:	2220      	movs	r2, #32
 800997e:	2100      	movs	r1, #0
 8009980:	4618      	mov	r0, r3
 8009982:	f00a f809 	bl	8013998 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8009986:	4b2b      	ldr	r3, [pc, #172]	@ (8009a34 <MX_ADC2_Init+0xc0>)
 8009988:	4a2b      	ldr	r2, [pc, #172]	@ (8009a38 <MX_ADC2_Init+0xc4>)
 800998a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800998c:	4b29      	ldr	r3, [pc, #164]	@ (8009a34 <MX_ADC2_Init+0xc0>)
 800998e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8009992:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8009994:	4b27      	ldr	r3, [pc, #156]	@ (8009a34 <MX_ADC2_Init+0xc0>)
 8009996:	2200      	movs	r2, #0
 8009998:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800999a:	4b26      	ldr	r3, [pc, #152]	@ (8009a34 <MX_ADC2_Init+0xc0>)
 800999c:	2200      	movs	r2, #0
 800999e:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80099a0:	4b24      	ldr	r3, [pc, #144]	@ (8009a34 <MX_ADC2_Init+0xc0>)
 80099a2:	2200      	movs	r2, #0
 80099a4:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80099a6:	4b23      	ldr	r3, [pc, #140]	@ (8009a34 <MX_ADC2_Init+0xc0>)
 80099a8:	2200      	movs	r2, #0
 80099aa:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80099ac:	4b21      	ldr	r3, [pc, #132]	@ (8009a34 <MX_ADC2_Init+0xc0>)
 80099ae:	2204      	movs	r2, #4
 80099b0:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80099b2:	4b20      	ldr	r3, [pc, #128]	@ (8009a34 <MX_ADC2_Init+0xc0>)
 80099b4:	2200      	movs	r2, #0
 80099b6:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80099b8:	4b1e      	ldr	r3, [pc, #120]	@ (8009a34 <MX_ADC2_Init+0xc0>)
 80099ba:	2200      	movs	r2, #0
 80099bc:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 80099be:	4b1d      	ldr	r3, [pc, #116]	@ (8009a34 <MX_ADC2_Init+0xc0>)
 80099c0:	2201      	movs	r2, #1
 80099c2:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80099c4:	4b1b      	ldr	r3, [pc, #108]	@ (8009a34 <MX_ADC2_Init+0xc0>)
 80099c6:	2200      	movs	r2, #0
 80099c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80099cc:	4b19      	ldr	r3, [pc, #100]	@ (8009a34 <MX_ADC2_Init+0xc0>)
 80099ce:	2200      	movs	r2, #0
 80099d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80099d2:	4b18      	ldr	r3, [pc, #96]	@ (8009a34 <MX_ADC2_Init+0xc0>)
 80099d4:	2200      	movs	r2, #0
 80099d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80099d8:	4b16      	ldr	r3, [pc, #88]	@ (8009a34 <MX_ADC2_Init+0xc0>)
 80099da:	2200      	movs	r2, #0
 80099dc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80099e0:	4b14      	ldr	r3, [pc, #80]	@ (8009a34 <MX_ADC2_Init+0xc0>)
 80099e2:	2200      	movs	r2, #0
 80099e4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80099e6:	4b13      	ldr	r3, [pc, #76]	@ (8009a34 <MX_ADC2_Init+0xc0>)
 80099e8:	2200      	movs	r2, #0
 80099ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80099ee:	4811      	ldr	r0, [pc, #68]	@ (8009a34 <MX_ADC2_Init+0xc0>)
 80099f0:	f001 fb42 	bl	800b078 <HAL_ADC_Init>
 80099f4:	4603      	mov	r3, r0
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d001      	beq.n	80099fe <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 80099fa:	f000 fbfb 	bl	800a1f4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 80099fe:	4b0f      	ldr	r3, [pc, #60]	@ (8009a3c <MX_ADC2_Init+0xc8>)
 8009a00:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8009a02:	2306      	movs	r3, #6
 8009a04:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8009a06:	2300      	movs	r3, #0
 8009a08:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8009a0a:	237f      	movs	r3, #127	@ 0x7f
 8009a0c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8009a0e:	2304      	movs	r3, #4
 8009a10:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8009a12:	2300      	movs	r3, #0
 8009a14:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8009a16:	463b      	mov	r3, r7
 8009a18:	4619      	mov	r1, r3
 8009a1a:	4806      	ldr	r0, [pc, #24]	@ (8009a34 <MX_ADC2_Init+0xc0>)
 8009a1c:	f001 fee0 	bl	800b7e0 <HAL_ADC_ConfigChannel>
 8009a20:	4603      	mov	r3, r0
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d001      	beq.n	8009a2a <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8009a26:	f000 fbe5 	bl	800a1f4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8009a2a:	bf00      	nop
 8009a2c:	3720      	adds	r7, #32
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	bd80      	pop	{r7, pc}
 8009a32:	bf00      	nop
 8009a34:	20002238 	.word	0x20002238
 8009a38:	50000100 	.word	0x50000100
 8009a3c:	47520000 	.word	0x47520000

08009a40 <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 8009a40:	b580      	push	{r7, lr}
 8009a42:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8009a44:	4b23      	ldr	r3, [pc, #140]	@ (8009ad4 <MX_FDCAN2_Init+0x94>)
 8009a46:	4a24      	ldr	r2, [pc, #144]	@ (8009ad8 <MX_FDCAN2_Init+0x98>)
 8009a48:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8009a4a:	4b22      	ldr	r3, [pc, #136]	@ (8009ad4 <MX_FDCAN2_Init+0x94>)
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	605a      	str	r2, [r3, #4]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8009a50:	4b20      	ldr	r3, [pc, #128]	@ (8009ad4 <MX_FDCAN2_Init+0x94>)
 8009a52:	2200      	movs	r2, #0
 8009a54:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8009a56:	4b1f      	ldr	r3, [pc, #124]	@ (8009ad4 <MX_FDCAN2_Init+0x94>)
 8009a58:	2200      	movs	r2, #0
 8009a5a:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8009a5c:	4b1d      	ldr	r3, [pc, #116]	@ (8009ad4 <MX_FDCAN2_Init+0x94>)
 8009a5e:	2200      	movs	r2, #0
 8009a60:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8009a62:	4b1c      	ldr	r3, [pc, #112]	@ (8009ad4 <MX_FDCAN2_Init+0x94>)
 8009a64:	2200      	movs	r2, #0
 8009a66:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8009a68:	4b1a      	ldr	r3, [pc, #104]	@ (8009ad4 <MX_FDCAN2_Init+0x94>)
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 20;
 8009a6e:	4b19      	ldr	r3, [pc, #100]	@ (8009ad4 <MX_FDCAN2_Init+0x94>)
 8009a70:	2214      	movs	r2, #20
 8009a72:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8009a74:	4b17      	ldr	r3, [pc, #92]	@ (8009ad4 <MX_FDCAN2_Init+0x94>)
 8009a76:	2201      	movs	r2, #1
 8009a78:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 14;
 8009a7a:	4b16      	ldr	r3, [pc, #88]	@ (8009ad4 <MX_FDCAN2_Init+0x94>)
 8009a7c:	220e      	movs	r2, #14
 8009a7e:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8009a80:	4b14      	ldr	r3, [pc, #80]	@ (8009ad4 <MX_FDCAN2_Init+0x94>)
 8009a82:	2202      	movs	r2, #2
 8009a84:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8009a86:	4b13      	ldr	r3, [pc, #76]	@ (8009ad4 <MX_FDCAN2_Init+0x94>)
 8009a88:	2201      	movs	r2, #1
 8009a8a:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8009a8c:	4b11      	ldr	r3, [pc, #68]	@ (8009ad4 <MX_FDCAN2_Init+0x94>)
 8009a8e:	2201      	movs	r2, #1
 8009a90:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8009a92:	4b10      	ldr	r3, [pc, #64]	@ (8009ad4 <MX_FDCAN2_Init+0x94>)
 8009a94:	2201      	movs	r2, #1
 8009a96:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8009a98:	4b0e      	ldr	r3, [pc, #56]	@ (8009ad4 <MX_FDCAN2_Init+0x94>)
 8009a9a:	2201      	movs	r2, #1
 8009a9c:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.StdFiltersNbr = 1;
 8009a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8009ad4 <MX_FDCAN2_Init+0x94>)
 8009aa0:	2201      	movs	r2, #1
 8009aa2:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 8009aa4:	4b0b      	ldr	r3, [pc, #44]	@ (8009ad4 <MX_FDCAN2_Init+0x94>)
 8009aa6:	2200      	movs	r2, #0
 8009aa8:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8009aaa:	4b0a      	ldr	r3, [pc, #40]	@ (8009ad4 <MX_FDCAN2_Init+0x94>)
 8009aac:	2200      	movs	r2, #0
 8009aae:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8009ab0:	4808      	ldr	r0, [pc, #32]	@ (8009ad4 <MX_FDCAN2_Init+0x94>)
 8009ab2:	f002 fddb 	bl	800c66c <HAL_FDCAN_Init>
 8009ab6:	4603      	mov	r3, r0
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d001      	beq.n	8009ac0 <MX_FDCAN2_Init+0x80>
  {
    Error_Handler();
 8009abc:	f000 fb9a 	bl	800a1f4 <Error_Handler>
//	{
//		Error_Handler();
//	}

	/* Start the FDCAN module */
	if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK)
 8009ac0:	4804      	ldr	r0, [pc, #16]	@ (8009ad4 <MX_FDCAN2_Init+0x94>)
 8009ac2:	f002 ff50 	bl	800c966 <HAL_FDCAN_Start>
 8009ac6:	4603      	mov	r3, r0
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d001      	beq.n	8009ad0 <MX_FDCAN2_Init+0x90>
	{
		Error_Handler();
 8009acc:	f000 fb92 	bl	800a1f4 <Error_Handler>
//	TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
//	TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
//	TxHeader.MessageMarker = 0;
  /* USER CODE END FDCAN2_Init 2 */

}
 8009ad0:	bf00      	nop
 8009ad2:	bd80      	pop	{r7, pc}
 8009ad4:	200022a4 	.word	0x200022a4
 8009ad8:	40006800 	.word	0x40006800

08009adc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8009adc:	b580      	push	{r7, lr}
 8009ade:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8009ae0:	4b1b      	ldr	r3, [pc, #108]	@ (8009b50 <MX_I2C1_Init+0x74>)
 8009ae2:	4a1c      	ldr	r2, [pc, #112]	@ (8009b54 <MX_I2C1_Init+0x78>)
 8009ae4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 8009ae6:	4b1a      	ldr	r3, [pc, #104]	@ (8009b50 <MX_I2C1_Init+0x74>)
 8009ae8:	4a1b      	ldr	r2, [pc, #108]	@ (8009b58 <MX_I2C1_Init+0x7c>)
 8009aea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8009aec:	4b18      	ldr	r3, [pc, #96]	@ (8009b50 <MX_I2C1_Init+0x74>)
 8009aee:	2200      	movs	r2, #0
 8009af0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8009af2:	4b17      	ldr	r3, [pc, #92]	@ (8009b50 <MX_I2C1_Init+0x74>)
 8009af4:	2201      	movs	r2, #1
 8009af6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8009af8:	4b15      	ldr	r3, [pc, #84]	@ (8009b50 <MX_I2C1_Init+0x74>)
 8009afa:	2200      	movs	r2, #0
 8009afc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8009afe:	4b14      	ldr	r3, [pc, #80]	@ (8009b50 <MX_I2C1_Init+0x74>)
 8009b00:	2200      	movs	r2, #0
 8009b02:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8009b04:	4b12      	ldr	r3, [pc, #72]	@ (8009b50 <MX_I2C1_Init+0x74>)
 8009b06:	2200      	movs	r2, #0
 8009b08:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8009b0a:	4b11      	ldr	r3, [pc, #68]	@ (8009b50 <MX_I2C1_Init+0x74>)
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8009b10:	4b0f      	ldr	r3, [pc, #60]	@ (8009b50 <MX_I2C1_Init+0x74>)
 8009b12:	2200      	movs	r2, #0
 8009b14:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8009b16:	480e      	ldr	r0, [pc, #56]	@ (8009b50 <MX_I2C1_Init+0x74>)
 8009b18:	f003 fe22 	bl	800d760 <HAL_I2C_Init>
 8009b1c:	4603      	mov	r3, r0
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d001      	beq.n	8009b26 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8009b22:	f000 fb67 	bl	800a1f4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8009b26:	2100      	movs	r1, #0
 8009b28:	4809      	ldr	r0, [pc, #36]	@ (8009b50 <MX_I2C1_Init+0x74>)
 8009b2a:	f003 feb4 	bl	800d896 <HAL_I2CEx_ConfigAnalogFilter>
 8009b2e:	4603      	mov	r3, r0
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d001      	beq.n	8009b38 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8009b34:	f000 fb5e 	bl	800a1f4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8009b38:	2100      	movs	r1, #0
 8009b3a:	4805      	ldr	r0, [pc, #20]	@ (8009b50 <MX_I2C1_Init+0x74>)
 8009b3c:	f003 fef6 	bl	800d92c <HAL_I2CEx_ConfigDigitalFilter>
 8009b40:	4603      	mov	r3, r0
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d001      	beq.n	8009b4a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8009b46:	f000 fb55 	bl	800a1f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8009b4a:	bf00      	nop
 8009b4c:	bd80      	pop	{r7, pc}
 8009b4e:	bf00      	nop
 8009b50:	20002308 	.word	0x20002308
 8009b54:	40005400 	.word	0x40005400
 8009b58:	40b285c2 	.word	0x40b285c2

08009b5c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8009b60:	4b21      	ldr	r3, [pc, #132]	@ (8009be8 <MX_LPUART1_UART_Init+0x8c>)
 8009b62:	4a22      	ldr	r2, [pc, #136]	@ (8009bec <MX_LPUART1_UART_Init+0x90>)
 8009b64:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8009b66:	4b20      	ldr	r3, [pc, #128]	@ (8009be8 <MX_LPUART1_UART_Init+0x8c>)
 8009b68:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8009b6c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8009b6e:	4b1e      	ldr	r3, [pc, #120]	@ (8009be8 <MX_LPUART1_UART_Init+0x8c>)
 8009b70:	2200      	movs	r2, #0
 8009b72:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8009b74:	4b1c      	ldr	r3, [pc, #112]	@ (8009be8 <MX_LPUART1_UART_Init+0x8c>)
 8009b76:	2200      	movs	r2, #0
 8009b78:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8009b7a:	4b1b      	ldr	r3, [pc, #108]	@ (8009be8 <MX_LPUART1_UART_Init+0x8c>)
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8009b80:	4b19      	ldr	r3, [pc, #100]	@ (8009be8 <MX_LPUART1_UART_Init+0x8c>)
 8009b82:	220c      	movs	r2, #12
 8009b84:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009b86:	4b18      	ldr	r3, [pc, #96]	@ (8009be8 <MX_LPUART1_UART_Init+0x8c>)
 8009b88:	2200      	movs	r2, #0
 8009b8a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8009b8c:	4b16      	ldr	r3, [pc, #88]	@ (8009be8 <MX_LPUART1_UART_Init+0x8c>)
 8009b8e:	2200      	movs	r2, #0
 8009b90:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8009b92:	4b15      	ldr	r3, [pc, #84]	@ (8009be8 <MX_LPUART1_UART_Init+0x8c>)
 8009b94:	2200      	movs	r2, #0
 8009b96:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8009b98:	4b13      	ldr	r3, [pc, #76]	@ (8009be8 <MX_LPUART1_UART_Init+0x8c>)
 8009b9a:	2200      	movs	r2, #0
 8009b9c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8009b9e:	4812      	ldr	r0, [pc, #72]	@ (8009be8 <MX_LPUART1_UART_Init+0x8c>)
 8009ba0:	f007 f80e 	bl	8010bc0 <HAL_UART_Init>
 8009ba4:	4603      	mov	r3, r0
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d001      	beq.n	8009bae <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8009baa:	f000 fb23 	bl	800a1f4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8009bae:	2100      	movs	r1, #0
 8009bb0:	480d      	ldr	r0, [pc, #52]	@ (8009be8 <MX_LPUART1_UART_Init+0x8c>)
 8009bb2:	f007 feff 	bl	80119b4 <HAL_UARTEx_SetTxFifoThreshold>
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d001      	beq.n	8009bc0 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8009bbc:	f000 fb1a 	bl	800a1f4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8009bc0:	2100      	movs	r1, #0
 8009bc2:	4809      	ldr	r0, [pc, #36]	@ (8009be8 <MX_LPUART1_UART_Init+0x8c>)
 8009bc4:	f007 ff34 	bl	8011a30 <HAL_UARTEx_SetRxFifoThreshold>
 8009bc8:	4603      	mov	r3, r0
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d001      	beq.n	8009bd2 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8009bce:	f000 fb11 	bl	800a1f4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8009bd2:	4805      	ldr	r0, [pc, #20]	@ (8009be8 <MX_LPUART1_UART_Init+0x8c>)
 8009bd4:	f007 feb5 	bl	8011942 <HAL_UARTEx_DisableFifoMode>
 8009bd8:	4603      	mov	r3, r0
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d001      	beq.n	8009be2 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8009bde:	f000 fb09 	bl	800a1f4 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8009be2:	bf00      	nop
 8009be4:	bd80      	pop	{r7, pc}
 8009be6:	bf00      	nop
 8009be8:	2000235c 	.word	0x2000235c
 8009bec:	40008000 	.word	0x40008000

08009bf0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8009bf0:	b580      	push	{r7, lr}
 8009bf2:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8009bf4:	4b12      	ldr	r3, [pc, #72]	@ (8009c40 <MX_RTC_Init+0x50>)
 8009bf6:	4a13      	ldr	r2, [pc, #76]	@ (8009c44 <MX_RTC_Init+0x54>)
 8009bf8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8009bfa:	4b11      	ldr	r3, [pc, #68]	@ (8009c40 <MX_RTC_Init+0x50>)
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8009c00:	4b0f      	ldr	r3, [pc, #60]	@ (8009c40 <MX_RTC_Init+0x50>)
 8009c02:	227f      	movs	r2, #127	@ 0x7f
 8009c04:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8009c06:	4b0e      	ldr	r3, [pc, #56]	@ (8009c40 <MX_RTC_Init+0x50>)
 8009c08:	22ff      	movs	r2, #255	@ 0xff
 8009c0a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8009c0c:	4b0c      	ldr	r3, [pc, #48]	@ (8009c40 <MX_RTC_Init+0x50>)
 8009c0e:	2200      	movs	r2, #0
 8009c10:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8009c12:	4b0b      	ldr	r3, [pc, #44]	@ (8009c40 <MX_RTC_Init+0x50>)
 8009c14:	2200      	movs	r2, #0
 8009c16:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8009c18:	4b09      	ldr	r3, [pc, #36]	@ (8009c40 <MX_RTC_Init+0x50>)
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8009c1e:	4b08      	ldr	r3, [pc, #32]	@ (8009c40 <MX_RTC_Init+0x50>)
 8009c20:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8009c24:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8009c26:	4b06      	ldr	r3, [pc, #24]	@ (8009c40 <MX_RTC_Init+0x50>)
 8009c28:	2200      	movs	r2, #0
 8009c2a:	621a      	str	r2, [r3, #32]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8009c2c:	4804      	ldr	r0, [pc, #16]	@ (8009c40 <MX_RTC_Init+0x50>)
 8009c2e:	f004 fef9 	bl	800ea24 <HAL_RTC_Init>
 8009c32:	4603      	mov	r3, r0
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d001      	beq.n	8009c3c <MX_RTC_Init+0x4c>
  {
    Error_Handler();
 8009c38:	f000 fadc 	bl	800a1f4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8009c3c:	bf00      	nop
 8009c3e:	bd80      	pop	{r7, pc}
 8009c40:	200023f0 	.word	0x200023f0
 8009c44:	40002800 	.word	0x40002800

08009c48 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8009c4c:	4b1b      	ldr	r3, [pc, #108]	@ (8009cbc <MX_SPI1_Init+0x74>)
 8009c4e:	4a1c      	ldr	r2, [pc, #112]	@ (8009cc0 <MX_SPI1_Init+0x78>)
 8009c50:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8009c52:	4b1a      	ldr	r3, [pc, #104]	@ (8009cbc <MX_SPI1_Init+0x74>)
 8009c54:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8009c58:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8009c5a:	4b18      	ldr	r3, [pc, #96]	@ (8009cbc <MX_SPI1_Init+0x74>)
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8009c60:	4b16      	ldr	r3, [pc, #88]	@ (8009cbc <MX_SPI1_Init+0x74>)
 8009c62:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8009c66:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8009c68:	4b14      	ldr	r3, [pc, #80]	@ (8009cbc <MX_SPI1_Init+0x74>)
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8009c6e:	4b13      	ldr	r3, [pc, #76]	@ (8009cbc <MX_SPI1_Init+0x74>)
 8009c70:	2200      	movs	r2, #0
 8009c72:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8009c74:	4b11      	ldr	r3, [pc, #68]	@ (8009cbc <MX_SPI1_Init+0x74>)
 8009c76:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009c7a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8009c7c:	4b0f      	ldr	r3, [pc, #60]	@ (8009cbc <MX_SPI1_Init+0x74>)
 8009c7e:	2230      	movs	r2, #48	@ 0x30
 8009c80:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8009c82:	4b0e      	ldr	r3, [pc, #56]	@ (8009cbc <MX_SPI1_Init+0x74>)
 8009c84:	2200      	movs	r2, #0
 8009c86:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8009c88:	4b0c      	ldr	r3, [pc, #48]	@ (8009cbc <MX_SPI1_Init+0x74>)
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009c8e:	4b0b      	ldr	r3, [pc, #44]	@ (8009cbc <MX_SPI1_Init+0x74>)
 8009c90:	2200      	movs	r2, #0
 8009c92:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8009c94:	4b09      	ldr	r3, [pc, #36]	@ (8009cbc <MX_SPI1_Init+0x74>)
 8009c96:	2207      	movs	r2, #7
 8009c98:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8009c9a:	4b08      	ldr	r3, [pc, #32]	@ (8009cbc <MX_SPI1_Init+0x74>)
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8009ca0:	4b06      	ldr	r3, [pc, #24]	@ (8009cbc <MX_SPI1_Init+0x74>)
 8009ca2:	2208      	movs	r2, #8
 8009ca4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8009ca6:	4805      	ldr	r0, [pc, #20]	@ (8009cbc <MX_SPI1_Init+0x74>)
 8009ca8:	f004 ffd9 	bl	800ec5e <HAL_SPI_Init>
 8009cac:	4603      	mov	r3, r0
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d001      	beq.n	8009cb6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8009cb2:	f000 fa9f 	bl	800a1f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8009cb6:	bf00      	nop
 8009cb8:	bd80      	pop	{r7, pc}
 8009cba:	bf00      	nop
 8009cbc:	20002418 	.word	0x20002418
 8009cc0:	40013000 	.word	0x40013000

08009cc4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b098      	sub	sp, #96	@ 0x60
 8009cc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009cca:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8009cce:	2200      	movs	r2, #0
 8009cd0:	601a      	str	r2, [r3, #0]
 8009cd2:	605a      	str	r2, [r3, #4]
 8009cd4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8009cd6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8009cda:	2200      	movs	r2, #0
 8009cdc:	601a      	str	r2, [r3, #0]
 8009cde:	605a      	str	r2, [r3, #4]
 8009ce0:	609a      	str	r2, [r3, #8]
 8009ce2:	60da      	str	r2, [r3, #12]
 8009ce4:	611a      	str	r2, [r3, #16]
 8009ce6:	615a      	str	r2, [r3, #20]
 8009ce8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8009cea:	1d3b      	adds	r3, r7, #4
 8009cec:	2234      	movs	r2, #52	@ 0x34
 8009cee:	2100      	movs	r1, #0
 8009cf0:	4618      	mov	r0, r3
 8009cf2:	f009 fe51 	bl	8013998 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8009cf6:	4b3b      	ldr	r3, [pc, #236]	@ (8009de4 <MX_TIM1_Init+0x120>)
 8009cf8:	4a3b      	ldr	r2, [pc, #236]	@ (8009de8 <MX_TIM1_Init+0x124>)
 8009cfa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8009cfc:	4b39      	ldr	r3, [pc, #228]	@ (8009de4 <MX_TIM1_Init+0x120>)
 8009cfe:	2200      	movs	r2, #0
 8009d00:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009d02:	4b38      	ldr	r3, [pc, #224]	@ (8009de4 <MX_TIM1_Init+0x120>)
 8009d04:	2200      	movs	r2, #0
 8009d06:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7000;
 8009d08:	4b36      	ldr	r3, [pc, #216]	@ (8009de4 <MX_TIM1_Init+0x120>)
 8009d0a:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8009d0e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009d10:	4b34      	ldr	r3, [pc, #208]	@ (8009de4 <MX_TIM1_Init+0x120>)
 8009d12:	2200      	movs	r2, #0
 8009d14:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8009d16:	4b33      	ldr	r3, [pc, #204]	@ (8009de4 <MX_TIM1_Init+0x120>)
 8009d18:	2200      	movs	r2, #0
 8009d1a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009d1c:	4b31      	ldr	r3, [pc, #196]	@ (8009de4 <MX_TIM1_Init+0x120>)
 8009d1e:	2200      	movs	r2, #0
 8009d20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8009d22:	4830      	ldr	r0, [pc, #192]	@ (8009de4 <MX_TIM1_Init+0x120>)
 8009d24:	f005 ff27 	bl	800fb76 <HAL_TIM_PWM_Init>
 8009d28:	4603      	mov	r3, r0
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d001      	beq.n	8009d32 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8009d2e:	f000 fa61 	bl	800a1f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009d32:	2300      	movs	r3, #0
 8009d34:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8009d36:	2300      	movs	r3, #0
 8009d38:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8009d3e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8009d42:	4619      	mov	r1, r3
 8009d44:	4827      	ldr	r0, [pc, #156]	@ (8009de4 <MX_TIM1_Init+0x120>)
 8009d46:	f006 fe11 	bl	801096c <HAL_TIMEx_MasterConfigSynchronization>
 8009d4a:	4603      	mov	r3, r0
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d001      	beq.n	8009d54 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8009d50:	f000 fa50 	bl	800a1f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009d54:	2360      	movs	r3, #96	@ 0x60
 8009d56:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8009d58:	2300      	movs	r3, #0
 8009d5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8009d60:	2300      	movs	r3, #0
 8009d62:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009d64:	2300      	movs	r3, #0
 8009d66:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8009d68:	2300      	movs	r3, #0
 8009d6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8009d70:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8009d74:	2200      	movs	r2, #0
 8009d76:	4619      	mov	r1, r3
 8009d78:	481a      	ldr	r0, [pc, #104]	@ (8009de4 <MX_TIM1_Init+0x120>)
 8009d7a:	f005 ff53 	bl	800fc24 <HAL_TIM_PWM_ConfigChannel>
 8009d7e:	4603      	mov	r3, r0
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d001      	beq.n	8009d88 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8009d84:	f000 fa36 	bl	800a1f4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8009d88:	2300      	movs	r3, #0
 8009d8a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8009d90:	2300      	movs	r3, #0
 8009d92:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8009d94:	2300      	movs	r3, #0
 8009d96:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8009d98:	2300      	movs	r3, #0
 8009d9a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8009d9c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009da0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8009da2:	2300      	movs	r3, #0
 8009da4:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8009da6:	2300      	movs	r3, #0
 8009da8:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8009daa:	2300      	movs	r3, #0
 8009dac:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8009dae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009db2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8009db4:	2300      	movs	r3, #0
 8009db6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8009db8:	2300      	movs	r3, #0
 8009dba:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8009dc0:	1d3b      	adds	r3, r7, #4
 8009dc2:	4619      	mov	r1, r3
 8009dc4:	4807      	ldr	r0, [pc, #28]	@ (8009de4 <MX_TIM1_Init+0x120>)
 8009dc6:	f006 fe67 	bl	8010a98 <HAL_TIMEx_ConfigBreakDeadTime>
 8009dca:	4603      	mov	r3, r0
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d001      	beq.n	8009dd4 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8009dd0:	f000 fa10 	bl	800a1f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8009dd4:	4803      	ldr	r0, [pc, #12]	@ (8009de4 <MX_TIM1_Init+0x120>)
 8009dd6:	f000 fcf7 	bl	800a7c8 <HAL_TIM_MspPostInit>

}
 8009dda:	bf00      	nop
 8009ddc:	3760      	adds	r7, #96	@ 0x60
 8009dde:	46bd      	mov	sp, r7
 8009de0:	bd80      	pop	{r7, pc}
 8009de2:	bf00      	nop
 8009de4:	2000247c 	.word	0x2000247c
 8009de8:	40012c00 	.word	0x40012c00

08009dec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b088      	sub	sp, #32
 8009df0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8009df2:	f107 0310 	add.w	r3, r7, #16
 8009df6:	2200      	movs	r2, #0
 8009df8:	601a      	str	r2, [r3, #0]
 8009dfa:	605a      	str	r2, [r3, #4]
 8009dfc:	609a      	str	r2, [r3, #8]
 8009dfe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009e00:	1d3b      	adds	r3, r7, #4
 8009e02:	2200      	movs	r2, #0
 8009e04:	601a      	str	r2, [r3, #0]
 8009e06:	605a      	str	r2, [r3, #4]
 8009e08:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8009e0a:	4b1e      	ldr	r3, [pc, #120]	@ (8009e84 <MX_TIM2_Init+0x98>)
 8009e0c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8009e10:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8009e12:	4b1c      	ldr	r3, [pc, #112]	@ (8009e84 <MX_TIM2_Init+0x98>)
 8009e14:	22a9      	movs	r2, #169	@ 0xa9
 8009e16:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009e18:	4b1a      	ldr	r3, [pc, #104]	@ (8009e84 <MX_TIM2_Init+0x98>)
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8009e1e:	4b19      	ldr	r3, [pc, #100]	@ (8009e84 <MX_TIM2_Init+0x98>)
 8009e20:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8009e24:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009e26:	4b17      	ldr	r3, [pc, #92]	@ (8009e84 <MX_TIM2_Init+0x98>)
 8009e28:	2200      	movs	r2, #0
 8009e2a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009e2c:	4b15      	ldr	r3, [pc, #84]	@ (8009e84 <MX_TIM2_Init+0x98>)
 8009e2e:	2200      	movs	r2, #0
 8009e30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8009e32:	4814      	ldr	r0, [pc, #80]	@ (8009e84 <MX_TIM2_Init+0x98>)
 8009e34:	f005 fe48 	bl	800fac8 <HAL_TIM_Base_Init>
 8009e38:	4603      	mov	r3, r0
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d001      	beq.n	8009e42 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8009e3e:	f000 f9d9 	bl	800a1f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009e42:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009e46:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8009e48:	f107 0310 	add.w	r3, r7, #16
 8009e4c:	4619      	mov	r1, r3
 8009e4e:	480d      	ldr	r0, [pc, #52]	@ (8009e84 <MX_TIM2_Init+0x98>)
 8009e50:	f005 fffc 	bl	800fe4c <HAL_TIM_ConfigClockSource>
 8009e54:	4603      	mov	r3, r0
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d001      	beq.n	8009e5e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8009e5a:	f000 f9cb 	bl	800a1f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009e5e:	2300      	movs	r3, #0
 8009e60:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009e62:	2300      	movs	r3, #0
 8009e64:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8009e66:	1d3b      	adds	r3, r7, #4
 8009e68:	4619      	mov	r1, r3
 8009e6a:	4806      	ldr	r0, [pc, #24]	@ (8009e84 <MX_TIM2_Init+0x98>)
 8009e6c:	f006 fd7e 	bl	801096c <HAL_TIMEx_MasterConfigSynchronization>
 8009e70:	4603      	mov	r3, r0
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d001      	beq.n	8009e7a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8009e76:	f000 f9bd 	bl	800a1f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8009e7a:	bf00      	nop
 8009e7c:	3720      	adds	r7, #32
 8009e7e:	46bd      	mov	sp, r7
 8009e80:	bd80      	pop	{r7, pc}
 8009e82:	bf00      	nop
 8009e84:	200024c8 	.word	0x200024c8

08009e88 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b08a      	sub	sp, #40	@ 0x28
 8009e8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009e8e:	f107 031c 	add.w	r3, r7, #28
 8009e92:	2200      	movs	r2, #0
 8009e94:	601a      	str	r2, [r3, #0]
 8009e96:	605a      	str	r2, [r3, #4]
 8009e98:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8009e9a:	463b      	mov	r3, r7
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	601a      	str	r2, [r3, #0]
 8009ea0:	605a      	str	r2, [r3, #4]
 8009ea2:	609a      	str	r2, [r3, #8]
 8009ea4:	60da      	str	r2, [r3, #12]
 8009ea6:	611a      	str	r2, [r3, #16]
 8009ea8:	615a      	str	r2, [r3, #20]
 8009eaa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8009eac:	4b21      	ldr	r3, [pc, #132]	@ (8009f34 <MX_TIM3_Init+0xac>)
 8009eae:	4a22      	ldr	r2, [pc, #136]	@ (8009f38 <MX_TIM3_Init+0xb0>)
 8009eb0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8009eb2:	4b20      	ldr	r3, [pc, #128]	@ (8009f34 <MX_TIM3_Init+0xac>)
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009eb8:	4b1e      	ldr	r3, [pc, #120]	@ (8009f34 <MX_TIM3_Init+0xac>)
 8009eba:	2200      	movs	r2, #0
 8009ebc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 6554;
 8009ebe:	4b1d      	ldr	r3, [pc, #116]	@ (8009f34 <MX_TIM3_Init+0xac>)
 8009ec0:	f641 129a 	movw	r2, #6554	@ 0x199a
 8009ec4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009ec6:	4b1b      	ldr	r3, [pc, #108]	@ (8009f34 <MX_TIM3_Init+0xac>)
 8009ec8:	2200      	movs	r2, #0
 8009eca:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009ecc:	4b19      	ldr	r3, [pc, #100]	@ (8009f34 <MX_TIM3_Init+0xac>)
 8009ece:	2200      	movs	r2, #0
 8009ed0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8009ed2:	4818      	ldr	r0, [pc, #96]	@ (8009f34 <MX_TIM3_Init+0xac>)
 8009ed4:	f005 fe4f 	bl	800fb76 <HAL_TIM_PWM_Init>
 8009ed8:	4603      	mov	r3, r0
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d001      	beq.n	8009ee2 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8009ede:	f000 f989 	bl	800a1f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009ee2:	2300      	movs	r3, #0
 8009ee4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8009eea:	f107 031c 	add.w	r3, r7, #28
 8009eee:	4619      	mov	r1, r3
 8009ef0:	4810      	ldr	r0, [pc, #64]	@ (8009f34 <MX_TIM3_Init+0xac>)
 8009ef2:	f006 fd3b 	bl	801096c <HAL_TIMEx_MasterConfigSynchronization>
 8009ef6:	4603      	mov	r3, r0
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d001      	beq.n	8009f00 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8009efc:	f000 f97a 	bl	800a1f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009f00:	2360      	movs	r3, #96	@ 0x60
 8009f02:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8009f04:	2300      	movs	r3, #0
 8009f06:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009f08:	2300      	movs	r3, #0
 8009f0a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009f0c:	2300      	movs	r3, #0
 8009f0e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8009f10:	463b      	mov	r3, r7
 8009f12:	220c      	movs	r2, #12
 8009f14:	4619      	mov	r1, r3
 8009f16:	4807      	ldr	r0, [pc, #28]	@ (8009f34 <MX_TIM3_Init+0xac>)
 8009f18:	f005 fe84 	bl	800fc24 <HAL_TIM_PWM_ConfigChannel>
 8009f1c:	4603      	mov	r3, r0
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d001      	beq.n	8009f26 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8009f22:	f000 f967 	bl	800a1f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8009f26:	4803      	ldr	r0, [pc, #12]	@ (8009f34 <MX_TIM3_Init+0xac>)
 8009f28:	f000 fc4e 	bl	800a7c8 <HAL_TIM_MspPostInit>

}
 8009f2c:	bf00      	nop
 8009f2e:	3728      	adds	r7, #40	@ 0x28
 8009f30:	46bd      	mov	sp, r7
 8009f32:	bd80      	pop	{r7, pc}
 8009f34:	20002514 	.word	0x20002514
 8009f38:	40000400 	.word	0x40000400

08009f3c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8009f3c:	b580      	push	{r7, lr}
 8009f3e:	b088      	sub	sp, #32
 8009f40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8009f42:	f107 0310 	add.w	r3, r7, #16
 8009f46:	2200      	movs	r2, #0
 8009f48:	601a      	str	r2, [r3, #0]
 8009f4a:	605a      	str	r2, [r3, #4]
 8009f4c:	609a      	str	r2, [r3, #8]
 8009f4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009f50:	1d3b      	adds	r3, r7, #4
 8009f52:	2200      	movs	r2, #0
 8009f54:	601a      	str	r2, [r3, #0]
 8009f56:	605a      	str	r2, [r3, #4]
 8009f58:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8009f5a:	4b20      	ldr	r3, [pc, #128]	@ (8009fdc <MX_TIM8_Init+0xa0>)
 8009f5c:	4a20      	ldr	r2, [pc, #128]	@ (8009fe0 <MX_TIM8_Init+0xa4>)
 8009f5e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8009f60:	4b1e      	ldr	r3, [pc, #120]	@ (8009fdc <MX_TIM8_Init+0xa0>)
 8009f62:	2200      	movs	r2, #0
 8009f64:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009f66:	4b1d      	ldr	r3, [pc, #116]	@ (8009fdc <MX_TIM8_Init+0xa0>)
 8009f68:	2200      	movs	r2, #0
 8009f6a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8009f6c:	4b1b      	ldr	r3, [pc, #108]	@ (8009fdc <MX_TIM8_Init+0xa0>)
 8009f6e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009f72:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009f74:	4b19      	ldr	r3, [pc, #100]	@ (8009fdc <MX_TIM8_Init+0xa0>)
 8009f76:	2200      	movs	r2, #0
 8009f78:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8009f7a:	4b18      	ldr	r3, [pc, #96]	@ (8009fdc <MX_TIM8_Init+0xa0>)
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009f80:	4b16      	ldr	r3, [pc, #88]	@ (8009fdc <MX_TIM8_Init+0xa0>)
 8009f82:	2200      	movs	r2, #0
 8009f84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8009f86:	4815      	ldr	r0, [pc, #84]	@ (8009fdc <MX_TIM8_Init+0xa0>)
 8009f88:	f005 fd9e 	bl	800fac8 <HAL_TIM_Base_Init>
 8009f8c:	4603      	mov	r3, r0
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d001      	beq.n	8009f96 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8009f92:	f000 f92f 	bl	800a1f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009f96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009f9a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8009f9c:	f107 0310 	add.w	r3, r7, #16
 8009fa0:	4619      	mov	r1, r3
 8009fa2:	480e      	ldr	r0, [pc, #56]	@ (8009fdc <MX_TIM8_Init+0xa0>)
 8009fa4:	f005 ff52 	bl	800fe4c <HAL_TIM_ConfigClockSource>
 8009fa8:	4603      	mov	r3, r0
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d001      	beq.n	8009fb2 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8009fae:	f000 f921 	bl	800a1f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009fba:	2300      	movs	r3, #0
 8009fbc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8009fbe:	1d3b      	adds	r3, r7, #4
 8009fc0:	4619      	mov	r1, r3
 8009fc2:	4806      	ldr	r0, [pc, #24]	@ (8009fdc <MX_TIM8_Init+0xa0>)
 8009fc4:	f006 fcd2 	bl	801096c <HAL_TIMEx_MasterConfigSynchronization>
 8009fc8:	4603      	mov	r3, r0
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d001      	beq.n	8009fd2 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8009fce:	f000 f911 	bl	800a1f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8009fd2:	bf00      	nop
 8009fd4:	3720      	adds	r7, #32
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	bd80      	pop	{r7, pc}
 8009fda:	bf00      	nop
 8009fdc:	20002560 	.word	0x20002560
 8009fe0:	40013400 	.word	0x40013400

08009fe4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8009fe4:	b580      	push	{r7, lr}
 8009fe6:	b08a      	sub	sp, #40	@ 0x28
 8009fe8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009fea:	f107 0314 	add.w	r3, r7, #20
 8009fee:	2200      	movs	r2, #0
 8009ff0:	601a      	str	r2, [r3, #0]
 8009ff2:	605a      	str	r2, [r3, #4]
 8009ff4:	609a      	str	r2, [r3, #8]
 8009ff6:	60da      	str	r2, [r3, #12]
 8009ff8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8009ffa:	4b4e      	ldr	r3, [pc, #312]	@ (800a134 <MX_GPIO_Init+0x150>)
 8009ffc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ffe:	4a4d      	ldr	r2, [pc, #308]	@ (800a134 <MX_GPIO_Init+0x150>)
 800a000:	f043 0304 	orr.w	r3, r3, #4
 800a004:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a006:	4b4b      	ldr	r3, [pc, #300]	@ (800a134 <MX_GPIO_Init+0x150>)
 800a008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a00a:	f003 0304 	and.w	r3, r3, #4
 800a00e:	613b      	str	r3, [r7, #16]
 800a010:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800a012:	4b48      	ldr	r3, [pc, #288]	@ (800a134 <MX_GPIO_Init+0x150>)
 800a014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a016:	4a47      	ldr	r2, [pc, #284]	@ (800a134 <MX_GPIO_Init+0x150>)
 800a018:	f043 0320 	orr.w	r3, r3, #32
 800a01c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a01e:	4b45      	ldr	r3, [pc, #276]	@ (800a134 <MX_GPIO_Init+0x150>)
 800a020:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a022:	f003 0320 	and.w	r3, r3, #32
 800a026:	60fb      	str	r3, [r7, #12]
 800a028:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800a02a:	4b42      	ldr	r3, [pc, #264]	@ (800a134 <MX_GPIO_Init+0x150>)
 800a02c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a02e:	4a41      	ldr	r2, [pc, #260]	@ (800a134 <MX_GPIO_Init+0x150>)
 800a030:	f043 0301 	orr.w	r3, r3, #1
 800a034:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a036:	4b3f      	ldr	r3, [pc, #252]	@ (800a134 <MX_GPIO_Init+0x150>)
 800a038:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a03a:	f003 0301 	and.w	r3, r3, #1
 800a03e:	60bb      	str	r3, [r7, #8]
 800a040:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800a042:	4b3c      	ldr	r3, [pc, #240]	@ (800a134 <MX_GPIO_Init+0x150>)
 800a044:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a046:	4a3b      	ldr	r2, [pc, #236]	@ (800a134 <MX_GPIO_Init+0x150>)
 800a048:	f043 0302 	orr.w	r3, r3, #2
 800a04c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a04e:	4b39      	ldr	r3, [pc, #228]	@ (800a134 <MX_GPIO_Init+0x150>)
 800a050:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a052:	f003 0302 	and.w	r3, r3, #2
 800a056:	607b      	str	r3, [r7, #4]
 800a058:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Charge_Enable_Pin|Discharge_Enable_Pin|POS_AIR_GND_Pin|GPIO_PIN_11, GPIO_PIN_RESET);
 800a05a:	2200      	movs	r2, #0
 800a05c:	f640 011c 	movw	r1, #2076	@ 0x81c
 800a060:	4835      	ldr	r0, [pc, #212]	@ (800a138 <MX_GPIO_Init+0x154>)
 800a062:	f003 fb65 	bl	800d730 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Temp_Fault_Pin|Precharge_Enable_Pin|NEG_AIR_GND_Pin|Cell_Fault_Pin
 800a066:	2200      	movs	r2, #0
 800a068:	f648 0146 	movw	r1, #34886	@ 0x8846
 800a06c:	4833      	ldr	r0, [pc, #204]	@ (800a13c <MX_GPIO_Init+0x158>)
 800a06e:	f003 fb5f 	bl	800d730 <HAL_GPIO_WritePin>
                          |CSB1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CSB_2_GPIO_Port, CSB_2_Pin, GPIO_PIN_SET);
 800a072:	2201      	movs	r2, #1
 800a074:	2180      	movs	r1, #128	@ 0x80
 800a076:	4830      	ldr	r0, [pc, #192]	@ (800a138 <MX_GPIO_Init+0x154>)
 800a078:	f003 fb5a 	bl	800d730 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W2_GPIO_Port, W2_Pin, GPIO_PIN_SET);
 800a07c:	2201      	movs	r2, #1
 800a07e:	2120      	movs	r1, #32
 800a080:	482e      	ldr	r0, [pc, #184]	@ (800a13c <MX_GPIO_Init+0x158>)
 800a082:	f003 fb55 	bl	800d730 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SDC_IN_Pin */
  GPIO_InitStruct.Pin = SDC_IN_Pin;
 800a086:	2302      	movs	r3, #2
 800a088:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a08a:	2300      	movs	r3, #0
 800a08c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a08e:	2301      	movs	r3, #1
 800a090:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SDC_IN_GPIO_Port, &GPIO_InitStruct);
 800a092:	f107 0314 	add.w	r3, r7, #20
 800a096:	4619      	mov	r1, r3
 800a098:	4827      	ldr	r0, [pc, #156]	@ (800a138 <MX_GPIO_Init+0x154>)
 800a09a:	f003 f8cd 	bl	800d238 <HAL_GPIO_Init>

  /*Configure GPIO pins : Charge_Enable_Pin Discharge_Enable_Pin POS_AIR_GND_Pin CSB_2_Pin
                           PC11 */
  GPIO_InitStruct.Pin = Charge_Enable_Pin|Discharge_Enable_Pin|POS_AIR_GND_Pin|CSB_2_Pin
 800a09e:	f640 039c 	movw	r3, #2204	@ 0x89c
 800a0a2:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a0a4:	2301      	movs	r3, #1
 800a0a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a0b0:	f107 0314 	add.w	r3, r7, #20
 800a0b4:	4619      	mov	r1, r3
 800a0b6:	4820      	ldr	r0, [pc, #128]	@ (800a138 <MX_GPIO_Init+0x154>)
 800a0b8:	f003 f8be 	bl	800d238 <HAL_GPIO_Init>

  /*Configure GPIO pins : Charge_Power_Pin Ready_Power_Pin Always_On_Power_Pin */
  GPIO_InitStruct.Pin = Charge_Power_Pin|Ready_Power_Pin|Always_On_Power_Pin;
 800a0bc:	f44f 73b0 	mov.w	r3, #352	@ 0x160
 800a0c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a0ca:	f107 0314 	add.w	r3, r7, #20
 800a0ce:	4619      	mov	r1, r3
 800a0d0:	4819      	ldr	r0, [pc, #100]	@ (800a138 <MX_GPIO_Init+0x154>)
 800a0d2:	f003 f8b1 	bl	800d238 <HAL_GPIO_Init>

  /*Configure GPIO pins : Temp_Fault_Pin Precharge_Enable_Pin NEG_AIR_GND_Pin Cell_Fault_Pin
                           W2_Pin CSB1_Pin */
  GPIO_InitStruct.Pin = Temp_Fault_Pin|Precharge_Enable_Pin|NEG_AIR_GND_Pin|Cell_Fault_Pin
 800a0d6:	f648 0366 	movw	r3, #34918	@ 0x8866
 800a0da:	617b      	str	r3, [r7, #20]
                          |W2_Pin|CSB1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a0dc:	2301      	movs	r3, #1
 800a0de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a0e0:	2300      	movs	r3, #0
 800a0e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a0e8:	f107 0314 	add.w	r3, r7, #20
 800a0ec:	4619      	mov	r1, r3
 800a0ee:	4813      	ldr	r0, [pc, #76]	@ (800a13c <MX_GPIO_Init+0x158>)
 800a0f0:	f003 f8a2 	bl	800d238 <HAL_GPIO_Init>

  /*Configure GPIO pins : W1_Pin I2_Pin M1_Pin */
  GPIO_InitStruct.Pin = W1_Pin|I2_Pin|M1_Pin;
 800a0f4:	f44f 6383 	mov.w	r3, #1048	@ 0x418
 800a0f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a0fe:	2300      	movs	r3, #0
 800a100:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a102:	f107 0314 	add.w	r3, r7, #20
 800a106:	4619      	mov	r1, r3
 800a108:	480c      	ldr	r0, [pc, #48]	@ (800a13c <MX_GPIO_Init+0x158>)
 800a10a:	f003 f895 	bl	800d238 <HAL_GPIO_Init>

  /*Configure GPIO pin : M2_Pin */
  GPIO_InitStruct.Pin = M2_Pin;
 800a10e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a112:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a114:	2300      	movs	r3, #0
 800a116:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a118:	2300      	movs	r3, #0
 800a11a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(M2_GPIO_Port, &GPIO_InitStruct);
 800a11c:	f107 0314 	add.w	r3, r7, #20
 800a120:	4619      	mov	r1, r3
 800a122:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a126:	f003 f887 	bl	800d238 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 800a12a:	bf00      	nop
 800a12c:	3728      	adds	r7, #40	@ 0x28
 800a12e:	46bd      	mov	sp, r7
 800a130:	bd80      	pop	{r7, pc}
 800a132:	bf00      	nop
 800a134:	40021000 	.word	0x40021000
 800a138:	48000800 	.word	0x48000800
 800a13c:	48000400 	.word	0x48000400

0800a140 <__io_putchar>:

/**
 * @brief  Retargets the C library printf function to the USART.
 */
PUTCHAR_PROTOTYPE
{
 800a140:	b580      	push	{r7, lr}
 800a142:	b082      	sub	sp, #8
 800a144:	af00      	add	r7, sp, #0
 800a146:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the LPUART1 and Loop until the end of transmission */
	HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 800a148:	1d39      	adds	r1, r7, #4
 800a14a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a14e:	2201      	movs	r2, #1
 800a150:	4803      	ldr	r0, [pc, #12]	@ (800a160 <__io_putchar+0x20>)
 800a152:	f006 fd85 	bl	8010c60 <HAL_UART_Transmit>

	return ch;
 800a156:	687b      	ldr	r3, [r7, #4]
}
 800a158:	4618      	mov	r0, r3
 800a15a:	3708      	adds	r7, #8
 800a15c:	46bd      	mov	sp, r7
 800a15e:	bd80      	pop	{r7, pc}
 800a160:	2000235c 	.word	0x2000235c

0800a164 <__io_getchar>:

GETCHAR_PROTOTYPE
{
 800a164:	b580      	push	{r7, lr}
 800a166:	b082      	sub	sp, #8
 800a168:	af00      	add	r7, sp, #0
	uint8_t ch = 0;
 800a16a:	2300      	movs	r3, #0
 800a16c:	71fb      	strb	r3, [r7, #7]

	/* Clear the Overrun flag just before receiving the first character */
	__HAL_UART_CLEAR_OREFLAG(&hlpuart1);
 800a16e:	4b0b      	ldr	r3, [pc, #44]	@ (800a19c <__io_getchar+0x38>)
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	2208      	movs	r2, #8
 800a174:	621a      	str	r2, [r3, #32]

	/* Wait for reception of a character on the USART RX line and echo this
	 * character on console */
	HAL_UART_Receive(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800a176:	1df9      	adds	r1, r7, #7
 800a178:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a17c:	2201      	movs	r2, #1
 800a17e:	4807      	ldr	r0, [pc, #28]	@ (800a19c <__io_getchar+0x38>)
 800a180:	f006 fdfc 	bl	8010d7c <HAL_UART_Receive>
	HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800a184:	1df9      	adds	r1, r7, #7
 800a186:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a18a:	2201      	movs	r2, #1
 800a18c:	4803      	ldr	r0, [pc, #12]	@ (800a19c <__io_getchar+0x38>)
 800a18e:	f006 fd67 	bl	8010c60 <HAL_UART_Transmit>
	return ch;
 800a192:	79fb      	ldrb	r3, [r7, #7]
}
 800a194:	4618      	mov	r0, r3
 800a196:	3708      	adds	r7, #8
 800a198:	46bd      	mov	sp, r7
 800a19a:	bd80      	pop	{r7, pc}
 800a19c:	2000235c 	.word	0x2000235c

0800a1a0 <HAL_FDCAN_RxFifo0Callback>:

/*placeholder echo function*/
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 800a1a0:	b580      	push	{r7, lr}
 800a1a2:	b08e      	sub	sp, #56	@ 0x38
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	6078      	str	r0, [r7, #4]
 800a1a8:	6039      	str	r1, [r7, #0]
	if (RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE)
 800a1aa:	683b      	ldr	r3, [r7, #0]
 800a1ac:	f003 0301 	and.w	r3, r3, #1
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d01a      	beq.n	800a1ea <HAL_FDCAN_RxFifo0Callback+0x4a>
	{
		FDCAN_RxHeaderTypeDef localRxHeader;
		uint8_t localRxData[8];

		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &localRxHeader, localRxData) != HAL_OK)
 800a1b4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800a1b8:	f107 0208 	add.w	r2, r7, #8
 800a1bc:	2140      	movs	r1, #64	@ 0x40
 800a1be:	6878      	ldr	r0, [r7, #4]
 800a1c0:	f002 fcae 	bl	800cb20 <HAL_FDCAN_GetRxMessage>
 800a1c4:	4603      	mov	r3, r0
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d002      	beq.n	800a1d0 <HAL_FDCAN_RxFifo0Callback+0x30>
		{
			Error_Handler();
 800a1ca:	f000 f813 	bl	800a1f4 <Error_Handler>
			return;
 800a1ce:	e00c      	b.n	800a1ea <HAL_FDCAN_RxFifo0Callback+0x4a>
		}

		if (HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &TxHeader, localRxData) != HAL_OK)
 800a1d0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800a1d4:	461a      	mov	r2, r3
 800a1d6:	4906      	ldr	r1, [pc, #24]	@ (800a1f0 <HAL_FDCAN_RxFifo0Callback+0x50>)
 800a1d8:	6878      	ldr	r0, [r7, #4]
 800a1da:	f002 fc5c 	bl	800ca96 <HAL_FDCAN_AddMessageToTxFifoQ>
 800a1de:	4603      	mov	r3, r0
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d002      	beq.n	800a1ea <HAL_FDCAN_RxFifo0Callback+0x4a>
		{
			Error_Handler();
 800a1e4:	f000 f806 	bl	800a1f4 <Error_Handler>
			return;
 800a1e8:	bf00      	nop
		}
	}
}
 800a1ea:	3738      	adds	r7, #56	@ 0x38
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	bd80      	pop	{r7, pc}
 800a1f0:	200025ac 	.word	0x200025ac

0800a1f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800a1f4:	b480      	push	{r7}
 800a1f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800a1f8:	b672      	cpsid	i
}
 800a1fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800a1fc:	bf00      	nop
 800a1fe:	e7fd      	b.n	800a1fc <Error_Handler+0x8>

0800a200 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a200:	b580      	push	{r7, lr}
 800a202:	b082      	sub	sp, #8
 800a204:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a206:	4b0f      	ldr	r3, [pc, #60]	@ (800a244 <HAL_MspInit+0x44>)
 800a208:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a20a:	4a0e      	ldr	r2, [pc, #56]	@ (800a244 <HAL_MspInit+0x44>)
 800a20c:	f043 0301 	orr.w	r3, r3, #1
 800a210:	6613      	str	r3, [r2, #96]	@ 0x60
 800a212:	4b0c      	ldr	r3, [pc, #48]	@ (800a244 <HAL_MspInit+0x44>)
 800a214:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a216:	f003 0301 	and.w	r3, r3, #1
 800a21a:	607b      	str	r3, [r7, #4]
 800a21c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800a21e:	4b09      	ldr	r3, [pc, #36]	@ (800a244 <HAL_MspInit+0x44>)
 800a220:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a222:	4a08      	ldr	r2, [pc, #32]	@ (800a244 <HAL_MspInit+0x44>)
 800a224:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a228:	6593      	str	r3, [r2, #88]	@ 0x58
 800a22a:	4b06      	ldr	r3, [pc, #24]	@ (800a244 <HAL_MspInit+0x44>)
 800a22c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a22e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a232:	603b      	str	r3, [r7, #0]
 800a234:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800a236:	f003 fc69 	bl	800db0c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a23a:	bf00      	nop
 800a23c:	3708      	adds	r7, #8
 800a23e:	46bd      	mov	sp, r7
 800a240:	bd80      	pop	{r7, pc}
 800a242:	bf00      	nop
 800a244:	40021000 	.word	0x40021000

0800a248 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b0a0      	sub	sp, #128	@ 0x80
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a250:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800a254:	2200      	movs	r2, #0
 800a256:	601a      	str	r2, [r3, #0]
 800a258:	605a      	str	r2, [r3, #4]
 800a25a:	609a      	str	r2, [r3, #8]
 800a25c:	60da      	str	r2, [r3, #12]
 800a25e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a260:	f107 0318 	add.w	r3, r7, #24
 800a264:	2254      	movs	r2, #84	@ 0x54
 800a266:	2100      	movs	r1, #0
 800a268:	4618      	mov	r0, r3
 800a26a:	f009 fb95 	bl	8013998 <memset>
  if(hadc->Instance==ADC1)
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a276:	d13e      	bne.n	800a2f6 <HAL_ADC_MspInit+0xae>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800a278:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a27c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800a27e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800a282:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a284:	f107 0318 	add.w	r3, r7, #24
 800a288:	4618      	mov	r0, r3
 800a28a:	f004 f97d 	bl	800e588 <HAL_RCCEx_PeriphCLKConfig>
 800a28e:	4603      	mov	r3, r0
 800a290:	2b00      	cmp	r3, #0
 800a292:	d001      	beq.n	800a298 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800a294:	f7ff ffae 	bl	800a1f4 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800a298:	4b3a      	ldr	r3, [pc, #232]	@ (800a384 <HAL_ADC_MspInit+0x13c>)
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	3301      	adds	r3, #1
 800a29e:	4a39      	ldr	r2, [pc, #228]	@ (800a384 <HAL_ADC_MspInit+0x13c>)
 800a2a0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800a2a2:	4b38      	ldr	r3, [pc, #224]	@ (800a384 <HAL_ADC_MspInit+0x13c>)
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	2b01      	cmp	r3, #1
 800a2a8:	d10b      	bne.n	800a2c2 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800a2aa:	4b37      	ldr	r3, [pc, #220]	@ (800a388 <HAL_ADC_MspInit+0x140>)
 800a2ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2ae:	4a36      	ldr	r2, [pc, #216]	@ (800a388 <HAL_ADC_MspInit+0x140>)
 800a2b0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a2b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a2b6:	4b34      	ldr	r3, [pc, #208]	@ (800a388 <HAL_ADC_MspInit+0x140>)
 800a2b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a2be:	617b      	str	r3, [r7, #20]
 800a2c0:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a2c2:	4b31      	ldr	r3, [pc, #196]	@ (800a388 <HAL_ADC_MspInit+0x140>)
 800a2c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2c6:	4a30      	ldr	r2, [pc, #192]	@ (800a388 <HAL_ADC_MspInit+0x140>)
 800a2c8:	f043 0301 	orr.w	r3, r3, #1
 800a2cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a2ce:	4b2e      	ldr	r3, [pc, #184]	@ (800a388 <HAL_ADC_MspInit+0x140>)
 800a2d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2d2:	f003 0301 	and.w	r3, r3, #1
 800a2d6:	613b      	str	r3, [r7, #16]
 800a2d8:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = Current_Sensor_Low_Pin;
 800a2da:	2302      	movs	r3, #2
 800a2dc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a2de:	2303      	movs	r3, #3
 800a2e0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(Current_Sensor_Low_GPIO_Port, &GPIO_InitStruct);
 800a2e6:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800a2ea:	4619      	mov	r1, r3
 800a2ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a2f0:	f002 ffa2 	bl	800d238 <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 800a2f4:	e042      	b.n	800a37c <HAL_ADC_MspInit+0x134>
  else if(hadc->Instance==ADC2)
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	4a24      	ldr	r2, [pc, #144]	@ (800a38c <HAL_ADC_MspInit+0x144>)
 800a2fc:	4293      	cmp	r3, r2
 800a2fe:	d13d      	bne.n	800a37c <HAL_ADC_MspInit+0x134>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800a300:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a304:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800a306:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800a30a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a30c:	f107 0318 	add.w	r3, r7, #24
 800a310:	4618      	mov	r0, r3
 800a312:	f004 f939 	bl	800e588 <HAL_RCCEx_PeriphCLKConfig>
 800a316:	4603      	mov	r3, r0
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d001      	beq.n	800a320 <HAL_ADC_MspInit+0xd8>
      Error_Handler();
 800a31c:	f7ff ff6a 	bl	800a1f4 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800a320:	4b18      	ldr	r3, [pc, #96]	@ (800a384 <HAL_ADC_MspInit+0x13c>)
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	3301      	adds	r3, #1
 800a326:	4a17      	ldr	r2, [pc, #92]	@ (800a384 <HAL_ADC_MspInit+0x13c>)
 800a328:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800a32a:	4b16      	ldr	r3, [pc, #88]	@ (800a384 <HAL_ADC_MspInit+0x13c>)
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	2b01      	cmp	r3, #1
 800a330:	d10b      	bne.n	800a34a <HAL_ADC_MspInit+0x102>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800a332:	4b15      	ldr	r3, [pc, #84]	@ (800a388 <HAL_ADC_MspInit+0x140>)
 800a334:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a336:	4a14      	ldr	r2, [pc, #80]	@ (800a388 <HAL_ADC_MspInit+0x140>)
 800a338:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a33c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a33e:	4b12      	ldr	r3, [pc, #72]	@ (800a388 <HAL_ADC_MspInit+0x140>)
 800a340:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a342:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a346:	60fb      	str	r3, [r7, #12]
 800a348:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a34a:	4b0f      	ldr	r3, [pc, #60]	@ (800a388 <HAL_ADC_MspInit+0x140>)
 800a34c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a34e:	4a0e      	ldr	r2, [pc, #56]	@ (800a388 <HAL_ADC_MspInit+0x140>)
 800a350:	f043 0301 	orr.w	r3, r3, #1
 800a354:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a356:	4b0c      	ldr	r3, [pc, #48]	@ (800a388 <HAL_ADC_MspInit+0x140>)
 800a358:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a35a:	f003 0301 	and.w	r3, r3, #1
 800a35e:	60bb      	str	r3, [r7, #8]
 800a360:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Current_Sensor_High_Pin;
 800a362:	2310      	movs	r3, #16
 800a364:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a366:	2303      	movs	r3, #3
 800a368:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a36a:	2300      	movs	r3, #0
 800a36c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(Current_Sensor_High_GPIO_Port, &GPIO_InitStruct);
 800a36e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800a372:	4619      	mov	r1, r3
 800a374:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a378:	f002 ff5e 	bl	800d238 <HAL_GPIO_Init>
}
 800a37c:	bf00      	nop
 800a37e:	3780      	adds	r7, #128	@ 0x80
 800a380:	46bd      	mov	sp, r7
 800a382:	bd80      	pop	{r7, pc}
 800a384:	20002720 	.word	0x20002720
 800a388:	40021000 	.word	0x40021000
 800a38c:	50000100 	.word	0x50000100

0800a390 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 800a390:	b580      	push	{r7, lr}
 800a392:	b09e      	sub	sp, #120	@ 0x78
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a398:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a39c:	2200      	movs	r2, #0
 800a39e:	601a      	str	r2, [r3, #0]
 800a3a0:	605a      	str	r2, [r3, #4]
 800a3a2:	609a      	str	r2, [r3, #8]
 800a3a4:	60da      	str	r2, [r3, #12]
 800a3a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a3a8:	f107 0310 	add.w	r3, r7, #16
 800a3ac:	2254      	movs	r2, #84	@ 0x54
 800a3ae:	2100      	movs	r1, #0
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	f009 faf1 	bl	8013998 <memset>
  if(hfdcan->Instance==FDCAN2)
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	4a24      	ldr	r2, [pc, #144]	@ (800a44c <HAL_FDCAN_MspInit+0xbc>)
 800a3bc:	4293      	cmp	r3, r2
 800a3be:	d140      	bne.n	800a442 <HAL_FDCAN_MspInit+0xb2>

    /* USER CODE END FDCAN2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800a3c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a3c4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800a3c6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a3ca:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a3cc:	f107 0310 	add.w	r3, r7, #16
 800a3d0:	4618      	mov	r0, r3
 800a3d2:	f004 f8d9 	bl	800e588 <HAL_RCCEx_PeriphCLKConfig>
 800a3d6:	4603      	mov	r3, r0
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d001      	beq.n	800a3e0 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 800a3dc:	f7ff ff0a 	bl	800a1f4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800a3e0:	4b1b      	ldr	r3, [pc, #108]	@ (800a450 <HAL_FDCAN_MspInit+0xc0>)
 800a3e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3e4:	4a1a      	ldr	r2, [pc, #104]	@ (800a450 <HAL_FDCAN_MspInit+0xc0>)
 800a3e6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800a3ea:	6593      	str	r3, [r2, #88]	@ 0x58
 800a3ec:	4b18      	ldr	r3, [pc, #96]	@ (800a450 <HAL_FDCAN_MspInit+0xc0>)
 800a3ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a3f4:	60fb      	str	r3, [r7, #12]
 800a3f6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a3f8:	4b15      	ldr	r3, [pc, #84]	@ (800a450 <HAL_FDCAN_MspInit+0xc0>)
 800a3fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a3fc:	4a14      	ldr	r2, [pc, #80]	@ (800a450 <HAL_FDCAN_MspInit+0xc0>)
 800a3fe:	f043 0302 	orr.w	r3, r3, #2
 800a402:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a404:	4b12      	ldr	r3, [pc, #72]	@ (800a450 <HAL_FDCAN_MspInit+0xc0>)
 800a406:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a408:	f003 0302 	and.w	r3, r3, #2
 800a40c:	60bb      	str	r3, [r7, #8]
 800a40e:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN2 GPIO Configuration
    PB12     ------> FDCAN2_RX
    PB13     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800a410:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800a414:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a416:	2302      	movs	r3, #2
 800a418:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a41a:	2300      	movs	r3, #0
 800a41c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a41e:	2303      	movs	r3, #3
 800a420:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 800a422:	2309      	movs	r3, #9
 800a424:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a426:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a42a:	4619      	mov	r1, r3
 800a42c:	4809      	ldr	r0, [pc, #36]	@ (800a454 <HAL_FDCAN_MspInit+0xc4>)
 800a42e:	f002 ff03 	bl	800d238 <HAL_GPIO_Init>

    /* FDCAN2 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 0, 0);
 800a432:	2200      	movs	r2, #0
 800a434:	2100      	movs	r1, #0
 800a436:	2056      	movs	r0, #86	@ 0x56
 800a438:	f002 f8d5 	bl	800c5e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 800a43c:	2056      	movs	r0, #86	@ 0x56
 800a43e:	f002 f8ec 	bl	800c61a <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN2_MspInit 1 */

  }

}
 800a442:	bf00      	nop
 800a444:	3778      	adds	r7, #120	@ 0x78
 800a446:	46bd      	mov	sp, r7
 800a448:	bd80      	pop	{r7, pc}
 800a44a:	bf00      	nop
 800a44c:	40006800 	.word	0x40006800
 800a450:	40021000 	.word	0x40021000
 800a454:	48000400 	.word	0x48000400

0800a458 <HAL_FDCAN_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspDeInit(FDCAN_HandleTypeDef* hfdcan)
{
 800a458:	b580      	push	{r7, lr}
 800a45a:	b082      	sub	sp, #8
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
  if(hfdcan->Instance==FDCAN2)
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	4a0a      	ldr	r2, [pc, #40]	@ (800a490 <HAL_FDCAN_MspDeInit+0x38>)
 800a466:	4293      	cmp	r3, r2
 800a468:	d10d      	bne.n	800a486 <HAL_FDCAN_MspDeInit+0x2e>
  {
    /* USER CODE BEGIN FDCAN2_MspDeInit 0 */

    /* USER CODE END FDCAN2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_FDCAN_CLK_DISABLE();
 800a46a:	4b0a      	ldr	r3, [pc, #40]	@ (800a494 <HAL_FDCAN_MspDeInit+0x3c>)
 800a46c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a46e:	4a09      	ldr	r2, [pc, #36]	@ (800a494 <HAL_FDCAN_MspDeInit+0x3c>)
 800a470:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800a474:	6593      	str	r3, [r2, #88]	@ 0x58

    /**FDCAN2 GPIO Configuration
    PB12     ------> FDCAN2_RX
    PB13     ------> FDCAN2_TX
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13);
 800a476:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 800a47a:	4807      	ldr	r0, [pc, #28]	@ (800a498 <HAL_FDCAN_MspDeInit+0x40>)
 800a47c:	f003 f85e 	bl	800d53c <HAL_GPIO_DeInit>

    /* FDCAN2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(FDCAN2_IT0_IRQn);
 800a480:	2056      	movs	r0, #86	@ 0x56
 800a482:	f002 f8d8 	bl	800c636 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN FDCAN2_MspDeInit 1 */

    /* USER CODE END FDCAN2_MspDeInit 1 */
  }

}
 800a486:	bf00      	nop
 800a488:	3708      	adds	r7, #8
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bd80      	pop	{r7, pc}
 800a48e:	bf00      	nop
 800a490:	40006800 	.word	0x40006800
 800a494:	40021000 	.word	0x40021000
 800a498:	48000400 	.word	0x48000400

0800a49c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800a49c:	b580      	push	{r7, lr}
 800a49e:	b09e      	sub	sp, #120	@ 0x78
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a4a4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	601a      	str	r2, [r3, #0]
 800a4ac:	605a      	str	r2, [r3, #4]
 800a4ae:	609a      	str	r2, [r3, #8]
 800a4b0:	60da      	str	r2, [r3, #12]
 800a4b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a4b4:	f107 0310 	add.w	r3, r7, #16
 800a4b8:	2254      	movs	r2, #84	@ 0x54
 800a4ba:	2100      	movs	r1, #0
 800a4bc:	4618      	mov	r0, r3
 800a4be:	f009 fa6b 	bl	8013998 <memset>
  if(hi2c->Instance==I2C1)
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	4a1f      	ldr	r2, [pc, #124]	@ (800a544 <HAL_I2C_MspInit+0xa8>)
 800a4c8:	4293      	cmp	r3, r2
 800a4ca:	d136      	bne.n	800a53a <HAL_I2C_MspInit+0x9e>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800a4cc:	2340      	movs	r3, #64	@ 0x40
 800a4ce:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800a4d0:	2300      	movs	r3, #0
 800a4d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a4d4:	f107 0310 	add.w	r3, r7, #16
 800a4d8:	4618      	mov	r0, r3
 800a4da:	f004 f855 	bl	800e588 <HAL_RCCEx_PeriphCLKConfig>
 800a4de:	4603      	mov	r3, r0
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d001      	beq.n	800a4e8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800a4e4:	f7ff fe86 	bl	800a1f4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a4e8:	4b17      	ldr	r3, [pc, #92]	@ (800a548 <HAL_I2C_MspInit+0xac>)
 800a4ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a4ec:	4a16      	ldr	r2, [pc, #88]	@ (800a548 <HAL_I2C_MspInit+0xac>)
 800a4ee:	f043 0302 	orr.w	r3, r3, #2
 800a4f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a4f4:	4b14      	ldr	r3, [pc, #80]	@ (800a548 <HAL_I2C_MspInit+0xac>)
 800a4f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a4f8:	f003 0302 	and.w	r3, r3, #2
 800a4fc:	60fb      	str	r3, [r7, #12]
 800a4fe:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800a500:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800a504:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800a506:	2312      	movs	r3, #18
 800a508:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a50a:	2300      	movs	r3, #0
 800a50c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a50e:	2300      	movs	r3, #0
 800a510:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800a512:	2304      	movs	r3, #4
 800a514:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a516:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a51a:	4619      	mov	r1, r3
 800a51c:	480b      	ldr	r0, [pc, #44]	@ (800a54c <HAL_I2C_MspInit+0xb0>)
 800a51e:	f002 fe8b 	bl	800d238 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800a522:	4b09      	ldr	r3, [pc, #36]	@ (800a548 <HAL_I2C_MspInit+0xac>)
 800a524:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a526:	4a08      	ldr	r2, [pc, #32]	@ (800a548 <HAL_I2C_MspInit+0xac>)
 800a528:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a52c:	6593      	str	r3, [r2, #88]	@ 0x58
 800a52e:	4b06      	ldr	r3, [pc, #24]	@ (800a548 <HAL_I2C_MspInit+0xac>)
 800a530:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a532:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a536:	60bb      	str	r3, [r7, #8]
 800a538:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800a53a:	bf00      	nop
 800a53c:	3778      	adds	r7, #120	@ 0x78
 800a53e:	46bd      	mov	sp, r7
 800a540:	bd80      	pop	{r7, pc}
 800a542:	bf00      	nop
 800a544:	40005400 	.word	0x40005400
 800a548:	40021000 	.word	0x40021000
 800a54c:	48000400 	.word	0x48000400

0800a550 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800a550:	b580      	push	{r7, lr}
 800a552:	b09e      	sub	sp, #120	@ 0x78
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a558:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a55c:	2200      	movs	r2, #0
 800a55e:	601a      	str	r2, [r3, #0]
 800a560:	605a      	str	r2, [r3, #4]
 800a562:	609a      	str	r2, [r3, #8]
 800a564:	60da      	str	r2, [r3, #12]
 800a566:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a568:	f107 0310 	add.w	r3, r7, #16
 800a56c:	2254      	movs	r2, #84	@ 0x54
 800a56e:	2100      	movs	r1, #0
 800a570:	4618      	mov	r0, r3
 800a572:	f009 fa11 	bl	8013998 <memset>
  if(huart->Instance==LPUART1)
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	4a1f      	ldr	r2, [pc, #124]	@ (800a5f8 <HAL_UART_MspInit+0xa8>)
 800a57c:	4293      	cmp	r3, r2
 800a57e:	d136      	bne.n	800a5ee <HAL_UART_MspInit+0x9e>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800a580:	2320      	movs	r3, #32
 800a582:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800a584:	2300      	movs	r3, #0
 800a586:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a588:	f107 0310 	add.w	r3, r7, #16
 800a58c:	4618      	mov	r0, r3
 800a58e:	f003 fffb 	bl	800e588 <HAL_RCCEx_PeriphCLKConfig>
 800a592:	4603      	mov	r3, r0
 800a594:	2b00      	cmp	r3, #0
 800a596:	d001      	beq.n	800a59c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800a598:	f7ff fe2c 	bl	800a1f4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800a59c:	4b17      	ldr	r3, [pc, #92]	@ (800a5fc <HAL_UART_MspInit+0xac>)
 800a59e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a5a0:	4a16      	ldr	r2, [pc, #88]	@ (800a5fc <HAL_UART_MspInit+0xac>)
 800a5a2:	f043 0301 	orr.w	r3, r3, #1
 800a5a6:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800a5a8:	4b14      	ldr	r3, [pc, #80]	@ (800a5fc <HAL_UART_MspInit+0xac>)
 800a5aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a5ac:	f003 0301 	and.w	r3, r3, #1
 800a5b0:	60fb      	str	r3, [r7, #12]
 800a5b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a5b4:	4b11      	ldr	r3, [pc, #68]	@ (800a5fc <HAL_UART_MspInit+0xac>)
 800a5b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a5b8:	4a10      	ldr	r2, [pc, #64]	@ (800a5fc <HAL_UART_MspInit+0xac>)
 800a5ba:	f043 0301 	orr.w	r3, r3, #1
 800a5be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a5c0:	4b0e      	ldr	r3, [pc, #56]	@ (800a5fc <HAL_UART_MspInit+0xac>)
 800a5c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a5c4:	f003 0301 	and.w	r3, r3, #1
 800a5c8:	60bb      	str	r3, [r7, #8]
 800a5ca:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 800a5cc:	230c      	movs	r3, #12
 800a5ce:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a5d0:	2302      	movs	r3, #2
 800a5d2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a5d4:	2300      	movs	r3, #0
 800a5d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a5d8:	2300      	movs	r3, #0
 800a5da:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 800a5dc:	230c      	movs	r3, #12
 800a5de:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a5e0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a5e4:	4619      	mov	r1, r3
 800a5e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a5ea:	f002 fe25 	bl	800d238 <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 800a5ee:	bf00      	nop
 800a5f0:	3778      	adds	r7, #120	@ 0x78
 800a5f2:	46bd      	mov	sp, r7
 800a5f4:	bd80      	pop	{r7, pc}
 800a5f6:	bf00      	nop
 800a5f8:	40008000 	.word	0x40008000
 800a5fc:	40021000 	.word	0x40021000

0800a600 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800a600:	b580      	push	{r7, lr}
 800a602:	b098      	sub	sp, #96	@ 0x60
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a608:	f107 030c 	add.w	r3, r7, #12
 800a60c:	2254      	movs	r2, #84	@ 0x54
 800a60e:	2100      	movs	r1, #0
 800a610:	4618      	mov	r0, r3
 800a612:	f009 f9c1 	bl	8013998 <memset>
  if(hrtc->Instance==RTC)
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	4a15      	ldr	r2, [pc, #84]	@ (800a670 <HAL_RTC_MspInit+0x70>)
 800a61c:	4293      	cmp	r3, r2
 800a61e:	d123      	bne.n	800a668 <HAL_RTC_MspInit+0x68>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800a620:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a624:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800a626:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a62a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a62c:	f107 030c 	add.w	r3, r7, #12
 800a630:	4618      	mov	r0, r3
 800a632:	f003 ffa9 	bl	800e588 <HAL_RCCEx_PeriphCLKConfig>
 800a636:	4603      	mov	r3, r0
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d001      	beq.n	800a640 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 800a63c:	f7ff fdda 	bl	800a1f4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800a640:	4b0c      	ldr	r3, [pc, #48]	@ (800a674 <HAL_RTC_MspInit+0x74>)
 800a642:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a646:	4a0b      	ldr	r2, [pc, #44]	@ (800a674 <HAL_RTC_MspInit+0x74>)
 800a648:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a64c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 800a650:	4b08      	ldr	r3, [pc, #32]	@ (800a674 <HAL_RTC_MspInit+0x74>)
 800a652:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a654:	4a07      	ldr	r2, [pc, #28]	@ (800a674 <HAL_RTC_MspInit+0x74>)
 800a656:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a65a:	6593      	str	r3, [r2, #88]	@ 0x58
 800a65c:	4b05      	ldr	r3, [pc, #20]	@ (800a674 <HAL_RTC_MspInit+0x74>)
 800a65e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a660:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a664:	60bb      	str	r3, [r7, #8]
 800a666:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800a668:	bf00      	nop
 800a66a:	3760      	adds	r7, #96	@ 0x60
 800a66c:	46bd      	mov	sp, r7
 800a66e:	bd80      	pop	{r7, pc}
 800a670:	40002800 	.word	0x40002800
 800a674:	40021000 	.word	0x40021000

0800a678 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800a678:	b580      	push	{r7, lr}
 800a67a:	b08a      	sub	sp, #40	@ 0x28
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a680:	f107 0314 	add.w	r3, r7, #20
 800a684:	2200      	movs	r2, #0
 800a686:	601a      	str	r2, [r3, #0]
 800a688:	605a      	str	r2, [r3, #4]
 800a68a:	609a      	str	r2, [r3, #8]
 800a68c:	60da      	str	r2, [r3, #12]
 800a68e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	4a17      	ldr	r2, [pc, #92]	@ (800a6f4 <HAL_SPI_MspInit+0x7c>)
 800a696:	4293      	cmp	r3, r2
 800a698:	d128      	bne.n	800a6ec <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800a69a:	4b17      	ldr	r3, [pc, #92]	@ (800a6f8 <HAL_SPI_MspInit+0x80>)
 800a69c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a69e:	4a16      	ldr	r2, [pc, #88]	@ (800a6f8 <HAL_SPI_MspInit+0x80>)
 800a6a0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a6a4:	6613      	str	r3, [r2, #96]	@ 0x60
 800a6a6:	4b14      	ldr	r3, [pc, #80]	@ (800a6f8 <HAL_SPI_MspInit+0x80>)
 800a6a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a6aa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a6ae:	613b      	str	r3, [r7, #16]
 800a6b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a6b2:	4b11      	ldr	r3, [pc, #68]	@ (800a6f8 <HAL_SPI_MspInit+0x80>)
 800a6b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a6b6:	4a10      	ldr	r2, [pc, #64]	@ (800a6f8 <HAL_SPI_MspInit+0x80>)
 800a6b8:	f043 0301 	orr.w	r3, r3, #1
 800a6bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a6be:	4b0e      	ldr	r3, [pc, #56]	@ (800a6f8 <HAL_SPI_MspInit+0x80>)
 800a6c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a6c2:	f003 0301 	and.w	r3, r3, #1
 800a6c6:	60fb      	str	r3, [r7, #12]
 800a6c8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800a6ca:	23e0      	movs	r3, #224	@ 0xe0
 800a6cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a6ce:	2302      	movs	r3, #2
 800a6d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a6d6:	2300      	movs	r3, #0
 800a6d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800a6da:	2305      	movs	r3, #5
 800a6dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a6de:	f107 0314 	add.w	r3, r7, #20
 800a6e2:	4619      	mov	r1, r3
 800a6e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a6e8:	f002 fda6 	bl	800d238 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800a6ec:	bf00      	nop
 800a6ee:	3728      	adds	r7, #40	@ 0x28
 800a6f0:	46bd      	mov	sp, r7
 800a6f2:	bd80      	pop	{r7, pc}
 800a6f4:	40013000 	.word	0x40013000
 800a6f8:	40021000 	.word	0x40021000

0800a6fc <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800a6fc:	b480      	push	{r7}
 800a6fe:	b085      	sub	sp, #20
 800a700:	af00      	add	r7, sp, #0
 800a702:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	4a13      	ldr	r2, [pc, #76]	@ (800a758 <HAL_TIM_PWM_MspInit+0x5c>)
 800a70a:	4293      	cmp	r3, r2
 800a70c:	d10c      	bne.n	800a728 <HAL_TIM_PWM_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800a70e:	4b13      	ldr	r3, [pc, #76]	@ (800a75c <HAL_TIM_PWM_MspInit+0x60>)
 800a710:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a712:	4a12      	ldr	r2, [pc, #72]	@ (800a75c <HAL_TIM_PWM_MspInit+0x60>)
 800a714:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800a718:	6613      	str	r3, [r2, #96]	@ 0x60
 800a71a:	4b10      	ldr	r3, [pc, #64]	@ (800a75c <HAL_TIM_PWM_MspInit+0x60>)
 800a71c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a71e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a722:	60fb      	str	r3, [r7, #12]
 800a724:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 800a726:	e010      	b.n	800a74a <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM3)
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	4a0c      	ldr	r2, [pc, #48]	@ (800a760 <HAL_TIM_PWM_MspInit+0x64>)
 800a72e:	4293      	cmp	r3, r2
 800a730:	d10b      	bne.n	800a74a <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800a732:	4b0a      	ldr	r3, [pc, #40]	@ (800a75c <HAL_TIM_PWM_MspInit+0x60>)
 800a734:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a736:	4a09      	ldr	r2, [pc, #36]	@ (800a75c <HAL_TIM_PWM_MspInit+0x60>)
 800a738:	f043 0302 	orr.w	r3, r3, #2
 800a73c:	6593      	str	r3, [r2, #88]	@ 0x58
 800a73e:	4b07      	ldr	r3, [pc, #28]	@ (800a75c <HAL_TIM_PWM_MspInit+0x60>)
 800a740:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a742:	f003 0302 	and.w	r3, r3, #2
 800a746:	60bb      	str	r3, [r7, #8]
 800a748:	68bb      	ldr	r3, [r7, #8]
}
 800a74a:	bf00      	nop
 800a74c:	3714      	adds	r7, #20
 800a74e:	46bd      	mov	sp, r7
 800a750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a754:	4770      	bx	lr
 800a756:	bf00      	nop
 800a758:	40012c00 	.word	0x40012c00
 800a75c:	40021000 	.word	0x40021000
 800a760:	40000400 	.word	0x40000400

0800a764 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800a764:	b480      	push	{r7}
 800a766:	b085      	sub	sp, #20
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a774:	d10c      	bne.n	800a790 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800a776:	4b12      	ldr	r3, [pc, #72]	@ (800a7c0 <HAL_TIM_Base_MspInit+0x5c>)
 800a778:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a77a:	4a11      	ldr	r2, [pc, #68]	@ (800a7c0 <HAL_TIM_Base_MspInit+0x5c>)
 800a77c:	f043 0301 	orr.w	r3, r3, #1
 800a780:	6593      	str	r3, [r2, #88]	@ 0x58
 800a782:	4b0f      	ldr	r3, [pc, #60]	@ (800a7c0 <HAL_TIM_Base_MspInit+0x5c>)
 800a784:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a786:	f003 0301 	and.w	r3, r3, #1
 800a78a:	60fb      	str	r3, [r7, #12]
 800a78c:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 800a78e:	e010      	b.n	800a7b2 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM8)
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	4a0b      	ldr	r2, [pc, #44]	@ (800a7c4 <HAL_TIM_Base_MspInit+0x60>)
 800a796:	4293      	cmp	r3, r2
 800a798:	d10b      	bne.n	800a7b2 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800a79a:	4b09      	ldr	r3, [pc, #36]	@ (800a7c0 <HAL_TIM_Base_MspInit+0x5c>)
 800a79c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a79e:	4a08      	ldr	r2, [pc, #32]	@ (800a7c0 <HAL_TIM_Base_MspInit+0x5c>)
 800a7a0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a7a4:	6613      	str	r3, [r2, #96]	@ 0x60
 800a7a6:	4b06      	ldr	r3, [pc, #24]	@ (800a7c0 <HAL_TIM_Base_MspInit+0x5c>)
 800a7a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a7aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a7ae:	60bb      	str	r3, [r7, #8]
 800a7b0:	68bb      	ldr	r3, [r7, #8]
}
 800a7b2:	bf00      	nop
 800a7b4:	3714      	adds	r7, #20
 800a7b6:	46bd      	mov	sp, r7
 800a7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7bc:	4770      	bx	lr
 800a7be:	bf00      	nop
 800a7c0:	40021000 	.word	0x40021000
 800a7c4:	40013400 	.word	0x40013400

0800a7c8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800a7c8:	b580      	push	{r7, lr}
 800a7ca:	b08a      	sub	sp, #40	@ 0x28
 800a7cc:	af00      	add	r7, sp, #0
 800a7ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a7d0:	f107 0314 	add.w	r3, r7, #20
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	601a      	str	r2, [r3, #0]
 800a7d8:	605a      	str	r2, [r3, #4]
 800a7da:	609a      	str	r2, [r3, #8]
 800a7dc:	60da      	str	r2, [r3, #12]
 800a7de:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	4a22      	ldr	r2, [pc, #136]	@ (800a870 <HAL_TIM_MspPostInit+0xa8>)
 800a7e6:	4293      	cmp	r3, r2
 800a7e8:	d11d      	bne.n	800a826 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a7ea:	4b22      	ldr	r3, [pc, #136]	@ (800a874 <HAL_TIM_MspPostInit+0xac>)
 800a7ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a7ee:	4a21      	ldr	r2, [pc, #132]	@ (800a874 <HAL_TIM_MspPostInit+0xac>)
 800a7f0:	f043 0304 	orr.w	r3, r3, #4
 800a7f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a7f6:	4b1f      	ldr	r3, [pc, #124]	@ (800a874 <HAL_TIM_MspPostInit+0xac>)
 800a7f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a7fa:	f003 0304 	and.w	r3, r3, #4
 800a7fe:	613b      	str	r3, [r7, #16]
 800a800:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC13     ------> TIM1_CH1N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800a802:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a806:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a808:	2302      	movs	r3, #2
 800a80a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a80c:	2300      	movs	r3, #0
 800a80e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a810:	2300      	movs	r3, #0
 800a812:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 800a814:	2304      	movs	r3, #4
 800a816:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a818:	f107 0314 	add.w	r3, r7, #20
 800a81c:	4619      	mov	r1, r3
 800a81e:	4816      	ldr	r0, [pc, #88]	@ (800a878 <HAL_TIM_MspPostInit+0xb0>)
 800a820:	f002 fd0a 	bl	800d238 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800a824:	e020      	b.n	800a868 <HAL_TIM_MspPostInit+0xa0>
  else if(htim->Instance==TIM3)
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	4a14      	ldr	r2, [pc, #80]	@ (800a87c <HAL_TIM_MspPostInit+0xb4>)
 800a82c:	4293      	cmp	r3, r2
 800a82e:	d11b      	bne.n	800a868 <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a830:	4b10      	ldr	r3, [pc, #64]	@ (800a874 <HAL_TIM_MspPostInit+0xac>)
 800a832:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a834:	4a0f      	ldr	r2, [pc, #60]	@ (800a874 <HAL_TIM_MspPostInit+0xac>)
 800a836:	f043 0302 	orr.w	r3, r3, #2
 800a83a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a83c:	4b0d      	ldr	r3, [pc, #52]	@ (800a874 <HAL_TIM_MspPostInit+0xac>)
 800a83e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a840:	f003 0302 	and.w	r3, r3, #2
 800a844:	60fb      	str	r3, [r7, #12]
 800a846:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800a848:	2380      	movs	r3, #128	@ 0x80
 800a84a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a84c:	2302      	movs	r3, #2
 800a84e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a850:	2300      	movs	r3, #0
 800a852:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a854:	2300      	movs	r3, #0
 800a856:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM3;
 800a858:	230a      	movs	r3, #10
 800a85a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a85c:	f107 0314 	add.w	r3, r7, #20
 800a860:	4619      	mov	r1, r3
 800a862:	4807      	ldr	r0, [pc, #28]	@ (800a880 <HAL_TIM_MspPostInit+0xb8>)
 800a864:	f002 fce8 	bl	800d238 <HAL_GPIO_Init>
}
 800a868:	bf00      	nop
 800a86a:	3728      	adds	r7, #40	@ 0x28
 800a86c:	46bd      	mov	sp, r7
 800a86e:	bd80      	pop	{r7, pc}
 800a870:	40012c00 	.word	0x40012c00
 800a874:	40021000 	.word	0x40021000
 800a878:	48000800 	.word	0x48000800
 800a87c:	40000400 	.word	0x40000400
 800a880:	48000400 	.word	0x48000400

0800a884 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800a884:	b480      	push	{r7}
 800a886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800a888:	bf00      	nop
 800a88a:	e7fd      	b.n	800a888 <NMI_Handler+0x4>

0800a88c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800a88c:	b480      	push	{r7}
 800a88e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800a890:	bf00      	nop
 800a892:	e7fd      	b.n	800a890 <HardFault_Handler+0x4>

0800a894 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800a894:	b480      	push	{r7}
 800a896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800a898:	bf00      	nop
 800a89a:	e7fd      	b.n	800a898 <MemManage_Handler+0x4>

0800a89c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800a89c:	b480      	push	{r7}
 800a89e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800a8a0:	bf00      	nop
 800a8a2:	e7fd      	b.n	800a8a0 <BusFault_Handler+0x4>

0800a8a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800a8a4:	b480      	push	{r7}
 800a8a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800a8a8:	bf00      	nop
 800a8aa:	e7fd      	b.n	800a8a8 <UsageFault_Handler+0x4>

0800a8ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800a8ac:	b480      	push	{r7}
 800a8ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800a8b0:	bf00      	nop
 800a8b2:	46bd      	mov	sp, r7
 800a8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b8:	4770      	bx	lr

0800a8ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800a8ba:	b480      	push	{r7}
 800a8bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800a8be:	bf00      	nop
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c6:	4770      	bx	lr

0800a8c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800a8c8:	b480      	push	{r7}
 800a8ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800a8cc:	bf00      	nop
 800a8ce:	46bd      	mov	sp, r7
 800a8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d4:	4770      	bx	lr

0800a8d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800a8d6:	b580      	push	{r7, lr}
 800a8d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800a8da:	f000 f961 	bl	800aba0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800a8de:	bf00      	nop
 800a8e0:	bd80      	pop	{r7, pc}
	...

0800a8e4 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 800a8e8:	4802      	ldr	r0, [pc, #8]	@ (800a8f4 <FDCAN2_IT0_IRQHandler+0x10>)
 800a8ea:	f002 fa21 	bl	800cd30 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 800a8ee:	bf00      	nop
 800a8f0:	bd80      	pop	{r7, pc}
 800a8f2:	bf00      	nop
 800a8f4:	200022a4 	.word	0x200022a4

0800a8f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800a8f8:	b480      	push	{r7}
 800a8fa:	af00      	add	r7, sp, #0
  return 1;
 800a8fc:	2301      	movs	r3, #1
}
 800a8fe:	4618      	mov	r0, r3
 800a900:	46bd      	mov	sp, r7
 800a902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a906:	4770      	bx	lr

0800a908 <_kill>:

int _kill(int pid, int sig)
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b082      	sub	sp, #8
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	6078      	str	r0, [r7, #4]
 800a910:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800a912:	f009 f86b 	bl	80139ec <__errno>
 800a916:	4603      	mov	r3, r0
 800a918:	2216      	movs	r2, #22
 800a91a:	601a      	str	r2, [r3, #0]
  return -1;
 800a91c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800a920:	4618      	mov	r0, r3
 800a922:	3708      	adds	r7, #8
 800a924:	46bd      	mov	sp, r7
 800a926:	bd80      	pop	{r7, pc}

0800a928 <_exit>:

void _exit (int status)
{
 800a928:	b580      	push	{r7, lr}
 800a92a:	b082      	sub	sp, #8
 800a92c:	af00      	add	r7, sp, #0
 800a92e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800a930:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800a934:	6878      	ldr	r0, [r7, #4]
 800a936:	f7ff ffe7 	bl	800a908 <_kill>
  while (1) {}    /* Make sure we hang here */
 800a93a:	bf00      	nop
 800a93c:	e7fd      	b.n	800a93a <_exit+0x12>

0800a93e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800a93e:	b580      	push	{r7, lr}
 800a940:	b086      	sub	sp, #24
 800a942:	af00      	add	r7, sp, #0
 800a944:	60f8      	str	r0, [r7, #12]
 800a946:	60b9      	str	r1, [r7, #8]
 800a948:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a94a:	2300      	movs	r3, #0
 800a94c:	617b      	str	r3, [r7, #20]
 800a94e:	e00a      	b.n	800a966 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800a950:	f7ff fc08 	bl	800a164 <__io_getchar>
 800a954:	4601      	mov	r1, r0
 800a956:	68bb      	ldr	r3, [r7, #8]
 800a958:	1c5a      	adds	r2, r3, #1
 800a95a:	60ba      	str	r2, [r7, #8]
 800a95c:	b2ca      	uxtb	r2, r1
 800a95e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a960:	697b      	ldr	r3, [r7, #20]
 800a962:	3301      	adds	r3, #1
 800a964:	617b      	str	r3, [r7, #20]
 800a966:	697a      	ldr	r2, [r7, #20]
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	429a      	cmp	r2, r3
 800a96c:	dbf0      	blt.n	800a950 <_read+0x12>
  }

  return len;
 800a96e:	687b      	ldr	r3, [r7, #4]
}
 800a970:	4618      	mov	r0, r3
 800a972:	3718      	adds	r7, #24
 800a974:	46bd      	mov	sp, r7
 800a976:	bd80      	pop	{r7, pc}

0800a978 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800a978:	b580      	push	{r7, lr}
 800a97a:	b086      	sub	sp, #24
 800a97c:	af00      	add	r7, sp, #0
 800a97e:	60f8      	str	r0, [r7, #12]
 800a980:	60b9      	str	r1, [r7, #8]
 800a982:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a984:	2300      	movs	r3, #0
 800a986:	617b      	str	r3, [r7, #20]
 800a988:	e009      	b.n	800a99e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800a98a:	68bb      	ldr	r3, [r7, #8]
 800a98c:	1c5a      	adds	r2, r3, #1
 800a98e:	60ba      	str	r2, [r7, #8]
 800a990:	781b      	ldrb	r3, [r3, #0]
 800a992:	4618      	mov	r0, r3
 800a994:	f7ff fbd4 	bl	800a140 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a998:	697b      	ldr	r3, [r7, #20]
 800a99a:	3301      	adds	r3, #1
 800a99c:	617b      	str	r3, [r7, #20]
 800a99e:	697a      	ldr	r2, [r7, #20]
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	429a      	cmp	r2, r3
 800a9a4:	dbf1      	blt.n	800a98a <_write+0x12>
  }
  return len;
 800a9a6:	687b      	ldr	r3, [r7, #4]
}
 800a9a8:	4618      	mov	r0, r3
 800a9aa:	3718      	adds	r7, #24
 800a9ac:	46bd      	mov	sp, r7
 800a9ae:	bd80      	pop	{r7, pc}

0800a9b0 <_close>:

int _close(int file)
{
 800a9b0:	b480      	push	{r7}
 800a9b2:	b083      	sub	sp, #12
 800a9b4:	af00      	add	r7, sp, #0
 800a9b6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800a9b8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800a9bc:	4618      	mov	r0, r3
 800a9be:	370c      	adds	r7, #12
 800a9c0:	46bd      	mov	sp, r7
 800a9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c6:	4770      	bx	lr

0800a9c8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800a9c8:	b480      	push	{r7}
 800a9ca:	b083      	sub	sp, #12
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
 800a9d0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800a9d2:	683b      	ldr	r3, [r7, #0]
 800a9d4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800a9d8:	605a      	str	r2, [r3, #4]
  return 0;
 800a9da:	2300      	movs	r3, #0
}
 800a9dc:	4618      	mov	r0, r3
 800a9de:	370c      	adds	r7, #12
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e6:	4770      	bx	lr

0800a9e8 <_isatty>:

int _isatty(int file)
{
 800a9e8:	b480      	push	{r7}
 800a9ea:	b083      	sub	sp, #12
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800a9f0:	2301      	movs	r3, #1
}
 800a9f2:	4618      	mov	r0, r3
 800a9f4:	370c      	adds	r7, #12
 800a9f6:	46bd      	mov	sp, r7
 800a9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9fc:	4770      	bx	lr

0800a9fe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800a9fe:	b480      	push	{r7}
 800aa00:	b085      	sub	sp, #20
 800aa02:	af00      	add	r7, sp, #0
 800aa04:	60f8      	str	r0, [r7, #12]
 800aa06:	60b9      	str	r1, [r7, #8]
 800aa08:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800aa0a:	2300      	movs	r3, #0
}
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	3714      	adds	r7, #20
 800aa10:	46bd      	mov	sp, r7
 800aa12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa16:	4770      	bx	lr

0800aa18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800aa18:	b580      	push	{r7, lr}
 800aa1a:	b086      	sub	sp, #24
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800aa20:	4a14      	ldr	r2, [pc, #80]	@ (800aa74 <_sbrk+0x5c>)
 800aa22:	4b15      	ldr	r3, [pc, #84]	@ (800aa78 <_sbrk+0x60>)
 800aa24:	1ad3      	subs	r3, r2, r3
 800aa26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800aa28:	697b      	ldr	r3, [r7, #20]
 800aa2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800aa2c:	4b13      	ldr	r3, [pc, #76]	@ (800aa7c <_sbrk+0x64>)
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d102      	bne.n	800aa3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800aa34:	4b11      	ldr	r3, [pc, #68]	@ (800aa7c <_sbrk+0x64>)
 800aa36:	4a12      	ldr	r2, [pc, #72]	@ (800aa80 <_sbrk+0x68>)
 800aa38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800aa3a:	4b10      	ldr	r3, [pc, #64]	@ (800aa7c <_sbrk+0x64>)
 800aa3c:	681a      	ldr	r2, [r3, #0]
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	4413      	add	r3, r2
 800aa42:	693a      	ldr	r2, [r7, #16]
 800aa44:	429a      	cmp	r2, r3
 800aa46:	d207      	bcs.n	800aa58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800aa48:	f008 ffd0 	bl	80139ec <__errno>
 800aa4c:	4603      	mov	r3, r0
 800aa4e:	220c      	movs	r2, #12
 800aa50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800aa52:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800aa56:	e009      	b.n	800aa6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800aa58:	4b08      	ldr	r3, [pc, #32]	@ (800aa7c <_sbrk+0x64>)
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800aa5e:	4b07      	ldr	r3, [pc, #28]	@ (800aa7c <_sbrk+0x64>)
 800aa60:	681a      	ldr	r2, [r3, #0]
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	4413      	add	r3, r2
 800aa66:	4a05      	ldr	r2, [pc, #20]	@ (800aa7c <_sbrk+0x64>)
 800aa68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800aa6a:	68fb      	ldr	r3, [r7, #12]
}
 800aa6c:	4618      	mov	r0, r3
 800aa6e:	3718      	adds	r7, #24
 800aa70:	46bd      	mov	sp, r7
 800aa72:	bd80      	pop	{r7, pc}
 800aa74:	20020000 	.word	0x20020000
 800aa78:	00000400 	.word	0x00000400
 800aa7c:	20002724 	.word	0x20002724
 800aa80:	20002878 	.word	0x20002878

0800aa84 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800aa84:	b480      	push	{r7}
 800aa86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800aa88:	4b06      	ldr	r3, [pc, #24]	@ (800aaa4 <SystemInit+0x20>)
 800aa8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa8e:	4a05      	ldr	r2, [pc, #20]	@ (800aaa4 <SystemInit+0x20>)
 800aa90:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800aa94:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800aa98:	bf00      	nop
 800aa9a:	46bd      	mov	sp, r7
 800aa9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa0:	4770      	bx	lr
 800aaa2:	bf00      	nop
 800aaa4:	e000ed00 	.word	0xe000ed00

0800aaa8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800aaa8:	480d      	ldr	r0, [pc, #52]	@ (800aae0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800aaaa:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800aaac:	f7ff ffea 	bl	800aa84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800aab0:	480c      	ldr	r0, [pc, #48]	@ (800aae4 <LoopForever+0x6>)
  ldr r1, =_edata
 800aab2:	490d      	ldr	r1, [pc, #52]	@ (800aae8 <LoopForever+0xa>)
  ldr r2, =_sidata
 800aab4:	4a0d      	ldr	r2, [pc, #52]	@ (800aaec <LoopForever+0xe>)
  movs r3, #0
 800aab6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800aab8:	e002      	b.n	800aac0 <LoopCopyDataInit>

0800aaba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800aaba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800aabc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800aabe:	3304      	adds	r3, #4

0800aac0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800aac0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800aac2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800aac4:	d3f9      	bcc.n	800aaba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800aac6:	4a0a      	ldr	r2, [pc, #40]	@ (800aaf0 <LoopForever+0x12>)
  ldr r4, =_ebss
 800aac8:	4c0a      	ldr	r4, [pc, #40]	@ (800aaf4 <LoopForever+0x16>)
  movs r3, #0
 800aaca:	2300      	movs	r3, #0
  b LoopFillZerobss
 800aacc:	e001      	b.n	800aad2 <LoopFillZerobss>

0800aace <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800aace:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800aad0:	3204      	adds	r2, #4

0800aad2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800aad2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800aad4:	d3fb      	bcc.n	800aace <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800aad6:	f008 ff8f 	bl	80139f8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800aada:	f7fe fdd3 	bl	8009684 <main>

0800aade <LoopForever>:

LoopForever:
    b LoopForever
 800aade:	e7fe      	b.n	800aade <LoopForever>
  ldr   r0, =_estack
 800aae0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800aae4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800aae8:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 800aaec:	08017b60 	.word	0x08017b60
  ldr r2, =_sbss
 800aaf0:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 800aaf4:	20002878 	.word	0x20002878

0800aaf8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800aaf8:	e7fe      	b.n	800aaf8 <ADC1_2_IRQHandler>

0800aafa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800aafa:	b580      	push	{r7, lr}
 800aafc:	b082      	sub	sp, #8
 800aafe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800ab00:	2300      	movs	r3, #0
 800ab02:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800ab04:	2003      	movs	r0, #3
 800ab06:	f001 fd63 	bl	800c5d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800ab0a:	2000      	movs	r0, #0
 800ab0c:	f000 f80e 	bl	800ab2c <HAL_InitTick>
 800ab10:	4603      	mov	r3, r0
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d002      	beq.n	800ab1c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800ab16:	2301      	movs	r3, #1
 800ab18:	71fb      	strb	r3, [r7, #7]
 800ab1a:	e001      	b.n	800ab20 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800ab1c:	f7ff fb70 	bl	800a200 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800ab20:	79fb      	ldrb	r3, [r7, #7]

}
 800ab22:	4618      	mov	r0, r3
 800ab24:	3708      	adds	r7, #8
 800ab26:	46bd      	mov	sp, r7
 800ab28:	bd80      	pop	{r7, pc}
	...

0800ab2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800ab2c:	b580      	push	{r7, lr}
 800ab2e:	b084      	sub	sp, #16
 800ab30:	af00      	add	r7, sp, #0
 800ab32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800ab34:	2300      	movs	r3, #0
 800ab36:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800ab38:	4b16      	ldr	r3, [pc, #88]	@ (800ab94 <HAL_InitTick+0x68>)
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d022      	beq.n	800ab86 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800ab40:	4b15      	ldr	r3, [pc, #84]	@ (800ab98 <HAL_InitTick+0x6c>)
 800ab42:	681a      	ldr	r2, [r3, #0]
 800ab44:	4b13      	ldr	r3, [pc, #76]	@ (800ab94 <HAL_InitTick+0x68>)
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800ab4c:	fbb1 f3f3 	udiv	r3, r1, r3
 800ab50:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab54:	4618      	mov	r0, r3
 800ab56:	f001 fd7c 	bl	800c652 <HAL_SYSTICK_Config>
 800ab5a:	4603      	mov	r3, r0
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d10f      	bne.n	800ab80 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	2b0f      	cmp	r3, #15
 800ab64:	d809      	bhi.n	800ab7a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800ab66:	2200      	movs	r2, #0
 800ab68:	6879      	ldr	r1, [r7, #4]
 800ab6a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ab6e:	f001 fd3a 	bl	800c5e6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800ab72:	4a0a      	ldr	r2, [pc, #40]	@ (800ab9c <HAL_InitTick+0x70>)
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	6013      	str	r3, [r2, #0]
 800ab78:	e007      	b.n	800ab8a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800ab7a:	2301      	movs	r3, #1
 800ab7c:	73fb      	strb	r3, [r7, #15]
 800ab7e:	e004      	b.n	800ab8a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800ab80:	2301      	movs	r3, #1
 800ab82:	73fb      	strb	r3, [r7, #15]
 800ab84:	e001      	b.n	800ab8a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800ab86:	2301      	movs	r3, #1
 800ab88:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800ab8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab8c:	4618      	mov	r0, r3
 800ab8e:	3710      	adds	r7, #16
 800ab90:	46bd      	mov	sp, r7
 800ab92:	bd80      	pop	{r7, pc}
 800ab94:	20000054 	.word	0x20000054
 800ab98:	2000004c 	.word	0x2000004c
 800ab9c:	20000050 	.word	0x20000050

0800aba0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800aba0:	b480      	push	{r7}
 800aba2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800aba4:	4b05      	ldr	r3, [pc, #20]	@ (800abbc <HAL_IncTick+0x1c>)
 800aba6:	681a      	ldr	r2, [r3, #0]
 800aba8:	4b05      	ldr	r3, [pc, #20]	@ (800abc0 <HAL_IncTick+0x20>)
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	4413      	add	r3, r2
 800abae:	4a03      	ldr	r2, [pc, #12]	@ (800abbc <HAL_IncTick+0x1c>)
 800abb0:	6013      	str	r3, [r2, #0]
}
 800abb2:	bf00      	nop
 800abb4:	46bd      	mov	sp, r7
 800abb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abba:	4770      	bx	lr
 800abbc:	20002728 	.word	0x20002728
 800abc0:	20000054 	.word	0x20000054

0800abc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800abc4:	b480      	push	{r7}
 800abc6:	af00      	add	r7, sp, #0
  return uwTick;
 800abc8:	4b03      	ldr	r3, [pc, #12]	@ (800abd8 <HAL_GetTick+0x14>)
 800abca:	681b      	ldr	r3, [r3, #0]
}
 800abcc:	4618      	mov	r0, r3
 800abce:	46bd      	mov	sp, r7
 800abd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd4:	4770      	bx	lr
 800abd6:	bf00      	nop
 800abd8:	20002728 	.word	0x20002728

0800abdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800abdc:	b580      	push	{r7, lr}
 800abde:	b084      	sub	sp, #16
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800abe4:	f7ff ffee 	bl	800abc4 <HAL_GetTick>
 800abe8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800abf4:	d004      	beq.n	800ac00 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800abf6:	4b09      	ldr	r3, [pc, #36]	@ (800ac1c <HAL_Delay+0x40>)
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	68fa      	ldr	r2, [r7, #12]
 800abfc:	4413      	add	r3, r2
 800abfe:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800ac00:	bf00      	nop
 800ac02:	f7ff ffdf 	bl	800abc4 <HAL_GetTick>
 800ac06:	4602      	mov	r2, r0
 800ac08:	68bb      	ldr	r3, [r7, #8]
 800ac0a:	1ad3      	subs	r3, r2, r3
 800ac0c:	68fa      	ldr	r2, [r7, #12]
 800ac0e:	429a      	cmp	r2, r3
 800ac10:	d8f7      	bhi.n	800ac02 <HAL_Delay+0x26>
  {
  }
}
 800ac12:	bf00      	nop
 800ac14:	bf00      	nop
 800ac16:	3710      	adds	r7, #16
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	bd80      	pop	{r7, pc}
 800ac1c:	20000054 	.word	0x20000054

0800ac20 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800ac20:	b480      	push	{r7}
 800ac22:	b083      	sub	sp, #12
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	6078      	str	r0, [r7, #4]
 800ac28:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	689b      	ldr	r3, [r3, #8]
 800ac2e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800ac32:	683b      	ldr	r3, [r7, #0]
 800ac34:	431a      	orrs	r2, r3
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	609a      	str	r2, [r3, #8]
}
 800ac3a:	bf00      	nop
 800ac3c:	370c      	adds	r7, #12
 800ac3e:	46bd      	mov	sp, r7
 800ac40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac44:	4770      	bx	lr

0800ac46 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800ac46:	b480      	push	{r7}
 800ac48:	b083      	sub	sp, #12
 800ac4a:	af00      	add	r7, sp, #0
 800ac4c:	6078      	str	r0, [r7, #4]
 800ac4e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	689b      	ldr	r3, [r3, #8]
 800ac54:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800ac58:	683b      	ldr	r3, [r7, #0]
 800ac5a:	431a      	orrs	r2, r3
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	609a      	str	r2, [r3, #8]
}
 800ac60:	bf00      	nop
 800ac62:	370c      	adds	r7, #12
 800ac64:	46bd      	mov	sp, r7
 800ac66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac6a:	4770      	bx	lr

0800ac6c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800ac6c:	b480      	push	{r7}
 800ac6e:	b083      	sub	sp, #12
 800ac70:	af00      	add	r7, sp, #0
 800ac72:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	689b      	ldr	r3, [r3, #8]
 800ac78:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800ac7c:	4618      	mov	r0, r3
 800ac7e:	370c      	adds	r7, #12
 800ac80:	46bd      	mov	sp, r7
 800ac82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac86:	4770      	bx	lr

0800ac88 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800ac88:	b480      	push	{r7}
 800ac8a:	b087      	sub	sp, #28
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	60f8      	str	r0, [r7, #12]
 800ac90:	60b9      	str	r1, [r7, #8]
 800ac92:	607a      	str	r2, [r7, #4]
 800ac94:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	3360      	adds	r3, #96	@ 0x60
 800ac9a:	461a      	mov	r2, r3
 800ac9c:	68bb      	ldr	r3, [r7, #8]
 800ac9e:	009b      	lsls	r3, r3, #2
 800aca0:	4413      	add	r3, r2
 800aca2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800aca4:	697b      	ldr	r3, [r7, #20]
 800aca6:	681a      	ldr	r2, [r3, #0]
 800aca8:	4b08      	ldr	r3, [pc, #32]	@ (800accc <LL_ADC_SetOffset+0x44>)
 800acaa:	4013      	ands	r3, r2
 800acac:	687a      	ldr	r2, [r7, #4]
 800acae:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800acb2:	683a      	ldr	r2, [r7, #0]
 800acb4:	430a      	orrs	r2, r1
 800acb6:	4313      	orrs	r3, r2
 800acb8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800acbc:	697b      	ldr	r3, [r7, #20]
 800acbe:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800acc0:	bf00      	nop
 800acc2:	371c      	adds	r7, #28
 800acc4:	46bd      	mov	sp, r7
 800acc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acca:	4770      	bx	lr
 800accc:	03fff000 	.word	0x03fff000

0800acd0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800acd0:	b480      	push	{r7}
 800acd2:	b085      	sub	sp, #20
 800acd4:	af00      	add	r7, sp, #0
 800acd6:	6078      	str	r0, [r7, #4]
 800acd8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	3360      	adds	r3, #96	@ 0x60
 800acde:	461a      	mov	r2, r3
 800ace0:	683b      	ldr	r3, [r7, #0]
 800ace2:	009b      	lsls	r3, r3, #2
 800ace4:	4413      	add	r3, r2
 800ace6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800acf0:	4618      	mov	r0, r3
 800acf2:	3714      	adds	r7, #20
 800acf4:	46bd      	mov	sp, r7
 800acf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acfa:	4770      	bx	lr

0800acfc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800acfc:	b480      	push	{r7}
 800acfe:	b087      	sub	sp, #28
 800ad00:	af00      	add	r7, sp, #0
 800ad02:	60f8      	str	r0, [r7, #12]
 800ad04:	60b9      	str	r1, [r7, #8]
 800ad06:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	3360      	adds	r3, #96	@ 0x60
 800ad0c:	461a      	mov	r2, r3
 800ad0e:	68bb      	ldr	r3, [r7, #8]
 800ad10:	009b      	lsls	r3, r3, #2
 800ad12:	4413      	add	r3, r2
 800ad14:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800ad16:	697b      	ldr	r3, [r7, #20]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	431a      	orrs	r2, r3
 800ad22:	697b      	ldr	r3, [r7, #20]
 800ad24:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800ad26:	bf00      	nop
 800ad28:	371c      	adds	r7, #28
 800ad2a:	46bd      	mov	sp, r7
 800ad2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad30:	4770      	bx	lr

0800ad32 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800ad32:	b480      	push	{r7}
 800ad34:	b087      	sub	sp, #28
 800ad36:	af00      	add	r7, sp, #0
 800ad38:	60f8      	str	r0, [r7, #12]
 800ad3a:	60b9      	str	r1, [r7, #8]
 800ad3c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	3360      	adds	r3, #96	@ 0x60
 800ad42:	461a      	mov	r2, r3
 800ad44:	68bb      	ldr	r3, [r7, #8]
 800ad46:	009b      	lsls	r3, r3, #2
 800ad48:	4413      	add	r3, r2
 800ad4a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800ad4c:	697b      	ldr	r3, [r7, #20]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	431a      	orrs	r2, r3
 800ad58:	697b      	ldr	r3, [r7, #20]
 800ad5a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800ad5c:	bf00      	nop
 800ad5e:	371c      	adds	r7, #28
 800ad60:	46bd      	mov	sp, r7
 800ad62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad66:	4770      	bx	lr

0800ad68 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800ad68:	b480      	push	{r7}
 800ad6a:	b087      	sub	sp, #28
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	60f8      	str	r0, [r7, #12]
 800ad70:	60b9      	str	r1, [r7, #8]
 800ad72:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	3360      	adds	r3, #96	@ 0x60
 800ad78:	461a      	mov	r2, r3
 800ad7a:	68bb      	ldr	r3, [r7, #8]
 800ad7c:	009b      	lsls	r3, r3, #2
 800ad7e:	4413      	add	r3, r2
 800ad80:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800ad82:	697b      	ldr	r3, [r7, #20]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	431a      	orrs	r2, r3
 800ad8e:	697b      	ldr	r3, [r7, #20]
 800ad90:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800ad92:	bf00      	nop
 800ad94:	371c      	adds	r7, #28
 800ad96:	46bd      	mov	sp, r7
 800ad98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad9c:	4770      	bx	lr

0800ad9e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800ad9e:	b480      	push	{r7}
 800ada0:	b083      	sub	sp, #12
 800ada2:	af00      	add	r7, sp, #0
 800ada4:	6078      	str	r0, [r7, #4]
 800ada6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	695b      	ldr	r3, [r3, #20]
 800adac:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800adb0:	683b      	ldr	r3, [r7, #0]
 800adb2:	431a      	orrs	r2, r3
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	615a      	str	r2, [r3, #20]
}
 800adb8:	bf00      	nop
 800adba:	370c      	adds	r7, #12
 800adbc:	46bd      	mov	sp, r7
 800adbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc2:	4770      	bx	lr

0800adc4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800adc4:	b480      	push	{r7}
 800adc6:	b083      	sub	sp, #12
 800adc8:	af00      	add	r7, sp, #0
 800adca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	68db      	ldr	r3, [r3, #12]
 800add0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800add4:	2b00      	cmp	r3, #0
 800add6:	d101      	bne.n	800addc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800add8:	2301      	movs	r3, #1
 800adda:	e000      	b.n	800adde <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800addc:	2300      	movs	r3, #0
}
 800adde:	4618      	mov	r0, r3
 800ade0:	370c      	adds	r7, #12
 800ade2:	46bd      	mov	sp, r7
 800ade4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade8:	4770      	bx	lr

0800adea <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800adea:	b480      	push	{r7}
 800adec:	b087      	sub	sp, #28
 800adee:	af00      	add	r7, sp, #0
 800adf0:	60f8      	str	r0, [r7, #12]
 800adf2:	60b9      	str	r1, [r7, #8]
 800adf4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	3330      	adds	r3, #48	@ 0x30
 800adfa:	461a      	mov	r2, r3
 800adfc:	68bb      	ldr	r3, [r7, #8]
 800adfe:	0a1b      	lsrs	r3, r3, #8
 800ae00:	009b      	lsls	r3, r3, #2
 800ae02:	f003 030c 	and.w	r3, r3, #12
 800ae06:	4413      	add	r3, r2
 800ae08:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800ae0a:	697b      	ldr	r3, [r7, #20]
 800ae0c:	681a      	ldr	r2, [r3, #0]
 800ae0e:	68bb      	ldr	r3, [r7, #8]
 800ae10:	f003 031f 	and.w	r3, r3, #31
 800ae14:	211f      	movs	r1, #31
 800ae16:	fa01 f303 	lsl.w	r3, r1, r3
 800ae1a:	43db      	mvns	r3, r3
 800ae1c:	401a      	ands	r2, r3
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	0e9b      	lsrs	r3, r3, #26
 800ae22:	f003 011f 	and.w	r1, r3, #31
 800ae26:	68bb      	ldr	r3, [r7, #8]
 800ae28:	f003 031f 	and.w	r3, r3, #31
 800ae2c:	fa01 f303 	lsl.w	r3, r1, r3
 800ae30:	431a      	orrs	r2, r3
 800ae32:	697b      	ldr	r3, [r7, #20]
 800ae34:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800ae36:	bf00      	nop
 800ae38:	371c      	adds	r7, #28
 800ae3a:	46bd      	mov	sp, r7
 800ae3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae40:	4770      	bx	lr

0800ae42 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800ae42:	b480      	push	{r7}
 800ae44:	b087      	sub	sp, #28
 800ae46:	af00      	add	r7, sp, #0
 800ae48:	60f8      	str	r0, [r7, #12]
 800ae4a:	60b9      	str	r1, [r7, #8]
 800ae4c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	3314      	adds	r3, #20
 800ae52:	461a      	mov	r2, r3
 800ae54:	68bb      	ldr	r3, [r7, #8]
 800ae56:	0e5b      	lsrs	r3, r3, #25
 800ae58:	009b      	lsls	r3, r3, #2
 800ae5a:	f003 0304 	and.w	r3, r3, #4
 800ae5e:	4413      	add	r3, r2
 800ae60:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800ae62:	697b      	ldr	r3, [r7, #20]
 800ae64:	681a      	ldr	r2, [r3, #0]
 800ae66:	68bb      	ldr	r3, [r7, #8]
 800ae68:	0d1b      	lsrs	r3, r3, #20
 800ae6a:	f003 031f 	and.w	r3, r3, #31
 800ae6e:	2107      	movs	r1, #7
 800ae70:	fa01 f303 	lsl.w	r3, r1, r3
 800ae74:	43db      	mvns	r3, r3
 800ae76:	401a      	ands	r2, r3
 800ae78:	68bb      	ldr	r3, [r7, #8]
 800ae7a:	0d1b      	lsrs	r3, r3, #20
 800ae7c:	f003 031f 	and.w	r3, r3, #31
 800ae80:	6879      	ldr	r1, [r7, #4]
 800ae82:	fa01 f303 	lsl.w	r3, r1, r3
 800ae86:	431a      	orrs	r2, r3
 800ae88:	697b      	ldr	r3, [r7, #20]
 800ae8a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800ae8c:	bf00      	nop
 800ae8e:	371c      	adds	r7, #28
 800ae90:	46bd      	mov	sp, r7
 800ae92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae96:	4770      	bx	lr

0800ae98 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800ae98:	b480      	push	{r7}
 800ae9a:	b085      	sub	sp, #20
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	60f8      	str	r0, [r7, #12]
 800aea0:	60b9      	str	r1, [r7, #8]
 800aea2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800aeaa:	68bb      	ldr	r3, [r7, #8]
 800aeac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aeb0:	43db      	mvns	r3, r3
 800aeb2:	401a      	ands	r2, r3
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	f003 0318 	and.w	r3, r3, #24
 800aeba:	4908      	ldr	r1, [pc, #32]	@ (800aedc <LL_ADC_SetChannelSingleDiff+0x44>)
 800aebc:	40d9      	lsrs	r1, r3
 800aebe:	68bb      	ldr	r3, [r7, #8]
 800aec0:	400b      	ands	r3, r1
 800aec2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aec6:	431a      	orrs	r2, r3
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800aece:	bf00      	nop
 800aed0:	3714      	adds	r7, #20
 800aed2:	46bd      	mov	sp, r7
 800aed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed8:	4770      	bx	lr
 800aeda:	bf00      	nop
 800aedc:	0007ffff 	.word	0x0007ffff

0800aee0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800aee0:	b480      	push	{r7}
 800aee2:	b083      	sub	sp, #12
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	689b      	ldr	r3, [r3, #8]
 800aeec:	f003 031f 	and.w	r3, r3, #31
}
 800aef0:	4618      	mov	r0, r3
 800aef2:	370c      	adds	r7, #12
 800aef4:	46bd      	mov	sp, r7
 800aef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aefa:	4770      	bx	lr

0800aefc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800aefc:	b480      	push	{r7}
 800aefe:	b083      	sub	sp, #12
 800af00:	af00      	add	r7, sp, #0
 800af02:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	689b      	ldr	r3, [r3, #8]
 800af08:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 800af0c:	4618      	mov	r0, r3
 800af0e:	370c      	adds	r7, #12
 800af10:	46bd      	mov	sp, r7
 800af12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af16:	4770      	bx	lr

0800af18 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800af18:	b480      	push	{r7}
 800af1a:	b083      	sub	sp, #12
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	689b      	ldr	r3, [r3, #8]
 800af24:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800af28:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800af2c:	687a      	ldr	r2, [r7, #4]
 800af2e:	6093      	str	r3, [r2, #8]
}
 800af30:	bf00      	nop
 800af32:	370c      	adds	r7, #12
 800af34:	46bd      	mov	sp, r7
 800af36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af3a:	4770      	bx	lr

0800af3c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800af3c:	b480      	push	{r7}
 800af3e:	b083      	sub	sp, #12
 800af40:	af00      	add	r7, sp, #0
 800af42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	689b      	ldr	r3, [r3, #8]
 800af48:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800af4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800af50:	d101      	bne.n	800af56 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800af52:	2301      	movs	r3, #1
 800af54:	e000      	b.n	800af58 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800af56:	2300      	movs	r3, #0
}
 800af58:	4618      	mov	r0, r3
 800af5a:	370c      	adds	r7, #12
 800af5c:	46bd      	mov	sp, r7
 800af5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af62:	4770      	bx	lr

0800af64 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800af64:	b480      	push	{r7}
 800af66:	b083      	sub	sp, #12
 800af68:	af00      	add	r7, sp, #0
 800af6a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	689b      	ldr	r3, [r3, #8]
 800af70:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800af74:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800af78:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800af80:	bf00      	nop
 800af82:	370c      	adds	r7, #12
 800af84:	46bd      	mov	sp, r7
 800af86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af8a:	4770      	bx	lr

0800af8c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800af8c:	b480      	push	{r7}
 800af8e:	b083      	sub	sp, #12
 800af90:	af00      	add	r7, sp, #0
 800af92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	689b      	ldr	r3, [r3, #8]
 800af98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800af9c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800afa0:	d101      	bne.n	800afa6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800afa2:	2301      	movs	r3, #1
 800afa4:	e000      	b.n	800afa8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800afa6:	2300      	movs	r3, #0
}
 800afa8:	4618      	mov	r0, r3
 800afaa:	370c      	adds	r7, #12
 800afac:	46bd      	mov	sp, r7
 800afae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb2:	4770      	bx	lr

0800afb4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800afb4:	b480      	push	{r7}
 800afb6:	b083      	sub	sp, #12
 800afb8:	af00      	add	r7, sp, #0
 800afba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	689b      	ldr	r3, [r3, #8]
 800afc0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800afc4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800afc8:	f043 0201 	orr.w	r2, r3, #1
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800afd0:	bf00      	nop
 800afd2:	370c      	adds	r7, #12
 800afd4:	46bd      	mov	sp, r7
 800afd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afda:	4770      	bx	lr

0800afdc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800afdc:	b480      	push	{r7}
 800afde:	b083      	sub	sp, #12
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	689b      	ldr	r3, [r3, #8]
 800afe8:	f003 0301 	and.w	r3, r3, #1
 800afec:	2b01      	cmp	r3, #1
 800afee:	d101      	bne.n	800aff4 <LL_ADC_IsEnabled+0x18>
 800aff0:	2301      	movs	r3, #1
 800aff2:	e000      	b.n	800aff6 <LL_ADC_IsEnabled+0x1a>
 800aff4:	2300      	movs	r3, #0
}
 800aff6:	4618      	mov	r0, r3
 800aff8:	370c      	adds	r7, #12
 800affa:	46bd      	mov	sp, r7
 800affc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b000:	4770      	bx	lr

0800b002 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800b002:	b480      	push	{r7}
 800b004:	b083      	sub	sp, #12
 800b006:	af00      	add	r7, sp, #0
 800b008:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	689b      	ldr	r3, [r3, #8]
 800b00e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b012:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b016:	f043 0204 	orr.w	r2, r3, #4
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800b01e:	bf00      	nop
 800b020:	370c      	adds	r7, #12
 800b022:	46bd      	mov	sp, r7
 800b024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b028:	4770      	bx	lr

0800b02a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800b02a:	b480      	push	{r7}
 800b02c:	b083      	sub	sp, #12
 800b02e:	af00      	add	r7, sp, #0
 800b030:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	689b      	ldr	r3, [r3, #8]
 800b036:	f003 0304 	and.w	r3, r3, #4
 800b03a:	2b04      	cmp	r3, #4
 800b03c:	d101      	bne.n	800b042 <LL_ADC_REG_IsConversionOngoing+0x18>
 800b03e:	2301      	movs	r3, #1
 800b040:	e000      	b.n	800b044 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800b042:	2300      	movs	r3, #0
}
 800b044:	4618      	mov	r0, r3
 800b046:	370c      	adds	r7, #12
 800b048:	46bd      	mov	sp, r7
 800b04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b04e:	4770      	bx	lr

0800b050 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800b050:	b480      	push	{r7}
 800b052:	b083      	sub	sp, #12
 800b054:	af00      	add	r7, sp, #0
 800b056:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	689b      	ldr	r3, [r3, #8]
 800b05c:	f003 0308 	and.w	r3, r3, #8
 800b060:	2b08      	cmp	r3, #8
 800b062:	d101      	bne.n	800b068 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800b064:	2301      	movs	r3, #1
 800b066:	e000      	b.n	800b06a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800b068:	2300      	movs	r3, #0
}
 800b06a:	4618      	mov	r0, r3
 800b06c:	370c      	adds	r7, #12
 800b06e:	46bd      	mov	sp, r7
 800b070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b074:	4770      	bx	lr
	...

0800b078 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800b078:	b590      	push	{r4, r7, lr}
 800b07a:	b089      	sub	sp, #36	@ 0x24
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b080:	2300      	movs	r3, #0
 800b082:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800b084:	2300      	movs	r3, #0
 800b086:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d101      	bne.n	800b092 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800b08e:	2301      	movs	r3, #1
 800b090:	e1a9      	b.n	800b3e6 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	695b      	ldr	r3, [r3, #20]
 800b096:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d109      	bne.n	800b0b4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800b0a0:	6878      	ldr	r0, [r7, #4]
 800b0a2:	f7ff f8d1 	bl	800a248 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	2200      	movs	r2, #0
 800b0aa:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	2200      	movs	r2, #0
 800b0b0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	4618      	mov	r0, r3
 800b0ba:	f7ff ff3f 	bl	800af3c <LL_ADC_IsDeepPowerDownEnabled>
 800b0be:	4603      	mov	r3, r0
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d004      	beq.n	800b0ce <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	4618      	mov	r0, r3
 800b0ca:	f7ff ff25 	bl	800af18 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	f7ff ff5a 	bl	800af8c <LL_ADC_IsInternalRegulatorEnabled>
 800b0d8:	4603      	mov	r3, r0
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d115      	bne.n	800b10a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	4618      	mov	r0, r3
 800b0e4:	f7ff ff3e 	bl	800af64 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800b0e8:	4b9c      	ldr	r3, [pc, #624]	@ (800b35c <HAL_ADC_Init+0x2e4>)
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	099b      	lsrs	r3, r3, #6
 800b0ee:	4a9c      	ldr	r2, [pc, #624]	@ (800b360 <HAL_ADC_Init+0x2e8>)
 800b0f0:	fba2 2303 	umull	r2, r3, r2, r3
 800b0f4:	099b      	lsrs	r3, r3, #6
 800b0f6:	3301      	adds	r3, #1
 800b0f8:	005b      	lsls	r3, r3, #1
 800b0fa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800b0fc:	e002      	b.n	800b104 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	3b01      	subs	r3, #1
 800b102:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	2b00      	cmp	r3, #0
 800b108:	d1f9      	bne.n	800b0fe <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	4618      	mov	r0, r3
 800b110:	f7ff ff3c 	bl	800af8c <LL_ADC_IsInternalRegulatorEnabled>
 800b114:	4603      	mov	r3, r0
 800b116:	2b00      	cmp	r3, #0
 800b118:	d10d      	bne.n	800b136 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b11e:	f043 0210 	orr.w	r2, r3, #16
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b12a:	f043 0201 	orr.w	r2, r3, #1
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800b132:	2301      	movs	r3, #1
 800b134:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	4618      	mov	r0, r3
 800b13c:	f7ff ff75 	bl	800b02a <LL_ADC_REG_IsConversionOngoing>
 800b140:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b146:	f003 0310 	and.w	r3, r3, #16
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	f040 8142 	bne.w	800b3d4 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800b150:	697b      	ldr	r3, [r7, #20]
 800b152:	2b00      	cmp	r3, #0
 800b154:	f040 813e 	bne.w	800b3d4 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b15c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800b160:	f043 0202 	orr.w	r2, r3, #2
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	4618      	mov	r0, r3
 800b16e:	f7ff ff35 	bl	800afdc <LL_ADC_IsEnabled>
 800b172:	4603      	mov	r3, r0
 800b174:	2b00      	cmp	r3, #0
 800b176:	d141      	bne.n	800b1fc <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b180:	d004      	beq.n	800b18c <HAL_ADC_Init+0x114>
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	4a77      	ldr	r2, [pc, #476]	@ (800b364 <HAL_ADC_Init+0x2ec>)
 800b188:	4293      	cmp	r3, r2
 800b18a:	d10f      	bne.n	800b1ac <HAL_ADC_Init+0x134>
 800b18c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800b190:	f7ff ff24 	bl	800afdc <LL_ADC_IsEnabled>
 800b194:	4604      	mov	r4, r0
 800b196:	4873      	ldr	r0, [pc, #460]	@ (800b364 <HAL_ADC_Init+0x2ec>)
 800b198:	f7ff ff20 	bl	800afdc <LL_ADC_IsEnabled>
 800b19c:	4603      	mov	r3, r0
 800b19e:	4323      	orrs	r3, r4
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	bf0c      	ite	eq
 800b1a4:	2301      	moveq	r3, #1
 800b1a6:	2300      	movne	r3, #0
 800b1a8:	b2db      	uxtb	r3, r3
 800b1aa:	e012      	b.n	800b1d2 <HAL_ADC_Init+0x15a>
 800b1ac:	486e      	ldr	r0, [pc, #440]	@ (800b368 <HAL_ADC_Init+0x2f0>)
 800b1ae:	f7ff ff15 	bl	800afdc <LL_ADC_IsEnabled>
 800b1b2:	4604      	mov	r4, r0
 800b1b4:	486d      	ldr	r0, [pc, #436]	@ (800b36c <HAL_ADC_Init+0x2f4>)
 800b1b6:	f7ff ff11 	bl	800afdc <LL_ADC_IsEnabled>
 800b1ba:	4603      	mov	r3, r0
 800b1bc:	431c      	orrs	r4, r3
 800b1be:	486c      	ldr	r0, [pc, #432]	@ (800b370 <HAL_ADC_Init+0x2f8>)
 800b1c0:	f7ff ff0c 	bl	800afdc <LL_ADC_IsEnabled>
 800b1c4:	4603      	mov	r3, r0
 800b1c6:	4323      	orrs	r3, r4
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	bf0c      	ite	eq
 800b1cc:	2301      	moveq	r3, #1
 800b1ce:	2300      	movne	r3, #0
 800b1d0:	b2db      	uxtb	r3, r3
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d012      	beq.n	800b1fc <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b1de:	d004      	beq.n	800b1ea <HAL_ADC_Init+0x172>
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	4a5f      	ldr	r2, [pc, #380]	@ (800b364 <HAL_ADC_Init+0x2ec>)
 800b1e6:	4293      	cmp	r3, r2
 800b1e8:	d101      	bne.n	800b1ee <HAL_ADC_Init+0x176>
 800b1ea:	4a62      	ldr	r2, [pc, #392]	@ (800b374 <HAL_ADC_Init+0x2fc>)
 800b1ec:	e000      	b.n	800b1f0 <HAL_ADC_Init+0x178>
 800b1ee:	4a62      	ldr	r2, [pc, #392]	@ (800b378 <HAL_ADC_Init+0x300>)
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	685b      	ldr	r3, [r3, #4]
 800b1f4:	4619      	mov	r1, r3
 800b1f6:	4610      	mov	r0, r2
 800b1f8:	f7ff fd12 	bl	800ac20 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	7f5b      	ldrb	r3, [r3, #29]
 800b200:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b206:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800b20c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800b212:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b21a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b21c:	4313      	orrs	r3, r2
 800b21e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b226:	2b01      	cmp	r3, #1
 800b228:	d106      	bne.n	800b238 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b22e:	3b01      	subs	r3, #1
 800b230:	045b      	lsls	r3, r3, #17
 800b232:	69ba      	ldr	r2, [r7, #24]
 800b234:	4313      	orrs	r3, r2
 800b236:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d009      	beq.n	800b254 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b244:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b24c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800b24e:	69ba      	ldr	r2, [r7, #24]
 800b250:	4313      	orrs	r3, r2
 800b252:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	68da      	ldr	r2, [r3, #12]
 800b25a:	4b48      	ldr	r3, [pc, #288]	@ (800b37c <HAL_ADC_Init+0x304>)
 800b25c:	4013      	ands	r3, r2
 800b25e:	687a      	ldr	r2, [r7, #4]
 800b260:	6812      	ldr	r2, [r2, #0]
 800b262:	69b9      	ldr	r1, [r7, #24]
 800b264:	430b      	orrs	r3, r1
 800b266:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	691b      	ldr	r3, [r3, #16]
 800b26e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	430a      	orrs	r2, r1
 800b27c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	4618      	mov	r0, r3
 800b284:	f7ff fee4 	bl	800b050 <LL_ADC_INJ_IsConversionOngoing>
 800b288:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800b28a:	697b      	ldr	r3, [r7, #20]
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d17f      	bne.n	800b390 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800b290:	693b      	ldr	r3, [r7, #16]
 800b292:	2b00      	cmp	r3, #0
 800b294:	d17c      	bne.n	800b390 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800b29a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b2a2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800b2a4:	4313      	orrs	r3, r2
 800b2a6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	68db      	ldr	r3, [r3, #12]
 800b2ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b2b2:	f023 0302 	bic.w	r3, r3, #2
 800b2b6:	687a      	ldr	r2, [r7, #4]
 800b2b8:	6812      	ldr	r2, [r2, #0]
 800b2ba:	69b9      	ldr	r1, [r7, #24]
 800b2bc:	430b      	orrs	r3, r1
 800b2be:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	691b      	ldr	r3, [r3, #16]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d017      	beq.n	800b2f8 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	691a      	ldr	r2, [r3, #16]
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800b2d6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b2e0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800b2e4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b2e8:	687a      	ldr	r2, [r7, #4]
 800b2ea:	6911      	ldr	r1, [r2, #16]
 800b2ec:	687a      	ldr	r2, [r7, #4]
 800b2ee:	6812      	ldr	r2, [r2, #0]
 800b2f0:	430b      	orrs	r3, r1
 800b2f2:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800b2f6:	e013      	b.n	800b320 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	691a      	ldr	r2, [r3, #16]
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800b306:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b310:	687a      	ldr	r2, [r7, #4]
 800b312:	6812      	ldr	r2, [r2, #0]
 800b314:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800b318:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b31c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b326:	2b01      	cmp	r3, #1
 800b328:	d12a      	bne.n	800b380 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	691b      	ldr	r3, [r3, #16]
 800b330:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800b334:	f023 0304 	bic.w	r3, r3, #4
 800b338:	687a      	ldr	r2, [r7, #4]
 800b33a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800b33c:	687a      	ldr	r2, [r7, #4]
 800b33e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800b340:	4311      	orrs	r1, r2
 800b342:	687a      	ldr	r2, [r7, #4]
 800b344:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800b346:	4311      	orrs	r1, r2
 800b348:	687a      	ldr	r2, [r7, #4]
 800b34a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b34c:	430a      	orrs	r2, r1
 800b34e:	431a      	orrs	r2, r3
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	f042 0201 	orr.w	r2, r2, #1
 800b358:	611a      	str	r2, [r3, #16]
 800b35a:	e019      	b.n	800b390 <HAL_ADC_Init+0x318>
 800b35c:	2000004c 	.word	0x2000004c
 800b360:	053e2d63 	.word	0x053e2d63
 800b364:	50000100 	.word	0x50000100
 800b368:	50000400 	.word	0x50000400
 800b36c:	50000500 	.word	0x50000500
 800b370:	50000600 	.word	0x50000600
 800b374:	50000300 	.word	0x50000300
 800b378:	50000700 	.word	0x50000700
 800b37c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	691a      	ldr	r2, [r3, #16]
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	f022 0201 	bic.w	r2, r2, #1
 800b38e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	695b      	ldr	r3, [r3, #20]
 800b394:	2b01      	cmp	r3, #1
 800b396:	d10c      	bne.n	800b3b2 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b39e:	f023 010f 	bic.w	r1, r3, #15
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	6a1b      	ldr	r3, [r3, #32]
 800b3a6:	1e5a      	subs	r2, r3, #1
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	430a      	orrs	r2, r1
 800b3ae:	631a      	str	r2, [r3, #48]	@ 0x30
 800b3b0:	e007      	b.n	800b3c2 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	f022 020f 	bic.w	r2, r2, #15
 800b3c0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b3c6:	f023 0303 	bic.w	r3, r3, #3
 800b3ca:	f043 0201 	orr.w	r2, r3, #1
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b3d2:	e007      	b.n	800b3e4 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b3d8:	f043 0210 	orr.w	r2, r3, #16
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800b3e0:	2301      	movs	r3, #1
 800b3e2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800b3e4:	7ffb      	ldrb	r3, [r7, #31]
}
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	3724      	adds	r7, #36	@ 0x24
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	bd90      	pop	{r4, r7, pc}
 800b3ee:	bf00      	nop

0800b3f0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800b3f0:	b580      	push	{r7, lr}
 800b3f2:	b086      	sub	sp, #24
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b400:	d004      	beq.n	800b40c <HAL_ADC_Start+0x1c>
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	4a67      	ldr	r2, [pc, #412]	@ (800b5a4 <HAL_ADC_Start+0x1b4>)
 800b408:	4293      	cmp	r3, r2
 800b40a:	d101      	bne.n	800b410 <HAL_ADC_Start+0x20>
 800b40c:	4b66      	ldr	r3, [pc, #408]	@ (800b5a8 <HAL_ADC_Start+0x1b8>)
 800b40e:	e000      	b.n	800b412 <HAL_ADC_Start+0x22>
 800b410:	4b66      	ldr	r3, [pc, #408]	@ (800b5ac <HAL_ADC_Start+0x1bc>)
 800b412:	4618      	mov	r0, r3
 800b414:	f7ff fd64 	bl	800aee0 <LL_ADC_GetMultimode>
 800b418:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	4618      	mov	r0, r3
 800b420:	f7ff fe03 	bl	800b02a <LL_ADC_REG_IsConversionOngoing>
 800b424:	4603      	mov	r3, r0
 800b426:	2b00      	cmp	r3, #0
 800b428:	f040 80b4 	bne.w	800b594 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800b432:	2b01      	cmp	r3, #1
 800b434:	d101      	bne.n	800b43a <HAL_ADC_Start+0x4a>
 800b436:	2302      	movs	r3, #2
 800b438:	e0af      	b.n	800b59a <HAL_ADC_Start+0x1aa>
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	2201      	movs	r2, #1
 800b43e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800b442:	6878      	ldr	r0, [r7, #4]
 800b444:	f000 fe0c 	bl	800c060 <ADC_Enable>
 800b448:	4603      	mov	r3, r0
 800b44a:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800b44c:	7dfb      	ldrb	r3, [r7, #23]
 800b44e:	2b00      	cmp	r3, #0
 800b450:	f040 809b 	bne.w	800b58a <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b458:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800b45c:	f023 0301 	bic.w	r3, r3, #1
 800b460:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	4a4d      	ldr	r2, [pc, #308]	@ (800b5a4 <HAL_ADC_Start+0x1b4>)
 800b46e:	4293      	cmp	r3, r2
 800b470:	d009      	beq.n	800b486 <HAL_ADC_Start+0x96>
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	4a4e      	ldr	r2, [pc, #312]	@ (800b5b0 <HAL_ADC_Start+0x1c0>)
 800b478:	4293      	cmp	r3, r2
 800b47a:	d002      	beq.n	800b482 <HAL_ADC_Start+0x92>
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	e003      	b.n	800b48a <HAL_ADC_Start+0x9a>
 800b482:	4b4c      	ldr	r3, [pc, #304]	@ (800b5b4 <HAL_ADC_Start+0x1c4>)
 800b484:	e001      	b.n	800b48a <HAL_ADC_Start+0x9a>
 800b486:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800b48a:	687a      	ldr	r2, [r7, #4]
 800b48c:	6812      	ldr	r2, [r2, #0]
 800b48e:	4293      	cmp	r3, r2
 800b490:	d002      	beq.n	800b498 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b492:	693b      	ldr	r3, [r7, #16]
 800b494:	2b00      	cmp	r3, #0
 800b496:	d105      	bne.n	800b4a4 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b49c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b4a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b4ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b4b0:	d106      	bne.n	800b4c0 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b4b6:	f023 0206 	bic.w	r2, r3, #6
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	661a      	str	r2, [r3, #96]	@ 0x60
 800b4be:	e002      	b.n	800b4c6 <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	2200      	movs	r2, #0
 800b4c4:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	221c      	movs	r2, #28
 800b4cc:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	4a32      	ldr	r2, [pc, #200]	@ (800b5a4 <HAL_ADC_Start+0x1b4>)
 800b4dc:	4293      	cmp	r3, r2
 800b4de:	d009      	beq.n	800b4f4 <HAL_ADC_Start+0x104>
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	4a32      	ldr	r2, [pc, #200]	@ (800b5b0 <HAL_ADC_Start+0x1c0>)
 800b4e6:	4293      	cmp	r3, r2
 800b4e8:	d002      	beq.n	800b4f0 <HAL_ADC_Start+0x100>
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	e003      	b.n	800b4f8 <HAL_ADC_Start+0x108>
 800b4f0:	4b30      	ldr	r3, [pc, #192]	@ (800b5b4 <HAL_ADC_Start+0x1c4>)
 800b4f2:	e001      	b.n	800b4f8 <HAL_ADC_Start+0x108>
 800b4f4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800b4f8:	687a      	ldr	r2, [r7, #4]
 800b4fa:	6812      	ldr	r2, [r2, #0]
 800b4fc:	4293      	cmp	r3, r2
 800b4fe:	d008      	beq.n	800b512 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b500:	693b      	ldr	r3, [r7, #16]
 800b502:	2b00      	cmp	r3, #0
 800b504:	d005      	beq.n	800b512 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800b506:	693b      	ldr	r3, [r7, #16]
 800b508:	2b05      	cmp	r3, #5
 800b50a:	d002      	beq.n	800b512 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800b50c:	693b      	ldr	r3, [r7, #16]
 800b50e:	2b09      	cmp	r3, #9
 800b510:	d114      	bne.n	800b53c <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	68db      	ldr	r3, [r3, #12]
 800b518:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d007      	beq.n	800b530 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b524:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800b528:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	4618      	mov	r0, r3
 800b536:	f7ff fd64 	bl	800b002 <LL_ADC_REG_StartConversion>
 800b53a:	e02d      	b.n	800b598 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b540:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	4a15      	ldr	r2, [pc, #84]	@ (800b5a4 <HAL_ADC_Start+0x1b4>)
 800b54e:	4293      	cmp	r3, r2
 800b550:	d009      	beq.n	800b566 <HAL_ADC_Start+0x176>
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	4a16      	ldr	r2, [pc, #88]	@ (800b5b0 <HAL_ADC_Start+0x1c0>)
 800b558:	4293      	cmp	r3, r2
 800b55a:	d002      	beq.n	800b562 <HAL_ADC_Start+0x172>
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	e003      	b.n	800b56a <HAL_ADC_Start+0x17a>
 800b562:	4b14      	ldr	r3, [pc, #80]	@ (800b5b4 <HAL_ADC_Start+0x1c4>)
 800b564:	e001      	b.n	800b56a <HAL_ADC_Start+0x17a>
 800b566:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800b56a:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	68db      	ldr	r3, [r3, #12]
 800b570:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b574:	2b00      	cmp	r3, #0
 800b576:	d00f      	beq.n	800b598 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b57c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800b580:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b588:	e006      	b.n	800b598 <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	2200      	movs	r2, #0
 800b58e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800b592:	e001      	b.n	800b598 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800b594:	2302      	movs	r3, #2
 800b596:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800b598:	7dfb      	ldrb	r3, [r7, #23]
}
 800b59a:	4618      	mov	r0, r3
 800b59c:	3718      	adds	r7, #24
 800b59e:	46bd      	mov	sp, r7
 800b5a0:	bd80      	pop	{r7, pc}
 800b5a2:	bf00      	nop
 800b5a4:	50000100 	.word	0x50000100
 800b5a8:	50000300 	.word	0x50000300
 800b5ac:	50000700 	.word	0x50000700
 800b5b0:	50000500 	.word	0x50000500
 800b5b4:	50000400 	.word	0x50000400

0800b5b8 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800b5b8:	b580      	push	{r7, lr}
 800b5ba:	b088      	sub	sp, #32
 800b5bc:	af00      	add	r7, sp, #0
 800b5be:	6078      	str	r0, [r7, #4]
 800b5c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b5ca:	d004      	beq.n	800b5d6 <HAL_ADC_PollForConversion+0x1e>
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	4a77      	ldr	r2, [pc, #476]	@ (800b7b0 <HAL_ADC_PollForConversion+0x1f8>)
 800b5d2:	4293      	cmp	r3, r2
 800b5d4:	d101      	bne.n	800b5da <HAL_ADC_PollForConversion+0x22>
 800b5d6:	4b77      	ldr	r3, [pc, #476]	@ (800b7b4 <HAL_ADC_PollForConversion+0x1fc>)
 800b5d8:	e000      	b.n	800b5dc <HAL_ADC_PollForConversion+0x24>
 800b5da:	4b77      	ldr	r3, [pc, #476]	@ (800b7b8 <HAL_ADC_PollForConversion+0x200>)
 800b5dc:	4618      	mov	r0, r3
 800b5de:	f7ff fc7f 	bl	800aee0 <LL_ADC_GetMultimode>
 800b5e2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	699b      	ldr	r3, [r3, #24]
 800b5e8:	2b08      	cmp	r3, #8
 800b5ea:	d102      	bne.n	800b5f2 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800b5ec:	2308      	movs	r3, #8
 800b5ee:	61fb      	str	r3, [r7, #28]
 800b5f0:	e037      	b.n	800b662 <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b5f2:	697b      	ldr	r3, [r7, #20]
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d005      	beq.n	800b604 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800b5f8:	697b      	ldr	r3, [r7, #20]
 800b5fa:	2b05      	cmp	r3, #5
 800b5fc:	d002      	beq.n	800b604 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800b5fe:	697b      	ldr	r3, [r7, #20]
 800b600:	2b09      	cmp	r3, #9
 800b602:	d111      	bne.n	800b628 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	68db      	ldr	r3, [r3, #12]
 800b60a:	f003 0301 	and.w	r3, r3, #1
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d007      	beq.n	800b622 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b616:	f043 0220 	orr.w	r2, r3, #32
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800b61e:	2301      	movs	r3, #1
 800b620:	e0c1      	b.n	800b7a6 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800b622:	2304      	movs	r3, #4
 800b624:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800b626:	e01c      	b.n	800b662 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b630:	d004      	beq.n	800b63c <HAL_ADC_PollForConversion+0x84>
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	4a5e      	ldr	r2, [pc, #376]	@ (800b7b0 <HAL_ADC_PollForConversion+0x1f8>)
 800b638:	4293      	cmp	r3, r2
 800b63a:	d101      	bne.n	800b640 <HAL_ADC_PollForConversion+0x88>
 800b63c:	4b5d      	ldr	r3, [pc, #372]	@ (800b7b4 <HAL_ADC_PollForConversion+0x1fc>)
 800b63e:	e000      	b.n	800b642 <HAL_ADC_PollForConversion+0x8a>
 800b640:	4b5d      	ldr	r3, [pc, #372]	@ (800b7b8 <HAL_ADC_PollForConversion+0x200>)
 800b642:	4618      	mov	r0, r3
 800b644:	f7ff fc5a 	bl	800aefc <LL_ADC_GetMultiDMATransfer>
 800b648:	4603      	mov	r3, r0
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d007      	beq.n	800b65e <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b652:	f043 0220 	orr.w	r2, r3, #32
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800b65a:	2301      	movs	r3, #1
 800b65c:	e0a3      	b.n	800b7a6 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800b65e:	2304      	movs	r3, #4
 800b660:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800b662:	f7ff faaf 	bl	800abc4 <HAL_GetTick>
 800b666:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800b668:	e021      	b.n	800b6ae <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800b66a:	683b      	ldr	r3, [r7, #0]
 800b66c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b670:	d01d      	beq.n	800b6ae <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800b672:	f7ff faa7 	bl	800abc4 <HAL_GetTick>
 800b676:	4602      	mov	r2, r0
 800b678:	693b      	ldr	r3, [r7, #16]
 800b67a:	1ad3      	subs	r3, r2, r3
 800b67c:	683a      	ldr	r2, [r7, #0]
 800b67e:	429a      	cmp	r2, r3
 800b680:	d302      	bcc.n	800b688 <HAL_ADC_PollForConversion+0xd0>
 800b682:	683b      	ldr	r3, [r7, #0]
 800b684:	2b00      	cmp	r3, #0
 800b686:	d112      	bne.n	800b6ae <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	681a      	ldr	r2, [r3, #0]
 800b68e:	69fb      	ldr	r3, [r7, #28]
 800b690:	4013      	ands	r3, r2
 800b692:	2b00      	cmp	r3, #0
 800b694:	d10b      	bne.n	800b6ae <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b69a:	f043 0204 	orr.w	r2, r3, #4
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	2200      	movs	r2, #0
 800b6a6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 800b6aa:	2303      	movs	r3, #3
 800b6ac:	e07b      	b.n	800b7a6 <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	681a      	ldr	r2, [r3, #0]
 800b6b4:	69fb      	ldr	r3, [r7, #28]
 800b6b6:	4013      	ands	r3, r2
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d0d6      	beq.n	800b66a <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b6c0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	4618      	mov	r0, r3
 800b6ce:	f7ff fb79 	bl	800adc4 <LL_ADC_REG_IsTriggerSourceSWStart>
 800b6d2:	4603      	mov	r3, r0
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d01c      	beq.n	800b712 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	7f5b      	ldrb	r3, [r3, #29]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d118      	bne.n	800b712 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	f003 0308 	and.w	r3, r3, #8
 800b6ea:	2b08      	cmp	r3, #8
 800b6ec:	d111      	bne.n	800b712 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b6f2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b6fe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b702:	2b00      	cmp	r3, #0
 800b704:	d105      	bne.n	800b712 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b70a:	f043 0201 	orr.w	r2, r3, #1
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	4a26      	ldr	r2, [pc, #152]	@ (800b7b0 <HAL_ADC_PollForConversion+0x1f8>)
 800b718:	4293      	cmp	r3, r2
 800b71a:	d009      	beq.n	800b730 <HAL_ADC_PollForConversion+0x178>
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	4a26      	ldr	r2, [pc, #152]	@ (800b7bc <HAL_ADC_PollForConversion+0x204>)
 800b722:	4293      	cmp	r3, r2
 800b724:	d002      	beq.n	800b72c <HAL_ADC_PollForConversion+0x174>
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	e003      	b.n	800b734 <HAL_ADC_PollForConversion+0x17c>
 800b72c:	4b24      	ldr	r3, [pc, #144]	@ (800b7c0 <HAL_ADC_PollForConversion+0x208>)
 800b72e:	e001      	b.n	800b734 <HAL_ADC_PollForConversion+0x17c>
 800b730:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800b734:	687a      	ldr	r2, [r7, #4]
 800b736:	6812      	ldr	r2, [r2, #0]
 800b738:	4293      	cmp	r3, r2
 800b73a:	d008      	beq.n	800b74e <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b73c:	697b      	ldr	r3, [r7, #20]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d005      	beq.n	800b74e <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800b742:	697b      	ldr	r3, [r7, #20]
 800b744:	2b05      	cmp	r3, #5
 800b746:	d002      	beq.n	800b74e <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800b748:	697b      	ldr	r3, [r7, #20]
 800b74a:	2b09      	cmp	r3, #9
 800b74c:	d104      	bne.n	800b758 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	68db      	ldr	r3, [r3, #12]
 800b754:	61bb      	str	r3, [r7, #24]
 800b756:	e014      	b.n	800b782 <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	4a14      	ldr	r2, [pc, #80]	@ (800b7b0 <HAL_ADC_PollForConversion+0x1f8>)
 800b75e:	4293      	cmp	r3, r2
 800b760:	d009      	beq.n	800b776 <HAL_ADC_PollForConversion+0x1be>
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	4a15      	ldr	r2, [pc, #84]	@ (800b7bc <HAL_ADC_PollForConversion+0x204>)
 800b768:	4293      	cmp	r3, r2
 800b76a:	d002      	beq.n	800b772 <HAL_ADC_PollForConversion+0x1ba>
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	e003      	b.n	800b77a <HAL_ADC_PollForConversion+0x1c2>
 800b772:	4b13      	ldr	r3, [pc, #76]	@ (800b7c0 <HAL_ADC_PollForConversion+0x208>)
 800b774:	e001      	b.n	800b77a <HAL_ADC_PollForConversion+0x1c2>
 800b776:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800b77a:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	68db      	ldr	r3, [r3, #12]
 800b780:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800b782:	69fb      	ldr	r3, [r7, #28]
 800b784:	2b08      	cmp	r3, #8
 800b786:	d104      	bne.n	800b792 <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	2208      	movs	r2, #8
 800b78e:	601a      	str	r2, [r3, #0]
 800b790:	e008      	b.n	800b7a4 <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800b792:	69bb      	ldr	r3, [r7, #24]
 800b794:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d103      	bne.n	800b7a4 <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	220c      	movs	r2, #12
 800b7a2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800b7a4:	2300      	movs	r3, #0
}
 800b7a6:	4618      	mov	r0, r3
 800b7a8:	3720      	adds	r7, #32
 800b7aa:	46bd      	mov	sp, r7
 800b7ac:	bd80      	pop	{r7, pc}
 800b7ae:	bf00      	nop
 800b7b0:	50000100 	.word	0x50000100
 800b7b4:	50000300 	.word	0x50000300
 800b7b8:	50000700 	.word	0x50000700
 800b7bc:	50000500 	.word	0x50000500
 800b7c0:	50000400 	.word	0x50000400

0800b7c4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800b7c4:	b480      	push	{r7}
 800b7c6:	b083      	sub	sp, #12
 800b7c8:	af00      	add	r7, sp, #0
 800b7ca:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800b7d2:	4618      	mov	r0, r3
 800b7d4:	370c      	adds	r7, #12
 800b7d6:	46bd      	mov	sp, r7
 800b7d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7dc:	4770      	bx	lr
	...

0800b7e0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800b7e0:	b580      	push	{r7, lr}
 800b7e2:	b0b6      	sub	sp, #216	@ 0xd8
 800b7e4:	af00      	add	r7, sp, #0
 800b7e6:	6078      	str	r0, [r7, #4]
 800b7e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b7ea:	2300      	movs	r3, #0
 800b7ec:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800b7f0:	2300      	movs	r3, #0
 800b7f2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800b7fa:	2b01      	cmp	r3, #1
 800b7fc:	d102      	bne.n	800b804 <HAL_ADC_ConfigChannel+0x24>
 800b7fe:	2302      	movs	r3, #2
 800b800:	f000 bc13 	b.w	800c02a <HAL_ADC_ConfigChannel+0x84a>
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	2201      	movs	r2, #1
 800b808:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	4618      	mov	r0, r3
 800b812:	f7ff fc0a 	bl	800b02a <LL_ADC_REG_IsConversionOngoing>
 800b816:	4603      	mov	r3, r0
 800b818:	2b00      	cmp	r3, #0
 800b81a:	f040 83f3 	bne.w	800c004 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	6818      	ldr	r0, [r3, #0]
 800b822:	683b      	ldr	r3, [r7, #0]
 800b824:	6859      	ldr	r1, [r3, #4]
 800b826:	683b      	ldr	r3, [r7, #0]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	461a      	mov	r2, r3
 800b82c:	f7ff fadd 	bl	800adea <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	4618      	mov	r0, r3
 800b836:	f7ff fbf8 	bl	800b02a <LL_ADC_REG_IsConversionOngoing>
 800b83a:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	4618      	mov	r0, r3
 800b844:	f7ff fc04 	bl	800b050 <LL_ADC_INJ_IsConversionOngoing>
 800b848:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800b84c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800b850:	2b00      	cmp	r3, #0
 800b852:	f040 81d9 	bne.w	800bc08 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800b856:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	f040 81d4 	bne.w	800bc08 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800b860:	683b      	ldr	r3, [r7, #0]
 800b862:	689b      	ldr	r3, [r3, #8]
 800b864:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b868:	d10f      	bne.n	800b88a <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	6818      	ldr	r0, [r3, #0]
 800b86e:	683b      	ldr	r3, [r7, #0]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	2200      	movs	r2, #0
 800b874:	4619      	mov	r1, r3
 800b876:	f7ff fae4 	bl	800ae42 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800b882:	4618      	mov	r0, r3
 800b884:	f7ff fa8b 	bl	800ad9e <LL_ADC_SetSamplingTimeCommonConfig>
 800b888:	e00e      	b.n	800b8a8 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	6818      	ldr	r0, [r3, #0]
 800b88e:	683b      	ldr	r3, [r7, #0]
 800b890:	6819      	ldr	r1, [r3, #0]
 800b892:	683b      	ldr	r3, [r7, #0]
 800b894:	689b      	ldr	r3, [r3, #8]
 800b896:	461a      	mov	r2, r3
 800b898:	f7ff fad3 	bl	800ae42 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	2100      	movs	r1, #0
 800b8a2:	4618      	mov	r0, r3
 800b8a4:	f7ff fa7b 	bl	800ad9e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800b8a8:	683b      	ldr	r3, [r7, #0]
 800b8aa:	695a      	ldr	r2, [r3, #20]
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	68db      	ldr	r3, [r3, #12]
 800b8b2:	08db      	lsrs	r3, r3, #3
 800b8b4:	f003 0303 	and.w	r3, r3, #3
 800b8b8:	005b      	lsls	r3, r3, #1
 800b8ba:	fa02 f303 	lsl.w	r3, r2, r3
 800b8be:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800b8c2:	683b      	ldr	r3, [r7, #0]
 800b8c4:	691b      	ldr	r3, [r3, #16]
 800b8c6:	2b04      	cmp	r3, #4
 800b8c8:	d022      	beq.n	800b910 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	6818      	ldr	r0, [r3, #0]
 800b8ce:	683b      	ldr	r3, [r7, #0]
 800b8d0:	6919      	ldr	r1, [r3, #16]
 800b8d2:	683b      	ldr	r3, [r7, #0]
 800b8d4:	681a      	ldr	r2, [r3, #0]
 800b8d6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b8da:	f7ff f9d5 	bl	800ac88 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	6818      	ldr	r0, [r3, #0]
 800b8e2:	683b      	ldr	r3, [r7, #0]
 800b8e4:	6919      	ldr	r1, [r3, #16]
 800b8e6:	683b      	ldr	r3, [r7, #0]
 800b8e8:	699b      	ldr	r3, [r3, #24]
 800b8ea:	461a      	mov	r2, r3
 800b8ec:	f7ff fa21 	bl	800ad32 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	6818      	ldr	r0, [r3, #0]
 800b8f4:	683b      	ldr	r3, [r7, #0]
 800b8f6:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800b8f8:	683b      	ldr	r3, [r7, #0]
 800b8fa:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800b8fc:	2b01      	cmp	r3, #1
 800b8fe:	d102      	bne.n	800b906 <HAL_ADC_ConfigChannel+0x126>
 800b900:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b904:	e000      	b.n	800b908 <HAL_ADC_ConfigChannel+0x128>
 800b906:	2300      	movs	r3, #0
 800b908:	461a      	mov	r2, r3
 800b90a:	f7ff fa2d 	bl	800ad68 <LL_ADC_SetOffsetSaturation>
 800b90e:	e17b      	b.n	800bc08 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	2100      	movs	r1, #0
 800b916:	4618      	mov	r0, r3
 800b918:	f7ff f9da 	bl	800acd0 <LL_ADC_GetOffsetChannel>
 800b91c:	4603      	mov	r3, r0
 800b91e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b922:	2b00      	cmp	r3, #0
 800b924:	d10a      	bne.n	800b93c <HAL_ADC_ConfigChannel+0x15c>
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	2100      	movs	r1, #0
 800b92c:	4618      	mov	r0, r3
 800b92e:	f7ff f9cf 	bl	800acd0 <LL_ADC_GetOffsetChannel>
 800b932:	4603      	mov	r3, r0
 800b934:	0e9b      	lsrs	r3, r3, #26
 800b936:	f003 021f 	and.w	r2, r3, #31
 800b93a:	e01e      	b.n	800b97a <HAL_ADC_ConfigChannel+0x19a>
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	2100      	movs	r1, #0
 800b942:	4618      	mov	r0, r3
 800b944:	f7ff f9c4 	bl	800acd0 <LL_ADC_GetOffsetChannel>
 800b948:	4603      	mov	r3, r0
 800b94a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b94e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800b952:	fa93 f3a3 	rbit	r3, r3
 800b956:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800b95a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b95e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800b962:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b966:	2b00      	cmp	r3, #0
 800b968:	d101      	bne.n	800b96e <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800b96a:	2320      	movs	r3, #32
 800b96c:	e004      	b.n	800b978 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800b96e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b972:	fab3 f383 	clz	r3, r3
 800b976:	b2db      	uxtb	r3, r3
 800b978:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800b97a:	683b      	ldr	r3, [r7, #0]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b982:	2b00      	cmp	r3, #0
 800b984:	d105      	bne.n	800b992 <HAL_ADC_ConfigChannel+0x1b2>
 800b986:	683b      	ldr	r3, [r7, #0]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	0e9b      	lsrs	r3, r3, #26
 800b98c:	f003 031f 	and.w	r3, r3, #31
 800b990:	e018      	b.n	800b9c4 <HAL_ADC_ConfigChannel+0x1e4>
 800b992:	683b      	ldr	r3, [r7, #0]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b99a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800b99e:	fa93 f3a3 	rbit	r3, r3
 800b9a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800b9a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b9aa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800b9ae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d101      	bne.n	800b9ba <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800b9b6:	2320      	movs	r3, #32
 800b9b8:	e004      	b.n	800b9c4 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800b9ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b9be:	fab3 f383 	clz	r3, r3
 800b9c2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800b9c4:	429a      	cmp	r2, r3
 800b9c6:	d106      	bne.n	800b9d6 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	2200      	movs	r2, #0
 800b9ce:	2100      	movs	r1, #0
 800b9d0:	4618      	mov	r0, r3
 800b9d2:	f7ff f993 	bl	800acfc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	2101      	movs	r1, #1
 800b9dc:	4618      	mov	r0, r3
 800b9de:	f7ff f977 	bl	800acd0 <LL_ADC_GetOffsetChannel>
 800b9e2:	4603      	mov	r3, r0
 800b9e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d10a      	bne.n	800ba02 <HAL_ADC_ConfigChannel+0x222>
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	2101      	movs	r1, #1
 800b9f2:	4618      	mov	r0, r3
 800b9f4:	f7ff f96c 	bl	800acd0 <LL_ADC_GetOffsetChannel>
 800b9f8:	4603      	mov	r3, r0
 800b9fa:	0e9b      	lsrs	r3, r3, #26
 800b9fc:	f003 021f 	and.w	r2, r3, #31
 800ba00:	e01e      	b.n	800ba40 <HAL_ADC_ConfigChannel+0x260>
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	2101      	movs	r1, #1
 800ba08:	4618      	mov	r0, r3
 800ba0a:	f7ff f961 	bl	800acd0 <LL_ADC_GetOffsetChannel>
 800ba0e:	4603      	mov	r3, r0
 800ba10:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ba14:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ba18:	fa93 f3a3 	rbit	r3, r3
 800ba1c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800ba20:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ba24:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800ba28:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d101      	bne.n	800ba34 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800ba30:	2320      	movs	r3, #32
 800ba32:	e004      	b.n	800ba3e <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800ba34:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ba38:	fab3 f383 	clz	r3, r3
 800ba3c:	b2db      	uxtb	r3, r3
 800ba3e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800ba40:	683b      	ldr	r3, [r7, #0]
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d105      	bne.n	800ba58 <HAL_ADC_ConfigChannel+0x278>
 800ba4c:	683b      	ldr	r3, [r7, #0]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	0e9b      	lsrs	r3, r3, #26
 800ba52:	f003 031f 	and.w	r3, r3, #31
 800ba56:	e018      	b.n	800ba8a <HAL_ADC_ConfigChannel+0x2aa>
 800ba58:	683b      	ldr	r3, [r7, #0]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ba60:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ba64:	fa93 f3a3 	rbit	r3, r3
 800ba68:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800ba6c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ba70:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800ba74:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d101      	bne.n	800ba80 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 800ba7c:	2320      	movs	r3, #32
 800ba7e:	e004      	b.n	800ba8a <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800ba80:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ba84:	fab3 f383 	clz	r3, r3
 800ba88:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800ba8a:	429a      	cmp	r2, r3
 800ba8c:	d106      	bne.n	800ba9c <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	2200      	movs	r2, #0
 800ba94:	2101      	movs	r1, #1
 800ba96:	4618      	mov	r0, r3
 800ba98:	f7ff f930 	bl	800acfc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	2102      	movs	r1, #2
 800baa2:	4618      	mov	r0, r3
 800baa4:	f7ff f914 	bl	800acd0 <LL_ADC_GetOffsetChannel>
 800baa8:	4603      	mov	r3, r0
 800baaa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d10a      	bne.n	800bac8 <HAL_ADC_ConfigChannel+0x2e8>
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	2102      	movs	r1, #2
 800bab8:	4618      	mov	r0, r3
 800baba:	f7ff f909 	bl	800acd0 <LL_ADC_GetOffsetChannel>
 800babe:	4603      	mov	r3, r0
 800bac0:	0e9b      	lsrs	r3, r3, #26
 800bac2:	f003 021f 	and.w	r2, r3, #31
 800bac6:	e01e      	b.n	800bb06 <HAL_ADC_ConfigChannel+0x326>
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	2102      	movs	r1, #2
 800bace:	4618      	mov	r0, r3
 800bad0:	f7ff f8fe 	bl	800acd0 <LL_ADC_GetOffsetChannel>
 800bad4:	4603      	mov	r3, r0
 800bad6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bada:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bade:	fa93 f3a3 	rbit	r3, r3
 800bae2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800bae6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800baea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800baee:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d101      	bne.n	800bafa <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800baf6:	2320      	movs	r3, #32
 800baf8:	e004      	b.n	800bb04 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800bafa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bafe:	fab3 f383 	clz	r3, r3
 800bb02:	b2db      	uxtb	r3, r3
 800bb04:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800bb06:	683b      	ldr	r3, [r7, #0]
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d105      	bne.n	800bb1e <HAL_ADC_ConfigChannel+0x33e>
 800bb12:	683b      	ldr	r3, [r7, #0]
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	0e9b      	lsrs	r3, r3, #26
 800bb18:	f003 031f 	and.w	r3, r3, #31
 800bb1c:	e016      	b.n	800bb4c <HAL_ADC_ConfigChannel+0x36c>
 800bb1e:	683b      	ldr	r3, [r7, #0]
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bb26:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bb2a:	fa93 f3a3 	rbit	r3, r3
 800bb2e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800bb30:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800bb32:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800bb36:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d101      	bne.n	800bb42 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800bb3e:	2320      	movs	r3, #32
 800bb40:	e004      	b.n	800bb4c <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800bb42:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bb46:	fab3 f383 	clz	r3, r3
 800bb4a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800bb4c:	429a      	cmp	r2, r3
 800bb4e:	d106      	bne.n	800bb5e <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	2200      	movs	r2, #0
 800bb56:	2102      	movs	r1, #2
 800bb58:	4618      	mov	r0, r3
 800bb5a:	f7ff f8cf 	bl	800acfc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	2103      	movs	r1, #3
 800bb64:	4618      	mov	r0, r3
 800bb66:	f7ff f8b3 	bl	800acd0 <LL_ADC_GetOffsetChannel>
 800bb6a:	4603      	mov	r3, r0
 800bb6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d10a      	bne.n	800bb8a <HAL_ADC_ConfigChannel+0x3aa>
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	2103      	movs	r1, #3
 800bb7a:	4618      	mov	r0, r3
 800bb7c:	f7ff f8a8 	bl	800acd0 <LL_ADC_GetOffsetChannel>
 800bb80:	4603      	mov	r3, r0
 800bb82:	0e9b      	lsrs	r3, r3, #26
 800bb84:	f003 021f 	and.w	r2, r3, #31
 800bb88:	e017      	b.n	800bbba <HAL_ADC_ConfigChannel+0x3da>
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	2103      	movs	r1, #3
 800bb90:	4618      	mov	r0, r3
 800bb92:	f7ff f89d 	bl	800acd0 <LL_ADC_GetOffsetChannel>
 800bb96:	4603      	mov	r3, r0
 800bb98:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bb9a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bb9c:	fa93 f3a3 	rbit	r3, r3
 800bba0:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800bba2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bba4:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800bba6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d101      	bne.n	800bbb0 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800bbac:	2320      	movs	r3, #32
 800bbae:	e003      	b.n	800bbb8 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800bbb0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bbb2:	fab3 f383 	clz	r3, r3
 800bbb6:	b2db      	uxtb	r3, r3
 800bbb8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800bbba:	683b      	ldr	r3, [r7, #0]
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d105      	bne.n	800bbd2 <HAL_ADC_ConfigChannel+0x3f2>
 800bbc6:	683b      	ldr	r3, [r7, #0]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	0e9b      	lsrs	r3, r3, #26
 800bbcc:	f003 031f 	and.w	r3, r3, #31
 800bbd0:	e011      	b.n	800bbf6 <HAL_ADC_ConfigChannel+0x416>
 800bbd2:	683b      	ldr	r3, [r7, #0]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bbd8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bbda:	fa93 f3a3 	rbit	r3, r3
 800bbde:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800bbe0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bbe2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800bbe4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d101      	bne.n	800bbee <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800bbea:	2320      	movs	r3, #32
 800bbec:	e003      	b.n	800bbf6 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800bbee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bbf0:	fab3 f383 	clz	r3, r3
 800bbf4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800bbf6:	429a      	cmp	r2, r3
 800bbf8:	d106      	bne.n	800bc08 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	2200      	movs	r2, #0
 800bc00:	2103      	movs	r1, #3
 800bc02:	4618      	mov	r0, r3
 800bc04:	f7ff f87a 	bl	800acfc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	4618      	mov	r0, r3
 800bc0e:	f7ff f9e5 	bl	800afdc <LL_ADC_IsEnabled>
 800bc12:	4603      	mov	r3, r0
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	f040 813d 	bne.w	800be94 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	6818      	ldr	r0, [r3, #0]
 800bc1e:	683b      	ldr	r3, [r7, #0]
 800bc20:	6819      	ldr	r1, [r3, #0]
 800bc22:	683b      	ldr	r3, [r7, #0]
 800bc24:	68db      	ldr	r3, [r3, #12]
 800bc26:	461a      	mov	r2, r3
 800bc28:	f7ff f936 	bl	800ae98 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800bc2c:	683b      	ldr	r3, [r7, #0]
 800bc2e:	68db      	ldr	r3, [r3, #12]
 800bc30:	4aa2      	ldr	r2, [pc, #648]	@ (800bebc <HAL_ADC_ConfigChannel+0x6dc>)
 800bc32:	4293      	cmp	r3, r2
 800bc34:	f040 812e 	bne.w	800be94 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800bc3c:	683b      	ldr	r3, [r7, #0]
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d10b      	bne.n	800bc60 <HAL_ADC_ConfigChannel+0x480>
 800bc48:	683b      	ldr	r3, [r7, #0]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	0e9b      	lsrs	r3, r3, #26
 800bc4e:	3301      	adds	r3, #1
 800bc50:	f003 031f 	and.w	r3, r3, #31
 800bc54:	2b09      	cmp	r3, #9
 800bc56:	bf94      	ite	ls
 800bc58:	2301      	movls	r3, #1
 800bc5a:	2300      	movhi	r3, #0
 800bc5c:	b2db      	uxtb	r3, r3
 800bc5e:	e019      	b.n	800bc94 <HAL_ADC_ConfigChannel+0x4b4>
 800bc60:	683b      	ldr	r3, [r7, #0]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bc66:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bc68:	fa93 f3a3 	rbit	r3, r3
 800bc6c:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800bc6e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bc70:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800bc72:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d101      	bne.n	800bc7c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800bc78:	2320      	movs	r3, #32
 800bc7a:	e003      	b.n	800bc84 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800bc7c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bc7e:	fab3 f383 	clz	r3, r3
 800bc82:	b2db      	uxtb	r3, r3
 800bc84:	3301      	adds	r3, #1
 800bc86:	f003 031f 	and.w	r3, r3, #31
 800bc8a:	2b09      	cmp	r3, #9
 800bc8c:	bf94      	ite	ls
 800bc8e:	2301      	movls	r3, #1
 800bc90:	2300      	movhi	r3, #0
 800bc92:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d079      	beq.n	800bd8c <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800bc98:	683b      	ldr	r3, [r7, #0]
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d107      	bne.n	800bcb4 <HAL_ADC_ConfigChannel+0x4d4>
 800bca4:	683b      	ldr	r3, [r7, #0]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	0e9b      	lsrs	r3, r3, #26
 800bcaa:	3301      	adds	r3, #1
 800bcac:	069b      	lsls	r3, r3, #26
 800bcae:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800bcb2:	e015      	b.n	800bce0 <HAL_ADC_ConfigChannel+0x500>
 800bcb4:	683b      	ldr	r3, [r7, #0]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bcba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bcbc:	fa93 f3a3 	rbit	r3, r3
 800bcc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800bcc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bcc4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800bcc6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d101      	bne.n	800bcd0 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800bccc:	2320      	movs	r3, #32
 800bcce:	e003      	b.n	800bcd8 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800bcd0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bcd2:	fab3 f383 	clz	r3, r3
 800bcd6:	b2db      	uxtb	r3, r3
 800bcd8:	3301      	adds	r3, #1
 800bcda:	069b      	lsls	r3, r3, #26
 800bcdc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800bce0:	683b      	ldr	r3, [r7, #0]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d109      	bne.n	800bd00 <HAL_ADC_ConfigChannel+0x520>
 800bcec:	683b      	ldr	r3, [r7, #0]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	0e9b      	lsrs	r3, r3, #26
 800bcf2:	3301      	adds	r3, #1
 800bcf4:	f003 031f 	and.w	r3, r3, #31
 800bcf8:	2101      	movs	r1, #1
 800bcfa:	fa01 f303 	lsl.w	r3, r1, r3
 800bcfe:	e017      	b.n	800bd30 <HAL_ADC_ConfigChannel+0x550>
 800bd00:	683b      	ldr	r3, [r7, #0]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bd06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bd08:	fa93 f3a3 	rbit	r3, r3
 800bd0c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800bd0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd10:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800bd12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d101      	bne.n	800bd1c <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800bd18:	2320      	movs	r3, #32
 800bd1a:	e003      	b.n	800bd24 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800bd1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bd1e:	fab3 f383 	clz	r3, r3
 800bd22:	b2db      	uxtb	r3, r3
 800bd24:	3301      	adds	r3, #1
 800bd26:	f003 031f 	and.w	r3, r3, #31
 800bd2a:	2101      	movs	r1, #1
 800bd2c:	fa01 f303 	lsl.w	r3, r1, r3
 800bd30:	ea42 0103 	orr.w	r1, r2, r3
 800bd34:	683b      	ldr	r3, [r7, #0]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d10a      	bne.n	800bd56 <HAL_ADC_ConfigChannel+0x576>
 800bd40:	683b      	ldr	r3, [r7, #0]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	0e9b      	lsrs	r3, r3, #26
 800bd46:	3301      	adds	r3, #1
 800bd48:	f003 021f 	and.w	r2, r3, #31
 800bd4c:	4613      	mov	r3, r2
 800bd4e:	005b      	lsls	r3, r3, #1
 800bd50:	4413      	add	r3, r2
 800bd52:	051b      	lsls	r3, r3, #20
 800bd54:	e018      	b.n	800bd88 <HAL_ADC_ConfigChannel+0x5a8>
 800bd56:	683b      	ldr	r3, [r7, #0]
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bd5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd5e:	fa93 f3a3 	rbit	r3, r3
 800bd62:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800bd64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd66:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800bd68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d101      	bne.n	800bd72 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800bd6e:	2320      	movs	r3, #32
 800bd70:	e003      	b.n	800bd7a <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800bd72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd74:	fab3 f383 	clz	r3, r3
 800bd78:	b2db      	uxtb	r3, r3
 800bd7a:	3301      	adds	r3, #1
 800bd7c:	f003 021f 	and.w	r2, r3, #31
 800bd80:	4613      	mov	r3, r2
 800bd82:	005b      	lsls	r3, r3, #1
 800bd84:	4413      	add	r3, r2
 800bd86:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800bd88:	430b      	orrs	r3, r1
 800bd8a:	e07e      	b.n	800be8a <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800bd8c:	683b      	ldr	r3, [r7, #0]
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d107      	bne.n	800bda8 <HAL_ADC_ConfigChannel+0x5c8>
 800bd98:	683b      	ldr	r3, [r7, #0]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	0e9b      	lsrs	r3, r3, #26
 800bd9e:	3301      	adds	r3, #1
 800bda0:	069b      	lsls	r3, r3, #26
 800bda2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800bda6:	e015      	b.n	800bdd4 <HAL_ADC_ConfigChannel+0x5f4>
 800bda8:	683b      	ldr	r3, [r7, #0]
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bdae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdb0:	fa93 f3a3 	rbit	r3, r3
 800bdb4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800bdb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdb8:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800bdba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d101      	bne.n	800bdc4 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800bdc0:	2320      	movs	r3, #32
 800bdc2:	e003      	b.n	800bdcc <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800bdc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdc6:	fab3 f383 	clz	r3, r3
 800bdca:	b2db      	uxtb	r3, r3
 800bdcc:	3301      	adds	r3, #1
 800bdce:	069b      	lsls	r3, r3, #26
 800bdd0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800bdd4:	683b      	ldr	r3, [r7, #0]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d109      	bne.n	800bdf4 <HAL_ADC_ConfigChannel+0x614>
 800bde0:	683b      	ldr	r3, [r7, #0]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	0e9b      	lsrs	r3, r3, #26
 800bde6:	3301      	adds	r3, #1
 800bde8:	f003 031f 	and.w	r3, r3, #31
 800bdec:	2101      	movs	r1, #1
 800bdee:	fa01 f303 	lsl.w	r3, r1, r3
 800bdf2:	e017      	b.n	800be24 <HAL_ADC_ConfigChannel+0x644>
 800bdf4:	683b      	ldr	r3, [r7, #0]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bdfa:	6a3b      	ldr	r3, [r7, #32]
 800bdfc:	fa93 f3a3 	rbit	r3, r3
 800be00:	61fb      	str	r3, [r7, #28]
  return result;
 800be02:	69fb      	ldr	r3, [r7, #28]
 800be04:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800be06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d101      	bne.n	800be10 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800be0c:	2320      	movs	r3, #32
 800be0e:	e003      	b.n	800be18 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800be10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be12:	fab3 f383 	clz	r3, r3
 800be16:	b2db      	uxtb	r3, r3
 800be18:	3301      	adds	r3, #1
 800be1a:	f003 031f 	and.w	r3, r3, #31
 800be1e:	2101      	movs	r1, #1
 800be20:	fa01 f303 	lsl.w	r3, r1, r3
 800be24:	ea42 0103 	orr.w	r1, r2, r3
 800be28:	683b      	ldr	r3, [r7, #0]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800be30:	2b00      	cmp	r3, #0
 800be32:	d10d      	bne.n	800be50 <HAL_ADC_ConfigChannel+0x670>
 800be34:	683b      	ldr	r3, [r7, #0]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	0e9b      	lsrs	r3, r3, #26
 800be3a:	3301      	adds	r3, #1
 800be3c:	f003 021f 	and.w	r2, r3, #31
 800be40:	4613      	mov	r3, r2
 800be42:	005b      	lsls	r3, r3, #1
 800be44:	4413      	add	r3, r2
 800be46:	3b1e      	subs	r3, #30
 800be48:	051b      	lsls	r3, r3, #20
 800be4a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800be4e:	e01b      	b.n	800be88 <HAL_ADC_ConfigChannel+0x6a8>
 800be50:	683b      	ldr	r3, [r7, #0]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800be56:	697b      	ldr	r3, [r7, #20]
 800be58:	fa93 f3a3 	rbit	r3, r3
 800be5c:	613b      	str	r3, [r7, #16]
  return result;
 800be5e:	693b      	ldr	r3, [r7, #16]
 800be60:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800be62:	69bb      	ldr	r3, [r7, #24]
 800be64:	2b00      	cmp	r3, #0
 800be66:	d101      	bne.n	800be6c <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800be68:	2320      	movs	r3, #32
 800be6a:	e003      	b.n	800be74 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800be6c:	69bb      	ldr	r3, [r7, #24]
 800be6e:	fab3 f383 	clz	r3, r3
 800be72:	b2db      	uxtb	r3, r3
 800be74:	3301      	adds	r3, #1
 800be76:	f003 021f 	and.w	r2, r3, #31
 800be7a:	4613      	mov	r3, r2
 800be7c:	005b      	lsls	r3, r3, #1
 800be7e:	4413      	add	r3, r2
 800be80:	3b1e      	subs	r3, #30
 800be82:	051b      	lsls	r3, r3, #20
 800be84:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800be88:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800be8a:	683a      	ldr	r2, [r7, #0]
 800be8c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800be8e:	4619      	mov	r1, r3
 800be90:	f7fe ffd7 	bl	800ae42 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800be94:	683b      	ldr	r3, [r7, #0]
 800be96:	681a      	ldr	r2, [r3, #0]
 800be98:	4b09      	ldr	r3, [pc, #36]	@ (800bec0 <HAL_ADC_ConfigChannel+0x6e0>)
 800be9a:	4013      	ands	r3, r2
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	f000 80be 	beq.w	800c01e <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800beaa:	d004      	beq.n	800beb6 <HAL_ADC_ConfigChannel+0x6d6>
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	4a04      	ldr	r2, [pc, #16]	@ (800bec4 <HAL_ADC_ConfigChannel+0x6e4>)
 800beb2:	4293      	cmp	r3, r2
 800beb4:	d10a      	bne.n	800becc <HAL_ADC_ConfigChannel+0x6ec>
 800beb6:	4b04      	ldr	r3, [pc, #16]	@ (800bec8 <HAL_ADC_ConfigChannel+0x6e8>)
 800beb8:	e009      	b.n	800bece <HAL_ADC_ConfigChannel+0x6ee>
 800beba:	bf00      	nop
 800bebc:	407f0000 	.word	0x407f0000
 800bec0:	80080000 	.word	0x80080000
 800bec4:	50000100 	.word	0x50000100
 800bec8:	50000300 	.word	0x50000300
 800becc:	4b59      	ldr	r3, [pc, #356]	@ (800c034 <HAL_ADC_ConfigChannel+0x854>)
 800bece:	4618      	mov	r0, r3
 800bed0:	f7fe fecc 	bl	800ac6c <LL_ADC_GetCommonPathInternalCh>
 800bed4:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800bed8:	683b      	ldr	r3, [r7, #0]
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	4a56      	ldr	r2, [pc, #344]	@ (800c038 <HAL_ADC_ConfigChannel+0x858>)
 800bede:	4293      	cmp	r3, r2
 800bee0:	d004      	beq.n	800beec <HAL_ADC_ConfigChannel+0x70c>
 800bee2:	683b      	ldr	r3, [r7, #0]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	4a55      	ldr	r2, [pc, #340]	@ (800c03c <HAL_ADC_ConfigChannel+0x85c>)
 800bee8:	4293      	cmp	r3, r2
 800beea:	d13a      	bne.n	800bf62 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800beec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bef0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d134      	bne.n	800bf62 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bf00:	d005      	beq.n	800bf0e <HAL_ADC_ConfigChannel+0x72e>
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	4a4e      	ldr	r2, [pc, #312]	@ (800c040 <HAL_ADC_ConfigChannel+0x860>)
 800bf08:	4293      	cmp	r3, r2
 800bf0a:	f040 8085 	bne.w	800c018 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bf16:	d004      	beq.n	800bf22 <HAL_ADC_ConfigChannel+0x742>
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	4a49      	ldr	r2, [pc, #292]	@ (800c044 <HAL_ADC_ConfigChannel+0x864>)
 800bf1e:	4293      	cmp	r3, r2
 800bf20:	d101      	bne.n	800bf26 <HAL_ADC_ConfigChannel+0x746>
 800bf22:	4a49      	ldr	r2, [pc, #292]	@ (800c048 <HAL_ADC_ConfigChannel+0x868>)
 800bf24:	e000      	b.n	800bf28 <HAL_ADC_ConfigChannel+0x748>
 800bf26:	4a43      	ldr	r2, [pc, #268]	@ (800c034 <HAL_ADC_ConfigChannel+0x854>)
 800bf28:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bf2c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800bf30:	4619      	mov	r1, r3
 800bf32:	4610      	mov	r0, r2
 800bf34:	f7fe fe87 	bl	800ac46 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800bf38:	4b44      	ldr	r3, [pc, #272]	@ (800c04c <HAL_ADC_ConfigChannel+0x86c>)
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	099b      	lsrs	r3, r3, #6
 800bf3e:	4a44      	ldr	r2, [pc, #272]	@ (800c050 <HAL_ADC_ConfigChannel+0x870>)
 800bf40:	fba2 2303 	umull	r2, r3, r2, r3
 800bf44:	099b      	lsrs	r3, r3, #6
 800bf46:	1c5a      	adds	r2, r3, #1
 800bf48:	4613      	mov	r3, r2
 800bf4a:	005b      	lsls	r3, r3, #1
 800bf4c:	4413      	add	r3, r2
 800bf4e:	009b      	lsls	r3, r3, #2
 800bf50:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800bf52:	e002      	b.n	800bf5a <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	3b01      	subs	r3, #1
 800bf58:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d1f9      	bne.n	800bf54 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800bf60:	e05a      	b.n	800c018 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800bf62:	683b      	ldr	r3, [r7, #0]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	4a3b      	ldr	r2, [pc, #236]	@ (800c054 <HAL_ADC_ConfigChannel+0x874>)
 800bf68:	4293      	cmp	r3, r2
 800bf6a:	d125      	bne.n	800bfb8 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800bf6c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bf70:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d11f      	bne.n	800bfb8 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	4a31      	ldr	r2, [pc, #196]	@ (800c044 <HAL_ADC_ConfigChannel+0x864>)
 800bf7e:	4293      	cmp	r3, r2
 800bf80:	d104      	bne.n	800bf8c <HAL_ADC_ConfigChannel+0x7ac>
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	4a34      	ldr	r2, [pc, #208]	@ (800c058 <HAL_ADC_ConfigChannel+0x878>)
 800bf88:	4293      	cmp	r3, r2
 800bf8a:	d047      	beq.n	800c01c <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bf94:	d004      	beq.n	800bfa0 <HAL_ADC_ConfigChannel+0x7c0>
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	4a2a      	ldr	r2, [pc, #168]	@ (800c044 <HAL_ADC_ConfigChannel+0x864>)
 800bf9c:	4293      	cmp	r3, r2
 800bf9e:	d101      	bne.n	800bfa4 <HAL_ADC_ConfigChannel+0x7c4>
 800bfa0:	4a29      	ldr	r2, [pc, #164]	@ (800c048 <HAL_ADC_ConfigChannel+0x868>)
 800bfa2:	e000      	b.n	800bfa6 <HAL_ADC_ConfigChannel+0x7c6>
 800bfa4:	4a23      	ldr	r2, [pc, #140]	@ (800c034 <HAL_ADC_ConfigChannel+0x854>)
 800bfa6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bfaa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bfae:	4619      	mov	r1, r3
 800bfb0:	4610      	mov	r0, r2
 800bfb2:	f7fe fe48 	bl	800ac46 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800bfb6:	e031      	b.n	800c01c <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800bfb8:	683b      	ldr	r3, [r7, #0]
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	4a27      	ldr	r2, [pc, #156]	@ (800c05c <HAL_ADC_ConfigChannel+0x87c>)
 800bfbe:	4293      	cmp	r3, r2
 800bfc0:	d12d      	bne.n	800c01e <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800bfc2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bfc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d127      	bne.n	800c01e <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	4a1c      	ldr	r2, [pc, #112]	@ (800c044 <HAL_ADC_ConfigChannel+0x864>)
 800bfd4:	4293      	cmp	r3, r2
 800bfd6:	d022      	beq.n	800c01e <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bfe0:	d004      	beq.n	800bfec <HAL_ADC_ConfigChannel+0x80c>
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	4a17      	ldr	r2, [pc, #92]	@ (800c044 <HAL_ADC_ConfigChannel+0x864>)
 800bfe8:	4293      	cmp	r3, r2
 800bfea:	d101      	bne.n	800bff0 <HAL_ADC_ConfigChannel+0x810>
 800bfec:	4a16      	ldr	r2, [pc, #88]	@ (800c048 <HAL_ADC_ConfigChannel+0x868>)
 800bfee:	e000      	b.n	800bff2 <HAL_ADC_ConfigChannel+0x812>
 800bff0:	4a10      	ldr	r2, [pc, #64]	@ (800c034 <HAL_ADC_ConfigChannel+0x854>)
 800bff2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bff6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800bffa:	4619      	mov	r1, r3
 800bffc:	4610      	mov	r0, r2
 800bffe:	f7fe fe22 	bl	800ac46 <LL_ADC_SetCommonPathInternalCh>
 800c002:	e00c      	b.n	800c01e <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c008:	f043 0220 	orr.w	r2, r3, #32
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800c010:	2301      	movs	r3, #1
 800c012:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800c016:	e002      	b.n	800c01e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800c018:	bf00      	nop
 800c01a:	e000      	b.n	800c01e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800c01c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	2200      	movs	r2, #0
 800c022:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800c026:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800c02a:	4618      	mov	r0, r3
 800c02c:	37d8      	adds	r7, #216	@ 0xd8
 800c02e:	46bd      	mov	sp, r7
 800c030:	bd80      	pop	{r7, pc}
 800c032:	bf00      	nop
 800c034:	50000700 	.word	0x50000700
 800c038:	c3210000 	.word	0xc3210000
 800c03c:	90c00010 	.word	0x90c00010
 800c040:	50000600 	.word	0x50000600
 800c044:	50000100 	.word	0x50000100
 800c048:	50000300 	.word	0x50000300
 800c04c:	2000004c 	.word	0x2000004c
 800c050:	053e2d63 	.word	0x053e2d63
 800c054:	c7520000 	.word	0xc7520000
 800c058:	50000500 	.word	0x50000500
 800c05c:	cb840000 	.word	0xcb840000

0800c060 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800c060:	b580      	push	{r7, lr}
 800c062:	b084      	sub	sp, #16
 800c064:	af00      	add	r7, sp, #0
 800c066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800c068:	2300      	movs	r3, #0
 800c06a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	4618      	mov	r0, r3
 800c072:	f7fe ffb3 	bl	800afdc <LL_ADC_IsEnabled>
 800c076:	4603      	mov	r3, r0
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d176      	bne.n	800c16a <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	689a      	ldr	r2, [r3, #8]
 800c082:	4b3c      	ldr	r3, [pc, #240]	@ (800c174 <ADC_Enable+0x114>)
 800c084:	4013      	ands	r3, r2
 800c086:	2b00      	cmp	r3, #0
 800c088:	d00d      	beq.n	800c0a6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c08e:	f043 0210 	orr.w	r2, r3, #16
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c09a:	f043 0201 	orr.w	r2, r3, #1
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800c0a2:	2301      	movs	r3, #1
 800c0a4:	e062      	b.n	800c16c <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	4618      	mov	r0, r3
 800c0ac:	f7fe ff82 	bl	800afb4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c0b8:	d004      	beq.n	800c0c4 <ADC_Enable+0x64>
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	4a2e      	ldr	r2, [pc, #184]	@ (800c178 <ADC_Enable+0x118>)
 800c0c0:	4293      	cmp	r3, r2
 800c0c2:	d101      	bne.n	800c0c8 <ADC_Enable+0x68>
 800c0c4:	4b2d      	ldr	r3, [pc, #180]	@ (800c17c <ADC_Enable+0x11c>)
 800c0c6:	e000      	b.n	800c0ca <ADC_Enable+0x6a>
 800c0c8:	4b2d      	ldr	r3, [pc, #180]	@ (800c180 <ADC_Enable+0x120>)
 800c0ca:	4618      	mov	r0, r3
 800c0cc:	f7fe fdce 	bl	800ac6c <LL_ADC_GetCommonPathInternalCh>
 800c0d0:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800c0d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d013      	beq.n	800c102 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800c0da:	4b2a      	ldr	r3, [pc, #168]	@ (800c184 <ADC_Enable+0x124>)
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	099b      	lsrs	r3, r3, #6
 800c0e0:	4a29      	ldr	r2, [pc, #164]	@ (800c188 <ADC_Enable+0x128>)
 800c0e2:	fba2 2303 	umull	r2, r3, r2, r3
 800c0e6:	099b      	lsrs	r3, r3, #6
 800c0e8:	1c5a      	adds	r2, r3, #1
 800c0ea:	4613      	mov	r3, r2
 800c0ec:	005b      	lsls	r3, r3, #1
 800c0ee:	4413      	add	r3, r2
 800c0f0:	009b      	lsls	r3, r3, #2
 800c0f2:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800c0f4:	e002      	b.n	800c0fc <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800c0f6:	68bb      	ldr	r3, [r7, #8]
 800c0f8:	3b01      	subs	r3, #1
 800c0fa:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800c0fc:	68bb      	ldr	r3, [r7, #8]
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d1f9      	bne.n	800c0f6 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800c102:	f7fe fd5f 	bl	800abc4 <HAL_GetTick>
 800c106:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800c108:	e028      	b.n	800c15c <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	4618      	mov	r0, r3
 800c110:	f7fe ff64 	bl	800afdc <LL_ADC_IsEnabled>
 800c114:	4603      	mov	r3, r0
 800c116:	2b00      	cmp	r3, #0
 800c118:	d104      	bne.n	800c124 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	4618      	mov	r0, r3
 800c120:	f7fe ff48 	bl	800afb4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800c124:	f7fe fd4e 	bl	800abc4 <HAL_GetTick>
 800c128:	4602      	mov	r2, r0
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	1ad3      	subs	r3, r2, r3
 800c12e:	2b02      	cmp	r3, #2
 800c130:	d914      	bls.n	800c15c <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	f003 0301 	and.w	r3, r3, #1
 800c13c:	2b01      	cmp	r3, #1
 800c13e:	d00d      	beq.n	800c15c <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c144:	f043 0210 	orr.w	r2, r3, #16
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c150:	f043 0201 	orr.w	r2, r3, #1
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800c158:	2301      	movs	r3, #1
 800c15a:	e007      	b.n	800c16c <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	f003 0301 	and.w	r3, r3, #1
 800c166:	2b01      	cmp	r3, #1
 800c168:	d1cf      	bne.n	800c10a <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800c16a:	2300      	movs	r3, #0
}
 800c16c:	4618      	mov	r0, r3
 800c16e:	3710      	adds	r7, #16
 800c170:	46bd      	mov	sp, r7
 800c172:	bd80      	pop	{r7, pc}
 800c174:	8000003f 	.word	0x8000003f
 800c178:	50000100 	.word	0x50000100
 800c17c:	50000300 	.word	0x50000300
 800c180:	50000700 	.word	0x50000700
 800c184:	2000004c 	.word	0x2000004c
 800c188:	053e2d63 	.word	0x053e2d63

0800c18c <LL_ADC_IsEnabled>:
{
 800c18c:	b480      	push	{r7}
 800c18e:	b083      	sub	sp, #12
 800c190:	af00      	add	r7, sp, #0
 800c192:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	689b      	ldr	r3, [r3, #8]
 800c198:	f003 0301 	and.w	r3, r3, #1
 800c19c:	2b01      	cmp	r3, #1
 800c19e:	d101      	bne.n	800c1a4 <LL_ADC_IsEnabled+0x18>
 800c1a0:	2301      	movs	r3, #1
 800c1a2:	e000      	b.n	800c1a6 <LL_ADC_IsEnabled+0x1a>
 800c1a4:	2300      	movs	r3, #0
}
 800c1a6:	4618      	mov	r0, r3
 800c1a8:	370c      	adds	r7, #12
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b0:	4770      	bx	lr

0800c1b2 <LL_ADC_REG_IsConversionOngoing>:
{
 800c1b2:	b480      	push	{r7}
 800c1b4:	b083      	sub	sp, #12
 800c1b6:	af00      	add	r7, sp, #0
 800c1b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	689b      	ldr	r3, [r3, #8]
 800c1be:	f003 0304 	and.w	r3, r3, #4
 800c1c2:	2b04      	cmp	r3, #4
 800c1c4:	d101      	bne.n	800c1ca <LL_ADC_REG_IsConversionOngoing+0x18>
 800c1c6:	2301      	movs	r3, #1
 800c1c8:	e000      	b.n	800c1cc <LL_ADC_REG_IsConversionOngoing+0x1a>
 800c1ca:	2300      	movs	r3, #0
}
 800c1cc:	4618      	mov	r0, r3
 800c1ce:	370c      	adds	r7, #12
 800c1d0:	46bd      	mov	sp, r7
 800c1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1d6:	4770      	bx	lr

0800c1d8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800c1d8:	b590      	push	{r4, r7, lr}
 800c1da:	b0a1      	sub	sp, #132	@ 0x84
 800c1dc:	af00      	add	r7, sp, #0
 800c1de:	6078      	str	r0, [r7, #4]
 800c1e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800c1e2:	2300      	movs	r3, #0
 800c1e4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800c1ee:	2b01      	cmp	r3, #1
 800c1f0:	d101      	bne.n	800c1f6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800c1f2:	2302      	movs	r3, #2
 800c1f4:	e0e7      	b.n	800c3c6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	2201      	movs	r2, #1
 800c1fa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800c1fe:	2300      	movs	r3, #0
 800c200:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800c202:	2300      	movs	r3, #0
 800c204:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c20e:	d102      	bne.n	800c216 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800c210:	4b6f      	ldr	r3, [pc, #444]	@ (800c3d0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800c212:	60bb      	str	r3, [r7, #8]
 800c214:	e009      	b.n	800c22a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	4a6e      	ldr	r2, [pc, #440]	@ (800c3d4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800c21c:	4293      	cmp	r3, r2
 800c21e:	d102      	bne.n	800c226 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800c220:	4b6d      	ldr	r3, [pc, #436]	@ (800c3d8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800c222:	60bb      	str	r3, [r7, #8]
 800c224:	e001      	b.n	800c22a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800c226:	2300      	movs	r3, #0
 800c228:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800c22a:	68bb      	ldr	r3, [r7, #8]
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d10b      	bne.n	800c248 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c234:	f043 0220 	orr.w	r2, r3, #32
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	2200      	movs	r2, #0
 800c240:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800c244:	2301      	movs	r3, #1
 800c246:	e0be      	b.n	800c3c6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800c248:	68bb      	ldr	r3, [r7, #8]
 800c24a:	4618      	mov	r0, r3
 800c24c:	f7ff ffb1 	bl	800c1b2 <LL_ADC_REG_IsConversionOngoing>
 800c250:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	4618      	mov	r0, r3
 800c258:	f7ff ffab 	bl	800c1b2 <LL_ADC_REG_IsConversionOngoing>
 800c25c:	4603      	mov	r3, r0
 800c25e:	2b00      	cmp	r3, #0
 800c260:	f040 80a0 	bne.w	800c3a4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800c264:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c266:	2b00      	cmp	r3, #0
 800c268:	f040 809c 	bne.w	800c3a4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c274:	d004      	beq.n	800c280 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	4a55      	ldr	r2, [pc, #340]	@ (800c3d0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800c27c:	4293      	cmp	r3, r2
 800c27e:	d101      	bne.n	800c284 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800c280:	4b56      	ldr	r3, [pc, #344]	@ (800c3dc <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800c282:	e000      	b.n	800c286 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800c284:	4b56      	ldr	r3, [pc, #344]	@ (800c3e0 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800c286:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800c288:	683b      	ldr	r3, [r7, #0]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d04b      	beq.n	800c328 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800c290:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c292:	689b      	ldr	r3, [r3, #8]
 800c294:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800c298:	683b      	ldr	r3, [r7, #0]
 800c29a:	6859      	ldr	r1, [r3, #4]
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800c2a2:	035b      	lsls	r3, r3, #13
 800c2a4:	430b      	orrs	r3, r1
 800c2a6:	431a      	orrs	r2, r3
 800c2a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c2aa:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c2b4:	d004      	beq.n	800c2c0 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	4a45      	ldr	r2, [pc, #276]	@ (800c3d0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800c2bc:	4293      	cmp	r3, r2
 800c2be:	d10f      	bne.n	800c2e0 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 800c2c0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800c2c4:	f7ff ff62 	bl	800c18c <LL_ADC_IsEnabled>
 800c2c8:	4604      	mov	r4, r0
 800c2ca:	4841      	ldr	r0, [pc, #260]	@ (800c3d0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800c2cc:	f7ff ff5e 	bl	800c18c <LL_ADC_IsEnabled>
 800c2d0:	4603      	mov	r3, r0
 800c2d2:	4323      	orrs	r3, r4
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	bf0c      	ite	eq
 800c2d8:	2301      	moveq	r3, #1
 800c2da:	2300      	movne	r3, #0
 800c2dc:	b2db      	uxtb	r3, r3
 800c2de:	e012      	b.n	800c306 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800c2e0:	483c      	ldr	r0, [pc, #240]	@ (800c3d4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800c2e2:	f7ff ff53 	bl	800c18c <LL_ADC_IsEnabled>
 800c2e6:	4604      	mov	r4, r0
 800c2e8:	483b      	ldr	r0, [pc, #236]	@ (800c3d8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800c2ea:	f7ff ff4f 	bl	800c18c <LL_ADC_IsEnabled>
 800c2ee:	4603      	mov	r3, r0
 800c2f0:	431c      	orrs	r4, r3
 800c2f2:	483c      	ldr	r0, [pc, #240]	@ (800c3e4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800c2f4:	f7ff ff4a 	bl	800c18c <LL_ADC_IsEnabled>
 800c2f8:	4603      	mov	r3, r0
 800c2fa:	4323      	orrs	r3, r4
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	bf0c      	ite	eq
 800c300:	2301      	moveq	r3, #1
 800c302:	2300      	movne	r3, #0
 800c304:	b2db      	uxtb	r3, r3
 800c306:	2b00      	cmp	r3, #0
 800c308:	d056      	beq.n	800c3b8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800c30a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c30c:	689b      	ldr	r3, [r3, #8]
 800c30e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800c312:	f023 030f 	bic.w	r3, r3, #15
 800c316:	683a      	ldr	r2, [r7, #0]
 800c318:	6811      	ldr	r1, [r2, #0]
 800c31a:	683a      	ldr	r2, [r7, #0]
 800c31c:	6892      	ldr	r2, [r2, #8]
 800c31e:	430a      	orrs	r2, r1
 800c320:	431a      	orrs	r2, r3
 800c322:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c324:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800c326:	e047      	b.n	800c3b8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800c328:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c32a:	689b      	ldr	r3, [r3, #8]
 800c32c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800c330:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c332:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c33c:	d004      	beq.n	800c348 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	4a23      	ldr	r2, [pc, #140]	@ (800c3d0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800c344:	4293      	cmp	r3, r2
 800c346:	d10f      	bne.n	800c368 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800c348:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800c34c:	f7ff ff1e 	bl	800c18c <LL_ADC_IsEnabled>
 800c350:	4604      	mov	r4, r0
 800c352:	481f      	ldr	r0, [pc, #124]	@ (800c3d0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800c354:	f7ff ff1a 	bl	800c18c <LL_ADC_IsEnabled>
 800c358:	4603      	mov	r3, r0
 800c35a:	4323      	orrs	r3, r4
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	bf0c      	ite	eq
 800c360:	2301      	moveq	r3, #1
 800c362:	2300      	movne	r3, #0
 800c364:	b2db      	uxtb	r3, r3
 800c366:	e012      	b.n	800c38e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800c368:	481a      	ldr	r0, [pc, #104]	@ (800c3d4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800c36a:	f7ff ff0f 	bl	800c18c <LL_ADC_IsEnabled>
 800c36e:	4604      	mov	r4, r0
 800c370:	4819      	ldr	r0, [pc, #100]	@ (800c3d8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800c372:	f7ff ff0b 	bl	800c18c <LL_ADC_IsEnabled>
 800c376:	4603      	mov	r3, r0
 800c378:	431c      	orrs	r4, r3
 800c37a:	481a      	ldr	r0, [pc, #104]	@ (800c3e4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800c37c:	f7ff ff06 	bl	800c18c <LL_ADC_IsEnabled>
 800c380:	4603      	mov	r3, r0
 800c382:	4323      	orrs	r3, r4
 800c384:	2b00      	cmp	r3, #0
 800c386:	bf0c      	ite	eq
 800c388:	2301      	moveq	r3, #1
 800c38a:	2300      	movne	r3, #0
 800c38c:	b2db      	uxtb	r3, r3
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d012      	beq.n	800c3b8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800c392:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c394:	689b      	ldr	r3, [r3, #8]
 800c396:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800c39a:	f023 030f 	bic.w	r3, r3, #15
 800c39e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c3a0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800c3a2:	e009      	b.n	800c3b8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c3a8:	f043 0220 	orr.w	r2, r3, #32
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800c3b0:	2301      	movs	r3, #1
 800c3b2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800c3b6:	e000      	b.n	800c3ba <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800c3b8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	2200      	movs	r2, #0
 800c3be:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800c3c2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800c3c6:	4618      	mov	r0, r3
 800c3c8:	3784      	adds	r7, #132	@ 0x84
 800c3ca:	46bd      	mov	sp, r7
 800c3cc:	bd90      	pop	{r4, r7, pc}
 800c3ce:	bf00      	nop
 800c3d0:	50000100 	.word	0x50000100
 800c3d4:	50000400 	.word	0x50000400
 800c3d8:	50000500 	.word	0x50000500
 800c3dc:	50000300 	.word	0x50000300
 800c3e0:	50000700 	.word	0x50000700
 800c3e4:	50000600 	.word	0x50000600

0800c3e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800c3e8:	b480      	push	{r7}
 800c3ea:	b085      	sub	sp, #20
 800c3ec:	af00      	add	r7, sp, #0
 800c3ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	f003 0307 	and.w	r3, r3, #7
 800c3f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800c3f8:	4b0c      	ldr	r3, [pc, #48]	@ (800c42c <__NVIC_SetPriorityGrouping+0x44>)
 800c3fa:	68db      	ldr	r3, [r3, #12]
 800c3fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800c3fe:	68ba      	ldr	r2, [r7, #8]
 800c400:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800c404:	4013      	ands	r3, r2
 800c406:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800c40c:	68bb      	ldr	r3, [r7, #8]
 800c40e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800c410:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800c414:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c418:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800c41a:	4a04      	ldr	r2, [pc, #16]	@ (800c42c <__NVIC_SetPriorityGrouping+0x44>)
 800c41c:	68bb      	ldr	r3, [r7, #8]
 800c41e:	60d3      	str	r3, [r2, #12]
}
 800c420:	bf00      	nop
 800c422:	3714      	adds	r7, #20
 800c424:	46bd      	mov	sp, r7
 800c426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c42a:	4770      	bx	lr
 800c42c:	e000ed00 	.word	0xe000ed00

0800c430 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800c430:	b480      	push	{r7}
 800c432:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800c434:	4b04      	ldr	r3, [pc, #16]	@ (800c448 <__NVIC_GetPriorityGrouping+0x18>)
 800c436:	68db      	ldr	r3, [r3, #12]
 800c438:	0a1b      	lsrs	r3, r3, #8
 800c43a:	f003 0307 	and.w	r3, r3, #7
}
 800c43e:	4618      	mov	r0, r3
 800c440:	46bd      	mov	sp, r7
 800c442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c446:	4770      	bx	lr
 800c448:	e000ed00 	.word	0xe000ed00

0800c44c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c44c:	b480      	push	{r7}
 800c44e:	b083      	sub	sp, #12
 800c450:	af00      	add	r7, sp, #0
 800c452:	4603      	mov	r3, r0
 800c454:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c456:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	db0b      	blt.n	800c476 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800c45e:	79fb      	ldrb	r3, [r7, #7]
 800c460:	f003 021f 	and.w	r2, r3, #31
 800c464:	4907      	ldr	r1, [pc, #28]	@ (800c484 <__NVIC_EnableIRQ+0x38>)
 800c466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c46a:	095b      	lsrs	r3, r3, #5
 800c46c:	2001      	movs	r0, #1
 800c46e:	fa00 f202 	lsl.w	r2, r0, r2
 800c472:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800c476:	bf00      	nop
 800c478:	370c      	adds	r7, #12
 800c47a:	46bd      	mov	sp, r7
 800c47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c480:	4770      	bx	lr
 800c482:	bf00      	nop
 800c484:	e000e100 	.word	0xe000e100

0800c488 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800c488:	b480      	push	{r7}
 800c48a:	b083      	sub	sp, #12
 800c48c:	af00      	add	r7, sp, #0
 800c48e:	4603      	mov	r3, r0
 800c490:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c496:	2b00      	cmp	r3, #0
 800c498:	db12      	blt.n	800c4c0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800c49a:	79fb      	ldrb	r3, [r7, #7]
 800c49c:	f003 021f 	and.w	r2, r3, #31
 800c4a0:	490a      	ldr	r1, [pc, #40]	@ (800c4cc <__NVIC_DisableIRQ+0x44>)
 800c4a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c4a6:	095b      	lsrs	r3, r3, #5
 800c4a8:	2001      	movs	r0, #1
 800c4aa:	fa00 f202 	lsl.w	r2, r0, r2
 800c4ae:	3320      	adds	r3, #32
 800c4b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800c4b4:	f3bf 8f4f 	dsb	sy
}
 800c4b8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800c4ba:	f3bf 8f6f 	isb	sy
}
 800c4be:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800c4c0:	bf00      	nop
 800c4c2:	370c      	adds	r7, #12
 800c4c4:	46bd      	mov	sp, r7
 800c4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ca:	4770      	bx	lr
 800c4cc:	e000e100 	.word	0xe000e100

0800c4d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800c4d0:	b480      	push	{r7}
 800c4d2:	b083      	sub	sp, #12
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	4603      	mov	r3, r0
 800c4d8:	6039      	str	r1, [r7, #0]
 800c4da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c4dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	db0a      	blt.n	800c4fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c4e4:	683b      	ldr	r3, [r7, #0]
 800c4e6:	b2da      	uxtb	r2, r3
 800c4e8:	490c      	ldr	r1, [pc, #48]	@ (800c51c <__NVIC_SetPriority+0x4c>)
 800c4ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c4ee:	0112      	lsls	r2, r2, #4
 800c4f0:	b2d2      	uxtb	r2, r2
 800c4f2:	440b      	add	r3, r1
 800c4f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800c4f8:	e00a      	b.n	800c510 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c4fa:	683b      	ldr	r3, [r7, #0]
 800c4fc:	b2da      	uxtb	r2, r3
 800c4fe:	4908      	ldr	r1, [pc, #32]	@ (800c520 <__NVIC_SetPriority+0x50>)
 800c500:	79fb      	ldrb	r3, [r7, #7]
 800c502:	f003 030f 	and.w	r3, r3, #15
 800c506:	3b04      	subs	r3, #4
 800c508:	0112      	lsls	r2, r2, #4
 800c50a:	b2d2      	uxtb	r2, r2
 800c50c:	440b      	add	r3, r1
 800c50e:	761a      	strb	r2, [r3, #24]
}
 800c510:	bf00      	nop
 800c512:	370c      	adds	r7, #12
 800c514:	46bd      	mov	sp, r7
 800c516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c51a:	4770      	bx	lr
 800c51c:	e000e100 	.word	0xe000e100
 800c520:	e000ed00 	.word	0xe000ed00

0800c524 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800c524:	b480      	push	{r7}
 800c526:	b089      	sub	sp, #36	@ 0x24
 800c528:	af00      	add	r7, sp, #0
 800c52a:	60f8      	str	r0, [r7, #12]
 800c52c:	60b9      	str	r1, [r7, #8]
 800c52e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	f003 0307 	and.w	r3, r3, #7
 800c536:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800c538:	69fb      	ldr	r3, [r7, #28]
 800c53a:	f1c3 0307 	rsb	r3, r3, #7
 800c53e:	2b04      	cmp	r3, #4
 800c540:	bf28      	it	cs
 800c542:	2304      	movcs	r3, #4
 800c544:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800c546:	69fb      	ldr	r3, [r7, #28]
 800c548:	3304      	adds	r3, #4
 800c54a:	2b06      	cmp	r3, #6
 800c54c:	d902      	bls.n	800c554 <NVIC_EncodePriority+0x30>
 800c54e:	69fb      	ldr	r3, [r7, #28]
 800c550:	3b03      	subs	r3, #3
 800c552:	e000      	b.n	800c556 <NVIC_EncodePriority+0x32>
 800c554:	2300      	movs	r3, #0
 800c556:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c558:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c55c:	69bb      	ldr	r3, [r7, #24]
 800c55e:	fa02 f303 	lsl.w	r3, r2, r3
 800c562:	43da      	mvns	r2, r3
 800c564:	68bb      	ldr	r3, [r7, #8]
 800c566:	401a      	ands	r2, r3
 800c568:	697b      	ldr	r3, [r7, #20]
 800c56a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800c56c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800c570:	697b      	ldr	r3, [r7, #20]
 800c572:	fa01 f303 	lsl.w	r3, r1, r3
 800c576:	43d9      	mvns	r1, r3
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c57c:	4313      	orrs	r3, r2
         );
}
 800c57e:	4618      	mov	r0, r3
 800c580:	3724      	adds	r7, #36	@ 0x24
 800c582:	46bd      	mov	sp, r7
 800c584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c588:	4770      	bx	lr
	...

0800c58c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800c58c:	b580      	push	{r7, lr}
 800c58e:	b082      	sub	sp, #8
 800c590:	af00      	add	r7, sp, #0
 800c592:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	3b01      	subs	r3, #1
 800c598:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c59c:	d301      	bcc.n	800c5a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800c59e:	2301      	movs	r3, #1
 800c5a0:	e00f      	b.n	800c5c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800c5a2:	4a0a      	ldr	r2, [pc, #40]	@ (800c5cc <SysTick_Config+0x40>)
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	3b01      	subs	r3, #1
 800c5a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800c5aa:	210f      	movs	r1, #15
 800c5ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c5b0:	f7ff ff8e 	bl	800c4d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800c5b4:	4b05      	ldr	r3, [pc, #20]	@ (800c5cc <SysTick_Config+0x40>)
 800c5b6:	2200      	movs	r2, #0
 800c5b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800c5ba:	4b04      	ldr	r3, [pc, #16]	@ (800c5cc <SysTick_Config+0x40>)
 800c5bc:	2207      	movs	r2, #7
 800c5be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800c5c0:	2300      	movs	r3, #0
}
 800c5c2:	4618      	mov	r0, r3
 800c5c4:	3708      	adds	r7, #8
 800c5c6:	46bd      	mov	sp, r7
 800c5c8:	bd80      	pop	{r7, pc}
 800c5ca:	bf00      	nop
 800c5cc:	e000e010 	.word	0xe000e010

0800c5d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800c5d0:	b580      	push	{r7, lr}
 800c5d2:	b082      	sub	sp, #8
 800c5d4:	af00      	add	r7, sp, #0
 800c5d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800c5d8:	6878      	ldr	r0, [r7, #4]
 800c5da:	f7ff ff05 	bl	800c3e8 <__NVIC_SetPriorityGrouping>
}
 800c5de:	bf00      	nop
 800c5e0:	3708      	adds	r7, #8
 800c5e2:	46bd      	mov	sp, r7
 800c5e4:	bd80      	pop	{r7, pc}

0800c5e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800c5e6:	b580      	push	{r7, lr}
 800c5e8:	b086      	sub	sp, #24
 800c5ea:	af00      	add	r7, sp, #0
 800c5ec:	4603      	mov	r3, r0
 800c5ee:	60b9      	str	r1, [r7, #8]
 800c5f0:	607a      	str	r2, [r7, #4]
 800c5f2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800c5f4:	f7ff ff1c 	bl	800c430 <__NVIC_GetPriorityGrouping>
 800c5f8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800c5fa:	687a      	ldr	r2, [r7, #4]
 800c5fc:	68b9      	ldr	r1, [r7, #8]
 800c5fe:	6978      	ldr	r0, [r7, #20]
 800c600:	f7ff ff90 	bl	800c524 <NVIC_EncodePriority>
 800c604:	4602      	mov	r2, r0
 800c606:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c60a:	4611      	mov	r1, r2
 800c60c:	4618      	mov	r0, r3
 800c60e:	f7ff ff5f 	bl	800c4d0 <__NVIC_SetPriority>
}
 800c612:	bf00      	nop
 800c614:	3718      	adds	r7, #24
 800c616:	46bd      	mov	sp, r7
 800c618:	bd80      	pop	{r7, pc}

0800c61a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c61a:	b580      	push	{r7, lr}
 800c61c:	b082      	sub	sp, #8
 800c61e:	af00      	add	r7, sp, #0
 800c620:	4603      	mov	r3, r0
 800c622:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800c624:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c628:	4618      	mov	r0, r3
 800c62a:	f7ff ff0f 	bl	800c44c <__NVIC_EnableIRQ>
}
 800c62e:	bf00      	nop
 800c630:	3708      	adds	r7, #8
 800c632:	46bd      	mov	sp, r7
 800c634:	bd80      	pop	{r7, pc}

0800c636 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800c636:	b580      	push	{r7, lr}
 800c638:	b082      	sub	sp, #8
 800c63a:	af00      	add	r7, sp, #0
 800c63c:	4603      	mov	r3, r0
 800c63e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800c640:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c644:	4618      	mov	r0, r3
 800c646:	f7ff ff1f 	bl	800c488 <__NVIC_DisableIRQ>
}
 800c64a:	bf00      	nop
 800c64c:	3708      	adds	r7, #8
 800c64e:	46bd      	mov	sp, r7
 800c650:	bd80      	pop	{r7, pc}

0800c652 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800c652:	b580      	push	{r7, lr}
 800c654:	b082      	sub	sp, #8
 800c656:	af00      	add	r7, sp, #0
 800c658:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800c65a:	6878      	ldr	r0, [r7, #4]
 800c65c:	f7ff ff96 	bl	800c58c <SysTick_Config>
 800c660:	4603      	mov	r3, r0
}
 800c662:	4618      	mov	r0, r3
 800c664:	3708      	adds	r7, #8
 800c666:	46bd      	mov	sp, r7
 800c668:	bd80      	pop	{r7, pc}
	...

0800c66c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800c66c:	b580      	push	{r7, lr}
 800c66e:	b084      	sub	sp, #16
 800c670:	af00      	add	r7, sp, #0
 800c672:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	2b00      	cmp	r3, #0
 800c678:	d101      	bne.n	800c67e <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800c67a:	2301      	movs	r3, #1
 800c67c:	e147      	b.n	800c90e <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c684:	b2db      	uxtb	r3, r3
 800c686:	2b00      	cmp	r3, #0
 800c688:	d106      	bne.n	800c698 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	2200      	movs	r2, #0
 800c68e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800c692:	6878      	ldr	r0, [r7, #4]
 800c694:	f7fd fe7c 	bl	800a390 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	699a      	ldr	r2, [r3, #24]
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	f022 0210 	bic.w	r2, r2, #16
 800c6a6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c6a8:	f7fe fa8c 	bl	800abc4 <HAL_GetTick>
 800c6ac:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800c6ae:	e012      	b.n	800c6d6 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800c6b0:	f7fe fa88 	bl	800abc4 <HAL_GetTick>
 800c6b4:	4602      	mov	r2, r0
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	1ad3      	subs	r3, r2, r3
 800c6ba:	2b0a      	cmp	r3, #10
 800c6bc:	d90b      	bls.n	800c6d6 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c6c2:	f043 0201 	orr.w	r2, r3, #1
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	2203      	movs	r2, #3
 800c6ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800c6d2:	2301      	movs	r3, #1
 800c6d4:	e11b      	b.n	800c90e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	699b      	ldr	r3, [r3, #24]
 800c6dc:	f003 0308 	and.w	r3, r3, #8
 800c6e0:	2b08      	cmp	r3, #8
 800c6e2:	d0e5      	beq.n	800c6b0 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	699a      	ldr	r2, [r3, #24]
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	f042 0201 	orr.w	r2, r2, #1
 800c6f2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c6f4:	f7fe fa66 	bl	800abc4 <HAL_GetTick>
 800c6f8:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800c6fa:	e012      	b.n	800c722 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800c6fc:	f7fe fa62 	bl	800abc4 <HAL_GetTick>
 800c700:	4602      	mov	r2, r0
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	1ad3      	subs	r3, r2, r3
 800c706:	2b0a      	cmp	r3, #10
 800c708:	d90b      	bls.n	800c722 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c70e:	f043 0201 	orr.w	r2, r3, #1
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	2203      	movs	r2, #3
 800c71a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800c71e:	2301      	movs	r3, #1
 800c720:	e0f5      	b.n	800c90e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	681b      	ldr	r3, [r3, #0]
 800c726:	699b      	ldr	r3, [r3, #24]
 800c728:	f003 0301 	and.w	r3, r3, #1
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d0e5      	beq.n	800c6fc <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	699a      	ldr	r2, [r3, #24]
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	f042 0202 	orr.w	r2, r2, #2
 800c73e:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	4a74      	ldr	r2, [pc, #464]	@ (800c918 <HAL_FDCAN_Init+0x2ac>)
 800c746:	4293      	cmp	r3, r2
 800c748:	d103      	bne.n	800c752 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800c74a:	4a74      	ldr	r2, [pc, #464]	@ (800c91c <HAL_FDCAN_Init+0x2b0>)
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	685b      	ldr	r3, [r3, #4]
 800c750:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	7c1b      	ldrb	r3, [r3, #16]
 800c756:	2b01      	cmp	r3, #1
 800c758:	d108      	bne.n	800c76c <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	699a      	ldr	r2, [r3, #24]
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c768:	619a      	str	r2, [r3, #24]
 800c76a:	e007      	b.n	800c77c <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	699a      	ldr	r2, [r3, #24]
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c77a:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	7c5b      	ldrb	r3, [r3, #17]
 800c780:	2b01      	cmp	r3, #1
 800c782:	d108      	bne.n	800c796 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	699a      	ldr	r2, [r3, #24]
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c792:	619a      	str	r2, [r3, #24]
 800c794:	e007      	b.n	800c7a6 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	699a      	ldr	r2, [r3, #24]
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c7a4:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	7c9b      	ldrb	r3, [r3, #18]
 800c7aa:	2b01      	cmp	r3, #1
 800c7ac:	d108      	bne.n	800c7c0 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	699a      	ldr	r2, [r3, #24]
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c7bc:	619a      	str	r2, [r3, #24]
 800c7be:	e007      	b.n	800c7d0 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	699a      	ldr	r2, [r3, #24]
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c7ce:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	699b      	ldr	r3, [r3, #24]
 800c7d6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	689a      	ldr	r2, [r3, #8]
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	430a      	orrs	r2, r1
 800c7e4:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	699a      	ldr	r2, [r3, #24]
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800c7f4:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	691a      	ldr	r2, [r3, #16]
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	f022 0210 	bic.w	r2, r2, #16
 800c804:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	68db      	ldr	r3, [r3, #12]
 800c80a:	2b01      	cmp	r3, #1
 800c80c:	d108      	bne.n	800c820 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	699a      	ldr	r2, [r3, #24]
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	f042 0204 	orr.w	r2, r2, #4
 800c81c:	619a      	str	r2, [r3, #24]
 800c81e:	e02c      	b.n	800c87a <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	68db      	ldr	r3, [r3, #12]
 800c824:	2b00      	cmp	r3, #0
 800c826:	d028      	beq.n	800c87a <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	68db      	ldr	r3, [r3, #12]
 800c82c:	2b02      	cmp	r3, #2
 800c82e:	d01c      	beq.n	800c86a <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	699a      	ldr	r2, [r3, #24]
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c83e:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	691a      	ldr	r2, [r3, #16]
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	f042 0210 	orr.w	r2, r2, #16
 800c84e:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	68db      	ldr	r3, [r3, #12]
 800c854:	2b03      	cmp	r3, #3
 800c856:	d110      	bne.n	800c87a <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	699a      	ldr	r2, [r3, #24]
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	f042 0220 	orr.w	r2, r2, #32
 800c866:	619a      	str	r2, [r3, #24]
 800c868:	e007      	b.n	800c87a <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	699a      	ldr	r2, [r3, #24]
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	f042 0220 	orr.w	r2, r2, #32
 800c878:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	699b      	ldr	r3, [r3, #24]
 800c87e:	3b01      	subs	r3, #1
 800c880:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	69db      	ldr	r3, [r3, #28]
 800c886:	3b01      	subs	r3, #1
 800c888:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800c88a:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	6a1b      	ldr	r3, [r3, #32]
 800c890:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800c892:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	695b      	ldr	r3, [r3, #20]
 800c89a:	3b01      	subs	r3, #1
 800c89c:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800c8a2:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800c8a4:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	689b      	ldr	r3, [r3, #8]
 800c8aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c8ae:	d115      	bne.n	800c8dc <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c8b4:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8ba:	3b01      	subs	r3, #1
 800c8bc:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800c8be:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c8c4:	3b01      	subs	r3, #1
 800c8c6:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800c8c8:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c8d0:	3b01      	subs	r3, #1
 800c8d2:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800c8d8:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800c8da:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	430a      	orrs	r2, r1
 800c8ee:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800c8f2:	6878      	ldr	r0, [r7, #4]
 800c8f4:	f000 fbb8 	bl	800d068 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	2200      	movs	r2, #0
 800c8fc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	2200      	movs	r2, #0
 800c902:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	2201      	movs	r2, #1
 800c908:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 800c90c:	2300      	movs	r3, #0
}
 800c90e:	4618      	mov	r0, r3
 800c910:	3710      	adds	r7, #16
 800c912:	46bd      	mov	sp, r7
 800c914:	bd80      	pop	{r7, pc}
 800c916:	bf00      	nop
 800c918:	40006400 	.word	0x40006400
 800c91c:	40006500 	.word	0x40006500

0800c920 <HAL_FDCAN_DeInit>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_DeInit(FDCAN_HandleTypeDef *hfdcan)
{
 800c920:	b580      	push	{r7, lr}
 800c922:	b082      	sub	sp, #8
 800c924:	af00      	add	r7, sp, #0
 800c926:	6078      	str	r0, [r7, #4]
  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d101      	bne.n	800c932 <HAL_FDCAN_DeInit+0x12>
  {
    return HAL_ERROR;
 800c92e:	2301      	movs	r3, #1
 800c930:	e015      	b.n	800c95e <HAL_FDCAN_DeInit+0x3e>

  /* Check function parameters */
  assert_param(IS_FDCAN_ALL_INSTANCE(hfdcan->Instance));

  /* Stop the FDCAN module: return value is voluntary ignored */
  (void)HAL_FDCAN_Stop(hfdcan);
 800c932:	6878      	ldr	r0, [r7, #4]
 800c934:	f000 f83f 	bl	800c9b6 <HAL_FDCAN_Stop>

  /* Disable Interrupt lines */
  CLEAR_BIT(hfdcan->Instance->ILE, (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1));
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	f022 0203 	bic.w	r2, r2, #3
 800c946:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* DeInit the low level hardware: CLOCK, NVIC */
  hfdcan->MspDeInitCallback(hfdcan);
#else
  /* DeInit the low level hardware: CLOCK, NVIC */
  HAL_FDCAN_MspDeInit(hfdcan);
 800c948:	6878      	ldr	r0, [r7, #4]
 800c94a:	f7fd fd85 	bl	800a458 <HAL_FDCAN_MspDeInit>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Reset the FDCAN ErrorCode */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	2200      	movs	r2, #0
 800c952:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Change FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_RESET;
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	2200      	movs	r2, #0
 800c958:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 800c95c:	2300      	movs	r3, #0
}
 800c95e:	4618      	mov	r0, r3
 800c960:	3708      	adds	r7, #8
 800c962:	46bd      	mov	sp, r7
 800c964:	bd80      	pop	{r7, pc}

0800c966 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800c966:	b480      	push	{r7}
 800c968:	b083      	sub	sp, #12
 800c96a:	af00      	add	r7, sp, #0
 800c96c:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c974:	b2db      	uxtb	r3, r3
 800c976:	2b01      	cmp	r3, #1
 800c978:	d110      	bne.n	800c99c <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	2202      	movs	r2, #2
 800c97e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	699a      	ldr	r2, [r3, #24]
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	f022 0201 	bic.w	r2, r2, #1
 800c990:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	2200      	movs	r2, #0
 800c996:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 800c998:	2300      	movs	r3, #0
 800c99a:	e006      	b.n	800c9aa <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c9a0:	f043 0204 	orr.w	r2, r3, #4
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800c9a8:	2301      	movs	r3, #1
  }
}
 800c9aa:	4618      	mov	r0, r3
 800c9ac:	370c      	adds	r7, #12
 800c9ae:	46bd      	mov	sp, r7
 800c9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9b4:	4770      	bx	lr

0800c9b6 <HAL_FDCAN_Stop>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Stop(FDCAN_HandleTypeDef *hfdcan)
{
 800c9b6:	b480      	push	{r7}
 800c9b8:	b085      	sub	sp, #20
 800c9ba:	af00      	add	r7, sp, #0
 800c9bc:	6078      	str	r0, [r7, #4]
  uint32_t Counter = 0U;
 800c9be:	2300      	movs	r3, #0
 800c9c0:	60fb      	str	r3, [r7, #12]

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c9c8:	b2db      	uxtb	r3, r3
 800c9ca:	2b02      	cmp	r3, #2
 800c9cc:	d156      	bne.n	800ca7c <HAL_FDCAN_Stop+0xc6>
  {
    /* Request initialisation */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	681b      	ldr	r3, [r3, #0]
 800c9d2:	699a      	ldr	r2, [r3, #24]
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	f042 0201 	orr.w	r2, r2, #1
 800c9dc:	619a      	str	r2, [r3, #24]

    /* Wait until the INIT bit into CCCR register is set */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800c9de:	e011      	b.n	800ca04 <HAL_FDCAN_Stop+0x4e>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_VALUE)
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	2b0a      	cmp	r3, #10
 800c9e4:	d90b      	bls.n	800c9fe <HAL_FDCAN_Stop+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c9ea:	f043 0201 	orr.w	r2, r3, #1
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	2203      	movs	r2, #3
 800c9f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 800c9fa:	2301      	movs	r3, #1
 800c9fc:	e045      	b.n	800ca8a <HAL_FDCAN_Stop+0xd4>
      }

      /* Increment counter */
      Counter++;
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	3301      	adds	r3, #1
 800ca02:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	699b      	ldr	r3, [r3, #24]
 800ca0a:	f003 0301 	and.w	r3, r3, #1
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d0e6      	beq.n	800c9e0 <HAL_FDCAN_Stop+0x2a>
    }

    /* Reset counter */
    Counter = 0U;
 800ca12:	2300      	movs	r3, #0
 800ca14:	60fb      	str	r3, [r7, #12]

    /* Exit from Sleep mode */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	699a      	ldr	r2, [r3, #24]
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	f022 0210 	bic.w	r2, r2, #16
 800ca24:	619a      	str	r2, [r3, #24]

    /* Wait until FDCAN exits sleep mode */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800ca26:	e011      	b.n	800ca4c <HAL_FDCAN_Stop+0x96>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_VALUE)
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	2b0a      	cmp	r3, #10
 800ca2c:	d90b      	bls.n	800ca46 <HAL_FDCAN_Stop+0x90>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ca32:	f043 0201 	orr.w	r2, r3, #1
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	2203      	movs	r2, #3
 800ca3e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 800ca42:	2301      	movs	r3, #1
 800ca44:	e021      	b.n	800ca8a <HAL_FDCAN_Stop+0xd4>
      }

      /* Increment counter */
      Counter++;
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	3301      	adds	r3, #1
 800ca4a:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	699b      	ldr	r3, [r3, #24]
 800ca52:	f003 0308 	and.w	r3, r3, #8
 800ca56:	2b08      	cmp	r3, #8
 800ca58:	d0e6      	beq.n	800ca28 <HAL_FDCAN_Stop+0x72>
    }

    /* Enable configuration change */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	699a      	ldr	r2, [r3, #24]
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	f042 0202 	orr.w	r2, r2, #2
 800ca68:	619a      	str	r2, [r3, #24]

    /* Reset Latest Tx FIFO/Queue Request Buffer Index */
    hfdcan->LatestTxFifoQRequest = 0U;
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	2200      	movs	r2, #0
 800ca6e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_READY;
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	2201      	movs	r2, #1
 800ca74:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Return function status */
    return HAL_OK;
 800ca78:	2300      	movs	r3, #0
 800ca7a:	e006      	b.n	800ca8a <HAL_FDCAN_Stop+0xd4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ca80:	f043 0208 	orr.w	r2, r3, #8
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800ca88:	2301      	movs	r3, #1
  }
}
 800ca8a:	4618      	mov	r0, r3
 800ca8c:	3714      	adds	r7, #20
 800ca8e:	46bd      	mov	sp, r7
 800ca90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca94:	4770      	bx	lr

0800ca96 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 800ca96:	b580      	push	{r7, lr}
 800ca98:	b086      	sub	sp, #24
 800ca9a:	af00      	add	r7, sp, #0
 800ca9c:	60f8      	str	r0, [r7, #12]
 800ca9e:	60b9      	str	r1, [r7, #8]
 800caa0:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800caa8:	b2db      	uxtb	r3, r3
 800caaa:	2b02      	cmp	r3, #2
 800caac:	d12c      	bne.n	800cb08 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800cab6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d007      	beq.n	800cace <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800cabe:	68fb      	ldr	r3, [r7, #12]
 800cac0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cac2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800caca:	2301      	movs	r3, #1
 800cacc:	e023      	b.n	800cb16 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800cad6:	0c1b      	lsrs	r3, r3, #16
 800cad8:	f003 0303 	and.w	r3, r3, #3
 800cadc:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800cade:	697b      	ldr	r3, [r7, #20]
 800cae0:	687a      	ldr	r2, [r7, #4]
 800cae2:	68b9      	ldr	r1, [r7, #8]
 800cae4:	68f8      	ldr	r0, [r7, #12]
 800cae6:	f000 fb2b 	bl	800d140 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	2101      	movs	r1, #1
 800caf0:	697a      	ldr	r2, [r7, #20]
 800caf2:	fa01 f202 	lsl.w	r2, r1, r2
 800caf6:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800cafa:	2201      	movs	r2, #1
 800cafc:	697b      	ldr	r3, [r7, #20]
 800cafe:	409a      	lsls	r2, r3
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 800cb04:	2300      	movs	r3, #0
 800cb06:	e006      	b.n	800cb16 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cb0c:	f043 0208 	orr.w	r2, r3, #8
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800cb14:	2301      	movs	r3, #1
  }
}
 800cb16:	4618      	mov	r0, r3
 800cb18:	3718      	adds	r7, #24
 800cb1a:	46bd      	mov	sp, r7
 800cb1c:	bd80      	pop	{r7, pc}
	...

0800cb20 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800cb20:	b480      	push	{r7}
 800cb22:	b08b      	sub	sp, #44	@ 0x2c
 800cb24:	af00      	add	r7, sp, #0
 800cb26:	60f8      	str	r0, [r7, #12]
 800cb28:	60b9      	str	r1, [r7, #8]
 800cb2a:	607a      	str	r2, [r7, #4]
 800cb2c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800cb2e:	2300      	movs	r3, #0
 800cb30:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800cb38:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800cb3a:	7efb      	ldrb	r3, [r7, #27]
 800cb3c:	2b02      	cmp	r3, #2
 800cb3e:	f040 80e8 	bne.w	800cd12 <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800cb42:	68bb      	ldr	r3, [r7, #8]
 800cb44:	2b40      	cmp	r3, #64	@ 0x40
 800cb46:	d137      	bne.n	800cbb8 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb50:	f003 030f 	and.w	r3, r3, #15
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d107      	bne.n	800cb68 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800cb58:	68fb      	ldr	r3, [r7, #12]
 800cb5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cb5c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800cb60:	68fb      	ldr	r3, [r7, #12]
 800cb62:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 800cb64:	2301      	movs	r3, #1
 800cb66:	e0db      	b.n	800cd20 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb70:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800cb74:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cb78:	d10a      	bne.n	800cb90 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cb82:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800cb86:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cb8a:	d101      	bne.n	800cb90 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800cb8c:	2301      	movs	r3, #1
 800cb8e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb98:	0a1b      	lsrs	r3, r3, #8
 800cb9a:	f003 0303 	and.w	r3, r3, #3
 800cb9e:	69fa      	ldr	r2, [r7, #28]
 800cba0:	4413      	add	r3, r2
 800cba2:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 800cba4:	68fb      	ldr	r3, [r7, #12]
 800cba6:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 800cba8:	69fa      	ldr	r2, [r7, #28]
 800cbaa:	4613      	mov	r3, r2
 800cbac:	00db      	lsls	r3, r3, #3
 800cbae:	4413      	add	r3, r2
 800cbb0:	00db      	lsls	r3, r3, #3
 800cbb2:	440b      	add	r3, r1
 800cbb4:	627b      	str	r3, [r7, #36]	@ 0x24
 800cbb6:	e036      	b.n	800cc26 <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800cbc0:	f003 030f 	and.w	r3, r3, #15
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d107      	bne.n	800cbd8 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cbcc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800cbd0:	68fb      	ldr	r3, [r7, #12]
 800cbd2:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 800cbd4:	2301      	movs	r3, #1
 800cbd6:	e0a3      	b.n	800cd20 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800cbe0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800cbe4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cbe8:	d10a      	bne.n	800cc00 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cbf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cbf6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cbfa:	d101      	bne.n	800cc00 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800cbfc:	2301      	movs	r3, #1
 800cbfe:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800cc08:	0a1b      	lsrs	r3, r3, #8
 800cc0a:	f003 0303 	and.w	r3, r3, #3
 800cc0e:	69fa      	ldr	r2, [r7, #28]
 800cc10:	4413      	add	r3, r2
 800cc12:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800cc18:	69fa      	ldr	r2, [r7, #28]
 800cc1a:	4613      	mov	r3, r2
 800cc1c:	00db      	lsls	r3, r3, #3
 800cc1e:	4413      	add	r3, r2
 800cc20:	00db      	lsls	r3, r3, #3
 800cc22:	440b      	add	r3, r1
 800cc24:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800cc26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc28:	681b      	ldr	r3, [r3, #0]
 800cc2a:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	685b      	ldr	r3, [r3, #4]
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d107      	bne.n	800cc4a <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800cc3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	0c9b      	lsrs	r3, r3, #18
 800cc40:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	601a      	str	r2, [r3, #0]
 800cc48:	e005      	b.n	800cc56 <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800cc4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800cc56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800cc62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800cc6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc70:	3304      	adds	r3, #4
 800cc72:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800cc74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	b29a      	uxth	r2, r3
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 800cc7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	0c1b      	lsrs	r3, r3, #16
 800cc84:	f003 020f 	and.w	r2, r3, #15
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800cc8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800cc98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800cca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	0e1b      	lsrs	r3, r3, #24
 800ccaa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800ccb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	0fda      	lsrs	r2, r3, #31
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800ccbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccbe:	3304      	adds	r3, #4
 800ccc0:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800ccc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccc4:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800ccc6:	2300      	movs	r3, #0
 800ccc8:	623b      	str	r3, [r7, #32]
 800ccca:	e00a      	b.n	800cce2 <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800cccc:	697a      	ldr	r2, [r7, #20]
 800ccce:	6a3b      	ldr	r3, [r7, #32]
 800ccd0:	441a      	add	r2, r3
 800ccd2:	6839      	ldr	r1, [r7, #0]
 800ccd4:	6a3b      	ldr	r3, [r7, #32]
 800ccd6:	440b      	add	r3, r1
 800ccd8:	7812      	ldrb	r2, [r2, #0]
 800ccda:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800ccdc:	6a3b      	ldr	r3, [r7, #32]
 800ccde:	3301      	adds	r3, #1
 800cce0:	623b      	str	r3, [r7, #32]
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	68db      	ldr	r3, [r3, #12]
 800cce6:	4a11      	ldr	r2, [pc, #68]	@ (800cd2c <HAL_FDCAN_GetRxMessage+0x20c>)
 800cce8:	5cd3      	ldrb	r3, [r2, r3]
 800ccea:	461a      	mov	r2, r3
 800ccec:	6a3b      	ldr	r3, [r7, #32]
 800ccee:	4293      	cmp	r3, r2
 800ccf0:	d3ec      	bcc.n	800cccc <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800ccf2:	68bb      	ldr	r3, [r7, #8]
 800ccf4:	2b40      	cmp	r3, #64	@ 0x40
 800ccf6:	d105      	bne.n	800cd04 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	69fa      	ldr	r2, [r7, #28]
 800ccfe:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 800cd02:	e004      	b.n	800cd0e <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	69fa      	ldr	r2, [r7, #28]
 800cd0a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800cd0e:	2300      	movs	r3, #0
 800cd10:	e006      	b.n	800cd20 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800cd12:	68fb      	ldr	r3, [r7, #12]
 800cd14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cd16:	f043 0208 	orr.w	r2, r3, #8
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800cd1e:	2301      	movs	r3, #1
  }
}
 800cd20:	4618      	mov	r0, r3
 800cd22:	372c      	adds	r7, #44	@ 0x2c
 800cd24:	46bd      	mov	sp, r7
 800cd26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd2a:	4770      	bx	lr
 800cd2c:	080176f8 	.word	0x080176f8

0800cd30 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 800cd30:	b580      	push	{r7, lr}
 800cd32:	b08c      	sub	sp, #48	@ 0x30
 800cd34:	af00      	add	r7, sp, #0
 800cd36:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cd3e:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 800cd42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cd4c:	4013      	ands	r3, r2
 800cd4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cd56:	f003 0307 	and.w	r3, r3, #7
 800cd5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cd64:	4013      	ands	r3, r2
 800cd66:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cd6e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800cd72:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cd7c:	4013      	ands	r3, r2
 800cd7e:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cd86:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 800cd8a:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd92:	6a3a      	ldr	r2, [r7, #32]
 800cd94:	4013      	ands	r3, r2
 800cd96:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cd9e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800cda2:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cdaa:	69fa      	ldr	r2, [r7, #28]
 800cdac:	4013      	ands	r3, r2
 800cdae:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cdb6:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cdbe:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 800cdc0:	697b      	ldr	r3, [r7, #20]
 800cdc2:	099b      	lsrs	r3, r3, #6
 800cdc4:	f003 0301 	and.w	r3, r3, #1
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d00c      	beq.n	800cde6 <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 800cdcc:	69bb      	ldr	r3, [r7, #24]
 800cdce:	099b      	lsrs	r3, r3, #6
 800cdd0:	f003 0301 	and.w	r3, r3, #1
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d006      	beq.n	800cde6 <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	2240      	movs	r2, #64	@ 0x40
 800cdde:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800cde0:	6878      	ldr	r0, [r7, #4]
 800cde2:	f000 f922 	bl	800d02a <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800cde6:	697b      	ldr	r3, [r7, #20]
 800cde8:	0a1b      	lsrs	r3, r3, #8
 800cdea:	f003 0301 	and.w	r3, r3, #1
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d01a      	beq.n	800ce28 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800cdf2:	69bb      	ldr	r3, [r7, #24]
 800cdf4:	0a1b      	lsrs	r3, r3, #8
 800cdf6:	f003 0301 	and.w	r3, r3, #1
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d014      	beq.n	800ce28 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800ce06:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	681b      	ldr	r3, [r3, #0]
 800ce0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ce10:	693a      	ldr	r2, [r7, #16]
 800ce12:	4013      	ands	r3, r2
 800ce14:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ce1e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800ce20:	6939      	ldr	r1, [r7, #16]
 800ce22:	6878      	ldr	r0, [r7, #4]
 800ce24:	f000 f8e2 	bl	800cfec <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800ce28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d007      	beq.n	800ce3e <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ce34:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800ce36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ce38:	6878      	ldr	r0, [r7, #4]
 800ce3a:	f000 f8ac 	bl	800cf96 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800ce3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d007      	beq.n	800ce54 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ce4a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800ce4c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ce4e:	6878      	ldr	r0, [r7, #4]
 800ce50:	f7fd f9a6 	bl	800a1a0 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 800ce54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d007      	beq.n	800ce6a <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ce60:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800ce62:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ce64:	6878      	ldr	r0, [r7, #4]
 800ce66:	f000 f8a1 	bl	800cfac <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800ce6a:	697b      	ldr	r3, [r7, #20]
 800ce6c:	0a5b      	lsrs	r3, r3, #9
 800ce6e:	f003 0301 	and.w	r3, r3, #1
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d00d      	beq.n	800ce92 <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 800ce76:	69bb      	ldr	r3, [r7, #24]
 800ce78:	0a5b      	lsrs	r3, r3, #9
 800ce7a:	f003 0301 	and.w	r3, r3, #1
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d007      	beq.n	800ce92 <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ce8a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800ce8c:	6878      	ldr	r0, [r7, #4]
 800ce8e:	f000 f898 	bl	800cfc2 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800ce92:	697b      	ldr	r3, [r7, #20]
 800ce94:	09db      	lsrs	r3, r3, #7
 800ce96:	f003 0301 	and.w	r3, r3, #1
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d019      	beq.n	800ced2 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 800ce9e:	69bb      	ldr	r3, [r7, #24]
 800cea0:	09db      	lsrs	r3, r3, #7
 800cea2:	f003 0301 	and.w	r3, r3, #1
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d013      	beq.n	800ced2 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800ceb2:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	681b      	ldr	r3, [r3, #0]
 800ceb8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800cebc:	68fa      	ldr	r2, [r7, #12]
 800cebe:	4013      	ands	r3, r2
 800cec0:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	681b      	ldr	r3, [r3, #0]
 800cec6:	2280      	movs	r2, #128	@ 0x80
 800cec8:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800ceca:	68f9      	ldr	r1, [r7, #12]
 800cecc:	6878      	ldr	r0, [r7, #4]
 800cece:	f000 f882 	bl	800cfd6 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800ced2:	697b      	ldr	r3, [r7, #20]
 800ced4:	0b5b      	lsrs	r3, r3, #13
 800ced6:	f003 0301 	and.w	r3, r3, #1
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d00d      	beq.n	800cefa <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 800cede:	69bb      	ldr	r3, [r7, #24]
 800cee0:	0b5b      	lsrs	r3, r3, #13
 800cee2:	f003 0301 	and.w	r3, r3, #1
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d007      	beq.n	800cefa <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800cef2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800cef4:	6878      	ldr	r0, [r7, #4]
 800cef6:	f000 f884 	bl	800d002 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800cefa:	697b      	ldr	r3, [r7, #20]
 800cefc:	0bdb      	lsrs	r3, r3, #15
 800cefe:	f003 0301 	and.w	r3, r3, #1
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d00d      	beq.n	800cf22 <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 800cf06:	69bb      	ldr	r3, [r7, #24]
 800cf08:	0bdb      	lsrs	r3, r3, #15
 800cf0a:	f003 0301 	and.w	r3, r3, #1
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d007      	beq.n	800cf22 <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800cf1a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800cf1c:	6878      	ldr	r0, [r7, #4]
 800cf1e:	f000 f87a 	bl	800d016 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800cf22:	697b      	ldr	r3, [r7, #20]
 800cf24:	0b9b      	lsrs	r3, r3, #14
 800cf26:	f003 0301 	and.w	r3, r3, #1
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d010      	beq.n	800cf50 <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800cf2e:	69bb      	ldr	r3, [r7, #24]
 800cf30:	0b9b      	lsrs	r3, r3, #14
 800cf32:	f003 0301 	and.w	r3, r3, #1
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d00a      	beq.n	800cf50 <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800cf42:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cf48:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800cf50:	69fb      	ldr	r3, [r7, #28]
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d007      	beq.n	800cf66 <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	69fa      	ldr	r2, [r7, #28]
 800cf5c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800cf5e:	69f9      	ldr	r1, [r7, #28]
 800cf60:	6878      	ldr	r0, [r7, #4]
 800cf62:	f000 f876 	bl	800d052 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800cf66:	6a3b      	ldr	r3, [r7, #32]
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d009      	beq.n	800cf80 <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	6a3a      	ldr	r2, [r7, #32]
 800cf72:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800cf78:	6a3b      	ldr	r3, [r7, #32]
 800cf7a:	431a      	orrs	r2, r3
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d002      	beq.n	800cf8e <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800cf88:	6878      	ldr	r0, [r7, #4]
 800cf8a:	f000 f858 	bl	800d03e <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800cf8e:	bf00      	nop
 800cf90:	3730      	adds	r7, #48	@ 0x30
 800cf92:	46bd      	mov	sp, r7
 800cf94:	bd80      	pop	{r7, pc}

0800cf96 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800cf96:	b480      	push	{r7}
 800cf98:	b083      	sub	sp, #12
 800cf9a:	af00      	add	r7, sp, #0
 800cf9c:	6078      	str	r0, [r7, #4]
 800cf9e:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 800cfa0:	bf00      	nop
 800cfa2:	370c      	adds	r7, #12
 800cfa4:	46bd      	mov	sp, r7
 800cfa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfaa:	4770      	bx	lr

0800cfac <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 800cfac:	b480      	push	{r7}
 800cfae:	b083      	sub	sp, #12
 800cfb0:	af00      	add	r7, sp, #0
 800cfb2:	6078      	str	r0, [r7, #4]
 800cfb4:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 800cfb6:	bf00      	nop
 800cfb8:	370c      	adds	r7, #12
 800cfba:	46bd      	mov	sp, r7
 800cfbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc0:	4770      	bx	lr

0800cfc2 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800cfc2:	b480      	push	{r7}
 800cfc4:	b083      	sub	sp, #12
 800cfc6:	af00      	add	r7, sp, #0
 800cfc8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800cfca:	bf00      	nop
 800cfcc:	370c      	adds	r7, #12
 800cfce:	46bd      	mov	sp, r7
 800cfd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfd4:	4770      	bx	lr

0800cfd6 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800cfd6:	b480      	push	{r7}
 800cfd8:	b083      	sub	sp, #12
 800cfda:	af00      	add	r7, sp, #0
 800cfdc:	6078      	str	r0, [r7, #4]
 800cfde:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800cfe0:	bf00      	nop
 800cfe2:	370c      	adds	r7, #12
 800cfe4:	46bd      	mov	sp, r7
 800cfe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfea:	4770      	bx	lr

0800cfec <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800cfec:	b480      	push	{r7}
 800cfee:	b083      	sub	sp, #12
 800cff0:	af00      	add	r7, sp, #0
 800cff2:	6078      	str	r0, [r7, #4]
 800cff4:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800cff6:	bf00      	nop
 800cff8:	370c      	adds	r7, #12
 800cffa:	46bd      	mov	sp, r7
 800cffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d000:	4770      	bx	lr

0800d002 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800d002:	b480      	push	{r7}
 800d004:	b083      	sub	sp, #12
 800d006:	af00      	add	r7, sp, #0
 800d008:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800d00a:	bf00      	nop
 800d00c:	370c      	adds	r7, #12
 800d00e:	46bd      	mov	sp, r7
 800d010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d014:	4770      	bx	lr

0800d016 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800d016:	b480      	push	{r7}
 800d018:	b083      	sub	sp, #12
 800d01a:	af00      	add	r7, sp, #0
 800d01c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800d01e:	bf00      	nop
 800d020:	370c      	adds	r7, #12
 800d022:	46bd      	mov	sp, r7
 800d024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d028:	4770      	bx	lr

0800d02a <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800d02a:	b480      	push	{r7}
 800d02c:	b083      	sub	sp, #12
 800d02e:	af00      	add	r7, sp, #0
 800d030:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800d032:	bf00      	nop
 800d034:	370c      	adds	r7, #12
 800d036:	46bd      	mov	sp, r7
 800d038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d03c:	4770      	bx	lr

0800d03e <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800d03e:	b480      	push	{r7}
 800d040:	b083      	sub	sp, #12
 800d042:	af00      	add	r7, sp, #0
 800d044:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800d046:	bf00      	nop
 800d048:	370c      	adds	r7, #12
 800d04a:	46bd      	mov	sp, r7
 800d04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d050:	4770      	bx	lr

0800d052 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800d052:	b480      	push	{r7}
 800d054:	b083      	sub	sp, #12
 800d056:	af00      	add	r7, sp, #0
 800d058:	6078      	str	r0, [r7, #4]
 800d05a:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 800d05c:	bf00      	nop
 800d05e:	370c      	adds	r7, #12
 800d060:	46bd      	mov	sp, r7
 800d062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d066:	4770      	bx	lr

0800d068 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800d068:	b480      	push	{r7}
 800d06a:	b085      	sub	sp, #20
 800d06c:	af00      	add	r7, sp, #0
 800d06e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 800d070:	4b30      	ldr	r3, [pc, #192]	@ (800d134 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 800d072:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	4a2f      	ldr	r2, [pc, #188]	@ (800d138 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 800d07a:	4293      	cmp	r3, r2
 800d07c:	d103      	bne.n	800d086 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 800d07e:	68bb      	ldr	r3, [r7, #8]
 800d080:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800d084:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	4a2c      	ldr	r2, [pc, #176]	@ (800d13c <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 800d08c:	4293      	cmp	r3, r2
 800d08e:	d103      	bne.n	800d098 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 800d090:	68bb      	ldr	r3, [r7, #8]
 800d092:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 800d096:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	68ba      	ldr	r2, [r7, #8]
 800d09c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d0a6:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d0ae:	041a      	lsls	r2, r3, #16
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	430a      	orrs	r2, r1
 800d0b6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800d0ba:	68bb      	ldr	r3, [r7, #8]
 800d0bc:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d0cc:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d0d4:	061a      	lsls	r2, r3, #24
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	430a      	orrs	r2, r1
 800d0dc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800d0e0:	68bb      	ldr	r3, [r7, #8]
 800d0e2:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800d0ea:	68bb      	ldr	r3, [r7, #8]
 800d0ec:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 800d0f4:	68bb      	ldr	r3, [r7, #8]
 800d0f6:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800d0fe:	68bb      	ldr	r3, [r7, #8]
 800d100:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800d108:	68bb      	ldr	r3, [r7, #8]
 800d10a:	60fb      	str	r3, [r7, #12]
 800d10c:	e005      	b.n	800d11a <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	2200      	movs	r2, #0
 800d112:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	3304      	adds	r3, #4
 800d118:	60fb      	str	r3, [r7, #12]
 800d11a:	68bb      	ldr	r3, [r7, #8]
 800d11c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800d120:	68fa      	ldr	r2, [r7, #12]
 800d122:	429a      	cmp	r2, r3
 800d124:	d3f3      	bcc.n	800d10e <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 800d126:	bf00      	nop
 800d128:	bf00      	nop
 800d12a:	3714      	adds	r7, #20
 800d12c:	46bd      	mov	sp, r7
 800d12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d132:	4770      	bx	lr
 800d134:	4000a400 	.word	0x4000a400
 800d138:	40006800 	.word	0x40006800
 800d13c:	40006c00 	.word	0x40006c00

0800d140 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 800d140:	b480      	push	{r7}
 800d142:	b089      	sub	sp, #36	@ 0x24
 800d144:	af00      	add	r7, sp, #0
 800d146:	60f8      	str	r0, [r7, #12]
 800d148:	60b9      	str	r1, [r7, #8]
 800d14a:	607a      	str	r2, [r7, #4]
 800d14c:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800d14e:	68bb      	ldr	r3, [r7, #8]
 800d150:	685b      	ldr	r3, [r3, #4]
 800d152:	2b00      	cmp	r3, #0
 800d154:	d10a      	bne.n	800d16c <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800d156:	68bb      	ldr	r3, [r7, #8]
 800d158:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800d15a:	68bb      	ldr	r3, [r7, #8]
 800d15c:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800d15e:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 800d160:	68bb      	ldr	r3, [r7, #8]
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800d166:	4313      	orrs	r3, r2
 800d168:	61fb      	str	r3, [r7, #28]
 800d16a:	e00a      	b.n	800d182 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800d16c:	68bb      	ldr	r3, [r7, #8]
 800d16e:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 800d170:	68bb      	ldr	r3, [r7, #8]
 800d172:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 800d174:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800d176:	68bb      	ldr	r3, [r7, #8]
 800d178:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800d17a:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800d17c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d180:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800d182:	68bb      	ldr	r3, [r7, #8]
 800d184:	6a1b      	ldr	r3, [r3, #32]
 800d186:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 800d188:	68bb      	ldr	r3, [r7, #8]
 800d18a:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800d18c:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800d18e:	68bb      	ldr	r3, [r7, #8]
 800d190:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800d192:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800d194:	68bb      	ldr	r3, [r7, #8]
 800d196:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 800d198:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 800d19a:	68bb      	ldr	r3, [r7, #8]
 800d19c:	68db      	ldr	r3, [r3, #12]
 800d19e:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800d1a0:	4313      	orrs	r3, r2
 800d1a2:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800d1a4:	68fb      	ldr	r3, [r7, #12]
 800d1a6:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800d1a8:	683a      	ldr	r2, [r7, #0]
 800d1aa:	4613      	mov	r3, r2
 800d1ac:	00db      	lsls	r3, r3, #3
 800d1ae:	4413      	add	r3, r2
 800d1b0:	00db      	lsls	r3, r3, #3
 800d1b2:	440b      	add	r3, r1
 800d1b4:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800d1b6:	69bb      	ldr	r3, [r7, #24]
 800d1b8:	69fa      	ldr	r2, [r7, #28]
 800d1ba:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800d1bc:	69bb      	ldr	r3, [r7, #24]
 800d1be:	3304      	adds	r3, #4
 800d1c0:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800d1c2:	69bb      	ldr	r3, [r7, #24]
 800d1c4:	693a      	ldr	r2, [r7, #16]
 800d1c6:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800d1c8:	69bb      	ldr	r3, [r7, #24]
 800d1ca:	3304      	adds	r3, #4
 800d1cc:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800d1ce:	2300      	movs	r3, #0
 800d1d0:	617b      	str	r3, [r7, #20]
 800d1d2:	e020      	b.n	800d216 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800d1d4:	697b      	ldr	r3, [r7, #20]
 800d1d6:	3303      	adds	r3, #3
 800d1d8:	687a      	ldr	r2, [r7, #4]
 800d1da:	4413      	add	r3, r2
 800d1dc:	781b      	ldrb	r3, [r3, #0]
 800d1de:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800d1e0:	697b      	ldr	r3, [r7, #20]
 800d1e2:	3302      	adds	r3, #2
 800d1e4:	6879      	ldr	r1, [r7, #4]
 800d1e6:	440b      	add	r3, r1
 800d1e8:	781b      	ldrb	r3, [r3, #0]
 800d1ea:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800d1ec:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800d1ee:	697b      	ldr	r3, [r7, #20]
 800d1f0:	3301      	adds	r3, #1
 800d1f2:	6879      	ldr	r1, [r7, #4]
 800d1f4:	440b      	add	r3, r1
 800d1f6:	781b      	ldrb	r3, [r3, #0]
 800d1f8:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800d1fa:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800d1fc:	6879      	ldr	r1, [r7, #4]
 800d1fe:	697a      	ldr	r2, [r7, #20]
 800d200:	440a      	add	r2, r1
 800d202:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800d204:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800d206:	69bb      	ldr	r3, [r7, #24]
 800d208:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800d20a:	69bb      	ldr	r3, [r7, #24]
 800d20c:	3304      	adds	r3, #4
 800d20e:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800d210:	697b      	ldr	r3, [r7, #20]
 800d212:	3304      	adds	r3, #4
 800d214:	617b      	str	r3, [r7, #20]
 800d216:	68bb      	ldr	r3, [r7, #8]
 800d218:	68db      	ldr	r3, [r3, #12]
 800d21a:	4a06      	ldr	r2, [pc, #24]	@ (800d234 <FDCAN_CopyMessageToRAM+0xf4>)
 800d21c:	5cd3      	ldrb	r3, [r2, r3]
 800d21e:	461a      	mov	r2, r3
 800d220:	697b      	ldr	r3, [r7, #20]
 800d222:	4293      	cmp	r3, r2
 800d224:	d3d6      	bcc.n	800d1d4 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 800d226:	bf00      	nop
 800d228:	bf00      	nop
 800d22a:	3724      	adds	r7, #36	@ 0x24
 800d22c:	46bd      	mov	sp, r7
 800d22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d232:	4770      	bx	lr
 800d234:	080176f8 	.word	0x080176f8

0800d238 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800d238:	b480      	push	{r7}
 800d23a:	b087      	sub	sp, #28
 800d23c:	af00      	add	r7, sp, #0
 800d23e:	6078      	str	r0, [r7, #4]
 800d240:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800d242:	2300      	movs	r3, #0
 800d244:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800d246:	e15a      	b.n	800d4fe <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800d248:	683b      	ldr	r3, [r7, #0]
 800d24a:	681a      	ldr	r2, [r3, #0]
 800d24c:	2101      	movs	r1, #1
 800d24e:	697b      	ldr	r3, [r7, #20]
 800d250:	fa01 f303 	lsl.w	r3, r1, r3
 800d254:	4013      	ands	r3, r2
 800d256:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800d258:	68fb      	ldr	r3, [r7, #12]
 800d25a:	2b00      	cmp	r3, #0
 800d25c:	f000 814c 	beq.w	800d4f8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800d260:	683b      	ldr	r3, [r7, #0]
 800d262:	685b      	ldr	r3, [r3, #4]
 800d264:	f003 0303 	and.w	r3, r3, #3
 800d268:	2b01      	cmp	r3, #1
 800d26a:	d005      	beq.n	800d278 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800d26c:	683b      	ldr	r3, [r7, #0]
 800d26e:	685b      	ldr	r3, [r3, #4]
 800d270:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800d274:	2b02      	cmp	r3, #2
 800d276:	d130      	bne.n	800d2da <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	689b      	ldr	r3, [r3, #8]
 800d27c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800d27e:	697b      	ldr	r3, [r7, #20]
 800d280:	005b      	lsls	r3, r3, #1
 800d282:	2203      	movs	r2, #3
 800d284:	fa02 f303 	lsl.w	r3, r2, r3
 800d288:	43db      	mvns	r3, r3
 800d28a:	693a      	ldr	r2, [r7, #16]
 800d28c:	4013      	ands	r3, r2
 800d28e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800d290:	683b      	ldr	r3, [r7, #0]
 800d292:	68da      	ldr	r2, [r3, #12]
 800d294:	697b      	ldr	r3, [r7, #20]
 800d296:	005b      	lsls	r3, r3, #1
 800d298:	fa02 f303 	lsl.w	r3, r2, r3
 800d29c:	693a      	ldr	r2, [r7, #16]
 800d29e:	4313      	orrs	r3, r2
 800d2a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	693a      	ldr	r2, [r7, #16]
 800d2a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	685b      	ldr	r3, [r3, #4]
 800d2ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800d2ae:	2201      	movs	r2, #1
 800d2b0:	697b      	ldr	r3, [r7, #20]
 800d2b2:	fa02 f303 	lsl.w	r3, r2, r3
 800d2b6:	43db      	mvns	r3, r3
 800d2b8:	693a      	ldr	r2, [r7, #16]
 800d2ba:	4013      	ands	r3, r2
 800d2bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800d2be:	683b      	ldr	r3, [r7, #0]
 800d2c0:	685b      	ldr	r3, [r3, #4]
 800d2c2:	091b      	lsrs	r3, r3, #4
 800d2c4:	f003 0201 	and.w	r2, r3, #1
 800d2c8:	697b      	ldr	r3, [r7, #20]
 800d2ca:	fa02 f303 	lsl.w	r3, r2, r3
 800d2ce:	693a      	ldr	r2, [r7, #16]
 800d2d0:	4313      	orrs	r3, r2
 800d2d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	693a      	ldr	r2, [r7, #16]
 800d2d8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800d2da:	683b      	ldr	r3, [r7, #0]
 800d2dc:	685b      	ldr	r3, [r3, #4]
 800d2de:	f003 0303 	and.w	r3, r3, #3
 800d2e2:	2b03      	cmp	r3, #3
 800d2e4:	d017      	beq.n	800d316 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	68db      	ldr	r3, [r3, #12]
 800d2ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800d2ec:	697b      	ldr	r3, [r7, #20]
 800d2ee:	005b      	lsls	r3, r3, #1
 800d2f0:	2203      	movs	r2, #3
 800d2f2:	fa02 f303 	lsl.w	r3, r2, r3
 800d2f6:	43db      	mvns	r3, r3
 800d2f8:	693a      	ldr	r2, [r7, #16]
 800d2fa:	4013      	ands	r3, r2
 800d2fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800d2fe:	683b      	ldr	r3, [r7, #0]
 800d300:	689a      	ldr	r2, [r3, #8]
 800d302:	697b      	ldr	r3, [r7, #20]
 800d304:	005b      	lsls	r3, r3, #1
 800d306:	fa02 f303 	lsl.w	r3, r2, r3
 800d30a:	693a      	ldr	r2, [r7, #16]
 800d30c:	4313      	orrs	r3, r2
 800d30e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	693a      	ldr	r2, [r7, #16]
 800d314:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800d316:	683b      	ldr	r3, [r7, #0]
 800d318:	685b      	ldr	r3, [r3, #4]
 800d31a:	f003 0303 	and.w	r3, r3, #3
 800d31e:	2b02      	cmp	r3, #2
 800d320:	d123      	bne.n	800d36a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800d322:	697b      	ldr	r3, [r7, #20]
 800d324:	08da      	lsrs	r2, r3, #3
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	3208      	adds	r2, #8
 800d32a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d32e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800d330:	697b      	ldr	r3, [r7, #20]
 800d332:	f003 0307 	and.w	r3, r3, #7
 800d336:	009b      	lsls	r3, r3, #2
 800d338:	220f      	movs	r2, #15
 800d33a:	fa02 f303 	lsl.w	r3, r2, r3
 800d33e:	43db      	mvns	r3, r3
 800d340:	693a      	ldr	r2, [r7, #16]
 800d342:	4013      	ands	r3, r2
 800d344:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800d346:	683b      	ldr	r3, [r7, #0]
 800d348:	691a      	ldr	r2, [r3, #16]
 800d34a:	697b      	ldr	r3, [r7, #20]
 800d34c:	f003 0307 	and.w	r3, r3, #7
 800d350:	009b      	lsls	r3, r3, #2
 800d352:	fa02 f303 	lsl.w	r3, r2, r3
 800d356:	693a      	ldr	r2, [r7, #16]
 800d358:	4313      	orrs	r3, r2
 800d35a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800d35c:	697b      	ldr	r3, [r7, #20]
 800d35e:	08da      	lsrs	r2, r3, #3
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	3208      	adds	r2, #8
 800d364:	6939      	ldr	r1, [r7, #16]
 800d366:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800d370:	697b      	ldr	r3, [r7, #20]
 800d372:	005b      	lsls	r3, r3, #1
 800d374:	2203      	movs	r2, #3
 800d376:	fa02 f303 	lsl.w	r3, r2, r3
 800d37a:	43db      	mvns	r3, r3
 800d37c:	693a      	ldr	r2, [r7, #16]
 800d37e:	4013      	ands	r3, r2
 800d380:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800d382:	683b      	ldr	r3, [r7, #0]
 800d384:	685b      	ldr	r3, [r3, #4]
 800d386:	f003 0203 	and.w	r2, r3, #3
 800d38a:	697b      	ldr	r3, [r7, #20]
 800d38c:	005b      	lsls	r3, r3, #1
 800d38e:	fa02 f303 	lsl.w	r3, r2, r3
 800d392:	693a      	ldr	r2, [r7, #16]
 800d394:	4313      	orrs	r3, r2
 800d396:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	693a      	ldr	r2, [r7, #16]
 800d39c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800d39e:	683b      	ldr	r3, [r7, #0]
 800d3a0:	685b      	ldr	r3, [r3, #4]
 800d3a2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	f000 80a6 	beq.w	800d4f8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800d3ac:	4b5b      	ldr	r3, [pc, #364]	@ (800d51c <HAL_GPIO_Init+0x2e4>)
 800d3ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d3b0:	4a5a      	ldr	r2, [pc, #360]	@ (800d51c <HAL_GPIO_Init+0x2e4>)
 800d3b2:	f043 0301 	orr.w	r3, r3, #1
 800d3b6:	6613      	str	r3, [r2, #96]	@ 0x60
 800d3b8:	4b58      	ldr	r3, [pc, #352]	@ (800d51c <HAL_GPIO_Init+0x2e4>)
 800d3ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d3bc:	f003 0301 	and.w	r3, r3, #1
 800d3c0:	60bb      	str	r3, [r7, #8]
 800d3c2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800d3c4:	4a56      	ldr	r2, [pc, #344]	@ (800d520 <HAL_GPIO_Init+0x2e8>)
 800d3c6:	697b      	ldr	r3, [r7, #20]
 800d3c8:	089b      	lsrs	r3, r3, #2
 800d3ca:	3302      	adds	r3, #2
 800d3cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d3d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800d3d2:	697b      	ldr	r3, [r7, #20]
 800d3d4:	f003 0303 	and.w	r3, r3, #3
 800d3d8:	009b      	lsls	r3, r3, #2
 800d3da:	220f      	movs	r2, #15
 800d3dc:	fa02 f303 	lsl.w	r3, r2, r3
 800d3e0:	43db      	mvns	r3, r3
 800d3e2:	693a      	ldr	r2, [r7, #16]
 800d3e4:	4013      	ands	r3, r2
 800d3e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800d3ee:	d01f      	beq.n	800d430 <HAL_GPIO_Init+0x1f8>
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	4a4c      	ldr	r2, [pc, #304]	@ (800d524 <HAL_GPIO_Init+0x2ec>)
 800d3f4:	4293      	cmp	r3, r2
 800d3f6:	d019      	beq.n	800d42c <HAL_GPIO_Init+0x1f4>
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	4a4b      	ldr	r2, [pc, #300]	@ (800d528 <HAL_GPIO_Init+0x2f0>)
 800d3fc:	4293      	cmp	r3, r2
 800d3fe:	d013      	beq.n	800d428 <HAL_GPIO_Init+0x1f0>
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	4a4a      	ldr	r2, [pc, #296]	@ (800d52c <HAL_GPIO_Init+0x2f4>)
 800d404:	4293      	cmp	r3, r2
 800d406:	d00d      	beq.n	800d424 <HAL_GPIO_Init+0x1ec>
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	4a49      	ldr	r2, [pc, #292]	@ (800d530 <HAL_GPIO_Init+0x2f8>)
 800d40c:	4293      	cmp	r3, r2
 800d40e:	d007      	beq.n	800d420 <HAL_GPIO_Init+0x1e8>
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	4a48      	ldr	r2, [pc, #288]	@ (800d534 <HAL_GPIO_Init+0x2fc>)
 800d414:	4293      	cmp	r3, r2
 800d416:	d101      	bne.n	800d41c <HAL_GPIO_Init+0x1e4>
 800d418:	2305      	movs	r3, #5
 800d41a:	e00a      	b.n	800d432 <HAL_GPIO_Init+0x1fa>
 800d41c:	2306      	movs	r3, #6
 800d41e:	e008      	b.n	800d432 <HAL_GPIO_Init+0x1fa>
 800d420:	2304      	movs	r3, #4
 800d422:	e006      	b.n	800d432 <HAL_GPIO_Init+0x1fa>
 800d424:	2303      	movs	r3, #3
 800d426:	e004      	b.n	800d432 <HAL_GPIO_Init+0x1fa>
 800d428:	2302      	movs	r3, #2
 800d42a:	e002      	b.n	800d432 <HAL_GPIO_Init+0x1fa>
 800d42c:	2301      	movs	r3, #1
 800d42e:	e000      	b.n	800d432 <HAL_GPIO_Init+0x1fa>
 800d430:	2300      	movs	r3, #0
 800d432:	697a      	ldr	r2, [r7, #20]
 800d434:	f002 0203 	and.w	r2, r2, #3
 800d438:	0092      	lsls	r2, r2, #2
 800d43a:	4093      	lsls	r3, r2
 800d43c:	693a      	ldr	r2, [r7, #16]
 800d43e:	4313      	orrs	r3, r2
 800d440:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800d442:	4937      	ldr	r1, [pc, #220]	@ (800d520 <HAL_GPIO_Init+0x2e8>)
 800d444:	697b      	ldr	r3, [r7, #20]
 800d446:	089b      	lsrs	r3, r3, #2
 800d448:	3302      	adds	r3, #2
 800d44a:	693a      	ldr	r2, [r7, #16]
 800d44c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800d450:	4b39      	ldr	r3, [pc, #228]	@ (800d538 <HAL_GPIO_Init+0x300>)
 800d452:	689b      	ldr	r3, [r3, #8]
 800d454:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	43db      	mvns	r3, r3
 800d45a:	693a      	ldr	r2, [r7, #16]
 800d45c:	4013      	ands	r3, r2
 800d45e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800d460:	683b      	ldr	r3, [r7, #0]
 800d462:	685b      	ldr	r3, [r3, #4]
 800d464:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d003      	beq.n	800d474 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800d46c:	693a      	ldr	r2, [r7, #16]
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	4313      	orrs	r3, r2
 800d472:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800d474:	4a30      	ldr	r2, [pc, #192]	@ (800d538 <HAL_GPIO_Init+0x300>)
 800d476:	693b      	ldr	r3, [r7, #16]
 800d478:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800d47a:	4b2f      	ldr	r3, [pc, #188]	@ (800d538 <HAL_GPIO_Init+0x300>)
 800d47c:	68db      	ldr	r3, [r3, #12]
 800d47e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	43db      	mvns	r3, r3
 800d484:	693a      	ldr	r2, [r7, #16]
 800d486:	4013      	ands	r3, r2
 800d488:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800d48a:	683b      	ldr	r3, [r7, #0]
 800d48c:	685b      	ldr	r3, [r3, #4]
 800d48e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800d492:	2b00      	cmp	r3, #0
 800d494:	d003      	beq.n	800d49e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800d496:	693a      	ldr	r2, [r7, #16]
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	4313      	orrs	r3, r2
 800d49c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800d49e:	4a26      	ldr	r2, [pc, #152]	@ (800d538 <HAL_GPIO_Init+0x300>)
 800d4a0:	693b      	ldr	r3, [r7, #16]
 800d4a2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800d4a4:	4b24      	ldr	r3, [pc, #144]	@ (800d538 <HAL_GPIO_Init+0x300>)
 800d4a6:	685b      	ldr	r3, [r3, #4]
 800d4a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	43db      	mvns	r3, r3
 800d4ae:	693a      	ldr	r2, [r7, #16]
 800d4b0:	4013      	ands	r3, r2
 800d4b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800d4b4:	683b      	ldr	r3, [r7, #0]
 800d4b6:	685b      	ldr	r3, [r3, #4]
 800d4b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d003      	beq.n	800d4c8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800d4c0:	693a      	ldr	r2, [r7, #16]
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	4313      	orrs	r3, r2
 800d4c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800d4c8:	4a1b      	ldr	r2, [pc, #108]	@ (800d538 <HAL_GPIO_Init+0x300>)
 800d4ca:	693b      	ldr	r3, [r7, #16]
 800d4cc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800d4ce:	4b1a      	ldr	r3, [pc, #104]	@ (800d538 <HAL_GPIO_Init+0x300>)
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	43db      	mvns	r3, r3
 800d4d8:	693a      	ldr	r2, [r7, #16]
 800d4da:	4013      	ands	r3, r2
 800d4dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800d4de:	683b      	ldr	r3, [r7, #0]
 800d4e0:	685b      	ldr	r3, [r3, #4]
 800d4e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d003      	beq.n	800d4f2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800d4ea:	693a      	ldr	r2, [r7, #16]
 800d4ec:	68fb      	ldr	r3, [r7, #12]
 800d4ee:	4313      	orrs	r3, r2
 800d4f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800d4f2:	4a11      	ldr	r2, [pc, #68]	@ (800d538 <HAL_GPIO_Init+0x300>)
 800d4f4:	693b      	ldr	r3, [r7, #16]
 800d4f6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800d4f8:	697b      	ldr	r3, [r7, #20]
 800d4fa:	3301      	adds	r3, #1
 800d4fc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800d4fe:	683b      	ldr	r3, [r7, #0]
 800d500:	681a      	ldr	r2, [r3, #0]
 800d502:	697b      	ldr	r3, [r7, #20]
 800d504:	fa22 f303 	lsr.w	r3, r2, r3
 800d508:	2b00      	cmp	r3, #0
 800d50a:	f47f ae9d 	bne.w	800d248 <HAL_GPIO_Init+0x10>
  }
}
 800d50e:	bf00      	nop
 800d510:	bf00      	nop
 800d512:	371c      	adds	r7, #28
 800d514:	46bd      	mov	sp, r7
 800d516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d51a:	4770      	bx	lr
 800d51c:	40021000 	.word	0x40021000
 800d520:	40010000 	.word	0x40010000
 800d524:	48000400 	.word	0x48000400
 800d528:	48000800 	.word	0x48000800
 800d52c:	48000c00 	.word	0x48000c00
 800d530:	48001000 	.word	0x48001000
 800d534:	48001400 	.word	0x48001400
 800d538:	40010400 	.word	0x40010400

0800d53c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800d53c:	b480      	push	{r7}
 800d53e:	b087      	sub	sp, #28
 800d540:	af00      	add	r7, sp, #0
 800d542:	6078      	str	r0, [r7, #4]
 800d544:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800d546:	2300      	movs	r3, #0
 800d548:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 800d54a:	e0bd      	b.n	800d6c8 <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 800d54c:	2201      	movs	r2, #1
 800d54e:	697b      	ldr	r3, [r7, #20]
 800d550:	fa02 f303 	lsl.w	r3, r2, r3
 800d554:	683a      	ldr	r2, [r7, #0]
 800d556:	4013      	ands	r3, r2
 800d558:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800d55a:	693b      	ldr	r3, [r7, #16]
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	f000 80b0 	beq.w	800d6c2 <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 800d562:	4a60      	ldr	r2, [pc, #384]	@ (800d6e4 <HAL_GPIO_DeInit+0x1a8>)
 800d564:	697b      	ldr	r3, [r7, #20]
 800d566:	089b      	lsrs	r3, r3, #2
 800d568:	3302      	adds	r3, #2
 800d56a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d56e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 800d570:	697b      	ldr	r3, [r7, #20]
 800d572:	f003 0303 	and.w	r3, r3, #3
 800d576:	009b      	lsls	r3, r3, #2
 800d578:	220f      	movs	r2, #15
 800d57a:	fa02 f303 	lsl.w	r3, r2, r3
 800d57e:	68fa      	ldr	r2, [r7, #12]
 800d580:	4013      	ands	r3, r2
 800d582:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800d58a:	d01f      	beq.n	800d5cc <HAL_GPIO_DeInit+0x90>
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	4a56      	ldr	r2, [pc, #344]	@ (800d6e8 <HAL_GPIO_DeInit+0x1ac>)
 800d590:	4293      	cmp	r3, r2
 800d592:	d019      	beq.n	800d5c8 <HAL_GPIO_DeInit+0x8c>
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	4a55      	ldr	r2, [pc, #340]	@ (800d6ec <HAL_GPIO_DeInit+0x1b0>)
 800d598:	4293      	cmp	r3, r2
 800d59a:	d013      	beq.n	800d5c4 <HAL_GPIO_DeInit+0x88>
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	4a54      	ldr	r2, [pc, #336]	@ (800d6f0 <HAL_GPIO_DeInit+0x1b4>)
 800d5a0:	4293      	cmp	r3, r2
 800d5a2:	d00d      	beq.n	800d5c0 <HAL_GPIO_DeInit+0x84>
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	4a53      	ldr	r2, [pc, #332]	@ (800d6f4 <HAL_GPIO_DeInit+0x1b8>)
 800d5a8:	4293      	cmp	r3, r2
 800d5aa:	d007      	beq.n	800d5bc <HAL_GPIO_DeInit+0x80>
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	4a52      	ldr	r2, [pc, #328]	@ (800d6f8 <HAL_GPIO_DeInit+0x1bc>)
 800d5b0:	4293      	cmp	r3, r2
 800d5b2:	d101      	bne.n	800d5b8 <HAL_GPIO_DeInit+0x7c>
 800d5b4:	2305      	movs	r3, #5
 800d5b6:	e00a      	b.n	800d5ce <HAL_GPIO_DeInit+0x92>
 800d5b8:	2306      	movs	r3, #6
 800d5ba:	e008      	b.n	800d5ce <HAL_GPIO_DeInit+0x92>
 800d5bc:	2304      	movs	r3, #4
 800d5be:	e006      	b.n	800d5ce <HAL_GPIO_DeInit+0x92>
 800d5c0:	2303      	movs	r3, #3
 800d5c2:	e004      	b.n	800d5ce <HAL_GPIO_DeInit+0x92>
 800d5c4:	2302      	movs	r3, #2
 800d5c6:	e002      	b.n	800d5ce <HAL_GPIO_DeInit+0x92>
 800d5c8:	2301      	movs	r3, #1
 800d5ca:	e000      	b.n	800d5ce <HAL_GPIO_DeInit+0x92>
 800d5cc:	2300      	movs	r3, #0
 800d5ce:	697a      	ldr	r2, [r7, #20]
 800d5d0:	f002 0203 	and.w	r2, r2, #3
 800d5d4:	0092      	lsls	r2, r2, #2
 800d5d6:	4093      	lsls	r3, r2
 800d5d8:	68fa      	ldr	r2, [r7, #12]
 800d5da:	429a      	cmp	r2, r3
 800d5dc:	d132      	bne.n	800d644 <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800d5de:	4b47      	ldr	r3, [pc, #284]	@ (800d6fc <HAL_GPIO_DeInit+0x1c0>)
 800d5e0:	681a      	ldr	r2, [r3, #0]
 800d5e2:	693b      	ldr	r3, [r7, #16]
 800d5e4:	43db      	mvns	r3, r3
 800d5e6:	4945      	ldr	r1, [pc, #276]	@ (800d6fc <HAL_GPIO_DeInit+0x1c0>)
 800d5e8:	4013      	ands	r3, r2
 800d5ea:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800d5ec:	4b43      	ldr	r3, [pc, #268]	@ (800d6fc <HAL_GPIO_DeInit+0x1c0>)
 800d5ee:	685a      	ldr	r2, [r3, #4]
 800d5f0:	693b      	ldr	r3, [r7, #16]
 800d5f2:	43db      	mvns	r3, r3
 800d5f4:	4941      	ldr	r1, [pc, #260]	@ (800d6fc <HAL_GPIO_DeInit+0x1c0>)
 800d5f6:	4013      	ands	r3, r2
 800d5f8:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800d5fa:	4b40      	ldr	r3, [pc, #256]	@ (800d6fc <HAL_GPIO_DeInit+0x1c0>)
 800d5fc:	68da      	ldr	r2, [r3, #12]
 800d5fe:	693b      	ldr	r3, [r7, #16]
 800d600:	43db      	mvns	r3, r3
 800d602:	493e      	ldr	r1, [pc, #248]	@ (800d6fc <HAL_GPIO_DeInit+0x1c0>)
 800d604:	4013      	ands	r3, r2
 800d606:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 800d608:	4b3c      	ldr	r3, [pc, #240]	@ (800d6fc <HAL_GPIO_DeInit+0x1c0>)
 800d60a:	689a      	ldr	r2, [r3, #8]
 800d60c:	693b      	ldr	r3, [r7, #16]
 800d60e:	43db      	mvns	r3, r3
 800d610:	493a      	ldr	r1, [pc, #232]	@ (800d6fc <HAL_GPIO_DeInit+0x1c0>)
 800d612:	4013      	ands	r3, r2
 800d614:	608b      	str	r3, [r1, #8]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800d616:	697b      	ldr	r3, [r7, #20]
 800d618:	f003 0303 	and.w	r3, r3, #3
 800d61c:	009b      	lsls	r3, r3, #2
 800d61e:	220f      	movs	r2, #15
 800d620:	fa02 f303 	lsl.w	r3, r2, r3
 800d624:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800d626:	4a2f      	ldr	r2, [pc, #188]	@ (800d6e4 <HAL_GPIO_DeInit+0x1a8>)
 800d628:	697b      	ldr	r3, [r7, #20]
 800d62a:	089b      	lsrs	r3, r3, #2
 800d62c:	3302      	adds	r3, #2
 800d62e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	43da      	mvns	r2, r3
 800d636:	482b      	ldr	r0, [pc, #172]	@ (800d6e4 <HAL_GPIO_DeInit+0x1a8>)
 800d638:	697b      	ldr	r3, [r7, #20]
 800d63a:	089b      	lsrs	r3, r3, #2
 800d63c:	400a      	ands	r2, r1
 800d63e:	3302      	adds	r3, #2
 800d640:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	681a      	ldr	r2, [r3, #0]
 800d648:	697b      	ldr	r3, [r7, #20]
 800d64a:	005b      	lsls	r3, r3, #1
 800d64c:	2103      	movs	r1, #3
 800d64e:	fa01 f303 	lsl.w	r3, r1, r3
 800d652:	431a      	orrs	r2, r3
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 800d658:	697b      	ldr	r3, [r7, #20]
 800d65a:	08da      	lsrs	r2, r3, #3
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	3208      	adds	r2, #8
 800d660:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d664:	697b      	ldr	r3, [r7, #20]
 800d666:	f003 0307 	and.w	r3, r3, #7
 800d66a:	009b      	lsls	r3, r3, #2
 800d66c:	220f      	movs	r2, #15
 800d66e:	fa02 f303 	lsl.w	r3, r2, r3
 800d672:	43db      	mvns	r3, r3
 800d674:	697a      	ldr	r2, [r7, #20]
 800d676:	08d2      	lsrs	r2, r2, #3
 800d678:	4019      	ands	r1, r3
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	3208      	adds	r2, #8
 800d67e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	68da      	ldr	r2, [r3, #12]
 800d686:	697b      	ldr	r3, [r7, #20]
 800d688:	005b      	lsls	r3, r3, #1
 800d68a:	2103      	movs	r1, #3
 800d68c:	fa01 f303 	lsl.w	r3, r1, r3
 800d690:	43db      	mvns	r3, r3
 800d692:	401a      	ands	r2, r3
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	685a      	ldr	r2, [r3, #4]
 800d69c:	2101      	movs	r1, #1
 800d69e:	697b      	ldr	r3, [r7, #20]
 800d6a0:	fa01 f303 	lsl.w	r3, r1, r3
 800d6a4:	43db      	mvns	r3, r3
 800d6a6:	401a      	ands	r2, r3
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	689a      	ldr	r2, [r3, #8]
 800d6b0:	697b      	ldr	r3, [r7, #20]
 800d6b2:	005b      	lsls	r3, r3, #1
 800d6b4:	2103      	movs	r1, #3
 800d6b6:	fa01 f303 	lsl.w	r3, r1, r3
 800d6ba:	43db      	mvns	r3, r3
 800d6bc:	401a      	ands	r2, r3
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	609a      	str	r2, [r3, #8]
    }

    position++;
 800d6c2:	697b      	ldr	r3, [r7, #20]
 800d6c4:	3301      	adds	r3, #1
 800d6c6:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 800d6c8:	683a      	ldr	r2, [r7, #0]
 800d6ca:	697b      	ldr	r3, [r7, #20]
 800d6cc:	fa22 f303 	lsr.w	r3, r2, r3
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	f47f af3b 	bne.w	800d54c <HAL_GPIO_DeInit+0x10>
  }
}
 800d6d6:	bf00      	nop
 800d6d8:	bf00      	nop
 800d6da:	371c      	adds	r7, #28
 800d6dc:	46bd      	mov	sp, r7
 800d6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6e2:	4770      	bx	lr
 800d6e4:	40010000 	.word	0x40010000
 800d6e8:	48000400 	.word	0x48000400
 800d6ec:	48000800 	.word	0x48000800
 800d6f0:	48000c00 	.word	0x48000c00
 800d6f4:	48001000 	.word	0x48001000
 800d6f8:	48001400 	.word	0x48001400
 800d6fc:	40010400 	.word	0x40010400

0800d700 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800d700:	b480      	push	{r7}
 800d702:	b085      	sub	sp, #20
 800d704:	af00      	add	r7, sp, #0
 800d706:	6078      	str	r0, [r7, #4]
 800d708:	460b      	mov	r3, r1
 800d70a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	691a      	ldr	r2, [r3, #16]
 800d710:	887b      	ldrh	r3, [r7, #2]
 800d712:	4013      	ands	r3, r2
 800d714:	2b00      	cmp	r3, #0
 800d716:	d002      	beq.n	800d71e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800d718:	2301      	movs	r3, #1
 800d71a:	73fb      	strb	r3, [r7, #15]
 800d71c:	e001      	b.n	800d722 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800d71e:	2300      	movs	r3, #0
 800d720:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800d722:	7bfb      	ldrb	r3, [r7, #15]
}
 800d724:	4618      	mov	r0, r3
 800d726:	3714      	adds	r7, #20
 800d728:	46bd      	mov	sp, r7
 800d72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d72e:	4770      	bx	lr

0800d730 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800d730:	b480      	push	{r7}
 800d732:	b083      	sub	sp, #12
 800d734:	af00      	add	r7, sp, #0
 800d736:	6078      	str	r0, [r7, #4]
 800d738:	460b      	mov	r3, r1
 800d73a:	807b      	strh	r3, [r7, #2]
 800d73c:	4613      	mov	r3, r2
 800d73e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800d740:	787b      	ldrb	r3, [r7, #1]
 800d742:	2b00      	cmp	r3, #0
 800d744:	d003      	beq.n	800d74e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800d746:	887a      	ldrh	r2, [r7, #2]
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800d74c:	e002      	b.n	800d754 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800d74e:	887a      	ldrh	r2, [r7, #2]
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800d754:	bf00      	nop
 800d756:	370c      	adds	r7, #12
 800d758:	46bd      	mov	sp, r7
 800d75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d75e:	4770      	bx	lr

0800d760 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800d760:	b580      	push	{r7, lr}
 800d762:	b082      	sub	sp, #8
 800d764:	af00      	add	r7, sp, #0
 800d766:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d101      	bne.n	800d772 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800d76e:	2301      	movs	r3, #1
 800d770:	e08d      	b.n	800d88e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d778:	b2db      	uxtb	r3, r3
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d106      	bne.n	800d78c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	2200      	movs	r2, #0
 800d782:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800d786:	6878      	ldr	r0, [r7, #4]
 800d788:	f7fc fe88 	bl	800a49c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	2224      	movs	r2, #36	@ 0x24
 800d790:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	681a      	ldr	r2, [r3, #0]
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	f022 0201 	bic.w	r2, r2, #1
 800d7a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	685a      	ldr	r2, [r3, #4]
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	681b      	ldr	r3, [r3, #0]
 800d7ac:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800d7b0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	689a      	ldr	r2, [r3, #8]
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d7c0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	68db      	ldr	r3, [r3, #12]
 800d7c6:	2b01      	cmp	r3, #1
 800d7c8:	d107      	bne.n	800d7da <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	689a      	ldr	r2, [r3, #8]
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d7d6:	609a      	str	r2, [r3, #8]
 800d7d8:	e006      	b.n	800d7e8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	689a      	ldr	r2, [r3, #8]
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800d7e6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	68db      	ldr	r3, [r3, #12]
 800d7ec:	2b02      	cmp	r3, #2
 800d7ee:	d108      	bne.n	800d802 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	685a      	ldr	r2, [r3, #4]
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	681b      	ldr	r3, [r3, #0]
 800d7fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d7fe:	605a      	str	r2, [r3, #4]
 800d800:	e007      	b.n	800d812 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	685a      	ldr	r2, [r3, #4]
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800d810:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	685b      	ldr	r3, [r3, #4]
 800d818:	687a      	ldr	r2, [r7, #4]
 800d81a:	6812      	ldr	r2, [r2, #0]
 800d81c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800d820:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d824:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	68da      	ldr	r2, [r3, #12]
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d834:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	691a      	ldr	r2, [r3, #16]
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	695b      	ldr	r3, [r3, #20]
 800d83e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	699b      	ldr	r3, [r3, #24]
 800d846:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	430a      	orrs	r2, r1
 800d84e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	69d9      	ldr	r1, [r3, #28]
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	6a1a      	ldr	r2, [r3, #32]
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	430a      	orrs	r2, r1
 800d85e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	681a      	ldr	r2, [r3, #0]
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	f042 0201 	orr.w	r2, r2, #1
 800d86e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	2200      	movs	r2, #0
 800d874:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	2220      	movs	r2, #32
 800d87a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	2200      	movs	r2, #0
 800d882:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	2200      	movs	r2, #0
 800d888:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800d88c:	2300      	movs	r3, #0
}
 800d88e:	4618      	mov	r0, r3
 800d890:	3708      	adds	r7, #8
 800d892:	46bd      	mov	sp, r7
 800d894:	bd80      	pop	{r7, pc}

0800d896 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800d896:	b480      	push	{r7}
 800d898:	b083      	sub	sp, #12
 800d89a:	af00      	add	r7, sp, #0
 800d89c:	6078      	str	r0, [r7, #4]
 800d89e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d8a6:	b2db      	uxtb	r3, r3
 800d8a8:	2b20      	cmp	r3, #32
 800d8aa:	d138      	bne.n	800d91e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d8b2:	2b01      	cmp	r3, #1
 800d8b4:	d101      	bne.n	800d8ba <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800d8b6:	2302      	movs	r3, #2
 800d8b8:	e032      	b.n	800d920 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	2201      	movs	r2, #1
 800d8be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	2224      	movs	r2, #36	@ 0x24
 800d8c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	681a      	ldr	r2, [r3, #0]
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	f022 0201 	bic.w	r2, r2, #1
 800d8d8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	681a      	ldr	r2, [r3, #0]
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800d8e8:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	6819      	ldr	r1, [r3, #0]
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	681b      	ldr	r3, [r3, #0]
 800d8f4:	683a      	ldr	r2, [r7, #0]
 800d8f6:	430a      	orrs	r2, r1
 800d8f8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	681b      	ldr	r3, [r3, #0]
 800d8fe:	681a      	ldr	r2, [r3, #0]
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	681b      	ldr	r3, [r3, #0]
 800d904:	f042 0201 	orr.w	r2, r2, #1
 800d908:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	2220      	movs	r2, #32
 800d90e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	2200      	movs	r2, #0
 800d916:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800d91a:	2300      	movs	r3, #0
 800d91c:	e000      	b.n	800d920 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800d91e:	2302      	movs	r3, #2
  }
}
 800d920:	4618      	mov	r0, r3
 800d922:	370c      	adds	r7, #12
 800d924:	46bd      	mov	sp, r7
 800d926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d92a:	4770      	bx	lr

0800d92c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800d92c:	b480      	push	{r7}
 800d92e:	b085      	sub	sp, #20
 800d930:	af00      	add	r7, sp, #0
 800d932:	6078      	str	r0, [r7, #4]
 800d934:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d93c:	b2db      	uxtb	r3, r3
 800d93e:	2b20      	cmp	r3, #32
 800d940:	d139      	bne.n	800d9b6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d948:	2b01      	cmp	r3, #1
 800d94a:	d101      	bne.n	800d950 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800d94c:	2302      	movs	r3, #2
 800d94e:	e033      	b.n	800d9b8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	2201      	movs	r2, #1
 800d954:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	2224      	movs	r2, #36	@ 0x24
 800d95c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	681a      	ldr	r2, [r3, #0]
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	681b      	ldr	r3, [r3, #0]
 800d96a:	f022 0201 	bic.w	r2, r2, #1
 800d96e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	681b      	ldr	r3, [r3, #0]
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800d97e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800d980:	683b      	ldr	r3, [r7, #0]
 800d982:	021b      	lsls	r3, r3, #8
 800d984:	68fa      	ldr	r2, [r7, #12]
 800d986:	4313      	orrs	r3, r2
 800d988:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	68fa      	ldr	r2, [r7, #12]
 800d990:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	681a      	ldr	r2, [r3, #0]
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	681b      	ldr	r3, [r3, #0]
 800d99c:	f042 0201 	orr.w	r2, r2, #1
 800d9a0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	2220      	movs	r2, #32
 800d9a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	2200      	movs	r2, #0
 800d9ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800d9b2:	2300      	movs	r3, #0
 800d9b4:	e000      	b.n	800d9b8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800d9b6:	2302      	movs	r3, #2
  }
}
 800d9b8:	4618      	mov	r0, r3
 800d9ba:	3714      	adds	r7, #20
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9c2:	4770      	bx	lr

0800d9c4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800d9c4:	b480      	push	{r7}
 800d9c6:	b085      	sub	sp, #20
 800d9c8:	af00      	add	r7, sp, #0
 800d9ca:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d141      	bne.n	800da56 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800d9d2:	4b4b      	ldr	r3, [pc, #300]	@ (800db00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d9d4:	681b      	ldr	r3, [r3, #0]
 800d9d6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d9da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d9de:	d131      	bne.n	800da44 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d9e0:	4b47      	ldr	r3, [pc, #284]	@ (800db00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d9e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d9e6:	4a46      	ldr	r2, [pc, #280]	@ (800db00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d9e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d9ec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800d9f0:	4b43      	ldr	r3, [pc, #268]	@ (800db00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d9f8:	4a41      	ldr	r2, [pc, #260]	@ (800db00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d9fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d9fe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800da00:	4b40      	ldr	r3, [pc, #256]	@ (800db04 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	2232      	movs	r2, #50	@ 0x32
 800da06:	fb02 f303 	mul.w	r3, r2, r3
 800da0a:	4a3f      	ldr	r2, [pc, #252]	@ (800db08 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800da0c:	fba2 2303 	umull	r2, r3, r2, r3
 800da10:	0c9b      	lsrs	r3, r3, #18
 800da12:	3301      	adds	r3, #1
 800da14:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800da16:	e002      	b.n	800da1e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800da18:	68fb      	ldr	r3, [r7, #12]
 800da1a:	3b01      	subs	r3, #1
 800da1c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800da1e:	4b38      	ldr	r3, [pc, #224]	@ (800db00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800da20:	695b      	ldr	r3, [r3, #20]
 800da22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800da26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800da2a:	d102      	bne.n	800da32 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800da2c:	68fb      	ldr	r3, [r7, #12]
 800da2e:	2b00      	cmp	r3, #0
 800da30:	d1f2      	bne.n	800da18 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800da32:	4b33      	ldr	r3, [pc, #204]	@ (800db00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800da34:	695b      	ldr	r3, [r3, #20]
 800da36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800da3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800da3e:	d158      	bne.n	800daf2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800da40:	2303      	movs	r3, #3
 800da42:	e057      	b.n	800daf4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800da44:	4b2e      	ldr	r3, [pc, #184]	@ (800db00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800da46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800da4a:	4a2d      	ldr	r2, [pc, #180]	@ (800db00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800da4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800da50:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800da54:	e04d      	b.n	800daf2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800da5c:	d141      	bne.n	800dae2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800da5e:	4b28      	ldr	r3, [pc, #160]	@ (800db00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800da66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800da6a:	d131      	bne.n	800dad0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800da6c:	4b24      	ldr	r3, [pc, #144]	@ (800db00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800da6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800da72:	4a23      	ldr	r2, [pc, #140]	@ (800db00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800da74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800da78:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800da7c:	4b20      	ldr	r3, [pc, #128]	@ (800db00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800da84:	4a1e      	ldr	r2, [pc, #120]	@ (800db00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800da86:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800da8a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800da8c:	4b1d      	ldr	r3, [pc, #116]	@ (800db04 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	2232      	movs	r2, #50	@ 0x32
 800da92:	fb02 f303 	mul.w	r3, r2, r3
 800da96:	4a1c      	ldr	r2, [pc, #112]	@ (800db08 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800da98:	fba2 2303 	umull	r2, r3, r2, r3
 800da9c:	0c9b      	lsrs	r3, r3, #18
 800da9e:	3301      	adds	r3, #1
 800daa0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800daa2:	e002      	b.n	800daaa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800daa4:	68fb      	ldr	r3, [r7, #12]
 800daa6:	3b01      	subs	r3, #1
 800daa8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800daaa:	4b15      	ldr	r3, [pc, #84]	@ (800db00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800daac:	695b      	ldr	r3, [r3, #20]
 800daae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dab2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dab6:	d102      	bne.n	800dabe <HAL_PWREx_ControlVoltageScaling+0xfa>
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	2b00      	cmp	r3, #0
 800dabc:	d1f2      	bne.n	800daa4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800dabe:	4b10      	ldr	r3, [pc, #64]	@ (800db00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dac0:	695b      	ldr	r3, [r3, #20]
 800dac2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dac6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800daca:	d112      	bne.n	800daf2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800dacc:	2303      	movs	r3, #3
 800dace:	e011      	b.n	800daf4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800dad0:	4b0b      	ldr	r3, [pc, #44]	@ (800db00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dad2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dad6:	4a0a      	ldr	r2, [pc, #40]	@ (800db00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dad8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dadc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800dae0:	e007      	b.n	800daf2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800dae2:	4b07      	ldr	r3, [pc, #28]	@ (800db00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800daea:	4a05      	ldr	r2, [pc, #20]	@ (800db00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800daec:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800daf0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800daf2:	2300      	movs	r3, #0
}
 800daf4:	4618      	mov	r0, r3
 800daf6:	3714      	adds	r7, #20
 800daf8:	46bd      	mov	sp, r7
 800dafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dafe:	4770      	bx	lr
 800db00:	40007000 	.word	0x40007000
 800db04:	2000004c 	.word	0x2000004c
 800db08:	431bde83 	.word	0x431bde83

0800db0c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800db0c:	b480      	push	{r7}
 800db0e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800db10:	4b05      	ldr	r3, [pc, #20]	@ (800db28 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800db12:	689b      	ldr	r3, [r3, #8]
 800db14:	4a04      	ldr	r2, [pc, #16]	@ (800db28 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800db16:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800db1a:	6093      	str	r3, [r2, #8]
}
 800db1c:	bf00      	nop
 800db1e:	46bd      	mov	sp, r7
 800db20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db24:	4770      	bx	lr
 800db26:	bf00      	nop
 800db28:	40007000 	.word	0x40007000

0800db2c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800db2c:	b580      	push	{r7, lr}
 800db2e:	b088      	sub	sp, #32
 800db30:	af00      	add	r7, sp, #0
 800db32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	2b00      	cmp	r3, #0
 800db38:	d101      	bne.n	800db3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800db3a:	2301      	movs	r3, #1
 800db3c:	e2fe      	b.n	800e13c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	f003 0301 	and.w	r3, r3, #1
 800db46:	2b00      	cmp	r3, #0
 800db48:	d075      	beq.n	800dc36 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800db4a:	4b97      	ldr	r3, [pc, #604]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800db4c:	689b      	ldr	r3, [r3, #8]
 800db4e:	f003 030c 	and.w	r3, r3, #12
 800db52:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800db54:	4b94      	ldr	r3, [pc, #592]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800db56:	68db      	ldr	r3, [r3, #12]
 800db58:	f003 0303 	and.w	r3, r3, #3
 800db5c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800db5e:	69bb      	ldr	r3, [r7, #24]
 800db60:	2b0c      	cmp	r3, #12
 800db62:	d102      	bne.n	800db6a <HAL_RCC_OscConfig+0x3e>
 800db64:	697b      	ldr	r3, [r7, #20]
 800db66:	2b03      	cmp	r3, #3
 800db68:	d002      	beq.n	800db70 <HAL_RCC_OscConfig+0x44>
 800db6a:	69bb      	ldr	r3, [r7, #24]
 800db6c:	2b08      	cmp	r3, #8
 800db6e:	d10b      	bne.n	800db88 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800db70:	4b8d      	ldr	r3, [pc, #564]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d05b      	beq.n	800dc34 <HAL_RCC_OscConfig+0x108>
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	685b      	ldr	r3, [r3, #4]
 800db80:	2b00      	cmp	r3, #0
 800db82:	d157      	bne.n	800dc34 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800db84:	2301      	movs	r3, #1
 800db86:	e2d9      	b.n	800e13c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	685b      	ldr	r3, [r3, #4]
 800db8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800db90:	d106      	bne.n	800dba0 <HAL_RCC_OscConfig+0x74>
 800db92:	4b85      	ldr	r3, [pc, #532]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	4a84      	ldr	r2, [pc, #528]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800db98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800db9c:	6013      	str	r3, [r2, #0]
 800db9e:	e01d      	b.n	800dbdc <HAL_RCC_OscConfig+0xb0>
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	685b      	ldr	r3, [r3, #4]
 800dba4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800dba8:	d10c      	bne.n	800dbc4 <HAL_RCC_OscConfig+0x98>
 800dbaa:	4b7f      	ldr	r3, [pc, #508]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800dbac:	681b      	ldr	r3, [r3, #0]
 800dbae:	4a7e      	ldr	r2, [pc, #504]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800dbb0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800dbb4:	6013      	str	r3, [r2, #0]
 800dbb6:	4b7c      	ldr	r3, [pc, #496]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800dbb8:	681b      	ldr	r3, [r3, #0]
 800dbba:	4a7b      	ldr	r2, [pc, #492]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800dbbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800dbc0:	6013      	str	r3, [r2, #0]
 800dbc2:	e00b      	b.n	800dbdc <HAL_RCC_OscConfig+0xb0>
 800dbc4:	4b78      	ldr	r3, [pc, #480]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800dbc6:	681b      	ldr	r3, [r3, #0]
 800dbc8:	4a77      	ldr	r2, [pc, #476]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800dbca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800dbce:	6013      	str	r3, [r2, #0]
 800dbd0:	4b75      	ldr	r3, [pc, #468]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	4a74      	ldr	r2, [pc, #464]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800dbd6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800dbda:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	685b      	ldr	r3, [r3, #4]
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d013      	beq.n	800dc0c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dbe4:	f7fc ffee 	bl	800abc4 <HAL_GetTick>
 800dbe8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800dbea:	e008      	b.n	800dbfe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800dbec:	f7fc ffea 	bl	800abc4 <HAL_GetTick>
 800dbf0:	4602      	mov	r2, r0
 800dbf2:	693b      	ldr	r3, [r7, #16]
 800dbf4:	1ad3      	subs	r3, r2, r3
 800dbf6:	2b64      	cmp	r3, #100	@ 0x64
 800dbf8:	d901      	bls.n	800dbfe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800dbfa:	2303      	movs	r3, #3
 800dbfc:	e29e      	b.n	800e13c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800dbfe:	4b6a      	ldr	r3, [pc, #424]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d0f0      	beq.n	800dbec <HAL_RCC_OscConfig+0xc0>
 800dc0a:	e014      	b.n	800dc36 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dc0c:	f7fc ffda 	bl	800abc4 <HAL_GetTick>
 800dc10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800dc12:	e008      	b.n	800dc26 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800dc14:	f7fc ffd6 	bl	800abc4 <HAL_GetTick>
 800dc18:	4602      	mov	r2, r0
 800dc1a:	693b      	ldr	r3, [r7, #16]
 800dc1c:	1ad3      	subs	r3, r2, r3
 800dc1e:	2b64      	cmp	r3, #100	@ 0x64
 800dc20:	d901      	bls.n	800dc26 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800dc22:	2303      	movs	r3, #3
 800dc24:	e28a      	b.n	800e13c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800dc26:	4b60      	ldr	r3, [pc, #384]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d1f0      	bne.n	800dc14 <HAL_RCC_OscConfig+0xe8>
 800dc32:	e000      	b.n	800dc36 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800dc34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	681b      	ldr	r3, [r3, #0]
 800dc3a:	f003 0302 	and.w	r3, r3, #2
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d075      	beq.n	800dd2e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800dc42:	4b59      	ldr	r3, [pc, #356]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800dc44:	689b      	ldr	r3, [r3, #8]
 800dc46:	f003 030c 	and.w	r3, r3, #12
 800dc4a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800dc4c:	4b56      	ldr	r3, [pc, #344]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800dc4e:	68db      	ldr	r3, [r3, #12]
 800dc50:	f003 0303 	and.w	r3, r3, #3
 800dc54:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800dc56:	69bb      	ldr	r3, [r7, #24]
 800dc58:	2b0c      	cmp	r3, #12
 800dc5a:	d102      	bne.n	800dc62 <HAL_RCC_OscConfig+0x136>
 800dc5c:	697b      	ldr	r3, [r7, #20]
 800dc5e:	2b02      	cmp	r3, #2
 800dc60:	d002      	beq.n	800dc68 <HAL_RCC_OscConfig+0x13c>
 800dc62:	69bb      	ldr	r3, [r7, #24]
 800dc64:	2b04      	cmp	r3, #4
 800dc66:	d11f      	bne.n	800dca8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800dc68:	4b4f      	ldr	r3, [pc, #316]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	d005      	beq.n	800dc80 <HAL_RCC_OscConfig+0x154>
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	68db      	ldr	r3, [r3, #12]
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	d101      	bne.n	800dc80 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800dc7c:	2301      	movs	r3, #1
 800dc7e:	e25d      	b.n	800e13c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800dc80:	4b49      	ldr	r3, [pc, #292]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800dc82:	685b      	ldr	r3, [r3, #4]
 800dc84:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	691b      	ldr	r3, [r3, #16]
 800dc8c:	061b      	lsls	r3, r3, #24
 800dc8e:	4946      	ldr	r1, [pc, #280]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800dc90:	4313      	orrs	r3, r2
 800dc92:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800dc94:	4b45      	ldr	r3, [pc, #276]	@ (800ddac <HAL_RCC_OscConfig+0x280>)
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	4618      	mov	r0, r3
 800dc9a:	f7fc ff47 	bl	800ab2c <HAL_InitTick>
 800dc9e:	4603      	mov	r3, r0
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d043      	beq.n	800dd2c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800dca4:	2301      	movs	r3, #1
 800dca6:	e249      	b.n	800e13c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	68db      	ldr	r3, [r3, #12]
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d023      	beq.n	800dcf8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800dcb0:	4b3d      	ldr	r3, [pc, #244]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	4a3c      	ldr	r2, [pc, #240]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800dcb6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dcba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dcbc:	f7fc ff82 	bl	800abc4 <HAL_GetTick>
 800dcc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800dcc2:	e008      	b.n	800dcd6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800dcc4:	f7fc ff7e 	bl	800abc4 <HAL_GetTick>
 800dcc8:	4602      	mov	r2, r0
 800dcca:	693b      	ldr	r3, [r7, #16]
 800dccc:	1ad3      	subs	r3, r2, r3
 800dcce:	2b02      	cmp	r3, #2
 800dcd0:	d901      	bls.n	800dcd6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800dcd2:	2303      	movs	r3, #3
 800dcd4:	e232      	b.n	800e13c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800dcd6:	4b34      	ldr	r3, [pc, #208]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d0f0      	beq.n	800dcc4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800dce2:	4b31      	ldr	r3, [pc, #196]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800dce4:	685b      	ldr	r3, [r3, #4]
 800dce6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	691b      	ldr	r3, [r3, #16]
 800dcee:	061b      	lsls	r3, r3, #24
 800dcf0:	492d      	ldr	r1, [pc, #180]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800dcf2:	4313      	orrs	r3, r2
 800dcf4:	604b      	str	r3, [r1, #4]
 800dcf6:	e01a      	b.n	800dd2e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800dcf8:	4b2b      	ldr	r3, [pc, #172]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800dcfa:	681b      	ldr	r3, [r3, #0]
 800dcfc:	4a2a      	ldr	r2, [pc, #168]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800dcfe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800dd02:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dd04:	f7fc ff5e 	bl	800abc4 <HAL_GetTick>
 800dd08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800dd0a:	e008      	b.n	800dd1e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800dd0c:	f7fc ff5a 	bl	800abc4 <HAL_GetTick>
 800dd10:	4602      	mov	r2, r0
 800dd12:	693b      	ldr	r3, [r7, #16]
 800dd14:	1ad3      	subs	r3, r2, r3
 800dd16:	2b02      	cmp	r3, #2
 800dd18:	d901      	bls.n	800dd1e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800dd1a:	2303      	movs	r3, #3
 800dd1c:	e20e      	b.n	800e13c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800dd1e:	4b22      	ldr	r3, [pc, #136]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800dd20:	681b      	ldr	r3, [r3, #0]
 800dd22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	d1f0      	bne.n	800dd0c <HAL_RCC_OscConfig+0x1e0>
 800dd2a:	e000      	b.n	800dd2e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800dd2c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	f003 0308 	and.w	r3, r3, #8
 800dd36:	2b00      	cmp	r3, #0
 800dd38:	d041      	beq.n	800ddbe <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	695b      	ldr	r3, [r3, #20]
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d01c      	beq.n	800dd7c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800dd42:	4b19      	ldr	r3, [pc, #100]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800dd44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800dd48:	4a17      	ldr	r2, [pc, #92]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800dd4a:	f043 0301 	orr.w	r3, r3, #1
 800dd4e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dd52:	f7fc ff37 	bl	800abc4 <HAL_GetTick>
 800dd56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800dd58:	e008      	b.n	800dd6c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800dd5a:	f7fc ff33 	bl	800abc4 <HAL_GetTick>
 800dd5e:	4602      	mov	r2, r0
 800dd60:	693b      	ldr	r3, [r7, #16]
 800dd62:	1ad3      	subs	r3, r2, r3
 800dd64:	2b02      	cmp	r3, #2
 800dd66:	d901      	bls.n	800dd6c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800dd68:	2303      	movs	r3, #3
 800dd6a:	e1e7      	b.n	800e13c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800dd6c:	4b0e      	ldr	r3, [pc, #56]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800dd6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800dd72:	f003 0302 	and.w	r3, r3, #2
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	d0ef      	beq.n	800dd5a <HAL_RCC_OscConfig+0x22e>
 800dd7a:	e020      	b.n	800ddbe <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800dd7c:	4b0a      	ldr	r3, [pc, #40]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800dd7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800dd82:	4a09      	ldr	r2, [pc, #36]	@ (800dda8 <HAL_RCC_OscConfig+0x27c>)
 800dd84:	f023 0301 	bic.w	r3, r3, #1
 800dd88:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dd8c:	f7fc ff1a 	bl	800abc4 <HAL_GetTick>
 800dd90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800dd92:	e00d      	b.n	800ddb0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800dd94:	f7fc ff16 	bl	800abc4 <HAL_GetTick>
 800dd98:	4602      	mov	r2, r0
 800dd9a:	693b      	ldr	r3, [r7, #16]
 800dd9c:	1ad3      	subs	r3, r2, r3
 800dd9e:	2b02      	cmp	r3, #2
 800dda0:	d906      	bls.n	800ddb0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800dda2:	2303      	movs	r3, #3
 800dda4:	e1ca      	b.n	800e13c <HAL_RCC_OscConfig+0x610>
 800dda6:	bf00      	nop
 800dda8:	40021000 	.word	0x40021000
 800ddac:	20000050 	.word	0x20000050
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800ddb0:	4b8c      	ldr	r3, [pc, #560]	@ (800dfe4 <HAL_RCC_OscConfig+0x4b8>)
 800ddb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ddb6:	f003 0302 	and.w	r3, r3, #2
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d1ea      	bne.n	800dd94 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	681b      	ldr	r3, [r3, #0]
 800ddc2:	f003 0304 	and.w	r3, r3, #4
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	f000 80a6 	beq.w	800df18 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ddcc:	2300      	movs	r3, #0
 800ddce:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800ddd0:	4b84      	ldr	r3, [pc, #528]	@ (800dfe4 <HAL_RCC_OscConfig+0x4b8>)
 800ddd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ddd4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	d101      	bne.n	800dde0 <HAL_RCC_OscConfig+0x2b4>
 800dddc:	2301      	movs	r3, #1
 800ddde:	e000      	b.n	800dde2 <HAL_RCC_OscConfig+0x2b6>
 800dde0:	2300      	movs	r3, #0
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d00d      	beq.n	800de02 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800dde6:	4b7f      	ldr	r3, [pc, #508]	@ (800dfe4 <HAL_RCC_OscConfig+0x4b8>)
 800dde8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ddea:	4a7e      	ldr	r2, [pc, #504]	@ (800dfe4 <HAL_RCC_OscConfig+0x4b8>)
 800ddec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ddf0:	6593      	str	r3, [r2, #88]	@ 0x58
 800ddf2:	4b7c      	ldr	r3, [pc, #496]	@ (800dfe4 <HAL_RCC_OscConfig+0x4b8>)
 800ddf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ddf6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ddfa:	60fb      	str	r3, [r7, #12]
 800ddfc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800ddfe:	2301      	movs	r3, #1
 800de00:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800de02:	4b79      	ldr	r3, [pc, #484]	@ (800dfe8 <HAL_RCC_OscConfig+0x4bc>)
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	d118      	bne.n	800de40 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800de0e:	4b76      	ldr	r3, [pc, #472]	@ (800dfe8 <HAL_RCC_OscConfig+0x4bc>)
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	4a75      	ldr	r2, [pc, #468]	@ (800dfe8 <HAL_RCC_OscConfig+0x4bc>)
 800de14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800de18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800de1a:	f7fc fed3 	bl	800abc4 <HAL_GetTick>
 800de1e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800de20:	e008      	b.n	800de34 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800de22:	f7fc fecf 	bl	800abc4 <HAL_GetTick>
 800de26:	4602      	mov	r2, r0
 800de28:	693b      	ldr	r3, [r7, #16]
 800de2a:	1ad3      	subs	r3, r2, r3
 800de2c:	2b02      	cmp	r3, #2
 800de2e:	d901      	bls.n	800de34 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800de30:	2303      	movs	r3, #3
 800de32:	e183      	b.n	800e13c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800de34:	4b6c      	ldr	r3, [pc, #432]	@ (800dfe8 <HAL_RCC_OscConfig+0x4bc>)
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	d0f0      	beq.n	800de22 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	689b      	ldr	r3, [r3, #8]
 800de44:	2b01      	cmp	r3, #1
 800de46:	d108      	bne.n	800de5a <HAL_RCC_OscConfig+0x32e>
 800de48:	4b66      	ldr	r3, [pc, #408]	@ (800dfe4 <HAL_RCC_OscConfig+0x4b8>)
 800de4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800de4e:	4a65      	ldr	r2, [pc, #404]	@ (800dfe4 <HAL_RCC_OscConfig+0x4b8>)
 800de50:	f043 0301 	orr.w	r3, r3, #1
 800de54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800de58:	e024      	b.n	800dea4 <HAL_RCC_OscConfig+0x378>
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	689b      	ldr	r3, [r3, #8]
 800de5e:	2b05      	cmp	r3, #5
 800de60:	d110      	bne.n	800de84 <HAL_RCC_OscConfig+0x358>
 800de62:	4b60      	ldr	r3, [pc, #384]	@ (800dfe4 <HAL_RCC_OscConfig+0x4b8>)
 800de64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800de68:	4a5e      	ldr	r2, [pc, #376]	@ (800dfe4 <HAL_RCC_OscConfig+0x4b8>)
 800de6a:	f043 0304 	orr.w	r3, r3, #4
 800de6e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800de72:	4b5c      	ldr	r3, [pc, #368]	@ (800dfe4 <HAL_RCC_OscConfig+0x4b8>)
 800de74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800de78:	4a5a      	ldr	r2, [pc, #360]	@ (800dfe4 <HAL_RCC_OscConfig+0x4b8>)
 800de7a:	f043 0301 	orr.w	r3, r3, #1
 800de7e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800de82:	e00f      	b.n	800dea4 <HAL_RCC_OscConfig+0x378>
 800de84:	4b57      	ldr	r3, [pc, #348]	@ (800dfe4 <HAL_RCC_OscConfig+0x4b8>)
 800de86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800de8a:	4a56      	ldr	r2, [pc, #344]	@ (800dfe4 <HAL_RCC_OscConfig+0x4b8>)
 800de8c:	f023 0301 	bic.w	r3, r3, #1
 800de90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800de94:	4b53      	ldr	r3, [pc, #332]	@ (800dfe4 <HAL_RCC_OscConfig+0x4b8>)
 800de96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800de9a:	4a52      	ldr	r2, [pc, #328]	@ (800dfe4 <HAL_RCC_OscConfig+0x4b8>)
 800de9c:	f023 0304 	bic.w	r3, r3, #4
 800dea0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	689b      	ldr	r3, [r3, #8]
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d016      	beq.n	800deda <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800deac:	f7fc fe8a 	bl	800abc4 <HAL_GetTick>
 800deb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800deb2:	e00a      	b.n	800deca <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800deb4:	f7fc fe86 	bl	800abc4 <HAL_GetTick>
 800deb8:	4602      	mov	r2, r0
 800deba:	693b      	ldr	r3, [r7, #16]
 800debc:	1ad3      	subs	r3, r2, r3
 800debe:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dec2:	4293      	cmp	r3, r2
 800dec4:	d901      	bls.n	800deca <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800dec6:	2303      	movs	r3, #3
 800dec8:	e138      	b.n	800e13c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800deca:	4b46      	ldr	r3, [pc, #280]	@ (800dfe4 <HAL_RCC_OscConfig+0x4b8>)
 800decc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ded0:	f003 0302 	and.w	r3, r3, #2
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	d0ed      	beq.n	800deb4 <HAL_RCC_OscConfig+0x388>
 800ded8:	e015      	b.n	800df06 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800deda:	f7fc fe73 	bl	800abc4 <HAL_GetTick>
 800dede:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800dee0:	e00a      	b.n	800def8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800dee2:	f7fc fe6f 	bl	800abc4 <HAL_GetTick>
 800dee6:	4602      	mov	r2, r0
 800dee8:	693b      	ldr	r3, [r7, #16]
 800deea:	1ad3      	subs	r3, r2, r3
 800deec:	f241 3288 	movw	r2, #5000	@ 0x1388
 800def0:	4293      	cmp	r3, r2
 800def2:	d901      	bls.n	800def8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800def4:	2303      	movs	r3, #3
 800def6:	e121      	b.n	800e13c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800def8:	4b3a      	ldr	r3, [pc, #232]	@ (800dfe4 <HAL_RCC_OscConfig+0x4b8>)
 800defa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800defe:	f003 0302 	and.w	r3, r3, #2
 800df02:	2b00      	cmp	r3, #0
 800df04:	d1ed      	bne.n	800dee2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800df06:	7ffb      	ldrb	r3, [r7, #31]
 800df08:	2b01      	cmp	r3, #1
 800df0a:	d105      	bne.n	800df18 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800df0c:	4b35      	ldr	r3, [pc, #212]	@ (800dfe4 <HAL_RCC_OscConfig+0x4b8>)
 800df0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800df10:	4a34      	ldr	r2, [pc, #208]	@ (800dfe4 <HAL_RCC_OscConfig+0x4b8>)
 800df12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800df16:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	681b      	ldr	r3, [r3, #0]
 800df1c:	f003 0320 	and.w	r3, r3, #32
 800df20:	2b00      	cmp	r3, #0
 800df22:	d03c      	beq.n	800df9e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	699b      	ldr	r3, [r3, #24]
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d01c      	beq.n	800df66 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800df2c:	4b2d      	ldr	r3, [pc, #180]	@ (800dfe4 <HAL_RCC_OscConfig+0x4b8>)
 800df2e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800df32:	4a2c      	ldr	r2, [pc, #176]	@ (800dfe4 <HAL_RCC_OscConfig+0x4b8>)
 800df34:	f043 0301 	orr.w	r3, r3, #1
 800df38:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800df3c:	f7fc fe42 	bl	800abc4 <HAL_GetTick>
 800df40:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800df42:	e008      	b.n	800df56 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800df44:	f7fc fe3e 	bl	800abc4 <HAL_GetTick>
 800df48:	4602      	mov	r2, r0
 800df4a:	693b      	ldr	r3, [r7, #16]
 800df4c:	1ad3      	subs	r3, r2, r3
 800df4e:	2b02      	cmp	r3, #2
 800df50:	d901      	bls.n	800df56 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800df52:	2303      	movs	r3, #3
 800df54:	e0f2      	b.n	800e13c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800df56:	4b23      	ldr	r3, [pc, #140]	@ (800dfe4 <HAL_RCC_OscConfig+0x4b8>)
 800df58:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800df5c:	f003 0302 	and.w	r3, r3, #2
 800df60:	2b00      	cmp	r3, #0
 800df62:	d0ef      	beq.n	800df44 <HAL_RCC_OscConfig+0x418>
 800df64:	e01b      	b.n	800df9e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800df66:	4b1f      	ldr	r3, [pc, #124]	@ (800dfe4 <HAL_RCC_OscConfig+0x4b8>)
 800df68:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800df6c:	4a1d      	ldr	r2, [pc, #116]	@ (800dfe4 <HAL_RCC_OscConfig+0x4b8>)
 800df6e:	f023 0301 	bic.w	r3, r3, #1
 800df72:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800df76:	f7fc fe25 	bl	800abc4 <HAL_GetTick>
 800df7a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800df7c:	e008      	b.n	800df90 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800df7e:	f7fc fe21 	bl	800abc4 <HAL_GetTick>
 800df82:	4602      	mov	r2, r0
 800df84:	693b      	ldr	r3, [r7, #16]
 800df86:	1ad3      	subs	r3, r2, r3
 800df88:	2b02      	cmp	r3, #2
 800df8a:	d901      	bls.n	800df90 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800df8c:	2303      	movs	r3, #3
 800df8e:	e0d5      	b.n	800e13c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800df90:	4b14      	ldr	r3, [pc, #80]	@ (800dfe4 <HAL_RCC_OscConfig+0x4b8>)
 800df92:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800df96:	f003 0302 	and.w	r3, r3, #2
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	d1ef      	bne.n	800df7e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	69db      	ldr	r3, [r3, #28]
 800dfa2:	2b00      	cmp	r3, #0
 800dfa4:	f000 80c9 	beq.w	800e13a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800dfa8:	4b0e      	ldr	r3, [pc, #56]	@ (800dfe4 <HAL_RCC_OscConfig+0x4b8>)
 800dfaa:	689b      	ldr	r3, [r3, #8]
 800dfac:	f003 030c 	and.w	r3, r3, #12
 800dfb0:	2b0c      	cmp	r3, #12
 800dfb2:	f000 8083 	beq.w	800e0bc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	69db      	ldr	r3, [r3, #28]
 800dfba:	2b02      	cmp	r3, #2
 800dfbc:	d15e      	bne.n	800e07c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800dfbe:	4b09      	ldr	r3, [pc, #36]	@ (800dfe4 <HAL_RCC_OscConfig+0x4b8>)
 800dfc0:	681b      	ldr	r3, [r3, #0]
 800dfc2:	4a08      	ldr	r2, [pc, #32]	@ (800dfe4 <HAL_RCC_OscConfig+0x4b8>)
 800dfc4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800dfc8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dfca:	f7fc fdfb 	bl	800abc4 <HAL_GetTick>
 800dfce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800dfd0:	e00c      	b.n	800dfec <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dfd2:	f7fc fdf7 	bl	800abc4 <HAL_GetTick>
 800dfd6:	4602      	mov	r2, r0
 800dfd8:	693b      	ldr	r3, [r7, #16]
 800dfda:	1ad3      	subs	r3, r2, r3
 800dfdc:	2b02      	cmp	r3, #2
 800dfde:	d905      	bls.n	800dfec <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800dfe0:	2303      	movs	r3, #3
 800dfe2:	e0ab      	b.n	800e13c <HAL_RCC_OscConfig+0x610>
 800dfe4:	40021000 	.word	0x40021000
 800dfe8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800dfec:	4b55      	ldr	r3, [pc, #340]	@ (800e144 <HAL_RCC_OscConfig+0x618>)
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d1ec      	bne.n	800dfd2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800dff8:	4b52      	ldr	r3, [pc, #328]	@ (800e144 <HAL_RCC_OscConfig+0x618>)
 800dffa:	68da      	ldr	r2, [r3, #12]
 800dffc:	4b52      	ldr	r3, [pc, #328]	@ (800e148 <HAL_RCC_OscConfig+0x61c>)
 800dffe:	4013      	ands	r3, r2
 800e000:	687a      	ldr	r2, [r7, #4]
 800e002:	6a11      	ldr	r1, [r2, #32]
 800e004:	687a      	ldr	r2, [r7, #4]
 800e006:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800e008:	3a01      	subs	r2, #1
 800e00a:	0112      	lsls	r2, r2, #4
 800e00c:	4311      	orrs	r1, r2
 800e00e:	687a      	ldr	r2, [r7, #4]
 800e010:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800e012:	0212      	lsls	r2, r2, #8
 800e014:	4311      	orrs	r1, r2
 800e016:	687a      	ldr	r2, [r7, #4]
 800e018:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800e01a:	0852      	lsrs	r2, r2, #1
 800e01c:	3a01      	subs	r2, #1
 800e01e:	0552      	lsls	r2, r2, #21
 800e020:	4311      	orrs	r1, r2
 800e022:	687a      	ldr	r2, [r7, #4]
 800e024:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800e026:	0852      	lsrs	r2, r2, #1
 800e028:	3a01      	subs	r2, #1
 800e02a:	0652      	lsls	r2, r2, #25
 800e02c:	4311      	orrs	r1, r2
 800e02e:	687a      	ldr	r2, [r7, #4]
 800e030:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800e032:	06d2      	lsls	r2, r2, #27
 800e034:	430a      	orrs	r2, r1
 800e036:	4943      	ldr	r1, [pc, #268]	@ (800e144 <HAL_RCC_OscConfig+0x618>)
 800e038:	4313      	orrs	r3, r2
 800e03a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800e03c:	4b41      	ldr	r3, [pc, #260]	@ (800e144 <HAL_RCC_OscConfig+0x618>)
 800e03e:	681b      	ldr	r3, [r3, #0]
 800e040:	4a40      	ldr	r2, [pc, #256]	@ (800e144 <HAL_RCC_OscConfig+0x618>)
 800e042:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800e046:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800e048:	4b3e      	ldr	r3, [pc, #248]	@ (800e144 <HAL_RCC_OscConfig+0x618>)
 800e04a:	68db      	ldr	r3, [r3, #12]
 800e04c:	4a3d      	ldr	r2, [pc, #244]	@ (800e144 <HAL_RCC_OscConfig+0x618>)
 800e04e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800e052:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e054:	f7fc fdb6 	bl	800abc4 <HAL_GetTick>
 800e058:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e05a:	e008      	b.n	800e06e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e05c:	f7fc fdb2 	bl	800abc4 <HAL_GetTick>
 800e060:	4602      	mov	r2, r0
 800e062:	693b      	ldr	r3, [r7, #16]
 800e064:	1ad3      	subs	r3, r2, r3
 800e066:	2b02      	cmp	r3, #2
 800e068:	d901      	bls.n	800e06e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800e06a:	2303      	movs	r3, #3
 800e06c:	e066      	b.n	800e13c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e06e:	4b35      	ldr	r3, [pc, #212]	@ (800e144 <HAL_RCC_OscConfig+0x618>)
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e076:	2b00      	cmp	r3, #0
 800e078:	d0f0      	beq.n	800e05c <HAL_RCC_OscConfig+0x530>
 800e07a:	e05e      	b.n	800e13a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e07c:	4b31      	ldr	r3, [pc, #196]	@ (800e144 <HAL_RCC_OscConfig+0x618>)
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	4a30      	ldr	r2, [pc, #192]	@ (800e144 <HAL_RCC_OscConfig+0x618>)
 800e082:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e086:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e088:	f7fc fd9c 	bl	800abc4 <HAL_GetTick>
 800e08c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e08e:	e008      	b.n	800e0a2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e090:	f7fc fd98 	bl	800abc4 <HAL_GetTick>
 800e094:	4602      	mov	r2, r0
 800e096:	693b      	ldr	r3, [r7, #16]
 800e098:	1ad3      	subs	r3, r2, r3
 800e09a:	2b02      	cmp	r3, #2
 800e09c:	d901      	bls.n	800e0a2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800e09e:	2303      	movs	r3, #3
 800e0a0:	e04c      	b.n	800e13c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e0a2:	4b28      	ldr	r3, [pc, #160]	@ (800e144 <HAL_RCC_OscConfig+0x618>)
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e0aa:	2b00      	cmp	r3, #0
 800e0ac:	d1f0      	bne.n	800e090 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800e0ae:	4b25      	ldr	r3, [pc, #148]	@ (800e144 <HAL_RCC_OscConfig+0x618>)
 800e0b0:	68da      	ldr	r2, [r3, #12]
 800e0b2:	4924      	ldr	r1, [pc, #144]	@ (800e144 <HAL_RCC_OscConfig+0x618>)
 800e0b4:	4b25      	ldr	r3, [pc, #148]	@ (800e14c <HAL_RCC_OscConfig+0x620>)
 800e0b6:	4013      	ands	r3, r2
 800e0b8:	60cb      	str	r3, [r1, #12]
 800e0ba:	e03e      	b.n	800e13a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	69db      	ldr	r3, [r3, #28]
 800e0c0:	2b01      	cmp	r3, #1
 800e0c2:	d101      	bne.n	800e0c8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800e0c4:	2301      	movs	r3, #1
 800e0c6:	e039      	b.n	800e13c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800e0c8:	4b1e      	ldr	r3, [pc, #120]	@ (800e144 <HAL_RCC_OscConfig+0x618>)
 800e0ca:	68db      	ldr	r3, [r3, #12]
 800e0cc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e0ce:	697b      	ldr	r3, [r7, #20]
 800e0d0:	f003 0203 	and.w	r2, r3, #3
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	6a1b      	ldr	r3, [r3, #32]
 800e0d8:	429a      	cmp	r2, r3
 800e0da:	d12c      	bne.n	800e136 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800e0dc:	697b      	ldr	r3, [r7, #20]
 800e0de:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e0e6:	3b01      	subs	r3, #1
 800e0e8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e0ea:	429a      	cmp	r2, r3
 800e0ec:	d123      	bne.n	800e136 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800e0ee:	697b      	ldr	r3, [r7, #20]
 800e0f0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e0f8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800e0fa:	429a      	cmp	r2, r3
 800e0fc:	d11b      	bne.n	800e136 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800e0fe:	697b      	ldr	r3, [r7, #20]
 800e100:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e108:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800e10a:	429a      	cmp	r2, r3
 800e10c:	d113      	bne.n	800e136 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800e10e:	697b      	ldr	r3, [r7, #20]
 800e110:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e118:	085b      	lsrs	r3, r3, #1
 800e11a:	3b01      	subs	r3, #1
 800e11c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800e11e:	429a      	cmp	r2, r3
 800e120:	d109      	bne.n	800e136 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800e122:	697b      	ldr	r3, [r7, #20]
 800e124:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e12c:	085b      	lsrs	r3, r3, #1
 800e12e:	3b01      	subs	r3, #1
 800e130:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800e132:	429a      	cmp	r2, r3
 800e134:	d001      	beq.n	800e13a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800e136:	2301      	movs	r3, #1
 800e138:	e000      	b.n	800e13c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800e13a:	2300      	movs	r3, #0
}
 800e13c:	4618      	mov	r0, r3
 800e13e:	3720      	adds	r7, #32
 800e140:	46bd      	mov	sp, r7
 800e142:	bd80      	pop	{r7, pc}
 800e144:	40021000 	.word	0x40021000
 800e148:	019f800c 	.word	0x019f800c
 800e14c:	feeefffc 	.word	0xfeeefffc

0800e150 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800e150:	b580      	push	{r7, lr}
 800e152:	b086      	sub	sp, #24
 800e154:	af00      	add	r7, sp, #0
 800e156:	6078      	str	r0, [r7, #4]
 800e158:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800e15a:	2300      	movs	r3, #0
 800e15c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	2b00      	cmp	r3, #0
 800e162:	d101      	bne.n	800e168 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800e164:	2301      	movs	r3, #1
 800e166:	e11e      	b.n	800e3a6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800e168:	4b91      	ldr	r3, [pc, #580]	@ (800e3b0 <HAL_RCC_ClockConfig+0x260>)
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	f003 030f 	and.w	r3, r3, #15
 800e170:	683a      	ldr	r2, [r7, #0]
 800e172:	429a      	cmp	r2, r3
 800e174:	d910      	bls.n	800e198 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e176:	4b8e      	ldr	r3, [pc, #568]	@ (800e3b0 <HAL_RCC_ClockConfig+0x260>)
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	f023 020f 	bic.w	r2, r3, #15
 800e17e:	498c      	ldr	r1, [pc, #560]	@ (800e3b0 <HAL_RCC_ClockConfig+0x260>)
 800e180:	683b      	ldr	r3, [r7, #0]
 800e182:	4313      	orrs	r3, r2
 800e184:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e186:	4b8a      	ldr	r3, [pc, #552]	@ (800e3b0 <HAL_RCC_ClockConfig+0x260>)
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	f003 030f 	and.w	r3, r3, #15
 800e18e:	683a      	ldr	r2, [r7, #0]
 800e190:	429a      	cmp	r2, r3
 800e192:	d001      	beq.n	800e198 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800e194:	2301      	movs	r3, #1
 800e196:	e106      	b.n	800e3a6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	681b      	ldr	r3, [r3, #0]
 800e19c:	f003 0301 	and.w	r3, r3, #1
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	d073      	beq.n	800e28c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	685b      	ldr	r3, [r3, #4]
 800e1a8:	2b03      	cmp	r3, #3
 800e1aa:	d129      	bne.n	800e200 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e1ac:	4b81      	ldr	r3, [pc, #516]	@ (800e3b4 <HAL_RCC_ClockConfig+0x264>)
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	d101      	bne.n	800e1bc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800e1b8:	2301      	movs	r3, #1
 800e1ba:	e0f4      	b.n	800e3a6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800e1bc:	f000 f99e 	bl	800e4fc <RCC_GetSysClockFreqFromPLLSource>
 800e1c0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800e1c2:	693b      	ldr	r3, [r7, #16]
 800e1c4:	4a7c      	ldr	r2, [pc, #496]	@ (800e3b8 <HAL_RCC_ClockConfig+0x268>)
 800e1c6:	4293      	cmp	r3, r2
 800e1c8:	d93f      	bls.n	800e24a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800e1ca:	4b7a      	ldr	r3, [pc, #488]	@ (800e3b4 <HAL_RCC_ClockConfig+0x264>)
 800e1cc:	689b      	ldr	r3, [r3, #8]
 800e1ce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	d009      	beq.n	800e1ea <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	681b      	ldr	r3, [r3, #0]
 800e1da:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d033      	beq.n	800e24a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d12f      	bne.n	800e24a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800e1ea:	4b72      	ldr	r3, [pc, #456]	@ (800e3b4 <HAL_RCC_ClockConfig+0x264>)
 800e1ec:	689b      	ldr	r3, [r3, #8]
 800e1ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e1f2:	4a70      	ldr	r2, [pc, #448]	@ (800e3b4 <HAL_RCC_ClockConfig+0x264>)
 800e1f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e1f8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800e1fa:	2380      	movs	r3, #128	@ 0x80
 800e1fc:	617b      	str	r3, [r7, #20]
 800e1fe:	e024      	b.n	800e24a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	685b      	ldr	r3, [r3, #4]
 800e204:	2b02      	cmp	r3, #2
 800e206:	d107      	bne.n	800e218 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800e208:	4b6a      	ldr	r3, [pc, #424]	@ (800e3b4 <HAL_RCC_ClockConfig+0x264>)
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e210:	2b00      	cmp	r3, #0
 800e212:	d109      	bne.n	800e228 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800e214:	2301      	movs	r3, #1
 800e216:	e0c6      	b.n	800e3a6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800e218:	4b66      	ldr	r3, [pc, #408]	@ (800e3b4 <HAL_RCC_ClockConfig+0x264>)
 800e21a:	681b      	ldr	r3, [r3, #0]
 800e21c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e220:	2b00      	cmp	r3, #0
 800e222:	d101      	bne.n	800e228 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800e224:	2301      	movs	r3, #1
 800e226:	e0be      	b.n	800e3a6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800e228:	f000 f8ce 	bl	800e3c8 <HAL_RCC_GetSysClockFreq>
 800e22c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800e22e:	693b      	ldr	r3, [r7, #16]
 800e230:	4a61      	ldr	r2, [pc, #388]	@ (800e3b8 <HAL_RCC_ClockConfig+0x268>)
 800e232:	4293      	cmp	r3, r2
 800e234:	d909      	bls.n	800e24a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800e236:	4b5f      	ldr	r3, [pc, #380]	@ (800e3b4 <HAL_RCC_ClockConfig+0x264>)
 800e238:	689b      	ldr	r3, [r3, #8]
 800e23a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e23e:	4a5d      	ldr	r2, [pc, #372]	@ (800e3b4 <HAL_RCC_ClockConfig+0x264>)
 800e240:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e244:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800e246:	2380      	movs	r3, #128	@ 0x80
 800e248:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800e24a:	4b5a      	ldr	r3, [pc, #360]	@ (800e3b4 <HAL_RCC_ClockConfig+0x264>)
 800e24c:	689b      	ldr	r3, [r3, #8]
 800e24e:	f023 0203 	bic.w	r2, r3, #3
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	685b      	ldr	r3, [r3, #4]
 800e256:	4957      	ldr	r1, [pc, #348]	@ (800e3b4 <HAL_RCC_ClockConfig+0x264>)
 800e258:	4313      	orrs	r3, r2
 800e25a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e25c:	f7fc fcb2 	bl	800abc4 <HAL_GetTick>
 800e260:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e262:	e00a      	b.n	800e27a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e264:	f7fc fcae 	bl	800abc4 <HAL_GetTick>
 800e268:	4602      	mov	r2, r0
 800e26a:	68fb      	ldr	r3, [r7, #12]
 800e26c:	1ad3      	subs	r3, r2, r3
 800e26e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e272:	4293      	cmp	r3, r2
 800e274:	d901      	bls.n	800e27a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800e276:	2303      	movs	r3, #3
 800e278:	e095      	b.n	800e3a6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e27a:	4b4e      	ldr	r3, [pc, #312]	@ (800e3b4 <HAL_RCC_ClockConfig+0x264>)
 800e27c:	689b      	ldr	r3, [r3, #8]
 800e27e:	f003 020c 	and.w	r2, r3, #12
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	685b      	ldr	r3, [r3, #4]
 800e286:	009b      	lsls	r3, r3, #2
 800e288:	429a      	cmp	r2, r3
 800e28a:	d1eb      	bne.n	800e264 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	681b      	ldr	r3, [r3, #0]
 800e290:	f003 0302 	and.w	r3, r3, #2
 800e294:	2b00      	cmp	r3, #0
 800e296:	d023      	beq.n	800e2e0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	681b      	ldr	r3, [r3, #0]
 800e29c:	f003 0304 	and.w	r3, r3, #4
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	d005      	beq.n	800e2b0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800e2a4:	4b43      	ldr	r3, [pc, #268]	@ (800e3b4 <HAL_RCC_ClockConfig+0x264>)
 800e2a6:	689b      	ldr	r3, [r3, #8]
 800e2a8:	4a42      	ldr	r2, [pc, #264]	@ (800e3b4 <HAL_RCC_ClockConfig+0x264>)
 800e2aa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800e2ae:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	f003 0308 	and.w	r3, r3, #8
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	d007      	beq.n	800e2cc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800e2bc:	4b3d      	ldr	r3, [pc, #244]	@ (800e3b4 <HAL_RCC_ClockConfig+0x264>)
 800e2be:	689b      	ldr	r3, [r3, #8]
 800e2c0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800e2c4:	4a3b      	ldr	r2, [pc, #236]	@ (800e3b4 <HAL_RCC_ClockConfig+0x264>)
 800e2c6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800e2ca:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800e2cc:	4b39      	ldr	r3, [pc, #228]	@ (800e3b4 <HAL_RCC_ClockConfig+0x264>)
 800e2ce:	689b      	ldr	r3, [r3, #8]
 800e2d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	689b      	ldr	r3, [r3, #8]
 800e2d8:	4936      	ldr	r1, [pc, #216]	@ (800e3b4 <HAL_RCC_ClockConfig+0x264>)
 800e2da:	4313      	orrs	r3, r2
 800e2dc:	608b      	str	r3, [r1, #8]
 800e2de:	e008      	b.n	800e2f2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800e2e0:	697b      	ldr	r3, [r7, #20]
 800e2e2:	2b80      	cmp	r3, #128	@ 0x80
 800e2e4:	d105      	bne.n	800e2f2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800e2e6:	4b33      	ldr	r3, [pc, #204]	@ (800e3b4 <HAL_RCC_ClockConfig+0x264>)
 800e2e8:	689b      	ldr	r3, [r3, #8]
 800e2ea:	4a32      	ldr	r2, [pc, #200]	@ (800e3b4 <HAL_RCC_ClockConfig+0x264>)
 800e2ec:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e2f0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800e2f2:	4b2f      	ldr	r3, [pc, #188]	@ (800e3b0 <HAL_RCC_ClockConfig+0x260>)
 800e2f4:	681b      	ldr	r3, [r3, #0]
 800e2f6:	f003 030f 	and.w	r3, r3, #15
 800e2fa:	683a      	ldr	r2, [r7, #0]
 800e2fc:	429a      	cmp	r2, r3
 800e2fe:	d21d      	bcs.n	800e33c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e300:	4b2b      	ldr	r3, [pc, #172]	@ (800e3b0 <HAL_RCC_ClockConfig+0x260>)
 800e302:	681b      	ldr	r3, [r3, #0]
 800e304:	f023 020f 	bic.w	r2, r3, #15
 800e308:	4929      	ldr	r1, [pc, #164]	@ (800e3b0 <HAL_RCC_ClockConfig+0x260>)
 800e30a:	683b      	ldr	r3, [r7, #0]
 800e30c:	4313      	orrs	r3, r2
 800e30e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800e310:	f7fc fc58 	bl	800abc4 <HAL_GetTick>
 800e314:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e316:	e00a      	b.n	800e32e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e318:	f7fc fc54 	bl	800abc4 <HAL_GetTick>
 800e31c:	4602      	mov	r2, r0
 800e31e:	68fb      	ldr	r3, [r7, #12]
 800e320:	1ad3      	subs	r3, r2, r3
 800e322:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e326:	4293      	cmp	r3, r2
 800e328:	d901      	bls.n	800e32e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800e32a:	2303      	movs	r3, #3
 800e32c:	e03b      	b.n	800e3a6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e32e:	4b20      	ldr	r3, [pc, #128]	@ (800e3b0 <HAL_RCC_ClockConfig+0x260>)
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	f003 030f 	and.w	r3, r3, #15
 800e336:	683a      	ldr	r2, [r7, #0]
 800e338:	429a      	cmp	r2, r3
 800e33a:	d1ed      	bne.n	800e318 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	681b      	ldr	r3, [r3, #0]
 800e340:	f003 0304 	and.w	r3, r3, #4
 800e344:	2b00      	cmp	r3, #0
 800e346:	d008      	beq.n	800e35a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800e348:	4b1a      	ldr	r3, [pc, #104]	@ (800e3b4 <HAL_RCC_ClockConfig+0x264>)
 800e34a:	689b      	ldr	r3, [r3, #8]
 800e34c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	68db      	ldr	r3, [r3, #12]
 800e354:	4917      	ldr	r1, [pc, #92]	@ (800e3b4 <HAL_RCC_ClockConfig+0x264>)
 800e356:	4313      	orrs	r3, r2
 800e358:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	681b      	ldr	r3, [r3, #0]
 800e35e:	f003 0308 	and.w	r3, r3, #8
 800e362:	2b00      	cmp	r3, #0
 800e364:	d009      	beq.n	800e37a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800e366:	4b13      	ldr	r3, [pc, #76]	@ (800e3b4 <HAL_RCC_ClockConfig+0x264>)
 800e368:	689b      	ldr	r3, [r3, #8]
 800e36a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	691b      	ldr	r3, [r3, #16]
 800e372:	00db      	lsls	r3, r3, #3
 800e374:	490f      	ldr	r1, [pc, #60]	@ (800e3b4 <HAL_RCC_ClockConfig+0x264>)
 800e376:	4313      	orrs	r3, r2
 800e378:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800e37a:	f000 f825 	bl	800e3c8 <HAL_RCC_GetSysClockFreq>
 800e37e:	4602      	mov	r2, r0
 800e380:	4b0c      	ldr	r3, [pc, #48]	@ (800e3b4 <HAL_RCC_ClockConfig+0x264>)
 800e382:	689b      	ldr	r3, [r3, #8]
 800e384:	091b      	lsrs	r3, r3, #4
 800e386:	f003 030f 	and.w	r3, r3, #15
 800e38a:	490c      	ldr	r1, [pc, #48]	@ (800e3bc <HAL_RCC_ClockConfig+0x26c>)
 800e38c:	5ccb      	ldrb	r3, [r1, r3]
 800e38e:	f003 031f 	and.w	r3, r3, #31
 800e392:	fa22 f303 	lsr.w	r3, r2, r3
 800e396:	4a0a      	ldr	r2, [pc, #40]	@ (800e3c0 <HAL_RCC_ClockConfig+0x270>)
 800e398:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800e39a:	4b0a      	ldr	r3, [pc, #40]	@ (800e3c4 <HAL_RCC_ClockConfig+0x274>)
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	4618      	mov	r0, r3
 800e3a0:	f7fc fbc4 	bl	800ab2c <HAL_InitTick>
 800e3a4:	4603      	mov	r3, r0
}
 800e3a6:	4618      	mov	r0, r3
 800e3a8:	3718      	adds	r7, #24
 800e3aa:	46bd      	mov	sp, r7
 800e3ac:	bd80      	pop	{r7, pc}
 800e3ae:	bf00      	nop
 800e3b0:	40022000 	.word	0x40022000
 800e3b4:	40021000 	.word	0x40021000
 800e3b8:	04c4b400 	.word	0x04c4b400
 800e3bc:	080176e0 	.word	0x080176e0
 800e3c0:	2000004c 	.word	0x2000004c
 800e3c4:	20000050 	.word	0x20000050

0800e3c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800e3c8:	b480      	push	{r7}
 800e3ca:	b087      	sub	sp, #28
 800e3cc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800e3ce:	4b2c      	ldr	r3, [pc, #176]	@ (800e480 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e3d0:	689b      	ldr	r3, [r3, #8]
 800e3d2:	f003 030c 	and.w	r3, r3, #12
 800e3d6:	2b04      	cmp	r3, #4
 800e3d8:	d102      	bne.n	800e3e0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800e3da:	4b2a      	ldr	r3, [pc, #168]	@ (800e484 <HAL_RCC_GetSysClockFreq+0xbc>)
 800e3dc:	613b      	str	r3, [r7, #16]
 800e3de:	e047      	b.n	800e470 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800e3e0:	4b27      	ldr	r3, [pc, #156]	@ (800e480 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e3e2:	689b      	ldr	r3, [r3, #8]
 800e3e4:	f003 030c 	and.w	r3, r3, #12
 800e3e8:	2b08      	cmp	r3, #8
 800e3ea:	d102      	bne.n	800e3f2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800e3ec:	4b26      	ldr	r3, [pc, #152]	@ (800e488 <HAL_RCC_GetSysClockFreq+0xc0>)
 800e3ee:	613b      	str	r3, [r7, #16]
 800e3f0:	e03e      	b.n	800e470 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800e3f2:	4b23      	ldr	r3, [pc, #140]	@ (800e480 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e3f4:	689b      	ldr	r3, [r3, #8]
 800e3f6:	f003 030c 	and.w	r3, r3, #12
 800e3fa:	2b0c      	cmp	r3, #12
 800e3fc:	d136      	bne.n	800e46c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800e3fe:	4b20      	ldr	r3, [pc, #128]	@ (800e480 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e400:	68db      	ldr	r3, [r3, #12]
 800e402:	f003 0303 	and.w	r3, r3, #3
 800e406:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800e408:	4b1d      	ldr	r3, [pc, #116]	@ (800e480 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e40a:	68db      	ldr	r3, [r3, #12]
 800e40c:	091b      	lsrs	r3, r3, #4
 800e40e:	f003 030f 	and.w	r3, r3, #15
 800e412:	3301      	adds	r3, #1
 800e414:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800e416:	68fb      	ldr	r3, [r7, #12]
 800e418:	2b03      	cmp	r3, #3
 800e41a:	d10c      	bne.n	800e436 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e41c:	4a1a      	ldr	r2, [pc, #104]	@ (800e488 <HAL_RCC_GetSysClockFreq+0xc0>)
 800e41e:	68bb      	ldr	r3, [r7, #8]
 800e420:	fbb2 f3f3 	udiv	r3, r2, r3
 800e424:	4a16      	ldr	r2, [pc, #88]	@ (800e480 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e426:	68d2      	ldr	r2, [r2, #12]
 800e428:	0a12      	lsrs	r2, r2, #8
 800e42a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e42e:	fb02 f303 	mul.w	r3, r2, r3
 800e432:	617b      	str	r3, [r7, #20]
      break;
 800e434:	e00c      	b.n	800e450 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e436:	4a13      	ldr	r2, [pc, #76]	@ (800e484 <HAL_RCC_GetSysClockFreq+0xbc>)
 800e438:	68bb      	ldr	r3, [r7, #8]
 800e43a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e43e:	4a10      	ldr	r2, [pc, #64]	@ (800e480 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e440:	68d2      	ldr	r2, [r2, #12]
 800e442:	0a12      	lsrs	r2, r2, #8
 800e444:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e448:	fb02 f303 	mul.w	r3, r2, r3
 800e44c:	617b      	str	r3, [r7, #20]
      break;
 800e44e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800e450:	4b0b      	ldr	r3, [pc, #44]	@ (800e480 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e452:	68db      	ldr	r3, [r3, #12]
 800e454:	0e5b      	lsrs	r3, r3, #25
 800e456:	f003 0303 	and.w	r3, r3, #3
 800e45a:	3301      	adds	r3, #1
 800e45c:	005b      	lsls	r3, r3, #1
 800e45e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800e460:	697a      	ldr	r2, [r7, #20]
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	fbb2 f3f3 	udiv	r3, r2, r3
 800e468:	613b      	str	r3, [r7, #16]
 800e46a:	e001      	b.n	800e470 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800e46c:	2300      	movs	r3, #0
 800e46e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800e470:	693b      	ldr	r3, [r7, #16]
}
 800e472:	4618      	mov	r0, r3
 800e474:	371c      	adds	r7, #28
 800e476:	46bd      	mov	sp, r7
 800e478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e47c:	4770      	bx	lr
 800e47e:	bf00      	nop
 800e480:	40021000 	.word	0x40021000
 800e484:	00f42400 	.word	0x00f42400
 800e488:	016e3600 	.word	0x016e3600

0800e48c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800e48c:	b480      	push	{r7}
 800e48e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800e490:	4b03      	ldr	r3, [pc, #12]	@ (800e4a0 <HAL_RCC_GetHCLKFreq+0x14>)
 800e492:	681b      	ldr	r3, [r3, #0]
}
 800e494:	4618      	mov	r0, r3
 800e496:	46bd      	mov	sp, r7
 800e498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e49c:	4770      	bx	lr
 800e49e:	bf00      	nop
 800e4a0:	2000004c 	.word	0x2000004c

0800e4a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800e4a4:	b580      	push	{r7, lr}
 800e4a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800e4a8:	f7ff fff0 	bl	800e48c <HAL_RCC_GetHCLKFreq>
 800e4ac:	4602      	mov	r2, r0
 800e4ae:	4b06      	ldr	r3, [pc, #24]	@ (800e4c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800e4b0:	689b      	ldr	r3, [r3, #8]
 800e4b2:	0a1b      	lsrs	r3, r3, #8
 800e4b4:	f003 0307 	and.w	r3, r3, #7
 800e4b8:	4904      	ldr	r1, [pc, #16]	@ (800e4cc <HAL_RCC_GetPCLK1Freq+0x28>)
 800e4ba:	5ccb      	ldrb	r3, [r1, r3]
 800e4bc:	f003 031f 	and.w	r3, r3, #31
 800e4c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e4c4:	4618      	mov	r0, r3
 800e4c6:	bd80      	pop	{r7, pc}
 800e4c8:	40021000 	.word	0x40021000
 800e4cc:	080176f0 	.word	0x080176f0

0800e4d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800e4d0:	b580      	push	{r7, lr}
 800e4d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800e4d4:	f7ff ffda 	bl	800e48c <HAL_RCC_GetHCLKFreq>
 800e4d8:	4602      	mov	r2, r0
 800e4da:	4b06      	ldr	r3, [pc, #24]	@ (800e4f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800e4dc:	689b      	ldr	r3, [r3, #8]
 800e4de:	0adb      	lsrs	r3, r3, #11
 800e4e0:	f003 0307 	and.w	r3, r3, #7
 800e4e4:	4904      	ldr	r1, [pc, #16]	@ (800e4f8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800e4e6:	5ccb      	ldrb	r3, [r1, r3]
 800e4e8:	f003 031f 	and.w	r3, r3, #31
 800e4ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e4f0:	4618      	mov	r0, r3
 800e4f2:	bd80      	pop	{r7, pc}
 800e4f4:	40021000 	.word	0x40021000
 800e4f8:	080176f0 	.word	0x080176f0

0800e4fc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800e4fc:	b480      	push	{r7}
 800e4fe:	b087      	sub	sp, #28
 800e500:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800e502:	4b1e      	ldr	r3, [pc, #120]	@ (800e57c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e504:	68db      	ldr	r3, [r3, #12]
 800e506:	f003 0303 	and.w	r3, r3, #3
 800e50a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800e50c:	4b1b      	ldr	r3, [pc, #108]	@ (800e57c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e50e:	68db      	ldr	r3, [r3, #12]
 800e510:	091b      	lsrs	r3, r3, #4
 800e512:	f003 030f 	and.w	r3, r3, #15
 800e516:	3301      	adds	r3, #1
 800e518:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800e51a:	693b      	ldr	r3, [r7, #16]
 800e51c:	2b03      	cmp	r3, #3
 800e51e:	d10c      	bne.n	800e53a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e520:	4a17      	ldr	r2, [pc, #92]	@ (800e580 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800e522:	68fb      	ldr	r3, [r7, #12]
 800e524:	fbb2 f3f3 	udiv	r3, r2, r3
 800e528:	4a14      	ldr	r2, [pc, #80]	@ (800e57c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e52a:	68d2      	ldr	r2, [r2, #12]
 800e52c:	0a12      	lsrs	r2, r2, #8
 800e52e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e532:	fb02 f303 	mul.w	r3, r2, r3
 800e536:	617b      	str	r3, [r7, #20]
    break;
 800e538:	e00c      	b.n	800e554 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e53a:	4a12      	ldr	r2, [pc, #72]	@ (800e584 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800e53c:	68fb      	ldr	r3, [r7, #12]
 800e53e:	fbb2 f3f3 	udiv	r3, r2, r3
 800e542:	4a0e      	ldr	r2, [pc, #56]	@ (800e57c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e544:	68d2      	ldr	r2, [r2, #12]
 800e546:	0a12      	lsrs	r2, r2, #8
 800e548:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e54c:	fb02 f303 	mul.w	r3, r2, r3
 800e550:	617b      	str	r3, [r7, #20]
    break;
 800e552:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800e554:	4b09      	ldr	r3, [pc, #36]	@ (800e57c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e556:	68db      	ldr	r3, [r3, #12]
 800e558:	0e5b      	lsrs	r3, r3, #25
 800e55a:	f003 0303 	and.w	r3, r3, #3
 800e55e:	3301      	adds	r3, #1
 800e560:	005b      	lsls	r3, r3, #1
 800e562:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800e564:	697a      	ldr	r2, [r7, #20]
 800e566:	68bb      	ldr	r3, [r7, #8]
 800e568:	fbb2 f3f3 	udiv	r3, r2, r3
 800e56c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800e56e:	687b      	ldr	r3, [r7, #4]
}
 800e570:	4618      	mov	r0, r3
 800e572:	371c      	adds	r7, #28
 800e574:	46bd      	mov	sp, r7
 800e576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e57a:	4770      	bx	lr
 800e57c:	40021000 	.word	0x40021000
 800e580:	016e3600 	.word	0x016e3600
 800e584:	00f42400 	.word	0x00f42400

0800e588 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800e588:	b580      	push	{r7, lr}
 800e58a:	b086      	sub	sp, #24
 800e58c:	af00      	add	r7, sp, #0
 800e58e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800e590:	2300      	movs	r3, #0
 800e592:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800e594:	2300      	movs	r3, #0
 800e596:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	f000 8098 	beq.w	800e6d6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800e5a6:	2300      	movs	r3, #0
 800e5a8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800e5aa:	4b43      	ldr	r3, [pc, #268]	@ (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e5ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e5ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d10d      	bne.n	800e5d2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800e5b6:	4b40      	ldr	r3, [pc, #256]	@ (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e5b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e5ba:	4a3f      	ldr	r2, [pc, #252]	@ (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e5bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e5c0:	6593      	str	r3, [r2, #88]	@ 0x58
 800e5c2:	4b3d      	ldr	r3, [pc, #244]	@ (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e5c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e5c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e5ca:	60bb      	str	r3, [r7, #8]
 800e5cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800e5ce:	2301      	movs	r3, #1
 800e5d0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e5d2:	4b3a      	ldr	r3, [pc, #232]	@ (800e6bc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e5d4:	681b      	ldr	r3, [r3, #0]
 800e5d6:	4a39      	ldr	r2, [pc, #228]	@ (800e6bc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e5d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e5dc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800e5de:	f7fc faf1 	bl	800abc4 <HAL_GetTick>
 800e5e2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e5e4:	e009      	b.n	800e5fa <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e5e6:	f7fc faed 	bl	800abc4 <HAL_GetTick>
 800e5ea:	4602      	mov	r2, r0
 800e5ec:	68fb      	ldr	r3, [r7, #12]
 800e5ee:	1ad3      	subs	r3, r2, r3
 800e5f0:	2b02      	cmp	r3, #2
 800e5f2:	d902      	bls.n	800e5fa <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800e5f4:	2303      	movs	r3, #3
 800e5f6:	74fb      	strb	r3, [r7, #19]
        break;
 800e5f8:	e005      	b.n	800e606 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e5fa:	4b30      	ldr	r3, [pc, #192]	@ (800e6bc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e602:	2b00      	cmp	r3, #0
 800e604:	d0ef      	beq.n	800e5e6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800e606:	7cfb      	ldrb	r3, [r7, #19]
 800e608:	2b00      	cmp	r3, #0
 800e60a:	d159      	bne.n	800e6c0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800e60c:	4b2a      	ldr	r3, [pc, #168]	@ (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e60e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e612:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e616:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800e618:	697b      	ldr	r3, [r7, #20]
 800e61a:	2b00      	cmp	r3, #0
 800e61c:	d01e      	beq.n	800e65c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e622:	697a      	ldr	r2, [r7, #20]
 800e624:	429a      	cmp	r2, r3
 800e626:	d019      	beq.n	800e65c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800e628:	4b23      	ldr	r3, [pc, #140]	@ (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e62a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e62e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e632:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800e634:	4b20      	ldr	r3, [pc, #128]	@ (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e636:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e63a:	4a1f      	ldr	r2, [pc, #124]	@ (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e63c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e640:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800e644:	4b1c      	ldr	r3, [pc, #112]	@ (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e646:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e64a:	4a1b      	ldr	r2, [pc, #108]	@ (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e64c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e650:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800e654:	4a18      	ldr	r2, [pc, #96]	@ (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e656:	697b      	ldr	r3, [r7, #20]
 800e658:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800e65c:	697b      	ldr	r3, [r7, #20]
 800e65e:	f003 0301 	and.w	r3, r3, #1
 800e662:	2b00      	cmp	r3, #0
 800e664:	d016      	beq.n	800e694 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e666:	f7fc faad 	bl	800abc4 <HAL_GetTick>
 800e66a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e66c:	e00b      	b.n	800e686 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e66e:	f7fc faa9 	bl	800abc4 <HAL_GetTick>
 800e672:	4602      	mov	r2, r0
 800e674:	68fb      	ldr	r3, [r7, #12]
 800e676:	1ad3      	subs	r3, r2, r3
 800e678:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e67c:	4293      	cmp	r3, r2
 800e67e:	d902      	bls.n	800e686 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800e680:	2303      	movs	r3, #3
 800e682:	74fb      	strb	r3, [r7, #19]
            break;
 800e684:	e006      	b.n	800e694 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e686:	4b0c      	ldr	r3, [pc, #48]	@ (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e688:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e68c:	f003 0302 	and.w	r3, r3, #2
 800e690:	2b00      	cmp	r3, #0
 800e692:	d0ec      	beq.n	800e66e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800e694:	7cfb      	ldrb	r3, [r7, #19]
 800e696:	2b00      	cmp	r3, #0
 800e698:	d10b      	bne.n	800e6b2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e69a:	4b07      	ldr	r3, [pc, #28]	@ (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e69c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e6a0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e6a8:	4903      	ldr	r1, [pc, #12]	@ (800e6b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e6aa:	4313      	orrs	r3, r2
 800e6ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800e6b0:	e008      	b.n	800e6c4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800e6b2:	7cfb      	ldrb	r3, [r7, #19]
 800e6b4:	74bb      	strb	r3, [r7, #18]
 800e6b6:	e005      	b.n	800e6c4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800e6b8:	40021000 	.word	0x40021000
 800e6bc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e6c0:	7cfb      	ldrb	r3, [r7, #19]
 800e6c2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800e6c4:	7c7b      	ldrb	r3, [r7, #17]
 800e6c6:	2b01      	cmp	r3, #1
 800e6c8:	d105      	bne.n	800e6d6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800e6ca:	4ba7      	ldr	r3, [pc, #668]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e6cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e6ce:	4aa6      	ldr	r2, [pc, #664]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e6d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e6d4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	f003 0301 	and.w	r3, r3, #1
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d00a      	beq.n	800e6f8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800e6e2:	4ba1      	ldr	r3, [pc, #644]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e6e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e6e8:	f023 0203 	bic.w	r2, r3, #3
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	685b      	ldr	r3, [r3, #4]
 800e6f0:	499d      	ldr	r1, [pc, #628]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e6f2:	4313      	orrs	r3, r2
 800e6f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	f003 0302 	and.w	r3, r3, #2
 800e700:	2b00      	cmp	r3, #0
 800e702:	d00a      	beq.n	800e71a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800e704:	4b98      	ldr	r3, [pc, #608]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e706:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e70a:	f023 020c 	bic.w	r2, r3, #12
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	689b      	ldr	r3, [r3, #8]
 800e712:	4995      	ldr	r1, [pc, #596]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e714:	4313      	orrs	r3, r2
 800e716:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	681b      	ldr	r3, [r3, #0]
 800e71e:	f003 0304 	and.w	r3, r3, #4
 800e722:	2b00      	cmp	r3, #0
 800e724:	d00a      	beq.n	800e73c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800e726:	4b90      	ldr	r3, [pc, #576]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e728:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e72c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	68db      	ldr	r3, [r3, #12]
 800e734:	498c      	ldr	r1, [pc, #560]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e736:	4313      	orrs	r3, r2
 800e738:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	681b      	ldr	r3, [r3, #0]
 800e740:	f003 0308 	and.w	r3, r3, #8
 800e744:	2b00      	cmp	r3, #0
 800e746:	d00a      	beq.n	800e75e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800e748:	4b87      	ldr	r3, [pc, #540]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e74a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e74e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	691b      	ldr	r3, [r3, #16]
 800e756:	4984      	ldr	r1, [pc, #528]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e758:	4313      	orrs	r3, r2
 800e75a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	681b      	ldr	r3, [r3, #0]
 800e762:	f003 0310 	and.w	r3, r3, #16
 800e766:	2b00      	cmp	r3, #0
 800e768:	d00a      	beq.n	800e780 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800e76a:	4b7f      	ldr	r3, [pc, #508]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e76c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e770:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	695b      	ldr	r3, [r3, #20]
 800e778:	497b      	ldr	r1, [pc, #492]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e77a:	4313      	orrs	r3, r2
 800e77c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	f003 0320 	and.w	r3, r3, #32
 800e788:	2b00      	cmp	r3, #0
 800e78a:	d00a      	beq.n	800e7a2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800e78c:	4b76      	ldr	r3, [pc, #472]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e78e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e792:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	699b      	ldr	r3, [r3, #24]
 800e79a:	4973      	ldr	r1, [pc, #460]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e79c:	4313      	orrs	r3, r2
 800e79e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	681b      	ldr	r3, [r3, #0]
 800e7a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d00a      	beq.n	800e7c4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800e7ae:	4b6e      	ldr	r3, [pc, #440]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e7b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e7b4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	69db      	ldr	r3, [r3, #28]
 800e7bc:	496a      	ldr	r1, [pc, #424]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e7be:	4313      	orrs	r3, r2
 800e7c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	681b      	ldr	r3, [r3, #0]
 800e7c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	d00a      	beq.n	800e7e6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800e7d0:	4b65      	ldr	r3, [pc, #404]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e7d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e7d6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	6a1b      	ldr	r3, [r3, #32]
 800e7de:	4962      	ldr	r1, [pc, #392]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e7e0:	4313      	orrs	r3, r2
 800e7e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	681b      	ldr	r3, [r3, #0]
 800e7ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e7ee:	2b00      	cmp	r3, #0
 800e7f0:	d00a      	beq.n	800e808 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800e7f2:	4b5d      	ldr	r3, [pc, #372]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e7f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e7f8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e800:	4959      	ldr	r1, [pc, #356]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e802:	4313      	orrs	r3, r2
 800e804:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	681b      	ldr	r3, [r3, #0]
 800e80c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e810:	2b00      	cmp	r3, #0
 800e812:	d00a      	beq.n	800e82a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800e814:	4b54      	ldr	r3, [pc, #336]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e816:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800e81a:	f023 0203 	bic.w	r2, r3, #3
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e822:	4951      	ldr	r1, [pc, #324]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e824:	4313      	orrs	r3, r2
 800e826:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	681b      	ldr	r3, [r3, #0]
 800e82e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e832:	2b00      	cmp	r3, #0
 800e834:	d00a      	beq.n	800e84c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800e836:	4b4c      	ldr	r3, [pc, #304]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e838:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e83c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e844:	4948      	ldr	r1, [pc, #288]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e846:	4313      	orrs	r3, r2
 800e848:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e854:	2b00      	cmp	r3, #0
 800e856:	d015      	beq.n	800e884 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800e858:	4b43      	ldr	r3, [pc, #268]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e85a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e85e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e866:	4940      	ldr	r1, [pc, #256]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e868:	4313      	orrs	r3, r2
 800e86a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e872:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e876:	d105      	bne.n	800e884 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e878:	4b3b      	ldr	r3, [pc, #236]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e87a:	68db      	ldr	r3, [r3, #12]
 800e87c:	4a3a      	ldr	r2, [pc, #232]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e87e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e882:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	681b      	ldr	r3, [r3, #0]
 800e888:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	d015      	beq.n	800e8bc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800e890:	4b35      	ldr	r3, [pc, #212]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e892:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e896:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e89e:	4932      	ldr	r1, [pc, #200]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e8a0:	4313      	orrs	r3, r2
 800e8a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e8aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e8ae:	d105      	bne.n	800e8bc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e8b0:	4b2d      	ldr	r3, [pc, #180]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e8b2:	68db      	ldr	r3, [r3, #12]
 800e8b4:	4a2c      	ldr	r2, [pc, #176]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e8b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e8ba:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	681b      	ldr	r3, [r3, #0]
 800e8c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800e8c4:	2b00      	cmp	r3, #0
 800e8c6:	d015      	beq.n	800e8f4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800e8c8:	4b27      	ldr	r3, [pc, #156]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e8ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e8ce:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e8d6:	4924      	ldr	r1, [pc, #144]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e8d8:	4313      	orrs	r3, r2
 800e8da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e8e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e8e6:	d105      	bne.n	800e8f4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e8e8:	4b1f      	ldr	r3, [pc, #124]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e8ea:	68db      	ldr	r3, [r3, #12]
 800e8ec:	4a1e      	ldr	r2, [pc, #120]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e8ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e8f2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	681b      	ldr	r3, [r3, #0]
 800e8f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	d015      	beq.n	800e92c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800e900:	4b19      	ldr	r3, [pc, #100]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e902:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e906:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e90e:	4916      	ldr	r1, [pc, #88]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e910:	4313      	orrs	r3, r2
 800e912:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e91a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e91e:	d105      	bne.n	800e92c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e920:	4b11      	ldr	r3, [pc, #68]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e922:	68db      	ldr	r3, [r3, #12]
 800e924:	4a10      	ldr	r2, [pc, #64]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e926:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e92a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e934:	2b00      	cmp	r3, #0
 800e936:	d019      	beq.n	800e96c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800e938:	4b0b      	ldr	r3, [pc, #44]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e93a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e93e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e946:	4908      	ldr	r1, [pc, #32]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e948:	4313      	orrs	r3, r2
 800e94a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e952:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e956:	d109      	bne.n	800e96c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e958:	4b03      	ldr	r3, [pc, #12]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e95a:	68db      	ldr	r3, [r3, #12]
 800e95c:	4a02      	ldr	r2, [pc, #8]	@ (800e968 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e95e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e962:	60d3      	str	r3, [r2, #12]
 800e964:	e002      	b.n	800e96c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800e966:	bf00      	nop
 800e968:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	681b      	ldr	r3, [r3, #0]
 800e970:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e974:	2b00      	cmp	r3, #0
 800e976:	d015      	beq.n	800e9a4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800e978:	4b29      	ldr	r3, [pc, #164]	@ (800ea20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e97a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e97e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e986:	4926      	ldr	r1, [pc, #152]	@ (800ea20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e988:	4313      	orrs	r3, r2
 800e98a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e992:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e996:	d105      	bne.n	800e9a4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800e998:	4b21      	ldr	r3, [pc, #132]	@ (800ea20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e99a:	68db      	ldr	r3, [r3, #12]
 800e99c:	4a20      	ldr	r2, [pc, #128]	@ (800ea20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e99e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e9a2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	681b      	ldr	r3, [r3, #0]
 800e9a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d015      	beq.n	800e9dc <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800e9b0:	4b1b      	ldr	r3, [pc, #108]	@ (800ea20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e9b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e9b6:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e9be:	4918      	ldr	r1, [pc, #96]	@ (800ea20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e9c0:	4313      	orrs	r3, r2
 800e9c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e9ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e9ce:	d105      	bne.n	800e9dc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800e9d0:	4b13      	ldr	r3, [pc, #76]	@ (800ea20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e9d2:	68db      	ldr	r3, [r3, #12]
 800e9d4:	4a12      	ldr	r2, [pc, #72]	@ (800ea20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e9d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e9da:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	681b      	ldr	r3, [r3, #0]
 800e9e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	d015      	beq.n	800ea14 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800e9e8:	4b0d      	ldr	r3, [pc, #52]	@ (800ea20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e9ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800e9ee:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e9f6:	490a      	ldr	r1, [pc, #40]	@ (800ea20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e9f8:	4313      	orrs	r3, r2
 800e9fa:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ea02:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ea06:	d105      	bne.n	800ea14 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ea08:	4b05      	ldr	r3, [pc, #20]	@ (800ea20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ea0a:	68db      	ldr	r3, [r3, #12]
 800ea0c:	4a04      	ldr	r2, [pc, #16]	@ (800ea20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ea0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ea12:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800ea14:	7cbb      	ldrb	r3, [r7, #18]
}
 800ea16:	4618      	mov	r0, r3
 800ea18:	3718      	adds	r7, #24
 800ea1a:	46bd      	mov	sp, r7
 800ea1c:	bd80      	pop	{r7, pc}
 800ea1e:	bf00      	nop
 800ea20:	40021000 	.word	0x40021000

0800ea24 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800ea24:	b580      	push	{r7, lr}
 800ea26:	b084      	sub	sp, #16
 800ea28:	af00      	add	r7, sp, #0
 800ea2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800ea2c:	2301      	movs	r3, #1
 800ea2e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	d070      	beq.n	800eb18 <HAL_RTC_Init+0xf4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800ea3c:	b2db      	uxtb	r3, r3
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	d106      	bne.n	800ea50 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	2200      	movs	r2, #0
 800ea46:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800ea4a:	6878      	ldr	r0, [r7, #4]
 800ea4c:	f7fb fdd8 	bl	800a600 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	2202      	movs	r2, #2
 800ea54:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	68db      	ldr	r3, [r3, #12]
 800ea5e:	f003 0310 	and.w	r3, r3, #16
 800ea62:	2b10      	cmp	r3, #16
 800ea64:	d04f      	beq.n	800eb06 <HAL_RTC_Init+0xe2>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	681b      	ldr	r3, [r3, #0]
 800ea6a:	22ca      	movs	r2, #202	@ 0xca
 800ea6c:	625a      	str	r2, [r3, #36]	@ 0x24
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	681b      	ldr	r3, [r3, #0]
 800ea72:	2253      	movs	r2, #83	@ 0x53
 800ea74:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800ea76:	6878      	ldr	r0, [r7, #4]
 800ea78:	f000 f878 	bl	800eb6c <RTC_EnterInitMode>
 800ea7c:	4603      	mov	r3, r0
 800ea7e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800ea80:	7bfb      	ldrb	r3, [r7, #15]
 800ea82:	2b00      	cmp	r3, #0
 800ea84:	d126      	bne.n	800ead4 <HAL_RTC_Init+0xb0>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(hrtc->Instance->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	681b      	ldr	r3, [r3, #0]
 800ea8a:	699b      	ldr	r3, [r3, #24]
 800ea8c:	687a      	ldr	r2, [r7, #4]
 800ea8e:	6812      	ldr	r2, [r2, #0]
 800ea90:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 800ea94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ea98:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(hrtc->Instance->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	681b      	ldr	r3, [r3, #0]
 800ea9e:	6999      	ldr	r1, [r3, #24]
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	685a      	ldr	r2, [r3, #4]
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	691b      	ldr	r3, [r3, #16]
 800eaa8:	431a      	orrs	r2, r3
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	699b      	ldr	r3, [r3, #24]
 800eaae:	431a      	orrs	r2, r3
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	681b      	ldr	r3, [r3, #0]
 800eab4:	430a      	orrs	r2, r1
 800eab6:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        WRITE_REG(hrtc->Instance->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	68d9      	ldr	r1, [r3, #12]
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	689b      	ldr	r3, [r3, #8]
 800eac0:	041a      	lsls	r2, r3, #16
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	681b      	ldr	r3, [r3, #0]
 800eac6:	430a      	orrs	r2, r1
 800eac8:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800eaca:	6878      	ldr	r0, [r7, #4]
 800eacc:	f000 f884 	bl	800ebd8 <RTC_ExitInitMode>
 800ead0:	4603      	mov	r3, r0
 800ead2:	73fb      	strb	r3, [r7, #15]
      }

      if (status == HAL_OK)
 800ead4:	7bfb      	ldrb	r3, [r7, #15]
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	d110      	bne.n	800eafc <HAL_RTC_Init+0xd8>
      {
        MODIFY_REG(hrtc->Instance->CR, \
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	681b      	ldr	r3, [r3, #0]
 800eade:	699b      	ldr	r3, [r3, #24]
 800eae0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	6a1a      	ldr	r2, [r3, #32]
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	69db      	ldr	r3, [r3, #28]
 800eaec:	431a      	orrs	r2, r3
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	695b      	ldr	r3, [r3, #20]
 800eaf2:	431a      	orrs	r2, r3
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	681b      	ldr	r3, [r3, #0]
 800eaf8:	430a      	orrs	r2, r1
 800eafa:	619a      	str	r2, [r3, #24]
                   RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN, \
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	22ff      	movs	r2, #255	@ 0xff
 800eb02:	625a      	str	r2, [r3, #36]	@ 0x24
 800eb04:	e001      	b.n	800eb0a <HAL_RTC_Init+0xe6>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800eb06:	2300      	movs	r3, #0
 800eb08:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800eb0a:	7bfb      	ldrb	r3, [r7, #15]
 800eb0c:	2b00      	cmp	r3, #0
 800eb0e:	d103      	bne.n	800eb18 <HAL_RTC_Init+0xf4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	2201      	movs	r2, #1
 800eb14:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
  }

  return status;
 800eb18:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb1a:	4618      	mov	r0, r3
 800eb1c:	3710      	adds	r7, #16
 800eb1e:	46bd      	mov	sp, r7
 800eb20:	bd80      	pop	{r7, pc}
	...

0800eb24 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800eb24:	b580      	push	{r7, lr}
 800eb26:	b084      	sub	sp, #16
 800eb28:	af00      	add	r7, sp, #0
 800eb2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	681b      	ldr	r3, [r3, #0]
 800eb30:	4a0d      	ldr	r2, [pc, #52]	@ (800eb68 <HAL_RTC_WaitForSynchro+0x44>)
 800eb32:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800eb34:	f7fc f846 	bl	800abc4 <HAL_GetTick>
 800eb38:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_RSF) == 0U)
 800eb3a:	e009      	b.n	800eb50 <HAL_RTC_WaitForSynchro+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800eb3c:	f7fc f842 	bl	800abc4 <HAL_GetTick>
 800eb40:	4602      	mov	r2, r0
 800eb42:	68fb      	ldr	r3, [r7, #12]
 800eb44:	1ad3      	subs	r3, r2, r3
 800eb46:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800eb4a:	d901      	bls.n	800eb50 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 800eb4c:	2303      	movs	r3, #3
 800eb4e:	e007      	b.n	800eb60 <HAL_RTC_WaitForSynchro+0x3c>
  while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_RSF) == 0U)
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	681b      	ldr	r3, [r3, #0]
 800eb54:	68db      	ldr	r3, [r3, #12]
 800eb56:	f003 0320 	and.w	r3, r3, #32
 800eb5a:	2b00      	cmp	r3, #0
 800eb5c:	d0ee      	beq.n	800eb3c <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 800eb5e:	2300      	movs	r3, #0
}
 800eb60:	4618      	mov	r0, r3
 800eb62:	3710      	adds	r7, #16
 800eb64:	46bd      	mov	sp, r7
 800eb66:	bd80      	pop	{r7, pc}
 800eb68:	0001005f 	.word	0x0001005f

0800eb6c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800eb6c:	b580      	push	{r7, lr}
 800eb6e:	b084      	sub	sp, #16
 800eb70:	af00      	add	r7, sp, #0
 800eb72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800eb74:	2300      	movs	r3, #0
 800eb76:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	681b      	ldr	r3, [r3, #0]
 800eb7c:	68db      	ldr	r3, [r3, #12]
 800eb7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d123      	bne.n	800ebce <RTC_EnterInitMode+0x62>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	681b      	ldr	r3, [r3, #0]
 800eb8a:	68da      	ldr	r2, [r3, #12]
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	681b      	ldr	r3, [r3, #0]
 800eb90:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800eb94:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800eb96:	f7fc f815 	bl	800abc4 <HAL_GetTick>
 800eb9a:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800eb9c:	e00d      	b.n	800ebba <RTC_EnterInitMode+0x4e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800eb9e:	f7fc f811 	bl	800abc4 <HAL_GetTick>
 800eba2:	4602      	mov	r2, r0
 800eba4:	68bb      	ldr	r3, [r7, #8]
 800eba6:	1ad3      	subs	r3, r2, r3
 800eba8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ebac:	d905      	bls.n	800ebba <RTC_EnterInitMode+0x4e>
      {
        status = HAL_TIMEOUT;
 800ebae:	2303      	movs	r3, #3
 800ebb0:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ebb2:	687b      	ldr	r3, [r7, #4]
 800ebb4:	2203      	movs	r2, #3
 800ebb6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	681b      	ldr	r3, [r3, #0]
 800ebbe:	68db      	ldr	r3, [r3, #12]
 800ebc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	d102      	bne.n	800ebce <RTC_EnterInitMode+0x62>
 800ebc8:	7bfb      	ldrb	r3, [r7, #15]
 800ebca:	2b03      	cmp	r3, #3
 800ebcc:	d1e7      	bne.n	800eb9e <RTC_EnterInitMode+0x32>
      }
    }
  }

  return status;
 800ebce:	7bfb      	ldrb	r3, [r7, #15]
}
 800ebd0:	4618      	mov	r0, r3
 800ebd2:	3710      	adds	r7, #16
 800ebd4:	46bd      	mov	sp, r7
 800ebd6:	bd80      	pop	{r7, pc}

0800ebd8 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800ebd8:	b580      	push	{r7, lr}
 800ebda:	b084      	sub	sp, #16
 800ebdc:	af00      	add	r7, sp, #0
 800ebde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ebe0:	2300      	movs	r3, #0
 800ebe2:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	681b      	ldr	r3, [r3, #0]
 800ebe8:	68da      	ldr	r2, [r3, #12]
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	681b      	ldr	r3, [r3, #0]
 800ebee:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800ebf2:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	681b      	ldr	r3, [r3, #0]
 800ebf8:	699b      	ldr	r3, [r3, #24]
 800ebfa:	f003 0320 	and.w	r3, r3, #32
 800ebfe:	2b00      	cmp	r3, #0
 800ec00:	d10c      	bne.n	800ec1c <RTC_ExitInitMode+0x44>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800ec02:	6878      	ldr	r0, [r7, #4]
 800ec04:	f7ff ff8e 	bl	800eb24 <HAL_RTC_WaitForSynchro>
 800ec08:	4603      	mov	r3, r0
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	d022      	beq.n	800ec54 <RTC_ExitInitMode+0x7c>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	2203      	movs	r2, #3
 800ec12:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      status = HAL_TIMEOUT;
 800ec16:	2303      	movs	r3, #3
 800ec18:	73fb      	strb	r3, [r7, #15]
 800ec1a:	e01b      	b.n	800ec54 <RTC_ExitInitMode+0x7c>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD);
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	681b      	ldr	r3, [r3, #0]
 800ec20:	699a      	ldr	r2, [r3, #24]
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	681b      	ldr	r3, [r3, #0]
 800ec26:	f022 0220 	bic.w	r2, r2, #32
 800ec2a:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800ec2c:	6878      	ldr	r0, [r7, #4]
 800ec2e:	f7ff ff79 	bl	800eb24 <HAL_RTC_WaitForSynchro>
 800ec32:	4603      	mov	r3, r0
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	d005      	beq.n	800ec44 <RTC_ExitInitMode+0x6c>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	2203      	movs	r2, #3
 800ec3c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      status = HAL_TIMEOUT;
 800ec40:	2303      	movs	r3, #3
 800ec42:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD);
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	681b      	ldr	r3, [r3, #0]
 800ec48:	699a      	ldr	r2, [r3, #24]
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	681b      	ldr	r3, [r3, #0]
 800ec4e:	f042 0220 	orr.w	r2, r2, #32
 800ec52:	619a      	str	r2, [r3, #24]
  }

  return status;
 800ec54:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec56:	4618      	mov	r0, r3
 800ec58:	3710      	adds	r7, #16
 800ec5a:	46bd      	mov	sp, r7
 800ec5c:	bd80      	pop	{r7, pc}

0800ec5e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ec5e:	b580      	push	{r7, lr}
 800ec60:	b084      	sub	sp, #16
 800ec62:	af00      	add	r7, sp, #0
 800ec64:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	2b00      	cmp	r3, #0
 800ec6a:	d101      	bne.n	800ec70 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ec6c:	2301      	movs	r3, #1
 800ec6e:	e09d      	b.n	800edac <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d108      	bne.n	800ec8a <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	685b      	ldr	r3, [r3, #4]
 800ec7c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ec80:	d009      	beq.n	800ec96 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	2200      	movs	r2, #0
 800ec86:	61da      	str	r2, [r3, #28]
 800ec88:	e005      	b.n	800ec96 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	2200      	movs	r2, #0
 800ec8e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	2200      	movs	r2, #0
 800ec94:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	2200      	movs	r2, #0
 800ec9a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800eca2:	b2db      	uxtb	r3, r3
 800eca4:	2b00      	cmp	r3, #0
 800eca6:	d106      	bne.n	800ecb6 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	2200      	movs	r2, #0
 800ecac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ecb0:	6878      	ldr	r0, [r7, #4]
 800ecb2:	f7fb fce1 	bl	800a678 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	2202      	movs	r2, #2
 800ecba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	681b      	ldr	r3, [r3, #0]
 800ecc2:	681a      	ldr	r2, [r3, #0]
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	681b      	ldr	r3, [r3, #0]
 800ecc8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800eccc:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	68db      	ldr	r3, [r3, #12]
 800ecd2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ecd6:	d902      	bls.n	800ecde <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800ecd8:	2300      	movs	r3, #0
 800ecda:	60fb      	str	r3, [r7, #12]
 800ecdc:	e002      	b.n	800ece4 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800ecde:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ece2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	68db      	ldr	r3, [r3, #12]
 800ece8:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800ecec:	d007      	beq.n	800ecfe <HAL_SPI_Init+0xa0>
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	68db      	ldr	r3, [r3, #12]
 800ecf2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ecf6:	d002      	beq.n	800ecfe <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	2200      	movs	r2, #0
 800ecfc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ecfe:	687b      	ldr	r3, [r7, #4]
 800ed00:	685b      	ldr	r3, [r3, #4]
 800ed02:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	689b      	ldr	r3, [r3, #8]
 800ed0a:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800ed0e:	431a      	orrs	r2, r3
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	691b      	ldr	r3, [r3, #16]
 800ed14:	f003 0302 	and.w	r3, r3, #2
 800ed18:	431a      	orrs	r2, r3
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	695b      	ldr	r3, [r3, #20]
 800ed1e:	f003 0301 	and.w	r3, r3, #1
 800ed22:	431a      	orrs	r2, r3
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	699b      	ldr	r3, [r3, #24]
 800ed28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ed2c:	431a      	orrs	r2, r3
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	69db      	ldr	r3, [r3, #28]
 800ed32:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ed36:	431a      	orrs	r2, r3
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	6a1b      	ldr	r3, [r3, #32]
 800ed3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ed40:	ea42 0103 	orr.w	r1, r2, r3
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed48:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	681b      	ldr	r3, [r3, #0]
 800ed50:	430a      	orrs	r2, r1
 800ed52:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	699b      	ldr	r3, [r3, #24]
 800ed58:	0c1b      	lsrs	r3, r3, #16
 800ed5a:	f003 0204 	and.w	r2, r3, #4
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ed62:	f003 0310 	and.w	r3, r3, #16
 800ed66:	431a      	orrs	r2, r3
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ed6c:	f003 0308 	and.w	r3, r3, #8
 800ed70:	431a      	orrs	r2, r3
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	68db      	ldr	r3, [r3, #12]
 800ed76:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800ed7a:	ea42 0103 	orr.w	r1, r2, r3
 800ed7e:	68fb      	ldr	r3, [r7, #12]
 800ed80:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	681b      	ldr	r3, [r3, #0]
 800ed88:	430a      	orrs	r2, r1
 800ed8a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	681b      	ldr	r3, [r3, #0]
 800ed90:	69da      	ldr	r2, [r3, #28]
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	681b      	ldr	r3, [r3, #0]
 800ed96:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ed9a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	2200      	movs	r2, #0
 800eda0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	2201      	movs	r2, #1
 800eda6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800edaa:	2300      	movs	r3, #0
}
 800edac:	4618      	mov	r0, r3
 800edae:	3710      	adds	r7, #16
 800edb0:	46bd      	mov	sp, r7
 800edb2:	bd80      	pop	{r7, pc}

0800edb4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800edb4:	b580      	push	{r7, lr}
 800edb6:	b088      	sub	sp, #32
 800edb8:	af00      	add	r7, sp, #0
 800edba:	60f8      	str	r0, [r7, #12]
 800edbc:	60b9      	str	r1, [r7, #8]
 800edbe:	603b      	str	r3, [r7, #0]
 800edc0:	4613      	mov	r3, r2
 800edc2:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800edc4:	f7fb fefe 	bl	800abc4 <HAL_GetTick>
 800edc8:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800edca:	88fb      	ldrh	r3, [r7, #6]
 800edcc:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800edce:	68fb      	ldr	r3, [r7, #12]
 800edd0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800edd4:	b2db      	uxtb	r3, r3
 800edd6:	2b01      	cmp	r3, #1
 800edd8:	d001      	beq.n	800edde <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800edda:	2302      	movs	r3, #2
 800eddc:	e15c      	b.n	800f098 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800edde:	68bb      	ldr	r3, [r7, #8]
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d002      	beq.n	800edea <HAL_SPI_Transmit+0x36>
 800ede4:	88fb      	ldrh	r3, [r7, #6]
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d101      	bne.n	800edee <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800edea:	2301      	movs	r3, #1
 800edec:	e154      	b.n	800f098 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800edee:	68fb      	ldr	r3, [r7, #12]
 800edf0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800edf4:	2b01      	cmp	r3, #1
 800edf6:	d101      	bne.n	800edfc <HAL_SPI_Transmit+0x48>
 800edf8:	2302      	movs	r3, #2
 800edfa:	e14d      	b.n	800f098 <HAL_SPI_Transmit+0x2e4>
 800edfc:	68fb      	ldr	r3, [r7, #12]
 800edfe:	2201      	movs	r2, #1
 800ee00:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	2203      	movs	r2, #3
 800ee08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ee0c:	68fb      	ldr	r3, [r7, #12]
 800ee0e:	2200      	movs	r2, #0
 800ee10:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	68ba      	ldr	r2, [r7, #8]
 800ee16:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800ee18:	68fb      	ldr	r3, [r7, #12]
 800ee1a:	88fa      	ldrh	r2, [r7, #6]
 800ee1c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800ee1e:	68fb      	ldr	r3, [r7, #12]
 800ee20:	88fa      	ldrh	r2, [r7, #6]
 800ee22:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ee24:	68fb      	ldr	r3, [r7, #12]
 800ee26:	2200      	movs	r2, #0
 800ee28:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800ee2a:	68fb      	ldr	r3, [r7, #12]
 800ee2c:	2200      	movs	r2, #0
 800ee2e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800ee32:	68fb      	ldr	r3, [r7, #12]
 800ee34:	2200      	movs	r2, #0
 800ee36:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800ee3a:	68fb      	ldr	r3, [r7, #12]
 800ee3c:	2200      	movs	r2, #0
 800ee3e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800ee40:	68fb      	ldr	r3, [r7, #12]
 800ee42:	2200      	movs	r2, #0
 800ee44:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ee46:	68fb      	ldr	r3, [r7, #12]
 800ee48:	689b      	ldr	r3, [r3, #8]
 800ee4a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ee4e:	d10f      	bne.n	800ee70 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ee50:	68fb      	ldr	r3, [r7, #12]
 800ee52:	681b      	ldr	r3, [r3, #0]
 800ee54:	681a      	ldr	r2, [r3, #0]
 800ee56:	68fb      	ldr	r3, [r7, #12]
 800ee58:	681b      	ldr	r3, [r3, #0]
 800ee5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ee5e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ee60:	68fb      	ldr	r3, [r7, #12]
 800ee62:	681b      	ldr	r3, [r3, #0]
 800ee64:	681a      	ldr	r2, [r3, #0]
 800ee66:	68fb      	ldr	r3, [r7, #12]
 800ee68:	681b      	ldr	r3, [r3, #0]
 800ee6a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ee6e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ee70:	68fb      	ldr	r3, [r7, #12]
 800ee72:	681b      	ldr	r3, [r3, #0]
 800ee74:	681b      	ldr	r3, [r3, #0]
 800ee76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ee7a:	2b40      	cmp	r3, #64	@ 0x40
 800ee7c:	d007      	beq.n	800ee8e <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ee7e:	68fb      	ldr	r3, [r7, #12]
 800ee80:	681b      	ldr	r3, [r3, #0]
 800ee82:	681a      	ldr	r2, [r3, #0]
 800ee84:	68fb      	ldr	r3, [r7, #12]
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ee8c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ee8e:	68fb      	ldr	r3, [r7, #12]
 800ee90:	68db      	ldr	r3, [r3, #12]
 800ee92:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ee96:	d952      	bls.n	800ef3e <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ee98:	68fb      	ldr	r3, [r7, #12]
 800ee9a:	685b      	ldr	r3, [r3, #4]
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	d002      	beq.n	800eea6 <HAL_SPI_Transmit+0xf2>
 800eea0:	8b7b      	ldrh	r3, [r7, #26]
 800eea2:	2b01      	cmp	r3, #1
 800eea4:	d145      	bne.n	800ef32 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800eea6:	68fb      	ldr	r3, [r7, #12]
 800eea8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eeaa:	881a      	ldrh	r2, [r3, #0]
 800eeac:	68fb      	ldr	r3, [r7, #12]
 800eeae:	681b      	ldr	r3, [r3, #0]
 800eeb0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eeb6:	1c9a      	adds	r2, r3, #2
 800eeb8:	68fb      	ldr	r3, [r7, #12]
 800eeba:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800eebc:	68fb      	ldr	r3, [r7, #12]
 800eebe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800eec0:	b29b      	uxth	r3, r3
 800eec2:	3b01      	subs	r3, #1
 800eec4:	b29a      	uxth	r2, r3
 800eec6:	68fb      	ldr	r3, [r7, #12]
 800eec8:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800eeca:	e032      	b.n	800ef32 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800eecc:	68fb      	ldr	r3, [r7, #12]
 800eece:	681b      	ldr	r3, [r3, #0]
 800eed0:	689b      	ldr	r3, [r3, #8]
 800eed2:	f003 0302 	and.w	r3, r3, #2
 800eed6:	2b02      	cmp	r3, #2
 800eed8:	d112      	bne.n	800ef00 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800eeda:	68fb      	ldr	r3, [r7, #12]
 800eedc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eede:	881a      	ldrh	r2, [r3, #0]
 800eee0:	68fb      	ldr	r3, [r7, #12]
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800eee6:	68fb      	ldr	r3, [r7, #12]
 800eee8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eeea:	1c9a      	adds	r2, r3, #2
 800eeec:	68fb      	ldr	r3, [r7, #12]
 800eeee:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800eef0:	68fb      	ldr	r3, [r7, #12]
 800eef2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800eef4:	b29b      	uxth	r3, r3
 800eef6:	3b01      	subs	r3, #1
 800eef8:	b29a      	uxth	r2, r3
 800eefa:	68fb      	ldr	r3, [r7, #12]
 800eefc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800eefe:	e018      	b.n	800ef32 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ef00:	f7fb fe60 	bl	800abc4 <HAL_GetTick>
 800ef04:	4602      	mov	r2, r0
 800ef06:	69fb      	ldr	r3, [r7, #28]
 800ef08:	1ad3      	subs	r3, r2, r3
 800ef0a:	683a      	ldr	r2, [r7, #0]
 800ef0c:	429a      	cmp	r2, r3
 800ef0e:	d803      	bhi.n	800ef18 <HAL_SPI_Transmit+0x164>
 800ef10:	683b      	ldr	r3, [r7, #0]
 800ef12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ef16:	d102      	bne.n	800ef1e <HAL_SPI_Transmit+0x16a>
 800ef18:	683b      	ldr	r3, [r7, #0]
 800ef1a:	2b00      	cmp	r3, #0
 800ef1c:	d109      	bne.n	800ef32 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800ef1e:	68fb      	ldr	r3, [r7, #12]
 800ef20:	2201      	movs	r2, #1
 800ef22:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800ef26:	68fb      	ldr	r3, [r7, #12]
 800ef28:	2200      	movs	r2, #0
 800ef2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800ef2e:	2303      	movs	r3, #3
 800ef30:	e0b2      	b.n	800f098 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800ef32:	68fb      	ldr	r3, [r7, #12]
 800ef34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ef36:	b29b      	uxth	r3, r3
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	d1c7      	bne.n	800eecc <HAL_SPI_Transmit+0x118>
 800ef3c:	e083      	b.n	800f046 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ef3e:	68fb      	ldr	r3, [r7, #12]
 800ef40:	685b      	ldr	r3, [r3, #4]
 800ef42:	2b00      	cmp	r3, #0
 800ef44:	d002      	beq.n	800ef4c <HAL_SPI_Transmit+0x198>
 800ef46:	8b7b      	ldrh	r3, [r7, #26]
 800ef48:	2b01      	cmp	r3, #1
 800ef4a:	d177      	bne.n	800f03c <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800ef4c:	68fb      	ldr	r3, [r7, #12]
 800ef4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ef50:	b29b      	uxth	r3, r3
 800ef52:	2b01      	cmp	r3, #1
 800ef54:	d912      	bls.n	800ef7c <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ef56:	68fb      	ldr	r3, [r7, #12]
 800ef58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ef5a:	881a      	ldrh	r2, [r3, #0]
 800ef5c:	68fb      	ldr	r3, [r7, #12]
 800ef5e:	681b      	ldr	r3, [r3, #0]
 800ef60:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ef62:	68fb      	ldr	r3, [r7, #12]
 800ef64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ef66:	1c9a      	adds	r2, r3, #2
 800ef68:	68fb      	ldr	r3, [r7, #12]
 800ef6a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800ef6c:	68fb      	ldr	r3, [r7, #12]
 800ef6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ef70:	b29b      	uxth	r3, r3
 800ef72:	3b02      	subs	r3, #2
 800ef74:	b29a      	uxth	r2, r3
 800ef76:	68fb      	ldr	r3, [r7, #12]
 800ef78:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ef7a:	e05f      	b.n	800f03c <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800ef7c:	68fb      	ldr	r3, [r7, #12]
 800ef7e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ef80:	68fb      	ldr	r3, [r7, #12]
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	330c      	adds	r3, #12
 800ef86:	7812      	ldrb	r2, [r2, #0]
 800ef88:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800ef8a:	68fb      	ldr	r3, [r7, #12]
 800ef8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ef8e:	1c5a      	adds	r2, r3, #1
 800ef90:	68fb      	ldr	r3, [r7, #12]
 800ef92:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800ef94:	68fb      	ldr	r3, [r7, #12]
 800ef96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ef98:	b29b      	uxth	r3, r3
 800ef9a:	3b01      	subs	r3, #1
 800ef9c:	b29a      	uxth	r2, r3
 800ef9e:	68fb      	ldr	r3, [r7, #12]
 800efa0:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800efa2:	e04b      	b.n	800f03c <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800efa4:	68fb      	ldr	r3, [r7, #12]
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	689b      	ldr	r3, [r3, #8]
 800efaa:	f003 0302 	and.w	r3, r3, #2
 800efae:	2b02      	cmp	r3, #2
 800efb0:	d12b      	bne.n	800f00a <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800efb2:	68fb      	ldr	r3, [r7, #12]
 800efb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800efb6:	b29b      	uxth	r3, r3
 800efb8:	2b01      	cmp	r3, #1
 800efba:	d912      	bls.n	800efe2 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800efbc:	68fb      	ldr	r3, [r7, #12]
 800efbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800efc0:	881a      	ldrh	r2, [r3, #0]
 800efc2:	68fb      	ldr	r3, [r7, #12]
 800efc4:	681b      	ldr	r3, [r3, #0]
 800efc6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800efc8:	68fb      	ldr	r3, [r7, #12]
 800efca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800efcc:	1c9a      	adds	r2, r3, #2
 800efce:	68fb      	ldr	r3, [r7, #12]
 800efd0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800efd2:	68fb      	ldr	r3, [r7, #12]
 800efd4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800efd6:	b29b      	uxth	r3, r3
 800efd8:	3b02      	subs	r3, #2
 800efda:	b29a      	uxth	r2, r3
 800efdc:	68fb      	ldr	r3, [r7, #12]
 800efde:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800efe0:	e02c      	b.n	800f03c <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800efe2:	68fb      	ldr	r3, [r7, #12]
 800efe4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800efe6:	68fb      	ldr	r3, [r7, #12]
 800efe8:	681b      	ldr	r3, [r3, #0]
 800efea:	330c      	adds	r3, #12
 800efec:	7812      	ldrb	r2, [r2, #0]
 800efee:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800eff0:	68fb      	ldr	r3, [r7, #12]
 800eff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eff4:	1c5a      	adds	r2, r3, #1
 800eff6:	68fb      	ldr	r3, [r7, #12]
 800eff8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800effa:	68fb      	ldr	r3, [r7, #12]
 800effc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800effe:	b29b      	uxth	r3, r3
 800f000:	3b01      	subs	r3, #1
 800f002:	b29a      	uxth	r2, r3
 800f004:	68fb      	ldr	r3, [r7, #12]
 800f006:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f008:	e018      	b.n	800f03c <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f00a:	f7fb fddb 	bl	800abc4 <HAL_GetTick>
 800f00e:	4602      	mov	r2, r0
 800f010:	69fb      	ldr	r3, [r7, #28]
 800f012:	1ad3      	subs	r3, r2, r3
 800f014:	683a      	ldr	r2, [r7, #0]
 800f016:	429a      	cmp	r2, r3
 800f018:	d803      	bhi.n	800f022 <HAL_SPI_Transmit+0x26e>
 800f01a:	683b      	ldr	r3, [r7, #0]
 800f01c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f020:	d102      	bne.n	800f028 <HAL_SPI_Transmit+0x274>
 800f022:	683b      	ldr	r3, [r7, #0]
 800f024:	2b00      	cmp	r3, #0
 800f026:	d109      	bne.n	800f03c <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800f028:	68fb      	ldr	r3, [r7, #12]
 800f02a:	2201      	movs	r2, #1
 800f02c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800f030:	68fb      	ldr	r3, [r7, #12]
 800f032:	2200      	movs	r2, #0
 800f034:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800f038:	2303      	movs	r3, #3
 800f03a:	e02d      	b.n	800f098 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800f03c:	68fb      	ldr	r3, [r7, #12]
 800f03e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f040:	b29b      	uxth	r3, r3
 800f042:	2b00      	cmp	r3, #0
 800f044:	d1ae      	bne.n	800efa4 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800f046:	69fa      	ldr	r2, [r7, #28]
 800f048:	6839      	ldr	r1, [r7, #0]
 800f04a:	68f8      	ldr	r0, [r7, #12]
 800f04c:	f000 fcf6 	bl	800fa3c <SPI_EndRxTxTransaction>
 800f050:	4603      	mov	r3, r0
 800f052:	2b00      	cmp	r3, #0
 800f054:	d002      	beq.n	800f05c <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f056:	68fb      	ldr	r3, [r7, #12]
 800f058:	2220      	movs	r2, #32
 800f05a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800f05c:	68fb      	ldr	r3, [r7, #12]
 800f05e:	689b      	ldr	r3, [r3, #8]
 800f060:	2b00      	cmp	r3, #0
 800f062:	d10a      	bne.n	800f07a <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f064:	2300      	movs	r3, #0
 800f066:	617b      	str	r3, [r7, #20]
 800f068:	68fb      	ldr	r3, [r7, #12]
 800f06a:	681b      	ldr	r3, [r3, #0]
 800f06c:	68db      	ldr	r3, [r3, #12]
 800f06e:	617b      	str	r3, [r7, #20]
 800f070:	68fb      	ldr	r3, [r7, #12]
 800f072:	681b      	ldr	r3, [r3, #0]
 800f074:	689b      	ldr	r3, [r3, #8]
 800f076:	617b      	str	r3, [r7, #20]
 800f078:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800f07a:	68fb      	ldr	r3, [r7, #12]
 800f07c:	2201      	movs	r2, #1
 800f07e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800f082:	68fb      	ldr	r3, [r7, #12]
 800f084:	2200      	movs	r2, #0
 800f086:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f08a:	68fb      	ldr	r3, [r7, #12]
 800f08c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f08e:	2b00      	cmp	r3, #0
 800f090:	d001      	beq.n	800f096 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800f092:	2301      	movs	r3, #1
 800f094:	e000      	b.n	800f098 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800f096:	2300      	movs	r3, #0
  }
}
 800f098:	4618      	mov	r0, r3
 800f09a:	3720      	adds	r7, #32
 800f09c:	46bd      	mov	sp, r7
 800f09e:	bd80      	pop	{r7, pc}

0800f0a0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f0a0:	b580      	push	{r7, lr}
 800f0a2:	b088      	sub	sp, #32
 800f0a4:	af02      	add	r7, sp, #8
 800f0a6:	60f8      	str	r0, [r7, #12]
 800f0a8:	60b9      	str	r1, [r7, #8]
 800f0aa:	603b      	str	r3, [r7, #0]
 800f0ac:	4613      	mov	r3, r2
 800f0ae:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800f0b0:	68fb      	ldr	r3, [r7, #12]
 800f0b2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800f0b6:	b2db      	uxtb	r3, r3
 800f0b8:	2b01      	cmp	r3, #1
 800f0ba:	d001      	beq.n	800f0c0 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800f0bc:	2302      	movs	r3, #2
 800f0be:	e123      	b.n	800f308 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 800f0c0:	68bb      	ldr	r3, [r7, #8]
 800f0c2:	2b00      	cmp	r3, #0
 800f0c4:	d002      	beq.n	800f0cc <HAL_SPI_Receive+0x2c>
 800f0c6:	88fb      	ldrh	r3, [r7, #6]
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d101      	bne.n	800f0d0 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800f0cc:	2301      	movs	r3, #1
 800f0ce:	e11b      	b.n	800f308 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800f0d0:	68fb      	ldr	r3, [r7, #12]
 800f0d2:	685b      	ldr	r3, [r3, #4]
 800f0d4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f0d8:	d112      	bne.n	800f100 <HAL_SPI_Receive+0x60>
 800f0da:	68fb      	ldr	r3, [r7, #12]
 800f0dc:	689b      	ldr	r3, [r3, #8]
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	d10e      	bne.n	800f100 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800f0e2:	68fb      	ldr	r3, [r7, #12]
 800f0e4:	2204      	movs	r2, #4
 800f0e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800f0ea:	88fa      	ldrh	r2, [r7, #6]
 800f0ec:	683b      	ldr	r3, [r7, #0]
 800f0ee:	9300      	str	r3, [sp, #0]
 800f0f0:	4613      	mov	r3, r2
 800f0f2:	68ba      	ldr	r2, [r7, #8]
 800f0f4:	68b9      	ldr	r1, [r7, #8]
 800f0f6:	68f8      	ldr	r0, [r7, #12]
 800f0f8:	f000 f90a 	bl	800f310 <HAL_SPI_TransmitReceive>
 800f0fc:	4603      	mov	r3, r0
 800f0fe:	e103      	b.n	800f308 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800f100:	f7fb fd60 	bl	800abc4 <HAL_GetTick>
 800f104:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800f106:	68fb      	ldr	r3, [r7, #12]
 800f108:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800f10c:	2b01      	cmp	r3, #1
 800f10e:	d101      	bne.n	800f114 <HAL_SPI_Receive+0x74>
 800f110:	2302      	movs	r3, #2
 800f112:	e0f9      	b.n	800f308 <HAL_SPI_Receive+0x268>
 800f114:	68fb      	ldr	r3, [r7, #12]
 800f116:	2201      	movs	r2, #1
 800f118:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800f11c:	68fb      	ldr	r3, [r7, #12]
 800f11e:	2204      	movs	r2, #4
 800f120:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f124:	68fb      	ldr	r3, [r7, #12]
 800f126:	2200      	movs	r2, #0
 800f128:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800f12a:	68fb      	ldr	r3, [r7, #12]
 800f12c:	68ba      	ldr	r2, [r7, #8]
 800f12e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800f130:	68fb      	ldr	r3, [r7, #12]
 800f132:	88fa      	ldrh	r2, [r7, #6]
 800f134:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800f138:	68fb      	ldr	r3, [r7, #12]
 800f13a:	88fa      	ldrh	r2, [r7, #6]
 800f13c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800f140:	68fb      	ldr	r3, [r7, #12]
 800f142:	2200      	movs	r2, #0
 800f144:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800f146:	68fb      	ldr	r3, [r7, #12]
 800f148:	2200      	movs	r2, #0
 800f14a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800f14c:	68fb      	ldr	r3, [r7, #12]
 800f14e:	2200      	movs	r2, #0
 800f150:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800f152:	68fb      	ldr	r3, [r7, #12]
 800f154:	2200      	movs	r2, #0
 800f156:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800f158:	68fb      	ldr	r3, [r7, #12]
 800f15a:	2200      	movs	r2, #0
 800f15c:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800f15e:	68fb      	ldr	r3, [r7, #12]
 800f160:	68db      	ldr	r3, [r3, #12]
 800f162:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800f166:	d908      	bls.n	800f17a <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	681b      	ldr	r3, [r3, #0]
 800f16c:	685a      	ldr	r2, [r3, #4]
 800f16e:	68fb      	ldr	r3, [r7, #12]
 800f170:	681b      	ldr	r3, [r3, #0]
 800f172:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800f176:	605a      	str	r2, [r3, #4]
 800f178:	e007      	b.n	800f18a <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f17a:	68fb      	ldr	r3, [r7, #12]
 800f17c:	681b      	ldr	r3, [r3, #0]
 800f17e:	685a      	ldr	r2, [r3, #4]
 800f180:	68fb      	ldr	r3, [r7, #12]
 800f182:	681b      	ldr	r3, [r3, #0]
 800f184:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800f188:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f18a:	68fb      	ldr	r3, [r7, #12]
 800f18c:	689b      	ldr	r3, [r3, #8]
 800f18e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f192:	d10f      	bne.n	800f1b4 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800f194:	68fb      	ldr	r3, [r7, #12]
 800f196:	681b      	ldr	r3, [r3, #0]
 800f198:	681a      	ldr	r2, [r3, #0]
 800f19a:	68fb      	ldr	r3, [r7, #12]
 800f19c:	681b      	ldr	r3, [r3, #0]
 800f19e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f1a2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800f1a4:	68fb      	ldr	r3, [r7, #12]
 800f1a6:	681b      	ldr	r3, [r3, #0]
 800f1a8:	681a      	ldr	r2, [r3, #0]
 800f1aa:	68fb      	ldr	r3, [r7, #12]
 800f1ac:	681b      	ldr	r3, [r3, #0]
 800f1ae:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800f1b2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f1b4:	68fb      	ldr	r3, [r7, #12]
 800f1b6:	681b      	ldr	r3, [r3, #0]
 800f1b8:	681b      	ldr	r3, [r3, #0]
 800f1ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f1be:	2b40      	cmp	r3, #64	@ 0x40
 800f1c0:	d007      	beq.n	800f1d2 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f1c2:	68fb      	ldr	r3, [r7, #12]
 800f1c4:	681b      	ldr	r3, [r3, #0]
 800f1c6:	681a      	ldr	r2, [r3, #0]
 800f1c8:	68fb      	ldr	r3, [r7, #12]
 800f1ca:	681b      	ldr	r3, [r3, #0]
 800f1cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f1d0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800f1d2:	68fb      	ldr	r3, [r7, #12]
 800f1d4:	68db      	ldr	r3, [r3, #12]
 800f1d6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800f1da:	d875      	bhi.n	800f2c8 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800f1dc:	e037      	b.n	800f24e <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800f1de:	68fb      	ldr	r3, [r7, #12]
 800f1e0:	681b      	ldr	r3, [r3, #0]
 800f1e2:	689b      	ldr	r3, [r3, #8]
 800f1e4:	f003 0301 	and.w	r3, r3, #1
 800f1e8:	2b01      	cmp	r3, #1
 800f1ea:	d117      	bne.n	800f21c <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800f1ec:	68fb      	ldr	r3, [r7, #12]
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	f103 020c 	add.w	r2, r3, #12
 800f1f4:	68fb      	ldr	r3, [r7, #12]
 800f1f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f1f8:	7812      	ldrb	r2, [r2, #0]
 800f1fa:	b2d2      	uxtb	r2, r2
 800f1fc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800f1fe:	68fb      	ldr	r3, [r7, #12]
 800f200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f202:	1c5a      	adds	r2, r3, #1
 800f204:	68fb      	ldr	r3, [r7, #12]
 800f206:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800f208:	68fb      	ldr	r3, [r7, #12]
 800f20a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f20e:	b29b      	uxth	r3, r3
 800f210:	3b01      	subs	r3, #1
 800f212:	b29a      	uxth	r2, r3
 800f214:	68fb      	ldr	r3, [r7, #12]
 800f216:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800f21a:	e018      	b.n	800f24e <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f21c:	f7fb fcd2 	bl	800abc4 <HAL_GetTick>
 800f220:	4602      	mov	r2, r0
 800f222:	697b      	ldr	r3, [r7, #20]
 800f224:	1ad3      	subs	r3, r2, r3
 800f226:	683a      	ldr	r2, [r7, #0]
 800f228:	429a      	cmp	r2, r3
 800f22a:	d803      	bhi.n	800f234 <HAL_SPI_Receive+0x194>
 800f22c:	683b      	ldr	r3, [r7, #0]
 800f22e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f232:	d102      	bne.n	800f23a <HAL_SPI_Receive+0x19a>
 800f234:	683b      	ldr	r3, [r7, #0]
 800f236:	2b00      	cmp	r3, #0
 800f238:	d109      	bne.n	800f24e <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	2201      	movs	r2, #1
 800f23e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800f242:	68fb      	ldr	r3, [r7, #12]
 800f244:	2200      	movs	r2, #0
 800f246:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800f24a:	2303      	movs	r3, #3
 800f24c:	e05c      	b.n	800f308 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800f24e:	68fb      	ldr	r3, [r7, #12]
 800f250:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f254:	b29b      	uxth	r3, r3
 800f256:	2b00      	cmp	r3, #0
 800f258:	d1c1      	bne.n	800f1de <HAL_SPI_Receive+0x13e>
 800f25a:	e03b      	b.n	800f2d4 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800f25c:	68fb      	ldr	r3, [r7, #12]
 800f25e:	681b      	ldr	r3, [r3, #0]
 800f260:	689b      	ldr	r3, [r3, #8]
 800f262:	f003 0301 	and.w	r3, r3, #1
 800f266:	2b01      	cmp	r3, #1
 800f268:	d115      	bne.n	800f296 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800f26a:	68fb      	ldr	r3, [r7, #12]
 800f26c:	681b      	ldr	r3, [r3, #0]
 800f26e:	68da      	ldr	r2, [r3, #12]
 800f270:	68fb      	ldr	r3, [r7, #12]
 800f272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f274:	b292      	uxth	r2, r2
 800f276:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800f278:	68fb      	ldr	r3, [r7, #12]
 800f27a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f27c:	1c9a      	adds	r2, r3, #2
 800f27e:	68fb      	ldr	r3, [r7, #12]
 800f280:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800f282:	68fb      	ldr	r3, [r7, #12]
 800f284:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f288:	b29b      	uxth	r3, r3
 800f28a:	3b01      	subs	r3, #1
 800f28c:	b29a      	uxth	r2, r3
 800f28e:	68fb      	ldr	r3, [r7, #12]
 800f290:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800f294:	e018      	b.n	800f2c8 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f296:	f7fb fc95 	bl	800abc4 <HAL_GetTick>
 800f29a:	4602      	mov	r2, r0
 800f29c:	697b      	ldr	r3, [r7, #20]
 800f29e:	1ad3      	subs	r3, r2, r3
 800f2a0:	683a      	ldr	r2, [r7, #0]
 800f2a2:	429a      	cmp	r2, r3
 800f2a4:	d803      	bhi.n	800f2ae <HAL_SPI_Receive+0x20e>
 800f2a6:	683b      	ldr	r3, [r7, #0]
 800f2a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f2ac:	d102      	bne.n	800f2b4 <HAL_SPI_Receive+0x214>
 800f2ae:	683b      	ldr	r3, [r7, #0]
 800f2b0:	2b00      	cmp	r3, #0
 800f2b2:	d109      	bne.n	800f2c8 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800f2b4:	68fb      	ldr	r3, [r7, #12]
 800f2b6:	2201      	movs	r2, #1
 800f2b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800f2bc:	68fb      	ldr	r3, [r7, #12]
 800f2be:	2200      	movs	r2, #0
 800f2c0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800f2c4:	2303      	movs	r3, #3
 800f2c6:	e01f      	b.n	800f308 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800f2c8:	68fb      	ldr	r3, [r7, #12]
 800f2ca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f2ce:	b29b      	uxth	r3, r3
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d1c3      	bne.n	800f25c <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800f2d4:	697a      	ldr	r2, [r7, #20]
 800f2d6:	6839      	ldr	r1, [r7, #0]
 800f2d8:	68f8      	ldr	r0, [r7, #12]
 800f2da:	f000 fb57 	bl	800f98c <SPI_EndRxTransaction>
 800f2de:	4603      	mov	r3, r0
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	d002      	beq.n	800f2ea <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f2e4:	68fb      	ldr	r3, [r7, #12]
 800f2e6:	2220      	movs	r2, #32
 800f2e8:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800f2ea:	68fb      	ldr	r3, [r7, #12]
 800f2ec:	2201      	movs	r2, #1
 800f2ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800f2f2:	68fb      	ldr	r3, [r7, #12]
 800f2f4:	2200      	movs	r2, #0
 800f2f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f2fa:	68fb      	ldr	r3, [r7, #12]
 800f2fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	d001      	beq.n	800f306 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800f302:	2301      	movs	r3, #1
 800f304:	e000      	b.n	800f308 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 800f306:	2300      	movs	r3, #0
  }
}
 800f308:	4618      	mov	r0, r3
 800f30a:	3718      	adds	r7, #24
 800f30c:	46bd      	mov	sp, r7
 800f30e:	bd80      	pop	{r7, pc}

0800f310 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800f310:	b580      	push	{r7, lr}
 800f312:	b08a      	sub	sp, #40	@ 0x28
 800f314:	af00      	add	r7, sp, #0
 800f316:	60f8      	str	r0, [r7, #12]
 800f318:	60b9      	str	r1, [r7, #8]
 800f31a:	607a      	str	r2, [r7, #4]
 800f31c:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800f31e:	2301      	movs	r3, #1
 800f320:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800f322:	f7fb fc4f 	bl	800abc4 <HAL_GetTick>
 800f326:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800f328:	68fb      	ldr	r3, [r7, #12]
 800f32a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800f32e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800f330:	68fb      	ldr	r3, [r7, #12]
 800f332:	685b      	ldr	r3, [r3, #4]
 800f334:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800f336:	887b      	ldrh	r3, [r7, #2]
 800f338:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800f33a:	887b      	ldrh	r3, [r7, #2]
 800f33c:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800f33e:	7ffb      	ldrb	r3, [r7, #31]
 800f340:	2b01      	cmp	r3, #1
 800f342:	d00c      	beq.n	800f35e <HAL_SPI_TransmitReceive+0x4e>
 800f344:	69bb      	ldr	r3, [r7, #24]
 800f346:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f34a:	d106      	bne.n	800f35a <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800f34c:	68fb      	ldr	r3, [r7, #12]
 800f34e:	689b      	ldr	r3, [r3, #8]
 800f350:	2b00      	cmp	r3, #0
 800f352:	d102      	bne.n	800f35a <HAL_SPI_TransmitReceive+0x4a>
 800f354:	7ffb      	ldrb	r3, [r7, #31]
 800f356:	2b04      	cmp	r3, #4
 800f358:	d001      	beq.n	800f35e <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800f35a:	2302      	movs	r3, #2
 800f35c:	e1f3      	b.n	800f746 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800f35e:	68bb      	ldr	r3, [r7, #8]
 800f360:	2b00      	cmp	r3, #0
 800f362:	d005      	beq.n	800f370 <HAL_SPI_TransmitReceive+0x60>
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	2b00      	cmp	r3, #0
 800f368:	d002      	beq.n	800f370 <HAL_SPI_TransmitReceive+0x60>
 800f36a:	887b      	ldrh	r3, [r7, #2]
 800f36c:	2b00      	cmp	r3, #0
 800f36e:	d101      	bne.n	800f374 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800f370:	2301      	movs	r3, #1
 800f372:	e1e8      	b.n	800f746 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800f374:	68fb      	ldr	r3, [r7, #12]
 800f376:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800f37a:	2b01      	cmp	r3, #1
 800f37c:	d101      	bne.n	800f382 <HAL_SPI_TransmitReceive+0x72>
 800f37e:	2302      	movs	r3, #2
 800f380:	e1e1      	b.n	800f746 <HAL_SPI_TransmitReceive+0x436>
 800f382:	68fb      	ldr	r3, [r7, #12]
 800f384:	2201      	movs	r2, #1
 800f386:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800f38a:	68fb      	ldr	r3, [r7, #12]
 800f38c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800f390:	b2db      	uxtb	r3, r3
 800f392:	2b04      	cmp	r3, #4
 800f394:	d003      	beq.n	800f39e <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800f396:	68fb      	ldr	r3, [r7, #12]
 800f398:	2205      	movs	r2, #5
 800f39a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f39e:	68fb      	ldr	r3, [r7, #12]
 800f3a0:	2200      	movs	r2, #0
 800f3a2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800f3a4:	68fb      	ldr	r3, [r7, #12]
 800f3a6:	687a      	ldr	r2, [r7, #4]
 800f3a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800f3aa:	68fb      	ldr	r3, [r7, #12]
 800f3ac:	887a      	ldrh	r2, [r7, #2]
 800f3ae:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800f3b2:	68fb      	ldr	r3, [r7, #12]
 800f3b4:	887a      	ldrh	r2, [r7, #2]
 800f3b6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800f3ba:	68fb      	ldr	r3, [r7, #12]
 800f3bc:	68ba      	ldr	r2, [r7, #8]
 800f3be:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800f3c0:	68fb      	ldr	r3, [r7, #12]
 800f3c2:	887a      	ldrh	r2, [r7, #2]
 800f3c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800f3c6:	68fb      	ldr	r3, [r7, #12]
 800f3c8:	887a      	ldrh	r2, [r7, #2]
 800f3ca:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800f3cc:	68fb      	ldr	r3, [r7, #12]
 800f3ce:	2200      	movs	r2, #0
 800f3d0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800f3d2:	68fb      	ldr	r3, [r7, #12]
 800f3d4:	2200      	movs	r2, #0
 800f3d6:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800f3d8:	68fb      	ldr	r3, [r7, #12]
 800f3da:	68db      	ldr	r3, [r3, #12]
 800f3dc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800f3e0:	d802      	bhi.n	800f3e8 <HAL_SPI_TransmitReceive+0xd8>
 800f3e2:	8abb      	ldrh	r3, [r7, #20]
 800f3e4:	2b01      	cmp	r3, #1
 800f3e6:	d908      	bls.n	800f3fa <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f3e8:	68fb      	ldr	r3, [r7, #12]
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	685a      	ldr	r2, [r3, #4]
 800f3ee:	68fb      	ldr	r3, [r7, #12]
 800f3f0:	681b      	ldr	r3, [r3, #0]
 800f3f2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800f3f6:	605a      	str	r2, [r3, #4]
 800f3f8:	e007      	b.n	800f40a <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f3fa:	68fb      	ldr	r3, [r7, #12]
 800f3fc:	681b      	ldr	r3, [r3, #0]
 800f3fe:	685a      	ldr	r2, [r3, #4]
 800f400:	68fb      	ldr	r3, [r7, #12]
 800f402:	681b      	ldr	r3, [r3, #0]
 800f404:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800f408:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f40a:	68fb      	ldr	r3, [r7, #12]
 800f40c:	681b      	ldr	r3, [r3, #0]
 800f40e:	681b      	ldr	r3, [r3, #0]
 800f410:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f414:	2b40      	cmp	r3, #64	@ 0x40
 800f416:	d007      	beq.n	800f428 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f418:	68fb      	ldr	r3, [r7, #12]
 800f41a:	681b      	ldr	r3, [r3, #0]
 800f41c:	681a      	ldr	r2, [r3, #0]
 800f41e:	68fb      	ldr	r3, [r7, #12]
 800f420:	681b      	ldr	r3, [r3, #0]
 800f422:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f426:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800f428:	68fb      	ldr	r3, [r7, #12]
 800f42a:	68db      	ldr	r3, [r3, #12]
 800f42c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800f430:	f240 8083 	bls.w	800f53a <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f434:	68fb      	ldr	r3, [r7, #12]
 800f436:	685b      	ldr	r3, [r3, #4]
 800f438:	2b00      	cmp	r3, #0
 800f43a:	d002      	beq.n	800f442 <HAL_SPI_TransmitReceive+0x132>
 800f43c:	8afb      	ldrh	r3, [r7, #22]
 800f43e:	2b01      	cmp	r3, #1
 800f440:	d16f      	bne.n	800f522 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f442:	68fb      	ldr	r3, [r7, #12]
 800f444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f446:	881a      	ldrh	r2, [r3, #0]
 800f448:	68fb      	ldr	r3, [r7, #12]
 800f44a:	681b      	ldr	r3, [r3, #0]
 800f44c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800f44e:	68fb      	ldr	r3, [r7, #12]
 800f450:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f452:	1c9a      	adds	r2, r3, #2
 800f454:	68fb      	ldr	r3, [r7, #12]
 800f456:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800f458:	68fb      	ldr	r3, [r7, #12]
 800f45a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f45c:	b29b      	uxth	r3, r3
 800f45e:	3b01      	subs	r3, #1
 800f460:	b29a      	uxth	r2, r3
 800f462:	68fb      	ldr	r3, [r7, #12]
 800f464:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f466:	e05c      	b.n	800f522 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f468:	68fb      	ldr	r3, [r7, #12]
 800f46a:	681b      	ldr	r3, [r3, #0]
 800f46c:	689b      	ldr	r3, [r3, #8]
 800f46e:	f003 0302 	and.w	r3, r3, #2
 800f472:	2b02      	cmp	r3, #2
 800f474:	d11b      	bne.n	800f4ae <HAL_SPI_TransmitReceive+0x19e>
 800f476:	68fb      	ldr	r3, [r7, #12]
 800f478:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f47a:	b29b      	uxth	r3, r3
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	d016      	beq.n	800f4ae <HAL_SPI_TransmitReceive+0x19e>
 800f480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f482:	2b01      	cmp	r3, #1
 800f484:	d113      	bne.n	800f4ae <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f486:	68fb      	ldr	r3, [r7, #12]
 800f488:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f48a:	881a      	ldrh	r2, [r3, #0]
 800f48c:	68fb      	ldr	r3, [r7, #12]
 800f48e:	681b      	ldr	r3, [r3, #0]
 800f490:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f492:	68fb      	ldr	r3, [r7, #12]
 800f494:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f496:	1c9a      	adds	r2, r3, #2
 800f498:	68fb      	ldr	r3, [r7, #12]
 800f49a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800f49c:	68fb      	ldr	r3, [r7, #12]
 800f49e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f4a0:	b29b      	uxth	r3, r3
 800f4a2:	3b01      	subs	r3, #1
 800f4a4:	b29a      	uxth	r2, r3
 800f4a6:	68fb      	ldr	r3, [r7, #12]
 800f4a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800f4aa:	2300      	movs	r3, #0
 800f4ac:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f4ae:	68fb      	ldr	r3, [r7, #12]
 800f4b0:	681b      	ldr	r3, [r3, #0]
 800f4b2:	689b      	ldr	r3, [r3, #8]
 800f4b4:	f003 0301 	and.w	r3, r3, #1
 800f4b8:	2b01      	cmp	r3, #1
 800f4ba:	d11c      	bne.n	800f4f6 <HAL_SPI_TransmitReceive+0x1e6>
 800f4bc:	68fb      	ldr	r3, [r7, #12]
 800f4be:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f4c2:	b29b      	uxth	r3, r3
 800f4c4:	2b00      	cmp	r3, #0
 800f4c6:	d016      	beq.n	800f4f6 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800f4c8:	68fb      	ldr	r3, [r7, #12]
 800f4ca:	681b      	ldr	r3, [r3, #0]
 800f4cc:	68da      	ldr	r2, [r3, #12]
 800f4ce:	68fb      	ldr	r3, [r7, #12]
 800f4d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f4d2:	b292      	uxth	r2, r2
 800f4d4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800f4d6:	68fb      	ldr	r3, [r7, #12]
 800f4d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f4da:	1c9a      	adds	r2, r3, #2
 800f4dc:	68fb      	ldr	r3, [r7, #12]
 800f4de:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800f4e0:	68fb      	ldr	r3, [r7, #12]
 800f4e2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f4e6:	b29b      	uxth	r3, r3
 800f4e8:	3b01      	subs	r3, #1
 800f4ea:	b29a      	uxth	r2, r3
 800f4ec:	68fb      	ldr	r3, [r7, #12]
 800f4ee:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800f4f2:	2301      	movs	r3, #1
 800f4f4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800f4f6:	f7fb fb65 	bl	800abc4 <HAL_GetTick>
 800f4fa:	4602      	mov	r2, r0
 800f4fc:	6a3b      	ldr	r3, [r7, #32]
 800f4fe:	1ad3      	subs	r3, r2, r3
 800f500:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f502:	429a      	cmp	r2, r3
 800f504:	d80d      	bhi.n	800f522 <HAL_SPI_TransmitReceive+0x212>
 800f506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f508:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f50c:	d009      	beq.n	800f522 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800f50e:	68fb      	ldr	r3, [r7, #12]
 800f510:	2201      	movs	r2, #1
 800f512:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800f516:	68fb      	ldr	r3, [r7, #12]
 800f518:	2200      	movs	r2, #0
 800f51a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800f51e:	2303      	movs	r3, #3
 800f520:	e111      	b.n	800f746 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f522:	68fb      	ldr	r3, [r7, #12]
 800f524:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f526:	b29b      	uxth	r3, r3
 800f528:	2b00      	cmp	r3, #0
 800f52a:	d19d      	bne.n	800f468 <HAL_SPI_TransmitReceive+0x158>
 800f52c:	68fb      	ldr	r3, [r7, #12]
 800f52e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f532:	b29b      	uxth	r3, r3
 800f534:	2b00      	cmp	r3, #0
 800f536:	d197      	bne.n	800f468 <HAL_SPI_TransmitReceive+0x158>
 800f538:	e0e5      	b.n	800f706 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f53a:	68fb      	ldr	r3, [r7, #12]
 800f53c:	685b      	ldr	r3, [r3, #4]
 800f53e:	2b00      	cmp	r3, #0
 800f540:	d003      	beq.n	800f54a <HAL_SPI_TransmitReceive+0x23a>
 800f542:	8afb      	ldrh	r3, [r7, #22]
 800f544:	2b01      	cmp	r3, #1
 800f546:	f040 80d1 	bne.w	800f6ec <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800f54a:	68fb      	ldr	r3, [r7, #12]
 800f54c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f54e:	b29b      	uxth	r3, r3
 800f550:	2b01      	cmp	r3, #1
 800f552:	d912      	bls.n	800f57a <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f554:	68fb      	ldr	r3, [r7, #12]
 800f556:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f558:	881a      	ldrh	r2, [r3, #0]
 800f55a:	68fb      	ldr	r3, [r7, #12]
 800f55c:	681b      	ldr	r3, [r3, #0]
 800f55e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f560:	68fb      	ldr	r3, [r7, #12]
 800f562:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f564:	1c9a      	adds	r2, r3, #2
 800f566:	68fb      	ldr	r3, [r7, #12]
 800f568:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800f56a:	68fb      	ldr	r3, [r7, #12]
 800f56c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f56e:	b29b      	uxth	r3, r3
 800f570:	3b02      	subs	r3, #2
 800f572:	b29a      	uxth	r2, r3
 800f574:	68fb      	ldr	r3, [r7, #12]
 800f576:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f578:	e0b8      	b.n	800f6ec <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800f57a:	68fb      	ldr	r3, [r7, #12]
 800f57c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f57e:	68fb      	ldr	r3, [r7, #12]
 800f580:	681b      	ldr	r3, [r3, #0]
 800f582:	330c      	adds	r3, #12
 800f584:	7812      	ldrb	r2, [r2, #0]
 800f586:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800f588:	68fb      	ldr	r3, [r7, #12]
 800f58a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f58c:	1c5a      	adds	r2, r3, #1
 800f58e:	68fb      	ldr	r3, [r7, #12]
 800f590:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800f592:	68fb      	ldr	r3, [r7, #12]
 800f594:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f596:	b29b      	uxth	r3, r3
 800f598:	3b01      	subs	r3, #1
 800f59a:	b29a      	uxth	r2, r3
 800f59c:	68fb      	ldr	r3, [r7, #12]
 800f59e:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f5a0:	e0a4      	b.n	800f6ec <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f5a2:	68fb      	ldr	r3, [r7, #12]
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	689b      	ldr	r3, [r3, #8]
 800f5a8:	f003 0302 	and.w	r3, r3, #2
 800f5ac:	2b02      	cmp	r3, #2
 800f5ae:	d134      	bne.n	800f61a <HAL_SPI_TransmitReceive+0x30a>
 800f5b0:	68fb      	ldr	r3, [r7, #12]
 800f5b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f5b4:	b29b      	uxth	r3, r3
 800f5b6:	2b00      	cmp	r3, #0
 800f5b8:	d02f      	beq.n	800f61a <HAL_SPI_TransmitReceive+0x30a>
 800f5ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5bc:	2b01      	cmp	r3, #1
 800f5be:	d12c      	bne.n	800f61a <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800f5c0:	68fb      	ldr	r3, [r7, #12]
 800f5c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f5c4:	b29b      	uxth	r3, r3
 800f5c6:	2b01      	cmp	r3, #1
 800f5c8:	d912      	bls.n	800f5f0 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f5ca:	68fb      	ldr	r3, [r7, #12]
 800f5cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f5ce:	881a      	ldrh	r2, [r3, #0]
 800f5d0:	68fb      	ldr	r3, [r7, #12]
 800f5d2:	681b      	ldr	r3, [r3, #0]
 800f5d4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800f5d6:	68fb      	ldr	r3, [r7, #12]
 800f5d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f5da:	1c9a      	adds	r2, r3, #2
 800f5dc:	68fb      	ldr	r3, [r7, #12]
 800f5de:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800f5e0:	68fb      	ldr	r3, [r7, #12]
 800f5e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f5e4:	b29b      	uxth	r3, r3
 800f5e6:	3b02      	subs	r3, #2
 800f5e8:	b29a      	uxth	r2, r3
 800f5ea:	68fb      	ldr	r3, [r7, #12]
 800f5ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f5ee:	e012      	b.n	800f616 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800f5f0:	68fb      	ldr	r3, [r7, #12]
 800f5f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f5f4:	68fb      	ldr	r3, [r7, #12]
 800f5f6:	681b      	ldr	r3, [r3, #0]
 800f5f8:	330c      	adds	r3, #12
 800f5fa:	7812      	ldrb	r2, [r2, #0]
 800f5fc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800f5fe:	68fb      	ldr	r3, [r7, #12]
 800f600:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f602:	1c5a      	adds	r2, r3, #1
 800f604:	68fb      	ldr	r3, [r7, #12]
 800f606:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800f608:	68fb      	ldr	r3, [r7, #12]
 800f60a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f60c:	b29b      	uxth	r3, r3
 800f60e:	3b01      	subs	r3, #1
 800f610:	b29a      	uxth	r2, r3
 800f612:	68fb      	ldr	r3, [r7, #12]
 800f614:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800f616:	2300      	movs	r3, #0
 800f618:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f61a:	68fb      	ldr	r3, [r7, #12]
 800f61c:	681b      	ldr	r3, [r3, #0]
 800f61e:	689b      	ldr	r3, [r3, #8]
 800f620:	f003 0301 	and.w	r3, r3, #1
 800f624:	2b01      	cmp	r3, #1
 800f626:	d148      	bne.n	800f6ba <HAL_SPI_TransmitReceive+0x3aa>
 800f628:	68fb      	ldr	r3, [r7, #12]
 800f62a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f62e:	b29b      	uxth	r3, r3
 800f630:	2b00      	cmp	r3, #0
 800f632:	d042      	beq.n	800f6ba <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800f634:	68fb      	ldr	r3, [r7, #12]
 800f636:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f63a:	b29b      	uxth	r3, r3
 800f63c:	2b01      	cmp	r3, #1
 800f63e:	d923      	bls.n	800f688 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800f640:	68fb      	ldr	r3, [r7, #12]
 800f642:	681b      	ldr	r3, [r3, #0]
 800f644:	68da      	ldr	r2, [r3, #12]
 800f646:	68fb      	ldr	r3, [r7, #12]
 800f648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f64a:	b292      	uxth	r2, r2
 800f64c:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f652:	1c9a      	adds	r2, r3, #2
 800f654:	68fb      	ldr	r3, [r7, #12]
 800f656:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800f658:	68fb      	ldr	r3, [r7, #12]
 800f65a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f65e:	b29b      	uxth	r3, r3
 800f660:	3b02      	subs	r3, #2
 800f662:	b29a      	uxth	r2, r3
 800f664:	68fb      	ldr	r3, [r7, #12]
 800f666:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800f66a:	68fb      	ldr	r3, [r7, #12]
 800f66c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f670:	b29b      	uxth	r3, r3
 800f672:	2b01      	cmp	r3, #1
 800f674:	d81f      	bhi.n	800f6b6 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	681b      	ldr	r3, [r3, #0]
 800f67a:	685a      	ldr	r2, [r3, #4]
 800f67c:	68fb      	ldr	r3, [r7, #12]
 800f67e:	681b      	ldr	r3, [r3, #0]
 800f680:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800f684:	605a      	str	r2, [r3, #4]
 800f686:	e016      	b.n	800f6b6 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800f688:	68fb      	ldr	r3, [r7, #12]
 800f68a:	681b      	ldr	r3, [r3, #0]
 800f68c:	f103 020c 	add.w	r2, r3, #12
 800f690:	68fb      	ldr	r3, [r7, #12]
 800f692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f694:	7812      	ldrb	r2, [r2, #0]
 800f696:	b2d2      	uxtb	r2, r2
 800f698:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800f69a:	68fb      	ldr	r3, [r7, #12]
 800f69c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f69e:	1c5a      	adds	r2, r3, #1
 800f6a0:	68fb      	ldr	r3, [r7, #12]
 800f6a2:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800f6a4:	68fb      	ldr	r3, [r7, #12]
 800f6a6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f6aa:	b29b      	uxth	r3, r3
 800f6ac:	3b01      	subs	r3, #1
 800f6ae:	b29a      	uxth	r2, r3
 800f6b0:	68fb      	ldr	r3, [r7, #12]
 800f6b2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800f6b6:	2301      	movs	r3, #1
 800f6b8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800f6ba:	f7fb fa83 	bl	800abc4 <HAL_GetTick>
 800f6be:	4602      	mov	r2, r0
 800f6c0:	6a3b      	ldr	r3, [r7, #32]
 800f6c2:	1ad3      	subs	r3, r2, r3
 800f6c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f6c6:	429a      	cmp	r2, r3
 800f6c8:	d803      	bhi.n	800f6d2 <HAL_SPI_TransmitReceive+0x3c2>
 800f6ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f6d0:	d102      	bne.n	800f6d8 <HAL_SPI_TransmitReceive+0x3c8>
 800f6d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6d4:	2b00      	cmp	r3, #0
 800f6d6:	d109      	bne.n	800f6ec <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800f6d8:	68fb      	ldr	r3, [r7, #12]
 800f6da:	2201      	movs	r2, #1
 800f6dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800f6e0:	68fb      	ldr	r3, [r7, #12]
 800f6e2:	2200      	movs	r2, #0
 800f6e4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800f6e8:	2303      	movs	r3, #3
 800f6ea:	e02c      	b.n	800f746 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f6ec:	68fb      	ldr	r3, [r7, #12]
 800f6ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f6f0:	b29b      	uxth	r3, r3
 800f6f2:	2b00      	cmp	r3, #0
 800f6f4:	f47f af55 	bne.w	800f5a2 <HAL_SPI_TransmitReceive+0x292>
 800f6f8:	68fb      	ldr	r3, [r7, #12]
 800f6fa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f6fe:	b29b      	uxth	r3, r3
 800f700:	2b00      	cmp	r3, #0
 800f702:	f47f af4e 	bne.w	800f5a2 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800f706:	6a3a      	ldr	r2, [r7, #32]
 800f708:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f70a:	68f8      	ldr	r0, [r7, #12]
 800f70c:	f000 f996 	bl	800fa3c <SPI_EndRxTxTransaction>
 800f710:	4603      	mov	r3, r0
 800f712:	2b00      	cmp	r3, #0
 800f714:	d008      	beq.n	800f728 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f716:	68fb      	ldr	r3, [r7, #12]
 800f718:	2220      	movs	r2, #32
 800f71a:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800f71c:	68fb      	ldr	r3, [r7, #12]
 800f71e:	2200      	movs	r2, #0
 800f720:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800f724:	2301      	movs	r3, #1
 800f726:	e00e      	b.n	800f746 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800f728:	68fb      	ldr	r3, [r7, #12]
 800f72a:	2201      	movs	r2, #1
 800f72c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800f730:	68fb      	ldr	r3, [r7, #12]
 800f732:	2200      	movs	r2, #0
 800f734:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f738:	68fb      	ldr	r3, [r7, #12]
 800f73a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f73c:	2b00      	cmp	r3, #0
 800f73e:	d001      	beq.n	800f744 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800f740:	2301      	movs	r3, #1
 800f742:	e000      	b.n	800f746 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800f744:	2300      	movs	r3, #0
  }
}
 800f746:	4618      	mov	r0, r3
 800f748:	3728      	adds	r7, #40	@ 0x28
 800f74a:	46bd      	mov	sp, r7
 800f74c:	bd80      	pop	{r7, pc}
	...

0800f750 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800f750:	b580      	push	{r7, lr}
 800f752:	b088      	sub	sp, #32
 800f754:	af00      	add	r7, sp, #0
 800f756:	60f8      	str	r0, [r7, #12]
 800f758:	60b9      	str	r1, [r7, #8]
 800f75a:	603b      	str	r3, [r7, #0]
 800f75c:	4613      	mov	r3, r2
 800f75e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800f760:	f7fb fa30 	bl	800abc4 <HAL_GetTick>
 800f764:	4602      	mov	r2, r0
 800f766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f768:	1a9b      	subs	r3, r3, r2
 800f76a:	683a      	ldr	r2, [r7, #0]
 800f76c:	4413      	add	r3, r2
 800f76e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800f770:	f7fb fa28 	bl	800abc4 <HAL_GetTick>
 800f774:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800f776:	4b39      	ldr	r3, [pc, #228]	@ (800f85c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800f778:	681b      	ldr	r3, [r3, #0]
 800f77a:	015b      	lsls	r3, r3, #5
 800f77c:	0d1b      	lsrs	r3, r3, #20
 800f77e:	69fa      	ldr	r2, [r7, #28]
 800f780:	fb02 f303 	mul.w	r3, r2, r3
 800f784:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f786:	e054      	b.n	800f832 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800f788:	683b      	ldr	r3, [r7, #0]
 800f78a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f78e:	d050      	beq.n	800f832 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800f790:	f7fb fa18 	bl	800abc4 <HAL_GetTick>
 800f794:	4602      	mov	r2, r0
 800f796:	69bb      	ldr	r3, [r7, #24]
 800f798:	1ad3      	subs	r3, r2, r3
 800f79a:	69fa      	ldr	r2, [r7, #28]
 800f79c:	429a      	cmp	r2, r3
 800f79e:	d902      	bls.n	800f7a6 <SPI_WaitFlagStateUntilTimeout+0x56>
 800f7a0:	69fb      	ldr	r3, [r7, #28]
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	d13d      	bne.n	800f822 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f7a6:	68fb      	ldr	r3, [r7, #12]
 800f7a8:	681b      	ldr	r3, [r3, #0]
 800f7aa:	685a      	ldr	r2, [r3, #4]
 800f7ac:	68fb      	ldr	r3, [r7, #12]
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800f7b4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f7b6:	68fb      	ldr	r3, [r7, #12]
 800f7b8:	685b      	ldr	r3, [r3, #4]
 800f7ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f7be:	d111      	bne.n	800f7e4 <SPI_WaitFlagStateUntilTimeout+0x94>
 800f7c0:	68fb      	ldr	r3, [r7, #12]
 800f7c2:	689b      	ldr	r3, [r3, #8]
 800f7c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f7c8:	d004      	beq.n	800f7d4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f7ca:	68fb      	ldr	r3, [r7, #12]
 800f7cc:	689b      	ldr	r3, [r3, #8]
 800f7ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f7d2:	d107      	bne.n	800f7e4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f7d4:	68fb      	ldr	r3, [r7, #12]
 800f7d6:	681b      	ldr	r3, [r3, #0]
 800f7d8:	681a      	ldr	r2, [r3, #0]
 800f7da:	68fb      	ldr	r3, [r7, #12]
 800f7dc:	681b      	ldr	r3, [r3, #0]
 800f7de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f7e2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f7e4:	68fb      	ldr	r3, [r7, #12]
 800f7e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f7e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f7ec:	d10f      	bne.n	800f80e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800f7ee:	68fb      	ldr	r3, [r7, #12]
 800f7f0:	681b      	ldr	r3, [r3, #0]
 800f7f2:	681a      	ldr	r2, [r3, #0]
 800f7f4:	68fb      	ldr	r3, [r7, #12]
 800f7f6:	681b      	ldr	r3, [r3, #0]
 800f7f8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800f7fc:	601a      	str	r2, [r3, #0]
 800f7fe:	68fb      	ldr	r3, [r7, #12]
 800f800:	681b      	ldr	r3, [r3, #0]
 800f802:	681a      	ldr	r2, [r3, #0]
 800f804:	68fb      	ldr	r3, [r7, #12]
 800f806:	681b      	ldr	r3, [r3, #0]
 800f808:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800f80c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f80e:	68fb      	ldr	r3, [r7, #12]
 800f810:	2201      	movs	r2, #1
 800f812:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f816:	68fb      	ldr	r3, [r7, #12]
 800f818:	2200      	movs	r2, #0
 800f81a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800f81e:	2303      	movs	r3, #3
 800f820:	e017      	b.n	800f852 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800f822:	697b      	ldr	r3, [r7, #20]
 800f824:	2b00      	cmp	r3, #0
 800f826:	d101      	bne.n	800f82c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800f828:	2300      	movs	r3, #0
 800f82a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800f82c:	697b      	ldr	r3, [r7, #20]
 800f82e:	3b01      	subs	r3, #1
 800f830:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f832:	68fb      	ldr	r3, [r7, #12]
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	689a      	ldr	r2, [r3, #8]
 800f838:	68bb      	ldr	r3, [r7, #8]
 800f83a:	4013      	ands	r3, r2
 800f83c:	68ba      	ldr	r2, [r7, #8]
 800f83e:	429a      	cmp	r2, r3
 800f840:	bf0c      	ite	eq
 800f842:	2301      	moveq	r3, #1
 800f844:	2300      	movne	r3, #0
 800f846:	b2db      	uxtb	r3, r3
 800f848:	461a      	mov	r2, r3
 800f84a:	79fb      	ldrb	r3, [r7, #7]
 800f84c:	429a      	cmp	r2, r3
 800f84e:	d19b      	bne.n	800f788 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800f850:	2300      	movs	r3, #0
}
 800f852:	4618      	mov	r0, r3
 800f854:	3720      	adds	r7, #32
 800f856:	46bd      	mov	sp, r7
 800f858:	bd80      	pop	{r7, pc}
 800f85a:	bf00      	nop
 800f85c:	2000004c 	.word	0x2000004c

0800f860 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800f860:	b580      	push	{r7, lr}
 800f862:	b08a      	sub	sp, #40	@ 0x28
 800f864:	af00      	add	r7, sp, #0
 800f866:	60f8      	str	r0, [r7, #12]
 800f868:	60b9      	str	r1, [r7, #8]
 800f86a:	607a      	str	r2, [r7, #4]
 800f86c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800f86e:	2300      	movs	r3, #0
 800f870:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800f872:	f7fb f9a7 	bl	800abc4 <HAL_GetTick>
 800f876:	4602      	mov	r2, r0
 800f878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f87a:	1a9b      	subs	r3, r3, r2
 800f87c:	683a      	ldr	r2, [r7, #0]
 800f87e:	4413      	add	r3, r2
 800f880:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800f882:	f7fb f99f 	bl	800abc4 <HAL_GetTick>
 800f886:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800f888:	68fb      	ldr	r3, [r7, #12]
 800f88a:	681b      	ldr	r3, [r3, #0]
 800f88c:	330c      	adds	r3, #12
 800f88e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800f890:	4b3d      	ldr	r3, [pc, #244]	@ (800f988 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800f892:	681a      	ldr	r2, [r3, #0]
 800f894:	4613      	mov	r3, r2
 800f896:	009b      	lsls	r3, r3, #2
 800f898:	4413      	add	r3, r2
 800f89a:	00da      	lsls	r2, r3, #3
 800f89c:	1ad3      	subs	r3, r2, r3
 800f89e:	0d1b      	lsrs	r3, r3, #20
 800f8a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f8a2:	fb02 f303 	mul.w	r3, r2, r3
 800f8a6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800f8a8:	e060      	b.n	800f96c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800f8aa:	68bb      	ldr	r3, [r7, #8]
 800f8ac:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800f8b0:	d107      	bne.n	800f8c2 <SPI_WaitFifoStateUntilTimeout+0x62>
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	2b00      	cmp	r3, #0
 800f8b6:	d104      	bne.n	800f8c2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800f8b8:	69fb      	ldr	r3, [r7, #28]
 800f8ba:	781b      	ldrb	r3, [r3, #0]
 800f8bc:	b2db      	uxtb	r3, r3
 800f8be:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800f8c0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800f8c2:	683b      	ldr	r3, [r7, #0]
 800f8c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f8c8:	d050      	beq.n	800f96c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800f8ca:	f7fb f97b 	bl	800abc4 <HAL_GetTick>
 800f8ce:	4602      	mov	r2, r0
 800f8d0:	6a3b      	ldr	r3, [r7, #32]
 800f8d2:	1ad3      	subs	r3, r2, r3
 800f8d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f8d6:	429a      	cmp	r2, r3
 800f8d8:	d902      	bls.n	800f8e0 <SPI_WaitFifoStateUntilTimeout+0x80>
 800f8da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f8dc:	2b00      	cmp	r3, #0
 800f8de:	d13d      	bne.n	800f95c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f8e0:	68fb      	ldr	r3, [r7, #12]
 800f8e2:	681b      	ldr	r3, [r3, #0]
 800f8e4:	685a      	ldr	r2, [r3, #4]
 800f8e6:	68fb      	ldr	r3, [r7, #12]
 800f8e8:	681b      	ldr	r3, [r3, #0]
 800f8ea:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800f8ee:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f8f0:	68fb      	ldr	r3, [r7, #12]
 800f8f2:	685b      	ldr	r3, [r3, #4]
 800f8f4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f8f8:	d111      	bne.n	800f91e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800f8fa:	68fb      	ldr	r3, [r7, #12]
 800f8fc:	689b      	ldr	r3, [r3, #8]
 800f8fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f902:	d004      	beq.n	800f90e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f904:	68fb      	ldr	r3, [r7, #12]
 800f906:	689b      	ldr	r3, [r3, #8]
 800f908:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f90c:	d107      	bne.n	800f91e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f90e:	68fb      	ldr	r3, [r7, #12]
 800f910:	681b      	ldr	r3, [r3, #0]
 800f912:	681a      	ldr	r2, [r3, #0]
 800f914:	68fb      	ldr	r3, [r7, #12]
 800f916:	681b      	ldr	r3, [r3, #0]
 800f918:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f91c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f91e:	68fb      	ldr	r3, [r7, #12]
 800f920:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f922:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f926:	d10f      	bne.n	800f948 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800f928:	68fb      	ldr	r3, [r7, #12]
 800f92a:	681b      	ldr	r3, [r3, #0]
 800f92c:	681a      	ldr	r2, [r3, #0]
 800f92e:	68fb      	ldr	r3, [r7, #12]
 800f930:	681b      	ldr	r3, [r3, #0]
 800f932:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800f936:	601a      	str	r2, [r3, #0]
 800f938:	68fb      	ldr	r3, [r7, #12]
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	681a      	ldr	r2, [r3, #0]
 800f93e:	68fb      	ldr	r3, [r7, #12]
 800f940:	681b      	ldr	r3, [r3, #0]
 800f942:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800f946:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f948:	68fb      	ldr	r3, [r7, #12]
 800f94a:	2201      	movs	r2, #1
 800f94c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f950:	68fb      	ldr	r3, [r7, #12]
 800f952:	2200      	movs	r2, #0
 800f954:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800f958:	2303      	movs	r3, #3
 800f95a:	e010      	b.n	800f97e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800f95c:	69bb      	ldr	r3, [r7, #24]
 800f95e:	2b00      	cmp	r3, #0
 800f960:	d101      	bne.n	800f966 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800f962:	2300      	movs	r3, #0
 800f964:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800f966:	69bb      	ldr	r3, [r7, #24]
 800f968:	3b01      	subs	r3, #1
 800f96a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800f96c:	68fb      	ldr	r3, [r7, #12]
 800f96e:	681b      	ldr	r3, [r3, #0]
 800f970:	689a      	ldr	r2, [r3, #8]
 800f972:	68bb      	ldr	r3, [r7, #8]
 800f974:	4013      	ands	r3, r2
 800f976:	687a      	ldr	r2, [r7, #4]
 800f978:	429a      	cmp	r2, r3
 800f97a:	d196      	bne.n	800f8aa <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800f97c:	2300      	movs	r3, #0
}
 800f97e:	4618      	mov	r0, r3
 800f980:	3728      	adds	r7, #40	@ 0x28
 800f982:	46bd      	mov	sp, r7
 800f984:	bd80      	pop	{r7, pc}
 800f986:	bf00      	nop
 800f988:	2000004c 	.word	0x2000004c

0800f98c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800f98c:	b580      	push	{r7, lr}
 800f98e:	b086      	sub	sp, #24
 800f990:	af02      	add	r7, sp, #8
 800f992:	60f8      	str	r0, [r7, #12]
 800f994:	60b9      	str	r1, [r7, #8]
 800f996:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f998:	68fb      	ldr	r3, [r7, #12]
 800f99a:	685b      	ldr	r3, [r3, #4]
 800f99c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f9a0:	d111      	bne.n	800f9c6 <SPI_EndRxTransaction+0x3a>
 800f9a2:	68fb      	ldr	r3, [r7, #12]
 800f9a4:	689b      	ldr	r3, [r3, #8]
 800f9a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f9aa:	d004      	beq.n	800f9b6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f9ac:	68fb      	ldr	r3, [r7, #12]
 800f9ae:	689b      	ldr	r3, [r3, #8]
 800f9b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f9b4:	d107      	bne.n	800f9c6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800f9b6:	68fb      	ldr	r3, [r7, #12]
 800f9b8:	681b      	ldr	r3, [r3, #0]
 800f9ba:	681a      	ldr	r2, [r3, #0]
 800f9bc:	68fb      	ldr	r3, [r7, #12]
 800f9be:	681b      	ldr	r3, [r3, #0]
 800f9c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f9c4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	9300      	str	r3, [sp, #0]
 800f9ca:	68bb      	ldr	r3, [r7, #8]
 800f9cc:	2200      	movs	r2, #0
 800f9ce:	2180      	movs	r1, #128	@ 0x80
 800f9d0:	68f8      	ldr	r0, [r7, #12]
 800f9d2:	f7ff febd 	bl	800f750 <SPI_WaitFlagStateUntilTimeout>
 800f9d6:	4603      	mov	r3, r0
 800f9d8:	2b00      	cmp	r3, #0
 800f9da:	d007      	beq.n	800f9ec <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f9dc:	68fb      	ldr	r3, [r7, #12]
 800f9de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f9e0:	f043 0220 	orr.w	r2, r3, #32
 800f9e4:	68fb      	ldr	r3, [r7, #12]
 800f9e6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800f9e8:	2303      	movs	r3, #3
 800f9ea:	e023      	b.n	800fa34 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f9ec:	68fb      	ldr	r3, [r7, #12]
 800f9ee:	685b      	ldr	r3, [r3, #4]
 800f9f0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f9f4:	d11d      	bne.n	800fa32 <SPI_EndRxTransaction+0xa6>
 800f9f6:	68fb      	ldr	r3, [r7, #12]
 800f9f8:	689b      	ldr	r3, [r3, #8]
 800f9fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f9fe:	d004      	beq.n	800fa0a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800fa00:	68fb      	ldr	r3, [r7, #12]
 800fa02:	689b      	ldr	r3, [r3, #8]
 800fa04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800fa08:	d113      	bne.n	800fa32 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	9300      	str	r3, [sp, #0]
 800fa0e:	68bb      	ldr	r3, [r7, #8]
 800fa10:	2200      	movs	r2, #0
 800fa12:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800fa16:	68f8      	ldr	r0, [r7, #12]
 800fa18:	f7ff ff22 	bl	800f860 <SPI_WaitFifoStateUntilTimeout>
 800fa1c:	4603      	mov	r3, r0
 800fa1e:	2b00      	cmp	r3, #0
 800fa20:	d007      	beq.n	800fa32 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800fa22:	68fb      	ldr	r3, [r7, #12]
 800fa24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fa26:	f043 0220 	orr.w	r2, r3, #32
 800fa2a:	68fb      	ldr	r3, [r7, #12]
 800fa2c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800fa2e:	2303      	movs	r3, #3
 800fa30:	e000      	b.n	800fa34 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800fa32:	2300      	movs	r3, #0
}
 800fa34:	4618      	mov	r0, r3
 800fa36:	3710      	adds	r7, #16
 800fa38:	46bd      	mov	sp, r7
 800fa3a:	bd80      	pop	{r7, pc}

0800fa3c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800fa3c:	b580      	push	{r7, lr}
 800fa3e:	b086      	sub	sp, #24
 800fa40:	af02      	add	r7, sp, #8
 800fa42:	60f8      	str	r0, [r7, #12]
 800fa44:	60b9      	str	r1, [r7, #8]
 800fa46:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	9300      	str	r3, [sp, #0]
 800fa4c:	68bb      	ldr	r3, [r7, #8]
 800fa4e:	2200      	movs	r2, #0
 800fa50:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800fa54:	68f8      	ldr	r0, [r7, #12]
 800fa56:	f7ff ff03 	bl	800f860 <SPI_WaitFifoStateUntilTimeout>
 800fa5a:	4603      	mov	r3, r0
 800fa5c:	2b00      	cmp	r3, #0
 800fa5e:	d007      	beq.n	800fa70 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fa64:	f043 0220 	orr.w	r2, r3, #32
 800fa68:	68fb      	ldr	r3, [r7, #12]
 800fa6a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800fa6c:	2303      	movs	r3, #3
 800fa6e:	e027      	b.n	800fac0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	9300      	str	r3, [sp, #0]
 800fa74:	68bb      	ldr	r3, [r7, #8]
 800fa76:	2200      	movs	r2, #0
 800fa78:	2180      	movs	r1, #128	@ 0x80
 800fa7a:	68f8      	ldr	r0, [r7, #12]
 800fa7c:	f7ff fe68 	bl	800f750 <SPI_WaitFlagStateUntilTimeout>
 800fa80:	4603      	mov	r3, r0
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	d007      	beq.n	800fa96 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800fa86:	68fb      	ldr	r3, [r7, #12]
 800fa88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fa8a:	f043 0220 	orr.w	r2, r3, #32
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800fa92:	2303      	movs	r3, #3
 800fa94:	e014      	b.n	800fac0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	9300      	str	r3, [sp, #0]
 800fa9a:	68bb      	ldr	r3, [r7, #8]
 800fa9c:	2200      	movs	r2, #0
 800fa9e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800faa2:	68f8      	ldr	r0, [r7, #12]
 800faa4:	f7ff fedc 	bl	800f860 <SPI_WaitFifoStateUntilTimeout>
 800faa8:	4603      	mov	r3, r0
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d007      	beq.n	800fabe <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800faae:	68fb      	ldr	r3, [r7, #12]
 800fab0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fab2:	f043 0220 	orr.w	r2, r3, #32
 800fab6:	68fb      	ldr	r3, [r7, #12]
 800fab8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800faba:	2303      	movs	r3, #3
 800fabc:	e000      	b.n	800fac0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800fabe:	2300      	movs	r3, #0
}
 800fac0:	4618      	mov	r0, r3
 800fac2:	3710      	adds	r7, #16
 800fac4:	46bd      	mov	sp, r7
 800fac6:	bd80      	pop	{r7, pc}

0800fac8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800fac8:	b580      	push	{r7, lr}
 800faca:	b082      	sub	sp, #8
 800facc:	af00      	add	r7, sp, #0
 800face:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	2b00      	cmp	r3, #0
 800fad4:	d101      	bne.n	800fada <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800fad6:	2301      	movs	r3, #1
 800fad8:	e049      	b.n	800fb6e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800fada:	687b      	ldr	r3, [r7, #4]
 800fadc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800fae0:	b2db      	uxtb	r3, r3
 800fae2:	2b00      	cmp	r3, #0
 800fae4:	d106      	bne.n	800faf4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	2200      	movs	r2, #0
 800faea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800faee:	6878      	ldr	r0, [r7, #4]
 800faf0:	f7fa fe38 	bl	800a764 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	2202      	movs	r2, #2
 800faf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	681a      	ldr	r2, [r3, #0]
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	3304      	adds	r3, #4
 800fb04:	4619      	mov	r1, r3
 800fb06:	4610      	mov	r0, r2
 800fb08:	f000 fab6 	bl	8010078 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	2201      	movs	r2, #1
 800fb10:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	2201      	movs	r2, #1
 800fb18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	2201      	movs	r2, #1
 800fb20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	2201      	movs	r2, #1
 800fb28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	2201      	movs	r2, #1
 800fb30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	2201      	movs	r2, #1
 800fb38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800fb3c:	687b      	ldr	r3, [r7, #4]
 800fb3e:	2201      	movs	r2, #1
 800fb40:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	2201      	movs	r2, #1
 800fb48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800fb4c:	687b      	ldr	r3, [r7, #4]
 800fb4e:	2201      	movs	r2, #1
 800fb50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	2201      	movs	r2, #1
 800fb58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	2201      	movs	r2, #1
 800fb60:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	2201      	movs	r2, #1
 800fb68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800fb6c:	2300      	movs	r3, #0
}
 800fb6e:	4618      	mov	r0, r3
 800fb70:	3708      	adds	r7, #8
 800fb72:	46bd      	mov	sp, r7
 800fb74:	bd80      	pop	{r7, pc}

0800fb76 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800fb76:	b580      	push	{r7, lr}
 800fb78:	b082      	sub	sp, #8
 800fb7a:	af00      	add	r7, sp, #0
 800fb7c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	2b00      	cmp	r3, #0
 800fb82:	d101      	bne.n	800fb88 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800fb84:	2301      	movs	r3, #1
 800fb86:	e049      	b.n	800fc1c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800fb8e:	b2db      	uxtb	r3, r3
 800fb90:	2b00      	cmp	r3, #0
 800fb92:	d106      	bne.n	800fba2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	2200      	movs	r2, #0
 800fb98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800fb9c:	6878      	ldr	r0, [r7, #4]
 800fb9e:	f7fa fdad 	bl	800a6fc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	2202      	movs	r2, #2
 800fba6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	681a      	ldr	r2, [r3, #0]
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	3304      	adds	r3, #4
 800fbb2:	4619      	mov	r1, r3
 800fbb4:	4610      	mov	r0, r2
 800fbb6:	f000 fa5f 	bl	8010078 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	2201      	movs	r2, #1
 800fbbe:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	2201      	movs	r2, #1
 800fbc6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	2201      	movs	r2, #1
 800fbce:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	2201      	movs	r2, #1
 800fbd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	2201      	movs	r2, #1
 800fbde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800fbe2:	687b      	ldr	r3, [r7, #4]
 800fbe4:	2201      	movs	r2, #1
 800fbe6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	2201      	movs	r2, #1
 800fbee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	2201      	movs	r2, #1
 800fbf6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	2201      	movs	r2, #1
 800fbfe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	2201      	movs	r2, #1
 800fc06:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	2201      	movs	r2, #1
 800fc0e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	2201      	movs	r2, #1
 800fc16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800fc1a:	2300      	movs	r3, #0
}
 800fc1c:	4618      	mov	r0, r3
 800fc1e:	3708      	adds	r7, #8
 800fc20:	46bd      	mov	sp, r7
 800fc22:	bd80      	pop	{r7, pc}

0800fc24 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800fc24:	b580      	push	{r7, lr}
 800fc26:	b086      	sub	sp, #24
 800fc28:	af00      	add	r7, sp, #0
 800fc2a:	60f8      	str	r0, [r7, #12]
 800fc2c:	60b9      	str	r1, [r7, #8]
 800fc2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800fc30:	2300      	movs	r3, #0
 800fc32:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800fc34:	68fb      	ldr	r3, [r7, #12]
 800fc36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fc3a:	2b01      	cmp	r3, #1
 800fc3c:	d101      	bne.n	800fc42 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800fc3e:	2302      	movs	r3, #2
 800fc40:	e0ff      	b.n	800fe42 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800fc42:	68fb      	ldr	r3, [r7, #12]
 800fc44:	2201      	movs	r2, #1
 800fc46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	2b14      	cmp	r3, #20
 800fc4e:	f200 80f0 	bhi.w	800fe32 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800fc52:	a201      	add	r2, pc, #4	@ (adr r2, 800fc58 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800fc54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc58:	0800fcad 	.word	0x0800fcad
 800fc5c:	0800fe33 	.word	0x0800fe33
 800fc60:	0800fe33 	.word	0x0800fe33
 800fc64:	0800fe33 	.word	0x0800fe33
 800fc68:	0800fced 	.word	0x0800fced
 800fc6c:	0800fe33 	.word	0x0800fe33
 800fc70:	0800fe33 	.word	0x0800fe33
 800fc74:	0800fe33 	.word	0x0800fe33
 800fc78:	0800fd2f 	.word	0x0800fd2f
 800fc7c:	0800fe33 	.word	0x0800fe33
 800fc80:	0800fe33 	.word	0x0800fe33
 800fc84:	0800fe33 	.word	0x0800fe33
 800fc88:	0800fd6f 	.word	0x0800fd6f
 800fc8c:	0800fe33 	.word	0x0800fe33
 800fc90:	0800fe33 	.word	0x0800fe33
 800fc94:	0800fe33 	.word	0x0800fe33
 800fc98:	0800fdb1 	.word	0x0800fdb1
 800fc9c:	0800fe33 	.word	0x0800fe33
 800fca0:	0800fe33 	.word	0x0800fe33
 800fca4:	0800fe33 	.word	0x0800fe33
 800fca8:	0800fdf1 	.word	0x0800fdf1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800fcac:	68fb      	ldr	r3, [r7, #12]
 800fcae:	681b      	ldr	r3, [r3, #0]
 800fcb0:	68b9      	ldr	r1, [r7, #8]
 800fcb2:	4618      	mov	r0, r3
 800fcb4:	f000 fa94 	bl	80101e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800fcb8:	68fb      	ldr	r3, [r7, #12]
 800fcba:	681b      	ldr	r3, [r3, #0]
 800fcbc:	699a      	ldr	r2, [r3, #24]
 800fcbe:	68fb      	ldr	r3, [r7, #12]
 800fcc0:	681b      	ldr	r3, [r3, #0]
 800fcc2:	f042 0208 	orr.w	r2, r2, #8
 800fcc6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800fcc8:	68fb      	ldr	r3, [r7, #12]
 800fcca:	681b      	ldr	r3, [r3, #0]
 800fccc:	699a      	ldr	r2, [r3, #24]
 800fcce:	68fb      	ldr	r3, [r7, #12]
 800fcd0:	681b      	ldr	r3, [r3, #0]
 800fcd2:	f022 0204 	bic.w	r2, r2, #4
 800fcd6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800fcd8:	68fb      	ldr	r3, [r7, #12]
 800fcda:	681b      	ldr	r3, [r3, #0]
 800fcdc:	6999      	ldr	r1, [r3, #24]
 800fcde:	68bb      	ldr	r3, [r7, #8]
 800fce0:	691a      	ldr	r2, [r3, #16]
 800fce2:	68fb      	ldr	r3, [r7, #12]
 800fce4:	681b      	ldr	r3, [r3, #0]
 800fce6:	430a      	orrs	r2, r1
 800fce8:	619a      	str	r2, [r3, #24]
      break;
 800fcea:	e0a5      	b.n	800fe38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800fcec:	68fb      	ldr	r3, [r7, #12]
 800fcee:	681b      	ldr	r3, [r3, #0]
 800fcf0:	68b9      	ldr	r1, [r7, #8]
 800fcf2:	4618      	mov	r0, r3
 800fcf4:	f000 fb0e 	bl	8010314 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800fcf8:	68fb      	ldr	r3, [r7, #12]
 800fcfa:	681b      	ldr	r3, [r3, #0]
 800fcfc:	699a      	ldr	r2, [r3, #24]
 800fcfe:	68fb      	ldr	r3, [r7, #12]
 800fd00:	681b      	ldr	r3, [r3, #0]
 800fd02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800fd06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800fd08:	68fb      	ldr	r3, [r7, #12]
 800fd0a:	681b      	ldr	r3, [r3, #0]
 800fd0c:	699a      	ldr	r2, [r3, #24]
 800fd0e:	68fb      	ldr	r3, [r7, #12]
 800fd10:	681b      	ldr	r3, [r3, #0]
 800fd12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800fd16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800fd18:	68fb      	ldr	r3, [r7, #12]
 800fd1a:	681b      	ldr	r3, [r3, #0]
 800fd1c:	6999      	ldr	r1, [r3, #24]
 800fd1e:	68bb      	ldr	r3, [r7, #8]
 800fd20:	691b      	ldr	r3, [r3, #16]
 800fd22:	021a      	lsls	r2, r3, #8
 800fd24:	68fb      	ldr	r3, [r7, #12]
 800fd26:	681b      	ldr	r3, [r3, #0]
 800fd28:	430a      	orrs	r2, r1
 800fd2a:	619a      	str	r2, [r3, #24]
      break;
 800fd2c:	e084      	b.n	800fe38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800fd2e:	68fb      	ldr	r3, [r7, #12]
 800fd30:	681b      	ldr	r3, [r3, #0]
 800fd32:	68b9      	ldr	r1, [r7, #8]
 800fd34:	4618      	mov	r0, r3
 800fd36:	f000 fb81 	bl	801043c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	681b      	ldr	r3, [r3, #0]
 800fd3e:	69da      	ldr	r2, [r3, #28]
 800fd40:	68fb      	ldr	r3, [r7, #12]
 800fd42:	681b      	ldr	r3, [r3, #0]
 800fd44:	f042 0208 	orr.w	r2, r2, #8
 800fd48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800fd4a:	68fb      	ldr	r3, [r7, #12]
 800fd4c:	681b      	ldr	r3, [r3, #0]
 800fd4e:	69da      	ldr	r2, [r3, #28]
 800fd50:	68fb      	ldr	r3, [r7, #12]
 800fd52:	681b      	ldr	r3, [r3, #0]
 800fd54:	f022 0204 	bic.w	r2, r2, #4
 800fd58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800fd5a:	68fb      	ldr	r3, [r7, #12]
 800fd5c:	681b      	ldr	r3, [r3, #0]
 800fd5e:	69d9      	ldr	r1, [r3, #28]
 800fd60:	68bb      	ldr	r3, [r7, #8]
 800fd62:	691a      	ldr	r2, [r3, #16]
 800fd64:	68fb      	ldr	r3, [r7, #12]
 800fd66:	681b      	ldr	r3, [r3, #0]
 800fd68:	430a      	orrs	r2, r1
 800fd6a:	61da      	str	r2, [r3, #28]
      break;
 800fd6c:	e064      	b.n	800fe38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800fd6e:	68fb      	ldr	r3, [r7, #12]
 800fd70:	681b      	ldr	r3, [r3, #0]
 800fd72:	68b9      	ldr	r1, [r7, #8]
 800fd74:	4618      	mov	r0, r3
 800fd76:	f000 fbf3 	bl	8010560 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800fd7a:	68fb      	ldr	r3, [r7, #12]
 800fd7c:	681b      	ldr	r3, [r3, #0]
 800fd7e:	69da      	ldr	r2, [r3, #28]
 800fd80:	68fb      	ldr	r3, [r7, #12]
 800fd82:	681b      	ldr	r3, [r3, #0]
 800fd84:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800fd88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800fd8a:	68fb      	ldr	r3, [r7, #12]
 800fd8c:	681b      	ldr	r3, [r3, #0]
 800fd8e:	69da      	ldr	r2, [r3, #28]
 800fd90:	68fb      	ldr	r3, [r7, #12]
 800fd92:	681b      	ldr	r3, [r3, #0]
 800fd94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800fd98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800fd9a:	68fb      	ldr	r3, [r7, #12]
 800fd9c:	681b      	ldr	r3, [r3, #0]
 800fd9e:	69d9      	ldr	r1, [r3, #28]
 800fda0:	68bb      	ldr	r3, [r7, #8]
 800fda2:	691b      	ldr	r3, [r3, #16]
 800fda4:	021a      	lsls	r2, r3, #8
 800fda6:	68fb      	ldr	r3, [r7, #12]
 800fda8:	681b      	ldr	r3, [r3, #0]
 800fdaa:	430a      	orrs	r2, r1
 800fdac:	61da      	str	r2, [r3, #28]
      break;
 800fdae:	e043      	b.n	800fe38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800fdb0:	68fb      	ldr	r3, [r7, #12]
 800fdb2:	681b      	ldr	r3, [r3, #0]
 800fdb4:	68b9      	ldr	r1, [r7, #8]
 800fdb6:	4618      	mov	r0, r3
 800fdb8:	f000 fc66 	bl	8010688 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800fdbc:	68fb      	ldr	r3, [r7, #12]
 800fdbe:	681b      	ldr	r3, [r3, #0]
 800fdc0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800fdc2:	68fb      	ldr	r3, [r7, #12]
 800fdc4:	681b      	ldr	r3, [r3, #0]
 800fdc6:	f042 0208 	orr.w	r2, r2, #8
 800fdca:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800fdcc:	68fb      	ldr	r3, [r7, #12]
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800fdd2:	68fb      	ldr	r3, [r7, #12]
 800fdd4:	681b      	ldr	r3, [r3, #0]
 800fdd6:	f022 0204 	bic.w	r2, r2, #4
 800fdda:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800fddc:	68fb      	ldr	r3, [r7, #12]
 800fdde:	681b      	ldr	r3, [r3, #0]
 800fde0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800fde2:	68bb      	ldr	r3, [r7, #8]
 800fde4:	691a      	ldr	r2, [r3, #16]
 800fde6:	68fb      	ldr	r3, [r7, #12]
 800fde8:	681b      	ldr	r3, [r3, #0]
 800fdea:	430a      	orrs	r2, r1
 800fdec:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800fdee:	e023      	b.n	800fe38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800fdf0:	68fb      	ldr	r3, [r7, #12]
 800fdf2:	681b      	ldr	r3, [r3, #0]
 800fdf4:	68b9      	ldr	r1, [r7, #8]
 800fdf6:	4618      	mov	r0, r3
 800fdf8:	f000 fcb0 	bl	801075c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800fdfc:	68fb      	ldr	r3, [r7, #12]
 800fdfe:	681b      	ldr	r3, [r3, #0]
 800fe00:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800fe02:	68fb      	ldr	r3, [r7, #12]
 800fe04:	681b      	ldr	r3, [r3, #0]
 800fe06:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800fe0a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800fe0c:	68fb      	ldr	r3, [r7, #12]
 800fe0e:	681b      	ldr	r3, [r3, #0]
 800fe10:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800fe12:	68fb      	ldr	r3, [r7, #12]
 800fe14:	681b      	ldr	r3, [r3, #0]
 800fe16:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800fe1a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800fe1c:	68fb      	ldr	r3, [r7, #12]
 800fe1e:	681b      	ldr	r3, [r3, #0]
 800fe20:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800fe22:	68bb      	ldr	r3, [r7, #8]
 800fe24:	691b      	ldr	r3, [r3, #16]
 800fe26:	021a      	lsls	r2, r3, #8
 800fe28:	68fb      	ldr	r3, [r7, #12]
 800fe2a:	681b      	ldr	r3, [r3, #0]
 800fe2c:	430a      	orrs	r2, r1
 800fe2e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800fe30:	e002      	b.n	800fe38 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800fe32:	2301      	movs	r3, #1
 800fe34:	75fb      	strb	r3, [r7, #23]
      break;
 800fe36:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800fe38:	68fb      	ldr	r3, [r7, #12]
 800fe3a:	2200      	movs	r2, #0
 800fe3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800fe40:	7dfb      	ldrb	r3, [r7, #23]
}
 800fe42:	4618      	mov	r0, r3
 800fe44:	3718      	adds	r7, #24
 800fe46:	46bd      	mov	sp, r7
 800fe48:	bd80      	pop	{r7, pc}
 800fe4a:	bf00      	nop

0800fe4c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800fe4c:	b580      	push	{r7, lr}
 800fe4e:	b084      	sub	sp, #16
 800fe50:	af00      	add	r7, sp, #0
 800fe52:	6078      	str	r0, [r7, #4]
 800fe54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800fe56:	2300      	movs	r3, #0
 800fe58:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fe60:	2b01      	cmp	r3, #1
 800fe62:	d101      	bne.n	800fe68 <HAL_TIM_ConfigClockSource+0x1c>
 800fe64:	2302      	movs	r3, #2
 800fe66:	e0f6      	b.n	8010056 <HAL_TIM_ConfigClockSource+0x20a>
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	2201      	movs	r2, #1
 800fe6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	2202      	movs	r2, #2
 800fe74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	681b      	ldr	r3, [r3, #0]
 800fe7c:	689b      	ldr	r3, [r3, #8]
 800fe7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800fe80:	68bb      	ldr	r3, [r7, #8]
 800fe82:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800fe86:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800fe8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fe8c:	68bb      	ldr	r3, [r7, #8]
 800fe8e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800fe92:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	681b      	ldr	r3, [r3, #0]
 800fe98:	68ba      	ldr	r2, [r7, #8]
 800fe9a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800fe9c:	683b      	ldr	r3, [r7, #0]
 800fe9e:	681b      	ldr	r3, [r3, #0]
 800fea0:	4a6f      	ldr	r2, [pc, #444]	@ (8010060 <HAL_TIM_ConfigClockSource+0x214>)
 800fea2:	4293      	cmp	r3, r2
 800fea4:	f000 80c1 	beq.w	801002a <HAL_TIM_ConfigClockSource+0x1de>
 800fea8:	4a6d      	ldr	r2, [pc, #436]	@ (8010060 <HAL_TIM_ConfigClockSource+0x214>)
 800feaa:	4293      	cmp	r3, r2
 800feac:	f200 80c6 	bhi.w	801003c <HAL_TIM_ConfigClockSource+0x1f0>
 800feb0:	4a6c      	ldr	r2, [pc, #432]	@ (8010064 <HAL_TIM_ConfigClockSource+0x218>)
 800feb2:	4293      	cmp	r3, r2
 800feb4:	f000 80b9 	beq.w	801002a <HAL_TIM_ConfigClockSource+0x1de>
 800feb8:	4a6a      	ldr	r2, [pc, #424]	@ (8010064 <HAL_TIM_ConfigClockSource+0x218>)
 800feba:	4293      	cmp	r3, r2
 800febc:	f200 80be 	bhi.w	801003c <HAL_TIM_ConfigClockSource+0x1f0>
 800fec0:	4a69      	ldr	r2, [pc, #420]	@ (8010068 <HAL_TIM_ConfigClockSource+0x21c>)
 800fec2:	4293      	cmp	r3, r2
 800fec4:	f000 80b1 	beq.w	801002a <HAL_TIM_ConfigClockSource+0x1de>
 800fec8:	4a67      	ldr	r2, [pc, #412]	@ (8010068 <HAL_TIM_ConfigClockSource+0x21c>)
 800feca:	4293      	cmp	r3, r2
 800fecc:	f200 80b6 	bhi.w	801003c <HAL_TIM_ConfigClockSource+0x1f0>
 800fed0:	4a66      	ldr	r2, [pc, #408]	@ (801006c <HAL_TIM_ConfigClockSource+0x220>)
 800fed2:	4293      	cmp	r3, r2
 800fed4:	f000 80a9 	beq.w	801002a <HAL_TIM_ConfigClockSource+0x1de>
 800fed8:	4a64      	ldr	r2, [pc, #400]	@ (801006c <HAL_TIM_ConfigClockSource+0x220>)
 800feda:	4293      	cmp	r3, r2
 800fedc:	f200 80ae 	bhi.w	801003c <HAL_TIM_ConfigClockSource+0x1f0>
 800fee0:	4a63      	ldr	r2, [pc, #396]	@ (8010070 <HAL_TIM_ConfigClockSource+0x224>)
 800fee2:	4293      	cmp	r3, r2
 800fee4:	f000 80a1 	beq.w	801002a <HAL_TIM_ConfigClockSource+0x1de>
 800fee8:	4a61      	ldr	r2, [pc, #388]	@ (8010070 <HAL_TIM_ConfigClockSource+0x224>)
 800feea:	4293      	cmp	r3, r2
 800feec:	f200 80a6 	bhi.w	801003c <HAL_TIM_ConfigClockSource+0x1f0>
 800fef0:	4a60      	ldr	r2, [pc, #384]	@ (8010074 <HAL_TIM_ConfigClockSource+0x228>)
 800fef2:	4293      	cmp	r3, r2
 800fef4:	f000 8099 	beq.w	801002a <HAL_TIM_ConfigClockSource+0x1de>
 800fef8:	4a5e      	ldr	r2, [pc, #376]	@ (8010074 <HAL_TIM_ConfigClockSource+0x228>)
 800fefa:	4293      	cmp	r3, r2
 800fefc:	f200 809e 	bhi.w	801003c <HAL_TIM_ConfigClockSource+0x1f0>
 800ff00:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ff04:	f000 8091 	beq.w	801002a <HAL_TIM_ConfigClockSource+0x1de>
 800ff08:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ff0c:	f200 8096 	bhi.w	801003c <HAL_TIM_ConfigClockSource+0x1f0>
 800ff10:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ff14:	f000 8089 	beq.w	801002a <HAL_TIM_ConfigClockSource+0x1de>
 800ff18:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ff1c:	f200 808e 	bhi.w	801003c <HAL_TIM_ConfigClockSource+0x1f0>
 800ff20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ff24:	d03e      	beq.n	800ffa4 <HAL_TIM_ConfigClockSource+0x158>
 800ff26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ff2a:	f200 8087 	bhi.w	801003c <HAL_TIM_ConfigClockSource+0x1f0>
 800ff2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ff32:	f000 8086 	beq.w	8010042 <HAL_TIM_ConfigClockSource+0x1f6>
 800ff36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ff3a:	d87f      	bhi.n	801003c <HAL_TIM_ConfigClockSource+0x1f0>
 800ff3c:	2b70      	cmp	r3, #112	@ 0x70
 800ff3e:	d01a      	beq.n	800ff76 <HAL_TIM_ConfigClockSource+0x12a>
 800ff40:	2b70      	cmp	r3, #112	@ 0x70
 800ff42:	d87b      	bhi.n	801003c <HAL_TIM_ConfigClockSource+0x1f0>
 800ff44:	2b60      	cmp	r3, #96	@ 0x60
 800ff46:	d050      	beq.n	800ffea <HAL_TIM_ConfigClockSource+0x19e>
 800ff48:	2b60      	cmp	r3, #96	@ 0x60
 800ff4a:	d877      	bhi.n	801003c <HAL_TIM_ConfigClockSource+0x1f0>
 800ff4c:	2b50      	cmp	r3, #80	@ 0x50
 800ff4e:	d03c      	beq.n	800ffca <HAL_TIM_ConfigClockSource+0x17e>
 800ff50:	2b50      	cmp	r3, #80	@ 0x50
 800ff52:	d873      	bhi.n	801003c <HAL_TIM_ConfigClockSource+0x1f0>
 800ff54:	2b40      	cmp	r3, #64	@ 0x40
 800ff56:	d058      	beq.n	801000a <HAL_TIM_ConfigClockSource+0x1be>
 800ff58:	2b40      	cmp	r3, #64	@ 0x40
 800ff5a:	d86f      	bhi.n	801003c <HAL_TIM_ConfigClockSource+0x1f0>
 800ff5c:	2b30      	cmp	r3, #48	@ 0x30
 800ff5e:	d064      	beq.n	801002a <HAL_TIM_ConfigClockSource+0x1de>
 800ff60:	2b30      	cmp	r3, #48	@ 0x30
 800ff62:	d86b      	bhi.n	801003c <HAL_TIM_ConfigClockSource+0x1f0>
 800ff64:	2b20      	cmp	r3, #32
 800ff66:	d060      	beq.n	801002a <HAL_TIM_ConfigClockSource+0x1de>
 800ff68:	2b20      	cmp	r3, #32
 800ff6a:	d867      	bhi.n	801003c <HAL_TIM_ConfigClockSource+0x1f0>
 800ff6c:	2b00      	cmp	r3, #0
 800ff6e:	d05c      	beq.n	801002a <HAL_TIM_ConfigClockSource+0x1de>
 800ff70:	2b10      	cmp	r3, #16
 800ff72:	d05a      	beq.n	801002a <HAL_TIM_ConfigClockSource+0x1de>
 800ff74:	e062      	b.n	801003c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ff76:	687b      	ldr	r3, [r7, #4]
 800ff78:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ff7a:	683b      	ldr	r3, [r7, #0]
 800ff7c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ff7e:	683b      	ldr	r3, [r7, #0]
 800ff80:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ff82:	683b      	ldr	r3, [r7, #0]
 800ff84:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ff86:	f000 fcd1 	bl	801092c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ff8a:	687b      	ldr	r3, [r7, #4]
 800ff8c:	681b      	ldr	r3, [r3, #0]
 800ff8e:	689b      	ldr	r3, [r3, #8]
 800ff90:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ff92:	68bb      	ldr	r3, [r7, #8]
 800ff94:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800ff98:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	681b      	ldr	r3, [r3, #0]
 800ff9e:	68ba      	ldr	r2, [r7, #8]
 800ffa0:	609a      	str	r2, [r3, #8]
      break;
 800ffa2:	e04f      	b.n	8010044 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ffa8:	683b      	ldr	r3, [r7, #0]
 800ffaa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ffac:	683b      	ldr	r3, [r7, #0]
 800ffae:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ffb0:	683b      	ldr	r3, [r7, #0]
 800ffb2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ffb4:	f000 fcba 	bl	801092c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	681b      	ldr	r3, [r3, #0]
 800ffbc:	689a      	ldr	r2, [r3, #8]
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	681b      	ldr	r3, [r3, #0]
 800ffc2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ffc6:	609a      	str	r2, [r3, #8]
      break;
 800ffc8:	e03c      	b.n	8010044 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ffce:	683b      	ldr	r3, [r7, #0]
 800ffd0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ffd2:	683b      	ldr	r3, [r7, #0]
 800ffd4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ffd6:	461a      	mov	r2, r3
 800ffd8:	f000 fc2c 	bl	8010834 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ffdc:	687b      	ldr	r3, [r7, #4]
 800ffde:	681b      	ldr	r3, [r3, #0]
 800ffe0:	2150      	movs	r1, #80	@ 0x50
 800ffe2:	4618      	mov	r0, r3
 800ffe4:	f000 fc85 	bl	80108f2 <TIM_ITRx_SetConfig>
      break;
 800ffe8:	e02c      	b.n	8010044 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ffee:	683b      	ldr	r3, [r7, #0]
 800fff0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800fff2:	683b      	ldr	r3, [r7, #0]
 800fff4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800fff6:	461a      	mov	r2, r3
 800fff8:	f000 fc4b 	bl	8010892 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	681b      	ldr	r3, [r3, #0]
 8010000:	2160      	movs	r1, #96	@ 0x60
 8010002:	4618      	mov	r0, r3
 8010004:	f000 fc75 	bl	80108f2 <TIM_ITRx_SetConfig>
      break;
 8010008:	e01c      	b.n	8010044 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801000e:	683b      	ldr	r3, [r7, #0]
 8010010:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8010012:	683b      	ldr	r3, [r7, #0]
 8010014:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010016:	461a      	mov	r2, r3
 8010018:	f000 fc0c 	bl	8010834 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	2140      	movs	r1, #64	@ 0x40
 8010022:	4618      	mov	r0, r3
 8010024:	f000 fc65 	bl	80108f2 <TIM_ITRx_SetConfig>
      break;
 8010028:	e00c      	b.n	8010044 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	681a      	ldr	r2, [r3, #0]
 801002e:	683b      	ldr	r3, [r7, #0]
 8010030:	681b      	ldr	r3, [r3, #0]
 8010032:	4619      	mov	r1, r3
 8010034:	4610      	mov	r0, r2
 8010036:	f000 fc5c 	bl	80108f2 <TIM_ITRx_SetConfig>
      break;
 801003a:	e003      	b.n	8010044 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 801003c:	2301      	movs	r3, #1
 801003e:	73fb      	strb	r3, [r7, #15]
      break;
 8010040:	e000      	b.n	8010044 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8010042:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	2201      	movs	r2, #1
 8010048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	2200      	movs	r2, #0
 8010050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8010054:	7bfb      	ldrb	r3, [r7, #15]
}
 8010056:	4618      	mov	r0, r3
 8010058:	3710      	adds	r7, #16
 801005a:	46bd      	mov	sp, r7
 801005c:	bd80      	pop	{r7, pc}
 801005e:	bf00      	nop
 8010060:	00100070 	.word	0x00100070
 8010064:	00100060 	.word	0x00100060
 8010068:	00100050 	.word	0x00100050
 801006c:	00100040 	.word	0x00100040
 8010070:	00100030 	.word	0x00100030
 8010074:	00100020 	.word	0x00100020

08010078 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8010078:	b480      	push	{r7}
 801007a:	b085      	sub	sp, #20
 801007c:	af00      	add	r7, sp, #0
 801007e:	6078      	str	r0, [r7, #4]
 8010080:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8010082:	687b      	ldr	r3, [r7, #4]
 8010084:	681b      	ldr	r3, [r3, #0]
 8010086:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	4a4c      	ldr	r2, [pc, #304]	@ (80101bc <TIM_Base_SetConfig+0x144>)
 801008c:	4293      	cmp	r3, r2
 801008e:	d017      	beq.n	80100c0 <TIM_Base_SetConfig+0x48>
 8010090:	687b      	ldr	r3, [r7, #4]
 8010092:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010096:	d013      	beq.n	80100c0 <TIM_Base_SetConfig+0x48>
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	4a49      	ldr	r2, [pc, #292]	@ (80101c0 <TIM_Base_SetConfig+0x148>)
 801009c:	4293      	cmp	r3, r2
 801009e:	d00f      	beq.n	80100c0 <TIM_Base_SetConfig+0x48>
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	4a48      	ldr	r2, [pc, #288]	@ (80101c4 <TIM_Base_SetConfig+0x14c>)
 80100a4:	4293      	cmp	r3, r2
 80100a6:	d00b      	beq.n	80100c0 <TIM_Base_SetConfig+0x48>
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	4a47      	ldr	r2, [pc, #284]	@ (80101c8 <TIM_Base_SetConfig+0x150>)
 80100ac:	4293      	cmp	r3, r2
 80100ae:	d007      	beq.n	80100c0 <TIM_Base_SetConfig+0x48>
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	4a46      	ldr	r2, [pc, #280]	@ (80101cc <TIM_Base_SetConfig+0x154>)
 80100b4:	4293      	cmp	r3, r2
 80100b6:	d003      	beq.n	80100c0 <TIM_Base_SetConfig+0x48>
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	4a45      	ldr	r2, [pc, #276]	@ (80101d0 <TIM_Base_SetConfig+0x158>)
 80100bc:	4293      	cmp	r3, r2
 80100be:	d108      	bne.n	80100d2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80100c0:	68fb      	ldr	r3, [r7, #12]
 80100c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80100c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80100c8:	683b      	ldr	r3, [r7, #0]
 80100ca:	685b      	ldr	r3, [r3, #4]
 80100cc:	68fa      	ldr	r2, [r7, #12]
 80100ce:	4313      	orrs	r3, r2
 80100d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	4a39      	ldr	r2, [pc, #228]	@ (80101bc <TIM_Base_SetConfig+0x144>)
 80100d6:	4293      	cmp	r3, r2
 80100d8:	d023      	beq.n	8010122 <TIM_Base_SetConfig+0xaa>
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80100e0:	d01f      	beq.n	8010122 <TIM_Base_SetConfig+0xaa>
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	4a36      	ldr	r2, [pc, #216]	@ (80101c0 <TIM_Base_SetConfig+0x148>)
 80100e6:	4293      	cmp	r3, r2
 80100e8:	d01b      	beq.n	8010122 <TIM_Base_SetConfig+0xaa>
 80100ea:	687b      	ldr	r3, [r7, #4]
 80100ec:	4a35      	ldr	r2, [pc, #212]	@ (80101c4 <TIM_Base_SetConfig+0x14c>)
 80100ee:	4293      	cmp	r3, r2
 80100f0:	d017      	beq.n	8010122 <TIM_Base_SetConfig+0xaa>
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	4a34      	ldr	r2, [pc, #208]	@ (80101c8 <TIM_Base_SetConfig+0x150>)
 80100f6:	4293      	cmp	r3, r2
 80100f8:	d013      	beq.n	8010122 <TIM_Base_SetConfig+0xaa>
 80100fa:	687b      	ldr	r3, [r7, #4]
 80100fc:	4a33      	ldr	r2, [pc, #204]	@ (80101cc <TIM_Base_SetConfig+0x154>)
 80100fe:	4293      	cmp	r3, r2
 8010100:	d00f      	beq.n	8010122 <TIM_Base_SetConfig+0xaa>
 8010102:	687b      	ldr	r3, [r7, #4]
 8010104:	4a33      	ldr	r2, [pc, #204]	@ (80101d4 <TIM_Base_SetConfig+0x15c>)
 8010106:	4293      	cmp	r3, r2
 8010108:	d00b      	beq.n	8010122 <TIM_Base_SetConfig+0xaa>
 801010a:	687b      	ldr	r3, [r7, #4]
 801010c:	4a32      	ldr	r2, [pc, #200]	@ (80101d8 <TIM_Base_SetConfig+0x160>)
 801010e:	4293      	cmp	r3, r2
 8010110:	d007      	beq.n	8010122 <TIM_Base_SetConfig+0xaa>
 8010112:	687b      	ldr	r3, [r7, #4]
 8010114:	4a31      	ldr	r2, [pc, #196]	@ (80101dc <TIM_Base_SetConfig+0x164>)
 8010116:	4293      	cmp	r3, r2
 8010118:	d003      	beq.n	8010122 <TIM_Base_SetConfig+0xaa>
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	4a2c      	ldr	r2, [pc, #176]	@ (80101d0 <TIM_Base_SetConfig+0x158>)
 801011e:	4293      	cmp	r3, r2
 8010120:	d108      	bne.n	8010134 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8010122:	68fb      	ldr	r3, [r7, #12]
 8010124:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8010128:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801012a:	683b      	ldr	r3, [r7, #0]
 801012c:	68db      	ldr	r3, [r3, #12]
 801012e:	68fa      	ldr	r2, [r7, #12]
 8010130:	4313      	orrs	r3, r2
 8010132:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8010134:	68fb      	ldr	r3, [r7, #12]
 8010136:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 801013a:	683b      	ldr	r3, [r7, #0]
 801013c:	695b      	ldr	r3, [r3, #20]
 801013e:	4313      	orrs	r3, r2
 8010140:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8010142:	687b      	ldr	r3, [r7, #4]
 8010144:	68fa      	ldr	r2, [r7, #12]
 8010146:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8010148:	683b      	ldr	r3, [r7, #0]
 801014a:	689a      	ldr	r2, [r3, #8]
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8010150:	683b      	ldr	r3, [r7, #0]
 8010152:	681a      	ldr	r2, [r3, #0]
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	4a18      	ldr	r2, [pc, #96]	@ (80101bc <TIM_Base_SetConfig+0x144>)
 801015c:	4293      	cmp	r3, r2
 801015e:	d013      	beq.n	8010188 <TIM_Base_SetConfig+0x110>
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	4a1a      	ldr	r2, [pc, #104]	@ (80101cc <TIM_Base_SetConfig+0x154>)
 8010164:	4293      	cmp	r3, r2
 8010166:	d00f      	beq.n	8010188 <TIM_Base_SetConfig+0x110>
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	4a1a      	ldr	r2, [pc, #104]	@ (80101d4 <TIM_Base_SetConfig+0x15c>)
 801016c:	4293      	cmp	r3, r2
 801016e:	d00b      	beq.n	8010188 <TIM_Base_SetConfig+0x110>
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	4a19      	ldr	r2, [pc, #100]	@ (80101d8 <TIM_Base_SetConfig+0x160>)
 8010174:	4293      	cmp	r3, r2
 8010176:	d007      	beq.n	8010188 <TIM_Base_SetConfig+0x110>
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	4a18      	ldr	r2, [pc, #96]	@ (80101dc <TIM_Base_SetConfig+0x164>)
 801017c:	4293      	cmp	r3, r2
 801017e:	d003      	beq.n	8010188 <TIM_Base_SetConfig+0x110>
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	4a13      	ldr	r2, [pc, #76]	@ (80101d0 <TIM_Base_SetConfig+0x158>)
 8010184:	4293      	cmp	r3, r2
 8010186:	d103      	bne.n	8010190 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8010188:	683b      	ldr	r3, [r7, #0]
 801018a:	691a      	ldr	r2, [r3, #16]
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	2201      	movs	r2, #1
 8010194:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	691b      	ldr	r3, [r3, #16]
 801019a:	f003 0301 	and.w	r3, r3, #1
 801019e:	2b01      	cmp	r3, #1
 80101a0:	d105      	bne.n	80101ae <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	691b      	ldr	r3, [r3, #16]
 80101a6:	f023 0201 	bic.w	r2, r3, #1
 80101aa:	687b      	ldr	r3, [r7, #4]
 80101ac:	611a      	str	r2, [r3, #16]
  }
}
 80101ae:	bf00      	nop
 80101b0:	3714      	adds	r7, #20
 80101b2:	46bd      	mov	sp, r7
 80101b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101b8:	4770      	bx	lr
 80101ba:	bf00      	nop
 80101bc:	40012c00 	.word	0x40012c00
 80101c0:	40000400 	.word	0x40000400
 80101c4:	40000800 	.word	0x40000800
 80101c8:	40000c00 	.word	0x40000c00
 80101cc:	40013400 	.word	0x40013400
 80101d0:	40015000 	.word	0x40015000
 80101d4:	40014000 	.word	0x40014000
 80101d8:	40014400 	.word	0x40014400
 80101dc:	40014800 	.word	0x40014800

080101e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80101e0:	b480      	push	{r7}
 80101e2:	b087      	sub	sp, #28
 80101e4:	af00      	add	r7, sp, #0
 80101e6:	6078      	str	r0, [r7, #4]
 80101e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	6a1b      	ldr	r3, [r3, #32]
 80101ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	6a1b      	ldr	r3, [r3, #32]
 80101f4:	f023 0201 	bic.w	r2, r3, #1
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	685b      	ldr	r3, [r3, #4]
 8010200:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8010202:	687b      	ldr	r3, [r7, #4]
 8010204:	699b      	ldr	r3, [r3, #24]
 8010206:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8010208:	68fb      	ldr	r3, [r7, #12]
 801020a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801020e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010212:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8010214:	68fb      	ldr	r3, [r7, #12]
 8010216:	f023 0303 	bic.w	r3, r3, #3
 801021a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801021c:	683b      	ldr	r3, [r7, #0]
 801021e:	681b      	ldr	r3, [r3, #0]
 8010220:	68fa      	ldr	r2, [r7, #12]
 8010222:	4313      	orrs	r3, r2
 8010224:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8010226:	697b      	ldr	r3, [r7, #20]
 8010228:	f023 0302 	bic.w	r3, r3, #2
 801022c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 801022e:	683b      	ldr	r3, [r7, #0]
 8010230:	689b      	ldr	r3, [r3, #8]
 8010232:	697a      	ldr	r2, [r7, #20]
 8010234:	4313      	orrs	r3, r2
 8010236:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8010238:	687b      	ldr	r3, [r7, #4]
 801023a:	4a30      	ldr	r2, [pc, #192]	@ (80102fc <TIM_OC1_SetConfig+0x11c>)
 801023c:	4293      	cmp	r3, r2
 801023e:	d013      	beq.n	8010268 <TIM_OC1_SetConfig+0x88>
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	4a2f      	ldr	r2, [pc, #188]	@ (8010300 <TIM_OC1_SetConfig+0x120>)
 8010244:	4293      	cmp	r3, r2
 8010246:	d00f      	beq.n	8010268 <TIM_OC1_SetConfig+0x88>
 8010248:	687b      	ldr	r3, [r7, #4]
 801024a:	4a2e      	ldr	r2, [pc, #184]	@ (8010304 <TIM_OC1_SetConfig+0x124>)
 801024c:	4293      	cmp	r3, r2
 801024e:	d00b      	beq.n	8010268 <TIM_OC1_SetConfig+0x88>
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	4a2d      	ldr	r2, [pc, #180]	@ (8010308 <TIM_OC1_SetConfig+0x128>)
 8010254:	4293      	cmp	r3, r2
 8010256:	d007      	beq.n	8010268 <TIM_OC1_SetConfig+0x88>
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	4a2c      	ldr	r2, [pc, #176]	@ (801030c <TIM_OC1_SetConfig+0x12c>)
 801025c:	4293      	cmp	r3, r2
 801025e:	d003      	beq.n	8010268 <TIM_OC1_SetConfig+0x88>
 8010260:	687b      	ldr	r3, [r7, #4]
 8010262:	4a2b      	ldr	r2, [pc, #172]	@ (8010310 <TIM_OC1_SetConfig+0x130>)
 8010264:	4293      	cmp	r3, r2
 8010266:	d10c      	bne.n	8010282 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8010268:	697b      	ldr	r3, [r7, #20]
 801026a:	f023 0308 	bic.w	r3, r3, #8
 801026e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8010270:	683b      	ldr	r3, [r7, #0]
 8010272:	68db      	ldr	r3, [r3, #12]
 8010274:	697a      	ldr	r2, [r7, #20]
 8010276:	4313      	orrs	r3, r2
 8010278:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 801027a:	697b      	ldr	r3, [r7, #20]
 801027c:	f023 0304 	bic.w	r3, r3, #4
 8010280:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	4a1d      	ldr	r2, [pc, #116]	@ (80102fc <TIM_OC1_SetConfig+0x11c>)
 8010286:	4293      	cmp	r3, r2
 8010288:	d013      	beq.n	80102b2 <TIM_OC1_SetConfig+0xd2>
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	4a1c      	ldr	r2, [pc, #112]	@ (8010300 <TIM_OC1_SetConfig+0x120>)
 801028e:	4293      	cmp	r3, r2
 8010290:	d00f      	beq.n	80102b2 <TIM_OC1_SetConfig+0xd2>
 8010292:	687b      	ldr	r3, [r7, #4]
 8010294:	4a1b      	ldr	r2, [pc, #108]	@ (8010304 <TIM_OC1_SetConfig+0x124>)
 8010296:	4293      	cmp	r3, r2
 8010298:	d00b      	beq.n	80102b2 <TIM_OC1_SetConfig+0xd2>
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	4a1a      	ldr	r2, [pc, #104]	@ (8010308 <TIM_OC1_SetConfig+0x128>)
 801029e:	4293      	cmp	r3, r2
 80102a0:	d007      	beq.n	80102b2 <TIM_OC1_SetConfig+0xd2>
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	4a19      	ldr	r2, [pc, #100]	@ (801030c <TIM_OC1_SetConfig+0x12c>)
 80102a6:	4293      	cmp	r3, r2
 80102a8:	d003      	beq.n	80102b2 <TIM_OC1_SetConfig+0xd2>
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	4a18      	ldr	r2, [pc, #96]	@ (8010310 <TIM_OC1_SetConfig+0x130>)
 80102ae:	4293      	cmp	r3, r2
 80102b0:	d111      	bne.n	80102d6 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80102b2:	693b      	ldr	r3, [r7, #16]
 80102b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80102b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80102ba:	693b      	ldr	r3, [r7, #16]
 80102bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80102c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80102c2:	683b      	ldr	r3, [r7, #0]
 80102c4:	695b      	ldr	r3, [r3, #20]
 80102c6:	693a      	ldr	r2, [r7, #16]
 80102c8:	4313      	orrs	r3, r2
 80102ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80102cc:	683b      	ldr	r3, [r7, #0]
 80102ce:	699b      	ldr	r3, [r3, #24]
 80102d0:	693a      	ldr	r2, [r7, #16]
 80102d2:	4313      	orrs	r3, r2
 80102d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	693a      	ldr	r2, [r7, #16]
 80102da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80102dc:	687b      	ldr	r3, [r7, #4]
 80102de:	68fa      	ldr	r2, [r7, #12]
 80102e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80102e2:	683b      	ldr	r3, [r7, #0]
 80102e4:	685a      	ldr	r2, [r3, #4]
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80102ea:	687b      	ldr	r3, [r7, #4]
 80102ec:	697a      	ldr	r2, [r7, #20]
 80102ee:	621a      	str	r2, [r3, #32]
}
 80102f0:	bf00      	nop
 80102f2:	371c      	adds	r7, #28
 80102f4:	46bd      	mov	sp, r7
 80102f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102fa:	4770      	bx	lr
 80102fc:	40012c00 	.word	0x40012c00
 8010300:	40013400 	.word	0x40013400
 8010304:	40014000 	.word	0x40014000
 8010308:	40014400 	.word	0x40014400
 801030c:	40014800 	.word	0x40014800
 8010310:	40015000 	.word	0x40015000

08010314 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8010314:	b480      	push	{r7}
 8010316:	b087      	sub	sp, #28
 8010318:	af00      	add	r7, sp, #0
 801031a:	6078      	str	r0, [r7, #4]
 801031c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801031e:	687b      	ldr	r3, [r7, #4]
 8010320:	6a1b      	ldr	r3, [r3, #32]
 8010322:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	6a1b      	ldr	r3, [r3, #32]
 8010328:	f023 0210 	bic.w	r2, r3, #16
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010330:	687b      	ldr	r3, [r7, #4]
 8010332:	685b      	ldr	r3, [r3, #4]
 8010334:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8010336:	687b      	ldr	r3, [r7, #4]
 8010338:	699b      	ldr	r3, [r3, #24]
 801033a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 801033c:	68fb      	ldr	r3, [r7, #12]
 801033e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8010342:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010346:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8010348:	68fb      	ldr	r3, [r7, #12]
 801034a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801034e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010350:	683b      	ldr	r3, [r7, #0]
 8010352:	681b      	ldr	r3, [r3, #0]
 8010354:	021b      	lsls	r3, r3, #8
 8010356:	68fa      	ldr	r2, [r7, #12]
 8010358:	4313      	orrs	r3, r2
 801035a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 801035c:	697b      	ldr	r3, [r7, #20]
 801035e:	f023 0320 	bic.w	r3, r3, #32
 8010362:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8010364:	683b      	ldr	r3, [r7, #0]
 8010366:	689b      	ldr	r3, [r3, #8]
 8010368:	011b      	lsls	r3, r3, #4
 801036a:	697a      	ldr	r2, [r7, #20]
 801036c:	4313      	orrs	r3, r2
 801036e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	4a2c      	ldr	r2, [pc, #176]	@ (8010424 <TIM_OC2_SetConfig+0x110>)
 8010374:	4293      	cmp	r3, r2
 8010376:	d007      	beq.n	8010388 <TIM_OC2_SetConfig+0x74>
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	4a2b      	ldr	r2, [pc, #172]	@ (8010428 <TIM_OC2_SetConfig+0x114>)
 801037c:	4293      	cmp	r3, r2
 801037e:	d003      	beq.n	8010388 <TIM_OC2_SetConfig+0x74>
 8010380:	687b      	ldr	r3, [r7, #4]
 8010382:	4a2a      	ldr	r2, [pc, #168]	@ (801042c <TIM_OC2_SetConfig+0x118>)
 8010384:	4293      	cmp	r3, r2
 8010386:	d10d      	bne.n	80103a4 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8010388:	697b      	ldr	r3, [r7, #20]
 801038a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801038e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8010390:	683b      	ldr	r3, [r7, #0]
 8010392:	68db      	ldr	r3, [r3, #12]
 8010394:	011b      	lsls	r3, r3, #4
 8010396:	697a      	ldr	r2, [r7, #20]
 8010398:	4313      	orrs	r3, r2
 801039a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 801039c:	697b      	ldr	r3, [r7, #20]
 801039e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80103a2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	4a1f      	ldr	r2, [pc, #124]	@ (8010424 <TIM_OC2_SetConfig+0x110>)
 80103a8:	4293      	cmp	r3, r2
 80103aa:	d013      	beq.n	80103d4 <TIM_OC2_SetConfig+0xc0>
 80103ac:	687b      	ldr	r3, [r7, #4]
 80103ae:	4a1e      	ldr	r2, [pc, #120]	@ (8010428 <TIM_OC2_SetConfig+0x114>)
 80103b0:	4293      	cmp	r3, r2
 80103b2:	d00f      	beq.n	80103d4 <TIM_OC2_SetConfig+0xc0>
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	4a1e      	ldr	r2, [pc, #120]	@ (8010430 <TIM_OC2_SetConfig+0x11c>)
 80103b8:	4293      	cmp	r3, r2
 80103ba:	d00b      	beq.n	80103d4 <TIM_OC2_SetConfig+0xc0>
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	4a1d      	ldr	r2, [pc, #116]	@ (8010434 <TIM_OC2_SetConfig+0x120>)
 80103c0:	4293      	cmp	r3, r2
 80103c2:	d007      	beq.n	80103d4 <TIM_OC2_SetConfig+0xc0>
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	4a1c      	ldr	r2, [pc, #112]	@ (8010438 <TIM_OC2_SetConfig+0x124>)
 80103c8:	4293      	cmp	r3, r2
 80103ca:	d003      	beq.n	80103d4 <TIM_OC2_SetConfig+0xc0>
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	4a17      	ldr	r2, [pc, #92]	@ (801042c <TIM_OC2_SetConfig+0x118>)
 80103d0:	4293      	cmp	r3, r2
 80103d2:	d113      	bne.n	80103fc <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80103d4:	693b      	ldr	r3, [r7, #16]
 80103d6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80103da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80103dc:	693b      	ldr	r3, [r7, #16]
 80103de:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80103e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80103e4:	683b      	ldr	r3, [r7, #0]
 80103e6:	695b      	ldr	r3, [r3, #20]
 80103e8:	009b      	lsls	r3, r3, #2
 80103ea:	693a      	ldr	r2, [r7, #16]
 80103ec:	4313      	orrs	r3, r2
 80103ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80103f0:	683b      	ldr	r3, [r7, #0]
 80103f2:	699b      	ldr	r3, [r3, #24]
 80103f4:	009b      	lsls	r3, r3, #2
 80103f6:	693a      	ldr	r2, [r7, #16]
 80103f8:	4313      	orrs	r3, r2
 80103fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	693a      	ldr	r2, [r7, #16]
 8010400:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	68fa      	ldr	r2, [r7, #12]
 8010406:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8010408:	683b      	ldr	r3, [r7, #0]
 801040a:	685a      	ldr	r2, [r3, #4]
 801040c:	687b      	ldr	r3, [r7, #4]
 801040e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010410:	687b      	ldr	r3, [r7, #4]
 8010412:	697a      	ldr	r2, [r7, #20]
 8010414:	621a      	str	r2, [r3, #32]
}
 8010416:	bf00      	nop
 8010418:	371c      	adds	r7, #28
 801041a:	46bd      	mov	sp, r7
 801041c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010420:	4770      	bx	lr
 8010422:	bf00      	nop
 8010424:	40012c00 	.word	0x40012c00
 8010428:	40013400 	.word	0x40013400
 801042c:	40015000 	.word	0x40015000
 8010430:	40014000 	.word	0x40014000
 8010434:	40014400 	.word	0x40014400
 8010438:	40014800 	.word	0x40014800

0801043c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801043c:	b480      	push	{r7}
 801043e:	b087      	sub	sp, #28
 8010440:	af00      	add	r7, sp, #0
 8010442:	6078      	str	r0, [r7, #4]
 8010444:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	6a1b      	ldr	r3, [r3, #32]
 801044a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	6a1b      	ldr	r3, [r3, #32]
 8010450:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010458:	687b      	ldr	r3, [r7, #4]
 801045a:	685b      	ldr	r3, [r3, #4]
 801045c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801045e:	687b      	ldr	r3, [r7, #4]
 8010460:	69db      	ldr	r3, [r3, #28]
 8010462:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8010464:	68fb      	ldr	r3, [r7, #12]
 8010466:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801046a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801046e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8010470:	68fb      	ldr	r3, [r7, #12]
 8010472:	f023 0303 	bic.w	r3, r3, #3
 8010476:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010478:	683b      	ldr	r3, [r7, #0]
 801047a:	681b      	ldr	r3, [r3, #0]
 801047c:	68fa      	ldr	r2, [r7, #12]
 801047e:	4313      	orrs	r3, r2
 8010480:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8010482:	697b      	ldr	r3, [r7, #20]
 8010484:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8010488:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 801048a:	683b      	ldr	r3, [r7, #0]
 801048c:	689b      	ldr	r3, [r3, #8]
 801048e:	021b      	lsls	r3, r3, #8
 8010490:	697a      	ldr	r2, [r7, #20]
 8010492:	4313      	orrs	r3, r2
 8010494:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8010496:	687b      	ldr	r3, [r7, #4]
 8010498:	4a2b      	ldr	r2, [pc, #172]	@ (8010548 <TIM_OC3_SetConfig+0x10c>)
 801049a:	4293      	cmp	r3, r2
 801049c:	d007      	beq.n	80104ae <TIM_OC3_SetConfig+0x72>
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	4a2a      	ldr	r2, [pc, #168]	@ (801054c <TIM_OC3_SetConfig+0x110>)
 80104a2:	4293      	cmp	r3, r2
 80104a4:	d003      	beq.n	80104ae <TIM_OC3_SetConfig+0x72>
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	4a29      	ldr	r2, [pc, #164]	@ (8010550 <TIM_OC3_SetConfig+0x114>)
 80104aa:	4293      	cmp	r3, r2
 80104ac:	d10d      	bne.n	80104ca <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80104ae:	697b      	ldr	r3, [r7, #20]
 80104b0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80104b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80104b6:	683b      	ldr	r3, [r7, #0]
 80104b8:	68db      	ldr	r3, [r3, #12]
 80104ba:	021b      	lsls	r3, r3, #8
 80104bc:	697a      	ldr	r2, [r7, #20]
 80104be:	4313      	orrs	r3, r2
 80104c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80104c2:	697b      	ldr	r3, [r7, #20]
 80104c4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80104c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80104ca:	687b      	ldr	r3, [r7, #4]
 80104cc:	4a1e      	ldr	r2, [pc, #120]	@ (8010548 <TIM_OC3_SetConfig+0x10c>)
 80104ce:	4293      	cmp	r3, r2
 80104d0:	d013      	beq.n	80104fa <TIM_OC3_SetConfig+0xbe>
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	4a1d      	ldr	r2, [pc, #116]	@ (801054c <TIM_OC3_SetConfig+0x110>)
 80104d6:	4293      	cmp	r3, r2
 80104d8:	d00f      	beq.n	80104fa <TIM_OC3_SetConfig+0xbe>
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	4a1d      	ldr	r2, [pc, #116]	@ (8010554 <TIM_OC3_SetConfig+0x118>)
 80104de:	4293      	cmp	r3, r2
 80104e0:	d00b      	beq.n	80104fa <TIM_OC3_SetConfig+0xbe>
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	4a1c      	ldr	r2, [pc, #112]	@ (8010558 <TIM_OC3_SetConfig+0x11c>)
 80104e6:	4293      	cmp	r3, r2
 80104e8:	d007      	beq.n	80104fa <TIM_OC3_SetConfig+0xbe>
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	4a1b      	ldr	r2, [pc, #108]	@ (801055c <TIM_OC3_SetConfig+0x120>)
 80104ee:	4293      	cmp	r3, r2
 80104f0:	d003      	beq.n	80104fa <TIM_OC3_SetConfig+0xbe>
 80104f2:	687b      	ldr	r3, [r7, #4]
 80104f4:	4a16      	ldr	r2, [pc, #88]	@ (8010550 <TIM_OC3_SetConfig+0x114>)
 80104f6:	4293      	cmp	r3, r2
 80104f8:	d113      	bne.n	8010522 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80104fa:	693b      	ldr	r3, [r7, #16]
 80104fc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010500:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8010502:	693b      	ldr	r3, [r7, #16]
 8010504:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8010508:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 801050a:	683b      	ldr	r3, [r7, #0]
 801050c:	695b      	ldr	r3, [r3, #20]
 801050e:	011b      	lsls	r3, r3, #4
 8010510:	693a      	ldr	r2, [r7, #16]
 8010512:	4313      	orrs	r3, r2
 8010514:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8010516:	683b      	ldr	r3, [r7, #0]
 8010518:	699b      	ldr	r3, [r3, #24]
 801051a:	011b      	lsls	r3, r3, #4
 801051c:	693a      	ldr	r2, [r7, #16]
 801051e:	4313      	orrs	r3, r2
 8010520:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	693a      	ldr	r2, [r7, #16]
 8010526:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	68fa      	ldr	r2, [r7, #12]
 801052c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 801052e:	683b      	ldr	r3, [r7, #0]
 8010530:	685a      	ldr	r2, [r3, #4]
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010536:	687b      	ldr	r3, [r7, #4]
 8010538:	697a      	ldr	r2, [r7, #20]
 801053a:	621a      	str	r2, [r3, #32]
}
 801053c:	bf00      	nop
 801053e:	371c      	adds	r7, #28
 8010540:	46bd      	mov	sp, r7
 8010542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010546:	4770      	bx	lr
 8010548:	40012c00 	.word	0x40012c00
 801054c:	40013400 	.word	0x40013400
 8010550:	40015000 	.word	0x40015000
 8010554:	40014000 	.word	0x40014000
 8010558:	40014400 	.word	0x40014400
 801055c:	40014800 	.word	0x40014800

08010560 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8010560:	b480      	push	{r7}
 8010562:	b087      	sub	sp, #28
 8010564:	af00      	add	r7, sp, #0
 8010566:	6078      	str	r0, [r7, #4]
 8010568:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801056a:	687b      	ldr	r3, [r7, #4]
 801056c:	6a1b      	ldr	r3, [r3, #32]
 801056e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	6a1b      	ldr	r3, [r3, #32]
 8010574:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	685b      	ldr	r3, [r3, #4]
 8010580:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	69db      	ldr	r3, [r3, #28]
 8010586:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8010588:	68fb      	ldr	r3, [r7, #12]
 801058a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801058e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010592:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8010594:	68fb      	ldr	r3, [r7, #12]
 8010596:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801059a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801059c:	683b      	ldr	r3, [r7, #0]
 801059e:	681b      	ldr	r3, [r3, #0]
 80105a0:	021b      	lsls	r3, r3, #8
 80105a2:	68fa      	ldr	r2, [r7, #12]
 80105a4:	4313      	orrs	r3, r2
 80105a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80105a8:	697b      	ldr	r3, [r7, #20]
 80105aa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80105ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80105b0:	683b      	ldr	r3, [r7, #0]
 80105b2:	689b      	ldr	r3, [r3, #8]
 80105b4:	031b      	lsls	r3, r3, #12
 80105b6:	697a      	ldr	r2, [r7, #20]
 80105b8:	4313      	orrs	r3, r2
 80105ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	4a2c      	ldr	r2, [pc, #176]	@ (8010670 <TIM_OC4_SetConfig+0x110>)
 80105c0:	4293      	cmp	r3, r2
 80105c2:	d007      	beq.n	80105d4 <TIM_OC4_SetConfig+0x74>
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	4a2b      	ldr	r2, [pc, #172]	@ (8010674 <TIM_OC4_SetConfig+0x114>)
 80105c8:	4293      	cmp	r3, r2
 80105ca:	d003      	beq.n	80105d4 <TIM_OC4_SetConfig+0x74>
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	4a2a      	ldr	r2, [pc, #168]	@ (8010678 <TIM_OC4_SetConfig+0x118>)
 80105d0:	4293      	cmp	r3, r2
 80105d2:	d10d      	bne.n	80105f0 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80105d4:	697b      	ldr	r3, [r7, #20]
 80105d6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80105da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80105dc:	683b      	ldr	r3, [r7, #0]
 80105de:	68db      	ldr	r3, [r3, #12]
 80105e0:	031b      	lsls	r3, r3, #12
 80105e2:	697a      	ldr	r2, [r7, #20]
 80105e4:	4313      	orrs	r3, r2
 80105e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80105e8:	697b      	ldr	r3, [r7, #20]
 80105ea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80105ee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80105f0:	687b      	ldr	r3, [r7, #4]
 80105f2:	4a1f      	ldr	r2, [pc, #124]	@ (8010670 <TIM_OC4_SetConfig+0x110>)
 80105f4:	4293      	cmp	r3, r2
 80105f6:	d013      	beq.n	8010620 <TIM_OC4_SetConfig+0xc0>
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	4a1e      	ldr	r2, [pc, #120]	@ (8010674 <TIM_OC4_SetConfig+0x114>)
 80105fc:	4293      	cmp	r3, r2
 80105fe:	d00f      	beq.n	8010620 <TIM_OC4_SetConfig+0xc0>
 8010600:	687b      	ldr	r3, [r7, #4]
 8010602:	4a1e      	ldr	r2, [pc, #120]	@ (801067c <TIM_OC4_SetConfig+0x11c>)
 8010604:	4293      	cmp	r3, r2
 8010606:	d00b      	beq.n	8010620 <TIM_OC4_SetConfig+0xc0>
 8010608:	687b      	ldr	r3, [r7, #4]
 801060a:	4a1d      	ldr	r2, [pc, #116]	@ (8010680 <TIM_OC4_SetConfig+0x120>)
 801060c:	4293      	cmp	r3, r2
 801060e:	d007      	beq.n	8010620 <TIM_OC4_SetConfig+0xc0>
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	4a1c      	ldr	r2, [pc, #112]	@ (8010684 <TIM_OC4_SetConfig+0x124>)
 8010614:	4293      	cmp	r3, r2
 8010616:	d003      	beq.n	8010620 <TIM_OC4_SetConfig+0xc0>
 8010618:	687b      	ldr	r3, [r7, #4]
 801061a:	4a17      	ldr	r2, [pc, #92]	@ (8010678 <TIM_OC4_SetConfig+0x118>)
 801061c:	4293      	cmp	r3, r2
 801061e:	d113      	bne.n	8010648 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8010620:	693b      	ldr	r3, [r7, #16]
 8010622:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010626:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8010628:	693b      	ldr	r3, [r7, #16]
 801062a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 801062e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8010630:	683b      	ldr	r3, [r7, #0]
 8010632:	695b      	ldr	r3, [r3, #20]
 8010634:	019b      	lsls	r3, r3, #6
 8010636:	693a      	ldr	r2, [r7, #16]
 8010638:	4313      	orrs	r3, r2
 801063a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 801063c:	683b      	ldr	r3, [r7, #0]
 801063e:	699b      	ldr	r3, [r3, #24]
 8010640:	019b      	lsls	r3, r3, #6
 8010642:	693a      	ldr	r2, [r7, #16]
 8010644:	4313      	orrs	r3, r2
 8010646:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	693a      	ldr	r2, [r7, #16]
 801064c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	68fa      	ldr	r2, [r7, #12]
 8010652:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8010654:	683b      	ldr	r3, [r7, #0]
 8010656:	685a      	ldr	r2, [r3, #4]
 8010658:	687b      	ldr	r3, [r7, #4]
 801065a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	697a      	ldr	r2, [r7, #20]
 8010660:	621a      	str	r2, [r3, #32]
}
 8010662:	bf00      	nop
 8010664:	371c      	adds	r7, #28
 8010666:	46bd      	mov	sp, r7
 8010668:	f85d 7b04 	ldr.w	r7, [sp], #4
 801066c:	4770      	bx	lr
 801066e:	bf00      	nop
 8010670:	40012c00 	.word	0x40012c00
 8010674:	40013400 	.word	0x40013400
 8010678:	40015000 	.word	0x40015000
 801067c:	40014000 	.word	0x40014000
 8010680:	40014400 	.word	0x40014400
 8010684:	40014800 	.word	0x40014800

08010688 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8010688:	b480      	push	{r7}
 801068a:	b087      	sub	sp, #28
 801068c:	af00      	add	r7, sp, #0
 801068e:	6078      	str	r0, [r7, #4]
 8010690:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	6a1b      	ldr	r3, [r3, #32]
 8010696:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	6a1b      	ldr	r3, [r3, #32]
 801069c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	685b      	ldr	r3, [r3, #4]
 80106a8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80106ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80106b0:	68fb      	ldr	r3, [r7, #12]
 80106b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80106b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80106ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80106bc:	683b      	ldr	r3, [r7, #0]
 80106be:	681b      	ldr	r3, [r3, #0]
 80106c0:	68fa      	ldr	r2, [r7, #12]
 80106c2:	4313      	orrs	r3, r2
 80106c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80106c6:	693b      	ldr	r3, [r7, #16]
 80106c8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80106cc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80106ce:	683b      	ldr	r3, [r7, #0]
 80106d0:	689b      	ldr	r3, [r3, #8]
 80106d2:	041b      	lsls	r3, r3, #16
 80106d4:	693a      	ldr	r2, [r7, #16]
 80106d6:	4313      	orrs	r3, r2
 80106d8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	4a19      	ldr	r2, [pc, #100]	@ (8010744 <TIM_OC5_SetConfig+0xbc>)
 80106de:	4293      	cmp	r3, r2
 80106e0:	d013      	beq.n	801070a <TIM_OC5_SetConfig+0x82>
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	4a18      	ldr	r2, [pc, #96]	@ (8010748 <TIM_OC5_SetConfig+0xc0>)
 80106e6:	4293      	cmp	r3, r2
 80106e8:	d00f      	beq.n	801070a <TIM_OC5_SetConfig+0x82>
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	4a17      	ldr	r2, [pc, #92]	@ (801074c <TIM_OC5_SetConfig+0xc4>)
 80106ee:	4293      	cmp	r3, r2
 80106f0:	d00b      	beq.n	801070a <TIM_OC5_SetConfig+0x82>
 80106f2:	687b      	ldr	r3, [r7, #4]
 80106f4:	4a16      	ldr	r2, [pc, #88]	@ (8010750 <TIM_OC5_SetConfig+0xc8>)
 80106f6:	4293      	cmp	r3, r2
 80106f8:	d007      	beq.n	801070a <TIM_OC5_SetConfig+0x82>
 80106fa:	687b      	ldr	r3, [r7, #4]
 80106fc:	4a15      	ldr	r2, [pc, #84]	@ (8010754 <TIM_OC5_SetConfig+0xcc>)
 80106fe:	4293      	cmp	r3, r2
 8010700:	d003      	beq.n	801070a <TIM_OC5_SetConfig+0x82>
 8010702:	687b      	ldr	r3, [r7, #4]
 8010704:	4a14      	ldr	r2, [pc, #80]	@ (8010758 <TIM_OC5_SetConfig+0xd0>)
 8010706:	4293      	cmp	r3, r2
 8010708:	d109      	bne.n	801071e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 801070a:	697b      	ldr	r3, [r7, #20]
 801070c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8010710:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8010712:	683b      	ldr	r3, [r7, #0]
 8010714:	695b      	ldr	r3, [r3, #20]
 8010716:	021b      	lsls	r3, r3, #8
 8010718:	697a      	ldr	r2, [r7, #20]
 801071a:	4313      	orrs	r3, r2
 801071c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	697a      	ldr	r2, [r7, #20]
 8010722:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	68fa      	ldr	r2, [r7, #12]
 8010728:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 801072a:	683b      	ldr	r3, [r7, #0]
 801072c:	685a      	ldr	r2, [r3, #4]
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	693a      	ldr	r2, [r7, #16]
 8010736:	621a      	str	r2, [r3, #32]
}
 8010738:	bf00      	nop
 801073a:	371c      	adds	r7, #28
 801073c:	46bd      	mov	sp, r7
 801073e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010742:	4770      	bx	lr
 8010744:	40012c00 	.word	0x40012c00
 8010748:	40013400 	.word	0x40013400
 801074c:	40014000 	.word	0x40014000
 8010750:	40014400 	.word	0x40014400
 8010754:	40014800 	.word	0x40014800
 8010758:	40015000 	.word	0x40015000

0801075c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 801075c:	b480      	push	{r7}
 801075e:	b087      	sub	sp, #28
 8010760:	af00      	add	r7, sp, #0
 8010762:	6078      	str	r0, [r7, #4]
 8010764:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	6a1b      	ldr	r3, [r3, #32]
 801076a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	6a1b      	ldr	r3, [r3, #32]
 8010770:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	685b      	ldr	r3, [r3, #4]
 801077c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010782:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8010784:	68fb      	ldr	r3, [r7, #12]
 8010786:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801078a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801078e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010790:	683b      	ldr	r3, [r7, #0]
 8010792:	681b      	ldr	r3, [r3, #0]
 8010794:	021b      	lsls	r3, r3, #8
 8010796:	68fa      	ldr	r2, [r7, #12]
 8010798:	4313      	orrs	r3, r2
 801079a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 801079c:	693b      	ldr	r3, [r7, #16]
 801079e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80107a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80107a4:	683b      	ldr	r3, [r7, #0]
 80107a6:	689b      	ldr	r3, [r3, #8]
 80107a8:	051b      	lsls	r3, r3, #20
 80107aa:	693a      	ldr	r2, [r7, #16]
 80107ac:	4313      	orrs	r3, r2
 80107ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80107b0:	687b      	ldr	r3, [r7, #4]
 80107b2:	4a1a      	ldr	r2, [pc, #104]	@ (801081c <TIM_OC6_SetConfig+0xc0>)
 80107b4:	4293      	cmp	r3, r2
 80107b6:	d013      	beq.n	80107e0 <TIM_OC6_SetConfig+0x84>
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	4a19      	ldr	r2, [pc, #100]	@ (8010820 <TIM_OC6_SetConfig+0xc4>)
 80107bc:	4293      	cmp	r3, r2
 80107be:	d00f      	beq.n	80107e0 <TIM_OC6_SetConfig+0x84>
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	4a18      	ldr	r2, [pc, #96]	@ (8010824 <TIM_OC6_SetConfig+0xc8>)
 80107c4:	4293      	cmp	r3, r2
 80107c6:	d00b      	beq.n	80107e0 <TIM_OC6_SetConfig+0x84>
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	4a17      	ldr	r2, [pc, #92]	@ (8010828 <TIM_OC6_SetConfig+0xcc>)
 80107cc:	4293      	cmp	r3, r2
 80107ce:	d007      	beq.n	80107e0 <TIM_OC6_SetConfig+0x84>
 80107d0:	687b      	ldr	r3, [r7, #4]
 80107d2:	4a16      	ldr	r2, [pc, #88]	@ (801082c <TIM_OC6_SetConfig+0xd0>)
 80107d4:	4293      	cmp	r3, r2
 80107d6:	d003      	beq.n	80107e0 <TIM_OC6_SetConfig+0x84>
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	4a15      	ldr	r2, [pc, #84]	@ (8010830 <TIM_OC6_SetConfig+0xd4>)
 80107dc:	4293      	cmp	r3, r2
 80107de:	d109      	bne.n	80107f4 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80107e0:	697b      	ldr	r3, [r7, #20]
 80107e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80107e6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80107e8:	683b      	ldr	r3, [r7, #0]
 80107ea:	695b      	ldr	r3, [r3, #20]
 80107ec:	029b      	lsls	r3, r3, #10
 80107ee:	697a      	ldr	r2, [r7, #20]
 80107f0:	4313      	orrs	r3, r2
 80107f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	697a      	ldr	r2, [r7, #20]
 80107f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	68fa      	ldr	r2, [r7, #12]
 80107fe:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8010800:	683b      	ldr	r3, [r7, #0]
 8010802:	685a      	ldr	r2, [r3, #4]
 8010804:	687b      	ldr	r3, [r7, #4]
 8010806:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	693a      	ldr	r2, [r7, #16]
 801080c:	621a      	str	r2, [r3, #32]
}
 801080e:	bf00      	nop
 8010810:	371c      	adds	r7, #28
 8010812:	46bd      	mov	sp, r7
 8010814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010818:	4770      	bx	lr
 801081a:	bf00      	nop
 801081c:	40012c00 	.word	0x40012c00
 8010820:	40013400 	.word	0x40013400
 8010824:	40014000 	.word	0x40014000
 8010828:	40014400 	.word	0x40014400
 801082c:	40014800 	.word	0x40014800
 8010830:	40015000 	.word	0x40015000

08010834 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010834:	b480      	push	{r7}
 8010836:	b087      	sub	sp, #28
 8010838:	af00      	add	r7, sp, #0
 801083a:	60f8      	str	r0, [r7, #12]
 801083c:	60b9      	str	r1, [r7, #8]
 801083e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8010840:	68fb      	ldr	r3, [r7, #12]
 8010842:	6a1b      	ldr	r3, [r3, #32]
 8010844:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010846:	68fb      	ldr	r3, [r7, #12]
 8010848:	6a1b      	ldr	r3, [r3, #32]
 801084a:	f023 0201 	bic.w	r2, r3, #1
 801084e:	68fb      	ldr	r3, [r7, #12]
 8010850:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010852:	68fb      	ldr	r3, [r7, #12]
 8010854:	699b      	ldr	r3, [r3, #24]
 8010856:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8010858:	693b      	ldr	r3, [r7, #16]
 801085a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 801085e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	011b      	lsls	r3, r3, #4
 8010864:	693a      	ldr	r2, [r7, #16]
 8010866:	4313      	orrs	r3, r2
 8010868:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801086a:	697b      	ldr	r3, [r7, #20]
 801086c:	f023 030a 	bic.w	r3, r3, #10
 8010870:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8010872:	697a      	ldr	r2, [r7, #20]
 8010874:	68bb      	ldr	r3, [r7, #8]
 8010876:	4313      	orrs	r3, r2
 8010878:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801087a:	68fb      	ldr	r3, [r7, #12]
 801087c:	693a      	ldr	r2, [r7, #16]
 801087e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010880:	68fb      	ldr	r3, [r7, #12]
 8010882:	697a      	ldr	r2, [r7, #20]
 8010884:	621a      	str	r2, [r3, #32]
}
 8010886:	bf00      	nop
 8010888:	371c      	adds	r7, #28
 801088a:	46bd      	mov	sp, r7
 801088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010890:	4770      	bx	lr

08010892 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010892:	b480      	push	{r7}
 8010894:	b087      	sub	sp, #28
 8010896:	af00      	add	r7, sp, #0
 8010898:	60f8      	str	r0, [r7, #12]
 801089a:	60b9      	str	r1, [r7, #8]
 801089c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 801089e:	68fb      	ldr	r3, [r7, #12]
 80108a0:	6a1b      	ldr	r3, [r3, #32]
 80108a2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80108a4:	68fb      	ldr	r3, [r7, #12]
 80108a6:	6a1b      	ldr	r3, [r3, #32]
 80108a8:	f023 0210 	bic.w	r2, r3, #16
 80108ac:	68fb      	ldr	r3, [r7, #12]
 80108ae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80108b0:	68fb      	ldr	r3, [r7, #12]
 80108b2:	699b      	ldr	r3, [r3, #24]
 80108b4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80108b6:	693b      	ldr	r3, [r7, #16]
 80108b8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80108bc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	031b      	lsls	r3, r3, #12
 80108c2:	693a      	ldr	r2, [r7, #16]
 80108c4:	4313      	orrs	r3, r2
 80108c6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80108c8:	697b      	ldr	r3, [r7, #20]
 80108ca:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80108ce:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80108d0:	68bb      	ldr	r3, [r7, #8]
 80108d2:	011b      	lsls	r3, r3, #4
 80108d4:	697a      	ldr	r2, [r7, #20]
 80108d6:	4313      	orrs	r3, r2
 80108d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80108da:	68fb      	ldr	r3, [r7, #12]
 80108dc:	693a      	ldr	r2, [r7, #16]
 80108de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80108e0:	68fb      	ldr	r3, [r7, #12]
 80108e2:	697a      	ldr	r2, [r7, #20]
 80108e4:	621a      	str	r2, [r3, #32]
}
 80108e6:	bf00      	nop
 80108e8:	371c      	adds	r7, #28
 80108ea:	46bd      	mov	sp, r7
 80108ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108f0:	4770      	bx	lr

080108f2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80108f2:	b480      	push	{r7}
 80108f4:	b085      	sub	sp, #20
 80108f6:	af00      	add	r7, sp, #0
 80108f8:	6078      	str	r0, [r7, #4]
 80108fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	689b      	ldr	r3, [r3, #8]
 8010900:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8010902:	68fb      	ldr	r3, [r7, #12]
 8010904:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8010908:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801090c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 801090e:	683a      	ldr	r2, [r7, #0]
 8010910:	68fb      	ldr	r3, [r7, #12]
 8010912:	4313      	orrs	r3, r2
 8010914:	f043 0307 	orr.w	r3, r3, #7
 8010918:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	68fa      	ldr	r2, [r7, #12]
 801091e:	609a      	str	r2, [r3, #8]
}
 8010920:	bf00      	nop
 8010922:	3714      	adds	r7, #20
 8010924:	46bd      	mov	sp, r7
 8010926:	f85d 7b04 	ldr.w	r7, [sp], #4
 801092a:	4770      	bx	lr

0801092c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 801092c:	b480      	push	{r7}
 801092e:	b087      	sub	sp, #28
 8010930:	af00      	add	r7, sp, #0
 8010932:	60f8      	str	r0, [r7, #12]
 8010934:	60b9      	str	r1, [r7, #8]
 8010936:	607a      	str	r2, [r7, #4]
 8010938:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 801093a:	68fb      	ldr	r3, [r7, #12]
 801093c:	689b      	ldr	r3, [r3, #8]
 801093e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010940:	697b      	ldr	r3, [r7, #20]
 8010942:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8010946:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8010948:	683b      	ldr	r3, [r7, #0]
 801094a:	021a      	lsls	r2, r3, #8
 801094c:	687b      	ldr	r3, [r7, #4]
 801094e:	431a      	orrs	r2, r3
 8010950:	68bb      	ldr	r3, [r7, #8]
 8010952:	4313      	orrs	r3, r2
 8010954:	697a      	ldr	r2, [r7, #20]
 8010956:	4313      	orrs	r3, r2
 8010958:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801095a:	68fb      	ldr	r3, [r7, #12]
 801095c:	697a      	ldr	r2, [r7, #20]
 801095e:	609a      	str	r2, [r3, #8]
}
 8010960:	bf00      	nop
 8010962:	371c      	adds	r7, #28
 8010964:	46bd      	mov	sp, r7
 8010966:	f85d 7b04 	ldr.w	r7, [sp], #4
 801096a:	4770      	bx	lr

0801096c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 801096c:	b480      	push	{r7}
 801096e:	b085      	sub	sp, #20
 8010970:	af00      	add	r7, sp, #0
 8010972:	6078      	str	r0, [r7, #4]
 8010974:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8010976:	687b      	ldr	r3, [r7, #4]
 8010978:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801097c:	2b01      	cmp	r3, #1
 801097e:	d101      	bne.n	8010984 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8010980:	2302      	movs	r3, #2
 8010982:	e074      	b.n	8010a6e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8010984:	687b      	ldr	r3, [r7, #4]
 8010986:	2201      	movs	r2, #1
 8010988:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 801098c:	687b      	ldr	r3, [r7, #4]
 801098e:	2202      	movs	r2, #2
 8010990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	681b      	ldr	r3, [r3, #0]
 8010998:	685b      	ldr	r3, [r3, #4]
 801099a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	681b      	ldr	r3, [r3, #0]
 80109a0:	689b      	ldr	r3, [r3, #8]
 80109a2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	681b      	ldr	r3, [r3, #0]
 80109a8:	4a34      	ldr	r2, [pc, #208]	@ (8010a7c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80109aa:	4293      	cmp	r3, r2
 80109ac:	d009      	beq.n	80109c2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80109ae:	687b      	ldr	r3, [r7, #4]
 80109b0:	681b      	ldr	r3, [r3, #0]
 80109b2:	4a33      	ldr	r2, [pc, #204]	@ (8010a80 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80109b4:	4293      	cmp	r3, r2
 80109b6:	d004      	beq.n	80109c2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80109b8:	687b      	ldr	r3, [r7, #4]
 80109ba:	681b      	ldr	r3, [r3, #0]
 80109bc:	4a31      	ldr	r2, [pc, #196]	@ (8010a84 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80109be:	4293      	cmp	r3, r2
 80109c0:	d108      	bne.n	80109d4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80109c2:	68fb      	ldr	r3, [r7, #12]
 80109c4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80109c8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80109ca:	683b      	ldr	r3, [r7, #0]
 80109cc:	685b      	ldr	r3, [r3, #4]
 80109ce:	68fa      	ldr	r2, [r7, #12]
 80109d0:	4313      	orrs	r3, r2
 80109d2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80109d4:	68fb      	ldr	r3, [r7, #12]
 80109d6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80109da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80109de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80109e0:	683b      	ldr	r3, [r7, #0]
 80109e2:	681b      	ldr	r3, [r3, #0]
 80109e4:	68fa      	ldr	r2, [r7, #12]
 80109e6:	4313      	orrs	r3, r2
 80109e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80109ea:	687b      	ldr	r3, [r7, #4]
 80109ec:	681b      	ldr	r3, [r3, #0]
 80109ee:	68fa      	ldr	r2, [r7, #12]
 80109f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	681b      	ldr	r3, [r3, #0]
 80109f6:	4a21      	ldr	r2, [pc, #132]	@ (8010a7c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80109f8:	4293      	cmp	r3, r2
 80109fa:	d022      	beq.n	8010a42 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	681b      	ldr	r3, [r3, #0]
 8010a00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010a04:	d01d      	beq.n	8010a42 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8010a06:	687b      	ldr	r3, [r7, #4]
 8010a08:	681b      	ldr	r3, [r3, #0]
 8010a0a:	4a1f      	ldr	r2, [pc, #124]	@ (8010a88 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8010a0c:	4293      	cmp	r3, r2
 8010a0e:	d018      	beq.n	8010a42 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	681b      	ldr	r3, [r3, #0]
 8010a14:	4a1d      	ldr	r2, [pc, #116]	@ (8010a8c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8010a16:	4293      	cmp	r3, r2
 8010a18:	d013      	beq.n	8010a42 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8010a1a:	687b      	ldr	r3, [r7, #4]
 8010a1c:	681b      	ldr	r3, [r3, #0]
 8010a1e:	4a1c      	ldr	r2, [pc, #112]	@ (8010a90 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8010a20:	4293      	cmp	r3, r2
 8010a22:	d00e      	beq.n	8010a42 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	681b      	ldr	r3, [r3, #0]
 8010a28:	4a15      	ldr	r2, [pc, #84]	@ (8010a80 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8010a2a:	4293      	cmp	r3, r2
 8010a2c:	d009      	beq.n	8010a42 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8010a2e:	687b      	ldr	r3, [r7, #4]
 8010a30:	681b      	ldr	r3, [r3, #0]
 8010a32:	4a18      	ldr	r2, [pc, #96]	@ (8010a94 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8010a34:	4293      	cmp	r3, r2
 8010a36:	d004      	beq.n	8010a42 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	681b      	ldr	r3, [r3, #0]
 8010a3c:	4a11      	ldr	r2, [pc, #68]	@ (8010a84 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8010a3e:	4293      	cmp	r3, r2
 8010a40:	d10c      	bne.n	8010a5c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8010a42:	68bb      	ldr	r3, [r7, #8]
 8010a44:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010a48:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8010a4a:	683b      	ldr	r3, [r7, #0]
 8010a4c:	689b      	ldr	r3, [r3, #8]
 8010a4e:	68ba      	ldr	r2, [r7, #8]
 8010a50:	4313      	orrs	r3, r2
 8010a52:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	681b      	ldr	r3, [r3, #0]
 8010a58:	68ba      	ldr	r2, [r7, #8]
 8010a5a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8010a5c:	687b      	ldr	r3, [r7, #4]
 8010a5e:	2201      	movs	r2, #1
 8010a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	2200      	movs	r2, #0
 8010a68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8010a6c:	2300      	movs	r3, #0
}
 8010a6e:	4618      	mov	r0, r3
 8010a70:	3714      	adds	r7, #20
 8010a72:	46bd      	mov	sp, r7
 8010a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a78:	4770      	bx	lr
 8010a7a:	bf00      	nop
 8010a7c:	40012c00 	.word	0x40012c00
 8010a80:	40013400 	.word	0x40013400
 8010a84:	40015000 	.word	0x40015000
 8010a88:	40000400 	.word	0x40000400
 8010a8c:	40000800 	.word	0x40000800
 8010a90:	40000c00 	.word	0x40000c00
 8010a94:	40014000 	.word	0x40014000

08010a98 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8010a98:	b480      	push	{r7}
 8010a9a:	b085      	sub	sp, #20
 8010a9c:	af00      	add	r7, sp, #0
 8010a9e:	6078      	str	r0, [r7, #4]
 8010aa0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8010aa2:	2300      	movs	r3, #0
 8010aa4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010aac:	2b01      	cmp	r3, #1
 8010aae:	d101      	bne.n	8010ab4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8010ab0:	2302      	movs	r3, #2
 8010ab2:	e078      	b.n	8010ba6 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	2201      	movs	r2, #1
 8010ab8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8010abc:	68fb      	ldr	r3, [r7, #12]
 8010abe:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8010ac2:	683b      	ldr	r3, [r7, #0]
 8010ac4:	68db      	ldr	r3, [r3, #12]
 8010ac6:	4313      	orrs	r3, r2
 8010ac8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8010aca:	68fb      	ldr	r3, [r7, #12]
 8010acc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8010ad0:	683b      	ldr	r3, [r7, #0]
 8010ad2:	689b      	ldr	r3, [r3, #8]
 8010ad4:	4313      	orrs	r3, r2
 8010ad6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8010ad8:	68fb      	ldr	r3, [r7, #12]
 8010ada:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8010ade:	683b      	ldr	r3, [r7, #0]
 8010ae0:	685b      	ldr	r3, [r3, #4]
 8010ae2:	4313      	orrs	r3, r2
 8010ae4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8010ae6:	68fb      	ldr	r3, [r7, #12]
 8010ae8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8010aec:	683b      	ldr	r3, [r7, #0]
 8010aee:	681b      	ldr	r3, [r3, #0]
 8010af0:	4313      	orrs	r3, r2
 8010af2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8010af4:	68fb      	ldr	r3, [r7, #12]
 8010af6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8010afa:	683b      	ldr	r3, [r7, #0]
 8010afc:	691b      	ldr	r3, [r3, #16]
 8010afe:	4313      	orrs	r3, r2
 8010b00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8010b02:	68fb      	ldr	r3, [r7, #12]
 8010b04:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8010b08:	683b      	ldr	r3, [r7, #0]
 8010b0a:	695b      	ldr	r3, [r3, #20]
 8010b0c:	4313      	orrs	r3, r2
 8010b0e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8010b10:	68fb      	ldr	r3, [r7, #12]
 8010b12:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8010b16:	683b      	ldr	r3, [r7, #0]
 8010b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010b1a:	4313      	orrs	r3, r2
 8010b1c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8010b1e:	68fb      	ldr	r3, [r7, #12]
 8010b20:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8010b24:	683b      	ldr	r3, [r7, #0]
 8010b26:	699b      	ldr	r3, [r3, #24]
 8010b28:	041b      	lsls	r3, r3, #16
 8010b2a:	4313      	orrs	r3, r2
 8010b2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8010b2e:	68fb      	ldr	r3, [r7, #12]
 8010b30:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8010b34:	683b      	ldr	r3, [r7, #0]
 8010b36:	69db      	ldr	r3, [r3, #28]
 8010b38:	4313      	orrs	r3, r2
 8010b3a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8010b3c:	687b      	ldr	r3, [r7, #4]
 8010b3e:	681b      	ldr	r3, [r3, #0]
 8010b40:	4a1c      	ldr	r2, [pc, #112]	@ (8010bb4 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8010b42:	4293      	cmp	r3, r2
 8010b44:	d009      	beq.n	8010b5a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8010b46:	687b      	ldr	r3, [r7, #4]
 8010b48:	681b      	ldr	r3, [r3, #0]
 8010b4a:	4a1b      	ldr	r2, [pc, #108]	@ (8010bb8 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8010b4c:	4293      	cmp	r3, r2
 8010b4e:	d004      	beq.n	8010b5a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8010b50:	687b      	ldr	r3, [r7, #4]
 8010b52:	681b      	ldr	r3, [r3, #0]
 8010b54:	4a19      	ldr	r2, [pc, #100]	@ (8010bbc <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8010b56:	4293      	cmp	r3, r2
 8010b58:	d11c      	bne.n	8010b94 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8010b5a:	68fb      	ldr	r3, [r7, #12]
 8010b5c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8010b60:	683b      	ldr	r3, [r7, #0]
 8010b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010b64:	051b      	lsls	r3, r3, #20
 8010b66:	4313      	orrs	r3, r2
 8010b68:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8010b6a:	68fb      	ldr	r3, [r7, #12]
 8010b6c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8010b70:	683b      	ldr	r3, [r7, #0]
 8010b72:	6a1b      	ldr	r3, [r3, #32]
 8010b74:	4313      	orrs	r3, r2
 8010b76:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8010b78:	68fb      	ldr	r3, [r7, #12]
 8010b7a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8010b7e:	683b      	ldr	r3, [r7, #0]
 8010b80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b82:	4313      	orrs	r3, r2
 8010b84:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8010b86:	68fb      	ldr	r3, [r7, #12]
 8010b88:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8010b8c:	683b      	ldr	r3, [r7, #0]
 8010b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b90:	4313      	orrs	r3, r2
 8010b92:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	681b      	ldr	r3, [r3, #0]
 8010b98:	68fa      	ldr	r2, [r7, #12]
 8010b9a:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8010b9c:	687b      	ldr	r3, [r7, #4]
 8010b9e:	2200      	movs	r2, #0
 8010ba0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8010ba4:	2300      	movs	r3, #0
}
 8010ba6:	4618      	mov	r0, r3
 8010ba8:	3714      	adds	r7, #20
 8010baa:	46bd      	mov	sp, r7
 8010bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bb0:	4770      	bx	lr
 8010bb2:	bf00      	nop
 8010bb4:	40012c00 	.word	0x40012c00
 8010bb8:	40013400 	.word	0x40013400
 8010bbc:	40015000 	.word	0x40015000

08010bc0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010bc0:	b580      	push	{r7, lr}
 8010bc2:	b082      	sub	sp, #8
 8010bc4:	af00      	add	r7, sp, #0
 8010bc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010bc8:	687b      	ldr	r3, [r7, #4]
 8010bca:	2b00      	cmp	r3, #0
 8010bcc:	d101      	bne.n	8010bd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8010bce:	2301      	movs	r3, #1
 8010bd0:	e042      	b.n	8010c58 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8010bd2:	687b      	ldr	r3, [r7, #4]
 8010bd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010bd8:	2b00      	cmp	r3, #0
 8010bda:	d106      	bne.n	8010bea <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010bdc:	687b      	ldr	r3, [r7, #4]
 8010bde:	2200      	movs	r2, #0
 8010be0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010be4:	6878      	ldr	r0, [r7, #4]
 8010be6:	f7f9 fcb3 	bl	800a550 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010bea:	687b      	ldr	r3, [r7, #4]
 8010bec:	2224      	movs	r2, #36	@ 0x24
 8010bee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8010bf2:	687b      	ldr	r3, [r7, #4]
 8010bf4:	681b      	ldr	r3, [r3, #0]
 8010bf6:	681a      	ldr	r2, [r3, #0]
 8010bf8:	687b      	ldr	r3, [r7, #4]
 8010bfa:	681b      	ldr	r3, [r3, #0]
 8010bfc:	f022 0201 	bic.w	r2, r2, #1
 8010c00:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8010c02:	687b      	ldr	r3, [r7, #4]
 8010c04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010c06:	2b00      	cmp	r3, #0
 8010c08:	d002      	beq.n	8010c10 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8010c0a:	6878      	ldr	r0, [r7, #4]
 8010c0c:	f000 fc7a 	bl	8011504 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8010c10:	6878      	ldr	r0, [r7, #4]
 8010c12:	f000 f97b 	bl	8010f0c <UART_SetConfig>
 8010c16:	4603      	mov	r3, r0
 8010c18:	2b01      	cmp	r3, #1
 8010c1a:	d101      	bne.n	8010c20 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8010c1c:	2301      	movs	r3, #1
 8010c1e:	e01b      	b.n	8010c58 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010c20:	687b      	ldr	r3, [r7, #4]
 8010c22:	681b      	ldr	r3, [r3, #0]
 8010c24:	685a      	ldr	r2, [r3, #4]
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	681b      	ldr	r3, [r3, #0]
 8010c2a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8010c2e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010c30:	687b      	ldr	r3, [r7, #4]
 8010c32:	681b      	ldr	r3, [r3, #0]
 8010c34:	689a      	ldr	r2, [r3, #8]
 8010c36:	687b      	ldr	r3, [r7, #4]
 8010c38:	681b      	ldr	r3, [r3, #0]
 8010c3a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8010c3e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8010c40:	687b      	ldr	r3, [r7, #4]
 8010c42:	681b      	ldr	r3, [r3, #0]
 8010c44:	681a      	ldr	r2, [r3, #0]
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	681b      	ldr	r3, [r3, #0]
 8010c4a:	f042 0201 	orr.w	r2, r2, #1
 8010c4e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8010c50:	6878      	ldr	r0, [r7, #4]
 8010c52:	f000 fcf9 	bl	8011648 <UART_CheckIdleState>
 8010c56:	4603      	mov	r3, r0
}
 8010c58:	4618      	mov	r0, r3
 8010c5a:	3708      	adds	r7, #8
 8010c5c:	46bd      	mov	sp, r7
 8010c5e:	bd80      	pop	{r7, pc}

08010c60 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010c60:	b580      	push	{r7, lr}
 8010c62:	b08a      	sub	sp, #40	@ 0x28
 8010c64:	af02      	add	r7, sp, #8
 8010c66:	60f8      	str	r0, [r7, #12]
 8010c68:	60b9      	str	r1, [r7, #8]
 8010c6a:	603b      	str	r3, [r7, #0]
 8010c6c:	4613      	mov	r3, r2
 8010c6e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8010c70:	68fb      	ldr	r3, [r7, #12]
 8010c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010c76:	2b20      	cmp	r3, #32
 8010c78:	d17b      	bne.n	8010d72 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8010c7a:	68bb      	ldr	r3, [r7, #8]
 8010c7c:	2b00      	cmp	r3, #0
 8010c7e:	d002      	beq.n	8010c86 <HAL_UART_Transmit+0x26>
 8010c80:	88fb      	ldrh	r3, [r7, #6]
 8010c82:	2b00      	cmp	r3, #0
 8010c84:	d101      	bne.n	8010c8a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8010c86:	2301      	movs	r3, #1
 8010c88:	e074      	b.n	8010d74 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010c8a:	68fb      	ldr	r3, [r7, #12]
 8010c8c:	2200      	movs	r2, #0
 8010c8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010c92:	68fb      	ldr	r3, [r7, #12]
 8010c94:	2221      	movs	r2, #33	@ 0x21
 8010c96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8010c9a:	f7f9 ff93 	bl	800abc4 <HAL_GetTick>
 8010c9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8010ca0:	68fb      	ldr	r3, [r7, #12]
 8010ca2:	88fa      	ldrh	r2, [r7, #6]
 8010ca4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8010ca8:	68fb      	ldr	r3, [r7, #12]
 8010caa:	88fa      	ldrh	r2, [r7, #6]
 8010cac:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010cb0:	68fb      	ldr	r3, [r7, #12]
 8010cb2:	689b      	ldr	r3, [r3, #8]
 8010cb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010cb8:	d108      	bne.n	8010ccc <HAL_UART_Transmit+0x6c>
 8010cba:	68fb      	ldr	r3, [r7, #12]
 8010cbc:	691b      	ldr	r3, [r3, #16]
 8010cbe:	2b00      	cmp	r3, #0
 8010cc0:	d104      	bne.n	8010ccc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8010cc2:	2300      	movs	r3, #0
 8010cc4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8010cc6:	68bb      	ldr	r3, [r7, #8]
 8010cc8:	61bb      	str	r3, [r7, #24]
 8010cca:	e003      	b.n	8010cd4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8010ccc:	68bb      	ldr	r3, [r7, #8]
 8010cce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8010cd0:	2300      	movs	r3, #0
 8010cd2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8010cd4:	e030      	b.n	8010d38 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010cd6:	683b      	ldr	r3, [r7, #0]
 8010cd8:	9300      	str	r3, [sp, #0]
 8010cda:	697b      	ldr	r3, [r7, #20]
 8010cdc:	2200      	movs	r2, #0
 8010cde:	2180      	movs	r1, #128	@ 0x80
 8010ce0:	68f8      	ldr	r0, [r7, #12]
 8010ce2:	f000 fd5b 	bl	801179c <UART_WaitOnFlagUntilTimeout>
 8010ce6:	4603      	mov	r3, r0
 8010ce8:	2b00      	cmp	r3, #0
 8010cea:	d005      	beq.n	8010cf8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8010cec:	68fb      	ldr	r3, [r7, #12]
 8010cee:	2220      	movs	r2, #32
 8010cf0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8010cf4:	2303      	movs	r3, #3
 8010cf6:	e03d      	b.n	8010d74 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8010cf8:	69fb      	ldr	r3, [r7, #28]
 8010cfa:	2b00      	cmp	r3, #0
 8010cfc:	d10b      	bne.n	8010d16 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8010cfe:	69bb      	ldr	r3, [r7, #24]
 8010d00:	881b      	ldrh	r3, [r3, #0]
 8010d02:	461a      	mov	r2, r3
 8010d04:	68fb      	ldr	r3, [r7, #12]
 8010d06:	681b      	ldr	r3, [r3, #0]
 8010d08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8010d0c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8010d0e:	69bb      	ldr	r3, [r7, #24]
 8010d10:	3302      	adds	r3, #2
 8010d12:	61bb      	str	r3, [r7, #24]
 8010d14:	e007      	b.n	8010d26 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8010d16:	69fb      	ldr	r3, [r7, #28]
 8010d18:	781a      	ldrb	r2, [r3, #0]
 8010d1a:	68fb      	ldr	r3, [r7, #12]
 8010d1c:	681b      	ldr	r3, [r3, #0]
 8010d1e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8010d20:	69fb      	ldr	r3, [r7, #28]
 8010d22:	3301      	adds	r3, #1
 8010d24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8010d26:	68fb      	ldr	r3, [r7, #12]
 8010d28:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8010d2c:	b29b      	uxth	r3, r3
 8010d2e:	3b01      	subs	r3, #1
 8010d30:	b29a      	uxth	r2, r3
 8010d32:	68fb      	ldr	r3, [r7, #12]
 8010d34:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8010d38:	68fb      	ldr	r3, [r7, #12]
 8010d3a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8010d3e:	b29b      	uxth	r3, r3
 8010d40:	2b00      	cmp	r3, #0
 8010d42:	d1c8      	bne.n	8010cd6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8010d44:	683b      	ldr	r3, [r7, #0]
 8010d46:	9300      	str	r3, [sp, #0]
 8010d48:	697b      	ldr	r3, [r7, #20]
 8010d4a:	2200      	movs	r2, #0
 8010d4c:	2140      	movs	r1, #64	@ 0x40
 8010d4e:	68f8      	ldr	r0, [r7, #12]
 8010d50:	f000 fd24 	bl	801179c <UART_WaitOnFlagUntilTimeout>
 8010d54:	4603      	mov	r3, r0
 8010d56:	2b00      	cmp	r3, #0
 8010d58:	d005      	beq.n	8010d66 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8010d5a:	68fb      	ldr	r3, [r7, #12]
 8010d5c:	2220      	movs	r2, #32
 8010d5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8010d62:	2303      	movs	r3, #3
 8010d64:	e006      	b.n	8010d74 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8010d66:	68fb      	ldr	r3, [r7, #12]
 8010d68:	2220      	movs	r2, #32
 8010d6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8010d6e:	2300      	movs	r3, #0
 8010d70:	e000      	b.n	8010d74 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8010d72:	2302      	movs	r3, #2
  }
}
 8010d74:	4618      	mov	r0, r3
 8010d76:	3720      	adds	r7, #32
 8010d78:	46bd      	mov	sp, r7
 8010d7a:	bd80      	pop	{r7, pc}

08010d7c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010d7c:	b580      	push	{r7, lr}
 8010d7e:	b08a      	sub	sp, #40	@ 0x28
 8010d80:	af02      	add	r7, sp, #8
 8010d82:	60f8      	str	r0, [r7, #12]
 8010d84:	60b9      	str	r1, [r7, #8]
 8010d86:	603b      	str	r3, [r7, #0]
 8010d88:	4613      	mov	r3, r2
 8010d8a:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8010d8c:	68fb      	ldr	r3, [r7, #12]
 8010d8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010d92:	2b20      	cmp	r3, #32
 8010d94:	f040 80b5 	bne.w	8010f02 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8010d98:	68bb      	ldr	r3, [r7, #8]
 8010d9a:	2b00      	cmp	r3, #0
 8010d9c:	d002      	beq.n	8010da4 <HAL_UART_Receive+0x28>
 8010d9e:	88fb      	ldrh	r3, [r7, #6]
 8010da0:	2b00      	cmp	r3, #0
 8010da2:	d101      	bne.n	8010da8 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8010da4:	2301      	movs	r3, #1
 8010da6:	e0ad      	b.n	8010f04 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010da8:	68fb      	ldr	r3, [r7, #12]
 8010daa:	2200      	movs	r2, #0
 8010dac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010db0:	68fb      	ldr	r3, [r7, #12]
 8010db2:	2222      	movs	r2, #34	@ 0x22
 8010db4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010db8:	68fb      	ldr	r3, [r7, #12]
 8010dba:	2200      	movs	r2, #0
 8010dbc:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8010dbe:	f7f9 ff01 	bl	800abc4 <HAL_GetTick>
 8010dc2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8010dc4:	68fb      	ldr	r3, [r7, #12]
 8010dc6:	88fa      	ldrh	r2, [r7, #6]
 8010dc8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8010dcc:	68fb      	ldr	r3, [r7, #12]
 8010dce:	88fa      	ldrh	r2, [r7, #6]
 8010dd0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8010dd4:	68fb      	ldr	r3, [r7, #12]
 8010dd6:	689b      	ldr	r3, [r3, #8]
 8010dd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010ddc:	d10e      	bne.n	8010dfc <HAL_UART_Receive+0x80>
 8010dde:	68fb      	ldr	r3, [r7, #12]
 8010de0:	691b      	ldr	r3, [r3, #16]
 8010de2:	2b00      	cmp	r3, #0
 8010de4:	d105      	bne.n	8010df2 <HAL_UART_Receive+0x76>
 8010de6:	68fb      	ldr	r3, [r7, #12]
 8010de8:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8010dec:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010df0:	e02d      	b.n	8010e4e <HAL_UART_Receive+0xd2>
 8010df2:	68fb      	ldr	r3, [r7, #12]
 8010df4:	22ff      	movs	r2, #255	@ 0xff
 8010df6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010dfa:	e028      	b.n	8010e4e <HAL_UART_Receive+0xd2>
 8010dfc:	68fb      	ldr	r3, [r7, #12]
 8010dfe:	689b      	ldr	r3, [r3, #8]
 8010e00:	2b00      	cmp	r3, #0
 8010e02:	d10d      	bne.n	8010e20 <HAL_UART_Receive+0xa4>
 8010e04:	68fb      	ldr	r3, [r7, #12]
 8010e06:	691b      	ldr	r3, [r3, #16]
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	d104      	bne.n	8010e16 <HAL_UART_Receive+0x9a>
 8010e0c:	68fb      	ldr	r3, [r7, #12]
 8010e0e:	22ff      	movs	r2, #255	@ 0xff
 8010e10:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010e14:	e01b      	b.n	8010e4e <HAL_UART_Receive+0xd2>
 8010e16:	68fb      	ldr	r3, [r7, #12]
 8010e18:	227f      	movs	r2, #127	@ 0x7f
 8010e1a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010e1e:	e016      	b.n	8010e4e <HAL_UART_Receive+0xd2>
 8010e20:	68fb      	ldr	r3, [r7, #12]
 8010e22:	689b      	ldr	r3, [r3, #8]
 8010e24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010e28:	d10d      	bne.n	8010e46 <HAL_UART_Receive+0xca>
 8010e2a:	68fb      	ldr	r3, [r7, #12]
 8010e2c:	691b      	ldr	r3, [r3, #16]
 8010e2e:	2b00      	cmp	r3, #0
 8010e30:	d104      	bne.n	8010e3c <HAL_UART_Receive+0xc0>
 8010e32:	68fb      	ldr	r3, [r7, #12]
 8010e34:	227f      	movs	r2, #127	@ 0x7f
 8010e36:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010e3a:	e008      	b.n	8010e4e <HAL_UART_Receive+0xd2>
 8010e3c:	68fb      	ldr	r3, [r7, #12]
 8010e3e:	223f      	movs	r2, #63	@ 0x3f
 8010e40:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010e44:	e003      	b.n	8010e4e <HAL_UART_Receive+0xd2>
 8010e46:	68fb      	ldr	r3, [r7, #12]
 8010e48:	2200      	movs	r2, #0
 8010e4a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8010e4e:	68fb      	ldr	r3, [r7, #12]
 8010e50:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8010e54:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010e56:	68fb      	ldr	r3, [r7, #12]
 8010e58:	689b      	ldr	r3, [r3, #8]
 8010e5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010e5e:	d108      	bne.n	8010e72 <HAL_UART_Receive+0xf6>
 8010e60:	68fb      	ldr	r3, [r7, #12]
 8010e62:	691b      	ldr	r3, [r3, #16]
 8010e64:	2b00      	cmp	r3, #0
 8010e66:	d104      	bne.n	8010e72 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8010e68:	2300      	movs	r3, #0
 8010e6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8010e6c:	68bb      	ldr	r3, [r7, #8]
 8010e6e:	61bb      	str	r3, [r7, #24]
 8010e70:	e003      	b.n	8010e7a <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8010e72:	68bb      	ldr	r3, [r7, #8]
 8010e74:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8010e76:	2300      	movs	r3, #0
 8010e78:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8010e7a:	e036      	b.n	8010eea <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8010e7c:	683b      	ldr	r3, [r7, #0]
 8010e7e:	9300      	str	r3, [sp, #0]
 8010e80:	697b      	ldr	r3, [r7, #20]
 8010e82:	2200      	movs	r2, #0
 8010e84:	2120      	movs	r1, #32
 8010e86:	68f8      	ldr	r0, [r7, #12]
 8010e88:	f000 fc88 	bl	801179c <UART_WaitOnFlagUntilTimeout>
 8010e8c:	4603      	mov	r3, r0
 8010e8e:	2b00      	cmp	r3, #0
 8010e90:	d005      	beq.n	8010e9e <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8010e92:	68fb      	ldr	r3, [r7, #12]
 8010e94:	2220      	movs	r2, #32
 8010e96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8010e9a:	2303      	movs	r3, #3
 8010e9c:	e032      	b.n	8010f04 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8010e9e:	69fb      	ldr	r3, [r7, #28]
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	d10c      	bne.n	8010ebe <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8010ea4:	68fb      	ldr	r3, [r7, #12]
 8010ea6:	681b      	ldr	r3, [r3, #0]
 8010ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010eaa:	b29a      	uxth	r2, r3
 8010eac:	8a7b      	ldrh	r3, [r7, #18]
 8010eae:	4013      	ands	r3, r2
 8010eb0:	b29a      	uxth	r2, r3
 8010eb2:	69bb      	ldr	r3, [r7, #24]
 8010eb4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8010eb6:	69bb      	ldr	r3, [r7, #24]
 8010eb8:	3302      	adds	r3, #2
 8010eba:	61bb      	str	r3, [r7, #24]
 8010ebc:	e00c      	b.n	8010ed8 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8010ebe:	68fb      	ldr	r3, [r7, #12]
 8010ec0:	681b      	ldr	r3, [r3, #0]
 8010ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010ec4:	b2da      	uxtb	r2, r3
 8010ec6:	8a7b      	ldrh	r3, [r7, #18]
 8010ec8:	b2db      	uxtb	r3, r3
 8010eca:	4013      	ands	r3, r2
 8010ecc:	b2da      	uxtb	r2, r3
 8010ece:	69fb      	ldr	r3, [r7, #28]
 8010ed0:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8010ed2:	69fb      	ldr	r3, [r7, #28]
 8010ed4:	3301      	adds	r3, #1
 8010ed6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8010ed8:	68fb      	ldr	r3, [r7, #12]
 8010eda:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010ede:	b29b      	uxth	r3, r3
 8010ee0:	3b01      	subs	r3, #1
 8010ee2:	b29a      	uxth	r2, r3
 8010ee4:	68fb      	ldr	r3, [r7, #12]
 8010ee6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8010eea:	68fb      	ldr	r3, [r7, #12]
 8010eec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010ef0:	b29b      	uxth	r3, r3
 8010ef2:	2b00      	cmp	r3, #0
 8010ef4:	d1c2      	bne.n	8010e7c <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8010ef6:	68fb      	ldr	r3, [r7, #12]
 8010ef8:	2220      	movs	r2, #32
 8010efa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8010efe:	2300      	movs	r3, #0
 8010f00:	e000      	b.n	8010f04 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8010f02:	2302      	movs	r3, #2
  }
}
 8010f04:	4618      	mov	r0, r3
 8010f06:	3720      	adds	r7, #32
 8010f08:	46bd      	mov	sp, r7
 8010f0a:	bd80      	pop	{r7, pc}

08010f0c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010f0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010f10:	b08c      	sub	sp, #48	@ 0x30
 8010f12:	af00      	add	r7, sp, #0
 8010f14:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8010f16:	2300      	movs	r3, #0
 8010f18:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8010f1c:	697b      	ldr	r3, [r7, #20]
 8010f1e:	689a      	ldr	r2, [r3, #8]
 8010f20:	697b      	ldr	r3, [r7, #20]
 8010f22:	691b      	ldr	r3, [r3, #16]
 8010f24:	431a      	orrs	r2, r3
 8010f26:	697b      	ldr	r3, [r7, #20]
 8010f28:	695b      	ldr	r3, [r3, #20]
 8010f2a:	431a      	orrs	r2, r3
 8010f2c:	697b      	ldr	r3, [r7, #20]
 8010f2e:	69db      	ldr	r3, [r3, #28]
 8010f30:	4313      	orrs	r3, r2
 8010f32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010f34:	697b      	ldr	r3, [r7, #20]
 8010f36:	681b      	ldr	r3, [r3, #0]
 8010f38:	681a      	ldr	r2, [r3, #0]
 8010f3a:	4baa      	ldr	r3, [pc, #680]	@ (80111e4 <UART_SetConfig+0x2d8>)
 8010f3c:	4013      	ands	r3, r2
 8010f3e:	697a      	ldr	r2, [r7, #20]
 8010f40:	6812      	ldr	r2, [r2, #0]
 8010f42:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010f44:	430b      	orrs	r3, r1
 8010f46:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010f48:	697b      	ldr	r3, [r7, #20]
 8010f4a:	681b      	ldr	r3, [r3, #0]
 8010f4c:	685b      	ldr	r3, [r3, #4]
 8010f4e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8010f52:	697b      	ldr	r3, [r7, #20]
 8010f54:	68da      	ldr	r2, [r3, #12]
 8010f56:	697b      	ldr	r3, [r7, #20]
 8010f58:	681b      	ldr	r3, [r3, #0]
 8010f5a:	430a      	orrs	r2, r1
 8010f5c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8010f5e:	697b      	ldr	r3, [r7, #20]
 8010f60:	699b      	ldr	r3, [r3, #24]
 8010f62:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8010f64:	697b      	ldr	r3, [r7, #20]
 8010f66:	681b      	ldr	r3, [r3, #0]
 8010f68:	4a9f      	ldr	r2, [pc, #636]	@ (80111e8 <UART_SetConfig+0x2dc>)
 8010f6a:	4293      	cmp	r3, r2
 8010f6c:	d004      	beq.n	8010f78 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8010f6e:	697b      	ldr	r3, [r7, #20]
 8010f70:	6a1b      	ldr	r3, [r3, #32]
 8010f72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010f74:	4313      	orrs	r3, r2
 8010f76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010f78:	697b      	ldr	r3, [r7, #20]
 8010f7a:	681b      	ldr	r3, [r3, #0]
 8010f7c:	689b      	ldr	r3, [r3, #8]
 8010f7e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8010f82:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8010f86:	697a      	ldr	r2, [r7, #20]
 8010f88:	6812      	ldr	r2, [r2, #0]
 8010f8a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010f8c:	430b      	orrs	r3, r1
 8010f8e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8010f90:	697b      	ldr	r3, [r7, #20]
 8010f92:	681b      	ldr	r3, [r3, #0]
 8010f94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010f96:	f023 010f 	bic.w	r1, r3, #15
 8010f9a:	697b      	ldr	r3, [r7, #20]
 8010f9c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010f9e:	697b      	ldr	r3, [r7, #20]
 8010fa0:	681b      	ldr	r3, [r3, #0]
 8010fa2:	430a      	orrs	r2, r1
 8010fa4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010fa6:	697b      	ldr	r3, [r7, #20]
 8010fa8:	681b      	ldr	r3, [r3, #0]
 8010faa:	4a90      	ldr	r2, [pc, #576]	@ (80111ec <UART_SetConfig+0x2e0>)
 8010fac:	4293      	cmp	r3, r2
 8010fae:	d125      	bne.n	8010ffc <UART_SetConfig+0xf0>
 8010fb0:	4b8f      	ldr	r3, [pc, #572]	@ (80111f0 <UART_SetConfig+0x2e4>)
 8010fb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010fb6:	f003 0303 	and.w	r3, r3, #3
 8010fba:	2b03      	cmp	r3, #3
 8010fbc:	d81a      	bhi.n	8010ff4 <UART_SetConfig+0xe8>
 8010fbe:	a201      	add	r2, pc, #4	@ (adr r2, 8010fc4 <UART_SetConfig+0xb8>)
 8010fc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010fc4:	08010fd5 	.word	0x08010fd5
 8010fc8:	08010fe5 	.word	0x08010fe5
 8010fcc:	08010fdd 	.word	0x08010fdd
 8010fd0:	08010fed 	.word	0x08010fed
 8010fd4:	2301      	movs	r3, #1
 8010fd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010fda:	e116      	b.n	801120a <UART_SetConfig+0x2fe>
 8010fdc:	2302      	movs	r3, #2
 8010fde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010fe2:	e112      	b.n	801120a <UART_SetConfig+0x2fe>
 8010fe4:	2304      	movs	r3, #4
 8010fe6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010fea:	e10e      	b.n	801120a <UART_SetConfig+0x2fe>
 8010fec:	2308      	movs	r3, #8
 8010fee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010ff2:	e10a      	b.n	801120a <UART_SetConfig+0x2fe>
 8010ff4:	2310      	movs	r3, #16
 8010ff6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010ffa:	e106      	b.n	801120a <UART_SetConfig+0x2fe>
 8010ffc:	697b      	ldr	r3, [r7, #20]
 8010ffe:	681b      	ldr	r3, [r3, #0]
 8011000:	4a7c      	ldr	r2, [pc, #496]	@ (80111f4 <UART_SetConfig+0x2e8>)
 8011002:	4293      	cmp	r3, r2
 8011004:	d138      	bne.n	8011078 <UART_SetConfig+0x16c>
 8011006:	4b7a      	ldr	r3, [pc, #488]	@ (80111f0 <UART_SetConfig+0x2e4>)
 8011008:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801100c:	f003 030c 	and.w	r3, r3, #12
 8011010:	2b0c      	cmp	r3, #12
 8011012:	d82d      	bhi.n	8011070 <UART_SetConfig+0x164>
 8011014:	a201      	add	r2, pc, #4	@ (adr r2, 801101c <UART_SetConfig+0x110>)
 8011016:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801101a:	bf00      	nop
 801101c:	08011051 	.word	0x08011051
 8011020:	08011071 	.word	0x08011071
 8011024:	08011071 	.word	0x08011071
 8011028:	08011071 	.word	0x08011071
 801102c:	08011061 	.word	0x08011061
 8011030:	08011071 	.word	0x08011071
 8011034:	08011071 	.word	0x08011071
 8011038:	08011071 	.word	0x08011071
 801103c:	08011059 	.word	0x08011059
 8011040:	08011071 	.word	0x08011071
 8011044:	08011071 	.word	0x08011071
 8011048:	08011071 	.word	0x08011071
 801104c:	08011069 	.word	0x08011069
 8011050:	2300      	movs	r3, #0
 8011052:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011056:	e0d8      	b.n	801120a <UART_SetConfig+0x2fe>
 8011058:	2302      	movs	r3, #2
 801105a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801105e:	e0d4      	b.n	801120a <UART_SetConfig+0x2fe>
 8011060:	2304      	movs	r3, #4
 8011062:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011066:	e0d0      	b.n	801120a <UART_SetConfig+0x2fe>
 8011068:	2308      	movs	r3, #8
 801106a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801106e:	e0cc      	b.n	801120a <UART_SetConfig+0x2fe>
 8011070:	2310      	movs	r3, #16
 8011072:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011076:	e0c8      	b.n	801120a <UART_SetConfig+0x2fe>
 8011078:	697b      	ldr	r3, [r7, #20]
 801107a:	681b      	ldr	r3, [r3, #0]
 801107c:	4a5e      	ldr	r2, [pc, #376]	@ (80111f8 <UART_SetConfig+0x2ec>)
 801107e:	4293      	cmp	r3, r2
 8011080:	d125      	bne.n	80110ce <UART_SetConfig+0x1c2>
 8011082:	4b5b      	ldr	r3, [pc, #364]	@ (80111f0 <UART_SetConfig+0x2e4>)
 8011084:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011088:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 801108c:	2b30      	cmp	r3, #48	@ 0x30
 801108e:	d016      	beq.n	80110be <UART_SetConfig+0x1b2>
 8011090:	2b30      	cmp	r3, #48	@ 0x30
 8011092:	d818      	bhi.n	80110c6 <UART_SetConfig+0x1ba>
 8011094:	2b20      	cmp	r3, #32
 8011096:	d00a      	beq.n	80110ae <UART_SetConfig+0x1a2>
 8011098:	2b20      	cmp	r3, #32
 801109a:	d814      	bhi.n	80110c6 <UART_SetConfig+0x1ba>
 801109c:	2b00      	cmp	r3, #0
 801109e:	d002      	beq.n	80110a6 <UART_SetConfig+0x19a>
 80110a0:	2b10      	cmp	r3, #16
 80110a2:	d008      	beq.n	80110b6 <UART_SetConfig+0x1aa>
 80110a4:	e00f      	b.n	80110c6 <UART_SetConfig+0x1ba>
 80110a6:	2300      	movs	r3, #0
 80110a8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80110ac:	e0ad      	b.n	801120a <UART_SetConfig+0x2fe>
 80110ae:	2302      	movs	r3, #2
 80110b0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80110b4:	e0a9      	b.n	801120a <UART_SetConfig+0x2fe>
 80110b6:	2304      	movs	r3, #4
 80110b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80110bc:	e0a5      	b.n	801120a <UART_SetConfig+0x2fe>
 80110be:	2308      	movs	r3, #8
 80110c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80110c4:	e0a1      	b.n	801120a <UART_SetConfig+0x2fe>
 80110c6:	2310      	movs	r3, #16
 80110c8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80110cc:	e09d      	b.n	801120a <UART_SetConfig+0x2fe>
 80110ce:	697b      	ldr	r3, [r7, #20]
 80110d0:	681b      	ldr	r3, [r3, #0]
 80110d2:	4a4a      	ldr	r2, [pc, #296]	@ (80111fc <UART_SetConfig+0x2f0>)
 80110d4:	4293      	cmp	r3, r2
 80110d6:	d125      	bne.n	8011124 <UART_SetConfig+0x218>
 80110d8:	4b45      	ldr	r3, [pc, #276]	@ (80111f0 <UART_SetConfig+0x2e4>)
 80110da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80110de:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80110e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80110e4:	d016      	beq.n	8011114 <UART_SetConfig+0x208>
 80110e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80110e8:	d818      	bhi.n	801111c <UART_SetConfig+0x210>
 80110ea:	2b80      	cmp	r3, #128	@ 0x80
 80110ec:	d00a      	beq.n	8011104 <UART_SetConfig+0x1f8>
 80110ee:	2b80      	cmp	r3, #128	@ 0x80
 80110f0:	d814      	bhi.n	801111c <UART_SetConfig+0x210>
 80110f2:	2b00      	cmp	r3, #0
 80110f4:	d002      	beq.n	80110fc <UART_SetConfig+0x1f0>
 80110f6:	2b40      	cmp	r3, #64	@ 0x40
 80110f8:	d008      	beq.n	801110c <UART_SetConfig+0x200>
 80110fa:	e00f      	b.n	801111c <UART_SetConfig+0x210>
 80110fc:	2300      	movs	r3, #0
 80110fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011102:	e082      	b.n	801120a <UART_SetConfig+0x2fe>
 8011104:	2302      	movs	r3, #2
 8011106:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801110a:	e07e      	b.n	801120a <UART_SetConfig+0x2fe>
 801110c:	2304      	movs	r3, #4
 801110e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011112:	e07a      	b.n	801120a <UART_SetConfig+0x2fe>
 8011114:	2308      	movs	r3, #8
 8011116:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801111a:	e076      	b.n	801120a <UART_SetConfig+0x2fe>
 801111c:	2310      	movs	r3, #16
 801111e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011122:	e072      	b.n	801120a <UART_SetConfig+0x2fe>
 8011124:	697b      	ldr	r3, [r7, #20]
 8011126:	681b      	ldr	r3, [r3, #0]
 8011128:	4a35      	ldr	r2, [pc, #212]	@ (8011200 <UART_SetConfig+0x2f4>)
 801112a:	4293      	cmp	r3, r2
 801112c:	d12a      	bne.n	8011184 <UART_SetConfig+0x278>
 801112e:	4b30      	ldr	r3, [pc, #192]	@ (80111f0 <UART_SetConfig+0x2e4>)
 8011130:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011134:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8011138:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801113c:	d01a      	beq.n	8011174 <UART_SetConfig+0x268>
 801113e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8011142:	d81b      	bhi.n	801117c <UART_SetConfig+0x270>
 8011144:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011148:	d00c      	beq.n	8011164 <UART_SetConfig+0x258>
 801114a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801114e:	d815      	bhi.n	801117c <UART_SetConfig+0x270>
 8011150:	2b00      	cmp	r3, #0
 8011152:	d003      	beq.n	801115c <UART_SetConfig+0x250>
 8011154:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011158:	d008      	beq.n	801116c <UART_SetConfig+0x260>
 801115a:	e00f      	b.n	801117c <UART_SetConfig+0x270>
 801115c:	2300      	movs	r3, #0
 801115e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011162:	e052      	b.n	801120a <UART_SetConfig+0x2fe>
 8011164:	2302      	movs	r3, #2
 8011166:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801116a:	e04e      	b.n	801120a <UART_SetConfig+0x2fe>
 801116c:	2304      	movs	r3, #4
 801116e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011172:	e04a      	b.n	801120a <UART_SetConfig+0x2fe>
 8011174:	2308      	movs	r3, #8
 8011176:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801117a:	e046      	b.n	801120a <UART_SetConfig+0x2fe>
 801117c:	2310      	movs	r3, #16
 801117e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011182:	e042      	b.n	801120a <UART_SetConfig+0x2fe>
 8011184:	697b      	ldr	r3, [r7, #20]
 8011186:	681b      	ldr	r3, [r3, #0]
 8011188:	4a17      	ldr	r2, [pc, #92]	@ (80111e8 <UART_SetConfig+0x2dc>)
 801118a:	4293      	cmp	r3, r2
 801118c:	d13a      	bne.n	8011204 <UART_SetConfig+0x2f8>
 801118e:	4b18      	ldr	r3, [pc, #96]	@ (80111f0 <UART_SetConfig+0x2e4>)
 8011190:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011194:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8011198:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801119c:	d01a      	beq.n	80111d4 <UART_SetConfig+0x2c8>
 801119e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80111a2:	d81b      	bhi.n	80111dc <UART_SetConfig+0x2d0>
 80111a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80111a8:	d00c      	beq.n	80111c4 <UART_SetConfig+0x2b8>
 80111aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80111ae:	d815      	bhi.n	80111dc <UART_SetConfig+0x2d0>
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d003      	beq.n	80111bc <UART_SetConfig+0x2b0>
 80111b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80111b8:	d008      	beq.n	80111cc <UART_SetConfig+0x2c0>
 80111ba:	e00f      	b.n	80111dc <UART_SetConfig+0x2d0>
 80111bc:	2300      	movs	r3, #0
 80111be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80111c2:	e022      	b.n	801120a <UART_SetConfig+0x2fe>
 80111c4:	2302      	movs	r3, #2
 80111c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80111ca:	e01e      	b.n	801120a <UART_SetConfig+0x2fe>
 80111cc:	2304      	movs	r3, #4
 80111ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80111d2:	e01a      	b.n	801120a <UART_SetConfig+0x2fe>
 80111d4:	2308      	movs	r3, #8
 80111d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80111da:	e016      	b.n	801120a <UART_SetConfig+0x2fe>
 80111dc:	2310      	movs	r3, #16
 80111de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80111e2:	e012      	b.n	801120a <UART_SetConfig+0x2fe>
 80111e4:	cfff69f3 	.word	0xcfff69f3
 80111e8:	40008000 	.word	0x40008000
 80111ec:	40013800 	.word	0x40013800
 80111f0:	40021000 	.word	0x40021000
 80111f4:	40004400 	.word	0x40004400
 80111f8:	40004800 	.word	0x40004800
 80111fc:	40004c00 	.word	0x40004c00
 8011200:	40005000 	.word	0x40005000
 8011204:	2310      	movs	r3, #16
 8011206:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801120a:	697b      	ldr	r3, [r7, #20]
 801120c:	681b      	ldr	r3, [r3, #0]
 801120e:	4aae      	ldr	r2, [pc, #696]	@ (80114c8 <UART_SetConfig+0x5bc>)
 8011210:	4293      	cmp	r3, r2
 8011212:	f040 8097 	bne.w	8011344 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8011216:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801121a:	2b08      	cmp	r3, #8
 801121c:	d823      	bhi.n	8011266 <UART_SetConfig+0x35a>
 801121e:	a201      	add	r2, pc, #4	@ (adr r2, 8011224 <UART_SetConfig+0x318>)
 8011220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011224:	08011249 	.word	0x08011249
 8011228:	08011267 	.word	0x08011267
 801122c:	08011251 	.word	0x08011251
 8011230:	08011267 	.word	0x08011267
 8011234:	08011257 	.word	0x08011257
 8011238:	08011267 	.word	0x08011267
 801123c:	08011267 	.word	0x08011267
 8011240:	08011267 	.word	0x08011267
 8011244:	0801125f 	.word	0x0801125f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8011248:	f7fd f92c 	bl	800e4a4 <HAL_RCC_GetPCLK1Freq>
 801124c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801124e:	e010      	b.n	8011272 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8011250:	4b9e      	ldr	r3, [pc, #632]	@ (80114cc <UART_SetConfig+0x5c0>)
 8011252:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8011254:	e00d      	b.n	8011272 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8011256:	f7fd f8b7 	bl	800e3c8 <HAL_RCC_GetSysClockFreq>
 801125a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801125c:	e009      	b.n	8011272 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801125e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011262:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8011264:	e005      	b.n	8011272 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8011266:	2300      	movs	r3, #0
 8011268:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 801126a:	2301      	movs	r3, #1
 801126c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8011270:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8011272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011274:	2b00      	cmp	r3, #0
 8011276:	f000 8130 	beq.w	80114da <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 801127a:	697b      	ldr	r3, [r7, #20]
 801127c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801127e:	4a94      	ldr	r2, [pc, #592]	@ (80114d0 <UART_SetConfig+0x5c4>)
 8011280:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011284:	461a      	mov	r2, r3
 8011286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011288:	fbb3 f3f2 	udiv	r3, r3, r2
 801128c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801128e:	697b      	ldr	r3, [r7, #20]
 8011290:	685a      	ldr	r2, [r3, #4]
 8011292:	4613      	mov	r3, r2
 8011294:	005b      	lsls	r3, r3, #1
 8011296:	4413      	add	r3, r2
 8011298:	69ba      	ldr	r2, [r7, #24]
 801129a:	429a      	cmp	r2, r3
 801129c:	d305      	bcc.n	80112aa <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 801129e:	697b      	ldr	r3, [r7, #20]
 80112a0:	685b      	ldr	r3, [r3, #4]
 80112a2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80112a4:	69ba      	ldr	r2, [r7, #24]
 80112a6:	429a      	cmp	r2, r3
 80112a8:	d903      	bls.n	80112b2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80112aa:	2301      	movs	r3, #1
 80112ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80112b0:	e113      	b.n	80114da <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80112b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112b4:	2200      	movs	r2, #0
 80112b6:	60bb      	str	r3, [r7, #8]
 80112b8:	60fa      	str	r2, [r7, #12]
 80112ba:	697b      	ldr	r3, [r7, #20]
 80112bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80112be:	4a84      	ldr	r2, [pc, #528]	@ (80114d0 <UART_SetConfig+0x5c4>)
 80112c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80112c4:	b29b      	uxth	r3, r3
 80112c6:	2200      	movs	r2, #0
 80112c8:	603b      	str	r3, [r7, #0]
 80112ca:	607a      	str	r2, [r7, #4]
 80112cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80112d0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80112d4:	f7ef fce0 	bl	8000c98 <__aeabi_uldivmod>
 80112d8:	4602      	mov	r2, r0
 80112da:	460b      	mov	r3, r1
 80112dc:	4610      	mov	r0, r2
 80112de:	4619      	mov	r1, r3
 80112e0:	f04f 0200 	mov.w	r2, #0
 80112e4:	f04f 0300 	mov.w	r3, #0
 80112e8:	020b      	lsls	r3, r1, #8
 80112ea:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80112ee:	0202      	lsls	r2, r0, #8
 80112f0:	6979      	ldr	r1, [r7, #20]
 80112f2:	6849      	ldr	r1, [r1, #4]
 80112f4:	0849      	lsrs	r1, r1, #1
 80112f6:	2000      	movs	r0, #0
 80112f8:	460c      	mov	r4, r1
 80112fa:	4605      	mov	r5, r0
 80112fc:	eb12 0804 	adds.w	r8, r2, r4
 8011300:	eb43 0905 	adc.w	r9, r3, r5
 8011304:	697b      	ldr	r3, [r7, #20]
 8011306:	685b      	ldr	r3, [r3, #4]
 8011308:	2200      	movs	r2, #0
 801130a:	469a      	mov	sl, r3
 801130c:	4693      	mov	fp, r2
 801130e:	4652      	mov	r2, sl
 8011310:	465b      	mov	r3, fp
 8011312:	4640      	mov	r0, r8
 8011314:	4649      	mov	r1, r9
 8011316:	f7ef fcbf 	bl	8000c98 <__aeabi_uldivmod>
 801131a:	4602      	mov	r2, r0
 801131c:	460b      	mov	r3, r1
 801131e:	4613      	mov	r3, r2
 8011320:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8011322:	6a3b      	ldr	r3, [r7, #32]
 8011324:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8011328:	d308      	bcc.n	801133c <UART_SetConfig+0x430>
 801132a:	6a3b      	ldr	r3, [r7, #32]
 801132c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8011330:	d204      	bcs.n	801133c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8011332:	697b      	ldr	r3, [r7, #20]
 8011334:	681b      	ldr	r3, [r3, #0]
 8011336:	6a3a      	ldr	r2, [r7, #32]
 8011338:	60da      	str	r2, [r3, #12]
 801133a:	e0ce      	b.n	80114da <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 801133c:	2301      	movs	r3, #1
 801133e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8011342:	e0ca      	b.n	80114da <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8011344:	697b      	ldr	r3, [r7, #20]
 8011346:	69db      	ldr	r3, [r3, #28]
 8011348:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801134c:	d166      	bne.n	801141c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 801134e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8011352:	2b08      	cmp	r3, #8
 8011354:	d827      	bhi.n	80113a6 <UART_SetConfig+0x49a>
 8011356:	a201      	add	r2, pc, #4	@ (adr r2, 801135c <UART_SetConfig+0x450>)
 8011358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801135c:	08011381 	.word	0x08011381
 8011360:	08011389 	.word	0x08011389
 8011364:	08011391 	.word	0x08011391
 8011368:	080113a7 	.word	0x080113a7
 801136c:	08011397 	.word	0x08011397
 8011370:	080113a7 	.word	0x080113a7
 8011374:	080113a7 	.word	0x080113a7
 8011378:	080113a7 	.word	0x080113a7
 801137c:	0801139f 	.word	0x0801139f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8011380:	f7fd f890 	bl	800e4a4 <HAL_RCC_GetPCLK1Freq>
 8011384:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8011386:	e014      	b.n	80113b2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8011388:	f7fd f8a2 	bl	800e4d0 <HAL_RCC_GetPCLK2Freq>
 801138c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801138e:	e010      	b.n	80113b2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8011390:	4b4e      	ldr	r3, [pc, #312]	@ (80114cc <UART_SetConfig+0x5c0>)
 8011392:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8011394:	e00d      	b.n	80113b2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8011396:	f7fd f817 	bl	800e3c8 <HAL_RCC_GetSysClockFreq>
 801139a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801139c:	e009      	b.n	80113b2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801139e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80113a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80113a4:	e005      	b.n	80113b2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80113a6:	2300      	movs	r3, #0
 80113a8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80113aa:	2301      	movs	r3, #1
 80113ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80113b0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80113b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113b4:	2b00      	cmp	r3, #0
 80113b6:	f000 8090 	beq.w	80114da <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80113ba:	697b      	ldr	r3, [r7, #20]
 80113bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80113be:	4a44      	ldr	r2, [pc, #272]	@ (80114d0 <UART_SetConfig+0x5c4>)
 80113c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80113c4:	461a      	mov	r2, r3
 80113c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80113cc:	005a      	lsls	r2, r3, #1
 80113ce:	697b      	ldr	r3, [r7, #20]
 80113d0:	685b      	ldr	r3, [r3, #4]
 80113d2:	085b      	lsrs	r3, r3, #1
 80113d4:	441a      	add	r2, r3
 80113d6:	697b      	ldr	r3, [r7, #20]
 80113d8:	685b      	ldr	r3, [r3, #4]
 80113da:	fbb2 f3f3 	udiv	r3, r2, r3
 80113de:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80113e0:	6a3b      	ldr	r3, [r7, #32]
 80113e2:	2b0f      	cmp	r3, #15
 80113e4:	d916      	bls.n	8011414 <UART_SetConfig+0x508>
 80113e6:	6a3b      	ldr	r3, [r7, #32]
 80113e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80113ec:	d212      	bcs.n	8011414 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80113ee:	6a3b      	ldr	r3, [r7, #32]
 80113f0:	b29b      	uxth	r3, r3
 80113f2:	f023 030f 	bic.w	r3, r3, #15
 80113f6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80113f8:	6a3b      	ldr	r3, [r7, #32]
 80113fa:	085b      	lsrs	r3, r3, #1
 80113fc:	b29b      	uxth	r3, r3
 80113fe:	f003 0307 	and.w	r3, r3, #7
 8011402:	b29a      	uxth	r2, r3
 8011404:	8bfb      	ldrh	r3, [r7, #30]
 8011406:	4313      	orrs	r3, r2
 8011408:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 801140a:	697b      	ldr	r3, [r7, #20]
 801140c:	681b      	ldr	r3, [r3, #0]
 801140e:	8bfa      	ldrh	r2, [r7, #30]
 8011410:	60da      	str	r2, [r3, #12]
 8011412:	e062      	b.n	80114da <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8011414:	2301      	movs	r3, #1
 8011416:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 801141a:	e05e      	b.n	80114da <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 801141c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8011420:	2b08      	cmp	r3, #8
 8011422:	d828      	bhi.n	8011476 <UART_SetConfig+0x56a>
 8011424:	a201      	add	r2, pc, #4	@ (adr r2, 801142c <UART_SetConfig+0x520>)
 8011426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801142a:	bf00      	nop
 801142c:	08011451 	.word	0x08011451
 8011430:	08011459 	.word	0x08011459
 8011434:	08011461 	.word	0x08011461
 8011438:	08011477 	.word	0x08011477
 801143c:	08011467 	.word	0x08011467
 8011440:	08011477 	.word	0x08011477
 8011444:	08011477 	.word	0x08011477
 8011448:	08011477 	.word	0x08011477
 801144c:	0801146f 	.word	0x0801146f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8011450:	f7fd f828 	bl	800e4a4 <HAL_RCC_GetPCLK1Freq>
 8011454:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8011456:	e014      	b.n	8011482 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8011458:	f7fd f83a 	bl	800e4d0 <HAL_RCC_GetPCLK2Freq>
 801145c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801145e:	e010      	b.n	8011482 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8011460:	4b1a      	ldr	r3, [pc, #104]	@ (80114cc <UART_SetConfig+0x5c0>)
 8011462:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8011464:	e00d      	b.n	8011482 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8011466:	f7fc ffaf 	bl	800e3c8 <HAL_RCC_GetSysClockFreq>
 801146a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801146c:	e009      	b.n	8011482 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801146e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011472:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8011474:	e005      	b.n	8011482 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8011476:	2300      	movs	r3, #0
 8011478:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 801147a:	2301      	movs	r3, #1
 801147c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8011480:	bf00      	nop
    }

    if (pclk != 0U)
 8011482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011484:	2b00      	cmp	r3, #0
 8011486:	d028      	beq.n	80114da <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011488:	697b      	ldr	r3, [r7, #20]
 801148a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801148c:	4a10      	ldr	r2, [pc, #64]	@ (80114d0 <UART_SetConfig+0x5c4>)
 801148e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011492:	461a      	mov	r2, r3
 8011494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011496:	fbb3 f2f2 	udiv	r2, r3, r2
 801149a:	697b      	ldr	r3, [r7, #20]
 801149c:	685b      	ldr	r3, [r3, #4]
 801149e:	085b      	lsrs	r3, r3, #1
 80114a0:	441a      	add	r2, r3
 80114a2:	697b      	ldr	r3, [r7, #20]
 80114a4:	685b      	ldr	r3, [r3, #4]
 80114a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80114aa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80114ac:	6a3b      	ldr	r3, [r7, #32]
 80114ae:	2b0f      	cmp	r3, #15
 80114b0:	d910      	bls.n	80114d4 <UART_SetConfig+0x5c8>
 80114b2:	6a3b      	ldr	r3, [r7, #32]
 80114b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80114b8:	d20c      	bcs.n	80114d4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80114ba:	6a3b      	ldr	r3, [r7, #32]
 80114bc:	b29a      	uxth	r2, r3
 80114be:	697b      	ldr	r3, [r7, #20]
 80114c0:	681b      	ldr	r3, [r3, #0]
 80114c2:	60da      	str	r2, [r3, #12]
 80114c4:	e009      	b.n	80114da <UART_SetConfig+0x5ce>
 80114c6:	bf00      	nop
 80114c8:	40008000 	.word	0x40008000
 80114cc:	00f42400 	.word	0x00f42400
 80114d0:	08017708 	.word	0x08017708
      }
      else
      {
        ret = HAL_ERROR;
 80114d4:	2301      	movs	r3, #1
 80114d6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80114da:	697b      	ldr	r3, [r7, #20]
 80114dc:	2201      	movs	r2, #1
 80114de:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80114e2:	697b      	ldr	r3, [r7, #20]
 80114e4:	2201      	movs	r2, #1
 80114e6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80114ea:	697b      	ldr	r3, [r7, #20]
 80114ec:	2200      	movs	r2, #0
 80114ee:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80114f0:	697b      	ldr	r3, [r7, #20]
 80114f2:	2200      	movs	r2, #0
 80114f4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80114f6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80114fa:	4618      	mov	r0, r3
 80114fc:	3730      	adds	r7, #48	@ 0x30
 80114fe:	46bd      	mov	sp, r7
 8011500:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08011504 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8011504:	b480      	push	{r7}
 8011506:	b083      	sub	sp, #12
 8011508:	af00      	add	r7, sp, #0
 801150a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 801150c:	687b      	ldr	r3, [r7, #4]
 801150e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011510:	f003 0308 	and.w	r3, r3, #8
 8011514:	2b00      	cmp	r3, #0
 8011516:	d00a      	beq.n	801152e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	681b      	ldr	r3, [r3, #0]
 801151c:	685b      	ldr	r3, [r3, #4]
 801151e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8011522:	687b      	ldr	r3, [r7, #4]
 8011524:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011526:	687b      	ldr	r3, [r7, #4]
 8011528:	681b      	ldr	r3, [r3, #0]
 801152a:	430a      	orrs	r2, r1
 801152c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 801152e:	687b      	ldr	r3, [r7, #4]
 8011530:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011532:	f003 0301 	and.w	r3, r3, #1
 8011536:	2b00      	cmp	r3, #0
 8011538:	d00a      	beq.n	8011550 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801153a:	687b      	ldr	r3, [r7, #4]
 801153c:	681b      	ldr	r3, [r3, #0]
 801153e:	685b      	ldr	r3, [r3, #4]
 8011540:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8011544:	687b      	ldr	r3, [r7, #4]
 8011546:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011548:	687b      	ldr	r3, [r7, #4]
 801154a:	681b      	ldr	r3, [r3, #0]
 801154c:	430a      	orrs	r2, r1
 801154e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8011550:	687b      	ldr	r3, [r7, #4]
 8011552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011554:	f003 0302 	and.w	r3, r3, #2
 8011558:	2b00      	cmp	r3, #0
 801155a:	d00a      	beq.n	8011572 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801155c:	687b      	ldr	r3, [r7, #4]
 801155e:	681b      	ldr	r3, [r3, #0]
 8011560:	685b      	ldr	r3, [r3, #4]
 8011562:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801156a:	687b      	ldr	r3, [r7, #4]
 801156c:	681b      	ldr	r3, [r3, #0]
 801156e:	430a      	orrs	r2, r1
 8011570:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8011572:	687b      	ldr	r3, [r7, #4]
 8011574:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011576:	f003 0304 	and.w	r3, r3, #4
 801157a:	2b00      	cmp	r3, #0
 801157c:	d00a      	beq.n	8011594 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801157e:	687b      	ldr	r3, [r7, #4]
 8011580:	681b      	ldr	r3, [r3, #0]
 8011582:	685b      	ldr	r3, [r3, #4]
 8011584:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8011588:	687b      	ldr	r3, [r7, #4]
 801158a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801158c:	687b      	ldr	r3, [r7, #4]
 801158e:	681b      	ldr	r3, [r3, #0]
 8011590:	430a      	orrs	r2, r1
 8011592:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011598:	f003 0310 	and.w	r3, r3, #16
 801159c:	2b00      	cmp	r3, #0
 801159e:	d00a      	beq.n	80115b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80115a0:	687b      	ldr	r3, [r7, #4]
 80115a2:	681b      	ldr	r3, [r3, #0]
 80115a4:	689b      	ldr	r3, [r3, #8]
 80115a6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80115aa:	687b      	ldr	r3, [r7, #4]
 80115ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80115ae:	687b      	ldr	r3, [r7, #4]
 80115b0:	681b      	ldr	r3, [r3, #0]
 80115b2:	430a      	orrs	r2, r1
 80115b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80115ba:	f003 0320 	and.w	r3, r3, #32
 80115be:	2b00      	cmp	r3, #0
 80115c0:	d00a      	beq.n	80115d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80115c2:	687b      	ldr	r3, [r7, #4]
 80115c4:	681b      	ldr	r3, [r3, #0]
 80115c6:	689b      	ldr	r3, [r3, #8]
 80115c8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80115d0:	687b      	ldr	r3, [r7, #4]
 80115d2:	681b      	ldr	r3, [r3, #0]
 80115d4:	430a      	orrs	r2, r1
 80115d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80115d8:	687b      	ldr	r3, [r7, #4]
 80115da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80115dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80115e0:	2b00      	cmp	r3, #0
 80115e2:	d01a      	beq.n	801161a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80115e4:	687b      	ldr	r3, [r7, #4]
 80115e6:	681b      	ldr	r3, [r3, #0]
 80115e8:	685b      	ldr	r3, [r3, #4]
 80115ea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80115ee:	687b      	ldr	r3, [r7, #4]
 80115f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80115f2:	687b      	ldr	r3, [r7, #4]
 80115f4:	681b      	ldr	r3, [r3, #0]
 80115f6:	430a      	orrs	r2, r1
 80115f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80115fa:	687b      	ldr	r3, [r7, #4]
 80115fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80115fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8011602:	d10a      	bne.n	801161a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8011604:	687b      	ldr	r3, [r7, #4]
 8011606:	681b      	ldr	r3, [r3, #0]
 8011608:	685b      	ldr	r3, [r3, #4]
 801160a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 801160e:	687b      	ldr	r3, [r7, #4]
 8011610:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8011612:	687b      	ldr	r3, [r7, #4]
 8011614:	681b      	ldr	r3, [r3, #0]
 8011616:	430a      	orrs	r2, r1
 8011618:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801161a:	687b      	ldr	r3, [r7, #4]
 801161c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801161e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011622:	2b00      	cmp	r3, #0
 8011624:	d00a      	beq.n	801163c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8011626:	687b      	ldr	r3, [r7, #4]
 8011628:	681b      	ldr	r3, [r3, #0]
 801162a:	685b      	ldr	r3, [r3, #4]
 801162c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8011630:	687b      	ldr	r3, [r7, #4]
 8011632:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8011634:	687b      	ldr	r3, [r7, #4]
 8011636:	681b      	ldr	r3, [r3, #0]
 8011638:	430a      	orrs	r2, r1
 801163a:	605a      	str	r2, [r3, #4]
  }
}
 801163c:	bf00      	nop
 801163e:	370c      	adds	r7, #12
 8011640:	46bd      	mov	sp, r7
 8011642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011646:	4770      	bx	lr

08011648 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8011648:	b580      	push	{r7, lr}
 801164a:	b098      	sub	sp, #96	@ 0x60
 801164c:	af02      	add	r7, sp, #8
 801164e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	2200      	movs	r2, #0
 8011654:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8011658:	f7f9 fab4 	bl	800abc4 <HAL_GetTick>
 801165c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801165e:	687b      	ldr	r3, [r7, #4]
 8011660:	681b      	ldr	r3, [r3, #0]
 8011662:	681b      	ldr	r3, [r3, #0]
 8011664:	f003 0308 	and.w	r3, r3, #8
 8011668:	2b08      	cmp	r3, #8
 801166a:	d12f      	bne.n	80116cc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801166c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8011670:	9300      	str	r3, [sp, #0]
 8011672:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011674:	2200      	movs	r2, #0
 8011676:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 801167a:	6878      	ldr	r0, [r7, #4]
 801167c:	f000 f88e 	bl	801179c <UART_WaitOnFlagUntilTimeout>
 8011680:	4603      	mov	r3, r0
 8011682:	2b00      	cmp	r3, #0
 8011684:	d022      	beq.n	80116cc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8011686:	687b      	ldr	r3, [r7, #4]
 8011688:	681b      	ldr	r3, [r3, #0]
 801168a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801168c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801168e:	e853 3f00 	ldrex	r3, [r3]
 8011692:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8011694:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011696:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801169a:	653b      	str	r3, [r7, #80]	@ 0x50
 801169c:	687b      	ldr	r3, [r7, #4]
 801169e:	681b      	ldr	r3, [r3, #0]
 80116a0:	461a      	mov	r2, r3
 80116a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80116a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80116a6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80116a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80116aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80116ac:	e841 2300 	strex	r3, r2, [r1]
 80116b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80116b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80116b4:	2b00      	cmp	r3, #0
 80116b6:	d1e6      	bne.n	8011686 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80116b8:	687b      	ldr	r3, [r7, #4]
 80116ba:	2220      	movs	r2, #32
 80116bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80116c0:	687b      	ldr	r3, [r7, #4]
 80116c2:	2200      	movs	r2, #0
 80116c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80116c8:	2303      	movs	r3, #3
 80116ca:	e063      	b.n	8011794 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80116cc:	687b      	ldr	r3, [r7, #4]
 80116ce:	681b      	ldr	r3, [r3, #0]
 80116d0:	681b      	ldr	r3, [r3, #0]
 80116d2:	f003 0304 	and.w	r3, r3, #4
 80116d6:	2b04      	cmp	r3, #4
 80116d8:	d149      	bne.n	801176e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80116da:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80116de:	9300      	str	r3, [sp, #0]
 80116e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80116e2:	2200      	movs	r2, #0
 80116e4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80116e8:	6878      	ldr	r0, [r7, #4]
 80116ea:	f000 f857 	bl	801179c <UART_WaitOnFlagUntilTimeout>
 80116ee:	4603      	mov	r3, r0
 80116f0:	2b00      	cmp	r3, #0
 80116f2:	d03c      	beq.n	801176e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80116f4:	687b      	ldr	r3, [r7, #4]
 80116f6:	681b      	ldr	r3, [r3, #0]
 80116f8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80116fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116fc:	e853 3f00 	ldrex	r3, [r3]
 8011700:	623b      	str	r3, [r7, #32]
   return(result);
 8011702:	6a3b      	ldr	r3, [r7, #32]
 8011704:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011708:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	681b      	ldr	r3, [r3, #0]
 801170e:	461a      	mov	r2, r3
 8011710:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011712:	633b      	str	r3, [r7, #48]	@ 0x30
 8011714:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011716:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011718:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801171a:	e841 2300 	strex	r3, r2, [r1]
 801171e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011722:	2b00      	cmp	r3, #0
 8011724:	d1e6      	bne.n	80116f4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011726:	687b      	ldr	r3, [r7, #4]
 8011728:	681b      	ldr	r3, [r3, #0]
 801172a:	3308      	adds	r3, #8
 801172c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801172e:	693b      	ldr	r3, [r7, #16]
 8011730:	e853 3f00 	ldrex	r3, [r3]
 8011734:	60fb      	str	r3, [r7, #12]
   return(result);
 8011736:	68fb      	ldr	r3, [r7, #12]
 8011738:	f023 0301 	bic.w	r3, r3, #1
 801173c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	681b      	ldr	r3, [r3, #0]
 8011742:	3308      	adds	r3, #8
 8011744:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011746:	61fa      	str	r2, [r7, #28]
 8011748:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801174a:	69b9      	ldr	r1, [r7, #24]
 801174c:	69fa      	ldr	r2, [r7, #28]
 801174e:	e841 2300 	strex	r3, r2, [r1]
 8011752:	617b      	str	r3, [r7, #20]
   return(result);
 8011754:	697b      	ldr	r3, [r7, #20]
 8011756:	2b00      	cmp	r3, #0
 8011758:	d1e5      	bne.n	8011726 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 801175a:	687b      	ldr	r3, [r7, #4]
 801175c:	2220      	movs	r2, #32
 801175e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	2200      	movs	r2, #0
 8011766:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801176a:	2303      	movs	r3, #3
 801176c:	e012      	b.n	8011794 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801176e:	687b      	ldr	r3, [r7, #4]
 8011770:	2220      	movs	r2, #32
 8011772:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8011776:	687b      	ldr	r3, [r7, #4]
 8011778:	2220      	movs	r2, #32
 801177a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	2200      	movs	r2, #0
 8011782:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	2200      	movs	r2, #0
 8011788:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 801178a:	687b      	ldr	r3, [r7, #4]
 801178c:	2200      	movs	r2, #0
 801178e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011792:	2300      	movs	r3, #0
}
 8011794:	4618      	mov	r0, r3
 8011796:	3758      	adds	r7, #88	@ 0x58
 8011798:	46bd      	mov	sp, r7
 801179a:	bd80      	pop	{r7, pc}

0801179c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 801179c:	b580      	push	{r7, lr}
 801179e:	b084      	sub	sp, #16
 80117a0:	af00      	add	r7, sp, #0
 80117a2:	60f8      	str	r0, [r7, #12]
 80117a4:	60b9      	str	r1, [r7, #8]
 80117a6:	603b      	str	r3, [r7, #0]
 80117a8:	4613      	mov	r3, r2
 80117aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80117ac:	e04f      	b.n	801184e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80117ae:	69bb      	ldr	r3, [r7, #24]
 80117b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80117b4:	d04b      	beq.n	801184e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80117b6:	f7f9 fa05 	bl	800abc4 <HAL_GetTick>
 80117ba:	4602      	mov	r2, r0
 80117bc:	683b      	ldr	r3, [r7, #0]
 80117be:	1ad3      	subs	r3, r2, r3
 80117c0:	69ba      	ldr	r2, [r7, #24]
 80117c2:	429a      	cmp	r2, r3
 80117c4:	d302      	bcc.n	80117cc <UART_WaitOnFlagUntilTimeout+0x30>
 80117c6:	69bb      	ldr	r3, [r7, #24]
 80117c8:	2b00      	cmp	r3, #0
 80117ca:	d101      	bne.n	80117d0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80117cc:	2303      	movs	r3, #3
 80117ce:	e04e      	b.n	801186e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80117d0:	68fb      	ldr	r3, [r7, #12]
 80117d2:	681b      	ldr	r3, [r3, #0]
 80117d4:	681b      	ldr	r3, [r3, #0]
 80117d6:	f003 0304 	and.w	r3, r3, #4
 80117da:	2b00      	cmp	r3, #0
 80117dc:	d037      	beq.n	801184e <UART_WaitOnFlagUntilTimeout+0xb2>
 80117de:	68bb      	ldr	r3, [r7, #8]
 80117e0:	2b80      	cmp	r3, #128	@ 0x80
 80117e2:	d034      	beq.n	801184e <UART_WaitOnFlagUntilTimeout+0xb2>
 80117e4:	68bb      	ldr	r3, [r7, #8]
 80117e6:	2b40      	cmp	r3, #64	@ 0x40
 80117e8:	d031      	beq.n	801184e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80117ea:	68fb      	ldr	r3, [r7, #12]
 80117ec:	681b      	ldr	r3, [r3, #0]
 80117ee:	69db      	ldr	r3, [r3, #28]
 80117f0:	f003 0308 	and.w	r3, r3, #8
 80117f4:	2b08      	cmp	r3, #8
 80117f6:	d110      	bne.n	801181a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80117f8:	68fb      	ldr	r3, [r7, #12]
 80117fa:	681b      	ldr	r3, [r3, #0]
 80117fc:	2208      	movs	r2, #8
 80117fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011800:	68f8      	ldr	r0, [r7, #12]
 8011802:	f000 f838 	bl	8011876 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8011806:	68fb      	ldr	r3, [r7, #12]
 8011808:	2208      	movs	r2, #8
 801180a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801180e:	68fb      	ldr	r3, [r7, #12]
 8011810:	2200      	movs	r2, #0
 8011812:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8011816:	2301      	movs	r3, #1
 8011818:	e029      	b.n	801186e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801181a:	68fb      	ldr	r3, [r7, #12]
 801181c:	681b      	ldr	r3, [r3, #0]
 801181e:	69db      	ldr	r3, [r3, #28]
 8011820:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8011824:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8011828:	d111      	bne.n	801184e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801182a:	68fb      	ldr	r3, [r7, #12]
 801182c:	681b      	ldr	r3, [r3, #0]
 801182e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8011832:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011834:	68f8      	ldr	r0, [r7, #12]
 8011836:	f000 f81e 	bl	8011876 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801183a:	68fb      	ldr	r3, [r7, #12]
 801183c:	2220      	movs	r2, #32
 801183e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011842:	68fb      	ldr	r3, [r7, #12]
 8011844:	2200      	movs	r2, #0
 8011846:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 801184a:	2303      	movs	r3, #3
 801184c:	e00f      	b.n	801186e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801184e:	68fb      	ldr	r3, [r7, #12]
 8011850:	681b      	ldr	r3, [r3, #0]
 8011852:	69da      	ldr	r2, [r3, #28]
 8011854:	68bb      	ldr	r3, [r7, #8]
 8011856:	4013      	ands	r3, r2
 8011858:	68ba      	ldr	r2, [r7, #8]
 801185a:	429a      	cmp	r2, r3
 801185c:	bf0c      	ite	eq
 801185e:	2301      	moveq	r3, #1
 8011860:	2300      	movne	r3, #0
 8011862:	b2db      	uxtb	r3, r3
 8011864:	461a      	mov	r2, r3
 8011866:	79fb      	ldrb	r3, [r7, #7]
 8011868:	429a      	cmp	r2, r3
 801186a:	d0a0      	beq.n	80117ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 801186c:	2300      	movs	r3, #0
}
 801186e:	4618      	mov	r0, r3
 8011870:	3710      	adds	r7, #16
 8011872:	46bd      	mov	sp, r7
 8011874:	bd80      	pop	{r7, pc}

08011876 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8011876:	b480      	push	{r7}
 8011878:	b095      	sub	sp, #84	@ 0x54
 801187a:	af00      	add	r7, sp, #0
 801187c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	681b      	ldr	r3, [r3, #0]
 8011882:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011884:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011886:	e853 3f00 	ldrex	r3, [r3]
 801188a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801188c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801188e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011892:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011894:	687b      	ldr	r3, [r7, #4]
 8011896:	681b      	ldr	r3, [r3, #0]
 8011898:	461a      	mov	r2, r3
 801189a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801189c:	643b      	str	r3, [r7, #64]	@ 0x40
 801189e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80118a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80118a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80118a4:	e841 2300 	strex	r3, r2, [r1]
 80118a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80118aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118ac:	2b00      	cmp	r3, #0
 80118ae:	d1e6      	bne.n	801187e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80118b0:	687b      	ldr	r3, [r7, #4]
 80118b2:	681b      	ldr	r3, [r3, #0]
 80118b4:	3308      	adds	r3, #8
 80118b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80118b8:	6a3b      	ldr	r3, [r7, #32]
 80118ba:	e853 3f00 	ldrex	r3, [r3]
 80118be:	61fb      	str	r3, [r7, #28]
   return(result);
 80118c0:	69fb      	ldr	r3, [r7, #28]
 80118c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80118c6:	f023 0301 	bic.w	r3, r3, #1
 80118ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80118cc:	687b      	ldr	r3, [r7, #4]
 80118ce:	681b      	ldr	r3, [r3, #0]
 80118d0:	3308      	adds	r3, #8
 80118d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80118d4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80118d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80118d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80118da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80118dc:	e841 2300 	strex	r3, r2, [r1]
 80118e0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80118e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80118e4:	2b00      	cmp	r3, #0
 80118e6:	d1e3      	bne.n	80118b0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80118e8:	687b      	ldr	r3, [r7, #4]
 80118ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80118ec:	2b01      	cmp	r3, #1
 80118ee:	d118      	bne.n	8011922 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	681b      	ldr	r3, [r3, #0]
 80118f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80118f6:	68fb      	ldr	r3, [r7, #12]
 80118f8:	e853 3f00 	ldrex	r3, [r3]
 80118fc:	60bb      	str	r3, [r7, #8]
   return(result);
 80118fe:	68bb      	ldr	r3, [r7, #8]
 8011900:	f023 0310 	bic.w	r3, r3, #16
 8011904:	647b      	str	r3, [r7, #68]	@ 0x44
 8011906:	687b      	ldr	r3, [r7, #4]
 8011908:	681b      	ldr	r3, [r3, #0]
 801190a:	461a      	mov	r2, r3
 801190c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801190e:	61bb      	str	r3, [r7, #24]
 8011910:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011912:	6979      	ldr	r1, [r7, #20]
 8011914:	69ba      	ldr	r2, [r7, #24]
 8011916:	e841 2300 	strex	r3, r2, [r1]
 801191a:	613b      	str	r3, [r7, #16]
   return(result);
 801191c:	693b      	ldr	r3, [r7, #16]
 801191e:	2b00      	cmp	r3, #0
 8011920:	d1e6      	bne.n	80118f0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011922:	687b      	ldr	r3, [r7, #4]
 8011924:	2220      	movs	r2, #32
 8011926:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	2200      	movs	r2, #0
 801192e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8011930:	687b      	ldr	r3, [r7, #4]
 8011932:	2200      	movs	r2, #0
 8011934:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8011936:	bf00      	nop
 8011938:	3754      	adds	r7, #84	@ 0x54
 801193a:	46bd      	mov	sp, r7
 801193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011940:	4770      	bx	lr

08011942 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8011942:	b480      	push	{r7}
 8011944:	b085      	sub	sp, #20
 8011946:	af00      	add	r7, sp, #0
 8011948:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801194a:	687b      	ldr	r3, [r7, #4]
 801194c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011950:	2b01      	cmp	r3, #1
 8011952:	d101      	bne.n	8011958 <HAL_UARTEx_DisableFifoMode+0x16>
 8011954:	2302      	movs	r3, #2
 8011956:	e027      	b.n	80119a8 <HAL_UARTEx_DisableFifoMode+0x66>
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	2201      	movs	r2, #1
 801195c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	2224      	movs	r2, #36	@ 0x24
 8011964:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011968:	687b      	ldr	r3, [r7, #4]
 801196a:	681b      	ldr	r3, [r3, #0]
 801196c:	681b      	ldr	r3, [r3, #0]
 801196e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011970:	687b      	ldr	r3, [r7, #4]
 8011972:	681b      	ldr	r3, [r3, #0]
 8011974:	681a      	ldr	r2, [r3, #0]
 8011976:	687b      	ldr	r3, [r7, #4]
 8011978:	681b      	ldr	r3, [r3, #0]
 801197a:	f022 0201 	bic.w	r2, r2, #1
 801197e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8011980:	68fb      	ldr	r3, [r7, #12]
 8011982:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8011986:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8011988:	687b      	ldr	r3, [r7, #4]
 801198a:	2200      	movs	r2, #0
 801198c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801198e:	687b      	ldr	r3, [r7, #4]
 8011990:	681b      	ldr	r3, [r3, #0]
 8011992:	68fa      	ldr	r2, [r7, #12]
 8011994:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011996:	687b      	ldr	r3, [r7, #4]
 8011998:	2220      	movs	r2, #32
 801199a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	2200      	movs	r2, #0
 80119a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80119a6:	2300      	movs	r3, #0
}
 80119a8:	4618      	mov	r0, r3
 80119aa:	3714      	adds	r7, #20
 80119ac:	46bd      	mov	sp, r7
 80119ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119b2:	4770      	bx	lr

080119b4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80119b4:	b580      	push	{r7, lr}
 80119b6:	b084      	sub	sp, #16
 80119b8:	af00      	add	r7, sp, #0
 80119ba:	6078      	str	r0, [r7, #4]
 80119bc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80119be:	687b      	ldr	r3, [r7, #4]
 80119c0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80119c4:	2b01      	cmp	r3, #1
 80119c6:	d101      	bne.n	80119cc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80119c8:	2302      	movs	r3, #2
 80119ca:	e02d      	b.n	8011a28 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80119cc:	687b      	ldr	r3, [r7, #4]
 80119ce:	2201      	movs	r2, #1
 80119d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80119d4:	687b      	ldr	r3, [r7, #4]
 80119d6:	2224      	movs	r2, #36	@ 0x24
 80119d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80119dc:	687b      	ldr	r3, [r7, #4]
 80119de:	681b      	ldr	r3, [r3, #0]
 80119e0:	681b      	ldr	r3, [r3, #0]
 80119e2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80119e4:	687b      	ldr	r3, [r7, #4]
 80119e6:	681b      	ldr	r3, [r3, #0]
 80119e8:	681a      	ldr	r2, [r3, #0]
 80119ea:	687b      	ldr	r3, [r7, #4]
 80119ec:	681b      	ldr	r3, [r3, #0]
 80119ee:	f022 0201 	bic.w	r2, r2, #1
 80119f2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80119f4:	687b      	ldr	r3, [r7, #4]
 80119f6:	681b      	ldr	r3, [r3, #0]
 80119f8:	689b      	ldr	r3, [r3, #8]
 80119fa:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	681b      	ldr	r3, [r3, #0]
 8011a02:	683a      	ldr	r2, [r7, #0]
 8011a04:	430a      	orrs	r2, r1
 8011a06:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011a08:	6878      	ldr	r0, [r7, #4]
 8011a0a:	f000 f84f 	bl	8011aac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011a0e:	687b      	ldr	r3, [r7, #4]
 8011a10:	681b      	ldr	r3, [r3, #0]
 8011a12:	68fa      	ldr	r2, [r7, #12]
 8011a14:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011a16:	687b      	ldr	r3, [r7, #4]
 8011a18:	2220      	movs	r2, #32
 8011a1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011a1e:	687b      	ldr	r3, [r7, #4]
 8011a20:	2200      	movs	r2, #0
 8011a22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011a26:	2300      	movs	r3, #0
}
 8011a28:	4618      	mov	r0, r3
 8011a2a:	3710      	adds	r7, #16
 8011a2c:	46bd      	mov	sp, r7
 8011a2e:	bd80      	pop	{r7, pc}

08011a30 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011a30:	b580      	push	{r7, lr}
 8011a32:	b084      	sub	sp, #16
 8011a34:	af00      	add	r7, sp, #0
 8011a36:	6078      	str	r0, [r7, #4]
 8011a38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011a3a:	687b      	ldr	r3, [r7, #4]
 8011a3c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011a40:	2b01      	cmp	r3, #1
 8011a42:	d101      	bne.n	8011a48 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8011a44:	2302      	movs	r3, #2
 8011a46:	e02d      	b.n	8011aa4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	2201      	movs	r2, #1
 8011a4c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011a50:	687b      	ldr	r3, [r7, #4]
 8011a52:	2224      	movs	r2, #36	@ 0x24
 8011a54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011a58:	687b      	ldr	r3, [r7, #4]
 8011a5a:	681b      	ldr	r3, [r3, #0]
 8011a5c:	681b      	ldr	r3, [r3, #0]
 8011a5e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011a60:	687b      	ldr	r3, [r7, #4]
 8011a62:	681b      	ldr	r3, [r3, #0]
 8011a64:	681a      	ldr	r2, [r3, #0]
 8011a66:	687b      	ldr	r3, [r7, #4]
 8011a68:	681b      	ldr	r3, [r3, #0]
 8011a6a:	f022 0201 	bic.w	r2, r2, #1
 8011a6e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	681b      	ldr	r3, [r3, #0]
 8011a74:	689b      	ldr	r3, [r3, #8]
 8011a76:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8011a7a:	687b      	ldr	r3, [r7, #4]
 8011a7c:	681b      	ldr	r3, [r3, #0]
 8011a7e:	683a      	ldr	r2, [r7, #0]
 8011a80:	430a      	orrs	r2, r1
 8011a82:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011a84:	6878      	ldr	r0, [r7, #4]
 8011a86:	f000 f811 	bl	8011aac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011a8a:	687b      	ldr	r3, [r7, #4]
 8011a8c:	681b      	ldr	r3, [r3, #0]
 8011a8e:	68fa      	ldr	r2, [r7, #12]
 8011a90:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	2220      	movs	r2, #32
 8011a96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011a9a:	687b      	ldr	r3, [r7, #4]
 8011a9c:	2200      	movs	r2, #0
 8011a9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011aa2:	2300      	movs	r3, #0
}
 8011aa4:	4618      	mov	r0, r3
 8011aa6:	3710      	adds	r7, #16
 8011aa8:	46bd      	mov	sp, r7
 8011aaa:	bd80      	pop	{r7, pc}

08011aac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011aac:	b480      	push	{r7}
 8011aae:	b085      	sub	sp, #20
 8011ab0:	af00      	add	r7, sp, #0
 8011ab2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011ab4:	687b      	ldr	r3, [r7, #4]
 8011ab6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011ab8:	2b00      	cmp	r3, #0
 8011aba:	d108      	bne.n	8011ace <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011abc:	687b      	ldr	r3, [r7, #4]
 8011abe:	2201      	movs	r2, #1
 8011ac0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8011ac4:	687b      	ldr	r3, [r7, #4]
 8011ac6:	2201      	movs	r2, #1
 8011ac8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011acc:	e031      	b.n	8011b32 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8011ace:	2308      	movs	r3, #8
 8011ad0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8011ad2:	2308      	movs	r3, #8
 8011ad4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8011ad6:	687b      	ldr	r3, [r7, #4]
 8011ad8:	681b      	ldr	r3, [r3, #0]
 8011ada:	689b      	ldr	r3, [r3, #8]
 8011adc:	0e5b      	lsrs	r3, r3, #25
 8011ade:	b2db      	uxtb	r3, r3
 8011ae0:	f003 0307 	and.w	r3, r3, #7
 8011ae4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8011ae6:	687b      	ldr	r3, [r7, #4]
 8011ae8:	681b      	ldr	r3, [r3, #0]
 8011aea:	689b      	ldr	r3, [r3, #8]
 8011aec:	0f5b      	lsrs	r3, r3, #29
 8011aee:	b2db      	uxtb	r3, r3
 8011af0:	f003 0307 	and.w	r3, r3, #7
 8011af4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011af6:	7bbb      	ldrb	r3, [r7, #14]
 8011af8:	7b3a      	ldrb	r2, [r7, #12]
 8011afa:	4911      	ldr	r1, [pc, #68]	@ (8011b40 <UARTEx_SetNbDataToProcess+0x94>)
 8011afc:	5c8a      	ldrb	r2, [r1, r2]
 8011afe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8011b02:	7b3a      	ldrb	r2, [r7, #12]
 8011b04:	490f      	ldr	r1, [pc, #60]	@ (8011b44 <UARTEx_SetNbDataToProcess+0x98>)
 8011b06:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011b08:	fb93 f3f2 	sdiv	r3, r3, r2
 8011b0c:	b29a      	uxth	r2, r3
 8011b0e:	687b      	ldr	r3, [r7, #4]
 8011b10:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011b14:	7bfb      	ldrb	r3, [r7, #15]
 8011b16:	7b7a      	ldrb	r2, [r7, #13]
 8011b18:	4909      	ldr	r1, [pc, #36]	@ (8011b40 <UARTEx_SetNbDataToProcess+0x94>)
 8011b1a:	5c8a      	ldrb	r2, [r1, r2]
 8011b1c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8011b20:	7b7a      	ldrb	r2, [r7, #13]
 8011b22:	4908      	ldr	r1, [pc, #32]	@ (8011b44 <UARTEx_SetNbDataToProcess+0x98>)
 8011b24:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011b26:	fb93 f3f2 	sdiv	r3, r3, r2
 8011b2a:	b29a      	uxth	r2, r3
 8011b2c:	687b      	ldr	r3, [r7, #4]
 8011b2e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8011b32:	bf00      	nop
 8011b34:	3714      	adds	r7, #20
 8011b36:	46bd      	mov	sp, r7
 8011b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b3c:	4770      	bx	lr
 8011b3e:	bf00      	nop
 8011b40:	08017720 	.word	0x08017720
 8011b44:	08017728 	.word	0x08017728

08011b48 <calloc>:
 8011b48:	4b02      	ldr	r3, [pc, #8]	@ (8011b54 <calloc+0xc>)
 8011b4a:	460a      	mov	r2, r1
 8011b4c:	4601      	mov	r1, r0
 8011b4e:	6818      	ldr	r0, [r3, #0]
 8011b50:	f000 b802 	b.w	8011b58 <_calloc_r>
 8011b54:	200001d0 	.word	0x200001d0

08011b58 <_calloc_r>:
 8011b58:	b570      	push	{r4, r5, r6, lr}
 8011b5a:	fba1 5402 	umull	r5, r4, r1, r2
 8011b5e:	b934      	cbnz	r4, 8011b6e <_calloc_r+0x16>
 8011b60:	4629      	mov	r1, r5
 8011b62:	f000 fb1b 	bl	801219c <_malloc_r>
 8011b66:	4606      	mov	r6, r0
 8011b68:	b928      	cbnz	r0, 8011b76 <_calloc_r+0x1e>
 8011b6a:	4630      	mov	r0, r6
 8011b6c:	bd70      	pop	{r4, r5, r6, pc}
 8011b6e:	220c      	movs	r2, #12
 8011b70:	6002      	str	r2, [r0, #0]
 8011b72:	2600      	movs	r6, #0
 8011b74:	e7f9      	b.n	8011b6a <_calloc_r+0x12>
 8011b76:	462a      	mov	r2, r5
 8011b78:	4621      	mov	r1, r4
 8011b7a:	f001 ff0d 	bl	8013998 <memset>
 8011b7e:	e7f4      	b.n	8011b6a <_calloc_r+0x12>

08011b80 <exit>:
 8011b80:	b508      	push	{r3, lr}
 8011b82:	4b06      	ldr	r3, [pc, #24]	@ (8011b9c <exit+0x1c>)
 8011b84:	4604      	mov	r4, r0
 8011b86:	b113      	cbz	r3, 8011b8e <exit+0xe>
 8011b88:	2100      	movs	r1, #0
 8011b8a:	f3af 8000 	nop.w
 8011b8e:	4b04      	ldr	r3, [pc, #16]	@ (8011ba0 <exit+0x20>)
 8011b90:	681b      	ldr	r3, [r3, #0]
 8011b92:	b103      	cbz	r3, 8011b96 <exit+0x16>
 8011b94:	4798      	blx	r3
 8011b96:	4620      	mov	r0, r4
 8011b98:	f7f8 fec6 	bl	800a928 <_exit>
 8011b9c:	00000000 	.word	0x00000000
 8011ba0:	2000286c 	.word	0x2000286c

08011ba4 <__cvt>:
 8011ba4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011ba8:	ec57 6b10 	vmov	r6, r7, d0
 8011bac:	2f00      	cmp	r7, #0
 8011bae:	460c      	mov	r4, r1
 8011bb0:	4619      	mov	r1, r3
 8011bb2:	463b      	mov	r3, r7
 8011bb4:	bfbb      	ittet	lt
 8011bb6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8011bba:	461f      	movlt	r7, r3
 8011bbc:	2300      	movge	r3, #0
 8011bbe:	232d      	movlt	r3, #45	@ 0x2d
 8011bc0:	700b      	strb	r3, [r1, #0]
 8011bc2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011bc4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8011bc8:	4691      	mov	r9, r2
 8011bca:	f023 0820 	bic.w	r8, r3, #32
 8011bce:	bfbc      	itt	lt
 8011bd0:	4632      	movlt	r2, r6
 8011bd2:	4616      	movlt	r6, r2
 8011bd4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011bd8:	d005      	beq.n	8011be6 <__cvt+0x42>
 8011bda:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8011bde:	d100      	bne.n	8011be2 <__cvt+0x3e>
 8011be0:	3401      	adds	r4, #1
 8011be2:	2102      	movs	r1, #2
 8011be4:	e000      	b.n	8011be8 <__cvt+0x44>
 8011be6:	2103      	movs	r1, #3
 8011be8:	ab03      	add	r3, sp, #12
 8011bea:	9301      	str	r3, [sp, #4]
 8011bec:	ab02      	add	r3, sp, #8
 8011bee:	9300      	str	r3, [sp, #0]
 8011bf0:	ec47 6b10 	vmov	d0, r6, r7
 8011bf4:	4653      	mov	r3, sl
 8011bf6:	4622      	mov	r2, r4
 8011bf8:	f001 ffd2 	bl	8013ba0 <_dtoa_r>
 8011bfc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8011c00:	4605      	mov	r5, r0
 8011c02:	d119      	bne.n	8011c38 <__cvt+0x94>
 8011c04:	f019 0f01 	tst.w	r9, #1
 8011c08:	d00e      	beq.n	8011c28 <__cvt+0x84>
 8011c0a:	eb00 0904 	add.w	r9, r0, r4
 8011c0e:	2200      	movs	r2, #0
 8011c10:	2300      	movs	r3, #0
 8011c12:	4630      	mov	r0, r6
 8011c14:	4639      	mov	r1, r7
 8011c16:	f7ee ff5f 	bl	8000ad8 <__aeabi_dcmpeq>
 8011c1a:	b108      	cbz	r0, 8011c20 <__cvt+0x7c>
 8011c1c:	f8cd 900c 	str.w	r9, [sp, #12]
 8011c20:	2230      	movs	r2, #48	@ 0x30
 8011c22:	9b03      	ldr	r3, [sp, #12]
 8011c24:	454b      	cmp	r3, r9
 8011c26:	d31e      	bcc.n	8011c66 <__cvt+0xc2>
 8011c28:	9b03      	ldr	r3, [sp, #12]
 8011c2a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011c2c:	1b5b      	subs	r3, r3, r5
 8011c2e:	4628      	mov	r0, r5
 8011c30:	6013      	str	r3, [r2, #0]
 8011c32:	b004      	add	sp, #16
 8011c34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011c38:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011c3c:	eb00 0904 	add.w	r9, r0, r4
 8011c40:	d1e5      	bne.n	8011c0e <__cvt+0x6a>
 8011c42:	7803      	ldrb	r3, [r0, #0]
 8011c44:	2b30      	cmp	r3, #48	@ 0x30
 8011c46:	d10a      	bne.n	8011c5e <__cvt+0xba>
 8011c48:	2200      	movs	r2, #0
 8011c4a:	2300      	movs	r3, #0
 8011c4c:	4630      	mov	r0, r6
 8011c4e:	4639      	mov	r1, r7
 8011c50:	f7ee ff42 	bl	8000ad8 <__aeabi_dcmpeq>
 8011c54:	b918      	cbnz	r0, 8011c5e <__cvt+0xba>
 8011c56:	f1c4 0401 	rsb	r4, r4, #1
 8011c5a:	f8ca 4000 	str.w	r4, [sl]
 8011c5e:	f8da 3000 	ldr.w	r3, [sl]
 8011c62:	4499      	add	r9, r3
 8011c64:	e7d3      	b.n	8011c0e <__cvt+0x6a>
 8011c66:	1c59      	adds	r1, r3, #1
 8011c68:	9103      	str	r1, [sp, #12]
 8011c6a:	701a      	strb	r2, [r3, #0]
 8011c6c:	e7d9      	b.n	8011c22 <__cvt+0x7e>

08011c6e <__exponent>:
 8011c6e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011c70:	2900      	cmp	r1, #0
 8011c72:	bfba      	itte	lt
 8011c74:	4249      	neglt	r1, r1
 8011c76:	232d      	movlt	r3, #45	@ 0x2d
 8011c78:	232b      	movge	r3, #43	@ 0x2b
 8011c7a:	2909      	cmp	r1, #9
 8011c7c:	7002      	strb	r2, [r0, #0]
 8011c7e:	7043      	strb	r3, [r0, #1]
 8011c80:	dd29      	ble.n	8011cd6 <__exponent+0x68>
 8011c82:	f10d 0307 	add.w	r3, sp, #7
 8011c86:	461d      	mov	r5, r3
 8011c88:	270a      	movs	r7, #10
 8011c8a:	461a      	mov	r2, r3
 8011c8c:	fbb1 f6f7 	udiv	r6, r1, r7
 8011c90:	fb07 1416 	mls	r4, r7, r6, r1
 8011c94:	3430      	adds	r4, #48	@ 0x30
 8011c96:	f802 4c01 	strb.w	r4, [r2, #-1]
 8011c9a:	460c      	mov	r4, r1
 8011c9c:	2c63      	cmp	r4, #99	@ 0x63
 8011c9e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8011ca2:	4631      	mov	r1, r6
 8011ca4:	dcf1      	bgt.n	8011c8a <__exponent+0x1c>
 8011ca6:	3130      	adds	r1, #48	@ 0x30
 8011ca8:	1e94      	subs	r4, r2, #2
 8011caa:	f803 1c01 	strb.w	r1, [r3, #-1]
 8011cae:	1c41      	adds	r1, r0, #1
 8011cb0:	4623      	mov	r3, r4
 8011cb2:	42ab      	cmp	r3, r5
 8011cb4:	d30a      	bcc.n	8011ccc <__exponent+0x5e>
 8011cb6:	f10d 0309 	add.w	r3, sp, #9
 8011cba:	1a9b      	subs	r3, r3, r2
 8011cbc:	42ac      	cmp	r4, r5
 8011cbe:	bf88      	it	hi
 8011cc0:	2300      	movhi	r3, #0
 8011cc2:	3302      	adds	r3, #2
 8011cc4:	4403      	add	r3, r0
 8011cc6:	1a18      	subs	r0, r3, r0
 8011cc8:	b003      	add	sp, #12
 8011cca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011ccc:	f813 6b01 	ldrb.w	r6, [r3], #1
 8011cd0:	f801 6f01 	strb.w	r6, [r1, #1]!
 8011cd4:	e7ed      	b.n	8011cb2 <__exponent+0x44>
 8011cd6:	2330      	movs	r3, #48	@ 0x30
 8011cd8:	3130      	adds	r1, #48	@ 0x30
 8011cda:	7083      	strb	r3, [r0, #2]
 8011cdc:	70c1      	strb	r1, [r0, #3]
 8011cde:	1d03      	adds	r3, r0, #4
 8011ce0:	e7f1      	b.n	8011cc6 <__exponent+0x58>
	...

08011ce4 <_printf_float>:
 8011ce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ce8:	b08d      	sub	sp, #52	@ 0x34
 8011cea:	460c      	mov	r4, r1
 8011cec:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8011cf0:	4616      	mov	r6, r2
 8011cf2:	461f      	mov	r7, r3
 8011cf4:	4605      	mov	r5, r0
 8011cf6:	f001 fea7 	bl	8013a48 <_localeconv_r>
 8011cfa:	6803      	ldr	r3, [r0, #0]
 8011cfc:	9304      	str	r3, [sp, #16]
 8011cfe:	4618      	mov	r0, r3
 8011d00:	f7ee fabe 	bl	8000280 <strlen>
 8011d04:	2300      	movs	r3, #0
 8011d06:	930a      	str	r3, [sp, #40]	@ 0x28
 8011d08:	f8d8 3000 	ldr.w	r3, [r8]
 8011d0c:	9005      	str	r0, [sp, #20]
 8011d0e:	3307      	adds	r3, #7
 8011d10:	f023 0307 	bic.w	r3, r3, #7
 8011d14:	f103 0208 	add.w	r2, r3, #8
 8011d18:	f894 a018 	ldrb.w	sl, [r4, #24]
 8011d1c:	f8d4 b000 	ldr.w	fp, [r4]
 8011d20:	f8c8 2000 	str.w	r2, [r8]
 8011d24:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011d28:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8011d2c:	9307      	str	r3, [sp, #28]
 8011d2e:	f8cd 8018 	str.w	r8, [sp, #24]
 8011d32:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8011d36:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011d3a:	4b9c      	ldr	r3, [pc, #624]	@ (8011fac <_printf_float+0x2c8>)
 8011d3c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011d40:	f7ee fefc 	bl	8000b3c <__aeabi_dcmpun>
 8011d44:	bb70      	cbnz	r0, 8011da4 <_printf_float+0xc0>
 8011d46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011d4a:	4b98      	ldr	r3, [pc, #608]	@ (8011fac <_printf_float+0x2c8>)
 8011d4c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011d50:	f7ee fed6 	bl	8000b00 <__aeabi_dcmple>
 8011d54:	bb30      	cbnz	r0, 8011da4 <_printf_float+0xc0>
 8011d56:	2200      	movs	r2, #0
 8011d58:	2300      	movs	r3, #0
 8011d5a:	4640      	mov	r0, r8
 8011d5c:	4649      	mov	r1, r9
 8011d5e:	f7ee fec5 	bl	8000aec <__aeabi_dcmplt>
 8011d62:	b110      	cbz	r0, 8011d6a <_printf_float+0x86>
 8011d64:	232d      	movs	r3, #45	@ 0x2d
 8011d66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011d6a:	4a91      	ldr	r2, [pc, #580]	@ (8011fb0 <_printf_float+0x2cc>)
 8011d6c:	4b91      	ldr	r3, [pc, #580]	@ (8011fb4 <_printf_float+0x2d0>)
 8011d6e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8011d72:	bf8c      	ite	hi
 8011d74:	4690      	movhi	r8, r2
 8011d76:	4698      	movls	r8, r3
 8011d78:	2303      	movs	r3, #3
 8011d7a:	6123      	str	r3, [r4, #16]
 8011d7c:	f02b 0304 	bic.w	r3, fp, #4
 8011d80:	6023      	str	r3, [r4, #0]
 8011d82:	f04f 0900 	mov.w	r9, #0
 8011d86:	9700      	str	r7, [sp, #0]
 8011d88:	4633      	mov	r3, r6
 8011d8a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8011d8c:	4621      	mov	r1, r4
 8011d8e:	4628      	mov	r0, r5
 8011d90:	f000 fa84 	bl	801229c <_printf_common>
 8011d94:	3001      	adds	r0, #1
 8011d96:	f040 808d 	bne.w	8011eb4 <_printf_float+0x1d0>
 8011d9a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011d9e:	b00d      	add	sp, #52	@ 0x34
 8011da0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011da4:	4642      	mov	r2, r8
 8011da6:	464b      	mov	r3, r9
 8011da8:	4640      	mov	r0, r8
 8011daa:	4649      	mov	r1, r9
 8011dac:	f7ee fec6 	bl	8000b3c <__aeabi_dcmpun>
 8011db0:	b140      	cbz	r0, 8011dc4 <_printf_float+0xe0>
 8011db2:	464b      	mov	r3, r9
 8011db4:	2b00      	cmp	r3, #0
 8011db6:	bfbc      	itt	lt
 8011db8:	232d      	movlt	r3, #45	@ 0x2d
 8011dba:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8011dbe:	4a7e      	ldr	r2, [pc, #504]	@ (8011fb8 <_printf_float+0x2d4>)
 8011dc0:	4b7e      	ldr	r3, [pc, #504]	@ (8011fbc <_printf_float+0x2d8>)
 8011dc2:	e7d4      	b.n	8011d6e <_printf_float+0x8a>
 8011dc4:	6863      	ldr	r3, [r4, #4]
 8011dc6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8011dca:	9206      	str	r2, [sp, #24]
 8011dcc:	1c5a      	adds	r2, r3, #1
 8011dce:	d13b      	bne.n	8011e48 <_printf_float+0x164>
 8011dd0:	2306      	movs	r3, #6
 8011dd2:	6063      	str	r3, [r4, #4]
 8011dd4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8011dd8:	2300      	movs	r3, #0
 8011dda:	6022      	str	r2, [r4, #0]
 8011ddc:	9303      	str	r3, [sp, #12]
 8011dde:	ab0a      	add	r3, sp, #40	@ 0x28
 8011de0:	e9cd a301 	strd	sl, r3, [sp, #4]
 8011de4:	ab09      	add	r3, sp, #36	@ 0x24
 8011de6:	9300      	str	r3, [sp, #0]
 8011de8:	6861      	ldr	r1, [r4, #4]
 8011dea:	ec49 8b10 	vmov	d0, r8, r9
 8011dee:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8011df2:	4628      	mov	r0, r5
 8011df4:	f7ff fed6 	bl	8011ba4 <__cvt>
 8011df8:	9b06      	ldr	r3, [sp, #24]
 8011dfa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011dfc:	2b47      	cmp	r3, #71	@ 0x47
 8011dfe:	4680      	mov	r8, r0
 8011e00:	d129      	bne.n	8011e56 <_printf_float+0x172>
 8011e02:	1cc8      	adds	r0, r1, #3
 8011e04:	db02      	blt.n	8011e0c <_printf_float+0x128>
 8011e06:	6863      	ldr	r3, [r4, #4]
 8011e08:	4299      	cmp	r1, r3
 8011e0a:	dd41      	ble.n	8011e90 <_printf_float+0x1ac>
 8011e0c:	f1aa 0a02 	sub.w	sl, sl, #2
 8011e10:	fa5f fa8a 	uxtb.w	sl, sl
 8011e14:	3901      	subs	r1, #1
 8011e16:	4652      	mov	r2, sl
 8011e18:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011e1c:	9109      	str	r1, [sp, #36]	@ 0x24
 8011e1e:	f7ff ff26 	bl	8011c6e <__exponent>
 8011e22:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011e24:	1813      	adds	r3, r2, r0
 8011e26:	2a01      	cmp	r2, #1
 8011e28:	4681      	mov	r9, r0
 8011e2a:	6123      	str	r3, [r4, #16]
 8011e2c:	dc02      	bgt.n	8011e34 <_printf_float+0x150>
 8011e2e:	6822      	ldr	r2, [r4, #0]
 8011e30:	07d2      	lsls	r2, r2, #31
 8011e32:	d501      	bpl.n	8011e38 <_printf_float+0x154>
 8011e34:	3301      	adds	r3, #1
 8011e36:	6123      	str	r3, [r4, #16]
 8011e38:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8011e3c:	2b00      	cmp	r3, #0
 8011e3e:	d0a2      	beq.n	8011d86 <_printf_float+0xa2>
 8011e40:	232d      	movs	r3, #45	@ 0x2d
 8011e42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011e46:	e79e      	b.n	8011d86 <_printf_float+0xa2>
 8011e48:	9a06      	ldr	r2, [sp, #24]
 8011e4a:	2a47      	cmp	r2, #71	@ 0x47
 8011e4c:	d1c2      	bne.n	8011dd4 <_printf_float+0xf0>
 8011e4e:	2b00      	cmp	r3, #0
 8011e50:	d1c0      	bne.n	8011dd4 <_printf_float+0xf0>
 8011e52:	2301      	movs	r3, #1
 8011e54:	e7bd      	b.n	8011dd2 <_printf_float+0xee>
 8011e56:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011e5a:	d9db      	bls.n	8011e14 <_printf_float+0x130>
 8011e5c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8011e60:	d118      	bne.n	8011e94 <_printf_float+0x1b0>
 8011e62:	2900      	cmp	r1, #0
 8011e64:	6863      	ldr	r3, [r4, #4]
 8011e66:	dd0b      	ble.n	8011e80 <_printf_float+0x19c>
 8011e68:	6121      	str	r1, [r4, #16]
 8011e6a:	b913      	cbnz	r3, 8011e72 <_printf_float+0x18e>
 8011e6c:	6822      	ldr	r2, [r4, #0]
 8011e6e:	07d0      	lsls	r0, r2, #31
 8011e70:	d502      	bpl.n	8011e78 <_printf_float+0x194>
 8011e72:	3301      	adds	r3, #1
 8011e74:	440b      	add	r3, r1
 8011e76:	6123      	str	r3, [r4, #16]
 8011e78:	65a1      	str	r1, [r4, #88]	@ 0x58
 8011e7a:	f04f 0900 	mov.w	r9, #0
 8011e7e:	e7db      	b.n	8011e38 <_printf_float+0x154>
 8011e80:	b913      	cbnz	r3, 8011e88 <_printf_float+0x1a4>
 8011e82:	6822      	ldr	r2, [r4, #0]
 8011e84:	07d2      	lsls	r2, r2, #31
 8011e86:	d501      	bpl.n	8011e8c <_printf_float+0x1a8>
 8011e88:	3302      	adds	r3, #2
 8011e8a:	e7f4      	b.n	8011e76 <_printf_float+0x192>
 8011e8c:	2301      	movs	r3, #1
 8011e8e:	e7f2      	b.n	8011e76 <_printf_float+0x192>
 8011e90:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8011e94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011e96:	4299      	cmp	r1, r3
 8011e98:	db05      	blt.n	8011ea6 <_printf_float+0x1c2>
 8011e9a:	6823      	ldr	r3, [r4, #0]
 8011e9c:	6121      	str	r1, [r4, #16]
 8011e9e:	07d8      	lsls	r0, r3, #31
 8011ea0:	d5ea      	bpl.n	8011e78 <_printf_float+0x194>
 8011ea2:	1c4b      	adds	r3, r1, #1
 8011ea4:	e7e7      	b.n	8011e76 <_printf_float+0x192>
 8011ea6:	2900      	cmp	r1, #0
 8011ea8:	bfd4      	ite	le
 8011eaa:	f1c1 0202 	rsble	r2, r1, #2
 8011eae:	2201      	movgt	r2, #1
 8011eb0:	4413      	add	r3, r2
 8011eb2:	e7e0      	b.n	8011e76 <_printf_float+0x192>
 8011eb4:	6823      	ldr	r3, [r4, #0]
 8011eb6:	055a      	lsls	r2, r3, #21
 8011eb8:	d407      	bmi.n	8011eca <_printf_float+0x1e6>
 8011eba:	6923      	ldr	r3, [r4, #16]
 8011ebc:	4642      	mov	r2, r8
 8011ebe:	4631      	mov	r1, r6
 8011ec0:	4628      	mov	r0, r5
 8011ec2:	47b8      	blx	r7
 8011ec4:	3001      	adds	r0, #1
 8011ec6:	d12b      	bne.n	8011f20 <_printf_float+0x23c>
 8011ec8:	e767      	b.n	8011d9a <_printf_float+0xb6>
 8011eca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011ece:	f240 80dd 	bls.w	801208c <_printf_float+0x3a8>
 8011ed2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011ed6:	2200      	movs	r2, #0
 8011ed8:	2300      	movs	r3, #0
 8011eda:	f7ee fdfd 	bl	8000ad8 <__aeabi_dcmpeq>
 8011ede:	2800      	cmp	r0, #0
 8011ee0:	d033      	beq.n	8011f4a <_printf_float+0x266>
 8011ee2:	4a37      	ldr	r2, [pc, #220]	@ (8011fc0 <_printf_float+0x2dc>)
 8011ee4:	2301      	movs	r3, #1
 8011ee6:	4631      	mov	r1, r6
 8011ee8:	4628      	mov	r0, r5
 8011eea:	47b8      	blx	r7
 8011eec:	3001      	adds	r0, #1
 8011eee:	f43f af54 	beq.w	8011d9a <_printf_float+0xb6>
 8011ef2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8011ef6:	4543      	cmp	r3, r8
 8011ef8:	db02      	blt.n	8011f00 <_printf_float+0x21c>
 8011efa:	6823      	ldr	r3, [r4, #0]
 8011efc:	07d8      	lsls	r0, r3, #31
 8011efe:	d50f      	bpl.n	8011f20 <_printf_float+0x23c>
 8011f00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011f04:	4631      	mov	r1, r6
 8011f06:	4628      	mov	r0, r5
 8011f08:	47b8      	blx	r7
 8011f0a:	3001      	adds	r0, #1
 8011f0c:	f43f af45 	beq.w	8011d9a <_printf_float+0xb6>
 8011f10:	f04f 0900 	mov.w	r9, #0
 8011f14:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8011f18:	f104 0a1a 	add.w	sl, r4, #26
 8011f1c:	45c8      	cmp	r8, r9
 8011f1e:	dc09      	bgt.n	8011f34 <_printf_float+0x250>
 8011f20:	6823      	ldr	r3, [r4, #0]
 8011f22:	079b      	lsls	r3, r3, #30
 8011f24:	f100 8103 	bmi.w	801212e <_printf_float+0x44a>
 8011f28:	68e0      	ldr	r0, [r4, #12]
 8011f2a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011f2c:	4298      	cmp	r0, r3
 8011f2e:	bfb8      	it	lt
 8011f30:	4618      	movlt	r0, r3
 8011f32:	e734      	b.n	8011d9e <_printf_float+0xba>
 8011f34:	2301      	movs	r3, #1
 8011f36:	4652      	mov	r2, sl
 8011f38:	4631      	mov	r1, r6
 8011f3a:	4628      	mov	r0, r5
 8011f3c:	47b8      	blx	r7
 8011f3e:	3001      	adds	r0, #1
 8011f40:	f43f af2b 	beq.w	8011d9a <_printf_float+0xb6>
 8011f44:	f109 0901 	add.w	r9, r9, #1
 8011f48:	e7e8      	b.n	8011f1c <_printf_float+0x238>
 8011f4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011f4c:	2b00      	cmp	r3, #0
 8011f4e:	dc39      	bgt.n	8011fc4 <_printf_float+0x2e0>
 8011f50:	4a1b      	ldr	r2, [pc, #108]	@ (8011fc0 <_printf_float+0x2dc>)
 8011f52:	2301      	movs	r3, #1
 8011f54:	4631      	mov	r1, r6
 8011f56:	4628      	mov	r0, r5
 8011f58:	47b8      	blx	r7
 8011f5a:	3001      	adds	r0, #1
 8011f5c:	f43f af1d 	beq.w	8011d9a <_printf_float+0xb6>
 8011f60:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8011f64:	ea59 0303 	orrs.w	r3, r9, r3
 8011f68:	d102      	bne.n	8011f70 <_printf_float+0x28c>
 8011f6a:	6823      	ldr	r3, [r4, #0]
 8011f6c:	07d9      	lsls	r1, r3, #31
 8011f6e:	d5d7      	bpl.n	8011f20 <_printf_float+0x23c>
 8011f70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011f74:	4631      	mov	r1, r6
 8011f76:	4628      	mov	r0, r5
 8011f78:	47b8      	blx	r7
 8011f7a:	3001      	adds	r0, #1
 8011f7c:	f43f af0d 	beq.w	8011d9a <_printf_float+0xb6>
 8011f80:	f04f 0a00 	mov.w	sl, #0
 8011f84:	f104 0b1a 	add.w	fp, r4, #26
 8011f88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011f8a:	425b      	negs	r3, r3
 8011f8c:	4553      	cmp	r3, sl
 8011f8e:	dc01      	bgt.n	8011f94 <_printf_float+0x2b0>
 8011f90:	464b      	mov	r3, r9
 8011f92:	e793      	b.n	8011ebc <_printf_float+0x1d8>
 8011f94:	2301      	movs	r3, #1
 8011f96:	465a      	mov	r2, fp
 8011f98:	4631      	mov	r1, r6
 8011f9a:	4628      	mov	r0, r5
 8011f9c:	47b8      	blx	r7
 8011f9e:	3001      	adds	r0, #1
 8011fa0:	f43f aefb 	beq.w	8011d9a <_printf_float+0xb6>
 8011fa4:	f10a 0a01 	add.w	sl, sl, #1
 8011fa8:	e7ee      	b.n	8011f88 <_printf_float+0x2a4>
 8011faa:	bf00      	nop
 8011fac:	7fefffff 	.word	0x7fefffff
 8011fb0:	08017734 	.word	0x08017734
 8011fb4:	08017730 	.word	0x08017730
 8011fb8:	0801773c 	.word	0x0801773c
 8011fbc:	08017738 	.word	0x08017738
 8011fc0:	08017740 	.word	0x08017740
 8011fc4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011fc6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011fca:	4553      	cmp	r3, sl
 8011fcc:	bfa8      	it	ge
 8011fce:	4653      	movge	r3, sl
 8011fd0:	2b00      	cmp	r3, #0
 8011fd2:	4699      	mov	r9, r3
 8011fd4:	dc36      	bgt.n	8012044 <_printf_float+0x360>
 8011fd6:	f04f 0b00 	mov.w	fp, #0
 8011fda:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011fde:	f104 021a 	add.w	r2, r4, #26
 8011fe2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011fe4:	9306      	str	r3, [sp, #24]
 8011fe6:	eba3 0309 	sub.w	r3, r3, r9
 8011fea:	455b      	cmp	r3, fp
 8011fec:	dc31      	bgt.n	8012052 <_printf_float+0x36e>
 8011fee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011ff0:	459a      	cmp	sl, r3
 8011ff2:	dc3a      	bgt.n	801206a <_printf_float+0x386>
 8011ff4:	6823      	ldr	r3, [r4, #0]
 8011ff6:	07da      	lsls	r2, r3, #31
 8011ff8:	d437      	bmi.n	801206a <_printf_float+0x386>
 8011ffa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011ffc:	ebaa 0903 	sub.w	r9, sl, r3
 8012000:	9b06      	ldr	r3, [sp, #24]
 8012002:	ebaa 0303 	sub.w	r3, sl, r3
 8012006:	4599      	cmp	r9, r3
 8012008:	bfa8      	it	ge
 801200a:	4699      	movge	r9, r3
 801200c:	f1b9 0f00 	cmp.w	r9, #0
 8012010:	dc33      	bgt.n	801207a <_printf_float+0x396>
 8012012:	f04f 0800 	mov.w	r8, #0
 8012016:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801201a:	f104 0b1a 	add.w	fp, r4, #26
 801201e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012020:	ebaa 0303 	sub.w	r3, sl, r3
 8012024:	eba3 0309 	sub.w	r3, r3, r9
 8012028:	4543      	cmp	r3, r8
 801202a:	f77f af79 	ble.w	8011f20 <_printf_float+0x23c>
 801202e:	2301      	movs	r3, #1
 8012030:	465a      	mov	r2, fp
 8012032:	4631      	mov	r1, r6
 8012034:	4628      	mov	r0, r5
 8012036:	47b8      	blx	r7
 8012038:	3001      	adds	r0, #1
 801203a:	f43f aeae 	beq.w	8011d9a <_printf_float+0xb6>
 801203e:	f108 0801 	add.w	r8, r8, #1
 8012042:	e7ec      	b.n	801201e <_printf_float+0x33a>
 8012044:	4642      	mov	r2, r8
 8012046:	4631      	mov	r1, r6
 8012048:	4628      	mov	r0, r5
 801204a:	47b8      	blx	r7
 801204c:	3001      	adds	r0, #1
 801204e:	d1c2      	bne.n	8011fd6 <_printf_float+0x2f2>
 8012050:	e6a3      	b.n	8011d9a <_printf_float+0xb6>
 8012052:	2301      	movs	r3, #1
 8012054:	4631      	mov	r1, r6
 8012056:	4628      	mov	r0, r5
 8012058:	9206      	str	r2, [sp, #24]
 801205a:	47b8      	blx	r7
 801205c:	3001      	adds	r0, #1
 801205e:	f43f ae9c 	beq.w	8011d9a <_printf_float+0xb6>
 8012062:	9a06      	ldr	r2, [sp, #24]
 8012064:	f10b 0b01 	add.w	fp, fp, #1
 8012068:	e7bb      	b.n	8011fe2 <_printf_float+0x2fe>
 801206a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801206e:	4631      	mov	r1, r6
 8012070:	4628      	mov	r0, r5
 8012072:	47b8      	blx	r7
 8012074:	3001      	adds	r0, #1
 8012076:	d1c0      	bne.n	8011ffa <_printf_float+0x316>
 8012078:	e68f      	b.n	8011d9a <_printf_float+0xb6>
 801207a:	9a06      	ldr	r2, [sp, #24]
 801207c:	464b      	mov	r3, r9
 801207e:	4442      	add	r2, r8
 8012080:	4631      	mov	r1, r6
 8012082:	4628      	mov	r0, r5
 8012084:	47b8      	blx	r7
 8012086:	3001      	adds	r0, #1
 8012088:	d1c3      	bne.n	8012012 <_printf_float+0x32e>
 801208a:	e686      	b.n	8011d9a <_printf_float+0xb6>
 801208c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012090:	f1ba 0f01 	cmp.w	sl, #1
 8012094:	dc01      	bgt.n	801209a <_printf_float+0x3b6>
 8012096:	07db      	lsls	r3, r3, #31
 8012098:	d536      	bpl.n	8012108 <_printf_float+0x424>
 801209a:	2301      	movs	r3, #1
 801209c:	4642      	mov	r2, r8
 801209e:	4631      	mov	r1, r6
 80120a0:	4628      	mov	r0, r5
 80120a2:	47b8      	blx	r7
 80120a4:	3001      	adds	r0, #1
 80120a6:	f43f ae78 	beq.w	8011d9a <_printf_float+0xb6>
 80120aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80120ae:	4631      	mov	r1, r6
 80120b0:	4628      	mov	r0, r5
 80120b2:	47b8      	blx	r7
 80120b4:	3001      	adds	r0, #1
 80120b6:	f43f ae70 	beq.w	8011d9a <_printf_float+0xb6>
 80120ba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80120be:	2200      	movs	r2, #0
 80120c0:	2300      	movs	r3, #0
 80120c2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80120c6:	f7ee fd07 	bl	8000ad8 <__aeabi_dcmpeq>
 80120ca:	b9c0      	cbnz	r0, 80120fe <_printf_float+0x41a>
 80120cc:	4653      	mov	r3, sl
 80120ce:	f108 0201 	add.w	r2, r8, #1
 80120d2:	4631      	mov	r1, r6
 80120d4:	4628      	mov	r0, r5
 80120d6:	47b8      	blx	r7
 80120d8:	3001      	adds	r0, #1
 80120da:	d10c      	bne.n	80120f6 <_printf_float+0x412>
 80120dc:	e65d      	b.n	8011d9a <_printf_float+0xb6>
 80120de:	2301      	movs	r3, #1
 80120e0:	465a      	mov	r2, fp
 80120e2:	4631      	mov	r1, r6
 80120e4:	4628      	mov	r0, r5
 80120e6:	47b8      	blx	r7
 80120e8:	3001      	adds	r0, #1
 80120ea:	f43f ae56 	beq.w	8011d9a <_printf_float+0xb6>
 80120ee:	f108 0801 	add.w	r8, r8, #1
 80120f2:	45d0      	cmp	r8, sl
 80120f4:	dbf3      	blt.n	80120de <_printf_float+0x3fa>
 80120f6:	464b      	mov	r3, r9
 80120f8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80120fc:	e6df      	b.n	8011ebe <_printf_float+0x1da>
 80120fe:	f04f 0800 	mov.w	r8, #0
 8012102:	f104 0b1a 	add.w	fp, r4, #26
 8012106:	e7f4      	b.n	80120f2 <_printf_float+0x40e>
 8012108:	2301      	movs	r3, #1
 801210a:	4642      	mov	r2, r8
 801210c:	e7e1      	b.n	80120d2 <_printf_float+0x3ee>
 801210e:	2301      	movs	r3, #1
 8012110:	464a      	mov	r2, r9
 8012112:	4631      	mov	r1, r6
 8012114:	4628      	mov	r0, r5
 8012116:	47b8      	blx	r7
 8012118:	3001      	adds	r0, #1
 801211a:	f43f ae3e 	beq.w	8011d9a <_printf_float+0xb6>
 801211e:	f108 0801 	add.w	r8, r8, #1
 8012122:	68e3      	ldr	r3, [r4, #12]
 8012124:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012126:	1a5b      	subs	r3, r3, r1
 8012128:	4543      	cmp	r3, r8
 801212a:	dcf0      	bgt.n	801210e <_printf_float+0x42a>
 801212c:	e6fc      	b.n	8011f28 <_printf_float+0x244>
 801212e:	f04f 0800 	mov.w	r8, #0
 8012132:	f104 0919 	add.w	r9, r4, #25
 8012136:	e7f4      	b.n	8012122 <_printf_float+0x43e>

08012138 <malloc>:
 8012138:	4b02      	ldr	r3, [pc, #8]	@ (8012144 <malloc+0xc>)
 801213a:	4601      	mov	r1, r0
 801213c:	6818      	ldr	r0, [r3, #0]
 801213e:	f000 b82d 	b.w	801219c <_malloc_r>
 8012142:	bf00      	nop
 8012144:	200001d0 	.word	0x200001d0

08012148 <free>:
 8012148:	4b02      	ldr	r3, [pc, #8]	@ (8012154 <free+0xc>)
 801214a:	4601      	mov	r1, r0
 801214c:	6818      	ldr	r0, [r3, #0]
 801214e:	f002 baf7 	b.w	8014740 <_free_r>
 8012152:	bf00      	nop
 8012154:	200001d0 	.word	0x200001d0

08012158 <sbrk_aligned>:
 8012158:	b570      	push	{r4, r5, r6, lr}
 801215a:	4e0f      	ldr	r6, [pc, #60]	@ (8012198 <sbrk_aligned+0x40>)
 801215c:	460c      	mov	r4, r1
 801215e:	6831      	ldr	r1, [r6, #0]
 8012160:	4605      	mov	r5, r0
 8012162:	b911      	cbnz	r1, 801216a <sbrk_aligned+0x12>
 8012164:	f001 fc32 	bl	80139cc <_sbrk_r>
 8012168:	6030      	str	r0, [r6, #0]
 801216a:	4621      	mov	r1, r4
 801216c:	4628      	mov	r0, r5
 801216e:	f001 fc2d 	bl	80139cc <_sbrk_r>
 8012172:	1c43      	adds	r3, r0, #1
 8012174:	d103      	bne.n	801217e <sbrk_aligned+0x26>
 8012176:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 801217a:	4620      	mov	r0, r4
 801217c:	bd70      	pop	{r4, r5, r6, pc}
 801217e:	1cc4      	adds	r4, r0, #3
 8012180:	f024 0403 	bic.w	r4, r4, #3
 8012184:	42a0      	cmp	r0, r4
 8012186:	d0f8      	beq.n	801217a <sbrk_aligned+0x22>
 8012188:	1a21      	subs	r1, r4, r0
 801218a:	4628      	mov	r0, r5
 801218c:	f001 fc1e 	bl	80139cc <_sbrk_r>
 8012190:	3001      	adds	r0, #1
 8012192:	d1f2      	bne.n	801217a <sbrk_aligned+0x22>
 8012194:	e7ef      	b.n	8012176 <sbrk_aligned+0x1e>
 8012196:	bf00      	nop
 8012198:	2000272c 	.word	0x2000272c

0801219c <_malloc_r>:
 801219c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80121a0:	1ccd      	adds	r5, r1, #3
 80121a2:	f025 0503 	bic.w	r5, r5, #3
 80121a6:	3508      	adds	r5, #8
 80121a8:	2d0c      	cmp	r5, #12
 80121aa:	bf38      	it	cc
 80121ac:	250c      	movcc	r5, #12
 80121ae:	2d00      	cmp	r5, #0
 80121b0:	4606      	mov	r6, r0
 80121b2:	db01      	blt.n	80121b8 <_malloc_r+0x1c>
 80121b4:	42a9      	cmp	r1, r5
 80121b6:	d904      	bls.n	80121c2 <_malloc_r+0x26>
 80121b8:	230c      	movs	r3, #12
 80121ba:	6033      	str	r3, [r6, #0]
 80121bc:	2000      	movs	r0, #0
 80121be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80121c2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012298 <_malloc_r+0xfc>
 80121c6:	f000 fc03 	bl	80129d0 <__malloc_lock>
 80121ca:	f8d8 3000 	ldr.w	r3, [r8]
 80121ce:	461c      	mov	r4, r3
 80121d0:	bb44      	cbnz	r4, 8012224 <_malloc_r+0x88>
 80121d2:	4629      	mov	r1, r5
 80121d4:	4630      	mov	r0, r6
 80121d6:	f7ff ffbf 	bl	8012158 <sbrk_aligned>
 80121da:	1c43      	adds	r3, r0, #1
 80121dc:	4604      	mov	r4, r0
 80121de:	d158      	bne.n	8012292 <_malloc_r+0xf6>
 80121e0:	f8d8 4000 	ldr.w	r4, [r8]
 80121e4:	4627      	mov	r7, r4
 80121e6:	2f00      	cmp	r7, #0
 80121e8:	d143      	bne.n	8012272 <_malloc_r+0xd6>
 80121ea:	2c00      	cmp	r4, #0
 80121ec:	d04b      	beq.n	8012286 <_malloc_r+0xea>
 80121ee:	6823      	ldr	r3, [r4, #0]
 80121f0:	4639      	mov	r1, r7
 80121f2:	4630      	mov	r0, r6
 80121f4:	eb04 0903 	add.w	r9, r4, r3
 80121f8:	f001 fbe8 	bl	80139cc <_sbrk_r>
 80121fc:	4581      	cmp	r9, r0
 80121fe:	d142      	bne.n	8012286 <_malloc_r+0xea>
 8012200:	6821      	ldr	r1, [r4, #0]
 8012202:	1a6d      	subs	r5, r5, r1
 8012204:	4629      	mov	r1, r5
 8012206:	4630      	mov	r0, r6
 8012208:	f7ff ffa6 	bl	8012158 <sbrk_aligned>
 801220c:	3001      	adds	r0, #1
 801220e:	d03a      	beq.n	8012286 <_malloc_r+0xea>
 8012210:	6823      	ldr	r3, [r4, #0]
 8012212:	442b      	add	r3, r5
 8012214:	6023      	str	r3, [r4, #0]
 8012216:	f8d8 3000 	ldr.w	r3, [r8]
 801221a:	685a      	ldr	r2, [r3, #4]
 801221c:	bb62      	cbnz	r2, 8012278 <_malloc_r+0xdc>
 801221e:	f8c8 7000 	str.w	r7, [r8]
 8012222:	e00f      	b.n	8012244 <_malloc_r+0xa8>
 8012224:	6822      	ldr	r2, [r4, #0]
 8012226:	1b52      	subs	r2, r2, r5
 8012228:	d420      	bmi.n	801226c <_malloc_r+0xd0>
 801222a:	2a0b      	cmp	r2, #11
 801222c:	d917      	bls.n	801225e <_malloc_r+0xc2>
 801222e:	1961      	adds	r1, r4, r5
 8012230:	42a3      	cmp	r3, r4
 8012232:	6025      	str	r5, [r4, #0]
 8012234:	bf18      	it	ne
 8012236:	6059      	strne	r1, [r3, #4]
 8012238:	6863      	ldr	r3, [r4, #4]
 801223a:	bf08      	it	eq
 801223c:	f8c8 1000 	streq.w	r1, [r8]
 8012240:	5162      	str	r2, [r4, r5]
 8012242:	604b      	str	r3, [r1, #4]
 8012244:	4630      	mov	r0, r6
 8012246:	f000 fbc9 	bl	80129dc <__malloc_unlock>
 801224a:	f104 000b 	add.w	r0, r4, #11
 801224e:	1d23      	adds	r3, r4, #4
 8012250:	f020 0007 	bic.w	r0, r0, #7
 8012254:	1ac2      	subs	r2, r0, r3
 8012256:	bf1c      	itt	ne
 8012258:	1a1b      	subne	r3, r3, r0
 801225a:	50a3      	strne	r3, [r4, r2]
 801225c:	e7af      	b.n	80121be <_malloc_r+0x22>
 801225e:	6862      	ldr	r2, [r4, #4]
 8012260:	42a3      	cmp	r3, r4
 8012262:	bf0c      	ite	eq
 8012264:	f8c8 2000 	streq.w	r2, [r8]
 8012268:	605a      	strne	r2, [r3, #4]
 801226a:	e7eb      	b.n	8012244 <_malloc_r+0xa8>
 801226c:	4623      	mov	r3, r4
 801226e:	6864      	ldr	r4, [r4, #4]
 8012270:	e7ae      	b.n	80121d0 <_malloc_r+0x34>
 8012272:	463c      	mov	r4, r7
 8012274:	687f      	ldr	r7, [r7, #4]
 8012276:	e7b6      	b.n	80121e6 <_malloc_r+0x4a>
 8012278:	461a      	mov	r2, r3
 801227a:	685b      	ldr	r3, [r3, #4]
 801227c:	42a3      	cmp	r3, r4
 801227e:	d1fb      	bne.n	8012278 <_malloc_r+0xdc>
 8012280:	2300      	movs	r3, #0
 8012282:	6053      	str	r3, [r2, #4]
 8012284:	e7de      	b.n	8012244 <_malloc_r+0xa8>
 8012286:	230c      	movs	r3, #12
 8012288:	6033      	str	r3, [r6, #0]
 801228a:	4630      	mov	r0, r6
 801228c:	f000 fba6 	bl	80129dc <__malloc_unlock>
 8012290:	e794      	b.n	80121bc <_malloc_r+0x20>
 8012292:	6005      	str	r5, [r0, #0]
 8012294:	e7d6      	b.n	8012244 <_malloc_r+0xa8>
 8012296:	bf00      	nop
 8012298:	20002730 	.word	0x20002730

0801229c <_printf_common>:
 801229c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80122a0:	4616      	mov	r6, r2
 80122a2:	4698      	mov	r8, r3
 80122a4:	688a      	ldr	r2, [r1, #8]
 80122a6:	690b      	ldr	r3, [r1, #16]
 80122a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80122ac:	4293      	cmp	r3, r2
 80122ae:	bfb8      	it	lt
 80122b0:	4613      	movlt	r3, r2
 80122b2:	6033      	str	r3, [r6, #0]
 80122b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80122b8:	4607      	mov	r7, r0
 80122ba:	460c      	mov	r4, r1
 80122bc:	b10a      	cbz	r2, 80122c2 <_printf_common+0x26>
 80122be:	3301      	adds	r3, #1
 80122c0:	6033      	str	r3, [r6, #0]
 80122c2:	6823      	ldr	r3, [r4, #0]
 80122c4:	0699      	lsls	r1, r3, #26
 80122c6:	bf42      	ittt	mi
 80122c8:	6833      	ldrmi	r3, [r6, #0]
 80122ca:	3302      	addmi	r3, #2
 80122cc:	6033      	strmi	r3, [r6, #0]
 80122ce:	6825      	ldr	r5, [r4, #0]
 80122d0:	f015 0506 	ands.w	r5, r5, #6
 80122d4:	d106      	bne.n	80122e4 <_printf_common+0x48>
 80122d6:	f104 0a19 	add.w	sl, r4, #25
 80122da:	68e3      	ldr	r3, [r4, #12]
 80122dc:	6832      	ldr	r2, [r6, #0]
 80122de:	1a9b      	subs	r3, r3, r2
 80122e0:	42ab      	cmp	r3, r5
 80122e2:	dc26      	bgt.n	8012332 <_printf_common+0x96>
 80122e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80122e8:	6822      	ldr	r2, [r4, #0]
 80122ea:	3b00      	subs	r3, #0
 80122ec:	bf18      	it	ne
 80122ee:	2301      	movne	r3, #1
 80122f0:	0692      	lsls	r2, r2, #26
 80122f2:	d42b      	bmi.n	801234c <_printf_common+0xb0>
 80122f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80122f8:	4641      	mov	r1, r8
 80122fa:	4638      	mov	r0, r7
 80122fc:	47c8      	blx	r9
 80122fe:	3001      	adds	r0, #1
 8012300:	d01e      	beq.n	8012340 <_printf_common+0xa4>
 8012302:	6823      	ldr	r3, [r4, #0]
 8012304:	6922      	ldr	r2, [r4, #16]
 8012306:	f003 0306 	and.w	r3, r3, #6
 801230a:	2b04      	cmp	r3, #4
 801230c:	bf02      	ittt	eq
 801230e:	68e5      	ldreq	r5, [r4, #12]
 8012310:	6833      	ldreq	r3, [r6, #0]
 8012312:	1aed      	subeq	r5, r5, r3
 8012314:	68a3      	ldr	r3, [r4, #8]
 8012316:	bf0c      	ite	eq
 8012318:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801231c:	2500      	movne	r5, #0
 801231e:	4293      	cmp	r3, r2
 8012320:	bfc4      	itt	gt
 8012322:	1a9b      	subgt	r3, r3, r2
 8012324:	18ed      	addgt	r5, r5, r3
 8012326:	2600      	movs	r6, #0
 8012328:	341a      	adds	r4, #26
 801232a:	42b5      	cmp	r5, r6
 801232c:	d11a      	bne.n	8012364 <_printf_common+0xc8>
 801232e:	2000      	movs	r0, #0
 8012330:	e008      	b.n	8012344 <_printf_common+0xa8>
 8012332:	2301      	movs	r3, #1
 8012334:	4652      	mov	r2, sl
 8012336:	4641      	mov	r1, r8
 8012338:	4638      	mov	r0, r7
 801233a:	47c8      	blx	r9
 801233c:	3001      	adds	r0, #1
 801233e:	d103      	bne.n	8012348 <_printf_common+0xac>
 8012340:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8012344:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012348:	3501      	adds	r5, #1
 801234a:	e7c6      	b.n	80122da <_printf_common+0x3e>
 801234c:	18e1      	adds	r1, r4, r3
 801234e:	1c5a      	adds	r2, r3, #1
 8012350:	2030      	movs	r0, #48	@ 0x30
 8012352:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012356:	4422      	add	r2, r4
 8012358:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801235c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012360:	3302      	adds	r3, #2
 8012362:	e7c7      	b.n	80122f4 <_printf_common+0x58>
 8012364:	2301      	movs	r3, #1
 8012366:	4622      	mov	r2, r4
 8012368:	4641      	mov	r1, r8
 801236a:	4638      	mov	r0, r7
 801236c:	47c8      	blx	r9
 801236e:	3001      	adds	r0, #1
 8012370:	d0e6      	beq.n	8012340 <_printf_common+0xa4>
 8012372:	3601      	adds	r6, #1
 8012374:	e7d9      	b.n	801232a <_printf_common+0x8e>
	...

08012378 <_printf_i>:
 8012378:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801237c:	7e0f      	ldrb	r7, [r1, #24]
 801237e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012380:	2f78      	cmp	r7, #120	@ 0x78
 8012382:	4691      	mov	r9, r2
 8012384:	4680      	mov	r8, r0
 8012386:	460c      	mov	r4, r1
 8012388:	469a      	mov	sl, r3
 801238a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801238e:	d807      	bhi.n	80123a0 <_printf_i+0x28>
 8012390:	2f62      	cmp	r7, #98	@ 0x62
 8012392:	d80a      	bhi.n	80123aa <_printf_i+0x32>
 8012394:	2f00      	cmp	r7, #0
 8012396:	f000 80d1 	beq.w	801253c <_printf_i+0x1c4>
 801239a:	2f58      	cmp	r7, #88	@ 0x58
 801239c:	f000 80b8 	beq.w	8012510 <_printf_i+0x198>
 80123a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80123a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80123a8:	e03a      	b.n	8012420 <_printf_i+0xa8>
 80123aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80123ae:	2b15      	cmp	r3, #21
 80123b0:	d8f6      	bhi.n	80123a0 <_printf_i+0x28>
 80123b2:	a101      	add	r1, pc, #4	@ (adr r1, 80123b8 <_printf_i+0x40>)
 80123b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80123b8:	08012411 	.word	0x08012411
 80123bc:	08012425 	.word	0x08012425
 80123c0:	080123a1 	.word	0x080123a1
 80123c4:	080123a1 	.word	0x080123a1
 80123c8:	080123a1 	.word	0x080123a1
 80123cc:	080123a1 	.word	0x080123a1
 80123d0:	08012425 	.word	0x08012425
 80123d4:	080123a1 	.word	0x080123a1
 80123d8:	080123a1 	.word	0x080123a1
 80123dc:	080123a1 	.word	0x080123a1
 80123e0:	080123a1 	.word	0x080123a1
 80123e4:	08012523 	.word	0x08012523
 80123e8:	0801244f 	.word	0x0801244f
 80123ec:	080124dd 	.word	0x080124dd
 80123f0:	080123a1 	.word	0x080123a1
 80123f4:	080123a1 	.word	0x080123a1
 80123f8:	08012545 	.word	0x08012545
 80123fc:	080123a1 	.word	0x080123a1
 8012400:	0801244f 	.word	0x0801244f
 8012404:	080123a1 	.word	0x080123a1
 8012408:	080123a1 	.word	0x080123a1
 801240c:	080124e5 	.word	0x080124e5
 8012410:	6833      	ldr	r3, [r6, #0]
 8012412:	1d1a      	adds	r2, r3, #4
 8012414:	681b      	ldr	r3, [r3, #0]
 8012416:	6032      	str	r2, [r6, #0]
 8012418:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801241c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012420:	2301      	movs	r3, #1
 8012422:	e09c      	b.n	801255e <_printf_i+0x1e6>
 8012424:	6833      	ldr	r3, [r6, #0]
 8012426:	6820      	ldr	r0, [r4, #0]
 8012428:	1d19      	adds	r1, r3, #4
 801242a:	6031      	str	r1, [r6, #0]
 801242c:	0606      	lsls	r6, r0, #24
 801242e:	d501      	bpl.n	8012434 <_printf_i+0xbc>
 8012430:	681d      	ldr	r5, [r3, #0]
 8012432:	e003      	b.n	801243c <_printf_i+0xc4>
 8012434:	0645      	lsls	r5, r0, #25
 8012436:	d5fb      	bpl.n	8012430 <_printf_i+0xb8>
 8012438:	f9b3 5000 	ldrsh.w	r5, [r3]
 801243c:	2d00      	cmp	r5, #0
 801243e:	da03      	bge.n	8012448 <_printf_i+0xd0>
 8012440:	232d      	movs	r3, #45	@ 0x2d
 8012442:	426d      	negs	r5, r5
 8012444:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012448:	4858      	ldr	r0, [pc, #352]	@ (80125ac <_printf_i+0x234>)
 801244a:	230a      	movs	r3, #10
 801244c:	e011      	b.n	8012472 <_printf_i+0xfa>
 801244e:	6821      	ldr	r1, [r4, #0]
 8012450:	6833      	ldr	r3, [r6, #0]
 8012452:	0608      	lsls	r0, r1, #24
 8012454:	f853 5b04 	ldr.w	r5, [r3], #4
 8012458:	d402      	bmi.n	8012460 <_printf_i+0xe8>
 801245a:	0649      	lsls	r1, r1, #25
 801245c:	bf48      	it	mi
 801245e:	b2ad      	uxthmi	r5, r5
 8012460:	2f6f      	cmp	r7, #111	@ 0x6f
 8012462:	4852      	ldr	r0, [pc, #328]	@ (80125ac <_printf_i+0x234>)
 8012464:	6033      	str	r3, [r6, #0]
 8012466:	bf14      	ite	ne
 8012468:	230a      	movne	r3, #10
 801246a:	2308      	moveq	r3, #8
 801246c:	2100      	movs	r1, #0
 801246e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012472:	6866      	ldr	r6, [r4, #4]
 8012474:	60a6      	str	r6, [r4, #8]
 8012476:	2e00      	cmp	r6, #0
 8012478:	db05      	blt.n	8012486 <_printf_i+0x10e>
 801247a:	6821      	ldr	r1, [r4, #0]
 801247c:	432e      	orrs	r6, r5
 801247e:	f021 0104 	bic.w	r1, r1, #4
 8012482:	6021      	str	r1, [r4, #0]
 8012484:	d04b      	beq.n	801251e <_printf_i+0x1a6>
 8012486:	4616      	mov	r6, r2
 8012488:	fbb5 f1f3 	udiv	r1, r5, r3
 801248c:	fb03 5711 	mls	r7, r3, r1, r5
 8012490:	5dc7      	ldrb	r7, [r0, r7]
 8012492:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012496:	462f      	mov	r7, r5
 8012498:	42bb      	cmp	r3, r7
 801249a:	460d      	mov	r5, r1
 801249c:	d9f4      	bls.n	8012488 <_printf_i+0x110>
 801249e:	2b08      	cmp	r3, #8
 80124a0:	d10b      	bne.n	80124ba <_printf_i+0x142>
 80124a2:	6823      	ldr	r3, [r4, #0]
 80124a4:	07df      	lsls	r7, r3, #31
 80124a6:	d508      	bpl.n	80124ba <_printf_i+0x142>
 80124a8:	6923      	ldr	r3, [r4, #16]
 80124aa:	6861      	ldr	r1, [r4, #4]
 80124ac:	4299      	cmp	r1, r3
 80124ae:	bfde      	ittt	le
 80124b0:	2330      	movle	r3, #48	@ 0x30
 80124b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80124b6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80124ba:	1b92      	subs	r2, r2, r6
 80124bc:	6122      	str	r2, [r4, #16]
 80124be:	f8cd a000 	str.w	sl, [sp]
 80124c2:	464b      	mov	r3, r9
 80124c4:	aa03      	add	r2, sp, #12
 80124c6:	4621      	mov	r1, r4
 80124c8:	4640      	mov	r0, r8
 80124ca:	f7ff fee7 	bl	801229c <_printf_common>
 80124ce:	3001      	adds	r0, #1
 80124d0:	d14a      	bne.n	8012568 <_printf_i+0x1f0>
 80124d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80124d6:	b004      	add	sp, #16
 80124d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80124dc:	6823      	ldr	r3, [r4, #0]
 80124de:	f043 0320 	orr.w	r3, r3, #32
 80124e2:	6023      	str	r3, [r4, #0]
 80124e4:	4832      	ldr	r0, [pc, #200]	@ (80125b0 <_printf_i+0x238>)
 80124e6:	2778      	movs	r7, #120	@ 0x78
 80124e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80124ec:	6823      	ldr	r3, [r4, #0]
 80124ee:	6831      	ldr	r1, [r6, #0]
 80124f0:	061f      	lsls	r7, r3, #24
 80124f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80124f6:	d402      	bmi.n	80124fe <_printf_i+0x186>
 80124f8:	065f      	lsls	r7, r3, #25
 80124fa:	bf48      	it	mi
 80124fc:	b2ad      	uxthmi	r5, r5
 80124fe:	6031      	str	r1, [r6, #0]
 8012500:	07d9      	lsls	r1, r3, #31
 8012502:	bf44      	itt	mi
 8012504:	f043 0320 	orrmi.w	r3, r3, #32
 8012508:	6023      	strmi	r3, [r4, #0]
 801250a:	b11d      	cbz	r5, 8012514 <_printf_i+0x19c>
 801250c:	2310      	movs	r3, #16
 801250e:	e7ad      	b.n	801246c <_printf_i+0xf4>
 8012510:	4826      	ldr	r0, [pc, #152]	@ (80125ac <_printf_i+0x234>)
 8012512:	e7e9      	b.n	80124e8 <_printf_i+0x170>
 8012514:	6823      	ldr	r3, [r4, #0]
 8012516:	f023 0320 	bic.w	r3, r3, #32
 801251a:	6023      	str	r3, [r4, #0]
 801251c:	e7f6      	b.n	801250c <_printf_i+0x194>
 801251e:	4616      	mov	r6, r2
 8012520:	e7bd      	b.n	801249e <_printf_i+0x126>
 8012522:	6833      	ldr	r3, [r6, #0]
 8012524:	6825      	ldr	r5, [r4, #0]
 8012526:	6961      	ldr	r1, [r4, #20]
 8012528:	1d18      	adds	r0, r3, #4
 801252a:	6030      	str	r0, [r6, #0]
 801252c:	062e      	lsls	r6, r5, #24
 801252e:	681b      	ldr	r3, [r3, #0]
 8012530:	d501      	bpl.n	8012536 <_printf_i+0x1be>
 8012532:	6019      	str	r1, [r3, #0]
 8012534:	e002      	b.n	801253c <_printf_i+0x1c4>
 8012536:	0668      	lsls	r0, r5, #25
 8012538:	d5fb      	bpl.n	8012532 <_printf_i+0x1ba>
 801253a:	8019      	strh	r1, [r3, #0]
 801253c:	2300      	movs	r3, #0
 801253e:	6123      	str	r3, [r4, #16]
 8012540:	4616      	mov	r6, r2
 8012542:	e7bc      	b.n	80124be <_printf_i+0x146>
 8012544:	6833      	ldr	r3, [r6, #0]
 8012546:	1d1a      	adds	r2, r3, #4
 8012548:	6032      	str	r2, [r6, #0]
 801254a:	681e      	ldr	r6, [r3, #0]
 801254c:	6862      	ldr	r2, [r4, #4]
 801254e:	2100      	movs	r1, #0
 8012550:	4630      	mov	r0, r6
 8012552:	f7ed fe45 	bl	80001e0 <memchr>
 8012556:	b108      	cbz	r0, 801255c <_printf_i+0x1e4>
 8012558:	1b80      	subs	r0, r0, r6
 801255a:	6060      	str	r0, [r4, #4]
 801255c:	6863      	ldr	r3, [r4, #4]
 801255e:	6123      	str	r3, [r4, #16]
 8012560:	2300      	movs	r3, #0
 8012562:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012566:	e7aa      	b.n	80124be <_printf_i+0x146>
 8012568:	6923      	ldr	r3, [r4, #16]
 801256a:	4632      	mov	r2, r6
 801256c:	4649      	mov	r1, r9
 801256e:	4640      	mov	r0, r8
 8012570:	47d0      	blx	sl
 8012572:	3001      	adds	r0, #1
 8012574:	d0ad      	beq.n	80124d2 <_printf_i+0x15a>
 8012576:	6823      	ldr	r3, [r4, #0]
 8012578:	079b      	lsls	r3, r3, #30
 801257a:	d413      	bmi.n	80125a4 <_printf_i+0x22c>
 801257c:	68e0      	ldr	r0, [r4, #12]
 801257e:	9b03      	ldr	r3, [sp, #12]
 8012580:	4298      	cmp	r0, r3
 8012582:	bfb8      	it	lt
 8012584:	4618      	movlt	r0, r3
 8012586:	e7a6      	b.n	80124d6 <_printf_i+0x15e>
 8012588:	2301      	movs	r3, #1
 801258a:	4632      	mov	r2, r6
 801258c:	4649      	mov	r1, r9
 801258e:	4640      	mov	r0, r8
 8012590:	47d0      	blx	sl
 8012592:	3001      	adds	r0, #1
 8012594:	d09d      	beq.n	80124d2 <_printf_i+0x15a>
 8012596:	3501      	adds	r5, #1
 8012598:	68e3      	ldr	r3, [r4, #12]
 801259a:	9903      	ldr	r1, [sp, #12]
 801259c:	1a5b      	subs	r3, r3, r1
 801259e:	42ab      	cmp	r3, r5
 80125a0:	dcf2      	bgt.n	8012588 <_printf_i+0x210>
 80125a2:	e7eb      	b.n	801257c <_printf_i+0x204>
 80125a4:	2500      	movs	r5, #0
 80125a6:	f104 0619 	add.w	r6, r4, #25
 80125aa:	e7f5      	b.n	8012598 <_printf_i+0x220>
 80125ac:	08017742 	.word	0x08017742
 80125b0:	08017753 	.word	0x08017753

080125b4 <_scanf_float>:
 80125b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125b8:	b087      	sub	sp, #28
 80125ba:	4691      	mov	r9, r2
 80125bc:	9303      	str	r3, [sp, #12]
 80125be:	688b      	ldr	r3, [r1, #8]
 80125c0:	1e5a      	subs	r2, r3, #1
 80125c2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80125c6:	bf81      	itttt	hi
 80125c8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80125cc:	eb03 0b05 	addhi.w	fp, r3, r5
 80125d0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80125d4:	608b      	strhi	r3, [r1, #8]
 80125d6:	680b      	ldr	r3, [r1, #0]
 80125d8:	460a      	mov	r2, r1
 80125da:	f04f 0500 	mov.w	r5, #0
 80125de:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80125e2:	f842 3b1c 	str.w	r3, [r2], #28
 80125e6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80125ea:	4680      	mov	r8, r0
 80125ec:	460c      	mov	r4, r1
 80125ee:	bf98      	it	ls
 80125f0:	f04f 0b00 	movls.w	fp, #0
 80125f4:	9201      	str	r2, [sp, #4]
 80125f6:	4616      	mov	r6, r2
 80125f8:	46aa      	mov	sl, r5
 80125fa:	462f      	mov	r7, r5
 80125fc:	9502      	str	r5, [sp, #8]
 80125fe:	68a2      	ldr	r2, [r4, #8]
 8012600:	b15a      	cbz	r2, 801261a <_scanf_float+0x66>
 8012602:	f8d9 3000 	ldr.w	r3, [r9]
 8012606:	781b      	ldrb	r3, [r3, #0]
 8012608:	2b4e      	cmp	r3, #78	@ 0x4e
 801260a:	d863      	bhi.n	80126d4 <_scanf_float+0x120>
 801260c:	2b40      	cmp	r3, #64	@ 0x40
 801260e:	d83b      	bhi.n	8012688 <_scanf_float+0xd4>
 8012610:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8012614:	b2c8      	uxtb	r0, r1
 8012616:	280e      	cmp	r0, #14
 8012618:	d939      	bls.n	801268e <_scanf_float+0xda>
 801261a:	b11f      	cbz	r7, 8012624 <_scanf_float+0x70>
 801261c:	6823      	ldr	r3, [r4, #0]
 801261e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012622:	6023      	str	r3, [r4, #0]
 8012624:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8012628:	f1ba 0f01 	cmp.w	sl, #1
 801262c:	f200 8114 	bhi.w	8012858 <_scanf_float+0x2a4>
 8012630:	9b01      	ldr	r3, [sp, #4]
 8012632:	429e      	cmp	r6, r3
 8012634:	f200 8105 	bhi.w	8012842 <_scanf_float+0x28e>
 8012638:	2001      	movs	r0, #1
 801263a:	b007      	add	sp, #28
 801263c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012640:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8012644:	2a0d      	cmp	r2, #13
 8012646:	d8e8      	bhi.n	801261a <_scanf_float+0x66>
 8012648:	a101      	add	r1, pc, #4	@ (adr r1, 8012650 <_scanf_float+0x9c>)
 801264a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801264e:	bf00      	nop
 8012650:	08012799 	.word	0x08012799
 8012654:	0801261b 	.word	0x0801261b
 8012658:	0801261b 	.word	0x0801261b
 801265c:	0801261b 	.word	0x0801261b
 8012660:	080127f5 	.word	0x080127f5
 8012664:	080127cf 	.word	0x080127cf
 8012668:	0801261b 	.word	0x0801261b
 801266c:	0801261b 	.word	0x0801261b
 8012670:	080127a7 	.word	0x080127a7
 8012674:	0801261b 	.word	0x0801261b
 8012678:	0801261b 	.word	0x0801261b
 801267c:	0801261b 	.word	0x0801261b
 8012680:	0801261b 	.word	0x0801261b
 8012684:	08012763 	.word	0x08012763
 8012688:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801268c:	e7da      	b.n	8012644 <_scanf_float+0x90>
 801268e:	290e      	cmp	r1, #14
 8012690:	d8c3      	bhi.n	801261a <_scanf_float+0x66>
 8012692:	a001      	add	r0, pc, #4	@ (adr r0, 8012698 <_scanf_float+0xe4>)
 8012694:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8012698:	08012753 	.word	0x08012753
 801269c:	0801261b 	.word	0x0801261b
 80126a0:	08012753 	.word	0x08012753
 80126a4:	080127e3 	.word	0x080127e3
 80126a8:	0801261b 	.word	0x0801261b
 80126ac:	080126f5 	.word	0x080126f5
 80126b0:	08012739 	.word	0x08012739
 80126b4:	08012739 	.word	0x08012739
 80126b8:	08012739 	.word	0x08012739
 80126bc:	08012739 	.word	0x08012739
 80126c0:	08012739 	.word	0x08012739
 80126c4:	08012739 	.word	0x08012739
 80126c8:	08012739 	.word	0x08012739
 80126cc:	08012739 	.word	0x08012739
 80126d0:	08012739 	.word	0x08012739
 80126d4:	2b6e      	cmp	r3, #110	@ 0x6e
 80126d6:	d809      	bhi.n	80126ec <_scanf_float+0x138>
 80126d8:	2b60      	cmp	r3, #96	@ 0x60
 80126da:	d8b1      	bhi.n	8012640 <_scanf_float+0x8c>
 80126dc:	2b54      	cmp	r3, #84	@ 0x54
 80126de:	d07b      	beq.n	80127d8 <_scanf_float+0x224>
 80126e0:	2b59      	cmp	r3, #89	@ 0x59
 80126e2:	d19a      	bne.n	801261a <_scanf_float+0x66>
 80126e4:	2d07      	cmp	r5, #7
 80126e6:	d198      	bne.n	801261a <_scanf_float+0x66>
 80126e8:	2508      	movs	r5, #8
 80126ea:	e02f      	b.n	801274c <_scanf_float+0x198>
 80126ec:	2b74      	cmp	r3, #116	@ 0x74
 80126ee:	d073      	beq.n	80127d8 <_scanf_float+0x224>
 80126f0:	2b79      	cmp	r3, #121	@ 0x79
 80126f2:	e7f6      	b.n	80126e2 <_scanf_float+0x12e>
 80126f4:	6821      	ldr	r1, [r4, #0]
 80126f6:	05c8      	lsls	r0, r1, #23
 80126f8:	d51e      	bpl.n	8012738 <_scanf_float+0x184>
 80126fa:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80126fe:	6021      	str	r1, [r4, #0]
 8012700:	3701      	adds	r7, #1
 8012702:	f1bb 0f00 	cmp.w	fp, #0
 8012706:	d003      	beq.n	8012710 <_scanf_float+0x15c>
 8012708:	3201      	adds	r2, #1
 801270a:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 801270e:	60a2      	str	r2, [r4, #8]
 8012710:	68a3      	ldr	r3, [r4, #8]
 8012712:	3b01      	subs	r3, #1
 8012714:	60a3      	str	r3, [r4, #8]
 8012716:	6923      	ldr	r3, [r4, #16]
 8012718:	3301      	adds	r3, #1
 801271a:	6123      	str	r3, [r4, #16]
 801271c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8012720:	3b01      	subs	r3, #1
 8012722:	2b00      	cmp	r3, #0
 8012724:	f8c9 3004 	str.w	r3, [r9, #4]
 8012728:	f340 8082 	ble.w	8012830 <_scanf_float+0x27c>
 801272c:	f8d9 3000 	ldr.w	r3, [r9]
 8012730:	3301      	adds	r3, #1
 8012732:	f8c9 3000 	str.w	r3, [r9]
 8012736:	e762      	b.n	80125fe <_scanf_float+0x4a>
 8012738:	eb1a 0105 	adds.w	r1, sl, r5
 801273c:	f47f af6d 	bne.w	801261a <_scanf_float+0x66>
 8012740:	6822      	ldr	r2, [r4, #0]
 8012742:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8012746:	6022      	str	r2, [r4, #0]
 8012748:	460d      	mov	r5, r1
 801274a:	468a      	mov	sl, r1
 801274c:	f806 3b01 	strb.w	r3, [r6], #1
 8012750:	e7de      	b.n	8012710 <_scanf_float+0x15c>
 8012752:	6822      	ldr	r2, [r4, #0]
 8012754:	0610      	lsls	r0, r2, #24
 8012756:	f57f af60 	bpl.w	801261a <_scanf_float+0x66>
 801275a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801275e:	6022      	str	r2, [r4, #0]
 8012760:	e7f4      	b.n	801274c <_scanf_float+0x198>
 8012762:	f1ba 0f00 	cmp.w	sl, #0
 8012766:	d10c      	bne.n	8012782 <_scanf_float+0x1ce>
 8012768:	b977      	cbnz	r7, 8012788 <_scanf_float+0x1d4>
 801276a:	6822      	ldr	r2, [r4, #0]
 801276c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8012770:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8012774:	d108      	bne.n	8012788 <_scanf_float+0x1d4>
 8012776:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801277a:	6022      	str	r2, [r4, #0]
 801277c:	f04f 0a01 	mov.w	sl, #1
 8012780:	e7e4      	b.n	801274c <_scanf_float+0x198>
 8012782:	f1ba 0f02 	cmp.w	sl, #2
 8012786:	d050      	beq.n	801282a <_scanf_float+0x276>
 8012788:	2d01      	cmp	r5, #1
 801278a:	d002      	beq.n	8012792 <_scanf_float+0x1de>
 801278c:	2d04      	cmp	r5, #4
 801278e:	f47f af44 	bne.w	801261a <_scanf_float+0x66>
 8012792:	3501      	adds	r5, #1
 8012794:	b2ed      	uxtb	r5, r5
 8012796:	e7d9      	b.n	801274c <_scanf_float+0x198>
 8012798:	f1ba 0f01 	cmp.w	sl, #1
 801279c:	f47f af3d 	bne.w	801261a <_scanf_float+0x66>
 80127a0:	f04f 0a02 	mov.w	sl, #2
 80127a4:	e7d2      	b.n	801274c <_scanf_float+0x198>
 80127a6:	b975      	cbnz	r5, 80127c6 <_scanf_float+0x212>
 80127a8:	2f00      	cmp	r7, #0
 80127aa:	f47f af37 	bne.w	801261c <_scanf_float+0x68>
 80127ae:	6822      	ldr	r2, [r4, #0]
 80127b0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80127b4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80127b8:	f040 8103 	bne.w	80129c2 <_scanf_float+0x40e>
 80127bc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80127c0:	6022      	str	r2, [r4, #0]
 80127c2:	2501      	movs	r5, #1
 80127c4:	e7c2      	b.n	801274c <_scanf_float+0x198>
 80127c6:	2d03      	cmp	r5, #3
 80127c8:	d0e3      	beq.n	8012792 <_scanf_float+0x1de>
 80127ca:	2d05      	cmp	r5, #5
 80127cc:	e7df      	b.n	801278e <_scanf_float+0x1da>
 80127ce:	2d02      	cmp	r5, #2
 80127d0:	f47f af23 	bne.w	801261a <_scanf_float+0x66>
 80127d4:	2503      	movs	r5, #3
 80127d6:	e7b9      	b.n	801274c <_scanf_float+0x198>
 80127d8:	2d06      	cmp	r5, #6
 80127da:	f47f af1e 	bne.w	801261a <_scanf_float+0x66>
 80127de:	2507      	movs	r5, #7
 80127e0:	e7b4      	b.n	801274c <_scanf_float+0x198>
 80127e2:	6822      	ldr	r2, [r4, #0]
 80127e4:	0591      	lsls	r1, r2, #22
 80127e6:	f57f af18 	bpl.w	801261a <_scanf_float+0x66>
 80127ea:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80127ee:	6022      	str	r2, [r4, #0]
 80127f0:	9702      	str	r7, [sp, #8]
 80127f2:	e7ab      	b.n	801274c <_scanf_float+0x198>
 80127f4:	6822      	ldr	r2, [r4, #0]
 80127f6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80127fa:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80127fe:	d005      	beq.n	801280c <_scanf_float+0x258>
 8012800:	0550      	lsls	r0, r2, #21
 8012802:	f57f af0a 	bpl.w	801261a <_scanf_float+0x66>
 8012806:	2f00      	cmp	r7, #0
 8012808:	f000 80db 	beq.w	80129c2 <_scanf_float+0x40e>
 801280c:	0591      	lsls	r1, r2, #22
 801280e:	bf58      	it	pl
 8012810:	9902      	ldrpl	r1, [sp, #8]
 8012812:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8012816:	bf58      	it	pl
 8012818:	1a79      	subpl	r1, r7, r1
 801281a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 801281e:	bf58      	it	pl
 8012820:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8012824:	6022      	str	r2, [r4, #0]
 8012826:	2700      	movs	r7, #0
 8012828:	e790      	b.n	801274c <_scanf_float+0x198>
 801282a:	f04f 0a03 	mov.w	sl, #3
 801282e:	e78d      	b.n	801274c <_scanf_float+0x198>
 8012830:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8012834:	4649      	mov	r1, r9
 8012836:	4640      	mov	r0, r8
 8012838:	4798      	blx	r3
 801283a:	2800      	cmp	r0, #0
 801283c:	f43f aedf 	beq.w	80125fe <_scanf_float+0x4a>
 8012840:	e6eb      	b.n	801261a <_scanf_float+0x66>
 8012842:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012846:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801284a:	464a      	mov	r2, r9
 801284c:	4640      	mov	r0, r8
 801284e:	4798      	blx	r3
 8012850:	6923      	ldr	r3, [r4, #16]
 8012852:	3b01      	subs	r3, #1
 8012854:	6123      	str	r3, [r4, #16]
 8012856:	e6eb      	b.n	8012630 <_scanf_float+0x7c>
 8012858:	1e6b      	subs	r3, r5, #1
 801285a:	2b06      	cmp	r3, #6
 801285c:	d824      	bhi.n	80128a8 <_scanf_float+0x2f4>
 801285e:	2d02      	cmp	r5, #2
 8012860:	d836      	bhi.n	80128d0 <_scanf_float+0x31c>
 8012862:	9b01      	ldr	r3, [sp, #4]
 8012864:	429e      	cmp	r6, r3
 8012866:	f67f aee7 	bls.w	8012638 <_scanf_float+0x84>
 801286a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801286e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012872:	464a      	mov	r2, r9
 8012874:	4640      	mov	r0, r8
 8012876:	4798      	blx	r3
 8012878:	6923      	ldr	r3, [r4, #16]
 801287a:	3b01      	subs	r3, #1
 801287c:	6123      	str	r3, [r4, #16]
 801287e:	e7f0      	b.n	8012862 <_scanf_float+0x2ae>
 8012880:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012884:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8012888:	464a      	mov	r2, r9
 801288a:	4640      	mov	r0, r8
 801288c:	4798      	blx	r3
 801288e:	6923      	ldr	r3, [r4, #16]
 8012890:	3b01      	subs	r3, #1
 8012892:	6123      	str	r3, [r4, #16]
 8012894:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8012898:	fa5f fa8a 	uxtb.w	sl, sl
 801289c:	f1ba 0f02 	cmp.w	sl, #2
 80128a0:	d1ee      	bne.n	8012880 <_scanf_float+0x2cc>
 80128a2:	3d03      	subs	r5, #3
 80128a4:	b2ed      	uxtb	r5, r5
 80128a6:	1b76      	subs	r6, r6, r5
 80128a8:	6823      	ldr	r3, [r4, #0]
 80128aa:	05da      	lsls	r2, r3, #23
 80128ac:	d530      	bpl.n	8012910 <_scanf_float+0x35c>
 80128ae:	055b      	lsls	r3, r3, #21
 80128b0:	d511      	bpl.n	80128d6 <_scanf_float+0x322>
 80128b2:	9b01      	ldr	r3, [sp, #4]
 80128b4:	429e      	cmp	r6, r3
 80128b6:	f67f aebf 	bls.w	8012638 <_scanf_float+0x84>
 80128ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80128be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80128c2:	464a      	mov	r2, r9
 80128c4:	4640      	mov	r0, r8
 80128c6:	4798      	blx	r3
 80128c8:	6923      	ldr	r3, [r4, #16]
 80128ca:	3b01      	subs	r3, #1
 80128cc:	6123      	str	r3, [r4, #16]
 80128ce:	e7f0      	b.n	80128b2 <_scanf_float+0x2fe>
 80128d0:	46aa      	mov	sl, r5
 80128d2:	46b3      	mov	fp, r6
 80128d4:	e7de      	b.n	8012894 <_scanf_float+0x2e0>
 80128d6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80128da:	6923      	ldr	r3, [r4, #16]
 80128dc:	2965      	cmp	r1, #101	@ 0x65
 80128de:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80128e2:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 80128e6:	6123      	str	r3, [r4, #16]
 80128e8:	d00c      	beq.n	8012904 <_scanf_float+0x350>
 80128ea:	2945      	cmp	r1, #69	@ 0x45
 80128ec:	d00a      	beq.n	8012904 <_scanf_float+0x350>
 80128ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80128f2:	464a      	mov	r2, r9
 80128f4:	4640      	mov	r0, r8
 80128f6:	4798      	blx	r3
 80128f8:	6923      	ldr	r3, [r4, #16]
 80128fa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80128fe:	3b01      	subs	r3, #1
 8012900:	1eb5      	subs	r5, r6, #2
 8012902:	6123      	str	r3, [r4, #16]
 8012904:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012908:	464a      	mov	r2, r9
 801290a:	4640      	mov	r0, r8
 801290c:	4798      	blx	r3
 801290e:	462e      	mov	r6, r5
 8012910:	6822      	ldr	r2, [r4, #0]
 8012912:	f012 0210 	ands.w	r2, r2, #16
 8012916:	d001      	beq.n	801291c <_scanf_float+0x368>
 8012918:	2000      	movs	r0, #0
 801291a:	e68e      	b.n	801263a <_scanf_float+0x86>
 801291c:	7032      	strb	r2, [r6, #0]
 801291e:	6823      	ldr	r3, [r4, #0]
 8012920:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8012924:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8012928:	d125      	bne.n	8012976 <_scanf_float+0x3c2>
 801292a:	9b02      	ldr	r3, [sp, #8]
 801292c:	429f      	cmp	r7, r3
 801292e:	d00a      	beq.n	8012946 <_scanf_float+0x392>
 8012930:	1bda      	subs	r2, r3, r7
 8012932:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8012936:	429e      	cmp	r6, r3
 8012938:	bf28      	it	cs
 801293a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801293e:	4922      	ldr	r1, [pc, #136]	@ (80129c8 <_scanf_float+0x414>)
 8012940:	4630      	mov	r0, r6
 8012942:	f000 f851 	bl	80129e8 <siprintf>
 8012946:	9901      	ldr	r1, [sp, #4]
 8012948:	2200      	movs	r2, #0
 801294a:	4640      	mov	r0, r8
 801294c:	f000 ff14 	bl	8013778 <_strtod_r>
 8012950:	9b03      	ldr	r3, [sp, #12]
 8012952:	6821      	ldr	r1, [r4, #0]
 8012954:	681b      	ldr	r3, [r3, #0]
 8012956:	f011 0f02 	tst.w	r1, #2
 801295a:	ec57 6b10 	vmov	r6, r7, d0
 801295e:	f103 0204 	add.w	r2, r3, #4
 8012962:	d015      	beq.n	8012990 <_scanf_float+0x3dc>
 8012964:	9903      	ldr	r1, [sp, #12]
 8012966:	600a      	str	r2, [r1, #0]
 8012968:	681b      	ldr	r3, [r3, #0]
 801296a:	e9c3 6700 	strd	r6, r7, [r3]
 801296e:	68e3      	ldr	r3, [r4, #12]
 8012970:	3301      	adds	r3, #1
 8012972:	60e3      	str	r3, [r4, #12]
 8012974:	e7d0      	b.n	8012918 <_scanf_float+0x364>
 8012976:	9b04      	ldr	r3, [sp, #16]
 8012978:	2b00      	cmp	r3, #0
 801297a:	d0e4      	beq.n	8012946 <_scanf_float+0x392>
 801297c:	9905      	ldr	r1, [sp, #20]
 801297e:	230a      	movs	r3, #10
 8012980:	3101      	adds	r1, #1
 8012982:	4640      	mov	r0, r8
 8012984:	f000 ff78 	bl	8013878 <_strtol_r>
 8012988:	9b04      	ldr	r3, [sp, #16]
 801298a:	9e05      	ldr	r6, [sp, #20]
 801298c:	1ac2      	subs	r2, r0, r3
 801298e:	e7d0      	b.n	8012932 <_scanf_float+0x37e>
 8012990:	f011 0f04 	tst.w	r1, #4
 8012994:	9903      	ldr	r1, [sp, #12]
 8012996:	600a      	str	r2, [r1, #0]
 8012998:	d1e6      	bne.n	8012968 <_scanf_float+0x3b4>
 801299a:	681d      	ldr	r5, [r3, #0]
 801299c:	4632      	mov	r2, r6
 801299e:	463b      	mov	r3, r7
 80129a0:	4630      	mov	r0, r6
 80129a2:	4639      	mov	r1, r7
 80129a4:	f7ee f8ca 	bl	8000b3c <__aeabi_dcmpun>
 80129a8:	b128      	cbz	r0, 80129b6 <_scanf_float+0x402>
 80129aa:	4808      	ldr	r0, [pc, #32]	@ (80129cc <_scanf_float+0x418>)
 80129ac:	f001 f868 	bl	8013a80 <nanf>
 80129b0:	ed85 0a00 	vstr	s0, [r5]
 80129b4:	e7db      	b.n	801296e <_scanf_float+0x3ba>
 80129b6:	4630      	mov	r0, r6
 80129b8:	4639      	mov	r1, r7
 80129ba:	f7ee f91d 	bl	8000bf8 <__aeabi_d2f>
 80129be:	6028      	str	r0, [r5, #0]
 80129c0:	e7d5      	b.n	801296e <_scanf_float+0x3ba>
 80129c2:	2700      	movs	r7, #0
 80129c4:	e62e      	b.n	8012624 <_scanf_float+0x70>
 80129c6:	bf00      	nop
 80129c8:	08017764 	.word	0x08017764
 80129cc:	08017905 	.word	0x08017905

080129d0 <__malloc_lock>:
 80129d0:	4801      	ldr	r0, [pc, #4]	@ (80129d8 <__malloc_lock+0x8>)
 80129d2:	f001 b836 	b.w	8013a42 <__retarget_lock_acquire_recursive>
 80129d6:	bf00      	nop
 80129d8:	20002870 	.word	0x20002870

080129dc <__malloc_unlock>:
 80129dc:	4801      	ldr	r0, [pc, #4]	@ (80129e4 <__malloc_unlock+0x8>)
 80129de:	f001 b831 	b.w	8013a44 <__retarget_lock_release_recursive>
 80129e2:	bf00      	nop
 80129e4:	20002870 	.word	0x20002870

080129e8 <siprintf>:
 80129e8:	b40e      	push	{r1, r2, r3}
 80129ea:	b510      	push	{r4, lr}
 80129ec:	b09d      	sub	sp, #116	@ 0x74
 80129ee:	ab1f      	add	r3, sp, #124	@ 0x7c
 80129f0:	9002      	str	r0, [sp, #8]
 80129f2:	9006      	str	r0, [sp, #24]
 80129f4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80129f8:	480a      	ldr	r0, [pc, #40]	@ (8012a24 <siprintf+0x3c>)
 80129fa:	9107      	str	r1, [sp, #28]
 80129fc:	9104      	str	r1, [sp, #16]
 80129fe:	490a      	ldr	r1, [pc, #40]	@ (8012a28 <siprintf+0x40>)
 8012a00:	f853 2b04 	ldr.w	r2, [r3], #4
 8012a04:	9105      	str	r1, [sp, #20]
 8012a06:	2400      	movs	r4, #0
 8012a08:	a902      	add	r1, sp, #8
 8012a0a:	6800      	ldr	r0, [r0, #0]
 8012a0c:	9301      	str	r3, [sp, #4]
 8012a0e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8012a10:	f002 fa74 	bl	8014efc <_svfiprintf_r>
 8012a14:	9b02      	ldr	r3, [sp, #8]
 8012a16:	701c      	strb	r4, [r3, #0]
 8012a18:	b01d      	add	sp, #116	@ 0x74
 8012a1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012a1e:	b003      	add	sp, #12
 8012a20:	4770      	bx	lr
 8012a22:	bf00      	nop
 8012a24:	200001d0 	.word	0x200001d0
 8012a28:	ffff0208 	.word	0xffff0208

08012a2c <std>:
 8012a2c:	2300      	movs	r3, #0
 8012a2e:	b510      	push	{r4, lr}
 8012a30:	4604      	mov	r4, r0
 8012a32:	e9c0 3300 	strd	r3, r3, [r0]
 8012a36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012a3a:	6083      	str	r3, [r0, #8]
 8012a3c:	8181      	strh	r1, [r0, #12]
 8012a3e:	6643      	str	r3, [r0, #100]	@ 0x64
 8012a40:	81c2      	strh	r2, [r0, #14]
 8012a42:	6183      	str	r3, [r0, #24]
 8012a44:	4619      	mov	r1, r3
 8012a46:	2208      	movs	r2, #8
 8012a48:	305c      	adds	r0, #92	@ 0x5c
 8012a4a:	f000 ffa5 	bl	8013998 <memset>
 8012a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8012a84 <std+0x58>)
 8012a50:	6263      	str	r3, [r4, #36]	@ 0x24
 8012a52:	4b0d      	ldr	r3, [pc, #52]	@ (8012a88 <std+0x5c>)
 8012a54:	62a3      	str	r3, [r4, #40]	@ 0x28
 8012a56:	4b0d      	ldr	r3, [pc, #52]	@ (8012a8c <std+0x60>)
 8012a58:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012a5a:	4b0d      	ldr	r3, [pc, #52]	@ (8012a90 <std+0x64>)
 8012a5c:	6323      	str	r3, [r4, #48]	@ 0x30
 8012a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8012a94 <std+0x68>)
 8012a60:	6224      	str	r4, [r4, #32]
 8012a62:	429c      	cmp	r4, r3
 8012a64:	d006      	beq.n	8012a74 <std+0x48>
 8012a66:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8012a6a:	4294      	cmp	r4, r2
 8012a6c:	d002      	beq.n	8012a74 <std+0x48>
 8012a6e:	33d0      	adds	r3, #208	@ 0xd0
 8012a70:	429c      	cmp	r4, r3
 8012a72:	d105      	bne.n	8012a80 <std+0x54>
 8012a74:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8012a78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012a7c:	f000 bfe0 	b.w	8013a40 <__retarget_lock_init_recursive>
 8012a80:	bd10      	pop	{r4, pc}
 8012a82:	bf00      	nop
 8012a84:	08015e49 	.word	0x08015e49
 8012a88:	08015e6b 	.word	0x08015e6b
 8012a8c:	08015ea3 	.word	0x08015ea3
 8012a90:	08015ec7 	.word	0x08015ec7
 8012a94:	20002734 	.word	0x20002734

08012a98 <stdio_exit_handler>:
 8012a98:	4a02      	ldr	r2, [pc, #8]	@ (8012aa4 <stdio_exit_handler+0xc>)
 8012a9a:	4903      	ldr	r1, [pc, #12]	@ (8012aa8 <stdio_exit_handler+0x10>)
 8012a9c:	4803      	ldr	r0, [pc, #12]	@ (8012aac <stdio_exit_handler+0x14>)
 8012a9e:	f000 beed 	b.w	801387c <_fwalk_sglue>
 8012aa2:	bf00      	nop
 8012aa4:	20000058 	.word	0x20000058
 8012aa8:	080154a5 	.word	0x080154a5
 8012aac:	200001d4 	.word	0x200001d4

08012ab0 <cleanup_stdio>:
 8012ab0:	6841      	ldr	r1, [r0, #4]
 8012ab2:	4b0c      	ldr	r3, [pc, #48]	@ (8012ae4 <cleanup_stdio+0x34>)
 8012ab4:	4299      	cmp	r1, r3
 8012ab6:	b510      	push	{r4, lr}
 8012ab8:	4604      	mov	r4, r0
 8012aba:	d001      	beq.n	8012ac0 <cleanup_stdio+0x10>
 8012abc:	f002 fcf2 	bl	80154a4 <_fflush_r>
 8012ac0:	68a1      	ldr	r1, [r4, #8]
 8012ac2:	4b09      	ldr	r3, [pc, #36]	@ (8012ae8 <cleanup_stdio+0x38>)
 8012ac4:	4299      	cmp	r1, r3
 8012ac6:	d002      	beq.n	8012ace <cleanup_stdio+0x1e>
 8012ac8:	4620      	mov	r0, r4
 8012aca:	f002 fceb 	bl	80154a4 <_fflush_r>
 8012ace:	68e1      	ldr	r1, [r4, #12]
 8012ad0:	4b06      	ldr	r3, [pc, #24]	@ (8012aec <cleanup_stdio+0x3c>)
 8012ad2:	4299      	cmp	r1, r3
 8012ad4:	d004      	beq.n	8012ae0 <cleanup_stdio+0x30>
 8012ad6:	4620      	mov	r0, r4
 8012ad8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012adc:	f002 bce2 	b.w	80154a4 <_fflush_r>
 8012ae0:	bd10      	pop	{r4, pc}
 8012ae2:	bf00      	nop
 8012ae4:	20002734 	.word	0x20002734
 8012ae8:	2000279c 	.word	0x2000279c
 8012aec:	20002804 	.word	0x20002804

08012af0 <global_stdio_init.part.0>:
 8012af0:	b510      	push	{r4, lr}
 8012af2:	4b0b      	ldr	r3, [pc, #44]	@ (8012b20 <global_stdio_init.part.0+0x30>)
 8012af4:	4c0b      	ldr	r4, [pc, #44]	@ (8012b24 <global_stdio_init.part.0+0x34>)
 8012af6:	4a0c      	ldr	r2, [pc, #48]	@ (8012b28 <global_stdio_init.part.0+0x38>)
 8012af8:	601a      	str	r2, [r3, #0]
 8012afa:	4620      	mov	r0, r4
 8012afc:	2200      	movs	r2, #0
 8012afe:	2104      	movs	r1, #4
 8012b00:	f7ff ff94 	bl	8012a2c <std>
 8012b04:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012b08:	2201      	movs	r2, #1
 8012b0a:	2109      	movs	r1, #9
 8012b0c:	f7ff ff8e 	bl	8012a2c <std>
 8012b10:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012b14:	2202      	movs	r2, #2
 8012b16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012b1a:	2112      	movs	r1, #18
 8012b1c:	f7ff bf86 	b.w	8012a2c <std>
 8012b20:	2000286c 	.word	0x2000286c
 8012b24:	20002734 	.word	0x20002734
 8012b28:	08012a99 	.word	0x08012a99

08012b2c <__sfp_lock_acquire>:
 8012b2c:	4801      	ldr	r0, [pc, #4]	@ (8012b34 <__sfp_lock_acquire+0x8>)
 8012b2e:	f000 bf88 	b.w	8013a42 <__retarget_lock_acquire_recursive>
 8012b32:	bf00      	nop
 8012b34:	20002871 	.word	0x20002871

08012b38 <__sfp_lock_release>:
 8012b38:	4801      	ldr	r0, [pc, #4]	@ (8012b40 <__sfp_lock_release+0x8>)
 8012b3a:	f000 bf83 	b.w	8013a44 <__retarget_lock_release_recursive>
 8012b3e:	bf00      	nop
 8012b40:	20002871 	.word	0x20002871

08012b44 <__sinit>:
 8012b44:	b510      	push	{r4, lr}
 8012b46:	4604      	mov	r4, r0
 8012b48:	f7ff fff0 	bl	8012b2c <__sfp_lock_acquire>
 8012b4c:	6a23      	ldr	r3, [r4, #32]
 8012b4e:	b11b      	cbz	r3, 8012b58 <__sinit+0x14>
 8012b50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012b54:	f7ff bff0 	b.w	8012b38 <__sfp_lock_release>
 8012b58:	4b04      	ldr	r3, [pc, #16]	@ (8012b6c <__sinit+0x28>)
 8012b5a:	6223      	str	r3, [r4, #32]
 8012b5c:	4b04      	ldr	r3, [pc, #16]	@ (8012b70 <__sinit+0x2c>)
 8012b5e:	681b      	ldr	r3, [r3, #0]
 8012b60:	2b00      	cmp	r3, #0
 8012b62:	d1f5      	bne.n	8012b50 <__sinit+0xc>
 8012b64:	f7ff ffc4 	bl	8012af0 <global_stdio_init.part.0>
 8012b68:	e7f2      	b.n	8012b50 <__sinit+0xc>
 8012b6a:	bf00      	nop
 8012b6c:	08012ab1 	.word	0x08012ab1
 8012b70:	2000286c 	.word	0x2000286c

08012b74 <sulp>:
 8012b74:	b570      	push	{r4, r5, r6, lr}
 8012b76:	4604      	mov	r4, r0
 8012b78:	460d      	mov	r5, r1
 8012b7a:	ec45 4b10 	vmov	d0, r4, r5
 8012b7e:	4616      	mov	r6, r2
 8012b80:	f003 f824 	bl	8015bcc <__ulp>
 8012b84:	ec51 0b10 	vmov	r0, r1, d0
 8012b88:	b17e      	cbz	r6, 8012baa <sulp+0x36>
 8012b8a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8012b8e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8012b92:	2b00      	cmp	r3, #0
 8012b94:	dd09      	ble.n	8012baa <sulp+0x36>
 8012b96:	051b      	lsls	r3, r3, #20
 8012b98:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8012b9c:	2400      	movs	r4, #0
 8012b9e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8012ba2:	4622      	mov	r2, r4
 8012ba4:	462b      	mov	r3, r5
 8012ba6:	f7ed fd2f 	bl	8000608 <__aeabi_dmul>
 8012baa:	ec41 0b10 	vmov	d0, r0, r1
 8012bae:	bd70      	pop	{r4, r5, r6, pc}

08012bb0 <_strtod_l>:
 8012bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012bb4:	b09f      	sub	sp, #124	@ 0x7c
 8012bb6:	460c      	mov	r4, r1
 8012bb8:	9217      	str	r2, [sp, #92]	@ 0x5c
 8012bba:	2200      	movs	r2, #0
 8012bbc:	921a      	str	r2, [sp, #104]	@ 0x68
 8012bbe:	9005      	str	r0, [sp, #20]
 8012bc0:	f04f 0a00 	mov.w	sl, #0
 8012bc4:	f04f 0b00 	mov.w	fp, #0
 8012bc8:	460a      	mov	r2, r1
 8012bca:	9219      	str	r2, [sp, #100]	@ 0x64
 8012bcc:	7811      	ldrb	r1, [r2, #0]
 8012bce:	292b      	cmp	r1, #43	@ 0x2b
 8012bd0:	d04a      	beq.n	8012c68 <_strtod_l+0xb8>
 8012bd2:	d838      	bhi.n	8012c46 <_strtod_l+0x96>
 8012bd4:	290d      	cmp	r1, #13
 8012bd6:	d832      	bhi.n	8012c3e <_strtod_l+0x8e>
 8012bd8:	2908      	cmp	r1, #8
 8012bda:	d832      	bhi.n	8012c42 <_strtod_l+0x92>
 8012bdc:	2900      	cmp	r1, #0
 8012bde:	d03b      	beq.n	8012c58 <_strtod_l+0xa8>
 8012be0:	2200      	movs	r2, #0
 8012be2:	920e      	str	r2, [sp, #56]	@ 0x38
 8012be4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8012be6:	782a      	ldrb	r2, [r5, #0]
 8012be8:	2a30      	cmp	r2, #48	@ 0x30
 8012bea:	f040 80b2 	bne.w	8012d52 <_strtod_l+0x1a2>
 8012bee:	786a      	ldrb	r2, [r5, #1]
 8012bf0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8012bf4:	2a58      	cmp	r2, #88	@ 0x58
 8012bf6:	d16e      	bne.n	8012cd6 <_strtod_l+0x126>
 8012bf8:	9302      	str	r3, [sp, #8]
 8012bfa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012bfc:	9301      	str	r3, [sp, #4]
 8012bfe:	ab1a      	add	r3, sp, #104	@ 0x68
 8012c00:	9300      	str	r3, [sp, #0]
 8012c02:	4a8f      	ldr	r2, [pc, #572]	@ (8012e40 <_strtod_l+0x290>)
 8012c04:	9805      	ldr	r0, [sp, #20]
 8012c06:	ab1b      	add	r3, sp, #108	@ 0x6c
 8012c08:	a919      	add	r1, sp, #100	@ 0x64
 8012c0a:	f001 fe4b 	bl	80148a4 <__gethex>
 8012c0e:	f010 060f 	ands.w	r6, r0, #15
 8012c12:	4604      	mov	r4, r0
 8012c14:	d005      	beq.n	8012c22 <_strtod_l+0x72>
 8012c16:	2e06      	cmp	r6, #6
 8012c18:	d128      	bne.n	8012c6c <_strtod_l+0xbc>
 8012c1a:	3501      	adds	r5, #1
 8012c1c:	2300      	movs	r3, #0
 8012c1e:	9519      	str	r5, [sp, #100]	@ 0x64
 8012c20:	930e      	str	r3, [sp, #56]	@ 0x38
 8012c22:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8012c24:	2b00      	cmp	r3, #0
 8012c26:	f040 858e 	bne.w	8013746 <_strtod_l+0xb96>
 8012c2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012c2c:	b1cb      	cbz	r3, 8012c62 <_strtod_l+0xb2>
 8012c2e:	4652      	mov	r2, sl
 8012c30:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8012c34:	ec43 2b10 	vmov	d0, r2, r3
 8012c38:	b01f      	add	sp, #124	@ 0x7c
 8012c3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c3e:	2920      	cmp	r1, #32
 8012c40:	d1ce      	bne.n	8012be0 <_strtod_l+0x30>
 8012c42:	3201      	adds	r2, #1
 8012c44:	e7c1      	b.n	8012bca <_strtod_l+0x1a>
 8012c46:	292d      	cmp	r1, #45	@ 0x2d
 8012c48:	d1ca      	bne.n	8012be0 <_strtod_l+0x30>
 8012c4a:	2101      	movs	r1, #1
 8012c4c:	910e      	str	r1, [sp, #56]	@ 0x38
 8012c4e:	1c51      	adds	r1, r2, #1
 8012c50:	9119      	str	r1, [sp, #100]	@ 0x64
 8012c52:	7852      	ldrb	r2, [r2, #1]
 8012c54:	2a00      	cmp	r2, #0
 8012c56:	d1c5      	bne.n	8012be4 <_strtod_l+0x34>
 8012c58:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8012c5a:	9419      	str	r4, [sp, #100]	@ 0x64
 8012c5c:	2b00      	cmp	r3, #0
 8012c5e:	f040 8570 	bne.w	8013742 <_strtod_l+0xb92>
 8012c62:	4652      	mov	r2, sl
 8012c64:	465b      	mov	r3, fp
 8012c66:	e7e5      	b.n	8012c34 <_strtod_l+0x84>
 8012c68:	2100      	movs	r1, #0
 8012c6a:	e7ef      	b.n	8012c4c <_strtod_l+0x9c>
 8012c6c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8012c6e:	b13a      	cbz	r2, 8012c80 <_strtod_l+0xd0>
 8012c70:	2135      	movs	r1, #53	@ 0x35
 8012c72:	a81c      	add	r0, sp, #112	@ 0x70
 8012c74:	f003 f8a4 	bl	8015dc0 <__copybits>
 8012c78:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8012c7a:	9805      	ldr	r0, [sp, #20]
 8012c7c:	f002 fc7a 	bl	8015574 <_Bfree>
 8012c80:	3e01      	subs	r6, #1
 8012c82:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8012c84:	2e04      	cmp	r6, #4
 8012c86:	d806      	bhi.n	8012c96 <_strtod_l+0xe6>
 8012c88:	e8df f006 	tbb	[pc, r6]
 8012c8c:	201d0314 	.word	0x201d0314
 8012c90:	14          	.byte	0x14
 8012c91:	00          	.byte	0x00
 8012c92:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8012c96:	05e1      	lsls	r1, r4, #23
 8012c98:	bf48      	it	mi
 8012c9a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8012c9e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8012ca2:	0d1b      	lsrs	r3, r3, #20
 8012ca4:	051b      	lsls	r3, r3, #20
 8012ca6:	2b00      	cmp	r3, #0
 8012ca8:	d1bb      	bne.n	8012c22 <_strtod_l+0x72>
 8012caa:	f000 fe9f 	bl	80139ec <__errno>
 8012cae:	2322      	movs	r3, #34	@ 0x22
 8012cb0:	6003      	str	r3, [r0, #0]
 8012cb2:	e7b6      	b.n	8012c22 <_strtod_l+0x72>
 8012cb4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8012cb8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8012cbc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8012cc0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8012cc4:	e7e7      	b.n	8012c96 <_strtod_l+0xe6>
 8012cc6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8012e48 <_strtod_l+0x298>
 8012cca:	e7e4      	b.n	8012c96 <_strtod_l+0xe6>
 8012ccc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8012cd0:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8012cd4:	e7df      	b.n	8012c96 <_strtod_l+0xe6>
 8012cd6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012cd8:	1c5a      	adds	r2, r3, #1
 8012cda:	9219      	str	r2, [sp, #100]	@ 0x64
 8012cdc:	785b      	ldrb	r3, [r3, #1]
 8012cde:	2b30      	cmp	r3, #48	@ 0x30
 8012ce0:	d0f9      	beq.n	8012cd6 <_strtod_l+0x126>
 8012ce2:	2b00      	cmp	r3, #0
 8012ce4:	d09d      	beq.n	8012c22 <_strtod_l+0x72>
 8012ce6:	2301      	movs	r3, #1
 8012ce8:	2700      	movs	r7, #0
 8012cea:	9308      	str	r3, [sp, #32]
 8012cec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012cee:	930c      	str	r3, [sp, #48]	@ 0x30
 8012cf0:	970b      	str	r7, [sp, #44]	@ 0x2c
 8012cf2:	46b9      	mov	r9, r7
 8012cf4:	220a      	movs	r2, #10
 8012cf6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8012cf8:	7805      	ldrb	r5, [r0, #0]
 8012cfa:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8012cfe:	b2d9      	uxtb	r1, r3
 8012d00:	2909      	cmp	r1, #9
 8012d02:	d928      	bls.n	8012d56 <_strtod_l+0x1a6>
 8012d04:	494f      	ldr	r1, [pc, #316]	@ (8012e44 <_strtod_l+0x294>)
 8012d06:	2201      	movs	r2, #1
 8012d08:	f000 fe4e 	bl	80139a8 <strncmp>
 8012d0c:	2800      	cmp	r0, #0
 8012d0e:	d032      	beq.n	8012d76 <_strtod_l+0x1c6>
 8012d10:	2000      	movs	r0, #0
 8012d12:	462a      	mov	r2, r5
 8012d14:	900a      	str	r0, [sp, #40]	@ 0x28
 8012d16:	464d      	mov	r5, r9
 8012d18:	4603      	mov	r3, r0
 8012d1a:	2a65      	cmp	r2, #101	@ 0x65
 8012d1c:	d001      	beq.n	8012d22 <_strtod_l+0x172>
 8012d1e:	2a45      	cmp	r2, #69	@ 0x45
 8012d20:	d114      	bne.n	8012d4c <_strtod_l+0x19c>
 8012d22:	b91d      	cbnz	r5, 8012d2c <_strtod_l+0x17c>
 8012d24:	9a08      	ldr	r2, [sp, #32]
 8012d26:	4302      	orrs	r2, r0
 8012d28:	d096      	beq.n	8012c58 <_strtod_l+0xa8>
 8012d2a:	2500      	movs	r5, #0
 8012d2c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8012d2e:	1c62      	adds	r2, r4, #1
 8012d30:	9219      	str	r2, [sp, #100]	@ 0x64
 8012d32:	7862      	ldrb	r2, [r4, #1]
 8012d34:	2a2b      	cmp	r2, #43	@ 0x2b
 8012d36:	d07a      	beq.n	8012e2e <_strtod_l+0x27e>
 8012d38:	2a2d      	cmp	r2, #45	@ 0x2d
 8012d3a:	d07e      	beq.n	8012e3a <_strtod_l+0x28a>
 8012d3c:	f04f 0c00 	mov.w	ip, #0
 8012d40:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8012d44:	2909      	cmp	r1, #9
 8012d46:	f240 8085 	bls.w	8012e54 <_strtod_l+0x2a4>
 8012d4a:	9419      	str	r4, [sp, #100]	@ 0x64
 8012d4c:	f04f 0800 	mov.w	r8, #0
 8012d50:	e0a5      	b.n	8012e9e <_strtod_l+0x2ee>
 8012d52:	2300      	movs	r3, #0
 8012d54:	e7c8      	b.n	8012ce8 <_strtod_l+0x138>
 8012d56:	f1b9 0f08 	cmp.w	r9, #8
 8012d5a:	bfd8      	it	le
 8012d5c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8012d5e:	f100 0001 	add.w	r0, r0, #1
 8012d62:	bfda      	itte	le
 8012d64:	fb02 3301 	mlale	r3, r2, r1, r3
 8012d68:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8012d6a:	fb02 3707 	mlagt	r7, r2, r7, r3
 8012d6e:	f109 0901 	add.w	r9, r9, #1
 8012d72:	9019      	str	r0, [sp, #100]	@ 0x64
 8012d74:	e7bf      	b.n	8012cf6 <_strtod_l+0x146>
 8012d76:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012d78:	1c5a      	adds	r2, r3, #1
 8012d7a:	9219      	str	r2, [sp, #100]	@ 0x64
 8012d7c:	785a      	ldrb	r2, [r3, #1]
 8012d7e:	f1b9 0f00 	cmp.w	r9, #0
 8012d82:	d03b      	beq.n	8012dfc <_strtod_l+0x24c>
 8012d84:	900a      	str	r0, [sp, #40]	@ 0x28
 8012d86:	464d      	mov	r5, r9
 8012d88:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8012d8c:	2b09      	cmp	r3, #9
 8012d8e:	d912      	bls.n	8012db6 <_strtod_l+0x206>
 8012d90:	2301      	movs	r3, #1
 8012d92:	e7c2      	b.n	8012d1a <_strtod_l+0x16a>
 8012d94:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012d96:	1c5a      	adds	r2, r3, #1
 8012d98:	9219      	str	r2, [sp, #100]	@ 0x64
 8012d9a:	785a      	ldrb	r2, [r3, #1]
 8012d9c:	3001      	adds	r0, #1
 8012d9e:	2a30      	cmp	r2, #48	@ 0x30
 8012da0:	d0f8      	beq.n	8012d94 <_strtod_l+0x1e4>
 8012da2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8012da6:	2b08      	cmp	r3, #8
 8012da8:	f200 84d2 	bhi.w	8013750 <_strtod_l+0xba0>
 8012dac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012dae:	900a      	str	r0, [sp, #40]	@ 0x28
 8012db0:	2000      	movs	r0, #0
 8012db2:	930c      	str	r3, [sp, #48]	@ 0x30
 8012db4:	4605      	mov	r5, r0
 8012db6:	3a30      	subs	r2, #48	@ 0x30
 8012db8:	f100 0301 	add.w	r3, r0, #1
 8012dbc:	d018      	beq.n	8012df0 <_strtod_l+0x240>
 8012dbe:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012dc0:	4419      	add	r1, r3
 8012dc2:	910a      	str	r1, [sp, #40]	@ 0x28
 8012dc4:	462e      	mov	r6, r5
 8012dc6:	f04f 0e0a 	mov.w	lr, #10
 8012dca:	1c71      	adds	r1, r6, #1
 8012dcc:	eba1 0c05 	sub.w	ip, r1, r5
 8012dd0:	4563      	cmp	r3, ip
 8012dd2:	dc15      	bgt.n	8012e00 <_strtod_l+0x250>
 8012dd4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8012dd8:	182b      	adds	r3, r5, r0
 8012dda:	2b08      	cmp	r3, #8
 8012ddc:	f105 0501 	add.w	r5, r5, #1
 8012de0:	4405      	add	r5, r0
 8012de2:	dc1a      	bgt.n	8012e1a <_strtod_l+0x26a>
 8012de4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012de6:	230a      	movs	r3, #10
 8012de8:	fb03 2301 	mla	r3, r3, r1, r2
 8012dec:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012dee:	2300      	movs	r3, #0
 8012df0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8012df2:	1c51      	adds	r1, r2, #1
 8012df4:	9119      	str	r1, [sp, #100]	@ 0x64
 8012df6:	7852      	ldrb	r2, [r2, #1]
 8012df8:	4618      	mov	r0, r3
 8012dfa:	e7c5      	b.n	8012d88 <_strtod_l+0x1d8>
 8012dfc:	4648      	mov	r0, r9
 8012dfe:	e7ce      	b.n	8012d9e <_strtod_l+0x1ee>
 8012e00:	2e08      	cmp	r6, #8
 8012e02:	dc05      	bgt.n	8012e10 <_strtod_l+0x260>
 8012e04:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8012e06:	fb0e f606 	mul.w	r6, lr, r6
 8012e0a:	960b      	str	r6, [sp, #44]	@ 0x2c
 8012e0c:	460e      	mov	r6, r1
 8012e0e:	e7dc      	b.n	8012dca <_strtod_l+0x21a>
 8012e10:	2910      	cmp	r1, #16
 8012e12:	bfd8      	it	le
 8012e14:	fb0e f707 	mulle.w	r7, lr, r7
 8012e18:	e7f8      	b.n	8012e0c <_strtod_l+0x25c>
 8012e1a:	2b0f      	cmp	r3, #15
 8012e1c:	bfdc      	itt	le
 8012e1e:	230a      	movle	r3, #10
 8012e20:	fb03 2707 	mlale	r7, r3, r7, r2
 8012e24:	e7e3      	b.n	8012dee <_strtod_l+0x23e>
 8012e26:	2300      	movs	r3, #0
 8012e28:	930a      	str	r3, [sp, #40]	@ 0x28
 8012e2a:	2301      	movs	r3, #1
 8012e2c:	e77a      	b.n	8012d24 <_strtod_l+0x174>
 8012e2e:	f04f 0c00 	mov.w	ip, #0
 8012e32:	1ca2      	adds	r2, r4, #2
 8012e34:	9219      	str	r2, [sp, #100]	@ 0x64
 8012e36:	78a2      	ldrb	r2, [r4, #2]
 8012e38:	e782      	b.n	8012d40 <_strtod_l+0x190>
 8012e3a:	f04f 0c01 	mov.w	ip, #1
 8012e3e:	e7f8      	b.n	8012e32 <_strtod_l+0x282>
 8012e40:	0801791c 	.word	0x0801791c
 8012e44:	08017769 	.word	0x08017769
 8012e48:	7ff00000 	.word	0x7ff00000
 8012e4c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8012e4e:	1c51      	adds	r1, r2, #1
 8012e50:	9119      	str	r1, [sp, #100]	@ 0x64
 8012e52:	7852      	ldrb	r2, [r2, #1]
 8012e54:	2a30      	cmp	r2, #48	@ 0x30
 8012e56:	d0f9      	beq.n	8012e4c <_strtod_l+0x29c>
 8012e58:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8012e5c:	2908      	cmp	r1, #8
 8012e5e:	f63f af75 	bhi.w	8012d4c <_strtod_l+0x19c>
 8012e62:	3a30      	subs	r2, #48	@ 0x30
 8012e64:	9209      	str	r2, [sp, #36]	@ 0x24
 8012e66:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8012e68:	920f      	str	r2, [sp, #60]	@ 0x3c
 8012e6a:	f04f 080a 	mov.w	r8, #10
 8012e6e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8012e70:	1c56      	adds	r6, r2, #1
 8012e72:	9619      	str	r6, [sp, #100]	@ 0x64
 8012e74:	7852      	ldrb	r2, [r2, #1]
 8012e76:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8012e7a:	f1be 0f09 	cmp.w	lr, #9
 8012e7e:	d939      	bls.n	8012ef4 <_strtod_l+0x344>
 8012e80:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8012e82:	1a76      	subs	r6, r6, r1
 8012e84:	2e08      	cmp	r6, #8
 8012e86:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8012e8a:	dc03      	bgt.n	8012e94 <_strtod_l+0x2e4>
 8012e8c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012e8e:	4588      	cmp	r8, r1
 8012e90:	bfa8      	it	ge
 8012e92:	4688      	movge	r8, r1
 8012e94:	f1bc 0f00 	cmp.w	ip, #0
 8012e98:	d001      	beq.n	8012e9e <_strtod_l+0x2ee>
 8012e9a:	f1c8 0800 	rsb	r8, r8, #0
 8012e9e:	2d00      	cmp	r5, #0
 8012ea0:	d14e      	bne.n	8012f40 <_strtod_l+0x390>
 8012ea2:	9908      	ldr	r1, [sp, #32]
 8012ea4:	4308      	orrs	r0, r1
 8012ea6:	f47f aebc 	bne.w	8012c22 <_strtod_l+0x72>
 8012eaa:	2b00      	cmp	r3, #0
 8012eac:	f47f aed4 	bne.w	8012c58 <_strtod_l+0xa8>
 8012eb0:	2a69      	cmp	r2, #105	@ 0x69
 8012eb2:	d028      	beq.n	8012f06 <_strtod_l+0x356>
 8012eb4:	dc25      	bgt.n	8012f02 <_strtod_l+0x352>
 8012eb6:	2a49      	cmp	r2, #73	@ 0x49
 8012eb8:	d025      	beq.n	8012f06 <_strtod_l+0x356>
 8012eba:	2a4e      	cmp	r2, #78	@ 0x4e
 8012ebc:	f47f aecc 	bne.w	8012c58 <_strtod_l+0xa8>
 8012ec0:	499a      	ldr	r1, [pc, #616]	@ (801312c <_strtod_l+0x57c>)
 8012ec2:	a819      	add	r0, sp, #100	@ 0x64
 8012ec4:	f001 ff10 	bl	8014ce8 <__match>
 8012ec8:	2800      	cmp	r0, #0
 8012eca:	f43f aec5 	beq.w	8012c58 <_strtod_l+0xa8>
 8012ece:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012ed0:	781b      	ldrb	r3, [r3, #0]
 8012ed2:	2b28      	cmp	r3, #40	@ 0x28
 8012ed4:	d12e      	bne.n	8012f34 <_strtod_l+0x384>
 8012ed6:	4996      	ldr	r1, [pc, #600]	@ (8013130 <_strtod_l+0x580>)
 8012ed8:	aa1c      	add	r2, sp, #112	@ 0x70
 8012eda:	a819      	add	r0, sp, #100	@ 0x64
 8012edc:	f001 ff18 	bl	8014d10 <__hexnan>
 8012ee0:	2805      	cmp	r0, #5
 8012ee2:	d127      	bne.n	8012f34 <_strtod_l+0x384>
 8012ee4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012ee6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8012eea:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8012eee:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8012ef2:	e696      	b.n	8012c22 <_strtod_l+0x72>
 8012ef4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012ef6:	fb08 2101 	mla	r1, r8, r1, r2
 8012efa:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8012efe:	9209      	str	r2, [sp, #36]	@ 0x24
 8012f00:	e7b5      	b.n	8012e6e <_strtod_l+0x2be>
 8012f02:	2a6e      	cmp	r2, #110	@ 0x6e
 8012f04:	e7da      	b.n	8012ebc <_strtod_l+0x30c>
 8012f06:	498b      	ldr	r1, [pc, #556]	@ (8013134 <_strtod_l+0x584>)
 8012f08:	a819      	add	r0, sp, #100	@ 0x64
 8012f0a:	f001 feed 	bl	8014ce8 <__match>
 8012f0e:	2800      	cmp	r0, #0
 8012f10:	f43f aea2 	beq.w	8012c58 <_strtod_l+0xa8>
 8012f14:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012f16:	4988      	ldr	r1, [pc, #544]	@ (8013138 <_strtod_l+0x588>)
 8012f18:	3b01      	subs	r3, #1
 8012f1a:	a819      	add	r0, sp, #100	@ 0x64
 8012f1c:	9319      	str	r3, [sp, #100]	@ 0x64
 8012f1e:	f001 fee3 	bl	8014ce8 <__match>
 8012f22:	b910      	cbnz	r0, 8012f2a <_strtod_l+0x37a>
 8012f24:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012f26:	3301      	adds	r3, #1
 8012f28:	9319      	str	r3, [sp, #100]	@ 0x64
 8012f2a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8013148 <_strtod_l+0x598>
 8012f2e:	f04f 0a00 	mov.w	sl, #0
 8012f32:	e676      	b.n	8012c22 <_strtod_l+0x72>
 8012f34:	4881      	ldr	r0, [pc, #516]	@ (801313c <_strtod_l+0x58c>)
 8012f36:	f000 fd9b 	bl	8013a70 <nan>
 8012f3a:	ec5b ab10 	vmov	sl, fp, d0
 8012f3e:	e670      	b.n	8012c22 <_strtod_l+0x72>
 8012f40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012f42:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8012f44:	eba8 0303 	sub.w	r3, r8, r3
 8012f48:	f1b9 0f00 	cmp.w	r9, #0
 8012f4c:	bf08      	it	eq
 8012f4e:	46a9      	moveq	r9, r5
 8012f50:	2d10      	cmp	r5, #16
 8012f52:	9309      	str	r3, [sp, #36]	@ 0x24
 8012f54:	462c      	mov	r4, r5
 8012f56:	bfa8      	it	ge
 8012f58:	2410      	movge	r4, #16
 8012f5a:	f7ed fadb 	bl	8000514 <__aeabi_ui2d>
 8012f5e:	2d09      	cmp	r5, #9
 8012f60:	4682      	mov	sl, r0
 8012f62:	468b      	mov	fp, r1
 8012f64:	dc13      	bgt.n	8012f8e <_strtod_l+0x3de>
 8012f66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012f68:	2b00      	cmp	r3, #0
 8012f6a:	f43f ae5a 	beq.w	8012c22 <_strtod_l+0x72>
 8012f6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012f70:	dd78      	ble.n	8013064 <_strtod_l+0x4b4>
 8012f72:	2b16      	cmp	r3, #22
 8012f74:	dc5f      	bgt.n	8013036 <_strtod_l+0x486>
 8012f76:	4972      	ldr	r1, [pc, #456]	@ (8013140 <_strtod_l+0x590>)
 8012f78:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8012f7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012f80:	4652      	mov	r2, sl
 8012f82:	465b      	mov	r3, fp
 8012f84:	f7ed fb40 	bl	8000608 <__aeabi_dmul>
 8012f88:	4682      	mov	sl, r0
 8012f8a:	468b      	mov	fp, r1
 8012f8c:	e649      	b.n	8012c22 <_strtod_l+0x72>
 8012f8e:	4b6c      	ldr	r3, [pc, #432]	@ (8013140 <_strtod_l+0x590>)
 8012f90:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012f94:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8012f98:	f7ed fb36 	bl	8000608 <__aeabi_dmul>
 8012f9c:	4682      	mov	sl, r0
 8012f9e:	4638      	mov	r0, r7
 8012fa0:	468b      	mov	fp, r1
 8012fa2:	f7ed fab7 	bl	8000514 <__aeabi_ui2d>
 8012fa6:	4602      	mov	r2, r0
 8012fa8:	460b      	mov	r3, r1
 8012faa:	4650      	mov	r0, sl
 8012fac:	4659      	mov	r1, fp
 8012fae:	f7ed f975 	bl	800029c <__adddf3>
 8012fb2:	2d0f      	cmp	r5, #15
 8012fb4:	4682      	mov	sl, r0
 8012fb6:	468b      	mov	fp, r1
 8012fb8:	ddd5      	ble.n	8012f66 <_strtod_l+0x3b6>
 8012fba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012fbc:	1b2c      	subs	r4, r5, r4
 8012fbe:	441c      	add	r4, r3
 8012fc0:	2c00      	cmp	r4, #0
 8012fc2:	f340 8093 	ble.w	80130ec <_strtod_l+0x53c>
 8012fc6:	f014 030f 	ands.w	r3, r4, #15
 8012fca:	d00a      	beq.n	8012fe2 <_strtod_l+0x432>
 8012fcc:	495c      	ldr	r1, [pc, #368]	@ (8013140 <_strtod_l+0x590>)
 8012fce:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8012fd2:	4652      	mov	r2, sl
 8012fd4:	465b      	mov	r3, fp
 8012fd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012fda:	f7ed fb15 	bl	8000608 <__aeabi_dmul>
 8012fde:	4682      	mov	sl, r0
 8012fe0:	468b      	mov	fp, r1
 8012fe2:	f034 040f 	bics.w	r4, r4, #15
 8012fe6:	d073      	beq.n	80130d0 <_strtod_l+0x520>
 8012fe8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8012fec:	dd49      	ble.n	8013082 <_strtod_l+0x4d2>
 8012fee:	2400      	movs	r4, #0
 8012ff0:	46a0      	mov	r8, r4
 8012ff2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8012ff4:	46a1      	mov	r9, r4
 8012ff6:	9a05      	ldr	r2, [sp, #20]
 8012ff8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8013148 <_strtod_l+0x598>
 8012ffc:	2322      	movs	r3, #34	@ 0x22
 8012ffe:	6013      	str	r3, [r2, #0]
 8013000:	f04f 0a00 	mov.w	sl, #0
 8013004:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013006:	2b00      	cmp	r3, #0
 8013008:	f43f ae0b 	beq.w	8012c22 <_strtod_l+0x72>
 801300c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801300e:	9805      	ldr	r0, [sp, #20]
 8013010:	f002 fab0 	bl	8015574 <_Bfree>
 8013014:	9805      	ldr	r0, [sp, #20]
 8013016:	4649      	mov	r1, r9
 8013018:	f002 faac 	bl	8015574 <_Bfree>
 801301c:	9805      	ldr	r0, [sp, #20]
 801301e:	4641      	mov	r1, r8
 8013020:	f002 faa8 	bl	8015574 <_Bfree>
 8013024:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013026:	9805      	ldr	r0, [sp, #20]
 8013028:	f002 faa4 	bl	8015574 <_Bfree>
 801302c:	9805      	ldr	r0, [sp, #20]
 801302e:	4621      	mov	r1, r4
 8013030:	f002 faa0 	bl	8015574 <_Bfree>
 8013034:	e5f5      	b.n	8012c22 <_strtod_l+0x72>
 8013036:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013038:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 801303c:	4293      	cmp	r3, r2
 801303e:	dbbc      	blt.n	8012fba <_strtod_l+0x40a>
 8013040:	4c3f      	ldr	r4, [pc, #252]	@ (8013140 <_strtod_l+0x590>)
 8013042:	f1c5 050f 	rsb	r5, r5, #15
 8013046:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801304a:	4652      	mov	r2, sl
 801304c:	465b      	mov	r3, fp
 801304e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013052:	f7ed fad9 	bl	8000608 <__aeabi_dmul>
 8013056:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013058:	1b5d      	subs	r5, r3, r5
 801305a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801305e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8013062:	e78f      	b.n	8012f84 <_strtod_l+0x3d4>
 8013064:	3316      	adds	r3, #22
 8013066:	dba8      	blt.n	8012fba <_strtod_l+0x40a>
 8013068:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801306a:	eba3 0808 	sub.w	r8, r3, r8
 801306e:	4b34      	ldr	r3, [pc, #208]	@ (8013140 <_strtod_l+0x590>)
 8013070:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8013074:	e9d8 2300 	ldrd	r2, r3, [r8]
 8013078:	4650      	mov	r0, sl
 801307a:	4659      	mov	r1, fp
 801307c:	f7ed fbee 	bl	800085c <__aeabi_ddiv>
 8013080:	e782      	b.n	8012f88 <_strtod_l+0x3d8>
 8013082:	2300      	movs	r3, #0
 8013084:	4f2f      	ldr	r7, [pc, #188]	@ (8013144 <_strtod_l+0x594>)
 8013086:	1124      	asrs	r4, r4, #4
 8013088:	4650      	mov	r0, sl
 801308a:	4659      	mov	r1, fp
 801308c:	461e      	mov	r6, r3
 801308e:	2c01      	cmp	r4, #1
 8013090:	dc21      	bgt.n	80130d6 <_strtod_l+0x526>
 8013092:	b10b      	cbz	r3, 8013098 <_strtod_l+0x4e8>
 8013094:	4682      	mov	sl, r0
 8013096:	468b      	mov	fp, r1
 8013098:	492a      	ldr	r1, [pc, #168]	@ (8013144 <_strtod_l+0x594>)
 801309a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801309e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80130a2:	4652      	mov	r2, sl
 80130a4:	465b      	mov	r3, fp
 80130a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80130aa:	f7ed faad 	bl	8000608 <__aeabi_dmul>
 80130ae:	4b26      	ldr	r3, [pc, #152]	@ (8013148 <_strtod_l+0x598>)
 80130b0:	460a      	mov	r2, r1
 80130b2:	400b      	ands	r3, r1
 80130b4:	4925      	ldr	r1, [pc, #148]	@ (801314c <_strtod_l+0x59c>)
 80130b6:	428b      	cmp	r3, r1
 80130b8:	4682      	mov	sl, r0
 80130ba:	d898      	bhi.n	8012fee <_strtod_l+0x43e>
 80130bc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80130c0:	428b      	cmp	r3, r1
 80130c2:	bf86      	itte	hi
 80130c4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8013150 <_strtod_l+0x5a0>
 80130c8:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 80130cc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80130d0:	2300      	movs	r3, #0
 80130d2:	9308      	str	r3, [sp, #32]
 80130d4:	e076      	b.n	80131c4 <_strtod_l+0x614>
 80130d6:	07e2      	lsls	r2, r4, #31
 80130d8:	d504      	bpl.n	80130e4 <_strtod_l+0x534>
 80130da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80130de:	f7ed fa93 	bl	8000608 <__aeabi_dmul>
 80130e2:	2301      	movs	r3, #1
 80130e4:	3601      	adds	r6, #1
 80130e6:	1064      	asrs	r4, r4, #1
 80130e8:	3708      	adds	r7, #8
 80130ea:	e7d0      	b.n	801308e <_strtod_l+0x4de>
 80130ec:	d0f0      	beq.n	80130d0 <_strtod_l+0x520>
 80130ee:	4264      	negs	r4, r4
 80130f0:	f014 020f 	ands.w	r2, r4, #15
 80130f4:	d00a      	beq.n	801310c <_strtod_l+0x55c>
 80130f6:	4b12      	ldr	r3, [pc, #72]	@ (8013140 <_strtod_l+0x590>)
 80130f8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80130fc:	4650      	mov	r0, sl
 80130fe:	4659      	mov	r1, fp
 8013100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013104:	f7ed fbaa 	bl	800085c <__aeabi_ddiv>
 8013108:	4682      	mov	sl, r0
 801310a:	468b      	mov	fp, r1
 801310c:	1124      	asrs	r4, r4, #4
 801310e:	d0df      	beq.n	80130d0 <_strtod_l+0x520>
 8013110:	2c1f      	cmp	r4, #31
 8013112:	dd1f      	ble.n	8013154 <_strtod_l+0x5a4>
 8013114:	2400      	movs	r4, #0
 8013116:	46a0      	mov	r8, r4
 8013118:	940b      	str	r4, [sp, #44]	@ 0x2c
 801311a:	46a1      	mov	r9, r4
 801311c:	9a05      	ldr	r2, [sp, #20]
 801311e:	2322      	movs	r3, #34	@ 0x22
 8013120:	f04f 0a00 	mov.w	sl, #0
 8013124:	f04f 0b00 	mov.w	fp, #0
 8013128:	6013      	str	r3, [r2, #0]
 801312a:	e76b      	b.n	8013004 <_strtod_l+0x454>
 801312c:	0801773d 	.word	0x0801773d
 8013130:	08017908 	.word	0x08017908
 8013134:	08017735 	.word	0x08017735
 8013138:	08017776 	.word	0x08017776
 801313c:	08017905 	.word	0x08017905
 8013140:	08017a90 	.word	0x08017a90
 8013144:	08017a68 	.word	0x08017a68
 8013148:	7ff00000 	.word	0x7ff00000
 801314c:	7ca00000 	.word	0x7ca00000
 8013150:	7fefffff 	.word	0x7fefffff
 8013154:	f014 0310 	ands.w	r3, r4, #16
 8013158:	bf18      	it	ne
 801315a:	236a      	movne	r3, #106	@ 0x6a
 801315c:	4ea9      	ldr	r6, [pc, #676]	@ (8013404 <_strtod_l+0x854>)
 801315e:	9308      	str	r3, [sp, #32]
 8013160:	4650      	mov	r0, sl
 8013162:	4659      	mov	r1, fp
 8013164:	2300      	movs	r3, #0
 8013166:	07e7      	lsls	r7, r4, #31
 8013168:	d504      	bpl.n	8013174 <_strtod_l+0x5c4>
 801316a:	e9d6 2300 	ldrd	r2, r3, [r6]
 801316e:	f7ed fa4b 	bl	8000608 <__aeabi_dmul>
 8013172:	2301      	movs	r3, #1
 8013174:	1064      	asrs	r4, r4, #1
 8013176:	f106 0608 	add.w	r6, r6, #8
 801317a:	d1f4      	bne.n	8013166 <_strtod_l+0x5b6>
 801317c:	b10b      	cbz	r3, 8013182 <_strtod_l+0x5d2>
 801317e:	4682      	mov	sl, r0
 8013180:	468b      	mov	fp, r1
 8013182:	9b08      	ldr	r3, [sp, #32]
 8013184:	b1b3      	cbz	r3, 80131b4 <_strtod_l+0x604>
 8013186:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801318a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 801318e:	2b00      	cmp	r3, #0
 8013190:	4659      	mov	r1, fp
 8013192:	dd0f      	ble.n	80131b4 <_strtod_l+0x604>
 8013194:	2b1f      	cmp	r3, #31
 8013196:	dd56      	ble.n	8013246 <_strtod_l+0x696>
 8013198:	2b34      	cmp	r3, #52	@ 0x34
 801319a:	bfde      	ittt	le
 801319c:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 80131a0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80131a4:	4093      	lslle	r3, r2
 80131a6:	f04f 0a00 	mov.w	sl, #0
 80131aa:	bfcc      	ite	gt
 80131ac:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80131b0:	ea03 0b01 	andle.w	fp, r3, r1
 80131b4:	2200      	movs	r2, #0
 80131b6:	2300      	movs	r3, #0
 80131b8:	4650      	mov	r0, sl
 80131ba:	4659      	mov	r1, fp
 80131bc:	f7ed fc8c 	bl	8000ad8 <__aeabi_dcmpeq>
 80131c0:	2800      	cmp	r0, #0
 80131c2:	d1a7      	bne.n	8013114 <_strtod_l+0x564>
 80131c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80131c6:	9300      	str	r3, [sp, #0]
 80131c8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80131ca:	9805      	ldr	r0, [sp, #20]
 80131cc:	462b      	mov	r3, r5
 80131ce:	464a      	mov	r2, r9
 80131d0:	f002 fa38 	bl	8015644 <__s2b>
 80131d4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80131d6:	2800      	cmp	r0, #0
 80131d8:	f43f af09 	beq.w	8012fee <_strtod_l+0x43e>
 80131dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80131de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80131e0:	2a00      	cmp	r2, #0
 80131e2:	eba3 0308 	sub.w	r3, r3, r8
 80131e6:	bfa8      	it	ge
 80131e8:	2300      	movge	r3, #0
 80131ea:	9312      	str	r3, [sp, #72]	@ 0x48
 80131ec:	2400      	movs	r4, #0
 80131ee:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80131f2:	9316      	str	r3, [sp, #88]	@ 0x58
 80131f4:	46a0      	mov	r8, r4
 80131f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80131f8:	9805      	ldr	r0, [sp, #20]
 80131fa:	6859      	ldr	r1, [r3, #4]
 80131fc:	f002 f97a 	bl	80154f4 <_Balloc>
 8013200:	4681      	mov	r9, r0
 8013202:	2800      	cmp	r0, #0
 8013204:	f43f aef7 	beq.w	8012ff6 <_strtod_l+0x446>
 8013208:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801320a:	691a      	ldr	r2, [r3, #16]
 801320c:	3202      	adds	r2, #2
 801320e:	f103 010c 	add.w	r1, r3, #12
 8013212:	0092      	lsls	r2, r2, #2
 8013214:	300c      	adds	r0, #12
 8013216:	f000 fc1b 	bl	8013a50 <memcpy>
 801321a:	ec4b ab10 	vmov	d0, sl, fp
 801321e:	9805      	ldr	r0, [sp, #20]
 8013220:	aa1c      	add	r2, sp, #112	@ 0x70
 8013222:	a91b      	add	r1, sp, #108	@ 0x6c
 8013224:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8013228:	f002 fd40 	bl	8015cac <__d2b>
 801322c:	901a      	str	r0, [sp, #104]	@ 0x68
 801322e:	2800      	cmp	r0, #0
 8013230:	f43f aee1 	beq.w	8012ff6 <_strtod_l+0x446>
 8013234:	9805      	ldr	r0, [sp, #20]
 8013236:	2101      	movs	r1, #1
 8013238:	f002 fa9a 	bl	8015770 <__i2b>
 801323c:	4680      	mov	r8, r0
 801323e:	b948      	cbnz	r0, 8013254 <_strtod_l+0x6a4>
 8013240:	f04f 0800 	mov.w	r8, #0
 8013244:	e6d7      	b.n	8012ff6 <_strtod_l+0x446>
 8013246:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801324a:	fa02 f303 	lsl.w	r3, r2, r3
 801324e:	ea03 0a0a 	and.w	sl, r3, sl
 8013252:	e7af      	b.n	80131b4 <_strtod_l+0x604>
 8013254:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8013256:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8013258:	2d00      	cmp	r5, #0
 801325a:	bfab      	itete	ge
 801325c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 801325e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8013260:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8013262:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8013264:	bfac      	ite	ge
 8013266:	18ef      	addge	r7, r5, r3
 8013268:	1b5e      	sublt	r6, r3, r5
 801326a:	9b08      	ldr	r3, [sp, #32]
 801326c:	1aed      	subs	r5, r5, r3
 801326e:	4415      	add	r5, r2
 8013270:	4b65      	ldr	r3, [pc, #404]	@ (8013408 <_strtod_l+0x858>)
 8013272:	3d01      	subs	r5, #1
 8013274:	429d      	cmp	r5, r3
 8013276:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801327a:	da50      	bge.n	801331e <_strtod_l+0x76e>
 801327c:	1b5b      	subs	r3, r3, r5
 801327e:	2b1f      	cmp	r3, #31
 8013280:	eba2 0203 	sub.w	r2, r2, r3
 8013284:	f04f 0101 	mov.w	r1, #1
 8013288:	dc3d      	bgt.n	8013306 <_strtod_l+0x756>
 801328a:	fa01 f303 	lsl.w	r3, r1, r3
 801328e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013290:	2300      	movs	r3, #0
 8013292:	9310      	str	r3, [sp, #64]	@ 0x40
 8013294:	18bd      	adds	r5, r7, r2
 8013296:	9b08      	ldr	r3, [sp, #32]
 8013298:	42af      	cmp	r7, r5
 801329a:	4416      	add	r6, r2
 801329c:	441e      	add	r6, r3
 801329e:	463b      	mov	r3, r7
 80132a0:	bfa8      	it	ge
 80132a2:	462b      	movge	r3, r5
 80132a4:	42b3      	cmp	r3, r6
 80132a6:	bfa8      	it	ge
 80132a8:	4633      	movge	r3, r6
 80132aa:	2b00      	cmp	r3, #0
 80132ac:	bfc2      	ittt	gt
 80132ae:	1aed      	subgt	r5, r5, r3
 80132b0:	1af6      	subgt	r6, r6, r3
 80132b2:	1aff      	subgt	r7, r7, r3
 80132b4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80132b6:	2b00      	cmp	r3, #0
 80132b8:	dd16      	ble.n	80132e8 <_strtod_l+0x738>
 80132ba:	4641      	mov	r1, r8
 80132bc:	9805      	ldr	r0, [sp, #20]
 80132be:	461a      	mov	r2, r3
 80132c0:	f002 fb0e 	bl	80158e0 <__pow5mult>
 80132c4:	4680      	mov	r8, r0
 80132c6:	2800      	cmp	r0, #0
 80132c8:	d0ba      	beq.n	8013240 <_strtod_l+0x690>
 80132ca:	4601      	mov	r1, r0
 80132cc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80132ce:	9805      	ldr	r0, [sp, #20]
 80132d0:	f002 fa64 	bl	801579c <__multiply>
 80132d4:	900a      	str	r0, [sp, #40]	@ 0x28
 80132d6:	2800      	cmp	r0, #0
 80132d8:	f43f ae8d 	beq.w	8012ff6 <_strtod_l+0x446>
 80132dc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80132de:	9805      	ldr	r0, [sp, #20]
 80132e0:	f002 f948 	bl	8015574 <_Bfree>
 80132e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80132e6:	931a      	str	r3, [sp, #104]	@ 0x68
 80132e8:	2d00      	cmp	r5, #0
 80132ea:	dc1d      	bgt.n	8013328 <_strtod_l+0x778>
 80132ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80132ee:	2b00      	cmp	r3, #0
 80132f0:	dd23      	ble.n	801333a <_strtod_l+0x78a>
 80132f2:	4649      	mov	r1, r9
 80132f4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80132f6:	9805      	ldr	r0, [sp, #20]
 80132f8:	f002 faf2 	bl	80158e0 <__pow5mult>
 80132fc:	4681      	mov	r9, r0
 80132fe:	b9e0      	cbnz	r0, 801333a <_strtod_l+0x78a>
 8013300:	f04f 0900 	mov.w	r9, #0
 8013304:	e677      	b.n	8012ff6 <_strtod_l+0x446>
 8013306:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 801330a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 801330e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8013312:	35e2      	adds	r5, #226	@ 0xe2
 8013314:	fa01 f305 	lsl.w	r3, r1, r5
 8013318:	9310      	str	r3, [sp, #64]	@ 0x40
 801331a:	9113      	str	r1, [sp, #76]	@ 0x4c
 801331c:	e7ba      	b.n	8013294 <_strtod_l+0x6e4>
 801331e:	2300      	movs	r3, #0
 8013320:	9310      	str	r3, [sp, #64]	@ 0x40
 8013322:	2301      	movs	r3, #1
 8013324:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013326:	e7b5      	b.n	8013294 <_strtod_l+0x6e4>
 8013328:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801332a:	9805      	ldr	r0, [sp, #20]
 801332c:	462a      	mov	r2, r5
 801332e:	f002 fb31 	bl	8015994 <__lshift>
 8013332:	901a      	str	r0, [sp, #104]	@ 0x68
 8013334:	2800      	cmp	r0, #0
 8013336:	d1d9      	bne.n	80132ec <_strtod_l+0x73c>
 8013338:	e65d      	b.n	8012ff6 <_strtod_l+0x446>
 801333a:	2e00      	cmp	r6, #0
 801333c:	dd07      	ble.n	801334e <_strtod_l+0x79e>
 801333e:	4649      	mov	r1, r9
 8013340:	9805      	ldr	r0, [sp, #20]
 8013342:	4632      	mov	r2, r6
 8013344:	f002 fb26 	bl	8015994 <__lshift>
 8013348:	4681      	mov	r9, r0
 801334a:	2800      	cmp	r0, #0
 801334c:	d0d8      	beq.n	8013300 <_strtod_l+0x750>
 801334e:	2f00      	cmp	r7, #0
 8013350:	dd08      	ble.n	8013364 <_strtod_l+0x7b4>
 8013352:	4641      	mov	r1, r8
 8013354:	9805      	ldr	r0, [sp, #20]
 8013356:	463a      	mov	r2, r7
 8013358:	f002 fb1c 	bl	8015994 <__lshift>
 801335c:	4680      	mov	r8, r0
 801335e:	2800      	cmp	r0, #0
 8013360:	f43f ae49 	beq.w	8012ff6 <_strtod_l+0x446>
 8013364:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8013366:	9805      	ldr	r0, [sp, #20]
 8013368:	464a      	mov	r2, r9
 801336a:	f002 fb9b 	bl	8015aa4 <__mdiff>
 801336e:	4604      	mov	r4, r0
 8013370:	2800      	cmp	r0, #0
 8013372:	f43f ae40 	beq.w	8012ff6 <_strtod_l+0x446>
 8013376:	68c3      	ldr	r3, [r0, #12]
 8013378:	930f      	str	r3, [sp, #60]	@ 0x3c
 801337a:	2300      	movs	r3, #0
 801337c:	60c3      	str	r3, [r0, #12]
 801337e:	4641      	mov	r1, r8
 8013380:	f002 fb74 	bl	8015a6c <__mcmp>
 8013384:	2800      	cmp	r0, #0
 8013386:	da45      	bge.n	8013414 <_strtod_l+0x864>
 8013388:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801338a:	ea53 030a 	orrs.w	r3, r3, sl
 801338e:	d16b      	bne.n	8013468 <_strtod_l+0x8b8>
 8013390:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013394:	2b00      	cmp	r3, #0
 8013396:	d167      	bne.n	8013468 <_strtod_l+0x8b8>
 8013398:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801339c:	0d1b      	lsrs	r3, r3, #20
 801339e:	051b      	lsls	r3, r3, #20
 80133a0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80133a4:	d960      	bls.n	8013468 <_strtod_l+0x8b8>
 80133a6:	6963      	ldr	r3, [r4, #20]
 80133a8:	b913      	cbnz	r3, 80133b0 <_strtod_l+0x800>
 80133aa:	6923      	ldr	r3, [r4, #16]
 80133ac:	2b01      	cmp	r3, #1
 80133ae:	dd5b      	ble.n	8013468 <_strtod_l+0x8b8>
 80133b0:	4621      	mov	r1, r4
 80133b2:	2201      	movs	r2, #1
 80133b4:	9805      	ldr	r0, [sp, #20]
 80133b6:	f002 faed 	bl	8015994 <__lshift>
 80133ba:	4641      	mov	r1, r8
 80133bc:	4604      	mov	r4, r0
 80133be:	f002 fb55 	bl	8015a6c <__mcmp>
 80133c2:	2800      	cmp	r0, #0
 80133c4:	dd50      	ble.n	8013468 <_strtod_l+0x8b8>
 80133c6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80133ca:	9a08      	ldr	r2, [sp, #32]
 80133cc:	0d1b      	lsrs	r3, r3, #20
 80133ce:	051b      	lsls	r3, r3, #20
 80133d0:	2a00      	cmp	r2, #0
 80133d2:	d06a      	beq.n	80134aa <_strtod_l+0x8fa>
 80133d4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80133d8:	d867      	bhi.n	80134aa <_strtod_l+0x8fa>
 80133da:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80133de:	f67f ae9d 	bls.w	801311c <_strtod_l+0x56c>
 80133e2:	4b0a      	ldr	r3, [pc, #40]	@ (801340c <_strtod_l+0x85c>)
 80133e4:	4650      	mov	r0, sl
 80133e6:	4659      	mov	r1, fp
 80133e8:	2200      	movs	r2, #0
 80133ea:	f7ed f90d 	bl	8000608 <__aeabi_dmul>
 80133ee:	4b08      	ldr	r3, [pc, #32]	@ (8013410 <_strtod_l+0x860>)
 80133f0:	400b      	ands	r3, r1
 80133f2:	4682      	mov	sl, r0
 80133f4:	468b      	mov	fp, r1
 80133f6:	2b00      	cmp	r3, #0
 80133f8:	f47f ae08 	bne.w	801300c <_strtod_l+0x45c>
 80133fc:	9a05      	ldr	r2, [sp, #20]
 80133fe:	2322      	movs	r3, #34	@ 0x22
 8013400:	6013      	str	r3, [r2, #0]
 8013402:	e603      	b.n	801300c <_strtod_l+0x45c>
 8013404:	08017930 	.word	0x08017930
 8013408:	fffffc02 	.word	0xfffffc02
 801340c:	39500000 	.word	0x39500000
 8013410:	7ff00000 	.word	0x7ff00000
 8013414:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8013418:	d165      	bne.n	80134e6 <_strtod_l+0x936>
 801341a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801341c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013420:	b35a      	cbz	r2, 801347a <_strtod_l+0x8ca>
 8013422:	4a9f      	ldr	r2, [pc, #636]	@ (80136a0 <_strtod_l+0xaf0>)
 8013424:	4293      	cmp	r3, r2
 8013426:	d12b      	bne.n	8013480 <_strtod_l+0x8d0>
 8013428:	9b08      	ldr	r3, [sp, #32]
 801342a:	4651      	mov	r1, sl
 801342c:	b303      	cbz	r3, 8013470 <_strtod_l+0x8c0>
 801342e:	4b9d      	ldr	r3, [pc, #628]	@ (80136a4 <_strtod_l+0xaf4>)
 8013430:	465a      	mov	r2, fp
 8013432:	4013      	ands	r3, r2
 8013434:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8013438:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801343c:	d81b      	bhi.n	8013476 <_strtod_l+0x8c6>
 801343e:	0d1b      	lsrs	r3, r3, #20
 8013440:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8013444:	fa02 f303 	lsl.w	r3, r2, r3
 8013448:	4299      	cmp	r1, r3
 801344a:	d119      	bne.n	8013480 <_strtod_l+0x8d0>
 801344c:	4b96      	ldr	r3, [pc, #600]	@ (80136a8 <_strtod_l+0xaf8>)
 801344e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013450:	429a      	cmp	r2, r3
 8013452:	d102      	bne.n	801345a <_strtod_l+0x8aa>
 8013454:	3101      	adds	r1, #1
 8013456:	f43f adce 	beq.w	8012ff6 <_strtod_l+0x446>
 801345a:	4b92      	ldr	r3, [pc, #584]	@ (80136a4 <_strtod_l+0xaf4>)
 801345c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801345e:	401a      	ands	r2, r3
 8013460:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8013464:	f04f 0a00 	mov.w	sl, #0
 8013468:	9b08      	ldr	r3, [sp, #32]
 801346a:	2b00      	cmp	r3, #0
 801346c:	d1b9      	bne.n	80133e2 <_strtod_l+0x832>
 801346e:	e5cd      	b.n	801300c <_strtod_l+0x45c>
 8013470:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8013474:	e7e8      	b.n	8013448 <_strtod_l+0x898>
 8013476:	4613      	mov	r3, r2
 8013478:	e7e6      	b.n	8013448 <_strtod_l+0x898>
 801347a:	ea53 030a 	orrs.w	r3, r3, sl
 801347e:	d0a2      	beq.n	80133c6 <_strtod_l+0x816>
 8013480:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013482:	b1db      	cbz	r3, 80134bc <_strtod_l+0x90c>
 8013484:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013486:	4213      	tst	r3, r2
 8013488:	d0ee      	beq.n	8013468 <_strtod_l+0x8b8>
 801348a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801348c:	9a08      	ldr	r2, [sp, #32]
 801348e:	4650      	mov	r0, sl
 8013490:	4659      	mov	r1, fp
 8013492:	b1bb      	cbz	r3, 80134c4 <_strtod_l+0x914>
 8013494:	f7ff fb6e 	bl	8012b74 <sulp>
 8013498:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801349c:	ec53 2b10 	vmov	r2, r3, d0
 80134a0:	f7ec fefc 	bl	800029c <__adddf3>
 80134a4:	4682      	mov	sl, r0
 80134a6:	468b      	mov	fp, r1
 80134a8:	e7de      	b.n	8013468 <_strtod_l+0x8b8>
 80134aa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80134ae:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80134b2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80134b6:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80134ba:	e7d5      	b.n	8013468 <_strtod_l+0x8b8>
 80134bc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80134be:	ea13 0f0a 	tst.w	r3, sl
 80134c2:	e7e1      	b.n	8013488 <_strtod_l+0x8d8>
 80134c4:	f7ff fb56 	bl	8012b74 <sulp>
 80134c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80134cc:	ec53 2b10 	vmov	r2, r3, d0
 80134d0:	f7ec fee2 	bl	8000298 <__aeabi_dsub>
 80134d4:	2200      	movs	r2, #0
 80134d6:	2300      	movs	r3, #0
 80134d8:	4682      	mov	sl, r0
 80134da:	468b      	mov	fp, r1
 80134dc:	f7ed fafc 	bl	8000ad8 <__aeabi_dcmpeq>
 80134e0:	2800      	cmp	r0, #0
 80134e2:	d0c1      	beq.n	8013468 <_strtod_l+0x8b8>
 80134e4:	e61a      	b.n	801311c <_strtod_l+0x56c>
 80134e6:	4641      	mov	r1, r8
 80134e8:	4620      	mov	r0, r4
 80134ea:	f002 fc37 	bl	8015d5c <__ratio>
 80134ee:	ec57 6b10 	vmov	r6, r7, d0
 80134f2:	2200      	movs	r2, #0
 80134f4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80134f8:	4630      	mov	r0, r6
 80134fa:	4639      	mov	r1, r7
 80134fc:	f7ed fb00 	bl	8000b00 <__aeabi_dcmple>
 8013500:	2800      	cmp	r0, #0
 8013502:	d06f      	beq.n	80135e4 <_strtod_l+0xa34>
 8013504:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013506:	2b00      	cmp	r3, #0
 8013508:	d17a      	bne.n	8013600 <_strtod_l+0xa50>
 801350a:	f1ba 0f00 	cmp.w	sl, #0
 801350e:	d158      	bne.n	80135c2 <_strtod_l+0xa12>
 8013510:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013512:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013516:	2b00      	cmp	r3, #0
 8013518:	d15a      	bne.n	80135d0 <_strtod_l+0xa20>
 801351a:	4b64      	ldr	r3, [pc, #400]	@ (80136ac <_strtod_l+0xafc>)
 801351c:	2200      	movs	r2, #0
 801351e:	4630      	mov	r0, r6
 8013520:	4639      	mov	r1, r7
 8013522:	f7ed fae3 	bl	8000aec <__aeabi_dcmplt>
 8013526:	2800      	cmp	r0, #0
 8013528:	d159      	bne.n	80135de <_strtod_l+0xa2e>
 801352a:	4630      	mov	r0, r6
 801352c:	4639      	mov	r1, r7
 801352e:	4b60      	ldr	r3, [pc, #384]	@ (80136b0 <_strtod_l+0xb00>)
 8013530:	2200      	movs	r2, #0
 8013532:	f7ed f869 	bl	8000608 <__aeabi_dmul>
 8013536:	4606      	mov	r6, r0
 8013538:	460f      	mov	r7, r1
 801353a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 801353e:	9606      	str	r6, [sp, #24]
 8013540:	9307      	str	r3, [sp, #28]
 8013542:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8013546:	4d57      	ldr	r5, [pc, #348]	@ (80136a4 <_strtod_l+0xaf4>)
 8013548:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 801354c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801354e:	401d      	ands	r5, r3
 8013550:	4b58      	ldr	r3, [pc, #352]	@ (80136b4 <_strtod_l+0xb04>)
 8013552:	429d      	cmp	r5, r3
 8013554:	f040 80b2 	bne.w	80136bc <_strtod_l+0xb0c>
 8013558:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801355a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 801355e:	ec4b ab10 	vmov	d0, sl, fp
 8013562:	f002 fb33 	bl	8015bcc <__ulp>
 8013566:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801356a:	ec51 0b10 	vmov	r0, r1, d0
 801356e:	f7ed f84b 	bl	8000608 <__aeabi_dmul>
 8013572:	4652      	mov	r2, sl
 8013574:	465b      	mov	r3, fp
 8013576:	f7ec fe91 	bl	800029c <__adddf3>
 801357a:	460b      	mov	r3, r1
 801357c:	4949      	ldr	r1, [pc, #292]	@ (80136a4 <_strtod_l+0xaf4>)
 801357e:	4a4e      	ldr	r2, [pc, #312]	@ (80136b8 <_strtod_l+0xb08>)
 8013580:	4019      	ands	r1, r3
 8013582:	4291      	cmp	r1, r2
 8013584:	4682      	mov	sl, r0
 8013586:	d942      	bls.n	801360e <_strtod_l+0xa5e>
 8013588:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801358a:	4b47      	ldr	r3, [pc, #284]	@ (80136a8 <_strtod_l+0xaf8>)
 801358c:	429a      	cmp	r2, r3
 801358e:	d103      	bne.n	8013598 <_strtod_l+0x9e8>
 8013590:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013592:	3301      	adds	r3, #1
 8013594:	f43f ad2f 	beq.w	8012ff6 <_strtod_l+0x446>
 8013598:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80136a8 <_strtod_l+0xaf8>
 801359c:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80135a0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80135a2:	9805      	ldr	r0, [sp, #20]
 80135a4:	f001 ffe6 	bl	8015574 <_Bfree>
 80135a8:	9805      	ldr	r0, [sp, #20]
 80135aa:	4649      	mov	r1, r9
 80135ac:	f001 ffe2 	bl	8015574 <_Bfree>
 80135b0:	9805      	ldr	r0, [sp, #20]
 80135b2:	4641      	mov	r1, r8
 80135b4:	f001 ffde 	bl	8015574 <_Bfree>
 80135b8:	9805      	ldr	r0, [sp, #20]
 80135ba:	4621      	mov	r1, r4
 80135bc:	f001 ffda 	bl	8015574 <_Bfree>
 80135c0:	e619      	b.n	80131f6 <_strtod_l+0x646>
 80135c2:	f1ba 0f01 	cmp.w	sl, #1
 80135c6:	d103      	bne.n	80135d0 <_strtod_l+0xa20>
 80135c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80135ca:	2b00      	cmp	r3, #0
 80135cc:	f43f ada6 	beq.w	801311c <_strtod_l+0x56c>
 80135d0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8013680 <_strtod_l+0xad0>
 80135d4:	4f35      	ldr	r7, [pc, #212]	@ (80136ac <_strtod_l+0xafc>)
 80135d6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80135da:	2600      	movs	r6, #0
 80135dc:	e7b1      	b.n	8013542 <_strtod_l+0x992>
 80135de:	4f34      	ldr	r7, [pc, #208]	@ (80136b0 <_strtod_l+0xb00>)
 80135e0:	2600      	movs	r6, #0
 80135e2:	e7aa      	b.n	801353a <_strtod_l+0x98a>
 80135e4:	4b32      	ldr	r3, [pc, #200]	@ (80136b0 <_strtod_l+0xb00>)
 80135e6:	4630      	mov	r0, r6
 80135e8:	4639      	mov	r1, r7
 80135ea:	2200      	movs	r2, #0
 80135ec:	f7ed f80c 	bl	8000608 <__aeabi_dmul>
 80135f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80135f2:	4606      	mov	r6, r0
 80135f4:	460f      	mov	r7, r1
 80135f6:	2b00      	cmp	r3, #0
 80135f8:	d09f      	beq.n	801353a <_strtod_l+0x98a>
 80135fa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80135fe:	e7a0      	b.n	8013542 <_strtod_l+0x992>
 8013600:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8013688 <_strtod_l+0xad8>
 8013604:	ed8d 7b06 	vstr	d7, [sp, #24]
 8013608:	ec57 6b17 	vmov	r6, r7, d7
 801360c:	e799      	b.n	8013542 <_strtod_l+0x992>
 801360e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8013612:	9b08      	ldr	r3, [sp, #32]
 8013614:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8013618:	2b00      	cmp	r3, #0
 801361a:	d1c1      	bne.n	80135a0 <_strtod_l+0x9f0>
 801361c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8013620:	0d1b      	lsrs	r3, r3, #20
 8013622:	051b      	lsls	r3, r3, #20
 8013624:	429d      	cmp	r5, r3
 8013626:	d1bb      	bne.n	80135a0 <_strtod_l+0x9f0>
 8013628:	4630      	mov	r0, r6
 801362a:	4639      	mov	r1, r7
 801362c:	f7ed fb4c 	bl	8000cc8 <__aeabi_d2lz>
 8013630:	f7ec ffbc 	bl	80005ac <__aeabi_l2d>
 8013634:	4602      	mov	r2, r0
 8013636:	460b      	mov	r3, r1
 8013638:	4630      	mov	r0, r6
 801363a:	4639      	mov	r1, r7
 801363c:	f7ec fe2c 	bl	8000298 <__aeabi_dsub>
 8013640:	460b      	mov	r3, r1
 8013642:	4602      	mov	r2, r0
 8013644:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8013648:	f3cb 0613 	ubfx	r6, fp, #0, #20
 801364c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801364e:	ea46 060a 	orr.w	r6, r6, sl
 8013652:	431e      	orrs	r6, r3
 8013654:	d06f      	beq.n	8013736 <_strtod_l+0xb86>
 8013656:	a30e      	add	r3, pc, #56	@ (adr r3, 8013690 <_strtod_l+0xae0>)
 8013658:	e9d3 2300 	ldrd	r2, r3, [r3]
 801365c:	f7ed fa46 	bl	8000aec <__aeabi_dcmplt>
 8013660:	2800      	cmp	r0, #0
 8013662:	f47f acd3 	bne.w	801300c <_strtod_l+0x45c>
 8013666:	a30c      	add	r3, pc, #48	@ (adr r3, 8013698 <_strtod_l+0xae8>)
 8013668:	e9d3 2300 	ldrd	r2, r3, [r3]
 801366c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8013670:	f7ed fa5a 	bl	8000b28 <__aeabi_dcmpgt>
 8013674:	2800      	cmp	r0, #0
 8013676:	d093      	beq.n	80135a0 <_strtod_l+0x9f0>
 8013678:	e4c8      	b.n	801300c <_strtod_l+0x45c>
 801367a:	bf00      	nop
 801367c:	f3af 8000 	nop.w
 8013680:	00000000 	.word	0x00000000
 8013684:	bff00000 	.word	0xbff00000
 8013688:	00000000 	.word	0x00000000
 801368c:	3ff00000 	.word	0x3ff00000
 8013690:	94a03595 	.word	0x94a03595
 8013694:	3fdfffff 	.word	0x3fdfffff
 8013698:	35afe535 	.word	0x35afe535
 801369c:	3fe00000 	.word	0x3fe00000
 80136a0:	000fffff 	.word	0x000fffff
 80136a4:	7ff00000 	.word	0x7ff00000
 80136a8:	7fefffff 	.word	0x7fefffff
 80136ac:	3ff00000 	.word	0x3ff00000
 80136b0:	3fe00000 	.word	0x3fe00000
 80136b4:	7fe00000 	.word	0x7fe00000
 80136b8:	7c9fffff 	.word	0x7c9fffff
 80136bc:	9b08      	ldr	r3, [sp, #32]
 80136be:	b323      	cbz	r3, 801370a <_strtod_l+0xb5a>
 80136c0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80136c4:	d821      	bhi.n	801370a <_strtod_l+0xb5a>
 80136c6:	a328      	add	r3, pc, #160	@ (adr r3, 8013768 <_strtod_l+0xbb8>)
 80136c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136cc:	4630      	mov	r0, r6
 80136ce:	4639      	mov	r1, r7
 80136d0:	f7ed fa16 	bl	8000b00 <__aeabi_dcmple>
 80136d4:	b1a0      	cbz	r0, 8013700 <_strtod_l+0xb50>
 80136d6:	4639      	mov	r1, r7
 80136d8:	4630      	mov	r0, r6
 80136da:	f7ed fa6d 	bl	8000bb8 <__aeabi_d2uiz>
 80136de:	2801      	cmp	r0, #1
 80136e0:	bf38      	it	cc
 80136e2:	2001      	movcc	r0, #1
 80136e4:	f7ec ff16 	bl	8000514 <__aeabi_ui2d>
 80136e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80136ea:	4606      	mov	r6, r0
 80136ec:	460f      	mov	r7, r1
 80136ee:	b9fb      	cbnz	r3, 8013730 <_strtod_l+0xb80>
 80136f0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80136f4:	9014      	str	r0, [sp, #80]	@ 0x50
 80136f6:	9315      	str	r3, [sp, #84]	@ 0x54
 80136f8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80136fc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8013700:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8013702:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8013706:	1b5b      	subs	r3, r3, r5
 8013708:	9311      	str	r3, [sp, #68]	@ 0x44
 801370a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801370e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8013712:	f002 fa5b 	bl	8015bcc <__ulp>
 8013716:	4650      	mov	r0, sl
 8013718:	ec53 2b10 	vmov	r2, r3, d0
 801371c:	4659      	mov	r1, fp
 801371e:	f7ec ff73 	bl	8000608 <__aeabi_dmul>
 8013722:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8013726:	f7ec fdb9 	bl	800029c <__adddf3>
 801372a:	4682      	mov	sl, r0
 801372c:	468b      	mov	fp, r1
 801372e:	e770      	b.n	8013612 <_strtod_l+0xa62>
 8013730:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8013734:	e7e0      	b.n	80136f8 <_strtod_l+0xb48>
 8013736:	a30e      	add	r3, pc, #56	@ (adr r3, 8013770 <_strtod_l+0xbc0>)
 8013738:	e9d3 2300 	ldrd	r2, r3, [r3]
 801373c:	f7ed f9d6 	bl	8000aec <__aeabi_dcmplt>
 8013740:	e798      	b.n	8013674 <_strtod_l+0xac4>
 8013742:	2300      	movs	r3, #0
 8013744:	930e      	str	r3, [sp, #56]	@ 0x38
 8013746:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8013748:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801374a:	6013      	str	r3, [r2, #0]
 801374c:	f7ff ba6d 	b.w	8012c2a <_strtod_l+0x7a>
 8013750:	2a65      	cmp	r2, #101	@ 0x65
 8013752:	f43f ab68 	beq.w	8012e26 <_strtod_l+0x276>
 8013756:	2a45      	cmp	r2, #69	@ 0x45
 8013758:	f43f ab65 	beq.w	8012e26 <_strtod_l+0x276>
 801375c:	2301      	movs	r3, #1
 801375e:	f7ff bba0 	b.w	8012ea2 <_strtod_l+0x2f2>
 8013762:	bf00      	nop
 8013764:	f3af 8000 	nop.w
 8013768:	ffc00000 	.word	0xffc00000
 801376c:	41dfffff 	.word	0x41dfffff
 8013770:	94a03595 	.word	0x94a03595
 8013774:	3fcfffff 	.word	0x3fcfffff

08013778 <_strtod_r>:
 8013778:	4b01      	ldr	r3, [pc, #4]	@ (8013780 <_strtod_r+0x8>)
 801377a:	f7ff ba19 	b.w	8012bb0 <_strtod_l>
 801377e:	bf00      	nop
 8013780:	20000064 	.word	0x20000064

08013784 <_strtol_l.isra.0>:
 8013784:	2b24      	cmp	r3, #36	@ 0x24
 8013786:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801378a:	4686      	mov	lr, r0
 801378c:	4690      	mov	r8, r2
 801378e:	d801      	bhi.n	8013794 <_strtol_l.isra.0+0x10>
 8013790:	2b01      	cmp	r3, #1
 8013792:	d106      	bne.n	80137a2 <_strtol_l.isra.0+0x1e>
 8013794:	f000 f92a 	bl	80139ec <__errno>
 8013798:	2316      	movs	r3, #22
 801379a:	6003      	str	r3, [r0, #0]
 801379c:	2000      	movs	r0, #0
 801379e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80137a2:	4834      	ldr	r0, [pc, #208]	@ (8013874 <_strtol_l.isra.0+0xf0>)
 80137a4:	460d      	mov	r5, r1
 80137a6:	462a      	mov	r2, r5
 80137a8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80137ac:	5d06      	ldrb	r6, [r0, r4]
 80137ae:	f016 0608 	ands.w	r6, r6, #8
 80137b2:	d1f8      	bne.n	80137a6 <_strtol_l.isra.0+0x22>
 80137b4:	2c2d      	cmp	r4, #45	@ 0x2d
 80137b6:	d110      	bne.n	80137da <_strtol_l.isra.0+0x56>
 80137b8:	782c      	ldrb	r4, [r5, #0]
 80137ba:	2601      	movs	r6, #1
 80137bc:	1c95      	adds	r5, r2, #2
 80137be:	f033 0210 	bics.w	r2, r3, #16
 80137c2:	d115      	bne.n	80137f0 <_strtol_l.isra.0+0x6c>
 80137c4:	2c30      	cmp	r4, #48	@ 0x30
 80137c6:	d10d      	bne.n	80137e4 <_strtol_l.isra.0+0x60>
 80137c8:	782a      	ldrb	r2, [r5, #0]
 80137ca:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80137ce:	2a58      	cmp	r2, #88	@ 0x58
 80137d0:	d108      	bne.n	80137e4 <_strtol_l.isra.0+0x60>
 80137d2:	786c      	ldrb	r4, [r5, #1]
 80137d4:	3502      	adds	r5, #2
 80137d6:	2310      	movs	r3, #16
 80137d8:	e00a      	b.n	80137f0 <_strtol_l.isra.0+0x6c>
 80137da:	2c2b      	cmp	r4, #43	@ 0x2b
 80137dc:	bf04      	itt	eq
 80137de:	782c      	ldrbeq	r4, [r5, #0]
 80137e0:	1c95      	addeq	r5, r2, #2
 80137e2:	e7ec      	b.n	80137be <_strtol_l.isra.0+0x3a>
 80137e4:	2b00      	cmp	r3, #0
 80137e6:	d1f6      	bne.n	80137d6 <_strtol_l.isra.0+0x52>
 80137e8:	2c30      	cmp	r4, #48	@ 0x30
 80137ea:	bf14      	ite	ne
 80137ec:	230a      	movne	r3, #10
 80137ee:	2308      	moveq	r3, #8
 80137f0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80137f4:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 80137f8:	2200      	movs	r2, #0
 80137fa:	fbbc f9f3 	udiv	r9, ip, r3
 80137fe:	4610      	mov	r0, r2
 8013800:	fb03 ca19 	mls	sl, r3, r9, ip
 8013804:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8013808:	2f09      	cmp	r7, #9
 801380a:	d80f      	bhi.n	801382c <_strtol_l.isra.0+0xa8>
 801380c:	463c      	mov	r4, r7
 801380e:	42a3      	cmp	r3, r4
 8013810:	dd1b      	ble.n	801384a <_strtol_l.isra.0+0xc6>
 8013812:	1c57      	adds	r7, r2, #1
 8013814:	d007      	beq.n	8013826 <_strtol_l.isra.0+0xa2>
 8013816:	4581      	cmp	r9, r0
 8013818:	d314      	bcc.n	8013844 <_strtol_l.isra.0+0xc0>
 801381a:	d101      	bne.n	8013820 <_strtol_l.isra.0+0x9c>
 801381c:	45a2      	cmp	sl, r4
 801381e:	db11      	blt.n	8013844 <_strtol_l.isra.0+0xc0>
 8013820:	fb00 4003 	mla	r0, r0, r3, r4
 8013824:	2201      	movs	r2, #1
 8013826:	f815 4b01 	ldrb.w	r4, [r5], #1
 801382a:	e7eb      	b.n	8013804 <_strtol_l.isra.0+0x80>
 801382c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8013830:	2f19      	cmp	r7, #25
 8013832:	d801      	bhi.n	8013838 <_strtol_l.isra.0+0xb4>
 8013834:	3c37      	subs	r4, #55	@ 0x37
 8013836:	e7ea      	b.n	801380e <_strtol_l.isra.0+0x8a>
 8013838:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801383c:	2f19      	cmp	r7, #25
 801383e:	d804      	bhi.n	801384a <_strtol_l.isra.0+0xc6>
 8013840:	3c57      	subs	r4, #87	@ 0x57
 8013842:	e7e4      	b.n	801380e <_strtol_l.isra.0+0x8a>
 8013844:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8013848:	e7ed      	b.n	8013826 <_strtol_l.isra.0+0xa2>
 801384a:	1c53      	adds	r3, r2, #1
 801384c:	d108      	bne.n	8013860 <_strtol_l.isra.0+0xdc>
 801384e:	2322      	movs	r3, #34	@ 0x22
 8013850:	f8ce 3000 	str.w	r3, [lr]
 8013854:	4660      	mov	r0, ip
 8013856:	f1b8 0f00 	cmp.w	r8, #0
 801385a:	d0a0      	beq.n	801379e <_strtol_l.isra.0+0x1a>
 801385c:	1e69      	subs	r1, r5, #1
 801385e:	e006      	b.n	801386e <_strtol_l.isra.0+0xea>
 8013860:	b106      	cbz	r6, 8013864 <_strtol_l.isra.0+0xe0>
 8013862:	4240      	negs	r0, r0
 8013864:	f1b8 0f00 	cmp.w	r8, #0
 8013868:	d099      	beq.n	801379e <_strtol_l.isra.0+0x1a>
 801386a:	2a00      	cmp	r2, #0
 801386c:	d1f6      	bne.n	801385c <_strtol_l.isra.0+0xd8>
 801386e:	f8c8 1000 	str.w	r1, [r8]
 8013872:	e794      	b.n	801379e <_strtol_l.isra.0+0x1a>
 8013874:	08017959 	.word	0x08017959

08013878 <_strtol_r>:
 8013878:	f7ff bf84 	b.w	8013784 <_strtol_l.isra.0>

0801387c <_fwalk_sglue>:
 801387c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013880:	4607      	mov	r7, r0
 8013882:	4688      	mov	r8, r1
 8013884:	4614      	mov	r4, r2
 8013886:	2600      	movs	r6, #0
 8013888:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801388c:	f1b9 0901 	subs.w	r9, r9, #1
 8013890:	d505      	bpl.n	801389e <_fwalk_sglue+0x22>
 8013892:	6824      	ldr	r4, [r4, #0]
 8013894:	2c00      	cmp	r4, #0
 8013896:	d1f7      	bne.n	8013888 <_fwalk_sglue+0xc>
 8013898:	4630      	mov	r0, r6
 801389a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801389e:	89ab      	ldrh	r3, [r5, #12]
 80138a0:	2b01      	cmp	r3, #1
 80138a2:	d907      	bls.n	80138b4 <_fwalk_sglue+0x38>
 80138a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80138a8:	3301      	adds	r3, #1
 80138aa:	d003      	beq.n	80138b4 <_fwalk_sglue+0x38>
 80138ac:	4629      	mov	r1, r5
 80138ae:	4638      	mov	r0, r7
 80138b0:	47c0      	blx	r8
 80138b2:	4306      	orrs	r6, r0
 80138b4:	3568      	adds	r5, #104	@ 0x68
 80138b6:	e7e9      	b.n	801388c <_fwalk_sglue+0x10>

080138b8 <iprintf>:
 80138b8:	b40f      	push	{r0, r1, r2, r3}
 80138ba:	b507      	push	{r0, r1, r2, lr}
 80138bc:	4906      	ldr	r1, [pc, #24]	@ (80138d8 <iprintf+0x20>)
 80138be:	ab04      	add	r3, sp, #16
 80138c0:	6808      	ldr	r0, [r1, #0]
 80138c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80138c6:	6881      	ldr	r1, [r0, #8]
 80138c8:	9301      	str	r3, [sp, #4]
 80138ca:	f001 fc3d 	bl	8015148 <_vfiprintf_r>
 80138ce:	b003      	add	sp, #12
 80138d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80138d4:	b004      	add	sp, #16
 80138d6:	4770      	bx	lr
 80138d8:	200001d0 	.word	0x200001d0

080138dc <_puts_r>:
 80138dc:	6a03      	ldr	r3, [r0, #32]
 80138de:	b570      	push	{r4, r5, r6, lr}
 80138e0:	6884      	ldr	r4, [r0, #8]
 80138e2:	4605      	mov	r5, r0
 80138e4:	460e      	mov	r6, r1
 80138e6:	b90b      	cbnz	r3, 80138ec <_puts_r+0x10>
 80138e8:	f7ff f92c 	bl	8012b44 <__sinit>
 80138ec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80138ee:	07db      	lsls	r3, r3, #31
 80138f0:	d405      	bmi.n	80138fe <_puts_r+0x22>
 80138f2:	89a3      	ldrh	r3, [r4, #12]
 80138f4:	0598      	lsls	r0, r3, #22
 80138f6:	d402      	bmi.n	80138fe <_puts_r+0x22>
 80138f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80138fa:	f000 f8a2 	bl	8013a42 <__retarget_lock_acquire_recursive>
 80138fe:	89a3      	ldrh	r3, [r4, #12]
 8013900:	0719      	lsls	r1, r3, #28
 8013902:	d502      	bpl.n	801390a <_puts_r+0x2e>
 8013904:	6923      	ldr	r3, [r4, #16]
 8013906:	2b00      	cmp	r3, #0
 8013908:	d135      	bne.n	8013976 <_puts_r+0x9a>
 801390a:	4621      	mov	r1, r4
 801390c:	4628      	mov	r0, r5
 801390e:	f002 fb4b 	bl	8015fa8 <__swsetup_r>
 8013912:	b380      	cbz	r0, 8013976 <_puts_r+0x9a>
 8013914:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8013918:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801391a:	07da      	lsls	r2, r3, #31
 801391c:	d405      	bmi.n	801392a <_puts_r+0x4e>
 801391e:	89a3      	ldrh	r3, [r4, #12]
 8013920:	059b      	lsls	r3, r3, #22
 8013922:	d402      	bmi.n	801392a <_puts_r+0x4e>
 8013924:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013926:	f000 f88d 	bl	8013a44 <__retarget_lock_release_recursive>
 801392a:	4628      	mov	r0, r5
 801392c:	bd70      	pop	{r4, r5, r6, pc}
 801392e:	2b00      	cmp	r3, #0
 8013930:	da04      	bge.n	801393c <_puts_r+0x60>
 8013932:	69a2      	ldr	r2, [r4, #24]
 8013934:	429a      	cmp	r2, r3
 8013936:	dc17      	bgt.n	8013968 <_puts_r+0x8c>
 8013938:	290a      	cmp	r1, #10
 801393a:	d015      	beq.n	8013968 <_puts_r+0x8c>
 801393c:	6823      	ldr	r3, [r4, #0]
 801393e:	1c5a      	adds	r2, r3, #1
 8013940:	6022      	str	r2, [r4, #0]
 8013942:	7019      	strb	r1, [r3, #0]
 8013944:	68a3      	ldr	r3, [r4, #8]
 8013946:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801394a:	3b01      	subs	r3, #1
 801394c:	60a3      	str	r3, [r4, #8]
 801394e:	2900      	cmp	r1, #0
 8013950:	d1ed      	bne.n	801392e <_puts_r+0x52>
 8013952:	2b00      	cmp	r3, #0
 8013954:	da11      	bge.n	801397a <_puts_r+0x9e>
 8013956:	4622      	mov	r2, r4
 8013958:	210a      	movs	r1, #10
 801395a:	4628      	mov	r0, r5
 801395c:	f002 fae5 	bl	8015f2a <__swbuf_r>
 8013960:	3001      	adds	r0, #1
 8013962:	d0d7      	beq.n	8013914 <_puts_r+0x38>
 8013964:	250a      	movs	r5, #10
 8013966:	e7d7      	b.n	8013918 <_puts_r+0x3c>
 8013968:	4622      	mov	r2, r4
 801396a:	4628      	mov	r0, r5
 801396c:	f002 fadd 	bl	8015f2a <__swbuf_r>
 8013970:	3001      	adds	r0, #1
 8013972:	d1e7      	bne.n	8013944 <_puts_r+0x68>
 8013974:	e7ce      	b.n	8013914 <_puts_r+0x38>
 8013976:	3e01      	subs	r6, #1
 8013978:	e7e4      	b.n	8013944 <_puts_r+0x68>
 801397a:	6823      	ldr	r3, [r4, #0]
 801397c:	1c5a      	adds	r2, r3, #1
 801397e:	6022      	str	r2, [r4, #0]
 8013980:	220a      	movs	r2, #10
 8013982:	701a      	strb	r2, [r3, #0]
 8013984:	e7ee      	b.n	8013964 <_puts_r+0x88>
	...

08013988 <puts>:
 8013988:	4b02      	ldr	r3, [pc, #8]	@ (8013994 <puts+0xc>)
 801398a:	4601      	mov	r1, r0
 801398c:	6818      	ldr	r0, [r3, #0]
 801398e:	f7ff bfa5 	b.w	80138dc <_puts_r>
 8013992:	bf00      	nop
 8013994:	200001d0 	.word	0x200001d0

08013998 <memset>:
 8013998:	4402      	add	r2, r0
 801399a:	4603      	mov	r3, r0
 801399c:	4293      	cmp	r3, r2
 801399e:	d100      	bne.n	80139a2 <memset+0xa>
 80139a0:	4770      	bx	lr
 80139a2:	f803 1b01 	strb.w	r1, [r3], #1
 80139a6:	e7f9      	b.n	801399c <memset+0x4>

080139a8 <strncmp>:
 80139a8:	b510      	push	{r4, lr}
 80139aa:	b16a      	cbz	r2, 80139c8 <strncmp+0x20>
 80139ac:	3901      	subs	r1, #1
 80139ae:	1884      	adds	r4, r0, r2
 80139b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80139b4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80139b8:	429a      	cmp	r2, r3
 80139ba:	d103      	bne.n	80139c4 <strncmp+0x1c>
 80139bc:	42a0      	cmp	r0, r4
 80139be:	d001      	beq.n	80139c4 <strncmp+0x1c>
 80139c0:	2a00      	cmp	r2, #0
 80139c2:	d1f5      	bne.n	80139b0 <strncmp+0x8>
 80139c4:	1ad0      	subs	r0, r2, r3
 80139c6:	bd10      	pop	{r4, pc}
 80139c8:	4610      	mov	r0, r2
 80139ca:	e7fc      	b.n	80139c6 <strncmp+0x1e>

080139cc <_sbrk_r>:
 80139cc:	b538      	push	{r3, r4, r5, lr}
 80139ce:	4d06      	ldr	r5, [pc, #24]	@ (80139e8 <_sbrk_r+0x1c>)
 80139d0:	2300      	movs	r3, #0
 80139d2:	4604      	mov	r4, r0
 80139d4:	4608      	mov	r0, r1
 80139d6:	602b      	str	r3, [r5, #0]
 80139d8:	f7f7 f81e 	bl	800aa18 <_sbrk>
 80139dc:	1c43      	adds	r3, r0, #1
 80139de:	d102      	bne.n	80139e6 <_sbrk_r+0x1a>
 80139e0:	682b      	ldr	r3, [r5, #0]
 80139e2:	b103      	cbz	r3, 80139e6 <_sbrk_r+0x1a>
 80139e4:	6023      	str	r3, [r4, #0]
 80139e6:	bd38      	pop	{r3, r4, r5, pc}
 80139e8:	20002874 	.word	0x20002874

080139ec <__errno>:
 80139ec:	4b01      	ldr	r3, [pc, #4]	@ (80139f4 <__errno+0x8>)
 80139ee:	6818      	ldr	r0, [r3, #0]
 80139f0:	4770      	bx	lr
 80139f2:	bf00      	nop
 80139f4:	200001d0 	.word	0x200001d0

080139f8 <__libc_init_array>:
 80139f8:	b570      	push	{r4, r5, r6, lr}
 80139fa:	4d0d      	ldr	r5, [pc, #52]	@ (8013a30 <__libc_init_array+0x38>)
 80139fc:	4c0d      	ldr	r4, [pc, #52]	@ (8013a34 <__libc_init_array+0x3c>)
 80139fe:	1b64      	subs	r4, r4, r5
 8013a00:	10a4      	asrs	r4, r4, #2
 8013a02:	2600      	movs	r6, #0
 8013a04:	42a6      	cmp	r6, r4
 8013a06:	d109      	bne.n	8013a1c <__libc_init_array+0x24>
 8013a08:	4d0b      	ldr	r5, [pc, #44]	@ (8013a38 <__libc_init_array+0x40>)
 8013a0a:	4c0c      	ldr	r4, [pc, #48]	@ (8013a3c <__libc_init_array+0x44>)
 8013a0c:	f002 fc98 	bl	8016340 <_init>
 8013a10:	1b64      	subs	r4, r4, r5
 8013a12:	10a4      	asrs	r4, r4, #2
 8013a14:	2600      	movs	r6, #0
 8013a16:	42a6      	cmp	r6, r4
 8013a18:	d105      	bne.n	8013a26 <__libc_init_array+0x2e>
 8013a1a:	bd70      	pop	{r4, r5, r6, pc}
 8013a1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8013a20:	4798      	blx	r3
 8013a22:	3601      	adds	r6, #1
 8013a24:	e7ee      	b.n	8013a04 <__libc_init_array+0xc>
 8013a26:	f855 3b04 	ldr.w	r3, [r5], #4
 8013a2a:	4798      	blx	r3
 8013a2c:	3601      	adds	r6, #1
 8013a2e:	e7f2      	b.n	8013a16 <__libc_init_array+0x1e>
	...

08013a40 <__retarget_lock_init_recursive>:
 8013a40:	4770      	bx	lr

08013a42 <__retarget_lock_acquire_recursive>:
 8013a42:	4770      	bx	lr

08013a44 <__retarget_lock_release_recursive>:
 8013a44:	4770      	bx	lr
	...

08013a48 <_localeconv_r>:
 8013a48:	4800      	ldr	r0, [pc, #0]	@ (8013a4c <_localeconv_r+0x4>)
 8013a4a:	4770      	bx	lr
 8013a4c:	20000154 	.word	0x20000154

08013a50 <memcpy>:
 8013a50:	440a      	add	r2, r1
 8013a52:	4291      	cmp	r1, r2
 8013a54:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8013a58:	d100      	bne.n	8013a5c <memcpy+0xc>
 8013a5a:	4770      	bx	lr
 8013a5c:	b510      	push	{r4, lr}
 8013a5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013a62:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013a66:	4291      	cmp	r1, r2
 8013a68:	d1f9      	bne.n	8013a5e <memcpy+0xe>
 8013a6a:	bd10      	pop	{r4, pc}
 8013a6c:	0000      	movs	r0, r0
	...

08013a70 <nan>:
 8013a70:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8013a78 <nan+0x8>
 8013a74:	4770      	bx	lr
 8013a76:	bf00      	nop
 8013a78:	00000000 	.word	0x00000000
 8013a7c:	7ff80000 	.word	0x7ff80000

08013a80 <nanf>:
 8013a80:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8013a88 <nanf+0x8>
 8013a84:	4770      	bx	lr
 8013a86:	bf00      	nop
 8013a88:	7fc00000 	.word	0x7fc00000

08013a8c <quorem>:
 8013a8c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a90:	6903      	ldr	r3, [r0, #16]
 8013a92:	690c      	ldr	r4, [r1, #16]
 8013a94:	42a3      	cmp	r3, r4
 8013a96:	4607      	mov	r7, r0
 8013a98:	db7e      	blt.n	8013b98 <quorem+0x10c>
 8013a9a:	3c01      	subs	r4, #1
 8013a9c:	f101 0814 	add.w	r8, r1, #20
 8013aa0:	00a3      	lsls	r3, r4, #2
 8013aa2:	f100 0514 	add.w	r5, r0, #20
 8013aa6:	9300      	str	r3, [sp, #0]
 8013aa8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013aac:	9301      	str	r3, [sp, #4]
 8013aae:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8013ab2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013ab6:	3301      	adds	r3, #1
 8013ab8:	429a      	cmp	r2, r3
 8013aba:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8013abe:	fbb2 f6f3 	udiv	r6, r2, r3
 8013ac2:	d32e      	bcc.n	8013b22 <quorem+0x96>
 8013ac4:	f04f 0a00 	mov.w	sl, #0
 8013ac8:	46c4      	mov	ip, r8
 8013aca:	46ae      	mov	lr, r5
 8013acc:	46d3      	mov	fp, sl
 8013ace:	f85c 3b04 	ldr.w	r3, [ip], #4
 8013ad2:	b298      	uxth	r0, r3
 8013ad4:	fb06 a000 	mla	r0, r6, r0, sl
 8013ad8:	0c02      	lsrs	r2, r0, #16
 8013ada:	0c1b      	lsrs	r3, r3, #16
 8013adc:	fb06 2303 	mla	r3, r6, r3, r2
 8013ae0:	f8de 2000 	ldr.w	r2, [lr]
 8013ae4:	b280      	uxth	r0, r0
 8013ae6:	b292      	uxth	r2, r2
 8013ae8:	1a12      	subs	r2, r2, r0
 8013aea:	445a      	add	r2, fp
 8013aec:	f8de 0000 	ldr.w	r0, [lr]
 8013af0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013af4:	b29b      	uxth	r3, r3
 8013af6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8013afa:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8013afe:	b292      	uxth	r2, r2
 8013b00:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8013b04:	45e1      	cmp	r9, ip
 8013b06:	f84e 2b04 	str.w	r2, [lr], #4
 8013b0a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8013b0e:	d2de      	bcs.n	8013ace <quorem+0x42>
 8013b10:	9b00      	ldr	r3, [sp, #0]
 8013b12:	58eb      	ldr	r3, [r5, r3]
 8013b14:	b92b      	cbnz	r3, 8013b22 <quorem+0x96>
 8013b16:	9b01      	ldr	r3, [sp, #4]
 8013b18:	3b04      	subs	r3, #4
 8013b1a:	429d      	cmp	r5, r3
 8013b1c:	461a      	mov	r2, r3
 8013b1e:	d32f      	bcc.n	8013b80 <quorem+0xf4>
 8013b20:	613c      	str	r4, [r7, #16]
 8013b22:	4638      	mov	r0, r7
 8013b24:	f001 ffa2 	bl	8015a6c <__mcmp>
 8013b28:	2800      	cmp	r0, #0
 8013b2a:	db25      	blt.n	8013b78 <quorem+0xec>
 8013b2c:	4629      	mov	r1, r5
 8013b2e:	2000      	movs	r0, #0
 8013b30:	f858 2b04 	ldr.w	r2, [r8], #4
 8013b34:	f8d1 c000 	ldr.w	ip, [r1]
 8013b38:	fa1f fe82 	uxth.w	lr, r2
 8013b3c:	fa1f f38c 	uxth.w	r3, ip
 8013b40:	eba3 030e 	sub.w	r3, r3, lr
 8013b44:	4403      	add	r3, r0
 8013b46:	0c12      	lsrs	r2, r2, #16
 8013b48:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8013b4c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8013b50:	b29b      	uxth	r3, r3
 8013b52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013b56:	45c1      	cmp	r9, r8
 8013b58:	f841 3b04 	str.w	r3, [r1], #4
 8013b5c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8013b60:	d2e6      	bcs.n	8013b30 <quorem+0xa4>
 8013b62:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013b66:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013b6a:	b922      	cbnz	r2, 8013b76 <quorem+0xea>
 8013b6c:	3b04      	subs	r3, #4
 8013b6e:	429d      	cmp	r5, r3
 8013b70:	461a      	mov	r2, r3
 8013b72:	d30b      	bcc.n	8013b8c <quorem+0x100>
 8013b74:	613c      	str	r4, [r7, #16]
 8013b76:	3601      	adds	r6, #1
 8013b78:	4630      	mov	r0, r6
 8013b7a:	b003      	add	sp, #12
 8013b7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b80:	6812      	ldr	r2, [r2, #0]
 8013b82:	3b04      	subs	r3, #4
 8013b84:	2a00      	cmp	r2, #0
 8013b86:	d1cb      	bne.n	8013b20 <quorem+0x94>
 8013b88:	3c01      	subs	r4, #1
 8013b8a:	e7c6      	b.n	8013b1a <quorem+0x8e>
 8013b8c:	6812      	ldr	r2, [r2, #0]
 8013b8e:	3b04      	subs	r3, #4
 8013b90:	2a00      	cmp	r2, #0
 8013b92:	d1ef      	bne.n	8013b74 <quorem+0xe8>
 8013b94:	3c01      	subs	r4, #1
 8013b96:	e7ea      	b.n	8013b6e <quorem+0xe2>
 8013b98:	2000      	movs	r0, #0
 8013b9a:	e7ee      	b.n	8013b7a <quorem+0xee>
 8013b9c:	0000      	movs	r0, r0
	...

08013ba0 <_dtoa_r>:
 8013ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ba4:	69c7      	ldr	r7, [r0, #28]
 8013ba6:	b097      	sub	sp, #92	@ 0x5c
 8013ba8:	ed8d 0b04 	vstr	d0, [sp, #16]
 8013bac:	ec55 4b10 	vmov	r4, r5, d0
 8013bb0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8013bb2:	9107      	str	r1, [sp, #28]
 8013bb4:	4681      	mov	r9, r0
 8013bb6:	920c      	str	r2, [sp, #48]	@ 0x30
 8013bb8:	9311      	str	r3, [sp, #68]	@ 0x44
 8013bba:	b97f      	cbnz	r7, 8013bdc <_dtoa_r+0x3c>
 8013bbc:	2010      	movs	r0, #16
 8013bbe:	f7fe fabb 	bl	8012138 <malloc>
 8013bc2:	4602      	mov	r2, r0
 8013bc4:	f8c9 001c 	str.w	r0, [r9, #28]
 8013bc8:	b920      	cbnz	r0, 8013bd4 <_dtoa_r+0x34>
 8013bca:	4ba9      	ldr	r3, [pc, #676]	@ (8013e70 <_dtoa_r+0x2d0>)
 8013bcc:	21ef      	movs	r1, #239	@ 0xef
 8013bce:	48a9      	ldr	r0, [pc, #676]	@ (8013e74 <_dtoa_r+0x2d4>)
 8013bd0:	f002 fb32 	bl	8016238 <__assert_func>
 8013bd4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8013bd8:	6007      	str	r7, [r0, #0]
 8013bda:	60c7      	str	r7, [r0, #12]
 8013bdc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013be0:	6819      	ldr	r1, [r3, #0]
 8013be2:	b159      	cbz	r1, 8013bfc <_dtoa_r+0x5c>
 8013be4:	685a      	ldr	r2, [r3, #4]
 8013be6:	604a      	str	r2, [r1, #4]
 8013be8:	2301      	movs	r3, #1
 8013bea:	4093      	lsls	r3, r2
 8013bec:	608b      	str	r3, [r1, #8]
 8013bee:	4648      	mov	r0, r9
 8013bf0:	f001 fcc0 	bl	8015574 <_Bfree>
 8013bf4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013bf8:	2200      	movs	r2, #0
 8013bfa:	601a      	str	r2, [r3, #0]
 8013bfc:	1e2b      	subs	r3, r5, #0
 8013bfe:	bfb9      	ittee	lt
 8013c00:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8013c04:	9305      	strlt	r3, [sp, #20]
 8013c06:	2300      	movge	r3, #0
 8013c08:	6033      	strge	r3, [r6, #0]
 8013c0a:	9f05      	ldr	r7, [sp, #20]
 8013c0c:	4b9a      	ldr	r3, [pc, #616]	@ (8013e78 <_dtoa_r+0x2d8>)
 8013c0e:	bfbc      	itt	lt
 8013c10:	2201      	movlt	r2, #1
 8013c12:	6032      	strlt	r2, [r6, #0]
 8013c14:	43bb      	bics	r3, r7
 8013c16:	d112      	bne.n	8013c3e <_dtoa_r+0x9e>
 8013c18:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8013c1a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8013c1e:	6013      	str	r3, [r2, #0]
 8013c20:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8013c24:	4323      	orrs	r3, r4
 8013c26:	f000 855a 	beq.w	80146de <_dtoa_r+0xb3e>
 8013c2a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013c2c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8013e8c <_dtoa_r+0x2ec>
 8013c30:	2b00      	cmp	r3, #0
 8013c32:	f000 855c 	beq.w	80146ee <_dtoa_r+0xb4e>
 8013c36:	f10a 0303 	add.w	r3, sl, #3
 8013c3a:	f000 bd56 	b.w	80146ea <_dtoa_r+0xb4a>
 8013c3e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8013c42:	2200      	movs	r2, #0
 8013c44:	ec51 0b17 	vmov	r0, r1, d7
 8013c48:	2300      	movs	r3, #0
 8013c4a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8013c4e:	f7ec ff43 	bl	8000ad8 <__aeabi_dcmpeq>
 8013c52:	4680      	mov	r8, r0
 8013c54:	b158      	cbz	r0, 8013c6e <_dtoa_r+0xce>
 8013c56:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8013c58:	2301      	movs	r3, #1
 8013c5a:	6013      	str	r3, [r2, #0]
 8013c5c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013c5e:	b113      	cbz	r3, 8013c66 <_dtoa_r+0xc6>
 8013c60:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8013c62:	4b86      	ldr	r3, [pc, #536]	@ (8013e7c <_dtoa_r+0x2dc>)
 8013c64:	6013      	str	r3, [r2, #0]
 8013c66:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8013e90 <_dtoa_r+0x2f0>
 8013c6a:	f000 bd40 	b.w	80146ee <_dtoa_r+0xb4e>
 8013c6e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8013c72:	aa14      	add	r2, sp, #80	@ 0x50
 8013c74:	a915      	add	r1, sp, #84	@ 0x54
 8013c76:	4648      	mov	r0, r9
 8013c78:	f002 f818 	bl	8015cac <__d2b>
 8013c7c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8013c80:	9002      	str	r0, [sp, #8]
 8013c82:	2e00      	cmp	r6, #0
 8013c84:	d078      	beq.n	8013d78 <_dtoa_r+0x1d8>
 8013c86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013c88:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8013c8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013c90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013c94:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8013c98:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8013c9c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8013ca0:	4619      	mov	r1, r3
 8013ca2:	2200      	movs	r2, #0
 8013ca4:	4b76      	ldr	r3, [pc, #472]	@ (8013e80 <_dtoa_r+0x2e0>)
 8013ca6:	f7ec faf7 	bl	8000298 <__aeabi_dsub>
 8013caa:	a36b      	add	r3, pc, #428	@ (adr r3, 8013e58 <_dtoa_r+0x2b8>)
 8013cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013cb0:	f7ec fcaa 	bl	8000608 <__aeabi_dmul>
 8013cb4:	a36a      	add	r3, pc, #424	@ (adr r3, 8013e60 <_dtoa_r+0x2c0>)
 8013cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013cba:	f7ec faef 	bl	800029c <__adddf3>
 8013cbe:	4604      	mov	r4, r0
 8013cc0:	4630      	mov	r0, r6
 8013cc2:	460d      	mov	r5, r1
 8013cc4:	f7ec fc36 	bl	8000534 <__aeabi_i2d>
 8013cc8:	a367      	add	r3, pc, #412	@ (adr r3, 8013e68 <_dtoa_r+0x2c8>)
 8013cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013cce:	f7ec fc9b 	bl	8000608 <__aeabi_dmul>
 8013cd2:	4602      	mov	r2, r0
 8013cd4:	460b      	mov	r3, r1
 8013cd6:	4620      	mov	r0, r4
 8013cd8:	4629      	mov	r1, r5
 8013cda:	f7ec fadf 	bl	800029c <__adddf3>
 8013cde:	4604      	mov	r4, r0
 8013ce0:	460d      	mov	r5, r1
 8013ce2:	f7ec ff41 	bl	8000b68 <__aeabi_d2iz>
 8013ce6:	2200      	movs	r2, #0
 8013ce8:	4607      	mov	r7, r0
 8013cea:	2300      	movs	r3, #0
 8013cec:	4620      	mov	r0, r4
 8013cee:	4629      	mov	r1, r5
 8013cf0:	f7ec fefc 	bl	8000aec <__aeabi_dcmplt>
 8013cf4:	b140      	cbz	r0, 8013d08 <_dtoa_r+0x168>
 8013cf6:	4638      	mov	r0, r7
 8013cf8:	f7ec fc1c 	bl	8000534 <__aeabi_i2d>
 8013cfc:	4622      	mov	r2, r4
 8013cfe:	462b      	mov	r3, r5
 8013d00:	f7ec feea 	bl	8000ad8 <__aeabi_dcmpeq>
 8013d04:	b900      	cbnz	r0, 8013d08 <_dtoa_r+0x168>
 8013d06:	3f01      	subs	r7, #1
 8013d08:	2f16      	cmp	r7, #22
 8013d0a:	d852      	bhi.n	8013db2 <_dtoa_r+0x212>
 8013d0c:	4b5d      	ldr	r3, [pc, #372]	@ (8013e84 <_dtoa_r+0x2e4>)
 8013d0e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d16:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013d1a:	f7ec fee7 	bl	8000aec <__aeabi_dcmplt>
 8013d1e:	2800      	cmp	r0, #0
 8013d20:	d049      	beq.n	8013db6 <_dtoa_r+0x216>
 8013d22:	3f01      	subs	r7, #1
 8013d24:	2300      	movs	r3, #0
 8013d26:	9310      	str	r3, [sp, #64]	@ 0x40
 8013d28:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8013d2a:	1b9b      	subs	r3, r3, r6
 8013d2c:	1e5a      	subs	r2, r3, #1
 8013d2e:	bf45      	ittet	mi
 8013d30:	f1c3 0301 	rsbmi	r3, r3, #1
 8013d34:	9300      	strmi	r3, [sp, #0]
 8013d36:	2300      	movpl	r3, #0
 8013d38:	2300      	movmi	r3, #0
 8013d3a:	9206      	str	r2, [sp, #24]
 8013d3c:	bf54      	ite	pl
 8013d3e:	9300      	strpl	r3, [sp, #0]
 8013d40:	9306      	strmi	r3, [sp, #24]
 8013d42:	2f00      	cmp	r7, #0
 8013d44:	db39      	blt.n	8013dba <_dtoa_r+0x21a>
 8013d46:	9b06      	ldr	r3, [sp, #24]
 8013d48:	970d      	str	r7, [sp, #52]	@ 0x34
 8013d4a:	443b      	add	r3, r7
 8013d4c:	9306      	str	r3, [sp, #24]
 8013d4e:	2300      	movs	r3, #0
 8013d50:	9308      	str	r3, [sp, #32]
 8013d52:	9b07      	ldr	r3, [sp, #28]
 8013d54:	2b09      	cmp	r3, #9
 8013d56:	d863      	bhi.n	8013e20 <_dtoa_r+0x280>
 8013d58:	2b05      	cmp	r3, #5
 8013d5a:	bfc4      	itt	gt
 8013d5c:	3b04      	subgt	r3, #4
 8013d5e:	9307      	strgt	r3, [sp, #28]
 8013d60:	9b07      	ldr	r3, [sp, #28]
 8013d62:	f1a3 0302 	sub.w	r3, r3, #2
 8013d66:	bfcc      	ite	gt
 8013d68:	2400      	movgt	r4, #0
 8013d6a:	2401      	movle	r4, #1
 8013d6c:	2b03      	cmp	r3, #3
 8013d6e:	d863      	bhi.n	8013e38 <_dtoa_r+0x298>
 8013d70:	e8df f003 	tbb	[pc, r3]
 8013d74:	2b375452 	.word	0x2b375452
 8013d78:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8013d7c:	441e      	add	r6, r3
 8013d7e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8013d82:	2b20      	cmp	r3, #32
 8013d84:	bfc1      	itttt	gt
 8013d86:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8013d8a:	409f      	lslgt	r7, r3
 8013d8c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8013d90:	fa24 f303 	lsrgt.w	r3, r4, r3
 8013d94:	bfd6      	itet	le
 8013d96:	f1c3 0320 	rsble	r3, r3, #32
 8013d9a:	ea47 0003 	orrgt.w	r0, r7, r3
 8013d9e:	fa04 f003 	lslle.w	r0, r4, r3
 8013da2:	f7ec fbb7 	bl	8000514 <__aeabi_ui2d>
 8013da6:	2201      	movs	r2, #1
 8013da8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8013dac:	3e01      	subs	r6, #1
 8013dae:	9212      	str	r2, [sp, #72]	@ 0x48
 8013db0:	e776      	b.n	8013ca0 <_dtoa_r+0x100>
 8013db2:	2301      	movs	r3, #1
 8013db4:	e7b7      	b.n	8013d26 <_dtoa_r+0x186>
 8013db6:	9010      	str	r0, [sp, #64]	@ 0x40
 8013db8:	e7b6      	b.n	8013d28 <_dtoa_r+0x188>
 8013dba:	9b00      	ldr	r3, [sp, #0]
 8013dbc:	1bdb      	subs	r3, r3, r7
 8013dbe:	9300      	str	r3, [sp, #0]
 8013dc0:	427b      	negs	r3, r7
 8013dc2:	9308      	str	r3, [sp, #32]
 8013dc4:	2300      	movs	r3, #0
 8013dc6:	930d      	str	r3, [sp, #52]	@ 0x34
 8013dc8:	e7c3      	b.n	8013d52 <_dtoa_r+0x1b2>
 8013dca:	2301      	movs	r3, #1
 8013dcc:	9309      	str	r3, [sp, #36]	@ 0x24
 8013dce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013dd0:	eb07 0b03 	add.w	fp, r7, r3
 8013dd4:	f10b 0301 	add.w	r3, fp, #1
 8013dd8:	2b01      	cmp	r3, #1
 8013dda:	9303      	str	r3, [sp, #12]
 8013ddc:	bfb8      	it	lt
 8013dde:	2301      	movlt	r3, #1
 8013de0:	e006      	b.n	8013df0 <_dtoa_r+0x250>
 8013de2:	2301      	movs	r3, #1
 8013de4:	9309      	str	r3, [sp, #36]	@ 0x24
 8013de6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013de8:	2b00      	cmp	r3, #0
 8013dea:	dd28      	ble.n	8013e3e <_dtoa_r+0x29e>
 8013dec:	469b      	mov	fp, r3
 8013dee:	9303      	str	r3, [sp, #12]
 8013df0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8013df4:	2100      	movs	r1, #0
 8013df6:	2204      	movs	r2, #4
 8013df8:	f102 0514 	add.w	r5, r2, #20
 8013dfc:	429d      	cmp	r5, r3
 8013dfe:	d926      	bls.n	8013e4e <_dtoa_r+0x2ae>
 8013e00:	6041      	str	r1, [r0, #4]
 8013e02:	4648      	mov	r0, r9
 8013e04:	f001 fb76 	bl	80154f4 <_Balloc>
 8013e08:	4682      	mov	sl, r0
 8013e0a:	2800      	cmp	r0, #0
 8013e0c:	d142      	bne.n	8013e94 <_dtoa_r+0x2f4>
 8013e0e:	4b1e      	ldr	r3, [pc, #120]	@ (8013e88 <_dtoa_r+0x2e8>)
 8013e10:	4602      	mov	r2, r0
 8013e12:	f240 11af 	movw	r1, #431	@ 0x1af
 8013e16:	e6da      	b.n	8013bce <_dtoa_r+0x2e>
 8013e18:	2300      	movs	r3, #0
 8013e1a:	e7e3      	b.n	8013de4 <_dtoa_r+0x244>
 8013e1c:	2300      	movs	r3, #0
 8013e1e:	e7d5      	b.n	8013dcc <_dtoa_r+0x22c>
 8013e20:	2401      	movs	r4, #1
 8013e22:	2300      	movs	r3, #0
 8013e24:	9307      	str	r3, [sp, #28]
 8013e26:	9409      	str	r4, [sp, #36]	@ 0x24
 8013e28:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8013e2c:	2200      	movs	r2, #0
 8013e2e:	f8cd b00c 	str.w	fp, [sp, #12]
 8013e32:	2312      	movs	r3, #18
 8013e34:	920c      	str	r2, [sp, #48]	@ 0x30
 8013e36:	e7db      	b.n	8013df0 <_dtoa_r+0x250>
 8013e38:	2301      	movs	r3, #1
 8013e3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8013e3c:	e7f4      	b.n	8013e28 <_dtoa_r+0x288>
 8013e3e:	f04f 0b01 	mov.w	fp, #1
 8013e42:	f8cd b00c 	str.w	fp, [sp, #12]
 8013e46:	465b      	mov	r3, fp
 8013e48:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8013e4c:	e7d0      	b.n	8013df0 <_dtoa_r+0x250>
 8013e4e:	3101      	adds	r1, #1
 8013e50:	0052      	lsls	r2, r2, #1
 8013e52:	e7d1      	b.n	8013df8 <_dtoa_r+0x258>
 8013e54:	f3af 8000 	nop.w
 8013e58:	636f4361 	.word	0x636f4361
 8013e5c:	3fd287a7 	.word	0x3fd287a7
 8013e60:	8b60c8b3 	.word	0x8b60c8b3
 8013e64:	3fc68a28 	.word	0x3fc68a28
 8013e68:	509f79fb 	.word	0x509f79fb
 8013e6c:	3fd34413 	.word	0x3fd34413
 8013e70:	08017780 	.word	0x08017780
 8013e74:	08017797 	.word	0x08017797
 8013e78:	7ff00000 	.word	0x7ff00000
 8013e7c:	08017741 	.word	0x08017741
 8013e80:	3ff80000 	.word	0x3ff80000
 8013e84:	08017a90 	.word	0x08017a90
 8013e88:	080177ef 	.word	0x080177ef
 8013e8c:	0801777c 	.word	0x0801777c
 8013e90:	08017740 	.word	0x08017740
 8013e94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013e98:	6018      	str	r0, [r3, #0]
 8013e9a:	9b03      	ldr	r3, [sp, #12]
 8013e9c:	2b0e      	cmp	r3, #14
 8013e9e:	f200 80a1 	bhi.w	8013fe4 <_dtoa_r+0x444>
 8013ea2:	2c00      	cmp	r4, #0
 8013ea4:	f000 809e 	beq.w	8013fe4 <_dtoa_r+0x444>
 8013ea8:	2f00      	cmp	r7, #0
 8013eaa:	dd33      	ble.n	8013f14 <_dtoa_r+0x374>
 8013eac:	4b9c      	ldr	r3, [pc, #624]	@ (8014120 <_dtoa_r+0x580>)
 8013eae:	f007 020f 	and.w	r2, r7, #15
 8013eb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013eb6:	ed93 7b00 	vldr	d7, [r3]
 8013eba:	05f8      	lsls	r0, r7, #23
 8013ebc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8013ec0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8013ec4:	d516      	bpl.n	8013ef4 <_dtoa_r+0x354>
 8013ec6:	4b97      	ldr	r3, [pc, #604]	@ (8014124 <_dtoa_r+0x584>)
 8013ec8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013ecc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013ed0:	f7ec fcc4 	bl	800085c <__aeabi_ddiv>
 8013ed4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013ed8:	f004 040f 	and.w	r4, r4, #15
 8013edc:	2603      	movs	r6, #3
 8013ede:	4d91      	ldr	r5, [pc, #580]	@ (8014124 <_dtoa_r+0x584>)
 8013ee0:	b954      	cbnz	r4, 8013ef8 <_dtoa_r+0x358>
 8013ee2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013ee6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013eea:	f7ec fcb7 	bl	800085c <__aeabi_ddiv>
 8013eee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013ef2:	e028      	b.n	8013f46 <_dtoa_r+0x3a6>
 8013ef4:	2602      	movs	r6, #2
 8013ef6:	e7f2      	b.n	8013ede <_dtoa_r+0x33e>
 8013ef8:	07e1      	lsls	r1, r4, #31
 8013efa:	d508      	bpl.n	8013f0e <_dtoa_r+0x36e>
 8013efc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013f00:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013f04:	f7ec fb80 	bl	8000608 <__aeabi_dmul>
 8013f08:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013f0c:	3601      	adds	r6, #1
 8013f0e:	1064      	asrs	r4, r4, #1
 8013f10:	3508      	adds	r5, #8
 8013f12:	e7e5      	b.n	8013ee0 <_dtoa_r+0x340>
 8013f14:	f000 80af 	beq.w	8014076 <_dtoa_r+0x4d6>
 8013f18:	427c      	negs	r4, r7
 8013f1a:	4b81      	ldr	r3, [pc, #516]	@ (8014120 <_dtoa_r+0x580>)
 8013f1c:	4d81      	ldr	r5, [pc, #516]	@ (8014124 <_dtoa_r+0x584>)
 8013f1e:	f004 020f 	and.w	r2, r4, #15
 8013f22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f2a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013f2e:	f7ec fb6b 	bl	8000608 <__aeabi_dmul>
 8013f32:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013f36:	1124      	asrs	r4, r4, #4
 8013f38:	2300      	movs	r3, #0
 8013f3a:	2602      	movs	r6, #2
 8013f3c:	2c00      	cmp	r4, #0
 8013f3e:	f040 808f 	bne.w	8014060 <_dtoa_r+0x4c0>
 8013f42:	2b00      	cmp	r3, #0
 8013f44:	d1d3      	bne.n	8013eee <_dtoa_r+0x34e>
 8013f46:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013f48:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8013f4c:	2b00      	cmp	r3, #0
 8013f4e:	f000 8094 	beq.w	801407a <_dtoa_r+0x4da>
 8013f52:	4b75      	ldr	r3, [pc, #468]	@ (8014128 <_dtoa_r+0x588>)
 8013f54:	2200      	movs	r2, #0
 8013f56:	4620      	mov	r0, r4
 8013f58:	4629      	mov	r1, r5
 8013f5a:	f7ec fdc7 	bl	8000aec <__aeabi_dcmplt>
 8013f5e:	2800      	cmp	r0, #0
 8013f60:	f000 808b 	beq.w	801407a <_dtoa_r+0x4da>
 8013f64:	9b03      	ldr	r3, [sp, #12]
 8013f66:	2b00      	cmp	r3, #0
 8013f68:	f000 8087 	beq.w	801407a <_dtoa_r+0x4da>
 8013f6c:	f1bb 0f00 	cmp.w	fp, #0
 8013f70:	dd34      	ble.n	8013fdc <_dtoa_r+0x43c>
 8013f72:	4620      	mov	r0, r4
 8013f74:	4b6d      	ldr	r3, [pc, #436]	@ (801412c <_dtoa_r+0x58c>)
 8013f76:	2200      	movs	r2, #0
 8013f78:	4629      	mov	r1, r5
 8013f7a:	f7ec fb45 	bl	8000608 <__aeabi_dmul>
 8013f7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013f82:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8013f86:	3601      	adds	r6, #1
 8013f88:	465c      	mov	r4, fp
 8013f8a:	4630      	mov	r0, r6
 8013f8c:	f7ec fad2 	bl	8000534 <__aeabi_i2d>
 8013f90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013f94:	f7ec fb38 	bl	8000608 <__aeabi_dmul>
 8013f98:	4b65      	ldr	r3, [pc, #404]	@ (8014130 <_dtoa_r+0x590>)
 8013f9a:	2200      	movs	r2, #0
 8013f9c:	f7ec f97e 	bl	800029c <__adddf3>
 8013fa0:	4605      	mov	r5, r0
 8013fa2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8013fa6:	2c00      	cmp	r4, #0
 8013fa8:	d16a      	bne.n	8014080 <_dtoa_r+0x4e0>
 8013faa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013fae:	4b61      	ldr	r3, [pc, #388]	@ (8014134 <_dtoa_r+0x594>)
 8013fb0:	2200      	movs	r2, #0
 8013fb2:	f7ec f971 	bl	8000298 <__aeabi_dsub>
 8013fb6:	4602      	mov	r2, r0
 8013fb8:	460b      	mov	r3, r1
 8013fba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013fbe:	462a      	mov	r2, r5
 8013fc0:	4633      	mov	r3, r6
 8013fc2:	f7ec fdb1 	bl	8000b28 <__aeabi_dcmpgt>
 8013fc6:	2800      	cmp	r0, #0
 8013fc8:	f040 8298 	bne.w	80144fc <_dtoa_r+0x95c>
 8013fcc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013fd0:	462a      	mov	r2, r5
 8013fd2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8013fd6:	f7ec fd89 	bl	8000aec <__aeabi_dcmplt>
 8013fda:	bb38      	cbnz	r0, 801402c <_dtoa_r+0x48c>
 8013fdc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8013fe0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8013fe4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8013fe6:	2b00      	cmp	r3, #0
 8013fe8:	f2c0 8157 	blt.w	801429a <_dtoa_r+0x6fa>
 8013fec:	2f0e      	cmp	r7, #14
 8013fee:	f300 8154 	bgt.w	801429a <_dtoa_r+0x6fa>
 8013ff2:	4b4b      	ldr	r3, [pc, #300]	@ (8014120 <_dtoa_r+0x580>)
 8013ff4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013ff8:	ed93 7b00 	vldr	d7, [r3]
 8013ffc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013ffe:	2b00      	cmp	r3, #0
 8014000:	ed8d 7b00 	vstr	d7, [sp]
 8014004:	f280 80e5 	bge.w	80141d2 <_dtoa_r+0x632>
 8014008:	9b03      	ldr	r3, [sp, #12]
 801400a:	2b00      	cmp	r3, #0
 801400c:	f300 80e1 	bgt.w	80141d2 <_dtoa_r+0x632>
 8014010:	d10c      	bne.n	801402c <_dtoa_r+0x48c>
 8014012:	4b48      	ldr	r3, [pc, #288]	@ (8014134 <_dtoa_r+0x594>)
 8014014:	2200      	movs	r2, #0
 8014016:	ec51 0b17 	vmov	r0, r1, d7
 801401a:	f7ec faf5 	bl	8000608 <__aeabi_dmul>
 801401e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014022:	f7ec fd77 	bl	8000b14 <__aeabi_dcmpge>
 8014026:	2800      	cmp	r0, #0
 8014028:	f000 8266 	beq.w	80144f8 <_dtoa_r+0x958>
 801402c:	2400      	movs	r4, #0
 801402e:	4625      	mov	r5, r4
 8014030:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014032:	4656      	mov	r6, sl
 8014034:	ea6f 0803 	mvn.w	r8, r3
 8014038:	2700      	movs	r7, #0
 801403a:	4621      	mov	r1, r4
 801403c:	4648      	mov	r0, r9
 801403e:	f001 fa99 	bl	8015574 <_Bfree>
 8014042:	2d00      	cmp	r5, #0
 8014044:	f000 80bd 	beq.w	80141c2 <_dtoa_r+0x622>
 8014048:	b12f      	cbz	r7, 8014056 <_dtoa_r+0x4b6>
 801404a:	42af      	cmp	r7, r5
 801404c:	d003      	beq.n	8014056 <_dtoa_r+0x4b6>
 801404e:	4639      	mov	r1, r7
 8014050:	4648      	mov	r0, r9
 8014052:	f001 fa8f 	bl	8015574 <_Bfree>
 8014056:	4629      	mov	r1, r5
 8014058:	4648      	mov	r0, r9
 801405a:	f001 fa8b 	bl	8015574 <_Bfree>
 801405e:	e0b0      	b.n	80141c2 <_dtoa_r+0x622>
 8014060:	07e2      	lsls	r2, r4, #31
 8014062:	d505      	bpl.n	8014070 <_dtoa_r+0x4d0>
 8014064:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014068:	f7ec face 	bl	8000608 <__aeabi_dmul>
 801406c:	3601      	adds	r6, #1
 801406e:	2301      	movs	r3, #1
 8014070:	1064      	asrs	r4, r4, #1
 8014072:	3508      	adds	r5, #8
 8014074:	e762      	b.n	8013f3c <_dtoa_r+0x39c>
 8014076:	2602      	movs	r6, #2
 8014078:	e765      	b.n	8013f46 <_dtoa_r+0x3a6>
 801407a:	9c03      	ldr	r4, [sp, #12]
 801407c:	46b8      	mov	r8, r7
 801407e:	e784      	b.n	8013f8a <_dtoa_r+0x3ea>
 8014080:	4b27      	ldr	r3, [pc, #156]	@ (8014120 <_dtoa_r+0x580>)
 8014082:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014084:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014088:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801408c:	4454      	add	r4, sl
 801408e:	2900      	cmp	r1, #0
 8014090:	d054      	beq.n	801413c <_dtoa_r+0x59c>
 8014092:	4929      	ldr	r1, [pc, #164]	@ (8014138 <_dtoa_r+0x598>)
 8014094:	2000      	movs	r0, #0
 8014096:	f7ec fbe1 	bl	800085c <__aeabi_ddiv>
 801409a:	4633      	mov	r3, r6
 801409c:	462a      	mov	r2, r5
 801409e:	f7ec f8fb 	bl	8000298 <__aeabi_dsub>
 80140a2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80140a6:	4656      	mov	r6, sl
 80140a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80140ac:	f7ec fd5c 	bl	8000b68 <__aeabi_d2iz>
 80140b0:	4605      	mov	r5, r0
 80140b2:	f7ec fa3f 	bl	8000534 <__aeabi_i2d>
 80140b6:	4602      	mov	r2, r0
 80140b8:	460b      	mov	r3, r1
 80140ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80140be:	f7ec f8eb 	bl	8000298 <__aeabi_dsub>
 80140c2:	3530      	adds	r5, #48	@ 0x30
 80140c4:	4602      	mov	r2, r0
 80140c6:	460b      	mov	r3, r1
 80140c8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80140cc:	f806 5b01 	strb.w	r5, [r6], #1
 80140d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80140d4:	f7ec fd0a 	bl	8000aec <__aeabi_dcmplt>
 80140d8:	2800      	cmp	r0, #0
 80140da:	d172      	bne.n	80141c2 <_dtoa_r+0x622>
 80140dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80140e0:	4911      	ldr	r1, [pc, #68]	@ (8014128 <_dtoa_r+0x588>)
 80140e2:	2000      	movs	r0, #0
 80140e4:	f7ec f8d8 	bl	8000298 <__aeabi_dsub>
 80140e8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80140ec:	f7ec fcfe 	bl	8000aec <__aeabi_dcmplt>
 80140f0:	2800      	cmp	r0, #0
 80140f2:	f040 80b4 	bne.w	801425e <_dtoa_r+0x6be>
 80140f6:	42a6      	cmp	r6, r4
 80140f8:	f43f af70 	beq.w	8013fdc <_dtoa_r+0x43c>
 80140fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8014100:	4b0a      	ldr	r3, [pc, #40]	@ (801412c <_dtoa_r+0x58c>)
 8014102:	2200      	movs	r2, #0
 8014104:	f7ec fa80 	bl	8000608 <__aeabi_dmul>
 8014108:	4b08      	ldr	r3, [pc, #32]	@ (801412c <_dtoa_r+0x58c>)
 801410a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801410e:	2200      	movs	r2, #0
 8014110:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014114:	f7ec fa78 	bl	8000608 <__aeabi_dmul>
 8014118:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801411c:	e7c4      	b.n	80140a8 <_dtoa_r+0x508>
 801411e:	bf00      	nop
 8014120:	08017a90 	.word	0x08017a90
 8014124:	08017a68 	.word	0x08017a68
 8014128:	3ff00000 	.word	0x3ff00000
 801412c:	40240000 	.word	0x40240000
 8014130:	401c0000 	.word	0x401c0000
 8014134:	40140000 	.word	0x40140000
 8014138:	3fe00000 	.word	0x3fe00000
 801413c:	4631      	mov	r1, r6
 801413e:	4628      	mov	r0, r5
 8014140:	f7ec fa62 	bl	8000608 <__aeabi_dmul>
 8014144:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8014148:	9413      	str	r4, [sp, #76]	@ 0x4c
 801414a:	4656      	mov	r6, sl
 801414c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014150:	f7ec fd0a 	bl	8000b68 <__aeabi_d2iz>
 8014154:	4605      	mov	r5, r0
 8014156:	f7ec f9ed 	bl	8000534 <__aeabi_i2d>
 801415a:	4602      	mov	r2, r0
 801415c:	460b      	mov	r3, r1
 801415e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014162:	f7ec f899 	bl	8000298 <__aeabi_dsub>
 8014166:	3530      	adds	r5, #48	@ 0x30
 8014168:	f806 5b01 	strb.w	r5, [r6], #1
 801416c:	4602      	mov	r2, r0
 801416e:	460b      	mov	r3, r1
 8014170:	42a6      	cmp	r6, r4
 8014172:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014176:	f04f 0200 	mov.w	r2, #0
 801417a:	d124      	bne.n	80141c6 <_dtoa_r+0x626>
 801417c:	4baf      	ldr	r3, [pc, #700]	@ (801443c <_dtoa_r+0x89c>)
 801417e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8014182:	f7ec f88b 	bl	800029c <__adddf3>
 8014186:	4602      	mov	r2, r0
 8014188:	460b      	mov	r3, r1
 801418a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801418e:	f7ec fccb 	bl	8000b28 <__aeabi_dcmpgt>
 8014192:	2800      	cmp	r0, #0
 8014194:	d163      	bne.n	801425e <_dtoa_r+0x6be>
 8014196:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801419a:	49a8      	ldr	r1, [pc, #672]	@ (801443c <_dtoa_r+0x89c>)
 801419c:	2000      	movs	r0, #0
 801419e:	f7ec f87b 	bl	8000298 <__aeabi_dsub>
 80141a2:	4602      	mov	r2, r0
 80141a4:	460b      	mov	r3, r1
 80141a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80141aa:	f7ec fc9f 	bl	8000aec <__aeabi_dcmplt>
 80141ae:	2800      	cmp	r0, #0
 80141b0:	f43f af14 	beq.w	8013fdc <_dtoa_r+0x43c>
 80141b4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80141b6:	1e73      	subs	r3, r6, #1
 80141b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80141ba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80141be:	2b30      	cmp	r3, #48	@ 0x30
 80141c0:	d0f8      	beq.n	80141b4 <_dtoa_r+0x614>
 80141c2:	4647      	mov	r7, r8
 80141c4:	e03b      	b.n	801423e <_dtoa_r+0x69e>
 80141c6:	4b9e      	ldr	r3, [pc, #632]	@ (8014440 <_dtoa_r+0x8a0>)
 80141c8:	f7ec fa1e 	bl	8000608 <__aeabi_dmul>
 80141cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80141d0:	e7bc      	b.n	801414c <_dtoa_r+0x5ac>
 80141d2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80141d6:	4656      	mov	r6, sl
 80141d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80141dc:	4620      	mov	r0, r4
 80141de:	4629      	mov	r1, r5
 80141e0:	f7ec fb3c 	bl	800085c <__aeabi_ddiv>
 80141e4:	f7ec fcc0 	bl	8000b68 <__aeabi_d2iz>
 80141e8:	4680      	mov	r8, r0
 80141ea:	f7ec f9a3 	bl	8000534 <__aeabi_i2d>
 80141ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80141f2:	f7ec fa09 	bl	8000608 <__aeabi_dmul>
 80141f6:	4602      	mov	r2, r0
 80141f8:	460b      	mov	r3, r1
 80141fa:	4620      	mov	r0, r4
 80141fc:	4629      	mov	r1, r5
 80141fe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8014202:	f7ec f849 	bl	8000298 <__aeabi_dsub>
 8014206:	f806 4b01 	strb.w	r4, [r6], #1
 801420a:	9d03      	ldr	r5, [sp, #12]
 801420c:	eba6 040a 	sub.w	r4, r6, sl
 8014210:	42a5      	cmp	r5, r4
 8014212:	4602      	mov	r2, r0
 8014214:	460b      	mov	r3, r1
 8014216:	d133      	bne.n	8014280 <_dtoa_r+0x6e0>
 8014218:	f7ec f840 	bl	800029c <__adddf3>
 801421c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014220:	4604      	mov	r4, r0
 8014222:	460d      	mov	r5, r1
 8014224:	f7ec fc80 	bl	8000b28 <__aeabi_dcmpgt>
 8014228:	b9c0      	cbnz	r0, 801425c <_dtoa_r+0x6bc>
 801422a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801422e:	4620      	mov	r0, r4
 8014230:	4629      	mov	r1, r5
 8014232:	f7ec fc51 	bl	8000ad8 <__aeabi_dcmpeq>
 8014236:	b110      	cbz	r0, 801423e <_dtoa_r+0x69e>
 8014238:	f018 0f01 	tst.w	r8, #1
 801423c:	d10e      	bne.n	801425c <_dtoa_r+0x6bc>
 801423e:	9902      	ldr	r1, [sp, #8]
 8014240:	4648      	mov	r0, r9
 8014242:	f001 f997 	bl	8015574 <_Bfree>
 8014246:	2300      	movs	r3, #0
 8014248:	7033      	strb	r3, [r6, #0]
 801424a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801424c:	3701      	adds	r7, #1
 801424e:	601f      	str	r7, [r3, #0]
 8014250:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014252:	2b00      	cmp	r3, #0
 8014254:	f000 824b 	beq.w	80146ee <_dtoa_r+0xb4e>
 8014258:	601e      	str	r6, [r3, #0]
 801425a:	e248      	b.n	80146ee <_dtoa_r+0xb4e>
 801425c:	46b8      	mov	r8, r7
 801425e:	4633      	mov	r3, r6
 8014260:	461e      	mov	r6, r3
 8014262:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014266:	2a39      	cmp	r2, #57	@ 0x39
 8014268:	d106      	bne.n	8014278 <_dtoa_r+0x6d8>
 801426a:	459a      	cmp	sl, r3
 801426c:	d1f8      	bne.n	8014260 <_dtoa_r+0x6c0>
 801426e:	2230      	movs	r2, #48	@ 0x30
 8014270:	f108 0801 	add.w	r8, r8, #1
 8014274:	f88a 2000 	strb.w	r2, [sl]
 8014278:	781a      	ldrb	r2, [r3, #0]
 801427a:	3201      	adds	r2, #1
 801427c:	701a      	strb	r2, [r3, #0]
 801427e:	e7a0      	b.n	80141c2 <_dtoa_r+0x622>
 8014280:	4b6f      	ldr	r3, [pc, #444]	@ (8014440 <_dtoa_r+0x8a0>)
 8014282:	2200      	movs	r2, #0
 8014284:	f7ec f9c0 	bl	8000608 <__aeabi_dmul>
 8014288:	2200      	movs	r2, #0
 801428a:	2300      	movs	r3, #0
 801428c:	4604      	mov	r4, r0
 801428e:	460d      	mov	r5, r1
 8014290:	f7ec fc22 	bl	8000ad8 <__aeabi_dcmpeq>
 8014294:	2800      	cmp	r0, #0
 8014296:	d09f      	beq.n	80141d8 <_dtoa_r+0x638>
 8014298:	e7d1      	b.n	801423e <_dtoa_r+0x69e>
 801429a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801429c:	2a00      	cmp	r2, #0
 801429e:	f000 80ea 	beq.w	8014476 <_dtoa_r+0x8d6>
 80142a2:	9a07      	ldr	r2, [sp, #28]
 80142a4:	2a01      	cmp	r2, #1
 80142a6:	f300 80cd 	bgt.w	8014444 <_dtoa_r+0x8a4>
 80142aa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80142ac:	2a00      	cmp	r2, #0
 80142ae:	f000 80c1 	beq.w	8014434 <_dtoa_r+0x894>
 80142b2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80142b6:	9c08      	ldr	r4, [sp, #32]
 80142b8:	9e00      	ldr	r6, [sp, #0]
 80142ba:	9a00      	ldr	r2, [sp, #0]
 80142bc:	441a      	add	r2, r3
 80142be:	9200      	str	r2, [sp, #0]
 80142c0:	9a06      	ldr	r2, [sp, #24]
 80142c2:	2101      	movs	r1, #1
 80142c4:	441a      	add	r2, r3
 80142c6:	4648      	mov	r0, r9
 80142c8:	9206      	str	r2, [sp, #24]
 80142ca:	f001 fa51 	bl	8015770 <__i2b>
 80142ce:	4605      	mov	r5, r0
 80142d0:	b166      	cbz	r6, 80142ec <_dtoa_r+0x74c>
 80142d2:	9b06      	ldr	r3, [sp, #24]
 80142d4:	2b00      	cmp	r3, #0
 80142d6:	dd09      	ble.n	80142ec <_dtoa_r+0x74c>
 80142d8:	42b3      	cmp	r3, r6
 80142da:	9a00      	ldr	r2, [sp, #0]
 80142dc:	bfa8      	it	ge
 80142de:	4633      	movge	r3, r6
 80142e0:	1ad2      	subs	r2, r2, r3
 80142e2:	9200      	str	r2, [sp, #0]
 80142e4:	9a06      	ldr	r2, [sp, #24]
 80142e6:	1af6      	subs	r6, r6, r3
 80142e8:	1ad3      	subs	r3, r2, r3
 80142ea:	9306      	str	r3, [sp, #24]
 80142ec:	9b08      	ldr	r3, [sp, #32]
 80142ee:	b30b      	cbz	r3, 8014334 <_dtoa_r+0x794>
 80142f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80142f2:	2b00      	cmp	r3, #0
 80142f4:	f000 80c6 	beq.w	8014484 <_dtoa_r+0x8e4>
 80142f8:	2c00      	cmp	r4, #0
 80142fa:	f000 80c0 	beq.w	801447e <_dtoa_r+0x8de>
 80142fe:	4629      	mov	r1, r5
 8014300:	4622      	mov	r2, r4
 8014302:	4648      	mov	r0, r9
 8014304:	f001 faec 	bl	80158e0 <__pow5mult>
 8014308:	9a02      	ldr	r2, [sp, #8]
 801430a:	4601      	mov	r1, r0
 801430c:	4605      	mov	r5, r0
 801430e:	4648      	mov	r0, r9
 8014310:	f001 fa44 	bl	801579c <__multiply>
 8014314:	9902      	ldr	r1, [sp, #8]
 8014316:	4680      	mov	r8, r0
 8014318:	4648      	mov	r0, r9
 801431a:	f001 f92b 	bl	8015574 <_Bfree>
 801431e:	9b08      	ldr	r3, [sp, #32]
 8014320:	1b1b      	subs	r3, r3, r4
 8014322:	9308      	str	r3, [sp, #32]
 8014324:	f000 80b1 	beq.w	801448a <_dtoa_r+0x8ea>
 8014328:	9a08      	ldr	r2, [sp, #32]
 801432a:	4641      	mov	r1, r8
 801432c:	4648      	mov	r0, r9
 801432e:	f001 fad7 	bl	80158e0 <__pow5mult>
 8014332:	9002      	str	r0, [sp, #8]
 8014334:	2101      	movs	r1, #1
 8014336:	4648      	mov	r0, r9
 8014338:	f001 fa1a 	bl	8015770 <__i2b>
 801433c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801433e:	4604      	mov	r4, r0
 8014340:	2b00      	cmp	r3, #0
 8014342:	f000 81d8 	beq.w	80146f6 <_dtoa_r+0xb56>
 8014346:	461a      	mov	r2, r3
 8014348:	4601      	mov	r1, r0
 801434a:	4648      	mov	r0, r9
 801434c:	f001 fac8 	bl	80158e0 <__pow5mult>
 8014350:	9b07      	ldr	r3, [sp, #28]
 8014352:	2b01      	cmp	r3, #1
 8014354:	4604      	mov	r4, r0
 8014356:	f300 809f 	bgt.w	8014498 <_dtoa_r+0x8f8>
 801435a:	9b04      	ldr	r3, [sp, #16]
 801435c:	2b00      	cmp	r3, #0
 801435e:	f040 8097 	bne.w	8014490 <_dtoa_r+0x8f0>
 8014362:	9b05      	ldr	r3, [sp, #20]
 8014364:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014368:	2b00      	cmp	r3, #0
 801436a:	f040 8093 	bne.w	8014494 <_dtoa_r+0x8f4>
 801436e:	9b05      	ldr	r3, [sp, #20]
 8014370:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014374:	0d1b      	lsrs	r3, r3, #20
 8014376:	051b      	lsls	r3, r3, #20
 8014378:	b133      	cbz	r3, 8014388 <_dtoa_r+0x7e8>
 801437a:	9b00      	ldr	r3, [sp, #0]
 801437c:	3301      	adds	r3, #1
 801437e:	9300      	str	r3, [sp, #0]
 8014380:	9b06      	ldr	r3, [sp, #24]
 8014382:	3301      	adds	r3, #1
 8014384:	9306      	str	r3, [sp, #24]
 8014386:	2301      	movs	r3, #1
 8014388:	9308      	str	r3, [sp, #32]
 801438a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801438c:	2b00      	cmp	r3, #0
 801438e:	f000 81b8 	beq.w	8014702 <_dtoa_r+0xb62>
 8014392:	6923      	ldr	r3, [r4, #16]
 8014394:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8014398:	6918      	ldr	r0, [r3, #16]
 801439a:	f001 f99d 	bl	80156d8 <__hi0bits>
 801439e:	f1c0 0020 	rsb	r0, r0, #32
 80143a2:	9b06      	ldr	r3, [sp, #24]
 80143a4:	4418      	add	r0, r3
 80143a6:	f010 001f 	ands.w	r0, r0, #31
 80143aa:	f000 8082 	beq.w	80144b2 <_dtoa_r+0x912>
 80143ae:	f1c0 0320 	rsb	r3, r0, #32
 80143b2:	2b04      	cmp	r3, #4
 80143b4:	dd73      	ble.n	801449e <_dtoa_r+0x8fe>
 80143b6:	9b00      	ldr	r3, [sp, #0]
 80143b8:	f1c0 001c 	rsb	r0, r0, #28
 80143bc:	4403      	add	r3, r0
 80143be:	9300      	str	r3, [sp, #0]
 80143c0:	9b06      	ldr	r3, [sp, #24]
 80143c2:	4403      	add	r3, r0
 80143c4:	4406      	add	r6, r0
 80143c6:	9306      	str	r3, [sp, #24]
 80143c8:	9b00      	ldr	r3, [sp, #0]
 80143ca:	2b00      	cmp	r3, #0
 80143cc:	dd05      	ble.n	80143da <_dtoa_r+0x83a>
 80143ce:	9902      	ldr	r1, [sp, #8]
 80143d0:	461a      	mov	r2, r3
 80143d2:	4648      	mov	r0, r9
 80143d4:	f001 fade 	bl	8015994 <__lshift>
 80143d8:	9002      	str	r0, [sp, #8]
 80143da:	9b06      	ldr	r3, [sp, #24]
 80143dc:	2b00      	cmp	r3, #0
 80143de:	dd05      	ble.n	80143ec <_dtoa_r+0x84c>
 80143e0:	4621      	mov	r1, r4
 80143e2:	461a      	mov	r2, r3
 80143e4:	4648      	mov	r0, r9
 80143e6:	f001 fad5 	bl	8015994 <__lshift>
 80143ea:	4604      	mov	r4, r0
 80143ec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80143ee:	2b00      	cmp	r3, #0
 80143f0:	d061      	beq.n	80144b6 <_dtoa_r+0x916>
 80143f2:	9802      	ldr	r0, [sp, #8]
 80143f4:	4621      	mov	r1, r4
 80143f6:	f001 fb39 	bl	8015a6c <__mcmp>
 80143fa:	2800      	cmp	r0, #0
 80143fc:	da5b      	bge.n	80144b6 <_dtoa_r+0x916>
 80143fe:	2300      	movs	r3, #0
 8014400:	9902      	ldr	r1, [sp, #8]
 8014402:	220a      	movs	r2, #10
 8014404:	4648      	mov	r0, r9
 8014406:	f001 f8d7 	bl	80155b8 <__multadd>
 801440a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801440c:	9002      	str	r0, [sp, #8]
 801440e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8014412:	2b00      	cmp	r3, #0
 8014414:	f000 8177 	beq.w	8014706 <_dtoa_r+0xb66>
 8014418:	4629      	mov	r1, r5
 801441a:	2300      	movs	r3, #0
 801441c:	220a      	movs	r2, #10
 801441e:	4648      	mov	r0, r9
 8014420:	f001 f8ca 	bl	80155b8 <__multadd>
 8014424:	f1bb 0f00 	cmp.w	fp, #0
 8014428:	4605      	mov	r5, r0
 801442a:	dc6f      	bgt.n	801450c <_dtoa_r+0x96c>
 801442c:	9b07      	ldr	r3, [sp, #28]
 801442e:	2b02      	cmp	r3, #2
 8014430:	dc49      	bgt.n	80144c6 <_dtoa_r+0x926>
 8014432:	e06b      	b.n	801450c <_dtoa_r+0x96c>
 8014434:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8014436:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801443a:	e73c      	b.n	80142b6 <_dtoa_r+0x716>
 801443c:	3fe00000 	.word	0x3fe00000
 8014440:	40240000 	.word	0x40240000
 8014444:	9b03      	ldr	r3, [sp, #12]
 8014446:	1e5c      	subs	r4, r3, #1
 8014448:	9b08      	ldr	r3, [sp, #32]
 801444a:	42a3      	cmp	r3, r4
 801444c:	db09      	blt.n	8014462 <_dtoa_r+0x8c2>
 801444e:	1b1c      	subs	r4, r3, r4
 8014450:	9b03      	ldr	r3, [sp, #12]
 8014452:	2b00      	cmp	r3, #0
 8014454:	f6bf af30 	bge.w	80142b8 <_dtoa_r+0x718>
 8014458:	9b00      	ldr	r3, [sp, #0]
 801445a:	9a03      	ldr	r2, [sp, #12]
 801445c:	1a9e      	subs	r6, r3, r2
 801445e:	2300      	movs	r3, #0
 8014460:	e72b      	b.n	80142ba <_dtoa_r+0x71a>
 8014462:	9b08      	ldr	r3, [sp, #32]
 8014464:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014466:	9408      	str	r4, [sp, #32]
 8014468:	1ae3      	subs	r3, r4, r3
 801446a:	441a      	add	r2, r3
 801446c:	9e00      	ldr	r6, [sp, #0]
 801446e:	9b03      	ldr	r3, [sp, #12]
 8014470:	920d      	str	r2, [sp, #52]	@ 0x34
 8014472:	2400      	movs	r4, #0
 8014474:	e721      	b.n	80142ba <_dtoa_r+0x71a>
 8014476:	9c08      	ldr	r4, [sp, #32]
 8014478:	9e00      	ldr	r6, [sp, #0]
 801447a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801447c:	e728      	b.n	80142d0 <_dtoa_r+0x730>
 801447e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8014482:	e751      	b.n	8014328 <_dtoa_r+0x788>
 8014484:	9a08      	ldr	r2, [sp, #32]
 8014486:	9902      	ldr	r1, [sp, #8]
 8014488:	e750      	b.n	801432c <_dtoa_r+0x78c>
 801448a:	f8cd 8008 	str.w	r8, [sp, #8]
 801448e:	e751      	b.n	8014334 <_dtoa_r+0x794>
 8014490:	2300      	movs	r3, #0
 8014492:	e779      	b.n	8014388 <_dtoa_r+0x7e8>
 8014494:	9b04      	ldr	r3, [sp, #16]
 8014496:	e777      	b.n	8014388 <_dtoa_r+0x7e8>
 8014498:	2300      	movs	r3, #0
 801449a:	9308      	str	r3, [sp, #32]
 801449c:	e779      	b.n	8014392 <_dtoa_r+0x7f2>
 801449e:	d093      	beq.n	80143c8 <_dtoa_r+0x828>
 80144a0:	9a00      	ldr	r2, [sp, #0]
 80144a2:	331c      	adds	r3, #28
 80144a4:	441a      	add	r2, r3
 80144a6:	9200      	str	r2, [sp, #0]
 80144a8:	9a06      	ldr	r2, [sp, #24]
 80144aa:	441a      	add	r2, r3
 80144ac:	441e      	add	r6, r3
 80144ae:	9206      	str	r2, [sp, #24]
 80144b0:	e78a      	b.n	80143c8 <_dtoa_r+0x828>
 80144b2:	4603      	mov	r3, r0
 80144b4:	e7f4      	b.n	80144a0 <_dtoa_r+0x900>
 80144b6:	9b03      	ldr	r3, [sp, #12]
 80144b8:	2b00      	cmp	r3, #0
 80144ba:	46b8      	mov	r8, r7
 80144bc:	dc20      	bgt.n	8014500 <_dtoa_r+0x960>
 80144be:	469b      	mov	fp, r3
 80144c0:	9b07      	ldr	r3, [sp, #28]
 80144c2:	2b02      	cmp	r3, #2
 80144c4:	dd1e      	ble.n	8014504 <_dtoa_r+0x964>
 80144c6:	f1bb 0f00 	cmp.w	fp, #0
 80144ca:	f47f adb1 	bne.w	8014030 <_dtoa_r+0x490>
 80144ce:	4621      	mov	r1, r4
 80144d0:	465b      	mov	r3, fp
 80144d2:	2205      	movs	r2, #5
 80144d4:	4648      	mov	r0, r9
 80144d6:	f001 f86f 	bl	80155b8 <__multadd>
 80144da:	4601      	mov	r1, r0
 80144dc:	4604      	mov	r4, r0
 80144de:	9802      	ldr	r0, [sp, #8]
 80144e0:	f001 fac4 	bl	8015a6c <__mcmp>
 80144e4:	2800      	cmp	r0, #0
 80144e6:	f77f ada3 	ble.w	8014030 <_dtoa_r+0x490>
 80144ea:	4656      	mov	r6, sl
 80144ec:	2331      	movs	r3, #49	@ 0x31
 80144ee:	f806 3b01 	strb.w	r3, [r6], #1
 80144f2:	f108 0801 	add.w	r8, r8, #1
 80144f6:	e59f      	b.n	8014038 <_dtoa_r+0x498>
 80144f8:	9c03      	ldr	r4, [sp, #12]
 80144fa:	46b8      	mov	r8, r7
 80144fc:	4625      	mov	r5, r4
 80144fe:	e7f4      	b.n	80144ea <_dtoa_r+0x94a>
 8014500:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8014504:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014506:	2b00      	cmp	r3, #0
 8014508:	f000 8101 	beq.w	801470e <_dtoa_r+0xb6e>
 801450c:	2e00      	cmp	r6, #0
 801450e:	dd05      	ble.n	801451c <_dtoa_r+0x97c>
 8014510:	4629      	mov	r1, r5
 8014512:	4632      	mov	r2, r6
 8014514:	4648      	mov	r0, r9
 8014516:	f001 fa3d 	bl	8015994 <__lshift>
 801451a:	4605      	mov	r5, r0
 801451c:	9b08      	ldr	r3, [sp, #32]
 801451e:	2b00      	cmp	r3, #0
 8014520:	d05c      	beq.n	80145dc <_dtoa_r+0xa3c>
 8014522:	6869      	ldr	r1, [r5, #4]
 8014524:	4648      	mov	r0, r9
 8014526:	f000 ffe5 	bl	80154f4 <_Balloc>
 801452a:	4606      	mov	r6, r0
 801452c:	b928      	cbnz	r0, 801453a <_dtoa_r+0x99a>
 801452e:	4b82      	ldr	r3, [pc, #520]	@ (8014738 <_dtoa_r+0xb98>)
 8014530:	4602      	mov	r2, r0
 8014532:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8014536:	f7ff bb4a 	b.w	8013bce <_dtoa_r+0x2e>
 801453a:	692a      	ldr	r2, [r5, #16]
 801453c:	3202      	adds	r2, #2
 801453e:	0092      	lsls	r2, r2, #2
 8014540:	f105 010c 	add.w	r1, r5, #12
 8014544:	300c      	adds	r0, #12
 8014546:	f7ff fa83 	bl	8013a50 <memcpy>
 801454a:	2201      	movs	r2, #1
 801454c:	4631      	mov	r1, r6
 801454e:	4648      	mov	r0, r9
 8014550:	f001 fa20 	bl	8015994 <__lshift>
 8014554:	f10a 0301 	add.w	r3, sl, #1
 8014558:	9300      	str	r3, [sp, #0]
 801455a:	eb0a 030b 	add.w	r3, sl, fp
 801455e:	9308      	str	r3, [sp, #32]
 8014560:	9b04      	ldr	r3, [sp, #16]
 8014562:	f003 0301 	and.w	r3, r3, #1
 8014566:	462f      	mov	r7, r5
 8014568:	9306      	str	r3, [sp, #24]
 801456a:	4605      	mov	r5, r0
 801456c:	9b00      	ldr	r3, [sp, #0]
 801456e:	9802      	ldr	r0, [sp, #8]
 8014570:	4621      	mov	r1, r4
 8014572:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8014576:	f7ff fa89 	bl	8013a8c <quorem>
 801457a:	4603      	mov	r3, r0
 801457c:	3330      	adds	r3, #48	@ 0x30
 801457e:	9003      	str	r0, [sp, #12]
 8014580:	4639      	mov	r1, r7
 8014582:	9802      	ldr	r0, [sp, #8]
 8014584:	9309      	str	r3, [sp, #36]	@ 0x24
 8014586:	f001 fa71 	bl	8015a6c <__mcmp>
 801458a:	462a      	mov	r2, r5
 801458c:	9004      	str	r0, [sp, #16]
 801458e:	4621      	mov	r1, r4
 8014590:	4648      	mov	r0, r9
 8014592:	f001 fa87 	bl	8015aa4 <__mdiff>
 8014596:	68c2      	ldr	r2, [r0, #12]
 8014598:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801459a:	4606      	mov	r6, r0
 801459c:	bb02      	cbnz	r2, 80145e0 <_dtoa_r+0xa40>
 801459e:	4601      	mov	r1, r0
 80145a0:	9802      	ldr	r0, [sp, #8]
 80145a2:	f001 fa63 	bl	8015a6c <__mcmp>
 80145a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80145a8:	4602      	mov	r2, r0
 80145aa:	4631      	mov	r1, r6
 80145ac:	4648      	mov	r0, r9
 80145ae:	920c      	str	r2, [sp, #48]	@ 0x30
 80145b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80145b2:	f000 ffdf 	bl	8015574 <_Bfree>
 80145b6:	9b07      	ldr	r3, [sp, #28]
 80145b8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80145ba:	9e00      	ldr	r6, [sp, #0]
 80145bc:	ea42 0103 	orr.w	r1, r2, r3
 80145c0:	9b06      	ldr	r3, [sp, #24]
 80145c2:	4319      	orrs	r1, r3
 80145c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80145c6:	d10d      	bne.n	80145e4 <_dtoa_r+0xa44>
 80145c8:	2b39      	cmp	r3, #57	@ 0x39
 80145ca:	d027      	beq.n	801461c <_dtoa_r+0xa7c>
 80145cc:	9a04      	ldr	r2, [sp, #16]
 80145ce:	2a00      	cmp	r2, #0
 80145d0:	dd01      	ble.n	80145d6 <_dtoa_r+0xa36>
 80145d2:	9b03      	ldr	r3, [sp, #12]
 80145d4:	3331      	adds	r3, #49	@ 0x31
 80145d6:	f88b 3000 	strb.w	r3, [fp]
 80145da:	e52e      	b.n	801403a <_dtoa_r+0x49a>
 80145dc:	4628      	mov	r0, r5
 80145de:	e7b9      	b.n	8014554 <_dtoa_r+0x9b4>
 80145e0:	2201      	movs	r2, #1
 80145e2:	e7e2      	b.n	80145aa <_dtoa_r+0xa0a>
 80145e4:	9904      	ldr	r1, [sp, #16]
 80145e6:	2900      	cmp	r1, #0
 80145e8:	db04      	blt.n	80145f4 <_dtoa_r+0xa54>
 80145ea:	9807      	ldr	r0, [sp, #28]
 80145ec:	4301      	orrs	r1, r0
 80145ee:	9806      	ldr	r0, [sp, #24]
 80145f0:	4301      	orrs	r1, r0
 80145f2:	d120      	bne.n	8014636 <_dtoa_r+0xa96>
 80145f4:	2a00      	cmp	r2, #0
 80145f6:	ddee      	ble.n	80145d6 <_dtoa_r+0xa36>
 80145f8:	9902      	ldr	r1, [sp, #8]
 80145fa:	9300      	str	r3, [sp, #0]
 80145fc:	2201      	movs	r2, #1
 80145fe:	4648      	mov	r0, r9
 8014600:	f001 f9c8 	bl	8015994 <__lshift>
 8014604:	4621      	mov	r1, r4
 8014606:	9002      	str	r0, [sp, #8]
 8014608:	f001 fa30 	bl	8015a6c <__mcmp>
 801460c:	2800      	cmp	r0, #0
 801460e:	9b00      	ldr	r3, [sp, #0]
 8014610:	dc02      	bgt.n	8014618 <_dtoa_r+0xa78>
 8014612:	d1e0      	bne.n	80145d6 <_dtoa_r+0xa36>
 8014614:	07da      	lsls	r2, r3, #31
 8014616:	d5de      	bpl.n	80145d6 <_dtoa_r+0xa36>
 8014618:	2b39      	cmp	r3, #57	@ 0x39
 801461a:	d1da      	bne.n	80145d2 <_dtoa_r+0xa32>
 801461c:	2339      	movs	r3, #57	@ 0x39
 801461e:	f88b 3000 	strb.w	r3, [fp]
 8014622:	4633      	mov	r3, r6
 8014624:	461e      	mov	r6, r3
 8014626:	3b01      	subs	r3, #1
 8014628:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801462c:	2a39      	cmp	r2, #57	@ 0x39
 801462e:	d04e      	beq.n	80146ce <_dtoa_r+0xb2e>
 8014630:	3201      	adds	r2, #1
 8014632:	701a      	strb	r2, [r3, #0]
 8014634:	e501      	b.n	801403a <_dtoa_r+0x49a>
 8014636:	2a00      	cmp	r2, #0
 8014638:	dd03      	ble.n	8014642 <_dtoa_r+0xaa2>
 801463a:	2b39      	cmp	r3, #57	@ 0x39
 801463c:	d0ee      	beq.n	801461c <_dtoa_r+0xa7c>
 801463e:	3301      	adds	r3, #1
 8014640:	e7c9      	b.n	80145d6 <_dtoa_r+0xa36>
 8014642:	9a00      	ldr	r2, [sp, #0]
 8014644:	9908      	ldr	r1, [sp, #32]
 8014646:	f802 3c01 	strb.w	r3, [r2, #-1]
 801464a:	428a      	cmp	r2, r1
 801464c:	d028      	beq.n	80146a0 <_dtoa_r+0xb00>
 801464e:	9902      	ldr	r1, [sp, #8]
 8014650:	2300      	movs	r3, #0
 8014652:	220a      	movs	r2, #10
 8014654:	4648      	mov	r0, r9
 8014656:	f000 ffaf 	bl	80155b8 <__multadd>
 801465a:	42af      	cmp	r7, r5
 801465c:	9002      	str	r0, [sp, #8]
 801465e:	f04f 0300 	mov.w	r3, #0
 8014662:	f04f 020a 	mov.w	r2, #10
 8014666:	4639      	mov	r1, r7
 8014668:	4648      	mov	r0, r9
 801466a:	d107      	bne.n	801467c <_dtoa_r+0xadc>
 801466c:	f000 ffa4 	bl	80155b8 <__multadd>
 8014670:	4607      	mov	r7, r0
 8014672:	4605      	mov	r5, r0
 8014674:	9b00      	ldr	r3, [sp, #0]
 8014676:	3301      	adds	r3, #1
 8014678:	9300      	str	r3, [sp, #0]
 801467a:	e777      	b.n	801456c <_dtoa_r+0x9cc>
 801467c:	f000 ff9c 	bl	80155b8 <__multadd>
 8014680:	4629      	mov	r1, r5
 8014682:	4607      	mov	r7, r0
 8014684:	2300      	movs	r3, #0
 8014686:	220a      	movs	r2, #10
 8014688:	4648      	mov	r0, r9
 801468a:	f000 ff95 	bl	80155b8 <__multadd>
 801468e:	4605      	mov	r5, r0
 8014690:	e7f0      	b.n	8014674 <_dtoa_r+0xad4>
 8014692:	f1bb 0f00 	cmp.w	fp, #0
 8014696:	bfcc      	ite	gt
 8014698:	465e      	movgt	r6, fp
 801469a:	2601      	movle	r6, #1
 801469c:	4456      	add	r6, sl
 801469e:	2700      	movs	r7, #0
 80146a0:	9902      	ldr	r1, [sp, #8]
 80146a2:	9300      	str	r3, [sp, #0]
 80146a4:	2201      	movs	r2, #1
 80146a6:	4648      	mov	r0, r9
 80146a8:	f001 f974 	bl	8015994 <__lshift>
 80146ac:	4621      	mov	r1, r4
 80146ae:	9002      	str	r0, [sp, #8]
 80146b0:	f001 f9dc 	bl	8015a6c <__mcmp>
 80146b4:	2800      	cmp	r0, #0
 80146b6:	dcb4      	bgt.n	8014622 <_dtoa_r+0xa82>
 80146b8:	d102      	bne.n	80146c0 <_dtoa_r+0xb20>
 80146ba:	9b00      	ldr	r3, [sp, #0]
 80146bc:	07db      	lsls	r3, r3, #31
 80146be:	d4b0      	bmi.n	8014622 <_dtoa_r+0xa82>
 80146c0:	4633      	mov	r3, r6
 80146c2:	461e      	mov	r6, r3
 80146c4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80146c8:	2a30      	cmp	r2, #48	@ 0x30
 80146ca:	d0fa      	beq.n	80146c2 <_dtoa_r+0xb22>
 80146cc:	e4b5      	b.n	801403a <_dtoa_r+0x49a>
 80146ce:	459a      	cmp	sl, r3
 80146d0:	d1a8      	bne.n	8014624 <_dtoa_r+0xa84>
 80146d2:	2331      	movs	r3, #49	@ 0x31
 80146d4:	f108 0801 	add.w	r8, r8, #1
 80146d8:	f88a 3000 	strb.w	r3, [sl]
 80146dc:	e4ad      	b.n	801403a <_dtoa_r+0x49a>
 80146de:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80146e0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801473c <_dtoa_r+0xb9c>
 80146e4:	b11b      	cbz	r3, 80146ee <_dtoa_r+0xb4e>
 80146e6:	f10a 0308 	add.w	r3, sl, #8
 80146ea:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80146ec:	6013      	str	r3, [r2, #0]
 80146ee:	4650      	mov	r0, sl
 80146f0:	b017      	add	sp, #92	@ 0x5c
 80146f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80146f6:	9b07      	ldr	r3, [sp, #28]
 80146f8:	2b01      	cmp	r3, #1
 80146fa:	f77f ae2e 	ble.w	801435a <_dtoa_r+0x7ba>
 80146fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014700:	9308      	str	r3, [sp, #32]
 8014702:	2001      	movs	r0, #1
 8014704:	e64d      	b.n	80143a2 <_dtoa_r+0x802>
 8014706:	f1bb 0f00 	cmp.w	fp, #0
 801470a:	f77f aed9 	ble.w	80144c0 <_dtoa_r+0x920>
 801470e:	4656      	mov	r6, sl
 8014710:	9802      	ldr	r0, [sp, #8]
 8014712:	4621      	mov	r1, r4
 8014714:	f7ff f9ba 	bl	8013a8c <quorem>
 8014718:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801471c:	f806 3b01 	strb.w	r3, [r6], #1
 8014720:	eba6 020a 	sub.w	r2, r6, sl
 8014724:	4593      	cmp	fp, r2
 8014726:	ddb4      	ble.n	8014692 <_dtoa_r+0xaf2>
 8014728:	9902      	ldr	r1, [sp, #8]
 801472a:	2300      	movs	r3, #0
 801472c:	220a      	movs	r2, #10
 801472e:	4648      	mov	r0, r9
 8014730:	f000 ff42 	bl	80155b8 <__multadd>
 8014734:	9002      	str	r0, [sp, #8]
 8014736:	e7eb      	b.n	8014710 <_dtoa_r+0xb70>
 8014738:	080177ef 	.word	0x080177ef
 801473c:	08017773 	.word	0x08017773

08014740 <_free_r>:
 8014740:	b538      	push	{r3, r4, r5, lr}
 8014742:	4605      	mov	r5, r0
 8014744:	2900      	cmp	r1, #0
 8014746:	d041      	beq.n	80147cc <_free_r+0x8c>
 8014748:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801474c:	1f0c      	subs	r4, r1, #4
 801474e:	2b00      	cmp	r3, #0
 8014750:	bfb8      	it	lt
 8014752:	18e4      	addlt	r4, r4, r3
 8014754:	f7fe f93c 	bl	80129d0 <__malloc_lock>
 8014758:	4a1d      	ldr	r2, [pc, #116]	@ (80147d0 <_free_r+0x90>)
 801475a:	6813      	ldr	r3, [r2, #0]
 801475c:	b933      	cbnz	r3, 801476c <_free_r+0x2c>
 801475e:	6063      	str	r3, [r4, #4]
 8014760:	6014      	str	r4, [r2, #0]
 8014762:	4628      	mov	r0, r5
 8014764:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014768:	f7fe b938 	b.w	80129dc <__malloc_unlock>
 801476c:	42a3      	cmp	r3, r4
 801476e:	d908      	bls.n	8014782 <_free_r+0x42>
 8014770:	6820      	ldr	r0, [r4, #0]
 8014772:	1821      	adds	r1, r4, r0
 8014774:	428b      	cmp	r3, r1
 8014776:	bf01      	itttt	eq
 8014778:	6819      	ldreq	r1, [r3, #0]
 801477a:	685b      	ldreq	r3, [r3, #4]
 801477c:	1809      	addeq	r1, r1, r0
 801477e:	6021      	streq	r1, [r4, #0]
 8014780:	e7ed      	b.n	801475e <_free_r+0x1e>
 8014782:	461a      	mov	r2, r3
 8014784:	685b      	ldr	r3, [r3, #4]
 8014786:	b10b      	cbz	r3, 801478c <_free_r+0x4c>
 8014788:	42a3      	cmp	r3, r4
 801478a:	d9fa      	bls.n	8014782 <_free_r+0x42>
 801478c:	6811      	ldr	r1, [r2, #0]
 801478e:	1850      	adds	r0, r2, r1
 8014790:	42a0      	cmp	r0, r4
 8014792:	d10b      	bne.n	80147ac <_free_r+0x6c>
 8014794:	6820      	ldr	r0, [r4, #0]
 8014796:	4401      	add	r1, r0
 8014798:	1850      	adds	r0, r2, r1
 801479a:	4283      	cmp	r3, r0
 801479c:	6011      	str	r1, [r2, #0]
 801479e:	d1e0      	bne.n	8014762 <_free_r+0x22>
 80147a0:	6818      	ldr	r0, [r3, #0]
 80147a2:	685b      	ldr	r3, [r3, #4]
 80147a4:	6053      	str	r3, [r2, #4]
 80147a6:	4408      	add	r0, r1
 80147a8:	6010      	str	r0, [r2, #0]
 80147aa:	e7da      	b.n	8014762 <_free_r+0x22>
 80147ac:	d902      	bls.n	80147b4 <_free_r+0x74>
 80147ae:	230c      	movs	r3, #12
 80147b0:	602b      	str	r3, [r5, #0]
 80147b2:	e7d6      	b.n	8014762 <_free_r+0x22>
 80147b4:	6820      	ldr	r0, [r4, #0]
 80147b6:	1821      	adds	r1, r4, r0
 80147b8:	428b      	cmp	r3, r1
 80147ba:	bf04      	itt	eq
 80147bc:	6819      	ldreq	r1, [r3, #0]
 80147be:	685b      	ldreq	r3, [r3, #4]
 80147c0:	6063      	str	r3, [r4, #4]
 80147c2:	bf04      	itt	eq
 80147c4:	1809      	addeq	r1, r1, r0
 80147c6:	6021      	streq	r1, [r4, #0]
 80147c8:	6054      	str	r4, [r2, #4]
 80147ca:	e7ca      	b.n	8014762 <_free_r+0x22>
 80147cc:	bd38      	pop	{r3, r4, r5, pc}
 80147ce:	bf00      	nop
 80147d0:	20002730 	.word	0x20002730

080147d4 <rshift>:
 80147d4:	6903      	ldr	r3, [r0, #16]
 80147d6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80147da:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80147de:	ea4f 1261 	mov.w	r2, r1, asr #5
 80147e2:	f100 0414 	add.w	r4, r0, #20
 80147e6:	dd45      	ble.n	8014874 <rshift+0xa0>
 80147e8:	f011 011f 	ands.w	r1, r1, #31
 80147ec:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80147f0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80147f4:	d10c      	bne.n	8014810 <rshift+0x3c>
 80147f6:	f100 0710 	add.w	r7, r0, #16
 80147fa:	4629      	mov	r1, r5
 80147fc:	42b1      	cmp	r1, r6
 80147fe:	d334      	bcc.n	801486a <rshift+0x96>
 8014800:	1a9b      	subs	r3, r3, r2
 8014802:	009b      	lsls	r3, r3, #2
 8014804:	1eea      	subs	r2, r5, #3
 8014806:	4296      	cmp	r6, r2
 8014808:	bf38      	it	cc
 801480a:	2300      	movcc	r3, #0
 801480c:	4423      	add	r3, r4
 801480e:	e015      	b.n	801483c <rshift+0x68>
 8014810:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8014814:	f1c1 0820 	rsb	r8, r1, #32
 8014818:	40cf      	lsrs	r7, r1
 801481a:	f105 0e04 	add.w	lr, r5, #4
 801481e:	46a1      	mov	r9, r4
 8014820:	4576      	cmp	r6, lr
 8014822:	46f4      	mov	ip, lr
 8014824:	d815      	bhi.n	8014852 <rshift+0x7e>
 8014826:	1a9a      	subs	r2, r3, r2
 8014828:	0092      	lsls	r2, r2, #2
 801482a:	3a04      	subs	r2, #4
 801482c:	3501      	adds	r5, #1
 801482e:	42ae      	cmp	r6, r5
 8014830:	bf38      	it	cc
 8014832:	2200      	movcc	r2, #0
 8014834:	18a3      	adds	r3, r4, r2
 8014836:	50a7      	str	r7, [r4, r2]
 8014838:	b107      	cbz	r7, 801483c <rshift+0x68>
 801483a:	3304      	adds	r3, #4
 801483c:	1b1a      	subs	r2, r3, r4
 801483e:	42a3      	cmp	r3, r4
 8014840:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8014844:	bf08      	it	eq
 8014846:	2300      	moveq	r3, #0
 8014848:	6102      	str	r2, [r0, #16]
 801484a:	bf08      	it	eq
 801484c:	6143      	streq	r3, [r0, #20]
 801484e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014852:	f8dc c000 	ldr.w	ip, [ip]
 8014856:	fa0c fc08 	lsl.w	ip, ip, r8
 801485a:	ea4c 0707 	orr.w	r7, ip, r7
 801485e:	f849 7b04 	str.w	r7, [r9], #4
 8014862:	f85e 7b04 	ldr.w	r7, [lr], #4
 8014866:	40cf      	lsrs	r7, r1
 8014868:	e7da      	b.n	8014820 <rshift+0x4c>
 801486a:	f851 cb04 	ldr.w	ip, [r1], #4
 801486e:	f847 cf04 	str.w	ip, [r7, #4]!
 8014872:	e7c3      	b.n	80147fc <rshift+0x28>
 8014874:	4623      	mov	r3, r4
 8014876:	e7e1      	b.n	801483c <rshift+0x68>

08014878 <__hexdig_fun>:
 8014878:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801487c:	2b09      	cmp	r3, #9
 801487e:	d802      	bhi.n	8014886 <__hexdig_fun+0xe>
 8014880:	3820      	subs	r0, #32
 8014882:	b2c0      	uxtb	r0, r0
 8014884:	4770      	bx	lr
 8014886:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801488a:	2b05      	cmp	r3, #5
 801488c:	d801      	bhi.n	8014892 <__hexdig_fun+0x1a>
 801488e:	3847      	subs	r0, #71	@ 0x47
 8014890:	e7f7      	b.n	8014882 <__hexdig_fun+0xa>
 8014892:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8014896:	2b05      	cmp	r3, #5
 8014898:	d801      	bhi.n	801489e <__hexdig_fun+0x26>
 801489a:	3827      	subs	r0, #39	@ 0x27
 801489c:	e7f1      	b.n	8014882 <__hexdig_fun+0xa>
 801489e:	2000      	movs	r0, #0
 80148a0:	4770      	bx	lr
	...

080148a4 <__gethex>:
 80148a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80148a8:	b085      	sub	sp, #20
 80148aa:	468a      	mov	sl, r1
 80148ac:	9302      	str	r3, [sp, #8]
 80148ae:	680b      	ldr	r3, [r1, #0]
 80148b0:	9001      	str	r0, [sp, #4]
 80148b2:	4690      	mov	r8, r2
 80148b4:	1c9c      	adds	r4, r3, #2
 80148b6:	46a1      	mov	r9, r4
 80148b8:	f814 0b01 	ldrb.w	r0, [r4], #1
 80148bc:	2830      	cmp	r0, #48	@ 0x30
 80148be:	d0fa      	beq.n	80148b6 <__gethex+0x12>
 80148c0:	eba9 0303 	sub.w	r3, r9, r3
 80148c4:	f1a3 0b02 	sub.w	fp, r3, #2
 80148c8:	f7ff ffd6 	bl	8014878 <__hexdig_fun>
 80148cc:	4605      	mov	r5, r0
 80148ce:	2800      	cmp	r0, #0
 80148d0:	d168      	bne.n	80149a4 <__gethex+0x100>
 80148d2:	49a0      	ldr	r1, [pc, #640]	@ (8014b54 <__gethex+0x2b0>)
 80148d4:	2201      	movs	r2, #1
 80148d6:	4648      	mov	r0, r9
 80148d8:	f7ff f866 	bl	80139a8 <strncmp>
 80148dc:	4607      	mov	r7, r0
 80148de:	2800      	cmp	r0, #0
 80148e0:	d167      	bne.n	80149b2 <__gethex+0x10e>
 80148e2:	f899 0001 	ldrb.w	r0, [r9, #1]
 80148e6:	4626      	mov	r6, r4
 80148e8:	f7ff ffc6 	bl	8014878 <__hexdig_fun>
 80148ec:	2800      	cmp	r0, #0
 80148ee:	d062      	beq.n	80149b6 <__gethex+0x112>
 80148f0:	4623      	mov	r3, r4
 80148f2:	7818      	ldrb	r0, [r3, #0]
 80148f4:	2830      	cmp	r0, #48	@ 0x30
 80148f6:	4699      	mov	r9, r3
 80148f8:	f103 0301 	add.w	r3, r3, #1
 80148fc:	d0f9      	beq.n	80148f2 <__gethex+0x4e>
 80148fe:	f7ff ffbb 	bl	8014878 <__hexdig_fun>
 8014902:	fab0 f580 	clz	r5, r0
 8014906:	096d      	lsrs	r5, r5, #5
 8014908:	f04f 0b01 	mov.w	fp, #1
 801490c:	464a      	mov	r2, r9
 801490e:	4616      	mov	r6, r2
 8014910:	3201      	adds	r2, #1
 8014912:	7830      	ldrb	r0, [r6, #0]
 8014914:	f7ff ffb0 	bl	8014878 <__hexdig_fun>
 8014918:	2800      	cmp	r0, #0
 801491a:	d1f8      	bne.n	801490e <__gethex+0x6a>
 801491c:	498d      	ldr	r1, [pc, #564]	@ (8014b54 <__gethex+0x2b0>)
 801491e:	2201      	movs	r2, #1
 8014920:	4630      	mov	r0, r6
 8014922:	f7ff f841 	bl	80139a8 <strncmp>
 8014926:	2800      	cmp	r0, #0
 8014928:	d13f      	bne.n	80149aa <__gethex+0x106>
 801492a:	b944      	cbnz	r4, 801493e <__gethex+0x9a>
 801492c:	1c74      	adds	r4, r6, #1
 801492e:	4622      	mov	r2, r4
 8014930:	4616      	mov	r6, r2
 8014932:	3201      	adds	r2, #1
 8014934:	7830      	ldrb	r0, [r6, #0]
 8014936:	f7ff ff9f 	bl	8014878 <__hexdig_fun>
 801493a:	2800      	cmp	r0, #0
 801493c:	d1f8      	bne.n	8014930 <__gethex+0x8c>
 801493e:	1ba4      	subs	r4, r4, r6
 8014940:	00a7      	lsls	r7, r4, #2
 8014942:	7833      	ldrb	r3, [r6, #0]
 8014944:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8014948:	2b50      	cmp	r3, #80	@ 0x50
 801494a:	d13e      	bne.n	80149ca <__gethex+0x126>
 801494c:	7873      	ldrb	r3, [r6, #1]
 801494e:	2b2b      	cmp	r3, #43	@ 0x2b
 8014950:	d033      	beq.n	80149ba <__gethex+0x116>
 8014952:	2b2d      	cmp	r3, #45	@ 0x2d
 8014954:	d034      	beq.n	80149c0 <__gethex+0x11c>
 8014956:	1c71      	adds	r1, r6, #1
 8014958:	2400      	movs	r4, #0
 801495a:	7808      	ldrb	r0, [r1, #0]
 801495c:	f7ff ff8c 	bl	8014878 <__hexdig_fun>
 8014960:	1e43      	subs	r3, r0, #1
 8014962:	b2db      	uxtb	r3, r3
 8014964:	2b18      	cmp	r3, #24
 8014966:	d830      	bhi.n	80149ca <__gethex+0x126>
 8014968:	f1a0 0210 	sub.w	r2, r0, #16
 801496c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8014970:	f7ff ff82 	bl	8014878 <__hexdig_fun>
 8014974:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8014978:	fa5f fc8c 	uxtb.w	ip, ip
 801497c:	f1bc 0f18 	cmp.w	ip, #24
 8014980:	f04f 030a 	mov.w	r3, #10
 8014984:	d91e      	bls.n	80149c4 <__gethex+0x120>
 8014986:	b104      	cbz	r4, 801498a <__gethex+0xe6>
 8014988:	4252      	negs	r2, r2
 801498a:	4417      	add	r7, r2
 801498c:	f8ca 1000 	str.w	r1, [sl]
 8014990:	b1ed      	cbz	r5, 80149ce <__gethex+0x12a>
 8014992:	f1bb 0f00 	cmp.w	fp, #0
 8014996:	bf0c      	ite	eq
 8014998:	2506      	moveq	r5, #6
 801499a:	2500      	movne	r5, #0
 801499c:	4628      	mov	r0, r5
 801499e:	b005      	add	sp, #20
 80149a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80149a4:	2500      	movs	r5, #0
 80149a6:	462c      	mov	r4, r5
 80149a8:	e7b0      	b.n	801490c <__gethex+0x68>
 80149aa:	2c00      	cmp	r4, #0
 80149ac:	d1c7      	bne.n	801493e <__gethex+0x9a>
 80149ae:	4627      	mov	r7, r4
 80149b0:	e7c7      	b.n	8014942 <__gethex+0x9e>
 80149b2:	464e      	mov	r6, r9
 80149b4:	462f      	mov	r7, r5
 80149b6:	2501      	movs	r5, #1
 80149b8:	e7c3      	b.n	8014942 <__gethex+0x9e>
 80149ba:	2400      	movs	r4, #0
 80149bc:	1cb1      	adds	r1, r6, #2
 80149be:	e7cc      	b.n	801495a <__gethex+0xb6>
 80149c0:	2401      	movs	r4, #1
 80149c2:	e7fb      	b.n	80149bc <__gethex+0x118>
 80149c4:	fb03 0002 	mla	r0, r3, r2, r0
 80149c8:	e7ce      	b.n	8014968 <__gethex+0xc4>
 80149ca:	4631      	mov	r1, r6
 80149cc:	e7de      	b.n	801498c <__gethex+0xe8>
 80149ce:	eba6 0309 	sub.w	r3, r6, r9
 80149d2:	3b01      	subs	r3, #1
 80149d4:	4629      	mov	r1, r5
 80149d6:	2b07      	cmp	r3, #7
 80149d8:	dc0a      	bgt.n	80149f0 <__gethex+0x14c>
 80149da:	9801      	ldr	r0, [sp, #4]
 80149dc:	f000 fd8a 	bl	80154f4 <_Balloc>
 80149e0:	4604      	mov	r4, r0
 80149e2:	b940      	cbnz	r0, 80149f6 <__gethex+0x152>
 80149e4:	4b5c      	ldr	r3, [pc, #368]	@ (8014b58 <__gethex+0x2b4>)
 80149e6:	4602      	mov	r2, r0
 80149e8:	21e4      	movs	r1, #228	@ 0xe4
 80149ea:	485c      	ldr	r0, [pc, #368]	@ (8014b5c <__gethex+0x2b8>)
 80149ec:	f001 fc24 	bl	8016238 <__assert_func>
 80149f0:	3101      	adds	r1, #1
 80149f2:	105b      	asrs	r3, r3, #1
 80149f4:	e7ef      	b.n	80149d6 <__gethex+0x132>
 80149f6:	f100 0a14 	add.w	sl, r0, #20
 80149fa:	2300      	movs	r3, #0
 80149fc:	4655      	mov	r5, sl
 80149fe:	469b      	mov	fp, r3
 8014a00:	45b1      	cmp	r9, r6
 8014a02:	d337      	bcc.n	8014a74 <__gethex+0x1d0>
 8014a04:	f845 bb04 	str.w	fp, [r5], #4
 8014a08:	eba5 050a 	sub.w	r5, r5, sl
 8014a0c:	10ad      	asrs	r5, r5, #2
 8014a0e:	6125      	str	r5, [r4, #16]
 8014a10:	4658      	mov	r0, fp
 8014a12:	f000 fe61 	bl	80156d8 <__hi0bits>
 8014a16:	016d      	lsls	r5, r5, #5
 8014a18:	f8d8 6000 	ldr.w	r6, [r8]
 8014a1c:	1a2d      	subs	r5, r5, r0
 8014a1e:	42b5      	cmp	r5, r6
 8014a20:	dd54      	ble.n	8014acc <__gethex+0x228>
 8014a22:	1bad      	subs	r5, r5, r6
 8014a24:	4629      	mov	r1, r5
 8014a26:	4620      	mov	r0, r4
 8014a28:	f001 f9ed 	bl	8015e06 <__any_on>
 8014a2c:	4681      	mov	r9, r0
 8014a2e:	b178      	cbz	r0, 8014a50 <__gethex+0x1ac>
 8014a30:	1e6b      	subs	r3, r5, #1
 8014a32:	1159      	asrs	r1, r3, #5
 8014a34:	f003 021f 	and.w	r2, r3, #31
 8014a38:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8014a3c:	f04f 0901 	mov.w	r9, #1
 8014a40:	fa09 f202 	lsl.w	r2, r9, r2
 8014a44:	420a      	tst	r2, r1
 8014a46:	d003      	beq.n	8014a50 <__gethex+0x1ac>
 8014a48:	454b      	cmp	r3, r9
 8014a4a:	dc36      	bgt.n	8014aba <__gethex+0x216>
 8014a4c:	f04f 0902 	mov.w	r9, #2
 8014a50:	4629      	mov	r1, r5
 8014a52:	4620      	mov	r0, r4
 8014a54:	f7ff febe 	bl	80147d4 <rshift>
 8014a58:	442f      	add	r7, r5
 8014a5a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014a5e:	42bb      	cmp	r3, r7
 8014a60:	da42      	bge.n	8014ae8 <__gethex+0x244>
 8014a62:	9801      	ldr	r0, [sp, #4]
 8014a64:	4621      	mov	r1, r4
 8014a66:	f000 fd85 	bl	8015574 <_Bfree>
 8014a6a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014a6c:	2300      	movs	r3, #0
 8014a6e:	6013      	str	r3, [r2, #0]
 8014a70:	25a3      	movs	r5, #163	@ 0xa3
 8014a72:	e793      	b.n	801499c <__gethex+0xf8>
 8014a74:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8014a78:	2a2e      	cmp	r2, #46	@ 0x2e
 8014a7a:	d012      	beq.n	8014aa2 <__gethex+0x1fe>
 8014a7c:	2b20      	cmp	r3, #32
 8014a7e:	d104      	bne.n	8014a8a <__gethex+0x1e6>
 8014a80:	f845 bb04 	str.w	fp, [r5], #4
 8014a84:	f04f 0b00 	mov.w	fp, #0
 8014a88:	465b      	mov	r3, fp
 8014a8a:	7830      	ldrb	r0, [r6, #0]
 8014a8c:	9303      	str	r3, [sp, #12]
 8014a8e:	f7ff fef3 	bl	8014878 <__hexdig_fun>
 8014a92:	9b03      	ldr	r3, [sp, #12]
 8014a94:	f000 000f 	and.w	r0, r0, #15
 8014a98:	4098      	lsls	r0, r3
 8014a9a:	ea4b 0b00 	orr.w	fp, fp, r0
 8014a9e:	3304      	adds	r3, #4
 8014aa0:	e7ae      	b.n	8014a00 <__gethex+0x15c>
 8014aa2:	45b1      	cmp	r9, r6
 8014aa4:	d8ea      	bhi.n	8014a7c <__gethex+0x1d8>
 8014aa6:	492b      	ldr	r1, [pc, #172]	@ (8014b54 <__gethex+0x2b0>)
 8014aa8:	9303      	str	r3, [sp, #12]
 8014aaa:	2201      	movs	r2, #1
 8014aac:	4630      	mov	r0, r6
 8014aae:	f7fe ff7b 	bl	80139a8 <strncmp>
 8014ab2:	9b03      	ldr	r3, [sp, #12]
 8014ab4:	2800      	cmp	r0, #0
 8014ab6:	d1e1      	bne.n	8014a7c <__gethex+0x1d8>
 8014ab8:	e7a2      	b.n	8014a00 <__gethex+0x15c>
 8014aba:	1ea9      	subs	r1, r5, #2
 8014abc:	4620      	mov	r0, r4
 8014abe:	f001 f9a2 	bl	8015e06 <__any_on>
 8014ac2:	2800      	cmp	r0, #0
 8014ac4:	d0c2      	beq.n	8014a4c <__gethex+0x1a8>
 8014ac6:	f04f 0903 	mov.w	r9, #3
 8014aca:	e7c1      	b.n	8014a50 <__gethex+0x1ac>
 8014acc:	da09      	bge.n	8014ae2 <__gethex+0x23e>
 8014ace:	1b75      	subs	r5, r6, r5
 8014ad0:	4621      	mov	r1, r4
 8014ad2:	9801      	ldr	r0, [sp, #4]
 8014ad4:	462a      	mov	r2, r5
 8014ad6:	f000 ff5d 	bl	8015994 <__lshift>
 8014ada:	1b7f      	subs	r7, r7, r5
 8014adc:	4604      	mov	r4, r0
 8014ade:	f100 0a14 	add.w	sl, r0, #20
 8014ae2:	f04f 0900 	mov.w	r9, #0
 8014ae6:	e7b8      	b.n	8014a5a <__gethex+0x1b6>
 8014ae8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8014aec:	42bd      	cmp	r5, r7
 8014aee:	dd6f      	ble.n	8014bd0 <__gethex+0x32c>
 8014af0:	1bed      	subs	r5, r5, r7
 8014af2:	42ae      	cmp	r6, r5
 8014af4:	dc34      	bgt.n	8014b60 <__gethex+0x2bc>
 8014af6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014afa:	2b02      	cmp	r3, #2
 8014afc:	d022      	beq.n	8014b44 <__gethex+0x2a0>
 8014afe:	2b03      	cmp	r3, #3
 8014b00:	d024      	beq.n	8014b4c <__gethex+0x2a8>
 8014b02:	2b01      	cmp	r3, #1
 8014b04:	d115      	bne.n	8014b32 <__gethex+0x28e>
 8014b06:	42ae      	cmp	r6, r5
 8014b08:	d113      	bne.n	8014b32 <__gethex+0x28e>
 8014b0a:	2e01      	cmp	r6, #1
 8014b0c:	d10b      	bne.n	8014b26 <__gethex+0x282>
 8014b0e:	9a02      	ldr	r2, [sp, #8]
 8014b10:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8014b14:	6013      	str	r3, [r2, #0]
 8014b16:	2301      	movs	r3, #1
 8014b18:	6123      	str	r3, [r4, #16]
 8014b1a:	f8ca 3000 	str.w	r3, [sl]
 8014b1e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014b20:	2562      	movs	r5, #98	@ 0x62
 8014b22:	601c      	str	r4, [r3, #0]
 8014b24:	e73a      	b.n	801499c <__gethex+0xf8>
 8014b26:	1e71      	subs	r1, r6, #1
 8014b28:	4620      	mov	r0, r4
 8014b2a:	f001 f96c 	bl	8015e06 <__any_on>
 8014b2e:	2800      	cmp	r0, #0
 8014b30:	d1ed      	bne.n	8014b0e <__gethex+0x26a>
 8014b32:	9801      	ldr	r0, [sp, #4]
 8014b34:	4621      	mov	r1, r4
 8014b36:	f000 fd1d 	bl	8015574 <_Bfree>
 8014b3a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014b3c:	2300      	movs	r3, #0
 8014b3e:	6013      	str	r3, [r2, #0]
 8014b40:	2550      	movs	r5, #80	@ 0x50
 8014b42:	e72b      	b.n	801499c <__gethex+0xf8>
 8014b44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014b46:	2b00      	cmp	r3, #0
 8014b48:	d1f3      	bne.n	8014b32 <__gethex+0x28e>
 8014b4a:	e7e0      	b.n	8014b0e <__gethex+0x26a>
 8014b4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014b4e:	2b00      	cmp	r3, #0
 8014b50:	d1dd      	bne.n	8014b0e <__gethex+0x26a>
 8014b52:	e7ee      	b.n	8014b32 <__gethex+0x28e>
 8014b54:	08017769 	.word	0x08017769
 8014b58:	080177ef 	.word	0x080177ef
 8014b5c:	08017800 	.word	0x08017800
 8014b60:	1e6f      	subs	r7, r5, #1
 8014b62:	f1b9 0f00 	cmp.w	r9, #0
 8014b66:	d130      	bne.n	8014bca <__gethex+0x326>
 8014b68:	b127      	cbz	r7, 8014b74 <__gethex+0x2d0>
 8014b6a:	4639      	mov	r1, r7
 8014b6c:	4620      	mov	r0, r4
 8014b6e:	f001 f94a 	bl	8015e06 <__any_on>
 8014b72:	4681      	mov	r9, r0
 8014b74:	117a      	asrs	r2, r7, #5
 8014b76:	2301      	movs	r3, #1
 8014b78:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8014b7c:	f007 071f 	and.w	r7, r7, #31
 8014b80:	40bb      	lsls	r3, r7
 8014b82:	4213      	tst	r3, r2
 8014b84:	4629      	mov	r1, r5
 8014b86:	4620      	mov	r0, r4
 8014b88:	bf18      	it	ne
 8014b8a:	f049 0902 	orrne.w	r9, r9, #2
 8014b8e:	f7ff fe21 	bl	80147d4 <rshift>
 8014b92:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8014b96:	1b76      	subs	r6, r6, r5
 8014b98:	2502      	movs	r5, #2
 8014b9a:	f1b9 0f00 	cmp.w	r9, #0
 8014b9e:	d047      	beq.n	8014c30 <__gethex+0x38c>
 8014ba0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014ba4:	2b02      	cmp	r3, #2
 8014ba6:	d015      	beq.n	8014bd4 <__gethex+0x330>
 8014ba8:	2b03      	cmp	r3, #3
 8014baa:	d017      	beq.n	8014bdc <__gethex+0x338>
 8014bac:	2b01      	cmp	r3, #1
 8014bae:	d109      	bne.n	8014bc4 <__gethex+0x320>
 8014bb0:	f019 0f02 	tst.w	r9, #2
 8014bb4:	d006      	beq.n	8014bc4 <__gethex+0x320>
 8014bb6:	f8da 3000 	ldr.w	r3, [sl]
 8014bba:	ea49 0903 	orr.w	r9, r9, r3
 8014bbe:	f019 0f01 	tst.w	r9, #1
 8014bc2:	d10e      	bne.n	8014be2 <__gethex+0x33e>
 8014bc4:	f045 0510 	orr.w	r5, r5, #16
 8014bc8:	e032      	b.n	8014c30 <__gethex+0x38c>
 8014bca:	f04f 0901 	mov.w	r9, #1
 8014bce:	e7d1      	b.n	8014b74 <__gethex+0x2d0>
 8014bd0:	2501      	movs	r5, #1
 8014bd2:	e7e2      	b.n	8014b9a <__gethex+0x2f6>
 8014bd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014bd6:	f1c3 0301 	rsb	r3, r3, #1
 8014bda:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014bdc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014bde:	2b00      	cmp	r3, #0
 8014be0:	d0f0      	beq.n	8014bc4 <__gethex+0x320>
 8014be2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8014be6:	f104 0314 	add.w	r3, r4, #20
 8014bea:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8014bee:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8014bf2:	f04f 0c00 	mov.w	ip, #0
 8014bf6:	4618      	mov	r0, r3
 8014bf8:	f853 2b04 	ldr.w	r2, [r3], #4
 8014bfc:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8014c00:	d01b      	beq.n	8014c3a <__gethex+0x396>
 8014c02:	3201      	adds	r2, #1
 8014c04:	6002      	str	r2, [r0, #0]
 8014c06:	2d02      	cmp	r5, #2
 8014c08:	f104 0314 	add.w	r3, r4, #20
 8014c0c:	d13c      	bne.n	8014c88 <__gethex+0x3e4>
 8014c0e:	f8d8 2000 	ldr.w	r2, [r8]
 8014c12:	3a01      	subs	r2, #1
 8014c14:	42b2      	cmp	r2, r6
 8014c16:	d109      	bne.n	8014c2c <__gethex+0x388>
 8014c18:	1171      	asrs	r1, r6, #5
 8014c1a:	2201      	movs	r2, #1
 8014c1c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014c20:	f006 061f 	and.w	r6, r6, #31
 8014c24:	fa02 f606 	lsl.w	r6, r2, r6
 8014c28:	421e      	tst	r6, r3
 8014c2a:	d13a      	bne.n	8014ca2 <__gethex+0x3fe>
 8014c2c:	f045 0520 	orr.w	r5, r5, #32
 8014c30:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014c32:	601c      	str	r4, [r3, #0]
 8014c34:	9b02      	ldr	r3, [sp, #8]
 8014c36:	601f      	str	r7, [r3, #0]
 8014c38:	e6b0      	b.n	801499c <__gethex+0xf8>
 8014c3a:	4299      	cmp	r1, r3
 8014c3c:	f843 cc04 	str.w	ip, [r3, #-4]
 8014c40:	d8d9      	bhi.n	8014bf6 <__gethex+0x352>
 8014c42:	68a3      	ldr	r3, [r4, #8]
 8014c44:	459b      	cmp	fp, r3
 8014c46:	db17      	blt.n	8014c78 <__gethex+0x3d4>
 8014c48:	6861      	ldr	r1, [r4, #4]
 8014c4a:	9801      	ldr	r0, [sp, #4]
 8014c4c:	3101      	adds	r1, #1
 8014c4e:	f000 fc51 	bl	80154f4 <_Balloc>
 8014c52:	4681      	mov	r9, r0
 8014c54:	b918      	cbnz	r0, 8014c5e <__gethex+0x3ba>
 8014c56:	4b1a      	ldr	r3, [pc, #104]	@ (8014cc0 <__gethex+0x41c>)
 8014c58:	4602      	mov	r2, r0
 8014c5a:	2184      	movs	r1, #132	@ 0x84
 8014c5c:	e6c5      	b.n	80149ea <__gethex+0x146>
 8014c5e:	6922      	ldr	r2, [r4, #16]
 8014c60:	3202      	adds	r2, #2
 8014c62:	f104 010c 	add.w	r1, r4, #12
 8014c66:	0092      	lsls	r2, r2, #2
 8014c68:	300c      	adds	r0, #12
 8014c6a:	f7fe fef1 	bl	8013a50 <memcpy>
 8014c6e:	4621      	mov	r1, r4
 8014c70:	9801      	ldr	r0, [sp, #4]
 8014c72:	f000 fc7f 	bl	8015574 <_Bfree>
 8014c76:	464c      	mov	r4, r9
 8014c78:	6923      	ldr	r3, [r4, #16]
 8014c7a:	1c5a      	adds	r2, r3, #1
 8014c7c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8014c80:	6122      	str	r2, [r4, #16]
 8014c82:	2201      	movs	r2, #1
 8014c84:	615a      	str	r2, [r3, #20]
 8014c86:	e7be      	b.n	8014c06 <__gethex+0x362>
 8014c88:	6922      	ldr	r2, [r4, #16]
 8014c8a:	455a      	cmp	r2, fp
 8014c8c:	dd0b      	ble.n	8014ca6 <__gethex+0x402>
 8014c8e:	2101      	movs	r1, #1
 8014c90:	4620      	mov	r0, r4
 8014c92:	f7ff fd9f 	bl	80147d4 <rshift>
 8014c96:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014c9a:	3701      	adds	r7, #1
 8014c9c:	42bb      	cmp	r3, r7
 8014c9e:	f6ff aee0 	blt.w	8014a62 <__gethex+0x1be>
 8014ca2:	2501      	movs	r5, #1
 8014ca4:	e7c2      	b.n	8014c2c <__gethex+0x388>
 8014ca6:	f016 061f 	ands.w	r6, r6, #31
 8014caa:	d0fa      	beq.n	8014ca2 <__gethex+0x3fe>
 8014cac:	4453      	add	r3, sl
 8014cae:	f1c6 0620 	rsb	r6, r6, #32
 8014cb2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8014cb6:	f000 fd0f 	bl	80156d8 <__hi0bits>
 8014cba:	42b0      	cmp	r0, r6
 8014cbc:	dbe7      	blt.n	8014c8e <__gethex+0x3ea>
 8014cbe:	e7f0      	b.n	8014ca2 <__gethex+0x3fe>
 8014cc0:	080177ef 	.word	0x080177ef

08014cc4 <L_shift>:
 8014cc4:	f1c2 0208 	rsb	r2, r2, #8
 8014cc8:	0092      	lsls	r2, r2, #2
 8014cca:	b570      	push	{r4, r5, r6, lr}
 8014ccc:	f1c2 0620 	rsb	r6, r2, #32
 8014cd0:	6843      	ldr	r3, [r0, #4]
 8014cd2:	6804      	ldr	r4, [r0, #0]
 8014cd4:	fa03 f506 	lsl.w	r5, r3, r6
 8014cd8:	432c      	orrs	r4, r5
 8014cda:	40d3      	lsrs	r3, r2
 8014cdc:	6004      	str	r4, [r0, #0]
 8014cde:	f840 3f04 	str.w	r3, [r0, #4]!
 8014ce2:	4288      	cmp	r0, r1
 8014ce4:	d3f4      	bcc.n	8014cd0 <L_shift+0xc>
 8014ce6:	bd70      	pop	{r4, r5, r6, pc}

08014ce8 <__match>:
 8014ce8:	b530      	push	{r4, r5, lr}
 8014cea:	6803      	ldr	r3, [r0, #0]
 8014cec:	3301      	adds	r3, #1
 8014cee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014cf2:	b914      	cbnz	r4, 8014cfa <__match+0x12>
 8014cf4:	6003      	str	r3, [r0, #0]
 8014cf6:	2001      	movs	r0, #1
 8014cf8:	bd30      	pop	{r4, r5, pc}
 8014cfa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014cfe:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8014d02:	2d19      	cmp	r5, #25
 8014d04:	bf98      	it	ls
 8014d06:	3220      	addls	r2, #32
 8014d08:	42a2      	cmp	r2, r4
 8014d0a:	d0f0      	beq.n	8014cee <__match+0x6>
 8014d0c:	2000      	movs	r0, #0
 8014d0e:	e7f3      	b.n	8014cf8 <__match+0x10>

08014d10 <__hexnan>:
 8014d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d14:	680b      	ldr	r3, [r1, #0]
 8014d16:	6801      	ldr	r1, [r0, #0]
 8014d18:	115e      	asrs	r6, r3, #5
 8014d1a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8014d1e:	f013 031f 	ands.w	r3, r3, #31
 8014d22:	b087      	sub	sp, #28
 8014d24:	bf18      	it	ne
 8014d26:	3604      	addne	r6, #4
 8014d28:	2500      	movs	r5, #0
 8014d2a:	1f37      	subs	r7, r6, #4
 8014d2c:	4682      	mov	sl, r0
 8014d2e:	4690      	mov	r8, r2
 8014d30:	9301      	str	r3, [sp, #4]
 8014d32:	f846 5c04 	str.w	r5, [r6, #-4]
 8014d36:	46b9      	mov	r9, r7
 8014d38:	463c      	mov	r4, r7
 8014d3a:	9502      	str	r5, [sp, #8]
 8014d3c:	46ab      	mov	fp, r5
 8014d3e:	784a      	ldrb	r2, [r1, #1]
 8014d40:	1c4b      	adds	r3, r1, #1
 8014d42:	9303      	str	r3, [sp, #12]
 8014d44:	b342      	cbz	r2, 8014d98 <__hexnan+0x88>
 8014d46:	4610      	mov	r0, r2
 8014d48:	9105      	str	r1, [sp, #20]
 8014d4a:	9204      	str	r2, [sp, #16]
 8014d4c:	f7ff fd94 	bl	8014878 <__hexdig_fun>
 8014d50:	2800      	cmp	r0, #0
 8014d52:	d151      	bne.n	8014df8 <__hexnan+0xe8>
 8014d54:	9a04      	ldr	r2, [sp, #16]
 8014d56:	9905      	ldr	r1, [sp, #20]
 8014d58:	2a20      	cmp	r2, #32
 8014d5a:	d818      	bhi.n	8014d8e <__hexnan+0x7e>
 8014d5c:	9b02      	ldr	r3, [sp, #8]
 8014d5e:	459b      	cmp	fp, r3
 8014d60:	dd13      	ble.n	8014d8a <__hexnan+0x7a>
 8014d62:	454c      	cmp	r4, r9
 8014d64:	d206      	bcs.n	8014d74 <__hexnan+0x64>
 8014d66:	2d07      	cmp	r5, #7
 8014d68:	dc04      	bgt.n	8014d74 <__hexnan+0x64>
 8014d6a:	462a      	mov	r2, r5
 8014d6c:	4649      	mov	r1, r9
 8014d6e:	4620      	mov	r0, r4
 8014d70:	f7ff ffa8 	bl	8014cc4 <L_shift>
 8014d74:	4544      	cmp	r4, r8
 8014d76:	d952      	bls.n	8014e1e <__hexnan+0x10e>
 8014d78:	2300      	movs	r3, #0
 8014d7a:	f1a4 0904 	sub.w	r9, r4, #4
 8014d7e:	f844 3c04 	str.w	r3, [r4, #-4]
 8014d82:	f8cd b008 	str.w	fp, [sp, #8]
 8014d86:	464c      	mov	r4, r9
 8014d88:	461d      	mov	r5, r3
 8014d8a:	9903      	ldr	r1, [sp, #12]
 8014d8c:	e7d7      	b.n	8014d3e <__hexnan+0x2e>
 8014d8e:	2a29      	cmp	r2, #41	@ 0x29
 8014d90:	d157      	bne.n	8014e42 <__hexnan+0x132>
 8014d92:	3102      	adds	r1, #2
 8014d94:	f8ca 1000 	str.w	r1, [sl]
 8014d98:	f1bb 0f00 	cmp.w	fp, #0
 8014d9c:	d051      	beq.n	8014e42 <__hexnan+0x132>
 8014d9e:	454c      	cmp	r4, r9
 8014da0:	d206      	bcs.n	8014db0 <__hexnan+0xa0>
 8014da2:	2d07      	cmp	r5, #7
 8014da4:	dc04      	bgt.n	8014db0 <__hexnan+0xa0>
 8014da6:	462a      	mov	r2, r5
 8014da8:	4649      	mov	r1, r9
 8014daa:	4620      	mov	r0, r4
 8014dac:	f7ff ff8a 	bl	8014cc4 <L_shift>
 8014db0:	4544      	cmp	r4, r8
 8014db2:	d936      	bls.n	8014e22 <__hexnan+0x112>
 8014db4:	f1a8 0204 	sub.w	r2, r8, #4
 8014db8:	4623      	mov	r3, r4
 8014dba:	f853 1b04 	ldr.w	r1, [r3], #4
 8014dbe:	f842 1f04 	str.w	r1, [r2, #4]!
 8014dc2:	429f      	cmp	r7, r3
 8014dc4:	d2f9      	bcs.n	8014dba <__hexnan+0xaa>
 8014dc6:	1b3b      	subs	r3, r7, r4
 8014dc8:	f023 0303 	bic.w	r3, r3, #3
 8014dcc:	3304      	adds	r3, #4
 8014dce:	3401      	adds	r4, #1
 8014dd0:	3e03      	subs	r6, #3
 8014dd2:	42b4      	cmp	r4, r6
 8014dd4:	bf88      	it	hi
 8014dd6:	2304      	movhi	r3, #4
 8014dd8:	4443      	add	r3, r8
 8014dda:	2200      	movs	r2, #0
 8014ddc:	f843 2b04 	str.w	r2, [r3], #4
 8014de0:	429f      	cmp	r7, r3
 8014de2:	d2fb      	bcs.n	8014ddc <__hexnan+0xcc>
 8014de4:	683b      	ldr	r3, [r7, #0]
 8014de6:	b91b      	cbnz	r3, 8014df0 <__hexnan+0xe0>
 8014de8:	4547      	cmp	r7, r8
 8014dea:	d128      	bne.n	8014e3e <__hexnan+0x12e>
 8014dec:	2301      	movs	r3, #1
 8014dee:	603b      	str	r3, [r7, #0]
 8014df0:	2005      	movs	r0, #5
 8014df2:	b007      	add	sp, #28
 8014df4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014df8:	3501      	adds	r5, #1
 8014dfa:	2d08      	cmp	r5, #8
 8014dfc:	f10b 0b01 	add.w	fp, fp, #1
 8014e00:	dd06      	ble.n	8014e10 <__hexnan+0x100>
 8014e02:	4544      	cmp	r4, r8
 8014e04:	d9c1      	bls.n	8014d8a <__hexnan+0x7a>
 8014e06:	2300      	movs	r3, #0
 8014e08:	f844 3c04 	str.w	r3, [r4, #-4]
 8014e0c:	2501      	movs	r5, #1
 8014e0e:	3c04      	subs	r4, #4
 8014e10:	6822      	ldr	r2, [r4, #0]
 8014e12:	f000 000f 	and.w	r0, r0, #15
 8014e16:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8014e1a:	6020      	str	r0, [r4, #0]
 8014e1c:	e7b5      	b.n	8014d8a <__hexnan+0x7a>
 8014e1e:	2508      	movs	r5, #8
 8014e20:	e7b3      	b.n	8014d8a <__hexnan+0x7a>
 8014e22:	9b01      	ldr	r3, [sp, #4]
 8014e24:	2b00      	cmp	r3, #0
 8014e26:	d0dd      	beq.n	8014de4 <__hexnan+0xd4>
 8014e28:	f1c3 0320 	rsb	r3, r3, #32
 8014e2c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8014e30:	40da      	lsrs	r2, r3
 8014e32:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8014e36:	4013      	ands	r3, r2
 8014e38:	f846 3c04 	str.w	r3, [r6, #-4]
 8014e3c:	e7d2      	b.n	8014de4 <__hexnan+0xd4>
 8014e3e:	3f04      	subs	r7, #4
 8014e40:	e7d0      	b.n	8014de4 <__hexnan+0xd4>
 8014e42:	2004      	movs	r0, #4
 8014e44:	e7d5      	b.n	8014df2 <__hexnan+0xe2>

08014e46 <__ssputs_r>:
 8014e46:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014e4a:	688e      	ldr	r6, [r1, #8]
 8014e4c:	461f      	mov	r7, r3
 8014e4e:	42be      	cmp	r6, r7
 8014e50:	680b      	ldr	r3, [r1, #0]
 8014e52:	4682      	mov	sl, r0
 8014e54:	460c      	mov	r4, r1
 8014e56:	4690      	mov	r8, r2
 8014e58:	d82d      	bhi.n	8014eb6 <__ssputs_r+0x70>
 8014e5a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014e5e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014e62:	d026      	beq.n	8014eb2 <__ssputs_r+0x6c>
 8014e64:	6965      	ldr	r5, [r4, #20]
 8014e66:	6909      	ldr	r1, [r1, #16]
 8014e68:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014e6c:	eba3 0901 	sub.w	r9, r3, r1
 8014e70:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014e74:	1c7b      	adds	r3, r7, #1
 8014e76:	444b      	add	r3, r9
 8014e78:	106d      	asrs	r5, r5, #1
 8014e7a:	429d      	cmp	r5, r3
 8014e7c:	bf38      	it	cc
 8014e7e:	461d      	movcc	r5, r3
 8014e80:	0553      	lsls	r3, r2, #21
 8014e82:	d527      	bpl.n	8014ed4 <__ssputs_r+0x8e>
 8014e84:	4629      	mov	r1, r5
 8014e86:	f7fd f989 	bl	801219c <_malloc_r>
 8014e8a:	4606      	mov	r6, r0
 8014e8c:	b360      	cbz	r0, 8014ee8 <__ssputs_r+0xa2>
 8014e8e:	6921      	ldr	r1, [r4, #16]
 8014e90:	464a      	mov	r2, r9
 8014e92:	f7fe fddd 	bl	8013a50 <memcpy>
 8014e96:	89a3      	ldrh	r3, [r4, #12]
 8014e98:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8014e9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014ea0:	81a3      	strh	r3, [r4, #12]
 8014ea2:	6126      	str	r6, [r4, #16]
 8014ea4:	6165      	str	r5, [r4, #20]
 8014ea6:	444e      	add	r6, r9
 8014ea8:	eba5 0509 	sub.w	r5, r5, r9
 8014eac:	6026      	str	r6, [r4, #0]
 8014eae:	60a5      	str	r5, [r4, #8]
 8014eb0:	463e      	mov	r6, r7
 8014eb2:	42be      	cmp	r6, r7
 8014eb4:	d900      	bls.n	8014eb8 <__ssputs_r+0x72>
 8014eb6:	463e      	mov	r6, r7
 8014eb8:	6820      	ldr	r0, [r4, #0]
 8014eba:	4632      	mov	r2, r6
 8014ebc:	4641      	mov	r1, r8
 8014ebe:	f001 f938 	bl	8016132 <memmove>
 8014ec2:	68a3      	ldr	r3, [r4, #8]
 8014ec4:	1b9b      	subs	r3, r3, r6
 8014ec6:	60a3      	str	r3, [r4, #8]
 8014ec8:	6823      	ldr	r3, [r4, #0]
 8014eca:	4433      	add	r3, r6
 8014ecc:	6023      	str	r3, [r4, #0]
 8014ece:	2000      	movs	r0, #0
 8014ed0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014ed4:	462a      	mov	r2, r5
 8014ed6:	f000 fffa 	bl	8015ece <_realloc_r>
 8014eda:	4606      	mov	r6, r0
 8014edc:	2800      	cmp	r0, #0
 8014ede:	d1e0      	bne.n	8014ea2 <__ssputs_r+0x5c>
 8014ee0:	6921      	ldr	r1, [r4, #16]
 8014ee2:	4650      	mov	r0, sl
 8014ee4:	f7ff fc2c 	bl	8014740 <_free_r>
 8014ee8:	230c      	movs	r3, #12
 8014eea:	f8ca 3000 	str.w	r3, [sl]
 8014eee:	89a3      	ldrh	r3, [r4, #12]
 8014ef0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014ef4:	81a3      	strh	r3, [r4, #12]
 8014ef6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8014efa:	e7e9      	b.n	8014ed0 <__ssputs_r+0x8a>

08014efc <_svfiprintf_r>:
 8014efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014f00:	4698      	mov	r8, r3
 8014f02:	898b      	ldrh	r3, [r1, #12]
 8014f04:	061b      	lsls	r3, r3, #24
 8014f06:	b09d      	sub	sp, #116	@ 0x74
 8014f08:	4607      	mov	r7, r0
 8014f0a:	460d      	mov	r5, r1
 8014f0c:	4614      	mov	r4, r2
 8014f0e:	d510      	bpl.n	8014f32 <_svfiprintf_r+0x36>
 8014f10:	690b      	ldr	r3, [r1, #16]
 8014f12:	b973      	cbnz	r3, 8014f32 <_svfiprintf_r+0x36>
 8014f14:	2140      	movs	r1, #64	@ 0x40
 8014f16:	f7fd f941 	bl	801219c <_malloc_r>
 8014f1a:	6028      	str	r0, [r5, #0]
 8014f1c:	6128      	str	r0, [r5, #16]
 8014f1e:	b930      	cbnz	r0, 8014f2e <_svfiprintf_r+0x32>
 8014f20:	230c      	movs	r3, #12
 8014f22:	603b      	str	r3, [r7, #0]
 8014f24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8014f28:	b01d      	add	sp, #116	@ 0x74
 8014f2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014f2e:	2340      	movs	r3, #64	@ 0x40
 8014f30:	616b      	str	r3, [r5, #20]
 8014f32:	2300      	movs	r3, #0
 8014f34:	9309      	str	r3, [sp, #36]	@ 0x24
 8014f36:	2320      	movs	r3, #32
 8014f38:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014f3c:	f8cd 800c 	str.w	r8, [sp, #12]
 8014f40:	2330      	movs	r3, #48	@ 0x30
 8014f42:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80150e0 <_svfiprintf_r+0x1e4>
 8014f46:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014f4a:	f04f 0901 	mov.w	r9, #1
 8014f4e:	4623      	mov	r3, r4
 8014f50:	469a      	mov	sl, r3
 8014f52:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014f56:	b10a      	cbz	r2, 8014f5c <_svfiprintf_r+0x60>
 8014f58:	2a25      	cmp	r2, #37	@ 0x25
 8014f5a:	d1f9      	bne.n	8014f50 <_svfiprintf_r+0x54>
 8014f5c:	ebba 0b04 	subs.w	fp, sl, r4
 8014f60:	d00b      	beq.n	8014f7a <_svfiprintf_r+0x7e>
 8014f62:	465b      	mov	r3, fp
 8014f64:	4622      	mov	r2, r4
 8014f66:	4629      	mov	r1, r5
 8014f68:	4638      	mov	r0, r7
 8014f6a:	f7ff ff6c 	bl	8014e46 <__ssputs_r>
 8014f6e:	3001      	adds	r0, #1
 8014f70:	f000 80a7 	beq.w	80150c2 <_svfiprintf_r+0x1c6>
 8014f74:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014f76:	445a      	add	r2, fp
 8014f78:	9209      	str	r2, [sp, #36]	@ 0x24
 8014f7a:	f89a 3000 	ldrb.w	r3, [sl]
 8014f7e:	2b00      	cmp	r3, #0
 8014f80:	f000 809f 	beq.w	80150c2 <_svfiprintf_r+0x1c6>
 8014f84:	2300      	movs	r3, #0
 8014f86:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8014f8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014f8e:	f10a 0a01 	add.w	sl, sl, #1
 8014f92:	9304      	str	r3, [sp, #16]
 8014f94:	9307      	str	r3, [sp, #28]
 8014f96:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014f9a:	931a      	str	r3, [sp, #104]	@ 0x68
 8014f9c:	4654      	mov	r4, sl
 8014f9e:	2205      	movs	r2, #5
 8014fa0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014fa4:	484e      	ldr	r0, [pc, #312]	@ (80150e0 <_svfiprintf_r+0x1e4>)
 8014fa6:	f7eb f91b 	bl	80001e0 <memchr>
 8014faa:	9a04      	ldr	r2, [sp, #16]
 8014fac:	b9d8      	cbnz	r0, 8014fe6 <_svfiprintf_r+0xea>
 8014fae:	06d0      	lsls	r0, r2, #27
 8014fb0:	bf44      	itt	mi
 8014fb2:	2320      	movmi	r3, #32
 8014fb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014fb8:	0711      	lsls	r1, r2, #28
 8014fba:	bf44      	itt	mi
 8014fbc:	232b      	movmi	r3, #43	@ 0x2b
 8014fbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014fc2:	f89a 3000 	ldrb.w	r3, [sl]
 8014fc6:	2b2a      	cmp	r3, #42	@ 0x2a
 8014fc8:	d015      	beq.n	8014ff6 <_svfiprintf_r+0xfa>
 8014fca:	9a07      	ldr	r2, [sp, #28]
 8014fcc:	4654      	mov	r4, sl
 8014fce:	2000      	movs	r0, #0
 8014fd0:	f04f 0c0a 	mov.w	ip, #10
 8014fd4:	4621      	mov	r1, r4
 8014fd6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014fda:	3b30      	subs	r3, #48	@ 0x30
 8014fdc:	2b09      	cmp	r3, #9
 8014fde:	d94b      	bls.n	8015078 <_svfiprintf_r+0x17c>
 8014fe0:	b1b0      	cbz	r0, 8015010 <_svfiprintf_r+0x114>
 8014fe2:	9207      	str	r2, [sp, #28]
 8014fe4:	e014      	b.n	8015010 <_svfiprintf_r+0x114>
 8014fe6:	eba0 0308 	sub.w	r3, r0, r8
 8014fea:	fa09 f303 	lsl.w	r3, r9, r3
 8014fee:	4313      	orrs	r3, r2
 8014ff0:	9304      	str	r3, [sp, #16]
 8014ff2:	46a2      	mov	sl, r4
 8014ff4:	e7d2      	b.n	8014f9c <_svfiprintf_r+0xa0>
 8014ff6:	9b03      	ldr	r3, [sp, #12]
 8014ff8:	1d19      	adds	r1, r3, #4
 8014ffa:	681b      	ldr	r3, [r3, #0]
 8014ffc:	9103      	str	r1, [sp, #12]
 8014ffe:	2b00      	cmp	r3, #0
 8015000:	bfbb      	ittet	lt
 8015002:	425b      	neglt	r3, r3
 8015004:	f042 0202 	orrlt.w	r2, r2, #2
 8015008:	9307      	strge	r3, [sp, #28]
 801500a:	9307      	strlt	r3, [sp, #28]
 801500c:	bfb8      	it	lt
 801500e:	9204      	strlt	r2, [sp, #16]
 8015010:	7823      	ldrb	r3, [r4, #0]
 8015012:	2b2e      	cmp	r3, #46	@ 0x2e
 8015014:	d10a      	bne.n	801502c <_svfiprintf_r+0x130>
 8015016:	7863      	ldrb	r3, [r4, #1]
 8015018:	2b2a      	cmp	r3, #42	@ 0x2a
 801501a:	d132      	bne.n	8015082 <_svfiprintf_r+0x186>
 801501c:	9b03      	ldr	r3, [sp, #12]
 801501e:	1d1a      	adds	r2, r3, #4
 8015020:	681b      	ldr	r3, [r3, #0]
 8015022:	9203      	str	r2, [sp, #12]
 8015024:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015028:	3402      	adds	r4, #2
 801502a:	9305      	str	r3, [sp, #20]
 801502c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80150f0 <_svfiprintf_r+0x1f4>
 8015030:	7821      	ldrb	r1, [r4, #0]
 8015032:	2203      	movs	r2, #3
 8015034:	4650      	mov	r0, sl
 8015036:	f7eb f8d3 	bl	80001e0 <memchr>
 801503a:	b138      	cbz	r0, 801504c <_svfiprintf_r+0x150>
 801503c:	9b04      	ldr	r3, [sp, #16]
 801503e:	eba0 000a 	sub.w	r0, r0, sl
 8015042:	2240      	movs	r2, #64	@ 0x40
 8015044:	4082      	lsls	r2, r0
 8015046:	4313      	orrs	r3, r2
 8015048:	3401      	adds	r4, #1
 801504a:	9304      	str	r3, [sp, #16]
 801504c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015050:	4824      	ldr	r0, [pc, #144]	@ (80150e4 <_svfiprintf_r+0x1e8>)
 8015052:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015056:	2206      	movs	r2, #6
 8015058:	f7eb f8c2 	bl	80001e0 <memchr>
 801505c:	2800      	cmp	r0, #0
 801505e:	d036      	beq.n	80150ce <_svfiprintf_r+0x1d2>
 8015060:	4b21      	ldr	r3, [pc, #132]	@ (80150e8 <_svfiprintf_r+0x1ec>)
 8015062:	bb1b      	cbnz	r3, 80150ac <_svfiprintf_r+0x1b0>
 8015064:	9b03      	ldr	r3, [sp, #12]
 8015066:	3307      	adds	r3, #7
 8015068:	f023 0307 	bic.w	r3, r3, #7
 801506c:	3308      	adds	r3, #8
 801506e:	9303      	str	r3, [sp, #12]
 8015070:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015072:	4433      	add	r3, r6
 8015074:	9309      	str	r3, [sp, #36]	@ 0x24
 8015076:	e76a      	b.n	8014f4e <_svfiprintf_r+0x52>
 8015078:	fb0c 3202 	mla	r2, ip, r2, r3
 801507c:	460c      	mov	r4, r1
 801507e:	2001      	movs	r0, #1
 8015080:	e7a8      	b.n	8014fd4 <_svfiprintf_r+0xd8>
 8015082:	2300      	movs	r3, #0
 8015084:	3401      	adds	r4, #1
 8015086:	9305      	str	r3, [sp, #20]
 8015088:	4619      	mov	r1, r3
 801508a:	f04f 0c0a 	mov.w	ip, #10
 801508e:	4620      	mov	r0, r4
 8015090:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015094:	3a30      	subs	r2, #48	@ 0x30
 8015096:	2a09      	cmp	r2, #9
 8015098:	d903      	bls.n	80150a2 <_svfiprintf_r+0x1a6>
 801509a:	2b00      	cmp	r3, #0
 801509c:	d0c6      	beq.n	801502c <_svfiprintf_r+0x130>
 801509e:	9105      	str	r1, [sp, #20]
 80150a0:	e7c4      	b.n	801502c <_svfiprintf_r+0x130>
 80150a2:	fb0c 2101 	mla	r1, ip, r1, r2
 80150a6:	4604      	mov	r4, r0
 80150a8:	2301      	movs	r3, #1
 80150aa:	e7f0      	b.n	801508e <_svfiprintf_r+0x192>
 80150ac:	ab03      	add	r3, sp, #12
 80150ae:	9300      	str	r3, [sp, #0]
 80150b0:	462a      	mov	r2, r5
 80150b2:	4b0e      	ldr	r3, [pc, #56]	@ (80150ec <_svfiprintf_r+0x1f0>)
 80150b4:	a904      	add	r1, sp, #16
 80150b6:	4638      	mov	r0, r7
 80150b8:	f7fc fe14 	bl	8011ce4 <_printf_float>
 80150bc:	1c42      	adds	r2, r0, #1
 80150be:	4606      	mov	r6, r0
 80150c0:	d1d6      	bne.n	8015070 <_svfiprintf_r+0x174>
 80150c2:	89ab      	ldrh	r3, [r5, #12]
 80150c4:	065b      	lsls	r3, r3, #25
 80150c6:	f53f af2d 	bmi.w	8014f24 <_svfiprintf_r+0x28>
 80150ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80150cc:	e72c      	b.n	8014f28 <_svfiprintf_r+0x2c>
 80150ce:	ab03      	add	r3, sp, #12
 80150d0:	9300      	str	r3, [sp, #0]
 80150d2:	462a      	mov	r2, r5
 80150d4:	4b05      	ldr	r3, [pc, #20]	@ (80150ec <_svfiprintf_r+0x1f0>)
 80150d6:	a904      	add	r1, sp, #16
 80150d8:	4638      	mov	r0, r7
 80150da:	f7fd f94d 	bl	8012378 <_printf_i>
 80150de:	e7ed      	b.n	80150bc <_svfiprintf_r+0x1c0>
 80150e0:	08017860 	.word	0x08017860
 80150e4:	0801786a 	.word	0x0801786a
 80150e8:	08011ce5 	.word	0x08011ce5
 80150ec:	08014e47 	.word	0x08014e47
 80150f0:	08017866 	.word	0x08017866

080150f4 <__sfputc_r>:
 80150f4:	6893      	ldr	r3, [r2, #8]
 80150f6:	3b01      	subs	r3, #1
 80150f8:	2b00      	cmp	r3, #0
 80150fa:	b410      	push	{r4}
 80150fc:	6093      	str	r3, [r2, #8]
 80150fe:	da08      	bge.n	8015112 <__sfputc_r+0x1e>
 8015100:	6994      	ldr	r4, [r2, #24]
 8015102:	42a3      	cmp	r3, r4
 8015104:	db01      	blt.n	801510a <__sfputc_r+0x16>
 8015106:	290a      	cmp	r1, #10
 8015108:	d103      	bne.n	8015112 <__sfputc_r+0x1e>
 801510a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801510e:	f000 bf0c 	b.w	8015f2a <__swbuf_r>
 8015112:	6813      	ldr	r3, [r2, #0]
 8015114:	1c58      	adds	r0, r3, #1
 8015116:	6010      	str	r0, [r2, #0]
 8015118:	7019      	strb	r1, [r3, #0]
 801511a:	4608      	mov	r0, r1
 801511c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015120:	4770      	bx	lr

08015122 <__sfputs_r>:
 8015122:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015124:	4606      	mov	r6, r0
 8015126:	460f      	mov	r7, r1
 8015128:	4614      	mov	r4, r2
 801512a:	18d5      	adds	r5, r2, r3
 801512c:	42ac      	cmp	r4, r5
 801512e:	d101      	bne.n	8015134 <__sfputs_r+0x12>
 8015130:	2000      	movs	r0, #0
 8015132:	e007      	b.n	8015144 <__sfputs_r+0x22>
 8015134:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015138:	463a      	mov	r2, r7
 801513a:	4630      	mov	r0, r6
 801513c:	f7ff ffda 	bl	80150f4 <__sfputc_r>
 8015140:	1c43      	adds	r3, r0, #1
 8015142:	d1f3      	bne.n	801512c <__sfputs_r+0xa>
 8015144:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08015148 <_vfiprintf_r>:
 8015148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801514c:	460d      	mov	r5, r1
 801514e:	b09d      	sub	sp, #116	@ 0x74
 8015150:	4614      	mov	r4, r2
 8015152:	4698      	mov	r8, r3
 8015154:	4606      	mov	r6, r0
 8015156:	b118      	cbz	r0, 8015160 <_vfiprintf_r+0x18>
 8015158:	6a03      	ldr	r3, [r0, #32]
 801515a:	b90b      	cbnz	r3, 8015160 <_vfiprintf_r+0x18>
 801515c:	f7fd fcf2 	bl	8012b44 <__sinit>
 8015160:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015162:	07d9      	lsls	r1, r3, #31
 8015164:	d405      	bmi.n	8015172 <_vfiprintf_r+0x2a>
 8015166:	89ab      	ldrh	r3, [r5, #12]
 8015168:	059a      	lsls	r2, r3, #22
 801516a:	d402      	bmi.n	8015172 <_vfiprintf_r+0x2a>
 801516c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801516e:	f7fe fc68 	bl	8013a42 <__retarget_lock_acquire_recursive>
 8015172:	89ab      	ldrh	r3, [r5, #12]
 8015174:	071b      	lsls	r3, r3, #28
 8015176:	d501      	bpl.n	801517c <_vfiprintf_r+0x34>
 8015178:	692b      	ldr	r3, [r5, #16]
 801517a:	b99b      	cbnz	r3, 80151a4 <_vfiprintf_r+0x5c>
 801517c:	4629      	mov	r1, r5
 801517e:	4630      	mov	r0, r6
 8015180:	f000 ff12 	bl	8015fa8 <__swsetup_r>
 8015184:	b170      	cbz	r0, 80151a4 <_vfiprintf_r+0x5c>
 8015186:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015188:	07dc      	lsls	r4, r3, #31
 801518a:	d504      	bpl.n	8015196 <_vfiprintf_r+0x4e>
 801518c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015190:	b01d      	add	sp, #116	@ 0x74
 8015192:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015196:	89ab      	ldrh	r3, [r5, #12]
 8015198:	0598      	lsls	r0, r3, #22
 801519a:	d4f7      	bmi.n	801518c <_vfiprintf_r+0x44>
 801519c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801519e:	f7fe fc51 	bl	8013a44 <__retarget_lock_release_recursive>
 80151a2:	e7f3      	b.n	801518c <_vfiprintf_r+0x44>
 80151a4:	2300      	movs	r3, #0
 80151a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80151a8:	2320      	movs	r3, #32
 80151aa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80151ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80151b2:	2330      	movs	r3, #48	@ 0x30
 80151b4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8015364 <_vfiprintf_r+0x21c>
 80151b8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80151bc:	f04f 0901 	mov.w	r9, #1
 80151c0:	4623      	mov	r3, r4
 80151c2:	469a      	mov	sl, r3
 80151c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80151c8:	b10a      	cbz	r2, 80151ce <_vfiprintf_r+0x86>
 80151ca:	2a25      	cmp	r2, #37	@ 0x25
 80151cc:	d1f9      	bne.n	80151c2 <_vfiprintf_r+0x7a>
 80151ce:	ebba 0b04 	subs.w	fp, sl, r4
 80151d2:	d00b      	beq.n	80151ec <_vfiprintf_r+0xa4>
 80151d4:	465b      	mov	r3, fp
 80151d6:	4622      	mov	r2, r4
 80151d8:	4629      	mov	r1, r5
 80151da:	4630      	mov	r0, r6
 80151dc:	f7ff ffa1 	bl	8015122 <__sfputs_r>
 80151e0:	3001      	adds	r0, #1
 80151e2:	f000 80a7 	beq.w	8015334 <_vfiprintf_r+0x1ec>
 80151e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80151e8:	445a      	add	r2, fp
 80151ea:	9209      	str	r2, [sp, #36]	@ 0x24
 80151ec:	f89a 3000 	ldrb.w	r3, [sl]
 80151f0:	2b00      	cmp	r3, #0
 80151f2:	f000 809f 	beq.w	8015334 <_vfiprintf_r+0x1ec>
 80151f6:	2300      	movs	r3, #0
 80151f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80151fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015200:	f10a 0a01 	add.w	sl, sl, #1
 8015204:	9304      	str	r3, [sp, #16]
 8015206:	9307      	str	r3, [sp, #28]
 8015208:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801520c:	931a      	str	r3, [sp, #104]	@ 0x68
 801520e:	4654      	mov	r4, sl
 8015210:	2205      	movs	r2, #5
 8015212:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015216:	4853      	ldr	r0, [pc, #332]	@ (8015364 <_vfiprintf_r+0x21c>)
 8015218:	f7ea ffe2 	bl	80001e0 <memchr>
 801521c:	9a04      	ldr	r2, [sp, #16]
 801521e:	b9d8      	cbnz	r0, 8015258 <_vfiprintf_r+0x110>
 8015220:	06d1      	lsls	r1, r2, #27
 8015222:	bf44      	itt	mi
 8015224:	2320      	movmi	r3, #32
 8015226:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801522a:	0713      	lsls	r3, r2, #28
 801522c:	bf44      	itt	mi
 801522e:	232b      	movmi	r3, #43	@ 0x2b
 8015230:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015234:	f89a 3000 	ldrb.w	r3, [sl]
 8015238:	2b2a      	cmp	r3, #42	@ 0x2a
 801523a:	d015      	beq.n	8015268 <_vfiprintf_r+0x120>
 801523c:	9a07      	ldr	r2, [sp, #28]
 801523e:	4654      	mov	r4, sl
 8015240:	2000      	movs	r0, #0
 8015242:	f04f 0c0a 	mov.w	ip, #10
 8015246:	4621      	mov	r1, r4
 8015248:	f811 3b01 	ldrb.w	r3, [r1], #1
 801524c:	3b30      	subs	r3, #48	@ 0x30
 801524e:	2b09      	cmp	r3, #9
 8015250:	d94b      	bls.n	80152ea <_vfiprintf_r+0x1a2>
 8015252:	b1b0      	cbz	r0, 8015282 <_vfiprintf_r+0x13a>
 8015254:	9207      	str	r2, [sp, #28]
 8015256:	e014      	b.n	8015282 <_vfiprintf_r+0x13a>
 8015258:	eba0 0308 	sub.w	r3, r0, r8
 801525c:	fa09 f303 	lsl.w	r3, r9, r3
 8015260:	4313      	orrs	r3, r2
 8015262:	9304      	str	r3, [sp, #16]
 8015264:	46a2      	mov	sl, r4
 8015266:	e7d2      	b.n	801520e <_vfiprintf_r+0xc6>
 8015268:	9b03      	ldr	r3, [sp, #12]
 801526a:	1d19      	adds	r1, r3, #4
 801526c:	681b      	ldr	r3, [r3, #0]
 801526e:	9103      	str	r1, [sp, #12]
 8015270:	2b00      	cmp	r3, #0
 8015272:	bfbb      	ittet	lt
 8015274:	425b      	neglt	r3, r3
 8015276:	f042 0202 	orrlt.w	r2, r2, #2
 801527a:	9307      	strge	r3, [sp, #28]
 801527c:	9307      	strlt	r3, [sp, #28]
 801527e:	bfb8      	it	lt
 8015280:	9204      	strlt	r2, [sp, #16]
 8015282:	7823      	ldrb	r3, [r4, #0]
 8015284:	2b2e      	cmp	r3, #46	@ 0x2e
 8015286:	d10a      	bne.n	801529e <_vfiprintf_r+0x156>
 8015288:	7863      	ldrb	r3, [r4, #1]
 801528a:	2b2a      	cmp	r3, #42	@ 0x2a
 801528c:	d132      	bne.n	80152f4 <_vfiprintf_r+0x1ac>
 801528e:	9b03      	ldr	r3, [sp, #12]
 8015290:	1d1a      	adds	r2, r3, #4
 8015292:	681b      	ldr	r3, [r3, #0]
 8015294:	9203      	str	r2, [sp, #12]
 8015296:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801529a:	3402      	adds	r4, #2
 801529c:	9305      	str	r3, [sp, #20]
 801529e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015374 <_vfiprintf_r+0x22c>
 80152a2:	7821      	ldrb	r1, [r4, #0]
 80152a4:	2203      	movs	r2, #3
 80152a6:	4650      	mov	r0, sl
 80152a8:	f7ea ff9a 	bl	80001e0 <memchr>
 80152ac:	b138      	cbz	r0, 80152be <_vfiprintf_r+0x176>
 80152ae:	9b04      	ldr	r3, [sp, #16]
 80152b0:	eba0 000a 	sub.w	r0, r0, sl
 80152b4:	2240      	movs	r2, #64	@ 0x40
 80152b6:	4082      	lsls	r2, r0
 80152b8:	4313      	orrs	r3, r2
 80152ba:	3401      	adds	r4, #1
 80152bc:	9304      	str	r3, [sp, #16]
 80152be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80152c2:	4829      	ldr	r0, [pc, #164]	@ (8015368 <_vfiprintf_r+0x220>)
 80152c4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80152c8:	2206      	movs	r2, #6
 80152ca:	f7ea ff89 	bl	80001e0 <memchr>
 80152ce:	2800      	cmp	r0, #0
 80152d0:	d03f      	beq.n	8015352 <_vfiprintf_r+0x20a>
 80152d2:	4b26      	ldr	r3, [pc, #152]	@ (801536c <_vfiprintf_r+0x224>)
 80152d4:	bb1b      	cbnz	r3, 801531e <_vfiprintf_r+0x1d6>
 80152d6:	9b03      	ldr	r3, [sp, #12]
 80152d8:	3307      	adds	r3, #7
 80152da:	f023 0307 	bic.w	r3, r3, #7
 80152de:	3308      	adds	r3, #8
 80152e0:	9303      	str	r3, [sp, #12]
 80152e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80152e4:	443b      	add	r3, r7
 80152e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80152e8:	e76a      	b.n	80151c0 <_vfiprintf_r+0x78>
 80152ea:	fb0c 3202 	mla	r2, ip, r2, r3
 80152ee:	460c      	mov	r4, r1
 80152f0:	2001      	movs	r0, #1
 80152f2:	e7a8      	b.n	8015246 <_vfiprintf_r+0xfe>
 80152f4:	2300      	movs	r3, #0
 80152f6:	3401      	adds	r4, #1
 80152f8:	9305      	str	r3, [sp, #20]
 80152fa:	4619      	mov	r1, r3
 80152fc:	f04f 0c0a 	mov.w	ip, #10
 8015300:	4620      	mov	r0, r4
 8015302:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015306:	3a30      	subs	r2, #48	@ 0x30
 8015308:	2a09      	cmp	r2, #9
 801530a:	d903      	bls.n	8015314 <_vfiprintf_r+0x1cc>
 801530c:	2b00      	cmp	r3, #0
 801530e:	d0c6      	beq.n	801529e <_vfiprintf_r+0x156>
 8015310:	9105      	str	r1, [sp, #20]
 8015312:	e7c4      	b.n	801529e <_vfiprintf_r+0x156>
 8015314:	fb0c 2101 	mla	r1, ip, r1, r2
 8015318:	4604      	mov	r4, r0
 801531a:	2301      	movs	r3, #1
 801531c:	e7f0      	b.n	8015300 <_vfiprintf_r+0x1b8>
 801531e:	ab03      	add	r3, sp, #12
 8015320:	9300      	str	r3, [sp, #0]
 8015322:	462a      	mov	r2, r5
 8015324:	4b12      	ldr	r3, [pc, #72]	@ (8015370 <_vfiprintf_r+0x228>)
 8015326:	a904      	add	r1, sp, #16
 8015328:	4630      	mov	r0, r6
 801532a:	f7fc fcdb 	bl	8011ce4 <_printf_float>
 801532e:	4607      	mov	r7, r0
 8015330:	1c78      	adds	r0, r7, #1
 8015332:	d1d6      	bne.n	80152e2 <_vfiprintf_r+0x19a>
 8015334:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015336:	07d9      	lsls	r1, r3, #31
 8015338:	d405      	bmi.n	8015346 <_vfiprintf_r+0x1fe>
 801533a:	89ab      	ldrh	r3, [r5, #12]
 801533c:	059a      	lsls	r2, r3, #22
 801533e:	d402      	bmi.n	8015346 <_vfiprintf_r+0x1fe>
 8015340:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015342:	f7fe fb7f 	bl	8013a44 <__retarget_lock_release_recursive>
 8015346:	89ab      	ldrh	r3, [r5, #12]
 8015348:	065b      	lsls	r3, r3, #25
 801534a:	f53f af1f 	bmi.w	801518c <_vfiprintf_r+0x44>
 801534e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015350:	e71e      	b.n	8015190 <_vfiprintf_r+0x48>
 8015352:	ab03      	add	r3, sp, #12
 8015354:	9300      	str	r3, [sp, #0]
 8015356:	462a      	mov	r2, r5
 8015358:	4b05      	ldr	r3, [pc, #20]	@ (8015370 <_vfiprintf_r+0x228>)
 801535a:	a904      	add	r1, sp, #16
 801535c:	4630      	mov	r0, r6
 801535e:	f7fd f80b 	bl	8012378 <_printf_i>
 8015362:	e7e4      	b.n	801532e <_vfiprintf_r+0x1e6>
 8015364:	08017860 	.word	0x08017860
 8015368:	0801786a 	.word	0x0801786a
 801536c:	08011ce5 	.word	0x08011ce5
 8015370:	08015123 	.word	0x08015123
 8015374:	08017866 	.word	0x08017866

08015378 <__ascii_mbtowc>:
 8015378:	b082      	sub	sp, #8
 801537a:	b901      	cbnz	r1, 801537e <__ascii_mbtowc+0x6>
 801537c:	a901      	add	r1, sp, #4
 801537e:	b142      	cbz	r2, 8015392 <__ascii_mbtowc+0x1a>
 8015380:	b14b      	cbz	r3, 8015396 <__ascii_mbtowc+0x1e>
 8015382:	7813      	ldrb	r3, [r2, #0]
 8015384:	600b      	str	r3, [r1, #0]
 8015386:	7812      	ldrb	r2, [r2, #0]
 8015388:	1e10      	subs	r0, r2, #0
 801538a:	bf18      	it	ne
 801538c:	2001      	movne	r0, #1
 801538e:	b002      	add	sp, #8
 8015390:	4770      	bx	lr
 8015392:	4610      	mov	r0, r2
 8015394:	e7fb      	b.n	801538e <__ascii_mbtowc+0x16>
 8015396:	f06f 0001 	mvn.w	r0, #1
 801539a:	e7f8      	b.n	801538e <__ascii_mbtowc+0x16>

0801539c <__sflush_r>:
 801539c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80153a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80153a4:	0716      	lsls	r6, r2, #28
 80153a6:	4605      	mov	r5, r0
 80153a8:	460c      	mov	r4, r1
 80153aa:	d454      	bmi.n	8015456 <__sflush_r+0xba>
 80153ac:	684b      	ldr	r3, [r1, #4]
 80153ae:	2b00      	cmp	r3, #0
 80153b0:	dc02      	bgt.n	80153b8 <__sflush_r+0x1c>
 80153b2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80153b4:	2b00      	cmp	r3, #0
 80153b6:	dd48      	ble.n	801544a <__sflush_r+0xae>
 80153b8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80153ba:	2e00      	cmp	r6, #0
 80153bc:	d045      	beq.n	801544a <__sflush_r+0xae>
 80153be:	2300      	movs	r3, #0
 80153c0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80153c4:	682f      	ldr	r7, [r5, #0]
 80153c6:	6a21      	ldr	r1, [r4, #32]
 80153c8:	602b      	str	r3, [r5, #0]
 80153ca:	d030      	beq.n	801542e <__sflush_r+0x92>
 80153cc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80153ce:	89a3      	ldrh	r3, [r4, #12]
 80153d0:	0759      	lsls	r1, r3, #29
 80153d2:	d505      	bpl.n	80153e0 <__sflush_r+0x44>
 80153d4:	6863      	ldr	r3, [r4, #4]
 80153d6:	1ad2      	subs	r2, r2, r3
 80153d8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80153da:	b10b      	cbz	r3, 80153e0 <__sflush_r+0x44>
 80153dc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80153de:	1ad2      	subs	r2, r2, r3
 80153e0:	2300      	movs	r3, #0
 80153e2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80153e4:	6a21      	ldr	r1, [r4, #32]
 80153e6:	4628      	mov	r0, r5
 80153e8:	47b0      	blx	r6
 80153ea:	1c43      	adds	r3, r0, #1
 80153ec:	89a3      	ldrh	r3, [r4, #12]
 80153ee:	d106      	bne.n	80153fe <__sflush_r+0x62>
 80153f0:	6829      	ldr	r1, [r5, #0]
 80153f2:	291d      	cmp	r1, #29
 80153f4:	d82b      	bhi.n	801544e <__sflush_r+0xb2>
 80153f6:	4a2a      	ldr	r2, [pc, #168]	@ (80154a0 <__sflush_r+0x104>)
 80153f8:	40ca      	lsrs	r2, r1
 80153fa:	07d6      	lsls	r6, r2, #31
 80153fc:	d527      	bpl.n	801544e <__sflush_r+0xb2>
 80153fe:	2200      	movs	r2, #0
 8015400:	6062      	str	r2, [r4, #4]
 8015402:	04d9      	lsls	r1, r3, #19
 8015404:	6922      	ldr	r2, [r4, #16]
 8015406:	6022      	str	r2, [r4, #0]
 8015408:	d504      	bpl.n	8015414 <__sflush_r+0x78>
 801540a:	1c42      	adds	r2, r0, #1
 801540c:	d101      	bne.n	8015412 <__sflush_r+0x76>
 801540e:	682b      	ldr	r3, [r5, #0]
 8015410:	b903      	cbnz	r3, 8015414 <__sflush_r+0x78>
 8015412:	6560      	str	r0, [r4, #84]	@ 0x54
 8015414:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015416:	602f      	str	r7, [r5, #0]
 8015418:	b1b9      	cbz	r1, 801544a <__sflush_r+0xae>
 801541a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801541e:	4299      	cmp	r1, r3
 8015420:	d002      	beq.n	8015428 <__sflush_r+0x8c>
 8015422:	4628      	mov	r0, r5
 8015424:	f7ff f98c 	bl	8014740 <_free_r>
 8015428:	2300      	movs	r3, #0
 801542a:	6363      	str	r3, [r4, #52]	@ 0x34
 801542c:	e00d      	b.n	801544a <__sflush_r+0xae>
 801542e:	2301      	movs	r3, #1
 8015430:	4628      	mov	r0, r5
 8015432:	47b0      	blx	r6
 8015434:	4602      	mov	r2, r0
 8015436:	1c50      	adds	r0, r2, #1
 8015438:	d1c9      	bne.n	80153ce <__sflush_r+0x32>
 801543a:	682b      	ldr	r3, [r5, #0]
 801543c:	2b00      	cmp	r3, #0
 801543e:	d0c6      	beq.n	80153ce <__sflush_r+0x32>
 8015440:	2b1d      	cmp	r3, #29
 8015442:	d001      	beq.n	8015448 <__sflush_r+0xac>
 8015444:	2b16      	cmp	r3, #22
 8015446:	d11e      	bne.n	8015486 <__sflush_r+0xea>
 8015448:	602f      	str	r7, [r5, #0]
 801544a:	2000      	movs	r0, #0
 801544c:	e022      	b.n	8015494 <__sflush_r+0xf8>
 801544e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015452:	b21b      	sxth	r3, r3
 8015454:	e01b      	b.n	801548e <__sflush_r+0xf2>
 8015456:	690f      	ldr	r7, [r1, #16]
 8015458:	2f00      	cmp	r7, #0
 801545a:	d0f6      	beq.n	801544a <__sflush_r+0xae>
 801545c:	0793      	lsls	r3, r2, #30
 801545e:	680e      	ldr	r6, [r1, #0]
 8015460:	bf08      	it	eq
 8015462:	694b      	ldreq	r3, [r1, #20]
 8015464:	600f      	str	r7, [r1, #0]
 8015466:	bf18      	it	ne
 8015468:	2300      	movne	r3, #0
 801546a:	eba6 0807 	sub.w	r8, r6, r7
 801546e:	608b      	str	r3, [r1, #8]
 8015470:	f1b8 0f00 	cmp.w	r8, #0
 8015474:	dde9      	ble.n	801544a <__sflush_r+0xae>
 8015476:	6a21      	ldr	r1, [r4, #32]
 8015478:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801547a:	4643      	mov	r3, r8
 801547c:	463a      	mov	r2, r7
 801547e:	4628      	mov	r0, r5
 8015480:	47b0      	blx	r6
 8015482:	2800      	cmp	r0, #0
 8015484:	dc08      	bgt.n	8015498 <__sflush_r+0xfc>
 8015486:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801548a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801548e:	81a3      	strh	r3, [r4, #12]
 8015490:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015494:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015498:	4407      	add	r7, r0
 801549a:	eba8 0800 	sub.w	r8, r8, r0
 801549e:	e7e7      	b.n	8015470 <__sflush_r+0xd4>
 80154a0:	20400001 	.word	0x20400001

080154a4 <_fflush_r>:
 80154a4:	b538      	push	{r3, r4, r5, lr}
 80154a6:	690b      	ldr	r3, [r1, #16]
 80154a8:	4605      	mov	r5, r0
 80154aa:	460c      	mov	r4, r1
 80154ac:	b913      	cbnz	r3, 80154b4 <_fflush_r+0x10>
 80154ae:	2500      	movs	r5, #0
 80154b0:	4628      	mov	r0, r5
 80154b2:	bd38      	pop	{r3, r4, r5, pc}
 80154b4:	b118      	cbz	r0, 80154be <_fflush_r+0x1a>
 80154b6:	6a03      	ldr	r3, [r0, #32]
 80154b8:	b90b      	cbnz	r3, 80154be <_fflush_r+0x1a>
 80154ba:	f7fd fb43 	bl	8012b44 <__sinit>
 80154be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80154c2:	2b00      	cmp	r3, #0
 80154c4:	d0f3      	beq.n	80154ae <_fflush_r+0xa>
 80154c6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80154c8:	07d0      	lsls	r0, r2, #31
 80154ca:	d404      	bmi.n	80154d6 <_fflush_r+0x32>
 80154cc:	0599      	lsls	r1, r3, #22
 80154ce:	d402      	bmi.n	80154d6 <_fflush_r+0x32>
 80154d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80154d2:	f7fe fab6 	bl	8013a42 <__retarget_lock_acquire_recursive>
 80154d6:	4628      	mov	r0, r5
 80154d8:	4621      	mov	r1, r4
 80154da:	f7ff ff5f 	bl	801539c <__sflush_r>
 80154de:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80154e0:	07da      	lsls	r2, r3, #31
 80154e2:	4605      	mov	r5, r0
 80154e4:	d4e4      	bmi.n	80154b0 <_fflush_r+0xc>
 80154e6:	89a3      	ldrh	r3, [r4, #12]
 80154e8:	059b      	lsls	r3, r3, #22
 80154ea:	d4e1      	bmi.n	80154b0 <_fflush_r+0xc>
 80154ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80154ee:	f7fe faa9 	bl	8013a44 <__retarget_lock_release_recursive>
 80154f2:	e7dd      	b.n	80154b0 <_fflush_r+0xc>

080154f4 <_Balloc>:
 80154f4:	b570      	push	{r4, r5, r6, lr}
 80154f6:	69c6      	ldr	r6, [r0, #28]
 80154f8:	4604      	mov	r4, r0
 80154fa:	460d      	mov	r5, r1
 80154fc:	b976      	cbnz	r6, 801551c <_Balloc+0x28>
 80154fe:	2010      	movs	r0, #16
 8015500:	f7fc fe1a 	bl	8012138 <malloc>
 8015504:	4602      	mov	r2, r0
 8015506:	61e0      	str	r0, [r4, #28]
 8015508:	b920      	cbnz	r0, 8015514 <_Balloc+0x20>
 801550a:	4b18      	ldr	r3, [pc, #96]	@ (801556c <_Balloc+0x78>)
 801550c:	4818      	ldr	r0, [pc, #96]	@ (8015570 <_Balloc+0x7c>)
 801550e:	216b      	movs	r1, #107	@ 0x6b
 8015510:	f000 fe92 	bl	8016238 <__assert_func>
 8015514:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015518:	6006      	str	r6, [r0, #0]
 801551a:	60c6      	str	r6, [r0, #12]
 801551c:	69e6      	ldr	r6, [r4, #28]
 801551e:	68f3      	ldr	r3, [r6, #12]
 8015520:	b183      	cbz	r3, 8015544 <_Balloc+0x50>
 8015522:	69e3      	ldr	r3, [r4, #28]
 8015524:	68db      	ldr	r3, [r3, #12]
 8015526:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801552a:	b9b8      	cbnz	r0, 801555c <_Balloc+0x68>
 801552c:	2101      	movs	r1, #1
 801552e:	fa01 f605 	lsl.w	r6, r1, r5
 8015532:	1d72      	adds	r2, r6, #5
 8015534:	0092      	lsls	r2, r2, #2
 8015536:	4620      	mov	r0, r4
 8015538:	f7fc fb0e 	bl	8011b58 <_calloc_r>
 801553c:	b160      	cbz	r0, 8015558 <_Balloc+0x64>
 801553e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8015542:	e00e      	b.n	8015562 <_Balloc+0x6e>
 8015544:	2221      	movs	r2, #33	@ 0x21
 8015546:	2104      	movs	r1, #4
 8015548:	4620      	mov	r0, r4
 801554a:	f7fc fb05 	bl	8011b58 <_calloc_r>
 801554e:	69e3      	ldr	r3, [r4, #28]
 8015550:	60f0      	str	r0, [r6, #12]
 8015552:	68db      	ldr	r3, [r3, #12]
 8015554:	2b00      	cmp	r3, #0
 8015556:	d1e4      	bne.n	8015522 <_Balloc+0x2e>
 8015558:	2000      	movs	r0, #0
 801555a:	bd70      	pop	{r4, r5, r6, pc}
 801555c:	6802      	ldr	r2, [r0, #0]
 801555e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015562:	2300      	movs	r3, #0
 8015564:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015568:	e7f7      	b.n	801555a <_Balloc+0x66>
 801556a:	bf00      	nop
 801556c:	08017780 	.word	0x08017780
 8015570:	08017871 	.word	0x08017871

08015574 <_Bfree>:
 8015574:	b570      	push	{r4, r5, r6, lr}
 8015576:	69c6      	ldr	r6, [r0, #28]
 8015578:	4605      	mov	r5, r0
 801557a:	460c      	mov	r4, r1
 801557c:	b976      	cbnz	r6, 801559c <_Bfree+0x28>
 801557e:	2010      	movs	r0, #16
 8015580:	f7fc fdda 	bl	8012138 <malloc>
 8015584:	4602      	mov	r2, r0
 8015586:	61e8      	str	r0, [r5, #28]
 8015588:	b920      	cbnz	r0, 8015594 <_Bfree+0x20>
 801558a:	4b09      	ldr	r3, [pc, #36]	@ (80155b0 <_Bfree+0x3c>)
 801558c:	4809      	ldr	r0, [pc, #36]	@ (80155b4 <_Bfree+0x40>)
 801558e:	218f      	movs	r1, #143	@ 0x8f
 8015590:	f000 fe52 	bl	8016238 <__assert_func>
 8015594:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015598:	6006      	str	r6, [r0, #0]
 801559a:	60c6      	str	r6, [r0, #12]
 801559c:	b13c      	cbz	r4, 80155ae <_Bfree+0x3a>
 801559e:	69eb      	ldr	r3, [r5, #28]
 80155a0:	6862      	ldr	r2, [r4, #4]
 80155a2:	68db      	ldr	r3, [r3, #12]
 80155a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80155a8:	6021      	str	r1, [r4, #0]
 80155aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80155ae:	bd70      	pop	{r4, r5, r6, pc}
 80155b0:	08017780 	.word	0x08017780
 80155b4:	08017871 	.word	0x08017871

080155b8 <__multadd>:
 80155b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80155bc:	690d      	ldr	r5, [r1, #16]
 80155be:	4607      	mov	r7, r0
 80155c0:	460c      	mov	r4, r1
 80155c2:	461e      	mov	r6, r3
 80155c4:	f101 0c14 	add.w	ip, r1, #20
 80155c8:	2000      	movs	r0, #0
 80155ca:	f8dc 3000 	ldr.w	r3, [ip]
 80155ce:	b299      	uxth	r1, r3
 80155d0:	fb02 6101 	mla	r1, r2, r1, r6
 80155d4:	0c1e      	lsrs	r6, r3, #16
 80155d6:	0c0b      	lsrs	r3, r1, #16
 80155d8:	fb02 3306 	mla	r3, r2, r6, r3
 80155dc:	b289      	uxth	r1, r1
 80155de:	3001      	adds	r0, #1
 80155e0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80155e4:	4285      	cmp	r5, r0
 80155e6:	f84c 1b04 	str.w	r1, [ip], #4
 80155ea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80155ee:	dcec      	bgt.n	80155ca <__multadd+0x12>
 80155f0:	b30e      	cbz	r6, 8015636 <__multadd+0x7e>
 80155f2:	68a3      	ldr	r3, [r4, #8]
 80155f4:	42ab      	cmp	r3, r5
 80155f6:	dc19      	bgt.n	801562c <__multadd+0x74>
 80155f8:	6861      	ldr	r1, [r4, #4]
 80155fa:	4638      	mov	r0, r7
 80155fc:	3101      	adds	r1, #1
 80155fe:	f7ff ff79 	bl	80154f4 <_Balloc>
 8015602:	4680      	mov	r8, r0
 8015604:	b928      	cbnz	r0, 8015612 <__multadd+0x5a>
 8015606:	4602      	mov	r2, r0
 8015608:	4b0c      	ldr	r3, [pc, #48]	@ (801563c <__multadd+0x84>)
 801560a:	480d      	ldr	r0, [pc, #52]	@ (8015640 <__multadd+0x88>)
 801560c:	21ba      	movs	r1, #186	@ 0xba
 801560e:	f000 fe13 	bl	8016238 <__assert_func>
 8015612:	6922      	ldr	r2, [r4, #16]
 8015614:	3202      	adds	r2, #2
 8015616:	f104 010c 	add.w	r1, r4, #12
 801561a:	0092      	lsls	r2, r2, #2
 801561c:	300c      	adds	r0, #12
 801561e:	f7fe fa17 	bl	8013a50 <memcpy>
 8015622:	4621      	mov	r1, r4
 8015624:	4638      	mov	r0, r7
 8015626:	f7ff ffa5 	bl	8015574 <_Bfree>
 801562a:	4644      	mov	r4, r8
 801562c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015630:	3501      	adds	r5, #1
 8015632:	615e      	str	r6, [r3, #20]
 8015634:	6125      	str	r5, [r4, #16]
 8015636:	4620      	mov	r0, r4
 8015638:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801563c:	080177ef 	.word	0x080177ef
 8015640:	08017871 	.word	0x08017871

08015644 <__s2b>:
 8015644:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015648:	460c      	mov	r4, r1
 801564a:	4615      	mov	r5, r2
 801564c:	461f      	mov	r7, r3
 801564e:	2209      	movs	r2, #9
 8015650:	3308      	adds	r3, #8
 8015652:	4606      	mov	r6, r0
 8015654:	fb93 f3f2 	sdiv	r3, r3, r2
 8015658:	2100      	movs	r1, #0
 801565a:	2201      	movs	r2, #1
 801565c:	429a      	cmp	r2, r3
 801565e:	db09      	blt.n	8015674 <__s2b+0x30>
 8015660:	4630      	mov	r0, r6
 8015662:	f7ff ff47 	bl	80154f4 <_Balloc>
 8015666:	b940      	cbnz	r0, 801567a <__s2b+0x36>
 8015668:	4602      	mov	r2, r0
 801566a:	4b19      	ldr	r3, [pc, #100]	@ (80156d0 <__s2b+0x8c>)
 801566c:	4819      	ldr	r0, [pc, #100]	@ (80156d4 <__s2b+0x90>)
 801566e:	21d3      	movs	r1, #211	@ 0xd3
 8015670:	f000 fde2 	bl	8016238 <__assert_func>
 8015674:	0052      	lsls	r2, r2, #1
 8015676:	3101      	adds	r1, #1
 8015678:	e7f0      	b.n	801565c <__s2b+0x18>
 801567a:	9b08      	ldr	r3, [sp, #32]
 801567c:	6143      	str	r3, [r0, #20]
 801567e:	2d09      	cmp	r5, #9
 8015680:	f04f 0301 	mov.w	r3, #1
 8015684:	6103      	str	r3, [r0, #16]
 8015686:	dd16      	ble.n	80156b6 <__s2b+0x72>
 8015688:	f104 0909 	add.w	r9, r4, #9
 801568c:	46c8      	mov	r8, r9
 801568e:	442c      	add	r4, r5
 8015690:	f818 3b01 	ldrb.w	r3, [r8], #1
 8015694:	4601      	mov	r1, r0
 8015696:	3b30      	subs	r3, #48	@ 0x30
 8015698:	220a      	movs	r2, #10
 801569a:	4630      	mov	r0, r6
 801569c:	f7ff ff8c 	bl	80155b8 <__multadd>
 80156a0:	45a0      	cmp	r8, r4
 80156a2:	d1f5      	bne.n	8015690 <__s2b+0x4c>
 80156a4:	f1a5 0408 	sub.w	r4, r5, #8
 80156a8:	444c      	add	r4, r9
 80156aa:	1b2d      	subs	r5, r5, r4
 80156ac:	1963      	adds	r3, r4, r5
 80156ae:	42bb      	cmp	r3, r7
 80156b0:	db04      	blt.n	80156bc <__s2b+0x78>
 80156b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80156b6:	340a      	adds	r4, #10
 80156b8:	2509      	movs	r5, #9
 80156ba:	e7f6      	b.n	80156aa <__s2b+0x66>
 80156bc:	f814 3b01 	ldrb.w	r3, [r4], #1
 80156c0:	4601      	mov	r1, r0
 80156c2:	3b30      	subs	r3, #48	@ 0x30
 80156c4:	220a      	movs	r2, #10
 80156c6:	4630      	mov	r0, r6
 80156c8:	f7ff ff76 	bl	80155b8 <__multadd>
 80156cc:	e7ee      	b.n	80156ac <__s2b+0x68>
 80156ce:	bf00      	nop
 80156d0:	080177ef 	.word	0x080177ef
 80156d4:	08017871 	.word	0x08017871

080156d8 <__hi0bits>:
 80156d8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80156dc:	4603      	mov	r3, r0
 80156de:	bf36      	itet	cc
 80156e0:	0403      	lslcc	r3, r0, #16
 80156e2:	2000      	movcs	r0, #0
 80156e4:	2010      	movcc	r0, #16
 80156e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80156ea:	bf3c      	itt	cc
 80156ec:	021b      	lslcc	r3, r3, #8
 80156ee:	3008      	addcc	r0, #8
 80156f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80156f4:	bf3c      	itt	cc
 80156f6:	011b      	lslcc	r3, r3, #4
 80156f8:	3004      	addcc	r0, #4
 80156fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80156fe:	bf3c      	itt	cc
 8015700:	009b      	lslcc	r3, r3, #2
 8015702:	3002      	addcc	r0, #2
 8015704:	2b00      	cmp	r3, #0
 8015706:	db05      	blt.n	8015714 <__hi0bits+0x3c>
 8015708:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801570c:	f100 0001 	add.w	r0, r0, #1
 8015710:	bf08      	it	eq
 8015712:	2020      	moveq	r0, #32
 8015714:	4770      	bx	lr

08015716 <__lo0bits>:
 8015716:	6803      	ldr	r3, [r0, #0]
 8015718:	4602      	mov	r2, r0
 801571a:	f013 0007 	ands.w	r0, r3, #7
 801571e:	d00b      	beq.n	8015738 <__lo0bits+0x22>
 8015720:	07d9      	lsls	r1, r3, #31
 8015722:	d421      	bmi.n	8015768 <__lo0bits+0x52>
 8015724:	0798      	lsls	r0, r3, #30
 8015726:	bf49      	itett	mi
 8015728:	085b      	lsrmi	r3, r3, #1
 801572a:	089b      	lsrpl	r3, r3, #2
 801572c:	2001      	movmi	r0, #1
 801572e:	6013      	strmi	r3, [r2, #0]
 8015730:	bf5c      	itt	pl
 8015732:	6013      	strpl	r3, [r2, #0]
 8015734:	2002      	movpl	r0, #2
 8015736:	4770      	bx	lr
 8015738:	b299      	uxth	r1, r3
 801573a:	b909      	cbnz	r1, 8015740 <__lo0bits+0x2a>
 801573c:	0c1b      	lsrs	r3, r3, #16
 801573e:	2010      	movs	r0, #16
 8015740:	b2d9      	uxtb	r1, r3
 8015742:	b909      	cbnz	r1, 8015748 <__lo0bits+0x32>
 8015744:	3008      	adds	r0, #8
 8015746:	0a1b      	lsrs	r3, r3, #8
 8015748:	0719      	lsls	r1, r3, #28
 801574a:	bf04      	itt	eq
 801574c:	091b      	lsreq	r3, r3, #4
 801574e:	3004      	addeq	r0, #4
 8015750:	0799      	lsls	r1, r3, #30
 8015752:	bf04      	itt	eq
 8015754:	089b      	lsreq	r3, r3, #2
 8015756:	3002      	addeq	r0, #2
 8015758:	07d9      	lsls	r1, r3, #31
 801575a:	d403      	bmi.n	8015764 <__lo0bits+0x4e>
 801575c:	085b      	lsrs	r3, r3, #1
 801575e:	f100 0001 	add.w	r0, r0, #1
 8015762:	d003      	beq.n	801576c <__lo0bits+0x56>
 8015764:	6013      	str	r3, [r2, #0]
 8015766:	4770      	bx	lr
 8015768:	2000      	movs	r0, #0
 801576a:	4770      	bx	lr
 801576c:	2020      	movs	r0, #32
 801576e:	4770      	bx	lr

08015770 <__i2b>:
 8015770:	b510      	push	{r4, lr}
 8015772:	460c      	mov	r4, r1
 8015774:	2101      	movs	r1, #1
 8015776:	f7ff febd 	bl	80154f4 <_Balloc>
 801577a:	4602      	mov	r2, r0
 801577c:	b928      	cbnz	r0, 801578a <__i2b+0x1a>
 801577e:	4b05      	ldr	r3, [pc, #20]	@ (8015794 <__i2b+0x24>)
 8015780:	4805      	ldr	r0, [pc, #20]	@ (8015798 <__i2b+0x28>)
 8015782:	f240 1145 	movw	r1, #325	@ 0x145
 8015786:	f000 fd57 	bl	8016238 <__assert_func>
 801578a:	2301      	movs	r3, #1
 801578c:	6144      	str	r4, [r0, #20]
 801578e:	6103      	str	r3, [r0, #16]
 8015790:	bd10      	pop	{r4, pc}
 8015792:	bf00      	nop
 8015794:	080177ef 	.word	0x080177ef
 8015798:	08017871 	.word	0x08017871

0801579c <__multiply>:
 801579c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80157a0:	4617      	mov	r7, r2
 80157a2:	690a      	ldr	r2, [r1, #16]
 80157a4:	693b      	ldr	r3, [r7, #16]
 80157a6:	429a      	cmp	r2, r3
 80157a8:	bfa8      	it	ge
 80157aa:	463b      	movge	r3, r7
 80157ac:	4689      	mov	r9, r1
 80157ae:	bfa4      	itt	ge
 80157b0:	460f      	movge	r7, r1
 80157b2:	4699      	movge	r9, r3
 80157b4:	693d      	ldr	r5, [r7, #16]
 80157b6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80157ba:	68bb      	ldr	r3, [r7, #8]
 80157bc:	6879      	ldr	r1, [r7, #4]
 80157be:	eb05 060a 	add.w	r6, r5, sl
 80157c2:	42b3      	cmp	r3, r6
 80157c4:	b085      	sub	sp, #20
 80157c6:	bfb8      	it	lt
 80157c8:	3101      	addlt	r1, #1
 80157ca:	f7ff fe93 	bl	80154f4 <_Balloc>
 80157ce:	b930      	cbnz	r0, 80157de <__multiply+0x42>
 80157d0:	4602      	mov	r2, r0
 80157d2:	4b41      	ldr	r3, [pc, #260]	@ (80158d8 <__multiply+0x13c>)
 80157d4:	4841      	ldr	r0, [pc, #260]	@ (80158dc <__multiply+0x140>)
 80157d6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80157da:	f000 fd2d 	bl	8016238 <__assert_func>
 80157de:	f100 0414 	add.w	r4, r0, #20
 80157e2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80157e6:	4623      	mov	r3, r4
 80157e8:	2200      	movs	r2, #0
 80157ea:	4573      	cmp	r3, lr
 80157ec:	d320      	bcc.n	8015830 <__multiply+0x94>
 80157ee:	f107 0814 	add.w	r8, r7, #20
 80157f2:	f109 0114 	add.w	r1, r9, #20
 80157f6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80157fa:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80157fe:	9302      	str	r3, [sp, #8]
 8015800:	1beb      	subs	r3, r5, r7
 8015802:	3b15      	subs	r3, #21
 8015804:	f023 0303 	bic.w	r3, r3, #3
 8015808:	3304      	adds	r3, #4
 801580a:	3715      	adds	r7, #21
 801580c:	42bd      	cmp	r5, r7
 801580e:	bf38      	it	cc
 8015810:	2304      	movcc	r3, #4
 8015812:	9301      	str	r3, [sp, #4]
 8015814:	9b02      	ldr	r3, [sp, #8]
 8015816:	9103      	str	r1, [sp, #12]
 8015818:	428b      	cmp	r3, r1
 801581a:	d80c      	bhi.n	8015836 <__multiply+0x9a>
 801581c:	2e00      	cmp	r6, #0
 801581e:	dd03      	ble.n	8015828 <__multiply+0x8c>
 8015820:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8015824:	2b00      	cmp	r3, #0
 8015826:	d055      	beq.n	80158d4 <__multiply+0x138>
 8015828:	6106      	str	r6, [r0, #16]
 801582a:	b005      	add	sp, #20
 801582c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015830:	f843 2b04 	str.w	r2, [r3], #4
 8015834:	e7d9      	b.n	80157ea <__multiply+0x4e>
 8015836:	f8b1 a000 	ldrh.w	sl, [r1]
 801583a:	f1ba 0f00 	cmp.w	sl, #0
 801583e:	d01f      	beq.n	8015880 <__multiply+0xe4>
 8015840:	46c4      	mov	ip, r8
 8015842:	46a1      	mov	r9, r4
 8015844:	2700      	movs	r7, #0
 8015846:	f85c 2b04 	ldr.w	r2, [ip], #4
 801584a:	f8d9 3000 	ldr.w	r3, [r9]
 801584e:	fa1f fb82 	uxth.w	fp, r2
 8015852:	b29b      	uxth	r3, r3
 8015854:	fb0a 330b 	mla	r3, sl, fp, r3
 8015858:	443b      	add	r3, r7
 801585a:	f8d9 7000 	ldr.w	r7, [r9]
 801585e:	0c12      	lsrs	r2, r2, #16
 8015860:	0c3f      	lsrs	r7, r7, #16
 8015862:	fb0a 7202 	mla	r2, sl, r2, r7
 8015866:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801586a:	b29b      	uxth	r3, r3
 801586c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015870:	4565      	cmp	r5, ip
 8015872:	f849 3b04 	str.w	r3, [r9], #4
 8015876:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801587a:	d8e4      	bhi.n	8015846 <__multiply+0xaa>
 801587c:	9b01      	ldr	r3, [sp, #4]
 801587e:	50e7      	str	r7, [r4, r3]
 8015880:	9b03      	ldr	r3, [sp, #12]
 8015882:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8015886:	3104      	adds	r1, #4
 8015888:	f1b9 0f00 	cmp.w	r9, #0
 801588c:	d020      	beq.n	80158d0 <__multiply+0x134>
 801588e:	6823      	ldr	r3, [r4, #0]
 8015890:	4647      	mov	r7, r8
 8015892:	46a4      	mov	ip, r4
 8015894:	f04f 0a00 	mov.w	sl, #0
 8015898:	f8b7 b000 	ldrh.w	fp, [r7]
 801589c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80158a0:	fb09 220b 	mla	r2, r9, fp, r2
 80158a4:	4452      	add	r2, sl
 80158a6:	b29b      	uxth	r3, r3
 80158a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80158ac:	f84c 3b04 	str.w	r3, [ip], #4
 80158b0:	f857 3b04 	ldr.w	r3, [r7], #4
 80158b4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80158b8:	f8bc 3000 	ldrh.w	r3, [ip]
 80158bc:	fb09 330a 	mla	r3, r9, sl, r3
 80158c0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80158c4:	42bd      	cmp	r5, r7
 80158c6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80158ca:	d8e5      	bhi.n	8015898 <__multiply+0xfc>
 80158cc:	9a01      	ldr	r2, [sp, #4]
 80158ce:	50a3      	str	r3, [r4, r2]
 80158d0:	3404      	adds	r4, #4
 80158d2:	e79f      	b.n	8015814 <__multiply+0x78>
 80158d4:	3e01      	subs	r6, #1
 80158d6:	e7a1      	b.n	801581c <__multiply+0x80>
 80158d8:	080177ef 	.word	0x080177ef
 80158dc:	08017871 	.word	0x08017871

080158e0 <__pow5mult>:
 80158e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80158e4:	4615      	mov	r5, r2
 80158e6:	f012 0203 	ands.w	r2, r2, #3
 80158ea:	4607      	mov	r7, r0
 80158ec:	460e      	mov	r6, r1
 80158ee:	d007      	beq.n	8015900 <__pow5mult+0x20>
 80158f0:	4c25      	ldr	r4, [pc, #148]	@ (8015988 <__pow5mult+0xa8>)
 80158f2:	3a01      	subs	r2, #1
 80158f4:	2300      	movs	r3, #0
 80158f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80158fa:	f7ff fe5d 	bl	80155b8 <__multadd>
 80158fe:	4606      	mov	r6, r0
 8015900:	10ad      	asrs	r5, r5, #2
 8015902:	d03d      	beq.n	8015980 <__pow5mult+0xa0>
 8015904:	69fc      	ldr	r4, [r7, #28]
 8015906:	b97c      	cbnz	r4, 8015928 <__pow5mult+0x48>
 8015908:	2010      	movs	r0, #16
 801590a:	f7fc fc15 	bl	8012138 <malloc>
 801590e:	4602      	mov	r2, r0
 8015910:	61f8      	str	r0, [r7, #28]
 8015912:	b928      	cbnz	r0, 8015920 <__pow5mult+0x40>
 8015914:	4b1d      	ldr	r3, [pc, #116]	@ (801598c <__pow5mult+0xac>)
 8015916:	481e      	ldr	r0, [pc, #120]	@ (8015990 <__pow5mult+0xb0>)
 8015918:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801591c:	f000 fc8c 	bl	8016238 <__assert_func>
 8015920:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015924:	6004      	str	r4, [r0, #0]
 8015926:	60c4      	str	r4, [r0, #12]
 8015928:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801592c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015930:	b94c      	cbnz	r4, 8015946 <__pow5mult+0x66>
 8015932:	f240 2171 	movw	r1, #625	@ 0x271
 8015936:	4638      	mov	r0, r7
 8015938:	f7ff ff1a 	bl	8015770 <__i2b>
 801593c:	2300      	movs	r3, #0
 801593e:	f8c8 0008 	str.w	r0, [r8, #8]
 8015942:	4604      	mov	r4, r0
 8015944:	6003      	str	r3, [r0, #0]
 8015946:	f04f 0900 	mov.w	r9, #0
 801594a:	07eb      	lsls	r3, r5, #31
 801594c:	d50a      	bpl.n	8015964 <__pow5mult+0x84>
 801594e:	4631      	mov	r1, r6
 8015950:	4622      	mov	r2, r4
 8015952:	4638      	mov	r0, r7
 8015954:	f7ff ff22 	bl	801579c <__multiply>
 8015958:	4631      	mov	r1, r6
 801595a:	4680      	mov	r8, r0
 801595c:	4638      	mov	r0, r7
 801595e:	f7ff fe09 	bl	8015574 <_Bfree>
 8015962:	4646      	mov	r6, r8
 8015964:	106d      	asrs	r5, r5, #1
 8015966:	d00b      	beq.n	8015980 <__pow5mult+0xa0>
 8015968:	6820      	ldr	r0, [r4, #0]
 801596a:	b938      	cbnz	r0, 801597c <__pow5mult+0x9c>
 801596c:	4622      	mov	r2, r4
 801596e:	4621      	mov	r1, r4
 8015970:	4638      	mov	r0, r7
 8015972:	f7ff ff13 	bl	801579c <__multiply>
 8015976:	6020      	str	r0, [r4, #0]
 8015978:	f8c0 9000 	str.w	r9, [r0]
 801597c:	4604      	mov	r4, r0
 801597e:	e7e4      	b.n	801594a <__pow5mult+0x6a>
 8015980:	4630      	mov	r0, r6
 8015982:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015986:	bf00      	nop
 8015988:	08017a5c 	.word	0x08017a5c
 801598c:	08017780 	.word	0x08017780
 8015990:	08017871 	.word	0x08017871

08015994 <__lshift>:
 8015994:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015998:	460c      	mov	r4, r1
 801599a:	6849      	ldr	r1, [r1, #4]
 801599c:	6923      	ldr	r3, [r4, #16]
 801599e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80159a2:	68a3      	ldr	r3, [r4, #8]
 80159a4:	4607      	mov	r7, r0
 80159a6:	4691      	mov	r9, r2
 80159a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80159ac:	f108 0601 	add.w	r6, r8, #1
 80159b0:	42b3      	cmp	r3, r6
 80159b2:	db0b      	blt.n	80159cc <__lshift+0x38>
 80159b4:	4638      	mov	r0, r7
 80159b6:	f7ff fd9d 	bl	80154f4 <_Balloc>
 80159ba:	4605      	mov	r5, r0
 80159bc:	b948      	cbnz	r0, 80159d2 <__lshift+0x3e>
 80159be:	4602      	mov	r2, r0
 80159c0:	4b28      	ldr	r3, [pc, #160]	@ (8015a64 <__lshift+0xd0>)
 80159c2:	4829      	ldr	r0, [pc, #164]	@ (8015a68 <__lshift+0xd4>)
 80159c4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80159c8:	f000 fc36 	bl	8016238 <__assert_func>
 80159cc:	3101      	adds	r1, #1
 80159ce:	005b      	lsls	r3, r3, #1
 80159d0:	e7ee      	b.n	80159b0 <__lshift+0x1c>
 80159d2:	2300      	movs	r3, #0
 80159d4:	f100 0114 	add.w	r1, r0, #20
 80159d8:	f100 0210 	add.w	r2, r0, #16
 80159dc:	4618      	mov	r0, r3
 80159de:	4553      	cmp	r3, sl
 80159e0:	db33      	blt.n	8015a4a <__lshift+0xb6>
 80159e2:	6920      	ldr	r0, [r4, #16]
 80159e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80159e8:	f104 0314 	add.w	r3, r4, #20
 80159ec:	f019 091f 	ands.w	r9, r9, #31
 80159f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80159f4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80159f8:	d02b      	beq.n	8015a52 <__lshift+0xbe>
 80159fa:	f1c9 0e20 	rsb	lr, r9, #32
 80159fe:	468a      	mov	sl, r1
 8015a00:	2200      	movs	r2, #0
 8015a02:	6818      	ldr	r0, [r3, #0]
 8015a04:	fa00 f009 	lsl.w	r0, r0, r9
 8015a08:	4310      	orrs	r0, r2
 8015a0a:	f84a 0b04 	str.w	r0, [sl], #4
 8015a0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8015a12:	459c      	cmp	ip, r3
 8015a14:	fa22 f20e 	lsr.w	r2, r2, lr
 8015a18:	d8f3      	bhi.n	8015a02 <__lshift+0x6e>
 8015a1a:	ebac 0304 	sub.w	r3, ip, r4
 8015a1e:	3b15      	subs	r3, #21
 8015a20:	f023 0303 	bic.w	r3, r3, #3
 8015a24:	3304      	adds	r3, #4
 8015a26:	f104 0015 	add.w	r0, r4, #21
 8015a2a:	4560      	cmp	r0, ip
 8015a2c:	bf88      	it	hi
 8015a2e:	2304      	movhi	r3, #4
 8015a30:	50ca      	str	r2, [r1, r3]
 8015a32:	b10a      	cbz	r2, 8015a38 <__lshift+0xa4>
 8015a34:	f108 0602 	add.w	r6, r8, #2
 8015a38:	3e01      	subs	r6, #1
 8015a3a:	4638      	mov	r0, r7
 8015a3c:	612e      	str	r6, [r5, #16]
 8015a3e:	4621      	mov	r1, r4
 8015a40:	f7ff fd98 	bl	8015574 <_Bfree>
 8015a44:	4628      	mov	r0, r5
 8015a46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015a4a:	f842 0f04 	str.w	r0, [r2, #4]!
 8015a4e:	3301      	adds	r3, #1
 8015a50:	e7c5      	b.n	80159de <__lshift+0x4a>
 8015a52:	3904      	subs	r1, #4
 8015a54:	f853 2b04 	ldr.w	r2, [r3], #4
 8015a58:	f841 2f04 	str.w	r2, [r1, #4]!
 8015a5c:	459c      	cmp	ip, r3
 8015a5e:	d8f9      	bhi.n	8015a54 <__lshift+0xc0>
 8015a60:	e7ea      	b.n	8015a38 <__lshift+0xa4>
 8015a62:	bf00      	nop
 8015a64:	080177ef 	.word	0x080177ef
 8015a68:	08017871 	.word	0x08017871

08015a6c <__mcmp>:
 8015a6c:	690a      	ldr	r2, [r1, #16]
 8015a6e:	4603      	mov	r3, r0
 8015a70:	6900      	ldr	r0, [r0, #16]
 8015a72:	1a80      	subs	r0, r0, r2
 8015a74:	b530      	push	{r4, r5, lr}
 8015a76:	d10e      	bne.n	8015a96 <__mcmp+0x2a>
 8015a78:	3314      	adds	r3, #20
 8015a7a:	3114      	adds	r1, #20
 8015a7c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8015a80:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8015a84:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015a88:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8015a8c:	4295      	cmp	r5, r2
 8015a8e:	d003      	beq.n	8015a98 <__mcmp+0x2c>
 8015a90:	d205      	bcs.n	8015a9e <__mcmp+0x32>
 8015a92:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015a96:	bd30      	pop	{r4, r5, pc}
 8015a98:	42a3      	cmp	r3, r4
 8015a9a:	d3f3      	bcc.n	8015a84 <__mcmp+0x18>
 8015a9c:	e7fb      	b.n	8015a96 <__mcmp+0x2a>
 8015a9e:	2001      	movs	r0, #1
 8015aa0:	e7f9      	b.n	8015a96 <__mcmp+0x2a>
	...

08015aa4 <__mdiff>:
 8015aa4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015aa8:	4689      	mov	r9, r1
 8015aaa:	4606      	mov	r6, r0
 8015aac:	4611      	mov	r1, r2
 8015aae:	4648      	mov	r0, r9
 8015ab0:	4614      	mov	r4, r2
 8015ab2:	f7ff ffdb 	bl	8015a6c <__mcmp>
 8015ab6:	1e05      	subs	r5, r0, #0
 8015ab8:	d112      	bne.n	8015ae0 <__mdiff+0x3c>
 8015aba:	4629      	mov	r1, r5
 8015abc:	4630      	mov	r0, r6
 8015abe:	f7ff fd19 	bl	80154f4 <_Balloc>
 8015ac2:	4602      	mov	r2, r0
 8015ac4:	b928      	cbnz	r0, 8015ad2 <__mdiff+0x2e>
 8015ac6:	4b3f      	ldr	r3, [pc, #252]	@ (8015bc4 <__mdiff+0x120>)
 8015ac8:	f240 2137 	movw	r1, #567	@ 0x237
 8015acc:	483e      	ldr	r0, [pc, #248]	@ (8015bc8 <__mdiff+0x124>)
 8015ace:	f000 fbb3 	bl	8016238 <__assert_func>
 8015ad2:	2301      	movs	r3, #1
 8015ad4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8015ad8:	4610      	mov	r0, r2
 8015ada:	b003      	add	sp, #12
 8015adc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015ae0:	bfbc      	itt	lt
 8015ae2:	464b      	movlt	r3, r9
 8015ae4:	46a1      	movlt	r9, r4
 8015ae6:	4630      	mov	r0, r6
 8015ae8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8015aec:	bfba      	itte	lt
 8015aee:	461c      	movlt	r4, r3
 8015af0:	2501      	movlt	r5, #1
 8015af2:	2500      	movge	r5, #0
 8015af4:	f7ff fcfe 	bl	80154f4 <_Balloc>
 8015af8:	4602      	mov	r2, r0
 8015afa:	b918      	cbnz	r0, 8015b04 <__mdiff+0x60>
 8015afc:	4b31      	ldr	r3, [pc, #196]	@ (8015bc4 <__mdiff+0x120>)
 8015afe:	f240 2145 	movw	r1, #581	@ 0x245
 8015b02:	e7e3      	b.n	8015acc <__mdiff+0x28>
 8015b04:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8015b08:	6926      	ldr	r6, [r4, #16]
 8015b0a:	60c5      	str	r5, [r0, #12]
 8015b0c:	f109 0310 	add.w	r3, r9, #16
 8015b10:	f109 0514 	add.w	r5, r9, #20
 8015b14:	f104 0e14 	add.w	lr, r4, #20
 8015b18:	f100 0b14 	add.w	fp, r0, #20
 8015b1c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8015b20:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8015b24:	9301      	str	r3, [sp, #4]
 8015b26:	46d9      	mov	r9, fp
 8015b28:	f04f 0c00 	mov.w	ip, #0
 8015b2c:	9b01      	ldr	r3, [sp, #4]
 8015b2e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8015b32:	f853 af04 	ldr.w	sl, [r3, #4]!
 8015b36:	9301      	str	r3, [sp, #4]
 8015b38:	fa1f f38a 	uxth.w	r3, sl
 8015b3c:	4619      	mov	r1, r3
 8015b3e:	b283      	uxth	r3, r0
 8015b40:	1acb      	subs	r3, r1, r3
 8015b42:	0c00      	lsrs	r0, r0, #16
 8015b44:	4463      	add	r3, ip
 8015b46:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8015b4a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8015b4e:	b29b      	uxth	r3, r3
 8015b50:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8015b54:	4576      	cmp	r6, lr
 8015b56:	f849 3b04 	str.w	r3, [r9], #4
 8015b5a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015b5e:	d8e5      	bhi.n	8015b2c <__mdiff+0x88>
 8015b60:	1b33      	subs	r3, r6, r4
 8015b62:	3b15      	subs	r3, #21
 8015b64:	f023 0303 	bic.w	r3, r3, #3
 8015b68:	3415      	adds	r4, #21
 8015b6a:	3304      	adds	r3, #4
 8015b6c:	42a6      	cmp	r6, r4
 8015b6e:	bf38      	it	cc
 8015b70:	2304      	movcc	r3, #4
 8015b72:	441d      	add	r5, r3
 8015b74:	445b      	add	r3, fp
 8015b76:	461e      	mov	r6, r3
 8015b78:	462c      	mov	r4, r5
 8015b7a:	4544      	cmp	r4, r8
 8015b7c:	d30e      	bcc.n	8015b9c <__mdiff+0xf8>
 8015b7e:	f108 0103 	add.w	r1, r8, #3
 8015b82:	1b49      	subs	r1, r1, r5
 8015b84:	f021 0103 	bic.w	r1, r1, #3
 8015b88:	3d03      	subs	r5, #3
 8015b8a:	45a8      	cmp	r8, r5
 8015b8c:	bf38      	it	cc
 8015b8e:	2100      	movcc	r1, #0
 8015b90:	440b      	add	r3, r1
 8015b92:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015b96:	b191      	cbz	r1, 8015bbe <__mdiff+0x11a>
 8015b98:	6117      	str	r7, [r2, #16]
 8015b9a:	e79d      	b.n	8015ad8 <__mdiff+0x34>
 8015b9c:	f854 1b04 	ldr.w	r1, [r4], #4
 8015ba0:	46e6      	mov	lr, ip
 8015ba2:	0c08      	lsrs	r0, r1, #16
 8015ba4:	fa1c fc81 	uxtah	ip, ip, r1
 8015ba8:	4471      	add	r1, lr
 8015baa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8015bae:	b289      	uxth	r1, r1
 8015bb0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8015bb4:	f846 1b04 	str.w	r1, [r6], #4
 8015bb8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015bbc:	e7dd      	b.n	8015b7a <__mdiff+0xd6>
 8015bbe:	3f01      	subs	r7, #1
 8015bc0:	e7e7      	b.n	8015b92 <__mdiff+0xee>
 8015bc2:	bf00      	nop
 8015bc4:	080177ef 	.word	0x080177ef
 8015bc8:	08017871 	.word	0x08017871

08015bcc <__ulp>:
 8015bcc:	b082      	sub	sp, #8
 8015bce:	ed8d 0b00 	vstr	d0, [sp]
 8015bd2:	9a01      	ldr	r2, [sp, #4]
 8015bd4:	4b0f      	ldr	r3, [pc, #60]	@ (8015c14 <__ulp+0x48>)
 8015bd6:	4013      	ands	r3, r2
 8015bd8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8015bdc:	2b00      	cmp	r3, #0
 8015bde:	dc08      	bgt.n	8015bf2 <__ulp+0x26>
 8015be0:	425b      	negs	r3, r3
 8015be2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8015be6:	ea4f 5223 	mov.w	r2, r3, asr #20
 8015bea:	da04      	bge.n	8015bf6 <__ulp+0x2a>
 8015bec:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8015bf0:	4113      	asrs	r3, r2
 8015bf2:	2200      	movs	r2, #0
 8015bf4:	e008      	b.n	8015c08 <__ulp+0x3c>
 8015bf6:	f1a2 0314 	sub.w	r3, r2, #20
 8015bfa:	2b1e      	cmp	r3, #30
 8015bfc:	bfda      	itte	le
 8015bfe:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8015c02:	40da      	lsrle	r2, r3
 8015c04:	2201      	movgt	r2, #1
 8015c06:	2300      	movs	r3, #0
 8015c08:	4619      	mov	r1, r3
 8015c0a:	4610      	mov	r0, r2
 8015c0c:	ec41 0b10 	vmov	d0, r0, r1
 8015c10:	b002      	add	sp, #8
 8015c12:	4770      	bx	lr
 8015c14:	7ff00000 	.word	0x7ff00000

08015c18 <__b2d>:
 8015c18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015c1c:	6906      	ldr	r6, [r0, #16]
 8015c1e:	f100 0814 	add.w	r8, r0, #20
 8015c22:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8015c26:	1f37      	subs	r7, r6, #4
 8015c28:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8015c2c:	4610      	mov	r0, r2
 8015c2e:	f7ff fd53 	bl	80156d8 <__hi0bits>
 8015c32:	f1c0 0320 	rsb	r3, r0, #32
 8015c36:	280a      	cmp	r0, #10
 8015c38:	600b      	str	r3, [r1, #0]
 8015c3a:	491b      	ldr	r1, [pc, #108]	@ (8015ca8 <__b2d+0x90>)
 8015c3c:	dc15      	bgt.n	8015c6a <__b2d+0x52>
 8015c3e:	f1c0 0c0b 	rsb	ip, r0, #11
 8015c42:	fa22 f30c 	lsr.w	r3, r2, ip
 8015c46:	45b8      	cmp	r8, r7
 8015c48:	ea43 0501 	orr.w	r5, r3, r1
 8015c4c:	bf34      	ite	cc
 8015c4e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8015c52:	2300      	movcs	r3, #0
 8015c54:	3015      	adds	r0, #21
 8015c56:	fa02 f000 	lsl.w	r0, r2, r0
 8015c5a:	fa23 f30c 	lsr.w	r3, r3, ip
 8015c5e:	4303      	orrs	r3, r0
 8015c60:	461c      	mov	r4, r3
 8015c62:	ec45 4b10 	vmov	d0, r4, r5
 8015c66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015c6a:	45b8      	cmp	r8, r7
 8015c6c:	bf3a      	itte	cc
 8015c6e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8015c72:	f1a6 0708 	subcc.w	r7, r6, #8
 8015c76:	2300      	movcs	r3, #0
 8015c78:	380b      	subs	r0, #11
 8015c7a:	d012      	beq.n	8015ca2 <__b2d+0x8a>
 8015c7c:	f1c0 0120 	rsb	r1, r0, #32
 8015c80:	fa23 f401 	lsr.w	r4, r3, r1
 8015c84:	4082      	lsls	r2, r0
 8015c86:	4322      	orrs	r2, r4
 8015c88:	4547      	cmp	r7, r8
 8015c8a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8015c8e:	bf8c      	ite	hi
 8015c90:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8015c94:	2200      	movls	r2, #0
 8015c96:	4083      	lsls	r3, r0
 8015c98:	40ca      	lsrs	r2, r1
 8015c9a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8015c9e:	4313      	orrs	r3, r2
 8015ca0:	e7de      	b.n	8015c60 <__b2d+0x48>
 8015ca2:	ea42 0501 	orr.w	r5, r2, r1
 8015ca6:	e7db      	b.n	8015c60 <__b2d+0x48>
 8015ca8:	3ff00000 	.word	0x3ff00000

08015cac <__d2b>:
 8015cac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015cb0:	460f      	mov	r7, r1
 8015cb2:	2101      	movs	r1, #1
 8015cb4:	ec59 8b10 	vmov	r8, r9, d0
 8015cb8:	4616      	mov	r6, r2
 8015cba:	f7ff fc1b 	bl	80154f4 <_Balloc>
 8015cbe:	4604      	mov	r4, r0
 8015cc0:	b930      	cbnz	r0, 8015cd0 <__d2b+0x24>
 8015cc2:	4602      	mov	r2, r0
 8015cc4:	4b23      	ldr	r3, [pc, #140]	@ (8015d54 <__d2b+0xa8>)
 8015cc6:	4824      	ldr	r0, [pc, #144]	@ (8015d58 <__d2b+0xac>)
 8015cc8:	f240 310f 	movw	r1, #783	@ 0x30f
 8015ccc:	f000 fab4 	bl	8016238 <__assert_func>
 8015cd0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8015cd4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015cd8:	b10d      	cbz	r5, 8015cde <__d2b+0x32>
 8015cda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8015cde:	9301      	str	r3, [sp, #4]
 8015ce0:	f1b8 0300 	subs.w	r3, r8, #0
 8015ce4:	d023      	beq.n	8015d2e <__d2b+0x82>
 8015ce6:	4668      	mov	r0, sp
 8015ce8:	9300      	str	r3, [sp, #0]
 8015cea:	f7ff fd14 	bl	8015716 <__lo0bits>
 8015cee:	e9dd 1200 	ldrd	r1, r2, [sp]
 8015cf2:	b1d0      	cbz	r0, 8015d2a <__d2b+0x7e>
 8015cf4:	f1c0 0320 	rsb	r3, r0, #32
 8015cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8015cfc:	430b      	orrs	r3, r1
 8015cfe:	40c2      	lsrs	r2, r0
 8015d00:	6163      	str	r3, [r4, #20]
 8015d02:	9201      	str	r2, [sp, #4]
 8015d04:	9b01      	ldr	r3, [sp, #4]
 8015d06:	61a3      	str	r3, [r4, #24]
 8015d08:	2b00      	cmp	r3, #0
 8015d0a:	bf0c      	ite	eq
 8015d0c:	2201      	moveq	r2, #1
 8015d0e:	2202      	movne	r2, #2
 8015d10:	6122      	str	r2, [r4, #16]
 8015d12:	b1a5      	cbz	r5, 8015d3e <__d2b+0x92>
 8015d14:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8015d18:	4405      	add	r5, r0
 8015d1a:	603d      	str	r5, [r7, #0]
 8015d1c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8015d20:	6030      	str	r0, [r6, #0]
 8015d22:	4620      	mov	r0, r4
 8015d24:	b003      	add	sp, #12
 8015d26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015d2a:	6161      	str	r1, [r4, #20]
 8015d2c:	e7ea      	b.n	8015d04 <__d2b+0x58>
 8015d2e:	a801      	add	r0, sp, #4
 8015d30:	f7ff fcf1 	bl	8015716 <__lo0bits>
 8015d34:	9b01      	ldr	r3, [sp, #4]
 8015d36:	6163      	str	r3, [r4, #20]
 8015d38:	3020      	adds	r0, #32
 8015d3a:	2201      	movs	r2, #1
 8015d3c:	e7e8      	b.n	8015d10 <__d2b+0x64>
 8015d3e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015d42:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8015d46:	6038      	str	r0, [r7, #0]
 8015d48:	6918      	ldr	r0, [r3, #16]
 8015d4a:	f7ff fcc5 	bl	80156d8 <__hi0bits>
 8015d4e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015d52:	e7e5      	b.n	8015d20 <__d2b+0x74>
 8015d54:	080177ef 	.word	0x080177ef
 8015d58:	08017871 	.word	0x08017871

08015d5c <__ratio>:
 8015d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015d60:	b085      	sub	sp, #20
 8015d62:	e9cd 1000 	strd	r1, r0, [sp]
 8015d66:	a902      	add	r1, sp, #8
 8015d68:	f7ff ff56 	bl	8015c18 <__b2d>
 8015d6c:	9800      	ldr	r0, [sp, #0]
 8015d6e:	a903      	add	r1, sp, #12
 8015d70:	ec55 4b10 	vmov	r4, r5, d0
 8015d74:	f7ff ff50 	bl	8015c18 <__b2d>
 8015d78:	9b01      	ldr	r3, [sp, #4]
 8015d7a:	6919      	ldr	r1, [r3, #16]
 8015d7c:	9b00      	ldr	r3, [sp, #0]
 8015d7e:	691b      	ldr	r3, [r3, #16]
 8015d80:	1ac9      	subs	r1, r1, r3
 8015d82:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8015d86:	1a9b      	subs	r3, r3, r2
 8015d88:	ec5b ab10 	vmov	sl, fp, d0
 8015d8c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8015d90:	2b00      	cmp	r3, #0
 8015d92:	bfce      	itee	gt
 8015d94:	462a      	movgt	r2, r5
 8015d96:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8015d9a:	465a      	movle	r2, fp
 8015d9c:	462f      	mov	r7, r5
 8015d9e:	46d9      	mov	r9, fp
 8015da0:	bfcc      	ite	gt
 8015da2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8015da6:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8015daa:	464b      	mov	r3, r9
 8015dac:	4652      	mov	r2, sl
 8015dae:	4620      	mov	r0, r4
 8015db0:	4639      	mov	r1, r7
 8015db2:	f7ea fd53 	bl	800085c <__aeabi_ddiv>
 8015db6:	ec41 0b10 	vmov	d0, r0, r1
 8015dba:	b005      	add	sp, #20
 8015dbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015dc0 <__copybits>:
 8015dc0:	3901      	subs	r1, #1
 8015dc2:	b570      	push	{r4, r5, r6, lr}
 8015dc4:	1149      	asrs	r1, r1, #5
 8015dc6:	6914      	ldr	r4, [r2, #16]
 8015dc8:	3101      	adds	r1, #1
 8015dca:	f102 0314 	add.w	r3, r2, #20
 8015dce:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8015dd2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8015dd6:	1f05      	subs	r5, r0, #4
 8015dd8:	42a3      	cmp	r3, r4
 8015dda:	d30c      	bcc.n	8015df6 <__copybits+0x36>
 8015ddc:	1aa3      	subs	r3, r4, r2
 8015dde:	3b11      	subs	r3, #17
 8015de0:	f023 0303 	bic.w	r3, r3, #3
 8015de4:	3211      	adds	r2, #17
 8015de6:	42a2      	cmp	r2, r4
 8015de8:	bf88      	it	hi
 8015dea:	2300      	movhi	r3, #0
 8015dec:	4418      	add	r0, r3
 8015dee:	2300      	movs	r3, #0
 8015df0:	4288      	cmp	r0, r1
 8015df2:	d305      	bcc.n	8015e00 <__copybits+0x40>
 8015df4:	bd70      	pop	{r4, r5, r6, pc}
 8015df6:	f853 6b04 	ldr.w	r6, [r3], #4
 8015dfa:	f845 6f04 	str.w	r6, [r5, #4]!
 8015dfe:	e7eb      	b.n	8015dd8 <__copybits+0x18>
 8015e00:	f840 3b04 	str.w	r3, [r0], #4
 8015e04:	e7f4      	b.n	8015df0 <__copybits+0x30>

08015e06 <__any_on>:
 8015e06:	f100 0214 	add.w	r2, r0, #20
 8015e0a:	6900      	ldr	r0, [r0, #16]
 8015e0c:	114b      	asrs	r3, r1, #5
 8015e0e:	4298      	cmp	r0, r3
 8015e10:	b510      	push	{r4, lr}
 8015e12:	db11      	blt.n	8015e38 <__any_on+0x32>
 8015e14:	dd0a      	ble.n	8015e2c <__any_on+0x26>
 8015e16:	f011 011f 	ands.w	r1, r1, #31
 8015e1a:	d007      	beq.n	8015e2c <__any_on+0x26>
 8015e1c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8015e20:	fa24 f001 	lsr.w	r0, r4, r1
 8015e24:	fa00 f101 	lsl.w	r1, r0, r1
 8015e28:	428c      	cmp	r4, r1
 8015e2a:	d10b      	bne.n	8015e44 <__any_on+0x3e>
 8015e2c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8015e30:	4293      	cmp	r3, r2
 8015e32:	d803      	bhi.n	8015e3c <__any_on+0x36>
 8015e34:	2000      	movs	r0, #0
 8015e36:	bd10      	pop	{r4, pc}
 8015e38:	4603      	mov	r3, r0
 8015e3a:	e7f7      	b.n	8015e2c <__any_on+0x26>
 8015e3c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015e40:	2900      	cmp	r1, #0
 8015e42:	d0f5      	beq.n	8015e30 <__any_on+0x2a>
 8015e44:	2001      	movs	r0, #1
 8015e46:	e7f6      	b.n	8015e36 <__any_on+0x30>

08015e48 <__sread>:
 8015e48:	b510      	push	{r4, lr}
 8015e4a:	460c      	mov	r4, r1
 8015e4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015e50:	f000 f9ac 	bl	80161ac <_read_r>
 8015e54:	2800      	cmp	r0, #0
 8015e56:	bfab      	itete	ge
 8015e58:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8015e5a:	89a3      	ldrhlt	r3, [r4, #12]
 8015e5c:	181b      	addge	r3, r3, r0
 8015e5e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8015e62:	bfac      	ite	ge
 8015e64:	6563      	strge	r3, [r4, #84]	@ 0x54
 8015e66:	81a3      	strhlt	r3, [r4, #12]
 8015e68:	bd10      	pop	{r4, pc}

08015e6a <__swrite>:
 8015e6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015e6e:	461f      	mov	r7, r3
 8015e70:	898b      	ldrh	r3, [r1, #12]
 8015e72:	05db      	lsls	r3, r3, #23
 8015e74:	4605      	mov	r5, r0
 8015e76:	460c      	mov	r4, r1
 8015e78:	4616      	mov	r6, r2
 8015e7a:	d505      	bpl.n	8015e88 <__swrite+0x1e>
 8015e7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015e80:	2302      	movs	r3, #2
 8015e82:	2200      	movs	r2, #0
 8015e84:	f000 f980 	bl	8016188 <_lseek_r>
 8015e88:	89a3      	ldrh	r3, [r4, #12]
 8015e8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015e8e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8015e92:	81a3      	strh	r3, [r4, #12]
 8015e94:	4632      	mov	r2, r6
 8015e96:	463b      	mov	r3, r7
 8015e98:	4628      	mov	r0, r5
 8015e9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015e9e:	f000 b997 	b.w	80161d0 <_write_r>

08015ea2 <__sseek>:
 8015ea2:	b510      	push	{r4, lr}
 8015ea4:	460c      	mov	r4, r1
 8015ea6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015eaa:	f000 f96d 	bl	8016188 <_lseek_r>
 8015eae:	1c43      	adds	r3, r0, #1
 8015eb0:	89a3      	ldrh	r3, [r4, #12]
 8015eb2:	bf15      	itete	ne
 8015eb4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8015eb6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8015eba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8015ebe:	81a3      	strheq	r3, [r4, #12]
 8015ec0:	bf18      	it	ne
 8015ec2:	81a3      	strhne	r3, [r4, #12]
 8015ec4:	bd10      	pop	{r4, pc}

08015ec6 <__sclose>:
 8015ec6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015eca:	f000 b993 	b.w	80161f4 <_close_r>

08015ece <_realloc_r>:
 8015ece:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015ed2:	4607      	mov	r7, r0
 8015ed4:	4614      	mov	r4, r2
 8015ed6:	460d      	mov	r5, r1
 8015ed8:	b921      	cbnz	r1, 8015ee4 <_realloc_r+0x16>
 8015eda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015ede:	4611      	mov	r1, r2
 8015ee0:	f7fc b95c 	b.w	801219c <_malloc_r>
 8015ee4:	b92a      	cbnz	r2, 8015ef2 <_realloc_r+0x24>
 8015ee6:	f7fe fc2b 	bl	8014740 <_free_r>
 8015eea:	4625      	mov	r5, r4
 8015eec:	4628      	mov	r0, r5
 8015eee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015ef2:	f000 f9bf 	bl	8016274 <_malloc_usable_size_r>
 8015ef6:	4284      	cmp	r4, r0
 8015ef8:	4606      	mov	r6, r0
 8015efa:	d802      	bhi.n	8015f02 <_realloc_r+0x34>
 8015efc:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8015f00:	d8f4      	bhi.n	8015eec <_realloc_r+0x1e>
 8015f02:	4621      	mov	r1, r4
 8015f04:	4638      	mov	r0, r7
 8015f06:	f7fc f949 	bl	801219c <_malloc_r>
 8015f0a:	4680      	mov	r8, r0
 8015f0c:	b908      	cbnz	r0, 8015f12 <_realloc_r+0x44>
 8015f0e:	4645      	mov	r5, r8
 8015f10:	e7ec      	b.n	8015eec <_realloc_r+0x1e>
 8015f12:	42b4      	cmp	r4, r6
 8015f14:	4622      	mov	r2, r4
 8015f16:	4629      	mov	r1, r5
 8015f18:	bf28      	it	cs
 8015f1a:	4632      	movcs	r2, r6
 8015f1c:	f7fd fd98 	bl	8013a50 <memcpy>
 8015f20:	4629      	mov	r1, r5
 8015f22:	4638      	mov	r0, r7
 8015f24:	f7fe fc0c 	bl	8014740 <_free_r>
 8015f28:	e7f1      	b.n	8015f0e <_realloc_r+0x40>

08015f2a <__swbuf_r>:
 8015f2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015f2c:	460e      	mov	r6, r1
 8015f2e:	4614      	mov	r4, r2
 8015f30:	4605      	mov	r5, r0
 8015f32:	b118      	cbz	r0, 8015f3c <__swbuf_r+0x12>
 8015f34:	6a03      	ldr	r3, [r0, #32]
 8015f36:	b90b      	cbnz	r3, 8015f3c <__swbuf_r+0x12>
 8015f38:	f7fc fe04 	bl	8012b44 <__sinit>
 8015f3c:	69a3      	ldr	r3, [r4, #24]
 8015f3e:	60a3      	str	r3, [r4, #8]
 8015f40:	89a3      	ldrh	r3, [r4, #12]
 8015f42:	071a      	lsls	r2, r3, #28
 8015f44:	d501      	bpl.n	8015f4a <__swbuf_r+0x20>
 8015f46:	6923      	ldr	r3, [r4, #16]
 8015f48:	b943      	cbnz	r3, 8015f5c <__swbuf_r+0x32>
 8015f4a:	4621      	mov	r1, r4
 8015f4c:	4628      	mov	r0, r5
 8015f4e:	f000 f82b 	bl	8015fa8 <__swsetup_r>
 8015f52:	b118      	cbz	r0, 8015f5c <__swbuf_r+0x32>
 8015f54:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8015f58:	4638      	mov	r0, r7
 8015f5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015f5c:	6823      	ldr	r3, [r4, #0]
 8015f5e:	6922      	ldr	r2, [r4, #16]
 8015f60:	1a98      	subs	r0, r3, r2
 8015f62:	6963      	ldr	r3, [r4, #20]
 8015f64:	b2f6      	uxtb	r6, r6
 8015f66:	4283      	cmp	r3, r0
 8015f68:	4637      	mov	r7, r6
 8015f6a:	dc05      	bgt.n	8015f78 <__swbuf_r+0x4e>
 8015f6c:	4621      	mov	r1, r4
 8015f6e:	4628      	mov	r0, r5
 8015f70:	f7ff fa98 	bl	80154a4 <_fflush_r>
 8015f74:	2800      	cmp	r0, #0
 8015f76:	d1ed      	bne.n	8015f54 <__swbuf_r+0x2a>
 8015f78:	68a3      	ldr	r3, [r4, #8]
 8015f7a:	3b01      	subs	r3, #1
 8015f7c:	60a3      	str	r3, [r4, #8]
 8015f7e:	6823      	ldr	r3, [r4, #0]
 8015f80:	1c5a      	adds	r2, r3, #1
 8015f82:	6022      	str	r2, [r4, #0]
 8015f84:	701e      	strb	r6, [r3, #0]
 8015f86:	6962      	ldr	r2, [r4, #20]
 8015f88:	1c43      	adds	r3, r0, #1
 8015f8a:	429a      	cmp	r2, r3
 8015f8c:	d004      	beq.n	8015f98 <__swbuf_r+0x6e>
 8015f8e:	89a3      	ldrh	r3, [r4, #12]
 8015f90:	07db      	lsls	r3, r3, #31
 8015f92:	d5e1      	bpl.n	8015f58 <__swbuf_r+0x2e>
 8015f94:	2e0a      	cmp	r6, #10
 8015f96:	d1df      	bne.n	8015f58 <__swbuf_r+0x2e>
 8015f98:	4621      	mov	r1, r4
 8015f9a:	4628      	mov	r0, r5
 8015f9c:	f7ff fa82 	bl	80154a4 <_fflush_r>
 8015fa0:	2800      	cmp	r0, #0
 8015fa2:	d0d9      	beq.n	8015f58 <__swbuf_r+0x2e>
 8015fa4:	e7d6      	b.n	8015f54 <__swbuf_r+0x2a>
	...

08015fa8 <__swsetup_r>:
 8015fa8:	b538      	push	{r3, r4, r5, lr}
 8015faa:	4b29      	ldr	r3, [pc, #164]	@ (8016050 <__swsetup_r+0xa8>)
 8015fac:	4605      	mov	r5, r0
 8015fae:	6818      	ldr	r0, [r3, #0]
 8015fb0:	460c      	mov	r4, r1
 8015fb2:	b118      	cbz	r0, 8015fbc <__swsetup_r+0x14>
 8015fb4:	6a03      	ldr	r3, [r0, #32]
 8015fb6:	b90b      	cbnz	r3, 8015fbc <__swsetup_r+0x14>
 8015fb8:	f7fc fdc4 	bl	8012b44 <__sinit>
 8015fbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015fc0:	0719      	lsls	r1, r3, #28
 8015fc2:	d422      	bmi.n	801600a <__swsetup_r+0x62>
 8015fc4:	06da      	lsls	r2, r3, #27
 8015fc6:	d407      	bmi.n	8015fd8 <__swsetup_r+0x30>
 8015fc8:	2209      	movs	r2, #9
 8015fca:	602a      	str	r2, [r5, #0]
 8015fcc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015fd0:	81a3      	strh	r3, [r4, #12]
 8015fd2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015fd6:	e033      	b.n	8016040 <__swsetup_r+0x98>
 8015fd8:	0758      	lsls	r0, r3, #29
 8015fda:	d512      	bpl.n	8016002 <__swsetup_r+0x5a>
 8015fdc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015fde:	b141      	cbz	r1, 8015ff2 <__swsetup_r+0x4a>
 8015fe0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015fe4:	4299      	cmp	r1, r3
 8015fe6:	d002      	beq.n	8015fee <__swsetup_r+0x46>
 8015fe8:	4628      	mov	r0, r5
 8015fea:	f7fe fba9 	bl	8014740 <_free_r>
 8015fee:	2300      	movs	r3, #0
 8015ff0:	6363      	str	r3, [r4, #52]	@ 0x34
 8015ff2:	89a3      	ldrh	r3, [r4, #12]
 8015ff4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8015ff8:	81a3      	strh	r3, [r4, #12]
 8015ffa:	2300      	movs	r3, #0
 8015ffc:	6063      	str	r3, [r4, #4]
 8015ffe:	6923      	ldr	r3, [r4, #16]
 8016000:	6023      	str	r3, [r4, #0]
 8016002:	89a3      	ldrh	r3, [r4, #12]
 8016004:	f043 0308 	orr.w	r3, r3, #8
 8016008:	81a3      	strh	r3, [r4, #12]
 801600a:	6923      	ldr	r3, [r4, #16]
 801600c:	b94b      	cbnz	r3, 8016022 <__swsetup_r+0x7a>
 801600e:	89a3      	ldrh	r3, [r4, #12]
 8016010:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8016014:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8016018:	d003      	beq.n	8016022 <__swsetup_r+0x7a>
 801601a:	4621      	mov	r1, r4
 801601c:	4628      	mov	r0, r5
 801601e:	f000 f84c 	bl	80160ba <__smakebuf_r>
 8016022:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016026:	f013 0201 	ands.w	r2, r3, #1
 801602a:	d00a      	beq.n	8016042 <__swsetup_r+0x9a>
 801602c:	2200      	movs	r2, #0
 801602e:	60a2      	str	r2, [r4, #8]
 8016030:	6962      	ldr	r2, [r4, #20]
 8016032:	4252      	negs	r2, r2
 8016034:	61a2      	str	r2, [r4, #24]
 8016036:	6922      	ldr	r2, [r4, #16]
 8016038:	b942      	cbnz	r2, 801604c <__swsetup_r+0xa4>
 801603a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801603e:	d1c5      	bne.n	8015fcc <__swsetup_r+0x24>
 8016040:	bd38      	pop	{r3, r4, r5, pc}
 8016042:	0799      	lsls	r1, r3, #30
 8016044:	bf58      	it	pl
 8016046:	6962      	ldrpl	r2, [r4, #20]
 8016048:	60a2      	str	r2, [r4, #8]
 801604a:	e7f4      	b.n	8016036 <__swsetup_r+0x8e>
 801604c:	2000      	movs	r0, #0
 801604e:	e7f7      	b.n	8016040 <__swsetup_r+0x98>
 8016050:	200001d0 	.word	0x200001d0

08016054 <__ascii_wctomb>:
 8016054:	4603      	mov	r3, r0
 8016056:	4608      	mov	r0, r1
 8016058:	b141      	cbz	r1, 801606c <__ascii_wctomb+0x18>
 801605a:	2aff      	cmp	r2, #255	@ 0xff
 801605c:	d904      	bls.n	8016068 <__ascii_wctomb+0x14>
 801605e:	228a      	movs	r2, #138	@ 0x8a
 8016060:	601a      	str	r2, [r3, #0]
 8016062:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016066:	4770      	bx	lr
 8016068:	700a      	strb	r2, [r1, #0]
 801606a:	2001      	movs	r0, #1
 801606c:	4770      	bx	lr

0801606e <__swhatbuf_r>:
 801606e:	b570      	push	{r4, r5, r6, lr}
 8016070:	460c      	mov	r4, r1
 8016072:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016076:	2900      	cmp	r1, #0
 8016078:	b096      	sub	sp, #88	@ 0x58
 801607a:	4615      	mov	r5, r2
 801607c:	461e      	mov	r6, r3
 801607e:	da0d      	bge.n	801609c <__swhatbuf_r+0x2e>
 8016080:	89a3      	ldrh	r3, [r4, #12]
 8016082:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8016086:	f04f 0100 	mov.w	r1, #0
 801608a:	bf14      	ite	ne
 801608c:	2340      	movne	r3, #64	@ 0x40
 801608e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8016092:	2000      	movs	r0, #0
 8016094:	6031      	str	r1, [r6, #0]
 8016096:	602b      	str	r3, [r5, #0]
 8016098:	b016      	add	sp, #88	@ 0x58
 801609a:	bd70      	pop	{r4, r5, r6, pc}
 801609c:	466a      	mov	r2, sp
 801609e:	f000 f8b9 	bl	8016214 <_fstat_r>
 80160a2:	2800      	cmp	r0, #0
 80160a4:	dbec      	blt.n	8016080 <__swhatbuf_r+0x12>
 80160a6:	9901      	ldr	r1, [sp, #4]
 80160a8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80160ac:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80160b0:	4259      	negs	r1, r3
 80160b2:	4159      	adcs	r1, r3
 80160b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80160b8:	e7eb      	b.n	8016092 <__swhatbuf_r+0x24>

080160ba <__smakebuf_r>:
 80160ba:	898b      	ldrh	r3, [r1, #12]
 80160bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80160be:	079d      	lsls	r5, r3, #30
 80160c0:	4606      	mov	r6, r0
 80160c2:	460c      	mov	r4, r1
 80160c4:	d507      	bpl.n	80160d6 <__smakebuf_r+0x1c>
 80160c6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80160ca:	6023      	str	r3, [r4, #0]
 80160cc:	6123      	str	r3, [r4, #16]
 80160ce:	2301      	movs	r3, #1
 80160d0:	6163      	str	r3, [r4, #20]
 80160d2:	b003      	add	sp, #12
 80160d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80160d6:	ab01      	add	r3, sp, #4
 80160d8:	466a      	mov	r2, sp
 80160da:	f7ff ffc8 	bl	801606e <__swhatbuf_r>
 80160de:	9f00      	ldr	r7, [sp, #0]
 80160e0:	4605      	mov	r5, r0
 80160e2:	4639      	mov	r1, r7
 80160e4:	4630      	mov	r0, r6
 80160e6:	f7fc f859 	bl	801219c <_malloc_r>
 80160ea:	b948      	cbnz	r0, 8016100 <__smakebuf_r+0x46>
 80160ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80160f0:	059a      	lsls	r2, r3, #22
 80160f2:	d4ee      	bmi.n	80160d2 <__smakebuf_r+0x18>
 80160f4:	f023 0303 	bic.w	r3, r3, #3
 80160f8:	f043 0302 	orr.w	r3, r3, #2
 80160fc:	81a3      	strh	r3, [r4, #12]
 80160fe:	e7e2      	b.n	80160c6 <__smakebuf_r+0xc>
 8016100:	89a3      	ldrh	r3, [r4, #12]
 8016102:	6020      	str	r0, [r4, #0]
 8016104:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016108:	81a3      	strh	r3, [r4, #12]
 801610a:	9b01      	ldr	r3, [sp, #4]
 801610c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8016110:	b15b      	cbz	r3, 801612a <__smakebuf_r+0x70>
 8016112:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016116:	4630      	mov	r0, r6
 8016118:	f000 f826 	bl	8016168 <_isatty_r>
 801611c:	b128      	cbz	r0, 801612a <__smakebuf_r+0x70>
 801611e:	89a3      	ldrh	r3, [r4, #12]
 8016120:	f023 0303 	bic.w	r3, r3, #3
 8016124:	f043 0301 	orr.w	r3, r3, #1
 8016128:	81a3      	strh	r3, [r4, #12]
 801612a:	89a3      	ldrh	r3, [r4, #12]
 801612c:	431d      	orrs	r5, r3
 801612e:	81a5      	strh	r5, [r4, #12]
 8016130:	e7cf      	b.n	80160d2 <__smakebuf_r+0x18>

08016132 <memmove>:
 8016132:	4288      	cmp	r0, r1
 8016134:	b510      	push	{r4, lr}
 8016136:	eb01 0402 	add.w	r4, r1, r2
 801613a:	d902      	bls.n	8016142 <memmove+0x10>
 801613c:	4284      	cmp	r4, r0
 801613e:	4623      	mov	r3, r4
 8016140:	d807      	bhi.n	8016152 <memmove+0x20>
 8016142:	1e43      	subs	r3, r0, #1
 8016144:	42a1      	cmp	r1, r4
 8016146:	d008      	beq.n	801615a <memmove+0x28>
 8016148:	f811 2b01 	ldrb.w	r2, [r1], #1
 801614c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8016150:	e7f8      	b.n	8016144 <memmove+0x12>
 8016152:	4402      	add	r2, r0
 8016154:	4601      	mov	r1, r0
 8016156:	428a      	cmp	r2, r1
 8016158:	d100      	bne.n	801615c <memmove+0x2a>
 801615a:	bd10      	pop	{r4, pc}
 801615c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8016160:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8016164:	e7f7      	b.n	8016156 <memmove+0x24>
	...

08016168 <_isatty_r>:
 8016168:	b538      	push	{r3, r4, r5, lr}
 801616a:	4d06      	ldr	r5, [pc, #24]	@ (8016184 <_isatty_r+0x1c>)
 801616c:	2300      	movs	r3, #0
 801616e:	4604      	mov	r4, r0
 8016170:	4608      	mov	r0, r1
 8016172:	602b      	str	r3, [r5, #0]
 8016174:	f7f4 fc38 	bl	800a9e8 <_isatty>
 8016178:	1c43      	adds	r3, r0, #1
 801617a:	d102      	bne.n	8016182 <_isatty_r+0x1a>
 801617c:	682b      	ldr	r3, [r5, #0]
 801617e:	b103      	cbz	r3, 8016182 <_isatty_r+0x1a>
 8016180:	6023      	str	r3, [r4, #0]
 8016182:	bd38      	pop	{r3, r4, r5, pc}
 8016184:	20002874 	.word	0x20002874

08016188 <_lseek_r>:
 8016188:	b538      	push	{r3, r4, r5, lr}
 801618a:	4d07      	ldr	r5, [pc, #28]	@ (80161a8 <_lseek_r+0x20>)
 801618c:	4604      	mov	r4, r0
 801618e:	4608      	mov	r0, r1
 8016190:	4611      	mov	r1, r2
 8016192:	2200      	movs	r2, #0
 8016194:	602a      	str	r2, [r5, #0]
 8016196:	461a      	mov	r2, r3
 8016198:	f7f4 fc31 	bl	800a9fe <_lseek>
 801619c:	1c43      	adds	r3, r0, #1
 801619e:	d102      	bne.n	80161a6 <_lseek_r+0x1e>
 80161a0:	682b      	ldr	r3, [r5, #0]
 80161a2:	b103      	cbz	r3, 80161a6 <_lseek_r+0x1e>
 80161a4:	6023      	str	r3, [r4, #0]
 80161a6:	bd38      	pop	{r3, r4, r5, pc}
 80161a8:	20002874 	.word	0x20002874

080161ac <_read_r>:
 80161ac:	b538      	push	{r3, r4, r5, lr}
 80161ae:	4d07      	ldr	r5, [pc, #28]	@ (80161cc <_read_r+0x20>)
 80161b0:	4604      	mov	r4, r0
 80161b2:	4608      	mov	r0, r1
 80161b4:	4611      	mov	r1, r2
 80161b6:	2200      	movs	r2, #0
 80161b8:	602a      	str	r2, [r5, #0]
 80161ba:	461a      	mov	r2, r3
 80161bc:	f7f4 fbbf 	bl	800a93e <_read>
 80161c0:	1c43      	adds	r3, r0, #1
 80161c2:	d102      	bne.n	80161ca <_read_r+0x1e>
 80161c4:	682b      	ldr	r3, [r5, #0]
 80161c6:	b103      	cbz	r3, 80161ca <_read_r+0x1e>
 80161c8:	6023      	str	r3, [r4, #0]
 80161ca:	bd38      	pop	{r3, r4, r5, pc}
 80161cc:	20002874 	.word	0x20002874

080161d0 <_write_r>:
 80161d0:	b538      	push	{r3, r4, r5, lr}
 80161d2:	4d07      	ldr	r5, [pc, #28]	@ (80161f0 <_write_r+0x20>)
 80161d4:	4604      	mov	r4, r0
 80161d6:	4608      	mov	r0, r1
 80161d8:	4611      	mov	r1, r2
 80161da:	2200      	movs	r2, #0
 80161dc:	602a      	str	r2, [r5, #0]
 80161de:	461a      	mov	r2, r3
 80161e0:	f7f4 fbca 	bl	800a978 <_write>
 80161e4:	1c43      	adds	r3, r0, #1
 80161e6:	d102      	bne.n	80161ee <_write_r+0x1e>
 80161e8:	682b      	ldr	r3, [r5, #0]
 80161ea:	b103      	cbz	r3, 80161ee <_write_r+0x1e>
 80161ec:	6023      	str	r3, [r4, #0]
 80161ee:	bd38      	pop	{r3, r4, r5, pc}
 80161f0:	20002874 	.word	0x20002874

080161f4 <_close_r>:
 80161f4:	b538      	push	{r3, r4, r5, lr}
 80161f6:	4d06      	ldr	r5, [pc, #24]	@ (8016210 <_close_r+0x1c>)
 80161f8:	2300      	movs	r3, #0
 80161fa:	4604      	mov	r4, r0
 80161fc:	4608      	mov	r0, r1
 80161fe:	602b      	str	r3, [r5, #0]
 8016200:	f7f4 fbd6 	bl	800a9b0 <_close>
 8016204:	1c43      	adds	r3, r0, #1
 8016206:	d102      	bne.n	801620e <_close_r+0x1a>
 8016208:	682b      	ldr	r3, [r5, #0]
 801620a:	b103      	cbz	r3, 801620e <_close_r+0x1a>
 801620c:	6023      	str	r3, [r4, #0]
 801620e:	bd38      	pop	{r3, r4, r5, pc}
 8016210:	20002874 	.word	0x20002874

08016214 <_fstat_r>:
 8016214:	b538      	push	{r3, r4, r5, lr}
 8016216:	4d07      	ldr	r5, [pc, #28]	@ (8016234 <_fstat_r+0x20>)
 8016218:	2300      	movs	r3, #0
 801621a:	4604      	mov	r4, r0
 801621c:	4608      	mov	r0, r1
 801621e:	4611      	mov	r1, r2
 8016220:	602b      	str	r3, [r5, #0]
 8016222:	f7f4 fbd1 	bl	800a9c8 <_fstat>
 8016226:	1c43      	adds	r3, r0, #1
 8016228:	d102      	bne.n	8016230 <_fstat_r+0x1c>
 801622a:	682b      	ldr	r3, [r5, #0]
 801622c:	b103      	cbz	r3, 8016230 <_fstat_r+0x1c>
 801622e:	6023      	str	r3, [r4, #0]
 8016230:	bd38      	pop	{r3, r4, r5, pc}
 8016232:	bf00      	nop
 8016234:	20002874 	.word	0x20002874

08016238 <__assert_func>:
 8016238:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801623a:	4614      	mov	r4, r2
 801623c:	461a      	mov	r2, r3
 801623e:	4b09      	ldr	r3, [pc, #36]	@ (8016264 <__assert_func+0x2c>)
 8016240:	681b      	ldr	r3, [r3, #0]
 8016242:	4605      	mov	r5, r0
 8016244:	68d8      	ldr	r0, [r3, #12]
 8016246:	b14c      	cbz	r4, 801625c <__assert_func+0x24>
 8016248:	4b07      	ldr	r3, [pc, #28]	@ (8016268 <__assert_func+0x30>)
 801624a:	9100      	str	r1, [sp, #0]
 801624c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016250:	4906      	ldr	r1, [pc, #24]	@ (801626c <__assert_func+0x34>)
 8016252:	462b      	mov	r3, r5
 8016254:	f000 f816 	bl	8016284 <fiprintf>
 8016258:	f000 f826 	bl	80162a8 <abort>
 801625c:	4b04      	ldr	r3, [pc, #16]	@ (8016270 <__assert_func+0x38>)
 801625e:	461c      	mov	r4, r3
 8016260:	e7f3      	b.n	801624a <__assert_func+0x12>
 8016262:	bf00      	nop
 8016264:	200001d0 	.word	0x200001d0
 8016268:	080178ca 	.word	0x080178ca
 801626c:	080178d7 	.word	0x080178d7
 8016270:	08017905 	.word	0x08017905

08016274 <_malloc_usable_size_r>:
 8016274:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016278:	1f18      	subs	r0, r3, #4
 801627a:	2b00      	cmp	r3, #0
 801627c:	bfbc      	itt	lt
 801627e:	580b      	ldrlt	r3, [r1, r0]
 8016280:	18c0      	addlt	r0, r0, r3
 8016282:	4770      	bx	lr

08016284 <fiprintf>:
 8016284:	b40e      	push	{r1, r2, r3}
 8016286:	b503      	push	{r0, r1, lr}
 8016288:	4601      	mov	r1, r0
 801628a:	ab03      	add	r3, sp, #12
 801628c:	4805      	ldr	r0, [pc, #20]	@ (80162a4 <fiprintf+0x20>)
 801628e:	f853 2b04 	ldr.w	r2, [r3], #4
 8016292:	6800      	ldr	r0, [r0, #0]
 8016294:	9301      	str	r3, [sp, #4]
 8016296:	f7fe ff57 	bl	8015148 <_vfiprintf_r>
 801629a:	b002      	add	sp, #8
 801629c:	f85d eb04 	ldr.w	lr, [sp], #4
 80162a0:	b003      	add	sp, #12
 80162a2:	4770      	bx	lr
 80162a4:	200001d0 	.word	0x200001d0

080162a8 <abort>:
 80162a8:	b508      	push	{r3, lr}
 80162aa:	2006      	movs	r0, #6
 80162ac:	f000 f82c 	bl	8016308 <raise>
 80162b0:	2001      	movs	r0, #1
 80162b2:	f7f4 fb39 	bl	800a928 <_exit>

080162b6 <_raise_r>:
 80162b6:	291f      	cmp	r1, #31
 80162b8:	b538      	push	{r3, r4, r5, lr}
 80162ba:	4605      	mov	r5, r0
 80162bc:	460c      	mov	r4, r1
 80162be:	d904      	bls.n	80162ca <_raise_r+0x14>
 80162c0:	2316      	movs	r3, #22
 80162c2:	6003      	str	r3, [r0, #0]
 80162c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80162c8:	bd38      	pop	{r3, r4, r5, pc}
 80162ca:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80162cc:	b112      	cbz	r2, 80162d4 <_raise_r+0x1e>
 80162ce:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80162d2:	b94b      	cbnz	r3, 80162e8 <_raise_r+0x32>
 80162d4:	4628      	mov	r0, r5
 80162d6:	f000 f831 	bl	801633c <_getpid_r>
 80162da:	4622      	mov	r2, r4
 80162dc:	4601      	mov	r1, r0
 80162de:	4628      	mov	r0, r5
 80162e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80162e4:	f000 b818 	b.w	8016318 <_kill_r>
 80162e8:	2b01      	cmp	r3, #1
 80162ea:	d00a      	beq.n	8016302 <_raise_r+0x4c>
 80162ec:	1c59      	adds	r1, r3, #1
 80162ee:	d103      	bne.n	80162f8 <_raise_r+0x42>
 80162f0:	2316      	movs	r3, #22
 80162f2:	6003      	str	r3, [r0, #0]
 80162f4:	2001      	movs	r0, #1
 80162f6:	e7e7      	b.n	80162c8 <_raise_r+0x12>
 80162f8:	2100      	movs	r1, #0
 80162fa:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80162fe:	4620      	mov	r0, r4
 8016300:	4798      	blx	r3
 8016302:	2000      	movs	r0, #0
 8016304:	e7e0      	b.n	80162c8 <_raise_r+0x12>
	...

08016308 <raise>:
 8016308:	4b02      	ldr	r3, [pc, #8]	@ (8016314 <raise+0xc>)
 801630a:	4601      	mov	r1, r0
 801630c:	6818      	ldr	r0, [r3, #0]
 801630e:	f7ff bfd2 	b.w	80162b6 <_raise_r>
 8016312:	bf00      	nop
 8016314:	200001d0 	.word	0x200001d0

08016318 <_kill_r>:
 8016318:	b538      	push	{r3, r4, r5, lr}
 801631a:	4d07      	ldr	r5, [pc, #28]	@ (8016338 <_kill_r+0x20>)
 801631c:	2300      	movs	r3, #0
 801631e:	4604      	mov	r4, r0
 8016320:	4608      	mov	r0, r1
 8016322:	4611      	mov	r1, r2
 8016324:	602b      	str	r3, [r5, #0]
 8016326:	f7f4 faef 	bl	800a908 <_kill>
 801632a:	1c43      	adds	r3, r0, #1
 801632c:	d102      	bne.n	8016334 <_kill_r+0x1c>
 801632e:	682b      	ldr	r3, [r5, #0]
 8016330:	b103      	cbz	r3, 8016334 <_kill_r+0x1c>
 8016332:	6023      	str	r3, [r4, #0]
 8016334:	bd38      	pop	{r3, r4, r5, pc}
 8016336:	bf00      	nop
 8016338:	20002874 	.word	0x20002874

0801633c <_getpid_r>:
 801633c:	f7f4 badc 	b.w	800a8f8 <_getpid>

08016340 <_init>:
 8016340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016342:	bf00      	nop
 8016344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016346:	bc08      	pop	{r3}
 8016348:	469e      	mov	lr, r3
 801634a:	4770      	bx	lr

0801634c <_fini>:
 801634c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801634e:	bf00      	nop
 8016350:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016352:	bc08      	pop	{r3}
 8016354:	469e      	mov	lr, r3
 8016356:	4770      	bx	lr
