
mcb_rev3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003738  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  080037f8  080037f8  000137f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800384c  0800384c  00020080  2**0
                  CONTENTS
  4 .ARM          00000000  0800384c  0800384c  00020080  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800384c  0800384c  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  0800384c  0800384c  0001384c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003858  08003858  00013858  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  0800385c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c8  20000080  080038dc  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000248  080038dc  00020248  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e77c  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000261e  00000000  00000000  0002e824  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e20  00000000  00000000  00030e48  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d18  00000000  00000000  00031c68  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018513  00000000  00000000  00032980  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a98d  00000000  00000000  0004ae93  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00082756  00000000  00000000  00055820  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d7f76  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003560  00000000  00000000  000d7ff4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000080 	.word	0x20000080
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080037e0 	.word	0x080037e0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000084 	.word	0x20000084
 8000104:	080037e0 	.word	0x080037e0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003f8:	f000 ff0a 	bl	8001210 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003fc:	f000 f8bc 	bl	8000578 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000400:	f000 f9a4 	bl	800074c <_ZL12MX_GPIO_Initv>
  MX_SPI2_Init();
 8000404:	f000 f900 	bl	8000608 <_ZL12MX_SPI2_Initv>
  MX_TIM2_Init();
 8000408:	f000 f940 	bl	800068c <_ZL12MX_TIM2_Initv>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  DAC_Write(cruiseDAC, DAC_Init);
 800040c:	4b4a      	ldr	r3, [pc, #296]	; (8000538 <main+0x144>)
 800040e:	0019      	movs	r1, r3
 8000410:	2000      	movs	r0, #0
 8000412:	f000 fabb 	bl	800098c <_Z9DAC_Write5slavePh>
  DAC_Write(regenDAC, DAC_Init);
 8000416:	4b48      	ldr	r3, [pc, #288]	; (8000538 <main+0x144>)
 8000418:	0019      	movs	r1, r3
 800041a:	2001      	movs	r0, #1
 800041c:	f000 fab6 	bl	800098c <_Z9DAC_Write5slavePh>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		if(newInput_CT)
 8000420:	4b46      	ldr	r3, [pc, #280]	; (800053c <main+0x148>)
 8000422:	781b      	ldrb	r3, [r3, #0]
 8000424:	2b00      	cmp	r3, #0
 8000426:	d042      	beq.n	80004ae <main+0xba>
		{
			if(active_CT)
 8000428:	4b45      	ldr	r3, [pc, #276]	; (8000540 <main+0x14c>)
 800042a:	781b      	ldrb	r3, [r3, #0]
 800042c:	2b00      	cmp	r3, #0
 800042e:	d01e      	beq.n	800046e <main+0x7a>
			{
				// Turn off MPPT coil
				HAL_GPIO_WritePin(CON_MPPT_GPIO_Port, CON_MPPT_Pin, GPIO_PIN_RESET);
 8000430:	4b44      	ldr	r3, [pc, #272]	; (8000544 <main+0x150>)
 8000432:	2200      	movs	r2, #0
 8000434:	2120      	movs	r1, #32
 8000436:	0018      	movs	r0, r3
 8000438:	f001 fcfc 	bl	8001e34 <HAL_GPIO_WritePin>
				// Ensure MPPT precharge is off
				HAL_GPIO_WritePin(PRE_MPPT_GPIO_Port, PRE_MPPT_Pin, GPIO_PIN_RESET);
 800043c:	2390      	movs	r3, #144	; 0x90
 800043e:	05db      	lsls	r3, r3, #23
 8000440:	2200      	movs	r2, #0
 8000442:	2180      	movs	r1, #128	; 0x80
 8000444:	0018      	movs	r0, r3
 8000446:	f001 fcf5 	bl	8001e34 <HAL_GPIO_WritePin>

				// Reset timer
				HAL_TIM_Base_Stop_IT(&htim2);
 800044a:	4b3f      	ldr	r3, [pc, #252]	; (8000548 <main+0x154>)
 800044c:	0018      	movs	r0, r3
 800044e:	f002 fd8d 	bl	8002f6c <HAL_TIM_Base_Stop_IT>
				__HAL_TIM_SET_COUNTER(&htim2, 0);
 8000452:	4b3d      	ldr	r3, [pc, #244]	; (8000548 <main+0x154>)
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	2200      	movs	r2, #0
 8000458:	625a      	str	r2, [r3, #36]	; 0x24

				// Reset ticks
				tickPrecharge = 0;
 800045a:	4b3c      	ldr	r3, [pc, #240]	; (800054c <main+0x158>)
 800045c:	2200      	movs	r2, #0
 800045e:	601a      	str	r2, [r3, #0]
				tickCoil = 0;
 8000460:	4b3b      	ldr	r3, [pc, #236]	; (8000550 <main+0x15c>)
 8000462:	2200      	movs	r2, #0
 8000464:	601a      	str	r2, [r3, #0]

				// Set MPPT Coil active bool
				sysMPPTCoilActive = false;
 8000466:	4b3b      	ldr	r3, [pc, #236]	; (8000554 <main+0x160>)
 8000468:	2200      	movs	r2, #0
 800046a:	701a      	strb	r2, [r3, #0]
 800046c:	e01c      	b.n	80004a8 <main+0xb4>
			}
			else if(!active_CT && sysPrecharge && !sysMPPTCoilActive) // maybe get rid of sysMPPTCoilActive
 800046e:	4b34      	ldr	r3, [pc, #208]	; (8000540 <main+0x14c>)
 8000470:	781b      	ldrb	r3, [r3, #0]
 8000472:	2201      	movs	r2, #1
 8000474:	4053      	eors	r3, r2
 8000476:	b2db      	uxtb	r3, r3
 8000478:	2b00      	cmp	r3, #0
 800047a:	d015      	beq.n	80004a8 <main+0xb4>
 800047c:	4b36      	ldr	r3, [pc, #216]	; (8000558 <main+0x164>)
 800047e:	781b      	ldrb	r3, [r3, #0]
 8000480:	2b00      	cmp	r3, #0
 8000482:	d011      	beq.n	80004a8 <main+0xb4>
 8000484:	4b33      	ldr	r3, [pc, #204]	; (8000554 <main+0x160>)
 8000486:	781b      	ldrb	r3, [r3, #0]
 8000488:	2201      	movs	r2, #1
 800048a:	4053      	eors	r3, r2
 800048c:	b2db      	uxtb	r3, r3
 800048e:	2b00      	cmp	r3, #0
 8000490:	d00a      	beq.n	80004a8 <main+0xb4>
			{
				HAL_GPIO_WritePin(PRE_MPPT_GPIO_Port, PRE_MPPT_Pin, GPIO_PIN_SET);
 8000492:	2390      	movs	r3, #144	; 0x90
 8000494:	05db      	lsls	r3, r3, #23
 8000496:	2201      	movs	r2, #1
 8000498:	2180      	movs	r1, #128	; 0x80
 800049a:	0018      	movs	r0, r3
 800049c:	f001 fcca 	bl	8001e34 <HAL_GPIO_WritePin>
				HAL_TIM_Base_Start_IT(&htim2);
 80004a0:	4b29      	ldr	r3, [pc, #164]	; (8000548 <main+0x154>)
 80004a2:	0018      	movs	r0, r3
 80004a4:	f002 fd40 	bl	8002f28 <HAL_TIM_Base_Start_IT>
			}
			newInput_CT = false;
 80004a8:	4b24      	ldr	r3, [pc, #144]	; (800053c <main+0x148>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	701a      	strb	r2, [r3, #0]
		}
		if(newInput_CAN)
 80004ae:	4b2b      	ldr	r3, [pc, #172]	; (800055c <main+0x168>)
 80004b0:	781b      	ldrb	r3, [r3, #0]
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d028      	beq.n	8000508 <main+0x114>
		{
			if(aux0Packet.regenOn && active_Cruise)
 80004b6:	4b2a      	ldr	r3, [pc, #168]	; (8000560 <main+0x16c>)
 80004b8:	78db      	ldrb	r3, [r3, #3]
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d00b      	beq.n	80004d6 <main+0xe2>
 80004be:	4b29      	ldr	r3, [pc, #164]	; (8000564 <main+0x170>)
 80004c0:	781b      	ldrb	r3, [r3, #0]
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d007      	beq.n	80004d6 <main+0xe2>
			{
				// Turn on regen brake
				HAL_GPIO_WritePin(REGEN_BRK_GPIO_Port, REGEN_BRK_Pin, GPIO_PIN_SET);
 80004c6:	2380      	movs	r3, #128	; 0x80
 80004c8:	00db      	lsls	r3, r3, #3
 80004ca:	4827      	ldr	r0, [pc, #156]	; (8000568 <main+0x174>)
 80004cc:	2201      	movs	r2, #1
 80004ce:	0019      	movs	r1, r3
 80004d0:	f001 fcb0 	bl	8001e34 <HAL_GPIO_WritePin>
 80004d4:	e015      	b.n	8000502 <main+0x10e>
			}
			else if(aux0Packet.regenOn)
 80004d6:	4b22      	ldr	r3, [pc, #136]	; (8000560 <main+0x16c>)
 80004d8:	78db      	ldrb	r3, [r3, #3]
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d005      	beq.n	80004ea <main+0xf6>
			{
				DAC_Write(regenDAC, DAC_PowerOn);
 80004de:	4b23      	ldr	r3, [pc, #140]	; (800056c <main+0x178>)
 80004e0:	0019      	movs	r1, r3
 80004e2:	2001      	movs	r0, #1
 80004e4:	f000 fa52 	bl	800098c <_Z9DAC_Write5slavePh>
 80004e8:	e00b      	b.n	8000502 <main+0x10e>
			}
			else
			{
				// Turn off regen brake
				HAL_GPIO_WritePin(REGEN_BRK_GPIO_Port, REGEN_BRK_Pin, GPIO_PIN_RESET);
 80004ea:	2380      	movs	r3, #128	; 0x80
 80004ec:	00db      	lsls	r3, r3, #3
 80004ee:	481e      	ldr	r0, [pc, #120]	; (8000568 <main+0x174>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	0019      	movs	r1, r3
 80004f4:	f001 fc9e 	bl	8001e34 <HAL_GPIO_WritePin>
				// turn off regen DAC
				DAC_Write(regenDAC, DAC_PowerOff);
 80004f8:	4b1d      	ldr	r3, [pc, #116]	; (8000570 <main+0x17c>)
 80004fa:	0019      	movs	r1, r3
 80004fc:	2001      	movs	r0, #1
 80004fe:	f000 fa45 	bl	800098c <_Z9DAC_Write5slavePh>
			}
			newInput_CAN = false;
 8000502:	4b16      	ldr	r3, [pc, #88]	; (800055c <main+0x168>)
 8000504:	2200      	movs	r2, #0
 8000506:	701a      	strb	r2, [r3, #0]
		}
		if(newInput_Cruise)
 8000508:	4b1a      	ldr	r3, [pc, #104]	; (8000574 <main+0x180>)
 800050a:	781b      	ldrb	r3, [r3, #0]
 800050c:	2b00      	cmp	r3, #0
 800050e:	d087      	beq.n	8000420 <main+0x2c>
		{
			if(active_Cruise)
 8000510:	4b14      	ldr	r3, [pc, #80]	; (8000564 <main+0x170>)
 8000512:	781b      	ldrb	r3, [r3, #0]
 8000514:	2b00      	cmp	r3, #0
 8000516:	d005      	beq.n	8000524 <main+0x130>
			{
				DAC_Write(cruiseDAC, DAC_PowerOn);
 8000518:	4b14      	ldr	r3, [pc, #80]	; (800056c <main+0x178>)
 800051a:	0019      	movs	r1, r3
 800051c:	2000      	movs	r0, #0
 800051e:	f000 fa35 	bl	800098c <_Z9DAC_Write5slavePh>
 8000522:	e004      	b.n	800052e <main+0x13a>
			}
			else
			{
				DAC_Write(cruiseDAC, DAC_PowerOff);
 8000524:	4b12      	ldr	r3, [pc, #72]	; (8000570 <main+0x17c>)
 8000526:	0019      	movs	r1, r3
 8000528:	2000      	movs	r0, #0
 800052a:	f000 fa2f 	bl	800098c <_Z9DAC_Write5slavePh>
			}
			newInput_Cruise = false;
 800052e:	4b11      	ldr	r3, [pc, #68]	; (8000574 <main+0x180>)
 8000530:	2200      	movs	r2, #0
 8000532:	701a      	strb	r2, [r3, #0]
		if(newInput_CT)
 8000534:	e774      	b.n	8000420 <main+0x2c>
 8000536:	46c0      	nop			; (mov r8, r8)
 8000538:	20000000 	.word	0x20000000
 800053c:	2000018e 	.word	0x2000018e
 8000540:	2000018c 	.word	0x2000018c
 8000544:	48000800 	.word	0x48000800
 8000548:	20000100 	.word	0x20000100
 800054c:	20000194 	.word	0x20000194
 8000550:	20000198 	.word	0x20000198
 8000554:	20000192 	.word	0x20000192
 8000558:	20000190 	.word	0x20000190
 800055c:	2000019c 	.word	0x2000019c
 8000560:	20000140 	.word	0x20000140
 8000564:	2000018d 	.word	0x2000018d
 8000568:	48000400 	.word	0x48000400
 800056c:	20000004 	.word	0x20000004
 8000570:	20000008 	.word	0x20000008
 8000574:	2000018f 	.word	0x2000018f

08000578 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000578:	b590      	push	{r4, r7, lr}
 800057a:	b093      	sub	sp, #76	; 0x4c
 800057c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800057e:	2414      	movs	r4, #20
 8000580:	193b      	adds	r3, r7, r4
 8000582:	0018      	movs	r0, r3
 8000584:	2334      	movs	r3, #52	; 0x34
 8000586:	001a      	movs	r2, r3
 8000588:	2100      	movs	r1, #0
 800058a:	f003 f8d7 	bl	800373c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800058e:	1d3b      	adds	r3, r7, #4
 8000590:	0018      	movs	r0, r3
 8000592:	2310      	movs	r3, #16
 8000594:	001a      	movs	r2, r3
 8000596:	2100      	movs	r1, #0
 8000598:	f003 f8d0 	bl	800373c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800059c:	0021      	movs	r1, r4
 800059e:	187b      	adds	r3, r7, r1
 80005a0:	2202      	movs	r2, #2
 80005a2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005a4:	187b      	adds	r3, r7, r1
 80005a6:	2201      	movs	r2, #1
 80005a8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005aa:	187b      	adds	r3, r7, r1
 80005ac:	2210      	movs	r2, #16
 80005ae:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005b0:	187b      	adds	r3, r7, r1
 80005b2:	2200      	movs	r2, #0
 80005b4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005b6:	187b      	adds	r3, r7, r1
 80005b8:	0018      	movs	r0, r3
 80005ba:	f001 fc59 	bl	8001e70 <HAL_RCC_OscConfig>
 80005be:	0003      	movs	r3, r0
 80005c0:	1e5a      	subs	r2, r3, #1
 80005c2:	4193      	sbcs	r3, r2
 80005c4:	b2db      	uxtb	r3, r3
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <_Z18SystemClock_Configv+0x56>
  {
    Error_Handler();
 80005ca:	f000 fa2b 	bl	8000a24 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005ce:	1d3b      	adds	r3, r7, #4
 80005d0:	2207      	movs	r2, #7
 80005d2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005d4:	1d3b      	adds	r3, r7, #4
 80005d6:	2200      	movs	r2, #0
 80005d8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005da:	1d3b      	adds	r3, r7, #4
 80005dc:	2200      	movs	r2, #0
 80005de:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005e0:	1d3b      	adds	r3, r7, #4
 80005e2:	2200      	movs	r2, #0
 80005e4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005e6:	1d3b      	adds	r3, r7, #4
 80005e8:	2100      	movs	r1, #0
 80005ea:	0018      	movs	r0, r3
 80005ec:	f001 ffc6 	bl	800257c <HAL_RCC_ClockConfig>
 80005f0:	0003      	movs	r3, r0
 80005f2:	1e5a      	subs	r2, r3, #1
 80005f4:	4193      	sbcs	r3, r2
 80005f6:	b2db      	uxtb	r3, r3
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d001      	beq.n	8000600 <_Z18SystemClock_Configv+0x88>
  {
    Error_Handler();
 80005fc:	f000 fa12 	bl	8000a24 <Error_Handler>
  }
}
 8000600:	46c0      	nop			; (mov r8, r8)
 8000602:	46bd      	mov	sp, r7
 8000604:	b013      	add	sp, #76	; 0x4c
 8000606:	bd90      	pop	{r4, r7, pc}

08000608 <_ZL12MX_SPI2_Initv>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800060c:	4b1d      	ldr	r3, [pc, #116]	; (8000684 <_ZL12MX_SPI2_Initv+0x7c>)
 800060e:	4a1e      	ldr	r2, [pc, #120]	; (8000688 <_ZL12MX_SPI2_Initv+0x80>)
 8000610:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000612:	4b1c      	ldr	r3, [pc, #112]	; (8000684 <_ZL12MX_SPI2_Initv+0x7c>)
 8000614:	2282      	movs	r2, #130	; 0x82
 8000616:	0052      	lsls	r2, r2, #1
 8000618:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800061a:	4b1a      	ldr	r3, [pc, #104]	; (8000684 <_ZL12MX_SPI2_Initv+0x7c>)
 800061c:	2200      	movs	r2, #0
 800061e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000620:	4b18      	ldr	r3, [pc, #96]	; (8000684 <_ZL12MX_SPI2_Initv+0x7c>)
 8000622:	22e0      	movs	r2, #224	; 0xe0
 8000624:	00d2      	lsls	r2, r2, #3
 8000626:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000628:	4b16      	ldr	r3, [pc, #88]	; (8000684 <_ZL12MX_SPI2_Initv+0x7c>)
 800062a:	2202      	movs	r2, #2
 800062c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800062e:	4b15      	ldr	r3, [pc, #84]	; (8000684 <_ZL12MX_SPI2_Initv+0x7c>)
 8000630:	2201      	movs	r2, #1
 8000632:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000634:	4b13      	ldr	r3, [pc, #76]	; (8000684 <_ZL12MX_SPI2_Initv+0x7c>)
 8000636:	2280      	movs	r2, #128	; 0x80
 8000638:	0092      	lsls	r2, r2, #2
 800063a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800063c:	4b11      	ldr	r3, [pc, #68]	; (8000684 <_ZL12MX_SPI2_Initv+0x7c>)
 800063e:	2210      	movs	r2, #16
 8000640:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000642:	4b10      	ldr	r3, [pc, #64]	; (8000684 <_ZL12MX_SPI2_Initv+0x7c>)
 8000644:	2200      	movs	r2, #0
 8000646:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000648:	4b0e      	ldr	r3, [pc, #56]	; (8000684 <_ZL12MX_SPI2_Initv+0x7c>)
 800064a:	2200      	movs	r2, #0
 800064c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800064e:	4b0d      	ldr	r3, [pc, #52]	; (8000684 <_ZL12MX_SPI2_Initv+0x7c>)
 8000650:	2200      	movs	r2, #0
 8000652:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000654:	4b0b      	ldr	r3, [pc, #44]	; (8000684 <_ZL12MX_SPI2_Initv+0x7c>)
 8000656:	2207      	movs	r2, #7
 8000658:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800065a:	4b0a      	ldr	r3, [pc, #40]	; (8000684 <_ZL12MX_SPI2_Initv+0x7c>)
 800065c:	2200      	movs	r2, #0
 800065e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000660:	4b08      	ldr	r3, [pc, #32]	; (8000684 <_ZL12MX_SPI2_Initv+0x7c>)
 8000662:	2200      	movs	r2, #0
 8000664:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000666:	4b07      	ldr	r3, [pc, #28]	; (8000684 <_ZL12MX_SPI2_Initv+0x7c>)
 8000668:	0018      	movs	r0, r3
 800066a:	f002 f8df 	bl	800282c <HAL_SPI_Init>
 800066e:	0003      	movs	r3, r0
 8000670:	1e5a      	subs	r2, r3, #1
 8000672:	4193      	sbcs	r3, r2
 8000674:	b2db      	uxtb	r3, r3
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <_ZL12MX_SPI2_Initv+0x76>
  {
    Error_Handler();
 800067a:	f000 f9d3 	bl	8000a24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800067e:	46c0      	nop			; (mov r8, r8)
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}
 8000684:	2000009c 	.word	0x2000009c
 8000688:	40003800 	.word	0x40003800

0800068c <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b086      	sub	sp, #24
 8000690:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000692:	2308      	movs	r3, #8
 8000694:	18fb      	adds	r3, r7, r3
 8000696:	0018      	movs	r0, r3
 8000698:	2310      	movs	r3, #16
 800069a:	001a      	movs	r2, r3
 800069c:	2100      	movs	r1, #0
 800069e:	f003 f84d 	bl	800373c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006a2:	003b      	movs	r3, r7
 80006a4:	0018      	movs	r0, r3
 80006a6:	2308      	movs	r3, #8
 80006a8:	001a      	movs	r2, r3
 80006aa:	2100      	movs	r1, #0
 80006ac:	f003 f846 	bl	800373c <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80006b0:	4b24      	ldr	r3, [pc, #144]	; (8000744 <_ZL12MX_TIM2_Initv+0xb8>)
 80006b2:	2280      	movs	r2, #128	; 0x80
 80006b4:	05d2      	lsls	r2, r2, #23
 80006b6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 47999;
 80006b8:	4b22      	ldr	r3, [pc, #136]	; (8000744 <_ZL12MX_TIM2_Initv+0xb8>)
 80006ba:	4a23      	ldr	r2, [pc, #140]	; (8000748 <_ZL12MX_TIM2_Initv+0xbc>)
 80006bc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006be:	4b21      	ldr	r3, [pc, #132]	; (8000744 <_ZL12MX_TIM2_Initv+0xb8>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 80006c4:	4b1f      	ldr	r3, [pc, #124]	; (8000744 <_ZL12MX_TIM2_Initv+0xb8>)
 80006c6:	2264      	movs	r2, #100	; 0x64
 80006c8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006ca:	4b1e      	ldr	r3, [pc, #120]	; (8000744 <_ZL12MX_TIM2_Initv+0xb8>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006d0:	4b1c      	ldr	r3, [pc, #112]	; (8000744 <_ZL12MX_TIM2_Initv+0xb8>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80006d6:	4b1b      	ldr	r3, [pc, #108]	; (8000744 <_ZL12MX_TIM2_Initv+0xb8>)
 80006d8:	0018      	movs	r0, r3
 80006da:	f002 fbf9 	bl	8002ed0 <HAL_TIM_Base_Init>
 80006de:	0003      	movs	r3, r0
 80006e0:	1e5a      	subs	r2, r3, #1
 80006e2:	4193      	sbcs	r3, r2
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <_ZL12MX_TIM2_Initv+0x62>
  {
    Error_Handler();
 80006ea:	f000 f99b 	bl	8000a24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006ee:	2108      	movs	r1, #8
 80006f0:	187b      	adds	r3, r7, r1
 80006f2:	2280      	movs	r2, #128	; 0x80
 80006f4:	0152      	lsls	r2, r2, #5
 80006f6:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80006f8:	187a      	adds	r2, r7, r1
 80006fa:	4b12      	ldr	r3, [pc, #72]	; (8000744 <_ZL12MX_TIM2_Initv+0xb8>)
 80006fc:	0011      	movs	r1, r2
 80006fe:	0018      	movs	r0, r3
 8000700:	f002 fd74 	bl	80031ec <HAL_TIM_ConfigClockSource>
 8000704:	0003      	movs	r3, r0
 8000706:	1e5a      	subs	r2, r3, #1
 8000708:	4193      	sbcs	r3, r2
 800070a:	b2db      	uxtb	r3, r3
 800070c:	2b00      	cmp	r3, #0
 800070e:	d001      	beq.n	8000714 <_ZL12MX_TIM2_Initv+0x88>
  {
    Error_Handler();
 8000710:	f000 f988 	bl	8000a24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000714:	003b      	movs	r3, r7
 8000716:	2200      	movs	r2, #0
 8000718:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800071a:	003b      	movs	r3, r7
 800071c:	2200      	movs	r2, #0
 800071e:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000720:	003a      	movs	r2, r7
 8000722:	4b08      	ldr	r3, [pc, #32]	; (8000744 <_ZL12MX_TIM2_Initv+0xb8>)
 8000724:	0011      	movs	r1, r2
 8000726:	0018      	movs	r0, r3
 8000728:	f002 ff58 	bl	80035dc <HAL_TIMEx_MasterConfigSynchronization>
 800072c:	0003      	movs	r3, r0
 800072e:	1e5a      	subs	r2, r3, #1
 8000730:	4193      	sbcs	r3, r2
 8000732:	b2db      	uxtb	r3, r3
 8000734:	2b00      	cmp	r3, #0
 8000736:	d001      	beq.n	800073c <_ZL12MX_TIM2_Initv+0xb0>
  {
    Error_Handler();
 8000738:	f000 f974 	bl	8000a24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800073c:	46c0      	nop			; (mov r8, r8)
 800073e:	46bd      	mov	sp, r7
 8000740:	b006      	add	sp, #24
 8000742:	bd80      	pop	{r7, pc}
 8000744:	20000100 	.word	0x20000100
 8000748:	0000bb7f 	.word	0x0000bb7f

0800074c <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800074c:	b590      	push	{r4, r7, lr}
 800074e:	b089      	sub	sp, #36	; 0x24
 8000750:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000752:	240c      	movs	r4, #12
 8000754:	193b      	adds	r3, r7, r4
 8000756:	0018      	movs	r0, r3
 8000758:	2314      	movs	r3, #20
 800075a:	001a      	movs	r2, r3
 800075c:	2100      	movs	r1, #0
 800075e:	f002 ffed 	bl	800373c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000762:	4b50      	ldr	r3, [pc, #320]	; (80008a4 <_ZL12MX_GPIO_Initv+0x158>)
 8000764:	695a      	ldr	r2, [r3, #20]
 8000766:	4b4f      	ldr	r3, [pc, #316]	; (80008a4 <_ZL12MX_GPIO_Initv+0x158>)
 8000768:	2180      	movs	r1, #128	; 0x80
 800076a:	0289      	lsls	r1, r1, #10
 800076c:	430a      	orrs	r2, r1
 800076e:	615a      	str	r2, [r3, #20]
 8000770:	4b4c      	ldr	r3, [pc, #304]	; (80008a4 <_ZL12MX_GPIO_Initv+0x158>)
 8000772:	695a      	ldr	r2, [r3, #20]
 8000774:	2380      	movs	r3, #128	; 0x80
 8000776:	029b      	lsls	r3, r3, #10
 8000778:	4013      	ands	r3, r2
 800077a:	60bb      	str	r3, [r7, #8]
 800077c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800077e:	4b49      	ldr	r3, [pc, #292]	; (80008a4 <_ZL12MX_GPIO_Initv+0x158>)
 8000780:	695a      	ldr	r2, [r3, #20]
 8000782:	4b48      	ldr	r3, [pc, #288]	; (80008a4 <_ZL12MX_GPIO_Initv+0x158>)
 8000784:	2180      	movs	r1, #128	; 0x80
 8000786:	0309      	lsls	r1, r1, #12
 8000788:	430a      	orrs	r2, r1
 800078a:	615a      	str	r2, [r3, #20]
 800078c:	4b45      	ldr	r3, [pc, #276]	; (80008a4 <_ZL12MX_GPIO_Initv+0x158>)
 800078e:	695a      	ldr	r2, [r3, #20]
 8000790:	2380      	movs	r3, #128	; 0x80
 8000792:	031b      	lsls	r3, r3, #12
 8000794:	4013      	ands	r3, r2
 8000796:	607b      	str	r3, [r7, #4]
 8000798:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800079a:	4b42      	ldr	r3, [pc, #264]	; (80008a4 <_ZL12MX_GPIO_Initv+0x158>)
 800079c:	695a      	ldr	r2, [r3, #20]
 800079e:	4b41      	ldr	r3, [pc, #260]	; (80008a4 <_ZL12MX_GPIO_Initv+0x158>)
 80007a0:	2180      	movs	r1, #128	; 0x80
 80007a2:	02c9      	lsls	r1, r1, #11
 80007a4:	430a      	orrs	r2, r1
 80007a6:	615a      	str	r2, [r3, #20]
 80007a8:	4b3e      	ldr	r3, [pc, #248]	; (80008a4 <_ZL12MX_GPIO_Initv+0x158>)
 80007aa:	695a      	ldr	r2, [r3, #20]
 80007ac:	2380      	movs	r3, #128	; 0x80
 80007ae:	02db      	lsls	r3, r3, #11
 80007b0:	4013      	ands	r3, r2
 80007b2:	603b      	str	r3, [r7, #0]
 80007b4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PRE_MOTOR_Pin|PRE_MPPT_Pin|SS_CRUISE_Pin|SS_REGEN_Pin, GPIO_PIN_RESET);
 80007b6:	23d8      	movs	r3, #216	; 0xd8
 80007b8:	00d9      	lsls	r1, r3, #3
 80007ba:	2390      	movs	r3, #144	; 0x90
 80007bc:	05db      	lsls	r3, r3, #23
 80007be:	2200      	movs	r2, #0
 80007c0:	0018      	movs	r0, r3
 80007c2:	f001 fb37 	bl	8001e34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CON_MOTOR_Pin|CON_MPPT_Pin, GPIO_PIN_RESET);
 80007c6:	4b38      	ldr	r3, [pc, #224]	; (80008a8 <_ZL12MX_GPIO_Initv+0x15c>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	2130      	movs	r1, #48	; 0x30
 80007cc:	0018      	movs	r0, r3
 80007ce:	f001 fb31 	bl	8001e34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(REGEN_BRK_GPIO_Port, REGEN_BRK_Pin, GPIO_PIN_RESET);
 80007d2:	2380      	movs	r3, #128	; 0x80
 80007d4:	00db      	lsls	r3, r3, #3
 80007d6:	4835      	ldr	r0, [pc, #212]	; (80008ac <_ZL12MX_GPIO_Initv+0x160>)
 80007d8:	2200      	movs	r2, #0
 80007da:	0019      	movs	r1, r3
 80007dc:	f001 fb2a 	bl	8001e34 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PRE_MOTOR_Pin PRE_MPPT_Pin SS_CRUISE_Pin SS_REGEN_Pin */
  GPIO_InitStruct.Pin = PRE_MOTOR_Pin|PRE_MPPT_Pin|SS_CRUISE_Pin|SS_REGEN_Pin;
 80007e0:	193b      	adds	r3, r7, r4
 80007e2:	22d8      	movs	r2, #216	; 0xd8
 80007e4:	00d2      	lsls	r2, r2, #3
 80007e6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007e8:	193b      	adds	r3, r7, r4
 80007ea:	2201      	movs	r2, #1
 80007ec:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ee:	193b      	adds	r3, r7, r4
 80007f0:	2200      	movs	r2, #0
 80007f2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f4:	193b      	adds	r3, r7, r4
 80007f6:	2200      	movs	r2, #0
 80007f8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007fa:	193a      	adds	r2, r7, r4
 80007fc:	2390      	movs	r3, #144	; 0x90
 80007fe:	05db      	lsls	r3, r3, #23
 8000800:	0011      	movs	r1, r2
 8000802:	0018      	movs	r0, r3
 8000804:	f001 f99e 	bl	8001b44 <HAL_GPIO_Init>

  /*Configure GPIO pins : CON_MOTOR_Pin CON_MPPT_Pin */
  GPIO_InitStruct.Pin = CON_MOTOR_Pin|CON_MPPT_Pin;
 8000808:	0021      	movs	r1, r4
 800080a:	187b      	adds	r3, r7, r1
 800080c:	2230      	movs	r2, #48	; 0x30
 800080e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000810:	187b      	adds	r3, r7, r1
 8000812:	2201      	movs	r2, #1
 8000814:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000816:	187b      	adds	r3, r7, r1
 8000818:	2200      	movs	r2, #0
 800081a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800081c:	187b      	adds	r3, r7, r1
 800081e:	2200      	movs	r2, #0
 8000820:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000822:	000c      	movs	r4, r1
 8000824:	187b      	adds	r3, r7, r1
 8000826:	4a20      	ldr	r2, [pc, #128]	; (80008a8 <_ZL12MX_GPIO_Initv+0x15c>)
 8000828:	0019      	movs	r1, r3
 800082a:	0010      	movs	r0, r2
 800082c:	f001 f98a 	bl	8001b44 <HAL_GPIO_Init>

  /*Configure GPIO pin : CHG_TRIP_Pin */
  GPIO_InitStruct.Pin = CHG_TRIP_Pin;
 8000830:	0021      	movs	r1, r4
 8000832:	187b      	adds	r3, r7, r1
 8000834:	2201      	movs	r2, #1
 8000836:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000838:	187b      	adds	r3, r7, r1
 800083a:	4a1d      	ldr	r2, [pc, #116]	; (80008b0 <_ZL12MX_GPIO_Initv+0x164>)
 800083c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800083e:	187b      	adds	r3, r7, r1
 8000840:	2201      	movs	r2, #1
 8000842:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(CHG_TRIP_GPIO_Port, &GPIO_InitStruct);
 8000844:	000c      	movs	r4, r1
 8000846:	187b      	adds	r3, r7, r1
 8000848:	4a18      	ldr	r2, [pc, #96]	; (80008ac <_ZL12MX_GPIO_Initv+0x160>)
 800084a:	0019      	movs	r1, r3
 800084c:	0010      	movs	r0, r2
 800084e:	f001 f979 	bl	8001b44 <HAL_GPIO_Init>

  /*Configure GPIO pin : CRUISE_IN_Pin */
  GPIO_InitStruct.Pin = CRUISE_IN_Pin;
 8000852:	0021      	movs	r1, r4
 8000854:	187b      	adds	r3, r7, r1
 8000856:	2202      	movs	r2, #2
 8000858:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800085a:	187b      	adds	r3, r7, r1
 800085c:	4a14      	ldr	r2, [pc, #80]	; (80008b0 <_ZL12MX_GPIO_Initv+0x164>)
 800085e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000860:	187b      	adds	r3, r7, r1
 8000862:	2200      	movs	r2, #0
 8000864:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(CRUISE_IN_GPIO_Port, &GPIO_InitStruct);
 8000866:	000c      	movs	r4, r1
 8000868:	187b      	adds	r3, r7, r1
 800086a:	4a10      	ldr	r2, [pc, #64]	; (80008ac <_ZL12MX_GPIO_Initv+0x160>)
 800086c:	0019      	movs	r1, r3
 800086e:	0010      	movs	r0, r2
 8000870:	f001 f968 	bl	8001b44 <HAL_GPIO_Init>

  /*Configure GPIO pin : REGEN_BRK_Pin */
  GPIO_InitStruct.Pin = REGEN_BRK_Pin;
 8000874:	0021      	movs	r1, r4
 8000876:	187b      	adds	r3, r7, r1
 8000878:	2280      	movs	r2, #128	; 0x80
 800087a:	00d2      	lsls	r2, r2, #3
 800087c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800087e:	187b      	adds	r3, r7, r1
 8000880:	2201      	movs	r2, #1
 8000882:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000884:	187b      	adds	r3, r7, r1
 8000886:	2200      	movs	r2, #0
 8000888:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800088a:	187b      	adds	r3, r7, r1
 800088c:	2200      	movs	r2, #0
 800088e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(REGEN_BRK_GPIO_Port, &GPIO_InitStruct);
 8000890:	187b      	adds	r3, r7, r1
 8000892:	4a06      	ldr	r2, [pc, #24]	; (80008ac <_ZL12MX_GPIO_Initv+0x160>)
 8000894:	0019      	movs	r1, r3
 8000896:	0010      	movs	r0, r2
 8000898:	f001 f954 	bl	8001b44 <HAL_GPIO_Init>

}
 800089c:	46c0      	nop			; (mov r8, r8)
 800089e:	46bd      	mov	sp, r7
 80008a0:	b009      	add	sp, #36	; 0x24
 80008a2:	bd90      	pop	{r4, r7, pc}
 80008a4:	40021000 	.word	0x40021000
 80008a8:	48000800 	.word	0x48000800
 80008ac:	48000400 	.word	0x48000400
 80008b0:	10310000 	.word	0x10310000

080008b4 <HAL_TIM_PeriodElapsedCallback>:
	default:
		__NOP();	// no operation
	}
}
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
	// check which timer triggered interrupt
	if(htim->Instance == TIM2)
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	681a      	ldr	r2, [r3, #0]
 80008c0:	2380      	movs	r3, #128	; 0x80
 80008c2:	05db      	lsls	r3, r3, #23
 80008c4:	429a      	cmp	r2, r3
 80008c6:	d150      	bne.n	800096a <HAL_TIM_PeriodElapsedCallback+0xb6>
	{
		if(sysPrecharge)
 80008c8:	4b2a      	ldr	r3, [pc, #168]	; (8000974 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d01e      	beq.n	800090e <HAL_TIM_PeriodElapsedCallback+0x5a>
		{
			if(tickPrecharge >= 50)
 80008d0:	4b29      	ldr	r3, [pc, #164]	; (8000978 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	2b31      	cmp	r3, #49	; 0x31
 80008d6:	dd14      	ble.n	8000902 <HAL_TIM_PeriodElapsedCallback+0x4e>
			{
				tickPrecharge = 0;
 80008d8:	4b27      	ldr	r3, [pc, #156]	; (8000978 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80008da:	2200      	movs	r2, #0
 80008dc:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(PRE_MOTOR_GPIO_Port, PRE_MOTOR_Pin, GPIO_PIN_RESET);
 80008de:	2390      	movs	r3, #144	; 0x90
 80008e0:	05db      	lsls	r3, r3, #23
 80008e2:	2200      	movs	r2, #0
 80008e4:	2140      	movs	r1, #64	; 0x40
 80008e6:	0018      	movs	r0, r3
 80008e8:	f001 faa4 	bl	8001e34 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(PRE_MPPT_GPIO_Port, PRE_MPPT_Pin, GPIO_PIN_RESET);
 80008ec:	2390      	movs	r3, #144	; 0x90
 80008ee:	05db      	lsls	r3, r3, #23
 80008f0:	2200      	movs	r2, #0
 80008f2:	2180      	movs	r1, #128	; 0x80
 80008f4:	0018      	movs	r0, r3
 80008f6:	f001 fa9d 	bl	8001e34 <HAL_GPIO_WritePin>
				sysPrecharge = false;
 80008fa:	4b1e      	ldr	r3, [pc, #120]	; (8000974 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	701a      	strb	r2, [r3, #0]
			}
			else ++tickCoil;
		}
	}
	else __NOP();	// no operation
}
 8000900:	e034      	b.n	800096c <HAL_TIM_PeriodElapsedCallback+0xb8>
			else ++tickPrecharge;
 8000902:	4b1d      	ldr	r3, [pc, #116]	; (8000978 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	1c5a      	adds	r2, r3, #1
 8000908:	4b1b      	ldr	r3, [pc, #108]	; (8000978 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 800090a:	601a      	str	r2, [r3, #0]
}
 800090c:	e02e      	b.n	800096c <HAL_TIM_PeriodElapsedCallback+0xb8>
		else if(!sysMCCoilActive || !sysMPPTCoilActive)
 800090e:	4b1b      	ldr	r3, [pc, #108]	; (800097c <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8000910:	781b      	ldrb	r3, [r3, #0]
 8000912:	2201      	movs	r2, #1
 8000914:	4053      	eors	r3, r2
 8000916:	b2db      	uxtb	r3, r3
 8000918:	2b00      	cmp	r3, #0
 800091a:	d106      	bne.n	800092a <HAL_TIM_PeriodElapsedCallback+0x76>
 800091c:	4b18      	ldr	r3, [pc, #96]	; (8000980 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	2201      	movs	r2, #1
 8000922:	4053      	eors	r3, r2
 8000924:	b2db      	uxtb	r3, r3
 8000926:	2b00      	cmp	r3, #0
 8000928:	d020      	beq.n	800096c <HAL_TIM_PeriodElapsedCallback+0xb8>
			if(tickCoil >= 48)
 800092a:	4b16      	ldr	r3, [pc, #88]	; (8000984 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	2b2f      	cmp	r3, #47	; 0x2f
 8000930:	dd15      	ble.n	800095e <HAL_TIM_PeriodElapsedCallback+0xaa>
				tickCoil = 0;
 8000932:	4b14      	ldr	r3, [pc, #80]	; (8000984 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8000934:	2200      	movs	r2, #0
 8000936:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(CON_MOTOR_GPIO_Port, CON_MOTOR_Pin, GPIO_PIN_SET);
 8000938:	4b13      	ldr	r3, [pc, #76]	; (8000988 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 800093a:	2201      	movs	r2, #1
 800093c:	2110      	movs	r1, #16
 800093e:	0018      	movs	r0, r3
 8000940:	f001 fa78 	bl	8001e34 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(CON_MPPT_GPIO_Port, CON_MPPT_Pin, GPIO_PIN_SET);
 8000944:	4b10      	ldr	r3, [pc, #64]	; (8000988 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8000946:	2201      	movs	r2, #1
 8000948:	2120      	movs	r1, #32
 800094a:	0018      	movs	r0, r3
 800094c:	f001 fa72 	bl	8001e34 <HAL_GPIO_WritePin>
				sysMCCoilActive = true;
 8000950:	4b0a      	ldr	r3, [pc, #40]	; (800097c <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8000952:	2201      	movs	r2, #1
 8000954:	701a      	strb	r2, [r3, #0]
				sysMPPTCoilActive = true;
 8000956:	4b0a      	ldr	r3, [pc, #40]	; (8000980 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8000958:	2201      	movs	r2, #1
 800095a:	701a      	strb	r2, [r3, #0]
}
 800095c:	e006      	b.n	800096c <HAL_TIM_PeriodElapsedCallback+0xb8>
			else ++tickCoil;
 800095e:	4b09      	ldr	r3, [pc, #36]	; (8000984 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	1c5a      	adds	r2, r3, #1
 8000964:	4b07      	ldr	r3, [pc, #28]	; (8000984 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8000966:	601a      	str	r2, [r3, #0]
}
 8000968:	e000      	b.n	800096c <HAL_TIM_PeriodElapsedCallback+0xb8>
	else __NOP();	// no operation
 800096a:	46c0      	nop			; (mov r8, r8)
}
 800096c:	46c0      	nop			; (mov r8, r8)
 800096e:	46bd      	mov	sp, r7
 8000970:	b002      	add	sp, #8
 8000972:	bd80      	pop	{r7, pc}
 8000974:	20000190 	.word	0x20000190
 8000978:	20000194 	.word	0x20000194
 800097c:	20000191 	.word	0x20000191
 8000980:	20000192 	.word	0x20000192
 8000984:	20000198 	.word	0x20000198
 8000988:	48000800 	.word	0x48000800

0800098c <_Z9DAC_Write5slavePh>:

// ----------------------------------
// --- FUNCTION DEFINITION(S) -------
// ----------------------------------
int DAC_Write(slave_t slave, uint8_t *data)
{
 800098c:	b590      	push	{r4, r7, lr}
 800098e:	b085      	sub	sp, #20
 8000990:	af00      	add	r7, sp, #0
 8000992:	0002      	movs	r2, r0
 8000994:	6039      	str	r1, [r7, #0]
 8000996:	1dfb      	adds	r3, r7, #7
 8000998:	701a      	strb	r2, [r3, #0]
	GPIO_TypeDef* currentPort;
	uint16_t currentPin;

	// identify which slave select to use for this transaction
	switch(slave)
 800099a:	1dfb      	adds	r3, r7, #7
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d002      	beq.n	80009a8 <_Z9DAC_Write5slavePh+0x1c>
 80009a2:	2b01      	cmp	r3, #1
 80009a4:	d009      	beq.n	80009ba <_Z9DAC_Write5slavePh+0x2e>
 80009a6:	e011      	b.n	80009cc <_Z9DAC_Write5slavePh+0x40>
	{
	case cruiseDAC:
		currentPort = SS_CRUISE_GPIO_Port;
 80009a8:	2390      	movs	r3, #144	; 0x90
 80009aa:	05db      	lsls	r3, r3, #23
 80009ac:	60fb      	str	r3, [r7, #12]
		currentPin = SS_CRUISE_Pin;
 80009ae:	230a      	movs	r3, #10
 80009b0:	18fb      	adds	r3, r7, r3
 80009b2:	2280      	movs	r2, #128	; 0x80
 80009b4:	0092      	lsls	r2, r2, #2
 80009b6:	801a      	strh	r2, [r3, #0]
		break;
 80009b8:	e00b      	b.n	80009d2 <_Z9DAC_Write5slavePh+0x46>
	case regenDAC:
		currentPort = SS_REGEN_GPIO_Port;
 80009ba:	2390      	movs	r3, #144	; 0x90
 80009bc:	05db      	lsls	r3, r3, #23
 80009be:	60fb      	str	r3, [r7, #12]
		currentPin = SS_REGEN_Pin;
 80009c0:	230a      	movs	r3, #10
 80009c2:	18fb      	adds	r3, r7, r3
 80009c4:	2280      	movs	r2, #128	; 0x80
 80009c6:	00d2      	lsls	r2, r2, #3
 80009c8:	801a      	strh	r2, [r3, #0]
		break;
 80009ca:	e002      	b.n	80009d2 <_Z9DAC_Write5slavePh+0x46>
	default:
		// invalid slave select
		return -1;	// unsuccessful transaction
 80009cc:	2301      	movs	r3, #1
 80009ce:	425b      	negs	r3, r3
 80009d0:	e022      	b.n	8000a18 <_Z9DAC_Write5slavePh+0x8c>
		break;
	}

	// pull slave select low
	HAL_GPIO_WritePin(currentPort, currentPin, GPIO_PIN_RESET);
 80009d2:	240a      	movs	r4, #10
 80009d4:	193b      	adds	r3, r7, r4
 80009d6:	8819      	ldrh	r1, [r3, #0]
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	2200      	movs	r2, #0
 80009dc:	0018      	movs	r0, r3
 80009de:	f001 fa29 	bl	8001e34 <HAL_GPIO_WritePin>
	// transmit an array of 3 8-bit values
	HAL_SPI_Transmit(&hspi2, data, 3, HAL_MAX_DELAY);
 80009e2:	2301      	movs	r3, #1
 80009e4:	425b      	negs	r3, r3
 80009e6:	6839      	ldr	r1, [r7, #0]
 80009e8:	480d      	ldr	r0, [pc, #52]	; (8000a20 <_Z9DAC_Write5slavePh+0x94>)
 80009ea:	2203      	movs	r2, #3
 80009ec:	f001 ffb8 	bl	8002960 <HAL_SPI_Transmit>
	// pull slave select high
	HAL_GPIO_WritePin(currentPort, currentPin, GPIO_PIN_SET);
 80009f0:	193b      	adds	r3, r7, r4
 80009f2:	8819      	ldrh	r1, [r3, #0]
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	2201      	movs	r2, #1
 80009f8:	0018      	movs	r0, r3
 80009fa:	f001 fa1b 	bl	8001e34 <HAL_GPIO_WritePin>
	// poll for SPI ready
	while(HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY);
 80009fe:	4b08      	ldr	r3, [pc, #32]	; (8000a20 <_Z9DAC_Write5slavePh+0x94>)
 8000a00:	0018      	movs	r0, r3
 8000a02:	f002 f92e 	bl	8002c62 <HAL_SPI_GetState>
 8000a06:	0003      	movs	r3, r0
 8000a08:	3b01      	subs	r3, #1
 8000a0a:	1e5a      	subs	r2, r3, #1
 8000a0c:	4193      	sbcs	r3, r2
 8000a0e:	b2db      	uxtb	r3, r3
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d000      	beq.n	8000a16 <_Z9DAC_Write5slavePh+0x8a>
 8000a14:	e7f3      	b.n	80009fe <_Z9DAC_Write5slavePh+0x72>

	return 0;	// successful transaction
 8000a16:	2300      	movs	r3, #0
}
 8000a18:	0018      	movs	r0, r3
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	b005      	add	sp, #20
 8000a1e:	bd90      	pop	{r4, r7, pc}
 8000a20:	2000009c 	.word	0x2000009c

08000a24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000a28:	46c0      	nop			; (mov r8, r8)
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
	...

08000a30 <_Z41__static_initialization_and_destruction_0ii>:
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
 8000a38:	6039      	str	r1, [r7, #0]
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	2b01      	cmp	r3, #1
 8000a3e:	d107      	bne.n	8000a50 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	4a05      	ldr	r2, [pc, #20]	; (8000a58 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8000a44:	4293      	cmp	r3, r2
 8000a46:	d103      	bne.n	8000a50 <_Z41__static_initialization_and_destruction_0ii+0x20>
static AUX_MESSAGE_0 aux0;
 8000a48:	4b04      	ldr	r3, [pc, #16]	; (8000a5c <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 8000a4a:	0018      	movs	r0, r3
 8000a4c:	f000 f964 	bl	8000d18 <_ZN13AUX_MESSAGE_0C1Ev>
}
 8000a50:	46c0      	nop			; (mov r8, r8)
 8000a52:	46bd      	mov	sp, r7
 8000a54:	b002      	add	sp, #8
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	0000ffff 	.word	0x0000ffff
 8000a5c:	20000148 	.word	0x20000148

08000a60 <_GLOBAL__sub_I_hspi2>:
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
 8000a64:	4b03      	ldr	r3, [pc, #12]	; (8000a74 <_GLOBAL__sub_I_hspi2+0x14>)
 8000a66:	0019      	movs	r1, r3
 8000a68:	2001      	movs	r0, #1
 8000a6a:	f7ff ffe1 	bl	8000a30 <_Z41__static_initialization_and_destruction_0ii>
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	46c0      	nop			; (mov r8, r8)
 8000a74:	0000ffff 	.word	0x0000ffff

08000a78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b082      	sub	sp, #8
 8000a7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a7e:	4b0f      	ldr	r3, [pc, #60]	; (8000abc <HAL_MspInit+0x44>)
 8000a80:	699a      	ldr	r2, [r3, #24]
 8000a82:	4b0e      	ldr	r3, [pc, #56]	; (8000abc <HAL_MspInit+0x44>)
 8000a84:	2101      	movs	r1, #1
 8000a86:	430a      	orrs	r2, r1
 8000a88:	619a      	str	r2, [r3, #24]
 8000a8a:	4b0c      	ldr	r3, [pc, #48]	; (8000abc <HAL_MspInit+0x44>)
 8000a8c:	699b      	ldr	r3, [r3, #24]
 8000a8e:	2201      	movs	r2, #1
 8000a90:	4013      	ands	r3, r2
 8000a92:	607b      	str	r3, [r7, #4]
 8000a94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a96:	4b09      	ldr	r3, [pc, #36]	; (8000abc <HAL_MspInit+0x44>)
 8000a98:	69da      	ldr	r2, [r3, #28]
 8000a9a:	4b08      	ldr	r3, [pc, #32]	; (8000abc <HAL_MspInit+0x44>)
 8000a9c:	2180      	movs	r1, #128	; 0x80
 8000a9e:	0549      	lsls	r1, r1, #21
 8000aa0:	430a      	orrs	r2, r1
 8000aa2:	61da      	str	r2, [r3, #28]
 8000aa4:	4b05      	ldr	r3, [pc, #20]	; (8000abc <HAL_MspInit+0x44>)
 8000aa6:	69da      	ldr	r2, [r3, #28]
 8000aa8:	2380      	movs	r3, #128	; 0x80
 8000aaa:	055b      	lsls	r3, r3, #21
 8000aac:	4013      	ands	r3, r2
 8000aae:	603b      	str	r3, [r7, #0]
 8000ab0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ab2:	46c0      	nop			; (mov r8, r8)
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	b002      	add	sp, #8
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	46c0      	nop			; (mov r8, r8)
 8000abc:	40021000 	.word	0x40021000

08000ac0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b08a      	sub	sp, #40	; 0x28
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac8:	2314      	movs	r3, #20
 8000aca:	18fb      	adds	r3, r7, r3
 8000acc:	0018      	movs	r0, r3
 8000ace:	2314      	movs	r3, #20
 8000ad0:	001a      	movs	r2, r3
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	f002 fe32 	bl	800373c <memset>
  if(hspi->Instance==SPI2)
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	4a1c      	ldr	r2, [pc, #112]	; (8000b50 <HAL_SPI_MspInit+0x90>)
 8000ade:	4293      	cmp	r3, r2
 8000ae0:	d132      	bne.n	8000b48 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000ae2:	4b1c      	ldr	r3, [pc, #112]	; (8000b54 <HAL_SPI_MspInit+0x94>)
 8000ae4:	69da      	ldr	r2, [r3, #28]
 8000ae6:	4b1b      	ldr	r3, [pc, #108]	; (8000b54 <HAL_SPI_MspInit+0x94>)
 8000ae8:	2180      	movs	r1, #128	; 0x80
 8000aea:	01c9      	lsls	r1, r1, #7
 8000aec:	430a      	orrs	r2, r1
 8000aee:	61da      	str	r2, [r3, #28]
 8000af0:	4b18      	ldr	r3, [pc, #96]	; (8000b54 <HAL_SPI_MspInit+0x94>)
 8000af2:	69da      	ldr	r2, [r3, #28]
 8000af4:	2380      	movs	r3, #128	; 0x80
 8000af6:	01db      	lsls	r3, r3, #7
 8000af8:	4013      	ands	r3, r2
 8000afa:	613b      	str	r3, [r7, #16]
 8000afc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000afe:	4b15      	ldr	r3, [pc, #84]	; (8000b54 <HAL_SPI_MspInit+0x94>)
 8000b00:	695a      	ldr	r2, [r3, #20]
 8000b02:	4b14      	ldr	r3, [pc, #80]	; (8000b54 <HAL_SPI_MspInit+0x94>)
 8000b04:	2180      	movs	r1, #128	; 0x80
 8000b06:	02c9      	lsls	r1, r1, #11
 8000b08:	430a      	orrs	r2, r1
 8000b0a:	615a      	str	r2, [r3, #20]
 8000b0c:	4b11      	ldr	r3, [pc, #68]	; (8000b54 <HAL_SPI_MspInit+0x94>)
 8000b0e:	695a      	ldr	r2, [r3, #20]
 8000b10:	2380      	movs	r3, #128	; 0x80
 8000b12:	02db      	lsls	r3, r3, #11
 8000b14:	4013      	ands	r3, r2
 8000b16:	60fb      	str	r3, [r7, #12]
 8000b18:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8000b1a:	2114      	movs	r1, #20
 8000b1c:	187b      	adds	r3, r7, r1
 8000b1e:	22a0      	movs	r2, #160	; 0xa0
 8000b20:	0212      	lsls	r2, r2, #8
 8000b22:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b24:	187b      	adds	r3, r7, r1
 8000b26:	2202      	movs	r2, #2
 8000b28:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2a:	187b      	adds	r3, r7, r1
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b30:	187b      	adds	r3, r7, r1
 8000b32:	2203      	movs	r2, #3
 8000b34:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8000b36:	187b      	adds	r3, r7, r1
 8000b38:	2200      	movs	r2, #0
 8000b3a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b3c:	187b      	adds	r3, r7, r1
 8000b3e:	4a06      	ldr	r2, [pc, #24]	; (8000b58 <HAL_SPI_MspInit+0x98>)
 8000b40:	0019      	movs	r1, r3
 8000b42:	0010      	movs	r0, r2
 8000b44:	f000 fffe 	bl	8001b44 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000b48:	46c0      	nop			; (mov r8, r8)
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	b00a      	add	sp, #40	; 0x28
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	40003800 	.word	0x40003800
 8000b54:	40021000 	.word	0x40021000
 8000b58:	48000400 	.word	0x48000400

08000b5c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b084      	sub	sp, #16
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681a      	ldr	r2, [r3, #0]
 8000b68:	2380      	movs	r3, #128	; 0x80
 8000b6a:	05db      	lsls	r3, r3, #23
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	d113      	bne.n	8000b98 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000b70:	4b0b      	ldr	r3, [pc, #44]	; (8000ba0 <HAL_TIM_Base_MspInit+0x44>)
 8000b72:	69da      	ldr	r2, [r3, #28]
 8000b74:	4b0a      	ldr	r3, [pc, #40]	; (8000ba0 <HAL_TIM_Base_MspInit+0x44>)
 8000b76:	2101      	movs	r1, #1
 8000b78:	430a      	orrs	r2, r1
 8000b7a:	61da      	str	r2, [r3, #28]
 8000b7c:	4b08      	ldr	r3, [pc, #32]	; (8000ba0 <HAL_TIM_Base_MspInit+0x44>)
 8000b7e:	69db      	ldr	r3, [r3, #28]
 8000b80:	2201      	movs	r2, #1
 8000b82:	4013      	ands	r3, r2
 8000b84:	60fb      	str	r3, [r7, #12]
 8000b86:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000b88:	2200      	movs	r2, #0
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	200f      	movs	r0, #15
 8000b8e:	f000 ffa7 	bl	8001ae0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000b92:	200f      	movs	r0, #15
 8000b94:	f000 ffb9 	bl	8001b0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000b98:	46c0      	nop			; (mov r8, r8)
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	b004      	add	sp, #16
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	40021000 	.word	0x40021000

08000ba4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000ba8:	46c0      	nop			; (mov r8, r8)
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}

08000bae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bae:	b580      	push	{r7, lr}
 8000bb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bb2:	e7fe      	b.n	8000bb2 <HardFault_Handler+0x4>

08000bb4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000bb8:	46c0      	nop			; (mov r8, r8)
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}

08000bbe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bbe:	b580      	push	{r7, lr}
 8000bc0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bc2:	46c0      	nop			; (mov r8, r8)
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bcc:	f000 fb68 	bl	80012a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bd0:	46c0      	nop			; (mov r8, r8)
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
	...

08000bd8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000bdc:	4b03      	ldr	r3, [pc, #12]	; (8000bec <TIM2_IRQHandler+0x14>)
 8000bde:	0018      	movs	r0, r3
 8000be0:	f002 f9ee 	bl	8002fc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000be4:	46c0      	nop			; (mov r8, r8)
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	46c0      	nop			; (mov r8, r8)
 8000bec:	20000100 	.word	0x20000100

08000bf0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
	return 1;
 8000bf4:	2301      	movs	r3, #1
}
 8000bf6:	0018      	movs	r0, r3
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}

08000bfc <_kill>:

int _kill(int pid, int sig)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
 8000c04:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000c06:	f002 fd6f 	bl	80036e8 <__errno>
 8000c0a:	0003      	movs	r3, r0
 8000c0c:	2216      	movs	r2, #22
 8000c0e:	601a      	str	r2, [r3, #0]
	return -1;
 8000c10:	2301      	movs	r3, #1
 8000c12:	425b      	negs	r3, r3
}
 8000c14:	0018      	movs	r0, r3
 8000c16:	46bd      	mov	sp, r7
 8000c18:	b002      	add	sp, #8
 8000c1a:	bd80      	pop	{r7, pc}

08000c1c <_exit>:

void _exit (int status)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b082      	sub	sp, #8
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000c24:	2301      	movs	r3, #1
 8000c26:	425a      	negs	r2, r3
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	0011      	movs	r1, r2
 8000c2c:	0018      	movs	r0, r3
 8000c2e:	f7ff ffe5 	bl	8000bfc <_kill>
	while (1) {}		/* Make sure we hang here */
 8000c32:	e7fe      	b.n	8000c32 <_exit+0x16>

08000c34 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000c38:	46c0      	nop			; (mov r8, r8)
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}

08000c3e <_ZN13AUX_MESSAGE_017dataPacketToArrayE25AUX_MESSAGE_0_DATA_PACKETPh>:

//Private Function Definitions

//Protected Function Definitions
void AUX_MESSAGE_0::dataPacketToArray(AUX_MESSAGE_0_DATA_PACKET input, uint8_t output[NUM_BYTES])
{
 8000c3e:	b590      	push	{r4, r7, lr}
 8000c40:	b085      	sub	sp, #20
 8000c42:	af00      	add	r7, sp, #0
 8000c44:	2408      	movs	r4, #8
 8000c46:	193b      	adds	r3, r7, r4
 8000c48:	6018      	str	r0, [r3, #0]
 8000c4a:	6059      	str	r1, [r3, #4]
 8000c4c:	607a      	str	r2, [r7, #4]
	assert_param(output != nullptr);
	output[0] = 0;
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	2200      	movs	r2, #0
 8000c52:	701a      	strb	r2, [r3, #0]

	output[0] |= static_cast<uint8_t>(input.hazardsOn) << 0;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	0021      	movs	r1, r4
 8000c5a:	187a      	adds	r2, r7, r1
 8000c5c:	7912      	ldrb	r2, [r2, #4]
 8000c5e:	4313      	orrs	r3, r2
 8000c60:	b2da      	uxtb	r2, r3
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	701a      	strb	r2, [r3, #0]
	output[0] |= static_cast<uint8_t>(input.headlightsOn) << 1;
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	b25a      	sxtb	r2, r3
 8000c6c:	187b      	adds	r3, r7, r1
 8000c6e:	79db      	ldrb	r3, [r3, #7]
 8000c70:	005b      	lsls	r3, r3, #1
 8000c72:	b25b      	sxtb	r3, r3
 8000c74:	4313      	orrs	r3, r2
 8000c76:	b25b      	sxtb	r3, r3
 8000c78:	b2da      	uxtb	r2, r3
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	701a      	strb	r2, [r3, #0]
	output[0] |= static_cast<uint8_t>(input.leftOn) << 2;
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	781b      	ldrb	r3, [r3, #0]
 8000c82:	b25a      	sxtb	r2, r3
 8000c84:	187b      	adds	r3, r7, r1
 8000c86:	795b      	ldrb	r3, [r3, #5]
 8000c88:	009b      	lsls	r3, r3, #2
 8000c8a:	b25b      	sxtb	r3, r3
 8000c8c:	4313      	orrs	r3, r2
 8000c8e:	b25b      	sxtb	r3, r3
 8000c90:	b2da      	uxtb	r2, r3
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	701a      	strb	r2, [r3, #0]
	output[0] |= static_cast<uint8_t>(input.rightOn) << 3;
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	b25a      	sxtb	r2, r3
 8000c9c:	187b      	adds	r3, r7, r1
 8000c9e:	799b      	ldrb	r3, [r3, #6]
 8000ca0:	00db      	lsls	r3, r3, #3
 8000ca2:	b25b      	sxtb	r3, r3
 8000ca4:	4313      	orrs	r3, r2
 8000ca6:	b25b      	sxtb	r3, r3
 8000ca8:	b2da      	uxtb	r2, r3
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	701a      	strb	r2, [r3, #0]
	output[0] |= static_cast<uint8_t>(input.cplusOn) << 4;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	781b      	ldrb	r3, [r3, #0]
 8000cb2:	b25a      	sxtb	r2, r3
 8000cb4:	187b      	adds	r3, r7, r1
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	011b      	lsls	r3, r3, #4
 8000cba:	b25b      	sxtb	r3, r3
 8000cbc:	4313      	orrs	r3, r2
 8000cbe:	b25b      	sxtb	r3, r3
 8000cc0:	b2da      	uxtb	r2, r3
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	701a      	strb	r2, [r3, #0]
	output[0] |= static_cast<uint8_t>(input.cminusOn) << 5;
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	781b      	ldrb	r3, [r3, #0]
 8000cca:	b25a      	sxtb	r2, r3
 8000ccc:	187b      	adds	r3, r7, r1
 8000cce:	785b      	ldrb	r3, [r3, #1]
 8000cd0:	015b      	lsls	r3, r3, #5
 8000cd2:	b25b      	sxtb	r3, r3
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	b25b      	sxtb	r3, r3
 8000cd8:	b2da      	uxtb	r2, r3
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	701a      	strb	r2, [r3, #0]
	output[0] |= static_cast<uint8_t>(input.hornOn) << 6;
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	b25a      	sxtb	r2, r3
 8000ce4:	187b      	adds	r3, r7, r1
 8000ce6:	789b      	ldrb	r3, [r3, #2]
 8000ce8:	019b      	lsls	r3, r3, #6
 8000cea:	b25b      	sxtb	r3, r3
 8000cec:	4313      	orrs	r3, r2
 8000cee:	b25b      	sxtb	r3, r3
 8000cf0:	b2da      	uxtb	r2, r3
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	701a      	strb	r2, [r3, #0]
	output[0] |= static_cast<uint8_t>(input.regenOn) << 7;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	b25a      	sxtb	r2, r3
 8000cfc:	187b      	adds	r3, r7, r1
 8000cfe:	78db      	ldrb	r3, [r3, #3]
 8000d00:	01db      	lsls	r3, r3, #7
 8000d02:	b25b      	sxtb	r3, r3
 8000d04:	4313      	orrs	r3, r2
 8000d06:	b25b      	sxtb	r3, r3
 8000d08:	b2da      	uxtb	r2, r3
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	701a      	strb	r2, [r3, #0]
}
 8000d0e:	46c0      	nop			; (mov r8, r8)
 8000d10:	46bd      	mov	sp, r7
 8000d12:	b005      	add	sp, #20
 8000d14:	bd90      	pop	{r4, r7, pc}
	...

08000d18 <_ZN13AUX_MESSAGE_0C1Ev>:

	return output;
}

//Public Function Definitions
AUX_MESSAGE_0::AUX_MESSAGE_0():
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b084      	sub	sp, #16
 8000d1c:	af02      	add	r7, sp, #8
 8000d1e:	6078      	str	r0, [r7, #4]
SUBSYSTEM_DATA_MODULE_TEMPLATE_INTERFACE<AUX_MESSAGE_0, AUX_MESSAGE_0_DATA_PACKET>{subsystem_info::AUX0_MSG_ID,subsystem_info::AUX0_MSG_LENGTH, false, false, false}
 8000d20:	6878      	ldr	r0, [r7, #4]
 8000d22:	4908      	ldr	r1, [pc, #32]	; (8000d44 <_ZN13AUX_MESSAGE_0C1Ev+0x2c>)
 8000d24:	2300      	movs	r3, #0
 8000d26:	9301      	str	r3, [sp, #4]
 8000d28:	2300      	movs	r3, #0
 8000d2a:	9300      	str	r3, [sp, #0]
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	2201      	movs	r2, #1
 8000d30:	f000 f80c 	bl	8000d4c <_ZN40SUBSYSTEM_DATA_MODULE_TEMPLATE_INTERFACEI13AUX_MESSAGE_025AUX_MESSAGE_0_DATA_PACKETEC1Emhbbb>
 8000d34:	4a04      	ldr	r2, [pc, #16]	; (8000d48 <_ZN13AUX_MESSAGE_0C1Ev+0x30>)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	601a      	str	r2, [r3, #0]
{}
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	0018      	movs	r0, r3
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	b002      	add	sp, #8
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	000003ff 	.word	0x000003ff
 8000d48:	08003830 	.word	0x08003830

08000d4c <_ZN40SUBSYSTEM_DATA_MODULE_TEMPLATE_INTERFACEI13AUX_MESSAGE_025AUX_MESSAGE_0_DATA_PACKETEC1Emhbbb>:
	        }
	    }
	    return returnData;
	}
protected:
	SUBSYSTEM_DATA_MODULE_TEMPLATE_INTERFACE(uint32_t message_id, uint8_t data_length, bool is_ext_id, bool is_rx_only, bool is_tx_rtr):
 8000d4c:	b590      	push	{r4, r7, lr}
 8000d4e:	b087      	sub	sp, #28
 8000d50:	af02      	add	r7, sp, #8
 8000d52:	60f8      	str	r0, [r7, #12]
 8000d54:	60b9      	str	r1, [r7, #8]
 8000d56:	0019      	movs	r1, r3
 8000d58:	1dfb      	adds	r3, r7, #7
 8000d5a:	701a      	strb	r2, [r3, #0]
 8000d5c:	1dbb      	adds	r3, r7, #6
 8000d5e:	1c0a      	adds	r2, r1, #0
 8000d60:	701a      	strb	r2, [r3, #0]
		SUBSYSTEM_DATA_MODULE{message_id, data_length, is_ext_id, is_rx_only, is_tx_rtr}
 8000d62:	68f8      	ldr	r0, [r7, #12]
 8000d64:	1dbb      	adds	r3, r7, #6
 8000d66:	781c      	ldrb	r4, [r3, #0]
 8000d68:	1dfb      	adds	r3, r7, #7
 8000d6a:	781a      	ldrb	r2, [r3, #0]
 8000d6c:	68b9      	ldr	r1, [r7, #8]
 8000d6e:	2324      	movs	r3, #36	; 0x24
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	9301      	str	r3, [sp, #4]
 8000d76:	2320      	movs	r3, #32
 8000d78:	18fb      	adds	r3, r7, r3
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	9300      	str	r3, [sp, #0]
 8000d7e:	0023      	movs	r3, r4
 8000d80:	f000 f884 	bl	8000e8c <_ZN21SUBSYSTEM_DATA_MODULEC1Emhbbb>
 8000d84:	4a03      	ldr	r2, [pc, #12]	; (8000d94 <_ZN40SUBSYSTEM_DATA_MODULE_TEMPLATE_INTERFACEI13AUX_MESSAGE_025AUX_MESSAGE_0_DATA_PACKETEC1Emhbbb+0x48>)
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	601a      	str	r2, [r3, #0]
		{}
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	0018      	movs	r0, r3
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	b005      	add	sp, #20
 8000d92:	bd90      	pop	{r4, r7, pc}
 8000d94:	0800383c 	.word	0x0800383c

08000d98 <_ZN40SUBSYSTEM_DATA_MODULE_TEMPLATE_INTERFACEI13AUX_MESSAGE_025AUX_MESSAGE_0_DATA_PACKETE18fillTransmitBufferEv>:
private:
	virtual void fillTransmitBuffer(void) override
 8000d98:	b590      	push	{r4, r7, lr}
 8000d9a:	b083      	sub	sp, #12
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
	{
		static_cast<CHILD_OBJ*>(this)->dataPacketToArray(static_cast<CHILD_OBJ*>(this)->txData, this->transmitBuffer);
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	3309      	adds	r3, #9
 8000da4:	001c      	movs	r4, r3
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	2239      	movs	r2, #57	; 0x39
 8000daa:	5c99      	ldrb	r1, [r3, r2]
 8000dac:	1898      	adds	r0, r3, r2
 8000dae:	7840      	ldrb	r0, [r0, #1]
 8000db0:	0200      	lsls	r0, r0, #8
 8000db2:	4301      	orrs	r1, r0
 8000db4:	1898      	adds	r0, r3, r2
 8000db6:	7880      	ldrb	r0, [r0, #2]
 8000db8:	0400      	lsls	r0, r0, #16
 8000dba:	4301      	orrs	r1, r0
 8000dbc:	1898      	adds	r0, r3, r2
 8000dbe:	78c0      	ldrb	r0, [r0, #3]
 8000dc0:	0600      	lsls	r0, r0, #24
 8000dc2:	4301      	orrs	r1, r0
 8000dc4:	2000      	movs	r0, #0
 8000dc6:	0008      	movs	r0, r1
 8000dc8:	189b      	adds	r3, r3, r2
 8000dca:	791a      	ldrb	r2, [r3, #4]
 8000dcc:	7959      	ldrb	r1, [r3, #5]
 8000dce:	0209      	lsls	r1, r1, #8
 8000dd0:	430a      	orrs	r2, r1
 8000dd2:	7999      	ldrb	r1, [r3, #6]
 8000dd4:	0409      	lsls	r1, r1, #16
 8000dd6:	430a      	orrs	r2, r1
 8000dd8:	79db      	ldrb	r3, [r3, #7]
 8000dda:	061b      	lsls	r3, r3, #24
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	2100      	movs	r1, #0
 8000de0:	0019      	movs	r1, r3
 8000de2:	0022      	movs	r2, r4
 8000de4:	f7ff ff2b 	bl	8000c3e <_ZN13AUX_MESSAGE_017dataPacketToArrayE25AUX_MESSAGE_0_DATA_PACKETPh>
	}
 8000de8:	46c0      	nop			; (mov r8, r8)
 8000dea:	46bd      	mov	sp, r7
 8000dec:	b003      	add	sp, #12
 8000dee:	bd90      	pop	{r4, r7, pc}

08000df0 <HAL_CAN_RxFifo0MsgPendingCallback>:
 * @brief This function is called when a rx msg is pending in can rx fifo 0
 * @param hcan: pointer to can handle
 * @important HAL_CAN_IRQHandler must be called in the CAN isr for this to be called
 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000df0:	b590      	push	{r4, r7, lr}
 8000df2:	b08d      	sub	sp, #52	; 0x34
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
	//Get all pending messages in fifo 0 in case there is more than one
	while(HAL_CAN_GetRxFifoFillLevel(hcan, SUBSYSTEM_DATA_MODULE::CAN_RX_FIFO_NUMBER))
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	0018      	movs	r0, r3
 8000dfe:	f000 fb87 	bl	8001510 <HAL_CAN_GetRxFifoFillLevel>
 8000e02:	0003      	movs	r3, r0
 8000e04:	1e5a      	subs	r2, r3, #1
 8000e06:	4193      	sbcs	r3, r2
 8000e08:	b2db      	uxtb	r3, r3
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d02e      	beq.n	8000e6c <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>
	{
		//Read message
		CAN_RxHeaderTypeDef pHeader;
		uint8_t aData[SUBSYSTEM_DATA_MODULE::ARRAY_SIZE];
		HAL_CAN_GetRxMessage(hcan, SUBSYSTEM_DATA_MODULE::CAN_RX_FIFO_NUMBER, &pHeader, aData);
 8000e0e:	2308      	movs	r3, #8
 8000e10:	18fb      	adds	r3, r7, r3
 8000e12:	2410      	movs	r4, #16
 8000e14:	193a      	adds	r2, r7, r4
 8000e16:	6878      	ldr	r0, [r7, #4]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	f000 fa5d 	bl	80012d8 <HAL_CAN_GetRxMessage>

		//Get pointer to receiving data module
		SUBSYSTEM_DATA_MODULE* receivingNode =
				SUBSYSTEM_DATA_MODULE::FindReceivingModule((pHeader.IDE == CAN_ID_STD ? pHeader.StdId : pHeader.ExtId));
 8000e1e:	193b      	adds	r3, r7, r4
 8000e20:	689b      	ldr	r3, [r3, #8]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d103      	bne.n	8000e2e <HAL_CAN_RxFifo0MsgPendingCallback+0x3e>
 8000e26:	2310      	movs	r3, #16
 8000e28:	18fb      	adds	r3, r7, r3
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	e002      	b.n	8000e34 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>
 8000e2e:	2310      	movs	r3, #16
 8000e30:	18fb      	adds	r3, r7, r3
 8000e32:	685b      	ldr	r3, [r3, #4]
 8000e34:	0018      	movs	r0, r3
 8000e36:	f000 f863 	bl	8000f00 <_ZN21SUBSYSTEM_DATA_MODULE19FindReceivingModuleEm>
 8000e3a:	0003      	movs	r3, r0
 8000e3c:	62fb      	str	r3, [r7, #44]	; 0x2c
		if(receivingNode != nullptr)
 8000e3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d0d9      	beq.n	8000df8 <HAL_CAN_RxFifo0MsgPendingCallback+0x8>
		{
			//Verify that the received header matches the receiving node in terms of dlc
			if(receivingNode->dataLength == pHeader.DLC)
 8000e44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e46:	7a1b      	ldrb	r3, [r3, #8]
 8000e48:	001a      	movs	r2, r3
 8000e4a:	2310      	movs	r3, #16
 8000e4c:	18fb      	adds	r3, r7, r3
 8000e4e:	691b      	ldr	r3, [r3, #16]
 8000e50:	429a      	cmp	r2, r3
 8000e52:	d1d1      	bne.n	8000df8 <HAL_CAN_RxFifo0MsgPendingCallback+0x8>
			{
				//Store data into receive fifo
				receivingNode->addToFifo(aData);
 8000e54:	2308      	movs	r3, #8
 8000e56:	18fa      	adds	r2, r7, r3
 8000e58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e5a:	0011      	movs	r1, r2
 8000e5c:	0018      	movs	r0, r3
 8000e5e:	f000 f872 	bl	8000f46 <_ZN21SUBSYSTEM_DATA_MODULE9addToFifoEPh>
				//Call receive callback (if it exists)
				receivingNode->CallReceiveCallback();
 8000e62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e64:	0018      	movs	r0, r3
 8000e66:	f000 f85d 	bl	8000f24 <_ZN21SUBSYSTEM_DATA_MODULE19CallReceiveCallbackEv>
	while(HAL_CAN_GetRxFifoFillLevel(hcan, SUBSYSTEM_DATA_MODULE::CAN_RX_FIFO_NUMBER))
 8000e6a:	e7c5      	b.n	8000df8 <HAL_CAN_RxFifo0MsgPendingCallback+0x8>
			}
		}
	}
}
 8000e6c:	46c0      	nop			; (mov r8, r8)
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	b00d      	add	sp, #52	; 0x34
 8000e72:	bd90      	pop	{r4, r7, pc}

08000e74 <CEC_CAN_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC and CAN interrupts / HDMI-CEC wake-up interrupt through EXTI line 27.
  */
void CEC_CAN_IRQHandler(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CEC_CAN_IRQn 0 */

  /* USER CODE END CEC_CAN_IRQn 0 */
  HAL_CAN_IRQHandler(&SUBSYSTEM_DATA_MODULE::hcan);
 8000e78:	4b03      	ldr	r3, [pc, #12]	; (8000e88 <CEC_CAN_IRQHandler+0x14>)
 8000e7a:	0018      	movs	r0, r3
 8000e7c:	f000 fb73 	bl	8001566 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CEC_CAN_IRQn 1 */

  /* USER CODE END CEC_CAN_IRQn 1 */
}
 8000e80:	46c0      	nop			; (mov r8, r8)
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	46c0      	nop			; (mov r8, r8)
 8000e88:	20000218 	.word	0x20000218

08000e8c <_ZN21SUBSYSTEM_DATA_MODULEC1Emhbbb>:

}//End extern "C"
//Private Function Definitions

//Protected Function Definitions
SUBSYSTEM_DATA_MODULE::SUBSYSTEM_DATA_MODULE(uint32_t message_id, uint8_t data_length, bool is_ext_id, bool is_rx_only, bool is_tx_rtr):
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b084      	sub	sp, #16
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	60f8      	str	r0, [r7, #12]
 8000e94:	60b9      	str	r1, [r7, #8]
 8000e96:	0019      	movs	r1, r3
 8000e98:	1dfb      	adds	r3, r7, #7
 8000e9a:	701a      	strb	r2, [r3, #0]
 8000e9c:	1dbb      	adds	r3, r7, #6
 8000e9e:	1c0a      	adds	r2, r1, #0
 8000ea0:	701a      	strb	r2, [r3, #0]
messageIdentifier{message_id}, dataLength{data_length}, storageFifo{}, isExtID{is_ext_id}, isRxOnly{is_rx_only}, isTxRtr{is_tx_rtr}, rxFuncPtr{nullptr}, isReceiving{false}
 8000ea2:	4a16      	ldr	r2, [pc, #88]	; (8000efc <_ZN21SUBSYSTEM_DATA_MODULEC1Emhbbb+0x70>)
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	601a      	str	r2, [r3, #0]
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	68ba      	ldr	r2, [r7, #8]
 8000eac:	605a      	str	r2, [r3, #4]
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	1dfa      	adds	r2, r7, #7
 8000eb2:	7812      	ldrb	r2, [r2, #0]
 8000eb4:	721a      	strb	r2, [r3, #8]
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	3312      	adds	r3, #18
 8000eba:	0018      	movs	r0, r3
 8000ebc:	f000 f856 	bl	8000f6c <_ZN11HELPER_FIFOIhLt3ELt8EEC1Ev>
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	1dba      	adds	r2, r7, #6
 8000ec4:	2130      	movs	r1, #48	; 0x30
 8000ec6:	7812      	ldrb	r2, [r2, #0]
 8000ec8:	545a      	strb	r2, [r3, r1]
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	2218      	movs	r2, #24
 8000ece:	18ba      	adds	r2, r7, r2
 8000ed0:	2131      	movs	r1, #49	; 0x31
 8000ed2:	7812      	ldrb	r2, [r2, #0]
 8000ed4:	545a      	strb	r2, [r3, r1]
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	221c      	movs	r2, #28
 8000eda:	18ba      	adds	r2, r7, r2
 8000edc:	2132      	movs	r1, #50	; 0x32
 8000ede:	7812      	ldrb	r2, [r2, #0]
 8000ee0:	545a      	strb	r2, [r3, r1]
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	635a      	str	r2, [r3, #52]	; 0x34
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	2238      	movs	r2, #56	; 0x38
 8000eec:	2100      	movs	r1, #0
 8000eee:	5499      	strb	r1, [r3, r2]
{}
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	0018      	movs	r0, r3
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	b004      	add	sp, #16
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	46c0      	nop			; (mov r8, r8)
 8000efc:	08003848 	.word	0x08003848

08000f00 <_ZN21SUBSYSTEM_DATA_MODULE19FindReceivingModuleEm>:
//Public Function Definitions
SUBSYSTEM_DATA_MODULE* SUBSYSTEM_DATA_MODULE::FindReceivingModule(uint32_t message_id)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
	return SUBSYSTEM_DATA_MODULE::rxModulesTree.FindElement(message_id);
 8000f08:	687a      	ldr	r2, [r7, #4]
 8000f0a:	4b05      	ldr	r3, [pc, #20]	; (8000f20 <_ZN21SUBSYSTEM_DATA_MODULE19FindReceivingModuleEm+0x20>)
 8000f0c:	0011      	movs	r1, r2
 8000f0e:	0018      	movs	r0, r3
 8000f10:	f000 f8de 	bl	80010d0 <_ZN14RX_BINARY_TREE11FindElementEm>
 8000f14:	0003      	movs	r3, r0
}
 8000f16:	0018      	movs	r0, r3
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	b002      	add	sp, #8
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	46c0      	nop			; (mov r8, r8)
 8000f20:	200001a0 	.word	0x200001a0

08000f24 <_ZN21SUBSYSTEM_DATA_MODULE19CallReceiveCallbackEv>:
	    this->sendTransmitBufferData();
	}
}

void SUBSYSTEM_DATA_MODULE::CallReceiveCallback(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
    if(this->rxFuncPtr != nullptr)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d004      	beq.n	8000f3e <_ZN21SUBSYSTEM_DATA_MODULE19CallReceiveCallbackEv+0x1a>
    {
        this->rxFuncPtr(this);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f38:	687a      	ldr	r2, [r7, #4]
 8000f3a:	0010      	movs	r0, r2
 8000f3c:	4798      	blx	r3
    }
}
 8000f3e:	46c0      	nop			; (mov r8, r8)
 8000f40:	46bd      	mov	sp, r7
 8000f42:	b002      	add	sp, #8
 8000f44:	bd80      	pop	{r7, pc}

08000f46 <_ZN21SUBSYSTEM_DATA_MODULE9addToFifoEPh>:
{
    return this->storageFifo.IsFull();
}

bool SUBSYSTEM_DATA_MODULE::addToFifo(uint8_t* incoming_data)
{
 8000f46:	b590      	push	{r4, r7, lr}
 8000f48:	b085      	sub	sp, #20
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	6078      	str	r0, [r7, #4]
 8000f4e:	6039      	str	r1, [r7, #0]
    bool operationSucceeded;
    this->storageFifo.PushBack(incoming_data, &operationSucceeded);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	3312      	adds	r3, #18
 8000f54:	240f      	movs	r4, #15
 8000f56:	193a      	adds	r2, r7, r4
 8000f58:	6839      	ldr	r1, [r7, #0]
 8000f5a:	0018      	movs	r0, r3
 8000f5c:	f000 f818 	bl	8000f90 <_ZN11HELPER_FIFOIhLt3ELt8EE8PushBackEPhPb>
    return operationSucceeded;
 8000f60:	193b      	adds	r3, r7, r4
 8000f62:	781b      	ldrb	r3, [r3, #0]
}
 8000f64:	0018      	movs	r0, r3
 8000f66:	46bd      	mov	sp, r7
 8000f68:	b005      	add	sp, #20
 8000f6a:	bd90      	pop	{r4, r7, pc}

08000f6c <_ZN11HELPER_FIFOIhLt3ELt8EEC1Ev>:
template <class T,uint16_t DEPTH, uint16_t SIZE>
class HELPER_FIFO
{
public:
    //Constructors
    HELPER_FIFO():
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
    headIndex{0}, tailIndex{0}, emptyNotFull{true}
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2200      	movs	r2, #0
 8000f78:	831a      	strh	r2, [r3, #24]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	835a      	strh	r2, [r3, #26]
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	2201      	movs	r2, #1
 8000f84:	771a      	strb	r2, [r3, #28]
    {}
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	0018      	movs	r0, r3
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	b002      	add	sp, #8
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <_ZN11HELPER_FIFOIhLt3ELt8EE8PushBackEPhPb>:
    bool IsFull()
    {
        return (headIndex == tailIndex ? !emptyNotFull : false);
    }

    void PushBack(T* const next_element, bool* success)
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	60f8      	str	r0, [r7, #12]
 8000f98:	60b9      	str	r1, [r7, #8]
 8000f9a:	607a      	str	r2, [r7, #4]
    {
        if(tailIndex == headIndex && !emptyNotFull)
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	8b5a      	ldrh	r2, [r3, #26]
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	8b1b      	ldrh	r3, [r3, #24]
 8000fa4:	429a      	cmp	r2, r3
 8000fa6:	d10d      	bne.n	8000fc4 <_ZN11HELPER_FIFOIhLt3ELt8EE8PushBackEPhPb+0x34>
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	7f1b      	ldrb	r3, [r3, #28]
 8000fac:	2201      	movs	r2, #1
 8000fae:	4053      	eors	r3, r2
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d006      	beq.n	8000fc4 <_ZN11HELPER_FIFOIhLt3ELt8EE8PushBackEPhPb+0x34>
        {
            //Fail to write since we are full
            if(success)
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d025      	beq.n	8001008 <_ZN11HELPER_FIFOIhLt3ELt8EE8PushBackEPhPb+0x78>
            {
                *success = false;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	701a      	strb	r2, [r3, #0]
            if(success)
 8000fc2:	e021      	b.n	8001008 <_ZN11HELPER_FIFOIhLt3ELt8EE8PushBackEPhPb+0x78>
            }
        }else
        {
            if(success)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d002      	beq.n	8000fd0 <_ZN11HELPER_FIFOIhLt3ELt8EE8PushBackEPhPb+0x40>
            {
                *success = true;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	2201      	movs	r2, #1
 8000fce:	701a      	strb	r2, [r3, #0]
            }
            copyArrayData(headIndex,next_element);
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	8b19      	ldrh	r1, [r3, #24]
 8000fd4:	68ba      	ldr	r2, [r7, #8]
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	0018      	movs	r0, r3
 8000fda:	f000 f819 	bl	8001010 <_ZN11HELPER_FIFOIhLt3ELt8EE13copyArrayDataEtPh>
            headIndex = (headIndex + 1)%DEPTH;
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	8b1b      	ldrh	r3, [r3, #24]
 8000fe2:	3301      	adds	r3, #1
 8000fe4:	2103      	movs	r1, #3
 8000fe6:	0018      	movs	r0, r3
 8000fe8:	f7ff f9fe 	bl	80003e8 <__aeabi_idivmod>
 8000fec:	000b      	movs	r3, r1
 8000fee:	b29a      	uxth	r2, r3
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	831a      	strh	r2, [r3, #24]
            //If head caught up to tail then we are full
            if(headIndex == tailIndex)
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	8b1a      	ldrh	r2, [r3, #24]
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	8b5b      	ldrh	r3, [r3, #26]
 8000ffc:	429a      	cmp	r2, r3
 8000ffe:	d103      	bne.n	8001008 <_ZN11HELPER_FIFOIhLt3ELt8EE8PushBackEPhPb+0x78>
            {
                emptyNotFull = false;
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	2200      	movs	r2, #0
 8001004:	771a      	strb	r2, [r3, #28]
            }
        }
    }
 8001006:	e7ff      	b.n	8001008 <_ZN11HELPER_FIFOIhLt3ELt8EE8PushBackEPhPb+0x78>
 8001008:	46c0      	nop			; (mov r8, r8)
 800100a:	46bd      	mov	sp, r7
 800100c:	b004      	add	sp, #16
 800100e:	bd80      	pop	{r7, pc}

08001010 <_ZN11HELPER_FIFOIhLt3ELt8EE13copyArrayDataEtPh>:
    uint16_t headIndex;
    uint16_t tailIndex;

    bool emptyNotFull;
    //Private Function Definitions
    void copyArrayData(uint16_t index, T* const dataToCopyFrom)
 8001010:	b590      	push	{r4, r7, lr}
 8001012:	b087      	sub	sp, #28
 8001014:	af00      	add	r7, sp, #0
 8001016:	60f8      	str	r0, [r7, #12]
 8001018:	607a      	str	r2, [r7, #4]
 800101a:	230a      	movs	r3, #10
 800101c:	18fb      	adds	r3, r7, r3
 800101e:	1c0a      	adds	r2, r1, #0
 8001020:	801a      	strh	r2, [r3, #0]
    {
        for(uint16_t i = 0; i < SIZE; i++)
 8001022:	2316      	movs	r3, #22
 8001024:	18fb      	adds	r3, r7, r3
 8001026:	2200      	movs	r2, #0
 8001028:	801a      	strh	r2, [r3, #0]
 800102a:	2316      	movs	r3, #22
 800102c:	18fb      	adds	r3, r7, r3
 800102e:	881b      	ldrh	r3, [r3, #0]
 8001030:	2b07      	cmp	r3, #7
 8001032:	d815      	bhi.n	8001060 <_ZN11HELPER_FIFOIhLt3ELt8EE13copyArrayDataEtPh+0x50>
        {
            this->fifoData[index][i] = dataToCopyFrom[i];
 8001034:	2416      	movs	r4, #22
 8001036:	193b      	adds	r3, r7, r4
 8001038:	881b      	ldrh	r3, [r3, #0]
 800103a:	687a      	ldr	r2, [r7, #4]
 800103c:	18d1      	adds	r1, r2, r3
 800103e:	230a      	movs	r3, #10
 8001040:	18fb      	adds	r3, r7, r3
 8001042:	881a      	ldrh	r2, [r3, #0]
 8001044:	193b      	adds	r3, r7, r4
 8001046:	881b      	ldrh	r3, [r3, #0]
 8001048:	7808      	ldrb	r0, [r1, #0]
 800104a:	68f9      	ldr	r1, [r7, #12]
 800104c:	00d2      	lsls	r2, r2, #3
 800104e:	188a      	adds	r2, r1, r2
 8001050:	1c01      	adds	r1, r0, #0
 8001052:	54d1      	strb	r1, [r2, r3]
        for(uint16_t i = 0; i < SIZE; i++)
 8001054:	193b      	adds	r3, r7, r4
 8001056:	881a      	ldrh	r2, [r3, #0]
 8001058:	193b      	adds	r3, r7, r4
 800105a:	3201      	adds	r2, #1
 800105c:	801a      	strh	r2, [r3, #0]
 800105e:	e7e4      	b.n	800102a <_ZN11HELPER_FIFOIhLt3ELt8EE13copyArrayDataEtPh+0x1a>
        }
    }
 8001060:	46c0      	nop			; (mov r8, r8)
 8001062:	46bd      	mov	sp, r7
 8001064:	b007      	add	sp, #28
 8001066:	bd90      	pop	{r4, r7, pc}

08001068 <_Z41__static_initialization_and_destruction_0ii>:
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
 8001070:	6039      	str	r1, [r7, #0]
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	2b01      	cmp	r3, #1
 8001076:	d107      	bne.n	8001088 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	4a05      	ldr	r2, [pc, #20]	; (8001090 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 800107c:	4293      	cmp	r3, r2
 800107e:	d103      	bne.n	8001088 <_Z41__static_initialization_and_destruction_0ii+0x20>
 RX_BINARY_TREE SUBSYSTEM_DATA_MODULE::rxModulesTree{};
 8001080:	4b04      	ldr	r3, [pc, #16]	; (8001094 <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 8001082:	0018      	movs	r0, r3
 8001084:	f000 f814 	bl	80010b0 <_ZN14RX_BINARY_TREEC1Ev>
}
 8001088:	46c0      	nop			; (mov r8, r8)
 800108a:	46bd      	mov	sp, r7
 800108c:	b002      	add	sp, #8
 800108e:	bd80      	pop	{r7, pc}
 8001090:	0000ffff 	.word	0x0000ffff
 8001094:	200001a0 	.word	0x200001a0

08001098 <_GLOBAL__sub_I__ZN21SUBSYSTEM_DATA_MODULE13rxModulesTreeE>:
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
 800109c:	4b03      	ldr	r3, [pc, #12]	; (80010ac <_GLOBAL__sub_I__ZN21SUBSYSTEM_DATA_MODULE13rxModulesTreeE+0x14>)
 800109e:	0019      	movs	r1, r3
 80010a0:	2001      	movs	r0, #1
 80010a2:	f7ff ffe1 	bl	8001068 <_Z41__static_initialization_and_destruction_0ii>
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	46c0      	nop			; (mov r8, r8)
 80010ac:	0000ffff 	.word	0x0000ffff

080010b0 <_ZN14RX_BINARY_TREEC1Ev>:
//Public Variables

//Private Function Prototypes

//Public Function Prototypes
RX_BINARY_TREE::RX_BINARY_TREE():
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
root{nullptr}, currentTreeSize{0}
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2200      	movs	r2, #0
 80010bc:	671a      	str	r2, [r3, #112]	; 0x70
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	2274      	movs	r2, #116	; 0x74
 80010c2:	2100      	movs	r1, #0
 80010c4:	5299      	strh	r1, [r3, r2]
{}
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	0018      	movs	r0, r3
 80010ca:	46bd      	mov	sp, r7
 80010cc:	b002      	add	sp, #8
 80010ce:	bd80      	pop	{r7, pc}

080010d0 <_ZN14RX_BINARY_TREE11FindElementEm>:
    }
    return false;
}

SUBSYSTEM_DATA_MODULE* RX_BINARY_TREE::FindElement(uint32_t message_id_key)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b084      	sub	sp, #16
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	6039      	str	r1, [r7, #0]
    Node* foundNode = find(root, message_id_key);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80010de:	683a      	ldr	r2, [r7, #0]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	0018      	movs	r0, r3
 80010e4:	f000 f80d 	bl	8001102 <_ZN14RX_BINARY_TREE4findEP4Nodel>
 80010e8:	0003      	movs	r3, r0
 80010ea:	60fb      	str	r3, [r7, #12]
    if(foundNode == nullptr)
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d101      	bne.n	80010f6 <_ZN14RX_BINARY_TREE11FindElementEm+0x26>
    {
        return nullptr;
 80010f2:	2300      	movs	r3, #0
 80010f4:	e001      	b.n	80010fa <_ZN14RX_BINARY_TREE11FindElementEm+0x2a>
    }else
    {
        return foundNode->datum;
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	681b      	ldr	r3, [r3, #0]
    }
    
}
 80010fa:	0018      	movs	r0, r3
 80010fc:	46bd      	mov	sp, r7
 80010fe:	b004      	add	sp, #16
 8001100:	bd80      	pop	{r7, pc}

08001102 <_ZN14RX_BINARY_TREE4findEP4Nodel>:
//Private Function Definitions
Node* RX_BINARY_TREE::find(Node* node, int32_t key)
{
 8001102:	b580      	push	{r7, lr}
 8001104:	b084      	sub	sp, #16
 8001106:	af00      	add	r7, sp, #0
 8001108:	60f8      	str	r0, [r7, #12]
 800110a:	60b9      	str	r1, [r7, #8]
 800110c:	607a      	str	r2, [r7, #4]
    //Can't find node return nullptr
    if(node == nullptr)
 800110e:	68bb      	ldr	r3, [r7, #8]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d101      	bne.n	8001118 <_ZN14RX_BINARY_TREE4findEP4Nodel+0x16>
    {
        return node;
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	e034      	b.n	8001182 <_ZN14RX_BINARY_TREE4findEP4Nodel+0x80>
    }

    if(key < node_key(node))
 8001118:	68ba      	ldr	r2, [r7, #8]
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	0011      	movs	r1, r2
 800111e:	0018      	movs	r0, r3
 8001120:	f000 f833 	bl	800118a <_ZN14RX_BINARY_TREE8node_keyEP4Node>
 8001124:	0002      	movs	r2, r0
 8001126:	2301      	movs	r3, #1
 8001128:	1c19      	adds	r1, r3, #0
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4293      	cmp	r3, r2
 800112e:	db01      	blt.n	8001134 <_ZN14RX_BINARY_TREE4findEP4Nodel+0x32>
 8001130:	2300      	movs	r3, #0
 8001132:	1c19      	adds	r1, r3, #0
 8001134:	b2cb      	uxtb	r3, r1
 8001136:	2b00      	cmp	r3, #0
 8001138:	d008      	beq.n	800114c <_ZN14RX_BINARY_TREE4findEP4Nodel+0x4a>
    {
        return find(node->left,key);
 800113a:	68bb      	ldr	r3, [r7, #8]
 800113c:	6859      	ldr	r1, [r3, #4]
 800113e:	687a      	ldr	r2, [r7, #4]
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	0018      	movs	r0, r3
 8001144:	f7ff ffdd 	bl	8001102 <_ZN14RX_BINARY_TREE4findEP4Nodel>
 8001148:	0003      	movs	r3, r0
 800114a:	e01a      	b.n	8001182 <_ZN14RX_BINARY_TREE4findEP4Nodel+0x80>
    }else if(key > node_key(node))
 800114c:	68ba      	ldr	r2, [r7, #8]
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	0011      	movs	r1, r2
 8001152:	0018      	movs	r0, r3
 8001154:	f000 f819 	bl	800118a <_ZN14RX_BINARY_TREE8node_keyEP4Node>
 8001158:	0002      	movs	r2, r0
 800115a:	2301      	movs	r3, #1
 800115c:	1c19      	adds	r1, r3, #0
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4293      	cmp	r3, r2
 8001162:	dc01      	bgt.n	8001168 <_ZN14RX_BINARY_TREE4findEP4Nodel+0x66>
 8001164:	2300      	movs	r3, #0
 8001166:	1c19      	adds	r1, r3, #0
 8001168:	b2cb      	uxtb	r3, r1
 800116a:	2b00      	cmp	r3, #0
 800116c:	d008      	beq.n	8001180 <_ZN14RX_BINARY_TREE4findEP4Nodel+0x7e>
    {
        return find(node->right,key);
 800116e:	68bb      	ldr	r3, [r7, #8]
 8001170:	6899      	ldr	r1, [r3, #8]
 8001172:	687a      	ldr	r2, [r7, #4]
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	0018      	movs	r0, r3
 8001178:	f7ff ffc3 	bl	8001102 <_ZN14RX_BINARY_TREE4findEP4Nodel>
 800117c:	0003      	movs	r3, r0
 800117e:	e000      	b.n	8001182 <_ZN14RX_BINARY_TREE4findEP4Nodel+0x80>
    }else
    {
        //If key == node_key then return the node
        return node;
 8001180:	68bb      	ldr	r3, [r7, #8]
    }
    
}
 8001182:	0018      	movs	r0, r3
 8001184:	46bd      	mov	sp, r7
 8001186:	b004      	add	sp, #16
 8001188:	bd80      	pop	{r7, pc}

0800118a <_ZN14RX_BINARY_TREE8node_keyEP4Node>:
        return 0;  
    return N->height;  
}

int32_t RX_BINARY_TREE::node_key(Node* N)
{
 800118a:	b580      	push	{r7, lr}
 800118c:	b082      	sub	sp, #8
 800118e:	af00      	add	r7, sp, #0
 8001190:	6078      	str	r0, [r7, #4]
 8001192:	6039      	str	r1, [r7, #0]
    if(N == nullptr)
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d102      	bne.n	80011a0 <_ZN14RX_BINARY_TREE8node_keyEP4Node+0x16>
        return RX_BINARY_TREE::INVALID_MESSAGE_ID;
 800119a:	2301      	movs	r3, #1
 800119c:	425b      	negs	r3, r3
 800119e:	e009      	b.n	80011b4 <_ZN14RX_BINARY_TREE8node_keyEP4Node+0x2a>
    if(N->datum == nullptr)
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d102      	bne.n	80011ae <_ZN14RX_BINARY_TREE8node_keyEP4Node+0x24>
        return RX_BINARY_TREE::INVALID_MESSAGE_ID;
 80011a8:	2301      	movs	r3, #1
 80011aa:	425b      	negs	r3, r3
 80011ac:	e002      	b.n	80011b4 <_ZN14RX_BINARY_TREE8node_keyEP4Node+0x2a>
    return N->datum->messageIdentifier;
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	685b      	ldr	r3, [r3, #4]
}
 80011b4:	0018      	movs	r0, r3
 80011b6:	46bd      	mov	sp, r7
 80011b8:	b002      	add	sp, #8
 80011ba:	bd80      	pop	{r7, pc}

080011bc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80011bc:	480d      	ldr	r0, [pc, #52]	; (80011f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80011be:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011c0:	480d      	ldr	r0, [pc, #52]	; (80011f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80011c2:	490e      	ldr	r1, [pc, #56]	; (80011fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80011c4:	4a0e      	ldr	r2, [pc, #56]	; (8001200 <LoopForever+0xe>)
  movs r3, #0
 80011c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011c8:	e002      	b.n	80011d0 <LoopCopyDataInit>

080011ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011ce:	3304      	adds	r3, #4

080011d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011d4:	d3f9      	bcc.n	80011ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011d6:	4a0b      	ldr	r2, [pc, #44]	; (8001204 <LoopForever+0x12>)
  ldr r4, =_ebss
 80011d8:	4c0b      	ldr	r4, [pc, #44]	; (8001208 <LoopForever+0x16>)
  movs r3, #0
 80011da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011dc:	e001      	b.n	80011e2 <LoopFillZerobss>

080011de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011e0:	3204      	adds	r2, #4

080011e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011e4:	d3fb      	bcc.n	80011de <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80011e6:	f7ff fd25 	bl	8000c34 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80011ea:	f002 fa83 	bl	80036f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80011ee:	f7ff f901 	bl	80003f4 <main>

080011f2 <LoopForever>:

LoopForever:
    b LoopForever
 80011f2:	e7fe      	b.n	80011f2 <LoopForever>
  ldr   r0, =_estack
 80011f4:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80011f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011fc:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001200:	0800385c 	.word	0x0800385c
  ldr r2, =_sbss
 8001204:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001208:	20000248 	.word	0x20000248

0800120c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800120c:	e7fe      	b.n	800120c <ADC1_COMP_IRQHandler>
	...

08001210 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001214:	4b07      	ldr	r3, [pc, #28]	; (8001234 <HAL_Init+0x24>)
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	4b06      	ldr	r3, [pc, #24]	; (8001234 <HAL_Init+0x24>)
 800121a:	2110      	movs	r1, #16
 800121c:	430a      	orrs	r2, r1
 800121e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001220:	2000      	movs	r0, #0
 8001222:	f000 f809 	bl	8001238 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001226:	f7ff fc27 	bl	8000a78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800122a:	2300      	movs	r3, #0
}
 800122c:	0018      	movs	r0, r3
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	46c0      	nop			; (mov r8, r8)
 8001234:	40022000 	.word	0x40022000

08001238 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001238:	b590      	push	{r4, r7, lr}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001240:	4b14      	ldr	r3, [pc, #80]	; (8001294 <HAL_InitTick+0x5c>)
 8001242:	681c      	ldr	r4, [r3, #0]
 8001244:	4b14      	ldr	r3, [pc, #80]	; (8001298 <HAL_InitTick+0x60>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	0019      	movs	r1, r3
 800124a:	23fa      	movs	r3, #250	; 0xfa
 800124c:	0098      	lsls	r0, r3, #2
 800124e:	f7fe ff5b 	bl	8000108 <__udivsi3>
 8001252:	0003      	movs	r3, r0
 8001254:	0019      	movs	r1, r3
 8001256:	0020      	movs	r0, r4
 8001258:	f7fe ff56 	bl	8000108 <__udivsi3>
 800125c:	0003      	movs	r3, r0
 800125e:	0018      	movs	r0, r3
 8001260:	f000 fc63 	bl	8001b2a <HAL_SYSTICK_Config>
 8001264:	1e03      	subs	r3, r0, #0
 8001266:	d001      	beq.n	800126c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001268:	2301      	movs	r3, #1
 800126a:	e00f      	b.n	800128c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2b03      	cmp	r3, #3
 8001270:	d80b      	bhi.n	800128a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001272:	6879      	ldr	r1, [r7, #4]
 8001274:	2301      	movs	r3, #1
 8001276:	425b      	negs	r3, r3
 8001278:	2200      	movs	r2, #0
 800127a:	0018      	movs	r0, r3
 800127c:	f000 fc30 	bl	8001ae0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001280:	4b06      	ldr	r3, [pc, #24]	; (800129c <HAL_InitTick+0x64>)
 8001282:	687a      	ldr	r2, [r7, #4]
 8001284:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001286:	2300      	movs	r3, #0
 8001288:	e000      	b.n	800128c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800128a:	2301      	movs	r3, #1
}
 800128c:	0018      	movs	r0, r3
 800128e:	46bd      	mov	sp, r7
 8001290:	b003      	add	sp, #12
 8001292:	bd90      	pop	{r4, r7, pc}
 8001294:	2000000c 	.word	0x2000000c
 8001298:	20000014 	.word	0x20000014
 800129c:	20000010 	.word	0x20000010

080012a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012a4:	4b05      	ldr	r3, [pc, #20]	; (80012bc <HAL_IncTick+0x1c>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	001a      	movs	r2, r3
 80012aa:	4b05      	ldr	r3, [pc, #20]	; (80012c0 <HAL_IncTick+0x20>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	18d2      	adds	r2, r2, r3
 80012b0:	4b03      	ldr	r3, [pc, #12]	; (80012c0 <HAL_IncTick+0x20>)
 80012b2:	601a      	str	r2, [r3, #0]
}
 80012b4:	46c0      	nop			; (mov r8, r8)
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	46c0      	nop			; (mov r8, r8)
 80012bc:	20000014 	.word	0x20000014
 80012c0:	20000240 	.word	0x20000240

080012c4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
  return uwTick;
 80012c8:	4b02      	ldr	r3, [pc, #8]	; (80012d4 <HAL_GetTick+0x10>)
 80012ca:	681b      	ldr	r3, [r3, #0]
}
 80012cc:	0018      	movs	r0, r3
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	46c0      	nop			; (mov r8, r8)
 80012d4:	20000240 	.word	0x20000240

080012d8 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b086      	sub	sp, #24
 80012dc:	af00      	add	r7, sp, #0
 80012de:	60f8      	str	r0, [r7, #12]
 80012e0:	60b9      	str	r1, [r7, #8]
 80012e2:	607a      	str	r2, [r7, #4]
 80012e4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80012e6:	2017      	movs	r0, #23
 80012e8:	183b      	adds	r3, r7, r0
 80012ea:	68fa      	ldr	r2, [r7, #12]
 80012ec:	2120      	movs	r1, #32
 80012ee:	5c52      	ldrb	r2, [r2, r1]
 80012f0:	701a      	strb	r2, [r3, #0]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80012f2:	183b      	adds	r3, r7, r0
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	2b01      	cmp	r3, #1
 80012f8:	d005      	beq.n	8001306 <HAL_CAN_GetRxMessage+0x2e>
 80012fa:	2317      	movs	r3, #23
 80012fc:	18fb      	adds	r3, r7, r3
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	2b02      	cmp	r3, #2
 8001302:	d000      	beq.n	8001306 <HAL_CAN_GetRxMessage+0x2e>
 8001304:	e0f8      	b.n	80014f8 <HAL_CAN_GetRxMessage+0x220>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001306:	68bb      	ldr	r3, [r7, #8]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d10e      	bne.n	800132a <HAL_CAN_GetRxMessage+0x52>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	68db      	ldr	r3, [r3, #12]
 8001312:	2203      	movs	r2, #3
 8001314:	4013      	ands	r3, r2
 8001316:	d117      	bne.n	8001348 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800131c:	2280      	movs	r2, #128	; 0x80
 800131e:	0392      	lsls	r2, r2, #14
 8001320:	431a      	orrs	r2, r3
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001326:	2301      	movs	r3, #1
 8001328:	e0ee      	b.n	8001508 <HAL_CAN_GetRxMessage+0x230>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	691b      	ldr	r3, [r3, #16]
 8001330:	2203      	movs	r2, #3
 8001332:	4013      	ands	r3, r2
 8001334:	d108      	bne.n	8001348 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800133a:	2280      	movs	r2, #128	; 0x80
 800133c:	0392      	lsls	r2, r2, #14
 800133e:	431a      	orrs	r2, r3
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001344:	2301      	movs	r3, #1
 8001346:	e0df      	b.n	8001508 <HAL_CAN_GetRxMessage+0x230>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	68ba      	ldr	r2, [r7, #8]
 800134e:	321b      	adds	r2, #27
 8001350:	0112      	lsls	r2, r2, #4
 8001352:	58d3      	ldr	r3, [r2, r3]
 8001354:	2204      	movs	r2, #4
 8001356:	401a      	ands	r2, r3
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	689b      	ldr	r3, [r3, #8]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d10b      	bne.n	800137c <HAL_CAN_GetRxMessage+0xa4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	68ba      	ldr	r2, [r7, #8]
 800136a:	321b      	adds	r2, #27
 800136c:	0112      	lsls	r2, r2, #4
 800136e:	58d3      	ldr	r3, [r2, r3]
 8001370:	0d5b      	lsrs	r3, r3, #21
 8001372:	055b      	lsls	r3, r3, #21
 8001374:	0d5a      	lsrs	r2, r3, #21
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	601a      	str	r2, [r3, #0]
 800137a:	e00a      	b.n	8001392 <HAL_CAN_GetRxMessage+0xba>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	68ba      	ldr	r2, [r7, #8]
 8001382:	321b      	adds	r2, #27
 8001384:	0112      	lsls	r2, r2, #4
 8001386:	58d3      	ldr	r3, [r2, r3]
 8001388:	08db      	lsrs	r3, r3, #3
 800138a:	00db      	lsls	r3, r3, #3
 800138c:	08da      	lsrs	r2, r3, #3
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	68ba      	ldr	r2, [r7, #8]
 8001398:	321b      	adds	r2, #27
 800139a:	0112      	lsls	r2, r2, #4
 800139c:	58d3      	ldr	r3, [r2, r3]
 800139e:	2202      	movs	r2, #2
 80013a0:	401a      	ands	r2, r3
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	681a      	ldr	r2, [r3, #0]
 80013aa:	68bb      	ldr	r3, [r7, #8]
 80013ac:	331b      	adds	r3, #27
 80013ae:	011b      	lsls	r3, r3, #4
 80013b0:	18d3      	adds	r3, r2, r3
 80013b2:	3304      	adds	r3, #4
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	220f      	movs	r2, #15
 80013b8:	401a      	ands	r2, r3
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	68bb      	ldr	r3, [r7, #8]
 80013c4:	331b      	adds	r3, #27
 80013c6:	011b      	lsls	r3, r3, #4
 80013c8:	18d3      	adds	r3, r2, r3
 80013ca:	3304      	adds	r3, #4
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	0a1b      	lsrs	r3, r3, #8
 80013d0:	22ff      	movs	r2, #255	; 0xff
 80013d2:	401a      	ands	r2, r3
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	681a      	ldr	r2, [r3, #0]
 80013dc:	68bb      	ldr	r3, [r7, #8]
 80013de:	331b      	adds	r3, #27
 80013e0:	011b      	lsls	r3, r3, #4
 80013e2:	18d3      	adds	r3, r2, r3
 80013e4:	3304      	adds	r3, #4
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	0c1b      	lsrs	r3, r3, #16
 80013ea:	041b      	lsls	r3, r3, #16
 80013ec:	0c1a      	lsrs	r2, r3, #16
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	6819      	ldr	r1, [r3, #0]
 80013f6:	68ba      	ldr	r2, [r7, #8]
 80013f8:	23dc      	movs	r3, #220	; 0xdc
 80013fa:	005b      	lsls	r3, r3, #1
 80013fc:	0112      	lsls	r2, r2, #4
 80013fe:	188a      	adds	r2, r1, r2
 8001400:	18d3      	adds	r3, r2, r3
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	b2da      	uxtb	r2, r3
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	6819      	ldr	r1, [r3, #0]
 800140e:	68ba      	ldr	r2, [r7, #8]
 8001410:	23dc      	movs	r3, #220	; 0xdc
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	0112      	lsls	r2, r2, #4
 8001416:	188a      	adds	r2, r1, r2
 8001418:	18d3      	adds	r3, r2, r3
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	0a1a      	lsrs	r2, r3, #8
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	3301      	adds	r3, #1
 8001422:	b2d2      	uxtb	r2, r2
 8001424:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	6819      	ldr	r1, [r3, #0]
 800142a:	68ba      	ldr	r2, [r7, #8]
 800142c:	23dc      	movs	r3, #220	; 0xdc
 800142e:	005b      	lsls	r3, r3, #1
 8001430:	0112      	lsls	r2, r2, #4
 8001432:	188a      	adds	r2, r1, r2
 8001434:	18d3      	adds	r3, r2, r3
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	0c1a      	lsrs	r2, r3, #16
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	3302      	adds	r3, #2
 800143e:	b2d2      	uxtb	r2, r2
 8001440:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	6819      	ldr	r1, [r3, #0]
 8001446:	68ba      	ldr	r2, [r7, #8]
 8001448:	23dc      	movs	r3, #220	; 0xdc
 800144a:	005b      	lsls	r3, r3, #1
 800144c:	0112      	lsls	r2, r2, #4
 800144e:	188a      	adds	r2, r1, r2
 8001450:	18d3      	adds	r3, r2, r3
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	0e1a      	lsrs	r2, r3, #24
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	3303      	adds	r3, #3
 800145a:	b2d2      	uxtb	r2, r2
 800145c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	6819      	ldr	r1, [r3, #0]
 8001462:	68ba      	ldr	r2, [r7, #8]
 8001464:	23de      	movs	r3, #222	; 0xde
 8001466:	005b      	lsls	r3, r3, #1
 8001468:	0112      	lsls	r2, r2, #4
 800146a:	188a      	adds	r2, r1, r2
 800146c:	18d3      	adds	r3, r2, r3
 800146e:	681a      	ldr	r2, [r3, #0]
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	3304      	adds	r3, #4
 8001474:	b2d2      	uxtb	r2, r2
 8001476:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	6819      	ldr	r1, [r3, #0]
 800147c:	68ba      	ldr	r2, [r7, #8]
 800147e:	23de      	movs	r3, #222	; 0xde
 8001480:	005b      	lsls	r3, r3, #1
 8001482:	0112      	lsls	r2, r2, #4
 8001484:	188a      	adds	r2, r1, r2
 8001486:	18d3      	adds	r3, r2, r3
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	0a1a      	lsrs	r2, r3, #8
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	3305      	adds	r3, #5
 8001490:	b2d2      	uxtb	r2, r2
 8001492:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	6819      	ldr	r1, [r3, #0]
 8001498:	68ba      	ldr	r2, [r7, #8]
 800149a:	23de      	movs	r3, #222	; 0xde
 800149c:	005b      	lsls	r3, r3, #1
 800149e:	0112      	lsls	r2, r2, #4
 80014a0:	188a      	adds	r2, r1, r2
 80014a2:	18d3      	adds	r3, r2, r3
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	0c1a      	lsrs	r2, r3, #16
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	3306      	adds	r3, #6
 80014ac:	b2d2      	uxtb	r2, r2
 80014ae:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	6819      	ldr	r1, [r3, #0]
 80014b4:	68ba      	ldr	r2, [r7, #8]
 80014b6:	23de      	movs	r3, #222	; 0xde
 80014b8:	005b      	lsls	r3, r3, #1
 80014ba:	0112      	lsls	r2, r2, #4
 80014bc:	188a      	adds	r2, r1, r2
 80014be:	18d3      	adds	r3, r2, r3
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	0e1a      	lsrs	r2, r3, #24
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	3307      	adds	r3, #7
 80014c8:	b2d2      	uxtb	r2, r2
 80014ca:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80014cc:	68bb      	ldr	r3, [r7, #8]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d108      	bne.n	80014e4 <HAL_CAN_GetRxMessage+0x20c>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	68da      	ldr	r2, [r3, #12]
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	2120      	movs	r1, #32
 80014de:	430a      	orrs	r2, r1
 80014e0:	60da      	str	r2, [r3, #12]
 80014e2:	e007      	b.n	80014f4 <HAL_CAN_GetRxMessage+0x21c>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	691a      	ldr	r2, [r3, #16]
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	2120      	movs	r1, #32
 80014f0:	430a      	orrs	r2, r1
 80014f2:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80014f4:	2300      	movs	r3, #0
 80014f6:	e007      	b.n	8001508 <HAL_CAN_GetRxMessage+0x230>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014fc:	2280      	movs	r2, #128	; 0x80
 80014fe:	02d2      	lsls	r2, r2, #11
 8001500:	431a      	orrs	r2, r3
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001506:	2301      	movs	r3, #1
  }
}
 8001508:	0018      	movs	r0, r3
 800150a:	46bd      	mov	sp, r7
 800150c:	b006      	add	sp, #24
 800150e:	bd80      	pop	{r7, pc}

08001510 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b084      	sub	sp, #16
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
 8001518:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 800151a:	2300      	movs	r3, #0
 800151c:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800151e:	200b      	movs	r0, #11
 8001520:	183b      	adds	r3, r7, r0
 8001522:	687a      	ldr	r2, [r7, #4]
 8001524:	2120      	movs	r1, #32
 8001526:	5c52      	ldrb	r2, [r2, r1]
 8001528:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800152a:	183b      	adds	r3, r7, r0
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	2b01      	cmp	r3, #1
 8001530:	d004      	beq.n	800153c <HAL_CAN_GetRxFifoFillLevel+0x2c>
 8001532:	230b      	movs	r3, #11
 8001534:	18fb      	adds	r3, r7, r3
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	2b02      	cmp	r3, #2
 800153a:	d10f      	bne.n	800155c <HAL_CAN_GetRxFifoFillLevel+0x4c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d106      	bne.n	8001550 <HAL_CAN_GetRxFifoFillLevel+0x40>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	2203      	movs	r2, #3
 800154a:	4013      	ands	r3, r2
 800154c:	60fb      	str	r3, [r7, #12]
 800154e:	e005      	b.n	800155c <HAL_CAN_GetRxFifoFillLevel+0x4c>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	691b      	ldr	r3, [r3, #16]
 8001556:	2203      	movs	r2, #3
 8001558:	4013      	ands	r3, r2
 800155a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 800155c:	68fb      	ldr	r3, [r7, #12]
}
 800155e:	0018      	movs	r0, r3
 8001560:	46bd      	mov	sp, r7
 8001562:	b004      	add	sp, #16
 8001564:	bd80      	pop	{r7, pc}

08001566 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001566:	b580      	push	{r7, lr}
 8001568:	b08a      	sub	sp, #40	; 0x28
 800156a:	af00      	add	r7, sp, #0
 800156c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800156e:	2300      	movs	r3, #0
 8001570:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	695b      	ldr	r3, [r3, #20]
 8001578:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	68db      	ldr	r3, [r3, #12]
 8001590:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	691b      	ldr	r3, [r3, #16]
 8001598:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	699b      	ldr	r3, [r3, #24]
 80015a0:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80015a2:	6a3b      	ldr	r3, [r7, #32]
 80015a4:	2201      	movs	r2, #1
 80015a6:	4013      	ands	r3, r2
 80015a8:	d100      	bne.n	80015ac <HAL_CAN_IRQHandler+0x46>
 80015aa:	e084      	b.n	80016b6 <HAL_CAN_IRQHandler+0x150>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80015ac:	69bb      	ldr	r3, [r7, #24]
 80015ae:	2201      	movs	r2, #1
 80015b0:	4013      	ands	r3, r2
 80015b2:	d024      	beq.n	80015fe <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	2201      	movs	r2, #1
 80015ba:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80015bc:	69bb      	ldr	r3, [r7, #24]
 80015be:	2202      	movs	r2, #2
 80015c0:	4013      	ands	r3, r2
 80015c2:	d004      	beq.n	80015ce <HAL_CAN_IRQHandler+0x68>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	0018      	movs	r0, r3
 80015c8:	f000 f97e 	bl	80018c8 <HAL_CAN_TxMailbox0CompleteCallback>
 80015cc:	e017      	b.n	80015fe <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80015ce:	69bb      	ldr	r3, [r7, #24]
 80015d0:	2204      	movs	r2, #4
 80015d2:	4013      	ands	r3, r2
 80015d4:	d005      	beq.n	80015e2 <HAL_CAN_IRQHandler+0x7c>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80015d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015d8:	2280      	movs	r2, #128	; 0x80
 80015da:	0112      	lsls	r2, r2, #4
 80015dc:	4313      	orrs	r3, r2
 80015de:	627b      	str	r3, [r7, #36]	; 0x24
 80015e0:	e00d      	b.n	80015fe <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80015e2:	69bb      	ldr	r3, [r7, #24]
 80015e4:	2208      	movs	r2, #8
 80015e6:	4013      	ands	r3, r2
 80015e8:	d005      	beq.n	80015f6 <HAL_CAN_IRQHandler+0x90>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80015ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ec:	2280      	movs	r2, #128	; 0x80
 80015ee:	0152      	lsls	r2, r2, #5
 80015f0:	4313      	orrs	r3, r2
 80015f2:	627b      	str	r3, [r7, #36]	; 0x24
 80015f4:	e003      	b.n	80015fe <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	0018      	movs	r0, r3
 80015fa:	f000 f97d 	bl	80018f8 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80015fe:	69ba      	ldr	r2, [r7, #24]
 8001600:	2380      	movs	r3, #128	; 0x80
 8001602:	005b      	lsls	r3, r3, #1
 8001604:	4013      	ands	r3, r2
 8001606:	d028      	beq.n	800165a <HAL_CAN_IRQHandler+0xf4>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	2280      	movs	r2, #128	; 0x80
 800160e:	0052      	lsls	r2, r2, #1
 8001610:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001612:	69ba      	ldr	r2, [r7, #24]
 8001614:	2380      	movs	r3, #128	; 0x80
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	4013      	ands	r3, r2
 800161a:	d004      	beq.n	8001626 <HAL_CAN_IRQHandler+0xc0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	0018      	movs	r0, r3
 8001620:	f000 f95a 	bl	80018d8 <HAL_CAN_TxMailbox1CompleteCallback>
 8001624:	e019      	b.n	800165a <HAL_CAN_IRQHandler+0xf4>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001626:	69ba      	ldr	r2, [r7, #24]
 8001628:	2380      	movs	r3, #128	; 0x80
 800162a:	00db      	lsls	r3, r3, #3
 800162c:	4013      	ands	r3, r2
 800162e:	d005      	beq.n	800163c <HAL_CAN_IRQHandler+0xd6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001632:	2280      	movs	r2, #128	; 0x80
 8001634:	0192      	lsls	r2, r2, #6
 8001636:	4313      	orrs	r3, r2
 8001638:	627b      	str	r3, [r7, #36]	; 0x24
 800163a:	e00e      	b.n	800165a <HAL_CAN_IRQHandler+0xf4>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800163c:	69ba      	ldr	r2, [r7, #24]
 800163e:	2380      	movs	r3, #128	; 0x80
 8001640:	011b      	lsls	r3, r3, #4
 8001642:	4013      	ands	r3, r2
 8001644:	d005      	beq.n	8001652 <HAL_CAN_IRQHandler+0xec>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001648:	2280      	movs	r2, #128	; 0x80
 800164a:	01d2      	lsls	r2, r2, #7
 800164c:	4313      	orrs	r3, r2
 800164e:	627b      	str	r3, [r7, #36]	; 0x24
 8001650:	e003      	b.n	800165a <HAL_CAN_IRQHandler+0xf4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	0018      	movs	r0, r3
 8001656:	f000 f957 	bl	8001908 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800165a:	69ba      	ldr	r2, [r7, #24]
 800165c:	2380      	movs	r3, #128	; 0x80
 800165e:	025b      	lsls	r3, r3, #9
 8001660:	4013      	ands	r3, r2
 8001662:	d028      	beq.n	80016b6 <HAL_CAN_IRQHandler+0x150>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	2280      	movs	r2, #128	; 0x80
 800166a:	0252      	lsls	r2, r2, #9
 800166c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800166e:	69ba      	ldr	r2, [r7, #24]
 8001670:	2380      	movs	r3, #128	; 0x80
 8001672:	029b      	lsls	r3, r3, #10
 8001674:	4013      	ands	r3, r2
 8001676:	d004      	beq.n	8001682 <HAL_CAN_IRQHandler+0x11c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	0018      	movs	r0, r3
 800167c:	f000 f934 	bl	80018e8 <HAL_CAN_TxMailbox2CompleteCallback>
 8001680:	e019      	b.n	80016b6 <HAL_CAN_IRQHandler+0x150>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001682:	69ba      	ldr	r2, [r7, #24]
 8001684:	2380      	movs	r3, #128	; 0x80
 8001686:	02db      	lsls	r3, r3, #11
 8001688:	4013      	ands	r3, r2
 800168a:	d005      	beq.n	8001698 <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800168c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800168e:	2280      	movs	r2, #128	; 0x80
 8001690:	0212      	lsls	r2, r2, #8
 8001692:	4313      	orrs	r3, r2
 8001694:	627b      	str	r3, [r7, #36]	; 0x24
 8001696:	e00e      	b.n	80016b6 <HAL_CAN_IRQHandler+0x150>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001698:	69ba      	ldr	r2, [r7, #24]
 800169a:	2380      	movs	r3, #128	; 0x80
 800169c:	031b      	lsls	r3, r3, #12
 800169e:	4013      	ands	r3, r2
 80016a0:	d005      	beq.n	80016ae <HAL_CAN_IRQHandler+0x148>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80016a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016a4:	2280      	movs	r2, #128	; 0x80
 80016a6:	0252      	lsls	r2, r2, #9
 80016a8:	4313      	orrs	r3, r2
 80016aa:	627b      	str	r3, [r7, #36]	; 0x24
 80016ac:	e003      	b.n	80016b6 <HAL_CAN_IRQHandler+0x150>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	0018      	movs	r0, r3
 80016b2:	f000 f931 	bl	8001918 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80016b6:	6a3b      	ldr	r3, [r7, #32]
 80016b8:	2208      	movs	r2, #8
 80016ba:	4013      	ands	r3, r2
 80016bc:	d00c      	beq.n	80016d8 <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	2210      	movs	r2, #16
 80016c2:	4013      	ands	r3, r2
 80016c4:	d008      	beq.n	80016d8 <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80016c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016c8:	2280      	movs	r2, #128	; 0x80
 80016ca:	0092      	lsls	r2, r2, #2
 80016cc:	4313      	orrs	r3, r2
 80016ce:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	2210      	movs	r2, #16
 80016d6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80016d8:	6a3b      	ldr	r3, [r7, #32]
 80016da:	2204      	movs	r2, #4
 80016dc:	4013      	ands	r3, r2
 80016de:	d00b      	beq.n	80016f8 <HAL_CAN_IRQHandler+0x192>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	2208      	movs	r2, #8
 80016e4:	4013      	ands	r3, r2
 80016e6:	d007      	beq.n	80016f8 <HAL_CAN_IRQHandler+0x192>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	2208      	movs	r2, #8
 80016ee:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	0018      	movs	r0, r3
 80016f4:	f000 f918 	bl	8001928 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80016f8:	6a3b      	ldr	r3, [r7, #32]
 80016fa:	2202      	movs	r2, #2
 80016fc:	4013      	ands	r3, r2
 80016fe:	d009      	beq.n	8001714 <HAL_CAN_IRQHandler+0x1ae>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	68db      	ldr	r3, [r3, #12]
 8001706:	2203      	movs	r2, #3
 8001708:	4013      	ands	r3, r2
 800170a:	d003      	beq.n	8001714 <HAL_CAN_IRQHandler+0x1ae>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	0018      	movs	r0, r3
 8001710:	f7ff fb6e 	bl	8000df0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001714:	6a3b      	ldr	r3, [r7, #32]
 8001716:	2240      	movs	r2, #64	; 0x40
 8001718:	4013      	ands	r3, r2
 800171a:	d00c      	beq.n	8001736 <HAL_CAN_IRQHandler+0x1d0>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	2210      	movs	r2, #16
 8001720:	4013      	ands	r3, r2
 8001722:	d008      	beq.n	8001736 <HAL_CAN_IRQHandler+0x1d0>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001726:	2280      	movs	r2, #128	; 0x80
 8001728:	00d2      	lsls	r2, r2, #3
 800172a:	4313      	orrs	r3, r2
 800172c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	2210      	movs	r2, #16
 8001734:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001736:	6a3b      	ldr	r3, [r7, #32]
 8001738:	2220      	movs	r2, #32
 800173a:	4013      	ands	r3, r2
 800173c:	d00b      	beq.n	8001756 <HAL_CAN_IRQHandler+0x1f0>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800173e:	693b      	ldr	r3, [r7, #16]
 8001740:	2208      	movs	r2, #8
 8001742:	4013      	ands	r3, r2
 8001744:	d007      	beq.n	8001756 <HAL_CAN_IRQHandler+0x1f0>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	2208      	movs	r2, #8
 800174c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	0018      	movs	r0, r3
 8001752:	f000 f8f9 	bl	8001948 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001756:	6a3b      	ldr	r3, [r7, #32]
 8001758:	2210      	movs	r2, #16
 800175a:	4013      	ands	r3, r2
 800175c:	d009      	beq.n	8001772 <HAL_CAN_IRQHandler+0x20c>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	691b      	ldr	r3, [r3, #16]
 8001764:	2203      	movs	r2, #3
 8001766:	4013      	ands	r3, r2
 8001768:	d003      	beq.n	8001772 <HAL_CAN_IRQHandler+0x20c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	0018      	movs	r0, r3
 800176e:	f000 f8e3 	bl	8001938 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001772:	6a3a      	ldr	r2, [r7, #32]
 8001774:	2380      	movs	r3, #128	; 0x80
 8001776:	029b      	lsls	r3, r3, #10
 8001778:	4013      	ands	r3, r2
 800177a:	d00b      	beq.n	8001794 <HAL_CAN_IRQHandler+0x22e>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800177c:	69fb      	ldr	r3, [r7, #28]
 800177e:	2210      	movs	r2, #16
 8001780:	4013      	ands	r3, r2
 8001782:	d007      	beq.n	8001794 <HAL_CAN_IRQHandler+0x22e>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	2210      	movs	r2, #16
 800178a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	0018      	movs	r0, r3
 8001790:	f000 f8e2 	bl	8001958 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001794:	6a3a      	ldr	r2, [r7, #32]
 8001796:	2380      	movs	r3, #128	; 0x80
 8001798:	025b      	lsls	r3, r3, #9
 800179a:	4013      	ands	r3, r2
 800179c:	d00b      	beq.n	80017b6 <HAL_CAN_IRQHandler+0x250>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800179e:	69fb      	ldr	r3, [r7, #28]
 80017a0:	2208      	movs	r2, #8
 80017a2:	4013      	ands	r3, r2
 80017a4:	d007      	beq.n	80017b6 <HAL_CAN_IRQHandler+0x250>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	2208      	movs	r2, #8
 80017ac:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	0018      	movs	r0, r3
 80017b2:	f000 f8d9 	bl	8001968 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80017b6:	6a3a      	ldr	r2, [r7, #32]
 80017b8:	2380      	movs	r3, #128	; 0x80
 80017ba:	021b      	lsls	r3, r3, #8
 80017bc:	4013      	ands	r3, r2
 80017be:	d100      	bne.n	80017c2 <HAL_CAN_IRQHandler+0x25c>
 80017c0:	e071      	b.n	80018a6 <HAL_CAN_IRQHandler+0x340>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80017c2:	69fb      	ldr	r3, [r7, #28]
 80017c4:	2204      	movs	r2, #4
 80017c6:	4013      	ands	r3, r2
 80017c8:	d100      	bne.n	80017cc <HAL_CAN_IRQHandler+0x266>
 80017ca:	e068      	b.n	800189e <HAL_CAN_IRQHandler+0x338>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80017cc:	6a3a      	ldr	r2, [r7, #32]
 80017ce:	2380      	movs	r3, #128	; 0x80
 80017d0:	005b      	lsls	r3, r3, #1
 80017d2:	4013      	ands	r3, r2
 80017d4:	d007      	beq.n	80017e6 <HAL_CAN_IRQHandler+0x280>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	2201      	movs	r2, #1
 80017da:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80017dc:	d003      	beq.n	80017e6 <HAL_CAN_IRQHandler+0x280>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80017de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e0:	2201      	movs	r2, #1
 80017e2:	4313      	orrs	r3, r2
 80017e4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80017e6:	6a3a      	ldr	r2, [r7, #32]
 80017e8:	2380      	movs	r3, #128	; 0x80
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	4013      	ands	r3, r2
 80017ee:	d007      	beq.n	8001800 <HAL_CAN_IRQHandler+0x29a>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	2202      	movs	r2, #2
 80017f4:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80017f6:	d003      	beq.n	8001800 <HAL_CAN_IRQHandler+0x29a>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80017f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017fa:	2202      	movs	r2, #2
 80017fc:	4313      	orrs	r3, r2
 80017fe:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001800:	6a3a      	ldr	r2, [r7, #32]
 8001802:	2380      	movs	r3, #128	; 0x80
 8001804:	00db      	lsls	r3, r3, #3
 8001806:	4013      	ands	r3, r2
 8001808:	d007      	beq.n	800181a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	2204      	movs	r2, #4
 800180e:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001810:	d003      	beq.n	800181a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001814:	2204      	movs	r2, #4
 8001816:	4313      	orrs	r3, r2
 8001818:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800181a:	6a3a      	ldr	r2, [r7, #32]
 800181c:	2380      	movs	r3, #128	; 0x80
 800181e:	011b      	lsls	r3, r3, #4
 8001820:	4013      	ands	r3, r2
 8001822:	d03c      	beq.n	800189e <HAL_CAN_IRQHandler+0x338>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	2270      	movs	r2, #112	; 0x70
 8001828:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800182a:	d038      	beq.n	800189e <HAL_CAN_IRQHandler+0x338>
      {
        switch (esrflags & CAN_ESR_LEC)
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	2270      	movs	r2, #112	; 0x70
 8001830:	4013      	ands	r3, r2
 8001832:	2b30      	cmp	r3, #48	; 0x30
 8001834:	d016      	beq.n	8001864 <HAL_CAN_IRQHandler+0x2fe>
 8001836:	d804      	bhi.n	8001842 <HAL_CAN_IRQHandler+0x2dc>
 8001838:	2b10      	cmp	r3, #16
 800183a:	d009      	beq.n	8001850 <HAL_CAN_IRQHandler+0x2ea>
 800183c:	2b20      	cmp	r3, #32
 800183e:	d00c      	beq.n	800185a <HAL_CAN_IRQHandler+0x2f4>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001840:	e025      	b.n	800188e <HAL_CAN_IRQHandler+0x328>
        switch (esrflags & CAN_ESR_LEC)
 8001842:	2b50      	cmp	r3, #80	; 0x50
 8001844:	d018      	beq.n	8001878 <HAL_CAN_IRQHandler+0x312>
 8001846:	2b60      	cmp	r3, #96	; 0x60
 8001848:	d01b      	beq.n	8001882 <HAL_CAN_IRQHandler+0x31c>
 800184a:	2b40      	cmp	r3, #64	; 0x40
 800184c:	d00f      	beq.n	800186e <HAL_CAN_IRQHandler+0x308>
            break;
 800184e:	e01e      	b.n	800188e <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_STF;
 8001850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001852:	2208      	movs	r2, #8
 8001854:	4313      	orrs	r3, r2
 8001856:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001858:	e019      	b.n	800188e <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_FOR;
 800185a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800185c:	2210      	movs	r2, #16
 800185e:	4313      	orrs	r3, r2
 8001860:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001862:	e014      	b.n	800188e <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001866:	2220      	movs	r2, #32
 8001868:	4313      	orrs	r3, r2
 800186a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800186c:	e00f      	b.n	800188e <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_BR;
 800186e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001870:	2240      	movs	r2, #64	; 0x40
 8001872:	4313      	orrs	r3, r2
 8001874:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001876:	e00a      	b.n	800188e <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_BD;
 8001878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800187a:	2280      	movs	r2, #128	; 0x80
 800187c:	4313      	orrs	r3, r2
 800187e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001880:	e005      	b.n	800188e <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001884:	2280      	movs	r2, #128	; 0x80
 8001886:	0052      	lsls	r2, r2, #1
 8001888:	4313      	orrs	r3, r2
 800188a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800188c:	46c0      	nop			; (mov r8, r8)
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	699a      	ldr	r2, [r3, #24]
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2170      	movs	r1, #112	; 0x70
 800189a:	438a      	bics	r2, r1
 800189c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	2204      	movs	r2, #4
 80018a4:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80018a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d009      	beq.n	80018c0 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b2:	431a      	orrs	r2, r3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	0018      	movs	r0, r3
 80018bc:	f000 f85c 	bl	8001978 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80018c0:	46c0      	nop			; (mov r8, r8)
 80018c2:	46bd      	mov	sp, r7
 80018c4:	b00a      	add	sp, #40	; 0x28
 80018c6:	bd80      	pop	{r7, pc}

080018c8 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80018d0:	46c0      	nop			; (mov r8, r8)
 80018d2:	46bd      	mov	sp, r7
 80018d4:	b002      	add	sp, #8
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80018e0:	46c0      	nop			; (mov r8, r8)
 80018e2:	46bd      	mov	sp, r7
 80018e4:	b002      	add	sp, #8
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80018f0:	46c0      	nop			; (mov r8, r8)
 80018f2:	46bd      	mov	sp, r7
 80018f4:	b002      	add	sp, #8
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001900:	46c0      	nop			; (mov r8, r8)
 8001902:	46bd      	mov	sp, r7
 8001904:	b002      	add	sp, #8
 8001906:	bd80      	pop	{r7, pc}

08001908 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001910:	46c0      	nop			; (mov r8, r8)
 8001912:	46bd      	mov	sp, r7
 8001914:	b002      	add	sp, #8
 8001916:	bd80      	pop	{r7, pc}

08001918 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001920:	46c0      	nop			; (mov r8, r8)
 8001922:	46bd      	mov	sp, r7
 8001924:	b002      	add	sp, #8
 8001926:	bd80      	pop	{r7, pc}

08001928 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001930:	46c0      	nop			; (mov r8, r8)
 8001932:	46bd      	mov	sp, r7
 8001934:	b002      	add	sp, #8
 8001936:	bd80      	pop	{r7, pc}

08001938 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001940:	46c0      	nop			; (mov r8, r8)
 8001942:	46bd      	mov	sp, r7
 8001944:	b002      	add	sp, #8
 8001946:	bd80      	pop	{r7, pc}

08001948 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001950:	46c0      	nop			; (mov r8, r8)
 8001952:	46bd      	mov	sp, r7
 8001954:	b002      	add	sp, #8
 8001956:	bd80      	pop	{r7, pc}

08001958 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001960:	46c0      	nop			; (mov r8, r8)
 8001962:	46bd      	mov	sp, r7
 8001964:	b002      	add	sp, #8
 8001966:	bd80      	pop	{r7, pc}

08001968 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001970:	46c0      	nop			; (mov r8, r8)
 8001972:	46bd      	mov	sp, r7
 8001974:	b002      	add	sp, #8
 8001976:	bd80      	pop	{r7, pc}

08001978 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001980:	46c0      	nop			; (mov r8, r8)
 8001982:	46bd      	mov	sp, r7
 8001984:	b002      	add	sp, #8
 8001986:	bd80      	pop	{r7, pc}

08001988 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
 800198e:	0002      	movs	r2, r0
 8001990:	1dfb      	adds	r3, r7, #7
 8001992:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001994:	1dfb      	adds	r3, r7, #7
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	2b7f      	cmp	r3, #127	; 0x7f
 800199a:	d809      	bhi.n	80019b0 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800199c:	1dfb      	adds	r3, r7, #7
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	001a      	movs	r2, r3
 80019a2:	231f      	movs	r3, #31
 80019a4:	401a      	ands	r2, r3
 80019a6:	4b04      	ldr	r3, [pc, #16]	; (80019b8 <__NVIC_EnableIRQ+0x30>)
 80019a8:	2101      	movs	r1, #1
 80019aa:	4091      	lsls	r1, r2
 80019ac:	000a      	movs	r2, r1
 80019ae:	601a      	str	r2, [r3, #0]
  }
}
 80019b0:	46c0      	nop			; (mov r8, r8)
 80019b2:	46bd      	mov	sp, r7
 80019b4:	b002      	add	sp, #8
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	e000e100 	.word	0xe000e100

080019bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019bc:	b590      	push	{r4, r7, lr}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	0002      	movs	r2, r0
 80019c4:	6039      	str	r1, [r7, #0]
 80019c6:	1dfb      	adds	r3, r7, #7
 80019c8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80019ca:	1dfb      	adds	r3, r7, #7
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	2b7f      	cmp	r3, #127	; 0x7f
 80019d0:	d828      	bhi.n	8001a24 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019d2:	4a2f      	ldr	r2, [pc, #188]	; (8001a90 <__NVIC_SetPriority+0xd4>)
 80019d4:	1dfb      	adds	r3, r7, #7
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	b25b      	sxtb	r3, r3
 80019da:	089b      	lsrs	r3, r3, #2
 80019dc:	33c0      	adds	r3, #192	; 0xc0
 80019de:	009b      	lsls	r3, r3, #2
 80019e0:	589b      	ldr	r3, [r3, r2]
 80019e2:	1dfa      	adds	r2, r7, #7
 80019e4:	7812      	ldrb	r2, [r2, #0]
 80019e6:	0011      	movs	r1, r2
 80019e8:	2203      	movs	r2, #3
 80019ea:	400a      	ands	r2, r1
 80019ec:	00d2      	lsls	r2, r2, #3
 80019ee:	21ff      	movs	r1, #255	; 0xff
 80019f0:	4091      	lsls	r1, r2
 80019f2:	000a      	movs	r2, r1
 80019f4:	43d2      	mvns	r2, r2
 80019f6:	401a      	ands	r2, r3
 80019f8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	019b      	lsls	r3, r3, #6
 80019fe:	22ff      	movs	r2, #255	; 0xff
 8001a00:	401a      	ands	r2, r3
 8001a02:	1dfb      	adds	r3, r7, #7
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	0018      	movs	r0, r3
 8001a08:	2303      	movs	r3, #3
 8001a0a:	4003      	ands	r3, r0
 8001a0c:	00db      	lsls	r3, r3, #3
 8001a0e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a10:	481f      	ldr	r0, [pc, #124]	; (8001a90 <__NVIC_SetPriority+0xd4>)
 8001a12:	1dfb      	adds	r3, r7, #7
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	b25b      	sxtb	r3, r3
 8001a18:	089b      	lsrs	r3, r3, #2
 8001a1a:	430a      	orrs	r2, r1
 8001a1c:	33c0      	adds	r3, #192	; 0xc0
 8001a1e:	009b      	lsls	r3, r3, #2
 8001a20:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001a22:	e031      	b.n	8001a88 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a24:	4a1b      	ldr	r2, [pc, #108]	; (8001a94 <__NVIC_SetPriority+0xd8>)
 8001a26:	1dfb      	adds	r3, r7, #7
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	0019      	movs	r1, r3
 8001a2c:	230f      	movs	r3, #15
 8001a2e:	400b      	ands	r3, r1
 8001a30:	3b08      	subs	r3, #8
 8001a32:	089b      	lsrs	r3, r3, #2
 8001a34:	3306      	adds	r3, #6
 8001a36:	009b      	lsls	r3, r3, #2
 8001a38:	18d3      	adds	r3, r2, r3
 8001a3a:	3304      	adds	r3, #4
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	1dfa      	adds	r2, r7, #7
 8001a40:	7812      	ldrb	r2, [r2, #0]
 8001a42:	0011      	movs	r1, r2
 8001a44:	2203      	movs	r2, #3
 8001a46:	400a      	ands	r2, r1
 8001a48:	00d2      	lsls	r2, r2, #3
 8001a4a:	21ff      	movs	r1, #255	; 0xff
 8001a4c:	4091      	lsls	r1, r2
 8001a4e:	000a      	movs	r2, r1
 8001a50:	43d2      	mvns	r2, r2
 8001a52:	401a      	ands	r2, r3
 8001a54:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	019b      	lsls	r3, r3, #6
 8001a5a:	22ff      	movs	r2, #255	; 0xff
 8001a5c:	401a      	ands	r2, r3
 8001a5e:	1dfb      	adds	r3, r7, #7
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	0018      	movs	r0, r3
 8001a64:	2303      	movs	r3, #3
 8001a66:	4003      	ands	r3, r0
 8001a68:	00db      	lsls	r3, r3, #3
 8001a6a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a6c:	4809      	ldr	r0, [pc, #36]	; (8001a94 <__NVIC_SetPriority+0xd8>)
 8001a6e:	1dfb      	adds	r3, r7, #7
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	001c      	movs	r4, r3
 8001a74:	230f      	movs	r3, #15
 8001a76:	4023      	ands	r3, r4
 8001a78:	3b08      	subs	r3, #8
 8001a7a:	089b      	lsrs	r3, r3, #2
 8001a7c:	430a      	orrs	r2, r1
 8001a7e:	3306      	adds	r3, #6
 8001a80:	009b      	lsls	r3, r3, #2
 8001a82:	18c3      	adds	r3, r0, r3
 8001a84:	3304      	adds	r3, #4
 8001a86:	601a      	str	r2, [r3, #0]
}
 8001a88:	46c0      	nop			; (mov r8, r8)
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	b003      	add	sp, #12
 8001a8e:	bd90      	pop	{r4, r7, pc}
 8001a90:	e000e100 	.word	0xe000e100
 8001a94:	e000ed00 	.word	0xe000ed00

08001a98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	3b01      	subs	r3, #1
 8001aa4:	4a0c      	ldr	r2, [pc, #48]	; (8001ad8 <SysTick_Config+0x40>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d901      	bls.n	8001aae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e010      	b.n	8001ad0 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001aae:	4b0b      	ldr	r3, [pc, #44]	; (8001adc <SysTick_Config+0x44>)
 8001ab0:	687a      	ldr	r2, [r7, #4]
 8001ab2:	3a01      	subs	r2, #1
 8001ab4:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	425b      	negs	r3, r3
 8001aba:	2103      	movs	r1, #3
 8001abc:	0018      	movs	r0, r3
 8001abe:	f7ff ff7d 	bl	80019bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ac2:	4b06      	ldr	r3, [pc, #24]	; (8001adc <SysTick_Config+0x44>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ac8:	4b04      	ldr	r3, [pc, #16]	; (8001adc <SysTick_Config+0x44>)
 8001aca:	2207      	movs	r2, #7
 8001acc:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ace:	2300      	movs	r3, #0
}
 8001ad0:	0018      	movs	r0, r3
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	b002      	add	sp, #8
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	00ffffff 	.word	0x00ffffff
 8001adc:	e000e010 	.word	0xe000e010

08001ae0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	60b9      	str	r1, [r7, #8]
 8001ae8:	607a      	str	r2, [r7, #4]
 8001aea:	210f      	movs	r1, #15
 8001aec:	187b      	adds	r3, r7, r1
 8001aee:	1c02      	adds	r2, r0, #0
 8001af0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001af2:	68ba      	ldr	r2, [r7, #8]
 8001af4:	187b      	adds	r3, r7, r1
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	b25b      	sxtb	r3, r3
 8001afa:	0011      	movs	r1, r2
 8001afc:	0018      	movs	r0, r3
 8001afe:	f7ff ff5d 	bl	80019bc <__NVIC_SetPriority>
}
 8001b02:	46c0      	nop			; (mov r8, r8)
 8001b04:	46bd      	mov	sp, r7
 8001b06:	b004      	add	sp, #16
 8001b08:	bd80      	pop	{r7, pc}

08001b0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	b082      	sub	sp, #8
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	0002      	movs	r2, r0
 8001b12:	1dfb      	adds	r3, r7, #7
 8001b14:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b16:	1dfb      	adds	r3, r7, #7
 8001b18:	781b      	ldrb	r3, [r3, #0]
 8001b1a:	b25b      	sxtb	r3, r3
 8001b1c:	0018      	movs	r0, r3
 8001b1e:	f7ff ff33 	bl	8001988 <__NVIC_EnableIRQ>
}
 8001b22:	46c0      	nop			; (mov r8, r8)
 8001b24:	46bd      	mov	sp, r7
 8001b26:	b002      	add	sp, #8
 8001b28:	bd80      	pop	{r7, pc}

08001b2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b2a:	b580      	push	{r7, lr}
 8001b2c:	b082      	sub	sp, #8
 8001b2e:	af00      	add	r7, sp, #0
 8001b30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	0018      	movs	r0, r3
 8001b36:	f7ff ffaf 	bl	8001a98 <SysTick_Config>
 8001b3a:	0003      	movs	r3, r0
}
 8001b3c:	0018      	movs	r0, r3
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	b002      	add	sp, #8
 8001b42:	bd80      	pop	{r7, pc}

08001b44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b086      	sub	sp, #24
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b52:	e155      	b.n	8001e00 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2101      	movs	r1, #1
 8001b5a:	697a      	ldr	r2, [r7, #20]
 8001b5c:	4091      	lsls	r1, r2
 8001b5e:	000a      	movs	r2, r1
 8001b60:	4013      	ands	r3, r2
 8001b62:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d100      	bne.n	8001b6c <HAL_GPIO_Init+0x28>
 8001b6a:	e146      	b.n	8001dfa <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d00b      	beq.n	8001b8c <HAL_GPIO_Init+0x48>
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	2b02      	cmp	r3, #2
 8001b7a:	d007      	beq.n	8001b8c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001b80:	2b11      	cmp	r3, #17
 8001b82:	d003      	beq.n	8001b8c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	2b12      	cmp	r3, #18
 8001b8a:	d130      	bne.n	8001bee <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	005b      	lsls	r3, r3, #1
 8001b96:	2203      	movs	r2, #3
 8001b98:	409a      	lsls	r2, r3
 8001b9a:	0013      	movs	r3, r2
 8001b9c:	43da      	mvns	r2, r3
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	68da      	ldr	r2, [r3, #12]
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	005b      	lsls	r3, r3, #1
 8001bac:	409a      	lsls	r2, r3
 8001bae:	0013      	movs	r3, r2
 8001bb0:	693a      	ldr	r2, [r7, #16]
 8001bb2:	4313      	orrs	r3, r2
 8001bb4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	693a      	ldr	r2, [r7, #16]
 8001bba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	409a      	lsls	r2, r3
 8001bc8:	0013      	movs	r3, r2
 8001bca:	43da      	mvns	r2, r3
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	4013      	ands	r3, r2
 8001bd0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	091b      	lsrs	r3, r3, #4
 8001bd8:	2201      	movs	r2, #1
 8001bda:	401a      	ands	r2, r3
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	409a      	lsls	r2, r3
 8001be0:	0013      	movs	r3, r2
 8001be2:	693a      	ldr	r2, [r7, #16]
 8001be4:	4313      	orrs	r3, r2
 8001be6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	693a      	ldr	r2, [r7, #16]
 8001bec:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	68db      	ldr	r3, [r3, #12]
 8001bf2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	005b      	lsls	r3, r3, #1
 8001bf8:	2203      	movs	r2, #3
 8001bfa:	409a      	lsls	r2, r3
 8001bfc:	0013      	movs	r3, r2
 8001bfe:	43da      	mvns	r2, r3
 8001c00:	693b      	ldr	r3, [r7, #16]
 8001c02:	4013      	ands	r3, r2
 8001c04:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	689a      	ldr	r2, [r3, #8]
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	005b      	lsls	r3, r3, #1
 8001c0e:	409a      	lsls	r2, r3
 8001c10:	0013      	movs	r3, r2
 8001c12:	693a      	ldr	r2, [r7, #16]
 8001c14:	4313      	orrs	r3, r2
 8001c16:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	693a      	ldr	r2, [r7, #16]
 8001c1c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d003      	beq.n	8001c2e <HAL_GPIO_Init+0xea>
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	2b12      	cmp	r3, #18
 8001c2c:	d123      	bne.n	8001c76 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c2e:	697b      	ldr	r3, [r7, #20]
 8001c30:	08da      	lsrs	r2, r3, #3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	3208      	adds	r2, #8
 8001c36:	0092      	lsls	r2, r2, #2
 8001c38:	58d3      	ldr	r3, [r2, r3]
 8001c3a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	2207      	movs	r2, #7
 8001c40:	4013      	ands	r3, r2
 8001c42:	009b      	lsls	r3, r3, #2
 8001c44:	220f      	movs	r2, #15
 8001c46:	409a      	lsls	r2, r3
 8001c48:	0013      	movs	r3, r2
 8001c4a:	43da      	mvns	r2, r3
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	4013      	ands	r3, r2
 8001c50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	691a      	ldr	r2, [r3, #16]
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	2107      	movs	r1, #7
 8001c5a:	400b      	ands	r3, r1
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	409a      	lsls	r2, r3
 8001c60:	0013      	movs	r3, r2
 8001c62:	693a      	ldr	r2, [r7, #16]
 8001c64:	4313      	orrs	r3, r2
 8001c66:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	08da      	lsrs	r2, r3, #3
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	3208      	adds	r2, #8
 8001c70:	0092      	lsls	r2, r2, #2
 8001c72:	6939      	ldr	r1, [r7, #16]
 8001c74:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	005b      	lsls	r3, r3, #1
 8001c80:	2203      	movs	r2, #3
 8001c82:	409a      	lsls	r2, r3
 8001c84:	0013      	movs	r3, r2
 8001c86:	43da      	mvns	r2, r3
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	2203      	movs	r2, #3
 8001c94:	401a      	ands	r2, r3
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	005b      	lsls	r3, r3, #1
 8001c9a:	409a      	lsls	r2, r3
 8001c9c:	0013      	movs	r3, r2
 8001c9e:	693a      	ldr	r2, [r7, #16]
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	693a      	ldr	r2, [r7, #16]
 8001ca8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	685a      	ldr	r2, [r3, #4]
 8001cae:	2380      	movs	r3, #128	; 0x80
 8001cb0:	055b      	lsls	r3, r3, #21
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	d100      	bne.n	8001cb8 <HAL_GPIO_Init+0x174>
 8001cb6:	e0a0      	b.n	8001dfa <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cb8:	4b57      	ldr	r3, [pc, #348]	; (8001e18 <HAL_GPIO_Init+0x2d4>)
 8001cba:	699a      	ldr	r2, [r3, #24]
 8001cbc:	4b56      	ldr	r3, [pc, #344]	; (8001e18 <HAL_GPIO_Init+0x2d4>)
 8001cbe:	2101      	movs	r1, #1
 8001cc0:	430a      	orrs	r2, r1
 8001cc2:	619a      	str	r2, [r3, #24]
 8001cc4:	4b54      	ldr	r3, [pc, #336]	; (8001e18 <HAL_GPIO_Init+0x2d4>)
 8001cc6:	699b      	ldr	r3, [r3, #24]
 8001cc8:	2201      	movs	r2, #1
 8001cca:	4013      	ands	r3, r2
 8001ccc:	60bb      	str	r3, [r7, #8]
 8001cce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001cd0:	4a52      	ldr	r2, [pc, #328]	; (8001e1c <HAL_GPIO_Init+0x2d8>)
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	089b      	lsrs	r3, r3, #2
 8001cd6:	3302      	adds	r3, #2
 8001cd8:	009b      	lsls	r3, r3, #2
 8001cda:	589b      	ldr	r3, [r3, r2]
 8001cdc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	2203      	movs	r2, #3
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	220f      	movs	r2, #15
 8001ce8:	409a      	lsls	r2, r3
 8001cea:	0013      	movs	r3, r2
 8001cec:	43da      	mvns	r2, r3
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001cf4:	687a      	ldr	r2, [r7, #4]
 8001cf6:	2390      	movs	r3, #144	; 0x90
 8001cf8:	05db      	lsls	r3, r3, #23
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	d019      	beq.n	8001d32 <HAL_GPIO_Init+0x1ee>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4a47      	ldr	r2, [pc, #284]	; (8001e20 <HAL_GPIO_Init+0x2dc>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d013      	beq.n	8001d2e <HAL_GPIO_Init+0x1ea>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	4a46      	ldr	r2, [pc, #280]	; (8001e24 <HAL_GPIO_Init+0x2e0>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d00d      	beq.n	8001d2a <HAL_GPIO_Init+0x1e6>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	4a45      	ldr	r2, [pc, #276]	; (8001e28 <HAL_GPIO_Init+0x2e4>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d007      	beq.n	8001d26 <HAL_GPIO_Init+0x1e2>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4a44      	ldr	r2, [pc, #272]	; (8001e2c <HAL_GPIO_Init+0x2e8>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d101      	bne.n	8001d22 <HAL_GPIO_Init+0x1de>
 8001d1e:	2304      	movs	r3, #4
 8001d20:	e008      	b.n	8001d34 <HAL_GPIO_Init+0x1f0>
 8001d22:	2305      	movs	r3, #5
 8001d24:	e006      	b.n	8001d34 <HAL_GPIO_Init+0x1f0>
 8001d26:	2303      	movs	r3, #3
 8001d28:	e004      	b.n	8001d34 <HAL_GPIO_Init+0x1f0>
 8001d2a:	2302      	movs	r3, #2
 8001d2c:	e002      	b.n	8001d34 <HAL_GPIO_Init+0x1f0>
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e000      	b.n	8001d34 <HAL_GPIO_Init+0x1f0>
 8001d32:	2300      	movs	r3, #0
 8001d34:	697a      	ldr	r2, [r7, #20]
 8001d36:	2103      	movs	r1, #3
 8001d38:	400a      	ands	r2, r1
 8001d3a:	0092      	lsls	r2, r2, #2
 8001d3c:	4093      	lsls	r3, r2
 8001d3e:	693a      	ldr	r2, [r7, #16]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d44:	4935      	ldr	r1, [pc, #212]	; (8001e1c <HAL_GPIO_Init+0x2d8>)
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	089b      	lsrs	r3, r3, #2
 8001d4a:	3302      	adds	r3, #2
 8001d4c:	009b      	lsls	r3, r3, #2
 8001d4e:	693a      	ldr	r2, [r7, #16]
 8001d50:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d52:	4b37      	ldr	r3, [pc, #220]	; (8001e30 <HAL_GPIO_Init+0x2ec>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	43da      	mvns	r2, r3
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	4013      	ands	r3, r2
 8001d60:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	685a      	ldr	r2, [r3, #4]
 8001d66:	2380      	movs	r3, #128	; 0x80
 8001d68:	025b      	lsls	r3, r3, #9
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	d003      	beq.n	8001d76 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8001d6e:	693a      	ldr	r2, [r7, #16]
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001d76:	4b2e      	ldr	r3, [pc, #184]	; (8001e30 <HAL_GPIO_Init+0x2ec>)
 8001d78:	693a      	ldr	r2, [r7, #16]
 8001d7a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001d7c:	4b2c      	ldr	r3, [pc, #176]	; (8001e30 <HAL_GPIO_Init+0x2ec>)
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	43da      	mvns	r2, r3
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	685a      	ldr	r2, [r3, #4]
 8001d90:	2380      	movs	r3, #128	; 0x80
 8001d92:	029b      	lsls	r3, r3, #10
 8001d94:	4013      	ands	r3, r2
 8001d96:	d003      	beq.n	8001da0 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8001d98:	693a      	ldr	r2, [r7, #16]
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001da0:	4b23      	ldr	r3, [pc, #140]	; (8001e30 <HAL_GPIO_Init+0x2ec>)
 8001da2:	693a      	ldr	r2, [r7, #16]
 8001da4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001da6:	4b22      	ldr	r3, [pc, #136]	; (8001e30 <HAL_GPIO_Init+0x2ec>)
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	43da      	mvns	r2, r3
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	4013      	ands	r3, r2
 8001db4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	685a      	ldr	r2, [r3, #4]
 8001dba:	2380      	movs	r3, #128	; 0x80
 8001dbc:	035b      	lsls	r3, r3, #13
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	d003      	beq.n	8001dca <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001dc2:	693a      	ldr	r2, [r7, #16]
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001dca:	4b19      	ldr	r3, [pc, #100]	; (8001e30 <HAL_GPIO_Init+0x2ec>)
 8001dcc:	693a      	ldr	r2, [r7, #16]
 8001dce:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001dd0:	4b17      	ldr	r3, [pc, #92]	; (8001e30 <HAL_GPIO_Init+0x2ec>)
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	43da      	mvns	r2, r3
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	4013      	ands	r3, r2
 8001dde:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	685a      	ldr	r2, [r3, #4]
 8001de4:	2380      	movs	r3, #128	; 0x80
 8001de6:	039b      	lsls	r3, r3, #14
 8001de8:	4013      	ands	r3, r2
 8001dea:	d003      	beq.n	8001df4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001dec:	693a      	ldr	r2, [r7, #16]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	4313      	orrs	r3, r2
 8001df2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001df4:	4b0e      	ldr	r3, [pc, #56]	; (8001e30 <HAL_GPIO_Init+0x2ec>)
 8001df6:	693a      	ldr	r2, [r7, #16]
 8001df8:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	3301      	adds	r3, #1
 8001dfe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	40da      	lsrs	r2, r3
 8001e08:	1e13      	subs	r3, r2, #0
 8001e0a:	d000      	beq.n	8001e0e <HAL_GPIO_Init+0x2ca>
 8001e0c:	e6a2      	b.n	8001b54 <HAL_GPIO_Init+0x10>
  } 
}
 8001e0e:	46c0      	nop			; (mov r8, r8)
 8001e10:	46bd      	mov	sp, r7
 8001e12:	b006      	add	sp, #24
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	46c0      	nop			; (mov r8, r8)
 8001e18:	40021000 	.word	0x40021000
 8001e1c:	40010000 	.word	0x40010000
 8001e20:	48000400 	.word	0x48000400
 8001e24:	48000800 	.word	0x48000800
 8001e28:	48000c00 	.word	0x48000c00
 8001e2c:	48001000 	.word	0x48001000
 8001e30:	40010400 	.word	0x40010400

08001e34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	0008      	movs	r0, r1
 8001e3e:	0011      	movs	r1, r2
 8001e40:	1cbb      	adds	r3, r7, #2
 8001e42:	1c02      	adds	r2, r0, #0
 8001e44:	801a      	strh	r2, [r3, #0]
 8001e46:	1c7b      	adds	r3, r7, #1
 8001e48:	1c0a      	adds	r2, r1, #0
 8001e4a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e4c:	1c7b      	adds	r3, r7, #1
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d004      	beq.n	8001e5e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e54:	1cbb      	adds	r3, r7, #2
 8001e56:	881a      	ldrh	r2, [r3, #0]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e5c:	e003      	b.n	8001e66 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e5e:	1cbb      	adds	r3, r7, #2
 8001e60:	881a      	ldrh	r2, [r3, #0]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001e66:	46c0      	nop			; (mov r8, r8)
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	b002      	add	sp, #8
 8001e6c:	bd80      	pop	{r7, pc}
	...

08001e70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b088      	sub	sp, #32
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d102      	bne.n	8001e84 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	f000 fb76 	bl	8002570 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	2201      	movs	r2, #1
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	d100      	bne.n	8001e90 <HAL_RCC_OscConfig+0x20>
 8001e8e:	e08e      	b.n	8001fae <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001e90:	4bc5      	ldr	r3, [pc, #788]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	220c      	movs	r2, #12
 8001e96:	4013      	ands	r3, r2
 8001e98:	2b04      	cmp	r3, #4
 8001e9a:	d00e      	beq.n	8001eba <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e9c:	4bc2      	ldr	r3, [pc, #776]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	220c      	movs	r2, #12
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	2b08      	cmp	r3, #8
 8001ea6:	d117      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x68>
 8001ea8:	4bbf      	ldr	r3, [pc, #764]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8001eaa:	685a      	ldr	r2, [r3, #4]
 8001eac:	23c0      	movs	r3, #192	; 0xc0
 8001eae:	025b      	lsls	r3, r3, #9
 8001eb0:	401a      	ands	r2, r3
 8001eb2:	2380      	movs	r3, #128	; 0x80
 8001eb4:	025b      	lsls	r3, r3, #9
 8001eb6:	429a      	cmp	r2, r3
 8001eb8:	d10e      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001eba:	4bbb      	ldr	r3, [pc, #748]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	2380      	movs	r3, #128	; 0x80
 8001ec0:	029b      	lsls	r3, r3, #10
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	d100      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x58>
 8001ec6:	e071      	b.n	8001fac <HAL_RCC_OscConfig+0x13c>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d000      	beq.n	8001ed2 <HAL_RCC_OscConfig+0x62>
 8001ed0:	e06c      	b.n	8001fac <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	f000 fb4c 	bl	8002570 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	2b01      	cmp	r3, #1
 8001ede:	d107      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x80>
 8001ee0:	4bb1      	ldr	r3, [pc, #708]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8001ee2:	681a      	ldr	r2, [r3, #0]
 8001ee4:	4bb0      	ldr	r3, [pc, #704]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8001ee6:	2180      	movs	r1, #128	; 0x80
 8001ee8:	0249      	lsls	r1, r1, #9
 8001eea:	430a      	orrs	r2, r1
 8001eec:	601a      	str	r2, [r3, #0]
 8001eee:	e02f      	b.n	8001f50 <HAL_RCC_OscConfig+0xe0>
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d10c      	bne.n	8001f12 <HAL_RCC_OscConfig+0xa2>
 8001ef8:	4bab      	ldr	r3, [pc, #684]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	4baa      	ldr	r3, [pc, #680]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8001efe:	49ab      	ldr	r1, [pc, #684]	; (80021ac <HAL_RCC_OscConfig+0x33c>)
 8001f00:	400a      	ands	r2, r1
 8001f02:	601a      	str	r2, [r3, #0]
 8001f04:	4ba8      	ldr	r3, [pc, #672]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	4ba7      	ldr	r3, [pc, #668]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8001f0a:	49a9      	ldr	r1, [pc, #676]	; (80021b0 <HAL_RCC_OscConfig+0x340>)
 8001f0c:	400a      	ands	r2, r1
 8001f0e:	601a      	str	r2, [r3, #0]
 8001f10:	e01e      	b.n	8001f50 <HAL_RCC_OscConfig+0xe0>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	2b05      	cmp	r3, #5
 8001f18:	d10e      	bne.n	8001f38 <HAL_RCC_OscConfig+0xc8>
 8001f1a:	4ba3      	ldr	r3, [pc, #652]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	4ba2      	ldr	r3, [pc, #648]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8001f20:	2180      	movs	r1, #128	; 0x80
 8001f22:	02c9      	lsls	r1, r1, #11
 8001f24:	430a      	orrs	r2, r1
 8001f26:	601a      	str	r2, [r3, #0]
 8001f28:	4b9f      	ldr	r3, [pc, #636]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	4b9e      	ldr	r3, [pc, #632]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8001f2e:	2180      	movs	r1, #128	; 0x80
 8001f30:	0249      	lsls	r1, r1, #9
 8001f32:	430a      	orrs	r2, r1
 8001f34:	601a      	str	r2, [r3, #0]
 8001f36:	e00b      	b.n	8001f50 <HAL_RCC_OscConfig+0xe0>
 8001f38:	4b9b      	ldr	r3, [pc, #620]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	4b9a      	ldr	r3, [pc, #616]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8001f3e:	499b      	ldr	r1, [pc, #620]	; (80021ac <HAL_RCC_OscConfig+0x33c>)
 8001f40:	400a      	ands	r2, r1
 8001f42:	601a      	str	r2, [r3, #0]
 8001f44:	4b98      	ldr	r3, [pc, #608]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	4b97      	ldr	r3, [pc, #604]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8001f4a:	4999      	ldr	r1, [pc, #612]	; (80021b0 <HAL_RCC_OscConfig+0x340>)
 8001f4c:	400a      	ands	r2, r1
 8001f4e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d014      	beq.n	8001f82 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f58:	f7ff f9b4 	bl	80012c4 <HAL_GetTick>
 8001f5c:	0003      	movs	r3, r0
 8001f5e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f60:	e008      	b.n	8001f74 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f62:	f7ff f9af 	bl	80012c4 <HAL_GetTick>
 8001f66:	0002      	movs	r2, r0
 8001f68:	69bb      	ldr	r3, [r7, #24]
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	2b64      	cmp	r3, #100	; 0x64
 8001f6e:	d901      	bls.n	8001f74 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8001f70:	2303      	movs	r3, #3
 8001f72:	e2fd      	b.n	8002570 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f74:	4b8c      	ldr	r3, [pc, #560]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	2380      	movs	r3, #128	; 0x80
 8001f7a:	029b      	lsls	r3, r3, #10
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	d0f0      	beq.n	8001f62 <HAL_RCC_OscConfig+0xf2>
 8001f80:	e015      	b.n	8001fae <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f82:	f7ff f99f 	bl	80012c4 <HAL_GetTick>
 8001f86:	0003      	movs	r3, r0
 8001f88:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f8a:	e008      	b.n	8001f9e <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f8c:	f7ff f99a 	bl	80012c4 <HAL_GetTick>
 8001f90:	0002      	movs	r2, r0
 8001f92:	69bb      	ldr	r3, [r7, #24]
 8001f94:	1ad3      	subs	r3, r2, r3
 8001f96:	2b64      	cmp	r3, #100	; 0x64
 8001f98:	d901      	bls.n	8001f9e <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8001f9a:	2303      	movs	r3, #3
 8001f9c:	e2e8      	b.n	8002570 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f9e:	4b82      	ldr	r3, [pc, #520]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	2380      	movs	r3, #128	; 0x80
 8001fa4:	029b      	lsls	r3, r3, #10
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	d1f0      	bne.n	8001f8c <HAL_RCC_OscConfig+0x11c>
 8001faa:	e000      	b.n	8001fae <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fac:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	2202      	movs	r2, #2
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	d100      	bne.n	8001fba <HAL_RCC_OscConfig+0x14a>
 8001fb8:	e06c      	b.n	8002094 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001fba:	4b7b      	ldr	r3, [pc, #492]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	220c      	movs	r2, #12
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	d00e      	beq.n	8001fe2 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001fc4:	4b78      	ldr	r3, [pc, #480]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	220c      	movs	r2, #12
 8001fca:	4013      	ands	r3, r2
 8001fcc:	2b08      	cmp	r3, #8
 8001fce:	d11f      	bne.n	8002010 <HAL_RCC_OscConfig+0x1a0>
 8001fd0:	4b75      	ldr	r3, [pc, #468]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8001fd2:	685a      	ldr	r2, [r3, #4]
 8001fd4:	23c0      	movs	r3, #192	; 0xc0
 8001fd6:	025b      	lsls	r3, r3, #9
 8001fd8:	401a      	ands	r2, r3
 8001fda:	2380      	movs	r3, #128	; 0x80
 8001fdc:	021b      	lsls	r3, r3, #8
 8001fde:	429a      	cmp	r2, r3
 8001fe0:	d116      	bne.n	8002010 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fe2:	4b71      	ldr	r3, [pc, #452]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	2202      	movs	r2, #2
 8001fe8:	4013      	ands	r3, r2
 8001fea:	d005      	beq.n	8001ff8 <HAL_RCC_OscConfig+0x188>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d001      	beq.n	8001ff8 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	e2bb      	b.n	8002570 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ff8:	4b6b      	ldr	r3, [pc, #428]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	22f8      	movs	r2, #248	; 0xf8
 8001ffe:	4393      	bics	r3, r2
 8002000:	0019      	movs	r1, r3
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	691b      	ldr	r3, [r3, #16]
 8002006:	00da      	lsls	r2, r3, #3
 8002008:	4b67      	ldr	r3, [pc, #412]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 800200a:	430a      	orrs	r2, r1
 800200c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800200e:	e041      	b.n	8002094 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d024      	beq.n	8002062 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002018:	4b63      	ldr	r3, [pc, #396]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	4b62      	ldr	r3, [pc, #392]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 800201e:	2101      	movs	r1, #1
 8002020:	430a      	orrs	r2, r1
 8002022:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002024:	f7ff f94e 	bl	80012c4 <HAL_GetTick>
 8002028:	0003      	movs	r3, r0
 800202a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800202c:	e008      	b.n	8002040 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800202e:	f7ff f949 	bl	80012c4 <HAL_GetTick>
 8002032:	0002      	movs	r2, r0
 8002034:	69bb      	ldr	r3, [r7, #24]
 8002036:	1ad3      	subs	r3, r2, r3
 8002038:	2b02      	cmp	r3, #2
 800203a:	d901      	bls.n	8002040 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800203c:	2303      	movs	r3, #3
 800203e:	e297      	b.n	8002570 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002040:	4b59      	ldr	r3, [pc, #356]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	2202      	movs	r2, #2
 8002046:	4013      	ands	r3, r2
 8002048:	d0f1      	beq.n	800202e <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800204a:	4b57      	ldr	r3, [pc, #348]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	22f8      	movs	r2, #248	; 0xf8
 8002050:	4393      	bics	r3, r2
 8002052:	0019      	movs	r1, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	691b      	ldr	r3, [r3, #16]
 8002058:	00da      	lsls	r2, r3, #3
 800205a:	4b53      	ldr	r3, [pc, #332]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 800205c:	430a      	orrs	r2, r1
 800205e:	601a      	str	r2, [r3, #0]
 8002060:	e018      	b.n	8002094 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002062:	4b51      	ldr	r3, [pc, #324]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	4b50      	ldr	r3, [pc, #320]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8002068:	2101      	movs	r1, #1
 800206a:	438a      	bics	r2, r1
 800206c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800206e:	f7ff f929 	bl	80012c4 <HAL_GetTick>
 8002072:	0003      	movs	r3, r0
 8002074:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002076:	e008      	b.n	800208a <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002078:	f7ff f924 	bl	80012c4 <HAL_GetTick>
 800207c:	0002      	movs	r2, r0
 800207e:	69bb      	ldr	r3, [r7, #24]
 8002080:	1ad3      	subs	r3, r2, r3
 8002082:	2b02      	cmp	r3, #2
 8002084:	d901      	bls.n	800208a <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8002086:	2303      	movs	r3, #3
 8002088:	e272      	b.n	8002570 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800208a:	4b47      	ldr	r3, [pc, #284]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	2202      	movs	r2, #2
 8002090:	4013      	ands	r3, r2
 8002092:	d1f1      	bne.n	8002078 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	2208      	movs	r2, #8
 800209a:	4013      	ands	r3, r2
 800209c:	d036      	beq.n	800210c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	69db      	ldr	r3, [r3, #28]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d019      	beq.n	80020da <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020a6:	4b40      	ldr	r3, [pc, #256]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 80020a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80020aa:	4b3f      	ldr	r3, [pc, #252]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 80020ac:	2101      	movs	r1, #1
 80020ae:	430a      	orrs	r2, r1
 80020b0:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020b2:	f7ff f907 	bl	80012c4 <HAL_GetTick>
 80020b6:	0003      	movs	r3, r0
 80020b8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020ba:	e008      	b.n	80020ce <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020bc:	f7ff f902 	bl	80012c4 <HAL_GetTick>
 80020c0:	0002      	movs	r2, r0
 80020c2:	69bb      	ldr	r3, [r7, #24]
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	2b02      	cmp	r3, #2
 80020c8:	d901      	bls.n	80020ce <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 80020ca:	2303      	movs	r3, #3
 80020cc:	e250      	b.n	8002570 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020ce:	4b36      	ldr	r3, [pc, #216]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 80020d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020d2:	2202      	movs	r2, #2
 80020d4:	4013      	ands	r3, r2
 80020d6:	d0f1      	beq.n	80020bc <HAL_RCC_OscConfig+0x24c>
 80020d8:	e018      	b.n	800210c <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020da:	4b33      	ldr	r3, [pc, #204]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 80020dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80020de:	4b32      	ldr	r3, [pc, #200]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 80020e0:	2101      	movs	r1, #1
 80020e2:	438a      	bics	r2, r1
 80020e4:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020e6:	f7ff f8ed 	bl	80012c4 <HAL_GetTick>
 80020ea:	0003      	movs	r3, r0
 80020ec:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020ee:	e008      	b.n	8002102 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020f0:	f7ff f8e8 	bl	80012c4 <HAL_GetTick>
 80020f4:	0002      	movs	r2, r0
 80020f6:	69bb      	ldr	r3, [r7, #24]
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	2b02      	cmp	r3, #2
 80020fc:	d901      	bls.n	8002102 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80020fe:	2303      	movs	r3, #3
 8002100:	e236      	b.n	8002570 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002102:	4b29      	ldr	r3, [pc, #164]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8002104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002106:	2202      	movs	r2, #2
 8002108:	4013      	ands	r3, r2
 800210a:	d1f1      	bne.n	80020f0 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	2204      	movs	r2, #4
 8002112:	4013      	ands	r3, r2
 8002114:	d100      	bne.n	8002118 <HAL_RCC_OscConfig+0x2a8>
 8002116:	e0b5      	b.n	8002284 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002118:	231f      	movs	r3, #31
 800211a:	18fb      	adds	r3, r7, r3
 800211c:	2200      	movs	r2, #0
 800211e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002120:	4b21      	ldr	r3, [pc, #132]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8002122:	69da      	ldr	r2, [r3, #28]
 8002124:	2380      	movs	r3, #128	; 0x80
 8002126:	055b      	lsls	r3, r3, #21
 8002128:	4013      	ands	r3, r2
 800212a:	d111      	bne.n	8002150 <HAL_RCC_OscConfig+0x2e0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800212c:	4b1e      	ldr	r3, [pc, #120]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 800212e:	69da      	ldr	r2, [r3, #28]
 8002130:	4b1d      	ldr	r3, [pc, #116]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 8002132:	2180      	movs	r1, #128	; 0x80
 8002134:	0549      	lsls	r1, r1, #21
 8002136:	430a      	orrs	r2, r1
 8002138:	61da      	str	r2, [r3, #28]
 800213a:	4b1b      	ldr	r3, [pc, #108]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 800213c:	69da      	ldr	r2, [r3, #28]
 800213e:	2380      	movs	r3, #128	; 0x80
 8002140:	055b      	lsls	r3, r3, #21
 8002142:	4013      	ands	r3, r2
 8002144:	60fb      	str	r3, [r7, #12]
 8002146:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002148:	231f      	movs	r3, #31
 800214a:	18fb      	adds	r3, r7, r3
 800214c:	2201      	movs	r2, #1
 800214e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002150:	4b18      	ldr	r3, [pc, #96]	; (80021b4 <HAL_RCC_OscConfig+0x344>)
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	2380      	movs	r3, #128	; 0x80
 8002156:	005b      	lsls	r3, r3, #1
 8002158:	4013      	ands	r3, r2
 800215a:	d11a      	bne.n	8002192 <HAL_RCC_OscConfig+0x322>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800215c:	4b15      	ldr	r3, [pc, #84]	; (80021b4 <HAL_RCC_OscConfig+0x344>)
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	4b14      	ldr	r3, [pc, #80]	; (80021b4 <HAL_RCC_OscConfig+0x344>)
 8002162:	2180      	movs	r1, #128	; 0x80
 8002164:	0049      	lsls	r1, r1, #1
 8002166:	430a      	orrs	r2, r1
 8002168:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800216a:	f7ff f8ab 	bl	80012c4 <HAL_GetTick>
 800216e:	0003      	movs	r3, r0
 8002170:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002172:	e008      	b.n	8002186 <HAL_RCC_OscConfig+0x316>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002174:	f7ff f8a6 	bl	80012c4 <HAL_GetTick>
 8002178:	0002      	movs	r2, r0
 800217a:	69bb      	ldr	r3, [r7, #24]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	2b64      	cmp	r3, #100	; 0x64
 8002180:	d901      	bls.n	8002186 <HAL_RCC_OscConfig+0x316>
        {
          return HAL_TIMEOUT;
 8002182:	2303      	movs	r3, #3
 8002184:	e1f4      	b.n	8002570 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002186:	4b0b      	ldr	r3, [pc, #44]	; (80021b4 <HAL_RCC_OscConfig+0x344>)
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	2380      	movs	r3, #128	; 0x80
 800218c:	005b      	lsls	r3, r3, #1
 800218e:	4013      	ands	r3, r2
 8002190:	d0f0      	beq.n	8002174 <HAL_RCC_OscConfig+0x304>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	2b01      	cmp	r3, #1
 8002198:	d10e      	bne.n	80021b8 <HAL_RCC_OscConfig+0x348>
 800219a:	4b03      	ldr	r3, [pc, #12]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 800219c:	6a1a      	ldr	r2, [r3, #32]
 800219e:	4b02      	ldr	r3, [pc, #8]	; (80021a8 <HAL_RCC_OscConfig+0x338>)
 80021a0:	2101      	movs	r1, #1
 80021a2:	430a      	orrs	r2, r1
 80021a4:	621a      	str	r2, [r3, #32]
 80021a6:	e035      	b.n	8002214 <HAL_RCC_OscConfig+0x3a4>
 80021a8:	40021000 	.word	0x40021000
 80021ac:	fffeffff 	.word	0xfffeffff
 80021b0:	fffbffff 	.word	0xfffbffff
 80021b4:	40007000 	.word	0x40007000
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d10c      	bne.n	80021da <HAL_RCC_OscConfig+0x36a>
 80021c0:	4bca      	ldr	r3, [pc, #808]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 80021c2:	6a1a      	ldr	r2, [r3, #32]
 80021c4:	4bc9      	ldr	r3, [pc, #804]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 80021c6:	2101      	movs	r1, #1
 80021c8:	438a      	bics	r2, r1
 80021ca:	621a      	str	r2, [r3, #32]
 80021cc:	4bc7      	ldr	r3, [pc, #796]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 80021ce:	6a1a      	ldr	r2, [r3, #32]
 80021d0:	4bc6      	ldr	r3, [pc, #792]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 80021d2:	2104      	movs	r1, #4
 80021d4:	438a      	bics	r2, r1
 80021d6:	621a      	str	r2, [r3, #32]
 80021d8:	e01c      	b.n	8002214 <HAL_RCC_OscConfig+0x3a4>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	2b05      	cmp	r3, #5
 80021e0:	d10c      	bne.n	80021fc <HAL_RCC_OscConfig+0x38c>
 80021e2:	4bc2      	ldr	r3, [pc, #776]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 80021e4:	6a1a      	ldr	r2, [r3, #32]
 80021e6:	4bc1      	ldr	r3, [pc, #772]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 80021e8:	2104      	movs	r1, #4
 80021ea:	430a      	orrs	r2, r1
 80021ec:	621a      	str	r2, [r3, #32]
 80021ee:	4bbf      	ldr	r3, [pc, #764]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 80021f0:	6a1a      	ldr	r2, [r3, #32]
 80021f2:	4bbe      	ldr	r3, [pc, #760]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 80021f4:	2101      	movs	r1, #1
 80021f6:	430a      	orrs	r2, r1
 80021f8:	621a      	str	r2, [r3, #32]
 80021fa:	e00b      	b.n	8002214 <HAL_RCC_OscConfig+0x3a4>
 80021fc:	4bbb      	ldr	r3, [pc, #748]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 80021fe:	6a1a      	ldr	r2, [r3, #32]
 8002200:	4bba      	ldr	r3, [pc, #744]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 8002202:	2101      	movs	r1, #1
 8002204:	438a      	bics	r2, r1
 8002206:	621a      	str	r2, [r3, #32]
 8002208:	4bb8      	ldr	r3, [pc, #736]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 800220a:	6a1a      	ldr	r2, [r3, #32]
 800220c:	4bb7      	ldr	r3, [pc, #732]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 800220e:	2104      	movs	r1, #4
 8002210:	438a      	bics	r2, r1
 8002212:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d014      	beq.n	8002246 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800221c:	f7ff f852 	bl	80012c4 <HAL_GetTick>
 8002220:	0003      	movs	r3, r0
 8002222:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002224:	e009      	b.n	800223a <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002226:	f7ff f84d 	bl	80012c4 <HAL_GetTick>
 800222a:	0002      	movs	r2, r0
 800222c:	69bb      	ldr	r3, [r7, #24]
 800222e:	1ad3      	subs	r3, r2, r3
 8002230:	4aaf      	ldr	r2, [pc, #700]	; (80024f0 <HAL_RCC_OscConfig+0x680>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d901      	bls.n	800223a <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8002236:	2303      	movs	r3, #3
 8002238:	e19a      	b.n	8002570 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800223a:	4bac      	ldr	r3, [pc, #688]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 800223c:	6a1b      	ldr	r3, [r3, #32]
 800223e:	2202      	movs	r2, #2
 8002240:	4013      	ands	r3, r2
 8002242:	d0f0      	beq.n	8002226 <HAL_RCC_OscConfig+0x3b6>
 8002244:	e013      	b.n	800226e <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002246:	f7ff f83d 	bl	80012c4 <HAL_GetTick>
 800224a:	0003      	movs	r3, r0
 800224c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800224e:	e009      	b.n	8002264 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002250:	f7ff f838 	bl	80012c4 <HAL_GetTick>
 8002254:	0002      	movs	r2, r0
 8002256:	69bb      	ldr	r3, [r7, #24]
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	4aa5      	ldr	r2, [pc, #660]	; (80024f0 <HAL_RCC_OscConfig+0x680>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d901      	bls.n	8002264 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8002260:	2303      	movs	r3, #3
 8002262:	e185      	b.n	8002570 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002264:	4ba1      	ldr	r3, [pc, #644]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 8002266:	6a1b      	ldr	r3, [r3, #32]
 8002268:	2202      	movs	r2, #2
 800226a:	4013      	ands	r3, r2
 800226c:	d1f0      	bne.n	8002250 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800226e:	231f      	movs	r3, #31
 8002270:	18fb      	adds	r3, r7, r3
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	2b01      	cmp	r3, #1
 8002276:	d105      	bne.n	8002284 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002278:	4b9c      	ldr	r3, [pc, #624]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 800227a:	69da      	ldr	r2, [r3, #28]
 800227c:	4b9b      	ldr	r3, [pc, #620]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 800227e:	499d      	ldr	r1, [pc, #628]	; (80024f4 <HAL_RCC_OscConfig+0x684>)
 8002280:	400a      	ands	r2, r1
 8002282:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2210      	movs	r2, #16
 800228a:	4013      	ands	r3, r2
 800228c:	d063      	beq.n	8002356 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	695b      	ldr	r3, [r3, #20]
 8002292:	2b01      	cmp	r3, #1
 8002294:	d12a      	bne.n	80022ec <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002296:	4b95      	ldr	r3, [pc, #596]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 8002298:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800229a:	4b94      	ldr	r3, [pc, #592]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 800229c:	2104      	movs	r1, #4
 800229e:	430a      	orrs	r2, r1
 80022a0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80022a2:	4b92      	ldr	r3, [pc, #584]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 80022a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80022a6:	4b91      	ldr	r3, [pc, #580]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 80022a8:	2101      	movs	r1, #1
 80022aa:	430a      	orrs	r2, r1
 80022ac:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022ae:	f7ff f809 	bl	80012c4 <HAL_GetTick>
 80022b2:	0003      	movs	r3, r0
 80022b4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80022b6:	e008      	b.n	80022ca <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80022b8:	f7ff f804 	bl	80012c4 <HAL_GetTick>
 80022bc:	0002      	movs	r2, r0
 80022be:	69bb      	ldr	r3, [r7, #24]
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d901      	bls.n	80022ca <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 80022c6:	2303      	movs	r3, #3
 80022c8:	e152      	b.n	8002570 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80022ca:	4b88      	ldr	r3, [pc, #544]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 80022cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022ce:	2202      	movs	r2, #2
 80022d0:	4013      	ands	r3, r2
 80022d2:	d0f1      	beq.n	80022b8 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80022d4:	4b85      	ldr	r3, [pc, #532]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 80022d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022d8:	22f8      	movs	r2, #248	; 0xf8
 80022da:	4393      	bics	r3, r2
 80022dc:	0019      	movs	r1, r3
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	699b      	ldr	r3, [r3, #24]
 80022e2:	00da      	lsls	r2, r3, #3
 80022e4:	4b81      	ldr	r3, [pc, #516]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 80022e6:	430a      	orrs	r2, r1
 80022e8:	635a      	str	r2, [r3, #52]	; 0x34
 80022ea:	e034      	b.n	8002356 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	695b      	ldr	r3, [r3, #20]
 80022f0:	3305      	adds	r3, #5
 80022f2:	d111      	bne.n	8002318 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80022f4:	4b7d      	ldr	r3, [pc, #500]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 80022f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80022f8:	4b7c      	ldr	r3, [pc, #496]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 80022fa:	2104      	movs	r1, #4
 80022fc:	438a      	bics	r2, r1
 80022fe:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002300:	4b7a      	ldr	r3, [pc, #488]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 8002302:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002304:	22f8      	movs	r2, #248	; 0xf8
 8002306:	4393      	bics	r3, r2
 8002308:	0019      	movs	r1, r3
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	699b      	ldr	r3, [r3, #24]
 800230e:	00da      	lsls	r2, r3, #3
 8002310:	4b76      	ldr	r3, [pc, #472]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 8002312:	430a      	orrs	r2, r1
 8002314:	635a      	str	r2, [r3, #52]	; 0x34
 8002316:	e01e      	b.n	8002356 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002318:	4b74      	ldr	r3, [pc, #464]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 800231a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800231c:	4b73      	ldr	r3, [pc, #460]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 800231e:	2104      	movs	r1, #4
 8002320:	430a      	orrs	r2, r1
 8002322:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002324:	4b71      	ldr	r3, [pc, #452]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 8002326:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002328:	4b70      	ldr	r3, [pc, #448]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 800232a:	2101      	movs	r1, #1
 800232c:	438a      	bics	r2, r1
 800232e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002330:	f7fe ffc8 	bl	80012c4 <HAL_GetTick>
 8002334:	0003      	movs	r3, r0
 8002336:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002338:	e008      	b.n	800234c <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800233a:	f7fe ffc3 	bl	80012c4 <HAL_GetTick>
 800233e:	0002      	movs	r2, r0
 8002340:	69bb      	ldr	r3, [r7, #24]
 8002342:	1ad3      	subs	r3, r2, r3
 8002344:	2b02      	cmp	r3, #2
 8002346:	d901      	bls.n	800234c <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8002348:	2303      	movs	r3, #3
 800234a:	e111      	b.n	8002570 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800234c:	4b67      	ldr	r3, [pc, #412]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 800234e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002350:	2202      	movs	r2, #2
 8002352:	4013      	ands	r3, r2
 8002354:	d1f1      	bne.n	800233a <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	2220      	movs	r2, #32
 800235c:	4013      	ands	r3, r2
 800235e:	d05c      	beq.n	800241a <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002360:	4b62      	ldr	r3, [pc, #392]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	220c      	movs	r2, #12
 8002366:	4013      	ands	r3, r2
 8002368:	2b0c      	cmp	r3, #12
 800236a:	d00e      	beq.n	800238a <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800236c:	4b5f      	ldr	r3, [pc, #380]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	220c      	movs	r2, #12
 8002372:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002374:	2b08      	cmp	r3, #8
 8002376:	d114      	bne.n	80023a2 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002378:	4b5c      	ldr	r3, [pc, #368]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 800237a:	685a      	ldr	r2, [r3, #4]
 800237c:	23c0      	movs	r3, #192	; 0xc0
 800237e:	025b      	lsls	r3, r3, #9
 8002380:	401a      	ands	r2, r3
 8002382:	23c0      	movs	r3, #192	; 0xc0
 8002384:	025b      	lsls	r3, r3, #9
 8002386:	429a      	cmp	r2, r3
 8002388:	d10b      	bne.n	80023a2 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800238a:	4b58      	ldr	r3, [pc, #352]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 800238c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800238e:	2380      	movs	r3, #128	; 0x80
 8002390:	025b      	lsls	r3, r3, #9
 8002392:	4013      	ands	r3, r2
 8002394:	d040      	beq.n	8002418 <HAL_RCC_OscConfig+0x5a8>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6a1b      	ldr	r3, [r3, #32]
 800239a:	2b01      	cmp	r3, #1
 800239c:	d03c      	beq.n	8002418 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e0e6      	b.n	8002570 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6a1b      	ldr	r3, [r3, #32]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d01b      	beq.n	80023e2 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80023aa:	4b50      	ldr	r3, [pc, #320]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 80023ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023ae:	4b4f      	ldr	r3, [pc, #316]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 80023b0:	2180      	movs	r1, #128	; 0x80
 80023b2:	0249      	lsls	r1, r1, #9
 80023b4:	430a      	orrs	r2, r1
 80023b6:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023b8:	f7fe ff84 	bl	80012c4 <HAL_GetTick>
 80023bc:	0003      	movs	r3, r0
 80023be:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80023c0:	e008      	b.n	80023d4 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80023c2:	f7fe ff7f 	bl	80012c4 <HAL_GetTick>
 80023c6:	0002      	movs	r2, r0
 80023c8:	69bb      	ldr	r3, [r7, #24]
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	2b02      	cmp	r3, #2
 80023ce:	d901      	bls.n	80023d4 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80023d0:	2303      	movs	r3, #3
 80023d2:	e0cd      	b.n	8002570 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80023d4:	4b45      	ldr	r3, [pc, #276]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 80023d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023d8:	2380      	movs	r3, #128	; 0x80
 80023da:	025b      	lsls	r3, r3, #9
 80023dc:	4013      	ands	r3, r2
 80023de:	d0f0      	beq.n	80023c2 <HAL_RCC_OscConfig+0x552>
 80023e0:	e01b      	b.n	800241a <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80023e2:	4b42      	ldr	r3, [pc, #264]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 80023e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023e6:	4b41      	ldr	r3, [pc, #260]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 80023e8:	4943      	ldr	r1, [pc, #268]	; (80024f8 <HAL_RCC_OscConfig+0x688>)
 80023ea:	400a      	ands	r2, r1
 80023ec:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023ee:	f7fe ff69 	bl	80012c4 <HAL_GetTick>
 80023f2:	0003      	movs	r3, r0
 80023f4:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80023f6:	e008      	b.n	800240a <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80023f8:	f7fe ff64 	bl	80012c4 <HAL_GetTick>
 80023fc:	0002      	movs	r2, r0
 80023fe:	69bb      	ldr	r3, [r7, #24]
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	2b02      	cmp	r3, #2
 8002404:	d901      	bls.n	800240a <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8002406:	2303      	movs	r3, #3
 8002408:	e0b2      	b.n	8002570 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800240a:	4b38      	ldr	r3, [pc, #224]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 800240c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800240e:	2380      	movs	r3, #128	; 0x80
 8002410:	025b      	lsls	r3, r3, #9
 8002412:	4013      	ands	r3, r2
 8002414:	d1f0      	bne.n	80023f8 <HAL_RCC_OscConfig+0x588>
 8002416:	e000      	b.n	800241a <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002418:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800241e:	2b00      	cmp	r3, #0
 8002420:	d100      	bne.n	8002424 <HAL_RCC_OscConfig+0x5b4>
 8002422:	e0a4      	b.n	800256e <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002424:	4b31      	ldr	r3, [pc, #196]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	220c      	movs	r2, #12
 800242a:	4013      	ands	r3, r2
 800242c:	2b08      	cmp	r3, #8
 800242e:	d100      	bne.n	8002432 <HAL_RCC_OscConfig+0x5c2>
 8002430:	e078      	b.n	8002524 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002436:	2b02      	cmp	r3, #2
 8002438:	d14c      	bne.n	80024d4 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800243a:	4b2c      	ldr	r3, [pc, #176]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	4b2b      	ldr	r3, [pc, #172]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 8002440:	492e      	ldr	r1, [pc, #184]	; (80024fc <HAL_RCC_OscConfig+0x68c>)
 8002442:	400a      	ands	r2, r1
 8002444:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002446:	f7fe ff3d 	bl	80012c4 <HAL_GetTick>
 800244a:	0003      	movs	r3, r0
 800244c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800244e:	e008      	b.n	8002462 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002450:	f7fe ff38 	bl	80012c4 <HAL_GetTick>
 8002454:	0002      	movs	r2, r0
 8002456:	69bb      	ldr	r3, [r7, #24]
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	2b02      	cmp	r3, #2
 800245c:	d901      	bls.n	8002462 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 800245e:	2303      	movs	r3, #3
 8002460:	e086      	b.n	8002570 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002462:	4b22      	ldr	r3, [pc, #136]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	2380      	movs	r3, #128	; 0x80
 8002468:	049b      	lsls	r3, r3, #18
 800246a:	4013      	ands	r3, r2
 800246c:	d1f0      	bne.n	8002450 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800246e:	4b1f      	ldr	r3, [pc, #124]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 8002470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002472:	220f      	movs	r2, #15
 8002474:	4393      	bics	r3, r2
 8002476:	0019      	movs	r1, r3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800247c:	4b1b      	ldr	r3, [pc, #108]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 800247e:	430a      	orrs	r2, r1
 8002480:	62da      	str	r2, [r3, #44]	; 0x2c
 8002482:	4b1a      	ldr	r3, [pc, #104]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	4a1e      	ldr	r2, [pc, #120]	; (8002500 <HAL_RCC_OscConfig+0x690>)
 8002488:	4013      	ands	r3, r2
 800248a:	0019      	movs	r1, r3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002494:	431a      	orrs	r2, r3
 8002496:	4b15      	ldr	r3, [pc, #84]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 8002498:	430a      	orrs	r2, r1
 800249a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800249c:	4b13      	ldr	r3, [pc, #76]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	4b12      	ldr	r3, [pc, #72]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 80024a2:	2180      	movs	r1, #128	; 0x80
 80024a4:	0449      	lsls	r1, r1, #17
 80024a6:	430a      	orrs	r2, r1
 80024a8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024aa:	f7fe ff0b 	bl	80012c4 <HAL_GetTick>
 80024ae:	0003      	movs	r3, r0
 80024b0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024b2:	e008      	b.n	80024c6 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024b4:	f7fe ff06 	bl	80012c4 <HAL_GetTick>
 80024b8:	0002      	movs	r2, r0
 80024ba:	69bb      	ldr	r3, [r7, #24]
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	2b02      	cmp	r3, #2
 80024c0:	d901      	bls.n	80024c6 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80024c2:	2303      	movs	r3, #3
 80024c4:	e054      	b.n	8002570 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024c6:	4b09      	ldr	r3, [pc, #36]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	2380      	movs	r3, #128	; 0x80
 80024cc:	049b      	lsls	r3, r3, #18
 80024ce:	4013      	ands	r3, r2
 80024d0:	d0f0      	beq.n	80024b4 <HAL_RCC_OscConfig+0x644>
 80024d2:	e04c      	b.n	800256e <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024d4:	4b05      	ldr	r3, [pc, #20]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	4b04      	ldr	r3, [pc, #16]	; (80024ec <HAL_RCC_OscConfig+0x67c>)
 80024da:	4908      	ldr	r1, [pc, #32]	; (80024fc <HAL_RCC_OscConfig+0x68c>)
 80024dc:	400a      	ands	r2, r1
 80024de:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024e0:	f7fe fef0 	bl	80012c4 <HAL_GetTick>
 80024e4:	0003      	movs	r3, r0
 80024e6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024e8:	e015      	b.n	8002516 <HAL_RCC_OscConfig+0x6a6>
 80024ea:	46c0      	nop			; (mov r8, r8)
 80024ec:	40021000 	.word	0x40021000
 80024f0:	00001388 	.word	0x00001388
 80024f4:	efffffff 	.word	0xefffffff
 80024f8:	fffeffff 	.word	0xfffeffff
 80024fc:	feffffff 	.word	0xfeffffff
 8002500:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002504:	f7fe fede 	bl	80012c4 <HAL_GetTick>
 8002508:	0002      	movs	r2, r0
 800250a:	69bb      	ldr	r3, [r7, #24]
 800250c:	1ad3      	subs	r3, r2, r3
 800250e:	2b02      	cmp	r3, #2
 8002510:	d901      	bls.n	8002516 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8002512:	2303      	movs	r3, #3
 8002514:	e02c      	b.n	8002570 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002516:	4b18      	ldr	r3, [pc, #96]	; (8002578 <HAL_RCC_OscConfig+0x708>)
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	2380      	movs	r3, #128	; 0x80
 800251c:	049b      	lsls	r3, r3, #18
 800251e:	4013      	ands	r3, r2
 8002520:	d1f0      	bne.n	8002504 <HAL_RCC_OscConfig+0x694>
 8002522:	e024      	b.n	800256e <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002528:	2b01      	cmp	r3, #1
 800252a:	d101      	bne.n	8002530 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e01f      	b.n	8002570 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002530:	4b11      	ldr	r3, [pc, #68]	; (8002578 <HAL_RCC_OscConfig+0x708>)
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002536:	4b10      	ldr	r3, [pc, #64]	; (8002578 <HAL_RCC_OscConfig+0x708>)
 8002538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800253a:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800253c:	697a      	ldr	r2, [r7, #20]
 800253e:	23c0      	movs	r3, #192	; 0xc0
 8002540:	025b      	lsls	r3, r3, #9
 8002542:	401a      	ands	r2, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002548:	429a      	cmp	r2, r3
 800254a:	d10e      	bne.n	800256a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	220f      	movs	r2, #15
 8002550:	401a      	ands	r2, r3
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002556:	429a      	cmp	r2, r3
 8002558:	d107      	bne.n	800256a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800255a:	697a      	ldr	r2, [r7, #20]
 800255c:	23f0      	movs	r3, #240	; 0xf0
 800255e:	039b      	lsls	r3, r3, #14
 8002560:	401a      	ands	r2, r3
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002566:	429a      	cmp	r2, r3
 8002568:	d001      	beq.n	800256e <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e000      	b.n	8002570 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 800256e:	2300      	movs	r3, #0
}
 8002570:	0018      	movs	r0, r3
 8002572:	46bd      	mov	sp, r7
 8002574:	b008      	add	sp, #32
 8002576:	bd80      	pop	{r7, pc}
 8002578:	40021000 	.word	0x40021000

0800257c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
 8002584:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d101      	bne.n	8002590 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	e0bf      	b.n	8002710 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002590:	4b61      	ldr	r3, [pc, #388]	; (8002718 <HAL_RCC_ClockConfig+0x19c>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	2201      	movs	r2, #1
 8002596:	4013      	ands	r3, r2
 8002598:	683a      	ldr	r2, [r7, #0]
 800259a:	429a      	cmp	r2, r3
 800259c:	d911      	bls.n	80025c2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800259e:	4b5e      	ldr	r3, [pc, #376]	; (8002718 <HAL_RCC_ClockConfig+0x19c>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	2201      	movs	r2, #1
 80025a4:	4393      	bics	r3, r2
 80025a6:	0019      	movs	r1, r3
 80025a8:	4b5b      	ldr	r3, [pc, #364]	; (8002718 <HAL_RCC_ClockConfig+0x19c>)
 80025aa:	683a      	ldr	r2, [r7, #0]
 80025ac:	430a      	orrs	r2, r1
 80025ae:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025b0:	4b59      	ldr	r3, [pc, #356]	; (8002718 <HAL_RCC_ClockConfig+0x19c>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2201      	movs	r2, #1
 80025b6:	4013      	ands	r3, r2
 80025b8:	683a      	ldr	r2, [r7, #0]
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d001      	beq.n	80025c2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	e0a6      	b.n	8002710 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	2202      	movs	r2, #2
 80025c8:	4013      	ands	r3, r2
 80025ca:	d015      	beq.n	80025f8 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	2204      	movs	r2, #4
 80025d2:	4013      	ands	r3, r2
 80025d4:	d006      	beq.n	80025e4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80025d6:	4b51      	ldr	r3, [pc, #324]	; (800271c <HAL_RCC_ClockConfig+0x1a0>)
 80025d8:	685a      	ldr	r2, [r3, #4]
 80025da:	4b50      	ldr	r3, [pc, #320]	; (800271c <HAL_RCC_ClockConfig+0x1a0>)
 80025dc:	21e0      	movs	r1, #224	; 0xe0
 80025de:	00c9      	lsls	r1, r1, #3
 80025e0:	430a      	orrs	r2, r1
 80025e2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025e4:	4b4d      	ldr	r3, [pc, #308]	; (800271c <HAL_RCC_ClockConfig+0x1a0>)
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	22f0      	movs	r2, #240	; 0xf0
 80025ea:	4393      	bics	r3, r2
 80025ec:	0019      	movs	r1, r3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	689a      	ldr	r2, [r3, #8]
 80025f2:	4b4a      	ldr	r3, [pc, #296]	; (800271c <HAL_RCC_ClockConfig+0x1a0>)
 80025f4:	430a      	orrs	r2, r1
 80025f6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	2201      	movs	r2, #1
 80025fe:	4013      	ands	r3, r2
 8002600:	d04c      	beq.n	800269c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	2b01      	cmp	r3, #1
 8002608:	d107      	bne.n	800261a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800260a:	4b44      	ldr	r3, [pc, #272]	; (800271c <HAL_RCC_ClockConfig+0x1a0>)
 800260c:	681a      	ldr	r2, [r3, #0]
 800260e:	2380      	movs	r3, #128	; 0x80
 8002610:	029b      	lsls	r3, r3, #10
 8002612:	4013      	ands	r3, r2
 8002614:	d120      	bne.n	8002658 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	e07a      	b.n	8002710 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	2b02      	cmp	r3, #2
 8002620:	d107      	bne.n	8002632 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002622:	4b3e      	ldr	r3, [pc, #248]	; (800271c <HAL_RCC_ClockConfig+0x1a0>)
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	2380      	movs	r3, #128	; 0x80
 8002628:	049b      	lsls	r3, r3, #18
 800262a:	4013      	ands	r3, r2
 800262c:	d114      	bne.n	8002658 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	e06e      	b.n	8002710 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	2b03      	cmp	r3, #3
 8002638:	d107      	bne.n	800264a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800263a:	4b38      	ldr	r3, [pc, #224]	; (800271c <HAL_RCC_ClockConfig+0x1a0>)
 800263c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800263e:	2380      	movs	r3, #128	; 0x80
 8002640:	025b      	lsls	r3, r3, #9
 8002642:	4013      	ands	r3, r2
 8002644:	d108      	bne.n	8002658 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e062      	b.n	8002710 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800264a:	4b34      	ldr	r3, [pc, #208]	; (800271c <HAL_RCC_ClockConfig+0x1a0>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	2202      	movs	r2, #2
 8002650:	4013      	ands	r3, r2
 8002652:	d101      	bne.n	8002658 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002654:	2301      	movs	r3, #1
 8002656:	e05b      	b.n	8002710 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002658:	4b30      	ldr	r3, [pc, #192]	; (800271c <HAL_RCC_ClockConfig+0x1a0>)
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	2203      	movs	r2, #3
 800265e:	4393      	bics	r3, r2
 8002660:	0019      	movs	r1, r3
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	685a      	ldr	r2, [r3, #4]
 8002666:	4b2d      	ldr	r3, [pc, #180]	; (800271c <HAL_RCC_ClockConfig+0x1a0>)
 8002668:	430a      	orrs	r2, r1
 800266a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800266c:	f7fe fe2a 	bl	80012c4 <HAL_GetTick>
 8002670:	0003      	movs	r3, r0
 8002672:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002674:	e009      	b.n	800268a <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002676:	f7fe fe25 	bl	80012c4 <HAL_GetTick>
 800267a:	0002      	movs	r2, r0
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	1ad3      	subs	r3, r2, r3
 8002680:	4a27      	ldr	r2, [pc, #156]	; (8002720 <HAL_RCC_ClockConfig+0x1a4>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d901      	bls.n	800268a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002686:	2303      	movs	r3, #3
 8002688:	e042      	b.n	8002710 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800268a:	4b24      	ldr	r3, [pc, #144]	; (800271c <HAL_RCC_ClockConfig+0x1a0>)
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	220c      	movs	r2, #12
 8002690:	401a      	ands	r2, r3
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	429a      	cmp	r2, r3
 800269a:	d1ec      	bne.n	8002676 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800269c:	4b1e      	ldr	r3, [pc, #120]	; (8002718 <HAL_RCC_ClockConfig+0x19c>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	2201      	movs	r2, #1
 80026a2:	4013      	ands	r3, r2
 80026a4:	683a      	ldr	r2, [r7, #0]
 80026a6:	429a      	cmp	r2, r3
 80026a8:	d211      	bcs.n	80026ce <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026aa:	4b1b      	ldr	r3, [pc, #108]	; (8002718 <HAL_RCC_ClockConfig+0x19c>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	2201      	movs	r2, #1
 80026b0:	4393      	bics	r3, r2
 80026b2:	0019      	movs	r1, r3
 80026b4:	4b18      	ldr	r3, [pc, #96]	; (8002718 <HAL_RCC_ClockConfig+0x19c>)
 80026b6:	683a      	ldr	r2, [r7, #0]
 80026b8:	430a      	orrs	r2, r1
 80026ba:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026bc:	4b16      	ldr	r3, [pc, #88]	; (8002718 <HAL_RCC_ClockConfig+0x19c>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	2201      	movs	r2, #1
 80026c2:	4013      	ands	r3, r2
 80026c4:	683a      	ldr	r2, [r7, #0]
 80026c6:	429a      	cmp	r2, r3
 80026c8:	d001      	beq.n	80026ce <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
 80026cc:	e020      	b.n	8002710 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	2204      	movs	r2, #4
 80026d4:	4013      	ands	r3, r2
 80026d6:	d009      	beq.n	80026ec <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80026d8:	4b10      	ldr	r3, [pc, #64]	; (800271c <HAL_RCC_ClockConfig+0x1a0>)
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	4a11      	ldr	r2, [pc, #68]	; (8002724 <HAL_RCC_ClockConfig+0x1a8>)
 80026de:	4013      	ands	r3, r2
 80026e0:	0019      	movs	r1, r3
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	68da      	ldr	r2, [r3, #12]
 80026e6:	4b0d      	ldr	r3, [pc, #52]	; (800271c <HAL_RCC_ClockConfig+0x1a0>)
 80026e8:	430a      	orrs	r2, r1
 80026ea:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80026ec:	f000 f820 	bl	8002730 <HAL_RCC_GetSysClockFreq>
 80026f0:	0001      	movs	r1, r0
 80026f2:	4b0a      	ldr	r3, [pc, #40]	; (800271c <HAL_RCC_ClockConfig+0x1a0>)
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	091b      	lsrs	r3, r3, #4
 80026f8:	220f      	movs	r2, #15
 80026fa:	4013      	ands	r3, r2
 80026fc:	4a0a      	ldr	r2, [pc, #40]	; (8002728 <HAL_RCC_ClockConfig+0x1ac>)
 80026fe:	5cd3      	ldrb	r3, [r2, r3]
 8002700:	000a      	movs	r2, r1
 8002702:	40da      	lsrs	r2, r3
 8002704:	4b09      	ldr	r3, [pc, #36]	; (800272c <HAL_RCC_ClockConfig+0x1b0>)
 8002706:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002708:	2000      	movs	r0, #0
 800270a:	f7fe fd95 	bl	8001238 <HAL_InitTick>
  
  return HAL_OK;
 800270e:	2300      	movs	r3, #0
}
 8002710:	0018      	movs	r0, r3
 8002712:	46bd      	mov	sp, r7
 8002714:	b004      	add	sp, #16
 8002716:	bd80      	pop	{r7, pc}
 8002718:	40022000 	.word	0x40022000
 800271c:	40021000 	.word	0x40021000
 8002720:	00001388 	.word	0x00001388
 8002724:	fffff8ff 	.word	0xfffff8ff
 8002728:	08003818 	.word	0x08003818
 800272c:	2000000c 	.word	0x2000000c

08002730 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002730:	b590      	push	{r4, r7, lr}
 8002732:	b08f      	sub	sp, #60	; 0x3c
 8002734:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002736:	2314      	movs	r3, #20
 8002738:	18fb      	adds	r3, r7, r3
 800273a:	4a37      	ldr	r2, [pc, #220]	; (8002818 <HAL_RCC_GetSysClockFreq+0xe8>)
 800273c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800273e:	c313      	stmia	r3!, {r0, r1, r4}
 8002740:	6812      	ldr	r2, [r2, #0]
 8002742:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002744:	1d3b      	adds	r3, r7, #4
 8002746:	4a35      	ldr	r2, [pc, #212]	; (800281c <HAL_RCC_GetSysClockFreq+0xec>)
 8002748:	ca13      	ldmia	r2!, {r0, r1, r4}
 800274a:	c313      	stmia	r3!, {r0, r1, r4}
 800274c:	6812      	ldr	r2, [r2, #0]
 800274e:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002750:	2300      	movs	r3, #0
 8002752:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002754:	2300      	movs	r3, #0
 8002756:	62bb      	str	r3, [r7, #40]	; 0x28
 8002758:	2300      	movs	r3, #0
 800275a:	637b      	str	r3, [r7, #52]	; 0x34
 800275c:	2300      	movs	r3, #0
 800275e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002760:	2300      	movs	r3, #0
 8002762:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002764:	4b2e      	ldr	r3, [pc, #184]	; (8002820 <HAL_RCC_GetSysClockFreq+0xf0>)
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800276a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800276c:	220c      	movs	r2, #12
 800276e:	4013      	ands	r3, r2
 8002770:	2b08      	cmp	r3, #8
 8002772:	d006      	beq.n	8002782 <HAL_RCC_GetSysClockFreq+0x52>
 8002774:	2b0c      	cmp	r3, #12
 8002776:	d043      	beq.n	8002800 <HAL_RCC_GetSysClockFreq+0xd0>
 8002778:	2b04      	cmp	r3, #4
 800277a:	d144      	bne.n	8002806 <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800277c:	4b29      	ldr	r3, [pc, #164]	; (8002824 <HAL_RCC_GetSysClockFreq+0xf4>)
 800277e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002780:	e044      	b.n	800280c <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002782:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002784:	0c9b      	lsrs	r3, r3, #18
 8002786:	220f      	movs	r2, #15
 8002788:	4013      	ands	r3, r2
 800278a:	2214      	movs	r2, #20
 800278c:	18ba      	adds	r2, r7, r2
 800278e:	5cd3      	ldrb	r3, [r2, r3]
 8002790:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002792:	4b23      	ldr	r3, [pc, #140]	; (8002820 <HAL_RCC_GetSysClockFreq+0xf0>)
 8002794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002796:	220f      	movs	r2, #15
 8002798:	4013      	ands	r3, r2
 800279a:	1d3a      	adds	r2, r7, #4
 800279c:	5cd3      	ldrb	r3, [r2, r3]
 800279e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80027a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80027a2:	23c0      	movs	r3, #192	; 0xc0
 80027a4:	025b      	lsls	r3, r3, #9
 80027a6:	401a      	ands	r2, r3
 80027a8:	2380      	movs	r3, #128	; 0x80
 80027aa:	025b      	lsls	r3, r3, #9
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d109      	bne.n	80027c4 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80027b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80027b2:	481c      	ldr	r0, [pc, #112]	; (8002824 <HAL_RCC_GetSysClockFreq+0xf4>)
 80027b4:	f7fd fca8 	bl	8000108 <__udivsi3>
 80027b8:	0003      	movs	r3, r0
 80027ba:	001a      	movs	r2, r3
 80027bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027be:	4353      	muls	r3, r2
 80027c0:	637b      	str	r3, [r7, #52]	; 0x34
 80027c2:	e01a      	b.n	80027fa <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80027c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80027c6:	23c0      	movs	r3, #192	; 0xc0
 80027c8:	025b      	lsls	r3, r3, #9
 80027ca:	401a      	ands	r2, r3
 80027cc:	23c0      	movs	r3, #192	; 0xc0
 80027ce:	025b      	lsls	r3, r3, #9
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d109      	bne.n	80027e8 <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80027d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80027d6:	4814      	ldr	r0, [pc, #80]	; (8002828 <HAL_RCC_GetSysClockFreq+0xf8>)
 80027d8:	f7fd fc96 	bl	8000108 <__udivsi3>
 80027dc:	0003      	movs	r3, r0
 80027de:	001a      	movs	r2, r3
 80027e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027e2:	4353      	muls	r3, r2
 80027e4:	637b      	str	r3, [r7, #52]	; 0x34
 80027e6:	e008      	b.n	80027fa <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80027e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80027ea:	480e      	ldr	r0, [pc, #56]	; (8002824 <HAL_RCC_GetSysClockFreq+0xf4>)
 80027ec:	f7fd fc8c 	bl	8000108 <__udivsi3>
 80027f0:	0003      	movs	r3, r0
 80027f2:	001a      	movs	r2, r3
 80027f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f6:	4353      	muls	r3, r2
 80027f8:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80027fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027fc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80027fe:	e005      	b.n	800280c <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002800:	4b09      	ldr	r3, [pc, #36]	; (8002828 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002802:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002804:	e002      	b.n	800280c <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002806:	4b07      	ldr	r3, [pc, #28]	; (8002824 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002808:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800280a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800280c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800280e:	0018      	movs	r0, r3
 8002810:	46bd      	mov	sp, r7
 8002812:	b00f      	add	sp, #60	; 0x3c
 8002814:	bd90      	pop	{r4, r7, pc}
 8002816:	46c0      	nop			; (mov r8, r8)
 8002818:	080037f8 	.word	0x080037f8
 800281c:	08003808 	.word	0x08003808
 8002820:	40021000 	.word	0x40021000
 8002824:	007a1200 	.word	0x007a1200
 8002828:	02dc6c00 	.word	0x02dc6c00

0800282c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d101      	bne.n	800283e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e08a      	b.n	8002954 <HAL_SPI_Init+0x128>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2200      	movs	r2, #0
 8002842:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	225d      	movs	r2, #93	; 0x5d
 8002848:	5c9b      	ldrb	r3, [r3, r2]
 800284a:	b2db      	uxtb	r3, r3
 800284c:	2b00      	cmp	r3, #0
 800284e:	d107      	bne.n	8002860 <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	225c      	movs	r2, #92	; 0x5c
 8002854:	2100      	movs	r1, #0
 8002856:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	0018      	movs	r0, r3
 800285c:	f7fe f930 	bl	8000ac0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	225d      	movs	r2, #93	; 0x5d
 8002864:	2102      	movs	r1, #2
 8002866:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	2140      	movs	r1, #64	; 0x40
 8002874:	438a      	bics	r2, r1
 8002876:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	68da      	ldr	r2, [r3, #12]
 800287c:	23e0      	movs	r3, #224	; 0xe0
 800287e:	00db      	lsls	r3, r3, #3
 8002880:	429a      	cmp	r2, r3
 8002882:	d902      	bls.n	800288a <HAL_SPI_Init+0x5e>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002884:	2300      	movs	r3, #0
 8002886:	60fb      	str	r3, [r7, #12]
 8002888:	e002      	b.n	8002890 <HAL_SPI_Init+0x64>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800288a:	2380      	movs	r3, #128	; 0x80
 800288c:	015b      	lsls	r3, r3, #5
 800288e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	68da      	ldr	r2, [r3, #12]
 8002894:	23f0      	movs	r3, #240	; 0xf0
 8002896:	011b      	lsls	r3, r3, #4
 8002898:	429a      	cmp	r2, r3
 800289a:	d008      	beq.n	80028ae <HAL_SPI_Init+0x82>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	68da      	ldr	r2, [r3, #12]
 80028a0:	23e0      	movs	r3, #224	; 0xe0
 80028a2:	00db      	lsls	r3, r3, #3
 80028a4:	429a      	cmp	r2, r3
 80028a6:	d002      	beq.n	80028ae <HAL_SPI_Init+0x82>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2200      	movs	r2, #0
 80028ac:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d10c      	bne.n	80028d0 <HAL_SPI_Init+0xa4>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	68da      	ldr	r2, [r3, #12]
 80028ba:	23e0      	movs	r3, #224	; 0xe0
 80028bc:	00db      	lsls	r3, r3, #3
 80028be:	429a      	cmp	r2, r3
 80028c0:	d903      	bls.n	80028ca <HAL_SPI_Init+0x9e>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2202      	movs	r2, #2
 80028c6:	631a      	str	r2, [r3, #48]	; 0x30
 80028c8:	e002      	b.n	80028d0 <HAL_SPI_Init+0xa4>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2201      	movs	r2, #1
 80028ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	685a      	ldr	r2, [r3, #4]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	431a      	orrs	r2, r3
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	691b      	ldr	r3, [r3, #16]
 80028de:	431a      	orrs	r2, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	695b      	ldr	r3, [r3, #20]
 80028e4:	431a      	orrs	r2, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6999      	ldr	r1, [r3, #24]
 80028ea:	2380      	movs	r3, #128	; 0x80
 80028ec:	009b      	lsls	r3, r3, #2
 80028ee:	400b      	ands	r3, r1
 80028f0:	431a      	orrs	r2, r3
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	69db      	ldr	r3, [r3, #28]
 80028f6:	431a      	orrs	r2, r3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6a1b      	ldr	r3, [r3, #32]
 80028fc:	431a      	orrs	r2, r3
 80028fe:	0011      	movs	r1, r2
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	430a      	orrs	r2, r1
 800290a:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	699b      	ldr	r3, [r3, #24]
 8002910:	0c1b      	lsrs	r3, r3, #16
 8002912:	2204      	movs	r2, #4
 8002914:	401a      	ands	r2, r3
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800291a:	431a      	orrs	r2, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002920:	431a      	orrs	r2, r3
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	68db      	ldr	r3, [r3, #12]
 8002926:	431a      	orrs	r2, r3
 8002928:	0011      	movs	r1, r2
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	68fa      	ldr	r2, [r7, #12]
 8002930:	430a      	orrs	r2, r1
 8002932:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	69da      	ldr	r2, [r3, #28]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4907      	ldr	r1, [pc, #28]	; (800295c <HAL_SPI_Init+0x130>)
 8002940:	400a      	ands	r2, r1
 8002942:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2200      	movs	r2, #0
 8002948:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	225d      	movs	r2, #93	; 0x5d
 800294e:	2101      	movs	r1, #1
 8002950:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002952:	2300      	movs	r3, #0
}
 8002954:	0018      	movs	r0, r3
 8002956:	46bd      	mov	sp, r7
 8002958:	b004      	add	sp, #16
 800295a:	bd80      	pop	{r7, pc}
 800295c:	fffff7ff 	.word	0xfffff7ff

08002960 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b088      	sub	sp, #32
 8002964:	af00      	add	r7, sp, #0
 8002966:	60f8      	str	r0, [r7, #12]
 8002968:	60b9      	str	r1, [r7, #8]
 800296a:	603b      	str	r3, [r7, #0]
 800296c:	1dbb      	adds	r3, r7, #6
 800296e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002970:	231f      	movs	r3, #31
 8002972:	18fb      	adds	r3, r7, r3
 8002974:	2200      	movs	r2, #0
 8002976:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	225c      	movs	r2, #92	; 0x5c
 800297c:	5c9b      	ldrb	r3, [r3, r2]
 800297e:	2b01      	cmp	r3, #1
 8002980:	d101      	bne.n	8002986 <HAL_SPI_Transmit+0x26>
 8002982:	2302      	movs	r3, #2
 8002984:	e169      	b.n	8002c5a <HAL_SPI_Transmit+0x2fa>
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	225c      	movs	r2, #92	; 0x5c
 800298a:	2101      	movs	r1, #1
 800298c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800298e:	f7fe fc99 	bl	80012c4 <HAL_GetTick>
 8002992:	0003      	movs	r3, r0
 8002994:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002996:	2316      	movs	r3, #22
 8002998:	18fb      	adds	r3, r7, r3
 800299a:	1dba      	adds	r2, r7, #6
 800299c:	8812      	ldrh	r2, [r2, #0]
 800299e:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	225d      	movs	r2, #93	; 0x5d
 80029a4:	5c9b      	ldrb	r3, [r3, r2]
 80029a6:	b2db      	uxtb	r3, r3
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d004      	beq.n	80029b6 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80029ac:	231f      	movs	r3, #31
 80029ae:	18fb      	adds	r3, r7, r3
 80029b0:	2202      	movs	r2, #2
 80029b2:	701a      	strb	r2, [r3, #0]
    goto error;
 80029b4:	e146      	b.n	8002c44 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d003      	beq.n	80029c4 <HAL_SPI_Transmit+0x64>
 80029bc:	1dbb      	adds	r3, r7, #6
 80029be:	881b      	ldrh	r3, [r3, #0]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d104      	bne.n	80029ce <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80029c4:	231f      	movs	r3, #31
 80029c6:	18fb      	adds	r3, r7, r3
 80029c8:	2201      	movs	r2, #1
 80029ca:	701a      	strb	r2, [r3, #0]
    goto error;
 80029cc:	e13a      	b.n	8002c44 <HAL_SPI_Transmit+0x2e4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	225d      	movs	r2, #93	; 0x5d
 80029d2:	2103      	movs	r1, #3
 80029d4:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	2200      	movs	r2, #0
 80029da:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	68ba      	ldr	r2, [r7, #8]
 80029e0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	1dba      	adds	r2, r7, #6
 80029e6:	8812      	ldrh	r2, [r2, #0]
 80029e8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	1dba      	adds	r2, r7, #6
 80029ee:	8812      	ldrh	r2, [r2, #0]
 80029f0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2200      	movs	r2, #0
 80029f6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2244      	movs	r2, #68	; 0x44
 80029fc:	2100      	movs	r1, #0
 80029fe:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2246      	movs	r2, #70	; 0x46
 8002a04:	2100      	movs	r1, #0
 8002a06:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2200      	movs	r2, #0
 8002a12:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	689a      	ldr	r2, [r3, #8]
 8002a18:	2380      	movs	r3, #128	; 0x80
 8002a1a:	021b      	lsls	r3, r3, #8
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	d108      	bne.n	8002a32 <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	2180      	movs	r1, #128	; 0x80
 8002a2c:	01c9      	lsls	r1, r1, #7
 8002a2e:	430a      	orrs	r2, r1
 8002a30:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	2240      	movs	r2, #64	; 0x40
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	2b40      	cmp	r3, #64	; 0x40
 8002a3e:	d007      	beq.n	8002a50 <HAL_SPI_Transmit+0xf0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	2140      	movs	r1, #64	; 0x40
 8002a4c:	430a      	orrs	r2, r1
 8002a4e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	68da      	ldr	r2, [r3, #12]
 8002a54:	23e0      	movs	r3, #224	; 0xe0
 8002a56:	00db      	lsls	r3, r3, #3
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d94e      	bls.n	8002afa <HAL_SPI_Transmit+0x19a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d004      	beq.n	8002a6e <HAL_SPI_Transmit+0x10e>
 8002a64:	2316      	movs	r3, #22
 8002a66:	18fb      	adds	r3, r7, r3
 8002a68:	881b      	ldrh	r3, [r3, #0]
 8002a6a:	2b01      	cmp	r3, #1
 8002a6c:	d13f      	bne.n	8002aee <HAL_SPI_Transmit+0x18e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a72:	881a      	ldrh	r2, [r3, #0]
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a7e:	1c9a      	adds	r2, r3, #2
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a88:	b29b      	uxth	r3, r3
 8002a8a:	3b01      	subs	r3, #1
 8002a8c:	b29a      	uxth	r2, r3
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002a92:	e02c      	b.n	8002aee <HAL_SPI_Transmit+0x18e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	2202      	movs	r2, #2
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	2b02      	cmp	r3, #2
 8002aa0:	d112      	bne.n	8002ac8 <HAL_SPI_Transmit+0x168>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aa6:	881a      	ldrh	r2, [r3, #0]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ab2:	1c9a      	adds	r2, r3, #2
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002abc:	b29b      	uxth	r3, r3
 8002abe:	3b01      	subs	r3, #1
 8002ac0:	b29a      	uxth	r2, r3
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002ac6:	e012      	b.n	8002aee <HAL_SPI_Transmit+0x18e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002ac8:	f7fe fbfc 	bl	80012c4 <HAL_GetTick>
 8002acc:	0002      	movs	r2, r0
 8002ace:	69bb      	ldr	r3, [r7, #24]
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	683a      	ldr	r2, [r7, #0]
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	d802      	bhi.n	8002ade <HAL_SPI_Transmit+0x17e>
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	3301      	adds	r3, #1
 8002adc:	d102      	bne.n	8002ae4 <HAL_SPI_Transmit+0x184>
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d104      	bne.n	8002aee <HAL_SPI_Transmit+0x18e>
        {
          errorcode = HAL_TIMEOUT;
 8002ae4:	231f      	movs	r3, #31
 8002ae6:	18fb      	adds	r3, r7, r3
 8002ae8:	2203      	movs	r2, #3
 8002aea:	701a      	strb	r2, [r3, #0]
          goto error;
 8002aec:	e0aa      	b.n	8002c44 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002af2:	b29b      	uxth	r3, r3
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d1cd      	bne.n	8002a94 <HAL_SPI_Transmit+0x134>
 8002af8:	e080      	b.n	8002bfc <HAL_SPI_Transmit+0x29c>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d005      	beq.n	8002b0e <HAL_SPI_Transmit+0x1ae>
 8002b02:	2316      	movs	r3, #22
 8002b04:	18fb      	adds	r3, r7, r3
 8002b06:	881b      	ldrh	r3, [r3, #0]
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d000      	beq.n	8002b0e <HAL_SPI_Transmit+0x1ae>
 8002b0c:	e071      	b.n	8002bf2 <HAL_SPI_Transmit+0x292>
    {
      if (hspi->TxXferCount > 1U)
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b12:	b29b      	uxth	r3, r3
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d912      	bls.n	8002b3e <HAL_SPI_Transmit+0x1de>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b1c:	881a      	ldrh	r2, [r3, #0]
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b28:	1c9a      	adds	r2, r3, #2
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b32:	b29b      	uxth	r3, r3
 8002b34:	3b02      	subs	r3, #2
 8002b36:	b29a      	uxth	r2, r3
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002b3c:	e059      	b.n	8002bf2 <HAL_SPI_Transmit+0x292>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	330c      	adds	r3, #12
 8002b48:	7812      	ldrb	r2, [r2, #0]
 8002b4a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b50:	1c5a      	adds	r2, r3, #1
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b5a:	b29b      	uxth	r3, r3
 8002b5c:	3b01      	subs	r3, #1
 8002b5e:	b29a      	uxth	r2, r3
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8002b64:	e045      	b.n	8002bf2 <HAL_SPI_Transmit+0x292>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	2202      	movs	r2, #2
 8002b6e:	4013      	ands	r3, r2
 8002b70:	2b02      	cmp	r3, #2
 8002b72:	d12b      	bne.n	8002bcc <HAL_SPI_Transmit+0x26c>
      {
        if (hspi->TxXferCount > 1U)
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b78:	b29b      	uxth	r3, r3
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d912      	bls.n	8002ba4 <HAL_SPI_Transmit+0x244>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b82:	881a      	ldrh	r2, [r3, #0]
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b8e:	1c9a      	adds	r2, r3, #2
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b98:	b29b      	uxth	r3, r3
 8002b9a:	3b02      	subs	r3, #2
 8002b9c:	b29a      	uxth	r2, r3
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002ba2:	e026      	b.n	8002bf2 <HAL_SPI_Transmit+0x292>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	330c      	adds	r3, #12
 8002bae:	7812      	ldrb	r2, [r2, #0]
 8002bb0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bb6:	1c5a      	adds	r2, r3, #1
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002bc0:	b29b      	uxth	r3, r3
 8002bc2:	3b01      	subs	r3, #1
 8002bc4:	b29a      	uxth	r2, r3
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002bca:	e012      	b.n	8002bf2 <HAL_SPI_Transmit+0x292>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002bcc:	f7fe fb7a 	bl	80012c4 <HAL_GetTick>
 8002bd0:	0002      	movs	r2, r0
 8002bd2:	69bb      	ldr	r3, [r7, #24]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	683a      	ldr	r2, [r7, #0]
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	d802      	bhi.n	8002be2 <HAL_SPI_Transmit+0x282>
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	3301      	adds	r3, #1
 8002be0:	d102      	bne.n	8002be8 <HAL_SPI_Transmit+0x288>
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d104      	bne.n	8002bf2 <HAL_SPI_Transmit+0x292>
        {
          errorcode = HAL_TIMEOUT;
 8002be8:	231f      	movs	r3, #31
 8002bea:	18fb      	adds	r3, r7, r3
 8002bec:	2203      	movs	r2, #3
 8002bee:	701a      	strb	r2, [r3, #0]
          goto error;
 8002bf0:	e028      	b.n	8002c44 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002bf6:	b29b      	uxth	r3, r3
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d1b4      	bne.n	8002b66 <HAL_SPI_Transmit+0x206>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002bfc:	69ba      	ldr	r2, [r7, #24]
 8002bfe:	6839      	ldr	r1, [r7, #0]
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	0018      	movs	r0, r3
 8002c04:	f000 f91e 	bl	8002e44 <SPI_EndRxTxTransaction>
 8002c08:	1e03      	subs	r3, r0, #0
 8002c0a:	d002      	beq.n	8002c12 <HAL_SPI_Transmit+0x2b2>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2220      	movs	r2, #32
 8002c10:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d10a      	bne.n	8002c30 <HAL_SPI_Transmit+0x2d0>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	613b      	str	r3, [r7, #16]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	613b      	str	r3, [r7, #16]
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	613b      	str	r3, [r7, #16]
 8002c2e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d004      	beq.n	8002c42 <HAL_SPI_Transmit+0x2e2>
  {
    errorcode = HAL_ERROR;
 8002c38:	231f      	movs	r3, #31
 8002c3a:	18fb      	adds	r3, r7, r3
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	701a      	strb	r2, [r3, #0]
 8002c40:	e000      	b.n	8002c44 <HAL_SPI_Transmit+0x2e4>
  }

error:
 8002c42:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	225d      	movs	r2, #93	; 0x5d
 8002c48:	2101      	movs	r1, #1
 8002c4a:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	225c      	movs	r2, #92	; 0x5c
 8002c50:	2100      	movs	r1, #0
 8002c52:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002c54:	231f      	movs	r3, #31
 8002c56:	18fb      	adds	r3, r7, r3
 8002c58:	781b      	ldrb	r3, [r3, #0]
}
 8002c5a:	0018      	movs	r0, r3
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	b008      	add	sp, #32
 8002c60:	bd80      	pop	{r7, pc}

08002c62 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8002c62:	b580      	push	{r7, lr}
 8002c64:	b082      	sub	sp, #8
 8002c66:	af00      	add	r7, sp, #0
 8002c68:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	225d      	movs	r2, #93	; 0x5d
 8002c6e:	5c9b      	ldrb	r3, [r3, r2]
 8002c70:	b2db      	uxtb	r3, r3
}
 8002c72:	0018      	movs	r0, r3
 8002c74:	46bd      	mov	sp, r7
 8002c76:	b002      	add	sp, #8
 8002c78:	bd80      	pop	{r7, pc}
	...

08002c7c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b084      	sub	sp, #16
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	60f8      	str	r0, [r7, #12]
 8002c84:	60b9      	str	r1, [r7, #8]
 8002c86:	603b      	str	r3, [r7, #0]
 8002c88:	1dfb      	adds	r3, r7, #7
 8002c8a:	701a      	strb	r2, [r3, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002c8c:	e050      	b.n	8002d30 <SPI_WaitFlagStateUntilTimeout+0xb4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	3301      	adds	r3, #1
 8002c92:	d04d      	beq.n	8002d30 <SPI_WaitFlagStateUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8002c94:	f7fe fb16 	bl	80012c4 <HAL_GetTick>
 8002c98:	0002      	movs	r2, r0
 8002c9a:	69bb      	ldr	r3, [r7, #24]
 8002c9c:	1ad3      	subs	r3, r2, r3
 8002c9e:	683a      	ldr	r2, [r7, #0]
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d902      	bls.n	8002caa <SPI_WaitFlagStateUntilTimeout+0x2e>
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d142      	bne.n	8002d30 <SPI_WaitFlagStateUntilTimeout+0xb4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	685a      	ldr	r2, [r3, #4]
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	21e0      	movs	r1, #224	; 0xe0
 8002cb6:	438a      	bics	r2, r1
 8002cb8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	685a      	ldr	r2, [r3, #4]
 8002cbe:	2382      	movs	r3, #130	; 0x82
 8002cc0:	005b      	lsls	r3, r3, #1
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	d113      	bne.n	8002cee <SPI_WaitFlagStateUntilTimeout+0x72>
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	689a      	ldr	r2, [r3, #8]
 8002cca:	2380      	movs	r3, #128	; 0x80
 8002ccc:	021b      	lsls	r3, r3, #8
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d005      	beq.n	8002cde <SPI_WaitFlagStateUntilTimeout+0x62>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	689a      	ldr	r2, [r3, #8]
 8002cd6:	2380      	movs	r3, #128	; 0x80
 8002cd8:	00db      	lsls	r3, r3, #3
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	d107      	bne.n	8002cee <SPI_WaitFlagStateUntilTimeout+0x72>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	2140      	movs	r1, #64	; 0x40
 8002cea:	438a      	bics	r2, r1
 8002cec:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002cf2:	2380      	movs	r3, #128	; 0x80
 8002cf4:	019b      	lsls	r3, r3, #6
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d110      	bne.n	8002d1c <SPI_WaitFlagStateUntilTimeout+0xa0>
        {
          SPI_RESET_CRC(hspi);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4914      	ldr	r1, [pc, #80]	; (8002d58 <SPI_WaitFlagStateUntilTimeout+0xdc>)
 8002d06:	400a      	ands	r2, r1
 8002d08:	601a      	str	r2, [r3, #0]
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	681a      	ldr	r2, [r3, #0]
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2180      	movs	r1, #128	; 0x80
 8002d16:	0189      	lsls	r1, r1, #6
 8002d18:	430a      	orrs	r2, r1
 8002d1a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	225d      	movs	r2, #93	; 0x5d
 8002d20:	2101      	movs	r1, #1
 8002d22:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	225c      	movs	r2, #92	; 0x5c
 8002d28:	2100      	movs	r1, #0
 8002d2a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002d2c:	2303      	movs	r3, #3
 8002d2e:	e00f      	b.n	8002d50 <SPI_WaitFlagStateUntilTimeout+0xd4>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	68ba      	ldr	r2, [r7, #8]
 8002d38:	4013      	ands	r3, r2
 8002d3a:	68ba      	ldr	r2, [r7, #8]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	425a      	negs	r2, r3
 8002d40:	4153      	adcs	r3, r2
 8002d42:	b2db      	uxtb	r3, r3
 8002d44:	001a      	movs	r2, r3
 8002d46:	1dfb      	adds	r3, r7, #7
 8002d48:	781b      	ldrb	r3, [r3, #0]
 8002d4a:	429a      	cmp	r2, r3
 8002d4c:	d19f      	bne.n	8002c8e <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8002d4e:	2300      	movs	r3, #0
}
 8002d50:	0018      	movs	r0, r3
 8002d52:	46bd      	mov	sp, r7
 8002d54:	b004      	add	sp, #16
 8002d56:	bd80      	pop	{r7, pc}
 8002d58:	ffffdfff 	.word	0xffffdfff

08002d5c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b084      	sub	sp, #16
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	60f8      	str	r0, [r7, #12]
 8002d64:	60b9      	str	r1, [r7, #8]
 8002d66:	607a      	str	r2, [r7, #4]
 8002d68:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8002d6a:	e05c      	b.n	8002e26 <SPI_WaitFifoStateUntilTimeout+0xca>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002d6c:	68ba      	ldr	r2, [r7, #8]
 8002d6e:	23c0      	movs	r3, #192	; 0xc0
 8002d70:	00db      	lsls	r3, r3, #3
 8002d72:	429a      	cmp	r2, r3
 8002d74:	d106      	bne.n	8002d84 <SPI_WaitFifoStateUntilTimeout+0x28>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d103      	bne.n	8002d84 <SPI_WaitFifoStateUntilTimeout+0x28>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	330c      	adds	r3, #12
 8002d82:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	3301      	adds	r3, #1
 8002d88:	d04d      	beq.n	8002e26 <SPI_WaitFifoStateUntilTimeout+0xca>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8002d8a:	f7fe fa9b 	bl	80012c4 <HAL_GetTick>
 8002d8e:	0002      	movs	r2, r0
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	1ad3      	subs	r3, r2, r3
 8002d94:	683a      	ldr	r2, [r7, #0]
 8002d96:	429a      	cmp	r2, r3
 8002d98:	d902      	bls.n	8002da0 <SPI_WaitFifoStateUntilTimeout+0x44>
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d142      	bne.n	8002e26 <SPI_WaitFifoStateUntilTimeout+0xca>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	685a      	ldr	r2, [r3, #4]
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	21e0      	movs	r1, #224	; 0xe0
 8002dac:	438a      	bics	r2, r1
 8002dae:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	685a      	ldr	r2, [r3, #4]
 8002db4:	2382      	movs	r3, #130	; 0x82
 8002db6:	005b      	lsls	r3, r3, #1
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d113      	bne.n	8002de4 <SPI_WaitFifoStateUntilTimeout+0x88>
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	689a      	ldr	r2, [r3, #8]
 8002dc0:	2380      	movs	r3, #128	; 0x80
 8002dc2:	021b      	lsls	r3, r3, #8
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d005      	beq.n	8002dd4 <SPI_WaitFifoStateUntilTimeout+0x78>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	689a      	ldr	r2, [r3, #8]
 8002dcc:	2380      	movs	r3, #128	; 0x80
 8002dce:	00db      	lsls	r3, r3, #3
 8002dd0:	429a      	cmp	r2, r3
 8002dd2:	d107      	bne.n	8002de4 <SPI_WaitFifoStateUntilTimeout+0x88>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	2140      	movs	r1, #64	; 0x40
 8002de0:	438a      	bics	r2, r1
 8002de2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002de8:	2380      	movs	r3, #128	; 0x80
 8002dea:	019b      	lsls	r3, r3, #6
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d110      	bne.n	8002e12 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          SPI_RESET_CRC(hspi);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4911      	ldr	r1, [pc, #68]	; (8002e40 <SPI_WaitFifoStateUntilTimeout+0xe4>)
 8002dfc:	400a      	ands	r2, r1
 8002dfe:	601a      	str	r2, [r3, #0]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	2180      	movs	r1, #128	; 0x80
 8002e0c:	0189      	lsls	r1, r1, #6
 8002e0e:	430a      	orrs	r2, r1
 8002e10:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	225d      	movs	r2, #93	; 0x5d
 8002e16:	2101      	movs	r1, #1
 8002e18:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	225c      	movs	r2, #92	; 0x5c
 8002e1e:	2100      	movs	r1, #0
 8002e20:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002e22:	2303      	movs	r3, #3
 8002e24:	e008      	b.n	8002e38 <SPI_WaitFifoStateUntilTimeout+0xdc>
  while ((hspi->Instance->SR & Fifo) != State)
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	68ba      	ldr	r2, [r7, #8]
 8002e2e:	4013      	ands	r3, r2
 8002e30:	687a      	ldr	r2, [r7, #4]
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d19a      	bne.n	8002d6c <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8002e36:	2300      	movs	r3, #0
}
 8002e38:	0018      	movs	r0, r3
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	b004      	add	sp, #16
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	ffffdfff 	.word	0xffffdfff

08002e44 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b086      	sub	sp, #24
 8002e48:	af02      	add	r7, sp, #8
 8002e4a:	60f8      	str	r0, [r7, #12]
 8002e4c:	60b9      	str	r1, [r7, #8]
 8002e4e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002e50:	68ba      	ldr	r2, [r7, #8]
 8002e52:	23c0      	movs	r3, #192	; 0xc0
 8002e54:	0159      	lsls	r1, r3, #5
 8002e56:	68f8      	ldr	r0, [r7, #12]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	9300      	str	r3, [sp, #0]
 8002e5c:	0013      	movs	r3, r2
 8002e5e:	2200      	movs	r2, #0
 8002e60:	f7ff ff7c 	bl	8002d5c <SPI_WaitFifoStateUntilTimeout>
 8002e64:	1e03      	subs	r3, r0, #0
 8002e66:	d007      	beq.n	8002e78 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e6c:	2220      	movs	r2, #32
 8002e6e:	431a      	orrs	r2, r3
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002e74:	2303      	movs	r3, #3
 8002e76:	e027      	b.n	8002ec8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002e78:	68ba      	ldr	r2, [r7, #8]
 8002e7a:	68f8      	ldr	r0, [r7, #12]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	9300      	str	r3, [sp, #0]
 8002e80:	0013      	movs	r3, r2
 8002e82:	2200      	movs	r2, #0
 8002e84:	2180      	movs	r1, #128	; 0x80
 8002e86:	f7ff fef9 	bl	8002c7c <SPI_WaitFlagStateUntilTimeout>
 8002e8a:	1e03      	subs	r3, r0, #0
 8002e8c:	d007      	beq.n	8002e9e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e92:	2220      	movs	r2, #32
 8002e94:	431a      	orrs	r2, r3
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	e014      	b.n	8002ec8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002e9e:	68ba      	ldr	r2, [r7, #8]
 8002ea0:	23c0      	movs	r3, #192	; 0xc0
 8002ea2:	00d9      	lsls	r1, r3, #3
 8002ea4:	68f8      	ldr	r0, [r7, #12]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	9300      	str	r3, [sp, #0]
 8002eaa:	0013      	movs	r3, r2
 8002eac:	2200      	movs	r2, #0
 8002eae:	f7ff ff55 	bl	8002d5c <SPI_WaitFifoStateUntilTimeout>
 8002eb2:	1e03      	subs	r3, r0, #0
 8002eb4:	d007      	beq.n	8002ec6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002eba:	2220      	movs	r2, #32
 8002ebc:	431a      	orrs	r2, r3
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e000      	b.n	8002ec8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8002ec6:	2300      	movs	r3, #0
}
 8002ec8:	0018      	movs	r0, r3
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	b004      	add	sp, #16
 8002ece:	bd80      	pop	{r7, pc}

08002ed0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b082      	sub	sp, #8
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d101      	bne.n	8002ee2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e01e      	b.n	8002f20 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	223d      	movs	r2, #61	; 0x3d
 8002ee6:	5c9b      	ldrb	r3, [r3, r2]
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d107      	bne.n	8002efe <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	223c      	movs	r2, #60	; 0x3c
 8002ef2:	2100      	movs	r1, #0
 8002ef4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	0018      	movs	r0, r3
 8002efa:	f7fd fe2f 	bl	8000b5c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	223d      	movs	r2, #61	; 0x3d
 8002f02:	2102      	movs	r1, #2
 8002f04:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	3304      	adds	r3, #4
 8002f0e:	0019      	movs	r1, r3
 8002f10:	0010      	movs	r0, r2
 8002f12:	f000 fa49 	bl	80033a8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	223d      	movs	r2, #61	; 0x3d
 8002f1a:	2101      	movs	r1, #1
 8002f1c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f1e:	2300      	movs	r3, #0
}
 8002f20:	0018      	movs	r0, r3
 8002f22:	46bd      	mov	sp, r7
 8002f24:	b002      	add	sp, #8
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	68da      	ldr	r2, [r3, #12]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	2101      	movs	r1, #1
 8002f3c:	430a      	orrs	r2, r1
 8002f3e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	2207      	movs	r2, #7
 8002f48:	4013      	ands	r3, r2
 8002f4a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2b06      	cmp	r3, #6
 8002f50:	d007      	beq.n	8002f62 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	2101      	movs	r1, #1
 8002f5e:	430a      	orrs	r2, r1
 8002f60:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f62:	2300      	movs	r3, #0
}
 8002f64:	0018      	movs	r0, r3
 8002f66:	46bd      	mov	sp, r7
 8002f68:	b004      	add	sp, #16
 8002f6a:	bd80      	pop	{r7, pc}

08002f6c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b082      	sub	sp, #8
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	68da      	ldr	r2, [r3, #12]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	2101      	movs	r1, #1
 8002f80:	438a      	bics	r2, r1
 8002f82:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	6a1b      	ldr	r3, [r3, #32]
 8002f8a:	4a0b      	ldr	r2, [pc, #44]	; (8002fb8 <HAL_TIM_Base_Stop_IT+0x4c>)
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	d10d      	bne.n	8002fac <HAL_TIM_Base_Stop_IT+0x40>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	6a1b      	ldr	r3, [r3, #32]
 8002f96:	4a09      	ldr	r2, [pc, #36]	; (8002fbc <HAL_TIM_Base_Stop_IT+0x50>)
 8002f98:	4013      	ands	r3, r2
 8002f9a:	d107      	bne.n	8002fac <HAL_TIM_Base_Stop_IT+0x40>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	2101      	movs	r1, #1
 8002fa8:	438a      	bics	r2, r1
 8002faa:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002fac:	2300      	movs	r3, #0
}
 8002fae:	0018      	movs	r0, r3
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	b002      	add	sp, #8
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	46c0      	nop			; (mov r8, r8)
 8002fb8:	00001111 	.word	0x00001111
 8002fbc:	00000444 	.word	0x00000444

08002fc0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b082      	sub	sp, #8
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	691b      	ldr	r3, [r3, #16]
 8002fce:	2202      	movs	r2, #2
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	2b02      	cmp	r3, #2
 8002fd4:	d124      	bne.n	8003020 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	68db      	ldr	r3, [r3, #12]
 8002fdc:	2202      	movs	r2, #2
 8002fde:	4013      	ands	r3, r2
 8002fe0:	2b02      	cmp	r3, #2
 8002fe2:	d11d      	bne.n	8003020 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	2203      	movs	r2, #3
 8002fea:	4252      	negs	r2, r2
 8002fec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	699b      	ldr	r3, [r3, #24]
 8002ffa:	2203      	movs	r2, #3
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	d004      	beq.n	800300a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	0018      	movs	r0, r3
 8003004:	f000 f9b8 	bl	8003378 <HAL_TIM_IC_CaptureCallback>
 8003008:	e007      	b.n	800301a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	0018      	movs	r0, r3
 800300e:	f000 f9ab 	bl	8003368 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	0018      	movs	r0, r3
 8003016:	f000 f9b7 	bl	8003388 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2200      	movs	r2, #0
 800301e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	691b      	ldr	r3, [r3, #16]
 8003026:	2204      	movs	r2, #4
 8003028:	4013      	ands	r3, r2
 800302a:	2b04      	cmp	r3, #4
 800302c:	d125      	bne.n	800307a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	68db      	ldr	r3, [r3, #12]
 8003034:	2204      	movs	r2, #4
 8003036:	4013      	ands	r3, r2
 8003038:	2b04      	cmp	r3, #4
 800303a:	d11e      	bne.n	800307a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	2205      	movs	r2, #5
 8003042:	4252      	negs	r2, r2
 8003044:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2202      	movs	r2, #2
 800304a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	699a      	ldr	r2, [r3, #24]
 8003052:	23c0      	movs	r3, #192	; 0xc0
 8003054:	009b      	lsls	r3, r3, #2
 8003056:	4013      	ands	r3, r2
 8003058:	d004      	beq.n	8003064 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	0018      	movs	r0, r3
 800305e:	f000 f98b 	bl	8003378 <HAL_TIM_IC_CaptureCallback>
 8003062:	e007      	b.n	8003074 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	0018      	movs	r0, r3
 8003068:	f000 f97e 	bl	8003368 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	0018      	movs	r0, r3
 8003070:	f000 f98a 	bl	8003388 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2200      	movs	r2, #0
 8003078:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	691b      	ldr	r3, [r3, #16]
 8003080:	2208      	movs	r2, #8
 8003082:	4013      	ands	r3, r2
 8003084:	2b08      	cmp	r3, #8
 8003086:	d124      	bne.n	80030d2 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	68db      	ldr	r3, [r3, #12]
 800308e:	2208      	movs	r2, #8
 8003090:	4013      	ands	r3, r2
 8003092:	2b08      	cmp	r3, #8
 8003094:	d11d      	bne.n	80030d2 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2209      	movs	r2, #9
 800309c:	4252      	negs	r2, r2
 800309e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2204      	movs	r2, #4
 80030a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	69db      	ldr	r3, [r3, #28]
 80030ac:	2203      	movs	r2, #3
 80030ae:	4013      	ands	r3, r2
 80030b0:	d004      	beq.n	80030bc <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	0018      	movs	r0, r3
 80030b6:	f000 f95f 	bl	8003378 <HAL_TIM_IC_CaptureCallback>
 80030ba:	e007      	b.n	80030cc <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	0018      	movs	r0, r3
 80030c0:	f000 f952 	bl	8003368 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	0018      	movs	r0, r3
 80030c8:	f000 f95e 	bl	8003388 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2200      	movs	r2, #0
 80030d0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	691b      	ldr	r3, [r3, #16]
 80030d8:	2210      	movs	r2, #16
 80030da:	4013      	ands	r3, r2
 80030dc:	2b10      	cmp	r3, #16
 80030de:	d125      	bne.n	800312c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	68db      	ldr	r3, [r3, #12]
 80030e6:	2210      	movs	r2, #16
 80030e8:	4013      	ands	r3, r2
 80030ea:	2b10      	cmp	r3, #16
 80030ec:	d11e      	bne.n	800312c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	2211      	movs	r2, #17
 80030f4:	4252      	negs	r2, r2
 80030f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2208      	movs	r2, #8
 80030fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	69da      	ldr	r2, [r3, #28]
 8003104:	23c0      	movs	r3, #192	; 0xc0
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	4013      	ands	r3, r2
 800310a:	d004      	beq.n	8003116 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	0018      	movs	r0, r3
 8003110:	f000 f932 	bl	8003378 <HAL_TIM_IC_CaptureCallback>
 8003114:	e007      	b.n	8003126 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	0018      	movs	r0, r3
 800311a:	f000 f925 	bl	8003368 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	0018      	movs	r0, r3
 8003122:	f000 f931 	bl	8003388 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2200      	movs	r2, #0
 800312a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	691b      	ldr	r3, [r3, #16]
 8003132:	2201      	movs	r2, #1
 8003134:	4013      	ands	r3, r2
 8003136:	2b01      	cmp	r3, #1
 8003138:	d10f      	bne.n	800315a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	68db      	ldr	r3, [r3, #12]
 8003140:	2201      	movs	r2, #1
 8003142:	4013      	ands	r3, r2
 8003144:	2b01      	cmp	r3, #1
 8003146:	d108      	bne.n	800315a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	2202      	movs	r2, #2
 800314e:	4252      	negs	r2, r2
 8003150:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	0018      	movs	r0, r3
 8003156:	f7fd fbad 	bl	80008b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	691b      	ldr	r3, [r3, #16]
 8003160:	2280      	movs	r2, #128	; 0x80
 8003162:	4013      	ands	r3, r2
 8003164:	2b80      	cmp	r3, #128	; 0x80
 8003166:	d10f      	bne.n	8003188 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	68db      	ldr	r3, [r3, #12]
 800316e:	2280      	movs	r2, #128	; 0x80
 8003170:	4013      	ands	r3, r2
 8003172:	2b80      	cmp	r3, #128	; 0x80
 8003174:	d108      	bne.n	8003188 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	2281      	movs	r2, #129	; 0x81
 800317c:	4252      	negs	r2, r2
 800317e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	0018      	movs	r0, r3
 8003184:	f000 fa90 	bl	80036a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	691b      	ldr	r3, [r3, #16]
 800318e:	2240      	movs	r2, #64	; 0x40
 8003190:	4013      	ands	r3, r2
 8003192:	2b40      	cmp	r3, #64	; 0x40
 8003194:	d10f      	bne.n	80031b6 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	2240      	movs	r2, #64	; 0x40
 800319e:	4013      	ands	r3, r2
 80031a0:	2b40      	cmp	r3, #64	; 0x40
 80031a2:	d108      	bne.n	80031b6 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	2241      	movs	r2, #65	; 0x41
 80031aa:	4252      	negs	r2, r2
 80031ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	0018      	movs	r0, r3
 80031b2:	f000 f8f1 	bl	8003398 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	691b      	ldr	r3, [r3, #16]
 80031bc:	2220      	movs	r2, #32
 80031be:	4013      	ands	r3, r2
 80031c0:	2b20      	cmp	r3, #32
 80031c2:	d10f      	bne.n	80031e4 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	68db      	ldr	r3, [r3, #12]
 80031ca:	2220      	movs	r2, #32
 80031cc:	4013      	ands	r3, r2
 80031ce:	2b20      	cmp	r3, #32
 80031d0:	d108      	bne.n	80031e4 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	2221      	movs	r2, #33	; 0x21
 80031d8:	4252      	negs	r2, r2
 80031da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	0018      	movs	r0, r3
 80031e0:	f000 fa5a 	bl	8003698 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80031e4:	46c0      	nop			; (mov r8, r8)
 80031e6:	46bd      	mov	sp, r7
 80031e8:	b002      	add	sp, #8
 80031ea:	bd80      	pop	{r7, pc}

080031ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	223c      	movs	r2, #60	; 0x3c
 80031fa:	5c9b      	ldrb	r3, [r3, r2]
 80031fc:	2b01      	cmp	r3, #1
 80031fe:	d101      	bne.n	8003204 <HAL_TIM_ConfigClockSource+0x18>
 8003200:	2302      	movs	r3, #2
 8003202:	e0ab      	b.n	800335c <HAL_TIM_ConfigClockSource+0x170>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	223c      	movs	r2, #60	; 0x3c
 8003208:	2101      	movs	r1, #1
 800320a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	223d      	movs	r2, #61	; 0x3d
 8003210:	2102      	movs	r1, #2
 8003212:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2277      	movs	r2, #119	; 0x77
 8003220:	4393      	bics	r3, r2
 8003222:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	4a4f      	ldr	r2, [pc, #316]	; (8003364 <HAL_TIM_ConfigClockSource+0x178>)
 8003228:	4013      	ands	r3, r2
 800322a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	68fa      	ldr	r2, [r7, #12]
 8003232:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	2b40      	cmp	r3, #64	; 0x40
 800323a:	d100      	bne.n	800323e <HAL_TIM_ConfigClockSource+0x52>
 800323c:	e06b      	b.n	8003316 <HAL_TIM_ConfigClockSource+0x12a>
 800323e:	d80e      	bhi.n	800325e <HAL_TIM_ConfigClockSource+0x72>
 8003240:	2b10      	cmp	r3, #16
 8003242:	d100      	bne.n	8003246 <HAL_TIM_ConfigClockSource+0x5a>
 8003244:	e077      	b.n	8003336 <HAL_TIM_ConfigClockSource+0x14a>
 8003246:	d803      	bhi.n	8003250 <HAL_TIM_ConfigClockSource+0x64>
 8003248:	2b00      	cmp	r3, #0
 800324a:	d100      	bne.n	800324e <HAL_TIM_ConfigClockSource+0x62>
 800324c:	e073      	b.n	8003336 <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800324e:	e07c      	b.n	800334a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8003250:	2b20      	cmp	r3, #32
 8003252:	d100      	bne.n	8003256 <HAL_TIM_ConfigClockSource+0x6a>
 8003254:	e06f      	b.n	8003336 <HAL_TIM_ConfigClockSource+0x14a>
 8003256:	2b30      	cmp	r3, #48	; 0x30
 8003258:	d100      	bne.n	800325c <HAL_TIM_ConfigClockSource+0x70>
 800325a:	e06c      	b.n	8003336 <HAL_TIM_ConfigClockSource+0x14a>
      break;
 800325c:	e075      	b.n	800334a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800325e:	2b70      	cmp	r3, #112	; 0x70
 8003260:	d00e      	beq.n	8003280 <HAL_TIM_ConfigClockSource+0x94>
 8003262:	d804      	bhi.n	800326e <HAL_TIM_ConfigClockSource+0x82>
 8003264:	2b50      	cmp	r3, #80	; 0x50
 8003266:	d036      	beq.n	80032d6 <HAL_TIM_ConfigClockSource+0xea>
 8003268:	2b60      	cmp	r3, #96	; 0x60
 800326a:	d044      	beq.n	80032f6 <HAL_TIM_ConfigClockSource+0x10a>
      break;
 800326c:	e06d      	b.n	800334a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800326e:	2280      	movs	r2, #128	; 0x80
 8003270:	0152      	lsls	r2, r2, #5
 8003272:	4293      	cmp	r3, r2
 8003274:	d068      	beq.n	8003348 <HAL_TIM_ConfigClockSource+0x15c>
 8003276:	2280      	movs	r2, #128	; 0x80
 8003278:	0192      	lsls	r2, r2, #6
 800327a:	4293      	cmp	r3, r2
 800327c:	d017      	beq.n	80032ae <HAL_TIM_ConfigClockSource+0xc2>
      break;
 800327e:	e064      	b.n	800334a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6818      	ldr	r0, [r3, #0]
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	6899      	ldr	r1, [r3, #8]
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	685a      	ldr	r2, [r3, #4]
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	68db      	ldr	r3, [r3, #12]
 8003290:	f000 f984 	bl	800359c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2277      	movs	r2, #119	; 0x77
 80032a0:	4313      	orrs	r3, r2
 80032a2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	68fa      	ldr	r2, [r7, #12]
 80032aa:	609a      	str	r2, [r3, #8]
      break;
 80032ac:	e04d      	b.n	800334a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6818      	ldr	r0, [r3, #0]
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	6899      	ldr	r1, [r3, #8]
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	685a      	ldr	r2, [r3, #4]
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	f000 f96d 	bl	800359c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	689a      	ldr	r2, [r3, #8]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2180      	movs	r1, #128	; 0x80
 80032ce:	01c9      	lsls	r1, r1, #7
 80032d0:	430a      	orrs	r2, r1
 80032d2:	609a      	str	r2, [r3, #8]
      break;
 80032d4:	e039      	b.n	800334a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6818      	ldr	r0, [r3, #0]
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	6859      	ldr	r1, [r3, #4]
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	68db      	ldr	r3, [r3, #12]
 80032e2:	001a      	movs	r2, r3
 80032e4:	f000 f8e0 	bl	80034a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	2150      	movs	r1, #80	; 0x50
 80032ee:	0018      	movs	r0, r3
 80032f0:	f000 f93a 	bl	8003568 <TIM_ITRx_SetConfig>
      break;
 80032f4:	e029      	b.n	800334a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6818      	ldr	r0, [r3, #0]
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	6859      	ldr	r1, [r3, #4]
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	68db      	ldr	r3, [r3, #12]
 8003302:	001a      	movs	r2, r3
 8003304:	f000 f8fe 	bl	8003504 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	2160      	movs	r1, #96	; 0x60
 800330e:	0018      	movs	r0, r3
 8003310:	f000 f92a 	bl	8003568 <TIM_ITRx_SetConfig>
      break;
 8003314:	e019      	b.n	800334a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6818      	ldr	r0, [r3, #0]
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	6859      	ldr	r1, [r3, #4]
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	68db      	ldr	r3, [r3, #12]
 8003322:	001a      	movs	r2, r3
 8003324:	f000 f8c0 	bl	80034a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	2140      	movs	r1, #64	; 0x40
 800332e:	0018      	movs	r0, r3
 8003330:	f000 f91a 	bl	8003568 <TIM_ITRx_SetConfig>
      break;
 8003334:	e009      	b.n	800334a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	0019      	movs	r1, r3
 8003340:	0010      	movs	r0, r2
 8003342:	f000 f911 	bl	8003568 <TIM_ITRx_SetConfig>
      break;
 8003346:	e000      	b.n	800334a <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8003348:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	223d      	movs	r2, #61	; 0x3d
 800334e:	2101      	movs	r1, #1
 8003350:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	223c      	movs	r2, #60	; 0x3c
 8003356:	2100      	movs	r1, #0
 8003358:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800335a:	2300      	movs	r3, #0
}
 800335c:	0018      	movs	r0, r3
 800335e:	46bd      	mov	sp, r7
 8003360:	b004      	add	sp, #16
 8003362:	bd80      	pop	{r7, pc}
 8003364:	ffff00ff 	.word	0xffff00ff

08003368 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b082      	sub	sp, #8
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003370:	46c0      	nop			; (mov r8, r8)
 8003372:	46bd      	mov	sp, r7
 8003374:	b002      	add	sp, #8
 8003376:	bd80      	pop	{r7, pc}

08003378 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b082      	sub	sp, #8
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003380:	46c0      	nop			; (mov r8, r8)
 8003382:	46bd      	mov	sp, r7
 8003384:	b002      	add	sp, #8
 8003386:	bd80      	pop	{r7, pc}

08003388 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b082      	sub	sp, #8
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003390:	46c0      	nop			; (mov r8, r8)
 8003392:	46bd      	mov	sp, r7
 8003394:	b002      	add	sp, #8
 8003396:	bd80      	pop	{r7, pc}

08003398 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b082      	sub	sp, #8
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80033a0:	46c0      	nop			; (mov r8, r8)
 80033a2:	46bd      	mov	sp, r7
 80033a4:	b002      	add	sp, #8
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b084      	sub	sp, #16
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
 80033b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	4a34      	ldr	r2, [pc, #208]	; (800348c <TIM_Base_SetConfig+0xe4>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d008      	beq.n	80033d2 <TIM_Base_SetConfig+0x2a>
 80033c0:	687a      	ldr	r2, [r7, #4]
 80033c2:	2380      	movs	r3, #128	; 0x80
 80033c4:	05db      	lsls	r3, r3, #23
 80033c6:	429a      	cmp	r2, r3
 80033c8:	d003      	beq.n	80033d2 <TIM_Base_SetConfig+0x2a>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	4a30      	ldr	r2, [pc, #192]	; (8003490 <TIM_Base_SetConfig+0xe8>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d108      	bne.n	80033e4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2270      	movs	r2, #112	; 0x70
 80033d6:	4393      	bics	r3, r2
 80033d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	68fa      	ldr	r2, [r7, #12]
 80033e0:	4313      	orrs	r3, r2
 80033e2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	4a29      	ldr	r2, [pc, #164]	; (800348c <TIM_Base_SetConfig+0xe4>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d018      	beq.n	800341e <TIM_Base_SetConfig+0x76>
 80033ec:	687a      	ldr	r2, [r7, #4]
 80033ee:	2380      	movs	r3, #128	; 0x80
 80033f0:	05db      	lsls	r3, r3, #23
 80033f2:	429a      	cmp	r2, r3
 80033f4:	d013      	beq.n	800341e <TIM_Base_SetConfig+0x76>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a25      	ldr	r2, [pc, #148]	; (8003490 <TIM_Base_SetConfig+0xe8>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d00f      	beq.n	800341e <TIM_Base_SetConfig+0x76>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a24      	ldr	r2, [pc, #144]	; (8003494 <TIM_Base_SetConfig+0xec>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d00b      	beq.n	800341e <TIM_Base_SetConfig+0x76>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4a23      	ldr	r2, [pc, #140]	; (8003498 <TIM_Base_SetConfig+0xf0>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d007      	beq.n	800341e <TIM_Base_SetConfig+0x76>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4a22      	ldr	r2, [pc, #136]	; (800349c <TIM_Base_SetConfig+0xf4>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d003      	beq.n	800341e <TIM_Base_SetConfig+0x76>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	4a21      	ldr	r2, [pc, #132]	; (80034a0 <TIM_Base_SetConfig+0xf8>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d108      	bne.n	8003430 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	4a20      	ldr	r2, [pc, #128]	; (80034a4 <TIM_Base_SetConfig+0xfc>)
 8003422:	4013      	ands	r3, r2
 8003424:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	68fa      	ldr	r2, [r7, #12]
 800342c:	4313      	orrs	r3, r2
 800342e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	2280      	movs	r2, #128	; 0x80
 8003434:	4393      	bics	r3, r2
 8003436:	001a      	movs	r2, r3
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	695b      	ldr	r3, [r3, #20]
 800343c:	4313      	orrs	r3, r2
 800343e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	68fa      	ldr	r2, [r7, #12]
 8003444:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	689a      	ldr	r2, [r3, #8]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a0c      	ldr	r2, [pc, #48]	; (800348c <TIM_Base_SetConfig+0xe4>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d00b      	beq.n	8003476 <TIM_Base_SetConfig+0xce>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4a0d      	ldr	r2, [pc, #52]	; (8003498 <TIM_Base_SetConfig+0xf0>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d007      	beq.n	8003476 <TIM_Base_SetConfig+0xce>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4a0c      	ldr	r2, [pc, #48]	; (800349c <TIM_Base_SetConfig+0xf4>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d003      	beq.n	8003476 <TIM_Base_SetConfig+0xce>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a0b      	ldr	r2, [pc, #44]	; (80034a0 <TIM_Base_SetConfig+0xf8>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d103      	bne.n	800347e <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	691a      	ldr	r2, [r3, #16]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2201      	movs	r2, #1
 8003482:	615a      	str	r2, [r3, #20]
}
 8003484:	46c0      	nop			; (mov r8, r8)
 8003486:	46bd      	mov	sp, r7
 8003488:	b004      	add	sp, #16
 800348a:	bd80      	pop	{r7, pc}
 800348c:	40012c00 	.word	0x40012c00
 8003490:	40000400 	.word	0x40000400
 8003494:	40002000 	.word	0x40002000
 8003498:	40014000 	.word	0x40014000
 800349c:	40014400 	.word	0x40014400
 80034a0:	40014800 	.word	0x40014800
 80034a4:	fffffcff 	.word	0xfffffcff

080034a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b086      	sub	sp, #24
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	60f8      	str	r0, [r7, #12]
 80034b0:	60b9      	str	r1, [r7, #8]
 80034b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6a1b      	ldr	r3, [r3, #32]
 80034b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	6a1b      	ldr	r3, [r3, #32]
 80034be:	2201      	movs	r2, #1
 80034c0:	4393      	bics	r3, r2
 80034c2:	001a      	movs	r2, r3
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	699b      	ldr	r3, [r3, #24]
 80034cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	22f0      	movs	r2, #240	; 0xf0
 80034d2:	4393      	bics	r3, r2
 80034d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	011b      	lsls	r3, r3, #4
 80034da:	693a      	ldr	r2, [r7, #16]
 80034dc:	4313      	orrs	r3, r2
 80034de:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	220a      	movs	r2, #10
 80034e4:	4393      	bics	r3, r2
 80034e6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80034e8:	697a      	ldr	r2, [r7, #20]
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	4313      	orrs	r3, r2
 80034ee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	693a      	ldr	r2, [r7, #16]
 80034f4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	697a      	ldr	r2, [r7, #20]
 80034fa:	621a      	str	r2, [r3, #32]
}
 80034fc:	46c0      	nop			; (mov r8, r8)
 80034fe:	46bd      	mov	sp, r7
 8003500:	b006      	add	sp, #24
 8003502:	bd80      	pop	{r7, pc}

08003504 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b086      	sub	sp, #24
 8003508:	af00      	add	r7, sp, #0
 800350a:	60f8      	str	r0, [r7, #12]
 800350c:	60b9      	str	r1, [r7, #8]
 800350e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6a1b      	ldr	r3, [r3, #32]
 8003514:	2210      	movs	r2, #16
 8003516:	4393      	bics	r3, r2
 8003518:	001a      	movs	r2, r3
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	699b      	ldr	r3, [r3, #24]
 8003522:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	6a1b      	ldr	r3, [r3, #32]
 8003528:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	4a0d      	ldr	r2, [pc, #52]	; (8003564 <TIM_TI2_ConfigInputStage+0x60>)
 800352e:	4013      	ands	r3, r2
 8003530:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	031b      	lsls	r3, r3, #12
 8003536:	697a      	ldr	r2, [r7, #20]
 8003538:	4313      	orrs	r3, r2
 800353a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	22a0      	movs	r2, #160	; 0xa0
 8003540:	4393      	bics	r3, r2
 8003542:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	011b      	lsls	r3, r3, #4
 8003548:	693a      	ldr	r2, [r7, #16]
 800354a:	4313      	orrs	r3, r2
 800354c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	697a      	ldr	r2, [r7, #20]
 8003552:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	693a      	ldr	r2, [r7, #16]
 8003558:	621a      	str	r2, [r3, #32]
}
 800355a:	46c0      	nop			; (mov r8, r8)
 800355c:	46bd      	mov	sp, r7
 800355e:	b006      	add	sp, #24
 8003560:	bd80      	pop	{r7, pc}
 8003562:	46c0      	nop			; (mov r8, r8)
 8003564:	ffff0fff 	.word	0xffff0fff

08003568 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b084      	sub	sp, #16
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
 8003570:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2270      	movs	r2, #112	; 0x70
 800357c:	4393      	bics	r3, r2
 800357e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003580:	683a      	ldr	r2, [r7, #0]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	4313      	orrs	r3, r2
 8003586:	2207      	movs	r2, #7
 8003588:	4313      	orrs	r3, r2
 800358a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	68fa      	ldr	r2, [r7, #12]
 8003590:	609a      	str	r2, [r3, #8]
}
 8003592:	46c0      	nop			; (mov r8, r8)
 8003594:	46bd      	mov	sp, r7
 8003596:	b004      	add	sp, #16
 8003598:	bd80      	pop	{r7, pc}
	...

0800359c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b086      	sub	sp, #24
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	60f8      	str	r0, [r7, #12]
 80035a4:	60b9      	str	r1, [r7, #8]
 80035a6:	607a      	str	r2, [r7, #4]
 80035a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	4a09      	ldr	r2, [pc, #36]	; (80035d8 <TIM_ETR_SetConfig+0x3c>)
 80035b4:	4013      	ands	r3, r2
 80035b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	021a      	lsls	r2, r3, #8
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	431a      	orrs	r2, r3
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	4313      	orrs	r3, r2
 80035c4:	697a      	ldr	r2, [r7, #20]
 80035c6:	4313      	orrs	r3, r2
 80035c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	697a      	ldr	r2, [r7, #20]
 80035ce:	609a      	str	r2, [r3, #8]
}
 80035d0:	46c0      	nop			; (mov r8, r8)
 80035d2:	46bd      	mov	sp, r7
 80035d4:	b006      	add	sp, #24
 80035d6:	bd80      	pop	{r7, pc}
 80035d8:	ffff00ff 	.word	0xffff00ff

080035dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
 80035e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	223c      	movs	r2, #60	; 0x3c
 80035ea:	5c9b      	ldrb	r3, [r3, r2]
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d101      	bne.n	80035f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80035f0:	2302      	movs	r3, #2
 80035f2:	e047      	b.n	8003684 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	223c      	movs	r2, #60	; 0x3c
 80035f8:	2101      	movs	r1, #1
 80035fa:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	223d      	movs	r2, #61	; 0x3d
 8003600:	2102      	movs	r1, #2
 8003602:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	689b      	ldr	r3, [r3, #8]
 8003612:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2270      	movs	r2, #112	; 0x70
 8003618:	4393      	bics	r3, r2
 800361a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	68fa      	ldr	r2, [r7, #12]
 8003622:	4313      	orrs	r3, r2
 8003624:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	68fa      	ldr	r2, [r7, #12]
 800362c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a16      	ldr	r2, [pc, #88]	; (800368c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d00f      	beq.n	8003658 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	2380      	movs	r3, #128	; 0x80
 800363e:	05db      	lsls	r3, r3, #23
 8003640:	429a      	cmp	r2, r3
 8003642:	d009      	beq.n	8003658 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a11      	ldr	r2, [pc, #68]	; (8003690 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d004      	beq.n	8003658 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a10      	ldr	r2, [pc, #64]	; (8003694 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d10c      	bne.n	8003672 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	2280      	movs	r2, #128	; 0x80
 800365c:	4393      	bics	r3, r2
 800365e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	68ba      	ldr	r2, [r7, #8]
 8003666:	4313      	orrs	r3, r2
 8003668:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	68ba      	ldr	r2, [r7, #8]
 8003670:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	223d      	movs	r2, #61	; 0x3d
 8003676:	2101      	movs	r1, #1
 8003678:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	223c      	movs	r2, #60	; 0x3c
 800367e:	2100      	movs	r1, #0
 8003680:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003682:	2300      	movs	r3, #0
}
 8003684:	0018      	movs	r0, r3
 8003686:	46bd      	mov	sp, r7
 8003688:	b004      	add	sp, #16
 800368a:	bd80      	pop	{r7, pc}
 800368c:	40012c00 	.word	0x40012c00
 8003690:	40000400 	.word	0x40000400
 8003694:	40014000 	.word	0x40014000

08003698 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b082      	sub	sp, #8
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80036a0:	46c0      	nop			; (mov r8, r8)
 80036a2:	46bd      	mov	sp, r7
 80036a4:	b002      	add	sp, #8
 80036a6:	bd80      	pop	{r7, pc}

080036a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b082      	sub	sp, #8
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80036b0:	46c0      	nop			; (mov r8, r8)
 80036b2:	46bd      	mov	sp, r7
 80036b4:	b002      	add	sp, #8
 80036b6:	bd80      	pop	{r7, pc}

080036b8 <__cxa_pure_virtual>:
 80036b8:	b510      	push	{r4, lr}
 80036ba:	f000 f805 	bl	80036c8 <_ZSt9terminatev>

080036be <_ZN10__cxxabiv111__terminateEPFvvE>:
 80036be:	b510      	push	{r4, lr}
 80036c0:	4780      	blx	r0
 80036c2:	f000 f809 	bl	80036d8 <abort>
	...

080036c8 <_ZSt9terminatev>:
 80036c8:	4b02      	ldr	r3, [pc, #8]	; (80036d4 <_ZSt9terminatev+0xc>)
 80036ca:	b510      	push	{r4, lr}
 80036cc:	6818      	ldr	r0, [r3, #0]
 80036ce:	f7ff fff6 	bl	80036be <_ZN10__cxxabiv111__terminateEPFvvE>
 80036d2:	46c0      	nop			; (mov r8, r8)
 80036d4:	20000018 	.word	0x20000018

080036d8 <abort>:
 80036d8:	b510      	push	{r4, lr}
 80036da:	2006      	movs	r0, #6
 80036dc:	f000 f860 	bl	80037a0 <raise>
 80036e0:	2001      	movs	r0, #1
 80036e2:	f7fd fa9b 	bl	8000c1c <_exit>
	...

080036e8 <__errno>:
 80036e8:	4b01      	ldr	r3, [pc, #4]	; (80036f0 <__errno+0x8>)
 80036ea:	6818      	ldr	r0, [r3, #0]
 80036ec:	4770      	bx	lr
 80036ee:	46c0      	nop			; (mov r8, r8)
 80036f0:	2000001c 	.word	0x2000001c

080036f4 <__libc_init_array>:
 80036f4:	b570      	push	{r4, r5, r6, lr}
 80036f6:	2600      	movs	r6, #0
 80036f8:	4d0c      	ldr	r5, [pc, #48]	; (800372c <__libc_init_array+0x38>)
 80036fa:	4c0d      	ldr	r4, [pc, #52]	; (8003730 <__libc_init_array+0x3c>)
 80036fc:	1b64      	subs	r4, r4, r5
 80036fe:	10a4      	asrs	r4, r4, #2
 8003700:	42a6      	cmp	r6, r4
 8003702:	d109      	bne.n	8003718 <__libc_init_array+0x24>
 8003704:	2600      	movs	r6, #0
 8003706:	f000 f86b 	bl	80037e0 <_init>
 800370a:	4d0a      	ldr	r5, [pc, #40]	; (8003734 <__libc_init_array+0x40>)
 800370c:	4c0a      	ldr	r4, [pc, #40]	; (8003738 <__libc_init_array+0x44>)
 800370e:	1b64      	subs	r4, r4, r5
 8003710:	10a4      	asrs	r4, r4, #2
 8003712:	42a6      	cmp	r6, r4
 8003714:	d105      	bne.n	8003722 <__libc_init_array+0x2e>
 8003716:	bd70      	pop	{r4, r5, r6, pc}
 8003718:	00b3      	lsls	r3, r6, #2
 800371a:	58eb      	ldr	r3, [r5, r3]
 800371c:	4798      	blx	r3
 800371e:	3601      	adds	r6, #1
 8003720:	e7ee      	b.n	8003700 <__libc_init_array+0xc>
 8003722:	00b3      	lsls	r3, r6, #2
 8003724:	58eb      	ldr	r3, [r5, r3]
 8003726:	4798      	blx	r3
 8003728:	3601      	adds	r6, #1
 800372a:	e7f2      	b.n	8003712 <__libc_init_array+0x1e>
 800372c:	0800384c 	.word	0x0800384c
 8003730:	0800384c 	.word	0x0800384c
 8003734:	0800384c 	.word	0x0800384c
 8003738:	08003858 	.word	0x08003858

0800373c <memset>:
 800373c:	0003      	movs	r3, r0
 800373e:	1812      	adds	r2, r2, r0
 8003740:	4293      	cmp	r3, r2
 8003742:	d100      	bne.n	8003746 <memset+0xa>
 8003744:	4770      	bx	lr
 8003746:	7019      	strb	r1, [r3, #0]
 8003748:	3301      	adds	r3, #1
 800374a:	e7f9      	b.n	8003740 <memset+0x4>

0800374c <_raise_r>:
 800374c:	b570      	push	{r4, r5, r6, lr}
 800374e:	0004      	movs	r4, r0
 8003750:	000d      	movs	r5, r1
 8003752:	291f      	cmp	r1, #31
 8003754:	d904      	bls.n	8003760 <_raise_r+0x14>
 8003756:	2316      	movs	r3, #22
 8003758:	6003      	str	r3, [r0, #0]
 800375a:	2001      	movs	r0, #1
 800375c:	4240      	negs	r0, r0
 800375e:	bd70      	pop	{r4, r5, r6, pc}
 8003760:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003762:	2b00      	cmp	r3, #0
 8003764:	d004      	beq.n	8003770 <_raise_r+0x24>
 8003766:	008a      	lsls	r2, r1, #2
 8003768:	189b      	adds	r3, r3, r2
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	2a00      	cmp	r2, #0
 800376e:	d108      	bne.n	8003782 <_raise_r+0x36>
 8003770:	0020      	movs	r0, r4
 8003772:	f000 f831 	bl	80037d8 <_getpid_r>
 8003776:	002a      	movs	r2, r5
 8003778:	0001      	movs	r1, r0
 800377a:	0020      	movs	r0, r4
 800377c:	f000 f81a 	bl	80037b4 <_kill_r>
 8003780:	e7ed      	b.n	800375e <_raise_r+0x12>
 8003782:	2000      	movs	r0, #0
 8003784:	2a01      	cmp	r2, #1
 8003786:	d0ea      	beq.n	800375e <_raise_r+0x12>
 8003788:	1c51      	adds	r1, r2, #1
 800378a:	d103      	bne.n	8003794 <_raise_r+0x48>
 800378c:	2316      	movs	r3, #22
 800378e:	3001      	adds	r0, #1
 8003790:	6023      	str	r3, [r4, #0]
 8003792:	e7e4      	b.n	800375e <_raise_r+0x12>
 8003794:	2400      	movs	r4, #0
 8003796:	0028      	movs	r0, r5
 8003798:	601c      	str	r4, [r3, #0]
 800379a:	4790      	blx	r2
 800379c:	0020      	movs	r0, r4
 800379e:	e7de      	b.n	800375e <_raise_r+0x12>

080037a0 <raise>:
 80037a0:	b510      	push	{r4, lr}
 80037a2:	4b03      	ldr	r3, [pc, #12]	; (80037b0 <raise+0x10>)
 80037a4:	0001      	movs	r1, r0
 80037a6:	6818      	ldr	r0, [r3, #0]
 80037a8:	f7ff ffd0 	bl	800374c <_raise_r>
 80037ac:	bd10      	pop	{r4, pc}
 80037ae:	46c0      	nop			; (mov r8, r8)
 80037b0:	2000001c 	.word	0x2000001c

080037b4 <_kill_r>:
 80037b4:	2300      	movs	r3, #0
 80037b6:	b570      	push	{r4, r5, r6, lr}
 80037b8:	4c06      	ldr	r4, [pc, #24]	; (80037d4 <_kill_r+0x20>)
 80037ba:	0005      	movs	r5, r0
 80037bc:	0008      	movs	r0, r1
 80037be:	0011      	movs	r1, r2
 80037c0:	6023      	str	r3, [r4, #0]
 80037c2:	f7fd fa1b 	bl	8000bfc <_kill>
 80037c6:	1c43      	adds	r3, r0, #1
 80037c8:	d103      	bne.n	80037d2 <_kill_r+0x1e>
 80037ca:	6823      	ldr	r3, [r4, #0]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d000      	beq.n	80037d2 <_kill_r+0x1e>
 80037d0:	602b      	str	r3, [r5, #0]
 80037d2:	bd70      	pop	{r4, r5, r6, pc}
 80037d4:	20000244 	.word	0x20000244

080037d8 <_getpid_r>:
 80037d8:	b510      	push	{r4, lr}
 80037da:	f7fd fa09 	bl	8000bf0 <_getpid>
 80037de:	bd10      	pop	{r4, pc}

080037e0 <_init>:
 80037e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037e2:	46c0      	nop			; (mov r8, r8)
 80037e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037e6:	bc08      	pop	{r3}
 80037e8:	469e      	mov	lr, r3
 80037ea:	4770      	bx	lr

080037ec <_fini>:
 80037ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037ee:	46c0      	nop			; (mov r8, r8)
 80037f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037f2:	bc08      	pop	{r3}
 80037f4:	469e      	mov	lr, r3
 80037f6:	4770      	bx	lr
