\doxysection{USB\+\_\+\+OTG\+\_\+\+Host\+Channel\+Type\+Def Struct Reference}
\hypertarget{struct_u_s_b___o_t_g___host_channel_type_def}{}\label{struct_u_s_b___o_t_g___host_channel_type_def}\index{USB\_OTG\_HostChannelTypeDef@{USB\_OTG\_HostChannelTypeDef}}


USB\+\_\+\+OTG\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers.  




{\ttfamily \#include $<$stm32l476xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{struct_u_s_b___o_t_g___host_channel_type_def_a6f1e046a654010fb0da5eec942fb9a8d}\label{struct_u_s_b___o_t_g___host_channel_type_def_a6f1e046a654010fb0da5eec942fb9a8d} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries HCCHAR}
\item 
\Hypertarget{struct_u_s_b___o_t_g___host_channel_type_def_a23b3abb27cf5acff0edc709c90e2e5cb}\label{struct_u_s_b___o_t_g___host_channel_type_def_a23b3abb27cf5acff0edc709c90e2e5cb} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries HCSPLT}
\item 
\Hypertarget{struct_u_s_b___o_t_g___host_channel_type_def_a6735bbd8fbc28f897f1b44df95f52873}\label{struct_u_s_b___o_t_g___host_channel_type_def_a6735bbd8fbc28f897f1b44df95f52873} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries HCINT}
\item 
\Hypertarget{struct_u_s_b___o_t_g___host_channel_type_def_a8edfae19390d323525449d2444e93984}\label{struct_u_s_b___o_t_g___host_channel_type_def_a8edfae19390d323525449d2444e93984} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries HCINTMSK}
\item 
\Hypertarget{struct_u_s_b___o_t_g___host_channel_type_def_a14cb8c8dbbafdef182c82c0493ca48ab}\label{struct_u_s_b___o_t_g___host_channel_type_def_a14cb8c8dbbafdef182c82c0493ca48ab} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries HCTSIZ}
\item 
\Hypertarget{struct_u_s_b___o_t_g___host_channel_type_def_a4204a2dcbc14fb11d371fc45b9f3170f}\label{struct_u_s_b___o_t_g___host_channel_type_def_a4204a2dcbc14fb11d371fc45b9f3170f} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries HCDMA}
\item 
\Hypertarget{struct_u_s_b___o_t_g___host_channel_type_def_aa85d014d19b79d61bed7fdf134ed1037}\label{struct_u_s_b___o_t_g___host_channel_type_def_aa85d014d19b79d61bed7fdf134ed1037} 
uint32\+\_\+t {\bfseries Reserved} \mbox{[}2\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
USB\+\_\+\+OTG\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+L4xx/\+Include/\mbox{\hyperlink{stm32l476xx_8h}{stm32l476xx.\+h}}\end{DoxyCompactItemize}
