// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "04/04/2022 17:05:11"

// 
// Device: Altera EP4CE6E22C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ALU_16_Bit (
	A,
	B,
	OPCODE,
	overflow,
	result);
input 	[15:0] A;
input 	[15:0] B;
input 	[2:0] OPCODE;
output 	overflow;
output 	[15:0] result;

// Design Ports Information
// overflow	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[0]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[1]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[2]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[3]	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[4]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[5]	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[6]	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[7]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[8]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[9]	=>  Location: PIN_7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[10]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[11]	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[12]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[13]	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[14]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[15]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCODE[1]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[15]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCODE[2]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCODE[0]	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[15]	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[14]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[14]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[13]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[13]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[12]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[12]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[11]	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[11]	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[10]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[10]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[9]	=>  Location: PIN_34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[9]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[8]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[8]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[7]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[7]	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[6]	=>  Location: PIN_10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[6]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[5]	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[5]	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[4]	=>  Location: PIN_89,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[4]	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[3]	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[3]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[2]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[1]	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[0]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \overflow~output_o ;
wire \result[0]~output_o ;
wire \result[1]~output_o ;
wire \result[2]~output_o ;
wire \result[3]~output_o ;
wire \result[4]~output_o ;
wire \result[5]~output_o ;
wire \result[6]~output_o ;
wire \result[7]~output_o ;
wire \result[8]~output_o ;
wire \result[9]~output_o ;
wire \result[10]~output_o ;
wire \result[11]~output_o ;
wire \result[12]~output_o ;
wire \result[13]~output_o ;
wire \result[14]~output_o ;
wire \result[15]~output_o ;
wire \A[15]~input_o ;
wire \OPCODE[1]~input_o ;
wire \OPCODE[0]~input_o ;
wire \OPCODE[2]~input_o ;
wire \B[15]~input_o ;
wire \lastALU|mux2|f~0_combout ;
wire \Ainvert~0_combout ;
wire \B[14]~input_o ;
wire \ALULoop:14:alu_1_bit|mux2|f~0_combout ;
wire \B[13]~input_o ;
wire \ALULoop:13:alu_1_bit|mux2|f~0_combout ;
wire \A[13]~input_o ;
wire \B[12]~input_o ;
wire \ALULoop:12:alu_1_bit|mux2|f~0_combout ;
wire \B[9]~input_o ;
wire \ALULoop:9:alu_1_bit|mux2|f~0_combout ;
wire \A[9]~input_o ;
wire \A[8]~input_o ;
wire \A[7]~input_o ;
wire \B[6]~input_o ;
wire \ALULoop:6:alu_1_bit|mux2|f~0_combout ;
wire \B[3]~input_o ;
wire \ALULoop:3:alu_1_bit|mux2|f~0_combout ;
wire \B[1]~input_o ;
wire \ALULoop:1:alu_1_bit|mux2|f~0_combout ;
wire \B[0]~input_o ;
wire \A[0]~input_o ;
wire \ALULoop:0:alu_1_bit|fadder|carryOut~4_combout ;
wire \ALULoop:0:alu_1_bit|fadder|carryOut~5_combout ;
wire \A[1]~input_o ;
wire \ALULoop:1:alu_1_bit|fadder|carryOut~0_combout ;
wire \B[2]~input_o ;
wire \ALULoop:2:alu_1_bit|mux2|f~0_combout ;
wire \A[2]~input_o ;
wire \ALULoop:2:alu_1_bit|fadder|carryOut~0_combout ;
wire \A[3]~input_o ;
wire \ALULoop:3:alu_1_bit|fadder|carryOut~0_combout ;
wire \A[4]~input_o ;
wire \B[4]~input_o ;
wire \ALULoop:4:alu_1_bit|mux2|f~0_combout ;
wire \ALULoop:4:alu_1_bit|fadder|carryOut~0_combout ;
wire \B[5]~input_o ;
wire \ALULoop:5:alu_1_bit|mux2|f~0_combout ;
wire \A[5]~input_o ;
wire \ALULoop:5:alu_1_bit|fadder|carryOut~0_combout ;
wire \A[6]~input_o ;
wire \ALULoop:6:alu_1_bit|fadder|carryOut~0_combout ;
wire \B[7]~input_o ;
wire \ALULoop:7:alu_1_bit|mux2|f~0_combout ;
wire \ALULoop:7:alu_1_bit|fadder|carryOut~0_combout ;
wire \B[8]~input_o ;
wire \ALULoop:8:alu_1_bit|mux2|f~0_combout ;
wire \ALULoop:8:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALULoop:9:alu_1_bit|fadder|carryOut~0_combout ;
wire \B[10]~input_o ;
wire \ALULoop:10:alu_1_bit|mux2|f~0_combout ;
wire \A[10]~input_o ;
wire \ALULoop:10:alu_1_bit|fadder|carryOut~0_combout ;
wire \B[11]~input_o ;
wire \ALULoop:11:alu_1_bit|mux2|f~0_combout ;
wire \A[11]~input_o ;
wire \ALULoop:11:alu_1_bit|fadder|carryOut~0_combout ;
wire \A[12]~input_o ;
wire \ALULoop:12:alu_1_bit|fadder|carryOut~0_combout ;
wire \ALULoop:13:alu_1_bit|fadder|carryOut~0_combout ;
wire \A[14]~input_o ;
wire \ALULoop:14:alu_1_bit|fadder|carryOut~0_combout ;
wire \lastALU|fadder|carryOut~0_combout ;
wire \Mux0~0_combout ;
wire \ALULoop:0:alu_1_bit|mux5to1|Mux0~3_combout ;
wire \ALULoop:0:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALULoop:0:alu_1_bit|mux5to1|Mux0~4_combout ;
wire \Equal4~0_combout ;
wire \operation[1]~0_combout ;
wire \ALULoop:1:alu_1_bit|fadder|sum~0_combout ;
wire \operation[0]~1_combout ;
wire \ALULoop:1:alu_1_bit|mux5to1|Mux0~0_combout ;
wire \ALULoop:1:alu_1_bit|mux5to1|Mux0~1_combout ;
wire \ALULoop:1:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALULoop:2:alu_1_bit|fadder|sum~0_combout ;
wire \ALULoop:2:alu_1_bit|mux5to1|Mux0~0_combout ;
wire \ALULoop:2:alu_1_bit|mux5to1|Mux0~1_combout ;
wire \ALULoop:2:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALULoop:3:alu_1_bit|fadder|sum~0_combout ;
wire \ALULoop:3:alu_1_bit|mux5to1|Mux0~0_combout ;
wire \ALULoop:3:alu_1_bit|mux5to1|Mux0~1_combout ;
wire \ALULoop:3:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALULoop:4:alu_1_bit|mux5to1|Mux0~0_combout ;
wire \ALULoop:4:alu_1_bit|fadder|sum~0_combout ;
wire \ALULoop:4:alu_1_bit|mux5to1|Mux0~1_combout ;
wire \ALULoop:4:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALULoop:5:alu_1_bit|mux5to1|Mux0~0_combout ;
wire \ALULoop:5:alu_1_bit|fadder|sum~0_combout ;
wire \ALULoop:5:alu_1_bit|mux5to1|Mux0~1_combout ;
wire \ALULoop:5:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALULoop:6:alu_1_bit|mux5to1|Mux0~0_combout ;
wire \ALULoop:6:alu_1_bit|fadder|sum~0_combout ;
wire \ALULoop:6:alu_1_bit|mux5to1|Mux0~1_combout ;
wire \ALULoop:6:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALULoop:7:alu_1_bit|fadder|sum~0_combout ;
wire \ALULoop:7:alu_1_bit|mux5to1|Mux0~0_combout ;
wire \ALULoop:7:alu_1_bit|mux5to1|Mux0~1_combout ;
wire \ALULoop:7:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALULoop:8:alu_1_bit|fadder|sum~0_combout ;
wire \ALULoop:8:alu_1_bit|mux5to1|Mux0~0_combout ;
wire \ALULoop:8:alu_1_bit|mux5to1|Mux0~1_combout ;
wire \ALULoop:8:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALULoop:9:alu_1_bit|fadder|sum~0_combout ;
wire \ALULoop:9:alu_1_bit|mux5to1|Mux0~0_combout ;
wire \ALULoop:9:alu_1_bit|mux5to1|Mux0~1_combout ;
wire \ALULoop:9:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALULoop:10:alu_1_bit|fadder|sum~0_combout ;
wire \ALULoop:10:alu_1_bit|mux5to1|Mux0~0_combout ;
wire \ALULoop:10:alu_1_bit|mux5to1|Mux0~1_combout ;
wire \ALULoop:10:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALULoop:11:alu_1_bit|mux5to1|Mux0~0_combout ;
wire \ALULoop:11:alu_1_bit|fadder|sum~0_combout ;
wire \ALULoop:11:alu_1_bit|mux5to1|Mux0~1_combout ;
wire \ALULoop:11:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALULoop:12:alu_1_bit|mux5to1|Mux0~0_combout ;
wire \ALULoop:12:alu_1_bit|fadder|sum~0_combout ;
wire \ALULoop:12:alu_1_bit|mux5to1|Mux0~1_combout ;
wire \ALULoop:12:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALULoop:13:alu_1_bit|mux5to1|Mux0~0_combout ;
wire \ALULoop:13:alu_1_bit|fadder|sum~0_combout ;
wire \ALULoop:13:alu_1_bit|mux5to1|Mux0~1_combout ;
wire \ALULoop:13:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \ALULoop:14:alu_1_bit|fadder|sum~0_combout ;
wire \ALULoop:14:alu_1_bit|mux5to1|Mux0~0_combout ;
wire \ALULoop:14:alu_1_bit|mux5to1|Mux0~1_combout ;
wire \ALULoop:14:alu_1_bit|mux5to1|Mux0~2_combout ;
wire \lastALU|mux5to1|Mux0~0_combout ;
wire \lastALU|fadder|sum~0_combout ;
wire \lastALU|mux5to1|Mux0~1_combout ;
wire \lastALU|mux5to1|Mux0~2_combout ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \overflow~output (
	.i(\Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\overflow~output_o ),
	.obar());
// synopsys translate_off
defparam \overflow~output .bus_hold = "false";
defparam \overflow~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \result[0]~output (
	.i(\ALULoop:0:alu_1_bit|mux5to1|Mux0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[0]~output .bus_hold = "false";
defparam \result[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \result[1]~output (
	.i(\ALULoop:1:alu_1_bit|mux5to1|Mux0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[1]~output .bus_hold = "false";
defparam \result[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \result[2]~output (
	.i(\ALULoop:2:alu_1_bit|mux5to1|Mux0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[2]~output .bus_hold = "false";
defparam \result[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \result[3]~output (
	.i(\ALULoop:3:alu_1_bit|mux5to1|Mux0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[3]~output .bus_hold = "false";
defparam \result[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \result[4]~output (
	.i(\ALULoop:4:alu_1_bit|mux5to1|Mux0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[4]~output .bus_hold = "false";
defparam \result[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \result[5]~output (
	.i(\ALULoop:5:alu_1_bit|mux5to1|Mux0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[5]~output .bus_hold = "false";
defparam \result[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneive_io_obuf \result[6]~output (
	.i(\ALULoop:6:alu_1_bit|mux5to1|Mux0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[6]~output .bus_hold = "false";
defparam \result[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \result[7]~output (
	.i(\ALULoop:7:alu_1_bit|mux5to1|Mux0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[7]~output .bus_hold = "false";
defparam \result[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \result[8]~output (
	.i(\ALULoop:8:alu_1_bit|mux5to1|Mux0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[8]~output .bus_hold = "false";
defparam \result[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \result[9]~output (
	.i(\ALULoop:9:alu_1_bit|mux5to1|Mux0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[9]~output .bus_hold = "false";
defparam \result[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \result[10]~output (
	.i(\ALULoop:10:alu_1_bit|mux5to1|Mux0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[10]~output .bus_hold = "false";
defparam \result[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \result[11]~output (
	.i(\ALULoop:11:alu_1_bit|mux5to1|Mux0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[11]~output .bus_hold = "false";
defparam \result[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \result[12]~output (
	.i(\ALULoop:12:alu_1_bit|mux5to1|Mux0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[12]~output .bus_hold = "false";
defparam \result[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \result[13]~output (
	.i(\ALULoop:13:alu_1_bit|mux5to1|Mux0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[13]~output .bus_hold = "false";
defparam \result[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \result[14]~output (
	.i(\ALULoop:14:alu_1_bit|mux5to1|Mux0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[14]~output .bus_hold = "false";
defparam \result[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \result[15]~output (
	.i(\lastALU|mux5to1|Mux0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[15]~output .bus_hold = "false";
defparam \result[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \A[15]~input (
	.i(A[15]),
	.ibar(gnd),
	.o(\A[15]~input_o ));
// synopsys translate_off
defparam \A[15]~input .bus_hold = "false";
defparam \A[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \OPCODE[1]~input (
	.i(OPCODE[1]),
	.ibar(gnd),
	.o(\OPCODE[1]~input_o ));
// synopsys translate_off
defparam \OPCODE[1]~input .bus_hold = "false";
defparam \OPCODE[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N15
cycloneive_io_ibuf \OPCODE[0]~input (
	.i(OPCODE[0]),
	.ibar(gnd),
	.o(\OPCODE[0]~input_o ));
// synopsys translate_off
defparam \OPCODE[0]~input .bus_hold = "false";
defparam \OPCODE[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \OPCODE[2]~input (
	.i(OPCODE[2]),
	.ibar(gnd),
	.o(\OPCODE[2]~input_o ));
// synopsys translate_off
defparam \OPCODE[2]~input .bus_hold = "false";
defparam \OPCODE[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N15
cycloneive_io_ibuf \B[15]~input (
	.i(B[15]),
	.ibar(gnd),
	.o(\B[15]~input_o ));
// synopsys translate_off
defparam \B[15]~input .bus_hold = "false";
defparam \B[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N10
cycloneive_lcell_comb \lastALU|mux2|f~0 (
// Equation(s):
// \lastALU|mux2|f~0_combout  = \B[15]~input_o  $ (((\OPCODE[1]~input_o  & (!\OPCODE[0]~input_o  & !\OPCODE[2]~input_o )) # (!\OPCODE[1]~input_o  & (\OPCODE[0]~input_o  & \OPCODE[2]~input_o ))))

	.dataa(\OPCODE[1]~input_o ),
	.datab(\OPCODE[0]~input_o ),
	.datac(\OPCODE[2]~input_o ),
	.datad(\B[15]~input_o ),
	.cin(gnd),
	.combout(\lastALU|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \lastALU|mux2|f~0 .lut_mask = 16'hBD42;
defparam \lastALU|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N8
cycloneive_lcell_comb \Ainvert~0 (
// Equation(s):
// \Ainvert~0_combout  = (\OPCODE[2]~input_o  & (\OPCODE[1]~input_o  $ (\OPCODE[0]~input_o )))

	.dataa(\OPCODE[1]~input_o ),
	.datab(\OPCODE[0]~input_o ),
	.datac(\OPCODE[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Ainvert~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ainvert~0 .lut_mask = 16'h6060;
defparam \Ainvert~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \B[14]~input (
	.i(B[14]),
	.ibar(gnd),
	.o(\B[14]~input_o ));
// synopsys translate_off
defparam \B[14]~input .bus_hold = "false";
defparam \B[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N28
cycloneive_lcell_comb \ALULoop:14:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALULoop:14:alu_1_bit|mux2|f~0_combout  = \B[14]~input_o  $ (((\OPCODE[1]~input_o  & (!\OPCODE[0]~input_o  & !\OPCODE[2]~input_o )) # (!\OPCODE[1]~input_o  & (\OPCODE[0]~input_o  & \OPCODE[2]~input_o ))))

	.dataa(\OPCODE[1]~input_o ),
	.datab(\OPCODE[0]~input_o ),
	.datac(\OPCODE[2]~input_o ),
	.datad(\B[14]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:14:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:14:alu_1_bit|mux2|f~0 .lut_mask = 16'hBD42;
defparam \ALULoop:14:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \B[13]~input (
	.i(B[13]),
	.ibar(gnd),
	.o(\B[13]~input_o ));
// synopsys translate_off
defparam \B[13]~input .bus_hold = "false";
defparam \B[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N6
cycloneive_lcell_comb \ALULoop:13:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALULoop:13:alu_1_bit|mux2|f~0_combout  = \B[13]~input_o  $ (((\OPCODE[1]~input_o  & (!\OPCODE[0]~input_o  & !\OPCODE[2]~input_o )) # (!\OPCODE[1]~input_o  & (\OPCODE[0]~input_o  & \OPCODE[2]~input_o ))))

	.dataa(\OPCODE[1]~input_o ),
	.datab(\OPCODE[0]~input_o ),
	.datac(\OPCODE[2]~input_o ),
	.datad(\B[13]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:13:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:13:alu_1_bit|mux2|f~0 .lut_mask = 16'hBD42;
defparam \ALULoop:13:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N15
cycloneive_io_ibuf \A[13]~input (
	.i(A[13]),
	.ibar(gnd),
	.o(\A[13]~input_o ));
// synopsys translate_off
defparam \A[13]~input .bus_hold = "false";
defparam \A[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N1
cycloneive_io_ibuf \B[12]~input (
	.i(B[12]),
	.ibar(gnd),
	.o(\B[12]~input_o ));
// synopsys translate_off
defparam \B[12]~input .bus_hold = "false";
defparam \B[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneive_lcell_comb \ALULoop:12:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALULoop:12:alu_1_bit|mux2|f~0_combout  = \B[12]~input_o  $ (((\OPCODE[0]~input_o  & (\OPCODE[2]~input_o  & !\OPCODE[1]~input_o )) # (!\OPCODE[0]~input_o  & (!\OPCODE[2]~input_o  & \OPCODE[1]~input_o ))))

	.dataa(\OPCODE[0]~input_o ),
	.datab(\OPCODE[2]~input_o ),
	.datac(\B[12]~input_o ),
	.datad(\OPCODE[1]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:12:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:12:alu_1_bit|mux2|f~0 .lut_mask = 16'hE178;
defparam \ALULoop:12:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N15
cycloneive_io_ibuf \B[9]~input (
	.i(B[9]),
	.ibar(gnd),
	.o(\B[9]~input_o ));
// synopsys translate_off
defparam \B[9]~input .bus_hold = "false";
defparam \B[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \ALULoop:9:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALULoop:9:alu_1_bit|mux2|f~0_combout  = \B[9]~input_o  $ (((\OPCODE[0]~input_o  & (!\OPCODE[1]~input_o  & \OPCODE[2]~input_o )) # (!\OPCODE[0]~input_o  & (\OPCODE[1]~input_o  & !\OPCODE[2]~input_o ))))

	.dataa(\B[9]~input_o ),
	.datab(\OPCODE[0]~input_o ),
	.datac(\OPCODE[1]~input_o ),
	.datad(\OPCODE[2]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:9:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:9:alu_1_bit|mux2|f~0 .lut_mask = 16'hA69A;
defparam \ALULoop:9:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N15
cycloneive_io_ibuf \A[9]~input (
	.i(A[9]),
	.ibar(gnd),
	.o(\A[9]~input_o ));
// synopsys translate_off
defparam \A[9]~input .bus_hold = "false";
defparam \A[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N15
cycloneive_io_ibuf \A[8]~input (
	.i(A[8]),
	.ibar(gnd),
	.o(\A[8]~input_o ));
// synopsys translate_off
defparam \A[8]~input .bus_hold = "false";
defparam \A[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \A[7]~input (
	.i(A[7]),
	.ibar(gnd),
	.o(\A[7]~input_o ));
// synopsys translate_off
defparam \A[7]~input .bus_hold = "false";
defparam \A[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N22
cycloneive_io_ibuf \B[6]~input (
	.i(B[6]),
	.ibar(gnd),
	.o(\B[6]~input_o ));
// synopsys translate_off
defparam \B[6]~input .bus_hold = "false";
defparam \B[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \ALULoop:6:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALULoop:6:alu_1_bit|mux2|f~0_combout  = \B[6]~input_o  $ (((\OPCODE[1]~input_o  & (!\OPCODE[2]~input_o  & !\OPCODE[0]~input_o )) # (!\OPCODE[1]~input_o  & (\OPCODE[2]~input_o  & \OPCODE[0]~input_o ))))

	.dataa(\OPCODE[1]~input_o ),
	.datab(\OPCODE[2]~input_o ),
	.datac(\OPCODE[0]~input_o ),
	.datad(\B[6]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:6:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:6:alu_1_bit|mux2|f~0 .lut_mask = 16'hBD42;
defparam \ALULoop:6:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y10_N8
cycloneive_io_ibuf \B[3]~input (
	.i(B[3]),
	.ibar(gnd),
	.o(\B[3]~input_o ));
// synopsys translate_off
defparam \B[3]~input .bus_hold = "false";
defparam \B[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \ALULoop:3:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALULoop:3:alu_1_bit|mux2|f~0_combout  = \B[3]~input_o  $ (((\OPCODE[0]~input_o  & (!\OPCODE[1]~input_o  & \OPCODE[2]~input_o )) # (!\OPCODE[0]~input_o  & (\OPCODE[1]~input_o  & !\OPCODE[2]~input_o ))))

	.dataa(\B[3]~input_o ),
	.datab(\OPCODE[0]~input_o ),
	.datac(\OPCODE[1]~input_o ),
	.datad(\OPCODE[2]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:3:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:3:alu_1_bit|mux2|f~0 .lut_mask = 16'hA69A;
defparam \ALULoop:3:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
cycloneive_io_ibuf \B[1]~input (
	.i(B[1]),
	.ibar(gnd),
	.o(\B[1]~input_o ));
// synopsys translate_off
defparam \B[1]~input .bus_hold = "false";
defparam \B[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
cycloneive_lcell_comb \ALULoop:1:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALULoop:1:alu_1_bit|mux2|f~0_combout  = \B[1]~input_o  $ (((\OPCODE[2]~input_o  & (!\OPCODE[1]~input_o  & \OPCODE[0]~input_o )) # (!\OPCODE[2]~input_o  & (\OPCODE[1]~input_o  & !\OPCODE[0]~input_o ))))

	.dataa(\OPCODE[2]~input_o ),
	.datab(\OPCODE[1]~input_o ),
	.datac(\OPCODE[0]~input_o ),
	.datad(\B[1]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:1:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:1:alu_1_bit|mux2|f~0 .lut_mask = 16'hDB24;
defparam \ALULoop:1:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cycloneive_io_ibuf \B[0]~input (
	.i(B[0]),
	.ibar(gnd),
	.o(\B[0]~input_o ));
// synopsys translate_off
defparam \B[0]~input .bus_hold = "false";
defparam \B[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneive_io_ibuf \A[0]~input (
	.i(A[0]),
	.ibar(gnd),
	.o(\A[0]~input_o ));
// synopsys translate_off
defparam \A[0]~input .bus_hold = "false";
defparam \A[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
cycloneive_lcell_comb \ALULoop:0:alu_1_bit|fadder|carryOut~4 (
// Equation(s):
// \ALULoop:0:alu_1_bit|fadder|carryOut~4_combout  = (\OPCODE[1]~input_o  & (!\OPCODE[0]~input_o  & (\OPCODE[2]~input_o  $ (!\B[0]~input_o )))) # (!\OPCODE[1]~input_o  & (\B[0]~input_o  $ (((\OPCODE[2]~input_o  & \OPCODE[0]~input_o )))))

	.dataa(\OPCODE[2]~input_o ),
	.datab(\OPCODE[1]~input_o ),
	.datac(\B[0]~input_o ),
	.datad(\OPCODE[0]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:0:alu_1_bit|fadder|carryOut~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:0:alu_1_bit|fadder|carryOut~4 .lut_mask = 16'h12B4;
defparam \ALULoop:0:alu_1_bit|fadder|carryOut~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N14
cycloneive_lcell_comb \ALULoop:0:alu_1_bit|fadder|carryOut~5 (
// Equation(s):
// \ALULoop:0:alu_1_bit|fadder|carryOut~5_combout  = (\OPCODE[1]~input_o  & (\ALULoop:0:alu_1_bit|fadder|carryOut~4_combout  $ (((\B[0]~input_o  & \A[0]~input_o ))))) # (!\OPCODE[1]~input_o  & (\ALULoop:0:alu_1_bit|fadder|carryOut~4_combout  & (\B[0]~input_o 
//  $ (!\A[0]~input_o ))))

	.dataa(\B[0]~input_o ),
	.datab(\A[0]~input_o ),
	.datac(\OPCODE[1]~input_o ),
	.datad(\ALULoop:0:alu_1_bit|fadder|carryOut~4_combout ),
	.cin(gnd),
	.combout(\ALULoop:0:alu_1_bit|fadder|carryOut~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:0:alu_1_bit|fadder|carryOut~5 .lut_mask = 16'h7980;
defparam \ALULoop:0:alu_1_bit|fadder|carryOut~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y7_N8
cycloneive_io_ibuf \A[1]~input (
	.i(A[1]),
	.ibar(gnd),
	.o(\A[1]~input_o ));
// synopsys translate_off
defparam \A[1]~input .bus_hold = "false";
defparam \A[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
cycloneive_lcell_comb \ALULoop:1:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALULoop:1:alu_1_bit|fadder|carryOut~0_combout  = (\ALULoop:1:alu_1_bit|mux2|f~0_combout  & ((\ALULoop:0:alu_1_bit|fadder|carryOut~5_combout ) # (\Ainvert~0_combout  $ (\A[1]~input_o )))) # (!\ALULoop:1:alu_1_bit|mux2|f~0_combout  & 
// (\ALULoop:0:alu_1_bit|fadder|carryOut~5_combout  & (\Ainvert~0_combout  $ (\A[1]~input_o ))))

	.dataa(\Ainvert~0_combout ),
	.datab(\ALULoop:1:alu_1_bit|mux2|f~0_combout ),
	.datac(\ALULoop:0:alu_1_bit|fadder|carryOut~5_combout ),
	.datad(\A[1]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:1:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:1:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hD4E8;
defparam \ALULoop:1:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \B[2]~input (
	.i(B[2]),
	.ibar(gnd),
	.o(\B[2]~input_o ));
// synopsys translate_off
defparam \B[2]~input .bus_hold = "false";
defparam \B[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
cycloneive_lcell_comb \ALULoop:2:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALULoop:2:alu_1_bit|mux2|f~0_combout  = \B[2]~input_o  $ (((\OPCODE[2]~input_o  & (!\OPCODE[1]~input_o  & \OPCODE[0]~input_o )) # (!\OPCODE[2]~input_o  & (\OPCODE[1]~input_o  & !\OPCODE[0]~input_o ))))

	.dataa(\OPCODE[2]~input_o ),
	.datab(\OPCODE[1]~input_o ),
	.datac(\OPCODE[0]~input_o ),
	.datad(\B[2]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:2:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:2:alu_1_bit|mux2|f~0 .lut_mask = 16'hDB24;
defparam \ALULoop:2:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N22
cycloneive_io_ibuf \A[2]~input (
	.i(A[2]),
	.ibar(gnd),
	.o(\A[2]~input_o ));
// synopsys translate_off
defparam \A[2]~input .bus_hold = "false";
defparam \A[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
cycloneive_lcell_comb \ALULoop:2:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALULoop:2:alu_1_bit|fadder|carryOut~0_combout  = (\ALULoop:1:alu_1_bit|fadder|carryOut~0_combout  & ((\ALULoop:2:alu_1_bit|mux2|f~0_combout ) # (\Ainvert~0_combout  $ (\A[2]~input_o )))) # (!\ALULoop:1:alu_1_bit|fadder|carryOut~0_combout  & 
// (\ALULoop:2:alu_1_bit|mux2|f~0_combout  & (\Ainvert~0_combout  $ (\A[2]~input_o ))))

	.dataa(\ALULoop:1:alu_1_bit|fadder|carryOut~0_combout ),
	.datab(\ALULoop:2:alu_1_bit|mux2|f~0_combout ),
	.datac(\Ainvert~0_combout ),
	.datad(\A[2]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:2:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:2:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'h8EE8;
defparam \ALULoop:2:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N22
cycloneive_io_ibuf \A[3]~input (
	.i(A[3]),
	.ibar(gnd),
	.o(\A[3]~input_o ));
// synopsys translate_off
defparam \A[3]~input .bus_hold = "false";
defparam \A[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \ALULoop:3:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALULoop:3:alu_1_bit|fadder|carryOut~0_combout  = (\ALULoop:3:alu_1_bit|mux2|f~0_combout  & ((\ALULoop:2:alu_1_bit|fadder|carryOut~0_combout ) # (\Ainvert~0_combout  $ (\A[3]~input_o )))) # (!\ALULoop:3:alu_1_bit|mux2|f~0_combout  & 
// (\ALULoop:2:alu_1_bit|fadder|carryOut~0_combout  & (\Ainvert~0_combout  $ (\A[3]~input_o ))))

	.dataa(\ALULoop:3:alu_1_bit|mux2|f~0_combout ),
	.datab(\ALULoop:2:alu_1_bit|fadder|carryOut~0_combout ),
	.datac(\Ainvert~0_combout ),
	.datad(\A[3]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:3:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:3:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'h8EE8;
defparam \ALULoop:3:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \A[4]~input (
	.i(A[4]),
	.ibar(gnd),
	.o(\A[4]~input_o ));
// synopsys translate_off
defparam \A[4]~input .bus_hold = "false";
defparam \A[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N15
cycloneive_io_ibuf \B[4]~input (
	.i(B[4]),
	.ibar(gnd),
	.o(\B[4]~input_o ));
// synopsys translate_off
defparam \B[4]~input .bus_hold = "false";
defparam \B[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \ALULoop:4:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALULoop:4:alu_1_bit|mux2|f~0_combout  = \B[4]~input_o  $ (((\OPCODE[0]~input_o  & (!\OPCODE[1]~input_o  & \OPCODE[2]~input_o )) # (!\OPCODE[0]~input_o  & (\OPCODE[1]~input_o  & !\OPCODE[2]~input_o ))))

	.dataa(\B[4]~input_o ),
	.datab(\OPCODE[0]~input_o ),
	.datac(\OPCODE[1]~input_o ),
	.datad(\OPCODE[2]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:4:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:4:alu_1_bit|mux2|f~0 .lut_mask = 16'hA69A;
defparam \ALULoop:4:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \ALULoop:4:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALULoop:4:alu_1_bit|fadder|carryOut~0_combout  = (\ALULoop:3:alu_1_bit|fadder|carryOut~0_combout  & ((\ALULoop:4:alu_1_bit|mux2|f~0_combout ) # (\Ainvert~0_combout  $ (\A[4]~input_o )))) # (!\ALULoop:3:alu_1_bit|fadder|carryOut~0_combout  & 
// (\ALULoop:4:alu_1_bit|mux2|f~0_combout  & (\Ainvert~0_combout  $ (\A[4]~input_o ))))

	.dataa(\ALULoop:3:alu_1_bit|fadder|carryOut~0_combout ),
	.datab(\Ainvert~0_combout ),
	.datac(\A[4]~input_o ),
	.datad(\ALULoop:4:alu_1_bit|mux2|f~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:4:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:4:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hBE28;
defparam \ALULoop:4:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \B[5]~input (
	.i(B[5]),
	.ibar(gnd),
	.o(\B[5]~input_o ));
// synopsys translate_off
defparam \B[5]~input .bus_hold = "false";
defparam \B[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \ALULoop:5:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALULoop:5:alu_1_bit|mux2|f~0_combout  = \B[5]~input_o  $ (((\OPCODE[0]~input_o  & (!\OPCODE[1]~input_o  & \OPCODE[2]~input_o )) # (!\OPCODE[0]~input_o  & (\OPCODE[1]~input_o  & !\OPCODE[2]~input_o ))))

	.dataa(\B[5]~input_o ),
	.datab(\OPCODE[0]~input_o ),
	.datac(\OPCODE[1]~input_o ),
	.datad(\OPCODE[2]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:5:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:5:alu_1_bit|mux2|f~0 .lut_mask = 16'hA69A;
defparam \ALULoop:5:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N1
cycloneive_io_ibuf \A[5]~input (
	.i(A[5]),
	.ibar(gnd),
	.o(\A[5]~input_o ));
// synopsys translate_off
defparam \A[5]~input .bus_hold = "false";
defparam \A[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \ALULoop:5:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALULoop:5:alu_1_bit|fadder|carryOut~0_combout  = (\ALULoop:4:alu_1_bit|fadder|carryOut~0_combout  & ((\ALULoop:5:alu_1_bit|mux2|f~0_combout ) # (\Ainvert~0_combout  $ (\A[5]~input_o )))) # (!\ALULoop:4:alu_1_bit|fadder|carryOut~0_combout  & 
// (\ALULoop:5:alu_1_bit|mux2|f~0_combout  & (\Ainvert~0_combout  $ (\A[5]~input_o ))))

	.dataa(\Ainvert~0_combout ),
	.datab(\ALULoop:4:alu_1_bit|fadder|carryOut~0_combout ),
	.datac(\ALULoop:5:alu_1_bit|mux2|f~0_combout ),
	.datad(\A[5]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:5:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:5:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hD4E8;
defparam \ALULoop:5:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
cycloneive_io_ibuf \A[6]~input (
	.i(A[6]),
	.ibar(gnd),
	.o(\A[6]~input_o ));
// synopsys translate_off
defparam \A[6]~input .bus_hold = "false";
defparam \A[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \ALULoop:6:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALULoop:6:alu_1_bit|fadder|carryOut~0_combout  = (\ALULoop:6:alu_1_bit|mux2|f~0_combout  & ((\ALULoop:5:alu_1_bit|fadder|carryOut~0_combout ) # (\A[6]~input_o  $ (\Ainvert~0_combout )))) # (!\ALULoop:6:alu_1_bit|mux2|f~0_combout  & 
// (\ALULoop:5:alu_1_bit|fadder|carryOut~0_combout  & (\A[6]~input_o  $ (\Ainvert~0_combout ))))

	.dataa(\ALULoop:6:alu_1_bit|mux2|f~0_combout ),
	.datab(\ALULoop:5:alu_1_bit|fadder|carryOut~0_combout ),
	.datac(\A[6]~input_o ),
	.datad(\Ainvert~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:6:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:6:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'h8EE8;
defparam \ALULoop:6:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \B[7]~input (
	.i(B[7]),
	.ibar(gnd),
	.o(\B[7]~input_o ));
// synopsys translate_off
defparam \B[7]~input .bus_hold = "false";
defparam \B[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \ALULoop:7:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALULoop:7:alu_1_bit|mux2|f~0_combout  = \B[7]~input_o  $ (((\OPCODE[0]~input_o  & (\OPCODE[2]~input_o  & !\OPCODE[1]~input_o )) # (!\OPCODE[0]~input_o  & (!\OPCODE[2]~input_o  & \OPCODE[1]~input_o ))))

	.dataa(\OPCODE[0]~input_o ),
	.datab(\OPCODE[2]~input_o ),
	.datac(\B[7]~input_o ),
	.datad(\OPCODE[1]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:7:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:7:alu_1_bit|mux2|f~0 .lut_mask = 16'hE178;
defparam \ALULoop:7:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
cycloneive_lcell_comb \ALULoop:7:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALULoop:7:alu_1_bit|fadder|carryOut~0_combout  = (\ALULoop:6:alu_1_bit|fadder|carryOut~0_combout  & ((\ALULoop:7:alu_1_bit|mux2|f~0_combout ) # (\A[7]~input_o  $ (\Ainvert~0_combout )))) # (!\ALULoop:6:alu_1_bit|fadder|carryOut~0_combout  & 
// (\ALULoop:7:alu_1_bit|mux2|f~0_combout  & (\A[7]~input_o  $ (\Ainvert~0_combout ))))

	.dataa(\A[7]~input_o ),
	.datab(\ALULoop:6:alu_1_bit|fadder|carryOut~0_combout ),
	.datac(\Ainvert~0_combout ),
	.datad(\ALULoop:7:alu_1_bit|mux2|f~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:7:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:7:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hDE48;
defparam \ALULoop:7:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N15
cycloneive_io_ibuf \B[8]~input (
	.i(B[8]),
	.ibar(gnd),
	.o(\B[8]~input_o ));
// synopsys translate_off
defparam \B[8]~input .bus_hold = "false";
defparam \B[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
cycloneive_lcell_comb \ALULoop:8:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALULoop:8:alu_1_bit|mux2|f~0_combout  = \B[8]~input_o  $ (((\OPCODE[1]~input_o  & (!\OPCODE[0]~input_o  & !\OPCODE[2]~input_o )) # (!\OPCODE[1]~input_o  & (\OPCODE[0]~input_o  & \OPCODE[2]~input_o ))))

	.dataa(\OPCODE[1]~input_o ),
	.datab(\OPCODE[0]~input_o ),
	.datac(\B[8]~input_o ),
	.datad(\OPCODE[2]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:8:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:8:alu_1_bit|mux2|f~0 .lut_mask = 16'hB4D2;
defparam \ALULoop:8:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \ALULoop:8:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALULoop:8:alu_1_bit|fadder|carryOut~0_combout  = (\ALULoop:7:alu_1_bit|fadder|carryOut~0_combout  & ((\ALULoop:8:alu_1_bit|mux2|f~0_combout ) # (\A[8]~input_o  $ (\Ainvert~0_combout )))) # (!\ALULoop:7:alu_1_bit|fadder|carryOut~0_combout  & 
// (\ALULoop:8:alu_1_bit|mux2|f~0_combout  & (\A[8]~input_o  $ (\Ainvert~0_combout ))))

	.dataa(\A[8]~input_o ),
	.datab(\ALULoop:7:alu_1_bit|fadder|carryOut~0_combout ),
	.datac(\Ainvert~0_combout ),
	.datad(\ALULoop:8:alu_1_bit|mux2|f~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:8:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:8:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hDE48;
defparam \ALULoop:8:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \ALULoop:9:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALULoop:9:alu_1_bit|fadder|carryOut~0_combout  = (\ALULoop:9:alu_1_bit|mux2|f~0_combout  & ((\ALULoop:8:alu_1_bit|fadder|carryOut~0_combout ) # (\A[9]~input_o  $ (\Ainvert~0_combout )))) # (!\ALULoop:9:alu_1_bit|mux2|f~0_combout  & 
// (\ALULoop:8:alu_1_bit|fadder|carryOut~0_combout  & (\A[9]~input_o  $ (\Ainvert~0_combout ))))

	.dataa(\ALULoop:9:alu_1_bit|mux2|f~0_combout ),
	.datab(\A[9]~input_o ),
	.datac(\Ainvert~0_combout ),
	.datad(\ALULoop:8:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:9:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:9:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hBE28;
defparam \ALULoop:9:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N8
cycloneive_io_ibuf \B[10]~input (
	.i(B[10]),
	.ibar(gnd),
	.o(\B[10]~input_o ));
// synopsys translate_off
defparam \B[10]~input .bus_hold = "false";
defparam \B[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \ALULoop:10:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALULoop:10:alu_1_bit|mux2|f~0_combout  = \B[10]~input_o  $ (((\OPCODE[0]~input_o  & (!\OPCODE[1]~input_o  & \OPCODE[2]~input_o )) # (!\OPCODE[0]~input_o  & (\OPCODE[1]~input_o  & !\OPCODE[2]~input_o ))))

	.dataa(\B[10]~input_o ),
	.datab(\OPCODE[0]~input_o ),
	.datac(\OPCODE[1]~input_o ),
	.datad(\OPCODE[2]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:10:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:10:alu_1_bit|mux2|f~0 .lut_mask = 16'hA69A;
defparam \ALULoop:10:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N15
cycloneive_io_ibuf \A[10]~input (
	.i(A[10]),
	.ibar(gnd),
	.o(\A[10]~input_o ));
// synopsys translate_off
defparam \A[10]~input .bus_hold = "false";
defparam \A[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \ALULoop:10:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALULoop:10:alu_1_bit|fadder|carryOut~0_combout  = (\ALULoop:9:alu_1_bit|fadder|carryOut~0_combout  & ((\ALULoop:10:alu_1_bit|mux2|f~0_combout ) # (\Ainvert~0_combout  $ (\A[10]~input_o )))) # (!\ALULoop:9:alu_1_bit|fadder|carryOut~0_combout  & 
// (\ALULoop:10:alu_1_bit|mux2|f~0_combout  & (\Ainvert~0_combout  $ (\A[10]~input_o ))))

	.dataa(\ALULoop:9:alu_1_bit|fadder|carryOut~0_combout ),
	.datab(\ALULoop:10:alu_1_bit|mux2|f~0_combout ),
	.datac(\Ainvert~0_combout ),
	.datad(\A[10]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:10:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:10:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'h8EE8;
defparam \ALULoop:10:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N8
cycloneive_io_ibuf \B[11]~input (
	.i(B[11]),
	.ibar(gnd),
	.o(\B[11]~input_o ));
// synopsys translate_off
defparam \B[11]~input .bus_hold = "false";
defparam \B[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N0
cycloneive_lcell_comb \ALULoop:11:alu_1_bit|mux2|f~0 (
// Equation(s):
// \ALULoop:11:alu_1_bit|mux2|f~0_combout  = \B[11]~input_o  $ (((\OPCODE[1]~input_o  & (!\OPCODE[0]~input_o  & !\OPCODE[2]~input_o )) # (!\OPCODE[1]~input_o  & (\OPCODE[0]~input_o  & \OPCODE[2]~input_o ))))

	.dataa(\OPCODE[1]~input_o ),
	.datab(\OPCODE[0]~input_o ),
	.datac(\B[11]~input_o ),
	.datad(\OPCODE[2]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:11:alu_1_bit|mux2|f~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:11:alu_1_bit|mux2|f~0 .lut_mask = 16'hB4D2;
defparam \ALULoop:11:alu_1_bit|mux2|f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \A[11]~input (
	.i(A[11]),
	.ibar(gnd),
	.o(\A[11]~input_o ));
// synopsys translate_off
defparam \A[11]~input .bus_hold = "false";
defparam \A[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
cycloneive_lcell_comb \ALULoop:11:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALULoop:11:alu_1_bit|fadder|carryOut~0_combout  = (\ALULoop:10:alu_1_bit|fadder|carryOut~0_combout  & ((\ALULoop:11:alu_1_bit|mux2|f~0_combout ) # (\Ainvert~0_combout  $ (\A[11]~input_o )))) # (!\ALULoop:10:alu_1_bit|fadder|carryOut~0_combout  & 
// (\ALULoop:11:alu_1_bit|mux2|f~0_combout  & (\Ainvert~0_combout  $ (\A[11]~input_o ))))

	.dataa(\ALULoop:10:alu_1_bit|fadder|carryOut~0_combout ),
	.datab(\ALULoop:11:alu_1_bit|mux2|f~0_combout ),
	.datac(\Ainvert~0_combout ),
	.datad(\A[11]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:11:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:11:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'h8EE8;
defparam \ALULoop:11:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N22
cycloneive_io_ibuf \A[12]~input (
	.i(A[12]),
	.ibar(gnd),
	.o(\A[12]~input_o ));
// synopsys translate_off
defparam \A[12]~input .bus_hold = "false";
defparam \A[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneive_lcell_comb \ALULoop:12:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALULoop:12:alu_1_bit|fadder|carryOut~0_combout  = (\ALULoop:12:alu_1_bit|mux2|f~0_combout  & ((\ALULoop:11:alu_1_bit|fadder|carryOut~0_combout ) # (\Ainvert~0_combout  $ (\A[12]~input_o )))) # (!\ALULoop:12:alu_1_bit|mux2|f~0_combout  & 
// (\ALULoop:11:alu_1_bit|fadder|carryOut~0_combout  & (\Ainvert~0_combout  $ (\A[12]~input_o ))))

	.dataa(\Ainvert~0_combout ),
	.datab(\ALULoop:12:alu_1_bit|mux2|f~0_combout ),
	.datac(\ALULoop:11:alu_1_bit|fadder|carryOut~0_combout ),
	.datad(\A[12]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:12:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:12:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hD4E8;
defparam \ALULoop:12:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
cycloneive_lcell_comb \ALULoop:13:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALULoop:13:alu_1_bit|fadder|carryOut~0_combout  = (\ALULoop:13:alu_1_bit|mux2|f~0_combout  & ((\ALULoop:12:alu_1_bit|fadder|carryOut~0_combout ) # (\Ainvert~0_combout  $ (\A[13]~input_o )))) # (!\ALULoop:13:alu_1_bit|mux2|f~0_combout  & 
// (\ALULoop:12:alu_1_bit|fadder|carryOut~0_combout  & (\Ainvert~0_combout  $ (\A[13]~input_o ))))

	.dataa(\Ainvert~0_combout ),
	.datab(\ALULoop:13:alu_1_bit|mux2|f~0_combout ),
	.datac(\A[13]~input_o ),
	.datad(\ALULoop:12:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:13:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:13:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hDE48;
defparam \ALULoop:13:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cycloneive_io_ibuf \A[14]~input (
	.i(A[14]),
	.ibar(gnd),
	.o(\A[14]~input_o ));
// synopsys translate_off
defparam \A[14]~input .bus_hold = "false";
defparam \A[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
cycloneive_lcell_comb \ALULoop:14:alu_1_bit|fadder|carryOut~0 (
// Equation(s):
// \ALULoop:14:alu_1_bit|fadder|carryOut~0_combout  = (\ALULoop:14:alu_1_bit|mux2|f~0_combout  & ((\ALULoop:13:alu_1_bit|fadder|carryOut~0_combout ) # (\Ainvert~0_combout  $ (\A[14]~input_o )))) # (!\ALULoop:14:alu_1_bit|mux2|f~0_combout  & 
// (\ALULoop:13:alu_1_bit|fadder|carryOut~0_combout  & (\Ainvert~0_combout  $ (\A[14]~input_o ))))

	.dataa(\Ainvert~0_combout ),
	.datab(\ALULoop:14:alu_1_bit|mux2|f~0_combout ),
	.datac(\ALULoop:13:alu_1_bit|fadder|carryOut~0_combout ),
	.datad(\A[14]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:14:alu_1_bit|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:14:alu_1_bit|fadder|carryOut~0 .lut_mask = 16'hD4E8;
defparam \ALULoop:14:alu_1_bit|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cycloneive_lcell_comb \lastALU|fadder|carryOut~0 (
// Equation(s):
// \lastALU|fadder|carryOut~0_combout  = (\lastALU|mux2|f~0_combout  & ((\ALULoop:14:alu_1_bit|fadder|carryOut~0_combout ) # (\A[15]~input_o  $ (\Ainvert~0_combout )))) # (!\lastALU|mux2|f~0_combout  & (\ALULoop:14:alu_1_bit|fadder|carryOut~0_combout  & 
// (\A[15]~input_o  $ (\Ainvert~0_combout ))))

	.dataa(\A[15]~input_o ),
	.datab(\lastALU|mux2|f~0_combout ),
	.datac(\Ainvert~0_combout ),
	.datad(\ALULoop:14:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\lastALU|fadder|carryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \lastALU|fadder|carryOut~0 .lut_mask = 16'hDE48;
defparam \lastALU|fadder|carryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
cycloneive_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\lastALU|fadder|carryOut~0_combout  & (\OPCODE[1]~input_o  & !\OPCODE[2]~input_o ))

	.dataa(gnd),
	.datab(\lastALU|fadder|carryOut~0_combout ),
	.datac(\OPCODE[1]~input_o ),
	.datad(\OPCODE[2]~input_o ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'h00C0;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
cycloneive_lcell_comb \ALULoop:0:alu_1_bit|mux5to1|Mux0~3 (
// Equation(s):
// \ALULoop:0:alu_1_bit|mux5to1|Mux0~3_combout  = (\OPCODE[1]~input_o  & (\A[0]~input_o  $ (((!\OPCODE[0]~input_o ) # (!\OPCODE[2]~input_o ))))) # (!\OPCODE[1]~input_o  & (\OPCODE[2]~input_o  $ (((\OPCODE[0]~input_o ) # (\A[0]~input_o )))))

	.dataa(\OPCODE[2]~input_o ),
	.datab(\OPCODE[1]~input_o ),
	.datac(\OPCODE[0]~input_o ),
	.datad(\A[0]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:0:alu_1_bit|mux5to1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:0:alu_1_bit|mux5to1|Mux0~3 .lut_mask = 16'h915E;
defparam \ALULoop:0:alu_1_bit|mux5to1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
cycloneive_lcell_comb \ALULoop:0:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALULoop:0:alu_1_bit|mux5to1|Mux0~2_combout  = (\A[0]~input_o  & (\OPCODE[2]~input_o  $ (((\OPCODE[1]~input_o ) # (\OPCODE[0]~input_o ))))) # (!\A[0]~input_o  & (\OPCODE[2]~input_o  & (\OPCODE[1]~input_o  $ (\OPCODE[0]~input_o ))))

	.dataa(\OPCODE[2]~input_o ),
	.datab(\OPCODE[1]~input_o ),
	.datac(\OPCODE[0]~input_o ),
	.datad(\A[0]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:0:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:0:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'h5628;
defparam \ALULoop:0:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cycloneive_lcell_comb \ALULoop:0:alu_1_bit|mux5to1|Mux0~4 (
// Equation(s):
// \ALULoop:0:alu_1_bit|mux5to1|Mux0~4_combout  = (\B[0]~input_o  & (\ALULoop:0:alu_1_bit|mux5to1|Mux0~3_combout )) # (!\B[0]~input_o  & ((\ALULoop:0:alu_1_bit|mux5to1|Mux0~2_combout )))

	.dataa(\B[0]~input_o ),
	.datab(\ALULoop:0:alu_1_bit|mux5to1|Mux0~3_combout ),
	.datac(\ALULoop:0:alu_1_bit|mux5to1|Mux0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALULoop:0:alu_1_bit|mux5to1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:0:alu_1_bit|mux5to1|Mux0~4 .lut_mask = 16'hD8D8;
defparam \ALULoop:0:alu_1_bit|mux5to1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = (!\OPCODE[0]~input_o  & (\OPCODE[1]~input_o  & \OPCODE[2]~input_o ))

	.dataa(gnd),
	.datab(\OPCODE[0]~input_o ),
	.datac(\OPCODE[1]~input_o ),
	.datad(\OPCODE[2]~input_o ),
	.cin(gnd),
	.combout(\Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~0 .lut_mask = 16'h3000;
defparam \Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
cycloneive_lcell_comb \operation[1]~0 (
// Equation(s):
// \operation[1]~0_combout  = (\OPCODE[1]~input_o  & ((!\OPCODE[2]~input_o ))) # (!\OPCODE[1]~input_o  & (!\OPCODE[0]~input_o  & \OPCODE[2]~input_o ))

	.dataa(gnd),
	.datab(\OPCODE[0]~input_o ),
	.datac(\OPCODE[1]~input_o ),
	.datad(\OPCODE[2]~input_o ),
	.cin(gnd),
	.combout(\operation[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \operation[1]~0 .lut_mask = 16'h03F0;
defparam \operation[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
cycloneive_lcell_comb \ALULoop:1:alu_1_bit|fadder|sum~0 (
// Equation(s):
// \ALULoop:1:alu_1_bit|fadder|sum~0_combout  = \A[1]~input_o  $ (((\OPCODE[2]~input_o  & (\OPCODE[0]~input_o  $ (\OPCODE[1]~input_o )))))

	.dataa(\OPCODE[2]~input_o ),
	.datab(\OPCODE[0]~input_o ),
	.datac(\OPCODE[1]~input_o ),
	.datad(\A[1]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:1:alu_1_bit|fadder|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:1:alu_1_bit|fadder|sum~0 .lut_mask = 16'hD728;
defparam \ALULoop:1:alu_1_bit|fadder|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \operation[0]~1 (
// Equation(s):
// \operation[0]~1_combout  = (\OPCODE[0]~input_o  & ((!\OPCODE[2]~input_o ))) # (!\OPCODE[0]~input_o  & (\OPCODE[1]~input_o ))

	.dataa(gnd),
	.datab(\OPCODE[0]~input_o ),
	.datac(\OPCODE[1]~input_o ),
	.datad(\OPCODE[2]~input_o ),
	.cin(gnd),
	.combout(\operation[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \operation[0]~1 .lut_mask = 16'h30FC;
defparam \operation[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N2
cycloneive_lcell_comb \ALULoop:1:alu_1_bit|mux5to1|Mux0~0 (
// Equation(s):
// \ALULoop:1:alu_1_bit|mux5to1|Mux0~0_combout  = (\operation[0]~1_combout  & ((\ALULoop:0:alu_1_bit|fadder|carryOut~5_combout ) # (!\operation[1]~0_combout )))

	.dataa(\operation[0]~1_combout ),
	.datab(\ALULoop:0:alu_1_bit|fadder|carryOut~5_combout ),
	.datac(\operation[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALULoop:1:alu_1_bit|mux5to1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:1:alu_1_bit|mux5to1|Mux0~0 .lut_mask = 16'h8A8A;
defparam \ALULoop:1:alu_1_bit|mux5to1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
cycloneive_lcell_comb \ALULoop:1:alu_1_bit|mux5to1|Mux0~1 (
// Equation(s):
// \ALULoop:1:alu_1_bit|mux5to1|Mux0~1_combout  = (\operation[1]~0_combout  & (\ALULoop:1:alu_1_bit|mux2|f~0_combout  $ (\ALULoop:1:alu_1_bit|fadder|sum~0_combout  $ (\ALULoop:1:alu_1_bit|mux5to1|Mux0~0_combout )))) # (!\operation[1]~0_combout  & 
// ((\ALULoop:1:alu_1_bit|mux2|f~0_combout  & ((\ALULoop:1:alu_1_bit|fadder|sum~0_combout ) # (\ALULoop:1:alu_1_bit|mux5to1|Mux0~0_combout ))) # (!\ALULoop:1:alu_1_bit|mux2|f~0_combout  & (\ALULoop:1:alu_1_bit|fadder|sum~0_combout  & 
// \ALULoop:1:alu_1_bit|mux5to1|Mux0~0_combout ))))

	.dataa(\operation[1]~0_combout ),
	.datab(\ALULoop:1:alu_1_bit|mux2|f~0_combout ),
	.datac(\ALULoop:1:alu_1_bit|fadder|sum~0_combout ),
	.datad(\ALULoop:1:alu_1_bit|mux5to1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:1:alu_1_bit|mux5to1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:1:alu_1_bit|mux5to1|Mux0~1 .lut_mask = 16'hD668;
defparam \ALULoop:1:alu_1_bit|mux5to1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N6
cycloneive_lcell_comb \ALULoop:1:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALULoop:1:alu_1_bit|mux5to1|Mux0~2_combout  = (\Equal4~0_combout  & ((\ALULoop:1:alu_1_bit|fadder|sum~0_combout ))) # (!\Equal4~0_combout  & (\ALULoop:1:alu_1_bit|mux5to1|Mux0~1_combout ))

	.dataa(\Equal4~0_combout ),
	.datab(\ALULoop:1:alu_1_bit|mux5to1|Mux0~1_combout ),
	.datac(\ALULoop:1:alu_1_bit|fadder|sum~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALULoop:1:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:1:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hE4E4;
defparam \ALULoop:1:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
cycloneive_lcell_comb \ALULoop:2:alu_1_bit|fadder|sum~0 (
// Equation(s):
// \ALULoop:2:alu_1_bit|fadder|sum~0_combout  = \A[2]~input_o  $ (((\OPCODE[2]~input_o  & (\OPCODE[1]~input_o  $ (\OPCODE[0]~input_o )))))

	.dataa(\OPCODE[2]~input_o ),
	.datab(\OPCODE[1]~input_o ),
	.datac(\OPCODE[0]~input_o ),
	.datad(\A[2]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:2:alu_1_bit|fadder|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:2:alu_1_bit|fadder|sum~0 .lut_mask = 16'hD728;
defparam \ALULoop:2:alu_1_bit|fadder|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N26
cycloneive_lcell_comb \ALULoop:2:alu_1_bit|mux5to1|Mux0~0 (
// Equation(s):
// \ALULoop:2:alu_1_bit|mux5to1|Mux0~0_combout  = (\operation[0]~1_combout  & ((\ALULoop:1:alu_1_bit|fadder|carryOut~0_combout ) # (!\operation[1]~0_combout )))

	.dataa(\operation[0]~1_combout ),
	.datab(gnd),
	.datac(\operation[1]~0_combout ),
	.datad(\ALULoop:1:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:2:alu_1_bit|mux5to1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:2:alu_1_bit|mux5to1|Mux0~0 .lut_mask = 16'hAA0A;
defparam \ALULoop:2:alu_1_bit|mux5to1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N4
cycloneive_lcell_comb \ALULoop:2:alu_1_bit|mux5to1|Mux0~1 (
// Equation(s):
// \ALULoop:2:alu_1_bit|mux5to1|Mux0~1_combout  = (\operation[1]~0_combout  & (\ALULoop:2:alu_1_bit|mux5to1|Mux0~0_combout  $ (\ALULoop:2:alu_1_bit|mux2|f~0_combout  $ (\ALULoop:2:alu_1_bit|fadder|sum~0_combout )))) # (!\operation[1]~0_combout  & 
// ((\ALULoop:2:alu_1_bit|mux5to1|Mux0~0_combout  & ((\ALULoop:2:alu_1_bit|mux2|f~0_combout ) # (\ALULoop:2:alu_1_bit|fadder|sum~0_combout ))) # (!\ALULoop:2:alu_1_bit|mux5to1|Mux0~0_combout  & (\ALULoop:2:alu_1_bit|mux2|f~0_combout  & 
// \ALULoop:2:alu_1_bit|fadder|sum~0_combout ))))

	.dataa(\ALULoop:2:alu_1_bit|mux5to1|Mux0~0_combout ),
	.datab(\ALULoop:2:alu_1_bit|mux2|f~0_combout ),
	.datac(\operation[1]~0_combout ),
	.datad(\ALULoop:2:alu_1_bit|fadder|sum~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:2:alu_1_bit|mux5to1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:2:alu_1_bit|mux5to1|Mux0~1 .lut_mask = 16'h9E68;
defparam \ALULoop:2:alu_1_bit|mux5to1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \ALULoop:2:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALULoop:2:alu_1_bit|mux5to1|Mux0~2_combout  = (\Equal4~0_combout  & (\ALULoop:2:alu_1_bit|fadder|sum~0_combout )) # (!\Equal4~0_combout  & ((\ALULoop:2:alu_1_bit|mux5to1|Mux0~1_combout )))

	.dataa(gnd),
	.datab(\ALULoop:2:alu_1_bit|fadder|sum~0_combout ),
	.datac(\Equal4~0_combout ),
	.datad(\ALULoop:2:alu_1_bit|mux5to1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALULoop:2:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:2:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hCFC0;
defparam \ALULoop:2:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \ALULoop:3:alu_1_bit|fadder|sum~0 (
// Equation(s):
// \ALULoop:3:alu_1_bit|fadder|sum~0_combout  = \A[3]~input_o  $ (((\OPCODE[2]~input_o  & (\OPCODE[0]~input_o  $ (\OPCODE[1]~input_o )))))

	.dataa(\A[3]~input_o ),
	.datab(\OPCODE[0]~input_o ),
	.datac(\OPCODE[1]~input_o ),
	.datad(\OPCODE[2]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:3:alu_1_bit|fadder|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:3:alu_1_bit|fadder|sum~0 .lut_mask = 16'h96AA;
defparam \ALULoop:3:alu_1_bit|fadder|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \ALULoop:3:alu_1_bit|mux5to1|Mux0~0 (
// Equation(s):
// \ALULoop:3:alu_1_bit|mux5to1|Mux0~0_combout  = (\operation[0]~1_combout  & ((\ALULoop:2:alu_1_bit|fadder|carryOut~0_combout ) # (!\operation[1]~0_combout )))

	.dataa(\operation[0]~1_combout ),
	.datab(\ALULoop:2:alu_1_bit|fadder|carryOut~0_combout ),
	.datac(\operation[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALULoop:3:alu_1_bit|mux5to1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:3:alu_1_bit|mux5to1|Mux0~0 .lut_mask = 16'h8A8A;
defparam \ALULoop:3:alu_1_bit|mux5to1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \ALULoop:3:alu_1_bit|mux5to1|Mux0~1 (
// Equation(s):
// \ALULoop:3:alu_1_bit|mux5to1|Mux0~1_combout  = (\operation[1]~0_combout  & (\ALULoop:3:alu_1_bit|fadder|sum~0_combout  $ (\ALULoop:3:alu_1_bit|mux5to1|Mux0~0_combout  $ (\ALULoop:3:alu_1_bit|mux2|f~0_combout )))) # (!\operation[1]~0_combout  & 
// ((\ALULoop:3:alu_1_bit|fadder|sum~0_combout  & ((\ALULoop:3:alu_1_bit|mux5to1|Mux0~0_combout ) # (\ALULoop:3:alu_1_bit|mux2|f~0_combout ))) # (!\ALULoop:3:alu_1_bit|fadder|sum~0_combout  & (\ALULoop:3:alu_1_bit|mux5to1|Mux0~0_combout  & 
// \ALULoop:3:alu_1_bit|mux2|f~0_combout ))))

	.dataa(\ALULoop:3:alu_1_bit|fadder|sum~0_combout ),
	.datab(\ALULoop:3:alu_1_bit|mux5to1|Mux0~0_combout ),
	.datac(\operation[1]~0_combout ),
	.datad(\ALULoop:3:alu_1_bit|mux2|f~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:3:alu_1_bit|mux5to1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:3:alu_1_bit|mux5to1|Mux0~1 .lut_mask = 16'h9E68;
defparam \ALULoop:3:alu_1_bit|mux5to1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \ALULoop:3:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALULoop:3:alu_1_bit|mux5to1|Mux0~2_combout  = (\Equal4~0_combout  & (\ALULoop:3:alu_1_bit|fadder|sum~0_combout )) # (!\Equal4~0_combout  & ((\ALULoop:3:alu_1_bit|mux5to1|Mux0~1_combout )))

	.dataa(\Equal4~0_combout ),
	.datab(gnd),
	.datac(\ALULoop:3:alu_1_bit|fadder|sum~0_combout ),
	.datad(\ALULoop:3:alu_1_bit|mux5to1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALULoop:3:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:3:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hF5A0;
defparam \ALULoop:3:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \ALULoop:4:alu_1_bit|mux5to1|Mux0~0 (
// Equation(s):
// \ALULoop:4:alu_1_bit|mux5to1|Mux0~0_combout  = (\operation[0]~1_combout  & ((\ALULoop:3:alu_1_bit|fadder|carryOut~0_combout ) # (!\operation[1]~0_combout )))

	.dataa(\operation[1]~0_combout ),
	.datab(gnd),
	.datac(\ALULoop:3:alu_1_bit|fadder|carryOut~0_combout ),
	.datad(\operation[0]~1_combout ),
	.cin(gnd),
	.combout(\ALULoop:4:alu_1_bit|mux5to1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:4:alu_1_bit|mux5to1|Mux0~0 .lut_mask = 16'hF500;
defparam \ALULoop:4:alu_1_bit|mux5to1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \ALULoop:4:alu_1_bit|fadder|sum~0 (
// Equation(s):
// \ALULoop:4:alu_1_bit|fadder|sum~0_combout  = \A[4]~input_o  $ (((\OPCODE[2]~input_o  & (\OPCODE[1]~input_o  $ (\OPCODE[0]~input_o )))))

	.dataa(\OPCODE[1]~input_o ),
	.datab(\OPCODE[0]~input_o ),
	.datac(\A[4]~input_o ),
	.datad(\OPCODE[2]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:4:alu_1_bit|fadder|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:4:alu_1_bit|fadder|sum~0 .lut_mask = 16'h96F0;
defparam \ALULoop:4:alu_1_bit|fadder|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \ALULoop:4:alu_1_bit|mux5to1|Mux0~1 (
// Equation(s):
// \ALULoop:4:alu_1_bit|mux5to1|Mux0~1_combout  = (\operation[1]~0_combout  & (\ALULoop:4:alu_1_bit|mux2|f~0_combout  $ (\ALULoop:4:alu_1_bit|mux5to1|Mux0~0_combout  $ (\ALULoop:4:alu_1_bit|fadder|sum~0_combout )))) # (!\operation[1]~0_combout  & 
// ((\ALULoop:4:alu_1_bit|mux2|f~0_combout  & ((\ALULoop:4:alu_1_bit|mux5to1|Mux0~0_combout ) # (\ALULoop:4:alu_1_bit|fadder|sum~0_combout ))) # (!\ALULoop:4:alu_1_bit|mux2|f~0_combout  & (\ALULoop:4:alu_1_bit|mux5to1|Mux0~0_combout  & 
// \ALULoop:4:alu_1_bit|fadder|sum~0_combout ))))

	.dataa(\ALULoop:4:alu_1_bit|mux2|f~0_combout ),
	.datab(\ALULoop:4:alu_1_bit|mux5to1|Mux0~0_combout ),
	.datac(\operation[1]~0_combout ),
	.datad(\ALULoop:4:alu_1_bit|fadder|sum~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:4:alu_1_bit|mux5to1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:4:alu_1_bit|mux5to1|Mux0~1 .lut_mask = 16'h9E68;
defparam \ALULoop:4:alu_1_bit|mux5to1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \ALULoop:4:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALULoop:4:alu_1_bit|mux5to1|Mux0~2_combout  = (\Equal4~0_combout  & ((\ALULoop:4:alu_1_bit|fadder|sum~0_combout ))) # (!\Equal4~0_combout  & (\ALULoop:4:alu_1_bit|mux5to1|Mux0~1_combout ))

	.dataa(\Equal4~0_combout ),
	.datab(gnd),
	.datac(\ALULoop:4:alu_1_bit|mux5to1|Mux0~1_combout ),
	.datad(\ALULoop:4:alu_1_bit|fadder|sum~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:4:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:4:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hFA50;
defparam \ALULoop:4:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \ALULoop:5:alu_1_bit|mux5to1|Mux0~0 (
// Equation(s):
// \ALULoop:5:alu_1_bit|mux5to1|Mux0~0_combout  = (\operation[0]~1_combout  & ((\ALULoop:4:alu_1_bit|fadder|carryOut~0_combout ) # (!\operation[1]~0_combout )))

	.dataa(gnd),
	.datab(\operation[1]~0_combout ),
	.datac(\operation[0]~1_combout ),
	.datad(\ALULoop:4:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:5:alu_1_bit|mux5to1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:5:alu_1_bit|mux5to1|Mux0~0 .lut_mask = 16'hF030;
defparam \ALULoop:5:alu_1_bit|mux5to1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \ALULoop:5:alu_1_bit|fadder|sum~0 (
// Equation(s):
// \ALULoop:5:alu_1_bit|fadder|sum~0_combout  = \A[5]~input_o  $ (((\OPCODE[2]~input_o  & (\OPCODE[0]~input_o  $ (\OPCODE[1]~input_o )))))

	.dataa(\A[5]~input_o ),
	.datab(\OPCODE[0]~input_o ),
	.datac(\OPCODE[1]~input_o ),
	.datad(\OPCODE[2]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:5:alu_1_bit|fadder|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:5:alu_1_bit|fadder|sum~0 .lut_mask = 16'h96AA;
defparam \ALULoop:5:alu_1_bit|fadder|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \ALULoop:5:alu_1_bit|mux5to1|Mux0~1 (
// Equation(s):
// \ALULoop:5:alu_1_bit|mux5to1|Mux0~1_combout  = (\operation[1]~0_combout  & (\ALULoop:5:alu_1_bit|mux2|f~0_combout  $ (\ALULoop:5:alu_1_bit|mux5to1|Mux0~0_combout  $ (\ALULoop:5:alu_1_bit|fadder|sum~0_combout )))) # (!\operation[1]~0_combout  & 
// ((\ALULoop:5:alu_1_bit|mux2|f~0_combout  & ((\ALULoop:5:alu_1_bit|mux5to1|Mux0~0_combout ) # (\ALULoop:5:alu_1_bit|fadder|sum~0_combout ))) # (!\ALULoop:5:alu_1_bit|mux2|f~0_combout  & (\ALULoop:5:alu_1_bit|mux5to1|Mux0~0_combout  & 
// \ALULoop:5:alu_1_bit|fadder|sum~0_combout ))))

	.dataa(\ALULoop:5:alu_1_bit|mux2|f~0_combout ),
	.datab(\ALULoop:5:alu_1_bit|mux5to1|Mux0~0_combout ),
	.datac(\ALULoop:5:alu_1_bit|fadder|sum~0_combout ),
	.datad(\operation[1]~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:5:alu_1_bit|mux5to1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:5:alu_1_bit|mux5to1|Mux0~1 .lut_mask = 16'h96E8;
defparam \ALULoop:5:alu_1_bit|mux5to1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \ALULoop:5:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALULoop:5:alu_1_bit|mux5to1|Mux0~2_combout  = (\Equal4~0_combout  & ((\ALULoop:5:alu_1_bit|fadder|sum~0_combout ))) # (!\Equal4~0_combout  & (\ALULoop:5:alu_1_bit|mux5to1|Mux0~1_combout ))

	.dataa(\Equal4~0_combout ),
	.datab(gnd),
	.datac(\ALULoop:5:alu_1_bit|mux5to1|Mux0~1_combout ),
	.datad(\ALULoop:5:alu_1_bit|fadder|sum~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:5:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:5:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hFA50;
defparam \ALULoop:5:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \ALULoop:6:alu_1_bit|mux5to1|Mux0~0 (
// Equation(s):
// \ALULoop:6:alu_1_bit|mux5to1|Mux0~0_combout  = (\operation[0]~1_combout  & ((\ALULoop:5:alu_1_bit|fadder|carryOut~0_combout ) # (!\operation[1]~0_combout )))

	.dataa(gnd),
	.datab(\operation[1]~0_combout ),
	.datac(\operation[0]~1_combout ),
	.datad(\ALULoop:5:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:6:alu_1_bit|mux5to1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:6:alu_1_bit|mux5to1|Mux0~0 .lut_mask = 16'hF030;
defparam \ALULoop:6:alu_1_bit|mux5to1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \ALULoop:6:alu_1_bit|fadder|sum~0 (
// Equation(s):
// \ALULoop:6:alu_1_bit|fadder|sum~0_combout  = \A[6]~input_o  $ (((\OPCODE[2]~input_o  & (\OPCODE[1]~input_o  $ (\OPCODE[0]~input_o )))))

	.dataa(\OPCODE[1]~input_o ),
	.datab(\A[6]~input_o ),
	.datac(\OPCODE[0]~input_o ),
	.datad(\OPCODE[2]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:6:alu_1_bit|fadder|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:6:alu_1_bit|fadder|sum~0 .lut_mask = 16'h96CC;
defparam \ALULoop:6:alu_1_bit|fadder|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \ALULoop:6:alu_1_bit|mux5to1|Mux0~1 (
// Equation(s):
// \ALULoop:6:alu_1_bit|mux5to1|Mux0~1_combout  = (\operation[1]~0_combout  & (\ALULoop:6:alu_1_bit|mux5to1|Mux0~0_combout  $ (\ALULoop:6:alu_1_bit|fadder|sum~0_combout  $ (\ALULoop:6:alu_1_bit|mux2|f~0_combout )))) # (!\operation[1]~0_combout  & 
// ((\ALULoop:6:alu_1_bit|mux5to1|Mux0~0_combout  & ((\ALULoop:6:alu_1_bit|fadder|sum~0_combout ) # (\ALULoop:6:alu_1_bit|mux2|f~0_combout ))) # (!\ALULoop:6:alu_1_bit|mux5to1|Mux0~0_combout  & (\ALULoop:6:alu_1_bit|fadder|sum~0_combout  & 
// \ALULoop:6:alu_1_bit|mux2|f~0_combout ))))

	.dataa(\ALULoop:6:alu_1_bit|mux5to1|Mux0~0_combout ),
	.datab(\operation[1]~0_combout ),
	.datac(\ALULoop:6:alu_1_bit|fadder|sum~0_combout ),
	.datad(\ALULoop:6:alu_1_bit|mux2|f~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:6:alu_1_bit|mux5to1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:6:alu_1_bit|mux5to1|Mux0~1 .lut_mask = 16'hB668;
defparam \ALULoop:6:alu_1_bit|mux5to1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \ALULoop:6:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALULoop:6:alu_1_bit|mux5to1|Mux0~2_combout  = (\Equal4~0_combout  & ((\ALULoop:6:alu_1_bit|fadder|sum~0_combout ))) # (!\Equal4~0_combout  & (\ALULoop:6:alu_1_bit|mux5to1|Mux0~1_combout ))

	.dataa(gnd),
	.datab(\ALULoop:6:alu_1_bit|mux5to1|Mux0~1_combout ),
	.datac(\Equal4~0_combout ),
	.datad(\ALULoop:6:alu_1_bit|fadder|sum~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:6:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:6:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hFC0C;
defparam \ALULoop:6:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \ALULoop:7:alu_1_bit|fadder|sum~0 (
// Equation(s):
// \ALULoop:7:alu_1_bit|fadder|sum~0_combout  = \A[7]~input_o  $ (((\OPCODE[2]~input_o  & (\OPCODE[1]~input_o  $ (\OPCODE[0]~input_o )))))

	.dataa(\OPCODE[1]~input_o ),
	.datab(\A[7]~input_o ),
	.datac(\OPCODE[0]~input_o ),
	.datad(\OPCODE[2]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:7:alu_1_bit|fadder|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:7:alu_1_bit|fadder|sum~0 .lut_mask = 16'h96CC;
defparam \ALULoop:7:alu_1_bit|fadder|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \ALULoop:7:alu_1_bit|mux5to1|Mux0~0 (
// Equation(s):
// \ALULoop:7:alu_1_bit|mux5to1|Mux0~0_combout  = (\operation[0]~1_combout  & ((\ALULoop:6:alu_1_bit|fadder|carryOut~0_combout ) # (!\operation[1]~0_combout )))

	.dataa(\ALULoop:6:alu_1_bit|fadder|carryOut~0_combout ),
	.datab(\operation[1]~0_combout ),
	.datac(\operation[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALULoop:7:alu_1_bit|mux5to1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:7:alu_1_bit|mux5to1|Mux0~0 .lut_mask = 16'hB0B0;
defparam \ALULoop:7:alu_1_bit|mux5to1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \ALULoop:7:alu_1_bit|mux5to1|Mux0~1 (
// Equation(s):
// \ALULoop:7:alu_1_bit|mux5to1|Mux0~1_combout  = (\operation[1]~0_combout  & (\ALULoop:7:alu_1_bit|fadder|sum~0_combout  $ (\ALULoop:7:alu_1_bit|mux5to1|Mux0~0_combout  $ (\ALULoop:7:alu_1_bit|mux2|f~0_combout )))) # (!\operation[1]~0_combout  & 
// ((\ALULoop:7:alu_1_bit|fadder|sum~0_combout  & ((\ALULoop:7:alu_1_bit|mux5to1|Mux0~0_combout ) # (\ALULoop:7:alu_1_bit|mux2|f~0_combout ))) # (!\ALULoop:7:alu_1_bit|fadder|sum~0_combout  & (\ALULoop:7:alu_1_bit|mux5to1|Mux0~0_combout  & 
// \ALULoop:7:alu_1_bit|mux2|f~0_combout ))))

	.dataa(\ALULoop:7:alu_1_bit|fadder|sum~0_combout ),
	.datab(\operation[1]~0_combout ),
	.datac(\ALULoop:7:alu_1_bit|mux5to1|Mux0~0_combout ),
	.datad(\ALULoop:7:alu_1_bit|mux2|f~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:7:alu_1_bit|mux5to1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:7:alu_1_bit|mux5to1|Mux0~1 .lut_mask = 16'hB668;
defparam \ALULoop:7:alu_1_bit|mux5to1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb \ALULoop:7:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALULoop:7:alu_1_bit|mux5to1|Mux0~2_combout  = (\Equal4~0_combout  & (\ALULoop:7:alu_1_bit|fadder|sum~0_combout )) # (!\Equal4~0_combout  & ((\ALULoop:7:alu_1_bit|mux5to1|Mux0~1_combout )))

	.dataa(\ALULoop:7:alu_1_bit|fadder|sum~0_combout ),
	.datab(\ALULoop:7:alu_1_bit|mux5to1|Mux0~1_combout ),
	.datac(\Equal4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALULoop:7:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:7:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hACAC;
defparam \ALULoop:7:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneive_lcell_comb \ALULoop:8:alu_1_bit|fadder|sum~0 (
// Equation(s):
// \ALULoop:8:alu_1_bit|fadder|sum~0_combout  = \A[8]~input_o  $ (((\OPCODE[2]~input_o  & (\OPCODE[0]~input_o  $ (\OPCODE[1]~input_o )))))

	.dataa(\A[8]~input_o ),
	.datab(\OPCODE[0]~input_o ),
	.datac(\OPCODE[1]~input_o ),
	.datad(\OPCODE[2]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:8:alu_1_bit|fadder|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:8:alu_1_bit|fadder|sum~0 .lut_mask = 16'h96AA;
defparam \ALULoop:8:alu_1_bit|fadder|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
cycloneive_lcell_comb \ALULoop:8:alu_1_bit|mux5to1|Mux0~0 (
// Equation(s):
// \ALULoop:8:alu_1_bit|mux5to1|Mux0~0_combout  = (\operation[0]~1_combout  & ((\ALULoop:7:alu_1_bit|fadder|carryOut~0_combout ) # (!\operation[1]~0_combout )))

	.dataa(\ALULoop:7:alu_1_bit|fadder|carryOut~0_combout ),
	.datab(\operation[1]~0_combout ),
	.datac(gnd),
	.datad(\operation[0]~1_combout ),
	.cin(gnd),
	.combout(\ALULoop:8:alu_1_bit|mux5to1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:8:alu_1_bit|mux5to1|Mux0~0 .lut_mask = 16'hBB00;
defparam \ALULoop:8:alu_1_bit|mux5to1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \ALULoop:8:alu_1_bit|mux5to1|Mux0~1 (
// Equation(s):
// \ALULoop:8:alu_1_bit|mux5to1|Mux0~1_combout  = (\operation[1]~0_combout  & (\ALULoop:8:alu_1_bit|mux2|f~0_combout  $ (\ALULoop:8:alu_1_bit|mux5to1|Mux0~0_combout  $ (\ALULoop:8:alu_1_bit|fadder|sum~0_combout )))) # (!\operation[1]~0_combout  & 
// ((\ALULoop:8:alu_1_bit|mux2|f~0_combout  & ((\ALULoop:8:alu_1_bit|mux5to1|Mux0~0_combout ) # (\ALULoop:8:alu_1_bit|fadder|sum~0_combout ))) # (!\ALULoop:8:alu_1_bit|mux2|f~0_combout  & (\ALULoop:8:alu_1_bit|mux5to1|Mux0~0_combout  & 
// \ALULoop:8:alu_1_bit|fadder|sum~0_combout ))))

	.dataa(\ALULoop:8:alu_1_bit|mux2|f~0_combout ),
	.datab(\operation[1]~0_combout ),
	.datac(\ALULoop:8:alu_1_bit|mux5to1|Mux0~0_combout ),
	.datad(\ALULoop:8:alu_1_bit|fadder|sum~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:8:alu_1_bit|mux5to1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:8:alu_1_bit|mux5to1|Mux0~1 .lut_mask = 16'hB668;
defparam \ALULoop:8:alu_1_bit|mux5to1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \ALULoop:8:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALULoop:8:alu_1_bit|mux5to1|Mux0~2_combout  = (\Equal4~0_combout  & (\ALULoop:8:alu_1_bit|fadder|sum~0_combout )) # (!\Equal4~0_combout  & ((\ALULoop:8:alu_1_bit|mux5to1|Mux0~1_combout )))

	.dataa(\ALULoop:8:alu_1_bit|fadder|sum~0_combout ),
	.datab(\ALULoop:8:alu_1_bit|mux5to1|Mux0~1_combout ),
	.datac(\Equal4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALULoop:8:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:8:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hACAC;
defparam \ALULoop:8:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \ALULoop:9:alu_1_bit|fadder|sum~0 (
// Equation(s):
// \ALULoop:9:alu_1_bit|fadder|sum~0_combout  = \A[9]~input_o  $ (((\OPCODE[2]~input_o  & (\OPCODE[0]~input_o  $ (\OPCODE[1]~input_o )))))

	.dataa(\A[9]~input_o ),
	.datab(\OPCODE[0]~input_o ),
	.datac(\OPCODE[1]~input_o ),
	.datad(\OPCODE[2]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:9:alu_1_bit|fadder|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:9:alu_1_bit|fadder|sum~0 .lut_mask = 16'h96AA;
defparam \ALULoop:9:alu_1_bit|fadder|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \ALULoop:9:alu_1_bit|mux5to1|Mux0~0 (
// Equation(s):
// \ALULoop:9:alu_1_bit|mux5to1|Mux0~0_combout  = (\operation[0]~1_combout  & ((\ALULoop:8:alu_1_bit|fadder|carryOut~0_combout ) # (!\operation[1]~0_combout )))

	.dataa(\ALULoop:8:alu_1_bit|fadder|carryOut~0_combout ),
	.datab(\operation[1]~0_combout ),
	.datac(gnd),
	.datad(\operation[0]~1_combout ),
	.cin(gnd),
	.combout(\ALULoop:9:alu_1_bit|mux5to1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:9:alu_1_bit|mux5to1|Mux0~0 .lut_mask = 16'hBB00;
defparam \ALULoop:9:alu_1_bit|mux5to1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \ALULoop:9:alu_1_bit|mux5to1|Mux0~1 (
// Equation(s):
// \ALULoop:9:alu_1_bit|mux5to1|Mux0~1_combout  = (\operation[1]~0_combout  & (\ALULoop:9:alu_1_bit|mux2|f~0_combout  $ (\ALULoop:9:alu_1_bit|fadder|sum~0_combout  $ (\ALULoop:9:alu_1_bit|mux5to1|Mux0~0_combout )))) # (!\operation[1]~0_combout  & 
// ((\ALULoop:9:alu_1_bit|mux2|f~0_combout  & ((\ALULoop:9:alu_1_bit|fadder|sum~0_combout ) # (\ALULoop:9:alu_1_bit|mux5to1|Mux0~0_combout ))) # (!\ALULoop:9:alu_1_bit|mux2|f~0_combout  & (\ALULoop:9:alu_1_bit|fadder|sum~0_combout  & 
// \ALULoop:9:alu_1_bit|mux5to1|Mux0~0_combout ))))

	.dataa(\ALULoop:9:alu_1_bit|mux2|f~0_combout ),
	.datab(\operation[1]~0_combout ),
	.datac(\ALULoop:9:alu_1_bit|fadder|sum~0_combout ),
	.datad(\ALULoop:9:alu_1_bit|mux5to1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:9:alu_1_bit|mux5to1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:9:alu_1_bit|mux5to1|Mux0~1 .lut_mask = 16'hB668;
defparam \ALULoop:9:alu_1_bit|mux5to1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \ALULoop:9:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALULoop:9:alu_1_bit|mux5to1|Mux0~2_combout  = (\Equal4~0_combout  & (\ALULoop:9:alu_1_bit|fadder|sum~0_combout )) # (!\Equal4~0_combout  & ((\ALULoop:9:alu_1_bit|mux5to1|Mux0~1_combout )))

	.dataa(gnd),
	.datab(\ALULoop:9:alu_1_bit|fadder|sum~0_combout ),
	.datac(\ALULoop:9:alu_1_bit|mux5to1|Mux0~1_combout ),
	.datad(\Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:9:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:9:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hCCF0;
defparam \ALULoop:9:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \ALULoop:10:alu_1_bit|fadder|sum~0 (
// Equation(s):
// \ALULoop:10:alu_1_bit|fadder|sum~0_combout  = \A[10]~input_o  $ (((\OPCODE[2]~input_o  & (\OPCODE[0]~input_o  $ (\OPCODE[1]~input_o )))))

	.dataa(\A[10]~input_o ),
	.datab(\OPCODE[0]~input_o ),
	.datac(\OPCODE[1]~input_o ),
	.datad(\OPCODE[2]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:10:alu_1_bit|fadder|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:10:alu_1_bit|fadder|sum~0 .lut_mask = 16'h96AA;
defparam \ALULoop:10:alu_1_bit|fadder|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneive_lcell_comb \ALULoop:10:alu_1_bit|mux5to1|Mux0~0 (
// Equation(s):
// \ALULoop:10:alu_1_bit|mux5to1|Mux0~0_combout  = (\operation[0]~1_combout  & ((\ALULoop:9:alu_1_bit|fadder|carryOut~0_combout ) # (!\operation[1]~0_combout )))

	.dataa(\ALULoop:9:alu_1_bit|fadder|carryOut~0_combout ),
	.datab(\operation[1]~0_combout ),
	.datac(gnd),
	.datad(\operation[0]~1_combout ),
	.cin(gnd),
	.combout(\ALULoop:10:alu_1_bit|mux5to1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:10:alu_1_bit|mux5to1|Mux0~0 .lut_mask = 16'hBB00;
defparam \ALULoop:10:alu_1_bit|mux5to1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \ALULoop:10:alu_1_bit|mux5to1|Mux0~1 (
// Equation(s):
// \ALULoop:10:alu_1_bit|mux5to1|Mux0~1_combout  = (\operation[1]~0_combout  & (\ALULoop:10:alu_1_bit|fadder|sum~0_combout  $ (\ALULoop:10:alu_1_bit|mux5to1|Mux0~0_combout  $ (\ALULoop:10:alu_1_bit|mux2|f~0_combout )))) # (!\operation[1]~0_combout  & 
// ((\ALULoop:10:alu_1_bit|fadder|sum~0_combout  & ((\ALULoop:10:alu_1_bit|mux5to1|Mux0~0_combout ) # (\ALULoop:10:alu_1_bit|mux2|f~0_combout ))) # (!\ALULoop:10:alu_1_bit|fadder|sum~0_combout  & (\ALULoop:10:alu_1_bit|mux5to1|Mux0~0_combout  & 
// \ALULoop:10:alu_1_bit|mux2|f~0_combout ))))

	.dataa(\operation[1]~0_combout ),
	.datab(\ALULoop:10:alu_1_bit|fadder|sum~0_combout ),
	.datac(\ALULoop:10:alu_1_bit|mux5to1|Mux0~0_combout ),
	.datad(\ALULoop:10:alu_1_bit|mux2|f~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:10:alu_1_bit|mux5to1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:10:alu_1_bit|mux5to1|Mux0~1 .lut_mask = 16'hD668;
defparam \ALULoop:10:alu_1_bit|mux5to1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \ALULoop:10:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALULoop:10:alu_1_bit|mux5to1|Mux0~2_combout  = (\Equal4~0_combout  & (\ALULoop:10:alu_1_bit|fadder|sum~0_combout )) # (!\Equal4~0_combout  & ((\ALULoop:10:alu_1_bit|mux5to1|Mux0~1_combout )))

	.dataa(\Equal4~0_combout ),
	.datab(\ALULoop:10:alu_1_bit|fadder|sum~0_combout ),
	.datac(gnd),
	.datad(\ALULoop:10:alu_1_bit|mux5to1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALULoop:10:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:10:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hDD88;
defparam \ALULoop:10:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N26
cycloneive_lcell_comb \ALULoop:11:alu_1_bit|mux5to1|Mux0~0 (
// Equation(s):
// \ALULoop:11:alu_1_bit|mux5to1|Mux0~0_combout  = (\operation[0]~1_combout  & ((\ALULoop:10:alu_1_bit|fadder|carryOut~0_combout ) # (!\operation[1]~0_combout )))

	.dataa(gnd),
	.datab(\operation[1]~0_combout ),
	.datac(\ALULoop:10:alu_1_bit|fadder|carryOut~0_combout ),
	.datad(\operation[0]~1_combout ),
	.cin(gnd),
	.combout(\ALULoop:11:alu_1_bit|mux5to1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:11:alu_1_bit|mux5to1|Mux0~0 .lut_mask = 16'hF300;
defparam \ALULoop:11:alu_1_bit|mux5to1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
cycloneive_lcell_comb \ALULoop:11:alu_1_bit|fadder|sum~0 (
// Equation(s):
// \ALULoop:11:alu_1_bit|fadder|sum~0_combout  = \A[11]~input_o  $ (((\OPCODE[2]~input_o  & (\OPCODE[0]~input_o  $ (\OPCODE[1]~input_o )))))

	.dataa(\A[11]~input_o ),
	.datab(\OPCODE[0]~input_o ),
	.datac(\OPCODE[1]~input_o ),
	.datad(\OPCODE[2]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:11:alu_1_bit|fadder|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:11:alu_1_bit|fadder|sum~0 .lut_mask = 16'h96AA;
defparam \ALULoop:11:alu_1_bit|fadder|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
cycloneive_lcell_comb \ALULoop:11:alu_1_bit|mux5to1|Mux0~1 (
// Equation(s):
// \ALULoop:11:alu_1_bit|mux5to1|Mux0~1_combout  = (\operation[1]~0_combout  & (\ALULoop:11:alu_1_bit|mux5to1|Mux0~0_combout  $ (\ALULoop:11:alu_1_bit|mux2|f~0_combout  $ (\ALULoop:11:alu_1_bit|fadder|sum~0_combout )))) # (!\operation[1]~0_combout  & 
// ((\ALULoop:11:alu_1_bit|mux5to1|Mux0~0_combout  & ((\ALULoop:11:alu_1_bit|mux2|f~0_combout ) # (\ALULoop:11:alu_1_bit|fadder|sum~0_combout ))) # (!\ALULoop:11:alu_1_bit|mux5to1|Mux0~0_combout  & (\ALULoop:11:alu_1_bit|mux2|f~0_combout  & 
// \ALULoop:11:alu_1_bit|fadder|sum~0_combout ))))

	.dataa(\ALULoop:11:alu_1_bit|mux5to1|Mux0~0_combout ),
	.datab(\ALULoop:11:alu_1_bit|mux2|f~0_combout ),
	.datac(\ALULoop:11:alu_1_bit|fadder|sum~0_combout ),
	.datad(\operation[1]~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:11:alu_1_bit|mux5to1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:11:alu_1_bit|mux5to1|Mux0~1 .lut_mask = 16'h96E8;
defparam \ALULoop:11:alu_1_bit|mux5to1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N14
cycloneive_lcell_comb \ALULoop:11:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALULoop:11:alu_1_bit|mux5to1|Mux0~2_combout  = (\Equal4~0_combout  & ((\ALULoop:11:alu_1_bit|fadder|sum~0_combout ))) # (!\Equal4~0_combout  & (\ALULoop:11:alu_1_bit|mux5to1|Mux0~1_combout ))

	.dataa(gnd),
	.datab(\ALULoop:11:alu_1_bit|mux5to1|Mux0~1_combout ),
	.datac(\ALULoop:11:alu_1_bit|fadder|sum~0_combout ),
	.datad(\Equal4~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:11:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:11:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hF0CC;
defparam \ALULoop:11:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
cycloneive_lcell_comb \ALULoop:12:alu_1_bit|mux5to1|Mux0~0 (
// Equation(s):
// \ALULoop:12:alu_1_bit|mux5to1|Mux0~0_combout  = (\operation[0]~1_combout  & ((\ALULoop:11:alu_1_bit|fadder|carryOut~0_combout ) # (!\operation[1]~0_combout )))

	.dataa(\operation[0]~1_combout ),
	.datab(\ALULoop:11:alu_1_bit|fadder|carryOut~0_combout ),
	.datac(gnd),
	.datad(\operation[1]~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:12:alu_1_bit|mux5to1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:12:alu_1_bit|mux5to1|Mux0~0 .lut_mask = 16'h88AA;
defparam \ALULoop:12:alu_1_bit|mux5to1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
cycloneive_lcell_comb \ALULoop:12:alu_1_bit|fadder|sum~0 (
// Equation(s):
// \ALULoop:12:alu_1_bit|fadder|sum~0_combout  = \A[12]~input_o  $ (((\OPCODE[2]~input_o  & (\OPCODE[1]~input_o  $ (\OPCODE[0]~input_o )))))

	.dataa(\OPCODE[1]~input_o ),
	.datab(\OPCODE[2]~input_o ),
	.datac(\OPCODE[0]~input_o ),
	.datad(\A[12]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:12:alu_1_bit|fadder|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:12:alu_1_bit|fadder|sum~0 .lut_mask = 16'hB748;
defparam \ALULoop:12:alu_1_bit|fadder|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
cycloneive_lcell_comb \ALULoop:12:alu_1_bit|mux5to1|Mux0~1 (
// Equation(s):
// \ALULoop:12:alu_1_bit|mux5to1|Mux0~1_combout  = (\operation[1]~0_combout  & (\ALULoop:12:alu_1_bit|mux5to1|Mux0~0_combout  $ (\ALULoop:12:alu_1_bit|fadder|sum~0_combout  $ (\ALULoop:12:alu_1_bit|mux2|f~0_combout )))) # (!\operation[1]~0_combout  & 
// ((\ALULoop:12:alu_1_bit|mux5to1|Mux0~0_combout  & ((\ALULoop:12:alu_1_bit|fadder|sum~0_combout ) # (\ALULoop:12:alu_1_bit|mux2|f~0_combout ))) # (!\ALULoop:12:alu_1_bit|mux5to1|Mux0~0_combout  & (\ALULoop:12:alu_1_bit|fadder|sum~0_combout  & 
// \ALULoop:12:alu_1_bit|mux2|f~0_combout ))))

	.dataa(\operation[1]~0_combout ),
	.datab(\ALULoop:12:alu_1_bit|mux5to1|Mux0~0_combout ),
	.datac(\ALULoop:12:alu_1_bit|fadder|sum~0_combout ),
	.datad(\ALULoop:12:alu_1_bit|mux2|f~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:12:alu_1_bit|mux5to1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:12:alu_1_bit|mux5to1|Mux0~1 .lut_mask = 16'hD668;
defparam \ALULoop:12:alu_1_bit|mux5to1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
cycloneive_lcell_comb \ALULoop:12:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALULoop:12:alu_1_bit|mux5to1|Mux0~2_combout  = (\Equal4~0_combout  & ((\ALULoop:12:alu_1_bit|fadder|sum~0_combout ))) # (!\Equal4~0_combout  & (\ALULoop:12:alu_1_bit|mux5to1|Mux0~1_combout ))

	.dataa(\ALULoop:12:alu_1_bit|mux5to1|Mux0~1_combout ),
	.datab(\ALULoop:12:alu_1_bit|fadder|sum~0_combout ),
	.datac(\Equal4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALULoop:12:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:12:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hCACA;
defparam \ALULoop:12:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
cycloneive_lcell_comb \ALULoop:13:alu_1_bit|mux5to1|Mux0~0 (
// Equation(s):
// \ALULoop:13:alu_1_bit|mux5to1|Mux0~0_combout  = (\operation[0]~1_combout  & ((\ALULoop:12:alu_1_bit|fadder|carryOut~0_combout ) # (!\operation[1]~0_combout )))

	.dataa(\operation[0]~1_combout ),
	.datab(\operation[1]~0_combout ),
	.datac(gnd),
	.datad(\ALULoop:12:alu_1_bit|fadder|carryOut~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:13:alu_1_bit|mux5to1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:13:alu_1_bit|mux5to1|Mux0~0 .lut_mask = 16'hAA22;
defparam \ALULoop:13:alu_1_bit|mux5to1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
cycloneive_lcell_comb \ALULoop:13:alu_1_bit|fadder|sum~0 (
// Equation(s):
// \ALULoop:13:alu_1_bit|fadder|sum~0_combout  = \A[13]~input_o  $ (((\OPCODE[2]~input_o  & (\OPCODE[0]~input_o  $ (\OPCODE[1]~input_o )))))

	.dataa(\OPCODE[0]~input_o ),
	.datab(\OPCODE[2]~input_o ),
	.datac(\A[13]~input_o ),
	.datad(\OPCODE[1]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:13:alu_1_bit|fadder|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:13:alu_1_bit|fadder|sum~0 .lut_mask = 16'hB478;
defparam \ALULoop:13:alu_1_bit|fadder|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneive_lcell_comb \ALULoop:13:alu_1_bit|mux5to1|Mux0~1 (
// Equation(s):
// \ALULoop:13:alu_1_bit|mux5to1|Mux0~1_combout  = (\operation[1]~0_combout  & (\ALULoop:13:alu_1_bit|mux2|f~0_combout  $ (\ALULoop:13:alu_1_bit|mux5to1|Mux0~0_combout  $ (\ALULoop:13:alu_1_bit|fadder|sum~0_combout )))) # (!\operation[1]~0_combout  & 
// ((\ALULoop:13:alu_1_bit|mux2|f~0_combout  & ((\ALULoop:13:alu_1_bit|mux5to1|Mux0~0_combout ) # (\ALULoop:13:alu_1_bit|fadder|sum~0_combout ))) # (!\ALULoop:13:alu_1_bit|mux2|f~0_combout  & (\ALULoop:13:alu_1_bit|mux5to1|Mux0~0_combout  & 
// \ALULoop:13:alu_1_bit|fadder|sum~0_combout ))))

	.dataa(\ALULoop:13:alu_1_bit|mux2|f~0_combout ),
	.datab(\ALULoop:13:alu_1_bit|mux5to1|Mux0~0_combout ),
	.datac(\ALULoop:13:alu_1_bit|fadder|sum~0_combout ),
	.datad(\operation[1]~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:13:alu_1_bit|mux5to1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:13:alu_1_bit|mux5to1|Mux0~1 .lut_mask = 16'h96E8;
defparam \ALULoop:13:alu_1_bit|mux5to1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
cycloneive_lcell_comb \ALULoop:13:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALULoop:13:alu_1_bit|mux5to1|Mux0~2_combout  = (\Equal4~0_combout  & ((\ALULoop:13:alu_1_bit|fadder|sum~0_combout ))) # (!\Equal4~0_combout  & (\ALULoop:13:alu_1_bit|mux5to1|Mux0~1_combout ))

	.dataa(gnd),
	.datab(\ALULoop:13:alu_1_bit|mux5to1|Mux0~1_combout ),
	.datac(\Equal4~0_combout ),
	.datad(\ALULoop:13:alu_1_bit|fadder|sum~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:13:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:13:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hFC0C;
defparam \ALULoop:13:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cycloneive_lcell_comb \ALULoop:14:alu_1_bit|fadder|sum~0 (
// Equation(s):
// \ALULoop:14:alu_1_bit|fadder|sum~0_combout  = \A[14]~input_o  $ (((\OPCODE[2]~input_o  & (\OPCODE[1]~input_o  $ (\OPCODE[0]~input_o )))))

	.dataa(\OPCODE[1]~input_o ),
	.datab(\OPCODE[2]~input_o ),
	.datac(\OPCODE[0]~input_o ),
	.datad(\A[14]~input_o ),
	.cin(gnd),
	.combout(\ALULoop:14:alu_1_bit|fadder|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:14:alu_1_bit|fadder|sum~0 .lut_mask = 16'hB748;
defparam \ALULoop:14:alu_1_bit|fadder|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
cycloneive_lcell_comb \ALULoop:14:alu_1_bit|mux5to1|Mux0~0 (
// Equation(s):
// \ALULoop:14:alu_1_bit|mux5to1|Mux0~0_combout  = (\operation[0]~1_combout  & ((\ALULoop:13:alu_1_bit|fadder|carryOut~0_combout ) # (!\operation[1]~0_combout )))

	.dataa(\operation[0]~1_combout ),
	.datab(\operation[1]~0_combout ),
	.datac(\ALULoop:13:alu_1_bit|fadder|carryOut~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALULoop:14:alu_1_bit|mux5to1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:14:alu_1_bit|mux5to1|Mux0~0 .lut_mask = 16'hA2A2;
defparam \ALULoop:14:alu_1_bit|mux5to1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
cycloneive_lcell_comb \ALULoop:14:alu_1_bit|mux5to1|Mux0~1 (
// Equation(s):
// \ALULoop:14:alu_1_bit|mux5to1|Mux0~1_combout  = (\operation[1]~0_combout  & (\ALULoop:14:alu_1_bit|fadder|sum~0_combout  $ (\ALULoop:14:alu_1_bit|mux2|f~0_combout  $ (\ALULoop:14:alu_1_bit|mux5to1|Mux0~0_combout )))) # (!\operation[1]~0_combout  & 
// ((\ALULoop:14:alu_1_bit|fadder|sum~0_combout  & ((\ALULoop:14:alu_1_bit|mux2|f~0_combout ) # (\ALULoop:14:alu_1_bit|mux5to1|Mux0~0_combout ))) # (!\ALULoop:14:alu_1_bit|fadder|sum~0_combout  & (\ALULoop:14:alu_1_bit|mux2|f~0_combout  & 
// \ALULoop:14:alu_1_bit|mux5to1|Mux0~0_combout ))))

	.dataa(\ALULoop:14:alu_1_bit|fadder|sum~0_combout ),
	.datab(\ALULoop:14:alu_1_bit|mux2|f~0_combout ),
	.datac(\ALULoop:14:alu_1_bit|mux5to1|Mux0~0_combout ),
	.datad(\operation[1]~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:14:alu_1_bit|mux5to1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:14:alu_1_bit|mux5to1|Mux0~1 .lut_mask = 16'h96E8;
defparam \ALULoop:14:alu_1_bit|mux5to1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
cycloneive_lcell_comb \ALULoop:14:alu_1_bit|mux5to1|Mux0~2 (
// Equation(s):
// \ALULoop:14:alu_1_bit|mux5to1|Mux0~2_combout  = (\Equal4~0_combout  & ((\ALULoop:14:alu_1_bit|fadder|sum~0_combout ))) # (!\Equal4~0_combout  & (\ALULoop:14:alu_1_bit|mux5to1|Mux0~1_combout ))

	.dataa(gnd),
	.datab(\ALULoop:14:alu_1_bit|mux5to1|Mux0~1_combout ),
	.datac(\Equal4~0_combout ),
	.datad(\ALULoop:14:alu_1_bit|fadder|sum~0_combout ),
	.cin(gnd),
	.combout(\ALULoop:14:alu_1_bit|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALULoop:14:alu_1_bit|mux5to1|Mux0~2 .lut_mask = 16'hFC0C;
defparam \ALULoop:14:alu_1_bit|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
cycloneive_lcell_comb \lastALU|mux5to1|Mux0~0 (
// Equation(s):
// \lastALU|mux5to1|Mux0~0_combout  = (\operation[0]~1_combout  & ((\ALULoop:14:alu_1_bit|fadder|carryOut~0_combout ) # (!\operation[1]~0_combout )))

	.dataa(\ALULoop:14:alu_1_bit|fadder|carryOut~0_combout ),
	.datab(\operation[1]~0_combout ),
	.datac(gnd),
	.datad(\operation[0]~1_combout ),
	.cin(gnd),
	.combout(\lastALU|mux5to1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \lastALU|mux5to1|Mux0~0 .lut_mask = 16'hBB00;
defparam \lastALU|mux5to1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
cycloneive_lcell_comb \lastALU|fadder|sum~0 (
// Equation(s):
// \lastALU|fadder|sum~0_combout  = \A[15]~input_o  $ (((\OPCODE[2]~input_o  & (\OPCODE[0]~input_o  $ (\OPCODE[1]~input_o )))))

	.dataa(\A[15]~input_o ),
	.datab(\OPCODE[0]~input_o ),
	.datac(\OPCODE[1]~input_o ),
	.datad(\OPCODE[2]~input_o ),
	.cin(gnd),
	.combout(\lastALU|fadder|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \lastALU|fadder|sum~0 .lut_mask = 16'h96AA;
defparam \lastALU|fadder|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cycloneive_lcell_comb \lastALU|mux5to1|Mux0~1 (
// Equation(s):
// \lastALU|mux5to1|Mux0~1_combout  = (\operation[1]~0_combout  & (\lastALU|mux5to1|Mux0~0_combout  $ (\lastALU|fadder|sum~0_combout  $ (\lastALU|mux2|f~0_combout )))) # (!\operation[1]~0_combout  & ((\lastALU|mux5to1|Mux0~0_combout  & 
// ((\lastALU|fadder|sum~0_combout ) # (\lastALU|mux2|f~0_combout ))) # (!\lastALU|mux5to1|Mux0~0_combout  & (\lastALU|fadder|sum~0_combout  & \lastALU|mux2|f~0_combout ))))

	.dataa(\lastALU|mux5to1|Mux0~0_combout ),
	.datab(\lastALU|fadder|sum~0_combout ),
	.datac(\lastALU|mux2|f~0_combout ),
	.datad(\operation[1]~0_combout ),
	.cin(gnd),
	.combout(\lastALU|mux5to1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \lastALU|mux5to1|Mux0~1 .lut_mask = 16'h96E8;
defparam \lastALU|mux5to1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N30
cycloneive_lcell_comb \lastALU|mux5to1|Mux0~2 (
// Equation(s):
// \lastALU|mux5to1|Mux0~2_combout  = (\Equal4~0_combout  & ((\lastALU|fadder|sum~0_combout ))) # (!\Equal4~0_combout  & (\lastALU|mux5to1|Mux0~1_combout ))

	.dataa(\Equal4~0_combout ),
	.datab(\lastALU|mux5to1|Mux0~1_combout ),
	.datac(gnd),
	.datad(\lastALU|fadder|sum~0_combout ),
	.cin(gnd),
	.combout(\lastALU|mux5to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \lastALU|mux5to1|Mux0~2 .lut_mask = 16'hEE44;
defparam \lastALU|mux5to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

assign overflow = \overflow~output_o ;

assign result[0] = \result[0]~output_o ;

assign result[1] = \result[1]~output_o ;

assign result[2] = \result[2]~output_o ;

assign result[3] = \result[3]~output_o ;

assign result[4] = \result[4]~output_o ;

assign result[5] = \result[5]~output_o ;

assign result[6] = \result[6]~output_o ;

assign result[7] = \result[7]~output_o ;

assign result[8] = \result[8]~output_o ;

assign result[9] = \result[9]~output_o ;

assign result[10] = \result[10]~output_o ;

assign result[11] = \result[11]~output_o ;

assign result[12] = \result[12]~output_o ;

assign result[13] = \result[13]~output_o ;

assign result[14] = \result[14]~output_o ;

assign result[15] = \result[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
