CAPI=2:
name: ohwr:wrpc:xwr_si549_interface
description: This is the Si549 I2C master / wishbone slave (record port map)

filesets:
  rtl:
    depend:
      - ohwr:wrpc:wr_si549_interface
    files:
      - wr_si549_interface/xwr_si549_interface.vhd
    file_type: vhdlSource

targets:
  default: &default
    filesets:
      - rtl
    toplevel: xwr_si549_interface