<dec f='llvm/llvm/include/llvm/Analysis/LoopAccessAnalysis.h' l='46' type='static bool llvm::VectorizerParams::isInterleaveForced()'/>
<doc f='llvm/llvm/include/llvm/Analysis/LoopAccessAnalysis.h' l='45'>/// True if force-vector-interleave was specified by the user.</doc>
<def f='llvm/llvm/lib/Analysis/LoopAccessAnalysis.cpp' l='132' ll='134' type='static bool llvm::VectorizerParams::isInterleaveForced()'/>
<use f='llvm/llvm/lib/Transforms/Vectorize/LoopVectorizationLegality.cpp' l='89' u='c' c='_ZN4llvm18LoopVectorizeHintsC1EPKNS_4LoopEbRNS_25OptimizationRemarkEmitterE'/>
