=============================================================================
============== Test tcgen05.ld.sync.aligned.32x32b.x1 =====================
=============================================================================
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
=============================================================================
============= Test tcgen05.st+ld.sync.aligned.32x32b.x1 ====================
=============================================================================
TMEM Store[0] + Load[0] Latency: 15 clock cycles
TMEM Store[0] + Load[0] Latency: 15 clock cycles
TMEM Store[0] + Load[0] Latency: 15 clock cycles
TMEM Store[0] + Load[0] Latency: 15 clock cycles
TMEM Store[0] + Load[0] Latency: 15 clock cycles
TMEM Store[0] + Load[0] Latency: 15 clock cycles
TMEM Store[0] + Load[0] Latency: 15 clock cycles
TMEM Store[0] + Load[0] Latency: 15 clock cycles
  
  
=============================================================================
============== Test tcgen05.ld.sync.aligned.32x32b.x2 =====================
=============================================================================
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
TMEM Load[0] Latency: 13 clock cycles
=============================================================================
============= Test tcgen05.st+ld.sync.aligned.32x32b.x2 ====================
=============================================================================
TMEM Store[0] + Load[0] Latency: 15 clock cycles
TMEM Store[0] + Load[0] Latency: 15 clock cycles
TMEM Store[0] + Load[0] Latency: 15 clock cycles
TMEM Store[0] + Load[0] Latency: 15 clock cycles
TMEM Store[0] + Load[0] Latency: 15 clock cycles
TMEM Store[0] + Load[0] Latency: 15 clock cycles
TMEM Store[0] + Load[0] Latency: 15 clock cycles
TMEM Store[0] + Load[0] Latency: 15 clock cycles
  
  
=============================================================================
============== Test tcgen05.ld.sync.aligned.32x32b.x4 =====================
=============================================================================
TMEM Load[0] Latency: 14 clock cycles
TMEM Load[0] Latency: 14 clock cycles
TMEM Load[0] Latency: 14 clock cycles
TMEM Load[0] Latency: 14 clock cycles
TMEM Load[0] Latency: 14 clock cycles
TMEM Load[0] Latency: 14 clock cycles
TMEM Load[0] Latency: 14 clock cycles
TMEM Load[0] Latency: 14 clock cycles
=============================================================================
============= Test tcgen05.st+ld.sync.aligned.32x32b.x4 ====================
=============================================================================
TMEM Store[0] + Load[0] Latency: 16 clock cycles
TMEM Store[0] + Load[0] Latency: 16 clock cycles
TMEM Store[0] + Load[0] Latency: 16 clock cycles
TMEM Store[0] + Load[0] Latency: 16 clock cycles
TMEM Store[0] + Load[0] Latency: 16 clock cycles
TMEM Store[0] + Load[0] Latency: 16 clock cycles
TMEM Store[0] + Load[0] Latency: 16 clock cycles
TMEM Store[0] + Load[0] Latency: 16 clock cycles
  
  
=============================================================================
============== Test tcgen05.ld.sync.aligned.32x32b.x8 =====================
=============================================================================
TMEM Load[0] Latency: 16 clock cycles
TMEM Load[0] Latency: 16 clock cycles
TMEM Load[0] Latency: 16 clock cycles
TMEM Load[0] Latency: 16 clock cycles
TMEM Load[0] Latency: 16 clock cycles
TMEM Load[0] Latency: 16 clock cycles
TMEM Load[0] Latency: 16 clock cycles
TMEM Load[0] Latency: 16 clock cycles
=============================================================================
============= Test tcgen05.st+ld.sync.aligned.32x32b.x8 ====================
=============================================================================
TMEM Store[0] + Load[0] Latency: 20 clock cycles
TMEM Store[0] + Load[0] Latency: 20 clock cycles
TMEM Store[0] + Load[0] Latency: 20 clock cycles
TMEM Store[0] + Load[0] Latency: 20 clock cycles
TMEM Store[0] + Load[0] Latency: 20 clock cycles
TMEM Store[0] + Load[0] Latency: 20 clock cycles
TMEM Store[0] + Load[0] Latency: 20 clock cycles
TMEM Store[0] + Load[0] Latency: 20 clock cycles
  
  
=============================================================================
============== Test tcgen05.ld.sync.aligned.32x32b.x16 =====================
=============================================================================
TMEM Load[0] Latency: 20 clock cycles
TMEM Load[0] Latency: 20 clock cycles
TMEM Load[0] Latency: 20 clock cycles
TMEM Load[0] Latency: 20 clock cycles
TMEM Load[0] Latency: 20 clock cycles
TMEM Load[0] Latency: 20 clock cycles
TMEM Load[0] Latency: 20 clock cycles
TMEM Load[0] Latency: 20 clock cycles
=============================================================================
============= Test tcgen05.st+ld.sync.aligned.32x32b.x16 ====================
=============================================================================
TMEM Store[0] + Load[0] Latency: 28 clock cycles
TMEM Store[0] + Load[0] Latency: 28 clock cycles
TMEM Store[0] + Load[0] Latency: 28 clock cycles
TMEM Store[0] + Load[0] Latency: 28 clock cycles
TMEM Store[0] + Load[0] Latency: 28 clock cycles
TMEM Store[0] + Load[0] Latency: 28 clock cycles
TMEM Store[0] + Load[0] Latency: 28 clock cycles
TMEM Store[0] + Load[0] Latency: 28 clock cycles
  
  
=============================================================================
============== Test tcgen05.ld.sync.aligned.32x32b.x32 =====================
=============================================================================
TMEM Load[0] Latency: 28 clock cycles
TMEM Load[0] Latency: 28 clock cycles
TMEM Load[0] Latency: 28 clock cycles
TMEM Load[0] Latency: 28 clock cycles
TMEM Load[0] Latency: 28 clock cycles
TMEM Load[0] Latency: 28 clock cycles
TMEM Load[0] Latency: 28 clock cycles
TMEM Load[0] Latency: 28 clock cycles
=============================================================================
============= Test tcgen05.st+ld.sync.aligned.32x32b.x32 ====================
=============================================================================
TMEM Store[0] + Load[0] Latency: 44 clock cycles
TMEM Store[0] + Load[0] Latency: 44 clock cycles
TMEM Store[0] + Load[0] Latency: 44 clock cycles
TMEM Store[0] + Load[0] Latency: 44 clock cycles
TMEM Store[0] + Load[0] Latency: 44 clock cycles
TMEM Store[0] + Load[0] Latency: 44 clock cycles
TMEM Store[0] + Load[0] Latency: 44 clock cycles
TMEM Store[0] + Load[0] Latency: 44 clock cycles
  
  
=============================================================================
============== Test tcgen05.ld.sync.aligned.32x32b.x64 =====================
=============================================================================
TMEM Load[0] Latency: 44 clock cycles
TMEM Load[0] Latency: 44 clock cycles
TMEM Load[0] Latency: 44 clock cycles
TMEM Load[0] Latency: 44 clock cycles
TMEM Load[0] Latency: 44 clock cycles
TMEM Load[0] Latency: 44 clock cycles
TMEM Load[0] Latency: 44 clock cycles
TMEM Load[0] Latency: 44 clock cycles
=============================================================================
============= Test tcgen05.st+ld.sync.aligned.32x32b.x64 ====================
=============================================================================
TMEM Store[0] + Load[0] Latency: 76 clock cycles
TMEM Store[0] + Load[0] Latency: 76 clock cycles
TMEM Store[0] + Load[0] Latency: 76 clock cycles
TMEM Store[0] + Load[0] Latency: 76 clock cycles
TMEM Store[0] + Load[0] Latency: 76 clock cycles
TMEM Store[0] + Load[0] Latency: 76 clock cycles
TMEM Store[0] + Load[0] Latency: 76 clock cycles
TMEM Store[0] + Load[0] Latency: 76 clock cycles
  
  
