
@ARTICLE{7878935, 
author={T. N. {Theis} and H. -. P. {Wong}}, 
journal={Computing in Science Engineering}, 
title={The End of Moore's Law: A New Beginning for Information Technology}, 
year={2017}, 
volume={19}, 
number={2}, 
pages={41-50}, 
keywords={information technology;research and development;Moore's law;information technology;Gordon Moore;semiconductor electronics;field effect transistor;research and development;Algorithm design and analysis;Field effect transistors;Switching circuits;Computer architecture;Random access memory;Moore's Law;Scientific computing;Memory management;introductory and survey;emerging technologies;algorithms implemented in hardware;memory technologies;neural nets;scientific computing}, 
doi={10.1109/MCSE.2017.29}, 
ISSN={1521-9615}, 
month={Mar},}



@ARTICLE{8401845, 
author={A. {Agrawal} and A. {Jaiswal} and C. {Lee} and K. {Roy}}, 
journal={IEEE Transactions on Circuits and Systems I: Regular Papers}, 
title={X-SRAM: Enabling In-Memory Boolean Computations in CMOS Static Random Access Memories}, 
year={2018}, 
volume={65}, 
number={12}, 
pages={4219-4232}, 
keywords={Boolean functions;cryptography;elemental semiconductors;logic circuits;logic gates;Monte Carlo methods;MOSFET circuits;SRAM chips;vectors;X-SRAM;CMOS static random access memories;silicon-based static random access memories;digital Boolean logic;ubiquitous metal-oxide-semiconductor transistor;conventional SRAM bit-cells;vector Boolean computations;in-memory vector computations;read-compute-store scheme;computed Boolean function;in-memory computations;nonstandard von-Neumann machine;memory accesses;computing platforms;von-Neumann computing architecture;in-memory Boolean computations;memory storage operations;data-intensive applications;throughput inefficiency;NAND;NOR;IMP;XOR logic gates;bit-cell topologies;8+T differential cell;8T cell;Monte-Carlo variation analysis;predictive transistor models;advanced encryption standard algorithm;Si;Random access memory;Standards;Computer architecture;Transistors;Throughput;Sensors;Logic gates;In-memory computing;SRAM;sense amplifier;von Neumann bottleneck}, 
doi={10.1109/TCSI.2018.2848999}, 
ISSN={1549-8328}, 
month={Dec},}

@ARTICLE{2018arXiv180208601J,
       author = {{Jaiswal}, Akhilesh and {Chakraborty}, Indranil and {Agrawal}, Amogh and
         {Roy}, Kaushik},
        title = "{8T SRAM Cell as a Multi-bit Dot Product Engine for Beyond von-Neumann Computing}",
      journal = {arXiv e-prints},
     keywords = {Computer Science - Emerging Technologies},
         year = "2018",
        month = "Feb",
          eid = {arXiv:1802.08601},
        pages = {arXiv:1802.08601},
archivePrefix = {arXiv},
       eprint = {1802.08601},
 primaryClass = {cs.ET},
       adsurl = {https://ui.adsabs.harvard.edu/abs/2018arXiv180208601J},
      adsnote = {Provided by the SAO/NASA Astrophysics Data System}
}



@ARTICLE{7875410, 
author={J. {Zhang} and Z. {Wang} and N. {Verma}}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={In-Memory Computation of a Machine-Learning Classifier in a Standard 6T SRAM Array}, 
year={2017}, 
volume={52}, 
number={4}, 
pages={915-924}, 
keywords={CMOS memory circuits;learning (artificial intelligence);pattern classification;SRAM chips;in-memory computation;machine-learning classifier;standard 6T SRAM array;peripheral circuit;mixed-signal weak classifier;training algorithm;circuit nonidealities;CMOS process;MNIST images;image-pixel feature;digital-MAC system;discrete system;size 130 nm;frequency 50 MHz;Training;Random access memory;Standards;Computer architecture;Boosting;Computational modeling;Machine learning algorithms;Analog computation;image detection;in-memory computation}, 
doi={10.1109/JSSC.2016.2642198}, 
ISSN={0018-9200}, 
month={April},}


@INPROCEEDINGS{6855225, 
author={M. {Kang} and M. {Keel} and N. R. {Shanbhag} and S. {Eilert} and K. {Curewitz}}, 
booktitle={2014 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)}, 
title={An energy-efficient VLSI architecture for pattern recognition via deep embedding of computation in SRAM}, 
year={2014}, 
volume={}, 
number={}, 
pages={8326-8330}, 
keywords={pattern recognition;probability;signal processing;SRAM chips;VLSI;SRAM;energy-efficient VLSI architecture;pattern recognition;deep embedding;compute memory;multirow read access;analog signal processing;relaxed precision;linearity requirements;system level simulations;deterministic errors;analog signal chain;probability;pattern detection;Random access memory;Energy consumption;Pattern recognition;Arrays;Microprocessors;Memory management;Compute memory;Pattern recognition;Machine learning;Associative memory;Analog processing}, 
doi={10.1109/ICASSP.2014.6855225}, 
ISSN={1520-6149}, 
month={May},}


@article{article,
author = {Elliott, D.G. and Stumm, Michael and Snelgrove, Martin and Cojocaru, C and Mckenzie, R},
year = {1999},
month = {02},
pages = {32 - 41},
title = {Computational RAM: implementing processors in memory. Des. Test Comput. 16(1), 32-41},
volume = {16},
journal = {Design & Test of Computers, IEEE},
doi = {10.1109/54.748803}
}

@ARTICLE{7400984, 
author={S. {Jeloka} and N. B. {Akesh} and D. {Sylvester} and D. {Blaauw}}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 28 nm Configurable Memory (TCAM/BCAM/SRAM) Using Push-Rule 6T Bit Cell Enabling Logic-in-Memory}, 
year={2016}, 
volume={51}, 
number={4}, 
pages={1009-1021}, 
keywords={content-addressable storage;logic circuits;silicon-on-insulator;SRAM chips;configurable memory;TCAM;BCAM;SRAM;push-rule 6T bit cell;logic-in-memory;content addressable memory;capacitance;energy efficiency;search operation;bit-wise logical operation;logical function capability;size 28 nm;frequency 370 MHz;voltage 1 V;word length 64 bit;frequency 787 MHz;Computer aided manufacturing;Arrays;Transistors;Standards;Associative memory;SRAM cells;Computation-in-memory;configurable memory;content addressable memory (CAM);reconfigurable sense amplifier;SRAM;Computation-in-memory;configurable memory;content addressable memory (CAM);reconfigurable sense amplifier;SRAM}, 
doi={10.1109/JSSC.2016.2515510}, 
ISSN={0018-9200}, 
month={April},}

@INPROCEEDINGS{7169194, 
author={M. {Kang} and E. P. {Kim} and M. {Keel} and N. R. {Shanbhag}}, 
booktitle={2015 IEEE International Symposium on Circuits and Systems (ISCAS)}, 
title={Energy-efficient and high throughput sparse distributed memory architecture}, 
year={2015}, 
volume={}, 
number={}, 
pages={2505-2508}, 
keywords={binary decision diagrams;CMOS memory circuits;decoding;distributed memory systems;energy conservation;iterative methods;logic design;low-power electronics;silicon-on-insulator;SRAM chips;synchronisation;VLSI;error rate degradation;SOI CMOS process;silicon-on-insulator;energy delay product;binary noisy input image;read iterations;autoassociative memory;data transfer;energy-efficiency;area-efficiency;HBD;hierarchical binary decision;SRAM;CM-DEC;Hamming distance-based address decoder;VLSI;very large scale integration;SDM;sparse distributed memory architecture;size 45 nm;Decoding;Radiation detectors;Arrays;Random access memory;Throughput;Error analysis;Associative memory;Compute memory;Machine learning;Pattern recognition;Sparse Distributed Memory}, 
doi={10.1109/ISCAS.2015.7169194}, 
ISSN={0271-4302}, 
month={May},}

@INPROCEEDINGS{5192891, 
author={M. {Bader} and J. {Weidendorfer}}, 
booktitle={2009 International Conference on High Performance Computing Simulation}, 
title={Exploiting memory hierarchies in scientific computing}, 
year={2009}, 
volume={}, 
number={}, 
pages={33-35}, 
keywords={cache storage;image reconstruction;matrix decomposition;matrix multiplication;microprocessor chips;natural sciences computing;sparse matrices;memory hierarchy;scientific computing;processor performance;memory performance;CPU clock cycle;multicore chip;off-chip main memory;cache storage;memory blocks;memory access;temporal locality;spatial locality;linear algebra problem;Peano spacefilling curve;cache efficient matrix algorithm;cache oblivious matrix algorithm;LU decomposition;sparse matrices;shared-memory multicore platform;cache optimization;matrix-vector multiplication;iterative MLEM algorithm;image reconstruction;nuclear medicine;cache-aware optimization;Scientific computing;Sparse matrices;Matrix decomposition;Delay;Multicore processing;Bandwidth;Iterative algorithms;Semiconductor device measurement;Clocks;Linear algebra;Cache optimization;cache oblivious algorithms;sparse matrix vector multiplication;image reconstruction;cache simulation}, 
doi={10.1109/HPCSIM.2009.5192891}, 
ISSN={}, 
month={June},}

@INPROCEEDINGS{8008048, 
author={W. {Kang} and L. {Chang} and Z. {Wang} and W. {Zhao}}, 
booktitle={2017 IEEE International Magnetics Conference (INTERMAG)}, 
title={In-memory processing paradigm for bitwise logic operations in STT-MRAM}, 
year={2017}, 
volume={}, 
number={}, 
pages={1-1}, 
keywords={logic circuits;MRAM devices;in-memory processing paradigm;bitwise logic operations;spin-transfer torque;magnetic random access memory;STT-MRAM;big data era;limited data bandwidth;memory wall;Von-Newman computer architecture;cost-efficient IMP solution;peripheral circuitry;Memory management;Magnetic tunneling;Bandwidth;Data transfer;Random access memory;Big Data}, 
doi={10.1109/INTMAG.2017.8008048}, 
ISSN={2150-4601}, 
month={April},}

@INPROCEEDINGS{7544414, 
author={S. {Li} and C. {Xu} and Q. {Zou} and J. {Zhao} and Y. {Lu} and Y. {Xie}}, 
booktitle={2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC)}, 
title={Pinatubo: A processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories}, 
year={2016}, 
volume={}, 
number={}, 
pages={1-6}, 
keywords={Big Data;DRAM chips;memory architecture;Pinatubo;processing in nonvolatile memory architecture for bulk bitwise operation;PIM architecture;NVM;DRAM memory;3D die-stacking technology;Big Data;Nonvolatile memory;Random access memory;Computer architecture;Resistance;Bandwidth;Sensors;Three-dimensional displays}, 
doi={10.1145/2897937.2898064}, 
ISSN={}, 
month={June},}

@ARTICLE{5613972, 
author={J. P. {Kulkarni} and A. {Goel} and P. {Ndai} and K. {Roy}}, 
journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, 
title={A Read-Disturb-Free, Differential Sensing 1R/1W Port, 8T Bitcell Array}, 
year={2011}, 
volume={19}, 
number={9}, 
pages={1727-1730}, 
keywords={CMOS memory circuits;failure analysis;integrated circuit layout;SRAM chips;8T bitcell array;read disturb free differential sensing 1R-1W port;8-transistor bitcell;6T SRAM bitcell;read-write access transistor;distributed read access transistor;write access transistor;diffusion notch free layout;register file design;bitcell failure measurement;20 test chips fabrication;CMOS technology;size 90 nm;voltage 600 mV;Transistors;Random access memory;Sensors;Arrays;Current measurement;Semiconductor device measurement;Layout;Differential sensing;low voltage static random access memory (SRAM);1R/1W port SRAM;process tolerance;8-transistor (8T) bitcell}, 
doi={10.1109/TVLSI.2010.2055169}, 
ISSN={1063-8210}, 
month={Sep.},}

@INPROCEEDINGS{7920849, 
author={S. {Aga} and S. {Jeloka} and A. {Subramaniyan} and S. {Narayanasamy} and D. {Blaauw} and R. {Das}}, 
booktitle={2017 IEEE International Symposium on High Performance Computer Architecture (HPCA)}, 
title={Compute Caches}, 
year={2017}, 
volume={}, 
number={}, 
pages={481-492}, 
keywords={cache storage;memory architecture;performance evaluation;power aware computing;reliability;SRAM chips;Compute Cache architecture;in-place computation;bit-line SRAM circuit technology;cache elements;vector computational units;cache hierarchy;coherence;consistency;reliability;energy reduction;data-centric applications;database query processing;cryptographic kernels;in-memory checkpointing;Compute Cache operations;dynamic energy savings;Computer architecture;Program processors;Random access memory;Robustness;Geometry;Throughput;Databases;Cache;Data Movement;Vector Processing;In-Memory Processing;Performance;Energy}, 
doi={10.1109/HPCA.2017.21}, 
ISSN={2378-203X}, 
month={Feb},}

@INPROCEEDINGS{7459444, 
author={S. {Shirinzadeh} and M. {Soeken} and P. {Gaillardon} and R. {Drechsler}}, 
booktitle={2016 Design, Automation Test in Europe Conference Exhibition (DATE)}, 
title={Fast logic synthesis for RRAM-based in-memory computing using Majority-Inverter Graphs}, 
year={2016}, 
volume={}, 
number={}, 
pages={948-953}, 
keywords={graph theory;logic circuits;logic design;resistive RAM;logic synthesis;RRAM-based in-memory computing;majority-inverter graph;resistive random access memories;nonvolatile in-memory computing device;RRAM-based logic circuit;biobjective algorithm;Logic gates;Optimization;Data structures;Switches;Boolean functions;Algorithm design and analysis;Memristors}, 
doi={}, 
ISSN={1558-1101}, 
month={March},}

@ARTICLE{7511711, 
author={T. {Tuma} and M. {Le Gallo} and A. {Sebastian} and E. {Eleftheriou}}, 
journal={IEEE Electron Device Letters}, 
title={Detecting Correlations Using Phase-Change Neurons and Synapses}, 
year={2016}, 
volume={37}, 
number={9}, 
pages={1238-1241}, 
keywords={neural nets;phase change memories;phase change neurons;phase change synapses;temporal correlation detection;von Neumann-based computational architectures;biological neuronal networks;bioinspired computational primitive;artificial spiking neuron;plastic synapses;data streams;nanoscale phase-change memory devices;Neurons;Correlation;Phase change materials;Computer architecture;Nanoscale devices;Phase change memory;Detectors;Neuromorphic computing;spiking neural networks;phase-change materials;correlation detection}, 
doi={10.1109/LED.2016.2591181}, 
ISSN={0741-3106}, 
month={Sep.},}