[
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3188",
        "publicationYear": "1988",
        "publicationDate": "April 1988",
        "articleNumber": "3188",
        "articleTitle": "Allocation of multiport memories in data path synthesis",
        "volume": "7",
        "issue": "4",
        "startPage": "536",
        "endPage": "540",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Allocation of multiport memories in data path synthesis",
        "authors": [
            {
                "id": 37089102651,
                "preferredName": "M. Balakrishnan",
                "firstName": "M.",
                "lastName": "Balakrishnan"
            },
            {
                "id": 37287096600,
                "preferredName": "A.K. Majumdar",
                "firstName": "A.K.",
                "lastName": "Majumdar"
            },
            {
                "id": 37276447900,
                "preferredName": "D.K. Banerji",
                "firstName": "D.K.",
                "lastName": "Banerji"
            },
            {
                "id": 37369159900,
                "preferredName": "J.G. Linders",
                "firstName": "J.G.",
                "lastName": "Linders"
            },
            {
                "id": 37297518200,
                "preferredName": "J.C. Majithia",
                "firstName": "J.C.",
                "lastName": "Majithia"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3160",
        "publicationYear": "1988",
        "publicationDate": "Feb. 1988",
        "articleNumber": "3160",
        "articleTitle": "Line-to-ground capacitance calculation for VLSI: a comparison",
        "volume": "7",
        "issue": "2",
        "startPage": "295",
        "endPage": "298",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Line-to-ground capacitance calculation for VLSI: a comparison",
        "authors": [
            {
                "id": 37299198400,
                "preferredName": "E. Barke",
                "firstName": "E.",
                "lastName": "Barke"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3217",
        "publicationYear": "1988",
        "publicationDate": "Aug. 1988",
        "articleNumber": "3217",
        "articleTitle": "Mixed-mode PISCES-SPICE coupled circuit and device solver",
        "volume": "7",
        "issue": "8",
        "startPage": "862",
        "endPage": "867",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Mixed-mode PISCES-SPICE coupled circuit and device solver",
        "authors": [
            {
                "id": 37717345900,
                "preferredName": "J.G. Rollins",
                "firstName": "J.G.",
                "lastName": "Rollins"
            },
            {
                "id": 37325397900,
                "preferredName": "J. Choma",
                "firstName": "J.",
                "lastName": "Choma"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3134",
        "publicationYear": "1988",
        "publicationDate": "Jan. 1988",
        "articleNumber": "3134",
        "articleTitle": "Hybrid designs generating maximum-length sequences",
        "volume": "7",
        "issue": "1",
        "startPage": "91",
        "endPage": "99",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Hybrid designs generating maximum-length sequences",
        "authors": [
            {
                "id": 37087908242,
                "preferredName": "L.-T. Wang",
                "firstName": "L.-T.",
                "lastName": "Wang"
            },
            {
                "id": 37273983300,
                "preferredName": "E.J. McCluskey",
                "firstName": "E.J.",
                "lastName": "McCluskey"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3196",
        "publicationYear": "1988",
        "publicationDate": "May 1988",
        "articleNumber": "3196",
        "articleTitle": "Simultaneous signature and syndrome compression",
        "volume": "7",
        "issue": "5",
        "startPage": "584",
        "endPage": "589",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Simultaneous signature and syndrome compression",
        "authors": [
            {
                "id": 37306973600,
                "preferredName": "J.P. Robinson",
                "firstName": "J.P.",
                "lastName": "Robinson"
            },
            {
                "id": 37267131400,
                "preferredName": "N.R. Saxena",
                "firstName": "N.R.",
                "lastName": "Saxena"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3166",
        "publicationYear": "1988",
        "publicationDate": "March 1988",
        "articleNumber": "3166",
        "articleTitle": "A parity bit signature for exhaustive testing",
        "volume": "7",
        "issue": "3",
        "startPage": "333",
        "endPage": "338",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A parity bit signature for exhaustive testing",
        "authors": [
            {
                "id": 37311955300,
                "preferredName": "S.B. Akers",
                "firstName": "S.B.",
                "lastName": "Akers"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3199",
        "publicationYear": "1988",
        "publicationDate": "May 1988",
        "articleNumber": "3199",
        "articleTitle": "On an improved design approach for C-testable orthogonal iterative arrays",
        "volume": "7",
        "issue": "5",
        "startPage": "609",
        "endPage": "615",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On an improved design approach for C-testable orthogonal iterative arrays",
        "authors": [
            {
                "id": 37345823800,
                "preferredName": "W.-K. Huang",
                "firstName": "W.-K.",
                "lastName": "Huang"
            },
            {
                "id": 37279999000,
                "preferredName": "F. Lombardi",
                "firstName": "F.",
                "lastName": "Lombardi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3156",
        "publicationYear": "1988",
        "publicationDate": "Feb. 1988",
        "articleNumber": "3156",
        "articleTitle": "Nonstationary carrier dynamics in quarter-micron Si MOSFETs",
        "volume": "7",
        "issue": "2",
        "startPage": "254",
        "endPage": "258",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Nonstationary carrier dynamics in quarter-micron Si MOSFETs",
        "authors": [
            {
                "id": 37307601100,
                "preferredName": "M. Tomizawa",
                "firstName": "M.",
                "lastName": "Tomizawa"
            },
            {
                "id": 37304928500,
                "preferredName": "K. Yokoyama",
                "firstName": "K.",
                "lastName": "Yokoyama"
            },
            {
                "id": 37320741400,
                "preferredName": "A. Yoshii",
                "firstName": "A.",
                "lastName": "Yoshii"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3133",
        "publicationYear": "1988",
        "publicationDate": "Jan. 1988",
        "articleNumber": "3133",
        "articleTitle": "Analysis and proposal of signature circuits for LSI testing",
        "volume": "7",
        "issue": "1",
        "startPage": "84",
        "endPage": "90",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Analysis and proposal of signature circuits for LSI testing",
        "authors": [
            {
                "id": 37267970400,
                "preferredName": "K. Iwasaki",
                "firstName": "K.",
                "lastName": "Iwasaki"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3218",
        "publicationYear": "1988",
        "publicationDate": "Aug. 1988",
        "articleNumber": "3218",
        "articleTitle": "LES: a layout expert system",
        "volume": "7",
        "issue": "8",
        "startPage": "868",
        "endPage": "876",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "LES: a layout expert system",
        "authors": [
            {
                "id": 37087484211,
                "preferredName": "Y.-L. Lin",
                "firstName": "Y.-L.",
                "lastName": "Lin"
            },
            {
                "id": 37267044500,
                "preferredName": "D.D. Gajski",
                "firstName": "D.D.",
                "lastName": "Gajski"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3159",
        "publicationYear": "1988",
        "publicationDate": "Feb. 1988",
        "articleNumber": "3159",
        "articleTitle": "A circuit simulation model for bipolar-induced breakdown in MOSFET",
        "volume": "7",
        "issue": "2",
        "startPage": "289",
        "endPage": "294",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A circuit simulation model for bipolar-induced breakdown in MOSFET",
        "authors": [
            {
                "id": 38355739400,
                "preferredName": "M. Pinto-Guedes",
                "firstName": "M.",
                "lastName": "Pinto-Guedes"
            },
            {
                "id": 37273876300,
                "preferredName": "P.C. Chan",
                "firstName": "P.C.",
                "lastName": "Chan"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.16800",
        "publicationYear": "1988",
        "publicationDate": "Dec. 1988",
        "articleNumber": "16800",
        "articleTitle": "SPIDER: capacitance modelling for VLSI interconnections",
        "volume": "7",
        "issue": "12",
        "startPage": "1221",
        "endPage": "1228",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "SPIDER: capacitance modelling for VLSI interconnections",
        "authors": [
            {
                "id": 37990015500,
                "preferredName": "Z.-Q. Ning",
                "firstName": "Z.-Q.",
                "lastName": "Ning"
            },
            {
                "id": 37299510900,
                "preferredName": "P.M. Dewilde",
                "firstName": "P.M.",
                "lastName": "Dewilde"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3144",
        "publicationYear": "1988",
        "publicationDate": "Feb. 1988",
        "articleNumber": "3144",
        "articleTitle": "Simulation of dry etch processes by COMPOSITE",
        "volume": "7",
        "issue": "2",
        "startPage": "154",
        "endPage": "159",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Simulation of dry etch processes by COMPOSITE",
        "authors": [
            {
                "id": 37391210600,
                "preferredName": "J. Pelka",
                "firstName": "J.",
                "lastName": "Pelka"
            },
            {
                "id": 37089121971,
                "preferredName": "K.P. Muller",
                "firstName": "K.P.",
                "lastName": "Muller"
            },
            {
                "id": 37088136586,
                "preferredName": "H. Mader",
                "firstName": "H.",
                "lastName": "Mader"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3215",
        "publicationYear": "1988",
        "publicationDate": "Aug. 1988",
        "articleNumber": "3215",
        "articleTitle": "Extraction of BJT model parameters using optimization method",
        "volume": "7",
        "issue": "8",
        "startPage": "850",
        "endPage": "854",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Extraction of BJT model parameters using optimization method",
        "authors": [
            {
                "id": 37088151411,
                "preferredName": "K. Garwacki",
                "firstName": "K.",
                "lastName": "Garwacki"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3201",
        "publicationYear": "1988",
        "publicationDate": "May 1988",
        "articleNumber": "3201",
        "articleTitle": "An enhanced power meter for SPICE2 circuit simulation",
        "volume": "7",
        "issue": "5",
        "startPage": "641",
        "endPage": "643",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An enhanced power meter for SPICE2 circuit simulation",
        "authors": [
            {
                "id": 38170602300,
                "preferredName": "G.J. Fisher",
                "firstName": "G.J.",
                "lastName": "Fisher"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3125",
        "publicationYear": "1988",
        "publicationDate": "Jan. 1988",
        "articleNumber": "3125",
        "articleTitle": "A design of programmable logic arrays with random pattern-testability",
        "volume": "7",
        "issue": "1",
        "startPage": "5",
        "endPage": "10",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A design of programmable logic arrays with random pattern-testability",
        "authors": [
            {
                "id": 37087775536,
                "preferredName": "H. Fujiwara",
                "firstName": "H.",
                "lastName": "Fujiwara"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3216",
        "publicationYear": "1988",
        "publicationDate": "Aug. 1988",
        "articleNumber": "3216",
        "articleTitle": "Comparison of methods to calculate capacitances and cutoff frequencies from DC and AC simulations on bipolar devices",
        "volume": "7",
        "issue": "8",
        "startPage": "855",
        "endPage": "861",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Comparison of methods to calculate capacitances and cutoff frequencies from DC and AC simulations on bipolar devices",
        "authors": [
            {
                "id": 37086984947,
                "preferredName": "J.J.H. van der Biesen",
                "firstName": "J.J.H.",
                "lastName": "van der Biesen"
            },
            {
                "id": 37283161400,
                "preferredName": "T. Toyabe",
                "firstName": "T.",
                "lastName": "Toyabe"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3146",
        "publicationYear": "1988",
        "publicationDate": "Feb. 1988",
        "articleNumber": "3146",
        "articleTitle": "Numerical modeling of glass flow and spin-on planarization",
        "volume": "7",
        "issue": "2",
        "startPage": "168",
        "endPage": "173",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Numerical modeling of glass flow and spin-on planarization",
        "authors": [
            {
                "id": 37374368500,
                "preferredName": "F.A. Leon",
                "firstName": "F.A.",
                "lastName": "Leon"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3161",
        "publicationYear": "1988",
        "publicationDate": "Feb. 1988",
        "articleNumber": "3161",
        "articleTitle": "Methodology for submicron device model development",
        "volume": "7",
        "issue": "2",
        "startPage": "299",
        "endPage": "306",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Methodology for submicron device model development",
        "authors": [
            {
                "id": 37087641164,
                "preferredName": "V. Marash",
                "firstName": "V.",
                "lastName": "Marash"
            },
            {
                "id": 37272814600,
                "preferredName": "R.W. Dutton",
                "firstName": "R.W.",
                "lastName": "Dutton"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3165",
        "publicationYear": "1988",
        "publicationDate": "March 1988",
        "articleNumber": "3165",
        "articleTitle": "Conditionally robust two-pattern tests and CMOS design for testability",
        "volume": "7",
        "issue": "3",
        "startPage": "325",
        "endPage": "332",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Conditionally robust two-pattern tests and CMOS design for testability",
        "authors": [
            {
                "id": 37352311400,
                "preferredName": "S.D. Sherlekar",
                "firstName": "S.D.",
                "lastName": "Sherlekar"
            },
            {
                "id": 37656310600,
                "preferredName": "P.S. Subramanian",
                "firstName": "P.S.",
                "lastName": "Subramanian"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3152",
        "publicationYear": "1988",
        "publicationDate": "Feb. 1988",
        "articleNumber": "3152",
        "articleTitle": "An improved two-dimensional simulation model (MEGA) for GaAs MESFET applicable to LSI design",
        "volume": "7",
        "issue": "2",
        "startPage": "225",
        "endPage": "230",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An improved two-dimensional simulation model (MEGA) for GaAs MESFET applicable to LSI design",
        "authors": [
            {
                "id": 37331746100,
                "preferredName": "M. Hirose",
                "firstName": "M.",
                "lastName": "Hirose"
            },
            {
                "id": 37389070700,
                "preferredName": "J. Yoshida",
                "firstName": "J.",
                "lastName": "Yoshida"
            },
            {
                "id": 37337785000,
                "preferredName": "N. Toyoda",
                "firstName": "N.",
                "lastName": "Toyoda"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.7797",
        "publicationYear": "1988",
        "publicationDate": "Sept. 1988",
        "articleNumber": "7797",
        "articleTitle": "Switch-level simulation and the pass transistor EXOR gate",
        "volume": "7",
        "issue": "9",
        "startPage": "994",
        "endPage": "997",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Switch-level simulation and the pass transistor EXOR gate",
        "authors": [
            {
                "id": 37268566200,
                "preferredName": "C.M. Svensson",
                "firstName": "C.M.",
                "lastName": "Svensson"
            },
            {
                "id": 37377047900,
                "preferredName": "R. Tjarnstrom",
                "firstName": "R.",
                "lastName": "Tjarnstrom"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3155",
        "publicationYear": "1988",
        "publicationDate": "Feb. 1988",
        "articleNumber": "3155",
        "articleTitle": "A modified Gummel method for the basic semiconductor device equations",
        "volume": "7",
        "issue": "2",
        "startPage": "251",
        "endPage": "253",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A modified Gummel method for the basic semiconductor device equations",
        "authors": [
            {
                "id": 37396190000,
                "preferredName": "C. Ringhofer",
                "firstName": "C.",
                "lastName": "Ringhofer"
            },
            {
                "id": 37088137758,
                "preferredName": "C. Schmeiser",
                "firstName": "C.",
                "lastName": "Schmeiser"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3194",
        "publicationYear": "1988",
        "publicationDate": "May 1988",
        "articleNumber": "3194",
        "articleTitle": "NETOPT-a program for multiobjective design of linear networks",
        "volume": "7",
        "issue": "5",
        "startPage": "567",
        "endPage": "577",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "NETOPT-a program for multiobjective design of linear networks",
        "authors": [
            {
                "id": 37347585400,
                "preferredName": "E. Christen",
                "firstName": "E.",
                "lastName": "Christen"
            },
            {
                "id": 37344715300,
                "preferredName": "J. Vlach",
                "firstName": "J.",
                "lastName": "Vlach"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.7810",
        "publicationYear": "1988",
        "publicationDate": "Oct. 1988",
        "articleNumber": "7810",
        "articleTitle": "An algorithm for functional reconfiguration of fixed-size arrays",
        "volume": "7",
        "issue": "10",
        "startPage": "1114",
        "endPage": "1118",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An algorithm for functional reconfiguration of fixed-size arrays",
        "authors": [
            {
                "id": 37279999000,
                "preferredName": "F. Lombardi",
                "firstName": "F.",
                "lastName": "Lombardi"
            },
            {
                "id": 37273958200,
                "preferredName": "D. Sciuto",
                "firstName": "D.",
                "lastName": "Sciuto"
            },
            {
                "id": 37341966400,
                "preferredName": "R. Stefanelli",
                "firstName": "R.",
                "lastName": "Stefanelli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3167",
        "publicationYear": "1988",
        "publicationDate": "March 1988",
        "articleNumber": "3167",
        "articleTitle": "Design of MOS networks in single-rail input logic for incompletely specified functions",
        "volume": "7",
        "issue": "3",
        "startPage": "339",
        "endPage": "345",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Design of MOS networks in single-rail input logic for incompletely specified functions",
        "authors": [
            {
                "id": 38041952900,
                "preferredName": "H.C. Lai",
                "firstName": "H.C.",
                "lastName": "Lai"
            },
            {
                "id": 37318515700,
                "preferredName": "S. Muroga",
                "firstName": "S.",
                "lastName": "Muroga"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.9191",
        "publicationYear": "1988",
        "publicationDate": "Nov. 1988",
        "articleNumber": "9191",
        "articleTitle": "An algorithm for identifying and selecting the primed implicants of a multiple-output Boolean function",
        "volume": "7",
        "issue": "11",
        "startPage": "1215",
        "endPage": "1218",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An algorithm for identifying and selecting the primed implicants of a multiple-output Boolean function",
        "authors": [
            {
                "id": 37088144136,
                "preferredName": "S.R. Perkins",
                "firstName": "S.R.",
                "lastName": "Perkins"
            },
            {
                "id": 38185189600,
                "preferredName": "T. Rhyne",
                "firstName": "T.",
                "lastName": "Rhyne"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3181",
        "publicationYear": "1988",
        "publicationDate": "April 1988",
        "articleNumber": "3181",
        "articleTitle": "Two NP-hard interchangeable terminal problems",
        "volume": "7",
        "issue": "4",
        "startPage": "467",
        "endPage": "472",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Two NP-hard interchangeable terminal problems",
        "authors": [
            {
                "id": 37272304600,
                "preferredName": "S. Sahni",
                "firstName": "S.",
                "lastName": "Sahni"
            },
            {
                "id": 38166645100,
                "preferredName": "S.-Y. Wu",
                "firstName": "S.-Y.",
                "lastName": "Wu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.7793",
        "publicationYear": "1988",
        "publicationDate": "Sept. 1988",
        "articleNumber": "7793",
        "articleTitle": "Improved net merging method for gate matrix layout",
        "volume": "7",
        "issue": "9",
        "startPage": "947",
        "endPage": "951",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Improved net merging method for gate matrix layout",
        "authors": [
            {
                "id": 37068672100,
                "preferredName": "W. Shu",
                "firstName": "W.",
                "lastName": "Shu"
            },
            {
                "id": 37277237800,
                "preferredName": "M.-Y. Wu",
                "firstName": "M.-Y.",
                "lastName": "Wu"
            },
            {
                "id": 37276368800,
                "preferredName": "S.M. Kang",
                "firstName": "S.M.",
                "lastName": "Kang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.16808",
        "publicationYear": "1988",
        "publicationDate": "Dec. 1988",
        "articleNumber": "16808",
        "articleTitle": "An improved Spice2 Zener diode model for soft-region simulation capability",
        "volume": "7",
        "issue": "12",
        "startPage": "1301",
        "endPage": "1303",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An improved Spice2 Zener diode model for soft-region simulation capability",
        "authors": [
            {
                "id": 37087680374,
                "preferredName": "L.R. Piotrowski",
                "firstName": "L.R.",
                "lastName": "Piotrowski"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3183",
        "publicationYear": "1988",
        "publicationDate": "April 1988",
        "articleNumber": "3183",
        "articleTitle": "Automated parameter extraction and modeling of the MOSFET below threshold",
        "volume": "7",
        "issue": "4",
        "startPage": "484",
        "endPage": "488",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Automated parameter extraction and modeling of the MOSFET below threshold",
        "authors": [
            {
                "id": 37333001700,
                "preferredName": "A.L. Silburt",
                "firstName": "A.L.",
                "lastName": "Silburt"
            },
            {
                "id": 37338528500,
                "preferredName": "A.R. Boothroyd",
                "firstName": "A.R.",
                "lastName": "Boothroyd"
            },
            {
                "id": 37087552785,
                "preferredName": "M. Digiovanni",
                "firstName": "M.",
                "lastName": "Digiovanni"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.16805",
        "publicationYear": "1988",
        "publicationDate": "Dec. 1988",
        "articleNumber": "16805",
        "articleTitle": "A macrocell approach for VLSI processor design",
        "volume": "7",
        "issue": "12",
        "startPage": "1272",
        "endPage": "1277",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A macrocell approach for VLSI processor design",
        "authors": [
            {
                "id": 37335297600,
                "preferredName": "T. Tokuda",
                "firstName": "T.",
                "lastName": "Tokuda"
            },
            {
                "id": 37860625300,
                "preferredName": "J. Korematsu",
                "firstName": "J.",
                "lastName": "Korematsu"
            },
            {
                "id": 37354599200,
                "preferredName": "Y. Shimazu",
                "firstName": "Y.",
                "lastName": "Shimazu"
            },
            {
                "id": 37351923000,
                "preferredName": "N. Sakashita",
                "firstName": "N.",
                "lastName": "Sakashita"
            },
            {
                "id": 37354803100,
                "preferredName": "T. Kengaku",
                "firstName": "T.",
                "lastName": "Kengaku"
            },
            {
                "id": 37087680510,
                "preferredName": "T. Fugiyama",
                "firstName": "T.",
                "lastName": "Fugiyama"
            },
            {
                "id": 37333684600,
                "preferredName": "T. Ohno",
                "firstName": "T.",
                "lastName": "Ohno"
            },
            {
                "id": 37325433200,
                "preferredName": "O. Tomisawa",
                "firstName": "O.",
                "lastName": "Tomisawa"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3175",
        "publicationYear": "1988",
        "publicationDate": "March 1988",
        "articleNumber": "3175",
        "articleTitle": "Minimization of the number of layers for single row routing with fixed street capacity",
        "volume": "7",
        "issue": "3",
        "startPage": "420",
        "endPage": "424",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Minimization of the number of layers for single row routing with fixed street capacity",
        "authors": [
            {
                "id": 37304322800,
                "preferredName": "T.F. Gonzalez",
                "firstName": "T.F.",
                "lastName": "Gonzalez"
            },
            {
                "id": 38343767000,
                "preferredName": "S. Kurki-Gowdara",
                "firstName": "S.",
                "lastName": "Kurki-Gowdara"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.16801",
        "publicationYear": "1988",
        "publicationDate": "Dec. 1988",
        "articleNumber": "16801",
        "articleTitle": "MOSTSM: a physically based charge conservative MOSFET model",
        "volume": "7",
        "issue": "12",
        "startPage": "1229",
        "endPage": "1236",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "MOSTSM: a physically based charge conservative MOSFET model",
        "authors": [
            {
                "id": 37334776300,
                "preferredName": "H. Masuda",
                "firstName": "H.",
                "lastName": "Masuda"
            },
            {
                "id": 37089107477,
                "preferredName": "Y. Aoki",
                "firstName": "Y.",
                "lastName": "Aoki"
            },
            {
                "id": 37359159700,
                "preferredName": "J. Mano",
                "firstName": "J.",
                "lastName": "Mano"
            },
            {
                "id": 37448686400,
                "preferredName": "O. Yamashiro",
                "firstName": "O.",
                "lastName": "Yamashiro"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3195",
        "publicationYear": "1988",
        "publicationDate": "May 1988",
        "articleNumber": "3195",
        "articleTitle": "Hot carrier transport effect in Schottky-barrier diode grown by MBE",
        "volume": "7",
        "issue": "5",
        "startPage": "578",
        "endPage": "583",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Hot carrier transport effect in Schottky-barrier diode grown by MBE",
        "authors": [
            {
                "id": 38560187100,
                "preferredName": "C.G. Hwang",
                "firstName": "C.G.",
                "lastName": "Hwang"
            },
            {
                "id": 37272814600,
                "preferredName": "R.W. Dutton",
                "firstName": "R.W.",
                "lastName": "Dutton"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3189",
        "publicationYear": "1988",
        "publicationDate": "April 1988",
        "articleNumber": "3189",
        "articleTitle": "Model selection for SOI MOSFET circuit simulation",
        "volume": "7",
        "issue": "4",
        "startPage": "541",
        "endPage": "544",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Model selection for SOI MOSFET circuit simulation",
        "authors": [
            {
                "id": 37272082000,
                "preferredName": "J.G. Fossum",
                "firstName": "J.G.",
                "lastName": "Fossum"
            },
            {
                "id": 37086985070,
                "preferredName": "S. Veeraraghaven",
                "firstName": "S.",
                "lastName": "Veeraraghaven"
            },
            {
                "id": 38168775800,
                "preferredName": "D. Fitzpatrick",
                "firstName": "D.",
                "lastName": "Fitzpatrick"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3224",
        "publicationYear": "1988",
        "publicationDate": "Aug. 1988",
        "articleNumber": "3224",
        "articleTitle": "The solution of a numerical problem encountered when adding a mobility model to a finite-element device simulator",
        "volume": "7",
        "issue": "8",
        "startPage": "929",
        "endPage": "930",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "The solution of a numerical problem encountered when adding a mobility model to a finite-element device simulator",
        "authors": [
            {
                "id": 37347985500,
                "preferredName": "R.E. Lowther",
                "firstName": "R.E.",
                "lastName": "Lowther"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3951",
        "publicationYear": "1988",
        "publicationDate": "July 1988",
        "articleNumber": "3951",
        "articleTitle": "On the simplification of a placement problem",
        "volume": "7",
        "issue": "7",
        "startPage": "805",
        "endPage": "812",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On the simplification of a placement problem",
        "authors": [
            {
                "id": 37620899100,
                "preferredName": "S. Hojat",
                "firstName": "S.",
                "lastName": "Hojat"
            },
            {
                "id": 37347825500,
                "preferredName": "R.Y. Kain",
                "firstName": "R.Y.",
                "lastName": "Kain"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.9186",
        "publicationYear": "1988",
        "publicationDate": "Nov. 1988",
        "articleNumber": "9186",
        "articleTitle": "A physically based mobility model for numerical simulation of nonplanar devices",
        "volume": "7",
        "issue": "11",
        "startPage": "1164",
        "endPage": "1171",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A physically based mobility model for numerical simulation of nonplanar devices",
        "authors": [
            {
                "id": 37390760500,
                "preferredName": "C. Lombardi",
                "firstName": "C.",
                "lastName": "Lombardi"
            },
            {
                "id": 37355691800,
                "preferredName": "S. Manzini",
                "firstName": "S.",
                "lastName": "Manzini"
            },
            {
                "id": 37087987044,
                "preferredName": "A. Saporito",
                "firstName": "A.",
                "lastName": "Saporito"
            },
            {
                "id": 37089142393,
                "preferredName": "M. Vanzi",
                "firstName": "M.",
                "lastName": "Vanzi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3140",
        "publicationYear": "1988",
        "publicationDate": "Jan. 1988",
        "articleNumber": "3140",
        "articleTitle": "SOCRATES: a highly efficient automatic test pattern generation system",
        "volume": "7",
        "issue": "1",
        "startPage": "126",
        "endPage": "137",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "SOCRATES: a highly efficient automatic test pattern generation system",
        "authors": [
            {
                "id": 37382816200,
                "preferredName": "M.H. Schulz",
                "firstName": "M.H.",
                "lastName": "Schulz"
            },
            {
                "id": 37661958800,
                "preferredName": "E. Trischler",
                "firstName": "E.",
                "lastName": "Trischler"
            },
            {
                "id": 38161406000,
                "preferredName": "T.M. Sarfert",
                "firstName": "T.M.",
                "lastName": "Sarfert"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3169",
        "publicationYear": "1988",
        "publicationDate": "March 1988",
        "articleNumber": "3169",
        "articleTitle": "Sehwa: a software package for synthesis of pipelines from behavioral specifications",
        "volume": "7",
        "issue": "3",
        "startPage": "356",
        "endPage": "370",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Sehwa: a software package for synthesis of pipelines from behavioral specifications",
        "authors": [
            {
                "id": 37964593500,
                "preferredName": "N. Park",
                "firstName": "N.",
                "lastName": "Park"
            },
            {
                "id": 37275825200,
                "preferredName": "A.C. Parker",
                "firstName": "A.C.",
                "lastName": "Parker"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3185",
        "publicationYear": "1988",
        "publicationDate": "April 1988",
        "articleNumber": "3185",
        "articleTitle": "DELIGHT.SPICE: an optimization-based system for the design of integrated circuits",
        "volume": "7",
        "issue": "4",
        "startPage": "501",
        "endPage": "519",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "DELIGHT.SPICE: an optimization-based system for the design of integrated circuits",
        "authors": [
            {
                "id": 37830846700,
                "preferredName": "W. Nye",
                "firstName": "W.",
                "lastName": "Nye"
            },
            {
                "id": 38353227700,
                "preferredName": "D.C. Riley",
                "firstName": "D.C.",
                "lastName": "Riley"
            },
            {
                "id": 38271978500,
                "preferredName": "A. Sangiovanni-Vincentelli",
                "firstName": "A.",
                "lastName": "Sangiovanni-Vincentelli"
            },
            {
                "id": 37347475400,
                "preferredName": "A.L. Tits",
                "firstName": "A.L.",
                "lastName": "Tits"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.16807",
        "publicationYear": "1988",
        "publicationDate": "Dec. 1988",
        "articleNumber": "16807",
        "articleTitle": "MUSTANG: state assignment of finite state machines targeting multilevel logic implementations",
        "volume": "7",
        "issue": "12",
        "startPage": "1290",
        "endPage": "1300",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "MUSTANG: state assignment of finite state machines targeting multilevel logic implementations",
        "authors": [
            {
                "id": 37283553100,
                "preferredName": "S. Devadas",
                "firstName": "S.",
                "lastName": "Devadas"
            },
            {
                "id": 37086966069,
                "preferredName": "Hi-Keung Ma",
                "firstName": null,
                "lastName": "Hi-Keung Ma"
            },
            {
                "id": 38559623600,
                "preferredName": "A.R. Newton",
                "firstName": "A.R.",
                "lastName": "Newton"
            },
            {
                "id": 38556801600,
                "preferredName": "A. Sangiovanni-Vincentelli",
                "firstName": "A.",
                "lastName": "Sangiovanni-Vincentelli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3211",
        "publicationYear": "1988",
        "publicationDate": "June 1988",
        "articleNumber": "3211",
        "articleTitle": "Multi-level logic minimization using implicit don't cares",
        "volume": "7",
        "issue": "6",
        "startPage": "723",
        "endPage": "740",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Multi-level logic minimization using implicit don't cares",
        "authors": [
            {
                "id": 37948578700,
                "preferredName": "K.A. Bartlett",
                "firstName": "K.A.",
                "lastName": "Bartlett"
            },
            {
                "id": 37275814500,
                "preferredName": "R.K. Brayton",
                "firstName": "R.K.",
                "lastName": "Brayton"
            },
            {
                "id": 37274843000,
                "preferredName": "G.D. Hachtel",
                "firstName": "G.D.",
                "lastName": "Hachtel"
            },
            {
                "id": 37387444400,
                "preferredName": "R.M. Jacoby",
                "firstName": "R.M.",
                "lastName": "Jacoby"
            },
            {
                "id": 38160733700,
                "preferredName": "C.R. Morrison",
                "firstName": "C.R.",
                "lastName": "Morrison"
            },
            {
                "id": 37355256100,
                "preferredName": "R.L. Rudell",
                "firstName": "R.L.",
                "lastName": "Rudell"
            },
            {
                "id": 38271978500,
                "preferredName": "A. Sangiovanni-Vincentelli",
                "firstName": "A.",
                "lastName": "Sangiovanni-Vincentelli"
            },
            {
                "id": 37382984800,
                "preferredName": "A. Wang",
                "firstName": "A.",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.9188",
        "publicationYear": "1988",
        "publicationDate": "Nov. 1988",
        "articleNumber": "9188",
        "articleTitle": "A CMOS fault extractor for inductive fault analysis",
        "volume": "7",
        "issue": "11",
        "startPage": "1181",
        "endPage": "1194",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A CMOS fault extractor for inductive fault analysis",
        "authors": [
            {
                "id": 37442133300,
                "preferredName": "F.J. Ferguson",
                "firstName": "F.J.",
                "lastName": "Ferguson"
            },
            {
                "id": 37336157600,
                "preferredName": "J.P. Shen",
                "firstName": "J.P.",
                "lastName": "Shen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3141",
        "publicationYear": "1988",
        "publicationDate": "Jan. 1988",
        "articleNumber": "3141",
        "articleTitle": "Logic design verification via test generation",
        "volume": "7",
        "issue": "1",
        "startPage": "138",
        "endPage": "148",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Logic design verification via test generation",
        "authors": [
            {
                "id": 37271101300,
                "preferredName": "M.S. Abadir",
                "firstName": "M.S.",
                "lastName": "Abadir"
            },
            {
                "id": 37342717100,
                "preferredName": "J. Ferguson",
                "firstName": "J.",
                "lastName": "Ferguson"
            },
            {
                "id": 37959665100,
                "preferredName": "T.E. Kirkland",
                "firstName": "T.E.",
                "lastName": "Kirkland"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.7807",
        "publicationYear": "1988",
        "publicationDate": "Oct. 1988",
        "articleNumber": "7807",
        "articleTitle": "Test generation for sequential circuits",
        "volume": "7",
        "issue": "10",
        "startPage": "1081",
        "endPage": "1093",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Test generation for sequential circuits",
        "authors": [
            {
                "id": 38256343600,
                "preferredName": "H.-K.T. Ma",
                "firstName": "H.-K.T.",
                "lastName": "Ma"
            },
            {
                "id": 37283553100,
                "preferredName": "S. Devadas",
                "firstName": "S.",
                "lastName": "Devadas"
            },
            {
                "id": 38559623600,
                "preferredName": "A.R. Newton",
                "firstName": "A.R.",
                "lastName": "Newton"
            },
            {
                "id": 38271978500,
                "preferredName": "A. Sangiovanni-Vincentelli",
                "firstName": "A.",
                "lastName": "Sangiovanni-Vincentelli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3153",
        "publicationYear": "1988",
        "publicationDate": "Feb. 1988",
        "articleNumber": "3153",
        "articleTitle": "A new discretization strategy of the semiconductor equations comprising momentum and energy balance",
        "volume": "7",
        "issue": "2",
        "startPage": "231",
        "endPage": "242",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A new discretization strategy of the semiconductor equations comprising momentum and energy balance",
        "authors": [
            {
                "id": 38158952900,
                "preferredName": "A. Forghieri",
                "firstName": "A.",
                "lastName": "Forghieri"
            },
            {
                "id": 37282504400,
                "preferredName": "R. Guerrieri",
                "firstName": "R.",
                "lastName": "Guerrieri"
            },
            {
                "id": 37269290800,
                "preferredName": "P. Ciampolini",
                "firstName": "P.",
                "lastName": "Ciampolini"
            },
            {
                "id": 37270651400,
                "preferredName": "A. Gnudi",
                "firstName": "A.",
                "lastName": "Gnudi"
            },
            {
                "id": 37268259800,
                "preferredName": "M. Rudan",
                "firstName": "M.",
                "lastName": "Rudan"
            },
            {
                "id": 37268263400,
                "preferredName": "G. Baccarani",
                "firstName": "G.",
                "lastName": "Baccarani"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3952",
        "publicationYear": "1988",
        "publicationDate": "July 1988",
        "articleNumber": "3952",
        "articleTitle": "A method of fault analysis for test generation and fault diagnosis",
        "volume": "7",
        "issue": "7",
        "startPage": "813",
        "endPage": "833",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A method of fault analysis for test generation and fault diagnosis",
        "authors": [
            {
                "id": 37346263100,
                "preferredName": "H. Cox",
                "firstName": "H.",
                "lastName": "Cox"
            },
            {
                "id": 37273805300,
                "preferredName": "J. Rajski",
                "firstName": "J.",
                "lastName": "Rajski"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3132",
        "publicationYear": "1988",
        "publicationDate": "Jan. 1988",
        "articleNumber": "3132",
        "articleTitle": "Bounds and analysis of aliasing errors in linear feedback shift registers",
        "volume": "7",
        "issue": "1",
        "startPage": "75",
        "endPage": "83",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Bounds and analysis of aliasing errors in linear feedback shift registers",
        "authors": [
            {
                "id": 37288093700,
                "preferredName": "T.W. Williams",
                "firstName": "T.W.",
                "lastName": "Williams"
            },
            {
                "id": 37348099600,
                "preferredName": "W. Daehn",
                "firstName": "W.",
                "lastName": "Daehn"
            },
            {
                "id": 37390024000,
                "preferredName": "M. Gruetzner",
                "firstName": "M.",
                "lastName": "Gruetzner"
            },
            {
                "id": 37389158300,
                "preferredName": "C.W. Starke",
                "firstName": "C.W.",
                "lastName": "Starke"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3158",
        "publicationYear": "1988",
        "publicationDate": "Feb. 1988",
        "articleNumber": "3158",
        "articleTitle": "Application of statistical design and response surface methods to computer-aided VLSI device design",
        "volume": "7",
        "issue": "2",
        "startPage": "272",
        "endPage": "288",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Application of statistical design and response surface methods to computer-aided VLSI device design",
        "authors": [
            {
                "id": 37376797200,
                "preferredName": "A.R. Alvarez",
                "firstName": "A.R.",
                "lastName": "Alvarez"
            },
            {
                "id": 38179796300,
                "preferredName": "B.L. Abdi",
                "firstName": "B.L.",
                "lastName": "Abdi"
            },
            {
                "id": 38159776300,
                "preferredName": "D.L. Young",
                "firstName": "D.L.",
                "lastName": "Young"
            },
            {
                "id": 38168643300,
                "preferredName": "H.D. Weed",
                "firstName": "H.D.",
                "lastName": "Weed"
            },
            {
                "id": 37323419200,
                "preferredName": "J. Teplik",
                "firstName": "J.",
                "lastName": "Teplik"
            },
            {
                "id": 38161170800,
                "preferredName": "E.R. Herald",
                "firstName": "E.R.",
                "lastName": "Herald"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3204",
        "publicationYear": "1988",
        "publicationDate": "June 1988",
        "articleNumber": "3204",
        "articleTitle": "Parametric yield optimization for MOS circuit blocks",
        "volume": "7",
        "issue": "6",
        "startPage": "645",
        "endPage": "658",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Parametric yield optimization for MOS circuit blocks",
        "authors": [
            {
                "id": 37271300300,
                "preferredName": "D.E. Hocevar",
                "firstName": "D.E.",
                "lastName": "Hocevar"
            },
            {
                "id": 37340032300,
                "preferredName": "P.F. Cox",
                "firstName": "P.F.",
                "lastName": "Cox"
            },
            {
                "id": 37333474600,
                "preferredName": "P. Yang",
                "firstName": "P.",
                "lastName": "Yang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3157",
        "publicationYear": "1988",
        "publicationDate": "Feb. 1988",
        "articleNumber": "3157",
        "articleTitle": "MOS/sup 2/: an efficient MOnte Carlo Simulator for MOS devices",
        "volume": "7",
        "issue": "2",
        "startPage": "259",
        "endPage": "271",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "MOS/sup 2/: an efficient MOnte Carlo Simulator for MOS devices",
        "authors": [
            {
                "id": 37293750400,
                "preferredName": "E. Sangiorgi",
                "firstName": "E.",
                "lastName": "Sangiorgi"
            },
            {
                "id": 37284292900,
                "preferredName": "B. Ricco",
                "firstName": "B.",
                "lastName": "Ricco"
            },
            {
                "id": 37369021800,
                "preferredName": "F. Venturi",
                "firstName": "F.",
                "lastName": "Venturi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3148",
        "publicationYear": "1988",
        "publicationDate": "Feb. 1988",
        "articleNumber": "3148",
        "articleTitle": "Verification of analytic point defect models using SUPREM-IV (dopant diffusion)",
        "volume": "7",
        "issue": "2",
        "startPage": "181",
        "endPage": "190",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Verification of analytic point defect models using SUPREM-IV (dopant diffusion)",
        "authors": [
            {
                "id": 37310210900,
                "preferredName": "M.E. Law",
                "firstName": "M.E.",
                "lastName": "Law"
            },
            {
                "id": 37272814600,
                "preferredName": "R.W. Dutton",
                "firstName": "R.W.",
                "lastName": "Dutton"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3208",
        "publicationYear": "1988",
        "publicationDate": "June 1988",
        "articleNumber": "3208",
        "articleTitle": "BEAVER: a computational-geometry-based tool for switchbox routing",
        "volume": "7",
        "issue": "6",
        "startPage": "684",
        "endPage": "697",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "BEAVER: a computational-geometry-based tool for switchbox routing",
        "authors": [
            {
                "id": 37298319500,
                "preferredName": "J.P. Cohoon",
                "firstName": "J.P.",
                "lastName": "Cohoon"
            },
            {
                "id": 37377536300,
                "preferredName": "P.L. Heck",
                "firstName": "P.L.",
                "lastName": "Heck"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3131",
        "publicationYear": "1988",
        "publicationDate": "Jan. 1988",
        "articleNumber": "3131",
        "articleTitle": "Probability models for pseudorandom test sequences",
        "volume": "7",
        "issue": "1",
        "startPage": "68",
        "endPage": "74",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Probability models for pseudorandom test sequences",
        "authors": [
            {
                "id": 37273983300,
                "preferredName": "E.J. McCluskey",
                "firstName": "E.J.",
                "lastName": "McCluskey"
            },
            {
                "id": 37330304900,
                "preferredName": "S. Makar",
                "firstName": "S.",
                "lastName": "Makar"
            },
            {
                "id": 37272770600,
                "preferredName": "S. Mourad",
                "firstName": "S.",
                "lastName": "Mourad"
            },
            {
                "id": 37356602200,
                "preferredName": "K.D. Wagner",
                "firstName": "K.D.",
                "lastName": "Wagner"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.16803",
        "publicationYear": "1988",
        "publicationDate": "Dec. 1988",
        "articleNumber": "16803",
        "articleTitle": "A concurrent testing technique for digital circuits",
        "volume": "7",
        "issue": "12",
        "startPage": "1250",
        "endPage": "1260",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A concurrent testing technique for digital circuits",
        "authors": [
            {
                "id": 37273588500,
                "preferredName": "K.K. Saluja",
                "firstName": "K.K.",
                "lastName": "Saluja"
            },
            {
                "id": 37364857100,
                "preferredName": "R. Sharma",
                "firstName": "R.",
                "lastName": "Sharma"
            },
            {
                "id": 37317955100,
                "preferredName": "C.R. Kime",
                "firstName": "C.R.",
                "lastName": "Kime"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3223",
        "publicationYear": "1988",
        "publicationDate": "Aug. 1988",
        "articleNumber": "3223",
        "articleTitle": "On using signature registers as pseudorandom pattern generators in built-in self-testing",
        "volume": "7",
        "issue": "8",
        "startPage": "919",
        "endPage": "928",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On using signature registers as pseudorandom pattern generators in built-in self-testing",
        "authors": [
            {
                "id": 37964745500,
                "preferredName": "K. Kim",
                "firstName": "K.",
                "lastName": "Kim"
            },
            {
                "id": 37089107499,
                "preferredName": "D.S. Ha",
                "firstName": "D.S.",
                "lastName": "Ha"
            },
            {
                "id": 37298000400,
                "preferredName": "J.G. Tront",
                "firstName": "J.G.",
                "lastName": "Tront"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.7799",
        "publicationYear": "1988",
        "publicationDate": "Sept. 1988",
        "articleNumber": "7799",
        "articleTitle": "MOZART: a concurrent multilevel simulator",
        "volume": "7",
        "issue": "9",
        "startPage": "1005",
        "endPage": "1016",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "MOZART: a concurrent multilevel simulator",
        "authors": [
            {
                "id": 37389550800,
                "preferredName": "S. Gai",
                "firstName": "S.",
                "lastName": "Gai"
            },
            {
                "id": 37389551900,
                "preferredName": "P.L. Montessoro",
                "firstName": "P.L.",
                "lastName": "Montessoro"
            },
            {
                "id": 37274843600,
                "preferredName": "F. Somenzi",
                "firstName": "F.",
                "lastName": "Somenzi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3210",
        "publicationYear": "1988",
        "publicationDate": "June 1988",
        "articleNumber": "3210",
        "articleTitle": "On the verification of sequential machines at differing levels of abstraction",
        "volume": "7",
        "issue": "6",
        "startPage": "713",
        "endPage": "722",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On the verification of sequential machines at differing levels of abstraction",
        "authors": [
            {
                "id": 37283553100,
                "preferredName": "S. Devadas",
                "firstName": "S.",
                "lastName": "Devadas"
            },
            {
                "id": 38256343600,
                "preferredName": "H.-K.T. Ma",
                "firstName": "H.-K.T.",
                "lastName": "Ma"
            },
            {
                "id": 38559623600,
                "preferredName": "A.R. Newton",
                "firstName": "A.R.",
                "lastName": "Newton"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.16802",
        "publicationYear": "1988",
        "publicationDate": "Dec. 1988",
        "articleNumber": "16802",
        "articleTitle": "Macromodeling CMOS circuits for timing simulation",
        "volume": "7",
        "issue": "12",
        "startPage": "1237",
        "endPage": "1249",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Macromodeling CMOS circuits for timing simulation",
        "authors": [
            {
                "id": 37087678386,
                "preferredName": "L.M. Brocco",
                "firstName": "L.M.",
                "lastName": "Brocco"
            },
            {
                "id": 37447521100,
                "preferredName": "S.P. McCormick",
                "firstName": "S.P.",
                "lastName": "McCormick"
            },
            {
                "id": 37377788800,
                "preferredName": "J. Allen",
                "firstName": "J.",
                "lastName": "Allen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3172",
        "publicationYear": "1988",
        "publicationDate": "March 1988",
        "articleNumber": "3172",
        "articleTitle": "Parallel standard cell placement algorithms with quality equivalent to simulated annealing",
        "volume": "7",
        "issue": "3",
        "startPage": "387",
        "endPage": "396",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Parallel standard cell placement algorithms with quality equivalent to simulated annealing",
        "authors": [
            {
                "id": 37277511800,
                "preferredName": "J.S. Rose",
                "firstName": "J.S.",
                "lastName": "Rose"
            },
            {
                "id": 37354586800,
                "preferredName": "W.M. Snelgrove",
                "firstName": "W.M.",
                "lastName": "Snelgrove"
            },
            {
                "id": 37283995000,
                "preferredName": "Z.G. Vranesic",
                "firstName": "Z.G.",
                "lastName": "Vranesic"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3206",
        "publicationYear": "1988",
        "publicationDate": "June 1988",
        "articleNumber": "3206",
        "articleTitle": "Simulating and testing oversampled analog-to-digital converters",
        "volume": "7",
        "issue": "6",
        "startPage": "668",
        "endPage": "674",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Simulating and testing oversampled analog-to-digital converters",
        "authors": [
            {
                "id": 37282431400,
                "preferredName": "B.E. Boser",
                "firstName": "B.E.",
                "lastName": "Boser"
            },
            {
                "id": 38162617300,
                "preferredName": "K.-P. Karmann",
                "firstName": "K.-P.",
                "lastName": "Karmann"
            },
            {
                "id": 37088125778,
                "preferredName": "H. Martin",
                "firstName": "H.",
                "lastName": "Martin"
            },
            {
                "id": 37275768700,
                "preferredName": "B.A. Wooley",
                "firstName": "B.A.",
                "lastName": "Wooley"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3147",
        "publicationYear": "1988",
        "publicationDate": "Feb. 1988",
        "articleNumber": "3147",
        "articleTitle": "Two-dimensional modeling of ion implantation induced point defects",
        "volume": "7",
        "issue": "2",
        "startPage": "174",
        "endPage": "180",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Two-dimensional modeling of ion implantation induced point defects",
        "authors": [
            {
                "id": 37314030500,
                "preferredName": "G. Hobler",
                "firstName": "G.",
                "lastName": "Hobler"
            },
            {
                "id": 38543793800,
                "preferredName": "S. Selberherr",
                "firstName": "S.",
                "lastName": "Selberherr"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.7808",
        "publicationYear": "1988",
        "publicationDate": "Oct. 1988",
        "articleNumber": "7808",
        "articleTitle": "A new approach to three- or four-layer channel routing",
        "volume": "7",
        "issue": "10",
        "startPage": "1094",
        "endPage": "1104",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A new approach to three- or four-layer channel routing",
        "authors": [
            {
                "id": 37276009100,
                "preferredName": "J. Cong",
                "firstName": "J.",
                "lastName": "Cong"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            },
            {
                "id": 37280619500,
                "preferredName": "C.L. Liu",
                "firstName": "C.L.",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3945",
        "publicationYear": "1988",
        "publicationDate": "July 1988",
        "articleNumber": "3945",
        "articleTitle": "An interchange format for process and device simulation",
        "volume": "7",
        "issue": "7",
        "startPage": "741",
        "endPage": "754",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An interchange format for process and device simulation",
        "authors": [
            {
                "id": 37389799300,
                "preferredName": "S.G. Duvall",
                "firstName": "S.G.",
                "lastName": "Duvall"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3219",
        "publicationYear": "1988",
        "publicationDate": "Aug. 1988",
        "articleNumber": "3219",
        "articleTitle": "Behavioral to structural translation in a bit-serial silicon compiler",
        "volume": "7",
        "issue": "8",
        "startPage": "877",
        "endPage": "886",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Behavioral to structural translation in a bit-serial silicon compiler",
        "authors": [
            {
                "id": 37285128100,
                "preferredName": "R.I. Hartley",
                "firstName": "R.I.",
                "lastName": "Hartley"
            },
            {
                "id": 37428429000,
                "preferredName": "J.R. Jasica",
                "firstName": "J.R.",
                "lastName": "Jasica"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.7806",
        "publicationYear": "1988",
        "publicationDate": "Oct. 1988",
        "articleNumber": "7806",
        "articleTitle": "Circuits for pseudoexhaustive test pattern generation",
        "volume": "7",
        "issue": "10",
        "startPage": "1068",
        "endPage": "1080",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Circuits for pseudoexhaustive test pattern generation",
        "authors": [
            {
                "id": 37087908242,
                "preferredName": "L.-T. Wang",
                "firstName": "L.-T.",
                "lastName": "Wang"
            },
            {
                "id": 37273983300,
                "preferredName": "E.J. McCluskey",
                "firstName": "E.J.",
                "lastName": "McCluskey"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.7794",
        "publicationYear": "1988",
        "publicationDate": "Sept. 1988",
        "articleNumber": "7794",
        "articleTitle": "A compact IGFET model-ASIM",
        "volume": "7",
        "issue": "9",
        "startPage": "952",
        "endPage": "975",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A compact IGFET model-ASIM",
        "authors": [
            {
                "id": 37089068154,
                "preferredName": "S.-W. Lee",
                "firstName": "S.-W.",
                "lastName": "Lee"
            },
            {
                "id": 37564468500,
                "preferredName": "R.C. Rennick",
                "firstName": "R.C.",
                "lastName": "Rennick"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3207",
        "publicationYear": "1988",
        "publicationDate": "June 1988",
        "articleNumber": "3207",
        "articleTitle": "SMART-P: rigorous three-dimensional process simulator on a supercomputer",
        "volume": "7",
        "issue": "6",
        "startPage": "675",
        "endPage": "683",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "SMART-P: rigorous three-dimensional process simulator on a supercomputer",
        "authors": [
            {
                "id": 37283261600,
                "preferredName": "S. Odanaka",
                "firstName": "S.",
                "lastName": "Odanaka"
            },
            {
                "id": 37320397300,
                "preferredName": "H. Umimoto",
                "firstName": "H.",
                "lastName": "Umimoto"
            },
            {
                "id": 38167242200,
                "preferredName": "M. Wakabayashi",
                "firstName": "M.",
                "lastName": "Wakabayashi"
            },
            {
                "id": 37626893300,
                "preferredName": "H. Esaki",
                "firstName": "H.",
                "lastName": "Esaki"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3192",
        "publicationYear": "1988",
        "publicationDate": "May 1988",
        "articleNumber": "3192",
        "articleTitle": "CAPCAL-a 3-D capacitance solver for support of CAD systems",
        "volume": "7",
        "issue": "5",
        "startPage": "549",
        "endPage": "556",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "CAPCAL-a 3-D capacitance solver for support of CAD systems",
        "authors": [
            {
                "id": 37395684700,
                "preferredName": "A. Seidl",
                "firstName": "A.",
                "lastName": "Seidl"
            },
            {
                "id": 37351875800,
                "preferredName": "H. Klose",
                "firstName": "H.",
                "lastName": "Klose"
            },
            {
                "id": 38168125900,
                "preferredName": "M. Svoboda",
                "firstName": "M.",
                "lastName": "Svoboda"
            },
            {
                "id": 37088136505,
                "preferredName": "J. Oberndorfer",
                "firstName": "J.",
                "lastName": "Oberndorfer"
            },
            {
                "id": 37275355000,
                "preferredName": "W. Rosner",
                "firstName": "W.",
                "lastName": "Rosner"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3149",
        "publicationYear": "1988",
        "publicationDate": "Feb. 1988",
        "articleNumber": "3149",
        "articleTitle": "The efficient simulation of coupled point defect and impurity diffusion",
        "volume": "7",
        "issue": "2",
        "startPage": "191",
        "endPage": "204",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "The efficient simulation of coupled point defect and impurity diffusion",
        "authors": [
            {
                "id": 37418744000,
                "preferredName": "M.R. Kump",
                "firstName": "M.R.",
                "lastName": "Kump"
            },
            {
                "id": 37272814600,
                "preferredName": "R.W. Dutton",
                "firstName": "R.W.",
                "lastName": "Dutton"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3138",
        "publicationYear": "1988",
        "publicationDate": "Jan. 1988",
        "articleNumber": "3138",
        "articleTitle": "Testing for multiple faults in domino-CMOS logic circuits",
        "volume": "7",
        "issue": "1",
        "startPage": "109",
        "endPage": "116",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Testing for multiple faults in domino-CMOS logic circuits",
        "authors": [
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.16806",
        "publicationYear": "1988",
        "publicationDate": "Dec. 1988",
        "articleNumber": "16806",
        "articleTitle": "Algorithms for floorplan design via rectangular dualization",
        "volume": "7",
        "issue": "12",
        "startPage": "1278",
        "endPage": "1289",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Algorithms for floorplan design via rectangular dualization",
        "authors": [
            {
                "id": 37087179435,
                "preferredName": "Yen-Tai Lai",
                "firstName": null,
                "lastName": "Yen-Tai Lai"
            },
            {
                "id": 37376484400,
                "preferredName": "S.M. Leinwand",
                "firstName": "S.M.",
                "lastName": "Leinwand"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3186",
        "publicationYear": "1988",
        "publicationDate": "April 1988",
        "articleNumber": "3186",
        "articleTitle": "An MOS transistor charge model for VLSI design",
        "volume": "7",
        "issue": "4",
        "startPage": "520",
        "endPage": "527",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An MOS transistor charge model for VLSI design",
        "authors": [
            {
                "id": 37338835800,
                "preferredName": "B.J. Sheu",
                "firstName": "B.J.",
                "lastName": "Sheu"
            },
            {
                "id": 38122742800,
                "preferredName": "W.-J. Hsu",
                "firstName": "W.-J.",
                "lastName": "Hsu"
            },
            {
                "id": 37276180500,
                "preferredName": "P.K. Ko",
                "firstName": "P.K.",
                "lastName": "Ko"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3137",
        "publicationYear": "1988",
        "publicationDate": "Jan. 1988",
        "articleNumber": "3137",
        "articleTitle": "Multiple fault detection using single fault test sets",
        "volume": "7",
        "issue": "1",
        "startPage": "100",
        "endPage": "108",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Multiple fault detection using single fault test sets",
        "authors": [
            {
                "id": 37286405600,
                "preferredName": "J.L.A. Hughes",
                "firstName": "J.L.A.",
                "lastName": "Hughes"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3214",
        "publicationYear": "1988",
        "publicationDate": "Aug. 1988",
        "articleNumber": "3214",
        "articleTitle": "SLS-a fast switch-level simulator (for MOS)",
        "volume": "7",
        "issue": "8",
        "startPage": "838",
        "endPage": "849",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "SLS-a fast switch-level simulator (for MOS)",
        "authors": [
            {
                "id": 37322746300,
                "preferredName": "Z. Barzilai",
                "firstName": "Z.",
                "lastName": "Barzilai"
            },
            {
                "id": 37541612700,
                "preferredName": "D.K. Beece",
                "firstName": "D.K.",
                "lastName": "Beece"
            },
            {
                "id": 37267447500,
                "preferredName": "L.M. Huisman",
                "firstName": "L.M.",
                "lastName": "Huisman"
            },
            {
                "id": 37345761800,
                "preferredName": "V.S. Iyengar",
                "firstName": "V.S.",
                "lastName": "Iyengar"
            },
            {
                "id": 37319542800,
                "preferredName": "G.M. Silberman",
                "firstName": "G.M.",
                "lastName": "Silberman"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3193",
        "publicationYear": "1988",
        "publicationDate": "May 1988",
        "articleNumber": "3193",
        "articleTitle": "Polynomial splines for MOSFET model approximation",
        "volume": "7",
        "issue": "5",
        "startPage": "557",
        "endPage": "566",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Polynomial splines for MOSFET model approximation",
        "authors": [
            {
                "id": 37265612600,
                "preferredName": "J.A. Barby",
                "firstName": "J.A.",
                "lastName": "Barby"
            },
            {
                "id": 37344715300,
                "preferredName": "J. Vlach",
                "firstName": "J.",
                "lastName": "Vlach"
            },
            {
                "id": 37298486900,
                "preferredName": "K. Singhal",
                "firstName": "K.",
                "lastName": "Singhal"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3949",
        "publicationYear": "1988",
        "publicationDate": "July 1988",
        "articleNumber": "3949",
        "articleTitle": "Optimum design of IC power/ground nets subject to reliability constraints",
        "volume": "7",
        "issue": "7",
        "startPage": "787",
        "endPage": "796",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Optimum design of IC power/ground nets subject to reliability constraints",
        "authors": [
            {
                "id": 37379627900,
                "preferredName": "S. Chowdhury",
                "firstName": "S.",
                "lastName": "Chowdhury"
            },
            {
                "id": 37273801100,
                "preferredName": "M.A. Breuer",
                "firstName": "M.A.",
                "lastName": "Breuer"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3187",
        "publicationYear": "1988",
        "publicationDate": "April 1988",
        "articleNumber": "3187",
        "articleTitle": "On yield consideration for the design of redundant programmable logic arrays",
        "volume": "7",
        "issue": "4",
        "startPage": "528",
        "endPage": "535",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On yield consideration for the design of redundant programmable logic arrays",
        "authors": [
            {
                "id": 37068088300,
                "preferredName": "C.-L. Wey",
                "firstName": "C.-L.",
                "lastName": "Wey"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3162",
        "publicationYear": "1988",
        "publicationDate": "Feb. 1988",
        "articleNumber": "3162",
        "articleTitle": "Computation of steady-state CMOS latchup characteristics",
        "volume": "7",
        "issue": "2",
        "startPage": "307",
        "endPage": "323",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Computation of steady-state CMOS latchup characteristics",
        "authors": [
            {
                "id": 37373665000,
                "preferredName": "W.M. Coughran",
                "firstName": "W.M.",
                "lastName": "Coughran"
            },
            {
                "id": 37354334500,
                "preferredName": "M.R. Pinto",
                "firstName": "M.R.",
                "lastName": "Pinto"
            },
            {
                "id": 38184291800,
                "preferredName": "R.K. Smith",
                "firstName": "R.K.",
                "lastName": "Smith"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3182",
        "publicationYear": "1988",
        "publicationDate": "April 1988",
        "articleNumber": "3182",
        "articleTitle": "Fast algorithm for polygon decomposition",
        "volume": "7",
        "issue": "4",
        "startPage": "473",
        "endPage": "483",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Fast algorithm for polygon decomposition",
        "authors": [
            {
                "id": 37945367400,
                "preferredName": "S. Nahar",
                "firstName": "S.",
                "lastName": "Nahar"
            },
            {
                "id": 37272304600,
                "preferredName": "S. Sahni",
                "firstName": "S.",
                "lastName": "Sahni"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3200",
        "publicationYear": "1988",
        "publicationDate": "May 1988",
        "articleNumber": "3200",
        "articleTitle": "Verification algorithms for VLSI synthesis",
        "volume": "7",
        "issue": "5",
        "startPage": "616",
        "endPage": "640",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Verification algorithms for VLSI synthesis",
        "authors": [
            {
                "id": 37274843000,
                "preferredName": "G.D. Hachtel",
                "firstName": "G.D.",
                "lastName": "Hachtel"
            },
            {
                "id": 37387444400,
                "preferredName": "R.M. Jacoby",
                "firstName": "R.M.",
                "lastName": "Jacoby"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3209",
        "publicationYear": "1988",
        "publicationDate": "June 1988",
        "articleNumber": "3209",
        "articleTitle": "Techniques for multilayer channel routing",
        "volume": "7",
        "issue": "6",
        "startPage": "698",
        "endPage": "712",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Techniques for multilayer channel routing",
        "authors": [
            {
                "id": 38275785400,
                "preferredName": "D. Braun",
                "firstName": "D.",
                "lastName": "Braun"
            },
            {
                "id": 37089129698,
                "preferredName": "J.L. Burns",
                "firstName": "J.L.",
                "lastName": "Burns"
            },
            {
                "id": 37824276600,
                "preferredName": "F. Romeo",
                "firstName": "F.",
                "lastName": "Romeo"
            },
            {
                "id": 38271978500,
                "preferredName": "A. Sangiovanni-Vincentelli",
                "firstName": "A.",
                "lastName": "Sangiovanni-Vincentelli"
            },
            {
                "id": 37276800400,
                "preferredName": "K. Mayaram",
                "firstName": "K.",
                "lastName": "Mayaram"
            },
            {
                "id": 37283553100,
                "preferredName": "S. Devadas",
                "firstName": "S.",
                "lastName": "Devadas"
            },
            {
                "id": 38256343600,
                "preferredName": "H.-K.T. Ma",
                "firstName": "H.-K.T.",
                "lastName": "Ma"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3150",
        "publicationYear": "1988",
        "publicationDate": "Feb. 1988",
        "articleNumber": "3150",
        "articleTitle": "Numerical simulation of the gas immersion laser doping (GILD) process in silicon",
        "volume": "7",
        "issue": "2",
        "startPage": "205",
        "endPage": "214",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Numerical simulation of the gas immersion laser doping (GILD) process in silicon",
        "authors": [
            {
                "id": 37392726500,
                "preferredName": "E. Landi",
                "firstName": "E.",
                "lastName": "Landi"
            },
            {
                "id": 37354310500,
                "preferredName": "P.G. Carey",
                "firstName": "P.G.",
                "lastName": "Carey"
            },
            {
                "id": 37313470000,
                "preferredName": "T.W. Sigmon",
                "firstName": "T.W.",
                "lastName": "Sigmon"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3171",
        "publicationYear": "1988",
        "publicationDate": "March 1988",
        "articleNumber": "3171",
        "articleTitle": "Model and solution strategy for placement of rectangular blocks in the Euclidean plane",
        "volume": "7",
        "issue": "3",
        "startPage": "378",
        "endPage": "386",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Model and solution strategy for placement of rectangular blocks in the Euclidean plane",
        "authors": [
            {
                "id": 37087688290,
                "preferredName": "A. Alon",
                "firstName": "A.",
                "lastName": "Alon"
            },
            {
                "id": 37355815900,
                "preferredName": "U. Ascher",
                "firstName": "U.",
                "lastName": "Ascher"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.7800",
        "publicationYear": "1988",
        "publicationDate": "Sept. 1988",
        "articleNumber": "7800",
        "articleTitle": "PISCES-MC: a multiwindow, multimethod 2-D device simulator",
        "volume": "7",
        "issue": "9",
        "startPage": "1017",
        "endPage": "1026",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "PISCES-MC: a multiwindow, multimethod 2-D device simulator",
        "authors": [
            {
                "id": 37671381600,
                "preferredName": "D.Y. Cheng",
                "firstName": "D.Y.",
                "lastName": "Cheng"
            },
            {
                "id": 38560187100,
                "preferredName": "C.G. Hwang",
                "firstName": "C.G.",
                "lastName": "Hwang"
            },
            {
                "id": 37272814600,
                "preferredName": "R.W. Dutton",
                "firstName": "R.W.",
                "lastName": "Dutton"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3947",
        "publicationYear": "1988",
        "publicationDate": "July 1988",
        "articleNumber": "3947",
        "articleTitle": "Fast functional simulation: an incremental approach",
        "volume": "7",
        "issue": "7",
        "startPage": "765",
        "endPage": "774",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Fast functional simulation: an incremental approach",
        "authors": [
            {
                "id": 37065052800,
                "preferredName": "S.Y. Hwang",
                "firstName": "S.Y.",
                "lastName": "Hwang"
            },
            {
                "id": 37322699300,
                "preferredName": "T. Blank",
                "firstName": "T.",
                "lastName": "Blank"
            },
            {
                "id": 38253283700,
                "preferredName": "K. Choi",
                "firstName": "K.",
                "lastName": "Choi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.9183",
        "publicationYear": "1988",
        "publicationDate": "Nov. 1988",
        "articleNumber": "9183",
        "articleTitle": "Three-dimensional capacitance evaluation on a Connection Machine",
        "volume": "7",
        "issue": "11",
        "startPage": "1125",
        "endPage": "1133",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Three-dimensional capacitance evaluation on a Connection Machine",
        "authors": [
            {
                "id": 37282504400,
                "preferredName": "R. Guerrieri",
                "firstName": "R.",
                "lastName": "Guerrieri"
            },
            {
                "id": 38271978500,
                "preferredName": "A. Sangiovanni-Vincentelli",
                "firstName": "A.",
                "lastName": "Sangiovanni-Vincentelli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3127",
        "publicationYear": "1988",
        "publicationDate": "Jan. 1988",
        "articleNumber": "3127",
        "articleTitle": "The design of concurrent error diagnosable systolic arrays for band matrix multiplications",
        "volume": "7",
        "issue": "1",
        "startPage": "21",
        "endPage": "37",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "The design of concurrent error diagnosable systolic arrays for band matrix multiplications",
        "authors": [
            {
                "id": 37088163343,
                "preferredName": "S.-W. Chan",
                "firstName": "S.-W.",
                "lastName": "Chan"
            },
            {
                "id": 37068088300,
                "preferredName": "C.-L. Wey",
                "firstName": "C.-L.",
                "lastName": "Wey"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3130",
        "publicationYear": "1988",
        "publicationDate": "Jan. 1988",
        "articleNumber": "3130",
        "articleTitle": "A new approach to the design of built-in self-testing PLAs for high fault coverage",
        "volume": "7",
        "issue": "1",
        "startPage": "60",
        "endPage": "67",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A new approach to the design of built-in self-testing PLAs for high fault coverage",
        "authors": [
            {
                "id": 37278666600,
                "preferredName": "S.J. Upadhyaya",
                "firstName": "S.J.",
                "lastName": "Upadhyaya"
            },
            {
                "id": 37273588500,
                "preferredName": "K.K. Saluja",
                "firstName": "K.K.",
                "lastName": "Saluja"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3948",
        "publicationYear": "1988",
        "publicationDate": "July 1988",
        "articleNumber": "3948",
        "articleTitle": "Analysis and synthesis of combinational pass transistor circuits",
        "volume": "7",
        "issue": "7",
        "startPage": "775",
        "endPage": "786",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Analysis and synthesis of combinational pass transistor circuits",
        "authors": [
            {
                "id": 37087450539,
                "preferredName": "C. Pedron",
                "firstName": "C.",
                "lastName": "Pedron"
            },
            {
                "id": 37264970500,
                "preferredName": "A. Stauffer",
                "firstName": "A.",
                "lastName": "Stauffer"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3129",
        "publicationYear": "1988",
        "publicationDate": "Jan. 1988",
        "articleNumber": "3129",
        "articleTitle": "Design of large embedded CMOS PLAs for built-in self-test",
        "volume": "7",
        "issue": "1",
        "startPage": "50",
        "endPage": "59",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Design of large embedded CMOS PLAs for built-in self-test",
        "authors": [
            {
                "id": 37334718600,
                "preferredName": "D.L. Liu",
                "firstName": "D.L.",
                "lastName": "Liu"
            },
            {
                "id": 37273983300,
                "preferredName": "E.J. McCluskey",
                "firstName": "E.J.",
                "lastName": "McCluskey"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3145",
        "publicationYear": "1988",
        "publicationDate": "Feb. 1988",
        "articleNumber": "3145",
        "articleTitle": "SIMPL-2: (SIMulated Profiles from the Layout-Version 2)",
        "volume": "7",
        "issue": "2",
        "startPage": "160",
        "endPage": "167",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "SIMPL-2: (SIMulated Profiles from the Layout-Version 2)",
        "authors": [
            {
                "id": 37088242844,
                "preferredName": "K. Lee",
                "firstName": "K.",
                "lastName": "Lee"
            },
            {
                "id": 37329494500,
                "preferredName": "A.R. Neureuther",
                "firstName": "A.R.",
                "lastName": "Neureuther"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3126",
        "publicationYear": "1988",
        "publicationDate": "Jan. 1988",
        "articleNumber": "3126",
        "articleTitle": "Methodologies for testing embedded content addressable memories",
        "volume": "7",
        "issue": "1",
        "startPage": "11",
        "endPage": "20",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Methodologies for testing embedded content addressable memories",
        "authors": [
            {
                "id": 37278367400,
                "preferredName": "P. Mazumder",
                "firstName": "P.",
                "lastName": "Mazumder"
            },
            {
                "id": 37273471900,
                "preferredName": "J.H. Patel",
                "firstName": "J.H.",
                "lastName": "Patel"
            },
            {
                "id": 38556050000,
                "preferredName": "W.K. Fuchs",
                "firstName": "W.K.",
                "lastName": "Fuchs"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3170",
        "publicationYear": "1988",
        "publicationDate": "March 1988",
        "articleNumber": "3170",
        "articleTitle": "Analysis of strategies for constructive general block placement",
        "volume": "7",
        "issue": "3",
        "startPage": "371",
        "endPage": "377",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Analysis of strategies for constructive general block placement",
        "authors": [
            {
                "id": 37294219200,
                "preferredName": "S. Wimer",
                "firstName": "S.",
                "lastName": "Wimer"
            },
            {
                "id": 37274556400,
                "preferredName": "I. Koren",
                "firstName": "I.",
                "lastName": "Koren"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3139",
        "publicationYear": "1988",
        "publicationDate": "Jan. 1988",
        "articleNumber": "3139",
        "articleTitle": "Concurrent error correction in systolic architectures",
        "volume": "7",
        "issue": "1",
        "startPage": "117",
        "endPage": "125",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Concurrent error correction in systolic architectures",
        "authors": [
            {
                "id": 38161651000,
                "preferredName": "R.J. Cosentino",
                "firstName": "R.J.",
                "lastName": "Cosentino"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3184",
        "publicationYear": "1988",
        "publicationDate": "April 1988",
        "articleNumber": "3184",
        "articleTitle": "Data structuring for process and device simulations",
        "volume": "7",
        "issue": "4",
        "startPage": "489",
        "endPage": "500",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Data structuring for process and device simulations",
        "authors": [
            {
                "id": 37392051200,
                "preferredName": "C.H. Corbex",
                "firstName": "C.H.",
                "lastName": "Corbex"
            },
            {
                "id": 37086983632,
                "preferredName": "A.F. Gerodelle",
                "firstName": "A.F.",
                "lastName": "Gerodelle"
            },
            {
                "id": 37349966500,
                "preferredName": "S.P. Martin",
                "firstName": "S.P.",
                "lastName": "Martin"
            },
            {
                "id": 37268327300,
                "preferredName": "A.R. Poncet",
                "firstName": "A.R.",
                "lastName": "Poncet"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.9189",
        "publicationYear": "1988",
        "publicationDate": "Nov. 1988",
        "articleNumber": "9189",
        "articleTitle": "A new framework of design rules for compaction of VLSI layouts",
        "volume": "7",
        "issue": "11",
        "startPage": "1195",
        "endPage": "1204",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A new framework of design rules for compaction of VLSI layouts",
        "authors": [
            {
                "id": 37087156450,
                "preferredName": "Jin-Fuw Lee",
                "firstName": null,
                "lastName": "Jin-Fuw Lee"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3205",
        "publicationYear": "1988",
        "publicationDate": "June 1988",
        "articleNumber": "3205",
        "articleTitle": "Current-limited switch-level timing simulator for MOS logic networks",
        "volume": "7",
        "issue": "6",
        "startPage": "659",
        "endPage": "667",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Current-limited switch-level timing simulator for MOS logic networks",
        "authors": [
            {
                "id": 37348104200,
                "preferredName": "G. Ruan",
                "firstName": "G.",
                "lastName": "Ruan"
            },
            {
                "id": 37344715300,
                "preferredName": "J. Vlach",
                "firstName": "J.",
                "lastName": "Vlach"
            },
            {
                "id": 37265612600,
                "preferredName": "J.A. Barby",
                "firstName": "J.A.",
                "lastName": "Barby"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.7796",
        "publicationYear": "1988",
        "publicationDate": "Sept. 1988",
        "articleNumber": "7796",
        "articleTitle": "Simulating digital circuits with one bit per wire",
        "volume": "7",
        "issue": "9",
        "startPage": "987",
        "endPage": "993",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Simulating digital circuits with one bit per wire",
        "authors": [
            {
                "id": 37339549500,
                "preferredName": "A.W. Appel",
                "firstName": "A.W.",
                "lastName": "Appel"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3168",
        "publicationYear": "1988",
        "publicationDate": "March 1988",
        "articleNumber": "3168",
        "articleTitle": "CARLOS: an automated multilevel logic design system for CMOS semi-custom integrated circuits",
        "volume": "7",
        "issue": "3",
        "startPage": "346",
        "endPage": "355",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "CARLOS: an automated multilevel logic design system for CMOS semi-custom integrated circuits",
        "authors": [
            {
                "id": 38161583500,
                "preferredName": "H.-J. Mathony",
                "firstName": "H.-J.",
                "lastName": "Mathony"
            },
            {
                "id": 37325442800,
                "preferredName": "U.G. Baitinger",
                "firstName": "U.G.",
                "lastName": "Baitinger"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3180",
        "publicationYear": "1988",
        "publicationDate": "April 1988",
        "articleNumber": "3180",
        "articleTitle": "Algorithms for optimizing, two-dimensional symbolic layout compaction",
        "volume": "7",
        "issue": "4",
        "startPage": "451",
        "endPage": "466",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Algorithms for optimizing, two-dimensional symbolic layout compaction",
        "authors": [
            {
                "id": 37284351200,
                "preferredName": "W.H. Wolf",
                "firstName": "W.H.",
                "lastName": "Wolf"
            },
            {
                "id": 37087640424,
                "preferredName": "R.G. Mathews",
                "firstName": "R.G.",
                "lastName": "Mathews"
            },
            {
                "id": 38050667000,
                "preferredName": "J.A. Newkirk",
                "firstName": "J.A.",
                "lastName": "Newkirk"
            },
            {
                "id": 37272814600,
                "preferredName": "R.W. Dutton",
                "firstName": "R.W.",
                "lastName": "Dutton"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3198",
        "publicationYear": "1988",
        "publicationDate": "May 1988",
        "articleNumber": "3198",
        "articleTitle": "Dynamic testability measures for ATPG",
        "volume": "7",
        "issue": "5",
        "startPage": "598",
        "endPage": "608",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Dynamic testability measures for ATPG",
        "authors": [
            {
                "id": 37279450700,
                "preferredName": "A. Ivanov",
                "firstName": "A.",
                "lastName": "Ivanov"
            },
            {
                "id": 37307557800,
                "preferredName": "V.K. Agarwal",
                "firstName": "V.K.",
                "lastName": "Agarwal"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.9185",
        "publicationYear": "1988",
        "publicationDate": "Nov. 1988",
        "articleNumber": "9185",
        "articleTitle": "ADIC-2.C a general-purpose optimization program suitable for integrated circuit design applications using the pseudo objective function substitution method (POSM)",
        "volume": "7",
        "issue": "11",
        "startPage": "1150",
        "endPage": "1163",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "ADIC-2.C a general-purpose optimization program suitable for integrated circuit design applications using the pseudo objective function substitution method (POSM)",
        "authors": [
            {
                "id": 37087401826,
                "preferredName": "Gen-Lin Tan",
                "firstName": null,
                "lastName": "Gen-Lin Tan"
            },
            {
                "id": 37088145628,
                "preferredName": "Shao-Wei Pan",
                "firstName": null,
                "lastName": "Shao-Wei Pan"
            },
            {
                "id": 37289081900,
                "preferredName": "W.H. Ku",
                "firstName": "W.H.",
                "lastName": "Ku"
            },
            {
                "id": 37088145301,
                "preferredName": "An-Jui Shey",
                "firstName": null,
                "lastName": "An-Jui Shey"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.9187",
        "publicationYear": "1988",
        "publicationDate": "Nov. 1988",
        "articleNumber": "9187",
        "articleTitle": "ESTA: an expert system for DFT rule verification",
        "volume": "7",
        "issue": "11",
        "startPage": "1172",
        "endPage": "1180",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "ESTA: an expert system for DFT rule verification",
        "authors": [
            {
                "id": 37327263900,
                "preferredName": "P. Camurati",
                "firstName": "P.",
                "lastName": "Camurati"
            },
            {
                "id": 37064238900,
                "preferredName": "P. Gianoglio",
                "firstName": "P.",
                "lastName": "Gianoglio"
            },
            {
                "id": 38162021400,
                "preferredName": "R. Gianoglio",
                "firstName": "R.",
                "lastName": "Gianoglio"
            },
            {
                "id": 37323155800,
                "preferredName": "P. Prinetto",
                "firstName": "P.",
                "lastName": "Prinetto"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3173",
        "publicationYear": "1988",
        "publicationDate": "March 1988",
        "articleNumber": "3173",
        "articleTitle": "Systolic routing hardware: performance evaluation and optimization",
        "volume": "7",
        "issue": "3",
        "startPage": "397",
        "endPage": "410",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Systolic routing hardware: performance evaluation and optimization",
        "authors": [
            {
                "id": 37282471300,
                "preferredName": "R.A. Rutenbar",
                "firstName": "R.A.",
                "lastName": "Rutenbar"
            },
            {
                "id": 37319508000,
                "preferredName": "D.E. Atkins",
                "firstName": "D.E.",
                "lastName": "Atkins"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.9190",
        "publicationYear": "1988",
        "publicationDate": "Nov. 1988",
        "articleNumber": "9190",
        "articleTitle": "A heuristic standard cell placement algorithm using constrained multistage graph model",
        "volume": "7",
        "issue": "11",
        "startPage": "1205",
        "endPage": "1214",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A heuristic standard cell placement algorithm using constrained multistage graph model",
        "authors": [
            {
                "id": 37087208159,
                "preferredName": "Hwan Gue Cho",
                "firstName": null,
                "lastName": "Hwan Gue Cho"
            },
            {
                "id": 37277218400,
                "preferredName": "C.M. Kyung",
                "firstName": "C.M.",
                "lastName": "Kyung"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.7805",
        "publicationYear": "1988",
        "publicationDate": "Oct. 1988",
        "articleNumber": "7805",
        "articleTitle": "Yield optimization for nondifferentiable density functions using convolution techniques",
        "volume": "7",
        "issue": "10",
        "startPage": "1053",
        "endPage": "1067",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Yield optimization for nondifferentiable density functions using convolution techniques",
        "authors": [
            {
                "id": 37381637100,
                "preferredName": "T.-S. Tang",
                "firstName": "T.-S.",
                "lastName": "Tang"
            },
            {
                "id": 37344541600,
                "preferredName": "M.A. Styblinski",
                "firstName": "M.A.",
                "lastName": "Styblinski"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3197",
        "publicationYear": "1988",
        "publicationDate": "May 1988",
        "articleNumber": "3197",
        "articleTitle": "A universal test set for CMOS circuits",
        "volume": "7",
        "issue": "5",
        "startPage": "590",
        "endPage": "597",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A universal test set for CMOS circuits",
        "authors": [
            {
                "id": 37088135894,
                "preferredName": "G. Gupta",
                "firstName": "G.",
                "lastName": "Gupta"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3176",
        "publicationYear": "1988",
        "publicationDate": "March 1988",
        "articleNumber": "3176",
        "articleTitle": "High-voltage device modeling for SPICE simulation of HVIC's",
        "volume": "7",
        "issue": "3",
        "startPage": "425",
        "endPage": "432",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "High-voltage device modeling for SPICE simulation of HVIC's",
        "authors": [
            {
                "id": 38515465700,
                "preferredName": "R.J. McDonald",
                "firstName": "R.J.",
                "lastName": "McDonald"
            },
            {
                "id": 37272082000,
                "preferredName": "J.G. Fossum",
                "firstName": "J.G.",
                "lastName": "Fossum"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.16804",
        "publicationYear": "1988",
        "publicationDate": "Dec. 1988",
        "articleNumber": "16804",
        "articleTitle": "Implementation of VLSI self-testing by regularization",
        "volume": "7",
        "issue": "12",
        "startPage": "1261",
        "endPage": "1271",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Implementation of VLSI self-testing by regularization",
        "authors": [
            {
                "id": 37269122900,
                "preferredName": "Y. You",
                "firstName": "Y.",
                "lastName": "You"
            },
            {
                "id": 37275743400,
                "preferredName": "J.P. Hayes",
                "firstName": "J.P.",
                "lastName": "Hayes"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.7804",
        "publicationYear": "1988",
        "publicationDate": "Oct. 1988",
        "articleNumber": "7804",
        "articleTitle": "A physical parametric transistor model for CMOS circuit simulation",
        "volume": "7",
        "issue": "10",
        "startPage": "1038",
        "endPage": "1052",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A physical parametric transistor model for CMOS circuit simulation",
        "authors": [
            {
                "id": 37422349900,
                "preferredName": "S. Yu",
                "firstName": "S.",
                "lastName": "Yu"
            },
            {
                "id": 38338551000,
                "preferredName": "A.F. Franz",
                "firstName": "A.F.",
                "lastName": "Franz"
            },
            {
                "id": 37418711200,
                "preferredName": "T.G. Mihran",
                "firstName": "T.G.",
                "lastName": "Mihran"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3946",
        "publicationYear": "1988",
        "publicationDate": "July 1988",
        "articleNumber": "3946",
        "articleTitle": "Simulation of microcrack effects in dissolution of positive resist exposed by X-ray lithography",
        "volume": "7",
        "issue": "7",
        "startPage": "755",
        "endPage": "764",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Simulation of microcrack effects in dissolution of positive resist exposed by X-ray lithography",
        "authors": [
            {
                "id": 37282504400,
                "preferredName": "R. Guerrieri",
                "firstName": "R.",
                "lastName": "Guerrieri"
            },
            {
                "id": 37329494500,
                "preferredName": "A.R. Neureuther",
                "firstName": "A.R.",
                "lastName": "Neureuther"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.7803",
        "publicationYear": "1988",
        "publicationDate": "Oct. 1988",
        "articleNumber": "7803",
        "articleTitle": "The generation of a mesh for resistance calculation in integrated circuits",
        "volume": "7",
        "issue": "10",
        "startPage": "1029",
        "endPage": "1037",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "The generation of a mesh for resistance calculation in integrated circuits",
        "authors": [
            {
                "id": 37088188616,
                "preferredName": "A.J. Kemp",
                "firstName": "A.J.",
                "lastName": "Kemp"
            },
            {
                "id": 38556393300,
                "preferredName": "J.A. Pretorius",
                "firstName": "J.A.",
                "lastName": "Pretorius"
            },
            {
                "id": 37088190114,
                "preferredName": "W. Smit",
                "firstName": "W.",
                "lastName": "Smit"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3950",
        "publicationYear": "1988",
        "publicationDate": "July 1988",
        "articleNumber": "3950",
        "articleTitle": "Generalized Manhattan path algorithm with applications",
        "volume": "7",
        "issue": "7",
        "startPage": "797",
        "endPage": "804",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Generalized Manhattan path algorithm with applications",
        "authors": [
            {
                "id": 38042807500,
                "preferredName": "T. Asano",
                "firstName": "T.",
                "lastName": "Asano"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.7792",
        "publicationYear": "1988",
        "publicationDate": "Sept. 1988",
        "articleNumber": "7792",
        "articleTitle": "Detectability of CMOS stuck-open faults using random and pseudorandom test sequences",
        "volume": "7",
        "issue": "9",
        "startPage": "933",
        "endPage": "946",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Detectability of CMOS stuck-open faults using random and pseudorandom test sequences",
        "authors": [
            {
                "id": 37380059200,
                "preferredName": "S. Sastry",
                "firstName": "S.",
                "lastName": "Sastry"
            },
            {
                "id": 37273801100,
                "preferredName": "M. Breuer",
                "firstName": "M.",
                "lastName": "Breuer"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3221",
        "publicationYear": "1988",
        "publicationDate": "Aug. 1988",
        "articleNumber": "3221",
        "articleTitle": "A logic-to-logic comparator for VLSI layout verification",
        "volume": "7",
        "issue": "8",
        "startPage": "897",
        "endPage": "907",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A logic-to-logic comparator for VLSI layout verification",
        "authors": [
            {
                "id": 37354707600,
                "preferredName": "P.M. Maurer",
                "firstName": "P.M.",
                "lastName": "Maurer"
            },
            {
                "id": 37088045170,
                "preferredName": "A.D. Schapira",
                "firstName": "A.D.",
                "lastName": "Schapira"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.7809",
        "publicationYear": "1988",
        "publicationDate": "Oct. 1988",
        "articleNumber": "7809",
        "articleTitle": "Space compaction for multiple-output circuits",
        "volume": "7",
        "issue": "10",
        "startPage": "1105",
        "endPage": "1113",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Space compaction for multiple-output circuits",
        "authors": [
            {
                "id": 37280659300,
                "preferredName": "M. Serra",
                "firstName": "M.",
                "lastName": "Serra"
            },
            {
                "id": 37268060800,
                "preferredName": "J.C. Muzio",
                "firstName": "J.C.",
                "lastName": "Muzio"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3222",
        "publicationYear": "1988",
        "publicationDate": "Aug. 1988",
        "articleNumber": "3222",
        "articleTitle": "Escher-a geometrical layout system for recursively defined circuits",
        "volume": "7",
        "issue": "8",
        "startPage": "908",
        "endPage": "918",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Escher-a geometrical layout system for recursively defined circuits",
        "authors": [
            {
                "id": 37275696300,
                "preferredName": "E.M. Clarke",
                "firstName": "E.M.",
                "lastName": "Clarke"
            },
            {
                "id": 37956115200,
                "preferredName": "Y. Feng",
                "firstName": "Y.",
                "lastName": "Feng"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3128",
        "publicationYear": "1988",
        "publicationDate": "Jan. 1988",
        "articleNumber": "3128",
        "articleTitle": "TRIM: testability range by ignoring the memory",
        "volume": "7",
        "issue": "1",
        "startPage": "38",
        "endPage": "49",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "TRIM: testability range by ignoring the memory",
        "authors": [
            {
                "id": 37281754200,
                "preferredName": "L. Carter",
                "firstName": "L.",
                "lastName": "Carter"
            },
            {
                "id": 37267447500,
                "preferredName": "L.M. Huisman",
                "firstName": "L.M.",
                "lastName": "Huisman"
            },
            {
                "id": 37288093700,
                "preferredName": "T.W. Williams",
                "firstName": "T.W.",
                "lastName": "Williams"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.7798",
        "publicationYear": "1988",
        "publicationDate": "Sept. 1988",
        "articleNumber": "7798",
        "articleTitle": "Device and circuit simulation interface for an integrated VLSI design environment",
        "volume": "7",
        "issue": "9",
        "startPage": "998",
        "endPage": "1004",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Device and circuit simulation interface for an integrated VLSI design environment",
        "authors": [
            {
                "id": 37383017600,
                "preferredName": "C.-P. Wan",
                "firstName": "C.-P.",
                "lastName": "Wan"
            },
            {
                "id": 37338835800,
                "preferredName": "B.J. Sheu",
                "firstName": "B.J.",
                "lastName": "Sheu"
            },
            {
                "id": 37087333212,
                "preferredName": "S.-L. Lu",
                "firstName": "S.-L.",
                "lastName": "Lu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3174",
        "publicationYear": "1988",
        "publicationDate": "March 1988",
        "articleNumber": "3174",
        "articleTitle": "A normalized-area measure for VLSI layouts",
        "volume": "7",
        "issue": "3",
        "startPage": "411",
        "endPage": "419",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A normalized-area measure for VLSI layouts",
        "authors": [
            {
                "id": 37088164125,
                "preferredName": "M.S. Krishnan",
                "firstName": "M.S.",
                "lastName": "Krishnan"
            },
            {
                "id": 37275743400,
                "preferredName": "J.P. Hayes",
                "firstName": "J.P.",
                "lastName": "Hayes"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3151",
        "publicationYear": "1988",
        "publicationDate": "Feb. 1988",
        "articleNumber": "3151",
        "articleTitle": "A boundary element method for modeling viscoelastic flow in thermal oxidation",
        "volume": "7",
        "issue": "2",
        "startPage": "215",
        "endPage": "224",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A boundary element method for modeling viscoelastic flow in thermal oxidation",
        "authors": [
            {
                "id": 37088136677,
                "preferredName": "T.-L. Tung",
                "firstName": "T.-L.",
                "lastName": "Tung"
            },
            {
                "id": 37088139305,
                "preferredName": "J. Connor",
                "firstName": "J.",
                "lastName": "Connor"
            },
            {
                "id": 37275120500,
                "preferredName": "D.A. Antoniadis",
                "firstName": "D.A.",
                "lastName": "Antoniadis"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.9184",
        "publicationYear": "1988",
        "publicationDate": "Nov. 1988",
        "articleNumber": "9184",
        "articleTitle": "Hardware accelerators for timing simulation of VLSI digital circuits",
        "volume": "7",
        "issue": "11",
        "startPage": "1134",
        "endPage": "1149",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Hardware accelerators for timing simulation of VLSI digital circuits",
        "authors": [
            {
                "id": 37273187500,
                "preferredName": "D.M. Lewis",
                "firstName": "D.M.",
                "lastName": "Lewis"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3220",
        "publicationYear": "1988",
        "publicationDate": "Aug. 1988",
        "articleNumber": "3220",
        "articleTitle": "A technique for pull-up transistor folding",
        "volume": "7",
        "issue": "8",
        "startPage": "887",
        "endPage": "896",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A technique for pull-up transistor folding",
        "authors": [
            {
                "id": 37295359500,
                "preferredName": "C. Lursinsap",
                "firstName": "C.",
                "lastName": "Lursinsap"
            },
            {
                "id": 37267044500,
                "preferredName": "D.D. Gajski",
                "firstName": "D.D.",
                "lastName": "Gajski"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.7795",
        "publicationYear": "1988",
        "publicationDate": "Sept. 1988",
        "articleNumber": "7795",
        "articleTitle": "A new aggregation technique for the solution of large systems of algebraic equations (IC simulation)",
        "volume": "7",
        "issue": "9",
        "startPage": "976",
        "endPage": "986",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A new aggregation technique for the solution of large systems of algebraic equations (IC simulation)",
        "authors": [
            {
                "id": 37265755700,
                "preferredName": "G. Casinovi",
                "firstName": "G.",
                "lastName": "Casinovi"
            },
            {
                "id": 38271978500,
                "preferredName": "A. Sangiovanni-Vincentelli",
                "firstName": "A.",
                "lastName": "Sangiovanni-Vincentelli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3179",
        "publicationYear": "1988",
        "publicationDate": "April 1988",
        "articleNumber": "3179",
        "articleTitle": "Two-stage channel routing for CMOS gate arrays",
        "volume": "7",
        "issue": "4",
        "startPage": "439",
        "endPage": "450",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Two-stage channel routing for CMOS gate arrays",
        "authors": [
            {
                "id": 37065412300,
                "preferredName": "J.-N. Song",
                "firstName": "J.-N.",
                "lastName": "Song"
            },
            {
                "id": 37087686756,
                "preferredName": "Y.-K. Chen",
                "firstName": "Y.-K.",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.3154",
        "publicationYear": "1988",
        "publicationDate": "Feb. 1988",
        "articleNumber": "3154",
        "articleTitle": "ADAM: a two dimensional, two-carrier MOSFET simulator based on generalized stream functions",
        "volume": "7",
        "issue": "2",
        "startPage": "243",
        "endPage": "250",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "ADAM: a two dimensional, two-carrier MOSFET simulator based on generalized stream functions",
        "authors": [
            {
                "id": 37334376500,
                "preferredName": "R.A. Williams",
                "firstName": "R.A.",
                "lastName": "Williams"
            },
            {
                "id": 37283013900,
                "preferredName": "D.N. Pattanayak",
                "firstName": "D.N.",
                "lastName": "Pattanayak"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.7811",
        "publicationYear": "1988",
        "publicationDate": "Oct. 1988",
        "articleNumber": "7811",
        "articleTitle": "Modular testprocessor for VLSI chips and high-density PC boards",
        "volume": "7",
        "issue": "10",
        "startPage": "1118",
        "endPage": "1124",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Modular testprocessor for VLSI chips and high-density PC boards",
        "authors": [
            {
                "id": 37385286900,
                "preferredName": "W.O. Budde",
                "firstName": "W.O.",
                "lastName": "Budde"
            }
        ]
    }
]