# Asynchronous_FIFO_Project
 Designed and implemented an asynchronous FIFO using Verilog on Vivado.
 Verified functionality through testbench simulation and synthesized netlist for hardware validation. 
 Tools Used:  Xilinx Vivado, Verilog HDL
