Analysis & Synthesis report for test_accel_accSpeedPos
Tue Jun 22 22:16:12 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |auto_piano_top|dac_ltc2668_top:dac_ltc2668_top_1|SPI_write:SPI_write_1|pres_state
  9. State Machine - |auto_piano_top|dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|pres_state
 10. State Machine - |auto_piano_top|ASP_filter:ASP_filter_1|FreeFallState
 11. State Machine - |auto_piano_top|ASP_filter:ASP_filter_1|Runstate
 12. State Machine - |auto_piano_top|ASP_filter:ASP_filter_1|RestState
 13. State Machine - |auto_piano_top|ASP_filter:ASP_filter_1|CalibState
 14. State Machine - |auto_piano_top|ASP_filter:ASP_filter_1|phase
 15. State Machine - |auto_piano_top|accel_kx224_top:accel_kx224_top_1|accel_kx224_ctrl:accel_kx224_ctrl_1|pres_state
 16. User-Specified and Inferred Latches
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Parameter Settings for User Entity Instance: accel_kx224_top:accel_kx224_top_1|spi_3_wire_master_kx224:spi_3_wire_master_1
 23. Parameter Settings for User Entity Instance: ASP_filter:ASP_filter_1
 24. Parameter Settings for User Entity Instance: dac_ltc2668_top:dac_ltc2668_top_1|SPI_write:SPI_write_1
 25. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 26. Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Div3
 27. Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Mod3
 28. Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Div4
 29. Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Mod4
 30. Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Div5
 31. Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Mod5
 32. Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Div6
 33. Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Mod6
 34. Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Mod7
 35. Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Div10
 36. Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Mod11
 37. Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Div12
 38. Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Mod13
 39. Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Div13
 40. Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Mod14
 41. Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Div11
 42. Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Mod12
 43. Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Mod15
 44. altpll Parameter Settings by Entity Instance
 45. Port Connectivity Checks: "pll:pll_inst"
 46. Port Connectivity Checks: "dac_ltc2668_top:dac_ltc2668_top_1"
 47. Port Connectivity Checks: "accel_kx224_top:accel_kx224_top_1|spi_3_wire_master_kx224:spi_3_wire_master_1"
 48. Port Connectivity Checks: "accel_kx224_top:accel_kx224_top_1|accel_kx224_ctrl:accel_kx224_ctrl_1"
 49. Port Connectivity Checks: "accel_kx224_top:accel_kx224_top_1"
 50. Post-Synthesis Netlist Statistics for Top Partition
 51. Elapsed Time Per Partition
 52. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 22 22:16:12 2021       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; test_accel_accSpeedPos                      ;
; Top-level Entity Name              ; auto_piano_top                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,110                                       ;
;     Total combinational functions  ; 6,032                                       ;
;     Dedicated logic registers      ; 812                                         ;
; Total registers                    ; 812                                         ;
; Total pins                         ; 155                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+----------------------------------------------------------------------------+--------------------+------------------------+
; Option                                                                     ; Setting            ; Default Value          ;
+----------------------------------------------------------------------------+--------------------+------------------------+
; Device                                                                     ; EP4CE115F29C7      ;                        ;
; Top-level entity name                                                      ; auto_piano_top     ; test_accel_accSpeedPos ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX          ;
; Use smart compilation                                                      ; On                 ; Off                    ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                        ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993              ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                     ;
; Enable compact report table                                                ; Off                ; Off                    ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                   ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                    ;
; Preserve fewer node names                                                  ; On                 ; On                     ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable                 ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001           ;
; State Machine Processing                                                   ; Auto               ; Auto                   ;
; Safe State Machine                                                         ; Off                ; Off                    ;
; Extract Verilog State Machines                                             ; On                 ; On                     ;
; Extract VHDL State Machines                                                ; On                 ; On                     ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                    ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                   ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                     ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                     ;
; Parallel Synthesis                                                         ; On                 ; On                     ;
; DSP Block Balancing                                                        ; Auto               ; Auto                   ;
; NOT Gate Push-Back                                                         ; On                 ; On                     ;
; Power-Up Don't Care                                                        ; On                 ; On                     ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                    ;
; Remove Duplicate Registers                                                 ; On                 ; On                     ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                    ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                    ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                    ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                    ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                    ;
; Ignore SOFT Buffers                                                        ; On                 ; On                     ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                    ;
; Optimization Technique                                                     ; Balanced           ; Balanced               ;
; Carry Chain Length                                                         ; 70                 ; 70                     ;
; Auto Carry Chains                                                          ; On                 ; On                     ;
; Auto Open-Drain Pins                                                       ; On                 ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                    ;
; Auto ROM Replacement                                                       ; On                 ; On                     ;
; Auto RAM Replacement                                                       ; On                 ; On                     ;
; Auto DSP Block Replacement                                                 ; On                 ; On                     ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                   ;
; Auto Clock Enable Replacement                                              ; On                 ; On                     ;
; Strict RAM Replacement                                                     ; Off                ; Off                    ;
; Allow Synchronous Control Signals                                          ; On                 ; On                     ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                    ;
; Auto RAM Block Balancing                                                   ; On                 ; On                     ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                    ;
; Auto Resource Sharing                                                      ; Off                ; Off                    ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                    ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                    ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                    ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                     ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                    ;
; Timing-Driven Synthesis                                                    ; On                 ; On                     ;
; Report Parameter Settings                                                  ; On                 ; On                     ;
; Report Source Assignments                                                  ; On                 ; On                     ;
; Report Connectivity Checks                                                 ; On                 ; On                     ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                    ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                      ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation     ;
; HDL message level                                                          ; Level2             ; Level2                 ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                    ;
; Clock MUX Protection                                                       ; On                 ; On                     ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                    ;
; Block Design Naming                                                        ; Auto               ; Auto                   ;
; SDC constraint protection                                                  ; Off                ; Off                    ;
; Synthesis Effort                                                           ; Auto               ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                     ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                    ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                 ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                   ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                     ;
+----------------------------------------------------------------------------+--------------------+------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                  ;
+-------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                             ; Library ;
+-------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; ../sources/keytest.vhd                                            ; yes             ; User VHDL File               ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/keytest.vhd                                            ;         ;
; ../sources/LCD.vhd                                                ; yes             ; User VHDL File               ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd                                                ;         ;
; ../sources/test_Accel_accSpeedPos-new/accel_kx224_ctrl.vhd        ; yes             ; User VHDL File               ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/accel_kx224_ctrl.vhd        ;         ;
; ../sources/test_Accel_accSpeedPos-new/dac_ltc2668_top.vhd         ; yes             ; User VHDL File               ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_top.vhd         ;         ;
; ../sources/test_Accel_accSpeedPos-new/accel_adxl355_top.vhd       ; yes             ; User VHDL File               ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/accel_adxl355_top.vhd       ;         ;
; ../sources/test_Accel_accSpeedPos-new/spi_write.vhd               ; yes             ; User VHDL File               ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/spi_write.vhd               ;         ;
; ../sources/test_Accel_accSpeedPos-new/spi_3_wire_master.vhd       ; yes             ; User VHDL File               ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/spi_3_wire_master.vhd       ;         ;
; ../sources/test_Accel_accSpeedPos-new/pll.vhd                     ; yes             ; User Wizard-Generated File   ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/pll.vhd                     ;         ;
; ../sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd        ; yes             ; User VHDL File               ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd        ;         ;
; ../sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd          ; yes             ; User VHDL File               ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd          ;         ;
; ../sources/test_Accel_accSpeedPos-new/accel_adxl355_ctrl.vhd      ; yes             ; User VHDL File               ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/accel_adxl355_ctrl.vhd      ;         ;
; ../sources/test_Accel_accSpeedPos-new/ASP_filter.vhd              ; yes             ; User VHDL File               ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/ASP_filter.vhd              ;         ;
; ../sources/test_Accel_accSpeedPos-new/spi_3_wire_master_kx224.vhd ; yes             ; User VHDL File               ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/spi_3_wire_master_kx224.vhd ;         ;
; ../sources/test_Accel_accSpeedPos-new/accel_kx224_top.vhd         ; yes             ; User VHDL File               ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/accel_kx224_top.vhd         ;         ;
; seg7_lut.vhd                                                      ; yes             ; User VHDL File               ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/seg7_lut.vhd                                       ;         ;
; read_lcd.vhd                                                      ; yes             ; User VHDL File               ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/read_lcd.vhd                                       ;         ;
; altpll.tdf                                                        ; yes             ; Megafunction                 ; c:/worksoft/quartus17/quartus/libraries/megafunctions/altpll.tdf                                         ;         ;
; aglobal171.inc                                                    ; yes             ; Megafunction                 ; c:/worksoft/quartus17/quartus/libraries/megafunctions/aglobal171.inc                                     ;         ;
; stratix_pll.inc                                                   ; yes             ; Megafunction                 ; c:/worksoft/quartus17/quartus/libraries/megafunctions/stratix_pll.inc                                    ;         ;
; stratixii_pll.inc                                                 ; yes             ; Megafunction                 ; c:/worksoft/quartus17/quartus/libraries/megafunctions/stratixii_pll.inc                                  ;         ;
; cycloneii_pll.inc                                                 ; yes             ; Megafunction                 ; c:/worksoft/quartus17/quartus/libraries/megafunctions/cycloneii_pll.inc                                  ;         ;
; db/pll_altpll.v                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/pll_altpll.v                                    ;         ;
; lpm_divide.tdf                                                    ; yes             ; Megafunction                 ; c:/worksoft/quartus17/quartus/libraries/megafunctions/lpm_divide.tdf                                     ;         ;
; abs_divider.inc                                                   ; yes             ; Megafunction                 ; c:/worksoft/quartus17/quartus/libraries/megafunctions/abs_divider.inc                                    ;         ;
; sign_div_unsign.inc                                               ; yes             ; Megafunction                 ; c:/worksoft/quartus17/quartus/libraries/megafunctions/sign_div_unsign.inc                                ;         ;
; db/lpm_divide_ikm.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/lpm_divide_ikm.tdf                              ;         ;
; db/sign_div_unsign_anh.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/sign_div_unsign_anh.tdf                         ;         ;
; db/alt_u_div_8af.tdf                                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_8af.tdf                               ;         ;
; db/add_sub_7pc.tdf                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/add_sub_7pc.tdf                                 ;         ;
; db/add_sub_8pc.tdf                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/add_sub_8pc.tdf                                 ;         ;
; db/lpm_divide_mcm.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/lpm_divide_mcm.tdf                              ;         ;
; db/sign_div_unsign_bnh.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/sign_div_unsign_bnh.tdf                         ;         ;
; db/alt_u_div_baf.tdf                                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf                               ;         ;
; db/lpm_divide_ekm.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/lpm_divide_ekm.tdf                              ;         ;
; db/sign_div_unsign_6nh.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/sign_div_unsign_6nh.tdf                         ;         ;
; db/alt_u_div_3af.tdf                                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_3af.tdf                               ;         ;
; db/lpm_divide_4jm.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/lpm_divide_4jm.tdf                              ;         ;
; db/sign_div_unsign_slh.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/sign_div_unsign_slh.tdf                         ;         ;
; db/alt_u_div_c7f.tdf                                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_c7f.tdf                               ;         ;
; db/lpm_divide_1jm.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/lpm_divide_1jm.tdf                              ;         ;
; db/sign_div_unsign_plh.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/sign_div_unsign_plh.tdf                         ;         ;
; db/alt_u_div_67f.tdf                                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_67f.tdf                               ;         ;
+-------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimated Total logic elements              ; 6,110            ;
;                                             ;                  ;
; Total combinational functions               ; 6032             ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 1341             ;
;     -- 3 input functions                    ; 2047             ;
;     -- <=2 input functions                  ; 2644             ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 3810             ;
;     -- arithmetic mode                      ; 2222             ;
;                                             ;                  ;
; Total registers                             ; 812              ;
;     -- Dedicated logic registers            ; 812              ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 155              ;
;                                             ;                  ;
; Embedded Multiplier 9-bit elements          ; 0                ;
;                                             ;                  ;
; Total PLLs                                  ; 1                ;
;     -- PLLs                                 ; 1                ;
;                                             ;                  ;
; Maximum fan-out node                        ; TOP_KEY[3]~input ;
; Maximum fan-out                             ; 372              ;
; Total fan-out                               ; 19330            ;
; Average fan-out                             ; 2.68             ;
+---------------------------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                          ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                     ; Entity Name             ; Library Name ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |auto_piano_top                                     ; 6032 (19)           ; 812 (0)                   ; 0           ; 0            ; 0       ; 0         ; 155  ; 0            ; |auto_piano_top                                                                                                         ; auto_piano_top          ; work         ;
;    |ASP_filter:ASP_filter_1|                        ; 484 (484)           ; 369 (369)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|ASP_filter:ASP_filter_1                                                                                 ; ASP_filter              ; work         ;
;    |LCD:U1|                                         ; 5016 (248)          ; 166 (166)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1                                                                                                  ; LCD                     ; work         ;
;       |lpm_divide:Div10|                            ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div10                                                                                 ; lpm_divide              ; work         ;
;          |lpm_divide_ikm:auto_generated|            ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div10|lpm_divide_ikm:auto_generated                                                   ; lpm_divide_ikm          ; work         ;
;             |sign_div_unsign_anh:divider|           ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div10|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh     ; work         ;
;                |alt_u_div_8af:divider|              ; 83 (83)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div10|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider ; alt_u_div_8af           ; work         ;
;       |lpm_divide:Div11|                            ; 186 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div11                                                                                 ; lpm_divide              ; work         ;
;          |lpm_divide_ekm:auto_generated|            ; 186 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div11|lpm_divide_ekm:auto_generated                                                   ; lpm_divide_ekm          ; work         ;
;             |sign_div_unsign_6nh:divider|           ; 186 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div11|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider                       ; sign_div_unsign_6nh     ; work         ;
;                |alt_u_div_3af:divider|              ; 186 (186)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div11|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_3af:divider ; alt_u_div_3af           ; work         ;
;       |lpm_divide:Div12|                            ; 202 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div12                                                                                 ; lpm_divide              ; work         ;
;          |lpm_divide_4jm:auto_generated|            ; 202 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div12|lpm_divide_4jm:auto_generated                                                   ; lpm_divide_4jm          ; work         ;
;             |sign_div_unsign_slh:divider|           ; 202 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div12|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider                       ; sign_div_unsign_slh     ; work         ;
;                |alt_u_div_c7f:divider|              ; 202 (202)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div12|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider ; alt_u_div_c7f           ; work         ;
;       |lpm_divide:Div13|                            ; 161 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div13                                                                                 ; lpm_divide              ; work         ;
;          |lpm_divide_1jm:auto_generated|            ; 161 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div13|lpm_divide_1jm:auto_generated                                                   ; lpm_divide_1jm          ; work         ;
;             |sign_div_unsign_plh:divider|           ; 161 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div13|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider                       ; sign_div_unsign_plh     ; work         ;
;                |alt_u_div_67f:divider|              ; 161 (161)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div13|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider ; alt_u_div_67f           ; work         ;
;       |lpm_divide:Div3|                             ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div3                                                                                  ; lpm_divide              ; work         ;
;          |lpm_divide_ikm:auto_generated|            ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div3|lpm_divide_ikm:auto_generated                                                    ; lpm_divide_ikm          ; work         ;
;             |sign_div_unsign_anh:divider|           ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div3|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider                        ; sign_div_unsign_anh     ; work         ;
;                |alt_u_div_8af:divider|              ; 83 (83)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div3|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider  ; alt_u_div_8af           ; work         ;
;       |lpm_divide:Div4|                             ; 186 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div4                                                                                  ; lpm_divide              ; work         ;
;          |lpm_divide_ekm:auto_generated|            ; 186 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div4|lpm_divide_ekm:auto_generated                                                    ; lpm_divide_ekm          ; work         ;
;             |sign_div_unsign_6nh:divider|           ; 186 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div4|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider                        ; sign_div_unsign_6nh     ; work         ;
;                |alt_u_div_3af:divider|              ; 186 (186)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div4|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_3af:divider  ; alt_u_div_3af           ; work         ;
;       |lpm_divide:Div5|                             ; 202 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div5                                                                                  ; lpm_divide              ; work         ;
;          |lpm_divide_4jm:auto_generated|            ; 202 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div5|lpm_divide_4jm:auto_generated                                                    ; lpm_divide_4jm          ; work         ;
;             |sign_div_unsign_slh:divider|           ; 202 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div5|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider                        ; sign_div_unsign_slh     ; work         ;
;                |alt_u_div_c7f:divider|              ; 202 (202)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div5|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider  ; alt_u_div_c7f           ; work         ;
;       |lpm_divide:Div6|                             ; 161 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div6                                                                                  ; lpm_divide              ; work         ;
;          |lpm_divide_1jm:auto_generated|            ; 161 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div6|lpm_divide_1jm:auto_generated                                                    ; lpm_divide_1jm          ; work         ;
;             |sign_div_unsign_plh:divider|           ; 161 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div6|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider                        ; sign_div_unsign_plh     ; work         ;
;                |alt_u_div_67f:divider|              ; 161 (161)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Div6|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider  ; alt_u_div_67f           ; work         ;
;       |lpm_divide:Mod12|                            ; 212 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod12                                                                                 ; lpm_divide              ; work         ;
;          |lpm_divide_mcm:auto_generated|            ; 212 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod12|lpm_divide_mcm:auto_generated                                                   ; lpm_divide_mcm          ; work         ;
;             |sign_div_unsign_bnh:divider|           ; 212 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod12|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider                       ; sign_div_unsign_bnh     ; work         ;
;                |alt_u_div_baf:divider|              ; 212 (212)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod12|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider ; alt_u_div_baf           ; work         ;
;       |lpm_divide:Mod13|                            ; 385 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod13                                                                                 ; lpm_divide              ; work         ;
;          |lpm_divide_mcm:auto_generated|            ; 385 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod13|lpm_divide_mcm:auto_generated                                                   ; lpm_divide_mcm          ; work         ;
;             |sign_div_unsign_bnh:divider|           ; 385 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod13|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider                       ; sign_div_unsign_bnh     ; work         ;
;                |alt_u_div_baf:divider|              ; 385 (385)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod13|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider ; alt_u_div_baf           ; work         ;
;       |lpm_divide:Mod14|                            ; 528 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod14                                                                                 ; lpm_divide              ; work         ;
;          |lpm_divide_mcm:auto_generated|            ; 528 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod14|lpm_divide_mcm:auto_generated                                                   ; lpm_divide_mcm          ; work         ;
;             |sign_div_unsign_bnh:divider|           ; 528 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod14|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider                       ; sign_div_unsign_bnh     ; work         ;
;                |alt_u_div_baf:divider|              ; 528 (528)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod14|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider ; alt_u_div_baf           ; work         ;
;       |lpm_divide:Mod15|                            ; 627 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod15                                                                                 ; lpm_divide              ; work         ;
;          |lpm_divide_mcm:auto_generated|            ; 627 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod15|lpm_divide_mcm:auto_generated                                                   ; lpm_divide_mcm          ; work         ;
;             |sign_div_unsign_bnh:divider|           ; 627 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod15|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider                       ; sign_div_unsign_bnh     ; work         ;
;                |alt_u_div_baf:divider|              ; 627 (627)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod15|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider ; alt_u_div_baf           ; work         ;
;       |lpm_divide:Mod4|                             ; 212 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod4                                                                                  ; lpm_divide              ; work         ;
;          |lpm_divide_mcm:auto_generated|            ; 212 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod4|lpm_divide_mcm:auto_generated                                                    ; lpm_divide_mcm          ; work         ;
;             |sign_div_unsign_bnh:divider|           ; 212 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod4|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider                        ; sign_div_unsign_bnh     ; work         ;
;                |alt_u_div_baf:divider|              ; 212 (212)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod4|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider  ; alt_u_div_baf           ; work         ;
;       |lpm_divide:Mod5|                             ; 385 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod5                                                                                  ; lpm_divide              ; work         ;
;          |lpm_divide_mcm:auto_generated|            ; 385 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod5|lpm_divide_mcm:auto_generated                                                    ; lpm_divide_mcm          ; work         ;
;             |sign_div_unsign_bnh:divider|           ; 385 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod5|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider                        ; sign_div_unsign_bnh     ; work         ;
;                |alt_u_div_baf:divider|              ; 385 (385)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod5|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider  ; alt_u_div_baf           ; work         ;
;       |lpm_divide:Mod6|                             ; 528 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod6                                                                                  ; lpm_divide              ; work         ;
;          |lpm_divide_mcm:auto_generated|            ; 528 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod6|lpm_divide_mcm:auto_generated                                                    ; lpm_divide_mcm          ; work         ;
;             |sign_div_unsign_bnh:divider|           ; 528 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod6|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider                        ; sign_div_unsign_bnh     ; work         ;
;                |alt_u_div_baf:divider|              ; 528 (528)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod6|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider  ; alt_u_div_baf           ; work         ;
;       |lpm_divide:Mod7|                             ; 627 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod7                                                                                  ; lpm_divide              ; work         ;
;          |lpm_divide_mcm:auto_generated|            ; 627 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod7|lpm_divide_mcm:auto_generated                                                    ; lpm_divide_mcm          ; work         ;
;             |sign_div_unsign_bnh:divider|           ; 627 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod7|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider                        ; sign_div_unsign_bnh     ; work         ;
;                |alt_u_div_baf:divider|              ; 627 (627)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|LCD:U1|lpm_divide:Mod7|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider  ; alt_u_div_baf           ; work         ;
;    |accel_kx224_top:accel_kx224_top_1|              ; 334 (49)            ; 178 (48)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|accel_kx224_top:accel_kx224_top_1                                                                       ; accel_kx224_top         ; work         ;
;       |accel_kx224_ctrl:accel_kx224_ctrl_1|         ; 152 (152)           ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|accel_kx224_top:accel_kx224_top_1|accel_kx224_ctrl:accel_kx224_ctrl_1                                   ; accel_kx224_ctrl        ; work         ;
;       |spi_3_wire_master_kx224:spi_3_wire_master_1| ; 133 (133)           ; 71 (71)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|accel_kx224_top:accel_kx224_top_1|spi_3_wire_master_kx224:spi_3_wire_master_1                           ; spi_3_wire_master_kx224 ; work         ;
;    |dac_ltc2668_top:dac_ltc2668_top_1|              ; 127 (0)             ; 65 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|dac_ltc2668_top:dac_ltc2668_top_1                                                                       ; dac_ltc2668_top         ; work         ;
;       |SPI_write:SPI_write_1|                       ; 45 (45)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|dac_ltc2668_top:dac_ltc2668_top_1|SPI_write:SPI_write_1                                                 ; SPI_write               ; work         ;
;       |dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|         ; 82 (82)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1                                   ; dac_ltc2668_ctrl        ; work         ;
;    |keytest:keytest_1|                              ; 52 (52)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|keytest:keytest_1                                                                                       ; keytest                 ; work         ;
;    |pll:pll_inst|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|pll:pll_inst                                                                                            ; pll                     ; work         ;
;       |altpll:altpll_component|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|pll:pll_inst|altpll:altpll_component                                                                    ; altpll                  ; work         ;
;          |pll_altpll:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |auto_piano_top|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                          ; pll_altpll              ; work         ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |auto_piano_top|dac_ltc2668_top:dac_ltc2668_top_1|SPI_write:SPI_write_1|pres_state ;
+-----------------------+--------------------+--------------------+----------------------------------+
; Name                  ; pres_state.w_clk_1 ; pres_state.w_clk_0 ; pres_state.wait_start            ;
+-----------------------+--------------------+--------------------+----------------------------------+
; pres_state.wait_start ; 0                  ; 0                  ; 0                                ;
; pres_state.w_clk_0    ; 0                  ; 1                  ; 1                                ;
; pres_state.w_clk_1    ; 1                  ; 0                  ; 1                                ;
+-----------------------+--------------------+--------------------+----------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |auto_piano_top|dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|pres_state                                                                                                      ;
+--------------------------+--------------------------+-----------------------+---------------------+-----------------------+---------------------+-----------------------+---------------------+-----------------------+
; Name                     ; pres_state.wait_new_data ; pres_state.send_pos_1 ; pres_state.send_pos ; pres_state.send_vel_1 ; pres_state.send_vel ; pres_state.send_acc_1 ; pres_state.send_acc ; pres_state.wait_start ;
+--------------------------+--------------------------+-----------------------+---------------------+-----------------------+---------------------+-----------------------+---------------------+-----------------------+
; pres_state.wait_start    ; 0                        ; 0                     ; 0                   ; 0                     ; 0                   ; 0                     ; 0                   ; 0                     ;
; pres_state.send_acc      ; 0                        ; 0                     ; 0                   ; 0                     ; 0                   ; 0                     ; 1                   ; 1                     ;
; pres_state.send_acc_1    ; 0                        ; 0                     ; 0                   ; 0                     ; 0                   ; 1                     ; 0                   ; 1                     ;
; pres_state.send_vel      ; 0                        ; 0                     ; 0                   ; 0                     ; 1                   ; 0                     ; 0                   ; 1                     ;
; pres_state.send_vel_1    ; 0                        ; 0                     ; 0                   ; 1                     ; 0                   ; 0                     ; 0                   ; 1                     ;
; pres_state.send_pos      ; 0                        ; 0                     ; 1                   ; 0                     ; 0                   ; 0                     ; 0                   ; 1                     ;
; pres_state.send_pos_1    ; 0                        ; 1                     ; 0                   ; 0                     ; 0                   ; 0                     ; 0                   ; 1                     ;
; pres_state.wait_new_data ; 1                        ; 0                     ; 0                   ; 0                     ; 0                   ; 0                     ; 0                   ; 1                     ;
+--------------------------+--------------------------+-----------------------+---------------------+-----------------------+---------------------+-----------------------+---------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |auto_piano_top|ASP_filter:ASP_filter_1|FreeFallState                        ;
+-------------------------+--------------------+-------------------------+---------------------+
; Name                    ; FreeFallState.Idle ; FreeFallState.EvalState ; FreeFallState.Start ;
+-------------------------+--------------------+-------------------------+---------------------+
; FreeFallState.Start     ; 0                  ; 0                       ; 0                   ;
; FreeFallState.EvalState ; 0                  ; 1                       ; 1                   ;
; FreeFallState.Idle      ; 1                  ; 0                       ; 1                   ;
+-------------------------+--------------------+-------------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |auto_piano_top|ASP_filter:ASP_filter_1|Runstate                                                                                                           ;
+--------------------+---------------+-------------------+-----------------+--------------------+-------------------+-------------------+-------------------+----------------+
; Name               ; Runstate.Idle ; Runstate.Transmit ; Runstate.Update ; Runstate.EvalState ; Runstate.Acquire3 ; Runstate.Acquire2 ; Runstate.Acquire1 ; Runstate.Start ;
+--------------------+---------------+-------------------+-----------------+--------------------+-------------------+-------------------+-------------------+----------------+
; Runstate.Start     ; 0             ; 0                 ; 0               ; 0                  ; 0                 ; 0                 ; 0                 ; 0              ;
; Runstate.Acquire1  ; 0             ; 0                 ; 0               ; 0                  ; 0                 ; 0                 ; 1                 ; 1              ;
; Runstate.Acquire2  ; 0             ; 0                 ; 0               ; 0                  ; 0                 ; 1                 ; 0                 ; 1              ;
; Runstate.Acquire3  ; 0             ; 0                 ; 0               ; 0                  ; 1                 ; 0                 ; 0                 ; 1              ;
; Runstate.EvalState ; 0             ; 0                 ; 0               ; 1                  ; 0                 ; 0                 ; 0                 ; 1              ;
; Runstate.Update    ; 0             ; 0                 ; 1               ; 0                  ; 0                 ; 0                 ; 0                 ; 1              ;
; Runstate.Transmit  ; 0             ; 1                 ; 0               ; 0                  ; 0                 ; 0                 ; 0                 ; 1              ;
; Runstate.Idle      ; 1             ; 0                 ; 0               ; 0                  ; 0                 ; 0                 ; 0                 ; 1              ;
+--------------------+---------------+-------------------+-----------------+--------------------+-------------------+-------------------+-------------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |auto_piano_top|ASP_filter:ASP_filter_1|RestState            ;
+---------------------+----------------+---------------------+-----------------+
; Name                ; RestState.Idle ; RestState.EvalState ; RestState.Start ;
+---------------------+----------------+---------------------+-----------------+
; RestState.Start     ; 0              ; 0                   ; 0               ;
; RestState.EvalState ; 0              ; 1                   ; 1               ;
; RestState.Idle      ; 1              ; 0                   ; 1               ;
+---------------------+----------------+---------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |auto_piano_top|ASP_filter:ASP_filter_1|CalibState                                                        ;
+----------------------+-----------------+-------------------+----------------------+--------------------+------------------+
; Name                 ; CalibState.Idle ; CalibState.Finish ; CalibState.EvalState ; CalibState.Acquire ; CalibState.Start ;
+----------------------+-----------------+-------------------+----------------------+--------------------+------------------+
; CalibState.Start     ; 0               ; 0                 ; 0                    ; 0                  ; 0                ;
; CalibState.Acquire   ; 0               ; 0                 ; 0                    ; 1                  ; 1                ;
; CalibState.EvalState ; 0               ; 0                 ; 1                    ; 0                  ; 1                ;
; CalibState.Finish    ; 0               ; 1                 ; 0                    ; 0                  ; 1                ;
; CalibState.Idle      ; 1               ; 0                 ; 0                    ; 0                  ; 1                ;
+----------------------+-----------------+-------------------+----------------------+--------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |auto_piano_top|ASP_filter:ASP_filter_1|phase                                 ;
+-------------------+------------+----------------+-----------+-------------+-------------------+
; Name              ; phase.Rest ; phase.FreeFall ; phase.Run ; phase.Calib ; phase.Transparent ;
+-------------------+------------+----------------+-----------+-------------+-------------------+
; phase.Transparent ; 0          ; 0              ; 0         ; 0           ; 0                 ;
; phase.Calib       ; 0          ; 0              ; 0         ; 1           ; 1                 ;
; phase.Run         ; 0          ; 0              ; 1         ; 0           ; 1                 ;
; phase.FreeFall    ; 0          ; 1              ; 0         ; 0           ; 1                 ;
; phase.Rest        ; 1          ; 0              ; 0         ; 0           ; 1                 ;
+-------------------+------------+----------------+-----------+-------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |auto_piano_top|accel_kx224_top:accel_kx224_top_1|accel_kx224_ctrl:accel_kx224_ctrl_1|pres_state                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------+------------------------+------------------------+---------------------------+----------------------+-----------------------+----------------------+---------------------------+------------------------+-------------------------+----------------------+--------------------------+-------------------------+---------------------+-----------------------+-------------------------+-----------------------+----------------------------+-----------------+
; Name                       ; pres_state.error_state ; pres_state.wait_filter ; pres_state.check_max_addr ; pres_state.read_data ; pres_state.check_data ; pres_state.wait_data ; pres_state.send_start_acq ; pres_state.send_odcntl ; pres_state.wait_offline ; pres_state.send_cntl ; pres_state.read_cotr_reg ; pres_state.read_wai_reg ; pres_state.set_spi3 ; pres_state.wait_reset ; pres_state.send_reset_1 ; pres_state.send_reset ; pres_state.send_hidden_reg ; pres_state.init ;
+----------------------------+------------------------+------------------------+---------------------------+----------------------+-----------------------+----------------------+---------------------------+------------------------+-------------------------+----------------------+--------------------------+-------------------------+---------------------+-----------------------+-------------------------+-----------------------+----------------------------+-----------------+
; pres_state.init            ; 0                      ; 0                      ; 0                         ; 0                    ; 0                     ; 0                    ; 0                         ; 0                      ; 0                       ; 0                    ; 0                        ; 0                       ; 0                   ; 0                     ; 0                       ; 0                     ; 0                          ; 0               ;
; pres_state.send_hidden_reg ; 0                      ; 0                      ; 0                         ; 0                    ; 0                     ; 0                    ; 0                         ; 0                      ; 0                       ; 0                    ; 0                        ; 0                       ; 0                   ; 0                     ; 0                       ; 0                     ; 1                          ; 1               ;
; pres_state.send_reset      ; 0                      ; 0                      ; 0                         ; 0                    ; 0                     ; 0                    ; 0                         ; 0                      ; 0                       ; 0                    ; 0                        ; 0                       ; 0                   ; 0                     ; 0                       ; 1                     ; 0                          ; 1               ;
; pres_state.send_reset_1    ; 0                      ; 0                      ; 0                         ; 0                    ; 0                     ; 0                    ; 0                         ; 0                      ; 0                       ; 0                    ; 0                        ; 0                       ; 0                   ; 0                     ; 1                       ; 0                     ; 0                          ; 1               ;
; pres_state.wait_reset      ; 0                      ; 0                      ; 0                         ; 0                    ; 0                     ; 0                    ; 0                         ; 0                      ; 0                       ; 0                    ; 0                        ; 0                       ; 0                   ; 1                     ; 0                       ; 0                     ; 0                          ; 1               ;
; pres_state.set_spi3        ; 0                      ; 0                      ; 0                         ; 0                    ; 0                     ; 0                    ; 0                         ; 0                      ; 0                       ; 0                    ; 0                        ; 0                       ; 1                   ; 0                     ; 0                       ; 0                     ; 0                          ; 1               ;
; pres_state.read_wai_reg    ; 0                      ; 0                      ; 0                         ; 0                    ; 0                     ; 0                    ; 0                         ; 0                      ; 0                       ; 0                    ; 0                        ; 1                       ; 0                   ; 0                     ; 0                       ; 0                     ; 0                          ; 1               ;
; pres_state.read_cotr_reg   ; 0                      ; 0                      ; 0                         ; 0                    ; 0                     ; 0                    ; 0                         ; 0                      ; 0                       ; 0                    ; 1                        ; 0                       ; 0                   ; 0                     ; 0                       ; 0                     ; 0                          ; 1               ;
; pres_state.send_cntl       ; 0                      ; 0                      ; 0                         ; 0                    ; 0                     ; 0                    ; 0                         ; 0                      ; 0                       ; 1                    ; 0                        ; 0                       ; 0                   ; 0                     ; 0                       ; 0                     ; 0                          ; 1               ;
; pres_state.wait_offline    ; 0                      ; 0                      ; 0                         ; 0                    ; 0                     ; 0                    ; 0                         ; 0                      ; 1                       ; 0                    ; 0                        ; 0                       ; 0                   ; 0                     ; 0                       ; 0                     ; 0                          ; 1               ;
; pres_state.send_odcntl     ; 0                      ; 0                      ; 0                         ; 0                    ; 0                     ; 0                    ; 0                         ; 1                      ; 0                       ; 0                    ; 0                        ; 0                       ; 0                   ; 0                     ; 0                       ; 0                     ; 0                          ; 1               ;
; pres_state.send_start_acq  ; 0                      ; 0                      ; 0                         ; 0                    ; 0                     ; 0                    ; 1                         ; 0                      ; 0                       ; 0                    ; 0                        ; 0                       ; 0                   ; 0                     ; 0                       ; 0                     ; 0                          ; 1               ;
; pres_state.wait_data       ; 0                      ; 0                      ; 0                         ; 0                    ; 0                     ; 1                    ; 0                         ; 0                      ; 0                       ; 0                    ; 0                        ; 0                       ; 0                   ; 0                     ; 0                       ; 0                     ; 0                          ; 1               ;
; pres_state.check_data      ; 0                      ; 0                      ; 0                         ; 0                    ; 1                     ; 0                    ; 0                         ; 0                      ; 0                       ; 0                    ; 0                        ; 0                       ; 0                   ; 0                     ; 0                       ; 0                     ; 0                          ; 1               ;
; pres_state.read_data       ; 0                      ; 0                      ; 0                         ; 1                    ; 0                     ; 0                    ; 0                         ; 0                      ; 0                       ; 0                    ; 0                        ; 0                       ; 0                   ; 0                     ; 0                       ; 0                     ; 0                          ; 1               ;
; pres_state.check_max_addr  ; 0                      ; 0                      ; 1                         ; 0                    ; 0                     ; 0                    ; 0                         ; 0                      ; 0                       ; 0                    ; 0                        ; 0                       ; 0                   ; 0                     ; 0                       ; 0                     ; 0                          ; 1               ;
; pres_state.wait_filter     ; 0                      ; 1                      ; 0                         ; 0                    ; 0                     ; 0                    ; 0                         ; 0                      ; 0                       ; 0                    ; 0                        ; 0                       ; 0                   ; 0                     ; 0                       ; 0                     ; 0                          ; 1               ;
; pres_state.error_state     ; 1                      ; 0                      ; 0                         ; 0                    ; 0                     ; 0                    ; 0                         ; 0                      ; 0                       ; 0                    ; 0                        ; 0                       ; 0                   ; 0                     ; 0                       ; 0                     ; 0                          ; 1               ;
+----------------------------+------------------------+------------------------+---------------------------+----------------------+-----------------------+----------------------+---------------------------+------------------------+-------------------------+----------------------+--------------------------+-------------------------+---------------------+-----------------------+-------------------------+-----------------------+----------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                 ; Latch Enable Signal                                                              ; Free of Timing Hazards ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------+
; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[17] ; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|Selector26 ; yes                    ;
; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[16] ; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|Selector26 ; yes                    ;
; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[15] ; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|Selector26 ; yes                    ;
; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[14] ; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|Selector26 ; yes                    ;
; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[13] ; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|Selector26 ; yes                    ;
; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[12] ; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|Selector26 ; yes                    ;
; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[11] ; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|Selector26 ; yes                    ;
; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[10] ; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|Selector26 ; yes                    ;
; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[9]  ; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|Selector26 ; yes                    ;
; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[8]  ; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|Selector26 ; yes                    ;
; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[7]  ; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|Selector26 ; yes                    ;
; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[6]  ; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|Selector26 ; yes                    ;
; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[5]  ; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|Selector26 ; yes                    ;
; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[4]  ; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|Selector26 ; yes                    ;
; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[3]  ; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|Selector26 ; yes                    ;
; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[2]  ; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|Selector26 ; yes                    ;
; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[1]  ; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|Selector26 ; yes                    ;
; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[0]  ; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|Selector26 ; yes                    ;
; Number of user-specified and inferred latches = 18                                         ;                                                                                  ;                        ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Register name                                                                                       ; Reason for Removal                                                                                      ;
+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+
; LCD:U1|display2[0]                                                                                  ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|state[6,7]                                                                                   ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display2[1..4]                                                                               ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display2[5]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display2[6..12]                                                                              ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display2[13]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display2[14..20]                                                                             ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display2[21]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display2[22..28]                                                                             ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display2[29]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display2[30..32,36]                                                                          ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display2[37]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display2[39,44]                                                                              ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display2[45]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display2[47,112,116,119,122,127]                                                             ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display1[0..4]                                                                               ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display1[5]                                                                                  ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display1[6..12]                                                                              ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display1[13]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display1[14..20]                                                                             ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display1[21]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display1[22..28]                                                                             ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display1[29]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display1[30..36]                                                                             ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display1[37]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display1[38..44]                                                                             ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display1[45]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display1[46,47,112]                                                                          ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display1[114]                                                                                ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display1[116,119,125]                                                                        ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display1[126]                                                                                ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display1[127]                                                                                ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display2_r1[4,5]                                                                             ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display2_r1[6,7]                                                                             ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display2_r1[12,13]                                                                           ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display2_r1[14,15]                                                                           ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display2_r1[20,21]                                                                           ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display2_r1[22,23]                                                                           ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display2_r1[28,29]                                                                           ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display2_r1[30,31]                                                                           ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display2_r1[36,37]                                                                           ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display2_r1[38,39]                                                                           ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display2_r1[44,45]                                                                           ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display2_r1[46,47]                                                                           ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display2_r1[52,53]                                                                           ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display2_r1[54,55]                                                                           ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display2_r1[60,61]                                                                           ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display2_r1[62,63]                                                                           ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display1_r1[4,5]                                                                             ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display1_r1[6,7]                                                                             ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display1_r1[12,13]                                                                           ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display1_r1[14,15]                                                                           ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display1_r1[20,21]                                                                           ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display1_r1[22,23]                                                                           ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display1_r1[28,29]                                                                           ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display1_r1[30,31]                                                                           ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display1_r1[36,37]                                                                           ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display1_r1[38,39]                                                                           ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display1_r1[44,45]                                                                           ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display1_r1[46,47]                                                                           ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display1_r1[52,53]                                                                           ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display1_r1[54,55]                                                                           ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display1_r1[60,61]                                                                           ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display1_r1[62,63]                                                                           ; Stuck at GND due to stuck port data_in                                                                  ;
; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|data_to_spi[18,19,22,23]      ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display2[53]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display2[54,55]                                                                              ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display2[61]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display2[63]                                                                                 ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display2[69]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display2[70,71]                                                                              ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display2[77]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display2[78,79]                                                                              ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display2[85]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display2[86,87]                                                                              ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display2[93]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display2[94,95]                                                                              ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display2[101]                                                                                ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display2[102,103]                                                                            ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display2[109]                                                                                ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display2[110,111]                                                                            ; Stuck at GND due to stuck port data_in                                                                  ;
; ASP_filter:ASP_filter_1|r_convol[0..22]                                                             ; Stuck at GND due to stuck port data_in                                                                  ;
; accel_kx224_top:accel_kx224_top_1|spi_3_wire_master_kx224:spi_3_wire_master_1|clk_ratio[0..2,4..30] ; Stuck at GND due to stuck port data_in                                                                  ;
; accel_kx224_top:accel_kx224_top_1|spi_3_wire_master_kx224:spi_3_wire_master_1|last_bit_rx[5]        ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display2[34,35,38,40..43,46,118,121]                                                         ; Merged with LCD:U1|display2[33]                                                                         ;
; LCD:U1|display1[118,120]                                                                            ; Merged with LCD:U1|display2[33]                                                                         ;
; LCD:U1|display2[60,84,92,100,108,113,115,124]                                                       ; Merged with LCD:U1|display2[52]                                                                         ;
; LCD:U1|display2[126]                                                                                ; Merged with LCD:U1|display2[114]                                                                        ;
; LCD:U1|display1[113,115,117,124]                                                                    ; Merged with LCD:U1|display2[117]                                                                        ;
; LCD:U1|display1[52,109]                                                                             ; Merged with LCD:U1|display1[100]                                                                        ;
; LCD:U1|display2[117]                                                                                ; Merged with LCD:U1|display1[100]                                                                        ;
; LCD:U1|display1[53,61,68,69,76,77,84,85,92,93,108]                                                  ; Merged with LCD:U1|display1[101]                                                                        ;
; LCD:U1|display1[54,55,62,63,70,71,78,79,86,87,94,95,103,111]                                        ; Merged with LCD:U1|display1[102]                                                                        ;
; accel_kx224_top:accel_kx224_top_1|spi_3_wire_master_kx224:spi_3_wire_master_1|last_bit_rx[0..4]     ; Merged with accel_kx224_top:accel_kx224_top_1|spi_3_wire_master_kx224:spi_3_wire_master_1|clk_ratio[3]  ;
; accel_kx224_top:accel_kx224_top_1|accel_kx224_ctrl:accel_kx224_ctrl_1|data_to_spi[6]                ; Merged with accel_kx224_top:accel_kx224_top_1|accel_kx224_ctrl:accel_kx224_ctrl_1|data_to_spi[5]        ;
; LCD:U1|display1_r[17..23]                                                                           ; Merged with LCD:U1|display1_r[16]                                                                       ;
; LCD:U1|display2_r[16..23]                                                                           ; Merged with LCD:U1|display1_r[16]                                                                       ;
; dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|data_to_spi[21]               ; Merged with dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|data_to_spi[20]       ;
; ASP_filter:ASP_filter_1|PosDecay[56..63]                                                            ; Merged with ASP_filter:ASP_filter_1|PosDecay[55]                                                        ;
; ASP_filter:ASP_filter_1|SpeedDecay[56..63]                                                          ; Merged with ASP_filter:ASP_filter_1|SpeedDecay[55]                                                      ;
; LCD:U1|display2[68,76]                                                                              ; Merged with LCD:U1|display2[114]                                                                        ;
; LCD:U1|display1[101]                                                                                ; Stuck at VCC due to stuck port data_in                                                                  ;
; LCD:U1|display1[102]                                                                                ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display1_r[16]                                                                               ; Stuck at GND due to stuck port data_in                                                                  ;
; accel_kx224_top:accel_kx224_top_1|spi_3_wire_master_kx224:spi_3_wire_master_1|slave[0]              ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display1[100,110]                                                                            ; Merged with LCD:U1|display2[33]                                                                         ;
; LCD:U1|display2[62]                                                                                 ; Merged with LCD:U1|display2[33]                                                                         ;
; LCD:U1|display2[125]                                                                                ; Merged with LCD:U1|display2[114]                                                                        ;
; LCD:U1|display1[121]                                                                                ; Merged with LCD:U1|display2[120]                                                                        ;
; LCD:U1|display2_r1[40..43,48..51,56..59]                                                            ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display1_r1[40..43,48..51,56..59]                                                            ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display2[98,104]                                                                             ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display1[91,96,104,106,107]                                                                  ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|RW                                                                                           ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|\CLK_DIV:cout[19..25]                                                                        ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display2[88..91,96,97,99,105..107]                                                           ; Merged with LCD:U1|display2[33]                                                                         ;
; LCD:U1|display1[97..99,105]                                                                         ; Merged with LCD:U1|display2[33]                                                                         ;
; accel_kx224_top:accel_kx224_top_1|accel_kx224_ctrl:accel_kx224_ctrl_1|pres_state.wait_filter        ; Merged with accel_kx224_top:accel_kx224_top_1|accel_kx224_ctrl:accel_kx224_ctrl_1|accel_data_ready      ;
; accel_kx224_top:accel_kx224_top_1|accel_kx224_ctrl:accel_kx224_ctrl_1|pres_state.check_max_addr     ; Merged with accel_kx224_top:accel_kx224_top_1|accel_kx224_ctrl:accel_kx224_ctrl_1|out_reg_en_bus        ;
; dac_ltc2668_top:dac_ltc2668_top_1|SPI_write:SPI_write_1|sclk                                        ; Merged with dac_ltc2668_top:dac_ltc2668_top_1|SPI_write:SPI_write_1|pres_state.w_clk_1                  ;
; accel_kx224_top:accel_kx224_top_1|spi_3_wire_master_kx224:spi_3_wire_master_1|clk_ratio[3]          ; Merged with accel_kx224_top:accel_kx224_top_1|spi_3_wire_master_kx224:spi_3_wire_master_1|clk_ratio[31] ;
; accel_kx224_top:accel_kx224_top_1|accel_kx224_ctrl:accel_kx224_ctrl_1|pres_state.send_odcntl        ; Merged with accel_kx224_top:accel_kx224_top_1|accel_kx224_ctrl:accel_kx224_ctrl_1|data_to_spi[2]        ;
; ASP_filter:ASP_filter_1|phase.Calib                                                                 ; Stuck at GND due to stuck port data_in                                                                  ;
; ASP_filter:ASP_filter_1|phase.Transparent                                                           ; Stuck at GND due to stuck port data_in                                                                  ;
; ASP_filter:ASP_filter_1|phase.FreeFall                                                              ; Stuck at GND due to stuck port data_in                                                                  ;
; ASP_filter:ASP_filter_1|phase.Run                                                                   ; Stuck at GND due to stuck port data_in                                                                  ;
; ASP_filter:ASP_filter_1|phase.Rest                                                                  ; Stuck at GND due to stuck port data_in                                                                  ;
; ASP_filter:ASP_filter_1|RestState.Start                                                             ; Stuck at GND due to stuck port data_in                                                                  ;
; ASP_filter:ASP_filter_1|RestState.EvalState                                                         ; Stuck at GND due to stuck port data_in                                                                  ;
; ASP_filter:ASP_filter_1|CalibState.Finish                                                           ; Stuck at GND due to stuck port data_in                                                                  ;
; ASP_filter:ASP_filter_1|RestState.Idle                                                              ; Stuck at GND due to stuck port data_in                                                                  ;
; ASP_filter:ASP_filter_1|GPIO_OE_MOTOR                                                               ; Stuck at GND due to stuck port data_in                                                                  ;
; ASP_filter:ASP_filter_1|CalibState.Start                                                            ; Stuck at GND due to stuck port data_in                                                                  ;
; ASP_filter:ASP_filter_1|CalibState.Acquire                                                          ; Stuck at GND due to stuck port data_in                                                                  ;
; ASP_filter:ASP_filter_1|CalibState.EvalState                                                        ; Stuck at GND due to stuck port data_in                                                                  ;
; ASP_filter:ASP_filter_1|CalibState.Idle                                                             ; Stuck at GND due to stuck port data_in                                                                  ;
; ASP_filter:ASP_filter_1|AccValue[0..15]                                                             ; Stuck at GND due to stuck port clock_enable                                                             ;
; ASP_filter:ASP_filter_1|speedValue[63]                                                              ; Stuck at GND due to stuck port clock_enable                                                             ;
; ASP_filter:ASP_filter_1|speedinteger[31]                                                            ; Stuck at VCC due to stuck port clock_enable                                                             ;
; ASP_filter:ASP_filter_1|speedinteger[0..30]                                                         ; Stuck at GND due to stuck port clock_enable                                                             ;
; ASP_filter:ASP_filter_1|speedValue[0..45]                                                           ; Stuck at GND due to stuck port clock_enable                                                             ;
; ASP_filter:ASP_filter_1|posValue[63]                                                                ; Stuck at GND due to stuck port clock_enable                                                             ;
; ASP_filter:ASP_filter_1|posInteger[31]                                                              ; Stuck at VCC due to stuck port clock_enable                                                             ;
; ASP_filter:ASP_filter_1|posInteger[0..30]                                                           ; Stuck at GND due to stuck port clock_enable                                                             ;
; ASP_filter:ASP_filter_1|posValue[0..62]                                                             ; Stuck at GND due to stuck port clock_enable                                                             ;
; ASP_filter:ASP_filter_1|speedValue[46..62]                                                          ; Stuck at GND due to stuck port clock_enable                                                             ;
; ASP_filter:ASP_filter_1|Runstate.Transmit                                                           ; Stuck at GND due to stuck port data_in                                                                  ;
; ASP_filter:ASP_filter_1|Runstate.EvalState                                                          ; Stuck at GND due to stuck port data_in                                                                  ;
; ASP_filter:ASP_filter_1|FreeFallState.EvalState                                                     ; Stuck at GND due to stuck port data_in                                                                  ;
; ASP_filter:ASP_filter_1|Runstate.Update                                                             ; Stuck at GND due to stuck port data_in                                                                  ;
; ASP_filter:ASP_filter_1|Runstate.Acquire3                                                           ; Stuck at GND due to stuck port data_in                                                                  ;
; ASP_filter:ASP_filter_1|Runstate.Idle                                                               ; Stuck at GND due to stuck port data_in                                                                  ;
; ASP_filter:ASP_filter_1|FreeFallState.Idle                                                          ; Stuck at GND due to stuck port data_in                                                                  ;
; ASP_filter:ASP_filter_1|Runstate.Acquire2                                                           ; Stuck at GND due to stuck port data_in                                                                  ;
; ASP_filter:ASP_filter_1|Runstate.Start                                                              ; Stuck at GND due to stuck port data_in                                                                  ;
; ASP_filter:ASP_filter_1|FreeFallState.Start                                                         ; Stuck at GND due to stuck port data_in                                                                  ;
; ASP_filter:ASP_filter_1|Runstate.Acquire1                                                           ; Stuck at GND due to stuck port data_in                                                                  ;
; ASP_filter:ASP_filter_1|NewData                                                                     ; Lost fanout                                                                                             ;
; LCD:U1|display1_r1[35]                                                                              ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display2_r1[35]                                                                              ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display1[83]                                                                                 ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|\CLK_DIV:cout[16..18]                                                                        ; Stuck at GND due to stuck port data_in                                                                  ;
; LCD:U1|display2[83]                                                                                 ; Merged with LCD:U1|display2[33]                                                                         ;
; Total Number of Removed Registers = 647                                                             ;                                                                                                         ;
+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                    ;
+---------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; Register name                               ; Reason for Removal        ; Registers Removed due to This Register                                               ;
+---------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; ASP_filter:ASP_filter_1|phase.Run           ; Stuck at GND              ; ASP_filter:ASP_filter_1|speedValue[63], ASP_filter:ASP_filter_1|speedinteger[31],    ;
;                                             ; due to stuck port data_in ; ASP_filter:ASP_filter_1|speedinteger[30], ASP_filter:ASP_filter_1|speedinteger[29],  ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedinteger[28], ASP_filter:ASP_filter_1|speedinteger[27],  ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedinteger[26], ASP_filter:ASP_filter_1|speedinteger[25],  ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedinteger[24], ASP_filter:ASP_filter_1|speedinteger[23],  ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedinteger[22], ASP_filter:ASP_filter_1|speedinteger[21],  ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedinteger[20], ASP_filter:ASP_filter_1|speedinteger[19],  ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedinteger[18], ASP_filter:ASP_filter_1|speedinteger[17],  ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedinteger[16], ASP_filter:ASP_filter_1|speedinteger[15],  ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedinteger[14], ASP_filter:ASP_filter_1|speedinteger[13],  ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedinteger[12], ASP_filter:ASP_filter_1|speedinteger[11],  ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedinteger[10], ASP_filter:ASP_filter_1|speedinteger[9],   ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedinteger[8], ASP_filter:ASP_filter_1|speedinteger[7],    ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedinteger[6], ASP_filter:ASP_filter_1|speedinteger[5],    ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedinteger[4], ASP_filter:ASP_filter_1|speedinteger[3],    ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedinteger[2], ASP_filter:ASP_filter_1|speedinteger[1],    ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedinteger[0], ASP_filter:ASP_filter_1|speedValue[14],     ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[30], ASP_filter:ASP_filter_1|speedValue[22],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[38], ASP_filter:ASP_filter_1|speedValue[18],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[34], ASP_filter:ASP_filter_1|speedValue[26],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[42], ASP_filter:ASP_filter_1|speedValue[16],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[32], ASP_filter:ASP_filter_1|speedValue[24],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[40], ASP_filter:ASP_filter_1|speedValue[20],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[36], ASP_filter:ASP_filter_1|speedValue[28],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[44], ASP_filter:ASP_filter_1|speedValue[15],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[31], ASP_filter:ASP_filter_1|speedValue[23],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[39], ASP_filter:ASP_filter_1|speedValue[19],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[35], ASP_filter:ASP_filter_1|speedValue[27],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[43], ASP_filter:ASP_filter_1|speedValue[17],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[33], ASP_filter:ASP_filter_1|speedValue[25],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[41], ASP_filter:ASP_filter_1|speedValue[21],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[37], ASP_filter:ASP_filter_1|speedValue[29],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[45], ASP_filter:ASP_filter_1|speedValue[13],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[12], ASP_filter:ASP_filter_1|speedValue[11],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[10], ASP_filter:ASP_filter_1|speedValue[9],       ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[8], ASP_filter:ASP_filter_1|speedValue[7],        ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[6], ASP_filter:ASP_filter_1|speedValue[5],        ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[4], ASP_filter:ASP_filter_1|speedValue[3],        ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[2], ASP_filter:ASP_filter_1|speedValue[1],        ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[0], ASP_filter:ASP_filter_1|posValue[63],         ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posInteger[31], ASP_filter:ASP_filter_1|posInteger[30],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posInteger[29], ASP_filter:ASP_filter_1|posInteger[28],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posInteger[27], ASP_filter:ASP_filter_1|posInteger[26],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posInteger[25], ASP_filter:ASP_filter_1|posInteger[24],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posInteger[23], ASP_filter:ASP_filter_1|posInteger[22],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posInteger[21], ASP_filter:ASP_filter_1|posInteger[20],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posInteger[19], ASP_filter:ASP_filter_1|posInteger[18],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posInteger[17], ASP_filter:ASP_filter_1|posInteger[16],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posInteger[15], ASP_filter:ASP_filter_1|posInteger[14],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posInteger[13], ASP_filter:ASP_filter_1|posInteger[12],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posInteger[11], ASP_filter:ASP_filter_1|posInteger[10],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posInteger[9], ASP_filter:ASP_filter_1|posInteger[8],        ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posInteger[7], ASP_filter:ASP_filter_1|posInteger[6],        ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posInteger[5], ASP_filter:ASP_filter_1|posInteger[4],        ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posInteger[3], ASP_filter:ASP_filter_1|posInteger[2],        ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posInteger[0], ASP_filter:ASP_filter_1|posInteger[1],        ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[14], ASP_filter:ASP_filter_1|posValue[22],          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[18], ASP_filter:ASP_filter_1|posValue[26],          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[30], ASP_filter:ASP_filter_1|posValue[38],          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[34], ASP_filter:ASP_filter_1|posValue[42],          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[16], ASP_filter:ASP_filter_1|posValue[24],          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[20], ASP_filter:ASP_filter_1|posValue[28],          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[32], ASP_filter:ASP_filter_1|posValue[40],          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[36], ASP_filter:ASP_filter_1|posValue[44],          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[46], ASP_filter:ASP_filter_1|posValue[54],          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[50], ASP_filter:ASP_filter_1|posValue[58],          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[62], ASP_filter:ASP_filter_1|posValue[48],          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[56], ASP_filter:ASP_filter_1|posValue[52],          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[60], ASP_filter:ASP_filter_1|posValue[13],          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[21], ASP_filter:ASP_filter_1|posValue[17],          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[25], ASP_filter:ASP_filter_1|posValue[29],          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[37], ASP_filter:ASP_filter_1|posValue[33],          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[41], ASP_filter:ASP_filter_1|posValue[15],          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[23], ASP_filter:ASP_filter_1|posValue[19],          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[27], ASP_filter:ASP_filter_1|posValue[31],          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[39], ASP_filter:ASP_filter_1|posValue[35],          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[43], ASP_filter:ASP_filter_1|posValue[45],          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[53], ASP_filter:ASP_filter_1|posValue[49],          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[57], ASP_filter:ASP_filter_1|posValue[61],          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[47], ASP_filter:ASP_filter_1|posValue[55],          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[51], ASP_filter:ASP_filter_1|posValue[59],          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[12], ASP_filter:ASP_filter_1|posValue[11],          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[10], ASP_filter:ASP_filter_1|posValue[9],           ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[8], ASP_filter:ASP_filter_1|posValue[7],            ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[6], ASP_filter:ASP_filter_1|posValue[5],            ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[4], ASP_filter:ASP_filter_1|posValue[3],            ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[2], ASP_filter:ASP_filter_1|posValue[1],            ;
;                                             ;                           ; ASP_filter:ASP_filter_1|posValue[0], ASP_filter:ASP_filter_1|speedValue[62],         ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[61], ASP_filter:ASP_filter_1|speedValue[60],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[59], ASP_filter:ASP_filter_1|speedValue[58],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[57], ASP_filter:ASP_filter_1|speedValue[56],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[55], ASP_filter:ASP_filter_1|speedValue[54],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[53], ASP_filter:ASP_filter_1|speedValue[52],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[51], ASP_filter:ASP_filter_1|speedValue[50],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[49], ASP_filter:ASP_filter_1|speedValue[48],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|speedValue[47], ASP_filter:ASP_filter_1|speedValue[46],      ;
;                                             ;                           ; ASP_filter:ASP_filter_1|Runstate.Transmit,                                           ;
;                                             ;                           ; ASP_filter:ASP_filter_1|Runstate.Acquire2,                                           ;
;                                             ;                           ; ASP_filter:ASP_filter_1|Runstate.Acquire1                                            ;
; LCD:U1|display1_r[16]                       ; Stuck at GND              ; LCD:U1|display2_r1[40], LCD:U1|display2_r1[41], LCD:U1|display2_r1[42],              ;
;                                             ; due to stuck port data_in ; LCD:U1|display2_r1[43], LCD:U1|display2_r1[48], LCD:U1|display2_r1[49],              ;
;                                             ;                           ; LCD:U1|display2_r1[50], LCD:U1|display2_r1[51], LCD:U1|display2_r1[56],              ;
;                                             ;                           ; LCD:U1|display2_r1[57], LCD:U1|display2_r1[58], LCD:U1|display2_r1[59],              ;
;                                             ;                           ; LCD:U1|display1_r1[40], LCD:U1|display1_r1[41], LCD:U1|display1_r1[42],              ;
;                                             ;                           ; LCD:U1|display1_r1[43], LCD:U1|display1_r1[48], LCD:U1|display1_r1[49],              ;
;                                             ;                           ; LCD:U1|display1_r1[50], LCD:U1|display1_r1[51], LCD:U1|display1_r1[56],              ;
;                                             ;                           ; LCD:U1|display1_r1[57], LCD:U1|display1_r1[58], LCD:U1|display1_r1[59],              ;
;                                             ;                           ; LCD:U1|display2[98], LCD:U1|display2[104], LCD:U1|display1[91], LCD:U1|display1[96], ;
;                                             ;                           ; LCD:U1|display1[104], LCD:U1|display1[106], LCD:U1|display1[107],                    ;
;                                             ;                           ; LCD:U1|display1_r1[35], LCD:U1|display2_r1[35], LCD:U1|display1[83]                  ;
; ASP_filter:ASP_filter_1|r_convol[22]        ; Stuck at GND              ; ASP_filter:ASP_filter_1|AccValue[0], ASP_filter:ASP_filter_1|AccValue[1],            ;
;                                             ; due to stuck port data_in ; ASP_filter:ASP_filter_1|AccValue[2], ASP_filter:ASP_filter_1|AccValue[3],            ;
;                                             ;                           ; ASP_filter:ASP_filter_1|AccValue[4], ASP_filter:ASP_filter_1|AccValue[5],            ;
;                                             ;                           ; ASP_filter:ASP_filter_1|AccValue[6], ASP_filter:ASP_filter_1|AccValue[7],            ;
;                                             ;                           ; ASP_filter:ASP_filter_1|AccValue[8], ASP_filter:ASP_filter_1|AccValue[9],            ;
;                                             ;                           ; ASP_filter:ASP_filter_1|AccValue[10], ASP_filter:ASP_filter_1|AccValue[11],          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|AccValue[12], ASP_filter:ASP_filter_1|AccValue[13],          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|AccValue[14], ASP_filter:ASP_filter_1|AccValue[15]           ;
; LCD:U1|\CLK_DIV:cout[25]                    ; Stuck at GND              ; LCD:U1|\CLK_DIV:cout[21], LCD:U1|\CLK_DIV:cout[20], LCD:U1|\CLK_DIV:cout[19],        ;
;                                             ; due to stuck port data_in ; LCD:U1|\CLK_DIV:cout[16], LCD:U1|\CLK_DIV:cout[17], LCD:U1|\CLK_DIV:cout[18]         ;
; ASP_filter:ASP_filter_1|phase.Calib         ; Stuck at GND              ; ASP_filter:ASP_filter_1|CalibState.Finish, ASP_filter:ASP_filter_1|GPIO_OE_MOTOR,    ;
;                                             ; due to stuck port data_in ; ASP_filter:ASP_filter_1|CalibState.Acquire,                                          ;
;                                             ;                           ; ASP_filter:ASP_filter_1|CalibState.EvalState                                         ;
; ASP_filter:ASP_filter_1|phase.FreeFall      ; Stuck at GND              ; ASP_filter:ASP_filter_1|FreeFallState.EvalState,                                     ;
;                                             ; due to stuck port data_in ; ASP_filter:ASP_filter_1|FreeFallState.Start, ASP_filter:ASP_filter_1|NewData         ;
; ASP_filter:ASP_filter_1|RestState.EvalState ; Stuck at GND              ; ASP_filter:ASP_filter_1|Runstate.Update, ASP_filter:ASP_filter_1|Runstate.Acquire3   ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; ASP_filter:ASP_filter_1|phase.Rest          ; Stuck at GND              ; ASP_filter:ASP_filter_1|Runstate.EvalState, ASP_filter:ASP_filter_1|Runstate.Start   ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; LCD:U1|display2_r1[23]                      ; Stuck at GND              ; LCD:U1|display2[71]                                                                  ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; LCD:U1|display2_r1[29]                      ; Stuck at VCC              ; LCD:U1|display2[77]                                                                  ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; LCD:U1|display2_r1[30]                      ; Stuck at GND              ; LCD:U1|display2[78]                                                                  ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; LCD:U1|display2_r1[31]                      ; Stuck at GND              ; LCD:U1|display2[79]                                                                  ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; LCD:U1|display2_r1[37]                      ; Stuck at VCC              ; LCD:U1|display2[85]                                                                  ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; LCD:U1|display2_r1[38]                      ; Stuck at GND              ; LCD:U1|display2[86]                                                                  ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; LCD:U1|display2_r1[39]                      ; Stuck at GND              ; LCD:U1|display2[87]                                                                  ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; LCD:U1|display2_r1[45]                      ; Stuck at VCC              ; LCD:U1|display2[93]                                                                  ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; LCD:U1|display2_r1[46]                      ; Stuck at GND              ; LCD:U1|display2[94]                                                                  ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; LCD:U1|state[6]                             ; Stuck at GND              ; LCD:U1|RW                                                                            ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; LCD:U1|display2_r1[53]                      ; Stuck at VCC              ; LCD:U1|display2[101]                                                                 ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; LCD:U1|display2_r1[54]                      ; Stuck at GND              ; LCD:U1|display2[102]                                                                 ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; LCD:U1|display2_r1[55]                      ; Stuck at GND              ; LCD:U1|display2[103]                                                                 ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; LCD:U1|display2_r1[61]                      ; Stuck at VCC              ; LCD:U1|display2[109]                                                                 ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; LCD:U1|display2_r1[62]                      ; Stuck at GND              ; LCD:U1|display2[110]                                                                 ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; LCD:U1|display2_r1[63]                      ; Stuck at GND              ; LCD:U1|display2[111]                                                                 ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; LCD:U1|display1_r1[53]                      ; Stuck at VCC              ; LCD:U1|display1[101]                                                                 ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; LCD:U1|display1_r1[54]                      ; Stuck at GND              ; LCD:U1|display1[102]                                                                 ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; LCD:U1|display2_r1[5]                       ; Stuck at VCC              ; LCD:U1|display2[53]                                                                  ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; LCD:U1|display2_r1[6]                       ; Stuck at GND              ; LCD:U1|display2[54]                                                                  ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; LCD:U1|display2_r1[7]                       ; Stuck at GND              ; LCD:U1|display2[55]                                                                  ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; LCD:U1|display2_r1[13]                      ; Stuck at VCC              ; LCD:U1|display2[61]                                                                  ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; LCD:U1|display2_r1[15]                      ; Stuck at GND              ; LCD:U1|display2[63]                                                                  ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; LCD:U1|display2_r1[21]                      ; Stuck at VCC              ; LCD:U1|display2[69]                                                                  ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; LCD:U1|display2_r1[22]                      ; Stuck at GND              ; LCD:U1|display2[70]                                                                  ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; LCD:U1|display2_r1[47]                      ; Stuck at GND              ; LCD:U1|display2[95]                                                                  ;
;                                             ; due to stuck port data_in ;                                                                                      ;
+---------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 812   ;
; Number of registers using Synchronous Clear  ; 164   ;
; Number of registers using Synchronous Load   ; 56    ;
; Number of registers using Asynchronous Clear ; 205   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 599   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                          ;
+---------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                           ; Fan out ;
+---------------------------------------------------------------------------------------------+---------+
; ASP_filter:ASP_filter_1|calibCount[0]                                                       ; 2       ;
; ASP_filter:ASP_filter_1|calibCount[1]                                                       ; 2       ;
; ASP_filter:ASP_filter_1|calibCount[2]                                                       ; 2       ;
; ASP_filter:ASP_filter_1|calibCount[3]                                                       ; 2       ;
; ASP_filter:ASP_filter_1|calibCount[4]                                                       ; 2       ;
; ASP_filter:ASP_filter_1|calibCount[5]                                                       ; 2       ;
; ASP_filter:ASP_filter_1|calibCount[6]                                                       ; 2       ;
; ASP_filter:ASP_filter_1|calibCount[7]                                                       ; 2       ;
; ASP_filter:ASP_filter_1|calibCount[8]                                                       ; 2       ;
; ASP_filter:ASP_filter_1|calibCount[9]                                                       ; 2       ;
; ASP_filter:ASP_filter_1|calibCount[10]                                                      ; 2       ;
; ASP_filter:ASP_filter_1|calibCount[11]                                                      ; 2       ;
; ASP_filter:ASP_filter_1|calibCount[12]                                                      ; 2       ;
; ASP_filter:ASP_filter_1|calibCount[13]                                                      ; 2       ;
; ASP_filter:ASP_filter_1|calibCount[14]                                                      ; 2       ;
; LCD:U1|lcd_clk                                                                              ; 117     ;
; accel_kx224_top:accel_kx224_top_1|spi_3_wire_master_kx224:spi_3_wire_master_1|ss_n[0]       ; 2       ;
; accel_kx224_top:accel_kx224_top_1|spi_3_wire_master_kx224:spi_3_wire_master_1|clk_ratio[31] ; 7       ;
; accel_kx224_top:accel_kx224_top_1|spi_3_wire_master_kx224:spi_3_wire_master_1|count[31]     ; 3       ;
; Total number of inverted registers = 19                                                     ;         ;
+---------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |auto_piano_top|dac_ltc2668_top:dac_ltc2668_top_1|SPI_write:SPI_write_1|load_data                            ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |auto_piano_top|ASP_filter:ASP_filter_1|CurrentSpeed[60]                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |auto_piano_top|accel_kx224_top:accel_kx224_top_1|spi_3_wire_master_kx224:spi_3_wire_master_1|clk_toggles[5] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |auto_piano_top|accel_kx224_top:accel_kx224_top_1|spi_3_wire_master_kx224:spi_3_wire_master_1|cmd_buffer[1]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |auto_piano_top|LCD:U1|display1_r[12]                                                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |auto_piano_top|LCD:U1|display2[82]                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |auto_piano_top|LCD:U1|display2[73]                                                                          ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |auto_piano_top|accel_kx224_top:accel_kx224_top_1|shift_reg_ser_in_par_out_i[42]                             ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |auto_piano_top|ASP_filter:ASP_filter_1|r_acc[2]                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |auto_piano_top|ASP_filter:ASP_filter_1|speedinteger[11]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |auto_piano_top|ASP_filter:ASP_filter_1|speedinteger[21]                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |auto_piano_top|dac_ltc2668_top:dac_ltc2668_top_1|SPI_write:SPI_write_1|clk_cnt[1]                           ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |auto_piano_top|accel_kx224_top:accel_kx224_top_1|spi_3_wire_master_kx224:spi_3_wire_master_1|count[27]      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |auto_piano_top|dac_ltc2668_top:dac_ltc2668_top_1|SPI_write:SPI_write_1|shift_reg_par_in_ser_out_i[19]       ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |auto_piano_top|dac_ltc2668_top:dac_ltc2668_top_1|SPI_write:SPI_write_1|shift_reg_par_in_ser_out_i[7]        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |auto_piano_top|ASP_filter:ASP_filter_1|posInteger[21]                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |auto_piano_top|ASP_filter:ASP_filter_1|speedinteger[6]                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |auto_piano_top|ASP_filter:ASP_filter_1|speedinteger[27]                                                     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |auto_piano_top|accel_kx224_top:accel_kx224_top_1|spi_3_wire_master_kx224:spi_3_wire_master_1|d_buffer[7]    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |auto_piano_top|ASP_filter:ASP_filter_1|posInteger[11]                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |auto_piano_top|ASP_filter:ASP_filter_1|speedinteger[2]                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |auto_piano_top|ASP_filter:ASP_filter_1|speedinteger[29]                                                     ;
; 5:1                ; 128 bits  ; 384 LEs       ; 128 LEs              ; 256 LEs                ; Yes        ; |auto_piano_top|ASP_filter:ASP_filter_1|speedValue[45]                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |auto_piano_top|accel_kx224_top:accel_kx224_top_1|accel_kx224_ctrl:accel_kx224_ctrl_1|data_addr[6]           ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |auto_piano_top|ASP_filter:ASP_filter_1|posInteger[4]                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |auto_piano_top|ASP_filter:ASP_filter_1|speedinteger[1]                                                      ;
; 64:1               ; 2 bits    ; 84 LEs        ; 12 LEs               ; 72 LEs                 ; Yes        ; |auto_piano_top|LCD:U1|RS                                                                                    ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |auto_piano_top|ASP_filter:ASP_filter_1|FLT_OUTPUT_ACC[6]                                                    ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |auto_piano_top|dac_ltc2668_top:dac_ltc2668_top_1|SPI_write:SPI_write_1|bit_cnt[4]                           ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |auto_piano_top|ASP_filter:ASP_filter_1|AccValue[2]                                                          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |auto_piano_top|ASP_filter:ASP_filter_1|posInteger[3]                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |auto_piano_top|accel_kx224_top:accel_kx224_top_1|accel_kx224_ctrl:accel_kx224_ctrl_1|data_addr[2]           ;
; 9:1                ; 13 bits   ; 78 LEs        ; 52 LEs               ; 26 LEs                 ; Yes        ; |auto_piano_top|ASP_filter:ASP_filter_1|FLT_OUTPUT_VEL[5]                                                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |auto_piano_top|accel_kx224_top:accel_kx224_top_1|accel_kx224_ctrl:accel_kx224_ctrl_1|spi_addr[6]            ;
; 11:1               ; 19 bits   ; 133 LEs       ; 19 LEs               ; 114 LEs                ; Yes        ; |auto_piano_top|accel_kx224_top:accel_kx224_top_1|accel_kx224_ctrl:accel_kx224_ctrl_1|wait_cnt[8]            ;
; 12:1               ; 11 bits   ; 88 LEs        ; 66 LEs               ; 22 LEs                 ; Yes        ; |auto_piano_top|ASP_filter:ASP_filter_1|FLT_OUTPUT_POS[5]                                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |auto_piano_top|ASP_filter:ASP_filter_1|calibCount[0]                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |auto_piano_top|accel_kx224_top:accel_kx224_top_1|accel_kx224_ctrl:accel_kx224_ctrl_1|pres_state             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |auto_piano_top|ASP_filter:ASP_filter_1|Mux0                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |auto_piano_top|ASP_filter:ASP_filter_1|Mux0                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |auto_piano_top|ASP_filter:ASP_filter_1|Mux16                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |auto_piano_top|ASP_filter:ASP_filter_1|Mux0                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |auto_piano_top|ASP_filter:ASP_filter_1|Mux0                                                                 ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |auto_piano_top|ASP_filter:ASP_filter_1|Mux15                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |auto_piano_top|ASP_filter:ASP_filter_1|Mux16                                                                ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |auto_piano_top|ASP_filter:ASP_filter_1|Runstate.Acquire2                                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |auto_piano_top|ASP_filter:ASP_filter_1|FreeFallState.Start                                                  ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |auto_piano_top|ASP_filter:ASP_filter_1|RestState.Idle                                                       ;
; 9:1                ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; No         ; |auto_piano_top|dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|Selector17             ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; No         ; |auto_piano_top|ASP_filter:ASP_filter_1|phase                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accel_kx224_top:accel_kx224_top_1|spi_3_wire_master_kx224:spi_3_wire_master_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; slaves         ; 1     ; Signed Integer                                                                                    ;
; cmd_width      ; 8     ; Signed Integer                                                                                    ;
; d_width        ; 8     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASP_filter:ASP_filter_1 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; nbit_dac       ; 16    ; Signed Integer                              ;
; nbit_accel     ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_ltc2668_top:dac_ltc2668_top_1|SPI_write:SPI_write_1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; clk_divide     ; 2     ; Signed Integer                                                              ;
; num_bit_max    ; 24    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 100                   ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Div3 ;
+------------------------+----------------+-------------------------------+
; Parameter Name         ; Value          ; Type                          ;
+------------------------+----------------+-------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                       ;
; LPM_WIDTHD             ; 14             ; Untyped                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                       ;
; LPM_PIPELINE           ; 0              ; Untyped                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                       ;
; CBXI_PARAMETER         ; lpm_divide_ikm ; Untyped                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                ;
+------------------------+----------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Mod3 ;
+------------------------+----------------+-------------------------------+
; Parameter Name         ; Value          ; Type                          ;
+------------------------+----------------+-------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                       ;
; LPM_WIDTHD             ; 24             ; Untyped                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                       ;
; LPM_PIPELINE           ; 0              ; Untyped                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                       ;
; CBXI_PARAMETER         ; lpm_divide_mcm ; Untyped                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                ;
+------------------------+----------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Div4 ;
+------------------------+----------------+-------------------------------+
; Parameter Name         ; Value          ; Type                          ;
+------------------------+----------------+-------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                       ;
; LPM_WIDTHD             ; 10             ; Untyped                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                       ;
; LPM_PIPELINE           ; 0              ; Untyped                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                       ;
; CBXI_PARAMETER         ; lpm_divide_ekm ; Untyped                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                ;
+------------------------+----------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Mod4 ;
+------------------------+----------------+-------------------------------+
; Parameter Name         ; Value          ; Type                          ;
+------------------------+----------------+-------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                       ;
; LPM_WIDTHD             ; 24             ; Untyped                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                       ;
; LPM_PIPELINE           ; 0              ; Untyped                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                       ;
; CBXI_PARAMETER         ; lpm_divide_mcm ; Untyped                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                ;
+------------------------+----------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Div5 ;
+------------------------+----------------+-------------------------------+
; Parameter Name         ; Value          ; Type                          ;
+------------------------+----------------+-------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                       ;
; LPM_WIDTHD             ; 7              ; Untyped                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                       ;
; LPM_PIPELINE           ; 0              ; Untyped                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                       ;
; CBXI_PARAMETER         ; lpm_divide_4jm ; Untyped                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                ;
+------------------------+----------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Mod5 ;
+------------------------+----------------+-------------------------------+
; Parameter Name         ; Value          ; Type                          ;
+------------------------+----------------+-------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                       ;
; LPM_WIDTHD             ; 24             ; Untyped                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                       ;
; LPM_PIPELINE           ; 0              ; Untyped                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                       ;
; CBXI_PARAMETER         ; lpm_divide_mcm ; Untyped                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                ;
+------------------------+----------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Div6 ;
+------------------------+----------------+-------------------------------+
; Parameter Name         ; Value          ; Type                          ;
+------------------------+----------------+-------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                       ;
; LPM_WIDTHD             ; 4              ; Untyped                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                       ;
; LPM_PIPELINE           ; 0              ; Untyped                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                       ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                ;
+------------------------+----------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Mod6 ;
+------------------------+----------------+-------------------------------+
; Parameter Name         ; Value          ; Type                          ;
+------------------------+----------------+-------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                       ;
; LPM_WIDTHD             ; 24             ; Untyped                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                       ;
; LPM_PIPELINE           ; 0              ; Untyped                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                       ;
; CBXI_PARAMETER         ; lpm_divide_mcm ; Untyped                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                ;
+------------------------+----------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Mod7 ;
+------------------------+----------------+-------------------------------+
; Parameter Name         ; Value          ; Type                          ;
+------------------------+----------------+-------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                       ;
; LPM_WIDTHD             ; 24             ; Untyped                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                       ;
; LPM_PIPELINE           ; 0              ; Untyped                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                       ;
; CBXI_PARAMETER         ; lpm_divide_mcm ; Untyped                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                ;
+------------------------+----------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Div10 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                        ;
; LPM_WIDTHD             ; 14             ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_ikm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Mod11 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                        ;
; LPM_WIDTHD             ; 24             ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_mcm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Div12 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                        ;
; LPM_WIDTHD             ; 7              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_4jm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Mod13 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                        ;
; LPM_WIDTHD             ; 24             ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_mcm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Div13 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                        ;
; LPM_WIDTHD             ; 4              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Mod14 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                        ;
; LPM_WIDTHD             ; 24             ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_mcm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Div11 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                        ;
; LPM_WIDTHD             ; 10             ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_ekm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Mod12 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                        ;
; LPM_WIDTHD             ; 24             ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_mcm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:U1|lpm_divide:Mod15 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                        ;
; LPM_WIDTHD             ; 24             ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_mcm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll_inst"                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dac_ltc2668_top:dac_ltc2668_top_1"                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ctrl_busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "accel_kx224_top:accel_kx224_top_1|spi_3_wire_master_kx224:spi_3_wire_master_1"                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; cpol           ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpha           ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk_div[31..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk_div[2..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk_div[3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; addr[31..1]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; addr[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; busy           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "accel_kx224_top:accel_kx224_top_1|accel_kx224_ctrl:accel_kx224_ctrl_1"                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; link_busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "accel_kx224_top:accel_kx224_top_1"                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; temp_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 155                         ;
; cycloneiii_ff         ; 812                         ;
;     CLR               ; 4                           ;
;     CLR SCLR          ; 1                           ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 343                         ;
;     ENA CLR           ; 120                         ;
;     ENA CLR SCLR      ; 64                          ;
;     ENA CLR SLD       ; 15                          ;
;     ENA SCLR          ; 51                          ;
;     ENA SCLR SLD      ; 1                           ;
;     ENA SLD           ; 5                           ;
;     SCLR              ; 46                          ;
;     SCLR SLD          ; 1                           ;
;     SLD               ; 33                          ;
;     plain             ; 127                         ;
; cycloneiii_io_obuf    ; 36                          ;
; cycloneiii_lcell_comb ; 6055                        ;
;     arith             ; 2222                        ;
;         1 data inputs ; 109                         ;
;         2 data inputs ; 399                         ;
;         3 data inputs ; 1714                        ;
;     normal            ; 3833                        ;
;         0 data inputs ; 137                         ;
;         1 data inputs ; 84                          ;
;         2 data inputs ; 1938                        ;
;         3 data inputs ; 333                         ;
;         4 data inputs ; 1341                        ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 47.50                       ;
; Average LUT depth     ; 27.41                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:30     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Jun 22 22:15:08 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test_accel -c test_accel_accSpeedPos
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/lsen/desktop/piano/champ_project/sources/keytest.vhd
    Info (12022): Found design unit 1: keytest-behav File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/keytest.vhd Line: 12
    Info (12023): Found entity 1: keytest File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/keytest.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/lsen/desktop/piano/champ_project/sources/lcd.vhd
    Info (12022): Found design unit 1: LCD-Behavioral File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 21
    Info (12023): Found entity 1: LCD File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/lsen/desktop/piano/champ_project/sources/test_accel_accspeedpos-new/accel_kx224_ctrl.vhd
    Info (12022): Found design unit 1: accel_kx224_ctrl-Behavioral File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/accel_kx224_ctrl.vhd Line: 55
    Info (12023): Found entity 1: accel_kx224_ctrl File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/accel_kx224_ctrl.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file /users/lsen/desktop/piano/champ_project/sources/test_accel_accspeedpos-new/dac_ltc2668_top.vhd
    Info (12022): Found design unit 1: dac_ltc2668_top-Behavioral File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_top.vhd Line: 52
    Info (12023): Found entity 1: dac_ltc2668_top File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_top.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file /users/lsen/desktop/piano/champ_project/sources/test_accel_accspeedpos-new/accel_adxl355_top.vhd
    Info (12022): Found design unit 1: accel_adxl355_top-Behavioral File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/accel_adxl355_top.vhd Line: 52
    Info (12023): Found entity 1: accel_adxl355_top File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/accel_adxl355_top.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file /users/lsen/desktop/piano/champ_project/sources/test_accel_accspeedpos-new/spi_write.vhd
    Info (12022): Found design unit 1: SPI_write-Behavioral File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/spi_write.vhd Line: 50
    Info (12023): Found entity 1: SPI_write File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/spi_write.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file /users/lsen/desktop/piano/champ_project/sources/test_accel_accspeedpos-new/spi_3_wire_master.vhd
    Info (12022): Found design unit 1: spi_3_wire_master-logic File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/spi_3_wire_master.vhd Line: 51
    Info (12023): Found entity 1: spi_3_wire_master File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/spi_3_wire_master.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /users/lsen/desktop/piano/champ_project/sources/test_accel_accspeedpos-new/pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/pll.vhd Line: 52
    Info (12023): Found entity 1: pll File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/pll.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/lsen/desktop/piano/champ_project/sources/test_accel_accspeedpos-new/dac_ltc2668_ctrl.vhd
    Info (12022): Found design unit 1: dac_ltc2668_ctrl-Behavioral File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 52
    Info (12023): Found entity 1: dac_ltc2668_ctrl File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file /users/lsen/desktop/piano/champ_project/sources/test_accel_accspeedpos-new/auto_piano_top.vhd
    Info (12022): Found design unit 1: auto_piano_top-Behavioral File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 65
    Info (12023): Found entity 1: auto_piano_top File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file /users/lsen/desktop/piano/champ_project/sources/test_accel_accspeedpos-new/accel_adxl355_ctrl.vhd
    Info (12022): Found design unit 1: accel_adxl355_ctrl-Behavioral File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/accel_adxl355_ctrl.vhd Line: 53
    Info (12023): Found entity 1: accel_adxl355_ctrl File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/accel_adxl355_ctrl.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file /users/lsen/desktop/piano/champ_project/sources/test_accel_accspeedpos-new/asp_filter.vhd
    Info (12022): Found design unit 1: ASP_filter-champ_filter File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/ASP_filter.vhd Line: 34
    Info (12023): Found entity 1: ASP_filter File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/ASP_filter.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/lsen/desktop/piano/champ_project/sources/test_accel_accspeedpos-new/spi_3_wire_master_kx224.vhd
    Info (12022): Found design unit 1: spi_3_wire_master_kx224-logic File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/spi_3_wire_master_kx224.vhd Line: 52
    Info (12023): Found entity 1: spi_3_wire_master_kx224 File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/spi_3_wire_master_kx224.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /users/lsen/desktop/piano/champ_project/sources/test_accel_accspeedpos-new/accel_kx224_top.vhd
    Info (12022): Found design unit 1: accel_kx224_top-Behavioral File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/accel_kx224_top.vhd Line: 56
    Info (12023): Found entity 1: accel_kx224_top File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/accel_kx224_top.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file seg7_lut.vhd
    Info (12022): Found design unit 1: seg7_lut-trans File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/seg7_lut.vhd Line: 8
    Info (12023): Found entity 1: seg7_lut File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/seg7_lut.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file read_lcd.vhd
    Info (12022): Found design unit 1: read_lcd-trans File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/read_lcd.vhd Line: 33
    Info (12023): Found entity 1: read_lcd File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/read_lcd.vhd Line: 7
Info (12127): Elaborating entity "auto_piano_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at auto_piano_top.vhd(163): object "accel_temp_data" assigned a value but never read File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 163
Warning (10036): Verilog HDL or VHDL warning at auto_piano_top.vhd(169): object "acc_bypass" assigned a value but never read File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 169
Warning (10492): VHDL Process Statement warning at auto_piano_top.vhd(304): signal "SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 304
Warning (10873): Using initial value X (don't care) for net "TOP_LEDG[8..4]" at auto_piano_top.vhd(48) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 48
Warning (10873): Using initial value X (don't care) for net "TOP_LEDG[1]" at auto_piano_top.vhd(48) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 48
Warning (10873): Using initial value X (don't care) for net "TOP_LEDR[17..16]" at auto_piano_top.vhd(49) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 49
Info (12128): Elaborating entity "accel_kx224_top" for hierarchy "accel_kx224_top:accel_kx224_top_1" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 213
Warning (10036): Verilog HDL or VHDL warning at accel_kx224_top.vhd(100): object "spi_busy" assigned a value but never read File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/accel_kx224_top.vhd Line: 100
Info (12128): Elaborating entity "accel_kx224_ctrl" for hierarchy "accel_kx224_top:accel_kx224_top_1|accel_kx224_ctrl:accel_kx224_ctrl_1" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/accel_kx224_top.vhd Line: 129
Warning (10492): VHDL Process Statement warning at accel_kx224_ctrl.vhd(294): signal "cntl1_cmd1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/accel_kx224_ctrl.vhd Line: 294
Warning (10492): VHDL Process Statement warning at accel_kx224_ctrl.vhd(326): signal "cntl1_cmd1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/accel_kx224_ctrl.vhd Line: 326
Warning (10492): VHDL Process Statement warning at accel_kx224_ctrl.vhd(335): signal "odcntl_cmd" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/accel_kx224_ctrl.vhd Line: 335
Warning (10492): VHDL Process Statement warning at accel_kx224_ctrl.vhd(349): signal "cntl1_cmd2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/accel_kx224_ctrl.vhd Line: 349
Warning (10492): VHDL Process Statement warning at accel_kx224_ctrl.vhd(354): signal "odcntl_cmd" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/accel_kx224_ctrl.vhd Line: 354
Warning (10492): VHDL Process Statement warning at accel_kx224_ctrl.vhd(364): signal "cntl1_cmd2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/accel_kx224_ctrl.vhd Line: 364
Info (12128): Elaborating entity "spi_3_wire_master_kx224" for hierarchy "accel_kx224_top:accel_kx224_top_1|spi_3_wire_master_kx224:spi_3_wire_master_1" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/accel_kx224_top.vhd Line: 148
Info (12128): Elaborating entity "ASP_filter" for hierarchy "ASP_filter:ASP_filter_1" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 228
Warning (10036): Verilog HDL or VHDL warning at ASP_filter.vhd(69): object "calibValue" assigned a value but never read File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/ASP_filter.vhd Line: 69
Warning (10036): Verilog HDL or VHDL warning at ASP_filter.vhd(76): object "CONVOL_LEN" assigned a value but never read File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/ASP_filter.vhd Line: 76
Warning (10036): Verilog HDL or VHDL warning at ASP_filter.vhd(96): object "deci_count1" assigned a value but never read File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/ASP_filter.vhd Line: 96
Warning (10036): Verilog HDL or VHDL warning at ASP_filter.vhd(97): object "deci_count2" assigned a value but never read File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/ASP_filter.vhd Line: 97
Warning (10036): Verilog HDL or VHDL warning at ASP_filter.vhd(98): object "acc_deci1" assigned a value but never read File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/ASP_filter.vhd Line: 98
Warning (10036): Verilog HDL or VHDL warning at ASP_filter.vhd(99): object "acc_deci2" assigned a value but never read File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/ASP_filter.vhd Line: 99
Warning (10492): VHDL Process Statement warning at ASP_filter.vhd(120): signal "FLT_GAIN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/ASP_filter.vhd Line: 120
Warning (10492): VHDL Process Statement warning at ASP_filter.vhd(121): signal "FLT_CONVOL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/ASP_filter.vhd Line: 121
Warning (10631): VHDL Process Statement warning at ASP_filter.vhd(102): inferring latch(es) for signal or variable "SPEED_GAIN", which holds its previous value in one or more paths through the process File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/ASP_filter.vhd Line: 102
Warning (10631): VHDL Process Statement warning at ASP_filter.vhd(102): inferring latch(es) for signal or variable "ConvolOn", which holds its previous value in one or more paths through the process File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/ASP_filter.vhd Line: 102
Info (10041): Inferred latch for "ConvolOn" at ASP_filter.vhd(102) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/ASP_filter.vhd Line: 102
Info (10041): Inferred latch for "SPEED_GAIN[0]" at ASP_filter.vhd(102) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/ASP_filter.vhd Line: 102
Info (10041): Inferred latch for "SPEED_GAIN[1]" at ASP_filter.vhd(102) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/ASP_filter.vhd Line: 102
Info (10041): Inferred latch for "SPEED_GAIN[2]" at ASP_filter.vhd(102) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/ASP_filter.vhd Line: 102
Info (10041): Inferred latch for "SPEED_GAIN[3]" at ASP_filter.vhd(102) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/ASP_filter.vhd Line: 102
Info (10041): Inferred latch for "SPEED_GAIN[4]" at ASP_filter.vhd(102) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/ASP_filter.vhd Line: 102
Info (12128): Elaborating entity "dac_ltc2668_top" for hierarchy "dac_ltc2668_top:dac_ltc2668_top_1" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 246
Info (12128): Elaborating entity "dac_ltc2668_ctrl" for hierarchy "dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_top.vhd Line: 93
Warning (10631): VHDL Process Statement warning at dac_ltc2668_ctrl.vhd(90): inferring latch(es) for signal or variable "next_data_to_spi", which holds its previous value in one or more paths through the process File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
Info (10041): Inferred latch for "next_data_to_spi[0]" at dac_ltc2668_ctrl.vhd(90) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
Info (10041): Inferred latch for "next_data_to_spi[1]" at dac_ltc2668_ctrl.vhd(90) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
Info (10041): Inferred latch for "next_data_to_spi[2]" at dac_ltc2668_ctrl.vhd(90) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
Info (10041): Inferred latch for "next_data_to_spi[3]" at dac_ltc2668_ctrl.vhd(90) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
Info (10041): Inferred latch for "next_data_to_spi[4]" at dac_ltc2668_ctrl.vhd(90) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
Info (10041): Inferred latch for "next_data_to_spi[5]" at dac_ltc2668_ctrl.vhd(90) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
Info (10041): Inferred latch for "next_data_to_spi[6]" at dac_ltc2668_ctrl.vhd(90) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
Info (10041): Inferred latch for "next_data_to_spi[7]" at dac_ltc2668_ctrl.vhd(90) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
Info (10041): Inferred latch for "next_data_to_spi[8]" at dac_ltc2668_ctrl.vhd(90) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
Info (10041): Inferred latch for "next_data_to_spi[9]" at dac_ltc2668_ctrl.vhd(90) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
Info (10041): Inferred latch for "next_data_to_spi[10]" at dac_ltc2668_ctrl.vhd(90) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
Info (10041): Inferred latch for "next_data_to_spi[11]" at dac_ltc2668_ctrl.vhd(90) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
Info (10041): Inferred latch for "next_data_to_spi[12]" at dac_ltc2668_ctrl.vhd(90) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
Info (10041): Inferred latch for "next_data_to_spi[13]" at dac_ltc2668_ctrl.vhd(90) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
Info (10041): Inferred latch for "next_data_to_spi[14]" at dac_ltc2668_ctrl.vhd(90) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
Info (10041): Inferred latch for "next_data_to_spi[15]" at dac_ltc2668_ctrl.vhd(90) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
Info (10041): Inferred latch for "next_data_to_spi[16]" at dac_ltc2668_ctrl.vhd(90) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
Info (10041): Inferred latch for "next_data_to_spi[17]" at dac_ltc2668_ctrl.vhd(90) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
Info (10041): Inferred latch for "next_data_to_spi[18]" at dac_ltc2668_ctrl.vhd(90) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
Info (10041): Inferred latch for "next_data_to_spi[19]" at dac_ltc2668_ctrl.vhd(90) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
Info (10041): Inferred latch for "next_data_to_spi[20]" at dac_ltc2668_ctrl.vhd(90) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
Info (10041): Inferred latch for "next_data_to_spi[21]" at dac_ltc2668_ctrl.vhd(90) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
Info (10041): Inferred latch for "next_data_to_spi[22]" at dac_ltc2668_ctrl.vhd(90) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
Info (10041): Inferred latch for "next_data_to_spi[23]" at dac_ltc2668_ctrl.vhd(90) File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
Info (12128): Elaborating entity "SPI_write" for hierarchy "dac_ltc2668_top:dac_ltc2668_top_1|SPI_write:SPI_write_1" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_top.vhd Line: 107
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 258
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/pll.vhd Line: 138
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/pll.vhd Line: 138
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/pll.vhd Line: 138
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "100"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: c:/worksoft/quartus17/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "keytest" for hierarchy "keytest:keytest_1" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 264
Info (12128): Elaborating entity "LCD" for hierarchy "LCD:U1" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 311
Info (278001): Inferred 18 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:U1|Div3" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 85
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:U1|Mod3" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 85
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:U1|Div4" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 87
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:U1|Mod4" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 87
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:U1|Div5" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 89
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:U1|Mod5" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 89
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:U1|Div6" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 91
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:U1|Mod6" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 91
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:U1|Mod7" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 93
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:U1|Div10" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 102
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:U1|Mod11" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 102
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:U1|Div12" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 106
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:U1|Mod13" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 106
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:U1|Div13" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 108
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:U1|Mod14" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 108
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:U1|Div11" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 104
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:U1|Mod12" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 104
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:U1|Mod15" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 110
Info (12130): Elaborated megafunction instantiation "LCD:U1|lpm_divide:Div3" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 85
Info (12133): Instantiated megafunction "LCD:U1|lpm_divide:Div3" with the following parameter: File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 85
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf
    Info (12023): Found entity 1: lpm_divide_ikm File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/lpm_divide_ikm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/sign_div_unsign_anh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf
    Info (12023): Found entity 1: alt_u_div_8af File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_8af.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "LCD:U1|lpm_divide:Mod3" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 85
Info (12133): Instantiated megafunction "LCD:U1|lpm_divide:Mod3" with the following parameter: File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 85
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "24"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mcm.tdf
    Info (12023): Found entity 1: lpm_divide_mcm File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/lpm_divide_mcm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/sign_div_unsign_bnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_baf.tdf
    Info (12023): Found entity 1: alt_u_div_baf File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "LCD:U1|lpm_divide:Div4" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 87
Info (12133): Instantiated megafunction "LCD:U1|lpm_divide:Div4" with the following parameter: File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 87
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf
    Info (12023): Found entity 1: lpm_divide_ekm File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/lpm_divide_ekm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_6nh File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/sign_div_unsign_6nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_3af.tdf
    Info (12023): Found entity 1: alt_u_div_3af File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_3af.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "LCD:U1|lpm_divide:Div5" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 89
Info (12133): Instantiated megafunction "LCD:U1|lpm_divide:Div5" with the following parameter: File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 89
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf
    Info (12023): Found entity 1: lpm_divide_4jm File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/lpm_divide_4jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/sign_div_unsign_slh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf
    Info (12023): Found entity 1: alt_u_div_c7f File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_c7f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "LCD:U1|lpm_divide:Div6" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 91
Info (12133): Instantiated megafunction "LCD:U1|lpm_divide:Div6" with the following parameter: File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 91
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf
    Info (12023): Found entity 1: lpm_divide_1jm File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/lpm_divide_1jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/sign_div_unsign_plh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_67f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "LCD:U1|lpm_divide:Mod7" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 93
Info (12133): Instantiated megafunction "LCD:U1|lpm_divide:Mod7" with the following parameter: File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/LCD.vhd Line: 93
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "24"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "TOP_GPIO[1]" and its non-tri-state driver. File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "TOP_GPIO[3]" and its non-tri-state driver. File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "TOP_GPIO[5]" and its non-tri-state driver. File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "TOP_GPIO[19]" and its non-tri-state driver. File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "TOP_GPIO[31]" and its non-tri-state driver. File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "TOP_GPIO[33]" and its non-tri-state driver. File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "TOP_GPIO[0]" has no driver File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13040): bidirectional pin "TOP_GPIO[2]" has no driver File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13040): bidirectional pin "TOP_GPIO[4]" has no driver File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13040): bidirectional pin "TOP_GPIO[6]" has no driver File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13040): bidirectional pin "TOP_GPIO[7]" has no driver File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13040): bidirectional pin "TOP_GPIO[8]" has no driver File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13040): bidirectional pin "TOP_GPIO[9]" has no driver File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13040): bidirectional pin "TOP_GPIO[10]" has no driver File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13040): bidirectional pin "TOP_GPIO[11]" has no driver File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13040): bidirectional pin "TOP_GPIO[12]" has no driver File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13040): bidirectional pin "TOP_GPIO[13]" has no driver File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13040): bidirectional pin "TOP_GPIO[14]" has no driver File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13040): bidirectional pin "TOP_GPIO[15]" has no driver File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13040): bidirectional pin "TOP_GPIO[16]" has no driver File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13040): bidirectional pin "TOP_GPIO[17]" has no driver File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13040): bidirectional pin "TOP_GPIO[18]" has no driver File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13040): bidirectional pin "TOP_GPIO[20]" has no driver File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13040): bidirectional pin "TOP_GPIO[22]" has no driver File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13040): bidirectional pin "TOP_GPIO[23]" has no driver File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13040): bidirectional pin "TOP_GPIO[24]" has no driver File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13040): bidirectional pin "TOP_GPIO[25]" has no driver File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13040): bidirectional pin "TOP_GPIO[26]" has no driver File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13040): bidirectional pin "TOP_GPIO[27]" has no driver File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13040): bidirectional pin "TOP_GPIO[28]" has no driver File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13040): bidirectional pin "TOP_GPIO[30]" has no driver File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13040): bidirectional pin "TOP_GPIO[32]" has no driver File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13040): bidirectional pin "TOP_GPIO[34]" has no driver File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13040): bidirectional pin "TOP_GPIO[35]" has no driver File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "TOP_GPIO[21]" is fed by GND File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
Warning (13012): Latch dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[17] has unsafe behavior File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|pres_state.send_pos_1 File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 60
Warning (13012): Latch dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[16] has unsafe behavior File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_ltc2668_top:dac_ltc2668_top_1|SPI_write:SPI_write_1|ss File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/spi_write.vhd Line: 44
Warning (13012): Latch dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[15] has unsafe behavior File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|pres_state.send_pos_1 File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 60
Warning (13012): Latch dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[14] has unsafe behavior File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|pres_state.send_pos_1 File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 60
Warning (13012): Latch dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[13] has unsafe behavior File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|pres_state.send_pos_1 File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 60
Warning (13012): Latch dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[12] has unsafe behavior File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|pres_state.send_pos_1 File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 60
Warning (13012): Latch dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[11] has unsafe behavior File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|pres_state.send_pos_1 File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 60
Warning (13012): Latch dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[10] has unsafe behavior File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|pres_state.send_pos_1 File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 60
Warning (13012): Latch dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[9] has unsafe behavior File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|pres_state.send_pos_1 File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 60
Warning (13012): Latch dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[8] has unsafe behavior File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|pres_state.send_pos_1 File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 60
Warning (13012): Latch dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[7] has unsafe behavior File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|pres_state.send_pos_1 File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 60
Warning (13012): Latch dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[6] has unsafe behavior File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|pres_state.send_pos_1 File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 60
Warning (13012): Latch dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[5] has unsafe behavior File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|pres_state.send_pos_1 File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 60
Warning (13012): Latch dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[4] has unsafe behavior File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|pres_state.send_pos_1 File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 60
Warning (13012): Latch dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[3] has unsafe behavior File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|pres_state.send_pos_1 File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 60
Warning (13012): Latch dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[2] has unsafe behavior File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|pres_state.send_pos_1 File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 60
Warning (13012): Latch dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[1] has unsafe behavior File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|pres_state.send_pos_1 File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 60
Warning (13012): Latch dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|next_data_to_spi[0] has unsafe behavior File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_ltc2668_top:dac_ltc2668_top_1|dac_ltc2668_ctrl:dac_ltc2668_ctrl_1|pres_state.send_pos_1 File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/dac_ltc2668_ctrl.vhd Line: 60
Info (13000): Registers with preset signals will power-up high File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/spi_3_wire_master_kx224.vhd Line: 68
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "TOP_GPIO[1]~synth" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13010): Node "TOP_GPIO[3]~synth" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13010): Node "TOP_GPIO[5]~synth" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13010): Node "TOP_GPIO[19]~synth" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13010): Node "TOP_GPIO[31]~synth" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
    Warning (13010): Node "TOP_GPIO[33]~synth" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 51
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "RW" is stuck at GND File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 46
    Warning (13410): Pin "LCD_ON" is stuck at VCC File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 46
    Warning (13410): Pin "LCD_BLON" is stuck at VCC File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 46
    Warning (13410): Pin "TOP_LEDG[1]" is stuck at GND File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 48
    Warning (13410): Pin "TOP_LEDG[4]" is stuck at GND File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 48
    Warning (13410): Pin "TOP_LEDG[5]" is stuck at GND File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 48
    Warning (13410): Pin "TOP_LEDG[6]" is stuck at GND File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 48
    Warning (13410): Pin "TOP_LEDG[7]" is stuck at GND File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 48
    Warning (13410): Pin "TOP_LEDG[8]" is stuck at GND File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 48
    Warning (13410): Pin "TOP_LEDR[16]" is stuck at GND File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 49
    Warning (13410): Pin "TOP_LEDR[17]" is stuck at GND File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 49
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 53
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 55
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 55
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 55
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 55
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 56
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 56
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 56
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 56
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 56
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 56
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 58
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 58
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 58
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 58
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 58
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 58
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "LCD:U1|lpm_divide:Div12|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_14_result_int[1]~14" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_c7f.tdf Line: 56
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod13|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_23_result_int[0]~0" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 106
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod13|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|op_8~34"
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod13|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_18_result_int[0]~38" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 76
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod13|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_19_result_int[0]~40" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 81
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod13|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_20_result_int[0]~42" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 91
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod13|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_21_result_int[0]~44" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 96
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod13|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_22_result_int[0]~46" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 101
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod14|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_23_result_int[0]~0" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 106
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod14|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|op_5~26"
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod14|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|op_6~30"
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod14|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_16_result_int[0]~34" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 66
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod14|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_17_result_int[0]~36" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 71
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod14|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_18_result_int[0]~38" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 76
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod14|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_19_result_int[0]~40" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 81
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod14|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_20_result_int[0]~42" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 91
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod14|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_21_result_int[0]~44" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 96
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod14|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_22_result_int[0]~46" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 101
    Info (17048): Logic cell "LCD:U1|lpm_divide:Div11|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_3af:divider|add_sub_17_result_int[2]~18" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_3af.tdf Line: 71
    Info (17048): Logic cell "LCD:U1|lpm_divide:Div11|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_3af:divider|add_sub_17_result_int[1]~20" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_3af.tdf Line: 71
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod12|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_23_result_int[0]~0" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 106
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod12|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_20_result_int[0]~42" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 91
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod12|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_21_result_int[0]~44" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 96
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod12|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_22_result_int[0]~46" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 101
    Info (17048): Logic cell "LCD:U1|lpm_divide:Div10|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_21_result_int[3]~24" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_8af.tdf Line: 96
    Info (17048): Logic cell "LCD:U1|lpm_divide:Div10|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_21_result_int[2]~26" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_8af.tdf Line: 96
    Info (17048): Logic cell "LCD:U1|lpm_divide:Div4|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_3af:divider|add_sub_17_result_int[2]~18" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_3af.tdf Line: 71
    Info (17048): Logic cell "LCD:U1|lpm_divide:Div4|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_3af:divider|add_sub_17_result_int[1]~20" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_3af.tdf Line: 71
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod4|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_23_result_int[0]~0" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 106
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod4|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_20_result_int[0]~42" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 91
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod4|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_21_result_int[0]~44" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 96
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod4|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_22_result_int[0]~46" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 101
    Info (17048): Logic cell "LCD:U1|lpm_divide:Div3|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_21_result_int[3]~24" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_8af.tdf Line: 96
    Info (17048): Logic cell "LCD:U1|lpm_divide:Div3|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider|add_sub_21_result_int[2]~26" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_8af.tdf Line: 96
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod6|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_23_result_int[0]~0" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 106
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod6|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|op_5~26"
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod6|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|op_6~30"
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod6|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_16_result_int[0]~34" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 66
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod6|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_17_result_int[0]~36" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 71
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod6|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_18_result_int[0]~38" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 76
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod6|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_19_result_int[0]~40" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 81
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod6|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_20_result_int[0]~42" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 91
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod6|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_21_result_int[0]~44" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 96
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod6|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_22_result_int[0]~46" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 101
    Info (17048): Logic cell "LCD:U1|lpm_divide:Div5|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_14_result_int[1]~14" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_c7f.tdf Line: 56
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod5|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_23_result_int[0]~0" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 106
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod5|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|op_8~34"
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod5|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_18_result_int[0]~38" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 76
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod5|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_19_result_int[0]~40" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 81
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod5|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_20_result_int[0]~42" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 91
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod5|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_21_result_int[0]~44" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 96
    Info (17048): Logic cell "LCD:U1|lpm_divide:Mod5|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_22_result_int[0]~46" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/test_accel2/db/alt_u_div_baf.tdf Line: 101
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "TOP_KEY[1]" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 50
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 52
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 52
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 52
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 52
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 52
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/Users/Lsen/Desktop/Piano/CHAMP_Project/sources/test_Accel_accSpeedPos-new/auto_piano_top.vhd Line: 52
Info (21057): Implemented 6283 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 96 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 6127 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 143 warnings
    Info: Peak virtual memory: 774 megabytes
    Info: Processing ended: Tue Jun 22 22:16:12 2021
    Info: Elapsed time: 00:01:04
    Info: Total CPU time (on all processors): 00:01:38


