
Day7_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001034  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080011c4  080011c4  000021c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001204  08001204  00003054  2**0
                  CONTENTS
  4 .ARM          00000008  08001204  08001204  00002204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800120c  0800120c  00003054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800120c  0800120c  0000220c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001210  08001210  00002210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  08001214  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00003054  2**0
                  CONTENTS
 10 .bss          0000017c  20000054  20000054  00003054  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200001d0  200001d0  00003054  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00003054  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001d49  00000000  00000000  0000307e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000007d7  00000000  00000000  00004dc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000150  00000000  00000000  000055a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000dd  00000000  00000000  000056f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000186ae  00000000  00000000  000057cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001f49  00000000  00000000  0001de7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008c2f7  00000000  00000000  0001fdc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000ac0bb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000868  00000000  00000000  000ac100  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  000ac968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000049  00000000  00000000  000ac987  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000054 	.word	0x20000054
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080011ac 	.word	0x080011ac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000058 	.word	0x20000058
 80001cc:	080011ac 	.word	0x080011ac

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <DelayMs>:
uint32_t DWT_Init(void);

#ifndef DELAY_MS
#define DELAY_MS

static inline void DelayMs(volatile uint32_t ms) {
 8000270:	b480      	push	{r7}
 8000272:	b085      	sub	sp, #20
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000278:	4b0e      	ldr	r3, [pc, #56]	@ (80002b4 <DelayMs+0x44>)
 800027a:	685b      	ldr	r3, [r3, #4]
 800027c:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 800027e:	4b0e      	ldr	r3, [pc, #56]	@ (80002b8 <DelayMs+0x48>)
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	4a0e      	ldr	r2, [pc, #56]	@ (80002bc <DelayMs+0x4c>)
 8000284:	fba2 2303 	umull	r2, r3, r2, r3
 8000288:	099b      	lsrs	r3, r3, #6
 800028a:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	68ba      	ldr	r2, [r7, #8]
 8000290:	fb02 f303 	mul.w	r3, r2, r3
 8000294:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 8000296:	bf00      	nop
 8000298:	4b06      	ldr	r3, [pc, #24]	@ (80002b4 <DelayMs+0x44>)
 800029a:	685a      	ldr	r2, [r3, #4]
 800029c:	68fb      	ldr	r3, [r7, #12]
 800029e:	1ad2      	subs	r2, r2, r3
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	429a      	cmp	r2, r3
 80002a4:	d3f8      	bcc.n	8000298 <DelayMs+0x28>
}
 80002a6:	bf00      	nop
 80002a8:	bf00      	nop
 80002aa:	3714      	adds	r7, #20
 80002ac:	46bd      	mov	sp, r7
 80002ae:	bc80      	pop	{r7}
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	e0001000 	.word	0xe0001000
 80002b8:	20000000 	.word	0x20000000
 80002bc:	10624dd3 	.word	0x10624dd3

080002c0 <LedInit>:
 */

#include "led.h"
#include "stm32f4xx.h"

void LedInit(uint32_t pin) {
 80002c0:	b480      	push	{r7}
 80002c2:	b083      	sub	sp, #12
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	6078      	str	r0, [r7, #4]
	// enable gpio clock (in AHB1ENR)
	RCC->AHB1ENR |= BV(LED_GPIO_EN);
 80002c8:	4b28      	ldr	r3, [pc, #160]	@ (800036c <LedInit+0xac>)
 80002ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002cc:	4a27      	ldr	r2, [pc, #156]	@ (800036c <LedInit+0xac>)
 80002ce:	f043 0308 	orr.w	r3, r3, #8
 80002d2:	6313      	str	r3, [r2, #48]	@ 0x30
	// set gpio pin as output (in MODER)
	LED_GPIO->MODER &= ~BV(pin * 2 + 1);
 80002d4:	4b26      	ldr	r3, [pc, #152]	@ (8000370 <LedInit+0xb0>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	687a      	ldr	r2, [r7, #4]
 80002da:	0052      	lsls	r2, r2, #1
 80002dc:	3201      	adds	r2, #1
 80002de:	2101      	movs	r1, #1
 80002e0:	fa01 f202 	lsl.w	r2, r1, r2
 80002e4:	43d2      	mvns	r2, r2
 80002e6:	4611      	mov	r1, r2
 80002e8:	4a21      	ldr	r2, [pc, #132]	@ (8000370 <LedInit+0xb0>)
 80002ea:	400b      	ands	r3, r1
 80002ec:	6013      	str	r3, [r2, #0]
	LED_GPIO->MODER |= BV(pin * 2);
 80002ee:	4b20      	ldr	r3, [pc, #128]	@ (8000370 <LedInit+0xb0>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	687a      	ldr	r2, [r7, #4]
 80002f4:	0052      	lsls	r2, r2, #1
 80002f6:	2101      	movs	r1, #1
 80002f8:	fa01 f202 	lsl.w	r2, r1, r2
 80002fc:	4611      	mov	r1, r2
 80002fe:	4a1c      	ldr	r2, [pc, #112]	@ (8000370 <LedInit+0xb0>)
 8000300:	430b      	orrs	r3, r1
 8000302:	6013      	str	r3, [r2, #0]
	// set gpio pin speed to low (in OSPEEDR)
	LED_GPIO->OSPEEDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 8000304:	4b1a      	ldr	r3, [pc, #104]	@ (8000370 <LedInit+0xb0>)
 8000306:	689b      	ldr	r3, [r3, #8]
 8000308:	687a      	ldr	r2, [r7, #4]
 800030a:	0052      	lsls	r2, r2, #1
 800030c:	3201      	adds	r2, #1
 800030e:	2101      	movs	r1, #1
 8000310:	4091      	lsls	r1, r2
 8000312:	687a      	ldr	r2, [r7, #4]
 8000314:	0052      	lsls	r2, r2, #1
 8000316:	2001      	movs	r0, #1
 8000318:	fa00 f202 	lsl.w	r2, r0, r2
 800031c:	430a      	orrs	r2, r1
 800031e:	43d2      	mvns	r2, r2
 8000320:	4611      	mov	r1, r2
 8000322:	4a13      	ldr	r2, [pc, #76]	@ (8000370 <LedInit+0xb0>)
 8000324:	400b      	ands	r3, r1
 8000326:	6093      	str	r3, [r2, #8]
	// set gpio pin no pull up, no pull down (in PUPDR)
	LED_GPIO->PUPDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 8000328:	4b11      	ldr	r3, [pc, #68]	@ (8000370 <LedInit+0xb0>)
 800032a:	68db      	ldr	r3, [r3, #12]
 800032c:	687a      	ldr	r2, [r7, #4]
 800032e:	0052      	lsls	r2, r2, #1
 8000330:	3201      	adds	r2, #1
 8000332:	2101      	movs	r1, #1
 8000334:	4091      	lsls	r1, r2
 8000336:	687a      	ldr	r2, [r7, #4]
 8000338:	0052      	lsls	r2, r2, #1
 800033a:	2001      	movs	r0, #1
 800033c:	fa00 f202 	lsl.w	r2, r0, r2
 8000340:	430a      	orrs	r2, r1
 8000342:	43d2      	mvns	r2, r2
 8000344:	4611      	mov	r1, r2
 8000346:	4a0a      	ldr	r2, [pc, #40]	@ (8000370 <LedInit+0xb0>)
 8000348:	400b      	ands	r3, r1
 800034a:	60d3      	str	r3, [r2, #12]
	// set gpio pin type as push-pull (in OTYPER)
	LED_GPIO->OTYPER &= ~BV(pin);
 800034c:	4b08      	ldr	r3, [pc, #32]	@ (8000370 <LedInit+0xb0>)
 800034e:	685b      	ldr	r3, [r3, #4]
 8000350:	2101      	movs	r1, #1
 8000352:	687a      	ldr	r2, [r7, #4]
 8000354:	fa01 f202 	lsl.w	r2, r1, r2
 8000358:	43d2      	mvns	r2, r2
 800035a:	4611      	mov	r1, r2
 800035c:	4a04      	ldr	r2, [pc, #16]	@ (8000370 <LedInit+0xb0>)
 800035e:	400b      	ands	r3, r1
 8000360:	6053      	str	r3, [r2, #4]
}
 8000362:	bf00      	nop
 8000364:	370c      	adds	r7, #12
 8000366:	46bd      	mov	sp, r7
 8000368:	bc80      	pop	{r7}
 800036a:	4770      	bx	lr
 800036c:	40023800 	.word	0x40023800
 8000370:	40020c00 	.word	0x40020c00

08000374 <LedOn>:

void LedOn(uint32_t pin) {
 8000374:	b480      	push	{r7}
 8000376:	b083      	sub	sp, #12
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
	// set led pin (in ODR)
	LED_GPIO->ODR |= BV(pin);
 800037c:	4b07      	ldr	r3, [pc, #28]	@ (800039c <LedOn+0x28>)
 800037e:	695b      	ldr	r3, [r3, #20]
 8000380:	2101      	movs	r1, #1
 8000382:	687a      	ldr	r2, [r7, #4]
 8000384:	fa01 f202 	lsl.w	r2, r1, r2
 8000388:	4611      	mov	r1, r2
 800038a:	4a04      	ldr	r2, [pc, #16]	@ (800039c <LedOn+0x28>)
 800038c:	430b      	orrs	r3, r1
 800038e:	6153      	str	r3, [r2, #20]
}
 8000390:	bf00      	nop
 8000392:	370c      	adds	r7, #12
 8000394:	46bd      	mov	sp, r7
 8000396:	bc80      	pop	{r7}
 8000398:	4770      	bx	lr
 800039a:	bf00      	nop
 800039c:	40020c00 	.word	0x40020c00

080003a0 <LedOff>:

void LedOff(uint32_t pin) {
 80003a0:	b480      	push	{r7}
 80003a2:	b083      	sub	sp, #12
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	6078      	str	r0, [r7, #4]
	// clear led pin (in ODR)
	LED_GPIO->ODR &= ~BV(pin);
 80003a8:	4b07      	ldr	r3, [pc, #28]	@ (80003c8 <LedOff+0x28>)
 80003aa:	695b      	ldr	r3, [r3, #20]
 80003ac:	2101      	movs	r1, #1
 80003ae:	687a      	ldr	r2, [r7, #4]
 80003b0:	fa01 f202 	lsl.w	r2, r1, r2
 80003b4:	43d2      	mvns	r2, r2
 80003b6:	4611      	mov	r1, r2
 80003b8:	4a03      	ldr	r2, [pc, #12]	@ (80003c8 <LedOff+0x28>)
 80003ba:	400b      	ands	r3, r1
 80003bc:	6153      	str	r3, [r2, #20]
}
 80003be:	bf00      	nop
 80003c0:	370c      	adds	r7, #12
 80003c2:	46bd      	mov	sp, r7
 80003c4:	bc80      	pop	{r7}
 80003c6:	4770      	bx	lr
 80003c8:	40020c00 	.word	0x40020c00

080003cc <LedBlink>:

void LedBlink(uint32_t pin, uint32_t delay) {
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b082      	sub	sp, #8
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	6078      	str	r0, [r7, #4]
 80003d4:	6039      	str	r1, [r7, #0]
	LedOn(pin);
 80003d6:	6878      	ldr	r0, [r7, #4]
 80003d8:	f7ff ffcc 	bl	8000374 <LedOn>
	DelayMs(delay);
 80003dc:	6838      	ldr	r0, [r7, #0]
 80003de:	f7ff ff47 	bl	8000270 <DelayMs>
	LedOff(pin);
 80003e2:	6878      	ldr	r0, [r7, #4]
 80003e4:	f7ff ffdc 	bl	80003a0 <LedOff>
}
 80003e8:	bf00      	nop
 80003ea:	3708      	adds	r7, #8
 80003ec:	46bd      	mov	sp, r7
 80003ee:	bd80      	pop	{r7, pc}

080003f0 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif
int count ;
int main(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b086      	sub	sp, #24
 80003f4:	af00      	add	r7, sp, #0
	SystemInit();
 80003f6:	f000 f8f7 	bl	80005e8 <SystemInit>
	SwitchInit(SWITCH);
 80003fa:	2000      	movs	r0, #0
 80003fc:	f000 f848 	bl	8000490 <SwitchInit>
	LedInit(LED_BLUE);
 8000400:	200f      	movs	r0, #15
 8000402:	f7ff ff5d 	bl	80002c0 <LedInit>
	UartInit(9600);
 8000406:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 800040a:	f000 f93f 	bl	800068c <UartInit>

	char str[20];

	while(1) {
		sprintf(str,"Count=%d\r",count);
 800040e:	4b0f      	ldr	r3, [pc, #60]	@ (800044c <main+0x5c>)
 8000410:	681a      	ldr	r2, [r3, #0]
 8000412:	1d3b      	adds	r3, r7, #4
 8000414:	490e      	ldr	r1, [pc, #56]	@ (8000450 <main+0x60>)
 8000416:	4618      	mov	r0, r3
 8000418:	f000 fa30 	bl	800087c <siprintf>
		UartPuts(str);
 800041c:	1d3b      	adds	r3, r7, #4
 800041e:	4618      	mov	r0, r3
 8000420:	f000 f9a4 	bl	800076c <UartPuts>
		// wait until switch interrupt generated
		while(exti0_flag == 0)
 8000424:	bf00      	nop
 8000426:	4b0b      	ldr	r3, [pc, #44]	@ (8000454 <main+0x64>)
 8000428:	681b      	ldr	r3, [r3, #0]
 800042a:	2b00      	cmp	r3, #0
 800042c:	d0fb      	beq.n	8000426 <main+0x36>
			;
		// Blink the Led
		LedBlink(LED_BLUE,500);
 800042e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000432:	200f      	movs	r0, #15
 8000434:	f7ff ffca 	bl	80003cc <LedBlink>
		exti0_flag = 0;
 8000438:	4b06      	ldr	r3, [pc, #24]	@ (8000454 <main+0x64>)
 800043a:	2200      	movs	r2, #0
 800043c:	601a      	str	r2, [r3, #0]
		count++;
 800043e:	4b03      	ldr	r3, [pc, #12]	@ (800044c <main+0x5c>)
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	3301      	adds	r3, #1
 8000444:	4a01      	ldr	r2, [pc, #4]	@ (800044c <main+0x5c>)
 8000446:	6013      	str	r3, [r2, #0]
		sprintf(str,"Count=%d\r",count);
 8000448:	e7e1      	b.n	800040e <main+0x1e>
 800044a:	bf00      	nop
 800044c:	20000070 	.word	0x20000070
 8000450:	080011c4 	.word	0x080011c4
 8000454:	20000074 	.word	0x20000074

08000458 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000458:	b480      	push	{r7}
 800045a:	b083      	sub	sp, #12
 800045c:	af00      	add	r7, sp, #0
 800045e:	4603      	mov	r3, r0
 8000460:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000466:	2b00      	cmp	r3, #0
 8000468:	db0b      	blt.n	8000482 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800046a:	79fb      	ldrb	r3, [r7, #7]
 800046c:	f003 021f 	and.w	r2, r3, #31
 8000470:	4906      	ldr	r1, [pc, #24]	@ (800048c <__NVIC_EnableIRQ+0x34>)
 8000472:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000476:	095b      	lsrs	r3, r3, #5
 8000478:	2001      	movs	r0, #1
 800047a:	fa00 f202 	lsl.w	r2, r0, r2
 800047e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000482:	bf00      	nop
 8000484:	370c      	adds	r7, #12
 8000486:	46bd      	mov	sp, r7
 8000488:	bc80      	pop	{r7}
 800048a:	4770      	bx	lr
 800048c:	e000e100 	.word	0xe000e100

08000490 <SwitchInit>:
 *      Author: Nilesh
 */

#include "switch.h"

void SwitchInit(uint32_t pin) {
 8000490:	b580      	push	{r7, lr}
 8000492:	b082      	sub	sp, #8
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
	// enable gpio clock (in AHB1ENR)
	RCC->AHB1ENR |= BV(SWITCH_GPIO_EN);
 8000498:	4b2a      	ldr	r3, [pc, #168]	@ (8000544 <SwitchInit+0xb4>)
 800049a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800049c:	4a29      	ldr	r2, [pc, #164]	@ (8000544 <SwitchInit+0xb4>)
 800049e:	f043 0301 	orr.w	r3, r3, #1
 80004a2:	6313      	str	r3, [r2, #48]	@ 0x30
	// set gpio pin as input (in MODER)
	SWITCH_GPIO->MODER &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 80004a4:	4b28      	ldr	r3, [pc, #160]	@ (8000548 <SwitchInit+0xb8>)
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	687a      	ldr	r2, [r7, #4]
 80004aa:	0052      	lsls	r2, r2, #1
 80004ac:	3201      	adds	r2, #1
 80004ae:	2101      	movs	r1, #1
 80004b0:	4091      	lsls	r1, r2
 80004b2:	687a      	ldr	r2, [r7, #4]
 80004b4:	0052      	lsls	r2, r2, #1
 80004b6:	2001      	movs	r0, #1
 80004b8:	fa00 f202 	lsl.w	r2, r0, r2
 80004bc:	430a      	orrs	r2, r1
 80004be:	43d2      	mvns	r2, r2
 80004c0:	4611      	mov	r1, r2
 80004c2:	4a21      	ldr	r2, [pc, #132]	@ (8000548 <SwitchInit+0xb8>)
 80004c4:	400b      	ands	r3, r1
 80004c6:	6013      	str	r3, [r2, #0]
	// set gpio pin speed to low (in OSPEEDR)
	SWITCH_GPIO->OSPEEDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 80004c8:	4b1f      	ldr	r3, [pc, #124]	@ (8000548 <SwitchInit+0xb8>)
 80004ca:	689b      	ldr	r3, [r3, #8]
 80004cc:	687a      	ldr	r2, [r7, #4]
 80004ce:	0052      	lsls	r2, r2, #1
 80004d0:	3201      	adds	r2, #1
 80004d2:	2101      	movs	r1, #1
 80004d4:	4091      	lsls	r1, r2
 80004d6:	687a      	ldr	r2, [r7, #4]
 80004d8:	0052      	lsls	r2, r2, #1
 80004da:	2001      	movs	r0, #1
 80004dc:	fa00 f202 	lsl.w	r2, r0, r2
 80004e0:	430a      	orrs	r2, r1
 80004e2:	43d2      	mvns	r2, r2
 80004e4:	4611      	mov	r1, r2
 80004e6:	4a18      	ldr	r2, [pc, #96]	@ (8000548 <SwitchInit+0xb8>)
 80004e8:	400b      	ands	r3, r1
 80004ea:	6093      	str	r3, [r2, #8]
	// set gpio pin no pull up, no pull down (in PUPDR)
	SWITCH_GPIO->PUPDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 80004ec:	4b16      	ldr	r3, [pc, #88]	@ (8000548 <SwitchInit+0xb8>)
 80004ee:	68db      	ldr	r3, [r3, #12]
 80004f0:	687a      	ldr	r2, [r7, #4]
 80004f2:	0052      	lsls	r2, r2, #1
 80004f4:	3201      	adds	r2, #1
 80004f6:	2101      	movs	r1, #1
 80004f8:	4091      	lsls	r1, r2
 80004fa:	687a      	ldr	r2, [r7, #4]
 80004fc:	0052      	lsls	r2, r2, #1
 80004fe:	2001      	movs	r0, #1
 8000500:	fa00 f202 	lsl.w	r2, r0, r2
 8000504:	430a      	orrs	r2, r1
 8000506:	43d2      	mvns	r2, r2
 8000508:	4611      	mov	r1, r2
 800050a:	4a0f      	ldr	r2, [pc, #60]	@ (8000548 <SwitchInit+0xb8>)
 800050c:	400b      	ands	r3, r1
 800050e:	60d3      	str	r3, [r2, #12]
	// enable falling edge detection (in FTSR)
	EXTI->FTSR |= BV(SWITCH);
 8000510:	4b0e      	ldr	r3, [pc, #56]	@ (800054c <SwitchInit+0xbc>)
 8000512:	68db      	ldr	r3, [r3, #12]
 8000514:	4a0d      	ldr	r2, [pc, #52]	@ (800054c <SwitchInit+0xbc>)
 8000516:	f043 0301 	orr.w	r3, r3, #1
 800051a:	60d3      	str	r3, [r2, #12]
	// enable (unmask) exti interrupt (in IMR)
	EXTI->IMR |= BV(SWITCH);
 800051c:	4b0b      	ldr	r3, [pc, #44]	@ (800054c <SwitchInit+0xbc>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	4a0a      	ldr	r2, [pc, #40]	@ (800054c <SwitchInit+0xbc>)
 8000522:	f043 0301 	orr.w	r3, r3, #1
 8000526:	6013      	str	r3, [r2, #0]
	// select exti interrupt (in SYSCFG->EXTICRx)
	SYSCFG->EXTICR[0] &= ~(BV(3) | BV(2) | BV(1) | BV(0));
 8000528:	4b09      	ldr	r3, [pc, #36]	@ (8000550 <SwitchInit+0xc0>)
 800052a:	689b      	ldr	r3, [r3, #8]
 800052c:	4a08      	ldr	r2, [pc, #32]	@ (8000550 <SwitchInit+0xc0>)
 800052e:	f023 030f 	bic.w	r3, r3, #15
 8000532:	6093      	str	r3, [r2, #8]
	// enable exti in NVIC (ISER or NVIC_EnableIRQ())
	//NVIC->ISER[0] |= BV(EXTI0_IRQn);
	NVIC_EnableIRQ(EXTI0_IRQn);
 8000534:	2006      	movs	r0, #6
 8000536:	f7ff ff8f 	bl	8000458 <__NVIC_EnableIRQ>
}
 800053a:	bf00      	nop
 800053c:	3708      	adds	r7, #8
 800053e:	46bd      	mov	sp, r7
 8000540:	bd80      	pop	{r7, pc}
 8000542:	bf00      	nop
 8000544:	40023800 	.word	0x40023800
 8000548:	40020000 	.word	0x40020000
 800054c:	40013c00 	.word	0x40013c00
 8000550:	40013800 	.word	0x40013800

08000554 <EXTI0_IRQHandler>:

// Global flag for interrupt
volatile int exti0_flag = 0;

// Switch EXTT0 IRQ Handler
void EXTI0_IRQHandler(void) {
 8000554:	b480      	push	{r7}
 8000556:	af00      	add	r7, sp, #0
    // Acknowledge interrupt (in PR)
	EXTI->PR |= BV(SWITCH);
 8000558:	4b06      	ldr	r3, [pc, #24]	@ (8000574 <EXTI0_IRQHandler+0x20>)
 800055a:	695b      	ldr	r3, [r3, #20]
 800055c:	4a05      	ldr	r2, [pc, #20]	@ (8000574 <EXTI0_IRQHandler+0x20>)
 800055e:	f043 0301 	orr.w	r3, r3, #1
 8000562:	6153      	str	r3, [r2, #20]
	// Handle interrupt
	exti0_flag = 1;
 8000564:	4b04      	ldr	r3, [pc, #16]	@ (8000578 <EXTI0_IRQHandler+0x24>)
 8000566:	2201      	movs	r2, #1
 8000568:	601a      	str	r2, [r3, #0]
}
 800056a:	bf00      	nop
 800056c:	46bd      	mov	sp, r7
 800056e:	bc80      	pop	{r7}
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop
 8000574:	40013c00 	.word	0x40013c00
 8000578:	20000074 	.word	0x20000074

0800057c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b086      	sub	sp, #24
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000584:	4a14      	ldr	r2, [pc, #80]	@ (80005d8 <_sbrk+0x5c>)
 8000586:	4b15      	ldr	r3, [pc, #84]	@ (80005dc <_sbrk+0x60>)
 8000588:	1ad3      	subs	r3, r2, r3
 800058a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800058c:	697b      	ldr	r3, [r7, #20]
 800058e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000590:	4b13      	ldr	r3, [pc, #76]	@ (80005e0 <_sbrk+0x64>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	2b00      	cmp	r3, #0
 8000596:	d102      	bne.n	800059e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000598:	4b11      	ldr	r3, [pc, #68]	@ (80005e0 <_sbrk+0x64>)
 800059a:	4a12      	ldr	r2, [pc, #72]	@ (80005e4 <_sbrk+0x68>)
 800059c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800059e:	4b10      	ldr	r3, [pc, #64]	@ (80005e0 <_sbrk+0x64>)
 80005a0:	681a      	ldr	r2, [r3, #0]
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	4413      	add	r3, r2
 80005a6:	693a      	ldr	r2, [r7, #16]
 80005a8:	429a      	cmp	r2, r3
 80005aa:	d207      	bcs.n	80005bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80005ac:	f000 f986 	bl	80008bc <__errno>
 80005b0:	4603      	mov	r3, r0
 80005b2:	220c      	movs	r2, #12
 80005b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80005b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80005ba:	e009      	b.n	80005d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80005bc:	4b08      	ldr	r3, [pc, #32]	@ (80005e0 <_sbrk+0x64>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80005c2:	4b07      	ldr	r3, [pc, #28]	@ (80005e0 <_sbrk+0x64>)
 80005c4:	681a      	ldr	r2, [r3, #0]
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	4413      	add	r3, r2
 80005ca:	4a05      	ldr	r2, [pc, #20]	@ (80005e0 <_sbrk+0x64>)
 80005cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80005ce:	68fb      	ldr	r3, [r7, #12]
}
 80005d0:	4618      	mov	r0, r3
 80005d2:	3718      	adds	r7, #24
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	20020000 	.word	0x20020000
 80005dc:	00000400 	.word	0x00000400
 80005e0:	20000078 	.word	0x20000078
 80005e4:	200001d0 	.word	0x200001d0

080005e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
  DWT_Init();
 80005ec:	f000 f802 	bl	80005f4 <DWT_Init>
}
 80005f0:	bf00      	nop
 80005f2:	bd80      	pop	{r7, pc}

080005f4 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80005f8:	4b14      	ldr	r3, [pc, #80]	@ (800064c <DWT_Init+0x58>)
 80005fa:	68db      	ldr	r3, [r3, #12]
 80005fc:	4a13      	ldr	r2, [pc, #76]	@ (800064c <DWT_Init+0x58>)
 80005fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000602:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000604:	4b11      	ldr	r3, [pc, #68]	@ (800064c <DWT_Init+0x58>)
 8000606:	68db      	ldr	r3, [r3, #12]
 8000608:	4a10      	ldr	r2, [pc, #64]	@ (800064c <DWT_Init+0x58>)
 800060a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800060e:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000610:	4b0f      	ldr	r3, [pc, #60]	@ (8000650 <DWT_Init+0x5c>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	4a0e      	ldr	r2, [pc, #56]	@ (8000650 <DWT_Init+0x5c>)
 8000616:	f023 0301 	bic.w	r3, r3, #1
 800061a:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 800061c:	4b0c      	ldr	r3, [pc, #48]	@ (8000650 <DWT_Init+0x5c>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4a0b      	ldr	r2, [pc, #44]	@ (8000650 <DWT_Init+0x5c>)
 8000622:	f043 0301 	orr.w	r3, r3, #1
 8000626:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000628:	4b09      	ldr	r3, [pc, #36]	@ (8000650 <DWT_Init+0x5c>)
 800062a:	2200      	movs	r2, #0
 800062c:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 800062e:	bf00      	nop
    __ASM volatile ("NOP");
 8000630:	bf00      	nop
    __ASM volatile ("NOP");
 8000632:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 8000634:	4b06      	ldr	r3, [pc, #24]	@ (8000650 <DWT_Init+0x5c>)
 8000636:	685b      	ldr	r3, [r3, #4]
 8000638:	2b00      	cmp	r3, #0
 800063a:	bf0c      	ite	eq
 800063c:	2301      	moveq	r3, #1
 800063e:	2300      	movne	r3, #0
 8000640:	b2db      	uxtb	r3, r3
}
 8000642:	4618      	mov	r0, r3
 8000644:	46bd      	mov	sp, r7
 8000646:	bc80      	pop	{r7}
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop
 800064c:	e000edf0 	.word	0xe000edf0
 8000650:	e0001000 	.word	0xe0001000

08000654 <__NVIC_EnableIRQ>:
{
 8000654:	b480      	push	{r7}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
 800065a:	4603      	mov	r3, r0
 800065c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800065e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000662:	2b00      	cmp	r3, #0
 8000664:	db0b      	blt.n	800067e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000666:	79fb      	ldrb	r3, [r7, #7]
 8000668:	f003 021f 	and.w	r2, r3, #31
 800066c:	4906      	ldr	r1, [pc, #24]	@ (8000688 <__NVIC_EnableIRQ+0x34>)
 800066e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000672:	095b      	lsrs	r3, r3, #5
 8000674:	2001      	movs	r0, #1
 8000676:	fa00 f202 	lsl.w	r2, r0, r2
 800067a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800067e:	bf00      	nop
 8000680:	370c      	adds	r7, #12
 8000682:	46bd      	mov	sp, r7
 8000684:	bc80      	pop	{r7}
 8000686:	4770      	bx	lr
 8000688:	e000e100 	.word	0xe000e100

0800068c <UartInit>:

#define TX_PIN	2
#define RX_PIN	3
#define USART_ALT_FN	7

void UartInit(uint32_t baud) {
 800068c:	b580      	push	{r7, lr}
 800068e:	b082      	sub	sp, #8
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
	// UART GPIO Init -- PA.2 (Tx) and PA.3 (Rx)
	// enable clock
	RCC->AHB1ENR |= BV(RCC_AHB1ENR_GPIOAEN_Pos);
 8000694:	4b32      	ldr	r3, [pc, #200]	@ (8000760 <UartInit+0xd4>)
 8000696:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000698:	4a31      	ldr	r2, [pc, #196]	@ (8000760 <UartInit+0xd4>)
 800069a:	f043 0301 	orr.w	r3, r3, #1
 800069e:	6313      	str	r3, [r2, #48]	@ 0x30
	//	alt fn = 0111 = 7 (Uart Tx and Rx)
	GPIOA->AFR[0] |= ((USART_ALT_FN << GPIO_AFRL_AFSEL3_Pos) | (USART_ALT_FN << GPIO_AFRL_AFSEL2_Pos));
 80006a0:	4b30      	ldr	r3, [pc, #192]	@ (8000764 <UartInit+0xd8>)
 80006a2:	6a1b      	ldr	r3, [r3, #32]
 80006a4:	4a2f      	ldr	r2, [pc, #188]	@ (8000764 <UartInit+0xd8>)
 80006a6:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 80006aa:	6213      	str	r3, [r2, #32]
	// 	mode=10 (alt fn), speed=00 (low), pupdr=00 (none), typer=0 (push-pull)
	GPIOA->MODER |= (BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2 + 1));
 80006ac:	4b2d      	ldr	r3, [pc, #180]	@ (8000764 <UartInit+0xd8>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a2c      	ldr	r2, [pc, #176]	@ (8000764 <UartInit+0xd8>)
 80006b2:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 80006b6:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(BV(TX_PIN * 2) | BV(RX_PIN * 2));
 80006b8:	4b2a      	ldr	r3, [pc, #168]	@ (8000764 <UartInit+0xd8>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	4a29      	ldr	r2, [pc, #164]	@ (8000764 <UartInit+0xd8>)
 80006be:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 80006c2:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 80006c4:	4b27      	ldr	r3, [pc, #156]	@ (8000764 <UartInit+0xd8>)
 80006c6:	689b      	ldr	r3, [r3, #8]
 80006c8:	4a26      	ldr	r2, [pc, #152]	@ (8000764 <UartInit+0xd8>)
 80006ca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80006ce:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 80006d0:	4b24      	ldr	r3, [pc, #144]	@ (8000764 <UartInit+0xd8>)
 80006d2:	68db      	ldr	r3, [r3, #12]
 80006d4:	4a23      	ldr	r2, [pc, #140]	@ (8000764 <UartInit+0xd8>)
 80006d6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80006da:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER &= ~(BV(TX_PIN) | BV(RX_PIN));
 80006dc:	4b21      	ldr	r3, [pc, #132]	@ (8000764 <UartInit+0xd8>)
 80006de:	685b      	ldr	r3, [r3, #4]
 80006e0:	4a20      	ldr	r2, [pc, #128]	@ (8000764 <UartInit+0xd8>)
 80006e2:	f023 030c 	bic.w	r3, r3, #12
 80006e6:	6053      	str	r3, [r2, #4]

	// UART Config
	// enable uart clock
	RCC->APB1ENR |= BV(RCC_APB1ENR_USART2EN_Pos);
 80006e8:	4b1d      	ldr	r3, [pc, #116]	@ (8000760 <UartInit+0xd4>)
 80006ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006ec:	4a1c      	ldr	r2, [pc, #112]	@ (8000760 <UartInit+0xd4>)
 80006ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006f2:	6413      	str	r3, [r2, #64]	@ 0x40
	// tx en (TE=1), rx en (RE=1), wordlen=8 (M=0), OVER8=0, disable parity (PCE=0)
	USART2->CR1 = BV(USART_CR1_TE_Pos) | BV(USART_CR1_RE_Pos);
 80006f4:	4b1c      	ldr	r3, [pc, #112]	@ (8000768 <UartInit+0xdc>)
 80006f6:	220c      	movs	r2, #12
 80006f8:	60da      	str	r2, [r3, #12]
	// 1 stop bit (STOP=00), disable clock (CLKEN=0)
	USART2->CR2 = 0x00000000;
 80006fa:	4b1b      	ldr	r3, [pc, #108]	@ (8000768 <UartInit+0xdc>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	611a      	str	r2, [r3, #16]
	// no hw control, no irda, no dma, no interupts
	USART2->CR3 = 0x00000000;
 8000700:	4b19      	ldr	r3, [pc, #100]	@ (8000768 <UartInit+0xdc>)
 8000702:	2200      	movs	r2, #0
 8000704:	615a      	str	r2, [r3, #20]
	// set BRR for given baud rate
	switch(baud) {
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 800070c:	d016      	beq.n	800073c <UartInit+0xb0>
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 8000714:	d816      	bhi.n	8000744 <UartInit+0xb8>
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	f5b3 5f16 	cmp.w	r3, #9600	@ 0x2580
 800071c:	d004      	beq.n	8000728 <UartInit+0x9c>
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	f5b3 4f16 	cmp.w	r3, #38400	@ 0x9600
 8000724:	d005      	beq.n	8000732 <UartInit+0xa6>
 8000726:	e00d      	b.n	8000744 <UartInit+0xb8>
		case BAUD_9600:
			USART2->BRR = BAUD_BRR_9600;
 8000728:	4b0f      	ldr	r3, [pc, #60]	@ (8000768 <UartInit+0xdc>)
 800072a:	f240 6283 	movw	r2, #1667	@ 0x683
 800072e:	609a      	str	r2, [r3, #8]
			break;
 8000730:	e008      	b.n	8000744 <UartInit+0xb8>
		case BAUD_38400:
			USART2->BRR = BAUD_BRR_38400;
 8000732:	4b0d      	ldr	r3, [pc, #52]	@ (8000768 <UartInit+0xdc>)
 8000734:	f240 12a1 	movw	r2, #417	@ 0x1a1
 8000738:	609a      	str	r2, [r3, #8]
			break;
 800073a:	e003      	b.n	8000744 <UartInit+0xb8>
		case BAUD_115200:
			USART2->BRR = BAUD_BRR_115200;
 800073c:	4b0a      	ldr	r3, [pc, #40]	@ (8000768 <UartInit+0xdc>)
 800073e:	228b      	movs	r2, #139	@ 0x8b
 8000740:	609a      	str	r2, [r3, #8]
			break;
 8000742:	bf00      	nop
	}
	// enable uart interrupt in nvic
	NVIC_EnableIRQ(USART2_IRQn);
 8000744:	2026      	movs	r0, #38	@ 0x26
 8000746:	f7ff ff85 	bl	8000654 <__NVIC_EnableIRQ>
	// uart enable (UE=1)
	USART2->CR1 |= BV(USART_CR1_UE_Pos);
 800074a:	4b07      	ldr	r3, [pc, #28]	@ (8000768 <UartInit+0xdc>)
 800074c:	68db      	ldr	r3, [r3, #12]
 800074e:	4a06      	ldr	r2, [pc, #24]	@ (8000768 <UartInit+0xdc>)
 8000750:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000754:	60d3      	str	r3, [r2, #12]
}
 8000756:	bf00      	nop
 8000758:	3708      	adds	r7, #8
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	40023800 	.word	0x40023800
 8000764:	40020000 	.word	0x40020000
 8000768:	40004400 	.word	0x40004400

0800076c <UartPuts>:

char *tx_string;
int tx_index=0;
int tx_complete = 0;

void UartPuts(char str[]) {
 800076c:	b480      	push	{r7}
 800076e:	b083      	sub	sp, #12
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
	tx_string = str;
 8000774:	4a0e      	ldr	r2, [pc, #56]	@ (80007b0 <UartPuts+0x44>)
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	6013      	str	r3, [r2, #0]
	// send first char
	tx_index=0;
 800077a:	4b0e      	ldr	r3, [pc, #56]	@ (80007b4 <UartPuts+0x48>)
 800077c:	2200      	movs	r2, #0
 800077e:	601a      	str	r2, [r3, #0]
	USART2->DR = tx_string[tx_index];
 8000780:	4b0b      	ldr	r3, [pc, #44]	@ (80007b0 <UartPuts+0x44>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	4a0b      	ldr	r2, [pc, #44]	@ (80007b4 <UartPuts+0x48>)
 8000786:	6812      	ldr	r2, [r2, #0]
 8000788:	4413      	add	r3, r2
 800078a:	781a      	ldrb	r2, [r3, #0]
 800078c:	4b0a      	ldr	r3, [pc, #40]	@ (80007b8 <UartPuts+0x4c>)
 800078e:	605a      	str	r2, [r3, #4]
	tx_index++;
 8000790:	4b08      	ldr	r3, [pc, #32]	@ (80007b4 <UartPuts+0x48>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	3301      	adds	r3, #1
 8000796:	4a07      	ldr	r2, [pc, #28]	@ (80007b4 <UartPuts+0x48>)
 8000798:	6013      	str	r3, [r2, #0]
	// enable uart txeie interrupt
	USART2->CR1 |= BV(USART_CR1_TXEIE_Pos);
 800079a:	4b07      	ldr	r3, [pc, #28]	@ (80007b8 <UartPuts+0x4c>)
 800079c:	68db      	ldr	r3, [r3, #12]
 800079e:	4a06      	ldr	r2, [pc, #24]	@ (80007b8 <UartPuts+0x4c>)
 80007a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007a4:	60d3      	str	r3, [r2, #12]
}
 80007a6:	bf00      	nop
 80007a8:	370c      	adds	r7, #12
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bc80      	pop	{r7}
 80007ae:	4770      	bx	lr
 80007b0:	2000007c 	.word	0x2000007c
 80007b4:	20000080 	.word	0x20000080
 80007b8:	40004400 	.word	0x40004400

080007bc <USART2_IRQHandler>:

void USART2_IRQHandler(void) {
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
	// check if last char tx
	if((USART2->SR & BV(USART_SR_TXE_Pos)) != 0){
 80007c0:	4b15      	ldr	r3, [pc, #84]	@ (8000818 <USART2_IRQHandler+0x5c>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d021      	beq.n	8000810 <USART2_IRQHandler+0x54>
		// send next char if available
		if(tx_string[tx_index] != '\0'){
 80007cc:	4b13      	ldr	r3, [pc, #76]	@ (800081c <USART2_IRQHandler+0x60>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	4a13      	ldr	r2, [pc, #76]	@ (8000820 <USART2_IRQHandler+0x64>)
 80007d2:	6812      	ldr	r2, [r2, #0]
 80007d4:	4413      	add	r3, r2
 80007d6:	781b      	ldrb	r3, [r3, #0]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d00d      	beq.n	80007f8 <USART2_IRQHandler+0x3c>
			USART2->DR = tx_string[tx_index];
 80007dc:	4b0f      	ldr	r3, [pc, #60]	@ (800081c <USART2_IRQHandler+0x60>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a0f      	ldr	r2, [pc, #60]	@ (8000820 <USART2_IRQHandler+0x64>)
 80007e2:	6812      	ldr	r2, [r2, #0]
 80007e4:	4413      	add	r3, r2
 80007e6:	781a      	ldrb	r2, [r3, #0]
 80007e8:	4b0b      	ldr	r3, [pc, #44]	@ (8000818 <USART2_IRQHandler+0x5c>)
 80007ea:	605a      	str	r2, [r3, #4]
			tx_index++;
 80007ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000820 <USART2_IRQHandler+0x64>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	3301      	adds	r3, #1
 80007f2:	4a0b      	ldr	r2, [pc, #44]	@ (8000820 <USART2_IRQHandler+0x64>)
 80007f4:	6013      	str	r3, [r2, #0]
			tx_complete =1;
			// disable uart txeie interrupt
			USART2->CR1 &= ~BV(USART_CR1_TXEIE_Pos);
		}
	}
}
 80007f6:	e00b      	b.n	8000810 <USART2_IRQHandler+0x54>
			tx_string = NULL;
 80007f8:	4b08      	ldr	r3, [pc, #32]	@ (800081c <USART2_IRQHandler+0x60>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	601a      	str	r2, [r3, #0]
			tx_complete =1;
 80007fe:	4b09      	ldr	r3, [pc, #36]	@ (8000824 <USART2_IRQHandler+0x68>)
 8000800:	2201      	movs	r2, #1
 8000802:	601a      	str	r2, [r3, #0]
			USART2->CR1 &= ~BV(USART_CR1_TXEIE_Pos);
 8000804:	4b04      	ldr	r3, [pc, #16]	@ (8000818 <USART2_IRQHandler+0x5c>)
 8000806:	68db      	ldr	r3, [r3, #12]
 8000808:	4a03      	ldr	r2, [pc, #12]	@ (8000818 <USART2_IRQHandler+0x5c>)
 800080a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800080e:	60d3      	str	r3, [r2, #12]
}
 8000810:	bf00      	nop
 8000812:	46bd      	mov	sp, r7
 8000814:	bc80      	pop	{r7}
 8000816:	4770      	bx	lr
 8000818:	40004400 	.word	0x40004400
 800081c:	2000007c 	.word	0x2000007c
 8000820:	20000080 	.word	0x20000080
 8000824:	20000084 	.word	0x20000084

08000828 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000828:	480d      	ldr	r0, [pc, #52]	@ (8000860 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800082a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800082c:	f7ff fedc 	bl	80005e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000830:	480c      	ldr	r0, [pc, #48]	@ (8000864 <LoopForever+0x6>)
  ldr r1, =_edata
 8000832:	490d      	ldr	r1, [pc, #52]	@ (8000868 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000834:	4a0d      	ldr	r2, [pc, #52]	@ (800086c <LoopForever+0xe>)
  movs r3, #0
 8000836:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000838:	e002      	b.n	8000840 <LoopCopyDataInit>

0800083a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800083a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800083c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800083e:	3304      	adds	r3, #4

08000840 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000840:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000842:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000844:	d3f9      	bcc.n	800083a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000846:	4a0a      	ldr	r2, [pc, #40]	@ (8000870 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000848:	4c0a      	ldr	r4, [pc, #40]	@ (8000874 <LoopForever+0x16>)
  movs r3, #0
 800084a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800084c:	e001      	b.n	8000852 <LoopFillZerobss>

0800084e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800084e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000850:	3204      	adds	r2, #4

08000852 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000852:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000854:	d3fb      	bcc.n	800084e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000856:	f000 f837 	bl	80008c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800085a:	f7ff fdc9 	bl	80003f0 <main>

0800085e <LoopForever>:

LoopForever:
  b LoopForever
 800085e:	e7fe      	b.n	800085e <LoopForever>
  ldr   r0, =_estack
 8000860:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000864:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000868:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 800086c:	08001214 	.word	0x08001214
  ldr r2, =_sbss
 8000870:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8000874:	200001d0 	.word	0x200001d0

08000878 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000878:	e7fe      	b.n	8000878 <ADC_IRQHandler>
	...

0800087c <siprintf>:
 800087c:	b40e      	push	{r1, r2, r3}
 800087e:	b500      	push	{lr}
 8000880:	b09c      	sub	sp, #112	@ 0x70
 8000882:	ab1d      	add	r3, sp, #116	@ 0x74
 8000884:	9002      	str	r0, [sp, #8]
 8000886:	9006      	str	r0, [sp, #24]
 8000888:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800088c:	4809      	ldr	r0, [pc, #36]	@ (80008b4 <siprintf+0x38>)
 800088e:	9107      	str	r1, [sp, #28]
 8000890:	9104      	str	r1, [sp, #16]
 8000892:	4909      	ldr	r1, [pc, #36]	@ (80008b8 <siprintf+0x3c>)
 8000894:	f853 2b04 	ldr.w	r2, [r3], #4
 8000898:	9105      	str	r1, [sp, #20]
 800089a:	6800      	ldr	r0, [r0, #0]
 800089c:	9301      	str	r3, [sp, #4]
 800089e:	a902      	add	r1, sp, #8
 80008a0:	f000 f98c 	bl	8000bbc <_svfiprintf_r>
 80008a4:	9b02      	ldr	r3, [sp, #8]
 80008a6:	2200      	movs	r2, #0
 80008a8:	701a      	strb	r2, [r3, #0]
 80008aa:	b01c      	add	sp, #112	@ 0x70
 80008ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80008b0:	b003      	add	sp, #12
 80008b2:	4770      	bx	lr
 80008b4:	20000004 	.word	0x20000004
 80008b8:	ffff0208 	.word	0xffff0208

080008bc <__errno>:
 80008bc:	4b01      	ldr	r3, [pc, #4]	@ (80008c4 <__errno+0x8>)
 80008be:	6818      	ldr	r0, [r3, #0]
 80008c0:	4770      	bx	lr
 80008c2:	bf00      	nop
 80008c4:	20000004 	.word	0x20000004

080008c8 <__libc_init_array>:
 80008c8:	b570      	push	{r4, r5, r6, lr}
 80008ca:	4d0d      	ldr	r5, [pc, #52]	@ (8000900 <__libc_init_array+0x38>)
 80008cc:	4c0d      	ldr	r4, [pc, #52]	@ (8000904 <__libc_init_array+0x3c>)
 80008ce:	1b64      	subs	r4, r4, r5
 80008d0:	10a4      	asrs	r4, r4, #2
 80008d2:	2600      	movs	r6, #0
 80008d4:	42a6      	cmp	r6, r4
 80008d6:	d109      	bne.n	80008ec <__libc_init_array+0x24>
 80008d8:	4d0b      	ldr	r5, [pc, #44]	@ (8000908 <__libc_init_array+0x40>)
 80008da:	4c0c      	ldr	r4, [pc, #48]	@ (800090c <__libc_init_array+0x44>)
 80008dc:	f000 fc66 	bl	80011ac <_init>
 80008e0:	1b64      	subs	r4, r4, r5
 80008e2:	10a4      	asrs	r4, r4, #2
 80008e4:	2600      	movs	r6, #0
 80008e6:	42a6      	cmp	r6, r4
 80008e8:	d105      	bne.n	80008f6 <__libc_init_array+0x2e>
 80008ea:	bd70      	pop	{r4, r5, r6, pc}
 80008ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80008f0:	4798      	blx	r3
 80008f2:	3601      	adds	r6, #1
 80008f4:	e7ee      	b.n	80008d4 <__libc_init_array+0xc>
 80008f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80008fa:	4798      	blx	r3
 80008fc:	3601      	adds	r6, #1
 80008fe:	e7f2      	b.n	80008e6 <__libc_init_array+0x1e>
 8000900:	0800120c 	.word	0x0800120c
 8000904:	0800120c 	.word	0x0800120c
 8000908:	0800120c 	.word	0x0800120c
 800090c:	08001210 	.word	0x08001210

08000910 <__retarget_lock_acquire_recursive>:
 8000910:	4770      	bx	lr

08000912 <__retarget_lock_release_recursive>:
 8000912:	4770      	bx	lr

08000914 <_free_r>:
 8000914:	b538      	push	{r3, r4, r5, lr}
 8000916:	4605      	mov	r5, r0
 8000918:	2900      	cmp	r1, #0
 800091a:	d041      	beq.n	80009a0 <_free_r+0x8c>
 800091c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000920:	1f0c      	subs	r4, r1, #4
 8000922:	2b00      	cmp	r3, #0
 8000924:	bfb8      	it	lt
 8000926:	18e4      	addlt	r4, r4, r3
 8000928:	f000 f8e0 	bl	8000aec <__malloc_lock>
 800092c:	4a1d      	ldr	r2, [pc, #116]	@ (80009a4 <_free_r+0x90>)
 800092e:	6813      	ldr	r3, [r2, #0]
 8000930:	b933      	cbnz	r3, 8000940 <_free_r+0x2c>
 8000932:	6063      	str	r3, [r4, #4]
 8000934:	6014      	str	r4, [r2, #0]
 8000936:	4628      	mov	r0, r5
 8000938:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800093c:	f000 b8dc 	b.w	8000af8 <__malloc_unlock>
 8000940:	42a3      	cmp	r3, r4
 8000942:	d908      	bls.n	8000956 <_free_r+0x42>
 8000944:	6820      	ldr	r0, [r4, #0]
 8000946:	1821      	adds	r1, r4, r0
 8000948:	428b      	cmp	r3, r1
 800094a:	bf01      	itttt	eq
 800094c:	6819      	ldreq	r1, [r3, #0]
 800094e:	685b      	ldreq	r3, [r3, #4]
 8000950:	1809      	addeq	r1, r1, r0
 8000952:	6021      	streq	r1, [r4, #0]
 8000954:	e7ed      	b.n	8000932 <_free_r+0x1e>
 8000956:	461a      	mov	r2, r3
 8000958:	685b      	ldr	r3, [r3, #4]
 800095a:	b10b      	cbz	r3, 8000960 <_free_r+0x4c>
 800095c:	42a3      	cmp	r3, r4
 800095e:	d9fa      	bls.n	8000956 <_free_r+0x42>
 8000960:	6811      	ldr	r1, [r2, #0]
 8000962:	1850      	adds	r0, r2, r1
 8000964:	42a0      	cmp	r0, r4
 8000966:	d10b      	bne.n	8000980 <_free_r+0x6c>
 8000968:	6820      	ldr	r0, [r4, #0]
 800096a:	4401      	add	r1, r0
 800096c:	1850      	adds	r0, r2, r1
 800096e:	4283      	cmp	r3, r0
 8000970:	6011      	str	r1, [r2, #0]
 8000972:	d1e0      	bne.n	8000936 <_free_r+0x22>
 8000974:	6818      	ldr	r0, [r3, #0]
 8000976:	685b      	ldr	r3, [r3, #4]
 8000978:	6053      	str	r3, [r2, #4]
 800097a:	4408      	add	r0, r1
 800097c:	6010      	str	r0, [r2, #0]
 800097e:	e7da      	b.n	8000936 <_free_r+0x22>
 8000980:	d902      	bls.n	8000988 <_free_r+0x74>
 8000982:	230c      	movs	r3, #12
 8000984:	602b      	str	r3, [r5, #0]
 8000986:	e7d6      	b.n	8000936 <_free_r+0x22>
 8000988:	6820      	ldr	r0, [r4, #0]
 800098a:	1821      	adds	r1, r4, r0
 800098c:	428b      	cmp	r3, r1
 800098e:	bf04      	itt	eq
 8000990:	6819      	ldreq	r1, [r3, #0]
 8000992:	685b      	ldreq	r3, [r3, #4]
 8000994:	6063      	str	r3, [r4, #4]
 8000996:	bf04      	itt	eq
 8000998:	1809      	addeq	r1, r1, r0
 800099a:	6021      	streq	r1, [r4, #0]
 800099c:	6054      	str	r4, [r2, #4]
 800099e:	e7ca      	b.n	8000936 <_free_r+0x22>
 80009a0:	bd38      	pop	{r3, r4, r5, pc}
 80009a2:	bf00      	nop
 80009a4:	200001cc 	.word	0x200001cc

080009a8 <sbrk_aligned>:
 80009a8:	b570      	push	{r4, r5, r6, lr}
 80009aa:	4e0f      	ldr	r6, [pc, #60]	@ (80009e8 <sbrk_aligned+0x40>)
 80009ac:	460c      	mov	r4, r1
 80009ae:	6831      	ldr	r1, [r6, #0]
 80009b0:	4605      	mov	r5, r0
 80009b2:	b911      	cbnz	r1, 80009ba <sbrk_aligned+0x12>
 80009b4:	f000 fba6 	bl	8001104 <_sbrk_r>
 80009b8:	6030      	str	r0, [r6, #0]
 80009ba:	4621      	mov	r1, r4
 80009bc:	4628      	mov	r0, r5
 80009be:	f000 fba1 	bl	8001104 <_sbrk_r>
 80009c2:	1c43      	adds	r3, r0, #1
 80009c4:	d103      	bne.n	80009ce <sbrk_aligned+0x26>
 80009c6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80009ca:	4620      	mov	r0, r4
 80009cc:	bd70      	pop	{r4, r5, r6, pc}
 80009ce:	1cc4      	adds	r4, r0, #3
 80009d0:	f024 0403 	bic.w	r4, r4, #3
 80009d4:	42a0      	cmp	r0, r4
 80009d6:	d0f8      	beq.n	80009ca <sbrk_aligned+0x22>
 80009d8:	1a21      	subs	r1, r4, r0
 80009da:	4628      	mov	r0, r5
 80009dc:	f000 fb92 	bl	8001104 <_sbrk_r>
 80009e0:	3001      	adds	r0, #1
 80009e2:	d1f2      	bne.n	80009ca <sbrk_aligned+0x22>
 80009e4:	e7ef      	b.n	80009c6 <sbrk_aligned+0x1e>
 80009e6:	bf00      	nop
 80009e8:	200001c8 	.word	0x200001c8

080009ec <_malloc_r>:
 80009ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80009f0:	1ccd      	adds	r5, r1, #3
 80009f2:	f025 0503 	bic.w	r5, r5, #3
 80009f6:	3508      	adds	r5, #8
 80009f8:	2d0c      	cmp	r5, #12
 80009fa:	bf38      	it	cc
 80009fc:	250c      	movcc	r5, #12
 80009fe:	2d00      	cmp	r5, #0
 8000a00:	4606      	mov	r6, r0
 8000a02:	db01      	blt.n	8000a08 <_malloc_r+0x1c>
 8000a04:	42a9      	cmp	r1, r5
 8000a06:	d904      	bls.n	8000a12 <_malloc_r+0x26>
 8000a08:	230c      	movs	r3, #12
 8000a0a:	6033      	str	r3, [r6, #0]
 8000a0c:	2000      	movs	r0, #0
 8000a0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000a12:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000ae8 <_malloc_r+0xfc>
 8000a16:	f000 f869 	bl	8000aec <__malloc_lock>
 8000a1a:	f8d8 3000 	ldr.w	r3, [r8]
 8000a1e:	461c      	mov	r4, r3
 8000a20:	bb44      	cbnz	r4, 8000a74 <_malloc_r+0x88>
 8000a22:	4629      	mov	r1, r5
 8000a24:	4630      	mov	r0, r6
 8000a26:	f7ff ffbf 	bl	80009a8 <sbrk_aligned>
 8000a2a:	1c43      	adds	r3, r0, #1
 8000a2c:	4604      	mov	r4, r0
 8000a2e:	d158      	bne.n	8000ae2 <_malloc_r+0xf6>
 8000a30:	f8d8 4000 	ldr.w	r4, [r8]
 8000a34:	4627      	mov	r7, r4
 8000a36:	2f00      	cmp	r7, #0
 8000a38:	d143      	bne.n	8000ac2 <_malloc_r+0xd6>
 8000a3a:	2c00      	cmp	r4, #0
 8000a3c:	d04b      	beq.n	8000ad6 <_malloc_r+0xea>
 8000a3e:	6823      	ldr	r3, [r4, #0]
 8000a40:	4639      	mov	r1, r7
 8000a42:	4630      	mov	r0, r6
 8000a44:	eb04 0903 	add.w	r9, r4, r3
 8000a48:	f000 fb5c 	bl	8001104 <_sbrk_r>
 8000a4c:	4581      	cmp	r9, r0
 8000a4e:	d142      	bne.n	8000ad6 <_malloc_r+0xea>
 8000a50:	6821      	ldr	r1, [r4, #0]
 8000a52:	1a6d      	subs	r5, r5, r1
 8000a54:	4629      	mov	r1, r5
 8000a56:	4630      	mov	r0, r6
 8000a58:	f7ff ffa6 	bl	80009a8 <sbrk_aligned>
 8000a5c:	3001      	adds	r0, #1
 8000a5e:	d03a      	beq.n	8000ad6 <_malloc_r+0xea>
 8000a60:	6823      	ldr	r3, [r4, #0]
 8000a62:	442b      	add	r3, r5
 8000a64:	6023      	str	r3, [r4, #0]
 8000a66:	f8d8 3000 	ldr.w	r3, [r8]
 8000a6a:	685a      	ldr	r2, [r3, #4]
 8000a6c:	bb62      	cbnz	r2, 8000ac8 <_malloc_r+0xdc>
 8000a6e:	f8c8 7000 	str.w	r7, [r8]
 8000a72:	e00f      	b.n	8000a94 <_malloc_r+0xa8>
 8000a74:	6822      	ldr	r2, [r4, #0]
 8000a76:	1b52      	subs	r2, r2, r5
 8000a78:	d420      	bmi.n	8000abc <_malloc_r+0xd0>
 8000a7a:	2a0b      	cmp	r2, #11
 8000a7c:	d917      	bls.n	8000aae <_malloc_r+0xc2>
 8000a7e:	1961      	adds	r1, r4, r5
 8000a80:	42a3      	cmp	r3, r4
 8000a82:	6025      	str	r5, [r4, #0]
 8000a84:	bf18      	it	ne
 8000a86:	6059      	strne	r1, [r3, #4]
 8000a88:	6863      	ldr	r3, [r4, #4]
 8000a8a:	bf08      	it	eq
 8000a8c:	f8c8 1000 	streq.w	r1, [r8]
 8000a90:	5162      	str	r2, [r4, r5]
 8000a92:	604b      	str	r3, [r1, #4]
 8000a94:	4630      	mov	r0, r6
 8000a96:	f000 f82f 	bl	8000af8 <__malloc_unlock>
 8000a9a:	f104 000b 	add.w	r0, r4, #11
 8000a9e:	1d23      	adds	r3, r4, #4
 8000aa0:	f020 0007 	bic.w	r0, r0, #7
 8000aa4:	1ac2      	subs	r2, r0, r3
 8000aa6:	bf1c      	itt	ne
 8000aa8:	1a1b      	subne	r3, r3, r0
 8000aaa:	50a3      	strne	r3, [r4, r2]
 8000aac:	e7af      	b.n	8000a0e <_malloc_r+0x22>
 8000aae:	6862      	ldr	r2, [r4, #4]
 8000ab0:	42a3      	cmp	r3, r4
 8000ab2:	bf0c      	ite	eq
 8000ab4:	f8c8 2000 	streq.w	r2, [r8]
 8000ab8:	605a      	strne	r2, [r3, #4]
 8000aba:	e7eb      	b.n	8000a94 <_malloc_r+0xa8>
 8000abc:	4623      	mov	r3, r4
 8000abe:	6864      	ldr	r4, [r4, #4]
 8000ac0:	e7ae      	b.n	8000a20 <_malloc_r+0x34>
 8000ac2:	463c      	mov	r4, r7
 8000ac4:	687f      	ldr	r7, [r7, #4]
 8000ac6:	e7b6      	b.n	8000a36 <_malloc_r+0x4a>
 8000ac8:	461a      	mov	r2, r3
 8000aca:	685b      	ldr	r3, [r3, #4]
 8000acc:	42a3      	cmp	r3, r4
 8000ace:	d1fb      	bne.n	8000ac8 <_malloc_r+0xdc>
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	6053      	str	r3, [r2, #4]
 8000ad4:	e7de      	b.n	8000a94 <_malloc_r+0xa8>
 8000ad6:	230c      	movs	r3, #12
 8000ad8:	6033      	str	r3, [r6, #0]
 8000ada:	4630      	mov	r0, r6
 8000adc:	f000 f80c 	bl	8000af8 <__malloc_unlock>
 8000ae0:	e794      	b.n	8000a0c <_malloc_r+0x20>
 8000ae2:	6005      	str	r5, [r0, #0]
 8000ae4:	e7d6      	b.n	8000a94 <_malloc_r+0xa8>
 8000ae6:	bf00      	nop
 8000ae8:	200001cc 	.word	0x200001cc

08000aec <__malloc_lock>:
 8000aec:	4801      	ldr	r0, [pc, #4]	@ (8000af4 <__malloc_lock+0x8>)
 8000aee:	f7ff bf0f 	b.w	8000910 <__retarget_lock_acquire_recursive>
 8000af2:	bf00      	nop
 8000af4:	200001c4 	.word	0x200001c4

08000af8 <__malloc_unlock>:
 8000af8:	4801      	ldr	r0, [pc, #4]	@ (8000b00 <__malloc_unlock+0x8>)
 8000afa:	f7ff bf0a 	b.w	8000912 <__retarget_lock_release_recursive>
 8000afe:	bf00      	nop
 8000b00:	200001c4 	.word	0x200001c4

08000b04 <__ssputs_r>:
 8000b04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b08:	688e      	ldr	r6, [r1, #8]
 8000b0a:	461f      	mov	r7, r3
 8000b0c:	42be      	cmp	r6, r7
 8000b0e:	680b      	ldr	r3, [r1, #0]
 8000b10:	4682      	mov	sl, r0
 8000b12:	460c      	mov	r4, r1
 8000b14:	4690      	mov	r8, r2
 8000b16:	d82d      	bhi.n	8000b74 <__ssputs_r+0x70>
 8000b18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8000b1c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8000b20:	d026      	beq.n	8000b70 <__ssputs_r+0x6c>
 8000b22:	6965      	ldr	r5, [r4, #20]
 8000b24:	6909      	ldr	r1, [r1, #16]
 8000b26:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000b2a:	eba3 0901 	sub.w	r9, r3, r1
 8000b2e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8000b32:	1c7b      	adds	r3, r7, #1
 8000b34:	444b      	add	r3, r9
 8000b36:	106d      	asrs	r5, r5, #1
 8000b38:	429d      	cmp	r5, r3
 8000b3a:	bf38      	it	cc
 8000b3c:	461d      	movcc	r5, r3
 8000b3e:	0553      	lsls	r3, r2, #21
 8000b40:	d527      	bpl.n	8000b92 <__ssputs_r+0x8e>
 8000b42:	4629      	mov	r1, r5
 8000b44:	f7ff ff52 	bl	80009ec <_malloc_r>
 8000b48:	4606      	mov	r6, r0
 8000b4a:	b360      	cbz	r0, 8000ba6 <__ssputs_r+0xa2>
 8000b4c:	6921      	ldr	r1, [r4, #16]
 8000b4e:	464a      	mov	r2, r9
 8000b50:	f000 fae8 	bl	8001124 <memcpy>
 8000b54:	89a3      	ldrh	r3, [r4, #12]
 8000b56:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8000b5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b5e:	81a3      	strh	r3, [r4, #12]
 8000b60:	6126      	str	r6, [r4, #16]
 8000b62:	6165      	str	r5, [r4, #20]
 8000b64:	444e      	add	r6, r9
 8000b66:	eba5 0509 	sub.w	r5, r5, r9
 8000b6a:	6026      	str	r6, [r4, #0]
 8000b6c:	60a5      	str	r5, [r4, #8]
 8000b6e:	463e      	mov	r6, r7
 8000b70:	42be      	cmp	r6, r7
 8000b72:	d900      	bls.n	8000b76 <__ssputs_r+0x72>
 8000b74:	463e      	mov	r6, r7
 8000b76:	6820      	ldr	r0, [r4, #0]
 8000b78:	4632      	mov	r2, r6
 8000b7a:	4641      	mov	r1, r8
 8000b7c:	f000 faa8 	bl	80010d0 <memmove>
 8000b80:	68a3      	ldr	r3, [r4, #8]
 8000b82:	1b9b      	subs	r3, r3, r6
 8000b84:	60a3      	str	r3, [r4, #8]
 8000b86:	6823      	ldr	r3, [r4, #0]
 8000b88:	4433      	add	r3, r6
 8000b8a:	6023      	str	r3, [r4, #0]
 8000b8c:	2000      	movs	r0, #0
 8000b8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b92:	462a      	mov	r2, r5
 8000b94:	f000 fad4 	bl	8001140 <_realloc_r>
 8000b98:	4606      	mov	r6, r0
 8000b9a:	2800      	cmp	r0, #0
 8000b9c:	d1e0      	bne.n	8000b60 <__ssputs_r+0x5c>
 8000b9e:	6921      	ldr	r1, [r4, #16]
 8000ba0:	4650      	mov	r0, sl
 8000ba2:	f7ff feb7 	bl	8000914 <_free_r>
 8000ba6:	230c      	movs	r3, #12
 8000ba8:	f8ca 3000 	str.w	r3, [sl]
 8000bac:	89a3      	ldrh	r3, [r4, #12]
 8000bae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000bb2:	81a3      	strh	r3, [r4, #12]
 8000bb4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bb8:	e7e9      	b.n	8000b8e <__ssputs_r+0x8a>
	...

08000bbc <_svfiprintf_r>:
 8000bbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000bc0:	4698      	mov	r8, r3
 8000bc2:	898b      	ldrh	r3, [r1, #12]
 8000bc4:	061b      	lsls	r3, r3, #24
 8000bc6:	b09d      	sub	sp, #116	@ 0x74
 8000bc8:	4607      	mov	r7, r0
 8000bca:	460d      	mov	r5, r1
 8000bcc:	4614      	mov	r4, r2
 8000bce:	d510      	bpl.n	8000bf2 <_svfiprintf_r+0x36>
 8000bd0:	690b      	ldr	r3, [r1, #16]
 8000bd2:	b973      	cbnz	r3, 8000bf2 <_svfiprintf_r+0x36>
 8000bd4:	2140      	movs	r1, #64	@ 0x40
 8000bd6:	f7ff ff09 	bl	80009ec <_malloc_r>
 8000bda:	6028      	str	r0, [r5, #0]
 8000bdc:	6128      	str	r0, [r5, #16]
 8000bde:	b930      	cbnz	r0, 8000bee <_svfiprintf_r+0x32>
 8000be0:	230c      	movs	r3, #12
 8000be2:	603b      	str	r3, [r7, #0]
 8000be4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000be8:	b01d      	add	sp, #116	@ 0x74
 8000bea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000bee:	2340      	movs	r3, #64	@ 0x40
 8000bf0:	616b      	str	r3, [r5, #20]
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	9309      	str	r3, [sp, #36]	@ 0x24
 8000bf6:	2320      	movs	r3, #32
 8000bf8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8000bfc:	f8cd 800c 	str.w	r8, [sp, #12]
 8000c00:	2330      	movs	r3, #48	@ 0x30
 8000c02:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8000da0 <_svfiprintf_r+0x1e4>
 8000c06:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8000c0a:	f04f 0901 	mov.w	r9, #1
 8000c0e:	4623      	mov	r3, r4
 8000c10:	469a      	mov	sl, r3
 8000c12:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000c16:	b10a      	cbz	r2, 8000c1c <_svfiprintf_r+0x60>
 8000c18:	2a25      	cmp	r2, #37	@ 0x25
 8000c1a:	d1f9      	bne.n	8000c10 <_svfiprintf_r+0x54>
 8000c1c:	ebba 0b04 	subs.w	fp, sl, r4
 8000c20:	d00b      	beq.n	8000c3a <_svfiprintf_r+0x7e>
 8000c22:	465b      	mov	r3, fp
 8000c24:	4622      	mov	r2, r4
 8000c26:	4629      	mov	r1, r5
 8000c28:	4638      	mov	r0, r7
 8000c2a:	f7ff ff6b 	bl	8000b04 <__ssputs_r>
 8000c2e:	3001      	adds	r0, #1
 8000c30:	f000 80a7 	beq.w	8000d82 <_svfiprintf_r+0x1c6>
 8000c34:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8000c36:	445a      	add	r2, fp
 8000c38:	9209      	str	r2, [sp, #36]	@ 0x24
 8000c3a:	f89a 3000 	ldrb.w	r3, [sl]
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	f000 809f 	beq.w	8000d82 <_svfiprintf_r+0x1c6>
 8000c44:	2300      	movs	r3, #0
 8000c46:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000c4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8000c4e:	f10a 0a01 	add.w	sl, sl, #1
 8000c52:	9304      	str	r3, [sp, #16]
 8000c54:	9307      	str	r3, [sp, #28]
 8000c56:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8000c5a:	931a      	str	r3, [sp, #104]	@ 0x68
 8000c5c:	4654      	mov	r4, sl
 8000c5e:	2205      	movs	r2, #5
 8000c60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000c64:	484e      	ldr	r0, [pc, #312]	@ (8000da0 <_svfiprintf_r+0x1e4>)
 8000c66:	f7ff fab3 	bl	80001d0 <memchr>
 8000c6a:	9a04      	ldr	r2, [sp, #16]
 8000c6c:	b9d8      	cbnz	r0, 8000ca6 <_svfiprintf_r+0xea>
 8000c6e:	06d0      	lsls	r0, r2, #27
 8000c70:	bf44      	itt	mi
 8000c72:	2320      	movmi	r3, #32
 8000c74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000c78:	0711      	lsls	r1, r2, #28
 8000c7a:	bf44      	itt	mi
 8000c7c:	232b      	movmi	r3, #43	@ 0x2b
 8000c7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000c82:	f89a 3000 	ldrb.w	r3, [sl]
 8000c86:	2b2a      	cmp	r3, #42	@ 0x2a
 8000c88:	d015      	beq.n	8000cb6 <_svfiprintf_r+0xfa>
 8000c8a:	9a07      	ldr	r2, [sp, #28]
 8000c8c:	4654      	mov	r4, sl
 8000c8e:	2000      	movs	r0, #0
 8000c90:	f04f 0c0a 	mov.w	ip, #10
 8000c94:	4621      	mov	r1, r4
 8000c96:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000c9a:	3b30      	subs	r3, #48	@ 0x30
 8000c9c:	2b09      	cmp	r3, #9
 8000c9e:	d94b      	bls.n	8000d38 <_svfiprintf_r+0x17c>
 8000ca0:	b1b0      	cbz	r0, 8000cd0 <_svfiprintf_r+0x114>
 8000ca2:	9207      	str	r2, [sp, #28]
 8000ca4:	e014      	b.n	8000cd0 <_svfiprintf_r+0x114>
 8000ca6:	eba0 0308 	sub.w	r3, r0, r8
 8000caa:	fa09 f303 	lsl.w	r3, r9, r3
 8000cae:	4313      	orrs	r3, r2
 8000cb0:	9304      	str	r3, [sp, #16]
 8000cb2:	46a2      	mov	sl, r4
 8000cb4:	e7d2      	b.n	8000c5c <_svfiprintf_r+0xa0>
 8000cb6:	9b03      	ldr	r3, [sp, #12]
 8000cb8:	1d19      	adds	r1, r3, #4
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	9103      	str	r1, [sp, #12]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	bfbb      	ittet	lt
 8000cc2:	425b      	neglt	r3, r3
 8000cc4:	f042 0202 	orrlt.w	r2, r2, #2
 8000cc8:	9307      	strge	r3, [sp, #28]
 8000cca:	9307      	strlt	r3, [sp, #28]
 8000ccc:	bfb8      	it	lt
 8000cce:	9204      	strlt	r2, [sp, #16]
 8000cd0:	7823      	ldrb	r3, [r4, #0]
 8000cd2:	2b2e      	cmp	r3, #46	@ 0x2e
 8000cd4:	d10a      	bne.n	8000cec <_svfiprintf_r+0x130>
 8000cd6:	7863      	ldrb	r3, [r4, #1]
 8000cd8:	2b2a      	cmp	r3, #42	@ 0x2a
 8000cda:	d132      	bne.n	8000d42 <_svfiprintf_r+0x186>
 8000cdc:	9b03      	ldr	r3, [sp, #12]
 8000cde:	1d1a      	adds	r2, r3, #4
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	9203      	str	r2, [sp, #12]
 8000ce4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8000ce8:	3402      	adds	r4, #2
 8000cea:	9305      	str	r3, [sp, #20]
 8000cec:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8000da4 <_svfiprintf_r+0x1e8>
 8000cf0:	7821      	ldrb	r1, [r4, #0]
 8000cf2:	2203      	movs	r2, #3
 8000cf4:	4650      	mov	r0, sl
 8000cf6:	f7ff fa6b 	bl	80001d0 <memchr>
 8000cfa:	b138      	cbz	r0, 8000d0c <_svfiprintf_r+0x150>
 8000cfc:	9b04      	ldr	r3, [sp, #16]
 8000cfe:	eba0 000a 	sub.w	r0, r0, sl
 8000d02:	2240      	movs	r2, #64	@ 0x40
 8000d04:	4082      	lsls	r2, r0
 8000d06:	4313      	orrs	r3, r2
 8000d08:	3401      	adds	r4, #1
 8000d0a:	9304      	str	r3, [sp, #16]
 8000d0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000d10:	4825      	ldr	r0, [pc, #148]	@ (8000da8 <_svfiprintf_r+0x1ec>)
 8000d12:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8000d16:	2206      	movs	r2, #6
 8000d18:	f7ff fa5a 	bl	80001d0 <memchr>
 8000d1c:	2800      	cmp	r0, #0
 8000d1e:	d036      	beq.n	8000d8e <_svfiprintf_r+0x1d2>
 8000d20:	4b22      	ldr	r3, [pc, #136]	@ (8000dac <_svfiprintf_r+0x1f0>)
 8000d22:	bb1b      	cbnz	r3, 8000d6c <_svfiprintf_r+0x1b0>
 8000d24:	9b03      	ldr	r3, [sp, #12]
 8000d26:	3307      	adds	r3, #7
 8000d28:	f023 0307 	bic.w	r3, r3, #7
 8000d2c:	3308      	adds	r3, #8
 8000d2e:	9303      	str	r3, [sp, #12]
 8000d30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000d32:	4433      	add	r3, r6
 8000d34:	9309      	str	r3, [sp, #36]	@ 0x24
 8000d36:	e76a      	b.n	8000c0e <_svfiprintf_r+0x52>
 8000d38:	fb0c 3202 	mla	r2, ip, r2, r3
 8000d3c:	460c      	mov	r4, r1
 8000d3e:	2001      	movs	r0, #1
 8000d40:	e7a8      	b.n	8000c94 <_svfiprintf_r+0xd8>
 8000d42:	2300      	movs	r3, #0
 8000d44:	3401      	adds	r4, #1
 8000d46:	9305      	str	r3, [sp, #20]
 8000d48:	4619      	mov	r1, r3
 8000d4a:	f04f 0c0a 	mov.w	ip, #10
 8000d4e:	4620      	mov	r0, r4
 8000d50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000d54:	3a30      	subs	r2, #48	@ 0x30
 8000d56:	2a09      	cmp	r2, #9
 8000d58:	d903      	bls.n	8000d62 <_svfiprintf_r+0x1a6>
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d0c6      	beq.n	8000cec <_svfiprintf_r+0x130>
 8000d5e:	9105      	str	r1, [sp, #20]
 8000d60:	e7c4      	b.n	8000cec <_svfiprintf_r+0x130>
 8000d62:	fb0c 2101 	mla	r1, ip, r1, r2
 8000d66:	4604      	mov	r4, r0
 8000d68:	2301      	movs	r3, #1
 8000d6a:	e7f0      	b.n	8000d4e <_svfiprintf_r+0x192>
 8000d6c:	ab03      	add	r3, sp, #12
 8000d6e:	9300      	str	r3, [sp, #0]
 8000d70:	462a      	mov	r2, r5
 8000d72:	4b0f      	ldr	r3, [pc, #60]	@ (8000db0 <_svfiprintf_r+0x1f4>)
 8000d74:	a904      	add	r1, sp, #16
 8000d76:	4638      	mov	r0, r7
 8000d78:	f3af 8000 	nop.w
 8000d7c:	1c42      	adds	r2, r0, #1
 8000d7e:	4606      	mov	r6, r0
 8000d80:	d1d6      	bne.n	8000d30 <_svfiprintf_r+0x174>
 8000d82:	89ab      	ldrh	r3, [r5, #12]
 8000d84:	065b      	lsls	r3, r3, #25
 8000d86:	f53f af2d 	bmi.w	8000be4 <_svfiprintf_r+0x28>
 8000d8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000d8c:	e72c      	b.n	8000be8 <_svfiprintf_r+0x2c>
 8000d8e:	ab03      	add	r3, sp, #12
 8000d90:	9300      	str	r3, [sp, #0]
 8000d92:	462a      	mov	r2, r5
 8000d94:	4b06      	ldr	r3, [pc, #24]	@ (8000db0 <_svfiprintf_r+0x1f4>)
 8000d96:	a904      	add	r1, sp, #16
 8000d98:	4638      	mov	r0, r7
 8000d9a:	f000 f879 	bl	8000e90 <_printf_i>
 8000d9e:	e7ed      	b.n	8000d7c <_svfiprintf_r+0x1c0>
 8000da0:	080011ce 	.word	0x080011ce
 8000da4:	080011d4 	.word	0x080011d4
 8000da8:	080011d8 	.word	0x080011d8
 8000dac:	00000000 	.word	0x00000000
 8000db0:	08000b05 	.word	0x08000b05

08000db4 <_printf_common>:
 8000db4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000db8:	4616      	mov	r6, r2
 8000dba:	4698      	mov	r8, r3
 8000dbc:	688a      	ldr	r2, [r1, #8]
 8000dbe:	690b      	ldr	r3, [r1, #16]
 8000dc0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8000dc4:	4293      	cmp	r3, r2
 8000dc6:	bfb8      	it	lt
 8000dc8:	4613      	movlt	r3, r2
 8000dca:	6033      	str	r3, [r6, #0]
 8000dcc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8000dd0:	4607      	mov	r7, r0
 8000dd2:	460c      	mov	r4, r1
 8000dd4:	b10a      	cbz	r2, 8000dda <_printf_common+0x26>
 8000dd6:	3301      	adds	r3, #1
 8000dd8:	6033      	str	r3, [r6, #0]
 8000dda:	6823      	ldr	r3, [r4, #0]
 8000ddc:	0699      	lsls	r1, r3, #26
 8000dde:	bf42      	ittt	mi
 8000de0:	6833      	ldrmi	r3, [r6, #0]
 8000de2:	3302      	addmi	r3, #2
 8000de4:	6033      	strmi	r3, [r6, #0]
 8000de6:	6825      	ldr	r5, [r4, #0]
 8000de8:	f015 0506 	ands.w	r5, r5, #6
 8000dec:	d106      	bne.n	8000dfc <_printf_common+0x48>
 8000dee:	f104 0a19 	add.w	sl, r4, #25
 8000df2:	68e3      	ldr	r3, [r4, #12]
 8000df4:	6832      	ldr	r2, [r6, #0]
 8000df6:	1a9b      	subs	r3, r3, r2
 8000df8:	42ab      	cmp	r3, r5
 8000dfa:	dc26      	bgt.n	8000e4a <_printf_common+0x96>
 8000dfc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8000e00:	6822      	ldr	r2, [r4, #0]
 8000e02:	3b00      	subs	r3, #0
 8000e04:	bf18      	it	ne
 8000e06:	2301      	movne	r3, #1
 8000e08:	0692      	lsls	r2, r2, #26
 8000e0a:	d42b      	bmi.n	8000e64 <_printf_common+0xb0>
 8000e0c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8000e10:	4641      	mov	r1, r8
 8000e12:	4638      	mov	r0, r7
 8000e14:	47c8      	blx	r9
 8000e16:	3001      	adds	r0, #1
 8000e18:	d01e      	beq.n	8000e58 <_printf_common+0xa4>
 8000e1a:	6823      	ldr	r3, [r4, #0]
 8000e1c:	6922      	ldr	r2, [r4, #16]
 8000e1e:	f003 0306 	and.w	r3, r3, #6
 8000e22:	2b04      	cmp	r3, #4
 8000e24:	bf02      	ittt	eq
 8000e26:	68e5      	ldreq	r5, [r4, #12]
 8000e28:	6833      	ldreq	r3, [r6, #0]
 8000e2a:	1aed      	subeq	r5, r5, r3
 8000e2c:	68a3      	ldr	r3, [r4, #8]
 8000e2e:	bf0c      	ite	eq
 8000e30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8000e34:	2500      	movne	r5, #0
 8000e36:	4293      	cmp	r3, r2
 8000e38:	bfc4      	itt	gt
 8000e3a:	1a9b      	subgt	r3, r3, r2
 8000e3c:	18ed      	addgt	r5, r5, r3
 8000e3e:	2600      	movs	r6, #0
 8000e40:	341a      	adds	r4, #26
 8000e42:	42b5      	cmp	r5, r6
 8000e44:	d11a      	bne.n	8000e7c <_printf_common+0xc8>
 8000e46:	2000      	movs	r0, #0
 8000e48:	e008      	b.n	8000e5c <_printf_common+0xa8>
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	4652      	mov	r2, sl
 8000e4e:	4641      	mov	r1, r8
 8000e50:	4638      	mov	r0, r7
 8000e52:	47c8      	blx	r9
 8000e54:	3001      	adds	r0, #1
 8000e56:	d103      	bne.n	8000e60 <_printf_common+0xac>
 8000e58:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e60:	3501      	adds	r5, #1
 8000e62:	e7c6      	b.n	8000df2 <_printf_common+0x3e>
 8000e64:	18e1      	adds	r1, r4, r3
 8000e66:	1c5a      	adds	r2, r3, #1
 8000e68:	2030      	movs	r0, #48	@ 0x30
 8000e6a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8000e6e:	4422      	add	r2, r4
 8000e70:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8000e74:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8000e78:	3302      	adds	r3, #2
 8000e7a:	e7c7      	b.n	8000e0c <_printf_common+0x58>
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	4622      	mov	r2, r4
 8000e80:	4641      	mov	r1, r8
 8000e82:	4638      	mov	r0, r7
 8000e84:	47c8      	blx	r9
 8000e86:	3001      	adds	r0, #1
 8000e88:	d0e6      	beq.n	8000e58 <_printf_common+0xa4>
 8000e8a:	3601      	adds	r6, #1
 8000e8c:	e7d9      	b.n	8000e42 <_printf_common+0x8e>
	...

08000e90 <_printf_i>:
 8000e90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8000e94:	7e0f      	ldrb	r7, [r1, #24]
 8000e96:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8000e98:	2f78      	cmp	r7, #120	@ 0x78
 8000e9a:	4691      	mov	r9, r2
 8000e9c:	4680      	mov	r8, r0
 8000e9e:	460c      	mov	r4, r1
 8000ea0:	469a      	mov	sl, r3
 8000ea2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8000ea6:	d807      	bhi.n	8000eb8 <_printf_i+0x28>
 8000ea8:	2f62      	cmp	r7, #98	@ 0x62
 8000eaa:	d80a      	bhi.n	8000ec2 <_printf_i+0x32>
 8000eac:	2f00      	cmp	r7, #0
 8000eae:	f000 80d2 	beq.w	8001056 <_printf_i+0x1c6>
 8000eb2:	2f58      	cmp	r7, #88	@ 0x58
 8000eb4:	f000 80b9 	beq.w	800102a <_printf_i+0x19a>
 8000eb8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8000ebc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8000ec0:	e03a      	b.n	8000f38 <_printf_i+0xa8>
 8000ec2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8000ec6:	2b15      	cmp	r3, #21
 8000ec8:	d8f6      	bhi.n	8000eb8 <_printf_i+0x28>
 8000eca:	a101      	add	r1, pc, #4	@ (adr r1, 8000ed0 <_printf_i+0x40>)
 8000ecc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8000ed0:	08000f29 	.word	0x08000f29
 8000ed4:	08000f3d 	.word	0x08000f3d
 8000ed8:	08000eb9 	.word	0x08000eb9
 8000edc:	08000eb9 	.word	0x08000eb9
 8000ee0:	08000eb9 	.word	0x08000eb9
 8000ee4:	08000eb9 	.word	0x08000eb9
 8000ee8:	08000f3d 	.word	0x08000f3d
 8000eec:	08000eb9 	.word	0x08000eb9
 8000ef0:	08000eb9 	.word	0x08000eb9
 8000ef4:	08000eb9 	.word	0x08000eb9
 8000ef8:	08000eb9 	.word	0x08000eb9
 8000efc:	0800103d 	.word	0x0800103d
 8000f00:	08000f67 	.word	0x08000f67
 8000f04:	08000ff7 	.word	0x08000ff7
 8000f08:	08000eb9 	.word	0x08000eb9
 8000f0c:	08000eb9 	.word	0x08000eb9
 8000f10:	0800105f 	.word	0x0800105f
 8000f14:	08000eb9 	.word	0x08000eb9
 8000f18:	08000f67 	.word	0x08000f67
 8000f1c:	08000eb9 	.word	0x08000eb9
 8000f20:	08000eb9 	.word	0x08000eb9
 8000f24:	08000fff 	.word	0x08000fff
 8000f28:	6833      	ldr	r3, [r6, #0]
 8000f2a:	1d1a      	adds	r2, r3, #4
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	6032      	str	r2, [r6, #0]
 8000f30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8000f34:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8000f38:	2301      	movs	r3, #1
 8000f3a:	e09d      	b.n	8001078 <_printf_i+0x1e8>
 8000f3c:	6833      	ldr	r3, [r6, #0]
 8000f3e:	6820      	ldr	r0, [r4, #0]
 8000f40:	1d19      	adds	r1, r3, #4
 8000f42:	6031      	str	r1, [r6, #0]
 8000f44:	0606      	lsls	r6, r0, #24
 8000f46:	d501      	bpl.n	8000f4c <_printf_i+0xbc>
 8000f48:	681d      	ldr	r5, [r3, #0]
 8000f4a:	e003      	b.n	8000f54 <_printf_i+0xc4>
 8000f4c:	0645      	lsls	r5, r0, #25
 8000f4e:	d5fb      	bpl.n	8000f48 <_printf_i+0xb8>
 8000f50:	f9b3 5000 	ldrsh.w	r5, [r3]
 8000f54:	2d00      	cmp	r5, #0
 8000f56:	da03      	bge.n	8000f60 <_printf_i+0xd0>
 8000f58:	232d      	movs	r3, #45	@ 0x2d
 8000f5a:	426d      	negs	r5, r5
 8000f5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8000f60:	4859      	ldr	r0, [pc, #356]	@ (80010c8 <_printf_i+0x238>)
 8000f62:	230a      	movs	r3, #10
 8000f64:	e011      	b.n	8000f8a <_printf_i+0xfa>
 8000f66:	6821      	ldr	r1, [r4, #0]
 8000f68:	6833      	ldr	r3, [r6, #0]
 8000f6a:	0608      	lsls	r0, r1, #24
 8000f6c:	f853 5b04 	ldr.w	r5, [r3], #4
 8000f70:	d402      	bmi.n	8000f78 <_printf_i+0xe8>
 8000f72:	0649      	lsls	r1, r1, #25
 8000f74:	bf48      	it	mi
 8000f76:	b2ad      	uxthmi	r5, r5
 8000f78:	2f6f      	cmp	r7, #111	@ 0x6f
 8000f7a:	4853      	ldr	r0, [pc, #332]	@ (80010c8 <_printf_i+0x238>)
 8000f7c:	6033      	str	r3, [r6, #0]
 8000f7e:	bf14      	ite	ne
 8000f80:	230a      	movne	r3, #10
 8000f82:	2308      	moveq	r3, #8
 8000f84:	2100      	movs	r1, #0
 8000f86:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8000f8a:	6866      	ldr	r6, [r4, #4]
 8000f8c:	60a6      	str	r6, [r4, #8]
 8000f8e:	2e00      	cmp	r6, #0
 8000f90:	bfa2      	ittt	ge
 8000f92:	6821      	ldrge	r1, [r4, #0]
 8000f94:	f021 0104 	bicge.w	r1, r1, #4
 8000f98:	6021      	strge	r1, [r4, #0]
 8000f9a:	b90d      	cbnz	r5, 8000fa0 <_printf_i+0x110>
 8000f9c:	2e00      	cmp	r6, #0
 8000f9e:	d04b      	beq.n	8001038 <_printf_i+0x1a8>
 8000fa0:	4616      	mov	r6, r2
 8000fa2:	fbb5 f1f3 	udiv	r1, r5, r3
 8000fa6:	fb03 5711 	mls	r7, r3, r1, r5
 8000faa:	5dc7      	ldrb	r7, [r0, r7]
 8000fac:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8000fb0:	462f      	mov	r7, r5
 8000fb2:	42bb      	cmp	r3, r7
 8000fb4:	460d      	mov	r5, r1
 8000fb6:	d9f4      	bls.n	8000fa2 <_printf_i+0x112>
 8000fb8:	2b08      	cmp	r3, #8
 8000fba:	d10b      	bne.n	8000fd4 <_printf_i+0x144>
 8000fbc:	6823      	ldr	r3, [r4, #0]
 8000fbe:	07df      	lsls	r7, r3, #31
 8000fc0:	d508      	bpl.n	8000fd4 <_printf_i+0x144>
 8000fc2:	6923      	ldr	r3, [r4, #16]
 8000fc4:	6861      	ldr	r1, [r4, #4]
 8000fc6:	4299      	cmp	r1, r3
 8000fc8:	bfde      	ittt	le
 8000fca:	2330      	movle	r3, #48	@ 0x30
 8000fcc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8000fd0:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8000fd4:	1b92      	subs	r2, r2, r6
 8000fd6:	6122      	str	r2, [r4, #16]
 8000fd8:	f8cd a000 	str.w	sl, [sp]
 8000fdc:	464b      	mov	r3, r9
 8000fde:	aa03      	add	r2, sp, #12
 8000fe0:	4621      	mov	r1, r4
 8000fe2:	4640      	mov	r0, r8
 8000fe4:	f7ff fee6 	bl	8000db4 <_printf_common>
 8000fe8:	3001      	adds	r0, #1
 8000fea:	d14a      	bne.n	8001082 <_printf_i+0x1f2>
 8000fec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ff0:	b004      	add	sp, #16
 8000ff2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ff6:	6823      	ldr	r3, [r4, #0]
 8000ff8:	f043 0320 	orr.w	r3, r3, #32
 8000ffc:	6023      	str	r3, [r4, #0]
 8000ffe:	4833      	ldr	r0, [pc, #204]	@ (80010cc <_printf_i+0x23c>)
 8001000:	2778      	movs	r7, #120	@ 0x78
 8001002:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8001006:	6823      	ldr	r3, [r4, #0]
 8001008:	6831      	ldr	r1, [r6, #0]
 800100a:	061f      	lsls	r7, r3, #24
 800100c:	f851 5b04 	ldr.w	r5, [r1], #4
 8001010:	d402      	bmi.n	8001018 <_printf_i+0x188>
 8001012:	065f      	lsls	r7, r3, #25
 8001014:	bf48      	it	mi
 8001016:	b2ad      	uxthmi	r5, r5
 8001018:	6031      	str	r1, [r6, #0]
 800101a:	07d9      	lsls	r1, r3, #31
 800101c:	bf44      	itt	mi
 800101e:	f043 0320 	orrmi.w	r3, r3, #32
 8001022:	6023      	strmi	r3, [r4, #0]
 8001024:	b11d      	cbz	r5, 800102e <_printf_i+0x19e>
 8001026:	2310      	movs	r3, #16
 8001028:	e7ac      	b.n	8000f84 <_printf_i+0xf4>
 800102a:	4827      	ldr	r0, [pc, #156]	@ (80010c8 <_printf_i+0x238>)
 800102c:	e7e9      	b.n	8001002 <_printf_i+0x172>
 800102e:	6823      	ldr	r3, [r4, #0]
 8001030:	f023 0320 	bic.w	r3, r3, #32
 8001034:	6023      	str	r3, [r4, #0]
 8001036:	e7f6      	b.n	8001026 <_printf_i+0x196>
 8001038:	4616      	mov	r6, r2
 800103a:	e7bd      	b.n	8000fb8 <_printf_i+0x128>
 800103c:	6833      	ldr	r3, [r6, #0]
 800103e:	6825      	ldr	r5, [r4, #0]
 8001040:	6961      	ldr	r1, [r4, #20]
 8001042:	1d18      	adds	r0, r3, #4
 8001044:	6030      	str	r0, [r6, #0]
 8001046:	062e      	lsls	r6, r5, #24
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	d501      	bpl.n	8001050 <_printf_i+0x1c0>
 800104c:	6019      	str	r1, [r3, #0]
 800104e:	e002      	b.n	8001056 <_printf_i+0x1c6>
 8001050:	0668      	lsls	r0, r5, #25
 8001052:	d5fb      	bpl.n	800104c <_printf_i+0x1bc>
 8001054:	8019      	strh	r1, [r3, #0]
 8001056:	2300      	movs	r3, #0
 8001058:	6123      	str	r3, [r4, #16]
 800105a:	4616      	mov	r6, r2
 800105c:	e7bc      	b.n	8000fd8 <_printf_i+0x148>
 800105e:	6833      	ldr	r3, [r6, #0]
 8001060:	1d1a      	adds	r2, r3, #4
 8001062:	6032      	str	r2, [r6, #0]
 8001064:	681e      	ldr	r6, [r3, #0]
 8001066:	6862      	ldr	r2, [r4, #4]
 8001068:	2100      	movs	r1, #0
 800106a:	4630      	mov	r0, r6
 800106c:	f7ff f8b0 	bl	80001d0 <memchr>
 8001070:	b108      	cbz	r0, 8001076 <_printf_i+0x1e6>
 8001072:	1b80      	subs	r0, r0, r6
 8001074:	6060      	str	r0, [r4, #4]
 8001076:	6863      	ldr	r3, [r4, #4]
 8001078:	6123      	str	r3, [r4, #16]
 800107a:	2300      	movs	r3, #0
 800107c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001080:	e7aa      	b.n	8000fd8 <_printf_i+0x148>
 8001082:	6923      	ldr	r3, [r4, #16]
 8001084:	4632      	mov	r2, r6
 8001086:	4649      	mov	r1, r9
 8001088:	4640      	mov	r0, r8
 800108a:	47d0      	blx	sl
 800108c:	3001      	adds	r0, #1
 800108e:	d0ad      	beq.n	8000fec <_printf_i+0x15c>
 8001090:	6823      	ldr	r3, [r4, #0]
 8001092:	079b      	lsls	r3, r3, #30
 8001094:	d413      	bmi.n	80010be <_printf_i+0x22e>
 8001096:	68e0      	ldr	r0, [r4, #12]
 8001098:	9b03      	ldr	r3, [sp, #12]
 800109a:	4298      	cmp	r0, r3
 800109c:	bfb8      	it	lt
 800109e:	4618      	movlt	r0, r3
 80010a0:	e7a6      	b.n	8000ff0 <_printf_i+0x160>
 80010a2:	2301      	movs	r3, #1
 80010a4:	4632      	mov	r2, r6
 80010a6:	4649      	mov	r1, r9
 80010a8:	4640      	mov	r0, r8
 80010aa:	47d0      	blx	sl
 80010ac:	3001      	adds	r0, #1
 80010ae:	d09d      	beq.n	8000fec <_printf_i+0x15c>
 80010b0:	3501      	adds	r5, #1
 80010b2:	68e3      	ldr	r3, [r4, #12]
 80010b4:	9903      	ldr	r1, [sp, #12]
 80010b6:	1a5b      	subs	r3, r3, r1
 80010b8:	42ab      	cmp	r3, r5
 80010ba:	dcf2      	bgt.n	80010a2 <_printf_i+0x212>
 80010bc:	e7eb      	b.n	8001096 <_printf_i+0x206>
 80010be:	2500      	movs	r5, #0
 80010c0:	f104 0619 	add.w	r6, r4, #25
 80010c4:	e7f5      	b.n	80010b2 <_printf_i+0x222>
 80010c6:	bf00      	nop
 80010c8:	080011df 	.word	0x080011df
 80010cc:	080011f0 	.word	0x080011f0

080010d0 <memmove>:
 80010d0:	4288      	cmp	r0, r1
 80010d2:	b510      	push	{r4, lr}
 80010d4:	eb01 0402 	add.w	r4, r1, r2
 80010d8:	d902      	bls.n	80010e0 <memmove+0x10>
 80010da:	4284      	cmp	r4, r0
 80010dc:	4623      	mov	r3, r4
 80010de:	d807      	bhi.n	80010f0 <memmove+0x20>
 80010e0:	1e43      	subs	r3, r0, #1
 80010e2:	42a1      	cmp	r1, r4
 80010e4:	d008      	beq.n	80010f8 <memmove+0x28>
 80010e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80010ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 80010ee:	e7f8      	b.n	80010e2 <memmove+0x12>
 80010f0:	4402      	add	r2, r0
 80010f2:	4601      	mov	r1, r0
 80010f4:	428a      	cmp	r2, r1
 80010f6:	d100      	bne.n	80010fa <memmove+0x2a>
 80010f8:	bd10      	pop	{r4, pc}
 80010fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80010fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8001102:	e7f7      	b.n	80010f4 <memmove+0x24>

08001104 <_sbrk_r>:
 8001104:	b538      	push	{r3, r4, r5, lr}
 8001106:	4d06      	ldr	r5, [pc, #24]	@ (8001120 <_sbrk_r+0x1c>)
 8001108:	2300      	movs	r3, #0
 800110a:	4604      	mov	r4, r0
 800110c:	4608      	mov	r0, r1
 800110e:	602b      	str	r3, [r5, #0]
 8001110:	f7ff fa34 	bl	800057c <_sbrk>
 8001114:	1c43      	adds	r3, r0, #1
 8001116:	d102      	bne.n	800111e <_sbrk_r+0x1a>
 8001118:	682b      	ldr	r3, [r5, #0]
 800111a:	b103      	cbz	r3, 800111e <_sbrk_r+0x1a>
 800111c:	6023      	str	r3, [r4, #0]
 800111e:	bd38      	pop	{r3, r4, r5, pc}
 8001120:	200001c0 	.word	0x200001c0

08001124 <memcpy>:
 8001124:	440a      	add	r2, r1
 8001126:	4291      	cmp	r1, r2
 8001128:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800112c:	d100      	bne.n	8001130 <memcpy+0xc>
 800112e:	4770      	bx	lr
 8001130:	b510      	push	{r4, lr}
 8001132:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001136:	f803 4f01 	strb.w	r4, [r3, #1]!
 800113a:	4291      	cmp	r1, r2
 800113c:	d1f9      	bne.n	8001132 <memcpy+0xe>
 800113e:	bd10      	pop	{r4, pc}

08001140 <_realloc_r>:
 8001140:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001144:	4680      	mov	r8, r0
 8001146:	4615      	mov	r5, r2
 8001148:	460c      	mov	r4, r1
 800114a:	b921      	cbnz	r1, 8001156 <_realloc_r+0x16>
 800114c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001150:	4611      	mov	r1, r2
 8001152:	f7ff bc4b 	b.w	80009ec <_malloc_r>
 8001156:	b92a      	cbnz	r2, 8001164 <_realloc_r+0x24>
 8001158:	f7ff fbdc 	bl	8000914 <_free_r>
 800115c:	2400      	movs	r4, #0
 800115e:	4620      	mov	r0, r4
 8001160:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001164:	f000 f81a 	bl	800119c <_malloc_usable_size_r>
 8001168:	4285      	cmp	r5, r0
 800116a:	4606      	mov	r6, r0
 800116c:	d802      	bhi.n	8001174 <_realloc_r+0x34>
 800116e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8001172:	d8f4      	bhi.n	800115e <_realloc_r+0x1e>
 8001174:	4629      	mov	r1, r5
 8001176:	4640      	mov	r0, r8
 8001178:	f7ff fc38 	bl	80009ec <_malloc_r>
 800117c:	4607      	mov	r7, r0
 800117e:	2800      	cmp	r0, #0
 8001180:	d0ec      	beq.n	800115c <_realloc_r+0x1c>
 8001182:	42b5      	cmp	r5, r6
 8001184:	462a      	mov	r2, r5
 8001186:	4621      	mov	r1, r4
 8001188:	bf28      	it	cs
 800118a:	4632      	movcs	r2, r6
 800118c:	f7ff ffca 	bl	8001124 <memcpy>
 8001190:	4621      	mov	r1, r4
 8001192:	4640      	mov	r0, r8
 8001194:	f7ff fbbe 	bl	8000914 <_free_r>
 8001198:	463c      	mov	r4, r7
 800119a:	e7e0      	b.n	800115e <_realloc_r+0x1e>

0800119c <_malloc_usable_size_r>:
 800119c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80011a0:	1f18      	subs	r0, r3, #4
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	bfbc      	itt	lt
 80011a6:	580b      	ldrlt	r3, [r1, r0]
 80011a8:	18c0      	addlt	r0, r0, r3
 80011aa:	4770      	bx	lr

080011ac <_init>:
 80011ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011ae:	bf00      	nop
 80011b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80011b2:	bc08      	pop	{r3}
 80011b4:	469e      	mov	lr, r3
 80011b6:	4770      	bx	lr

080011b8 <_fini>:
 80011b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011ba:	bf00      	nop
 80011bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80011be:	bc08      	pop	{r3}
 80011c0:	469e      	mov	lr, r3
 80011c2:	4770      	bx	lr
