`include "pyc_reg.v"
`include "pyc_fifo.v"

`include "pyc_byte_mem.v"

`include "pyc_sync_mem.v"
`include "pyc_sync_mem_dp.v"
`include "pyc_async_fifo.v"
`include "pyc_cdc_sync.v"

// Generated by pyc-compile (pyCircuit)
// Module: WireOps

module WireOps (
  input sys_clk,
  input sys_rst,
  input [7:0] a,
  input [7:0] b,
  input sel,
  output [7:0] y
);

wire [7:0] COMB__y__wire_ops__L14; // pyc.name="COMB__y__wire_ops__L14"
wire [7:0] COMB__y__wire_ops__L15; // pyc.name="COMB__y__wire_ops__L15"
wire [7:0] COMB__y__wire_ops__L16; // pyc.name="COMB__y__wire_ops__L16"
wire [7:0] a__wire_ops__L9; // pyc.name="a__wire_ops__L9"
wire [7:0] b__wire_ops__L10; // pyc.name="b__wire_ops__L10"
wire [7:0] pyc_and_4; // op=pyc.and
wire [7:0] pyc_comb_10; // op=pyc.comb
wire [7:0] pyc_comb_6; // op=pyc.comb
wire pyc_comb_7; // op=pyc.comb
wire [7:0] pyc_comb_8; // op=pyc.comb
wire [7:0] pyc_constant_1; // op=pyc.constant
wire pyc_constant_2; // op=pyc.constant
wire [7:0] pyc_mux_5; // op=pyc.mux
wire [7:0] pyc_reg_9; // op=pyc.reg
wire [7:0] pyc_xor_3; // op=pyc.xor
wire [7:0] r__wire_ops__L18; // pyc.name="r__wire_ops__L18"
wire sel__wire_ops__L11; // pyc.name="sel__wire_ops__L11"
wire [7:0] y_reg; // pyc.name="y_reg"
wire [7:0] y_reg__next; // pyc.name="y_reg__next"

// --- Combinational (netlist)
assign y_reg = pyc_reg_9;
assign r__wire_ops__L18 = y_reg;
assign pyc_comb_10 = r__wire_ops__L18;
assign pyc_constant_1 = 8'd0;
assign pyc_constant_2 = 1'd1;
assign a__wire_ops__L9 = a;
assign b__wire_ops__L10 = b;
assign sel__wire_ops__L11 = sel;
assign pyc_xor_3 = (a__wire_ops__L9 ^ b__wire_ops__L10);
assign COMB__y__wire_ops__L14 = pyc_xor_3;
assign pyc_and_4 = (a__wire_ops__L9 & b__wire_ops__L10);
assign COMB__y__wire_ops__L16 = pyc_and_4;
assign pyc_mux_5 = (sel__wire_ops__L11 ? COMB__y__wire_ops__L16 : COMB__y__wire_ops__L14);
assign COMB__y__wire_ops__L15 = pyc_mux_5;
assign y_reg__next = COMB__y__wire_ops__L15;
assign pyc_comb_6 = pyc_constant_1;
assign pyc_comb_7 = pyc_constant_2;
assign pyc_comb_8 = y_reg__next;

// --- Sequential primitives
pyc_reg #(.WIDTH(8)) pyc_reg_9_inst (
  .clk(sys_clk),
  .rst(sys_rst),
  .en(pyc_comb_7),
  .d(pyc_comb_8),
  .init(pyc_comb_6),
  .q(pyc_reg_9)
);

assign y = pyc_comb_10;

endmodule

