
IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (5 2)  (89 531)  (89 531)  routing T_2_33.span4_horz_r_3 <X> T_2_33.lc_trk_g0_3
 (7 2)  (91 531)  (91 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_3 lc_trk_g0_3
 (8 3)  (92 530)  (92 530)  routing T_2_33.span4_horz_r_3 <X> T_2_33.lc_trk_g0_3
 (16 10)  (76 539)  (76 539)  IOB_1 IO Functioning bit
 (12 11)  (106 538)  (106 538)  routing T_2_33.lc_trk_g0_3 <X> T_2_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (107 538)  (107 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (77 541)  (77 541)  IOB_1 IO Functioning bit
 (16 14)  (76 543)  (76 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (12 4)  (214 532)  (214 532)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (215 532)  (215 532)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (184 532)  (184 532)  IOB_0 IO Functioning bit
 (12 5)  (214 533)  (214 533)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (6 14)  (198 543)  (198 543)  routing T_4_33.span4_vert_15 <X> T_4_33.lc_trk_g1_7
 (7 14)  (199 543)  (199 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_15 lc_trk_g1_7
 (8 14)  (200 543)  (200 543)  routing T_4_33.span4_vert_15 <X> T_4_33.lc_trk_g1_7
 (8 15)  (200 542)  (200 542)  routing T_4_33.span4_vert_15 <X> T_4_33.lc_trk_g1_7


IO_Tile_5_33

 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (12 10)  (268 539)  (268 539)  routing T_5_33.lc_trk_g1_4 <X> T_5_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (269 539)  (269 539)  routing T_5_33.lc_trk_g1_4 <X> T_5_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (238 539)  (238 539)  IOB_1 IO Functioning bit
 (13 11)  (269 538)  (269 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (250 540)  (250 540)  routing T_5_33.span12_vert_4 <X> T_5_33.lc_trk_g1_4
 (4 13)  (250 541)  (250 541)  routing T_5_33.span12_vert_4 <X> T_5_33.lc_trk_g1_4
 (5 13)  (251 541)  (251 541)  routing T_5_33.span12_vert_4 <X> T_5_33.lc_trk_g1_4
 (7 13)  (253 541)  (253 541)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_4 lc_trk_g1_4
 (17 13)  (239 541)  (239 541)  IOB_1 IO Functioning bit
 (16 14)  (238 543)  (238 543)  IOB_1 IO Functioning bit


IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (12 4)  (322 532)  (322 532)  routing T_6_33.lc_trk_g1_7 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (323 532)  (323 532)  routing T_6_33.lc_trk_g1_7 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (292 532)  (292 532)  IOB_0 IO Functioning bit
 (12 5)  (322 533)  (322 533)  routing T_6_33.lc_trk_g1_7 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (11 12)  (321 540)  (321 540)  routing T_6_33.span4_vert_19 <X> T_6_33.span4_horz_l_15
 (12 12)  (322 540)  (322 540)  routing T_6_33.span4_vert_19 <X> T_6_33.span4_horz_l_15
 (5 14)  (305 543)  (305 543)  routing T_6_33.span4_horz_r_15 <X> T_6_33.lc_trk_g1_7
 (7 14)  (307 543)  (307 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (308 543)  (308 543)  routing T_6_33.span4_horz_r_15 <X> T_6_33.lc_trk_g1_7


IO_Tile_7_33

 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (16 9)  (346 537)  (346 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (347 537)  (347 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (1 11)  (367 538)  (367 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (12 12)  (376 540)  (376 540)  routing T_7_33.span4_vert_43 <X> T_7_33.span4_horz_l_15
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (0 2)  (461 531)  (461 531)  Enable bit of Mux _out_links/OutMux7_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_4
 (17 3)  (443 530)  (443 530)  IOB_0 IO Functioning bit
 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0

 (3 9)  (465 537)  (465 537)  IO control bit: BIOUP_IE_0



IO_Tile_11_33

 (14 6)  (582 535)  (582 535)  routing T_11_33.span4_horz_l_14 <X> T_11_33.span4_vert_13


IO_Tile_12_33

 (14 0)  (636 528)  (636 528)  routing T_12_33.span4_horz_l_12 <X> T_12_33.span4_vert_1


IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (14 4)  (852 532)  (852 532)  routing T_16_33.lc_trk_g1_2 <X> T_16_33.wire_gbuf/in
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_2 <X> T_16_33.wire_gbuf/in
 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (17 9)  (821 537)  (821 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (4 10)  (832 539)  (832 539)  routing T_16_33.logic_op_bot_2 <X> T_16_33.lc_trk_g1_2
 (4 11)  (832 538)  (832 538)  routing T_16_33.logic_op_bot_2 <X> T_16_33.lc_trk_g1_2
 (7 11)  (835 538)  (835 538)  Enable bit of Mux _local_links/g1_mux_2 => logic_op_bot_2 lc_trk_g1_2
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (14 4)  (910 532)  (910 532)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (910 533)  (910 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 5)  (911 533)  (911 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (5 15)  (891 542)  (891 542)  routing T_17_33.span4_vert_22 <X> T_17_33.lc_trk_g1_6
 (6 15)  (892 542)  (892 542)  routing T_17_33.span4_vert_22 <X> T_17_33.lc_trk_g1_6
 (7 15)  (893 542)  (893 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_22 lc_trk_g1_6


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (3 6)  (1117 535)  (1117 535)  IO control bit: BIOUP_IE_1

 (17 9)  (1095 537)  (1095 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1095 541)  (1095 541)  IOB_1 IO Functioning bit


IO_Tile_23_33

 (16 0)  (1202 528)  (1202 528)  IOB_0 IO Functioning bit
 (17 3)  (1203 530)  (1203 530)  IOB_0 IO Functioning bit
 (16 4)  (1202 532)  (1202 532)  IOB_0 IO Functioning bit
 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (16 0)  (1256 528)  (1256 528)  IOB_0 IO Functioning bit
 (17 3)  (1257 530)  (1257 530)  IOB_0 IO Functioning bit
 (16 4)  (1256 532)  (1256 532)  IOB_0 IO Functioning bit
 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (16 10)  (1310 539)  (1310 539)  IOB_1 IO Functioning bit
 (17 13)  (1311 541)  (1311 541)  IOB_1 IO Functioning bit
 (16 14)  (1310 543)  (1310 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (17 2)  (1407 531)  (1407 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (0 3)  (1425 530)  (1425 530)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (17 5)  (1407 533)  (1407 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0



IO_Tile_28_33

 (6 0)  (1474 528)  (1474 528)  routing T_28_33.span12_vert_17 <X> T_28_33.lc_trk_g0_1
 (7 0)  (1475 528)  (1475 528)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_17 lc_trk_g0_1
 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (8 1)  (1476 529)  (1476 529)  routing T_28_33.span12_vert_17 <X> T_28_33.lc_trk_g0_1
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


LogicTile_7_32

 (6 10)  (348 522)  (348 522)  routing T_7_32.sp4_v_b_3 <X> T_7_32.sp4_v_t_43
 (5 11)  (347 523)  (347 523)  routing T_7_32.sp4_v_b_3 <X> T_7_32.sp4_v_t_43


LogicTile_16_32

 (14 4)  (830 516)  (830 516)  routing T_16_32.sp4_h_l_5 <X> T_16_32.lc_trk_g1_0
 (32 4)  (848 516)  (848 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 516)  (850 516)  routing T_16_32.lc_trk_g1_0 <X> T_16_32.wire_logic_cluster/lc_2/in_3
 (40 4)  (856 516)  (856 516)  LC_2 Logic Functioning bit
 (41 4)  (857 516)  (857 516)  LC_2 Logic Functioning bit
 (42 4)  (858 516)  (858 516)  LC_2 Logic Functioning bit
 (43 4)  (859 516)  (859 516)  LC_2 Logic Functioning bit
 (14 5)  (830 517)  (830 517)  routing T_16_32.sp4_h_l_5 <X> T_16_32.lc_trk_g1_0
 (15 5)  (831 517)  (831 517)  routing T_16_32.sp4_h_l_5 <X> T_16_32.lc_trk_g1_0
 (16 5)  (832 517)  (832 517)  routing T_16_32.sp4_h_l_5 <X> T_16_32.lc_trk_g1_0
 (17 5)  (833 517)  (833 517)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (40 5)  (856 517)  (856 517)  LC_2 Logic Functioning bit
 (41 5)  (857 517)  (857 517)  LC_2 Logic Functioning bit
 (42 5)  (858 517)  (858 517)  LC_2 Logic Functioning bit
 (43 5)  (859 517)  (859 517)  LC_2 Logic Functioning bit


LogicTile_19_32

 (12 6)  (994 518)  (994 518)  routing T_19_32.sp4_h_r_2 <X> T_19_32.sp4_h_l_40
 (13 7)  (995 519)  (995 519)  routing T_19_32.sp4_h_r_2 <X> T_19_32.sp4_h_l_40


LogicTile_23_32

 (12 2)  (1210 514)  (1210 514)  routing T_23_32.sp4_h_r_11 <X> T_23_32.sp4_h_l_39
 (13 3)  (1211 515)  (1211 515)  routing T_23_32.sp4_h_r_11 <X> T_23_32.sp4_h_l_39


LogicTile_27_32

 (12 14)  (1414 526)  (1414 526)  routing T_27_32.sp4_v_t_40 <X> T_27_32.sp4_h_l_46
 (11 15)  (1413 527)  (1413 527)  routing T_27_32.sp4_v_t_40 <X> T_27_32.sp4_h_l_46
 (13 15)  (1415 527)  (1415 527)  routing T_27_32.sp4_v_t_40 <X> T_27_32.sp4_h_l_46


IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (17 5)  (0 485)  (0 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (16 14)  (1 494)  (1 494)  IOB_1 IO Functioning bit


LogicTile_4_30

 (3 1)  (183 481)  (183 481)  routing T_4_30.sp12_h_l_23 <X> T_4_30.sp12_v_b_0
 (11 2)  (191 482)  (191 482)  routing T_4_30.sp4_v_b_6 <X> T_4_30.sp4_v_t_39
 (13 2)  (193 482)  (193 482)  routing T_4_30.sp4_v_b_6 <X> T_4_30.sp4_v_t_39


LogicTile_6_30

 (6 10)  (294 490)  (294 490)  routing T_6_30.sp4_v_b_3 <X> T_6_30.sp4_v_t_43
 (5 11)  (293 491)  (293 491)  routing T_6_30.sp4_v_b_3 <X> T_6_30.sp4_v_t_43


LogicTile_11_30

 (11 8)  (557 488)  (557 488)  routing T_11_30.sp4_v_t_37 <X> T_11_30.sp4_v_b_8
 (13 8)  (559 488)  (559 488)  routing T_11_30.sp4_v_t_37 <X> T_11_30.sp4_v_b_8


LogicTile_17_30

 (11 14)  (885 494)  (885 494)  routing T_17_30.sp4_v_b_8 <X> T_17_30.sp4_v_t_46
 (12 15)  (886 495)  (886 495)  routing T_17_30.sp4_v_b_8 <X> T_17_30.sp4_v_t_46


LogicTile_6_29

 (19 3)  (307 467)  (307 467)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_12_29

 (4 12)  (604 476)  (604 476)  routing T_12_29.sp4_v_t_36 <X> T_12_29.sp4_v_b_9
 (6 12)  (606 476)  (606 476)  routing T_12_29.sp4_v_t_36 <X> T_12_29.sp4_v_b_9


LogicTile_15_29

 (3 0)  (765 464)  (765 464)  routing T_15_29.sp12_h_r_0 <X> T_15_29.sp12_v_b_0
 (3 1)  (765 465)  (765 465)  routing T_15_29.sp12_h_r_0 <X> T_15_29.sp12_v_b_0


LogicTile_17_29

 (15 0)  (889 464)  (889 464)  routing T_17_29.bot_op_1 <X> T_17_29.lc_trk_g0_1
 (17 0)  (891 464)  (891 464)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (896 464)  (896 464)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (897 464)  (897 464)  routing T_17_29.sp4_v_b_19 <X> T_17_29.lc_trk_g0_3
 (24 0)  (898 464)  (898 464)  routing T_17_29.sp4_v_b_19 <X> T_17_29.lc_trk_g0_3
 (26 0)  (900 464)  (900 464)  routing T_17_29.lc_trk_g0_6 <X> T_17_29.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 464)  (903 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 464)  (906 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (41 0)  (915 464)  (915 464)  LC_0 Logic Functioning bit
 (43 0)  (917 464)  (917 464)  LC_0 Logic Functioning bit
 (45 0)  (919 464)  (919 464)  LC_0 Logic Functioning bit
 (26 1)  (900 465)  (900 465)  routing T_17_29.lc_trk_g0_6 <X> T_17_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 465)  (903 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 465)  (905 465)  routing T_17_29.lc_trk_g0_3 <X> T_17_29.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 465)  (910 465)  LC_0 Logic Functioning bit
 (38 1)  (912 465)  (912 465)  LC_0 Logic Functioning bit
 (40 1)  (914 465)  (914 465)  LC_0 Logic Functioning bit
 (42 1)  (916 465)  (916 465)  LC_0 Logic Functioning bit
 (45 1)  (919 465)  (919 465)  LC_0 Logic Functioning bit
 (52 1)  (926 465)  (926 465)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (1 2)  (875 466)  (875 466)  routing T_17_29.glb_netwk_5 <X> T_17_29.wire_logic_cluster/lc_7/clk
 (2 2)  (876 466)  (876 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (889 466)  (889 466)  routing T_17_29.sp4_h_r_21 <X> T_17_29.lc_trk_g0_5
 (16 2)  (890 466)  (890 466)  routing T_17_29.sp4_h_r_21 <X> T_17_29.lc_trk_g0_5
 (17 2)  (891 466)  (891 466)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (892 466)  (892 466)  routing T_17_29.sp4_h_r_21 <X> T_17_29.lc_trk_g0_5
 (25 2)  (899 466)  (899 466)  routing T_17_29.sp4_v_b_6 <X> T_17_29.lc_trk_g0_6
 (0 3)  (874 467)  (874 467)  routing T_17_29.glb_netwk_5 <X> T_17_29.wire_logic_cluster/lc_7/clk
 (18 3)  (892 467)  (892 467)  routing T_17_29.sp4_h_r_21 <X> T_17_29.lc_trk_g0_5
 (22 3)  (896 467)  (896 467)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (897 467)  (897 467)  routing T_17_29.sp4_v_b_6 <X> T_17_29.lc_trk_g0_6
 (22 4)  (896 468)  (896 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (897 468)  (897 468)  routing T_17_29.sp4_v_b_19 <X> T_17_29.lc_trk_g1_3
 (24 4)  (898 468)  (898 468)  routing T_17_29.sp4_v_b_19 <X> T_17_29.lc_trk_g1_3
 (27 10)  (901 474)  (901 474)  routing T_17_29.lc_trk_g1_3 <X> T_17_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 474)  (903 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 474)  (905 474)  routing T_17_29.lc_trk_g0_6 <X> T_17_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 474)  (906 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (41 10)  (915 474)  (915 474)  LC_5 Logic Functioning bit
 (43 10)  (917 474)  (917 474)  LC_5 Logic Functioning bit
 (45 10)  (919 474)  (919 474)  LC_5 Logic Functioning bit
 (47 10)  (921 474)  (921 474)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (30 11)  (904 475)  (904 475)  routing T_17_29.lc_trk_g1_3 <X> T_17_29.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 475)  (905 475)  routing T_17_29.lc_trk_g0_6 <X> T_17_29.wire_logic_cluster/lc_5/in_3
 (41 11)  (915 475)  (915 475)  LC_5 Logic Functioning bit
 (43 11)  (917 475)  (917 475)  LC_5 Logic Functioning bit
 (45 11)  (919 475)  (919 475)  LC_5 Logic Functioning bit
 (26 12)  (900 476)  (900 476)  routing T_17_29.lc_trk_g0_6 <X> T_17_29.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 476)  (903 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 476)  (904 476)  routing T_17_29.lc_trk_g0_5 <X> T_17_29.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 476)  (906 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (45 12)  (919 476)  (919 476)  LC_6 Logic Functioning bit
 (52 12)  (926 476)  (926 476)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (900 477)  (900 477)  routing T_17_29.lc_trk_g0_6 <X> T_17_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 477)  (903 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 477)  (905 477)  routing T_17_29.lc_trk_g0_3 <X> T_17_29.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 477)  (910 477)  LC_6 Logic Functioning bit
 (38 13)  (912 477)  (912 477)  LC_6 Logic Functioning bit
 (45 13)  (919 477)  (919 477)  LC_6 Logic Functioning bit
 (0 14)  (874 478)  (874 478)  routing T_17_29.glb_netwk_4 <X> T_17_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 478)  (875 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_29

 (13 11)  (1049 475)  (1049 475)  routing T_20_29.sp4_v_b_3 <X> T_20_29.sp4_h_l_45


LogicTile_27_29

 (3 2)  (1405 466)  (1405 466)  routing T_27_29.sp12_v_t_23 <X> T_27_29.sp12_h_l_23


LogicTile_28_29

 (3 15)  (1459 479)  (1459 479)  routing T_28_29.sp12_h_l_22 <X> T_28_29.sp12_v_t_22


IO_Tile_0_28

 (5 0)  (12 448)  (12 448)  routing T_0_28.span4_vert_b_9 <X> T_0_28.lc_trk_g0_1
 (7 0)  (10 448)  (10 448)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (9 448)  (9 448)  routing T_0_28.span4_vert_b_9 <X> T_0_28.lc_trk_g0_1
 (16 0)  (1 448)  (1 448)  IOB_0 IO Functioning bit
 (17 1)  (0 449)  (0 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (17 4)  (0 452)  (0 452)  IOB_0 IO Functioning bit
 (11 5)  (6 453)  (6 453)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0



LogicTile_7_28

 (4 6)  (346 454)  (346 454)  routing T_7_28.sp4_v_b_3 <X> T_7_28.sp4_v_t_38


LogicTile_12_28

 (3 1)  (603 449)  (603 449)  routing T_12_28.sp12_h_l_23 <X> T_12_28.sp12_v_b_0
 (3 5)  (603 453)  (603 453)  routing T_12_28.sp12_h_l_23 <X> T_12_28.sp12_h_r_0


LogicTile_16_28

 (12 8)  (828 456)  (828 456)  routing T_16_28.sp4_v_b_2 <X> T_16_28.sp4_h_r_8
 (11 9)  (827 457)  (827 457)  routing T_16_28.sp4_v_b_2 <X> T_16_28.sp4_h_r_8
 (13 9)  (829 457)  (829 457)  routing T_16_28.sp4_v_b_2 <X> T_16_28.sp4_h_r_8


LogicTile_17_28

 (8 0)  (882 448)  (882 448)  routing T_17_28.sp4_v_b_1 <X> T_17_28.sp4_h_r_1
 (9 0)  (883 448)  (883 448)  routing T_17_28.sp4_v_b_1 <X> T_17_28.sp4_h_r_1
 (22 0)  (896 448)  (896 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (899 448)  (899 448)  routing T_17_28.wire_logic_cluster/lc_2/out <X> T_17_28.lc_trk_g0_2
 (21 1)  (895 449)  (895 449)  routing T_17_28.sp4_r_v_b_32 <X> T_17_28.lc_trk_g0_3
 (22 1)  (896 449)  (896 449)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (1 2)  (875 450)  (875 450)  routing T_17_28.glb_netwk_5 <X> T_17_28.wire_logic_cluster/lc_7/clk
 (2 2)  (876 450)  (876 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (26 2)  (900 450)  (900 450)  routing T_17_28.lc_trk_g2_7 <X> T_17_28.wire_logic_cluster/lc_1/in_0
 (28 2)  (902 450)  (902 450)  routing T_17_28.lc_trk_g2_6 <X> T_17_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 450)  (903 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 450)  (904 450)  routing T_17_28.lc_trk_g2_6 <X> T_17_28.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 450)  (906 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 450)  (908 450)  routing T_17_28.lc_trk_g1_3 <X> T_17_28.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 450)  (911 450)  LC_1 Logic Functioning bit
 (39 2)  (913 450)  (913 450)  LC_1 Logic Functioning bit
 (41 2)  (915 450)  (915 450)  LC_1 Logic Functioning bit
 (43 2)  (917 450)  (917 450)  LC_1 Logic Functioning bit
 (45 2)  (919 450)  (919 450)  LC_1 Logic Functioning bit
 (0 3)  (874 451)  (874 451)  routing T_17_28.glb_netwk_5 <X> T_17_28.wire_logic_cluster/lc_7/clk
 (26 3)  (900 451)  (900 451)  routing T_17_28.lc_trk_g2_7 <X> T_17_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 451)  (902 451)  routing T_17_28.lc_trk_g2_7 <X> T_17_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 451)  (903 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 451)  (904 451)  routing T_17_28.lc_trk_g2_6 <X> T_17_28.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 451)  (905 451)  routing T_17_28.lc_trk_g1_3 <X> T_17_28.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 451)  (911 451)  LC_1 Logic Functioning bit
 (39 3)  (913 451)  (913 451)  LC_1 Logic Functioning bit
 (45 3)  (919 451)  (919 451)  LC_1 Logic Functioning bit
 (22 4)  (896 452)  (896 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (897 452)  (897 452)  routing T_17_28.sp4_v_b_19 <X> T_17_28.lc_trk_g1_3
 (24 4)  (898 452)  (898 452)  routing T_17_28.sp4_v_b_19 <X> T_17_28.lc_trk_g1_3
 (28 4)  (902 452)  (902 452)  routing T_17_28.lc_trk_g2_5 <X> T_17_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 452)  (903 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 452)  (904 452)  routing T_17_28.lc_trk_g2_5 <X> T_17_28.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 452)  (906 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (910 452)  (910 452)  LC_2 Logic Functioning bit
 (38 4)  (912 452)  (912 452)  LC_2 Logic Functioning bit
 (45 4)  (919 452)  (919 452)  LC_2 Logic Functioning bit
 (22 5)  (896 453)  (896 453)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (898 453)  (898 453)  routing T_17_28.bot_op_2 <X> T_17_28.lc_trk_g1_2
 (31 5)  (905 453)  (905 453)  routing T_17_28.lc_trk_g0_3 <X> T_17_28.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 453)  (910 453)  LC_2 Logic Functioning bit
 (38 5)  (912 453)  (912 453)  LC_2 Logic Functioning bit
 (45 5)  (919 453)  (919 453)  LC_2 Logic Functioning bit
 (32 6)  (906 454)  (906 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 454)  (910 454)  LC_3 Logic Functioning bit
 (38 6)  (912 454)  (912 454)  LC_3 Logic Functioning bit
 (45 6)  (919 454)  (919 454)  LC_3 Logic Functioning bit
 (26 7)  (900 455)  (900 455)  routing T_17_28.lc_trk_g0_3 <X> T_17_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 455)  (903 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 455)  (905 455)  routing T_17_28.lc_trk_g0_2 <X> T_17_28.wire_logic_cluster/lc_3/in_3
 (37 7)  (911 455)  (911 455)  LC_3 Logic Functioning bit
 (39 7)  (913 455)  (913 455)  LC_3 Logic Functioning bit
 (45 7)  (919 455)  (919 455)  LC_3 Logic Functioning bit
 (16 10)  (890 458)  (890 458)  routing T_17_28.sp12_v_t_10 <X> T_17_28.lc_trk_g2_5
 (17 10)  (891 458)  (891 458)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (21 10)  (895 458)  (895 458)  routing T_17_28.wire_logic_cluster/lc_7/out <X> T_17_28.lc_trk_g2_7
 (22 10)  (896 458)  (896 458)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (899 458)  (899 458)  routing T_17_28.sp4_v_b_30 <X> T_17_28.lc_trk_g2_6
 (22 11)  (896 459)  (896 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (897 459)  (897 459)  routing T_17_28.sp4_v_b_30 <X> T_17_28.lc_trk_g2_6
 (0 14)  (874 462)  (874 462)  routing T_17_28.glb_netwk_4 <X> T_17_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 462)  (875 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (28 14)  (902 462)  (902 462)  routing T_17_28.lc_trk_g2_6 <X> T_17_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 462)  (903 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 462)  (904 462)  routing T_17_28.lc_trk_g2_6 <X> T_17_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 462)  (906 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 462)  (908 462)  routing T_17_28.lc_trk_g1_3 <X> T_17_28.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 462)  (911 462)  LC_7 Logic Functioning bit
 (39 14)  (913 462)  (913 462)  LC_7 Logic Functioning bit
 (41 14)  (915 462)  (915 462)  LC_7 Logic Functioning bit
 (43 14)  (917 462)  (917 462)  LC_7 Logic Functioning bit
 (45 14)  (919 462)  (919 462)  LC_7 Logic Functioning bit
 (26 15)  (900 463)  (900 463)  routing T_17_28.lc_trk_g1_2 <X> T_17_28.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 463)  (901 463)  routing T_17_28.lc_trk_g1_2 <X> T_17_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 463)  (903 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 463)  (904 463)  routing T_17_28.lc_trk_g2_6 <X> T_17_28.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 463)  (905 463)  routing T_17_28.lc_trk_g1_3 <X> T_17_28.wire_logic_cluster/lc_7/in_3
 (37 15)  (911 463)  (911 463)  LC_7 Logic Functioning bit
 (39 15)  (913 463)  (913 463)  LC_7 Logic Functioning bit
 (45 15)  (919 463)  (919 463)  LC_7 Logic Functioning bit


LogicTile_18_28

 (1 2)  (929 450)  (929 450)  routing T_18_28.glb_netwk_5 <X> T_18_28.wire_logic_cluster/lc_7/clk
 (2 2)  (930 450)  (930 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (942 450)  (942 450)  routing T_18_28.sp4_h_l_1 <X> T_18_28.lc_trk_g0_4
 (28 2)  (956 450)  (956 450)  routing T_18_28.lc_trk_g2_2 <X> T_18_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 450)  (957 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 450)  (960 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 450)  (961 450)  routing T_18_28.lc_trk_g2_0 <X> T_18_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 450)  (964 450)  LC_1 Logic Functioning bit
 (38 2)  (966 450)  (966 450)  LC_1 Logic Functioning bit
 (45 2)  (973 450)  (973 450)  LC_1 Logic Functioning bit
 (0 3)  (928 451)  (928 451)  routing T_18_28.glb_netwk_5 <X> T_18_28.wire_logic_cluster/lc_7/clk
 (15 3)  (943 451)  (943 451)  routing T_18_28.sp4_h_l_1 <X> T_18_28.lc_trk_g0_4
 (16 3)  (944 451)  (944 451)  routing T_18_28.sp4_h_l_1 <X> T_18_28.lc_trk_g0_4
 (17 3)  (945 451)  (945 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (30 3)  (958 451)  (958 451)  routing T_18_28.lc_trk_g2_2 <X> T_18_28.wire_logic_cluster/lc_1/in_1
 (36 3)  (964 451)  (964 451)  LC_1 Logic Functioning bit
 (38 3)  (966 451)  (966 451)  LC_1 Logic Functioning bit
 (45 3)  (973 451)  (973 451)  LC_1 Logic Functioning bit
 (52 3)  (980 451)  (980 451)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (26 4)  (954 452)  (954 452)  routing T_18_28.lc_trk_g0_4 <X> T_18_28.wire_logic_cluster/lc_2/in_0
 (28 4)  (956 452)  (956 452)  routing T_18_28.lc_trk_g2_7 <X> T_18_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 452)  (957 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 452)  (958 452)  routing T_18_28.lc_trk_g2_7 <X> T_18_28.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 452)  (960 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 452)  (961 452)  routing T_18_28.lc_trk_g3_0 <X> T_18_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 452)  (962 452)  routing T_18_28.lc_trk_g3_0 <X> T_18_28.wire_logic_cluster/lc_2/in_3
 (37 4)  (965 452)  (965 452)  LC_2 Logic Functioning bit
 (39 4)  (967 452)  (967 452)  LC_2 Logic Functioning bit
 (41 4)  (969 452)  (969 452)  LC_2 Logic Functioning bit
 (43 4)  (971 452)  (971 452)  LC_2 Logic Functioning bit
 (45 4)  (973 452)  (973 452)  LC_2 Logic Functioning bit
 (29 5)  (957 453)  (957 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 453)  (958 453)  routing T_18_28.lc_trk_g2_7 <X> T_18_28.wire_logic_cluster/lc_2/in_1
 (37 5)  (965 453)  (965 453)  LC_2 Logic Functioning bit
 (39 5)  (967 453)  (967 453)  LC_2 Logic Functioning bit
 (45 5)  (973 453)  (973 453)  LC_2 Logic Functioning bit
 (14 8)  (942 456)  (942 456)  routing T_18_28.sp4_v_t_21 <X> T_18_28.lc_trk_g2_0
 (25 8)  (953 456)  (953 456)  routing T_18_28.wire_logic_cluster/lc_2/out <X> T_18_28.lc_trk_g2_2
 (14 9)  (942 457)  (942 457)  routing T_18_28.sp4_v_t_21 <X> T_18_28.lc_trk_g2_0
 (16 9)  (944 457)  (944 457)  routing T_18_28.sp4_v_t_21 <X> T_18_28.lc_trk_g2_0
 (17 9)  (945 457)  (945 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (950 457)  (950 457)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (22 10)  (950 458)  (950 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (949 459)  (949 459)  routing T_18_28.sp4_r_v_b_39 <X> T_18_28.lc_trk_g2_7
 (14 12)  (942 460)  (942 460)  routing T_18_28.sp4_h_l_21 <X> T_18_28.lc_trk_g3_0
 (15 13)  (943 461)  (943 461)  routing T_18_28.sp4_h_l_21 <X> T_18_28.lc_trk_g3_0
 (16 13)  (944 461)  (944 461)  routing T_18_28.sp4_h_l_21 <X> T_18_28.lc_trk_g3_0
 (17 13)  (945 461)  (945 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (0 14)  (928 462)  (928 462)  routing T_18_28.glb_netwk_4 <X> T_18_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 462)  (929 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_28

 (2 8)  (1038 456)  (1038 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_23_28

 (4 4)  (1202 452)  (1202 452)  routing T_23_28.sp4_h_l_44 <X> T_23_28.sp4_v_b_3
 (6 4)  (1204 452)  (1204 452)  routing T_23_28.sp4_h_l_44 <X> T_23_28.sp4_v_b_3
 (5 5)  (1203 453)  (1203 453)  routing T_23_28.sp4_h_l_44 <X> T_23_28.sp4_v_b_3


LogicTile_4_27

 (3 0)  (183 432)  (183 432)  routing T_4_27.sp12_h_r_0 <X> T_4_27.sp12_v_b_0
 (3 1)  (183 433)  (183 433)  routing T_4_27.sp12_h_r_0 <X> T_4_27.sp12_v_b_0


LogicTile_7_27

 (3 0)  (345 432)  (345 432)  routing T_7_27.sp12_v_t_23 <X> T_7_27.sp12_v_b_0
 (19 3)  (361 435)  (361 435)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_9_27

 (3 0)  (441 432)  (441 432)  routing T_9_27.sp12_h_r_0 <X> T_9_27.sp12_v_b_0
 (3 1)  (441 433)  (441 433)  routing T_9_27.sp12_h_r_0 <X> T_9_27.sp12_v_b_0


LogicTile_15_27

 (12 0)  (774 432)  (774 432)  routing T_15_27.sp4_v_b_2 <X> T_15_27.sp4_h_r_2
 (11 1)  (773 433)  (773 433)  routing T_15_27.sp4_v_b_2 <X> T_15_27.sp4_h_r_2


LogicTile_16_27

 (3 2)  (819 434)  (819 434)  routing T_16_27.sp12_v_t_23 <X> T_16_27.sp12_h_l_23
 (6 4)  (822 436)  (822 436)  routing T_16_27.sp4_h_r_10 <X> T_16_27.sp4_v_b_3
 (16 6)  (832 438)  (832 438)  routing T_16_27.sp12_h_r_13 <X> T_16_27.lc_trk_g1_5
 (17 6)  (833 438)  (833 438)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (22 10)  (838 442)  (838 442)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (839 442)  (839 442)  routing T_16_27.sp12_v_b_23 <X> T_16_27.lc_trk_g2_7
 (21 11)  (837 443)  (837 443)  routing T_16_27.sp12_v_b_23 <X> T_16_27.lc_trk_g2_7
 (26 12)  (842 444)  (842 444)  routing T_16_27.lc_trk_g1_5 <X> T_16_27.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 444)  (843 444)  routing T_16_27.lc_trk_g3_6 <X> T_16_27.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 444)  (844 444)  routing T_16_27.lc_trk_g3_6 <X> T_16_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 444)  (845 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 444)  (846 444)  routing T_16_27.lc_trk_g3_6 <X> T_16_27.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 444)  (847 444)  routing T_16_27.lc_trk_g2_7 <X> T_16_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 444)  (848 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 444)  (849 444)  routing T_16_27.lc_trk_g2_7 <X> T_16_27.wire_logic_cluster/lc_6/in_3
 (27 13)  (843 445)  (843 445)  routing T_16_27.lc_trk_g1_5 <X> T_16_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 445)  (845 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 445)  (846 445)  routing T_16_27.lc_trk_g3_6 <X> T_16_27.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 445)  (847 445)  routing T_16_27.lc_trk_g2_7 <X> T_16_27.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 445)  (852 445)  LC_6 Logic Functioning bit
 (38 13)  (854 445)  (854 445)  LC_6 Logic Functioning bit
 (53 13)  (869 445)  (869 445)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (22 15)  (838 447)  (838 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_17_27

 (22 0)  (896 432)  (896 432)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (898 432)  (898 432)  routing T_17_27.top_op_3 <X> T_17_27.lc_trk_g0_3
 (26 0)  (900 432)  (900 432)  routing T_17_27.lc_trk_g3_5 <X> T_17_27.wire_logic_cluster/lc_0/in_0
 (31 0)  (905 432)  (905 432)  routing T_17_27.lc_trk_g2_7 <X> T_17_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 432)  (906 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 432)  (907 432)  routing T_17_27.lc_trk_g2_7 <X> T_17_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 432)  (910 432)  LC_0 Logic Functioning bit
 (38 0)  (912 432)  (912 432)  LC_0 Logic Functioning bit
 (45 0)  (919 432)  (919 432)  LC_0 Logic Functioning bit
 (53 0)  (927 432)  (927 432)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (21 1)  (895 433)  (895 433)  routing T_17_27.top_op_3 <X> T_17_27.lc_trk_g0_3
 (27 1)  (901 433)  (901 433)  routing T_17_27.lc_trk_g3_5 <X> T_17_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 433)  (902 433)  routing T_17_27.lc_trk_g3_5 <X> T_17_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 433)  (903 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 433)  (905 433)  routing T_17_27.lc_trk_g2_7 <X> T_17_27.wire_logic_cluster/lc_0/in_3
 (37 1)  (911 433)  (911 433)  LC_0 Logic Functioning bit
 (39 1)  (913 433)  (913 433)  LC_0 Logic Functioning bit
 (45 1)  (919 433)  (919 433)  LC_0 Logic Functioning bit
 (1 2)  (875 434)  (875 434)  routing T_17_27.glb_netwk_5 <X> T_17_27.wire_logic_cluster/lc_7/clk
 (2 2)  (876 434)  (876 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (874 435)  (874 435)  routing T_17_27.glb_netwk_5 <X> T_17_27.wire_logic_cluster/lc_7/clk
 (22 4)  (896 436)  (896 436)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (898 436)  (898 436)  routing T_17_27.bot_op_3 <X> T_17_27.lc_trk_g1_3
 (26 4)  (900 436)  (900 436)  routing T_17_27.lc_trk_g2_6 <X> T_17_27.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 436)  (901 436)  routing T_17_27.lc_trk_g1_4 <X> T_17_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 436)  (903 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 436)  (904 436)  routing T_17_27.lc_trk_g1_4 <X> T_17_27.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 436)  (906 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 436)  (907 436)  routing T_17_27.lc_trk_g3_2 <X> T_17_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 436)  (908 436)  routing T_17_27.lc_trk_g3_2 <X> T_17_27.wire_logic_cluster/lc_2/in_3
 (41 4)  (915 436)  (915 436)  LC_2 Logic Functioning bit
 (43 4)  (917 436)  (917 436)  LC_2 Logic Functioning bit
 (45 4)  (919 436)  (919 436)  LC_2 Logic Functioning bit
 (26 5)  (900 437)  (900 437)  routing T_17_27.lc_trk_g2_6 <X> T_17_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 437)  (902 437)  routing T_17_27.lc_trk_g2_6 <X> T_17_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 437)  (903 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 437)  (905 437)  routing T_17_27.lc_trk_g3_2 <X> T_17_27.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 437)  (910 437)  LC_2 Logic Functioning bit
 (38 5)  (912 437)  (912 437)  LC_2 Logic Functioning bit
 (40 5)  (914 437)  (914 437)  LC_2 Logic Functioning bit
 (42 5)  (916 437)  (916 437)  LC_2 Logic Functioning bit
 (45 5)  (919 437)  (919 437)  LC_2 Logic Functioning bit
 (14 6)  (888 438)  (888 438)  routing T_17_27.wire_logic_cluster/lc_4/out <X> T_17_27.lc_trk_g1_4
 (17 7)  (891 439)  (891 439)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 8)  (900 440)  (900 440)  routing T_17_27.lc_trk_g3_5 <X> T_17_27.wire_logic_cluster/lc_4/in_0
 (32 8)  (906 440)  (906 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (910 440)  (910 440)  LC_4 Logic Functioning bit
 (38 8)  (912 440)  (912 440)  LC_4 Logic Functioning bit
 (45 8)  (919 440)  (919 440)  LC_4 Logic Functioning bit
 (22 9)  (896 441)  (896 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (897 441)  (897 441)  routing T_17_27.sp4_h_l_15 <X> T_17_27.lc_trk_g2_2
 (24 9)  (898 441)  (898 441)  routing T_17_27.sp4_h_l_15 <X> T_17_27.lc_trk_g2_2
 (25 9)  (899 441)  (899 441)  routing T_17_27.sp4_h_l_15 <X> T_17_27.lc_trk_g2_2
 (27 9)  (901 441)  (901 441)  routing T_17_27.lc_trk_g3_5 <X> T_17_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 441)  (902 441)  routing T_17_27.lc_trk_g3_5 <X> T_17_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 441)  (903 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 441)  (905 441)  routing T_17_27.lc_trk_g0_3 <X> T_17_27.wire_logic_cluster/lc_4/in_3
 (37 9)  (911 441)  (911 441)  LC_4 Logic Functioning bit
 (39 9)  (913 441)  (913 441)  LC_4 Logic Functioning bit
 (45 9)  (919 441)  (919 441)  LC_4 Logic Functioning bit
 (21 10)  (895 442)  (895 442)  routing T_17_27.wire_logic_cluster/lc_7/out <X> T_17_27.lc_trk_g2_7
 (22 10)  (896 442)  (896 442)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (899 442)  (899 442)  routing T_17_27.sp4_v_b_30 <X> T_17_27.lc_trk_g2_6
 (27 10)  (901 442)  (901 442)  routing T_17_27.lc_trk_g1_3 <X> T_17_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 442)  (903 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 442)  (905 442)  routing T_17_27.lc_trk_g3_5 <X> T_17_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 442)  (906 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 442)  (907 442)  routing T_17_27.lc_trk_g3_5 <X> T_17_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 442)  (908 442)  routing T_17_27.lc_trk_g3_5 <X> T_17_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 442)  (910 442)  LC_5 Logic Functioning bit
 (38 10)  (912 442)  (912 442)  LC_5 Logic Functioning bit
 (45 10)  (919 442)  (919 442)  LC_5 Logic Functioning bit
 (19 11)  (893 443)  (893 443)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (22 11)  (896 443)  (896 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (897 443)  (897 443)  routing T_17_27.sp4_v_b_30 <X> T_17_27.lc_trk_g2_6
 (30 11)  (904 443)  (904 443)  routing T_17_27.lc_trk_g1_3 <X> T_17_27.wire_logic_cluster/lc_5/in_1
 (36 11)  (910 443)  (910 443)  LC_5 Logic Functioning bit
 (38 11)  (912 443)  (912 443)  LC_5 Logic Functioning bit
 (45 11)  (919 443)  (919 443)  LC_5 Logic Functioning bit
 (22 13)  (896 445)  (896 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (897 445)  (897 445)  routing T_17_27.sp4_h_l_15 <X> T_17_27.lc_trk_g3_2
 (24 13)  (898 445)  (898 445)  routing T_17_27.sp4_h_l_15 <X> T_17_27.lc_trk_g3_2
 (25 13)  (899 445)  (899 445)  routing T_17_27.sp4_h_l_15 <X> T_17_27.lc_trk_g3_2
 (0 14)  (874 446)  (874 446)  routing T_17_27.glb_netwk_4 <X> T_17_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 446)  (875 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (891 446)  (891 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (900 446)  (900 446)  routing T_17_27.lc_trk_g3_6 <X> T_17_27.wire_logic_cluster/lc_7/in_0
 (28 14)  (902 446)  (902 446)  routing T_17_27.lc_trk_g2_2 <X> T_17_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 446)  (903 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 446)  (905 446)  routing T_17_27.lc_trk_g2_6 <X> T_17_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 446)  (906 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 446)  (907 446)  routing T_17_27.lc_trk_g2_6 <X> T_17_27.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 446)  (911 446)  LC_7 Logic Functioning bit
 (39 14)  (913 446)  (913 446)  LC_7 Logic Functioning bit
 (41 14)  (915 446)  (915 446)  LC_7 Logic Functioning bit
 (43 14)  (917 446)  (917 446)  LC_7 Logic Functioning bit
 (45 14)  (919 446)  (919 446)  LC_7 Logic Functioning bit
 (18 15)  (892 447)  (892 447)  routing T_17_27.sp4_r_v_b_45 <X> T_17_27.lc_trk_g3_5
 (22 15)  (896 447)  (896 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (900 447)  (900 447)  routing T_17_27.lc_trk_g3_6 <X> T_17_27.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 447)  (901 447)  routing T_17_27.lc_trk_g3_6 <X> T_17_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 447)  (902 447)  routing T_17_27.lc_trk_g3_6 <X> T_17_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 447)  (903 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 447)  (904 447)  routing T_17_27.lc_trk_g2_2 <X> T_17_27.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 447)  (905 447)  routing T_17_27.lc_trk_g2_6 <X> T_17_27.wire_logic_cluster/lc_7/in_3
 (37 15)  (911 447)  (911 447)  LC_7 Logic Functioning bit
 (39 15)  (913 447)  (913 447)  LC_7 Logic Functioning bit
 (45 15)  (919 447)  (919 447)  LC_7 Logic Functioning bit


LogicTile_19_27

 (13 0)  (995 432)  (995 432)  routing T_19_27.sp4_h_l_39 <X> T_19_27.sp4_v_b_2
 (12 1)  (994 433)  (994 433)  routing T_19_27.sp4_h_l_39 <X> T_19_27.sp4_v_b_2
 (12 3)  (994 435)  (994 435)  routing T_19_27.sp4_h_l_39 <X> T_19_27.sp4_v_t_39


LogicTile_20_27

 (14 10)  (1050 442)  (1050 442)  routing T_20_27.sp4_v_b_36 <X> T_20_27.lc_trk_g2_4
 (27 10)  (1063 442)  (1063 442)  routing T_20_27.lc_trk_g3_3 <X> T_20_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 442)  (1064 442)  routing T_20_27.lc_trk_g3_3 <X> T_20_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 442)  (1065 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 442)  (1067 442)  routing T_20_27.lc_trk_g2_4 <X> T_20_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 442)  (1068 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 442)  (1069 442)  routing T_20_27.lc_trk_g2_4 <X> T_20_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 442)  (1072 442)  LC_5 Logic Functioning bit
 (37 10)  (1073 442)  (1073 442)  LC_5 Logic Functioning bit
 (38 10)  (1074 442)  (1074 442)  LC_5 Logic Functioning bit
 (39 10)  (1075 442)  (1075 442)  LC_5 Logic Functioning bit
 (40 10)  (1076 442)  (1076 442)  LC_5 Logic Functioning bit
 (42 10)  (1078 442)  (1078 442)  LC_5 Logic Functioning bit
 (46 10)  (1082 442)  (1082 442)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (1050 443)  (1050 443)  routing T_20_27.sp4_v_b_36 <X> T_20_27.lc_trk_g2_4
 (16 11)  (1052 443)  (1052 443)  routing T_20_27.sp4_v_b_36 <X> T_20_27.lc_trk_g2_4
 (17 11)  (1053 443)  (1053 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (30 11)  (1066 443)  (1066 443)  routing T_20_27.lc_trk_g3_3 <X> T_20_27.wire_logic_cluster/lc_5/in_1
 (36 11)  (1072 443)  (1072 443)  LC_5 Logic Functioning bit
 (37 11)  (1073 443)  (1073 443)  LC_5 Logic Functioning bit
 (38 11)  (1074 443)  (1074 443)  LC_5 Logic Functioning bit
 (39 11)  (1075 443)  (1075 443)  LC_5 Logic Functioning bit
 (40 11)  (1076 443)  (1076 443)  LC_5 Logic Functioning bit
 (42 11)  (1078 443)  (1078 443)  LC_5 Logic Functioning bit
 (22 12)  (1058 444)  (1058 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (1057 445)  (1057 445)  routing T_20_27.sp4_r_v_b_43 <X> T_20_27.lc_trk_g3_3
 (10 14)  (1046 446)  (1046 446)  routing T_20_27.sp4_v_b_5 <X> T_20_27.sp4_h_l_47


LogicTile_21_27

 (26 0)  (1116 432)  (1116 432)  routing T_21_27.lc_trk_g3_7 <X> T_21_27.wire_logic_cluster/lc_0/in_0
 (27 0)  (1117 432)  (1117 432)  routing T_21_27.lc_trk_g3_0 <X> T_21_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 432)  (1118 432)  routing T_21_27.lc_trk_g3_0 <X> T_21_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 432)  (1119 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 432)  (1122 432)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (1127 432)  (1127 432)  LC_0 Logic Functioning bit
 (39 0)  (1129 432)  (1129 432)  LC_0 Logic Functioning bit
 (44 0)  (1134 432)  (1134 432)  LC_0 Logic Functioning bit
 (45 0)  (1135 432)  (1135 432)  LC_0 Logic Functioning bit
 (26 1)  (1116 433)  (1116 433)  routing T_21_27.lc_trk_g3_7 <X> T_21_27.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 433)  (1117 433)  routing T_21_27.lc_trk_g3_7 <X> T_21_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 433)  (1118 433)  routing T_21_27.lc_trk_g3_7 <X> T_21_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 433)  (1119 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (41 1)  (1131 433)  (1131 433)  LC_0 Logic Functioning bit
 (43 1)  (1133 433)  (1133 433)  LC_0 Logic Functioning bit
 (45 1)  (1135 433)  (1135 433)  LC_0 Logic Functioning bit
 (48 1)  (1138 433)  (1138 433)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (50 1)  (1140 433)  (1140 433)  Carry_In_Mux bit 

 (1 2)  (1091 434)  (1091 434)  routing T_21_27.glb_netwk_5 <X> T_21_27.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 434)  (1092 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (3 2)  (1093 434)  (1093 434)  routing T_21_27.sp12_v_t_23 <X> T_21_27.sp12_h_l_23
 (15 2)  (1105 434)  (1105 434)  routing T_21_27.lft_op_5 <X> T_21_27.lc_trk_g0_5
 (17 2)  (1107 434)  (1107 434)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1108 434)  (1108 434)  routing T_21_27.lft_op_5 <X> T_21_27.lc_trk_g0_5
 (26 2)  (1116 434)  (1116 434)  routing T_21_27.lc_trk_g0_5 <X> T_21_27.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 434)  (1117 434)  routing T_21_27.lc_trk_g3_1 <X> T_21_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 434)  (1118 434)  routing T_21_27.lc_trk_g3_1 <X> T_21_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 434)  (1119 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 434)  (1122 434)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (1127 434)  (1127 434)  LC_1 Logic Functioning bit
 (39 2)  (1129 434)  (1129 434)  LC_1 Logic Functioning bit
 (44 2)  (1134 434)  (1134 434)  LC_1 Logic Functioning bit
 (45 2)  (1135 434)  (1135 434)  LC_1 Logic Functioning bit
 (0 3)  (1090 435)  (1090 435)  routing T_21_27.glb_netwk_5 <X> T_21_27.wire_logic_cluster/lc_7/clk
 (29 3)  (1119 435)  (1119 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (41 3)  (1131 435)  (1131 435)  LC_1 Logic Functioning bit
 (43 3)  (1133 435)  (1133 435)  LC_1 Logic Functioning bit
 (45 3)  (1135 435)  (1135 435)  LC_1 Logic Functioning bit
 (0 4)  (1090 436)  (1090 436)  routing T_21_27.lc_trk_g2_2 <X> T_21_27.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 436)  (1091 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1111 436)  (1111 436)  routing T_21_27.wire_logic_cluster/lc_3/out <X> T_21_27.lc_trk_g1_3
 (22 4)  (1112 436)  (1112 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1115 436)  (1115 436)  routing T_21_27.wire_logic_cluster/lc_2/out <X> T_21_27.lc_trk_g1_2
 (26 4)  (1116 436)  (1116 436)  routing T_21_27.lc_trk_g3_7 <X> T_21_27.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 436)  (1117 436)  routing T_21_27.lc_trk_g1_2 <X> T_21_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 436)  (1119 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 436)  (1122 436)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (1127 436)  (1127 436)  LC_2 Logic Functioning bit
 (39 4)  (1129 436)  (1129 436)  LC_2 Logic Functioning bit
 (44 4)  (1134 436)  (1134 436)  LC_2 Logic Functioning bit
 (45 4)  (1135 436)  (1135 436)  LC_2 Logic Functioning bit
 (1 5)  (1091 437)  (1091 437)  routing T_21_27.lc_trk_g2_2 <X> T_21_27.wire_logic_cluster/lc_7/cen
 (22 5)  (1112 437)  (1112 437)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (1116 437)  (1116 437)  routing T_21_27.lc_trk_g3_7 <X> T_21_27.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 437)  (1117 437)  routing T_21_27.lc_trk_g3_7 <X> T_21_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 437)  (1118 437)  routing T_21_27.lc_trk_g3_7 <X> T_21_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 437)  (1119 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 437)  (1120 437)  routing T_21_27.lc_trk_g1_2 <X> T_21_27.wire_logic_cluster/lc_2/in_1
 (41 5)  (1131 437)  (1131 437)  LC_2 Logic Functioning bit
 (43 5)  (1133 437)  (1133 437)  LC_2 Logic Functioning bit
 (45 5)  (1135 437)  (1135 437)  LC_2 Logic Functioning bit
 (48 5)  (1138 437)  (1138 437)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (1107 438)  (1107 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1108 438)  (1108 438)  routing T_21_27.wire_logic_cluster/lc_5/out <X> T_21_27.lc_trk_g1_5
 (21 6)  (1111 438)  (1111 438)  routing T_21_27.wire_logic_cluster/lc_7/out <X> T_21_27.lc_trk_g1_7
 (22 6)  (1112 438)  (1112 438)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1115 438)  (1115 438)  routing T_21_27.wire_logic_cluster/lc_6/out <X> T_21_27.lc_trk_g1_6
 (26 6)  (1116 438)  (1116 438)  routing T_21_27.lc_trk_g0_5 <X> T_21_27.wire_logic_cluster/lc_3/in_0
 (27 6)  (1117 438)  (1117 438)  routing T_21_27.lc_trk_g1_3 <X> T_21_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 438)  (1119 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 438)  (1122 438)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (1127 438)  (1127 438)  LC_3 Logic Functioning bit
 (39 6)  (1129 438)  (1129 438)  LC_3 Logic Functioning bit
 (44 6)  (1134 438)  (1134 438)  LC_3 Logic Functioning bit
 (45 6)  (1135 438)  (1135 438)  LC_3 Logic Functioning bit
 (22 7)  (1112 439)  (1112 439)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (1119 439)  (1119 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 439)  (1120 439)  routing T_21_27.lc_trk_g1_3 <X> T_21_27.wire_logic_cluster/lc_3/in_1
 (41 7)  (1131 439)  (1131 439)  LC_3 Logic Functioning bit
 (43 7)  (1133 439)  (1133 439)  LC_3 Logic Functioning bit
 (45 7)  (1135 439)  (1135 439)  LC_3 Logic Functioning bit
 (25 8)  (1115 440)  (1115 440)  routing T_21_27.sp4_v_t_23 <X> T_21_27.lc_trk_g2_2
 (26 8)  (1116 440)  (1116 440)  routing T_21_27.lc_trk_g3_7 <X> T_21_27.wire_logic_cluster/lc_4/in_0
 (27 8)  (1117 440)  (1117 440)  routing T_21_27.lc_trk_g3_4 <X> T_21_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 440)  (1118 440)  routing T_21_27.lc_trk_g3_4 <X> T_21_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 440)  (1119 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 440)  (1120 440)  routing T_21_27.lc_trk_g3_4 <X> T_21_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 440)  (1122 440)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (1127 440)  (1127 440)  LC_4 Logic Functioning bit
 (39 8)  (1129 440)  (1129 440)  LC_4 Logic Functioning bit
 (44 8)  (1134 440)  (1134 440)  LC_4 Logic Functioning bit
 (45 8)  (1135 440)  (1135 440)  LC_4 Logic Functioning bit
 (22 9)  (1112 441)  (1112 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1113 441)  (1113 441)  routing T_21_27.sp4_v_t_23 <X> T_21_27.lc_trk_g2_2
 (25 9)  (1115 441)  (1115 441)  routing T_21_27.sp4_v_t_23 <X> T_21_27.lc_trk_g2_2
 (26 9)  (1116 441)  (1116 441)  routing T_21_27.lc_trk_g3_7 <X> T_21_27.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 441)  (1117 441)  routing T_21_27.lc_trk_g3_7 <X> T_21_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 441)  (1118 441)  routing T_21_27.lc_trk_g3_7 <X> T_21_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 441)  (1119 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (41 9)  (1131 441)  (1131 441)  LC_4 Logic Functioning bit
 (43 9)  (1133 441)  (1133 441)  LC_4 Logic Functioning bit
 (45 9)  (1135 441)  (1135 441)  LC_4 Logic Functioning bit
 (26 10)  (1116 442)  (1116 442)  routing T_21_27.lc_trk_g0_5 <X> T_21_27.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 442)  (1117 442)  routing T_21_27.lc_trk_g1_5 <X> T_21_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 442)  (1119 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 442)  (1120 442)  routing T_21_27.lc_trk_g1_5 <X> T_21_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 442)  (1122 442)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (1127 442)  (1127 442)  LC_5 Logic Functioning bit
 (39 10)  (1129 442)  (1129 442)  LC_5 Logic Functioning bit
 (44 10)  (1134 442)  (1134 442)  LC_5 Logic Functioning bit
 (45 10)  (1135 442)  (1135 442)  LC_5 Logic Functioning bit
 (29 11)  (1119 443)  (1119 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (41 11)  (1131 443)  (1131 443)  LC_5 Logic Functioning bit
 (43 11)  (1133 443)  (1133 443)  LC_5 Logic Functioning bit
 (45 11)  (1135 443)  (1135 443)  LC_5 Logic Functioning bit
 (14 12)  (1104 444)  (1104 444)  routing T_21_27.wire_logic_cluster/lc_0/out <X> T_21_27.lc_trk_g3_0
 (17 12)  (1107 444)  (1107 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 444)  (1108 444)  routing T_21_27.wire_logic_cluster/lc_1/out <X> T_21_27.lc_trk_g3_1
 (26 12)  (1116 444)  (1116 444)  routing T_21_27.lc_trk_g3_7 <X> T_21_27.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 444)  (1117 444)  routing T_21_27.lc_trk_g1_6 <X> T_21_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 444)  (1119 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 444)  (1120 444)  routing T_21_27.lc_trk_g1_6 <X> T_21_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 444)  (1122 444)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (1127 444)  (1127 444)  LC_6 Logic Functioning bit
 (39 12)  (1129 444)  (1129 444)  LC_6 Logic Functioning bit
 (44 12)  (1134 444)  (1134 444)  LC_6 Logic Functioning bit
 (45 12)  (1135 444)  (1135 444)  LC_6 Logic Functioning bit
 (17 13)  (1107 445)  (1107 445)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (1116 445)  (1116 445)  routing T_21_27.lc_trk_g3_7 <X> T_21_27.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 445)  (1117 445)  routing T_21_27.lc_trk_g3_7 <X> T_21_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 445)  (1118 445)  routing T_21_27.lc_trk_g3_7 <X> T_21_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 445)  (1119 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 445)  (1120 445)  routing T_21_27.lc_trk_g1_6 <X> T_21_27.wire_logic_cluster/lc_6/in_1
 (41 13)  (1131 445)  (1131 445)  LC_6 Logic Functioning bit
 (43 13)  (1133 445)  (1133 445)  LC_6 Logic Functioning bit
 (45 13)  (1135 445)  (1135 445)  LC_6 Logic Functioning bit
 (48 13)  (1138 445)  (1138 445)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (1090 446)  (1090 446)  routing T_21_27.glb_netwk_4 <X> T_21_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 446)  (1091 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1104 446)  (1104 446)  routing T_21_27.wire_logic_cluster/lc_4/out <X> T_21_27.lc_trk_g3_4
 (21 14)  (1111 446)  (1111 446)  routing T_21_27.sp4_h_r_39 <X> T_21_27.lc_trk_g3_7
 (22 14)  (1112 446)  (1112 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1113 446)  (1113 446)  routing T_21_27.sp4_h_r_39 <X> T_21_27.lc_trk_g3_7
 (24 14)  (1114 446)  (1114 446)  routing T_21_27.sp4_h_r_39 <X> T_21_27.lc_trk_g3_7
 (26 14)  (1116 446)  (1116 446)  routing T_21_27.lc_trk_g0_5 <X> T_21_27.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 446)  (1117 446)  routing T_21_27.lc_trk_g1_7 <X> T_21_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 446)  (1119 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 446)  (1120 446)  routing T_21_27.lc_trk_g1_7 <X> T_21_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 446)  (1122 446)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 446)  (1127 446)  LC_7 Logic Functioning bit
 (39 14)  (1129 446)  (1129 446)  LC_7 Logic Functioning bit
 (45 14)  (1135 446)  (1135 446)  LC_7 Logic Functioning bit
 (17 15)  (1107 447)  (1107 447)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (29 15)  (1119 447)  (1119 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 447)  (1120 447)  routing T_21_27.lc_trk_g1_7 <X> T_21_27.wire_logic_cluster/lc_7/in_1
 (41 15)  (1131 447)  (1131 447)  LC_7 Logic Functioning bit
 (43 15)  (1133 447)  (1133 447)  LC_7 Logic Functioning bit
 (45 15)  (1135 447)  (1135 447)  LC_7 Logic Functioning bit


LogicTile_22_27

 (3 11)  (1147 443)  (1147 443)  routing T_22_27.sp12_v_b_1 <X> T_22_27.sp12_h_l_22


IO_Tile_0_26

 (11 2)  (6 418)  (6 418)  routing T_0_26.span4_horz_7 <X> T_0_26.span4_vert_t_13
 (12 2)  (5 418)  (5 418)  routing T_0_26.span4_horz_7 <X> T_0_26.span4_vert_t_13


LogicTile_4_26

 (6 10)  (186 426)  (186 426)  routing T_4_26.sp4_v_b_3 <X> T_4_26.sp4_v_t_43
 (9 10)  (189 426)  (189 426)  routing T_4_26.sp4_h_r_4 <X> T_4_26.sp4_h_l_42
 (10 10)  (190 426)  (190 426)  routing T_4_26.sp4_h_r_4 <X> T_4_26.sp4_h_l_42
 (5 11)  (185 427)  (185 427)  routing T_4_26.sp4_v_b_3 <X> T_4_26.sp4_v_t_43


RAM_Tile_8_26

 (9 6)  (405 422)  (405 422)  routing T_8_26.sp4_h_r_1 <X> T_8_26.sp4_h_l_41
 (10 6)  (406 422)  (406 422)  routing T_8_26.sp4_h_r_1 <X> T_8_26.sp4_h_l_41


LogicTile_11_26

 (12 8)  (558 424)  (558 424)  routing T_11_26.sp4_v_t_45 <X> T_11_26.sp4_h_r_8


LogicTile_12_26

 (9 2)  (609 418)  (609 418)  routing T_12_26.sp4_v_b_1 <X> T_12_26.sp4_h_l_36


LogicTile_13_26

 (0 0)  (654 416)  (654 416)  Negative Clock bit

 (32 0)  (686 416)  (686 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 416)  (687 416)  routing T_13_26.lc_trk_g3_0 <X> T_13_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 416)  (688 416)  routing T_13_26.lc_trk_g3_0 <X> T_13_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 416)  (690 416)  LC_0 Logic Functioning bit
 (37 0)  (691 416)  (691 416)  LC_0 Logic Functioning bit
 (38 0)  (692 416)  (692 416)  LC_0 Logic Functioning bit
 (39 0)  (693 416)  (693 416)  LC_0 Logic Functioning bit
 (45 0)  (699 416)  (699 416)  LC_0 Logic Functioning bit
 (47 0)  (701 416)  (701 416)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (702 416)  (702 416)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (36 1)  (690 417)  (690 417)  LC_0 Logic Functioning bit
 (37 1)  (691 417)  (691 417)  LC_0 Logic Functioning bit
 (38 1)  (692 417)  (692 417)  LC_0 Logic Functioning bit
 (39 1)  (693 417)  (693 417)  LC_0 Logic Functioning bit
 (45 1)  (699 417)  (699 417)  LC_0 Logic Functioning bit
 (48 1)  (702 417)  (702 417)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (654 418)  (654 418)  routing T_13_26.glb_netwk_2 <X> T_13_26.wire_logic_cluster/lc_7/clk
 (2 2)  (656 418)  (656 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (15 6)  (669 422)  (669 422)  routing T_13_26.sp4_v_b_21 <X> T_13_26.lc_trk_g1_5
 (16 6)  (670 422)  (670 422)  routing T_13_26.sp4_v_b_21 <X> T_13_26.lc_trk_g1_5
 (17 6)  (671 422)  (671 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (14 12)  (668 428)  (668 428)  routing T_13_26.sp4_h_l_21 <X> T_13_26.lc_trk_g3_0
 (15 13)  (669 429)  (669 429)  routing T_13_26.sp4_h_l_21 <X> T_13_26.lc_trk_g3_0
 (16 13)  (670 429)  (670 429)  routing T_13_26.sp4_h_l_21 <X> T_13_26.lc_trk_g3_0
 (17 13)  (671 429)  (671 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (1 14)  (655 430)  (655 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (654 431)  (654 431)  routing T_13_26.lc_trk_g1_5 <X> T_13_26.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 431)  (655 431)  routing T_13_26.lc_trk_g1_5 <X> T_13_26.wire_logic_cluster/lc_7/s_r


LogicTile_14_26

 (25 0)  (733 416)  (733 416)  routing T_14_26.sp4_v_b_2 <X> T_14_26.lc_trk_g0_2
 (22 1)  (730 417)  (730 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (731 417)  (731 417)  routing T_14_26.sp4_v_b_2 <X> T_14_26.lc_trk_g0_2
 (1 2)  (709 418)  (709 418)  routing T_14_26.glb_netwk_5 <X> T_14_26.wire_logic_cluster/lc_7/clk
 (2 2)  (710 418)  (710 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (708 419)  (708 419)  routing T_14_26.glb_netwk_5 <X> T_14_26.wire_logic_cluster/lc_7/clk
 (21 6)  (729 422)  (729 422)  routing T_14_26.wire_logic_cluster/lc_7/out <X> T_14_26.lc_trk_g1_7
 (22 6)  (730 422)  (730 422)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (0 14)  (708 430)  (708 430)  routing T_14_26.glb_netwk_4 <X> T_14_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 430)  (709 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (735 430)  (735 430)  routing T_14_26.lc_trk_g1_7 <X> T_14_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 430)  (737 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 430)  (738 430)  routing T_14_26.lc_trk_g1_7 <X> T_14_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 430)  (740 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (745 430)  (745 430)  LC_7 Logic Functioning bit
 (39 14)  (747 430)  (747 430)  LC_7 Logic Functioning bit
 (41 14)  (749 430)  (749 430)  LC_7 Logic Functioning bit
 (43 14)  (751 430)  (751 430)  LC_7 Logic Functioning bit
 (45 14)  (753 430)  (753 430)  LC_7 Logic Functioning bit
 (47 14)  (755 430)  (755 430)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (30 15)  (738 431)  (738 431)  routing T_14_26.lc_trk_g1_7 <X> T_14_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 431)  (739 431)  routing T_14_26.lc_trk_g0_2 <X> T_14_26.wire_logic_cluster/lc_7/in_3
 (37 15)  (745 431)  (745 431)  LC_7 Logic Functioning bit
 (39 15)  (747 431)  (747 431)  LC_7 Logic Functioning bit
 (41 15)  (749 431)  (749 431)  LC_7 Logic Functioning bit
 (43 15)  (751 431)  (751 431)  LC_7 Logic Functioning bit
 (45 15)  (753 431)  (753 431)  LC_7 Logic Functioning bit
 (52 15)  (760 431)  (760 431)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_15_26

 (14 0)  (776 416)  (776 416)  routing T_15_26.wire_logic_cluster/lc_0/out <X> T_15_26.lc_trk_g0_0
 (22 0)  (784 416)  (784 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (785 416)  (785 416)  routing T_15_26.sp4_h_r_3 <X> T_15_26.lc_trk_g0_3
 (24 0)  (786 416)  (786 416)  routing T_15_26.sp4_h_r_3 <X> T_15_26.lc_trk_g0_3
 (26 0)  (788 416)  (788 416)  routing T_15_26.lc_trk_g1_5 <X> T_15_26.wire_logic_cluster/lc_0/in_0
 (32 0)  (794 416)  (794 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (798 416)  (798 416)  LC_0 Logic Functioning bit
 (38 0)  (800 416)  (800 416)  LC_0 Logic Functioning bit
 (45 0)  (807 416)  (807 416)  LC_0 Logic Functioning bit
 (17 1)  (779 417)  (779 417)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (783 417)  (783 417)  routing T_15_26.sp4_h_r_3 <X> T_15_26.lc_trk_g0_3
 (22 1)  (784 417)  (784 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (789 417)  (789 417)  routing T_15_26.lc_trk_g1_5 <X> T_15_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 417)  (791 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 417)  (793 417)  routing T_15_26.lc_trk_g0_3 <X> T_15_26.wire_logic_cluster/lc_0/in_3
 (37 1)  (799 417)  (799 417)  LC_0 Logic Functioning bit
 (39 1)  (801 417)  (801 417)  LC_0 Logic Functioning bit
 (45 1)  (807 417)  (807 417)  LC_0 Logic Functioning bit
 (1 2)  (763 418)  (763 418)  routing T_15_26.glb_netwk_5 <X> T_15_26.wire_logic_cluster/lc_7/clk
 (2 2)  (764 418)  (764 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (26 2)  (788 418)  (788 418)  routing T_15_26.lc_trk_g1_6 <X> T_15_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 418)  (789 418)  routing T_15_26.lc_trk_g1_7 <X> T_15_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 418)  (791 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 418)  (792 418)  routing T_15_26.lc_trk_g1_7 <X> T_15_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 418)  (794 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (799 418)  (799 418)  LC_1 Logic Functioning bit
 (39 2)  (801 418)  (801 418)  LC_1 Logic Functioning bit
 (41 2)  (803 418)  (803 418)  LC_1 Logic Functioning bit
 (43 2)  (805 418)  (805 418)  LC_1 Logic Functioning bit
 (45 2)  (807 418)  (807 418)  LC_1 Logic Functioning bit
 (0 3)  (762 419)  (762 419)  routing T_15_26.glb_netwk_5 <X> T_15_26.wire_logic_cluster/lc_7/clk
 (26 3)  (788 419)  (788 419)  routing T_15_26.lc_trk_g1_6 <X> T_15_26.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 419)  (789 419)  routing T_15_26.lc_trk_g1_6 <X> T_15_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 419)  (791 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 419)  (792 419)  routing T_15_26.lc_trk_g1_7 <X> T_15_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 419)  (793 419)  routing T_15_26.lc_trk_g0_2 <X> T_15_26.wire_logic_cluster/lc_1/in_3
 (37 3)  (799 419)  (799 419)  LC_1 Logic Functioning bit
 (39 3)  (801 419)  (801 419)  LC_1 Logic Functioning bit
 (45 3)  (807 419)  (807 419)  LC_1 Logic Functioning bit
 (15 6)  (777 422)  (777 422)  routing T_15_26.sp4_h_r_21 <X> T_15_26.lc_trk_g1_5
 (16 6)  (778 422)  (778 422)  routing T_15_26.sp4_h_r_21 <X> T_15_26.lc_trk_g1_5
 (17 6)  (779 422)  (779 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (780 422)  (780 422)  routing T_15_26.sp4_h_r_21 <X> T_15_26.lc_trk_g1_5
 (21 6)  (783 422)  (783 422)  routing T_15_26.lft_op_7 <X> T_15_26.lc_trk_g1_7
 (22 6)  (784 422)  (784 422)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (786 422)  (786 422)  routing T_15_26.lft_op_7 <X> T_15_26.lc_trk_g1_7
 (18 7)  (780 423)  (780 423)  routing T_15_26.sp4_h_r_21 <X> T_15_26.lc_trk_g1_5
 (22 7)  (784 423)  (784 423)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 423)  (786 423)  routing T_15_26.bot_op_6 <X> T_15_26.lc_trk_g1_6
 (27 10)  (789 426)  (789 426)  routing T_15_26.lc_trk_g3_1 <X> T_15_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 426)  (790 426)  routing T_15_26.lc_trk_g3_1 <X> T_15_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 426)  (791 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 426)  (793 426)  routing T_15_26.lc_trk_g1_5 <X> T_15_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 426)  (794 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 426)  (796 426)  routing T_15_26.lc_trk_g1_5 <X> T_15_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 426)  (798 426)  LC_5 Logic Functioning bit
 (38 10)  (800 426)  (800 426)  LC_5 Logic Functioning bit
 (45 10)  (807 426)  (807 426)  LC_5 Logic Functioning bit
 (36 11)  (798 427)  (798 427)  LC_5 Logic Functioning bit
 (38 11)  (800 427)  (800 427)  LC_5 Logic Functioning bit
 (45 11)  (807 427)  (807 427)  LC_5 Logic Functioning bit
 (12 12)  (774 428)  (774 428)  routing T_15_26.sp4_h_l_45 <X> T_15_26.sp4_h_r_11
 (17 12)  (779 428)  (779 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 428)  (780 428)  routing T_15_26.wire_logic_cluster/lc_1/out <X> T_15_26.lc_trk_g3_1
 (13 13)  (775 429)  (775 429)  routing T_15_26.sp4_h_l_45 <X> T_15_26.sp4_h_r_11
 (0 14)  (762 430)  (762 430)  routing T_15_26.glb_netwk_4 <X> T_15_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 430)  (763 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (29 14)  (791 430)  (791 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 430)  (793 430)  routing T_15_26.lc_trk_g1_5 <X> T_15_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 430)  (794 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 430)  (796 430)  routing T_15_26.lc_trk_g1_5 <X> T_15_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 430)  (798 430)  LC_7 Logic Functioning bit
 (38 14)  (800 430)  (800 430)  LC_7 Logic Functioning bit
 (45 14)  (807 430)  (807 430)  LC_7 Logic Functioning bit
 (36 15)  (798 431)  (798 431)  LC_7 Logic Functioning bit
 (38 15)  (800 431)  (800 431)  LC_7 Logic Functioning bit
 (45 15)  (807 431)  (807 431)  LC_7 Logic Functioning bit


LogicTile_16_26

 (14 0)  (830 416)  (830 416)  routing T_16_26.sp12_h_r_0 <X> T_16_26.lc_trk_g0_0
 (27 0)  (843 416)  (843 416)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 416)  (844 416)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 416)  (845 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 416)  (847 416)  routing T_16_26.lc_trk_g0_5 <X> T_16_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 416)  (848 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (853 416)  (853 416)  LC_0 Logic Functioning bit
 (38 0)  (854 416)  (854 416)  LC_0 Logic Functioning bit
 (41 0)  (857 416)  (857 416)  LC_0 Logic Functioning bit
 (45 0)  (861 416)  (861 416)  LC_0 Logic Functioning bit
 (14 1)  (830 417)  (830 417)  routing T_16_26.sp12_h_r_0 <X> T_16_26.lc_trk_g0_0
 (15 1)  (831 417)  (831 417)  routing T_16_26.sp12_h_r_0 <X> T_16_26.lc_trk_g0_0
 (17 1)  (833 417)  (833 417)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (22 1)  (838 417)  (838 417)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (839 417)  (839 417)  routing T_16_26.sp12_h_r_10 <X> T_16_26.lc_trk_g0_2
 (30 1)  (846 417)  (846 417)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 417)  (848 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (851 417)  (851 417)  routing T_16_26.lc_trk_g0_2 <X> T_16_26.input_2_0
 (37 1)  (853 417)  (853 417)  LC_0 Logic Functioning bit
 (38 1)  (854 417)  (854 417)  LC_0 Logic Functioning bit
 (41 1)  (857 417)  (857 417)  LC_0 Logic Functioning bit
 (45 1)  (861 417)  (861 417)  LC_0 Logic Functioning bit
 (1 2)  (817 418)  (817 418)  routing T_16_26.glb_netwk_5 <X> T_16_26.wire_logic_cluster/lc_7/clk
 (2 2)  (818 418)  (818 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (831 418)  (831 418)  routing T_16_26.sp4_h_r_21 <X> T_16_26.lc_trk_g0_5
 (16 2)  (832 418)  (832 418)  routing T_16_26.sp4_h_r_21 <X> T_16_26.lc_trk_g0_5
 (17 2)  (833 418)  (833 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (834 418)  (834 418)  routing T_16_26.sp4_h_r_21 <X> T_16_26.lc_trk_g0_5
 (0 3)  (816 419)  (816 419)  routing T_16_26.glb_netwk_5 <X> T_16_26.wire_logic_cluster/lc_7/clk
 (18 3)  (834 419)  (834 419)  routing T_16_26.sp4_h_r_21 <X> T_16_26.lc_trk_g0_5
 (14 4)  (830 420)  (830 420)  routing T_16_26.wire_logic_cluster/lc_0/out <X> T_16_26.lc_trk_g1_0
 (27 4)  (843 420)  (843 420)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 420)  (844 420)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 420)  (845 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 420)  (847 420)  routing T_16_26.lc_trk_g1_4 <X> T_16_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 420)  (848 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 420)  (850 420)  routing T_16_26.lc_trk_g1_4 <X> T_16_26.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 420)  (853 420)  LC_2 Logic Functioning bit
 (38 4)  (854 420)  (854 420)  LC_2 Logic Functioning bit
 (41 4)  (857 420)  (857 420)  LC_2 Logic Functioning bit
 (45 4)  (861 420)  (861 420)  LC_2 Logic Functioning bit
 (17 5)  (833 421)  (833 421)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (30 5)  (846 421)  (846 421)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 421)  (848 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (851 421)  (851 421)  routing T_16_26.lc_trk_g0_2 <X> T_16_26.input_2_2
 (37 5)  (853 421)  (853 421)  LC_2 Logic Functioning bit
 (38 5)  (854 421)  (854 421)  LC_2 Logic Functioning bit
 (41 5)  (857 421)  (857 421)  LC_2 Logic Functioning bit
 (45 5)  (861 421)  (861 421)  LC_2 Logic Functioning bit
 (3 6)  (819 422)  (819 422)  routing T_16_26.sp12_v_b_0 <X> T_16_26.sp12_v_t_23
 (14 6)  (830 422)  (830 422)  routing T_16_26.wire_logic_cluster/lc_4/out <X> T_16_26.lc_trk_g1_4
 (17 7)  (833 423)  (833 423)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (25 8)  (841 424)  (841 424)  routing T_16_26.sp4_v_b_26 <X> T_16_26.lc_trk_g2_2
 (32 8)  (848 424)  (848 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 424)  (850 424)  routing T_16_26.lc_trk_g1_0 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 424)  (852 424)  LC_4 Logic Functioning bit
 (38 8)  (854 424)  (854 424)  LC_4 Logic Functioning bit
 (45 8)  (861 424)  (861 424)  LC_4 Logic Functioning bit
 (22 9)  (838 425)  (838 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (839 425)  (839 425)  routing T_16_26.sp4_v_b_26 <X> T_16_26.lc_trk_g2_2
 (29 9)  (845 425)  (845 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (37 9)  (853 425)  (853 425)  LC_4 Logic Functioning bit
 (39 9)  (855 425)  (855 425)  LC_4 Logic Functioning bit
 (45 9)  (861 425)  (861 425)  LC_4 Logic Functioning bit
 (17 10)  (833 426)  (833 426)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 426)  (834 426)  routing T_16_26.wire_logic_cluster/lc_5/out <X> T_16_26.lc_trk_g2_5
 (22 10)  (838 426)  (838 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (842 426)  (842 426)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 426)  (845 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (852 426)  (852 426)  LC_5 Logic Functioning bit
 (38 10)  (854 426)  (854 426)  LC_5 Logic Functioning bit
 (41 10)  (857 426)  (857 426)  LC_5 Logic Functioning bit
 (43 10)  (859 426)  (859 426)  LC_5 Logic Functioning bit
 (45 10)  (861 426)  (861 426)  LC_5 Logic Functioning bit
 (26 11)  (842 427)  (842 427)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 427)  (844 427)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 427)  (845 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (45 11)  (861 427)  (861 427)  LC_5 Logic Functioning bit
 (25 12)  (841 428)  (841 428)  routing T_16_26.sp4_v_b_26 <X> T_16_26.lc_trk_g3_2
 (22 13)  (838 429)  (838 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (839 429)  (839 429)  routing T_16_26.sp4_v_b_26 <X> T_16_26.lc_trk_g3_2
 (0 14)  (816 430)  (816 430)  routing T_16_26.glb_netwk_4 <X> T_16_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 430)  (817 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (842 430)  (842 430)  routing T_16_26.lc_trk_g2_5 <X> T_16_26.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 430)  (845 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 430)  (848 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 430)  (849 430)  routing T_16_26.lc_trk_g2_2 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 430)  (853 430)  LC_7 Logic Functioning bit
 (39 14)  (855 430)  (855 430)  LC_7 Logic Functioning bit
 (41 14)  (857 430)  (857 430)  LC_7 Logic Functioning bit
 (43 14)  (859 430)  (859 430)  LC_7 Logic Functioning bit
 (45 14)  (861 430)  (861 430)  LC_7 Logic Functioning bit
 (28 15)  (844 431)  (844 431)  routing T_16_26.lc_trk_g2_5 <X> T_16_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 431)  (845 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 431)  (846 431)  routing T_16_26.lc_trk_g0_2 <X> T_16_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 431)  (847 431)  routing T_16_26.lc_trk_g2_2 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 431)  (853 431)  LC_7 Logic Functioning bit
 (39 15)  (855 431)  (855 431)  LC_7 Logic Functioning bit
 (45 15)  (861 431)  (861 431)  LC_7 Logic Functioning bit


LogicTile_17_26

 (21 0)  (895 416)  (895 416)  routing T_17_26.sp12_h_r_3 <X> T_17_26.lc_trk_g0_3
 (22 0)  (896 416)  (896 416)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (898 416)  (898 416)  routing T_17_26.sp12_h_r_3 <X> T_17_26.lc_trk_g0_3
 (25 0)  (899 416)  (899 416)  routing T_17_26.lft_op_2 <X> T_17_26.lc_trk_g0_2
 (28 0)  (902 416)  (902 416)  routing T_17_26.lc_trk_g2_7 <X> T_17_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 416)  (903 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 416)  (904 416)  routing T_17_26.lc_trk_g2_7 <X> T_17_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 416)  (906 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 416)  (910 416)  LC_0 Logic Functioning bit
 (38 0)  (912 416)  (912 416)  LC_0 Logic Functioning bit
 (45 0)  (919 416)  (919 416)  LC_0 Logic Functioning bit
 (21 1)  (895 417)  (895 417)  routing T_17_26.sp12_h_r_3 <X> T_17_26.lc_trk_g0_3
 (22 1)  (896 417)  (896 417)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (898 417)  (898 417)  routing T_17_26.lft_op_2 <X> T_17_26.lc_trk_g0_2
 (30 1)  (904 417)  (904 417)  routing T_17_26.lc_trk_g2_7 <X> T_17_26.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 417)  (905 417)  routing T_17_26.lc_trk_g0_3 <X> T_17_26.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 417)  (910 417)  LC_0 Logic Functioning bit
 (38 1)  (912 417)  (912 417)  LC_0 Logic Functioning bit
 (45 1)  (919 417)  (919 417)  LC_0 Logic Functioning bit
 (1 2)  (875 418)  (875 418)  routing T_17_26.glb_netwk_5 <X> T_17_26.wire_logic_cluster/lc_7/clk
 (2 2)  (876 418)  (876 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (889 418)  (889 418)  routing T_17_26.top_op_5 <X> T_17_26.lc_trk_g0_5
 (17 2)  (891 418)  (891 418)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (29 2)  (903 418)  (903 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 418)  (905 418)  routing T_17_26.lc_trk_g1_5 <X> T_17_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 418)  (906 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 418)  (908 418)  routing T_17_26.lc_trk_g1_5 <X> T_17_26.wire_logic_cluster/lc_1/in_3
 (41 2)  (915 418)  (915 418)  LC_1 Logic Functioning bit
 (43 2)  (917 418)  (917 418)  LC_1 Logic Functioning bit
 (45 2)  (919 418)  (919 418)  LC_1 Logic Functioning bit
 (0 3)  (874 419)  (874 419)  routing T_17_26.glb_netwk_5 <X> T_17_26.wire_logic_cluster/lc_7/clk
 (18 3)  (892 419)  (892 419)  routing T_17_26.top_op_5 <X> T_17_26.lc_trk_g0_5
 (26 3)  (900 419)  (900 419)  routing T_17_26.lc_trk_g1_2 <X> T_17_26.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 419)  (901 419)  routing T_17_26.lc_trk_g1_2 <X> T_17_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 419)  (903 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 419)  (904 419)  routing T_17_26.lc_trk_g0_2 <X> T_17_26.wire_logic_cluster/lc_1/in_1
 (36 3)  (910 419)  (910 419)  LC_1 Logic Functioning bit
 (38 3)  (912 419)  (912 419)  LC_1 Logic Functioning bit
 (40 3)  (914 419)  (914 419)  LC_1 Logic Functioning bit
 (42 3)  (916 419)  (916 419)  LC_1 Logic Functioning bit
 (45 3)  (919 419)  (919 419)  LC_1 Logic Functioning bit
 (22 5)  (896 421)  (896 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (16 6)  (890 422)  (890 422)  routing T_17_26.sp12_h_r_13 <X> T_17_26.lc_trk_g1_5
 (17 6)  (891 422)  (891 422)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (31 6)  (905 422)  (905 422)  routing T_17_26.lc_trk_g1_5 <X> T_17_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 422)  (906 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 422)  (908 422)  routing T_17_26.lc_trk_g1_5 <X> T_17_26.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 422)  (909 422)  routing T_17_26.lc_trk_g3_6 <X> T_17_26.input_2_3
 (37 6)  (911 422)  (911 422)  LC_3 Logic Functioning bit
 (41 6)  (915 422)  (915 422)  LC_3 Logic Functioning bit
 (43 6)  (917 422)  (917 422)  LC_3 Logic Functioning bit
 (45 6)  (919 422)  (919 422)  LC_3 Logic Functioning bit
 (26 7)  (900 423)  (900 423)  routing T_17_26.lc_trk_g1_2 <X> T_17_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 423)  (901 423)  routing T_17_26.lc_trk_g1_2 <X> T_17_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 423)  (903 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 423)  (906 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (907 423)  (907 423)  routing T_17_26.lc_trk_g3_6 <X> T_17_26.input_2_3
 (34 7)  (908 423)  (908 423)  routing T_17_26.lc_trk_g3_6 <X> T_17_26.input_2_3
 (35 7)  (909 423)  (909 423)  routing T_17_26.lc_trk_g3_6 <X> T_17_26.input_2_3
 (36 7)  (910 423)  (910 423)  LC_3 Logic Functioning bit
 (40 7)  (914 423)  (914 423)  LC_3 Logic Functioning bit
 (42 7)  (916 423)  (916 423)  LC_3 Logic Functioning bit
 (45 7)  (919 423)  (919 423)  LC_3 Logic Functioning bit
 (4 10)  (878 426)  (878 426)  routing T_17_26.sp4_h_r_6 <X> T_17_26.sp4_v_t_43
 (21 10)  (895 426)  (895 426)  routing T_17_26.wire_logic_cluster/lc_7/out <X> T_17_26.lc_trk_g2_7
 (22 10)  (896 426)  (896 426)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (5 11)  (879 427)  (879 427)  routing T_17_26.sp4_h_r_6 <X> T_17_26.sp4_v_t_43
 (11 12)  (885 428)  (885 428)  routing T_17_26.sp4_h_r_6 <X> T_17_26.sp4_v_b_11
 (0 14)  (874 430)  (874 430)  routing T_17_26.glb_netwk_4 <X> T_17_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 430)  (875 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (905 430)  (905 430)  routing T_17_26.lc_trk_g1_5 <X> T_17_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 430)  (906 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 430)  (908 430)  routing T_17_26.lc_trk_g1_5 <X> T_17_26.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 430)  (909 430)  routing T_17_26.lc_trk_g0_5 <X> T_17_26.input_2_7
 (37 14)  (911 430)  (911 430)  LC_7 Logic Functioning bit
 (41 14)  (915 430)  (915 430)  LC_7 Logic Functioning bit
 (43 14)  (917 430)  (917 430)  LC_7 Logic Functioning bit
 (45 14)  (919 430)  (919 430)  LC_7 Logic Functioning bit
 (22 15)  (896 431)  (896 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (900 431)  (900 431)  routing T_17_26.lc_trk_g1_2 <X> T_17_26.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 431)  (901 431)  routing T_17_26.lc_trk_g1_2 <X> T_17_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 431)  (903 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (906 431)  (906 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (910 431)  (910 431)  LC_7 Logic Functioning bit
 (40 15)  (914 431)  (914 431)  LC_7 Logic Functioning bit
 (42 15)  (916 431)  (916 431)  LC_7 Logic Functioning bit
 (45 15)  (919 431)  (919 431)  LC_7 Logic Functioning bit


LogicTile_18_26

 (14 0)  (942 416)  (942 416)  routing T_18_26.sp4_h_r_8 <X> T_18_26.lc_trk_g0_0
 (15 0)  (943 416)  (943 416)  routing T_18_26.lft_op_1 <X> T_18_26.lc_trk_g0_1
 (17 0)  (945 416)  (945 416)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (946 416)  (946 416)  routing T_18_26.lft_op_1 <X> T_18_26.lc_trk_g0_1
 (22 0)  (950 416)  (950 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (953 416)  (953 416)  routing T_18_26.sp4_v_b_2 <X> T_18_26.lc_trk_g0_2
 (28 0)  (956 416)  (956 416)  routing T_18_26.lc_trk_g2_1 <X> T_18_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 416)  (957 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 416)  (959 416)  routing T_18_26.lc_trk_g1_6 <X> T_18_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 416)  (960 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 416)  (962 416)  routing T_18_26.lc_trk_g1_6 <X> T_18_26.wire_logic_cluster/lc_0/in_3
 (41 0)  (969 416)  (969 416)  LC_0 Logic Functioning bit
 (43 0)  (971 416)  (971 416)  LC_0 Logic Functioning bit
 (45 0)  (973 416)  (973 416)  LC_0 Logic Functioning bit
 (10 1)  (938 417)  (938 417)  routing T_18_26.sp4_h_r_8 <X> T_18_26.sp4_v_b_1
 (15 1)  (943 417)  (943 417)  routing T_18_26.sp4_h_r_8 <X> T_18_26.lc_trk_g0_0
 (16 1)  (944 417)  (944 417)  routing T_18_26.sp4_h_r_8 <X> T_18_26.lc_trk_g0_0
 (17 1)  (945 417)  (945 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (950 417)  (950 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (951 417)  (951 417)  routing T_18_26.sp4_v_b_2 <X> T_18_26.lc_trk_g0_2
 (26 1)  (954 417)  (954 417)  routing T_18_26.lc_trk_g0_2 <X> T_18_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 417)  (957 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 417)  (959 417)  routing T_18_26.lc_trk_g1_6 <X> T_18_26.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 417)  (964 417)  LC_0 Logic Functioning bit
 (38 1)  (966 417)  (966 417)  LC_0 Logic Functioning bit
 (40 1)  (968 417)  (968 417)  LC_0 Logic Functioning bit
 (42 1)  (970 417)  (970 417)  LC_0 Logic Functioning bit
 (45 1)  (973 417)  (973 417)  LC_0 Logic Functioning bit
 (1 2)  (929 418)  (929 418)  routing T_18_26.glb_netwk_5 <X> T_18_26.wire_logic_cluster/lc_7/clk
 (2 2)  (930 418)  (930 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (29 2)  (957 418)  (957 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 418)  (958 418)  routing T_18_26.lc_trk_g0_6 <X> T_18_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 418)  (960 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (965 418)  (965 418)  LC_1 Logic Functioning bit
 (39 2)  (967 418)  (967 418)  LC_1 Logic Functioning bit
 (41 2)  (969 418)  (969 418)  LC_1 Logic Functioning bit
 (43 2)  (971 418)  (971 418)  LC_1 Logic Functioning bit
 (45 2)  (973 418)  (973 418)  LC_1 Logic Functioning bit
 (0 3)  (928 419)  (928 419)  routing T_18_26.glb_netwk_5 <X> T_18_26.wire_logic_cluster/lc_7/clk
 (22 3)  (950 419)  (950 419)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (951 419)  (951 419)  routing T_18_26.sp12_h_r_14 <X> T_18_26.lc_trk_g0_6
 (29 3)  (957 419)  (957 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 419)  (958 419)  routing T_18_26.lc_trk_g0_6 <X> T_18_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 419)  (959 419)  routing T_18_26.lc_trk_g0_2 <X> T_18_26.wire_logic_cluster/lc_1/in_3
 (37 3)  (965 419)  (965 419)  LC_1 Logic Functioning bit
 (39 3)  (967 419)  (967 419)  LC_1 Logic Functioning bit
 (45 3)  (973 419)  (973 419)  LC_1 Logic Functioning bit
 (28 4)  (956 420)  (956 420)  routing T_18_26.lc_trk_g2_5 <X> T_18_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 420)  (957 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 420)  (958 420)  routing T_18_26.lc_trk_g2_5 <X> T_18_26.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 420)  (959 420)  routing T_18_26.lc_trk_g1_6 <X> T_18_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 420)  (960 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 420)  (962 420)  routing T_18_26.lc_trk_g1_6 <X> T_18_26.wire_logic_cluster/lc_2/in_3
 (41 4)  (969 420)  (969 420)  LC_2 Logic Functioning bit
 (43 4)  (971 420)  (971 420)  LC_2 Logic Functioning bit
 (45 4)  (973 420)  (973 420)  LC_2 Logic Functioning bit
 (26 5)  (954 421)  (954 421)  routing T_18_26.lc_trk_g0_2 <X> T_18_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 421)  (957 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 421)  (959 421)  routing T_18_26.lc_trk_g1_6 <X> T_18_26.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 421)  (964 421)  LC_2 Logic Functioning bit
 (38 5)  (966 421)  (966 421)  LC_2 Logic Functioning bit
 (40 5)  (968 421)  (968 421)  LC_2 Logic Functioning bit
 (42 5)  (970 421)  (970 421)  LC_2 Logic Functioning bit
 (45 5)  (973 421)  (973 421)  LC_2 Logic Functioning bit
 (2 6)  (930 422)  (930 422)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (29 6)  (957 422)  (957 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 422)  (958 422)  routing T_18_26.lc_trk_g0_6 <X> T_18_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 422)  (960 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (965 422)  (965 422)  LC_3 Logic Functioning bit
 (39 6)  (967 422)  (967 422)  LC_3 Logic Functioning bit
 (41 6)  (969 422)  (969 422)  LC_3 Logic Functioning bit
 (43 6)  (971 422)  (971 422)  LC_3 Logic Functioning bit
 (45 6)  (973 422)  (973 422)  LC_3 Logic Functioning bit
 (22 7)  (950 423)  (950 423)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (951 423)  (951 423)  routing T_18_26.sp12_h_r_14 <X> T_18_26.lc_trk_g1_6
 (26 7)  (954 423)  (954 423)  routing T_18_26.lc_trk_g3_2 <X> T_18_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 423)  (955 423)  routing T_18_26.lc_trk_g3_2 <X> T_18_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 423)  (956 423)  routing T_18_26.lc_trk_g3_2 <X> T_18_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 423)  (957 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 423)  (958 423)  routing T_18_26.lc_trk_g0_6 <X> T_18_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 423)  (959 423)  routing T_18_26.lc_trk_g0_2 <X> T_18_26.wire_logic_cluster/lc_3/in_3
 (37 7)  (965 423)  (965 423)  LC_3 Logic Functioning bit
 (39 7)  (967 423)  (967 423)  LC_3 Logic Functioning bit
 (45 7)  (973 423)  (973 423)  LC_3 Logic Functioning bit
 (47 7)  (975 423)  (975 423)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (942 424)  (942 424)  routing T_18_26.wire_logic_cluster/lc_0/out <X> T_18_26.lc_trk_g2_0
 (17 8)  (945 424)  (945 424)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (946 424)  (946 424)  routing T_18_26.wire_logic_cluster/lc_1/out <X> T_18_26.lc_trk_g2_1
 (31 8)  (959 424)  (959 424)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 424)  (960 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 424)  (961 424)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 424)  (962 424)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 424)  (964 424)  LC_4 Logic Functioning bit
 (38 8)  (966 424)  (966 424)  LC_4 Logic Functioning bit
 (45 8)  (973 424)  (973 424)  LC_4 Logic Functioning bit
 (17 9)  (945 425)  (945 425)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (29 9)  (957 425)  (957 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (37 9)  (965 425)  (965 425)  LC_4 Logic Functioning bit
 (39 9)  (967 425)  (967 425)  LC_4 Logic Functioning bit
 (45 9)  (973 425)  (973 425)  LC_4 Logic Functioning bit
 (51 9)  (979 425)  (979 425)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (13 10)  (941 426)  (941 426)  routing T_18_26.sp4_h_r_8 <X> T_18_26.sp4_v_t_45
 (17 10)  (945 426)  (945 426)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 426)  (946 426)  routing T_18_26.wire_logic_cluster/lc_5/out <X> T_18_26.lc_trk_g2_5
 (29 10)  (957 426)  (957 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 426)  (960 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 426)  (961 426)  routing T_18_26.lc_trk_g2_0 <X> T_18_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 426)  (964 426)  LC_5 Logic Functioning bit
 (38 10)  (966 426)  (966 426)  LC_5 Logic Functioning bit
 (45 10)  (973 426)  (973 426)  LC_5 Logic Functioning bit
 (11 11)  (939 427)  (939 427)  routing T_18_26.sp4_h_r_8 <X> T_18_26.sp4_h_l_45
 (12 11)  (940 427)  (940 427)  routing T_18_26.sp4_h_r_8 <X> T_18_26.sp4_v_t_45
 (36 11)  (964 427)  (964 427)  LC_5 Logic Functioning bit
 (38 11)  (966 427)  (966 427)  LC_5 Logic Functioning bit
 (45 11)  (973 427)  (973 427)  LC_5 Logic Functioning bit
 (25 12)  (953 428)  (953 428)  routing T_18_26.wire_logic_cluster/lc_2/out <X> T_18_26.lc_trk_g3_2
 (22 13)  (950 429)  (950 429)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (928 430)  (928 430)  routing T_18_26.glb_netwk_4 <X> T_18_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 430)  (929 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 430)  (942 430)  routing T_18_26.sp4_v_b_36 <X> T_18_26.lc_trk_g3_4
 (29 14)  (957 430)  (957 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 430)  (958 430)  routing T_18_26.lc_trk_g0_6 <X> T_18_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 430)  (960 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (965 430)  (965 430)  LC_7 Logic Functioning bit
 (39 14)  (967 430)  (967 430)  LC_7 Logic Functioning bit
 (41 14)  (969 430)  (969 430)  LC_7 Logic Functioning bit
 (43 14)  (971 430)  (971 430)  LC_7 Logic Functioning bit
 (45 14)  (973 430)  (973 430)  LC_7 Logic Functioning bit
 (14 15)  (942 431)  (942 431)  routing T_18_26.sp4_v_b_36 <X> T_18_26.lc_trk_g3_4
 (16 15)  (944 431)  (944 431)  routing T_18_26.sp4_v_b_36 <X> T_18_26.lc_trk_g3_4
 (17 15)  (945 431)  (945 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (26 15)  (954 431)  (954 431)  routing T_18_26.lc_trk_g0_3 <X> T_18_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 431)  (957 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 431)  (958 431)  routing T_18_26.lc_trk_g0_6 <X> T_18_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 431)  (959 431)  routing T_18_26.lc_trk_g0_2 <X> T_18_26.wire_logic_cluster/lc_7/in_3
 (37 15)  (965 431)  (965 431)  LC_7 Logic Functioning bit
 (39 15)  (967 431)  (967 431)  LC_7 Logic Functioning bit
 (45 15)  (973 431)  (973 431)  LC_7 Logic Functioning bit


LogicTile_19_26

 (15 0)  (997 416)  (997 416)  routing T_19_26.bot_op_1 <X> T_19_26.lc_trk_g0_1
 (17 0)  (999 416)  (999 416)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (27 0)  (1009 416)  (1009 416)  routing T_19_26.lc_trk_g3_6 <X> T_19_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 416)  (1010 416)  routing T_19_26.lc_trk_g3_6 <X> T_19_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 416)  (1011 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 416)  (1012 416)  routing T_19_26.lc_trk_g3_6 <X> T_19_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 416)  (1014 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 416)  (1015 416)  routing T_19_26.lc_trk_g3_0 <X> T_19_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 416)  (1016 416)  routing T_19_26.lc_trk_g3_0 <X> T_19_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 416)  (1018 416)  LC_0 Logic Functioning bit
 (38 0)  (1020 416)  (1020 416)  LC_0 Logic Functioning bit
 (45 0)  (1027 416)  (1027 416)  LC_0 Logic Functioning bit
 (30 1)  (1012 417)  (1012 417)  routing T_19_26.lc_trk_g3_6 <X> T_19_26.wire_logic_cluster/lc_0/in_1
 (36 1)  (1018 417)  (1018 417)  LC_0 Logic Functioning bit
 (38 1)  (1020 417)  (1020 417)  LC_0 Logic Functioning bit
 (45 1)  (1027 417)  (1027 417)  LC_0 Logic Functioning bit
 (1 2)  (983 418)  (983 418)  routing T_19_26.glb_netwk_5 <X> T_19_26.wire_logic_cluster/lc_7/clk
 (2 2)  (984 418)  (984 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (996 418)  (996 418)  routing T_19_26.wire_logic_cluster/lc_4/out <X> T_19_26.lc_trk_g0_4
 (0 3)  (982 419)  (982 419)  routing T_19_26.glb_netwk_5 <X> T_19_26.wire_logic_cluster/lc_7/clk
 (17 3)  (999 419)  (999 419)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (14 7)  (996 423)  (996 423)  routing T_19_26.sp4_r_v_b_28 <X> T_19_26.lc_trk_g1_4
 (17 7)  (999 423)  (999 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (14 8)  (996 424)  (996 424)  routing T_19_26.wire_logic_cluster/lc_0/out <X> T_19_26.lc_trk_g2_0
 (29 8)  (1011 424)  (1011 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 424)  (1014 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 424)  (1015 424)  routing T_19_26.lc_trk_g3_0 <X> T_19_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 424)  (1016 424)  routing T_19_26.lc_trk_g3_0 <X> T_19_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 424)  (1018 424)  LC_4 Logic Functioning bit
 (38 8)  (1020 424)  (1020 424)  LC_4 Logic Functioning bit
 (45 8)  (1027 424)  (1027 424)  LC_4 Logic Functioning bit
 (17 9)  (999 425)  (999 425)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (36 9)  (1018 425)  (1018 425)  LC_4 Logic Functioning bit
 (38 9)  (1020 425)  (1020 425)  LC_4 Logic Functioning bit
 (45 9)  (1027 425)  (1027 425)  LC_4 Logic Functioning bit
 (32 10)  (1014 426)  (1014 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 426)  (1015 426)  routing T_19_26.lc_trk_g2_0 <X> T_19_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 426)  (1018 426)  LC_5 Logic Functioning bit
 (38 10)  (1020 426)  (1020 426)  LC_5 Logic Functioning bit
 (45 10)  (1027 426)  (1027 426)  LC_5 Logic Functioning bit
 (13 11)  (995 427)  (995 427)  routing T_19_26.sp4_v_b_3 <X> T_19_26.sp4_h_l_45
 (27 11)  (1009 427)  (1009 427)  routing T_19_26.lc_trk_g3_0 <X> T_19_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 427)  (1010 427)  routing T_19_26.lc_trk_g3_0 <X> T_19_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 427)  (1011 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (1019 427)  (1019 427)  LC_5 Logic Functioning bit
 (39 11)  (1021 427)  (1021 427)  LC_5 Logic Functioning bit
 (45 11)  (1027 427)  (1027 427)  LC_5 Logic Functioning bit
 (48 11)  (1030 427)  (1030 427)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (2 12)  (984 428)  (984 428)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (13 12)  (995 428)  (995 428)  routing T_19_26.sp4_h_l_46 <X> T_19_26.sp4_v_b_11
 (14 12)  (996 428)  (996 428)  routing T_19_26.rgt_op_0 <X> T_19_26.lc_trk_g3_0
 (27 12)  (1009 428)  (1009 428)  routing T_19_26.lc_trk_g1_4 <X> T_19_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 428)  (1011 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 428)  (1012 428)  routing T_19_26.lc_trk_g1_4 <X> T_19_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 428)  (1014 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 428)  (1015 428)  routing T_19_26.lc_trk_g3_0 <X> T_19_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 428)  (1016 428)  routing T_19_26.lc_trk_g3_0 <X> T_19_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 428)  (1018 428)  LC_6 Logic Functioning bit
 (38 12)  (1020 428)  (1020 428)  LC_6 Logic Functioning bit
 (45 12)  (1027 428)  (1027 428)  LC_6 Logic Functioning bit
 (12 13)  (994 429)  (994 429)  routing T_19_26.sp4_h_l_46 <X> T_19_26.sp4_v_b_11
 (15 13)  (997 429)  (997 429)  routing T_19_26.rgt_op_0 <X> T_19_26.lc_trk_g3_0
 (17 13)  (999 429)  (999 429)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (36 13)  (1018 429)  (1018 429)  LC_6 Logic Functioning bit
 (38 13)  (1020 429)  (1020 429)  LC_6 Logic Functioning bit
 (45 13)  (1027 429)  (1027 429)  LC_6 Logic Functioning bit
 (0 14)  (982 430)  (982 430)  routing T_19_26.glb_netwk_4 <X> T_19_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 430)  (983 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (1007 430)  (1007 430)  routing T_19_26.wire_logic_cluster/lc_6/out <X> T_19_26.lc_trk_g3_6
 (31 14)  (1013 430)  (1013 430)  routing T_19_26.lc_trk_g0_4 <X> T_19_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 430)  (1014 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 430)  (1018 430)  LC_7 Logic Functioning bit
 (38 14)  (1020 430)  (1020 430)  LC_7 Logic Functioning bit
 (45 14)  (1027 430)  (1027 430)  LC_7 Logic Functioning bit
 (22 15)  (1004 431)  (1004 431)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (1009 431)  (1009 431)  routing T_19_26.lc_trk_g3_0 <X> T_19_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 431)  (1010 431)  routing T_19_26.lc_trk_g3_0 <X> T_19_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 431)  (1011 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (1019 431)  (1019 431)  LC_7 Logic Functioning bit
 (39 15)  (1021 431)  (1021 431)  LC_7 Logic Functioning bit
 (45 15)  (1027 431)  (1027 431)  LC_7 Logic Functioning bit


LogicTile_20_26

 (32 0)  (1068 416)  (1068 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 416)  (1070 416)  routing T_20_26.lc_trk_g1_2 <X> T_20_26.wire_logic_cluster/lc_0/in_3
 (41 0)  (1077 416)  (1077 416)  LC_0 Logic Functioning bit
 (43 0)  (1079 416)  (1079 416)  LC_0 Logic Functioning bit
 (47 0)  (1083 416)  (1083 416)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (1084 416)  (1084 416)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (22 1)  (1058 417)  (1058 417)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (1059 417)  (1059 417)  routing T_20_26.sp12_h_l_17 <X> T_20_26.lc_trk_g0_2
 (25 1)  (1061 417)  (1061 417)  routing T_20_26.sp12_h_l_17 <X> T_20_26.lc_trk_g0_2
 (26 1)  (1062 417)  (1062 417)  routing T_20_26.lc_trk_g0_2 <X> T_20_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 417)  (1065 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 417)  (1067 417)  routing T_20_26.lc_trk_g1_2 <X> T_20_26.wire_logic_cluster/lc_0/in_3
 (40 1)  (1076 417)  (1076 417)  LC_0 Logic Functioning bit
 (42 1)  (1078 417)  (1078 417)  LC_0 Logic Functioning bit
 (47 1)  (1083 417)  (1083 417)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (1084 417)  (1084 417)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (8 3)  (1044 419)  (1044 419)  routing T_20_26.sp4_v_b_10 <X> T_20_26.sp4_v_t_36
 (10 3)  (1046 419)  (1046 419)  routing T_20_26.sp4_v_b_10 <X> T_20_26.sp4_v_t_36
 (25 4)  (1061 420)  (1061 420)  routing T_20_26.sp4_v_b_10 <X> T_20_26.lc_trk_g1_2
 (22 5)  (1058 421)  (1058 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1059 421)  (1059 421)  routing T_20_26.sp4_v_b_10 <X> T_20_26.lc_trk_g1_2
 (25 5)  (1061 421)  (1061 421)  routing T_20_26.sp4_v_b_10 <X> T_20_26.lc_trk_g1_2
 (28 6)  (1064 422)  (1064 422)  routing T_20_26.lc_trk_g2_2 <X> T_20_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 422)  (1065 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 422)  (1068 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 422)  (1069 422)  routing T_20_26.lc_trk_g2_0 <X> T_20_26.wire_logic_cluster/lc_3/in_3
 (40 6)  (1076 422)  (1076 422)  LC_3 Logic Functioning bit
 (42 6)  (1078 422)  (1078 422)  LC_3 Logic Functioning bit
 (30 7)  (1066 423)  (1066 423)  routing T_20_26.lc_trk_g2_2 <X> T_20_26.wire_logic_cluster/lc_3/in_1
 (40 7)  (1076 423)  (1076 423)  LC_3 Logic Functioning bit
 (42 7)  (1078 423)  (1078 423)  LC_3 Logic Functioning bit
 (15 8)  (1051 424)  (1051 424)  routing T_20_26.tnr_op_1 <X> T_20_26.lc_trk_g2_1
 (17 8)  (1053 424)  (1053 424)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (26 8)  (1062 424)  (1062 424)  routing T_20_26.lc_trk_g3_7 <X> T_20_26.wire_logic_cluster/lc_4/in_0
 (28 8)  (1064 424)  (1064 424)  routing T_20_26.lc_trk_g2_1 <X> T_20_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 424)  (1065 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 424)  (1067 424)  routing T_20_26.lc_trk_g2_5 <X> T_20_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 424)  (1068 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 424)  (1069 424)  routing T_20_26.lc_trk_g2_5 <X> T_20_26.wire_logic_cluster/lc_4/in_3
 (50 8)  (1086 424)  (1086 424)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (1051 425)  (1051 425)  routing T_20_26.tnr_op_0 <X> T_20_26.lc_trk_g2_0
 (17 9)  (1053 425)  (1053 425)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (1058 425)  (1058 425)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (1060 425)  (1060 425)  routing T_20_26.tnr_op_2 <X> T_20_26.lc_trk_g2_2
 (26 9)  (1062 425)  (1062 425)  routing T_20_26.lc_trk_g3_7 <X> T_20_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 425)  (1063 425)  routing T_20_26.lc_trk_g3_7 <X> T_20_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 425)  (1064 425)  routing T_20_26.lc_trk_g3_7 <X> T_20_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 425)  (1065 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (1073 425)  (1073 425)  LC_4 Logic Functioning bit
 (48 9)  (1084 425)  (1084 425)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (1051 426)  (1051 426)  routing T_20_26.rgt_op_5 <X> T_20_26.lc_trk_g2_5
 (17 10)  (1053 426)  (1053 426)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1054 426)  (1054 426)  routing T_20_26.rgt_op_5 <X> T_20_26.lc_trk_g2_5
 (22 14)  (1058 430)  (1058 430)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (1060 430)  (1060 430)  routing T_20_26.tnr_op_7 <X> T_20_26.lc_trk_g3_7


LogicTile_21_26

 (15 0)  (1105 416)  (1105 416)  routing T_21_26.top_op_1 <X> T_21_26.lc_trk_g0_1
 (17 0)  (1107 416)  (1107 416)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (1112 416)  (1112 416)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1114 416)  (1114 416)  routing T_21_26.bot_op_3 <X> T_21_26.lc_trk_g0_3
 (18 1)  (1108 417)  (1108 417)  routing T_21_26.top_op_1 <X> T_21_26.lc_trk_g0_1
 (15 2)  (1105 418)  (1105 418)  routing T_21_26.top_op_5 <X> T_21_26.lc_trk_g0_5
 (17 2)  (1107 418)  (1107 418)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (14 3)  (1104 419)  (1104 419)  routing T_21_26.top_op_4 <X> T_21_26.lc_trk_g0_4
 (15 3)  (1105 419)  (1105 419)  routing T_21_26.top_op_4 <X> T_21_26.lc_trk_g0_4
 (17 3)  (1107 419)  (1107 419)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (1108 419)  (1108 419)  routing T_21_26.top_op_5 <X> T_21_26.lc_trk_g0_5
 (14 4)  (1104 420)  (1104 420)  routing T_21_26.lft_op_0 <X> T_21_26.lc_trk_g1_0
 (22 4)  (1112 420)  (1112 420)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1114 420)  (1114 420)  routing T_21_26.top_op_3 <X> T_21_26.lc_trk_g1_3
 (15 5)  (1105 421)  (1105 421)  routing T_21_26.lft_op_0 <X> T_21_26.lc_trk_g1_0
 (17 5)  (1107 421)  (1107 421)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (1111 421)  (1111 421)  routing T_21_26.top_op_3 <X> T_21_26.lc_trk_g1_3
 (22 6)  (1112 422)  (1112 422)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1114 422)  (1114 422)  routing T_21_26.top_op_7 <X> T_21_26.lc_trk_g1_7
 (26 6)  (1116 422)  (1116 422)  routing T_21_26.lc_trk_g0_5 <X> T_21_26.wire_logic_cluster/lc_3/in_0
 (29 6)  (1119 422)  (1119 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 422)  (1120 422)  routing T_21_26.lc_trk_g0_4 <X> T_21_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 422)  (1122 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 422)  (1124 422)  routing T_21_26.lc_trk_g1_3 <X> T_21_26.wire_logic_cluster/lc_3/in_3
 (40 6)  (1130 422)  (1130 422)  LC_3 Logic Functioning bit
 (21 7)  (1111 423)  (1111 423)  routing T_21_26.top_op_7 <X> T_21_26.lc_trk_g1_7
 (22 7)  (1112 423)  (1112 423)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1114 423)  (1114 423)  routing T_21_26.top_op_6 <X> T_21_26.lc_trk_g1_6
 (25 7)  (1115 423)  (1115 423)  routing T_21_26.top_op_6 <X> T_21_26.lc_trk_g1_6
 (29 7)  (1119 423)  (1119 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1121 423)  (1121 423)  routing T_21_26.lc_trk_g1_3 <X> T_21_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (1122 423)  (1122 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (4 8)  (1094 424)  (1094 424)  routing T_21_26.sp4_h_l_43 <X> T_21_26.sp4_v_b_6
 (26 8)  (1116 424)  (1116 424)  routing T_21_26.lc_trk_g1_7 <X> T_21_26.wire_logic_cluster/lc_4/in_0
 (29 8)  (1119 424)  (1119 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 424)  (1122 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 424)  (1124 424)  routing T_21_26.lc_trk_g1_0 <X> T_21_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 424)  (1126 424)  LC_4 Logic Functioning bit
 (37 8)  (1127 424)  (1127 424)  LC_4 Logic Functioning bit
 (39 8)  (1129 424)  (1129 424)  LC_4 Logic Functioning bit
 (40 8)  (1130 424)  (1130 424)  LC_4 Logic Functioning bit
 (41 8)  (1131 424)  (1131 424)  LC_4 Logic Functioning bit
 (42 8)  (1132 424)  (1132 424)  LC_4 Logic Functioning bit
 (43 8)  (1133 424)  (1133 424)  LC_4 Logic Functioning bit
 (50 8)  (1140 424)  (1140 424)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (1141 424)  (1141 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (5 9)  (1095 425)  (1095 425)  routing T_21_26.sp4_h_l_43 <X> T_21_26.sp4_v_b_6
 (26 9)  (1116 425)  (1116 425)  routing T_21_26.lc_trk_g1_7 <X> T_21_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 425)  (1117 425)  routing T_21_26.lc_trk_g1_7 <X> T_21_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 425)  (1119 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 425)  (1120 425)  routing T_21_26.lc_trk_g0_3 <X> T_21_26.wire_logic_cluster/lc_4/in_1
 (36 9)  (1126 425)  (1126 425)  LC_4 Logic Functioning bit
 (38 9)  (1128 425)  (1128 425)  LC_4 Logic Functioning bit
 (40 9)  (1130 425)  (1130 425)  LC_4 Logic Functioning bit
 (41 9)  (1131 425)  (1131 425)  LC_4 Logic Functioning bit
 (42 9)  (1132 425)  (1132 425)  LC_4 Logic Functioning bit
 (43 9)  (1133 425)  (1133 425)  LC_4 Logic Functioning bit
 (26 10)  (1116 426)  (1116 426)  routing T_21_26.lc_trk_g0_5 <X> T_21_26.wire_logic_cluster/lc_5/in_0
 (29 10)  (1119 426)  (1119 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 426)  (1120 426)  routing T_21_26.lc_trk_g0_4 <X> T_21_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 426)  (1122 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 426)  (1124 426)  routing T_21_26.lc_trk_g1_3 <X> T_21_26.wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 426)  (1125 426)  routing T_21_26.lc_trk_g1_6 <X> T_21_26.input_2_5
 (40 10)  (1130 426)  (1130 426)  LC_5 Logic Functioning bit
 (5 11)  (1095 427)  (1095 427)  routing T_21_26.sp4_h_l_43 <X> T_21_26.sp4_v_t_43
 (29 11)  (1119 427)  (1119 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 427)  (1121 427)  routing T_21_26.lc_trk_g1_3 <X> T_21_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 427)  (1122 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (1124 427)  (1124 427)  routing T_21_26.lc_trk_g1_6 <X> T_21_26.input_2_5
 (35 11)  (1125 427)  (1125 427)  routing T_21_26.lc_trk_g1_6 <X> T_21_26.input_2_5


LogicTile_22_26

 (13 12)  (1157 428)  (1157 428)  routing T_22_26.sp4_h_l_46 <X> T_22_26.sp4_v_b_11
 (12 13)  (1156 429)  (1156 429)  routing T_22_26.sp4_h_l_46 <X> T_22_26.sp4_v_b_11


IO_Tile_0_25



LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25

 (6 0)  (606 400)  (606 400)  routing T_12_25.sp4_v_t_44 <X> T_12_25.sp4_v_b_0
 (5 1)  (605 401)  (605 401)  routing T_12_25.sp4_v_t_44 <X> T_12_25.sp4_v_b_0


LogicTile_13_25

 (26 0)  (680 400)  (680 400)  routing T_13_25.lc_trk_g1_5 <X> T_13_25.wire_logic_cluster/lc_0/in_0
 (31 0)  (685 400)  (685 400)  routing T_13_25.lc_trk_g1_4 <X> T_13_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 400)  (686 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 400)  (688 400)  routing T_13_25.lc_trk_g1_4 <X> T_13_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 400)  (690 400)  LC_0 Logic Functioning bit
 (38 0)  (692 400)  (692 400)  LC_0 Logic Functioning bit
 (40 0)  (694 400)  (694 400)  LC_0 Logic Functioning bit
 (41 0)  (695 400)  (695 400)  LC_0 Logic Functioning bit
 (42 0)  (696 400)  (696 400)  LC_0 Logic Functioning bit
 (43 0)  (697 400)  (697 400)  LC_0 Logic Functioning bit
 (27 1)  (681 401)  (681 401)  routing T_13_25.lc_trk_g1_5 <X> T_13_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 401)  (683 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (691 401)  (691 401)  LC_0 Logic Functioning bit
 (39 1)  (693 401)  (693 401)  LC_0 Logic Functioning bit
 (40 1)  (694 401)  (694 401)  LC_0 Logic Functioning bit
 (41 1)  (695 401)  (695 401)  LC_0 Logic Functioning bit
 (42 1)  (696 401)  (696 401)  LC_0 Logic Functioning bit
 (43 1)  (697 401)  (697 401)  LC_0 Logic Functioning bit
 (51 1)  (705 401)  (705 401)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (15 6)  (669 406)  (669 406)  routing T_13_25.bot_op_5 <X> T_13_25.lc_trk_g1_5
 (17 6)  (671 406)  (671 406)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (14 7)  (668 407)  (668 407)  routing T_13_25.sp12_h_r_20 <X> T_13_25.lc_trk_g1_4
 (16 7)  (670 407)  (670 407)  routing T_13_25.sp12_h_r_20 <X> T_13_25.lc_trk_g1_4
 (17 7)  (671 407)  (671 407)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (7 11)  (661 411)  (661 411)  Column buffer control bit: LH_colbuf_cntl_2



LogicTile_14_25

 (7 12)  (715 412)  (715 412)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (715 413)  (715 413)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_15_25

 (17 0)  (779 400)  (779 400)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (780 400)  (780 400)  routing T_15_25.bnr_op_1 <X> T_15_25.lc_trk_g0_1
 (31 0)  (793 400)  (793 400)  routing T_15_25.lc_trk_g0_5 <X> T_15_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 400)  (794 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (798 400)  (798 400)  LC_0 Logic Functioning bit
 (38 0)  (800 400)  (800 400)  LC_0 Logic Functioning bit
 (45 0)  (807 400)  (807 400)  LC_0 Logic Functioning bit
 (18 1)  (780 401)  (780 401)  routing T_15_25.bnr_op_1 <X> T_15_25.lc_trk_g0_1
 (26 1)  (788 401)  (788 401)  routing T_15_25.lc_trk_g1_3 <X> T_15_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 401)  (789 401)  routing T_15_25.lc_trk_g1_3 <X> T_15_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 401)  (791 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (799 401)  (799 401)  LC_0 Logic Functioning bit
 (39 1)  (801 401)  (801 401)  LC_0 Logic Functioning bit
 (45 1)  (807 401)  (807 401)  LC_0 Logic Functioning bit
 (1 2)  (763 402)  (763 402)  routing T_15_25.glb_netwk_5 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (2 2)  (764 402)  (764 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (3 2)  (765 402)  (765 402)  routing T_15_25.sp12_h_r_0 <X> T_15_25.sp12_h_l_23
 (14 2)  (776 402)  (776 402)  routing T_15_25.wire_logic_cluster/lc_4/out <X> T_15_25.lc_trk_g0_4
 (15 2)  (777 402)  (777 402)  routing T_15_25.top_op_5 <X> T_15_25.lc_trk_g0_5
 (17 2)  (779 402)  (779 402)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (0 3)  (762 403)  (762 403)  routing T_15_25.glb_netwk_5 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (3 3)  (765 403)  (765 403)  routing T_15_25.sp12_h_r_0 <X> T_15_25.sp12_h_l_23
 (17 3)  (779 403)  (779 403)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (780 403)  (780 403)  routing T_15_25.top_op_5 <X> T_15_25.lc_trk_g0_5
 (14 4)  (776 404)  (776 404)  routing T_15_25.wire_logic_cluster/lc_0/out <X> T_15_25.lc_trk_g1_0
 (22 4)  (784 404)  (784 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (17 5)  (779 405)  (779 405)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (783 405)  (783 405)  routing T_15_25.sp4_r_v_b_27 <X> T_15_25.lc_trk_g1_3
 (22 6)  (784 406)  (784 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 8)  (788 408)  (788 408)  routing T_15_25.lc_trk_g1_7 <X> T_15_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 408)  (789 408)  routing T_15_25.lc_trk_g1_0 <X> T_15_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 408)  (791 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 408)  (793 408)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 408)  (794 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 408)  (795 408)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_4/in_3
 (41 8)  (803 408)  (803 408)  LC_4 Logic Functioning bit
 (43 8)  (805 408)  (805 408)  LC_4 Logic Functioning bit
 (45 8)  (807 408)  (807 408)  LC_4 Logic Functioning bit
 (26 9)  (788 409)  (788 409)  routing T_15_25.lc_trk_g1_7 <X> T_15_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 409)  (789 409)  routing T_15_25.lc_trk_g1_7 <X> T_15_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 409)  (791 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 409)  (793 409)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 409)  (798 409)  LC_4 Logic Functioning bit
 (38 9)  (800 409)  (800 409)  LC_4 Logic Functioning bit
 (40 9)  (802 409)  (802 409)  LC_4 Logic Functioning bit
 (42 9)  (804 409)  (804 409)  LC_4 Logic Functioning bit
 (45 9)  (807 409)  (807 409)  LC_4 Logic Functioning bit
 (22 10)  (784 410)  (784 410)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (786 410)  (786 410)  routing T_15_25.tnl_op_7 <X> T_15_25.lc_trk_g2_7
 (27 10)  (789 410)  (789 410)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 410)  (790 410)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 410)  (791 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 410)  (792 410)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 410)  (794 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 410)  (796 410)  routing T_15_25.lc_trk_g1_3 <X> T_15_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 410)  (798 410)  LC_5 Logic Functioning bit
 (38 10)  (800 410)  (800 410)  LC_5 Logic Functioning bit
 (45 10)  (807 410)  (807 410)  LC_5 Logic Functioning bit
 (21 11)  (783 411)  (783 411)  routing T_15_25.tnl_op_7 <X> T_15_25.lc_trk_g2_7
 (30 11)  (792 411)  (792 411)  routing T_15_25.lc_trk_g3_7 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 411)  (793 411)  routing T_15_25.lc_trk_g1_3 <X> T_15_25.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 411)  (798 411)  LC_5 Logic Functioning bit
 (38 11)  (800 411)  (800 411)  LC_5 Logic Functioning bit
 (45 11)  (807 411)  (807 411)  LC_5 Logic Functioning bit
 (7 12)  (769 412)  (769 412)  Column buffer control bit: LH_colbuf_cntl_5

 (26 12)  (788 412)  (788 412)  routing T_15_25.lc_trk_g1_7 <X> T_15_25.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 412)  (791 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 412)  (793 412)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 412)  (794 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 412)  (795 412)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_6/in_3
 (41 12)  (803 412)  (803 412)  LC_6 Logic Functioning bit
 (43 12)  (805 412)  (805 412)  LC_6 Logic Functioning bit
 (45 12)  (807 412)  (807 412)  LC_6 Logic Functioning bit
 (7 13)  (769 413)  (769 413)  Column buffer control bit: LH_colbuf_cntl_4

 (26 13)  (788 413)  (788 413)  routing T_15_25.lc_trk_g1_7 <X> T_15_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 413)  (789 413)  routing T_15_25.lc_trk_g1_7 <X> T_15_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 413)  (791 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 413)  (793 413)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 413)  (798 413)  LC_6 Logic Functioning bit
 (38 13)  (800 413)  (800 413)  LC_6 Logic Functioning bit
 (40 13)  (802 413)  (802 413)  LC_6 Logic Functioning bit
 (42 13)  (804 413)  (804 413)  LC_6 Logic Functioning bit
 (45 13)  (807 413)  (807 413)  LC_6 Logic Functioning bit
 (0 14)  (762 414)  (762 414)  routing T_15_25.glb_netwk_4 <X> T_15_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 414)  (763 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (784 414)  (784 414)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (786 414)  (786 414)  routing T_15_25.tnr_op_7 <X> T_15_25.lc_trk_g3_7
 (26 14)  (788 414)  (788 414)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 414)  (791 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 414)  (792 414)  routing T_15_25.lc_trk_g0_4 <X> T_15_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 414)  (793 414)  routing T_15_25.lc_trk_g1_7 <X> T_15_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 414)  (794 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 414)  (796 414)  routing T_15_25.lc_trk_g1_7 <X> T_15_25.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 414)  (799 414)  LC_7 Logic Functioning bit
 (39 14)  (801 414)  (801 414)  LC_7 Logic Functioning bit
 (41 14)  (803 414)  (803 414)  LC_7 Logic Functioning bit
 (43 14)  (805 414)  (805 414)  LC_7 Logic Functioning bit
 (45 14)  (807 414)  (807 414)  LC_7 Logic Functioning bit
 (26 15)  (788 415)  (788 415)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 415)  (790 415)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 415)  (791 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 415)  (793 415)  routing T_15_25.lc_trk_g1_7 <X> T_15_25.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 415)  (798 415)  LC_7 Logic Functioning bit
 (38 15)  (800 415)  (800 415)  LC_7 Logic Functioning bit
 (45 15)  (807 415)  (807 415)  LC_7 Logic Functioning bit


LogicTile_16_25

 (21 0)  (837 400)  (837 400)  routing T_16_25.wire_logic_cluster/lc_3/out <X> T_16_25.lc_trk_g0_3
 (22 0)  (838 400)  (838 400)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (842 400)  (842 400)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 400)  (845 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 400)  (847 400)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 400)  (848 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 400)  (849 400)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 400)  (850 400)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_0/in_3
 (41 0)  (857 400)  (857 400)  LC_0 Logic Functioning bit
 (43 0)  (859 400)  (859 400)  LC_0 Logic Functioning bit
 (45 0)  (861 400)  (861 400)  LC_0 Logic Functioning bit
 (27 1)  (843 401)  (843 401)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 401)  (844 401)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 401)  (845 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 401)  (846 401)  routing T_16_25.lc_trk_g0_3 <X> T_16_25.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 401)  (847 401)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 401)  (852 401)  LC_0 Logic Functioning bit
 (38 1)  (854 401)  (854 401)  LC_0 Logic Functioning bit
 (40 1)  (856 401)  (856 401)  LC_0 Logic Functioning bit
 (42 1)  (858 401)  (858 401)  LC_0 Logic Functioning bit
 (45 1)  (861 401)  (861 401)  LC_0 Logic Functioning bit
 (1 2)  (817 402)  (817 402)  routing T_16_25.glb_netwk_5 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (2 2)  (818 402)  (818 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (26 2)  (842 402)  (842 402)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 402)  (843 402)  routing T_16_25.lc_trk_g1_5 <X> T_16_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 402)  (845 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 402)  (846 402)  routing T_16_25.lc_trk_g1_5 <X> T_16_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 402)  (847 402)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 402)  (848 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 402)  (849 402)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 402)  (850 402)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_1/in_3
 (37 2)  (853 402)  (853 402)  LC_1 Logic Functioning bit
 (39 2)  (855 402)  (855 402)  LC_1 Logic Functioning bit
 (41 2)  (857 402)  (857 402)  LC_1 Logic Functioning bit
 (43 2)  (859 402)  (859 402)  LC_1 Logic Functioning bit
 (45 2)  (861 402)  (861 402)  LC_1 Logic Functioning bit
 (0 3)  (816 403)  (816 403)  routing T_16_25.glb_netwk_5 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (26 3)  (842 403)  (842 403)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 403)  (843 403)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 403)  (844 403)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 403)  (845 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 403)  (852 403)  LC_1 Logic Functioning bit
 (38 3)  (854 403)  (854 403)  LC_1 Logic Functioning bit
 (45 3)  (861 403)  (861 403)  LC_1 Logic Functioning bit
 (26 4)  (842 404)  (842 404)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 404)  (843 404)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 404)  (844 404)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 404)  (845 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 404)  (847 404)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 404)  (848 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 404)  (849 404)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 404)  (850 404)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (41 4)  (857 404)  (857 404)  LC_2 Logic Functioning bit
 (43 4)  (859 404)  (859 404)  LC_2 Logic Functioning bit
 (45 4)  (861 404)  (861 404)  LC_2 Logic Functioning bit
 (27 5)  (843 405)  (843 405)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 405)  (844 405)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 405)  (845 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 405)  (846 405)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 405)  (847 405)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 405)  (852 405)  LC_2 Logic Functioning bit
 (38 5)  (854 405)  (854 405)  LC_2 Logic Functioning bit
 (40 5)  (856 405)  (856 405)  LC_2 Logic Functioning bit
 (42 5)  (858 405)  (858 405)  LC_2 Logic Functioning bit
 (45 5)  (861 405)  (861 405)  LC_2 Logic Functioning bit
 (16 6)  (832 406)  (832 406)  routing T_16_25.sp12_h_r_13 <X> T_16_25.lc_trk_g1_5
 (17 6)  (833 406)  (833 406)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (26 6)  (842 406)  (842 406)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 406)  (843 406)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 406)  (844 406)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 406)  (845 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 406)  (846 406)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 406)  (847 406)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 406)  (848 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 406)  (849 406)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 406)  (850 406)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 406)  (853 406)  LC_3 Logic Functioning bit
 (39 6)  (855 406)  (855 406)  LC_3 Logic Functioning bit
 (41 6)  (857 406)  (857 406)  LC_3 Logic Functioning bit
 (43 6)  (859 406)  (859 406)  LC_3 Logic Functioning bit
 (45 6)  (861 406)  (861 406)  LC_3 Logic Functioning bit
 (26 7)  (842 407)  (842 407)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 407)  (843 407)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 407)  (844 407)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 407)  (845 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 407)  (846 407)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 407)  (852 407)  LC_3 Logic Functioning bit
 (38 7)  (854 407)  (854 407)  LC_3 Logic Functioning bit
 (45 7)  (861 407)  (861 407)  LC_3 Logic Functioning bit
 (25 8)  (841 408)  (841 408)  routing T_16_25.wire_logic_cluster/lc_2/out <X> T_16_25.lc_trk_g2_2
 (22 9)  (838 409)  (838 409)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (7 12)  (823 412)  (823 412)  Column buffer control bit: LH_colbuf_cntl_5

 (21 12)  (837 412)  (837 412)  routing T_16_25.sp4_v_t_14 <X> T_16_25.lc_trk_g3_3
 (22 12)  (838 412)  (838 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (839 412)  (839 412)  routing T_16_25.sp4_v_t_14 <X> T_16_25.lc_trk_g3_3
 (25 12)  (841 412)  (841 412)  routing T_16_25.bnl_op_2 <X> T_16_25.lc_trk_g3_2
 (7 13)  (823 413)  (823 413)  Column buffer control bit: LH_colbuf_cntl_4

 (22 13)  (838 413)  (838 413)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (841 413)  (841 413)  routing T_16_25.bnl_op_2 <X> T_16_25.lc_trk_g3_2
 (0 14)  (816 414)  (816 414)  routing T_16_25.glb_netwk_4 <X> T_16_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 414)  (817 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 414)  (831 414)  routing T_16_25.sp12_v_t_2 <X> T_16_25.lc_trk_g3_5
 (17 14)  (833 414)  (833 414)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (834 414)  (834 414)  routing T_16_25.sp12_v_t_2 <X> T_16_25.lc_trk_g3_5
 (22 14)  (838 414)  (838 414)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (840 414)  (840 414)  routing T_16_25.tnl_op_7 <X> T_16_25.lc_trk_g3_7
 (28 14)  (844 414)  (844 414)  routing T_16_25.lc_trk_g2_2 <X> T_16_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 414)  (845 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 414)  (848 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 414)  (849 414)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 414)  (850 414)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 414)  (852 414)  LC_7 Logic Functioning bit
 (38 14)  (854 414)  (854 414)  LC_7 Logic Functioning bit
 (45 14)  (861 414)  (861 414)  LC_7 Logic Functioning bit
 (47 14)  (863 414)  (863 414)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (18 15)  (834 415)  (834 415)  routing T_16_25.sp12_v_t_2 <X> T_16_25.lc_trk_g3_5
 (21 15)  (837 415)  (837 415)  routing T_16_25.tnl_op_7 <X> T_16_25.lc_trk_g3_7
 (22 15)  (838 415)  (838 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (30 15)  (846 415)  (846 415)  routing T_16_25.lc_trk_g2_2 <X> T_16_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 415)  (847 415)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 415)  (852 415)  LC_7 Logic Functioning bit
 (38 15)  (854 415)  (854 415)  LC_7 Logic Functioning bit
 (45 15)  (861 415)  (861 415)  LC_7 Logic Functioning bit


LogicTile_17_25

 (8 0)  (882 400)  (882 400)  routing T_17_25.sp4_v_b_7 <X> T_17_25.sp4_h_r_1
 (9 0)  (883 400)  (883 400)  routing T_17_25.sp4_v_b_7 <X> T_17_25.sp4_h_r_1
 (10 0)  (884 400)  (884 400)  routing T_17_25.sp4_v_b_7 <X> T_17_25.sp4_h_r_1
 (26 0)  (900 400)  (900 400)  routing T_17_25.lc_trk_g2_4 <X> T_17_25.wire_logic_cluster/lc_0/in_0
 (31 0)  (905 400)  (905 400)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 400)  (906 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 400)  (907 400)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 400)  (908 400)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 400)  (910 400)  LC_0 Logic Functioning bit
 (38 0)  (912 400)  (912 400)  LC_0 Logic Functioning bit
 (45 0)  (919 400)  (919 400)  LC_0 Logic Functioning bit
 (14 1)  (888 401)  (888 401)  routing T_17_25.top_op_0 <X> T_17_25.lc_trk_g0_0
 (15 1)  (889 401)  (889 401)  routing T_17_25.top_op_0 <X> T_17_25.lc_trk_g0_0
 (17 1)  (891 401)  (891 401)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (896 401)  (896 401)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (898 401)  (898 401)  routing T_17_25.bot_op_2 <X> T_17_25.lc_trk_g0_2
 (28 1)  (902 401)  (902 401)  routing T_17_25.lc_trk_g2_4 <X> T_17_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 401)  (903 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 401)  (905 401)  routing T_17_25.lc_trk_g3_6 <X> T_17_25.wire_logic_cluster/lc_0/in_3
 (37 1)  (911 401)  (911 401)  LC_0 Logic Functioning bit
 (39 1)  (913 401)  (913 401)  LC_0 Logic Functioning bit
 (45 1)  (919 401)  (919 401)  LC_0 Logic Functioning bit
 (1 2)  (875 402)  (875 402)  routing T_17_25.glb_netwk_5 <X> T_17_25.wire_logic_cluster/lc_7/clk
 (2 2)  (876 402)  (876 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (26 2)  (900 402)  (900 402)  routing T_17_25.lc_trk_g2_7 <X> T_17_25.wire_logic_cluster/lc_1/in_0
 (29 2)  (903 402)  (903 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 402)  (905 402)  routing T_17_25.lc_trk_g0_6 <X> T_17_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 402)  (906 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (41 2)  (915 402)  (915 402)  LC_1 Logic Functioning bit
 (43 2)  (917 402)  (917 402)  LC_1 Logic Functioning bit
 (45 2)  (919 402)  (919 402)  LC_1 Logic Functioning bit
 (0 3)  (874 403)  (874 403)  routing T_17_25.glb_netwk_5 <X> T_17_25.wire_logic_cluster/lc_7/clk
 (22 3)  (896 403)  (896 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (897 403)  (897 403)  routing T_17_25.sp4_v_b_22 <X> T_17_25.lc_trk_g0_6
 (24 3)  (898 403)  (898 403)  routing T_17_25.sp4_v_b_22 <X> T_17_25.lc_trk_g0_6
 (26 3)  (900 403)  (900 403)  routing T_17_25.lc_trk_g2_7 <X> T_17_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 403)  (902 403)  routing T_17_25.lc_trk_g2_7 <X> T_17_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 403)  (903 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 403)  (904 403)  routing T_17_25.lc_trk_g0_2 <X> T_17_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 403)  (905 403)  routing T_17_25.lc_trk_g0_6 <X> T_17_25.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 403)  (910 403)  LC_1 Logic Functioning bit
 (38 3)  (912 403)  (912 403)  LC_1 Logic Functioning bit
 (40 3)  (914 403)  (914 403)  LC_1 Logic Functioning bit
 (42 3)  (916 403)  (916 403)  LC_1 Logic Functioning bit
 (45 3)  (919 403)  (919 403)  LC_1 Logic Functioning bit
 (14 4)  (888 404)  (888 404)  routing T_17_25.lft_op_0 <X> T_17_25.lc_trk_g1_0
 (26 4)  (900 404)  (900 404)  routing T_17_25.lc_trk_g0_6 <X> T_17_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 404)  (901 404)  routing T_17_25.lc_trk_g1_0 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 404)  (903 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 404)  (905 404)  routing T_17_25.lc_trk_g2_7 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 404)  (906 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 404)  (907 404)  routing T_17_25.lc_trk_g2_7 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 404)  (911 404)  LC_2 Logic Functioning bit
 (39 4)  (913 404)  (913 404)  LC_2 Logic Functioning bit
 (41 4)  (915 404)  (915 404)  LC_2 Logic Functioning bit
 (43 4)  (917 404)  (917 404)  LC_2 Logic Functioning bit
 (45 4)  (919 404)  (919 404)  LC_2 Logic Functioning bit
 (15 5)  (889 405)  (889 405)  routing T_17_25.lft_op_0 <X> T_17_25.lc_trk_g1_0
 (17 5)  (891 405)  (891 405)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (900 405)  (900 405)  routing T_17_25.lc_trk_g0_6 <X> T_17_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 405)  (903 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 405)  (905 405)  routing T_17_25.lc_trk_g2_7 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 405)  (910 405)  LC_2 Logic Functioning bit
 (38 5)  (912 405)  (912 405)  LC_2 Logic Functioning bit
 (45 5)  (919 405)  (919 405)  LC_2 Logic Functioning bit
 (51 5)  (925 405)  (925 405)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 8)  (888 408)  (888 408)  routing T_17_25.wire_logic_cluster/lc_0/out <X> T_17_25.lc_trk_g2_0
 (17 8)  (891 408)  (891 408)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 408)  (892 408)  routing T_17_25.wire_logic_cluster/lc_1/out <X> T_17_25.lc_trk_g2_1
 (17 9)  (891 409)  (891 409)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (4 10)  (878 410)  (878 410)  routing T_17_25.sp4_v_b_6 <X> T_17_25.sp4_v_t_43
 (22 10)  (896 410)  (896 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (29 10)  (903 410)  (903 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 410)  (905 410)  routing T_17_25.lc_trk_g2_4 <X> T_17_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 410)  (906 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 410)  (907 410)  routing T_17_25.lc_trk_g2_4 <X> T_17_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 410)  (910 410)  LC_5 Logic Functioning bit
 (38 10)  (912 410)  (912 410)  LC_5 Logic Functioning bit
 (45 10)  (919 410)  (919 410)  LC_5 Logic Functioning bit
 (17 11)  (891 411)  (891 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (36 11)  (910 411)  (910 411)  LC_5 Logic Functioning bit
 (38 11)  (912 411)  (912 411)  LC_5 Logic Functioning bit
 (45 11)  (919 411)  (919 411)  LC_5 Logic Functioning bit
 (46 11)  (920 411)  (920 411)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (7 12)  (881 412)  (881 412)  Column buffer control bit: LH_colbuf_cntl_5

 (26 12)  (900 412)  (900 412)  routing T_17_25.lc_trk_g0_6 <X> T_17_25.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 412)  (902 412)  routing T_17_25.lc_trk_g2_1 <X> T_17_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 412)  (903 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 412)  (905 412)  routing T_17_25.lc_trk_g2_7 <X> T_17_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 412)  (906 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 412)  (907 412)  routing T_17_25.lc_trk_g2_7 <X> T_17_25.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 412)  (911 412)  LC_6 Logic Functioning bit
 (39 12)  (913 412)  (913 412)  LC_6 Logic Functioning bit
 (41 12)  (915 412)  (915 412)  LC_6 Logic Functioning bit
 (43 12)  (917 412)  (917 412)  LC_6 Logic Functioning bit
 (45 12)  (919 412)  (919 412)  LC_6 Logic Functioning bit
 (7 13)  (881 413)  (881 413)  Column buffer control bit: LH_colbuf_cntl_4

 (26 13)  (900 413)  (900 413)  routing T_17_25.lc_trk_g0_6 <X> T_17_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 413)  (903 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 413)  (905 413)  routing T_17_25.lc_trk_g2_7 <X> T_17_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 413)  (910 413)  LC_6 Logic Functioning bit
 (38 13)  (912 413)  (912 413)  LC_6 Logic Functioning bit
 (45 13)  (919 413)  (919 413)  LC_6 Logic Functioning bit
 (0 14)  (874 414)  (874 414)  routing T_17_25.glb_netwk_4 <X> T_17_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 414)  (875 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (877 414)  (877 414)  routing T_17_25.sp12_v_b_1 <X> T_17_25.sp12_v_t_22
 (25 14)  (899 414)  (899 414)  routing T_17_25.wire_logic_cluster/lc_6/out <X> T_17_25.lc_trk_g3_6
 (26 14)  (900 414)  (900 414)  routing T_17_25.lc_trk_g2_7 <X> T_17_25.wire_logic_cluster/lc_7/in_0
 (28 14)  (902 414)  (902 414)  routing T_17_25.lc_trk_g2_0 <X> T_17_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 414)  (903 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 414)  (905 414)  routing T_17_25.lc_trk_g0_6 <X> T_17_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 414)  (906 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (41 14)  (915 414)  (915 414)  LC_7 Logic Functioning bit
 (43 14)  (917 414)  (917 414)  LC_7 Logic Functioning bit
 (45 14)  (919 414)  (919 414)  LC_7 Logic Functioning bit
 (22 15)  (896 415)  (896 415)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (900 415)  (900 415)  routing T_17_25.lc_trk_g2_7 <X> T_17_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 415)  (902 415)  routing T_17_25.lc_trk_g2_7 <X> T_17_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 415)  (903 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 415)  (905 415)  routing T_17_25.lc_trk_g0_6 <X> T_17_25.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 415)  (910 415)  LC_7 Logic Functioning bit
 (38 15)  (912 415)  (912 415)  LC_7 Logic Functioning bit
 (40 15)  (914 415)  (914 415)  LC_7 Logic Functioning bit
 (42 15)  (916 415)  (916 415)  LC_7 Logic Functioning bit
 (45 15)  (919 415)  (919 415)  LC_7 Logic Functioning bit
 (46 15)  (920 415)  (920 415)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_25

 (22 1)  (950 401)  (950 401)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (951 401)  (951 401)  routing T_18_25.sp12_h_r_10 <X> T_18_25.lc_trk_g0_2
 (1 2)  (929 402)  (929 402)  routing T_18_25.glb_netwk_5 <X> T_18_25.wire_logic_cluster/lc_7/clk
 (2 2)  (930 402)  (930 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (942 402)  (942 402)  routing T_18_25.sp4_v_t_1 <X> T_18_25.lc_trk_g0_4
 (21 2)  (949 402)  (949 402)  routing T_18_25.sp4_v_b_15 <X> T_18_25.lc_trk_g0_7
 (22 2)  (950 402)  (950 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (951 402)  (951 402)  routing T_18_25.sp4_v_b_15 <X> T_18_25.lc_trk_g0_7
 (28 2)  (956 402)  (956 402)  routing T_18_25.lc_trk_g2_6 <X> T_18_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 402)  (957 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 402)  (958 402)  routing T_18_25.lc_trk_g2_6 <X> T_18_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 402)  (959 402)  routing T_18_25.lc_trk_g0_4 <X> T_18_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 402)  (960 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (964 402)  (964 402)  LC_1 Logic Functioning bit
 (38 2)  (966 402)  (966 402)  LC_1 Logic Functioning bit
 (45 2)  (973 402)  (973 402)  LC_1 Logic Functioning bit
 (0 3)  (928 403)  (928 403)  routing T_18_25.glb_netwk_5 <X> T_18_25.wire_logic_cluster/lc_7/clk
 (14 3)  (942 403)  (942 403)  routing T_18_25.sp4_v_t_1 <X> T_18_25.lc_trk_g0_4
 (16 3)  (944 403)  (944 403)  routing T_18_25.sp4_v_t_1 <X> T_18_25.lc_trk_g0_4
 (17 3)  (945 403)  (945 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (949 403)  (949 403)  routing T_18_25.sp4_v_b_15 <X> T_18_25.lc_trk_g0_7
 (30 3)  (958 403)  (958 403)  routing T_18_25.lc_trk_g2_6 <X> T_18_25.wire_logic_cluster/lc_1/in_1
 (36 3)  (964 403)  (964 403)  LC_1 Logic Functioning bit
 (38 3)  (966 403)  (966 403)  LC_1 Logic Functioning bit
 (45 3)  (973 403)  (973 403)  LC_1 Logic Functioning bit
 (26 4)  (954 404)  (954 404)  routing T_18_25.lc_trk_g0_4 <X> T_18_25.wire_logic_cluster/lc_2/in_0
 (35 4)  (963 404)  (963 404)  routing T_18_25.lc_trk_g1_7 <X> T_18_25.input_2_2
 (36 4)  (964 404)  (964 404)  LC_2 Logic Functioning bit
 (43 4)  (971 404)  (971 404)  LC_2 Logic Functioning bit
 (45 4)  (973 404)  (973 404)  LC_2 Logic Functioning bit
 (22 5)  (950 405)  (950 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (953 405)  (953 405)  routing T_18_25.sp4_r_v_b_26 <X> T_18_25.lc_trk_g1_2
 (29 5)  (957 405)  (957 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (960 405)  (960 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (962 405)  (962 405)  routing T_18_25.lc_trk_g1_7 <X> T_18_25.input_2_2
 (35 5)  (963 405)  (963 405)  routing T_18_25.lc_trk_g1_7 <X> T_18_25.input_2_2
 (37 5)  (965 405)  (965 405)  LC_2 Logic Functioning bit
 (42 5)  (970 405)  (970 405)  LC_2 Logic Functioning bit
 (45 5)  (973 405)  (973 405)  LC_2 Logic Functioning bit
 (14 6)  (942 406)  (942 406)  routing T_18_25.wire_logic_cluster/lc_4/out <X> T_18_25.lc_trk_g1_4
 (22 6)  (950 406)  (950 406)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (952 406)  (952 406)  routing T_18_25.top_op_7 <X> T_18_25.lc_trk_g1_7
 (28 6)  (956 406)  (956 406)  routing T_18_25.lc_trk_g2_2 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 406)  (957 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 406)  (959 406)  routing T_18_25.lc_trk_g0_4 <X> T_18_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 406)  (960 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (964 406)  (964 406)  LC_3 Logic Functioning bit
 (38 6)  (966 406)  (966 406)  LC_3 Logic Functioning bit
 (45 6)  (973 406)  (973 406)  LC_3 Logic Functioning bit
 (17 7)  (945 407)  (945 407)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (949 407)  (949 407)  routing T_18_25.top_op_7 <X> T_18_25.lc_trk_g1_7
 (30 7)  (958 407)  (958 407)  routing T_18_25.lc_trk_g2_2 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (36 7)  (964 407)  (964 407)  LC_3 Logic Functioning bit
 (38 7)  (966 407)  (966 407)  LC_3 Logic Functioning bit
 (45 7)  (973 407)  (973 407)  LC_3 Logic Functioning bit
 (25 8)  (953 408)  (953 408)  routing T_18_25.rgt_op_2 <X> T_18_25.lc_trk_g2_2
 (27 8)  (955 408)  (955 408)  routing T_18_25.lc_trk_g1_2 <X> T_18_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 408)  (957 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 408)  (959 408)  routing T_18_25.lc_trk_g0_7 <X> T_18_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 408)  (960 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (37 8)  (965 408)  (965 408)  LC_4 Logic Functioning bit
 (39 8)  (967 408)  (967 408)  LC_4 Logic Functioning bit
 (41 8)  (969 408)  (969 408)  LC_4 Logic Functioning bit
 (43 8)  (971 408)  (971 408)  LC_4 Logic Functioning bit
 (45 8)  (973 408)  (973 408)  LC_4 Logic Functioning bit
 (22 9)  (950 409)  (950 409)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (952 409)  (952 409)  routing T_18_25.rgt_op_2 <X> T_18_25.lc_trk_g2_2
 (26 9)  (954 409)  (954 409)  routing T_18_25.lc_trk_g0_2 <X> T_18_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 409)  (957 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 409)  (958 409)  routing T_18_25.lc_trk_g1_2 <X> T_18_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 409)  (959 409)  routing T_18_25.lc_trk_g0_7 <X> T_18_25.wire_logic_cluster/lc_4/in_3
 (37 9)  (965 409)  (965 409)  LC_4 Logic Functioning bit
 (39 9)  (967 409)  (967 409)  LC_4 Logic Functioning bit
 (45 9)  (973 409)  (973 409)  LC_4 Logic Functioning bit
 (25 10)  (953 410)  (953 410)  routing T_18_25.wire_logic_cluster/lc_6/out <X> T_18_25.lc_trk_g2_6
 (27 10)  (955 410)  (955 410)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 410)  (956 410)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 410)  (957 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 410)  (958 410)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 410)  (959 410)  routing T_18_25.lc_trk_g0_4 <X> T_18_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 410)  (960 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (964 410)  (964 410)  LC_5 Logic Functioning bit
 (38 10)  (966 410)  (966 410)  LC_5 Logic Functioning bit
 (45 10)  (973 410)  (973 410)  LC_5 Logic Functioning bit
 (22 11)  (950 411)  (950 411)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (36 11)  (964 411)  (964 411)  LC_5 Logic Functioning bit
 (38 11)  (966 411)  (966 411)  LC_5 Logic Functioning bit
 (45 11)  (973 411)  (973 411)  LC_5 Logic Functioning bit
 (52 11)  (980 411)  (980 411)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (7 12)  (935 412)  (935 412)  Column buffer control bit: LH_colbuf_cntl_5

 (17 12)  (945 412)  (945 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 412)  (946 412)  routing T_18_25.wire_logic_cluster/lc_1/out <X> T_18_25.lc_trk_g3_1
 (26 12)  (954 412)  (954 412)  routing T_18_25.lc_trk_g0_4 <X> T_18_25.wire_logic_cluster/lc_6/in_0
 (31 12)  (959 412)  (959 412)  routing T_18_25.lc_trk_g1_4 <X> T_18_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 412)  (960 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 412)  (962 412)  routing T_18_25.lc_trk_g1_4 <X> T_18_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 412)  (964 412)  LC_6 Logic Functioning bit
 (38 12)  (966 412)  (966 412)  LC_6 Logic Functioning bit
 (45 12)  (973 412)  (973 412)  LC_6 Logic Functioning bit
 (7 13)  (935 413)  (935 413)  Column buffer control bit: LH_colbuf_cntl_4

 (29 13)  (957 413)  (957 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (965 413)  (965 413)  LC_6 Logic Functioning bit
 (39 13)  (967 413)  (967 413)  LC_6 Logic Functioning bit
 (45 13)  (973 413)  (973 413)  LC_6 Logic Functioning bit
 (0 14)  (928 414)  (928 414)  routing T_18_25.glb_netwk_4 <X> T_18_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 414)  (929 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (944 414)  (944 414)  routing T_18_25.sp4_v_b_37 <X> T_18_25.lc_trk_g3_5
 (17 14)  (945 414)  (945 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (946 414)  (946 414)  routing T_18_25.sp4_v_b_37 <X> T_18_25.lc_trk_g3_5
 (27 14)  (955 414)  (955 414)  routing T_18_25.lc_trk_g3_1 <X> T_18_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 414)  (956 414)  routing T_18_25.lc_trk_g3_1 <X> T_18_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 414)  (957 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 414)  (959 414)  routing T_18_25.lc_trk_g0_4 <X> T_18_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 414)  (960 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (964 414)  (964 414)  LC_7 Logic Functioning bit
 (38 14)  (966 414)  (966 414)  LC_7 Logic Functioning bit
 (45 14)  (973 414)  (973 414)  LC_7 Logic Functioning bit
 (51 14)  (979 414)  (979 414)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (946 415)  (946 415)  routing T_18_25.sp4_v_b_37 <X> T_18_25.lc_trk_g3_5
 (36 15)  (964 415)  (964 415)  LC_7 Logic Functioning bit
 (38 15)  (966 415)  (966 415)  LC_7 Logic Functioning bit
 (45 15)  (973 415)  (973 415)  LC_7 Logic Functioning bit


LogicTile_19_25

 (21 0)  (1003 400)  (1003 400)  routing T_19_25.lft_op_3 <X> T_19_25.lc_trk_g0_3
 (22 0)  (1004 400)  (1004 400)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1006 400)  (1006 400)  routing T_19_25.lft_op_3 <X> T_19_25.lc_trk_g0_3
 (1 2)  (983 402)  (983 402)  routing T_19_25.glb_netwk_5 <X> T_19_25.wire_logic_cluster/lc_7/clk
 (2 2)  (984 402)  (984 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (996 402)  (996 402)  routing T_19_25.wire_logic_cluster/lc_4/out <X> T_19_25.lc_trk_g0_4
 (29 2)  (1011 402)  (1011 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 402)  (1012 402)  routing T_19_25.lc_trk_g0_4 <X> T_19_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 402)  (1013 402)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 402)  (1014 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 402)  (1015 402)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 402)  (1016 402)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 402)  (1019 402)  LC_1 Logic Functioning bit
 (39 2)  (1021 402)  (1021 402)  LC_1 Logic Functioning bit
 (41 2)  (1023 402)  (1023 402)  LC_1 Logic Functioning bit
 (43 2)  (1025 402)  (1025 402)  LC_1 Logic Functioning bit
 (45 2)  (1027 402)  (1027 402)  LC_1 Logic Functioning bit
 (0 3)  (982 403)  (982 403)  routing T_19_25.glb_netwk_5 <X> T_19_25.wire_logic_cluster/lc_7/clk
 (17 3)  (999 403)  (999 403)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (1008 403)  (1008 403)  routing T_19_25.lc_trk_g3_2 <X> T_19_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 403)  (1009 403)  routing T_19_25.lc_trk_g3_2 <X> T_19_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 403)  (1010 403)  routing T_19_25.lc_trk_g3_2 <X> T_19_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 403)  (1011 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 403)  (1013 403)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_1/in_3
 (36 3)  (1018 403)  (1018 403)  LC_1 Logic Functioning bit
 (38 3)  (1020 403)  (1020 403)  LC_1 Logic Functioning bit
 (45 3)  (1027 403)  (1027 403)  LC_1 Logic Functioning bit
 (26 4)  (1008 404)  (1008 404)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 404)  (1009 404)  routing T_19_25.lc_trk_g1_6 <X> T_19_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 404)  (1011 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 404)  (1012 404)  routing T_19_25.lc_trk_g1_6 <X> T_19_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 404)  (1014 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 404)  (1015 404)  routing T_19_25.lc_trk_g3_2 <X> T_19_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 404)  (1016 404)  routing T_19_25.lc_trk_g3_2 <X> T_19_25.wire_logic_cluster/lc_2/in_3
 (41 4)  (1023 404)  (1023 404)  LC_2 Logic Functioning bit
 (43 4)  (1025 404)  (1025 404)  LC_2 Logic Functioning bit
 (45 4)  (1027 404)  (1027 404)  LC_2 Logic Functioning bit
 (26 5)  (1008 405)  (1008 405)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 405)  (1009 405)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 405)  (1010 405)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 405)  (1011 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 405)  (1012 405)  routing T_19_25.lc_trk_g1_6 <X> T_19_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 405)  (1013 405)  routing T_19_25.lc_trk_g3_2 <X> T_19_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 405)  (1018 405)  LC_2 Logic Functioning bit
 (38 5)  (1020 405)  (1020 405)  LC_2 Logic Functioning bit
 (40 5)  (1022 405)  (1022 405)  LC_2 Logic Functioning bit
 (42 5)  (1024 405)  (1024 405)  LC_2 Logic Functioning bit
 (45 5)  (1027 405)  (1027 405)  LC_2 Logic Functioning bit
 (22 6)  (1004 406)  (1004 406)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1006 406)  (1006 406)  routing T_19_25.top_op_7 <X> T_19_25.lc_trk_g1_7
 (25 6)  (1007 406)  (1007 406)  routing T_19_25.wire_logic_cluster/lc_6/out <X> T_19_25.lc_trk_g1_6
 (27 6)  (1009 406)  (1009 406)  routing T_19_25.lc_trk_g1_7 <X> T_19_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 406)  (1011 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 406)  (1012 406)  routing T_19_25.lc_trk_g1_7 <X> T_19_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 406)  (1013 406)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 406)  (1014 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 406)  (1015 406)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 406)  (1016 406)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_3/in_3
 (37 6)  (1019 406)  (1019 406)  LC_3 Logic Functioning bit
 (39 6)  (1021 406)  (1021 406)  LC_3 Logic Functioning bit
 (41 6)  (1023 406)  (1023 406)  LC_3 Logic Functioning bit
 (43 6)  (1025 406)  (1025 406)  LC_3 Logic Functioning bit
 (45 6)  (1027 406)  (1027 406)  LC_3 Logic Functioning bit
 (21 7)  (1003 407)  (1003 407)  routing T_19_25.top_op_7 <X> T_19_25.lc_trk_g1_7
 (22 7)  (1004 407)  (1004 407)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (1008 407)  (1008 407)  routing T_19_25.lc_trk_g3_2 <X> T_19_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 407)  (1009 407)  routing T_19_25.lc_trk_g3_2 <X> T_19_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 407)  (1010 407)  routing T_19_25.lc_trk_g3_2 <X> T_19_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 407)  (1011 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 407)  (1012 407)  routing T_19_25.lc_trk_g1_7 <X> T_19_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 407)  (1013 407)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 407)  (1018 407)  LC_3 Logic Functioning bit
 (38 7)  (1020 407)  (1020 407)  LC_3 Logic Functioning bit
 (45 7)  (1027 407)  (1027 407)  LC_3 Logic Functioning bit
 (25 8)  (1007 408)  (1007 408)  routing T_19_25.sp4_h_r_34 <X> T_19_25.lc_trk_g2_2
 (26 8)  (1008 408)  (1008 408)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_4/in_0
 (29 8)  (1011 408)  (1011 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 408)  (1014 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 408)  (1015 408)  routing T_19_25.lc_trk_g3_2 <X> T_19_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 408)  (1016 408)  routing T_19_25.lc_trk_g3_2 <X> T_19_25.wire_logic_cluster/lc_4/in_3
 (41 8)  (1023 408)  (1023 408)  LC_4 Logic Functioning bit
 (43 8)  (1025 408)  (1025 408)  LC_4 Logic Functioning bit
 (45 8)  (1027 408)  (1027 408)  LC_4 Logic Functioning bit
 (15 9)  (997 409)  (997 409)  routing T_19_25.tnr_op_0 <X> T_19_25.lc_trk_g2_0
 (17 9)  (999 409)  (999 409)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (1004 409)  (1004 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1005 409)  (1005 409)  routing T_19_25.sp4_h_r_34 <X> T_19_25.lc_trk_g2_2
 (24 9)  (1006 409)  (1006 409)  routing T_19_25.sp4_h_r_34 <X> T_19_25.lc_trk_g2_2
 (26 9)  (1008 409)  (1008 409)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 409)  (1009 409)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 409)  (1010 409)  routing T_19_25.lc_trk_g3_7 <X> T_19_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 409)  (1011 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 409)  (1012 409)  routing T_19_25.lc_trk_g0_3 <X> T_19_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 409)  (1013 409)  routing T_19_25.lc_trk_g3_2 <X> T_19_25.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 409)  (1018 409)  LC_4 Logic Functioning bit
 (38 9)  (1020 409)  (1020 409)  LC_4 Logic Functioning bit
 (40 9)  (1022 409)  (1022 409)  LC_4 Logic Functioning bit
 (42 9)  (1024 409)  (1024 409)  LC_4 Logic Functioning bit
 (45 9)  (1027 409)  (1027 409)  LC_4 Logic Functioning bit
 (28 10)  (1010 410)  (1010 410)  routing T_19_25.lc_trk_g2_2 <X> T_19_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 410)  (1011 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 410)  (1014 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 410)  (1015 410)  routing T_19_25.lc_trk_g2_0 <X> T_19_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 410)  (1018 410)  LC_5 Logic Functioning bit
 (38 10)  (1020 410)  (1020 410)  LC_5 Logic Functioning bit
 (45 10)  (1027 410)  (1027 410)  LC_5 Logic Functioning bit
 (48 10)  (1030 410)  (1030 410)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (30 11)  (1012 411)  (1012 411)  routing T_19_25.lc_trk_g2_2 <X> T_19_25.wire_logic_cluster/lc_5/in_1
 (36 11)  (1018 411)  (1018 411)  LC_5 Logic Functioning bit
 (38 11)  (1020 411)  (1020 411)  LC_5 Logic Functioning bit
 (45 11)  (1027 411)  (1027 411)  LC_5 Logic Functioning bit
 (7 12)  (989 412)  (989 412)  Column buffer control bit: LH_colbuf_cntl_5

 (25 12)  (1007 412)  (1007 412)  routing T_19_25.sp4_v_b_26 <X> T_19_25.lc_trk_g3_2
 (31 12)  (1013 412)  (1013 412)  routing T_19_25.lc_trk_g3_6 <X> T_19_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 412)  (1014 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 412)  (1015 412)  routing T_19_25.lc_trk_g3_6 <X> T_19_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 412)  (1016 412)  routing T_19_25.lc_trk_g3_6 <X> T_19_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 412)  (1018 412)  LC_6 Logic Functioning bit
 (38 12)  (1020 412)  (1020 412)  LC_6 Logic Functioning bit
 (45 12)  (1027 412)  (1027 412)  LC_6 Logic Functioning bit
 (7 13)  (989 413)  (989 413)  Column buffer control bit: LH_colbuf_cntl_4

 (22 13)  (1004 413)  (1004 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1005 413)  (1005 413)  routing T_19_25.sp4_v_b_26 <X> T_19_25.lc_trk_g3_2
 (28 13)  (1010 413)  (1010 413)  routing T_19_25.lc_trk_g2_0 <X> T_19_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 413)  (1011 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 413)  (1013 413)  routing T_19_25.lc_trk_g3_6 <X> T_19_25.wire_logic_cluster/lc_6/in_3
 (37 13)  (1019 413)  (1019 413)  LC_6 Logic Functioning bit
 (39 13)  (1021 413)  (1021 413)  LC_6 Logic Functioning bit
 (45 13)  (1027 413)  (1027 413)  LC_6 Logic Functioning bit
 (0 14)  (982 414)  (982 414)  routing T_19_25.glb_netwk_4 <X> T_19_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 414)  (983 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1004 414)  (1004 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (1007 414)  (1007 414)  routing T_19_25.sp4_h_r_38 <X> T_19_25.lc_trk_g3_6
 (22 15)  (1004 415)  (1004 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1005 415)  (1005 415)  routing T_19_25.sp4_h_r_38 <X> T_19_25.lc_trk_g3_6
 (24 15)  (1006 415)  (1006 415)  routing T_19_25.sp4_h_r_38 <X> T_19_25.lc_trk_g3_6


LogicTile_20_25

 (21 0)  (1057 400)  (1057 400)  routing T_20_25.wire_logic_cluster/lc_3/out <X> T_20_25.lc_trk_g0_3
 (22 0)  (1058 400)  (1058 400)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1061 400)  (1061 400)  routing T_20_25.wire_logic_cluster/lc_2/out <X> T_20_25.lc_trk_g0_2
 (22 1)  (1058 401)  (1058 401)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (1 2)  (1037 402)  (1037 402)  routing T_20_25.glb_netwk_5 <X> T_20_25.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 402)  (1038 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 402)  (1050 402)  routing T_20_25.wire_logic_cluster/lc_4/out <X> T_20_25.lc_trk_g0_4
 (0 3)  (1036 403)  (1036 403)  routing T_20_25.glb_netwk_5 <X> T_20_25.wire_logic_cluster/lc_7/clk
 (17 3)  (1053 403)  (1053 403)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 4)  (1063 404)  (1063 404)  routing T_20_25.lc_trk_g3_6 <X> T_20_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 404)  (1064 404)  routing T_20_25.lc_trk_g3_6 <X> T_20_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 404)  (1065 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 404)  (1066 404)  routing T_20_25.lc_trk_g3_6 <X> T_20_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 404)  (1068 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 404)  (1070 404)  routing T_20_25.lc_trk_g1_0 <X> T_20_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 404)  (1072 404)  LC_2 Logic Functioning bit
 (38 4)  (1074 404)  (1074 404)  LC_2 Logic Functioning bit
 (45 4)  (1081 404)  (1081 404)  LC_2 Logic Functioning bit
 (14 5)  (1050 405)  (1050 405)  routing T_20_25.top_op_0 <X> T_20_25.lc_trk_g1_0
 (15 5)  (1051 405)  (1051 405)  routing T_20_25.top_op_0 <X> T_20_25.lc_trk_g1_0
 (17 5)  (1053 405)  (1053 405)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (30 5)  (1066 405)  (1066 405)  routing T_20_25.lc_trk_g3_6 <X> T_20_25.wire_logic_cluster/lc_2/in_1
 (36 5)  (1072 405)  (1072 405)  LC_2 Logic Functioning bit
 (38 5)  (1074 405)  (1074 405)  LC_2 Logic Functioning bit
 (45 5)  (1081 405)  (1081 405)  LC_2 Logic Functioning bit
 (6 6)  (1042 406)  (1042 406)  routing T_20_25.sp4_v_b_0 <X> T_20_25.sp4_v_t_38
 (32 6)  (1068 406)  (1068 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 406)  (1072 406)  LC_3 Logic Functioning bit
 (38 6)  (1074 406)  (1074 406)  LC_3 Logic Functioning bit
 (45 6)  (1081 406)  (1081 406)  LC_3 Logic Functioning bit
 (5 7)  (1041 407)  (1041 407)  routing T_20_25.sp4_v_b_0 <X> T_20_25.sp4_v_t_38
 (27 7)  (1063 407)  (1063 407)  routing T_20_25.lc_trk_g1_0 <X> T_20_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 407)  (1065 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 407)  (1067 407)  routing T_20_25.lc_trk_g0_2 <X> T_20_25.wire_logic_cluster/lc_3/in_3
 (37 7)  (1073 407)  (1073 407)  LC_3 Logic Functioning bit
 (39 7)  (1075 407)  (1075 407)  LC_3 Logic Functioning bit
 (45 7)  (1081 407)  (1081 407)  LC_3 Logic Functioning bit
 (29 8)  (1065 408)  (1065 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 408)  (1068 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 408)  (1070 408)  routing T_20_25.lc_trk_g1_0 <X> T_20_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 408)  (1072 408)  LC_4 Logic Functioning bit
 (38 8)  (1074 408)  (1074 408)  LC_4 Logic Functioning bit
 (45 8)  (1081 408)  (1081 408)  LC_4 Logic Functioning bit
 (30 9)  (1066 409)  (1066 409)  routing T_20_25.lc_trk_g0_3 <X> T_20_25.wire_logic_cluster/lc_4/in_1
 (36 9)  (1072 409)  (1072 409)  LC_4 Logic Functioning bit
 (38 9)  (1074 409)  (1074 409)  LC_4 Logic Functioning bit
 (45 9)  (1081 409)  (1081 409)  LC_4 Logic Functioning bit
 (31 10)  (1067 410)  (1067 410)  routing T_20_25.lc_trk_g0_4 <X> T_20_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 410)  (1068 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 410)  (1072 410)  LC_5 Logic Functioning bit
 (38 10)  (1074 410)  (1074 410)  LC_5 Logic Functioning bit
 (45 10)  (1081 410)  (1081 410)  LC_5 Logic Functioning bit
 (27 11)  (1063 411)  (1063 411)  routing T_20_25.lc_trk_g1_0 <X> T_20_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 411)  (1065 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (1073 411)  (1073 411)  LC_5 Logic Functioning bit
 (39 11)  (1075 411)  (1075 411)  LC_5 Logic Functioning bit
 (45 11)  (1081 411)  (1081 411)  LC_5 Logic Functioning bit
 (7 12)  (1043 412)  (1043 412)  Column buffer control bit: LH_colbuf_cntl_5

 (27 12)  (1063 412)  (1063 412)  routing T_20_25.lc_trk_g3_4 <X> T_20_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 412)  (1064 412)  routing T_20_25.lc_trk_g3_4 <X> T_20_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 412)  (1065 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 412)  (1066 412)  routing T_20_25.lc_trk_g3_4 <X> T_20_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 412)  (1068 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 412)  (1070 412)  routing T_20_25.lc_trk_g1_0 <X> T_20_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 412)  (1072 412)  LC_6 Logic Functioning bit
 (38 12)  (1074 412)  (1074 412)  LC_6 Logic Functioning bit
 (45 12)  (1081 412)  (1081 412)  LC_6 Logic Functioning bit
 (7 13)  (1043 413)  (1043 413)  Column buffer control bit: LH_colbuf_cntl_4

 (36 13)  (1072 413)  (1072 413)  LC_6 Logic Functioning bit
 (38 13)  (1074 413)  (1074 413)  LC_6 Logic Functioning bit
 (45 13)  (1081 413)  (1081 413)  LC_6 Logic Functioning bit
 (0 14)  (1036 414)  (1036 414)  routing T_20_25.glb_netwk_4 <X> T_20_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 414)  (1037 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1050 414)  (1050 414)  routing T_20_25.sp4_h_r_36 <X> T_20_25.lc_trk_g3_4
 (25 14)  (1061 414)  (1061 414)  routing T_20_25.wire_logic_cluster/lc_6/out <X> T_20_25.lc_trk_g3_6
 (15 15)  (1051 415)  (1051 415)  routing T_20_25.sp4_h_r_36 <X> T_20_25.lc_trk_g3_4
 (16 15)  (1052 415)  (1052 415)  routing T_20_25.sp4_h_r_36 <X> T_20_25.lc_trk_g3_4
 (17 15)  (1053 415)  (1053 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (1058 415)  (1058 415)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_21_25

 (26 6)  (1116 406)  (1116 406)  routing T_21_25.lc_trk_g3_4 <X> T_21_25.wire_logic_cluster/lc_3/in_0
 (28 6)  (1118 406)  (1118 406)  routing T_21_25.lc_trk_g2_4 <X> T_21_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 406)  (1119 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 406)  (1120 406)  routing T_21_25.lc_trk_g2_4 <X> T_21_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 406)  (1122 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 406)  (1123 406)  routing T_21_25.lc_trk_g2_0 <X> T_21_25.wire_logic_cluster/lc_3/in_3
 (40 6)  (1130 406)  (1130 406)  LC_3 Logic Functioning bit
 (42 6)  (1132 406)  (1132 406)  LC_3 Logic Functioning bit
 (27 7)  (1117 407)  (1117 407)  routing T_21_25.lc_trk_g3_4 <X> T_21_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 407)  (1118 407)  routing T_21_25.lc_trk_g3_4 <X> T_21_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 407)  (1119 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (15 9)  (1105 409)  (1105 409)  routing T_21_25.sp4_v_t_29 <X> T_21_25.lc_trk_g2_0
 (16 9)  (1106 409)  (1106 409)  routing T_21_25.sp4_v_t_29 <X> T_21_25.lc_trk_g2_0
 (17 9)  (1107 409)  (1107 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (15 11)  (1105 411)  (1105 411)  routing T_21_25.sp4_v_t_33 <X> T_21_25.lc_trk_g2_4
 (16 11)  (1106 411)  (1106 411)  routing T_21_25.sp4_v_t_33 <X> T_21_25.lc_trk_g2_4
 (17 11)  (1107 411)  (1107 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (7 12)  (1097 412)  (1097 412)  Column buffer control bit: LH_colbuf_cntl_5

 (10 12)  (1100 412)  (1100 412)  routing T_21_25.sp4_v_t_40 <X> T_21_25.sp4_h_r_10
 (7 13)  (1097 413)  (1097 413)  Column buffer control bit: LH_colbuf_cntl_4

 (14 14)  (1104 414)  (1104 414)  routing T_21_25.sp4_v_b_36 <X> T_21_25.lc_trk_g3_4
 (8 15)  (1098 415)  (1098 415)  routing T_21_25.sp4_h_r_10 <X> T_21_25.sp4_v_t_47
 (9 15)  (1099 415)  (1099 415)  routing T_21_25.sp4_h_r_10 <X> T_21_25.sp4_v_t_47
 (14 15)  (1104 415)  (1104 415)  routing T_21_25.sp4_v_b_36 <X> T_21_25.lc_trk_g3_4
 (16 15)  (1106 415)  (1106 415)  routing T_21_25.sp4_v_b_36 <X> T_21_25.lc_trk_g3_4
 (17 15)  (1107 415)  (1107 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25

 (3 0)  (1405 400)  (1405 400)  routing T_27_25.sp12_v_t_23 <X> T_27_25.sp12_v_b_0
 (3 2)  (1405 402)  (1405 402)  routing T_27_25.sp12_v_t_23 <X> T_27_25.sp12_h_l_23


LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24

 (7 12)  (187 396)  (187 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (187 397)  (187 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_5_24

 (7 12)  (241 396)  (241 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (241 397)  (241 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_6_24

 (7 12)  (295 396)  (295 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (295 397)  (295 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_7_24

 (19 10)  (361 394)  (361 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (7 12)  (349 396)  (349 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (349 397)  (349 397)  Column buffer control bit: LH_colbuf_cntl_4



RAM_Tile_8_24



LogicTile_9_24

 (7 12)  (445 396)  (445 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (445 397)  (445 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_10_24

 (7 11)  (499 395)  (499 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 12)  (499 396)  (499 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (499 397)  (499 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_11_24

 (7 12)  (553 396)  (553 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (553 397)  (553 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_12_24

 (7 12)  (607 396)  (607 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_13_24

 (2 2)  (656 386)  (656 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (7 9)  (661 393)  (661 393)  Column buffer control bit: LH_colbuf_cntl_0

 (36 10)  (690 394)  (690 394)  LC_5 Logic Functioning bit
 (38 10)  (692 394)  (692 394)  LC_5 Logic Functioning bit
 (41 10)  (695 394)  (695 394)  LC_5 Logic Functioning bit
 (43 10)  (697 394)  (697 394)  LC_5 Logic Functioning bit
 (45 10)  (699 394)  (699 394)  LC_5 Logic Functioning bit
 (27 11)  (681 395)  (681 395)  routing T_13_24.lc_trk_g3_0 <X> T_13_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 395)  (682 395)  routing T_13_24.lc_trk_g3_0 <X> T_13_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 395)  (683 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (691 395)  (691 395)  LC_5 Logic Functioning bit
 (39 11)  (693 395)  (693 395)  LC_5 Logic Functioning bit
 (40 11)  (694 395)  (694 395)  LC_5 Logic Functioning bit
 (42 11)  (696 395)  (696 395)  LC_5 Logic Functioning bit
 (45 11)  (699 395)  (699 395)  LC_5 Logic Functioning bit
 (7 12)  (661 396)  (661 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (15 13)  (669 397)  (669 397)  routing T_13_24.sp4_v_t_29 <X> T_13_24.lc_trk_g3_0
 (16 13)  (670 397)  (670 397)  routing T_13_24.sp4_v_t_29 <X> T_13_24.lc_trk_g3_0
 (17 13)  (671 397)  (671 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (0 14)  (654 398)  (654 398)  routing T_13_24.glb_netwk_4 <X> T_13_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 398)  (655 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_24

 (1 2)  (709 386)  (709 386)  routing T_14_24.glb_netwk_5 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (2 2)  (710 386)  (710 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (722 386)  (722 386)  routing T_14_24.sp4_h_l_1 <X> T_14_24.lc_trk_g0_4
 (0 3)  (708 387)  (708 387)  routing T_14_24.glb_netwk_5 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (15 3)  (723 387)  (723 387)  routing T_14_24.sp4_h_l_1 <X> T_14_24.lc_trk_g0_4
 (16 3)  (724 387)  (724 387)  routing T_14_24.sp4_h_l_1 <X> T_14_24.lc_trk_g0_4
 (17 3)  (725 387)  (725 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (31 6)  (739 390)  (739 390)  routing T_14_24.lc_trk_g0_4 <X> T_14_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 390)  (740 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 390)  (744 390)  LC_3 Logic Functioning bit
 (37 6)  (745 390)  (745 390)  LC_3 Logic Functioning bit
 (38 6)  (746 390)  (746 390)  LC_3 Logic Functioning bit
 (39 6)  (747 390)  (747 390)  LC_3 Logic Functioning bit
 (45 6)  (753 390)  (753 390)  LC_3 Logic Functioning bit
 (48 6)  (756 390)  (756 390)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (36 7)  (744 391)  (744 391)  LC_3 Logic Functioning bit
 (37 7)  (745 391)  (745 391)  LC_3 Logic Functioning bit
 (38 7)  (746 391)  (746 391)  LC_3 Logic Functioning bit
 (39 7)  (747 391)  (747 391)  LC_3 Logic Functioning bit
 (45 7)  (753 391)  (753 391)  LC_3 Logic Functioning bit
 (48 7)  (756 391)  (756 391)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (7 9)  (715 393)  (715 393)  Column buffer control bit: LH_colbuf_cntl_0

 (7 12)  (715 396)  (715 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (708 398)  (708 398)  routing T_14_24.glb_netwk_4 <X> T_14_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 398)  (709 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (5 0)  (767 384)  (767 384)  routing T_15_24.sp4_v_b_0 <X> T_15_24.sp4_h_r_0
 (26 0)  (788 384)  (788 384)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_0/in_0
 (32 0)  (794 384)  (794 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 384)  (795 384)  routing T_15_24.lc_trk_g2_1 <X> T_15_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 384)  (798 384)  LC_0 Logic Functioning bit
 (38 0)  (800 384)  (800 384)  LC_0 Logic Functioning bit
 (45 0)  (807 384)  (807 384)  LC_0 Logic Functioning bit
 (6 1)  (768 385)  (768 385)  routing T_15_24.sp4_v_b_0 <X> T_15_24.sp4_h_r_0
 (26 1)  (788 385)  (788 385)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 385)  (790 385)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 385)  (791 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (799 385)  (799 385)  LC_0 Logic Functioning bit
 (39 1)  (801 385)  (801 385)  LC_0 Logic Functioning bit
 (45 1)  (807 385)  (807 385)  LC_0 Logic Functioning bit
 (52 1)  (814 385)  (814 385)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (1 2)  (763 386)  (763 386)  routing T_15_24.glb_netwk_5 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (2 2)  (764 386)  (764 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (784 386)  (784 386)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (786 386)  (786 386)  routing T_15_24.top_op_7 <X> T_15_24.lc_trk_g0_7
 (27 2)  (789 386)  (789 386)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 386)  (791 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 386)  (792 386)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 386)  (793 386)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 386)  (794 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 386)  (795 386)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 386)  (798 386)  LC_1 Logic Functioning bit
 (38 2)  (800 386)  (800 386)  LC_1 Logic Functioning bit
 (45 2)  (807 386)  (807 386)  LC_1 Logic Functioning bit
 (0 3)  (762 387)  (762 387)  routing T_15_24.glb_netwk_5 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (21 3)  (783 387)  (783 387)  routing T_15_24.top_op_7 <X> T_15_24.lc_trk_g0_7
 (31 3)  (793 387)  (793 387)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 387)  (798 387)  LC_1 Logic Functioning bit
 (38 3)  (800 387)  (800 387)  LC_1 Logic Functioning bit
 (45 3)  (807 387)  (807 387)  LC_1 Logic Functioning bit
 (26 4)  (788 388)  (788 388)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_2/in_0
 (31 4)  (793 388)  (793 388)  routing T_15_24.lc_trk_g0_7 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 388)  (794 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 388)  (798 388)  LC_2 Logic Functioning bit
 (38 4)  (800 388)  (800 388)  LC_2 Logic Functioning bit
 (45 4)  (807 388)  (807 388)  LC_2 Logic Functioning bit
 (22 5)  (784 389)  (784 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (788 389)  (788 389)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 389)  (790 389)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 389)  (791 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 389)  (793 389)  routing T_15_24.lc_trk_g0_7 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 389)  (799 389)  LC_2 Logic Functioning bit
 (39 5)  (801 389)  (801 389)  LC_2 Logic Functioning bit
 (45 5)  (807 389)  (807 389)  LC_2 Logic Functioning bit
 (15 6)  (777 390)  (777 390)  routing T_15_24.top_op_5 <X> T_15_24.lc_trk_g1_5
 (17 6)  (779 390)  (779 390)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (783 390)  (783 390)  routing T_15_24.wire_logic_cluster/lc_7/out <X> T_15_24.lc_trk_g1_7
 (22 6)  (784 390)  (784 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (18 7)  (780 391)  (780 391)  routing T_15_24.top_op_5 <X> T_15_24.lc_trk_g1_5
 (15 8)  (777 392)  (777 392)  routing T_15_24.tnr_op_1 <X> T_15_24.lc_trk_g2_1
 (17 8)  (779 392)  (779 392)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (7 9)  (769 393)  (769 393)  Column buffer control bit: LH_colbuf_cntl_0

 (27 10)  (789 394)  (789 394)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 394)  (791 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 394)  (792 394)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 394)  (793 394)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 394)  (794 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 394)  (795 394)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 394)  (798 394)  LC_5 Logic Functioning bit
 (38 10)  (800 394)  (800 394)  LC_5 Logic Functioning bit
 (45 10)  (807 394)  (807 394)  LC_5 Logic Functioning bit
 (7 11)  (769 395)  (769 395)  Column buffer control bit: LH_colbuf_cntl_2

 (22 11)  (784 395)  (784 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (787 395)  (787 395)  routing T_15_24.sp4_r_v_b_38 <X> T_15_24.lc_trk_g2_6
 (30 11)  (792 395)  (792 395)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 395)  (793 395)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 395)  (798 395)  LC_5 Logic Functioning bit
 (38 11)  (800 395)  (800 395)  LC_5 Logic Functioning bit
 (45 11)  (807 395)  (807 395)  LC_5 Logic Functioning bit
 (46 11)  (808 395)  (808 395)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (7 12)  (769 396)  (769 396)  Column buffer control bit: LH_colbuf_cntl_5

 (17 12)  (779 396)  (779 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 396)  (780 396)  routing T_15_24.wire_logic_cluster/lc_1/out <X> T_15_24.lc_trk_g3_1
 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (762 398)  (762 398)  routing T_15_24.glb_netwk_4 <X> T_15_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 398)  (763 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (783 398)  (783 398)  routing T_15_24.sp4_v_t_26 <X> T_15_24.lc_trk_g3_7
 (22 14)  (784 398)  (784 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (785 398)  (785 398)  routing T_15_24.sp4_v_t_26 <X> T_15_24.lc_trk_g3_7
 (27 14)  (789 398)  (789 398)  routing T_15_24.lc_trk_g3_1 <X> T_15_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 398)  (790 398)  routing T_15_24.lc_trk_g3_1 <X> T_15_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 398)  (791 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 398)  (793 398)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 398)  (794 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 398)  (795 398)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 398)  (796 398)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.wire_logic_cluster/lc_7/in_3
 (41 14)  (803 398)  (803 398)  LC_7 Logic Functioning bit
 (43 14)  (805 398)  (805 398)  LC_7 Logic Functioning bit
 (45 14)  (807 398)  (807 398)  LC_7 Logic Functioning bit
 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (783 399)  (783 399)  routing T_15_24.sp4_v_t_26 <X> T_15_24.lc_trk_g3_7
 (26 15)  (788 399)  (788 399)  routing T_15_24.lc_trk_g1_2 <X> T_15_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 399)  (789 399)  routing T_15_24.lc_trk_g1_2 <X> T_15_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 399)  (791 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 399)  (793 399)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 399)  (798 399)  LC_7 Logic Functioning bit
 (38 15)  (800 399)  (800 399)  LC_7 Logic Functioning bit
 (40 15)  (802 399)  (802 399)  LC_7 Logic Functioning bit
 (42 15)  (804 399)  (804 399)  LC_7 Logic Functioning bit
 (45 15)  (807 399)  (807 399)  LC_7 Logic Functioning bit


LogicTile_16_24

 (28 0)  (844 384)  (844 384)  routing T_16_24.lc_trk_g2_3 <X> T_16_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 384)  (845 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 384)  (848 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 384)  (850 384)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 384)  (853 384)  LC_0 Logic Functioning bit
 (39 0)  (855 384)  (855 384)  LC_0 Logic Functioning bit
 (41 0)  (857 384)  (857 384)  LC_0 Logic Functioning bit
 (43 0)  (859 384)  (859 384)  LC_0 Logic Functioning bit
 (45 0)  (861 384)  (861 384)  LC_0 Logic Functioning bit
 (22 1)  (838 385)  (838 385)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (839 385)  (839 385)  routing T_16_24.sp12_h_r_10 <X> T_16_24.lc_trk_g0_2
 (26 1)  (842 385)  (842 385)  routing T_16_24.lc_trk_g0_2 <X> T_16_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 385)  (845 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 385)  (846 385)  routing T_16_24.lc_trk_g2_3 <X> T_16_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 385)  (847 385)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_0/in_3
 (37 1)  (853 385)  (853 385)  LC_0 Logic Functioning bit
 (39 1)  (855 385)  (855 385)  LC_0 Logic Functioning bit
 (45 1)  (861 385)  (861 385)  LC_0 Logic Functioning bit
 (1 2)  (817 386)  (817 386)  routing T_16_24.glb_netwk_5 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (2 2)  (818 386)  (818 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (13 2)  (829 386)  (829 386)  routing T_16_24.sp4_v_b_2 <X> T_16_24.sp4_v_t_39
 (27 2)  (843 386)  (843 386)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 386)  (844 386)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 386)  (845 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 386)  (848 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 386)  (849 386)  routing T_16_24.lc_trk_g2_0 <X> T_16_24.wire_logic_cluster/lc_1/in_3
 (37 2)  (853 386)  (853 386)  LC_1 Logic Functioning bit
 (38 2)  (854 386)  (854 386)  LC_1 Logic Functioning bit
 (41 2)  (857 386)  (857 386)  LC_1 Logic Functioning bit
 (45 2)  (861 386)  (861 386)  LC_1 Logic Functioning bit
 (0 3)  (816 387)  (816 387)  routing T_16_24.glb_netwk_5 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (30 3)  (846 387)  (846 387)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 387)  (848 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (849 387)  (849 387)  routing T_16_24.lc_trk_g2_3 <X> T_16_24.input_2_1
 (35 3)  (851 387)  (851 387)  routing T_16_24.lc_trk_g2_3 <X> T_16_24.input_2_1
 (37 3)  (853 387)  (853 387)  LC_1 Logic Functioning bit
 (38 3)  (854 387)  (854 387)  LC_1 Logic Functioning bit
 (41 3)  (857 387)  (857 387)  LC_1 Logic Functioning bit
 (45 3)  (861 387)  (861 387)  LC_1 Logic Functioning bit
 (22 4)  (838 388)  (838 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (839 388)  (839 388)  routing T_16_24.sp4_v_b_19 <X> T_16_24.lc_trk_g1_3
 (24 4)  (840 388)  (840 388)  routing T_16_24.sp4_v_b_19 <X> T_16_24.lc_trk_g1_3
 (28 4)  (844 388)  (844 388)  routing T_16_24.lc_trk_g2_3 <X> T_16_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 388)  (845 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 388)  (848 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 388)  (850 388)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 388)  (853 388)  LC_2 Logic Functioning bit
 (39 4)  (855 388)  (855 388)  LC_2 Logic Functioning bit
 (41 4)  (857 388)  (857 388)  LC_2 Logic Functioning bit
 (43 4)  (859 388)  (859 388)  LC_2 Logic Functioning bit
 (45 4)  (861 388)  (861 388)  LC_2 Logic Functioning bit
 (22 5)  (838 389)  (838 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (839 389)  (839 389)  routing T_16_24.sp4_v_b_18 <X> T_16_24.lc_trk_g1_2
 (24 5)  (840 389)  (840 389)  routing T_16_24.sp4_v_b_18 <X> T_16_24.lc_trk_g1_2
 (26 5)  (842 389)  (842 389)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 389)  (844 389)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 389)  (845 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 389)  (846 389)  routing T_16_24.lc_trk_g2_3 <X> T_16_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 389)  (847 389)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_2/in_3
 (37 5)  (853 389)  (853 389)  LC_2 Logic Functioning bit
 (39 5)  (855 389)  (855 389)  LC_2 Logic Functioning bit
 (45 5)  (861 389)  (861 389)  LC_2 Logic Functioning bit
 (27 6)  (843 390)  (843 390)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 390)  (844 390)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 390)  (845 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 390)  (846 390)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 390)  (847 390)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 390)  (848 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 390)  (849 390)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 390)  (852 390)  LC_3 Logic Functioning bit
 (38 6)  (854 390)  (854 390)  LC_3 Logic Functioning bit
 (45 6)  (861 390)  (861 390)  LC_3 Logic Functioning bit
 (31 7)  (847 391)  (847 391)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 391)  (852 391)  LC_3 Logic Functioning bit
 (38 7)  (854 391)  (854 391)  LC_3 Logic Functioning bit
 (45 7)  (861 391)  (861 391)  LC_3 Logic Functioning bit
 (53 7)  (869 391)  (869 391)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (830 392)  (830 392)  routing T_16_24.wire_logic_cluster/lc_0/out <X> T_16_24.lc_trk_g2_0
 (22 8)  (838 392)  (838 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (841 392)  (841 392)  routing T_16_24.sp4_h_r_34 <X> T_16_24.lc_trk_g2_2
 (7 9)  (823 393)  (823 393)  Column buffer control bit: LH_colbuf_cntl_0

 (17 9)  (833 393)  (833 393)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (837 393)  (837 393)  routing T_16_24.sp4_r_v_b_35 <X> T_16_24.lc_trk_g2_3
 (22 9)  (838 393)  (838 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (839 393)  (839 393)  routing T_16_24.sp4_h_r_34 <X> T_16_24.lc_trk_g2_2
 (24 9)  (840 393)  (840 393)  routing T_16_24.sp4_h_r_34 <X> T_16_24.lc_trk_g2_2
 (25 10)  (841 394)  (841 394)  routing T_16_24.sp4_v_b_38 <X> T_16_24.lc_trk_g2_6
 (27 10)  (843 394)  (843 394)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 394)  (845 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 394)  (847 394)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 394)  (848 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 394)  (849 394)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 394)  (852 394)  LC_5 Logic Functioning bit
 (38 10)  (854 394)  (854 394)  LC_5 Logic Functioning bit
 (45 10)  (861 394)  (861 394)  LC_5 Logic Functioning bit
 (22 11)  (838 395)  (838 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (839 395)  (839 395)  routing T_16_24.sp4_v_b_38 <X> T_16_24.lc_trk_g2_6
 (25 11)  (841 395)  (841 395)  routing T_16_24.sp4_v_b_38 <X> T_16_24.lc_trk_g2_6
 (30 11)  (846 395)  (846 395)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 395)  (847 395)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 395)  (852 395)  LC_5 Logic Functioning bit
 (38 11)  (854 395)  (854 395)  LC_5 Logic Functioning bit
 (45 11)  (861 395)  (861 395)  LC_5 Logic Functioning bit
 (7 12)  (823 396)  (823 396)  Column buffer control bit: LH_colbuf_cntl_5

 (22 12)  (838 396)  (838 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (7 13)  (823 397)  (823 397)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (816 398)  (816 398)  routing T_16_24.glb_netwk_4 <X> T_16_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 398)  (817 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (833 398)  (833 398)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 398)  (834 398)  routing T_16_24.wire_logic_cluster/lc_5/out <X> T_16_24.lc_trk_g3_5
 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (15 0)  (889 384)  (889 384)  routing T_17_24.bot_op_1 <X> T_17_24.lc_trk_g0_1
 (17 0)  (891 384)  (891 384)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (900 384)  (900 384)  routing T_17_24.lc_trk_g1_7 <X> T_17_24.wire_logic_cluster/lc_0/in_0
 (28 0)  (902 384)  (902 384)  routing T_17_24.lc_trk_g2_3 <X> T_17_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 384)  (903 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 384)  (906 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 384)  (908 384)  routing T_17_24.lc_trk_g1_2 <X> T_17_24.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 384)  (911 384)  LC_0 Logic Functioning bit
 (39 0)  (913 384)  (913 384)  LC_0 Logic Functioning bit
 (41 0)  (915 384)  (915 384)  LC_0 Logic Functioning bit
 (43 0)  (917 384)  (917 384)  LC_0 Logic Functioning bit
 (45 0)  (919 384)  (919 384)  LC_0 Logic Functioning bit
 (26 1)  (900 385)  (900 385)  routing T_17_24.lc_trk_g1_7 <X> T_17_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 385)  (901 385)  routing T_17_24.lc_trk_g1_7 <X> T_17_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 385)  (903 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 385)  (904 385)  routing T_17_24.lc_trk_g2_3 <X> T_17_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 385)  (905 385)  routing T_17_24.lc_trk_g1_2 <X> T_17_24.wire_logic_cluster/lc_0/in_3
 (37 1)  (911 385)  (911 385)  LC_0 Logic Functioning bit
 (39 1)  (913 385)  (913 385)  LC_0 Logic Functioning bit
 (45 1)  (919 385)  (919 385)  LC_0 Logic Functioning bit
 (1 2)  (875 386)  (875 386)  routing T_17_24.glb_netwk_5 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (2 2)  (876 386)  (876 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (10 2)  (884 386)  (884 386)  routing T_17_24.sp4_v_b_8 <X> T_17_24.sp4_h_l_36
 (14 2)  (888 386)  (888 386)  routing T_17_24.wire_logic_cluster/lc_4/out <X> T_17_24.lc_trk_g0_4
 (27 2)  (901 386)  (901 386)  routing T_17_24.lc_trk_g1_3 <X> T_17_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 386)  (903 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 386)  (906 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 386)  (907 386)  routing T_17_24.lc_trk_g2_0 <X> T_17_24.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 386)  (911 386)  LC_1 Logic Functioning bit
 (38 2)  (912 386)  (912 386)  LC_1 Logic Functioning bit
 (41 2)  (915 386)  (915 386)  LC_1 Logic Functioning bit
 (45 2)  (919 386)  (919 386)  LC_1 Logic Functioning bit
 (0 3)  (874 387)  (874 387)  routing T_17_24.glb_netwk_5 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (17 3)  (891 387)  (891 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (30 3)  (904 387)  (904 387)  routing T_17_24.lc_trk_g1_3 <X> T_17_24.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 387)  (906 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (907 387)  (907 387)  routing T_17_24.lc_trk_g2_3 <X> T_17_24.input_2_1
 (35 3)  (909 387)  (909 387)  routing T_17_24.lc_trk_g2_3 <X> T_17_24.input_2_1
 (37 3)  (911 387)  (911 387)  LC_1 Logic Functioning bit
 (38 3)  (912 387)  (912 387)  LC_1 Logic Functioning bit
 (41 3)  (915 387)  (915 387)  LC_1 Logic Functioning bit
 (45 3)  (919 387)  (919 387)  LC_1 Logic Functioning bit
 (48 3)  (922 387)  (922 387)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (17 4)  (891 388)  (891 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (19 4)  (893 388)  (893 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (22 4)  (896 388)  (896 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (897 388)  (897 388)  routing T_17_24.sp4_v_b_19 <X> T_17_24.lc_trk_g1_3
 (24 4)  (898 388)  (898 388)  routing T_17_24.sp4_v_b_19 <X> T_17_24.lc_trk_g1_3
 (26 4)  (900 388)  (900 388)  routing T_17_24.lc_trk_g0_4 <X> T_17_24.wire_logic_cluster/lc_2/in_0
 (28 4)  (902 388)  (902 388)  routing T_17_24.lc_trk_g2_3 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 388)  (903 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 388)  (906 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 388)  (908 388)  routing T_17_24.lc_trk_g1_2 <X> T_17_24.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 388)  (911 388)  LC_2 Logic Functioning bit
 (39 4)  (913 388)  (913 388)  LC_2 Logic Functioning bit
 (41 4)  (915 388)  (915 388)  LC_2 Logic Functioning bit
 (43 4)  (917 388)  (917 388)  LC_2 Logic Functioning bit
 (45 4)  (919 388)  (919 388)  LC_2 Logic Functioning bit
 (18 5)  (892 389)  (892 389)  routing T_17_24.sp4_r_v_b_25 <X> T_17_24.lc_trk_g1_1
 (22 5)  (896 389)  (896 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (899 389)  (899 389)  routing T_17_24.sp4_r_v_b_26 <X> T_17_24.lc_trk_g1_2
 (29 5)  (903 389)  (903 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 389)  (904 389)  routing T_17_24.lc_trk_g2_3 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 389)  (905 389)  routing T_17_24.lc_trk_g1_2 <X> T_17_24.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 389)  (911 389)  LC_2 Logic Functioning bit
 (39 5)  (913 389)  (913 389)  LC_2 Logic Functioning bit
 (45 5)  (919 389)  (919 389)  LC_2 Logic Functioning bit
 (21 6)  (895 390)  (895 390)  routing T_17_24.wire_logic_cluster/lc_7/out <X> T_17_24.lc_trk_g1_7
 (22 6)  (896 390)  (896 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (902 390)  (902 390)  routing T_17_24.lc_trk_g2_2 <X> T_17_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 390)  (903 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 390)  (906 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 390)  (908 390)  routing T_17_24.lc_trk_g1_1 <X> T_17_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 390)  (910 390)  LC_3 Logic Functioning bit
 (38 6)  (912 390)  (912 390)  LC_3 Logic Functioning bit
 (45 6)  (919 390)  (919 390)  LC_3 Logic Functioning bit
 (46 6)  (920 390)  (920 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (30 7)  (904 391)  (904 391)  routing T_17_24.lc_trk_g2_2 <X> T_17_24.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 391)  (910 391)  LC_3 Logic Functioning bit
 (38 7)  (912 391)  (912 391)  LC_3 Logic Functioning bit
 (45 7)  (919 391)  (919 391)  LC_3 Logic Functioning bit
 (21 8)  (895 392)  (895 392)  routing T_17_24.sp4_v_t_22 <X> T_17_24.lc_trk_g2_3
 (22 8)  (896 392)  (896 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (897 392)  (897 392)  routing T_17_24.sp4_v_t_22 <X> T_17_24.lc_trk_g2_3
 (25 8)  (899 392)  (899 392)  routing T_17_24.sp4_h_r_34 <X> T_17_24.lc_trk_g2_2
 (26 8)  (900 392)  (900 392)  routing T_17_24.lc_trk_g3_5 <X> T_17_24.wire_logic_cluster/lc_4/in_0
 (28 8)  (902 392)  (902 392)  routing T_17_24.lc_trk_g2_3 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 392)  (903 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 392)  (906 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 392)  (908 392)  routing T_17_24.lc_trk_g1_2 <X> T_17_24.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 392)  (911 392)  LC_4 Logic Functioning bit
 (39 8)  (913 392)  (913 392)  LC_4 Logic Functioning bit
 (41 8)  (915 392)  (915 392)  LC_4 Logic Functioning bit
 (43 8)  (917 392)  (917 392)  LC_4 Logic Functioning bit
 (45 8)  (919 392)  (919 392)  LC_4 Logic Functioning bit
 (7 9)  (881 393)  (881 393)  Column buffer control bit: LH_colbuf_cntl_0

 (14 9)  (888 393)  (888 393)  routing T_17_24.sp4_h_r_24 <X> T_17_24.lc_trk_g2_0
 (15 9)  (889 393)  (889 393)  routing T_17_24.sp4_h_r_24 <X> T_17_24.lc_trk_g2_0
 (16 9)  (890 393)  (890 393)  routing T_17_24.sp4_h_r_24 <X> T_17_24.lc_trk_g2_0
 (17 9)  (891 393)  (891 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (895 393)  (895 393)  routing T_17_24.sp4_v_t_22 <X> T_17_24.lc_trk_g2_3
 (22 9)  (896 393)  (896 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (897 393)  (897 393)  routing T_17_24.sp4_h_r_34 <X> T_17_24.lc_trk_g2_2
 (24 9)  (898 393)  (898 393)  routing T_17_24.sp4_h_r_34 <X> T_17_24.lc_trk_g2_2
 (27 9)  (901 393)  (901 393)  routing T_17_24.lc_trk_g3_5 <X> T_17_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 393)  (902 393)  routing T_17_24.lc_trk_g3_5 <X> T_17_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 393)  (903 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 393)  (904 393)  routing T_17_24.lc_trk_g2_3 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 393)  (905 393)  routing T_17_24.lc_trk_g1_2 <X> T_17_24.wire_logic_cluster/lc_4/in_3
 (37 9)  (911 393)  (911 393)  LC_4 Logic Functioning bit
 (39 9)  (913 393)  (913 393)  LC_4 Logic Functioning bit
 (45 9)  (919 393)  (919 393)  LC_4 Logic Functioning bit
 (14 10)  (888 394)  (888 394)  routing T_17_24.bnl_op_4 <X> T_17_24.lc_trk_g2_4
 (32 10)  (906 394)  (906 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 394)  (908 394)  routing T_17_24.lc_trk_g1_1 <X> T_17_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 394)  (910 394)  LC_5 Logic Functioning bit
 (38 10)  (912 394)  (912 394)  LC_5 Logic Functioning bit
 (45 10)  (919 394)  (919 394)  LC_5 Logic Functioning bit
 (14 11)  (888 395)  (888 395)  routing T_17_24.bnl_op_4 <X> T_17_24.lc_trk_g2_4
 (17 11)  (891 395)  (891 395)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (29 11)  (903 395)  (903 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (911 395)  (911 395)  LC_5 Logic Functioning bit
 (39 11)  (913 395)  (913 395)  LC_5 Logic Functioning bit
 (45 11)  (919 395)  (919 395)  LC_5 Logic Functioning bit
 (7 12)  (881 396)  (881 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (874 398)  (874 398)  routing T_17_24.glb_netwk_4 <X> T_17_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 398)  (875 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (891 398)  (891 398)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (892 398)  (892 398)  routing T_17_24.wire_logic_cluster/lc_5/out <X> T_17_24.lc_trk_g3_5
 (28 14)  (902 398)  (902 398)  routing T_17_24.lc_trk_g2_4 <X> T_17_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 398)  (903 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 398)  (904 398)  routing T_17_24.lc_trk_g2_4 <X> T_17_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 398)  (906 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 398)  (908 398)  routing T_17_24.lc_trk_g1_1 <X> T_17_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 398)  (910 398)  LC_7 Logic Functioning bit
 (38 14)  (912 398)  (912 398)  LC_7 Logic Functioning bit
 (45 14)  (919 398)  (919 398)  LC_7 Logic Functioning bit
 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6

 (36 15)  (910 399)  (910 399)  LC_7 Logic Functioning bit
 (38 15)  (912 399)  (912 399)  LC_7 Logic Functioning bit
 (45 15)  (919 399)  (919 399)  LC_7 Logic Functioning bit


LogicTile_18_24

 (27 0)  (955 384)  (955 384)  routing T_18_24.lc_trk_g1_2 <X> T_18_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 384)  (957 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 384)  (959 384)  routing T_18_24.lc_trk_g2_7 <X> T_18_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 384)  (960 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 384)  (961 384)  routing T_18_24.lc_trk_g2_7 <X> T_18_24.wire_logic_cluster/lc_0/in_3
 (41 0)  (969 384)  (969 384)  LC_0 Logic Functioning bit
 (43 0)  (971 384)  (971 384)  LC_0 Logic Functioning bit
 (45 0)  (973 384)  (973 384)  LC_0 Logic Functioning bit
 (26 1)  (954 385)  (954 385)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 385)  (956 385)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 385)  (957 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 385)  (958 385)  routing T_18_24.lc_trk_g1_2 <X> T_18_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 385)  (959 385)  routing T_18_24.lc_trk_g2_7 <X> T_18_24.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 385)  (964 385)  LC_0 Logic Functioning bit
 (38 1)  (966 385)  (966 385)  LC_0 Logic Functioning bit
 (40 1)  (968 385)  (968 385)  LC_0 Logic Functioning bit
 (42 1)  (970 385)  (970 385)  LC_0 Logic Functioning bit
 (45 1)  (973 385)  (973 385)  LC_0 Logic Functioning bit
 (52 1)  (980 385)  (980 385)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (1 2)  (929 386)  (929 386)  routing T_18_24.glb_netwk_5 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (2 2)  (930 386)  (930 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (928 387)  (928 387)  routing T_18_24.glb_netwk_5 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (15 4)  (943 388)  (943 388)  routing T_18_24.bot_op_1 <X> T_18_24.lc_trk_g1_1
 (17 4)  (945 388)  (945 388)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (949 388)  (949 388)  routing T_18_24.wire_logic_cluster/lc_3/out <X> T_18_24.lc_trk_g1_3
 (22 4)  (950 388)  (950 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (955 388)  (955 388)  routing T_18_24.lc_trk_g3_0 <X> T_18_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 388)  (956 388)  routing T_18_24.lc_trk_g3_0 <X> T_18_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 388)  (957 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 388)  (959 388)  routing T_18_24.lc_trk_g2_7 <X> T_18_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 388)  (960 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 388)  (961 388)  routing T_18_24.lc_trk_g2_7 <X> T_18_24.wire_logic_cluster/lc_2/in_3
 (41 4)  (969 388)  (969 388)  LC_2 Logic Functioning bit
 (43 4)  (971 388)  (971 388)  LC_2 Logic Functioning bit
 (45 4)  (973 388)  (973 388)  LC_2 Logic Functioning bit
 (22 5)  (950 389)  (950 389)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (952 389)  (952 389)  routing T_18_24.top_op_2 <X> T_18_24.lc_trk_g1_2
 (25 5)  (953 389)  (953 389)  routing T_18_24.top_op_2 <X> T_18_24.lc_trk_g1_2
 (26 5)  (954 389)  (954 389)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 389)  (956 389)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 389)  (957 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 389)  (959 389)  routing T_18_24.lc_trk_g2_7 <X> T_18_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 389)  (964 389)  LC_2 Logic Functioning bit
 (38 5)  (966 389)  (966 389)  LC_2 Logic Functioning bit
 (40 5)  (968 389)  (968 389)  LC_2 Logic Functioning bit
 (42 5)  (970 389)  (970 389)  LC_2 Logic Functioning bit
 (45 5)  (973 389)  (973 389)  LC_2 Logic Functioning bit
 (26 6)  (954 390)  (954 390)  routing T_18_24.lc_trk_g2_7 <X> T_18_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 390)  (955 390)  routing T_18_24.lc_trk_g1_1 <X> T_18_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 390)  (957 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 390)  (960 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 390)  (961 390)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 390)  (965 390)  LC_3 Logic Functioning bit
 (39 6)  (967 390)  (967 390)  LC_3 Logic Functioning bit
 (41 6)  (969 390)  (969 390)  LC_3 Logic Functioning bit
 (43 6)  (971 390)  (971 390)  LC_3 Logic Functioning bit
 (45 6)  (973 390)  (973 390)  LC_3 Logic Functioning bit
 (26 7)  (954 391)  (954 391)  routing T_18_24.lc_trk_g2_7 <X> T_18_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 391)  (956 391)  routing T_18_24.lc_trk_g2_7 <X> T_18_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 391)  (957 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 391)  (959 391)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 391)  (964 391)  LC_3 Logic Functioning bit
 (38 7)  (966 391)  (966 391)  LC_3 Logic Functioning bit
 (45 7)  (973 391)  (973 391)  LC_3 Logic Functioning bit
 (25 8)  (953 392)  (953 392)  routing T_18_24.sp4_v_b_26 <X> T_18_24.lc_trk_g2_2
 (7 9)  (935 393)  (935 393)  Column buffer control bit: LH_colbuf_cntl_0

 (22 9)  (950 393)  (950 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (951 393)  (951 393)  routing T_18_24.sp4_v_b_26 <X> T_18_24.lc_trk_g2_2
 (22 10)  (950 394)  (950 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (954 394)  (954 394)  routing T_18_24.lc_trk_g2_7 <X> T_18_24.wire_logic_cluster/lc_5/in_0
 (28 10)  (956 394)  (956 394)  routing T_18_24.lc_trk_g2_4 <X> T_18_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 394)  (957 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 394)  (958 394)  routing T_18_24.lc_trk_g2_4 <X> T_18_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 394)  (960 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 394)  (961 394)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_5/in_3
 (37 10)  (965 394)  (965 394)  LC_5 Logic Functioning bit
 (39 10)  (967 394)  (967 394)  LC_5 Logic Functioning bit
 (41 10)  (969 394)  (969 394)  LC_5 Logic Functioning bit
 (43 10)  (971 394)  (971 394)  LC_5 Logic Functioning bit
 (45 10)  (973 394)  (973 394)  LC_5 Logic Functioning bit
 (53 10)  (981 394)  (981 394)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (942 395)  (942 395)  routing T_18_24.sp4_h_l_17 <X> T_18_24.lc_trk_g2_4
 (15 11)  (943 395)  (943 395)  routing T_18_24.sp4_h_l_17 <X> T_18_24.lc_trk_g2_4
 (16 11)  (944 395)  (944 395)  routing T_18_24.sp4_h_l_17 <X> T_18_24.lc_trk_g2_4
 (17 11)  (945 395)  (945 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (949 395)  (949 395)  routing T_18_24.sp4_r_v_b_39 <X> T_18_24.lc_trk_g2_7
 (26 11)  (954 395)  (954 395)  routing T_18_24.lc_trk_g2_7 <X> T_18_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 395)  (956 395)  routing T_18_24.lc_trk_g2_7 <X> T_18_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 395)  (957 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 395)  (959 395)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 395)  (964 395)  LC_5 Logic Functioning bit
 (38 11)  (966 395)  (966 395)  LC_5 Logic Functioning bit
 (45 11)  (973 395)  (973 395)  LC_5 Logic Functioning bit
 (7 12)  (935 396)  (935 396)  Column buffer control bit: LH_colbuf_cntl_5

 (14 12)  (942 396)  (942 396)  routing T_18_24.bnl_op_0 <X> T_18_24.lc_trk_g3_0
 (16 12)  (944 396)  (944 396)  routing T_18_24.sp4_v_t_12 <X> T_18_24.lc_trk_g3_1
 (17 12)  (945 396)  (945 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (946 396)  (946 396)  routing T_18_24.sp4_v_t_12 <X> T_18_24.lc_trk_g3_1
 (7 13)  (935 397)  (935 397)  Column buffer control bit: LH_colbuf_cntl_4

 (14 13)  (942 397)  (942 397)  routing T_18_24.bnl_op_0 <X> T_18_24.lc_trk_g3_0
 (17 13)  (945 397)  (945 397)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (0 14)  (928 398)  (928 398)  routing T_18_24.glb_netwk_4 <X> T_18_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 398)  (929 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (936 398)  (936 398)  routing T_18_24.sp4_v_t_41 <X> T_18_24.sp4_h_l_47
 (9 14)  (937 398)  (937 398)  routing T_18_24.sp4_v_t_41 <X> T_18_24.sp4_h_l_47
 (10 14)  (938 398)  (938 398)  routing T_18_24.sp4_v_t_41 <X> T_18_24.sp4_h_l_47
 (27 14)  (955 398)  (955 398)  routing T_18_24.lc_trk_g1_3 <X> T_18_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 398)  (957 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 398)  (960 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 398)  (961 398)  routing T_18_24.lc_trk_g3_1 <X> T_18_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 398)  (962 398)  routing T_18_24.lc_trk_g3_1 <X> T_18_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 398)  (964 398)  LC_7 Logic Functioning bit
 (38 14)  (966 398)  (966 398)  LC_7 Logic Functioning bit
 (45 14)  (973 398)  (973 398)  LC_7 Logic Functioning bit
 (51 14)  (979 398)  (979 398)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6

 (30 15)  (958 399)  (958 399)  routing T_18_24.lc_trk_g1_3 <X> T_18_24.wire_logic_cluster/lc_7/in_1
 (36 15)  (964 399)  (964 399)  LC_7 Logic Functioning bit
 (38 15)  (966 399)  (966 399)  LC_7 Logic Functioning bit
 (45 15)  (973 399)  (973 399)  LC_7 Logic Functioning bit


LogicTile_19_24

 (17 0)  (999 384)  (999 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (25 0)  (1007 384)  (1007 384)  routing T_19_24.lft_op_2 <X> T_19_24.lc_trk_g0_2
 (26 0)  (1008 384)  (1008 384)  routing T_19_24.lc_trk_g0_4 <X> T_19_24.wire_logic_cluster/lc_0/in_0
 (29 0)  (1011 384)  (1011 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 384)  (1013 384)  routing T_19_24.lc_trk_g2_7 <X> T_19_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 384)  (1014 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 384)  (1015 384)  routing T_19_24.lc_trk_g2_7 <X> T_19_24.wire_logic_cluster/lc_0/in_3
 (41 0)  (1023 384)  (1023 384)  LC_0 Logic Functioning bit
 (43 0)  (1025 384)  (1025 384)  LC_0 Logic Functioning bit
 (45 0)  (1027 384)  (1027 384)  LC_0 Logic Functioning bit
 (18 1)  (1000 385)  (1000 385)  routing T_19_24.sp4_r_v_b_34 <X> T_19_24.lc_trk_g0_1
 (22 1)  (1004 385)  (1004 385)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1006 385)  (1006 385)  routing T_19_24.lft_op_2 <X> T_19_24.lc_trk_g0_2
 (29 1)  (1011 385)  (1011 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 385)  (1013 385)  routing T_19_24.lc_trk_g2_7 <X> T_19_24.wire_logic_cluster/lc_0/in_3
 (37 1)  (1019 385)  (1019 385)  LC_0 Logic Functioning bit
 (39 1)  (1021 385)  (1021 385)  LC_0 Logic Functioning bit
 (41 1)  (1023 385)  (1023 385)  LC_0 Logic Functioning bit
 (43 1)  (1025 385)  (1025 385)  LC_0 Logic Functioning bit
 (45 1)  (1027 385)  (1027 385)  LC_0 Logic Functioning bit
 (1 2)  (983 386)  (983 386)  routing T_19_24.glb_netwk_5 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (2 2)  (984 386)  (984 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (996 386)  (996 386)  routing T_19_24.wire_logic_cluster/lc_4/out <X> T_19_24.lc_trk_g0_4
 (32 2)  (1014 386)  (1014 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 386)  (1018 386)  LC_1 Logic Functioning bit
 (38 2)  (1020 386)  (1020 386)  LC_1 Logic Functioning bit
 (45 2)  (1027 386)  (1027 386)  LC_1 Logic Functioning bit
 (0 3)  (982 387)  (982 387)  routing T_19_24.glb_netwk_5 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (17 3)  (999 387)  (999 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (1009 387)  (1009 387)  routing T_19_24.lc_trk_g3_0 <X> T_19_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 387)  (1010 387)  routing T_19_24.lc_trk_g3_0 <X> T_19_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 387)  (1011 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 387)  (1013 387)  routing T_19_24.lc_trk_g0_2 <X> T_19_24.wire_logic_cluster/lc_1/in_3
 (37 3)  (1019 387)  (1019 387)  LC_1 Logic Functioning bit
 (39 3)  (1021 387)  (1021 387)  LC_1 Logic Functioning bit
 (45 3)  (1027 387)  (1027 387)  LC_1 Logic Functioning bit
 (22 4)  (1004 388)  (1004 388)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1006 388)  (1006 388)  routing T_19_24.top_op_3 <X> T_19_24.lc_trk_g1_3
 (21 5)  (1003 389)  (1003 389)  routing T_19_24.top_op_3 <X> T_19_24.lc_trk_g1_3
 (17 8)  (999 392)  (999 392)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1000 392)  (1000 392)  routing T_19_24.wire_logic_cluster/lc_1/out <X> T_19_24.lc_trk_g2_1
 (28 8)  (1010 392)  (1010 392)  routing T_19_24.lc_trk_g2_1 <X> T_19_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 392)  (1011 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 392)  (1014 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 392)  (1015 392)  routing T_19_24.lc_trk_g3_0 <X> T_19_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 392)  (1016 392)  routing T_19_24.lc_trk_g3_0 <X> T_19_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 392)  (1018 392)  LC_4 Logic Functioning bit
 (38 8)  (1020 392)  (1020 392)  LC_4 Logic Functioning bit
 (45 8)  (1027 392)  (1027 392)  LC_4 Logic Functioning bit
 (7 9)  (989 393)  (989 393)  Column buffer control bit: LH_colbuf_cntl_0

 (36 9)  (1018 393)  (1018 393)  LC_4 Logic Functioning bit
 (38 9)  (1020 393)  (1020 393)  LC_4 Logic Functioning bit
 (45 9)  (1027 393)  (1027 393)  LC_4 Logic Functioning bit
 (21 10)  (1003 394)  (1003 394)  routing T_19_24.sp4_v_t_26 <X> T_19_24.lc_trk_g2_7
 (22 10)  (1004 394)  (1004 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1005 394)  (1005 394)  routing T_19_24.sp4_v_t_26 <X> T_19_24.lc_trk_g2_7
 (32 10)  (1014 394)  (1014 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 394)  (1016 394)  routing T_19_24.lc_trk_g1_3 <X> T_19_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 394)  (1018 394)  LC_5 Logic Functioning bit
 (38 10)  (1020 394)  (1020 394)  LC_5 Logic Functioning bit
 (45 10)  (1027 394)  (1027 394)  LC_5 Logic Functioning bit
 (21 11)  (1003 395)  (1003 395)  routing T_19_24.sp4_v_t_26 <X> T_19_24.lc_trk_g2_7
 (27 11)  (1009 395)  (1009 395)  routing T_19_24.lc_trk_g3_0 <X> T_19_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 395)  (1010 395)  routing T_19_24.lc_trk_g3_0 <X> T_19_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 395)  (1011 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 395)  (1013 395)  routing T_19_24.lc_trk_g1_3 <X> T_19_24.wire_logic_cluster/lc_5/in_3
 (37 11)  (1019 395)  (1019 395)  LC_5 Logic Functioning bit
 (39 11)  (1021 395)  (1021 395)  LC_5 Logic Functioning bit
 (45 11)  (1027 395)  (1027 395)  LC_5 Logic Functioning bit
 (7 12)  (989 396)  (989 396)  Column buffer control bit: LH_colbuf_cntl_5

 (25 12)  (1007 396)  (1007 396)  routing T_19_24.sp4_v_t_23 <X> T_19_24.lc_trk_g3_2
 (27 12)  (1009 396)  (1009 396)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 396)  (1010 396)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 396)  (1011 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 396)  (1014 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 396)  (1015 396)  routing T_19_24.lc_trk_g3_0 <X> T_19_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 396)  (1016 396)  routing T_19_24.lc_trk_g3_0 <X> T_19_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 396)  (1018 396)  LC_6 Logic Functioning bit
 (38 12)  (1020 396)  (1020 396)  LC_6 Logic Functioning bit
 (45 12)  (1027 396)  (1027 396)  LC_6 Logic Functioning bit
 (7 13)  (989 397)  (989 397)  Column buffer control bit: LH_colbuf_cntl_4

 (14 13)  (996 397)  (996 397)  routing T_19_24.sp4_r_v_b_40 <X> T_19_24.lc_trk_g3_0
 (17 13)  (999 397)  (999 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (1004 397)  (1004 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1005 397)  (1005 397)  routing T_19_24.sp4_v_t_23 <X> T_19_24.lc_trk_g3_2
 (25 13)  (1007 397)  (1007 397)  routing T_19_24.sp4_v_t_23 <X> T_19_24.lc_trk_g3_2
 (30 13)  (1012 397)  (1012 397)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_6/in_1
 (36 13)  (1018 397)  (1018 397)  LC_6 Logic Functioning bit
 (38 13)  (1020 397)  (1020 397)  LC_6 Logic Functioning bit
 (45 13)  (1027 397)  (1027 397)  LC_6 Logic Functioning bit
 (0 14)  (982 398)  (982 398)  routing T_19_24.glb_netwk_4 <X> T_19_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 398)  (983 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (989 399)  (989 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_24

 (25 0)  (1061 384)  (1061 384)  routing T_20_24.wire_logic_cluster/lc_2/out <X> T_20_24.lc_trk_g0_2
 (22 1)  (1058 385)  (1058 385)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (1 2)  (1037 386)  (1037 386)  routing T_20_24.glb_netwk_5 <X> T_20_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 386)  (1038 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (1051 386)  (1051 386)  routing T_20_24.lft_op_5 <X> T_20_24.lc_trk_g0_5
 (17 2)  (1053 386)  (1053 386)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1054 386)  (1054 386)  routing T_20_24.lft_op_5 <X> T_20_24.lc_trk_g0_5
 (0 3)  (1036 387)  (1036 387)  routing T_20_24.glb_netwk_5 <X> T_20_24.wire_logic_cluster/lc_7/clk
 (21 4)  (1057 388)  (1057 388)  routing T_20_24.wire_logic_cluster/lc_3/out <X> T_20_24.lc_trk_g1_3
 (22 4)  (1058 388)  (1058 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (1065 388)  (1065 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 388)  (1066 388)  routing T_20_24.lc_trk_g0_5 <X> T_20_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 388)  (1068 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 388)  (1069 388)  routing T_20_24.lc_trk_g3_0 <X> T_20_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 388)  (1070 388)  routing T_20_24.lc_trk_g3_0 <X> T_20_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 388)  (1072 388)  LC_2 Logic Functioning bit
 (38 4)  (1074 388)  (1074 388)  LC_2 Logic Functioning bit
 (45 4)  (1081 388)  (1081 388)  LC_2 Logic Functioning bit
 (36 5)  (1072 389)  (1072 389)  LC_2 Logic Functioning bit
 (38 5)  (1074 389)  (1074 389)  LC_2 Logic Functioning bit
 (45 5)  (1081 389)  (1081 389)  LC_2 Logic Functioning bit
 (10 6)  (1046 390)  (1046 390)  routing T_20_24.sp4_v_b_11 <X> T_20_24.sp4_h_l_41
 (15 6)  (1051 390)  (1051 390)  routing T_20_24.top_op_5 <X> T_20_24.lc_trk_g1_5
 (17 6)  (1053 390)  (1053 390)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (31 6)  (1067 390)  (1067 390)  routing T_20_24.lc_trk_g1_5 <X> T_20_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 390)  (1068 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 390)  (1070 390)  routing T_20_24.lc_trk_g1_5 <X> T_20_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 390)  (1072 390)  LC_3 Logic Functioning bit
 (38 6)  (1074 390)  (1074 390)  LC_3 Logic Functioning bit
 (45 6)  (1081 390)  (1081 390)  LC_3 Logic Functioning bit
 (10 7)  (1046 391)  (1046 391)  routing T_20_24.sp4_h_l_46 <X> T_20_24.sp4_v_t_41
 (18 7)  (1054 391)  (1054 391)  routing T_20_24.top_op_5 <X> T_20_24.lc_trk_g1_5
 (27 7)  (1063 391)  (1063 391)  routing T_20_24.lc_trk_g3_0 <X> T_20_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 391)  (1064 391)  routing T_20_24.lc_trk_g3_0 <X> T_20_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 391)  (1065 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (1073 391)  (1073 391)  LC_3 Logic Functioning bit
 (39 7)  (1075 391)  (1075 391)  LC_3 Logic Functioning bit
 (45 7)  (1081 391)  (1081 391)  LC_3 Logic Functioning bit
 (32 10)  (1068 394)  (1068 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 394)  (1072 394)  LC_5 Logic Functioning bit
 (38 10)  (1074 394)  (1074 394)  LC_5 Logic Functioning bit
 (45 10)  (1081 394)  (1081 394)  LC_5 Logic Functioning bit
 (48 10)  (1084 394)  (1084 394)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (27 11)  (1063 395)  (1063 395)  routing T_20_24.lc_trk_g3_0 <X> T_20_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 395)  (1064 395)  routing T_20_24.lc_trk_g3_0 <X> T_20_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 395)  (1065 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 395)  (1067 395)  routing T_20_24.lc_trk_g0_2 <X> T_20_24.wire_logic_cluster/lc_5/in_3
 (37 11)  (1073 395)  (1073 395)  LC_5 Logic Functioning bit
 (39 11)  (1075 395)  (1075 395)  LC_5 Logic Functioning bit
 (45 11)  (1081 395)  (1081 395)  LC_5 Logic Functioning bit
 (7 12)  (1043 396)  (1043 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (1043 397)  (1043 397)  Column buffer control bit: LH_colbuf_cntl_4

 (15 13)  (1051 397)  (1051 397)  routing T_20_24.sp4_v_t_29 <X> T_20_24.lc_trk_g3_0
 (16 13)  (1052 397)  (1052 397)  routing T_20_24.sp4_v_t_29 <X> T_20_24.lc_trk_g3_0
 (17 13)  (1053 397)  (1053 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (0 14)  (1036 398)  (1036 398)  routing T_20_24.glb_netwk_4 <X> T_20_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 398)  (1037 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (1068 398)  (1068 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 398)  (1070 398)  routing T_20_24.lc_trk_g1_3 <X> T_20_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 398)  (1072 398)  LC_7 Logic Functioning bit
 (38 14)  (1074 398)  (1074 398)  LC_7 Logic Functioning bit
 (45 14)  (1081 398)  (1081 398)  LC_7 Logic Functioning bit
 (7 15)  (1043 399)  (1043 399)  Column buffer control bit: LH_colbuf_cntl_6

 (27 15)  (1063 399)  (1063 399)  routing T_20_24.lc_trk_g3_0 <X> T_20_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 399)  (1064 399)  routing T_20_24.lc_trk_g3_0 <X> T_20_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 399)  (1065 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 399)  (1067 399)  routing T_20_24.lc_trk_g1_3 <X> T_20_24.wire_logic_cluster/lc_7/in_3
 (37 15)  (1073 399)  (1073 399)  LC_7 Logic Functioning bit
 (39 15)  (1075 399)  (1075 399)  LC_7 Logic Functioning bit
 (45 15)  (1081 399)  (1081 399)  LC_7 Logic Functioning bit


LogicTile_21_24

 (7 9)  (1097 393)  (1097 393)  Column buffer control bit: LH_colbuf_cntl_0

 (7 12)  (1097 396)  (1097 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (1097 397)  (1097 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1097 399)  (1097 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_24

 (32 0)  (1176 384)  (1176 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 384)  (1177 384)  routing T_22_24.lc_trk_g2_1 <X> T_22_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 384)  (1180 384)  LC_0 Logic Functioning bit
 (37 0)  (1181 384)  (1181 384)  LC_0 Logic Functioning bit
 (38 0)  (1182 384)  (1182 384)  LC_0 Logic Functioning bit
 (39 0)  (1183 384)  (1183 384)  LC_0 Logic Functioning bit
 (45 0)  (1189 384)  (1189 384)  LC_0 Logic Functioning bit
 (36 1)  (1180 385)  (1180 385)  LC_0 Logic Functioning bit
 (37 1)  (1181 385)  (1181 385)  LC_0 Logic Functioning bit
 (38 1)  (1182 385)  (1182 385)  LC_0 Logic Functioning bit
 (39 1)  (1183 385)  (1183 385)  LC_0 Logic Functioning bit
 (1 2)  (1145 386)  (1145 386)  routing T_22_24.glb_netwk_5 <X> T_22_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 386)  (1146 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (31 2)  (1175 386)  (1175 386)  routing T_22_24.lc_trk_g2_6 <X> T_22_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 386)  (1176 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 386)  (1177 386)  routing T_22_24.lc_trk_g2_6 <X> T_22_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 386)  (1180 386)  LC_1 Logic Functioning bit
 (37 2)  (1181 386)  (1181 386)  LC_1 Logic Functioning bit
 (38 2)  (1182 386)  (1182 386)  LC_1 Logic Functioning bit
 (39 2)  (1183 386)  (1183 386)  LC_1 Logic Functioning bit
 (45 2)  (1189 386)  (1189 386)  LC_1 Logic Functioning bit
 (0 3)  (1144 387)  (1144 387)  routing T_22_24.glb_netwk_5 <X> T_22_24.wire_logic_cluster/lc_7/clk
 (31 3)  (1175 387)  (1175 387)  routing T_22_24.lc_trk_g2_6 <X> T_22_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 387)  (1180 387)  LC_1 Logic Functioning bit
 (37 3)  (1181 387)  (1181 387)  LC_1 Logic Functioning bit
 (38 3)  (1182 387)  (1182 387)  LC_1 Logic Functioning bit
 (39 3)  (1183 387)  (1183 387)  LC_1 Logic Functioning bit
 (17 8)  (1161 392)  (1161 392)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1162 392)  (1162 392)  routing T_22_24.wire_logic_cluster/lc_1/out <X> T_22_24.lc_trk_g2_1
 (22 11)  (1166 395)  (1166 395)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (1167 395)  (1167 395)  routing T_22_24.sp12_v_b_14 <X> T_22_24.lc_trk_g2_6
 (7 12)  (1151 396)  (1151 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (1151 399)  (1151 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_24

 (6 8)  (1204 392)  (1204 392)  routing T_23_24.sp4_v_t_38 <X> T_23_24.sp4_v_b_6
 (5 9)  (1203 393)  (1203 393)  routing T_23_24.sp4_v_t_38 <X> T_23_24.sp4_v_b_6
 (7 12)  (1205 396)  (1205 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (1205 399)  (1205 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_24_24

 (7 12)  (1259 396)  (1259 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (1259 399)  (1259 399)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



IO_Tile_0_23

 (4 0)  (13 368)  (13 368)  routing T_0_23.span4_vert_b_8 <X> T_0_23.lc_trk_g0_0
 (5 0)  (12 368)  (12 368)  routing T_0_23.span4_vert_b_1 <X> T_0_23.lc_trk_g0_1
 (7 0)  (10 368)  (10 368)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_1 lc_trk_g0_1
 (16 0)  (1 368)  (1 368)  IOB_0 IO Functioning bit
 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (5 1)  (12 369)  (12 369)  routing T_0_23.span4_vert_b_8 <X> T_0_23.lc_trk_g0_0
 (7 1)  (10 369)  (10 369)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (8 1)  (9 369)  (9 369)  routing T_0_23.span4_vert_b_1 <X> T_0_23.lc_trk_g0_1
 (17 3)  (0 371)  (0 371)  IOB_0 IO Functioning bit
 (16 4)  (1 372)  (1 372)  IOB_0 IO Functioning bit
 (13 5)  (4 373)  (4 373)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 378)  (1 378)  IOB_1 IO Functioning bit
 (13 11)  (4 379)  (4 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 381)  (0 381)  IOB_1 IO Functioning bit
 (16 14)  (1 382)  (1 382)  IOB_1 IO Functioning bit


LogicTile_5_23

 (3 6)  (237 374)  (237 374)  routing T_5_23.sp12_h_r_0 <X> T_5_23.sp12_v_t_23
 (3 7)  (237 375)  (237 375)  routing T_5_23.sp12_h_r_0 <X> T_5_23.sp12_v_t_23


RAM_Tile_8_23

 (3 12)  (399 380)  (399 380)  routing T_8_23.sp12_v_b_1 <X> T_8_23.sp12_h_r_1
 (3 13)  (399 381)  (399 381)  routing T_8_23.sp12_v_b_1 <X> T_8_23.sp12_h_r_1


LogicTile_12_23

 (15 0)  (615 368)  (615 368)  routing T_12_23.sp4_h_l_4 <X> T_12_23.lc_trk_g0_1
 (16 0)  (616 368)  (616 368)  routing T_12_23.sp4_h_l_4 <X> T_12_23.lc_trk_g0_1
 (17 0)  (617 368)  (617 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (618 368)  (618 368)  routing T_12_23.sp4_h_l_4 <X> T_12_23.lc_trk_g0_1
 (21 0)  (621 368)  (621 368)  routing T_12_23.sp4_h_r_19 <X> T_12_23.lc_trk_g0_3
 (22 0)  (622 368)  (622 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (623 368)  (623 368)  routing T_12_23.sp4_h_r_19 <X> T_12_23.lc_trk_g0_3
 (24 0)  (624 368)  (624 368)  routing T_12_23.sp4_h_r_19 <X> T_12_23.lc_trk_g0_3
 (18 1)  (618 369)  (618 369)  routing T_12_23.sp4_h_l_4 <X> T_12_23.lc_trk_g0_1
 (21 1)  (621 369)  (621 369)  routing T_12_23.sp4_h_r_19 <X> T_12_23.lc_trk_g0_3
 (22 3)  (622 371)  (622 371)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (623 371)  (623 371)  routing T_12_23.sp12_h_r_14 <X> T_12_23.lc_trk_g0_6
 (3 4)  (603 372)  (603 372)  routing T_12_23.sp12_v_b_0 <X> T_12_23.sp12_h_r_0
 (19 4)  (619 372)  (619 372)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (26 4)  (626 372)  (626 372)  routing T_12_23.lc_trk_g0_6 <X> T_12_23.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 372)  (629 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 372)  (632 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (637 372)  (637 372)  LC_2 Logic Functioning bit
 (39 4)  (639 372)  (639 372)  LC_2 Logic Functioning bit
 (40 4)  (640 372)  (640 372)  LC_2 Logic Functioning bit
 (42 4)  (642 372)  (642 372)  LC_2 Logic Functioning bit
 (3 5)  (603 373)  (603 373)  routing T_12_23.sp12_v_b_0 <X> T_12_23.sp12_h_r_0
 (26 5)  (626 373)  (626 373)  routing T_12_23.lc_trk_g0_6 <X> T_12_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 373)  (629 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 373)  (631 373)  routing T_12_23.lc_trk_g0_3 <X> T_12_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 373)  (632 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (633 373)  (633 373)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.input_2_2
 (34 5)  (634 373)  (634 373)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.input_2_2
 (35 5)  (635 373)  (635 373)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.input_2_2
 (36 5)  (636 373)  (636 373)  LC_2 Logic Functioning bit
 (38 5)  (638 373)  (638 373)  LC_2 Logic Functioning bit
 (39 5)  (639 373)  (639 373)  LC_2 Logic Functioning bit
 (41 5)  (641 373)  (641 373)  LC_2 Logic Functioning bit
 (43 5)  (643 373)  (643 373)  LC_2 Logic Functioning bit
 (51 5)  (651 373)  (651 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 12)  (622 380)  (622 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (621 381)  (621 381)  routing T_12_23.sp4_r_v_b_43 <X> T_12_23.lc_trk_g3_3


LogicTile_13_23

 (27 0)  (681 368)  (681 368)  routing T_13_23.lc_trk_g3_0 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 368)  (682 368)  routing T_13_23.lc_trk_g3_0 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 368)  (683 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 368)  (685 368)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 368)  (686 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 368)  (687 368)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 368)  (689 368)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.input_2_0
 (36 0)  (690 368)  (690 368)  LC_0 Logic Functioning bit
 (37 0)  (691 368)  (691 368)  LC_0 Logic Functioning bit
 (38 0)  (692 368)  (692 368)  LC_0 Logic Functioning bit
 (39 0)  (693 368)  (693 368)  LC_0 Logic Functioning bit
 (44 0)  (698 368)  (698 368)  LC_0 Logic Functioning bit
 (31 1)  (685 369)  (685 369)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 369)  (686 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (687 369)  (687 369)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.input_2_0
 (34 1)  (688 369)  (688 369)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.input_2_0
 (35 1)  (689 369)  (689 369)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.input_2_0
 (40 1)  (694 369)  (694 369)  LC_0 Logic Functioning bit
 (41 1)  (695 369)  (695 369)  LC_0 Logic Functioning bit
 (42 1)  (696 369)  (696 369)  LC_0 Logic Functioning bit
 (43 1)  (697 369)  (697 369)  LC_0 Logic Functioning bit
 (27 2)  (681 370)  (681 370)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 370)  (682 370)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 370)  (683 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 370)  (686 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 370)  (690 370)  LC_1 Logic Functioning bit
 (37 2)  (691 370)  (691 370)  LC_1 Logic Functioning bit
 (38 2)  (692 370)  (692 370)  LC_1 Logic Functioning bit
 (39 2)  (693 370)  (693 370)  LC_1 Logic Functioning bit
 (44 2)  (698 370)  (698 370)  LC_1 Logic Functioning bit
 (40 3)  (694 371)  (694 371)  LC_1 Logic Functioning bit
 (41 3)  (695 371)  (695 371)  LC_1 Logic Functioning bit
 (42 3)  (696 371)  (696 371)  LC_1 Logic Functioning bit
 (43 3)  (697 371)  (697 371)  LC_1 Logic Functioning bit
 (13 4)  (667 372)  (667 372)  routing T_13_23.sp4_v_t_40 <X> T_13_23.sp4_v_b_5
 (28 4)  (682 372)  (682 372)  routing T_13_23.lc_trk_g2_3 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 372)  (683 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 372)  (686 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 372)  (690 372)  LC_2 Logic Functioning bit
 (37 4)  (691 372)  (691 372)  LC_2 Logic Functioning bit
 (38 4)  (692 372)  (692 372)  LC_2 Logic Functioning bit
 (39 4)  (693 372)  (693 372)  LC_2 Logic Functioning bit
 (44 4)  (698 372)  (698 372)  LC_2 Logic Functioning bit
 (30 5)  (684 373)  (684 373)  routing T_13_23.lc_trk_g2_3 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (40 5)  (694 373)  (694 373)  LC_2 Logic Functioning bit
 (41 5)  (695 373)  (695 373)  LC_2 Logic Functioning bit
 (42 5)  (696 373)  (696 373)  LC_2 Logic Functioning bit
 (43 5)  (697 373)  (697 373)  LC_2 Logic Functioning bit
 (28 6)  (682 374)  (682 374)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 374)  (683 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 374)  (686 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (691 374)  (691 374)  LC_3 Logic Functioning bit
 (39 6)  (693 374)  (693 374)  LC_3 Logic Functioning bit
 (41 6)  (695 374)  (695 374)  LC_3 Logic Functioning bit
 (43 6)  (697 374)  (697 374)  LC_3 Logic Functioning bit
 (30 7)  (684 375)  (684 375)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (37 7)  (691 375)  (691 375)  LC_3 Logic Functioning bit
 (39 7)  (693 375)  (693 375)  LC_3 Logic Functioning bit
 (41 7)  (695 375)  (695 375)  LC_3 Logic Functioning bit
 (43 7)  (697 375)  (697 375)  LC_3 Logic Functioning bit
 (11 8)  (665 376)  (665 376)  routing T_13_23.sp4_h_r_3 <X> T_13_23.sp4_v_b_8
 (21 8)  (675 376)  (675 376)  routing T_13_23.rgt_op_3 <X> T_13_23.lc_trk_g2_3
 (22 8)  (676 376)  (676 376)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (678 376)  (678 376)  routing T_13_23.rgt_op_3 <X> T_13_23.lc_trk_g2_3
 (25 8)  (679 376)  (679 376)  routing T_13_23.rgt_op_2 <X> T_13_23.lc_trk_g2_2
 (22 9)  (676 377)  (676 377)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (678 377)  (678 377)  routing T_13_23.rgt_op_2 <X> T_13_23.lc_trk_g2_2
 (21 10)  (675 378)  (675 378)  routing T_13_23.rgt_op_7 <X> T_13_23.lc_trk_g2_7
 (22 10)  (676 378)  (676 378)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 378)  (678 378)  routing T_13_23.rgt_op_7 <X> T_13_23.lc_trk_g2_7
 (14 12)  (668 380)  (668 380)  routing T_13_23.rgt_op_0 <X> T_13_23.lc_trk_g3_0
 (15 12)  (669 380)  (669 380)  routing T_13_23.rgt_op_1 <X> T_13_23.lc_trk_g3_1
 (17 12)  (671 380)  (671 380)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (672 380)  (672 380)  routing T_13_23.rgt_op_1 <X> T_13_23.lc_trk_g3_1
 (15 13)  (669 381)  (669 381)  routing T_13_23.rgt_op_0 <X> T_13_23.lc_trk_g3_0
 (17 13)  (671 381)  (671 381)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 14)  (675 382)  (675 382)  routing T_13_23.rgt_op_7 <X> T_13_23.lc_trk_g3_7
 (22 14)  (676 382)  (676 382)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (678 382)  (678 382)  routing T_13_23.rgt_op_7 <X> T_13_23.lc_trk_g3_7


LogicTile_14_23

 (0 0)  (708 368)  (708 368)  Negative Clock bit

 (21 0)  (729 368)  (729 368)  routing T_14_23.lft_op_3 <X> T_14_23.lc_trk_g0_3
 (22 0)  (730 368)  (730 368)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 368)  (732 368)  routing T_14_23.lft_op_3 <X> T_14_23.lc_trk_g0_3
 (25 0)  (733 368)  (733 368)  routing T_14_23.lft_op_2 <X> T_14_23.lc_trk_g0_2
 (27 0)  (735 368)  (735 368)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 368)  (736 368)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 368)  (737 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 368)  (738 368)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 368)  (740 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 368)  (742 368)  routing T_14_23.lc_trk_g1_0 <X> T_14_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 368)  (744 368)  LC_0 Logic Functioning bit
 (37 0)  (745 368)  (745 368)  LC_0 Logic Functioning bit
 (39 0)  (747 368)  (747 368)  LC_0 Logic Functioning bit
 (45 0)  (753 368)  (753 368)  LC_0 Logic Functioning bit
 (48 0)  (756 368)  (756 368)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (51 0)  (759 368)  (759 368)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (22 1)  (730 369)  (730 369)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 369)  (732 369)  routing T_14_23.lft_op_2 <X> T_14_23.lc_trk_g0_2
 (26 1)  (734 369)  (734 369)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 369)  (735 369)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 369)  (737 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 369)  (740 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (741 369)  (741 369)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.input_2_0
 (34 1)  (742 369)  (742 369)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.input_2_0
 (36 1)  (744 369)  (744 369)  LC_0 Logic Functioning bit
 (37 1)  (745 369)  (745 369)  LC_0 Logic Functioning bit
 (38 1)  (746 369)  (746 369)  LC_0 Logic Functioning bit
 (39 1)  (747 369)  (747 369)  LC_0 Logic Functioning bit
 (45 1)  (753 369)  (753 369)  LC_0 Logic Functioning bit
 (2 2)  (710 370)  (710 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (26 2)  (734 370)  (734 370)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 370)  (735 370)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 370)  (737 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 370)  (740 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 370)  (742 370)  routing T_14_23.lc_trk_g1_1 <X> T_14_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 370)  (743 370)  routing T_14_23.lc_trk_g1_4 <X> T_14_23.input_2_1
 (36 2)  (744 370)  (744 370)  LC_1 Logic Functioning bit
 (37 2)  (745 370)  (745 370)  LC_1 Logic Functioning bit
 (39 2)  (747 370)  (747 370)  LC_1 Logic Functioning bit
 (45 2)  (753 370)  (753 370)  LC_1 Logic Functioning bit
 (48 2)  (756 370)  (756 370)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (27 3)  (735 371)  (735 371)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 371)  (736 371)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 371)  (737 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 371)  (738 371)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 371)  (740 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (742 371)  (742 371)  routing T_14_23.lc_trk_g1_4 <X> T_14_23.input_2_1
 (36 3)  (744 371)  (744 371)  LC_1 Logic Functioning bit
 (37 3)  (745 371)  (745 371)  LC_1 Logic Functioning bit
 (38 3)  (746 371)  (746 371)  LC_1 Logic Functioning bit
 (39 3)  (747 371)  (747 371)  LC_1 Logic Functioning bit
 (45 3)  (753 371)  (753 371)  LC_1 Logic Functioning bit
 (14 4)  (722 372)  (722 372)  routing T_14_23.lft_op_0 <X> T_14_23.lc_trk_g1_0
 (15 4)  (723 372)  (723 372)  routing T_14_23.lft_op_1 <X> T_14_23.lc_trk_g1_1
 (17 4)  (725 372)  (725 372)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 372)  (726 372)  routing T_14_23.lft_op_1 <X> T_14_23.lc_trk_g1_1
 (22 4)  (730 372)  (730 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (735 372)  (735 372)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 372)  (736 372)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 372)  (737 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 372)  (738 372)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 372)  (740 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 372)  (744 372)  LC_2 Logic Functioning bit
 (37 4)  (745 372)  (745 372)  LC_2 Logic Functioning bit
 (39 4)  (747 372)  (747 372)  LC_2 Logic Functioning bit
 (45 4)  (753 372)  (753 372)  LC_2 Logic Functioning bit
 (48 4)  (756 372)  (756 372)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (15 5)  (723 373)  (723 373)  routing T_14_23.lft_op_0 <X> T_14_23.lc_trk_g1_0
 (17 5)  (725 373)  (725 373)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (729 373)  (729 373)  routing T_14_23.sp4_r_v_b_27 <X> T_14_23.lc_trk_g1_3
 (26 5)  (734 373)  (734 373)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 373)  (735 373)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 373)  (737 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 373)  (739 373)  routing T_14_23.lc_trk_g0_3 <X> T_14_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 373)  (740 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (741 373)  (741 373)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.input_2_2
 (34 5)  (742 373)  (742 373)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.input_2_2
 (36 5)  (744 373)  (744 373)  LC_2 Logic Functioning bit
 (37 5)  (745 373)  (745 373)  LC_2 Logic Functioning bit
 (38 5)  (746 373)  (746 373)  LC_2 Logic Functioning bit
 (39 5)  (747 373)  (747 373)  LC_2 Logic Functioning bit
 (45 5)  (753 373)  (753 373)  LC_2 Logic Functioning bit
 (17 6)  (725 374)  (725 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (25 6)  (733 374)  (733 374)  routing T_14_23.wire_logic_cluster/lc_6/out <X> T_14_23.lc_trk_g1_6
 (26 6)  (734 374)  (734 374)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 374)  (735 374)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 374)  (737 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 374)  (740 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (743 374)  (743 374)  routing T_14_23.lc_trk_g1_4 <X> T_14_23.input_2_3
 (36 6)  (744 374)  (744 374)  LC_3 Logic Functioning bit
 (37 6)  (745 374)  (745 374)  LC_3 Logic Functioning bit
 (39 6)  (747 374)  (747 374)  LC_3 Logic Functioning bit
 (45 6)  (753 374)  (753 374)  LC_3 Logic Functioning bit
 (48 6)  (756 374)  (756 374)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (17 7)  (725 375)  (725 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (730 375)  (730 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (735 375)  (735 375)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 375)  (736 375)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 375)  (737 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 375)  (738 375)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 375)  (739 375)  routing T_14_23.lc_trk_g0_2 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 375)  (740 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (742 375)  (742 375)  routing T_14_23.lc_trk_g1_4 <X> T_14_23.input_2_3
 (36 7)  (744 375)  (744 375)  LC_3 Logic Functioning bit
 (37 7)  (745 375)  (745 375)  LC_3 Logic Functioning bit
 (38 7)  (746 375)  (746 375)  LC_3 Logic Functioning bit
 (39 7)  (747 375)  (747 375)  LC_3 Logic Functioning bit
 (45 7)  (753 375)  (753 375)  LC_3 Logic Functioning bit
 (14 8)  (722 376)  (722 376)  routing T_14_23.wire_logic_cluster/lc_0/out <X> T_14_23.lc_trk_g2_0
 (17 8)  (725 376)  (725 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 376)  (726 376)  routing T_14_23.wire_logic_cluster/lc_1/out <X> T_14_23.lc_trk_g2_1
 (21 8)  (729 376)  (729 376)  routing T_14_23.wire_logic_cluster/lc_3/out <X> T_14_23.lc_trk_g2_3
 (22 8)  (730 376)  (730 376)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (733 376)  (733 376)  routing T_14_23.wire_logic_cluster/lc_2/out <X> T_14_23.lc_trk_g2_2
 (28 8)  (736 376)  (736 376)  routing T_14_23.lc_trk_g2_3 <X> T_14_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 376)  (737 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 376)  (740 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 376)  (741 376)  routing T_14_23.lc_trk_g2_1 <X> T_14_23.wire_logic_cluster/lc_4/in_3
 (52 8)  (760 376)  (760 376)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (17 9)  (725 377)  (725 377)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (730 377)  (730 377)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (734 377)  (734 377)  routing T_14_23.lc_trk_g2_2 <X> T_14_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 377)  (736 377)  routing T_14_23.lc_trk_g2_2 <X> T_14_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 377)  (737 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 377)  (738 377)  routing T_14_23.lc_trk_g2_3 <X> T_14_23.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 377)  (744 377)  LC_4 Logic Functioning bit
 (38 9)  (746 377)  (746 377)  LC_4 Logic Functioning bit
 (22 10)  (730 378)  (730 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (734 378)  (734 378)  routing T_14_23.lc_trk_g1_6 <X> T_14_23.wire_logic_cluster/lc_5/in_0
 (32 10)  (740 378)  (740 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 378)  (741 378)  routing T_14_23.lc_trk_g2_0 <X> T_14_23.wire_logic_cluster/lc_5/in_3
 (43 10)  (751 378)  (751 378)  LC_5 Logic Functioning bit
 (50 10)  (758 378)  (758 378)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (734 379)  (734 379)  routing T_14_23.lc_trk_g1_6 <X> T_14_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 379)  (735 379)  routing T_14_23.lc_trk_g1_6 <X> T_14_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 379)  (737 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (42 11)  (750 379)  (750 379)  LC_5 Logic Functioning bit
 (15 12)  (723 380)  (723 380)  routing T_14_23.sp4_h_r_41 <X> T_14_23.lc_trk_g3_1
 (16 12)  (724 380)  (724 380)  routing T_14_23.sp4_h_r_41 <X> T_14_23.lc_trk_g3_1
 (17 12)  (725 380)  (725 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (726 380)  (726 380)  routing T_14_23.sp4_h_r_41 <X> T_14_23.lc_trk_g3_1
 (27 12)  (735 380)  (735 380)  routing T_14_23.lc_trk_g1_4 <X> T_14_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 380)  (737 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 380)  (738 380)  routing T_14_23.lc_trk_g1_4 <X> T_14_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 380)  (739 380)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 380)  (740 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 380)  (741 380)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (45 12)  (753 380)  (753 380)  LC_6 Logic Functioning bit
 (50 12)  (758 380)  (758 380)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (759 380)  (759 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (726 381)  (726 381)  routing T_14_23.sp4_h_r_41 <X> T_14_23.lc_trk_g3_1
 (26 13)  (734 381)  (734 381)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 381)  (735 381)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 381)  (737 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 381)  (739 381)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (39 13)  (747 381)  (747 381)  LC_6 Logic Functioning bit
 (45 13)  (753 381)  (753 381)  LC_6 Logic Functioning bit
 (46 13)  (754 381)  (754 381)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (708 382)  (708 382)  routing T_14_23.glb_netwk_6 <X> T_14_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 382)  (709 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (734 382)  (734 382)  routing T_14_23.lc_trk_g1_4 <X> T_14_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 382)  (735 382)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 382)  (737 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 382)  (739 382)  routing T_14_23.lc_trk_g1_5 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 382)  (740 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 382)  (742 382)  routing T_14_23.lc_trk_g1_5 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 382)  (743 382)  routing T_14_23.lc_trk_g1_6 <X> T_14_23.input_2_7
 (36 14)  (744 382)  (744 382)  LC_7 Logic Functioning bit
 (37 14)  (745 382)  (745 382)  LC_7 Logic Functioning bit
 (38 14)  (746 382)  (746 382)  LC_7 Logic Functioning bit
 (39 14)  (747 382)  (747 382)  LC_7 Logic Functioning bit
 (40 14)  (748 382)  (748 382)  LC_7 Logic Functioning bit
 (41 14)  (749 382)  (749 382)  LC_7 Logic Functioning bit
 (42 14)  (750 382)  (750 382)  LC_7 Logic Functioning bit
 (43 14)  (751 382)  (751 382)  LC_7 Logic Functioning bit
 (0 15)  (708 383)  (708 383)  routing T_14_23.glb_netwk_6 <X> T_14_23.wire_logic_cluster/lc_7/s_r
 (17 15)  (725 383)  (725 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (19 15)  (727 383)  (727 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (27 15)  (735 383)  (735 383)  routing T_14_23.lc_trk_g1_4 <X> T_14_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 383)  (737 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 383)  (738 383)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 383)  (740 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (742 383)  (742 383)  routing T_14_23.lc_trk_g1_6 <X> T_14_23.input_2_7
 (35 15)  (743 383)  (743 383)  routing T_14_23.lc_trk_g1_6 <X> T_14_23.input_2_7
 (36 15)  (744 383)  (744 383)  LC_7 Logic Functioning bit
 (37 15)  (745 383)  (745 383)  LC_7 Logic Functioning bit
 (39 15)  (747 383)  (747 383)  LC_7 Logic Functioning bit
 (40 15)  (748 383)  (748 383)  LC_7 Logic Functioning bit
 (41 15)  (749 383)  (749 383)  LC_7 Logic Functioning bit
 (42 15)  (750 383)  (750 383)  LC_7 Logic Functioning bit
 (43 15)  (751 383)  (751 383)  LC_7 Logic Functioning bit


LogicTile_15_23

 (32 0)  (794 368)  (794 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 368)  (796 368)  routing T_15_23.lc_trk_g1_0 <X> T_15_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 368)  (798 368)  LC_0 Logic Functioning bit
 (37 0)  (799 368)  (799 368)  LC_0 Logic Functioning bit
 (38 0)  (800 368)  (800 368)  LC_0 Logic Functioning bit
 (39 0)  (801 368)  (801 368)  LC_0 Logic Functioning bit
 (45 0)  (807 368)  (807 368)  LC_0 Logic Functioning bit
 (48 0)  (810 368)  (810 368)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (22 1)  (784 369)  (784 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (36 1)  (798 369)  (798 369)  LC_0 Logic Functioning bit
 (37 1)  (799 369)  (799 369)  LC_0 Logic Functioning bit
 (38 1)  (800 369)  (800 369)  LC_0 Logic Functioning bit
 (39 1)  (801 369)  (801 369)  LC_0 Logic Functioning bit
 (45 1)  (807 369)  (807 369)  LC_0 Logic Functioning bit
 (1 2)  (763 370)  (763 370)  routing T_15_23.glb_netwk_5 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (2 2)  (764 370)  (764 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (32 2)  (794 370)  (794 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 370)  (798 370)  LC_1 Logic Functioning bit
 (37 2)  (799 370)  (799 370)  LC_1 Logic Functioning bit
 (38 2)  (800 370)  (800 370)  LC_1 Logic Functioning bit
 (39 2)  (801 370)  (801 370)  LC_1 Logic Functioning bit
 (45 2)  (807 370)  (807 370)  LC_1 Logic Functioning bit
 (0 3)  (762 371)  (762 371)  routing T_15_23.glb_netwk_5 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (31 3)  (793 371)  (793 371)  routing T_15_23.lc_trk_g0_2 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 371)  (798 371)  LC_1 Logic Functioning bit
 (37 3)  (799 371)  (799 371)  LC_1 Logic Functioning bit
 (38 3)  (800 371)  (800 371)  LC_1 Logic Functioning bit
 (39 3)  (801 371)  (801 371)  LC_1 Logic Functioning bit
 (45 3)  (807 371)  (807 371)  LC_1 Logic Functioning bit
 (48 3)  (810 371)  (810 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (762 372)  (762 372)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_7/cen
 (1 4)  (763 372)  (763 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (762 373)  (762 373)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_7/cen
 (1 5)  (763 373)  (763 373)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_7/cen
 (14 5)  (776 373)  (776 373)  routing T_15_23.sp4_r_v_b_24 <X> T_15_23.lc_trk_g1_0
 (17 5)  (779 373)  (779 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (9 6)  (771 374)  (771 374)  routing T_15_23.sp4_v_b_4 <X> T_15_23.sp4_h_l_41
 (10 8)  (772 376)  (772 376)  routing T_15_23.sp4_v_t_39 <X> T_15_23.sp4_h_r_7
 (4 11)  (766 379)  (766 379)  routing T_15_23.sp4_v_b_1 <X> T_15_23.sp4_h_l_43
 (22 12)  (784 380)  (784 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 380)  (785 380)  routing T_15_23.sp4_v_t_30 <X> T_15_23.lc_trk_g3_3
 (24 12)  (786 380)  (786 380)  routing T_15_23.sp4_v_t_30 <X> T_15_23.lc_trk_g3_3
 (9 13)  (771 381)  (771 381)  routing T_15_23.sp4_v_t_39 <X> T_15_23.sp4_v_b_10
 (10 13)  (772 381)  (772 381)  routing T_15_23.sp4_v_t_39 <X> T_15_23.sp4_v_b_10
 (0 14)  (762 382)  (762 382)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 382)  (763 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (762 383)  (762 383)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/s_r


LogicTile_16_23

 (2 0)  (818 368)  (818 368)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (1 2)  (817 370)  (817 370)  routing T_16_23.glb_netwk_5 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (2 2)  (818 370)  (818 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (831 370)  (831 370)  routing T_16_23.bot_op_5 <X> T_16_23.lc_trk_g0_5
 (17 2)  (833 370)  (833 370)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (842 370)  (842 370)  routing T_16_23.lc_trk_g0_5 <X> T_16_23.wire_logic_cluster/lc_1/in_0
 (31 2)  (847 370)  (847 370)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 370)  (848 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 370)  (850 370)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 370)  (851 370)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.input_2_1
 (37 2)  (853 370)  (853 370)  LC_1 Logic Functioning bit
 (38 2)  (854 370)  (854 370)  LC_1 Logic Functioning bit
 (41 2)  (857 370)  (857 370)  LC_1 Logic Functioning bit
 (45 2)  (861 370)  (861 370)  LC_1 Logic Functioning bit
 (0 3)  (816 371)  (816 371)  routing T_16_23.glb_netwk_5 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (29 3)  (845 371)  (845 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 371)  (848 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (849 371)  (849 371)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.input_2_1
 (34 3)  (850 371)  (850 371)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.input_2_1
 (35 3)  (851 371)  (851 371)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.input_2_1
 (36 3)  (852 371)  (852 371)  LC_1 Logic Functioning bit
 (39 3)  (855 371)  (855 371)  LC_1 Logic Functioning bit
 (40 3)  (856 371)  (856 371)  LC_1 Logic Functioning bit
 (45 3)  (861 371)  (861 371)  LC_1 Logic Functioning bit
 (27 4)  (843 372)  (843 372)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 372)  (844 372)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 372)  (845 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 372)  (846 372)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 372)  (847 372)  routing T_16_23.lc_trk_g0_5 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 372)  (848 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (853 372)  (853 372)  LC_2 Logic Functioning bit
 (39 4)  (855 372)  (855 372)  LC_2 Logic Functioning bit
 (41 4)  (857 372)  (857 372)  LC_2 Logic Functioning bit
 (43 4)  (859 372)  (859 372)  LC_2 Logic Functioning bit
 (45 4)  (861 372)  (861 372)  LC_2 Logic Functioning bit
 (28 5)  (844 373)  (844 373)  routing T_16_23.lc_trk_g2_0 <X> T_16_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 373)  (845 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 373)  (846 373)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (37 5)  (853 373)  (853 373)  LC_2 Logic Functioning bit
 (39 5)  (855 373)  (855 373)  LC_2 Logic Functioning bit
 (45 5)  (861 373)  (861 373)  LC_2 Logic Functioning bit
 (15 6)  (831 374)  (831 374)  routing T_16_23.sp12_h_r_5 <X> T_16_23.lc_trk_g1_5
 (17 6)  (833 374)  (833 374)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (834 374)  (834 374)  routing T_16_23.sp12_h_r_5 <X> T_16_23.lc_trk_g1_5
 (19 6)  (835 374)  (835 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (18 7)  (834 375)  (834 375)  routing T_16_23.sp12_h_r_5 <X> T_16_23.lc_trk_g1_5
 (6 8)  (822 376)  (822 376)  routing T_16_23.sp4_h_r_1 <X> T_16_23.sp4_v_b_6
 (27 8)  (843 376)  (843 376)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 376)  (844 376)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 376)  (845 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 376)  (846 376)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 376)  (847 376)  routing T_16_23.lc_trk_g0_5 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 376)  (848 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (853 376)  (853 376)  LC_4 Logic Functioning bit
 (39 8)  (855 376)  (855 376)  LC_4 Logic Functioning bit
 (41 8)  (857 376)  (857 376)  LC_4 Logic Functioning bit
 (43 8)  (859 376)  (859 376)  LC_4 Logic Functioning bit
 (45 8)  (861 376)  (861 376)  LC_4 Logic Functioning bit
 (15 9)  (831 377)  (831 377)  routing T_16_23.tnr_op_0 <X> T_16_23.lc_trk_g2_0
 (17 9)  (833 377)  (833 377)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (27 9)  (843 377)  (843 377)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 377)  (844 377)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 377)  (845 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 377)  (846 377)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (37 9)  (853 377)  (853 377)  LC_4 Logic Functioning bit
 (39 9)  (855 377)  (855 377)  LC_4 Logic Functioning bit
 (45 9)  (861 377)  (861 377)  LC_4 Logic Functioning bit
 (17 12)  (833 380)  (833 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 380)  (834 380)  routing T_16_23.wire_logic_cluster/lc_1/out <X> T_16_23.lc_trk_g3_1
 (0 14)  (816 382)  (816 382)  routing T_16_23.glb_netwk_4 <X> T_16_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 382)  (817 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (838 383)  (838 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 383)  (841 383)  routing T_16_23.sp4_r_v_b_46 <X> T_16_23.lc_trk_g3_6


LogicTile_17_23

 (25 0)  (899 368)  (899 368)  routing T_17_23.lft_op_2 <X> T_17_23.lc_trk_g0_2
 (26 0)  (900 368)  (900 368)  routing T_17_23.lc_trk_g3_5 <X> T_17_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 368)  (901 368)  routing T_17_23.lc_trk_g3_6 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 368)  (902 368)  routing T_17_23.lc_trk_g3_6 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 368)  (903 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 368)  (904 368)  routing T_17_23.lc_trk_g3_6 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (45 0)  (919 368)  (919 368)  LC_0 Logic Functioning bit
 (22 1)  (896 369)  (896 369)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (898 369)  (898 369)  routing T_17_23.lft_op_2 <X> T_17_23.lc_trk_g0_2
 (27 1)  (901 369)  (901 369)  routing T_17_23.lc_trk_g3_5 <X> T_17_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 369)  (902 369)  routing T_17_23.lc_trk_g3_5 <X> T_17_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 369)  (903 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 369)  (904 369)  routing T_17_23.lc_trk_g3_6 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (37 1)  (911 369)  (911 369)  LC_0 Logic Functioning bit
 (39 1)  (913 369)  (913 369)  LC_0 Logic Functioning bit
 (40 1)  (914 369)  (914 369)  LC_0 Logic Functioning bit
 (42 1)  (916 369)  (916 369)  LC_0 Logic Functioning bit
 (45 1)  (919 369)  (919 369)  LC_0 Logic Functioning bit
 (1 2)  (875 370)  (875 370)  routing T_17_23.glb_netwk_5 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (2 2)  (876 370)  (876 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (3 2)  (877 370)  (877 370)  routing T_17_23.sp12_v_t_23 <X> T_17_23.sp12_h_l_23
 (29 2)  (903 370)  (903 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 370)  (905 370)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 370)  (906 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 370)  (907 370)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 370)  (910 370)  LC_1 Logic Functioning bit
 (38 2)  (912 370)  (912 370)  LC_1 Logic Functioning bit
 (45 2)  (919 370)  (919 370)  LC_1 Logic Functioning bit
 (0 3)  (874 371)  (874 371)  routing T_17_23.glb_netwk_5 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (30 3)  (904 371)  (904 371)  routing T_17_23.lc_trk_g0_2 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (36 3)  (910 371)  (910 371)  LC_1 Logic Functioning bit
 (38 3)  (912 371)  (912 371)  LC_1 Logic Functioning bit
 (45 3)  (919 371)  (919 371)  LC_1 Logic Functioning bit
 (3 4)  (877 372)  (877 372)  routing T_17_23.sp12_v_b_0 <X> T_17_23.sp12_h_r_0
 (27 4)  (901 372)  (901 372)  routing T_17_23.lc_trk_g3_6 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 372)  (902 372)  routing T_17_23.lc_trk_g3_6 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 372)  (903 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 372)  (904 372)  routing T_17_23.lc_trk_g3_6 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 372)  (905 372)  routing T_17_23.lc_trk_g2_5 <X> T_17_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 372)  (906 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 372)  (907 372)  routing T_17_23.lc_trk_g2_5 <X> T_17_23.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 372)  (911 372)  LC_2 Logic Functioning bit
 (39 4)  (913 372)  (913 372)  LC_2 Logic Functioning bit
 (41 4)  (915 372)  (915 372)  LC_2 Logic Functioning bit
 (43 4)  (917 372)  (917 372)  LC_2 Logic Functioning bit
 (45 4)  (919 372)  (919 372)  LC_2 Logic Functioning bit
 (3 5)  (877 373)  (877 373)  routing T_17_23.sp12_v_b_0 <X> T_17_23.sp12_h_r_0
 (26 5)  (900 373)  (900 373)  routing T_17_23.lc_trk_g2_2 <X> T_17_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 373)  (902 373)  routing T_17_23.lc_trk_g2_2 <X> T_17_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 373)  (903 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 373)  (904 373)  routing T_17_23.lc_trk_g3_6 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (37 5)  (911 373)  (911 373)  LC_2 Logic Functioning bit
 (39 5)  (913 373)  (913 373)  LC_2 Logic Functioning bit
 (45 5)  (919 373)  (919 373)  LC_2 Logic Functioning bit
 (14 6)  (888 374)  (888 374)  routing T_17_23.wire_logic_cluster/lc_4/out <X> T_17_23.lc_trk_g1_4
 (27 6)  (901 374)  (901 374)  routing T_17_23.lc_trk_g3_5 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 374)  (902 374)  routing T_17_23.lc_trk_g3_5 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 374)  (903 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 374)  (904 374)  routing T_17_23.lc_trk_g3_5 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 374)  (905 374)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 374)  (906 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 374)  (907 374)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 374)  (908 374)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 374)  (909 374)  routing T_17_23.lc_trk_g3_6 <X> T_17_23.input_2_3
 (37 6)  (911 374)  (911 374)  LC_3 Logic Functioning bit
 (38 6)  (912 374)  (912 374)  LC_3 Logic Functioning bit
 (41 6)  (915 374)  (915 374)  LC_3 Logic Functioning bit
 (45 6)  (919 374)  (919 374)  LC_3 Logic Functioning bit
 (52 6)  (926 374)  (926 374)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (17 7)  (891 375)  (891 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (31 7)  (905 375)  (905 375)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 375)  (906 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (907 375)  (907 375)  routing T_17_23.lc_trk_g3_6 <X> T_17_23.input_2_3
 (34 7)  (908 375)  (908 375)  routing T_17_23.lc_trk_g3_6 <X> T_17_23.input_2_3
 (35 7)  (909 375)  (909 375)  routing T_17_23.lc_trk_g3_6 <X> T_17_23.input_2_3
 (37 7)  (911 375)  (911 375)  LC_3 Logic Functioning bit
 (38 7)  (912 375)  (912 375)  LC_3 Logic Functioning bit
 (41 7)  (915 375)  (915 375)  LC_3 Logic Functioning bit
 (45 7)  (919 375)  (919 375)  LC_3 Logic Functioning bit
 (26 8)  (900 376)  (900 376)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.wire_logic_cluster/lc_4/in_0
 (35 8)  (909 376)  (909 376)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.input_2_4
 (36 8)  (910 376)  (910 376)  LC_4 Logic Functioning bit
 (43 8)  (917 376)  (917 376)  LC_4 Logic Functioning bit
 (45 8)  (919 376)  (919 376)  LC_4 Logic Functioning bit
 (8 9)  (882 377)  (882 377)  routing T_17_23.sp4_h_l_36 <X> T_17_23.sp4_v_b_7
 (9 9)  (883 377)  (883 377)  routing T_17_23.sp4_h_l_36 <X> T_17_23.sp4_v_b_7
 (10 9)  (884 377)  (884 377)  routing T_17_23.sp4_h_l_36 <X> T_17_23.sp4_v_b_7
 (22 9)  (896 377)  (896 377)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (898 377)  (898 377)  routing T_17_23.tnl_op_2 <X> T_17_23.lc_trk_g2_2
 (25 9)  (899 377)  (899 377)  routing T_17_23.tnl_op_2 <X> T_17_23.lc_trk_g2_2
 (28 9)  (902 377)  (902 377)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 377)  (903 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (906 377)  (906 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (907 377)  (907 377)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.input_2_4
 (35 9)  (909 377)  (909 377)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.input_2_4
 (37 9)  (911 377)  (911 377)  LC_4 Logic Functioning bit
 (42 9)  (916 377)  (916 377)  LC_4 Logic Functioning bit
 (45 9)  (919 377)  (919 377)  LC_4 Logic Functioning bit
 (17 10)  (891 378)  (891 378)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (892 378)  (892 378)  routing T_17_23.bnl_op_5 <X> T_17_23.lc_trk_g2_5
 (25 10)  (899 378)  (899 378)  routing T_17_23.rgt_op_6 <X> T_17_23.lc_trk_g2_6
 (3 11)  (877 379)  (877 379)  routing T_17_23.sp12_v_b_1 <X> T_17_23.sp12_h_l_22
 (14 11)  (888 379)  (888 379)  routing T_17_23.sp4_r_v_b_36 <X> T_17_23.lc_trk_g2_4
 (17 11)  (891 379)  (891 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (892 379)  (892 379)  routing T_17_23.bnl_op_5 <X> T_17_23.lc_trk_g2_5
 (22 11)  (896 379)  (896 379)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (898 379)  (898 379)  routing T_17_23.rgt_op_6 <X> T_17_23.lc_trk_g2_6
 (12 12)  (886 380)  (886 380)  routing T_17_23.sp4_v_b_5 <X> T_17_23.sp4_h_r_11
 (26 12)  (900 380)  (900 380)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.wire_logic_cluster/lc_6/in_0
 (31 12)  (905 380)  (905 380)  routing T_17_23.lc_trk_g1_4 <X> T_17_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 380)  (906 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 380)  (908 380)  routing T_17_23.lc_trk_g1_4 <X> T_17_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 380)  (910 380)  LC_6 Logic Functioning bit
 (38 12)  (912 380)  (912 380)  LC_6 Logic Functioning bit
 (45 12)  (919 380)  (919 380)  LC_6 Logic Functioning bit
 (11 13)  (885 381)  (885 381)  routing T_17_23.sp4_v_b_5 <X> T_17_23.sp4_h_r_11
 (13 13)  (887 381)  (887 381)  routing T_17_23.sp4_v_b_5 <X> T_17_23.sp4_h_r_11
 (19 13)  (893 381)  (893 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (28 13)  (902 381)  (902 381)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 381)  (903 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (911 381)  (911 381)  LC_6 Logic Functioning bit
 (39 13)  (913 381)  (913 381)  LC_6 Logic Functioning bit
 (45 13)  (919 381)  (919 381)  LC_6 Logic Functioning bit
 (0 14)  (874 382)  (874 382)  routing T_17_23.glb_netwk_4 <X> T_17_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 382)  (875 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (891 382)  (891 382)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (892 382)  (892 382)  routing T_17_23.bnl_op_5 <X> T_17_23.lc_trk_g3_5
 (21 14)  (895 382)  (895 382)  routing T_17_23.rgt_op_7 <X> T_17_23.lc_trk_g3_7
 (22 14)  (896 382)  (896 382)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (898 382)  (898 382)  routing T_17_23.rgt_op_7 <X> T_17_23.lc_trk_g3_7
 (18 15)  (892 383)  (892 383)  routing T_17_23.bnl_op_5 <X> T_17_23.lc_trk_g3_5
 (22 15)  (896 383)  (896 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (897 383)  (897 383)  routing T_17_23.sp4_v_b_46 <X> T_17_23.lc_trk_g3_6
 (24 15)  (898 383)  (898 383)  routing T_17_23.sp4_v_b_46 <X> T_17_23.lc_trk_g3_6


LogicTile_18_23

 (28 0)  (956 368)  (956 368)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 368)  (957 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 368)  (958 368)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 368)  (960 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 368)  (961 368)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 368)  (962 368)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (37 0)  (965 368)  (965 368)  LC_0 Logic Functioning bit
 (41 0)  (969 368)  (969 368)  LC_0 Logic Functioning bit
 (43 0)  (971 368)  (971 368)  LC_0 Logic Functioning bit
 (45 0)  (973 368)  (973 368)  LC_0 Logic Functioning bit
 (22 1)  (950 369)  (950 369)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (952 369)  (952 369)  routing T_18_23.bot_op_2 <X> T_18_23.lc_trk_g0_2
 (30 1)  (958 369)  (958 369)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 369)  (959 369)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 369)  (960 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (963 369)  (963 369)  routing T_18_23.lc_trk_g0_2 <X> T_18_23.input_2_0
 (37 1)  (965 369)  (965 369)  LC_0 Logic Functioning bit
 (41 1)  (969 369)  (969 369)  LC_0 Logic Functioning bit
 (43 1)  (971 369)  (971 369)  LC_0 Logic Functioning bit
 (45 1)  (973 369)  (973 369)  LC_0 Logic Functioning bit
 (1 2)  (929 370)  (929 370)  routing T_18_23.glb_netwk_5 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (2 2)  (930 370)  (930 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (942 370)  (942 370)  routing T_18_23.wire_logic_cluster/lc_4/out <X> T_18_23.lc_trk_g0_4
 (28 2)  (956 370)  (956 370)  routing T_18_23.lc_trk_g2_2 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 370)  (957 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 370)  (959 370)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 370)  (960 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 370)  (961 370)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 370)  (962 370)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (37 2)  (965 370)  (965 370)  LC_1 Logic Functioning bit
 (39 2)  (967 370)  (967 370)  LC_1 Logic Functioning bit
 (41 2)  (969 370)  (969 370)  LC_1 Logic Functioning bit
 (43 2)  (971 370)  (971 370)  LC_1 Logic Functioning bit
 (45 2)  (973 370)  (973 370)  LC_1 Logic Functioning bit
 (0 3)  (928 371)  (928 371)  routing T_18_23.glb_netwk_5 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (17 3)  (945 371)  (945 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (954 371)  (954 371)  routing T_18_23.lc_trk_g2_3 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 371)  (956 371)  routing T_18_23.lc_trk_g2_3 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 371)  (957 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 371)  (958 371)  routing T_18_23.lc_trk_g2_2 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 371)  (959 371)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (37 3)  (965 371)  (965 371)  LC_1 Logic Functioning bit
 (39 3)  (967 371)  (967 371)  LC_1 Logic Functioning bit
 (45 3)  (973 371)  (973 371)  LC_1 Logic Functioning bit
 (14 4)  (942 372)  (942 372)  routing T_18_23.wire_logic_cluster/lc_0/out <X> T_18_23.lc_trk_g1_0
 (25 4)  (953 372)  (953 372)  routing T_18_23.lft_op_2 <X> T_18_23.lc_trk_g1_2
 (17 5)  (945 373)  (945 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (950 373)  (950 373)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (952 373)  (952 373)  routing T_18_23.lft_op_2 <X> T_18_23.lc_trk_g1_2
 (22 8)  (950 376)  (950 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (953 376)  (953 376)  routing T_18_23.sp4_h_r_42 <X> T_18_23.lc_trk_g2_2
 (27 8)  (955 376)  (955 376)  routing T_18_23.lc_trk_g1_0 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 376)  (957 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 376)  (959 376)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 376)  (960 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 376)  (961 376)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 376)  (962 376)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 376)  (964 376)  LC_4 Logic Functioning bit
 (38 8)  (966 376)  (966 376)  LC_4 Logic Functioning bit
 (45 8)  (973 376)  (973 376)  LC_4 Logic Functioning bit
 (21 9)  (949 377)  (949 377)  routing T_18_23.sp4_r_v_b_35 <X> T_18_23.lc_trk_g2_3
 (22 9)  (950 377)  (950 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (951 377)  (951 377)  routing T_18_23.sp4_h_r_42 <X> T_18_23.lc_trk_g2_2
 (24 9)  (952 377)  (952 377)  routing T_18_23.sp4_h_r_42 <X> T_18_23.lc_trk_g2_2
 (25 9)  (953 377)  (953 377)  routing T_18_23.sp4_h_r_42 <X> T_18_23.lc_trk_g2_2
 (36 9)  (964 377)  (964 377)  LC_4 Logic Functioning bit
 (38 9)  (966 377)  (966 377)  LC_4 Logic Functioning bit
 (45 9)  (973 377)  (973 377)  LC_4 Logic Functioning bit
 (21 10)  (949 378)  (949 378)  routing T_18_23.sp4_v_t_26 <X> T_18_23.lc_trk_g2_7
 (22 10)  (950 378)  (950 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (951 378)  (951 378)  routing T_18_23.sp4_v_t_26 <X> T_18_23.lc_trk_g2_7
 (21 11)  (949 379)  (949 379)  routing T_18_23.sp4_v_t_26 <X> T_18_23.lc_trk_g2_7
 (25 12)  (953 380)  (953 380)  routing T_18_23.sp4_h_r_42 <X> T_18_23.lc_trk_g3_2
 (27 12)  (955 380)  (955 380)  routing T_18_23.lc_trk_g1_2 <X> T_18_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 380)  (957 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 380)  (959 380)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 380)  (960 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 380)  (961 380)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 380)  (962 380)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 380)  (964 380)  LC_6 Logic Functioning bit
 (38 12)  (966 380)  (966 380)  LC_6 Logic Functioning bit
 (45 12)  (973 380)  (973 380)  LC_6 Logic Functioning bit
 (22 13)  (950 381)  (950 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (951 381)  (951 381)  routing T_18_23.sp4_h_r_42 <X> T_18_23.lc_trk_g3_2
 (24 13)  (952 381)  (952 381)  routing T_18_23.sp4_h_r_42 <X> T_18_23.lc_trk_g3_2
 (25 13)  (953 381)  (953 381)  routing T_18_23.sp4_h_r_42 <X> T_18_23.lc_trk_g3_2
 (30 13)  (958 381)  (958 381)  routing T_18_23.lc_trk_g1_2 <X> T_18_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (964 381)  (964 381)  LC_6 Logic Functioning bit
 (38 13)  (966 381)  (966 381)  LC_6 Logic Functioning bit
 (45 13)  (973 381)  (973 381)  LC_6 Logic Functioning bit
 (0 14)  (928 382)  (928 382)  routing T_18_23.glb_netwk_4 <X> T_18_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 382)  (929 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 382)  (942 382)  routing T_18_23.sp4_v_b_36 <X> T_18_23.lc_trk_g3_4
 (21 14)  (949 382)  (949 382)  routing T_18_23.sp4_v_t_26 <X> T_18_23.lc_trk_g3_7
 (22 14)  (950 382)  (950 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (951 382)  (951 382)  routing T_18_23.sp4_v_t_26 <X> T_18_23.lc_trk_g3_7
 (26 14)  (954 382)  (954 382)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (31 14)  (959 382)  (959 382)  routing T_18_23.lc_trk_g0_4 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 382)  (960 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (964 382)  (964 382)  LC_7 Logic Functioning bit
 (38 14)  (966 382)  (966 382)  LC_7 Logic Functioning bit
 (45 14)  (973 382)  (973 382)  LC_7 Logic Functioning bit
 (14 15)  (942 383)  (942 383)  routing T_18_23.sp4_v_b_36 <X> T_18_23.lc_trk_g3_4
 (16 15)  (944 383)  (944 383)  routing T_18_23.sp4_v_b_36 <X> T_18_23.lc_trk_g3_4
 (17 15)  (945 383)  (945 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (949 383)  (949 383)  routing T_18_23.sp4_v_t_26 <X> T_18_23.lc_trk_g3_7
 (27 15)  (955 383)  (955 383)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 383)  (956 383)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 383)  (957 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (965 383)  (965 383)  LC_7 Logic Functioning bit
 (39 15)  (967 383)  (967 383)  LC_7 Logic Functioning bit
 (45 15)  (973 383)  (973 383)  LC_7 Logic Functioning bit


LogicTile_19_23

 (14 1)  (996 369)  (996 369)  routing T_19_23.top_op_0 <X> T_19_23.lc_trk_g0_0
 (15 1)  (997 369)  (997 369)  routing T_19_23.top_op_0 <X> T_19_23.lc_trk_g0_0
 (17 1)  (999 369)  (999 369)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (1 2)  (983 370)  (983 370)  routing T_19_23.glb_netwk_5 <X> T_19_23.wire_logic_cluster/lc_7/clk
 (2 2)  (984 370)  (984 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (21 2)  (1003 370)  (1003 370)  routing T_19_23.sp4_v_b_7 <X> T_19_23.lc_trk_g0_7
 (22 2)  (1004 370)  (1004 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1005 370)  (1005 370)  routing T_19_23.sp4_v_b_7 <X> T_19_23.lc_trk_g0_7
 (26 2)  (1008 370)  (1008 370)  routing T_19_23.lc_trk_g0_7 <X> T_19_23.wire_logic_cluster/lc_1/in_0
 (29 2)  (1011 370)  (1011 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 370)  (1013 370)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 370)  (1014 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 370)  (1015 370)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 370)  (1016 370)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 370)  (1019 370)  LC_1 Logic Functioning bit
 (39 2)  (1021 370)  (1021 370)  LC_1 Logic Functioning bit
 (41 2)  (1023 370)  (1023 370)  LC_1 Logic Functioning bit
 (43 2)  (1025 370)  (1025 370)  LC_1 Logic Functioning bit
 (45 2)  (1027 370)  (1027 370)  LC_1 Logic Functioning bit
 (47 2)  (1029 370)  (1029 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (982 371)  (982 371)  routing T_19_23.glb_netwk_5 <X> T_19_23.wire_logic_cluster/lc_7/clk
 (26 3)  (1008 371)  (1008 371)  routing T_19_23.lc_trk_g0_7 <X> T_19_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 371)  (1011 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 371)  (1013 371)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (1018 371)  (1018 371)  LC_1 Logic Functioning bit
 (38 3)  (1020 371)  (1020 371)  LC_1 Logic Functioning bit
 (45 3)  (1027 371)  (1027 371)  LC_1 Logic Functioning bit
 (13 4)  (995 372)  (995 372)  routing T_19_23.sp4_h_l_40 <X> T_19_23.sp4_v_b_5
 (12 5)  (994 373)  (994 373)  routing T_19_23.sp4_h_l_40 <X> T_19_23.sp4_v_b_5
 (5 8)  (987 376)  (987 376)  routing T_19_23.sp4_v_b_6 <X> T_19_23.sp4_h_r_6
 (26 8)  (1008 376)  (1008 376)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_4/in_0
 (28 8)  (1010 376)  (1010 376)  routing T_19_23.lc_trk_g2_7 <X> T_19_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 376)  (1011 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 376)  (1012 376)  routing T_19_23.lc_trk_g2_7 <X> T_19_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 376)  (1013 376)  routing T_19_23.lc_trk_g0_7 <X> T_19_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 376)  (1014 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (41 8)  (1023 376)  (1023 376)  LC_4 Logic Functioning bit
 (43 8)  (1025 376)  (1025 376)  LC_4 Logic Functioning bit
 (45 8)  (1027 376)  (1027 376)  LC_4 Logic Functioning bit
 (6 9)  (988 377)  (988 377)  routing T_19_23.sp4_v_b_6 <X> T_19_23.sp4_h_r_6
 (8 9)  (990 377)  (990 377)  routing T_19_23.sp4_h_l_42 <X> T_19_23.sp4_v_b_7
 (9 9)  (991 377)  (991 377)  routing T_19_23.sp4_h_l_42 <X> T_19_23.sp4_v_b_7
 (26 9)  (1008 377)  (1008 377)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 377)  (1009 377)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 377)  (1010 377)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 377)  (1011 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 377)  (1012 377)  routing T_19_23.lc_trk_g2_7 <X> T_19_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 377)  (1013 377)  routing T_19_23.lc_trk_g0_7 <X> T_19_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 377)  (1018 377)  LC_4 Logic Functioning bit
 (38 9)  (1020 377)  (1020 377)  LC_4 Logic Functioning bit
 (40 9)  (1022 377)  (1022 377)  LC_4 Logic Functioning bit
 (42 9)  (1024 377)  (1024 377)  LC_4 Logic Functioning bit
 (45 9)  (1027 377)  (1027 377)  LC_4 Logic Functioning bit
 (22 10)  (1004 378)  (1004 378)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (1006 378)  (1006 378)  routing T_19_23.tnr_op_7 <X> T_19_23.lc_trk_g2_7
 (0 14)  (982 382)  (982 382)  routing T_19_23.glb_netwk_4 <X> T_19_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 382)  (983 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1004 382)  (1004 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (1003 383)  (1003 383)  routing T_19_23.sp4_r_v_b_47 <X> T_19_23.lc_trk_g3_7


LogicTile_20_23

 (1 2)  (1037 370)  (1037 370)  routing T_20_23.glb_netwk_5 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 370)  (1038 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 371)  (1036 371)  routing T_20_23.glb_netwk_5 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (14 6)  (1050 374)  (1050 374)  routing T_20_23.lft_op_4 <X> T_20_23.lc_trk_g1_4
 (26 6)  (1062 374)  (1062 374)  routing T_20_23.lc_trk_g1_4 <X> T_20_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 374)  (1063 374)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 374)  (1064 374)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 374)  (1065 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 374)  (1067 374)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 374)  (1068 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 374)  (1069 374)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 374)  (1070 374)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 374)  (1073 374)  LC_3 Logic Functioning bit
 (39 6)  (1075 374)  (1075 374)  LC_3 Logic Functioning bit
 (41 6)  (1077 374)  (1077 374)  LC_3 Logic Functioning bit
 (43 6)  (1079 374)  (1079 374)  LC_3 Logic Functioning bit
 (45 6)  (1081 374)  (1081 374)  LC_3 Logic Functioning bit
 (15 7)  (1051 375)  (1051 375)  routing T_20_23.lft_op_4 <X> T_20_23.lc_trk_g1_4
 (17 7)  (1053 375)  (1053 375)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (1063 375)  (1063 375)  routing T_20_23.lc_trk_g1_4 <X> T_20_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 375)  (1065 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 375)  (1066 375)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 375)  (1067 375)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (37 7)  (1073 375)  (1073 375)  LC_3 Logic Functioning bit
 (39 7)  (1075 375)  (1075 375)  LC_3 Logic Functioning bit
 (45 7)  (1081 375)  (1081 375)  LC_3 Logic Functioning bit
 (48 7)  (1084 375)  (1084 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (26 8)  (1062 376)  (1062 376)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (31 8)  (1067 376)  (1067 376)  routing T_20_23.lc_trk_g2_5 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 376)  (1068 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 376)  (1069 376)  routing T_20_23.lc_trk_g2_5 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 376)  (1072 376)  LC_4 Logic Functioning bit
 (38 8)  (1074 376)  (1074 376)  LC_4 Logic Functioning bit
 (45 8)  (1081 376)  (1081 376)  LC_4 Logic Functioning bit
 (53 8)  (1089 376)  (1089 376)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (3 9)  (1039 377)  (1039 377)  routing T_20_23.sp12_h_l_22 <X> T_20_23.sp12_v_b_1
 (27 9)  (1063 377)  (1063 377)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 377)  (1064 377)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 377)  (1065 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (37 9)  (1073 377)  (1073 377)  LC_4 Logic Functioning bit
 (39 9)  (1075 377)  (1075 377)  LC_4 Logic Functioning bit
 (45 9)  (1081 377)  (1081 377)  LC_4 Logic Functioning bit
 (51 9)  (1087 377)  (1087 377)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 10)  (1053 378)  (1053 378)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1054 378)  (1054 378)  routing T_20_23.wire_logic_cluster/lc_5/out <X> T_20_23.lc_trk_g2_5
 (28 10)  (1064 378)  (1064 378)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 378)  (1065 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 378)  (1066 378)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 378)  (1067 378)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 378)  (1068 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 378)  (1069 378)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 378)  (1070 378)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 378)  (1072 378)  LC_5 Logic Functioning bit
 (38 10)  (1074 378)  (1074 378)  LC_5 Logic Functioning bit
 (45 10)  (1081 378)  (1081 378)  LC_5 Logic Functioning bit
 (22 11)  (1058 379)  (1058 379)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1060 379)  (1060 379)  routing T_20_23.tnl_op_6 <X> T_20_23.lc_trk_g2_6
 (25 11)  (1061 379)  (1061 379)  routing T_20_23.tnl_op_6 <X> T_20_23.lc_trk_g2_6
 (30 11)  (1066 379)  (1066 379)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (36 11)  (1072 379)  (1072 379)  LC_5 Logic Functioning bit
 (38 11)  (1074 379)  (1074 379)  LC_5 Logic Functioning bit
 (45 11)  (1081 379)  (1081 379)  LC_5 Logic Functioning bit
 (22 12)  (1058 380)  (1058 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (1057 381)  (1057 381)  routing T_20_23.sp4_r_v_b_43 <X> T_20_23.lc_trk_g3_3
 (0 14)  (1036 382)  (1036 382)  routing T_20_23.glb_netwk_4 <X> T_20_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 382)  (1037 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (1052 382)  (1052 382)  routing T_20_23.sp4_v_b_37 <X> T_20_23.lc_trk_g3_5
 (17 14)  (1053 382)  (1053 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1054 382)  (1054 382)  routing T_20_23.sp4_v_b_37 <X> T_20_23.lc_trk_g3_5
 (22 14)  (1058 382)  (1058 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1059 382)  (1059 382)  routing T_20_23.sp4_v_b_47 <X> T_20_23.lc_trk_g3_7
 (24 14)  (1060 382)  (1060 382)  routing T_20_23.sp4_v_b_47 <X> T_20_23.lc_trk_g3_7
 (18 15)  (1054 383)  (1054 383)  routing T_20_23.sp4_v_b_37 <X> T_20_23.lc_trk_g3_5


LogicTile_21_23

 (12 0)  (1102 368)  (1102 368)  routing T_21_23.sp4_h_l_46 <X> T_21_23.sp4_h_r_2
 (31 0)  (1121 368)  (1121 368)  routing T_21_23.lc_trk_g1_4 <X> T_21_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 368)  (1122 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 368)  (1124 368)  routing T_21_23.lc_trk_g1_4 <X> T_21_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 368)  (1126 368)  LC_0 Logic Functioning bit
 (37 0)  (1127 368)  (1127 368)  LC_0 Logic Functioning bit
 (38 0)  (1128 368)  (1128 368)  LC_0 Logic Functioning bit
 (39 0)  (1129 368)  (1129 368)  LC_0 Logic Functioning bit
 (45 0)  (1135 368)  (1135 368)  LC_0 Logic Functioning bit
 (48 0)  (1138 368)  (1138 368)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (13 1)  (1103 369)  (1103 369)  routing T_21_23.sp4_h_l_46 <X> T_21_23.sp4_h_r_2
 (22 1)  (1112 369)  (1112 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1113 369)  (1113 369)  routing T_21_23.sp4_h_r_2 <X> T_21_23.lc_trk_g0_2
 (24 1)  (1114 369)  (1114 369)  routing T_21_23.sp4_h_r_2 <X> T_21_23.lc_trk_g0_2
 (25 1)  (1115 369)  (1115 369)  routing T_21_23.sp4_h_r_2 <X> T_21_23.lc_trk_g0_2
 (36 1)  (1126 369)  (1126 369)  LC_0 Logic Functioning bit
 (37 1)  (1127 369)  (1127 369)  LC_0 Logic Functioning bit
 (38 1)  (1128 369)  (1128 369)  LC_0 Logic Functioning bit
 (39 1)  (1129 369)  (1129 369)  LC_0 Logic Functioning bit
 (45 1)  (1135 369)  (1135 369)  LC_0 Logic Functioning bit
 (2 2)  (1092 370)  (1092 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (31 2)  (1121 370)  (1121 370)  routing T_21_23.lc_trk_g0_6 <X> T_21_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 370)  (1122 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 370)  (1126 370)  LC_1 Logic Functioning bit
 (37 2)  (1127 370)  (1127 370)  LC_1 Logic Functioning bit
 (38 2)  (1128 370)  (1128 370)  LC_1 Logic Functioning bit
 (39 2)  (1129 370)  (1129 370)  LC_1 Logic Functioning bit
 (45 2)  (1135 370)  (1135 370)  LC_1 Logic Functioning bit
 (22 3)  (1112 371)  (1112 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1113 371)  (1113 371)  routing T_21_23.sp4_v_b_22 <X> T_21_23.lc_trk_g0_6
 (24 3)  (1114 371)  (1114 371)  routing T_21_23.sp4_v_b_22 <X> T_21_23.lc_trk_g0_6
 (31 3)  (1121 371)  (1121 371)  routing T_21_23.lc_trk_g0_6 <X> T_21_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (1126 371)  (1126 371)  LC_1 Logic Functioning bit
 (37 3)  (1127 371)  (1127 371)  LC_1 Logic Functioning bit
 (38 3)  (1128 371)  (1128 371)  LC_1 Logic Functioning bit
 (39 3)  (1129 371)  (1129 371)  LC_1 Logic Functioning bit
 (45 3)  (1135 371)  (1135 371)  LC_1 Logic Functioning bit
 (1 4)  (1091 372)  (1091 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (32 4)  (1122 372)  (1122 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 372)  (1123 372)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 372)  (1124 372)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 372)  (1126 372)  LC_2 Logic Functioning bit
 (37 4)  (1127 372)  (1127 372)  LC_2 Logic Functioning bit
 (38 4)  (1128 372)  (1128 372)  LC_2 Logic Functioning bit
 (39 4)  (1129 372)  (1129 372)  LC_2 Logic Functioning bit
 (45 4)  (1135 372)  (1135 372)  LC_2 Logic Functioning bit
 (1 5)  (1091 373)  (1091 373)  routing T_21_23.lc_trk_g0_2 <X> T_21_23.wire_logic_cluster/lc_7/cen
 (31 5)  (1121 373)  (1121 373)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (1126 373)  (1126 373)  LC_2 Logic Functioning bit
 (37 5)  (1127 373)  (1127 373)  LC_2 Logic Functioning bit
 (38 5)  (1128 373)  (1128 373)  LC_2 Logic Functioning bit
 (39 5)  (1129 373)  (1129 373)  LC_2 Logic Functioning bit
 (45 5)  (1135 373)  (1135 373)  LC_2 Logic Functioning bit
 (48 5)  (1138 373)  (1138 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (1104 374)  (1104 374)  routing T_21_23.sp4_v_b_4 <X> T_21_23.lc_trk_g1_4
 (31 6)  (1121 374)  (1121 374)  routing T_21_23.lc_trk_g3_7 <X> T_21_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 374)  (1122 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 374)  (1123 374)  routing T_21_23.lc_trk_g3_7 <X> T_21_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 374)  (1124 374)  routing T_21_23.lc_trk_g3_7 <X> T_21_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 374)  (1126 374)  LC_3 Logic Functioning bit
 (37 6)  (1127 374)  (1127 374)  LC_3 Logic Functioning bit
 (38 6)  (1128 374)  (1128 374)  LC_3 Logic Functioning bit
 (39 6)  (1129 374)  (1129 374)  LC_3 Logic Functioning bit
 (45 6)  (1135 374)  (1135 374)  LC_3 Logic Functioning bit
 (16 7)  (1106 375)  (1106 375)  routing T_21_23.sp4_v_b_4 <X> T_21_23.lc_trk_g1_4
 (17 7)  (1107 375)  (1107 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (31 7)  (1121 375)  (1121 375)  routing T_21_23.lc_trk_g3_7 <X> T_21_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (1126 375)  (1126 375)  LC_3 Logic Functioning bit
 (37 7)  (1127 375)  (1127 375)  LC_3 Logic Functioning bit
 (38 7)  (1128 375)  (1128 375)  LC_3 Logic Functioning bit
 (39 7)  (1129 375)  (1129 375)  LC_3 Logic Functioning bit
 (45 7)  (1135 375)  (1135 375)  LC_3 Logic Functioning bit
 (25 12)  (1115 380)  (1115 380)  routing T_21_23.sp4_v_b_26 <X> T_21_23.lc_trk_g3_2
 (22 13)  (1112 381)  (1112 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1113 381)  (1113 381)  routing T_21_23.sp4_v_b_26 <X> T_21_23.lc_trk_g3_2
 (0 14)  (1090 382)  (1090 382)  routing T_21_23.glb_netwk_4 <X> T_21_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 382)  (1091 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (1111 382)  (1111 382)  routing T_21_23.sp4_v_t_18 <X> T_21_23.lc_trk_g3_7
 (22 14)  (1112 382)  (1112 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1113 382)  (1113 382)  routing T_21_23.sp4_v_t_18 <X> T_21_23.lc_trk_g3_7


LogicTile_22_23

 (32 0)  (1176 368)  (1176 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 368)  (1177 368)  routing T_22_23.lc_trk_g2_3 <X> T_22_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 368)  (1180 368)  LC_0 Logic Functioning bit
 (37 0)  (1181 368)  (1181 368)  LC_0 Logic Functioning bit
 (38 0)  (1182 368)  (1182 368)  LC_0 Logic Functioning bit
 (39 0)  (1183 368)  (1183 368)  LC_0 Logic Functioning bit
 (45 0)  (1189 368)  (1189 368)  LC_0 Logic Functioning bit
 (14 1)  (1158 369)  (1158 369)  routing T_22_23.top_op_0 <X> T_22_23.lc_trk_g0_0
 (15 1)  (1159 369)  (1159 369)  routing T_22_23.top_op_0 <X> T_22_23.lc_trk_g0_0
 (17 1)  (1161 369)  (1161 369)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (31 1)  (1175 369)  (1175 369)  routing T_22_23.lc_trk_g2_3 <X> T_22_23.wire_logic_cluster/lc_0/in_3
 (36 1)  (1180 369)  (1180 369)  LC_0 Logic Functioning bit
 (37 1)  (1181 369)  (1181 369)  LC_0 Logic Functioning bit
 (38 1)  (1182 369)  (1182 369)  LC_0 Logic Functioning bit
 (39 1)  (1183 369)  (1183 369)  LC_0 Logic Functioning bit
 (1 2)  (1145 370)  (1145 370)  routing T_22_23.glb_netwk_5 <X> T_22_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 370)  (1146 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (36 2)  (1180 370)  (1180 370)  LC_1 Logic Functioning bit
 (38 2)  (1182 370)  (1182 370)  LC_1 Logic Functioning bit
 (41 2)  (1185 370)  (1185 370)  LC_1 Logic Functioning bit
 (43 2)  (1187 370)  (1187 370)  LC_1 Logic Functioning bit
 (45 2)  (1189 370)  (1189 370)  LC_1 Logic Functioning bit
 (0 3)  (1144 371)  (1144 371)  routing T_22_23.glb_netwk_5 <X> T_22_23.wire_logic_cluster/lc_7/clk
 (27 3)  (1171 371)  (1171 371)  routing T_22_23.lc_trk_g1_0 <X> T_22_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 371)  (1173 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (1181 371)  (1181 371)  LC_1 Logic Functioning bit
 (39 3)  (1183 371)  (1183 371)  LC_1 Logic Functioning bit
 (40 3)  (1184 371)  (1184 371)  LC_1 Logic Functioning bit
 (42 3)  (1186 371)  (1186 371)  LC_1 Logic Functioning bit
 (14 4)  (1158 372)  (1158 372)  routing T_22_23.wire_logic_cluster/lc_0/out <X> T_22_23.lc_trk_g1_0
 (32 4)  (1176 372)  (1176 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 372)  (1177 372)  routing T_22_23.lc_trk_g2_1 <X> T_22_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 372)  (1180 372)  LC_2 Logic Functioning bit
 (37 4)  (1181 372)  (1181 372)  LC_2 Logic Functioning bit
 (38 4)  (1182 372)  (1182 372)  LC_2 Logic Functioning bit
 (39 4)  (1183 372)  (1183 372)  LC_2 Logic Functioning bit
 (45 4)  (1189 372)  (1189 372)  LC_2 Logic Functioning bit
 (48 4)  (1192 372)  (1192 372)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (17 5)  (1161 373)  (1161 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (1166 373)  (1166 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (36 5)  (1180 373)  (1180 373)  LC_2 Logic Functioning bit
 (37 5)  (1181 373)  (1181 373)  LC_2 Logic Functioning bit
 (38 5)  (1182 373)  (1182 373)  LC_2 Logic Functioning bit
 (39 5)  (1183 373)  (1183 373)  LC_2 Logic Functioning bit
 (48 5)  (1192 373)  (1192 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (1195 373)  (1195 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 7)  (1166 375)  (1166 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1169 375)  (1169 375)  routing T_22_23.sp4_r_v_b_30 <X> T_22_23.lc_trk_g1_6
 (17 8)  (1161 376)  (1161 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1162 376)  (1162 376)  routing T_22_23.wire_logic_cluster/lc_1/out <X> T_22_23.lc_trk_g2_1
 (21 8)  (1165 376)  (1165 376)  routing T_22_23.sp4_h_r_43 <X> T_22_23.lc_trk_g2_3
 (22 8)  (1166 376)  (1166 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1167 376)  (1167 376)  routing T_22_23.sp4_h_r_43 <X> T_22_23.lc_trk_g2_3
 (24 8)  (1168 376)  (1168 376)  routing T_22_23.sp4_h_r_43 <X> T_22_23.lc_trk_g2_3
 (25 8)  (1169 376)  (1169 376)  routing T_22_23.sp4_h_r_34 <X> T_22_23.lc_trk_g2_2
 (26 8)  (1170 376)  (1170 376)  routing T_22_23.lc_trk_g3_5 <X> T_22_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (1171 376)  (1171 376)  routing T_22_23.lc_trk_g1_6 <X> T_22_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 376)  (1173 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 376)  (1174 376)  routing T_22_23.lc_trk_g1_6 <X> T_22_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 376)  (1176 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 376)  (1178 376)  routing T_22_23.lc_trk_g1_2 <X> T_22_23.wire_logic_cluster/lc_4/in_3
 (40 8)  (1184 376)  (1184 376)  LC_4 Logic Functioning bit
 (17 9)  (1161 377)  (1161 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 9)  (1165 377)  (1165 377)  routing T_22_23.sp4_h_r_43 <X> T_22_23.lc_trk_g2_3
 (22 9)  (1166 377)  (1166 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1167 377)  (1167 377)  routing T_22_23.sp4_h_r_34 <X> T_22_23.lc_trk_g2_2
 (24 9)  (1168 377)  (1168 377)  routing T_22_23.sp4_h_r_34 <X> T_22_23.lc_trk_g2_2
 (27 9)  (1171 377)  (1171 377)  routing T_22_23.lc_trk_g3_5 <X> T_22_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 377)  (1172 377)  routing T_22_23.lc_trk_g3_5 <X> T_22_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 377)  (1173 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 377)  (1174 377)  routing T_22_23.lc_trk_g1_6 <X> T_22_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 377)  (1175 377)  routing T_22_23.lc_trk_g1_2 <X> T_22_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (1176 377)  (1176 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (1177 377)  (1177 377)  routing T_22_23.lc_trk_g2_2 <X> T_22_23.input_2_4
 (35 9)  (1179 377)  (1179 377)  routing T_22_23.lc_trk_g2_2 <X> T_22_23.input_2_4
 (51 9)  (1195 377)  (1195 377)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (29 10)  (1173 378)  (1173 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (1180 378)  (1180 378)  LC_5 Logic Functioning bit
 (38 10)  (1182 378)  (1182 378)  LC_5 Logic Functioning bit
 (41 10)  (1185 378)  (1185 378)  LC_5 Logic Functioning bit
 (43 10)  (1187 378)  (1187 378)  LC_5 Logic Functioning bit
 (45 10)  (1189 378)  (1189 378)  LC_5 Logic Functioning bit
 (36 11)  (1180 379)  (1180 379)  LC_5 Logic Functioning bit
 (38 11)  (1182 379)  (1182 379)  LC_5 Logic Functioning bit
 (41 11)  (1185 379)  (1185 379)  LC_5 Logic Functioning bit
 (43 11)  (1187 379)  (1187 379)  LC_5 Logic Functioning bit
 (48 11)  (1192 379)  (1192 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (31 12)  (1175 380)  (1175 380)  routing T_22_23.lc_trk_g3_6 <X> T_22_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 380)  (1176 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 380)  (1177 380)  routing T_22_23.lc_trk_g3_6 <X> T_22_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 380)  (1178 380)  routing T_22_23.lc_trk_g3_6 <X> T_22_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 380)  (1180 380)  LC_6 Logic Functioning bit
 (37 12)  (1181 380)  (1181 380)  LC_6 Logic Functioning bit
 (38 12)  (1182 380)  (1182 380)  LC_6 Logic Functioning bit
 (39 12)  (1183 380)  (1183 380)  LC_6 Logic Functioning bit
 (45 12)  (1189 380)  (1189 380)  LC_6 Logic Functioning bit
 (51 12)  (1195 380)  (1195 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (31 13)  (1175 381)  (1175 381)  routing T_22_23.lc_trk_g3_6 <X> T_22_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (1180 381)  (1180 381)  LC_6 Logic Functioning bit
 (37 13)  (1181 381)  (1181 381)  LC_6 Logic Functioning bit
 (38 13)  (1182 381)  (1182 381)  LC_6 Logic Functioning bit
 (39 13)  (1183 381)  (1183 381)  LC_6 Logic Functioning bit
 (16 14)  (1160 382)  (1160 382)  routing T_22_23.sp12_v_t_10 <X> T_22_23.lc_trk_g3_5
 (17 14)  (1161 382)  (1161 382)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (26 14)  (1170 382)  (1170 382)  routing T_22_23.lc_trk_g1_6 <X> T_22_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (1171 382)  (1171 382)  routing T_22_23.lc_trk_g3_5 <X> T_22_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (1172 382)  (1172 382)  routing T_22_23.lc_trk_g3_5 <X> T_22_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 382)  (1173 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 382)  (1174 382)  routing T_22_23.lc_trk_g3_5 <X> T_22_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 382)  (1176 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 382)  (1177 382)  routing T_22_23.lc_trk_g2_0 <X> T_22_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 382)  (1180 382)  LC_7 Logic Functioning bit
 (37 14)  (1181 382)  (1181 382)  LC_7 Logic Functioning bit
 (38 14)  (1182 382)  (1182 382)  LC_7 Logic Functioning bit
 (40 14)  (1184 382)  (1184 382)  LC_7 Logic Functioning bit
 (53 14)  (1197 382)  (1197 382)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (22 15)  (1166 383)  (1166 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1167 383)  (1167 383)  routing T_22_23.sp4_v_b_46 <X> T_22_23.lc_trk_g3_6
 (24 15)  (1168 383)  (1168 383)  routing T_22_23.sp4_v_b_46 <X> T_22_23.lc_trk_g3_6
 (26 15)  (1170 383)  (1170 383)  routing T_22_23.lc_trk_g1_6 <X> T_22_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (1171 383)  (1171 383)  routing T_22_23.lc_trk_g1_6 <X> T_22_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 383)  (1173 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (1176 383)  (1176 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (1178 383)  (1178 383)  routing T_22_23.lc_trk_g1_2 <X> T_22_23.input_2_7
 (35 15)  (1179 383)  (1179 383)  routing T_22_23.lc_trk_g1_2 <X> T_22_23.input_2_7
 (36 15)  (1180 383)  (1180 383)  LC_7 Logic Functioning bit
 (37 15)  (1181 383)  (1181 383)  LC_7 Logic Functioning bit
 (38 15)  (1182 383)  (1182 383)  LC_7 Logic Functioning bit
 (39 15)  (1183 383)  (1183 383)  LC_7 Logic Functioning bit


LogicTile_23_23

 (36 0)  (1234 368)  (1234 368)  LC_0 Logic Functioning bit
 (38 0)  (1236 368)  (1236 368)  LC_0 Logic Functioning bit
 (41 0)  (1239 368)  (1239 368)  LC_0 Logic Functioning bit
 (43 0)  (1241 368)  (1241 368)  LC_0 Logic Functioning bit
 (45 0)  (1243 368)  (1243 368)  LC_0 Logic Functioning bit
 (26 1)  (1224 369)  (1224 369)  routing T_23_23.lc_trk_g1_3 <X> T_23_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (1225 369)  (1225 369)  routing T_23_23.lc_trk_g1_3 <X> T_23_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 369)  (1227 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (1235 369)  (1235 369)  LC_0 Logic Functioning bit
 (39 1)  (1237 369)  (1237 369)  LC_0 Logic Functioning bit
 (40 1)  (1238 369)  (1238 369)  LC_0 Logic Functioning bit
 (42 1)  (1240 369)  (1240 369)  LC_0 Logic Functioning bit
 (1 2)  (1199 370)  (1199 370)  routing T_23_23.glb_netwk_5 <X> T_23_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 370)  (1200 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (1198 371)  (1198 371)  routing T_23_23.glb_netwk_5 <X> T_23_23.wire_logic_cluster/lc_7/clk
 (22 4)  (1220 372)  (1220 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1221 372)  (1221 372)  routing T_23_23.sp4_v_b_19 <X> T_23_23.lc_trk_g1_3
 (24 4)  (1222 372)  (1222 372)  routing T_23_23.sp4_v_b_19 <X> T_23_23.lc_trk_g1_3


LogicTile_24_23

 (9 14)  (1261 382)  (1261 382)  routing T_24_23.sp4_v_b_10 <X> T_24_23.sp4_h_l_47


LogicTile_4_22

 (4 6)  (184 358)  (184 358)  routing T_4_22.sp4_h_r_9 <X> T_4_22.sp4_v_t_38
 (6 6)  (186 358)  (186 358)  routing T_4_22.sp4_h_r_9 <X> T_4_22.sp4_v_t_38
 (5 7)  (185 359)  (185 359)  routing T_4_22.sp4_h_r_9 <X> T_4_22.sp4_v_t_38


LogicTile_5_22

 (17 3)  (251 355)  (251 355)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 4)  (260 356)  (260 356)  routing T_5_22.lc_trk_g0_4 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (262 356)  (262 356)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 356)  (263 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 356)  (264 356)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 356)  (266 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 356)  (267 356)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 356)  (268 356)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (41 4)  (275 356)  (275 356)  LC_2 Logic Functioning bit
 (46 4)  (280 356)  (280 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (29 5)  (263 357)  (263 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 357)  (264 357)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 357)  (265 357)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (266 357)  (266 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (267 357)  (267 357)  routing T_5_22.lc_trk_g2_2 <X> T_5_22.input_2_2
 (35 5)  (269 357)  (269 357)  routing T_5_22.lc_trk_g2_2 <X> T_5_22.input_2_2
 (1 6)  (235 358)  (235 358)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_5 glb2local_0
 (0 7)  (234 359)  (234 359)  routing T_5_22.glb_netwk_5 <X> T_5_22.glb2local_0
 (1 7)  (235 359)  (235 359)  routing T_5_22.glb_netwk_5 <X> T_5_22.glb2local_0
 (22 9)  (256 361)  (256 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (21 10)  (255 362)  (255 362)  routing T_5_22.rgt_op_7 <X> T_5_22.lc_trk_g2_7
 (22 10)  (256 362)  (256 362)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (258 362)  (258 362)  routing T_5_22.rgt_op_7 <X> T_5_22.lc_trk_g2_7
 (22 13)  (256 365)  (256 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (259 365)  (259 365)  routing T_5_22.sp4_r_v_b_42 <X> T_5_22.lc_trk_g3_2


LogicTile_6_22

 (17 0)  (305 352)  (305 352)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (306 352)  (306 352)  routing T_6_22.bnr_op_1 <X> T_6_22.lc_trk_g0_1
 (18 1)  (306 353)  (306 353)  routing T_6_22.bnr_op_1 <X> T_6_22.lc_trk_g0_1
 (22 1)  (310 353)  (310 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (313 353)  (313 353)  routing T_6_22.sp4_r_v_b_33 <X> T_6_22.lc_trk_g0_2
 (22 2)  (310 354)  (310 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (313 354)  (313 354)  routing T_6_22.wire_logic_cluster/lc_6/out <X> T_6_22.lc_trk_g0_6
 (27 2)  (315 354)  (315 354)  routing T_6_22.lc_trk_g1_7 <X> T_6_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 354)  (317 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 354)  (318 354)  routing T_6_22.lc_trk_g1_7 <X> T_6_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (319 354)  (319 354)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 354)  (320 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 354)  (321 354)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 354)  (324 354)  LC_1 Logic Functioning bit
 (37 2)  (325 354)  (325 354)  LC_1 Logic Functioning bit
 (42 2)  (330 354)  (330 354)  LC_1 Logic Functioning bit
 (43 2)  (331 354)  (331 354)  LC_1 Logic Functioning bit
 (52 2)  (340 354)  (340 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (21 3)  (309 355)  (309 355)  routing T_6_22.sp4_r_v_b_31 <X> T_6_22.lc_trk_g0_7
 (22 3)  (310 355)  (310 355)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (315 355)  (315 355)  routing T_6_22.lc_trk_g1_0 <X> T_6_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 355)  (317 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 355)  (318 355)  routing T_6_22.lc_trk_g1_7 <X> T_6_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (319 355)  (319 355)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (320 355)  (320 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (321 355)  (321 355)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.input_2_1
 (34 3)  (322 355)  (322 355)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.input_2_1
 (35 3)  (323 355)  (323 355)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.input_2_1
 (36 3)  (324 355)  (324 355)  LC_1 Logic Functioning bit
 (42 3)  (330 355)  (330 355)  LC_1 Logic Functioning bit
 (43 3)  (331 355)  (331 355)  LC_1 Logic Functioning bit
 (14 5)  (302 357)  (302 357)  routing T_6_22.sp4_r_v_b_24 <X> T_6_22.lc_trk_g1_0
 (17 5)  (305 357)  (305 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 6)  (310 358)  (310 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (21 7)  (309 359)  (309 359)  routing T_6_22.sp4_r_v_b_31 <X> T_6_22.lc_trk_g1_7
 (29 10)  (317 362)  (317 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 362)  (318 362)  routing T_6_22.lc_trk_g0_6 <X> T_6_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 362)  (319 362)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 362)  (320 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 362)  (321 362)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 362)  (323 362)  routing T_6_22.lc_trk_g0_7 <X> T_6_22.input_2_5
 (36 10)  (324 362)  (324 362)  LC_5 Logic Functioning bit
 (22 11)  (310 363)  (310 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (29 11)  (317 363)  (317 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 363)  (318 363)  routing T_6_22.lc_trk_g0_6 <X> T_6_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (319 363)  (319 363)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 363)  (320 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (323 363)  (323 363)  routing T_6_22.lc_trk_g0_7 <X> T_6_22.input_2_5
 (36 11)  (324 363)  (324 363)  LC_5 Logic Functioning bit
 (38 11)  (326 363)  (326 363)  LC_5 Logic Functioning bit
 (41 11)  (329 363)  (329 363)  LC_5 Logic Functioning bit
 (43 11)  (331 363)  (331 363)  LC_5 Logic Functioning bit
 (21 12)  (309 364)  (309 364)  routing T_6_22.sp4_v_t_22 <X> T_6_22.lc_trk_g3_3
 (22 12)  (310 364)  (310 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (311 364)  (311 364)  routing T_6_22.sp4_v_t_22 <X> T_6_22.lc_trk_g3_3
 (25 12)  (313 364)  (313 364)  routing T_6_22.rgt_op_2 <X> T_6_22.lc_trk_g3_2
 (26 12)  (314 364)  (314 364)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_6/in_0
 (29 12)  (317 364)  (317 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 364)  (319 364)  routing T_6_22.lc_trk_g0_7 <X> T_6_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 364)  (320 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (324 364)  (324 364)  LC_6 Logic Functioning bit
 (38 12)  (326 364)  (326 364)  LC_6 Logic Functioning bit
 (39 12)  (327 364)  (327 364)  LC_6 Logic Functioning bit
 (41 12)  (329 364)  (329 364)  LC_6 Logic Functioning bit
 (21 13)  (309 365)  (309 365)  routing T_6_22.sp4_v_t_22 <X> T_6_22.lc_trk_g3_3
 (22 13)  (310 365)  (310 365)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (312 365)  (312 365)  routing T_6_22.rgt_op_2 <X> T_6_22.lc_trk_g3_2
 (26 13)  (314 365)  (314 365)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 365)  (316 365)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 365)  (317 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 365)  (319 365)  routing T_6_22.lc_trk_g0_7 <X> T_6_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 365)  (320 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (323 365)  (323 365)  routing T_6_22.lc_trk_g0_2 <X> T_6_22.input_2_6
 (37 13)  (325 365)  (325 365)  LC_6 Logic Functioning bit
 (38 13)  (326 365)  (326 365)  LC_6 Logic Functioning bit
 (40 13)  (328 365)  (328 365)  LC_6 Logic Functioning bit
 (27 14)  (315 366)  (315 366)  routing T_6_22.lc_trk_g1_7 <X> T_6_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 366)  (317 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 366)  (318 366)  routing T_6_22.lc_trk_g1_7 <X> T_6_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 366)  (320 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 366)  (321 366)  routing T_6_22.lc_trk_g3_3 <X> T_6_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (322 366)  (322 366)  routing T_6_22.lc_trk_g3_3 <X> T_6_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 366)  (324 366)  LC_7 Logic Functioning bit
 (42 14)  (330 366)  (330 366)  LC_7 Logic Functioning bit
 (43 14)  (331 366)  (331 366)  LC_7 Logic Functioning bit
 (50 14)  (338 366)  (338 366)  Cascade bit: LH_LC07_inmux02_5

 (30 15)  (318 367)  (318 367)  routing T_6_22.lc_trk_g1_7 <X> T_6_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (319 367)  (319 367)  routing T_6_22.lc_trk_g3_3 <X> T_6_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (324 367)  (324 367)  LC_7 Logic Functioning bit
 (42 15)  (330 367)  (330 367)  LC_7 Logic Functioning bit
 (43 15)  (331 367)  (331 367)  LC_7 Logic Functioning bit


LogicTile_7_22

 (8 0)  (350 352)  (350 352)  routing T_7_22.sp4_v_b_1 <X> T_7_22.sp4_h_r_1
 (9 0)  (351 352)  (351 352)  routing T_7_22.sp4_v_b_1 <X> T_7_22.sp4_h_r_1
 (22 0)  (364 352)  (364 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (368 352)  (368 352)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_0/in_0
 (29 0)  (371 352)  (371 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 352)  (374 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 352)  (375 352)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 352)  (376 352)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (21 1)  (363 353)  (363 353)  routing T_7_22.sp4_r_v_b_32 <X> T_7_22.lc_trk_g0_3
 (27 1)  (369 353)  (369 353)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 353)  (371 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 353)  (372 353)  routing T_7_22.lc_trk_g0_3 <X> T_7_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 353)  (373 353)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (41 1)  (383 353)  (383 353)  LC_0 Logic Functioning bit
 (43 1)  (385 353)  (385 353)  LC_0 Logic Functioning bit
 (14 2)  (356 354)  (356 354)  routing T_7_22.sp4_h_l_1 <X> T_7_22.lc_trk_g0_4
 (27 2)  (369 354)  (369 354)  routing T_7_22.lc_trk_g1_1 <X> T_7_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 354)  (371 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 354)  (373 354)  routing T_7_22.lc_trk_g0_6 <X> T_7_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 354)  (374 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (42 2)  (384 354)  (384 354)  LC_1 Logic Functioning bit
 (50 2)  (392 354)  (392 354)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (357 355)  (357 355)  routing T_7_22.sp4_h_l_1 <X> T_7_22.lc_trk_g0_4
 (16 3)  (358 355)  (358 355)  routing T_7_22.sp4_h_l_1 <X> T_7_22.lc_trk_g0_4
 (17 3)  (359 355)  (359 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (364 355)  (364 355)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (366 355)  (366 355)  routing T_7_22.bot_op_6 <X> T_7_22.lc_trk_g0_6
 (28 3)  (370 355)  (370 355)  routing T_7_22.lc_trk_g2_1 <X> T_7_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 355)  (371 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 355)  (373 355)  routing T_7_22.lc_trk_g0_6 <X> T_7_22.wire_logic_cluster/lc_1/in_3
 (14 4)  (356 356)  (356 356)  routing T_7_22.sp4_h_r_8 <X> T_7_22.lc_trk_g1_0
 (15 4)  (357 356)  (357 356)  routing T_7_22.bot_op_1 <X> T_7_22.lc_trk_g1_1
 (17 4)  (359 356)  (359 356)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (363 356)  (363 356)  routing T_7_22.sp12_h_r_3 <X> T_7_22.lc_trk_g1_3
 (22 4)  (364 356)  (364 356)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (366 356)  (366 356)  routing T_7_22.sp12_h_r_3 <X> T_7_22.lc_trk_g1_3
 (29 4)  (371 356)  (371 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 356)  (374 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 356)  (375 356)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 356)  (376 356)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (39 4)  (381 356)  (381 356)  LC_2 Logic Functioning bit
 (40 4)  (382 356)  (382 356)  LC_2 Logic Functioning bit
 (41 4)  (383 356)  (383 356)  LC_2 Logic Functioning bit
 (50 4)  (392 356)  (392 356)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (357 357)  (357 357)  routing T_7_22.sp4_h_r_8 <X> T_7_22.lc_trk_g1_0
 (16 5)  (358 357)  (358 357)  routing T_7_22.sp4_h_r_8 <X> T_7_22.lc_trk_g1_0
 (17 5)  (359 357)  (359 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (363 357)  (363 357)  routing T_7_22.sp12_h_r_3 <X> T_7_22.lc_trk_g1_3
 (26 5)  (368 357)  (368 357)  routing T_7_22.lc_trk_g1_3 <X> T_7_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 357)  (369 357)  routing T_7_22.lc_trk_g1_3 <X> T_7_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 357)  (371 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 357)  (372 357)  routing T_7_22.lc_trk_g0_3 <X> T_7_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 357)  (373 357)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (38 5)  (380 357)  (380 357)  LC_2 Logic Functioning bit
 (39 5)  (381 357)  (381 357)  LC_2 Logic Functioning bit
 (40 5)  (382 357)  (382 357)  LC_2 Logic Functioning bit
 (41 5)  (383 357)  (383 357)  LC_2 Logic Functioning bit
 (16 6)  (358 358)  (358 358)  routing T_7_22.sp4_v_b_5 <X> T_7_22.lc_trk_g1_5
 (17 6)  (359 358)  (359 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (360 358)  (360 358)  routing T_7_22.sp4_v_b_5 <X> T_7_22.lc_trk_g1_5
 (25 6)  (367 358)  (367 358)  routing T_7_22.sp12_h_l_5 <X> T_7_22.lc_trk_g1_6
 (27 6)  (369 358)  (369 358)  routing T_7_22.lc_trk_g1_1 <X> T_7_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 358)  (371 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 358)  (373 358)  routing T_7_22.lc_trk_g0_6 <X> T_7_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 358)  (374 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (378 358)  (378 358)  LC_3 Logic Functioning bit
 (38 6)  (380 358)  (380 358)  LC_3 Logic Functioning bit
 (40 6)  (382 358)  (382 358)  LC_3 Logic Functioning bit
 (41 6)  (383 358)  (383 358)  LC_3 Logic Functioning bit
 (42 6)  (384 358)  (384 358)  LC_3 Logic Functioning bit
 (43 6)  (385 358)  (385 358)  LC_3 Logic Functioning bit
 (46 6)  (388 358)  (388 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (364 359)  (364 359)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (366 359)  (366 359)  routing T_7_22.sp12_h_l_5 <X> T_7_22.lc_trk_g1_6
 (25 7)  (367 359)  (367 359)  routing T_7_22.sp12_h_l_5 <X> T_7_22.lc_trk_g1_6
 (31 7)  (373 359)  (373 359)  routing T_7_22.lc_trk_g0_6 <X> T_7_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 359)  (378 359)  LC_3 Logic Functioning bit
 (38 7)  (380 359)  (380 359)  LC_3 Logic Functioning bit
 (40 7)  (382 359)  (382 359)  LC_3 Logic Functioning bit
 (41 7)  (383 359)  (383 359)  LC_3 Logic Functioning bit
 (42 7)  (384 359)  (384 359)  LC_3 Logic Functioning bit
 (43 7)  (385 359)  (385 359)  LC_3 Logic Functioning bit
 (3 8)  (345 360)  (345 360)  routing T_7_22.sp12_h_r_1 <X> T_7_22.sp12_v_b_1
 (8 8)  (350 360)  (350 360)  routing T_7_22.sp4_v_b_7 <X> T_7_22.sp4_h_r_7
 (9 8)  (351 360)  (351 360)  routing T_7_22.sp4_v_b_7 <X> T_7_22.sp4_h_r_7
 (15 8)  (357 360)  (357 360)  routing T_7_22.sp4_v_t_28 <X> T_7_22.lc_trk_g2_1
 (16 8)  (358 360)  (358 360)  routing T_7_22.sp4_v_t_28 <X> T_7_22.lc_trk_g2_1
 (17 8)  (359 360)  (359 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (3 9)  (345 361)  (345 361)  routing T_7_22.sp12_h_r_1 <X> T_7_22.sp12_v_b_1
 (26 12)  (368 364)  (368 364)  routing T_7_22.lc_trk_g0_4 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 364)  (369 364)  routing T_7_22.lc_trk_g1_6 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 364)  (371 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 364)  (372 364)  routing T_7_22.lc_trk_g1_6 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 364)  (374 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 364)  (376 364)  routing T_7_22.lc_trk_g1_0 <X> T_7_22.wire_logic_cluster/lc_6/in_3
 (42 12)  (384 364)  (384 364)  LC_6 Logic Functioning bit
 (22 13)  (364 365)  (364 365)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (365 365)  (365 365)  routing T_7_22.sp12_v_b_18 <X> T_7_22.lc_trk_g3_2
 (25 13)  (367 365)  (367 365)  routing T_7_22.sp12_v_b_18 <X> T_7_22.lc_trk_g3_2
 (29 13)  (371 365)  (371 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 365)  (372 365)  routing T_7_22.lc_trk_g1_6 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (374 365)  (374 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (376 365)  (376 365)  routing T_7_22.lc_trk_g1_3 <X> T_7_22.input_2_6
 (35 13)  (377 365)  (377 365)  routing T_7_22.lc_trk_g1_3 <X> T_7_22.input_2_6


LogicTile_9_22

 (26 0)  (464 352)  (464 352)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 352)  (465 352)  routing T_9_22.lc_trk_g3_0 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 352)  (466 352)  routing T_9_22.lc_trk_g3_0 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 352)  (467 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 352)  (470 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (475 352)  (475 352)  LC_0 Logic Functioning bit
 (39 0)  (477 352)  (477 352)  LC_0 Logic Functioning bit
 (44 0)  (482 352)  (482 352)  LC_0 Logic Functioning bit
 (45 0)  (483 352)  (483 352)  LC_0 Logic Functioning bit
 (12 1)  (450 353)  (450 353)  routing T_9_22.sp4_h_r_2 <X> T_9_22.sp4_v_b_2
 (26 1)  (464 353)  (464 353)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 353)  (466 353)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 353)  (467 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (41 1)  (479 353)  (479 353)  LC_0 Logic Functioning bit
 (43 1)  (481 353)  (481 353)  LC_0 Logic Functioning bit
 (45 1)  (483 353)  (483 353)  LC_0 Logic Functioning bit
 (47 1)  (485 353)  (485 353)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (50 1)  (488 353)  (488 353)  Carry_In_Mux bit 

 (1 2)  (439 354)  (439 354)  routing T_9_22.glb_netwk_5 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (2 2)  (440 354)  (440 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (26 2)  (464 354)  (464 354)  routing T_9_22.lc_trk_g3_6 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 354)  (465 354)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 354)  (466 354)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 354)  (467 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 354)  (470 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (475 354)  (475 354)  LC_1 Logic Functioning bit
 (39 2)  (477 354)  (477 354)  LC_1 Logic Functioning bit
 (44 2)  (482 354)  (482 354)  LC_1 Logic Functioning bit
 (45 2)  (483 354)  (483 354)  LC_1 Logic Functioning bit
 (47 2)  (485 354)  (485 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (438 355)  (438 355)  routing T_9_22.glb_netwk_5 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (26 3)  (464 355)  (464 355)  routing T_9_22.lc_trk_g3_6 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 355)  (465 355)  routing T_9_22.lc_trk_g3_6 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 355)  (466 355)  routing T_9_22.lc_trk_g3_6 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 355)  (467 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (41 3)  (479 355)  (479 355)  LC_1 Logic Functioning bit
 (43 3)  (481 355)  (481 355)  LC_1 Logic Functioning bit
 (45 3)  (483 355)  (483 355)  LC_1 Logic Functioning bit
 (21 4)  (459 356)  (459 356)  routing T_9_22.wire_logic_cluster/lc_3/out <X> T_9_22.lc_trk_g1_3
 (22 4)  (460 356)  (460 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (463 356)  (463 356)  routing T_9_22.wire_logic_cluster/lc_2/out <X> T_9_22.lc_trk_g1_2
 (26 4)  (464 356)  (464 356)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 356)  (465 356)  routing T_9_22.lc_trk_g1_2 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 356)  (467 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 356)  (470 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (475 356)  (475 356)  LC_2 Logic Functioning bit
 (39 4)  (477 356)  (477 356)  LC_2 Logic Functioning bit
 (44 4)  (482 356)  (482 356)  LC_2 Logic Functioning bit
 (45 4)  (483 356)  (483 356)  LC_2 Logic Functioning bit
 (22 5)  (460 357)  (460 357)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (464 357)  (464 357)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 357)  (466 357)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 357)  (467 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 357)  (468 357)  routing T_9_22.lc_trk_g1_2 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (41 5)  (479 357)  (479 357)  LC_2 Logic Functioning bit
 (43 5)  (481 357)  (481 357)  LC_2 Logic Functioning bit
 (45 5)  (483 357)  (483 357)  LC_2 Logic Functioning bit
 (47 5)  (485 357)  (485 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (452 358)  (452 358)  routing T_9_22.wire_logic_cluster/lc_4/out <X> T_9_22.lc_trk_g1_4
 (26 6)  (464 358)  (464 358)  routing T_9_22.lc_trk_g3_6 <X> T_9_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 358)  (465 358)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 358)  (467 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 358)  (470 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (475 358)  (475 358)  LC_3 Logic Functioning bit
 (39 6)  (477 358)  (477 358)  LC_3 Logic Functioning bit
 (44 6)  (482 358)  (482 358)  LC_3 Logic Functioning bit
 (45 6)  (483 358)  (483 358)  LC_3 Logic Functioning bit
 (17 7)  (455 359)  (455 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (464 359)  (464 359)  routing T_9_22.lc_trk_g3_6 <X> T_9_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 359)  (465 359)  routing T_9_22.lc_trk_g3_6 <X> T_9_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 359)  (466 359)  routing T_9_22.lc_trk_g3_6 <X> T_9_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 359)  (467 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 359)  (468 359)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.wire_logic_cluster/lc_3/in_1
 (41 7)  (479 359)  (479 359)  LC_3 Logic Functioning bit
 (43 7)  (481 359)  (481 359)  LC_3 Logic Functioning bit
 (45 7)  (483 359)  (483 359)  LC_3 Logic Functioning bit
 (51 7)  (489 359)  (489 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (3 8)  (441 360)  (441 360)  routing T_9_22.sp12_h_r_1 <X> T_9_22.sp12_v_b_1
 (26 8)  (464 360)  (464 360)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 360)  (465 360)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 360)  (467 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 360)  (468 360)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 360)  (470 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (475 360)  (475 360)  LC_4 Logic Functioning bit
 (39 8)  (477 360)  (477 360)  LC_4 Logic Functioning bit
 (45 8)  (483 360)  (483 360)  LC_4 Logic Functioning bit
 (51 8)  (489 360)  (489 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (3 9)  (441 361)  (441 361)  routing T_9_22.sp12_h_r_1 <X> T_9_22.sp12_v_b_1
 (26 9)  (464 361)  (464 361)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 361)  (466 361)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 361)  (467 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (41 9)  (479 361)  (479 361)  LC_4 Logic Functioning bit
 (43 9)  (481 361)  (481 361)  LC_4 Logic Functioning bit
 (45 9)  (483 361)  (483 361)  LC_4 Logic Functioning bit
 (25 10)  (463 362)  (463 362)  routing T_9_22.sp4_h_r_46 <X> T_9_22.lc_trk_g2_6
 (22 11)  (460 363)  (460 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (461 363)  (461 363)  routing T_9_22.sp4_h_r_46 <X> T_9_22.lc_trk_g2_6
 (24 11)  (462 363)  (462 363)  routing T_9_22.sp4_h_r_46 <X> T_9_22.lc_trk_g2_6
 (25 11)  (463 363)  (463 363)  routing T_9_22.sp4_h_r_46 <X> T_9_22.lc_trk_g2_6
 (14 12)  (452 364)  (452 364)  routing T_9_22.wire_logic_cluster/lc_0/out <X> T_9_22.lc_trk_g3_0
 (17 12)  (455 364)  (455 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 364)  (456 364)  routing T_9_22.wire_logic_cluster/lc_1/out <X> T_9_22.lc_trk_g3_1
 (17 13)  (455 365)  (455 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (438 366)  (438 366)  routing T_9_22.glb_netwk_4 <X> T_9_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 366)  (439 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (463 366)  (463 366)  routing T_9_22.sp4_h_r_46 <X> T_9_22.lc_trk_g3_6
 (22 15)  (460 367)  (460 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (461 367)  (461 367)  routing T_9_22.sp4_h_r_46 <X> T_9_22.lc_trk_g3_6
 (24 15)  (462 367)  (462 367)  routing T_9_22.sp4_h_r_46 <X> T_9_22.lc_trk_g3_6
 (25 15)  (463 367)  (463 367)  routing T_9_22.sp4_h_r_46 <X> T_9_22.lc_trk_g3_6


LogicTile_10_22

 (27 0)  (519 352)  (519 352)  routing T_10_22.lc_trk_g3_2 <X> T_10_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 352)  (520 352)  routing T_10_22.lc_trk_g3_2 <X> T_10_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 352)  (521 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 352)  (523 352)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 352)  (524 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 352)  (525 352)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 352)  (526 352)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.wire_logic_cluster/lc_0/in_3
 (37 0)  (529 352)  (529 352)  LC_0 Logic Functioning bit
 (39 0)  (531 352)  (531 352)  LC_0 Logic Functioning bit
 (47 0)  (539 352)  (539 352)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (30 1)  (522 353)  (522 353)  routing T_10_22.lc_trk_g3_2 <X> T_10_22.wire_logic_cluster/lc_0/in_1
 (37 1)  (529 353)  (529 353)  LC_0 Logic Functioning bit
 (39 1)  (531 353)  (531 353)  LC_0 Logic Functioning bit
 (22 5)  (514 357)  (514 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (515 357)  (515 357)  routing T_10_22.sp4_h_r_2 <X> T_10_22.lc_trk_g1_2
 (24 5)  (516 357)  (516 357)  routing T_10_22.sp4_h_r_2 <X> T_10_22.lc_trk_g1_2
 (25 5)  (517 357)  (517 357)  routing T_10_22.sp4_h_r_2 <X> T_10_22.lc_trk_g1_2
 (14 6)  (506 358)  (506 358)  routing T_10_22.wire_logic_cluster/lc_4/out <X> T_10_22.lc_trk_g1_4
 (17 7)  (509 359)  (509 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 8)  (519 360)  (519 360)  routing T_10_22.lc_trk_g1_2 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 360)  (521 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 360)  (523 360)  routing T_10_22.lc_trk_g1_4 <X> T_10_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 360)  (524 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 360)  (526 360)  routing T_10_22.lc_trk_g1_4 <X> T_10_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 360)  (528 360)  LC_4 Logic Functioning bit
 (37 8)  (529 360)  (529 360)  LC_4 Logic Functioning bit
 (38 8)  (530 360)  (530 360)  LC_4 Logic Functioning bit
 (39 8)  (531 360)  (531 360)  LC_4 Logic Functioning bit
 (41 8)  (533 360)  (533 360)  LC_4 Logic Functioning bit
 (43 8)  (535 360)  (535 360)  LC_4 Logic Functioning bit
 (26 9)  (518 361)  (518 361)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 361)  (519 361)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 361)  (520 361)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 361)  (521 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 361)  (522 361)  routing T_10_22.lc_trk_g1_2 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (37 9)  (529 361)  (529 361)  LC_4 Logic Functioning bit
 (39 9)  (531 361)  (531 361)  LC_4 Logic Functioning bit
 (22 12)  (514 364)  (514 364)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (515 364)  (515 364)  routing T_10_22.sp12_v_b_11 <X> T_10_22.lc_trk_g3_3
 (25 12)  (517 364)  (517 364)  routing T_10_22.sp4_h_r_42 <X> T_10_22.lc_trk_g3_2
 (22 13)  (514 365)  (514 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (515 365)  (515 365)  routing T_10_22.sp4_h_r_42 <X> T_10_22.lc_trk_g3_2
 (24 13)  (516 365)  (516 365)  routing T_10_22.sp4_h_r_42 <X> T_10_22.lc_trk_g3_2
 (25 13)  (517 365)  (517 365)  routing T_10_22.sp4_h_r_42 <X> T_10_22.lc_trk_g3_2
 (14 14)  (506 366)  (506 366)  routing T_10_22.sp4_h_r_36 <X> T_10_22.lc_trk_g3_4
 (15 15)  (507 367)  (507 367)  routing T_10_22.sp4_h_r_36 <X> T_10_22.lc_trk_g3_4
 (16 15)  (508 367)  (508 367)  routing T_10_22.sp4_h_r_36 <X> T_10_22.lc_trk_g3_4
 (17 15)  (509 367)  (509 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_11_22

 (1 2)  (547 354)  (547 354)  routing T_11_22.glb_netwk_5 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (2 2)  (548 354)  (548 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (560 354)  (560 354)  routing T_11_22.lft_op_4 <X> T_11_22.lc_trk_g0_4
 (15 2)  (561 354)  (561 354)  routing T_11_22.sp4_h_r_5 <X> T_11_22.lc_trk_g0_5
 (16 2)  (562 354)  (562 354)  routing T_11_22.sp4_h_r_5 <X> T_11_22.lc_trk_g0_5
 (17 2)  (563 354)  (563 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (0 3)  (546 355)  (546 355)  routing T_11_22.glb_netwk_5 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (15 3)  (561 355)  (561 355)  routing T_11_22.lft_op_4 <X> T_11_22.lc_trk_g0_4
 (17 3)  (563 355)  (563 355)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (564 355)  (564 355)  routing T_11_22.sp4_h_r_5 <X> T_11_22.lc_trk_g0_5
 (22 3)  (568 355)  (568 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (569 355)  (569 355)  routing T_11_22.sp4_h_r_6 <X> T_11_22.lc_trk_g0_6
 (24 3)  (570 355)  (570 355)  routing T_11_22.sp4_h_r_6 <X> T_11_22.lc_trk_g0_6
 (25 3)  (571 355)  (571 355)  routing T_11_22.sp4_h_r_6 <X> T_11_22.lc_trk_g0_6
 (31 4)  (577 356)  (577 356)  routing T_11_22.lc_trk_g2_5 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 356)  (578 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 356)  (579 356)  routing T_11_22.lc_trk_g2_5 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 356)  (582 356)  LC_2 Logic Functioning bit
 (37 4)  (583 356)  (583 356)  LC_2 Logic Functioning bit
 (38 4)  (584 356)  (584 356)  LC_2 Logic Functioning bit
 (39 4)  (585 356)  (585 356)  LC_2 Logic Functioning bit
 (45 4)  (591 356)  (591 356)  LC_2 Logic Functioning bit
 (22 5)  (568 357)  (568 357)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (570 357)  (570 357)  routing T_11_22.bot_op_2 <X> T_11_22.lc_trk_g1_2
 (36 5)  (582 357)  (582 357)  LC_2 Logic Functioning bit
 (37 5)  (583 357)  (583 357)  LC_2 Logic Functioning bit
 (38 5)  (584 357)  (584 357)  LC_2 Logic Functioning bit
 (39 5)  (585 357)  (585 357)  LC_2 Logic Functioning bit
 (46 5)  (592 357)  (592 357)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 10)  (560 362)  (560 362)  routing T_11_22.sp4_v_b_36 <X> T_11_22.lc_trk_g2_4
 (17 10)  (563 362)  (563 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (27 10)  (573 362)  (573 362)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 362)  (574 362)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 362)  (575 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 362)  (577 362)  routing T_11_22.lc_trk_g0_4 <X> T_11_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 362)  (578 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 362)  (582 362)  LC_5 Logic Functioning bit
 (38 10)  (584 362)  (584 362)  LC_5 Logic Functioning bit
 (14 11)  (560 363)  (560 363)  routing T_11_22.sp4_v_b_36 <X> T_11_22.lc_trk_g2_4
 (16 11)  (562 363)  (562 363)  routing T_11_22.sp4_v_b_36 <X> T_11_22.lc_trk_g2_4
 (17 11)  (563 363)  (563 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (564 363)  (564 363)  routing T_11_22.sp4_r_v_b_37 <X> T_11_22.lc_trk_g2_5
 (26 11)  (572 363)  (572 363)  routing T_11_22.lc_trk_g1_2 <X> T_11_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 363)  (573 363)  routing T_11_22.lc_trk_g1_2 <X> T_11_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 363)  (575 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (46 11)  (592 363)  (592 363)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (3 12)  (549 364)  (549 364)  routing T_11_22.sp12_v_b_1 <X> T_11_22.sp12_h_r_1
 (15 12)  (561 364)  (561 364)  routing T_11_22.rgt_op_1 <X> T_11_22.lc_trk_g3_1
 (17 12)  (563 364)  (563 364)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (564 364)  (564 364)  routing T_11_22.rgt_op_1 <X> T_11_22.lc_trk_g3_1
 (25 12)  (571 364)  (571 364)  routing T_11_22.sp4_h_r_42 <X> T_11_22.lc_trk_g3_2
 (26 12)  (572 364)  (572 364)  routing T_11_22.lc_trk_g0_6 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 364)  (573 364)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 364)  (574 364)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 364)  (575 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 364)  (577 364)  routing T_11_22.lc_trk_g0_5 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 364)  (578 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (583 364)  (583 364)  LC_6 Logic Functioning bit
 (38 12)  (584 364)  (584 364)  LC_6 Logic Functioning bit
 (39 12)  (585 364)  (585 364)  LC_6 Logic Functioning bit
 (40 12)  (586 364)  (586 364)  LC_6 Logic Functioning bit
 (42 12)  (588 364)  (588 364)  LC_6 Logic Functioning bit
 (47 12)  (593 364)  (593 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (596 364)  (596 364)  Cascade bit: LH_LC06_inmux02_5

 (3 13)  (549 365)  (549 365)  routing T_11_22.sp12_v_b_1 <X> T_11_22.sp12_h_r_1
 (22 13)  (568 365)  (568 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (569 365)  (569 365)  routing T_11_22.sp4_h_r_42 <X> T_11_22.lc_trk_g3_2
 (24 13)  (570 365)  (570 365)  routing T_11_22.sp4_h_r_42 <X> T_11_22.lc_trk_g3_2
 (25 13)  (571 365)  (571 365)  routing T_11_22.sp4_h_r_42 <X> T_11_22.lc_trk_g3_2
 (26 13)  (572 365)  (572 365)  routing T_11_22.lc_trk_g0_6 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 365)  (575 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 365)  (576 365)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 365)  (582 365)  LC_6 Logic Functioning bit
 (38 13)  (584 365)  (584 365)  LC_6 Logic Functioning bit
 (39 13)  (585 365)  (585 365)  LC_6 Logic Functioning bit
 (40 13)  (586 365)  (586 365)  LC_6 Logic Functioning bit
 (14 14)  (560 366)  (560 366)  routing T_11_22.rgt_op_4 <X> T_11_22.lc_trk_g3_4
 (15 14)  (561 366)  (561 366)  routing T_11_22.rgt_op_5 <X> T_11_22.lc_trk_g3_5
 (17 14)  (563 366)  (563 366)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (564 366)  (564 366)  routing T_11_22.rgt_op_5 <X> T_11_22.lc_trk_g3_5
 (26 14)  (572 366)  (572 366)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (28 14)  (574 366)  (574 366)  routing T_11_22.lc_trk_g2_4 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 366)  (575 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 366)  (576 366)  routing T_11_22.lc_trk_g2_4 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 366)  (577 366)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 366)  (578 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 366)  (579 366)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 366)  (580 366)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (42 14)  (588 366)  (588 366)  LC_7 Logic Functioning bit
 (47 14)  (593 366)  (593 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (596 366)  (596 366)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (561 367)  (561 367)  routing T_11_22.rgt_op_4 <X> T_11_22.lc_trk_g3_4
 (17 15)  (563 367)  (563 367)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (27 15)  (573 367)  (573 367)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 367)  (574 367)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 367)  (575 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0


LogicTile_12_22

 (22 0)  (622 352)  (622 352)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (624 352)  (624 352)  routing T_12_22.bot_op_3 <X> T_12_22.lc_trk_g0_3
 (26 0)  (626 352)  (626 352)  routing T_12_22.lc_trk_g0_6 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 352)  (628 352)  routing T_12_22.lc_trk_g2_5 <X> T_12_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 352)  (629 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 352)  (630 352)  routing T_12_22.lc_trk_g2_5 <X> T_12_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 352)  (631 352)  routing T_12_22.lc_trk_g1_4 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 352)  (632 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 352)  (634 352)  routing T_12_22.lc_trk_g1_4 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (45 0)  (645 352)  (645 352)  LC_0 Logic Functioning bit
 (26 1)  (626 353)  (626 353)  routing T_12_22.lc_trk_g0_6 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 353)  (629 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 353)  (632 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (634 353)  (634 353)  routing T_12_22.lc_trk_g1_1 <X> T_12_22.input_2_0
 (40 1)  (640 353)  (640 353)  LC_0 Logic Functioning bit
 (44 1)  (644 353)  (644 353)  LC_0 Logic Functioning bit
 (45 1)  (645 353)  (645 353)  LC_0 Logic Functioning bit
 (46 1)  (646 353)  (646 353)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (47 1)  (647 353)  (647 353)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (601 354)  (601 354)  routing T_12_22.glb_netwk_5 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (2 2)  (602 354)  (602 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (25 2)  (625 354)  (625 354)  routing T_12_22.lft_op_6 <X> T_12_22.lc_trk_g0_6
 (27 2)  (627 354)  (627 354)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 354)  (628 354)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 354)  (629 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 354)  (630 354)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 354)  (632 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 354)  (633 354)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 354)  (634 354)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 354)  (637 354)  LC_1 Logic Functioning bit
 (39 2)  (639 354)  (639 354)  LC_1 Logic Functioning bit
 (45 2)  (645 354)  (645 354)  LC_1 Logic Functioning bit
 (0 3)  (600 355)  (600 355)  routing T_12_22.glb_netwk_5 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (22 3)  (622 355)  (622 355)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (624 355)  (624 355)  routing T_12_22.lft_op_6 <X> T_12_22.lc_trk_g0_6
 (26 3)  (626 355)  (626 355)  routing T_12_22.lc_trk_g0_3 <X> T_12_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 355)  (629 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (636 355)  (636 355)  LC_1 Logic Functioning bit
 (37 3)  (637 355)  (637 355)  LC_1 Logic Functioning bit
 (38 3)  (638 355)  (638 355)  LC_1 Logic Functioning bit
 (39 3)  (639 355)  (639 355)  LC_1 Logic Functioning bit
 (44 3)  (644 355)  (644 355)  LC_1 Logic Functioning bit
 (45 3)  (645 355)  (645 355)  LC_1 Logic Functioning bit
 (15 4)  (615 356)  (615 356)  routing T_12_22.sp4_h_r_1 <X> T_12_22.lc_trk_g1_1
 (16 4)  (616 356)  (616 356)  routing T_12_22.sp4_h_r_1 <X> T_12_22.lc_trk_g1_1
 (17 4)  (617 356)  (617 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (26 4)  (626 356)  (626 356)  routing T_12_22.lc_trk_g0_6 <X> T_12_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 356)  (627 356)  routing T_12_22.lc_trk_g1_4 <X> T_12_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 356)  (629 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 356)  (630 356)  routing T_12_22.lc_trk_g1_4 <X> T_12_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 356)  (631 356)  routing T_12_22.lc_trk_g2_5 <X> T_12_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 356)  (632 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 356)  (633 356)  routing T_12_22.lc_trk_g2_5 <X> T_12_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 356)  (636 356)  LC_2 Logic Functioning bit
 (37 4)  (637 356)  (637 356)  LC_2 Logic Functioning bit
 (38 4)  (638 356)  (638 356)  LC_2 Logic Functioning bit
 (39 4)  (639 356)  (639 356)  LC_2 Logic Functioning bit
 (40 4)  (640 356)  (640 356)  LC_2 Logic Functioning bit
 (41 4)  (641 356)  (641 356)  LC_2 Logic Functioning bit
 (42 4)  (642 356)  (642 356)  LC_2 Logic Functioning bit
 (43 4)  (643 356)  (643 356)  LC_2 Logic Functioning bit
 (45 4)  (645 356)  (645 356)  LC_2 Logic Functioning bit
 (18 5)  (618 357)  (618 357)  routing T_12_22.sp4_h_r_1 <X> T_12_22.lc_trk_g1_1
 (26 5)  (626 357)  (626 357)  routing T_12_22.lc_trk_g0_6 <X> T_12_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 357)  (629 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (636 357)  (636 357)  LC_2 Logic Functioning bit
 (37 5)  (637 357)  (637 357)  LC_2 Logic Functioning bit
 (38 5)  (638 357)  (638 357)  LC_2 Logic Functioning bit
 (39 5)  (639 357)  (639 357)  LC_2 Logic Functioning bit
 (41 5)  (641 357)  (641 357)  LC_2 Logic Functioning bit
 (43 5)  (643 357)  (643 357)  LC_2 Logic Functioning bit
 (45 5)  (645 357)  (645 357)  LC_2 Logic Functioning bit
 (51 5)  (651 357)  (651 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (614 358)  (614 358)  routing T_12_22.wire_logic_cluster/lc_4/out <X> T_12_22.lc_trk_g1_4
 (17 7)  (617 359)  (617 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 8)  (627 360)  (627 360)  routing T_12_22.lc_trk_g1_4 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 360)  (629 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 360)  (630 360)  routing T_12_22.lc_trk_g1_4 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 360)  (631 360)  routing T_12_22.lc_trk_g2_5 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 360)  (632 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 360)  (633 360)  routing T_12_22.lc_trk_g2_5 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 360)  (636 360)  LC_4 Logic Functioning bit
 (37 8)  (637 360)  (637 360)  LC_4 Logic Functioning bit
 (38 8)  (638 360)  (638 360)  LC_4 Logic Functioning bit
 (39 8)  (639 360)  (639 360)  LC_4 Logic Functioning bit
 (41 8)  (641 360)  (641 360)  LC_4 Logic Functioning bit
 (43 8)  (643 360)  (643 360)  LC_4 Logic Functioning bit
 (45 8)  (645 360)  (645 360)  LC_4 Logic Functioning bit
 (36 9)  (636 361)  (636 361)  LC_4 Logic Functioning bit
 (37 9)  (637 361)  (637 361)  LC_4 Logic Functioning bit
 (38 9)  (638 361)  (638 361)  LC_4 Logic Functioning bit
 (39 9)  (639 361)  (639 361)  LC_4 Logic Functioning bit
 (41 9)  (641 361)  (641 361)  LC_4 Logic Functioning bit
 (43 9)  (643 361)  (643 361)  LC_4 Logic Functioning bit
 (45 9)  (645 361)  (645 361)  LC_4 Logic Functioning bit
 (8 10)  (608 362)  (608 362)  routing T_12_22.sp4_h_r_7 <X> T_12_22.sp4_h_l_42
 (17 10)  (617 362)  (617 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 362)  (618 362)  routing T_12_22.wire_logic_cluster/lc_5/out <X> T_12_22.lc_trk_g2_5
 (32 10)  (632 362)  (632 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 362)  (634 362)  routing T_12_22.lc_trk_g1_1 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 362)  (636 362)  LC_5 Logic Functioning bit
 (37 10)  (637 362)  (637 362)  LC_5 Logic Functioning bit
 (38 10)  (638 362)  (638 362)  LC_5 Logic Functioning bit
 (39 10)  (639 362)  (639 362)  LC_5 Logic Functioning bit
 (45 10)  (645 362)  (645 362)  LC_5 Logic Functioning bit
 (46 10)  (646 362)  (646 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (36 11)  (636 363)  (636 363)  LC_5 Logic Functioning bit
 (37 11)  (637 363)  (637 363)  LC_5 Logic Functioning bit
 (38 11)  (638 363)  (638 363)  LC_5 Logic Functioning bit
 (39 11)  (639 363)  (639 363)  LC_5 Logic Functioning bit
 (45 11)  (645 363)  (645 363)  LC_5 Logic Functioning bit
 (17 12)  (617 364)  (617 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 364)  (618 364)  routing T_12_22.wire_logic_cluster/lc_1/out <X> T_12_22.lc_trk_g3_1
 (0 14)  (600 366)  (600 366)  routing T_12_22.glb_netwk_4 <X> T_12_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 366)  (601 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (615 366)  (615 366)  routing T_12_22.sp4_v_t_32 <X> T_12_22.lc_trk_g3_5
 (16 14)  (616 366)  (616 366)  routing T_12_22.sp4_v_t_32 <X> T_12_22.lc_trk_g3_5
 (17 14)  (617 366)  (617 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_13_22

 (4 0)  (658 352)  (658 352)  routing T_13_22.sp4_v_t_37 <X> T_13_22.sp4_v_b_0
 (25 0)  (679 352)  (679 352)  routing T_13_22.sp4_h_l_7 <X> T_13_22.lc_trk_g0_2
 (16 1)  (670 353)  (670 353)  routing T_13_22.sp12_h_r_8 <X> T_13_22.lc_trk_g0_0
 (17 1)  (671 353)  (671 353)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (676 353)  (676 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (677 353)  (677 353)  routing T_13_22.sp4_h_l_7 <X> T_13_22.lc_trk_g0_2
 (24 1)  (678 353)  (678 353)  routing T_13_22.sp4_h_l_7 <X> T_13_22.lc_trk_g0_2
 (25 1)  (679 353)  (679 353)  routing T_13_22.sp4_h_l_7 <X> T_13_22.lc_trk_g0_2
 (1 2)  (655 354)  (655 354)  routing T_13_22.glb_netwk_5 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (656 354)  (656 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (666 354)  (666 354)  routing T_13_22.sp4_h_r_11 <X> T_13_22.sp4_h_l_39
 (29 2)  (683 354)  (683 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (37 2)  (691 354)  (691 354)  LC_1 Logic Functioning bit
 (39 2)  (693 354)  (693 354)  LC_1 Logic Functioning bit
 (40 2)  (694 354)  (694 354)  LC_1 Logic Functioning bit
 (42 2)  (696 354)  (696 354)  LC_1 Logic Functioning bit
 (45 2)  (699 354)  (699 354)  LC_1 Logic Functioning bit
 (46 2)  (700 354)  (700 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (654 355)  (654 355)  routing T_13_22.glb_netwk_5 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (13 3)  (667 355)  (667 355)  routing T_13_22.sp4_h_r_11 <X> T_13_22.sp4_h_l_39
 (37 3)  (691 355)  (691 355)  LC_1 Logic Functioning bit
 (39 3)  (693 355)  (693 355)  LC_1 Logic Functioning bit
 (40 3)  (694 355)  (694 355)  LC_1 Logic Functioning bit
 (42 3)  (696 355)  (696 355)  LC_1 Logic Functioning bit
 (45 3)  (699 355)  (699 355)  LC_1 Logic Functioning bit
 (25 4)  (679 356)  (679 356)  routing T_13_22.sp4_h_l_7 <X> T_13_22.lc_trk_g1_2
 (28 4)  (682 356)  (682 356)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 356)  (683 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 356)  (684 356)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 356)  (685 356)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 356)  (686 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 356)  (687 356)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 356)  (688 356)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (38 4)  (692 356)  (692 356)  LC_2 Logic Functioning bit
 (39 4)  (693 356)  (693 356)  LC_2 Logic Functioning bit
 (40 4)  (694 356)  (694 356)  LC_2 Logic Functioning bit
 (41 4)  (695 356)  (695 356)  LC_2 Logic Functioning bit
 (42 4)  (696 356)  (696 356)  LC_2 Logic Functioning bit
 (43 4)  (697 356)  (697 356)  LC_2 Logic Functioning bit
 (45 4)  (699 356)  (699 356)  LC_2 Logic Functioning bit
 (46 4)  (700 356)  (700 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (676 357)  (676 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (677 357)  (677 357)  routing T_13_22.sp4_h_l_7 <X> T_13_22.lc_trk_g1_2
 (24 5)  (678 357)  (678 357)  routing T_13_22.sp4_h_l_7 <X> T_13_22.lc_trk_g1_2
 (25 5)  (679 357)  (679 357)  routing T_13_22.sp4_h_l_7 <X> T_13_22.lc_trk_g1_2
 (26 5)  (680 357)  (680 357)  routing T_13_22.lc_trk_g2_2 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 357)  (682 357)  routing T_13_22.lc_trk_g2_2 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 357)  (683 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 357)  (684 357)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 357)  (686 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 357)  (689 357)  routing T_13_22.lc_trk_g0_2 <X> T_13_22.input_2_2
 (39 5)  (693 357)  (693 357)  LC_2 Logic Functioning bit
 (40 5)  (694 357)  (694 357)  LC_2 Logic Functioning bit
 (42 5)  (696 357)  (696 357)  LC_2 Logic Functioning bit
 (44 5)  (698 357)  (698 357)  LC_2 Logic Functioning bit
 (45 5)  (699 357)  (699 357)  LC_2 Logic Functioning bit
 (15 6)  (669 358)  (669 358)  routing T_13_22.sp4_v_b_21 <X> T_13_22.lc_trk_g1_5
 (16 6)  (670 358)  (670 358)  routing T_13_22.sp4_v_b_21 <X> T_13_22.lc_trk_g1_5
 (17 6)  (671 358)  (671 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (28 6)  (682 358)  (682 358)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 358)  (683 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 358)  (684 358)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 358)  (686 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 358)  (687 358)  routing T_13_22.lc_trk_g2_2 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 358)  (689 358)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.input_2_3
 (37 6)  (691 358)  (691 358)  LC_3 Logic Functioning bit
 (39 6)  (693 358)  (693 358)  LC_3 Logic Functioning bit
 (40 6)  (694 358)  (694 358)  LC_3 Logic Functioning bit
 (26 7)  (680 359)  (680 359)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 359)  (681 359)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 359)  (683 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 359)  (685 359)  routing T_13_22.lc_trk_g2_2 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 359)  (686 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (687 359)  (687 359)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.input_2_3
 (35 7)  (689 359)  (689 359)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.input_2_3
 (36 7)  (690 359)  (690 359)  LC_3 Logic Functioning bit
 (37 7)  (691 359)  (691 359)  LC_3 Logic Functioning bit
 (38 7)  (692 359)  (692 359)  LC_3 Logic Functioning bit
 (39 7)  (693 359)  (693 359)  LC_3 Logic Functioning bit
 (40 7)  (694 359)  (694 359)  LC_3 Logic Functioning bit
 (41 7)  (695 359)  (695 359)  LC_3 Logic Functioning bit
 (46 7)  (700 359)  (700 359)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (25 8)  (679 360)  (679 360)  routing T_13_22.sp4_h_r_34 <X> T_13_22.lc_trk_g2_2
 (22 9)  (676 361)  (676 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (677 361)  (677 361)  routing T_13_22.sp4_h_r_34 <X> T_13_22.lc_trk_g2_2
 (24 9)  (678 361)  (678 361)  routing T_13_22.sp4_h_r_34 <X> T_13_22.lc_trk_g2_2
 (4 10)  (658 362)  (658 362)  routing T_13_22.sp4_h_r_0 <X> T_13_22.sp4_v_t_43
 (6 10)  (660 362)  (660 362)  routing T_13_22.sp4_h_r_0 <X> T_13_22.sp4_v_t_43
 (14 10)  (668 362)  (668 362)  routing T_13_22.rgt_op_4 <X> T_13_22.lc_trk_g2_4
 (21 10)  (675 362)  (675 362)  routing T_13_22.wire_logic_cluster/lc_7/out <X> T_13_22.lc_trk_g2_7
 (22 10)  (676 362)  (676 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (5 11)  (659 363)  (659 363)  routing T_13_22.sp4_h_r_0 <X> T_13_22.sp4_v_t_43
 (15 11)  (669 363)  (669 363)  routing T_13_22.rgt_op_4 <X> T_13_22.lc_trk_g2_4
 (17 11)  (671 363)  (671 363)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (0 14)  (654 366)  (654 366)  routing T_13_22.glb_netwk_4 <X> T_13_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 366)  (655 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 366)  (668 366)  routing T_13_22.rgt_op_4 <X> T_13_22.lc_trk_g3_4
 (22 14)  (676 366)  (676 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (677 366)  (677 366)  routing T_13_22.sp4_h_r_31 <X> T_13_22.lc_trk_g3_7
 (24 14)  (678 366)  (678 366)  routing T_13_22.sp4_h_r_31 <X> T_13_22.lc_trk_g3_7
 (27 14)  (681 366)  (681 366)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 366)  (683 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 366)  (684 366)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 366)  (685 366)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 366)  (686 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 366)  (687 366)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 366)  (688 366)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 366)  (690 366)  LC_7 Logic Functioning bit
 (38 14)  (692 366)  (692 366)  LC_7 Logic Functioning bit
 (45 14)  (699 366)  (699 366)  LC_7 Logic Functioning bit
 (46 14)  (700 366)  (700 366)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (15 15)  (669 367)  (669 367)  routing T_13_22.rgt_op_4 <X> T_13_22.lc_trk_g3_4
 (17 15)  (671 367)  (671 367)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (675 367)  (675 367)  routing T_13_22.sp4_h_r_31 <X> T_13_22.lc_trk_g3_7
 (31 15)  (685 367)  (685 367)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 367)  (690 367)  LC_7 Logic Functioning bit
 (38 15)  (692 367)  (692 367)  LC_7 Logic Functioning bit
 (45 15)  (699 367)  (699 367)  LC_7 Logic Functioning bit


LogicTile_14_22

 (21 0)  (729 352)  (729 352)  routing T_14_22.wire_logic_cluster/lc_3/out <X> T_14_22.lc_trk_g0_3
 (22 0)  (730 352)  (730 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (31 0)  (739 352)  (739 352)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 352)  (740 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 352)  (741 352)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 352)  (742 352)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 352)  (744 352)  LC_0 Logic Functioning bit
 (37 0)  (745 352)  (745 352)  LC_0 Logic Functioning bit
 (38 0)  (746 352)  (746 352)  LC_0 Logic Functioning bit
 (39 0)  (747 352)  (747 352)  LC_0 Logic Functioning bit
 (45 0)  (753 352)  (753 352)  LC_0 Logic Functioning bit
 (46 0)  (754 352)  (754 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (755 352)  (755 352)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (31 1)  (739 353)  (739 353)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 353)  (744 353)  LC_0 Logic Functioning bit
 (37 1)  (745 353)  (745 353)  LC_0 Logic Functioning bit
 (38 1)  (746 353)  (746 353)  LC_0 Logic Functioning bit
 (39 1)  (747 353)  (747 353)  LC_0 Logic Functioning bit
 (1 2)  (709 354)  (709 354)  routing T_14_22.glb_netwk_5 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (2 2)  (710 354)  (710 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (13 2)  (721 354)  (721 354)  routing T_14_22.sp4_h_r_2 <X> T_14_22.sp4_v_t_39
 (15 2)  (723 354)  (723 354)  routing T_14_22.sp4_h_r_5 <X> T_14_22.lc_trk_g0_5
 (16 2)  (724 354)  (724 354)  routing T_14_22.sp4_h_r_5 <X> T_14_22.lc_trk_g0_5
 (17 2)  (725 354)  (725 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (0 3)  (708 355)  (708 355)  routing T_14_22.glb_netwk_5 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (12 3)  (720 355)  (720 355)  routing T_14_22.sp4_h_r_2 <X> T_14_22.sp4_v_t_39
 (18 3)  (726 355)  (726 355)  routing T_14_22.sp4_h_r_5 <X> T_14_22.lc_trk_g0_5
 (32 4)  (740 356)  (740 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 356)  (741 356)  routing T_14_22.lc_trk_g2_1 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 356)  (744 356)  LC_2 Logic Functioning bit
 (37 4)  (745 356)  (745 356)  LC_2 Logic Functioning bit
 (38 4)  (746 356)  (746 356)  LC_2 Logic Functioning bit
 (39 4)  (747 356)  (747 356)  LC_2 Logic Functioning bit
 (45 4)  (753 356)  (753 356)  LC_2 Logic Functioning bit
 (36 5)  (744 357)  (744 357)  LC_2 Logic Functioning bit
 (37 5)  (745 357)  (745 357)  LC_2 Logic Functioning bit
 (38 5)  (746 357)  (746 357)  LC_2 Logic Functioning bit
 (39 5)  (747 357)  (747 357)  LC_2 Logic Functioning bit
 (36 6)  (744 358)  (744 358)  LC_3 Logic Functioning bit
 (38 6)  (746 358)  (746 358)  LC_3 Logic Functioning bit
 (41 6)  (749 358)  (749 358)  LC_3 Logic Functioning bit
 (43 6)  (751 358)  (751 358)  LC_3 Logic Functioning bit
 (45 6)  (753 358)  (753 358)  LC_3 Logic Functioning bit
 (26 7)  (734 359)  (734 359)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 359)  (735 359)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 359)  (736 359)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 359)  (737 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (745 359)  (745 359)  LC_3 Logic Functioning bit
 (39 7)  (747 359)  (747 359)  LC_3 Logic Functioning bit
 (40 7)  (748 359)  (748 359)  LC_3 Logic Functioning bit
 (42 7)  (750 359)  (750 359)  LC_3 Logic Functioning bit
 (13 8)  (721 360)  (721 360)  routing T_14_22.sp4_h_l_45 <X> T_14_22.sp4_v_b_8
 (15 8)  (723 360)  (723 360)  routing T_14_22.sp4_h_r_41 <X> T_14_22.lc_trk_g2_1
 (16 8)  (724 360)  (724 360)  routing T_14_22.sp4_h_r_41 <X> T_14_22.lc_trk_g2_1
 (17 8)  (725 360)  (725 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (726 360)  (726 360)  routing T_14_22.sp4_h_r_41 <X> T_14_22.lc_trk_g2_1
 (25 8)  (733 360)  (733 360)  routing T_14_22.rgt_op_2 <X> T_14_22.lc_trk_g2_2
 (29 8)  (737 360)  (737 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 360)  (740 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 360)  (741 360)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 360)  (742 360)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 360)  (745 360)  LC_4 Logic Functioning bit
 (39 8)  (747 360)  (747 360)  LC_4 Logic Functioning bit
 (12 9)  (720 361)  (720 361)  routing T_14_22.sp4_h_l_45 <X> T_14_22.sp4_v_b_8
 (18 9)  (726 361)  (726 361)  routing T_14_22.sp4_h_r_41 <X> T_14_22.lc_trk_g2_1
 (22 9)  (730 361)  (730 361)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 361)  (732 361)  routing T_14_22.rgt_op_2 <X> T_14_22.lc_trk_g2_2
 (30 9)  (738 361)  (738 361)  routing T_14_22.lc_trk_g0_3 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 361)  (739 361)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (37 9)  (745 361)  (745 361)  LC_4 Logic Functioning bit
 (39 9)  (747 361)  (747 361)  LC_4 Logic Functioning bit
 (47 9)  (755 361)  (755 361)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (22 10)  (730 362)  (730 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (731 362)  (731 362)  routing T_14_22.sp4_h_r_31 <X> T_14_22.lc_trk_g2_7
 (24 10)  (732 362)  (732 362)  routing T_14_22.sp4_h_r_31 <X> T_14_22.lc_trk_g2_7
 (26 10)  (734 362)  (734 362)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 362)  (736 362)  routing T_14_22.lc_trk_g2_2 <X> T_14_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 362)  (737 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 362)  (739 362)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 362)  (740 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 362)  (741 362)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 362)  (742 362)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 362)  (743 362)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.input_2_5
 (21 11)  (729 363)  (729 363)  routing T_14_22.sp4_h_r_31 <X> T_14_22.lc_trk_g2_7
 (27 11)  (735 363)  (735 363)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 363)  (736 363)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 363)  (737 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 363)  (738 363)  routing T_14_22.lc_trk_g2_2 <X> T_14_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 363)  (739 363)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 363)  (740 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (741 363)  (741 363)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.input_2_5
 (35 11)  (743 363)  (743 363)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.input_2_5
 (39 11)  (747 363)  (747 363)  LC_5 Logic Functioning bit
 (46 11)  (754 363)  (754 363)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (4 12)  (712 364)  (712 364)  routing T_14_22.sp4_v_t_44 <X> T_14_22.sp4_v_b_9
 (25 12)  (733 364)  (733 364)  routing T_14_22.wire_logic_cluster/lc_2/out <X> T_14_22.lc_trk_g3_2
 (31 12)  (739 364)  (739 364)  routing T_14_22.lc_trk_g0_5 <X> T_14_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 364)  (740 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 364)  (744 364)  LC_6 Logic Functioning bit
 (37 12)  (745 364)  (745 364)  LC_6 Logic Functioning bit
 (38 12)  (746 364)  (746 364)  LC_6 Logic Functioning bit
 (39 12)  (747 364)  (747 364)  LC_6 Logic Functioning bit
 (45 12)  (753 364)  (753 364)  LC_6 Logic Functioning bit
 (22 13)  (730 365)  (730 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (36 13)  (744 365)  (744 365)  LC_6 Logic Functioning bit
 (37 13)  (745 365)  (745 365)  LC_6 Logic Functioning bit
 (38 13)  (746 365)  (746 365)  LC_6 Logic Functioning bit
 (39 13)  (747 365)  (747 365)  LC_6 Logic Functioning bit
 (21 14)  (729 366)  (729 366)  routing T_14_22.sp4_v_t_26 <X> T_14_22.lc_trk_g3_7
 (22 14)  (730 366)  (730 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (731 366)  (731 366)  routing T_14_22.sp4_v_t_26 <X> T_14_22.lc_trk_g3_7
 (25 14)  (733 366)  (733 366)  routing T_14_22.wire_logic_cluster/lc_6/out <X> T_14_22.lc_trk_g3_6
 (17 15)  (725 367)  (725 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (729 367)  (729 367)  routing T_14_22.sp4_v_t_26 <X> T_14_22.lc_trk_g3_7
 (22 15)  (730 367)  (730 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_22

 (17 0)  (779 352)  (779 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (784 352)  (784 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (785 352)  (785 352)  routing T_15_22.sp4_h_r_3 <X> T_15_22.lc_trk_g0_3
 (24 0)  (786 352)  (786 352)  routing T_15_22.sp4_h_r_3 <X> T_15_22.lc_trk_g0_3
 (27 0)  (789 352)  (789 352)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 352)  (791 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 352)  (792 352)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 352)  (793 352)  routing T_15_22.lc_trk_g1_4 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 352)  (794 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 352)  (796 352)  routing T_15_22.lc_trk_g1_4 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 352)  (798 352)  LC_0 Logic Functioning bit
 (38 0)  (800 352)  (800 352)  LC_0 Logic Functioning bit
 (45 0)  (807 352)  (807 352)  LC_0 Logic Functioning bit
 (21 1)  (783 353)  (783 353)  routing T_15_22.sp4_h_r_3 <X> T_15_22.lc_trk_g0_3
 (30 1)  (792 353)  (792 353)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (36 1)  (798 353)  (798 353)  LC_0 Logic Functioning bit
 (38 1)  (800 353)  (800 353)  LC_0 Logic Functioning bit
 (45 1)  (807 353)  (807 353)  LC_0 Logic Functioning bit
 (51 1)  (813 353)  (813 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (763 354)  (763 354)  routing T_15_22.glb_netwk_5 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (2 2)  (764 354)  (764 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (776 354)  (776 354)  routing T_15_22.sp4_h_l_1 <X> T_15_22.lc_trk_g0_4
 (21 2)  (783 354)  (783 354)  routing T_15_22.wire_logic_cluster/lc_7/out <X> T_15_22.lc_trk_g0_7
 (22 2)  (784 354)  (784 354)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (27 2)  (789 354)  (789 354)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 354)  (790 354)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 354)  (791 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 354)  (793 354)  routing T_15_22.lc_trk_g1_5 <X> T_15_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 354)  (794 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 354)  (796 354)  routing T_15_22.lc_trk_g1_5 <X> T_15_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 354)  (798 354)  LC_1 Logic Functioning bit
 (38 2)  (800 354)  (800 354)  LC_1 Logic Functioning bit
 (45 2)  (807 354)  (807 354)  LC_1 Logic Functioning bit
 (46 2)  (808 354)  (808 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (51 2)  (813 354)  (813 354)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (762 355)  (762 355)  routing T_15_22.glb_netwk_5 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (15 3)  (777 355)  (777 355)  routing T_15_22.sp4_h_l_1 <X> T_15_22.lc_trk_g0_4
 (16 3)  (778 355)  (778 355)  routing T_15_22.sp4_h_l_1 <X> T_15_22.lc_trk_g0_4
 (17 3)  (779 355)  (779 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (36 3)  (798 355)  (798 355)  LC_1 Logic Functioning bit
 (38 3)  (800 355)  (800 355)  LC_1 Logic Functioning bit
 (45 3)  (807 355)  (807 355)  LC_1 Logic Functioning bit
 (48 3)  (810 355)  (810 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (31 4)  (793 356)  (793 356)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 356)  (794 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 356)  (795 356)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 356)  (798 356)  LC_2 Logic Functioning bit
 (37 4)  (799 356)  (799 356)  LC_2 Logic Functioning bit
 (38 4)  (800 356)  (800 356)  LC_2 Logic Functioning bit
 (39 4)  (801 356)  (801 356)  LC_2 Logic Functioning bit
 (41 4)  (803 356)  (803 356)  LC_2 Logic Functioning bit
 (43 4)  (805 356)  (805 356)  LC_2 Logic Functioning bit
 (45 4)  (807 356)  (807 356)  LC_2 Logic Functioning bit
 (26 5)  (788 357)  (788 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 357)  (789 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 357)  (790 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 357)  (791 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 357)  (793 357)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 357)  (798 357)  LC_2 Logic Functioning bit
 (37 5)  (799 357)  (799 357)  LC_2 Logic Functioning bit
 (38 5)  (800 357)  (800 357)  LC_2 Logic Functioning bit
 (39 5)  (801 357)  (801 357)  LC_2 Logic Functioning bit
 (40 5)  (802 357)  (802 357)  LC_2 Logic Functioning bit
 (42 5)  (804 357)  (804 357)  LC_2 Logic Functioning bit
 (45 5)  (807 357)  (807 357)  LC_2 Logic Functioning bit
 (16 6)  (778 358)  (778 358)  routing T_15_22.sp12_h_l_18 <X> T_15_22.lc_trk_g1_5
 (17 6)  (779 358)  (779 358)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (22 6)  (784 358)  (784 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (785 358)  (785 358)  routing T_15_22.sp4_v_b_23 <X> T_15_22.lc_trk_g1_7
 (24 6)  (786 358)  (786 358)  routing T_15_22.sp4_v_b_23 <X> T_15_22.lc_trk_g1_7
 (14 7)  (776 359)  (776 359)  routing T_15_22.sp4_r_v_b_28 <X> T_15_22.lc_trk_g1_4
 (17 7)  (779 359)  (779 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (780 359)  (780 359)  routing T_15_22.sp12_h_l_18 <X> T_15_22.lc_trk_g1_5
 (22 7)  (784 359)  (784 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (785 359)  (785 359)  routing T_15_22.sp4_v_b_22 <X> T_15_22.lc_trk_g1_6
 (24 7)  (786 359)  (786 359)  routing T_15_22.sp4_v_b_22 <X> T_15_22.lc_trk_g1_6
 (26 8)  (788 360)  (788 360)  routing T_15_22.lc_trk_g0_4 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (32 8)  (794 360)  (794 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (798 360)  (798 360)  LC_4 Logic Functioning bit
 (38 8)  (800 360)  (800 360)  LC_4 Logic Functioning bit
 (45 8)  (807 360)  (807 360)  LC_4 Logic Functioning bit
 (29 9)  (791 361)  (791 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 361)  (793 361)  routing T_15_22.lc_trk_g0_3 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 361)  (799 361)  LC_4 Logic Functioning bit
 (39 9)  (801 361)  (801 361)  LC_4 Logic Functioning bit
 (45 9)  (807 361)  (807 361)  LC_4 Logic Functioning bit
 (51 9)  (813 361)  (813 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (4 10)  (766 362)  (766 362)  routing T_15_22.sp4_h_r_0 <X> T_15_22.sp4_v_t_43
 (6 10)  (768 362)  (768 362)  routing T_15_22.sp4_h_r_0 <X> T_15_22.sp4_v_t_43
 (8 10)  (770 362)  (770 362)  routing T_15_22.sp4_h_r_7 <X> T_15_22.sp4_h_l_42
 (22 10)  (784 362)  (784 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (785 362)  (785 362)  routing T_15_22.sp4_h_r_31 <X> T_15_22.lc_trk_g2_7
 (24 10)  (786 362)  (786 362)  routing T_15_22.sp4_h_r_31 <X> T_15_22.lc_trk_g2_7
 (26 10)  (788 362)  (788 362)  routing T_15_22.lc_trk_g0_7 <X> T_15_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 362)  (789 362)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 362)  (791 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 362)  (792 362)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 362)  (793 362)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 362)  (794 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 362)  (795 362)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 362)  (796 362)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 362)  (799 362)  LC_5 Logic Functioning bit
 (39 10)  (801 362)  (801 362)  LC_5 Logic Functioning bit
 (41 10)  (803 362)  (803 362)  LC_5 Logic Functioning bit
 (43 10)  (805 362)  (805 362)  LC_5 Logic Functioning bit
 (45 10)  (807 362)  (807 362)  LC_5 Logic Functioning bit
 (5 11)  (767 363)  (767 363)  routing T_15_22.sp4_h_r_0 <X> T_15_22.sp4_v_t_43
 (21 11)  (783 363)  (783 363)  routing T_15_22.sp4_h_r_31 <X> T_15_22.lc_trk_g2_7
 (26 11)  (788 363)  (788 363)  routing T_15_22.lc_trk_g0_7 <X> T_15_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 363)  (791 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 363)  (792 363)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_5/in_1
 (37 11)  (799 363)  (799 363)  LC_5 Logic Functioning bit
 (39 11)  (801 363)  (801 363)  LC_5 Logic Functioning bit
 (45 11)  (807 363)  (807 363)  LC_5 Logic Functioning bit
 (53 11)  (815 363)  (815 363)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (776 364)  (776 364)  routing T_15_22.rgt_op_0 <X> T_15_22.lc_trk_g3_0
 (16 12)  (778 364)  (778 364)  routing T_15_22.sp12_v_t_6 <X> T_15_22.lc_trk_g3_1
 (17 12)  (779 364)  (779 364)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (22 12)  (784 364)  (784 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (32 12)  (794 364)  (794 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 364)  (795 364)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 364)  (796 364)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (40 12)  (802 364)  (802 364)  LC_6 Logic Functioning bit
 (41 12)  (803 364)  (803 364)  LC_6 Logic Functioning bit
 (42 12)  (804 364)  (804 364)  LC_6 Logic Functioning bit
 (43 12)  (805 364)  (805 364)  LC_6 Logic Functioning bit
 (45 12)  (807 364)  (807 364)  LC_6 Logic Functioning bit
 (48 12)  (810 364)  (810 364)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (813 364)  (813 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (777 365)  (777 365)  routing T_15_22.rgt_op_0 <X> T_15_22.lc_trk_g3_0
 (17 13)  (779 365)  (779 365)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (40 13)  (802 365)  (802 365)  LC_6 Logic Functioning bit
 (41 13)  (803 365)  (803 365)  LC_6 Logic Functioning bit
 (42 13)  (804 365)  (804 365)  LC_6 Logic Functioning bit
 (43 13)  (805 365)  (805 365)  LC_6 Logic Functioning bit
 (45 13)  (807 365)  (807 365)  LC_6 Logic Functioning bit
 (51 13)  (813 365)  (813 365)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (762 366)  (762 366)  routing T_15_22.glb_netwk_4 <X> T_15_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 366)  (763 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (777 366)  (777 366)  routing T_15_22.rgt_op_5 <X> T_15_22.lc_trk_g3_5
 (17 14)  (779 366)  (779 366)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (780 366)  (780 366)  routing T_15_22.rgt_op_5 <X> T_15_22.lc_trk_g3_5
 (27 14)  (789 366)  (789 366)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 366)  (791 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 366)  (792 366)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 366)  (793 366)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 366)  (794 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 366)  (795 366)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 366)  (796 366)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 366)  (799 366)  LC_7 Logic Functioning bit
 (39 14)  (801 366)  (801 366)  LC_7 Logic Functioning bit
 (41 14)  (803 366)  (803 366)  LC_7 Logic Functioning bit
 (43 14)  (805 366)  (805 366)  LC_7 Logic Functioning bit
 (45 14)  (807 366)  (807 366)  LC_7 Logic Functioning bit
 (29 15)  (791 367)  (791 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 367)  (792 367)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (37 15)  (799 367)  (799 367)  LC_7 Logic Functioning bit
 (39 15)  (801 367)  (801 367)  LC_7 Logic Functioning bit
 (45 15)  (807 367)  (807 367)  LC_7 Logic Functioning bit


LogicTile_16_22

 (4 0)  (820 352)  (820 352)  routing T_16_22.sp4_h_l_37 <X> T_16_22.sp4_v_b_0
 (14 0)  (830 352)  (830 352)  routing T_16_22.lft_op_0 <X> T_16_22.lc_trk_g0_0
 (16 0)  (832 352)  (832 352)  routing T_16_22.sp4_v_b_9 <X> T_16_22.lc_trk_g0_1
 (17 0)  (833 352)  (833 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (834 352)  (834 352)  routing T_16_22.sp4_v_b_9 <X> T_16_22.lc_trk_g0_1
 (21 0)  (837 352)  (837 352)  routing T_16_22.wire_logic_cluster/lc_3/out <X> T_16_22.lc_trk_g0_3
 (22 0)  (838 352)  (838 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (843 352)  (843 352)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 352)  (845 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 352)  (846 352)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 352)  (848 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 352)  (850 352)  routing T_16_22.lc_trk_g1_2 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 352)  (851 352)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.input_2_0
 (40 0)  (856 352)  (856 352)  LC_0 Logic Functioning bit
 (42 0)  (858 352)  (858 352)  LC_0 Logic Functioning bit
 (5 1)  (821 353)  (821 353)  routing T_16_22.sp4_h_l_37 <X> T_16_22.sp4_v_b_0
 (15 1)  (831 353)  (831 353)  routing T_16_22.lft_op_0 <X> T_16_22.lc_trk_g0_0
 (17 1)  (833 353)  (833 353)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (834 353)  (834 353)  routing T_16_22.sp4_v_b_9 <X> T_16_22.lc_trk_g0_1
 (22 1)  (838 353)  (838 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (839 353)  (839 353)  routing T_16_22.sp4_h_r_2 <X> T_16_22.lc_trk_g0_2
 (24 1)  (840 353)  (840 353)  routing T_16_22.sp4_h_r_2 <X> T_16_22.lc_trk_g0_2
 (25 1)  (841 353)  (841 353)  routing T_16_22.sp4_h_r_2 <X> T_16_22.lc_trk_g0_2
 (29 1)  (845 353)  (845 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 353)  (846 353)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 353)  (847 353)  routing T_16_22.lc_trk_g1_2 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 353)  (848 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (850 353)  (850 353)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.input_2_0
 (43 1)  (859 353)  (859 353)  LC_0 Logic Functioning bit
 (1 2)  (817 354)  (817 354)  routing T_16_22.glb_netwk_5 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (9 2)  (825 354)  (825 354)  routing T_16_22.sp4_v_b_1 <X> T_16_22.sp4_h_l_36
 (28 2)  (844 354)  (844 354)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 354)  (845 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 354)  (846 354)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 354)  (848 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 354)  (849 354)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 354)  (850 354)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (853 354)  (853 354)  LC_1 Logic Functioning bit
 (50 2)  (866 354)  (866 354)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (816 355)  (816 355)  routing T_16_22.glb_netwk_5 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (31 3)  (847 355)  (847 355)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (37 3)  (853 355)  (853 355)  LC_1 Logic Functioning bit
 (4 4)  (820 356)  (820 356)  routing T_16_22.sp4_h_l_44 <X> T_16_22.sp4_v_b_3
 (6 4)  (822 356)  (822 356)  routing T_16_22.sp4_h_l_44 <X> T_16_22.sp4_v_b_3
 (16 4)  (832 356)  (832 356)  routing T_16_22.sp12_h_l_14 <X> T_16_22.lc_trk_g1_1
 (17 4)  (833 356)  (833 356)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (29 4)  (845 356)  (845 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 356)  (848 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (852 356)  (852 356)  LC_2 Logic Functioning bit
 (37 4)  (853 356)  (853 356)  LC_2 Logic Functioning bit
 (39 4)  (855 356)  (855 356)  LC_2 Logic Functioning bit
 (40 4)  (856 356)  (856 356)  LC_2 Logic Functioning bit
 (41 4)  (857 356)  (857 356)  LC_2 Logic Functioning bit
 (42 4)  (858 356)  (858 356)  LC_2 Logic Functioning bit
 (43 4)  (859 356)  (859 356)  LC_2 Logic Functioning bit
 (45 4)  (861 356)  (861 356)  LC_2 Logic Functioning bit
 (50 4)  (866 356)  (866 356)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (821 357)  (821 357)  routing T_16_22.sp4_h_l_44 <X> T_16_22.sp4_v_b_3
 (15 5)  (831 357)  (831 357)  routing T_16_22.bot_op_0 <X> T_16_22.lc_trk_g1_0
 (17 5)  (833 357)  (833 357)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (834 357)  (834 357)  routing T_16_22.sp12_h_l_14 <X> T_16_22.lc_trk_g1_1
 (22 5)  (838 357)  (838 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (839 357)  (839 357)  routing T_16_22.sp4_v_b_18 <X> T_16_22.lc_trk_g1_2
 (24 5)  (840 357)  (840 357)  routing T_16_22.sp4_v_b_18 <X> T_16_22.lc_trk_g1_2
 (27 5)  (843 357)  (843 357)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 357)  (844 357)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 357)  (845 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 357)  (847 357)  routing T_16_22.lc_trk_g0_3 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 357)  (852 357)  LC_2 Logic Functioning bit
 (38 5)  (854 357)  (854 357)  LC_2 Logic Functioning bit
 (40 5)  (856 357)  (856 357)  LC_2 Logic Functioning bit
 (41 5)  (857 357)  (857 357)  LC_2 Logic Functioning bit
 (42 5)  (858 357)  (858 357)  LC_2 Logic Functioning bit
 (43 5)  (859 357)  (859 357)  LC_2 Logic Functioning bit
 (44 5)  (860 357)  (860 357)  LC_2 Logic Functioning bit
 (45 5)  (861 357)  (861 357)  LC_2 Logic Functioning bit
 (14 6)  (830 358)  (830 358)  routing T_16_22.wire_logic_cluster/lc_4/out <X> T_16_22.lc_trk_g1_4
 (16 6)  (832 358)  (832 358)  routing T_16_22.sp4_v_b_5 <X> T_16_22.lc_trk_g1_5
 (17 6)  (833 358)  (833 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (834 358)  (834 358)  routing T_16_22.sp4_v_b_5 <X> T_16_22.lc_trk_g1_5
 (26 6)  (842 358)  (842 358)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 358)  (844 358)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 358)  (845 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 358)  (846 358)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 358)  (848 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 358)  (850 358)  routing T_16_22.lc_trk_g1_1 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (42 6)  (858 358)  (858 358)  LC_3 Logic Functioning bit
 (17 7)  (833 359)  (833 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (838 359)  (838 359)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (839 359)  (839 359)  routing T_16_22.sp12_h_l_21 <X> T_16_22.lc_trk_g1_6
 (25 7)  (841 359)  (841 359)  routing T_16_22.sp12_h_l_21 <X> T_16_22.lc_trk_g1_6
 (28 7)  (844 359)  (844 359)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 359)  (845 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 359)  (846 359)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 359)  (848 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (850 359)  (850 359)  routing T_16_22.lc_trk_g1_0 <X> T_16_22.input_2_3
 (3 8)  (819 360)  (819 360)  routing T_16_22.sp12_h_r_1 <X> T_16_22.sp12_v_b_1
 (25 8)  (841 360)  (841 360)  routing T_16_22.wire_logic_cluster/lc_2/out <X> T_16_22.lc_trk_g2_2
 (27 8)  (843 360)  (843 360)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 360)  (845 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 360)  (846 360)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 360)  (848 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 360)  (849 360)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 360)  (850 360)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 360)  (852 360)  LC_4 Logic Functioning bit
 (37 8)  (853 360)  (853 360)  LC_4 Logic Functioning bit
 (38 8)  (854 360)  (854 360)  LC_4 Logic Functioning bit
 (39 8)  (855 360)  (855 360)  LC_4 Logic Functioning bit
 (41 8)  (857 360)  (857 360)  LC_4 Logic Functioning bit
 (43 8)  (859 360)  (859 360)  LC_4 Logic Functioning bit
 (3 9)  (819 361)  (819 361)  routing T_16_22.sp12_h_r_1 <X> T_16_22.sp12_v_b_1
 (8 9)  (824 361)  (824 361)  routing T_16_22.sp4_h_r_7 <X> T_16_22.sp4_v_b_7
 (22 9)  (838 361)  (838 361)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (842 361)  (842 361)  routing T_16_22.lc_trk_g2_2 <X> T_16_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 361)  (844 361)  routing T_16_22.lc_trk_g2_2 <X> T_16_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 361)  (845 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 361)  (847 361)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 361)  (852 361)  LC_4 Logic Functioning bit
 (38 9)  (854 361)  (854 361)  LC_4 Logic Functioning bit
 (14 10)  (830 362)  (830 362)  routing T_16_22.rgt_op_4 <X> T_16_22.lc_trk_g2_4
 (17 10)  (833 362)  (833 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (842 362)  (842 362)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 362)  (843 362)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 362)  (844 362)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 362)  (845 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 362)  (846 362)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 362)  (848 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (853 362)  (853 362)  LC_5 Logic Functioning bit
 (42 10)  (858 362)  (858 362)  LC_5 Logic Functioning bit
 (45 10)  (861 362)  (861 362)  LC_5 Logic Functioning bit
 (46 10)  (862 362)  (862 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (866 362)  (866 362)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (867 362)  (867 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (868 362)  (868 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (53 10)  (869 362)  (869 362)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (15 11)  (831 363)  (831 363)  routing T_16_22.rgt_op_4 <X> T_16_22.lc_trk_g2_4
 (17 11)  (833 363)  (833 363)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (838 363)  (838 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (842 363)  (842 363)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 363)  (843 363)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 363)  (844 363)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 363)  (845 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 363)  (847 363)  routing T_16_22.lc_trk_g0_2 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 363)  (853 363)  LC_5 Logic Functioning bit
 (39 11)  (855 363)  (855 363)  LC_5 Logic Functioning bit
 (45 11)  (861 363)  (861 363)  LC_5 Logic Functioning bit
 (46 11)  (862 363)  (862 363)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (867 363)  (867 363)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (869 363)  (869 363)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (833 364)  (833 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (837 364)  (837 364)  routing T_16_22.sp4_h_r_43 <X> T_16_22.lc_trk_g3_3
 (22 12)  (838 364)  (838 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (839 364)  (839 364)  routing T_16_22.sp4_h_r_43 <X> T_16_22.lc_trk_g3_3
 (24 12)  (840 364)  (840 364)  routing T_16_22.sp4_h_r_43 <X> T_16_22.lc_trk_g3_3
 (25 12)  (841 364)  (841 364)  routing T_16_22.sp4_h_r_34 <X> T_16_22.lc_trk_g3_2
 (27 12)  (843 364)  (843 364)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 364)  (845 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 364)  (846 364)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 364)  (848 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 364)  (850 364)  routing T_16_22.lc_trk_g1_2 <X> T_16_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 364)  (851 364)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.input_2_6
 (40 12)  (856 364)  (856 364)  LC_6 Logic Functioning bit
 (42 12)  (858 364)  (858 364)  LC_6 Logic Functioning bit
 (45 12)  (861 364)  (861 364)  LC_6 Logic Functioning bit
 (51 12)  (867 364)  (867 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (834 365)  (834 365)  routing T_16_22.sp4_r_v_b_41 <X> T_16_22.lc_trk_g3_1
 (21 13)  (837 365)  (837 365)  routing T_16_22.sp4_h_r_43 <X> T_16_22.lc_trk_g3_3
 (22 13)  (838 365)  (838 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (839 365)  (839 365)  routing T_16_22.sp4_h_r_34 <X> T_16_22.lc_trk_g3_2
 (24 13)  (840 365)  (840 365)  routing T_16_22.sp4_h_r_34 <X> T_16_22.lc_trk_g3_2
 (29 13)  (845 365)  (845 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 365)  (846 365)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 365)  (847 365)  routing T_16_22.lc_trk_g1_2 <X> T_16_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 365)  (848 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (850 365)  (850 365)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.input_2_6
 (43 13)  (859 365)  (859 365)  LC_6 Logic Functioning bit
 (44 13)  (860 365)  (860 365)  LC_6 Logic Functioning bit
 (45 13)  (861 365)  (861 365)  LC_6 Logic Functioning bit
 (46 13)  (862 365)  (862 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (869 365)  (869 365)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (816 366)  (816 366)  routing T_16_22.glb_netwk_4 <X> T_16_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 366)  (817 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (833 366)  (833 366)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 366)  (834 366)  routing T_16_22.wire_logic_cluster/lc_5/out <X> T_16_22.lc_trk_g3_5
 (25 14)  (841 366)  (841 366)  routing T_16_22.sp4_h_r_46 <X> T_16_22.lc_trk_g3_6
 (22 15)  (838 367)  (838 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (839 367)  (839 367)  routing T_16_22.sp4_h_r_46 <X> T_16_22.lc_trk_g3_6
 (24 15)  (840 367)  (840 367)  routing T_16_22.sp4_h_r_46 <X> T_16_22.lc_trk_g3_6
 (25 15)  (841 367)  (841 367)  routing T_16_22.sp4_h_r_46 <X> T_16_22.lc_trk_g3_6


LogicTile_17_22

 (19 0)  (893 352)  (893 352)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (26 0)  (900 352)  (900 352)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (36 0)  (910 352)  (910 352)  LC_0 Logic Functioning bit
 (38 0)  (912 352)  (912 352)  LC_0 Logic Functioning bit
 (41 0)  (915 352)  (915 352)  LC_0 Logic Functioning bit
 (43 0)  (917 352)  (917 352)  LC_0 Logic Functioning bit
 (45 0)  (919 352)  (919 352)  LC_0 Logic Functioning bit
 (3 1)  (877 353)  (877 353)  routing T_17_22.sp12_h_l_23 <X> T_17_22.sp12_v_b_0
 (11 1)  (885 353)  (885 353)  routing T_17_22.sp4_h_l_43 <X> T_17_22.sp4_h_r_2
 (13 1)  (887 353)  (887 353)  routing T_17_22.sp4_h_l_43 <X> T_17_22.sp4_h_r_2
 (22 1)  (896 353)  (896 353)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (897 353)  (897 353)  routing T_17_22.sp12_h_l_17 <X> T_17_22.lc_trk_g0_2
 (25 1)  (899 353)  (899 353)  routing T_17_22.sp12_h_l_17 <X> T_17_22.lc_trk_g0_2
 (26 1)  (900 353)  (900 353)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 353)  (901 353)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 353)  (902 353)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 353)  (903 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (911 353)  (911 353)  LC_0 Logic Functioning bit
 (39 1)  (913 353)  (913 353)  LC_0 Logic Functioning bit
 (40 1)  (914 353)  (914 353)  LC_0 Logic Functioning bit
 (42 1)  (916 353)  (916 353)  LC_0 Logic Functioning bit
 (45 1)  (919 353)  (919 353)  LC_0 Logic Functioning bit
 (51 1)  (925 353)  (925 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (875 354)  (875 354)  routing T_17_22.glb_netwk_5 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (2 2)  (876 354)  (876 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (901 354)  (901 354)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 354)  (902 354)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 354)  (903 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 354)  (904 354)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 354)  (906 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 354)  (907 354)  routing T_17_22.lc_trk_g2_0 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 354)  (910 354)  LC_1 Logic Functioning bit
 (37 2)  (911 354)  (911 354)  LC_1 Logic Functioning bit
 (38 2)  (912 354)  (912 354)  LC_1 Logic Functioning bit
 (39 2)  (913 354)  (913 354)  LC_1 Logic Functioning bit
 (41 2)  (915 354)  (915 354)  LC_1 Logic Functioning bit
 (43 2)  (917 354)  (917 354)  LC_1 Logic Functioning bit
 (45 2)  (919 354)  (919 354)  LC_1 Logic Functioning bit
 (46 2)  (920 354)  (920 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (874 355)  (874 355)  routing T_17_22.glb_netwk_5 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (6 3)  (880 355)  (880 355)  routing T_17_22.sp4_h_r_0 <X> T_17_22.sp4_h_l_37
 (19 3)  (893 355)  (893 355)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (30 3)  (904 355)  (904 355)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (36 3)  (910 355)  (910 355)  LC_1 Logic Functioning bit
 (37 3)  (911 355)  (911 355)  LC_1 Logic Functioning bit
 (38 3)  (912 355)  (912 355)  LC_1 Logic Functioning bit
 (39 3)  (913 355)  (913 355)  LC_1 Logic Functioning bit
 (41 3)  (915 355)  (915 355)  LC_1 Logic Functioning bit
 (43 3)  (917 355)  (917 355)  LC_1 Logic Functioning bit
 (45 3)  (919 355)  (919 355)  LC_1 Logic Functioning bit
 (32 4)  (906 356)  (906 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 356)  (908 356)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (40 4)  (914 356)  (914 356)  LC_2 Logic Functioning bit
 (41 4)  (915 356)  (915 356)  LC_2 Logic Functioning bit
 (42 4)  (916 356)  (916 356)  LC_2 Logic Functioning bit
 (43 4)  (917 356)  (917 356)  LC_2 Logic Functioning bit
 (45 4)  (919 356)  (919 356)  LC_2 Logic Functioning bit
 (10 5)  (884 357)  (884 357)  routing T_17_22.sp4_h_r_11 <X> T_17_22.sp4_v_b_4
 (19 5)  (893 357)  (893 357)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (22 5)  (896 357)  (896 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (897 357)  (897 357)  routing T_17_22.sp4_h_r_2 <X> T_17_22.lc_trk_g1_2
 (24 5)  (898 357)  (898 357)  routing T_17_22.sp4_h_r_2 <X> T_17_22.lc_trk_g1_2
 (25 5)  (899 357)  (899 357)  routing T_17_22.sp4_h_r_2 <X> T_17_22.lc_trk_g1_2
 (31 5)  (905 357)  (905 357)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (40 5)  (914 357)  (914 357)  LC_2 Logic Functioning bit
 (41 5)  (915 357)  (915 357)  LC_2 Logic Functioning bit
 (42 5)  (916 357)  (916 357)  LC_2 Logic Functioning bit
 (43 5)  (917 357)  (917 357)  LC_2 Logic Functioning bit
 (45 5)  (919 357)  (919 357)  LC_2 Logic Functioning bit
 (12 8)  (886 360)  (886 360)  routing T_17_22.sp4_h_l_40 <X> T_17_22.sp4_h_r_8
 (14 8)  (888 360)  (888 360)  routing T_17_22.wire_logic_cluster/lc_0/out <X> T_17_22.lc_trk_g2_0
 (32 8)  (906 360)  (906 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 360)  (907 360)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 360)  (908 360)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 360)  (910 360)  LC_4 Logic Functioning bit
 (37 8)  (911 360)  (911 360)  LC_4 Logic Functioning bit
 (38 8)  (912 360)  (912 360)  LC_4 Logic Functioning bit
 (39 8)  (913 360)  (913 360)  LC_4 Logic Functioning bit
 (45 8)  (919 360)  (919 360)  LC_4 Logic Functioning bit
 (13 9)  (887 361)  (887 361)  routing T_17_22.sp4_h_l_40 <X> T_17_22.sp4_h_r_8
 (17 9)  (891 361)  (891 361)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (31 9)  (905 361)  (905 361)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 361)  (910 361)  LC_4 Logic Functioning bit
 (37 9)  (911 361)  (911 361)  LC_4 Logic Functioning bit
 (38 9)  (912 361)  (912 361)  LC_4 Logic Functioning bit
 (39 9)  (913 361)  (913 361)  LC_4 Logic Functioning bit
 (45 9)  (919 361)  (919 361)  LC_4 Logic Functioning bit
 (10 10)  (884 362)  (884 362)  routing T_17_22.sp4_v_b_2 <X> T_17_22.sp4_h_l_42
 (32 10)  (906 362)  (906 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (40 10)  (914 362)  (914 362)  LC_5 Logic Functioning bit
 (41 10)  (915 362)  (915 362)  LC_5 Logic Functioning bit
 (42 10)  (916 362)  (916 362)  LC_5 Logic Functioning bit
 (43 10)  (917 362)  (917 362)  LC_5 Logic Functioning bit
 (45 10)  (919 362)  (919 362)  LC_5 Logic Functioning bit
 (3 11)  (877 363)  (877 363)  routing T_17_22.sp12_v_b_1 <X> T_17_22.sp12_h_l_22
 (31 11)  (905 363)  (905 363)  routing T_17_22.lc_trk_g0_2 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (40 11)  (914 363)  (914 363)  LC_5 Logic Functioning bit
 (41 11)  (915 363)  (915 363)  LC_5 Logic Functioning bit
 (42 11)  (916 363)  (916 363)  LC_5 Logic Functioning bit
 (43 11)  (917 363)  (917 363)  LC_5 Logic Functioning bit
 (45 11)  (919 363)  (919 363)  LC_5 Logic Functioning bit
 (12 12)  (886 364)  (886 364)  routing T_17_22.sp4_v_t_46 <X> T_17_22.sp4_h_r_11
 (25 12)  (899 364)  (899 364)  routing T_17_22.wire_logic_cluster/lc_2/out <X> T_17_22.lc_trk_g3_2
 (22 13)  (896 365)  (896 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (874 366)  (874 366)  routing T_17_22.glb_netwk_4 <X> T_17_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 366)  (875 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (886 366)  (886 366)  routing T_17_22.sp4_v_t_46 <X> T_17_22.sp4_h_l_46
 (21 14)  (895 366)  (895 366)  routing T_17_22.bnl_op_7 <X> T_17_22.lc_trk_g3_7
 (22 14)  (896 366)  (896 366)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (11 15)  (885 367)  (885 367)  routing T_17_22.sp4_v_t_46 <X> T_17_22.sp4_h_l_46
 (21 15)  (895 367)  (895 367)  routing T_17_22.bnl_op_7 <X> T_17_22.lc_trk_g3_7


LogicTile_18_22

 (17 0)  (945 352)  (945 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (954 352)  (954 352)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (29 0)  (957 352)  (957 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (36 0)  (964 352)  (964 352)  LC_0 Logic Functioning bit
 (38 0)  (966 352)  (966 352)  LC_0 Logic Functioning bit
 (41 0)  (969 352)  (969 352)  LC_0 Logic Functioning bit
 (43 0)  (971 352)  (971 352)  LC_0 Logic Functioning bit
 (45 0)  (973 352)  (973 352)  LC_0 Logic Functioning bit
 (8 1)  (936 353)  (936 353)  routing T_18_22.sp4_h_l_42 <X> T_18_22.sp4_v_b_1
 (9 1)  (937 353)  (937 353)  routing T_18_22.sp4_h_l_42 <X> T_18_22.sp4_v_b_1
 (10 1)  (938 353)  (938 353)  routing T_18_22.sp4_h_l_42 <X> T_18_22.sp4_v_b_1
 (26 1)  (954 353)  (954 353)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 353)  (956 353)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 353)  (957 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (45 1)  (973 353)  (973 353)  LC_0 Logic Functioning bit
 (1 2)  (929 354)  (929 354)  routing T_18_22.glb_netwk_5 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (2 2)  (930 354)  (930 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (936 354)  (936 354)  routing T_18_22.sp4_v_t_36 <X> T_18_22.sp4_h_l_36
 (9 2)  (937 354)  (937 354)  routing T_18_22.sp4_v_t_36 <X> T_18_22.sp4_h_l_36
 (0 3)  (928 355)  (928 355)  routing T_18_22.glb_netwk_5 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (12 3)  (940 355)  (940 355)  routing T_18_22.sp4_h_l_39 <X> T_18_22.sp4_v_t_39
 (14 4)  (942 356)  (942 356)  routing T_18_22.wire_logic_cluster/lc_0/out <X> T_18_22.lc_trk_g1_0
 (27 4)  (955 356)  (955 356)  routing T_18_22.lc_trk_g1_0 <X> T_18_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 356)  (957 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 356)  (960 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 356)  (961 356)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 356)  (962 356)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_2/in_3
 (41 4)  (969 356)  (969 356)  LC_2 Logic Functioning bit
 (43 4)  (971 356)  (971 356)  LC_2 Logic Functioning bit
 (45 4)  (973 356)  (973 356)  LC_2 Logic Functioning bit
 (12 5)  (940 357)  (940 357)  routing T_18_22.sp4_h_r_5 <X> T_18_22.sp4_v_b_5
 (17 5)  (945 357)  (945 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (954 357)  (954 357)  routing T_18_22.lc_trk_g2_2 <X> T_18_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 357)  (956 357)  routing T_18_22.lc_trk_g2_2 <X> T_18_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 357)  (957 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 357)  (959 357)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 357)  (964 357)  LC_2 Logic Functioning bit
 (38 5)  (966 357)  (966 357)  LC_2 Logic Functioning bit
 (40 5)  (968 357)  (968 357)  LC_2 Logic Functioning bit
 (42 5)  (970 357)  (970 357)  LC_2 Logic Functioning bit
 (45 5)  (973 357)  (973 357)  LC_2 Logic Functioning bit
 (9 6)  (937 358)  (937 358)  routing T_18_22.sp4_h_r_1 <X> T_18_22.sp4_h_l_41
 (10 6)  (938 358)  (938 358)  routing T_18_22.sp4_h_r_1 <X> T_18_22.sp4_h_l_41
 (21 6)  (949 358)  (949 358)  routing T_18_22.wire_logic_cluster/lc_7/out <X> T_18_22.lc_trk_g1_7
 (22 6)  (950 358)  (950 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (955 358)  (955 358)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 358)  (957 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 358)  (958 358)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 358)  (959 358)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 358)  (960 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 358)  (961 358)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 358)  (964 358)  LC_3 Logic Functioning bit
 (38 6)  (966 358)  (966 358)  LC_3 Logic Functioning bit
 (45 6)  (973 358)  (973 358)  LC_3 Logic Functioning bit
 (11 7)  (939 359)  (939 359)  routing T_18_22.sp4_h_r_9 <X> T_18_22.sp4_h_l_40
 (13 7)  (941 359)  (941 359)  routing T_18_22.sp4_h_r_9 <X> T_18_22.sp4_h_l_40
 (30 7)  (958 359)  (958 359)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 359)  (959 359)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 359)  (964 359)  LC_3 Logic Functioning bit
 (38 7)  (966 359)  (966 359)  LC_3 Logic Functioning bit
 (45 7)  (973 359)  (973 359)  LC_3 Logic Functioning bit
 (47 7)  (975 359)  (975 359)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (3 8)  (931 360)  (931 360)  routing T_18_22.sp12_h_r_1 <X> T_18_22.sp12_v_b_1
 (25 8)  (953 360)  (953 360)  routing T_18_22.sp4_h_r_34 <X> T_18_22.lc_trk_g2_2
 (3 9)  (931 361)  (931 361)  routing T_18_22.sp12_h_r_1 <X> T_18_22.sp12_v_b_1
 (22 9)  (950 361)  (950 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (951 361)  (951 361)  routing T_18_22.sp4_h_r_34 <X> T_18_22.lc_trk_g2_2
 (24 9)  (952 361)  (952 361)  routing T_18_22.sp4_h_r_34 <X> T_18_22.lc_trk_g2_2
 (14 10)  (942 362)  (942 362)  routing T_18_22.sp4_h_r_36 <X> T_18_22.lc_trk_g2_4
 (31 10)  (959 362)  (959 362)  routing T_18_22.lc_trk_g2_4 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 362)  (960 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 362)  (961 362)  routing T_18_22.lc_trk_g2_4 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (41 10)  (969 362)  (969 362)  LC_5 Logic Functioning bit
 (43 10)  (971 362)  (971 362)  LC_5 Logic Functioning bit
 (45 10)  (973 362)  (973 362)  LC_5 Logic Functioning bit
 (52 10)  (980 362)  (980 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (15 11)  (943 363)  (943 363)  routing T_18_22.sp4_h_r_36 <X> T_18_22.lc_trk_g2_4
 (16 11)  (944 363)  (944 363)  routing T_18_22.sp4_h_r_36 <X> T_18_22.lc_trk_g2_4
 (17 11)  (945 363)  (945 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (950 363)  (950 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (951 363)  (951 363)  routing T_18_22.sp4_h_r_30 <X> T_18_22.lc_trk_g2_6
 (24 11)  (952 363)  (952 363)  routing T_18_22.sp4_h_r_30 <X> T_18_22.lc_trk_g2_6
 (25 11)  (953 363)  (953 363)  routing T_18_22.sp4_h_r_30 <X> T_18_22.lc_trk_g2_6
 (27 11)  (955 363)  (955 363)  routing T_18_22.lc_trk_g3_0 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 363)  (956 363)  routing T_18_22.lc_trk_g3_0 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 363)  (957 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (40 11)  (968 363)  (968 363)  LC_5 Logic Functioning bit
 (42 11)  (970 363)  (970 363)  LC_5 Logic Functioning bit
 (45 11)  (973 363)  (973 363)  LC_5 Logic Functioning bit
 (47 11)  (975 363)  (975 363)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (8 13)  (936 365)  (936 365)  routing T_18_22.sp4_h_l_41 <X> T_18_22.sp4_v_b_10
 (9 13)  (937 365)  (937 365)  routing T_18_22.sp4_h_l_41 <X> T_18_22.sp4_v_b_10
 (10 13)  (938 365)  (938 365)  routing T_18_22.sp4_h_l_41 <X> T_18_22.sp4_v_b_10
 (17 13)  (945 365)  (945 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (950 365)  (950 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (928 366)  (928 366)  routing T_18_22.glb_netwk_4 <X> T_18_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 366)  (929 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (960 366)  (960 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 366)  (961 366)  routing T_18_22.lc_trk_g2_2 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 366)  (963 366)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.input_2_7
 (37 14)  (965 366)  (965 366)  LC_7 Logic Functioning bit
 (39 14)  (967 366)  (967 366)  LC_7 Logic Functioning bit
 (43 14)  (971 366)  (971 366)  LC_7 Logic Functioning bit
 (45 14)  (973 366)  (973 366)  LC_7 Logic Functioning bit
 (22 15)  (950 367)  (950 367)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (952 367)  (952 367)  routing T_18_22.tnl_op_6 <X> T_18_22.lc_trk_g3_6
 (25 15)  (953 367)  (953 367)  routing T_18_22.tnl_op_6 <X> T_18_22.lc_trk_g3_6
 (26 15)  (954 367)  (954 367)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 367)  (955 367)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 367)  (956 367)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 367)  (957 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 367)  (959 367)  routing T_18_22.lc_trk_g2_2 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 367)  (960 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (961 367)  (961 367)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.input_2_7
 (34 15)  (962 367)  (962 367)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.input_2_7
 (35 15)  (963 367)  (963 367)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.input_2_7
 (36 15)  (964 367)  (964 367)  LC_7 Logic Functioning bit
 (38 15)  (966 367)  (966 367)  LC_7 Logic Functioning bit
 (42 15)  (970 367)  (970 367)  LC_7 Logic Functioning bit
 (45 15)  (973 367)  (973 367)  LC_7 Logic Functioning bit


LogicTile_19_22

 (12 1)  (994 353)  (994 353)  routing T_19_22.sp4_h_r_2 <X> T_19_22.sp4_v_b_2
 (1 2)  (983 354)  (983 354)  routing T_19_22.glb_netwk_5 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (2 2)  (984 354)  (984 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (996 354)  (996 354)  routing T_19_22.wire_logic_cluster/lc_4/out <X> T_19_22.lc_trk_g0_4
 (0 3)  (982 355)  (982 355)  routing T_19_22.glb_netwk_5 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (6 3)  (988 355)  (988 355)  routing T_19_22.sp4_h_r_0 <X> T_19_22.sp4_h_l_37
 (17 3)  (999 355)  (999 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (10 4)  (992 356)  (992 356)  routing T_19_22.sp4_v_t_46 <X> T_19_22.sp4_h_r_4
 (15 5)  (997 357)  (997 357)  routing T_19_22.bot_op_0 <X> T_19_22.lc_trk_g1_0
 (17 5)  (999 357)  (999 357)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 6)  (1003 358)  (1003 358)  routing T_19_22.sp4_h_l_10 <X> T_19_22.lc_trk_g1_7
 (22 6)  (1004 358)  (1004 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1005 358)  (1005 358)  routing T_19_22.sp4_h_l_10 <X> T_19_22.lc_trk_g1_7
 (24 6)  (1006 358)  (1006 358)  routing T_19_22.sp4_h_l_10 <X> T_19_22.lc_trk_g1_7
 (21 7)  (1003 359)  (1003 359)  routing T_19_22.sp4_h_l_10 <X> T_19_22.lc_trk_g1_7
 (26 8)  (1008 360)  (1008 360)  routing T_19_22.lc_trk_g1_7 <X> T_19_22.wire_logic_cluster/lc_4/in_0
 (28 8)  (1010 360)  (1010 360)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 360)  (1011 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 360)  (1012 360)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 360)  (1014 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 360)  (1016 360)  routing T_19_22.lc_trk_g1_0 <X> T_19_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 360)  (1017 360)  routing T_19_22.lc_trk_g0_4 <X> T_19_22.input_2_4
 (40 8)  (1022 360)  (1022 360)  LC_4 Logic Functioning bit
 (41 8)  (1023 360)  (1023 360)  LC_4 Logic Functioning bit
 (42 8)  (1024 360)  (1024 360)  LC_4 Logic Functioning bit
 (43 8)  (1025 360)  (1025 360)  LC_4 Logic Functioning bit
 (45 8)  (1027 360)  (1027 360)  LC_4 Logic Functioning bit
 (46 8)  (1028 360)  (1028 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (1008 361)  (1008 361)  routing T_19_22.lc_trk_g1_7 <X> T_19_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 361)  (1009 361)  routing T_19_22.lc_trk_g1_7 <X> T_19_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 361)  (1011 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (1014 361)  (1014 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (1019 361)  (1019 361)  LC_4 Logic Functioning bit
 (40 9)  (1022 361)  (1022 361)  LC_4 Logic Functioning bit
 (41 9)  (1023 361)  (1023 361)  LC_4 Logic Functioning bit
 (42 9)  (1024 361)  (1024 361)  LC_4 Logic Functioning bit
 (43 9)  (1025 361)  (1025 361)  LC_4 Logic Functioning bit
 (45 9)  (1027 361)  (1027 361)  LC_4 Logic Functioning bit
 (51 9)  (1033 361)  (1033 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (3 10)  (985 362)  (985 362)  routing T_19_22.sp12_h_r_1 <X> T_19_22.sp12_h_l_22
 (16 10)  (998 362)  (998 362)  routing T_19_22.sp4_v_b_37 <X> T_19_22.lc_trk_g2_5
 (17 10)  (999 362)  (999 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1000 362)  (1000 362)  routing T_19_22.sp4_v_b_37 <X> T_19_22.lc_trk_g2_5
 (3 11)  (985 363)  (985 363)  routing T_19_22.sp12_h_r_1 <X> T_19_22.sp12_h_l_22
 (18 11)  (1000 363)  (1000 363)  routing T_19_22.sp4_v_b_37 <X> T_19_22.lc_trk_g2_5
 (0 14)  (982 366)  (982 366)  routing T_19_22.glb_netwk_6 <X> T_19_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 366)  (983 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (982 367)  (982 367)  routing T_19_22.glb_netwk_6 <X> T_19_22.wire_logic_cluster/lc_7/s_r


LogicTile_20_22

 (17 0)  (1053 352)  (1053 352)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (1054 352)  (1054 352)  routing T_20_22.bnr_op_1 <X> T_20_22.lc_trk_g0_1
 (25 0)  (1061 352)  (1061 352)  routing T_20_22.sp4_v_b_2 <X> T_20_22.lc_trk_g0_2
 (18 1)  (1054 353)  (1054 353)  routing T_20_22.bnr_op_1 <X> T_20_22.lc_trk_g0_1
 (22 1)  (1058 353)  (1058 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1059 353)  (1059 353)  routing T_20_22.sp4_v_b_2 <X> T_20_22.lc_trk_g0_2
 (1 2)  (1037 354)  (1037 354)  routing T_20_22.glb_netwk_5 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 354)  (1038 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (1048 354)  (1048 354)  routing T_20_22.sp4_v_t_45 <X> T_20_22.sp4_h_l_39
 (21 2)  (1057 354)  (1057 354)  routing T_20_22.sp4_h_l_2 <X> T_20_22.lc_trk_g0_7
 (22 2)  (1058 354)  (1058 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1059 354)  (1059 354)  routing T_20_22.sp4_h_l_2 <X> T_20_22.lc_trk_g0_7
 (24 2)  (1060 354)  (1060 354)  routing T_20_22.sp4_h_l_2 <X> T_20_22.lc_trk_g0_7
 (25 2)  (1061 354)  (1061 354)  routing T_20_22.bnr_op_6 <X> T_20_22.lc_trk_g0_6
 (0 3)  (1036 355)  (1036 355)  routing T_20_22.glb_netwk_5 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (11 3)  (1047 355)  (1047 355)  routing T_20_22.sp4_v_t_45 <X> T_20_22.sp4_h_l_39
 (13 3)  (1049 355)  (1049 355)  routing T_20_22.sp4_v_t_45 <X> T_20_22.sp4_h_l_39
 (22 3)  (1058 355)  (1058 355)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (1061 355)  (1061 355)  routing T_20_22.bnr_op_6 <X> T_20_22.lc_trk_g0_6
 (1 4)  (1037 356)  (1037 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (1050 356)  (1050 356)  routing T_20_22.sp4_v_b_8 <X> T_20_22.lc_trk_g1_0
 (22 4)  (1058 356)  (1058 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (1062 356)  (1062 356)  routing T_20_22.lc_trk_g0_6 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (1065 356)  (1065 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 356)  (1067 356)  routing T_20_22.lc_trk_g0_7 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 356)  (1068 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (40 4)  (1076 356)  (1076 356)  LC_2 Logic Functioning bit
 (42 4)  (1078 356)  (1078 356)  LC_2 Logic Functioning bit
 (53 4)  (1089 356)  (1089 356)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (1036 357)  (1036 357)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 357)  (1037 357)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_7/cen
 (14 5)  (1050 357)  (1050 357)  routing T_20_22.sp4_v_b_8 <X> T_20_22.lc_trk_g1_0
 (16 5)  (1052 357)  (1052 357)  routing T_20_22.sp4_v_b_8 <X> T_20_22.lc_trk_g1_0
 (17 5)  (1053 357)  (1053 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (21 5)  (1057 357)  (1057 357)  routing T_20_22.sp4_r_v_b_27 <X> T_20_22.lc_trk_g1_3
 (26 5)  (1062 357)  (1062 357)  routing T_20_22.lc_trk_g0_6 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 357)  (1065 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 357)  (1067 357)  routing T_20_22.lc_trk_g0_7 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (46 5)  (1082 357)  (1082 357)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (21 6)  (1057 358)  (1057 358)  routing T_20_22.sp4_h_l_10 <X> T_20_22.lc_trk_g1_7
 (22 6)  (1058 358)  (1058 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1059 358)  (1059 358)  routing T_20_22.sp4_h_l_10 <X> T_20_22.lc_trk_g1_7
 (24 6)  (1060 358)  (1060 358)  routing T_20_22.sp4_h_l_10 <X> T_20_22.lc_trk_g1_7
 (29 6)  (1065 358)  (1065 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 358)  (1066 358)  routing T_20_22.lc_trk_g0_6 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 358)  (1067 358)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 358)  (1068 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 358)  (1070 358)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (40 6)  (1076 358)  (1076 358)  LC_3 Logic Functioning bit
 (42 6)  (1078 358)  (1078 358)  LC_3 Logic Functioning bit
 (21 7)  (1057 359)  (1057 359)  routing T_20_22.sp4_h_l_10 <X> T_20_22.lc_trk_g1_7
 (30 7)  (1066 359)  (1066 359)  routing T_20_22.lc_trk_g0_6 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 359)  (1067 359)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (40 7)  (1076 359)  (1076 359)  LC_3 Logic Functioning bit
 (42 7)  (1078 359)  (1078 359)  LC_3 Logic Functioning bit
 (29 8)  (1065 360)  (1065 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 360)  (1066 360)  routing T_20_22.lc_trk_g0_7 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 360)  (1067 360)  routing T_20_22.lc_trk_g2_5 <X> T_20_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 360)  (1068 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 360)  (1069 360)  routing T_20_22.lc_trk_g2_5 <X> T_20_22.wire_logic_cluster/lc_4/in_3
 (41 8)  (1077 360)  (1077 360)  LC_4 Logic Functioning bit
 (43 8)  (1079 360)  (1079 360)  LC_4 Logic Functioning bit
 (5 9)  (1041 361)  (1041 361)  routing T_20_22.sp4_h_r_6 <X> T_20_22.sp4_v_b_6
 (30 9)  (1066 361)  (1066 361)  routing T_20_22.lc_trk_g0_7 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (41 9)  (1077 361)  (1077 361)  LC_4 Logic Functioning bit
 (43 9)  (1079 361)  (1079 361)  LC_4 Logic Functioning bit
 (5 10)  (1041 362)  (1041 362)  routing T_20_22.sp4_v_t_37 <X> T_20_22.sp4_h_l_43
 (15 10)  (1051 362)  (1051 362)  routing T_20_22.rgt_op_5 <X> T_20_22.lc_trk_g2_5
 (17 10)  (1053 362)  (1053 362)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1054 362)  (1054 362)  routing T_20_22.rgt_op_5 <X> T_20_22.lc_trk_g2_5
 (32 10)  (1068 362)  (1068 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 362)  (1069 362)  routing T_20_22.lc_trk_g3_1 <X> T_20_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 362)  (1070 362)  routing T_20_22.lc_trk_g3_1 <X> T_20_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 362)  (1072 362)  LC_5 Logic Functioning bit
 (38 10)  (1074 362)  (1074 362)  LC_5 Logic Functioning bit
 (47 10)  (1083 362)  (1083 362)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (53 10)  (1089 362)  (1089 362)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (4 11)  (1040 363)  (1040 363)  routing T_20_22.sp4_v_t_37 <X> T_20_22.sp4_h_l_43
 (6 11)  (1042 363)  (1042 363)  routing T_20_22.sp4_v_t_37 <X> T_20_22.sp4_h_l_43
 (29 11)  (1065 363)  (1065 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (1073 363)  (1073 363)  LC_5 Logic Functioning bit
 (39 11)  (1075 363)  (1075 363)  LC_5 Logic Functioning bit
 (15 12)  (1051 364)  (1051 364)  routing T_20_22.sp4_h_r_25 <X> T_20_22.lc_trk_g3_1
 (16 12)  (1052 364)  (1052 364)  routing T_20_22.sp4_h_r_25 <X> T_20_22.lc_trk_g3_1
 (17 12)  (1053 364)  (1053 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (19 12)  (1055 364)  (1055 364)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (32 12)  (1068 364)  (1068 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 364)  (1070 364)  routing T_20_22.lc_trk_g1_0 <X> T_20_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 364)  (1072 364)  LC_6 Logic Functioning bit
 (37 12)  (1073 364)  (1073 364)  LC_6 Logic Functioning bit
 (38 12)  (1074 364)  (1074 364)  LC_6 Logic Functioning bit
 (39 12)  (1075 364)  (1075 364)  LC_6 Logic Functioning bit
 (45 12)  (1081 364)  (1081 364)  LC_6 Logic Functioning bit
 (52 12)  (1088 364)  (1088 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (1054 365)  (1054 365)  routing T_20_22.sp4_h_r_25 <X> T_20_22.lc_trk_g3_1
 (36 13)  (1072 365)  (1072 365)  LC_6 Logic Functioning bit
 (37 13)  (1073 365)  (1073 365)  LC_6 Logic Functioning bit
 (38 13)  (1074 365)  (1074 365)  LC_6 Logic Functioning bit
 (39 13)  (1075 365)  (1075 365)  LC_6 Logic Functioning bit
 (45 13)  (1081 365)  (1081 365)  LC_6 Logic Functioning bit
 (0 14)  (1036 366)  (1036 366)  routing T_20_22.glb_netwk_6 <X> T_20_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 366)  (1037 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (32 14)  (1068 366)  (1068 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 366)  (1072 366)  LC_7 Logic Functioning bit
 (37 14)  (1073 366)  (1073 366)  LC_7 Logic Functioning bit
 (38 14)  (1074 366)  (1074 366)  LC_7 Logic Functioning bit
 (39 14)  (1075 366)  (1075 366)  LC_7 Logic Functioning bit
 (45 14)  (1081 366)  (1081 366)  LC_7 Logic Functioning bit
 (48 14)  (1084 366)  (1084 366)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (0 15)  (1036 367)  (1036 367)  routing T_20_22.glb_netwk_6 <X> T_20_22.wire_logic_cluster/lc_7/s_r
 (8 15)  (1044 367)  (1044 367)  routing T_20_22.sp4_h_l_47 <X> T_20_22.sp4_v_t_47
 (31 15)  (1067 367)  (1067 367)  routing T_20_22.lc_trk_g0_2 <X> T_20_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 367)  (1072 367)  LC_7 Logic Functioning bit
 (37 15)  (1073 367)  (1073 367)  LC_7 Logic Functioning bit
 (38 15)  (1074 367)  (1074 367)  LC_7 Logic Functioning bit
 (39 15)  (1075 367)  (1075 367)  LC_7 Logic Functioning bit
 (45 15)  (1081 367)  (1081 367)  LC_7 Logic Functioning bit


LogicTile_21_22

 (11 0)  (1101 352)  (1101 352)  routing T_21_22.sp4_h_l_45 <X> T_21_22.sp4_v_b_2
 (13 0)  (1103 352)  (1103 352)  routing T_21_22.sp4_h_l_45 <X> T_21_22.sp4_v_b_2
 (25 0)  (1115 352)  (1115 352)  routing T_21_22.wire_logic_cluster/lc_2/out <X> T_21_22.lc_trk_g0_2
 (28 0)  (1118 352)  (1118 352)  routing T_21_22.lc_trk_g2_1 <X> T_21_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 352)  (1119 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 352)  (1122 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 352)  (1124 352)  routing T_21_22.lc_trk_g1_2 <X> T_21_22.wire_logic_cluster/lc_0/in_3
 (12 1)  (1102 353)  (1102 353)  routing T_21_22.sp4_h_l_45 <X> T_21_22.sp4_v_b_2
 (22 1)  (1112 353)  (1112 353)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (1117 353)  (1117 353)  routing T_21_22.lc_trk_g1_1 <X> T_21_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 353)  (1119 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 353)  (1121 353)  routing T_21_22.lc_trk_g1_2 <X> T_21_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 353)  (1122 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1124 353)  (1124 353)  routing T_21_22.lc_trk_g1_3 <X> T_21_22.input_2_0
 (35 1)  (1125 353)  (1125 353)  routing T_21_22.lc_trk_g1_3 <X> T_21_22.input_2_0
 (38 1)  (1128 353)  (1128 353)  LC_0 Logic Functioning bit
 (39 1)  (1129 353)  (1129 353)  LC_0 Logic Functioning bit
 (51 1)  (1141 353)  (1141 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (27 2)  (1117 354)  (1117 354)  routing T_21_22.lc_trk_g1_1 <X> T_21_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 354)  (1119 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 354)  (1122 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (46 2)  (1136 354)  (1136 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (1137 354)  (1137 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (1141 354)  (1141 354)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (53 2)  (1143 354)  (1143 354)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (27 3)  (1117 355)  (1117 355)  routing T_21_22.lc_trk_g1_0 <X> T_21_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 355)  (1119 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 355)  (1121 355)  routing T_21_22.lc_trk_g0_2 <X> T_21_22.wire_logic_cluster/lc_1/in_3
 (37 3)  (1127 355)  (1127 355)  LC_1 Logic Functioning bit
 (39 3)  (1129 355)  (1129 355)  LC_1 Logic Functioning bit
 (15 4)  (1105 356)  (1105 356)  routing T_21_22.top_op_1 <X> T_21_22.lc_trk_g1_1
 (17 4)  (1107 356)  (1107 356)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (1112 356)  (1112 356)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1114 356)  (1114 356)  routing T_21_22.top_op_3 <X> T_21_22.lc_trk_g1_3
 (28 4)  (1118 356)  (1118 356)  routing T_21_22.lc_trk_g2_1 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 356)  (1119 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 356)  (1122 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 356)  (1124 356)  routing T_21_22.lc_trk_g1_2 <X> T_21_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (1127 356)  (1127 356)  LC_2 Logic Functioning bit
 (39 4)  (1129 356)  (1129 356)  LC_2 Logic Functioning bit
 (14 5)  (1104 357)  (1104 357)  routing T_21_22.top_op_0 <X> T_21_22.lc_trk_g1_0
 (15 5)  (1105 357)  (1105 357)  routing T_21_22.top_op_0 <X> T_21_22.lc_trk_g1_0
 (17 5)  (1107 357)  (1107 357)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (1108 357)  (1108 357)  routing T_21_22.top_op_1 <X> T_21_22.lc_trk_g1_1
 (21 5)  (1111 357)  (1111 357)  routing T_21_22.top_op_3 <X> T_21_22.lc_trk_g1_3
 (22 5)  (1112 357)  (1112 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1113 357)  (1113 357)  routing T_21_22.sp4_v_b_18 <X> T_21_22.lc_trk_g1_2
 (24 5)  (1114 357)  (1114 357)  routing T_21_22.sp4_v_b_18 <X> T_21_22.lc_trk_g1_2
 (26 5)  (1116 357)  (1116 357)  routing T_21_22.lc_trk_g1_3 <X> T_21_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 357)  (1117 357)  routing T_21_22.lc_trk_g1_3 <X> T_21_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 357)  (1119 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 357)  (1121 357)  routing T_21_22.lc_trk_g1_2 <X> T_21_22.wire_logic_cluster/lc_2/in_3
 (14 6)  (1104 358)  (1104 358)  routing T_21_22.sp4_v_b_4 <X> T_21_22.lc_trk_g1_4
 (28 6)  (1118 358)  (1118 358)  routing T_21_22.lc_trk_g2_0 <X> T_21_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 358)  (1119 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 358)  (1122 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 358)  (1124 358)  routing T_21_22.lc_trk_g1_1 <X> T_21_22.wire_logic_cluster/lc_3/in_3
 (50 6)  (1140 358)  (1140 358)  Cascade bit: LH_LC03_inmux02_5

 (16 7)  (1106 359)  (1106 359)  routing T_21_22.sp4_v_b_4 <X> T_21_22.lc_trk_g1_4
 (17 7)  (1107 359)  (1107 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (27 7)  (1117 359)  (1117 359)  routing T_21_22.lc_trk_g1_0 <X> T_21_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 359)  (1119 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (42 7)  (1132 359)  (1132 359)  LC_3 Logic Functioning bit
 (52 7)  (1142 359)  (1142 359)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (14 8)  (1104 360)  (1104 360)  routing T_21_22.sp4_h_l_21 <X> T_21_22.lc_trk_g2_0
 (16 8)  (1106 360)  (1106 360)  routing T_21_22.sp4_v_b_33 <X> T_21_22.lc_trk_g2_1
 (17 8)  (1107 360)  (1107 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1108 360)  (1108 360)  routing T_21_22.sp4_v_b_33 <X> T_21_22.lc_trk_g2_1
 (26 8)  (1116 360)  (1116 360)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (1117 360)  (1117 360)  routing T_21_22.lc_trk_g1_4 <X> T_21_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 360)  (1119 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 360)  (1120 360)  routing T_21_22.lc_trk_g1_4 <X> T_21_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 360)  (1122 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 360)  (1124 360)  routing T_21_22.lc_trk_g1_0 <X> T_21_22.wire_logic_cluster/lc_4/in_3
 (41 8)  (1131 360)  (1131 360)  LC_4 Logic Functioning bit
 (43 8)  (1133 360)  (1133 360)  LC_4 Logic Functioning bit
 (15 9)  (1105 361)  (1105 361)  routing T_21_22.sp4_h_l_21 <X> T_21_22.lc_trk_g2_0
 (16 9)  (1106 361)  (1106 361)  routing T_21_22.sp4_h_l_21 <X> T_21_22.lc_trk_g2_0
 (17 9)  (1107 361)  (1107 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (1108 361)  (1108 361)  routing T_21_22.sp4_v_b_33 <X> T_21_22.lc_trk_g2_1
 (26 9)  (1116 361)  (1116 361)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 361)  (1117 361)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 361)  (1118 361)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 361)  (1119 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (1127 361)  (1127 361)  LC_4 Logic Functioning bit
 (39 9)  (1129 361)  (1129 361)  LC_4 Logic Functioning bit
 (40 9)  (1130 361)  (1130 361)  LC_4 Logic Functioning bit
 (42 9)  (1132 361)  (1132 361)  LC_4 Logic Functioning bit
 (47 9)  (1137 361)  (1137 361)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (51 9)  (1141 361)  (1141 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (27 10)  (1117 362)  (1117 362)  routing T_21_22.lc_trk_g1_3 <X> T_21_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 362)  (1119 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 362)  (1122 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 362)  (1124 362)  routing T_21_22.lc_trk_g1_1 <X> T_21_22.wire_logic_cluster/lc_5/in_3
 (53 10)  (1143 362)  (1143 362)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (26 11)  (1116 363)  (1116 363)  routing T_21_22.lc_trk_g1_2 <X> T_21_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 363)  (1117 363)  routing T_21_22.lc_trk_g1_2 <X> T_21_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 363)  (1119 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 363)  (1120 363)  routing T_21_22.lc_trk_g1_3 <X> T_21_22.wire_logic_cluster/lc_5/in_1
 (32 11)  (1122 363)  (1122 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (1123 363)  (1123 363)  routing T_21_22.lc_trk_g2_1 <X> T_21_22.input_2_5
 (39 11)  (1129 363)  (1129 363)  LC_5 Logic Functioning bit
 (48 11)  (1138 363)  (1138 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (21 14)  (1111 366)  (1111 366)  routing T_21_22.rgt_op_7 <X> T_21_22.lc_trk_g3_7
 (22 14)  (1112 366)  (1112 366)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1114 366)  (1114 366)  routing T_21_22.rgt_op_7 <X> T_21_22.lc_trk_g3_7
 (27 14)  (1117 366)  (1117 366)  routing T_21_22.lc_trk_g1_3 <X> T_21_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 366)  (1119 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 366)  (1122 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 366)  (1124 366)  routing T_21_22.lc_trk_g1_1 <X> T_21_22.wire_logic_cluster/lc_7/in_3
 (47 14)  (1137 366)  (1137 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (1141 366)  (1141 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (1116 367)  (1116 367)  routing T_21_22.lc_trk_g1_2 <X> T_21_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 367)  (1117 367)  routing T_21_22.lc_trk_g1_2 <X> T_21_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 367)  (1119 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 367)  (1120 367)  routing T_21_22.lc_trk_g1_3 <X> T_21_22.wire_logic_cluster/lc_7/in_1
 (40 15)  (1130 367)  (1130 367)  LC_7 Logic Functioning bit
 (42 15)  (1132 367)  (1132 367)  LC_7 Logic Functioning bit


LogicTile_22_22

 (21 0)  (1165 352)  (1165 352)  routing T_22_22.wire_logic_cluster/lc_3/out <X> T_22_22.lc_trk_g0_3
 (22 0)  (1166 352)  (1166 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (1171 352)  (1171 352)  routing T_22_22.lc_trk_g3_2 <X> T_22_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 352)  (1172 352)  routing T_22_22.lc_trk_g3_2 <X> T_22_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 352)  (1173 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 352)  (1175 352)  routing T_22_22.lc_trk_g0_5 <X> T_22_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 352)  (1176 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (48 0)  (1192 352)  (1192 352)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (3 1)  (1147 353)  (1147 353)  routing T_22_22.sp12_h_l_23 <X> T_22_22.sp12_v_b_0
 (27 1)  (1171 353)  (1171 353)  routing T_22_22.lc_trk_g3_1 <X> T_22_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 353)  (1172 353)  routing T_22_22.lc_trk_g3_1 <X> T_22_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 353)  (1173 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 353)  (1174 353)  routing T_22_22.lc_trk_g3_2 <X> T_22_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (1176 353)  (1176 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1177 353)  (1177 353)  routing T_22_22.lc_trk_g3_3 <X> T_22_22.input_2_0
 (34 1)  (1178 353)  (1178 353)  routing T_22_22.lc_trk_g3_3 <X> T_22_22.input_2_0
 (35 1)  (1179 353)  (1179 353)  routing T_22_22.lc_trk_g3_3 <X> T_22_22.input_2_0
 (38 1)  (1182 353)  (1182 353)  LC_0 Logic Functioning bit
 (53 1)  (1197 353)  (1197 353)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (1145 354)  (1145 354)  routing T_22_22.glb_netwk_5 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 354)  (1146 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (1152 354)  (1152 354)  routing T_22_22.sp4_v_t_36 <X> T_22_22.sp4_h_l_36
 (9 2)  (1153 354)  (1153 354)  routing T_22_22.sp4_v_t_36 <X> T_22_22.sp4_h_l_36
 (15 2)  (1159 354)  (1159 354)  routing T_22_22.sp4_v_b_21 <X> T_22_22.lc_trk_g0_5
 (16 2)  (1160 354)  (1160 354)  routing T_22_22.sp4_v_b_21 <X> T_22_22.lc_trk_g0_5
 (17 2)  (1161 354)  (1161 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (32 2)  (1176 354)  (1176 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 354)  (1177 354)  routing T_22_22.lc_trk_g2_0 <X> T_22_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 354)  (1180 354)  LC_1 Logic Functioning bit
 (37 2)  (1181 354)  (1181 354)  LC_1 Logic Functioning bit
 (38 2)  (1182 354)  (1182 354)  LC_1 Logic Functioning bit
 (39 2)  (1183 354)  (1183 354)  LC_1 Logic Functioning bit
 (45 2)  (1189 354)  (1189 354)  LC_1 Logic Functioning bit
 (0 3)  (1144 355)  (1144 355)  routing T_22_22.glb_netwk_5 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (36 3)  (1180 355)  (1180 355)  LC_1 Logic Functioning bit
 (37 3)  (1181 355)  (1181 355)  LC_1 Logic Functioning bit
 (38 3)  (1182 355)  (1182 355)  LC_1 Logic Functioning bit
 (39 3)  (1183 355)  (1183 355)  LC_1 Logic Functioning bit
 (22 4)  (1166 356)  (1166 356)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1168 356)  (1168 356)  routing T_22_22.bot_op_3 <X> T_22_22.lc_trk_g1_3
 (32 4)  (1176 356)  (1176 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 356)  (1180 356)  LC_2 Logic Functioning bit
 (37 4)  (1181 356)  (1181 356)  LC_2 Logic Functioning bit
 (38 4)  (1182 356)  (1182 356)  LC_2 Logic Functioning bit
 (39 4)  (1183 356)  (1183 356)  LC_2 Logic Functioning bit
 (45 4)  (1189 356)  (1189 356)  LC_2 Logic Functioning bit
 (46 4)  (1190 356)  (1190 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (31 5)  (1175 357)  (1175 357)  routing T_22_22.lc_trk_g0_3 <X> T_22_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (1180 357)  (1180 357)  LC_2 Logic Functioning bit
 (37 5)  (1181 357)  (1181 357)  LC_2 Logic Functioning bit
 (38 5)  (1182 357)  (1182 357)  LC_2 Logic Functioning bit
 (39 5)  (1183 357)  (1183 357)  LC_2 Logic Functioning bit
 (48 5)  (1192 357)  (1192 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (31 6)  (1175 358)  (1175 358)  routing T_22_22.lc_trk_g2_6 <X> T_22_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 358)  (1176 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 358)  (1177 358)  routing T_22_22.lc_trk_g2_6 <X> T_22_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 358)  (1180 358)  LC_3 Logic Functioning bit
 (37 6)  (1181 358)  (1181 358)  LC_3 Logic Functioning bit
 (38 6)  (1182 358)  (1182 358)  LC_3 Logic Functioning bit
 (39 6)  (1183 358)  (1183 358)  LC_3 Logic Functioning bit
 (45 6)  (1189 358)  (1189 358)  LC_3 Logic Functioning bit
 (31 7)  (1175 359)  (1175 359)  routing T_22_22.lc_trk_g2_6 <X> T_22_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (1180 359)  (1180 359)  LC_3 Logic Functioning bit
 (37 7)  (1181 359)  (1181 359)  LC_3 Logic Functioning bit
 (38 7)  (1182 359)  (1182 359)  LC_3 Logic Functioning bit
 (39 7)  (1183 359)  (1183 359)  LC_3 Logic Functioning bit
 (15 8)  (1159 360)  (1159 360)  routing T_22_22.sp4_h_r_41 <X> T_22_22.lc_trk_g2_1
 (16 8)  (1160 360)  (1160 360)  routing T_22_22.sp4_h_r_41 <X> T_22_22.lc_trk_g2_1
 (17 8)  (1161 360)  (1161 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1162 360)  (1162 360)  routing T_22_22.sp4_h_r_41 <X> T_22_22.lc_trk_g2_1
 (28 8)  (1172 360)  (1172 360)  routing T_22_22.lc_trk_g2_5 <X> T_22_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 360)  (1173 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 360)  (1174 360)  routing T_22_22.lc_trk_g2_5 <X> T_22_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 360)  (1175 360)  routing T_22_22.lc_trk_g3_4 <X> T_22_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 360)  (1176 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 360)  (1177 360)  routing T_22_22.lc_trk_g3_4 <X> T_22_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 360)  (1178 360)  routing T_22_22.lc_trk_g3_4 <X> T_22_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (1181 360)  (1181 360)  LC_4 Logic Functioning bit
 (39 8)  (1183 360)  (1183 360)  LC_4 Logic Functioning bit
 (15 9)  (1159 361)  (1159 361)  routing T_22_22.tnr_op_0 <X> T_22_22.lc_trk_g2_0
 (17 9)  (1161 361)  (1161 361)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (18 9)  (1162 361)  (1162 361)  routing T_22_22.sp4_h_r_41 <X> T_22_22.lc_trk_g2_1
 (37 9)  (1181 361)  (1181 361)  LC_4 Logic Functioning bit
 (39 9)  (1183 361)  (1183 361)  LC_4 Logic Functioning bit
 (17 10)  (1161 362)  (1161 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1162 362)  (1162 362)  routing T_22_22.wire_logic_cluster/lc_5/out <X> T_22_22.lc_trk_g2_5
 (25 10)  (1169 362)  (1169 362)  routing T_22_22.wire_logic_cluster/lc_6/out <X> T_22_22.lc_trk_g2_6
 (32 10)  (1176 362)  (1176 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 362)  (1178 362)  routing T_22_22.lc_trk_g1_3 <X> T_22_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 362)  (1180 362)  LC_5 Logic Functioning bit
 (37 10)  (1181 362)  (1181 362)  LC_5 Logic Functioning bit
 (38 10)  (1182 362)  (1182 362)  LC_5 Logic Functioning bit
 (39 10)  (1183 362)  (1183 362)  LC_5 Logic Functioning bit
 (45 10)  (1189 362)  (1189 362)  LC_5 Logic Functioning bit
 (51 10)  (1195 362)  (1195 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (1166 363)  (1166 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (1175 363)  (1175 363)  routing T_22_22.lc_trk_g1_3 <X> T_22_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 363)  (1180 363)  LC_5 Logic Functioning bit
 (37 11)  (1181 363)  (1181 363)  LC_5 Logic Functioning bit
 (38 11)  (1182 363)  (1182 363)  LC_5 Logic Functioning bit
 (39 11)  (1183 363)  (1183 363)  LC_5 Logic Functioning bit
 (47 11)  (1191 363)  (1191 363)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (48 11)  (1192 363)  (1192 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (1195 363)  (1195 363)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (1159 364)  (1159 364)  routing T_22_22.tnl_op_1 <X> T_22_22.lc_trk_g3_1
 (17 12)  (1161 364)  (1161 364)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (1166 364)  (1166 364)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1168 364)  (1168 364)  routing T_22_22.tnl_op_3 <X> T_22_22.lc_trk_g3_3
 (32 12)  (1176 364)  (1176 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 364)  (1177 364)  routing T_22_22.lc_trk_g2_1 <X> T_22_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 364)  (1180 364)  LC_6 Logic Functioning bit
 (37 12)  (1181 364)  (1181 364)  LC_6 Logic Functioning bit
 (38 12)  (1182 364)  (1182 364)  LC_6 Logic Functioning bit
 (39 12)  (1183 364)  (1183 364)  LC_6 Logic Functioning bit
 (45 12)  (1189 364)  (1189 364)  LC_6 Logic Functioning bit
 (18 13)  (1162 365)  (1162 365)  routing T_22_22.tnl_op_1 <X> T_22_22.lc_trk_g3_1
 (21 13)  (1165 365)  (1165 365)  routing T_22_22.tnl_op_3 <X> T_22_22.lc_trk_g3_3
 (22 13)  (1166 365)  (1166 365)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1168 365)  (1168 365)  routing T_22_22.tnl_op_2 <X> T_22_22.lc_trk_g3_2
 (25 13)  (1169 365)  (1169 365)  routing T_22_22.tnl_op_2 <X> T_22_22.lc_trk_g3_2
 (36 13)  (1180 365)  (1180 365)  LC_6 Logic Functioning bit
 (37 13)  (1181 365)  (1181 365)  LC_6 Logic Functioning bit
 (38 13)  (1182 365)  (1182 365)  LC_6 Logic Functioning bit
 (39 13)  (1183 365)  (1183 365)  LC_6 Logic Functioning bit
 (5 14)  (1149 366)  (1149 366)  routing T_22_22.sp4_v_t_44 <X> T_22_22.sp4_h_l_44
 (9 14)  (1153 366)  (1153 366)  routing T_22_22.sp4_h_r_7 <X> T_22_22.sp4_h_l_47
 (10 14)  (1154 366)  (1154 366)  routing T_22_22.sp4_h_r_7 <X> T_22_22.sp4_h_l_47
 (14 14)  (1158 366)  (1158 366)  routing T_22_22.bnl_op_4 <X> T_22_22.lc_trk_g3_4
 (26 14)  (1170 366)  (1170 366)  routing T_22_22.lc_trk_g0_5 <X> T_22_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (1171 366)  (1171 366)  routing T_22_22.lc_trk_g3_1 <X> T_22_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (1172 366)  (1172 366)  routing T_22_22.lc_trk_g3_1 <X> T_22_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 366)  (1173 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 366)  (1176 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 366)  (1177 366)  routing T_22_22.lc_trk_g3_3 <X> T_22_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 366)  (1178 366)  routing T_22_22.lc_trk_g3_3 <X> T_22_22.wire_logic_cluster/lc_7/in_3
 (46 14)  (1190 366)  (1190 366)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (6 15)  (1150 367)  (1150 367)  routing T_22_22.sp4_v_t_44 <X> T_22_22.sp4_h_l_44
 (14 15)  (1158 367)  (1158 367)  routing T_22_22.bnl_op_4 <X> T_22_22.lc_trk_g3_4
 (17 15)  (1161 367)  (1161 367)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (29 15)  (1173 367)  (1173 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 367)  (1175 367)  routing T_22_22.lc_trk_g3_3 <X> T_22_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (1176 367)  (1176 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (1177 367)  (1177 367)  routing T_22_22.lc_trk_g3_2 <X> T_22_22.input_2_7
 (34 15)  (1178 367)  (1178 367)  routing T_22_22.lc_trk_g3_2 <X> T_22_22.input_2_7
 (35 15)  (1179 367)  (1179 367)  routing T_22_22.lc_trk_g3_2 <X> T_22_22.input_2_7
 (40 15)  (1184 367)  (1184 367)  LC_7 Logic Functioning bit


LogicTile_23_22

 (4 0)  (1202 352)  (1202 352)  routing T_23_22.sp4_v_t_41 <X> T_23_22.sp4_v_b_0
 (6 0)  (1204 352)  (1204 352)  routing T_23_22.sp4_v_t_41 <X> T_23_22.sp4_v_b_0
 (14 0)  (1212 352)  (1212 352)  routing T_23_22.sp4_v_b_8 <X> T_23_22.lc_trk_g0_0
 (17 0)  (1215 352)  (1215 352)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (1216 352)  (1216 352)  routing T_23_22.bnr_op_1 <X> T_23_22.lc_trk_g0_1
 (21 0)  (1219 352)  (1219 352)  routing T_23_22.sp4_v_b_11 <X> T_23_22.lc_trk_g0_3
 (22 0)  (1220 352)  (1220 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1221 352)  (1221 352)  routing T_23_22.sp4_v_b_11 <X> T_23_22.lc_trk_g0_3
 (29 0)  (1227 352)  (1227 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 352)  (1229 352)  routing T_23_22.lc_trk_g0_5 <X> T_23_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 352)  (1230 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (38 0)  (1236 352)  (1236 352)  LC_0 Logic Functioning bit
 (41 0)  (1239 352)  (1239 352)  LC_0 Logic Functioning bit
 (8 1)  (1206 353)  (1206 353)  routing T_23_22.sp4_h_l_42 <X> T_23_22.sp4_v_b_1
 (9 1)  (1207 353)  (1207 353)  routing T_23_22.sp4_h_l_42 <X> T_23_22.sp4_v_b_1
 (10 1)  (1208 353)  (1208 353)  routing T_23_22.sp4_h_l_42 <X> T_23_22.sp4_v_b_1
 (14 1)  (1212 353)  (1212 353)  routing T_23_22.sp4_v_b_8 <X> T_23_22.lc_trk_g0_0
 (16 1)  (1214 353)  (1214 353)  routing T_23_22.sp4_v_b_8 <X> T_23_22.lc_trk_g0_0
 (17 1)  (1215 353)  (1215 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (1216 353)  (1216 353)  routing T_23_22.bnr_op_1 <X> T_23_22.lc_trk_g0_1
 (21 1)  (1219 353)  (1219 353)  routing T_23_22.sp4_v_b_11 <X> T_23_22.lc_trk_g0_3
 (27 1)  (1225 353)  (1225 353)  routing T_23_22.lc_trk_g3_1 <X> T_23_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 353)  (1226 353)  routing T_23_22.lc_trk_g3_1 <X> T_23_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 353)  (1227 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (1230 353)  (1230 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1231 353)  (1231 353)  routing T_23_22.lc_trk_g2_2 <X> T_23_22.input_2_0
 (35 1)  (1233 353)  (1233 353)  routing T_23_22.lc_trk_g2_2 <X> T_23_22.input_2_0
 (40 1)  (1238 353)  (1238 353)  LC_0 Logic Functioning bit
 (15 2)  (1213 354)  (1213 354)  routing T_23_22.bot_op_5 <X> T_23_22.lc_trk_g0_5
 (17 2)  (1215 354)  (1215 354)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (1223 354)  (1223 354)  routing T_23_22.wire_logic_cluster/lc_6/out <X> T_23_22.lc_trk_g0_6
 (29 2)  (1227 354)  (1227 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (37 2)  (1235 354)  (1235 354)  LC_1 Logic Functioning bit
 (39 2)  (1237 354)  (1237 354)  LC_1 Logic Functioning bit
 (40 2)  (1238 354)  (1238 354)  LC_1 Logic Functioning bit
 (42 2)  (1240 354)  (1240 354)  LC_1 Logic Functioning bit
 (46 2)  (1244 354)  (1244 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (13 3)  (1211 355)  (1211 355)  routing T_23_22.sp4_v_b_9 <X> T_23_22.sp4_h_l_39
 (22 3)  (1220 355)  (1220 355)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (1224 355)  (1224 355)  routing T_23_22.lc_trk_g3_2 <X> T_23_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (1225 355)  (1225 355)  routing T_23_22.lc_trk_g3_2 <X> T_23_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 355)  (1226 355)  routing T_23_22.lc_trk_g3_2 <X> T_23_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 355)  (1227 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (53 3)  (1251 355)  (1251 355)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (12 4)  (1210 356)  (1210 356)  routing T_23_22.sp4_v_b_11 <X> T_23_22.sp4_h_r_5
 (21 4)  (1219 356)  (1219 356)  routing T_23_22.sp4_v_b_11 <X> T_23_22.lc_trk_g1_3
 (22 4)  (1220 356)  (1220 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1221 356)  (1221 356)  routing T_23_22.sp4_v_b_11 <X> T_23_22.lc_trk_g1_3
 (32 4)  (1230 356)  (1230 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 356)  (1232 356)  routing T_23_22.lc_trk_g1_0 <X> T_23_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 356)  (1234 356)  LC_2 Logic Functioning bit
 (37 4)  (1235 356)  (1235 356)  LC_2 Logic Functioning bit
 (50 4)  (1248 356)  (1248 356)  Cascade bit: LH_LC02_inmux02_5

 (10 5)  (1208 357)  (1208 357)  routing T_23_22.sp4_h_r_11 <X> T_23_22.sp4_v_b_4
 (11 5)  (1209 357)  (1209 357)  routing T_23_22.sp4_v_b_11 <X> T_23_22.sp4_h_r_5
 (13 5)  (1211 357)  (1211 357)  routing T_23_22.sp4_v_b_11 <X> T_23_22.sp4_h_r_5
 (15 5)  (1213 357)  (1213 357)  routing T_23_22.bot_op_0 <X> T_23_22.lc_trk_g1_0
 (17 5)  (1215 357)  (1215 357)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (1219 357)  (1219 357)  routing T_23_22.sp4_v_b_11 <X> T_23_22.lc_trk_g1_3
 (36 5)  (1234 357)  (1234 357)  LC_2 Logic Functioning bit
 (37 5)  (1235 357)  (1235 357)  LC_2 Logic Functioning bit
 (21 6)  (1219 358)  (1219 358)  routing T_23_22.sp4_v_b_15 <X> T_23_22.lc_trk_g1_7
 (22 6)  (1220 358)  (1220 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1221 358)  (1221 358)  routing T_23_22.sp4_v_b_15 <X> T_23_22.lc_trk_g1_7
 (25 6)  (1223 358)  (1223 358)  routing T_23_22.sp4_v_t_3 <X> T_23_22.lc_trk_g1_6
 (27 6)  (1225 358)  (1225 358)  routing T_23_22.lc_trk_g1_7 <X> T_23_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 358)  (1227 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 358)  (1228 358)  routing T_23_22.lc_trk_g1_7 <X> T_23_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 358)  (1230 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 358)  (1232 358)  routing T_23_22.lc_trk_g1_3 <X> T_23_22.wire_logic_cluster/lc_3/in_3
 (42 6)  (1240 358)  (1240 358)  LC_3 Logic Functioning bit
 (50 6)  (1248 358)  (1248 358)  Cascade bit: LH_LC03_inmux02_5

 (9 7)  (1207 359)  (1207 359)  routing T_23_22.sp4_v_b_4 <X> T_23_22.sp4_v_t_41
 (21 7)  (1219 359)  (1219 359)  routing T_23_22.sp4_v_b_15 <X> T_23_22.lc_trk_g1_7
 (22 7)  (1220 359)  (1220 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (1221 359)  (1221 359)  routing T_23_22.sp4_v_t_3 <X> T_23_22.lc_trk_g1_6
 (25 7)  (1223 359)  (1223 359)  routing T_23_22.sp4_v_t_3 <X> T_23_22.lc_trk_g1_6
 (26 7)  (1224 359)  (1224 359)  routing T_23_22.lc_trk_g2_3 <X> T_23_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 359)  (1226 359)  routing T_23_22.lc_trk_g2_3 <X> T_23_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 359)  (1227 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 359)  (1228 359)  routing T_23_22.lc_trk_g1_7 <X> T_23_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (1229 359)  (1229 359)  routing T_23_22.lc_trk_g1_3 <X> T_23_22.wire_logic_cluster/lc_3/in_3
 (22 8)  (1220 360)  (1220 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1221 360)  (1221 360)  routing T_23_22.sp4_v_t_30 <X> T_23_22.lc_trk_g2_3
 (24 8)  (1222 360)  (1222 360)  routing T_23_22.sp4_v_t_30 <X> T_23_22.lc_trk_g2_3
 (26 8)  (1224 360)  (1224 360)  routing T_23_22.lc_trk_g2_4 <X> T_23_22.wire_logic_cluster/lc_4/in_0
 (28 8)  (1226 360)  (1226 360)  routing T_23_22.lc_trk_g2_7 <X> T_23_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 360)  (1227 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 360)  (1228 360)  routing T_23_22.lc_trk_g2_7 <X> T_23_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 360)  (1229 360)  routing T_23_22.lc_trk_g1_6 <X> T_23_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 360)  (1230 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 360)  (1232 360)  routing T_23_22.lc_trk_g1_6 <X> T_23_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (1235 360)  (1235 360)  LC_4 Logic Functioning bit
 (39 8)  (1237 360)  (1237 360)  LC_4 Logic Functioning bit
 (40 8)  (1238 360)  (1238 360)  LC_4 Logic Functioning bit
 (42 8)  (1240 360)  (1240 360)  LC_4 Logic Functioning bit
 (50 8)  (1248 360)  (1248 360)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (1201 361)  (1201 361)  routing T_23_22.sp12_h_l_22 <X> T_23_22.sp12_v_b_1
 (22 9)  (1220 361)  (1220 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1221 361)  (1221 361)  routing T_23_22.sp4_v_b_42 <X> T_23_22.lc_trk_g2_2
 (24 9)  (1222 361)  (1222 361)  routing T_23_22.sp4_v_b_42 <X> T_23_22.lc_trk_g2_2
 (28 9)  (1226 361)  (1226 361)  routing T_23_22.lc_trk_g2_4 <X> T_23_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 361)  (1227 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 361)  (1228 361)  routing T_23_22.lc_trk_g2_7 <X> T_23_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (1229 361)  (1229 361)  routing T_23_22.lc_trk_g1_6 <X> T_23_22.wire_logic_cluster/lc_4/in_3
 (39 9)  (1237 361)  (1237 361)  LC_4 Logic Functioning bit
 (40 9)  (1238 361)  (1238 361)  LC_4 Logic Functioning bit
 (42 9)  (1240 361)  (1240 361)  LC_4 Logic Functioning bit
 (12 10)  (1210 362)  (1210 362)  routing T_23_22.sp4_v_b_8 <X> T_23_22.sp4_h_l_45
 (14 10)  (1212 362)  (1212 362)  routing T_23_22.sp4_h_r_44 <X> T_23_22.lc_trk_g2_4
 (21 10)  (1219 362)  (1219 362)  routing T_23_22.wire_logic_cluster/lc_7/out <X> T_23_22.lc_trk_g2_7
 (22 10)  (1220 362)  (1220 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (1225 362)  (1225 362)  routing T_23_22.lc_trk_g3_3 <X> T_23_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (1226 362)  (1226 362)  routing T_23_22.lc_trk_g3_3 <X> T_23_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 362)  (1227 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 362)  (1229 362)  routing T_23_22.lc_trk_g0_6 <X> T_23_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 362)  (1230 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (41 10)  (1239 362)  (1239 362)  LC_5 Logic Functioning bit
 (43 10)  (1241 362)  (1241 362)  LC_5 Logic Functioning bit
 (14 11)  (1212 363)  (1212 363)  routing T_23_22.sp4_h_r_44 <X> T_23_22.lc_trk_g2_4
 (15 11)  (1213 363)  (1213 363)  routing T_23_22.sp4_h_r_44 <X> T_23_22.lc_trk_g2_4
 (16 11)  (1214 363)  (1214 363)  routing T_23_22.sp4_h_r_44 <X> T_23_22.lc_trk_g2_4
 (17 11)  (1215 363)  (1215 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (1220 363)  (1220 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (29 11)  (1227 363)  (1227 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1228 363)  (1228 363)  routing T_23_22.lc_trk_g3_3 <X> T_23_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (1229 363)  (1229 363)  routing T_23_22.lc_trk_g0_6 <X> T_23_22.wire_logic_cluster/lc_5/in_3
 (17 12)  (1215 364)  (1215 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1216 364)  (1216 364)  routing T_23_22.wire_logic_cluster/lc_1/out <X> T_23_22.lc_trk_g3_1
 (21 12)  (1219 364)  (1219 364)  routing T_23_22.rgt_op_3 <X> T_23_22.lc_trk_g3_3
 (22 12)  (1220 364)  (1220 364)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1222 364)  (1222 364)  routing T_23_22.rgt_op_3 <X> T_23_22.lc_trk_g3_3
 (25 12)  (1223 364)  (1223 364)  routing T_23_22.sp12_v_t_1 <X> T_23_22.lc_trk_g3_2
 (26 12)  (1224 364)  (1224 364)  routing T_23_22.lc_trk_g1_7 <X> T_23_22.wire_logic_cluster/lc_6/in_0
 (29 12)  (1227 364)  (1227 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 364)  (1230 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 364)  (1231 364)  routing T_23_22.lc_trk_g2_3 <X> T_23_22.wire_logic_cluster/lc_6/in_3
 (40 12)  (1238 364)  (1238 364)  LC_6 Logic Functioning bit
 (42 12)  (1240 364)  (1240 364)  LC_6 Logic Functioning bit
 (53 12)  (1251 364)  (1251 364)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (22 13)  (1220 365)  (1220 365)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (1222 365)  (1222 365)  routing T_23_22.sp12_v_t_1 <X> T_23_22.lc_trk_g3_2
 (25 13)  (1223 365)  (1223 365)  routing T_23_22.sp12_v_t_1 <X> T_23_22.lc_trk_g3_2
 (26 13)  (1224 365)  (1224 365)  routing T_23_22.lc_trk_g1_7 <X> T_23_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (1225 365)  (1225 365)  routing T_23_22.lc_trk_g1_7 <X> T_23_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 365)  (1227 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 365)  (1228 365)  routing T_23_22.lc_trk_g0_3 <X> T_23_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (1229 365)  (1229 365)  routing T_23_22.lc_trk_g2_3 <X> T_23_22.wire_logic_cluster/lc_6/in_3
 (10 14)  (1208 366)  (1208 366)  routing T_23_22.sp4_v_b_5 <X> T_23_22.sp4_h_l_47
 (27 14)  (1225 366)  (1225 366)  routing T_23_22.lc_trk_g3_1 <X> T_23_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (1226 366)  (1226 366)  routing T_23_22.lc_trk_g3_1 <X> T_23_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 366)  (1227 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 366)  (1229 366)  routing T_23_22.lc_trk_g2_6 <X> T_23_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 366)  (1230 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 366)  (1231 366)  routing T_23_22.lc_trk_g2_6 <X> T_23_22.wire_logic_cluster/lc_7/in_3
 (50 14)  (1248 366)  (1248 366)  Cascade bit: LH_LC07_inmux02_5

 (27 15)  (1225 367)  (1225 367)  routing T_23_22.lc_trk_g1_0 <X> T_23_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 367)  (1227 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (1229 367)  (1229 367)  routing T_23_22.lc_trk_g2_6 <X> T_23_22.wire_logic_cluster/lc_7/in_3
 (41 15)  (1239 367)  (1239 367)  LC_7 Logic Functioning bit


LogicTile_24_22

 (8 1)  (1260 353)  (1260 353)  routing T_24_22.sp4_h_l_42 <X> T_24_22.sp4_v_b_1
 (9 1)  (1261 353)  (1261 353)  routing T_24_22.sp4_h_l_42 <X> T_24_22.sp4_v_b_1
 (10 1)  (1262 353)  (1262 353)  routing T_24_22.sp4_h_l_42 <X> T_24_22.sp4_v_b_1
 (14 4)  (1266 356)  (1266 356)  routing T_24_22.sp4_h_l_5 <X> T_24_22.lc_trk_g1_0
 (8 5)  (1260 357)  (1260 357)  routing T_24_22.sp4_h_l_41 <X> T_24_22.sp4_v_b_4
 (9 5)  (1261 357)  (1261 357)  routing T_24_22.sp4_h_l_41 <X> T_24_22.sp4_v_b_4
 (14 5)  (1266 357)  (1266 357)  routing T_24_22.sp4_h_l_5 <X> T_24_22.lc_trk_g1_0
 (15 5)  (1267 357)  (1267 357)  routing T_24_22.sp4_h_l_5 <X> T_24_22.lc_trk_g1_0
 (16 5)  (1268 357)  (1268 357)  routing T_24_22.sp4_h_l_5 <X> T_24_22.lc_trk_g1_0
 (17 5)  (1269 357)  (1269 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (27 6)  (1279 358)  (1279 358)  routing T_24_22.lc_trk_g3_5 <X> T_24_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (1280 358)  (1280 358)  routing T_24_22.lc_trk_g3_5 <X> T_24_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 358)  (1281 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 358)  (1282 358)  routing T_24_22.lc_trk_g3_5 <X> T_24_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 358)  (1284 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 358)  (1285 358)  routing T_24_22.lc_trk_g2_0 <X> T_24_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 358)  (1288 358)  LC_3 Logic Functioning bit
 (38 6)  (1290 358)  (1290 358)  LC_3 Logic Functioning bit
 (46 6)  (1298 358)  (1298 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (1266 359)  (1266 359)  routing T_24_22.sp4_r_v_b_28 <X> T_24_22.lc_trk_g1_4
 (17 7)  (1269 359)  (1269 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (36 7)  (1288 359)  (1288 359)  LC_3 Logic Functioning bit
 (38 7)  (1290 359)  (1290 359)  LC_3 Logic Functioning bit
 (4 8)  (1256 360)  (1256 360)  routing T_24_22.sp4_h_l_43 <X> T_24_22.sp4_v_b_6
 (14 8)  (1266 360)  (1266 360)  routing T_24_22.bnl_op_0 <X> T_24_22.lc_trk_g2_0
 (5 9)  (1257 361)  (1257 361)  routing T_24_22.sp4_h_l_43 <X> T_24_22.sp4_v_b_6
 (14 9)  (1266 361)  (1266 361)  routing T_24_22.bnl_op_0 <X> T_24_22.lc_trk_g2_0
 (17 9)  (1269 361)  (1269 361)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (27 12)  (1279 364)  (1279 364)  routing T_24_22.lc_trk_g1_4 <X> T_24_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 364)  (1281 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 364)  (1282 364)  routing T_24_22.lc_trk_g1_4 <X> T_24_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 364)  (1284 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 364)  (1286 364)  routing T_24_22.lc_trk_g1_0 <X> T_24_22.wire_logic_cluster/lc_6/in_3
 (40 12)  (1292 364)  (1292 364)  LC_6 Logic Functioning bit
 (42 12)  (1294 364)  (1294 364)  LC_6 Logic Functioning bit
 (40 13)  (1292 365)  (1292 365)  LC_6 Logic Functioning bit
 (42 13)  (1294 365)  (1294 365)  LC_6 Logic Functioning bit
 (17 14)  (1269 366)  (1269 366)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (1270 366)  (1270 366)  routing T_24_22.bnl_op_5 <X> T_24_22.lc_trk_g3_5
 (4 15)  (1256 367)  (1256 367)  routing T_24_22.sp4_v_b_4 <X> T_24_22.sp4_h_l_44
 (18 15)  (1270 367)  (1270 367)  routing T_24_22.bnl_op_5 <X> T_24_22.lc_trk_g3_5


RAM_Tile_25_22

 (4 4)  (1310 356)  (1310 356)  routing T_25_22.sp4_h_l_44 <X> T_25_22.sp4_v_b_3
 (6 4)  (1312 356)  (1312 356)  routing T_25_22.sp4_h_l_44 <X> T_25_22.sp4_v_b_3
 (5 5)  (1311 357)  (1311 357)  routing T_25_22.sp4_h_l_44 <X> T_25_22.sp4_v_b_3


IO_Tile_0_21

 (11 0)  (6 336)  (6 336)  routing T_0_21.span4_horz_1 <X> T_0_21.span4_vert_t_12
 (12 0)  (5 336)  (5 336)  routing T_0_21.span4_horz_1 <X> T_0_21.span4_vert_t_12


LogicTile_1_21

 (19 13)  (37 349)  (37 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_3_21

 (8 1)  (134 337)  (134 337)  routing T_3_21.sp4_h_r_1 <X> T_3_21.sp4_v_b_1


LogicTile_4_21

 (4 5)  (184 341)  (184 341)  routing T_4_21.sp4_h_l_42 <X> T_4_21.sp4_h_r_3
 (6 5)  (186 341)  (186 341)  routing T_4_21.sp4_h_l_42 <X> T_4_21.sp4_h_r_3
 (8 9)  (188 345)  (188 345)  routing T_4_21.sp4_h_l_42 <X> T_4_21.sp4_v_b_7
 (9 9)  (189 345)  (189 345)  routing T_4_21.sp4_h_l_42 <X> T_4_21.sp4_v_b_7
 (9 10)  (189 346)  (189 346)  routing T_4_21.sp4_h_r_4 <X> T_4_21.sp4_h_l_42
 (10 10)  (190 346)  (190 346)  routing T_4_21.sp4_h_r_4 <X> T_4_21.sp4_h_l_42


LogicTile_5_21

 (12 5)  (246 341)  (246 341)  routing T_5_21.sp4_h_r_5 <X> T_5_21.sp4_v_b_5


LogicTile_6_21

 (0 0)  (288 336)  (288 336)  Negative Clock bit

 (21 0)  (309 336)  (309 336)  routing T_6_21.wire_logic_cluster/lc_3/out <X> T_6_21.lc_trk_g0_3
 (22 0)  (310 336)  (310 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (317 336)  (317 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 336)  (320 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 336)  (322 336)  routing T_6_21.lc_trk_g1_0 <X> T_6_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 336)  (324 336)  LC_0 Logic Functioning bit
 (37 0)  (325 336)  (325 336)  LC_0 Logic Functioning bit
 (38 0)  (326 336)  (326 336)  LC_0 Logic Functioning bit
 (39 0)  (327 336)  (327 336)  LC_0 Logic Functioning bit
 (41 0)  (329 336)  (329 336)  LC_0 Logic Functioning bit
 (43 0)  (331 336)  (331 336)  LC_0 Logic Functioning bit
 (45 0)  (333 336)  (333 336)  LC_0 Logic Functioning bit
 (30 1)  (318 337)  (318 337)  routing T_6_21.lc_trk_g0_3 <X> T_6_21.wire_logic_cluster/lc_0/in_1
 (36 1)  (324 337)  (324 337)  LC_0 Logic Functioning bit
 (37 1)  (325 337)  (325 337)  LC_0 Logic Functioning bit
 (38 1)  (326 337)  (326 337)  LC_0 Logic Functioning bit
 (39 1)  (327 337)  (327 337)  LC_0 Logic Functioning bit
 (41 1)  (329 337)  (329 337)  LC_0 Logic Functioning bit
 (43 1)  (331 337)  (331 337)  LC_0 Logic Functioning bit
 (45 1)  (333 337)  (333 337)  LC_0 Logic Functioning bit
 (1 2)  (289 338)  (289 338)  routing T_6_21.glb_netwk_5 <X> T_6_21.wire_logic_cluster/lc_7/clk
 (2 2)  (290 338)  (290 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (302 338)  (302 338)  routing T_6_21.wire_logic_cluster/lc_4/out <X> T_6_21.lc_trk_g0_4
 (15 2)  (303 338)  (303 338)  routing T_6_21.top_op_5 <X> T_6_21.lc_trk_g0_5
 (17 2)  (305 338)  (305 338)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (310 338)  (310 338)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (312 338)  (312 338)  routing T_6_21.bot_op_7 <X> T_6_21.lc_trk_g0_7
 (25 2)  (313 338)  (313 338)  routing T_6_21.sp4_v_t_3 <X> T_6_21.lc_trk_g0_6
 (27 2)  (315 338)  (315 338)  routing T_6_21.lc_trk_g1_1 <X> T_6_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 338)  (317 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 338)  (319 338)  routing T_6_21.lc_trk_g2_6 <X> T_6_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 338)  (320 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 338)  (321 338)  routing T_6_21.lc_trk_g2_6 <X> T_6_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 338)  (324 338)  LC_1 Logic Functioning bit
 (37 2)  (325 338)  (325 338)  LC_1 Logic Functioning bit
 (38 2)  (326 338)  (326 338)  LC_1 Logic Functioning bit
 (39 2)  (327 338)  (327 338)  LC_1 Logic Functioning bit
 (41 2)  (329 338)  (329 338)  LC_1 Logic Functioning bit
 (43 2)  (331 338)  (331 338)  LC_1 Logic Functioning bit
 (0 3)  (288 339)  (288 339)  routing T_6_21.glb_netwk_5 <X> T_6_21.wire_logic_cluster/lc_7/clk
 (17 3)  (305 339)  (305 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (306 339)  (306 339)  routing T_6_21.top_op_5 <X> T_6_21.lc_trk_g0_5
 (22 3)  (310 339)  (310 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (311 339)  (311 339)  routing T_6_21.sp4_v_t_3 <X> T_6_21.lc_trk_g0_6
 (25 3)  (313 339)  (313 339)  routing T_6_21.sp4_v_t_3 <X> T_6_21.lc_trk_g0_6
 (26 3)  (314 339)  (314 339)  routing T_6_21.lc_trk_g3_2 <X> T_6_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (315 339)  (315 339)  routing T_6_21.lc_trk_g3_2 <X> T_6_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 339)  (316 339)  routing T_6_21.lc_trk_g3_2 <X> T_6_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 339)  (317 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 339)  (319 339)  routing T_6_21.lc_trk_g2_6 <X> T_6_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (324 339)  (324 339)  LC_1 Logic Functioning bit
 (38 3)  (326 339)  (326 339)  LC_1 Logic Functioning bit
 (0 4)  (288 340)  (288 340)  routing T_6_21.lc_trk_g3_3 <X> T_6_21.wire_logic_cluster/lc_7/cen
 (1 4)  (289 340)  (289 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (302 340)  (302 340)  routing T_6_21.sp4_h_l_5 <X> T_6_21.lc_trk_g1_0
 (15 4)  (303 340)  (303 340)  routing T_6_21.sp12_h_r_1 <X> T_6_21.lc_trk_g1_1
 (17 4)  (305 340)  (305 340)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (306 340)  (306 340)  routing T_6_21.sp12_h_r_1 <X> T_6_21.lc_trk_g1_1
 (21 4)  (309 340)  (309 340)  routing T_6_21.bnr_op_3 <X> T_6_21.lc_trk_g1_3
 (22 4)  (310 340)  (310 340)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (315 340)  (315 340)  routing T_6_21.lc_trk_g3_0 <X> T_6_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 340)  (316 340)  routing T_6_21.lc_trk_g3_0 <X> T_6_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 340)  (317 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 340)  (319 340)  routing T_6_21.lc_trk_g0_5 <X> T_6_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 340)  (320 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (324 340)  (324 340)  LC_2 Logic Functioning bit
 (50 4)  (338 340)  (338 340)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (288 341)  (288 341)  routing T_6_21.lc_trk_g3_3 <X> T_6_21.wire_logic_cluster/lc_7/cen
 (1 5)  (289 341)  (289 341)  routing T_6_21.lc_trk_g3_3 <X> T_6_21.wire_logic_cluster/lc_7/cen
 (14 5)  (302 341)  (302 341)  routing T_6_21.sp4_h_l_5 <X> T_6_21.lc_trk_g1_0
 (15 5)  (303 341)  (303 341)  routing T_6_21.sp4_h_l_5 <X> T_6_21.lc_trk_g1_0
 (16 5)  (304 341)  (304 341)  routing T_6_21.sp4_h_l_5 <X> T_6_21.lc_trk_g1_0
 (17 5)  (305 341)  (305 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (306 341)  (306 341)  routing T_6_21.sp12_h_r_1 <X> T_6_21.lc_trk_g1_1
 (21 5)  (309 341)  (309 341)  routing T_6_21.bnr_op_3 <X> T_6_21.lc_trk_g1_3
 (26 5)  (314 341)  (314 341)  routing T_6_21.lc_trk_g1_3 <X> T_6_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (315 341)  (315 341)  routing T_6_21.lc_trk_g1_3 <X> T_6_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 341)  (317 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (324 341)  (324 341)  LC_2 Logic Functioning bit
 (37 5)  (325 341)  (325 341)  LC_2 Logic Functioning bit
 (38 5)  (326 341)  (326 341)  LC_2 Logic Functioning bit
 (47 5)  (335 341)  (335 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (21 6)  (309 342)  (309 342)  routing T_6_21.wire_logic_cluster/lc_7/out <X> T_6_21.lc_trk_g1_7
 (22 6)  (310 342)  (310 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (319 342)  (319 342)  routing T_6_21.lc_trk_g0_4 <X> T_6_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 342)  (320 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (325 342)  (325 342)  LC_3 Logic Functioning bit
 (39 6)  (327 342)  (327 342)  LC_3 Logic Functioning bit
 (45 6)  (333 342)  (333 342)  LC_3 Logic Functioning bit
 (27 7)  (315 343)  (315 343)  routing T_6_21.lc_trk_g1_0 <X> T_6_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 343)  (317 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (324 343)  (324 343)  LC_3 Logic Functioning bit
 (38 7)  (326 343)  (326 343)  LC_3 Logic Functioning bit
 (45 7)  (333 343)  (333 343)  LC_3 Logic Functioning bit
 (28 8)  (316 344)  (316 344)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 344)  (317 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 344)  (318 344)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 344)  (320 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 344)  (322 344)  routing T_6_21.lc_trk_g1_0 <X> T_6_21.wire_logic_cluster/lc_4/in_3
 (41 8)  (329 344)  (329 344)  LC_4 Logic Functioning bit
 (43 8)  (331 344)  (331 344)  LC_4 Logic Functioning bit
 (45 8)  (333 344)  (333 344)  LC_4 Logic Functioning bit
 (41 9)  (329 345)  (329 345)  LC_4 Logic Functioning bit
 (43 9)  (331 345)  (331 345)  LC_4 Logic Functioning bit
 (45 9)  (333 345)  (333 345)  LC_4 Logic Functioning bit
 (17 10)  (305 346)  (305 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (306 346)  (306 346)  routing T_6_21.wire_logic_cluster/lc_5/out <X> T_6_21.lc_trk_g2_5
 (31 10)  (319 346)  (319 346)  routing T_6_21.lc_trk_g1_7 <X> T_6_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 346)  (320 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 346)  (322 346)  routing T_6_21.lc_trk_g1_7 <X> T_6_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 346)  (324 346)  LC_5 Logic Functioning bit
 (37 10)  (325 346)  (325 346)  LC_5 Logic Functioning bit
 (38 10)  (326 346)  (326 346)  LC_5 Logic Functioning bit
 (39 10)  (327 346)  (327 346)  LC_5 Logic Functioning bit
 (41 10)  (329 346)  (329 346)  LC_5 Logic Functioning bit
 (43 10)  (331 346)  (331 346)  LC_5 Logic Functioning bit
 (45 10)  (333 346)  (333 346)  LC_5 Logic Functioning bit
 (8 11)  (296 347)  (296 347)  routing T_6_21.sp4_h_r_7 <X> T_6_21.sp4_v_t_42
 (9 11)  (297 347)  (297 347)  routing T_6_21.sp4_h_r_7 <X> T_6_21.sp4_v_t_42
 (22 11)  (310 347)  (310 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (315 347)  (315 347)  routing T_6_21.lc_trk_g1_0 <X> T_6_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 347)  (317 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 347)  (319 347)  routing T_6_21.lc_trk_g1_7 <X> T_6_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (324 347)  (324 347)  LC_5 Logic Functioning bit
 (37 11)  (325 347)  (325 347)  LC_5 Logic Functioning bit
 (38 11)  (326 347)  (326 347)  LC_5 Logic Functioning bit
 (39 11)  (327 347)  (327 347)  LC_5 Logic Functioning bit
 (40 11)  (328 347)  (328 347)  LC_5 Logic Functioning bit
 (42 11)  (330 347)  (330 347)  LC_5 Logic Functioning bit
 (45 11)  (333 347)  (333 347)  LC_5 Logic Functioning bit
 (14 12)  (302 348)  (302 348)  routing T_6_21.wire_logic_cluster/lc_0/out <X> T_6_21.lc_trk_g3_0
 (22 12)  (310 348)  (310 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (311 348)  (311 348)  routing T_6_21.sp4_h_r_27 <X> T_6_21.lc_trk_g3_3
 (24 12)  (312 348)  (312 348)  routing T_6_21.sp4_h_r_27 <X> T_6_21.lc_trk_g3_3
 (27 12)  (315 348)  (315 348)  routing T_6_21.lc_trk_g1_0 <X> T_6_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 348)  (317 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 348)  (319 348)  routing T_6_21.lc_trk_g0_7 <X> T_6_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 348)  (320 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (324 348)  (324 348)  LC_6 Logic Functioning bit
 (37 12)  (325 348)  (325 348)  LC_6 Logic Functioning bit
 (38 12)  (326 348)  (326 348)  LC_6 Logic Functioning bit
 (39 12)  (327 348)  (327 348)  LC_6 Logic Functioning bit
 (41 12)  (329 348)  (329 348)  LC_6 Logic Functioning bit
 (43 12)  (331 348)  (331 348)  LC_6 Logic Functioning bit
 (46 12)  (334 348)  (334 348)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (17 13)  (305 349)  (305 349)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (309 349)  (309 349)  routing T_6_21.sp4_h_r_27 <X> T_6_21.lc_trk_g3_3
 (22 13)  (310 349)  (310 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (313 349)  (313 349)  routing T_6_21.sp4_r_v_b_42 <X> T_6_21.lc_trk_g3_2
 (31 13)  (319 349)  (319 349)  routing T_6_21.lc_trk_g0_7 <X> T_6_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (324 349)  (324 349)  LC_6 Logic Functioning bit
 (37 13)  (325 349)  (325 349)  LC_6 Logic Functioning bit
 (38 13)  (326 349)  (326 349)  LC_6 Logic Functioning bit
 (39 13)  (327 349)  (327 349)  LC_6 Logic Functioning bit
 (41 13)  (329 349)  (329 349)  LC_6 Logic Functioning bit
 (43 13)  (331 349)  (331 349)  LC_6 Logic Functioning bit
 (0 14)  (288 350)  (288 350)  routing T_6_21.glb_netwk_4 <X> T_6_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 350)  (289 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (319 350)  (319 350)  routing T_6_21.lc_trk_g0_6 <X> T_6_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 350)  (320 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (324 350)  (324 350)  LC_7 Logic Functioning bit
 (37 14)  (325 350)  (325 350)  LC_7 Logic Functioning bit
 (38 14)  (326 350)  (326 350)  LC_7 Logic Functioning bit
 (39 14)  (327 350)  (327 350)  LC_7 Logic Functioning bit
 (41 14)  (329 350)  (329 350)  LC_7 Logic Functioning bit
 (43 14)  (331 350)  (331 350)  LC_7 Logic Functioning bit
 (45 14)  (333 350)  (333 350)  LC_7 Logic Functioning bit
 (27 15)  (315 351)  (315 351)  routing T_6_21.lc_trk_g1_0 <X> T_6_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 351)  (317 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 351)  (319 351)  routing T_6_21.lc_trk_g0_6 <X> T_6_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (324 351)  (324 351)  LC_7 Logic Functioning bit
 (37 15)  (325 351)  (325 351)  LC_7 Logic Functioning bit
 (38 15)  (326 351)  (326 351)  LC_7 Logic Functioning bit
 (39 15)  (327 351)  (327 351)  LC_7 Logic Functioning bit
 (40 15)  (328 351)  (328 351)  LC_7 Logic Functioning bit
 (42 15)  (330 351)  (330 351)  LC_7 Logic Functioning bit
 (45 15)  (333 351)  (333 351)  LC_7 Logic Functioning bit


LogicTile_7_21

 (0 0)  (342 336)  (342 336)  Negative Clock bit

 (12 1)  (354 337)  (354 337)  routing T_7_21.sp4_h_r_2 <X> T_7_21.sp4_v_b_2
 (1 2)  (343 338)  (343 338)  routing T_7_21.glb_netwk_5 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (2 2)  (344 338)  (344 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (369 338)  (369 338)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 338)  (370 338)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 338)  (371 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 338)  (373 338)  routing T_7_21.lc_trk_g0_6 <X> T_7_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 338)  (374 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (45 2)  (387 338)  (387 338)  LC_1 Logic Functioning bit
 (46 2)  (388 338)  (388 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (342 339)  (342 339)  routing T_7_21.glb_netwk_5 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (22 3)  (364 339)  (364 339)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (366 339)  (366 339)  routing T_7_21.top_op_6 <X> T_7_21.lc_trk_g0_6
 (25 3)  (367 339)  (367 339)  routing T_7_21.top_op_6 <X> T_7_21.lc_trk_g0_6
 (26 3)  (368 339)  (368 339)  routing T_7_21.lc_trk_g2_3 <X> T_7_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 339)  (370 339)  routing T_7_21.lc_trk_g2_3 <X> T_7_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 339)  (371 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 339)  (373 339)  routing T_7_21.lc_trk_g0_6 <X> T_7_21.wire_logic_cluster/lc_1/in_3
 (37 3)  (379 339)  (379 339)  LC_1 Logic Functioning bit
 (39 3)  (381 339)  (381 339)  LC_1 Logic Functioning bit
 (45 3)  (387 339)  (387 339)  LC_1 Logic Functioning bit
 (48 3)  (390 339)  (390 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (6 4)  (348 340)  (348 340)  routing T_7_21.sp4_h_r_10 <X> T_7_21.sp4_v_b_3
 (4 5)  (346 341)  (346 341)  routing T_7_21.sp4_v_t_47 <X> T_7_21.sp4_h_r_3
 (8 7)  (350 343)  (350 343)  routing T_7_21.sp4_h_r_10 <X> T_7_21.sp4_v_t_41
 (9 7)  (351 343)  (351 343)  routing T_7_21.sp4_h_r_10 <X> T_7_21.sp4_v_t_41
 (10 7)  (352 343)  (352 343)  routing T_7_21.sp4_h_r_10 <X> T_7_21.sp4_v_t_41
 (17 8)  (359 344)  (359 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (360 344)  (360 344)  routing T_7_21.wire_logic_cluster/lc_1/out <X> T_7_21.lc_trk_g2_1
 (21 8)  (363 344)  (363 344)  routing T_7_21.sp4_h_r_35 <X> T_7_21.lc_trk_g2_3
 (22 8)  (364 344)  (364 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (365 344)  (365 344)  routing T_7_21.sp4_h_r_35 <X> T_7_21.lc_trk_g2_3
 (24 8)  (366 344)  (366 344)  routing T_7_21.sp4_h_r_35 <X> T_7_21.lc_trk_g2_3
 (5 12)  (347 348)  (347 348)  routing T_7_21.sp4_v_b_9 <X> T_7_21.sp4_h_r_9
 (15 12)  (357 348)  (357 348)  routing T_7_21.sp4_h_r_33 <X> T_7_21.lc_trk_g3_1
 (16 12)  (358 348)  (358 348)  routing T_7_21.sp4_h_r_33 <X> T_7_21.lc_trk_g3_1
 (17 12)  (359 348)  (359 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (360 348)  (360 348)  routing T_7_21.sp4_h_r_33 <X> T_7_21.lc_trk_g3_1
 (28 12)  (370 348)  (370 348)  routing T_7_21.lc_trk_g2_1 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 348)  (371 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 348)  (373 348)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 348)  (374 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 348)  (375 348)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 348)  (376 348)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (37 12)  (379 348)  (379 348)  LC_6 Logic Functioning bit
 (39 12)  (381 348)  (381 348)  LC_6 Logic Functioning bit
 (41 12)  (383 348)  (383 348)  LC_6 Logic Functioning bit
 (43 12)  (385 348)  (385 348)  LC_6 Logic Functioning bit
 (45 12)  (387 348)  (387 348)  LC_6 Logic Functioning bit
 (47 12)  (389 348)  (389 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (393 348)  (393 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (6 13)  (348 349)  (348 349)  routing T_7_21.sp4_v_b_9 <X> T_7_21.sp4_h_r_9
 (31 13)  (373 349)  (373 349)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (37 13)  (379 349)  (379 349)  LC_6 Logic Functioning bit
 (39 13)  (381 349)  (381 349)  LC_6 Logic Functioning bit
 (41 13)  (383 349)  (383 349)  LC_6 Logic Functioning bit
 (43 13)  (385 349)  (385 349)  LC_6 Logic Functioning bit
 (45 13)  (387 349)  (387 349)  LC_6 Logic Functioning bit
 (48 13)  (390 349)  (390 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (342 350)  (342 350)  routing T_7_21.glb_netwk_4 <X> T_7_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 350)  (343 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (367 350)  (367 350)  routing T_7_21.wire_logic_cluster/lc_6/out <X> T_7_21.lc_trk_g3_6
 (22 15)  (364 351)  (364 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


RAM_Tile_8_21

 (19 14)  (415 350)  (415 350)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_r_15


LogicTile_9_21

 (0 0)  (438 336)  (438 336)  Negative Clock bit

 (25 0)  (463 336)  (463 336)  routing T_9_21.wire_logic_cluster/lc_2/out <X> T_9_21.lc_trk_g0_2
 (16 1)  (454 337)  (454 337)  routing T_9_21.sp12_h_r_8 <X> T_9_21.lc_trk_g0_0
 (17 1)  (455 337)  (455 337)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (460 337)  (460 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (1 2)  (439 338)  (439 338)  routing T_9_21.glb_netwk_5 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (2 2)  (440 338)  (440 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (438 339)  (438 339)  routing T_9_21.glb_netwk_5 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (0 4)  (438 340)  (438 340)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_7/cen
 (1 4)  (439 340)  (439 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (28 4)  (466 340)  (466 340)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 340)  (467 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 340)  (468 340)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (36 4)  (474 340)  (474 340)  LC_2 Logic Functioning bit
 (37 4)  (475 340)  (475 340)  LC_2 Logic Functioning bit
 (38 4)  (476 340)  (476 340)  LC_2 Logic Functioning bit
 (39 4)  (477 340)  (477 340)  LC_2 Logic Functioning bit
 (40 4)  (478 340)  (478 340)  LC_2 Logic Functioning bit
 (41 4)  (479 340)  (479 340)  LC_2 Logic Functioning bit
 (42 4)  (480 340)  (480 340)  LC_2 Logic Functioning bit
 (43 4)  (481 340)  (481 340)  LC_2 Logic Functioning bit
 (45 4)  (483 340)  (483 340)  LC_2 Logic Functioning bit
 (0 5)  (438 341)  (438 341)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_7/cen
 (1 5)  (439 341)  (439 341)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_7/cen
 (29 5)  (467 341)  (467 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (474 341)  (474 341)  LC_2 Logic Functioning bit
 (38 5)  (476 341)  (476 341)  LC_2 Logic Functioning bit
 (41 5)  (479 341)  (479 341)  LC_2 Logic Functioning bit
 (43 5)  (481 341)  (481 341)  LC_2 Logic Functioning bit
 (45 5)  (483 341)  (483 341)  LC_2 Logic Functioning bit
 (12 6)  (450 342)  (450 342)  routing T_9_21.sp4_h_r_2 <X> T_9_21.sp4_h_l_40
 (13 7)  (451 343)  (451 343)  routing T_9_21.sp4_h_r_2 <X> T_9_21.sp4_h_l_40
 (15 8)  (453 344)  (453 344)  routing T_9_21.rgt_op_1 <X> T_9_21.lc_trk_g2_1
 (17 8)  (455 344)  (455 344)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (456 344)  (456 344)  routing T_9_21.rgt_op_1 <X> T_9_21.lc_trk_g2_1
 (10 9)  (448 345)  (448 345)  routing T_9_21.sp4_h_r_2 <X> T_9_21.sp4_v_b_7
 (17 10)  (455 346)  (455 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 346)  (456 346)  routing T_9_21.wire_logic_cluster/lc_5/out <X> T_9_21.lc_trk_g2_5
 (25 10)  (463 346)  (463 346)  routing T_9_21.wire_logic_cluster/lc_6/out <X> T_9_21.lc_trk_g2_6
 (29 10)  (467 346)  (467 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 346)  (469 346)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 346)  (470 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 346)  (471 346)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 346)  (474 346)  LC_5 Logic Functioning bit
 (38 10)  (476 346)  (476 346)  LC_5 Logic Functioning bit
 (45 10)  (483 346)  (483 346)  LC_5 Logic Functioning bit
 (22 11)  (460 347)  (460 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (469 347)  (469 347)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 347)  (474 347)  LC_5 Logic Functioning bit
 (38 11)  (476 347)  (476 347)  LC_5 Logic Functioning bit
 (45 11)  (483 347)  (483 347)  LC_5 Logic Functioning bit
 (21 12)  (459 348)  (459 348)  routing T_9_21.sp4_v_t_22 <X> T_9_21.lc_trk_g3_3
 (22 12)  (460 348)  (460 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (461 348)  (461 348)  routing T_9_21.sp4_v_t_22 <X> T_9_21.lc_trk_g3_3
 (28 12)  (466 348)  (466 348)  routing T_9_21.lc_trk_g2_1 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 348)  (467 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (474 348)  (474 348)  LC_6 Logic Functioning bit
 (38 12)  (476 348)  (476 348)  LC_6 Logic Functioning bit
 (41 12)  (479 348)  (479 348)  LC_6 Logic Functioning bit
 (43 12)  (481 348)  (481 348)  LC_6 Logic Functioning bit
 (45 12)  (483 348)  (483 348)  LC_6 Logic Functioning bit
 (21 13)  (459 349)  (459 349)  routing T_9_21.sp4_v_t_22 <X> T_9_21.lc_trk_g3_3
 (29 13)  (467 349)  (467 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (45 13)  (483 349)  (483 349)  LC_6 Logic Functioning bit
 (0 14)  (438 350)  (438 350)  routing T_9_21.glb_netwk_4 <X> T_9_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 350)  (439 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (443 350)  (443 350)  routing T_9_21.sp4_v_t_38 <X> T_9_21.sp4_h_l_44
 (12 14)  (450 350)  (450 350)  routing T_9_21.sp4_v_t_40 <X> T_9_21.sp4_h_l_46
 (29 14)  (467 350)  (467 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 350)  (470 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (474 350)  (474 350)  LC_7 Logic Functioning bit
 (38 14)  (476 350)  (476 350)  LC_7 Logic Functioning bit
 (45 14)  (483 350)  (483 350)  LC_7 Logic Functioning bit
 (47 14)  (485 350)  (485 350)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (4 15)  (442 351)  (442 351)  routing T_9_21.sp4_v_t_38 <X> T_9_21.sp4_h_l_44
 (6 15)  (444 351)  (444 351)  routing T_9_21.sp4_v_t_38 <X> T_9_21.sp4_h_l_44
 (11 15)  (449 351)  (449 351)  routing T_9_21.sp4_v_t_40 <X> T_9_21.sp4_h_l_46
 (13 15)  (451 351)  (451 351)  routing T_9_21.sp4_v_t_40 <X> T_9_21.sp4_h_l_46
 (31 15)  (469 351)  (469 351)  routing T_9_21.lc_trk_g0_2 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 351)  (474 351)  LC_7 Logic Functioning bit
 (38 15)  (476 351)  (476 351)  LC_7 Logic Functioning bit
 (45 15)  (483 351)  (483 351)  LC_7 Logic Functioning bit


LogicTile_10_21

 (0 0)  (492 336)  (492 336)  Negative Clock bit

 (14 0)  (506 336)  (506 336)  routing T_10_21.wire_logic_cluster/lc_0/out <X> T_10_21.lc_trk_g0_0
 (21 0)  (513 336)  (513 336)  routing T_10_21.wire_logic_cluster/lc_3/out <X> T_10_21.lc_trk_g0_3
 (22 0)  (514 336)  (514 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (31 0)  (523 336)  (523 336)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 336)  (524 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 336)  (526 336)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 336)  (528 336)  LC_0 Logic Functioning bit
 (38 0)  (530 336)  (530 336)  LC_0 Logic Functioning bit
 (45 0)  (537 336)  (537 336)  LC_0 Logic Functioning bit
 (8 1)  (500 337)  (500 337)  routing T_10_21.sp4_h_l_42 <X> T_10_21.sp4_v_b_1
 (9 1)  (501 337)  (501 337)  routing T_10_21.sp4_h_l_42 <X> T_10_21.sp4_v_b_1
 (10 1)  (502 337)  (502 337)  routing T_10_21.sp4_h_l_42 <X> T_10_21.sp4_v_b_1
 (17 1)  (509 337)  (509 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (518 337)  (518 337)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 337)  (519 337)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 337)  (521 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (529 337)  (529 337)  LC_0 Logic Functioning bit
 (39 1)  (531 337)  (531 337)  LC_0 Logic Functioning bit
 (45 1)  (537 337)  (537 337)  LC_0 Logic Functioning bit
 (1 2)  (493 338)  (493 338)  routing T_10_21.glb_netwk_5 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (2 2)  (494 338)  (494 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (29 2)  (521 338)  (521 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 338)  (524 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 338)  (526 338)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 338)  (528 338)  LC_1 Logic Functioning bit
 (38 2)  (530 338)  (530 338)  LC_1 Logic Functioning bit
 (45 2)  (537 338)  (537 338)  LC_1 Logic Functioning bit
 (0 3)  (492 339)  (492 339)  routing T_10_21.glb_netwk_5 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (31 3)  (523 339)  (523 339)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 339)  (528 339)  LC_1 Logic Functioning bit
 (38 3)  (530 339)  (530 339)  LC_1 Logic Functioning bit
 (45 3)  (537 339)  (537 339)  LC_1 Logic Functioning bit
 (0 4)  (492 340)  (492 340)  routing T_10_21.lc_trk_g2_2 <X> T_10_21.wire_logic_cluster/lc_7/cen
 (1 4)  (493 340)  (493 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (514 340)  (514 340)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (515 340)  (515 340)  routing T_10_21.sp12_h_r_11 <X> T_10_21.lc_trk_g1_3
 (1 5)  (493 341)  (493 341)  routing T_10_21.lc_trk_g2_2 <X> T_10_21.wire_logic_cluster/lc_7/cen
 (14 6)  (506 342)  (506 342)  routing T_10_21.wire_logic_cluster/lc_4/out <X> T_10_21.lc_trk_g1_4
 (21 6)  (513 342)  (513 342)  routing T_10_21.wire_logic_cluster/lc_7/out <X> T_10_21.lc_trk_g1_7
 (22 6)  (514 342)  (514 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (32 6)  (524 342)  (524 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 342)  (526 342)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (40 6)  (532 342)  (532 342)  LC_3 Logic Functioning bit
 (41 6)  (533 342)  (533 342)  LC_3 Logic Functioning bit
 (42 6)  (534 342)  (534 342)  LC_3 Logic Functioning bit
 (43 6)  (535 342)  (535 342)  LC_3 Logic Functioning bit
 (45 6)  (537 342)  (537 342)  LC_3 Logic Functioning bit
 (17 7)  (509 343)  (509 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (514 343)  (514 343)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (516 343)  (516 343)  routing T_10_21.bot_op_6 <X> T_10_21.lc_trk_g1_6
 (31 7)  (523 343)  (523 343)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (40 7)  (532 343)  (532 343)  LC_3 Logic Functioning bit
 (41 7)  (533 343)  (533 343)  LC_3 Logic Functioning bit
 (42 7)  (534 343)  (534 343)  LC_3 Logic Functioning bit
 (43 7)  (535 343)  (535 343)  LC_3 Logic Functioning bit
 (45 7)  (537 343)  (537 343)  LC_3 Logic Functioning bit
 (5 8)  (497 344)  (497 344)  routing T_10_21.sp4_v_b_6 <X> T_10_21.sp4_h_r_6
 (25 8)  (517 344)  (517 344)  routing T_10_21.sp4_v_t_23 <X> T_10_21.lc_trk_g2_2
 (31 8)  (523 344)  (523 344)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 344)  (524 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 344)  (526 344)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 344)  (528 344)  LC_4 Logic Functioning bit
 (38 8)  (530 344)  (530 344)  LC_4 Logic Functioning bit
 (45 8)  (537 344)  (537 344)  LC_4 Logic Functioning bit
 (6 9)  (498 345)  (498 345)  routing T_10_21.sp4_v_b_6 <X> T_10_21.sp4_h_r_6
 (22 9)  (514 345)  (514 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (515 345)  (515 345)  routing T_10_21.sp4_v_t_23 <X> T_10_21.lc_trk_g2_2
 (25 9)  (517 345)  (517 345)  routing T_10_21.sp4_v_t_23 <X> T_10_21.lc_trk_g2_2
 (26 9)  (518 345)  (518 345)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 345)  (519 345)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 345)  (521 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 345)  (523 345)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (37 9)  (529 345)  (529 345)  LC_4 Logic Functioning bit
 (39 9)  (531 345)  (531 345)  LC_4 Logic Functioning bit
 (45 9)  (537 345)  (537 345)  LC_4 Logic Functioning bit
 (25 10)  (517 346)  (517 346)  routing T_10_21.wire_logic_cluster/lc_6/out <X> T_10_21.lc_trk_g2_6
 (27 10)  (519 346)  (519 346)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 346)  (521 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 346)  (522 346)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 346)  (524 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 346)  (526 346)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 346)  (528 346)  LC_5 Logic Functioning bit
 (38 10)  (530 346)  (530 346)  LC_5 Logic Functioning bit
 (45 10)  (537 346)  (537 346)  LC_5 Logic Functioning bit
 (22 11)  (514 347)  (514 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (522 347)  (522 347)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 347)  (523 347)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 347)  (528 347)  LC_5 Logic Functioning bit
 (38 11)  (530 347)  (530 347)  LC_5 Logic Functioning bit
 (45 11)  (537 347)  (537 347)  LC_5 Logic Functioning bit
 (32 12)  (524 348)  (524 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (528 348)  (528 348)  LC_6 Logic Functioning bit
 (37 12)  (529 348)  (529 348)  LC_6 Logic Functioning bit
 (38 12)  (530 348)  (530 348)  LC_6 Logic Functioning bit
 (39 12)  (531 348)  (531 348)  LC_6 Logic Functioning bit
 (40 12)  (532 348)  (532 348)  LC_6 Logic Functioning bit
 (42 12)  (534 348)  (534 348)  LC_6 Logic Functioning bit
 (45 12)  (537 348)  (537 348)  LC_6 Logic Functioning bit
 (26 13)  (518 349)  (518 349)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 349)  (519 349)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 349)  (521 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 349)  (523 349)  routing T_10_21.lc_trk_g0_3 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 349)  (528 349)  LC_6 Logic Functioning bit
 (37 13)  (529 349)  (529 349)  LC_6 Logic Functioning bit
 (38 13)  (530 349)  (530 349)  LC_6 Logic Functioning bit
 (39 13)  (531 349)  (531 349)  LC_6 Logic Functioning bit
 (41 13)  (533 349)  (533 349)  LC_6 Logic Functioning bit
 (43 13)  (535 349)  (535 349)  LC_6 Logic Functioning bit
 (45 13)  (537 349)  (537 349)  LC_6 Logic Functioning bit
 (0 14)  (492 350)  (492 350)  routing T_10_21.glb_netwk_4 <X> T_10_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 350)  (493 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (28 14)  (520 350)  (520 350)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 350)  (521 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 350)  (522 350)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 350)  (524 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 350)  (526 350)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 350)  (528 350)  LC_7 Logic Functioning bit
 (38 14)  (530 350)  (530 350)  LC_7 Logic Functioning bit
 (45 14)  (537 350)  (537 350)  LC_7 Logic Functioning bit
 (30 15)  (522 351)  (522 351)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 351)  (523 351)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 351)  (528 351)  LC_7 Logic Functioning bit
 (38 15)  (530 351)  (530 351)  LC_7 Logic Functioning bit
 (45 15)  (537 351)  (537 351)  LC_7 Logic Functioning bit


LogicTile_11_21

 (15 0)  (561 336)  (561 336)  routing T_11_21.sp4_h_r_1 <X> T_11_21.lc_trk_g0_1
 (16 0)  (562 336)  (562 336)  routing T_11_21.sp4_h_r_1 <X> T_11_21.lc_trk_g0_1
 (17 0)  (563 336)  (563 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (18 1)  (564 337)  (564 337)  routing T_11_21.sp4_h_r_1 <X> T_11_21.lc_trk_g0_1
 (1 2)  (547 338)  (547 338)  routing T_11_21.glb_netwk_5 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (2 2)  (548 338)  (548 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (546 339)  (546 339)  routing T_11_21.glb_netwk_5 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (8 3)  (554 339)  (554 339)  routing T_11_21.sp4_h_r_7 <X> T_11_21.sp4_v_t_36
 (9 3)  (555 339)  (555 339)  routing T_11_21.sp4_h_r_7 <X> T_11_21.sp4_v_t_36
 (10 3)  (556 339)  (556 339)  routing T_11_21.sp4_h_r_7 <X> T_11_21.sp4_v_t_36
 (4 4)  (550 340)  (550 340)  routing T_11_21.sp4_h_l_38 <X> T_11_21.sp4_v_b_3
 (8 4)  (554 340)  (554 340)  routing T_11_21.sp4_v_b_4 <X> T_11_21.sp4_h_r_4
 (9 4)  (555 340)  (555 340)  routing T_11_21.sp4_v_b_4 <X> T_11_21.sp4_h_r_4
 (29 4)  (575 340)  (575 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 340)  (578 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 340)  (579 340)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 340)  (580 340)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 340)  (582 340)  LC_2 Logic Functioning bit
 (37 4)  (583 340)  (583 340)  LC_2 Logic Functioning bit
 (38 4)  (584 340)  (584 340)  LC_2 Logic Functioning bit
 (39 4)  (585 340)  (585 340)  LC_2 Logic Functioning bit
 (40 4)  (586 340)  (586 340)  LC_2 Logic Functioning bit
 (42 4)  (588 340)  (588 340)  LC_2 Logic Functioning bit
 (45 4)  (591 340)  (591 340)  LC_2 Logic Functioning bit
 (5 5)  (551 341)  (551 341)  routing T_11_21.sp4_h_l_38 <X> T_11_21.sp4_v_b_3
 (26 5)  (572 341)  (572 341)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 341)  (574 341)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 341)  (575 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 341)  (577 341)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 341)  (582 341)  LC_2 Logic Functioning bit
 (37 5)  (583 341)  (583 341)  LC_2 Logic Functioning bit
 (38 5)  (584 341)  (584 341)  LC_2 Logic Functioning bit
 (39 5)  (585 341)  (585 341)  LC_2 Logic Functioning bit
 (40 5)  (586 341)  (586 341)  LC_2 Logic Functioning bit
 (41 5)  (587 341)  (587 341)  LC_2 Logic Functioning bit
 (42 5)  (588 341)  (588 341)  LC_2 Logic Functioning bit
 (43 5)  (589 341)  (589 341)  LC_2 Logic Functioning bit
 (44 5)  (590 341)  (590 341)  LC_2 Logic Functioning bit
 (45 5)  (591 341)  (591 341)  LC_2 Logic Functioning bit
 (25 8)  (571 344)  (571 344)  routing T_11_21.rgt_op_2 <X> T_11_21.lc_trk_g2_2
 (22 9)  (568 345)  (568 345)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (570 345)  (570 345)  routing T_11_21.rgt_op_2 <X> T_11_21.lc_trk_g2_2
 (25 12)  (571 348)  (571 348)  routing T_11_21.wire_logic_cluster/lc_2/out <X> T_11_21.lc_trk_g3_2
 (6 13)  (552 349)  (552 349)  routing T_11_21.sp4_h_l_44 <X> T_11_21.sp4_h_r_9
 (22 13)  (568 349)  (568 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (546 350)  (546 350)  routing T_11_21.glb_netwk_4 <X> T_11_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 350)  (547 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (554 350)  (554 350)  routing T_11_21.sp4_h_r_10 <X> T_11_21.sp4_h_l_47


LogicTile_12_21

 (9 0)  (609 336)  (609 336)  routing T_12_21.sp4_v_t_36 <X> T_12_21.sp4_h_r_1
 (15 0)  (615 336)  (615 336)  routing T_12_21.sp12_h_r_1 <X> T_12_21.lc_trk_g0_1
 (17 0)  (617 336)  (617 336)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (618 336)  (618 336)  routing T_12_21.sp12_h_r_1 <X> T_12_21.lc_trk_g0_1
 (22 0)  (622 336)  (622 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (623 336)  (623 336)  routing T_12_21.sp4_h_r_3 <X> T_12_21.lc_trk_g0_3
 (24 0)  (624 336)  (624 336)  routing T_12_21.sp4_h_r_3 <X> T_12_21.lc_trk_g0_3
 (14 1)  (614 337)  (614 337)  routing T_12_21.top_op_0 <X> T_12_21.lc_trk_g0_0
 (15 1)  (615 337)  (615 337)  routing T_12_21.top_op_0 <X> T_12_21.lc_trk_g0_0
 (17 1)  (617 337)  (617 337)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (618 337)  (618 337)  routing T_12_21.sp12_h_r_1 <X> T_12_21.lc_trk_g0_1
 (21 1)  (621 337)  (621 337)  routing T_12_21.sp4_h_r_3 <X> T_12_21.lc_trk_g0_3
 (25 2)  (625 338)  (625 338)  routing T_12_21.sp4_h_r_14 <X> T_12_21.lc_trk_g0_6
 (14 3)  (614 339)  (614 339)  routing T_12_21.top_op_4 <X> T_12_21.lc_trk_g0_4
 (15 3)  (615 339)  (615 339)  routing T_12_21.top_op_4 <X> T_12_21.lc_trk_g0_4
 (17 3)  (617 339)  (617 339)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (622 339)  (622 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (623 339)  (623 339)  routing T_12_21.sp4_h_r_14 <X> T_12_21.lc_trk_g0_6
 (24 3)  (624 339)  (624 339)  routing T_12_21.sp4_h_r_14 <X> T_12_21.lc_trk_g0_6
 (2 4)  (602 340)  (602 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (26 4)  (626 340)  (626 340)  routing T_12_21.lc_trk_g0_4 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 340)  (629 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 340)  (632 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 340)  (634 340)  routing T_12_21.lc_trk_g1_0 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (14 5)  (614 341)  (614 341)  routing T_12_21.sp4_h_r_0 <X> T_12_21.lc_trk_g1_0
 (15 5)  (615 341)  (615 341)  routing T_12_21.sp4_h_r_0 <X> T_12_21.lc_trk_g1_0
 (16 5)  (616 341)  (616 341)  routing T_12_21.sp4_h_r_0 <X> T_12_21.lc_trk_g1_0
 (17 5)  (617 341)  (617 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (29 5)  (629 341)  (629 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 341)  (630 341)  routing T_12_21.lc_trk_g0_3 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (41 5)  (641 341)  (641 341)  LC_2 Logic Functioning bit
 (43 5)  (643 341)  (643 341)  LC_2 Logic Functioning bit
 (14 6)  (614 342)  (614 342)  routing T_12_21.sp4_h_l_9 <X> T_12_21.lc_trk_g1_4
 (26 6)  (626 342)  (626 342)  routing T_12_21.lc_trk_g1_4 <X> T_12_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 342)  (629 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 342)  (630 342)  routing T_12_21.lc_trk_g0_4 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 342)  (631 342)  routing T_12_21.lc_trk_g0_6 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 342)  (632 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 342)  (636 342)  LC_3 Logic Functioning bit
 (37 6)  (637 342)  (637 342)  LC_3 Logic Functioning bit
 (14 7)  (614 343)  (614 343)  routing T_12_21.sp4_h_l_9 <X> T_12_21.lc_trk_g1_4
 (15 7)  (615 343)  (615 343)  routing T_12_21.sp4_h_l_9 <X> T_12_21.lc_trk_g1_4
 (16 7)  (616 343)  (616 343)  routing T_12_21.sp4_h_l_9 <X> T_12_21.lc_trk_g1_4
 (17 7)  (617 343)  (617 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (27 7)  (627 343)  (627 343)  routing T_12_21.lc_trk_g1_4 <X> T_12_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 343)  (629 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 343)  (631 343)  routing T_12_21.lc_trk_g0_6 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 343)  (632 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (633 343)  (633 343)  routing T_12_21.lc_trk_g2_1 <X> T_12_21.input_2_3
 (36 7)  (636 343)  (636 343)  LC_3 Logic Functioning bit
 (37 7)  (637 343)  (637 343)  LC_3 Logic Functioning bit
 (38 7)  (638 343)  (638 343)  LC_3 Logic Functioning bit
 (15 8)  (615 344)  (615 344)  routing T_12_21.tnr_op_1 <X> T_12_21.lc_trk_g2_1
 (17 8)  (617 344)  (617 344)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (11 10)  (611 346)  (611 346)  routing T_12_21.sp4_h_r_2 <X> T_12_21.sp4_v_t_45
 (13 10)  (613 346)  (613 346)  routing T_12_21.sp4_h_r_2 <X> T_12_21.sp4_v_t_45
 (12 11)  (612 347)  (612 347)  routing T_12_21.sp4_h_r_2 <X> T_12_21.sp4_v_t_45
 (29 12)  (629 348)  (629 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (35 12)  (635 348)  (635 348)  routing T_12_21.lc_trk_g0_6 <X> T_12_21.input_2_6
 (38 12)  (638 348)  (638 348)  LC_6 Logic Functioning bit
 (41 12)  (641 348)  (641 348)  LC_6 Logic Functioning bit
 (29 13)  (629 349)  (629 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (632 349)  (632 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (635 349)  (635 349)  routing T_12_21.lc_trk_g0_6 <X> T_12_21.input_2_6
 (37 13)  (637 349)  (637 349)  LC_6 Logic Functioning bit
 (39 13)  (639 349)  (639 349)  LC_6 Logic Functioning bit
 (40 13)  (640 349)  (640 349)  LC_6 Logic Functioning bit
 (42 13)  (642 349)  (642 349)  LC_6 Logic Functioning bit
 (47 13)  (647 349)  (647 349)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44


LogicTile_13_21

 (0 0)  (654 336)  (654 336)  Negative Clock bit

 (32 0)  (686 336)  (686 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 336)  (688 336)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 336)  (690 336)  LC_0 Logic Functioning bit
 (37 0)  (691 336)  (691 336)  LC_0 Logic Functioning bit
 (38 0)  (692 336)  (692 336)  LC_0 Logic Functioning bit
 (39 0)  (693 336)  (693 336)  LC_0 Logic Functioning bit
 (45 0)  (699 336)  (699 336)  LC_0 Logic Functioning bit
 (48 0)  (702 336)  (702 336)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (31 1)  (685 337)  (685 337)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 337)  (690 337)  LC_0 Logic Functioning bit
 (37 1)  (691 337)  (691 337)  LC_0 Logic Functioning bit
 (38 1)  (692 337)  (692 337)  LC_0 Logic Functioning bit
 (39 1)  (693 337)  (693 337)  LC_0 Logic Functioning bit
 (45 1)  (699 337)  (699 337)  LC_0 Logic Functioning bit
 (1 2)  (655 338)  (655 338)  routing T_13_21.glb_netwk_5 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (3 2)  (657 338)  (657 338)  routing T_13_21.sp12_h_r_0 <X> T_13_21.sp12_h_l_23
 (32 2)  (686 338)  (686 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 338)  (687 338)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 338)  (688 338)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 338)  (690 338)  LC_1 Logic Functioning bit
 (37 2)  (691 338)  (691 338)  LC_1 Logic Functioning bit
 (38 2)  (692 338)  (692 338)  LC_1 Logic Functioning bit
 (39 2)  (693 338)  (693 338)  LC_1 Logic Functioning bit
 (45 2)  (699 338)  (699 338)  LC_1 Logic Functioning bit
 (0 3)  (654 339)  (654 339)  routing T_13_21.glb_netwk_5 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (3 3)  (657 339)  (657 339)  routing T_13_21.sp12_h_r_0 <X> T_13_21.sp12_h_l_23
 (11 3)  (665 339)  (665 339)  routing T_13_21.sp4_h_r_2 <X> T_13_21.sp4_h_l_39
 (31 3)  (685 339)  (685 339)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 339)  (690 339)  LC_1 Logic Functioning bit
 (37 3)  (691 339)  (691 339)  LC_1 Logic Functioning bit
 (38 3)  (692 339)  (692 339)  LC_1 Logic Functioning bit
 (39 3)  (693 339)  (693 339)  LC_1 Logic Functioning bit
 (45 3)  (699 339)  (699 339)  LC_1 Logic Functioning bit
 (46 3)  (700 339)  (700 339)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (701 339)  (701 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (705 339)  (705 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (668 340)  (668 340)  routing T_13_21.wire_logic_cluster/lc_0/out <X> T_13_21.lc_trk_g1_0
 (32 4)  (686 340)  (686 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 340)  (688 340)  routing T_13_21.lc_trk_g1_0 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (40 4)  (694 340)  (694 340)  LC_2 Logic Functioning bit
 (41 4)  (695 340)  (695 340)  LC_2 Logic Functioning bit
 (42 4)  (696 340)  (696 340)  LC_2 Logic Functioning bit
 (43 4)  (697 340)  (697 340)  LC_2 Logic Functioning bit
 (45 4)  (699 340)  (699 340)  LC_2 Logic Functioning bit
 (11 5)  (665 341)  (665 341)  routing T_13_21.sp4_h_l_44 <X> T_13_21.sp4_h_r_5
 (13 5)  (667 341)  (667 341)  routing T_13_21.sp4_h_l_44 <X> T_13_21.sp4_h_r_5
 (17 5)  (671 341)  (671 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (676 341)  (676 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (677 341)  (677 341)  routing T_13_21.sp4_v_b_18 <X> T_13_21.lc_trk_g1_2
 (24 5)  (678 341)  (678 341)  routing T_13_21.sp4_v_b_18 <X> T_13_21.lc_trk_g1_2
 (40 5)  (694 341)  (694 341)  LC_2 Logic Functioning bit
 (41 5)  (695 341)  (695 341)  LC_2 Logic Functioning bit
 (42 5)  (696 341)  (696 341)  LC_2 Logic Functioning bit
 (43 5)  (697 341)  (697 341)  LC_2 Logic Functioning bit
 (44 5)  (698 341)  (698 341)  LC_2 Logic Functioning bit
 (45 5)  (699 341)  (699 341)  LC_2 Logic Functioning bit
 (48 5)  (702 341)  (702 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (21 12)  (675 348)  (675 348)  routing T_13_21.sp4_v_t_14 <X> T_13_21.lc_trk_g3_3
 (22 12)  (676 348)  (676 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (677 348)  (677 348)  routing T_13_21.sp4_v_t_14 <X> T_13_21.lc_trk_g3_3
 (0 14)  (654 350)  (654 350)  routing T_13_21.glb_netwk_4 <X> T_13_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 350)  (655 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_21

 (17 0)  (725 336)  (725 336)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (726 336)  (726 336)  routing T_14_21.bnr_op_1 <X> T_14_21.lc_trk_g0_1
 (21 0)  (729 336)  (729 336)  routing T_14_21.sp4_v_b_11 <X> T_14_21.lc_trk_g0_3
 (22 0)  (730 336)  (730 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (731 336)  (731 336)  routing T_14_21.sp4_v_b_11 <X> T_14_21.lc_trk_g0_3
 (27 0)  (735 336)  (735 336)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 336)  (737 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 336)  (738 336)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 336)  (740 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 336)  (741 336)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 336)  (742 336)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (18 1)  (726 337)  (726 337)  routing T_14_21.bnr_op_1 <X> T_14_21.lc_trk_g0_1
 (21 1)  (729 337)  (729 337)  routing T_14_21.sp4_v_b_11 <X> T_14_21.lc_trk_g0_3
 (26 1)  (734 337)  (734 337)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 337)  (736 337)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 337)  (737 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 337)  (738 337)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 337)  (739 337)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 337)  (740 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (741 337)  (741 337)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.input_2_0
 (34 1)  (742 337)  (742 337)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.input_2_0
 (35 1)  (743 337)  (743 337)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.input_2_0
 (41 1)  (749 337)  (749 337)  LC_0 Logic Functioning bit
 (1 2)  (709 338)  (709 338)  routing T_14_21.glb_netwk_5 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (13 2)  (721 338)  (721 338)  routing T_14_21.sp4_h_r_2 <X> T_14_21.sp4_v_t_39
 (14 2)  (722 338)  (722 338)  routing T_14_21.wire_logic_cluster/lc_4/out <X> T_14_21.lc_trk_g0_4
 (15 2)  (723 338)  (723 338)  routing T_14_21.sp12_h_r_5 <X> T_14_21.lc_trk_g0_5
 (17 2)  (725 338)  (725 338)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (726 338)  (726 338)  routing T_14_21.sp12_h_r_5 <X> T_14_21.lc_trk_g0_5
 (27 2)  (735 338)  (735 338)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 338)  (737 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 338)  (738 338)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 338)  (739 338)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 338)  (740 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (43 2)  (751 338)  (751 338)  LC_1 Logic Functioning bit
 (50 2)  (758 338)  (758 338)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (708 339)  (708 339)  routing T_14_21.glb_netwk_5 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (12 3)  (720 339)  (720 339)  routing T_14_21.sp4_h_r_2 <X> T_14_21.sp4_v_t_39
 (17 3)  (725 339)  (725 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (726 339)  (726 339)  routing T_14_21.sp12_h_r_5 <X> T_14_21.lc_trk_g0_5
 (43 3)  (751 339)  (751 339)  LC_1 Logic Functioning bit
 (14 4)  (722 340)  (722 340)  routing T_14_21.sp4_h_l_5 <X> T_14_21.lc_trk_g1_0
 (21 4)  (729 340)  (729 340)  routing T_14_21.wire_logic_cluster/lc_3/out <X> T_14_21.lc_trk_g1_3
 (22 4)  (730 340)  (730 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (734 340)  (734 340)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 340)  (737 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 340)  (738 340)  routing T_14_21.lc_trk_g0_5 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 340)  (739 340)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 340)  (740 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 340)  (741 340)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 340)  (742 340)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 340)  (744 340)  LC_2 Logic Functioning bit
 (37 4)  (745 340)  (745 340)  LC_2 Logic Functioning bit
 (38 4)  (746 340)  (746 340)  LC_2 Logic Functioning bit
 (39 4)  (747 340)  (747 340)  LC_2 Logic Functioning bit
 (43 4)  (751 340)  (751 340)  LC_2 Logic Functioning bit
 (48 4)  (756 340)  (756 340)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (758 340)  (758 340)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (722 341)  (722 341)  routing T_14_21.sp4_h_l_5 <X> T_14_21.lc_trk_g1_0
 (15 5)  (723 341)  (723 341)  routing T_14_21.sp4_h_l_5 <X> T_14_21.lc_trk_g1_0
 (16 5)  (724 341)  (724 341)  routing T_14_21.sp4_h_l_5 <X> T_14_21.lc_trk_g1_0
 (17 5)  (725 341)  (725 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (26 5)  (734 341)  (734 341)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 341)  (735 341)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 341)  (737 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 341)  (739 341)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 341)  (744 341)  LC_2 Logic Functioning bit
 (37 5)  (745 341)  (745 341)  LC_2 Logic Functioning bit
 (38 5)  (746 341)  (746 341)  LC_2 Logic Functioning bit
 (39 5)  (747 341)  (747 341)  LC_2 Logic Functioning bit
 (51 5)  (759 341)  (759 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (723 342)  (723 342)  routing T_14_21.sp4_v_b_21 <X> T_14_21.lc_trk_g1_5
 (16 6)  (724 342)  (724 342)  routing T_14_21.sp4_v_b_21 <X> T_14_21.lc_trk_g1_5
 (17 6)  (725 342)  (725 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (730 342)  (730 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (731 342)  (731 342)  routing T_14_21.sp4_h_r_7 <X> T_14_21.lc_trk_g1_7
 (24 6)  (732 342)  (732 342)  routing T_14_21.sp4_h_r_7 <X> T_14_21.lc_trk_g1_7
 (25 6)  (733 342)  (733 342)  routing T_14_21.sp4_h_l_11 <X> T_14_21.lc_trk_g1_6
 (26 6)  (734 342)  (734 342)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 342)  (736 342)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 342)  (737 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 342)  (739 342)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 342)  (740 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (748 342)  (748 342)  LC_3 Logic Functioning bit
 (42 6)  (750 342)  (750 342)  LC_3 Logic Functioning bit
 (21 7)  (729 343)  (729 343)  routing T_14_21.sp4_h_r_7 <X> T_14_21.lc_trk_g1_7
 (22 7)  (730 343)  (730 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (731 343)  (731 343)  routing T_14_21.sp4_h_l_11 <X> T_14_21.lc_trk_g1_6
 (24 7)  (732 343)  (732 343)  routing T_14_21.sp4_h_l_11 <X> T_14_21.lc_trk_g1_6
 (25 7)  (733 343)  (733 343)  routing T_14_21.sp4_h_l_11 <X> T_14_21.lc_trk_g1_6
 (26 7)  (734 343)  (734 343)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 343)  (735 343)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 343)  (736 343)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 343)  (737 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 343)  (738 343)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (46 7)  (754 343)  (754 343)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (47 7)  (755 343)  (755 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (15 8)  (723 344)  (723 344)  routing T_14_21.sp4_h_r_25 <X> T_14_21.lc_trk_g2_1
 (16 8)  (724 344)  (724 344)  routing T_14_21.sp4_h_r_25 <X> T_14_21.lc_trk_g2_1
 (17 8)  (725 344)  (725 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (32 8)  (740 344)  (740 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (40 8)  (748 344)  (748 344)  LC_4 Logic Functioning bit
 (41 8)  (749 344)  (749 344)  LC_4 Logic Functioning bit
 (42 8)  (750 344)  (750 344)  LC_4 Logic Functioning bit
 (43 8)  (751 344)  (751 344)  LC_4 Logic Functioning bit
 (45 8)  (753 344)  (753 344)  LC_4 Logic Functioning bit
 (46 8)  (754 344)  (754 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (18 9)  (726 345)  (726 345)  routing T_14_21.sp4_h_r_25 <X> T_14_21.lc_trk_g2_1
 (22 9)  (730 345)  (730 345)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (732 345)  (732 345)  routing T_14_21.tnr_op_2 <X> T_14_21.lc_trk_g2_2
 (31 9)  (739 345)  (739 345)  routing T_14_21.lc_trk_g0_3 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (40 9)  (748 345)  (748 345)  LC_4 Logic Functioning bit
 (41 9)  (749 345)  (749 345)  LC_4 Logic Functioning bit
 (42 9)  (750 345)  (750 345)  LC_4 Logic Functioning bit
 (43 9)  (751 345)  (751 345)  LC_4 Logic Functioning bit
 (45 9)  (753 345)  (753 345)  LC_4 Logic Functioning bit
 (27 10)  (735 346)  (735 346)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 346)  (736 346)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 346)  (737 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 346)  (739 346)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 346)  (740 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 346)  (742 346)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 346)  (745 346)  LC_5 Logic Functioning bit
 (46 10)  (754 346)  (754 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (26 11)  (734 347)  (734 347)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 347)  (735 347)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 347)  (736 347)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 347)  (737 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 347)  (738 347)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 347)  (739 347)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 347)  (740 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (5 12)  (713 348)  (713 348)  routing T_14_21.sp4_h_l_43 <X> T_14_21.sp4_h_r_9
 (8 12)  (716 348)  (716 348)  routing T_14_21.sp4_v_b_4 <X> T_14_21.sp4_h_r_10
 (9 12)  (717 348)  (717 348)  routing T_14_21.sp4_v_b_4 <X> T_14_21.sp4_h_r_10
 (10 12)  (718 348)  (718 348)  routing T_14_21.sp4_v_b_4 <X> T_14_21.sp4_h_r_10
 (12 12)  (720 348)  (720 348)  routing T_14_21.sp4_v_t_46 <X> T_14_21.sp4_h_r_11
 (22 12)  (730 348)  (730 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (731 348)  (731 348)  routing T_14_21.sp4_v_t_30 <X> T_14_21.lc_trk_g3_3
 (24 12)  (732 348)  (732 348)  routing T_14_21.sp4_v_t_30 <X> T_14_21.lc_trk_g3_3
 (25 12)  (733 348)  (733 348)  routing T_14_21.sp4_h_r_42 <X> T_14_21.lc_trk_g3_2
 (27 12)  (735 348)  (735 348)  routing T_14_21.lc_trk_g1_0 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 348)  (737 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 348)  (740 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 348)  (741 348)  routing T_14_21.lc_trk_g2_1 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 348)  (745 348)  LC_6 Logic Functioning bit
 (39 12)  (747 348)  (747 348)  LC_6 Logic Functioning bit
 (40 12)  (748 348)  (748 348)  LC_6 Logic Functioning bit
 (42 12)  (750 348)  (750 348)  LC_6 Logic Functioning bit
 (50 12)  (758 348)  (758 348)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (759 348)  (759 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (712 349)  (712 349)  routing T_14_21.sp4_h_l_43 <X> T_14_21.sp4_h_r_9
 (22 13)  (730 349)  (730 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (731 349)  (731 349)  routing T_14_21.sp4_h_r_42 <X> T_14_21.lc_trk_g3_2
 (24 13)  (732 349)  (732 349)  routing T_14_21.sp4_h_r_42 <X> T_14_21.lc_trk_g3_2
 (25 13)  (733 349)  (733 349)  routing T_14_21.sp4_h_r_42 <X> T_14_21.lc_trk_g3_2
 (26 13)  (734 349)  (734 349)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 349)  (735 349)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 349)  (737 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (39 13)  (747 349)  (747 349)  LC_6 Logic Functioning bit
 (40 13)  (748 349)  (748 349)  LC_6 Logic Functioning bit
 (42 13)  (750 349)  (750 349)  LC_6 Logic Functioning bit
 (0 14)  (708 350)  (708 350)  routing T_14_21.glb_netwk_4 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 350)  (709 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (730 351)  (730 351)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (732 351)  (732 351)  routing T_14_21.tnr_op_6 <X> T_14_21.lc_trk_g3_6


LogicTile_15_21

 (8 0)  (770 336)  (770 336)  routing T_15_21.sp4_v_b_1 <X> T_15_21.sp4_h_r_1
 (9 0)  (771 336)  (771 336)  routing T_15_21.sp4_v_b_1 <X> T_15_21.sp4_h_r_1
 (14 0)  (776 336)  (776 336)  routing T_15_21.wire_logic_cluster/lc_0/out <X> T_15_21.lc_trk_g0_0
 (15 0)  (777 336)  (777 336)  routing T_15_21.top_op_1 <X> T_15_21.lc_trk_g0_1
 (17 0)  (779 336)  (779 336)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (783 336)  (783 336)  routing T_15_21.wire_logic_cluster/lc_3/out <X> T_15_21.lc_trk_g0_3
 (22 0)  (784 336)  (784 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (788 336)  (788 336)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 336)  (791 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 336)  (794 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 336)  (795 336)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 336)  (796 336)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 336)  (797 336)  routing T_15_21.lc_trk_g0_4 <X> T_15_21.input_2_0
 (39 0)  (801 336)  (801 336)  LC_0 Logic Functioning bit
 (40 0)  (802 336)  (802 336)  LC_0 Logic Functioning bit
 (4 1)  (766 337)  (766 337)  routing T_15_21.sp4_h_l_41 <X> T_15_21.sp4_h_r_0
 (6 1)  (768 337)  (768 337)  routing T_15_21.sp4_h_l_41 <X> T_15_21.sp4_h_r_0
 (13 1)  (775 337)  (775 337)  routing T_15_21.sp4_v_t_44 <X> T_15_21.sp4_h_r_2
 (17 1)  (779 337)  (779 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (780 337)  (780 337)  routing T_15_21.top_op_1 <X> T_15_21.lc_trk_g0_1
 (22 1)  (784 337)  (784 337)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (786 337)  (786 337)  routing T_15_21.top_op_2 <X> T_15_21.lc_trk_g0_2
 (25 1)  (787 337)  (787 337)  routing T_15_21.top_op_2 <X> T_15_21.lc_trk_g0_2
 (26 1)  (788 337)  (788 337)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 337)  (790 337)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 337)  (791 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 337)  (793 337)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 337)  (794 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (39 1)  (801 337)  (801 337)  LC_0 Logic Functioning bit
 (40 1)  (802 337)  (802 337)  LC_0 Logic Functioning bit
 (41 1)  (803 337)  (803 337)  LC_0 Logic Functioning bit
 (9 2)  (771 338)  (771 338)  routing T_15_21.sp4_h_r_10 <X> T_15_21.sp4_h_l_36
 (10 2)  (772 338)  (772 338)  routing T_15_21.sp4_h_r_10 <X> T_15_21.sp4_h_l_36
 (14 2)  (776 338)  (776 338)  routing T_15_21.lft_op_4 <X> T_15_21.lc_trk_g0_4
 (21 2)  (783 338)  (783 338)  routing T_15_21.sp4_h_l_2 <X> T_15_21.lc_trk_g0_7
 (22 2)  (784 338)  (784 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (785 338)  (785 338)  routing T_15_21.sp4_h_l_2 <X> T_15_21.lc_trk_g0_7
 (24 2)  (786 338)  (786 338)  routing T_15_21.sp4_h_l_2 <X> T_15_21.lc_trk_g0_7
 (27 2)  (789 338)  (789 338)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 338)  (790 338)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 338)  (791 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 338)  (792 338)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 338)  (794 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 338)  (795 338)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 338)  (796 338)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 338)  (799 338)  LC_1 Logic Functioning bit
 (42 2)  (804 338)  (804 338)  LC_1 Logic Functioning bit
 (15 3)  (777 339)  (777 339)  routing T_15_21.lft_op_4 <X> T_15_21.lc_trk_g0_4
 (17 3)  (779 339)  (779 339)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (784 339)  (784 339)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (786 339)  (786 339)  routing T_15_21.bot_op_6 <X> T_15_21.lc_trk_g0_6
 (29 3)  (791 339)  (791 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 339)  (792 339)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 339)  (793 339)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 339)  (794 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (795 339)  (795 339)  routing T_15_21.lc_trk_g2_1 <X> T_15_21.input_2_1
 (36 3)  (798 339)  (798 339)  LC_1 Logic Functioning bit
 (42 3)  (804 339)  (804 339)  LC_1 Logic Functioning bit
 (43 3)  (805 339)  (805 339)  LC_1 Logic Functioning bit
 (21 4)  (783 340)  (783 340)  routing T_15_21.lft_op_3 <X> T_15_21.lc_trk_g1_3
 (22 4)  (784 340)  (784 340)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 340)  (786 340)  routing T_15_21.lft_op_3 <X> T_15_21.lc_trk_g1_3
 (31 4)  (793 340)  (793 340)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 340)  (794 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 340)  (795 340)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 340)  (798 340)  LC_2 Logic Functioning bit
 (38 4)  (800 340)  (800 340)  LC_2 Logic Functioning bit
 (26 5)  (788 341)  (788 341)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 341)  (789 341)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 341)  (791 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (799 341)  (799 341)  LC_2 Logic Functioning bit
 (39 5)  (801 341)  (801 341)  LC_2 Logic Functioning bit
 (4 6)  (766 342)  (766 342)  routing T_15_21.sp4_v_b_7 <X> T_15_21.sp4_v_t_38
 (6 6)  (768 342)  (768 342)  routing T_15_21.sp4_v_b_7 <X> T_15_21.sp4_v_t_38
 (22 6)  (784 342)  (784 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (28 6)  (790 342)  (790 342)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 342)  (791 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 342)  (794 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 342)  (795 342)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 342)  (796 342)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (42 6)  (804 342)  (804 342)  LC_3 Logic Functioning bit
 (50 6)  (812 342)  (812 342)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (783 343)  (783 343)  routing T_15_21.sp4_r_v_b_31 <X> T_15_21.lc_trk_g1_7
 (22 7)  (784 343)  (784 343)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (786 343)  (786 343)  routing T_15_21.top_op_6 <X> T_15_21.lc_trk_g1_6
 (25 7)  (787 343)  (787 343)  routing T_15_21.top_op_6 <X> T_15_21.lc_trk_g1_6
 (26 7)  (788 343)  (788 343)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 343)  (789 343)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 343)  (790 343)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 343)  (791 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 343)  (792 343)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (16 8)  (778 344)  (778 344)  routing T_15_21.sp4_v_b_33 <X> T_15_21.lc_trk_g2_1
 (17 8)  (779 344)  (779 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (780 344)  (780 344)  routing T_15_21.sp4_v_b_33 <X> T_15_21.lc_trk_g2_1
 (22 8)  (784 344)  (784 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (785 344)  (785 344)  routing T_15_21.sp4_h_r_27 <X> T_15_21.lc_trk_g2_3
 (24 8)  (786 344)  (786 344)  routing T_15_21.sp4_h_r_27 <X> T_15_21.lc_trk_g2_3
 (25 8)  (787 344)  (787 344)  routing T_15_21.rgt_op_2 <X> T_15_21.lc_trk_g2_2
 (28 8)  (790 344)  (790 344)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 344)  (791 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 344)  (792 344)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 344)  (793 344)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 344)  (794 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (18 9)  (780 345)  (780 345)  routing T_15_21.sp4_v_b_33 <X> T_15_21.lc_trk_g2_1
 (21 9)  (783 345)  (783 345)  routing T_15_21.sp4_h_r_27 <X> T_15_21.lc_trk_g2_3
 (22 9)  (784 345)  (784 345)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (786 345)  (786 345)  routing T_15_21.rgt_op_2 <X> T_15_21.lc_trk_g2_2
 (29 9)  (791 345)  (791 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 345)  (793 345)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 345)  (798 345)  LC_4 Logic Functioning bit
 (38 9)  (800 345)  (800 345)  LC_4 Logic Functioning bit
 (17 10)  (779 346)  (779 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (788 346)  (788 346)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 346)  (791 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 346)  (793 346)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 346)  (794 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (799 346)  (799 346)  LC_5 Logic Functioning bit
 (50 10)  (812 346)  (812 346)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (784 347)  (784 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (788 347)  (788 347)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 347)  (789 347)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 347)  (791 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 347)  (792 347)  routing T_15_21.lc_trk_g0_2 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 347)  (793 347)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (17 12)  (779 348)  (779 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 348)  (780 348)  routing T_15_21.wire_logic_cluster/lc_1/out <X> T_15_21.lc_trk_g3_1
 (21 12)  (783 348)  (783 348)  routing T_15_21.rgt_op_3 <X> T_15_21.lc_trk_g3_3
 (22 12)  (784 348)  (784 348)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (786 348)  (786 348)  routing T_15_21.rgt_op_3 <X> T_15_21.lc_trk_g3_3
 (26 12)  (788 348)  (788 348)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 348)  (791 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 348)  (794 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 348)  (795 348)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 348)  (798 348)  LC_6 Logic Functioning bit
 (37 12)  (799 348)  (799 348)  LC_6 Logic Functioning bit
 (38 12)  (800 348)  (800 348)  LC_6 Logic Functioning bit
 (39 12)  (801 348)  (801 348)  LC_6 Logic Functioning bit
 (41 12)  (803 348)  (803 348)  LC_6 Logic Functioning bit
 (42 12)  (804 348)  (804 348)  LC_6 Logic Functioning bit
 (43 12)  (805 348)  (805 348)  LC_6 Logic Functioning bit
 (47 12)  (809 348)  (809 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (812 348)  (812 348)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (784 349)  (784 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (788 349)  (788 349)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 349)  (789 349)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 349)  (791 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 349)  (792 349)  routing T_15_21.lc_trk_g0_3 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 349)  (793 349)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 349)  (798 349)  LC_6 Logic Functioning bit
 (37 13)  (799 349)  (799 349)  LC_6 Logic Functioning bit
 (38 13)  (800 349)  (800 349)  LC_6 Logic Functioning bit
 (39 13)  (801 349)  (801 349)  LC_6 Logic Functioning bit
 (40 13)  (802 349)  (802 349)  LC_6 Logic Functioning bit
 (41 13)  (803 349)  (803 349)  LC_6 Logic Functioning bit
 (42 13)  (804 349)  (804 349)  LC_6 Logic Functioning bit
 (43 13)  (805 349)  (805 349)  LC_6 Logic Functioning bit
 (21 14)  (783 350)  (783 350)  routing T_15_21.rgt_op_7 <X> T_15_21.lc_trk_g3_7
 (22 14)  (784 350)  (784 350)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (786 350)  (786 350)  routing T_15_21.rgt_op_7 <X> T_15_21.lc_trk_g3_7


LogicTile_16_21

 (8 0)  (824 336)  (824 336)  routing T_16_21.sp4_v_b_1 <X> T_16_21.sp4_h_r_1
 (9 0)  (825 336)  (825 336)  routing T_16_21.sp4_v_b_1 <X> T_16_21.sp4_h_r_1
 (21 0)  (837 336)  (837 336)  routing T_16_21.wire_logic_cluster/lc_3/out <X> T_16_21.lc_trk_g0_3
 (22 0)  (838 336)  (838 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (842 336)  (842 336)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 336)  (843 336)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 336)  (844 336)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 336)  (845 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 336)  (848 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 336)  (849 336)  routing T_16_21.lc_trk_g2_1 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (40 0)  (856 336)  (856 336)  LC_0 Logic Functioning bit
 (26 1)  (842 337)  (842 337)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 337)  (843 337)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 337)  (845 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 337)  (848 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (849 337)  (849 337)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.input_2_0
 (34 1)  (850 337)  (850 337)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.input_2_0
 (35 1)  (851 337)  (851 337)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.input_2_0
 (1 2)  (817 338)  (817 338)  routing T_16_21.glb_netwk_5 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (6 2)  (822 338)  (822 338)  routing T_16_21.sp4_v_b_9 <X> T_16_21.sp4_v_t_37
 (11 2)  (827 338)  (827 338)  routing T_16_21.sp4_v_b_11 <X> T_16_21.sp4_v_t_39
 (32 2)  (848 338)  (848 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 338)  (849 338)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 338)  (850 338)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 338)  (852 338)  LC_1 Logic Functioning bit
 (37 2)  (853 338)  (853 338)  LC_1 Logic Functioning bit
 (38 2)  (854 338)  (854 338)  LC_1 Logic Functioning bit
 (39 2)  (855 338)  (855 338)  LC_1 Logic Functioning bit
 (45 2)  (861 338)  (861 338)  LC_1 Logic Functioning bit
 (0 3)  (816 339)  (816 339)  routing T_16_21.glb_netwk_5 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (5 3)  (821 339)  (821 339)  routing T_16_21.sp4_v_b_9 <X> T_16_21.sp4_v_t_37
 (12 3)  (828 339)  (828 339)  routing T_16_21.sp4_v_b_11 <X> T_16_21.sp4_v_t_39
 (31 3)  (847 339)  (847 339)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 339)  (852 339)  LC_1 Logic Functioning bit
 (37 3)  (853 339)  (853 339)  LC_1 Logic Functioning bit
 (38 3)  (854 339)  (854 339)  LC_1 Logic Functioning bit
 (39 3)  (855 339)  (855 339)  LC_1 Logic Functioning bit
 (45 3)  (861 339)  (861 339)  LC_1 Logic Functioning bit
 (3 4)  (819 340)  (819 340)  routing T_16_21.sp12_v_b_0 <X> T_16_21.sp12_h_r_0
 (32 4)  (848 340)  (848 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 340)  (849 340)  routing T_16_21.lc_trk_g2_1 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 340)  (852 340)  LC_2 Logic Functioning bit
 (37 4)  (853 340)  (853 340)  LC_2 Logic Functioning bit
 (38 4)  (854 340)  (854 340)  LC_2 Logic Functioning bit
 (39 4)  (855 340)  (855 340)  LC_2 Logic Functioning bit
 (41 4)  (857 340)  (857 340)  LC_2 Logic Functioning bit
 (43 4)  (859 340)  (859 340)  LC_2 Logic Functioning bit
 (45 4)  (861 340)  (861 340)  LC_2 Logic Functioning bit
 (3 5)  (819 341)  (819 341)  routing T_16_21.sp12_v_b_0 <X> T_16_21.sp12_h_r_0
 (26 5)  (842 341)  (842 341)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 341)  (843 341)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 341)  (844 341)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 341)  (845 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 341)  (852 341)  LC_2 Logic Functioning bit
 (37 5)  (853 341)  (853 341)  LC_2 Logic Functioning bit
 (38 5)  (854 341)  (854 341)  LC_2 Logic Functioning bit
 (39 5)  (855 341)  (855 341)  LC_2 Logic Functioning bit
 (40 5)  (856 341)  (856 341)  LC_2 Logic Functioning bit
 (42 5)  (858 341)  (858 341)  LC_2 Logic Functioning bit
 (44 5)  (860 341)  (860 341)  LC_2 Logic Functioning bit
 (45 5)  (861 341)  (861 341)  LC_2 Logic Functioning bit
 (5 6)  (821 342)  (821 342)  routing T_16_21.sp4_v_t_44 <X> T_16_21.sp4_h_l_38
 (21 6)  (837 342)  (837 342)  routing T_16_21.wire_logic_cluster/lc_7/out <X> T_16_21.lc_trk_g1_7
 (22 6)  (838 342)  (838 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (847 342)  (847 342)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 342)  (848 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 342)  (849 342)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 342)  (852 342)  LC_3 Logic Functioning bit
 (37 6)  (853 342)  (853 342)  LC_3 Logic Functioning bit
 (38 6)  (854 342)  (854 342)  LC_3 Logic Functioning bit
 (39 6)  (855 342)  (855 342)  LC_3 Logic Functioning bit
 (45 6)  (861 342)  (861 342)  LC_3 Logic Functioning bit
 (4 7)  (820 343)  (820 343)  routing T_16_21.sp4_v_t_44 <X> T_16_21.sp4_h_l_38
 (6 7)  (822 343)  (822 343)  routing T_16_21.sp4_v_t_44 <X> T_16_21.sp4_h_l_38
 (36 7)  (852 343)  (852 343)  LC_3 Logic Functioning bit
 (37 7)  (853 343)  (853 343)  LC_3 Logic Functioning bit
 (38 7)  (854 343)  (854 343)  LC_3 Logic Functioning bit
 (39 7)  (855 343)  (855 343)  LC_3 Logic Functioning bit
 (45 7)  (861 343)  (861 343)  LC_3 Logic Functioning bit
 (17 8)  (833 344)  (833 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 344)  (834 344)  routing T_16_21.wire_logic_cluster/lc_1/out <X> T_16_21.lc_trk_g2_1
 (28 8)  (844 344)  (844 344)  routing T_16_21.lc_trk_g2_1 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 344)  (845 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 344)  (848 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (40 8)  (856 344)  (856 344)  LC_4 Logic Functioning bit
 (42 8)  (858 344)  (858 344)  LC_4 Logic Functioning bit
 (51 8)  (867 344)  (867 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (31 9)  (847 345)  (847 345)  routing T_16_21.lc_trk_g0_3 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (40 9)  (856 345)  (856 345)  LC_4 Logic Functioning bit
 (42 9)  (858 345)  (858 345)  LC_4 Logic Functioning bit
 (25 10)  (841 346)  (841 346)  routing T_16_21.wire_logic_cluster/lc_6/out <X> T_16_21.lc_trk_g2_6
 (27 10)  (843 346)  (843 346)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 346)  (845 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 346)  (846 346)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 346)  (847 346)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 346)  (848 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 346)  (849 346)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (42 10)  (858 346)  (858 346)  LC_5 Logic Functioning bit
 (46 10)  (862 346)  (862 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (866 346)  (866 346)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (831 347)  (831 347)  routing T_16_21.tnr_op_4 <X> T_16_21.lc_trk_g2_4
 (17 11)  (833 347)  (833 347)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (838 347)  (838 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (846 347)  (846 347)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 347)  (847 347)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (42 11)  (858 347)  (858 347)  LC_5 Logic Functioning bit
 (21 12)  (837 348)  (837 348)  routing T_16_21.sp4_h_r_35 <X> T_16_21.lc_trk_g3_3
 (22 12)  (838 348)  (838 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (839 348)  (839 348)  routing T_16_21.sp4_h_r_35 <X> T_16_21.lc_trk_g3_3
 (24 12)  (840 348)  (840 348)  routing T_16_21.sp4_h_r_35 <X> T_16_21.lc_trk_g3_3
 (32 12)  (848 348)  (848 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 348)  (849 348)  routing T_16_21.lc_trk_g2_1 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 348)  (852 348)  LC_6 Logic Functioning bit
 (37 12)  (853 348)  (853 348)  LC_6 Logic Functioning bit
 (38 12)  (854 348)  (854 348)  LC_6 Logic Functioning bit
 (39 12)  (855 348)  (855 348)  LC_6 Logic Functioning bit
 (45 12)  (861 348)  (861 348)  LC_6 Logic Functioning bit
 (48 12)  (864 348)  (864 348)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (15 13)  (831 349)  (831 349)  routing T_16_21.tnr_op_0 <X> T_16_21.lc_trk_g3_0
 (17 13)  (833 349)  (833 349)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (36 13)  (852 349)  (852 349)  LC_6 Logic Functioning bit
 (37 13)  (853 349)  (853 349)  LC_6 Logic Functioning bit
 (38 13)  (854 349)  (854 349)  LC_6 Logic Functioning bit
 (39 13)  (855 349)  (855 349)  LC_6 Logic Functioning bit
 (44 13)  (860 349)  (860 349)  LC_6 Logic Functioning bit
 (45 13)  (861 349)  (861 349)  LC_6 Logic Functioning bit
 (48 13)  (864 349)  (864 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (816 350)  (816 350)  routing T_16_21.glb_netwk_4 <X> T_16_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 350)  (817 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (36 14)  (852 350)  (852 350)  LC_7 Logic Functioning bit
 (38 14)  (854 350)  (854 350)  LC_7 Logic Functioning bit
 (41 14)  (857 350)  (857 350)  LC_7 Logic Functioning bit
 (43 14)  (859 350)  (859 350)  LC_7 Logic Functioning bit
 (45 14)  (861 350)  (861 350)  LC_7 Logic Functioning bit
 (48 14)  (864 350)  (864 350)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (26 15)  (842 351)  (842 351)  routing T_16_21.lc_trk_g0_3 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 351)  (845 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (853 351)  (853 351)  LC_7 Logic Functioning bit
 (39 15)  (855 351)  (855 351)  LC_7 Logic Functioning bit
 (40 15)  (856 351)  (856 351)  LC_7 Logic Functioning bit
 (42 15)  (858 351)  (858 351)  LC_7 Logic Functioning bit
 (45 15)  (861 351)  (861 351)  LC_7 Logic Functioning bit
 (47 15)  (863 351)  (863 351)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_17_21

 (12 0)  (886 336)  (886 336)  routing T_17_21.sp4_v_b_8 <X> T_17_21.sp4_h_r_2
 (31 0)  (905 336)  (905 336)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 336)  (906 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 336)  (908 336)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 336)  (910 336)  LC_0 Logic Functioning bit
 (37 0)  (911 336)  (911 336)  LC_0 Logic Functioning bit
 (38 0)  (912 336)  (912 336)  LC_0 Logic Functioning bit
 (39 0)  (913 336)  (913 336)  LC_0 Logic Functioning bit
 (45 0)  (919 336)  (919 336)  LC_0 Logic Functioning bit
 (11 1)  (885 337)  (885 337)  routing T_17_21.sp4_v_b_8 <X> T_17_21.sp4_h_r_2
 (13 1)  (887 337)  (887 337)  routing T_17_21.sp4_v_b_8 <X> T_17_21.sp4_h_r_2
 (22 1)  (896 337)  (896 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (31 1)  (905 337)  (905 337)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 337)  (910 337)  LC_0 Logic Functioning bit
 (37 1)  (911 337)  (911 337)  LC_0 Logic Functioning bit
 (38 1)  (912 337)  (912 337)  LC_0 Logic Functioning bit
 (39 1)  (913 337)  (913 337)  LC_0 Logic Functioning bit
 (1 2)  (875 338)  (875 338)  routing T_17_21.glb_netwk_5 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (2 2)  (876 338)  (876 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (889 338)  (889 338)  routing T_17_21.top_op_5 <X> T_17_21.lc_trk_g0_5
 (17 2)  (891 338)  (891 338)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (28 2)  (902 338)  (902 338)  routing T_17_21.lc_trk_g2_4 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 338)  (903 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 338)  (904 338)  routing T_17_21.lc_trk_g2_4 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 338)  (906 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 338)  (907 338)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 338)  (908 338)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 338)  (911 338)  LC_1 Logic Functioning bit
 (39 2)  (913 338)  (913 338)  LC_1 Logic Functioning bit
 (47 2)  (921 338)  (921 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (874 339)  (874 339)  routing T_17_21.glb_netwk_5 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (18 3)  (892 339)  (892 339)  routing T_17_21.top_op_5 <X> T_17_21.lc_trk_g0_5
 (37 3)  (911 339)  (911 339)  LC_1 Logic Functioning bit
 (39 3)  (913 339)  (913 339)  LC_1 Logic Functioning bit
 (47 3)  (921 339)  (921 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (8 4)  (882 340)  (882 340)  routing T_17_21.sp4_v_b_10 <X> T_17_21.sp4_h_r_4
 (9 4)  (883 340)  (883 340)  routing T_17_21.sp4_v_b_10 <X> T_17_21.sp4_h_r_4
 (10 4)  (884 340)  (884 340)  routing T_17_21.sp4_v_b_10 <X> T_17_21.sp4_h_r_4
 (15 4)  (889 340)  (889 340)  routing T_17_21.lft_op_1 <X> T_17_21.lc_trk_g1_1
 (17 4)  (891 340)  (891 340)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (892 340)  (892 340)  routing T_17_21.lft_op_1 <X> T_17_21.lc_trk_g1_1
 (21 4)  (895 340)  (895 340)  routing T_17_21.lft_op_3 <X> T_17_21.lc_trk_g1_3
 (22 4)  (896 340)  (896 340)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (898 340)  (898 340)  routing T_17_21.lft_op_3 <X> T_17_21.lc_trk_g1_3
 (29 4)  (903 340)  (903 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 340)  (904 340)  routing T_17_21.lc_trk_g0_5 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 340)  (906 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 340)  (907 340)  routing T_17_21.lc_trk_g2_3 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 340)  (911 340)  LC_2 Logic Functioning bit
 (50 4)  (924 340)  (924 340)  Cascade bit: LH_LC02_inmux02_5

 (9 5)  (883 341)  (883 341)  routing T_17_21.sp4_v_t_45 <X> T_17_21.sp4_v_b_4
 (10 5)  (884 341)  (884 341)  routing T_17_21.sp4_v_t_45 <X> T_17_21.sp4_v_b_4
 (14 5)  (888 341)  (888 341)  routing T_17_21.top_op_0 <X> T_17_21.lc_trk_g1_0
 (15 5)  (889 341)  (889 341)  routing T_17_21.top_op_0 <X> T_17_21.lc_trk_g1_0
 (17 5)  (891 341)  (891 341)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (896 341)  (896 341)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (898 341)  (898 341)  routing T_17_21.top_op_2 <X> T_17_21.lc_trk_g1_2
 (25 5)  (899 341)  (899 341)  routing T_17_21.top_op_2 <X> T_17_21.lc_trk_g1_2
 (31 5)  (905 341)  (905 341)  routing T_17_21.lc_trk_g2_3 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 341)  (911 341)  LC_2 Logic Functioning bit
 (51 5)  (925 341)  (925 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (879 342)  (879 342)  routing T_17_21.sp4_v_b_3 <X> T_17_21.sp4_h_l_38
 (17 6)  (891 342)  (891 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 342)  (892 342)  routing T_17_21.wire_logic_cluster/lc_5/out <X> T_17_21.lc_trk_g1_5
 (25 6)  (899 342)  (899 342)  routing T_17_21.sp4_v_t_3 <X> T_17_21.lc_trk_g1_6
 (27 6)  (901 342)  (901 342)  routing T_17_21.lc_trk_g1_5 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 342)  (903 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 342)  (904 342)  routing T_17_21.lc_trk_g1_5 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 342)  (906 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (38 6)  (912 342)  (912 342)  LC_3 Logic Functioning bit
 (39 6)  (913 342)  (913 342)  LC_3 Logic Functioning bit
 (50 6)  (924 342)  (924 342)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (896 343)  (896 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (897 343)  (897 343)  routing T_17_21.sp4_v_t_3 <X> T_17_21.lc_trk_g1_6
 (25 7)  (899 343)  (899 343)  routing T_17_21.sp4_v_t_3 <X> T_17_21.lc_trk_g1_6
 (26 7)  (900 343)  (900 343)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 343)  (901 343)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 343)  (902 343)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 343)  (903 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 343)  (905 343)  routing T_17_21.lc_trk_g0_2 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 343)  (910 343)  LC_3 Logic Functioning bit
 (38 7)  (912 343)  (912 343)  LC_3 Logic Functioning bit
 (39 7)  (913 343)  (913 343)  LC_3 Logic Functioning bit
 (48 7)  (922 343)  (922 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (5 8)  (879 344)  (879 344)  routing T_17_21.sp4_v_b_6 <X> T_17_21.sp4_h_r_6
 (8 8)  (882 344)  (882 344)  routing T_17_21.sp4_v_b_7 <X> T_17_21.sp4_h_r_7
 (9 8)  (883 344)  (883 344)  routing T_17_21.sp4_v_b_7 <X> T_17_21.sp4_h_r_7
 (21 8)  (895 344)  (895 344)  routing T_17_21.sp4_h_r_43 <X> T_17_21.lc_trk_g2_3
 (22 8)  (896 344)  (896 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (897 344)  (897 344)  routing T_17_21.sp4_h_r_43 <X> T_17_21.lc_trk_g2_3
 (24 8)  (898 344)  (898 344)  routing T_17_21.sp4_h_r_43 <X> T_17_21.lc_trk_g2_3
 (27 8)  (901 344)  (901 344)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 344)  (903 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 344)  (906 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 344)  (908 344)  routing T_17_21.lc_trk_g1_0 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (40 8)  (914 344)  (914 344)  LC_4 Logic Functioning bit
 (42 8)  (916 344)  (916 344)  LC_4 Logic Functioning bit
 (51 8)  (925 344)  (925 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (3 9)  (877 345)  (877 345)  routing T_17_21.sp12_h_l_22 <X> T_17_21.sp12_v_b_1
 (6 9)  (880 345)  (880 345)  routing T_17_21.sp4_v_b_6 <X> T_17_21.sp4_h_r_6
 (21 9)  (895 345)  (895 345)  routing T_17_21.sp4_h_r_43 <X> T_17_21.lc_trk_g2_3
 (22 9)  (896 345)  (896 345)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (897 345)  (897 345)  routing T_17_21.sp12_v_b_18 <X> T_17_21.lc_trk_g2_2
 (25 9)  (899 345)  (899 345)  routing T_17_21.sp12_v_b_18 <X> T_17_21.lc_trk_g2_2
 (26 9)  (900 345)  (900 345)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 345)  (902 345)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 345)  (903 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 345)  (904 345)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (25 10)  (899 346)  (899 346)  routing T_17_21.rgt_op_6 <X> T_17_21.lc_trk_g2_6
 (27 10)  (901 346)  (901 346)  routing T_17_21.lc_trk_g1_1 <X> T_17_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 346)  (903 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 346)  (906 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 346)  (908 346)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (40 10)  (914 346)  (914 346)  LC_5 Logic Functioning bit
 (17 11)  (891 347)  (891 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (896 347)  (896 347)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (898 347)  (898 347)  routing T_17_21.rgt_op_6 <X> T_17_21.lc_trk_g2_6
 (27 11)  (901 347)  (901 347)  routing T_17_21.lc_trk_g1_0 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 347)  (903 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 347)  (905 347)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 347)  (906 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (908 347)  (908 347)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.input_2_5
 (35 11)  (909 347)  (909 347)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.input_2_5
 (47 11)  (921 347)  (921 347)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (5 12)  (879 348)  (879 348)  routing T_17_21.sp4_v_b_9 <X> T_17_21.sp4_h_r_9
 (14 12)  (888 348)  (888 348)  routing T_17_21.rgt_op_0 <X> T_17_21.lc_trk_g3_0
 (15 12)  (889 348)  (889 348)  routing T_17_21.sp4_h_r_25 <X> T_17_21.lc_trk_g3_1
 (16 12)  (890 348)  (890 348)  routing T_17_21.sp4_h_r_25 <X> T_17_21.lc_trk_g3_1
 (17 12)  (891 348)  (891 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (26 12)  (900 348)  (900 348)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 348)  (901 348)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 348)  (902 348)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 348)  (903 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 348)  (904 348)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 348)  (906 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 348)  (907 348)  routing T_17_21.lc_trk_g3_0 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 348)  (908 348)  routing T_17_21.lc_trk_g3_0 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 348)  (909 348)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.input_2_6
 (40 12)  (914 348)  (914 348)  LC_6 Logic Functioning bit
 (52 12)  (926 348)  (926 348)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (6 13)  (880 349)  (880 349)  routing T_17_21.sp4_v_b_9 <X> T_17_21.sp4_h_r_9
 (15 13)  (889 349)  (889 349)  routing T_17_21.rgt_op_0 <X> T_17_21.lc_trk_g3_0
 (17 13)  (891 349)  (891 349)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (892 349)  (892 349)  routing T_17_21.sp4_h_r_25 <X> T_17_21.lc_trk_g3_1
 (22 13)  (896 349)  (896 349)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (897 349)  (897 349)  routing T_17_21.sp12_v_b_18 <X> T_17_21.lc_trk_g3_2
 (25 13)  (899 349)  (899 349)  routing T_17_21.sp12_v_b_18 <X> T_17_21.lc_trk_g3_2
 (27 13)  (901 349)  (901 349)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 349)  (902 349)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 349)  (903 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 349)  (906 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (907 349)  (907 349)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.input_2_6
 (35 13)  (909 349)  (909 349)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.input_2_6
 (14 14)  (888 350)  (888 350)  routing T_17_21.rgt_op_4 <X> T_17_21.lc_trk_g3_4
 (15 14)  (889 350)  (889 350)  routing T_17_21.rgt_op_5 <X> T_17_21.lc_trk_g3_5
 (17 14)  (891 350)  (891 350)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (892 350)  (892 350)  routing T_17_21.rgt_op_5 <X> T_17_21.lc_trk_g3_5
 (15 15)  (889 351)  (889 351)  routing T_17_21.rgt_op_4 <X> T_17_21.lc_trk_g3_4
 (17 15)  (891 351)  (891 351)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_18_21

 (25 0)  (953 336)  (953 336)  routing T_18_21.sp4_h_r_10 <X> T_18_21.lc_trk_g0_2
 (26 0)  (954 336)  (954 336)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 336)  (955 336)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 336)  (956 336)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 336)  (957 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 336)  (960 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (965 336)  (965 336)  LC_0 Logic Functioning bit
 (39 0)  (967 336)  (967 336)  LC_0 Logic Functioning bit
 (44 0)  (972 336)  (972 336)  LC_0 Logic Functioning bit
 (45 0)  (973 336)  (973 336)  LC_0 Logic Functioning bit
 (48 0)  (976 336)  (976 336)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (3 1)  (931 337)  (931 337)  routing T_18_21.sp12_h_l_23 <X> T_18_21.sp12_v_b_0
 (22 1)  (950 337)  (950 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (951 337)  (951 337)  routing T_18_21.sp4_h_r_10 <X> T_18_21.lc_trk_g0_2
 (24 1)  (952 337)  (952 337)  routing T_18_21.sp4_h_r_10 <X> T_18_21.lc_trk_g0_2
 (26 1)  (954 337)  (954 337)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 337)  (955 337)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 337)  (956 337)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 337)  (957 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (41 1)  (969 337)  (969 337)  LC_0 Logic Functioning bit
 (43 1)  (971 337)  (971 337)  LC_0 Logic Functioning bit
 (45 1)  (973 337)  (973 337)  LC_0 Logic Functioning bit
 (49 1)  (977 337)  (977 337)  Carry_In_Mux bit 

 (1 2)  (929 338)  (929 338)  routing T_18_21.glb_netwk_5 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (2 2)  (930 338)  (930 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (26 2)  (954 338)  (954 338)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 338)  (955 338)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 338)  (956 338)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 338)  (957 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 338)  (960 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (965 338)  (965 338)  LC_1 Logic Functioning bit
 (39 2)  (967 338)  (967 338)  LC_1 Logic Functioning bit
 (44 2)  (972 338)  (972 338)  LC_1 Logic Functioning bit
 (45 2)  (973 338)  (973 338)  LC_1 Logic Functioning bit
 (0 3)  (928 339)  (928 339)  routing T_18_21.glb_netwk_5 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (26 3)  (954 339)  (954 339)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 339)  (956 339)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 339)  (957 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (41 3)  (969 339)  (969 339)  LC_1 Logic Functioning bit
 (43 3)  (971 339)  (971 339)  LC_1 Logic Functioning bit
 (45 3)  (973 339)  (973 339)  LC_1 Logic Functioning bit
 (1 4)  (929 340)  (929 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (949 340)  (949 340)  routing T_18_21.wire_logic_cluster/lc_3/out <X> T_18_21.lc_trk_g1_3
 (22 4)  (950 340)  (950 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 340)  (953 340)  routing T_18_21.wire_logic_cluster/lc_2/out <X> T_18_21.lc_trk_g1_2
 (26 4)  (954 340)  (954 340)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 340)  (955 340)  routing T_18_21.lc_trk_g1_2 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 340)  (957 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 340)  (960 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (965 340)  (965 340)  LC_2 Logic Functioning bit
 (39 4)  (967 340)  (967 340)  LC_2 Logic Functioning bit
 (44 4)  (972 340)  (972 340)  LC_2 Logic Functioning bit
 (45 4)  (973 340)  (973 340)  LC_2 Logic Functioning bit
 (1 5)  (929 341)  (929 341)  routing T_18_21.lc_trk_g0_2 <X> T_18_21.wire_logic_cluster/lc_7/cen
 (22 5)  (950 341)  (950 341)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (954 341)  (954 341)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 341)  (955 341)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 341)  (956 341)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 341)  (957 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 341)  (958 341)  routing T_18_21.lc_trk_g1_2 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (41 5)  (969 341)  (969 341)  LC_2 Logic Functioning bit
 (43 5)  (971 341)  (971 341)  LC_2 Logic Functioning bit
 (45 5)  (973 341)  (973 341)  LC_2 Logic Functioning bit
 (17 6)  (945 342)  (945 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 342)  (946 342)  routing T_18_21.wire_logic_cluster/lc_5/out <X> T_18_21.lc_trk_g1_5
 (21 6)  (949 342)  (949 342)  routing T_18_21.wire_logic_cluster/lc_7/out <X> T_18_21.lc_trk_g1_7
 (22 6)  (950 342)  (950 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (953 342)  (953 342)  routing T_18_21.wire_logic_cluster/lc_6/out <X> T_18_21.lc_trk_g1_6
 (26 6)  (954 342)  (954 342)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 342)  (955 342)  routing T_18_21.lc_trk_g1_3 <X> T_18_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 342)  (957 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 342)  (960 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (965 342)  (965 342)  LC_3 Logic Functioning bit
 (39 6)  (967 342)  (967 342)  LC_3 Logic Functioning bit
 (44 6)  (972 342)  (972 342)  LC_3 Logic Functioning bit
 (45 6)  (973 342)  (973 342)  LC_3 Logic Functioning bit
 (22 7)  (950 343)  (950 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (954 343)  (954 343)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 343)  (956 343)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 343)  (957 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 343)  (958 343)  routing T_18_21.lc_trk_g1_3 <X> T_18_21.wire_logic_cluster/lc_3/in_1
 (41 7)  (969 343)  (969 343)  LC_3 Logic Functioning bit
 (43 7)  (971 343)  (971 343)  LC_3 Logic Functioning bit
 (45 7)  (973 343)  (973 343)  LC_3 Logic Functioning bit
 (26 8)  (954 344)  (954 344)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 344)  (955 344)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 344)  (956 344)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 344)  (957 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 344)  (958 344)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 344)  (960 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (965 344)  (965 344)  LC_4 Logic Functioning bit
 (39 8)  (967 344)  (967 344)  LC_4 Logic Functioning bit
 (44 8)  (972 344)  (972 344)  LC_4 Logic Functioning bit
 (45 8)  (973 344)  (973 344)  LC_4 Logic Functioning bit
 (8 9)  (936 345)  (936 345)  routing T_18_21.sp4_h_r_7 <X> T_18_21.sp4_v_b_7
 (19 9)  (947 345)  (947 345)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (26 9)  (954 345)  (954 345)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 345)  (955 345)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 345)  (956 345)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 345)  (957 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (41 9)  (969 345)  (969 345)  LC_4 Logic Functioning bit
 (43 9)  (971 345)  (971 345)  LC_4 Logic Functioning bit
 (45 9)  (973 345)  (973 345)  LC_4 Logic Functioning bit
 (21 10)  (949 346)  (949 346)  routing T_18_21.sp4_h_r_39 <X> T_18_21.lc_trk_g2_7
 (22 10)  (950 346)  (950 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (951 346)  (951 346)  routing T_18_21.sp4_h_r_39 <X> T_18_21.lc_trk_g2_7
 (24 10)  (952 346)  (952 346)  routing T_18_21.sp4_h_r_39 <X> T_18_21.lc_trk_g2_7
 (26 10)  (954 346)  (954 346)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 346)  (955 346)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 346)  (957 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 346)  (958 346)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 346)  (960 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (965 346)  (965 346)  LC_5 Logic Functioning bit
 (39 10)  (967 346)  (967 346)  LC_5 Logic Functioning bit
 (44 10)  (972 346)  (972 346)  LC_5 Logic Functioning bit
 (45 10)  (973 346)  (973 346)  LC_5 Logic Functioning bit
 (26 11)  (954 347)  (954 347)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 347)  (956 347)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 347)  (957 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (41 11)  (969 347)  (969 347)  LC_5 Logic Functioning bit
 (43 11)  (971 347)  (971 347)  LC_5 Logic Functioning bit
 (45 11)  (973 347)  (973 347)  LC_5 Logic Functioning bit
 (4 12)  (932 348)  (932 348)  routing T_18_21.sp4_h_l_44 <X> T_18_21.sp4_v_b_9
 (8 12)  (936 348)  (936 348)  routing T_18_21.sp4_h_l_47 <X> T_18_21.sp4_h_r_10
 (14 12)  (942 348)  (942 348)  routing T_18_21.wire_logic_cluster/lc_0/out <X> T_18_21.lc_trk_g3_0
 (17 12)  (945 348)  (945 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 348)  (946 348)  routing T_18_21.wire_logic_cluster/lc_1/out <X> T_18_21.lc_trk_g3_1
 (26 12)  (954 348)  (954 348)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 348)  (955 348)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 348)  (957 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 348)  (958 348)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 348)  (960 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (965 348)  (965 348)  LC_6 Logic Functioning bit
 (39 12)  (967 348)  (967 348)  LC_6 Logic Functioning bit
 (44 12)  (972 348)  (972 348)  LC_6 Logic Functioning bit
 (45 12)  (973 348)  (973 348)  LC_6 Logic Functioning bit
 (5 13)  (933 349)  (933 349)  routing T_18_21.sp4_h_l_44 <X> T_18_21.sp4_v_b_9
 (17 13)  (945 349)  (945 349)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (954 349)  (954 349)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 349)  (955 349)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 349)  (956 349)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 349)  (957 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 349)  (958 349)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (41 13)  (969 349)  (969 349)  LC_6 Logic Functioning bit
 (43 13)  (971 349)  (971 349)  LC_6 Logic Functioning bit
 (45 13)  (973 349)  (973 349)  LC_6 Logic Functioning bit
 (0 14)  (928 350)  (928 350)  routing T_18_21.glb_netwk_4 <X> T_18_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 350)  (929 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 350)  (942 350)  routing T_18_21.wire_logic_cluster/lc_4/out <X> T_18_21.lc_trk_g3_4
 (21 14)  (949 350)  (949 350)  routing T_18_21.sp4_h_r_39 <X> T_18_21.lc_trk_g3_7
 (22 14)  (950 350)  (950 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (951 350)  (951 350)  routing T_18_21.sp4_h_r_39 <X> T_18_21.lc_trk_g3_7
 (24 14)  (952 350)  (952 350)  routing T_18_21.sp4_h_r_39 <X> T_18_21.lc_trk_g3_7
 (26 14)  (954 350)  (954 350)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 350)  (955 350)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 350)  (957 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 350)  (958 350)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 350)  (960 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (965 350)  (965 350)  LC_7 Logic Functioning bit
 (39 14)  (967 350)  (967 350)  LC_7 Logic Functioning bit
 (45 14)  (973 350)  (973 350)  LC_7 Logic Functioning bit
 (17 15)  (945 351)  (945 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (954 351)  (954 351)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 351)  (956 351)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 351)  (957 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 351)  (958 351)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.wire_logic_cluster/lc_7/in_1
 (41 15)  (969 351)  (969 351)  LC_7 Logic Functioning bit
 (43 15)  (971 351)  (971 351)  LC_7 Logic Functioning bit
 (45 15)  (973 351)  (973 351)  LC_7 Logic Functioning bit


LogicTile_19_21

 (21 0)  (1003 336)  (1003 336)  routing T_19_21.bnr_op_3 <X> T_19_21.lc_trk_g0_3
 (22 0)  (1004 336)  (1004 336)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (1008 336)  (1008 336)  routing T_19_21.lc_trk_g2_4 <X> T_19_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 336)  (1009 336)  routing T_19_21.lc_trk_g3_0 <X> T_19_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 336)  (1010 336)  routing T_19_21.lc_trk_g3_0 <X> T_19_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 336)  (1011 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 336)  (1013 336)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 336)  (1014 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 336)  (1015 336)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 336)  (1016 336)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 336)  (1017 336)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.input_2_0
 (37 0)  (1019 336)  (1019 336)  LC_0 Logic Functioning bit
 (39 0)  (1021 336)  (1021 336)  LC_0 Logic Functioning bit
 (40 0)  (1022 336)  (1022 336)  LC_0 Logic Functioning bit
 (42 0)  (1024 336)  (1024 336)  LC_0 Logic Functioning bit
 (43 0)  (1025 336)  (1025 336)  LC_0 Logic Functioning bit
 (21 1)  (1003 337)  (1003 337)  routing T_19_21.bnr_op_3 <X> T_19_21.lc_trk_g0_3
 (28 1)  (1010 337)  (1010 337)  routing T_19_21.lc_trk_g2_4 <X> T_19_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 337)  (1011 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 337)  (1013 337)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 337)  (1014 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1015 337)  (1015 337)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.input_2_0
 (34 1)  (1016 337)  (1016 337)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.input_2_0
 (37 1)  (1019 337)  (1019 337)  LC_0 Logic Functioning bit
 (41 1)  (1023 337)  (1023 337)  LC_0 Logic Functioning bit
 (42 1)  (1024 337)  (1024 337)  LC_0 Logic Functioning bit
 (43 1)  (1025 337)  (1025 337)  LC_0 Logic Functioning bit
 (1 2)  (983 338)  (983 338)  routing T_19_21.glb_netwk_5 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (2 2)  (984 338)  (984 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (986 338)  (986 338)  routing T_19_21.sp4_h_r_0 <X> T_19_21.sp4_v_t_37
 (21 2)  (1003 338)  (1003 338)  routing T_19_21.sp4_v_b_15 <X> T_19_21.lc_trk_g0_7
 (22 2)  (1004 338)  (1004 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1005 338)  (1005 338)  routing T_19_21.sp4_v_b_15 <X> T_19_21.lc_trk_g0_7
 (0 3)  (982 339)  (982 339)  routing T_19_21.glb_netwk_5 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (5 3)  (987 339)  (987 339)  routing T_19_21.sp4_h_r_0 <X> T_19_21.sp4_v_t_37
 (21 3)  (1003 339)  (1003 339)  routing T_19_21.sp4_v_b_15 <X> T_19_21.lc_trk_g0_7
 (22 3)  (1004 339)  (1004 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1005 339)  (1005 339)  routing T_19_21.sp4_h_r_6 <X> T_19_21.lc_trk_g0_6
 (24 3)  (1006 339)  (1006 339)  routing T_19_21.sp4_h_r_6 <X> T_19_21.lc_trk_g0_6
 (25 3)  (1007 339)  (1007 339)  routing T_19_21.sp4_h_r_6 <X> T_19_21.lc_trk_g0_6
 (5 4)  (987 340)  (987 340)  routing T_19_21.sp4_h_l_37 <X> T_19_21.sp4_h_r_3
 (16 4)  (998 340)  (998 340)  routing T_19_21.sp12_h_l_14 <X> T_19_21.lc_trk_g1_1
 (17 4)  (999 340)  (999 340)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (26 4)  (1008 340)  (1008 340)  routing T_19_21.lc_trk_g0_6 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 340)  (1009 340)  routing T_19_21.lc_trk_g1_2 <X> T_19_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 340)  (1011 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 340)  (1014 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 340)  (1017 340)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.input_2_2
 (42 4)  (1024 340)  (1024 340)  LC_2 Logic Functioning bit
 (4 5)  (986 341)  (986 341)  routing T_19_21.sp4_h_l_37 <X> T_19_21.sp4_h_r_3
 (14 5)  (996 341)  (996 341)  routing T_19_21.sp4_h_r_0 <X> T_19_21.lc_trk_g1_0
 (15 5)  (997 341)  (997 341)  routing T_19_21.sp4_h_r_0 <X> T_19_21.lc_trk_g1_0
 (16 5)  (998 341)  (998 341)  routing T_19_21.sp4_h_r_0 <X> T_19_21.lc_trk_g1_0
 (17 5)  (999 341)  (999 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (18 5)  (1000 341)  (1000 341)  routing T_19_21.sp12_h_l_14 <X> T_19_21.lc_trk_g1_1
 (22 5)  (1004 341)  (1004 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1005 341)  (1005 341)  routing T_19_21.sp4_h_r_2 <X> T_19_21.lc_trk_g1_2
 (24 5)  (1006 341)  (1006 341)  routing T_19_21.sp4_h_r_2 <X> T_19_21.lc_trk_g1_2
 (25 5)  (1007 341)  (1007 341)  routing T_19_21.sp4_h_r_2 <X> T_19_21.lc_trk_g1_2
 (26 5)  (1008 341)  (1008 341)  routing T_19_21.lc_trk_g0_6 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 341)  (1011 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 341)  (1012 341)  routing T_19_21.lc_trk_g1_2 <X> T_19_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 341)  (1013 341)  routing T_19_21.lc_trk_g0_3 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 341)  (1014 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (1016 341)  (1016 341)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.input_2_2
 (35 5)  (1017 341)  (1017 341)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.input_2_2
 (17 6)  (999 342)  (999 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 342)  (1000 342)  routing T_19_21.wire_logic_cluster/lc_5/out <X> T_19_21.lc_trk_g1_5
 (21 6)  (1003 342)  (1003 342)  routing T_19_21.sp12_h_l_4 <X> T_19_21.lc_trk_g1_7
 (22 6)  (1004 342)  (1004 342)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (1006 342)  (1006 342)  routing T_19_21.sp12_h_l_4 <X> T_19_21.lc_trk_g1_7
 (26 6)  (1008 342)  (1008 342)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 342)  (1009 342)  routing T_19_21.lc_trk_g1_1 <X> T_19_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 342)  (1011 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 342)  (1013 342)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 342)  (1014 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 342)  (1016 342)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 342)  (1018 342)  LC_3 Logic Functioning bit
 (50 6)  (1032 342)  (1032 342)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (1003 343)  (1003 343)  routing T_19_21.sp12_h_l_4 <X> T_19_21.lc_trk_g1_7
 (26 7)  (1008 343)  (1008 343)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 343)  (1010 343)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 343)  (1011 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (11 8)  (993 344)  (993 344)  routing T_19_21.sp4_h_l_39 <X> T_19_21.sp4_v_b_8
 (13 8)  (995 344)  (995 344)  routing T_19_21.sp4_h_l_39 <X> T_19_21.sp4_v_b_8
 (22 8)  (1004 344)  (1004 344)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (1006 344)  (1006 344)  routing T_19_21.tnr_op_3 <X> T_19_21.lc_trk_g2_3
 (27 8)  (1009 344)  (1009 344)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 344)  (1010 344)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 344)  (1011 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 344)  (1012 344)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 344)  (1013 344)  routing T_19_21.lc_trk_g0_7 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 344)  (1014 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 344)  (1018 344)  LC_4 Logic Functioning bit
 (38 8)  (1020 344)  (1020 344)  LC_4 Logic Functioning bit
 (41 8)  (1023 344)  (1023 344)  LC_4 Logic Functioning bit
 (45 8)  (1027 344)  (1027 344)  LC_4 Logic Functioning bit
 (50 8)  (1032 344)  (1032 344)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (1033 344)  (1033 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (12 9)  (994 345)  (994 345)  routing T_19_21.sp4_h_l_39 <X> T_19_21.sp4_v_b_8
 (26 9)  (1008 345)  (1008 345)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 345)  (1009 345)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 345)  (1010 345)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 345)  (1011 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 345)  (1013 345)  routing T_19_21.lc_trk_g0_7 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (37 9)  (1019 345)  (1019 345)  LC_4 Logic Functioning bit
 (38 9)  (1020 345)  (1020 345)  LC_4 Logic Functioning bit
 (41 9)  (1023 345)  (1023 345)  LC_4 Logic Functioning bit
 (45 9)  (1027 345)  (1027 345)  LC_4 Logic Functioning bit
 (51 9)  (1033 345)  (1033 345)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (1003 346)  (1003 346)  routing T_19_21.sp4_h_l_34 <X> T_19_21.lc_trk_g2_7
 (22 10)  (1004 346)  (1004 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1005 346)  (1005 346)  routing T_19_21.sp4_h_l_34 <X> T_19_21.lc_trk_g2_7
 (24 10)  (1006 346)  (1006 346)  routing T_19_21.sp4_h_l_34 <X> T_19_21.lc_trk_g2_7
 (27 10)  (1009 346)  (1009 346)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 346)  (1010 346)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 346)  (1011 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 346)  (1012 346)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 346)  (1013 346)  routing T_19_21.lc_trk_g2_4 <X> T_19_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 346)  (1014 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 346)  (1015 346)  routing T_19_21.lc_trk_g2_4 <X> T_19_21.wire_logic_cluster/lc_5/in_3
 (42 10)  (1024 346)  (1024 346)  LC_5 Logic Functioning bit
 (15 11)  (997 347)  (997 347)  routing T_19_21.tnr_op_4 <X> T_19_21.lc_trk_g2_4
 (17 11)  (999 347)  (999 347)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (21 11)  (1003 347)  (1003 347)  routing T_19_21.sp4_h_l_34 <X> T_19_21.lc_trk_g2_7
 (27 11)  (1009 347)  (1009 347)  routing T_19_21.lc_trk_g1_0 <X> T_19_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 347)  (1011 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (1014 347)  (1014 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (1015 347)  (1015 347)  routing T_19_21.lc_trk_g2_3 <X> T_19_21.input_2_5
 (35 11)  (1017 347)  (1017 347)  routing T_19_21.lc_trk_g2_3 <X> T_19_21.input_2_5
 (36 11)  (1018 347)  (1018 347)  LC_5 Logic Functioning bit
 (43 11)  (1025 347)  (1025 347)  LC_5 Logic Functioning bit
 (11 12)  (993 348)  (993 348)  routing T_19_21.sp4_h_r_6 <X> T_19_21.sp4_v_b_11
 (22 12)  (1004 348)  (1004 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (17 13)  (999 349)  (999 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (0 14)  (982 350)  (982 350)  routing T_19_21.glb_netwk_6 <X> T_19_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 350)  (983 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (996 350)  (996 350)  routing T_19_21.wire_logic_cluster/lc_4/out <X> T_19_21.lc_trk_g3_4
 (15 14)  (997 350)  (997 350)  routing T_19_21.sp4_h_l_16 <X> T_19_21.lc_trk_g3_5
 (16 14)  (998 350)  (998 350)  routing T_19_21.sp4_h_l_16 <X> T_19_21.lc_trk_g3_5
 (17 14)  (999 350)  (999 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (982 351)  (982 351)  routing T_19_21.glb_netwk_6 <X> T_19_21.wire_logic_cluster/lc_7/s_r
 (17 15)  (999 351)  (999 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (1000 351)  (1000 351)  routing T_19_21.sp4_h_l_16 <X> T_19_21.lc_trk_g3_5
 (22 15)  (1004 351)  (1004 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1005 351)  (1005 351)  routing T_19_21.sp4_h_r_30 <X> T_19_21.lc_trk_g3_6
 (24 15)  (1006 351)  (1006 351)  routing T_19_21.sp4_h_r_30 <X> T_19_21.lc_trk_g3_6
 (25 15)  (1007 351)  (1007 351)  routing T_19_21.sp4_h_r_30 <X> T_19_21.lc_trk_g3_6


LogicTile_20_21

 (5 0)  (1041 336)  (1041 336)  routing T_20_21.sp4_v_b_0 <X> T_20_21.sp4_h_r_0
 (8 0)  (1044 336)  (1044 336)  routing T_20_21.sp4_h_l_36 <X> T_20_21.sp4_h_r_1
 (22 0)  (1058 336)  (1058 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (29 0)  (1065 336)  (1065 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 336)  (1067 336)  routing T_20_21.lc_trk_g0_5 <X> T_20_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 336)  (1068 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 336)  (1072 336)  LC_0 Logic Functioning bit
 (38 0)  (1074 336)  (1074 336)  LC_0 Logic Functioning bit
 (41 0)  (1077 336)  (1077 336)  LC_0 Logic Functioning bit
 (43 0)  (1079 336)  (1079 336)  LC_0 Logic Functioning bit
 (45 0)  (1081 336)  (1081 336)  LC_0 Logic Functioning bit
 (6 1)  (1042 337)  (1042 337)  routing T_20_21.sp4_v_b_0 <X> T_20_21.sp4_h_r_0
 (17 1)  (1053 337)  (1053 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (27 1)  (1063 337)  (1063 337)  routing T_20_21.lc_trk_g1_1 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 337)  (1065 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 337)  (1066 337)  routing T_20_21.lc_trk_g0_3 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (36 1)  (1072 337)  (1072 337)  LC_0 Logic Functioning bit
 (37 1)  (1073 337)  (1073 337)  LC_0 Logic Functioning bit
 (38 1)  (1074 337)  (1074 337)  LC_0 Logic Functioning bit
 (39 1)  (1075 337)  (1075 337)  LC_0 Logic Functioning bit
 (40 1)  (1076 337)  (1076 337)  LC_0 Logic Functioning bit
 (42 1)  (1078 337)  (1078 337)  LC_0 Logic Functioning bit
 (1 2)  (1037 338)  (1037 338)  routing T_20_21.glb_netwk_5 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 338)  (1038 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (1051 338)  (1051 338)  routing T_20_21.sp4_v_b_21 <X> T_20_21.lc_trk_g0_5
 (16 2)  (1052 338)  (1052 338)  routing T_20_21.sp4_v_b_21 <X> T_20_21.lc_trk_g0_5
 (17 2)  (1053 338)  (1053 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (1057 338)  (1057 338)  routing T_20_21.wire_logic_cluster/lc_7/out <X> T_20_21.lc_trk_g0_7
 (22 2)  (1058 338)  (1058 338)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (29 2)  (1065 338)  (1065 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 338)  (1067 338)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 338)  (1068 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 338)  (1069 338)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 338)  (1070 338)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 338)  (1072 338)  LC_1 Logic Functioning bit
 (38 2)  (1074 338)  (1074 338)  LC_1 Logic Functioning bit
 (48 2)  (1084 338)  (1084 338)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (1036 339)  (1036 339)  routing T_20_21.glb_netwk_5 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (36 3)  (1072 339)  (1072 339)  LC_1 Logic Functioning bit
 (38 3)  (1074 339)  (1074 339)  LC_1 Logic Functioning bit
 (15 4)  (1051 340)  (1051 340)  routing T_20_21.sp4_h_r_1 <X> T_20_21.lc_trk_g1_1
 (16 4)  (1052 340)  (1052 340)  routing T_20_21.sp4_h_r_1 <X> T_20_21.lc_trk_g1_1
 (17 4)  (1053 340)  (1053 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (1057 340)  (1057 340)  routing T_20_21.wire_logic_cluster/lc_3/out <X> T_20_21.lc_trk_g1_3
 (22 4)  (1058 340)  (1058 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1062 340)  (1062 340)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_2/in_0
 (36 4)  (1072 340)  (1072 340)  LC_2 Logic Functioning bit
 (38 4)  (1074 340)  (1074 340)  LC_2 Logic Functioning bit
 (41 4)  (1077 340)  (1077 340)  LC_2 Logic Functioning bit
 (43 4)  (1079 340)  (1079 340)  LC_2 Logic Functioning bit
 (45 4)  (1081 340)  (1081 340)  LC_2 Logic Functioning bit
 (18 5)  (1054 341)  (1054 341)  routing T_20_21.sp4_h_r_1 <X> T_20_21.lc_trk_g1_1
 (27 5)  (1063 341)  (1063 341)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 341)  (1065 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (1073 341)  (1073 341)  LC_2 Logic Functioning bit
 (39 5)  (1075 341)  (1075 341)  LC_2 Logic Functioning bit
 (40 5)  (1076 341)  (1076 341)  LC_2 Logic Functioning bit
 (42 5)  (1078 341)  (1078 341)  LC_2 Logic Functioning bit
 (51 5)  (1087 341)  (1087 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (1053 342)  (1053 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 342)  (1054 342)  routing T_20_21.wire_logic_cluster/lc_5/out <X> T_20_21.lc_trk_g1_5
 (26 6)  (1062 342)  (1062 342)  routing T_20_21.lc_trk_g2_5 <X> T_20_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 342)  (1063 342)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 342)  (1064 342)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 342)  (1065 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 342)  (1067 342)  routing T_20_21.lc_trk_g2_4 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 342)  (1068 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 342)  (1069 342)  routing T_20_21.lc_trk_g2_4 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 342)  (1072 342)  LC_3 Logic Functioning bit
 (38 6)  (1074 342)  (1074 342)  LC_3 Logic Functioning bit
 (45 6)  (1081 342)  (1081 342)  LC_3 Logic Functioning bit
 (14 7)  (1050 343)  (1050 343)  routing T_20_21.top_op_4 <X> T_20_21.lc_trk_g1_4
 (15 7)  (1051 343)  (1051 343)  routing T_20_21.top_op_4 <X> T_20_21.lc_trk_g1_4
 (17 7)  (1053 343)  (1053 343)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (28 7)  (1064 343)  (1064 343)  routing T_20_21.lc_trk_g2_5 <X> T_20_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 343)  (1065 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (14 8)  (1050 344)  (1050 344)  routing T_20_21.wire_logic_cluster/lc_0/out <X> T_20_21.lc_trk_g2_0
 (31 8)  (1067 344)  (1067 344)  routing T_20_21.lc_trk_g0_7 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 344)  (1068 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 344)  (1072 344)  LC_4 Logic Functioning bit
 (37 8)  (1073 344)  (1073 344)  LC_4 Logic Functioning bit
 (38 8)  (1074 344)  (1074 344)  LC_4 Logic Functioning bit
 (39 8)  (1075 344)  (1075 344)  LC_4 Logic Functioning bit
 (45 8)  (1081 344)  (1081 344)  LC_4 Logic Functioning bit
 (17 9)  (1053 345)  (1053 345)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (31 9)  (1067 345)  (1067 345)  routing T_20_21.lc_trk_g0_7 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 345)  (1072 345)  LC_4 Logic Functioning bit
 (37 9)  (1073 345)  (1073 345)  LC_4 Logic Functioning bit
 (38 9)  (1074 345)  (1074 345)  LC_4 Logic Functioning bit
 (39 9)  (1075 345)  (1075 345)  LC_4 Logic Functioning bit
 (51 9)  (1087 345)  (1087 345)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (1089 345)  (1089 345)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (1050 346)  (1050 346)  routing T_20_21.sp4_h_r_44 <X> T_20_21.lc_trk_g2_4
 (17 10)  (1053 346)  (1053 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (1058 346)  (1058 346)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (1060 346)  (1060 346)  routing T_20_21.tnr_op_7 <X> T_20_21.lc_trk_g2_7
 (32 10)  (1068 346)  (1068 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 346)  (1069 346)  routing T_20_21.lc_trk_g2_0 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 346)  (1072 346)  LC_5 Logic Functioning bit
 (37 10)  (1073 346)  (1073 346)  LC_5 Logic Functioning bit
 (38 10)  (1074 346)  (1074 346)  LC_5 Logic Functioning bit
 (39 10)  (1075 346)  (1075 346)  LC_5 Logic Functioning bit
 (45 10)  (1081 346)  (1081 346)  LC_5 Logic Functioning bit
 (14 11)  (1050 347)  (1050 347)  routing T_20_21.sp4_h_r_44 <X> T_20_21.lc_trk_g2_4
 (15 11)  (1051 347)  (1051 347)  routing T_20_21.sp4_h_r_44 <X> T_20_21.lc_trk_g2_4
 (16 11)  (1052 347)  (1052 347)  routing T_20_21.sp4_h_r_44 <X> T_20_21.lc_trk_g2_4
 (17 11)  (1053 347)  (1053 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (36 11)  (1072 347)  (1072 347)  LC_5 Logic Functioning bit
 (37 11)  (1073 347)  (1073 347)  LC_5 Logic Functioning bit
 (38 11)  (1074 347)  (1074 347)  LC_5 Logic Functioning bit
 (39 11)  (1075 347)  (1075 347)  LC_5 Logic Functioning bit
 (15 12)  (1051 348)  (1051 348)  routing T_20_21.sp4_h_r_41 <X> T_20_21.lc_trk_g3_1
 (16 12)  (1052 348)  (1052 348)  routing T_20_21.sp4_h_r_41 <X> T_20_21.lc_trk_g3_1
 (17 12)  (1053 348)  (1053 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1054 348)  (1054 348)  routing T_20_21.sp4_h_r_41 <X> T_20_21.lc_trk_g3_1
 (26 12)  (1062 348)  (1062 348)  routing T_20_21.lc_trk_g3_7 <X> T_20_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (1064 348)  (1064 348)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 348)  (1065 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 348)  (1066 348)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 348)  (1067 348)  routing T_20_21.lc_trk_g1_4 <X> T_20_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 348)  (1068 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 348)  (1070 348)  routing T_20_21.lc_trk_g1_4 <X> T_20_21.wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 348)  (1073 348)  LC_6 Logic Functioning bit
 (39 12)  (1075 348)  (1075 348)  LC_6 Logic Functioning bit
 (48 12)  (1084 348)  (1084 348)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (18 13)  (1054 349)  (1054 349)  routing T_20_21.sp4_h_r_41 <X> T_20_21.lc_trk_g3_1
 (26 13)  (1062 349)  (1062 349)  routing T_20_21.lc_trk_g3_7 <X> T_20_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 349)  (1063 349)  routing T_20_21.lc_trk_g3_7 <X> T_20_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 349)  (1064 349)  routing T_20_21.lc_trk_g3_7 <X> T_20_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 349)  (1065 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 349)  (1066 349)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (8 14)  (1044 350)  (1044 350)  routing T_20_21.sp4_h_r_10 <X> T_20_21.sp4_h_l_47
 (15 14)  (1051 350)  (1051 350)  routing T_20_21.tnr_op_5 <X> T_20_21.lc_trk_g3_5
 (17 14)  (1053 350)  (1053 350)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (1058 350)  (1058 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1059 350)  (1059 350)  routing T_20_21.sp4_h_r_31 <X> T_20_21.lc_trk_g3_7
 (24 14)  (1060 350)  (1060 350)  routing T_20_21.sp4_h_r_31 <X> T_20_21.lc_trk_g3_7
 (32 14)  (1068 350)  (1068 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 350)  (1070 350)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 350)  (1072 350)  LC_7 Logic Functioning bit
 (37 14)  (1073 350)  (1073 350)  LC_7 Logic Functioning bit
 (38 14)  (1074 350)  (1074 350)  LC_7 Logic Functioning bit
 (39 14)  (1075 350)  (1075 350)  LC_7 Logic Functioning bit
 (45 14)  (1081 350)  (1081 350)  LC_7 Logic Functioning bit
 (21 15)  (1057 351)  (1057 351)  routing T_20_21.sp4_h_r_31 <X> T_20_21.lc_trk_g3_7
 (31 15)  (1067 351)  (1067 351)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 351)  (1072 351)  LC_7 Logic Functioning bit
 (37 15)  (1073 351)  (1073 351)  LC_7 Logic Functioning bit
 (38 15)  (1074 351)  (1074 351)  LC_7 Logic Functioning bit
 (39 15)  (1075 351)  (1075 351)  LC_7 Logic Functioning bit


LogicTile_21_21

 (21 0)  (1111 336)  (1111 336)  routing T_21_21.sp4_h_r_11 <X> T_21_21.lc_trk_g0_3
 (22 0)  (1112 336)  (1112 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (1113 336)  (1113 336)  routing T_21_21.sp4_h_r_11 <X> T_21_21.lc_trk_g0_3
 (24 0)  (1114 336)  (1114 336)  routing T_21_21.sp4_h_r_11 <X> T_21_21.lc_trk_g0_3
 (27 0)  (1117 336)  (1117 336)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 336)  (1118 336)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 336)  (1119 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 336)  (1120 336)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 336)  (1121 336)  routing T_21_21.lc_trk_g1_4 <X> T_21_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 336)  (1122 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 336)  (1124 336)  routing T_21_21.lc_trk_g1_4 <X> T_21_21.wire_logic_cluster/lc_0/in_3
 (4 1)  (1094 337)  (1094 337)  routing T_21_21.sp4_h_l_41 <X> T_21_21.sp4_h_r_0
 (6 1)  (1096 337)  (1096 337)  routing T_21_21.sp4_h_l_41 <X> T_21_21.sp4_h_r_0
 (27 1)  (1117 337)  (1117 337)  routing T_21_21.lc_trk_g3_1 <X> T_21_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 337)  (1118 337)  routing T_21_21.lc_trk_g3_1 <X> T_21_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 337)  (1119 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (1122 337)  (1122 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1123 337)  (1123 337)  routing T_21_21.lc_trk_g2_0 <X> T_21_21.input_2_0
 (42 1)  (1132 337)  (1132 337)  LC_0 Logic Functioning bit
 (1 2)  (1091 338)  (1091 338)  routing T_21_21.glb_netwk_5 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 338)  (1092 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 338)  (1104 338)  routing T_21_21.sp4_v_t_1 <X> T_21_21.lc_trk_g0_4
 (21 2)  (1111 338)  (1111 338)  routing T_21_21.sp4_v_b_15 <X> T_21_21.lc_trk_g0_7
 (22 2)  (1112 338)  (1112 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1113 338)  (1113 338)  routing T_21_21.sp4_v_b_15 <X> T_21_21.lc_trk_g0_7
 (28 2)  (1118 338)  (1118 338)  routing T_21_21.lc_trk_g2_4 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 338)  (1119 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 338)  (1120 338)  routing T_21_21.lc_trk_g2_4 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 338)  (1121 338)  routing T_21_21.lc_trk_g0_4 <X> T_21_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 338)  (1122 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 338)  (1126 338)  LC_1 Logic Functioning bit
 (37 2)  (1127 338)  (1127 338)  LC_1 Logic Functioning bit
 (38 2)  (1128 338)  (1128 338)  LC_1 Logic Functioning bit
 (39 2)  (1129 338)  (1129 338)  LC_1 Logic Functioning bit
 (42 2)  (1132 338)  (1132 338)  LC_1 Logic Functioning bit
 (43 2)  (1133 338)  (1133 338)  LC_1 Logic Functioning bit
 (45 2)  (1135 338)  (1135 338)  LC_1 Logic Functioning bit
 (50 2)  (1140 338)  (1140 338)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (1141 338)  (1141 338)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (53 2)  (1143 338)  (1143 338)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (1090 339)  (1090 339)  routing T_21_21.glb_netwk_5 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (12 3)  (1102 339)  (1102 339)  routing T_21_21.sp4_h_l_39 <X> T_21_21.sp4_v_t_39
 (14 3)  (1104 339)  (1104 339)  routing T_21_21.sp4_v_t_1 <X> T_21_21.lc_trk_g0_4
 (16 3)  (1106 339)  (1106 339)  routing T_21_21.sp4_v_t_1 <X> T_21_21.lc_trk_g0_4
 (17 3)  (1107 339)  (1107 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (1111 339)  (1111 339)  routing T_21_21.sp4_v_b_15 <X> T_21_21.lc_trk_g0_7
 (26 3)  (1116 339)  (1116 339)  routing T_21_21.lc_trk_g0_3 <X> T_21_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 339)  (1119 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (1126 339)  (1126 339)  LC_1 Logic Functioning bit
 (37 3)  (1127 339)  (1127 339)  LC_1 Logic Functioning bit
 (38 3)  (1128 339)  (1128 339)  LC_1 Logic Functioning bit
 (39 3)  (1129 339)  (1129 339)  LC_1 Logic Functioning bit
 (41 3)  (1131 339)  (1131 339)  LC_1 Logic Functioning bit
 (42 3)  (1132 339)  (1132 339)  LC_1 Logic Functioning bit
 (43 3)  (1133 339)  (1133 339)  LC_1 Logic Functioning bit
 (45 3)  (1135 339)  (1135 339)  LC_1 Logic Functioning bit
 (48 3)  (1138 339)  (1138 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (8 4)  (1098 340)  (1098 340)  routing T_21_21.sp4_v_b_10 <X> T_21_21.sp4_h_r_4
 (9 4)  (1099 340)  (1099 340)  routing T_21_21.sp4_v_b_10 <X> T_21_21.sp4_h_r_4
 (10 4)  (1100 340)  (1100 340)  routing T_21_21.sp4_v_b_10 <X> T_21_21.sp4_h_r_4
 (11 4)  (1101 340)  (1101 340)  routing T_21_21.sp4_h_r_0 <X> T_21_21.sp4_v_b_5
 (21 4)  (1111 340)  (1111 340)  routing T_21_21.sp4_h_r_11 <X> T_21_21.lc_trk_g1_3
 (22 4)  (1112 340)  (1112 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1113 340)  (1113 340)  routing T_21_21.sp4_h_r_11 <X> T_21_21.lc_trk_g1_3
 (24 4)  (1114 340)  (1114 340)  routing T_21_21.sp4_h_r_11 <X> T_21_21.lc_trk_g1_3
 (8 5)  (1098 341)  (1098 341)  routing T_21_21.sp4_v_t_36 <X> T_21_21.sp4_v_b_4
 (10 5)  (1100 341)  (1100 341)  routing T_21_21.sp4_v_t_36 <X> T_21_21.sp4_v_b_4
 (12 6)  (1102 342)  (1102 342)  routing T_21_21.sp4_v_t_46 <X> T_21_21.sp4_h_l_40
 (14 6)  (1104 342)  (1104 342)  routing T_21_21.sp4_h_l_9 <X> T_21_21.lc_trk_g1_4
 (28 6)  (1118 342)  (1118 342)  routing T_21_21.lc_trk_g2_4 <X> T_21_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 342)  (1119 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 342)  (1120 342)  routing T_21_21.lc_trk_g2_4 <X> T_21_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 342)  (1122 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 342)  (1124 342)  routing T_21_21.lc_trk_g1_3 <X> T_21_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 342)  (1126 342)  LC_3 Logic Functioning bit
 (38 6)  (1128 342)  (1128 342)  LC_3 Logic Functioning bit
 (11 7)  (1101 343)  (1101 343)  routing T_21_21.sp4_v_t_46 <X> T_21_21.sp4_h_l_40
 (13 7)  (1103 343)  (1103 343)  routing T_21_21.sp4_v_t_46 <X> T_21_21.sp4_h_l_40
 (14 7)  (1104 343)  (1104 343)  routing T_21_21.sp4_h_l_9 <X> T_21_21.lc_trk_g1_4
 (15 7)  (1105 343)  (1105 343)  routing T_21_21.sp4_h_l_9 <X> T_21_21.lc_trk_g1_4
 (16 7)  (1106 343)  (1106 343)  routing T_21_21.sp4_h_l_9 <X> T_21_21.lc_trk_g1_4
 (17 7)  (1107 343)  (1107 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (31 7)  (1121 343)  (1121 343)  routing T_21_21.lc_trk_g1_3 <X> T_21_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (1126 343)  (1126 343)  LC_3 Logic Functioning bit
 (38 7)  (1128 343)  (1128 343)  LC_3 Logic Functioning bit
 (26 8)  (1116 344)  (1116 344)  routing T_21_21.lc_trk_g3_5 <X> T_21_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (1118 344)  (1118 344)  routing T_21_21.lc_trk_g2_5 <X> T_21_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 344)  (1119 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 344)  (1120 344)  routing T_21_21.lc_trk_g2_5 <X> T_21_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 344)  (1121 344)  routing T_21_21.lc_trk_g2_7 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 344)  (1122 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 344)  (1123 344)  routing T_21_21.lc_trk_g2_7 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (1127 344)  (1127 344)  LC_4 Logic Functioning bit
 (39 8)  (1129 344)  (1129 344)  LC_4 Logic Functioning bit
 (42 8)  (1132 344)  (1132 344)  LC_4 Logic Functioning bit
 (45 8)  (1135 344)  (1135 344)  LC_4 Logic Functioning bit
 (46 8)  (1136 344)  (1136 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (1140 344)  (1140 344)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (1107 345)  (1107 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (27 9)  (1117 345)  (1117 345)  routing T_21_21.lc_trk_g3_5 <X> T_21_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 345)  (1118 345)  routing T_21_21.lc_trk_g3_5 <X> T_21_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 345)  (1119 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 345)  (1121 345)  routing T_21_21.lc_trk_g2_7 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (1126 345)  (1126 345)  LC_4 Logic Functioning bit
 (37 9)  (1127 345)  (1127 345)  LC_4 Logic Functioning bit
 (38 9)  (1128 345)  (1128 345)  LC_4 Logic Functioning bit
 (42 9)  (1132 345)  (1132 345)  LC_4 Logic Functioning bit
 (45 9)  (1135 345)  (1135 345)  LC_4 Logic Functioning bit
 (46 9)  (1136 345)  (1136 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (16 10)  (1106 346)  (1106 346)  routing T_21_21.sp4_v_b_37 <X> T_21_21.lc_trk_g2_5
 (17 10)  (1107 346)  (1107 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1108 346)  (1108 346)  routing T_21_21.sp4_v_b_37 <X> T_21_21.lc_trk_g2_5
 (21 10)  (1111 346)  (1111 346)  routing T_21_21.wire_logic_cluster/lc_7/out <X> T_21_21.lc_trk_g2_7
 (22 10)  (1112 346)  (1112 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1115 346)  (1115 346)  routing T_21_21.wire_logic_cluster/lc_6/out <X> T_21_21.lc_trk_g2_6
 (26 10)  (1116 346)  (1116 346)  routing T_21_21.lc_trk_g0_7 <X> T_21_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (1118 346)  (1118 346)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 346)  (1119 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 346)  (1120 346)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 346)  (1122 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 346)  (1123 346)  routing T_21_21.lc_trk_g3_1 <X> T_21_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 346)  (1124 346)  routing T_21_21.lc_trk_g3_1 <X> T_21_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (1127 346)  (1127 346)  LC_5 Logic Functioning bit
 (39 10)  (1129 346)  (1129 346)  LC_5 Logic Functioning bit
 (41 10)  (1131 346)  (1131 346)  LC_5 Logic Functioning bit
 (43 10)  (1133 346)  (1133 346)  LC_5 Logic Functioning bit
 (8 11)  (1098 347)  (1098 347)  routing T_21_21.sp4_h_l_42 <X> T_21_21.sp4_v_t_42
 (15 11)  (1105 347)  (1105 347)  routing T_21_21.tnr_op_4 <X> T_21_21.lc_trk_g2_4
 (17 11)  (1107 347)  (1107 347)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (1108 347)  (1108 347)  routing T_21_21.sp4_v_b_37 <X> T_21_21.lc_trk_g2_5
 (22 11)  (1112 347)  (1112 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1116 347)  (1116 347)  routing T_21_21.lc_trk_g0_7 <X> T_21_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 347)  (1119 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 347)  (1120 347)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_5/in_1
 (36 11)  (1126 347)  (1126 347)  LC_5 Logic Functioning bit
 (38 11)  (1128 347)  (1128 347)  LC_5 Logic Functioning bit
 (41 11)  (1131 347)  (1131 347)  LC_5 Logic Functioning bit
 (43 11)  (1133 347)  (1133 347)  LC_5 Logic Functioning bit
 (17 12)  (1107 348)  (1107 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 348)  (1108 348)  routing T_21_21.wire_logic_cluster/lc_1/out <X> T_21_21.lc_trk_g3_1
 (26 12)  (1116 348)  (1116 348)  routing T_21_21.lc_trk_g3_5 <X> T_21_21.wire_logic_cluster/lc_6/in_0
 (31 12)  (1121 348)  (1121 348)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 348)  (1122 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 348)  (1123 348)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 348)  (1124 348)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_6/in_3
 (37 12)  (1127 348)  (1127 348)  LC_6 Logic Functioning bit
 (45 12)  (1135 348)  (1135 348)  LC_6 Logic Functioning bit
 (50 12)  (1140 348)  (1140 348)  Cascade bit: LH_LC06_inmux02_5

 (27 13)  (1117 349)  (1117 349)  routing T_21_21.lc_trk_g3_5 <X> T_21_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 349)  (1118 349)  routing T_21_21.lc_trk_g3_5 <X> T_21_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 349)  (1119 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (1126 349)  (1126 349)  LC_6 Logic Functioning bit
 (45 13)  (1135 349)  (1135 349)  LC_6 Logic Functioning bit
 (0 14)  (1090 350)  (1090 350)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 350)  (1091 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (1105 350)  (1105 350)  routing T_21_21.tnr_op_5 <X> T_21_21.lc_trk_g3_5
 (17 14)  (1107 350)  (1107 350)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (26 14)  (1116 350)  (1116 350)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 350)  (1117 350)  routing T_21_21.lc_trk_g3_5 <X> T_21_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 350)  (1118 350)  routing T_21_21.lc_trk_g3_5 <X> T_21_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 350)  (1119 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 350)  (1120 350)  routing T_21_21.lc_trk_g3_5 <X> T_21_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 350)  (1121 350)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 350)  (1122 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 350)  (1123 350)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 350)  (1127 350)  LC_7 Logic Functioning bit
 (39 14)  (1129 350)  (1129 350)  LC_7 Logic Functioning bit
 (45 14)  (1135 350)  (1135 350)  LC_7 Logic Functioning bit
 (46 14)  (1136 350)  (1136 350)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (1090 351)  (1090 351)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/s_r
 (14 15)  (1104 351)  (1104 351)  routing T_21_21.sp4_r_v_b_44 <X> T_21_21.lc_trk_g3_4
 (17 15)  (1107 351)  (1107 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (1117 351)  (1117 351)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 351)  (1118 351)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 351)  (1119 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 351)  (1121 351)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_7/in_3
 (45 15)  (1135 351)  (1135 351)  LC_7 Logic Functioning bit
 (46 15)  (1136 351)  (1136 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (1141 351)  (1141 351)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_22_21

 (5 0)  (1149 336)  (1149 336)  routing T_22_21.sp4_v_t_37 <X> T_22_21.sp4_h_r_0
 (15 0)  (1159 336)  (1159 336)  routing T_22_21.top_op_1 <X> T_22_21.lc_trk_g0_1
 (17 0)  (1161 336)  (1161 336)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (1173 336)  (1173 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 336)  (1174 336)  routing T_22_21.lc_trk_g0_5 <X> T_22_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 336)  (1175 336)  routing T_22_21.lc_trk_g2_5 <X> T_22_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 336)  (1176 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 336)  (1177 336)  routing T_22_21.lc_trk_g2_5 <X> T_22_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (1181 336)  (1181 336)  LC_0 Logic Functioning bit
 (39 0)  (1183 336)  (1183 336)  LC_0 Logic Functioning bit
 (3 1)  (1147 337)  (1147 337)  routing T_22_21.sp12_h_l_23 <X> T_22_21.sp12_v_b_0
 (18 1)  (1162 337)  (1162 337)  routing T_22_21.top_op_1 <X> T_22_21.lc_trk_g0_1
 (37 1)  (1181 337)  (1181 337)  LC_0 Logic Functioning bit
 (39 1)  (1183 337)  (1183 337)  LC_0 Logic Functioning bit
 (1 2)  (1145 338)  (1145 338)  routing T_22_21.glb_netwk_5 <X> T_22_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 338)  (1146 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (1158 338)  (1158 338)  routing T_22_21.lft_op_4 <X> T_22_21.lc_trk_g0_4
 (15 2)  (1159 338)  (1159 338)  routing T_22_21.top_op_5 <X> T_22_21.lc_trk_g0_5
 (17 2)  (1161 338)  (1161 338)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (27 2)  (1171 338)  (1171 338)  routing T_22_21.lc_trk_g1_1 <X> T_22_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 338)  (1173 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 338)  (1175 338)  routing T_22_21.lc_trk_g0_4 <X> T_22_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 338)  (1176 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (1181 338)  (1181 338)  LC_1 Logic Functioning bit
 (50 2)  (1194 338)  (1194 338)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (1144 339)  (1144 339)  routing T_22_21.glb_netwk_5 <X> T_22_21.wire_logic_cluster/lc_7/clk
 (15 3)  (1159 339)  (1159 339)  routing T_22_21.lft_op_4 <X> T_22_21.lc_trk_g0_4
 (17 3)  (1161 339)  (1161 339)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (1162 339)  (1162 339)  routing T_22_21.top_op_5 <X> T_22_21.lc_trk_g0_5
 (26 3)  (1170 339)  (1170 339)  routing T_22_21.lc_trk_g2_3 <X> T_22_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 339)  (1172 339)  routing T_22_21.lc_trk_g2_3 <X> T_22_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 339)  (1173 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (1180 339)  (1180 339)  LC_1 Logic Functioning bit
 (37 3)  (1181 339)  (1181 339)  LC_1 Logic Functioning bit
 (43 3)  (1187 339)  (1187 339)  LC_1 Logic Functioning bit
 (15 4)  (1159 340)  (1159 340)  routing T_22_21.lft_op_1 <X> T_22_21.lc_trk_g1_1
 (17 4)  (1161 340)  (1161 340)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1162 340)  (1162 340)  routing T_22_21.lft_op_1 <X> T_22_21.lc_trk_g1_1
 (27 4)  (1171 340)  (1171 340)  routing T_22_21.lc_trk_g1_6 <X> T_22_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 340)  (1173 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 340)  (1174 340)  routing T_22_21.lc_trk_g1_6 <X> T_22_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 340)  (1176 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 340)  (1177 340)  routing T_22_21.lc_trk_g3_0 <X> T_22_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 340)  (1178 340)  routing T_22_21.lc_trk_g3_0 <X> T_22_21.wire_logic_cluster/lc_2/in_3
 (37 4)  (1181 340)  (1181 340)  LC_2 Logic Functioning bit
 (48 4)  (1192 340)  (1192 340)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (1194 340)  (1194 340)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (1166 341)  (1166 341)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1168 341)  (1168 341)  routing T_22_21.top_op_2 <X> T_22_21.lc_trk_g1_2
 (25 5)  (1169 341)  (1169 341)  routing T_22_21.top_op_2 <X> T_22_21.lc_trk_g1_2
 (27 5)  (1171 341)  (1171 341)  routing T_22_21.lc_trk_g1_1 <X> T_22_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 341)  (1173 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 341)  (1174 341)  routing T_22_21.lc_trk_g1_6 <X> T_22_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (1180 341)  (1180 341)  LC_2 Logic Functioning bit
 (42 5)  (1186 341)  (1186 341)  LC_2 Logic Functioning bit
 (43 5)  (1187 341)  (1187 341)  LC_2 Logic Functioning bit
 (15 6)  (1159 342)  (1159 342)  routing T_22_21.top_op_5 <X> T_22_21.lc_trk_g1_5
 (17 6)  (1161 342)  (1161 342)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (1166 342)  (1166 342)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1168 342)  (1168 342)  routing T_22_21.bot_op_7 <X> T_22_21.lc_trk_g1_7
 (25 6)  (1169 342)  (1169 342)  routing T_22_21.sp12_h_l_5 <X> T_22_21.lc_trk_g1_6
 (31 6)  (1175 342)  (1175 342)  routing T_22_21.lc_trk_g3_5 <X> T_22_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 342)  (1176 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 342)  (1177 342)  routing T_22_21.lc_trk_g3_5 <X> T_22_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 342)  (1178 342)  routing T_22_21.lc_trk_g3_5 <X> T_22_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 342)  (1180 342)  LC_3 Logic Functioning bit
 (37 6)  (1181 342)  (1181 342)  LC_3 Logic Functioning bit
 (38 6)  (1182 342)  (1182 342)  LC_3 Logic Functioning bit
 (39 6)  (1183 342)  (1183 342)  LC_3 Logic Functioning bit
 (45 6)  (1189 342)  (1189 342)  LC_3 Logic Functioning bit
 (18 7)  (1162 343)  (1162 343)  routing T_22_21.top_op_5 <X> T_22_21.lc_trk_g1_5
 (22 7)  (1166 343)  (1166 343)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (1168 343)  (1168 343)  routing T_22_21.sp12_h_l_5 <X> T_22_21.lc_trk_g1_6
 (25 7)  (1169 343)  (1169 343)  routing T_22_21.sp12_h_l_5 <X> T_22_21.lc_trk_g1_6
 (36 7)  (1180 343)  (1180 343)  LC_3 Logic Functioning bit
 (37 7)  (1181 343)  (1181 343)  LC_3 Logic Functioning bit
 (38 7)  (1182 343)  (1182 343)  LC_3 Logic Functioning bit
 (39 7)  (1183 343)  (1183 343)  LC_3 Logic Functioning bit
 (21 8)  (1165 344)  (1165 344)  routing T_22_21.sp12_v_t_0 <X> T_22_21.lc_trk_g2_3
 (22 8)  (1166 344)  (1166 344)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (1168 344)  (1168 344)  routing T_22_21.sp12_v_t_0 <X> T_22_21.lc_trk_g2_3
 (26 8)  (1170 344)  (1170 344)  routing T_22_21.lc_trk_g1_5 <X> T_22_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (1171 344)  (1171 344)  routing T_22_21.lc_trk_g1_2 <X> T_22_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 344)  (1173 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 344)  (1175 344)  routing T_22_21.lc_trk_g2_7 <X> T_22_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 344)  (1176 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 344)  (1177 344)  routing T_22_21.lc_trk_g2_7 <X> T_22_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (1179 344)  (1179 344)  routing T_22_21.lc_trk_g1_7 <X> T_22_21.input_2_4
 (21 9)  (1165 345)  (1165 345)  routing T_22_21.sp12_v_t_0 <X> T_22_21.lc_trk_g2_3
 (27 9)  (1171 345)  (1171 345)  routing T_22_21.lc_trk_g1_5 <X> T_22_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 345)  (1173 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 345)  (1174 345)  routing T_22_21.lc_trk_g1_2 <X> T_22_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 345)  (1175 345)  routing T_22_21.lc_trk_g2_7 <X> T_22_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (1176 345)  (1176 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (1178 345)  (1178 345)  routing T_22_21.lc_trk_g1_7 <X> T_22_21.input_2_4
 (35 9)  (1179 345)  (1179 345)  routing T_22_21.lc_trk_g1_7 <X> T_22_21.input_2_4
 (36 9)  (1180 345)  (1180 345)  LC_4 Logic Functioning bit
 (52 9)  (1196 345)  (1196 345)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (8 10)  (1152 346)  (1152 346)  routing T_22_21.sp4_v_t_42 <X> T_22_21.sp4_h_l_42
 (9 10)  (1153 346)  (1153 346)  routing T_22_21.sp4_v_t_42 <X> T_22_21.sp4_h_l_42
 (15 10)  (1159 346)  (1159 346)  routing T_22_21.rgt_op_5 <X> T_22_21.lc_trk_g2_5
 (17 10)  (1161 346)  (1161 346)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1162 346)  (1162 346)  routing T_22_21.rgt_op_5 <X> T_22_21.lc_trk_g2_5
 (21 10)  (1165 346)  (1165 346)  routing T_22_21.wire_logic_cluster/lc_7/out <X> T_22_21.lc_trk_g2_7
 (22 10)  (1166 346)  (1166 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1169 346)  (1169 346)  routing T_22_21.sp4_h_r_38 <X> T_22_21.lc_trk_g2_6
 (31 10)  (1175 346)  (1175 346)  routing T_22_21.lc_trk_g2_6 <X> T_22_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 346)  (1176 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 346)  (1177 346)  routing T_22_21.lc_trk_g2_6 <X> T_22_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 346)  (1180 346)  LC_5 Logic Functioning bit
 (37 10)  (1181 346)  (1181 346)  LC_5 Logic Functioning bit
 (38 10)  (1182 346)  (1182 346)  LC_5 Logic Functioning bit
 (39 10)  (1183 346)  (1183 346)  LC_5 Logic Functioning bit
 (45 10)  (1189 346)  (1189 346)  LC_5 Logic Functioning bit
 (22 11)  (1166 347)  (1166 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1167 347)  (1167 347)  routing T_22_21.sp4_h_r_38 <X> T_22_21.lc_trk_g2_6
 (24 11)  (1168 347)  (1168 347)  routing T_22_21.sp4_h_r_38 <X> T_22_21.lc_trk_g2_6
 (31 11)  (1175 347)  (1175 347)  routing T_22_21.lc_trk_g2_6 <X> T_22_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 347)  (1180 347)  LC_5 Logic Functioning bit
 (37 11)  (1181 347)  (1181 347)  LC_5 Logic Functioning bit
 (38 11)  (1182 347)  (1182 347)  LC_5 Logic Functioning bit
 (39 11)  (1183 347)  (1183 347)  LC_5 Logic Functioning bit
 (14 12)  (1158 348)  (1158 348)  routing T_22_21.rgt_op_0 <X> T_22_21.lc_trk_g3_0
 (28 12)  (1172 348)  (1172 348)  routing T_22_21.lc_trk_g2_3 <X> T_22_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 348)  (1173 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 348)  (1175 348)  routing T_22_21.lc_trk_g0_5 <X> T_22_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 348)  (1176 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (41 12)  (1185 348)  (1185 348)  LC_6 Logic Functioning bit
 (43 12)  (1187 348)  (1187 348)  LC_6 Logic Functioning bit
 (15 13)  (1159 349)  (1159 349)  routing T_22_21.rgt_op_0 <X> T_22_21.lc_trk_g3_0
 (17 13)  (1161 349)  (1161 349)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (30 13)  (1174 349)  (1174 349)  routing T_22_21.lc_trk_g2_3 <X> T_22_21.wire_logic_cluster/lc_6/in_1
 (41 13)  (1185 349)  (1185 349)  LC_6 Logic Functioning bit
 (43 13)  (1187 349)  (1187 349)  LC_6 Logic Functioning bit
 (48 13)  (1192 349)  (1192 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (17 14)  (1161 350)  (1161 350)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1162 350)  (1162 350)  routing T_22_21.wire_logic_cluster/lc_5/out <X> T_22_21.lc_trk_g3_5
 (36 14)  (1180 350)  (1180 350)  LC_7 Logic Functioning bit
 (38 14)  (1182 350)  (1182 350)  LC_7 Logic Functioning bit
 (41 14)  (1185 350)  (1185 350)  LC_7 Logic Functioning bit
 (43 14)  (1187 350)  (1187 350)  LC_7 Logic Functioning bit
 (45 14)  (1189 350)  (1189 350)  LC_7 Logic Functioning bit
 (29 15)  (1173 351)  (1173 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (1181 351)  (1181 351)  LC_7 Logic Functioning bit
 (39 15)  (1183 351)  (1183 351)  LC_7 Logic Functioning bit
 (40 15)  (1184 351)  (1184 351)  LC_7 Logic Functioning bit
 (42 15)  (1186 351)  (1186 351)  LC_7 Logic Functioning bit


LogicTile_23_21

 (6 0)  (1204 336)  (1204 336)  routing T_23_21.sp4_h_r_7 <X> T_23_21.sp4_v_b_0
 (22 0)  (1220 336)  (1220 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (27 0)  (1225 336)  (1225 336)  routing T_23_21.lc_trk_g1_4 <X> T_23_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 336)  (1227 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 336)  (1228 336)  routing T_23_21.lc_trk_g1_4 <X> T_23_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 336)  (1230 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 336)  (1231 336)  routing T_23_21.lc_trk_g2_3 <X> T_23_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 336)  (1234 336)  LC_0 Logic Functioning bit
 (37 0)  (1235 336)  (1235 336)  LC_0 Logic Functioning bit
 (38 0)  (1236 336)  (1236 336)  LC_0 Logic Functioning bit
 (39 0)  (1237 336)  (1237 336)  LC_0 Logic Functioning bit
 (40 0)  (1238 336)  (1238 336)  LC_0 Logic Functioning bit
 (41 0)  (1239 336)  (1239 336)  LC_0 Logic Functioning bit
 (42 0)  (1240 336)  (1240 336)  LC_0 Logic Functioning bit
 (43 0)  (1241 336)  (1241 336)  LC_0 Logic Functioning bit
 (45 0)  (1243 336)  (1243 336)  LC_0 Logic Functioning bit
 (14 1)  (1212 337)  (1212 337)  routing T_23_21.top_op_0 <X> T_23_21.lc_trk_g0_0
 (15 1)  (1213 337)  (1213 337)  routing T_23_21.top_op_0 <X> T_23_21.lc_trk_g0_0
 (17 1)  (1215 337)  (1215 337)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (1220 337)  (1220 337)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1222 337)  (1222 337)  routing T_23_21.bot_op_2 <X> T_23_21.lc_trk_g0_2
 (29 1)  (1227 337)  (1227 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1229 337)  (1229 337)  routing T_23_21.lc_trk_g2_3 <X> T_23_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (1230 337)  (1230 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1231 337)  (1231 337)  routing T_23_21.lc_trk_g2_2 <X> T_23_21.input_2_0
 (35 1)  (1233 337)  (1233 337)  routing T_23_21.lc_trk_g2_2 <X> T_23_21.input_2_0
 (36 1)  (1234 337)  (1234 337)  LC_0 Logic Functioning bit
 (37 1)  (1235 337)  (1235 337)  LC_0 Logic Functioning bit
 (38 1)  (1236 337)  (1236 337)  LC_0 Logic Functioning bit
 (39 1)  (1237 337)  (1237 337)  LC_0 Logic Functioning bit
 (40 1)  (1238 337)  (1238 337)  LC_0 Logic Functioning bit
 (42 1)  (1240 337)  (1240 337)  LC_0 Logic Functioning bit
 (43 1)  (1241 337)  (1241 337)  LC_0 Logic Functioning bit
 (45 1)  (1243 337)  (1243 337)  LC_0 Logic Functioning bit
 (51 1)  (1249 337)  (1249 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (1199 338)  (1199 338)  routing T_23_21.glb_netwk_5 <X> T_23_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 338)  (1200 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (1210 338)  (1210 338)  routing T_23_21.sp4_v_b_2 <X> T_23_21.sp4_h_l_39
 (15 2)  (1213 338)  (1213 338)  routing T_23_21.top_op_5 <X> T_23_21.lc_trk_g0_5
 (17 2)  (1215 338)  (1215 338)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (1224 338)  (1224 338)  routing T_23_21.lc_trk_g3_6 <X> T_23_21.wire_logic_cluster/lc_1/in_0
 (29 2)  (1227 338)  (1227 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 338)  (1228 338)  routing T_23_21.lc_trk_g0_4 <X> T_23_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 338)  (1229 338)  routing T_23_21.lc_trk_g2_4 <X> T_23_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 338)  (1230 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 338)  (1231 338)  routing T_23_21.lc_trk_g2_4 <X> T_23_21.wire_logic_cluster/lc_1/in_3
 (0 3)  (1198 339)  (1198 339)  routing T_23_21.glb_netwk_5 <X> T_23_21.wire_logic_cluster/lc_7/clk
 (15 3)  (1213 339)  (1213 339)  routing T_23_21.bot_op_4 <X> T_23_21.lc_trk_g0_4
 (17 3)  (1215 339)  (1215 339)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (1216 339)  (1216 339)  routing T_23_21.top_op_5 <X> T_23_21.lc_trk_g0_5
 (22 3)  (1220 339)  (1220 339)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1222 339)  (1222 339)  routing T_23_21.bot_op_6 <X> T_23_21.lc_trk_g0_6
 (26 3)  (1224 339)  (1224 339)  routing T_23_21.lc_trk_g3_6 <X> T_23_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (1225 339)  (1225 339)  routing T_23_21.lc_trk_g3_6 <X> T_23_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 339)  (1226 339)  routing T_23_21.lc_trk_g3_6 <X> T_23_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 339)  (1227 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (1230 339)  (1230 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1231 339)  (1231 339)  routing T_23_21.lc_trk_g3_0 <X> T_23_21.input_2_1
 (34 3)  (1232 339)  (1232 339)  routing T_23_21.lc_trk_g3_0 <X> T_23_21.input_2_1
 (41 3)  (1239 339)  (1239 339)  LC_1 Logic Functioning bit
 (14 4)  (1212 340)  (1212 340)  routing T_23_21.wire_logic_cluster/lc_0/out <X> T_23_21.lc_trk_g1_0
 (27 4)  (1225 340)  (1225 340)  routing T_23_21.lc_trk_g1_2 <X> T_23_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 340)  (1227 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 340)  (1229 340)  routing T_23_21.lc_trk_g1_6 <X> T_23_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 340)  (1230 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 340)  (1232 340)  routing T_23_21.lc_trk_g1_6 <X> T_23_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 340)  (1234 340)  LC_2 Logic Functioning bit
 (50 4)  (1248 340)  (1248 340)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (1215 341)  (1215 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (1220 341)  (1220 341)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1222 341)  (1222 341)  routing T_23_21.top_op_2 <X> T_23_21.lc_trk_g1_2
 (25 5)  (1223 341)  (1223 341)  routing T_23_21.top_op_2 <X> T_23_21.lc_trk_g1_2
 (26 5)  (1224 341)  (1224 341)  routing T_23_21.lc_trk_g3_3 <X> T_23_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (1225 341)  (1225 341)  routing T_23_21.lc_trk_g3_3 <X> T_23_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (1226 341)  (1226 341)  routing T_23_21.lc_trk_g3_3 <X> T_23_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 341)  (1227 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 341)  (1228 341)  routing T_23_21.lc_trk_g1_2 <X> T_23_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (1229 341)  (1229 341)  routing T_23_21.lc_trk_g1_6 <X> T_23_21.wire_logic_cluster/lc_2/in_3
 (17 6)  (1215 342)  (1215 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1216 342)  (1216 342)  routing T_23_21.wire_logic_cluster/lc_5/out <X> T_23_21.lc_trk_g1_5
 (25 6)  (1223 342)  (1223 342)  routing T_23_21.sp4_v_t_3 <X> T_23_21.lc_trk_g1_6
 (26 6)  (1224 342)  (1224 342)  routing T_23_21.lc_trk_g3_6 <X> T_23_21.wire_logic_cluster/lc_3/in_0
 (32 6)  (1230 342)  (1230 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (1235 342)  (1235 342)  LC_3 Logic Functioning bit
 (14 7)  (1212 343)  (1212 343)  routing T_23_21.top_op_4 <X> T_23_21.lc_trk_g1_4
 (15 7)  (1213 343)  (1213 343)  routing T_23_21.top_op_4 <X> T_23_21.lc_trk_g1_4
 (17 7)  (1215 343)  (1215 343)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (1220 343)  (1220 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (1221 343)  (1221 343)  routing T_23_21.sp4_v_t_3 <X> T_23_21.lc_trk_g1_6
 (25 7)  (1223 343)  (1223 343)  routing T_23_21.sp4_v_t_3 <X> T_23_21.lc_trk_g1_6
 (26 7)  (1224 343)  (1224 343)  routing T_23_21.lc_trk_g3_6 <X> T_23_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 343)  (1225 343)  routing T_23_21.lc_trk_g3_6 <X> T_23_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 343)  (1226 343)  routing T_23_21.lc_trk_g3_6 <X> T_23_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 343)  (1227 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (1229 343)  (1229 343)  routing T_23_21.lc_trk_g0_2 <X> T_23_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (1230 343)  (1230 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (1232 343)  (1232 343)  routing T_23_21.lc_trk_g1_2 <X> T_23_21.input_2_3
 (35 7)  (1233 343)  (1233 343)  routing T_23_21.lc_trk_g1_2 <X> T_23_21.input_2_3
 (36 7)  (1234 343)  (1234 343)  LC_3 Logic Functioning bit
 (4 8)  (1202 344)  (1202 344)  routing T_23_21.sp4_h_l_37 <X> T_23_21.sp4_v_b_6
 (6 8)  (1204 344)  (1204 344)  routing T_23_21.sp4_h_l_37 <X> T_23_21.sp4_v_b_6
 (15 8)  (1213 344)  (1213 344)  routing T_23_21.rgt_op_1 <X> T_23_21.lc_trk_g2_1
 (17 8)  (1215 344)  (1215 344)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1216 344)  (1216 344)  routing T_23_21.rgt_op_1 <X> T_23_21.lc_trk_g2_1
 (21 8)  (1219 344)  (1219 344)  routing T_23_21.wire_logic_cluster/lc_3/out <X> T_23_21.lc_trk_g2_3
 (22 8)  (1220 344)  (1220 344)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (1223 344)  (1223 344)  routing T_23_21.wire_logic_cluster/lc_2/out <X> T_23_21.lc_trk_g2_2
 (26 8)  (1224 344)  (1224 344)  routing T_23_21.lc_trk_g0_6 <X> T_23_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (1225 344)  (1225 344)  routing T_23_21.lc_trk_g1_0 <X> T_23_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 344)  (1227 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 344)  (1230 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 344)  (1234 344)  LC_4 Logic Functioning bit
 (40 8)  (1238 344)  (1238 344)  LC_4 Logic Functioning bit
 (42 8)  (1240 344)  (1240 344)  LC_4 Logic Functioning bit
 (43 8)  (1241 344)  (1241 344)  LC_4 Logic Functioning bit
 (5 9)  (1203 345)  (1203 345)  routing T_23_21.sp4_h_l_37 <X> T_23_21.sp4_v_b_6
 (22 9)  (1220 345)  (1220 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (1224 345)  (1224 345)  routing T_23_21.lc_trk_g0_6 <X> T_23_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 345)  (1227 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (1229 345)  (1229 345)  routing T_23_21.lc_trk_g0_3 <X> T_23_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (1230 345)  (1230 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (1233 345)  (1233 345)  routing T_23_21.lc_trk_g0_2 <X> T_23_21.input_2_4
 (36 9)  (1234 345)  (1234 345)  LC_4 Logic Functioning bit
 (38 9)  (1236 345)  (1236 345)  LC_4 Logic Functioning bit
 (40 9)  (1238 345)  (1238 345)  LC_4 Logic Functioning bit
 (41 9)  (1239 345)  (1239 345)  LC_4 Logic Functioning bit
 (42 9)  (1240 345)  (1240 345)  LC_4 Logic Functioning bit
 (43 9)  (1241 345)  (1241 345)  LC_4 Logic Functioning bit
 (25 10)  (1223 346)  (1223 346)  routing T_23_21.rgt_op_6 <X> T_23_21.lc_trk_g2_6
 (26 10)  (1224 346)  (1224 346)  routing T_23_21.lc_trk_g0_5 <X> T_23_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (1225 346)  (1225 346)  routing T_23_21.lc_trk_g3_1 <X> T_23_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (1226 346)  (1226 346)  routing T_23_21.lc_trk_g3_1 <X> T_23_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 346)  (1227 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 346)  (1229 346)  routing T_23_21.lc_trk_g2_6 <X> T_23_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 346)  (1230 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 346)  (1231 346)  routing T_23_21.lc_trk_g2_6 <X> T_23_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (1235 346)  (1235 346)  LC_5 Logic Functioning bit
 (45 10)  (1243 346)  (1243 346)  LC_5 Logic Functioning bit
 (50 10)  (1248 346)  (1248 346)  Cascade bit: LH_LC05_inmux02_5

 (3 11)  (1201 347)  (1201 347)  routing T_23_21.sp12_v_b_1 <X> T_23_21.sp12_h_l_22
 (5 11)  (1203 347)  (1203 347)  routing T_23_21.sp4_h_l_43 <X> T_23_21.sp4_v_t_43
 (14 11)  (1212 347)  (1212 347)  routing T_23_21.sp4_h_l_17 <X> T_23_21.lc_trk_g2_4
 (15 11)  (1213 347)  (1213 347)  routing T_23_21.sp4_h_l_17 <X> T_23_21.lc_trk_g2_4
 (16 11)  (1214 347)  (1214 347)  routing T_23_21.sp4_h_l_17 <X> T_23_21.lc_trk_g2_4
 (17 11)  (1215 347)  (1215 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (1220 347)  (1220 347)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1222 347)  (1222 347)  routing T_23_21.rgt_op_6 <X> T_23_21.lc_trk_g2_6
 (29 11)  (1227 347)  (1227 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1229 347)  (1229 347)  routing T_23_21.lc_trk_g2_6 <X> T_23_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (1234 347)  (1234 347)  LC_5 Logic Functioning bit
 (38 11)  (1236 347)  (1236 347)  LC_5 Logic Functioning bit
 (45 11)  (1243 347)  (1243 347)  LC_5 Logic Functioning bit
 (52 11)  (1250 347)  (1250 347)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (1212 348)  (1212 348)  routing T_23_21.sp4_h_l_21 <X> T_23_21.lc_trk_g3_0
 (15 12)  (1213 348)  (1213 348)  routing T_23_21.rgt_op_1 <X> T_23_21.lc_trk_g3_1
 (17 12)  (1215 348)  (1215 348)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1216 348)  (1216 348)  routing T_23_21.rgt_op_1 <X> T_23_21.lc_trk_g3_1
 (22 12)  (1220 348)  (1220 348)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1221 348)  (1221 348)  routing T_23_21.sp12_v_b_11 <X> T_23_21.lc_trk_g3_3
 (26 12)  (1224 348)  (1224 348)  routing T_23_21.lc_trk_g1_5 <X> T_23_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (1226 348)  (1226 348)  routing T_23_21.lc_trk_g2_1 <X> T_23_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 348)  (1227 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 348)  (1230 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 348)  (1232 348)  routing T_23_21.lc_trk_g1_0 <X> T_23_21.wire_logic_cluster/lc_6/in_3
 (15 13)  (1213 349)  (1213 349)  routing T_23_21.sp4_h_l_21 <X> T_23_21.lc_trk_g3_0
 (16 13)  (1214 349)  (1214 349)  routing T_23_21.sp4_h_l_21 <X> T_23_21.lc_trk_g3_0
 (17 13)  (1215 349)  (1215 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (27 13)  (1225 349)  (1225 349)  routing T_23_21.lc_trk_g1_5 <X> T_23_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 349)  (1227 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (40 13)  (1238 349)  (1238 349)  LC_6 Logic Functioning bit
 (42 13)  (1240 349)  (1240 349)  LC_6 Logic Functioning bit
 (47 13)  (1245 349)  (1245 349)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (51 13)  (1249 349)  (1249 349)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (1198 350)  (1198 350)  routing T_23_21.glb_netwk_6 <X> T_23_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 350)  (1199 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (1223 350)  (1223 350)  routing T_23_21.sp4_h_r_38 <X> T_23_21.lc_trk_g3_6
 (0 15)  (1198 351)  (1198 351)  routing T_23_21.glb_netwk_6 <X> T_23_21.wire_logic_cluster/lc_7/s_r
 (22 15)  (1220 351)  (1220 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1221 351)  (1221 351)  routing T_23_21.sp4_h_r_38 <X> T_23_21.lc_trk_g3_6
 (24 15)  (1222 351)  (1222 351)  routing T_23_21.sp4_h_r_38 <X> T_23_21.lc_trk_g3_6


LogicTile_24_21

 (4 0)  (1256 336)  (1256 336)  routing T_24_21.sp4_h_l_37 <X> T_24_21.sp4_v_b_0
 (17 0)  (1269 336)  (1269 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1270 336)  (1270 336)  routing T_24_21.wire_logic_cluster/lc_1/out <X> T_24_21.lc_trk_g0_1
 (22 0)  (1274 336)  (1274 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1275 336)  (1275 336)  routing T_24_21.sp4_h_r_3 <X> T_24_21.lc_trk_g0_3
 (24 0)  (1276 336)  (1276 336)  routing T_24_21.sp4_h_r_3 <X> T_24_21.lc_trk_g0_3
 (25 0)  (1277 336)  (1277 336)  routing T_24_21.wire_logic_cluster/lc_2/out <X> T_24_21.lc_trk_g0_2
 (26 0)  (1278 336)  (1278 336)  routing T_24_21.lc_trk_g1_5 <X> T_24_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (1279 336)  (1279 336)  routing T_24_21.lc_trk_g3_6 <X> T_24_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 336)  (1280 336)  routing T_24_21.lc_trk_g3_6 <X> T_24_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 336)  (1281 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 336)  (1282 336)  routing T_24_21.lc_trk_g3_6 <X> T_24_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 336)  (1284 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 336)  (1286 336)  routing T_24_21.lc_trk_g1_2 <X> T_24_21.wire_logic_cluster/lc_0/in_3
 (41 0)  (1293 336)  (1293 336)  LC_0 Logic Functioning bit
 (5 1)  (1257 337)  (1257 337)  routing T_24_21.sp4_h_l_37 <X> T_24_21.sp4_v_b_0
 (21 1)  (1273 337)  (1273 337)  routing T_24_21.sp4_h_r_3 <X> T_24_21.lc_trk_g0_3
 (22 1)  (1274 337)  (1274 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (1279 337)  (1279 337)  routing T_24_21.lc_trk_g1_5 <X> T_24_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 337)  (1281 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 337)  (1282 337)  routing T_24_21.lc_trk_g3_6 <X> T_24_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (1283 337)  (1283 337)  routing T_24_21.lc_trk_g1_2 <X> T_24_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (1284 337)  (1284 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1285 337)  (1285 337)  routing T_24_21.lc_trk_g2_2 <X> T_24_21.input_2_0
 (35 1)  (1287 337)  (1287 337)  routing T_24_21.lc_trk_g2_2 <X> T_24_21.input_2_0
 (1 2)  (1253 338)  (1253 338)  routing T_24_21.glb_netwk_5 <X> T_24_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 338)  (1254 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (1266 338)  (1266 338)  routing T_24_21.wire_logic_cluster/lc_4/out <X> T_24_21.lc_trk_g0_4
 (29 2)  (1281 338)  (1281 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 338)  (1283 338)  routing T_24_21.lc_trk_g0_4 <X> T_24_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 338)  (1284 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (38 2)  (1290 338)  (1290 338)  LC_1 Logic Functioning bit
 (41 2)  (1293 338)  (1293 338)  LC_1 Logic Functioning bit
 (45 2)  (1297 338)  (1297 338)  LC_1 Logic Functioning bit
 (46 2)  (1298 338)  (1298 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (1299 338)  (1299 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (1302 338)  (1302 338)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (1252 339)  (1252 339)  routing T_24_21.glb_netwk_5 <X> T_24_21.wire_logic_cluster/lc_7/clk
 (17 3)  (1269 339)  (1269 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (1279 339)  (1279 339)  routing T_24_21.lc_trk_g3_0 <X> T_24_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 339)  (1280 339)  routing T_24_21.lc_trk_g3_0 <X> T_24_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 339)  (1281 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1282 339)  (1282 339)  routing T_24_21.lc_trk_g0_2 <X> T_24_21.wire_logic_cluster/lc_1/in_1
 (41 3)  (1293 339)  (1293 339)  LC_1 Logic Functioning bit
 (45 3)  (1297 339)  (1297 339)  LC_1 Logic Functioning bit
 (51 3)  (1303 339)  (1303 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (1266 340)  (1266 340)  routing T_24_21.lft_op_0 <X> T_24_21.lc_trk_g1_0
 (25 4)  (1277 340)  (1277 340)  routing T_24_21.sp4_h_l_7 <X> T_24_21.lc_trk_g1_2
 (29 4)  (1281 340)  (1281 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 340)  (1284 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 340)  (1286 340)  routing T_24_21.lc_trk_g1_0 <X> T_24_21.wire_logic_cluster/lc_2/in_3
 (38 4)  (1290 340)  (1290 340)  LC_2 Logic Functioning bit
 (41 4)  (1293 340)  (1293 340)  LC_2 Logic Functioning bit
 (6 5)  (1258 341)  (1258 341)  routing T_24_21.sp4_h_l_38 <X> T_24_21.sp4_h_r_3
 (15 5)  (1267 341)  (1267 341)  routing T_24_21.lft_op_0 <X> T_24_21.lc_trk_g1_0
 (17 5)  (1269 341)  (1269 341)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (1274 341)  (1274 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1275 341)  (1275 341)  routing T_24_21.sp4_h_l_7 <X> T_24_21.lc_trk_g1_2
 (24 5)  (1276 341)  (1276 341)  routing T_24_21.sp4_h_l_7 <X> T_24_21.lc_trk_g1_2
 (25 5)  (1277 341)  (1277 341)  routing T_24_21.sp4_h_l_7 <X> T_24_21.lc_trk_g1_2
 (27 5)  (1279 341)  (1279 341)  routing T_24_21.lc_trk_g3_1 <X> T_24_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 341)  (1280 341)  routing T_24_21.lc_trk_g3_1 <X> T_24_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 341)  (1281 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (1284 341)  (1284 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (1285 341)  (1285 341)  routing T_24_21.lc_trk_g2_0 <X> T_24_21.input_2_2
 (39 5)  (1291 341)  (1291 341)  LC_2 Logic Functioning bit
 (15 6)  (1267 342)  (1267 342)  routing T_24_21.lft_op_5 <X> T_24_21.lc_trk_g1_5
 (17 6)  (1269 342)  (1269 342)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1270 342)  (1270 342)  routing T_24_21.lft_op_5 <X> T_24_21.lc_trk_g1_5
 (26 6)  (1278 342)  (1278 342)  routing T_24_21.lc_trk_g2_5 <X> T_24_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (1281 342)  (1281 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 342)  (1282 342)  routing T_24_21.lc_trk_g0_4 <X> T_24_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 342)  (1283 342)  routing T_24_21.lc_trk_g1_5 <X> T_24_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 342)  (1284 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 342)  (1286 342)  routing T_24_21.lc_trk_g1_5 <X> T_24_21.wire_logic_cluster/lc_3/in_3
 (41 6)  (1293 342)  (1293 342)  LC_3 Logic Functioning bit
 (43 6)  (1295 342)  (1295 342)  LC_3 Logic Functioning bit
 (53 6)  (1305 342)  (1305 342)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (1274 343)  (1274 343)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1276 343)  (1276 343)  routing T_24_21.top_op_6 <X> T_24_21.lc_trk_g1_6
 (25 7)  (1277 343)  (1277 343)  routing T_24_21.top_op_6 <X> T_24_21.lc_trk_g1_6
 (28 7)  (1280 343)  (1280 343)  routing T_24_21.lc_trk_g2_5 <X> T_24_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 343)  (1281 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (4 8)  (1256 344)  (1256 344)  routing T_24_21.sp4_h_l_37 <X> T_24_21.sp4_v_b_6
 (6 8)  (1258 344)  (1258 344)  routing T_24_21.sp4_h_l_37 <X> T_24_21.sp4_v_b_6
 (25 8)  (1277 344)  (1277 344)  routing T_24_21.bnl_op_2 <X> T_24_21.lc_trk_g2_2
 (29 8)  (1281 344)  (1281 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 344)  (1284 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 344)  (1286 344)  routing T_24_21.lc_trk_g1_0 <X> T_24_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 344)  (1288 344)  LC_4 Logic Functioning bit
 (38 8)  (1290 344)  (1290 344)  LC_4 Logic Functioning bit
 (5 9)  (1257 345)  (1257 345)  routing T_24_21.sp4_h_l_37 <X> T_24_21.sp4_v_b_6
 (14 9)  (1266 345)  (1266 345)  routing T_24_21.sp4_h_r_24 <X> T_24_21.lc_trk_g2_0
 (15 9)  (1267 345)  (1267 345)  routing T_24_21.sp4_h_r_24 <X> T_24_21.lc_trk_g2_0
 (16 9)  (1268 345)  (1268 345)  routing T_24_21.sp4_h_r_24 <X> T_24_21.lc_trk_g2_0
 (17 9)  (1269 345)  (1269 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (1274 345)  (1274 345)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1277 345)  (1277 345)  routing T_24_21.bnl_op_2 <X> T_24_21.lc_trk_g2_2
 (36 9)  (1288 345)  (1288 345)  LC_4 Logic Functioning bit
 (38 9)  (1290 345)  (1290 345)  LC_4 Logic Functioning bit
 (15 10)  (1267 346)  (1267 346)  routing T_24_21.sp4_h_r_45 <X> T_24_21.lc_trk_g2_5
 (16 10)  (1268 346)  (1268 346)  routing T_24_21.sp4_h_r_45 <X> T_24_21.lc_trk_g2_5
 (17 10)  (1269 346)  (1269 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1270 346)  (1270 346)  routing T_24_21.sp4_h_r_45 <X> T_24_21.lc_trk_g2_5
 (27 10)  (1279 346)  (1279 346)  routing T_24_21.lc_trk_g3_1 <X> T_24_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (1280 346)  (1280 346)  routing T_24_21.lc_trk_g3_1 <X> T_24_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 346)  (1281 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 346)  (1283 346)  routing T_24_21.lc_trk_g1_5 <X> T_24_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 346)  (1284 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 346)  (1286 346)  routing T_24_21.lc_trk_g1_5 <X> T_24_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 346)  (1288 346)  LC_5 Logic Functioning bit
 (38 10)  (1290 346)  (1290 346)  LC_5 Logic Functioning bit
 (43 10)  (1295 346)  (1295 346)  LC_5 Logic Functioning bit
 (50 10)  (1302 346)  (1302 346)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (1270 347)  (1270 347)  routing T_24_21.sp4_h_r_45 <X> T_24_21.lc_trk_g2_5
 (36 11)  (1288 347)  (1288 347)  LC_5 Logic Functioning bit
 (38 11)  (1290 347)  (1290 347)  LC_5 Logic Functioning bit
 (43 11)  (1295 347)  (1295 347)  LC_5 Logic Functioning bit
 (15 12)  (1267 348)  (1267 348)  routing T_24_21.tnl_op_1 <X> T_24_21.lc_trk_g3_1
 (17 12)  (1269 348)  (1269 348)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (26 12)  (1278 348)  (1278 348)  routing T_24_21.lc_trk_g1_5 <X> T_24_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (1279 348)  (1279 348)  routing T_24_21.lc_trk_g1_6 <X> T_24_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 348)  (1281 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 348)  (1282 348)  routing T_24_21.lc_trk_g1_6 <X> T_24_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 348)  (1284 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 348)  (1288 348)  LC_6 Logic Functioning bit
 (37 12)  (1289 348)  (1289 348)  LC_6 Logic Functioning bit
 (42 12)  (1294 348)  (1294 348)  LC_6 Logic Functioning bit
 (43 12)  (1295 348)  (1295 348)  LC_6 Logic Functioning bit
 (50 12)  (1302 348)  (1302 348)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (1267 349)  (1267 349)  routing T_24_21.sp4_v_t_29 <X> T_24_21.lc_trk_g3_0
 (16 13)  (1268 349)  (1268 349)  routing T_24_21.sp4_v_t_29 <X> T_24_21.lc_trk_g3_0
 (17 13)  (1269 349)  (1269 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (1270 349)  (1270 349)  routing T_24_21.tnl_op_1 <X> T_24_21.lc_trk_g3_1
 (27 13)  (1279 349)  (1279 349)  routing T_24_21.lc_trk_g1_5 <X> T_24_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 349)  (1281 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 349)  (1282 349)  routing T_24_21.lc_trk_g1_6 <X> T_24_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (1283 349)  (1283 349)  routing T_24_21.lc_trk_g0_3 <X> T_24_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (1288 349)  (1288 349)  LC_6 Logic Functioning bit
 (37 13)  (1289 349)  (1289 349)  LC_6 Logic Functioning bit
 (42 13)  (1294 349)  (1294 349)  LC_6 Logic Functioning bit
 (0 14)  (1252 350)  (1252 350)  routing T_24_21.glb_netwk_6 <X> T_24_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 350)  (1253 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (10 14)  (1262 350)  (1262 350)  routing T_24_21.sp4_v_b_5 <X> T_24_21.sp4_h_l_47
 (25 14)  (1277 350)  (1277 350)  routing T_24_21.bnl_op_6 <X> T_24_21.lc_trk_g3_6
 (31 14)  (1283 350)  (1283 350)  routing T_24_21.lc_trk_g1_5 <X> T_24_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 350)  (1284 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 350)  (1286 350)  routing T_24_21.lc_trk_g1_5 <X> T_24_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 350)  (1288 350)  LC_7 Logic Functioning bit
 (37 14)  (1289 350)  (1289 350)  LC_7 Logic Functioning bit
 (38 14)  (1290 350)  (1290 350)  LC_7 Logic Functioning bit
 (52 14)  (1304 350)  (1304 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (1252 351)  (1252 351)  routing T_24_21.glb_netwk_6 <X> T_24_21.wire_logic_cluster/lc_7/s_r
 (22 15)  (1274 351)  (1274 351)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (1277 351)  (1277 351)  routing T_24_21.bnl_op_6 <X> T_24_21.lc_trk_g3_6
 (27 15)  (1279 351)  (1279 351)  routing T_24_21.lc_trk_g1_0 <X> T_24_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 351)  (1281 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (1284 351)  (1284 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (1288 351)  (1288 351)  LC_7 Logic Functioning bit
 (37 15)  (1289 351)  (1289 351)  LC_7 Logic Functioning bit
 (39 15)  (1291 351)  (1291 351)  LC_7 Logic Functioning bit
 (47 15)  (1299 351)  (1299 351)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (53 15)  (1305 351)  (1305 351)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (16 14)  (1742 350)  (1742 350)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (4 0)  (13 320)  (13 320)  routing T_0_20.span4_horz_32 <X> T_0_20.lc_trk_g0_0
 (16 0)  (1 320)  (1 320)  IOB_0 IO Functioning bit
 (5 1)  (12 321)  (12 321)  routing T_0_20.span4_horz_32 <X> T_0_20.lc_trk_g0_0
 (6 1)  (11 321)  (11 321)  routing T_0_20.span4_horz_32 <X> T_0_20.lc_trk_g0_0
 (7 1)  (10 321)  (10 321)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_32 lc_trk_g0_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (16 4)  (1 324)  (1 324)  IOB_0 IO Functioning bit
 (13 5)  (4 325)  (4 325)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0



LogicTile_2_20

 (11 11)  (83 331)  (83 331)  routing T_2_20.sp4_h_r_8 <X> T_2_20.sp4_h_l_45


LogicTile_6_20

 (0 0)  (288 320)  (288 320)  Negative Clock bit

 (21 0)  (309 320)  (309 320)  routing T_6_20.wire_logic_cluster/lc_3/out <X> T_6_20.lc_trk_g0_3
 (22 0)  (310 320)  (310 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (1 2)  (289 322)  (289 322)  routing T_6_20.glb_netwk_5 <X> T_6_20.wire_logic_cluster/lc_7/clk
 (2 2)  (290 322)  (290 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (17 2)  (305 322)  (305 322)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (306 322)  (306 322)  routing T_6_20.bnr_op_5 <X> T_6_20.lc_trk_g0_5
 (25 2)  (313 322)  (313 322)  routing T_6_20.wire_logic_cluster/lc_6/out <X> T_6_20.lc_trk_g0_6
 (26 2)  (314 322)  (314 322)  routing T_6_20.lc_trk_g2_7 <X> T_6_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (315 322)  (315 322)  routing T_6_20.lc_trk_g3_1 <X> T_6_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 322)  (316 322)  routing T_6_20.lc_trk_g3_1 <X> T_6_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 322)  (317 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 322)  (320 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 322)  (322 322)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.wire_logic_cluster/lc_1/in_3
 (42 2)  (330 322)  (330 322)  LC_1 Logic Functioning bit
 (0 3)  (288 323)  (288 323)  routing T_6_20.glb_netwk_5 <X> T_6_20.wire_logic_cluster/lc_7/clk
 (15 3)  (303 323)  (303 323)  routing T_6_20.bot_op_4 <X> T_6_20.lc_trk_g0_4
 (17 3)  (305 323)  (305 323)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (306 323)  (306 323)  routing T_6_20.bnr_op_5 <X> T_6_20.lc_trk_g0_5
 (22 3)  (310 323)  (310 323)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (314 323)  (314 323)  routing T_6_20.lc_trk_g2_7 <X> T_6_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 323)  (316 323)  routing T_6_20.lc_trk_g2_7 <X> T_6_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 323)  (317 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 323)  (319 323)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (320 323)  (320 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (323 323)  (323 323)  routing T_6_20.lc_trk_g0_3 <X> T_6_20.input_2_1
 (51 3)  (339 323)  (339 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (309 324)  (309 324)  routing T_6_20.sp4_h_r_11 <X> T_6_20.lc_trk_g1_3
 (22 4)  (310 324)  (310 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (311 324)  (311 324)  routing T_6_20.sp4_h_r_11 <X> T_6_20.lc_trk_g1_3
 (24 4)  (312 324)  (312 324)  routing T_6_20.sp4_h_r_11 <X> T_6_20.lc_trk_g1_3
 (26 4)  (314 324)  (314 324)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_2/in_0
 (28 4)  (316 324)  (316 324)  routing T_6_20.lc_trk_g2_7 <X> T_6_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 324)  (317 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 324)  (318 324)  routing T_6_20.lc_trk_g2_7 <X> T_6_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (319 324)  (319 324)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 324)  (320 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 324)  (321 324)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 324)  (322 324)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (40 4)  (328 324)  (328 324)  LC_2 Logic Functioning bit
 (51 4)  (339 324)  (339 324)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (27 5)  (315 325)  (315 325)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 325)  (317 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 325)  (318 325)  routing T_6_20.lc_trk_g2_7 <X> T_6_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 325)  (319 325)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 325)  (320 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (321 325)  (321 325)  routing T_6_20.lc_trk_g3_1 <X> T_6_20.input_2_2
 (34 5)  (322 325)  (322 325)  routing T_6_20.lc_trk_g3_1 <X> T_6_20.input_2_2
 (17 6)  (305 326)  (305 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (306 326)  (306 326)  routing T_6_20.wire_logic_cluster/lc_5/out <X> T_6_20.lc_trk_g1_5
 (21 6)  (309 326)  (309 326)  routing T_6_20.wire_logic_cluster/lc_7/out <X> T_6_20.lc_trk_g1_7
 (22 6)  (310 326)  (310 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (314 326)  (314 326)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (315 326)  (315 326)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 326)  (317 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 326)  (318 326)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 326)  (319 326)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 326)  (320 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 326)  (322 326)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_3/in_3
 (40 6)  (328 326)  (328 326)  LC_3 Logic Functioning bit
 (42 6)  (330 326)  (330 326)  LC_3 Logic Functioning bit
 (15 7)  (303 327)  (303 327)  routing T_6_20.bot_op_4 <X> T_6_20.lc_trk_g1_4
 (17 7)  (305 327)  (305 327)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 7)  (314 327)  (314 327)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 327)  (315 327)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 327)  (316 327)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 327)  (317 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 327)  (318 327)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_3/in_1
 (27 8)  (315 328)  (315 328)  routing T_6_20.lc_trk_g3_2 <X> T_6_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 328)  (316 328)  routing T_6_20.lc_trk_g3_2 <X> T_6_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 328)  (317 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 328)  (319 328)  routing T_6_20.lc_trk_g0_5 <X> T_6_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 328)  (320 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (42 8)  (330 328)  (330 328)  LC_4 Logic Functioning bit
 (50 8)  (338 328)  (338 328)  Cascade bit: LH_LC04_inmux02_5

 (30 9)  (318 329)  (318 329)  routing T_6_20.lc_trk_g3_2 <X> T_6_20.wire_logic_cluster/lc_4/in_1
 (42 9)  (330 329)  (330 329)  LC_4 Logic Functioning bit
 (21 10)  (309 330)  (309 330)  routing T_6_20.rgt_op_7 <X> T_6_20.lc_trk_g2_7
 (22 10)  (310 330)  (310 330)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (312 330)  (312 330)  routing T_6_20.rgt_op_7 <X> T_6_20.lc_trk_g2_7
 (26 10)  (314 330)  (314 330)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (317 330)  (317 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 330)  (318 330)  routing T_6_20.lc_trk_g0_4 <X> T_6_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 330)  (319 330)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 330)  (320 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 330)  (322 330)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 330)  (323 330)  routing T_6_20.lc_trk_g0_5 <X> T_6_20.input_2_5
 (36 10)  (324 330)  (324 330)  LC_5 Logic Functioning bit
 (37 10)  (325 330)  (325 330)  LC_5 Logic Functioning bit
 (39 10)  (327 330)  (327 330)  LC_5 Logic Functioning bit
 (42 10)  (330 330)  (330 330)  LC_5 Logic Functioning bit
 (43 10)  (331 330)  (331 330)  LC_5 Logic Functioning bit
 (45 10)  (333 330)  (333 330)  LC_5 Logic Functioning bit
 (11 11)  (299 331)  (299 331)  routing T_6_20.sp4_h_r_0 <X> T_6_20.sp4_h_l_45
 (13 11)  (301 331)  (301 331)  routing T_6_20.sp4_h_r_0 <X> T_6_20.sp4_h_l_45
 (22 11)  (310 331)  (310 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (315 331)  (315 331)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 331)  (316 331)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 331)  (317 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (320 331)  (320 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (324 331)  (324 331)  LC_5 Logic Functioning bit
 (37 11)  (325 331)  (325 331)  LC_5 Logic Functioning bit
 (38 11)  (326 331)  (326 331)  LC_5 Logic Functioning bit
 (39 11)  (327 331)  (327 331)  LC_5 Logic Functioning bit
 (42 11)  (330 331)  (330 331)  LC_5 Logic Functioning bit
 (43 11)  (331 331)  (331 331)  LC_5 Logic Functioning bit
 (45 11)  (333 331)  (333 331)  LC_5 Logic Functioning bit
 (46 11)  (334 331)  (334 331)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (303 332)  (303 332)  routing T_6_20.rgt_op_1 <X> T_6_20.lc_trk_g3_1
 (17 12)  (305 332)  (305 332)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (306 332)  (306 332)  routing T_6_20.rgt_op_1 <X> T_6_20.lc_trk_g3_1
 (25 12)  (313 332)  (313 332)  routing T_6_20.rgt_op_2 <X> T_6_20.lc_trk_g3_2
 (26 12)  (314 332)  (314 332)  routing T_6_20.lc_trk_g0_4 <X> T_6_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 332)  (315 332)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 332)  (316 332)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 332)  (317 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 332)  (318 332)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 332)  (320 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 332)  (321 332)  routing T_6_20.lc_trk_g3_2 <X> T_6_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 332)  (322 332)  routing T_6_20.lc_trk_g3_2 <X> T_6_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 332)  (323 332)  routing T_6_20.lc_trk_g0_6 <X> T_6_20.input_2_6
 (36 12)  (324 332)  (324 332)  LC_6 Logic Functioning bit
 (37 12)  (325 332)  (325 332)  LC_6 Logic Functioning bit
 (38 12)  (326 332)  (326 332)  LC_6 Logic Functioning bit
 (39 12)  (327 332)  (327 332)  LC_6 Logic Functioning bit
 (42 12)  (330 332)  (330 332)  LC_6 Logic Functioning bit
 (45 12)  (333 332)  (333 332)  LC_6 Logic Functioning bit
 (47 12)  (335 332)  (335 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (22 13)  (310 333)  (310 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (312 333)  (312 333)  routing T_6_20.rgt_op_2 <X> T_6_20.lc_trk_g3_2
 (29 13)  (317 333)  (317 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 333)  (319 333)  routing T_6_20.lc_trk_g3_2 <X> T_6_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 333)  (320 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (323 333)  (323 333)  routing T_6_20.lc_trk_g0_6 <X> T_6_20.input_2_6
 (36 13)  (324 333)  (324 333)  LC_6 Logic Functioning bit
 (37 13)  (325 333)  (325 333)  LC_6 Logic Functioning bit
 (38 13)  (326 333)  (326 333)  LC_6 Logic Functioning bit
 (39 13)  (327 333)  (327 333)  LC_6 Logic Functioning bit
 (42 13)  (330 333)  (330 333)  LC_6 Logic Functioning bit
 (43 13)  (331 333)  (331 333)  LC_6 Logic Functioning bit
 (45 13)  (333 333)  (333 333)  LC_6 Logic Functioning bit
 (0 14)  (288 334)  (288 334)  routing T_6_20.glb_netwk_4 <X> T_6_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 334)  (289 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (299 334)  (299 334)  routing T_6_20.sp4_h_r_5 <X> T_6_20.sp4_v_t_46
 (13 14)  (301 334)  (301 334)  routing T_6_20.sp4_h_r_5 <X> T_6_20.sp4_v_t_46
 (14 14)  (302 334)  (302 334)  routing T_6_20.rgt_op_4 <X> T_6_20.lc_trk_g3_4
 (25 14)  (313 334)  (313 334)  routing T_6_20.wire_logic_cluster/lc_6/out <X> T_6_20.lc_trk_g3_6
 (26 14)  (314 334)  (314 334)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_7/in_0
 (28 14)  (316 334)  (316 334)  routing T_6_20.lc_trk_g2_6 <X> T_6_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 334)  (317 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 334)  (318 334)  routing T_6_20.lc_trk_g2_6 <X> T_6_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (319 334)  (319 334)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 334)  (320 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 334)  (322 334)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (323 334)  (323 334)  routing T_6_20.lc_trk_g1_4 <X> T_6_20.input_2_7
 (36 14)  (324 334)  (324 334)  LC_7 Logic Functioning bit
 (37 14)  (325 334)  (325 334)  LC_7 Logic Functioning bit
 (39 14)  (327 334)  (327 334)  LC_7 Logic Functioning bit
 (41 14)  (329 334)  (329 334)  LC_7 Logic Functioning bit
 (43 14)  (331 334)  (331 334)  LC_7 Logic Functioning bit
 (45 14)  (333 334)  (333 334)  LC_7 Logic Functioning bit
 (47 14)  (335 334)  (335 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (12 15)  (300 335)  (300 335)  routing T_6_20.sp4_h_r_5 <X> T_6_20.sp4_v_t_46
 (15 15)  (303 335)  (303 335)  routing T_6_20.rgt_op_4 <X> T_6_20.lc_trk_g3_4
 (17 15)  (305 335)  (305 335)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (310 335)  (310 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (315 335)  (315 335)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 335)  (316 335)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 335)  (317 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 335)  (318 335)  routing T_6_20.lc_trk_g2_6 <X> T_6_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (319 335)  (319 335)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (320 335)  (320 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (322 335)  (322 335)  routing T_6_20.lc_trk_g1_4 <X> T_6_20.input_2_7
 (36 15)  (324 335)  (324 335)  LC_7 Logic Functioning bit
 (37 15)  (325 335)  (325 335)  LC_7 Logic Functioning bit
 (38 15)  (326 335)  (326 335)  LC_7 Logic Functioning bit
 (41 15)  (329 335)  (329 335)  LC_7 Logic Functioning bit
 (43 15)  (331 335)  (331 335)  LC_7 Logic Functioning bit
 (45 15)  (333 335)  (333 335)  LC_7 Logic Functioning bit
 (53 15)  (341 335)  (341 335)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_7_20

 (0 0)  (342 320)  (342 320)  Negative Clock bit

 (3 0)  (345 320)  (345 320)  routing T_7_20.sp12_h_r_0 <X> T_7_20.sp12_v_b_0
 (17 0)  (359 320)  (359 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (360 320)  (360 320)  routing T_7_20.wire_logic_cluster/lc_1/out <X> T_7_20.lc_trk_g0_1
 (29 0)  (371 320)  (371 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (36 0)  (378 320)  (378 320)  LC_0 Logic Functioning bit
 (38 0)  (380 320)  (380 320)  LC_0 Logic Functioning bit
 (41 0)  (383 320)  (383 320)  LC_0 Logic Functioning bit
 (43 0)  (385 320)  (385 320)  LC_0 Logic Functioning bit
 (45 0)  (387 320)  (387 320)  LC_0 Logic Functioning bit
 (3 1)  (345 321)  (345 321)  routing T_7_20.sp12_h_r_0 <X> T_7_20.sp12_v_b_0
 (13 1)  (355 321)  (355 321)  routing T_7_20.sp4_v_t_44 <X> T_7_20.sp4_h_r_2
 (22 1)  (364 321)  (364 321)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (366 321)  (366 321)  routing T_7_20.bot_op_2 <X> T_7_20.lc_trk_g0_2
 (36 1)  (378 321)  (378 321)  LC_0 Logic Functioning bit
 (38 1)  (380 321)  (380 321)  LC_0 Logic Functioning bit
 (41 1)  (383 321)  (383 321)  LC_0 Logic Functioning bit
 (43 1)  (385 321)  (385 321)  LC_0 Logic Functioning bit
 (45 1)  (387 321)  (387 321)  LC_0 Logic Functioning bit
 (1 2)  (343 322)  (343 322)  routing T_7_20.glb_netwk_5 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (2 2)  (344 322)  (344 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (346 322)  (346 322)  routing T_7_20.sp4_h_r_0 <X> T_7_20.sp4_v_t_37
 (14 2)  (356 322)  (356 322)  routing T_7_20.wire_logic_cluster/lc_4/out <X> T_7_20.lc_trk_g0_4
 (25 2)  (367 322)  (367 322)  routing T_7_20.lft_op_6 <X> T_7_20.lc_trk_g0_6
 (26 2)  (368 322)  (368 322)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_1/in_0
 (29 2)  (371 322)  (371 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 322)  (372 322)  routing T_7_20.lc_trk_g0_4 <X> T_7_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (373 322)  (373 322)  routing T_7_20.lc_trk_g0_6 <X> T_7_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 322)  (374 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (378 322)  (378 322)  LC_1 Logic Functioning bit
 (38 2)  (380 322)  (380 322)  LC_1 Logic Functioning bit
 (45 2)  (387 322)  (387 322)  LC_1 Logic Functioning bit
 (0 3)  (342 323)  (342 323)  routing T_7_20.glb_netwk_5 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (5 3)  (347 323)  (347 323)  routing T_7_20.sp4_h_r_0 <X> T_7_20.sp4_v_t_37
 (17 3)  (359 323)  (359 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (364 323)  (364 323)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (366 323)  (366 323)  routing T_7_20.lft_op_6 <X> T_7_20.lc_trk_g0_6
 (27 3)  (369 323)  (369 323)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 323)  (370 323)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 323)  (371 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 323)  (373 323)  routing T_7_20.lc_trk_g0_6 <X> T_7_20.wire_logic_cluster/lc_1/in_3
 (45 3)  (387 323)  (387 323)  LC_1 Logic Functioning bit
 (14 4)  (356 324)  (356 324)  routing T_7_20.wire_logic_cluster/lc_0/out <X> T_7_20.lc_trk_g1_0
 (21 4)  (363 324)  (363 324)  routing T_7_20.wire_logic_cluster/lc_3/out <X> T_7_20.lc_trk_g1_3
 (22 4)  (364 324)  (364 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (373 324)  (373 324)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 324)  (374 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 324)  (375 324)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 324)  (376 324)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 324)  (378 324)  LC_2 Logic Functioning bit
 (37 4)  (379 324)  (379 324)  LC_2 Logic Functioning bit
 (38 4)  (380 324)  (380 324)  LC_2 Logic Functioning bit
 (39 4)  (381 324)  (381 324)  LC_2 Logic Functioning bit
 (45 4)  (387 324)  (387 324)  LC_2 Logic Functioning bit
 (17 5)  (359 325)  (359 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (31 5)  (373 325)  (373 325)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (378 325)  (378 325)  LC_2 Logic Functioning bit
 (37 5)  (379 325)  (379 325)  LC_2 Logic Functioning bit
 (38 5)  (380 325)  (380 325)  LC_2 Logic Functioning bit
 (39 5)  (381 325)  (381 325)  LC_2 Logic Functioning bit
 (45 5)  (387 325)  (387 325)  LC_2 Logic Functioning bit
 (15 6)  (357 326)  (357 326)  routing T_7_20.lft_op_5 <X> T_7_20.lc_trk_g1_5
 (17 6)  (359 326)  (359 326)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (360 326)  (360 326)  routing T_7_20.lft_op_5 <X> T_7_20.lc_trk_g1_5
 (21 6)  (363 326)  (363 326)  routing T_7_20.lft_op_7 <X> T_7_20.lc_trk_g1_7
 (22 6)  (364 326)  (364 326)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (366 326)  (366 326)  routing T_7_20.lft_op_7 <X> T_7_20.lc_trk_g1_7
 (29 6)  (371 326)  (371 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 326)  (374 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 326)  (376 326)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 326)  (378 326)  LC_3 Logic Functioning bit
 (37 6)  (379 326)  (379 326)  LC_3 Logic Functioning bit
 (38 6)  (380 326)  (380 326)  LC_3 Logic Functioning bit
 (39 6)  (381 326)  (381 326)  LC_3 Logic Functioning bit
 (45 6)  (387 326)  (387 326)  LC_3 Logic Functioning bit
 (46 6)  (388 326)  (388 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (394 326)  (394 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (368 327)  (368 327)  routing T_7_20.lc_trk_g3_2 <X> T_7_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 327)  (369 327)  routing T_7_20.lc_trk_g3_2 <X> T_7_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 327)  (370 327)  routing T_7_20.lc_trk_g3_2 <X> T_7_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 327)  (371 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 327)  (372 327)  routing T_7_20.lc_trk_g0_2 <X> T_7_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 327)  (373 327)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (374 327)  (374 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (376 327)  (376 327)  routing T_7_20.lc_trk_g1_0 <X> T_7_20.input_2_3
 (36 7)  (378 327)  (378 327)  LC_3 Logic Functioning bit
 (37 7)  (379 327)  (379 327)  LC_3 Logic Functioning bit
 (38 7)  (380 327)  (380 327)  LC_3 Logic Functioning bit
 (39 7)  (381 327)  (381 327)  LC_3 Logic Functioning bit
 (43 7)  (385 327)  (385 327)  LC_3 Logic Functioning bit
 (44 7)  (386 327)  (386 327)  LC_3 Logic Functioning bit
 (45 7)  (387 327)  (387 327)  LC_3 Logic Functioning bit
 (51 7)  (393 327)  (393 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (359 328)  (359 328)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (360 328)  (360 328)  routing T_7_20.bnl_op_1 <X> T_7_20.lc_trk_g2_1
 (25 8)  (367 328)  (367 328)  routing T_7_20.bnl_op_2 <X> T_7_20.lc_trk_g2_2
 (28 8)  (370 328)  (370 328)  routing T_7_20.lc_trk_g2_1 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 328)  (371 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 328)  (374 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 328)  (375 328)  routing T_7_20.lc_trk_g3_0 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 328)  (376 328)  routing T_7_20.lc_trk_g3_0 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (42 8)  (384 328)  (384 328)  LC_4 Logic Functioning bit
 (18 9)  (360 329)  (360 329)  routing T_7_20.bnl_op_1 <X> T_7_20.lc_trk_g2_1
 (22 9)  (364 329)  (364 329)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (367 329)  (367 329)  routing T_7_20.bnl_op_2 <X> T_7_20.lc_trk_g2_2
 (26 9)  (368 329)  (368 329)  routing T_7_20.lc_trk_g2_2 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 329)  (370 329)  routing T_7_20.lc_trk_g2_2 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 329)  (371 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (374 329)  (374 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (375 329)  (375 329)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.input_2_4
 (34 9)  (376 329)  (376 329)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.input_2_4
 (35 9)  (377 329)  (377 329)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.input_2_4
 (14 10)  (356 330)  (356 330)  routing T_7_20.bnl_op_4 <X> T_7_20.lc_trk_g2_4
 (28 10)  (370 330)  (370 330)  routing T_7_20.lc_trk_g2_4 <X> T_7_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 330)  (371 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 330)  (372 330)  routing T_7_20.lc_trk_g2_4 <X> T_7_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 330)  (373 330)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 330)  (374 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 330)  (376 330)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (379 330)  (379 330)  LC_5 Logic Functioning bit
 (50 10)  (392 330)  (392 330)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (350 331)  (350 331)  routing T_7_20.sp4_h_r_7 <X> T_7_20.sp4_v_t_42
 (9 11)  (351 331)  (351 331)  routing T_7_20.sp4_h_r_7 <X> T_7_20.sp4_v_t_42
 (14 11)  (356 331)  (356 331)  routing T_7_20.bnl_op_4 <X> T_7_20.lc_trk_g2_4
 (17 11)  (359 331)  (359 331)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (31 11)  (373 331)  (373 331)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_5/in_3
 (37 11)  (379 331)  (379 331)  LC_5 Logic Functioning bit
 (12 12)  (354 332)  (354 332)  routing T_7_20.sp4_v_b_5 <X> T_7_20.sp4_h_r_11
 (14 12)  (356 332)  (356 332)  routing T_7_20.bnl_op_0 <X> T_7_20.lc_trk_g3_0
 (21 12)  (363 332)  (363 332)  routing T_7_20.bnl_op_3 <X> T_7_20.lc_trk_g3_3
 (22 12)  (364 332)  (364 332)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (367 332)  (367 332)  routing T_7_20.sp4_v_b_26 <X> T_7_20.lc_trk_g3_2
 (27 12)  (369 332)  (369 332)  routing T_7_20.lc_trk_g1_0 <X> T_7_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 332)  (371 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 332)  (374 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 332)  (375 332)  routing T_7_20.lc_trk_g3_2 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 332)  (376 332)  routing T_7_20.lc_trk_g3_2 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 332)  (378 332)  LC_6 Logic Functioning bit
 (37 12)  (379 332)  (379 332)  LC_6 Logic Functioning bit
 (38 12)  (380 332)  (380 332)  LC_6 Logic Functioning bit
 (42 12)  (384 332)  (384 332)  LC_6 Logic Functioning bit
 (43 12)  (385 332)  (385 332)  LC_6 Logic Functioning bit
 (45 12)  (387 332)  (387 332)  LC_6 Logic Functioning bit
 (50 12)  (392 332)  (392 332)  Cascade bit: LH_LC06_inmux02_5

 (11 13)  (353 333)  (353 333)  routing T_7_20.sp4_v_b_5 <X> T_7_20.sp4_h_r_11
 (13 13)  (355 333)  (355 333)  routing T_7_20.sp4_v_b_5 <X> T_7_20.sp4_h_r_11
 (14 13)  (356 333)  (356 333)  routing T_7_20.bnl_op_0 <X> T_7_20.lc_trk_g3_0
 (17 13)  (359 333)  (359 333)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (21 13)  (363 333)  (363 333)  routing T_7_20.bnl_op_3 <X> T_7_20.lc_trk_g3_3
 (22 13)  (364 333)  (364 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (365 333)  (365 333)  routing T_7_20.sp4_v_b_26 <X> T_7_20.lc_trk_g3_2
 (26 13)  (368 333)  (368 333)  routing T_7_20.lc_trk_g0_2 <X> T_7_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 333)  (371 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 333)  (373 333)  routing T_7_20.lc_trk_g3_2 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 333)  (378 333)  LC_6 Logic Functioning bit
 (37 13)  (379 333)  (379 333)  LC_6 Logic Functioning bit
 (38 13)  (380 333)  (380 333)  LC_6 Logic Functioning bit
 (41 13)  (383 333)  (383 333)  LC_6 Logic Functioning bit
 (42 13)  (384 333)  (384 333)  LC_6 Logic Functioning bit
 (43 13)  (385 333)  (385 333)  LC_6 Logic Functioning bit
 (45 13)  (387 333)  (387 333)  LC_6 Logic Functioning bit
 (0 14)  (342 334)  (342 334)  routing T_7_20.glb_netwk_4 <X> T_7_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 334)  (343 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (356 334)  (356 334)  routing T_7_20.bnl_op_4 <X> T_7_20.lc_trk_g3_4
 (25 14)  (367 334)  (367 334)  routing T_7_20.wire_logic_cluster/lc_6/out <X> T_7_20.lc_trk_g3_6
 (26 14)  (368 334)  (368 334)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (371 334)  (371 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 334)  (372 334)  routing T_7_20.lc_trk_g0_4 <X> T_7_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 334)  (373 334)  routing T_7_20.lc_trk_g1_5 <X> T_7_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 334)  (374 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 334)  (376 334)  routing T_7_20.lc_trk_g1_5 <X> T_7_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 334)  (378 334)  LC_7 Logic Functioning bit
 (38 14)  (380 334)  (380 334)  LC_7 Logic Functioning bit
 (45 14)  (387 334)  (387 334)  LC_7 Logic Functioning bit
 (14 15)  (356 335)  (356 335)  routing T_7_20.bnl_op_4 <X> T_7_20.lc_trk_g3_4
 (17 15)  (359 335)  (359 335)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (364 335)  (364 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (369 335)  (369 335)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 335)  (370 335)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 335)  (371 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (45 15)  (387 335)  (387 335)  LC_7 Logic Functioning bit


RAM_Tile_8_20

 (5 5)  (401 325)  (401 325)  routing T_8_20.sp4_h_r_3 <X> T_8_20.sp4_v_b_3
 (11 10)  (407 330)  (407 330)  routing T_8_20.sp4_h_r_2 <X> T_8_20.sp4_v_t_45
 (13 10)  (409 330)  (409 330)  routing T_8_20.sp4_h_r_2 <X> T_8_20.sp4_v_t_45
 (12 11)  (408 331)  (408 331)  routing T_8_20.sp4_h_r_2 <X> T_8_20.sp4_v_t_45


LogicTile_9_20

 (22 0)  (460 320)  (460 320)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (461 320)  (461 320)  routing T_9_20.sp12_h_r_11 <X> T_9_20.lc_trk_g0_3
 (15 2)  (453 322)  (453 322)  routing T_9_20.sp12_h_r_5 <X> T_9_20.lc_trk_g0_5
 (17 2)  (455 322)  (455 322)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (456 322)  (456 322)  routing T_9_20.sp12_h_r_5 <X> T_9_20.lc_trk_g0_5
 (18 3)  (456 323)  (456 323)  routing T_9_20.sp12_h_r_5 <X> T_9_20.lc_trk_g0_5
 (22 5)  (460 325)  (460 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (461 325)  (461 325)  routing T_9_20.sp4_v_b_18 <X> T_9_20.lc_trk_g1_2
 (24 5)  (462 325)  (462 325)  routing T_9_20.sp4_v_b_18 <X> T_9_20.lc_trk_g1_2
 (16 6)  (454 326)  (454 326)  routing T_9_20.sp12_h_r_13 <X> T_9_20.lc_trk_g1_5
 (17 6)  (455 326)  (455 326)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (26 8)  (464 328)  (464 328)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 328)  (465 328)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 328)  (466 328)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 328)  (467 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 328)  (469 328)  routing T_9_20.lc_trk_g0_5 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 328)  (470 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (475 328)  (475 328)  LC_4 Logic Functioning bit
 (39 8)  (477 328)  (477 328)  LC_4 Logic Functioning bit
 (46 8)  (484 328)  (484 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (460 329)  (460 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (461 329)  (461 329)  routing T_9_20.sp4_h_l_15 <X> T_9_20.lc_trk_g2_2
 (24 9)  (462 329)  (462 329)  routing T_9_20.sp4_h_l_15 <X> T_9_20.lc_trk_g2_2
 (25 9)  (463 329)  (463 329)  routing T_9_20.sp4_h_l_15 <X> T_9_20.lc_trk_g2_2
 (28 9)  (466 329)  (466 329)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 329)  (467 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 329)  (468 329)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (21 10)  (459 330)  (459 330)  routing T_9_20.sp4_h_l_34 <X> T_9_20.lc_trk_g2_7
 (22 10)  (460 330)  (460 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (461 330)  (461 330)  routing T_9_20.sp4_h_l_34 <X> T_9_20.lc_trk_g2_7
 (24 10)  (462 330)  (462 330)  routing T_9_20.sp4_h_l_34 <X> T_9_20.lc_trk_g2_7
 (25 10)  (463 330)  (463 330)  routing T_9_20.sp4_h_r_46 <X> T_9_20.lc_trk_g2_6
 (28 10)  (466 330)  (466 330)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 330)  (467 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 330)  (468 330)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 330)  (469 330)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 330)  (470 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 330)  (472 330)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (40 10)  (478 330)  (478 330)  LC_5 Logic Functioning bit
 (17 11)  (455 331)  (455 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (459 331)  (459 331)  routing T_9_20.sp4_h_l_34 <X> T_9_20.lc_trk_g2_7
 (22 11)  (460 331)  (460 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (461 331)  (461 331)  routing T_9_20.sp4_h_r_46 <X> T_9_20.lc_trk_g2_6
 (24 11)  (462 331)  (462 331)  routing T_9_20.sp4_h_r_46 <X> T_9_20.lc_trk_g2_6
 (25 11)  (463 331)  (463 331)  routing T_9_20.sp4_h_r_46 <X> T_9_20.lc_trk_g2_6
 (27 11)  (465 331)  (465 331)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 331)  (466 331)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 331)  (467 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 331)  (468 331)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 331)  (470 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (472 331)  (472 331)  routing T_9_20.lc_trk_g1_2 <X> T_9_20.input_2_5
 (35 11)  (473 331)  (473 331)  routing T_9_20.lc_trk_g1_2 <X> T_9_20.input_2_5
 (21 12)  (459 332)  (459 332)  routing T_9_20.sp4_h_r_35 <X> T_9_20.lc_trk_g3_3
 (22 12)  (460 332)  (460 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (461 332)  (461 332)  routing T_9_20.sp4_h_r_35 <X> T_9_20.lc_trk_g3_3
 (24 12)  (462 332)  (462 332)  routing T_9_20.sp4_h_r_35 <X> T_9_20.lc_trk_g3_3
 (29 12)  (467 332)  (467 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 332)  (469 332)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 332)  (470 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 332)  (471 332)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (475 332)  (475 332)  LC_6 Logic Functioning bit
 (42 12)  (480 332)  (480 332)  LC_6 Logic Functioning bit
 (50 12)  (488 332)  (488 332)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (453 333)  (453 333)  routing T_9_20.sp4_v_t_29 <X> T_9_20.lc_trk_g3_0
 (16 13)  (454 333)  (454 333)  routing T_9_20.sp4_v_t_29 <X> T_9_20.lc_trk_g3_0
 (17 13)  (455 333)  (455 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (460 333)  (460 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (461 333)  (461 333)  routing T_9_20.sp4_h_l_15 <X> T_9_20.lc_trk_g3_2
 (24 13)  (462 333)  (462 333)  routing T_9_20.sp4_h_l_15 <X> T_9_20.lc_trk_g3_2
 (25 13)  (463 333)  (463 333)  routing T_9_20.sp4_h_l_15 <X> T_9_20.lc_trk_g3_2
 (26 13)  (464 333)  (464 333)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 333)  (465 333)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 333)  (466 333)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 333)  (467 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 333)  (468 333)  routing T_9_20.lc_trk_g0_3 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 333)  (469 333)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 333)  (474 333)  LC_6 Logic Functioning bit
 (42 13)  (480 333)  (480 333)  LC_6 Logic Functioning bit
 (43 13)  (481 333)  (481 333)  LC_6 Logic Functioning bit
 (48 13)  (486 333)  (486 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (28 14)  (466 334)  (466 334)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 334)  (467 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 334)  (468 334)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 334)  (470 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 334)  (471 334)  routing T_9_20.lc_trk_g2_2 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (37 14)  (475 334)  (475 334)  LC_7 Logic Functioning bit
 (39 14)  (477 334)  (477 334)  LC_7 Logic Functioning bit
 (41 14)  (479 334)  (479 334)  LC_7 Logic Functioning bit
 (43 14)  (481 334)  (481 334)  LC_7 Logic Functioning bit
 (46 14)  (484 334)  (484 334)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (489 334)  (489 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (31 15)  (469 335)  (469 335)  routing T_9_20.lc_trk_g2_2 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (37 15)  (475 335)  (475 335)  LC_7 Logic Functioning bit
 (39 15)  (477 335)  (477 335)  LC_7 Logic Functioning bit
 (41 15)  (479 335)  (479 335)  LC_7 Logic Functioning bit
 (43 15)  (481 335)  (481 335)  LC_7 Logic Functioning bit
 (53 15)  (491 335)  (491 335)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_10_20

 (0 0)  (492 320)  (492 320)  Negative Clock bit

 (21 0)  (513 320)  (513 320)  routing T_10_20.wire_logic_cluster/lc_3/out <X> T_10_20.lc_trk_g0_3
 (22 0)  (514 320)  (514 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (518 320)  (518 320)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (521 320)  (521 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 320)  (522 320)  routing T_10_20.lc_trk_g0_5 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (36 0)  (528 320)  (528 320)  LC_0 Logic Functioning bit
 (38 0)  (530 320)  (530 320)  LC_0 Logic Functioning bit
 (41 0)  (533 320)  (533 320)  LC_0 Logic Functioning bit
 (43 0)  (535 320)  (535 320)  LC_0 Logic Functioning bit
 (45 0)  (537 320)  (537 320)  LC_0 Logic Functioning bit
 (26 1)  (518 321)  (518 321)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 321)  (519 321)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 321)  (520 321)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 321)  (521 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (45 1)  (537 321)  (537 321)  LC_0 Logic Functioning bit
 (1 2)  (493 322)  (493 322)  routing T_10_20.glb_netwk_5 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (2 2)  (494 322)  (494 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (497 322)  (497 322)  routing T_10_20.sp4_h_r_9 <X> T_10_20.sp4_h_l_37
 (15 2)  (507 322)  (507 322)  routing T_10_20.top_op_5 <X> T_10_20.lc_trk_g0_5
 (17 2)  (509 322)  (509 322)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (0 3)  (492 323)  (492 323)  routing T_10_20.glb_netwk_5 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (4 3)  (496 323)  (496 323)  routing T_10_20.sp4_h_r_9 <X> T_10_20.sp4_h_l_37
 (18 3)  (510 323)  (510 323)  routing T_10_20.top_op_5 <X> T_10_20.lc_trk_g0_5
 (0 4)  (492 324)  (492 324)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_7/cen
 (1 4)  (493 324)  (493 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (11 4)  (503 324)  (503 324)  routing T_10_20.sp4_h_l_46 <X> T_10_20.sp4_v_b_5
 (13 4)  (505 324)  (505 324)  routing T_10_20.sp4_h_l_46 <X> T_10_20.sp4_v_b_5
 (26 4)  (518 324)  (518 324)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 324)  (519 324)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 324)  (521 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 324)  (522 324)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (36 4)  (528 324)  (528 324)  LC_2 Logic Functioning bit
 (37 4)  (529 324)  (529 324)  LC_2 Logic Functioning bit
 (38 4)  (530 324)  (530 324)  LC_2 Logic Functioning bit
 (39 4)  (531 324)  (531 324)  LC_2 Logic Functioning bit
 (40 4)  (532 324)  (532 324)  LC_2 Logic Functioning bit
 (41 4)  (533 324)  (533 324)  LC_2 Logic Functioning bit
 (42 4)  (534 324)  (534 324)  LC_2 Logic Functioning bit
 (43 4)  (535 324)  (535 324)  LC_2 Logic Functioning bit
 (45 4)  (537 324)  (537 324)  LC_2 Logic Functioning bit
 (0 5)  (492 325)  (492 325)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_7/cen
 (1 5)  (493 325)  (493 325)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_7/cen
 (12 5)  (504 325)  (504 325)  routing T_10_20.sp4_h_l_46 <X> T_10_20.sp4_v_b_5
 (26 5)  (518 325)  (518 325)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 325)  (519 325)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 325)  (520 325)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 325)  (521 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (528 325)  (528 325)  LC_2 Logic Functioning bit
 (38 5)  (530 325)  (530 325)  LC_2 Logic Functioning bit
 (41 5)  (533 325)  (533 325)  LC_2 Logic Functioning bit
 (43 5)  (535 325)  (535 325)  LC_2 Logic Functioning bit
 (45 5)  (537 325)  (537 325)  LC_2 Logic Functioning bit
 (12 6)  (504 326)  (504 326)  routing T_10_20.sp4_h_r_2 <X> T_10_20.sp4_h_l_40
 (14 6)  (506 326)  (506 326)  routing T_10_20.wire_logic_cluster/lc_4/out <X> T_10_20.lc_trk_g1_4
 (27 6)  (519 326)  (519 326)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 326)  (520 326)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 326)  (521 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 326)  (522 326)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 326)  (524 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 326)  (525 326)  routing T_10_20.lc_trk_g2_0 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 326)  (528 326)  LC_3 Logic Functioning bit
 (38 6)  (530 326)  (530 326)  LC_3 Logic Functioning bit
 (45 6)  (537 326)  (537 326)  LC_3 Logic Functioning bit
 (13 7)  (505 327)  (505 327)  routing T_10_20.sp4_h_r_2 <X> T_10_20.sp4_h_l_40
 (17 7)  (509 327)  (509 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (522 327)  (522 327)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (528 327)  (528 327)  LC_3 Logic Functioning bit
 (38 7)  (530 327)  (530 327)  LC_3 Logic Functioning bit
 (45 7)  (537 327)  (537 327)  LC_3 Logic Functioning bit
 (14 8)  (506 328)  (506 328)  routing T_10_20.wire_logic_cluster/lc_0/out <X> T_10_20.lc_trk_g2_0
 (26 8)  (518 328)  (518 328)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 328)  (521 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (36 8)  (528 328)  (528 328)  LC_4 Logic Functioning bit
 (38 8)  (530 328)  (530 328)  LC_4 Logic Functioning bit
 (41 8)  (533 328)  (533 328)  LC_4 Logic Functioning bit
 (43 8)  (535 328)  (535 328)  LC_4 Logic Functioning bit
 (45 8)  (537 328)  (537 328)  LC_4 Logic Functioning bit
 (17 9)  (509 329)  (509 329)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (518 329)  (518 329)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 329)  (519 329)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 329)  (520 329)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 329)  (521 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 329)  (522 329)  routing T_10_20.lc_trk_g0_3 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (45 9)  (537 329)  (537 329)  LC_4 Logic Functioning bit
 (21 12)  (513 332)  (513 332)  routing T_10_20.sp4_h_r_43 <X> T_10_20.lc_trk_g3_3
 (22 12)  (514 332)  (514 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (515 332)  (515 332)  routing T_10_20.sp4_h_r_43 <X> T_10_20.lc_trk_g3_3
 (24 12)  (516 332)  (516 332)  routing T_10_20.sp4_h_r_43 <X> T_10_20.lc_trk_g3_3
 (25 12)  (517 332)  (517 332)  routing T_10_20.wire_logic_cluster/lc_2/out <X> T_10_20.lc_trk_g3_2
 (26 12)  (518 332)  (518 332)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 332)  (519 332)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 332)  (520 332)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 332)  (521 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (36 12)  (528 332)  (528 332)  LC_6 Logic Functioning bit
 (38 12)  (530 332)  (530 332)  LC_6 Logic Functioning bit
 (41 12)  (533 332)  (533 332)  LC_6 Logic Functioning bit
 (43 12)  (535 332)  (535 332)  LC_6 Logic Functioning bit
 (45 12)  (537 332)  (537 332)  LC_6 Logic Functioning bit
 (21 13)  (513 333)  (513 333)  routing T_10_20.sp4_h_r_43 <X> T_10_20.lc_trk_g3_3
 (22 13)  (514 333)  (514 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (518 333)  (518 333)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 333)  (519 333)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 333)  (520 333)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 333)  (521 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 333)  (522 333)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (45 13)  (537 333)  (537 333)  LC_6 Logic Functioning bit
 (0 14)  (492 334)  (492 334)  routing T_10_20.glb_netwk_4 <X> T_10_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 334)  (493 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (513 334)  (513 334)  routing T_10_20.sp4_h_r_39 <X> T_10_20.lc_trk_g3_7
 (22 14)  (514 334)  (514 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (515 334)  (515 334)  routing T_10_20.sp4_h_r_39 <X> T_10_20.lc_trk_g3_7
 (24 14)  (516 334)  (516 334)  routing T_10_20.sp4_h_r_39 <X> T_10_20.lc_trk_g3_7


LogicTile_11_20

 (8 9)  (554 329)  (554 329)  routing T_11_20.sp4_h_r_7 <X> T_11_20.sp4_v_b_7
 (8 10)  (554 330)  (554 330)  routing T_11_20.sp4_h_r_11 <X> T_11_20.sp4_h_l_42
 (10 10)  (556 330)  (556 330)  routing T_11_20.sp4_h_r_11 <X> T_11_20.sp4_h_l_42


LogicTile_12_20

 (27 0)  (627 320)  (627 320)  routing T_12_20.lc_trk_g3_0 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 320)  (628 320)  routing T_12_20.lc_trk_g3_0 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 320)  (629 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 320)  (632 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (637 320)  (637 320)  LC_0 Logic Functioning bit
 (39 0)  (639 320)  (639 320)  LC_0 Logic Functioning bit
 (44 0)  (644 320)  (644 320)  LC_0 Logic Functioning bit
 (45 0)  (645 320)  (645 320)  LC_0 Logic Functioning bit
 (26 1)  (626 321)  (626 321)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 321)  (628 321)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 321)  (629 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (41 1)  (641 321)  (641 321)  LC_0 Logic Functioning bit
 (43 1)  (643 321)  (643 321)  LC_0 Logic Functioning bit
 (45 1)  (645 321)  (645 321)  LC_0 Logic Functioning bit
 (50 1)  (650 321)  (650 321)  Carry_In_Mux bit 

 (1 2)  (601 322)  (601 322)  routing T_12_20.glb_netwk_5 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (614 322)  (614 322)  routing T_12_20.wire_logic_cluster/lc_4/out <X> T_12_20.lc_trk_g0_4
 (27 2)  (627 322)  (627 322)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 322)  (628 322)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 322)  (629 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (637 322)  (637 322)  LC_1 Logic Functioning bit
 (39 2)  (639 322)  (639 322)  LC_1 Logic Functioning bit
 (44 2)  (644 322)  (644 322)  LC_1 Logic Functioning bit
 (45 2)  (645 322)  (645 322)  LC_1 Logic Functioning bit
 (0 3)  (600 323)  (600 323)  routing T_12_20.glb_netwk_5 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (11 3)  (611 323)  (611 323)  routing T_12_20.sp4_h_r_6 <X> T_12_20.sp4_h_l_39
 (13 3)  (613 323)  (613 323)  routing T_12_20.sp4_h_r_6 <X> T_12_20.sp4_h_l_39
 (17 3)  (617 323)  (617 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (626 323)  (626 323)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 323)  (627 323)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 323)  (628 323)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 323)  (629 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (41 3)  (641 323)  (641 323)  LC_1 Logic Functioning bit
 (43 3)  (643 323)  (643 323)  LC_1 Logic Functioning bit
 (45 3)  (645 323)  (645 323)  LC_1 Logic Functioning bit
 (9 4)  (609 324)  (609 324)  routing T_12_20.sp4_v_t_41 <X> T_12_20.sp4_h_r_4
 (21 4)  (621 324)  (621 324)  routing T_12_20.wire_logic_cluster/lc_3/out <X> T_12_20.lc_trk_g1_3
 (22 4)  (622 324)  (622 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 324)  (625 324)  routing T_12_20.wire_logic_cluster/lc_2/out <X> T_12_20.lc_trk_g1_2
 (27 4)  (627 324)  (627 324)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 324)  (629 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 324)  (632 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (637 324)  (637 324)  LC_2 Logic Functioning bit
 (39 4)  (639 324)  (639 324)  LC_2 Logic Functioning bit
 (44 4)  (644 324)  (644 324)  LC_2 Logic Functioning bit
 (45 4)  (645 324)  (645 324)  LC_2 Logic Functioning bit
 (5 5)  (605 325)  (605 325)  routing T_12_20.sp4_h_r_3 <X> T_12_20.sp4_v_b_3
 (22 5)  (622 325)  (622 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (626 325)  (626 325)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 325)  (628 325)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 325)  (629 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 325)  (630 325)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (41 5)  (641 325)  (641 325)  LC_2 Logic Functioning bit
 (43 5)  (643 325)  (643 325)  LC_2 Logic Functioning bit
 (45 5)  (645 325)  (645 325)  LC_2 Logic Functioning bit
 (27 6)  (627 326)  (627 326)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 326)  (629 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 326)  (632 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (637 326)  (637 326)  LC_3 Logic Functioning bit
 (39 6)  (639 326)  (639 326)  LC_3 Logic Functioning bit
 (44 6)  (644 326)  (644 326)  LC_3 Logic Functioning bit
 (45 6)  (645 326)  (645 326)  LC_3 Logic Functioning bit
 (6 7)  (606 327)  (606 327)  routing T_12_20.sp4_h_r_3 <X> T_12_20.sp4_h_l_38
 (26 7)  (626 327)  (626 327)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 327)  (627 327)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 327)  (628 327)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 327)  (629 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 327)  (630 327)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (41 7)  (641 327)  (641 327)  LC_3 Logic Functioning bit
 (43 7)  (643 327)  (643 327)  LC_3 Logic Functioning bit
 (45 7)  (645 327)  (645 327)  LC_3 Logic Functioning bit
 (26 8)  (626 328)  (626 328)  routing T_12_20.lc_trk_g0_4 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 328)  (627 328)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 328)  (628 328)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 328)  (629 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 328)  (632 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (637 328)  (637 328)  LC_4 Logic Functioning bit
 (39 8)  (639 328)  (639 328)  LC_4 Logic Functioning bit
 (45 8)  (645 328)  (645 328)  LC_4 Logic Functioning bit
 (22 9)  (622 329)  (622 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (623 329)  (623 329)  routing T_12_20.sp4_h_l_15 <X> T_12_20.lc_trk_g2_2
 (24 9)  (624 329)  (624 329)  routing T_12_20.sp4_h_l_15 <X> T_12_20.lc_trk_g2_2
 (25 9)  (625 329)  (625 329)  routing T_12_20.sp4_h_l_15 <X> T_12_20.lc_trk_g2_2
 (29 9)  (629 329)  (629 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 329)  (630 329)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (40 9)  (640 329)  (640 329)  LC_4 Logic Functioning bit
 (42 9)  (642 329)  (642 329)  LC_4 Logic Functioning bit
 (45 9)  (645 329)  (645 329)  LC_4 Logic Functioning bit
 (12 12)  (612 332)  (612 332)  routing T_12_20.sp4_v_b_11 <X> T_12_20.sp4_h_r_11
 (14 12)  (614 332)  (614 332)  routing T_12_20.wire_logic_cluster/lc_0/out <X> T_12_20.lc_trk_g3_0
 (17 12)  (617 332)  (617 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 332)  (618 332)  routing T_12_20.wire_logic_cluster/lc_1/out <X> T_12_20.lc_trk_g3_1
 (11 13)  (611 333)  (611 333)  routing T_12_20.sp4_v_b_11 <X> T_12_20.sp4_h_r_11
 (17 13)  (617 333)  (617 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (622 333)  (622 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (623 333)  (623 333)  routing T_12_20.sp4_h_l_15 <X> T_12_20.lc_trk_g3_2
 (24 13)  (624 333)  (624 333)  routing T_12_20.sp4_h_l_15 <X> T_12_20.lc_trk_g3_2
 (25 13)  (625 333)  (625 333)  routing T_12_20.sp4_h_l_15 <X> T_12_20.lc_trk_g3_2
 (0 14)  (600 334)  (600 334)  routing T_12_20.glb_netwk_4 <X> T_12_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 334)  (601 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_20

 (0 0)  (654 320)  (654 320)  Negative Clock bit

 (15 0)  (669 320)  (669 320)  routing T_13_20.bot_op_1 <X> T_13_20.lc_trk_g0_1
 (17 0)  (671 320)  (671 320)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (25 0)  (679 320)  (679 320)  routing T_13_20.bnr_op_2 <X> T_13_20.lc_trk_g0_2
 (29 0)  (683 320)  (683 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (37 0)  (691 320)  (691 320)  LC_0 Logic Functioning bit
 (39 0)  (693 320)  (693 320)  LC_0 Logic Functioning bit
 (40 0)  (694 320)  (694 320)  LC_0 Logic Functioning bit
 (42 0)  (696 320)  (696 320)  LC_0 Logic Functioning bit
 (22 1)  (676 321)  (676 321)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (679 321)  (679 321)  routing T_13_20.bnr_op_2 <X> T_13_20.lc_trk_g0_2
 (26 1)  (680 321)  (680 321)  routing T_13_20.lc_trk_g0_2 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 321)  (683 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (1 2)  (655 322)  (655 322)  routing T_13_20.glb_netwk_5 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (669 322)  (669 322)  routing T_13_20.bot_op_5 <X> T_13_20.lc_trk_g0_5
 (17 2)  (671 322)  (671 322)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 322)  (687 322)  routing T_13_20.lc_trk_g2_0 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 322)  (690 322)  LC_1 Logic Functioning bit
 (38 2)  (692 322)  (692 322)  LC_1 Logic Functioning bit
 (0 3)  (654 323)  (654 323)  routing T_13_20.glb_netwk_5 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (26 3)  (680 323)  (680 323)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 323)  (681 323)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 323)  (683 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (691 323)  (691 323)  LC_1 Logic Functioning bit
 (39 3)  (693 323)  (693 323)  LC_1 Logic Functioning bit
 (11 4)  (665 324)  (665 324)  routing T_13_20.sp4_h_r_0 <X> T_13_20.sp4_v_b_5
 (38 4)  (692 324)  (692 324)  LC_2 Logic Functioning bit
 (39 4)  (693 324)  (693 324)  LC_2 Logic Functioning bit
 (40 4)  (694 324)  (694 324)  LC_2 Logic Functioning bit
 (41 4)  (695 324)  (695 324)  LC_2 Logic Functioning bit
 (48 4)  (702 324)  (702 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (704 324)  (704 324)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (705 324)  (705 324)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (53 4)  (707 324)  (707 324)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (15 5)  (669 325)  (669 325)  routing T_13_20.bot_op_0 <X> T_13_20.lc_trk_g1_0
 (17 5)  (671 325)  (671 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (676 325)  (676 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (38 5)  (692 325)  (692 325)  LC_2 Logic Functioning bit
 (39 5)  (693 325)  (693 325)  LC_2 Logic Functioning bit
 (40 5)  (694 325)  (694 325)  LC_2 Logic Functioning bit
 (41 5)  (695 325)  (695 325)  LC_2 Logic Functioning bit
 (48 5)  (702 325)  (702 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (671 326)  (671 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 326)  (672 326)  routing T_13_20.wire_logic_cluster/lc_5/out <X> T_13_20.lc_trk_g1_5
 (21 6)  (675 326)  (675 326)  routing T_13_20.bnr_op_7 <X> T_13_20.lc_trk_g1_7
 (22 6)  (676 326)  (676 326)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (27 6)  (681 326)  (681 326)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 326)  (682 326)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 326)  (683 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 326)  (685 326)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 326)  (686 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 326)  (688 326)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (21 7)  (675 327)  (675 327)  routing T_13_20.bnr_op_7 <X> T_13_20.lc_trk_g1_7
 (29 7)  (683 327)  (683 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 327)  (684 327)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 327)  (685 327)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (41 7)  (695 327)  (695 327)  LC_3 Logic Functioning bit
 (43 7)  (697 327)  (697 327)  LC_3 Logic Functioning bit
 (3 8)  (657 328)  (657 328)  routing T_13_20.sp12_h_r_1 <X> T_13_20.sp12_v_b_1
 (14 8)  (668 328)  (668 328)  routing T_13_20.sp4_h_l_21 <X> T_13_20.lc_trk_g2_0
 (17 8)  (671 328)  (671 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 328)  (672 328)  routing T_13_20.wire_logic_cluster/lc_1/out <X> T_13_20.lc_trk_g2_1
 (28 8)  (682 328)  (682 328)  routing T_13_20.lc_trk_g2_1 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 328)  (683 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 328)  (685 328)  routing T_13_20.lc_trk_g0_5 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (50 8)  (704 328)  (704 328)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (657 329)  (657 329)  routing T_13_20.sp12_h_r_1 <X> T_13_20.sp12_v_b_1
 (15 9)  (669 329)  (669 329)  routing T_13_20.sp4_h_l_21 <X> T_13_20.lc_trk_g2_0
 (16 9)  (670 329)  (670 329)  routing T_13_20.sp4_h_l_21 <X> T_13_20.lc_trk_g2_0
 (17 9)  (671 329)  (671 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (26 9)  (680 329)  (680 329)  routing T_13_20.lc_trk_g0_2 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 329)  (683 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (43 9)  (697 329)  (697 329)  LC_4 Logic Functioning bit
 (26 10)  (680 330)  (680 330)  routing T_13_20.lc_trk_g0_5 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (37 10)  (691 330)  (691 330)  LC_5 Logic Functioning bit
 (39 10)  (693 330)  (693 330)  LC_5 Logic Functioning bit
 (40 10)  (694 330)  (694 330)  LC_5 Logic Functioning bit
 (42 10)  (696 330)  (696 330)  LC_5 Logic Functioning bit
 (45 10)  (699 330)  (699 330)  LC_5 Logic Functioning bit
 (29 11)  (683 331)  (683 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (690 331)  (690 331)  LC_5 Logic Functioning bit
 (38 11)  (692 331)  (692 331)  LC_5 Logic Functioning bit
 (41 11)  (695 331)  (695 331)  LC_5 Logic Functioning bit
 (43 11)  (697 331)  (697 331)  LC_5 Logic Functioning bit
 (44 11)  (698 331)  (698 331)  LC_5 Logic Functioning bit
 (45 11)  (699 331)  (699 331)  LC_5 Logic Functioning bit
 (16 12)  (670 332)  (670 332)  routing T_13_20.sp4_v_b_33 <X> T_13_20.lc_trk_g3_1
 (17 12)  (671 332)  (671 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (672 332)  (672 332)  routing T_13_20.sp4_v_b_33 <X> T_13_20.lc_trk_g3_1
 (21 12)  (675 332)  (675 332)  routing T_13_20.rgt_op_3 <X> T_13_20.lc_trk_g3_3
 (22 12)  (676 332)  (676 332)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 332)  (678 332)  routing T_13_20.rgt_op_3 <X> T_13_20.lc_trk_g3_3
 (27 12)  (681 332)  (681 332)  routing T_13_20.lc_trk_g1_0 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 332)  (683 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 332)  (685 332)  routing T_13_20.lc_trk_g0_5 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 332)  (686 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (689 332)  (689 332)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.input_2_6
 (51 12)  (705 332)  (705 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (706 332)  (706 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (672 333)  (672 333)  routing T_13_20.sp4_v_b_33 <X> T_13_20.lc_trk_g3_1
 (27 13)  (681 333)  (681 333)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 333)  (682 333)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 333)  (683 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 333)  (686 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (688 333)  (688 333)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.input_2_6
 (42 13)  (696 333)  (696 333)  LC_6 Logic Functioning bit
 (52 13)  (706 333)  (706 333)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (654 334)  (654 334)  routing T_13_20.glb_netwk_4 <X> T_13_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 334)  (655 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_20

 (0 0)  (708 320)  (708 320)  Negative Clock bit

 (14 0)  (722 320)  (722 320)  routing T_14_20.lft_op_0 <X> T_14_20.lc_trk_g0_0
 (21 0)  (729 320)  (729 320)  routing T_14_20.wire_logic_cluster/lc_3/out <X> T_14_20.lc_trk_g0_3
 (22 0)  (730 320)  (730 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (733 320)  (733 320)  routing T_14_20.wire_logic_cluster/lc_2/out <X> T_14_20.lc_trk_g0_2
 (26 0)  (734 320)  (734 320)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 320)  (737 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 320)  (738 320)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 320)  (739 320)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 320)  (740 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 320)  (742 320)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (42 0)  (750 320)  (750 320)  LC_0 Logic Functioning bit
 (15 1)  (723 321)  (723 321)  routing T_14_20.lft_op_0 <X> T_14_20.lc_trk_g0_0
 (17 1)  (725 321)  (725 321)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (730 321)  (730 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (734 321)  (734 321)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 321)  (736 321)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 321)  (737 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 321)  (738 321)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 321)  (740 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (1 2)  (709 322)  (709 322)  routing T_14_20.glb_netwk_5 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (720 322)  (720 322)  routing T_14_20.sp4_v_b_2 <X> T_14_20.sp4_h_l_39
 (14 2)  (722 322)  (722 322)  routing T_14_20.lft_op_4 <X> T_14_20.lc_trk_g0_4
 (22 2)  (730 322)  (730 322)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (732 322)  (732 322)  routing T_14_20.bot_op_7 <X> T_14_20.lc_trk_g0_7
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 322)  (744 322)  LC_1 Logic Functioning bit
 (37 2)  (745 322)  (745 322)  LC_1 Logic Functioning bit
 (45 2)  (753 322)  (753 322)  LC_1 Logic Functioning bit
 (50 2)  (758 322)  (758 322)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (708 323)  (708 323)  routing T_14_20.glb_netwk_5 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (15 3)  (723 323)  (723 323)  routing T_14_20.lft_op_4 <X> T_14_20.lc_trk_g0_4
 (17 3)  (725 323)  (725 323)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (730 323)  (730 323)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (732 323)  (732 323)  routing T_14_20.bot_op_6 <X> T_14_20.lc_trk_g0_6
 (31 3)  (739 323)  (739 323)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 323)  (744 323)  LC_1 Logic Functioning bit
 (37 3)  (745 323)  (745 323)  LC_1 Logic Functioning bit
 (44 3)  (752 323)  (752 323)  LC_1 Logic Functioning bit
 (45 3)  (753 323)  (753 323)  LC_1 Logic Functioning bit
 (52 3)  (760 323)  (760 323)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (28 4)  (736 324)  (736 324)  routing T_14_20.lc_trk_g2_3 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 324)  (737 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 324)  (741 324)  routing T_14_20.lc_trk_g2_1 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 324)  (743 324)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.input_2_2
 (39 4)  (747 324)  (747 324)  LC_2 Logic Functioning bit
 (26 5)  (734 325)  (734 325)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 325)  (736 325)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 325)  (737 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 325)  (738 325)  routing T_14_20.lc_trk_g2_3 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 325)  (740 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (743 325)  (743 325)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.input_2_2
 (14 6)  (722 326)  (722 326)  routing T_14_20.wire_logic_cluster/lc_4/out <X> T_14_20.lc_trk_g1_4
 (17 6)  (725 326)  (725 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 326)  (726 326)  routing T_14_20.wire_logic_cluster/lc_5/out <X> T_14_20.lc_trk_g1_5
 (26 6)  (734 326)  (734 326)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 326)  (739 326)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 326)  (741 326)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 326)  (743 326)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.input_2_3
 (45 6)  (753 326)  (753 326)  LC_3 Logic Functioning bit
 (47 6)  (755 326)  (755 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (17 7)  (725 327)  (725 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (735 327)  (735 327)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 327)  (737 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 327)  (739 327)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 327)  (740 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (743 327)  (743 327)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.input_2_3
 (41 7)  (749 327)  (749 327)  LC_3 Logic Functioning bit
 (44 7)  (752 327)  (752 327)  LC_3 Logic Functioning bit
 (45 7)  (753 327)  (753 327)  LC_3 Logic Functioning bit
 (17 8)  (725 328)  (725 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (729 328)  (729 328)  routing T_14_20.sp4_v_t_22 <X> T_14_20.lc_trk_g2_3
 (22 8)  (730 328)  (730 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (731 328)  (731 328)  routing T_14_20.sp4_v_t_22 <X> T_14_20.lc_trk_g2_3
 (28 8)  (736 328)  (736 328)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 328)  (738 328)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 328)  (741 328)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 328)  (742 328)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 328)  (744 328)  LC_4 Logic Functioning bit
 (38 8)  (746 328)  (746 328)  LC_4 Logic Functioning bit
 (4 9)  (712 329)  (712 329)  routing T_14_20.sp4_v_t_36 <X> T_14_20.sp4_h_r_6
 (18 9)  (726 329)  (726 329)  routing T_14_20.sp4_r_v_b_33 <X> T_14_20.lc_trk_g2_1
 (21 9)  (729 329)  (729 329)  routing T_14_20.sp4_v_t_22 <X> T_14_20.lc_trk_g2_3
 (22 9)  (730 329)  (730 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (30 9)  (738 329)  (738 329)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 329)  (739 329)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 329)  (744 329)  LC_4 Logic Functioning bit
 (38 9)  (746 329)  (746 329)  LC_4 Logic Functioning bit
 (21 10)  (729 330)  (729 330)  routing T_14_20.wire_logic_cluster/lc_7/out <X> T_14_20.lc_trk_g2_7
 (22 10)  (730 330)  (730 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (733 330)  (733 330)  routing T_14_20.sp4_v_b_30 <X> T_14_20.lc_trk_g2_6
 (38 10)  (746 330)  (746 330)  LC_5 Logic Functioning bit
 (39 10)  (747 330)  (747 330)  LC_5 Logic Functioning bit
 (40 10)  (748 330)  (748 330)  LC_5 Logic Functioning bit
 (41 10)  (749 330)  (749 330)  LC_5 Logic Functioning bit
 (45 10)  (753 330)  (753 330)  LC_5 Logic Functioning bit
 (50 10)  (758 330)  (758 330)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (730 331)  (730 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (731 331)  (731 331)  routing T_14_20.sp4_v_b_30 <X> T_14_20.lc_trk_g2_6
 (38 11)  (746 331)  (746 331)  LC_5 Logic Functioning bit
 (39 11)  (747 331)  (747 331)  LC_5 Logic Functioning bit
 (40 11)  (748 331)  (748 331)  LC_5 Logic Functioning bit
 (41 11)  (749 331)  (749 331)  LC_5 Logic Functioning bit
 (44 11)  (752 331)  (752 331)  LC_5 Logic Functioning bit
 (45 11)  (753 331)  (753 331)  LC_5 Logic Functioning bit
 (26 12)  (734 332)  (734 332)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 332)  (735 332)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 332)  (736 332)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 332)  (737 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 332)  (738 332)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 332)  (739 332)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 332)  (740 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 332)  (741 332)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 332)  (743 332)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.input_2_6
 (52 12)  (760 332)  (760 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (730 333)  (730 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (733 333)  (733 333)  routing T_14_20.sp4_r_v_b_42 <X> T_14_20.lc_trk_g3_2
 (27 13)  (735 333)  (735 333)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 333)  (737 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 333)  (739 333)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 333)  (740 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (741 333)  (741 333)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.input_2_6
 (34 13)  (742 333)  (742 333)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.input_2_6
 (35 13)  (743 333)  (743 333)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.input_2_6
 (42 13)  (750 333)  (750 333)  LC_6 Logic Functioning bit
 (48 13)  (756 333)  (756 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (760 333)  (760 333)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (708 334)  (708 334)  routing T_14_20.glb_netwk_4 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 334)  (709 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (713 334)  (713 334)  routing T_14_20.sp4_v_t_44 <X> T_14_20.sp4_h_l_44
 (14 14)  (722 334)  (722 334)  routing T_14_20.bnl_op_4 <X> T_14_20.lc_trk_g3_4
 (17 14)  (725 334)  (725 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (729 334)  (729 334)  routing T_14_20.bnl_op_7 <X> T_14_20.lc_trk_g3_7
 (22 14)  (730 334)  (730 334)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (29 14)  (737 334)  (737 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 334)  (738 334)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 334)  (739 334)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 334)  (740 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 334)  (741 334)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 334)  (742 334)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 334)  (744 334)  LC_7 Logic Functioning bit
 (37 14)  (745 334)  (745 334)  LC_7 Logic Functioning bit
 (45 14)  (753 334)  (753 334)  LC_7 Logic Functioning bit
 (46 14)  (754 334)  (754 334)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (6 15)  (714 335)  (714 335)  routing T_14_20.sp4_v_t_44 <X> T_14_20.sp4_h_l_44
 (14 15)  (722 335)  (722 335)  routing T_14_20.bnl_op_4 <X> T_14_20.lc_trk_g3_4
 (17 15)  (725 335)  (725 335)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (21 15)  (729 335)  (729 335)  routing T_14_20.bnl_op_7 <X> T_14_20.lc_trk_g3_7
 (26 15)  (734 335)  (734 335)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 335)  (735 335)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 335)  (736 335)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 335)  (737 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 335)  (740 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (743 335)  (743 335)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.input_2_7
 (36 15)  (744 335)  (744 335)  LC_7 Logic Functioning bit
 (37 15)  (745 335)  (745 335)  LC_7 Logic Functioning bit
 (38 15)  (746 335)  (746 335)  LC_7 Logic Functioning bit
 (41 15)  (749 335)  (749 335)  LC_7 Logic Functioning bit
 (43 15)  (751 335)  (751 335)  LC_7 Logic Functioning bit
 (44 15)  (752 335)  (752 335)  LC_7 Logic Functioning bit
 (45 15)  (753 335)  (753 335)  LC_7 Logic Functioning bit
 (47 15)  (755 335)  (755 335)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (52 15)  (760 335)  (760 335)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_15_20

 (21 0)  (783 320)  (783 320)  routing T_15_20.wire_logic_cluster/lc_3/out <X> T_15_20.lc_trk_g0_3
 (22 0)  (784 320)  (784 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (788 320)  (788 320)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 320)  (789 320)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 320)  (790 320)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 320)  (791 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 320)  (793 320)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 320)  (795 320)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 320)  (796 320)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 320)  (797 320)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.input_2_0
 (40 0)  (802 320)  (802 320)  LC_0 Logic Functioning bit
 (27 1)  (789 321)  (789 321)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 321)  (791 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 321)  (792 321)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 321)  (793 321)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 321)  (794 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (795 321)  (795 321)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.input_2_0
 (34 1)  (796 321)  (796 321)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.input_2_0
 (40 1)  (802 321)  (802 321)  LC_0 Logic Functioning bit
 (42 1)  (804 321)  (804 321)  LC_0 Logic Functioning bit
 (53 1)  (815 321)  (815 321)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (763 322)  (763 322)  routing T_15_20.glb_netwk_5 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (11 2)  (773 322)  (773 322)  routing T_15_20.sp4_h_r_8 <X> T_15_20.sp4_v_t_39
 (13 2)  (775 322)  (775 322)  routing T_15_20.sp4_h_r_8 <X> T_15_20.sp4_v_t_39
 (26 2)  (788 322)  (788 322)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 322)  (789 322)  routing T_15_20.lc_trk_g1_1 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 322)  (791 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 322)  (793 322)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 322)  (796 322)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (39 2)  (801 322)  (801 322)  LC_1 Logic Functioning bit
 (40 2)  (802 322)  (802 322)  LC_1 Logic Functioning bit
 (45 2)  (807 322)  (807 322)  LC_1 Logic Functioning bit
 (0 3)  (762 323)  (762 323)  routing T_15_20.glb_netwk_5 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (12 3)  (774 323)  (774 323)  routing T_15_20.sp4_h_r_8 <X> T_15_20.sp4_v_t_39
 (28 3)  (790 323)  (790 323)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 323)  (791 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 323)  (794 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (795 323)  (795 323)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.input_2_1
 (34 3)  (796 323)  (796 323)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.input_2_1
 (35 3)  (797 323)  (797 323)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.input_2_1
 (39 3)  (801 323)  (801 323)  LC_1 Logic Functioning bit
 (44 3)  (806 323)  (806 323)  LC_1 Logic Functioning bit
 (45 3)  (807 323)  (807 323)  LC_1 Logic Functioning bit
 (9 4)  (771 324)  (771 324)  routing T_15_20.sp4_v_t_41 <X> T_15_20.sp4_h_r_4
 (17 4)  (779 324)  (779 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (788 324)  (788 324)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 324)  (789 324)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 324)  (790 324)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 324)  (791 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 324)  (793 324)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 324)  (795 324)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (40 4)  (802 324)  (802 324)  LC_2 Logic Functioning bit
 (42 4)  (804 324)  (804 324)  LC_2 Logic Functioning bit
 (45 4)  (807 324)  (807 324)  LC_2 Logic Functioning bit
 (9 5)  (771 325)  (771 325)  routing T_15_20.sp4_v_t_45 <X> T_15_20.sp4_v_b_4
 (10 5)  (772 325)  (772 325)  routing T_15_20.sp4_v_t_45 <X> T_15_20.sp4_v_b_4
 (18 5)  (780 325)  (780 325)  routing T_15_20.sp4_r_v_b_25 <X> T_15_20.lc_trk_g1_1
 (27 5)  (789 325)  (789 325)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 325)  (791 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 325)  (792 325)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (37 5)  (799 325)  (799 325)  LC_2 Logic Functioning bit
 (39 5)  (801 325)  (801 325)  LC_2 Logic Functioning bit
 (40 5)  (802 325)  (802 325)  LC_2 Logic Functioning bit
 (42 5)  (804 325)  (804 325)  LC_2 Logic Functioning bit
 (44 5)  (806 325)  (806 325)  LC_2 Logic Functioning bit
 (45 5)  (807 325)  (807 325)  LC_2 Logic Functioning bit
 (15 6)  (777 326)  (777 326)  routing T_15_20.sp4_v_b_21 <X> T_15_20.lc_trk_g1_5
 (16 6)  (778 326)  (778 326)  routing T_15_20.sp4_v_b_21 <X> T_15_20.lc_trk_g1_5
 (17 6)  (779 326)  (779 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (783 326)  (783 326)  routing T_15_20.wire_logic_cluster/lc_7/out <X> T_15_20.lc_trk_g1_7
 (22 6)  (784 326)  (784 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (790 326)  (790 326)  routing T_15_20.lc_trk_g2_2 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 326)  (791 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 326)  (793 326)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 326)  (794 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 326)  (796 326)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 326)  (799 326)  LC_3 Logic Functioning bit
 (39 6)  (801 326)  (801 326)  LC_3 Logic Functioning bit
 (45 6)  (807 326)  (807 326)  LC_3 Logic Functioning bit
 (30 7)  (792 327)  (792 327)  routing T_15_20.lc_trk_g2_2 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (37 7)  (799 327)  (799 327)  LC_3 Logic Functioning bit
 (39 7)  (801 327)  (801 327)  LC_3 Logic Functioning bit
 (45 7)  (807 327)  (807 327)  LC_3 Logic Functioning bit
 (47 7)  (809 327)  (809 327)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (810 327)  (810 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (25 8)  (787 328)  (787 328)  routing T_15_20.wire_logic_cluster/lc_2/out <X> T_15_20.lc_trk_g2_2
 (26 8)  (788 328)  (788 328)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 328)  (789 328)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 328)  (790 328)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 328)  (791 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 328)  (793 328)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 328)  (794 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 328)  (795 328)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (40 8)  (802 328)  (802 328)  LC_4 Logic Functioning bit
 (42 8)  (804 328)  (804 328)  LC_4 Logic Functioning bit
 (22 9)  (784 329)  (784 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (789 329)  (789 329)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 329)  (791 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 329)  (792 329)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (37 9)  (799 329)  (799 329)  LC_4 Logic Functioning bit
 (39 9)  (801 329)  (801 329)  LC_4 Logic Functioning bit
 (40 9)  (802 329)  (802 329)  LC_4 Logic Functioning bit
 (42 9)  (804 329)  (804 329)  LC_4 Logic Functioning bit
 (8 10)  (770 330)  (770 330)  routing T_15_20.sp4_v_t_42 <X> T_15_20.sp4_h_l_42
 (9 10)  (771 330)  (771 330)  routing T_15_20.sp4_v_t_42 <X> T_15_20.sp4_h_l_42
 (12 10)  (774 330)  (774 330)  routing T_15_20.sp4_v_b_8 <X> T_15_20.sp4_h_l_45
 (17 10)  (779 330)  (779 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 330)  (780 330)  routing T_15_20.wire_logic_cluster/lc_5/out <X> T_15_20.lc_trk_g2_5
 (25 10)  (787 330)  (787 330)  routing T_15_20.sp4_h_r_46 <X> T_15_20.lc_trk_g2_6
 (38 10)  (800 330)  (800 330)  LC_5 Logic Functioning bit
 (39 10)  (801 330)  (801 330)  LC_5 Logic Functioning bit
 (40 10)  (802 330)  (802 330)  LC_5 Logic Functioning bit
 (41 10)  (803 330)  (803 330)  LC_5 Logic Functioning bit
 (45 10)  (807 330)  (807 330)  LC_5 Logic Functioning bit
 (50 10)  (812 330)  (812 330)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (784 331)  (784 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (785 331)  (785 331)  routing T_15_20.sp4_h_r_46 <X> T_15_20.lc_trk_g2_6
 (24 11)  (786 331)  (786 331)  routing T_15_20.sp4_h_r_46 <X> T_15_20.lc_trk_g2_6
 (25 11)  (787 331)  (787 331)  routing T_15_20.sp4_h_r_46 <X> T_15_20.lc_trk_g2_6
 (38 11)  (800 331)  (800 331)  LC_5 Logic Functioning bit
 (39 11)  (801 331)  (801 331)  LC_5 Logic Functioning bit
 (40 11)  (802 331)  (802 331)  LC_5 Logic Functioning bit
 (41 11)  (803 331)  (803 331)  LC_5 Logic Functioning bit
 (45 11)  (807 331)  (807 331)  LC_5 Logic Functioning bit
 (29 12)  (791 332)  (791 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 332)  (793 332)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 332)  (794 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 332)  (795 332)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (40 12)  (802 332)  (802 332)  LC_6 Logic Functioning bit
 (42 12)  (804 332)  (804 332)  LC_6 Logic Functioning bit
 (51 12)  (813 332)  (813 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (784 333)  (784 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (785 333)  (785 333)  routing T_15_20.sp4_v_b_42 <X> T_15_20.lc_trk_g3_2
 (24 13)  (786 333)  (786 333)  routing T_15_20.sp4_v_b_42 <X> T_15_20.lc_trk_g3_2
 (30 13)  (792 333)  (792 333)  routing T_15_20.lc_trk_g0_3 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (40 13)  (802 333)  (802 333)  LC_6 Logic Functioning bit
 (42 13)  (804 333)  (804 333)  LC_6 Logic Functioning bit
 (48 13)  (810 333)  (810 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (762 334)  (762 334)  routing T_15_20.glb_netwk_4 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 334)  (763 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (6 14)  (768 334)  (768 334)  routing T_15_20.sp4_v_b_6 <X> T_15_20.sp4_v_t_44
 (17 14)  (779 334)  (779 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 334)  (780 334)  routing T_15_20.wire_logic_cluster/lc_5/out <X> T_15_20.lc_trk_g3_5
 (27 14)  (789 334)  (789 334)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 334)  (791 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 334)  (792 334)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 334)  (793 334)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 334)  (794 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 334)  (795 334)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 334)  (798 334)  LC_7 Logic Functioning bit
 (38 14)  (800 334)  (800 334)  LC_7 Logic Functioning bit
 (41 14)  (803 334)  (803 334)  LC_7 Logic Functioning bit
 (43 14)  (805 334)  (805 334)  LC_7 Logic Functioning bit
 (45 14)  (807 334)  (807 334)  LC_7 Logic Functioning bit
 (51 14)  (813 334)  (813 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (5 15)  (767 335)  (767 335)  routing T_15_20.sp4_v_b_6 <X> T_15_20.sp4_v_t_44
 (22 15)  (784 335)  (784 335)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (786 335)  (786 335)  routing T_15_20.tnr_op_6 <X> T_15_20.lc_trk_g3_6
 (26 15)  (788 335)  (788 335)  routing T_15_20.lc_trk_g0_3 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 335)  (791 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 335)  (792 335)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 335)  (793 335)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 335)  (799 335)  LC_7 Logic Functioning bit
 (39 15)  (801 335)  (801 335)  LC_7 Logic Functioning bit
 (40 15)  (802 335)  (802 335)  LC_7 Logic Functioning bit
 (41 15)  (803 335)  (803 335)  LC_7 Logic Functioning bit
 (42 15)  (804 335)  (804 335)  LC_7 Logic Functioning bit
 (43 15)  (805 335)  (805 335)  LC_7 Logic Functioning bit
 (45 15)  (807 335)  (807 335)  LC_7 Logic Functioning bit
 (52 15)  (814 335)  (814 335)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_16_20

 (0 0)  (816 320)  (816 320)  Negative Clock bit

 (21 0)  (837 320)  (837 320)  routing T_16_20.sp4_h_r_19 <X> T_16_20.lc_trk_g0_3
 (22 0)  (838 320)  (838 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (839 320)  (839 320)  routing T_16_20.sp4_h_r_19 <X> T_16_20.lc_trk_g0_3
 (24 0)  (840 320)  (840 320)  routing T_16_20.sp4_h_r_19 <X> T_16_20.lc_trk_g0_3
 (26 0)  (842 320)  (842 320)  routing T_16_20.lc_trk_g0_4 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 320)  (845 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 320)  (847 320)  routing T_16_20.lc_trk_g0_5 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 320)  (848 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (851 320)  (851 320)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.input_2_0
 (5 1)  (821 321)  (821 321)  routing T_16_20.sp4_h_r_0 <X> T_16_20.sp4_v_b_0
 (21 1)  (837 321)  (837 321)  routing T_16_20.sp4_h_r_19 <X> T_16_20.lc_trk_g0_3
 (29 1)  (845 321)  (845 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 321)  (846 321)  routing T_16_20.lc_trk_g0_3 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 321)  (848 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (850 321)  (850 321)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.input_2_0
 (38 1)  (854 321)  (854 321)  LC_0 Logic Functioning bit
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (14 2)  (830 322)  (830 322)  routing T_16_20.wire_logic_cluster/lc_4/out <X> T_16_20.lc_trk_g0_4
 (16 2)  (832 322)  (832 322)  routing T_16_20.sp4_v_b_13 <X> T_16_20.lc_trk_g0_5
 (17 2)  (833 322)  (833 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (834 322)  (834 322)  routing T_16_20.sp4_v_b_13 <X> T_16_20.lc_trk_g0_5
 (25 2)  (841 322)  (841 322)  routing T_16_20.sp4_h_l_11 <X> T_16_20.lc_trk_g0_6
 (26 2)  (842 322)  (842 322)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 322)  (843 322)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 322)  (844 322)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 322)  (845 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 322)  (846 322)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 322)  (847 322)  routing T_16_20.lc_trk_g0_6 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 322)  (848 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (38 2)  (854 322)  (854 322)  LC_1 Logic Functioning bit
 (39 2)  (855 322)  (855 322)  LC_1 Logic Functioning bit
 (40 2)  (856 322)  (856 322)  LC_1 Logic Functioning bit
 (41 2)  (857 322)  (857 322)  LC_1 Logic Functioning bit
 (50 2)  (866 322)  (866 322)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (833 323)  (833 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (834 323)  (834 323)  routing T_16_20.sp4_v_b_13 <X> T_16_20.lc_trk_g0_5
 (22 3)  (838 323)  (838 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (839 323)  (839 323)  routing T_16_20.sp4_h_l_11 <X> T_16_20.lc_trk_g0_6
 (24 3)  (840 323)  (840 323)  routing T_16_20.sp4_h_l_11 <X> T_16_20.lc_trk_g0_6
 (25 3)  (841 323)  (841 323)  routing T_16_20.sp4_h_l_11 <X> T_16_20.lc_trk_g0_6
 (28 3)  (844 323)  (844 323)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 323)  (845 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 323)  (846 323)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 323)  (847 323)  routing T_16_20.lc_trk_g0_6 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (38 3)  (854 323)  (854 323)  LC_1 Logic Functioning bit
 (39 3)  (855 323)  (855 323)  LC_1 Logic Functioning bit
 (40 3)  (856 323)  (856 323)  LC_1 Logic Functioning bit
 (6 4)  (822 324)  (822 324)  routing T_16_20.sp4_h_r_10 <X> T_16_20.sp4_v_b_3
 (13 4)  (829 324)  (829 324)  routing T_16_20.sp4_v_t_40 <X> T_16_20.sp4_v_b_5
 (15 4)  (831 324)  (831 324)  routing T_16_20.sp4_v_b_17 <X> T_16_20.lc_trk_g1_1
 (16 4)  (832 324)  (832 324)  routing T_16_20.sp4_v_b_17 <X> T_16_20.lc_trk_g1_1
 (17 4)  (833 324)  (833 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (26 4)  (842 324)  (842 324)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (31 4)  (847 324)  (847 324)  routing T_16_20.lc_trk_g1_6 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 324)  (848 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 324)  (850 324)  routing T_16_20.lc_trk_g1_6 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 324)  (853 324)  LC_2 Logic Functioning bit
 (39 4)  (855 324)  (855 324)  LC_2 Logic Functioning bit
 (19 5)  (835 325)  (835 325)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (26 5)  (842 325)  (842 325)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 325)  (843 325)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 325)  (844 325)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 325)  (845 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 325)  (847 325)  routing T_16_20.lc_trk_g1_6 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 325)  (852 325)  LC_2 Logic Functioning bit
 (38 5)  (854 325)  (854 325)  LC_2 Logic Functioning bit
 (17 6)  (833 326)  (833 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 326)  (834 326)  routing T_16_20.wire_logic_cluster/lc_5/out <X> T_16_20.lc_trk_g1_5
 (22 6)  (838 326)  (838 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (839 326)  (839 326)  routing T_16_20.sp4_v_b_23 <X> T_16_20.lc_trk_g1_7
 (24 6)  (840 326)  (840 326)  routing T_16_20.sp4_v_b_23 <X> T_16_20.lc_trk_g1_7
 (26 6)  (842 326)  (842 326)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 326)  (845 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 326)  (846 326)  routing T_16_20.lc_trk_g0_4 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 326)  (848 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 326)  (850 326)  routing T_16_20.lc_trk_g1_1 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 326)  (853 326)  LC_3 Logic Functioning bit
 (39 6)  (855 326)  (855 326)  LC_3 Logic Functioning bit
 (40 6)  (856 326)  (856 326)  LC_3 Logic Functioning bit
 (50 6)  (866 326)  (866 326)  Cascade bit: LH_LC03_inmux02_5

 (10 7)  (826 327)  (826 327)  routing T_16_20.sp4_h_l_46 <X> T_16_20.sp4_v_t_41
 (15 7)  (831 327)  (831 327)  routing T_16_20.bot_op_4 <X> T_16_20.lc_trk_g1_4
 (17 7)  (833 327)  (833 327)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (838 327)  (838 327)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (840 327)  (840 327)  routing T_16_20.bot_op_6 <X> T_16_20.lc_trk_g1_6
 (28 7)  (844 327)  (844 327)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 327)  (845 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (17 8)  (833 328)  (833 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 328)  (834 328)  routing T_16_20.wire_logic_cluster/lc_1/out <X> T_16_20.lc_trk_g2_1
 (25 8)  (841 328)  (841 328)  routing T_16_20.wire_logic_cluster/lc_2/out <X> T_16_20.lc_trk_g2_2
 (26 8)  (842 328)  (842 328)  routing T_16_20.lc_trk_g0_4 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 328)  (843 328)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 328)  (845 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 328)  (846 328)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 328)  (848 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 328)  (849 328)  routing T_16_20.lc_trk_g2_1 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (39 8)  (855 328)  (855 328)  LC_4 Logic Functioning bit
 (45 8)  (861 328)  (861 328)  LC_4 Logic Functioning bit
 (50 8)  (866 328)  (866 328)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (838 329)  (838 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (845 329)  (845 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (38 9)  (854 329)  (854 329)  LC_4 Logic Functioning bit
 (39 9)  (855 329)  (855 329)  LC_4 Logic Functioning bit
 (45 9)  (861 329)  (861 329)  LC_4 Logic Functioning bit
 (14 10)  (830 330)  (830 330)  routing T_16_20.bnl_op_4 <X> T_16_20.lc_trk_g2_4
 (17 10)  (833 330)  (833 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 330)  (834 330)  routing T_16_20.wire_logic_cluster/lc_5/out <X> T_16_20.lc_trk_g2_5
 (26 10)  (842 330)  (842 330)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (31 10)  (847 330)  (847 330)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 330)  (848 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 330)  (850 330)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 330)  (852 330)  LC_5 Logic Functioning bit
 (38 10)  (854 330)  (854 330)  LC_5 Logic Functioning bit
 (45 10)  (861 330)  (861 330)  LC_5 Logic Functioning bit
 (14 11)  (830 331)  (830 331)  routing T_16_20.bnl_op_4 <X> T_16_20.lc_trk_g2_4
 (17 11)  (833 331)  (833 331)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (27 11)  (843 331)  (843 331)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 331)  (845 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 331)  (847 331)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 331)  (853 331)  LC_5 Logic Functioning bit
 (39 11)  (855 331)  (855 331)  LC_5 Logic Functioning bit
 (45 11)  (861 331)  (861 331)  LC_5 Logic Functioning bit
 (47 11)  (863 331)  (863 331)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (53 11)  (869 331)  (869 331)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (830 332)  (830 332)  routing T_16_20.bnl_op_0 <X> T_16_20.lc_trk_g3_0
 (29 12)  (845 332)  (845 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 332)  (847 332)  routing T_16_20.lc_trk_g0_5 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 332)  (848 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 332)  (852 332)  LC_6 Logic Functioning bit
 (38 12)  (854 332)  (854 332)  LC_6 Logic Functioning bit
 (8 13)  (824 333)  (824 333)  routing T_16_20.sp4_h_l_41 <X> T_16_20.sp4_v_b_10
 (9 13)  (825 333)  (825 333)  routing T_16_20.sp4_h_l_41 <X> T_16_20.sp4_v_b_10
 (10 13)  (826 333)  (826 333)  routing T_16_20.sp4_h_l_41 <X> T_16_20.sp4_v_b_10
 (13 13)  (829 333)  (829 333)  routing T_16_20.sp4_v_t_43 <X> T_16_20.sp4_h_r_11
 (14 13)  (830 333)  (830 333)  routing T_16_20.bnl_op_0 <X> T_16_20.lc_trk_g3_0
 (17 13)  (833 333)  (833 333)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (26 13)  (842 333)  (842 333)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 333)  (844 333)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 333)  (845 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 333)  (846 333)  routing T_16_20.lc_trk_g0_3 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (0 14)  (816 334)  (816 334)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 334)  (817 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (838 334)  (838 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (28 14)  (844 334)  (844 334)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 334)  (845 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 334)  (846 334)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 334)  (850 334)  routing T_16_20.lc_trk_g1_1 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 334)  (852 334)  LC_7 Logic Functioning bit
 (37 14)  (853 334)  (853 334)  LC_7 Logic Functioning bit
 (38 14)  (854 334)  (854 334)  LC_7 Logic Functioning bit
 (39 14)  (855 334)  (855 334)  LC_7 Logic Functioning bit
 (40 14)  (856 334)  (856 334)  LC_7 Logic Functioning bit
 (42 14)  (858 334)  (858 334)  LC_7 Logic Functioning bit
 (43 14)  (859 334)  (859 334)  LC_7 Logic Functioning bit
 (45 14)  (861 334)  (861 334)  LC_7 Logic Functioning bit
 (50 14)  (866 334)  (866 334)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (816 335)  (816 335)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (21 15)  (837 335)  (837 335)  routing T_16_20.sp4_r_v_b_47 <X> T_16_20.lc_trk_g3_7
 (27 15)  (843 335)  (843 335)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 335)  (844 335)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 335)  (845 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (852 335)  (852 335)  LC_7 Logic Functioning bit
 (37 15)  (853 335)  (853 335)  LC_7 Logic Functioning bit
 (38 15)  (854 335)  (854 335)  LC_7 Logic Functioning bit
 (41 15)  (857 335)  (857 335)  LC_7 Logic Functioning bit
 (42 15)  (858 335)  (858 335)  LC_7 Logic Functioning bit
 (43 15)  (859 335)  (859 335)  LC_7 Logic Functioning bit
 (45 15)  (861 335)  (861 335)  LC_7 Logic Functioning bit
 (51 15)  (867 335)  (867 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_17_20

 (3 0)  (877 320)  (877 320)  routing T_17_20.sp12_h_r_0 <X> T_17_20.sp12_v_b_0
 (12 0)  (886 320)  (886 320)  routing T_17_20.sp4_v_b_2 <X> T_17_20.sp4_h_r_2
 (17 0)  (891 320)  (891 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (892 320)  (892 320)  routing T_17_20.wire_logic_cluster/lc_1/out <X> T_17_20.lc_trk_g0_1
 (26 0)  (900 320)  (900 320)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 320)  (903 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 320)  (905 320)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 320)  (906 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 320)  (907 320)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 320)  (908 320)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (41 0)  (915 320)  (915 320)  LC_0 Logic Functioning bit
 (3 1)  (877 321)  (877 321)  routing T_17_20.sp12_h_r_0 <X> T_17_20.sp12_v_b_0
 (11 1)  (885 321)  (885 321)  routing T_17_20.sp4_v_b_2 <X> T_17_20.sp4_h_r_2
 (26 1)  (900 321)  (900 321)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 321)  (901 321)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 321)  (902 321)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 321)  (903 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 321)  (906 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (908 321)  (908 321)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.input_2_0
 (35 1)  (909 321)  (909 321)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.input_2_0
 (47 1)  (921 321)  (921 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (875 322)  (875 322)  routing T_17_20.glb_netwk_5 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (879 322)  (879 322)  routing T_17_20.sp4_h_r_9 <X> T_17_20.sp4_h_l_37
 (15 2)  (889 322)  (889 322)  routing T_17_20.sp4_h_r_5 <X> T_17_20.lc_trk_g0_5
 (16 2)  (890 322)  (890 322)  routing T_17_20.sp4_h_r_5 <X> T_17_20.lc_trk_g0_5
 (17 2)  (891 322)  (891 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (896 322)  (896 322)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (898 322)  (898 322)  routing T_17_20.bot_op_7 <X> T_17_20.lc_trk_g0_7
 (26 2)  (900 322)  (900 322)  routing T_17_20.lc_trk_g0_7 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 322)  (901 322)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 322)  (902 322)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 322)  (903 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 322)  (904 322)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 322)  (905 322)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 322)  (906 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 322)  (908 322)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (40 2)  (914 322)  (914 322)  LC_1 Logic Functioning bit
 (42 2)  (916 322)  (916 322)  LC_1 Logic Functioning bit
 (0 3)  (874 323)  (874 323)  routing T_17_20.glb_netwk_5 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (4 3)  (878 323)  (878 323)  routing T_17_20.sp4_h_r_9 <X> T_17_20.sp4_h_l_37
 (18 3)  (892 323)  (892 323)  routing T_17_20.sp4_h_r_5 <X> T_17_20.lc_trk_g0_5
 (19 3)  (893 323)  (893 323)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (26 3)  (900 323)  (900 323)  routing T_17_20.lc_trk_g0_7 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 323)  (903 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (4 4)  (878 324)  (878 324)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_3
 (6 4)  (880 324)  (880 324)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_3
 (22 4)  (896 324)  (896 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (897 324)  (897 324)  routing T_17_20.sp4_h_r_3 <X> T_17_20.lc_trk_g1_3
 (24 4)  (898 324)  (898 324)  routing T_17_20.sp4_h_r_3 <X> T_17_20.lc_trk_g1_3
 (26 4)  (900 324)  (900 324)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 324)  (903 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 324)  (904 324)  routing T_17_20.lc_trk_g0_7 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 324)  (905 324)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 324)  (906 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 324)  (907 324)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (40 4)  (914 324)  (914 324)  LC_2 Logic Functioning bit
 (4 5)  (878 325)  (878 325)  routing T_17_20.sp4_h_l_42 <X> T_17_20.sp4_h_r_3
 (5 5)  (879 325)  (879 325)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_3
 (6 5)  (880 325)  (880 325)  routing T_17_20.sp4_h_l_42 <X> T_17_20.sp4_h_r_3
 (12 5)  (886 325)  (886 325)  routing T_17_20.sp4_h_r_5 <X> T_17_20.sp4_v_b_5
 (14 5)  (888 325)  (888 325)  routing T_17_20.top_op_0 <X> T_17_20.lc_trk_g1_0
 (15 5)  (889 325)  (889 325)  routing T_17_20.top_op_0 <X> T_17_20.lc_trk_g1_0
 (17 5)  (891 325)  (891 325)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (895 325)  (895 325)  routing T_17_20.sp4_h_r_3 <X> T_17_20.lc_trk_g1_3
 (27 5)  (901 325)  (901 325)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 325)  (903 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 325)  (904 325)  routing T_17_20.lc_trk_g0_7 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (906 325)  (906 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (908 325)  (908 325)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.input_2_2
 (35 5)  (909 325)  (909 325)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.input_2_2
 (15 6)  (889 326)  (889 326)  routing T_17_20.bot_op_5 <X> T_17_20.lc_trk_g1_5
 (17 6)  (891 326)  (891 326)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (895 326)  (895 326)  routing T_17_20.wire_logic_cluster/lc_7/out <X> T_17_20.lc_trk_g1_7
 (22 6)  (896 326)  (896 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (901 326)  (901 326)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 326)  (903 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 326)  (904 326)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (36 6)  (910 326)  (910 326)  LC_3 Logic Functioning bit
 (37 6)  (911 326)  (911 326)  LC_3 Logic Functioning bit
 (38 6)  (912 326)  (912 326)  LC_3 Logic Functioning bit
 (41 6)  (915 326)  (915 326)  LC_3 Logic Functioning bit
 (42 6)  (916 326)  (916 326)  LC_3 Logic Functioning bit
 (43 6)  (917 326)  (917 326)  LC_3 Logic Functioning bit
 (50 6)  (924 326)  (924 326)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (925 326)  (925 326)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (26 7)  (900 327)  (900 327)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 327)  (901 327)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 327)  (902 327)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 327)  (903 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 327)  (904 327)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 327)  (910 327)  LC_3 Logic Functioning bit
 (43 7)  (917 327)  (917 327)  LC_3 Logic Functioning bit
 (6 8)  (880 328)  (880 328)  routing T_17_20.sp4_v_t_38 <X> T_17_20.sp4_v_b_6
 (11 8)  (885 328)  (885 328)  routing T_17_20.sp4_v_t_40 <X> T_17_20.sp4_v_b_8
 (15 8)  (889 328)  (889 328)  routing T_17_20.sp12_v_b_1 <X> T_17_20.lc_trk_g2_1
 (17 8)  (891 328)  (891 328)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (892 328)  (892 328)  routing T_17_20.sp12_v_b_1 <X> T_17_20.lc_trk_g2_1
 (22 8)  (896 328)  (896 328)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (898 328)  (898 328)  routing T_17_20.tnr_op_3 <X> T_17_20.lc_trk_g2_3
 (26 8)  (900 328)  (900 328)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 328)  (903 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 328)  (904 328)  routing T_17_20.lc_trk_g0_5 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 328)  (906 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 328)  (907 328)  routing T_17_20.lc_trk_g2_1 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (41 8)  (915 328)  (915 328)  LC_4 Logic Functioning bit
 (43 8)  (917 328)  (917 328)  LC_4 Logic Functioning bit
 (47 8)  (921 328)  (921 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (5 9)  (879 329)  (879 329)  routing T_17_20.sp4_v_t_38 <X> T_17_20.sp4_v_b_6
 (12 9)  (886 329)  (886 329)  routing T_17_20.sp4_v_t_40 <X> T_17_20.sp4_v_b_8
 (18 9)  (892 329)  (892 329)  routing T_17_20.sp12_v_b_1 <X> T_17_20.lc_trk_g2_1
 (22 9)  (896 329)  (896 329)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (898 329)  (898 329)  routing T_17_20.tnr_op_2 <X> T_17_20.lc_trk_g2_2
 (28 9)  (902 329)  (902 329)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 329)  (903 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (51 9)  (925 329)  (925 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 10)  (891 330)  (891 330)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (892 330)  (892 330)  routing T_17_20.bnl_op_5 <X> T_17_20.lc_trk_g2_5
 (22 10)  (896 330)  (896 330)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (898 330)  (898 330)  routing T_17_20.tnr_op_7 <X> T_17_20.lc_trk_g2_7
 (25 10)  (899 330)  (899 330)  routing T_17_20.wire_logic_cluster/lc_6/out <X> T_17_20.lc_trk_g2_6
 (28 10)  (902 330)  (902 330)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 330)  (903 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 330)  (906 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 330)  (907 330)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 330)  (908 330)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 330)  (909 330)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.input_2_5
 (40 10)  (914 330)  (914 330)  LC_5 Logic Functioning bit
 (14 11)  (888 331)  (888 331)  routing T_17_20.tnl_op_4 <X> T_17_20.lc_trk_g2_4
 (15 11)  (889 331)  (889 331)  routing T_17_20.tnl_op_4 <X> T_17_20.lc_trk_g2_4
 (17 11)  (891 331)  (891 331)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (892 331)  (892 331)  routing T_17_20.bnl_op_5 <X> T_17_20.lc_trk_g2_5
 (22 11)  (896 331)  (896 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (900 331)  (900 331)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 331)  (902 331)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 331)  (903 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 331)  (904 331)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (906 331)  (906 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (907 331)  (907 331)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.input_2_5
 (35 11)  (909 331)  (909 331)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.input_2_5
 (48 11)  (922 331)  (922 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (3 12)  (877 332)  (877 332)  routing T_17_20.sp12_v_b_1 <X> T_17_20.sp12_h_r_1
 (4 12)  (878 332)  (878 332)  routing T_17_20.sp4_v_t_36 <X> T_17_20.sp4_v_b_9
 (6 12)  (880 332)  (880 332)  routing T_17_20.sp4_v_t_36 <X> T_17_20.sp4_v_b_9
 (12 12)  (886 332)  (886 332)  routing T_17_20.sp4_v_b_11 <X> T_17_20.sp4_h_r_11
 (15 12)  (889 332)  (889 332)  routing T_17_20.tnr_op_1 <X> T_17_20.lc_trk_g3_1
 (17 12)  (891 332)  (891 332)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (32 12)  (906 332)  (906 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 332)  (908 332)  routing T_17_20.lc_trk_g1_0 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 332)  (910 332)  LC_6 Logic Functioning bit
 (37 12)  (911 332)  (911 332)  LC_6 Logic Functioning bit
 (38 12)  (912 332)  (912 332)  LC_6 Logic Functioning bit
 (39 12)  (913 332)  (913 332)  LC_6 Logic Functioning bit
 (45 12)  (919 332)  (919 332)  LC_6 Logic Functioning bit
 (3 13)  (877 333)  (877 333)  routing T_17_20.sp12_v_b_1 <X> T_17_20.sp12_h_r_1
 (11 13)  (885 333)  (885 333)  routing T_17_20.sp4_v_b_11 <X> T_17_20.sp4_h_r_11
 (22 13)  (896 333)  (896 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (899 333)  (899 333)  routing T_17_20.sp4_r_v_b_42 <X> T_17_20.lc_trk_g3_2
 (36 13)  (910 333)  (910 333)  LC_6 Logic Functioning bit
 (37 13)  (911 333)  (911 333)  LC_6 Logic Functioning bit
 (38 13)  (912 333)  (912 333)  LC_6 Logic Functioning bit
 (39 13)  (913 333)  (913 333)  LC_6 Logic Functioning bit
 (17 14)  (891 334)  (891 334)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (892 334)  (892 334)  routing T_17_20.bnl_op_5 <X> T_17_20.lc_trk_g3_5
 (21 14)  (895 334)  (895 334)  routing T_17_20.bnl_op_7 <X> T_17_20.lc_trk_g3_7
 (22 14)  (896 334)  (896 334)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (31 14)  (905 334)  (905 334)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 334)  (906 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 334)  (907 334)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 334)  (910 334)  LC_7 Logic Functioning bit
 (37 14)  (911 334)  (911 334)  LC_7 Logic Functioning bit
 (38 14)  (912 334)  (912 334)  LC_7 Logic Functioning bit
 (39 14)  (913 334)  (913 334)  LC_7 Logic Functioning bit
 (45 14)  (919 334)  (919 334)  LC_7 Logic Functioning bit
 (4 15)  (878 335)  (878 335)  routing T_17_20.sp4_v_b_4 <X> T_17_20.sp4_h_l_44
 (14 15)  (888 335)  (888 335)  routing T_17_20.sp4_r_v_b_44 <X> T_17_20.lc_trk_g3_4
 (17 15)  (891 335)  (891 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (892 335)  (892 335)  routing T_17_20.bnl_op_5 <X> T_17_20.lc_trk_g3_5
 (21 15)  (895 335)  (895 335)  routing T_17_20.bnl_op_7 <X> T_17_20.lc_trk_g3_7
 (31 15)  (905 335)  (905 335)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 335)  (910 335)  LC_7 Logic Functioning bit
 (37 15)  (911 335)  (911 335)  LC_7 Logic Functioning bit
 (38 15)  (912 335)  (912 335)  LC_7 Logic Functioning bit
 (39 15)  (913 335)  (913 335)  LC_7 Logic Functioning bit


LogicTile_18_20

 (26 0)  (954 320)  (954 320)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 320)  (955 320)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 320)  (956 320)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 320)  (957 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 320)  (960 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (965 320)  (965 320)  LC_0 Logic Functioning bit
 (39 0)  (967 320)  (967 320)  LC_0 Logic Functioning bit
 (44 0)  (972 320)  (972 320)  LC_0 Logic Functioning bit
 (45 0)  (973 320)  (973 320)  LC_0 Logic Functioning bit
 (48 0)  (976 320)  (976 320)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (11 1)  (939 321)  (939 321)  routing T_18_20.sp4_h_l_43 <X> T_18_20.sp4_h_r_2
 (13 1)  (941 321)  (941 321)  routing T_18_20.sp4_h_l_43 <X> T_18_20.sp4_h_r_2
 (22 1)  (950 321)  (950 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (951 321)  (951 321)  routing T_18_20.sp4_h_r_2 <X> T_18_20.lc_trk_g0_2
 (24 1)  (952 321)  (952 321)  routing T_18_20.sp4_h_r_2 <X> T_18_20.lc_trk_g0_2
 (25 1)  (953 321)  (953 321)  routing T_18_20.sp4_h_r_2 <X> T_18_20.lc_trk_g0_2
 (27 1)  (955 321)  (955 321)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 321)  (956 321)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 321)  (957 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (41 1)  (969 321)  (969 321)  LC_0 Logic Functioning bit
 (43 1)  (971 321)  (971 321)  LC_0 Logic Functioning bit
 (45 1)  (973 321)  (973 321)  LC_0 Logic Functioning bit
 (50 1)  (978 321)  (978 321)  Carry_In_Mux bit 

 (1 2)  (929 322)  (929 322)  routing T_18_20.glb_netwk_5 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (2 2)  (930 322)  (930 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (955 322)  (955 322)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 322)  (956 322)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 322)  (957 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 322)  (960 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (965 322)  (965 322)  LC_1 Logic Functioning bit
 (39 2)  (967 322)  (967 322)  LC_1 Logic Functioning bit
 (44 2)  (972 322)  (972 322)  LC_1 Logic Functioning bit
 (45 2)  (973 322)  (973 322)  LC_1 Logic Functioning bit
 (47 2)  (975 322)  (975 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (928 323)  (928 323)  routing T_18_20.glb_netwk_5 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (28 3)  (956 323)  (956 323)  routing T_18_20.lc_trk_g2_1 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 323)  (957 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (41 3)  (969 323)  (969 323)  LC_1 Logic Functioning bit
 (43 3)  (971 323)  (971 323)  LC_1 Logic Functioning bit
 (45 3)  (973 323)  (973 323)  LC_1 Logic Functioning bit
 (47 3)  (975 323)  (975 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (929 324)  (929 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (3 4)  (931 324)  (931 324)  routing T_18_20.sp12_v_b_0 <X> T_18_20.sp12_h_r_0
 (21 4)  (949 324)  (949 324)  routing T_18_20.wire_logic_cluster/lc_3/out <X> T_18_20.lc_trk_g1_3
 (22 4)  (950 324)  (950 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 324)  (953 324)  routing T_18_20.wire_logic_cluster/lc_2/out <X> T_18_20.lc_trk_g1_2
 (26 4)  (954 324)  (954 324)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 324)  (955 324)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 324)  (957 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 324)  (960 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (965 324)  (965 324)  LC_2 Logic Functioning bit
 (39 4)  (967 324)  (967 324)  LC_2 Logic Functioning bit
 (44 4)  (972 324)  (972 324)  LC_2 Logic Functioning bit
 (45 4)  (973 324)  (973 324)  LC_2 Logic Functioning bit
 (1 5)  (929 325)  (929 325)  routing T_18_20.lc_trk_g0_2 <X> T_18_20.wire_logic_cluster/lc_7/cen
 (3 5)  (931 325)  (931 325)  routing T_18_20.sp12_v_b_0 <X> T_18_20.sp12_h_r_0
 (22 5)  (950 325)  (950 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (955 325)  (955 325)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 325)  (956 325)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 325)  (957 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 325)  (958 325)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (41 5)  (969 325)  (969 325)  LC_2 Logic Functioning bit
 (43 5)  (971 325)  (971 325)  LC_2 Logic Functioning bit
 (45 5)  (973 325)  (973 325)  LC_2 Logic Functioning bit
 (52 5)  (980 325)  (980 325)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (17 6)  (945 326)  (945 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 326)  (946 326)  routing T_18_20.wire_logic_cluster/lc_5/out <X> T_18_20.lc_trk_g1_5
 (25 6)  (953 326)  (953 326)  routing T_18_20.wire_logic_cluster/lc_6/out <X> T_18_20.lc_trk_g1_6
 (27 6)  (955 326)  (955 326)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 326)  (957 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 326)  (960 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 326)  (964 326)  LC_3 Logic Functioning bit
 (37 6)  (965 326)  (965 326)  LC_3 Logic Functioning bit
 (38 6)  (966 326)  (966 326)  LC_3 Logic Functioning bit
 (39 6)  (967 326)  (967 326)  LC_3 Logic Functioning bit
 (41 6)  (969 326)  (969 326)  LC_3 Logic Functioning bit
 (43 6)  (971 326)  (971 326)  LC_3 Logic Functioning bit
 (44 6)  (972 326)  (972 326)  LC_3 Logic Functioning bit
 (45 6)  (973 326)  (973 326)  LC_3 Logic Functioning bit
 (48 6)  (976 326)  (976 326)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (22 7)  (950 327)  (950 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (956 327)  (956 327)  routing T_18_20.lc_trk_g2_1 <X> T_18_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 327)  (957 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 327)  (958 327)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (37 7)  (965 327)  (965 327)  LC_3 Logic Functioning bit
 (39 7)  (967 327)  (967 327)  LC_3 Logic Functioning bit
 (40 7)  (968 327)  (968 327)  LC_3 Logic Functioning bit
 (41 7)  (969 327)  (969 327)  LC_3 Logic Functioning bit
 (42 7)  (970 327)  (970 327)  LC_3 Logic Functioning bit
 (43 7)  (971 327)  (971 327)  LC_3 Logic Functioning bit
 (45 7)  (973 327)  (973 327)  LC_3 Logic Functioning bit
 (15 8)  (943 328)  (943 328)  routing T_18_20.sp4_h_r_41 <X> T_18_20.lc_trk_g2_1
 (16 8)  (944 328)  (944 328)  routing T_18_20.sp4_h_r_41 <X> T_18_20.lc_trk_g2_1
 (17 8)  (945 328)  (945 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (946 328)  (946 328)  routing T_18_20.sp4_h_r_41 <X> T_18_20.lc_trk_g2_1
 (26 8)  (954 328)  (954 328)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 328)  (955 328)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 328)  (956 328)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 328)  (957 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 328)  (958 328)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 328)  (960 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (965 328)  (965 328)  LC_4 Logic Functioning bit
 (39 8)  (967 328)  (967 328)  LC_4 Logic Functioning bit
 (44 8)  (972 328)  (972 328)  LC_4 Logic Functioning bit
 (45 8)  (973 328)  (973 328)  LC_4 Logic Functioning bit
 (18 9)  (946 329)  (946 329)  routing T_18_20.sp4_h_r_41 <X> T_18_20.lc_trk_g2_1
 (27 9)  (955 329)  (955 329)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 329)  (956 329)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 329)  (957 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (41 9)  (969 329)  (969 329)  LC_4 Logic Functioning bit
 (43 9)  (971 329)  (971 329)  LC_4 Logic Functioning bit
 (45 9)  (973 329)  (973 329)  LC_4 Logic Functioning bit
 (48 9)  (976 329)  (976 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (27 10)  (955 330)  (955 330)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 330)  (957 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 330)  (958 330)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 330)  (960 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (965 330)  (965 330)  LC_5 Logic Functioning bit
 (39 10)  (967 330)  (967 330)  LC_5 Logic Functioning bit
 (44 10)  (972 330)  (972 330)  LC_5 Logic Functioning bit
 (45 10)  (973 330)  (973 330)  LC_5 Logic Functioning bit
 (28 11)  (956 331)  (956 331)  routing T_18_20.lc_trk_g2_1 <X> T_18_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 331)  (957 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (41 11)  (969 331)  (969 331)  LC_5 Logic Functioning bit
 (43 11)  (971 331)  (971 331)  LC_5 Logic Functioning bit
 (45 11)  (973 331)  (973 331)  LC_5 Logic Functioning bit
 (51 11)  (979 331)  (979 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (942 332)  (942 332)  routing T_18_20.wire_logic_cluster/lc_0/out <X> T_18_20.lc_trk_g3_0
 (17 12)  (945 332)  (945 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 332)  (946 332)  routing T_18_20.wire_logic_cluster/lc_1/out <X> T_18_20.lc_trk_g3_1
 (26 12)  (954 332)  (954 332)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 332)  (955 332)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 332)  (957 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 332)  (958 332)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 332)  (960 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (965 332)  (965 332)  LC_6 Logic Functioning bit
 (39 12)  (967 332)  (967 332)  LC_6 Logic Functioning bit
 (44 12)  (972 332)  (972 332)  LC_6 Logic Functioning bit
 (45 12)  (973 332)  (973 332)  LC_6 Logic Functioning bit
 (17 13)  (945 333)  (945 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (27 13)  (955 333)  (955 333)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 333)  (956 333)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 333)  (957 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 333)  (958 333)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (41 13)  (969 333)  (969 333)  LC_6 Logic Functioning bit
 (43 13)  (971 333)  (971 333)  LC_6 Logic Functioning bit
 (45 13)  (973 333)  (973 333)  LC_6 Logic Functioning bit
 (52 13)  (980 333)  (980 333)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (928 334)  (928 334)  routing T_18_20.glb_netwk_4 <X> T_18_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 334)  (929 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 334)  (942 334)  routing T_18_20.wire_logic_cluster/lc_4/out <X> T_18_20.lc_trk_g3_4
 (17 14)  (945 334)  (945 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (949 334)  (949 334)  routing T_18_20.wire_logic_cluster/lc_7/out <X> T_18_20.lc_trk_g3_7
 (22 14)  (950 334)  (950 334)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (955 334)  (955 334)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 334)  (956 334)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 334)  (957 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 334)  (958 334)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 334)  (960 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (965 334)  (965 334)  LC_7 Logic Functioning bit
 (39 14)  (967 334)  (967 334)  LC_7 Logic Functioning bit
 (44 14)  (972 334)  (972 334)  LC_7 Logic Functioning bit
 (45 14)  (973 334)  (973 334)  LC_7 Logic Functioning bit
 (17 15)  (945 335)  (945 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (28 15)  (956 335)  (956 335)  routing T_18_20.lc_trk_g2_1 <X> T_18_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 335)  (957 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 335)  (958 335)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (41 15)  (969 335)  (969 335)  LC_7 Logic Functioning bit
 (43 15)  (971 335)  (971 335)  LC_7 Logic Functioning bit
 (45 15)  (973 335)  (973 335)  LC_7 Logic Functioning bit
 (48 15)  (976 335)  (976 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_19_20

 (22 0)  (1004 320)  (1004 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (32 0)  (1014 320)  (1014 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 320)  (1018 320)  LC_0 Logic Functioning bit
 (37 0)  (1019 320)  (1019 320)  LC_0 Logic Functioning bit
 (38 0)  (1020 320)  (1020 320)  LC_0 Logic Functioning bit
 (39 0)  (1021 320)  (1021 320)  LC_0 Logic Functioning bit
 (45 0)  (1027 320)  (1027 320)  LC_0 Logic Functioning bit
 (21 1)  (1003 321)  (1003 321)  routing T_19_20.sp4_r_v_b_32 <X> T_19_20.lc_trk_g0_3
 (22 1)  (1004 321)  (1004 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (31 1)  (1013 321)  (1013 321)  routing T_19_20.lc_trk_g0_3 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 321)  (1018 321)  LC_0 Logic Functioning bit
 (37 1)  (1019 321)  (1019 321)  LC_0 Logic Functioning bit
 (38 1)  (1020 321)  (1020 321)  LC_0 Logic Functioning bit
 (39 1)  (1021 321)  (1021 321)  LC_0 Logic Functioning bit
 (45 1)  (1027 321)  (1027 321)  LC_0 Logic Functioning bit
 (51 1)  (1033 321)  (1033 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (984 322)  (984 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (32 2)  (1014 322)  (1014 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 322)  (1018 322)  LC_1 Logic Functioning bit
 (37 2)  (1019 322)  (1019 322)  LC_1 Logic Functioning bit
 (38 2)  (1020 322)  (1020 322)  LC_1 Logic Functioning bit
 (39 2)  (1021 322)  (1021 322)  LC_1 Logic Functioning bit
 (45 2)  (1027 322)  (1027 322)  LC_1 Logic Functioning bit
 (3 3)  (985 323)  (985 323)  routing T_19_20.sp12_v_b_0 <X> T_19_20.sp12_h_l_23
 (31 3)  (1013 323)  (1013 323)  routing T_19_20.lc_trk_g0_2 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (1018 323)  (1018 323)  LC_1 Logic Functioning bit
 (37 3)  (1019 323)  (1019 323)  LC_1 Logic Functioning bit
 (38 3)  (1020 323)  (1020 323)  LC_1 Logic Functioning bit
 (39 3)  (1021 323)  (1021 323)  LC_1 Logic Functioning bit
 (45 3)  (1027 323)  (1027 323)  LC_1 Logic Functioning bit
 (47 3)  (1029 323)  (1029 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (982 324)  (982 324)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_7/cen
 (1 4)  (983 324)  (983 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (17 4)  (999 324)  (999 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (31 4)  (1013 324)  (1013 324)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 324)  (1014 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 324)  (1015 324)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 324)  (1016 324)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 324)  (1018 324)  LC_2 Logic Functioning bit
 (37 4)  (1019 324)  (1019 324)  LC_2 Logic Functioning bit
 (38 4)  (1020 324)  (1020 324)  LC_2 Logic Functioning bit
 (39 4)  (1021 324)  (1021 324)  LC_2 Logic Functioning bit
 (45 4)  (1027 324)  (1027 324)  LC_2 Logic Functioning bit
 (0 5)  (982 325)  (982 325)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_7/cen
 (1 5)  (983 325)  (983 325)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_7/cen
 (31 5)  (1013 325)  (1013 325)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 325)  (1018 325)  LC_2 Logic Functioning bit
 (37 5)  (1019 325)  (1019 325)  LC_2 Logic Functioning bit
 (38 5)  (1020 325)  (1020 325)  LC_2 Logic Functioning bit
 (39 5)  (1021 325)  (1021 325)  LC_2 Logic Functioning bit
 (45 5)  (1027 325)  (1027 325)  LC_2 Logic Functioning bit
 (51 5)  (1033 325)  (1033 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (31 6)  (1013 326)  (1013 326)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 326)  (1014 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 326)  (1015 326)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 326)  (1016 326)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 326)  (1018 326)  LC_3 Logic Functioning bit
 (37 6)  (1019 326)  (1019 326)  LC_3 Logic Functioning bit
 (38 6)  (1020 326)  (1020 326)  LC_3 Logic Functioning bit
 (39 6)  (1021 326)  (1021 326)  LC_3 Logic Functioning bit
 (45 6)  (1027 326)  (1027 326)  LC_3 Logic Functioning bit
 (31 7)  (1013 327)  (1013 327)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 327)  (1018 327)  LC_3 Logic Functioning bit
 (37 7)  (1019 327)  (1019 327)  LC_3 Logic Functioning bit
 (38 7)  (1020 327)  (1020 327)  LC_3 Logic Functioning bit
 (39 7)  (1021 327)  (1021 327)  LC_3 Logic Functioning bit
 (45 7)  (1027 327)  (1027 327)  LC_3 Logic Functioning bit
 (8 8)  (990 328)  (990 328)  routing T_19_20.sp4_v_b_7 <X> T_19_20.sp4_h_r_7
 (9 8)  (991 328)  (991 328)  routing T_19_20.sp4_v_b_7 <X> T_19_20.sp4_h_r_7
 (17 8)  (999 328)  (999 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (1003 328)  (1003 328)  routing T_19_20.sp4_v_t_14 <X> T_19_20.lc_trk_g2_3
 (22 8)  (1004 328)  (1004 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1005 328)  (1005 328)  routing T_19_20.sp4_v_t_14 <X> T_19_20.lc_trk_g2_3
 (32 8)  (1014 328)  (1014 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 328)  (1015 328)  routing T_19_20.lc_trk_g2_3 <X> T_19_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 328)  (1018 328)  LC_4 Logic Functioning bit
 (37 8)  (1019 328)  (1019 328)  LC_4 Logic Functioning bit
 (38 8)  (1020 328)  (1020 328)  LC_4 Logic Functioning bit
 (39 8)  (1021 328)  (1021 328)  LC_4 Logic Functioning bit
 (45 8)  (1027 328)  (1027 328)  LC_4 Logic Functioning bit
 (18 9)  (1000 329)  (1000 329)  routing T_19_20.sp4_r_v_b_33 <X> T_19_20.lc_trk_g2_1
 (31 9)  (1013 329)  (1013 329)  routing T_19_20.lc_trk_g2_3 <X> T_19_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 329)  (1018 329)  LC_4 Logic Functioning bit
 (37 9)  (1019 329)  (1019 329)  LC_4 Logic Functioning bit
 (38 9)  (1020 329)  (1020 329)  LC_4 Logic Functioning bit
 (39 9)  (1021 329)  (1021 329)  LC_4 Logic Functioning bit
 (45 9)  (1027 329)  (1027 329)  LC_4 Logic Functioning bit
 (48 9)  (1030 329)  (1030 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (5 10)  (987 330)  (987 330)  routing T_19_20.sp4_v_t_37 <X> T_19_20.sp4_h_l_43
 (31 10)  (1013 330)  (1013 330)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 330)  (1014 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 330)  (1015 330)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 330)  (1016 330)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 330)  (1018 330)  LC_5 Logic Functioning bit
 (37 10)  (1019 330)  (1019 330)  LC_5 Logic Functioning bit
 (38 10)  (1020 330)  (1020 330)  LC_5 Logic Functioning bit
 (39 10)  (1021 330)  (1021 330)  LC_5 Logic Functioning bit
 (45 10)  (1027 330)  (1027 330)  LC_5 Logic Functioning bit
 (4 11)  (986 331)  (986 331)  routing T_19_20.sp4_v_t_37 <X> T_19_20.sp4_h_l_43
 (6 11)  (988 331)  (988 331)  routing T_19_20.sp4_v_t_37 <X> T_19_20.sp4_h_l_43
 (36 11)  (1018 331)  (1018 331)  LC_5 Logic Functioning bit
 (37 11)  (1019 331)  (1019 331)  LC_5 Logic Functioning bit
 (38 11)  (1020 331)  (1020 331)  LC_5 Logic Functioning bit
 (39 11)  (1021 331)  (1021 331)  LC_5 Logic Functioning bit
 (45 11)  (1027 331)  (1027 331)  LC_5 Logic Functioning bit
 (22 12)  (1004 332)  (1004 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1005 332)  (1005 332)  routing T_19_20.sp4_h_r_27 <X> T_19_20.lc_trk_g3_3
 (24 12)  (1006 332)  (1006 332)  routing T_19_20.sp4_h_r_27 <X> T_19_20.lc_trk_g3_3
 (32 12)  (1014 332)  (1014 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 332)  (1015 332)  routing T_19_20.lc_trk_g2_1 <X> T_19_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 332)  (1018 332)  LC_6 Logic Functioning bit
 (37 12)  (1019 332)  (1019 332)  LC_6 Logic Functioning bit
 (38 12)  (1020 332)  (1020 332)  LC_6 Logic Functioning bit
 (39 12)  (1021 332)  (1021 332)  LC_6 Logic Functioning bit
 (45 12)  (1027 332)  (1027 332)  LC_6 Logic Functioning bit
 (21 13)  (1003 333)  (1003 333)  routing T_19_20.sp4_h_r_27 <X> T_19_20.lc_trk_g3_3
 (36 13)  (1018 333)  (1018 333)  LC_6 Logic Functioning bit
 (37 13)  (1019 333)  (1019 333)  LC_6 Logic Functioning bit
 (38 13)  (1020 333)  (1020 333)  LC_6 Logic Functioning bit
 (39 13)  (1021 333)  (1021 333)  LC_6 Logic Functioning bit
 (45 13)  (1027 333)  (1027 333)  LC_6 Logic Functioning bit
 (51 13)  (1033 333)  (1033 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (982 334)  (982 334)  routing T_19_20.glb_netwk_4 <X> T_19_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 334)  (983 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (994 334)  (994 334)  routing T_19_20.sp4_v_t_40 <X> T_19_20.sp4_h_l_46
 (16 14)  (998 334)  (998 334)  routing T_19_20.sp12_v_b_21 <X> T_19_20.lc_trk_g3_5
 (17 14)  (999 334)  (999 334)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (21 14)  (1003 334)  (1003 334)  routing T_19_20.sp4_v_t_18 <X> T_19_20.lc_trk_g3_7
 (22 14)  (1004 334)  (1004 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1005 334)  (1005 334)  routing T_19_20.sp4_v_t_18 <X> T_19_20.lc_trk_g3_7
 (25 14)  (1007 334)  (1007 334)  routing T_19_20.sp4_v_b_30 <X> T_19_20.lc_trk_g3_6
 (32 14)  (1014 334)  (1014 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 334)  (1016 334)  routing T_19_20.lc_trk_g1_1 <X> T_19_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 334)  (1018 334)  LC_7 Logic Functioning bit
 (37 14)  (1019 334)  (1019 334)  LC_7 Logic Functioning bit
 (38 14)  (1020 334)  (1020 334)  LC_7 Logic Functioning bit
 (39 14)  (1021 334)  (1021 334)  LC_7 Logic Functioning bit
 (45 14)  (1027 334)  (1027 334)  LC_7 Logic Functioning bit
 (11 15)  (993 335)  (993 335)  routing T_19_20.sp4_v_t_40 <X> T_19_20.sp4_h_l_46
 (13 15)  (995 335)  (995 335)  routing T_19_20.sp4_v_t_40 <X> T_19_20.sp4_h_l_46
 (18 15)  (1000 335)  (1000 335)  routing T_19_20.sp12_v_b_21 <X> T_19_20.lc_trk_g3_5
 (19 15)  (1001 335)  (1001 335)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (1004 335)  (1004 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1005 335)  (1005 335)  routing T_19_20.sp4_v_b_30 <X> T_19_20.lc_trk_g3_6
 (36 15)  (1018 335)  (1018 335)  LC_7 Logic Functioning bit
 (37 15)  (1019 335)  (1019 335)  LC_7 Logic Functioning bit
 (38 15)  (1020 335)  (1020 335)  LC_7 Logic Functioning bit
 (39 15)  (1021 335)  (1021 335)  LC_7 Logic Functioning bit
 (45 15)  (1027 335)  (1027 335)  LC_7 Logic Functioning bit


LogicTile_20_20

 (16 0)  (1052 320)  (1052 320)  routing T_20_20.sp12_h_r_9 <X> T_20_20.lc_trk_g0_1
 (17 0)  (1053 320)  (1053 320)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (21 0)  (1057 320)  (1057 320)  routing T_20_20.wire_logic_cluster/lc_3/out <X> T_20_20.lc_trk_g0_3
 (22 0)  (1058 320)  (1058 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1061 320)  (1061 320)  routing T_20_20.wire_logic_cluster/lc_2/out <X> T_20_20.lc_trk_g0_2
 (29 0)  (1065 320)  (1065 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 320)  (1066 320)  routing T_20_20.lc_trk_g0_7 <X> T_20_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 320)  (1068 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 320)  (1071 320)  routing T_20_20.lc_trk_g2_4 <X> T_20_20.input_2_0
 (40 0)  (1076 320)  (1076 320)  LC_0 Logic Functioning bit
 (22 1)  (1058 321)  (1058 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1062 321)  (1062 321)  routing T_20_20.lc_trk_g0_2 <X> T_20_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 321)  (1065 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 321)  (1066 321)  routing T_20_20.lc_trk_g0_7 <X> T_20_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 321)  (1067 321)  routing T_20_20.lc_trk_g0_3 <X> T_20_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 321)  (1068 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1069 321)  (1069 321)  routing T_20_20.lc_trk_g2_4 <X> T_20_20.input_2_0
 (46 1)  (1082 321)  (1082 321)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (1 2)  (1037 322)  (1037 322)  routing T_20_20.glb_netwk_5 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 322)  (1038 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (1041 322)  (1041 322)  routing T_20_20.sp4_v_b_0 <X> T_20_20.sp4_h_l_37
 (21 2)  (1057 322)  (1057 322)  routing T_20_20.sp4_h_l_2 <X> T_20_20.lc_trk_g0_7
 (22 2)  (1058 322)  (1058 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1059 322)  (1059 322)  routing T_20_20.sp4_h_l_2 <X> T_20_20.lc_trk_g0_7
 (24 2)  (1060 322)  (1060 322)  routing T_20_20.sp4_h_l_2 <X> T_20_20.lc_trk_g0_7
 (27 2)  (1063 322)  (1063 322)  routing T_20_20.lc_trk_g1_3 <X> T_20_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 322)  (1065 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 322)  (1068 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 322)  (1071 322)  routing T_20_20.lc_trk_g1_4 <X> T_20_20.input_2_1
 (40 2)  (1076 322)  (1076 322)  LC_1 Logic Functioning bit
 (0 3)  (1036 323)  (1036 323)  routing T_20_20.glb_netwk_5 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (26 3)  (1062 323)  (1062 323)  routing T_20_20.lc_trk_g0_3 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 323)  (1065 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 323)  (1066 323)  routing T_20_20.lc_trk_g1_3 <X> T_20_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 323)  (1067 323)  routing T_20_20.lc_trk_g0_2 <X> T_20_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 323)  (1068 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (1070 323)  (1070 323)  routing T_20_20.lc_trk_g1_4 <X> T_20_20.input_2_1
 (41 3)  (1077 323)  (1077 323)  LC_1 Logic Functioning bit
 (43 3)  (1079 323)  (1079 323)  LC_1 Logic Functioning bit
 (11 4)  (1047 324)  (1047 324)  routing T_20_20.sp4_h_l_46 <X> T_20_20.sp4_v_b_5
 (13 4)  (1049 324)  (1049 324)  routing T_20_20.sp4_h_l_46 <X> T_20_20.sp4_v_b_5
 (22 4)  (1058 324)  (1058 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1059 324)  (1059 324)  routing T_20_20.sp4_v_b_19 <X> T_20_20.lc_trk_g1_3
 (24 4)  (1060 324)  (1060 324)  routing T_20_20.sp4_v_b_19 <X> T_20_20.lc_trk_g1_3
 (25 4)  (1061 324)  (1061 324)  routing T_20_20.sp4_h_l_7 <X> T_20_20.lc_trk_g1_2
 (28 4)  (1064 324)  (1064 324)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 324)  (1065 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 324)  (1066 324)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 324)  (1067 324)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 324)  (1068 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 324)  (1069 324)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 324)  (1070 324)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (39 4)  (1075 324)  (1075 324)  LC_2 Logic Functioning bit
 (40 4)  (1076 324)  (1076 324)  LC_2 Logic Functioning bit
 (45 4)  (1081 324)  (1081 324)  LC_2 Logic Functioning bit
 (50 4)  (1086 324)  (1086 324)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (1048 325)  (1048 325)  routing T_20_20.sp4_h_l_46 <X> T_20_20.sp4_v_b_5
 (22 5)  (1058 325)  (1058 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1059 325)  (1059 325)  routing T_20_20.sp4_h_l_7 <X> T_20_20.lc_trk_g1_2
 (24 5)  (1060 325)  (1060 325)  routing T_20_20.sp4_h_l_7 <X> T_20_20.lc_trk_g1_2
 (25 5)  (1061 325)  (1061 325)  routing T_20_20.sp4_h_l_7 <X> T_20_20.lc_trk_g1_2
 (28 5)  (1064 325)  (1064 325)  routing T_20_20.lc_trk_g2_0 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 325)  (1065 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (41 5)  (1077 325)  (1077 325)  LC_2 Logic Functioning bit
 (45 5)  (1081 325)  (1081 325)  LC_2 Logic Functioning bit
 (46 5)  (1082 325)  (1082 325)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (1050 326)  (1050 326)  routing T_20_20.sp12_h_l_3 <X> T_20_20.lc_trk_g1_4
 (28 6)  (1064 326)  (1064 326)  routing T_20_20.lc_trk_g2_0 <X> T_20_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 326)  (1065 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (45 6)  (1081 326)  (1081 326)  LC_3 Logic Functioning bit
 (48 6)  (1084 326)  (1084 326)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (53 6)  (1089 326)  (1089 326)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (1050 327)  (1050 327)  routing T_20_20.sp12_h_l_3 <X> T_20_20.lc_trk_g1_4
 (15 7)  (1051 327)  (1051 327)  routing T_20_20.sp12_h_l_3 <X> T_20_20.lc_trk_g1_4
 (17 7)  (1053 327)  (1053 327)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (26 7)  (1062 327)  (1062 327)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 327)  (1063 327)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 327)  (1065 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (1073 327)  (1073 327)  LC_3 Logic Functioning bit
 (39 7)  (1075 327)  (1075 327)  LC_3 Logic Functioning bit
 (40 7)  (1076 327)  (1076 327)  LC_3 Logic Functioning bit
 (42 7)  (1078 327)  (1078 327)  LC_3 Logic Functioning bit
 (45 7)  (1081 327)  (1081 327)  LC_3 Logic Functioning bit
 (11 8)  (1047 328)  (1047 328)  routing T_20_20.sp4_h_r_3 <X> T_20_20.sp4_v_b_8
 (14 8)  (1050 328)  (1050 328)  routing T_20_20.sp4_h_l_21 <X> T_20_20.lc_trk_g2_0
 (15 8)  (1051 328)  (1051 328)  routing T_20_20.sp4_h_r_25 <X> T_20_20.lc_trk_g2_1
 (16 8)  (1052 328)  (1052 328)  routing T_20_20.sp4_h_r_25 <X> T_20_20.lc_trk_g2_1
 (17 8)  (1053 328)  (1053 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (27 8)  (1063 328)  (1063 328)  routing T_20_20.lc_trk_g1_4 <X> T_20_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 328)  (1065 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 328)  (1066 328)  routing T_20_20.lc_trk_g1_4 <X> T_20_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 328)  (1068 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (40 8)  (1076 328)  (1076 328)  LC_4 Logic Functioning bit
 (42 8)  (1078 328)  (1078 328)  LC_4 Logic Functioning bit
 (4 9)  (1040 329)  (1040 329)  routing T_20_20.sp4_v_t_36 <X> T_20_20.sp4_h_r_6
 (15 9)  (1051 329)  (1051 329)  routing T_20_20.sp4_h_l_21 <X> T_20_20.lc_trk_g2_0
 (16 9)  (1052 329)  (1052 329)  routing T_20_20.sp4_h_l_21 <X> T_20_20.lc_trk_g2_0
 (17 9)  (1053 329)  (1053 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (1054 329)  (1054 329)  routing T_20_20.sp4_h_r_25 <X> T_20_20.lc_trk_g2_1
 (22 9)  (1058 329)  (1058 329)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (1059 329)  (1059 329)  routing T_20_20.sp12_v_b_18 <X> T_20_20.lc_trk_g2_2
 (25 9)  (1061 329)  (1061 329)  routing T_20_20.sp12_v_b_18 <X> T_20_20.lc_trk_g2_2
 (31 9)  (1067 329)  (1067 329)  routing T_20_20.lc_trk_g0_3 <X> T_20_20.wire_logic_cluster/lc_4/in_3
 (40 9)  (1076 329)  (1076 329)  LC_4 Logic Functioning bit
 (42 9)  (1078 329)  (1078 329)  LC_4 Logic Functioning bit
 (47 9)  (1083 329)  (1083 329)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (51 9)  (1087 329)  (1087 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (16 10)  (1052 330)  (1052 330)  routing T_20_20.sp4_v_b_37 <X> T_20_20.lc_trk_g2_5
 (17 10)  (1053 330)  (1053 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1054 330)  (1054 330)  routing T_20_20.sp4_v_b_37 <X> T_20_20.lc_trk_g2_5
 (32 10)  (1068 330)  (1068 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 330)  (1069 330)  routing T_20_20.lc_trk_g2_2 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (38 10)  (1074 330)  (1074 330)  LC_5 Logic Functioning bit
 (39 10)  (1075 330)  (1075 330)  LC_5 Logic Functioning bit
 (40 10)  (1076 330)  (1076 330)  LC_5 Logic Functioning bit
 (41 10)  (1077 330)  (1077 330)  LC_5 Logic Functioning bit
 (42 10)  (1078 330)  (1078 330)  LC_5 Logic Functioning bit
 (43 10)  (1079 330)  (1079 330)  LC_5 Logic Functioning bit
 (50 10)  (1086 330)  (1086 330)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (1051 331)  (1051 331)  routing T_20_20.tnr_op_4 <X> T_20_20.lc_trk_g2_4
 (17 11)  (1053 331)  (1053 331)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (1054 331)  (1054 331)  routing T_20_20.sp4_v_b_37 <X> T_20_20.lc_trk_g2_5
 (31 11)  (1067 331)  (1067 331)  routing T_20_20.lc_trk_g2_2 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (38 11)  (1074 331)  (1074 331)  LC_5 Logic Functioning bit
 (39 11)  (1075 331)  (1075 331)  LC_5 Logic Functioning bit
 (40 11)  (1076 331)  (1076 331)  LC_5 Logic Functioning bit
 (41 11)  (1077 331)  (1077 331)  LC_5 Logic Functioning bit
 (42 11)  (1078 331)  (1078 331)  LC_5 Logic Functioning bit
 (43 11)  (1079 331)  (1079 331)  LC_5 Logic Functioning bit
 (26 12)  (1062 332)  (1062 332)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (1065 332)  (1065 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 332)  (1068 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 332)  (1069 332)  routing T_20_20.lc_trk_g2_1 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (43 12)  (1079 332)  (1079 332)  LC_6 Logic Functioning bit
 (50 12)  (1086 332)  (1086 332)  Cascade bit: LH_LC06_inmux02_5

 (27 13)  (1063 333)  (1063 333)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 333)  (1064 333)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 333)  (1065 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (46 13)  (1082 333)  (1082 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (1036 334)  (1036 334)  routing T_20_20.glb_netwk_6 <X> T_20_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 334)  (1037 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (1050 334)  (1050 334)  routing T_20_20.wire_logic_cluster/lc_4/out <X> T_20_20.lc_trk_g3_4
 (17 14)  (1053 334)  (1053 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1036 335)  (1036 335)  routing T_20_20.glb_netwk_6 <X> T_20_20.wire_logic_cluster/lc_7/s_r
 (17 15)  (1053 335)  (1053 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (1054 335)  (1054 335)  routing T_20_20.sp4_r_v_b_45 <X> T_20_20.lc_trk_g3_5


LogicTile_21_20

 (17 0)  (1107 320)  (1107 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (1111 320)  (1111 320)  routing T_21_20.wire_logic_cluster/lc_3/out <X> T_21_20.lc_trk_g0_3
 (22 0)  (1112 320)  (1112 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1115 320)  (1115 320)  routing T_21_20.sp4_h_r_10 <X> T_21_20.lc_trk_g0_2
 (27 0)  (1117 320)  (1117 320)  routing T_21_20.lc_trk_g1_6 <X> T_21_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 320)  (1119 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 320)  (1120 320)  routing T_21_20.lc_trk_g1_6 <X> T_21_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 320)  (1121 320)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 320)  (1122 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 320)  (1123 320)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (1127 320)  (1127 320)  LC_0 Logic Functioning bit
 (38 0)  (1128 320)  (1128 320)  LC_0 Logic Functioning bit
 (39 0)  (1129 320)  (1129 320)  LC_0 Logic Functioning bit
 (40 0)  (1130 320)  (1130 320)  LC_0 Logic Functioning bit
 (41 0)  (1131 320)  (1131 320)  LC_0 Logic Functioning bit
 (42 0)  (1132 320)  (1132 320)  LC_0 Logic Functioning bit
 (11 1)  (1101 321)  (1101 321)  routing T_21_20.sp4_h_l_39 <X> T_21_20.sp4_h_r_2
 (17 1)  (1107 321)  (1107 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (1108 321)  (1108 321)  routing T_21_20.sp4_r_v_b_34 <X> T_21_20.lc_trk_g0_1
 (22 1)  (1112 321)  (1112 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1113 321)  (1113 321)  routing T_21_20.sp4_h_r_10 <X> T_21_20.lc_trk_g0_2
 (24 1)  (1114 321)  (1114 321)  routing T_21_20.sp4_h_r_10 <X> T_21_20.lc_trk_g0_2
 (27 1)  (1117 321)  (1117 321)  routing T_21_20.lc_trk_g3_1 <X> T_21_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 321)  (1118 321)  routing T_21_20.lc_trk_g3_1 <X> T_21_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 321)  (1119 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 321)  (1120 321)  routing T_21_20.lc_trk_g1_6 <X> T_21_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (1122 321)  (1122 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1125 321)  (1125 321)  routing T_21_20.lc_trk_g0_2 <X> T_21_20.input_2_0
 (36 1)  (1126 321)  (1126 321)  LC_0 Logic Functioning bit
 (37 1)  (1127 321)  (1127 321)  LC_0 Logic Functioning bit
 (38 1)  (1128 321)  (1128 321)  LC_0 Logic Functioning bit
 (39 1)  (1129 321)  (1129 321)  LC_0 Logic Functioning bit
 (40 1)  (1130 321)  (1130 321)  LC_0 Logic Functioning bit
 (41 1)  (1131 321)  (1131 321)  LC_0 Logic Functioning bit
 (43 1)  (1133 321)  (1133 321)  LC_0 Logic Functioning bit
 (1 2)  (1091 322)  (1091 322)  routing T_21_20.glb_netwk_5 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 322)  (1092 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 322)  (1104 322)  routing T_21_20.sp4_h_l_1 <X> T_21_20.lc_trk_g0_4
 (29 2)  (1119 322)  (1119 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 322)  (1120 322)  routing T_21_20.lc_trk_g0_4 <X> T_21_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 322)  (1122 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 322)  (1123 322)  routing T_21_20.lc_trk_g2_2 <X> T_21_20.wire_logic_cluster/lc_1/in_3
 (0 3)  (1090 323)  (1090 323)  routing T_21_20.glb_netwk_5 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (15 3)  (1105 323)  (1105 323)  routing T_21_20.sp4_h_l_1 <X> T_21_20.lc_trk_g0_4
 (16 3)  (1106 323)  (1106 323)  routing T_21_20.sp4_h_l_1 <X> T_21_20.lc_trk_g0_4
 (17 3)  (1107 323)  (1107 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (29 3)  (1119 323)  (1119 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 323)  (1121 323)  routing T_21_20.lc_trk_g2_2 <X> T_21_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (1126 323)  (1126 323)  LC_1 Logic Functioning bit
 (38 3)  (1128 323)  (1128 323)  LC_1 Logic Functioning bit
 (9 4)  (1099 324)  (1099 324)  routing T_21_20.sp4_v_t_41 <X> T_21_20.sp4_h_r_4
 (17 4)  (1107 324)  (1107 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (1112 324)  (1112 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1113 324)  (1113 324)  routing T_21_20.sp4_v_b_19 <X> T_21_20.lc_trk_g1_3
 (24 4)  (1114 324)  (1114 324)  routing T_21_20.sp4_v_b_19 <X> T_21_20.lc_trk_g1_3
 (26 4)  (1116 324)  (1116 324)  routing T_21_20.lc_trk_g0_4 <X> T_21_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (1119 324)  (1119 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 324)  (1122 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 324)  (1123 324)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 324)  (1124 324)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (1127 324)  (1127 324)  LC_2 Logic Functioning bit
 (39 4)  (1129 324)  (1129 324)  LC_2 Logic Functioning bit
 (40 4)  (1130 324)  (1130 324)  LC_2 Logic Functioning bit
 (42 4)  (1132 324)  (1132 324)  LC_2 Logic Functioning bit
 (14 5)  (1104 325)  (1104 325)  routing T_21_20.sp4_r_v_b_24 <X> T_21_20.lc_trk_g1_0
 (17 5)  (1107 325)  (1107 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (1108 325)  (1108 325)  routing T_21_20.sp4_r_v_b_25 <X> T_21_20.lc_trk_g1_1
 (29 5)  (1119 325)  (1119 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 325)  (1120 325)  routing T_21_20.lc_trk_g0_3 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 325)  (1121 325)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (41 5)  (1131 325)  (1131 325)  LC_2 Logic Functioning bit
 (43 5)  (1133 325)  (1133 325)  LC_2 Logic Functioning bit
 (25 6)  (1115 326)  (1115 326)  routing T_21_20.sp4_v_b_6 <X> T_21_20.lc_trk_g1_6
 (27 6)  (1117 326)  (1117 326)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 326)  (1118 326)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 326)  (1119 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 326)  (1122 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (40 6)  (1130 326)  (1130 326)  LC_3 Logic Functioning bit
 (45 6)  (1135 326)  (1135 326)  LC_3 Logic Functioning bit
 (47 6)  (1137 326)  (1137 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (1140 326)  (1140 326)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (1112 327)  (1112 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (1113 327)  (1113 327)  routing T_21_20.sp4_v_b_6 <X> T_21_20.lc_trk_g1_6
 (29 7)  (1119 327)  (1119 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 327)  (1120 327)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (1121 327)  (1121 327)  routing T_21_20.lc_trk_g0_2 <X> T_21_20.wire_logic_cluster/lc_3/in_3
 (38 7)  (1128 327)  (1128 327)  LC_3 Logic Functioning bit
 (41 7)  (1131 327)  (1131 327)  LC_3 Logic Functioning bit
 (45 7)  (1135 327)  (1135 327)  LC_3 Logic Functioning bit
 (46 7)  (1136 327)  (1136 327)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (13 8)  (1103 328)  (1103 328)  routing T_21_20.sp4_v_t_45 <X> T_21_20.sp4_v_b_8
 (15 8)  (1105 328)  (1105 328)  routing T_21_20.rgt_op_1 <X> T_21_20.lc_trk_g2_1
 (17 8)  (1107 328)  (1107 328)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1108 328)  (1108 328)  routing T_21_20.rgt_op_1 <X> T_21_20.lc_trk_g2_1
 (25 8)  (1115 328)  (1115 328)  routing T_21_20.sp4_v_t_23 <X> T_21_20.lc_trk_g2_2
 (22 9)  (1112 329)  (1112 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1113 329)  (1113 329)  routing T_21_20.sp4_v_t_23 <X> T_21_20.lc_trk_g2_2
 (25 9)  (1115 329)  (1115 329)  routing T_21_20.sp4_v_t_23 <X> T_21_20.lc_trk_g2_2
 (16 10)  (1106 330)  (1106 330)  routing T_21_20.sp4_v_b_37 <X> T_21_20.lc_trk_g2_5
 (17 10)  (1107 330)  (1107 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1108 330)  (1108 330)  routing T_21_20.sp4_v_b_37 <X> T_21_20.lc_trk_g2_5
 (27 10)  (1117 330)  (1117 330)  routing T_21_20.lc_trk_g1_3 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 330)  (1119 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 330)  (1122 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 330)  (1123 330)  routing T_21_20.lc_trk_g2_2 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (38 10)  (1128 330)  (1128 330)  LC_5 Logic Functioning bit
 (41 10)  (1131 330)  (1131 330)  LC_5 Logic Functioning bit
 (18 11)  (1108 331)  (1108 331)  routing T_21_20.sp4_v_b_37 <X> T_21_20.lc_trk_g2_5
 (22 11)  (1112 331)  (1112 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1115 331)  (1115 331)  routing T_21_20.sp4_r_v_b_38 <X> T_21_20.lc_trk_g2_6
 (28 11)  (1118 331)  (1118 331)  routing T_21_20.lc_trk_g2_1 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 331)  (1119 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 331)  (1120 331)  routing T_21_20.lc_trk_g1_3 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (1121 331)  (1121 331)  routing T_21_20.lc_trk_g2_2 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 331)  (1122 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (39 11)  (1129 331)  (1129 331)  LC_5 Logic Functioning bit
 (40 11)  (1130 331)  (1130 331)  LC_5 Logic Functioning bit
 (41 11)  (1131 331)  (1131 331)  LC_5 Logic Functioning bit
 (17 12)  (1107 332)  (1107 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 332)  (1108 332)  routing T_21_20.wire_logic_cluster/lc_1/out <X> T_21_20.lc_trk_g3_1
 (21 12)  (1111 332)  (1111 332)  routing T_21_20.wire_logic_cluster/lc_3/out <X> T_21_20.lc_trk_g3_3
 (22 12)  (1112 332)  (1112 332)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (1117 332)  (1117 332)  routing T_21_20.lc_trk_g1_6 <X> T_21_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 332)  (1119 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 332)  (1120 332)  routing T_21_20.lc_trk_g1_6 <X> T_21_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 332)  (1122 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 332)  (1123 332)  routing T_21_20.lc_trk_g2_1 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 332)  (1126 332)  LC_6 Logic Functioning bit
 (37 12)  (1127 332)  (1127 332)  LC_6 Logic Functioning bit
 (42 12)  (1132 332)  (1132 332)  LC_6 Logic Functioning bit
 (43 12)  (1133 332)  (1133 332)  LC_6 Logic Functioning bit
 (45 12)  (1135 332)  (1135 332)  LC_6 Logic Functioning bit
 (50 12)  (1140 332)  (1140 332)  Cascade bit: LH_LC06_inmux02_5

 (53 12)  (1143 332)  (1143 332)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (8 13)  (1098 333)  (1098 333)  routing T_21_20.sp4_h_l_47 <X> T_21_20.sp4_v_b_10
 (9 13)  (1099 333)  (1099 333)  routing T_21_20.sp4_h_l_47 <X> T_21_20.sp4_v_b_10
 (22 13)  (1112 333)  (1112 333)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1114 333)  (1114 333)  routing T_21_20.tnl_op_2 <X> T_21_20.lc_trk_g3_2
 (25 13)  (1115 333)  (1115 333)  routing T_21_20.tnl_op_2 <X> T_21_20.lc_trk_g3_2
 (29 13)  (1119 333)  (1119 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 333)  (1120 333)  routing T_21_20.lc_trk_g1_6 <X> T_21_20.wire_logic_cluster/lc_6/in_1
 (36 13)  (1126 333)  (1126 333)  LC_6 Logic Functioning bit
 (37 13)  (1127 333)  (1127 333)  LC_6 Logic Functioning bit
 (43 13)  (1133 333)  (1133 333)  LC_6 Logic Functioning bit
 (45 13)  (1135 333)  (1135 333)  LC_6 Logic Functioning bit
 (46 13)  (1136 333)  (1136 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (1138 333)  (1138 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (1090 334)  (1090 334)  routing T_21_20.glb_netwk_6 <X> T_21_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 334)  (1091 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (1095 334)  (1095 334)  routing T_21_20.sp4_v_t_38 <X> T_21_20.sp4_h_l_44
 (27 14)  (1117 334)  (1117 334)  routing T_21_20.lc_trk_g1_1 <X> T_21_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 334)  (1119 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 334)  (1121 334)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 334)  (1122 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 334)  (1123 334)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (1125 334)  (1125 334)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.input_2_7
 (38 14)  (1128 334)  (1128 334)  LC_7 Logic Functioning bit
 (45 14)  (1135 334)  (1135 334)  LC_7 Logic Functioning bit
 (0 15)  (1090 335)  (1090 335)  routing T_21_20.glb_netwk_6 <X> T_21_20.wire_logic_cluster/lc_7/s_r
 (4 15)  (1094 335)  (1094 335)  routing T_21_20.sp4_v_t_38 <X> T_21_20.sp4_h_l_44
 (6 15)  (1096 335)  (1096 335)  routing T_21_20.sp4_v_t_38 <X> T_21_20.sp4_h_l_44
 (12 15)  (1102 335)  (1102 335)  routing T_21_20.sp4_h_l_46 <X> T_21_20.sp4_v_t_46
 (27 15)  (1117 335)  (1117 335)  routing T_21_20.lc_trk_g1_0 <X> T_21_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 335)  (1119 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 335)  (1121 335)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (1122 335)  (1122 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1123 335)  (1123 335)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.input_2_7
 (45 15)  (1135 335)  (1135 335)  LC_7 Logic Functioning bit
 (46 15)  (1136 335)  (1136 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_22_20

 (2 0)  (1146 320)  (1146 320)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (12 0)  (1156 320)  (1156 320)  routing T_22_20.sp4_v_t_39 <X> T_22_20.sp4_h_r_2
 (13 0)  (1157 320)  (1157 320)  routing T_22_20.sp4_v_t_39 <X> T_22_20.sp4_v_b_2
 (14 0)  (1158 320)  (1158 320)  routing T_22_20.wire_logic_cluster/lc_0/out <X> T_22_20.lc_trk_g0_0
 (22 0)  (1166 320)  (1166 320)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1168 320)  (1168 320)  routing T_22_20.bot_op_3 <X> T_22_20.lc_trk_g0_3
 (27 0)  (1171 320)  (1171 320)  routing T_22_20.lc_trk_g1_4 <X> T_22_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 320)  (1173 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 320)  (1174 320)  routing T_22_20.lc_trk_g1_4 <X> T_22_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 320)  (1176 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 320)  (1178 320)  routing T_22_20.lc_trk_g1_0 <X> T_22_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (1181 320)  (1181 320)  LC_0 Logic Functioning bit
 (39 0)  (1183 320)  (1183 320)  LC_0 Logic Functioning bit
 (40 0)  (1184 320)  (1184 320)  LC_0 Logic Functioning bit
 (42 0)  (1186 320)  (1186 320)  LC_0 Logic Functioning bit
 (43 0)  (1187 320)  (1187 320)  LC_0 Logic Functioning bit
 (45 0)  (1189 320)  (1189 320)  LC_0 Logic Functioning bit
 (53 0)  (1197 320)  (1197 320)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (1161 321)  (1161 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (1171 321)  (1171 321)  routing T_22_20.lc_trk_g3_1 <X> T_22_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 321)  (1172 321)  routing T_22_20.lc_trk_g3_1 <X> T_22_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 321)  (1173 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (1176 321)  (1176 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (1181 321)  (1181 321)  LC_0 Logic Functioning bit
 (39 1)  (1183 321)  (1183 321)  LC_0 Logic Functioning bit
 (40 1)  (1184 321)  (1184 321)  LC_0 Logic Functioning bit
 (42 1)  (1186 321)  (1186 321)  LC_0 Logic Functioning bit
 (45 1)  (1189 321)  (1189 321)  LC_0 Logic Functioning bit
 (1 2)  (1145 322)  (1145 322)  routing T_22_20.glb_netwk_5 <X> T_22_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 322)  (1146 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (9 2)  (1153 322)  (1153 322)  routing T_22_20.sp4_v_b_1 <X> T_22_20.sp4_h_l_36
 (21 2)  (1165 322)  (1165 322)  routing T_22_20.sp4_h_l_10 <X> T_22_20.lc_trk_g0_7
 (22 2)  (1166 322)  (1166 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1167 322)  (1167 322)  routing T_22_20.sp4_h_l_10 <X> T_22_20.lc_trk_g0_7
 (24 2)  (1168 322)  (1168 322)  routing T_22_20.sp4_h_l_10 <X> T_22_20.lc_trk_g0_7
 (26 2)  (1170 322)  (1170 322)  routing T_22_20.lc_trk_g3_4 <X> T_22_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (1171 322)  (1171 322)  routing T_22_20.lc_trk_g1_7 <X> T_22_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 322)  (1173 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 322)  (1174 322)  routing T_22_20.lc_trk_g1_7 <X> T_22_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 322)  (1175 322)  routing T_22_20.lc_trk_g0_4 <X> T_22_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 322)  (1176 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (1179 322)  (1179 322)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.input_2_1
 (52 2)  (1196 322)  (1196 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (1144 323)  (1144 323)  routing T_22_20.glb_netwk_5 <X> T_22_20.wire_logic_cluster/lc_7/clk
 (14 3)  (1158 323)  (1158 323)  routing T_22_20.sp4_h_r_4 <X> T_22_20.lc_trk_g0_4
 (15 3)  (1159 323)  (1159 323)  routing T_22_20.sp4_h_r_4 <X> T_22_20.lc_trk_g0_4
 (16 3)  (1160 323)  (1160 323)  routing T_22_20.sp4_h_r_4 <X> T_22_20.lc_trk_g0_4
 (17 3)  (1161 323)  (1161 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (1165 323)  (1165 323)  routing T_22_20.sp4_h_l_10 <X> T_22_20.lc_trk_g0_7
 (27 3)  (1171 323)  (1171 323)  routing T_22_20.lc_trk_g3_4 <X> T_22_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 323)  (1172 323)  routing T_22_20.lc_trk_g3_4 <X> T_22_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 323)  (1173 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 323)  (1174 323)  routing T_22_20.lc_trk_g1_7 <X> T_22_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (1176 323)  (1176 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1177 323)  (1177 323)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.input_2_1
 (34 3)  (1178 323)  (1178 323)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.input_2_1
 (35 3)  (1179 323)  (1179 323)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.input_2_1
 (37 3)  (1181 323)  (1181 323)  LC_1 Logic Functioning bit
 (53 3)  (1197 323)  (1197 323)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 5)  (1158 325)  (1158 325)  routing T_22_20.sp4_r_v_b_24 <X> T_22_20.lc_trk_g1_0
 (17 5)  (1161 325)  (1161 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (14 6)  (1158 326)  (1158 326)  routing T_22_20.wire_logic_cluster/lc_4/out <X> T_22_20.lc_trk_g1_4
 (22 6)  (1166 326)  (1166 326)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1168 326)  (1168 326)  routing T_22_20.top_op_7 <X> T_22_20.lc_trk_g1_7
 (27 6)  (1171 326)  (1171 326)  routing T_22_20.lc_trk_g3_1 <X> T_22_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (1172 326)  (1172 326)  routing T_22_20.lc_trk_g3_1 <X> T_22_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 326)  (1173 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 326)  (1175 326)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 326)  (1176 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 326)  (1177 326)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 326)  (1180 326)  LC_3 Logic Functioning bit
 (38 6)  (1182 326)  (1182 326)  LC_3 Logic Functioning bit
 (46 6)  (1190 326)  (1190 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (1161 327)  (1161 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (1165 327)  (1165 327)  routing T_22_20.top_op_7 <X> T_22_20.lc_trk_g1_7
 (31 7)  (1175 327)  (1175 327)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (1180 327)  (1180 327)  LC_3 Logic Functioning bit
 (38 7)  (1182 327)  (1182 327)  LC_3 Logic Functioning bit
 (53 7)  (1197 327)  (1197 327)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (22 8)  (1166 328)  (1166 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1167 328)  (1167 328)  routing T_22_20.sp4_v_t_30 <X> T_22_20.lc_trk_g2_3
 (24 8)  (1168 328)  (1168 328)  routing T_22_20.sp4_v_t_30 <X> T_22_20.lc_trk_g2_3
 (26 8)  (1170 328)  (1170 328)  routing T_22_20.lc_trk_g3_5 <X> T_22_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (1171 328)  (1171 328)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 328)  (1172 328)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 328)  (1173 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 328)  (1175 328)  routing T_22_20.lc_trk_g2_5 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 328)  (1176 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 328)  (1177 328)  routing T_22_20.lc_trk_g2_5 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (39 8)  (1183 328)  (1183 328)  LC_4 Logic Functioning bit
 (40 8)  (1184 328)  (1184 328)  LC_4 Logic Functioning bit
 (41 8)  (1185 328)  (1185 328)  LC_4 Logic Functioning bit
 (50 8)  (1194 328)  (1194 328)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (1171 329)  (1171 329)  routing T_22_20.lc_trk_g3_5 <X> T_22_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 329)  (1172 329)  routing T_22_20.lc_trk_g3_5 <X> T_22_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 329)  (1173 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (38 9)  (1182 329)  (1182 329)  LC_4 Logic Functioning bit
 (39 9)  (1183 329)  (1183 329)  LC_4 Logic Functioning bit
 (40 9)  (1184 329)  (1184 329)  LC_4 Logic Functioning bit
 (41 9)  (1185 329)  (1185 329)  LC_4 Logic Functioning bit
 (12 10)  (1156 330)  (1156 330)  routing T_22_20.sp4_v_t_39 <X> T_22_20.sp4_h_l_45
 (14 10)  (1158 330)  (1158 330)  routing T_22_20.sp4_v_b_36 <X> T_22_20.lc_trk_g2_4
 (17 10)  (1161 330)  (1161 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (1169 330)  (1169 330)  routing T_22_20.wire_logic_cluster/lc_6/out <X> T_22_20.lc_trk_g2_6
 (26 10)  (1170 330)  (1170 330)  routing T_22_20.lc_trk_g0_7 <X> T_22_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (1171 330)  (1171 330)  routing T_22_20.lc_trk_g3_1 <X> T_22_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 330)  (1172 330)  routing T_22_20.lc_trk_g3_1 <X> T_22_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 330)  (1173 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 330)  (1175 330)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 330)  (1176 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 330)  (1177 330)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 330)  (1180 330)  LC_5 Logic Functioning bit
 (38 10)  (1182 330)  (1182 330)  LC_5 Logic Functioning bit
 (40 10)  (1184 330)  (1184 330)  LC_5 Logic Functioning bit
 (41 10)  (1185 330)  (1185 330)  LC_5 Logic Functioning bit
 (43 10)  (1187 330)  (1187 330)  LC_5 Logic Functioning bit
 (11 11)  (1155 331)  (1155 331)  routing T_22_20.sp4_v_t_39 <X> T_22_20.sp4_h_l_45
 (13 11)  (1157 331)  (1157 331)  routing T_22_20.sp4_v_t_39 <X> T_22_20.sp4_h_l_45
 (14 11)  (1158 331)  (1158 331)  routing T_22_20.sp4_v_b_36 <X> T_22_20.lc_trk_g2_4
 (16 11)  (1160 331)  (1160 331)  routing T_22_20.sp4_v_b_36 <X> T_22_20.lc_trk_g2_4
 (17 11)  (1161 331)  (1161 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (1166 331)  (1166 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1170 331)  (1170 331)  routing T_22_20.lc_trk_g0_7 <X> T_22_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 331)  (1173 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 331)  (1175 331)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (1176 331)  (1176 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1177 331)  (1177 331)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.input_2_5
 (34 11)  (1178 331)  (1178 331)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.input_2_5
 (36 11)  (1180 331)  (1180 331)  LC_5 Logic Functioning bit
 (38 11)  (1182 331)  (1182 331)  LC_5 Logic Functioning bit
 (40 11)  (1184 331)  (1184 331)  LC_5 Logic Functioning bit
 (41 11)  (1185 331)  (1185 331)  LC_5 Logic Functioning bit
 (42 11)  (1186 331)  (1186 331)  LC_5 Logic Functioning bit
 (43 11)  (1187 331)  (1187 331)  LC_5 Logic Functioning bit
 (4 12)  (1148 332)  (1148 332)  routing T_22_20.sp4_h_l_38 <X> T_22_20.sp4_v_b_9
 (6 12)  (1150 332)  (1150 332)  routing T_22_20.sp4_h_l_38 <X> T_22_20.sp4_v_b_9
 (11 12)  (1155 332)  (1155 332)  routing T_22_20.sp4_v_t_38 <X> T_22_20.sp4_v_b_11
 (13 12)  (1157 332)  (1157 332)  routing T_22_20.sp4_v_t_38 <X> T_22_20.sp4_v_b_11
 (14 12)  (1158 332)  (1158 332)  routing T_22_20.wire_logic_cluster/lc_0/out <X> T_22_20.lc_trk_g3_0
 (15 12)  (1159 332)  (1159 332)  routing T_22_20.sp4_v_t_28 <X> T_22_20.lc_trk_g3_1
 (16 12)  (1160 332)  (1160 332)  routing T_22_20.sp4_v_t_28 <X> T_22_20.lc_trk_g3_1
 (17 12)  (1161 332)  (1161 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (26 12)  (1170 332)  (1170 332)  routing T_22_20.lc_trk_g2_4 <X> T_22_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (1173 332)  (1173 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 332)  (1176 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 332)  (1177 332)  routing T_22_20.lc_trk_g2_3 <X> T_22_20.wire_logic_cluster/lc_6/in_3
 (38 12)  (1182 332)  (1182 332)  LC_6 Logic Functioning bit
 (39 12)  (1183 332)  (1183 332)  LC_6 Logic Functioning bit
 (40 12)  (1184 332)  (1184 332)  LC_6 Logic Functioning bit
 (41 12)  (1185 332)  (1185 332)  LC_6 Logic Functioning bit
 (45 12)  (1189 332)  (1189 332)  LC_6 Logic Functioning bit
 (50 12)  (1194 332)  (1194 332)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (1149 333)  (1149 333)  routing T_22_20.sp4_h_l_38 <X> T_22_20.sp4_v_b_9
 (17 13)  (1161 333)  (1161 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (28 13)  (1172 333)  (1172 333)  routing T_22_20.lc_trk_g2_4 <X> T_22_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 333)  (1173 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 333)  (1174 333)  routing T_22_20.lc_trk_g0_3 <X> T_22_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (1175 333)  (1175 333)  routing T_22_20.lc_trk_g2_3 <X> T_22_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (1180 333)  (1180 333)  LC_6 Logic Functioning bit
 (38 13)  (1182 333)  (1182 333)  LC_6 Logic Functioning bit
 (39 13)  (1183 333)  (1183 333)  LC_6 Logic Functioning bit
 (40 13)  (1184 333)  (1184 333)  LC_6 Logic Functioning bit
 (41 13)  (1185 333)  (1185 333)  LC_6 Logic Functioning bit
 (45 13)  (1189 333)  (1189 333)  LC_6 Logic Functioning bit
 (0 14)  (1144 334)  (1144 334)  routing T_22_20.glb_netwk_6 <X> T_22_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 334)  (1145 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (1159 334)  (1159 334)  routing T_22_20.tnr_op_5 <X> T_22_20.lc_trk_g3_5
 (17 14)  (1161 334)  (1161 334)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (26 14)  (1170 334)  (1170 334)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.wire_logic_cluster/lc_7/in_0
 (31 14)  (1175 334)  (1175 334)  routing T_22_20.lc_trk_g0_4 <X> T_22_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 334)  (1176 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 334)  (1180 334)  LC_7 Logic Functioning bit
 (38 14)  (1182 334)  (1182 334)  LC_7 Logic Functioning bit
 (0 15)  (1144 335)  (1144 335)  routing T_22_20.glb_netwk_6 <X> T_22_20.wire_logic_cluster/lc_7/s_r
 (15 15)  (1159 335)  (1159 335)  routing T_22_20.sp4_v_t_33 <X> T_22_20.lc_trk_g3_4
 (16 15)  (1160 335)  (1160 335)  routing T_22_20.sp4_v_t_33 <X> T_22_20.lc_trk_g3_4
 (17 15)  (1161 335)  (1161 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (1166 335)  (1166 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1167 335)  (1167 335)  routing T_22_20.sp4_h_r_30 <X> T_22_20.lc_trk_g3_6
 (24 15)  (1168 335)  (1168 335)  routing T_22_20.sp4_h_r_30 <X> T_22_20.lc_trk_g3_6
 (25 15)  (1169 335)  (1169 335)  routing T_22_20.sp4_h_r_30 <X> T_22_20.lc_trk_g3_6
 (26 15)  (1170 335)  (1170 335)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (1171 335)  (1171 335)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 335)  (1172 335)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 335)  (1173 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (37 15)  (1181 335)  (1181 335)  LC_7 Logic Functioning bit
 (39 15)  (1183 335)  (1183 335)  LC_7 Logic Functioning bit


LogicTile_23_20

 (5 0)  (1203 320)  (1203 320)  routing T_23_20.sp4_v_b_0 <X> T_23_20.sp4_h_r_0
 (8 0)  (1206 320)  (1206 320)  routing T_23_20.sp4_h_l_36 <X> T_23_20.sp4_h_r_1
 (15 0)  (1213 320)  (1213 320)  routing T_23_20.sp4_h_l_4 <X> T_23_20.lc_trk_g0_1
 (16 0)  (1214 320)  (1214 320)  routing T_23_20.sp4_h_l_4 <X> T_23_20.lc_trk_g0_1
 (17 0)  (1215 320)  (1215 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1216 320)  (1216 320)  routing T_23_20.sp4_h_l_4 <X> T_23_20.lc_trk_g0_1
 (22 0)  (1220 320)  (1220 320)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1221 320)  (1221 320)  routing T_23_20.sp12_h_r_11 <X> T_23_20.lc_trk_g0_3
 (27 0)  (1225 320)  (1225 320)  routing T_23_20.lc_trk_g3_6 <X> T_23_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 320)  (1226 320)  routing T_23_20.lc_trk_g3_6 <X> T_23_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 320)  (1227 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 320)  (1228 320)  routing T_23_20.lc_trk_g3_6 <X> T_23_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 320)  (1229 320)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 320)  (1230 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 320)  (1231 320)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 320)  (1232 320)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (1233 320)  (1233 320)  routing T_23_20.lc_trk_g0_4 <X> T_23_20.input_2_0
 (42 0)  (1240 320)  (1240 320)  LC_0 Logic Functioning bit
 (6 1)  (1204 321)  (1204 321)  routing T_23_20.sp4_v_b_0 <X> T_23_20.sp4_h_r_0
 (18 1)  (1216 321)  (1216 321)  routing T_23_20.sp4_h_l_4 <X> T_23_20.lc_trk_g0_1
 (26 1)  (1224 321)  (1224 321)  routing T_23_20.lc_trk_g2_2 <X> T_23_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 321)  (1226 321)  routing T_23_20.lc_trk_g2_2 <X> T_23_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 321)  (1227 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 321)  (1228 321)  routing T_23_20.lc_trk_g3_6 <X> T_23_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (1230 321)  (1230 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (14 2)  (1212 322)  (1212 322)  routing T_23_20.wire_logic_cluster/lc_4/out <X> T_23_20.lc_trk_g0_4
 (16 2)  (1214 322)  (1214 322)  routing T_23_20.sp12_h_r_13 <X> T_23_20.lc_trk_g0_5
 (17 2)  (1215 322)  (1215 322)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (25 2)  (1223 322)  (1223 322)  routing T_23_20.lft_op_6 <X> T_23_20.lc_trk_g0_6
 (27 2)  (1225 322)  (1225 322)  routing T_23_20.lc_trk_g3_3 <X> T_23_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 322)  (1226 322)  routing T_23_20.lc_trk_g3_3 <X> T_23_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 322)  (1227 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 322)  (1229 322)  routing T_23_20.lc_trk_g2_4 <X> T_23_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 322)  (1230 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 322)  (1231 322)  routing T_23_20.lc_trk_g2_4 <X> T_23_20.wire_logic_cluster/lc_1/in_3
 (50 2)  (1248 322)  (1248 322)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (1249 322)  (1249 322)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (13 3)  (1211 323)  (1211 323)  routing T_23_20.sp4_v_b_9 <X> T_23_20.sp4_h_l_39
 (17 3)  (1215 323)  (1215 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (1220 323)  (1220 323)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1222 323)  (1222 323)  routing T_23_20.lft_op_6 <X> T_23_20.lc_trk_g0_6
 (27 3)  (1225 323)  (1225 323)  routing T_23_20.lc_trk_g1_0 <X> T_23_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 323)  (1227 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 323)  (1228 323)  routing T_23_20.lc_trk_g3_3 <X> T_23_20.wire_logic_cluster/lc_1/in_1
 (43 3)  (1241 323)  (1241 323)  LC_1 Logic Functioning bit
 (11 4)  (1209 324)  (1209 324)  routing T_23_20.sp4_v_t_44 <X> T_23_20.sp4_v_b_5
 (13 4)  (1211 324)  (1211 324)  routing T_23_20.sp4_v_t_44 <X> T_23_20.sp4_v_b_5
 (14 4)  (1212 324)  (1212 324)  routing T_23_20.lft_op_0 <X> T_23_20.lc_trk_g1_0
 (22 4)  (1220 324)  (1220 324)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1222 324)  (1222 324)  routing T_23_20.bot_op_3 <X> T_23_20.lc_trk_g1_3
 (31 4)  (1229 324)  (1229 324)  routing T_23_20.lc_trk_g0_5 <X> T_23_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 324)  (1230 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (42 4)  (1240 324)  (1240 324)  LC_2 Logic Functioning bit
 (43 4)  (1241 324)  (1241 324)  LC_2 Logic Functioning bit
 (50 4)  (1248 324)  (1248 324)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (1213 325)  (1213 325)  routing T_23_20.lft_op_0 <X> T_23_20.lc_trk_g1_0
 (17 5)  (1215 325)  (1215 325)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (1220 325)  (1220 325)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1221 325)  (1221 325)  routing T_23_20.sp12_h_l_17 <X> T_23_20.lc_trk_g1_2
 (25 5)  (1223 325)  (1223 325)  routing T_23_20.sp12_h_l_17 <X> T_23_20.lc_trk_g1_2
 (42 5)  (1240 325)  (1240 325)  LC_2 Logic Functioning bit
 (43 5)  (1241 325)  (1241 325)  LC_2 Logic Functioning bit
 (16 6)  (1214 326)  (1214 326)  routing T_23_20.sp12_h_r_13 <X> T_23_20.lc_trk_g1_5
 (17 6)  (1215 326)  (1215 326)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (27 6)  (1225 326)  (1225 326)  routing T_23_20.lc_trk_g1_3 <X> T_23_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 326)  (1227 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 326)  (1229 326)  routing T_23_20.lc_trk_g2_4 <X> T_23_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 326)  (1230 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 326)  (1231 326)  routing T_23_20.lc_trk_g2_4 <X> T_23_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (1233 326)  (1233 326)  routing T_23_20.lc_trk_g2_5 <X> T_23_20.input_2_3
 (47 6)  (1245 326)  (1245 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (1212 327)  (1212 327)  routing T_23_20.sp4_r_v_b_28 <X> T_23_20.lc_trk_g1_4
 (17 7)  (1215 327)  (1215 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 7)  (1225 327)  (1225 327)  routing T_23_20.lc_trk_g1_0 <X> T_23_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 327)  (1227 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 327)  (1228 327)  routing T_23_20.lc_trk_g1_3 <X> T_23_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (1230 327)  (1230 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1231 327)  (1231 327)  routing T_23_20.lc_trk_g2_5 <X> T_23_20.input_2_3
 (43 7)  (1241 327)  (1241 327)  LC_3 Logic Functioning bit
 (51 7)  (1249 327)  (1249 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (1203 328)  (1203 328)  routing T_23_20.sp4_v_t_43 <X> T_23_20.sp4_h_r_6
 (21 8)  (1219 328)  (1219 328)  routing T_23_20.wire_logic_cluster/lc_3/out <X> T_23_20.lc_trk_g2_3
 (22 8)  (1220 328)  (1220 328)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (1223 328)  (1223 328)  routing T_23_20.sp4_v_b_26 <X> T_23_20.lc_trk_g2_2
 (26 8)  (1224 328)  (1224 328)  routing T_23_20.lc_trk_g0_6 <X> T_23_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (1227 328)  (1227 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 328)  (1230 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (40 8)  (1238 328)  (1238 328)  LC_4 Logic Functioning bit
 (42 8)  (1240 328)  (1240 328)  LC_4 Logic Functioning bit
 (22 9)  (1220 329)  (1220 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1221 329)  (1221 329)  routing T_23_20.sp4_v_b_26 <X> T_23_20.lc_trk_g2_2
 (26 9)  (1224 329)  (1224 329)  routing T_23_20.lc_trk_g0_6 <X> T_23_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 329)  (1227 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (1229 329)  (1229 329)  routing T_23_20.lc_trk_g0_3 <X> T_23_20.wire_logic_cluster/lc_4/in_3
 (14 10)  (1212 330)  (1212 330)  routing T_23_20.sp4_h_r_36 <X> T_23_20.lc_trk_g2_4
 (17 10)  (1215 330)  (1215 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (1223 330)  (1223 330)  routing T_23_20.sp4_h_r_38 <X> T_23_20.lc_trk_g2_6
 (27 10)  (1225 330)  (1225 330)  routing T_23_20.lc_trk_g3_5 <X> T_23_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (1226 330)  (1226 330)  routing T_23_20.lc_trk_g3_5 <X> T_23_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 330)  (1227 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 330)  (1228 330)  routing T_23_20.lc_trk_g3_5 <X> T_23_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 330)  (1229 330)  routing T_23_20.lc_trk_g2_4 <X> T_23_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 330)  (1230 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 330)  (1231 330)  routing T_23_20.lc_trk_g2_4 <X> T_23_20.wire_logic_cluster/lc_5/in_3
 (50 10)  (1248 330)  (1248 330)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (1213 331)  (1213 331)  routing T_23_20.sp4_h_r_36 <X> T_23_20.lc_trk_g2_4
 (16 11)  (1214 331)  (1214 331)  routing T_23_20.sp4_h_r_36 <X> T_23_20.lc_trk_g2_4
 (17 11)  (1215 331)  (1215 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (1220 331)  (1220 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1221 331)  (1221 331)  routing T_23_20.sp4_h_r_38 <X> T_23_20.lc_trk_g2_6
 (24 11)  (1222 331)  (1222 331)  routing T_23_20.sp4_h_r_38 <X> T_23_20.lc_trk_g2_6
 (27 11)  (1225 331)  (1225 331)  routing T_23_20.lc_trk_g1_0 <X> T_23_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 331)  (1227 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (43 11)  (1241 331)  (1241 331)  LC_5 Logic Functioning bit
 (22 12)  (1220 332)  (1220 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (1225 332)  (1225 332)  routing T_23_20.lc_trk_g1_4 <X> T_23_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 332)  (1227 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 332)  (1228 332)  routing T_23_20.lc_trk_g1_4 <X> T_23_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 332)  (1230 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 332)  (1231 332)  routing T_23_20.lc_trk_g2_3 <X> T_23_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (1235 332)  (1235 332)  LC_6 Logic Functioning bit
 (39 12)  (1237 332)  (1237 332)  LC_6 Logic Functioning bit
 (40 12)  (1238 332)  (1238 332)  LC_6 Logic Functioning bit
 (41 12)  (1239 332)  (1239 332)  LC_6 Logic Functioning bit
 (42 12)  (1240 332)  (1240 332)  LC_6 Logic Functioning bit
 (50 12)  (1248 332)  (1248 332)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (1224 333)  (1224 333)  routing T_23_20.lc_trk_g1_3 <X> T_23_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (1225 333)  (1225 333)  routing T_23_20.lc_trk_g1_3 <X> T_23_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 333)  (1227 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1229 333)  (1229 333)  routing T_23_20.lc_trk_g2_3 <X> T_23_20.wire_logic_cluster/lc_6/in_3
 (39 13)  (1237 333)  (1237 333)  LC_6 Logic Functioning bit
 (40 13)  (1238 333)  (1238 333)  LC_6 Logic Functioning bit
 (41 13)  (1239 333)  (1239 333)  LC_6 Logic Functioning bit
 (43 13)  (1241 333)  (1241 333)  LC_6 Logic Functioning bit
 (14 14)  (1212 334)  (1212 334)  routing T_23_20.sp12_v_t_3 <X> T_23_20.lc_trk_g3_4
 (15 14)  (1213 334)  (1213 334)  routing T_23_20.sp4_h_l_24 <X> T_23_20.lc_trk_g3_5
 (16 14)  (1214 334)  (1214 334)  routing T_23_20.sp4_h_l_24 <X> T_23_20.lc_trk_g3_5
 (17 14)  (1215 334)  (1215 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1216 334)  (1216 334)  routing T_23_20.sp4_h_l_24 <X> T_23_20.lc_trk_g3_5
 (25 14)  (1223 334)  (1223 334)  routing T_23_20.sp4_h_r_38 <X> T_23_20.lc_trk_g3_6
 (26 14)  (1224 334)  (1224 334)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_7/in_0
 (28 14)  (1226 334)  (1226 334)  routing T_23_20.lc_trk_g2_6 <X> T_23_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 334)  (1227 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 334)  (1228 334)  routing T_23_20.lc_trk_g2_6 <X> T_23_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 334)  (1229 334)  routing T_23_20.lc_trk_g1_5 <X> T_23_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 334)  (1230 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 334)  (1232 334)  routing T_23_20.lc_trk_g1_5 <X> T_23_20.wire_logic_cluster/lc_7/in_3
 (40 14)  (1238 334)  (1238 334)  LC_7 Logic Functioning bit
 (14 15)  (1212 335)  (1212 335)  routing T_23_20.sp12_v_t_3 <X> T_23_20.lc_trk_g3_4
 (15 15)  (1213 335)  (1213 335)  routing T_23_20.sp12_v_t_3 <X> T_23_20.lc_trk_g3_4
 (17 15)  (1215 335)  (1215 335)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (22 15)  (1220 335)  (1220 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1221 335)  (1221 335)  routing T_23_20.sp4_h_r_38 <X> T_23_20.lc_trk_g3_6
 (24 15)  (1222 335)  (1222 335)  routing T_23_20.sp4_h_r_38 <X> T_23_20.lc_trk_g3_6
 (27 15)  (1225 335)  (1225 335)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 335)  (1226 335)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 335)  (1227 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 335)  (1228 335)  routing T_23_20.lc_trk_g2_6 <X> T_23_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (1230 335)  (1230 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (1232 335)  (1232 335)  routing T_23_20.lc_trk_g1_2 <X> T_23_20.input_2_7
 (35 15)  (1233 335)  (1233 335)  routing T_23_20.lc_trk_g1_2 <X> T_23_20.input_2_7
 (52 15)  (1250 335)  (1250 335)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_24_20

 (11 0)  (1263 320)  (1263 320)  routing T_24_20.sp4_v_t_46 <X> T_24_20.sp4_v_b_2
 (26 0)  (1278 320)  (1278 320)  routing T_24_20.lc_trk_g3_7 <X> T_24_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (1279 320)  (1279 320)  routing T_24_20.lc_trk_g1_2 <X> T_24_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 320)  (1281 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 320)  (1284 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 320)  (1285 320)  routing T_24_20.lc_trk_g2_3 <X> T_24_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (1287 320)  (1287 320)  routing T_24_20.lc_trk_g1_5 <X> T_24_20.input_2_0
 (40 0)  (1292 320)  (1292 320)  LC_0 Logic Functioning bit
 (12 1)  (1264 321)  (1264 321)  routing T_24_20.sp4_v_t_46 <X> T_24_20.sp4_v_b_2
 (26 1)  (1278 321)  (1278 321)  routing T_24_20.lc_trk_g3_7 <X> T_24_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (1279 321)  (1279 321)  routing T_24_20.lc_trk_g3_7 <X> T_24_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 321)  (1280 321)  routing T_24_20.lc_trk_g3_7 <X> T_24_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 321)  (1281 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 321)  (1282 321)  routing T_24_20.lc_trk_g1_2 <X> T_24_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (1283 321)  (1283 321)  routing T_24_20.lc_trk_g2_3 <X> T_24_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (1284 321)  (1284 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1286 321)  (1286 321)  routing T_24_20.lc_trk_g1_5 <X> T_24_20.input_2_0
 (48 1)  (1300 321)  (1300 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (1253 322)  (1253 322)  routing T_24_20.glb_netwk_5 <X> T_24_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 322)  (1254 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (1274 322)  (1274 322)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1275 322)  (1275 322)  routing T_24_20.sp12_h_l_12 <X> T_24_20.lc_trk_g0_7
 (32 2)  (1284 322)  (1284 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 322)  (1286 322)  routing T_24_20.lc_trk_g1_1 <X> T_24_20.wire_logic_cluster/lc_1/in_3
 (41 2)  (1293 322)  (1293 322)  LC_1 Logic Functioning bit
 (43 2)  (1295 322)  (1295 322)  LC_1 Logic Functioning bit
 (0 3)  (1252 323)  (1252 323)  routing T_24_20.glb_netwk_5 <X> T_24_20.wire_logic_cluster/lc_7/clk
 (16 3)  (1268 323)  (1268 323)  routing T_24_20.sp12_h_r_12 <X> T_24_20.lc_trk_g0_4
 (17 3)  (1269 323)  (1269 323)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (1274 323)  (1274 323)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1276 323)  (1276 323)  routing T_24_20.bot_op_6 <X> T_24_20.lc_trk_g0_6
 (26 3)  (1278 323)  (1278 323)  routing T_24_20.lc_trk_g2_3 <X> T_24_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 323)  (1280 323)  routing T_24_20.lc_trk_g2_3 <X> T_24_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 323)  (1281 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (40 3)  (1292 323)  (1292 323)  LC_1 Logic Functioning bit
 (42 3)  (1294 323)  (1294 323)  LC_1 Logic Functioning bit
 (52 3)  (1304 323)  (1304 323)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (15 4)  (1267 324)  (1267 324)  routing T_24_20.sp4_h_r_9 <X> T_24_20.lc_trk_g1_1
 (16 4)  (1268 324)  (1268 324)  routing T_24_20.sp4_h_r_9 <X> T_24_20.lc_trk_g1_1
 (17 4)  (1269 324)  (1269 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1270 324)  (1270 324)  routing T_24_20.sp4_h_r_9 <X> T_24_20.lc_trk_g1_1
 (22 4)  (1274 324)  (1274 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (1277 324)  (1277 324)  routing T_24_20.sp4_v_b_10 <X> T_24_20.lc_trk_g1_2
 (27 4)  (1279 324)  (1279 324)  routing T_24_20.lc_trk_g3_6 <X> T_24_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (1280 324)  (1280 324)  routing T_24_20.lc_trk_g3_6 <X> T_24_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 324)  (1281 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1282 324)  (1282 324)  routing T_24_20.lc_trk_g3_6 <X> T_24_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 324)  (1284 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 324)  (1285 324)  routing T_24_20.lc_trk_g2_3 <X> T_24_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (1287 324)  (1287 324)  routing T_24_20.lc_trk_g0_4 <X> T_24_20.input_2_2
 (40 4)  (1292 324)  (1292 324)  LC_2 Logic Functioning bit
 (8 5)  (1260 325)  (1260 325)  routing T_24_20.sp4_h_l_41 <X> T_24_20.sp4_v_b_4
 (9 5)  (1261 325)  (1261 325)  routing T_24_20.sp4_h_l_41 <X> T_24_20.sp4_v_b_4
 (21 5)  (1273 325)  (1273 325)  routing T_24_20.sp4_r_v_b_27 <X> T_24_20.lc_trk_g1_3
 (22 5)  (1274 325)  (1274 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1275 325)  (1275 325)  routing T_24_20.sp4_v_b_10 <X> T_24_20.lc_trk_g1_2
 (25 5)  (1277 325)  (1277 325)  routing T_24_20.sp4_v_b_10 <X> T_24_20.lc_trk_g1_2
 (27 5)  (1279 325)  (1279 325)  routing T_24_20.lc_trk_g3_1 <X> T_24_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 325)  (1280 325)  routing T_24_20.lc_trk_g3_1 <X> T_24_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 325)  (1281 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1282 325)  (1282 325)  routing T_24_20.lc_trk_g3_6 <X> T_24_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (1283 325)  (1283 325)  routing T_24_20.lc_trk_g2_3 <X> T_24_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (1284 325)  (1284 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (15 6)  (1267 326)  (1267 326)  routing T_24_20.sp4_h_r_13 <X> T_24_20.lc_trk_g1_5
 (16 6)  (1268 326)  (1268 326)  routing T_24_20.sp4_h_r_13 <X> T_24_20.lc_trk_g1_5
 (17 6)  (1269 326)  (1269 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1270 326)  (1270 326)  routing T_24_20.sp4_h_r_13 <X> T_24_20.lc_trk_g1_5
 (22 6)  (1274 326)  (1274 326)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1276 326)  (1276 326)  routing T_24_20.bot_op_7 <X> T_24_20.lc_trk_g1_7
 (25 6)  (1277 326)  (1277 326)  routing T_24_20.sp4_h_r_14 <X> T_24_20.lc_trk_g1_6
 (16 7)  (1268 327)  (1268 327)  routing T_24_20.sp12_h_r_12 <X> T_24_20.lc_trk_g1_4
 (17 7)  (1269 327)  (1269 327)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (1274 327)  (1274 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (1275 327)  (1275 327)  routing T_24_20.sp4_h_r_14 <X> T_24_20.lc_trk_g1_6
 (24 7)  (1276 327)  (1276 327)  routing T_24_20.sp4_h_r_14 <X> T_24_20.lc_trk_g1_6
 (21 8)  (1273 328)  (1273 328)  routing T_24_20.sp4_h_r_43 <X> T_24_20.lc_trk_g2_3
 (22 8)  (1274 328)  (1274 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1275 328)  (1275 328)  routing T_24_20.sp4_h_r_43 <X> T_24_20.lc_trk_g2_3
 (24 8)  (1276 328)  (1276 328)  routing T_24_20.sp4_h_r_43 <X> T_24_20.lc_trk_g2_3
 (29 8)  (1281 328)  (1281 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 328)  (1282 328)  routing T_24_20.lc_trk_g0_7 <X> T_24_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 328)  (1283 328)  routing T_24_20.lc_trk_g2_7 <X> T_24_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 328)  (1284 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 328)  (1285 328)  routing T_24_20.lc_trk_g2_7 <X> T_24_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 328)  (1288 328)  LC_4 Logic Functioning bit
 (38 8)  (1290 328)  (1290 328)  LC_4 Logic Functioning bit
 (8 9)  (1260 329)  (1260 329)  routing T_24_20.sp4_h_l_36 <X> T_24_20.sp4_v_b_7
 (9 9)  (1261 329)  (1261 329)  routing T_24_20.sp4_h_l_36 <X> T_24_20.sp4_v_b_7
 (10 9)  (1262 329)  (1262 329)  routing T_24_20.sp4_h_l_36 <X> T_24_20.sp4_v_b_7
 (21 9)  (1273 329)  (1273 329)  routing T_24_20.sp4_h_r_43 <X> T_24_20.lc_trk_g2_3
 (30 9)  (1282 329)  (1282 329)  routing T_24_20.lc_trk_g0_7 <X> T_24_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (1283 329)  (1283 329)  routing T_24_20.lc_trk_g2_7 <X> T_24_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (1288 329)  (1288 329)  LC_4 Logic Functioning bit
 (38 9)  (1290 329)  (1290 329)  LC_4 Logic Functioning bit
 (21 10)  (1273 330)  (1273 330)  routing T_24_20.sp4_h_r_39 <X> T_24_20.lc_trk_g2_7
 (22 10)  (1274 330)  (1274 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1275 330)  (1275 330)  routing T_24_20.sp4_h_r_39 <X> T_24_20.lc_trk_g2_7
 (24 10)  (1276 330)  (1276 330)  routing T_24_20.sp4_h_r_39 <X> T_24_20.lc_trk_g2_7
 (29 10)  (1281 330)  (1281 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 330)  (1282 330)  routing T_24_20.lc_trk_g0_6 <X> T_24_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 330)  (1284 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 330)  (1285 330)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 330)  (1286 330)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_5/in_3
 (50 10)  (1302 330)  (1302 330)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (1278 331)  (1278 331)  routing T_24_20.lc_trk_g2_3 <X> T_24_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 331)  (1280 331)  routing T_24_20.lc_trk_g2_3 <X> T_24_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 331)  (1281 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 331)  (1282 331)  routing T_24_20.lc_trk_g0_6 <X> T_24_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (1283 331)  (1283 331)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (1288 331)  (1288 331)  LC_5 Logic Functioning bit
 (41 11)  (1293 331)  (1293 331)  LC_5 Logic Functioning bit
 (43 11)  (1295 331)  (1295 331)  LC_5 Logic Functioning bit
 (5 12)  (1257 332)  (1257 332)  routing T_24_20.sp4_h_l_43 <X> T_24_20.sp4_h_r_9
 (15 12)  (1267 332)  (1267 332)  routing T_24_20.sp4_h_r_41 <X> T_24_20.lc_trk_g3_1
 (16 12)  (1268 332)  (1268 332)  routing T_24_20.sp4_h_r_41 <X> T_24_20.lc_trk_g3_1
 (17 12)  (1269 332)  (1269 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1270 332)  (1270 332)  routing T_24_20.sp4_h_r_41 <X> T_24_20.lc_trk_g3_1
 (22 12)  (1274 332)  (1274 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1275 332)  (1275 332)  routing T_24_20.sp12_v_b_11 <X> T_24_20.lc_trk_g3_3
 (26 12)  (1278 332)  (1278 332)  routing T_24_20.lc_trk_g1_7 <X> T_24_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (1279 332)  (1279 332)  routing T_24_20.lc_trk_g1_6 <X> T_24_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 332)  (1281 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 332)  (1282 332)  routing T_24_20.lc_trk_g1_6 <X> T_24_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 332)  (1284 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 332)  (1285 332)  routing T_24_20.lc_trk_g3_2 <X> T_24_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 332)  (1286 332)  routing T_24_20.lc_trk_g3_2 <X> T_24_20.wire_logic_cluster/lc_6/in_3
 (45 12)  (1297 332)  (1297 332)  LC_6 Logic Functioning bit
 (46 12)  (1298 332)  (1298 332)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (1302 332)  (1302 332)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (1256 333)  (1256 333)  routing T_24_20.sp4_h_l_43 <X> T_24_20.sp4_h_r_9
 (8 13)  (1260 333)  (1260 333)  routing T_24_20.sp4_h_l_41 <X> T_24_20.sp4_v_b_10
 (9 13)  (1261 333)  (1261 333)  routing T_24_20.sp4_h_l_41 <X> T_24_20.sp4_v_b_10
 (10 13)  (1262 333)  (1262 333)  routing T_24_20.sp4_h_l_41 <X> T_24_20.sp4_v_b_10
 (18 13)  (1270 333)  (1270 333)  routing T_24_20.sp4_h_r_41 <X> T_24_20.lc_trk_g3_1
 (22 13)  (1274 333)  (1274 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1275 333)  (1275 333)  routing T_24_20.sp4_h_l_15 <X> T_24_20.lc_trk_g3_2
 (24 13)  (1276 333)  (1276 333)  routing T_24_20.sp4_h_l_15 <X> T_24_20.lc_trk_g3_2
 (25 13)  (1277 333)  (1277 333)  routing T_24_20.sp4_h_l_15 <X> T_24_20.lc_trk_g3_2
 (26 13)  (1278 333)  (1278 333)  routing T_24_20.lc_trk_g1_7 <X> T_24_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (1279 333)  (1279 333)  routing T_24_20.lc_trk_g1_7 <X> T_24_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 333)  (1281 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 333)  (1282 333)  routing T_24_20.lc_trk_g1_6 <X> T_24_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (1283 333)  (1283 333)  routing T_24_20.lc_trk_g3_2 <X> T_24_20.wire_logic_cluster/lc_6/in_3
 (40 13)  (1292 333)  (1292 333)  LC_6 Logic Functioning bit
 (45 13)  (1297 333)  (1297 333)  LC_6 Logic Functioning bit
 (0 14)  (1252 334)  (1252 334)  routing T_24_20.glb_netwk_6 <X> T_24_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 334)  (1253 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (1273 334)  (1273 334)  routing T_24_20.bnl_op_7 <X> T_24_20.lc_trk_g3_7
 (22 14)  (1274 334)  (1274 334)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (1277 334)  (1277 334)  routing T_24_20.wire_logic_cluster/lc_6/out <X> T_24_20.lc_trk_g3_6
 (26 14)  (1278 334)  (1278 334)  routing T_24_20.lc_trk_g1_4 <X> T_24_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (1279 334)  (1279 334)  routing T_24_20.lc_trk_g1_1 <X> T_24_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 334)  (1281 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 334)  (1284 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 334)  (1286 334)  routing T_24_20.lc_trk_g1_3 <X> T_24_20.wire_logic_cluster/lc_7/in_3
 (0 15)  (1252 335)  (1252 335)  routing T_24_20.glb_netwk_6 <X> T_24_20.wire_logic_cluster/lc_7/s_r
 (21 15)  (1273 335)  (1273 335)  routing T_24_20.bnl_op_7 <X> T_24_20.lc_trk_g3_7
 (22 15)  (1274 335)  (1274 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (1279 335)  (1279 335)  routing T_24_20.lc_trk_g1_4 <X> T_24_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 335)  (1281 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1283 335)  (1283 335)  routing T_24_20.lc_trk_g1_3 <X> T_24_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (1284 335)  (1284 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (1286 335)  (1286 335)  routing T_24_20.lc_trk_g1_2 <X> T_24_20.input_2_7
 (35 15)  (1287 335)  (1287 335)  routing T_24_20.lc_trk_g1_2 <X> T_24_20.input_2_7
 (38 15)  (1290 335)  (1290 335)  LC_7 Logic Functioning bit
 (46 15)  (1298 335)  (1298 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_25_20

 (10 7)  (1316 327)  (1316 327)  routing T_25_20.sp4_h_l_46 <X> T_25_20.sp4_v_t_41
 (11 12)  (1317 332)  (1317 332)  routing T_25_20.sp4_h_l_40 <X> T_25_20.sp4_v_b_11
 (13 12)  (1319 332)  (1319 332)  routing T_25_20.sp4_h_l_40 <X> T_25_20.sp4_v_b_11
 (12 13)  (1318 333)  (1318 333)  routing T_25_20.sp4_h_l_40 <X> T_25_20.sp4_v_b_11
 (8 14)  (1314 334)  (1314 334)  routing T_25_20.sp4_v_t_47 <X> T_25_20.sp4_h_l_47
 (9 14)  (1315 334)  (1315 334)  routing T_25_20.sp4_v_t_47 <X> T_25_20.sp4_h_l_47


LogicTile_27_20

 (9 4)  (1411 324)  (1411 324)  routing T_27_20.sp4_h_l_36 <X> T_27_20.sp4_h_r_4
 (10 4)  (1412 324)  (1412 324)  routing T_27_20.sp4_h_l_36 <X> T_27_20.sp4_h_r_4
 (5 12)  (1407 332)  (1407 332)  routing T_27_20.sp4_h_l_43 <X> T_27_20.sp4_h_r_9
 (4 13)  (1406 333)  (1406 333)  routing T_27_20.sp4_h_l_43 <X> T_27_20.sp4_h_r_9


LogicTile_31_20

 (5 0)  (1623 320)  (1623 320)  routing T_31_20.sp4_h_l_44 <X> T_31_20.sp4_h_r_0
 (4 1)  (1622 321)  (1622 321)  routing T_31_20.sp4_h_l_44 <X> T_31_20.sp4_h_r_0
 (8 13)  (1626 333)  (1626 333)  routing T_31_20.sp4_h_l_41 <X> T_31_20.sp4_v_b_10
 (9 13)  (1627 333)  (1627 333)  routing T_31_20.sp4_h_l_41 <X> T_31_20.sp4_v_b_10
 (10 13)  (1628 333)  (1628 333)  routing T_31_20.sp4_h_l_41 <X> T_31_20.sp4_v_b_10


IO_Tile_33_20

 (13 7)  (1739 327)  (1739 327)  routing T_33_20.span4_horz_13 <X> T_33_20.span4_vert_b_2
 (14 7)  (1740 327)  (1740 327)  routing T_33_20.span4_horz_13 <X> T_33_20.span4_vert_b_2


IO_Tile_0_19

 (11 2)  (6 306)  (6 306)  routing T_0_19.span4_vert_b_1 <X> T_0_19.span4_vert_t_13


LogicTile_5_19

 (0 0)  (234 304)  (234 304)  Negative Clock bit

 (15 0)  (249 304)  (249 304)  routing T_5_19.bot_op_1 <X> T_5_19.lc_trk_g0_1
 (17 0)  (251 304)  (251 304)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (255 304)  (255 304)  routing T_5_19.wire_logic_cluster/lc_3/out <X> T_5_19.lc_trk_g0_3
 (22 0)  (256 304)  (256 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (259 304)  (259 304)  routing T_5_19.wire_logic_cluster/lc_2/out <X> T_5_19.lc_trk_g0_2
 (29 0)  (263 304)  (263 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 304)  (265 304)  routing T_5_19.lc_trk_g2_7 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 304)  (266 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 304)  (267 304)  routing T_5_19.lc_trk_g2_7 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 304)  (270 304)  LC_0 Logic Functioning bit
 (37 0)  (271 304)  (271 304)  LC_0 Logic Functioning bit
 (38 0)  (272 304)  (272 304)  LC_0 Logic Functioning bit
 (39 0)  (273 304)  (273 304)  LC_0 Logic Functioning bit
 (41 0)  (275 304)  (275 304)  LC_0 Logic Functioning bit
 (43 0)  (277 304)  (277 304)  LC_0 Logic Functioning bit
 (45 0)  (279 304)  (279 304)  LC_0 Logic Functioning bit
 (22 1)  (256 305)  (256 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (31 1)  (265 305)  (265 305)  routing T_5_19.lc_trk_g2_7 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (270 305)  (270 305)  LC_0 Logic Functioning bit
 (37 1)  (271 305)  (271 305)  LC_0 Logic Functioning bit
 (38 1)  (272 305)  (272 305)  LC_0 Logic Functioning bit
 (39 1)  (273 305)  (273 305)  LC_0 Logic Functioning bit
 (41 1)  (275 305)  (275 305)  LC_0 Logic Functioning bit
 (43 1)  (277 305)  (277 305)  LC_0 Logic Functioning bit
 (45 1)  (279 305)  (279 305)  LC_0 Logic Functioning bit
 (1 2)  (235 306)  (235 306)  routing T_5_19.glb_netwk_5 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (2 2)  (236 306)  (236 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (248 306)  (248 306)  routing T_5_19.wire_logic_cluster/lc_4/out <X> T_5_19.lc_trk_g0_4
 (32 2)  (266 306)  (266 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 306)  (267 306)  routing T_5_19.lc_trk_g2_0 <X> T_5_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (271 306)  (271 306)  LC_1 Logic Functioning bit
 (39 2)  (273 306)  (273 306)  LC_1 Logic Functioning bit
 (45 2)  (279 306)  (279 306)  LC_1 Logic Functioning bit
 (0 3)  (234 307)  (234 307)  routing T_5_19.glb_netwk_5 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (17 3)  (251 307)  (251 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (29 3)  (263 307)  (263 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (270 307)  (270 307)  LC_1 Logic Functioning bit
 (38 3)  (272 307)  (272 307)  LC_1 Logic Functioning bit
 (45 3)  (279 307)  (279 307)  LC_1 Logic Functioning bit
 (0 4)  (234 308)  (234 308)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_7/cen
 (1 4)  (235 308)  (235 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (29 4)  (263 308)  (263 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 308)  (266 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 308)  (267 308)  routing T_5_19.lc_trk_g2_1 <X> T_5_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 308)  (270 308)  LC_2 Logic Functioning bit
 (37 4)  (271 308)  (271 308)  LC_2 Logic Functioning bit
 (38 4)  (272 308)  (272 308)  LC_2 Logic Functioning bit
 (39 4)  (273 308)  (273 308)  LC_2 Logic Functioning bit
 (41 4)  (275 308)  (275 308)  LC_2 Logic Functioning bit
 (43 4)  (277 308)  (277 308)  LC_2 Logic Functioning bit
 (45 4)  (279 308)  (279 308)  LC_2 Logic Functioning bit
 (0 5)  (234 309)  (234 309)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_7/cen
 (1 5)  (235 309)  (235 309)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_7/cen
 (36 5)  (270 309)  (270 309)  LC_2 Logic Functioning bit
 (37 5)  (271 309)  (271 309)  LC_2 Logic Functioning bit
 (38 5)  (272 309)  (272 309)  LC_2 Logic Functioning bit
 (39 5)  (273 309)  (273 309)  LC_2 Logic Functioning bit
 (41 5)  (275 309)  (275 309)  LC_2 Logic Functioning bit
 (43 5)  (277 309)  (277 309)  LC_2 Logic Functioning bit
 (45 5)  (279 309)  (279 309)  LC_2 Logic Functioning bit
 (32 6)  (266 310)  (266 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (270 310)  (270 310)  LC_3 Logic Functioning bit
 (37 6)  (271 310)  (271 310)  LC_3 Logic Functioning bit
 (38 6)  (272 310)  (272 310)  LC_3 Logic Functioning bit
 (39 6)  (273 310)  (273 310)  LC_3 Logic Functioning bit
 (41 6)  (275 310)  (275 310)  LC_3 Logic Functioning bit
 (43 6)  (277 310)  (277 310)  LC_3 Logic Functioning bit
 (45 6)  (279 310)  (279 310)  LC_3 Logic Functioning bit
 (29 7)  (263 311)  (263 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 311)  (265 311)  routing T_5_19.lc_trk_g0_2 <X> T_5_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (270 311)  (270 311)  LC_3 Logic Functioning bit
 (37 7)  (271 311)  (271 311)  LC_3 Logic Functioning bit
 (38 7)  (272 311)  (272 311)  LC_3 Logic Functioning bit
 (39 7)  (273 311)  (273 311)  LC_3 Logic Functioning bit
 (40 7)  (274 311)  (274 311)  LC_3 Logic Functioning bit
 (42 7)  (276 311)  (276 311)  LC_3 Logic Functioning bit
 (45 7)  (279 311)  (279 311)  LC_3 Logic Functioning bit
 (14 8)  (248 312)  (248 312)  routing T_5_19.wire_logic_cluster/lc_0/out <X> T_5_19.lc_trk_g2_0
 (17 8)  (251 312)  (251 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (252 312)  (252 312)  routing T_5_19.wire_logic_cluster/lc_1/out <X> T_5_19.lc_trk_g2_1
 (29 8)  (263 312)  (263 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 312)  (266 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (271 312)  (271 312)  LC_4 Logic Functioning bit
 (39 8)  (273 312)  (273 312)  LC_4 Logic Functioning bit
 (45 8)  (279 312)  (279 312)  LC_4 Logic Functioning bit
 (17 9)  (251 313)  (251 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (31 9)  (265 313)  (265 313)  routing T_5_19.lc_trk_g0_3 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (37 9)  (271 313)  (271 313)  LC_4 Logic Functioning bit
 (39 9)  (273 313)  (273 313)  LC_4 Logic Functioning bit
 (45 9)  (279 313)  (279 313)  LC_4 Logic Functioning bit
 (17 10)  (251 314)  (251 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (252 314)  (252 314)  routing T_5_19.wire_logic_cluster/lc_5/out <X> T_5_19.lc_trk_g2_5
 (21 10)  (255 314)  (255 314)  routing T_5_19.wire_logic_cluster/lc_7/out <X> T_5_19.lc_trk_g2_7
 (22 10)  (256 314)  (256 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (31 10)  (265 314)  (265 314)  routing T_5_19.lc_trk_g0_4 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 314)  (266 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (271 314)  (271 314)  LC_5 Logic Functioning bit
 (39 10)  (273 314)  (273 314)  LC_5 Logic Functioning bit
 (45 10)  (279 314)  (279 314)  LC_5 Logic Functioning bit
 (29 11)  (263 315)  (263 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (270 315)  (270 315)  LC_5 Logic Functioning bit
 (38 11)  (272 315)  (272 315)  LC_5 Logic Functioning bit
 (45 11)  (279 315)  (279 315)  LC_5 Logic Functioning bit
 (22 12)  (256 316)  (256 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (257 316)  (257 316)  routing T_5_19.sp4_v_t_30 <X> T_5_19.lc_trk_g3_3
 (24 12)  (258 316)  (258 316)  routing T_5_19.sp4_v_t_30 <X> T_5_19.lc_trk_g3_3
 (29 12)  (263 316)  (263 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 316)  (265 316)  routing T_5_19.lc_trk_g2_5 <X> T_5_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 316)  (266 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 316)  (267 316)  routing T_5_19.lc_trk_g2_5 <X> T_5_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 316)  (270 316)  LC_6 Logic Functioning bit
 (37 12)  (271 316)  (271 316)  LC_6 Logic Functioning bit
 (38 12)  (272 316)  (272 316)  LC_6 Logic Functioning bit
 (39 12)  (273 316)  (273 316)  LC_6 Logic Functioning bit
 (41 12)  (275 316)  (275 316)  LC_6 Logic Functioning bit
 (43 12)  (277 316)  (277 316)  LC_6 Logic Functioning bit
 (45 12)  (279 316)  (279 316)  LC_6 Logic Functioning bit
 (51 12)  (285 316)  (285 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (36 13)  (270 317)  (270 317)  LC_6 Logic Functioning bit
 (37 13)  (271 317)  (271 317)  LC_6 Logic Functioning bit
 (38 13)  (272 317)  (272 317)  LC_6 Logic Functioning bit
 (39 13)  (273 317)  (273 317)  LC_6 Logic Functioning bit
 (41 13)  (275 317)  (275 317)  LC_6 Logic Functioning bit
 (43 13)  (277 317)  (277 317)  LC_6 Logic Functioning bit
 (45 13)  (279 317)  (279 317)  LC_6 Logic Functioning bit
 (0 14)  (234 318)  (234 318)  routing T_5_19.glb_netwk_4 <X> T_5_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 318)  (235 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (36 14)  (270 318)  (270 318)  LC_7 Logic Functioning bit
 (38 14)  (272 318)  (272 318)  LC_7 Logic Functioning bit
 (41 14)  (275 318)  (275 318)  LC_7 Logic Functioning bit
 (43 14)  (277 318)  (277 318)  LC_7 Logic Functioning bit
 (45 14)  (279 318)  (279 318)  LC_7 Logic Functioning bit
 (29 15)  (263 319)  (263 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (271 319)  (271 319)  LC_7 Logic Functioning bit
 (39 15)  (273 319)  (273 319)  LC_7 Logic Functioning bit
 (40 15)  (274 319)  (274 319)  LC_7 Logic Functioning bit
 (42 15)  (276 319)  (276 319)  LC_7 Logic Functioning bit
 (45 15)  (279 319)  (279 319)  LC_7 Logic Functioning bit


LogicTile_6_19

 (26 0)  (314 304)  (314 304)  routing T_6_19.lc_trk_g0_4 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 304)  (315 304)  routing T_6_19.lc_trk_g3_0 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 304)  (316 304)  routing T_6_19.lc_trk_g3_0 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 304)  (317 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 304)  (320 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (325 304)  (325 304)  LC_0 Logic Functioning bit
 (39 0)  (327 304)  (327 304)  LC_0 Logic Functioning bit
 (44 0)  (332 304)  (332 304)  LC_0 Logic Functioning bit
 (45 0)  (333 304)  (333 304)  LC_0 Logic Functioning bit
 (29 1)  (317 305)  (317 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (41 1)  (329 305)  (329 305)  LC_0 Logic Functioning bit
 (43 1)  (331 305)  (331 305)  LC_0 Logic Functioning bit
 (45 1)  (333 305)  (333 305)  LC_0 Logic Functioning bit
 (50 1)  (338 305)  (338 305)  Carry_In_Mux bit 

 (1 2)  (289 306)  (289 306)  routing T_6_19.glb_netwk_5 <X> T_6_19.wire_logic_cluster/lc_7/clk
 (2 2)  (290 306)  (290 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (26 2)  (314 306)  (314 306)  routing T_6_19.lc_trk_g1_4 <X> T_6_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (315 306)  (315 306)  routing T_6_19.lc_trk_g3_1 <X> T_6_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 306)  (316 306)  routing T_6_19.lc_trk_g3_1 <X> T_6_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 306)  (317 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 306)  (320 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (325 306)  (325 306)  LC_1 Logic Functioning bit
 (39 2)  (327 306)  (327 306)  LC_1 Logic Functioning bit
 (44 2)  (332 306)  (332 306)  LC_1 Logic Functioning bit
 (45 2)  (333 306)  (333 306)  LC_1 Logic Functioning bit
 (0 3)  (288 307)  (288 307)  routing T_6_19.glb_netwk_5 <X> T_6_19.wire_logic_cluster/lc_7/clk
 (14 3)  (302 307)  (302 307)  routing T_6_19.top_op_4 <X> T_6_19.lc_trk_g0_4
 (15 3)  (303 307)  (303 307)  routing T_6_19.top_op_4 <X> T_6_19.lc_trk_g0_4
 (17 3)  (305 307)  (305 307)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (27 3)  (315 307)  (315 307)  routing T_6_19.lc_trk_g1_4 <X> T_6_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 307)  (317 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (41 3)  (329 307)  (329 307)  LC_1 Logic Functioning bit
 (43 3)  (331 307)  (331 307)  LC_1 Logic Functioning bit
 (45 3)  (333 307)  (333 307)  LC_1 Logic Functioning bit
 (21 4)  (309 308)  (309 308)  routing T_6_19.wire_logic_cluster/lc_3/out <X> T_6_19.lc_trk_g1_3
 (22 4)  (310 308)  (310 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (313 308)  (313 308)  routing T_6_19.wire_logic_cluster/lc_2/out <X> T_6_19.lc_trk_g1_2
 (26 4)  (314 308)  (314 308)  routing T_6_19.lc_trk_g0_4 <X> T_6_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 308)  (315 308)  routing T_6_19.lc_trk_g1_2 <X> T_6_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 308)  (317 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 308)  (320 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (325 308)  (325 308)  LC_2 Logic Functioning bit
 (39 4)  (327 308)  (327 308)  LC_2 Logic Functioning bit
 (44 4)  (332 308)  (332 308)  LC_2 Logic Functioning bit
 (45 4)  (333 308)  (333 308)  LC_2 Logic Functioning bit
 (22 5)  (310 309)  (310 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (317 309)  (317 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 309)  (318 309)  routing T_6_19.lc_trk_g1_2 <X> T_6_19.wire_logic_cluster/lc_2/in_1
 (41 5)  (329 309)  (329 309)  LC_2 Logic Functioning bit
 (43 5)  (331 309)  (331 309)  LC_2 Logic Functioning bit
 (45 5)  (333 309)  (333 309)  LC_2 Logic Functioning bit
 (26 6)  (314 310)  (314 310)  routing T_6_19.lc_trk_g1_4 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (315 310)  (315 310)  routing T_6_19.lc_trk_g1_3 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 310)  (317 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 310)  (320 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (325 310)  (325 310)  LC_3 Logic Functioning bit
 (39 6)  (327 310)  (327 310)  LC_3 Logic Functioning bit
 (44 6)  (332 310)  (332 310)  LC_3 Logic Functioning bit
 (45 6)  (333 310)  (333 310)  LC_3 Logic Functioning bit
 (14 7)  (302 311)  (302 311)  routing T_6_19.top_op_4 <X> T_6_19.lc_trk_g1_4
 (15 7)  (303 311)  (303 311)  routing T_6_19.top_op_4 <X> T_6_19.lc_trk_g1_4
 (17 7)  (305 311)  (305 311)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (315 311)  (315 311)  routing T_6_19.lc_trk_g1_4 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 311)  (317 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 311)  (318 311)  routing T_6_19.lc_trk_g1_3 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (41 7)  (329 311)  (329 311)  LC_3 Logic Functioning bit
 (43 7)  (331 311)  (331 311)  LC_3 Logic Functioning bit
 (45 7)  (333 311)  (333 311)  LC_3 Logic Functioning bit
 (26 8)  (314 312)  (314 312)  routing T_6_19.lc_trk_g0_4 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 312)  (315 312)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 312)  (316 312)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 312)  (317 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 312)  (318 312)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 312)  (320 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (325 312)  (325 312)  LC_4 Logic Functioning bit
 (39 8)  (327 312)  (327 312)  LC_4 Logic Functioning bit
 (45 8)  (333 312)  (333 312)  LC_4 Logic Functioning bit
 (29 9)  (317 313)  (317 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (41 9)  (329 313)  (329 313)  LC_4 Logic Functioning bit
 (43 9)  (331 313)  (331 313)  LC_4 Logic Functioning bit
 (45 9)  (333 313)  (333 313)  LC_4 Logic Functioning bit
 (14 12)  (302 316)  (302 316)  routing T_6_19.wire_logic_cluster/lc_0/out <X> T_6_19.lc_trk_g3_0
 (17 12)  (305 316)  (305 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 316)  (306 316)  routing T_6_19.wire_logic_cluster/lc_1/out <X> T_6_19.lc_trk_g3_1
 (17 13)  (305 317)  (305 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (288 318)  (288 318)  routing T_6_19.glb_netwk_4 <X> T_6_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 318)  (289 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (302 318)  (302 318)  routing T_6_19.wire_logic_cluster/lc_4/out <X> T_6_19.lc_trk_g3_4
 (17 15)  (305 319)  (305 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_7_19

 (0 0)  (342 304)  (342 304)  Negative Clock bit

 (15 0)  (357 304)  (357 304)  routing T_7_19.lft_op_1 <X> T_7_19.lc_trk_g0_1
 (17 0)  (359 304)  (359 304)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (360 304)  (360 304)  routing T_7_19.lft_op_1 <X> T_7_19.lc_trk_g0_1
 (21 0)  (363 304)  (363 304)  routing T_7_19.wire_logic_cluster/lc_3/out <X> T_7_19.lc_trk_g0_3
 (22 0)  (364 304)  (364 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (367 304)  (367 304)  routing T_7_19.lft_op_2 <X> T_7_19.lc_trk_g0_2
 (26 0)  (368 304)  (368 304)  routing T_7_19.lc_trk_g0_4 <X> T_7_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (371 304)  (371 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 304)  (374 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 304)  (376 304)  routing T_7_19.lc_trk_g1_0 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 304)  (378 304)  LC_0 Logic Functioning bit
 (14 1)  (356 305)  (356 305)  routing T_7_19.sp4_h_r_0 <X> T_7_19.lc_trk_g0_0
 (15 1)  (357 305)  (357 305)  routing T_7_19.sp4_h_r_0 <X> T_7_19.lc_trk_g0_0
 (16 1)  (358 305)  (358 305)  routing T_7_19.sp4_h_r_0 <X> T_7_19.lc_trk_g0_0
 (17 1)  (359 305)  (359 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (364 305)  (364 305)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (366 305)  (366 305)  routing T_7_19.lft_op_2 <X> T_7_19.lc_trk_g0_2
 (29 1)  (371 305)  (371 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (374 305)  (374 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (375 305)  (375 305)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.input_2_0
 (34 1)  (376 305)  (376 305)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.input_2_0
 (48 1)  (390 305)  (390 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (343 306)  (343 306)  routing T_7_19.glb_netwk_5 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (2 2)  (344 306)  (344 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (356 306)  (356 306)  routing T_7_19.lft_op_4 <X> T_7_19.lc_trk_g0_4
 (22 2)  (364 306)  (364 306)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (366 306)  (366 306)  routing T_7_19.top_op_7 <X> T_7_19.lc_trk_g0_7
 (27 2)  (369 306)  (369 306)  routing T_7_19.lc_trk_g1_3 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 306)  (371 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 306)  (374 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (379 306)  (379 306)  LC_1 Logic Functioning bit
 (39 2)  (381 306)  (381 306)  LC_1 Logic Functioning bit
 (0 3)  (342 307)  (342 307)  routing T_7_19.glb_netwk_5 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (15 3)  (357 307)  (357 307)  routing T_7_19.lft_op_4 <X> T_7_19.lc_trk_g0_4
 (17 3)  (359 307)  (359 307)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (363 307)  (363 307)  routing T_7_19.top_op_7 <X> T_7_19.lc_trk_g0_7
 (30 3)  (372 307)  (372 307)  routing T_7_19.lc_trk_g1_3 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 307)  (373 307)  routing T_7_19.lc_trk_g0_2 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (37 3)  (379 307)  (379 307)  LC_1 Logic Functioning bit
 (39 3)  (381 307)  (381 307)  LC_1 Logic Functioning bit
 (14 4)  (356 308)  (356 308)  routing T_7_19.lft_op_0 <X> T_7_19.lc_trk_g1_0
 (21 4)  (363 308)  (363 308)  routing T_7_19.lft_op_3 <X> T_7_19.lc_trk_g1_3
 (22 4)  (364 308)  (364 308)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (366 308)  (366 308)  routing T_7_19.lft_op_3 <X> T_7_19.lc_trk_g1_3
 (27 4)  (369 308)  (369 308)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 308)  (370 308)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 308)  (371 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 308)  (372 308)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 308)  (374 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 308)  (375 308)  routing T_7_19.lc_trk_g2_1 <X> T_7_19.wire_logic_cluster/lc_2/in_3
 (39 4)  (381 308)  (381 308)  LC_2 Logic Functioning bit
 (15 5)  (357 309)  (357 309)  routing T_7_19.lft_op_0 <X> T_7_19.lc_trk_g1_0
 (17 5)  (359 309)  (359 309)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (368 309)  (368 309)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 309)  (369 309)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 309)  (370 309)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 309)  (371 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (374 309)  (374 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (28 6)  (370 310)  (370 310)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 310)  (371 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 310)  (372 310)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 310)  (373 310)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 310)  (374 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 310)  (375 310)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 310)  (376 310)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (38 6)  (380 310)  (380 310)  LC_3 Logic Functioning bit
 (41 6)  (383 310)  (383 310)  LC_3 Logic Functioning bit
 (43 6)  (385 310)  (385 310)  LC_3 Logic Functioning bit
 (45 6)  (387 310)  (387 310)  LC_3 Logic Functioning bit
 (50 6)  (392 310)  (392 310)  Cascade bit: LH_LC03_inmux02_5

 (30 7)  (372 311)  (372 311)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (38 7)  (380 311)  (380 311)  LC_3 Logic Functioning bit
 (41 7)  (383 311)  (383 311)  LC_3 Logic Functioning bit
 (43 7)  (385 311)  (385 311)  LC_3 Logic Functioning bit
 (45 7)  (387 311)  (387 311)  LC_3 Logic Functioning bit
 (15 8)  (357 312)  (357 312)  routing T_7_19.sp4_h_r_33 <X> T_7_19.lc_trk_g2_1
 (16 8)  (358 312)  (358 312)  routing T_7_19.sp4_h_r_33 <X> T_7_19.lc_trk_g2_1
 (17 8)  (359 312)  (359 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (360 312)  (360 312)  routing T_7_19.sp4_h_r_33 <X> T_7_19.lc_trk_g2_1
 (26 8)  (368 312)  (368 312)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_4/in_0
 (32 8)  (374 312)  (374 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 312)  (375 312)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 312)  (376 312)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 312)  (377 312)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.input_2_4
 (36 8)  (378 312)  (378 312)  LC_4 Logic Functioning bit
 (45 8)  (387 312)  (387 312)  LC_4 Logic Functioning bit
 (46 8)  (388 312)  (388 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (393 312)  (393 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (369 313)  (369 313)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 313)  (370 313)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 313)  (371 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 313)  (373 313)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (374 313)  (374 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (375 313)  (375 313)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.input_2_4
 (35 9)  (377 313)  (377 313)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.input_2_4
 (37 9)  (379 313)  (379 313)  LC_4 Logic Functioning bit
 (45 9)  (387 313)  (387 313)  LC_4 Logic Functioning bit
 (46 9)  (388 313)  (388 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (25 10)  (367 314)  (367 314)  routing T_7_19.wire_logic_cluster/lc_6/out <X> T_7_19.lc_trk_g2_6
 (36 10)  (378 314)  (378 314)  LC_5 Logic Functioning bit
 (38 10)  (380 314)  (380 314)  LC_5 Logic Functioning bit
 (41 10)  (383 314)  (383 314)  LC_5 Logic Functioning bit
 (43 10)  (385 314)  (385 314)  LC_5 Logic Functioning bit
 (45 10)  (387 314)  (387 314)  LC_5 Logic Functioning bit
 (22 11)  (364 315)  (364 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (368 315)  (368 315)  routing T_7_19.lc_trk_g0_3 <X> T_7_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 315)  (371 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (37 11)  (379 315)  (379 315)  LC_5 Logic Functioning bit
 (39 11)  (381 315)  (381 315)  LC_5 Logic Functioning bit
 (40 11)  (382 315)  (382 315)  LC_5 Logic Functioning bit
 (42 11)  (384 315)  (384 315)  LC_5 Logic Functioning bit
 (45 11)  (387 315)  (387 315)  LC_5 Logic Functioning bit
 (9 12)  (351 316)  (351 316)  routing T_7_19.sp4_v_t_47 <X> T_7_19.sp4_h_r_10
 (17 12)  (359 316)  (359 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 316)  (360 316)  routing T_7_19.wire_logic_cluster/lc_1/out <X> T_7_19.lc_trk_g3_1
 (22 12)  (364 316)  (364 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (365 316)  (365 316)  routing T_7_19.sp4_v_t_30 <X> T_7_19.lc_trk_g3_3
 (24 12)  (366 316)  (366 316)  routing T_7_19.sp4_v_t_30 <X> T_7_19.lc_trk_g3_3
 (25 12)  (367 316)  (367 316)  routing T_7_19.wire_logic_cluster/lc_2/out <X> T_7_19.lc_trk_g3_2
 (31 12)  (373 316)  (373 316)  routing T_7_19.lc_trk_g0_7 <X> T_7_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 316)  (374 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (378 316)  (378 316)  LC_6 Logic Functioning bit
 (37 12)  (379 316)  (379 316)  LC_6 Logic Functioning bit
 (38 12)  (380 316)  (380 316)  LC_6 Logic Functioning bit
 (39 12)  (381 316)  (381 316)  LC_6 Logic Functioning bit
 (45 12)  (387 316)  (387 316)  LC_6 Logic Functioning bit
 (22 13)  (364 317)  (364 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (373 317)  (373 317)  routing T_7_19.lc_trk_g0_7 <X> T_7_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 317)  (378 317)  LC_6 Logic Functioning bit
 (37 13)  (379 317)  (379 317)  LC_6 Logic Functioning bit
 (38 13)  (380 317)  (380 317)  LC_6 Logic Functioning bit
 (39 13)  (381 317)  (381 317)  LC_6 Logic Functioning bit
 (45 13)  (387 317)  (387 317)  LC_6 Logic Functioning bit
 (0 14)  (342 318)  (342 318)  routing T_7_19.glb_netwk_4 <X> T_7_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 318)  (343 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (357 318)  (357 318)  routing T_7_19.sp4_v_t_32 <X> T_7_19.lc_trk_g3_5
 (16 14)  (358 318)  (358 318)  routing T_7_19.sp4_v_t_32 <X> T_7_19.lc_trk_g3_5
 (17 14)  (359 318)  (359 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (14 15)  (356 319)  (356 319)  routing T_7_19.sp4_h_l_17 <X> T_7_19.lc_trk_g3_4
 (15 15)  (357 319)  (357 319)  routing T_7_19.sp4_h_l_17 <X> T_7_19.lc_trk_g3_4
 (16 15)  (358 319)  (358 319)  routing T_7_19.sp4_h_l_17 <X> T_7_19.lc_trk_g3_4
 (17 15)  (359 319)  (359 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_9_19

 (22 0)  (460 304)  (460 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (462 304)  (462 304)  routing T_9_19.bot_op_3 <X> T_9_19.lc_trk_g0_3
 (29 0)  (467 304)  (467 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 304)  (468 304)  routing T_9_19.lc_trk_g0_5 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (44 0)  (482 304)  (482 304)  LC_0 Logic Functioning bit
 (22 1)  (460 305)  (460 305)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (462 305)  (462 305)  routing T_9_19.bot_op_2 <X> T_9_19.lc_trk_g0_2
 (50 1)  (488 305)  (488 305)  Carry_In_Mux bit 

 (1 2)  (439 306)  (439 306)  routing T_9_19.glb_netwk_5 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (2 2)  (440 306)  (440 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (453 306)  (453 306)  routing T_9_19.bot_op_5 <X> T_9_19.lc_trk_g0_5
 (17 2)  (455 306)  (455 306)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (29 2)  (467 306)  (467 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 306)  (470 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 306)  (474 306)  LC_1 Logic Functioning bit
 (37 2)  (475 306)  (475 306)  LC_1 Logic Functioning bit
 (38 2)  (476 306)  (476 306)  LC_1 Logic Functioning bit
 (39 2)  (477 306)  (477 306)  LC_1 Logic Functioning bit
 (44 2)  (482 306)  (482 306)  LC_1 Logic Functioning bit
 (0 3)  (438 307)  (438 307)  routing T_9_19.glb_netwk_5 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (15 3)  (453 307)  (453 307)  routing T_9_19.bot_op_4 <X> T_9_19.lc_trk_g0_4
 (17 3)  (455 307)  (455 307)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (460 307)  (460 307)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (462 307)  (462 307)  routing T_9_19.top_op_6 <X> T_9_19.lc_trk_g0_6
 (25 3)  (463 307)  (463 307)  routing T_9_19.top_op_6 <X> T_9_19.lc_trk_g0_6
 (30 3)  (468 307)  (468 307)  routing T_9_19.lc_trk_g0_2 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (36 3)  (474 307)  (474 307)  LC_1 Logic Functioning bit
 (37 3)  (475 307)  (475 307)  LC_1 Logic Functioning bit
 (38 3)  (476 307)  (476 307)  LC_1 Logic Functioning bit
 (39 3)  (477 307)  (477 307)  LC_1 Logic Functioning bit
 (5 4)  (443 308)  (443 308)  routing T_9_19.sp4_h_l_37 <X> T_9_19.sp4_h_r_3
 (29 4)  (467 308)  (467 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 308)  (470 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 308)  (474 308)  LC_2 Logic Functioning bit
 (37 4)  (475 308)  (475 308)  LC_2 Logic Functioning bit
 (38 4)  (476 308)  (476 308)  LC_2 Logic Functioning bit
 (39 4)  (477 308)  (477 308)  LC_2 Logic Functioning bit
 (44 4)  (482 308)  (482 308)  LC_2 Logic Functioning bit
 (4 5)  (442 309)  (442 309)  routing T_9_19.sp4_h_l_37 <X> T_9_19.sp4_h_r_3
 (12 5)  (450 309)  (450 309)  routing T_9_19.sp4_h_r_5 <X> T_9_19.sp4_v_b_5
 (30 5)  (468 309)  (468 309)  routing T_9_19.lc_trk_g0_3 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (474 309)  (474 309)  LC_2 Logic Functioning bit
 (37 5)  (475 309)  (475 309)  LC_2 Logic Functioning bit
 (38 5)  (476 309)  (476 309)  LC_2 Logic Functioning bit
 (39 5)  (477 309)  (477 309)  LC_2 Logic Functioning bit
 (10 6)  (448 310)  (448 310)  routing T_9_19.sp4_v_b_11 <X> T_9_19.sp4_h_l_41
 (11 6)  (449 310)  (449 310)  routing T_9_19.sp4_h_l_37 <X> T_9_19.sp4_v_t_40
 (14 6)  (452 310)  (452 310)  routing T_9_19.wire_logic_cluster/lc_4/out <X> T_9_19.lc_trk_g1_4
 (29 6)  (467 310)  (467 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 310)  (468 310)  routing T_9_19.lc_trk_g0_4 <X> T_9_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 310)  (470 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 310)  (474 310)  LC_3 Logic Functioning bit
 (37 6)  (475 310)  (475 310)  LC_3 Logic Functioning bit
 (38 6)  (476 310)  (476 310)  LC_3 Logic Functioning bit
 (39 6)  (477 310)  (477 310)  LC_3 Logic Functioning bit
 (44 6)  (482 310)  (482 310)  LC_3 Logic Functioning bit
 (17 7)  (455 311)  (455 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (36 7)  (474 311)  (474 311)  LC_3 Logic Functioning bit
 (37 7)  (475 311)  (475 311)  LC_3 Logic Functioning bit
 (38 7)  (476 311)  (476 311)  LC_3 Logic Functioning bit
 (39 7)  (477 311)  (477 311)  LC_3 Logic Functioning bit
 (26 8)  (464 312)  (464 312)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 312)  (465 312)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 312)  (467 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 312)  (468 312)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 312)  (470 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (473 312)  (473 312)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.input_2_4
 (36 8)  (474 312)  (474 312)  LC_4 Logic Functioning bit
 (39 8)  (477 312)  (477 312)  LC_4 Logic Functioning bit
 (43 8)  (481 312)  (481 312)  LC_4 Logic Functioning bit
 (45 8)  (483 312)  (483 312)  LC_4 Logic Functioning bit
 (46 8)  (484 312)  (484 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (27 9)  (465 313)  (465 313)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 313)  (466 313)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 313)  (467 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (470 313)  (470 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (473 313)  (473 313)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.input_2_4
 (36 9)  (474 313)  (474 313)  LC_4 Logic Functioning bit
 (41 9)  (479 313)  (479 313)  LC_4 Logic Functioning bit
 (43 9)  (481 313)  (481 313)  LC_4 Logic Functioning bit
 (45 9)  (483 313)  (483 313)  LC_4 Logic Functioning bit
 (0 14)  (438 318)  (438 318)  routing T_9_19.glb_netwk_4 <X> T_9_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 318)  (439 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (443 318)  (443 318)  routing T_9_19.sp4_v_b_9 <X> T_9_19.sp4_h_l_44
 (15 14)  (453 318)  (453 318)  routing T_9_19.rgt_op_5 <X> T_9_19.lc_trk_g3_5
 (17 14)  (455 318)  (455 318)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (456 318)  (456 318)  routing T_9_19.rgt_op_5 <X> T_9_19.lc_trk_g3_5


LogicTile_10_19

 (15 1)  (507 305)  (507 305)  routing T_10_19.sp4_v_t_5 <X> T_10_19.lc_trk_g0_0
 (16 1)  (508 305)  (508 305)  routing T_10_19.sp4_v_t_5 <X> T_10_19.lc_trk_g0_0
 (17 1)  (509 305)  (509 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 2)  (513 306)  (513 306)  routing T_10_19.sp4_h_l_10 <X> T_10_19.lc_trk_g0_7
 (22 2)  (514 306)  (514 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (515 306)  (515 306)  routing T_10_19.sp4_h_l_10 <X> T_10_19.lc_trk_g0_7
 (24 2)  (516 306)  (516 306)  routing T_10_19.sp4_h_l_10 <X> T_10_19.lc_trk_g0_7
 (21 3)  (513 307)  (513 307)  routing T_10_19.sp4_h_l_10 <X> T_10_19.lc_trk_g0_7
 (15 10)  (507 314)  (507 314)  routing T_10_19.sp4_h_r_45 <X> T_10_19.lc_trk_g2_5
 (16 10)  (508 314)  (508 314)  routing T_10_19.sp4_h_r_45 <X> T_10_19.lc_trk_g2_5
 (17 10)  (509 314)  (509 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (510 314)  (510 314)  routing T_10_19.sp4_h_r_45 <X> T_10_19.lc_trk_g2_5
 (26 10)  (518 314)  (518 314)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 314)  (521 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 314)  (523 314)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 314)  (524 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 314)  (525 314)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 314)  (526 314)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 314)  (527 314)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.input_2_5
 (36 10)  (528 314)  (528 314)  LC_5 Logic Functioning bit
 (37 10)  (529 314)  (529 314)  LC_5 Logic Functioning bit
 (38 10)  (530 314)  (530 314)  LC_5 Logic Functioning bit
 (39 10)  (531 314)  (531 314)  LC_5 Logic Functioning bit
 (41 10)  (533 314)  (533 314)  LC_5 Logic Functioning bit
 (42 10)  (534 314)  (534 314)  LC_5 Logic Functioning bit
 (43 10)  (535 314)  (535 314)  LC_5 Logic Functioning bit
 (18 11)  (510 315)  (510 315)  routing T_10_19.sp4_h_r_45 <X> T_10_19.lc_trk_g2_5
 (28 11)  (520 315)  (520 315)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 315)  (521 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 315)  (523 315)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 315)  (524 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (527 315)  (527 315)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.input_2_5
 (36 11)  (528 315)  (528 315)  LC_5 Logic Functioning bit
 (37 11)  (529 315)  (529 315)  LC_5 Logic Functioning bit
 (38 11)  (530 315)  (530 315)  LC_5 Logic Functioning bit
 (39 11)  (531 315)  (531 315)  LC_5 Logic Functioning bit
 (40 11)  (532 315)  (532 315)  LC_5 Logic Functioning bit
 (41 11)  (533 315)  (533 315)  LC_5 Logic Functioning bit
 (42 11)  (534 315)  (534 315)  LC_5 Logic Functioning bit
 (43 11)  (535 315)  (535 315)  LC_5 Logic Functioning bit
 (11 12)  (503 316)  (503 316)  routing T_10_19.sp4_h_r_6 <X> T_10_19.sp4_v_b_11
 (21 14)  (513 318)  (513 318)  routing T_10_19.sp4_h_l_34 <X> T_10_19.lc_trk_g3_7
 (22 14)  (514 318)  (514 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (515 318)  (515 318)  routing T_10_19.sp4_h_l_34 <X> T_10_19.lc_trk_g3_7
 (24 14)  (516 318)  (516 318)  routing T_10_19.sp4_h_l_34 <X> T_10_19.lc_trk_g3_7
 (21 15)  (513 319)  (513 319)  routing T_10_19.sp4_h_l_34 <X> T_10_19.lc_trk_g3_7


LogicTile_11_19

 (26 0)  (572 304)  (572 304)  routing T_11_19.lc_trk_g2_4 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 304)  (573 304)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 304)  (574 304)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (583 304)  (583 304)  LC_0 Logic Functioning bit
 (39 0)  (585 304)  (585 304)  LC_0 Logic Functioning bit
 (44 0)  (590 304)  (590 304)  LC_0 Logic Functioning bit
 (45 0)  (591 304)  (591 304)  LC_0 Logic Functioning bit
 (28 1)  (574 305)  (574 305)  routing T_11_19.lc_trk_g2_4 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (41 1)  (587 305)  (587 305)  LC_0 Logic Functioning bit
 (43 1)  (589 305)  (589 305)  LC_0 Logic Functioning bit
 (45 1)  (591 305)  (591 305)  LC_0 Logic Functioning bit
 (50 1)  (596 305)  (596 305)  Carry_In_Mux bit 

 (1 2)  (547 306)  (547 306)  routing T_11_19.glb_netwk_5 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (560 306)  (560 306)  routing T_11_19.wire_logic_cluster/lc_4/out <X> T_11_19.lc_trk_g0_4
 (26 2)  (572 306)  (572 306)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 306)  (573 306)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 306)  (574 306)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 306)  (575 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (583 306)  (583 306)  LC_1 Logic Functioning bit
 (39 2)  (585 306)  (585 306)  LC_1 Logic Functioning bit
 (44 2)  (590 306)  (590 306)  LC_1 Logic Functioning bit
 (45 2)  (591 306)  (591 306)  LC_1 Logic Functioning bit
 (0 3)  (546 307)  (546 307)  routing T_11_19.glb_netwk_5 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (17 3)  (563 307)  (563 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (573 307)  (573 307)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 307)  (574 307)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 307)  (575 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (41 3)  (587 307)  (587 307)  LC_1 Logic Functioning bit
 (43 3)  (589 307)  (589 307)  LC_1 Logic Functioning bit
 (45 3)  (591 307)  (591 307)  LC_1 Logic Functioning bit
 (8 4)  (554 308)  (554 308)  routing T_11_19.sp4_v_b_10 <X> T_11_19.sp4_h_r_4
 (9 4)  (555 308)  (555 308)  routing T_11_19.sp4_v_b_10 <X> T_11_19.sp4_h_r_4
 (10 4)  (556 308)  (556 308)  routing T_11_19.sp4_v_b_10 <X> T_11_19.sp4_h_r_4
 (21 4)  (567 308)  (567 308)  routing T_11_19.wire_logic_cluster/lc_3/out <X> T_11_19.lc_trk_g1_3
 (22 4)  (568 308)  (568 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (571 308)  (571 308)  routing T_11_19.wire_logic_cluster/lc_2/out <X> T_11_19.lc_trk_g1_2
 (26 4)  (572 308)  (572 308)  routing T_11_19.lc_trk_g2_4 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 308)  (573 308)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 308)  (575 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 308)  (578 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (583 308)  (583 308)  LC_2 Logic Functioning bit
 (39 4)  (585 308)  (585 308)  LC_2 Logic Functioning bit
 (44 4)  (590 308)  (590 308)  LC_2 Logic Functioning bit
 (45 4)  (591 308)  (591 308)  LC_2 Logic Functioning bit
 (22 5)  (568 309)  (568 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (574 309)  (574 309)  routing T_11_19.lc_trk_g2_4 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 309)  (575 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 309)  (576 309)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (41 5)  (587 309)  (587 309)  LC_2 Logic Functioning bit
 (43 5)  (589 309)  (589 309)  LC_2 Logic Functioning bit
 (45 5)  (591 309)  (591 309)  LC_2 Logic Functioning bit
 (26 6)  (572 310)  (572 310)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 310)  (573 310)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 310)  (575 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 310)  (578 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (583 310)  (583 310)  LC_3 Logic Functioning bit
 (39 6)  (585 310)  (585 310)  LC_3 Logic Functioning bit
 (44 6)  (590 310)  (590 310)  LC_3 Logic Functioning bit
 (45 6)  (591 310)  (591 310)  LC_3 Logic Functioning bit
 (27 7)  (573 311)  (573 311)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 311)  (574 311)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 311)  (575 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 311)  (576 311)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (41 7)  (587 311)  (587 311)  LC_3 Logic Functioning bit
 (43 7)  (589 311)  (589 311)  LC_3 Logic Functioning bit
 (45 7)  (591 311)  (591 311)  LC_3 Logic Functioning bit
 (26 8)  (572 312)  (572 312)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 312)  (573 312)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 312)  (574 312)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 312)  (575 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 312)  (576 312)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (583 312)  (583 312)  LC_4 Logic Functioning bit
 (39 8)  (585 312)  (585 312)  LC_4 Logic Functioning bit
 (45 8)  (591 312)  (591 312)  LC_4 Logic Functioning bit
 (29 9)  (575 313)  (575 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (40 9)  (586 313)  (586 313)  LC_4 Logic Functioning bit
 (42 9)  (588 313)  (588 313)  LC_4 Logic Functioning bit
 (45 9)  (591 313)  (591 313)  LC_4 Logic Functioning bit
 (14 10)  (560 314)  (560 314)  routing T_11_19.sp4_h_r_44 <X> T_11_19.lc_trk_g2_4
 (14 11)  (560 315)  (560 315)  routing T_11_19.sp4_h_r_44 <X> T_11_19.lc_trk_g2_4
 (15 11)  (561 315)  (561 315)  routing T_11_19.sp4_h_r_44 <X> T_11_19.lc_trk_g2_4
 (16 11)  (562 315)  (562 315)  routing T_11_19.sp4_h_r_44 <X> T_11_19.lc_trk_g2_4
 (17 11)  (563 315)  (563 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (8 12)  (554 316)  (554 316)  routing T_11_19.sp4_v_b_4 <X> T_11_19.sp4_h_r_10
 (9 12)  (555 316)  (555 316)  routing T_11_19.sp4_v_b_4 <X> T_11_19.sp4_h_r_10
 (10 12)  (556 316)  (556 316)  routing T_11_19.sp4_v_b_4 <X> T_11_19.sp4_h_r_10
 (14 12)  (560 316)  (560 316)  routing T_11_19.wire_logic_cluster/lc_0/out <X> T_11_19.lc_trk_g3_0
 (17 12)  (563 316)  (563 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 316)  (564 316)  routing T_11_19.wire_logic_cluster/lc_1/out <X> T_11_19.lc_trk_g3_1
 (17 13)  (563 317)  (563 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (546 318)  (546 318)  routing T_11_19.glb_netwk_4 <X> T_11_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 318)  (547 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 15)  (563 319)  (563 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_12_19

 (22 0)  (622 304)  (622 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (623 304)  (623 304)  routing T_12_19.sp4_v_b_19 <X> T_12_19.lc_trk_g0_3
 (24 0)  (624 304)  (624 304)  routing T_12_19.sp4_v_b_19 <X> T_12_19.lc_trk_g0_3
 (14 2)  (614 306)  (614 306)  routing T_12_19.lft_op_4 <X> T_12_19.lc_trk_g0_4
 (21 2)  (621 306)  (621 306)  routing T_12_19.sp4_v_b_15 <X> T_12_19.lc_trk_g0_7
 (22 2)  (622 306)  (622 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (623 306)  (623 306)  routing T_12_19.sp4_v_b_15 <X> T_12_19.lc_trk_g0_7
 (15 3)  (615 307)  (615 307)  routing T_12_19.lft_op_4 <X> T_12_19.lc_trk_g0_4
 (17 3)  (617 307)  (617 307)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (621 307)  (621 307)  routing T_12_19.sp4_v_b_15 <X> T_12_19.lc_trk_g0_7
 (15 4)  (615 308)  (615 308)  routing T_12_19.sp4_h_l_4 <X> T_12_19.lc_trk_g1_1
 (16 4)  (616 308)  (616 308)  routing T_12_19.sp4_h_l_4 <X> T_12_19.lc_trk_g1_1
 (17 4)  (617 308)  (617 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (618 308)  (618 308)  routing T_12_19.sp4_h_l_4 <X> T_12_19.lc_trk_g1_1
 (21 4)  (621 308)  (621 308)  routing T_12_19.lft_op_3 <X> T_12_19.lc_trk_g1_3
 (22 4)  (622 308)  (622 308)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (624 308)  (624 308)  routing T_12_19.lft_op_3 <X> T_12_19.lc_trk_g1_3
 (18 5)  (618 309)  (618 309)  routing T_12_19.sp4_h_l_4 <X> T_12_19.lc_trk_g1_1
 (21 6)  (621 310)  (621 310)  routing T_12_19.sp4_h_l_10 <X> T_12_19.lc_trk_g1_7
 (22 6)  (622 310)  (622 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (623 310)  (623 310)  routing T_12_19.sp4_h_l_10 <X> T_12_19.lc_trk_g1_7
 (24 6)  (624 310)  (624 310)  routing T_12_19.sp4_h_l_10 <X> T_12_19.lc_trk_g1_7
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 310)  (630 310)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 310)  (634 310)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 310)  (636 310)  LC_3 Logic Functioning bit
 (38 6)  (638 310)  (638 310)  LC_3 Logic Functioning bit
 (21 7)  (621 311)  (621 311)  routing T_12_19.sp4_h_l_10 <X> T_12_19.lc_trk_g1_7
 (22 7)  (622 311)  (622 311)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (624 311)  (624 311)  routing T_12_19.bot_op_6 <X> T_12_19.lc_trk_g1_6
 (31 7)  (631 311)  (631 311)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 311)  (636 311)  LC_3 Logic Functioning bit
 (38 7)  (638 311)  (638 311)  LC_3 Logic Functioning bit
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 312)  (631 312)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (40 8)  (640 312)  (640 312)  LC_4 Logic Functioning bit
 (42 8)  (642 312)  (642 312)  LC_4 Logic Functioning bit
 (30 9)  (630 313)  (630 313)  routing T_12_19.lc_trk_g0_3 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 313)  (631 313)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (40 9)  (640 313)  (640 313)  LC_4 Logic Functioning bit
 (42 9)  (642 313)  (642 313)  LC_4 Logic Functioning bit
 (52 9)  (652 313)  (652 313)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (22 10)  (622 314)  (622 314)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (623 314)  (623 314)  routing T_12_19.sp12_v_t_12 <X> T_12_19.lc_trk_g2_7
 (26 14)  (626 318)  (626 318)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 318)  (627 318)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 318)  (629 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 318)  (630 318)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 318)  (634 318)  routing T_12_19.lc_trk_g1_1 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 318)  (635 318)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.input_2_7
 (4 15)  (604 319)  (604 319)  routing T_12_19.sp4_v_b_4 <X> T_12_19.sp4_h_l_44
 (26 15)  (626 319)  (626 319)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 319)  (627 319)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 319)  (629 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 319)  (630 319)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 319)  (632 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (633 319)  (633 319)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.input_2_7
 (35 15)  (635 319)  (635 319)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.input_2_7
 (40 15)  (640 319)  (640 319)  LC_7 Logic Functioning bit
 (52 15)  (652 319)  (652 319)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_13_19

 (0 0)  (654 304)  (654 304)  Negative Clock bit

 (6 0)  (660 304)  (660 304)  routing T_13_19.sp4_v_t_44 <X> T_13_19.sp4_v_b_0
 (21 0)  (675 304)  (675 304)  routing T_13_19.wire_logic_cluster/lc_3/out <X> T_13_19.lc_trk_g0_3
 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (680 304)  (680 304)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 304)  (681 304)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 304)  (690 304)  LC_0 Logic Functioning bit
 (38 0)  (692 304)  (692 304)  LC_0 Logic Functioning bit
 (41 0)  (695 304)  (695 304)  LC_0 Logic Functioning bit
 (43 0)  (697 304)  (697 304)  LC_0 Logic Functioning bit
 (45 0)  (699 304)  (699 304)  LC_0 Logic Functioning bit
 (5 1)  (659 305)  (659 305)  routing T_13_19.sp4_v_t_44 <X> T_13_19.sp4_v_b_0
 (26 1)  (680 305)  (680 305)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 305)  (681 305)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 305)  (685 305)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (37 1)  (691 305)  (691 305)  LC_0 Logic Functioning bit
 (39 1)  (693 305)  (693 305)  LC_0 Logic Functioning bit
 (40 1)  (694 305)  (694 305)  LC_0 Logic Functioning bit
 (41 1)  (695 305)  (695 305)  LC_0 Logic Functioning bit
 (42 1)  (696 305)  (696 305)  LC_0 Logic Functioning bit
 (43 1)  (697 305)  (697 305)  LC_0 Logic Functioning bit
 (45 1)  (699 305)  (699 305)  LC_0 Logic Functioning bit
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_5 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (668 306)  (668 306)  routing T_13_19.wire_logic_cluster/lc_4/out <X> T_13_19.lc_trk_g0_4
 (31 2)  (685 306)  (685 306)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (38 2)  (692 306)  (692 306)  LC_1 Logic Functioning bit
 (45 2)  (699 306)  (699 306)  LC_1 Logic Functioning bit
 (0 3)  (654 307)  (654 307)  routing T_13_19.glb_netwk_5 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (17 3)  (671 307)  (671 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (680 307)  (680 307)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (691 307)  (691 307)  LC_1 Logic Functioning bit
 (39 3)  (693 307)  (693 307)  LC_1 Logic Functioning bit
 (45 3)  (699 307)  (699 307)  LC_1 Logic Functioning bit
 (11 4)  (665 308)  (665 308)  routing T_13_19.sp4_h_r_0 <X> T_13_19.sp4_v_b_5
 (12 4)  (666 308)  (666 308)  routing T_13_19.sp4_v_t_40 <X> T_13_19.sp4_h_r_5
 (14 4)  (668 308)  (668 308)  routing T_13_19.wire_logic_cluster/lc_0/out <X> T_13_19.lc_trk_g1_0
 (21 4)  (675 308)  (675 308)  routing T_13_19.bnr_op_3 <X> T_13_19.lc_trk_g1_3
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (681 308)  (681 308)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 308)  (682 308)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 308)  (684 308)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 308)  (687 308)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 308)  (690 308)  LC_2 Logic Functioning bit
 (38 4)  (692 308)  (692 308)  LC_2 Logic Functioning bit
 (17 5)  (671 309)  (671 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (675 309)  (675 309)  routing T_13_19.bnr_op_3 <X> T_13_19.lc_trk_g1_3
 (31 5)  (685 309)  (685 309)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 309)  (690 309)  LC_2 Logic Functioning bit
 (38 5)  (692 309)  (692 309)  LC_2 Logic Functioning bit
 (12 6)  (666 310)  (666 310)  routing T_13_19.sp4_h_r_2 <X> T_13_19.sp4_h_l_40
 (22 6)  (676 310)  (676 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (678 310)  (678 310)  routing T_13_19.bot_op_7 <X> T_13_19.lc_trk_g1_7
 (25 6)  (679 310)  (679 310)  routing T_13_19.wire_logic_cluster/lc_6/out <X> T_13_19.lc_trk_g1_6
 (27 6)  (681 310)  (681 310)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 310)  (682 310)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 310)  (687 310)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (42 6)  (696 310)  (696 310)  LC_3 Logic Functioning bit
 (50 6)  (704 310)  (704 310)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (659 311)  (659 311)  routing T_13_19.sp4_h_l_38 <X> T_13_19.sp4_v_t_38
 (13 7)  (667 311)  (667 311)  routing T_13_19.sp4_h_r_2 <X> T_13_19.sp4_h_l_40
 (22 7)  (676 311)  (676 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (680 311)  (680 311)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 311)  (681 311)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 311)  (682 311)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (22 8)  (676 312)  (676 312)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (678 312)  (678 312)  routing T_13_19.tnl_op_3 <X> T_13_19.lc_trk_g2_3
 (26 8)  (680 312)  (680 312)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 312)  (681 312)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 312)  (684 312)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 312)  (685 312)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 312)  (687 312)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 312)  (690 312)  LC_4 Logic Functioning bit
 (38 8)  (692 312)  (692 312)  LC_4 Logic Functioning bit
 (40 8)  (694 312)  (694 312)  LC_4 Logic Functioning bit
 (41 8)  (695 312)  (695 312)  LC_4 Logic Functioning bit
 (43 8)  (697 312)  (697 312)  LC_4 Logic Functioning bit
 (45 8)  (699 312)  (699 312)  LC_4 Logic Functioning bit
 (50 8)  (704 312)  (704 312)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (668 313)  (668 313)  routing T_13_19.tnl_op_0 <X> T_13_19.lc_trk_g2_0
 (15 9)  (669 313)  (669 313)  routing T_13_19.tnl_op_0 <X> T_13_19.lc_trk_g2_0
 (17 9)  (671 313)  (671 313)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (675 313)  (675 313)  routing T_13_19.tnl_op_3 <X> T_13_19.lc_trk_g2_3
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 313)  (684 313)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 313)  (685 313)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (39 9)  (693 313)  (693 313)  LC_4 Logic Functioning bit
 (40 9)  (694 313)  (694 313)  LC_4 Logic Functioning bit
 (41 9)  (695 313)  (695 313)  LC_4 Logic Functioning bit
 (43 9)  (697 313)  (697 313)  LC_4 Logic Functioning bit
 (45 9)  (699 313)  (699 313)  LC_4 Logic Functioning bit
 (21 10)  (675 314)  (675 314)  routing T_13_19.wire_logic_cluster/lc_7/out <X> T_13_19.lc_trk_g2_7
 (22 10)  (676 314)  (676 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 314)  (688 314)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 314)  (690 314)  LC_5 Logic Functioning bit
 (38 10)  (692 314)  (692 314)  LC_5 Logic Functioning bit
 (45 10)  (699 314)  (699 314)  LC_5 Logic Functioning bit
 (51 10)  (705 314)  (705 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (680 315)  (680 315)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 315)  (685 315)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (37 11)  (691 315)  (691 315)  LC_5 Logic Functioning bit
 (39 11)  (693 315)  (693 315)  LC_5 Logic Functioning bit
 (45 11)  (699 315)  (699 315)  LC_5 Logic Functioning bit
 (53 11)  (707 315)  (707 315)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (669 316)  (669 316)  routing T_13_19.tnl_op_1 <X> T_13_19.lc_trk_g3_1
 (17 12)  (671 316)  (671 316)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (31 12)  (685 316)  (685 316)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 316)  (687 316)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 316)  (688 316)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 316)  (690 316)  LC_6 Logic Functioning bit
 (37 12)  (691 316)  (691 316)  LC_6 Logic Functioning bit
 (38 12)  (692 316)  (692 316)  LC_6 Logic Functioning bit
 (39 12)  (693 316)  (693 316)  LC_6 Logic Functioning bit
 (45 12)  (699 316)  (699 316)  LC_6 Logic Functioning bit
 (18 13)  (672 317)  (672 317)  routing T_13_19.tnl_op_1 <X> T_13_19.lc_trk_g3_1
 (22 13)  (676 317)  (676 317)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (678 317)  (678 317)  routing T_13_19.tnl_op_2 <X> T_13_19.lc_trk_g3_2
 (25 13)  (679 317)  (679 317)  routing T_13_19.tnl_op_2 <X> T_13_19.lc_trk_g3_2
 (31 13)  (685 317)  (685 317)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 317)  (690 317)  LC_6 Logic Functioning bit
 (37 13)  (691 317)  (691 317)  LC_6 Logic Functioning bit
 (38 13)  (692 317)  (692 317)  LC_6 Logic Functioning bit
 (39 13)  (693 317)  (693 317)  LC_6 Logic Functioning bit
 (45 13)  (699 317)  (699 317)  LC_6 Logic Functioning bit
 (0 14)  (654 318)  (654 318)  routing T_13_19.glb_netwk_4 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 318)  (655 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (662 318)  (662 318)  routing T_13_19.sp4_v_t_47 <X> T_13_19.sp4_h_l_47
 (9 14)  (663 318)  (663 318)  routing T_13_19.sp4_v_t_47 <X> T_13_19.sp4_h_l_47
 (26 14)  (680 318)  (680 318)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (37 14)  (691 318)  (691 318)  LC_7 Logic Functioning bit
 (39 14)  (693 318)  (693 318)  LC_7 Logic Functioning bit
 (40 14)  (694 318)  (694 318)  LC_7 Logic Functioning bit
 (42 14)  (696 318)  (696 318)  LC_7 Logic Functioning bit
 (45 14)  (699 318)  (699 318)  LC_7 Logic Functioning bit
 (14 15)  (668 319)  (668 319)  routing T_13_19.tnl_op_4 <X> T_13_19.lc_trk_g3_4
 (15 15)  (669 319)  (669 319)  routing T_13_19.tnl_op_4 <X> T_13_19.lc_trk_g3_4
 (17 15)  (671 319)  (671 319)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (676 319)  (676 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (679 319)  (679 319)  routing T_13_19.sp4_r_v_b_46 <X> T_13_19.lc_trk_g3_6
 (26 15)  (680 319)  (680 319)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 319)  (681 319)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 319)  (682 319)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 319)  (683 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (36 15)  (690 319)  (690 319)  LC_7 Logic Functioning bit
 (38 15)  (692 319)  (692 319)  LC_7 Logic Functioning bit
 (41 15)  (695 319)  (695 319)  LC_7 Logic Functioning bit
 (43 15)  (697 319)  (697 319)  LC_7 Logic Functioning bit
 (44 15)  (698 319)  (698 319)  LC_7 Logic Functioning bit
 (45 15)  (699 319)  (699 319)  LC_7 Logic Functioning bit


LogicTile_14_19

 (0 0)  (708 304)  (708 304)  Negative Clock bit

 (12 0)  (720 304)  (720 304)  routing T_14_19.sp4_v_t_39 <X> T_14_19.sp4_h_r_2
 (21 0)  (729 304)  (729 304)  routing T_14_19.lft_op_3 <X> T_14_19.lc_trk_g0_3
 (22 0)  (730 304)  (730 304)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 304)  (732 304)  routing T_14_19.lft_op_3 <X> T_14_19.lc_trk_g0_3
 (28 0)  (736 304)  (736 304)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 304)  (741 304)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 304)  (742 304)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 304)  (743 304)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.input_2_0
 (48 0)  (756 304)  (756 304)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (27 1)  (735 305)  (735 305)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 305)  (736 305)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 305)  (738 305)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 305)  (739 305)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 305)  (740 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (42 1)  (750 305)  (750 305)  LC_0 Logic Functioning bit
 (46 1)  (754 305)  (754 305)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (48 1)  (756 305)  (756 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (761 305)  (761 305)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_5 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (722 306)  (722 306)  routing T_14_19.wire_logic_cluster/lc_4/out <X> T_14_19.lc_trk_g0_4
 (37 2)  (745 306)  (745 306)  LC_1 Logic Functioning bit
 (39 2)  (747 306)  (747 306)  LC_1 Logic Functioning bit
 (40 2)  (748 306)  (748 306)  LC_1 Logic Functioning bit
 (42 2)  (750 306)  (750 306)  LC_1 Logic Functioning bit
 (45 2)  (753 306)  (753 306)  LC_1 Logic Functioning bit
 (0 3)  (708 307)  (708 307)  routing T_14_19.glb_netwk_5 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (17 3)  (725 307)  (725 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (734 307)  (734 307)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 307)  (735 307)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 307)  (736 307)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 307)  (744 307)  LC_1 Logic Functioning bit
 (38 3)  (746 307)  (746 307)  LC_1 Logic Functioning bit
 (41 3)  (749 307)  (749 307)  LC_1 Logic Functioning bit
 (43 3)  (751 307)  (751 307)  LC_1 Logic Functioning bit
 (44 3)  (752 307)  (752 307)  LC_1 Logic Functioning bit
 (45 3)  (753 307)  (753 307)  LC_1 Logic Functioning bit
 (9 4)  (717 308)  (717 308)  routing T_14_19.sp4_v_t_41 <X> T_14_19.sp4_h_r_4
 (14 4)  (722 308)  (722 308)  routing T_14_19.lft_op_0 <X> T_14_19.lc_trk_g1_0
 (27 4)  (735 308)  (735 308)  routing T_14_19.lc_trk_g1_0 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 308)  (744 308)  LC_2 Logic Functioning bit
 (38 4)  (746 308)  (746 308)  LC_2 Logic Functioning bit
 (45 4)  (753 308)  (753 308)  LC_2 Logic Functioning bit
 (13 5)  (721 309)  (721 309)  routing T_14_19.sp4_v_t_37 <X> T_14_19.sp4_h_r_5
 (15 5)  (723 309)  (723 309)  routing T_14_19.lft_op_0 <X> T_14_19.lc_trk_g1_0
 (17 5)  (725 309)  (725 309)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (31 5)  (739 309)  (739 309)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 309)  (744 309)  LC_2 Logic Functioning bit
 (38 5)  (746 309)  (746 309)  LC_2 Logic Functioning bit
 (45 5)  (753 309)  (753 309)  LC_2 Logic Functioning bit
 (17 6)  (725 310)  (725 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 310)  (726 310)  routing T_14_19.wire_logic_cluster/lc_5/out <X> T_14_19.lc_trk_g1_5
 (27 6)  (735 310)  (735 310)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 310)  (738 310)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 310)  (739 310)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 310)  (744 310)  LC_3 Logic Functioning bit
 (37 6)  (745 310)  (745 310)  LC_3 Logic Functioning bit
 (38 6)  (746 310)  (746 310)  LC_3 Logic Functioning bit
 (40 6)  (748 310)  (748 310)  LC_3 Logic Functioning bit
 (41 6)  (749 310)  (749 310)  LC_3 Logic Functioning bit
 (42 6)  (750 310)  (750 310)  LC_3 Logic Functioning bit
 (43 6)  (751 310)  (751 310)  LC_3 Logic Functioning bit
 (45 6)  (753 310)  (753 310)  LC_3 Logic Functioning bit
 (26 7)  (734 311)  (734 311)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 311)  (740 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (741 311)  (741 311)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.input_2_3
 (35 7)  (743 311)  (743 311)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.input_2_3
 (36 7)  (744 311)  (744 311)  LC_3 Logic Functioning bit
 (41 7)  (749 311)  (749 311)  LC_3 Logic Functioning bit
 (43 7)  (751 311)  (751 311)  LC_3 Logic Functioning bit
 (45 7)  (753 311)  (753 311)  LC_3 Logic Functioning bit
 (5 8)  (713 312)  (713 312)  routing T_14_19.sp4_v_t_43 <X> T_14_19.sp4_h_r_6
 (12 8)  (720 312)  (720 312)  routing T_14_19.sp4_v_b_8 <X> T_14_19.sp4_h_r_8
 (21 8)  (729 312)  (729 312)  routing T_14_19.wire_logic_cluster/lc_3/out <X> T_14_19.lc_trk_g2_3
 (22 8)  (730 312)  (730 312)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (31 8)  (739 312)  (739 312)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 312)  (741 312)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 312)  (742 312)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (40 8)  (748 312)  (748 312)  LC_4 Logic Functioning bit
 (41 8)  (749 312)  (749 312)  LC_4 Logic Functioning bit
 (42 8)  (750 312)  (750 312)  LC_4 Logic Functioning bit
 (43 8)  (751 312)  (751 312)  LC_4 Logic Functioning bit
 (45 8)  (753 312)  (753 312)  LC_4 Logic Functioning bit
 (11 9)  (719 313)  (719 313)  routing T_14_19.sp4_v_b_8 <X> T_14_19.sp4_h_r_8
 (31 9)  (739 313)  (739 313)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (40 9)  (748 313)  (748 313)  LC_4 Logic Functioning bit
 (41 9)  (749 313)  (749 313)  LC_4 Logic Functioning bit
 (42 9)  (750 313)  (750 313)  LC_4 Logic Functioning bit
 (43 9)  (751 313)  (751 313)  LC_4 Logic Functioning bit
 (44 9)  (752 313)  (752 313)  LC_4 Logic Functioning bit
 (45 9)  (753 313)  (753 313)  LC_4 Logic Functioning bit
 (26 10)  (734 314)  (734 314)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (36 10)  (744 314)  (744 314)  LC_5 Logic Functioning bit
 (38 10)  (746 314)  (746 314)  LC_5 Logic Functioning bit
 (41 10)  (749 314)  (749 314)  LC_5 Logic Functioning bit
 (43 10)  (751 314)  (751 314)  LC_5 Logic Functioning bit
 (45 10)  (753 314)  (753 314)  LC_5 Logic Functioning bit
 (4 11)  (712 315)  (712 315)  routing T_14_19.sp4_h_r_10 <X> T_14_19.sp4_h_l_43
 (6 11)  (714 315)  (714 315)  routing T_14_19.sp4_h_r_10 <X> T_14_19.sp4_h_l_43
 (26 11)  (734 315)  (734 315)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 315)  (735 315)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 315)  (736 315)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (745 315)  (745 315)  LC_5 Logic Functioning bit
 (39 11)  (747 315)  (747 315)  LC_5 Logic Functioning bit
 (40 11)  (748 315)  (748 315)  LC_5 Logic Functioning bit
 (42 11)  (750 315)  (750 315)  LC_5 Logic Functioning bit
 (45 11)  (753 315)  (753 315)  LC_5 Logic Functioning bit
 (17 12)  (725 316)  (725 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 316)  (726 316)  routing T_14_19.wire_logic_cluster/lc_1/out <X> T_14_19.lc_trk_g3_1
 (25 12)  (733 316)  (733 316)  routing T_14_19.wire_logic_cluster/lc_2/out <X> T_14_19.lc_trk_g3_2
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 316)  (741 316)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 316)  (742 316)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 316)  (744 316)  LC_6 Logic Functioning bit
 (37 12)  (745 316)  (745 316)  LC_6 Logic Functioning bit
 (38 12)  (746 316)  (746 316)  LC_6 Logic Functioning bit
 (39 12)  (747 316)  (747 316)  LC_6 Logic Functioning bit
 (45 12)  (753 316)  (753 316)  LC_6 Logic Functioning bit
 (22 13)  (730 317)  (730 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (739 317)  (739 317)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 317)  (744 317)  LC_6 Logic Functioning bit
 (37 13)  (745 317)  (745 317)  LC_6 Logic Functioning bit
 (38 13)  (746 317)  (746 317)  LC_6 Logic Functioning bit
 (39 13)  (747 317)  (747 317)  LC_6 Logic Functioning bit
 (45 13)  (753 317)  (753 317)  LC_6 Logic Functioning bit
 (0 14)  (708 318)  (708 318)  routing T_14_19.glb_netwk_4 <X> T_14_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 318)  (709 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (733 318)  (733 318)  routing T_14_19.wire_logic_cluster/lc_6/out <X> T_14_19.lc_trk_g3_6
 (36 14)  (744 318)  (744 318)  LC_7 Logic Functioning bit
 (43 14)  (751 318)  (751 318)  LC_7 Logic Functioning bit
 (45 14)  (753 318)  (753 318)  LC_7 Logic Functioning bit
 (22 15)  (730 319)  (730 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (734 319)  (734 319)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 319)  (737 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 319)  (740 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (741 319)  (741 319)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.input_2_7
 (35 15)  (743 319)  (743 319)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.input_2_7
 (37 15)  (745 319)  (745 319)  LC_7 Logic Functioning bit
 (42 15)  (750 319)  (750 319)  LC_7 Logic Functioning bit
 (45 15)  (753 319)  (753 319)  LC_7 Logic Functioning bit


LogicTile_15_19

 (0 0)  (762 304)  (762 304)  Negative Clock bit

 (14 0)  (776 304)  (776 304)  routing T_15_19.bnr_op_0 <X> T_15_19.lc_trk_g0_0
 (15 0)  (777 304)  (777 304)  routing T_15_19.sp4_h_r_9 <X> T_15_19.lc_trk_g0_1
 (16 0)  (778 304)  (778 304)  routing T_15_19.sp4_h_r_9 <X> T_15_19.lc_trk_g0_1
 (17 0)  (779 304)  (779 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (780 304)  (780 304)  routing T_15_19.sp4_h_r_9 <X> T_15_19.lc_trk_g0_1
 (21 0)  (783 304)  (783 304)  routing T_15_19.wire_logic_cluster/lc_3/out <X> T_15_19.lc_trk_g0_3
 (22 0)  (784 304)  (784 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (788 304)  (788 304)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 304)  (790 304)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 304)  (792 304)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 304)  (793 304)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 304)  (796 304)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 304)  (797 304)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.input_2_0
 (39 0)  (801 304)  (801 304)  LC_0 Logic Functioning bit
 (40 0)  (802 304)  (802 304)  LC_0 Logic Functioning bit
 (41 0)  (803 304)  (803 304)  LC_0 Logic Functioning bit
 (43 0)  (805 304)  (805 304)  LC_0 Logic Functioning bit
 (10 1)  (772 305)  (772 305)  routing T_15_19.sp4_h_r_8 <X> T_15_19.sp4_v_b_1
 (14 1)  (776 305)  (776 305)  routing T_15_19.bnr_op_0 <X> T_15_19.lc_trk_g0_0
 (17 1)  (779 305)  (779 305)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (26 1)  (788 305)  (788 305)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 305)  (791 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 305)  (794 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (795 305)  (795 305)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.input_2_0
 (34 1)  (796 305)  (796 305)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.input_2_0
 (35 1)  (797 305)  (797 305)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.input_2_0
 (36 1)  (798 305)  (798 305)  LC_0 Logic Functioning bit
 (38 1)  (800 305)  (800 305)  LC_0 Logic Functioning bit
 (40 1)  (802 305)  (802 305)  LC_0 Logic Functioning bit
 (41 1)  (803 305)  (803 305)  LC_0 Logic Functioning bit
 (43 1)  (805 305)  (805 305)  LC_0 Logic Functioning bit
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 306)  (793 306)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 306)  (795 306)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 306)  (796 306)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (41 2)  (803 306)  (803 306)  LC_1 Logic Functioning bit
 (43 2)  (805 306)  (805 306)  LC_1 Logic Functioning bit
 (8 3)  (770 307)  (770 307)  routing T_15_19.sp4_h_r_1 <X> T_15_19.sp4_v_t_36
 (9 3)  (771 307)  (771 307)  routing T_15_19.sp4_h_r_1 <X> T_15_19.sp4_v_t_36
 (15 3)  (777 307)  (777 307)  routing T_15_19.bot_op_4 <X> T_15_19.lc_trk_g0_4
 (17 3)  (779 307)  (779 307)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (784 307)  (784 307)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (788 307)  (788 307)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 307)  (789 307)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (2 4)  (764 308)  (764 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (776 308)  (776 308)  routing T_15_19.bnr_op_0 <X> T_15_19.lc_trk_g1_0
 (26 4)  (788 308)  (788 308)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 308)  (789 308)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 308)  (790 308)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 308)  (798 308)  LC_2 Logic Functioning bit
 (37 4)  (799 308)  (799 308)  LC_2 Logic Functioning bit
 (38 4)  (800 308)  (800 308)  LC_2 Logic Functioning bit
 (39 4)  (801 308)  (801 308)  LC_2 Logic Functioning bit
 (42 4)  (804 308)  (804 308)  LC_2 Logic Functioning bit
 (43 4)  (805 308)  (805 308)  LC_2 Logic Functioning bit
 (45 4)  (807 308)  (807 308)  LC_2 Logic Functioning bit
 (47 4)  (809 308)  (809 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (812 308)  (812 308)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (776 309)  (776 309)  routing T_15_19.bnr_op_0 <X> T_15_19.lc_trk_g1_0
 (17 5)  (779 309)  (779 309)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (784 309)  (784 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (785 309)  (785 309)  routing T_15_19.sp4_h_r_2 <X> T_15_19.lc_trk_g1_2
 (24 5)  (786 309)  (786 309)  routing T_15_19.sp4_h_r_2 <X> T_15_19.lc_trk_g1_2
 (25 5)  (787 309)  (787 309)  routing T_15_19.sp4_h_r_2 <X> T_15_19.lc_trk_g1_2
 (28 5)  (790 309)  (790 309)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 309)  (792 309)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 309)  (793 309)  routing T_15_19.lc_trk_g0_3 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 309)  (798 309)  LC_2 Logic Functioning bit
 (37 5)  (799 309)  (799 309)  LC_2 Logic Functioning bit
 (38 5)  (800 309)  (800 309)  LC_2 Logic Functioning bit
 (39 5)  (801 309)  (801 309)  LC_2 Logic Functioning bit
 (41 5)  (803 309)  (803 309)  LC_2 Logic Functioning bit
 (42 5)  (804 309)  (804 309)  LC_2 Logic Functioning bit
 (43 5)  (805 309)  (805 309)  LC_2 Logic Functioning bit
 (45 5)  (807 309)  (807 309)  LC_2 Logic Functioning bit
 (46 5)  (808 309)  (808 309)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (11 6)  (773 310)  (773 310)  routing T_15_19.sp4_h_r_11 <X> T_15_19.sp4_v_t_40
 (13 6)  (775 310)  (775 310)  routing T_15_19.sp4_h_r_11 <X> T_15_19.sp4_v_t_40
 (14 6)  (776 310)  (776 310)  routing T_15_19.wire_logic_cluster/lc_4/out <X> T_15_19.lc_trk_g1_4
 (21 6)  (783 310)  (783 310)  routing T_15_19.wire_logic_cluster/lc_7/out <X> T_15_19.lc_trk_g1_7
 (22 6)  (784 310)  (784 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (788 310)  (788 310)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 310)  (792 310)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 310)  (793 310)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (8 7)  (770 311)  (770 311)  routing T_15_19.sp4_h_r_4 <X> T_15_19.sp4_v_t_41
 (9 7)  (771 311)  (771 311)  routing T_15_19.sp4_h_r_4 <X> T_15_19.sp4_v_t_41
 (12 7)  (774 311)  (774 311)  routing T_15_19.sp4_h_r_11 <X> T_15_19.sp4_v_t_40
 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (789 311)  (789 311)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 311)  (792 311)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (40 7)  (802 311)  (802 311)  LC_3 Logic Functioning bit
 (42 7)  (804 311)  (804 311)  LC_3 Logic Functioning bit
 (2 8)  (764 312)  (764 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (11 8)  (773 312)  (773 312)  routing T_15_19.sp4_v_t_37 <X> T_15_19.sp4_v_b_8
 (13 8)  (775 312)  (775 312)  routing T_15_19.sp4_v_t_37 <X> T_15_19.sp4_v_b_8
 (26 8)  (788 312)  (788 312)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 312)  (795 312)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 312)  (796 312)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 312)  (798 312)  LC_4 Logic Functioning bit
 (38 8)  (800 312)  (800 312)  LC_4 Logic Functioning bit
 (45 8)  (807 312)  (807 312)  LC_4 Logic Functioning bit
 (48 8)  (810 312)  (810 312)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (53 8)  (815 312)  (815 312)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (28 9)  (790 313)  (790 313)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 313)  (793 313)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 313)  (799 313)  LC_4 Logic Functioning bit
 (39 9)  (801 313)  (801 313)  LC_4 Logic Functioning bit
 (45 9)  (807 313)  (807 313)  LC_4 Logic Functioning bit
 (0 10)  (762 314)  (762 314)  routing T_15_19.glb_netwk_2 <X> T_15_19.glb2local_2
 (1 10)  (763 314)  (763 314)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_2 glb2local_2
 (14 10)  (776 314)  (776 314)  routing T_15_19.rgt_op_4 <X> T_15_19.lc_trk_g2_4
 (15 10)  (777 314)  (777 314)  routing T_15_19.sp4_h_l_16 <X> T_15_19.lc_trk_g2_5
 (16 10)  (778 314)  (778 314)  routing T_15_19.sp4_h_l_16 <X> T_15_19.lc_trk_g2_5
 (17 10)  (779 314)  (779 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (26 10)  (788 314)  (788 314)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 314)  (789 314)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 314)  (790 314)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 314)  (791 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 314)  (792 314)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 314)  (793 314)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 314)  (795 314)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 314)  (796 314)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 314)  (798 314)  LC_5 Logic Functioning bit
 (37 10)  (799 314)  (799 314)  LC_5 Logic Functioning bit
 (38 10)  (800 314)  (800 314)  LC_5 Logic Functioning bit
 (41 10)  (803 314)  (803 314)  LC_5 Logic Functioning bit
 (43 10)  (805 314)  (805 314)  LC_5 Logic Functioning bit
 (45 10)  (807 314)  (807 314)  LC_5 Logic Functioning bit
 (15 11)  (777 315)  (777 315)  routing T_15_19.rgt_op_4 <X> T_15_19.lc_trk_g2_4
 (17 11)  (779 315)  (779 315)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (780 315)  (780 315)  routing T_15_19.sp4_h_l_16 <X> T_15_19.lc_trk_g2_5
 (28 11)  (790 315)  (790 315)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 315)  (791 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 315)  (792 315)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 315)  (794 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (798 315)  (798 315)  LC_5 Logic Functioning bit
 (37 11)  (799 315)  (799 315)  LC_5 Logic Functioning bit
 (38 11)  (800 315)  (800 315)  LC_5 Logic Functioning bit
 (41 11)  (803 315)  (803 315)  LC_5 Logic Functioning bit
 (45 11)  (807 315)  (807 315)  LC_5 Logic Functioning bit
 (46 11)  (808 315)  (808 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (25 12)  (787 316)  (787 316)  routing T_15_19.wire_logic_cluster/lc_2/out <X> T_15_19.lc_trk_g3_2
 (26 12)  (788 316)  (788 316)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 316)  (789 316)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 316)  (791 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 316)  (794 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 316)  (796 316)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (22 13)  (784 317)  (784 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (789 317)  (789 317)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 317)  (790 317)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 317)  (791 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 317)  (792 317)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (41 13)  (803 317)  (803 317)  LC_6 Logic Functioning bit
 (43 13)  (805 317)  (805 317)  LC_6 Logic Functioning bit
 (0 14)  (762 318)  (762 318)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 318)  (763 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (2 14)  (764 318)  (764 318)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (17 14)  (779 318)  (779 318)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 318)  (780 318)  routing T_15_19.wire_logic_cluster/lc_5/out <X> T_15_19.lc_trk_g3_5
 (22 14)  (784 318)  (784 318)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (786 318)  (786 318)  routing T_15_19.tnr_op_7 <X> T_15_19.lc_trk_g3_7
 (28 14)  (790 318)  (790 318)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 318)  (791 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 318)  (792 318)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 318)  (793 318)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 318)  (794 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 318)  (796 318)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 318)  (798 318)  LC_7 Logic Functioning bit
 (37 14)  (799 318)  (799 318)  LC_7 Logic Functioning bit
 (38 14)  (800 318)  (800 318)  LC_7 Logic Functioning bit
 (39 14)  (801 318)  (801 318)  LC_7 Logic Functioning bit
 (42 14)  (804 318)  (804 318)  LC_7 Logic Functioning bit
 (43 14)  (805 318)  (805 318)  LC_7 Logic Functioning bit
 (45 14)  (807 318)  (807 318)  LC_7 Logic Functioning bit
 (50 14)  (812 318)  (812 318)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (762 319)  (762 319)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (26 15)  (788 319)  (788 319)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 319)  (789 319)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 319)  (791 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 319)  (793 319)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 319)  (799 319)  LC_7 Logic Functioning bit
 (39 15)  (801 319)  (801 319)  LC_7 Logic Functioning bit
 (42 15)  (804 319)  (804 319)  LC_7 Logic Functioning bit
 (45 15)  (807 319)  (807 319)  LC_7 Logic Functioning bit
 (46 15)  (808 319)  (808 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_19

 (0 0)  (816 304)  (816 304)  Negative Clock bit

 (5 0)  (821 304)  (821 304)  routing T_16_19.sp4_v_b_0 <X> T_16_19.sp4_h_r_0
 (27 0)  (843 304)  (843 304)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 304)  (846 304)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 304)  (847 304)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 304)  (849 304)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 304)  (851 304)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.input_2_0
 (36 0)  (852 304)  (852 304)  LC_0 Logic Functioning bit
 (37 0)  (853 304)  (853 304)  LC_0 Logic Functioning bit
 (38 0)  (854 304)  (854 304)  LC_0 Logic Functioning bit
 (40 0)  (856 304)  (856 304)  LC_0 Logic Functioning bit
 (41 0)  (857 304)  (857 304)  LC_0 Logic Functioning bit
 (42 0)  (858 304)  (858 304)  LC_0 Logic Functioning bit
 (43 0)  (859 304)  (859 304)  LC_0 Logic Functioning bit
 (52 0)  (868 304)  (868 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (869 304)  (869 304)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (6 1)  (822 305)  (822 305)  routing T_16_19.sp4_v_b_0 <X> T_16_19.sp4_h_r_0
 (26 1)  (842 305)  (842 305)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 305)  (844 305)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (850 305)  (850 305)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.input_2_0
 (35 1)  (851 305)  (851 305)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.input_2_0
 (36 1)  (852 305)  (852 305)  LC_0 Logic Functioning bit
 (37 1)  (853 305)  (853 305)  LC_0 Logic Functioning bit
 (38 1)  (854 305)  (854 305)  LC_0 Logic Functioning bit
 (39 1)  (855 305)  (855 305)  LC_0 Logic Functioning bit
 (40 1)  (856 305)  (856 305)  LC_0 Logic Functioning bit
 (41 1)  (857 305)  (857 305)  LC_0 Logic Functioning bit
 (42 1)  (858 305)  (858 305)  LC_0 Logic Functioning bit
 (43 1)  (859 305)  (859 305)  LC_0 Logic Functioning bit
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (14 2)  (830 306)  (830 306)  routing T_16_19.wire_logic_cluster/lc_4/out <X> T_16_19.lc_trk_g0_4
 (29 2)  (845 306)  (845 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 306)  (846 306)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 306)  (849 306)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (853 306)  (853 306)  LC_1 Logic Functioning bit
 (39 2)  (855 306)  (855 306)  LC_1 Logic Functioning bit
 (17 3)  (833 307)  (833 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (843 307)  (843 307)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 307)  (844 307)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 307)  (845 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 307)  (847 307)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (6 4)  (822 308)  (822 308)  routing T_16_19.sp4_h_r_10 <X> T_16_19.sp4_v_b_3
 (12 4)  (828 308)  (828 308)  routing T_16_19.sp4_v_b_5 <X> T_16_19.sp4_h_r_5
 (21 4)  (837 308)  (837 308)  routing T_16_19.sp4_h_r_19 <X> T_16_19.lc_trk_g1_3
 (22 4)  (838 308)  (838 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (839 308)  (839 308)  routing T_16_19.sp4_h_r_19 <X> T_16_19.lc_trk_g1_3
 (24 4)  (840 308)  (840 308)  routing T_16_19.sp4_h_r_19 <X> T_16_19.lc_trk_g1_3
 (26 4)  (842 308)  (842 308)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 308)  (843 308)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 308)  (845 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 308)  (847 308)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 308)  (849 308)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 308)  (850 308)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 308)  (852 308)  LC_2 Logic Functioning bit
 (37 4)  (853 308)  (853 308)  LC_2 Logic Functioning bit
 (38 4)  (854 308)  (854 308)  LC_2 Logic Functioning bit
 (39 4)  (855 308)  (855 308)  LC_2 Logic Functioning bit
 (40 4)  (856 308)  (856 308)  LC_2 Logic Functioning bit
 (42 4)  (858 308)  (858 308)  LC_2 Logic Functioning bit
 (43 4)  (859 308)  (859 308)  LC_2 Logic Functioning bit
 (45 4)  (861 308)  (861 308)  LC_2 Logic Functioning bit
 (50 4)  (866 308)  (866 308)  Cascade bit: LH_LC02_inmux02_5

 (10 5)  (826 309)  (826 309)  routing T_16_19.sp4_h_r_11 <X> T_16_19.sp4_v_b_4
 (11 5)  (827 309)  (827 309)  routing T_16_19.sp4_v_b_5 <X> T_16_19.sp4_h_r_5
 (21 5)  (837 309)  (837 309)  routing T_16_19.sp4_h_r_19 <X> T_16_19.lc_trk_g1_3
 (22 5)  (838 309)  (838 309)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (840 309)  (840 309)  routing T_16_19.top_op_2 <X> T_16_19.lc_trk_g1_2
 (25 5)  (841 309)  (841 309)  routing T_16_19.top_op_2 <X> T_16_19.lc_trk_g1_2
 (26 5)  (842 309)  (842 309)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 309)  (844 309)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 309)  (845 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 309)  (846 309)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 309)  (852 309)  LC_2 Logic Functioning bit
 (37 5)  (853 309)  (853 309)  LC_2 Logic Functioning bit
 (38 5)  (854 309)  (854 309)  LC_2 Logic Functioning bit
 (41 5)  (857 309)  (857 309)  LC_2 Logic Functioning bit
 (42 5)  (858 309)  (858 309)  LC_2 Logic Functioning bit
 (43 5)  (859 309)  (859 309)  LC_2 Logic Functioning bit
 (45 5)  (861 309)  (861 309)  LC_2 Logic Functioning bit
 (22 6)  (838 310)  (838 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (28 6)  (844 310)  (844 310)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 310)  (850 310)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 310)  (851 310)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.input_2_3
 (38 6)  (854 310)  (854 310)  LC_3 Logic Functioning bit
 (39 6)  (855 310)  (855 310)  LC_3 Logic Functioning bit
 (40 6)  (856 310)  (856 310)  LC_3 Logic Functioning bit
 (41 6)  (857 310)  (857 310)  LC_3 Logic Functioning bit
 (43 6)  (859 310)  (859 310)  LC_3 Logic Functioning bit
 (46 6)  (862 310)  (862 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (830 311)  (830 311)  routing T_16_19.top_op_4 <X> T_16_19.lc_trk_g1_4
 (15 7)  (831 311)  (831 311)  routing T_16_19.top_op_4 <X> T_16_19.lc_trk_g1_4
 (17 7)  (833 311)  (833 311)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (843 311)  (843 311)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 311)  (844 311)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 311)  (846 311)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 311)  (847 311)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 311)  (848 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (850 311)  (850 311)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.input_2_3
 (39 7)  (855 311)  (855 311)  LC_3 Logic Functioning bit
 (40 7)  (856 311)  (856 311)  LC_3 Logic Functioning bit
 (42 7)  (858 311)  (858 311)  LC_3 Logic Functioning bit
 (19 8)  (835 312)  (835 312)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (25 8)  (841 312)  (841 312)  routing T_16_19.wire_logic_cluster/lc_2/out <X> T_16_19.lc_trk_g2_2
 (26 8)  (842 312)  (842 312)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 312)  (843 312)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 312)  (844 312)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 312)  (845 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 312)  (846 312)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 312)  (849 312)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 312)  (850 312)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 312)  (851 312)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.input_2_4
 (38 8)  (854 312)  (854 312)  LC_4 Logic Functioning bit
 (53 8)  (869 312)  (869 312)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (22 9)  (838 313)  (838 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (843 313)  (843 313)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 313)  (844 313)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 313)  (845 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 313)  (846 313)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 313)  (847 313)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 313)  (848 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (849 313)  (849 313)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.input_2_4
 (17 10)  (833 314)  (833 314)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (834 314)  (834 314)  routing T_16_19.bnl_op_5 <X> T_16_19.lc_trk_g2_5
 (25 10)  (841 314)  (841 314)  routing T_16_19.rgt_op_6 <X> T_16_19.lc_trk_g2_6
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 314)  (849 314)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (853 314)  (853 314)  LC_5 Logic Functioning bit
 (45 10)  (861 314)  (861 314)  LC_5 Logic Functioning bit
 (50 10)  (866 314)  (866 314)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (868 314)  (868 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (3 11)  (819 315)  (819 315)  routing T_16_19.sp12_v_b_1 <X> T_16_19.sp12_h_l_22
 (9 11)  (825 315)  (825 315)  routing T_16_19.sp4_v_b_7 <X> T_16_19.sp4_v_t_42
 (14 11)  (830 315)  (830 315)  routing T_16_19.sp4_h_l_17 <X> T_16_19.lc_trk_g2_4
 (15 11)  (831 315)  (831 315)  routing T_16_19.sp4_h_l_17 <X> T_16_19.lc_trk_g2_4
 (16 11)  (832 315)  (832 315)  routing T_16_19.sp4_h_l_17 <X> T_16_19.lc_trk_g2_4
 (17 11)  (833 315)  (833 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (834 315)  (834 315)  routing T_16_19.bnl_op_5 <X> T_16_19.lc_trk_g2_5
 (22 11)  (838 315)  (838 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (840 315)  (840 315)  routing T_16_19.rgt_op_6 <X> T_16_19.lc_trk_g2_6
 (27 11)  (843 315)  (843 315)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 315)  (844 315)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 315)  (847 315)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 315)  (852 315)  LC_5 Logic Functioning bit
 (45 11)  (861 315)  (861 315)  LC_5 Logic Functioning bit
 (47 11)  (863 315)  (863 315)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (3 12)  (819 316)  (819 316)  routing T_16_19.sp12_v_b_1 <X> T_16_19.sp12_h_r_1
 (5 12)  (821 316)  (821 316)  routing T_16_19.sp4_v_b_9 <X> T_16_19.sp4_h_r_9
 (14 12)  (830 316)  (830 316)  routing T_16_19.sp4_h_r_40 <X> T_16_19.lc_trk_g3_0
 (27 12)  (843 316)  (843 316)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 316)  (844 316)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 316)  (845 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 316)  (847 316)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 316)  (850 316)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 316)  (851 316)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.input_2_6
 (36 12)  (852 316)  (852 316)  LC_6 Logic Functioning bit
 (37 12)  (853 316)  (853 316)  LC_6 Logic Functioning bit
 (45 12)  (861 316)  (861 316)  LC_6 Logic Functioning bit
 (3 13)  (819 317)  (819 317)  routing T_16_19.sp12_v_b_1 <X> T_16_19.sp12_h_r_1
 (6 13)  (822 317)  (822 317)  routing T_16_19.sp4_v_b_9 <X> T_16_19.sp4_h_r_9
 (14 13)  (830 317)  (830 317)  routing T_16_19.sp4_h_r_40 <X> T_16_19.lc_trk_g3_0
 (15 13)  (831 317)  (831 317)  routing T_16_19.sp4_h_r_40 <X> T_16_19.lc_trk_g3_0
 (16 13)  (832 317)  (832 317)  routing T_16_19.sp4_h_r_40 <X> T_16_19.lc_trk_g3_0
 (17 13)  (833 317)  (833 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (838 317)  (838 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (839 317)  (839 317)  routing T_16_19.sp4_h_l_15 <X> T_16_19.lc_trk_g3_2
 (24 13)  (840 317)  (840 317)  routing T_16_19.sp4_h_l_15 <X> T_16_19.lc_trk_g3_2
 (25 13)  (841 317)  (841 317)  routing T_16_19.sp4_h_l_15 <X> T_16_19.lc_trk_g3_2
 (26 13)  (842 317)  (842 317)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 317)  (843 317)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 317)  (845 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 317)  (848 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (37 13)  (853 317)  (853 317)  LC_6 Logic Functioning bit
 (45 13)  (861 317)  (861 317)  LC_6 Logic Functioning bit
 (46 13)  (862 317)  (862 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (816 318)  (816 318)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 318)  (817 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 318)  (830 318)  routing T_16_19.bnl_op_4 <X> T_16_19.lc_trk_g3_4
 (15 14)  (831 318)  (831 318)  routing T_16_19.sp4_h_l_16 <X> T_16_19.lc_trk_g3_5
 (16 14)  (832 318)  (832 318)  routing T_16_19.sp4_h_l_16 <X> T_16_19.lc_trk_g3_5
 (17 14)  (833 318)  (833 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (26 14)  (842 318)  (842 318)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 318)  (843 318)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 318)  (845 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 318)  (846 318)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 318)  (848 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 318)  (850 318)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 318)  (853 318)  LC_7 Logic Functioning bit
 (41 14)  (857 318)  (857 318)  LC_7 Logic Functioning bit
 (42 14)  (858 318)  (858 318)  LC_7 Logic Functioning bit
 (43 14)  (859 318)  (859 318)  LC_7 Logic Functioning bit
 (0 15)  (816 319)  (816 319)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (14 15)  (830 319)  (830 319)  routing T_16_19.bnl_op_4 <X> T_16_19.lc_trk_g3_4
 (17 15)  (833 319)  (833 319)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (834 319)  (834 319)  routing T_16_19.sp4_h_l_16 <X> T_16_19.lc_trk_g3_5
 (22 15)  (838 319)  (838 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (839 319)  (839 319)  routing T_16_19.sp4_h_r_30 <X> T_16_19.lc_trk_g3_6
 (24 15)  (840 319)  (840 319)  routing T_16_19.sp4_h_r_30 <X> T_16_19.lc_trk_g3_6
 (25 15)  (841 319)  (841 319)  routing T_16_19.sp4_h_r_30 <X> T_16_19.lc_trk_g3_6
 (27 15)  (843 319)  (843 319)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 319)  (845 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 319)  (846 319)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 319)  (847 319)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 319)  (848 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (849 319)  (849 319)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.input_2_7
 (34 15)  (850 319)  (850 319)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.input_2_7
 (36 15)  (852 319)  (852 319)  LC_7 Logic Functioning bit
 (38 15)  (854 319)  (854 319)  LC_7 Logic Functioning bit
 (41 15)  (857 319)  (857 319)  LC_7 Logic Functioning bit
 (42 15)  (858 319)  (858 319)  LC_7 Logic Functioning bit
 (43 15)  (859 319)  (859 319)  LC_7 Logic Functioning bit


LogicTile_17_19

 (0 0)  (874 304)  (874 304)  Negative Clock bit

 (12 0)  (886 304)  (886 304)  routing T_17_19.sp4_v_b_8 <X> T_17_19.sp4_h_r_2
 (14 0)  (888 304)  (888 304)  routing T_17_19.wire_logic_cluster/lc_0/out <X> T_17_19.lc_trk_g0_0
 (29 0)  (903 304)  (903 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 304)  (904 304)  routing T_17_19.lc_trk_g0_5 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 304)  (906 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 304)  (907 304)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 304)  (908 304)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 304)  (910 304)  LC_0 Logic Functioning bit
 (38 0)  (912 304)  (912 304)  LC_0 Logic Functioning bit
 (45 0)  (919 304)  (919 304)  LC_0 Logic Functioning bit
 (11 1)  (885 305)  (885 305)  routing T_17_19.sp4_v_b_8 <X> T_17_19.sp4_h_r_2
 (13 1)  (887 305)  (887 305)  routing T_17_19.sp4_v_b_8 <X> T_17_19.sp4_h_r_2
 (17 1)  (891 305)  (891 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (896 305)  (896 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 305)  (897 305)  routing T_17_19.sp4_v_b_18 <X> T_17_19.lc_trk_g0_2
 (24 1)  (898 305)  (898 305)  routing T_17_19.sp4_v_b_18 <X> T_17_19.lc_trk_g0_2
 (26 1)  (900 305)  (900 305)  routing T_17_19.lc_trk_g0_2 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 305)  (903 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (41 1)  (915 305)  (915 305)  LC_0 Logic Functioning bit
 (43 1)  (917 305)  (917 305)  LC_0 Logic Functioning bit
 (45 1)  (919 305)  (919 305)  LC_0 Logic Functioning bit
 (47 1)  (921 305)  (921 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (12 2)  (886 306)  (886 306)  routing T_17_19.sp4_h_r_11 <X> T_17_19.sp4_h_l_39
 (14 2)  (888 306)  (888 306)  routing T_17_19.lft_op_4 <X> T_17_19.lc_trk_g0_4
 (15 2)  (889 306)  (889 306)  routing T_17_19.sp4_h_r_13 <X> T_17_19.lc_trk_g0_5
 (16 2)  (890 306)  (890 306)  routing T_17_19.sp4_h_r_13 <X> T_17_19.lc_trk_g0_5
 (17 2)  (891 306)  (891 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (892 306)  (892 306)  routing T_17_19.sp4_h_r_13 <X> T_17_19.lc_trk_g0_5
 (27 2)  (901 306)  (901 306)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 306)  (902 306)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 306)  (903 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 306)  (905 306)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 306)  (906 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 306)  (907 306)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (40 2)  (914 306)  (914 306)  LC_1 Logic Functioning bit
 (42 2)  (916 306)  (916 306)  LC_1 Logic Functioning bit
 (6 3)  (880 307)  (880 307)  routing T_17_19.sp4_h_r_0 <X> T_17_19.sp4_h_l_37
 (13 3)  (887 307)  (887 307)  routing T_17_19.sp4_h_r_11 <X> T_17_19.sp4_h_l_39
 (15 3)  (889 307)  (889 307)  routing T_17_19.lft_op_4 <X> T_17_19.lc_trk_g0_4
 (17 3)  (891 307)  (891 307)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (896 307)  (896 307)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (898 307)  (898 307)  routing T_17_19.bot_op_6 <X> T_17_19.lc_trk_g0_6
 (40 3)  (914 307)  (914 307)  LC_1 Logic Functioning bit
 (42 3)  (916 307)  (916 307)  LC_1 Logic Functioning bit
 (48 3)  (922 307)  (922 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (8 4)  (882 308)  (882 308)  routing T_17_19.sp4_v_b_4 <X> T_17_19.sp4_h_r_4
 (9 4)  (883 308)  (883 308)  routing T_17_19.sp4_v_b_4 <X> T_17_19.sp4_h_r_4
 (15 4)  (889 308)  (889 308)  routing T_17_19.sp12_h_r_1 <X> T_17_19.lc_trk_g1_1
 (17 4)  (891 308)  (891 308)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (892 308)  (892 308)  routing T_17_19.sp12_h_r_1 <X> T_17_19.lc_trk_g1_1
 (21 4)  (895 308)  (895 308)  routing T_17_19.wire_logic_cluster/lc_3/out <X> T_17_19.lc_trk_g1_3
 (22 4)  (896 308)  (896 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (901 308)  (901 308)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 308)  (902 308)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 308)  (903 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 308)  (905 308)  routing T_17_19.lc_trk_g0_5 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 308)  (906 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (910 308)  (910 308)  LC_2 Logic Functioning bit
 (45 4)  (919 308)  (919 308)  LC_2 Logic Functioning bit
 (50 4)  (924 308)  (924 308)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (878 309)  (878 309)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_h_r_3
 (6 5)  (880 309)  (880 309)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_h_r_3
 (11 5)  (885 309)  (885 309)  routing T_17_19.sp4_h_l_40 <X> T_17_19.sp4_h_r_5
 (15 5)  (889 309)  (889 309)  routing T_17_19.bot_op_0 <X> T_17_19.lc_trk_g1_0
 (17 5)  (891 309)  (891 309)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (892 309)  (892 309)  routing T_17_19.sp12_h_r_1 <X> T_17_19.lc_trk_g1_1
 (29 5)  (903 309)  (903 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 309)  (904 309)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (910 309)  (910 309)  LC_2 Logic Functioning bit
 (38 5)  (912 309)  (912 309)  LC_2 Logic Functioning bit
 (39 5)  (913 309)  (913 309)  LC_2 Logic Functioning bit
 (45 5)  (919 309)  (919 309)  LC_2 Logic Functioning bit
 (53 5)  (927 309)  (927 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (26 6)  (900 310)  (900 310)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 310)  (901 310)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 310)  (903 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 310)  (906 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 310)  (907 310)  routing T_17_19.lc_trk_g2_0 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 310)  (909 310)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.input_2_3
 (37 6)  (911 310)  (911 310)  LC_3 Logic Functioning bit
 (45 6)  (919 310)  (919 310)  LC_3 Logic Functioning bit
 (47 6)  (921 310)  (921 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (27 7)  (901 311)  (901 311)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 311)  (902 311)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 311)  (903 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 311)  (904 311)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 311)  (906 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (907 311)  (907 311)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.input_2_3
 (36 7)  (910 311)  (910 311)  LC_3 Logic Functioning bit
 (38 7)  (912 311)  (912 311)  LC_3 Logic Functioning bit
 (41 7)  (915 311)  (915 311)  LC_3 Logic Functioning bit
 (45 7)  (919 311)  (919 311)  LC_3 Logic Functioning bit
 (12 8)  (886 312)  (886 312)  routing T_17_19.sp4_v_b_2 <X> T_17_19.sp4_h_r_8
 (14 8)  (888 312)  (888 312)  routing T_17_19.bnl_op_0 <X> T_17_19.lc_trk_g2_0
 (25 8)  (899 312)  (899 312)  routing T_17_19.sp4_h_r_34 <X> T_17_19.lc_trk_g2_2
 (26 8)  (900 312)  (900 312)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 312)  (901 312)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 312)  (902 312)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 312)  (903 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 312)  (904 312)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 312)  (906 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 312)  (908 312)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (38 8)  (912 312)  (912 312)  LC_4 Logic Functioning bit
 (39 8)  (913 312)  (913 312)  LC_4 Logic Functioning bit
 (40 8)  (914 312)  (914 312)  LC_4 Logic Functioning bit
 (41 8)  (915 312)  (915 312)  LC_4 Logic Functioning bit
 (45 8)  (919 312)  (919 312)  LC_4 Logic Functioning bit
 (47 8)  (921 312)  (921 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (925 312)  (925 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (9 9)  (883 313)  (883 313)  routing T_17_19.sp4_v_t_42 <X> T_17_19.sp4_v_b_7
 (11 9)  (885 313)  (885 313)  routing T_17_19.sp4_v_b_2 <X> T_17_19.sp4_h_r_8
 (13 9)  (887 313)  (887 313)  routing T_17_19.sp4_v_b_2 <X> T_17_19.sp4_h_r_8
 (14 9)  (888 313)  (888 313)  routing T_17_19.bnl_op_0 <X> T_17_19.lc_trk_g2_0
 (17 9)  (891 313)  (891 313)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (896 313)  (896 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (897 313)  (897 313)  routing T_17_19.sp4_h_r_34 <X> T_17_19.lc_trk_g2_2
 (24 9)  (898 313)  (898 313)  routing T_17_19.sp4_h_r_34 <X> T_17_19.lc_trk_g2_2
 (26 9)  (900 313)  (900 313)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 313)  (903 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (906 313)  (906 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (908 313)  (908 313)  routing T_17_19.lc_trk_g1_1 <X> T_17_19.input_2_4
 (38 9)  (912 313)  (912 313)  LC_4 Logic Functioning bit
 (40 9)  (914 313)  (914 313)  LC_4 Logic Functioning bit
 (41 9)  (915 313)  (915 313)  LC_4 Logic Functioning bit
 (44 9)  (918 313)  (918 313)  LC_4 Logic Functioning bit
 (45 9)  (919 313)  (919 313)  LC_4 Logic Functioning bit
 (5 10)  (879 314)  (879 314)  routing T_17_19.sp4_v_t_43 <X> T_17_19.sp4_h_l_43
 (14 10)  (888 314)  (888 314)  routing T_17_19.sp4_h_r_44 <X> T_17_19.lc_trk_g2_4
 (17 10)  (891 314)  (891 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 314)  (892 314)  routing T_17_19.wire_logic_cluster/lc_5/out <X> T_17_19.lc_trk_g2_5
 (21 10)  (895 314)  (895 314)  routing T_17_19.wire_logic_cluster/lc_7/out <X> T_17_19.lc_trk_g2_7
 (22 10)  (896 314)  (896 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (899 314)  (899 314)  routing T_17_19.sp4_h_r_38 <X> T_17_19.lc_trk_g2_6
 (27 10)  (901 314)  (901 314)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 314)  (902 314)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 314)  (903 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 314)  (904 314)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 314)  (905 314)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 314)  (906 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 314)  (910 314)  LC_5 Logic Functioning bit
 (38 10)  (912 314)  (912 314)  LC_5 Logic Functioning bit
 (45 10)  (919 314)  (919 314)  LC_5 Logic Functioning bit
 (46 10)  (920 314)  (920 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (6 11)  (880 315)  (880 315)  routing T_17_19.sp4_v_t_43 <X> T_17_19.sp4_h_l_43
 (14 11)  (888 315)  (888 315)  routing T_17_19.sp4_h_r_44 <X> T_17_19.lc_trk_g2_4
 (15 11)  (889 315)  (889 315)  routing T_17_19.sp4_h_r_44 <X> T_17_19.lc_trk_g2_4
 (16 11)  (890 315)  (890 315)  routing T_17_19.sp4_h_r_44 <X> T_17_19.lc_trk_g2_4
 (17 11)  (891 315)  (891 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (896 315)  (896 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (897 315)  (897 315)  routing T_17_19.sp4_h_r_38 <X> T_17_19.lc_trk_g2_6
 (24 11)  (898 315)  (898 315)  routing T_17_19.sp4_h_r_38 <X> T_17_19.lc_trk_g2_6
 (27 11)  (901 315)  (901 315)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 315)  (903 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 315)  (905 315)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (45 11)  (919 315)  (919 315)  LC_5 Logic Functioning bit
 (46 11)  (920 315)  (920 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (4 12)  (878 316)  (878 316)  routing T_17_19.sp4_h_l_44 <X> T_17_19.sp4_v_b_9
 (5 12)  (879 316)  (879 316)  routing T_17_19.sp4_h_l_43 <X> T_17_19.sp4_h_r_9
 (11 12)  (885 316)  (885 316)  routing T_17_19.sp4_h_r_6 <X> T_17_19.sp4_v_b_11
 (14 12)  (888 316)  (888 316)  routing T_17_19.wire_logic_cluster/lc_0/out <X> T_17_19.lc_trk_g3_0
 (15 12)  (889 316)  (889 316)  routing T_17_19.sp4_h_r_25 <X> T_17_19.lc_trk_g3_1
 (16 12)  (890 316)  (890 316)  routing T_17_19.sp4_h_r_25 <X> T_17_19.lc_trk_g3_1
 (17 12)  (891 316)  (891 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (899 316)  (899 316)  routing T_17_19.wire_logic_cluster/lc_2/out <X> T_17_19.lc_trk_g3_2
 (28 12)  (902 316)  (902 316)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 316)  (903 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 316)  (904 316)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 316)  (905 316)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 316)  (906 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 316)  (907 316)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 316)  (911 316)  LC_6 Logic Functioning bit
 (39 12)  (913 316)  (913 316)  LC_6 Logic Functioning bit
 (40 12)  (914 316)  (914 316)  LC_6 Logic Functioning bit
 (42 12)  (916 316)  (916 316)  LC_6 Logic Functioning bit
 (4 13)  (878 317)  (878 317)  routing T_17_19.sp4_h_l_43 <X> T_17_19.sp4_h_r_9
 (5 13)  (879 317)  (879 317)  routing T_17_19.sp4_h_l_44 <X> T_17_19.sp4_v_b_9
 (17 13)  (891 317)  (891 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (892 317)  (892 317)  routing T_17_19.sp4_h_r_25 <X> T_17_19.lc_trk_g3_1
 (22 13)  (896 317)  (896 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (900 317)  (900 317)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 317)  (902 317)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 317)  (903 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 317)  (904 317)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (40 13)  (914 317)  (914 317)  LC_6 Logic Functioning bit
 (42 13)  (916 317)  (916 317)  LC_6 Logic Functioning bit
 (0 14)  (874 318)  (874 318)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 318)  (875 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 318)  (888 318)  routing T_17_19.wire_logic_cluster/lc_4/out <X> T_17_19.lc_trk_g3_4
 (16 14)  (890 318)  (890 318)  routing T_17_19.sp4_v_t_16 <X> T_17_19.lc_trk_g3_5
 (17 14)  (891 318)  (891 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (892 318)  (892 318)  routing T_17_19.sp4_v_t_16 <X> T_17_19.lc_trk_g3_5
 (29 14)  (903 318)  (903 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 318)  (904 318)  routing T_17_19.lc_trk_g0_4 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 318)  (905 318)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 318)  (906 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 318)  (907 318)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 318)  (910 318)  LC_7 Logic Functioning bit
 (38 14)  (912 318)  (912 318)  LC_7 Logic Functioning bit
 (45 14)  (919 318)  (919 318)  LC_7 Logic Functioning bit
 (52 14)  (926 318)  (926 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (874 319)  (874 319)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/s_r
 (4 15)  (878 319)  (878 319)  routing T_17_19.sp4_h_r_1 <X> T_17_19.sp4_h_l_44
 (6 15)  (880 319)  (880 319)  routing T_17_19.sp4_h_r_1 <X> T_17_19.sp4_h_l_44
 (10 15)  (884 319)  (884 319)  routing T_17_19.sp4_h_l_40 <X> T_17_19.sp4_v_t_47
 (17 15)  (891 319)  (891 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (31 15)  (905 319)  (905 319)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 319)  (910 319)  LC_7 Logic Functioning bit
 (38 15)  (912 319)  (912 319)  LC_7 Logic Functioning bit
 (45 15)  (919 319)  (919 319)  LC_7 Logic Functioning bit


LogicTile_18_19

 (4 0)  (932 304)  (932 304)  routing T_18_19.sp4_h_l_37 <X> T_18_19.sp4_v_b_0
 (21 0)  (949 304)  (949 304)  routing T_18_19.sp4_v_b_11 <X> T_18_19.lc_trk_g0_3
 (22 0)  (950 304)  (950 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (951 304)  (951 304)  routing T_18_19.sp4_v_b_11 <X> T_18_19.lc_trk_g0_3
 (5 1)  (933 305)  (933 305)  routing T_18_19.sp4_h_l_37 <X> T_18_19.sp4_v_b_0
 (21 1)  (949 305)  (949 305)  routing T_18_19.sp4_v_b_11 <X> T_18_19.lc_trk_g0_3
 (22 1)  (950 305)  (950 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (951 305)  (951 305)  routing T_18_19.sp4_h_r_2 <X> T_18_19.lc_trk_g0_2
 (24 1)  (952 305)  (952 305)  routing T_18_19.sp4_h_r_2 <X> T_18_19.lc_trk_g0_2
 (25 1)  (953 305)  (953 305)  routing T_18_19.sp4_h_r_2 <X> T_18_19.lc_trk_g0_2
 (1 2)  (929 306)  (929 306)  routing T_18_19.glb_netwk_5 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (2 2)  (930 306)  (930 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (11 2)  (939 306)  (939 306)  routing T_18_19.sp4_v_b_11 <X> T_18_19.sp4_v_t_39
 (25 2)  (953 306)  (953 306)  routing T_18_19.bnr_op_6 <X> T_18_19.lc_trk_g0_6
 (27 2)  (955 306)  (955 306)  routing T_18_19.lc_trk_g1_1 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 306)  (957 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 306)  (959 306)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 306)  (960 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 306)  (962 306)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 306)  (964 306)  LC_1 Logic Functioning bit
 (38 2)  (966 306)  (966 306)  LC_1 Logic Functioning bit
 (46 2)  (974 306)  (974 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (928 307)  (928 307)  routing T_18_19.glb_netwk_5 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (12 3)  (940 307)  (940 307)  routing T_18_19.sp4_v_b_11 <X> T_18_19.sp4_v_t_39
 (22 3)  (950 307)  (950 307)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (953 307)  (953 307)  routing T_18_19.bnr_op_6 <X> T_18_19.lc_trk_g0_6
 (31 3)  (959 307)  (959 307)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 307)  (964 307)  LC_1 Logic Functioning bit
 (38 3)  (966 307)  (966 307)  LC_1 Logic Functioning bit
 (1 4)  (929 308)  (929 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (5 4)  (933 308)  (933 308)  routing T_18_19.sp4_v_b_9 <X> T_18_19.sp4_h_r_3
 (17 4)  (945 308)  (945 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (950 308)  (950 308)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (952 308)  (952 308)  routing T_18_19.top_op_3 <X> T_18_19.lc_trk_g1_3
 (28 4)  (956 308)  (956 308)  routing T_18_19.lc_trk_g2_1 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 308)  (957 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 308)  (960 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 308)  (961 308)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 308)  (962 308)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 308)  (964 308)  LC_2 Logic Functioning bit
 (38 4)  (966 308)  (966 308)  LC_2 Logic Functioning bit
 (40 4)  (968 308)  (968 308)  LC_2 Logic Functioning bit
 (42 4)  (970 308)  (970 308)  LC_2 Logic Functioning bit
 (43 4)  (971 308)  (971 308)  LC_2 Logic Functioning bit
 (50 4)  (978 308)  (978 308)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (929 309)  (929 309)  routing T_18_19.lc_trk_g0_2 <X> T_18_19.wire_logic_cluster/lc_7/cen
 (4 5)  (932 309)  (932 309)  routing T_18_19.sp4_v_b_9 <X> T_18_19.sp4_h_r_3
 (6 5)  (934 309)  (934 309)  routing T_18_19.sp4_v_b_9 <X> T_18_19.sp4_h_r_3
 (8 5)  (936 309)  (936 309)  routing T_18_19.sp4_h_l_47 <X> T_18_19.sp4_v_b_4
 (9 5)  (937 309)  (937 309)  routing T_18_19.sp4_h_l_47 <X> T_18_19.sp4_v_b_4
 (10 5)  (938 309)  (938 309)  routing T_18_19.sp4_h_l_47 <X> T_18_19.sp4_v_b_4
 (18 5)  (946 309)  (946 309)  routing T_18_19.sp4_r_v_b_25 <X> T_18_19.lc_trk_g1_1
 (21 5)  (949 309)  (949 309)  routing T_18_19.top_op_3 <X> T_18_19.lc_trk_g1_3
 (26 5)  (954 309)  (954 309)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 309)  (955 309)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 309)  (956 309)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 309)  (957 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 309)  (959 309)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (965 309)  (965 309)  LC_2 Logic Functioning bit
 (39 5)  (967 309)  (967 309)  LC_2 Logic Functioning bit
 (40 5)  (968 309)  (968 309)  LC_2 Logic Functioning bit
 (42 5)  (970 309)  (970 309)  LC_2 Logic Functioning bit
 (43 5)  (971 309)  (971 309)  LC_2 Logic Functioning bit
 (17 6)  (945 310)  (945 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (950 310)  (950 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (29 6)  (957 310)  (957 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 310)  (958 310)  routing T_18_19.lc_trk_g0_6 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 310)  (959 310)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 310)  (960 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 310)  (962 310)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 310)  (964 310)  LC_3 Logic Functioning bit
 (37 6)  (965 310)  (965 310)  LC_3 Logic Functioning bit
 (39 6)  (967 310)  (967 310)  LC_3 Logic Functioning bit
 (43 6)  (971 310)  (971 310)  LC_3 Logic Functioning bit
 (45 6)  (973 310)  (973 310)  LC_3 Logic Functioning bit
 (46 6)  (974 310)  (974 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (975 310)  (975 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (978 310)  (978 310)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (946 311)  (946 311)  routing T_18_19.sp4_r_v_b_29 <X> T_18_19.lc_trk_g1_5
 (26 7)  (954 311)  (954 311)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 311)  (956 311)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 311)  (957 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 311)  (958 311)  routing T_18_19.lc_trk_g0_6 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (964 311)  (964 311)  LC_3 Logic Functioning bit
 (40 7)  (968 311)  (968 311)  LC_3 Logic Functioning bit
 (42 7)  (970 311)  (970 311)  LC_3 Logic Functioning bit
 (43 7)  (971 311)  (971 311)  LC_3 Logic Functioning bit
 (45 7)  (973 311)  (973 311)  LC_3 Logic Functioning bit
 (46 7)  (974 311)  (974 311)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (48 7)  (976 311)  (976 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (8 8)  (936 312)  (936 312)  routing T_18_19.sp4_v_b_7 <X> T_18_19.sp4_h_r_7
 (9 8)  (937 312)  (937 312)  routing T_18_19.sp4_v_b_7 <X> T_18_19.sp4_h_r_7
 (15 8)  (943 312)  (943 312)  routing T_18_19.sp4_h_r_25 <X> T_18_19.lc_trk_g2_1
 (16 8)  (944 312)  (944 312)  routing T_18_19.sp4_h_r_25 <X> T_18_19.lc_trk_g2_1
 (17 8)  (945 312)  (945 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (949 312)  (949 312)  routing T_18_19.wire_logic_cluster/lc_3/out <X> T_18_19.lc_trk_g2_3
 (22 8)  (950 312)  (950 312)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (28 8)  (956 312)  (956 312)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 312)  (957 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 312)  (960 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (964 312)  (964 312)  LC_4 Logic Functioning bit
 (38 8)  (966 312)  (966 312)  LC_4 Logic Functioning bit
 (41 8)  (969 312)  (969 312)  LC_4 Logic Functioning bit
 (43 8)  (971 312)  (971 312)  LC_4 Logic Functioning bit
 (11 9)  (939 313)  (939 313)  routing T_18_19.sp4_h_l_45 <X> T_18_19.sp4_h_r_8
 (18 9)  (946 313)  (946 313)  routing T_18_19.sp4_h_r_25 <X> T_18_19.lc_trk_g2_1
 (19 9)  (947 313)  (947 313)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (26 9)  (954 313)  (954 313)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 313)  (955 313)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 313)  (957 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 313)  (958 313)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 313)  (959 313)  routing T_18_19.lc_trk_g0_3 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (37 9)  (965 313)  (965 313)  LC_4 Logic Functioning bit
 (39 9)  (967 313)  (967 313)  LC_4 Logic Functioning bit
 (41 9)  (969 313)  (969 313)  LC_4 Logic Functioning bit
 (43 9)  (971 313)  (971 313)  LC_4 Logic Functioning bit
 (15 10)  (943 314)  (943 314)  routing T_18_19.tnr_op_5 <X> T_18_19.lc_trk_g2_5
 (17 10)  (945 314)  (945 314)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (950 314)  (950 314)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (952 314)  (952 314)  routing T_18_19.tnr_op_7 <X> T_18_19.lc_trk_g2_7
 (29 10)  (957 314)  (957 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 314)  (958 314)  routing T_18_19.lc_trk_g0_6 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 314)  (959 314)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 314)  (960 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 314)  (961 314)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 314)  (962 314)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 314)  (963 314)  routing T_18_19.lc_trk_g2_5 <X> T_18_19.input_2_5
 (36 10)  (964 314)  (964 314)  LC_5 Logic Functioning bit
 (37 10)  (965 314)  (965 314)  LC_5 Logic Functioning bit
 (39 10)  (967 314)  (967 314)  LC_5 Logic Functioning bit
 (43 10)  (971 314)  (971 314)  LC_5 Logic Functioning bit
 (45 10)  (973 314)  (973 314)  LC_5 Logic Functioning bit
 (51 10)  (979 314)  (979 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (936 315)  (936 315)  routing T_18_19.sp4_h_l_42 <X> T_18_19.sp4_v_t_42
 (22 11)  (950 315)  (950 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (951 315)  (951 315)  routing T_18_19.sp4_h_r_30 <X> T_18_19.lc_trk_g2_6
 (24 11)  (952 315)  (952 315)  routing T_18_19.sp4_h_r_30 <X> T_18_19.lc_trk_g2_6
 (25 11)  (953 315)  (953 315)  routing T_18_19.sp4_h_r_30 <X> T_18_19.lc_trk_g2_6
 (26 11)  (954 315)  (954 315)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 315)  (955 315)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 315)  (956 315)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 315)  (957 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 315)  (958 315)  routing T_18_19.lc_trk_g0_6 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 315)  (959 315)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 315)  (960 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (961 315)  (961 315)  routing T_18_19.lc_trk_g2_5 <X> T_18_19.input_2_5
 (37 11)  (965 315)  (965 315)  LC_5 Logic Functioning bit
 (39 11)  (967 315)  (967 315)  LC_5 Logic Functioning bit
 (45 11)  (973 315)  (973 315)  LC_5 Logic Functioning bit
 (51 11)  (979 315)  (979 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (5 12)  (933 316)  (933 316)  routing T_18_19.sp4_v_b_3 <X> T_18_19.sp4_h_r_9
 (17 12)  (945 316)  (945 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (950 316)  (950 316)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (952 316)  (952 316)  routing T_18_19.tnr_op_3 <X> T_18_19.lc_trk_g3_3
 (25 12)  (953 316)  (953 316)  routing T_18_19.sp4_h_r_34 <X> T_18_19.lc_trk_g3_2
 (26 12)  (954 316)  (954 316)  routing T_18_19.lc_trk_g0_6 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 316)  (955 316)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 316)  (956 316)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 316)  (957 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 316)  (959 316)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 316)  (960 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 316)  (961 316)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 316)  (962 316)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 316)  (964 316)  LC_6 Logic Functioning bit
 (37 12)  (965 316)  (965 316)  LC_6 Logic Functioning bit
 (39 12)  (967 316)  (967 316)  LC_6 Logic Functioning bit
 (43 12)  (971 316)  (971 316)  LC_6 Logic Functioning bit
 (45 12)  (973 316)  (973 316)  LC_6 Logic Functioning bit
 (4 13)  (932 317)  (932 317)  routing T_18_19.sp4_v_b_3 <X> T_18_19.sp4_h_r_9
 (6 13)  (934 317)  (934 317)  routing T_18_19.sp4_v_b_3 <X> T_18_19.sp4_h_r_9
 (18 13)  (946 317)  (946 317)  routing T_18_19.sp4_r_v_b_41 <X> T_18_19.lc_trk_g3_1
 (22 13)  (950 317)  (950 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (951 317)  (951 317)  routing T_18_19.sp4_h_r_34 <X> T_18_19.lc_trk_g3_2
 (24 13)  (952 317)  (952 317)  routing T_18_19.sp4_h_r_34 <X> T_18_19.lc_trk_g3_2
 (26 13)  (954 317)  (954 317)  routing T_18_19.lc_trk_g0_6 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 317)  (957 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 317)  (958 317)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (960 317)  (960 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (961 317)  (961 317)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.input_2_6
 (34 13)  (962 317)  (962 317)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.input_2_6
 (36 13)  (964 317)  (964 317)  LC_6 Logic Functioning bit
 (38 13)  (966 317)  (966 317)  LC_6 Logic Functioning bit
 (45 13)  (973 317)  (973 317)  LC_6 Logic Functioning bit
 (46 13)  (974 317)  (974 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (976 317)  (976 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (928 318)  (928 318)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 318)  (929 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (950 318)  (950 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (951 318)  (951 318)  routing T_18_19.sp4_h_r_31 <X> T_18_19.lc_trk_g3_7
 (24 14)  (952 318)  (952 318)  routing T_18_19.sp4_h_r_31 <X> T_18_19.lc_trk_g3_7
 (29 14)  (957 318)  (957 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 318)  (958 318)  routing T_18_19.lc_trk_g0_6 <X> T_18_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 318)  (959 318)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 318)  (960 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 318)  (961 318)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 318)  (963 318)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.input_2_7
 (36 14)  (964 318)  (964 318)  LC_7 Logic Functioning bit
 (37 14)  (965 318)  (965 318)  LC_7 Logic Functioning bit
 (39 14)  (967 318)  (967 318)  LC_7 Logic Functioning bit
 (43 14)  (971 318)  (971 318)  LC_7 Logic Functioning bit
 (45 14)  (973 318)  (973 318)  LC_7 Logic Functioning bit
 (51 14)  (979 318)  (979 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (53 14)  (981 318)  (981 318)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (928 319)  (928 319)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/s_r
 (5 15)  (933 319)  (933 319)  routing T_18_19.sp4_h_l_44 <X> T_18_19.sp4_v_t_44
 (14 15)  (942 319)  (942 319)  routing T_18_19.sp4_h_l_17 <X> T_18_19.lc_trk_g3_4
 (15 15)  (943 319)  (943 319)  routing T_18_19.sp4_h_l_17 <X> T_18_19.lc_trk_g3_4
 (16 15)  (944 319)  (944 319)  routing T_18_19.sp4_h_l_17 <X> T_18_19.lc_trk_g3_4
 (17 15)  (945 319)  (945 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (949 319)  (949 319)  routing T_18_19.sp4_h_r_31 <X> T_18_19.lc_trk_g3_7
 (26 15)  (954 319)  (954 319)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 319)  (955 319)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 319)  (956 319)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 319)  (957 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 319)  (958 319)  routing T_18_19.lc_trk_g0_6 <X> T_18_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 319)  (959 319)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 319)  (960 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (961 319)  (961 319)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.input_2_7
 (35 15)  (963 319)  (963 319)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.input_2_7
 (37 15)  (965 319)  (965 319)  LC_7 Logic Functioning bit
 (39 15)  (967 319)  (967 319)  LC_7 Logic Functioning bit
 (45 15)  (973 319)  (973 319)  LC_7 Logic Functioning bit
 (48 15)  (976 319)  (976 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_19_19

 (26 0)  (1008 304)  (1008 304)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (36 0)  (1018 304)  (1018 304)  LC_0 Logic Functioning bit
 (38 0)  (1020 304)  (1020 304)  LC_0 Logic Functioning bit
 (41 0)  (1023 304)  (1023 304)  LC_0 Logic Functioning bit
 (43 0)  (1025 304)  (1025 304)  LC_0 Logic Functioning bit
 (45 0)  (1027 304)  (1027 304)  LC_0 Logic Functioning bit
 (47 0)  (1029 304)  (1029 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (1009 305)  (1009 305)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 305)  (1010 305)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 305)  (1011 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (1019 305)  (1019 305)  LC_0 Logic Functioning bit
 (39 1)  (1021 305)  (1021 305)  LC_0 Logic Functioning bit
 (40 1)  (1022 305)  (1022 305)  LC_0 Logic Functioning bit
 (42 1)  (1024 305)  (1024 305)  LC_0 Logic Functioning bit
 (45 1)  (1027 305)  (1027 305)  LC_0 Logic Functioning bit
 (2 2)  (984 306)  (984 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (26 2)  (1008 306)  (1008 306)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (36 2)  (1018 306)  (1018 306)  LC_1 Logic Functioning bit
 (38 2)  (1020 306)  (1020 306)  LC_1 Logic Functioning bit
 (41 2)  (1023 306)  (1023 306)  LC_1 Logic Functioning bit
 (43 2)  (1025 306)  (1025 306)  LC_1 Logic Functioning bit
 (45 2)  (1027 306)  (1027 306)  LC_1 Logic Functioning bit
 (26 3)  (1008 307)  (1008 307)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 307)  (1010 307)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 307)  (1011 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (1019 307)  (1019 307)  LC_1 Logic Functioning bit
 (39 3)  (1021 307)  (1021 307)  LC_1 Logic Functioning bit
 (40 3)  (1022 307)  (1022 307)  LC_1 Logic Functioning bit
 (42 3)  (1024 307)  (1024 307)  LC_1 Logic Functioning bit
 (45 3)  (1027 307)  (1027 307)  LC_1 Logic Functioning bit
 (0 4)  (982 308)  (982 308)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_7/cen
 (1 4)  (983 308)  (983 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (8 4)  (990 308)  (990 308)  routing T_19_19.sp4_h_l_41 <X> T_19_19.sp4_h_r_4
 (32 4)  (1014 308)  (1014 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 308)  (1015 308)  routing T_19_19.lc_trk_g2_3 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 308)  (1018 308)  LC_2 Logic Functioning bit
 (37 4)  (1019 308)  (1019 308)  LC_2 Logic Functioning bit
 (38 4)  (1020 308)  (1020 308)  LC_2 Logic Functioning bit
 (39 4)  (1021 308)  (1021 308)  LC_2 Logic Functioning bit
 (45 4)  (1027 308)  (1027 308)  LC_2 Logic Functioning bit
 (0 5)  (982 309)  (982 309)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_7/cen
 (1 5)  (983 309)  (983 309)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_7/cen
 (5 5)  (987 309)  (987 309)  routing T_19_19.sp4_h_r_3 <X> T_19_19.sp4_v_b_3
 (8 5)  (990 309)  (990 309)  routing T_19_19.sp4_h_l_41 <X> T_19_19.sp4_v_b_4
 (9 5)  (991 309)  (991 309)  routing T_19_19.sp4_h_l_41 <X> T_19_19.sp4_v_b_4
 (31 5)  (1013 309)  (1013 309)  routing T_19_19.lc_trk_g2_3 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 309)  (1018 309)  LC_2 Logic Functioning bit
 (37 5)  (1019 309)  (1019 309)  LC_2 Logic Functioning bit
 (38 5)  (1020 309)  (1020 309)  LC_2 Logic Functioning bit
 (39 5)  (1021 309)  (1021 309)  LC_2 Logic Functioning bit
 (45 5)  (1027 309)  (1027 309)  LC_2 Logic Functioning bit
 (32 6)  (1014 310)  (1014 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 310)  (1015 310)  routing T_19_19.lc_trk_g2_2 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 310)  (1018 310)  LC_3 Logic Functioning bit
 (37 6)  (1019 310)  (1019 310)  LC_3 Logic Functioning bit
 (38 6)  (1020 310)  (1020 310)  LC_3 Logic Functioning bit
 (39 6)  (1021 310)  (1021 310)  LC_3 Logic Functioning bit
 (45 6)  (1027 310)  (1027 310)  LC_3 Logic Functioning bit
 (31 7)  (1013 311)  (1013 311)  routing T_19_19.lc_trk_g2_2 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 311)  (1018 311)  LC_3 Logic Functioning bit
 (37 7)  (1019 311)  (1019 311)  LC_3 Logic Functioning bit
 (38 7)  (1020 311)  (1020 311)  LC_3 Logic Functioning bit
 (39 7)  (1021 311)  (1021 311)  LC_3 Logic Functioning bit
 (45 7)  (1027 311)  (1027 311)  LC_3 Logic Functioning bit
 (8 8)  (990 312)  (990 312)  routing T_19_19.sp4_v_b_1 <X> T_19_19.sp4_h_r_7
 (9 8)  (991 312)  (991 312)  routing T_19_19.sp4_v_b_1 <X> T_19_19.sp4_h_r_7
 (10 8)  (992 312)  (992 312)  routing T_19_19.sp4_v_b_1 <X> T_19_19.sp4_h_r_7
 (22 8)  (1004 312)  (1004 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1005 312)  (1005 312)  routing T_19_19.sp4_v_t_30 <X> T_19_19.lc_trk_g2_3
 (24 8)  (1006 312)  (1006 312)  routing T_19_19.sp4_v_t_30 <X> T_19_19.lc_trk_g2_3
 (31 8)  (1013 312)  (1013 312)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 312)  (1014 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 312)  (1015 312)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 312)  (1016 312)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 312)  (1018 312)  LC_4 Logic Functioning bit
 (37 8)  (1019 312)  (1019 312)  LC_4 Logic Functioning bit
 (38 8)  (1020 312)  (1020 312)  LC_4 Logic Functioning bit
 (39 8)  (1021 312)  (1021 312)  LC_4 Logic Functioning bit
 (45 8)  (1027 312)  (1027 312)  LC_4 Logic Functioning bit
 (22 9)  (1004 313)  (1004 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1005 313)  (1005 313)  routing T_19_19.sp4_v_b_42 <X> T_19_19.lc_trk_g2_2
 (24 9)  (1006 313)  (1006 313)  routing T_19_19.sp4_v_b_42 <X> T_19_19.lc_trk_g2_2
 (31 9)  (1013 313)  (1013 313)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 313)  (1018 313)  LC_4 Logic Functioning bit
 (37 9)  (1019 313)  (1019 313)  LC_4 Logic Functioning bit
 (38 9)  (1020 313)  (1020 313)  LC_4 Logic Functioning bit
 (39 9)  (1021 313)  (1021 313)  LC_4 Logic Functioning bit
 (45 9)  (1027 313)  (1027 313)  LC_4 Logic Functioning bit
 (53 9)  (1035 313)  (1035 313)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (5 10)  (987 314)  (987 314)  routing T_19_19.sp4_v_t_37 <X> T_19_19.sp4_h_l_43
 (6 10)  (988 314)  (988 314)  routing T_19_19.sp4_h_l_36 <X> T_19_19.sp4_v_t_43
 (8 10)  (990 314)  (990 314)  routing T_19_19.sp4_v_t_36 <X> T_19_19.sp4_h_l_42
 (9 10)  (991 314)  (991 314)  routing T_19_19.sp4_v_t_36 <X> T_19_19.sp4_h_l_42
 (10 10)  (992 314)  (992 314)  routing T_19_19.sp4_v_t_36 <X> T_19_19.sp4_h_l_42
 (22 10)  (1004 314)  (1004 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (31 10)  (1013 314)  (1013 314)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 314)  (1014 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 314)  (1015 314)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 314)  (1018 314)  LC_5 Logic Functioning bit
 (37 10)  (1019 314)  (1019 314)  LC_5 Logic Functioning bit
 (38 10)  (1020 314)  (1020 314)  LC_5 Logic Functioning bit
 (39 10)  (1021 314)  (1021 314)  LC_5 Logic Functioning bit
 (45 10)  (1027 314)  (1027 314)  LC_5 Logic Functioning bit
 (53 10)  (1035 314)  (1035 314)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (4 11)  (986 315)  (986 315)  routing T_19_19.sp4_v_t_37 <X> T_19_19.sp4_h_l_43
 (6 11)  (988 315)  (988 315)  routing T_19_19.sp4_v_t_37 <X> T_19_19.sp4_h_l_43
 (17 11)  (999 315)  (999 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (1003 315)  (1003 315)  routing T_19_19.sp4_r_v_b_39 <X> T_19_19.lc_trk_g2_7
 (22 11)  (1004 315)  (1004 315)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (1005 315)  (1005 315)  routing T_19_19.sp12_v_t_21 <X> T_19_19.lc_trk_g2_6
 (25 11)  (1007 315)  (1007 315)  routing T_19_19.sp12_v_t_21 <X> T_19_19.lc_trk_g2_6
 (31 11)  (1013 315)  (1013 315)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 315)  (1018 315)  LC_5 Logic Functioning bit
 (37 11)  (1019 315)  (1019 315)  LC_5 Logic Functioning bit
 (38 11)  (1020 315)  (1020 315)  LC_5 Logic Functioning bit
 (39 11)  (1021 315)  (1021 315)  LC_5 Logic Functioning bit
 (45 11)  (1027 315)  (1027 315)  LC_5 Logic Functioning bit
 (9 12)  (991 316)  (991 316)  routing T_19_19.sp4_h_l_42 <X> T_19_19.sp4_h_r_10
 (10 12)  (992 316)  (992 316)  routing T_19_19.sp4_h_l_42 <X> T_19_19.sp4_h_r_10
 (22 12)  (1004 316)  (1004 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1005 316)  (1005 316)  routing T_19_19.sp4_h_r_27 <X> T_19_19.lc_trk_g3_3
 (24 12)  (1006 316)  (1006 316)  routing T_19_19.sp4_h_r_27 <X> T_19_19.lc_trk_g3_3
 (31 12)  (1013 316)  (1013 316)  routing T_19_19.lc_trk_g3_4 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 316)  (1014 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 316)  (1015 316)  routing T_19_19.lc_trk_g3_4 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 316)  (1016 316)  routing T_19_19.lc_trk_g3_4 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 316)  (1018 316)  LC_6 Logic Functioning bit
 (37 12)  (1019 316)  (1019 316)  LC_6 Logic Functioning bit
 (38 12)  (1020 316)  (1020 316)  LC_6 Logic Functioning bit
 (39 12)  (1021 316)  (1021 316)  LC_6 Logic Functioning bit
 (45 12)  (1027 316)  (1027 316)  LC_6 Logic Functioning bit
 (10 13)  (992 317)  (992 317)  routing T_19_19.sp4_h_r_5 <X> T_19_19.sp4_v_b_10
 (21 13)  (1003 317)  (1003 317)  routing T_19_19.sp4_h_r_27 <X> T_19_19.lc_trk_g3_3
 (36 13)  (1018 317)  (1018 317)  LC_6 Logic Functioning bit
 (37 13)  (1019 317)  (1019 317)  LC_6 Logic Functioning bit
 (38 13)  (1020 317)  (1020 317)  LC_6 Logic Functioning bit
 (39 13)  (1021 317)  (1021 317)  LC_6 Logic Functioning bit
 (45 13)  (1027 317)  (1027 317)  LC_6 Logic Functioning bit
 (51 13)  (1033 317)  (1033 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (982 318)  (982 318)  routing T_19_19.glb_netwk_4 <X> T_19_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 318)  (983 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (999 318)  (999 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (1007 318)  (1007 318)  routing T_19_19.sp4_v_b_38 <X> T_19_19.lc_trk_g3_6
 (31 14)  (1013 318)  (1013 318)  routing T_19_19.lc_trk_g2_4 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 318)  (1014 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 318)  (1015 318)  routing T_19_19.lc_trk_g2_4 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 318)  (1018 318)  LC_7 Logic Functioning bit
 (37 14)  (1019 318)  (1019 318)  LC_7 Logic Functioning bit
 (38 14)  (1020 318)  (1020 318)  LC_7 Logic Functioning bit
 (39 14)  (1021 318)  (1021 318)  LC_7 Logic Functioning bit
 (45 14)  (1027 318)  (1027 318)  LC_7 Logic Functioning bit
 (4 15)  (986 319)  (986 319)  routing T_19_19.sp4_h_r_1 <X> T_19_19.sp4_h_l_44
 (6 15)  (988 319)  (988 319)  routing T_19_19.sp4_h_r_1 <X> T_19_19.sp4_h_l_44
 (14 15)  (996 319)  (996 319)  routing T_19_19.sp4_r_v_b_44 <X> T_19_19.lc_trk_g3_4
 (17 15)  (999 319)  (999 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (1000 319)  (1000 319)  routing T_19_19.sp4_r_v_b_45 <X> T_19_19.lc_trk_g3_5
 (22 15)  (1004 319)  (1004 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1005 319)  (1005 319)  routing T_19_19.sp4_v_b_38 <X> T_19_19.lc_trk_g3_6
 (25 15)  (1007 319)  (1007 319)  routing T_19_19.sp4_v_b_38 <X> T_19_19.lc_trk_g3_6
 (36 15)  (1018 319)  (1018 319)  LC_7 Logic Functioning bit
 (37 15)  (1019 319)  (1019 319)  LC_7 Logic Functioning bit
 (38 15)  (1020 319)  (1020 319)  LC_7 Logic Functioning bit
 (39 15)  (1021 319)  (1021 319)  LC_7 Logic Functioning bit
 (45 15)  (1027 319)  (1027 319)  LC_7 Logic Functioning bit
 (47 15)  (1029 319)  (1029 319)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_20_19

 (14 0)  (1050 304)  (1050 304)  routing T_20_19.sp4_v_b_8 <X> T_20_19.lc_trk_g0_0
 (15 0)  (1051 304)  (1051 304)  routing T_20_19.sp4_h_r_1 <X> T_20_19.lc_trk_g0_1
 (16 0)  (1052 304)  (1052 304)  routing T_20_19.sp4_h_r_1 <X> T_20_19.lc_trk_g0_1
 (17 0)  (1053 304)  (1053 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (1057 304)  (1057 304)  routing T_20_19.wire_logic_cluster/lc_3/out <X> T_20_19.lc_trk_g0_3
 (22 0)  (1058 304)  (1058 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1061 304)  (1061 304)  routing T_20_19.wire_logic_cluster/lc_2/out <X> T_20_19.lc_trk_g0_2
 (29 0)  (1065 304)  (1065 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (37 0)  (1073 304)  (1073 304)  LC_0 Logic Functioning bit
 (39 0)  (1075 304)  (1075 304)  LC_0 Logic Functioning bit
 (40 0)  (1076 304)  (1076 304)  LC_0 Logic Functioning bit
 (42 0)  (1078 304)  (1078 304)  LC_0 Logic Functioning bit
 (46 0)  (1082 304)  (1082 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (1050 305)  (1050 305)  routing T_20_19.sp4_v_b_8 <X> T_20_19.lc_trk_g0_0
 (16 1)  (1052 305)  (1052 305)  routing T_20_19.sp4_v_b_8 <X> T_20_19.lc_trk_g0_0
 (17 1)  (1053 305)  (1053 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (1054 305)  (1054 305)  routing T_20_19.sp4_h_r_1 <X> T_20_19.lc_trk_g0_1
 (22 1)  (1058 305)  (1058 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (1063 305)  (1063 305)  routing T_20_19.lc_trk_g3_1 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 305)  (1064 305)  routing T_20_19.lc_trk_g3_1 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 305)  (1065 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (1 2)  (1037 306)  (1037 306)  routing T_20_19.glb_netwk_5 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 306)  (1038 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (1044 306)  (1044 306)  routing T_20_19.sp4_h_r_5 <X> T_20_19.sp4_h_l_36
 (10 2)  (1046 306)  (1046 306)  routing T_20_19.sp4_h_r_5 <X> T_20_19.sp4_h_l_36
 (21 2)  (1057 306)  (1057 306)  routing T_20_19.sp12_h_l_4 <X> T_20_19.lc_trk_g0_7
 (22 2)  (1058 306)  (1058 306)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (1060 306)  (1060 306)  routing T_20_19.sp12_h_l_4 <X> T_20_19.lc_trk_g0_7
 (32 2)  (1068 306)  (1068 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 306)  (1072 306)  LC_1 Logic Functioning bit
 (37 2)  (1073 306)  (1073 306)  LC_1 Logic Functioning bit
 (38 2)  (1074 306)  (1074 306)  LC_1 Logic Functioning bit
 (39 2)  (1075 306)  (1075 306)  LC_1 Logic Functioning bit
 (45 2)  (1081 306)  (1081 306)  LC_1 Logic Functioning bit
 (0 3)  (1036 307)  (1036 307)  routing T_20_19.glb_netwk_5 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (21 3)  (1057 307)  (1057 307)  routing T_20_19.sp12_h_l_4 <X> T_20_19.lc_trk_g0_7
 (31 3)  (1067 307)  (1067 307)  routing T_20_19.lc_trk_g0_2 <X> T_20_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 307)  (1072 307)  LC_1 Logic Functioning bit
 (37 3)  (1073 307)  (1073 307)  LC_1 Logic Functioning bit
 (38 3)  (1074 307)  (1074 307)  LC_1 Logic Functioning bit
 (39 3)  (1075 307)  (1075 307)  LC_1 Logic Functioning bit
 (46 3)  (1082 307)  (1082 307)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (32 4)  (1068 308)  (1068 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 308)  (1072 308)  LC_2 Logic Functioning bit
 (37 4)  (1073 308)  (1073 308)  LC_2 Logic Functioning bit
 (38 4)  (1074 308)  (1074 308)  LC_2 Logic Functioning bit
 (39 4)  (1075 308)  (1075 308)  LC_2 Logic Functioning bit
 (45 4)  (1081 308)  (1081 308)  LC_2 Logic Functioning bit
 (31 5)  (1067 309)  (1067 309)  routing T_20_19.lc_trk_g0_3 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 309)  (1072 309)  LC_2 Logic Functioning bit
 (37 5)  (1073 309)  (1073 309)  LC_2 Logic Functioning bit
 (38 5)  (1074 309)  (1074 309)  LC_2 Logic Functioning bit
 (39 5)  (1075 309)  (1075 309)  LC_2 Logic Functioning bit
 (9 6)  (1045 310)  (1045 310)  routing T_20_19.sp4_v_b_4 <X> T_20_19.sp4_h_l_41
 (17 6)  (1053 310)  (1053 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (31 6)  (1067 310)  (1067 310)  routing T_20_19.lc_trk_g2_4 <X> T_20_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 310)  (1068 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 310)  (1069 310)  routing T_20_19.lc_trk_g2_4 <X> T_20_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 310)  (1072 310)  LC_3 Logic Functioning bit
 (37 6)  (1073 310)  (1073 310)  LC_3 Logic Functioning bit
 (38 6)  (1074 310)  (1074 310)  LC_3 Logic Functioning bit
 (39 6)  (1075 310)  (1075 310)  LC_3 Logic Functioning bit
 (45 6)  (1081 310)  (1081 310)  LC_3 Logic Functioning bit
 (18 7)  (1054 311)  (1054 311)  routing T_20_19.sp4_r_v_b_29 <X> T_20_19.lc_trk_g1_5
 (36 7)  (1072 311)  (1072 311)  LC_3 Logic Functioning bit
 (37 7)  (1073 311)  (1073 311)  LC_3 Logic Functioning bit
 (38 7)  (1074 311)  (1074 311)  LC_3 Logic Functioning bit
 (39 7)  (1075 311)  (1075 311)  LC_3 Logic Functioning bit
 (3 8)  (1039 312)  (1039 312)  routing T_20_19.sp12_h_r_1 <X> T_20_19.sp12_v_b_1
 (12 8)  (1048 312)  (1048 312)  routing T_20_19.sp4_h_l_40 <X> T_20_19.sp4_h_r_8
 (14 8)  (1050 312)  (1050 312)  routing T_20_19.sp4_h_r_40 <X> T_20_19.lc_trk_g2_0
 (15 8)  (1051 312)  (1051 312)  routing T_20_19.sp4_h_r_33 <X> T_20_19.lc_trk_g2_1
 (16 8)  (1052 312)  (1052 312)  routing T_20_19.sp4_h_r_33 <X> T_20_19.lc_trk_g2_1
 (17 8)  (1053 312)  (1053 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1054 312)  (1054 312)  routing T_20_19.sp4_h_r_33 <X> T_20_19.lc_trk_g2_1
 (28 8)  (1064 312)  (1064 312)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 312)  (1065 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 312)  (1066 312)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 312)  (1068 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 312)  (1069 312)  routing T_20_19.lc_trk_g2_1 <X> T_20_19.wire_logic_cluster/lc_4/in_3
 (40 8)  (1076 312)  (1076 312)  LC_4 Logic Functioning bit
 (42 8)  (1078 312)  (1078 312)  LC_4 Logic Functioning bit
 (3 9)  (1039 313)  (1039 313)  routing T_20_19.sp12_h_r_1 <X> T_20_19.sp12_v_b_1
 (13 9)  (1049 313)  (1049 313)  routing T_20_19.sp4_h_l_40 <X> T_20_19.sp4_h_r_8
 (14 9)  (1050 313)  (1050 313)  routing T_20_19.sp4_h_r_40 <X> T_20_19.lc_trk_g2_0
 (15 9)  (1051 313)  (1051 313)  routing T_20_19.sp4_h_r_40 <X> T_20_19.lc_trk_g2_0
 (16 9)  (1052 313)  (1052 313)  routing T_20_19.sp4_h_r_40 <X> T_20_19.lc_trk_g2_0
 (17 9)  (1053 313)  (1053 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (29 9)  (1065 313)  (1065 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 313)  (1066 313)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.wire_logic_cluster/lc_4/in_1
 (51 9)  (1087 313)  (1087 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (5 10)  (1041 314)  (1041 314)  routing T_20_19.sp4_v_b_6 <X> T_20_19.sp4_h_l_43
 (10 10)  (1046 314)  (1046 314)  routing T_20_19.sp4_v_b_2 <X> T_20_19.sp4_h_l_42
 (14 10)  (1050 314)  (1050 314)  routing T_20_19.sp4_h_r_44 <X> T_20_19.lc_trk_g2_4
 (15 10)  (1051 314)  (1051 314)  routing T_20_19.sp4_h_l_24 <X> T_20_19.lc_trk_g2_5
 (16 10)  (1052 314)  (1052 314)  routing T_20_19.sp4_h_l_24 <X> T_20_19.lc_trk_g2_5
 (17 10)  (1053 314)  (1053 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1054 314)  (1054 314)  routing T_20_19.sp4_h_l_24 <X> T_20_19.lc_trk_g2_5
 (19 10)  (1055 314)  (1055 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 10)  (1058 314)  (1058 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1059 314)  (1059 314)  routing T_20_19.sp4_h_r_31 <X> T_20_19.lc_trk_g2_7
 (24 10)  (1060 314)  (1060 314)  routing T_20_19.sp4_h_r_31 <X> T_20_19.lc_trk_g2_7
 (26 10)  (1062 314)  (1062 314)  routing T_20_19.lc_trk_g2_5 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 314)  (1063 314)  routing T_20_19.lc_trk_g3_1 <X> T_20_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 314)  (1064 314)  routing T_20_19.lc_trk_g3_1 <X> T_20_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 314)  (1065 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 314)  (1067 314)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 314)  (1068 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 314)  (1069 314)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 314)  (1070 314)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (42 10)  (1078 314)  (1078 314)  LC_5 Logic Functioning bit
 (50 10)  (1086 314)  (1086 314)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (1050 315)  (1050 315)  routing T_20_19.sp4_h_r_44 <X> T_20_19.lc_trk_g2_4
 (15 11)  (1051 315)  (1051 315)  routing T_20_19.sp4_h_r_44 <X> T_20_19.lc_trk_g2_4
 (16 11)  (1052 315)  (1052 315)  routing T_20_19.sp4_h_r_44 <X> T_20_19.lc_trk_g2_4
 (17 11)  (1053 315)  (1053 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (1057 315)  (1057 315)  routing T_20_19.sp4_h_r_31 <X> T_20_19.lc_trk_g2_7
 (28 11)  (1064 315)  (1064 315)  routing T_20_19.lc_trk_g2_5 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 315)  (1065 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (1072 315)  (1072 315)  LC_5 Logic Functioning bit
 (43 11)  (1079 315)  (1079 315)  LC_5 Logic Functioning bit
 (53 11)  (1089 315)  (1089 315)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (6 12)  (1042 316)  (1042 316)  routing T_20_19.sp4_h_r_4 <X> T_20_19.sp4_v_b_9
 (17 12)  (1053 316)  (1053 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1054 316)  (1054 316)  routing T_20_19.wire_logic_cluster/lc_1/out <X> T_20_19.lc_trk_g3_1
 (26 12)  (1062 316)  (1062 316)  routing T_20_19.lc_trk_g2_4 <X> T_20_19.wire_logic_cluster/lc_6/in_0
 (31 12)  (1067 316)  (1067 316)  routing T_20_19.lc_trk_g0_7 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 316)  (1068 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (40 12)  (1076 316)  (1076 316)  LC_6 Logic Functioning bit
 (42 12)  (1078 316)  (1078 316)  LC_6 Logic Functioning bit
 (6 13)  (1042 317)  (1042 317)  routing T_20_19.sp4_h_l_44 <X> T_20_19.sp4_h_r_9
 (8 13)  (1044 317)  (1044 317)  routing T_20_19.sp4_h_l_47 <X> T_20_19.sp4_v_b_10
 (9 13)  (1045 317)  (1045 317)  routing T_20_19.sp4_h_l_47 <X> T_20_19.sp4_v_b_10
 (28 13)  (1064 317)  (1064 317)  routing T_20_19.lc_trk_g2_4 <X> T_20_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 317)  (1065 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 317)  (1067 317)  routing T_20_19.lc_trk_g0_7 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (41 13)  (1077 317)  (1077 317)  LC_6 Logic Functioning bit
 (43 13)  (1079 317)  (1079 317)  LC_6 Logic Functioning bit
 (46 13)  (1082 317)  (1082 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (9 14)  (1045 318)  (1045 318)  routing T_20_19.sp4_h_r_7 <X> T_20_19.sp4_h_l_47
 (10 14)  (1046 318)  (1046 318)  routing T_20_19.sp4_h_r_7 <X> T_20_19.sp4_h_l_47
 (17 14)  (1053 318)  (1053 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (1062 318)  (1062 318)  routing T_20_19.lc_trk_g0_7 <X> T_20_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (1064 318)  (1064 318)  routing T_20_19.lc_trk_g2_0 <X> T_20_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 318)  (1065 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 318)  (1067 318)  routing T_20_19.lc_trk_g1_5 <X> T_20_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 318)  (1068 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 318)  (1070 318)  routing T_20_19.lc_trk_g1_5 <X> T_20_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 318)  (1072 318)  LC_7 Logic Functioning bit
 (38 14)  (1074 318)  (1074 318)  LC_7 Logic Functioning bit
 (40 14)  (1076 318)  (1076 318)  LC_7 Logic Functioning bit
 (41 14)  (1077 318)  (1077 318)  LC_7 Logic Functioning bit
 (42 14)  (1078 318)  (1078 318)  LC_7 Logic Functioning bit
 (43 14)  (1079 318)  (1079 318)  LC_7 Logic Functioning bit
 (47 14)  (1083 318)  (1083 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (18 15)  (1054 319)  (1054 319)  routing T_20_19.sp4_r_v_b_45 <X> T_20_19.lc_trk_g3_5
 (26 15)  (1062 319)  (1062 319)  routing T_20_19.lc_trk_g0_7 <X> T_20_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 319)  (1065 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (41 15)  (1077 319)  (1077 319)  LC_7 Logic Functioning bit
 (43 15)  (1079 319)  (1079 319)  LC_7 Logic Functioning bit


LogicTile_21_19

 (5 0)  (1095 304)  (1095 304)  routing T_21_19.sp4_v_t_37 <X> T_21_19.sp4_h_r_0
 (19 0)  (1109 304)  (1109 304)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (21 0)  (1111 304)  (1111 304)  routing T_21_19.wire_logic_cluster/lc_3/out <X> T_21_19.lc_trk_g0_3
 (22 0)  (1112 304)  (1112 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1115 304)  (1115 304)  routing T_21_19.bnr_op_2 <X> T_21_19.lc_trk_g0_2
 (26 0)  (1116 304)  (1116 304)  routing T_21_19.lc_trk_g0_6 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (1117 304)  (1117 304)  routing T_21_19.lc_trk_g1_4 <X> T_21_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 304)  (1119 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 304)  (1120 304)  routing T_21_19.lc_trk_g1_4 <X> T_21_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 304)  (1121 304)  routing T_21_19.lc_trk_g2_5 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 304)  (1122 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 304)  (1123 304)  routing T_21_19.lc_trk_g2_5 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (1127 304)  (1127 304)  LC_0 Logic Functioning bit
 (39 0)  (1129 304)  (1129 304)  LC_0 Logic Functioning bit
 (40 0)  (1130 304)  (1130 304)  LC_0 Logic Functioning bit
 (42 0)  (1132 304)  (1132 304)  LC_0 Logic Functioning bit
 (46 0)  (1136 304)  (1136 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (1093 305)  (1093 305)  routing T_21_19.sp12_h_l_23 <X> T_21_19.sp12_v_b_0
 (14 1)  (1104 305)  (1104 305)  routing T_21_19.sp4_h_r_0 <X> T_21_19.lc_trk_g0_0
 (15 1)  (1105 305)  (1105 305)  routing T_21_19.sp4_h_r_0 <X> T_21_19.lc_trk_g0_0
 (16 1)  (1106 305)  (1106 305)  routing T_21_19.sp4_h_r_0 <X> T_21_19.lc_trk_g0_0
 (17 1)  (1107 305)  (1107 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (1112 305)  (1112 305)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (1115 305)  (1115 305)  routing T_21_19.bnr_op_2 <X> T_21_19.lc_trk_g0_2
 (26 1)  (1116 305)  (1116 305)  routing T_21_19.lc_trk_g0_6 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 305)  (1119 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (1122 305)  (1122 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (1128 305)  (1128 305)  LC_0 Logic Functioning bit
 (41 1)  (1131 305)  (1131 305)  LC_0 Logic Functioning bit
 (43 1)  (1133 305)  (1133 305)  LC_0 Logic Functioning bit
 (1 2)  (1091 306)  (1091 306)  routing T_21_19.glb_netwk_5 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 306)  (1092 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (1095 306)  (1095 306)  routing T_21_19.sp4_v_t_43 <X> T_21_19.sp4_h_l_37
 (26 2)  (1116 306)  (1116 306)  routing T_21_19.lc_trk_g2_5 <X> T_21_19.wire_logic_cluster/lc_1/in_0
 (35 2)  (1125 306)  (1125 306)  routing T_21_19.lc_trk_g1_4 <X> T_21_19.input_2_1
 (37 2)  (1127 306)  (1127 306)  LC_1 Logic Functioning bit
 (42 2)  (1132 306)  (1132 306)  LC_1 Logic Functioning bit
 (46 2)  (1136 306)  (1136 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (1090 307)  (1090 307)  routing T_21_19.glb_netwk_5 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (1 3)  (1091 307)  (1091 307)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (4 3)  (1094 307)  (1094 307)  routing T_21_19.sp4_v_t_43 <X> T_21_19.sp4_h_l_37
 (6 3)  (1096 307)  (1096 307)  routing T_21_19.sp4_v_t_43 <X> T_21_19.sp4_h_l_37
 (16 3)  (1106 307)  (1106 307)  routing T_21_19.sp12_h_r_12 <X> T_21_19.lc_trk_g0_4
 (17 3)  (1107 307)  (1107 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (1112 307)  (1112 307)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1114 307)  (1114 307)  routing T_21_19.top_op_6 <X> T_21_19.lc_trk_g0_6
 (25 3)  (1115 307)  (1115 307)  routing T_21_19.top_op_6 <X> T_21_19.lc_trk_g0_6
 (28 3)  (1118 307)  (1118 307)  routing T_21_19.lc_trk_g2_5 <X> T_21_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 307)  (1119 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (1122 307)  (1122 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (1124 307)  (1124 307)  routing T_21_19.lc_trk_g1_4 <X> T_21_19.input_2_1
 (36 3)  (1126 307)  (1126 307)  LC_1 Logic Functioning bit
 (43 3)  (1133 307)  (1133 307)  LC_1 Logic Functioning bit
 (1 4)  (1091 308)  (1091 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (1104 308)  (1104 308)  routing T_21_19.wire_logic_cluster/lc_0/out <X> T_21_19.lc_trk_g1_0
 (26 4)  (1116 308)  (1116 308)  routing T_21_19.lc_trk_g0_4 <X> T_21_19.wire_logic_cluster/lc_2/in_0
 (32 4)  (1122 308)  (1122 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 308)  (1124 308)  routing T_21_19.lc_trk_g1_0 <X> T_21_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 308)  (1126 308)  LC_2 Logic Functioning bit
 (40 4)  (1130 308)  (1130 308)  LC_2 Logic Functioning bit
 (41 4)  (1131 308)  (1131 308)  LC_2 Logic Functioning bit
 (43 4)  (1133 308)  (1133 308)  LC_2 Logic Functioning bit
 (50 4)  (1140 308)  (1140 308)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1091 309)  (1091 309)  routing T_21_19.lc_trk_g0_2 <X> T_21_19.wire_logic_cluster/lc_7/cen
 (17 5)  (1107 309)  (1107 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (29 5)  (1119 309)  (1119 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (1127 309)  (1127 309)  LC_2 Logic Functioning bit
 (40 5)  (1130 309)  (1130 309)  LC_2 Logic Functioning bit
 (41 5)  (1131 309)  (1131 309)  LC_2 Logic Functioning bit
 (42 5)  (1132 309)  (1132 309)  LC_2 Logic Functioning bit
 (6 6)  (1096 310)  (1096 310)  routing T_21_19.sp4_h_l_47 <X> T_21_19.sp4_v_t_38
 (22 6)  (1112 310)  (1112 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1113 310)  (1113 310)  routing T_21_19.sp4_v_b_23 <X> T_21_19.lc_trk_g1_7
 (24 6)  (1114 310)  (1114 310)  routing T_21_19.sp4_v_b_23 <X> T_21_19.lc_trk_g1_7
 (27 6)  (1117 310)  (1117 310)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 310)  (1118 310)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 310)  (1119 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 310)  (1120 310)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 310)  (1122 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 310)  (1123 310)  routing T_21_19.lc_trk_g2_0 <X> T_21_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 310)  (1126 310)  LC_3 Logic Functioning bit
 (37 6)  (1127 310)  (1127 310)  LC_3 Logic Functioning bit
 (39 6)  (1129 310)  (1129 310)  LC_3 Logic Functioning bit
 (43 6)  (1133 310)  (1133 310)  LC_3 Logic Functioning bit
 (45 6)  (1135 310)  (1135 310)  LC_3 Logic Functioning bit
 (50 6)  (1140 310)  (1140 310)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (1143 310)  (1143 310)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (8 7)  (1098 311)  (1098 311)  routing T_21_19.sp4_h_l_41 <X> T_21_19.sp4_v_t_41
 (14 7)  (1104 311)  (1104 311)  routing T_21_19.sp4_h_r_4 <X> T_21_19.lc_trk_g1_4
 (15 7)  (1105 311)  (1105 311)  routing T_21_19.sp4_h_r_4 <X> T_21_19.lc_trk_g1_4
 (16 7)  (1106 311)  (1106 311)  routing T_21_19.sp4_h_r_4 <X> T_21_19.lc_trk_g1_4
 (17 7)  (1107 311)  (1107 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (26 7)  (1116 311)  (1116 311)  routing T_21_19.lc_trk_g0_3 <X> T_21_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 311)  (1119 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 311)  (1120 311)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (1126 311)  (1126 311)  LC_3 Logic Functioning bit
 (40 7)  (1130 311)  (1130 311)  LC_3 Logic Functioning bit
 (42 7)  (1132 311)  (1132 311)  LC_3 Logic Functioning bit
 (43 7)  (1133 311)  (1133 311)  LC_3 Logic Functioning bit
 (45 7)  (1135 311)  (1135 311)  LC_3 Logic Functioning bit
 (48 7)  (1138 311)  (1138 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (1141 311)  (1141 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (1104 312)  (1104 312)  routing T_21_19.bnl_op_0 <X> T_21_19.lc_trk_g2_0
 (15 8)  (1105 312)  (1105 312)  routing T_21_19.sp4_h_r_41 <X> T_21_19.lc_trk_g2_1
 (16 8)  (1106 312)  (1106 312)  routing T_21_19.sp4_h_r_41 <X> T_21_19.lc_trk_g2_1
 (17 8)  (1107 312)  (1107 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1108 312)  (1108 312)  routing T_21_19.sp4_h_r_41 <X> T_21_19.lc_trk_g2_1
 (25 8)  (1115 312)  (1115 312)  routing T_21_19.sp4_h_r_34 <X> T_21_19.lc_trk_g2_2
 (26 8)  (1116 312)  (1116 312)  routing T_21_19.lc_trk_g1_7 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (31 8)  (1121 312)  (1121 312)  routing T_21_19.lc_trk_g2_5 <X> T_21_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 312)  (1122 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 312)  (1123 312)  routing T_21_19.lc_trk_g2_5 <X> T_21_19.wire_logic_cluster/lc_4/in_3
 (38 8)  (1128 312)  (1128 312)  LC_4 Logic Functioning bit
 (39 8)  (1129 312)  (1129 312)  LC_4 Logic Functioning bit
 (41 8)  (1131 312)  (1131 312)  LC_4 Logic Functioning bit
 (43 8)  (1133 312)  (1133 312)  LC_4 Logic Functioning bit
 (8 9)  (1098 313)  (1098 313)  routing T_21_19.sp4_h_l_36 <X> T_21_19.sp4_v_b_7
 (9 9)  (1099 313)  (1099 313)  routing T_21_19.sp4_h_l_36 <X> T_21_19.sp4_v_b_7
 (10 9)  (1100 313)  (1100 313)  routing T_21_19.sp4_h_l_36 <X> T_21_19.sp4_v_b_7
 (14 9)  (1104 313)  (1104 313)  routing T_21_19.bnl_op_0 <X> T_21_19.lc_trk_g2_0
 (17 9)  (1107 313)  (1107 313)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (1108 313)  (1108 313)  routing T_21_19.sp4_h_r_41 <X> T_21_19.lc_trk_g2_1
 (22 9)  (1112 313)  (1112 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1113 313)  (1113 313)  routing T_21_19.sp4_h_r_34 <X> T_21_19.lc_trk_g2_2
 (24 9)  (1114 313)  (1114 313)  routing T_21_19.sp4_h_r_34 <X> T_21_19.lc_trk_g2_2
 (26 9)  (1116 313)  (1116 313)  routing T_21_19.lc_trk_g1_7 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 313)  (1117 313)  routing T_21_19.lc_trk_g1_7 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 313)  (1119 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (1122 313)  (1122 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (38 9)  (1128 313)  (1128 313)  LC_4 Logic Functioning bit
 (39 9)  (1129 313)  (1129 313)  LC_4 Logic Functioning bit
 (40 9)  (1130 313)  (1130 313)  LC_4 Logic Functioning bit
 (42 9)  (1132 313)  (1132 313)  LC_4 Logic Functioning bit
 (48 9)  (1138 313)  (1138 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (5 10)  (1095 314)  (1095 314)  routing T_21_19.sp4_v_t_43 <X> T_21_19.sp4_h_l_43
 (17 10)  (1107 314)  (1107 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (1115 314)  (1115 314)  routing T_21_19.sp4_h_r_46 <X> T_21_19.lc_trk_g2_6
 (26 10)  (1116 314)  (1116 314)  routing T_21_19.lc_trk_g2_5 <X> T_21_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (1119 314)  (1119 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 314)  (1122 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 314)  (1123 314)  routing T_21_19.lc_trk_g2_2 <X> T_21_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (1127 314)  (1127 314)  LC_5 Logic Functioning bit
 (39 10)  (1129 314)  (1129 314)  LC_5 Logic Functioning bit
 (47 10)  (1137 314)  (1137 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (6 11)  (1096 315)  (1096 315)  routing T_21_19.sp4_v_t_43 <X> T_21_19.sp4_h_l_43
 (10 11)  (1100 315)  (1100 315)  routing T_21_19.sp4_h_l_39 <X> T_21_19.sp4_v_t_42
 (14 11)  (1104 315)  (1104 315)  routing T_21_19.sp4_r_v_b_36 <X> T_21_19.lc_trk_g2_4
 (17 11)  (1107 315)  (1107 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (1108 315)  (1108 315)  routing T_21_19.sp4_r_v_b_37 <X> T_21_19.lc_trk_g2_5
 (22 11)  (1112 315)  (1112 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1113 315)  (1113 315)  routing T_21_19.sp4_h_r_46 <X> T_21_19.lc_trk_g2_6
 (24 11)  (1114 315)  (1114 315)  routing T_21_19.sp4_h_r_46 <X> T_21_19.lc_trk_g2_6
 (25 11)  (1115 315)  (1115 315)  routing T_21_19.sp4_h_r_46 <X> T_21_19.lc_trk_g2_6
 (28 11)  (1118 315)  (1118 315)  routing T_21_19.lc_trk_g2_5 <X> T_21_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 315)  (1119 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 315)  (1121 315)  routing T_21_19.lc_trk_g2_2 <X> T_21_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (1126 315)  (1126 315)  LC_5 Logic Functioning bit
 (37 11)  (1127 315)  (1127 315)  LC_5 Logic Functioning bit
 (38 11)  (1128 315)  (1128 315)  LC_5 Logic Functioning bit
 (39 11)  (1129 315)  (1129 315)  LC_5 Logic Functioning bit
 (40 11)  (1130 315)  (1130 315)  LC_5 Logic Functioning bit
 (42 11)  (1132 315)  (1132 315)  LC_5 Logic Functioning bit
 (9 12)  (1099 316)  (1099 316)  routing T_21_19.sp4_h_l_42 <X> T_21_19.sp4_h_r_10
 (10 12)  (1100 316)  (1100 316)  routing T_21_19.sp4_h_l_42 <X> T_21_19.sp4_h_r_10
 (12 12)  (1102 316)  (1102 316)  routing T_21_19.sp4_h_l_45 <X> T_21_19.sp4_h_r_11
 (13 12)  (1103 316)  (1103 316)  routing T_21_19.sp4_h_l_46 <X> T_21_19.sp4_v_b_11
 (21 12)  (1111 316)  (1111 316)  routing T_21_19.sp4_v_t_14 <X> T_21_19.lc_trk_g3_3
 (22 12)  (1112 316)  (1112 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1113 316)  (1113 316)  routing T_21_19.sp4_v_t_14 <X> T_21_19.lc_trk_g3_3
 (26 12)  (1116 316)  (1116 316)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.wire_logic_cluster/lc_6/in_0
 (31 12)  (1121 316)  (1121 316)  routing T_21_19.lc_trk_g2_5 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 316)  (1122 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 316)  (1123 316)  routing T_21_19.lc_trk_g2_5 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 316)  (1126 316)  LC_6 Logic Functioning bit
 (41 12)  (1131 316)  (1131 316)  LC_6 Logic Functioning bit
 (43 12)  (1133 316)  (1133 316)  LC_6 Logic Functioning bit
 (12 13)  (1102 317)  (1102 317)  routing T_21_19.sp4_h_l_46 <X> T_21_19.sp4_v_b_11
 (13 13)  (1103 317)  (1103 317)  routing T_21_19.sp4_h_l_45 <X> T_21_19.sp4_h_r_11
 (26 13)  (1116 317)  (1116 317)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 317)  (1118 317)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 317)  (1119 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (1122 317)  (1122 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (1127 317)  (1127 317)  LC_6 Logic Functioning bit
 (40 13)  (1130 317)  (1130 317)  LC_6 Logic Functioning bit
 (42 13)  (1132 317)  (1132 317)  LC_6 Logic Functioning bit
 (0 14)  (1090 318)  (1090 318)  routing T_21_19.glb_netwk_6 <X> T_21_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 318)  (1091 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (1112 318)  (1112 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1113 318)  (1113 318)  routing T_21_19.sp4_h_r_31 <X> T_21_19.lc_trk_g3_7
 (24 14)  (1114 318)  (1114 318)  routing T_21_19.sp4_h_r_31 <X> T_21_19.lc_trk_g3_7
 (28 14)  (1118 318)  (1118 318)  routing T_21_19.lc_trk_g2_4 <X> T_21_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 318)  (1119 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 318)  (1120 318)  routing T_21_19.lc_trk_g2_4 <X> T_21_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 318)  (1122 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 318)  (1123 318)  routing T_21_19.lc_trk_g3_3 <X> T_21_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 318)  (1124 318)  routing T_21_19.lc_trk_g3_3 <X> T_21_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 318)  (1127 318)  LC_7 Logic Functioning bit
 (39 14)  (1129 318)  (1129 318)  LC_7 Logic Functioning bit
 (40 14)  (1130 318)  (1130 318)  LC_7 Logic Functioning bit
 (41 14)  (1131 318)  (1131 318)  LC_7 Logic Functioning bit
 (42 14)  (1132 318)  (1132 318)  LC_7 Logic Functioning bit
 (50 14)  (1140 318)  (1140 318)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (1090 319)  (1090 319)  routing T_21_19.glb_netwk_6 <X> T_21_19.wire_logic_cluster/lc_7/s_r
 (21 15)  (1111 319)  (1111 319)  routing T_21_19.sp4_h_r_31 <X> T_21_19.lc_trk_g3_7
 (28 15)  (1118 319)  (1118 319)  routing T_21_19.lc_trk_g2_1 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 319)  (1119 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 319)  (1121 319)  routing T_21_19.lc_trk_g3_3 <X> T_21_19.wire_logic_cluster/lc_7/in_3
 (38 15)  (1128 319)  (1128 319)  LC_7 Logic Functioning bit
 (40 15)  (1130 319)  (1130 319)  LC_7 Logic Functioning bit
 (41 15)  (1131 319)  (1131 319)  LC_7 Logic Functioning bit
 (42 15)  (1132 319)  (1132 319)  LC_7 Logic Functioning bit
 (48 15)  (1138 319)  (1138 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_22_19

 (11 0)  (1155 304)  (1155 304)  routing T_22_19.sp4_h_l_45 <X> T_22_19.sp4_v_b_2
 (13 0)  (1157 304)  (1157 304)  routing T_22_19.sp4_h_l_45 <X> T_22_19.sp4_v_b_2
 (14 0)  (1158 304)  (1158 304)  routing T_22_19.wire_logic_cluster/lc_0/out <X> T_22_19.lc_trk_g0_0
 (21 0)  (1165 304)  (1165 304)  routing T_22_19.wire_logic_cluster/lc_3/out <X> T_22_19.lc_trk_g0_3
 (22 0)  (1166 304)  (1166 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (1170 304)  (1170 304)  routing T_22_19.lc_trk_g3_7 <X> T_22_19.wire_logic_cluster/lc_0/in_0
 (31 0)  (1175 304)  (1175 304)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 304)  (1176 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 304)  (1177 304)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (1184 304)  (1184 304)  LC_0 Logic Functioning bit
 (42 0)  (1186 304)  (1186 304)  LC_0 Logic Functioning bit
 (12 1)  (1156 305)  (1156 305)  routing T_22_19.sp4_h_l_45 <X> T_22_19.sp4_v_b_2
 (17 1)  (1161 305)  (1161 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1166 305)  (1166 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1169 305)  (1169 305)  routing T_22_19.sp4_r_v_b_33 <X> T_22_19.lc_trk_g0_2
 (26 1)  (1170 305)  (1170 305)  routing T_22_19.lc_trk_g3_7 <X> T_22_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 305)  (1171 305)  routing T_22_19.lc_trk_g3_7 <X> T_22_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 305)  (1172 305)  routing T_22_19.lc_trk_g3_7 <X> T_22_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 305)  (1173 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 305)  (1175 305)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.wire_logic_cluster/lc_0/in_3
 (41 1)  (1185 305)  (1185 305)  LC_0 Logic Functioning bit
 (43 1)  (1187 305)  (1187 305)  LC_0 Logic Functioning bit
 (51 1)  (1195 305)  (1195 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (1145 306)  (1145 306)  routing T_22_19.glb_netwk_5 <X> T_22_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 306)  (1146 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (17 2)  (1161 306)  (1161 306)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (1162 306)  (1162 306)  routing T_22_19.bnr_op_5 <X> T_22_19.lc_trk_g0_5
 (26 2)  (1170 306)  (1170 306)  routing T_22_19.lc_trk_g3_4 <X> T_22_19.wire_logic_cluster/lc_1/in_0
 (31 2)  (1175 306)  (1175 306)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 306)  (1176 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 306)  (1177 306)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (1179 306)  (1179 306)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.input_2_1
 (40 2)  (1184 306)  (1184 306)  LC_1 Logic Functioning bit
 (0 3)  (1144 307)  (1144 307)  routing T_22_19.glb_netwk_5 <X> T_22_19.wire_logic_cluster/lc_7/clk
 (8 3)  (1152 307)  (1152 307)  routing T_22_19.sp4_v_b_10 <X> T_22_19.sp4_v_t_36
 (10 3)  (1154 307)  (1154 307)  routing T_22_19.sp4_v_b_10 <X> T_22_19.sp4_v_t_36
 (13 3)  (1157 307)  (1157 307)  routing T_22_19.sp4_v_b_9 <X> T_22_19.sp4_h_l_39
 (18 3)  (1162 307)  (1162 307)  routing T_22_19.bnr_op_5 <X> T_22_19.lc_trk_g0_5
 (27 3)  (1171 307)  (1171 307)  routing T_22_19.lc_trk_g3_4 <X> T_22_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 307)  (1172 307)  routing T_22_19.lc_trk_g3_4 <X> T_22_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 307)  (1173 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 307)  (1175 307)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (1176 307)  (1176 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1177 307)  (1177 307)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.input_2_1
 (35 3)  (1179 307)  (1179 307)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.input_2_1
 (41 3)  (1185 307)  (1185 307)  LC_1 Logic Functioning bit
 (28 4)  (1172 308)  (1172 308)  routing T_22_19.lc_trk_g2_3 <X> T_22_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 308)  (1173 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 308)  (1175 308)  routing T_22_19.lc_trk_g0_5 <X> T_22_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 308)  (1176 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 308)  (1180 308)  LC_2 Logic Functioning bit
 (37 4)  (1181 308)  (1181 308)  LC_2 Logic Functioning bit
 (38 4)  (1182 308)  (1182 308)  LC_2 Logic Functioning bit
 (39 4)  (1183 308)  (1183 308)  LC_2 Logic Functioning bit
 (40 4)  (1184 308)  (1184 308)  LC_2 Logic Functioning bit
 (50 4)  (1194 308)  (1194 308)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (1197 308)  (1197 308)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (29 5)  (1173 309)  (1173 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 309)  (1174 309)  routing T_22_19.lc_trk_g2_3 <X> T_22_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (1180 309)  (1180 309)  LC_2 Logic Functioning bit
 (37 5)  (1181 309)  (1181 309)  LC_2 Logic Functioning bit
 (38 5)  (1182 309)  (1182 309)  LC_2 Logic Functioning bit
 (39 5)  (1183 309)  (1183 309)  LC_2 Logic Functioning bit
 (41 5)  (1185 309)  (1185 309)  LC_2 Logic Functioning bit
 (43 5)  (1187 309)  (1187 309)  LC_2 Logic Functioning bit
 (4 6)  (1148 310)  (1148 310)  routing T_22_19.sp4_h_r_3 <X> T_22_19.sp4_v_t_38
 (8 6)  (1152 310)  (1152 310)  routing T_22_19.sp4_v_t_47 <X> T_22_19.sp4_h_l_41
 (9 6)  (1153 310)  (1153 310)  routing T_22_19.sp4_v_t_47 <X> T_22_19.sp4_h_l_41
 (10 6)  (1154 310)  (1154 310)  routing T_22_19.sp4_v_t_47 <X> T_22_19.sp4_h_l_41
 (21 6)  (1165 310)  (1165 310)  routing T_22_19.wire_logic_cluster/lc_7/out <X> T_22_19.lc_trk_g1_7
 (22 6)  (1166 310)  (1166 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1169 310)  (1169 310)  routing T_22_19.sp4_h_l_11 <X> T_22_19.lc_trk_g1_6
 (26 6)  (1170 310)  (1170 310)  routing T_22_19.lc_trk_g3_4 <X> T_22_19.wire_logic_cluster/lc_3/in_0
 (31 6)  (1175 310)  (1175 310)  routing T_22_19.lc_trk_g3_7 <X> T_22_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 310)  (1176 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 310)  (1177 310)  routing T_22_19.lc_trk_g3_7 <X> T_22_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 310)  (1178 310)  routing T_22_19.lc_trk_g3_7 <X> T_22_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (1179 310)  (1179 310)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.input_2_3
 (41 6)  (1185 310)  (1185 310)  LC_3 Logic Functioning bit
 (5 7)  (1149 311)  (1149 311)  routing T_22_19.sp4_h_r_3 <X> T_22_19.sp4_v_t_38
 (15 7)  (1159 311)  (1159 311)  routing T_22_19.sp4_v_t_9 <X> T_22_19.lc_trk_g1_4
 (16 7)  (1160 311)  (1160 311)  routing T_22_19.sp4_v_t_9 <X> T_22_19.lc_trk_g1_4
 (17 7)  (1161 311)  (1161 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (1166 311)  (1166 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (1167 311)  (1167 311)  routing T_22_19.sp4_h_l_11 <X> T_22_19.lc_trk_g1_6
 (24 7)  (1168 311)  (1168 311)  routing T_22_19.sp4_h_l_11 <X> T_22_19.lc_trk_g1_6
 (25 7)  (1169 311)  (1169 311)  routing T_22_19.sp4_h_l_11 <X> T_22_19.lc_trk_g1_6
 (27 7)  (1171 311)  (1171 311)  routing T_22_19.lc_trk_g3_4 <X> T_22_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 311)  (1172 311)  routing T_22_19.lc_trk_g3_4 <X> T_22_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 311)  (1173 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1175 311)  (1175 311)  routing T_22_19.lc_trk_g3_7 <X> T_22_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 311)  (1176 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (1177 311)  (1177 311)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.input_2_3
 (35 7)  (1179 311)  (1179 311)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.input_2_3
 (40 7)  (1184 311)  (1184 311)  LC_3 Logic Functioning bit
 (47 7)  (1191 311)  (1191 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (4 8)  (1148 312)  (1148 312)  routing T_22_19.sp4_h_l_43 <X> T_22_19.sp4_v_b_6
 (13 8)  (1157 312)  (1157 312)  routing T_22_19.sp4_h_l_45 <X> T_22_19.sp4_v_b_8
 (14 8)  (1158 312)  (1158 312)  routing T_22_19.sp4_h_l_21 <X> T_22_19.lc_trk_g2_0
 (15 8)  (1159 312)  (1159 312)  routing T_22_19.sp4_h_r_33 <X> T_22_19.lc_trk_g2_1
 (16 8)  (1160 312)  (1160 312)  routing T_22_19.sp4_h_r_33 <X> T_22_19.lc_trk_g2_1
 (17 8)  (1161 312)  (1161 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1162 312)  (1162 312)  routing T_22_19.sp4_h_r_33 <X> T_22_19.lc_trk_g2_1
 (22 8)  (1166 312)  (1166 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1167 312)  (1167 312)  routing T_22_19.sp4_v_t_30 <X> T_22_19.lc_trk_g2_3
 (24 8)  (1168 312)  (1168 312)  routing T_22_19.sp4_v_t_30 <X> T_22_19.lc_trk_g2_3
 (27 8)  (1171 312)  (1171 312)  routing T_22_19.lc_trk_g1_4 <X> T_22_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 312)  (1173 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 312)  (1174 312)  routing T_22_19.lc_trk_g1_4 <X> T_22_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 312)  (1176 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 312)  (1177 312)  routing T_22_19.lc_trk_g2_1 <X> T_22_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (1181 312)  (1181 312)  LC_4 Logic Functioning bit
 (50 8)  (1194 312)  (1194 312)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (1149 313)  (1149 313)  routing T_22_19.sp4_h_l_43 <X> T_22_19.sp4_v_b_6
 (12 9)  (1156 313)  (1156 313)  routing T_22_19.sp4_h_l_45 <X> T_22_19.sp4_v_b_8
 (15 9)  (1159 313)  (1159 313)  routing T_22_19.sp4_h_l_21 <X> T_22_19.lc_trk_g2_0
 (16 9)  (1160 313)  (1160 313)  routing T_22_19.sp4_h_l_21 <X> T_22_19.lc_trk_g2_0
 (17 9)  (1161 313)  (1161 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (37 9)  (1181 313)  (1181 313)  LC_4 Logic Functioning bit
 (11 10)  (1155 314)  (1155 314)  routing T_22_19.sp4_h_l_38 <X> T_22_19.sp4_v_t_45
 (22 10)  (1166 314)  (1166 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1167 314)  (1167 314)  routing T_22_19.sp4_v_b_47 <X> T_22_19.lc_trk_g2_7
 (24 10)  (1168 314)  (1168 314)  routing T_22_19.sp4_v_b_47 <X> T_22_19.lc_trk_g2_7
 (25 10)  (1169 314)  (1169 314)  routing T_22_19.wire_logic_cluster/lc_6/out <X> T_22_19.lc_trk_g2_6
 (27 10)  (1171 314)  (1171 314)  routing T_22_19.lc_trk_g1_7 <X> T_22_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 314)  (1173 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 314)  (1174 314)  routing T_22_19.lc_trk_g1_7 <X> T_22_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 314)  (1176 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 314)  (1177 314)  routing T_22_19.lc_trk_g2_0 <X> T_22_19.wire_logic_cluster/lc_5/in_3
 (41 10)  (1185 314)  (1185 314)  LC_5 Logic Functioning bit
 (50 10)  (1194 314)  (1194 314)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (1166 315)  (1166 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1170 315)  (1170 315)  routing T_22_19.lc_trk_g0_3 <X> T_22_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 315)  (1173 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 315)  (1174 315)  routing T_22_19.lc_trk_g1_7 <X> T_22_19.wire_logic_cluster/lc_5/in_1
 (38 11)  (1182 315)  (1182 315)  LC_5 Logic Functioning bit
 (41 11)  (1185 315)  (1185 315)  LC_5 Logic Functioning bit
 (9 12)  (1153 316)  (1153 316)  routing T_22_19.sp4_v_t_47 <X> T_22_19.sp4_h_r_10
 (27 12)  (1171 316)  (1171 316)  routing T_22_19.lc_trk_g3_2 <X> T_22_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 316)  (1172 316)  routing T_22_19.lc_trk_g3_2 <X> T_22_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 316)  (1173 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 316)  (1176 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 316)  (1177 316)  routing T_22_19.lc_trk_g3_0 <X> T_22_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 316)  (1178 316)  routing T_22_19.lc_trk_g3_0 <X> T_22_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 316)  (1180 316)  LC_6 Logic Functioning bit
 (38 12)  (1182 316)  (1182 316)  LC_6 Logic Functioning bit
 (39 12)  (1183 316)  (1183 316)  LC_6 Logic Functioning bit
 (40 12)  (1184 316)  (1184 316)  LC_6 Logic Functioning bit
 (41 12)  (1185 316)  (1185 316)  LC_6 Logic Functioning bit
 (42 12)  (1186 316)  (1186 316)  LC_6 Logic Functioning bit
 (43 12)  (1187 316)  (1187 316)  LC_6 Logic Functioning bit
 (45 12)  (1189 316)  (1189 316)  LC_6 Logic Functioning bit
 (50 12)  (1194 316)  (1194 316)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (1158 317)  (1158 317)  routing T_22_19.tnl_op_0 <X> T_22_19.lc_trk_g3_0
 (15 13)  (1159 317)  (1159 317)  routing T_22_19.tnl_op_0 <X> T_22_19.lc_trk_g3_0
 (17 13)  (1161 317)  (1161 317)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (1166 317)  (1166 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1167 317)  (1167 317)  routing T_22_19.sp4_v_b_42 <X> T_22_19.lc_trk_g3_2
 (24 13)  (1168 317)  (1168 317)  routing T_22_19.sp4_v_b_42 <X> T_22_19.lc_trk_g3_2
 (26 13)  (1170 317)  (1170 317)  routing T_22_19.lc_trk_g0_2 <X> T_22_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 317)  (1173 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 317)  (1174 317)  routing T_22_19.lc_trk_g3_2 <X> T_22_19.wire_logic_cluster/lc_6/in_1
 (37 13)  (1181 317)  (1181 317)  LC_6 Logic Functioning bit
 (39 13)  (1183 317)  (1183 317)  LC_6 Logic Functioning bit
 (40 13)  (1184 317)  (1184 317)  LC_6 Logic Functioning bit
 (42 13)  (1186 317)  (1186 317)  LC_6 Logic Functioning bit
 (45 13)  (1189 317)  (1189 317)  LC_6 Logic Functioning bit
 (48 13)  (1192 317)  (1192 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (1196 317)  (1196 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (53 13)  (1197 317)  (1197 317)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (1144 318)  (1144 318)  routing T_22_19.glb_netwk_6 <X> T_22_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 318)  (1145 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (1165 318)  (1165 318)  routing T_22_19.sp12_v_b_7 <X> T_22_19.lc_trk_g3_7
 (22 14)  (1166 318)  (1166 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (1168 318)  (1168 318)  routing T_22_19.sp12_v_b_7 <X> T_22_19.lc_trk_g3_7
 (26 14)  (1170 318)  (1170 318)  routing T_22_19.lc_trk_g3_4 <X> T_22_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (1173 318)  (1173 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 318)  (1175 318)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 318)  (1176 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 318)  (1177 318)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (1179 318)  (1179 318)  routing T_22_19.lc_trk_g1_6 <X> T_22_19.input_2_7
 (37 14)  (1181 318)  (1181 318)  LC_7 Logic Functioning bit
 (39 14)  (1183 318)  (1183 318)  LC_7 Logic Functioning bit
 (40 14)  (1184 318)  (1184 318)  LC_7 Logic Functioning bit
 (41 14)  (1185 318)  (1185 318)  LC_7 Logic Functioning bit
 (42 14)  (1186 318)  (1186 318)  LC_7 Logic Functioning bit
 (0 15)  (1144 319)  (1144 319)  routing T_22_19.glb_netwk_6 <X> T_22_19.wire_logic_cluster/lc_7/s_r
 (3 15)  (1147 319)  (1147 319)  routing T_22_19.sp12_h_l_22 <X> T_22_19.sp12_v_t_22
 (11 15)  (1155 319)  (1155 319)  routing T_22_19.sp4_h_r_3 <X> T_22_19.sp4_h_l_46
 (13 15)  (1157 319)  (1157 319)  routing T_22_19.sp4_h_r_3 <X> T_22_19.sp4_h_l_46
 (17 15)  (1161 319)  (1161 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (1165 319)  (1165 319)  routing T_22_19.sp12_v_b_7 <X> T_22_19.lc_trk_g3_7
 (27 15)  (1171 319)  (1171 319)  routing T_22_19.lc_trk_g3_4 <X> T_22_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 319)  (1172 319)  routing T_22_19.lc_trk_g3_4 <X> T_22_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 319)  (1173 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 319)  (1175 319)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (1176 319)  (1176 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (1178 319)  (1178 319)  routing T_22_19.lc_trk_g1_6 <X> T_22_19.input_2_7
 (35 15)  (1179 319)  (1179 319)  routing T_22_19.lc_trk_g1_6 <X> T_22_19.input_2_7
 (37 15)  (1181 319)  (1181 319)  LC_7 Logic Functioning bit
 (39 15)  (1183 319)  (1183 319)  LC_7 Logic Functioning bit
 (40 15)  (1184 319)  (1184 319)  LC_7 Logic Functioning bit
 (41 15)  (1185 319)  (1185 319)  LC_7 Logic Functioning bit
 (42 15)  (1186 319)  (1186 319)  LC_7 Logic Functioning bit
 (43 15)  (1187 319)  (1187 319)  LC_7 Logic Functioning bit


LogicTile_23_19

 (4 0)  (1202 304)  (1202 304)  routing T_23_19.sp4_v_t_41 <X> T_23_19.sp4_v_b_0
 (6 0)  (1204 304)  (1204 304)  routing T_23_19.sp4_v_t_41 <X> T_23_19.sp4_v_b_0
 (14 0)  (1212 304)  (1212 304)  routing T_23_19.lft_op_0 <X> T_23_19.lc_trk_g0_0
 (32 0)  (1230 304)  (1230 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 304)  (1231 304)  routing T_23_19.lc_trk_g2_3 <X> T_23_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 304)  (1234 304)  LC_0 Logic Functioning bit
 (38 0)  (1236 304)  (1236 304)  LC_0 Logic Functioning bit
 (15 1)  (1213 305)  (1213 305)  routing T_23_19.lft_op_0 <X> T_23_19.lc_trk_g0_0
 (17 1)  (1215 305)  (1215 305)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (28 1)  (1226 305)  (1226 305)  routing T_23_19.lc_trk_g2_0 <X> T_23_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 305)  (1227 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1229 305)  (1229 305)  routing T_23_19.lc_trk_g2_3 <X> T_23_19.wire_logic_cluster/lc_0/in_3
 (37 1)  (1235 305)  (1235 305)  LC_0 Logic Functioning bit
 (39 1)  (1237 305)  (1237 305)  LC_0 Logic Functioning bit
 (1 2)  (1199 306)  (1199 306)  routing T_23_19.glb_netwk_5 <X> T_23_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 306)  (1200 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (1212 306)  (1212 306)  routing T_23_19.wire_logic_cluster/lc_4/out <X> T_23_19.lc_trk_g0_4
 (15 2)  (1213 306)  (1213 306)  routing T_23_19.bot_op_5 <X> T_23_19.lc_trk_g0_5
 (17 2)  (1215 306)  (1215 306)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (1219 306)  (1219 306)  routing T_23_19.sp4_h_l_10 <X> T_23_19.lc_trk_g0_7
 (22 2)  (1220 306)  (1220 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1221 306)  (1221 306)  routing T_23_19.sp4_h_l_10 <X> T_23_19.lc_trk_g0_7
 (24 2)  (1222 306)  (1222 306)  routing T_23_19.sp4_h_l_10 <X> T_23_19.lc_trk_g0_7
 (26 2)  (1224 306)  (1224 306)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (1225 306)  (1225 306)  routing T_23_19.lc_trk_g3_3 <X> T_23_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 306)  (1226 306)  routing T_23_19.lc_trk_g3_3 <X> T_23_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 306)  (1227 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 306)  (1229 306)  routing T_23_19.lc_trk_g2_6 <X> T_23_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 306)  (1230 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 306)  (1231 306)  routing T_23_19.lc_trk_g2_6 <X> T_23_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 306)  (1234 306)  LC_1 Logic Functioning bit
 (38 2)  (1236 306)  (1236 306)  LC_1 Logic Functioning bit
 (39 2)  (1237 306)  (1237 306)  LC_1 Logic Functioning bit
 (40 2)  (1238 306)  (1238 306)  LC_1 Logic Functioning bit
 (41 2)  (1239 306)  (1239 306)  LC_1 Logic Functioning bit
 (43 2)  (1241 306)  (1241 306)  LC_1 Logic Functioning bit
 (50 2)  (1248 306)  (1248 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (1198 307)  (1198 307)  routing T_23_19.glb_netwk_5 <X> T_23_19.wire_logic_cluster/lc_7/clk
 (17 3)  (1215 307)  (1215 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (1219 307)  (1219 307)  routing T_23_19.sp4_h_l_10 <X> T_23_19.lc_trk_g0_7
 (22 3)  (1220 307)  (1220 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1221 307)  (1221 307)  routing T_23_19.sp4_v_b_22 <X> T_23_19.lc_trk_g0_6
 (24 3)  (1222 307)  (1222 307)  routing T_23_19.sp4_v_b_22 <X> T_23_19.lc_trk_g0_6
 (27 3)  (1225 307)  (1225 307)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 307)  (1226 307)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 307)  (1227 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 307)  (1228 307)  routing T_23_19.lc_trk_g3_3 <X> T_23_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (1229 307)  (1229 307)  routing T_23_19.lc_trk_g2_6 <X> T_23_19.wire_logic_cluster/lc_1/in_3
 (37 3)  (1235 307)  (1235 307)  LC_1 Logic Functioning bit
 (39 3)  (1237 307)  (1237 307)  LC_1 Logic Functioning bit
 (40 3)  (1238 307)  (1238 307)  LC_1 Logic Functioning bit
 (41 3)  (1239 307)  (1239 307)  LC_1 Logic Functioning bit
 (42 3)  (1240 307)  (1240 307)  LC_1 Logic Functioning bit
 (26 4)  (1224 308)  (1224 308)  routing T_23_19.lc_trk_g3_5 <X> T_23_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (1226 308)  (1226 308)  routing T_23_19.lc_trk_g2_7 <X> T_23_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 308)  (1227 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 308)  (1228 308)  routing T_23_19.lc_trk_g2_7 <X> T_23_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 308)  (1230 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 308)  (1232 308)  routing T_23_19.lc_trk_g1_0 <X> T_23_19.wire_logic_cluster/lc_2/in_3
 (40 4)  (1238 308)  (1238 308)  LC_2 Logic Functioning bit
 (42 4)  (1240 308)  (1240 308)  LC_2 Logic Functioning bit
 (8 5)  (1206 309)  (1206 309)  routing T_23_19.sp4_h_l_41 <X> T_23_19.sp4_v_b_4
 (9 5)  (1207 309)  (1207 309)  routing T_23_19.sp4_h_l_41 <X> T_23_19.sp4_v_b_4
 (17 5)  (1215 309)  (1215 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (27 5)  (1225 309)  (1225 309)  routing T_23_19.lc_trk_g3_5 <X> T_23_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (1226 309)  (1226 309)  routing T_23_19.lc_trk_g3_5 <X> T_23_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 309)  (1227 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 309)  (1228 309)  routing T_23_19.lc_trk_g2_7 <X> T_23_19.wire_logic_cluster/lc_2/in_1
 (22 6)  (1220 310)  (1220 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1221 310)  (1221 310)  routing T_23_19.sp4_v_b_23 <X> T_23_19.lc_trk_g1_7
 (24 6)  (1222 310)  (1222 310)  routing T_23_19.sp4_v_b_23 <X> T_23_19.lc_trk_g1_7
 (31 6)  (1229 310)  (1229 310)  routing T_23_19.lc_trk_g0_4 <X> T_23_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 310)  (1230 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (42 6)  (1240 310)  (1240 310)  LC_3 Logic Functioning bit
 (43 6)  (1241 310)  (1241 310)  LC_3 Logic Functioning bit
 (50 6)  (1248 310)  (1248 310)  Cascade bit: LH_LC03_inmux02_5

 (19 7)  (1217 311)  (1217 311)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (42 7)  (1240 311)  (1240 311)  LC_3 Logic Functioning bit
 (43 7)  (1241 311)  (1241 311)  LC_3 Logic Functioning bit
 (51 7)  (1249 311)  (1249 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (1215 312)  (1215 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1216 312)  (1216 312)  routing T_23_19.wire_logic_cluster/lc_1/out <X> T_23_19.lc_trk_g2_1
 (22 8)  (1220 312)  (1220 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (1224 312)  (1224 312)  routing T_23_19.lc_trk_g2_4 <X> T_23_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (1226 312)  (1226 312)  routing T_23_19.lc_trk_g2_1 <X> T_23_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 312)  (1227 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 312)  (1230 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 312)  (1231 312)  routing T_23_19.lc_trk_g3_0 <X> T_23_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 312)  (1232 312)  routing T_23_19.lc_trk_g3_0 <X> T_23_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (1235 312)  (1235 312)  LC_4 Logic Functioning bit
 (39 8)  (1237 312)  (1237 312)  LC_4 Logic Functioning bit
 (40 8)  (1238 312)  (1238 312)  LC_4 Logic Functioning bit
 (42 8)  (1240 312)  (1240 312)  LC_4 Logic Functioning bit
 (43 8)  (1241 312)  (1241 312)  LC_4 Logic Functioning bit
 (45 8)  (1243 312)  (1243 312)  LC_4 Logic Functioning bit
 (51 8)  (1249 312)  (1249 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (3 9)  (1201 313)  (1201 313)  routing T_23_19.sp12_h_l_22 <X> T_23_19.sp12_v_b_1
 (17 9)  (1215 313)  (1215 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (19 9)  (1217 313)  (1217 313)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (28 9)  (1226 313)  (1226 313)  routing T_23_19.lc_trk_g2_4 <X> T_23_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 313)  (1227 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (1230 313)  (1230 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (1231 313)  (1231 313)  routing T_23_19.lc_trk_g3_1 <X> T_23_19.input_2_4
 (34 9)  (1232 313)  (1232 313)  routing T_23_19.lc_trk_g3_1 <X> T_23_19.input_2_4
 (37 9)  (1235 313)  (1235 313)  LC_4 Logic Functioning bit
 (39 9)  (1237 313)  (1237 313)  LC_4 Logic Functioning bit
 (40 9)  (1238 313)  (1238 313)  LC_4 Logic Functioning bit
 (42 9)  (1240 313)  (1240 313)  LC_4 Logic Functioning bit
 (45 9)  (1243 313)  (1243 313)  LC_4 Logic Functioning bit
 (48 9)  (1246 313)  (1246 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (1212 314)  (1212 314)  routing T_23_19.sp4_v_t_17 <X> T_23_19.lc_trk_g2_4
 (21 10)  (1219 314)  (1219 314)  routing T_23_19.wire_logic_cluster/lc_7/out <X> T_23_19.lc_trk_g2_7
 (22 10)  (1220 314)  (1220 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1223 314)  (1223 314)  routing T_23_19.wire_logic_cluster/lc_6/out <X> T_23_19.lc_trk_g2_6
 (26 10)  (1224 314)  (1224 314)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (1227 314)  (1227 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 314)  (1228 314)  routing T_23_19.lc_trk_g0_6 <X> T_23_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 314)  (1229 314)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 314)  (1230 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 314)  (1231 314)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 314)  (1232 314)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (1233 314)  (1233 314)  routing T_23_19.lc_trk_g0_5 <X> T_23_19.input_2_5
 (37 10)  (1235 314)  (1235 314)  LC_5 Logic Functioning bit
 (39 10)  (1237 314)  (1237 314)  LC_5 Logic Functioning bit
 (45 10)  (1243 314)  (1243 314)  LC_5 Logic Functioning bit
 (16 11)  (1214 315)  (1214 315)  routing T_23_19.sp4_v_t_17 <X> T_23_19.lc_trk_g2_4
 (17 11)  (1215 315)  (1215 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (1220 315)  (1220 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (1225 315)  (1225 315)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (1226 315)  (1226 315)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 315)  (1227 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1228 315)  (1228 315)  routing T_23_19.lc_trk_g0_6 <X> T_23_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (1229 315)  (1229 315)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (1230 315)  (1230 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (1235 315)  (1235 315)  LC_5 Logic Functioning bit
 (45 11)  (1243 315)  (1243 315)  LC_5 Logic Functioning bit
 (48 11)  (1246 315)  (1246 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (1249 315)  (1249 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (1212 316)  (1212 316)  routing T_23_19.sp4_v_b_24 <X> T_23_19.lc_trk_g3_0
 (15 12)  (1213 316)  (1213 316)  routing T_23_19.sp4_v_t_28 <X> T_23_19.lc_trk_g3_1
 (16 12)  (1214 316)  (1214 316)  routing T_23_19.sp4_v_t_28 <X> T_23_19.lc_trk_g3_1
 (17 12)  (1215 316)  (1215 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (1220 316)  (1220 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (1224 316)  (1224 316)  routing T_23_19.lc_trk_g3_5 <X> T_23_19.wire_logic_cluster/lc_6/in_0
 (31 12)  (1229 316)  (1229 316)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 316)  (1230 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 316)  (1231 316)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 316)  (1232 316)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (1233 316)  (1233 316)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.input_2_6
 (41 12)  (1239 316)  (1239 316)  LC_6 Logic Functioning bit
 (45 12)  (1243 316)  (1243 316)  LC_6 Logic Functioning bit
 (46 12)  (1244 316)  (1244 316)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (1249 316)  (1249 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (16 13)  (1214 317)  (1214 317)  routing T_23_19.sp4_v_b_24 <X> T_23_19.lc_trk_g3_0
 (17 13)  (1215 317)  (1215 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (21 13)  (1219 317)  (1219 317)  routing T_23_19.sp4_r_v_b_43 <X> T_23_19.lc_trk_g3_3
 (27 13)  (1225 317)  (1225 317)  routing T_23_19.lc_trk_g3_5 <X> T_23_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 317)  (1226 317)  routing T_23_19.lc_trk_g3_5 <X> T_23_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 317)  (1227 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (1230 317)  (1230 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (1231 317)  (1231 317)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.input_2_6
 (34 13)  (1232 317)  (1232 317)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.input_2_6
 (35 13)  (1233 317)  (1233 317)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.input_2_6
 (40 13)  (1238 317)  (1238 317)  LC_6 Logic Functioning bit
 (45 13)  (1243 317)  (1243 317)  LC_6 Logic Functioning bit
 (48 13)  (1246 317)  (1246 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (1198 318)  (1198 318)  routing T_23_19.glb_netwk_6 <X> T_23_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 318)  (1199 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (1212 318)  (1212 318)  routing T_23_19.sp4_v_b_36 <X> T_23_19.lc_trk_g3_4
 (17 14)  (1215 318)  (1215 318)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1216 318)  (1216 318)  routing T_23_19.wire_logic_cluster/lc_5/out <X> T_23_19.lc_trk_g3_5
 (21 14)  (1219 318)  (1219 318)  routing T_23_19.sp4_h_r_39 <X> T_23_19.lc_trk_g3_7
 (22 14)  (1220 318)  (1220 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1221 318)  (1221 318)  routing T_23_19.sp4_h_r_39 <X> T_23_19.lc_trk_g3_7
 (24 14)  (1222 318)  (1222 318)  routing T_23_19.sp4_h_r_39 <X> T_23_19.lc_trk_g3_7
 (26 14)  (1224 318)  (1224 318)  routing T_23_19.lc_trk_g2_7 <X> T_23_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (1227 318)  (1227 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 318)  (1229 318)  routing T_23_19.lc_trk_g1_7 <X> T_23_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 318)  (1230 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 318)  (1232 318)  routing T_23_19.lc_trk_g1_7 <X> T_23_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (1233 318)  (1233 318)  routing T_23_19.lc_trk_g0_7 <X> T_23_19.input_2_7
 (36 14)  (1234 318)  (1234 318)  LC_7 Logic Functioning bit
 (38 14)  (1236 318)  (1236 318)  LC_7 Logic Functioning bit
 (39 14)  (1237 318)  (1237 318)  LC_7 Logic Functioning bit
 (41 14)  (1239 318)  (1239 318)  LC_7 Logic Functioning bit
 (43 14)  (1241 318)  (1241 318)  LC_7 Logic Functioning bit
 (45 14)  (1243 318)  (1243 318)  LC_7 Logic Functioning bit
 (0 15)  (1198 319)  (1198 319)  routing T_23_19.glb_netwk_6 <X> T_23_19.wire_logic_cluster/lc_7/s_r
 (14 15)  (1212 319)  (1212 319)  routing T_23_19.sp4_v_b_36 <X> T_23_19.lc_trk_g3_4
 (16 15)  (1214 319)  (1214 319)  routing T_23_19.sp4_v_b_36 <X> T_23_19.lc_trk_g3_4
 (17 15)  (1215 319)  (1215 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (26 15)  (1224 319)  (1224 319)  routing T_23_19.lc_trk_g2_7 <X> T_23_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 319)  (1226 319)  routing T_23_19.lc_trk_g2_7 <X> T_23_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 319)  (1227 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1229 319)  (1229 319)  routing T_23_19.lc_trk_g1_7 <X> T_23_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (1230 319)  (1230 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1233 319)  (1233 319)  routing T_23_19.lc_trk_g0_7 <X> T_23_19.input_2_7
 (38 15)  (1236 319)  (1236 319)  LC_7 Logic Functioning bit
 (39 15)  (1237 319)  (1237 319)  LC_7 Logic Functioning bit
 (45 15)  (1243 319)  (1243 319)  LC_7 Logic Functioning bit
 (46 15)  (1244 319)  (1244 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_24_19

 (8 1)  (1260 305)  (1260 305)  routing T_24_19.sp4_h_l_42 <X> T_24_19.sp4_v_b_1
 (9 1)  (1261 305)  (1261 305)  routing T_24_19.sp4_h_l_42 <X> T_24_19.sp4_v_b_1
 (10 1)  (1262 305)  (1262 305)  routing T_24_19.sp4_h_l_42 <X> T_24_19.sp4_v_b_1
 (22 1)  (1274 305)  (1274 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1276 305)  (1276 305)  routing T_24_19.top_op_2 <X> T_24_19.lc_trk_g0_2
 (25 1)  (1277 305)  (1277 305)  routing T_24_19.top_op_2 <X> T_24_19.lc_trk_g0_2
 (10 2)  (1262 306)  (1262 306)  routing T_24_19.sp4_v_b_8 <X> T_24_19.sp4_h_l_36
 (22 2)  (1274 306)  (1274 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1275 306)  (1275 306)  routing T_24_19.sp4_v_b_23 <X> T_24_19.lc_trk_g0_7
 (24 2)  (1276 306)  (1276 306)  routing T_24_19.sp4_v_b_23 <X> T_24_19.lc_trk_g0_7
 (15 4)  (1267 308)  (1267 308)  routing T_24_19.top_op_1 <X> T_24_19.lc_trk_g1_1
 (17 4)  (1269 308)  (1269 308)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (1270 309)  (1270 309)  routing T_24_19.top_op_1 <X> T_24_19.lc_trk_g1_1
 (6 6)  (1258 310)  (1258 310)  routing T_24_19.sp4_v_b_0 <X> T_24_19.sp4_v_t_38
 (5 7)  (1257 311)  (1257 311)  routing T_24_19.sp4_v_b_0 <X> T_24_19.sp4_v_t_38
 (22 7)  (1274 311)  (1274 311)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1276 311)  (1276 311)  routing T_24_19.top_op_6 <X> T_24_19.lc_trk_g1_6
 (25 7)  (1277 311)  (1277 311)  routing T_24_19.top_op_6 <X> T_24_19.lc_trk_g1_6
 (29 12)  (1281 316)  (1281 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 316)  (1282 316)  routing T_24_19.lc_trk_g0_7 <X> T_24_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 316)  (1283 316)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 316)  (1284 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 316)  (1286 316)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_6/in_3
 (40 12)  (1292 316)  (1292 316)  LC_6 Logic Functioning bit
 (42 12)  (1294 316)  (1294 316)  LC_6 Logic Functioning bit
 (30 13)  (1282 317)  (1282 317)  routing T_24_19.lc_trk_g0_7 <X> T_24_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (1283 317)  (1283 317)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_6/in_3
 (40 13)  (1292 317)  (1292 317)  LC_6 Logic Functioning bit
 (42 13)  (1294 317)  (1294 317)  LC_6 Logic Functioning bit
 (26 14)  (1278 318)  (1278 318)  routing T_24_19.lc_trk_g3_6 <X> T_24_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (1281 318)  (1281 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 318)  (1284 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 318)  (1286 318)  routing T_24_19.lc_trk_g1_1 <X> T_24_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (1289 318)  (1289 318)  LC_7 Logic Functioning bit
 (39 14)  (1291 318)  (1291 318)  LC_7 Logic Functioning bit
 (40 14)  (1292 318)  (1292 318)  LC_7 Logic Functioning bit
 (50 14)  (1302 318)  (1302 318)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (1274 319)  (1274 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (1278 319)  (1278 319)  routing T_24_19.lc_trk_g3_6 <X> T_24_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (1279 319)  (1279 319)  routing T_24_19.lc_trk_g3_6 <X> T_24_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 319)  (1280 319)  routing T_24_19.lc_trk_g3_6 <X> T_24_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 319)  (1281 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (1282 319)  (1282 319)  routing T_24_19.lc_trk_g0_2 <X> T_24_19.wire_logic_cluster/lc_7/in_1
 (37 15)  (1289 319)  (1289 319)  LC_7 Logic Functioning bit
 (39 15)  (1291 319)  (1291 319)  LC_7 Logic Functioning bit
 (40 15)  (1292 319)  (1292 319)  LC_7 Logic Functioning bit
 (42 15)  (1294 319)  (1294 319)  LC_7 Logic Functioning bit


RAM_Tile_25_19

 (8 13)  (1314 317)  (1314 317)  routing T_25_19.sp4_h_l_47 <X> T_25_19.sp4_v_b_10
 (9 13)  (1315 317)  (1315 317)  routing T_25_19.sp4_h_l_47 <X> T_25_19.sp4_v_b_10


LogicTile_4_18

 (0 0)  (180 288)  (180 288)  Negative Clock bit

 (3 0)  (183 288)  (183 288)  routing T_4_18.sp12_v_t_23 <X> T_4_18.sp12_v_b_0
 (27 0)  (207 288)  (207 288)  routing T_4_18.lc_trk_g3_2 <X> T_4_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 288)  (208 288)  routing T_4_18.lc_trk_g3_2 <X> T_4_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 288)  (209 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 288)  (212 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 288)  (213 288)  routing T_4_18.lc_trk_g3_0 <X> T_4_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 288)  (214 288)  routing T_4_18.lc_trk_g3_0 <X> T_4_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 288)  (216 288)  LC_0 Logic Functioning bit
 (37 0)  (217 288)  (217 288)  LC_0 Logic Functioning bit
 (38 0)  (218 288)  (218 288)  LC_0 Logic Functioning bit
 (39 0)  (219 288)  (219 288)  LC_0 Logic Functioning bit
 (41 0)  (221 288)  (221 288)  LC_0 Logic Functioning bit
 (43 0)  (223 288)  (223 288)  LC_0 Logic Functioning bit
 (45 0)  (225 288)  (225 288)  LC_0 Logic Functioning bit
 (30 1)  (210 289)  (210 289)  routing T_4_18.lc_trk_g3_2 <X> T_4_18.wire_logic_cluster/lc_0/in_1
 (36 1)  (216 289)  (216 289)  LC_0 Logic Functioning bit
 (37 1)  (217 289)  (217 289)  LC_0 Logic Functioning bit
 (38 1)  (218 289)  (218 289)  LC_0 Logic Functioning bit
 (39 1)  (219 289)  (219 289)  LC_0 Logic Functioning bit
 (41 1)  (221 289)  (221 289)  LC_0 Logic Functioning bit
 (43 1)  (223 289)  (223 289)  LC_0 Logic Functioning bit
 (45 1)  (225 289)  (225 289)  LC_0 Logic Functioning bit
 (1 2)  (181 290)  (181 290)  routing T_4_18.glb_netwk_5 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (2 2)  (182 290)  (182 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (32 2)  (212 290)  (212 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 290)  (213 290)  routing T_4_18.lc_trk_g2_0 <X> T_4_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (217 290)  (217 290)  LC_1 Logic Functioning bit
 (39 2)  (219 290)  (219 290)  LC_1 Logic Functioning bit
 (45 2)  (225 290)  (225 290)  LC_1 Logic Functioning bit
 (0 3)  (180 291)  (180 291)  routing T_4_18.glb_netwk_5 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (27 3)  (207 291)  (207 291)  routing T_4_18.lc_trk_g3_0 <X> T_4_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 291)  (208 291)  routing T_4_18.lc_trk_g3_0 <X> T_4_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 291)  (209 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (216 291)  (216 291)  LC_1 Logic Functioning bit
 (38 3)  (218 291)  (218 291)  LC_1 Logic Functioning bit
 (45 3)  (225 291)  (225 291)  LC_1 Logic Functioning bit
 (47 3)  (227 291)  (227 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (180 292)  (180 292)  routing T_4_18.lc_trk_g2_2 <X> T_4_18.wire_logic_cluster/lc_7/cen
 (1 4)  (181 292)  (181 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (32 4)  (212 292)  (212 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 292)  (213 292)  routing T_4_18.lc_trk_g3_0 <X> T_4_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (214 292)  (214 292)  routing T_4_18.lc_trk_g3_0 <X> T_4_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 292)  (216 292)  LC_2 Logic Functioning bit
 (37 4)  (217 292)  (217 292)  LC_2 Logic Functioning bit
 (38 4)  (218 292)  (218 292)  LC_2 Logic Functioning bit
 (39 4)  (219 292)  (219 292)  LC_2 Logic Functioning bit
 (45 4)  (225 292)  (225 292)  LC_2 Logic Functioning bit
 (1 5)  (181 293)  (181 293)  routing T_4_18.lc_trk_g2_2 <X> T_4_18.wire_logic_cluster/lc_7/cen
 (36 5)  (216 293)  (216 293)  LC_2 Logic Functioning bit
 (37 5)  (217 293)  (217 293)  LC_2 Logic Functioning bit
 (38 5)  (218 293)  (218 293)  LC_2 Logic Functioning bit
 (39 5)  (219 293)  (219 293)  LC_2 Logic Functioning bit
 (45 5)  (225 293)  (225 293)  LC_2 Logic Functioning bit
 (14 8)  (194 296)  (194 296)  routing T_4_18.wire_logic_cluster/lc_0/out <X> T_4_18.lc_trk_g2_0
 (17 9)  (197 297)  (197 297)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (202 297)  (202 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (203 297)  (203 297)  routing T_4_18.sp4_v_b_42 <X> T_4_18.lc_trk_g2_2
 (24 9)  (204 297)  (204 297)  routing T_4_18.sp4_v_b_42 <X> T_4_18.lc_trk_g2_2
 (25 12)  (205 300)  (205 300)  routing T_4_18.wire_logic_cluster/lc_2/out <X> T_4_18.lc_trk_g3_2
 (14 13)  (194 301)  (194 301)  routing T_4_18.sp4_r_v_b_40 <X> T_4_18.lc_trk_g3_0
 (17 13)  (197 301)  (197 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (202 301)  (202 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (180 302)  (180 302)  routing T_4_18.glb_netwk_4 <X> T_4_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 302)  (181 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_5_18

 (0 0)  (234 288)  (234 288)  Negative Clock bit

 (14 0)  (248 288)  (248 288)  routing T_5_18.sp4_v_b_0 <X> T_5_18.lc_trk_g0_0
 (22 0)  (256 288)  (256 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (258 288)  (258 288)  routing T_5_18.bot_op_3 <X> T_5_18.lc_trk_g0_3
 (26 0)  (260 288)  (260 288)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 288)  (261 288)  routing T_5_18.lc_trk_g1_4 <X> T_5_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 288)  (263 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 288)  (264 288)  routing T_5_18.lc_trk_g1_4 <X> T_5_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (265 288)  (265 288)  routing T_5_18.lc_trk_g0_7 <X> T_5_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 288)  (266 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (269 288)  (269 288)  routing T_5_18.lc_trk_g0_6 <X> T_5_18.input_2_0
 (47 0)  (281 288)  (281 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (53 0)  (287 288)  (287 288)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (16 1)  (250 289)  (250 289)  routing T_5_18.sp4_v_b_0 <X> T_5_18.lc_trk_g0_0
 (17 1)  (251 289)  (251 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (27 1)  (261 289)  (261 289)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 289)  (263 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (265 289)  (265 289)  routing T_5_18.lc_trk_g0_7 <X> T_5_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 289)  (266 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (269 289)  (269 289)  routing T_5_18.lc_trk_g0_6 <X> T_5_18.input_2_0
 (41 1)  (275 289)  (275 289)  LC_0 Logic Functioning bit
 (48 1)  (282 289)  (282 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (235 290)  (235 290)  routing T_5_18.glb_netwk_5 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (2 2)  (236 290)  (236 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (256 290)  (256 290)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (258 290)  (258 290)  routing T_5_18.bot_op_7 <X> T_5_18.lc_trk_g0_7
 (31 2)  (265 290)  (265 290)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 290)  (266 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 290)  (268 290)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 290)  (270 290)  LC_1 Logic Functioning bit
 (37 2)  (271 290)  (271 290)  LC_1 Logic Functioning bit
 (38 2)  (272 290)  (272 290)  LC_1 Logic Functioning bit
 (39 2)  (273 290)  (273 290)  LC_1 Logic Functioning bit
 (45 2)  (279 290)  (279 290)  LC_1 Logic Functioning bit
 (0 3)  (234 291)  (234 291)  routing T_5_18.glb_netwk_5 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (22 3)  (256 291)  (256 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (257 291)  (257 291)  routing T_5_18.sp4_h_r_6 <X> T_5_18.lc_trk_g0_6
 (24 3)  (258 291)  (258 291)  routing T_5_18.sp4_h_r_6 <X> T_5_18.lc_trk_g0_6
 (25 3)  (259 291)  (259 291)  routing T_5_18.sp4_h_r_6 <X> T_5_18.lc_trk_g0_6
 (36 3)  (270 291)  (270 291)  LC_1 Logic Functioning bit
 (37 3)  (271 291)  (271 291)  LC_1 Logic Functioning bit
 (38 3)  (272 291)  (272 291)  LC_1 Logic Functioning bit
 (39 3)  (273 291)  (273 291)  LC_1 Logic Functioning bit
 (45 3)  (279 291)  (279 291)  LC_1 Logic Functioning bit
 (46 3)  (280 291)  (280 291)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (27 4)  (261 292)  (261 292)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (262 292)  (262 292)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 292)  (263 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 292)  (265 292)  routing T_5_18.lc_trk_g1_4 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 292)  (266 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (268 292)  (268 292)  routing T_5_18.lc_trk_g1_4 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (40 4)  (274 292)  (274 292)  LC_2 Logic Functioning bit
 (42 4)  (276 292)  (276 292)  LC_2 Logic Functioning bit
 (43 4)  (277 292)  (277 292)  LC_2 Logic Functioning bit
 (45 4)  (279 292)  (279 292)  LC_2 Logic Functioning bit
 (28 5)  (262 293)  (262 293)  routing T_5_18.lc_trk_g2_0 <X> T_5_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 293)  (263 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 293)  (264 293)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (266 293)  (266 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (40 5)  (274 293)  (274 293)  LC_2 Logic Functioning bit
 (41 5)  (275 293)  (275 293)  LC_2 Logic Functioning bit
 (42 5)  (276 293)  (276 293)  LC_2 Logic Functioning bit
 (43 5)  (277 293)  (277 293)  LC_2 Logic Functioning bit
 (45 5)  (279 293)  (279 293)  LC_2 Logic Functioning bit
 (47 5)  (281 293)  (281 293)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (248 294)  (248 294)  routing T_5_18.wire_logic_cluster/lc_4/out <X> T_5_18.lc_trk_g1_4
 (17 6)  (251 294)  (251 294)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (252 294)  (252 294)  routing T_5_18.bnr_op_5 <X> T_5_18.lc_trk_g1_5
 (29 6)  (263 294)  (263 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 294)  (264 294)  routing T_5_18.lc_trk_g0_6 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 294)  (265 294)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 294)  (266 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 294)  (268 294)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 294)  (270 294)  LC_3 Logic Functioning bit
 (37 6)  (271 294)  (271 294)  LC_3 Logic Functioning bit
 (38 6)  (272 294)  (272 294)  LC_3 Logic Functioning bit
 (39 6)  (273 294)  (273 294)  LC_3 Logic Functioning bit
 (41 6)  (275 294)  (275 294)  LC_3 Logic Functioning bit
 (42 6)  (276 294)  (276 294)  LC_3 Logic Functioning bit
 (43 6)  (277 294)  (277 294)  LC_3 Logic Functioning bit
 (47 6)  (281 294)  (281 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (17 7)  (251 295)  (251 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (252 295)  (252 295)  routing T_5_18.bnr_op_5 <X> T_5_18.lc_trk_g1_5
 (26 7)  (260 295)  (260 295)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (261 295)  (261 295)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 295)  (262 295)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 295)  (263 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 295)  (264 295)  routing T_5_18.lc_trk_g0_6 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (266 295)  (266 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (267 295)  (267 295)  routing T_5_18.lc_trk_g2_1 <X> T_5_18.input_2_3
 (36 7)  (270 295)  (270 295)  LC_3 Logic Functioning bit
 (37 7)  (271 295)  (271 295)  LC_3 Logic Functioning bit
 (38 7)  (272 295)  (272 295)  LC_3 Logic Functioning bit
 (39 7)  (273 295)  (273 295)  LC_3 Logic Functioning bit
 (40 7)  (274 295)  (274 295)  LC_3 Logic Functioning bit
 (41 7)  (275 295)  (275 295)  LC_3 Logic Functioning bit
 (42 7)  (276 295)  (276 295)  LC_3 Logic Functioning bit
 (43 7)  (277 295)  (277 295)  LC_3 Logic Functioning bit
 (48 7)  (282 295)  (282 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (17 8)  (251 296)  (251 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (252 296)  (252 296)  routing T_5_18.wire_logic_cluster/lc_1/out <X> T_5_18.lc_trk_g2_1
 (28 8)  (262 296)  (262 296)  routing T_5_18.lc_trk_g2_1 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 296)  (263 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 296)  (266 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 296)  (267 296)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 296)  (268 296)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (40 8)  (274 296)  (274 296)  LC_4 Logic Functioning bit
 (42 8)  (276 296)  (276 296)  LC_4 Logic Functioning bit
 (17 9)  (251 297)  (251 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (31 9)  (265 297)  (265 297)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (40 9)  (274 297)  (274 297)  LC_4 Logic Functioning bit
 (42 9)  (276 297)  (276 297)  LC_4 Logic Functioning bit
 (4 10)  (238 298)  (238 298)  routing T_5_18.sp4_v_b_10 <X> T_5_18.sp4_v_t_43
 (6 10)  (240 298)  (240 298)  routing T_5_18.sp4_v_b_10 <X> T_5_18.sp4_v_t_43
 (38 10)  (272 298)  (272 298)  LC_5 Logic Functioning bit
 (39 10)  (273 298)  (273 298)  LC_5 Logic Functioning bit
 (40 10)  (274 298)  (274 298)  LC_5 Logic Functioning bit
 (41 10)  (275 298)  (275 298)  LC_5 Logic Functioning bit
 (50 10)  (284 298)  (284 298)  Cascade bit: LH_LC05_inmux02_5

 (38 11)  (272 299)  (272 299)  LC_5 Logic Functioning bit
 (39 11)  (273 299)  (273 299)  LC_5 Logic Functioning bit
 (40 11)  (274 299)  (274 299)  LC_5 Logic Functioning bit
 (41 11)  (275 299)  (275 299)  LC_5 Logic Functioning bit
 (48 11)  (282 299)  (282 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (5 12)  (239 300)  (239 300)  routing T_5_18.sp4_v_t_44 <X> T_5_18.sp4_h_r_9
 (25 12)  (259 300)  (259 300)  routing T_5_18.wire_logic_cluster/lc_2/out <X> T_5_18.lc_trk_g3_2
 (32 12)  (266 300)  (266 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (270 300)  (270 300)  LC_6 Logic Functioning bit
 (45 12)  (279 300)  (279 300)  LC_6 Logic Functioning bit
 (51 12)  (285 300)  (285 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (256 301)  (256 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (262 301)  (262 301)  routing T_5_18.lc_trk_g2_0 <X> T_5_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 301)  (263 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 301)  (265 301)  routing T_5_18.lc_trk_g0_3 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (266 301)  (266 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (271 301)  (271 301)  LC_6 Logic Functioning bit
 (45 13)  (279 301)  (279 301)  LC_6 Logic Functioning bit
 (52 13)  (286 301)  (286 301)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (234 302)  (234 302)  routing T_5_18.glb_netwk_4 <X> T_5_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 302)  (235 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_6_18

 (11 0)  (299 288)  (299 288)  routing T_6_18.sp4_h_r_9 <X> T_6_18.sp4_v_b_2
 (14 0)  (302 288)  (302 288)  routing T_6_18.lft_op_0 <X> T_6_18.lc_trk_g0_0
 (15 0)  (303 288)  (303 288)  routing T_6_18.sp4_h_r_9 <X> T_6_18.lc_trk_g0_1
 (16 0)  (304 288)  (304 288)  routing T_6_18.sp4_h_r_9 <X> T_6_18.lc_trk_g0_1
 (17 0)  (305 288)  (305 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (306 288)  (306 288)  routing T_6_18.sp4_h_r_9 <X> T_6_18.lc_trk_g0_1
 (29 0)  (317 288)  (317 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (332 288)  (332 288)  LC_0 Logic Functioning bit
 (8 1)  (296 289)  (296 289)  routing T_6_18.sp4_h_l_36 <X> T_6_18.sp4_v_b_1
 (9 1)  (297 289)  (297 289)  routing T_6_18.sp4_h_l_36 <X> T_6_18.sp4_v_b_1
 (15 1)  (303 289)  (303 289)  routing T_6_18.lft_op_0 <X> T_6_18.lc_trk_g0_0
 (17 1)  (305 289)  (305 289)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (50 1)  (338 289)  (338 289)  Carry_In_Mux bit 

 (1 2)  (289 290)  (289 290)  routing T_6_18.glb_netwk_5 <X> T_6_18.wire_logic_cluster/lc_7/clk
 (2 2)  (290 290)  (290 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (315 290)  (315 290)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 290)  (317 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 290)  (320 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (324 290)  (324 290)  LC_1 Logic Functioning bit
 (37 2)  (325 290)  (325 290)  LC_1 Logic Functioning bit
 (38 2)  (326 290)  (326 290)  LC_1 Logic Functioning bit
 (39 2)  (327 290)  (327 290)  LC_1 Logic Functioning bit
 (44 2)  (332 290)  (332 290)  LC_1 Logic Functioning bit
 (0 3)  (288 291)  (288 291)  routing T_6_18.glb_netwk_5 <X> T_6_18.wire_logic_cluster/lc_7/clk
 (30 3)  (318 291)  (318 291)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (324 291)  (324 291)  LC_1 Logic Functioning bit
 (37 3)  (325 291)  (325 291)  LC_1 Logic Functioning bit
 (38 3)  (326 291)  (326 291)  LC_1 Logic Functioning bit
 (39 3)  (327 291)  (327 291)  LC_1 Logic Functioning bit
 (46 3)  (334 291)  (334 291)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (16 4)  (304 292)  (304 292)  routing T_6_18.sp12_h_l_14 <X> T_6_18.lc_trk_g1_1
 (17 4)  (305 292)  (305 292)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (21 4)  (309 292)  (309 292)  routing T_6_18.sp4_h_r_11 <X> T_6_18.lc_trk_g1_3
 (22 4)  (310 292)  (310 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (311 292)  (311 292)  routing T_6_18.sp4_h_r_11 <X> T_6_18.lc_trk_g1_3
 (24 4)  (312 292)  (312 292)  routing T_6_18.sp4_h_r_11 <X> T_6_18.lc_trk_g1_3
 (27 4)  (315 292)  (315 292)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 292)  (316 292)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 292)  (317 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 292)  (318 292)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 292)  (320 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (324 292)  (324 292)  LC_2 Logic Functioning bit
 (37 4)  (325 292)  (325 292)  LC_2 Logic Functioning bit
 (38 4)  (326 292)  (326 292)  LC_2 Logic Functioning bit
 (39 4)  (327 292)  (327 292)  LC_2 Logic Functioning bit
 (44 4)  (332 292)  (332 292)  LC_2 Logic Functioning bit
 (18 5)  (306 293)  (306 293)  routing T_6_18.sp12_h_l_14 <X> T_6_18.lc_trk_g1_1
 (36 5)  (324 293)  (324 293)  LC_2 Logic Functioning bit
 (37 5)  (325 293)  (325 293)  LC_2 Logic Functioning bit
 (38 5)  (326 293)  (326 293)  LC_2 Logic Functioning bit
 (39 5)  (327 293)  (327 293)  LC_2 Logic Functioning bit
 (48 5)  (336 293)  (336 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (6 6)  (294 294)  (294 294)  routing T_6_18.sp4_h_l_47 <X> T_6_18.sp4_v_t_38
 (14 6)  (302 294)  (302 294)  routing T_6_18.wire_logic_cluster/lc_4/out <X> T_6_18.lc_trk_g1_4
 (16 6)  (304 294)  (304 294)  routing T_6_18.sp4_v_b_5 <X> T_6_18.lc_trk_g1_5
 (17 6)  (305 294)  (305 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (306 294)  (306 294)  routing T_6_18.sp4_v_b_5 <X> T_6_18.lc_trk_g1_5
 (27 6)  (315 294)  (315 294)  routing T_6_18.lc_trk_g1_5 <X> T_6_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 294)  (317 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 294)  (318 294)  routing T_6_18.lc_trk_g1_5 <X> T_6_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 294)  (320 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (324 294)  (324 294)  LC_3 Logic Functioning bit
 (37 6)  (325 294)  (325 294)  LC_3 Logic Functioning bit
 (38 6)  (326 294)  (326 294)  LC_3 Logic Functioning bit
 (39 6)  (327 294)  (327 294)  LC_3 Logic Functioning bit
 (44 6)  (332 294)  (332 294)  LC_3 Logic Functioning bit
 (48 6)  (336 294)  (336 294)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (17 7)  (305 295)  (305 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (36 7)  (324 295)  (324 295)  LC_3 Logic Functioning bit
 (37 7)  (325 295)  (325 295)  LC_3 Logic Functioning bit
 (38 7)  (326 295)  (326 295)  LC_3 Logic Functioning bit
 (39 7)  (327 295)  (327 295)  LC_3 Logic Functioning bit
 (27 8)  (315 296)  (315 296)  routing T_6_18.lc_trk_g1_4 <X> T_6_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 296)  (317 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 296)  (318 296)  routing T_6_18.lc_trk_g1_4 <X> T_6_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 296)  (320 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (324 296)  (324 296)  LC_4 Logic Functioning bit
 (38 8)  (326 296)  (326 296)  LC_4 Logic Functioning bit
 (39 8)  (327 296)  (327 296)  LC_4 Logic Functioning bit
 (41 8)  (329 296)  (329 296)  LC_4 Logic Functioning bit
 (43 8)  (331 296)  (331 296)  LC_4 Logic Functioning bit
 (45 8)  (333 296)  (333 296)  LC_4 Logic Functioning bit
 (29 9)  (317 297)  (317 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (320 297)  (320 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (322 297)  (322 297)  routing T_6_18.lc_trk_g1_1 <X> T_6_18.input_2_4
 (41 9)  (329 297)  (329 297)  LC_4 Logic Functioning bit
 (45 9)  (333 297)  (333 297)  LC_4 Logic Functioning bit
 (0 14)  (288 302)  (288 302)  routing T_6_18.glb_netwk_4 <X> T_6_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 302)  (289 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 15)  (303 303)  (303 303)  routing T_6_18.sp4_v_t_33 <X> T_6_18.lc_trk_g3_4
 (16 15)  (304 303)  (304 303)  routing T_6_18.sp4_v_t_33 <X> T_6_18.lc_trk_g3_4
 (17 15)  (305 303)  (305 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_7_18

 (0 0)  (342 288)  (342 288)  Negative Clock bit

 (1 2)  (343 290)  (343 290)  routing T_7_18.glb_netwk_5 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (2 2)  (344 290)  (344 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (13 2)  (355 290)  (355 290)  routing T_7_18.sp4_h_r_2 <X> T_7_18.sp4_v_t_39
 (17 2)  (359 290)  (359 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (32 2)  (374 290)  (374 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 290)  (376 290)  routing T_7_18.lc_trk_g1_1 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 290)  (378 290)  LC_1 Logic Functioning bit
 (37 2)  (379 290)  (379 290)  LC_1 Logic Functioning bit
 (38 2)  (380 290)  (380 290)  LC_1 Logic Functioning bit
 (39 2)  (381 290)  (381 290)  LC_1 Logic Functioning bit
 (45 2)  (387 290)  (387 290)  LC_1 Logic Functioning bit
 (0 3)  (342 291)  (342 291)  routing T_7_18.glb_netwk_5 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (12 3)  (354 291)  (354 291)  routing T_7_18.sp4_h_r_2 <X> T_7_18.sp4_v_t_39
 (18 3)  (360 291)  (360 291)  routing T_7_18.sp4_r_v_b_29 <X> T_7_18.lc_trk_g0_5
 (36 3)  (378 291)  (378 291)  LC_1 Logic Functioning bit
 (37 3)  (379 291)  (379 291)  LC_1 Logic Functioning bit
 (38 3)  (380 291)  (380 291)  LC_1 Logic Functioning bit
 (39 3)  (381 291)  (381 291)  LC_1 Logic Functioning bit
 (45 3)  (387 291)  (387 291)  LC_1 Logic Functioning bit
 (47 3)  (389 291)  (389 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (15 4)  (357 292)  (357 292)  routing T_7_18.sp4_h_r_1 <X> T_7_18.lc_trk_g1_1
 (16 4)  (358 292)  (358 292)  routing T_7_18.sp4_h_r_1 <X> T_7_18.lc_trk_g1_1
 (17 4)  (359 292)  (359 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (364 292)  (364 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (369 292)  (369 292)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 292)  (370 292)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 292)  (371 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 292)  (373 292)  routing T_7_18.lc_trk_g0_5 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 292)  (374 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (38 4)  (380 292)  (380 292)  LC_2 Logic Functioning bit
 (43 4)  (385 292)  (385 292)  LC_2 Logic Functioning bit
 (15 5)  (357 293)  (357 293)  routing T_7_18.bot_op_0 <X> T_7_18.lc_trk_g1_0
 (17 5)  (359 293)  (359 293)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (360 293)  (360 293)  routing T_7_18.sp4_h_r_1 <X> T_7_18.lc_trk_g1_1
 (19 5)  (361 293)  (361 293)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (21 5)  (363 293)  (363 293)  routing T_7_18.sp4_r_v_b_27 <X> T_7_18.lc_trk_g1_3
 (28 5)  (370 293)  (370 293)  routing T_7_18.lc_trk_g2_0 <X> T_7_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 293)  (371 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 293)  (372 293)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (374 293)  (374 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (375 293)  (375 293)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.input_2_2
 (34 5)  (376 293)  (376 293)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.input_2_2
 (35 5)  (377 293)  (377 293)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.input_2_2
 (39 5)  (381 293)  (381 293)  LC_2 Logic Functioning bit
 (43 5)  (385 293)  (385 293)  LC_2 Logic Functioning bit
 (6 6)  (348 294)  (348 294)  routing T_7_18.sp4_v_b_0 <X> T_7_18.sp4_v_t_38
 (14 6)  (356 294)  (356 294)  routing T_7_18.sp4_h_l_9 <X> T_7_18.lc_trk_g1_4
 (26 6)  (368 294)  (368 294)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_3/in_0
 (31 6)  (373 294)  (373 294)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 294)  (374 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 294)  (375 294)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 294)  (376 294)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 294)  (378 294)  LC_3 Logic Functioning bit
 (37 6)  (379 294)  (379 294)  LC_3 Logic Functioning bit
 (41 6)  (383 294)  (383 294)  LC_3 Logic Functioning bit
 (43 6)  (385 294)  (385 294)  LC_3 Logic Functioning bit
 (50 6)  (392 294)  (392 294)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (394 294)  (394 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (5 7)  (347 295)  (347 295)  routing T_7_18.sp4_v_b_0 <X> T_7_18.sp4_v_t_38
 (14 7)  (356 295)  (356 295)  routing T_7_18.sp4_h_l_9 <X> T_7_18.lc_trk_g1_4
 (15 7)  (357 295)  (357 295)  routing T_7_18.sp4_h_l_9 <X> T_7_18.lc_trk_g1_4
 (16 7)  (358 295)  (358 295)  routing T_7_18.sp4_h_l_9 <X> T_7_18.lc_trk_g1_4
 (17 7)  (359 295)  (359 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (27 7)  (369 295)  (369 295)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 295)  (370 295)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 295)  (371 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 295)  (373 295)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 295)  (378 295)  LC_3 Logic Functioning bit
 (37 7)  (379 295)  (379 295)  LC_3 Logic Functioning bit
 (40 7)  (382 295)  (382 295)  LC_3 Logic Functioning bit
 (42 7)  (384 295)  (384 295)  LC_3 Logic Functioning bit
 (3 8)  (345 296)  (345 296)  routing T_7_18.sp12_h_r_1 <X> T_7_18.sp12_v_b_1
 (15 8)  (357 296)  (357 296)  routing T_7_18.sp4_h_r_33 <X> T_7_18.lc_trk_g2_1
 (16 8)  (358 296)  (358 296)  routing T_7_18.sp4_h_r_33 <X> T_7_18.lc_trk_g2_1
 (17 8)  (359 296)  (359 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (360 296)  (360 296)  routing T_7_18.sp4_h_r_33 <X> T_7_18.lc_trk_g2_1
 (29 8)  (371 296)  (371 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 296)  (372 296)  routing T_7_18.lc_trk_g0_5 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 296)  (374 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 296)  (375 296)  routing T_7_18.lc_trk_g2_1 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 296)  (378 296)  LC_4 Logic Functioning bit
 (38 8)  (380 296)  (380 296)  LC_4 Logic Functioning bit
 (3 9)  (345 297)  (345 297)  routing T_7_18.sp12_h_r_1 <X> T_7_18.sp12_v_b_1
 (17 9)  (359 297)  (359 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (26 9)  (368 297)  (368 297)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 297)  (369 297)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 297)  (370 297)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 297)  (371 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (4 10)  (346 298)  (346 298)  routing T_7_18.sp4_h_r_0 <X> T_7_18.sp4_v_t_43
 (6 10)  (348 298)  (348 298)  routing T_7_18.sp4_h_r_0 <X> T_7_18.sp4_v_t_43
 (11 10)  (353 298)  (353 298)  routing T_7_18.sp4_h_r_2 <X> T_7_18.sp4_v_t_45
 (13 10)  (355 298)  (355 298)  routing T_7_18.sp4_h_r_2 <X> T_7_18.sp4_v_t_45
 (14 10)  (356 298)  (356 298)  routing T_7_18.bnl_op_4 <X> T_7_18.lc_trk_g2_4
 (21 10)  (363 298)  (363 298)  routing T_7_18.sp4_v_t_26 <X> T_7_18.lc_trk_g2_7
 (22 10)  (364 298)  (364 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (365 298)  (365 298)  routing T_7_18.sp4_v_t_26 <X> T_7_18.lc_trk_g2_7
 (27 10)  (369 298)  (369 298)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 298)  (370 298)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 298)  (371 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 298)  (374 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 298)  (376 298)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 298)  (378 298)  LC_5 Logic Functioning bit
 (38 10)  (380 298)  (380 298)  LC_5 Logic Functioning bit
 (5 11)  (347 299)  (347 299)  routing T_7_18.sp4_h_r_0 <X> T_7_18.sp4_v_t_43
 (12 11)  (354 299)  (354 299)  routing T_7_18.sp4_h_r_2 <X> T_7_18.sp4_v_t_45
 (14 11)  (356 299)  (356 299)  routing T_7_18.bnl_op_4 <X> T_7_18.lc_trk_g2_4
 (17 11)  (359 299)  (359 299)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (21 11)  (363 299)  (363 299)  routing T_7_18.sp4_v_t_26 <X> T_7_18.lc_trk_g2_7
 (30 11)  (372 299)  (372 299)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (373 299)  (373 299)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 299)  (378 299)  LC_5 Logic Functioning bit
 (38 11)  (380 299)  (380 299)  LC_5 Logic Functioning bit
 (22 12)  (364 300)  (364 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (365 300)  (365 300)  routing T_7_18.sp4_v_t_30 <X> T_7_18.lc_trk_g3_3
 (24 12)  (366 300)  (366 300)  routing T_7_18.sp4_v_t_30 <X> T_7_18.lc_trk_g3_3
 (31 12)  (373 300)  (373 300)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 300)  (374 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 300)  (375 300)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (40 12)  (382 300)  (382 300)  LC_6 Logic Functioning bit
 (42 12)  (384 300)  (384 300)  LC_6 Logic Functioning bit
 (51 12)  (393 300)  (393 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (364 301)  (364 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (365 301)  (365 301)  routing T_7_18.sp4_v_b_42 <X> T_7_18.lc_trk_g3_2
 (24 13)  (366 301)  (366 301)  routing T_7_18.sp4_v_b_42 <X> T_7_18.lc_trk_g3_2
 (26 13)  (368 301)  (368 301)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 301)  (369 301)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 301)  (371 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 301)  (373 301)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (41 13)  (383 301)  (383 301)  LC_6 Logic Functioning bit
 (43 13)  (385 301)  (385 301)  LC_6 Logic Functioning bit
 (0 14)  (342 302)  (342 302)  routing T_7_18.glb_netwk_4 <X> T_7_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 302)  (343 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (356 302)  (356 302)  routing T_7_18.wire_logic_cluster/lc_4/out <X> T_7_18.lc_trk_g3_4
 (21 14)  (363 302)  (363 302)  routing T_7_18.wire_logic_cluster/lc_7/out <X> T_7_18.lc_trk_g3_7
 (22 14)  (364 302)  (364 302)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (368 302)  (368 302)  routing T_7_18.lc_trk_g1_4 <X> T_7_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (369 302)  (369 302)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 302)  (370 302)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 302)  (371 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 302)  (372 302)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 302)  (373 302)  routing T_7_18.lc_trk_g2_4 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 302)  (374 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 302)  (375 302)  routing T_7_18.lc_trk_g2_4 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 302)  (378 302)  LC_7 Logic Functioning bit
 (37 14)  (379 302)  (379 302)  LC_7 Logic Functioning bit
 (38 14)  (380 302)  (380 302)  LC_7 Logic Functioning bit
 (41 14)  (383 302)  (383 302)  LC_7 Logic Functioning bit
 (43 14)  (385 302)  (385 302)  LC_7 Logic Functioning bit
 (45 14)  (387 302)  (387 302)  LC_7 Logic Functioning bit
 (46 14)  (388 302)  (388 302)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (17 15)  (359 303)  (359 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (369 303)  (369 303)  routing T_7_18.lc_trk_g1_4 <X> T_7_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 303)  (371 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 303)  (372 303)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (374 303)  (374 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (376 303)  (376 303)  routing T_7_18.lc_trk_g1_0 <X> T_7_18.input_2_7
 (36 15)  (378 303)  (378 303)  LC_7 Logic Functioning bit
 (38 15)  (380 303)  (380 303)  LC_7 Logic Functioning bit
 (41 15)  (383 303)  (383 303)  LC_7 Logic Functioning bit
 (43 15)  (385 303)  (385 303)  LC_7 Logic Functioning bit
 (44 15)  (386 303)  (386 303)  LC_7 Logic Functioning bit
 (45 15)  (387 303)  (387 303)  LC_7 Logic Functioning bit
 (48 15)  (390 303)  (390 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


RAM_Tile_8_18

 (12 0)  (408 288)  (408 288)  routing T_8_18.sp4_v_b_2 <X> T_8_18.sp4_h_r_2
 (11 1)  (407 289)  (407 289)  routing T_8_18.sp4_v_b_2 <X> T_8_18.sp4_h_r_2


LogicTile_9_18

 (13 0)  (451 288)  (451 288)  routing T_9_18.sp4_h_l_39 <X> T_9_18.sp4_v_b_2
 (15 0)  (453 288)  (453 288)  routing T_9_18.top_op_1 <X> T_9_18.lc_trk_g0_1
 (17 0)  (455 288)  (455 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (460 288)  (460 288)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (462 288)  (462 288)  routing T_9_18.top_op_3 <X> T_9_18.lc_trk_g0_3
 (12 1)  (450 289)  (450 289)  routing T_9_18.sp4_h_l_39 <X> T_9_18.sp4_v_b_2
 (18 1)  (456 289)  (456 289)  routing T_9_18.top_op_1 <X> T_9_18.lc_trk_g0_1
 (21 1)  (459 289)  (459 289)  routing T_9_18.top_op_3 <X> T_9_18.lc_trk_g0_3
 (1 2)  (439 290)  (439 290)  routing T_9_18.glb_netwk_5 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (2 2)  (440 290)  (440 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (452 290)  (452 290)  routing T_9_18.wire_logic_cluster/lc_4/out <X> T_9_18.lc_trk_g0_4
 (17 2)  (455 290)  (455 290)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (456 290)  (456 290)  routing T_9_18.wire_logic_cluster/lc_5/out <X> T_9_18.lc_trk_g0_5
 (0 3)  (438 291)  (438 291)  routing T_9_18.glb_netwk_5 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (17 3)  (455 291)  (455 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (11 4)  (449 292)  (449 292)  routing T_9_18.sp4_v_t_39 <X> T_9_18.sp4_v_b_5
 (21 4)  (459 292)  (459 292)  routing T_9_18.wire_logic_cluster/lc_3/out <X> T_9_18.lc_trk_g1_3
 (22 4)  (460 292)  (460 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (464 292)  (464 292)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (467 292)  (467 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 292)  (470 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 292)  (471 292)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 292)  (472 292)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 292)  (473 292)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.input_2_2
 (36 4)  (474 292)  (474 292)  LC_2 Logic Functioning bit
 (38 4)  (476 292)  (476 292)  LC_2 Logic Functioning bit
 (39 4)  (477 292)  (477 292)  LC_2 Logic Functioning bit
 (45 4)  (483 292)  (483 292)  LC_2 Logic Functioning bit
 (12 5)  (450 293)  (450 293)  routing T_9_18.sp4_v_t_39 <X> T_9_18.sp4_v_b_5
 (14 5)  (452 293)  (452 293)  routing T_9_18.sp12_h_r_16 <X> T_9_18.lc_trk_g1_0
 (16 5)  (454 293)  (454 293)  routing T_9_18.sp12_h_r_16 <X> T_9_18.lc_trk_g1_0
 (17 5)  (455 293)  (455 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (460 293)  (460 293)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (462 293)  (462 293)  routing T_9_18.top_op_2 <X> T_9_18.lc_trk_g1_2
 (25 5)  (463 293)  (463 293)  routing T_9_18.top_op_2 <X> T_9_18.lc_trk_g1_2
 (28 5)  (466 293)  (466 293)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 293)  (467 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 293)  (469 293)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 293)  (470 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (471 293)  (471 293)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.input_2_2
 (34 5)  (472 293)  (472 293)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.input_2_2
 (37 5)  (475 293)  (475 293)  LC_2 Logic Functioning bit
 (39 5)  (477 293)  (477 293)  LC_2 Logic Functioning bit
 (41 5)  (479 293)  (479 293)  LC_2 Logic Functioning bit
 (45 5)  (483 293)  (483 293)  LC_2 Logic Functioning bit
 (48 5)  (486 293)  (486 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (21 6)  (459 294)  (459 294)  routing T_9_18.wire_logic_cluster/lc_7/out <X> T_9_18.lc_trk_g1_7
 (22 6)  (460 294)  (460 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (464 294)  (464 294)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 294)  (465 294)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 294)  (467 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 294)  (469 294)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 294)  (470 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 294)  (471 294)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 294)  (474 294)  LC_3 Logic Functioning bit
 (38 6)  (476 294)  (476 294)  LC_3 Logic Functioning bit
 (42 6)  (480 294)  (480 294)  LC_3 Logic Functioning bit
 (45 6)  (483 294)  (483 294)  LC_3 Logic Functioning bit
 (22 7)  (460 295)  (460 295)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (461 295)  (461 295)  routing T_9_18.sp12_h_l_21 <X> T_9_18.lc_trk_g1_6
 (25 7)  (463 295)  (463 295)  routing T_9_18.sp12_h_l_21 <X> T_9_18.lc_trk_g1_6
 (28 7)  (466 295)  (466 295)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 295)  (467 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 295)  (468 295)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 295)  (470 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (472 295)  (472 295)  routing T_9_18.lc_trk_g1_2 <X> T_9_18.input_2_3
 (35 7)  (473 295)  (473 295)  routing T_9_18.lc_trk_g1_2 <X> T_9_18.input_2_3
 (36 7)  (474 295)  (474 295)  LC_3 Logic Functioning bit
 (38 7)  (476 295)  (476 295)  LC_3 Logic Functioning bit
 (41 7)  (479 295)  (479 295)  LC_3 Logic Functioning bit
 (45 7)  (483 295)  (483 295)  LC_3 Logic Functioning bit
 (48 7)  (486 295)  (486 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (4 8)  (442 296)  (442 296)  routing T_9_18.sp4_h_l_43 <X> T_9_18.sp4_v_b_6
 (15 8)  (453 296)  (453 296)  routing T_9_18.sp4_h_r_33 <X> T_9_18.lc_trk_g2_1
 (16 8)  (454 296)  (454 296)  routing T_9_18.sp4_h_r_33 <X> T_9_18.lc_trk_g2_1
 (17 8)  (455 296)  (455 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (456 296)  (456 296)  routing T_9_18.sp4_h_r_33 <X> T_9_18.lc_trk_g2_1
 (26 8)  (464 296)  (464 296)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (466 296)  (466 296)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 296)  (467 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 296)  (468 296)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 296)  (470 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (473 296)  (473 296)  routing T_9_18.lc_trk_g0_4 <X> T_9_18.input_2_4
 (36 8)  (474 296)  (474 296)  LC_4 Logic Functioning bit
 (39 8)  (477 296)  (477 296)  LC_4 Logic Functioning bit
 (42 8)  (480 296)  (480 296)  LC_4 Logic Functioning bit
 (43 8)  (481 296)  (481 296)  LC_4 Logic Functioning bit
 (45 8)  (483 296)  (483 296)  LC_4 Logic Functioning bit
 (46 8)  (484 296)  (484 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (5 9)  (443 297)  (443 297)  routing T_9_18.sp4_h_l_43 <X> T_9_18.sp4_v_b_6
 (28 9)  (466 297)  (466 297)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 297)  (467 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 297)  (469 297)  routing T_9_18.lc_trk_g0_3 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 297)  (470 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (475 297)  (475 297)  LC_4 Logic Functioning bit
 (42 9)  (480 297)  (480 297)  LC_4 Logic Functioning bit
 (45 9)  (483 297)  (483 297)  LC_4 Logic Functioning bit
 (14 10)  (452 298)  (452 298)  routing T_9_18.sp4_v_b_36 <X> T_9_18.lc_trk_g2_4
 (15 10)  (453 298)  (453 298)  routing T_9_18.tnr_op_5 <X> T_9_18.lc_trk_g2_5
 (17 10)  (455 298)  (455 298)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (25 10)  (463 298)  (463 298)  routing T_9_18.wire_logic_cluster/lc_6/out <X> T_9_18.lc_trk_g2_6
 (26 10)  (464 298)  (464 298)  routing T_9_18.lc_trk_g0_5 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 298)  (465 298)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 298)  (466 298)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 298)  (467 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 298)  (468 298)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 298)  (469 298)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 298)  (470 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 298)  (471 298)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 298)  (474 298)  LC_5 Logic Functioning bit
 (38 10)  (476 298)  (476 298)  LC_5 Logic Functioning bit
 (42 10)  (480 298)  (480 298)  LC_5 Logic Functioning bit
 (45 10)  (483 298)  (483 298)  LC_5 Logic Functioning bit
 (46 10)  (484 298)  (484 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (452 299)  (452 299)  routing T_9_18.sp4_v_b_36 <X> T_9_18.lc_trk_g2_4
 (16 11)  (454 299)  (454 299)  routing T_9_18.sp4_v_b_36 <X> T_9_18.lc_trk_g2_4
 (17 11)  (455 299)  (455 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (460 299)  (460 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (467 299)  (467 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (470 299)  (470 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (471 299)  (471 299)  routing T_9_18.lc_trk_g2_1 <X> T_9_18.input_2_5
 (37 11)  (475 299)  (475 299)  LC_5 Logic Functioning bit
 (39 11)  (477 299)  (477 299)  LC_5 Logic Functioning bit
 (40 11)  (478 299)  (478 299)  LC_5 Logic Functioning bit
 (45 11)  (483 299)  (483 299)  LC_5 Logic Functioning bit
 (8 12)  (446 300)  (446 300)  routing T_9_18.sp4_h_l_47 <X> T_9_18.sp4_h_r_10
 (15 12)  (453 300)  (453 300)  routing T_9_18.sp4_h_r_33 <X> T_9_18.lc_trk_g3_1
 (16 12)  (454 300)  (454 300)  routing T_9_18.sp4_h_r_33 <X> T_9_18.lc_trk_g3_1
 (17 12)  (455 300)  (455 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (456 300)  (456 300)  routing T_9_18.sp4_h_r_33 <X> T_9_18.lc_trk_g3_1
 (25 12)  (463 300)  (463 300)  routing T_9_18.wire_logic_cluster/lc_2/out <X> T_9_18.lc_trk_g3_2
 (26 12)  (464 300)  (464 300)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 300)  (465 300)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 300)  (467 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 300)  (468 300)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 300)  (470 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 300)  (472 300)  routing T_9_18.lc_trk_g1_0 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 300)  (474 300)  LC_6 Logic Functioning bit
 (38 12)  (476 300)  (476 300)  LC_6 Logic Functioning bit
 (42 12)  (480 300)  (480 300)  LC_6 Logic Functioning bit
 (45 12)  (483 300)  (483 300)  LC_6 Logic Functioning bit
 (22 13)  (460 301)  (460 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (464 301)  (464 301)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 301)  (466 301)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 301)  (467 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 301)  (468 301)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (470 301)  (470 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (471 301)  (471 301)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.input_2_6
 (34 13)  (472 301)  (472 301)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.input_2_6
 (37 13)  (475 301)  (475 301)  LC_6 Logic Functioning bit
 (39 13)  (477 301)  (477 301)  LC_6 Logic Functioning bit
 (40 13)  (478 301)  (478 301)  LC_6 Logic Functioning bit
 (45 13)  (483 301)  (483 301)  LC_6 Logic Functioning bit
 (47 13)  (485 301)  (485 301)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (438 302)  (438 302)  routing T_9_18.glb_netwk_4 <X> T_9_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 302)  (439 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (453 302)  (453 302)  routing T_9_18.tnr_op_5 <X> T_9_18.lc_trk_g3_5
 (17 14)  (455 302)  (455 302)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (459 302)  (459 302)  routing T_9_18.sp4_h_r_39 <X> T_9_18.lc_trk_g3_7
 (22 14)  (460 302)  (460 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (461 302)  (461 302)  routing T_9_18.sp4_h_r_39 <X> T_9_18.lc_trk_g3_7
 (24 14)  (462 302)  (462 302)  routing T_9_18.sp4_h_r_39 <X> T_9_18.lc_trk_g3_7
 (27 14)  (465 302)  (465 302)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 302)  (466 302)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 302)  (467 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 302)  (468 302)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 302)  (469 302)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 302)  (470 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 302)  (472 302)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 302)  (473 302)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.input_2_7
 (36 14)  (474 302)  (474 302)  LC_7 Logic Functioning bit
 (38 14)  (476 302)  (476 302)  LC_7 Logic Functioning bit
 (39 14)  (477 302)  (477 302)  LC_7 Logic Functioning bit
 (45 14)  (483 302)  (483 302)  LC_7 Logic Functioning bit
 (51 14)  (489 302)  (489 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (27 15)  (465 303)  (465 303)  routing T_9_18.lc_trk_g1_0 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 303)  (467 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 303)  (468 303)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 303)  (469 303)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 303)  (470 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (472 303)  (472 303)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.input_2_7
 (35 15)  (473 303)  (473 303)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.input_2_7
 (37 15)  (475 303)  (475 303)  LC_7 Logic Functioning bit
 (39 15)  (477 303)  (477 303)  LC_7 Logic Functioning bit
 (41 15)  (479 303)  (479 303)  LC_7 Logic Functioning bit
 (45 15)  (483 303)  (483 303)  LC_7 Logic Functioning bit
 (47 15)  (485 303)  (485 303)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_10_18

 (3 0)  (495 288)  (495 288)  routing T_10_18.sp12_h_r_0 <X> T_10_18.sp12_v_b_0
 (3 1)  (495 289)  (495 289)  routing T_10_18.sp12_h_r_0 <X> T_10_18.sp12_v_b_0
 (0 2)  (492 290)  (492 290)  routing T_10_18.glb_netwk_2 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (8 5)  (500 293)  (500 293)  routing T_10_18.sp4_h_r_4 <X> T_10_18.sp4_v_b_4
 (26 8)  (518 296)  (518 296)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (36 8)  (528 296)  (528 296)  LC_4 Logic Functioning bit
 (38 8)  (530 296)  (530 296)  LC_4 Logic Functioning bit
 (41 8)  (533 296)  (533 296)  LC_4 Logic Functioning bit
 (43 8)  (535 296)  (535 296)  LC_4 Logic Functioning bit
 (45 8)  (537 296)  (537 296)  LC_4 Logic Functioning bit
 (3 9)  (495 297)  (495 297)  routing T_10_18.sp12_h_l_22 <X> T_10_18.sp12_v_b_1
 (26 9)  (518 297)  (518 297)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 297)  (520 297)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 297)  (521 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (529 297)  (529 297)  LC_4 Logic Functioning bit
 (39 9)  (531 297)  (531 297)  LC_4 Logic Functioning bit
 (40 9)  (532 297)  (532 297)  LC_4 Logic Functioning bit
 (42 9)  (534 297)  (534 297)  LC_4 Logic Functioning bit
 (45 9)  (537 297)  (537 297)  LC_4 Logic Functioning bit
 (48 9)  (540 297)  (540 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (53 9)  (545 297)  (545 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (22 11)  (514 299)  (514 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (517 299)  (517 299)  routing T_10_18.sp4_r_v_b_38 <X> T_10_18.lc_trk_g2_6
 (0 14)  (492 302)  (492 302)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 302)  (493 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (509 302)  (509 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (492 303)  (492 303)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 303)  (493 303)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (18 15)  (510 303)  (510 303)  routing T_10_18.sp4_r_v_b_45 <X> T_10_18.lc_trk_g3_5


LogicTile_11_18

 (0 0)  (546 288)  (546 288)  Negative Clock bit

 (15 0)  (561 288)  (561 288)  routing T_11_18.top_op_1 <X> T_11_18.lc_trk_g0_1
 (17 0)  (563 288)  (563 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (567 288)  (567 288)  routing T_11_18.wire_logic_cluster/lc_3/out <X> T_11_18.lc_trk_g0_3
 (22 0)  (568 288)  (568 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (571 288)  (571 288)  routing T_11_18.wire_logic_cluster/lc_2/out <X> T_11_18.lc_trk_g0_2
 (14 1)  (560 289)  (560 289)  routing T_11_18.top_op_0 <X> T_11_18.lc_trk_g0_0
 (15 1)  (561 289)  (561 289)  routing T_11_18.top_op_0 <X> T_11_18.lc_trk_g0_0
 (17 1)  (563 289)  (563 289)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (564 289)  (564 289)  routing T_11_18.top_op_1 <X> T_11_18.lc_trk_g0_1
 (22 1)  (568 289)  (568 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_5 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (9 2)  (555 290)  (555 290)  routing T_11_18.sp4_v_b_1 <X> T_11_18.sp4_h_l_36
 (14 2)  (560 290)  (560 290)  routing T_11_18.wire_logic_cluster/lc_4/out <X> T_11_18.lc_trk_g0_4
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 290)  (579 290)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 290)  (580 290)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (39 2)  (585 290)  (585 290)  LC_1 Logic Functioning bit
 (48 2)  (594 290)  (594 290)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (546 291)  (546 291)  routing T_11_18.glb_netwk_5 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (17 3)  (563 291)  (563 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (29 3)  (575 291)  (575 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 291)  (577 291)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 291)  (578 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (580 291)  (580 291)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.input_2_1
 (35 3)  (581 291)  (581 291)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.input_2_1
 (22 4)  (568 292)  (568 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (31 4)  (577 292)  (577 292)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 292)  (580 292)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (38 4)  (584 292)  (584 292)  LC_2 Logic Functioning bit
 (40 4)  (586 292)  (586 292)  LC_2 Logic Functioning bit
 (41 4)  (587 292)  (587 292)  LC_2 Logic Functioning bit
 (42 4)  (588 292)  (588 292)  LC_2 Logic Functioning bit
 (43 4)  (589 292)  (589 292)  LC_2 Logic Functioning bit
 (45 4)  (591 292)  (591 292)  LC_2 Logic Functioning bit
 (48 4)  (594 292)  (594 292)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (596 292)  (596 292)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (567 293)  (567 293)  routing T_11_18.sp4_r_v_b_27 <X> T_11_18.lc_trk_g1_3
 (22 5)  (568 293)  (568 293)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (570 293)  (570 293)  routing T_11_18.top_op_2 <X> T_11_18.lc_trk_g1_2
 (25 5)  (571 293)  (571 293)  routing T_11_18.top_op_2 <X> T_11_18.lc_trk_g1_2
 (26 5)  (572 293)  (572 293)  routing T_11_18.lc_trk_g0_2 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 293)  (575 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (39 5)  (585 293)  (585 293)  LC_2 Logic Functioning bit
 (40 5)  (586 293)  (586 293)  LC_2 Logic Functioning bit
 (41 5)  (587 293)  (587 293)  LC_2 Logic Functioning bit
 (42 5)  (588 293)  (588 293)  LC_2 Logic Functioning bit
 (43 5)  (589 293)  (589 293)  LC_2 Logic Functioning bit
 (45 5)  (591 293)  (591 293)  LC_2 Logic Functioning bit
 (14 6)  (560 294)  (560 294)  routing T_11_18.wire_logic_cluster/lc_4/out <X> T_11_18.lc_trk_g1_4
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 294)  (580 294)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 294)  (582 294)  LC_3 Logic Functioning bit
 (38 6)  (584 294)  (584 294)  LC_3 Logic Functioning bit
 (45 6)  (591 294)  (591 294)  LC_3 Logic Functioning bit
 (17 7)  (563 295)  (563 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (572 295)  (572 295)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 295)  (574 295)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 295)  (575 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 295)  (577 295)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (37 7)  (583 295)  (583 295)  LC_3 Logic Functioning bit
 (39 7)  (585 295)  (585 295)  LC_3 Logic Functioning bit
 (45 7)  (591 295)  (591 295)  LC_3 Logic Functioning bit
 (22 8)  (568 296)  (568 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (569 296)  (569 296)  routing T_11_18.sp4_v_t_30 <X> T_11_18.lc_trk_g2_3
 (24 8)  (570 296)  (570 296)  routing T_11_18.sp4_v_t_30 <X> T_11_18.lc_trk_g2_3
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (40 8)  (586 296)  (586 296)  LC_4 Logic Functioning bit
 (41 8)  (587 296)  (587 296)  LC_4 Logic Functioning bit
 (42 8)  (588 296)  (588 296)  LC_4 Logic Functioning bit
 (43 8)  (589 296)  (589 296)  LC_4 Logic Functioning bit
 (45 8)  (591 296)  (591 296)  LC_4 Logic Functioning bit
 (10 9)  (556 297)  (556 297)  routing T_11_18.sp4_h_r_2 <X> T_11_18.sp4_v_b_7
 (31 9)  (577 297)  (577 297)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (40 9)  (586 297)  (586 297)  LC_4 Logic Functioning bit
 (41 9)  (587 297)  (587 297)  LC_4 Logic Functioning bit
 (42 9)  (588 297)  (588 297)  LC_4 Logic Functioning bit
 (43 9)  (589 297)  (589 297)  LC_4 Logic Functioning bit
 (44 9)  (590 297)  (590 297)  LC_4 Logic Functioning bit
 (45 9)  (591 297)  (591 297)  LC_4 Logic Functioning bit
 (21 10)  (567 298)  (567 298)  routing T_11_18.sp4_h_r_39 <X> T_11_18.lc_trk_g2_7
 (22 10)  (568 298)  (568 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (569 298)  (569 298)  routing T_11_18.sp4_h_r_39 <X> T_11_18.lc_trk_g2_7
 (24 10)  (570 298)  (570 298)  routing T_11_18.sp4_h_r_39 <X> T_11_18.lc_trk_g2_7
 (29 10)  (575 298)  (575 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 298)  (576 298)  routing T_11_18.lc_trk_g0_4 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 298)  (578 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (41 10)  (587 298)  (587 298)  LC_5 Logic Functioning bit
 (43 10)  (589 298)  (589 298)  LC_5 Logic Functioning bit
 (51 10)  (597 298)  (597 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (31 11)  (577 299)  (577 299)  routing T_11_18.lc_trk_g0_2 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (41 11)  (587 299)  (587 299)  LC_5 Logic Functioning bit
 (43 11)  (589 299)  (589 299)  LC_5 Logic Functioning bit
 (11 12)  (557 300)  (557 300)  routing T_11_18.sp4_h_r_6 <X> T_11_18.sp4_v_b_11
 (22 12)  (568 300)  (568 300)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (570 300)  (570 300)  routing T_11_18.tnr_op_3 <X> T_11_18.lc_trk_g3_3
 (28 12)  (574 300)  (574 300)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 300)  (575 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 300)  (576 300)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 300)  (578 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 300)  (579 300)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (43 12)  (589 300)  (589 300)  LC_6 Logic Functioning bit
 (47 12)  (593 300)  (593 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (596 300)  (596 300)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (598 300)  (598 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (53 12)  (599 300)  (599 300)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (30 13)  (576 301)  (576 301)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 301)  (577 301)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (43 13)  (589 301)  (589 301)  LC_6 Logic Functioning bit
 (46 13)  (592 301)  (592 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (546 302)  (546 302)  routing T_11_18.glb_netwk_4 <X> T_11_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 302)  (547 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (551 302)  (551 302)  routing T_11_18.sp4_h_r_6 <X> T_11_18.sp4_h_l_44
 (4 15)  (550 303)  (550 303)  routing T_11_18.sp4_h_r_6 <X> T_11_18.sp4_h_l_44


LogicTile_12_18

 (0 0)  (600 288)  (600 288)  Negative Clock bit

 (15 0)  (615 288)  (615 288)  routing T_12_18.lft_op_1 <X> T_12_18.lc_trk_g0_1
 (17 0)  (617 288)  (617 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (618 288)  (618 288)  routing T_12_18.lft_op_1 <X> T_12_18.lc_trk_g0_1
 (21 0)  (621 288)  (621 288)  routing T_12_18.wire_logic_cluster/lc_3/out <X> T_12_18.lc_trk_g0_3
 (22 0)  (622 288)  (622 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 288)  (633 288)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 288)  (634 288)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 288)  (635 288)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.input_2_0
 (48 0)  (648 288)  (648 288)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (653 288)  (653 288)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (8 1)  (608 289)  (608 289)  routing T_12_18.sp4_h_r_1 <X> T_12_18.sp4_v_b_1
 (27 1)  (627 289)  (627 289)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 289)  (628 289)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 289)  (630 289)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 289)  (631 289)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (634 289)  (634 289)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.input_2_0
 (42 1)  (642 289)  (642 289)  LC_0 Logic Functioning bit
 (51 1)  (651 289)  (651 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_5 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (25 2)  (625 290)  (625 290)  routing T_12_18.sp4_v_b_6 <X> T_12_18.lc_trk_g0_6
 (37 2)  (637 290)  (637 290)  LC_1 Logic Functioning bit
 (39 2)  (639 290)  (639 290)  LC_1 Logic Functioning bit
 (40 2)  (640 290)  (640 290)  LC_1 Logic Functioning bit
 (42 2)  (642 290)  (642 290)  LC_1 Logic Functioning bit
 (45 2)  (645 290)  (645 290)  LC_1 Logic Functioning bit
 (0 3)  (600 291)  (600 291)  routing T_12_18.glb_netwk_5 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (22 3)  (622 291)  (622 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (623 291)  (623 291)  routing T_12_18.sp4_v_b_6 <X> T_12_18.lc_trk_g0_6
 (26 3)  (626 291)  (626 291)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 291)  (627 291)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 291)  (628 291)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (636 291)  (636 291)  LC_1 Logic Functioning bit
 (38 3)  (638 291)  (638 291)  LC_1 Logic Functioning bit
 (41 3)  (641 291)  (641 291)  LC_1 Logic Functioning bit
 (43 3)  (643 291)  (643 291)  LC_1 Logic Functioning bit
 (44 3)  (644 291)  (644 291)  LC_1 Logic Functioning bit
 (45 3)  (645 291)  (645 291)  LC_1 Logic Functioning bit
 (21 4)  (621 292)  (621 292)  routing T_12_18.lft_op_3 <X> T_12_18.lc_trk_g1_3
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (624 292)  (624 292)  routing T_12_18.lft_op_3 <X> T_12_18.lc_trk_g1_3
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 292)  (631 292)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 292)  (634 292)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 292)  (636 292)  LC_2 Logic Functioning bit
 (38 4)  (638 292)  (638 292)  LC_2 Logic Functioning bit
 (45 4)  (645 292)  (645 292)  LC_2 Logic Functioning bit
 (36 5)  (636 293)  (636 293)  LC_2 Logic Functioning bit
 (38 5)  (638 293)  (638 293)  LC_2 Logic Functioning bit
 (45 5)  (645 293)  (645 293)  LC_2 Logic Functioning bit
 (17 6)  (617 294)  (617 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 294)  (618 294)  routing T_12_18.wire_logic_cluster/lc_5/out <X> T_12_18.lc_trk_g1_5
 (31 6)  (631 294)  (631 294)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 294)  (634 294)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 294)  (637 294)  LC_3 Logic Functioning bit
 (40 6)  (640 294)  (640 294)  LC_3 Logic Functioning bit
 (41 6)  (641 294)  (641 294)  LC_3 Logic Functioning bit
 (42 6)  (642 294)  (642 294)  LC_3 Logic Functioning bit
 (43 6)  (643 294)  (643 294)  LC_3 Logic Functioning bit
 (45 6)  (645 294)  (645 294)  LC_3 Logic Functioning bit
 (53 6)  (653 294)  (653 294)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (15 7)  (615 295)  (615 295)  routing T_12_18.bot_op_4 <X> T_12_18.lc_trk_g1_4
 (17 7)  (617 295)  (617 295)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 295)  (632 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (635 295)  (635 295)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.input_2_3
 (36 7)  (636 295)  (636 295)  LC_3 Logic Functioning bit
 (40 7)  (640 295)  (640 295)  LC_3 Logic Functioning bit
 (41 7)  (641 295)  (641 295)  LC_3 Logic Functioning bit
 (42 7)  (642 295)  (642 295)  LC_3 Logic Functioning bit
 (43 7)  (643 295)  (643 295)  LC_3 Logic Functioning bit
 (45 7)  (645 295)  (645 295)  LC_3 Logic Functioning bit
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 296)  (633 296)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 296)  (634 296)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 296)  (636 296)  LC_4 Logic Functioning bit
 (37 8)  (637 296)  (637 296)  LC_4 Logic Functioning bit
 (38 8)  (638 296)  (638 296)  LC_4 Logic Functioning bit
 (39 8)  (639 296)  (639 296)  LC_4 Logic Functioning bit
 (45 8)  (645 296)  (645 296)  LC_4 Logic Functioning bit
 (31 9)  (631 297)  (631 297)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 297)  (636 297)  LC_4 Logic Functioning bit
 (37 9)  (637 297)  (637 297)  LC_4 Logic Functioning bit
 (38 9)  (638 297)  (638 297)  LC_4 Logic Functioning bit
 (39 9)  (639 297)  (639 297)  LC_4 Logic Functioning bit
 (45 9)  (645 297)  (645 297)  LC_4 Logic Functioning bit
 (26 10)  (626 298)  (626 298)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (37 10)  (637 298)  (637 298)  LC_5 Logic Functioning bit
 (39 10)  (639 298)  (639 298)  LC_5 Logic Functioning bit
 (40 10)  (640 298)  (640 298)  LC_5 Logic Functioning bit
 (42 10)  (642 298)  (642 298)  LC_5 Logic Functioning bit
 (45 10)  (645 298)  (645 298)  LC_5 Logic Functioning bit
 (27 11)  (627 299)  (627 299)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 299)  (628 299)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 299)  (629 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (636 299)  (636 299)  LC_5 Logic Functioning bit
 (38 11)  (638 299)  (638 299)  LC_5 Logic Functioning bit
 (41 11)  (641 299)  (641 299)  LC_5 Logic Functioning bit
 (43 11)  (643 299)  (643 299)  LC_5 Logic Functioning bit
 (44 11)  (644 299)  (644 299)  LC_5 Logic Functioning bit
 (45 11)  (645 299)  (645 299)  LC_5 Logic Functioning bit
 (17 12)  (617 300)  (617 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 300)  (618 300)  routing T_12_18.wire_logic_cluster/lc_1/out <X> T_12_18.lc_trk_g3_1
 (25 12)  (625 300)  (625 300)  routing T_12_18.wire_logic_cluster/lc_2/out <X> T_12_18.lc_trk_g3_2
 (31 12)  (631 300)  (631 300)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 300)  (633 300)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 300)  (634 300)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (40 12)  (640 300)  (640 300)  LC_6 Logic Functioning bit
 (42 12)  (642 300)  (642 300)  LC_6 Logic Functioning bit
 (22 13)  (622 301)  (622 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (626 301)  (626 301)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 301)  (627 301)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (41 13)  (641 301)  (641 301)  LC_6 Logic Functioning bit
 (43 13)  (643 301)  (643 301)  LC_6 Logic Functioning bit
 (0 14)  (600 302)  (600 302)  routing T_12_18.glb_netwk_4 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 302)  (601 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 302)  (614 302)  routing T_12_18.wire_logic_cluster/lc_4/out <X> T_12_18.lc_trk_g3_4
 (31 14)  (631 302)  (631 302)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (40 14)  (640 302)  (640 302)  LC_7 Logic Functioning bit
 (42 14)  (642 302)  (642 302)  LC_7 Logic Functioning bit
 (53 14)  (653 302)  (653 302)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (17 15)  (617 303)  (617 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (626 303)  (626 303)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 303)  (627 303)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 303)  (628 303)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 303)  (629 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 303)  (631 303)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (41 15)  (641 303)  (641 303)  LC_7 Logic Functioning bit
 (43 15)  (643 303)  (643 303)  LC_7 Logic Functioning bit


LogicTile_13_18

 (0 0)  (654 288)  (654 288)  Negative Clock bit

 (5 0)  (659 288)  (659 288)  routing T_13_18.sp4_v_t_37 <X> T_13_18.sp4_h_r_0
 (14 0)  (668 288)  (668 288)  routing T_13_18.wire_logic_cluster/lc_0/out <X> T_13_18.lc_trk_g0_0
 (15 0)  (669 288)  (669 288)  routing T_13_18.top_op_1 <X> T_13_18.lc_trk_g0_1
 (17 0)  (671 288)  (671 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (37 0)  (691 288)  (691 288)  LC_0 Logic Functioning bit
 (39 0)  (693 288)  (693 288)  LC_0 Logic Functioning bit
 (40 0)  (694 288)  (694 288)  LC_0 Logic Functioning bit
 (42 0)  (696 288)  (696 288)  LC_0 Logic Functioning bit
 (45 0)  (699 288)  (699 288)  LC_0 Logic Functioning bit
 (17 1)  (671 289)  (671 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (672 289)  (672 289)  routing T_13_18.top_op_1 <X> T_13_18.lc_trk_g0_1
 (37 1)  (691 289)  (691 289)  LC_0 Logic Functioning bit
 (39 1)  (693 289)  (693 289)  LC_0 Logic Functioning bit
 (40 1)  (694 289)  (694 289)  LC_0 Logic Functioning bit
 (42 1)  (696 289)  (696 289)  LC_0 Logic Functioning bit
 (44 1)  (698 289)  (698 289)  LC_0 Logic Functioning bit
 (45 1)  (699 289)  (699 289)  LC_0 Logic Functioning bit
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_5 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 290)  (687 290)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 290)  (688 290)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (41 2)  (695 290)  (695 290)  LC_1 Logic Functioning bit
 (43 2)  (697 290)  (697 290)  LC_1 Logic Functioning bit
 (0 3)  (654 291)  (654 291)  routing T_13_18.glb_netwk_5 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (31 3)  (685 291)  (685 291)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (41 3)  (695 291)  (695 291)  LC_1 Logic Functioning bit
 (43 3)  (697 291)  (697 291)  LC_1 Logic Functioning bit
 (21 4)  (675 292)  (675 292)  routing T_13_18.wire_logic_cluster/lc_3/out <X> T_13_18.lc_trk_g1_3
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 292)  (685 292)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 292)  (687 292)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 292)  (688 292)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (47 4)  (701 292)  (701 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (48 4)  (702 292)  (702 292)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (704 292)  (704 292)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (705 292)  (705 292)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (53 4)  (707 292)  (707 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (680 293)  (680 293)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 293)  (681 293)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 293)  (685 293)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (42 5)  (696 293)  (696 293)  LC_2 Logic Functioning bit
 (14 6)  (668 294)  (668 294)  routing T_13_18.wire_logic_cluster/lc_4/out <X> T_13_18.lc_trk_g1_4
 (26 6)  (680 294)  (680 294)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (37 6)  (691 294)  (691 294)  LC_3 Logic Functioning bit
 (39 6)  (693 294)  (693 294)  LC_3 Logic Functioning bit
 (40 6)  (694 294)  (694 294)  LC_3 Logic Functioning bit
 (42 6)  (696 294)  (696 294)  LC_3 Logic Functioning bit
 (45 6)  (699 294)  (699 294)  LC_3 Logic Functioning bit
 (17 7)  (671 295)  (671 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (681 295)  (681 295)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 295)  (690 295)  LC_3 Logic Functioning bit
 (38 7)  (692 295)  (692 295)  LC_3 Logic Functioning bit
 (41 7)  (695 295)  (695 295)  LC_3 Logic Functioning bit
 (43 7)  (697 295)  (697 295)  LC_3 Logic Functioning bit
 (44 7)  (698 295)  (698 295)  LC_3 Logic Functioning bit
 (45 7)  (699 295)  (699 295)  LC_3 Logic Functioning bit
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (41 8)  (695 296)  (695 296)  LC_4 Logic Functioning bit
 (43 8)  (697 296)  (697 296)  LC_4 Logic Functioning bit
 (45 8)  (699 296)  (699 296)  LC_4 Logic Functioning bit
 (36 9)  (690 297)  (690 297)  LC_4 Logic Functioning bit
 (38 9)  (692 297)  (692 297)  LC_4 Logic Functioning bit
 (41 9)  (695 297)  (695 297)  LC_4 Logic Functioning bit
 (43 9)  (697 297)  (697 297)  LC_4 Logic Functioning bit
 (45 9)  (699 297)  (699 297)  LC_4 Logic Functioning bit
 (16 10)  (670 298)  (670 298)  routing T_13_18.sp4_v_b_37 <X> T_13_18.lc_trk_g2_5
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 298)  (672 298)  routing T_13_18.sp4_v_b_37 <X> T_13_18.lc_trk_g2_5
 (26 10)  (680 298)  (680 298)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (38 10)  (692 298)  (692 298)  LC_5 Logic Functioning bit
 (41 10)  (695 298)  (695 298)  LC_5 Logic Functioning bit
 (43 10)  (697 298)  (697 298)  LC_5 Logic Functioning bit
 (45 10)  (699 298)  (699 298)  LC_5 Logic Functioning bit
 (18 11)  (672 299)  (672 299)  routing T_13_18.sp4_v_b_37 <X> T_13_18.lc_trk_g2_5
 (27 11)  (681 299)  (681 299)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (39 11)  (693 299)  (693 299)  LC_5 Logic Functioning bit
 (40 11)  (694 299)  (694 299)  LC_5 Logic Functioning bit
 (42 11)  (696 299)  (696 299)  LC_5 Logic Functioning bit
 (45 11)  (699 299)  (699 299)  LC_5 Logic Functioning bit
 (6 12)  (660 300)  (660 300)  routing T_13_18.sp4_h_r_4 <X> T_13_18.sp4_v_b_9
 (21 12)  (675 300)  (675 300)  routing T_13_18.rgt_op_3 <X> T_13_18.lc_trk_g3_3
 (22 12)  (676 300)  (676 300)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 300)  (678 300)  routing T_13_18.rgt_op_3 <X> T_13_18.lc_trk_g3_3
 (28 12)  (682 300)  (682 300)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 300)  (684 300)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 300)  (685 300)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 300)  (688 300)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (40 12)  (694 300)  (694 300)  LC_6 Logic Functioning bit
 (42 12)  (696 300)  (696 300)  LC_6 Logic Functioning bit
 (46 12)  (700 300)  (700 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (8 13)  (662 301)  (662 301)  routing T_13_18.sp4_h_l_47 <X> T_13_18.sp4_v_b_10
 (9 13)  (663 301)  (663 301)  routing T_13_18.sp4_h_l_47 <X> T_13_18.sp4_v_b_10
 (40 13)  (694 301)  (694 301)  LC_6 Logic Functioning bit
 (42 13)  (696 301)  (696 301)  LC_6 Logic Functioning bit
 (0 14)  (654 302)  (654 302)  routing T_13_18.glb_netwk_4 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 302)  (655 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (679 302)  (679 302)  routing T_13_18.rgt_op_6 <X> T_13_18.lc_trk_g3_6
 (26 14)  (680 302)  (680 302)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (36 14)  (690 302)  (690 302)  LC_7 Logic Functioning bit
 (38 14)  (692 302)  (692 302)  LC_7 Logic Functioning bit
 (41 14)  (695 302)  (695 302)  LC_7 Logic Functioning bit
 (43 14)  (697 302)  (697 302)  LC_7 Logic Functioning bit
 (45 14)  (699 302)  (699 302)  LC_7 Logic Functioning bit
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (678 303)  (678 303)  routing T_13_18.rgt_op_6 <X> T_13_18.lc_trk_g3_6
 (28 15)  (682 303)  (682 303)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (37 15)  (691 303)  (691 303)  LC_7 Logic Functioning bit
 (39 15)  (693 303)  (693 303)  LC_7 Logic Functioning bit
 (40 15)  (694 303)  (694 303)  LC_7 Logic Functioning bit
 (42 15)  (696 303)  (696 303)  LC_7 Logic Functioning bit
 (45 15)  (699 303)  (699 303)  LC_7 Logic Functioning bit


LogicTile_14_18

 (0 0)  (708 288)  (708 288)  Negative Clock bit

 (11 0)  (719 288)  (719 288)  routing T_14_18.sp4_h_r_9 <X> T_14_18.sp4_v_b_2
 (17 0)  (725 288)  (725 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 288)  (726 288)  routing T_14_18.wire_logic_cluster/lc_1/out <X> T_14_18.lc_trk_g0_1
 (21 0)  (729 288)  (729 288)  routing T_14_18.wire_logic_cluster/lc_3/out <X> T_14_18.lc_trk_g0_3
 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (734 288)  (734 288)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 288)  (741 288)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 288)  (744 288)  LC_0 Logic Functioning bit
 (38 0)  (746 288)  (746 288)  LC_0 Logic Functioning bit
 (40 0)  (748 288)  (748 288)  LC_0 Logic Functioning bit
 (42 0)  (750 288)  (750 288)  LC_0 Logic Functioning bit
 (45 0)  (753 288)  (753 288)  LC_0 Logic Functioning bit
 (8 1)  (716 289)  (716 289)  routing T_14_18.sp4_h_l_36 <X> T_14_18.sp4_v_b_1
 (9 1)  (717 289)  (717 289)  routing T_14_18.sp4_h_l_36 <X> T_14_18.sp4_v_b_1
 (13 1)  (721 289)  (721 289)  routing T_14_18.sp4_v_t_44 <X> T_14_18.sp4_h_r_2
 (26 1)  (734 289)  (734 289)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 289)  (735 289)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 289)  (739 289)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (37 1)  (745 289)  (745 289)  LC_0 Logic Functioning bit
 (39 1)  (747 289)  (747 289)  LC_0 Logic Functioning bit
 (40 1)  (748 289)  (748 289)  LC_0 Logic Functioning bit
 (42 1)  (750 289)  (750 289)  LC_0 Logic Functioning bit
 (45 1)  (753 289)  (753 289)  LC_0 Logic Functioning bit
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_5 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (730 290)  (730 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 290)  (732 290)  routing T_14_18.top_op_7 <X> T_14_18.lc_trk_g0_7
 (28 2)  (736 290)  (736 290)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 290)  (741 290)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (41 2)  (749 290)  (749 290)  LC_1 Logic Functioning bit
 (43 2)  (751 290)  (751 290)  LC_1 Logic Functioning bit
 (0 3)  (708 291)  (708 291)  routing T_14_18.glb_netwk_5 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 3)  (709 291)  (709 291)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (21 3)  (729 291)  (729 291)  routing T_14_18.top_op_7 <X> T_14_18.lc_trk_g0_7
 (30 3)  (738 291)  (738 291)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (41 3)  (749 291)  (749 291)  LC_1 Logic Functioning bit
 (43 3)  (751 291)  (751 291)  LC_1 Logic Functioning bit
 (11 4)  (719 292)  (719 292)  routing T_14_18.sp4_v_t_44 <X> T_14_18.sp4_v_b_5
 (13 4)  (721 292)  (721 292)  routing T_14_18.sp4_v_t_44 <X> T_14_18.sp4_v_b_5
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 292)  (732 292)  routing T_14_18.top_op_3 <X> T_14_18.lc_trk_g1_3
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 292)  (738 292)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 292)  (739 292)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 292)  (741 292)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 292)  (742 292)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (42 4)  (750 292)  (750 292)  LC_2 Logic Functioning bit
 (47 4)  (755 292)  (755 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (758 292)  (758 292)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (760 292)  (760 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (21 5)  (729 293)  (729 293)  routing T_14_18.top_op_3 <X> T_14_18.lc_trk_g1_3
 (27 5)  (735 293)  (735 293)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 293)  (736 293)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 293)  (739 293)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (52 5)  (760 293)  (760 293)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (10 6)  (718 294)  (718 294)  routing T_14_18.sp4_v_b_11 <X> T_14_18.sp4_h_l_41
 (15 6)  (723 294)  (723 294)  routing T_14_18.lft_op_5 <X> T_14_18.lc_trk_g1_5
 (17 6)  (725 294)  (725 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 294)  (726 294)  routing T_14_18.lft_op_5 <X> T_14_18.lc_trk_g1_5
 (21 6)  (729 294)  (729 294)  routing T_14_18.wire_logic_cluster/lc_7/out <X> T_14_18.lc_trk_g1_7
 (22 6)  (730 294)  (730 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (739 294)  (739 294)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 294)  (742 294)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 294)  (744 294)  LC_3 Logic Functioning bit
 (37 6)  (745 294)  (745 294)  LC_3 Logic Functioning bit
 (38 6)  (746 294)  (746 294)  LC_3 Logic Functioning bit
 (39 6)  (747 294)  (747 294)  LC_3 Logic Functioning bit
 (42 6)  (750 294)  (750 294)  LC_3 Logic Functioning bit
 (45 6)  (753 294)  (753 294)  LC_3 Logic Functioning bit
 (26 7)  (734 295)  (734 295)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 295)  (736 295)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 295)  (740 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (743 295)  (743 295)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.input_2_3
 (36 7)  (744 295)  (744 295)  LC_3 Logic Functioning bit
 (37 7)  (745 295)  (745 295)  LC_3 Logic Functioning bit
 (38 7)  (746 295)  (746 295)  LC_3 Logic Functioning bit
 (39 7)  (747 295)  (747 295)  LC_3 Logic Functioning bit
 (43 7)  (751 295)  (751 295)  LC_3 Logic Functioning bit
 (45 7)  (753 295)  (753 295)  LC_3 Logic Functioning bit
 (14 8)  (722 296)  (722 296)  routing T_14_18.wire_logic_cluster/lc_0/out <X> T_14_18.lc_trk_g2_0
 (22 8)  (730 296)  (730 296)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (732 296)  (732 296)  routing T_14_18.tnl_op_3 <X> T_14_18.lc_trk_g2_3
 (25 8)  (733 296)  (733 296)  routing T_14_18.rgt_op_2 <X> T_14_18.lc_trk_g2_2
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (40 8)  (748 296)  (748 296)  LC_4 Logic Functioning bit
 (42 8)  (750 296)  (750 296)  LC_4 Logic Functioning bit
 (8 9)  (716 297)  (716 297)  routing T_14_18.sp4_h_l_36 <X> T_14_18.sp4_v_b_7
 (9 9)  (717 297)  (717 297)  routing T_14_18.sp4_h_l_36 <X> T_14_18.sp4_v_b_7
 (10 9)  (718 297)  (718 297)  routing T_14_18.sp4_h_l_36 <X> T_14_18.sp4_v_b_7
 (17 9)  (725 297)  (725 297)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (729 297)  (729 297)  routing T_14_18.tnl_op_3 <X> T_14_18.lc_trk_g2_3
 (22 9)  (730 297)  (730 297)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 297)  (732 297)  routing T_14_18.rgt_op_2 <X> T_14_18.lc_trk_g2_2
 (28 9)  (736 297)  (736 297)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 297)  (739 297)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (41 9)  (749 297)  (749 297)  LC_4 Logic Functioning bit
 (43 9)  (751 297)  (751 297)  LC_4 Logic Functioning bit
 (28 10)  (736 298)  (736 298)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 298)  (738 298)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 298)  (742 298)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (42 10)  (750 298)  (750 298)  LC_5 Logic Functioning bit
 (50 10)  (758 298)  (758 298)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (722 299)  (722 299)  routing T_14_18.tnl_op_4 <X> T_14_18.lc_trk_g2_4
 (15 11)  (723 299)  (723 299)  routing T_14_18.tnl_op_4 <X> T_14_18.lc_trk_g2_4
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (27 11)  (735 299)  (735 299)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 299)  (736 299)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 299)  (739 299)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (51 11)  (759 299)  (759 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (723 300)  (723 300)  routing T_14_18.rgt_op_1 <X> T_14_18.lc_trk_g3_1
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 300)  (726 300)  routing T_14_18.rgt_op_1 <X> T_14_18.lc_trk_g3_1
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 300)  (741 300)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (38 12)  (746 300)  (746 300)  LC_6 Logic Functioning bit
 (45 12)  (753 300)  (753 300)  LC_6 Logic Functioning bit
 (14 13)  (722 301)  (722 301)  routing T_14_18.tnl_op_0 <X> T_14_18.lc_trk_g3_0
 (15 13)  (723 301)  (723 301)  routing T_14_18.tnl_op_0 <X> T_14_18.lc_trk_g3_0
 (17 13)  (725 301)  (725 301)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (28 13)  (736 301)  (736 301)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 301)  (739 301)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (745 301)  (745 301)  LC_6 Logic Functioning bit
 (39 13)  (747 301)  (747 301)  LC_6 Logic Functioning bit
 (45 13)  (753 301)  (753 301)  LC_6 Logic Functioning bit
 (53 13)  (761 301)  (761 301)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (708 302)  (708 302)  routing T_14_18.glb_netwk_4 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (13 14)  (721 302)  (721 302)  routing T_14_18.sp4_h_r_11 <X> T_14_18.sp4_v_t_46
 (25 14)  (733 302)  (733 302)  routing T_14_18.wire_logic_cluster/lc_6/out <X> T_14_18.lc_trk_g3_6
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 302)  (741 302)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 302)  (742 302)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 302)  (744 302)  LC_7 Logic Functioning bit
 (37 14)  (745 302)  (745 302)  LC_7 Logic Functioning bit
 (38 14)  (746 302)  (746 302)  LC_7 Logic Functioning bit
 (39 14)  (747 302)  (747 302)  LC_7 Logic Functioning bit
 (45 14)  (753 302)  (753 302)  LC_7 Logic Functioning bit
 (12 15)  (720 303)  (720 303)  routing T_14_18.sp4_h_r_11 <X> T_14_18.sp4_v_t_46
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (36 15)  (744 303)  (744 303)  LC_7 Logic Functioning bit
 (37 15)  (745 303)  (745 303)  LC_7 Logic Functioning bit
 (38 15)  (746 303)  (746 303)  LC_7 Logic Functioning bit
 (39 15)  (747 303)  (747 303)  LC_7 Logic Functioning bit
 (45 15)  (753 303)  (753 303)  LC_7 Logic Functioning bit


LogicTile_15_18

 (0 0)  (762 288)  (762 288)  Negative Clock bit

 (11 0)  (773 288)  (773 288)  routing T_15_18.sp4_h_r_9 <X> T_15_18.sp4_v_b_2
 (27 0)  (789 288)  (789 288)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 288)  (792 288)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 288)  (795 288)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 288)  (797 288)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_0
 (45 0)  (807 288)  (807 288)  LC_0 Logic Functioning bit
 (47 0)  (809 288)  (809 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (788 289)  (788 289)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 289)  (789 289)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 289)  (791 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 289)  (794 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (795 289)  (795 289)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_0
 (35 1)  (797 289)  (797 289)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_0
 (41 1)  (803 289)  (803 289)  LC_0 Logic Functioning bit
 (44 1)  (806 289)  (806 289)  LC_0 Logic Functioning bit
 (45 1)  (807 289)  (807 289)  LC_0 Logic Functioning bit
 (48 1)  (810 289)  (810 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (813 289)  (813 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (52 1)  (814 289)  (814 289)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (53 1)  (815 289)  (815 289)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_5 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (776 290)  (776 290)  routing T_15_18.sp4_v_t_1 <X> T_15_18.lc_trk_g0_4
 (15 2)  (777 290)  (777 290)  routing T_15_18.sp4_h_r_13 <X> T_15_18.lc_trk_g0_5
 (16 2)  (778 290)  (778 290)  routing T_15_18.sp4_h_r_13 <X> T_15_18.lc_trk_g0_5
 (17 2)  (779 290)  (779 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (780 290)  (780 290)  routing T_15_18.sp4_h_r_13 <X> T_15_18.lc_trk_g0_5
 (21 2)  (783 290)  (783 290)  routing T_15_18.sp4_h_l_2 <X> T_15_18.lc_trk_g0_7
 (22 2)  (784 290)  (784 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (785 290)  (785 290)  routing T_15_18.sp4_h_l_2 <X> T_15_18.lc_trk_g0_7
 (24 2)  (786 290)  (786 290)  routing T_15_18.sp4_h_l_2 <X> T_15_18.lc_trk_g0_7
 (31 2)  (793 290)  (793 290)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 290)  (795 290)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 290)  (796 290)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 290)  (798 290)  LC_1 Logic Functioning bit
 (37 2)  (799 290)  (799 290)  LC_1 Logic Functioning bit
 (38 2)  (800 290)  (800 290)  LC_1 Logic Functioning bit
 (39 2)  (801 290)  (801 290)  LC_1 Logic Functioning bit
 (45 2)  (807 290)  (807 290)  LC_1 Logic Functioning bit
 (0 3)  (762 291)  (762 291)  routing T_15_18.glb_netwk_5 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (11 3)  (773 291)  (773 291)  routing T_15_18.sp4_h_r_2 <X> T_15_18.sp4_h_l_39
 (14 3)  (776 291)  (776 291)  routing T_15_18.sp4_v_t_1 <X> T_15_18.lc_trk_g0_4
 (16 3)  (778 291)  (778 291)  routing T_15_18.sp4_v_t_1 <X> T_15_18.lc_trk_g0_4
 (17 3)  (779 291)  (779 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (31 3)  (793 291)  (793 291)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 291)  (798 291)  LC_1 Logic Functioning bit
 (37 3)  (799 291)  (799 291)  LC_1 Logic Functioning bit
 (38 3)  (800 291)  (800 291)  LC_1 Logic Functioning bit
 (39 3)  (801 291)  (801 291)  LC_1 Logic Functioning bit
 (45 3)  (807 291)  (807 291)  LC_1 Logic Functioning bit
 (51 3)  (813 291)  (813 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (8 4)  (770 292)  (770 292)  routing T_15_18.sp4_h_l_41 <X> T_15_18.sp4_h_r_4
 (21 4)  (783 292)  (783 292)  routing T_15_18.wire_logic_cluster/lc_3/out <X> T_15_18.lc_trk_g1_3
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 292)  (795 292)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (40 4)  (802 292)  (802 292)  LC_2 Logic Functioning bit
 (41 4)  (803 292)  (803 292)  LC_2 Logic Functioning bit
 (42 4)  (804 292)  (804 292)  LC_2 Logic Functioning bit
 (43 4)  (805 292)  (805 292)  LC_2 Logic Functioning bit
 (45 4)  (807 292)  (807 292)  LC_2 Logic Functioning bit
 (40 5)  (802 293)  (802 293)  LC_2 Logic Functioning bit
 (41 5)  (803 293)  (803 293)  LC_2 Logic Functioning bit
 (42 5)  (804 293)  (804 293)  LC_2 Logic Functioning bit
 (43 5)  (805 293)  (805 293)  LC_2 Logic Functioning bit
 (44 5)  (806 293)  (806 293)  LC_2 Logic Functioning bit
 (45 5)  (807 293)  (807 293)  LC_2 Logic Functioning bit
 (22 6)  (784 294)  (784 294)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (786 294)  (786 294)  routing T_15_18.top_op_7 <X> T_15_18.lc_trk_g1_7
 (26 6)  (788 294)  (788 294)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 294)  (795 294)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 294)  (798 294)  LC_3 Logic Functioning bit
 (38 6)  (800 294)  (800 294)  LC_3 Logic Functioning bit
 (45 6)  (807 294)  (807 294)  LC_3 Logic Functioning bit
 (46 6)  (808 294)  (808 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (776 295)  (776 295)  routing T_15_18.sp4_h_r_4 <X> T_15_18.lc_trk_g1_4
 (15 7)  (777 295)  (777 295)  routing T_15_18.sp4_h_r_4 <X> T_15_18.lc_trk_g1_4
 (16 7)  (778 295)  (778 295)  routing T_15_18.sp4_h_r_4 <X> T_15_18.lc_trk_g1_4
 (17 7)  (779 295)  (779 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (21 7)  (783 295)  (783 295)  routing T_15_18.top_op_7 <X> T_15_18.lc_trk_g1_7
 (26 7)  (788 295)  (788 295)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 295)  (790 295)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 295)  (793 295)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 295)  (799 295)  LC_3 Logic Functioning bit
 (39 7)  (801 295)  (801 295)  LC_3 Logic Functioning bit
 (45 7)  (807 295)  (807 295)  LC_3 Logic Functioning bit
 (5 8)  (767 296)  (767 296)  routing T_15_18.sp4_v_b_0 <X> T_15_18.sp4_h_r_6
 (17 8)  (779 296)  (779 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 296)  (780 296)  routing T_15_18.wire_logic_cluster/lc_1/out <X> T_15_18.lc_trk_g2_1
 (21 8)  (783 296)  (783 296)  routing T_15_18.sp4_h_r_35 <X> T_15_18.lc_trk_g2_3
 (22 8)  (784 296)  (784 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (785 296)  (785 296)  routing T_15_18.sp4_h_r_35 <X> T_15_18.lc_trk_g2_3
 (24 8)  (786 296)  (786 296)  routing T_15_18.sp4_h_r_35 <X> T_15_18.lc_trk_g2_3
 (26 8)  (788 296)  (788 296)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 296)  (792 296)  routing T_15_18.lc_trk_g0_5 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 296)  (793 296)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 296)  (795 296)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (41 8)  (803 296)  (803 296)  LC_4 Logic Functioning bit
 (43 8)  (805 296)  (805 296)  LC_4 Logic Functioning bit
 (4 9)  (766 297)  (766 297)  routing T_15_18.sp4_v_b_0 <X> T_15_18.sp4_h_r_6
 (6 9)  (768 297)  (768 297)  routing T_15_18.sp4_v_b_0 <X> T_15_18.sp4_h_r_6
 (14 9)  (776 297)  (776 297)  routing T_15_18.sp4_h_r_24 <X> T_15_18.lc_trk_g2_0
 (15 9)  (777 297)  (777 297)  routing T_15_18.sp4_h_r_24 <X> T_15_18.lc_trk_g2_0
 (16 9)  (778 297)  (778 297)  routing T_15_18.sp4_h_r_24 <X> T_15_18.lc_trk_g2_0
 (17 9)  (779 297)  (779 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (785 297)  (785 297)  routing T_15_18.sp12_v_t_9 <X> T_15_18.lc_trk_g2_2
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (53 9)  (815 297)  (815 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (17 10)  (779 298)  (779 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (19 10)  (781 298)  (781 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (783 298)  (783 298)  routing T_15_18.sp4_v_t_26 <X> T_15_18.lc_trk_g2_7
 (22 10)  (784 298)  (784 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (785 298)  (785 298)  routing T_15_18.sp4_v_t_26 <X> T_15_18.lc_trk_g2_7
 (27 10)  (789 298)  (789 298)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 298)  (791 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 298)  (792 298)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 298)  (795 298)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 298)  (796 298)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (40 10)  (802 298)  (802 298)  LC_5 Logic Functioning bit
 (42 10)  (804 298)  (804 298)  LC_5 Logic Functioning bit
 (51 10)  (813 298)  (813 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (6 11)  (768 299)  (768 299)  routing T_15_18.sp4_h_r_6 <X> T_15_18.sp4_h_l_43
 (18 11)  (780 299)  (780 299)  routing T_15_18.sp4_r_v_b_37 <X> T_15_18.lc_trk_g2_5
 (21 11)  (783 299)  (783 299)  routing T_15_18.sp4_v_t_26 <X> T_15_18.lc_trk_g2_7
 (22 11)  (784 299)  (784 299)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (786 299)  (786 299)  routing T_15_18.tnl_op_6 <X> T_15_18.lc_trk_g2_6
 (25 11)  (787 299)  (787 299)  routing T_15_18.tnl_op_6 <X> T_15_18.lc_trk_g2_6
 (27 11)  (789 299)  (789 299)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 299)  (790 299)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 299)  (792 299)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (12 12)  (774 300)  (774 300)  routing T_15_18.sp4_v_b_11 <X> T_15_18.sp4_h_r_11
 (14 12)  (776 300)  (776 300)  routing T_15_18.bnl_op_0 <X> T_15_18.lc_trk_g3_0
 (17 12)  (779 300)  (779 300)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (780 300)  (780 300)  routing T_15_18.bnl_op_1 <X> T_15_18.lc_trk_g3_1
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (786 300)  (786 300)  routing T_15_18.tnr_op_3 <X> T_15_18.lc_trk_g3_3
 (28 12)  (790 300)  (790 300)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 300)  (791 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 300)  (795 300)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 300)  (796 300)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (799 300)  (799 300)  LC_6 Logic Functioning bit
 (39 12)  (801 300)  (801 300)  LC_6 Logic Functioning bit
 (40 12)  (802 300)  (802 300)  LC_6 Logic Functioning bit
 (42 12)  (804 300)  (804 300)  LC_6 Logic Functioning bit
 (11 13)  (773 301)  (773 301)  routing T_15_18.sp4_v_b_11 <X> T_15_18.sp4_h_r_11
 (14 13)  (776 301)  (776 301)  routing T_15_18.bnl_op_0 <X> T_15_18.lc_trk_g3_0
 (17 13)  (779 301)  (779 301)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (780 301)  (780 301)  routing T_15_18.bnl_op_1 <X> T_15_18.lc_trk_g3_1
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (786 301)  (786 301)  routing T_15_18.tnr_op_2 <X> T_15_18.lc_trk_g3_2
 (28 13)  (790 301)  (790 301)  routing T_15_18.lc_trk_g2_0 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 301)  (791 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 301)  (792 301)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 301)  (793 301)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (40 13)  (802 301)  (802 301)  LC_6 Logic Functioning bit
 (42 13)  (804 301)  (804 301)  LC_6 Logic Functioning bit
 (52 13)  (814 301)  (814 301)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (762 302)  (762 302)  routing T_15_18.glb_netwk_4 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (6 14)  (768 302)  (768 302)  routing T_15_18.sp4_h_l_41 <X> T_15_18.sp4_v_t_44
 (15 14)  (777 302)  (777 302)  routing T_15_18.sp4_h_l_24 <X> T_15_18.lc_trk_g3_5
 (16 14)  (778 302)  (778 302)  routing T_15_18.sp4_h_l_24 <X> T_15_18.lc_trk_g3_5
 (17 14)  (779 302)  (779 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (780 302)  (780 302)  routing T_15_18.sp4_h_l_24 <X> T_15_18.lc_trk_g3_5
 (22 14)  (784 302)  (784 302)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (786 302)  (786 302)  routing T_15_18.tnl_op_7 <X> T_15_18.lc_trk_g3_7
 (26 14)  (788 302)  (788 302)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 302)  (789 302)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 302)  (790 302)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 302)  (791 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 302)  (792 302)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 302)  (794 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 302)  (795 302)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 302)  (796 302)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 302)  (799 302)  LC_7 Logic Functioning bit
 (39 14)  (801 302)  (801 302)  LC_7 Logic Functioning bit
 (21 15)  (783 303)  (783 303)  routing T_15_18.tnl_op_7 <X> T_15_18.lc_trk_g3_7
 (26 15)  (788 303)  (788 303)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 303)  (791 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 303)  (793 303)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (51 15)  (813 303)  (813 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_16_18

 (36 0)  (852 288)  (852 288)  LC_0 Logic Functioning bit
 (38 0)  (854 288)  (854 288)  LC_0 Logic Functioning bit
 (41 0)  (857 288)  (857 288)  LC_0 Logic Functioning bit
 (43 0)  (859 288)  (859 288)  LC_0 Logic Functioning bit
 (45 0)  (861 288)  (861 288)  LC_0 Logic Functioning bit
 (53 0)  (869 288)  (869 288)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (842 289)  (842 289)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 289)  (844 289)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 289)  (845 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (37 1)  (853 289)  (853 289)  LC_0 Logic Functioning bit
 (39 1)  (855 289)  (855 289)  LC_0 Logic Functioning bit
 (40 1)  (856 289)  (856 289)  LC_0 Logic Functioning bit
 (42 1)  (858 289)  (858 289)  LC_0 Logic Functioning bit
 (45 1)  (861 289)  (861 289)  LC_0 Logic Functioning bit
 (46 1)  (862 289)  (862 289)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (5 2)  (821 290)  (821 290)  routing T_16_18.sp4_v_t_43 <X> T_16_18.sp4_h_l_37
 (9 2)  (825 290)  (825 290)  routing T_16_18.sp4_h_r_10 <X> T_16_18.sp4_h_l_36
 (10 2)  (826 290)  (826 290)  routing T_16_18.sp4_h_r_10 <X> T_16_18.sp4_h_l_36
 (25 2)  (841 290)  (841 290)  routing T_16_18.sp4_h_r_14 <X> T_16_18.lc_trk_g0_6
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 290)  (849 290)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 290)  (852 290)  LC_1 Logic Functioning bit
 (37 2)  (853 290)  (853 290)  LC_1 Logic Functioning bit
 (38 2)  (854 290)  (854 290)  LC_1 Logic Functioning bit
 (39 2)  (855 290)  (855 290)  LC_1 Logic Functioning bit
 (45 2)  (861 290)  (861 290)  LC_1 Logic Functioning bit
 (4 3)  (820 291)  (820 291)  routing T_16_18.sp4_v_t_43 <X> T_16_18.sp4_h_l_37
 (6 3)  (822 291)  (822 291)  routing T_16_18.sp4_v_t_43 <X> T_16_18.sp4_h_l_37
 (22 3)  (838 291)  (838 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (839 291)  (839 291)  routing T_16_18.sp4_h_r_14 <X> T_16_18.lc_trk_g0_6
 (24 3)  (840 291)  (840 291)  routing T_16_18.sp4_h_r_14 <X> T_16_18.lc_trk_g0_6
 (36 3)  (852 291)  (852 291)  LC_1 Logic Functioning bit
 (37 3)  (853 291)  (853 291)  LC_1 Logic Functioning bit
 (38 3)  (854 291)  (854 291)  LC_1 Logic Functioning bit
 (39 3)  (855 291)  (855 291)  LC_1 Logic Functioning bit
 (45 3)  (861 291)  (861 291)  LC_1 Logic Functioning bit
 (46 3)  (862 291)  (862 291)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (53 3)  (869 291)  (869 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (816 292)  (816 292)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (1 4)  (817 292)  (817 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (3 4)  (819 292)  (819 292)  routing T_16_18.sp12_v_b_0 <X> T_16_18.sp12_h_r_0
 (12 4)  (828 292)  (828 292)  routing T_16_18.sp4_v_b_5 <X> T_16_18.sp4_h_r_5
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 292)  (849 292)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 292)  (850 292)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 292)  (852 292)  LC_2 Logic Functioning bit
 (37 4)  (853 292)  (853 292)  LC_2 Logic Functioning bit
 (38 4)  (854 292)  (854 292)  LC_2 Logic Functioning bit
 (39 4)  (855 292)  (855 292)  LC_2 Logic Functioning bit
 (45 4)  (861 292)  (861 292)  LC_2 Logic Functioning bit
 (52 4)  (868 292)  (868 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (816 293)  (816 293)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (1 5)  (817 293)  (817 293)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (3 5)  (819 293)  (819 293)  routing T_16_18.sp12_v_b_0 <X> T_16_18.sp12_h_r_0
 (8 5)  (824 293)  (824 293)  routing T_16_18.sp4_h_r_4 <X> T_16_18.sp4_v_b_4
 (11 5)  (827 293)  (827 293)  routing T_16_18.sp4_v_b_5 <X> T_16_18.sp4_h_r_5
 (31 5)  (847 293)  (847 293)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 293)  (852 293)  LC_2 Logic Functioning bit
 (37 5)  (853 293)  (853 293)  LC_2 Logic Functioning bit
 (38 5)  (854 293)  (854 293)  LC_2 Logic Functioning bit
 (39 5)  (855 293)  (855 293)  LC_2 Logic Functioning bit
 (45 5)  (861 293)  (861 293)  LC_2 Logic Functioning bit
 (53 5)  (869 293)  (869 293)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (3 6)  (819 294)  (819 294)  routing T_16_18.sp12_v_b_0 <X> T_16_18.sp12_v_t_23
 (11 6)  (827 294)  (827 294)  routing T_16_18.sp4_v_b_2 <X> T_16_18.sp4_v_t_40
 (12 7)  (828 295)  (828 295)  routing T_16_18.sp4_v_b_2 <X> T_16_18.sp4_v_t_40
 (14 8)  (830 296)  (830 296)  routing T_16_18.wire_logic_cluster/lc_0/out <X> T_16_18.lc_trk_g2_0
 (17 8)  (833 296)  (833 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 296)  (834 296)  routing T_16_18.wire_logic_cluster/lc_1/out <X> T_16_18.lc_trk_g2_1
 (25 8)  (841 296)  (841 296)  routing T_16_18.sp4_v_t_23 <X> T_16_18.lc_trk_g2_2
 (12 9)  (828 297)  (828 297)  routing T_16_18.sp4_h_r_8 <X> T_16_18.sp4_v_b_8
 (17 9)  (833 297)  (833 297)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (838 297)  (838 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (839 297)  (839 297)  routing T_16_18.sp4_v_t_23 <X> T_16_18.lc_trk_g2_2
 (25 9)  (841 297)  (841 297)  routing T_16_18.sp4_v_t_23 <X> T_16_18.lc_trk_g2_2
 (31 10)  (847 298)  (847 298)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 298)  (852 298)  LC_5 Logic Functioning bit
 (37 10)  (853 298)  (853 298)  LC_5 Logic Functioning bit
 (38 10)  (854 298)  (854 298)  LC_5 Logic Functioning bit
 (39 10)  (855 298)  (855 298)  LC_5 Logic Functioning bit
 (45 10)  (861 298)  (861 298)  LC_5 Logic Functioning bit
 (48 10)  (864 298)  (864 298)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (31 11)  (847 299)  (847 299)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 299)  (852 299)  LC_5 Logic Functioning bit
 (37 11)  (853 299)  (853 299)  LC_5 Logic Functioning bit
 (38 11)  (854 299)  (854 299)  LC_5 Logic Functioning bit
 (39 11)  (855 299)  (855 299)  LC_5 Logic Functioning bit
 (45 11)  (861 299)  (861 299)  LC_5 Logic Functioning bit
 (11 12)  (827 300)  (827 300)  routing T_16_18.sp4_h_r_6 <X> T_16_18.sp4_v_b_11
 (22 12)  (838 300)  (838 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (839 300)  (839 300)  routing T_16_18.sp12_v_b_19 <X> T_16_18.lc_trk_g3_3
 (25 12)  (841 300)  (841 300)  routing T_16_18.rgt_op_2 <X> T_16_18.lc_trk_g3_2
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 300)  (849 300)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 300)  (852 300)  LC_6 Logic Functioning bit
 (37 12)  (853 300)  (853 300)  LC_6 Logic Functioning bit
 (38 12)  (854 300)  (854 300)  LC_6 Logic Functioning bit
 (39 12)  (855 300)  (855 300)  LC_6 Logic Functioning bit
 (45 12)  (861 300)  (861 300)  LC_6 Logic Functioning bit
 (51 12)  (867 300)  (867 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (837 301)  (837 301)  routing T_16_18.sp12_v_b_19 <X> T_16_18.lc_trk_g3_3
 (22 13)  (838 301)  (838 301)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (840 301)  (840 301)  routing T_16_18.rgt_op_2 <X> T_16_18.lc_trk_g3_2
 (36 13)  (852 301)  (852 301)  LC_6 Logic Functioning bit
 (37 13)  (853 301)  (853 301)  LC_6 Logic Functioning bit
 (38 13)  (854 301)  (854 301)  LC_6 Logic Functioning bit
 (39 13)  (855 301)  (855 301)  LC_6 Logic Functioning bit
 (45 13)  (861 301)  (861 301)  LC_6 Logic Functioning bit
 (46 13)  (862 301)  (862 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (869 301)  (869 301)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (816 302)  (816 302)  routing T_16_18.glb_netwk_4 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 302)  (817 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 302)  (831 302)  routing T_16_18.rgt_op_5 <X> T_16_18.lc_trk_g3_5
 (17 14)  (833 302)  (833 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (834 302)  (834 302)  routing T_16_18.rgt_op_5 <X> T_16_18.lc_trk_g3_5
 (31 14)  (847 302)  (847 302)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 302)  (849 302)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 302)  (850 302)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 302)  (852 302)  LC_7 Logic Functioning bit
 (37 14)  (853 302)  (853 302)  LC_7 Logic Functioning bit
 (38 14)  (854 302)  (854 302)  LC_7 Logic Functioning bit
 (39 14)  (855 302)  (855 302)  LC_7 Logic Functioning bit
 (45 14)  (861 302)  (861 302)  LC_7 Logic Functioning bit
 (51 14)  (867 302)  (867 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (36 15)  (852 303)  (852 303)  LC_7 Logic Functioning bit
 (37 15)  (853 303)  (853 303)  LC_7 Logic Functioning bit
 (38 15)  (854 303)  (854 303)  LC_7 Logic Functioning bit
 (39 15)  (855 303)  (855 303)  LC_7 Logic Functioning bit
 (45 15)  (861 303)  (861 303)  LC_7 Logic Functioning bit
 (46 15)  (862 303)  (862 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_18

 (11 0)  (885 288)  (885 288)  routing T_17_18.sp4_v_t_46 <X> T_17_18.sp4_v_b_2
 (15 0)  (889 288)  (889 288)  routing T_17_18.lft_op_1 <X> T_17_18.lc_trk_g0_1
 (17 0)  (891 288)  (891 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (892 288)  (892 288)  routing T_17_18.lft_op_1 <X> T_17_18.lc_trk_g0_1
 (25 0)  (899 288)  (899 288)  routing T_17_18.lft_op_2 <X> T_17_18.lc_trk_g0_2
 (29 0)  (903 288)  (903 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 288)  (904 288)  routing T_17_18.lc_trk_g0_5 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 288)  (905 288)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 288)  (906 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (40 0)  (914 288)  (914 288)  LC_0 Logic Functioning bit
 (8 1)  (882 289)  (882 289)  routing T_17_18.sp4_h_r_1 <X> T_17_18.sp4_v_b_1
 (12 1)  (886 289)  (886 289)  routing T_17_18.sp4_v_t_46 <X> T_17_18.sp4_v_b_2
 (22 1)  (896 289)  (896 289)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (898 289)  (898 289)  routing T_17_18.lft_op_2 <X> T_17_18.lc_trk_g0_2
 (26 1)  (900 289)  (900 289)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 289)  (902 289)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 289)  (903 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 289)  (905 289)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 289)  (906 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (909 289)  (909 289)  routing T_17_18.lc_trk_g0_2 <X> T_17_18.input_2_0
 (46 1)  (920 289)  (920 289)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (11 2)  (885 290)  (885 290)  routing T_17_18.sp4_v_b_11 <X> T_17_18.sp4_v_t_39
 (15 2)  (889 290)  (889 290)  routing T_17_18.lft_op_5 <X> T_17_18.lc_trk_g0_5
 (17 2)  (891 290)  (891 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (892 290)  (892 290)  routing T_17_18.lft_op_5 <X> T_17_18.lc_trk_g0_5
 (21 2)  (895 290)  (895 290)  routing T_17_18.lft_op_7 <X> T_17_18.lc_trk_g0_7
 (22 2)  (896 290)  (896 290)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (898 290)  (898 290)  routing T_17_18.lft_op_7 <X> T_17_18.lc_trk_g0_7
 (12 3)  (886 291)  (886 291)  routing T_17_18.sp4_v_b_11 <X> T_17_18.sp4_v_t_39
 (0 4)  (874 292)  (874 292)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (1 4)  (875 292)  (875 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (6 4)  (880 292)  (880 292)  routing T_17_18.sp4_v_t_37 <X> T_17_18.sp4_v_b_3
 (8 4)  (882 292)  (882 292)  routing T_17_18.sp4_v_b_10 <X> T_17_18.sp4_h_r_4
 (9 4)  (883 292)  (883 292)  routing T_17_18.sp4_v_b_10 <X> T_17_18.sp4_h_r_4
 (10 4)  (884 292)  (884 292)  routing T_17_18.sp4_v_b_10 <X> T_17_18.sp4_h_r_4
 (31 4)  (905 292)  (905 292)  routing T_17_18.lc_trk_g0_5 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 292)  (906 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (910 292)  (910 292)  LC_2 Logic Functioning bit
 (37 4)  (911 292)  (911 292)  LC_2 Logic Functioning bit
 (38 4)  (912 292)  (912 292)  LC_2 Logic Functioning bit
 (39 4)  (913 292)  (913 292)  LC_2 Logic Functioning bit
 (45 4)  (919 292)  (919 292)  LC_2 Logic Functioning bit
 (46 4)  (920 292)  (920 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (53 4)  (927 292)  (927 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (874 293)  (874 293)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (1 5)  (875 293)  (875 293)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (5 5)  (879 293)  (879 293)  routing T_17_18.sp4_v_t_37 <X> T_17_18.sp4_v_b_3
 (9 5)  (883 293)  (883 293)  routing T_17_18.sp4_v_t_41 <X> T_17_18.sp4_v_b_4
 (36 5)  (910 293)  (910 293)  LC_2 Logic Functioning bit
 (37 5)  (911 293)  (911 293)  LC_2 Logic Functioning bit
 (38 5)  (912 293)  (912 293)  LC_2 Logic Functioning bit
 (39 5)  (913 293)  (913 293)  LC_2 Logic Functioning bit
 (45 5)  (919 293)  (919 293)  LC_2 Logic Functioning bit
 (4 6)  (878 294)  (878 294)  routing T_17_18.sp4_h_r_9 <X> T_17_18.sp4_v_t_38
 (6 6)  (880 294)  (880 294)  routing T_17_18.sp4_h_r_9 <X> T_17_18.sp4_v_t_38
 (25 6)  (899 294)  (899 294)  routing T_17_18.lft_op_6 <X> T_17_18.lc_trk_g1_6
 (5 7)  (879 295)  (879 295)  routing T_17_18.sp4_h_r_9 <X> T_17_18.sp4_v_t_38
 (22 7)  (896 295)  (896 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (898 295)  (898 295)  routing T_17_18.lft_op_6 <X> T_17_18.lc_trk_g1_6
 (5 8)  (879 296)  (879 296)  routing T_17_18.sp4_v_b_0 <X> T_17_18.sp4_h_r_6
 (25 8)  (899 296)  (899 296)  routing T_17_18.wire_logic_cluster/lc_2/out <X> T_17_18.lc_trk_g2_2
 (4 9)  (878 297)  (878 297)  routing T_17_18.sp4_v_b_0 <X> T_17_18.sp4_h_r_6
 (6 9)  (880 297)  (880 297)  routing T_17_18.sp4_v_b_0 <X> T_17_18.sp4_h_r_6
 (8 9)  (882 297)  (882 297)  routing T_17_18.sp4_h_r_7 <X> T_17_18.sp4_v_b_7
 (22 9)  (896 297)  (896 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (2 10)  (876 298)  (876 298)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (26 10)  (900 298)  (900 298)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (36 10)  (910 298)  (910 298)  LC_5 Logic Functioning bit
 (38 10)  (912 298)  (912 298)  LC_5 Logic Functioning bit
 (41 10)  (915 298)  (915 298)  LC_5 Logic Functioning bit
 (43 10)  (917 298)  (917 298)  LC_5 Logic Functioning bit
 (45 10)  (919 298)  (919 298)  LC_5 Logic Functioning bit
 (46 10)  (920 298)  (920 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (925 298)  (925 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (900 299)  (900 299)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 299)  (901 299)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 299)  (903 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (911 299)  (911 299)  LC_5 Logic Functioning bit
 (39 11)  (913 299)  (913 299)  LC_5 Logic Functioning bit
 (40 11)  (914 299)  (914 299)  LC_5 Logic Functioning bit
 (42 11)  (916 299)  (916 299)  LC_5 Logic Functioning bit
 (45 11)  (919 299)  (919 299)  LC_5 Logic Functioning bit
 (21 12)  (895 300)  (895 300)  routing T_17_18.sp4_v_t_14 <X> T_17_18.lc_trk_g3_3
 (22 12)  (896 300)  (896 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (897 300)  (897 300)  routing T_17_18.sp4_v_t_14 <X> T_17_18.lc_trk_g3_3
 (26 12)  (900 300)  (900 300)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 300)  (903 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 300)  (905 300)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 300)  (906 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 300)  (908 300)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 300)  (911 300)  LC_6 Logic Functioning bit
 (39 12)  (913 300)  (913 300)  LC_6 Logic Functioning bit
 (51 12)  (925 300)  (925 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (27 13)  (901 301)  (901 301)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 301)  (902 301)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 301)  (903 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 301)  (905 301)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (0 14)  (874 302)  (874 302)  routing T_17_18.glb_netwk_4 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 302)  (875 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (877 302)  (877 302)  routing T_17_18.sp12_v_b_1 <X> T_17_18.sp12_v_t_22
 (12 14)  (886 302)  (886 302)  routing T_17_18.sp4_v_t_40 <X> T_17_18.sp4_h_l_46
 (17 14)  (891 302)  (891 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (892 302)  (892 302)  routing T_17_18.wire_logic_cluster/lc_5/out <X> T_17_18.lc_trk_g3_5
 (11 15)  (885 303)  (885 303)  routing T_17_18.sp4_v_t_40 <X> T_17_18.sp4_h_l_46
 (13 15)  (887 303)  (887 303)  routing T_17_18.sp4_v_t_40 <X> T_17_18.sp4_h_l_46


LogicTile_18_18

 (5 0)  (933 288)  (933 288)  routing T_18_18.sp4_v_b_0 <X> T_18_18.sp4_h_r_0
 (13 0)  (941 288)  (941 288)  routing T_18_18.sp4_v_t_39 <X> T_18_18.sp4_v_b_2
 (15 0)  (943 288)  (943 288)  routing T_18_18.bot_op_1 <X> T_18_18.lc_trk_g0_1
 (17 0)  (945 288)  (945 288)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (950 288)  (950 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (952 288)  (952 288)  routing T_18_18.bot_op_3 <X> T_18_18.lc_trk_g0_3
 (27 0)  (955 288)  (955 288)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 288)  (957 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 288)  (958 288)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (44 0)  (972 288)  (972 288)  LC_0 Logic Functioning bit
 (6 1)  (934 289)  (934 289)  routing T_18_18.sp4_v_b_0 <X> T_18_18.sp4_h_r_0
 (8 1)  (936 289)  (936 289)  routing T_18_18.sp4_v_t_47 <X> T_18_18.sp4_v_b_1
 (10 1)  (938 289)  (938 289)  routing T_18_18.sp4_v_t_47 <X> T_18_18.sp4_v_b_1
 (50 1)  (978 289)  (978 289)  Carry_In_Mux bit 

 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (5 2)  (933 290)  (933 290)  routing T_18_18.sp4_v_t_37 <X> T_18_18.sp4_h_l_37
 (15 2)  (943 290)  (943 290)  routing T_18_18.bot_op_5 <X> T_18_18.lc_trk_g0_5
 (17 2)  (945 290)  (945 290)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (28 2)  (956 290)  (956 290)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 290)  (957 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 290)  (958 290)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 290)  (960 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (963 290)  (963 290)  routing T_18_18.lc_trk_g0_5 <X> T_18_18.input_2_1
 (36 2)  (964 290)  (964 290)  LC_1 Logic Functioning bit
 (37 2)  (965 290)  (965 290)  LC_1 Logic Functioning bit
 (38 2)  (966 290)  (966 290)  LC_1 Logic Functioning bit
 (39 2)  (967 290)  (967 290)  LC_1 Logic Functioning bit
 (44 2)  (972 290)  (972 290)  LC_1 Logic Functioning bit
 (6 3)  (934 291)  (934 291)  routing T_18_18.sp4_v_t_37 <X> T_18_18.sp4_h_l_37
 (15 3)  (943 291)  (943 291)  routing T_18_18.bot_op_4 <X> T_18_18.lc_trk_g0_4
 (17 3)  (945 291)  (945 291)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (30 3)  (958 291)  (958 291)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (960 291)  (960 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (964 291)  (964 291)  LC_1 Logic Functioning bit
 (37 3)  (965 291)  (965 291)  LC_1 Logic Functioning bit
 (38 3)  (966 291)  (966 291)  LC_1 Logic Functioning bit
 (39 3)  (967 291)  (967 291)  LC_1 Logic Functioning bit
 (47 3)  (975 291)  (975 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (10 4)  (938 292)  (938 292)  routing T_18_18.sp4_v_t_46 <X> T_18_18.sp4_h_r_4
 (13 4)  (941 292)  (941 292)  routing T_18_18.sp4_v_t_40 <X> T_18_18.sp4_v_b_5
 (29 4)  (957 292)  (957 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 292)  (960 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (963 292)  (963 292)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.input_2_2
 (36 4)  (964 292)  (964 292)  LC_2 Logic Functioning bit
 (37 4)  (965 292)  (965 292)  LC_2 Logic Functioning bit
 (38 4)  (966 292)  (966 292)  LC_2 Logic Functioning bit
 (39 4)  (967 292)  (967 292)  LC_2 Logic Functioning bit
 (44 4)  (972 292)  (972 292)  LC_2 Logic Functioning bit
 (53 4)  (981 292)  (981 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (5 5)  (933 293)  (933 293)  routing T_18_18.sp4_h_r_3 <X> T_18_18.sp4_v_b_3
 (10 5)  (938 293)  (938 293)  routing T_18_18.sp4_h_r_11 <X> T_18_18.sp4_v_b_4
 (32 5)  (960 293)  (960 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (961 293)  (961 293)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.input_2_2
 (35 5)  (963 293)  (963 293)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.input_2_2
 (36 5)  (964 293)  (964 293)  LC_2 Logic Functioning bit
 (37 5)  (965 293)  (965 293)  LC_2 Logic Functioning bit
 (38 5)  (966 293)  (966 293)  LC_2 Logic Functioning bit
 (39 5)  (967 293)  (967 293)  LC_2 Logic Functioning bit
 (25 6)  (953 294)  (953 294)  routing T_18_18.sp4_h_r_14 <X> T_18_18.lc_trk_g1_6
 (28 6)  (956 294)  (956 294)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 294)  (957 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 294)  (958 294)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 294)  (960 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 294)  (964 294)  LC_3 Logic Functioning bit
 (39 6)  (967 294)  (967 294)  LC_3 Logic Functioning bit
 (41 6)  (969 294)  (969 294)  LC_3 Logic Functioning bit
 (42 6)  (970 294)  (970 294)  LC_3 Logic Functioning bit
 (44 6)  (972 294)  (972 294)  LC_3 Logic Functioning bit
 (48 6)  (976 294)  (976 294)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (51 6)  (979 294)  (979 294)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (14 7)  (942 295)  (942 295)  routing T_18_18.top_op_4 <X> T_18_18.lc_trk_g1_4
 (15 7)  (943 295)  (943 295)  routing T_18_18.top_op_4 <X> T_18_18.lc_trk_g1_4
 (17 7)  (945 295)  (945 295)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (950 295)  (950 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (951 295)  (951 295)  routing T_18_18.sp4_h_r_14 <X> T_18_18.lc_trk_g1_6
 (24 7)  (952 295)  (952 295)  routing T_18_18.sp4_h_r_14 <X> T_18_18.lc_trk_g1_6
 (30 7)  (958 295)  (958 295)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (960 295)  (960 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (963 295)  (963 295)  routing T_18_18.lc_trk_g0_3 <X> T_18_18.input_2_3
 (36 7)  (964 295)  (964 295)  LC_3 Logic Functioning bit
 (39 7)  (967 295)  (967 295)  LC_3 Logic Functioning bit
 (41 7)  (969 295)  (969 295)  LC_3 Logic Functioning bit
 (42 7)  (970 295)  (970 295)  LC_3 Logic Functioning bit
 (53 7)  (981 295)  (981 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (21 8)  (949 296)  (949 296)  routing T_18_18.sp4_h_r_43 <X> T_18_18.lc_trk_g2_3
 (22 8)  (950 296)  (950 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (951 296)  (951 296)  routing T_18_18.sp4_h_r_43 <X> T_18_18.lc_trk_g2_3
 (24 8)  (952 296)  (952 296)  routing T_18_18.sp4_h_r_43 <X> T_18_18.lc_trk_g2_3
 (28 8)  (956 296)  (956 296)  routing T_18_18.lc_trk_g2_3 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 296)  (957 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 296)  (960 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (963 296)  (963 296)  routing T_18_18.lc_trk_g0_4 <X> T_18_18.input_2_4
 (36 8)  (964 296)  (964 296)  LC_4 Logic Functioning bit
 (39 8)  (967 296)  (967 296)  LC_4 Logic Functioning bit
 (41 8)  (969 296)  (969 296)  LC_4 Logic Functioning bit
 (42 8)  (970 296)  (970 296)  LC_4 Logic Functioning bit
 (44 8)  (972 296)  (972 296)  LC_4 Logic Functioning bit
 (48 8)  (976 296)  (976 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (979 296)  (979 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (980 296)  (980 296)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (8 9)  (936 297)  (936 297)  routing T_18_18.sp4_h_r_7 <X> T_18_18.sp4_v_b_7
 (21 9)  (949 297)  (949 297)  routing T_18_18.sp4_h_r_43 <X> T_18_18.lc_trk_g2_3
 (30 9)  (958 297)  (958 297)  routing T_18_18.lc_trk_g2_3 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (960 297)  (960 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (964 297)  (964 297)  LC_4 Logic Functioning bit
 (39 9)  (967 297)  (967 297)  LC_4 Logic Functioning bit
 (41 9)  (969 297)  (969 297)  LC_4 Logic Functioning bit
 (42 9)  (970 297)  (970 297)  LC_4 Logic Functioning bit
 (48 9)  (976 297)  (976 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (26 10)  (954 298)  (954 298)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 298)  (955 298)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 298)  (956 298)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 298)  (957 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 298)  (958 298)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 298)  (960 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 298)  (964 298)  LC_5 Logic Functioning bit
 (38 10)  (966 298)  (966 298)  LC_5 Logic Functioning bit
 (40 10)  (968 298)  (968 298)  LC_5 Logic Functioning bit
 (42 10)  (970 298)  (970 298)  LC_5 Logic Functioning bit
 (15 11)  (943 299)  (943 299)  routing T_18_18.sp4_v_t_33 <X> T_18_18.lc_trk_g2_4
 (16 11)  (944 299)  (944 299)  routing T_18_18.sp4_v_t_33 <X> T_18_18.lc_trk_g2_4
 (17 11)  (945 299)  (945 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (950 299)  (950 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (953 299)  (953 299)  routing T_18_18.sp4_r_v_b_38 <X> T_18_18.lc_trk_g2_6
 (26 11)  (954 299)  (954 299)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 299)  (955 299)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 299)  (957 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 299)  (960 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (961 299)  (961 299)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.input_2_5
 (34 11)  (962 299)  (962 299)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.input_2_5
 (35 11)  (963 299)  (963 299)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.input_2_5
 (36 11)  (964 299)  (964 299)  LC_5 Logic Functioning bit
 (39 11)  (967 299)  (967 299)  LC_5 Logic Functioning bit
 (41 11)  (969 299)  (969 299)  LC_5 Logic Functioning bit
 (42 11)  (970 299)  (970 299)  LC_5 Logic Functioning bit
 (51 11)  (979 299)  (979 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (26 12)  (954 300)  (954 300)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (36 12)  (964 300)  (964 300)  LC_6 Logic Functioning bit
 (38 12)  (966 300)  (966 300)  LC_6 Logic Functioning bit
 (41 12)  (969 300)  (969 300)  LC_6 Logic Functioning bit
 (43 12)  (971 300)  (971 300)  LC_6 Logic Functioning bit
 (45 12)  (973 300)  (973 300)  LC_6 Logic Functioning bit
 (5 13)  (933 301)  (933 301)  routing T_18_18.sp4_h_r_9 <X> T_18_18.sp4_v_b_9
 (8 13)  (936 301)  (936 301)  routing T_18_18.sp4_v_t_42 <X> T_18_18.sp4_v_b_10
 (10 13)  (938 301)  (938 301)  routing T_18_18.sp4_v_t_42 <X> T_18_18.sp4_v_b_10
 (22 13)  (950 301)  (950 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (951 301)  (951 301)  routing T_18_18.sp12_v_t_9 <X> T_18_18.lc_trk_g3_2
 (26 13)  (954 301)  (954 301)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 301)  (956 301)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 301)  (957 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (965 301)  (965 301)  LC_6 Logic Functioning bit
 (39 13)  (967 301)  (967 301)  LC_6 Logic Functioning bit
 (40 13)  (968 301)  (968 301)  LC_6 Logic Functioning bit
 (42 13)  (970 301)  (970 301)  LC_6 Logic Functioning bit
 (45 13)  (973 301)  (973 301)  LC_6 Logic Functioning bit
 (47 13)  (975 301)  (975 301)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (928 302)  (928 302)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 302)  (929 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (933 302)  (933 302)  routing T_18_18.sp4_v_t_44 <X> T_18_18.sp4_h_l_44
 (16 14)  (944 302)  (944 302)  routing T_18_18.sp4_v_b_37 <X> T_18_18.lc_trk_g3_5
 (17 14)  (945 302)  (945 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (946 302)  (946 302)  routing T_18_18.sp4_v_b_37 <X> T_18_18.lc_trk_g3_5
 (1 15)  (929 303)  (929 303)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.wire_logic_cluster/lc_7/s_r
 (6 15)  (934 303)  (934 303)  routing T_18_18.sp4_v_t_44 <X> T_18_18.sp4_h_l_44
 (18 15)  (946 303)  (946 303)  routing T_18_18.sp4_v_b_37 <X> T_18_18.lc_trk_g3_5


LogicTile_19_18

 (10 0)  (992 288)  (992 288)  routing T_19_18.sp4_v_t_45 <X> T_19_18.sp4_h_r_1
 (15 0)  (997 288)  (997 288)  routing T_19_18.top_op_1 <X> T_19_18.lc_trk_g0_1
 (17 0)  (999 288)  (999 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (1004 288)  (1004 288)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1006 288)  (1006 288)  routing T_19_18.top_op_3 <X> T_19_18.lc_trk_g0_3
 (25 0)  (1007 288)  (1007 288)  routing T_19_18.sp4_h_l_7 <X> T_19_18.lc_trk_g0_2
 (26 0)  (1008 288)  (1008 288)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 288)  (1009 288)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 288)  (1011 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 288)  (1012 288)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 288)  (1013 288)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 288)  (1014 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 288)  (1015 288)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (42 0)  (1024 288)  (1024 288)  LC_0 Logic Functioning bit
 (46 0)  (1028 288)  (1028 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (985 289)  (985 289)  routing T_19_18.sp12_h_l_23 <X> T_19_18.sp12_v_b_0
 (8 1)  (990 289)  (990 289)  routing T_19_18.sp4_h_l_42 <X> T_19_18.sp4_v_b_1
 (9 1)  (991 289)  (991 289)  routing T_19_18.sp4_h_l_42 <X> T_19_18.sp4_v_b_1
 (10 1)  (992 289)  (992 289)  routing T_19_18.sp4_h_l_42 <X> T_19_18.sp4_v_b_1
 (18 1)  (1000 289)  (1000 289)  routing T_19_18.top_op_1 <X> T_19_18.lc_trk_g0_1
 (21 1)  (1003 289)  (1003 289)  routing T_19_18.top_op_3 <X> T_19_18.lc_trk_g0_3
 (22 1)  (1004 289)  (1004 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1005 289)  (1005 289)  routing T_19_18.sp4_h_l_7 <X> T_19_18.lc_trk_g0_2
 (24 1)  (1006 289)  (1006 289)  routing T_19_18.sp4_h_l_7 <X> T_19_18.lc_trk_g0_2
 (25 1)  (1007 289)  (1007 289)  routing T_19_18.sp4_h_l_7 <X> T_19_18.lc_trk_g0_2
 (28 1)  (1010 289)  (1010 289)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 289)  (1011 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 289)  (1014 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1016 289)  (1016 289)  routing T_19_18.lc_trk_g1_1 <X> T_19_18.input_2_0
 (1 2)  (983 290)  (983 290)  routing T_19_18.glb_netwk_5 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (2 2)  (984 290)  (984 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (996 290)  (996 290)  routing T_19_18.bnr_op_4 <X> T_19_18.lc_trk_g0_4
 (25 2)  (1007 290)  (1007 290)  routing T_19_18.wire_logic_cluster/lc_6/out <X> T_19_18.lc_trk_g0_6
 (0 3)  (982 291)  (982 291)  routing T_19_18.glb_netwk_5 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (14 3)  (996 291)  (996 291)  routing T_19_18.bnr_op_4 <X> T_19_18.lc_trk_g0_4
 (17 3)  (999 291)  (999 291)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (1004 291)  (1004 291)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (1 4)  (983 292)  (983 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (11 4)  (993 292)  (993 292)  routing T_19_18.sp4_v_t_39 <X> T_19_18.sp4_v_b_5
 (16 4)  (998 292)  (998 292)  routing T_19_18.sp4_v_b_9 <X> T_19_18.lc_trk_g1_1
 (17 4)  (999 292)  (999 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1000 292)  (1000 292)  routing T_19_18.sp4_v_b_9 <X> T_19_18.lc_trk_g1_1
 (22 4)  (1004 292)  (1004 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1005 292)  (1005 292)  routing T_19_18.sp12_h_r_11 <X> T_19_18.lc_trk_g1_3
 (27 4)  (1009 292)  (1009 292)  routing T_19_18.lc_trk_g1_2 <X> T_19_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 292)  (1011 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 292)  (1013 292)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 292)  (1014 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 292)  (1016 292)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 292)  (1017 292)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.input_2_2
 (36 4)  (1018 292)  (1018 292)  LC_2 Logic Functioning bit
 (41 4)  (1023 292)  (1023 292)  LC_2 Logic Functioning bit
 (43 4)  (1025 292)  (1025 292)  LC_2 Logic Functioning bit
 (45 4)  (1027 292)  (1027 292)  LC_2 Logic Functioning bit
 (46 4)  (1028 292)  (1028 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (983 293)  (983 293)  routing T_19_18.lc_trk_g0_2 <X> T_19_18.wire_logic_cluster/lc_7/cen
 (10 5)  (992 293)  (992 293)  routing T_19_18.sp4_h_r_11 <X> T_19_18.sp4_v_b_4
 (12 5)  (994 293)  (994 293)  routing T_19_18.sp4_v_t_39 <X> T_19_18.sp4_v_b_5
 (18 5)  (1000 293)  (1000 293)  routing T_19_18.sp4_v_b_9 <X> T_19_18.lc_trk_g1_1
 (22 5)  (1004 293)  (1004 293)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1006 293)  (1006 293)  routing T_19_18.top_op_2 <X> T_19_18.lc_trk_g1_2
 (25 5)  (1007 293)  (1007 293)  routing T_19_18.top_op_2 <X> T_19_18.lc_trk_g1_2
 (26 5)  (1008 293)  (1008 293)  routing T_19_18.lc_trk_g2_2 <X> T_19_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 293)  (1010 293)  routing T_19_18.lc_trk_g2_2 <X> T_19_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 293)  (1011 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 293)  (1012 293)  routing T_19_18.lc_trk_g1_2 <X> T_19_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 293)  (1013 293)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 293)  (1014 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (1015 293)  (1015 293)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.input_2_2
 (34 5)  (1016 293)  (1016 293)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.input_2_2
 (35 5)  (1017 293)  (1017 293)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.input_2_2
 (36 5)  (1018 293)  (1018 293)  LC_2 Logic Functioning bit
 (40 5)  (1022 293)  (1022 293)  LC_2 Logic Functioning bit
 (42 5)  (1024 293)  (1024 293)  LC_2 Logic Functioning bit
 (45 5)  (1027 293)  (1027 293)  LC_2 Logic Functioning bit
 (14 6)  (996 294)  (996 294)  routing T_19_18.sp4_h_l_9 <X> T_19_18.lc_trk_g1_4
 (15 6)  (997 294)  (997 294)  routing T_19_18.sp4_h_r_21 <X> T_19_18.lc_trk_g1_5
 (16 6)  (998 294)  (998 294)  routing T_19_18.sp4_h_r_21 <X> T_19_18.lc_trk_g1_5
 (17 6)  (999 294)  (999 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1000 294)  (1000 294)  routing T_19_18.sp4_h_r_21 <X> T_19_18.lc_trk_g1_5
 (21 6)  (1003 294)  (1003 294)  routing T_19_18.wire_logic_cluster/lc_7/out <X> T_19_18.lc_trk_g1_7
 (22 6)  (1004 294)  (1004 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1007 294)  (1007 294)  routing T_19_18.wire_logic_cluster/lc_6/out <X> T_19_18.lc_trk_g1_6
 (26 6)  (1008 294)  (1008 294)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 294)  (1009 294)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 294)  (1010 294)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 294)  (1011 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 294)  (1012 294)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 294)  (1013 294)  routing T_19_18.lc_trk_g0_4 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 294)  (1014 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 294)  (1018 294)  LC_3 Logic Functioning bit
 (37 6)  (1019 294)  (1019 294)  LC_3 Logic Functioning bit
 (39 6)  (1021 294)  (1021 294)  LC_3 Logic Functioning bit
 (43 6)  (1025 294)  (1025 294)  LC_3 Logic Functioning bit
 (45 6)  (1027 294)  (1027 294)  LC_3 Logic Functioning bit
 (46 6)  (1028 294)  (1028 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (5 7)  (987 295)  (987 295)  routing T_19_18.sp4_h_l_38 <X> T_19_18.sp4_v_t_38
 (14 7)  (996 295)  (996 295)  routing T_19_18.sp4_h_l_9 <X> T_19_18.lc_trk_g1_4
 (15 7)  (997 295)  (997 295)  routing T_19_18.sp4_h_l_9 <X> T_19_18.lc_trk_g1_4
 (16 7)  (998 295)  (998 295)  routing T_19_18.sp4_h_l_9 <X> T_19_18.lc_trk_g1_4
 (17 7)  (999 295)  (999 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (1000 295)  (1000 295)  routing T_19_18.sp4_h_r_21 <X> T_19_18.lc_trk_g1_5
 (22 7)  (1004 295)  (1004 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (1008 295)  (1008 295)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 295)  (1009 295)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 295)  (1011 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 295)  (1012 295)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (1014 295)  (1014 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (1015 295)  (1015 295)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.input_2_3
 (34 7)  (1016 295)  (1016 295)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.input_2_3
 (36 7)  (1018 295)  (1018 295)  LC_3 Logic Functioning bit
 (38 7)  (1020 295)  (1020 295)  LC_3 Logic Functioning bit
 (45 7)  (1027 295)  (1027 295)  LC_3 Logic Functioning bit
 (5 8)  (987 296)  (987 296)  routing T_19_18.sp4_v_b_0 <X> T_19_18.sp4_h_r_6
 (21 8)  (1003 296)  (1003 296)  routing T_19_18.rgt_op_3 <X> T_19_18.lc_trk_g2_3
 (22 8)  (1004 296)  (1004 296)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1006 296)  (1006 296)  routing T_19_18.rgt_op_3 <X> T_19_18.lc_trk_g2_3
 (25 8)  (1007 296)  (1007 296)  routing T_19_18.rgt_op_2 <X> T_19_18.lc_trk_g2_2
 (26 8)  (1008 296)  (1008 296)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (1011 296)  (1011 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 296)  (1014 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 296)  (1015 296)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 296)  (1017 296)  routing T_19_18.lc_trk_g0_6 <X> T_19_18.input_2_4
 (36 8)  (1018 296)  (1018 296)  LC_4 Logic Functioning bit
 (38 8)  (1020 296)  (1020 296)  LC_4 Logic Functioning bit
 (39 8)  (1021 296)  (1021 296)  LC_4 Logic Functioning bit
 (43 8)  (1025 296)  (1025 296)  LC_4 Logic Functioning bit
 (45 8)  (1027 296)  (1027 296)  LC_4 Logic Functioning bit
 (4 9)  (986 297)  (986 297)  routing T_19_18.sp4_v_b_0 <X> T_19_18.sp4_h_r_6
 (6 9)  (988 297)  (988 297)  routing T_19_18.sp4_v_b_0 <X> T_19_18.sp4_h_r_6
 (22 9)  (1004 297)  (1004 297)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1006 297)  (1006 297)  routing T_19_18.rgt_op_2 <X> T_19_18.lc_trk_g2_2
 (26 9)  (1008 297)  (1008 297)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 297)  (1009 297)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 297)  (1010 297)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 297)  (1011 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 297)  (1012 297)  routing T_19_18.lc_trk_g0_3 <X> T_19_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 297)  (1013 297)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 297)  (1014 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (1017 297)  (1017 297)  routing T_19_18.lc_trk_g0_6 <X> T_19_18.input_2_4
 (38 9)  (1020 297)  (1020 297)  LC_4 Logic Functioning bit
 (39 9)  (1021 297)  (1021 297)  LC_4 Logic Functioning bit
 (45 9)  (1027 297)  (1027 297)  LC_4 Logic Functioning bit
 (46 9)  (1028 297)  (1028 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (1033 297)  (1033 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (6 10)  (988 298)  (988 298)  routing T_19_18.sp4_h_l_36 <X> T_19_18.sp4_v_t_43
 (10 10)  (992 298)  (992 298)  routing T_19_18.sp4_v_b_2 <X> T_19_18.sp4_h_l_42
 (14 10)  (996 298)  (996 298)  routing T_19_18.wire_logic_cluster/lc_4/out <X> T_19_18.lc_trk_g2_4
 (17 10)  (999 298)  (999 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1000 298)  (1000 298)  routing T_19_18.wire_logic_cluster/lc_5/out <X> T_19_18.lc_trk_g2_5
 (22 10)  (1004 298)  (1004 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (1008 298)  (1008 298)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 298)  (1009 298)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 298)  (1010 298)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 298)  (1011 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 298)  (1012 298)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 298)  (1014 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 298)  (1015 298)  routing T_19_18.lc_trk_g3_1 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 298)  (1016 298)  routing T_19_18.lc_trk_g3_1 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 298)  (1018 298)  LC_5 Logic Functioning bit
 (37 10)  (1019 298)  (1019 298)  LC_5 Logic Functioning bit
 (39 10)  (1021 298)  (1021 298)  LC_5 Logic Functioning bit
 (43 10)  (1025 298)  (1025 298)  LC_5 Logic Functioning bit
 (45 10)  (1027 298)  (1027 298)  LC_5 Logic Functioning bit
 (10 11)  (992 299)  (992 299)  routing T_19_18.sp4_h_l_39 <X> T_19_18.sp4_v_t_42
 (17 11)  (999 299)  (999 299)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (1003 299)  (1003 299)  routing T_19_18.sp4_r_v_b_39 <X> T_19_18.lc_trk_g2_7
 (22 11)  (1004 299)  (1004 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (1008 299)  (1008 299)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 299)  (1009 299)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 299)  (1011 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 299)  (1012 299)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (1014 299)  (1014 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (1018 299)  (1018 299)  LC_5 Logic Functioning bit
 (38 11)  (1020 299)  (1020 299)  LC_5 Logic Functioning bit
 (45 11)  (1027 299)  (1027 299)  LC_5 Logic Functioning bit
 (46 11)  (1028 299)  (1028 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (1033 299)  (1033 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (5 12)  (987 300)  (987 300)  routing T_19_18.sp4_v_b_9 <X> T_19_18.sp4_h_r_9
 (13 12)  (995 300)  (995 300)  routing T_19_18.sp4_h_l_46 <X> T_19_18.sp4_v_b_11
 (14 12)  (996 300)  (996 300)  routing T_19_18.sp4_v_t_21 <X> T_19_18.lc_trk_g3_0
 (15 12)  (997 300)  (997 300)  routing T_19_18.rgt_op_1 <X> T_19_18.lc_trk_g3_1
 (17 12)  (999 300)  (999 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1000 300)  (1000 300)  routing T_19_18.rgt_op_1 <X> T_19_18.lc_trk_g3_1
 (26 12)  (1008 300)  (1008 300)  routing T_19_18.lc_trk_g1_5 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (1010 300)  (1010 300)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 300)  (1011 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 300)  (1012 300)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 300)  (1014 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 300)  (1015 300)  routing T_19_18.lc_trk_g3_2 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 300)  (1016 300)  routing T_19_18.lc_trk_g3_2 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 300)  (1017 300)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.input_2_6
 (39 12)  (1021 300)  (1021 300)  LC_6 Logic Functioning bit
 (51 12)  (1033 300)  (1033 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (1034 300)  (1034 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (6 13)  (988 301)  (988 301)  routing T_19_18.sp4_v_b_9 <X> T_19_18.sp4_h_r_9
 (12 13)  (994 301)  (994 301)  routing T_19_18.sp4_h_l_46 <X> T_19_18.sp4_v_b_11
 (14 13)  (996 301)  (996 301)  routing T_19_18.sp4_v_t_21 <X> T_19_18.lc_trk_g3_0
 (16 13)  (998 301)  (998 301)  routing T_19_18.sp4_v_t_21 <X> T_19_18.lc_trk_g3_0
 (17 13)  (999 301)  (999 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (1004 301)  (1004 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1007 301)  (1007 301)  routing T_19_18.sp4_r_v_b_42 <X> T_19_18.lc_trk_g3_2
 (27 13)  (1009 301)  (1009 301)  routing T_19_18.lc_trk_g1_5 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 301)  (1011 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 301)  (1012 301)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 301)  (1013 301)  routing T_19_18.lc_trk_g3_2 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 301)  (1014 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1015 301)  (1015 301)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.input_2_6
 (35 13)  (1017 301)  (1017 301)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.input_2_6
 (38 13)  (1020 301)  (1020 301)  LC_6 Logic Functioning bit
 (39 13)  (1021 301)  (1021 301)  LC_6 Logic Functioning bit
 (48 13)  (1030 301)  (1030 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (982 302)  (982 302)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 302)  (983 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (1004 302)  (1004 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (1009 302)  (1009 302)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 302)  (1011 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 302)  (1013 302)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 302)  (1014 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 302)  (1016 302)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 302)  (1018 302)  LC_7 Logic Functioning bit
 (39 14)  (1021 302)  (1021 302)  LC_7 Logic Functioning bit
 (41 14)  (1023 302)  (1023 302)  LC_7 Logic Functioning bit
 (43 14)  (1025 302)  (1025 302)  LC_7 Logic Functioning bit
 (45 14)  (1027 302)  (1027 302)  LC_7 Logic Functioning bit
 (50 14)  (1032 302)  (1032 302)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (982 303)  (982 303)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/s_r
 (3 15)  (985 303)  (985 303)  routing T_19_18.sp12_h_l_22 <X> T_19_18.sp12_v_t_22
 (26 15)  (1008 303)  (1008 303)  routing T_19_18.lc_trk_g3_2 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 303)  (1009 303)  routing T_19_18.lc_trk_g3_2 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 303)  (1010 303)  routing T_19_18.lc_trk_g3_2 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 303)  (1011 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 303)  (1012 303)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 303)  (1013 303)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 303)  (1018 303)  LC_7 Logic Functioning bit
 (38 15)  (1020 303)  (1020 303)  LC_7 Logic Functioning bit
 (40 15)  (1022 303)  (1022 303)  LC_7 Logic Functioning bit
 (43 15)  (1025 303)  (1025 303)  LC_7 Logic Functioning bit
 (45 15)  (1027 303)  (1027 303)  LC_7 Logic Functioning bit
 (46 15)  (1028 303)  (1028 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_20_18

 (5 0)  (1041 288)  (1041 288)  routing T_20_18.sp4_v_t_37 <X> T_20_18.sp4_h_r_0
 (8 0)  (1044 288)  (1044 288)  routing T_20_18.sp4_h_l_40 <X> T_20_18.sp4_h_r_1
 (10 0)  (1046 288)  (1046 288)  routing T_20_18.sp4_h_l_40 <X> T_20_18.sp4_h_r_1
 (28 0)  (1064 288)  (1064 288)  routing T_20_18.lc_trk_g2_3 <X> T_20_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 288)  (1065 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 288)  (1068 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 288)  (1072 288)  LC_0 Logic Functioning bit
 (37 0)  (1073 288)  (1073 288)  LC_0 Logic Functioning bit
 (38 0)  (1074 288)  (1074 288)  LC_0 Logic Functioning bit
 (39 0)  (1075 288)  (1075 288)  LC_0 Logic Functioning bit
 (44 0)  (1080 288)  (1080 288)  LC_0 Logic Functioning bit
 (30 1)  (1066 289)  (1066 289)  routing T_20_18.lc_trk_g2_3 <X> T_20_18.wire_logic_cluster/lc_0/in_1
 (36 1)  (1072 289)  (1072 289)  LC_0 Logic Functioning bit
 (37 1)  (1073 289)  (1073 289)  LC_0 Logic Functioning bit
 (38 1)  (1074 289)  (1074 289)  LC_0 Logic Functioning bit
 (39 1)  (1075 289)  (1075 289)  LC_0 Logic Functioning bit
 (49 1)  (1085 289)  (1085 289)  Carry_In_Mux bit 

 (14 2)  (1050 290)  (1050 290)  routing T_20_18.lft_op_4 <X> T_20_18.lc_trk_g0_4
 (27 2)  (1063 290)  (1063 290)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 290)  (1065 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 290)  (1066 290)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 290)  (1068 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 290)  (1072 290)  LC_1 Logic Functioning bit
 (37 2)  (1073 290)  (1073 290)  LC_1 Logic Functioning bit
 (38 2)  (1074 290)  (1074 290)  LC_1 Logic Functioning bit
 (39 2)  (1075 290)  (1075 290)  LC_1 Logic Functioning bit
 (44 2)  (1080 290)  (1080 290)  LC_1 Logic Functioning bit
 (12 3)  (1048 291)  (1048 291)  routing T_20_18.sp4_h_l_39 <X> T_20_18.sp4_v_t_39
 (15 3)  (1051 291)  (1051 291)  routing T_20_18.lft_op_4 <X> T_20_18.lc_trk_g0_4
 (17 3)  (1053 291)  (1053 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (40 3)  (1076 291)  (1076 291)  LC_1 Logic Functioning bit
 (41 3)  (1077 291)  (1077 291)  LC_1 Logic Functioning bit
 (42 3)  (1078 291)  (1078 291)  LC_1 Logic Functioning bit
 (43 3)  (1079 291)  (1079 291)  LC_1 Logic Functioning bit
 (25 4)  (1061 292)  (1061 292)  routing T_20_18.lft_op_2 <X> T_20_18.lc_trk_g1_2
 (27 4)  (1063 292)  (1063 292)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 292)  (1065 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 292)  (1068 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 292)  (1072 292)  LC_2 Logic Functioning bit
 (37 4)  (1073 292)  (1073 292)  LC_2 Logic Functioning bit
 (38 4)  (1074 292)  (1074 292)  LC_2 Logic Functioning bit
 (39 4)  (1075 292)  (1075 292)  LC_2 Logic Functioning bit
 (44 4)  (1080 292)  (1080 292)  LC_2 Logic Functioning bit
 (22 5)  (1058 293)  (1058 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1060 293)  (1060 293)  routing T_20_18.lft_op_2 <X> T_20_18.lc_trk_g1_2
 (30 5)  (1066 293)  (1066 293)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (40 5)  (1076 293)  (1076 293)  LC_2 Logic Functioning bit
 (41 5)  (1077 293)  (1077 293)  LC_2 Logic Functioning bit
 (42 5)  (1078 293)  (1078 293)  LC_2 Logic Functioning bit
 (43 5)  (1079 293)  (1079 293)  LC_2 Logic Functioning bit
 (8 6)  (1044 294)  (1044 294)  routing T_20_18.sp4_v_t_41 <X> T_20_18.sp4_h_l_41
 (9 6)  (1045 294)  (1045 294)  routing T_20_18.sp4_v_t_41 <X> T_20_18.sp4_h_l_41
 (13 6)  (1049 294)  (1049 294)  routing T_20_18.sp4_h_r_5 <X> T_20_18.sp4_v_t_40
 (15 6)  (1051 294)  (1051 294)  routing T_20_18.lft_op_5 <X> T_20_18.lc_trk_g1_5
 (17 6)  (1053 294)  (1053 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1054 294)  (1054 294)  routing T_20_18.lft_op_5 <X> T_20_18.lc_trk_g1_5
 (29 6)  (1065 294)  (1065 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 294)  (1066 294)  routing T_20_18.lc_trk_g0_4 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 294)  (1068 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 294)  (1072 294)  LC_3 Logic Functioning bit
 (37 6)  (1073 294)  (1073 294)  LC_3 Logic Functioning bit
 (38 6)  (1074 294)  (1074 294)  LC_3 Logic Functioning bit
 (39 6)  (1075 294)  (1075 294)  LC_3 Logic Functioning bit
 (44 6)  (1080 294)  (1080 294)  LC_3 Logic Functioning bit
 (3 7)  (1039 295)  (1039 295)  routing T_20_18.sp12_h_l_23 <X> T_20_18.sp12_v_t_23
 (12 7)  (1048 295)  (1048 295)  routing T_20_18.sp4_h_r_5 <X> T_20_18.sp4_v_t_40
 (40 7)  (1076 295)  (1076 295)  LC_3 Logic Functioning bit
 (41 7)  (1077 295)  (1077 295)  LC_3 Logic Functioning bit
 (42 7)  (1078 295)  (1078 295)  LC_3 Logic Functioning bit
 (43 7)  (1079 295)  (1079 295)  LC_3 Logic Functioning bit
 (15 8)  (1051 296)  (1051 296)  routing T_20_18.sp4_h_r_41 <X> T_20_18.lc_trk_g2_1
 (16 8)  (1052 296)  (1052 296)  routing T_20_18.sp4_h_r_41 <X> T_20_18.lc_trk_g2_1
 (17 8)  (1053 296)  (1053 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1054 296)  (1054 296)  routing T_20_18.sp4_h_r_41 <X> T_20_18.lc_trk_g2_1
 (22 8)  (1058 296)  (1058 296)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (1060 296)  (1060 296)  routing T_20_18.tnr_op_3 <X> T_20_18.lc_trk_g2_3
 (28 8)  (1064 296)  (1064 296)  routing T_20_18.lc_trk_g2_1 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 296)  (1065 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 296)  (1068 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 296)  (1072 296)  LC_4 Logic Functioning bit
 (37 8)  (1073 296)  (1073 296)  LC_4 Logic Functioning bit
 (38 8)  (1074 296)  (1074 296)  LC_4 Logic Functioning bit
 (39 8)  (1075 296)  (1075 296)  LC_4 Logic Functioning bit
 (44 8)  (1080 296)  (1080 296)  LC_4 Logic Functioning bit
 (11 9)  (1047 297)  (1047 297)  routing T_20_18.sp4_h_l_37 <X> T_20_18.sp4_h_r_8
 (13 9)  (1049 297)  (1049 297)  routing T_20_18.sp4_h_l_37 <X> T_20_18.sp4_h_r_8
 (18 9)  (1054 297)  (1054 297)  routing T_20_18.sp4_h_r_41 <X> T_20_18.lc_trk_g2_1
 (40 9)  (1076 297)  (1076 297)  LC_4 Logic Functioning bit
 (41 9)  (1077 297)  (1077 297)  LC_4 Logic Functioning bit
 (42 9)  (1078 297)  (1078 297)  LC_4 Logic Functioning bit
 (43 9)  (1079 297)  (1079 297)  LC_4 Logic Functioning bit
 (51 9)  (1087 297)  (1087 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (5 10)  (1041 298)  (1041 298)  routing T_20_18.sp4_v_t_37 <X> T_20_18.sp4_h_l_43
 (13 10)  (1049 298)  (1049 298)  routing T_20_18.sp4_h_r_8 <X> T_20_18.sp4_v_t_45
 (14 10)  (1050 298)  (1050 298)  routing T_20_18.sp4_v_b_36 <X> T_20_18.lc_trk_g2_4
 (22 10)  (1058 298)  (1058 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1059 298)  (1059 298)  routing T_20_18.sp4_v_b_47 <X> T_20_18.lc_trk_g2_7
 (24 10)  (1060 298)  (1060 298)  routing T_20_18.sp4_v_b_47 <X> T_20_18.lc_trk_g2_7
 (28 10)  (1064 298)  (1064 298)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 298)  (1065 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 298)  (1066 298)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 298)  (1068 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 298)  (1072 298)  LC_5 Logic Functioning bit
 (37 10)  (1073 298)  (1073 298)  LC_5 Logic Functioning bit
 (38 10)  (1074 298)  (1074 298)  LC_5 Logic Functioning bit
 (39 10)  (1075 298)  (1075 298)  LC_5 Logic Functioning bit
 (44 10)  (1080 298)  (1080 298)  LC_5 Logic Functioning bit
 (3 11)  (1039 299)  (1039 299)  routing T_20_18.sp12_v_b_1 <X> T_20_18.sp12_h_l_22
 (4 11)  (1040 299)  (1040 299)  routing T_20_18.sp4_v_t_37 <X> T_20_18.sp4_h_l_43
 (6 11)  (1042 299)  (1042 299)  routing T_20_18.sp4_v_t_37 <X> T_20_18.sp4_h_l_43
 (12 11)  (1048 299)  (1048 299)  routing T_20_18.sp4_h_r_8 <X> T_20_18.sp4_v_t_45
 (14 11)  (1050 299)  (1050 299)  routing T_20_18.sp4_v_b_36 <X> T_20_18.lc_trk_g2_4
 (16 11)  (1052 299)  (1052 299)  routing T_20_18.sp4_v_b_36 <X> T_20_18.lc_trk_g2_4
 (17 11)  (1053 299)  (1053 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (40 11)  (1076 299)  (1076 299)  LC_5 Logic Functioning bit
 (41 11)  (1077 299)  (1077 299)  LC_5 Logic Functioning bit
 (42 11)  (1078 299)  (1078 299)  LC_5 Logic Functioning bit
 (43 11)  (1079 299)  (1079 299)  LC_5 Logic Functioning bit
 (47 11)  (1083 299)  (1083 299)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (21 12)  (1057 300)  (1057 300)  routing T_20_18.sp4_h_r_43 <X> T_20_18.lc_trk_g3_3
 (22 12)  (1058 300)  (1058 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1059 300)  (1059 300)  routing T_20_18.sp4_h_r_43 <X> T_20_18.lc_trk_g3_3
 (24 12)  (1060 300)  (1060 300)  routing T_20_18.sp4_h_r_43 <X> T_20_18.lc_trk_g3_3
 (28 12)  (1064 300)  (1064 300)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 300)  (1065 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 300)  (1066 300)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 300)  (1068 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 300)  (1072 300)  LC_6 Logic Functioning bit
 (37 12)  (1073 300)  (1073 300)  LC_6 Logic Functioning bit
 (38 12)  (1074 300)  (1074 300)  LC_6 Logic Functioning bit
 (39 12)  (1075 300)  (1075 300)  LC_6 Logic Functioning bit
 (44 12)  (1080 300)  (1080 300)  LC_6 Logic Functioning bit
 (51 12)  (1087 300)  (1087 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (1057 301)  (1057 301)  routing T_20_18.sp4_h_r_43 <X> T_20_18.lc_trk_g3_3
 (30 13)  (1066 301)  (1066 301)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (40 13)  (1076 301)  (1076 301)  LC_6 Logic Functioning bit
 (41 13)  (1077 301)  (1077 301)  LC_6 Logic Functioning bit
 (42 13)  (1078 301)  (1078 301)  LC_6 Logic Functioning bit
 (43 13)  (1079 301)  (1079 301)  LC_6 Logic Functioning bit
 (27 14)  (1063 302)  (1063 302)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 302)  (1064 302)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 302)  (1065 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 302)  (1068 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1073 302)  (1073 302)  LC_7 Logic Functioning bit
 (39 14)  (1075 302)  (1075 302)  LC_7 Logic Functioning bit
 (41 14)  (1077 302)  (1077 302)  LC_7 Logic Functioning bit
 (43 14)  (1079 302)  (1079 302)  LC_7 Logic Functioning bit
 (51 14)  (1087 302)  (1087 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (5 15)  (1041 303)  (1041 303)  routing T_20_18.sp4_h_l_44 <X> T_20_18.sp4_v_t_44
 (30 15)  (1066 303)  (1066 303)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_7/in_1
 (37 15)  (1073 303)  (1073 303)  LC_7 Logic Functioning bit
 (39 15)  (1075 303)  (1075 303)  LC_7 Logic Functioning bit
 (41 15)  (1077 303)  (1077 303)  LC_7 Logic Functioning bit
 (43 15)  (1079 303)  (1079 303)  LC_7 Logic Functioning bit


LogicTile_21_18

 (17 0)  (1107 288)  (1107 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1108 288)  (1108 288)  routing T_21_18.wire_logic_cluster/lc_1/out <X> T_21_18.lc_trk_g0_1
 (22 0)  (1112 288)  (1112 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1113 288)  (1113 288)  routing T_21_18.sp12_h_r_11 <X> T_21_18.lc_trk_g0_3
 (27 0)  (1117 288)  (1117 288)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 288)  (1118 288)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 288)  (1119 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 288)  (1122 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 288)  (1124 288)  routing T_21_18.lc_trk_g1_2 <X> T_21_18.wire_logic_cluster/lc_0/in_3
 (46 0)  (1136 288)  (1136 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (1093 289)  (1093 289)  routing T_21_18.sp12_h_l_23 <X> T_21_18.sp12_v_b_0
 (22 1)  (1112 289)  (1112 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1113 289)  (1113 289)  routing T_21_18.sp4_v_b_18 <X> T_21_18.lc_trk_g0_2
 (24 1)  (1114 289)  (1114 289)  routing T_21_18.sp4_v_b_18 <X> T_21_18.lc_trk_g0_2
 (26 1)  (1116 289)  (1116 289)  routing T_21_18.lc_trk_g0_2 <X> T_21_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 289)  (1119 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 289)  (1120 289)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 289)  (1121 289)  routing T_21_18.lc_trk_g1_2 <X> T_21_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 289)  (1122 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1123 289)  (1123 289)  routing T_21_18.lc_trk_g3_1 <X> T_21_18.input_2_0
 (34 1)  (1124 289)  (1124 289)  routing T_21_18.lc_trk_g3_1 <X> T_21_18.input_2_0
 (38 1)  (1128 289)  (1128 289)  LC_0 Logic Functioning bit
 (8 2)  (1098 290)  (1098 290)  routing T_21_18.sp4_v_t_42 <X> T_21_18.sp4_h_l_36
 (9 2)  (1099 290)  (1099 290)  routing T_21_18.sp4_v_t_42 <X> T_21_18.sp4_h_l_36
 (10 2)  (1100 290)  (1100 290)  routing T_21_18.sp4_v_t_42 <X> T_21_18.sp4_h_l_36
 (14 2)  (1104 290)  (1104 290)  routing T_21_18.sp4_h_l_1 <X> T_21_18.lc_trk_g0_4
 (28 2)  (1118 290)  (1118 290)  routing T_21_18.lc_trk_g2_4 <X> T_21_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 290)  (1119 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 290)  (1120 290)  routing T_21_18.lc_trk_g2_4 <X> T_21_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 290)  (1122 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 290)  (1123 290)  routing T_21_18.lc_trk_g2_2 <X> T_21_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 290)  (1126 290)  LC_1 Logic Functioning bit
 (38 2)  (1128 290)  (1128 290)  LC_1 Logic Functioning bit
 (5 3)  (1095 291)  (1095 291)  routing T_21_18.sp4_h_l_37 <X> T_21_18.sp4_v_t_37
 (8 3)  (1098 291)  (1098 291)  routing T_21_18.sp4_h_r_7 <X> T_21_18.sp4_v_t_36
 (9 3)  (1099 291)  (1099 291)  routing T_21_18.sp4_h_r_7 <X> T_21_18.sp4_v_t_36
 (10 3)  (1100 291)  (1100 291)  routing T_21_18.sp4_h_r_7 <X> T_21_18.sp4_v_t_36
 (15 3)  (1105 291)  (1105 291)  routing T_21_18.sp4_h_l_1 <X> T_21_18.lc_trk_g0_4
 (16 3)  (1106 291)  (1106 291)  routing T_21_18.sp4_h_l_1 <X> T_21_18.lc_trk_g0_4
 (17 3)  (1107 291)  (1107 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (1112 291)  (1112 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1114 291)  (1114 291)  routing T_21_18.bot_op_6 <X> T_21_18.lc_trk_g0_6
 (31 3)  (1121 291)  (1121 291)  routing T_21_18.lc_trk_g2_2 <X> T_21_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (1126 291)  (1126 291)  LC_1 Logic Functioning bit
 (38 3)  (1128 291)  (1128 291)  LC_1 Logic Functioning bit
 (15 4)  (1105 292)  (1105 292)  routing T_21_18.bot_op_1 <X> T_21_18.lc_trk_g1_1
 (17 4)  (1107 292)  (1107 292)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (1112 292)  (1112 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1113 292)  (1113 292)  routing T_21_18.sp12_h_r_11 <X> T_21_18.lc_trk_g1_3
 (27 4)  (1117 292)  (1117 292)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 292)  (1118 292)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 292)  (1119 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 292)  (1120 292)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 292)  (1121 292)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 292)  (1122 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 292)  (1124 292)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (1125 292)  (1125 292)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.input_2_2
 (40 4)  (1130 292)  (1130 292)  LC_2 Logic Functioning bit
 (22 5)  (1112 293)  (1112 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1114 293)  (1114 293)  routing T_21_18.bot_op_2 <X> T_21_18.lc_trk_g1_2
 (26 5)  (1116 293)  (1116 293)  routing T_21_18.lc_trk_g1_3 <X> T_21_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 293)  (1117 293)  routing T_21_18.lc_trk_g1_3 <X> T_21_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 293)  (1119 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 293)  (1120 293)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 293)  (1121 293)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (1122 293)  (1122 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (1123 293)  (1123 293)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.input_2_2
 (35 5)  (1125 293)  (1125 293)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.input_2_2
 (5 6)  (1095 294)  (1095 294)  routing T_21_18.sp4_v_t_38 <X> T_21_18.sp4_h_l_38
 (26 6)  (1116 294)  (1116 294)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (1118 294)  (1118 294)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 294)  (1119 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 294)  (1120 294)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 294)  (1122 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 294)  (1124 294)  routing T_21_18.lc_trk_g1_3 <X> T_21_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 294)  (1126 294)  LC_3 Logic Functioning bit
 (38 6)  (1128 294)  (1128 294)  LC_3 Logic Functioning bit
 (46 6)  (1136 294)  (1136 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (6 7)  (1096 295)  (1096 295)  routing T_21_18.sp4_v_t_38 <X> T_21_18.sp4_h_l_38
 (8 7)  (1098 295)  (1098 295)  routing T_21_18.sp4_h_r_10 <X> T_21_18.sp4_v_t_41
 (9 7)  (1099 295)  (1099 295)  routing T_21_18.sp4_h_r_10 <X> T_21_18.sp4_v_t_41
 (10 7)  (1100 295)  (1100 295)  routing T_21_18.sp4_h_r_10 <X> T_21_18.sp4_v_t_41
 (22 7)  (1112 295)  (1112 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1113 295)  (1113 295)  routing T_21_18.sp4_v_b_22 <X> T_21_18.lc_trk_g1_6
 (24 7)  (1114 295)  (1114 295)  routing T_21_18.sp4_v_b_22 <X> T_21_18.lc_trk_g1_6
 (26 7)  (1116 295)  (1116 295)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (1117 295)  (1117 295)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 295)  (1118 295)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 295)  (1119 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 295)  (1120 295)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (1121 295)  (1121 295)  routing T_21_18.lc_trk_g1_3 <X> T_21_18.wire_logic_cluster/lc_3/in_3
 (14 8)  (1104 296)  (1104 296)  routing T_21_18.sp4_h_l_21 <X> T_21_18.lc_trk_g2_0
 (21 8)  (1111 296)  (1111 296)  routing T_21_18.sp4_v_t_22 <X> T_21_18.lc_trk_g2_3
 (22 8)  (1112 296)  (1112 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1113 296)  (1113 296)  routing T_21_18.sp4_v_t_22 <X> T_21_18.lc_trk_g2_3
 (25 8)  (1115 296)  (1115 296)  routing T_21_18.sp4_h_r_34 <X> T_21_18.lc_trk_g2_2
 (26 8)  (1116 296)  (1116 296)  routing T_21_18.lc_trk_g0_6 <X> T_21_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (1118 296)  (1118 296)  routing T_21_18.lc_trk_g2_3 <X> T_21_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 296)  (1119 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 296)  (1121 296)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 296)  (1122 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 296)  (1124 296)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 296)  (1126 296)  LC_4 Logic Functioning bit
 (50 8)  (1140 296)  (1140 296)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (1105 297)  (1105 297)  routing T_21_18.sp4_h_l_21 <X> T_21_18.lc_trk_g2_0
 (16 9)  (1106 297)  (1106 297)  routing T_21_18.sp4_h_l_21 <X> T_21_18.lc_trk_g2_0
 (17 9)  (1107 297)  (1107 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (1111 297)  (1111 297)  routing T_21_18.sp4_v_t_22 <X> T_21_18.lc_trk_g2_3
 (22 9)  (1112 297)  (1112 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1113 297)  (1113 297)  routing T_21_18.sp4_h_r_34 <X> T_21_18.lc_trk_g2_2
 (24 9)  (1114 297)  (1114 297)  routing T_21_18.sp4_h_r_34 <X> T_21_18.lc_trk_g2_2
 (26 9)  (1116 297)  (1116 297)  routing T_21_18.lc_trk_g0_6 <X> T_21_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 297)  (1119 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 297)  (1120 297)  routing T_21_18.lc_trk_g2_3 <X> T_21_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (1121 297)  (1121 297)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_4/in_3
 (11 10)  (1101 298)  (1101 298)  routing T_21_18.sp4_h_r_2 <X> T_21_18.sp4_v_t_45
 (13 10)  (1103 298)  (1103 298)  routing T_21_18.sp4_h_r_2 <X> T_21_18.sp4_v_t_45
 (14 10)  (1104 298)  (1104 298)  routing T_21_18.sp4_h_r_44 <X> T_21_18.lc_trk_g2_4
 (28 10)  (1118 298)  (1118 298)  routing T_21_18.lc_trk_g2_0 <X> T_21_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 298)  (1119 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 298)  (1121 298)  routing T_21_18.lc_trk_g0_4 <X> T_21_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 298)  (1122 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 298)  (1126 298)  LC_5 Logic Functioning bit
 (50 10)  (1140 298)  (1140 298)  Cascade bit: LH_LC05_inmux02_5

 (3 11)  (1093 299)  (1093 299)  routing T_21_18.sp12_v_b_1 <X> T_21_18.sp12_h_l_22
 (12 11)  (1102 299)  (1102 299)  routing T_21_18.sp4_h_r_2 <X> T_21_18.sp4_v_t_45
 (14 11)  (1104 299)  (1104 299)  routing T_21_18.sp4_h_r_44 <X> T_21_18.lc_trk_g2_4
 (15 11)  (1105 299)  (1105 299)  routing T_21_18.sp4_h_r_44 <X> T_21_18.lc_trk_g2_4
 (16 11)  (1106 299)  (1106 299)  routing T_21_18.sp4_h_r_44 <X> T_21_18.lc_trk_g2_4
 (17 11)  (1107 299)  (1107 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (1112 299)  (1112 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1113 299)  (1113 299)  routing T_21_18.sp4_h_r_30 <X> T_21_18.lc_trk_g2_6
 (24 11)  (1114 299)  (1114 299)  routing T_21_18.sp4_h_r_30 <X> T_21_18.lc_trk_g2_6
 (25 11)  (1115 299)  (1115 299)  routing T_21_18.sp4_h_r_30 <X> T_21_18.lc_trk_g2_6
 (29 11)  (1119 299)  (1119 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (46 11)  (1136 299)  (1136 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (1104 300)  (1104 300)  routing T_21_18.sp4_h_r_40 <X> T_21_18.lc_trk_g3_0
 (15 12)  (1105 300)  (1105 300)  routing T_21_18.sp4_h_r_41 <X> T_21_18.lc_trk_g3_1
 (16 12)  (1106 300)  (1106 300)  routing T_21_18.sp4_h_r_41 <X> T_21_18.lc_trk_g3_1
 (17 12)  (1107 300)  (1107 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1108 300)  (1108 300)  routing T_21_18.sp4_h_r_41 <X> T_21_18.lc_trk_g3_1
 (25 12)  (1115 300)  (1115 300)  routing T_21_18.wire_logic_cluster/lc_2/out <X> T_21_18.lc_trk_g3_2
 (26 12)  (1116 300)  (1116 300)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (1119 300)  (1119 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 300)  (1121 300)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 300)  (1122 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 300)  (1123 300)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 300)  (1124 300)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_6/in_3
 (40 12)  (1130 300)  (1130 300)  LC_6 Logic Functioning bit
 (42 12)  (1132 300)  (1132 300)  LC_6 Logic Functioning bit
 (13 13)  (1103 301)  (1103 301)  routing T_21_18.sp4_v_t_43 <X> T_21_18.sp4_h_r_11
 (14 13)  (1104 301)  (1104 301)  routing T_21_18.sp4_h_r_40 <X> T_21_18.lc_trk_g3_0
 (15 13)  (1105 301)  (1105 301)  routing T_21_18.sp4_h_r_40 <X> T_21_18.lc_trk_g3_0
 (16 13)  (1106 301)  (1106 301)  routing T_21_18.sp4_h_r_40 <X> T_21_18.lc_trk_g3_0
 (17 13)  (1107 301)  (1107 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (1108 301)  (1108 301)  routing T_21_18.sp4_h_r_41 <X> T_21_18.lc_trk_g3_1
 (22 13)  (1112 301)  (1112 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1116 301)  (1116 301)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 301)  (1118 301)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 301)  (1119 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 301)  (1120 301)  routing T_21_18.lc_trk_g0_3 <X> T_21_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 301)  (1121 301)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_6/in_3
 (51 13)  (1141 301)  (1141 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (5 14)  (1095 302)  (1095 302)  routing T_21_18.sp4_h_r_6 <X> T_21_18.sp4_h_l_44
 (25 14)  (1115 302)  (1115 302)  routing T_21_18.sp4_h_r_38 <X> T_21_18.lc_trk_g3_6
 (27 14)  (1117 302)  (1117 302)  routing T_21_18.lc_trk_g1_1 <X> T_21_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 302)  (1119 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 302)  (1121 302)  routing T_21_18.lc_trk_g0_4 <X> T_21_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 302)  (1122 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 302)  (1126 302)  LC_7 Logic Functioning bit
 (38 14)  (1128 302)  (1128 302)  LC_7 Logic Functioning bit
 (4 15)  (1094 303)  (1094 303)  routing T_21_18.sp4_h_r_6 <X> T_21_18.sp4_h_l_44
 (22 15)  (1112 303)  (1112 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1113 303)  (1113 303)  routing T_21_18.sp4_h_r_38 <X> T_21_18.lc_trk_g3_6
 (24 15)  (1114 303)  (1114 303)  routing T_21_18.sp4_h_r_38 <X> T_21_18.lc_trk_g3_6
 (27 15)  (1117 303)  (1117 303)  routing T_21_18.lc_trk_g3_0 <X> T_21_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 303)  (1118 303)  routing T_21_18.lc_trk_g3_0 <X> T_21_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 303)  (1119 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0


LogicTile_22_18

 (15 0)  (1159 288)  (1159 288)  routing T_22_18.sp4_h_l_4 <X> T_22_18.lc_trk_g0_1
 (16 0)  (1160 288)  (1160 288)  routing T_22_18.sp4_h_l_4 <X> T_22_18.lc_trk_g0_1
 (17 0)  (1161 288)  (1161 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1162 288)  (1162 288)  routing T_22_18.sp4_h_l_4 <X> T_22_18.lc_trk_g0_1
 (21 0)  (1165 288)  (1165 288)  routing T_22_18.lft_op_3 <X> T_22_18.lc_trk_g0_3
 (22 0)  (1166 288)  (1166 288)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1168 288)  (1168 288)  routing T_22_18.lft_op_3 <X> T_22_18.lc_trk_g0_3
 (18 1)  (1162 289)  (1162 289)  routing T_22_18.sp4_h_l_4 <X> T_22_18.lc_trk_g0_1
 (22 1)  (1166 289)  (1166 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1169 289)  (1169 289)  routing T_22_18.sp4_r_v_b_33 <X> T_22_18.lc_trk_g0_2
 (15 2)  (1159 290)  (1159 290)  routing T_22_18.lft_op_5 <X> T_22_18.lc_trk_g0_5
 (17 2)  (1161 290)  (1161 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1162 290)  (1162 290)  routing T_22_18.lft_op_5 <X> T_22_18.lc_trk_g0_5
 (25 2)  (1169 290)  (1169 290)  routing T_22_18.lft_op_6 <X> T_22_18.lc_trk_g0_6
 (26 2)  (1170 290)  (1170 290)  routing T_22_18.lc_trk_g1_4 <X> T_22_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (1171 290)  (1171 290)  routing T_22_18.lc_trk_g3_3 <X> T_22_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 290)  (1172 290)  routing T_22_18.lc_trk_g3_3 <X> T_22_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 290)  (1173 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 290)  (1175 290)  routing T_22_18.lc_trk_g2_4 <X> T_22_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 290)  (1176 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 290)  (1177 290)  routing T_22_18.lc_trk_g2_4 <X> T_22_18.wire_logic_cluster/lc_1/in_3
 (46 2)  (1190 290)  (1190 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (22 3)  (1166 291)  (1166 291)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1168 291)  (1168 291)  routing T_22_18.lft_op_6 <X> T_22_18.lc_trk_g0_6
 (27 3)  (1171 291)  (1171 291)  routing T_22_18.lc_trk_g1_4 <X> T_22_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 291)  (1173 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 291)  (1174 291)  routing T_22_18.lc_trk_g3_3 <X> T_22_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (1180 291)  (1180 291)  LC_1 Logic Functioning bit
 (38 3)  (1182 291)  (1182 291)  LC_1 Logic Functioning bit
 (6 4)  (1150 292)  (1150 292)  routing T_22_18.sp4_v_t_37 <X> T_22_18.sp4_v_b_3
 (11 4)  (1155 292)  (1155 292)  routing T_22_18.sp4_h_l_46 <X> T_22_18.sp4_v_b_5
 (12 4)  (1156 292)  (1156 292)  routing T_22_18.sp4_v_t_40 <X> T_22_18.sp4_h_r_5
 (13 4)  (1157 292)  (1157 292)  routing T_22_18.sp4_h_l_46 <X> T_22_18.sp4_v_b_5
 (22 4)  (1166 292)  (1166 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1167 292)  (1167 292)  routing T_22_18.sp4_v_b_19 <X> T_22_18.lc_trk_g1_3
 (24 4)  (1168 292)  (1168 292)  routing T_22_18.sp4_v_b_19 <X> T_22_18.lc_trk_g1_3
 (26 4)  (1170 292)  (1170 292)  routing T_22_18.lc_trk_g1_7 <X> T_22_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (1171 292)  (1171 292)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (1172 292)  (1172 292)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 292)  (1173 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 292)  (1174 292)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 292)  (1176 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 292)  (1177 292)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.wire_logic_cluster/lc_2/in_3
 (39 4)  (1183 292)  (1183 292)  LC_2 Logic Functioning bit
 (40 4)  (1184 292)  (1184 292)  LC_2 Logic Functioning bit
 (50 4)  (1194 292)  (1194 292)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (1149 293)  (1149 293)  routing T_22_18.sp4_v_t_37 <X> T_22_18.sp4_v_b_3
 (12 5)  (1156 293)  (1156 293)  routing T_22_18.sp4_h_l_46 <X> T_22_18.sp4_v_b_5
 (26 5)  (1170 293)  (1170 293)  routing T_22_18.lc_trk_g1_7 <X> T_22_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (1171 293)  (1171 293)  routing T_22_18.lc_trk_g1_7 <X> T_22_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 293)  (1173 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 293)  (1175 293)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.wire_logic_cluster/lc_2/in_3
 (38 5)  (1182 293)  (1182 293)  LC_2 Logic Functioning bit
 (46 5)  (1190 293)  (1190 293)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (1192 293)  (1192 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (1195 293)  (1195 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (1158 294)  (1158 294)  routing T_22_18.wire_logic_cluster/lc_4/out <X> T_22_18.lc_trk_g1_4
 (21 6)  (1165 294)  (1165 294)  routing T_22_18.lft_op_7 <X> T_22_18.lc_trk_g1_7
 (22 6)  (1166 294)  (1166 294)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1168 294)  (1168 294)  routing T_22_18.lft_op_7 <X> T_22_18.lc_trk_g1_7
 (29 6)  (1173 294)  (1173 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 294)  (1174 294)  routing T_22_18.lc_trk_g0_6 <X> T_22_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 294)  (1176 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 294)  (1178 294)  routing T_22_18.lc_trk_g1_3 <X> T_22_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (1181 294)  (1181 294)  LC_3 Logic Functioning bit
 (39 6)  (1183 294)  (1183 294)  LC_3 Logic Functioning bit
 (40 6)  (1184 294)  (1184 294)  LC_3 Logic Functioning bit
 (42 6)  (1186 294)  (1186 294)  LC_3 Logic Functioning bit
 (17 7)  (1161 295)  (1161 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (1170 295)  (1170 295)  routing T_22_18.lc_trk_g0_3 <X> T_22_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 295)  (1173 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 295)  (1174 295)  routing T_22_18.lc_trk_g0_6 <X> T_22_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (1175 295)  (1175 295)  routing T_22_18.lc_trk_g1_3 <X> T_22_18.wire_logic_cluster/lc_3/in_3
 (37 7)  (1181 295)  (1181 295)  LC_3 Logic Functioning bit
 (39 7)  (1183 295)  (1183 295)  LC_3 Logic Functioning bit
 (4 8)  (1148 296)  (1148 296)  routing T_22_18.sp4_h_l_37 <X> T_22_18.sp4_v_b_6
 (6 8)  (1150 296)  (1150 296)  routing T_22_18.sp4_h_l_37 <X> T_22_18.sp4_v_b_6
 (21 8)  (1165 296)  (1165 296)  routing T_22_18.sp4_v_t_22 <X> T_22_18.lc_trk_g2_3
 (22 8)  (1166 296)  (1166 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1167 296)  (1167 296)  routing T_22_18.sp4_v_t_22 <X> T_22_18.lc_trk_g2_3
 (27 8)  (1171 296)  (1171 296)  routing T_22_18.lc_trk_g3_0 <X> T_22_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 296)  (1172 296)  routing T_22_18.lc_trk_g3_0 <X> T_22_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 296)  (1173 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 296)  (1176 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 296)  (1177 296)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 296)  (1178 296)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 296)  (1180 296)  LC_4 Logic Functioning bit
 (37 8)  (1181 296)  (1181 296)  LC_4 Logic Functioning bit
 (39 8)  (1183 296)  (1183 296)  LC_4 Logic Functioning bit
 (50 8)  (1194 296)  (1194 296)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (1149 297)  (1149 297)  routing T_22_18.sp4_h_l_37 <X> T_22_18.sp4_v_b_6
 (21 9)  (1165 297)  (1165 297)  routing T_22_18.sp4_v_t_22 <X> T_22_18.lc_trk_g2_3
 (26 9)  (1170 297)  (1170 297)  routing T_22_18.lc_trk_g1_3 <X> T_22_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (1171 297)  (1171 297)  routing T_22_18.lc_trk_g1_3 <X> T_22_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 297)  (1173 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1175 297)  (1175 297)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (1181 297)  (1181 297)  LC_4 Logic Functioning bit
 (39 9)  (1183 297)  (1183 297)  LC_4 Logic Functioning bit
 (41 9)  (1185 297)  (1185 297)  LC_4 Logic Functioning bit
 (9 10)  (1153 298)  (1153 298)  routing T_22_18.sp4_h_r_4 <X> T_22_18.sp4_h_l_42
 (10 10)  (1154 298)  (1154 298)  routing T_22_18.sp4_h_r_4 <X> T_22_18.sp4_h_l_42
 (12 10)  (1156 298)  (1156 298)  routing T_22_18.sp4_h_r_5 <X> T_22_18.sp4_h_l_45
 (13 11)  (1157 299)  (1157 299)  routing T_22_18.sp4_h_r_5 <X> T_22_18.sp4_h_l_45
 (15 11)  (1159 299)  (1159 299)  routing T_22_18.tnr_op_4 <X> T_22_18.lc_trk_g2_4
 (17 11)  (1161 299)  (1161 299)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (8 12)  (1152 300)  (1152 300)  routing T_22_18.sp4_v_b_10 <X> T_22_18.sp4_h_r_10
 (9 12)  (1153 300)  (1153 300)  routing T_22_18.sp4_v_b_10 <X> T_22_18.sp4_h_r_10
 (14 12)  (1158 300)  (1158 300)  routing T_22_18.bnl_op_0 <X> T_22_18.lc_trk_g3_0
 (21 12)  (1165 300)  (1165 300)  routing T_22_18.sp4_v_t_14 <X> T_22_18.lc_trk_g3_3
 (22 12)  (1166 300)  (1166 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1167 300)  (1167 300)  routing T_22_18.sp4_v_t_14 <X> T_22_18.lc_trk_g3_3
 (25 12)  (1169 300)  (1169 300)  routing T_22_18.sp4_v_t_23 <X> T_22_18.lc_trk_g3_2
 (14 13)  (1158 301)  (1158 301)  routing T_22_18.bnl_op_0 <X> T_22_18.lc_trk_g3_0
 (17 13)  (1161 301)  (1161 301)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (1166 301)  (1166 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1167 301)  (1167 301)  routing T_22_18.sp4_v_t_23 <X> T_22_18.lc_trk_g3_2
 (25 13)  (1169 301)  (1169 301)  routing T_22_18.sp4_v_t_23 <X> T_22_18.lc_trk_g3_2
 (14 14)  (1158 302)  (1158 302)  routing T_22_18.sp4_h_r_44 <X> T_22_18.lc_trk_g3_4
 (22 14)  (1166 302)  (1166 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1167 302)  (1167 302)  routing T_22_18.sp4_h_r_31 <X> T_22_18.lc_trk_g3_7
 (24 14)  (1168 302)  (1168 302)  routing T_22_18.sp4_h_r_31 <X> T_22_18.lc_trk_g3_7
 (26 14)  (1170 302)  (1170 302)  routing T_22_18.lc_trk_g0_5 <X> T_22_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (1173 302)  (1173 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 302)  (1175 302)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 302)  (1176 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 302)  (1177 302)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 302)  (1178 302)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 302)  (1180 302)  LC_7 Logic Functioning bit
 (37 14)  (1181 302)  (1181 302)  LC_7 Logic Functioning bit
 (38 14)  (1182 302)  (1182 302)  LC_7 Logic Functioning bit
 (14 15)  (1158 303)  (1158 303)  routing T_22_18.sp4_h_r_44 <X> T_22_18.lc_trk_g3_4
 (15 15)  (1159 303)  (1159 303)  routing T_22_18.sp4_h_r_44 <X> T_22_18.lc_trk_g3_4
 (16 15)  (1160 303)  (1160 303)  routing T_22_18.sp4_h_r_44 <X> T_22_18.lc_trk_g3_4
 (17 15)  (1161 303)  (1161 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (1165 303)  (1165 303)  routing T_22_18.sp4_h_r_31 <X> T_22_18.lc_trk_g3_7
 (29 15)  (1173 303)  (1173 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 303)  (1174 303)  routing T_22_18.lc_trk_g0_2 <X> T_22_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (1175 303)  (1175 303)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (1176 303)  (1176 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (1180 303)  (1180 303)  LC_7 Logic Functioning bit
 (38 15)  (1182 303)  (1182 303)  LC_7 Logic Functioning bit
 (46 15)  (1190 303)  (1190 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_23_18

 (5 0)  (1203 288)  (1203 288)  routing T_23_18.sp4_h_l_44 <X> T_23_18.sp4_h_r_0
 (26 0)  (1224 288)  (1224 288)  routing T_23_18.lc_trk_g0_4 <X> T_23_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (1227 288)  (1227 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 288)  (1228 288)  routing T_23_18.lc_trk_g0_7 <X> T_23_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 288)  (1230 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 288)  (1231 288)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 288)  (1232 288)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.wire_logic_cluster/lc_0/in_3
 (40 0)  (1238 288)  (1238 288)  LC_0 Logic Functioning bit
 (52 0)  (1250 288)  (1250 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (3 1)  (1201 289)  (1201 289)  routing T_23_18.sp12_h_l_23 <X> T_23_18.sp12_v_b_0
 (4 1)  (1202 289)  (1202 289)  routing T_23_18.sp4_h_l_44 <X> T_23_18.sp4_h_r_0
 (22 1)  (1220 289)  (1220 289)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1222 289)  (1222 289)  routing T_23_18.top_op_2 <X> T_23_18.lc_trk_g0_2
 (25 1)  (1223 289)  (1223 289)  routing T_23_18.top_op_2 <X> T_23_18.lc_trk_g0_2
 (29 1)  (1227 289)  (1227 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 289)  (1228 289)  routing T_23_18.lc_trk_g0_7 <X> T_23_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (1229 289)  (1229 289)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (1230 289)  (1230 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1231 289)  (1231 289)  routing T_23_18.lc_trk_g3_1 <X> T_23_18.input_2_0
 (34 1)  (1232 289)  (1232 289)  routing T_23_18.lc_trk_g3_1 <X> T_23_18.input_2_0
 (1 2)  (1199 290)  (1199 290)  routing T_23_18.glb_netwk_5 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 290)  (1200 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (11 2)  (1209 290)  (1209 290)  routing T_23_18.sp4_h_l_44 <X> T_23_18.sp4_v_t_39
 (22 2)  (1220 290)  (1220 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (1224 290)  (1224 290)  routing T_23_18.lc_trk_g0_7 <X> T_23_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (1225 290)  (1225 290)  routing T_23_18.lc_trk_g3_5 <X> T_23_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 290)  (1226 290)  routing T_23_18.lc_trk_g3_5 <X> T_23_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 290)  (1227 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 290)  (1228 290)  routing T_23_18.lc_trk_g3_5 <X> T_23_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 290)  (1230 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 290)  (1231 290)  routing T_23_18.lc_trk_g2_2 <X> T_23_18.wire_logic_cluster/lc_1/in_3
 (0 3)  (1198 291)  (1198 291)  routing T_23_18.glb_netwk_5 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (14 3)  (1212 291)  (1212 291)  routing T_23_18.sp4_r_v_b_28 <X> T_23_18.lc_trk_g0_4
 (17 3)  (1215 291)  (1215 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (1219 291)  (1219 291)  routing T_23_18.sp4_r_v_b_31 <X> T_23_18.lc_trk_g0_7
 (26 3)  (1224 291)  (1224 291)  routing T_23_18.lc_trk_g0_7 <X> T_23_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 291)  (1227 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1229 291)  (1229 291)  routing T_23_18.lc_trk_g2_2 <X> T_23_18.wire_logic_cluster/lc_1/in_3
 (41 3)  (1239 291)  (1239 291)  LC_1 Logic Functioning bit
 (43 3)  (1241 291)  (1241 291)  LC_1 Logic Functioning bit
 (9 4)  (1207 292)  (1207 292)  routing T_23_18.sp4_h_l_36 <X> T_23_18.sp4_h_r_4
 (10 4)  (1208 292)  (1208 292)  routing T_23_18.sp4_h_l_36 <X> T_23_18.sp4_h_r_4
 (14 5)  (1212 293)  (1212 293)  routing T_23_18.sp4_h_r_0 <X> T_23_18.lc_trk_g1_0
 (15 5)  (1213 293)  (1213 293)  routing T_23_18.sp4_h_r_0 <X> T_23_18.lc_trk_g1_0
 (16 5)  (1214 293)  (1214 293)  routing T_23_18.sp4_h_r_0 <X> T_23_18.lc_trk_g1_0
 (17 5)  (1215 293)  (1215 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (17 6)  (1215 294)  (1215 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1216 294)  (1216 294)  routing T_23_18.wire_logic_cluster/lc_5/out <X> T_23_18.lc_trk_g1_5
 (26 6)  (1224 294)  (1224 294)  routing T_23_18.lc_trk_g3_6 <X> T_23_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (1225 294)  (1225 294)  routing T_23_18.lc_trk_g3_3 <X> T_23_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (1226 294)  (1226 294)  routing T_23_18.lc_trk_g3_3 <X> T_23_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 294)  (1227 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 294)  (1229 294)  routing T_23_18.lc_trk_g2_6 <X> T_23_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 294)  (1230 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 294)  (1231 294)  routing T_23_18.lc_trk_g2_6 <X> T_23_18.wire_logic_cluster/lc_3/in_3
 (14 7)  (1212 295)  (1212 295)  routing T_23_18.top_op_4 <X> T_23_18.lc_trk_g1_4
 (15 7)  (1213 295)  (1213 295)  routing T_23_18.top_op_4 <X> T_23_18.lc_trk_g1_4
 (17 7)  (1215 295)  (1215 295)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (1224 295)  (1224 295)  routing T_23_18.lc_trk_g3_6 <X> T_23_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 295)  (1225 295)  routing T_23_18.lc_trk_g3_6 <X> T_23_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 295)  (1226 295)  routing T_23_18.lc_trk_g3_6 <X> T_23_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 295)  (1227 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 295)  (1228 295)  routing T_23_18.lc_trk_g3_3 <X> T_23_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (1229 295)  (1229 295)  routing T_23_18.lc_trk_g2_6 <X> T_23_18.wire_logic_cluster/lc_3/in_3
 (40 7)  (1238 295)  (1238 295)  LC_3 Logic Functioning bit
 (42 7)  (1240 295)  (1240 295)  LC_3 Logic Functioning bit
 (14 8)  (1212 296)  (1212 296)  routing T_23_18.sp4_v_t_21 <X> T_23_18.lc_trk_g2_0
 (17 8)  (1215 296)  (1215 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1216 296)  (1216 296)  routing T_23_18.wire_logic_cluster/lc_1/out <X> T_23_18.lc_trk_g2_1
 (21 8)  (1219 296)  (1219 296)  routing T_23_18.sp4_h_r_35 <X> T_23_18.lc_trk_g2_3
 (22 8)  (1220 296)  (1220 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1221 296)  (1221 296)  routing T_23_18.sp4_h_r_35 <X> T_23_18.lc_trk_g2_3
 (24 8)  (1222 296)  (1222 296)  routing T_23_18.sp4_h_r_35 <X> T_23_18.lc_trk_g2_3
 (28 8)  (1226 296)  (1226 296)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 296)  (1227 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 296)  (1228 296)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 296)  (1230 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 296)  (1231 296)  routing T_23_18.lc_trk_g2_1 <X> T_23_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 296)  (1234 296)  LC_4 Logic Functioning bit
 (50 8)  (1248 296)  (1248 296)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (1212 297)  (1212 297)  routing T_23_18.sp4_v_t_21 <X> T_23_18.lc_trk_g2_0
 (16 9)  (1214 297)  (1214 297)  routing T_23_18.sp4_v_t_21 <X> T_23_18.lc_trk_g2_0
 (17 9)  (1215 297)  (1215 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (1220 297)  (1220 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (1221 297)  (1221 297)  routing T_23_18.sp12_v_b_18 <X> T_23_18.lc_trk_g2_2
 (25 9)  (1223 297)  (1223 297)  routing T_23_18.sp12_v_b_18 <X> T_23_18.lc_trk_g2_2
 (26 9)  (1224 297)  (1224 297)  routing T_23_18.lc_trk_g0_2 <X> T_23_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 297)  (1227 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 297)  (1228 297)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_4/in_1
 (22 10)  (1220 298)  (1220 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (28 10)  (1226 298)  (1226 298)  routing T_23_18.lc_trk_g2_0 <X> T_23_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 298)  (1227 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 298)  (1229 298)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 298)  (1230 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 298)  (1231 298)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 298)  (1232 298)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_5/in_3
 (38 10)  (1236 298)  (1236 298)  LC_5 Logic Functioning bit
 (41 10)  (1239 298)  (1239 298)  LC_5 Logic Functioning bit
 (43 10)  (1241 298)  (1241 298)  LC_5 Logic Functioning bit
 (45 10)  (1243 298)  (1243 298)  LC_5 Logic Functioning bit
 (46 10)  (1244 298)  (1244 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (1248 298)  (1248 298)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (1249 298)  (1249 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (1250 298)  (1250 298)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (21 11)  (1219 299)  (1219 299)  routing T_23_18.sp4_r_v_b_39 <X> T_23_18.lc_trk_g2_7
 (22 11)  (1220 299)  (1220 299)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1222 299)  (1222 299)  routing T_23_18.tnl_op_6 <X> T_23_18.lc_trk_g2_6
 (25 11)  (1223 299)  (1223 299)  routing T_23_18.tnl_op_6 <X> T_23_18.lc_trk_g2_6
 (26 11)  (1224 299)  (1224 299)  routing T_23_18.lc_trk_g2_3 <X> T_23_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (1226 299)  (1226 299)  routing T_23_18.lc_trk_g2_3 <X> T_23_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 299)  (1227 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (1229 299)  (1229 299)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (1234 299)  (1234 299)  LC_5 Logic Functioning bit
 (38 11)  (1236 299)  (1236 299)  LC_5 Logic Functioning bit
 (41 11)  (1239 299)  (1239 299)  LC_5 Logic Functioning bit
 (43 11)  (1241 299)  (1241 299)  LC_5 Logic Functioning bit
 (44 11)  (1242 299)  (1242 299)  LC_5 Logic Functioning bit
 (45 11)  (1243 299)  (1243 299)  LC_5 Logic Functioning bit
 (51 11)  (1249 299)  (1249 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (4 12)  (1202 300)  (1202 300)  routing T_23_18.sp4_h_l_44 <X> T_23_18.sp4_v_b_9
 (15 12)  (1213 300)  (1213 300)  routing T_23_18.sp4_v_t_28 <X> T_23_18.lc_trk_g3_1
 (16 12)  (1214 300)  (1214 300)  routing T_23_18.sp4_v_t_28 <X> T_23_18.lc_trk_g3_1
 (17 12)  (1215 300)  (1215 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (1220 300)  (1220 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1221 300)  (1221 300)  routing T_23_18.sp4_v_t_30 <X> T_23_18.lc_trk_g3_3
 (24 12)  (1222 300)  (1222 300)  routing T_23_18.sp4_v_t_30 <X> T_23_18.lc_trk_g3_3
 (26 12)  (1224 300)  (1224 300)  routing T_23_18.lc_trk_g2_6 <X> T_23_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (1225 300)  (1225 300)  routing T_23_18.lc_trk_g1_4 <X> T_23_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 300)  (1227 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 300)  (1228 300)  routing T_23_18.lc_trk_g1_4 <X> T_23_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 300)  (1230 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 300)  (1232 300)  routing T_23_18.lc_trk_g1_0 <X> T_23_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (1233 300)  (1233 300)  routing T_23_18.lc_trk_g1_5 <X> T_23_18.input_2_6
 (40 12)  (1238 300)  (1238 300)  LC_6 Logic Functioning bit
 (5 13)  (1203 301)  (1203 301)  routing T_23_18.sp4_h_l_44 <X> T_23_18.sp4_v_b_9
 (9 13)  (1207 301)  (1207 301)  routing T_23_18.sp4_v_t_39 <X> T_23_18.sp4_v_b_10
 (10 13)  (1208 301)  (1208 301)  routing T_23_18.sp4_v_t_39 <X> T_23_18.sp4_v_b_10
 (22 13)  (1220 301)  (1220 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (1221 301)  (1221 301)  routing T_23_18.sp12_v_b_18 <X> T_23_18.lc_trk_g3_2
 (25 13)  (1223 301)  (1223 301)  routing T_23_18.sp12_v_b_18 <X> T_23_18.lc_trk_g3_2
 (26 13)  (1224 301)  (1224 301)  routing T_23_18.lc_trk_g2_6 <X> T_23_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 301)  (1226 301)  routing T_23_18.lc_trk_g2_6 <X> T_23_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 301)  (1227 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (1230 301)  (1230 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (1232 301)  (1232 301)  routing T_23_18.lc_trk_g1_5 <X> T_23_18.input_2_6
 (0 14)  (1198 302)  (1198 302)  routing T_23_18.glb_netwk_6 <X> T_23_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 302)  (1199 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (1210 302)  (1210 302)  routing T_23_18.sp4_v_t_40 <X> T_23_18.sp4_h_l_46
 (15 14)  (1213 302)  (1213 302)  routing T_23_18.sp4_h_l_24 <X> T_23_18.lc_trk_g3_5
 (16 14)  (1214 302)  (1214 302)  routing T_23_18.sp4_h_l_24 <X> T_23_18.lc_trk_g3_5
 (17 14)  (1215 302)  (1215 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1216 302)  (1216 302)  routing T_23_18.sp4_h_l_24 <X> T_23_18.lc_trk_g3_5
 (21 14)  (1219 302)  (1219 302)  routing T_23_18.sp4_h_l_34 <X> T_23_18.lc_trk_g3_7
 (22 14)  (1220 302)  (1220 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1221 302)  (1221 302)  routing T_23_18.sp4_h_l_34 <X> T_23_18.lc_trk_g3_7
 (24 14)  (1222 302)  (1222 302)  routing T_23_18.sp4_h_l_34 <X> T_23_18.lc_trk_g3_7
 (0 15)  (1198 303)  (1198 303)  routing T_23_18.glb_netwk_6 <X> T_23_18.wire_logic_cluster/lc_7/s_r
 (11 15)  (1209 303)  (1209 303)  routing T_23_18.sp4_v_t_40 <X> T_23_18.sp4_h_l_46
 (13 15)  (1211 303)  (1211 303)  routing T_23_18.sp4_v_t_40 <X> T_23_18.sp4_h_l_46
 (21 15)  (1219 303)  (1219 303)  routing T_23_18.sp4_h_l_34 <X> T_23_18.lc_trk_g3_7
 (22 15)  (1220 303)  (1220 303)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (1222 303)  (1222 303)  routing T_23_18.tnr_op_6 <X> T_23_18.lc_trk_g3_6


LogicTile_24_18

 (9 1)  (1261 289)  (1261 289)  routing T_24_18.sp4_v_t_36 <X> T_24_18.sp4_v_b_1
 (11 4)  (1263 292)  (1263 292)  routing T_24_18.sp4_h_l_46 <X> T_24_18.sp4_v_b_5
 (13 4)  (1265 292)  (1265 292)  routing T_24_18.sp4_h_l_46 <X> T_24_18.sp4_v_b_5
 (15 4)  (1267 292)  (1267 292)  routing T_24_18.sp4_h_l_4 <X> T_24_18.lc_trk_g1_1
 (16 4)  (1268 292)  (1268 292)  routing T_24_18.sp4_h_l_4 <X> T_24_18.lc_trk_g1_1
 (17 4)  (1269 292)  (1269 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1270 292)  (1270 292)  routing T_24_18.sp4_h_l_4 <X> T_24_18.lc_trk_g1_1
 (26 4)  (1278 292)  (1278 292)  routing T_24_18.lc_trk_g3_5 <X> T_24_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (1280 292)  (1280 292)  routing T_24_18.lc_trk_g2_5 <X> T_24_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 292)  (1281 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1282 292)  (1282 292)  routing T_24_18.lc_trk_g2_5 <X> T_24_18.wire_logic_cluster/lc_2/in_1
 (36 4)  (1288 292)  (1288 292)  LC_2 Logic Functioning bit
 (38 4)  (1290 292)  (1290 292)  LC_2 Logic Functioning bit
 (41 4)  (1293 292)  (1293 292)  LC_2 Logic Functioning bit
 (43 4)  (1295 292)  (1295 292)  LC_2 Logic Functioning bit
 (48 4)  (1300 292)  (1300 292)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (12 5)  (1264 293)  (1264 293)  routing T_24_18.sp4_h_l_46 <X> T_24_18.sp4_v_b_5
 (18 5)  (1270 293)  (1270 293)  routing T_24_18.sp4_h_l_4 <X> T_24_18.lc_trk_g1_1
 (27 5)  (1279 293)  (1279 293)  routing T_24_18.lc_trk_g3_5 <X> T_24_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 293)  (1280 293)  routing T_24_18.lc_trk_g3_5 <X> T_24_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 293)  (1281 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (53 5)  (1305 293)  (1305 293)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (1266 294)  (1266 294)  routing T_24_18.sp4_v_t_1 <X> T_24_18.lc_trk_g1_4
 (25 6)  (1277 294)  (1277 294)  routing T_24_18.lft_op_6 <X> T_24_18.lc_trk_g1_6
 (26 6)  (1278 294)  (1278 294)  routing T_24_18.lc_trk_g2_7 <X> T_24_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (1280 294)  (1280 294)  routing T_24_18.lc_trk_g2_2 <X> T_24_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 294)  (1281 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 294)  (1283 294)  routing T_24_18.lc_trk_g2_6 <X> T_24_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 294)  (1284 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 294)  (1285 294)  routing T_24_18.lc_trk_g2_6 <X> T_24_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (1287 294)  (1287 294)  routing T_24_18.lc_trk_g3_6 <X> T_24_18.input_2_3
 (39 6)  (1291 294)  (1291 294)  LC_3 Logic Functioning bit
 (40 6)  (1292 294)  (1292 294)  LC_3 Logic Functioning bit
 (41 6)  (1293 294)  (1293 294)  LC_3 Logic Functioning bit
 (14 7)  (1266 295)  (1266 295)  routing T_24_18.sp4_v_t_1 <X> T_24_18.lc_trk_g1_4
 (16 7)  (1268 295)  (1268 295)  routing T_24_18.sp4_v_t_1 <X> T_24_18.lc_trk_g1_4
 (17 7)  (1269 295)  (1269 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (1274 295)  (1274 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1276 295)  (1276 295)  routing T_24_18.lft_op_6 <X> T_24_18.lc_trk_g1_6
 (26 7)  (1278 295)  (1278 295)  routing T_24_18.lc_trk_g2_7 <X> T_24_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 295)  (1280 295)  routing T_24_18.lc_trk_g2_7 <X> T_24_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 295)  (1281 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1282 295)  (1282 295)  routing T_24_18.lc_trk_g2_2 <X> T_24_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (1283 295)  (1283 295)  routing T_24_18.lc_trk_g2_6 <X> T_24_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (1284 295)  (1284 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (1285 295)  (1285 295)  routing T_24_18.lc_trk_g3_6 <X> T_24_18.input_2_3
 (34 7)  (1286 295)  (1286 295)  routing T_24_18.lc_trk_g3_6 <X> T_24_18.input_2_3
 (35 7)  (1287 295)  (1287 295)  routing T_24_18.lc_trk_g3_6 <X> T_24_18.input_2_3
 (38 7)  (1290 295)  (1290 295)  LC_3 Logic Functioning bit
 (39 7)  (1291 295)  (1291 295)  LC_3 Logic Functioning bit
 (40 7)  (1292 295)  (1292 295)  LC_3 Logic Functioning bit
 (41 7)  (1293 295)  (1293 295)  LC_3 Logic Functioning bit
 (4 8)  (1256 296)  (1256 296)  routing T_24_18.sp4_h_l_37 <X> T_24_18.sp4_v_b_6
 (6 8)  (1258 296)  (1258 296)  routing T_24_18.sp4_h_l_37 <X> T_24_18.sp4_v_b_6
 (25 8)  (1277 296)  (1277 296)  routing T_24_18.sp4_h_r_34 <X> T_24_18.lc_trk_g2_2
 (5 9)  (1257 297)  (1257 297)  routing T_24_18.sp4_h_l_37 <X> T_24_18.sp4_v_b_6
 (22 9)  (1274 297)  (1274 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1275 297)  (1275 297)  routing T_24_18.sp4_h_r_34 <X> T_24_18.lc_trk_g2_2
 (24 9)  (1276 297)  (1276 297)  routing T_24_18.sp4_h_r_34 <X> T_24_18.lc_trk_g2_2
 (8 10)  (1260 298)  (1260 298)  routing T_24_18.sp4_v_t_36 <X> T_24_18.sp4_h_l_42
 (9 10)  (1261 298)  (1261 298)  routing T_24_18.sp4_v_t_36 <X> T_24_18.sp4_h_l_42
 (10 10)  (1262 298)  (1262 298)  routing T_24_18.sp4_v_t_36 <X> T_24_18.sp4_h_l_42
 (16 10)  (1268 298)  (1268 298)  routing T_24_18.sp12_v_b_21 <X> T_24_18.lc_trk_g2_5
 (17 10)  (1269 298)  (1269 298)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (21 10)  (1273 298)  (1273 298)  routing T_24_18.sp4_v_t_18 <X> T_24_18.lc_trk_g2_7
 (22 10)  (1274 298)  (1274 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1275 298)  (1275 298)  routing T_24_18.sp4_v_t_18 <X> T_24_18.lc_trk_g2_7
 (18 11)  (1270 299)  (1270 299)  routing T_24_18.sp12_v_b_21 <X> T_24_18.lc_trk_g2_5
 (22 11)  (1274 299)  (1274 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1275 299)  (1275 299)  routing T_24_18.sp4_v_b_46 <X> T_24_18.lc_trk_g2_6
 (24 11)  (1276 299)  (1276 299)  routing T_24_18.sp4_v_b_46 <X> T_24_18.lc_trk_g2_6
 (26 12)  (1278 300)  (1278 300)  routing T_24_18.lc_trk_g3_7 <X> T_24_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (1279 300)  (1279 300)  routing T_24_18.lc_trk_g1_4 <X> T_24_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 300)  (1281 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 300)  (1282 300)  routing T_24_18.lc_trk_g1_4 <X> T_24_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 300)  (1283 300)  routing T_24_18.lc_trk_g1_6 <X> T_24_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 300)  (1284 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 300)  (1286 300)  routing T_24_18.lc_trk_g1_6 <X> T_24_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 300)  (1288 300)  LC_6 Logic Functioning bit
 (37 12)  (1289 300)  (1289 300)  LC_6 Logic Functioning bit
 (39 12)  (1291 300)  (1291 300)  LC_6 Logic Functioning bit
 (43 12)  (1295 300)  (1295 300)  LC_6 Logic Functioning bit
 (48 12)  (1300 300)  (1300 300)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (26 13)  (1278 301)  (1278 301)  routing T_24_18.lc_trk_g3_7 <X> T_24_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (1279 301)  (1279 301)  routing T_24_18.lc_trk_g3_7 <X> T_24_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 301)  (1280 301)  routing T_24_18.lc_trk_g3_7 <X> T_24_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 301)  (1281 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (1283 301)  (1283 301)  routing T_24_18.lc_trk_g1_6 <X> T_24_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (1284 301)  (1284 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (1286 301)  (1286 301)  routing T_24_18.lc_trk_g1_1 <X> T_24_18.input_2_6
 (36 13)  (1288 301)  (1288 301)  LC_6 Logic Functioning bit
 (43 13)  (1295 301)  (1295 301)  LC_6 Logic Functioning bit
 (8 14)  (1260 302)  (1260 302)  routing T_24_18.sp4_v_t_41 <X> T_24_18.sp4_h_l_47
 (9 14)  (1261 302)  (1261 302)  routing T_24_18.sp4_v_t_41 <X> T_24_18.sp4_h_l_47
 (10 14)  (1262 302)  (1262 302)  routing T_24_18.sp4_v_t_41 <X> T_24_18.sp4_h_l_47
 (15 14)  (1267 302)  (1267 302)  routing T_24_18.sp4_h_l_16 <X> T_24_18.lc_trk_g3_5
 (16 14)  (1268 302)  (1268 302)  routing T_24_18.sp4_h_l_16 <X> T_24_18.lc_trk_g3_5
 (17 14)  (1269 302)  (1269 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (1274 302)  (1274 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (1277 302)  (1277 302)  routing T_24_18.sp4_h_r_38 <X> T_24_18.lc_trk_g3_6
 (18 15)  (1270 303)  (1270 303)  routing T_24_18.sp4_h_l_16 <X> T_24_18.lc_trk_g3_5
 (22 15)  (1274 303)  (1274 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1275 303)  (1275 303)  routing T_24_18.sp4_h_r_38 <X> T_24_18.lc_trk_g3_6
 (24 15)  (1276 303)  (1276 303)  routing T_24_18.sp4_h_r_38 <X> T_24_18.lc_trk_g3_6


RAM_Tile_25_18

 (8 6)  (1314 294)  (1314 294)  routing T_25_18.sp4_v_t_47 <X> T_25_18.sp4_h_l_41
 (9 6)  (1315 294)  (1315 294)  routing T_25_18.sp4_v_t_47 <X> T_25_18.sp4_h_l_41
 (10 6)  (1316 294)  (1316 294)  routing T_25_18.sp4_v_t_47 <X> T_25_18.sp4_h_l_41
 (5 10)  (1311 298)  (1311 298)  routing T_25_18.sp4_v_b_6 <X> T_25_18.sp4_h_l_43


IO_Tile_0_17

 (5 0)  (12 272)  (12 272)  routing T_0_17.span4_vert_b_9 <X> T_0_17.lc_trk_g0_1
 (7 0)  (10 272)  (10 272)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (9 272)  (9 272)  routing T_0_17.span4_vert_b_9 <X> T_0_17.lc_trk_g0_1
 (16 0)  (1 272)  (1 272)  IOB_0 IO Functioning bit
 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (5 3)  (12 275)  (12 275)  routing T_0_17.span4_horz_18 <X> T_0_17.lc_trk_g0_2
 (6 3)  (11 275)  (11 275)  routing T_0_17.span4_horz_18 <X> T_0_17.lc_trk_g0_2
 (7 3)  (10 275)  (10 275)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_18 lc_trk_g0_2
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
 (16 4)  (1 276)  (1 276)  IOB_0 IO Functioning bit
 (12 5)  (5 277)  (5 277)  routing T_0_17.lc_trk_g0_2 <X> T_0_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 277)  (4 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_0 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (5 9)  (12 281)  (12 281)  routing T_0_17.span4_horz_16 <X> T_0_17.lc_trk_g1_0
 (6 9)  (11 281)  (11 281)  routing T_0_17.span4_horz_16 <X> T_0_17.lc_trk_g1_0
 (7 9)  (10 281)  (10 281)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_16 lc_trk_g1_0
 (16 10)  (1 282)  (1 282)  IOB_1 IO Functioning bit
 (13 11)  (4 283)  (4 283)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit
 (16 14)  (1 286)  (1 286)  IOB_1 IO Functioning bit


LogicTile_1_17

 (3 0)  (21 272)  (21 272)  routing T_1_17.sp12_h_r_0 <X> T_1_17.sp12_v_b_0
 (3 1)  (21 273)  (21 273)  routing T_1_17.sp12_h_r_0 <X> T_1_17.sp12_v_b_0


LogicTile_3_17

 (11 7)  (137 279)  (137 279)  routing T_3_17.sp4_h_r_5 <X> T_3_17.sp4_h_l_40
 (8 10)  (134 282)  (134 282)  routing T_3_17.sp4_v_t_36 <X> T_3_17.sp4_h_l_42
 (9 10)  (135 282)  (135 282)  routing T_3_17.sp4_v_t_36 <X> T_3_17.sp4_h_l_42
 (10 10)  (136 282)  (136 282)  routing T_3_17.sp4_v_t_36 <X> T_3_17.sp4_h_l_42


LogicTile_5_17

 (0 0)  (234 272)  (234 272)  Negative Clock bit

 (14 0)  (248 272)  (248 272)  routing T_5_17.bnr_op_0 <X> T_5_17.lc_trk_g0_0
 (21 0)  (255 272)  (255 272)  routing T_5_17.wire_logic_cluster/lc_3/out <X> T_5_17.lc_trk_g0_3
 (22 0)  (256 272)  (256 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (32 0)  (266 272)  (266 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 272)  (267 272)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 272)  (268 272)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 272)  (270 272)  LC_0 Logic Functioning bit
 (37 0)  (271 272)  (271 272)  LC_0 Logic Functioning bit
 (38 0)  (272 272)  (272 272)  LC_0 Logic Functioning bit
 (39 0)  (273 272)  (273 272)  LC_0 Logic Functioning bit
 (45 0)  (279 272)  (279 272)  LC_0 Logic Functioning bit
 (13 1)  (247 273)  (247 273)  routing T_5_17.sp4_v_t_44 <X> T_5_17.sp4_h_r_2
 (14 1)  (248 273)  (248 273)  routing T_5_17.bnr_op_0 <X> T_5_17.lc_trk_g0_0
 (17 1)  (251 273)  (251 273)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (31 1)  (265 273)  (265 273)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (270 273)  (270 273)  LC_0 Logic Functioning bit
 (37 1)  (271 273)  (271 273)  LC_0 Logic Functioning bit
 (38 1)  (272 273)  (272 273)  LC_0 Logic Functioning bit
 (39 1)  (273 273)  (273 273)  LC_0 Logic Functioning bit
 (45 1)  (279 273)  (279 273)  LC_0 Logic Functioning bit
 (1 2)  (235 274)  (235 274)  routing T_5_17.glb_netwk_5 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (2 2)  (236 274)  (236 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (29 2)  (263 274)  (263 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 274)  (265 274)  routing T_5_17.lc_trk_g0_4 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 274)  (266 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (41 2)  (275 274)  (275 274)  LC_1 Logic Functioning bit
 (43 2)  (277 274)  (277 274)  LC_1 Logic Functioning bit
 (0 3)  (234 275)  (234 275)  routing T_5_17.glb_netwk_5 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (15 3)  (249 275)  (249 275)  routing T_5_17.bot_op_4 <X> T_5_17.lc_trk_g0_4
 (17 3)  (251 275)  (251 275)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (26 3)  (260 275)  (260 275)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (261 275)  (261 275)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 275)  (263 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (26 4)  (260 276)  (260 276)  routing T_5_17.lc_trk_g3_5 <X> T_5_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (262 276)  (262 276)  routing T_5_17.lc_trk_g2_7 <X> T_5_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 276)  (263 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 276)  (264 276)  routing T_5_17.lc_trk_g2_7 <X> T_5_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (265 276)  (265 276)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 276)  (266 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 276)  (267 276)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 276)  (268 276)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 276)  (270 276)  LC_2 Logic Functioning bit
 (37 4)  (271 276)  (271 276)  LC_2 Logic Functioning bit
 (38 4)  (272 276)  (272 276)  LC_2 Logic Functioning bit
 (41 4)  (275 276)  (275 276)  LC_2 Logic Functioning bit
 (42 4)  (276 276)  (276 276)  LC_2 Logic Functioning bit
 (43 4)  (277 276)  (277 276)  LC_2 Logic Functioning bit
 (45 4)  (279 276)  (279 276)  LC_2 Logic Functioning bit
 (50 4)  (284 276)  (284 276)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (249 277)  (249 277)  routing T_5_17.bot_op_0 <X> T_5_17.lc_trk_g1_0
 (17 5)  (251 277)  (251 277)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (256 277)  (256 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (258 277)  (258 277)  routing T_5_17.top_op_2 <X> T_5_17.lc_trk_g1_2
 (25 5)  (259 277)  (259 277)  routing T_5_17.top_op_2 <X> T_5_17.lc_trk_g1_2
 (27 5)  (261 277)  (261 277)  routing T_5_17.lc_trk_g3_5 <X> T_5_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 277)  (262 277)  routing T_5_17.lc_trk_g3_5 <X> T_5_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 277)  (263 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 277)  (264 277)  routing T_5_17.lc_trk_g2_7 <X> T_5_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (270 277)  (270 277)  LC_2 Logic Functioning bit
 (37 5)  (271 277)  (271 277)  LC_2 Logic Functioning bit
 (40 5)  (274 277)  (274 277)  LC_2 Logic Functioning bit
 (42 5)  (276 277)  (276 277)  LC_2 Logic Functioning bit
 (43 5)  (277 277)  (277 277)  LC_2 Logic Functioning bit
 (45 5)  (279 277)  (279 277)  LC_2 Logic Functioning bit
 (29 6)  (263 278)  (263 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 278)  (265 278)  routing T_5_17.lc_trk_g0_4 <X> T_5_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 278)  (266 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (270 278)  (270 278)  LC_3 Logic Functioning bit
 (37 6)  (271 278)  (271 278)  LC_3 Logic Functioning bit
 (41 6)  (275 278)  (275 278)  LC_3 Logic Functioning bit
 (42 6)  (276 278)  (276 278)  LC_3 Logic Functioning bit
 (43 6)  (277 278)  (277 278)  LC_3 Logic Functioning bit
 (45 6)  (279 278)  (279 278)  LC_3 Logic Functioning bit
 (15 7)  (249 279)  (249 279)  routing T_5_17.bot_op_4 <X> T_5_17.lc_trk_g1_4
 (17 7)  (251 279)  (251 279)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 7)  (260 279)  (260 279)  routing T_5_17.lc_trk_g0_3 <X> T_5_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 279)  (263 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (266 279)  (266 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (267 279)  (267 279)  routing T_5_17.lc_trk_g3_0 <X> T_5_17.input_2_3
 (34 7)  (268 279)  (268 279)  routing T_5_17.lc_trk_g3_0 <X> T_5_17.input_2_3
 (36 7)  (270 279)  (270 279)  LC_3 Logic Functioning bit
 (37 7)  (271 279)  (271 279)  LC_3 Logic Functioning bit
 (39 7)  (273 279)  (273 279)  LC_3 Logic Functioning bit
 (40 7)  (274 279)  (274 279)  LC_3 Logic Functioning bit
 (42 7)  (276 279)  (276 279)  LC_3 Logic Functioning bit
 (43 7)  (277 279)  (277 279)  LC_3 Logic Functioning bit
 (45 7)  (279 279)  (279 279)  LC_3 Logic Functioning bit
 (14 8)  (248 280)  (248 280)  routing T_5_17.wire_logic_cluster/lc_0/out <X> T_5_17.lc_trk_g2_0
 (26 8)  (260 280)  (260 280)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (261 280)  (261 280)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 280)  (263 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 280)  (265 280)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 280)  (266 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 280)  (267 280)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 280)  (268 280)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (39 8)  (273 280)  (273 280)  LC_4 Logic Functioning bit
 (17 9)  (251 281)  (251 281)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (260 281)  (260 281)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 281)  (262 281)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 281)  (263 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 281)  (264 281)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (265 281)  (265 281)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 281)  (266 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (267 281)  (267 281)  routing T_5_17.lc_trk_g2_0 <X> T_5_17.input_2_4
 (17 10)  (251 282)  (251 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (252 282)  (252 282)  routing T_5_17.wire_logic_cluster/lc_5/out <X> T_5_17.lc_trk_g2_5
 (22 10)  (256 282)  (256 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (259 282)  (259 282)  routing T_5_17.rgt_op_6 <X> T_5_17.lc_trk_g2_6
 (26 10)  (260 282)  (260 282)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (263 282)  (263 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 282)  (265 282)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 282)  (266 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 282)  (267 282)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (269 282)  (269 282)  routing T_5_17.lc_trk_g1_4 <X> T_5_17.input_2_5
 (36 10)  (270 282)  (270 282)  LC_5 Logic Functioning bit
 (37 10)  (271 282)  (271 282)  LC_5 Logic Functioning bit
 (38 10)  (272 282)  (272 282)  LC_5 Logic Functioning bit
 (39 10)  (273 282)  (273 282)  LC_5 Logic Functioning bit
 (41 10)  (275 282)  (275 282)  LC_5 Logic Functioning bit
 (45 10)  (279 282)  (279 282)  LC_5 Logic Functioning bit
 (22 11)  (256 283)  (256 283)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (258 283)  (258 283)  routing T_5_17.rgt_op_6 <X> T_5_17.lc_trk_g2_6
 (28 11)  (262 283)  (262 283)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 283)  (263 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (265 283)  (265 283)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (266 283)  (266 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (268 283)  (268 283)  routing T_5_17.lc_trk_g1_4 <X> T_5_17.input_2_5
 (36 11)  (270 283)  (270 283)  LC_5 Logic Functioning bit
 (37 11)  (271 283)  (271 283)  LC_5 Logic Functioning bit
 (38 11)  (272 283)  (272 283)  LC_5 Logic Functioning bit
 (39 11)  (273 283)  (273 283)  LC_5 Logic Functioning bit
 (40 11)  (274 283)  (274 283)  LC_5 Logic Functioning bit
 (42 11)  (276 283)  (276 283)  LC_5 Logic Functioning bit
 (45 11)  (279 283)  (279 283)  LC_5 Logic Functioning bit
 (14 12)  (248 284)  (248 284)  routing T_5_17.wire_logic_cluster/lc_0/out <X> T_5_17.lc_trk_g3_0
 (15 12)  (249 284)  (249 284)  routing T_5_17.rgt_op_1 <X> T_5_17.lc_trk_g3_1
 (17 12)  (251 284)  (251 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (252 284)  (252 284)  routing T_5_17.rgt_op_1 <X> T_5_17.lc_trk_g3_1
 (25 12)  (259 284)  (259 284)  routing T_5_17.wire_logic_cluster/lc_2/out <X> T_5_17.lc_trk_g3_2
 (29 12)  (263 284)  (263 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 284)  (265 284)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 284)  (266 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 284)  (267 284)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (40 12)  (274 284)  (274 284)  LC_6 Logic Functioning bit
 (42 12)  (276 284)  (276 284)  LC_6 Logic Functioning bit
 (17 13)  (251 285)  (251 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (256 285)  (256 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (264 285)  (264 285)  routing T_5_17.lc_trk_g0_3 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (40 13)  (274 285)  (274 285)  LC_6 Logic Functioning bit
 (42 13)  (276 285)  (276 285)  LC_6 Logic Functioning bit
 (0 14)  (234 286)  (234 286)  routing T_5_17.glb_netwk_4 <X> T_5_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 286)  (235 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (248 286)  (248 286)  routing T_5_17.rgt_op_4 <X> T_5_17.lc_trk_g3_4
 (15 14)  (249 286)  (249 286)  routing T_5_17.sp4_h_r_45 <X> T_5_17.lc_trk_g3_5
 (16 14)  (250 286)  (250 286)  routing T_5_17.sp4_h_r_45 <X> T_5_17.lc_trk_g3_5
 (17 14)  (251 286)  (251 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (252 286)  (252 286)  routing T_5_17.sp4_h_r_45 <X> T_5_17.lc_trk_g3_5
 (25 14)  (259 286)  (259 286)  routing T_5_17.wire_logic_cluster/lc_6/out <X> T_5_17.lc_trk_g3_6
 (27 14)  (261 286)  (261 286)  routing T_5_17.lc_trk_g3_1 <X> T_5_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 286)  (262 286)  routing T_5_17.lc_trk_g3_1 <X> T_5_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 286)  (263 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (265 286)  (265 286)  routing T_5_17.lc_trk_g0_4 <X> T_5_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 286)  (266 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (38 14)  (272 286)  (272 286)  LC_7 Logic Functioning bit
 (50 14)  (284 286)  (284 286)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (249 287)  (249 287)  routing T_5_17.rgt_op_4 <X> T_5_17.lc_trk_g3_4
 (17 15)  (251 287)  (251 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (252 287)  (252 287)  routing T_5_17.sp4_h_r_45 <X> T_5_17.lc_trk_g3_5
 (22 15)  (256 287)  (256 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (261 287)  (261 287)  routing T_5_17.lc_trk_g1_0 <X> T_5_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 287)  (263 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0


LogicTile_6_17

 (0 0)  (288 272)  (288 272)  Negative Clock bit

 (14 0)  (302 272)  (302 272)  routing T_6_17.sp4_h_l_5 <X> T_6_17.lc_trk_g0_0
 (15 0)  (303 272)  (303 272)  routing T_6_17.sp4_h_r_9 <X> T_6_17.lc_trk_g0_1
 (16 0)  (304 272)  (304 272)  routing T_6_17.sp4_h_r_9 <X> T_6_17.lc_trk_g0_1
 (17 0)  (305 272)  (305 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (306 272)  (306 272)  routing T_6_17.sp4_h_r_9 <X> T_6_17.lc_trk_g0_1
 (21 0)  (309 272)  (309 272)  routing T_6_17.wire_logic_cluster/lc_3/out <X> T_6_17.lc_trk_g0_3
 (22 0)  (310 272)  (310 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (313 272)  (313 272)  routing T_6_17.wire_logic_cluster/lc_2/out <X> T_6_17.lc_trk_g0_2
 (14 1)  (302 273)  (302 273)  routing T_6_17.sp4_h_l_5 <X> T_6_17.lc_trk_g0_0
 (15 1)  (303 273)  (303 273)  routing T_6_17.sp4_h_l_5 <X> T_6_17.lc_trk_g0_0
 (16 1)  (304 273)  (304 273)  routing T_6_17.sp4_h_l_5 <X> T_6_17.lc_trk_g0_0
 (17 1)  (305 273)  (305 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (310 273)  (310 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (1 2)  (289 274)  (289 274)  routing T_6_17.glb_netwk_5 <X> T_6_17.wire_logic_cluster/lc_7/clk
 (2 2)  (290 274)  (290 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (302 274)  (302 274)  routing T_6_17.wire_logic_cluster/lc_4/out <X> T_6_17.lc_trk_g0_4
 (15 2)  (303 274)  (303 274)  routing T_6_17.lft_op_5 <X> T_6_17.lc_trk_g0_5
 (17 2)  (305 274)  (305 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (306 274)  (306 274)  routing T_6_17.lft_op_5 <X> T_6_17.lc_trk_g0_5
 (28 2)  (316 274)  (316 274)  routing T_6_17.lc_trk_g2_2 <X> T_6_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 274)  (317 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 274)  (320 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 274)  (321 274)  routing T_6_17.lc_trk_g3_1 <X> T_6_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 274)  (322 274)  routing T_6_17.lc_trk_g3_1 <X> T_6_17.wire_logic_cluster/lc_1/in_3
 (0 3)  (288 275)  (288 275)  routing T_6_17.glb_netwk_5 <X> T_6_17.wire_logic_cluster/lc_7/clk
 (17 3)  (305 275)  (305 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (314 275)  (314 275)  routing T_6_17.lc_trk_g2_3 <X> T_6_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 275)  (316 275)  routing T_6_17.lc_trk_g2_3 <X> T_6_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 275)  (317 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 275)  (318 275)  routing T_6_17.lc_trk_g2_2 <X> T_6_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (324 275)  (324 275)  LC_1 Logic Functioning bit
 (38 3)  (326 275)  (326 275)  LC_1 Logic Functioning bit
 (19 4)  (307 276)  (307 276)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (26 4)  (314 276)  (314 276)  routing T_6_17.lc_trk_g2_4 <X> T_6_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 276)  (315 276)  routing T_6_17.lc_trk_g1_0 <X> T_6_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 276)  (317 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 276)  (319 276)  routing T_6_17.lc_trk_g0_5 <X> T_6_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 276)  (320 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (324 276)  (324 276)  LC_2 Logic Functioning bit
 (38 4)  (326 276)  (326 276)  LC_2 Logic Functioning bit
 (45 4)  (333 276)  (333 276)  LC_2 Logic Functioning bit
 (15 5)  (303 277)  (303 277)  routing T_6_17.bot_op_0 <X> T_6_17.lc_trk_g1_0
 (17 5)  (305 277)  (305 277)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (28 5)  (316 277)  (316 277)  routing T_6_17.lc_trk_g2_4 <X> T_6_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 277)  (317 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (45 5)  (333 277)  (333 277)  LC_2 Logic Functioning bit
 (21 6)  (309 278)  (309 278)  routing T_6_17.sp4_v_b_15 <X> T_6_17.lc_trk_g1_7
 (22 6)  (310 278)  (310 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (311 278)  (311 278)  routing T_6_17.sp4_v_b_15 <X> T_6_17.lc_trk_g1_7
 (26 6)  (314 278)  (314 278)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (315 278)  (315 278)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 278)  (317 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 278)  (318 278)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 278)  (319 278)  routing T_6_17.lc_trk_g0_4 <X> T_6_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 278)  (320 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (41 6)  (329 278)  (329 278)  LC_3 Logic Functioning bit
 (43 6)  (331 278)  (331 278)  LC_3 Logic Functioning bit
 (45 6)  (333 278)  (333 278)  LC_3 Logic Functioning bit
 (14 7)  (302 279)  (302 279)  routing T_6_17.top_op_4 <X> T_6_17.lc_trk_g1_4
 (15 7)  (303 279)  (303 279)  routing T_6_17.top_op_4 <X> T_6_17.lc_trk_g1_4
 (17 7)  (305 279)  (305 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (309 279)  (309 279)  routing T_6_17.sp4_v_b_15 <X> T_6_17.lc_trk_g1_7
 (26 7)  (314 279)  (314 279)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 279)  (316 279)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 279)  (317 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 279)  (318 279)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_3/in_1
 (37 7)  (325 279)  (325 279)  LC_3 Logic Functioning bit
 (39 7)  (327 279)  (327 279)  LC_3 Logic Functioning bit
 (40 7)  (328 279)  (328 279)  LC_3 Logic Functioning bit
 (42 7)  (330 279)  (330 279)  LC_3 Logic Functioning bit
 (45 7)  (333 279)  (333 279)  LC_3 Logic Functioning bit
 (21 8)  (309 280)  (309 280)  routing T_6_17.bnl_op_3 <X> T_6_17.lc_trk_g2_3
 (22 8)  (310 280)  (310 280)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (313 280)  (313 280)  routing T_6_17.bnl_op_2 <X> T_6_17.lc_trk_g2_2
 (26 8)  (314 280)  (314 280)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (317 280)  (317 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 280)  (319 280)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 280)  (320 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 280)  (322 280)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_logic_cluster/lc_4/in_3
 (42 8)  (330 280)  (330 280)  LC_4 Logic Functioning bit
 (21 9)  (309 281)  (309 281)  routing T_6_17.bnl_op_3 <X> T_6_17.lc_trk_g2_3
 (22 9)  (310 281)  (310 281)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (313 281)  (313 281)  routing T_6_17.bnl_op_2 <X> T_6_17.lc_trk_g2_2
 (26 9)  (314 281)  (314 281)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 281)  (316 281)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 281)  (317 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (320 281)  (320 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (12 10)  (300 282)  (300 282)  routing T_6_17.sp4_h_r_5 <X> T_6_17.sp4_h_l_45
 (14 10)  (302 282)  (302 282)  routing T_6_17.bnl_op_4 <X> T_6_17.lc_trk_g2_4
 (21 10)  (309 282)  (309 282)  routing T_6_17.wire_logic_cluster/lc_7/out <X> T_6_17.lc_trk_g2_7
 (22 10)  (310 282)  (310 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (313 282)  (313 282)  routing T_6_17.bnl_op_6 <X> T_6_17.lc_trk_g2_6
 (26 10)  (314 282)  (314 282)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_5/in_0
 (31 10)  (319 282)  (319 282)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 282)  (320 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 282)  (322 282)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 282)  (324 282)  LC_5 Logic Functioning bit
 (45 10)  (333 282)  (333 282)  LC_5 Logic Functioning bit
 (47 10)  (335 282)  (335 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (338 282)  (338 282)  Cascade bit: LH_LC05_inmux02_5

 (13 11)  (301 283)  (301 283)  routing T_6_17.sp4_h_r_5 <X> T_6_17.sp4_h_l_45
 (14 11)  (302 283)  (302 283)  routing T_6_17.bnl_op_4 <X> T_6_17.lc_trk_g2_4
 (17 11)  (305 283)  (305 283)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (310 283)  (310 283)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (313 283)  (313 283)  routing T_6_17.bnl_op_6 <X> T_6_17.lc_trk_g2_6
 (26 11)  (314 283)  (314 283)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 283)  (316 283)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 283)  (317 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 283)  (319 283)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_5/in_3
 (37 11)  (325 283)  (325 283)  LC_5 Logic Functioning bit
 (45 11)  (333 283)  (333 283)  LC_5 Logic Functioning bit
 (17 12)  (305 284)  (305 284)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (306 284)  (306 284)  routing T_6_17.bnl_op_1 <X> T_6_17.lc_trk_g3_1
 (32 12)  (320 284)  (320 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (324 284)  (324 284)  LC_6 Logic Functioning bit
 (37 12)  (325 284)  (325 284)  LC_6 Logic Functioning bit
 (38 12)  (326 284)  (326 284)  LC_6 Logic Functioning bit
 (39 12)  (327 284)  (327 284)  LC_6 Logic Functioning bit
 (45 12)  (333 284)  (333 284)  LC_6 Logic Functioning bit
 (18 13)  (306 285)  (306 285)  routing T_6_17.bnl_op_1 <X> T_6_17.lc_trk_g3_1
 (31 13)  (319 285)  (319 285)  routing T_6_17.lc_trk_g0_3 <X> T_6_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (324 285)  (324 285)  LC_6 Logic Functioning bit
 (37 13)  (325 285)  (325 285)  LC_6 Logic Functioning bit
 (38 13)  (326 285)  (326 285)  LC_6 Logic Functioning bit
 (39 13)  (327 285)  (327 285)  LC_6 Logic Functioning bit
 (45 13)  (333 285)  (333 285)  LC_6 Logic Functioning bit
 (0 14)  (288 286)  (288 286)  routing T_6_17.glb_netwk_4 <X> T_6_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 286)  (289 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (292 286)  (292 286)  routing T_6_17.sp4_h_r_9 <X> T_6_17.sp4_v_t_44
 (32 14)  (320 286)  (320 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (324 286)  (324 286)  LC_7 Logic Functioning bit
 (37 14)  (325 286)  (325 286)  LC_7 Logic Functioning bit
 (38 14)  (326 286)  (326 286)  LC_7 Logic Functioning bit
 (39 14)  (327 286)  (327 286)  LC_7 Logic Functioning bit
 (45 14)  (333 286)  (333 286)  LC_7 Logic Functioning bit
 (5 15)  (293 287)  (293 287)  routing T_6_17.sp4_h_r_9 <X> T_6_17.sp4_v_t_44
 (31 15)  (319 287)  (319 287)  routing T_6_17.lc_trk_g0_2 <X> T_6_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (324 287)  (324 287)  LC_7 Logic Functioning bit
 (37 15)  (325 287)  (325 287)  LC_7 Logic Functioning bit
 (38 15)  (326 287)  (326 287)  LC_7 Logic Functioning bit
 (39 15)  (327 287)  (327 287)  LC_7 Logic Functioning bit
 (45 15)  (333 287)  (333 287)  LC_7 Logic Functioning bit


LogicTile_7_17

 (0 0)  (342 272)  (342 272)  Negative Clock bit

 (32 0)  (374 272)  (374 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 272)  (375 272)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 272)  (376 272)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 272)  (378 272)  LC_0 Logic Functioning bit
 (37 0)  (379 272)  (379 272)  LC_0 Logic Functioning bit
 (38 0)  (380 272)  (380 272)  LC_0 Logic Functioning bit
 (39 0)  (381 272)  (381 272)  LC_0 Logic Functioning bit
 (45 0)  (387 272)  (387 272)  LC_0 Logic Functioning bit
 (46 0)  (388 272)  (388 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (31 1)  (373 273)  (373 273)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (378 273)  (378 273)  LC_0 Logic Functioning bit
 (37 1)  (379 273)  (379 273)  LC_0 Logic Functioning bit
 (38 1)  (380 273)  (380 273)  LC_0 Logic Functioning bit
 (39 1)  (381 273)  (381 273)  LC_0 Logic Functioning bit
 (45 1)  (387 273)  (387 273)  LC_0 Logic Functioning bit
 (1 2)  (343 274)  (343 274)  routing T_7_17.glb_netwk_5 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (2 2)  (344 274)  (344 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (342 275)  (342 275)  routing T_7_17.glb_netwk_5 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (11 4)  (353 276)  (353 276)  routing T_7_17.sp4_h_r_0 <X> T_7_17.sp4_v_b_5
 (12 6)  (354 278)  (354 278)  routing T_7_17.sp4_h_r_2 <X> T_7_17.sp4_h_l_40
 (15 6)  (357 278)  (357 278)  routing T_7_17.top_op_5 <X> T_7_17.lc_trk_g1_5
 (17 6)  (359 278)  (359 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (13 7)  (355 279)  (355 279)  routing T_7_17.sp4_h_r_2 <X> T_7_17.sp4_h_l_40
 (18 7)  (360 279)  (360 279)  routing T_7_17.top_op_5 <X> T_7_17.lc_trk_g1_5
 (4 10)  (346 282)  (346 282)  routing T_7_17.sp4_h_r_0 <X> T_7_17.sp4_v_t_43
 (6 10)  (348 282)  (348 282)  routing T_7_17.sp4_h_r_0 <X> T_7_17.sp4_v_t_43
 (5 11)  (347 283)  (347 283)  routing T_7_17.sp4_h_r_0 <X> T_7_17.sp4_v_t_43
 (8 11)  (350 283)  (350 283)  routing T_7_17.sp4_h_r_7 <X> T_7_17.sp4_v_t_42
 (9 11)  (351 283)  (351 283)  routing T_7_17.sp4_h_r_7 <X> T_7_17.sp4_v_t_42
 (22 13)  (364 285)  (364 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (365 285)  (365 285)  routing T_7_17.sp4_h_l_15 <X> T_7_17.lc_trk_g3_2
 (24 13)  (366 285)  (366 285)  routing T_7_17.sp4_h_l_15 <X> T_7_17.lc_trk_g3_2
 (25 13)  (367 285)  (367 285)  routing T_7_17.sp4_h_l_15 <X> T_7_17.lc_trk_g3_2
 (0 14)  (342 286)  (342 286)  routing T_7_17.glb_netwk_4 <X> T_7_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 286)  (343 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (373 286)  (373 286)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 286)  (374 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 286)  (376 286)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (40 14)  (382 286)  (382 286)  LC_7 Logic Functioning bit
 (41 14)  (383 286)  (383 286)  LC_7 Logic Functioning bit
 (42 14)  (384 286)  (384 286)  LC_7 Logic Functioning bit
 (43 14)  (385 286)  (385 286)  LC_7 Logic Functioning bit
 (45 14)  (387 286)  (387 286)  LC_7 Logic Functioning bit
 (40 15)  (382 287)  (382 287)  LC_7 Logic Functioning bit
 (41 15)  (383 287)  (383 287)  LC_7 Logic Functioning bit
 (42 15)  (384 287)  (384 287)  LC_7 Logic Functioning bit
 (43 15)  (385 287)  (385 287)  LC_7 Logic Functioning bit
 (44 15)  (386 287)  (386 287)  LC_7 Logic Functioning bit
 (45 15)  (387 287)  (387 287)  LC_7 Logic Functioning bit
 (52 15)  (394 287)  (394 287)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


RAM_Tile_8_17

 (5 1)  (401 273)  (401 273)  routing T_8_17.sp4_h_r_0 <X> T_8_17.sp4_v_b_0
 (8 5)  (404 277)  (404 277)  routing T_8_17.sp4_h_r_4 <X> T_8_17.sp4_v_b_4
 (6 12)  (402 284)  (402 284)  routing T_8_17.sp4_h_r_4 <X> T_8_17.sp4_v_b_9


LogicTile_9_17

 (22 0)  (460 272)  (460 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (461 272)  (461 272)  routing T_9_17.sp4_v_b_19 <X> T_9_17.lc_trk_g0_3
 (24 0)  (462 272)  (462 272)  routing T_9_17.sp4_v_b_19 <X> T_9_17.lc_trk_g0_3
 (22 3)  (460 275)  (460 275)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (461 275)  (461 275)  routing T_9_17.sp12_h_r_14 <X> T_9_17.lc_trk_g0_6
 (16 4)  (454 276)  (454 276)  routing T_9_17.sp12_h_r_9 <X> T_9_17.lc_trk_g1_1
 (17 4)  (455 276)  (455 276)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (12 6)  (450 278)  (450 278)  routing T_9_17.sp4_v_t_46 <X> T_9_17.sp4_h_l_40
 (21 6)  (459 278)  (459 278)  routing T_9_17.sp4_v_b_15 <X> T_9_17.lc_trk_g1_7
 (22 6)  (460 278)  (460 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (461 278)  (461 278)  routing T_9_17.sp4_v_b_15 <X> T_9_17.lc_trk_g1_7
 (28 6)  (466 278)  (466 278)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 278)  (467 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 278)  (468 278)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 278)  (470 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 278)  (472 278)  routing T_9_17.lc_trk_g1_1 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (41 6)  (479 278)  (479 278)  LC_3 Logic Functioning bit
 (11 7)  (449 279)  (449 279)  routing T_9_17.sp4_v_t_46 <X> T_9_17.sp4_h_l_40
 (13 7)  (451 279)  (451 279)  routing T_9_17.sp4_v_t_46 <X> T_9_17.sp4_h_l_40
 (21 7)  (459 279)  (459 279)  routing T_9_17.sp4_v_b_15 <X> T_9_17.lc_trk_g1_7
 (27 7)  (465 279)  (465 279)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 279)  (466 279)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 279)  (467 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (470 279)  (470 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (473 279)  (473 279)  routing T_9_17.lc_trk_g0_3 <X> T_9_17.input_2_3
 (3 8)  (441 280)  (441 280)  routing T_9_17.sp12_h_r_1 <X> T_9_17.sp12_v_b_1
 (26 8)  (464 280)  (464 280)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 280)  (465 280)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 280)  (466 280)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 280)  (467 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 280)  (468 280)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 280)  (470 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (39 8)  (477 280)  (477 280)  LC_4 Logic Functioning bit
 (40 8)  (478 280)  (478 280)  LC_4 Logic Functioning bit
 (41 8)  (479 280)  (479 280)  LC_4 Logic Functioning bit
 (43 8)  (481 280)  (481 280)  LC_4 Logic Functioning bit
 (48 8)  (486 280)  (486 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (488 280)  (488 280)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (441 281)  (441 281)  routing T_9_17.sp12_h_r_1 <X> T_9_17.sp12_v_b_1
 (26 9)  (464 281)  (464 281)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 281)  (465 281)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 281)  (467 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 281)  (468 281)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 281)  (469 281)  routing T_9_17.lc_trk_g0_3 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (475 281)  (475 281)  LC_4 Logic Functioning bit
 (39 9)  (477 281)  (477 281)  LC_4 Logic Functioning bit
 (40 9)  (478 281)  (478 281)  LC_4 Logic Functioning bit
 (41 9)  (479 281)  (479 281)  LC_4 Logic Functioning bit
 (42 9)  (480 281)  (480 281)  LC_4 Logic Functioning bit
 (16 10)  (454 282)  (454 282)  routing T_9_17.sp4_v_b_37 <X> T_9_17.lc_trk_g2_5
 (17 10)  (455 282)  (455 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (456 282)  (456 282)  routing T_9_17.sp4_v_b_37 <X> T_9_17.lc_trk_g2_5
 (14 11)  (452 283)  (452 283)  routing T_9_17.sp4_r_v_b_36 <X> T_9_17.lc_trk_g2_4
 (17 11)  (455 283)  (455 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (456 283)  (456 283)  routing T_9_17.sp4_v_b_37 <X> T_9_17.lc_trk_g2_5
 (8 12)  (446 284)  (446 284)  routing T_9_17.sp4_v_b_10 <X> T_9_17.sp4_h_r_10
 (9 12)  (447 284)  (447 284)  routing T_9_17.sp4_v_b_10 <X> T_9_17.sp4_h_r_10
 (26 12)  (464 284)  (464 284)  routing T_9_17.lc_trk_g0_6 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (466 284)  (466 284)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 284)  (467 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 284)  (468 284)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 284)  (470 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 284)  (471 284)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 284)  (472 284)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 284)  (473 284)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.input_2_6
 (37 12)  (475 284)  (475 284)  LC_6 Logic Functioning bit
 (14 13)  (452 285)  (452 285)  routing T_9_17.sp4_h_r_24 <X> T_9_17.lc_trk_g3_0
 (15 13)  (453 285)  (453 285)  routing T_9_17.sp4_h_r_24 <X> T_9_17.lc_trk_g3_0
 (16 13)  (454 285)  (454 285)  routing T_9_17.sp4_h_r_24 <X> T_9_17.lc_trk_g3_0
 (17 13)  (455 285)  (455 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (26 13)  (464 285)  (464 285)  routing T_9_17.lc_trk_g0_6 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 285)  (467 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (470 285)  (470 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (471 285)  (471 285)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.input_2_6
 (34 13)  (472 285)  (472 285)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.input_2_6
 (35 13)  (473 285)  (473 285)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.input_2_6
 (37 13)  (475 285)  (475 285)  LC_6 Logic Functioning bit
 (40 13)  (478 285)  (478 285)  LC_6 Logic Functioning bit
 (22 14)  (460 286)  (460 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (461 286)  (461 286)  routing T_9_17.sp4_v_b_47 <X> T_9_17.lc_trk_g3_7
 (24 14)  (462 286)  (462 286)  routing T_9_17.sp4_v_b_47 <X> T_9_17.lc_trk_g3_7
 (25 14)  (463 286)  (463 286)  routing T_9_17.wire_logic_cluster/lc_6/out <X> T_9_17.lc_trk_g3_6
 (22 15)  (460 287)  (460 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_10_17

 (0 0)  (492 272)  (492 272)  Negative Clock bit

 (8 0)  (500 272)  (500 272)  routing T_10_17.sp4_v_b_1 <X> T_10_17.sp4_h_r_1
 (9 0)  (501 272)  (501 272)  routing T_10_17.sp4_v_b_1 <X> T_10_17.sp4_h_r_1
 (17 0)  (509 272)  (509 272)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (510 272)  (510 272)  routing T_10_17.bnr_op_1 <X> T_10_17.lc_trk_g0_1
 (21 0)  (513 272)  (513 272)  routing T_10_17.wire_logic_cluster/lc_3/out <X> T_10_17.lc_trk_g0_3
 (22 0)  (514 272)  (514 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (521 272)  (521 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 272)  (524 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 272)  (525 272)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 272)  (526 272)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 272)  (528 272)  LC_0 Logic Functioning bit
 (38 0)  (530 272)  (530 272)  LC_0 Logic Functioning bit
 (45 0)  (537 272)  (537 272)  LC_0 Logic Functioning bit
 (18 1)  (510 273)  (510 273)  routing T_10_17.bnr_op_1 <X> T_10_17.lc_trk_g0_1
 (31 1)  (523 273)  (523 273)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 273)  (528 273)  LC_0 Logic Functioning bit
 (38 1)  (530 273)  (530 273)  LC_0 Logic Functioning bit
 (45 1)  (537 273)  (537 273)  LC_0 Logic Functioning bit
 (1 2)  (493 274)  (493 274)  routing T_10_17.glb_netwk_5 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (31 2)  (523 274)  (523 274)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 274)  (524 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 274)  (525 274)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 274)  (528 274)  LC_1 Logic Functioning bit
 (38 2)  (530 274)  (530 274)  LC_1 Logic Functioning bit
 (45 2)  (537 274)  (537 274)  LC_1 Logic Functioning bit
 (0 3)  (492 275)  (492 275)  routing T_10_17.glb_netwk_5 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (15 3)  (507 275)  (507 275)  routing T_10_17.bot_op_4 <X> T_10_17.lc_trk_g0_4
 (17 3)  (509 275)  (509 275)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (29 3)  (521 275)  (521 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 275)  (523 275)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (529 275)  (529 275)  LC_1 Logic Functioning bit
 (39 3)  (531 275)  (531 275)  LC_1 Logic Functioning bit
 (45 3)  (537 275)  (537 275)  LC_1 Logic Functioning bit
 (0 4)  (492 276)  (492 276)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_7/cen
 (1 4)  (493 276)  (493 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (506 276)  (506 276)  routing T_10_17.wire_logic_cluster/lc_0/out <X> T_10_17.lc_trk_g1_0
 (15 4)  (507 276)  (507 276)  routing T_10_17.bot_op_1 <X> T_10_17.lc_trk_g1_1
 (17 4)  (509 276)  (509 276)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (29 4)  (521 276)  (521 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 276)  (524 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (528 276)  (528 276)  LC_2 Logic Functioning bit
 (37 4)  (529 276)  (529 276)  LC_2 Logic Functioning bit
 (38 4)  (530 276)  (530 276)  LC_2 Logic Functioning bit
 (39 4)  (531 276)  (531 276)  LC_2 Logic Functioning bit
 (40 4)  (532 276)  (532 276)  LC_2 Logic Functioning bit
 (42 4)  (534 276)  (534 276)  LC_2 Logic Functioning bit
 (45 4)  (537 276)  (537 276)  LC_2 Logic Functioning bit
 (0 5)  (492 277)  (492 277)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_7/cen
 (1 5)  (493 277)  (493 277)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_7/cen
 (17 5)  (509 277)  (509 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (31 5)  (523 277)  (523 277)  routing T_10_17.lc_trk_g0_3 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 277)  (528 277)  LC_2 Logic Functioning bit
 (37 5)  (529 277)  (529 277)  LC_2 Logic Functioning bit
 (38 5)  (530 277)  (530 277)  LC_2 Logic Functioning bit
 (39 5)  (531 277)  (531 277)  LC_2 Logic Functioning bit
 (40 5)  (532 277)  (532 277)  LC_2 Logic Functioning bit
 (42 5)  (534 277)  (534 277)  LC_2 Logic Functioning bit
 (45 5)  (537 277)  (537 277)  LC_2 Logic Functioning bit
 (37 6)  (529 278)  (529 278)  LC_3 Logic Functioning bit
 (39 6)  (531 278)  (531 278)  LC_3 Logic Functioning bit
 (40 6)  (532 278)  (532 278)  LC_3 Logic Functioning bit
 (42 6)  (534 278)  (534 278)  LC_3 Logic Functioning bit
 (45 6)  (537 278)  (537 278)  LC_3 Logic Functioning bit
 (29 7)  (521 279)  (521 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (528 279)  (528 279)  LC_3 Logic Functioning bit
 (38 7)  (530 279)  (530 279)  LC_3 Logic Functioning bit
 (41 7)  (533 279)  (533 279)  LC_3 Logic Functioning bit
 (43 7)  (535 279)  (535 279)  LC_3 Logic Functioning bit
 (45 7)  (537 279)  (537 279)  LC_3 Logic Functioning bit
 (29 8)  (521 280)  (521 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 280)  (526 280)  routing T_10_17.lc_trk_g1_0 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 280)  (528 280)  LC_4 Logic Functioning bit
 (38 8)  (530 280)  (530 280)  LC_4 Logic Functioning bit
 (45 8)  (537 280)  (537 280)  LC_4 Logic Functioning bit
 (10 9)  (502 281)  (502 281)  routing T_10_17.sp4_h_r_2 <X> T_10_17.sp4_v_b_7
 (36 9)  (528 281)  (528 281)  LC_4 Logic Functioning bit
 (38 9)  (530 281)  (530 281)  LC_4 Logic Functioning bit
 (45 9)  (537 281)  (537 281)  LC_4 Logic Functioning bit
 (6 10)  (498 282)  (498 282)  routing T_10_17.sp4_v_b_3 <X> T_10_17.sp4_v_t_43
 (14 10)  (506 282)  (506 282)  routing T_10_17.wire_logic_cluster/lc_4/out <X> T_10_17.lc_trk_g2_4
 (25 10)  (517 282)  (517 282)  routing T_10_17.wire_logic_cluster/lc_6/out <X> T_10_17.lc_trk_g2_6
 (31 10)  (523 282)  (523 282)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 282)  (524 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (528 282)  (528 282)  LC_5 Logic Functioning bit
 (38 10)  (530 282)  (530 282)  LC_5 Logic Functioning bit
 (45 10)  (537 282)  (537 282)  LC_5 Logic Functioning bit
 (5 11)  (497 283)  (497 283)  routing T_10_17.sp4_v_b_3 <X> T_10_17.sp4_v_t_43
 (17 11)  (509 283)  (509 283)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (514 283)  (514 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (521 283)  (521 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (529 283)  (529 283)  LC_5 Logic Functioning bit
 (39 11)  (531 283)  (531 283)  LC_5 Logic Functioning bit
 (45 11)  (537 283)  (537 283)  LC_5 Logic Functioning bit
 (47 11)  (539 283)  (539 283)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (12 12)  (504 284)  (504 284)  routing T_10_17.sp4_v_b_5 <X> T_10_17.sp4_h_r_11
 (22 12)  (514 284)  (514 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (517 284)  (517 284)  routing T_10_17.wire_logic_cluster/lc_2/out <X> T_10_17.lc_trk_g3_2
 (29 12)  (521 284)  (521 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (528 284)  (528 284)  LC_6 Logic Functioning bit
 (38 12)  (530 284)  (530 284)  LC_6 Logic Functioning bit
 (41 12)  (533 284)  (533 284)  LC_6 Logic Functioning bit
 (43 12)  (535 284)  (535 284)  LC_6 Logic Functioning bit
 (45 12)  (537 284)  (537 284)  LC_6 Logic Functioning bit
 (11 13)  (503 285)  (503 285)  routing T_10_17.sp4_v_b_5 <X> T_10_17.sp4_h_r_11
 (13 13)  (505 285)  (505 285)  routing T_10_17.sp4_v_b_5 <X> T_10_17.sp4_h_r_11
 (22 13)  (514 285)  (514 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (519 285)  (519 285)  routing T_10_17.lc_trk_g1_1 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 285)  (521 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (45 13)  (537 285)  (537 285)  LC_6 Logic Functioning bit
 (0 14)  (492 286)  (492 286)  routing T_10_17.glb_netwk_4 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 286)  (493 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (497 286)  (497 286)  routing T_10_17.sp4_v_b_9 <X> T_10_17.sp4_h_l_44
 (31 14)  (523 286)  (523 286)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 286)  (524 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 286)  (525 286)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 286)  (528 286)  LC_7 Logic Functioning bit
 (38 14)  (530 286)  (530 286)  LC_7 Logic Functioning bit
 (45 14)  (537 286)  (537 286)  LC_7 Logic Functioning bit
 (29 15)  (521 287)  (521 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (529 287)  (529 287)  LC_7 Logic Functioning bit
 (39 15)  (531 287)  (531 287)  LC_7 Logic Functioning bit
 (45 15)  (537 287)  (537 287)  LC_7 Logic Functioning bit


LogicTile_11_17

 (0 0)  (546 272)  (546 272)  Negative Clock bit

 (21 0)  (567 272)  (567 272)  routing T_11_17.wire_logic_cluster/lc_3/out <X> T_11_17.lc_trk_g0_3
 (22 0)  (568 272)  (568 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (571 272)  (571 272)  routing T_11_17.wire_logic_cluster/lc_2/out <X> T_11_17.lc_trk_g0_2
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 272)  (577 272)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 272)  (579 272)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 272)  (580 272)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (42 0)  (588 272)  (588 272)  LC_0 Logic Functioning bit
 (47 0)  (593 272)  (593 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (598 272)  (598 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (599 272)  (599 272)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (568 273)  (568 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (573 273)  (573 273)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 273)  (574 273)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 273)  (576 273)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 273)  (578 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (581 273)  (581 273)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.input_2_0
 (47 1)  (593 273)  (593 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_5 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (25 2)  (571 274)  (571 274)  routing T_11_17.sp4_h_l_11 <X> T_11_17.lc_trk_g0_6
 (36 2)  (582 274)  (582 274)  LC_1 Logic Functioning bit
 (38 2)  (584 274)  (584 274)  LC_1 Logic Functioning bit
 (41 2)  (587 274)  (587 274)  LC_1 Logic Functioning bit
 (43 2)  (589 274)  (589 274)  LC_1 Logic Functioning bit
 (45 2)  (591 274)  (591 274)  LC_1 Logic Functioning bit
 (0 3)  (546 275)  (546 275)  routing T_11_17.glb_netwk_5 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (6 3)  (552 275)  (552 275)  routing T_11_17.sp4_h_r_0 <X> T_11_17.sp4_h_l_37
 (11 3)  (557 275)  (557 275)  routing T_11_17.sp4_h_r_2 <X> T_11_17.sp4_h_l_39
 (22 3)  (568 275)  (568 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (569 275)  (569 275)  routing T_11_17.sp4_h_l_11 <X> T_11_17.lc_trk_g0_6
 (24 3)  (570 275)  (570 275)  routing T_11_17.sp4_h_l_11 <X> T_11_17.lc_trk_g0_6
 (25 3)  (571 275)  (571 275)  routing T_11_17.sp4_h_l_11 <X> T_11_17.lc_trk_g0_6
 (26 3)  (572 275)  (572 275)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (583 275)  (583 275)  LC_1 Logic Functioning bit
 (39 3)  (585 275)  (585 275)  LC_1 Logic Functioning bit
 (40 3)  (586 275)  (586 275)  LC_1 Logic Functioning bit
 (42 3)  (588 275)  (588 275)  LC_1 Logic Functioning bit
 (45 3)  (591 275)  (591 275)  LC_1 Logic Functioning bit
 (51 3)  (597 275)  (597 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (560 276)  (560 276)  routing T_11_17.sp4_v_b_8 <X> T_11_17.lc_trk_g1_0
 (15 4)  (561 276)  (561 276)  routing T_11_17.top_op_1 <X> T_11_17.lc_trk_g1_1
 (17 4)  (563 276)  (563 276)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (37 4)  (583 276)  (583 276)  LC_2 Logic Functioning bit
 (39 4)  (585 276)  (585 276)  LC_2 Logic Functioning bit
 (40 4)  (586 276)  (586 276)  LC_2 Logic Functioning bit
 (42 4)  (588 276)  (588 276)  LC_2 Logic Functioning bit
 (45 4)  (591 276)  (591 276)  LC_2 Logic Functioning bit
 (46 4)  (592 276)  (592 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (560 277)  (560 277)  routing T_11_17.sp4_v_b_8 <X> T_11_17.lc_trk_g1_0
 (16 5)  (562 277)  (562 277)  routing T_11_17.sp4_v_b_8 <X> T_11_17.lc_trk_g1_0
 (17 5)  (563 277)  (563 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (18 5)  (564 277)  (564 277)  routing T_11_17.top_op_1 <X> T_11_17.lc_trk_g1_1
 (27 5)  (573 277)  (573 277)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 277)  (574 277)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 277)  (575 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (582 277)  (582 277)  LC_2 Logic Functioning bit
 (38 5)  (584 277)  (584 277)  LC_2 Logic Functioning bit
 (41 5)  (587 277)  (587 277)  LC_2 Logic Functioning bit
 (43 5)  (589 277)  (589 277)  LC_2 Logic Functioning bit
 (44 5)  (590 277)  (590 277)  LC_2 Logic Functioning bit
 (45 5)  (591 277)  (591 277)  LC_2 Logic Functioning bit
 (27 6)  (573 278)  (573 278)  routing T_11_17.lc_trk_g1_1 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 278)  (575 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 278)  (577 278)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 278)  (582 278)  LC_3 Logic Functioning bit
 (38 6)  (584 278)  (584 278)  LC_3 Logic Functioning bit
 (45 6)  (591 278)  (591 278)  LC_3 Logic Functioning bit
 (6 7)  (552 279)  (552 279)  routing T_11_17.sp4_h_r_3 <X> T_11_17.sp4_h_l_38
 (31 7)  (577 279)  (577 279)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 279)  (582 279)  LC_3 Logic Functioning bit
 (38 7)  (584 279)  (584 279)  LC_3 Logic Functioning bit
 (45 7)  (591 279)  (591 279)  LC_3 Logic Functioning bit
 (53 7)  (599 279)  (599 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (9 8)  (555 280)  (555 280)  routing T_11_17.sp4_v_t_42 <X> T_11_17.sp4_h_r_7
 (4 10)  (550 282)  (550 282)  routing T_11_17.sp4_h_r_0 <X> T_11_17.sp4_v_t_43
 (6 10)  (552 282)  (552 282)  routing T_11_17.sp4_h_r_0 <X> T_11_17.sp4_v_t_43
 (11 10)  (557 282)  (557 282)  routing T_11_17.sp4_h_l_38 <X> T_11_17.sp4_v_t_45
 (17 10)  (563 282)  (563 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 282)  (564 282)  routing T_11_17.wire_logic_cluster/lc_5/out <X> T_11_17.lc_trk_g2_5
 (25 10)  (571 282)  (571 282)  routing T_11_17.wire_logic_cluster/lc_6/out <X> T_11_17.lc_trk_g2_6
 (27 10)  (573 282)  (573 282)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 282)  (574 282)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 282)  (575 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 282)  (580 282)  routing T_11_17.lc_trk_g1_1 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 282)  (582 282)  LC_5 Logic Functioning bit
 (38 10)  (584 282)  (584 282)  LC_5 Logic Functioning bit
 (45 10)  (591 282)  (591 282)  LC_5 Logic Functioning bit
 (5 11)  (551 283)  (551 283)  routing T_11_17.sp4_h_r_0 <X> T_11_17.sp4_v_t_43
 (22 11)  (568 283)  (568 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (576 283)  (576 283)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (582 283)  (582 283)  LC_5 Logic Functioning bit
 (38 11)  (584 283)  (584 283)  LC_5 Logic Functioning bit
 (45 11)  (591 283)  (591 283)  LC_5 Logic Functioning bit
 (53 11)  (599 283)  (599 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (563 284)  (563 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 284)  (564 284)  routing T_11_17.wire_logic_cluster/lc_1/out <X> T_11_17.lc_trk_g3_1
 (22 12)  (568 284)  (568 284)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (570 284)  (570 284)  routing T_11_17.tnr_op_3 <X> T_11_17.lc_trk_g3_3
 (31 12)  (577 284)  (577 284)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 284)  (579 284)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 284)  (582 284)  LC_6 Logic Functioning bit
 (37 12)  (583 284)  (583 284)  LC_6 Logic Functioning bit
 (38 12)  (584 284)  (584 284)  LC_6 Logic Functioning bit
 (39 12)  (585 284)  (585 284)  LC_6 Logic Functioning bit
 (45 12)  (591 284)  (591 284)  LC_6 Logic Functioning bit
 (36 13)  (582 285)  (582 285)  LC_6 Logic Functioning bit
 (37 13)  (583 285)  (583 285)  LC_6 Logic Functioning bit
 (38 13)  (584 285)  (584 285)  LC_6 Logic Functioning bit
 (39 13)  (585 285)  (585 285)  LC_6 Logic Functioning bit
 (45 13)  (591 285)  (591 285)  LC_6 Logic Functioning bit
 (48 13)  (594 285)  (594 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (597 285)  (597 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (546 286)  (546 286)  routing T_11_17.glb_netwk_4 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 286)  (547 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 286)  (560 286)  routing T_11_17.rgt_op_4 <X> T_11_17.lc_trk_g3_4
 (26 14)  (572 286)  (572 286)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (574 286)  (574 286)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 286)  (575 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 286)  (576 286)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 286)  (578 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 286)  (579 286)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 286)  (580 286)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (45 14)  (591 286)  (591 286)  LC_7 Logic Functioning bit
 (53 14)  (599 286)  (599 286)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (15 15)  (561 287)  (561 287)  routing T_11_17.rgt_op_4 <X> T_11_17.lc_trk_g3_4
 (17 15)  (563 287)  (563 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (568 287)  (568 287)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (570 287)  (570 287)  routing T_11_17.tnr_op_6 <X> T_11_17.lc_trk_g3_6
 (26 15)  (572 287)  (572 287)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 287)  (573 287)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 287)  (574 287)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 287)  (575 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 287)  (576 287)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 287)  (578 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (580 287)  (580 287)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.input_2_7
 (40 15)  (586 287)  (586 287)  LC_7 Logic Functioning bit
 (44 15)  (590 287)  (590 287)  LC_7 Logic Functioning bit
 (45 15)  (591 287)  (591 287)  LC_7 Logic Functioning bit
 (46 15)  (592 287)  (592 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (594 287)  (594 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_12_17

 (0 0)  (600 272)  (600 272)  Negative Clock bit

 (17 0)  (617 272)  (617 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (621 272)  (621 272)  routing T_12_17.wire_logic_cluster/lc_3/out <X> T_12_17.lc_trk_g0_3
 (22 0)  (622 272)  (622 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (626 272)  (626 272)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 272)  (628 272)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 272)  (630 272)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 272)  (633 272)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 272)  (634 272)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 272)  (635 272)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.input_2_0
 (39 0)  (639 272)  (639 272)  LC_0 Logic Functioning bit
 (18 1)  (618 273)  (618 273)  routing T_12_17.sp4_r_v_b_34 <X> T_12_17.lc_trk_g0_1
 (27 1)  (627 273)  (627 273)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 273)  (630 273)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 273)  (631 273)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 273)  (632 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (635 273)  (635 273)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.input_2_0
 (48 1)  (648 273)  (648 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (52 1)  (652 273)  (652 273)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_5 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (614 274)  (614 274)  routing T_12_17.wire_logic_cluster/lc_4/out <X> T_12_17.lc_trk_g0_4
 (25 2)  (625 274)  (625 274)  routing T_12_17.lft_op_6 <X> T_12_17.lc_trk_g0_6
 (31 2)  (631 274)  (631 274)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (40 2)  (640 274)  (640 274)  LC_1 Logic Functioning bit
 (41 2)  (641 274)  (641 274)  LC_1 Logic Functioning bit
 (42 2)  (642 274)  (642 274)  LC_1 Logic Functioning bit
 (43 2)  (643 274)  (643 274)  LC_1 Logic Functioning bit
 (45 2)  (645 274)  (645 274)  LC_1 Logic Functioning bit
 (0 3)  (600 275)  (600 275)  routing T_12_17.glb_netwk_5 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (4 3)  (604 275)  (604 275)  routing T_12_17.sp4_h_r_4 <X> T_12_17.sp4_h_l_37
 (6 3)  (606 275)  (606 275)  routing T_12_17.sp4_h_r_4 <X> T_12_17.sp4_h_l_37
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (622 275)  (622 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (624 275)  (624 275)  routing T_12_17.lft_op_6 <X> T_12_17.lc_trk_g0_6
 (31 3)  (631 275)  (631 275)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (40 3)  (640 275)  (640 275)  LC_1 Logic Functioning bit
 (41 3)  (641 275)  (641 275)  LC_1 Logic Functioning bit
 (42 3)  (642 275)  (642 275)  LC_1 Logic Functioning bit
 (43 3)  (643 275)  (643 275)  LC_1 Logic Functioning bit
 (44 3)  (644 275)  (644 275)  LC_1 Logic Functioning bit
 (45 3)  (645 275)  (645 275)  LC_1 Logic Functioning bit
 (25 4)  (625 276)  (625 276)  routing T_12_17.lft_op_2 <X> T_12_17.lc_trk_g1_2
 (28 4)  (628 276)  (628 276)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (41 4)  (641 276)  (641 276)  LC_2 Logic Functioning bit
 (43 4)  (643 276)  (643 276)  LC_2 Logic Functioning bit
 (22 5)  (622 277)  (622 277)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (624 277)  (624 277)  routing T_12_17.lft_op_2 <X> T_12_17.lc_trk_g1_2
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (41 5)  (641 277)  (641 277)  LC_2 Logic Functioning bit
 (43 5)  (643 277)  (643 277)  LC_2 Logic Functioning bit
 (8 6)  (608 278)  (608 278)  routing T_12_17.sp4_h_r_4 <X> T_12_17.sp4_h_l_41
 (15 6)  (615 278)  (615 278)  routing T_12_17.lft_op_5 <X> T_12_17.lc_trk_g1_5
 (17 6)  (617 278)  (617 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (618 278)  (618 278)  routing T_12_17.lft_op_5 <X> T_12_17.lc_trk_g1_5
 (27 6)  (627 278)  (627 278)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 278)  (628 278)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 278)  (630 278)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 278)  (633 278)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 278)  (634 278)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (38 6)  (638 278)  (638 278)  LC_3 Logic Functioning bit
 (40 6)  (640 278)  (640 278)  LC_3 Logic Functioning bit
 (41 6)  (641 278)  (641 278)  LC_3 Logic Functioning bit
 (45 6)  (645 278)  (645 278)  LC_3 Logic Functioning bit
 (50 6)  (650 278)  (650 278)  Cascade bit: LH_LC03_inmux02_5

 (30 7)  (630 279)  (630 279)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 279)  (636 279)  LC_3 Logic Functioning bit
 (38 7)  (638 279)  (638 279)  LC_3 Logic Functioning bit
 (40 7)  (640 279)  (640 279)  LC_3 Logic Functioning bit
 (41 7)  (641 279)  (641 279)  LC_3 Logic Functioning bit
 (45 7)  (645 279)  (645 279)  LC_3 Logic Functioning bit
 (3 8)  (603 280)  (603 280)  routing T_12_17.sp12_h_r_1 <X> T_12_17.sp12_v_b_1
 (12 8)  (612 280)  (612 280)  routing T_12_17.sp4_v_b_2 <X> T_12_17.sp4_h_r_8
 (17 8)  (617 280)  (617 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 280)  (618 280)  routing T_12_17.wire_logic_cluster/lc_1/out <X> T_12_17.lc_trk_g2_1
 (21 8)  (621 280)  (621 280)  routing T_12_17.sp4_h_r_35 <X> T_12_17.lc_trk_g2_3
 (22 8)  (622 280)  (622 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (623 280)  (623 280)  routing T_12_17.sp4_h_r_35 <X> T_12_17.lc_trk_g2_3
 (24 8)  (624 280)  (624 280)  routing T_12_17.sp4_h_r_35 <X> T_12_17.lc_trk_g2_3
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 280)  (634 280)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 280)  (635 280)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.input_2_4
 (37 8)  (637 280)  (637 280)  LC_4 Logic Functioning bit
 (40 8)  (640 280)  (640 280)  LC_4 Logic Functioning bit
 (41 8)  (641 280)  (641 280)  LC_4 Logic Functioning bit
 (42 8)  (642 280)  (642 280)  LC_4 Logic Functioning bit
 (43 8)  (643 280)  (643 280)  LC_4 Logic Functioning bit
 (45 8)  (645 280)  (645 280)  LC_4 Logic Functioning bit
 (3 9)  (603 281)  (603 281)  routing T_12_17.sp12_h_r_1 <X> T_12_17.sp12_v_b_1
 (11 9)  (611 281)  (611 281)  routing T_12_17.sp4_v_b_2 <X> T_12_17.sp4_h_r_8
 (13 9)  (613 281)  (613 281)  routing T_12_17.sp4_v_b_2 <X> T_12_17.sp4_h_r_8
 (22 9)  (622 281)  (622 281)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (624 281)  (624 281)  routing T_12_17.tnl_op_2 <X> T_12_17.lc_trk_g2_2
 (25 9)  (625 281)  (625 281)  routing T_12_17.tnl_op_2 <X> T_12_17.lc_trk_g2_2
 (27 9)  (627 281)  (627 281)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 281)  (628 281)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 281)  (629 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 281)  (631 281)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 281)  (632 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (636 281)  (636 281)  LC_4 Logic Functioning bit
 (40 9)  (640 281)  (640 281)  LC_4 Logic Functioning bit
 (41 9)  (641 281)  (641 281)  LC_4 Logic Functioning bit
 (42 9)  (642 281)  (642 281)  LC_4 Logic Functioning bit
 (43 9)  (643 281)  (643 281)  LC_4 Logic Functioning bit
 (45 9)  (645 281)  (645 281)  LC_4 Logic Functioning bit
 (21 10)  (621 282)  (621 282)  routing T_12_17.wire_logic_cluster/lc_7/out <X> T_12_17.lc_trk_g2_7
 (22 10)  (622 282)  (622 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (31 10)  (631 282)  (631 282)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (40 10)  (640 282)  (640 282)  LC_5 Logic Functioning bit
 (42 10)  (642 282)  (642 282)  LC_5 Logic Functioning bit
 (26 11)  (626 283)  (626 283)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 283)  (629 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (41 11)  (641 283)  (641 283)  LC_5 Logic Functioning bit
 (43 11)  (643 283)  (643 283)  LC_5 Logic Functioning bit
 (15 12)  (615 284)  (615 284)  routing T_12_17.tnl_op_1 <X> T_12_17.lc_trk_g3_1
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (25 12)  (625 284)  (625 284)  routing T_12_17.wire_logic_cluster/lc_2/out <X> T_12_17.lc_trk_g3_2
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 284)  (633 284)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (42 12)  (642 284)  (642 284)  LC_6 Logic Functioning bit
 (50 12)  (650 284)  (650 284)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (651 284)  (651 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (12 13)  (612 285)  (612 285)  routing T_12_17.sp4_h_r_11 <X> T_12_17.sp4_v_b_11
 (18 13)  (618 285)  (618 285)  routing T_12_17.tnl_op_1 <X> T_12_17.lc_trk_g3_1
 (22 13)  (622 285)  (622 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (626 285)  (626 285)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 285)  (628 285)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 285)  (631 285)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (51 13)  (651 285)  (651 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (600 286)  (600 286)  routing T_12_17.glb_netwk_4 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 286)  (601 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (622 286)  (622 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 286)  (633 286)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 286)  (634 286)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 286)  (636 286)  LC_7 Logic Functioning bit
 (38 14)  (638 286)  (638 286)  LC_7 Logic Functioning bit
 (45 14)  (645 286)  (645 286)  LC_7 Logic Functioning bit
 (51 14)  (651 286)  (651 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (626 287)  (626 287)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 287)  (629 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (637 287)  (637 287)  LC_7 Logic Functioning bit
 (39 15)  (639 287)  (639 287)  LC_7 Logic Functioning bit
 (45 15)  (645 287)  (645 287)  LC_7 Logic Functioning bit
 (48 15)  (648 287)  (648 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_13_17

 (0 0)  (654 272)  (654 272)  Negative Clock bit

 (9 0)  (663 272)  (663 272)  routing T_13_17.sp4_h_l_47 <X> T_13_17.sp4_h_r_1
 (10 0)  (664 272)  (664 272)  routing T_13_17.sp4_h_l_47 <X> T_13_17.sp4_h_r_1
 (11 0)  (665 272)  (665 272)  routing T_13_17.sp4_h_r_9 <X> T_13_17.sp4_v_b_2
 (27 0)  (681 272)  (681 272)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 272)  (684 272)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 272)  (685 272)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 272)  (687 272)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (43 0)  (697 272)  (697 272)  LC_0 Logic Functioning bit
 (13 1)  (667 273)  (667 273)  routing T_13_17.sp4_v_t_44 <X> T_13_17.sp4_h_r_2
 (19 1)  (673 273)  (673 273)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (26 1)  (680 273)  (680 273)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 273)  (682 273)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (687 273)  (687 273)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.input_2_0
 (34 1)  (688 273)  (688 273)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.input_2_0
 (37 1)  (691 273)  (691 273)  LC_0 Logic Functioning bit
 (42 1)  (696 273)  (696 273)  LC_0 Logic Functioning bit
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_5 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (668 274)  (668 274)  routing T_13_17.lft_op_4 <X> T_13_17.lc_trk_g0_4
 (21 2)  (675 274)  (675 274)  routing T_13_17.lft_op_7 <X> T_13_17.lc_trk_g0_7
 (22 2)  (676 274)  (676 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (678 274)  (678 274)  routing T_13_17.lft_op_7 <X> T_13_17.lc_trk_g0_7
 (31 2)  (685 274)  (685 274)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 274)  (688 274)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 274)  (690 274)  LC_1 Logic Functioning bit
 (37 2)  (691 274)  (691 274)  LC_1 Logic Functioning bit
 (45 2)  (699 274)  (699 274)  LC_1 Logic Functioning bit
 (50 2)  (704 274)  (704 274)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (654 275)  (654 275)  routing T_13_17.glb_netwk_5 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (15 3)  (669 275)  (669 275)  routing T_13_17.lft_op_4 <X> T_13_17.lc_trk_g0_4
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 275)  (690 275)  LC_1 Logic Functioning bit
 (37 3)  (691 275)  (691 275)  LC_1 Logic Functioning bit
 (44 3)  (698 275)  (698 275)  LC_1 Logic Functioning bit
 (45 3)  (699 275)  (699 275)  LC_1 Logic Functioning bit
 (25 4)  (679 276)  (679 276)  routing T_13_17.lft_op_2 <X> T_13_17.lc_trk_g1_2
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 276)  (687 276)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (40 4)  (694 276)  (694 276)  LC_2 Logic Functioning bit
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (42 4)  (696 276)  (696 276)  LC_2 Logic Functioning bit
 (43 4)  (697 276)  (697 276)  LC_2 Logic Functioning bit
 (46 4)  (700 276)  (700 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (51 4)  (705 276)  (705 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (53 4)  (707 276)  (707 276)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (676 277)  (676 277)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 277)  (678 277)  routing T_13_17.lft_op_2 <X> T_13_17.lc_trk_g1_2
 (40 5)  (694 277)  (694 277)  LC_2 Logic Functioning bit
 (41 5)  (695 277)  (695 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (43 5)  (697 277)  (697 277)  LC_2 Logic Functioning bit
 (46 5)  (700 277)  (700 277)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (668 278)  (668 278)  routing T_13_17.wire_logic_cluster/lc_4/out <X> T_13_17.lc_trk_g1_4
 (21 6)  (675 278)  (675 278)  routing T_13_17.wire_logic_cluster/lc_7/out <X> T_13_17.lc_trk_g1_7
 (22 6)  (676 278)  (676 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (679 278)  (679 278)  routing T_13_17.sp4_h_r_14 <X> T_13_17.lc_trk_g1_6
 (26 6)  (680 278)  (680 278)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 278)  (681 278)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 278)  (682 278)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 278)  (685 278)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 278)  (687 278)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 278)  (690 278)  LC_3 Logic Functioning bit
 (17 7)  (671 279)  (671 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (676 279)  (676 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (677 279)  (677 279)  routing T_13_17.sp4_h_r_14 <X> T_13_17.lc_trk_g1_6
 (24 7)  (678 279)  (678 279)  routing T_13_17.sp4_h_r_14 <X> T_13_17.lc_trk_g1_6
 (26 7)  (680 279)  (680 279)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 279)  (681 279)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 279)  (685 279)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 279)  (686 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (687 279)  (687 279)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.input_2_3
 (34 7)  (688 279)  (688 279)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.input_2_3
 (35 7)  (689 279)  (689 279)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.input_2_3
 (3 8)  (657 280)  (657 280)  routing T_13_17.sp12_h_r_1 <X> T_13_17.sp12_v_b_1
 (17 8)  (671 280)  (671 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 280)  (672 280)  routing T_13_17.wire_logic_cluster/lc_1/out <X> T_13_17.lc_trk_g2_1
 (22 8)  (676 280)  (676 280)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (678 280)  (678 280)  routing T_13_17.tnl_op_3 <X> T_13_17.lc_trk_g2_3
 (26 8)  (680 280)  (680 280)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 280)  (684 280)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 280)  (685 280)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 280)  (687 280)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (41 8)  (695 280)  (695 280)  LC_4 Logic Functioning bit
 (42 8)  (696 280)  (696 280)  LC_4 Logic Functioning bit
 (43 8)  (697 280)  (697 280)  LC_4 Logic Functioning bit
 (45 8)  (699 280)  (699 280)  LC_4 Logic Functioning bit
 (46 8)  (700 280)  (700 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (704 280)  (704 280)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (657 281)  (657 281)  routing T_13_17.sp12_h_r_1 <X> T_13_17.sp12_v_b_1
 (10 9)  (664 281)  (664 281)  routing T_13_17.sp4_h_r_2 <X> T_13_17.sp4_v_b_7
 (21 9)  (675 281)  (675 281)  routing T_13_17.tnl_op_3 <X> T_13_17.lc_trk_g2_3
 (22 9)  (676 281)  (676 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 281)  (677 281)  routing T_13_17.sp4_v_b_42 <X> T_13_17.lc_trk_g2_2
 (24 9)  (678 281)  (678 281)  routing T_13_17.sp4_v_b_42 <X> T_13_17.lc_trk_g2_2
 (26 9)  (680 281)  (680 281)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 281)  (681 281)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 281)  (684 281)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (42 9)  (696 281)  (696 281)  LC_4 Logic Functioning bit
 (43 9)  (697 281)  (697 281)  LC_4 Logic Functioning bit
 (44 9)  (698 281)  (698 281)  LC_4 Logic Functioning bit
 (45 9)  (699 281)  (699 281)  LC_4 Logic Functioning bit
 (14 10)  (668 282)  (668 282)  routing T_13_17.sp4_h_r_44 <X> T_13_17.lc_trk_g2_4
 (15 10)  (669 282)  (669 282)  routing T_13_17.sp4_h_l_16 <X> T_13_17.lc_trk_g2_5
 (16 10)  (670 282)  (670 282)  routing T_13_17.sp4_h_l_16 <X> T_13_17.lc_trk_g2_5
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (676 282)  (676 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (677 282)  (677 282)  routing T_13_17.sp4_h_r_31 <X> T_13_17.lc_trk_g2_7
 (24 10)  (678 282)  (678 282)  routing T_13_17.sp4_h_r_31 <X> T_13_17.lc_trk_g2_7
 (25 10)  (679 282)  (679 282)  routing T_13_17.wire_logic_cluster/lc_6/out <X> T_13_17.lc_trk_g2_6
 (26 10)  (680 282)  (680 282)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 282)  (682 282)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 282)  (684 282)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 282)  (685 282)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (689 282)  (689 282)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_5
 (43 10)  (697 282)  (697 282)  LC_5 Logic Functioning bit
 (14 11)  (668 283)  (668 283)  routing T_13_17.sp4_h_r_44 <X> T_13_17.lc_trk_g2_4
 (15 11)  (669 283)  (669 283)  routing T_13_17.sp4_h_r_44 <X> T_13_17.lc_trk_g2_4
 (16 11)  (670 283)  (670 283)  routing T_13_17.sp4_h_r_44 <X> T_13_17.lc_trk_g2_4
 (17 11)  (671 283)  (671 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (672 283)  (672 283)  routing T_13_17.sp4_h_l_16 <X> T_13_17.lc_trk_g2_5
 (21 11)  (675 283)  (675 283)  routing T_13_17.sp4_h_r_31 <X> T_13_17.lc_trk_g2_7
 (22 11)  (676 283)  (676 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (681 283)  (681 283)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 283)  (682 283)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 283)  (686 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (687 283)  (687 283)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_5
 (35 11)  (689 283)  (689 283)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_5
 (2 12)  (656 284)  (656 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (12 12)  (666 284)  (666 284)  routing T_13_17.sp4_h_l_45 <X> T_13_17.sp4_h_r_11
 (16 12)  (670 284)  (670 284)  routing T_13_17.sp4_v_b_33 <X> T_13_17.lc_trk_g3_1
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (672 284)  (672 284)  routing T_13_17.sp4_v_b_33 <X> T_13_17.lc_trk_g3_1
 (26 12)  (680 284)  (680 284)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 284)  (682 284)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 284)  (688 284)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (50 12)  (704 284)  (704 284)  Cascade bit: LH_LC06_inmux02_5

 (13 13)  (667 285)  (667 285)  routing T_13_17.sp4_h_l_45 <X> T_13_17.sp4_h_r_11
 (18 13)  (672 285)  (672 285)  routing T_13_17.sp4_v_b_33 <X> T_13_17.lc_trk_g3_1
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (677 285)  (677 285)  routing T_13_17.sp4_v_b_42 <X> T_13_17.lc_trk_g3_2
 (24 13)  (678 285)  (678 285)  routing T_13_17.sp4_v_b_42 <X> T_13_17.lc_trk_g3_2
 (27 13)  (681 285)  (681 285)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 285)  (682 285)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 285)  (684 285)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 285)  (685 285)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (691 285)  (691 285)  LC_6 Logic Functioning bit
 (0 14)  (654 286)  (654 286)  routing T_13_17.glb_netwk_4 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 286)  (668 286)  routing T_13_17.sp4_h_r_36 <X> T_13_17.lc_trk_g3_4
 (15 14)  (669 286)  (669 286)  routing T_13_17.tnl_op_5 <X> T_13_17.lc_trk_g3_5
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (675 286)  (675 286)  routing T_13_17.sp4_v_t_26 <X> T_13_17.lc_trk_g3_7
 (22 14)  (676 286)  (676 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (677 286)  (677 286)  routing T_13_17.sp4_v_t_26 <X> T_13_17.lc_trk_g3_7
 (26 14)  (680 286)  (680 286)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 286)  (681 286)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 286)  (682 286)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 286)  (687 286)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 286)  (689 286)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.input_2_7
 (38 14)  (692 286)  (692 286)  LC_7 Logic Functioning bit
 (45 14)  (699 286)  (699 286)  LC_7 Logic Functioning bit
 (48 14)  (702 286)  (702 286)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (15 15)  (669 287)  (669 287)  routing T_13_17.sp4_h_r_36 <X> T_13_17.lc_trk_g3_4
 (16 15)  (670 287)  (670 287)  routing T_13_17.sp4_h_r_36 <X> T_13_17.lc_trk_g3_4
 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (672 287)  (672 287)  routing T_13_17.tnl_op_5 <X> T_13_17.lc_trk_g3_5
 (21 15)  (675 287)  (675 287)  routing T_13_17.sp4_v_t_26 <X> T_13_17.lc_trk_g3_7
 (28 15)  (682 287)  (682 287)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 287)  (685 287)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 287)  (686 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (688 287)  (688 287)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.input_2_7
 (36 15)  (690 287)  (690 287)  LC_7 Logic Functioning bit
 (38 15)  (692 287)  (692 287)  LC_7 Logic Functioning bit
 (44 15)  (698 287)  (698 287)  LC_7 Logic Functioning bit
 (45 15)  (699 287)  (699 287)  LC_7 Logic Functioning bit
 (46 15)  (700 287)  (700 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_14_17

 (0 0)  (708 272)  (708 272)  Negative Clock bit

 (25 0)  (733 272)  (733 272)  routing T_14_17.sp4_h_l_7 <X> T_14_17.lc_trk_g0_2
 (26 0)  (734 272)  (734 272)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 272)  (735 272)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 272)  (736 272)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 272)  (738 272)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 272)  (742 272)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (45 0)  (753 272)  (753 272)  LC_0 Logic Functioning bit
 (46 0)  (754 272)  (754 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (5 1)  (713 273)  (713 273)  routing T_14_17.sp4_h_r_0 <X> T_14_17.sp4_v_b_0
 (22 1)  (730 273)  (730 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 273)  (731 273)  routing T_14_17.sp4_h_l_7 <X> T_14_17.lc_trk_g0_2
 (24 1)  (732 273)  (732 273)  routing T_14_17.sp4_h_l_7 <X> T_14_17.lc_trk_g0_2
 (25 1)  (733 273)  (733 273)  routing T_14_17.sp4_h_l_7 <X> T_14_17.lc_trk_g0_2
 (28 1)  (736 273)  (736 273)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (37 1)  (745 273)  (745 273)  LC_0 Logic Functioning bit
 (39 1)  (747 273)  (747 273)  LC_0 Logic Functioning bit
 (45 1)  (753 273)  (753 273)  LC_0 Logic Functioning bit
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (12 2)  (720 274)  (720 274)  routing T_14_17.sp4_h_r_11 <X> T_14_17.sp4_h_l_39
 (22 2)  (730 274)  (730 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (731 274)  (731 274)  routing T_14_17.sp4_h_r_7 <X> T_14_17.lc_trk_g0_7
 (24 2)  (732 274)  (732 274)  routing T_14_17.sp4_h_r_7 <X> T_14_17.lc_trk_g0_7
 (25 2)  (733 274)  (733 274)  routing T_14_17.lft_op_6 <X> T_14_17.lc_trk_g0_6
 (26 2)  (734 274)  (734 274)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 274)  (741 274)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 274)  (742 274)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 274)  (744 274)  LC_1 Logic Functioning bit
 (37 2)  (745 274)  (745 274)  LC_1 Logic Functioning bit
 (38 2)  (746 274)  (746 274)  LC_1 Logic Functioning bit
 (39 2)  (747 274)  (747 274)  LC_1 Logic Functioning bit
 (41 2)  (749 274)  (749 274)  LC_1 Logic Functioning bit
 (43 2)  (751 274)  (751 274)  LC_1 Logic Functioning bit
 (45 2)  (753 274)  (753 274)  LC_1 Logic Functioning bit
 (13 3)  (721 275)  (721 275)  routing T_14_17.sp4_h_r_11 <X> T_14_17.sp4_h_l_39
 (21 3)  (729 275)  (729 275)  routing T_14_17.sp4_h_r_7 <X> T_14_17.lc_trk_g0_7
 (22 3)  (730 275)  (730 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 275)  (732 275)  routing T_14_17.lft_op_6 <X> T_14_17.lc_trk_g0_6
 (28 3)  (736 275)  (736 275)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 275)  (738 275)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (37 3)  (745 275)  (745 275)  LC_1 Logic Functioning bit
 (39 3)  (747 275)  (747 275)  LC_1 Logic Functioning bit
 (40 3)  (748 275)  (748 275)  LC_1 Logic Functioning bit
 (42 3)  (750 275)  (750 275)  LC_1 Logic Functioning bit
 (45 3)  (753 275)  (753 275)  LC_1 Logic Functioning bit
 (47 3)  (755 275)  (755 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (6 4)  (714 276)  (714 276)  routing T_14_17.sp4_v_t_37 <X> T_14_17.sp4_v_b_3
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 276)  (738 276)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 276)  (741 276)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 276)  (745 276)  LC_2 Logic Functioning bit
 (39 4)  (747 276)  (747 276)  LC_2 Logic Functioning bit
 (46 4)  (754 276)  (754 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (51 4)  (759 276)  (759 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (5 5)  (713 277)  (713 277)  routing T_14_17.sp4_v_t_37 <X> T_14_17.sp4_v_b_3
 (12 5)  (720 277)  (720 277)  routing T_14_17.sp4_h_r_5 <X> T_14_17.sp4_v_b_5
 (15 5)  (723 277)  (723 277)  routing T_14_17.sp4_v_t_5 <X> T_14_17.lc_trk_g1_0
 (16 5)  (724 277)  (724 277)  routing T_14_17.sp4_v_t_5 <X> T_14_17.lc_trk_g1_0
 (17 5)  (725 277)  (725 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (30 5)  (738 277)  (738 277)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 277)  (739 277)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 277)  (745 277)  LC_2 Logic Functioning bit
 (39 5)  (747 277)  (747 277)  LC_2 Logic Functioning bit
 (48 5)  (756 277)  (756 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (52 5)  (760 277)  (760 277)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (26 6)  (734 278)  (734 278)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (37 6)  (745 278)  (745 278)  LC_3 Logic Functioning bit
 (39 6)  (747 278)  (747 278)  LC_3 Logic Functioning bit
 (40 6)  (748 278)  (748 278)  LC_3 Logic Functioning bit
 (42 6)  (750 278)  (750 278)  LC_3 Logic Functioning bit
 (26 7)  (734 279)  (734 279)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 279)  (736 279)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (744 279)  (744 279)  LC_3 Logic Functioning bit
 (38 7)  (746 279)  (746 279)  LC_3 Logic Functioning bit
 (41 7)  (749 279)  (749 279)  LC_3 Logic Functioning bit
 (43 7)  (751 279)  (751 279)  LC_3 Logic Functioning bit
 (47 7)  (755 279)  (755 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (5 8)  (713 280)  (713 280)  routing T_14_17.sp4_h_l_38 <X> T_14_17.sp4_h_r_6
 (12 8)  (720 280)  (720 280)  routing T_14_17.sp4_v_t_45 <X> T_14_17.sp4_h_r_8
 (21 8)  (729 280)  (729 280)  routing T_14_17.sp4_v_t_14 <X> T_14_17.lc_trk_g2_3
 (22 8)  (730 280)  (730 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (731 280)  (731 280)  routing T_14_17.sp4_v_t_14 <X> T_14_17.lc_trk_g2_3
 (26 8)  (734 280)  (734 280)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (37 8)  (745 280)  (745 280)  LC_4 Logic Functioning bit
 (39 8)  (747 280)  (747 280)  LC_4 Logic Functioning bit
 (40 8)  (748 280)  (748 280)  LC_4 Logic Functioning bit
 (42 8)  (750 280)  (750 280)  LC_4 Logic Functioning bit
 (46 8)  (754 280)  (754 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (755 280)  (755 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (756 280)  (756 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (760 280)  (760 280)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (4 9)  (712 281)  (712 281)  routing T_14_17.sp4_h_l_38 <X> T_14_17.sp4_h_r_6
 (26 9)  (734 281)  (734 281)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 281)  (736 281)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 281)  (744 281)  LC_4 Logic Functioning bit
 (38 9)  (746 281)  (746 281)  LC_4 Logic Functioning bit
 (41 9)  (749 281)  (749 281)  LC_4 Logic Functioning bit
 (43 9)  (751 281)  (751 281)  LC_4 Logic Functioning bit
 (52 9)  (760 281)  (760 281)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (15 10)  (723 282)  (723 282)  routing T_14_17.sp4_h_l_16 <X> T_14_17.lc_trk_g2_5
 (16 10)  (724 282)  (724 282)  routing T_14_17.sp4_h_l_16 <X> T_14_17.lc_trk_g2_5
 (17 10)  (725 282)  (725 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (19 10)  (727 282)  (727 282)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (31 10)  (739 282)  (739 282)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (40 10)  (748 282)  (748 282)  LC_5 Logic Functioning bit
 (41 10)  (749 282)  (749 282)  LC_5 Logic Functioning bit
 (42 10)  (750 282)  (750 282)  LC_5 Logic Functioning bit
 (43 10)  (751 282)  (751 282)  LC_5 Logic Functioning bit
 (47 10)  (755 282)  (755 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (53 10)  (761 282)  (761 282)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (722 283)  (722 283)  routing T_14_17.sp12_v_b_20 <X> T_14_17.lc_trk_g2_4
 (16 11)  (724 283)  (724 283)  routing T_14_17.sp12_v_b_20 <X> T_14_17.lc_trk_g2_4
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (18 11)  (726 283)  (726 283)  routing T_14_17.sp4_h_l_16 <X> T_14_17.lc_trk_g2_5
 (22 11)  (730 283)  (730 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (733 283)  (733 283)  routing T_14_17.sp4_r_v_b_38 <X> T_14_17.lc_trk_g2_6
 (31 11)  (739 283)  (739 283)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (40 11)  (748 283)  (748 283)  LC_5 Logic Functioning bit
 (41 11)  (749 283)  (749 283)  LC_5 Logic Functioning bit
 (42 11)  (750 283)  (750 283)  LC_5 Logic Functioning bit
 (43 11)  (751 283)  (751 283)  LC_5 Logic Functioning bit
 (4 12)  (712 284)  (712 284)  routing T_14_17.sp4_v_t_36 <X> T_14_17.sp4_v_b_9
 (6 12)  (714 284)  (714 284)  routing T_14_17.sp4_v_t_36 <X> T_14_17.sp4_v_b_9
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 284)  (726 284)  routing T_14_17.wire_logic_cluster/lc_1/out <X> T_14_17.lc_trk_g3_1
 (36 12)  (744 284)  (744 284)  LC_6 Logic Functioning bit
 (37 12)  (745 284)  (745 284)  LC_6 Logic Functioning bit
 (38 12)  (746 284)  (746 284)  LC_6 Logic Functioning bit
 (39 12)  (747 284)  (747 284)  LC_6 Logic Functioning bit
 (40 12)  (748 284)  (748 284)  LC_6 Logic Functioning bit
 (41 12)  (749 284)  (749 284)  LC_6 Logic Functioning bit
 (42 12)  (750 284)  (750 284)  LC_6 Logic Functioning bit
 (43 12)  (751 284)  (751 284)  LC_6 Logic Functioning bit
 (46 12)  (754 284)  (754 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (47 12)  (755 284)  (755 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (12 13)  (720 285)  (720 285)  routing T_14_17.sp4_h_r_11 <X> T_14_17.sp4_v_b_11
 (36 13)  (744 285)  (744 285)  LC_6 Logic Functioning bit
 (37 13)  (745 285)  (745 285)  LC_6 Logic Functioning bit
 (38 13)  (746 285)  (746 285)  LC_6 Logic Functioning bit
 (39 13)  (747 285)  (747 285)  LC_6 Logic Functioning bit
 (40 13)  (748 285)  (748 285)  LC_6 Logic Functioning bit
 (41 13)  (749 285)  (749 285)  LC_6 Logic Functioning bit
 (42 13)  (750 285)  (750 285)  LC_6 Logic Functioning bit
 (43 13)  (751 285)  (751 285)  LC_6 Logic Functioning bit
 (52 13)  (760 285)  (760 285)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (708 286)  (708 286)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 286)  (709 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (719 286)  (719 286)  routing T_14_17.sp4_v_b_8 <X> T_14_17.sp4_v_t_46
 (0 15)  (708 287)  (708 287)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (12 15)  (720 287)  (720 287)  routing T_14_17.sp4_v_b_8 <X> T_14_17.sp4_v_t_46
 (16 15)  (724 287)  (724 287)  routing T_14_17.sp12_v_b_12 <X> T_14_17.lc_trk_g3_4
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_15_17

 (6 0)  (768 272)  (768 272)  routing T_15_17.sp4_v_t_44 <X> T_15_17.sp4_v_b_0
 (14 0)  (776 272)  (776 272)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g0_0
 (21 0)  (783 272)  (783 272)  routing T_15_17.sp4_v_b_11 <X> T_15_17.lc_trk_g0_3
 (22 0)  (784 272)  (784 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (785 272)  (785 272)  routing T_15_17.sp4_v_b_11 <X> T_15_17.lc_trk_g0_3
 (5 1)  (767 273)  (767 273)  routing T_15_17.sp4_v_t_44 <X> T_15_17.sp4_v_b_0
 (13 1)  (775 273)  (775 273)  routing T_15_17.sp4_v_t_44 <X> T_15_17.sp4_h_r_2
 (14 1)  (776 273)  (776 273)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g0_0
 (15 1)  (777 273)  (777 273)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g0_0
 (16 1)  (778 273)  (778 273)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g0_0
 (17 1)  (779 273)  (779 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (783 273)  (783 273)  routing T_15_17.sp4_v_b_11 <X> T_15_17.lc_trk_g0_3
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_5 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (774 274)  (774 274)  routing T_15_17.sp4_v_b_2 <X> T_15_17.sp4_h_l_39
 (26 2)  (788 274)  (788 274)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 274)  (789 274)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 274)  (790 274)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 274)  (793 274)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 274)  (795 274)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 274)  (798 274)  LC_1 Logic Functioning bit
 (0 3)  (762 275)  (762 275)  routing T_15_17.glb_netwk_5 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (3 3)  (765 275)  (765 275)  routing T_15_17.sp12_v_b_0 <X> T_15_17.sp12_h_l_23
 (14 3)  (776 275)  (776 275)  routing T_15_17.sp4_h_r_4 <X> T_15_17.lc_trk_g0_4
 (15 3)  (777 275)  (777 275)  routing T_15_17.sp4_h_r_4 <X> T_15_17.lc_trk_g0_4
 (16 3)  (778 275)  (778 275)  routing T_15_17.sp4_h_r_4 <X> T_15_17.lc_trk_g0_4
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 3)  (788 275)  (788 275)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 275)  (789 275)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 275)  (791 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 275)  (794 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (795 275)  (795 275)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.input_2_1
 (35 3)  (797 275)  (797 275)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.input_2_1
 (48 3)  (810 275)  (810 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (776 276)  (776 276)  routing T_15_17.sp4_h_r_8 <X> T_15_17.lc_trk_g1_0
 (17 4)  (779 276)  (779 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (783 276)  (783 276)  routing T_15_17.sp4_h_r_11 <X> T_15_17.lc_trk_g1_3
 (22 4)  (784 276)  (784 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (785 276)  (785 276)  routing T_15_17.sp4_h_r_11 <X> T_15_17.lc_trk_g1_3
 (24 4)  (786 276)  (786 276)  routing T_15_17.sp4_h_r_11 <X> T_15_17.lc_trk_g1_3
 (26 4)  (788 276)  (788 276)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 276)  (790 276)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 276)  (793 276)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 276)  (796 276)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (48 4)  (810 276)  (810 276)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (13 5)  (775 277)  (775 277)  routing T_15_17.sp4_v_t_37 <X> T_15_17.sp4_h_r_5
 (15 5)  (777 277)  (777 277)  routing T_15_17.sp4_h_r_8 <X> T_15_17.lc_trk_g1_0
 (16 5)  (778 277)  (778 277)  routing T_15_17.sp4_h_r_8 <X> T_15_17.lc_trk_g1_0
 (17 5)  (779 277)  (779 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (780 277)  (780 277)  routing T_15_17.sp4_r_v_b_25 <X> T_15_17.lc_trk_g1_1
 (27 5)  (789 277)  (789 277)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 277)  (790 277)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 277)  (791 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 277)  (792 277)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 277)  (793 277)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 277)  (794 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (796 277)  (796 277)  routing T_15_17.lc_trk_g1_1 <X> T_15_17.input_2_2
 (12 6)  (774 278)  (774 278)  routing T_15_17.sp4_v_t_46 <X> T_15_17.sp4_h_l_40
 (25 6)  (787 278)  (787 278)  routing T_15_17.bnr_op_6 <X> T_15_17.lc_trk_g1_6
 (27 6)  (789 278)  (789 278)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 278)  (793 278)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (802 278)  (802 278)  LC_3 Logic Functioning bit
 (42 6)  (804 278)  (804 278)  LC_3 Logic Functioning bit
 (46 6)  (808 278)  (808 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (809 278)  (809 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (11 7)  (773 279)  (773 279)  routing T_15_17.sp4_v_t_46 <X> T_15_17.sp4_h_l_40
 (13 7)  (775 279)  (775 279)  routing T_15_17.sp4_v_t_46 <X> T_15_17.sp4_h_l_40
 (22 7)  (784 279)  (784 279)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (787 279)  (787 279)  routing T_15_17.bnr_op_6 <X> T_15_17.lc_trk_g1_6
 (30 7)  (792 279)  (792 279)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (40 7)  (802 279)  (802 279)  LC_3 Logic Functioning bit
 (42 7)  (804 279)  (804 279)  LC_3 Logic Functioning bit
 (52 7)  (814 279)  (814 279)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (2 8)  (764 280)  (764 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (21 8)  (783 280)  (783 280)  routing T_15_17.wire_logic_cluster/lc_3/out <X> T_15_17.lc_trk_g2_3
 (22 8)  (784 280)  (784 280)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (788 280)  (788 280)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 280)  (793 280)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 280)  (796 280)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 280)  (798 280)  LC_4 Logic Functioning bit
 (50 8)  (812 280)  (812 280)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (813 280)  (813 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (9 9)  (771 281)  (771 281)  routing T_15_17.sp4_v_t_46 <X> T_15_17.sp4_v_b_7
 (10 9)  (772 281)  (772 281)  routing T_15_17.sp4_v_t_46 <X> T_15_17.sp4_v_b_7
 (27 9)  (789 281)  (789 281)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 281)  (790 281)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 281)  (792 281)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 281)  (793 281)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (14 10)  (776 282)  (776 282)  routing T_15_17.bnl_op_4 <X> T_15_17.lc_trk_g2_4
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 282)  (795 282)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 282)  (796 282)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (41 10)  (803 282)  (803 282)  LC_5 Logic Functioning bit
 (43 10)  (805 282)  (805 282)  LC_5 Logic Functioning bit
 (45 10)  (807 282)  (807 282)  LC_5 Logic Functioning bit
 (51 10)  (813 282)  (813 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (776 283)  (776 283)  routing T_15_17.bnl_op_4 <X> T_15_17.lc_trk_g2_4
 (17 11)  (779 283)  (779 283)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (27 11)  (789 283)  (789 283)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 283)  (791 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 283)  (793 283)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (48 11)  (810 283)  (810 283)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (5 12)  (767 284)  (767 284)  routing T_15_17.sp4_v_b_3 <X> T_15_17.sp4_h_r_9
 (15 12)  (777 284)  (777 284)  routing T_15_17.sp4_h_r_25 <X> T_15_17.lc_trk_g3_1
 (16 12)  (778 284)  (778 284)  routing T_15_17.sp4_h_r_25 <X> T_15_17.lc_trk_g3_1
 (17 12)  (779 284)  (779 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (783 284)  (783 284)  routing T_15_17.bnl_op_3 <X> T_15_17.lc_trk_g3_3
 (22 12)  (784 284)  (784 284)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (4 13)  (766 285)  (766 285)  routing T_15_17.sp4_v_b_3 <X> T_15_17.sp4_h_r_9
 (6 13)  (768 285)  (768 285)  routing T_15_17.sp4_v_b_3 <X> T_15_17.sp4_h_r_9
 (18 13)  (780 285)  (780 285)  routing T_15_17.sp4_h_r_25 <X> T_15_17.lc_trk_g3_1
 (21 13)  (783 285)  (783 285)  routing T_15_17.bnl_op_3 <X> T_15_17.lc_trk_g3_3
 (17 14)  (779 286)  (779 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 286)  (780 286)  routing T_15_17.wire_logic_cluster/lc_5/out <X> T_15_17.lc_trk_g3_5
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 286)  (795 286)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 286)  (796 286)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (45 14)  (807 286)  (807 286)  LC_7 Logic Functioning bit
 (47 14)  (809 286)  (809 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (810 286)  (810 286)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (27 15)  (789 287)  (789 287)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 287)  (791 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 287)  (793 287)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (40 15)  (802 287)  (802 287)  LC_7 Logic Functioning bit
 (42 15)  (804 287)  (804 287)  LC_7 Logic Functioning bit


LogicTile_16_17

 (13 0)  (829 272)  (829 272)  routing T_16_17.sp4_v_t_39 <X> T_16_17.sp4_v_b_2
 (15 0)  (831 272)  (831 272)  routing T_16_17.sp4_v_b_17 <X> T_16_17.lc_trk_g0_1
 (16 0)  (832 272)  (832 272)  routing T_16_17.sp4_v_b_17 <X> T_16_17.lc_trk_g0_1
 (17 0)  (833 272)  (833 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (837 272)  (837 272)  routing T_16_17.wire_logic_cluster/lc_3/out <X> T_16_17.lc_trk_g0_3
 (22 0)  (838 272)  (838 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (842 272)  (842 272)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 272)  (843 272)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 272)  (845 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 272)  (846 272)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (851 272)  (851 272)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.input_2_0
 (40 0)  (856 272)  (856 272)  LC_0 Logic Functioning bit
 (27 1)  (843 273)  (843 273)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 273)  (845 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 273)  (847 273)  routing T_16_17.lc_trk_g0_3 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 273)  (848 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (849 273)  (849 273)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.input_2_0
 (35 1)  (851 273)  (851 273)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.input_2_0
 (48 1)  (864 273)  (864 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_5 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (820 274)  (820 274)  routing T_16_17.sp4_h_r_0 <X> T_16_17.sp4_v_t_37
 (15 2)  (831 274)  (831 274)  routing T_16_17.sp4_h_r_5 <X> T_16_17.lc_trk_g0_5
 (16 2)  (832 274)  (832 274)  routing T_16_17.sp4_h_r_5 <X> T_16_17.lc_trk_g0_5
 (17 2)  (833 274)  (833 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (837 274)  (837 274)  routing T_16_17.sp4_h_l_10 <X> T_16_17.lc_trk_g0_7
 (22 2)  (838 274)  (838 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (839 274)  (839 274)  routing T_16_17.sp4_h_l_10 <X> T_16_17.lc_trk_g0_7
 (24 2)  (840 274)  (840 274)  routing T_16_17.sp4_h_l_10 <X> T_16_17.lc_trk_g0_7
 (25 2)  (841 274)  (841 274)  routing T_16_17.sp4_h_r_14 <X> T_16_17.lc_trk_g0_6
 (0 3)  (816 275)  (816 275)  routing T_16_17.glb_netwk_5 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (5 3)  (821 275)  (821 275)  routing T_16_17.sp4_h_r_0 <X> T_16_17.sp4_v_t_37
 (18 3)  (834 275)  (834 275)  routing T_16_17.sp4_h_r_5 <X> T_16_17.lc_trk_g0_5
 (21 3)  (837 275)  (837 275)  routing T_16_17.sp4_h_l_10 <X> T_16_17.lc_trk_g0_7
 (22 3)  (838 275)  (838 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (839 275)  (839 275)  routing T_16_17.sp4_h_r_14 <X> T_16_17.lc_trk_g0_6
 (24 3)  (840 275)  (840 275)  routing T_16_17.sp4_h_r_14 <X> T_16_17.lc_trk_g0_6
 (0 4)  (816 276)  (816 276)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (1 4)  (817 276)  (817 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (10 4)  (826 276)  (826 276)  routing T_16_17.sp4_v_t_46 <X> T_16_17.sp4_h_r_4
 (15 4)  (831 276)  (831 276)  routing T_16_17.sp4_h_r_9 <X> T_16_17.lc_trk_g1_1
 (16 4)  (832 276)  (832 276)  routing T_16_17.sp4_h_r_9 <X> T_16_17.lc_trk_g1_1
 (17 4)  (833 276)  (833 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (834 276)  (834 276)  routing T_16_17.sp4_h_r_9 <X> T_16_17.lc_trk_g1_1
 (22 4)  (838 276)  (838 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (839 276)  (839 276)  routing T_16_17.sp4_h_r_3 <X> T_16_17.lc_trk_g1_3
 (24 4)  (840 276)  (840 276)  routing T_16_17.sp4_h_r_3 <X> T_16_17.lc_trk_g1_3
 (1 5)  (817 277)  (817 277)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (10 5)  (826 277)  (826 277)  routing T_16_17.sp4_h_r_11 <X> T_16_17.sp4_v_b_4
 (21 5)  (837 277)  (837 277)  routing T_16_17.sp4_h_r_3 <X> T_16_17.lc_trk_g1_3
 (12 6)  (828 278)  (828 278)  routing T_16_17.sp4_v_t_40 <X> T_16_17.sp4_h_l_40
 (14 6)  (830 278)  (830 278)  routing T_16_17.wire_logic_cluster/lc_4/out <X> T_16_17.lc_trk_g1_4
 (17 6)  (833 278)  (833 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 278)  (834 278)  routing T_16_17.wire_logic_cluster/lc_5/out <X> T_16_17.lc_trk_g1_5
 (29 6)  (845 278)  (845 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 278)  (846 278)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 278)  (847 278)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 278)  (849 278)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 278)  (850 278)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 278)  (852 278)  LC_3 Logic Functioning bit
 (37 6)  (853 278)  (853 278)  LC_3 Logic Functioning bit
 (39 6)  (855 278)  (855 278)  LC_3 Logic Functioning bit
 (43 6)  (859 278)  (859 278)  LC_3 Logic Functioning bit
 (45 6)  (861 278)  (861 278)  LC_3 Logic Functioning bit
 (53 6)  (869 278)  (869 278)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (11 7)  (827 279)  (827 279)  routing T_16_17.sp4_v_t_40 <X> T_16_17.sp4_h_l_40
 (17 7)  (833 279)  (833 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (842 279)  (842 279)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 279)  (844 279)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 279)  (845 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 279)  (846 279)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 279)  (848 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (37 7)  (853 279)  (853 279)  LC_3 Logic Functioning bit
 (39 7)  (855 279)  (855 279)  LC_3 Logic Functioning bit
 (45 7)  (861 279)  (861 279)  LC_3 Logic Functioning bit
 (4 8)  (820 280)  (820 280)  routing T_16_17.sp4_h_l_37 <X> T_16_17.sp4_v_b_6
 (6 8)  (822 280)  (822 280)  routing T_16_17.sp4_h_l_37 <X> T_16_17.sp4_v_b_6
 (13 8)  (829 280)  (829 280)  routing T_16_17.sp4_h_l_45 <X> T_16_17.sp4_v_b_8
 (21 8)  (837 280)  (837 280)  routing T_16_17.sp4_v_t_14 <X> T_16_17.lc_trk_g2_3
 (22 8)  (838 280)  (838 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (839 280)  (839 280)  routing T_16_17.sp4_v_t_14 <X> T_16_17.lc_trk_g2_3
 (25 8)  (841 280)  (841 280)  routing T_16_17.sp4_h_r_34 <X> T_16_17.lc_trk_g2_2
 (26 8)  (842 280)  (842 280)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 280)  (844 280)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 280)  (845 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 280)  (849 280)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 280)  (850 280)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 280)  (852 280)  LC_4 Logic Functioning bit
 (37 8)  (853 280)  (853 280)  LC_4 Logic Functioning bit
 (39 8)  (855 280)  (855 280)  LC_4 Logic Functioning bit
 (43 8)  (859 280)  (859 280)  LC_4 Logic Functioning bit
 (45 8)  (861 280)  (861 280)  LC_4 Logic Functioning bit
 (3 9)  (819 281)  (819 281)  routing T_16_17.sp12_h_l_22 <X> T_16_17.sp12_v_b_1
 (5 9)  (821 281)  (821 281)  routing T_16_17.sp4_h_l_37 <X> T_16_17.sp4_v_b_6
 (12 9)  (828 281)  (828 281)  routing T_16_17.sp4_h_l_45 <X> T_16_17.sp4_v_b_8
 (22 9)  (838 281)  (838 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (839 281)  (839 281)  routing T_16_17.sp4_h_r_34 <X> T_16_17.lc_trk_g2_2
 (24 9)  (840 281)  (840 281)  routing T_16_17.sp4_h_r_34 <X> T_16_17.lc_trk_g2_2
 (26 9)  (842 281)  (842 281)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 281)  (845 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 281)  (846 281)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 281)  (847 281)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 281)  (848 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (850 281)  (850 281)  routing T_16_17.lc_trk_g1_1 <X> T_16_17.input_2_4
 (36 9)  (852 281)  (852 281)  LC_4 Logic Functioning bit
 (38 9)  (854 281)  (854 281)  LC_4 Logic Functioning bit
 (45 9)  (861 281)  (861 281)  LC_4 Logic Functioning bit
 (46 9)  (862 281)  (862 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (830 282)  (830 282)  routing T_16_17.sp4_v_t_17 <X> T_16_17.lc_trk_g2_4
 (25 10)  (841 282)  (841 282)  routing T_16_17.wire_logic_cluster/lc_6/out <X> T_16_17.lc_trk_g2_6
 (29 10)  (845 282)  (845 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 282)  (846 282)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 282)  (848 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 282)  (850 282)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 282)  (851 282)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.input_2_5
 (36 10)  (852 282)  (852 282)  LC_5 Logic Functioning bit
 (37 10)  (853 282)  (853 282)  LC_5 Logic Functioning bit
 (39 10)  (855 282)  (855 282)  LC_5 Logic Functioning bit
 (43 10)  (859 282)  (859 282)  LC_5 Logic Functioning bit
 (45 10)  (861 282)  (861 282)  LC_5 Logic Functioning bit
 (16 11)  (832 283)  (832 283)  routing T_16_17.sp4_v_t_17 <X> T_16_17.lc_trk_g2_4
 (17 11)  (833 283)  (833 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (838 283)  (838 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (842 283)  (842 283)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 283)  (844 283)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 283)  (845 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 283)  (846 283)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 283)  (847 283)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 283)  (848 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (851 283)  (851 283)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.input_2_5
 (37 11)  (853 283)  (853 283)  LC_5 Logic Functioning bit
 (39 11)  (855 283)  (855 283)  LC_5 Logic Functioning bit
 (45 11)  (861 283)  (861 283)  LC_5 Logic Functioning bit
 (46 11)  (862 283)  (862 283)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (4 12)  (820 284)  (820 284)  routing T_16_17.sp4_h_l_44 <X> T_16_17.sp4_v_b_9
 (26 12)  (842 284)  (842 284)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 284)  (844 284)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 284)  (845 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 284)  (847 284)  routing T_16_17.lc_trk_g0_5 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (851 284)  (851 284)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.input_2_6
 (36 12)  (852 284)  (852 284)  LC_6 Logic Functioning bit
 (37 12)  (853 284)  (853 284)  LC_6 Logic Functioning bit
 (39 12)  (855 284)  (855 284)  LC_6 Logic Functioning bit
 (43 12)  (859 284)  (859 284)  LC_6 Logic Functioning bit
 (45 12)  (861 284)  (861 284)  LC_6 Logic Functioning bit
 (5 13)  (821 285)  (821 285)  routing T_16_17.sp4_h_l_44 <X> T_16_17.sp4_v_b_9
 (22 13)  (838 285)  (838 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (842 285)  (842 285)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 285)  (845 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 285)  (846 285)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 285)  (848 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (849 285)  (849 285)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.input_2_6
 (36 13)  (852 285)  (852 285)  LC_6 Logic Functioning bit
 (38 13)  (854 285)  (854 285)  LC_6 Logic Functioning bit
 (45 13)  (861 285)  (861 285)  LC_6 Logic Functioning bit
 (52 13)  (868 285)  (868 285)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (816 286)  (816 286)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 286)  (817 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (16 14)  (832 286)  (832 286)  routing T_16_17.sp4_v_b_37 <X> T_16_17.lc_trk_g3_5
 (17 14)  (833 286)  (833 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (834 286)  (834 286)  routing T_16_17.sp4_v_b_37 <X> T_16_17.lc_trk_g3_5
 (0 15)  (816 287)  (816 287)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (8 15)  (824 287)  (824 287)  routing T_16_17.sp4_h_l_47 <X> T_16_17.sp4_v_t_47
 (18 15)  (834 287)  (834 287)  routing T_16_17.sp4_v_b_37 <X> T_16_17.lc_trk_g3_5


LogicTile_17_17

 (4 0)  (878 272)  (878 272)  routing T_17_17.sp4_v_t_41 <X> T_17_17.sp4_v_b_0
 (6 0)  (880 272)  (880 272)  routing T_17_17.sp4_v_t_41 <X> T_17_17.sp4_v_b_0
 (12 0)  (886 272)  (886 272)  routing T_17_17.sp4_h_l_46 <X> T_17_17.sp4_h_r_2
 (22 0)  (896 272)  (896 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (897 272)  (897 272)  routing T_17_17.sp4_h_r_3 <X> T_17_17.lc_trk_g0_3
 (24 0)  (898 272)  (898 272)  routing T_17_17.sp4_h_r_3 <X> T_17_17.lc_trk_g0_3
 (27 0)  (901 272)  (901 272)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 272)  (902 272)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 272)  (903 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 272)  (906 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 272)  (907 272)  routing T_17_17.lc_trk_g2_1 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 272)  (909 272)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.input_2_0
 (40 0)  (914 272)  (914 272)  LC_0 Logic Functioning bit
 (4 1)  (878 273)  (878 273)  routing T_17_17.sp4_h_l_41 <X> T_17_17.sp4_h_r_0
 (6 1)  (880 273)  (880 273)  routing T_17_17.sp4_h_l_41 <X> T_17_17.sp4_h_r_0
 (13 1)  (887 273)  (887 273)  routing T_17_17.sp4_h_l_46 <X> T_17_17.sp4_h_r_2
 (21 1)  (895 273)  (895 273)  routing T_17_17.sp4_h_r_3 <X> T_17_17.lc_trk_g0_3
 (22 1)  (896 273)  (896 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (898 273)  (898 273)  routing T_17_17.top_op_2 <X> T_17_17.lc_trk_g0_2
 (25 1)  (899 273)  (899 273)  routing T_17_17.top_op_2 <X> T_17_17.lc_trk_g0_2
 (26 1)  (900 273)  (900 273)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 273)  (901 273)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 273)  (903 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 273)  (904 273)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 273)  (906 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (907 273)  (907 273)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.input_2_0
 (35 1)  (909 273)  (909 273)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.input_2_0
 (51 1)  (925 273)  (925 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (927 273)  (927 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (5 2)  (879 274)  (879 274)  routing T_17_17.sp4_v_t_37 <X> T_17_17.sp4_h_l_37
 (21 2)  (895 274)  (895 274)  routing T_17_17.bnr_op_7 <X> T_17_17.lc_trk_g0_7
 (22 2)  (896 274)  (896 274)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (32 2)  (906 274)  (906 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 274)  (908 274)  routing T_17_17.lc_trk_g1_1 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 274)  (910 274)  LC_1 Logic Functioning bit
 (37 2)  (911 274)  (911 274)  LC_1 Logic Functioning bit
 (38 2)  (912 274)  (912 274)  LC_1 Logic Functioning bit
 (39 2)  (913 274)  (913 274)  LC_1 Logic Functioning bit
 (45 2)  (919 274)  (919 274)  LC_1 Logic Functioning bit
 (6 3)  (880 275)  (880 275)  routing T_17_17.sp4_v_t_37 <X> T_17_17.sp4_h_l_37
 (21 3)  (895 275)  (895 275)  routing T_17_17.bnr_op_7 <X> T_17_17.lc_trk_g0_7
 (36 3)  (910 275)  (910 275)  LC_1 Logic Functioning bit
 (37 3)  (911 275)  (911 275)  LC_1 Logic Functioning bit
 (38 3)  (912 275)  (912 275)  LC_1 Logic Functioning bit
 (39 3)  (913 275)  (913 275)  LC_1 Logic Functioning bit
 (45 3)  (919 275)  (919 275)  LC_1 Logic Functioning bit
 (0 4)  (874 276)  (874 276)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (1 4)  (875 276)  (875 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (879 276)  (879 276)  routing T_17_17.sp4_h_l_37 <X> T_17_17.sp4_h_r_3
 (11 4)  (885 276)  (885 276)  routing T_17_17.sp4_h_l_46 <X> T_17_17.sp4_v_b_5
 (13 4)  (887 276)  (887 276)  routing T_17_17.sp4_h_l_46 <X> T_17_17.sp4_v_b_5
 (15 4)  (889 276)  (889 276)  routing T_17_17.sp4_h_l_4 <X> T_17_17.lc_trk_g1_1
 (16 4)  (890 276)  (890 276)  routing T_17_17.sp4_h_l_4 <X> T_17_17.lc_trk_g1_1
 (17 4)  (891 276)  (891 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (892 276)  (892 276)  routing T_17_17.sp4_h_l_4 <X> T_17_17.lc_trk_g1_1
 (21 4)  (895 276)  (895 276)  routing T_17_17.wire_logic_cluster/lc_3/out <X> T_17_17.lc_trk_g1_3
 (22 4)  (896 276)  (896 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (905 276)  (905 276)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 276)  (906 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 276)  (907 276)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 276)  (910 276)  LC_2 Logic Functioning bit
 (37 4)  (911 276)  (911 276)  LC_2 Logic Functioning bit
 (38 4)  (912 276)  (912 276)  LC_2 Logic Functioning bit
 (39 4)  (913 276)  (913 276)  LC_2 Logic Functioning bit
 (45 4)  (919 276)  (919 276)  LC_2 Logic Functioning bit
 (1 5)  (875 277)  (875 277)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (4 5)  (878 277)  (878 277)  routing T_17_17.sp4_h_l_37 <X> T_17_17.sp4_h_r_3
 (12 5)  (886 277)  (886 277)  routing T_17_17.sp4_h_l_46 <X> T_17_17.sp4_v_b_5
 (18 5)  (892 277)  (892 277)  routing T_17_17.sp4_h_l_4 <X> T_17_17.lc_trk_g1_1
 (36 5)  (910 277)  (910 277)  LC_2 Logic Functioning bit
 (37 5)  (911 277)  (911 277)  LC_2 Logic Functioning bit
 (38 5)  (912 277)  (912 277)  LC_2 Logic Functioning bit
 (39 5)  (913 277)  (913 277)  LC_2 Logic Functioning bit
 (45 5)  (919 277)  (919 277)  LC_2 Logic Functioning bit
 (3 6)  (877 278)  (877 278)  routing T_17_17.sp12_v_b_0 <X> T_17_17.sp12_v_t_23
 (21 6)  (895 278)  (895 278)  routing T_17_17.wire_logic_cluster/lc_7/out <X> T_17_17.lc_trk_g1_7
 (22 6)  (896 278)  (896 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 278)  (910 278)  LC_3 Logic Functioning bit
 (37 6)  (911 278)  (911 278)  LC_3 Logic Functioning bit
 (38 6)  (912 278)  (912 278)  LC_3 Logic Functioning bit
 (39 6)  (913 278)  (913 278)  LC_3 Logic Functioning bit
 (45 6)  (919 278)  (919 278)  LC_3 Logic Functioning bit
 (12 7)  (886 279)  (886 279)  routing T_17_17.sp4_h_l_40 <X> T_17_17.sp4_v_t_40
 (31 7)  (905 279)  (905 279)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 279)  (910 279)  LC_3 Logic Functioning bit
 (37 7)  (911 279)  (911 279)  LC_3 Logic Functioning bit
 (38 7)  (912 279)  (912 279)  LC_3 Logic Functioning bit
 (39 7)  (913 279)  (913 279)  LC_3 Logic Functioning bit
 (45 7)  (919 279)  (919 279)  LC_3 Logic Functioning bit
 (6 8)  (880 280)  (880 280)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_v_b_6
 (8 8)  (882 280)  (882 280)  routing T_17_17.sp4_v_b_1 <X> T_17_17.sp4_h_r_7
 (9 8)  (883 280)  (883 280)  routing T_17_17.sp4_v_b_1 <X> T_17_17.sp4_h_r_7
 (10 8)  (884 280)  (884 280)  routing T_17_17.sp4_v_b_1 <X> T_17_17.sp4_h_r_7
 (17 8)  (891 280)  (891 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 280)  (892 280)  routing T_17_17.wire_logic_cluster/lc_1/out <X> T_17_17.lc_trk_g2_1
 (27 8)  (901 280)  (901 280)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 280)  (902 280)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 280)  (903 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 280)  (904 280)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 280)  (905 280)  routing T_17_17.lc_trk_g0_7 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 280)  (906 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (37 8)  (911 280)  (911 280)  LC_4 Logic Functioning bit
 (39 8)  (913 280)  (913 280)  LC_4 Logic Functioning bit
 (22 9)  (896 281)  (896 281)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (897 281)  (897 281)  routing T_17_17.sp12_v_b_18 <X> T_17_17.lc_trk_g2_2
 (25 9)  (899 281)  (899 281)  routing T_17_17.sp12_v_b_18 <X> T_17_17.lc_trk_g2_2
 (30 9)  (904 281)  (904 281)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 281)  (905 281)  routing T_17_17.lc_trk_g0_7 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (911 281)  (911 281)  LC_4 Logic Functioning bit
 (39 9)  (913 281)  (913 281)  LC_4 Logic Functioning bit
 (48 9)  (922 281)  (922 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (6 10)  (880 282)  (880 282)  routing T_17_17.sp4_v_b_3 <X> T_17_17.sp4_v_t_43
 (8 10)  (882 282)  (882 282)  routing T_17_17.sp4_v_t_36 <X> T_17_17.sp4_h_l_42
 (9 10)  (883 282)  (883 282)  routing T_17_17.sp4_v_t_36 <X> T_17_17.sp4_h_l_42
 (10 10)  (884 282)  (884 282)  routing T_17_17.sp4_v_t_36 <X> T_17_17.sp4_h_l_42
 (15 10)  (889 282)  (889 282)  routing T_17_17.tnl_op_5 <X> T_17_17.lc_trk_g2_5
 (17 10)  (891 282)  (891 282)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (896 282)  (896 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (899 282)  (899 282)  routing T_17_17.wire_logic_cluster/lc_6/out <X> T_17_17.lc_trk_g2_6
 (26 10)  (900 282)  (900 282)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 282)  (901 282)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 282)  (902 282)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 282)  (903 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 282)  (904 282)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 282)  (905 282)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 282)  (906 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 282)  (908 282)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 282)  (910 282)  LC_5 Logic Functioning bit
 (50 10)  (924 282)  (924 282)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (879 283)  (879 283)  routing T_17_17.sp4_v_b_3 <X> T_17_17.sp4_v_t_43
 (18 11)  (892 283)  (892 283)  routing T_17_17.tnl_op_5 <X> T_17_17.lc_trk_g2_5
 (22 11)  (896 283)  (896 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (901 283)  (901 283)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 283)  (902 283)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 283)  (903 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 283)  (904 283)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 283)  (905 283)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (48 11)  (922 283)  (922 283)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (925 283)  (925 283)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (4 12)  (878 284)  (878 284)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_v_b_9
 (8 12)  (882 284)  (882 284)  routing T_17_17.sp4_h_l_39 <X> T_17_17.sp4_h_r_10
 (10 12)  (884 284)  (884 284)  routing T_17_17.sp4_h_l_39 <X> T_17_17.sp4_h_r_10
 (22 12)  (896 284)  (896 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (899 284)  (899 284)  routing T_17_17.wire_logic_cluster/lc_2/out <X> T_17_17.lc_trk_g3_2
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (910 284)  (910 284)  LC_6 Logic Functioning bit
 (37 12)  (911 284)  (911 284)  LC_6 Logic Functioning bit
 (38 12)  (912 284)  (912 284)  LC_6 Logic Functioning bit
 (39 12)  (913 284)  (913 284)  LC_6 Logic Functioning bit
 (45 12)  (919 284)  (919 284)  LC_6 Logic Functioning bit
 (5 13)  (879 285)  (879 285)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_v_b_9
 (6 13)  (880 285)  (880 285)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_h_r_9
 (14 13)  (888 285)  (888 285)  routing T_17_17.sp4_h_r_24 <X> T_17_17.lc_trk_g3_0
 (15 13)  (889 285)  (889 285)  routing T_17_17.sp4_h_r_24 <X> T_17_17.lc_trk_g3_0
 (16 13)  (890 285)  (890 285)  routing T_17_17.sp4_h_r_24 <X> T_17_17.lc_trk_g3_0
 (17 13)  (891 285)  (891 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (895 285)  (895 285)  routing T_17_17.sp4_r_v_b_43 <X> T_17_17.lc_trk_g3_3
 (22 13)  (896 285)  (896 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (905 285)  (905 285)  routing T_17_17.lc_trk_g0_3 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 285)  (910 285)  LC_6 Logic Functioning bit
 (37 13)  (911 285)  (911 285)  LC_6 Logic Functioning bit
 (38 13)  (912 285)  (912 285)  LC_6 Logic Functioning bit
 (39 13)  (913 285)  (913 285)  LC_6 Logic Functioning bit
 (45 13)  (919 285)  (919 285)  LC_6 Logic Functioning bit
 (0 14)  (874 286)  (874 286)  routing T_17_17.glb_netwk_4 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 286)  (875 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (891 286)  (891 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (896 286)  (896 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (897 286)  (897 286)  routing T_17_17.sp4_v_b_47 <X> T_17_17.lc_trk_g3_7
 (24 14)  (898 286)  (898 286)  routing T_17_17.sp4_v_b_47 <X> T_17_17.lc_trk_g3_7
 (25 14)  (899 286)  (899 286)  routing T_17_17.sp4_h_r_38 <X> T_17_17.lc_trk_g3_6
 (26 14)  (900 286)  (900 286)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 286)  (901 286)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 286)  (902 286)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 286)  (903 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 286)  (904 286)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 286)  (906 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 286)  (907 286)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 286)  (908 286)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (40 14)  (914 286)  (914 286)  LC_7 Logic Functioning bit
 (10 15)  (884 287)  (884 287)  routing T_17_17.sp4_h_l_40 <X> T_17_17.sp4_v_t_47
 (14 15)  (888 287)  (888 287)  routing T_17_17.sp12_v_b_20 <X> T_17_17.lc_trk_g3_4
 (16 15)  (890 287)  (890 287)  routing T_17_17.sp12_v_b_20 <X> T_17_17.lc_trk_g3_4
 (17 15)  (891 287)  (891 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (18 15)  (892 287)  (892 287)  routing T_17_17.sp4_r_v_b_45 <X> T_17_17.lc_trk_g3_5
 (22 15)  (896 287)  (896 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (897 287)  (897 287)  routing T_17_17.sp4_h_r_38 <X> T_17_17.lc_trk_g3_6
 (24 15)  (898 287)  (898 287)  routing T_17_17.sp4_h_r_38 <X> T_17_17.lc_trk_g3_6
 (26 15)  (900 287)  (900 287)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 287)  (902 287)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 287)  (903 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 287)  (905 287)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 287)  (906 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (907 287)  (907 287)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.input_2_7
 (34 15)  (908 287)  (908 287)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.input_2_7


LogicTile_18_17

 (0 0)  (928 272)  (928 272)  Negative Clock bit

 (2 0)  (930 272)  (930 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (12 0)  (940 272)  (940 272)  routing T_18_17.sp4_v_t_39 <X> T_18_17.sp4_h_r_2
 (26 0)  (954 272)  (954 272)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 272)  (955 272)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 272)  (957 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 272)  (958 272)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 272)  (960 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 272)  (961 272)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 272)  (962 272)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 272)  (964 272)  LC_0 Logic Functioning bit
 (37 0)  (965 272)  (965 272)  LC_0 Logic Functioning bit
 (38 0)  (966 272)  (966 272)  LC_0 Logic Functioning bit
 (39 0)  (967 272)  (967 272)  LC_0 Logic Functioning bit
 (41 0)  (969 272)  (969 272)  LC_0 Logic Functioning bit
 (43 0)  (971 272)  (971 272)  LC_0 Logic Functioning bit
 (45 0)  (973 272)  (973 272)  LC_0 Logic Functioning bit
 (52 0)  (980 272)  (980 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (3 1)  (931 273)  (931 273)  routing T_18_17.sp12_h_l_23 <X> T_18_17.sp12_v_b_0
 (8 1)  (936 273)  (936 273)  routing T_18_17.sp4_h_l_36 <X> T_18_17.sp4_v_b_1
 (9 1)  (937 273)  (937 273)  routing T_18_17.sp4_h_l_36 <X> T_18_17.sp4_v_b_1
 (22 1)  (950 273)  (950 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (951 273)  (951 273)  routing T_18_17.sp4_h_r_2 <X> T_18_17.lc_trk_g0_2
 (24 1)  (952 273)  (952 273)  routing T_18_17.sp4_h_r_2 <X> T_18_17.lc_trk_g0_2
 (25 1)  (953 273)  (953 273)  routing T_18_17.sp4_h_r_2 <X> T_18_17.lc_trk_g0_2
 (26 1)  (954 273)  (954 273)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 273)  (956 273)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 273)  (957 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 273)  (959 273)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (37 1)  (965 273)  (965 273)  LC_0 Logic Functioning bit
 (39 1)  (967 273)  (967 273)  LC_0 Logic Functioning bit
 (45 1)  (973 273)  (973 273)  LC_0 Logic Functioning bit
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (5 2)  (933 274)  (933 274)  routing T_18_17.sp4_v_b_0 <X> T_18_17.sp4_h_l_37
 (9 2)  (937 274)  (937 274)  routing T_18_17.sp4_h_r_10 <X> T_18_17.sp4_h_l_36
 (10 2)  (938 274)  (938 274)  routing T_18_17.sp4_h_r_10 <X> T_18_17.sp4_h_l_36
 (21 2)  (949 274)  (949 274)  routing T_18_17.sp4_v_b_15 <X> T_18_17.lc_trk_g0_7
 (22 2)  (950 274)  (950 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (951 274)  (951 274)  routing T_18_17.sp4_v_b_15 <X> T_18_17.lc_trk_g0_7
 (26 2)  (954 274)  (954 274)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 274)  (957 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 274)  (959 274)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 274)  (960 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 274)  (962 274)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 274)  (964 274)  LC_1 Logic Functioning bit
 (38 2)  (966 274)  (966 274)  LC_1 Logic Functioning bit
 (41 2)  (969 274)  (969 274)  LC_1 Logic Functioning bit
 (43 2)  (971 274)  (971 274)  LC_1 Logic Functioning bit
 (21 3)  (949 275)  (949 275)  routing T_18_17.sp4_v_b_15 <X> T_18_17.lc_trk_g0_7
 (26 3)  (954 275)  (954 275)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 275)  (957 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 275)  (958 275)  routing T_18_17.lc_trk_g0_2 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 275)  (959 275)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (965 275)  (965 275)  LC_1 Logic Functioning bit
 (39 3)  (967 275)  (967 275)  LC_1 Logic Functioning bit
 (41 3)  (969 275)  (969 275)  LC_1 Logic Functioning bit
 (43 3)  (971 275)  (971 275)  LC_1 Logic Functioning bit
 (51 3)  (979 275)  (979 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (928 276)  (928 276)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (1 4)  (929 276)  (929 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (4 4)  (932 276)  (932 276)  routing T_18_17.sp4_v_t_42 <X> T_18_17.sp4_v_b_3
 (6 4)  (934 276)  (934 276)  routing T_18_17.sp4_v_t_42 <X> T_18_17.sp4_v_b_3
 (14 4)  (942 276)  (942 276)  routing T_18_17.sp4_h_r_8 <X> T_18_17.lc_trk_g1_0
 (1 5)  (929 277)  (929 277)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (15 5)  (943 277)  (943 277)  routing T_18_17.sp4_h_r_8 <X> T_18_17.lc_trk_g1_0
 (16 5)  (944 277)  (944 277)  routing T_18_17.sp4_h_r_8 <X> T_18_17.lc_trk_g1_0
 (17 5)  (945 277)  (945 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (5 6)  (933 278)  (933 278)  routing T_18_17.sp4_v_t_38 <X> T_18_17.sp4_h_l_38
 (12 6)  (940 278)  (940 278)  routing T_18_17.sp4_v_t_40 <X> T_18_17.sp4_h_l_40
 (22 6)  (950 278)  (950 278)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (952 278)  (952 278)  routing T_18_17.bot_op_7 <X> T_18_17.lc_trk_g1_7
 (26 6)  (954 278)  (954 278)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (956 278)  (956 278)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 278)  (957 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 278)  (958 278)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 278)  (959 278)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 278)  (960 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 278)  (962 278)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 278)  (964 278)  LC_3 Logic Functioning bit
 (38 6)  (966 278)  (966 278)  LC_3 Logic Functioning bit
 (41 6)  (969 278)  (969 278)  LC_3 Logic Functioning bit
 (43 6)  (971 278)  (971 278)  LC_3 Logic Functioning bit
 (6 7)  (934 279)  (934 279)  routing T_18_17.sp4_v_t_38 <X> T_18_17.sp4_h_l_38
 (11 7)  (939 279)  (939 279)  routing T_18_17.sp4_v_t_40 <X> T_18_17.sp4_h_l_40
 (14 7)  (942 279)  (942 279)  routing T_18_17.sp4_r_v_b_28 <X> T_18_17.lc_trk_g1_4
 (17 7)  (945 279)  (945 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (28 7)  (956 279)  (956 279)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 279)  (957 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 279)  (959 279)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (965 279)  (965 279)  LC_3 Logic Functioning bit
 (39 7)  (967 279)  (967 279)  LC_3 Logic Functioning bit
 (41 7)  (969 279)  (969 279)  LC_3 Logic Functioning bit
 (43 7)  (971 279)  (971 279)  LC_3 Logic Functioning bit
 (13 8)  (941 280)  (941 280)  routing T_18_17.sp4_h_l_45 <X> T_18_17.sp4_v_b_8
 (22 8)  (950 280)  (950 280)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (952 280)  (952 280)  routing T_18_17.tnr_op_3 <X> T_18_17.lc_trk_g2_3
 (25 8)  (953 280)  (953 280)  routing T_18_17.sp4_v_b_26 <X> T_18_17.lc_trk_g2_2
 (26 8)  (954 280)  (954 280)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 280)  (955 280)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 280)  (956 280)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 280)  (957 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 280)  (958 280)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 280)  (960 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 280)  (962 280)  routing T_18_17.lc_trk_g1_0 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 280)  (964 280)  LC_4 Logic Functioning bit
 (38 8)  (966 280)  (966 280)  LC_4 Logic Functioning bit
 (6 9)  (934 281)  (934 281)  routing T_18_17.sp4_h_l_43 <X> T_18_17.sp4_h_r_6
 (12 9)  (940 281)  (940 281)  routing T_18_17.sp4_h_l_45 <X> T_18_17.sp4_v_b_8
 (13 9)  (941 281)  (941 281)  routing T_18_17.sp4_v_t_38 <X> T_18_17.sp4_h_r_8
 (22 9)  (950 281)  (950 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (951 281)  (951 281)  routing T_18_17.sp4_v_b_26 <X> T_18_17.lc_trk_g2_2
 (26 9)  (954 281)  (954 281)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 281)  (955 281)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 281)  (957 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 281)  (958 281)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (964 281)  (964 281)  LC_4 Logic Functioning bit
 (37 9)  (965 281)  (965 281)  LC_4 Logic Functioning bit
 (38 9)  (966 281)  (966 281)  LC_4 Logic Functioning bit
 (39 9)  (967 281)  (967 281)  LC_4 Logic Functioning bit
 (41 9)  (969 281)  (969 281)  LC_4 Logic Functioning bit
 (43 9)  (971 281)  (971 281)  LC_4 Logic Functioning bit
 (9 10)  (937 282)  (937 282)  routing T_18_17.sp4_v_b_7 <X> T_18_17.sp4_h_l_42
 (14 10)  (942 282)  (942 282)  routing T_18_17.sp4_v_b_36 <X> T_18_17.lc_trk_g2_4
 (15 10)  (943 282)  (943 282)  routing T_18_17.sp4_h_l_24 <X> T_18_17.lc_trk_g2_5
 (16 10)  (944 282)  (944 282)  routing T_18_17.sp4_h_l_24 <X> T_18_17.lc_trk_g2_5
 (17 10)  (945 282)  (945 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (946 282)  (946 282)  routing T_18_17.sp4_h_l_24 <X> T_18_17.lc_trk_g2_5
 (27 10)  (955 282)  (955 282)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 282)  (956 282)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 282)  (957 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 282)  (958 282)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 282)  (959 282)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 282)  (960 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 282)  (962 282)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 282)  (964 282)  LC_5 Logic Functioning bit
 (38 10)  (966 282)  (966 282)  LC_5 Logic Functioning bit
 (41 10)  (969 282)  (969 282)  LC_5 Logic Functioning bit
 (43 10)  (971 282)  (971 282)  LC_5 Logic Functioning bit
 (48 10)  (976 282)  (976 282)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (14 11)  (942 283)  (942 283)  routing T_18_17.sp4_v_b_36 <X> T_18_17.lc_trk_g2_4
 (16 11)  (944 283)  (944 283)  routing T_18_17.sp4_v_b_36 <X> T_18_17.lc_trk_g2_4
 (17 11)  (945 283)  (945 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (950 283)  (950 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (951 283)  (951 283)  routing T_18_17.sp4_h_r_30 <X> T_18_17.lc_trk_g2_6
 (24 11)  (952 283)  (952 283)  routing T_18_17.sp4_h_r_30 <X> T_18_17.lc_trk_g2_6
 (25 11)  (953 283)  (953 283)  routing T_18_17.sp4_h_r_30 <X> T_18_17.lc_trk_g2_6
 (26 11)  (954 283)  (954 283)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 283)  (956 283)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 283)  (957 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 283)  (959 283)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 283)  (964 283)  LC_5 Logic Functioning bit
 (38 11)  (966 283)  (966 283)  LC_5 Logic Functioning bit
 (40 11)  (968 283)  (968 283)  LC_5 Logic Functioning bit
 (42 11)  (970 283)  (970 283)  LC_5 Logic Functioning bit
 (12 12)  (940 284)  (940 284)  routing T_18_17.sp4_h_l_45 <X> T_18_17.sp4_h_r_11
 (13 12)  (941 284)  (941 284)  routing T_18_17.sp4_h_l_46 <X> T_18_17.sp4_v_b_11
 (6 13)  (934 285)  (934 285)  routing T_18_17.sp4_h_l_44 <X> T_18_17.sp4_h_r_9
 (12 13)  (940 285)  (940 285)  routing T_18_17.sp4_h_l_46 <X> T_18_17.sp4_v_b_11
 (13 13)  (941 285)  (941 285)  routing T_18_17.sp4_h_l_45 <X> T_18_17.sp4_h_r_11
 (22 13)  (950 285)  (950 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (951 285)  (951 285)  routing T_18_17.sp4_v_b_42 <X> T_18_17.lc_trk_g3_2
 (24 13)  (952 285)  (952 285)  routing T_18_17.sp4_v_b_42 <X> T_18_17.lc_trk_g3_2
 (0 14)  (928 286)  (928 286)  routing T_18_17.glb_netwk_4 <X> T_18_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 286)  (929 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (931 286)  (931 286)  routing T_18_17.sp12_v_b_1 <X> T_18_17.sp12_v_t_22
 (9 14)  (937 286)  (937 286)  routing T_18_17.sp4_h_r_7 <X> T_18_17.sp4_h_l_47
 (10 14)  (938 286)  (938 286)  routing T_18_17.sp4_h_r_7 <X> T_18_17.sp4_h_l_47
 (15 14)  (943 286)  (943 286)  routing T_18_17.sp4_v_t_32 <X> T_18_17.lc_trk_g3_5
 (16 14)  (944 286)  (944 286)  routing T_18_17.sp4_v_t_32 <X> T_18_17.lc_trk_g3_5
 (17 14)  (945 286)  (945 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (953 286)  (953 286)  routing T_18_17.sp4_v_b_38 <X> T_18_17.lc_trk_g3_6
 (22 15)  (950 287)  (950 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (951 287)  (951 287)  routing T_18_17.sp4_v_b_38 <X> T_18_17.lc_trk_g3_6
 (25 15)  (953 287)  (953 287)  routing T_18_17.sp4_v_b_38 <X> T_18_17.lc_trk_g3_6


LogicTile_19_17

 (0 0)  (982 272)  (982 272)  Negative Clock bit

 (14 0)  (996 272)  (996 272)  routing T_19_17.sp4_h_r_8 <X> T_19_17.lc_trk_g0_0
 (17 0)  (999 272)  (999 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1000 272)  (1000 272)  routing T_19_17.wire_logic_cluster/lc_1/out <X> T_19_17.lc_trk_g0_1
 (25 0)  (1007 272)  (1007 272)  routing T_19_17.sp4_h_r_10 <X> T_19_17.lc_trk_g0_2
 (26 0)  (1008 272)  (1008 272)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 272)  (1009 272)  routing T_19_17.lc_trk_g1_0 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 272)  (1011 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 272)  (1013 272)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 272)  (1014 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 272)  (1015 272)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 272)  (1018 272)  LC_0 Logic Functioning bit
 (38 0)  (1020 272)  (1020 272)  LC_0 Logic Functioning bit
 (3 1)  (985 273)  (985 273)  routing T_19_17.sp12_h_l_23 <X> T_19_17.sp12_v_b_0
 (4 1)  (986 273)  (986 273)  routing T_19_17.sp4_v_t_42 <X> T_19_17.sp4_h_r_0
 (11 1)  (993 273)  (993 273)  routing T_19_17.sp4_h_l_39 <X> T_19_17.sp4_h_r_2
 (15 1)  (997 273)  (997 273)  routing T_19_17.sp4_h_r_8 <X> T_19_17.lc_trk_g0_0
 (16 1)  (998 273)  (998 273)  routing T_19_17.sp4_h_r_8 <X> T_19_17.lc_trk_g0_0
 (17 1)  (999 273)  (999 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (1004 273)  (1004 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1005 273)  (1005 273)  routing T_19_17.sp4_h_r_10 <X> T_19_17.lc_trk_g0_2
 (24 1)  (1006 273)  (1006 273)  routing T_19_17.sp4_h_r_10 <X> T_19_17.lc_trk_g0_2
 (27 1)  (1009 273)  (1009 273)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 273)  (1010 273)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 273)  (1011 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 273)  (1013 273)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 273)  (1018 273)  LC_0 Logic Functioning bit
 (37 1)  (1019 273)  (1019 273)  LC_0 Logic Functioning bit
 (38 1)  (1020 273)  (1020 273)  LC_0 Logic Functioning bit
 (39 1)  (1021 273)  (1021 273)  LC_0 Logic Functioning bit
 (41 1)  (1023 273)  (1023 273)  LC_0 Logic Functioning bit
 (43 1)  (1025 273)  (1025 273)  LC_0 Logic Functioning bit
 (1 2)  (983 274)  (983 274)  routing T_19_17.glb_netwk_5 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (987 274)  (987 274)  routing T_19_17.sp4_v_t_37 <X> T_19_17.sp4_h_l_37
 (22 2)  (1004 274)  (1004 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1005 274)  (1005 274)  routing T_19_17.sp4_v_b_23 <X> T_19_17.lc_trk_g0_7
 (24 2)  (1006 274)  (1006 274)  routing T_19_17.sp4_v_b_23 <X> T_19_17.lc_trk_g0_7
 (25 2)  (1007 274)  (1007 274)  routing T_19_17.bnr_op_6 <X> T_19_17.lc_trk_g0_6
 (28 2)  (1010 274)  (1010 274)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 274)  (1011 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 274)  (1012 274)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 274)  (1014 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 274)  (1015 274)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 274)  (1016 274)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 274)  (1018 274)  LC_1 Logic Functioning bit
 (38 2)  (1020 274)  (1020 274)  LC_1 Logic Functioning bit
 (42 2)  (1024 274)  (1024 274)  LC_1 Logic Functioning bit
 (43 2)  (1025 274)  (1025 274)  LC_1 Logic Functioning bit
 (45 2)  (1027 274)  (1027 274)  LC_1 Logic Functioning bit
 (50 2)  (1032 274)  (1032 274)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (982 275)  (982 275)  routing T_19_17.glb_netwk_5 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (6 3)  (988 275)  (988 275)  routing T_19_17.sp4_v_t_37 <X> T_19_17.sp4_h_l_37
 (8 3)  (990 275)  (990 275)  routing T_19_17.sp4_h_r_7 <X> T_19_17.sp4_v_t_36
 (9 3)  (991 275)  (991 275)  routing T_19_17.sp4_h_r_7 <X> T_19_17.sp4_v_t_36
 (10 3)  (992 275)  (992 275)  routing T_19_17.sp4_h_r_7 <X> T_19_17.sp4_v_t_36
 (22 3)  (1004 275)  (1004 275)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (1007 275)  (1007 275)  routing T_19_17.bnr_op_6 <X> T_19_17.lc_trk_g0_6
 (30 3)  (1012 275)  (1012 275)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 275)  (1013 275)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (1018 275)  (1018 275)  LC_1 Logic Functioning bit
 (38 3)  (1020 275)  (1020 275)  LC_1 Logic Functioning bit
 (42 3)  (1024 275)  (1024 275)  LC_1 Logic Functioning bit
 (43 3)  (1025 275)  (1025 275)  LC_1 Logic Functioning bit
 (45 3)  (1027 275)  (1027 275)  LC_1 Logic Functioning bit
 (0 4)  (982 276)  (982 276)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_7/cen
 (1 4)  (983 276)  (983 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (12 4)  (994 276)  (994 276)  routing T_19_17.sp4_v_b_5 <X> T_19_17.sp4_h_r_5
 (14 4)  (996 276)  (996 276)  routing T_19_17.wire_logic_cluster/lc_0/out <X> T_19_17.lc_trk_g1_0
 (17 4)  (999 276)  (999 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (1003 276)  (1003 276)  routing T_19_17.wire_logic_cluster/lc_3/out <X> T_19_17.lc_trk_g1_3
 (22 4)  (1004 276)  (1004 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1008 276)  (1008 276)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (1010 276)  (1010 276)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 276)  (1011 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 276)  (1013 276)  routing T_19_17.lc_trk_g0_7 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 276)  (1014 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 276)  (1019 276)  LC_2 Logic Functioning bit
 (38 4)  (1020 276)  (1020 276)  LC_2 Logic Functioning bit
 (39 4)  (1021 276)  (1021 276)  LC_2 Logic Functioning bit
 (40 4)  (1022 276)  (1022 276)  LC_2 Logic Functioning bit
 (41 4)  (1023 276)  (1023 276)  LC_2 Logic Functioning bit
 (42 4)  (1024 276)  (1024 276)  LC_2 Logic Functioning bit
 (1 5)  (983 277)  (983 277)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_7/cen
 (11 5)  (993 277)  (993 277)  routing T_19_17.sp4_v_b_5 <X> T_19_17.sp4_h_r_5
 (17 5)  (999 277)  (999 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (1010 277)  (1010 277)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 277)  (1011 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 277)  (1012 277)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 277)  (1013 277)  routing T_19_17.lc_trk_g0_7 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 277)  (1014 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1017 277)  (1017 277)  routing T_19_17.lc_trk_g0_2 <X> T_19_17.input_2_2
 (36 5)  (1018 277)  (1018 277)  LC_2 Logic Functioning bit
 (37 5)  (1019 277)  (1019 277)  LC_2 Logic Functioning bit
 (38 5)  (1020 277)  (1020 277)  LC_2 Logic Functioning bit
 (39 5)  (1021 277)  (1021 277)  LC_2 Logic Functioning bit
 (40 5)  (1022 277)  (1022 277)  LC_2 Logic Functioning bit
 (41 5)  (1023 277)  (1023 277)  LC_2 Logic Functioning bit
 (43 5)  (1025 277)  (1025 277)  LC_2 Logic Functioning bit
 (4 6)  (986 278)  (986 278)  routing T_19_17.sp4_h_r_9 <X> T_19_17.sp4_v_t_38
 (5 6)  (987 278)  (987 278)  routing T_19_17.sp4_v_t_44 <X> T_19_17.sp4_h_l_38
 (6 6)  (988 278)  (988 278)  routing T_19_17.sp4_h_r_9 <X> T_19_17.sp4_v_t_38
 (9 6)  (991 278)  (991 278)  routing T_19_17.sp4_h_r_1 <X> T_19_17.sp4_h_l_41
 (10 6)  (992 278)  (992 278)  routing T_19_17.sp4_h_r_1 <X> T_19_17.sp4_h_l_41
 (11 6)  (993 278)  (993 278)  routing T_19_17.sp4_h_r_11 <X> T_19_17.sp4_v_t_40
 (13 6)  (995 278)  (995 278)  routing T_19_17.sp4_h_r_11 <X> T_19_17.sp4_v_t_40
 (14 6)  (996 278)  (996 278)  routing T_19_17.sp4_v_t_1 <X> T_19_17.lc_trk_g1_4
 (15 6)  (997 278)  (997 278)  routing T_19_17.sp4_v_b_21 <X> T_19_17.lc_trk_g1_5
 (16 6)  (998 278)  (998 278)  routing T_19_17.sp4_v_b_21 <X> T_19_17.lc_trk_g1_5
 (17 6)  (999 278)  (999 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (25 6)  (1007 278)  (1007 278)  routing T_19_17.sp4_v_t_3 <X> T_19_17.lc_trk_g1_6
 (27 6)  (1009 278)  (1009 278)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 278)  (1010 278)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 278)  (1011 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 278)  (1012 278)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 278)  (1014 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 278)  (1016 278)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 278)  (1018 278)  LC_3 Logic Functioning bit
 (37 6)  (1019 278)  (1019 278)  LC_3 Logic Functioning bit
 (39 6)  (1021 278)  (1021 278)  LC_3 Logic Functioning bit
 (43 6)  (1025 278)  (1025 278)  LC_3 Logic Functioning bit
 (50 6)  (1032 278)  (1032 278)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (986 279)  (986 279)  routing T_19_17.sp4_v_t_44 <X> T_19_17.sp4_h_l_38
 (5 7)  (987 279)  (987 279)  routing T_19_17.sp4_h_r_9 <X> T_19_17.sp4_v_t_38
 (6 7)  (988 279)  (988 279)  routing T_19_17.sp4_v_t_44 <X> T_19_17.sp4_h_l_38
 (12 7)  (994 279)  (994 279)  routing T_19_17.sp4_h_r_11 <X> T_19_17.sp4_v_t_40
 (14 7)  (996 279)  (996 279)  routing T_19_17.sp4_v_t_1 <X> T_19_17.lc_trk_g1_4
 (16 7)  (998 279)  (998 279)  routing T_19_17.sp4_v_t_1 <X> T_19_17.lc_trk_g1_4
 (17 7)  (999 279)  (999 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (1004 279)  (1004 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (1005 279)  (1005 279)  routing T_19_17.sp4_v_t_3 <X> T_19_17.lc_trk_g1_6
 (25 7)  (1007 279)  (1007 279)  routing T_19_17.sp4_v_t_3 <X> T_19_17.lc_trk_g1_6
 (31 7)  (1013 279)  (1013 279)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 279)  (1018 279)  LC_3 Logic Functioning bit
 (37 7)  (1019 279)  (1019 279)  LC_3 Logic Functioning bit
 (39 7)  (1021 279)  (1021 279)  LC_3 Logic Functioning bit
 (43 7)  (1025 279)  (1025 279)  LC_3 Logic Functioning bit
 (12 8)  (994 280)  (994 280)  routing T_19_17.sp4_h_l_40 <X> T_19_17.sp4_h_r_8
 (21 8)  (1003 280)  (1003 280)  routing T_19_17.sp12_v_t_0 <X> T_19_17.lc_trk_g2_3
 (22 8)  (1004 280)  (1004 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (1006 280)  (1006 280)  routing T_19_17.sp12_v_t_0 <X> T_19_17.lc_trk_g2_3
 (25 8)  (1007 280)  (1007 280)  routing T_19_17.sp4_h_r_34 <X> T_19_17.lc_trk_g2_2
 (29 8)  (1011 280)  (1011 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (36 8)  (1018 280)  (1018 280)  LC_4 Logic Functioning bit
 (37 8)  (1019 280)  (1019 280)  LC_4 Logic Functioning bit
 (38 8)  (1020 280)  (1020 280)  LC_4 Logic Functioning bit
 (41 8)  (1023 280)  (1023 280)  LC_4 Logic Functioning bit
 (42 8)  (1024 280)  (1024 280)  LC_4 Logic Functioning bit
 (43 8)  (1025 280)  (1025 280)  LC_4 Logic Functioning bit
 (45 8)  (1027 280)  (1027 280)  LC_4 Logic Functioning bit
 (50 8)  (1032 280)  (1032 280)  Cascade bit: LH_LC04_inmux02_5

 (13 9)  (995 281)  (995 281)  routing T_19_17.sp4_h_l_40 <X> T_19_17.sp4_h_r_8
 (21 9)  (1003 281)  (1003 281)  routing T_19_17.sp12_v_t_0 <X> T_19_17.lc_trk_g2_3
 (22 9)  (1004 281)  (1004 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1005 281)  (1005 281)  routing T_19_17.sp4_h_r_34 <X> T_19_17.lc_trk_g2_2
 (24 9)  (1006 281)  (1006 281)  routing T_19_17.sp4_h_r_34 <X> T_19_17.lc_trk_g2_2
 (26 9)  (1008 281)  (1008 281)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 281)  (1009 281)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 281)  (1010 281)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 281)  (1011 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (1018 281)  (1018 281)  LC_4 Logic Functioning bit
 (43 9)  (1025 281)  (1025 281)  LC_4 Logic Functioning bit
 (45 9)  (1027 281)  (1027 281)  LC_4 Logic Functioning bit
 (51 9)  (1033 281)  (1033 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (12 10)  (994 282)  (994 282)  routing T_19_17.sp4_v_t_39 <X> T_19_17.sp4_h_l_45
 (21 10)  (1003 282)  (1003 282)  routing T_19_17.wire_logic_cluster/lc_7/out <X> T_19_17.lc_trk_g2_7
 (22 10)  (1004 282)  (1004 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1007 282)  (1007 282)  routing T_19_17.sp4_v_b_30 <X> T_19_17.lc_trk_g2_6
 (26 10)  (1008 282)  (1008 282)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (1011 282)  (1011 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 282)  (1014 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 282)  (1016 282)  routing T_19_17.lc_trk_g1_1 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 282)  (1017 282)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.input_2_5
 (36 10)  (1018 282)  (1018 282)  LC_5 Logic Functioning bit
 (38 10)  (1020 282)  (1020 282)  LC_5 Logic Functioning bit
 (40 10)  (1022 282)  (1022 282)  LC_5 Logic Functioning bit
 (41 10)  (1023 282)  (1023 282)  LC_5 Logic Functioning bit
 (43 10)  (1025 282)  (1025 282)  LC_5 Logic Functioning bit
 (11 11)  (993 283)  (993 283)  routing T_19_17.sp4_v_t_39 <X> T_19_17.sp4_h_l_45
 (13 11)  (995 283)  (995 283)  routing T_19_17.sp4_v_t_39 <X> T_19_17.sp4_h_l_45
 (16 11)  (998 283)  (998 283)  routing T_19_17.sp12_v_b_12 <X> T_19_17.lc_trk_g2_4
 (17 11)  (999 283)  (999 283)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (1004 283)  (1004 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1005 283)  (1005 283)  routing T_19_17.sp4_v_b_30 <X> T_19_17.lc_trk_g2_6
 (26 11)  (1008 283)  (1008 283)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 283)  (1009 283)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 283)  (1011 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (1014 283)  (1014 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (1016 283)  (1016 283)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.input_2_5
 (39 11)  (1021 283)  (1021 283)  LC_5 Logic Functioning bit
 (40 11)  (1022 283)  (1022 283)  LC_5 Logic Functioning bit
 (41 11)  (1023 283)  (1023 283)  LC_5 Logic Functioning bit
 (43 11)  (1025 283)  (1025 283)  LC_5 Logic Functioning bit
 (46 11)  (1028 283)  (1028 283)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (4 12)  (986 284)  (986 284)  routing T_19_17.sp4_h_l_44 <X> T_19_17.sp4_v_b_9
 (11 12)  (993 284)  (993 284)  routing T_19_17.sp4_h_r_6 <X> T_19_17.sp4_v_b_11
 (16 12)  (998 284)  (998 284)  routing T_19_17.sp4_v_b_33 <X> T_19_17.lc_trk_g3_1
 (17 12)  (999 284)  (999 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1000 284)  (1000 284)  routing T_19_17.sp4_v_b_33 <X> T_19_17.lc_trk_g3_1
 (22 12)  (1004 284)  (1004 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1005 284)  (1005 284)  routing T_19_17.sp4_v_t_30 <X> T_19_17.lc_trk_g3_3
 (24 12)  (1006 284)  (1006 284)  routing T_19_17.sp4_v_t_30 <X> T_19_17.lc_trk_g3_3
 (27 12)  (1009 284)  (1009 284)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 284)  (1011 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 284)  (1012 284)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 284)  (1013 284)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 284)  (1014 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 284)  (1015 284)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 284)  (1016 284)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 284)  (1018 284)  LC_6 Logic Functioning bit
 (38 12)  (1020 284)  (1020 284)  LC_6 Logic Functioning bit
 (40 12)  (1022 284)  (1022 284)  LC_6 Logic Functioning bit
 (41 12)  (1023 284)  (1023 284)  LC_6 Logic Functioning bit
 (43 12)  (1025 284)  (1025 284)  LC_6 Logic Functioning bit
 (5 13)  (987 285)  (987 285)  routing T_19_17.sp4_h_l_44 <X> T_19_17.sp4_v_b_9
 (18 13)  (1000 285)  (1000 285)  routing T_19_17.sp4_v_b_33 <X> T_19_17.lc_trk_g3_1
 (29 13)  (1011 285)  (1011 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 285)  (1012 285)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (1014 285)  (1014 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (1015 285)  (1015 285)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.input_2_6
 (34 13)  (1016 285)  (1016 285)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.input_2_6
 (38 13)  (1020 285)  (1020 285)  LC_6 Logic Functioning bit
 (40 13)  (1022 285)  (1022 285)  LC_6 Logic Functioning bit
 (41 13)  (1023 285)  (1023 285)  LC_6 Logic Functioning bit
 (42 13)  (1024 285)  (1024 285)  LC_6 Logic Functioning bit
 (0 14)  (982 286)  (982 286)  routing T_19_17.glb_netwk_4 <X> T_19_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 286)  (983 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (990 286)  (990 286)  routing T_19_17.sp4_v_t_41 <X> T_19_17.sp4_h_l_47
 (9 14)  (991 286)  (991 286)  routing T_19_17.sp4_v_t_41 <X> T_19_17.sp4_h_l_47
 (10 14)  (992 286)  (992 286)  routing T_19_17.sp4_v_t_41 <X> T_19_17.sp4_h_l_47
 (12 14)  (994 286)  (994 286)  routing T_19_17.sp4_v_t_46 <X> T_19_17.sp4_h_l_46
 (15 14)  (997 286)  (997 286)  routing T_19_17.sp4_h_l_16 <X> T_19_17.lc_trk_g3_5
 (16 14)  (998 286)  (998 286)  routing T_19_17.sp4_h_l_16 <X> T_19_17.lc_trk_g3_5
 (17 14)  (999 286)  (999 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (27 14)  (1009 286)  (1009 286)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 286)  (1011 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 286)  (1012 286)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 286)  (1013 286)  routing T_19_17.lc_trk_g0_6 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 286)  (1014 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (38 14)  (1020 286)  (1020 286)  LC_7 Logic Functioning bit
 (39 14)  (1021 286)  (1021 286)  LC_7 Logic Functioning bit
 (40 14)  (1022 286)  (1022 286)  LC_7 Logic Functioning bit
 (41 14)  (1023 286)  (1023 286)  LC_7 Logic Functioning bit
 (42 14)  (1024 286)  (1024 286)  LC_7 Logic Functioning bit
 (43 14)  (1025 286)  (1025 286)  LC_7 Logic Functioning bit
 (50 14)  (1032 286)  (1032 286)  Cascade bit: LH_LC07_inmux02_5

 (11 15)  (993 287)  (993 287)  routing T_19_17.sp4_v_t_46 <X> T_19_17.sp4_h_l_46
 (14 15)  (996 287)  (996 287)  routing T_19_17.sp4_r_v_b_44 <X> T_19_17.lc_trk_g3_4
 (17 15)  (999 287)  (999 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (1000 287)  (1000 287)  routing T_19_17.sp4_h_l_16 <X> T_19_17.lc_trk_g3_5
 (26 15)  (1008 287)  (1008 287)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 287)  (1010 287)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 287)  (1011 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 287)  (1013 287)  routing T_19_17.lc_trk_g0_6 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 287)  (1018 287)  LC_7 Logic Functioning bit
 (38 15)  (1020 287)  (1020 287)  LC_7 Logic Functioning bit
 (39 15)  (1021 287)  (1021 287)  LC_7 Logic Functioning bit
 (40 15)  (1022 287)  (1022 287)  LC_7 Logic Functioning bit
 (41 15)  (1023 287)  (1023 287)  LC_7 Logic Functioning bit
 (42 15)  (1024 287)  (1024 287)  LC_7 Logic Functioning bit
 (43 15)  (1025 287)  (1025 287)  LC_7 Logic Functioning bit


LogicTile_20_17

 (12 0)  (1048 272)  (1048 272)  routing T_20_17.sp4_v_t_39 <X> T_20_17.sp4_h_r_2
 (15 0)  (1051 272)  (1051 272)  routing T_20_17.sp4_h_r_1 <X> T_20_17.lc_trk_g0_1
 (16 0)  (1052 272)  (1052 272)  routing T_20_17.sp4_h_r_1 <X> T_20_17.lc_trk_g0_1
 (17 0)  (1053 272)  (1053 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (29 0)  (1065 272)  (1065 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (35 0)  (1071 272)  (1071 272)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.input_2_0
 (44 0)  (1080 272)  (1080 272)  LC_0 Logic Functioning bit
 (14 1)  (1050 273)  (1050 273)  routing T_20_17.sp4_r_v_b_35 <X> T_20_17.lc_trk_g0_0
 (17 1)  (1053 273)  (1053 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (1054 273)  (1054 273)  routing T_20_17.sp4_h_r_1 <X> T_20_17.lc_trk_g0_1
 (32 1)  (1068 273)  (1068 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1069 273)  (1069 273)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.input_2_0
 (34 1)  (1070 273)  (1070 273)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.input_2_0
 (35 1)  (1071 273)  (1071 273)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.input_2_0
 (22 2)  (1058 274)  (1058 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (28 2)  (1064 274)  (1064 274)  routing T_20_17.lc_trk_g2_0 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 274)  (1065 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 274)  (1068 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 274)  (1072 274)  LC_1 Logic Functioning bit
 (37 2)  (1073 274)  (1073 274)  LC_1 Logic Functioning bit
 (38 2)  (1074 274)  (1074 274)  LC_1 Logic Functioning bit
 (39 2)  (1075 274)  (1075 274)  LC_1 Logic Functioning bit
 (44 2)  (1080 274)  (1080 274)  LC_1 Logic Functioning bit
 (6 3)  (1042 275)  (1042 275)  routing T_20_17.sp4_h_r_0 <X> T_20_17.sp4_h_l_37
 (10 3)  (1046 275)  (1046 275)  routing T_20_17.sp4_h_l_45 <X> T_20_17.sp4_v_t_36
 (21 3)  (1057 275)  (1057 275)  routing T_20_17.sp4_r_v_b_31 <X> T_20_17.lc_trk_g0_7
 (40 3)  (1076 275)  (1076 275)  LC_1 Logic Functioning bit
 (41 3)  (1077 275)  (1077 275)  LC_1 Logic Functioning bit
 (42 3)  (1078 275)  (1078 275)  LC_1 Logic Functioning bit
 (43 3)  (1079 275)  (1079 275)  LC_1 Logic Functioning bit
 (48 3)  (1084 275)  (1084 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (28 4)  (1064 276)  (1064 276)  routing T_20_17.lc_trk_g2_1 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 276)  (1065 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 276)  (1068 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 276)  (1072 276)  LC_2 Logic Functioning bit
 (37 4)  (1073 276)  (1073 276)  LC_2 Logic Functioning bit
 (38 4)  (1074 276)  (1074 276)  LC_2 Logic Functioning bit
 (39 4)  (1075 276)  (1075 276)  LC_2 Logic Functioning bit
 (44 4)  (1080 276)  (1080 276)  LC_2 Logic Functioning bit
 (40 5)  (1076 277)  (1076 277)  LC_2 Logic Functioning bit
 (41 5)  (1077 277)  (1077 277)  LC_2 Logic Functioning bit
 (42 5)  (1078 277)  (1078 277)  LC_2 Logic Functioning bit
 (43 5)  (1079 277)  (1079 277)  LC_2 Logic Functioning bit
 (47 5)  (1083 277)  (1083 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (2 6)  (1038 278)  (1038 278)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (5 6)  (1041 278)  (1041 278)  routing T_20_17.sp4_v_t_44 <X> T_20_17.sp4_h_l_38
 (12 6)  (1048 278)  (1048 278)  routing T_20_17.sp4_v_t_46 <X> T_20_17.sp4_h_l_40
 (15 6)  (1051 278)  (1051 278)  routing T_20_17.sp4_h_r_13 <X> T_20_17.lc_trk_g1_5
 (16 6)  (1052 278)  (1052 278)  routing T_20_17.sp4_h_r_13 <X> T_20_17.lc_trk_g1_5
 (17 6)  (1053 278)  (1053 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1054 278)  (1054 278)  routing T_20_17.sp4_h_r_13 <X> T_20_17.lc_trk_g1_5
 (29 6)  (1065 278)  (1065 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 278)  (1068 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 278)  (1072 278)  LC_3 Logic Functioning bit
 (37 6)  (1073 278)  (1073 278)  LC_3 Logic Functioning bit
 (38 6)  (1074 278)  (1074 278)  LC_3 Logic Functioning bit
 (39 6)  (1075 278)  (1075 278)  LC_3 Logic Functioning bit
 (44 6)  (1080 278)  (1080 278)  LC_3 Logic Functioning bit
 (46 6)  (1082 278)  (1082 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (4 7)  (1040 279)  (1040 279)  routing T_20_17.sp4_v_t_44 <X> T_20_17.sp4_h_l_38
 (6 7)  (1042 279)  (1042 279)  routing T_20_17.sp4_v_t_44 <X> T_20_17.sp4_h_l_38
 (11 7)  (1047 279)  (1047 279)  routing T_20_17.sp4_v_t_46 <X> T_20_17.sp4_h_l_40
 (13 7)  (1049 279)  (1049 279)  routing T_20_17.sp4_v_t_46 <X> T_20_17.sp4_h_l_40
 (36 7)  (1072 279)  (1072 279)  LC_3 Logic Functioning bit
 (37 7)  (1073 279)  (1073 279)  LC_3 Logic Functioning bit
 (38 7)  (1074 279)  (1074 279)  LC_3 Logic Functioning bit
 (39 7)  (1075 279)  (1075 279)  LC_3 Logic Functioning bit
 (2 8)  (1038 280)  (1038 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (16 8)  (1052 280)  (1052 280)  routing T_20_17.sp4_v_b_33 <X> T_20_17.lc_trk_g2_1
 (17 8)  (1053 280)  (1053 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1054 280)  (1054 280)  routing T_20_17.sp4_v_b_33 <X> T_20_17.lc_trk_g2_1
 (22 8)  (1058 280)  (1058 280)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1060 280)  (1060 280)  routing T_20_17.tnl_op_3 <X> T_20_17.lc_trk_g2_3
 (28 8)  (1064 280)  (1064 280)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 280)  (1065 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 280)  (1068 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 280)  (1072 280)  LC_4 Logic Functioning bit
 (37 8)  (1073 280)  (1073 280)  LC_4 Logic Functioning bit
 (38 8)  (1074 280)  (1074 280)  LC_4 Logic Functioning bit
 (39 8)  (1075 280)  (1075 280)  LC_4 Logic Functioning bit
 (44 8)  (1080 280)  (1080 280)  LC_4 Logic Functioning bit
 (15 9)  (1051 281)  (1051 281)  routing T_20_17.sp4_v_t_29 <X> T_20_17.lc_trk_g2_0
 (16 9)  (1052 281)  (1052 281)  routing T_20_17.sp4_v_t_29 <X> T_20_17.lc_trk_g2_0
 (17 9)  (1053 281)  (1053 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (1054 281)  (1054 281)  routing T_20_17.sp4_v_b_33 <X> T_20_17.lc_trk_g2_1
 (21 9)  (1057 281)  (1057 281)  routing T_20_17.tnl_op_3 <X> T_20_17.lc_trk_g2_3
 (22 9)  (1058 281)  (1058 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1059 281)  (1059 281)  routing T_20_17.sp4_h_l_15 <X> T_20_17.lc_trk_g2_2
 (24 9)  (1060 281)  (1060 281)  routing T_20_17.sp4_h_l_15 <X> T_20_17.lc_trk_g2_2
 (25 9)  (1061 281)  (1061 281)  routing T_20_17.sp4_h_l_15 <X> T_20_17.lc_trk_g2_2
 (30 9)  (1066 281)  (1066 281)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (40 9)  (1076 281)  (1076 281)  LC_4 Logic Functioning bit
 (41 9)  (1077 281)  (1077 281)  LC_4 Logic Functioning bit
 (42 9)  (1078 281)  (1078 281)  LC_4 Logic Functioning bit
 (43 9)  (1079 281)  (1079 281)  LC_4 Logic Functioning bit
 (4 10)  (1040 282)  (1040 282)  routing T_20_17.sp4_h_r_0 <X> T_20_17.sp4_v_t_43
 (5 10)  (1041 282)  (1041 282)  routing T_20_17.sp4_h_r_3 <X> T_20_17.sp4_h_l_43
 (6 10)  (1042 282)  (1042 282)  routing T_20_17.sp4_h_r_0 <X> T_20_17.sp4_v_t_43
 (28 10)  (1064 282)  (1064 282)  routing T_20_17.lc_trk_g2_2 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 282)  (1065 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 282)  (1068 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 282)  (1072 282)  LC_5 Logic Functioning bit
 (37 10)  (1073 282)  (1073 282)  LC_5 Logic Functioning bit
 (38 10)  (1074 282)  (1074 282)  LC_5 Logic Functioning bit
 (39 10)  (1075 282)  (1075 282)  LC_5 Logic Functioning bit
 (44 10)  (1080 282)  (1080 282)  LC_5 Logic Functioning bit
 (4 11)  (1040 283)  (1040 283)  routing T_20_17.sp4_h_r_3 <X> T_20_17.sp4_h_l_43
 (5 11)  (1041 283)  (1041 283)  routing T_20_17.sp4_h_r_0 <X> T_20_17.sp4_v_t_43
 (8 11)  (1044 283)  (1044 283)  routing T_20_17.sp4_h_r_1 <X> T_20_17.sp4_v_t_42
 (9 11)  (1045 283)  (1045 283)  routing T_20_17.sp4_h_r_1 <X> T_20_17.sp4_v_t_42
 (10 11)  (1046 283)  (1046 283)  routing T_20_17.sp4_h_r_1 <X> T_20_17.sp4_v_t_42
 (30 11)  (1066 283)  (1066 283)  routing T_20_17.lc_trk_g2_2 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (40 11)  (1076 283)  (1076 283)  LC_5 Logic Functioning bit
 (41 11)  (1077 283)  (1077 283)  LC_5 Logic Functioning bit
 (42 11)  (1078 283)  (1078 283)  LC_5 Logic Functioning bit
 (43 11)  (1079 283)  (1079 283)  LC_5 Logic Functioning bit
 (51 11)  (1087 283)  (1087 283)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (29 12)  (1065 284)  (1065 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 284)  (1066 284)  routing T_20_17.lc_trk_g0_7 <X> T_20_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 284)  (1068 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 284)  (1072 284)  LC_6 Logic Functioning bit
 (37 12)  (1073 284)  (1073 284)  LC_6 Logic Functioning bit
 (38 12)  (1074 284)  (1074 284)  LC_6 Logic Functioning bit
 (39 12)  (1075 284)  (1075 284)  LC_6 Logic Functioning bit
 (44 12)  (1080 284)  (1080 284)  LC_6 Logic Functioning bit
 (30 13)  (1066 285)  (1066 285)  routing T_20_17.lc_trk_g0_7 <X> T_20_17.wire_logic_cluster/lc_6/in_1
 (40 13)  (1076 285)  (1076 285)  LC_6 Logic Functioning bit
 (41 13)  (1077 285)  (1077 285)  LC_6 Logic Functioning bit
 (42 13)  (1078 285)  (1078 285)  LC_6 Logic Functioning bit
 (43 13)  (1079 285)  (1079 285)  LC_6 Logic Functioning bit
 (51 13)  (1087 285)  (1087 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (5 14)  (1041 286)  (1041 286)  routing T_20_17.sp4_v_t_38 <X> T_20_17.sp4_h_l_44
 (12 14)  (1048 286)  (1048 286)  routing T_20_17.sp4_v_b_11 <X> T_20_17.sp4_h_l_46
 (22 14)  (1058 286)  (1058 286)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (1060 286)  (1060 286)  routing T_20_17.tnl_op_7 <X> T_20_17.lc_trk_g3_7
 (27 14)  (1063 286)  (1063 286)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 286)  (1065 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 286)  (1066 286)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 286)  (1068 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 286)  (1072 286)  LC_7 Logic Functioning bit
 (37 14)  (1073 286)  (1073 286)  LC_7 Logic Functioning bit
 (38 14)  (1074 286)  (1074 286)  LC_7 Logic Functioning bit
 (39 14)  (1075 286)  (1075 286)  LC_7 Logic Functioning bit
 (44 14)  (1080 286)  (1080 286)  LC_7 Logic Functioning bit
 (3 15)  (1039 287)  (1039 287)  routing T_20_17.sp12_h_l_22 <X> T_20_17.sp12_v_t_22
 (4 15)  (1040 287)  (1040 287)  routing T_20_17.sp4_v_t_38 <X> T_20_17.sp4_h_l_44
 (6 15)  (1042 287)  (1042 287)  routing T_20_17.sp4_v_t_38 <X> T_20_17.sp4_h_l_44
 (8 15)  (1044 287)  (1044 287)  routing T_20_17.sp4_h_l_47 <X> T_20_17.sp4_v_t_47
 (21 15)  (1057 287)  (1057 287)  routing T_20_17.tnl_op_7 <X> T_20_17.lc_trk_g3_7
 (40 15)  (1076 287)  (1076 287)  LC_7 Logic Functioning bit
 (41 15)  (1077 287)  (1077 287)  LC_7 Logic Functioning bit
 (42 15)  (1078 287)  (1078 287)  LC_7 Logic Functioning bit
 (43 15)  (1079 287)  (1079 287)  LC_7 Logic Functioning bit
 (51 15)  (1087 287)  (1087 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_21_17

 (4 0)  (1094 272)  (1094 272)  routing T_21_17.sp4_h_l_37 <X> T_21_17.sp4_v_b_0
 (9 0)  (1099 272)  (1099 272)  routing T_21_17.sp4_v_t_36 <X> T_21_17.sp4_h_r_1
 (13 0)  (1103 272)  (1103 272)  routing T_21_17.sp4_h_l_39 <X> T_21_17.sp4_v_b_2
 (26 0)  (1116 272)  (1116 272)  routing T_21_17.lc_trk_g3_7 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (1118 272)  (1118 272)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 272)  (1119 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 272)  (1120 272)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 272)  (1122 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 272)  (1123 272)  routing T_21_17.lc_trk_g3_0 <X> T_21_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 272)  (1124 272)  routing T_21_17.lc_trk_g3_0 <X> T_21_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (1130 272)  (1130 272)  LC_0 Logic Functioning bit
 (46 0)  (1136 272)  (1136 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (5 1)  (1095 273)  (1095 273)  routing T_21_17.sp4_h_l_37 <X> T_21_17.sp4_v_b_0
 (12 1)  (1102 273)  (1102 273)  routing T_21_17.sp4_h_l_39 <X> T_21_17.sp4_v_b_2
 (26 1)  (1116 273)  (1116 273)  routing T_21_17.lc_trk_g3_7 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 273)  (1117 273)  routing T_21_17.lc_trk_g3_7 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 273)  (1118 273)  routing T_21_17.lc_trk_g3_7 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 273)  (1119 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 273)  (1120 273)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (1122 273)  (1122 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1123 273)  (1123 273)  routing T_21_17.lc_trk_g2_0 <X> T_21_17.input_2_0
 (26 2)  (1116 274)  (1116 274)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (1119 274)  (1119 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 274)  (1120 274)  routing T_21_17.lc_trk_g0_6 <X> T_21_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 274)  (1122 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 274)  (1123 274)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 274)  (1124 274)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 274)  (1126 274)  LC_1 Logic Functioning bit
 (37 2)  (1127 274)  (1127 274)  LC_1 Logic Functioning bit
 (39 2)  (1129 274)  (1129 274)  LC_1 Logic Functioning bit
 (40 2)  (1130 274)  (1130 274)  LC_1 Logic Functioning bit
 (42 2)  (1132 274)  (1132 274)  LC_1 Logic Functioning bit
 (43 2)  (1133 274)  (1133 274)  LC_1 Logic Functioning bit
 (50 2)  (1140 274)  (1140 274)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (1112 275)  (1112 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1114 275)  (1114 275)  routing T_21_17.top_op_6 <X> T_21_17.lc_trk_g0_6
 (25 3)  (1115 275)  (1115 275)  routing T_21_17.top_op_6 <X> T_21_17.lc_trk_g0_6
 (26 3)  (1116 275)  (1116 275)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (1117 275)  (1117 275)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 275)  (1118 275)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 275)  (1119 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 275)  (1120 275)  routing T_21_17.lc_trk_g0_6 <X> T_21_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (1121 275)  (1121 275)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (1126 275)  (1126 275)  LC_1 Logic Functioning bit
 (38 3)  (1128 275)  (1128 275)  LC_1 Logic Functioning bit
 (41 3)  (1131 275)  (1131 275)  LC_1 Logic Functioning bit
 (42 3)  (1132 275)  (1132 275)  LC_1 Logic Functioning bit
 (43 3)  (1133 275)  (1133 275)  LC_1 Logic Functioning bit
 (4 4)  (1094 276)  (1094 276)  routing T_21_17.sp4_h_l_44 <X> T_21_17.sp4_v_b_3
 (6 4)  (1096 276)  (1096 276)  routing T_21_17.sp4_h_l_44 <X> T_21_17.sp4_v_b_3
 (25 4)  (1115 276)  (1115 276)  routing T_21_17.sp4_h_r_10 <X> T_21_17.lc_trk_g1_2
 (27 4)  (1117 276)  (1117 276)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 276)  (1118 276)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 276)  (1119 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 276)  (1120 276)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 276)  (1121 276)  routing T_21_17.lc_trk_g2_5 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 276)  (1122 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 276)  (1123 276)  routing T_21_17.lc_trk_g2_5 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 276)  (1126 276)  LC_2 Logic Functioning bit
 (38 4)  (1128 276)  (1128 276)  LC_2 Logic Functioning bit
 (5 5)  (1095 277)  (1095 277)  routing T_21_17.sp4_h_l_44 <X> T_21_17.sp4_v_b_3
 (9 5)  (1099 277)  (1099 277)  routing T_21_17.sp4_v_t_41 <X> T_21_17.sp4_v_b_4
 (22 5)  (1112 277)  (1112 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1113 277)  (1113 277)  routing T_21_17.sp4_h_r_10 <X> T_21_17.lc_trk_g1_2
 (24 5)  (1114 277)  (1114 277)  routing T_21_17.sp4_h_r_10 <X> T_21_17.lc_trk_g1_2
 (26 5)  (1116 277)  (1116 277)  routing T_21_17.lc_trk_g2_2 <X> T_21_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 277)  (1118 277)  routing T_21_17.lc_trk_g2_2 <X> T_21_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 277)  (1119 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 277)  (1120 277)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_2/in_1
 (4 6)  (1094 278)  (1094 278)  routing T_21_17.sp4_h_r_3 <X> T_21_17.sp4_v_t_38
 (21 6)  (1111 278)  (1111 278)  routing T_21_17.sp4_h_l_2 <X> T_21_17.lc_trk_g1_7
 (22 6)  (1112 278)  (1112 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1113 278)  (1113 278)  routing T_21_17.sp4_h_l_2 <X> T_21_17.lc_trk_g1_7
 (24 6)  (1114 278)  (1114 278)  routing T_21_17.sp4_h_l_2 <X> T_21_17.lc_trk_g1_7
 (28 6)  (1118 278)  (1118 278)  routing T_21_17.lc_trk_g2_6 <X> T_21_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 278)  (1119 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 278)  (1120 278)  routing T_21_17.lc_trk_g2_6 <X> T_21_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 278)  (1121 278)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 278)  (1122 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 278)  (1124 278)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (1125 278)  (1125 278)  routing T_21_17.lc_trk_g1_4 <X> T_21_17.input_2_3
 (37 6)  (1127 278)  (1127 278)  LC_3 Logic Functioning bit
 (38 6)  (1128 278)  (1128 278)  LC_3 Logic Functioning bit
 (39 6)  (1129 278)  (1129 278)  LC_3 Logic Functioning bit
 (41 6)  (1131 278)  (1131 278)  LC_3 Logic Functioning bit
 (53 6)  (1143 278)  (1143 278)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (5 7)  (1095 279)  (1095 279)  routing T_21_17.sp4_h_r_3 <X> T_21_17.sp4_v_t_38
 (14 7)  (1104 279)  (1104 279)  routing T_21_17.top_op_4 <X> T_21_17.lc_trk_g1_4
 (15 7)  (1105 279)  (1105 279)  routing T_21_17.top_op_4 <X> T_21_17.lc_trk_g1_4
 (17 7)  (1107 279)  (1107 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (1116 279)  (1116 279)  routing T_21_17.lc_trk_g1_2 <X> T_21_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (1117 279)  (1117 279)  routing T_21_17.lc_trk_g1_2 <X> T_21_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 279)  (1119 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 279)  (1120 279)  routing T_21_17.lc_trk_g2_6 <X> T_21_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (1121 279)  (1121 279)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (1122 279)  (1122 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (1124 279)  (1124 279)  routing T_21_17.lc_trk_g1_4 <X> T_21_17.input_2_3
 (36 7)  (1126 279)  (1126 279)  LC_3 Logic Functioning bit
 (38 7)  (1128 279)  (1128 279)  LC_3 Logic Functioning bit
 (39 7)  (1129 279)  (1129 279)  LC_3 Logic Functioning bit
 (41 7)  (1131 279)  (1131 279)  LC_3 Logic Functioning bit
 (43 7)  (1133 279)  (1133 279)  LC_3 Logic Functioning bit
 (4 8)  (1094 280)  (1094 280)  routing T_21_17.sp4_h_l_37 <X> T_21_17.sp4_v_b_6
 (6 8)  (1096 280)  (1096 280)  routing T_21_17.sp4_h_l_37 <X> T_21_17.sp4_v_b_6
 (5 9)  (1095 281)  (1095 281)  routing T_21_17.sp4_h_l_37 <X> T_21_17.sp4_v_b_6
 (14 9)  (1104 281)  (1104 281)  routing T_21_17.sp4_h_r_24 <X> T_21_17.lc_trk_g2_0
 (15 9)  (1105 281)  (1105 281)  routing T_21_17.sp4_h_r_24 <X> T_21_17.lc_trk_g2_0
 (16 9)  (1106 281)  (1106 281)  routing T_21_17.sp4_h_r_24 <X> T_21_17.lc_trk_g2_0
 (17 9)  (1107 281)  (1107 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (1112 281)  (1112 281)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (1113 281)  (1113 281)  routing T_21_17.sp12_v_t_9 <X> T_21_17.lc_trk_g2_2
 (4 10)  (1094 282)  (1094 282)  routing T_21_17.sp4_h_r_0 <X> T_21_17.sp4_v_t_43
 (6 10)  (1096 282)  (1096 282)  routing T_21_17.sp4_h_r_0 <X> T_21_17.sp4_v_t_43
 (16 10)  (1106 282)  (1106 282)  routing T_21_17.sp12_v_t_10 <X> T_21_17.lc_trk_g2_5
 (17 10)  (1107 282)  (1107 282)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (21 10)  (1111 282)  (1111 282)  routing T_21_17.sp4_h_r_39 <X> T_21_17.lc_trk_g2_7
 (22 10)  (1112 282)  (1112 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1113 282)  (1113 282)  routing T_21_17.sp4_h_r_39 <X> T_21_17.lc_trk_g2_7
 (24 10)  (1114 282)  (1114 282)  routing T_21_17.sp4_h_r_39 <X> T_21_17.lc_trk_g2_7
 (5 11)  (1095 283)  (1095 283)  routing T_21_17.sp4_h_r_0 <X> T_21_17.sp4_v_t_43
 (22 11)  (1112 283)  (1112 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (4 12)  (1094 284)  (1094 284)  routing T_21_17.sp4_h_l_44 <X> T_21_17.sp4_v_b_9
 (9 12)  (1099 284)  (1099 284)  routing T_21_17.sp4_h_l_42 <X> T_21_17.sp4_h_r_10
 (10 12)  (1100 284)  (1100 284)  routing T_21_17.sp4_h_l_42 <X> T_21_17.sp4_h_r_10
 (21 12)  (1111 284)  (1111 284)  routing T_21_17.sp4_v_t_22 <X> T_21_17.lc_trk_g3_3
 (22 12)  (1112 284)  (1112 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1113 284)  (1113 284)  routing T_21_17.sp4_v_t_22 <X> T_21_17.lc_trk_g3_3
 (26 12)  (1116 284)  (1116 284)  routing T_21_17.lc_trk_g3_7 <X> T_21_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (1118 284)  (1118 284)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 284)  (1119 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 284)  (1120 284)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 284)  (1122 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 284)  (1123 284)  routing T_21_17.lc_trk_g3_0 <X> T_21_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 284)  (1124 284)  routing T_21_17.lc_trk_g3_0 <X> T_21_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 284)  (1126 284)  LC_6 Logic Functioning bit
 (5 13)  (1095 285)  (1095 285)  routing T_21_17.sp4_h_l_44 <X> T_21_17.sp4_v_b_9
 (6 13)  (1096 285)  (1096 285)  routing T_21_17.sp4_h_l_44 <X> T_21_17.sp4_h_r_9
 (17 13)  (1107 285)  (1107 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (1111 285)  (1111 285)  routing T_21_17.sp4_v_t_22 <X> T_21_17.lc_trk_g3_3
 (26 13)  (1116 285)  (1116 285)  routing T_21_17.lc_trk_g3_7 <X> T_21_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 285)  (1117 285)  routing T_21_17.lc_trk_g3_7 <X> T_21_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 285)  (1118 285)  routing T_21_17.lc_trk_g3_7 <X> T_21_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 285)  (1119 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 285)  (1120 285)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (1122 285)  (1122 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (1123 285)  (1123 285)  routing T_21_17.lc_trk_g2_0 <X> T_21_17.input_2_6
 (21 14)  (1111 286)  (1111 286)  routing T_21_17.sp4_v_t_18 <X> T_21_17.lc_trk_g3_7
 (22 14)  (1112 286)  (1112 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1113 286)  (1113 286)  routing T_21_17.sp4_v_t_18 <X> T_21_17.lc_trk_g3_7
 (22 15)  (1112 287)  (1112 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1113 287)  (1113 287)  routing T_21_17.sp4_v_b_46 <X> T_21_17.lc_trk_g3_6
 (24 15)  (1114 287)  (1114 287)  routing T_21_17.sp4_v_b_46 <X> T_21_17.lc_trk_g3_6


LogicTile_22_17

 (4 0)  (1148 272)  (1148 272)  routing T_22_17.sp4_h_l_43 <X> T_22_17.sp4_v_b_0
 (6 0)  (1150 272)  (1150 272)  routing T_22_17.sp4_h_l_43 <X> T_22_17.sp4_v_b_0
 (12 0)  (1156 272)  (1156 272)  routing T_22_17.sp4_h_l_46 <X> T_22_17.sp4_h_r_2
 (15 0)  (1159 272)  (1159 272)  routing T_22_17.lft_op_1 <X> T_22_17.lc_trk_g0_1
 (17 0)  (1161 272)  (1161 272)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1162 272)  (1162 272)  routing T_22_17.lft_op_1 <X> T_22_17.lc_trk_g0_1
 (22 0)  (1166 272)  (1166 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (1170 272)  (1170 272)  routing T_22_17.lc_trk_g1_7 <X> T_22_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (1173 272)  (1173 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 272)  (1175 272)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 272)  (1176 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 272)  (1177 272)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 272)  (1178 272)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 272)  (1180 272)  LC_0 Logic Functioning bit
 (37 0)  (1181 272)  (1181 272)  LC_0 Logic Functioning bit
 (38 0)  (1182 272)  (1182 272)  LC_0 Logic Functioning bit
 (39 0)  (1183 272)  (1183 272)  LC_0 Logic Functioning bit
 (41 0)  (1185 272)  (1185 272)  LC_0 Logic Functioning bit
 (5 1)  (1149 273)  (1149 273)  routing T_22_17.sp4_h_l_43 <X> T_22_17.sp4_v_b_0
 (12 1)  (1156 273)  (1156 273)  routing T_22_17.sp4_h_r_2 <X> T_22_17.sp4_v_b_2
 (13 1)  (1157 273)  (1157 273)  routing T_22_17.sp4_h_l_46 <X> T_22_17.sp4_h_r_2
 (21 1)  (1165 273)  (1165 273)  routing T_22_17.sp4_r_v_b_32 <X> T_22_17.lc_trk_g0_3
 (22 1)  (1166 273)  (1166 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1168 273)  (1168 273)  routing T_22_17.top_op_2 <X> T_22_17.lc_trk_g0_2
 (25 1)  (1169 273)  (1169 273)  routing T_22_17.top_op_2 <X> T_22_17.lc_trk_g0_2
 (26 1)  (1170 273)  (1170 273)  routing T_22_17.lc_trk_g1_7 <X> T_22_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 273)  (1171 273)  routing T_22_17.lc_trk_g1_7 <X> T_22_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 273)  (1173 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 273)  (1174 273)  routing T_22_17.lc_trk_g0_3 <X> T_22_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (1176 273)  (1176 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1178 273)  (1178 273)  routing T_22_17.lc_trk_g1_1 <X> T_22_17.input_2_0
 (36 1)  (1180 273)  (1180 273)  LC_0 Logic Functioning bit
 (37 1)  (1181 273)  (1181 273)  LC_0 Logic Functioning bit
 (38 1)  (1182 273)  (1182 273)  LC_0 Logic Functioning bit
 (39 1)  (1183 273)  (1183 273)  LC_0 Logic Functioning bit
 (41 1)  (1185 273)  (1185 273)  LC_0 Logic Functioning bit
 (43 1)  (1187 273)  (1187 273)  LC_0 Logic Functioning bit
 (1 2)  (1145 274)  (1145 274)  routing T_22_17.glb_netwk_5 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 274)  (1146 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (21 2)  (1165 274)  (1165 274)  routing T_22_17.sp4_h_l_10 <X> T_22_17.lc_trk_g0_7
 (22 2)  (1166 274)  (1166 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1167 274)  (1167 274)  routing T_22_17.sp4_h_l_10 <X> T_22_17.lc_trk_g0_7
 (24 2)  (1168 274)  (1168 274)  routing T_22_17.sp4_h_l_10 <X> T_22_17.lc_trk_g0_7
 (27 2)  (1171 274)  (1171 274)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 274)  (1172 274)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 274)  (1173 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 274)  (1176 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 274)  (1180 274)  LC_1 Logic Functioning bit
 (41 2)  (1185 274)  (1185 274)  LC_1 Logic Functioning bit
 (43 2)  (1187 274)  (1187 274)  LC_1 Logic Functioning bit
 (45 2)  (1189 274)  (1189 274)  LC_1 Logic Functioning bit
 (50 2)  (1194 274)  (1194 274)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (1144 275)  (1144 275)  routing T_22_17.glb_netwk_5 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (14 3)  (1158 275)  (1158 275)  routing T_22_17.top_op_4 <X> T_22_17.lc_trk_g0_4
 (15 3)  (1159 275)  (1159 275)  routing T_22_17.top_op_4 <X> T_22_17.lc_trk_g0_4
 (17 3)  (1161 275)  (1161 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (1165 275)  (1165 275)  routing T_22_17.sp4_h_l_10 <X> T_22_17.lc_trk_g0_7
 (26 3)  (1170 275)  (1170 275)  routing T_22_17.lc_trk_g2_3 <X> T_22_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 275)  (1172 275)  routing T_22_17.lc_trk_g2_3 <X> T_22_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 275)  (1173 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 275)  (1175 275)  routing T_22_17.lc_trk_g0_2 <X> T_22_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 275)  (1180 275)  LC_1 Logic Functioning bit
 (37 3)  (1181 275)  (1181 275)  LC_1 Logic Functioning bit
 (38 3)  (1182 275)  (1182 275)  LC_1 Logic Functioning bit
 (41 3)  (1185 275)  (1185 275)  LC_1 Logic Functioning bit
 (43 3)  (1187 275)  (1187 275)  LC_1 Logic Functioning bit
 (45 3)  (1189 275)  (1189 275)  LC_1 Logic Functioning bit
 (51 3)  (1195 275)  (1195 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (4 4)  (1148 276)  (1148 276)  routing T_22_17.sp4_h_l_44 <X> T_22_17.sp4_v_b_3
 (6 4)  (1150 276)  (1150 276)  routing T_22_17.sp4_h_l_44 <X> T_22_17.sp4_v_b_3
 (15 4)  (1159 276)  (1159 276)  routing T_22_17.lft_op_1 <X> T_22_17.lc_trk_g1_1
 (17 4)  (1161 276)  (1161 276)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1162 276)  (1162 276)  routing T_22_17.lft_op_1 <X> T_22_17.lc_trk_g1_1
 (21 4)  (1165 276)  (1165 276)  routing T_22_17.bnr_op_3 <X> T_22_17.lc_trk_g1_3
 (22 4)  (1166 276)  (1166 276)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (1169 276)  (1169 276)  routing T_22_17.bnr_op_2 <X> T_22_17.lc_trk_g1_2
 (28 4)  (1172 276)  (1172 276)  routing T_22_17.lc_trk_g2_3 <X> T_22_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 276)  (1173 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 276)  (1176 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 276)  (1177 276)  routing T_22_17.lc_trk_g3_2 <X> T_22_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 276)  (1178 276)  routing T_22_17.lc_trk_g3_2 <X> T_22_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 276)  (1180 276)  LC_2 Logic Functioning bit
 (37 4)  (1181 276)  (1181 276)  LC_2 Logic Functioning bit
 (39 4)  (1183 276)  (1183 276)  LC_2 Logic Functioning bit
 (43 4)  (1187 276)  (1187 276)  LC_2 Logic Functioning bit
 (45 4)  (1189 276)  (1189 276)  LC_2 Logic Functioning bit
 (5 5)  (1149 277)  (1149 277)  routing T_22_17.sp4_h_l_44 <X> T_22_17.sp4_v_b_3
 (21 5)  (1165 277)  (1165 277)  routing T_22_17.bnr_op_3 <X> T_22_17.lc_trk_g1_3
 (22 5)  (1166 277)  (1166 277)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (1169 277)  (1169 277)  routing T_22_17.bnr_op_2 <X> T_22_17.lc_trk_g1_2
 (26 5)  (1170 277)  (1170 277)  routing T_22_17.lc_trk_g0_2 <X> T_22_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 277)  (1173 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 277)  (1174 277)  routing T_22_17.lc_trk_g2_3 <X> T_22_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 277)  (1175 277)  routing T_22_17.lc_trk_g3_2 <X> T_22_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (1176 277)  (1176 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1178 277)  (1178 277)  routing T_22_17.lc_trk_g1_3 <X> T_22_17.input_2_2
 (35 5)  (1179 277)  (1179 277)  routing T_22_17.lc_trk_g1_3 <X> T_22_17.input_2_2
 (36 5)  (1180 277)  (1180 277)  LC_2 Logic Functioning bit
 (37 5)  (1181 277)  (1181 277)  LC_2 Logic Functioning bit
 (38 5)  (1182 277)  (1182 277)  LC_2 Logic Functioning bit
 (39 5)  (1183 277)  (1183 277)  LC_2 Logic Functioning bit
 (45 5)  (1189 277)  (1189 277)  LC_2 Logic Functioning bit
 (21 6)  (1165 278)  (1165 278)  routing T_22_17.sp4_h_l_10 <X> T_22_17.lc_trk_g1_7
 (22 6)  (1166 278)  (1166 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1167 278)  (1167 278)  routing T_22_17.sp4_h_l_10 <X> T_22_17.lc_trk_g1_7
 (24 6)  (1168 278)  (1168 278)  routing T_22_17.sp4_h_l_10 <X> T_22_17.lc_trk_g1_7
 (29 6)  (1173 278)  (1173 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 278)  (1174 278)  routing T_22_17.lc_trk_g0_4 <X> T_22_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 278)  (1176 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 278)  (1177 278)  routing T_22_17.lc_trk_g2_0 <X> T_22_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (1179 278)  (1179 278)  routing T_22_17.lc_trk_g0_7 <X> T_22_17.input_2_3
 (40 6)  (1184 278)  (1184 278)  LC_3 Logic Functioning bit
 (42 6)  (1186 278)  (1186 278)  LC_3 Logic Functioning bit
 (21 7)  (1165 279)  (1165 279)  routing T_22_17.sp4_h_l_10 <X> T_22_17.lc_trk_g1_7
 (26 7)  (1170 279)  (1170 279)  routing T_22_17.lc_trk_g0_3 <X> T_22_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 279)  (1173 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (1176 279)  (1176 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (1179 279)  (1179 279)  routing T_22_17.lc_trk_g0_7 <X> T_22_17.input_2_3
 (41 7)  (1185 279)  (1185 279)  LC_3 Logic Functioning bit
 (42 7)  (1186 279)  (1186 279)  LC_3 Logic Functioning bit
 (43 7)  (1187 279)  (1187 279)  LC_3 Logic Functioning bit
 (4 8)  (1148 280)  (1148 280)  routing T_22_17.sp4_h_l_43 <X> T_22_17.sp4_v_b_6
 (21 8)  (1165 280)  (1165 280)  routing T_22_17.sp4_v_t_22 <X> T_22_17.lc_trk_g2_3
 (22 8)  (1166 280)  (1166 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1167 280)  (1167 280)  routing T_22_17.sp4_v_t_22 <X> T_22_17.lc_trk_g2_3
 (26 8)  (1170 280)  (1170 280)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (1171 280)  (1171 280)  routing T_22_17.lc_trk_g3_6 <X> T_22_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 280)  (1172 280)  routing T_22_17.lc_trk_g3_6 <X> T_22_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 280)  (1173 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 280)  (1174 280)  routing T_22_17.lc_trk_g3_6 <X> T_22_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 280)  (1175 280)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 280)  (1176 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 280)  (1177 280)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 280)  (1178 280)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 280)  (1180 280)  LC_4 Logic Functioning bit
 (37 8)  (1181 280)  (1181 280)  LC_4 Logic Functioning bit
 (42 8)  (1186 280)  (1186 280)  LC_4 Logic Functioning bit
 (43 8)  (1187 280)  (1187 280)  LC_4 Logic Functioning bit
 (50 8)  (1194 280)  (1194 280)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (1149 281)  (1149 281)  routing T_22_17.sp4_h_l_43 <X> T_22_17.sp4_v_b_6
 (10 9)  (1154 281)  (1154 281)  routing T_22_17.sp4_h_r_2 <X> T_22_17.sp4_v_b_7
 (16 9)  (1160 281)  (1160 281)  routing T_22_17.sp12_v_b_8 <X> T_22_17.lc_trk_g2_0
 (17 9)  (1161 281)  (1161 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (21 9)  (1165 281)  (1165 281)  routing T_22_17.sp4_v_t_22 <X> T_22_17.lc_trk_g2_3
 (26 9)  (1170 281)  (1170 281)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 281)  (1172 281)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 281)  (1173 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 281)  (1174 281)  routing T_22_17.lc_trk_g3_6 <X> T_22_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (1180 281)  (1180 281)  LC_4 Logic Functioning bit
 (42 9)  (1186 281)  (1186 281)  LC_4 Logic Functioning bit
 (43 9)  (1187 281)  (1187 281)  LC_4 Logic Functioning bit
 (51 9)  (1195 281)  (1195 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (8 10)  (1152 282)  (1152 282)  routing T_22_17.sp4_v_t_36 <X> T_22_17.sp4_h_l_42
 (9 10)  (1153 282)  (1153 282)  routing T_22_17.sp4_v_t_36 <X> T_22_17.sp4_h_l_42
 (10 10)  (1154 282)  (1154 282)  routing T_22_17.sp4_v_t_36 <X> T_22_17.sp4_h_l_42
 (27 10)  (1171 282)  (1171 282)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 282)  (1172 282)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 282)  (1173 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 282)  (1174 282)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 282)  (1176 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 282)  (1180 282)  LC_5 Logic Functioning bit
 (38 10)  (1182 282)  (1182 282)  LC_5 Logic Functioning bit
 (41 10)  (1185 282)  (1185 282)  LC_5 Logic Functioning bit
 (43 10)  (1187 282)  (1187 282)  LC_5 Logic Functioning bit
 (45 10)  (1189 282)  (1189 282)  LC_5 Logic Functioning bit
 (22 11)  (1166 283)  (1166 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1167 283)  (1167 283)  routing T_22_17.sp4_v_b_46 <X> T_22_17.lc_trk_g2_6
 (24 11)  (1168 283)  (1168 283)  routing T_22_17.sp4_v_b_46 <X> T_22_17.lc_trk_g2_6
 (26 11)  (1170 283)  (1170 283)  routing T_22_17.lc_trk_g1_2 <X> T_22_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (1171 283)  (1171 283)  routing T_22_17.lc_trk_g1_2 <X> T_22_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 283)  (1173 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 283)  (1175 283)  routing T_22_17.lc_trk_g0_2 <X> T_22_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (1176 283)  (1176 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (1177 283)  (1177 283)  routing T_22_17.lc_trk_g2_3 <X> T_22_17.input_2_5
 (35 11)  (1179 283)  (1179 283)  routing T_22_17.lc_trk_g2_3 <X> T_22_17.input_2_5
 (37 11)  (1181 283)  (1181 283)  LC_5 Logic Functioning bit
 (38 11)  (1182 283)  (1182 283)  LC_5 Logic Functioning bit
 (41 11)  (1185 283)  (1185 283)  LC_5 Logic Functioning bit
 (43 11)  (1187 283)  (1187 283)  LC_5 Logic Functioning bit
 (45 11)  (1189 283)  (1189 283)  LC_5 Logic Functioning bit
 (47 11)  (1191 283)  (1191 283)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (4 12)  (1148 284)  (1148 284)  routing T_22_17.sp4_h_l_44 <X> T_22_17.sp4_v_b_9
 (17 12)  (1161 284)  (1161 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1162 284)  (1162 284)  routing T_22_17.wire_logic_cluster/lc_1/out <X> T_22_17.lc_trk_g3_1
 (25 12)  (1169 284)  (1169 284)  routing T_22_17.wire_logic_cluster/lc_2/out <X> T_22_17.lc_trk_g3_2
 (29 12)  (1173 284)  (1173 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 284)  (1175 284)  routing T_22_17.lc_trk_g0_7 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 284)  (1176 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 284)  (1180 284)  LC_6 Logic Functioning bit
 (38 12)  (1182 284)  (1182 284)  LC_6 Logic Functioning bit
 (5 13)  (1149 285)  (1149 285)  routing T_22_17.sp4_h_l_44 <X> T_22_17.sp4_v_b_9
 (14 13)  (1158 285)  (1158 285)  routing T_22_17.sp4_r_v_b_40 <X> T_22_17.lc_trk_g3_0
 (17 13)  (1161 285)  (1161 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (1166 285)  (1166 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (1175 285)  (1175 285)  routing T_22_17.lc_trk_g0_7 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (1180 285)  (1180 285)  LC_6 Logic Functioning bit
 (38 13)  (1182 285)  (1182 285)  LC_6 Logic Functioning bit
 (0 14)  (1144 286)  (1144 286)  routing T_22_17.glb_netwk_6 <X> T_22_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 286)  (1145 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (8 14)  (1152 286)  (1152 286)  routing T_22_17.sp4_v_t_41 <X> T_22_17.sp4_h_l_47
 (9 14)  (1153 286)  (1153 286)  routing T_22_17.sp4_v_t_41 <X> T_22_17.sp4_h_l_47
 (10 14)  (1154 286)  (1154 286)  routing T_22_17.sp4_v_t_41 <X> T_22_17.sp4_h_l_47
 (17 14)  (1161 286)  (1161 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1162 286)  (1162 286)  routing T_22_17.wire_logic_cluster/lc_5/out <X> T_22_17.lc_trk_g3_5
 (22 14)  (1166 286)  (1166 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (1169 286)  (1169 286)  routing T_22_17.wire_logic_cluster/lc_6/out <X> T_22_17.lc_trk_g3_6
 (27 14)  (1171 286)  (1171 286)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (1172 286)  (1172 286)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 286)  (1173 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 286)  (1174 286)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 286)  (1175 286)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 286)  (1176 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 286)  (1177 286)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 286)  (1180 286)  LC_7 Logic Functioning bit
 (38 14)  (1182 286)  (1182 286)  LC_7 Logic Functioning bit
 (41 14)  (1185 286)  (1185 286)  LC_7 Logic Functioning bit
 (43 14)  (1187 286)  (1187 286)  LC_7 Logic Functioning bit
 (50 14)  (1194 286)  (1194 286)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (1144 287)  (1144 287)  routing T_22_17.glb_netwk_6 <X> T_22_17.wire_logic_cluster/lc_7/s_r
 (17 15)  (1161 287)  (1161 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (1166 287)  (1166 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (1171 287)  (1171 287)  routing T_22_17.lc_trk_g3_0 <X> T_22_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 287)  (1172 287)  routing T_22_17.lc_trk_g3_0 <X> T_22_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 287)  (1173 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 287)  (1174 287)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (1175 287)  (1175 287)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (1180 287)  (1180 287)  LC_7 Logic Functioning bit
 (46 15)  (1190 287)  (1190 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (1197 287)  (1197 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_23_17

 (21 0)  (1219 272)  (1219 272)  routing T_23_17.wire_logic_cluster/lc_3/out <X> T_23_17.lc_trk_g0_3
 (22 0)  (1220 272)  (1220 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (1226 272)  (1226 272)  routing T_23_17.lc_trk_g2_1 <X> T_23_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 272)  (1227 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 272)  (1229 272)  routing T_23_17.lc_trk_g3_4 <X> T_23_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 272)  (1230 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 272)  (1231 272)  routing T_23_17.lc_trk_g3_4 <X> T_23_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 272)  (1232 272)  routing T_23_17.lc_trk_g3_4 <X> T_23_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (1233 272)  (1233 272)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.input_2_0
 (40 0)  (1238 272)  (1238 272)  LC_0 Logic Functioning bit
 (14 1)  (1212 273)  (1212 273)  routing T_23_17.sp4_r_v_b_35 <X> T_23_17.lc_trk_g0_0
 (17 1)  (1215 273)  (1215 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (29 1)  (1227 273)  (1227 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (1230 273)  (1230 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1231 273)  (1231 273)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.input_2_0
 (34 1)  (1232 273)  (1232 273)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.input_2_0
 (8 2)  (1206 274)  (1206 274)  routing T_23_17.sp4_v_t_42 <X> T_23_17.sp4_h_l_36
 (9 2)  (1207 274)  (1207 274)  routing T_23_17.sp4_v_t_42 <X> T_23_17.sp4_h_l_36
 (10 2)  (1208 274)  (1208 274)  routing T_23_17.sp4_v_t_42 <X> T_23_17.sp4_h_l_36
 (15 2)  (1213 274)  (1213 274)  routing T_23_17.lft_op_5 <X> T_23_17.lc_trk_g0_5
 (17 2)  (1215 274)  (1215 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1216 274)  (1216 274)  routing T_23_17.lft_op_5 <X> T_23_17.lc_trk_g0_5
 (31 2)  (1229 274)  (1229 274)  routing T_23_17.lc_trk_g0_6 <X> T_23_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 274)  (1230 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 274)  (1234 274)  LC_1 Logic Functioning bit
 (37 2)  (1235 274)  (1235 274)  LC_1 Logic Functioning bit
 (50 2)  (1248 274)  (1248 274)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (1220 275)  (1220 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1222 275)  (1222 275)  routing T_23_17.top_op_6 <X> T_23_17.lc_trk_g0_6
 (25 3)  (1223 275)  (1223 275)  routing T_23_17.top_op_6 <X> T_23_17.lc_trk_g0_6
 (31 3)  (1229 275)  (1229 275)  routing T_23_17.lc_trk_g0_6 <X> T_23_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (1234 275)  (1234 275)  LC_1 Logic Functioning bit
 (37 3)  (1235 275)  (1235 275)  LC_1 Logic Functioning bit
 (25 4)  (1223 276)  (1223 276)  routing T_23_17.lft_op_2 <X> T_23_17.lc_trk_g1_2
 (26 4)  (1224 276)  (1224 276)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (1226 276)  (1226 276)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 276)  (1227 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 276)  (1228 276)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 276)  (1230 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (40 4)  (1238 276)  (1238 276)  LC_2 Logic Functioning bit
 (50 4)  (1248 276)  (1248 276)  Cascade bit: LH_LC02_inmux02_5

 (10 5)  (1208 277)  (1208 277)  routing T_23_17.sp4_h_r_11 <X> T_23_17.sp4_v_b_4
 (17 5)  (1215 277)  (1215 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (1220 277)  (1220 277)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1222 277)  (1222 277)  routing T_23_17.lft_op_2 <X> T_23_17.lc_trk_g1_2
 (26 5)  (1224 277)  (1224 277)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1226 277)  (1226 277)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 277)  (1227 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1229 277)  (1229 277)  routing T_23_17.lc_trk_g0_3 <X> T_23_17.wire_logic_cluster/lc_2/in_3
 (47 5)  (1245 277)  (1245 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 6)  (1213 278)  (1213 278)  routing T_23_17.top_op_5 <X> T_23_17.lc_trk_g1_5
 (17 6)  (1215 278)  (1215 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (1224 278)  (1224 278)  routing T_23_17.lc_trk_g0_5 <X> T_23_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (1225 278)  (1225 278)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (1226 278)  (1226 278)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 278)  (1227 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 278)  (1228 278)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 278)  (1229 278)  routing T_23_17.lc_trk_g2_4 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 278)  (1230 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 278)  (1231 278)  routing T_23_17.lc_trk_g2_4 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (41 6)  (1239 278)  (1239 278)  LC_3 Logic Functioning bit
 (43 6)  (1241 278)  (1241 278)  LC_3 Logic Functioning bit
 (18 7)  (1216 279)  (1216 279)  routing T_23_17.top_op_5 <X> T_23_17.lc_trk_g1_5
 (29 7)  (1227 279)  (1227 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (1230 279)  (1230 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (1232 279)  (1232 279)  routing T_23_17.lc_trk_g1_2 <X> T_23_17.input_2_3
 (35 7)  (1233 279)  (1233 279)  routing T_23_17.lc_trk_g1_2 <X> T_23_17.input_2_3
 (38 7)  (1236 279)  (1236 279)  LC_3 Logic Functioning bit
 (41 7)  (1239 279)  (1239 279)  LC_3 Logic Functioning bit
 (43 7)  (1241 279)  (1241 279)  LC_3 Logic Functioning bit
 (11 8)  (1209 280)  (1209 280)  routing T_23_17.sp4_h_l_39 <X> T_23_17.sp4_v_b_8
 (13 8)  (1211 280)  (1211 280)  routing T_23_17.sp4_h_l_39 <X> T_23_17.sp4_v_b_8
 (15 8)  (1213 280)  (1213 280)  routing T_23_17.sp4_h_r_25 <X> T_23_17.lc_trk_g2_1
 (16 8)  (1214 280)  (1214 280)  routing T_23_17.sp4_h_r_25 <X> T_23_17.lc_trk_g2_1
 (17 8)  (1215 280)  (1215 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (1220 280)  (1220 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (1223 280)  (1223 280)  routing T_23_17.sp4_v_t_23 <X> T_23_17.lc_trk_g2_2
 (12 9)  (1210 281)  (1210 281)  routing T_23_17.sp4_h_l_39 <X> T_23_17.sp4_v_b_8
 (15 9)  (1213 281)  (1213 281)  routing T_23_17.sp4_v_t_29 <X> T_23_17.lc_trk_g2_0
 (16 9)  (1214 281)  (1214 281)  routing T_23_17.sp4_v_t_29 <X> T_23_17.lc_trk_g2_0
 (17 9)  (1215 281)  (1215 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (1216 281)  (1216 281)  routing T_23_17.sp4_h_r_25 <X> T_23_17.lc_trk_g2_1
 (21 9)  (1219 281)  (1219 281)  routing T_23_17.sp4_r_v_b_35 <X> T_23_17.lc_trk_g2_3
 (22 9)  (1220 281)  (1220 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1221 281)  (1221 281)  routing T_23_17.sp4_v_t_23 <X> T_23_17.lc_trk_g2_2
 (25 9)  (1223 281)  (1223 281)  routing T_23_17.sp4_v_t_23 <X> T_23_17.lc_trk_g2_2
 (17 10)  (1215 282)  (1215 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1216 282)  (1216 282)  routing T_23_17.wire_logic_cluster/lc_5/out <X> T_23_17.lc_trk_g2_5
 (25 10)  (1223 282)  (1223 282)  routing T_23_17.wire_logic_cluster/lc_6/out <X> T_23_17.lc_trk_g2_6
 (28 10)  (1226 282)  (1226 282)  routing T_23_17.lc_trk_g2_0 <X> T_23_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 282)  (1227 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 282)  (1229 282)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 282)  (1230 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 282)  (1231 282)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 282)  (1232 282)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.wire_logic_cluster/lc_5/in_3
 (38 10)  (1236 282)  (1236 282)  LC_5 Logic Functioning bit
 (41 10)  (1239 282)  (1239 282)  LC_5 Logic Functioning bit
 (17 11)  (1215 283)  (1215 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (1220 283)  (1220 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (1226 283)  (1226 283)  routing T_23_17.lc_trk_g2_1 <X> T_23_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 283)  (1227 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (1229 283)  (1229 283)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (1230 283)  (1230 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1231 283)  (1231 283)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.input_2_5
 (34 11)  (1232 283)  (1232 283)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.input_2_5
 (39 11)  (1237 283)  (1237 283)  LC_5 Logic Functioning bit
 (40 11)  (1238 283)  (1238 283)  LC_5 Logic Functioning bit
 (42 11)  (1240 283)  (1240 283)  LC_5 Logic Functioning bit
 (11 12)  (1209 284)  (1209 284)  routing T_23_17.sp4_h_l_40 <X> T_23_17.sp4_v_b_11
 (13 12)  (1211 284)  (1211 284)  routing T_23_17.sp4_h_l_40 <X> T_23_17.sp4_v_b_11
 (14 12)  (1212 284)  (1212 284)  routing T_23_17.sp4_v_b_24 <X> T_23_17.lc_trk_g3_0
 (28 12)  (1226 284)  (1226 284)  routing T_23_17.lc_trk_g2_3 <X> T_23_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 284)  (1227 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 284)  (1230 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 284)  (1232 284)  routing T_23_17.lc_trk_g1_0 <X> T_23_17.wire_logic_cluster/lc_6/in_3
 (41 12)  (1239 284)  (1239 284)  LC_6 Logic Functioning bit
 (43 12)  (1241 284)  (1241 284)  LC_6 Logic Functioning bit
 (12 13)  (1210 285)  (1210 285)  routing T_23_17.sp4_h_l_40 <X> T_23_17.sp4_v_b_11
 (16 13)  (1214 285)  (1214 285)  routing T_23_17.sp4_v_b_24 <X> T_23_17.lc_trk_g3_0
 (17 13)  (1215 285)  (1215 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (30 13)  (1228 285)  (1228 285)  routing T_23_17.lc_trk_g2_3 <X> T_23_17.wire_logic_cluster/lc_6/in_1
 (41 13)  (1239 285)  (1239 285)  LC_6 Logic Functioning bit
 (43 13)  (1241 285)  (1241 285)  LC_6 Logic Functioning bit
 (14 14)  (1212 286)  (1212 286)  routing T_23_17.sp4_v_b_36 <X> T_23_17.lc_trk_g3_4
 (16 14)  (1214 286)  (1214 286)  routing T_23_17.sp12_v_b_21 <X> T_23_17.lc_trk_g3_5
 (17 14)  (1215 286)  (1215 286)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (21 14)  (1219 286)  (1219 286)  routing T_23_17.sp4_h_r_39 <X> T_23_17.lc_trk_g3_7
 (22 14)  (1220 286)  (1220 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1221 286)  (1221 286)  routing T_23_17.sp4_h_r_39 <X> T_23_17.lc_trk_g3_7
 (24 14)  (1222 286)  (1222 286)  routing T_23_17.sp4_h_r_39 <X> T_23_17.lc_trk_g3_7
 (28 14)  (1226 286)  (1226 286)  routing T_23_17.lc_trk_g2_2 <X> T_23_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 286)  (1227 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 286)  (1229 286)  routing T_23_17.lc_trk_g1_5 <X> T_23_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 286)  (1230 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 286)  (1232 286)  routing T_23_17.lc_trk_g1_5 <X> T_23_17.wire_logic_cluster/lc_7/in_3
 (40 14)  (1238 286)  (1238 286)  LC_7 Logic Functioning bit
 (50 14)  (1248 286)  (1248 286)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (1249 286)  (1249 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (1212 287)  (1212 287)  routing T_23_17.sp4_v_b_36 <X> T_23_17.lc_trk_g3_4
 (16 15)  (1214 287)  (1214 287)  routing T_23_17.sp4_v_b_36 <X> T_23_17.lc_trk_g3_4
 (17 15)  (1215 287)  (1215 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (1216 287)  (1216 287)  routing T_23_17.sp12_v_b_21 <X> T_23_17.lc_trk_g3_5
 (30 15)  (1228 287)  (1228 287)  routing T_23_17.lc_trk_g2_2 <X> T_23_17.wire_logic_cluster/lc_7/in_1
 (40 15)  (1238 287)  (1238 287)  LC_7 Logic Functioning bit


LogicTile_24_17

 (13 0)  (1265 272)  (1265 272)  routing T_24_17.sp4_h_l_39 <X> T_24_17.sp4_v_b_2
 (17 0)  (1269 272)  (1269 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1270 272)  (1270 272)  routing T_24_17.wire_logic_cluster/lc_1/out <X> T_24_17.lc_trk_g0_1
 (22 0)  (1274 272)  (1274 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1276 272)  (1276 272)  routing T_24_17.top_op_3 <X> T_24_17.lc_trk_g0_3
 (26 0)  (1278 272)  (1278 272)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (1279 272)  (1279 272)  routing T_24_17.lc_trk_g1_0 <X> T_24_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 272)  (1281 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 272)  (1284 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 272)  (1288 272)  LC_0 Logic Functioning bit
 (38 0)  (1290 272)  (1290 272)  LC_0 Logic Functioning bit
 (40 0)  (1292 272)  (1292 272)  LC_0 Logic Functioning bit
 (41 0)  (1293 272)  (1293 272)  LC_0 Logic Functioning bit
 (42 0)  (1294 272)  (1294 272)  LC_0 Logic Functioning bit
 (43 0)  (1295 272)  (1295 272)  LC_0 Logic Functioning bit
 (45 0)  (1297 272)  (1297 272)  LC_0 Logic Functioning bit
 (48 0)  (1300 272)  (1300 272)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (52 0)  (1304 272)  (1304 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (12 1)  (1264 273)  (1264 273)  routing T_24_17.sp4_h_l_39 <X> T_24_17.sp4_v_b_2
 (21 1)  (1273 273)  (1273 273)  routing T_24_17.top_op_3 <X> T_24_17.lc_trk_g0_3
 (26 1)  (1278 273)  (1278 273)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (1279 273)  (1279 273)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 273)  (1280 273)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 273)  (1281 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (1283 273)  (1283 273)  routing T_24_17.lc_trk_g0_3 <X> T_24_17.wire_logic_cluster/lc_0/in_3
 (40 1)  (1292 273)  (1292 273)  LC_0 Logic Functioning bit
 (41 1)  (1293 273)  (1293 273)  LC_0 Logic Functioning bit
 (42 1)  (1294 273)  (1294 273)  LC_0 Logic Functioning bit
 (43 1)  (1295 273)  (1295 273)  LC_0 Logic Functioning bit
 (45 1)  (1297 273)  (1297 273)  LC_0 Logic Functioning bit
 (51 1)  (1303 273)  (1303 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (1253 274)  (1253 274)  routing T_24_17.glb_netwk_5 <X> T_24_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 274)  (1254 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (1257 274)  (1257 274)  routing T_24_17.sp4_v_b_0 <X> T_24_17.sp4_h_l_37
 (28 2)  (1280 274)  (1280 274)  routing T_24_17.lc_trk_g2_6 <X> T_24_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 274)  (1281 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 274)  (1282 274)  routing T_24_17.lc_trk_g2_6 <X> T_24_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 274)  (1284 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 274)  (1286 274)  routing T_24_17.lc_trk_g1_3 <X> T_24_17.wire_logic_cluster/lc_1/in_3
 (40 2)  (1292 274)  (1292 274)  LC_1 Logic Functioning bit
 (41 2)  (1293 274)  (1293 274)  LC_1 Logic Functioning bit
 (42 2)  (1294 274)  (1294 274)  LC_1 Logic Functioning bit
 (43 2)  (1295 274)  (1295 274)  LC_1 Logic Functioning bit
 (45 2)  (1297 274)  (1297 274)  LC_1 Logic Functioning bit
 (0 3)  (1252 275)  (1252 275)  routing T_24_17.glb_netwk_5 <X> T_24_17.wire_logic_cluster/lc_7/clk
 (29 3)  (1281 275)  (1281 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1282 275)  (1282 275)  routing T_24_17.lc_trk_g2_6 <X> T_24_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (1283 275)  (1283 275)  routing T_24_17.lc_trk_g1_3 <X> T_24_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (1289 275)  (1289 275)  LC_1 Logic Functioning bit
 (39 3)  (1291 275)  (1291 275)  LC_1 Logic Functioning bit
 (40 3)  (1292 275)  (1292 275)  LC_1 Logic Functioning bit
 (41 3)  (1293 275)  (1293 275)  LC_1 Logic Functioning bit
 (42 3)  (1294 275)  (1294 275)  LC_1 Logic Functioning bit
 (43 3)  (1295 275)  (1295 275)  LC_1 Logic Functioning bit
 (45 3)  (1297 275)  (1297 275)  LC_1 Logic Functioning bit
 (48 3)  (1300 275)  (1300 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (13 4)  (1265 276)  (1265 276)  routing T_24_17.sp4_h_l_40 <X> T_24_17.sp4_v_b_5
 (14 4)  (1266 276)  (1266 276)  routing T_24_17.wire_logic_cluster/lc_0/out <X> T_24_17.lc_trk_g1_0
 (22 4)  (1274 276)  (1274 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1275 276)  (1275 276)  routing T_24_17.sp4_v_b_19 <X> T_24_17.lc_trk_g1_3
 (24 4)  (1276 276)  (1276 276)  routing T_24_17.sp4_v_b_19 <X> T_24_17.lc_trk_g1_3
 (12 5)  (1264 277)  (1264 277)  routing T_24_17.sp4_h_l_40 <X> T_24_17.sp4_v_b_5
 (17 5)  (1269 277)  (1269 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (5 6)  (1257 278)  (1257 278)  routing T_24_17.sp4_v_b_3 <X> T_24_17.sp4_h_l_38
 (22 11)  (1274 283)  (1274 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1277 283)  (1277 283)  routing T_24_17.sp4_r_v_b_38 <X> T_24_17.lc_trk_g2_6
 (2 12)  (1254 284)  (1254 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (0 14)  (1252 286)  (1252 286)  routing T_24_17.glb_netwk_6 <X> T_24_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 286)  (1253 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (1273 286)  (1273 286)  routing T_24_17.sp4_v_t_26 <X> T_24_17.lc_trk_g3_7
 (22 14)  (1274 286)  (1274 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1275 286)  (1275 286)  routing T_24_17.sp4_v_t_26 <X> T_24_17.lc_trk_g3_7
 (0 15)  (1252 287)  (1252 287)  routing T_24_17.glb_netwk_6 <X> T_24_17.wire_logic_cluster/lc_7/s_r
 (21 15)  (1273 287)  (1273 287)  routing T_24_17.sp4_v_t_26 <X> T_24_17.lc_trk_g3_7


RAM_Tile_25_17

 (5 2)  (1311 274)  (1311 274)  routing T_25_17.sp4_v_t_37 <X> T_25_17.sp4_h_l_37
 (6 3)  (1312 275)  (1312 275)  routing T_25_17.sp4_v_t_37 <X> T_25_17.sp4_h_l_37
 (3 9)  (1309 281)  (1309 281)  routing T_25_17.sp12_h_l_22 <X> T_25_17.sp12_v_b_1
 (4 12)  (1310 284)  (1310 284)  routing T_25_17.sp4_h_l_44 <X> T_25_17.sp4_v_b_9
 (5 13)  (1311 285)  (1311 285)  routing T_25_17.sp4_h_l_44 <X> T_25_17.sp4_v_b_9


IO_Tile_33_17

 (14 4)  (1740 276)  (1740 276)  routing T_33_17.lc_trk_g1_6 <X> T_33_17.wire_gbuf/in
 (15 4)  (1741 276)  (1741 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (1740 277)  (1740 277)  routing T_33_17.lc_trk_g1_6 <X> T_33_17.wire_gbuf/in
 (15 5)  (1741 277)  (1741 277)  routing T_33_17.lc_trk_g1_6 <X> T_33_17.wire_gbuf/in
 (4 14)  (1730 286)  (1730 286)  routing T_33_17.span4_vert_b_14 <X> T_33_17.lc_trk_g1_6
 (5 15)  (1731 287)  (1731 287)  routing T_33_17.span4_vert_b_14 <X> T_33_17.lc_trk_g1_6
 (7 15)  (1733 287)  (1733 287)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


IO_Tile_0_16

 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (4 4)  (13 260)  (13 260)  routing T_0_16.span12_horz_4 <X> T_0_16.lc_trk_g0_4
 (13 4)  (4 260)  (4 260)  routing T_0_16.lc_trk_g0_4 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (15 4)  (2 260)  (2 260)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (16 4)  (1 260)  (1 260)  IOB_0 IO Functioning bit
 (4 5)  (13 261)  (13 261)  routing T_0_16.span12_horz_4 <X> T_0_16.lc_trk_g0_4
 (5 5)  (12 261)  (12 261)  routing T_0_16.span12_horz_4 <X> T_0_16.lc_trk_g0_4
 (7 5)  (10 261)  (10 261)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
 (13 5)  (4 261)  (4 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (3 261)  (3 261)  routing T_0_16.lc_trk_g1_4 <X> T_0_16.wire_gbuf/in
 (15 5)  (2 261)  (2 261)  routing T_0_16.lc_trk_g1_4 <X> T_0_16.wire_gbuf/in
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (4 12)  (13 268)  (13 268)  routing T_0_16.span4_vert_b_12 <X> T_0_16.lc_trk_g1_4
 (5 13)  (12 269)  (12 269)  routing T_0_16.span4_vert_b_12 <X> T_0_16.lc_trk_g1_4
 (7 13)  (10 269)  (10 269)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4


LogicTile_5_16

 (2 0)  (236 256)  (236 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (11 0)  (245 256)  (245 256)  routing T_5_16.sp4_h_r_9 <X> T_5_16.sp4_v_b_2
 (26 0)  (260 256)  (260 256)  routing T_5_16.lc_trk_g0_4 <X> T_5_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 256)  (261 256)  routing T_5_16.lc_trk_g1_0 <X> T_5_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 256)  (263 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 256)  (266 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (271 256)  (271 256)  LC_0 Logic Functioning bit
 (39 0)  (273 256)  (273 256)  LC_0 Logic Functioning bit
 (44 0)  (278 256)  (278 256)  LC_0 Logic Functioning bit
 (45 0)  (279 256)  (279 256)  LC_0 Logic Functioning bit
 (29 1)  (263 257)  (263 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (41 1)  (275 257)  (275 257)  LC_0 Logic Functioning bit
 (43 1)  (277 257)  (277 257)  LC_0 Logic Functioning bit
 (45 1)  (279 257)  (279 257)  LC_0 Logic Functioning bit
 (50 1)  (284 257)  (284 257)  Carry_In_Mux bit 

 (1 2)  (235 258)  (235 258)  routing T_5_16.glb_netwk_5 <X> T_5_16.wire_logic_cluster/lc_7/clk
 (2 2)  (236 258)  (236 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (26 2)  (260 258)  (260 258)  routing T_5_16.lc_trk_g1_4 <X> T_5_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (261 258)  (261 258)  routing T_5_16.lc_trk_g3_1 <X> T_5_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 258)  (262 258)  routing T_5_16.lc_trk_g3_1 <X> T_5_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 258)  (263 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 258)  (266 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (271 258)  (271 258)  LC_1 Logic Functioning bit
 (39 2)  (273 258)  (273 258)  LC_1 Logic Functioning bit
 (44 2)  (278 258)  (278 258)  LC_1 Logic Functioning bit
 (45 2)  (279 258)  (279 258)  LC_1 Logic Functioning bit
 (0 3)  (234 259)  (234 259)  routing T_5_16.glb_netwk_5 <X> T_5_16.wire_logic_cluster/lc_7/clk
 (14 3)  (248 259)  (248 259)  routing T_5_16.top_op_4 <X> T_5_16.lc_trk_g0_4
 (15 3)  (249 259)  (249 259)  routing T_5_16.top_op_4 <X> T_5_16.lc_trk_g0_4
 (17 3)  (251 259)  (251 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (256 259)  (256 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (259 259)  (259 259)  routing T_5_16.sp4_r_v_b_30 <X> T_5_16.lc_trk_g0_6
 (27 3)  (261 259)  (261 259)  routing T_5_16.lc_trk_g1_4 <X> T_5_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 259)  (263 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (41 3)  (275 259)  (275 259)  LC_1 Logic Functioning bit
 (43 3)  (277 259)  (277 259)  LC_1 Logic Functioning bit
 (45 3)  (279 259)  (279 259)  LC_1 Logic Functioning bit
 (14 4)  (248 260)  (248 260)  routing T_5_16.wire_logic_cluster/lc_0/out <X> T_5_16.lc_trk_g1_0
 (21 4)  (255 260)  (255 260)  routing T_5_16.wire_logic_cluster/lc_3/out <X> T_5_16.lc_trk_g1_3
 (22 4)  (256 260)  (256 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (259 260)  (259 260)  routing T_5_16.wire_logic_cluster/lc_2/out <X> T_5_16.lc_trk_g1_2
 (26 4)  (260 260)  (260 260)  routing T_5_16.lc_trk_g0_4 <X> T_5_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (261 260)  (261 260)  routing T_5_16.lc_trk_g1_2 <X> T_5_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 260)  (263 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 260)  (266 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (271 260)  (271 260)  LC_2 Logic Functioning bit
 (39 4)  (273 260)  (273 260)  LC_2 Logic Functioning bit
 (44 4)  (278 260)  (278 260)  LC_2 Logic Functioning bit
 (45 4)  (279 260)  (279 260)  LC_2 Logic Functioning bit
 (17 5)  (251 261)  (251 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (256 261)  (256 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (263 261)  (263 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 261)  (264 261)  routing T_5_16.lc_trk_g1_2 <X> T_5_16.wire_logic_cluster/lc_2/in_1
 (41 5)  (275 261)  (275 261)  LC_2 Logic Functioning bit
 (43 5)  (277 261)  (277 261)  LC_2 Logic Functioning bit
 (45 5)  (279 261)  (279 261)  LC_2 Logic Functioning bit
 (26 6)  (260 262)  (260 262)  routing T_5_16.lc_trk_g1_4 <X> T_5_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (261 262)  (261 262)  routing T_5_16.lc_trk_g1_3 <X> T_5_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 262)  (263 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 262)  (266 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (271 262)  (271 262)  LC_3 Logic Functioning bit
 (39 6)  (273 262)  (273 262)  LC_3 Logic Functioning bit
 (44 6)  (278 262)  (278 262)  LC_3 Logic Functioning bit
 (45 6)  (279 262)  (279 262)  LC_3 Logic Functioning bit
 (14 7)  (248 263)  (248 263)  routing T_5_16.top_op_4 <X> T_5_16.lc_trk_g1_4
 (15 7)  (249 263)  (249 263)  routing T_5_16.top_op_4 <X> T_5_16.lc_trk_g1_4
 (17 7)  (251 263)  (251 263)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (261 263)  (261 263)  routing T_5_16.lc_trk_g1_4 <X> T_5_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 263)  (263 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 263)  (264 263)  routing T_5_16.lc_trk_g1_3 <X> T_5_16.wire_logic_cluster/lc_3/in_1
 (41 7)  (275 263)  (275 263)  LC_3 Logic Functioning bit
 (43 7)  (277 263)  (277 263)  LC_3 Logic Functioning bit
 (45 7)  (279 263)  (279 263)  LC_3 Logic Functioning bit
 (26 8)  (260 264)  (260 264)  routing T_5_16.lc_trk_g0_4 <X> T_5_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (261 264)  (261 264)  routing T_5_16.lc_trk_g3_4 <X> T_5_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 264)  (262 264)  routing T_5_16.lc_trk_g3_4 <X> T_5_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 264)  (263 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 264)  (264 264)  routing T_5_16.lc_trk_g3_4 <X> T_5_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 264)  (266 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (271 264)  (271 264)  LC_4 Logic Functioning bit
 (39 8)  (273 264)  (273 264)  LC_4 Logic Functioning bit
 (45 8)  (279 264)  (279 264)  LC_4 Logic Functioning bit
 (29 9)  (263 265)  (263 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (41 9)  (275 265)  (275 265)  LC_4 Logic Functioning bit
 (43 9)  (277 265)  (277 265)  LC_4 Logic Functioning bit
 (45 9)  (279 265)  (279 265)  LC_4 Logic Functioning bit
 (51 9)  (285 265)  (285 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 11)  (256 267)  (256 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (257 267)  (257 267)  routing T_5_16.sp4_v_b_46 <X> T_5_16.lc_trk_g2_6
 (24 11)  (258 267)  (258 267)  routing T_5_16.sp4_v_b_46 <X> T_5_16.lc_trk_g2_6
 (17 12)  (251 268)  (251 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 268)  (252 268)  routing T_5_16.wire_logic_cluster/lc_1/out <X> T_5_16.lc_trk_g3_1
 (26 12)  (260 268)  (260 268)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 268)  (261 268)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (262 268)  (262 268)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 268)  (263 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 268)  (264 268)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 268)  (266 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 268)  (267 268)  routing T_5_16.lc_trk_g3_0 <X> T_5_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 268)  (268 268)  routing T_5_16.lc_trk_g3_0 <X> T_5_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (269 268)  (269 268)  routing T_5_16.lc_trk_g0_6 <X> T_5_16.input_2_6
 (36 12)  (270 268)  (270 268)  LC_6 Logic Functioning bit
 (38 12)  (272 268)  (272 268)  LC_6 Logic Functioning bit
 (42 12)  (276 268)  (276 268)  LC_6 Logic Functioning bit
 (45 12)  (279 268)  (279 268)  LC_6 Logic Functioning bit
 (53 12)  (287 268)  (287 268)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (15 13)  (249 269)  (249 269)  routing T_5_16.sp4_v_t_29 <X> T_5_16.lc_trk_g3_0
 (16 13)  (250 269)  (250 269)  routing T_5_16.sp4_v_t_29 <X> T_5_16.lc_trk_g3_0
 (17 13)  (251 269)  (251 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (26 13)  (260 269)  (260 269)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 269)  (262 269)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 269)  (263 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 269)  (264 269)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (266 269)  (266 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (269 269)  (269 269)  routing T_5_16.lc_trk_g0_6 <X> T_5_16.input_2_6
 (36 13)  (270 269)  (270 269)  LC_6 Logic Functioning bit
 (38 13)  (272 269)  (272 269)  LC_6 Logic Functioning bit
 (41 13)  (275 269)  (275 269)  LC_6 Logic Functioning bit
 (45 13)  (279 269)  (279 269)  LC_6 Logic Functioning bit
 (0 14)  (234 270)  (234 270)  routing T_5_16.glb_netwk_4 <X> T_5_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 270)  (235 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (248 270)  (248 270)  routing T_5_16.wire_logic_cluster/lc_4/out <X> T_5_16.lc_trk_g3_4
 (25 14)  (259 270)  (259 270)  routing T_5_16.wire_logic_cluster/lc_6/out <X> T_5_16.lc_trk_g3_6
 (17 15)  (251 271)  (251 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (256 271)  (256 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_6_16

 (15 0)  (303 256)  (303 256)  routing T_6_16.lft_op_1 <X> T_6_16.lc_trk_g0_1
 (17 0)  (305 256)  (305 256)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (306 256)  (306 256)  routing T_6_16.lft_op_1 <X> T_6_16.lc_trk_g0_1
 (22 0)  (310 256)  (310 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (311 256)  (311 256)  routing T_6_16.sp12_h_r_11 <X> T_6_16.lc_trk_g0_3
 (25 0)  (313 256)  (313 256)  routing T_6_16.lft_op_2 <X> T_6_16.lc_trk_g0_2
 (29 0)  (317 256)  (317 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 256)  (320 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 256)  (322 256)  routing T_6_16.lc_trk_g1_0 <X> T_6_16.wire_logic_cluster/lc_0/in_3
 (42 0)  (330 256)  (330 256)  LC_0 Logic Functioning bit
 (14 1)  (302 257)  (302 257)  routing T_6_16.sp4_h_r_0 <X> T_6_16.lc_trk_g0_0
 (15 1)  (303 257)  (303 257)  routing T_6_16.sp4_h_r_0 <X> T_6_16.lc_trk_g0_0
 (16 1)  (304 257)  (304 257)  routing T_6_16.sp4_h_r_0 <X> T_6_16.lc_trk_g0_0
 (17 1)  (305 257)  (305 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (310 257)  (310 257)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (312 257)  (312 257)  routing T_6_16.lft_op_2 <X> T_6_16.lc_trk_g0_2
 (26 1)  (314 257)  (314 257)  routing T_6_16.lc_trk_g0_2 <X> T_6_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 257)  (317 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 257)  (320 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (322 257)  (322 257)  routing T_6_16.lc_trk_g1_3 <X> T_6_16.input_2_0
 (35 1)  (323 257)  (323 257)  routing T_6_16.lc_trk_g1_3 <X> T_6_16.input_2_0
 (51 1)  (339 257)  (339 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (17 2)  (305 258)  (305 258)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (306 258)  (306 258)  routing T_6_16.wire_logic_cluster/lc_5/out <X> T_6_16.lc_trk_g0_5
 (22 2)  (310 258)  (310 258)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (14 4)  (302 260)  (302 260)  routing T_6_16.lft_op_0 <X> T_6_16.lc_trk_g1_0
 (21 4)  (309 260)  (309 260)  routing T_6_16.lft_op_3 <X> T_6_16.lc_trk_g1_3
 (22 4)  (310 260)  (310 260)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (312 260)  (312 260)  routing T_6_16.lft_op_3 <X> T_6_16.lc_trk_g1_3
 (26 4)  (314 260)  (314 260)  routing T_6_16.lc_trk_g3_5 <X> T_6_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 260)  (315 260)  routing T_6_16.lc_trk_g1_2 <X> T_6_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 260)  (317 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 260)  (319 260)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 260)  (320 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 260)  (321 260)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 260)  (322 260)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (325 260)  (325 260)  LC_2 Logic Functioning bit
 (39 4)  (327 260)  (327 260)  LC_2 Logic Functioning bit
 (46 4)  (334 260)  (334 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (303 261)  (303 261)  routing T_6_16.lft_op_0 <X> T_6_16.lc_trk_g1_0
 (17 5)  (305 261)  (305 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (310 261)  (310 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (312 261)  (312 261)  routing T_6_16.top_op_2 <X> T_6_16.lc_trk_g1_2
 (25 5)  (313 261)  (313 261)  routing T_6_16.top_op_2 <X> T_6_16.lc_trk_g1_2
 (27 5)  (315 261)  (315 261)  routing T_6_16.lc_trk_g3_5 <X> T_6_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 261)  (316 261)  routing T_6_16.lc_trk_g3_5 <X> T_6_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 261)  (317 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 261)  (318 261)  routing T_6_16.lc_trk_g1_2 <X> T_6_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 261)  (319 261)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.wire_logic_cluster/lc_2/in_3
 (29 6)  (317 262)  (317 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 262)  (320 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 262)  (321 262)  routing T_6_16.lc_trk_g3_3 <X> T_6_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 262)  (322 262)  routing T_6_16.lc_trk_g3_3 <X> T_6_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 262)  (324 262)  LC_3 Logic Functioning bit
 (37 6)  (325 262)  (325 262)  LC_3 Logic Functioning bit
 (38 6)  (326 262)  (326 262)  LC_3 Logic Functioning bit
 (39 6)  (327 262)  (327 262)  LC_3 Logic Functioning bit
 (40 6)  (328 262)  (328 262)  LC_3 Logic Functioning bit
 (42 6)  (330 262)  (330 262)  LC_3 Logic Functioning bit
 (43 6)  (331 262)  (331 262)  LC_3 Logic Functioning bit
 (26 7)  (314 263)  (314 263)  routing T_6_16.lc_trk_g0_3 <X> T_6_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 263)  (317 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 263)  (319 263)  routing T_6_16.lc_trk_g3_3 <X> T_6_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 263)  (320 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (321 263)  (321 263)  routing T_6_16.lc_trk_g3_0 <X> T_6_16.input_2_3
 (34 7)  (322 263)  (322 263)  routing T_6_16.lc_trk_g3_0 <X> T_6_16.input_2_3
 (37 7)  (325 263)  (325 263)  LC_3 Logic Functioning bit
 (38 7)  (326 263)  (326 263)  LC_3 Logic Functioning bit
 (39 7)  (327 263)  (327 263)  LC_3 Logic Functioning bit
 (41 7)  (329 263)  (329 263)  LC_3 Logic Functioning bit
 (42 7)  (330 263)  (330 263)  LC_3 Logic Functioning bit
 (25 8)  (313 264)  (313 264)  routing T_6_16.wire_logic_cluster/lc_2/out <X> T_6_16.lc_trk_g2_2
 (26 8)  (314 264)  (314 264)  routing T_6_16.lc_trk_g2_6 <X> T_6_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (317 264)  (317 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 264)  (318 264)  routing T_6_16.lc_trk_g0_7 <X> T_6_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 264)  (319 264)  routing T_6_16.lc_trk_g0_5 <X> T_6_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 264)  (320 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (38 8)  (326 264)  (326 264)  LC_4 Logic Functioning bit
 (41 8)  (329 264)  (329 264)  LC_4 Logic Functioning bit
 (48 8)  (336 264)  (336 264)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (338 264)  (338 264)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (310 265)  (310 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (314 265)  (314 265)  routing T_6_16.lc_trk_g2_6 <X> T_6_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 265)  (316 265)  routing T_6_16.lc_trk_g2_6 <X> T_6_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 265)  (317 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 265)  (318 265)  routing T_6_16.lc_trk_g0_7 <X> T_6_16.wire_logic_cluster/lc_4/in_1
 (41 9)  (329 265)  (329 265)  LC_4 Logic Functioning bit
 (43 9)  (331 265)  (331 265)  LC_4 Logic Functioning bit
 (28 10)  (316 266)  (316 266)  routing T_6_16.lc_trk_g2_2 <X> T_6_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 266)  (317 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (320 266)  (320 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 266)  (321 266)  routing T_6_16.lc_trk_g3_1 <X> T_6_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 266)  (322 266)  routing T_6_16.lc_trk_g3_1 <X> T_6_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (325 266)  (325 266)  LC_5 Logic Functioning bit
 (38 10)  (326 266)  (326 266)  LC_5 Logic Functioning bit
 (39 10)  (327 266)  (327 266)  LC_5 Logic Functioning bit
 (40 10)  (328 266)  (328 266)  LC_5 Logic Functioning bit
 (41 10)  (329 266)  (329 266)  LC_5 Logic Functioning bit
 (42 10)  (330 266)  (330 266)  LC_5 Logic Functioning bit
 (43 10)  (331 266)  (331 266)  LC_5 Logic Functioning bit
 (22 11)  (310 267)  (310 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (313 267)  (313 267)  routing T_6_16.sp4_r_v_b_38 <X> T_6_16.lc_trk_g2_6
 (26 11)  (314 267)  (314 267)  routing T_6_16.lc_trk_g0_3 <X> T_6_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 267)  (317 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 267)  (318 267)  routing T_6_16.lc_trk_g2_2 <X> T_6_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (320 267)  (320 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (321 267)  (321 267)  routing T_6_16.lc_trk_g3_0 <X> T_6_16.input_2_5
 (34 11)  (322 267)  (322 267)  routing T_6_16.lc_trk_g3_0 <X> T_6_16.input_2_5
 (36 11)  (324 267)  (324 267)  LC_5 Logic Functioning bit
 (38 11)  (326 267)  (326 267)  LC_5 Logic Functioning bit
 (39 11)  (327 267)  (327 267)  LC_5 Logic Functioning bit
 (40 11)  (328 267)  (328 267)  LC_5 Logic Functioning bit
 (41 11)  (329 267)  (329 267)  LC_5 Logic Functioning bit
 (43 11)  (331 267)  (331 267)  LC_5 Logic Functioning bit
 (1 12)  (289 268)  (289 268)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_5 glb2local_3
 (16 12)  (304 268)  (304 268)  routing T_6_16.sp4_v_t_12 <X> T_6_16.lc_trk_g3_1
 (17 12)  (305 268)  (305 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (306 268)  (306 268)  routing T_6_16.sp4_v_t_12 <X> T_6_16.lc_trk_g3_1
 (22 12)  (310 268)  (310 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (311 268)  (311 268)  routing T_6_16.sp4_h_r_27 <X> T_6_16.lc_trk_g3_3
 (24 12)  (312 268)  (312 268)  routing T_6_16.sp4_h_r_27 <X> T_6_16.lc_trk_g3_3
 (0 13)  (288 269)  (288 269)  routing T_6_16.glb_netwk_5 <X> T_6_16.glb2local_3
 (1 13)  (289 269)  (289 269)  routing T_6_16.glb_netwk_5 <X> T_6_16.glb2local_3
 (17 13)  (305 269)  (305 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (309 269)  (309 269)  routing T_6_16.sp4_h_r_27 <X> T_6_16.lc_trk_g3_3
 (16 14)  (304 270)  (304 270)  routing T_6_16.sp4_v_b_37 <X> T_6_16.lc_trk_g3_5
 (17 14)  (305 270)  (305 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (306 270)  (306 270)  routing T_6_16.sp4_v_b_37 <X> T_6_16.lc_trk_g3_5
 (18 15)  (306 271)  (306 271)  routing T_6_16.sp4_v_b_37 <X> T_6_16.lc_trk_g3_5
 (22 15)  (310 271)  (310 271)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (312 271)  (312 271)  routing T_6_16.tnl_op_6 <X> T_6_16.lc_trk_g3_6
 (25 15)  (313 271)  (313 271)  routing T_6_16.tnl_op_6 <X> T_6_16.lc_trk_g3_6


LogicTile_7_16

 (10 13)  (352 269)  (352 269)  routing T_7_16.sp4_h_r_5 <X> T_7_16.sp4_v_b_10


RAM_Tile_8_16

 (2 0)  (398 256)  (398 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (5 0)  (401 256)  (401 256)  routing T_8_16.sp4_v_b_6 <X> T_8_16.sp4_h_r_0
 (25 0)  (421 256)  (421 256)  routing T_8_16.sp4_v_b_10 <X> T_8_16.lc_trk_g0_2
 (27 0)  (423 256)  (423 256)  routing T_8_16.lc_trk_g1_4 <X> T_8_16.wire_bram/ram/WDATA_7
 (29 0)  (425 256)  (425 256)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_4 wire_bram/ram/WDATA_7
 (30 0)  (426 256)  (426 256)  routing T_8_16.lc_trk_g1_4 <X> T_8_16.wire_bram/ram/WDATA_7
 (4 1)  (400 257)  (400 257)  routing T_8_16.sp4_v_b_6 <X> T_8_16.sp4_h_r_0
 (6 1)  (402 257)  (402 257)  routing T_8_16.sp4_v_b_6 <X> T_8_16.sp4_h_r_0
 (22 1)  (418 257)  (418 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (419 257)  (419 257)  routing T_8_16.sp4_v_b_10 <X> T_8_16.lc_trk_g0_2
 (25 1)  (421 257)  (421 257)  routing T_8_16.sp4_v_b_10 <X> T_8_16.lc_trk_g0_2
 (41 1)  (437 257)  (437 257)  Enable bit of Mux _out_links/OutMux9_0 => wire_bram/ram/RDATA_7 sp4_r_v_b_1
 (1 2)  (397 258)  (397 258)  routing T_8_16.glb_netwk_5 <X> T_8_16.wire_bram/ram/WCLK
 (2 2)  (398 258)  (398 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (29 2)  (425 258)  (425 258)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g0_2 wire_bram/ram/WDATA_6
 (40 2)  (436 258)  (436 258)  Enable bit of Mux _out_links/OutMuxa_1 => wire_bram/ram/RDATA_6 sp4_r_v_b_19
 (0 3)  (396 259)  (396 259)  routing T_8_16.glb_netwk_5 <X> T_8_16.wire_bram/ram/WCLK
 (15 3)  (411 259)  (411 259)  routing T_8_16.sp4_v_b_20 <X> T_8_16.lc_trk_g0_4
 (16 3)  (412 259)  (412 259)  routing T_8_16.sp4_v_b_20 <X> T_8_16.lc_trk_g0_4
 (17 3)  (413 259)  (413 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (30 3)  (426 259)  (426 259)  routing T_8_16.lc_trk_g0_2 <X> T_8_16.wire_bram/ram/WDATA_6
 (0 4)  (396 260)  (396 260)  routing T_8_16.lc_trk_g2_2 <X> T_8_16.wire_bram/ram/WCLKE
 (1 4)  (397 260)  (397 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (403 260)  (403 260)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (16 4)  (412 260)  (412 260)  routing T_8_16.sp4_v_b_1 <X> T_8_16.lc_trk_g1_1
 (17 4)  (413 260)  (413 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (414 260)  (414 260)  routing T_8_16.sp4_v_b_1 <X> T_8_16.lc_trk_g1_1
 (21 4)  (417 260)  (417 260)  routing T_8_16.bnr_op_3 <X> T_8_16.lc_trk_g1_3
 (22 4)  (418 260)  (418 260)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (423 260)  (423 260)  routing T_8_16.lc_trk_g1_6 <X> T_8_16.wire_bram/ram/WDATA_5
 (29 4)  (425 260)  (425 260)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_6 wire_bram/ram/WDATA_5
 (30 4)  (426 260)  (426 260)  routing T_8_16.lc_trk_g1_6 <X> T_8_16.wire_bram/ram/WDATA_5
 (1 5)  (397 261)  (397 261)  routing T_8_16.lc_trk_g2_2 <X> T_8_16.wire_bram/ram/WCLKE
 (21 5)  (417 261)  (417 261)  routing T_8_16.bnr_op_3 <X> T_8_16.lc_trk_g1_3
 (26 5)  (422 261)  (422 261)  routing T_8_16.lc_trk_g1_3 <X> T_8_16.input0_2
 (27 5)  (423 261)  (423 261)  routing T_8_16.lc_trk_g1_3 <X> T_8_16.input0_2
 (29 5)  (425 261)  (425 261)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_3 input0_2
 (30 5)  (426 261)  (426 261)  routing T_8_16.lc_trk_g1_6 <X> T_8_16.wire_bram/ram/WDATA_5
 (38 5)  (434 261)  (434 261)  Enable bit of Mux _out_links/OutMux0_2 => wire_bram/ram/RDATA_5 sp4_v_b_4
 (7 6)  (403 262)  (403 262)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (14 6)  (410 262)  (410 262)  routing T_8_16.sp4_v_t_1 <X> T_8_16.lc_trk_g1_4
 (22 6)  (418 262)  (418 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (423 262)  (423 262)  routing T_8_16.lc_trk_g1_1 <X> T_8_16.wire_bram/ram/WDATA_4
 (29 6)  (425 262)  (425 262)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g1_1 wire_bram/ram/WDATA_4
 (37 6)  (433 262)  (433 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_bram/ram/RDATA_4 sp12_h_l_13
 (6 7)  (402 263)  (402 263)  routing T_8_16.sp4_h_r_3 <X> T_8_16.sp4_h_l_38
 (12 7)  (408 263)  (408 263)  routing T_8_16.sp4_h_l_40 <X> T_8_16.sp4_v_t_40
 (14 7)  (410 263)  (410 263)  routing T_8_16.sp4_v_t_1 <X> T_8_16.lc_trk_g1_4
 (16 7)  (412 263)  (412 263)  routing T_8_16.sp4_v_t_1 <X> T_8_16.lc_trk_g1_4
 (17 7)  (413 263)  (413 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (417 263)  (417 263)  routing T_8_16.sp4_r_v_b_31 <X> T_8_16.lc_trk_g1_7
 (22 7)  (418 263)  (418 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (422 263)  (422 263)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.input0_3
 (27 7)  (423 263)  (423 263)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.input0_3
 (28 7)  (424 263)  (424 263)  routing T_8_16.lc_trk_g3_2 <X> T_8_16.input0_3
 (29 7)  (425 263)  (425 263)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_2 input0_3
 (22 8)  (418 264)  (418 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (419 264)  (419 264)  routing T_8_16.sp4_h_r_27 <X> T_8_16.lc_trk_g2_3
 (24 8)  (420 264)  (420 264)  routing T_8_16.sp4_h_r_27 <X> T_8_16.lc_trk_g2_3
 (25 8)  (421 264)  (421 264)  routing T_8_16.sp4_h_r_42 <X> T_8_16.lc_trk_g2_2
 (26 8)  (422 264)  (422 264)  routing T_8_16.lc_trk_g3_7 <X> T_8_16.input0_4
 (27 8)  (423 264)  (423 264)  routing T_8_16.lc_trk_g3_4 <X> T_8_16.wire_bram/ram/WDATA_3
 (28 8)  (424 264)  (424 264)  routing T_8_16.lc_trk_g3_4 <X> T_8_16.wire_bram/ram/WDATA_3
 (29 8)  (425 264)  (425 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_3
 (30 8)  (426 264)  (426 264)  routing T_8_16.lc_trk_g3_4 <X> T_8_16.wire_bram/ram/WDATA_3
 (38 8)  (434 264)  (434 264)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (21 9)  (417 265)  (417 265)  routing T_8_16.sp4_h_r_27 <X> T_8_16.lc_trk_g2_3
 (22 9)  (418 265)  (418 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (419 265)  (419 265)  routing T_8_16.sp4_h_r_42 <X> T_8_16.lc_trk_g2_2
 (24 9)  (420 265)  (420 265)  routing T_8_16.sp4_h_r_42 <X> T_8_16.lc_trk_g2_2
 (25 9)  (421 265)  (421 265)  routing T_8_16.sp4_h_r_42 <X> T_8_16.lc_trk_g2_2
 (26 9)  (422 265)  (422 265)  routing T_8_16.lc_trk_g3_7 <X> T_8_16.input0_4
 (27 9)  (423 265)  (423 265)  routing T_8_16.lc_trk_g3_7 <X> T_8_16.input0_4
 (28 9)  (424 265)  (424 265)  routing T_8_16.lc_trk_g3_7 <X> T_8_16.input0_4
 (29 9)  (425 265)  (425 265)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (15 10)  (411 266)  (411 266)  routing T_8_16.rgt_op_5 <X> T_8_16.lc_trk_g2_5
 (17 10)  (413 266)  (413 266)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (414 266)  (414 266)  routing T_8_16.rgt_op_5 <X> T_8_16.lc_trk_g2_5
 (25 10)  (421 266)  (421 266)  routing T_8_16.sp4_h_r_46 <X> T_8_16.lc_trk_g2_6
 (26 10)  (422 266)  (422 266)  routing T_8_16.lc_trk_g2_5 <X> T_8_16.input0_5
 (27 10)  (423 266)  (423 266)  routing T_8_16.lc_trk_g3_3 <X> T_8_16.wire_bram/ram/WDATA_2
 (28 10)  (424 266)  (424 266)  routing T_8_16.lc_trk_g3_3 <X> T_8_16.wire_bram/ram/WDATA_2
 (29 10)  (425 266)  (425 266)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_3 wire_bram/ram/WDATA_2
 (39 10)  (435 266)  (435 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_bram/ram/RDATA_2 sp4_v_t_31
 (22 11)  (418 267)  (418 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (419 267)  (419 267)  routing T_8_16.sp4_h_r_46 <X> T_8_16.lc_trk_g2_6
 (24 11)  (420 267)  (420 267)  routing T_8_16.sp4_h_r_46 <X> T_8_16.lc_trk_g2_6
 (25 11)  (421 267)  (421 267)  routing T_8_16.sp4_h_r_46 <X> T_8_16.lc_trk_g2_6
 (28 11)  (424 267)  (424 267)  routing T_8_16.lc_trk_g2_5 <X> T_8_16.input0_5
 (29 11)  (425 267)  (425 267)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_5 input0_5
 (30 11)  (426 267)  (426 267)  routing T_8_16.lc_trk_g3_3 <X> T_8_16.wire_bram/ram/WDATA_2
 (21 12)  (417 268)  (417 268)  routing T_8_16.sp4_h_r_35 <X> T_8_16.lc_trk_g3_3
 (22 12)  (418 268)  (418 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (419 268)  (419 268)  routing T_8_16.sp4_h_r_35 <X> T_8_16.lc_trk_g3_3
 (24 12)  (420 268)  (420 268)  routing T_8_16.sp4_h_r_35 <X> T_8_16.lc_trk_g3_3
 (26 12)  (422 268)  (422 268)  routing T_8_16.lc_trk_g2_6 <X> T_8_16.input0_6
 (28 12)  (424 268)  (424 268)  routing T_8_16.lc_trk_g2_3 <X> T_8_16.wire_bram/ram/WDATA_1
 (29 12)  (425 268)  (425 268)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_3 wire_bram/ram/WDATA_1
 (22 13)  (418 269)  (418 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (419 269)  (419 269)  routing T_8_16.sp4_h_l_15 <X> T_8_16.lc_trk_g3_2
 (24 13)  (420 269)  (420 269)  routing T_8_16.sp4_h_l_15 <X> T_8_16.lc_trk_g3_2
 (25 13)  (421 269)  (421 269)  routing T_8_16.sp4_h_l_15 <X> T_8_16.lc_trk_g3_2
 (26 13)  (422 269)  (422 269)  routing T_8_16.lc_trk_g2_6 <X> T_8_16.input0_6
 (28 13)  (424 269)  (424 269)  routing T_8_16.lc_trk_g2_6 <X> T_8_16.input0_6
 (29 13)  (425 269)  (425 269)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (30 13)  (426 269)  (426 269)  routing T_8_16.lc_trk_g2_3 <X> T_8_16.wire_bram/ram/WDATA_1
 (41 13)  (437 269)  (437 269)  Enable bit of Mux _out_links/OutMux9_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_13
 (1 14)  (397 270)  (397 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (21 14)  (417 270)  (417 270)  routing T_8_16.rgt_op_7 <X> T_8_16.lc_trk_g3_7
 (22 14)  (418 270)  (418 270)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (420 270)  (420 270)  routing T_8_16.rgt_op_7 <X> T_8_16.lc_trk_g3_7
 (25 14)  (421 270)  (421 270)  routing T_8_16.rgt_op_6 <X> T_8_16.lc_trk_g3_6
 (26 14)  (422 270)  (422 270)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.input0_7
 (27 14)  (423 270)  (423 270)  routing T_8_16.lc_trk_g1_7 <X> T_8_16.wire_bram/ram/WDATA_0
 (29 14)  (425 270)  (425 270)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g1_7 wire_bram/ram/WDATA_0
 (30 14)  (426 270)  (426 270)  routing T_8_16.lc_trk_g1_7 <X> T_8_16.wire_bram/ram/WDATA_0
 (1 15)  (397 271)  (397 271)  routing T_8_16.lc_trk_g0_4 <X> T_8_16.wire_bram/ram/WE
 (15 15)  (411 271)  (411 271)  routing T_8_16.sp4_v_t_33 <X> T_8_16.lc_trk_g3_4
 (16 15)  (412 271)  (412 271)  routing T_8_16.sp4_v_t_33 <X> T_8_16.lc_trk_g3_4
 (17 15)  (413 271)  (413 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (418 271)  (418 271)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (420 271)  (420 271)  routing T_8_16.rgt_op_6 <X> T_8_16.lc_trk_g3_6
 (26 15)  (422 271)  (422 271)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.input0_7
 (27 15)  (423 271)  (423 271)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.input0_7
 (28 15)  (424 271)  (424 271)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.input0_7
 (29 15)  (425 271)  (425 271)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7
 (30 15)  (426 271)  (426 271)  routing T_8_16.lc_trk_g1_7 <X> T_8_16.wire_bram/ram/WDATA_0
 (40 15)  (436 271)  (436 271)  Enable bit of Mux _out_links/OutMux3_7 => wire_bram/ram/RDATA_0 sp12_v_b_14


LogicTile_9_16

 (14 0)  (452 256)  (452 256)  routing T_9_16.sp4_h_l_5 <X> T_9_16.lc_trk_g0_0
 (15 0)  (453 256)  (453 256)  routing T_9_16.sp4_h_r_9 <X> T_9_16.lc_trk_g0_1
 (16 0)  (454 256)  (454 256)  routing T_9_16.sp4_h_r_9 <X> T_9_16.lc_trk_g0_1
 (17 0)  (455 256)  (455 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (456 256)  (456 256)  routing T_9_16.sp4_h_r_9 <X> T_9_16.lc_trk_g0_1
 (27 0)  (465 256)  (465 256)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 256)  (467 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 256)  (468 256)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 256)  (469 256)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 256)  (470 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 256)  (472 256)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 256)  (474 256)  LC_0 Logic Functioning bit
 (38 0)  (476 256)  (476 256)  LC_0 Logic Functioning bit
 (41 0)  (479 256)  (479 256)  LC_0 Logic Functioning bit
 (43 0)  (481 256)  (481 256)  LC_0 Logic Functioning bit
 (14 1)  (452 257)  (452 257)  routing T_9_16.sp4_h_l_5 <X> T_9_16.lc_trk_g0_0
 (15 1)  (453 257)  (453 257)  routing T_9_16.sp4_h_l_5 <X> T_9_16.lc_trk_g0_0
 (16 1)  (454 257)  (454 257)  routing T_9_16.sp4_h_l_5 <X> T_9_16.lc_trk_g0_0
 (17 1)  (455 257)  (455 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (460 257)  (460 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (463 257)  (463 257)  routing T_9_16.sp4_r_v_b_33 <X> T_9_16.lc_trk_g0_2
 (27 1)  (465 257)  (465 257)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 257)  (466 257)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 257)  (467 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 257)  (468 257)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (36 1)  (474 257)  (474 257)  LC_0 Logic Functioning bit
 (38 1)  (476 257)  (476 257)  LC_0 Logic Functioning bit
 (40 1)  (478 257)  (478 257)  LC_0 Logic Functioning bit
 (42 1)  (480 257)  (480 257)  LC_0 Logic Functioning bit
 (1 2)  (439 258)  (439 258)  routing T_9_16.glb_netwk_5 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (2 2)  (440 258)  (440 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (442 258)  (442 258)  routing T_9_16.sp4_h_r_0 <X> T_9_16.sp4_v_t_37
 (15 2)  (453 258)  (453 258)  routing T_9_16.sp12_h_r_5 <X> T_9_16.lc_trk_g0_5
 (17 2)  (455 258)  (455 258)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (456 258)  (456 258)  routing T_9_16.sp12_h_r_5 <X> T_9_16.lc_trk_g0_5
 (26 2)  (464 258)  (464 258)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 258)  (465 258)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 258)  (467 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 258)  (469 258)  routing T_9_16.lc_trk_g0_4 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 258)  (470 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (474 258)  (474 258)  LC_1 Logic Functioning bit
 (37 2)  (475 258)  (475 258)  LC_1 Logic Functioning bit
 (38 2)  (476 258)  (476 258)  LC_1 Logic Functioning bit
 (39 2)  (477 258)  (477 258)  LC_1 Logic Functioning bit
 (41 2)  (479 258)  (479 258)  LC_1 Logic Functioning bit
 (43 2)  (481 258)  (481 258)  LC_1 Logic Functioning bit
 (0 3)  (438 259)  (438 259)  routing T_9_16.glb_netwk_5 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (5 3)  (443 259)  (443 259)  routing T_9_16.sp4_h_r_0 <X> T_9_16.sp4_v_t_37
 (14 3)  (452 259)  (452 259)  routing T_9_16.sp4_r_v_b_28 <X> T_9_16.lc_trk_g0_4
 (17 3)  (455 259)  (455 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (456 259)  (456 259)  routing T_9_16.sp12_h_r_5 <X> T_9_16.lc_trk_g0_5
 (27 3)  (465 259)  (465 259)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 259)  (467 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 259)  (468 259)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_1/in_1
 (36 3)  (474 259)  (474 259)  LC_1 Logic Functioning bit
 (38 3)  (476 259)  (476 259)  LC_1 Logic Functioning bit
 (0 4)  (438 260)  (438 260)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.wire_logic_cluster/lc_7/cen
 (1 4)  (439 260)  (439 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (452 260)  (452 260)  routing T_9_16.wire_logic_cluster/lc_0/out <X> T_9_16.lc_trk_g1_0
 (15 4)  (453 260)  (453 260)  routing T_9_16.sp4_h_r_9 <X> T_9_16.lc_trk_g1_1
 (16 4)  (454 260)  (454 260)  routing T_9_16.sp4_h_r_9 <X> T_9_16.lc_trk_g1_1
 (17 4)  (455 260)  (455 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (456 260)  (456 260)  routing T_9_16.sp4_h_r_9 <X> T_9_16.lc_trk_g1_1
 (21 4)  (459 260)  (459 260)  routing T_9_16.wire_logic_cluster/lc_3/out <X> T_9_16.lc_trk_g1_3
 (22 4)  (460 260)  (460 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (465 260)  (465 260)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 260)  (466 260)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 260)  (467 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 260)  (468 260)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 260)  (470 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 260)  (472 260)  routing T_9_16.lc_trk_g1_0 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 260)  (474 260)  LC_2 Logic Functioning bit
 (38 4)  (476 260)  (476 260)  LC_2 Logic Functioning bit
 (41 4)  (479 260)  (479 260)  LC_2 Logic Functioning bit
 (43 4)  (481 260)  (481 260)  LC_2 Logic Functioning bit
 (50 4)  (488 260)  (488 260)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (439 261)  (439 261)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.wire_logic_cluster/lc_7/cen
 (17 5)  (455 261)  (455 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (29 5)  (467 261)  (467 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (474 261)  (474 261)  LC_2 Logic Functioning bit
 (37 5)  (475 261)  (475 261)  LC_2 Logic Functioning bit
 (38 5)  (476 261)  (476 261)  LC_2 Logic Functioning bit
 (42 5)  (480 261)  (480 261)  LC_2 Logic Functioning bit
 (46 5)  (484 261)  (484 261)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (452 262)  (452 262)  routing T_9_16.sp4_h_l_9 <X> T_9_16.lc_trk_g1_4
 (27 6)  (465 262)  (465 262)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 262)  (466 262)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 262)  (467 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 262)  (468 262)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 262)  (470 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (41 6)  (479 262)  (479 262)  LC_3 Logic Functioning bit
 (43 6)  (481 262)  (481 262)  LC_3 Logic Functioning bit
 (45 6)  (483 262)  (483 262)  LC_3 Logic Functioning bit
 (14 7)  (452 263)  (452 263)  routing T_9_16.sp4_h_l_9 <X> T_9_16.lc_trk_g1_4
 (15 7)  (453 263)  (453 263)  routing T_9_16.sp4_h_l_9 <X> T_9_16.lc_trk_g1_4
 (16 7)  (454 263)  (454 263)  routing T_9_16.sp4_h_l_9 <X> T_9_16.lc_trk_g1_4
 (17 7)  (455 263)  (455 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (460 263)  (460 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (461 263)  (461 263)  routing T_9_16.sp4_h_r_6 <X> T_9_16.lc_trk_g1_6
 (24 7)  (462 263)  (462 263)  routing T_9_16.sp4_h_r_6 <X> T_9_16.lc_trk_g1_6
 (25 7)  (463 263)  (463 263)  routing T_9_16.sp4_h_r_6 <X> T_9_16.lc_trk_g1_6
 (31 7)  (469 263)  (469 263)  routing T_9_16.lc_trk_g0_2 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (41 7)  (479 263)  (479 263)  LC_3 Logic Functioning bit
 (43 7)  (481 263)  (481 263)  LC_3 Logic Functioning bit
 (45 7)  (483 263)  (483 263)  LC_3 Logic Functioning bit
 (3 8)  (441 264)  (441 264)  routing T_9_16.sp12_h_r_1 <X> T_9_16.sp12_v_b_1
 (11 8)  (449 264)  (449 264)  routing T_9_16.sp4_h_r_3 <X> T_9_16.sp4_v_b_8
 (14 8)  (452 264)  (452 264)  routing T_9_16.sp4_h_l_21 <X> T_9_16.lc_trk_g2_0
 (27 8)  (465 264)  (465 264)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 264)  (466 264)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 264)  (467 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 264)  (468 264)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 264)  (469 264)  routing T_9_16.lc_trk_g0_5 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 264)  (470 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (474 264)  (474 264)  LC_4 Logic Functioning bit
 (38 8)  (476 264)  (476 264)  LC_4 Logic Functioning bit
 (41 8)  (479 264)  (479 264)  LC_4 Logic Functioning bit
 (43 8)  (481 264)  (481 264)  LC_4 Logic Functioning bit
 (47 8)  (485 264)  (485 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (3 9)  (441 265)  (441 265)  routing T_9_16.sp12_h_r_1 <X> T_9_16.sp12_v_b_1
 (15 9)  (453 265)  (453 265)  routing T_9_16.sp4_h_l_21 <X> T_9_16.lc_trk_g2_0
 (16 9)  (454 265)  (454 265)  routing T_9_16.sp4_h_l_21 <X> T_9_16.lc_trk_g2_0
 (17 9)  (455 265)  (455 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (460 265)  (460 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (461 265)  (461 265)  routing T_9_16.sp4_h_l_15 <X> T_9_16.lc_trk_g2_2
 (24 9)  (462 265)  (462 265)  routing T_9_16.sp4_h_l_15 <X> T_9_16.lc_trk_g2_2
 (25 9)  (463 265)  (463 265)  routing T_9_16.sp4_h_l_15 <X> T_9_16.lc_trk_g2_2
 (28 9)  (466 265)  (466 265)  routing T_9_16.lc_trk_g2_0 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 265)  (467 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 265)  (468 265)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (37 9)  (475 265)  (475 265)  LC_4 Logic Functioning bit
 (39 9)  (477 265)  (477 265)  LC_4 Logic Functioning bit
 (41 9)  (479 265)  (479 265)  LC_4 Logic Functioning bit
 (43 9)  (481 265)  (481 265)  LC_4 Logic Functioning bit
 (10 10)  (448 266)  (448 266)  routing T_9_16.sp4_v_b_2 <X> T_9_16.sp4_h_l_42
 (36 10)  (474 266)  (474 266)  LC_5 Logic Functioning bit
 (43 10)  (481 266)  (481 266)  LC_5 Logic Functioning bit
 (50 10)  (488 266)  (488 266)  Cascade bit: LH_LC05_inmux02_5

 (29 11)  (467 267)  (467 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (475 267)  (475 267)  LC_5 Logic Functioning bit
 (42 11)  (480 267)  (480 267)  LC_5 Logic Functioning bit
 (17 12)  (455 268)  (455 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (29 12)  (467 268)  (467 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 268)  (469 268)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 268)  (470 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 268)  (472 268)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 268)  (474 268)  LC_6 Logic Functioning bit
 (38 12)  (476 268)  (476 268)  LC_6 Logic Functioning bit
 (5 13)  (443 269)  (443 269)  routing T_9_16.sp4_h_r_9 <X> T_9_16.sp4_v_b_9
 (15 13)  (453 269)  (453 269)  routing T_9_16.sp4_v_t_29 <X> T_9_16.lc_trk_g3_0
 (16 13)  (454 269)  (454 269)  routing T_9_16.sp4_v_t_29 <X> T_9_16.lc_trk_g3_0
 (17 13)  (455 269)  (455 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (456 269)  (456 269)  routing T_9_16.sp4_r_v_b_41 <X> T_9_16.lc_trk_g3_1
 (36 13)  (474 269)  (474 269)  LC_6 Logic Functioning bit
 (38 13)  (476 269)  (476 269)  LC_6 Logic Functioning bit
 (0 14)  (438 270)  (438 270)  routing T_9_16.glb_netwk_4 <X> T_9_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 270)  (439 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (452 270)  (452 270)  routing T_9_16.wire_logic_cluster/lc_4/out <X> T_9_16.lc_trk_g3_4
 (17 14)  (455 270)  (455 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (459 270)  (459 270)  routing T_9_16.sp4_h_l_34 <X> T_9_16.lc_trk_g3_7
 (22 14)  (460 270)  (460 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (461 270)  (461 270)  routing T_9_16.sp4_h_l_34 <X> T_9_16.lc_trk_g3_7
 (24 14)  (462 270)  (462 270)  routing T_9_16.sp4_h_l_34 <X> T_9_16.lc_trk_g3_7
 (26 14)  (464 270)  (464 270)  routing T_9_16.lc_trk_g0_5 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 270)  (465 270)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 270)  (466 270)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 270)  (467 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 270)  (468 270)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 270)  (470 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 270)  (472 270)  routing T_9_16.lc_trk_g1_1 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (39 14)  (477 270)  (477 270)  LC_7 Logic Functioning bit
 (8 15)  (446 271)  (446 271)  routing T_9_16.sp4_h_r_10 <X> T_9_16.sp4_v_t_47
 (9 15)  (447 271)  (447 271)  routing T_9_16.sp4_h_r_10 <X> T_9_16.sp4_v_t_47
 (11 15)  (449 271)  (449 271)  routing T_9_16.sp4_h_r_3 <X> T_9_16.sp4_h_l_46
 (13 15)  (451 271)  (451 271)  routing T_9_16.sp4_h_r_3 <X> T_9_16.sp4_h_l_46
 (17 15)  (455 271)  (455 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (456 271)  (456 271)  routing T_9_16.sp4_r_v_b_45 <X> T_9_16.lc_trk_g3_5
 (21 15)  (459 271)  (459 271)  routing T_9_16.sp4_h_l_34 <X> T_9_16.lc_trk_g3_7
 (22 15)  (460 271)  (460 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (463 271)  (463 271)  routing T_9_16.sp4_r_v_b_46 <X> T_9_16.lc_trk_g3_6
 (29 15)  (467 271)  (467 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 271)  (468 271)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (470 271)  (470 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (471 271)  (471 271)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.input_2_7
 (34 15)  (472 271)  (472 271)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.input_2_7
 (37 15)  (475 271)  (475 271)  LC_7 Logic Functioning bit
 (38 15)  (476 271)  (476 271)  LC_7 Logic Functioning bit
 (39 15)  (477 271)  (477 271)  LC_7 Logic Functioning bit


LogicTile_10_16

 (0 0)  (492 256)  (492 256)  Negative Clock bit

 (21 0)  (513 256)  (513 256)  routing T_10_16.wire_logic_cluster/lc_3/out <X> T_10_16.lc_trk_g0_3
 (22 0)  (514 256)  (514 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (521 256)  (521 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (36 0)  (528 256)  (528 256)  LC_0 Logic Functioning bit
 (38 0)  (530 256)  (530 256)  LC_0 Logic Functioning bit
 (41 0)  (533 256)  (533 256)  LC_0 Logic Functioning bit
 (43 0)  (535 256)  (535 256)  LC_0 Logic Functioning bit
 (45 0)  (537 256)  (537 256)  LC_0 Logic Functioning bit
 (27 1)  (519 257)  (519 257)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 257)  (520 257)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 257)  (521 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 257)  (522 257)  routing T_10_16.lc_trk_g0_3 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (45 1)  (537 257)  (537 257)  LC_0 Logic Functioning bit
 (1 2)  (493 258)  (493 258)  routing T_10_16.glb_netwk_5 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (497 258)  (497 258)  routing T_10_16.sp4_h_r_9 <X> T_10_16.sp4_h_l_37
 (22 2)  (514 258)  (514 258)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (516 258)  (516 258)  routing T_10_16.top_op_7 <X> T_10_16.lc_trk_g0_7
 (27 2)  (519 258)  (519 258)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 258)  (520 258)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 258)  (521 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 258)  (524 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 258)  (525 258)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 258)  (528 258)  LC_1 Logic Functioning bit
 (38 2)  (530 258)  (530 258)  LC_1 Logic Functioning bit
 (45 2)  (537 258)  (537 258)  LC_1 Logic Functioning bit
 (0 3)  (492 259)  (492 259)  routing T_10_16.glb_netwk_5 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (4 3)  (496 259)  (496 259)  routing T_10_16.sp4_h_r_9 <X> T_10_16.sp4_h_l_37
 (8 3)  (500 259)  (500 259)  routing T_10_16.sp4_h_r_1 <X> T_10_16.sp4_v_t_36
 (9 3)  (501 259)  (501 259)  routing T_10_16.sp4_h_r_1 <X> T_10_16.sp4_v_t_36
 (13 3)  (505 259)  (505 259)  routing T_10_16.sp4_v_b_9 <X> T_10_16.sp4_h_l_39
 (21 3)  (513 259)  (513 259)  routing T_10_16.top_op_7 <X> T_10_16.lc_trk_g0_7
 (36 3)  (528 259)  (528 259)  LC_1 Logic Functioning bit
 (38 3)  (530 259)  (530 259)  LC_1 Logic Functioning bit
 (45 3)  (537 259)  (537 259)  LC_1 Logic Functioning bit
 (1 4)  (493 260)  (493 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (507 260)  (507 260)  routing T_10_16.top_op_1 <X> T_10_16.lc_trk_g1_1
 (17 4)  (509 260)  (509 260)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (514 260)  (514 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (515 260)  (515 260)  routing T_10_16.sp4_h_r_3 <X> T_10_16.lc_trk_g1_3
 (24 4)  (516 260)  (516 260)  routing T_10_16.sp4_h_r_3 <X> T_10_16.lc_trk_g1_3
 (29 4)  (521 260)  (521 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 260)  (522 260)  routing T_10_16.lc_trk_g0_7 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (36 4)  (528 260)  (528 260)  LC_2 Logic Functioning bit
 (38 4)  (530 260)  (530 260)  LC_2 Logic Functioning bit
 (41 4)  (533 260)  (533 260)  LC_2 Logic Functioning bit
 (43 4)  (535 260)  (535 260)  LC_2 Logic Functioning bit
 (45 4)  (537 260)  (537 260)  LC_2 Logic Functioning bit
 (0 5)  (492 261)  (492 261)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_7/cen
 (1 5)  (493 261)  (493 261)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_7/cen
 (18 5)  (510 261)  (510 261)  routing T_10_16.top_op_1 <X> T_10_16.lc_trk_g1_1
 (21 5)  (513 261)  (513 261)  routing T_10_16.sp4_h_r_3 <X> T_10_16.lc_trk_g1_3
 (27 5)  (519 261)  (519 261)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 261)  (520 261)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 261)  (521 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 261)  (522 261)  routing T_10_16.lc_trk_g0_7 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (45 5)  (537 261)  (537 261)  LC_2 Logic Functioning bit
 (5 6)  (497 262)  (497 262)  routing T_10_16.sp4_v_b_3 <X> T_10_16.sp4_h_l_38
 (17 6)  (509 262)  (509 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 262)  (510 262)  routing T_10_16.wire_logic_cluster/lc_5/out <X> T_10_16.lc_trk_g1_5
 (27 6)  (519 262)  (519 262)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 262)  (520 262)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 262)  (521 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 262)  (523 262)  routing T_10_16.lc_trk_g1_5 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 262)  (524 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 262)  (526 262)  routing T_10_16.lc_trk_g1_5 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 262)  (528 262)  LC_3 Logic Functioning bit
 (38 6)  (530 262)  (530 262)  LC_3 Logic Functioning bit
 (45 6)  (537 262)  (537 262)  LC_3 Logic Functioning bit
 (36 7)  (528 263)  (528 263)  LC_3 Logic Functioning bit
 (38 7)  (530 263)  (530 263)  LC_3 Logic Functioning bit
 (45 7)  (537 263)  (537 263)  LC_3 Logic Functioning bit
 (14 8)  (506 264)  (506 264)  routing T_10_16.wire_logic_cluster/lc_0/out <X> T_10_16.lc_trk_g2_0
 (28 8)  (520 264)  (520 264)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 264)  (521 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 264)  (522 264)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (36 8)  (528 264)  (528 264)  LC_4 Logic Functioning bit
 (37 8)  (529 264)  (529 264)  LC_4 Logic Functioning bit
 (38 8)  (530 264)  (530 264)  LC_4 Logic Functioning bit
 (39 8)  (531 264)  (531 264)  LC_4 Logic Functioning bit
 (40 8)  (532 264)  (532 264)  LC_4 Logic Functioning bit
 (41 8)  (533 264)  (533 264)  LC_4 Logic Functioning bit
 (42 8)  (534 264)  (534 264)  LC_4 Logic Functioning bit
 (43 8)  (535 264)  (535 264)  LC_4 Logic Functioning bit
 (45 8)  (537 264)  (537 264)  LC_4 Logic Functioning bit
 (17 9)  (509 265)  (509 265)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (27 9)  (519 265)  (519 265)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 265)  (520 265)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 265)  (521 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 265)  (522 265)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (528 265)  (528 265)  LC_4 Logic Functioning bit
 (38 9)  (530 265)  (530 265)  LC_4 Logic Functioning bit
 (41 9)  (533 265)  (533 265)  LC_4 Logic Functioning bit
 (43 9)  (535 265)  (535 265)  LC_4 Logic Functioning bit
 (45 9)  (537 265)  (537 265)  LC_4 Logic Functioning bit
 (21 10)  (513 266)  (513 266)  routing T_10_16.wire_logic_cluster/lc_7/out <X> T_10_16.lc_trk_g2_7
 (22 10)  (514 266)  (514 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (517 266)  (517 266)  routing T_10_16.wire_logic_cluster/lc_6/out <X> T_10_16.lc_trk_g2_6
 (27 10)  (519 266)  (519 266)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 266)  (520 266)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 266)  (521 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 266)  (523 266)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 266)  (524 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 266)  (525 266)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 266)  (528 266)  LC_5 Logic Functioning bit
 (37 10)  (529 266)  (529 266)  LC_5 Logic Functioning bit
 (38 10)  (530 266)  (530 266)  LC_5 Logic Functioning bit
 (39 10)  (531 266)  (531 266)  LC_5 Logic Functioning bit
 (40 10)  (532 266)  (532 266)  LC_5 Logic Functioning bit
 (42 10)  (534 266)  (534 266)  LC_5 Logic Functioning bit
 (45 10)  (537 266)  (537 266)  LC_5 Logic Functioning bit
 (22 11)  (514 267)  (514 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (523 267)  (523 267)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 267)  (528 267)  LC_5 Logic Functioning bit
 (37 11)  (529 267)  (529 267)  LC_5 Logic Functioning bit
 (38 11)  (530 267)  (530 267)  LC_5 Logic Functioning bit
 (39 11)  (531 267)  (531 267)  LC_5 Logic Functioning bit
 (40 11)  (532 267)  (532 267)  LC_5 Logic Functioning bit
 (42 11)  (534 267)  (534 267)  LC_5 Logic Functioning bit
 (45 11)  (537 267)  (537 267)  LC_5 Logic Functioning bit
 (15 12)  (507 268)  (507 268)  routing T_10_16.rgt_op_1 <X> T_10_16.lc_trk_g3_1
 (17 12)  (509 268)  (509 268)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (510 268)  (510 268)  routing T_10_16.rgt_op_1 <X> T_10_16.lc_trk_g3_1
 (25 12)  (517 268)  (517 268)  routing T_10_16.wire_logic_cluster/lc_2/out <X> T_10_16.lc_trk_g3_2
 (27 12)  (519 268)  (519 268)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 268)  (520 268)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 268)  (521 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (36 12)  (528 268)  (528 268)  LC_6 Logic Functioning bit
 (38 12)  (530 268)  (530 268)  LC_6 Logic Functioning bit
 (41 12)  (533 268)  (533 268)  LC_6 Logic Functioning bit
 (43 12)  (535 268)  (535 268)  LC_6 Logic Functioning bit
 (45 12)  (537 268)  (537 268)  LC_6 Logic Functioning bit
 (22 13)  (514 269)  (514 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (519 269)  (519 269)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 269)  (520 269)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 269)  (521 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 269)  (522 269)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (45 13)  (537 269)  (537 269)  LC_6 Logic Functioning bit
 (0 14)  (492 270)  (492 270)  routing T_10_16.glb_netwk_4 <X> T_10_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 270)  (493 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (500 270)  (500 270)  routing T_10_16.sp4_h_r_2 <X> T_10_16.sp4_h_l_47
 (10 14)  (502 270)  (502 270)  routing T_10_16.sp4_h_r_2 <X> T_10_16.sp4_h_l_47
 (12 14)  (504 270)  (504 270)  routing T_10_16.sp4_v_b_11 <X> T_10_16.sp4_h_l_46
 (27 14)  (519 270)  (519 270)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 270)  (520 270)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 270)  (521 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 270)  (524 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 270)  (526 270)  routing T_10_16.lc_trk_g1_1 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 270)  (528 270)  LC_7 Logic Functioning bit
 (38 14)  (530 270)  (530 270)  LC_7 Logic Functioning bit
 (45 14)  (537 270)  (537 270)  LC_7 Logic Functioning bit
 (36 15)  (528 271)  (528 271)  LC_7 Logic Functioning bit
 (38 15)  (530 271)  (530 271)  LC_7 Logic Functioning bit
 (45 15)  (537 271)  (537 271)  LC_7 Logic Functioning bit


LogicTile_11_16

 (0 0)  (546 256)  (546 256)  Negative Clock bit

 (17 0)  (563 256)  (563 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (564 256)  (564 256)  routing T_11_16.wire_logic_cluster/lc_1/out <X> T_11_16.lc_trk_g0_1
 (22 0)  (568 256)  (568 256)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (570 256)  (570 256)  routing T_11_16.bot_op_3 <X> T_11_16.lc_trk_g0_3
 (22 1)  (568 257)  (568 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (570 257)  (570 257)  routing T_11_16.bot_op_2 <X> T_11_16.lc_trk_g0_2
 (1 2)  (547 258)  (547 258)  routing T_11_16.glb_netwk_5 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (560 258)  (560 258)  routing T_11_16.wire_logic_cluster/lc_4/out <X> T_11_16.lc_trk_g0_4
 (29 2)  (575 258)  (575 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 258)  (576 258)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 258)  (578 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 258)  (579 258)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 258)  (580 258)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 258)  (583 258)  LC_1 Logic Functioning bit
 (39 2)  (585 258)  (585 258)  LC_1 Logic Functioning bit
 (41 2)  (587 258)  (587 258)  LC_1 Logic Functioning bit
 (43 2)  (589 258)  (589 258)  LC_1 Logic Functioning bit
 (45 2)  (591 258)  (591 258)  LC_1 Logic Functioning bit
 (0 3)  (546 259)  (546 259)  routing T_11_16.glb_netwk_5 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (11 3)  (557 259)  (557 259)  routing T_11_16.sp4_h_r_6 <X> T_11_16.sp4_h_l_39
 (13 3)  (559 259)  (559 259)  routing T_11_16.sp4_h_r_6 <X> T_11_16.sp4_h_l_39
 (17 3)  (563 259)  (563 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (37 3)  (583 259)  (583 259)  LC_1 Logic Functioning bit
 (39 3)  (585 259)  (585 259)  LC_1 Logic Functioning bit
 (41 3)  (587 259)  (587 259)  LC_1 Logic Functioning bit
 (43 3)  (589 259)  (589 259)  LC_1 Logic Functioning bit
 (45 3)  (591 259)  (591 259)  LC_1 Logic Functioning bit
 (47 3)  (593 259)  (593 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (15 4)  (561 260)  (561 260)  routing T_11_16.bot_op_1 <X> T_11_16.lc_trk_g1_1
 (17 4)  (563 260)  (563 260)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (35 4)  (581 260)  (581 260)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.input_2_2
 (38 4)  (584 260)  (584 260)  LC_2 Logic Functioning bit
 (41 4)  (587 260)  (587 260)  LC_2 Logic Functioning bit
 (46 4)  (592 260)  (592 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (561 261)  (561 261)  routing T_11_16.bot_op_0 <X> T_11_16.lc_trk_g1_0
 (17 5)  (563 261)  (563 261)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (27 5)  (573 261)  (573 261)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 261)  (574 261)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 261)  (575 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (578 261)  (578 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (39 5)  (585 261)  (585 261)  LC_2 Logic Functioning bit
 (40 5)  (586 261)  (586 261)  LC_2 Logic Functioning bit
 (26 6)  (572 262)  (572 262)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 262)  (575 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 262)  (580 262)  routing T_11_16.lc_trk_g1_1 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (50 6)  (596 262)  (596 262)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (561 263)  (561 263)  routing T_11_16.bot_op_4 <X> T_11_16.lc_trk_g1_4
 (17 7)  (563 263)  (563 263)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (27 7)  (573 263)  (573 263)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 263)  (575 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 263)  (576 263)  routing T_11_16.lc_trk_g0_2 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (42 7)  (588 263)  (588 263)  LC_3 Logic Functioning bit
 (29 8)  (575 264)  (575 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 264)  (578 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 264)  (580 264)  routing T_11_16.lc_trk_g1_0 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (42 8)  (588 264)  (588 264)  LC_4 Logic Functioning bit
 (45 8)  (591 264)  (591 264)  LC_4 Logic Functioning bit
 (46 8)  (592 264)  (592 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (596 264)  (596 264)  Cascade bit: LH_LC04_inmux02_5

 (30 9)  (576 265)  (576 265)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (42 9)  (588 265)  (588 265)  LC_4 Logic Functioning bit
 (45 9)  (591 265)  (591 265)  LC_4 Logic Functioning bit
 (12 10)  (558 266)  (558 266)  routing T_11_16.sp4_h_r_5 <X> T_11_16.sp4_h_l_45
 (29 10)  (575 266)  (575 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 266)  (576 266)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 266)  (578 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 266)  (579 266)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 266)  (580 266)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 266)  (582 266)  LC_5 Logic Functioning bit
 (38 10)  (584 266)  (584 266)  LC_5 Logic Functioning bit
 (40 10)  (586 266)  (586 266)  LC_5 Logic Functioning bit
 (41 10)  (587 266)  (587 266)  LC_5 Logic Functioning bit
 (42 10)  (588 266)  (588 266)  LC_5 Logic Functioning bit
 (43 10)  (589 266)  (589 266)  LC_5 Logic Functioning bit
 (13 11)  (559 267)  (559 267)  routing T_11_16.sp4_h_r_5 <X> T_11_16.sp4_h_l_45
 (36 11)  (582 267)  (582 267)  LC_5 Logic Functioning bit
 (38 11)  (584 267)  (584 267)  LC_5 Logic Functioning bit
 (40 11)  (586 267)  (586 267)  LC_5 Logic Functioning bit
 (41 11)  (587 267)  (587 267)  LC_5 Logic Functioning bit
 (42 11)  (588 267)  (588 267)  LC_5 Logic Functioning bit
 (43 11)  (589 267)  (589 267)  LC_5 Logic Functioning bit
 (17 12)  (563 268)  (563 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 268)  (564 268)  routing T_11_16.wire_logic_cluster/lc_1/out <X> T_11_16.lc_trk_g3_1
 (26 12)  (572 268)  (572 268)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (575 268)  (575 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (37 12)  (583 268)  (583 268)  LC_6 Logic Functioning bit
 (39 12)  (585 268)  (585 268)  LC_6 Logic Functioning bit
 (40 12)  (586 268)  (586 268)  LC_6 Logic Functioning bit
 (42 12)  (588 268)  (588 268)  LC_6 Logic Functioning bit
 (48 12)  (594 268)  (594 268)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (8 13)  (554 269)  (554 269)  routing T_11_16.sp4_v_t_42 <X> T_11_16.sp4_v_b_10
 (10 13)  (556 269)  (556 269)  routing T_11_16.sp4_v_t_42 <X> T_11_16.sp4_v_b_10
 (29 13)  (575 269)  (575 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (46 13)  (592 269)  (592 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (546 270)  (546 270)  routing T_11_16.glb_netwk_4 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 270)  (547 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (29 14)  (575 270)  (575 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 270)  (576 270)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 270)  (578 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 270)  (579 270)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 270)  (580 270)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (37 14)  (583 270)  (583 270)  LC_7 Logic Functioning bit
 (39 14)  (585 270)  (585 270)  LC_7 Logic Functioning bit
 (41 14)  (587 270)  (587 270)  LC_7 Logic Functioning bit
 (43 14)  (589 270)  (589 270)  LC_7 Logic Functioning bit
 (37 15)  (583 271)  (583 271)  LC_7 Logic Functioning bit
 (39 15)  (585 271)  (585 271)  LC_7 Logic Functioning bit
 (41 15)  (587 271)  (587 271)  LC_7 Logic Functioning bit
 (43 15)  (589 271)  (589 271)  LC_7 Logic Functioning bit
 (46 15)  (592 271)  (592 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (597 271)  (597 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_12_16

 (26 0)  (626 256)  (626 256)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 256)  (627 256)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 256)  (630 256)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 256)  (634 256)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (15 1)  (615 257)  (615 257)  routing T_12_16.sp4_v_t_5 <X> T_12_16.lc_trk_g0_0
 (16 1)  (616 257)  (616 257)  routing T_12_16.sp4_v_t_5 <X> T_12_16.lc_trk_g0_0
 (17 1)  (617 257)  (617 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (622 257)  (622 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (623 257)  (623 257)  routing T_12_16.sp4_v_b_18 <X> T_12_16.lc_trk_g0_2
 (24 1)  (624 257)  (624 257)  routing T_12_16.sp4_v_b_18 <X> T_12_16.lc_trk_g0_2
 (29 1)  (629 257)  (629 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 257)  (631 257)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 257)  (632 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (52 1)  (652 257)  (652 257)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (16 3)  (616 259)  (616 259)  routing T_12_16.sp12_h_r_12 <X> T_12_16.lc_trk_g0_4
 (17 3)  (617 259)  (617 259)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (622 259)  (622 259)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (623 259)  (623 259)  routing T_12_16.sp12_h_l_21 <X> T_12_16.lc_trk_g0_6
 (25 3)  (625 259)  (625 259)  routing T_12_16.sp12_h_l_21 <X> T_12_16.lc_trk_g0_6
 (5 4)  (605 260)  (605 260)  routing T_12_16.sp4_h_l_37 <X> T_12_16.sp4_h_r_3
 (11 4)  (611 260)  (611 260)  routing T_12_16.sp4_h_r_0 <X> T_12_16.sp4_v_b_5
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (623 260)  (623 260)  routing T_12_16.sp4_h_r_3 <X> T_12_16.lc_trk_g1_3
 (24 4)  (624 260)  (624 260)  routing T_12_16.sp4_h_r_3 <X> T_12_16.lc_trk_g1_3
 (26 4)  (626 260)  (626 260)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 260)  (627 260)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 260)  (630 260)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 260)  (634 260)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 260)  (636 260)  LC_2 Logic Functioning bit
 (4 5)  (604 261)  (604 261)  routing T_12_16.sp4_h_l_37 <X> T_12_16.sp4_h_r_3
 (8 5)  (608 261)  (608 261)  routing T_12_16.sp4_h_r_4 <X> T_12_16.sp4_v_b_4
 (21 5)  (621 261)  (621 261)  routing T_12_16.sp4_h_r_3 <X> T_12_16.lc_trk_g1_3
 (22 5)  (622 261)  (622 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (29 5)  (629 261)  (629 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 261)  (631 261)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 261)  (632 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (633 261)  (633 261)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.input_2_2
 (34 5)  (634 261)  (634 261)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.input_2_2
 (35 5)  (635 261)  (635 261)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.input_2_2
 (48 5)  (648 261)  (648 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (5 6)  (605 262)  (605 262)  routing T_12_16.sp4_v_t_44 <X> T_12_16.sp4_h_l_38
 (14 6)  (614 262)  (614 262)  routing T_12_16.sp4_v_t_1 <X> T_12_16.lc_trk_g1_4
 (16 6)  (616 262)  (616 262)  routing T_12_16.sp4_v_b_13 <X> T_12_16.lc_trk_g1_5
 (17 6)  (617 262)  (617 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (618 262)  (618 262)  routing T_12_16.sp4_v_b_13 <X> T_12_16.lc_trk_g1_5
 (21 6)  (621 262)  (621 262)  routing T_12_16.sp4_h_l_10 <X> T_12_16.lc_trk_g1_7
 (22 6)  (622 262)  (622 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (623 262)  (623 262)  routing T_12_16.sp4_h_l_10 <X> T_12_16.lc_trk_g1_7
 (24 6)  (624 262)  (624 262)  routing T_12_16.sp4_h_l_10 <X> T_12_16.lc_trk_g1_7
 (27 6)  (627 262)  (627 262)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 262)  (629 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 262)  (631 262)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (635 262)  (635 262)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.input_2_3
 (36 6)  (636 262)  (636 262)  LC_3 Logic Functioning bit
 (47 6)  (647 262)  (647 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (4 7)  (604 263)  (604 263)  routing T_12_16.sp4_v_t_44 <X> T_12_16.sp4_h_l_38
 (6 7)  (606 263)  (606 263)  routing T_12_16.sp4_v_t_44 <X> T_12_16.sp4_h_l_38
 (11 7)  (611 263)  (611 263)  routing T_12_16.sp4_h_r_5 <X> T_12_16.sp4_h_l_40
 (14 7)  (614 263)  (614 263)  routing T_12_16.sp4_v_t_1 <X> T_12_16.lc_trk_g1_4
 (16 7)  (616 263)  (616 263)  routing T_12_16.sp4_v_t_1 <X> T_12_16.lc_trk_g1_4
 (17 7)  (617 263)  (617 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (618 263)  (618 263)  routing T_12_16.sp4_v_b_13 <X> T_12_16.lc_trk_g1_5
 (21 7)  (621 263)  (621 263)  routing T_12_16.sp4_h_l_10 <X> T_12_16.lc_trk_g1_7
 (26 7)  (626 263)  (626 263)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 263)  (627 263)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 263)  (629 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 263)  (630 263)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 263)  (632 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (634 263)  (634 263)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.input_2_3
 (12 8)  (612 264)  (612 264)  routing T_12_16.sp4_v_t_45 <X> T_12_16.sp4_h_r_8
 (26 8)  (626 264)  (626 264)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 264)  (627 264)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 264)  (629 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 264)  (630 264)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 264)  (634 264)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 264)  (635 264)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.input_2_4
 (36 8)  (636 264)  (636 264)  LC_4 Logic Functioning bit
 (46 8)  (646 264)  (646 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (29 9)  (629 265)  (629 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 265)  (631 265)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 265)  (632 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (634 265)  (634 265)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.input_2_4
 (29 10)  (629 266)  (629 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 266)  (631 266)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (635 266)  (635 266)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.input_2_5
 (36 10)  (636 266)  (636 266)  LC_5 Logic Functioning bit
 (26 11)  (626 267)  (626 267)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 267)  (627 267)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 267)  (629 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 267)  (630 267)  routing T_12_16.lc_trk_g0_2 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 267)  (632 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (634 267)  (634 267)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.input_2_5
 (48 11)  (648 267)  (648 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (10 12)  (610 268)  (610 268)  routing T_12_16.sp4_v_t_40 <X> T_12_16.sp4_h_r_10
 (22 12)  (622 268)  (622 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (623 268)  (623 268)  routing T_12_16.sp12_v_b_11 <X> T_12_16.lc_trk_g3_3
 (26 12)  (626 268)  (626 268)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 268)  (627 268)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 268)  (629 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 268)  (630 268)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 268)  (634 268)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 268)  (635 268)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.input_2_6
 (36 12)  (636 268)  (636 268)  LC_6 Logic Functioning bit
 (29 13)  (629 269)  (629 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 269)  (631 269)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 269)  (632 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (633 269)  (633 269)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.input_2_6
 (34 13)  (634 269)  (634 269)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.input_2_6
 (35 13)  (635 269)  (635 269)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.input_2_6
 (52 13)  (652 269)  (652 269)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (21 14)  (621 270)  (621 270)  routing T_12_16.sp4_v_t_26 <X> T_12_16.lc_trk_g3_7
 (22 14)  (622 270)  (622 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (623 270)  (623 270)  routing T_12_16.sp4_v_t_26 <X> T_12_16.lc_trk_g3_7
 (29 14)  (629 270)  (629 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 270)  (630 270)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 270)  (631 270)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 270)  (634 270)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 270)  (635 270)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.input_2_7
 (36 14)  (636 270)  (636 270)  LC_7 Logic Functioning bit
 (51 14)  (651 270)  (651 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (4 15)  (604 271)  (604 271)  routing T_12_16.sp4_h_r_1 <X> T_12_16.sp4_h_l_44
 (6 15)  (606 271)  (606 271)  routing T_12_16.sp4_h_r_1 <X> T_12_16.sp4_h_l_44
 (21 15)  (621 271)  (621 271)  routing T_12_16.sp4_v_t_26 <X> T_12_16.lc_trk_g3_7
 (26 15)  (626 271)  (626 271)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 271)  (627 271)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 271)  (629 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 271)  (630 271)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 271)  (631 271)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 271)  (632 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (634 271)  (634 271)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.input_2_7


LogicTile_13_16

 (8 0)  (662 256)  (662 256)  routing T_13_16.sp4_v_b_7 <X> T_13_16.sp4_h_r_1
 (9 0)  (663 256)  (663 256)  routing T_13_16.sp4_v_b_7 <X> T_13_16.sp4_h_r_1
 (10 0)  (664 256)  (664 256)  routing T_13_16.sp4_v_b_7 <X> T_13_16.sp4_h_r_1
 (11 0)  (665 256)  (665 256)  routing T_13_16.sp4_h_r_9 <X> T_13_16.sp4_v_b_2
 (27 0)  (681 256)  (681 256)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 256)  (684 256)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 256)  (685 256)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 256)  (690 256)  LC_0 Logic Functioning bit
 (38 0)  (692 256)  (692 256)  LC_0 Logic Functioning bit
 (41 0)  (695 256)  (695 256)  LC_0 Logic Functioning bit
 (43 0)  (697 256)  (697 256)  LC_0 Logic Functioning bit
 (46 0)  (700 256)  (700 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (16 1)  (670 257)  (670 257)  routing T_13_16.sp12_h_r_8 <X> T_13_16.lc_trk_g0_0
 (17 1)  (671 257)  (671 257)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (676 257)  (676 257)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (677 257)  (677 257)  routing T_13_16.sp12_h_r_10 <X> T_13_16.lc_trk_g0_2
 (27 1)  (681 257)  (681 257)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 257)  (682 257)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (37 1)  (691 257)  (691 257)  LC_0 Logic Functioning bit
 (39 1)  (693 257)  (693 257)  LC_0 Logic Functioning bit
 (41 1)  (695 257)  (695 257)  LC_0 Logic Functioning bit
 (43 1)  (697 257)  (697 257)  LC_0 Logic Functioning bit
 (51 1)  (705 257)  (705 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (16 2)  (670 258)  (670 258)  routing T_13_16.sp12_h_r_13 <X> T_13_16.lc_trk_g0_5
 (17 2)  (671 258)  (671 258)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (43 2)  (697 258)  (697 258)  LC_1 Logic Functioning bit
 (50 2)  (704 258)  (704 258)  Cascade bit: LH_LC01_inmux02_5

 (31 3)  (685 259)  (685 259)  routing T_13_16.lc_trk_g0_2 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (43 3)  (697 259)  (697 259)  LC_1 Logic Functioning bit
 (46 3)  (700 259)  (700 259)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (13 4)  (667 260)  (667 260)  routing T_13_16.sp4_v_t_40 <X> T_13_16.sp4_v_b_5
 (14 4)  (668 260)  (668 260)  routing T_13_16.sp12_h_r_0 <X> T_13_16.lc_trk_g1_0
 (15 4)  (669 260)  (669 260)  routing T_13_16.sp4_h_r_9 <X> T_13_16.lc_trk_g1_1
 (16 4)  (670 260)  (670 260)  routing T_13_16.sp4_h_r_9 <X> T_13_16.lc_trk_g1_1
 (17 4)  (671 260)  (671 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (672 260)  (672 260)  routing T_13_16.sp4_h_r_9 <X> T_13_16.lc_trk_g1_1
 (9 5)  (663 261)  (663 261)  routing T_13_16.sp4_v_t_41 <X> T_13_16.sp4_v_b_4
 (14 5)  (668 261)  (668 261)  routing T_13_16.sp12_h_r_0 <X> T_13_16.lc_trk_g1_0
 (15 5)  (669 261)  (669 261)  routing T_13_16.sp12_h_r_0 <X> T_13_16.lc_trk_g1_0
 (17 5)  (671 261)  (671 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (5 6)  (659 262)  (659 262)  routing T_13_16.sp4_h_r_0 <X> T_13_16.sp4_h_l_38
 (26 6)  (680 262)  (680 262)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 262)  (681 262)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 262)  (682 262)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 262)  (683 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 262)  (684 262)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 262)  (686 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 262)  (688 262)  routing T_13_16.lc_trk_g1_1 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 262)  (689 262)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.input_2_3
 (36 6)  (690 262)  (690 262)  LC_3 Logic Functioning bit
 (51 6)  (705 262)  (705 262)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (4 7)  (658 263)  (658 263)  routing T_13_16.sp4_h_r_0 <X> T_13_16.sp4_h_l_38
 (14 7)  (668 263)  (668 263)  routing T_13_16.sp4_r_v_b_28 <X> T_13_16.lc_trk_g1_4
 (17 7)  (671 263)  (671 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 7)  (680 263)  (680 263)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 263)  (681 263)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 263)  (682 263)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 263)  (683 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 263)  (684 263)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 263)  (686 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (687 263)  (687 263)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.input_2_3
 (34 7)  (688 263)  (688 263)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.input_2_3
 (3 8)  (657 264)  (657 264)  routing T_13_16.sp12_h_r_1 <X> T_13_16.sp12_v_b_1
 (9 8)  (663 264)  (663 264)  routing T_13_16.sp4_h_l_41 <X> T_13_16.sp4_h_r_7
 (10 8)  (664 264)  (664 264)  routing T_13_16.sp4_h_l_41 <X> T_13_16.sp4_h_r_7
 (3 9)  (657 265)  (657 265)  routing T_13_16.sp12_h_r_1 <X> T_13_16.sp12_v_b_1
 (8 9)  (662 265)  (662 265)  routing T_13_16.sp4_v_t_41 <X> T_13_16.sp4_v_b_7
 (10 9)  (664 265)  (664 265)  routing T_13_16.sp4_v_t_41 <X> T_13_16.sp4_v_b_7
 (14 9)  (668 265)  (668 265)  routing T_13_16.sp4_h_r_24 <X> T_13_16.lc_trk_g2_0
 (15 9)  (669 265)  (669 265)  routing T_13_16.sp4_h_r_24 <X> T_13_16.lc_trk_g2_0
 (16 9)  (670 265)  (670 265)  routing T_13_16.sp4_h_r_24 <X> T_13_16.lc_trk_g2_0
 (17 9)  (671 265)  (671 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (17 10)  (671 266)  (671 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (680 266)  (680 266)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 266)  (682 266)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 266)  (684 266)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 266)  (687 266)  routing T_13_16.lc_trk_g2_0 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 266)  (690 266)  LC_5 Logic Functioning bit
 (38 10)  (692 266)  (692 266)  LC_5 Logic Functioning bit
 (40 10)  (694 266)  (694 266)  LC_5 Logic Functioning bit
 (41 10)  (695 266)  (695 266)  LC_5 Logic Functioning bit
 (43 10)  (697 266)  (697 266)  LC_5 Logic Functioning bit
 (6 11)  (660 267)  (660 267)  routing T_13_16.sp4_h_r_6 <X> T_13_16.sp4_h_l_43
 (14 11)  (668 267)  (668 267)  routing T_13_16.sp12_v_b_20 <X> T_13_16.lc_trk_g2_4
 (16 11)  (670 267)  (670 267)  routing T_13_16.sp12_v_b_20 <X> T_13_16.lc_trk_g2_4
 (17 11)  (671 267)  (671 267)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (18 11)  (672 267)  (672 267)  routing T_13_16.sp4_r_v_b_37 <X> T_13_16.lc_trk_g2_5
 (28 11)  (682 267)  (682 267)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 267)  (683 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 267)  (686 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (688 267)  (688 267)  routing T_13_16.lc_trk_g1_0 <X> T_13_16.input_2_5
 (38 11)  (692 267)  (692 267)  LC_5 Logic Functioning bit
 (40 11)  (694 267)  (694 267)  LC_5 Logic Functioning bit
 (41 11)  (695 267)  (695 267)  LC_5 Logic Functioning bit
 (42 11)  (696 267)  (696 267)  LC_5 Logic Functioning bit
 (8 12)  (662 268)  (662 268)  routing T_13_16.sp4_v_b_10 <X> T_13_16.sp4_h_r_10
 (9 12)  (663 268)  (663 268)  routing T_13_16.sp4_v_b_10 <X> T_13_16.sp4_h_r_10
 (16 12)  (670 268)  (670 268)  routing T_13_16.sp12_v_t_6 <X> T_13_16.lc_trk_g3_1
 (17 12)  (671 268)  (671 268)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (14 14)  (668 270)  (668 270)  routing T_13_16.rgt_op_4 <X> T_13_16.lc_trk_g3_4
 (16 14)  (670 270)  (670 270)  routing T_13_16.sp12_v_t_10 <X> T_13_16.lc_trk_g3_5
 (17 14)  (671 270)  (671 270)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (675 270)  (675 270)  routing T_13_16.sp4_v_t_18 <X> T_13_16.lc_trk_g3_7
 (22 14)  (676 270)  (676 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (677 270)  (677 270)  routing T_13_16.sp4_v_t_18 <X> T_13_16.lc_trk_g3_7
 (26 14)  (680 270)  (680 270)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 270)  (681 270)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 270)  (682 270)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 270)  (683 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 270)  (684 270)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 270)  (688 270)  routing T_13_16.lc_trk_g1_1 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 270)  (689 270)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.input_2_7
 (36 14)  (690 270)  (690 270)  LC_7 Logic Functioning bit
 (6 15)  (660 271)  (660 271)  routing T_13_16.sp4_h_r_9 <X> T_13_16.sp4_h_l_44
 (15 15)  (669 271)  (669 271)  routing T_13_16.rgt_op_4 <X> T_13_16.lc_trk_g3_4
 (17 15)  (671 271)  (671 271)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (676 271)  (676 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (680 271)  (680 271)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 271)  (681 271)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 271)  (682 271)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 271)  (683 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (686 271)  (686 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (687 271)  (687 271)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.input_2_7
 (34 15)  (688 271)  (688 271)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.input_2_7
 (48 15)  (702 271)  (702 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_14_16

 (4 0)  (712 256)  (712 256)  routing T_14_16.sp4_h_l_37 <X> T_14_16.sp4_v_b_0
 (11 0)  (719 256)  (719 256)  routing T_14_16.sp4_h_r_9 <X> T_14_16.sp4_v_b_2
 (5 1)  (713 257)  (713 257)  routing T_14_16.sp4_h_l_37 <X> T_14_16.sp4_v_b_0
 (15 1)  (723 257)  (723 257)  routing T_14_16.sp4_v_t_5 <X> T_14_16.lc_trk_g0_0
 (16 1)  (724 257)  (724 257)  routing T_14_16.sp4_v_t_5 <X> T_14_16.lc_trk_g0_0
 (17 1)  (725 257)  (725 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_5 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (723 258)  (723 258)  routing T_14_16.sp4_h_r_21 <X> T_14_16.lc_trk_g0_5
 (16 2)  (724 258)  (724 258)  routing T_14_16.sp4_h_r_21 <X> T_14_16.lc_trk_g0_5
 (17 2)  (725 258)  (725 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (726 258)  (726 258)  routing T_14_16.sp4_h_r_21 <X> T_14_16.lc_trk_g0_5
 (25 2)  (733 258)  (733 258)  routing T_14_16.sp4_h_r_14 <X> T_14_16.lc_trk_g0_6
 (26 2)  (734 258)  (734 258)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 258)  (735 258)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 258)  (736 258)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 258)  (741 258)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 258)  (744 258)  LC_1 Logic Functioning bit
 (38 2)  (746 258)  (746 258)  LC_1 Logic Functioning bit
 (0 3)  (708 259)  (708 259)  routing T_14_16.glb_netwk_5 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (11 3)  (719 259)  (719 259)  routing T_14_16.sp4_h_r_6 <X> T_14_16.sp4_h_l_39
 (13 3)  (721 259)  (721 259)  routing T_14_16.sp4_h_r_6 <X> T_14_16.sp4_h_l_39
 (16 3)  (724 259)  (724 259)  routing T_14_16.sp12_h_r_12 <X> T_14_16.lc_trk_g0_4
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (18 3)  (726 259)  (726 259)  routing T_14_16.sp4_h_r_21 <X> T_14_16.lc_trk_g0_5
 (22 3)  (730 259)  (730 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (731 259)  (731 259)  routing T_14_16.sp4_h_r_14 <X> T_14_16.lc_trk_g0_6
 (24 3)  (732 259)  (732 259)  routing T_14_16.sp4_h_r_14 <X> T_14_16.lc_trk_g0_6
 (26 3)  (734 259)  (734 259)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 259)  (735 259)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 259)  (738 259)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 259)  (739 259)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (3 4)  (711 260)  (711 260)  routing T_14_16.sp12_v_t_23 <X> T_14_16.sp12_h_r_0
 (19 4)  (727 260)  (727 260)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (21 4)  (729 260)  (729 260)  routing T_14_16.wire_logic_cluster/lc_3/out <X> T_14_16.lc_trk_g1_3
 (22 4)  (730 260)  (730 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (735 260)  (735 260)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 260)  (739 260)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 260)  (742 260)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 260)  (745 260)  LC_2 Logic Functioning bit
 (50 4)  (758 260)  (758 260)  Cascade bit: LH_LC02_inmux02_5

 (8 5)  (716 261)  (716 261)  routing T_14_16.sp4_h_l_41 <X> T_14_16.sp4_v_b_4
 (9 5)  (717 261)  (717 261)  routing T_14_16.sp4_h_l_41 <X> T_14_16.sp4_v_b_4
 (22 5)  (730 261)  (730 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (731 261)  (731 261)  routing T_14_16.sp4_h_r_2 <X> T_14_16.lc_trk_g1_2
 (24 5)  (732 261)  (732 261)  routing T_14_16.sp4_h_r_2 <X> T_14_16.lc_trk_g1_2
 (25 5)  (733 261)  (733 261)  routing T_14_16.sp4_h_r_2 <X> T_14_16.lc_trk_g1_2
 (30 5)  (738 261)  (738 261)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (37 5)  (745 261)  (745 261)  LC_2 Logic Functioning bit
 (10 6)  (718 262)  (718 262)  routing T_14_16.sp4_v_b_11 <X> T_14_16.sp4_h_l_41
 (14 6)  (722 262)  (722 262)  routing T_14_16.sp4_h_l_9 <X> T_14_16.lc_trk_g1_4
 (25 6)  (733 262)  (733 262)  routing T_14_16.sp4_h_l_11 <X> T_14_16.lc_trk_g1_6
 (26 6)  (734 262)  (734 262)  routing T_14_16.lc_trk_g0_5 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 262)  (738 262)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 262)  (739 262)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 262)  (744 262)  LC_3 Logic Functioning bit
 (38 6)  (746 262)  (746 262)  LC_3 Logic Functioning bit
 (39 6)  (747 262)  (747 262)  LC_3 Logic Functioning bit
 (40 6)  (748 262)  (748 262)  LC_3 Logic Functioning bit
 (41 6)  (749 262)  (749 262)  LC_3 Logic Functioning bit
 (43 6)  (751 262)  (751 262)  LC_3 Logic Functioning bit
 (50 6)  (758 262)  (758 262)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (722 263)  (722 263)  routing T_14_16.sp4_h_l_9 <X> T_14_16.lc_trk_g1_4
 (15 7)  (723 263)  (723 263)  routing T_14_16.sp4_h_l_9 <X> T_14_16.lc_trk_g1_4
 (16 7)  (724 263)  (724 263)  routing T_14_16.sp4_h_l_9 <X> T_14_16.lc_trk_g1_4
 (17 7)  (725 263)  (725 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (730 263)  (730 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (731 263)  (731 263)  routing T_14_16.sp4_h_l_11 <X> T_14_16.lc_trk_g1_6
 (24 7)  (732 263)  (732 263)  routing T_14_16.sp4_h_l_11 <X> T_14_16.lc_trk_g1_6
 (25 7)  (733 263)  (733 263)  routing T_14_16.sp4_h_l_11 <X> T_14_16.lc_trk_g1_6
 (29 7)  (737 263)  (737 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 263)  (739 263)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (38 7)  (746 263)  (746 263)  LC_3 Logic Functioning bit
 (39 7)  (747 263)  (747 263)  LC_3 Logic Functioning bit
 (40 7)  (748 263)  (748 263)  LC_3 Logic Functioning bit
 (41 7)  (749 263)  (749 263)  LC_3 Logic Functioning bit
 (43 7)  (751 263)  (751 263)  LC_3 Logic Functioning bit
 (9 8)  (717 264)  (717 264)  routing T_14_16.sp4_h_l_41 <X> T_14_16.sp4_h_r_7
 (10 8)  (718 264)  (718 264)  routing T_14_16.sp4_h_l_41 <X> T_14_16.sp4_h_r_7
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 264)  (741 264)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (41 8)  (749 264)  (749 264)  LC_4 Logic Functioning bit
 (45 8)  (753 264)  (753 264)  LC_4 Logic Functioning bit
 (46 8)  (754 264)  (754 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (756 264)  (756 264)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (758 264)  (758 264)  Cascade bit: LH_LC04_inmux02_5

 (10 9)  (718 265)  (718 265)  routing T_14_16.sp4_h_r_2 <X> T_14_16.sp4_v_b_7
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (40 9)  (748 265)  (748 265)  LC_4 Logic Functioning bit
 (48 9)  (756 265)  (756 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (25 10)  (733 266)  (733 266)  routing T_14_16.sp4_v_b_38 <X> T_14_16.lc_trk_g2_6
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 266)  (742 266)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (40 10)  (748 266)  (748 266)  LC_5 Logic Functioning bit
 (42 10)  (750 266)  (750 266)  LC_5 Logic Functioning bit
 (45 10)  (753 266)  (753 266)  LC_5 Logic Functioning bit
 (22 11)  (730 267)  (730 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (731 267)  (731 267)  routing T_14_16.sp4_v_b_38 <X> T_14_16.lc_trk_g2_6
 (25 11)  (733 267)  (733 267)  routing T_14_16.sp4_v_b_38 <X> T_14_16.lc_trk_g2_6
 (27 11)  (735 267)  (735 267)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 267)  (736 267)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 267)  (737 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 267)  (739 267)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (47 11)  (755 267)  (755 267)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (52 11)  (760 267)  (760 267)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (10 12)  (718 268)  (718 268)  routing T_14_16.sp4_v_t_40 <X> T_14_16.sp4_h_r_10
 (14 12)  (722 268)  (722 268)  routing T_14_16.sp4_v_b_24 <X> T_14_16.lc_trk_g3_0
 (21 12)  (729 268)  (729 268)  routing T_14_16.sp4_h_r_35 <X> T_14_16.lc_trk_g3_3
 (22 12)  (730 268)  (730 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (731 268)  (731 268)  routing T_14_16.sp4_h_r_35 <X> T_14_16.lc_trk_g3_3
 (24 12)  (732 268)  (732 268)  routing T_14_16.sp4_h_r_35 <X> T_14_16.lc_trk_g3_3
 (16 13)  (724 269)  (724 269)  routing T_14_16.sp4_v_b_24 <X> T_14_16.lc_trk_g3_0
 (17 13)  (725 269)  (725 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0


LogicTile_15_16

 (10 0)  (772 256)  (772 256)  routing T_15_16.sp4_v_t_45 <X> T_15_16.sp4_h_r_1
 (21 0)  (783 256)  (783 256)  routing T_15_16.wire_logic_cluster/lc_3/out <X> T_15_16.lc_trk_g0_3
 (22 0)  (784 256)  (784 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (14 1)  (776 257)  (776 257)  routing T_15_16.sp12_h_r_16 <X> T_15_16.lc_trk_g0_0
 (16 1)  (778 257)  (778 257)  routing T_15_16.sp12_h_r_16 <X> T_15_16.lc_trk_g0_0
 (17 1)  (779 257)  (779 257)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (784 257)  (784 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (786 257)  (786 257)  routing T_15_16.bot_op_2 <X> T_15_16.lc_trk_g0_2
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_5 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (767 258)  (767 258)  routing T_15_16.sp4_v_b_0 <X> T_15_16.sp4_h_l_37
 (14 2)  (776 258)  (776 258)  routing T_15_16.bnr_op_4 <X> T_15_16.lc_trk_g0_4
 (26 2)  (788 258)  (788 258)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 258)  (789 258)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 258)  (790 258)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 258)  (795 258)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (43 2)  (805 258)  (805 258)  LC_1 Logic Functioning bit
 (45 2)  (807 258)  (807 258)  LC_1 Logic Functioning bit
 (52 2)  (814 258)  (814 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (762 259)  (762 259)  routing T_15_16.glb_netwk_5 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (14 3)  (776 259)  (776 259)  routing T_15_16.bnr_op_4 <X> T_15_16.lc_trk_g0_4
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (27 3)  (789 259)  (789 259)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 259)  (791 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 259)  (793 259)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 259)  (794 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (795 259)  (795 259)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.input_2_1
 (35 3)  (797 259)  (797 259)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.input_2_1
 (36 3)  (798 259)  (798 259)  LC_1 Logic Functioning bit
 (38 3)  (800 259)  (800 259)  LC_1 Logic Functioning bit
 (41 3)  (803 259)  (803 259)  LC_1 Logic Functioning bit
 (42 3)  (804 259)  (804 259)  LC_1 Logic Functioning bit
 (43 3)  (805 259)  (805 259)  LC_1 Logic Functioning bit
 (45 3)  (807 259)  (807 259)  LC_1 Logic Functioning bit
 (1 4)  (763 260)  (763 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (13 4)  (775 260)  (775 260)  routing T_15_16.sp4_v_t_40 <X> T_15_16.sp4_v_b_5
 (21 4)  (783 260)  (783 260)  routing T_15_16.sp4_v_b_3 <X> T_15_16.lc_trk_g1_3
 (22 4)  (784 260)  (784 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (785 260)  (785 260)  routing T_15_16.sp4_v_b_3 <X> T_15_16.lc_trk_g1_3
 (25 4)  (787 260)  (787 260)  routing T_15_16.wire_logic_cluster/lc_2/out <X> T_15_16.lc_trk_g1_2
 (26 4)  (788 260)  (788 260)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 260)  (789 260)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 260)  (795 260)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 260)  (796 260)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 260)  (797 260)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.input_2_2
 (38 4)  (800 260)  (800 260)  LC_2 Logic Functioning bit
 (41 4)  (803 260)  (803 260)  LC_2 Logic Functioning bit
 (43 4)  (805 260)  (805 260)  LC_2 Logic Functioning bit
 (45 4)  (807 260)  (807 260)  LC_2 Logic Functioning bit
 (51 4)  (813 260)  (813 260)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (763 261)  (763 261)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_7/cen
 (10 5)  (772 261)  (772 261)  routing T_15_16.sp4_h_r_11 <X> T_15_16.sp4_v_b_4
 (22 5)  (784 261)  (784 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (788 261)  (788 261)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 261)  (789 261)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 261)  (792 261)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 261)  (793 261)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 261)  (794 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (38 5)  (800 261)  (800 261)  LC_2 Logic Functioning bit
 (41 5)  (803 261)  (803 261)  LC_2 Logic Functioning bit
 (42 5)  (804 261)  (804 261)  LC_2 Logic Functioning bit
 (45 5)  (807 261)  (807 261)  LC_2 Logic Functioning bit
 (14 6)  (776 262)  (776 262)  routing T_15_16.bnr_op_4 <X> T_15_16.lc_trk_g1_4
 (22 6)  (784 262)  (784 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (788 262)  (788 262)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 262)  (789 262)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 262)  (795 262)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 262)  (799 262)  LC_3 Logic Functioning bit
 (41 6)  (803 262)  (803 262)  LC_3 Logic Functioning bit
 (42 6)  (804 262)  (804 262)  LC_3 Logic Functioning bit
 (43 6)  (805 262)  (805 262)  LC_3 Logic Functioning bit
 (45 6)  (807 262)  (807 262)  LC_3 Logic Functioning bit
 (46 6)  (808 262)  (808 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (11 7)  (773 263)  (773 263)  routing T_15_16.sp4_h_r_5 <X> T_15_16.sp4_h_l_40
 (14 7)  (776 263)  (776 263)  routing T_15_16.bnr_op_4 <X> T_15_16.lc_trk_g1_4
 (17 7)  (779 263)  (779 263)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (27 7)  (789 263)  (789 263)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 263)  (791 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 263)  (792 263)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 263)  (793 263)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 263)  (794 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (797 263)  (797 263)  routing T_15_16.lc_trk_g0_3 <X> T_15_16.input_2_3
 (36 7)  (798 263)  (798 263)  LC_3 Logic Functioning bit
 (43 7)  (805 263)  (805 263)  LC_3 Logic Functioning bit
 (45 7)  (807 263)  (807 263)  LC_3 Logic Functioning bit
 (11 8)  (773 264)  (773 264)  routing T_15_16.sp4_h_r_3 <X> T_15_16.sp4_v_b_8
 (14 8)  (776 264)  (776 264)  routing T_15_16.sp4_v_t_21 <X> T_15_16.lc_trk_g2_0
 (21 8)  (783 264)  (783 264)  routing T_15_16.sp4_v_t_22 <X> T_15_16.lc_trk_g2_3
 (22 8)  (784 264)  (784 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (785 264)  (785 264)  routing T_15_16.sp4_v_t_22 <X> T_15_16.lc_trk_g2_3
 (26 8)  (788 264)  (788 264)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 264)  (789 264)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 264)  (790 264)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 264)  (791 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 264)  (793 264)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 264)  (796 264)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (42 8)  (804 264)  (804 264)  LC_4 Logic Functioning bit
 (43 8)  (805 264)  (805 264)  LC_4 Logic Functioning bit
 (45 8)  (807 264)  (807 264)  LC_4 Logic Functioning bit
 (48 8)  (810 264)  (810 264)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (8 9)  (770 265)  (770 265)  routing T_15_16.sp4_v_t_41 <X> T_15_16.sp4_v_b_7
 (10 9)  (772 265)  (772 265)  routing T_15_16.sp4_v_t_41 <X> T_15_16.sp4_v_b_7
 (14 9)  (776 265)  (776 265)  routing T_15_16.sp4_v_t_21 <X> T_15_16.lc_trk_g2_0
 (16 9)  (778 265)  (778 265)  routing T_15_16.sp4_v_t_21 <X> T_15_16.lc_trk_g2_0
 (17 9)  (779 265)  (779 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (783 265)  (783 265)  routing T_15_16.sp4_v_t_22 <X> T_15_16.lc_trk_g2_3
 (22 9)  (784 265)  (784 265)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (786 265)  (786 265)  routing T_15_16.tnl_op_2 <X> T_15_16.lc_trk_g2_2
 (25 9)  (787 265)  (787 265)  routing T_15_16.tnl_op_2 <X> T_15_16.lc_trk_g2_2
 (28 9)  (790 265)  (790 265)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 265)  (791 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 265)  (792 265)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 265)  (794 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (799 265)  (799 265)  LC_4 Logic Functioning bit
 (39 9)  (801 265)  (801 265)  LC_4 Logic Functioning bit
 (42 9)  (804 265)  (804 265)  LC_4 Logic Functioning bit
 (43 9)  (805 265)  (805 265)  LC_4 Logic Functioning bit
 (45 9)  (807 265)  (807 265)  LC_4 Logic Functioning bit
 (2 10)  (764 266)  (764 266)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (16 10)  (778 266)  (778 266)  routing T_15_16.sp4_v_b_37 <X> T_15_16.lc_trk_g2_5
 (17 10)  (779 266)  (779 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (780 266)  (780 266)  routing T_15_16.sp4_v_b_37 <X> T_15_16.lc_trk_g2_5
 (21 10)  (783 266)  (783 266)  routing T_15_16.wire_logic_cluster/lc_7/out <X> T_15_16.lc_trk_g2_7
 (22 10)  (784 266)  (784 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (787 266)  (787 266)  routing T_15_16.wire_logic_cluster/lc_6/out <X> T_15_16.lc_trk_g2_6
 (26 10)  (788 266)  (788 266)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 266)  (789 266)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 266)  (790 266)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 266)  (792 266)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 266)  (795 266)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 266)  (797 266)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.input_2_5
 (43 10)  (805 266)  (805 266)  LC_5 Logic Functioning bit
 (45 10)  (807 266)  (807 266)  LC_5 Logic Functioning bit
 (48 10)  (810 266)  (810 266)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (4 11)  (766 267)  (766 267)  routing T_15_16.sp4_v_b_1 <X> T_15_16.sp4_h_l_43
 (14 11)  (776 267)  (776 267)  routing T_15_16.sp4_h_l_17 <X> T_15_16.lc_trk_g2_4
 (15 11)  (777 267)  (777 267)  routing T_15_16.sp4_h_l_17 <X> T_15_16.lc_trk_g2_4
 (16 11)  (778 267)  (778 267)  routing T_15_16.sp4_h_l_17 <X> T_15_16.lc_trk_g2_4
 (17 11)  (779 267)  (779 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (780 267)  (780 267)  routing T_15_16.sp4_v_b_37 <X> T_15_16.lc_trk_g2_5
 (22 11)  (784 267)  (784 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (789 267)  (789 267)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 267)  (791 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 267)  (793 267)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 267)  (794 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (795 267)  (795 267)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.input_2_5
 (36 11)  (798 267)  (798 267)  LC_5 Logic Functioning bit
 (38 11)  (800 267)  (800 267)  LC_5 Logic Functioning bit
 (41 11)  (803 267)  (803 267)  LC_5 Logic Functioning bit
 (42 11)  (804 267)  (804 267)  LC_5 Logic Functioning bit
 (43 11)  (805 267)  (805 267)  LC_5 Logic Functioning bit
 (45 11)  (807 267)  (807 267)  LC_5 Logic Functioning bit
 (5 12)  (767 268)  (767 268)  routing T_15_16.sp4_v_b_9 <X> T_15_16.sp4_h_r_9
 (9 12)  (771 268)  (771 268)  routing T_15_16.sp4_h_l_42 <X> T_15_16.sp4_h_r_10
 (10 12)  (772 268)  (772 268)  routing T_15_16.sp4_h_l_42 <X> T_15_16.sp4_h_r_10
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 268)  (780 268)  routing T_15_16.wire_logic_cluster/lc_1/out <X> T_15_16.lc_trk_g3_1
 (22 12)  (784 268)  (784 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (789 268)  (789 268)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 268)  (790 268)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 268)  (793 268)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 268)  (796 268)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 268)  (797 268)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_6
 (42 12)  (804 268)  (804 268)  LC_6 Logic Functioning bit
 (43 12)  (805 268)  (805 268)  LC_6 Logic Functioning bit
 (45 12)  (807 268)  (807 268)  LC_6 Logic Functioning bit
 (48 12)  (810 268)  (810 268)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (6 13)  (768 269)  (768 269)  routing T_15_16.sp4_v_b_9 <X> T_15_16.sp4_h_r_9
 (8 13)  (770 269)  (770 269)  routing T_15_16.sp4_v_t_42 <X> T_15_16.sp4_v_b_10
 (10 13)  (772 269)  (772 269)  routing T_15_16.sp4_v_t_42 <X> T_15_16.sp4_v_b_10
 (21 13)  (783 269)  (783 269)  routing T_15_16.sp4_r_v_b_43 <X> T_15_16.lc_trk_g3_3
 (22 13)  (784 269)  (784 269)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (786 269)  (786 269)  routing T_15_16.tnl_op_2 <X> T_15_16.lc_trk_g3_2
 (25 13)  (787 269)  (787 269)  routing T_15_16.tnl_op_2 <X> T_15_16.lc_trk_g3_2
 (26 13)  (788 269)  (788 269)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 269)  (789 269)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 269)  (790 269)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 269)  (791 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 269)  (792 269)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 269)  (794 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (795 269)  (795 269)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_6
 (35 13)  (797 269)  (797 269)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_6
 (37 13)  (799 269)  (799 269)  LC_6 Logic Functioning bit
 (39 13)  (801 269)  (801 269)  LC_6 Logic Functioning bit
 (42 13)  (804 269)  (804 269)  LC_6 Logic Functioning bit
 (43 13)  (805 269)  (805 269)  LC_6 Logic Functioning bit
 (45 13)  (807 269)  (807 269)  LC_6 Logic Functioning bit
 (0 14)  (762 270)  (762 270)  routing T_15_16.glb_netwk_4 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (771 270)  (771 270)  routing T_15_16.sp4_v_b_10 <X> T_15_16.sp4_h_l_47
 (17 14)  (779 270)  (779 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 270)  (780 270)  routing T_15_16.wire_logic_cluster/lc_5/out <X> T_15_16.lc_trk_g3_5
 (26 14)  (788 270)  (788 270)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 270)  (790 270)  routing T_15_16.lc_trk_g2_0 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 270)  (791 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 270)  (795 270)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 270)  (797 270)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.input_2_7
 (37 14)  (799 270)  (799 270)  LC_7 Logic Functioning bit
 (41 14)  (803 270)  (803 270)  LC_7 Logic Functioning bit
 (42 14)  (804 270)  (804 270)  LC_7 Logic Functioning bit
 (43 14)  (805 270)  (805 270)  LC_7 Logic Functioning bit
 (45 14)  (807 270)  (807 270)  LC_7 Logic Functioning bit
 (27 15)  (789 271)  (789 271)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 271)  (791 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 271)  (793 271)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 271)  (794 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (795 271)  (795 271)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.input_2_7
 (35 15)  (797 271)  (797 271)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.input_2_7
 (36 15)  (798 271)  (798 271)  LC_7 Logic Functioning bit
 (43 15)  (805 271)  (805 271)  LC_7 Logic Functioning bit
 (45 15)  (807 271)  (807 271)  LC_7 Logic Functioning bit
 (51 15)  (813 271)  (813 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_16_16

 (8 1)  (824 257)  (824 257)  routing T_16_16.sp4_h_r_1 <X> T_16_16.sp4_v_b_1
 (3 2)  (819 258)  (819 258)  routing T_16_16.sp12_v_t_23 <X> T_16_16.sp12_h_l_23
 (8 2)  (824 258)  (824 258)  routing T_16_16.sp4_h_r_5 <X> T_16_16.sp4_h_l_36
 (10 2)  (826 258)  (826 258)  routing T_16_16.sp4_h_r_5 <X> T_16_16.sp4_h_l_36
 (17 2)  (833 258)  (833 258)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (834 258)  (834 258)  routing T_16_16.wire_logic_cluster/lc_5/out <X> T_16_16.lc_trk_g0_5
 (26 2)  (842 258)  (842 258)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (844 258)  (844 258)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 258)  (845 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 258)  (847 258)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 258)  (849 258)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 258)  (851 258)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.input_2_1
 (40 2)  (856 258)  (856 258)  LC_1 Logic Functioning bit
 (41 2)  (857 258)  (857 258)  LC_1 Logic Functioning bit
 (47 2)  (863 258)  (863 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (830 259)  (830 259)  routing T_16_16.sp12_h_r_20 <X> T_16_16.lc_trk_g0_4
 (16 3)  (832 259)  (832 259)  routing T_16_16.sp12_h_r_20 <X> T_16_16.lc_trk_g0_4
 (17 3)  (833 259)  (833 259)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (26 3)  (842 259)  (842 259)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 259)  (844 259)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 259)  (845 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 259)  (846 259)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 259)  (847 259)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 259)  (848 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (849 259)  (849 259)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.input_2_1
 (34 3)  (850 259)  (850 259)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.input_2_1
 (35 3)  (851 259)  (851 259)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.input_2_1
 (40 3)  (856 259)  (856 259)  LC_1 Logic Functioning bit
 (5 4)  (821 260)  (821 260)  routing T_16_16.sp4_v_t_38 <X> T_16_16.sp4_h_r_3
 (13 4)  (829 260)  (829 260)  routing T_16_16.sp4_h_l_40 <X> T_16_16.sp4_v_b_5
 (22 4)  (838 260)  (838 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (839 260)  (839 260)  routing T_16_16.sp4_h_r_3 <X> T_16_16.lc_trk_g1_3
 (24 4)  (840 260)  (840 260)  routing T_16_16.sp4_h_r_3 <X> T_16_16.lc_trk_g1_3
 (26 4)  (842 260)  (842 260)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 260)  (843 260)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 260)  (846 260)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 260)  (847 260)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 260)  (850 260)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 260)  (853 260)  LC_2 Logic Functioning bit
 (52 4)  (868 260)  (868 260)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (8 5)  (824 261)  (824 261)  routing T_16_16.sp4_h_l_47 <X> T_16_16.sp4_v_b_4
 (9 5)  (825 261)  (825 261)  routing T_16_16.sp4_h_l_47 <X> T_16_16.sp4_v_b_4
 (10 5)  (826 261)  (826 261)  routing T_16_16.sp4_h_l_47 <X> T_16_16.sp4_v_b_4
 (12 5)  (828 261)  (828 261)  routing T_16_16.sp4_h_l_40 <X> T_16_16.sp4_v_b_5
 (21 5)  (837 261)  (837 261)  routing T_16_16.sp4_h_r_3 <X> T_16_16.lc_trk_g1_3
 (28 5)  (844 261)  (844 261)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 261)  (847 261)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 261)  (848 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (850 261)  (850 261)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.input_2_2
 (35 5)  (851 261)  (851 261)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.input_2_2
 (37 5)  (853 261)  (853 261)  LC_2 Logic Functioning bit
 (40 5)  (856 261)  (856 261)  LC_2 Logic Functioning bit
 (42 5)  (858 261)  (858 261)  LC_2 Logic Functioning bit
 (9 6)  (825 262)  (825 262)  routing T_16_16.sp4_h_r_1 <X> T_16_16.sp4_h_l_41
 (10 6)  (826 262)  (826 262)  routing T_16_16.sp4_h_r_1 <X> T_16_16.sp4_h_l_41
 (14 6)  (830 262)  (830 262)  routing T_16_16.sp4_v_t_1 <X> T_16_16.lc_trk_g1_4
 (21 6)  (837 262)  (837 262)  routing T_16_16.sp4_h_l_10 <X> T_16_16.lc_trk_g1_7
 (22 6)  (838 262)  (838 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (839 262)  (839 262)  routing T_16_16.sp4_h_l_10 <X> T_16_16.lc_trk_g1_7
 (24 6)  (840 262)  (840 262)  routing T_16_16.sp4_h_l_10 <X> T_16_16.lc_trk_g1_7
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 262)  (846 262)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (35 6)  (851 262)  (851 262)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.input_2_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (43 6)  (859 262)  (859 262)  LC_3 Logic Functioning bit
 (46 6)  (862 262)  (862 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (863 262)  (863 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (830 263)  (830 263)  routing T_16_16.sp4_v_t_1 <X> T_16_16.lc_trk_g1_4
 (16 7)  (832 263)  (832 263)  routing T_16_16.sp4_v_t_1 <X> T_16_16.lc_trk_g1_4
 (17 7)  (833 263)  (833 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (837 263)  (837 263)  routing T_16_16.sp4_h_l_10 <X> T_16_16.lc_trk_g1_7
 (22 7)  (838 263)  (838 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (839 263)  (839 263)  routing T_16_16.sp4_h_r_6 <X> T_16_16.lc_trk_g1_6
 (24 7)  (840 263)  (840 263)  routing T_16_16.sp4_h_r_6 <X> T_16_16.lc_trk_g1_6
 (25 7)  (841 263)  (841 263)  routing T_16_16.sp4_h_r_6 <X> T_16_16.lc_trk_g1_6
 (26 7)  (842 263)  (842 263)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 263)  (844 263)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 263)  (848 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (850 263)  (850 263)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.input_2_3
 (8 8)  (824 264)  (824 264)  routing T_16_16.sp4_v_b_7 <X> T_16_16.sp4_h_r_7
 (9 8)  (825 264)  (825 264)  routing T_16_16.sp4_v_b_7 <X> T_16_16.sp4_h_r_7
 (12 8)  (828 264)  (828 264)  routing T_16_16.sp4_v_t_45 <X> T_16_16.sp4_h_r_8
 (22 8)  (838 264)  (838 264)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (840 264)  (840 264)  routing T_16_16.tnl_op_3 <X> T_16_16.lc_trk_g2_3
 (25 8)  (841 264)  (841 264)  routing T_16_16.sp4_h_r_42 <X> T_16_16.lc_trk_g2_2
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 264)  (846 264)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 264)  (847 264)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 264)  (850 264)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (51 8)  (867 264)  (867 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (868 264)  (868 264)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (21 9)  (837 265)  (837 265)  routing T_16_16.tnl_op_3 <X> T_16_16.lc_trk_g2_3
 (22 9)  (838 265)  (838 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (839 265)  (839 265)  routing T_16_16.sp4_h_r_42 <X> T_16_16.lc_trk_g2_2
 (24 9)  (840 265)  (840 265)  routing T_16_16.sp4_h_r_42 <X> T_16_16.lc_trk_g2_2
 (25 9)  (841 265)  (841 265)  routing T_16_16.sp4_h_r_42 <X> T_16_16.lc_trk_g2_2
 (26 9)  (842 265)  (842 265)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 265)  (843 265)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 265)  (844 265)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 265)  (845 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 265)  (847 265)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (41 9)  (857 265)  (857 265)  LC_4 Logic Functioning bit
 (43 9)  (859 265)  (859 265)  LC_4 Logic Functioning bit
 (14 10)  (830 266)  (830 266)  routing T_16_16.sp12_v_t_3 <X> T_16_16.lc_trk_g2_4
 (15 10)  (831 266)  (831 266)  routing T_16_16.tnr_op_5 <X> T_16_16.lc_trk_g2_5
 (17 10)  (833 266)  (833 266)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (837 266)  (837 266)  routing T_16_16.sp4_h_r_39 <X> T_16_16.lc_trk_g2_7
 (22 10)  (838 266)  (838 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (839 266)  (839 266)  routing T_16_16.sp4_h_r_39 <X> T_16_16.lc_trk_g2_7
 (24 10)  (840 266)  (840 266)  routing T_16_16.sp4_h_r_39 <X> T_16_16.lc_trk_g2_7
 (25 10)  (841 266)  (841 266)  routing T_16_16.wire_logic_cluster/lc_6/out <X> T_16_16.lc_trk_g2_6
 (26 10)  (842 266)  (842 266)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 266)  (843 266)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 266)  (844 266)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 266)  (846 266)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 266)  (849 266)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 266)  (850 266)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (39 10)  (855 266)  (855 266)  LC_5 Logic Functioning bit
 (14 11)  (830 267)  (830 267)  routing T_16_16.sp12_v_t_3 <X> T_16_16.lc_trk_g2_4
 (15 11)  (831 267)  (831 267)  routing T_16_16.sp12_v_t_3 <X> T_16_16.lc_trk_g2_4
 (17 11)  (833 267)  (833 267)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (22 11)  (838 267)  (838 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (843 267)  (843 267)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 267)  (844 267)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 267)  (847 267)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 267)  (848 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (849 267)  (849 267)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.input_2_5
 (34 11)  (850 267)  (850 267)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.input_2_5
 (5 12)  (821 268)  (821 268)  routing T_16_16.sp4_v_t_44 <X> T_16_16.sp4_h_r_9
 (8 12)  (824 268)  (824 268)  routing T_16_16.sp4_h_l_47 <X> T_16_16.sp4_h_r_10
 (12 12)  (828 268)  (828 268)  routing T_16_16.sp4_h_l_45 <X> T_16_16.sp4_h_r_11
 (14 12)  (830 268)  (830 268)  routing T_16_16.sp4_h_r_40 <X> T_16_16.lc_trk_g3_0
 (22 12)  (838 268)  (838 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (839 268)  (839 268)  routing T_16_16.sp4_h_r_27 <X> T_16_16.lc_trk_g3_3
 (24 12)  (840 268)  (840 268)  routing T_16_16.sp4_h_r_27 <X> T_16_16.lc_trk_g3_3
 (28 12)  (844 268)  (844 268)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 268)  (845 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 268)  (846 268)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 268)  (847 268)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 268)  (850 268)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 268)  (853 268)  LC_6 Logic Functioning bit
 (39 12)  (855 268)  (855 268)  LC_6 Logic Functioning bit
 (40 12)  (856 268)  (856 268)  LC_6 Logic Functioning bit
 (50 12)  (866 268)  (866 268)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (867 268)  (867 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (869 268)  (869 268)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (13 13)  (829 269)  (829 269)  routing T_16_16.sp4_h_l_45 <X> T_16_16.sp4_h_r_11
 (14 13)  (830 269)  (830 269)  routing T_16_16.sp4_h_r_40 <X> T_16_16.lc_trk_g3_0
 (15 13)  (831 269)  (831 269)  routing T_16_16.sp4_h_r_40 <X> T_16_16.lc_trk_g3_0
 (16 13)  (832 269)  (832 269)  routing T_16_16.sp4_h_r_40 <X> T_16_16.lc_trk_g3_0
 (17 13)  (833 269)  (833 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (837 269)  (837 269)  routing T_16_16.sp4_h_r_27 <X> T_16_16.lc_trk_g3_3
 (26 13)  (842 269)  (842 269)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 269)  (843 269)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 269)  (844 269)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 269)  (845 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 269)  (847 269)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (853 269)  (853 269)  LC_6 Logic Functioning bit
 (39 13)  (855 269)  (855 269)  LC_6 Logic Functioning bit
 (40 13)  (856 269)  (856 269)  LC_6 Logic Functioning bit
 (42 13)  (858 269)  (858 269)  LC_6 Logic Functioning bit
 (47 13)  (863 269)  (863 269)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (864 269)  (864 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (12 14)  (828 270)  (828 270)  routing T_16_16.sp4_v_t_40 <X> T_16_16.sp4_h_l_46
 (15 14)  (831 270)  (831 270)  routing T_16_16.sp4_h_l_16 <X> T_16_16.lc_trk_g3_5
 (16 14)  (832 270)  (832 270)  routing T_16_16.sp4_h_l_16 <X> T_16_16.lc_trk_g3_5
 (17 14)  (833 270)  (833 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (837 270)  (837 270)  routing T_16_16.rgt_op_7 <X> T_16_16.lc_trk_g3_7
 (22 14)  (838 270)  (838 270)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (840 270)  (840 270)  routing T_16_16.rgt_op_7 <X> T_16_16.lc_trk_g3_7
 (31 14)  (847 270)  (847 270)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 270)  (848 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 270)  (850 270)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 270)  (852 270)  LC_7 Logic Functioning bit
 (47 14)  (863 270)  (863 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (866 270)  (866 270)  Cascade bit: LH_LC07_inmux02_5

 (11 15)  (827 271)  (827 271)  routing T_16_16.sp4_v_t_40 <X> T_16_16.sp4_h_l_46
 (13 15)  (829 271)  (829 271)  routing T_16_16.sp4_v_t_40 <X> T_16_16.sp4_h_l_46
 (14 15)  (830 271)  (830 271)  routing T_16_16.sp4_r_v_b_44 <X> T_16_16.lc_trk_g3_4
 (17 15)  (833 271)  (833 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (834 271)  (834 271)  routing T_16_16.sp4_h_l_16 <X> T_16_16.lc_trk_g3_5
 (22 15)  (838 271)  (838 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 271)  (841 271)  routing T_16_16.sp4_r_v_b_46 <X> T_16_16.lc_trk_g3_6
 (26 15)  (842 271)  (842 271)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 271)  (844 271)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 271)  (845 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 271)  (847 271)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 271)  (853 271)  LC_7 Logic Functioning bit
 (46 15)  (862 271)  (862 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (867 271)  (867 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (868 271)  (868 271)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_17_16

 (5 0)  (879 256)  (879 256)  routing T_17_16.sp4_v_b_0 <X> T_17_16.sp4_h_r_0
 (22 0)  (896 256)  (896 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (900 256)  (900 256)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 256)  (903 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 256)  (905 256)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 256)  (906 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 256)  (907 256)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 256)  (910 256)  LC_0 Logic Functioning bit
 (38 0)  (912 256)  (912 256)  LC_0 Logic Functioning bit
 (41 0)  (915 256)  (915 256)  LC_0 Logic Functioning bit
 (43 0)  (917 256)  (917 256)  LC_0 Logic Functioning bit
 (46 0)  (920 256)  (920 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (877 257)  (877 257)  routing T_17_16.sp12_h_l_23 <X> T_17_16.sp12_v_b_0
 (6 1)  (880 257)  (880 257)  routing T_17_16.sp4_v_b_0 <X> T_17_16.sp4_h_r_0
 (22 1)  (896 257)  (896 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (899 257)  (899 257)  routing T_17_16.sp4_r_v_b_33 <X> T_17_16.lc_trk_g0_2
 (27 1)  (901 257)  (901 257)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 257)  (902 257)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 257)  (903 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 257)  (904 257)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 257)  (905 257)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (37 1)  (911 257)  (911 257)  LC_0 Logic Functioning bit
 (39 1)  (913 257)  (913 257)  LC_0 Logic Functioning bit
 (41 1)  (915 257)  (915 257)  LC_0 Logic Functioning bit
 (43 1)  (917 257)  (917 257)  LC_0 Logic Functioning bit
 (11 2)  (885 258)  (885 258)  routing T_17_16.sp4_h_l_44 <X> T_17_16.sp4_v_t_39
 (26 2)  (900 258)  (900 258)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 258)  (901 258)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 258)  (902 258)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 258)  (903 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 258)  (905 258)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 258)  (906 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 258)  (907 258)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 258)  (908 258)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (38 2)  (912 258)  (912 258)  LC_1 Logic Functioning bit
 (41 2)  (915 258)  (915 258)  LC_1 Logic Functioning bit
 (50 2)  (924 258)  (924 258)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (925 258)  (925 258)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (926 258)  (926 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (4 3)  (878 259)  (878 259)  routing T_17_16.sp4_v_b_7 <X> T_17_16.sp4_h_l_37
 (14 3)  (888 259)  (888 259)  routing T_17_16.sp4_r_v_b_28 <X> T_17_16.lc_trk_g0_4
 (17 3)  (891 259)  (891 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (896 259)  (896 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (897 259)  (897 259)  routing T_17_16.sp4_h_r_6 <X> T_17_16.lc_trk_g0_6
 (24 3)  (898 259)  (898 259)  routing T_17_16.sp4_h_r_6 <X> T_17_16.lc_trk_g0_6
 (25 3)  (899 259)  (899 259)  routing T_17_16.sp4_h_r_6 <X> T_17_16.lc_trk_g0_6
 (28 3)  (902 259)  (902 259)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 259)  (903 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 259)  (905 259)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (39 3)  (913 259)  (913 259)  LC_1 Logic Functioning bit
 (41 3)  (915 259)  (915 259)  LC_1 Logic Functioning bit
 (48 3)  (922 259)  (922 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (9 4)  (883 260)  (883 260)  routing T_17_16.sp4_h_l_36 <X> T_17_16.sp4_h_r_4
 (10 4)  (884 260)  (884 260)  routing T_17_16.sp4_h_l_36 <X> T_17_16.sp4_h_r_4
 (28 4)  (902 260)  (902 260)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 260)  (903 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 260)  (904 260)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 260)  (905 260)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 260)  (906 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 260)  (907 260)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (41 4)  (915 260)  (915 260)  LC_2 Logic Functioning bit
 (28 5)  (902 261)  (902 261)  routing T_17_16.lc_trk_g2_0 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 261)  (903 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 261)  (905 261)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 261)  (906 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (907 261)  (907 261)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.input_2_2
 (34 5)  (908 261)  (908 261)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.input_2_2
 (37 5)  (911 261)  (911 261)  LC_2 Logic Functioning bit
 (39 5)  (913 261)  (913 261)  LC_2 Logic Functioning bit
 (40 5)  (914 261)  (914 261)  LC_2 Logic Functioning bit
 (51 5)  (925 261)  (925 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (879 262)  (879 262)  routing T_17_16.sp4_v_t_44 <X> T_17_16.sp4_h_l_38
 (10 6)  (884 262)  (884 262)  routing T_17_16.sp4_v_b_11 <X> T_17_16.sp4_h_l_41
 (26 6)  (900 262)  (900 262)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 262)  (901 262)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 262)  (902 262)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 262)  (907 262)  routing T_17_16.lc_trk_g2_0 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 262)  (909 262)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.input_2_3
 (40 6)  (914 262)  (914 262)  LC_3 Logic Functioning bit
 (41 6)  (915 262)  (915 262)  LC_3 Logic Functioning bit
 (42 6)  (916 262)  (916 262)  LC_3 Logic Functioning bit
 (48 6)  (922 262)  (922 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (4 7)  (878 263)  (878 263)  routing T_17_16.sp4_v_t_44 <X> T_17_16.sp4_h_l_38
 (6 7)  (880 263)  (880 263)  routing T_17_16.sp4_v_t_44 <X> T_17_16.sp4_h_l_38
 (11 7)  (885 263)  (885 263)  routing T_17_16.sp4_h_r_5 <X> T_17_16.sp4_h_l_40
 (22 7)  (896 263)  (896 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (900 263)  (900 263)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 263)  (902 263)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 263)  (903 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 263)  (906 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (907 263)  (907 263)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.input_2_3
 (40 7)  (914 263)  (914 263)  LC_3 Logic Functioning bit
 (51 7)  (925 263)  (925 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (888 264)  (888 264)  routing T_17_16.wire_logic_cluster/lc_0/out <X> T_17_16.lc_trk_g2_0
 (28 8)  (902 264)  (902 264)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 264)  (903 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 264)  (904 264)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 264)  (905 264)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 264)  (906 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 264)  (907 264)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 264)  (910 264)  LC_4 Logic Functioning bit
 (38 8)  (912 264)  (912 264)  LC_4 Logic Functioning bit
 (43 8)  (917 264)  (917 264)  LC_4 Logic Functioning bit
 (51 8)  (925 264)  (925 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (3 9)  (877 265)  (877 265)  routing T_17_16.sp12_h_l_22 <X> T_17_16.sp12_v_b_1
 (17 9)  (891 265)  (891 265)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (896 265)  (896 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (899 265)  (899 265)  routing T_17_16.sp4_r_v_b_34 <X> T_17_16.lc_trk_g2_2
 (28 9)  (902 265)  (902 265)  routing T_17_16.lc_trk_g2_0 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 265)  (903 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 265)  (905 265)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 265)  (906 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (907 265)  (907 265)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.input_2_4
 (34 9)  (908 265)  (908 265)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.input_2_4
 (42 9)  (916 265)  (916 265)  LC_4 Logic Functioning bit
 (48 9)  (922 265)  (922 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (12 10)  (886 266)  (886 266)  routing T_17_16.sp4_v_t_45 <X> T_17_16.sp4_h_l_45
 (15 10)  (889 266)  (889 266)  routing T_17_16.sp4_h_l_16 <X> T_17_16.lc_trk_g2_5
 (16 10)  (890 266)  (890 266)  routing T_17_16.sp4_h_l_16 <X> T_17_16.lc_trk_g2_5
 (17 10)  (891 266)  (891 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (895 266)  (895 266)  routing T_17_16.rgt_op_7 <X> T_17_16.lc_trk_g2_7
 (22 10)  (896 266)  (896 266)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (898 266)  (898 266)  routing T_17_16.rgt_op_7 <X> T_17_16.lc_trk_g2_7
 (26 10)  (900 266)  (900 266)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 266)  (903 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 266)  (904 266)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 266)  (906 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 266)  (907 266)  routing T_17_16.lc_trk_g2_0 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 266)  (910 266)  LC_5 Logic Functioning bit
 (38 10)  (912 266)  (912 266)  LC_5 Logic Functioning bit
 (41 10)  (915 266)  (915 266)  LC_5 Logic Functioning bit
 (43 10)  (917 266)  (917 266)  LC_5 Logic Functioning bit
 (48 10)  (922 266)  (922 266)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (4 11)  (878 267)  (878 267)  routing T_17_16.sp4_v_b_1 <X> T_17_16.sp4_h_l_43
 (11 11)  (885 267)  (885 267)  routing T_17_16.sp4_v_t_45 <X> T_17_16.sp4_h_l_45
 (18 11)  (892 267)  (892 267)  routing T_17_16.sp4_h_l_16 <X> T_17_16.lc_trk_g2_5
 (22 11)  (896 267)  (896 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (897 267)  (897 267)  routing T_17_16.sp4_h_r_30 <X> T_17_16.lc_trk_g2_6
 (24 11)  (898 267)  (898 267)  routing T_17_16.sp4_h_r_30 <X> T_17_16.lc_trk_g2_6
 (25 11)  (899 267)  (899 267)  routing T_17_16.sp4_h_r_30 <X> T_17_16.lc_trk_g2_6
 (26 11)  (900 267)  (900 267)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 267)  (901 267)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 267)  (903 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 267)  (904 267)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (37 11)  (911 267)  (911 267)  LC_5 Logic Functioning bit
 (39 11)  (913 267)  (913 267)  LC_5 Logic Functioning bit
 (41 11)  (915 267)  (915 267)  LC_5 Logic Functioning bit
 (43 11)  (917 267)  (917 267)  LC_5 Logic Functioning bit
 (6 12)  (880 268)  (880 268)  routing T_17_16.sp4_v_t_43 <X> T_17_16.sp4_v_b_9
 (8 12)  (882 268)  (882 268)  routing T_17_16.sp4_h_l_47 <X> T_17_16.sp4_h_r_10
 (17 12)  (891 268)  (891 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (27 12)  (901 268)  (901 268)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 268)  (902 268)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 268)  (903 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 268)  (907 268)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 268)  (908 268)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 268)  (909 268)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.input_2_6
 (39 12)  (913 268)  (913 268)  LC_6 Logic Functioning bit
 (47 12)  (921 268)  (921 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (5 13)  (879 269)  (879 269)  routing T_17_16.sp4_v_t_43 <X> T_17_16.sp4_v_b_9
 (8 13)  (882 269)  (882 269)  routing T_17_16.sp4_h_l_47 <X> T_17_16.sp4_v_b_10
 (9 13)  (883 269)  (883 269)  routing T_17_16.sp4_h_l_47 <X> T_17_16.sp4_v_b_10
 (14 13)  (888 269)  (888 269)  routing T_17_16.tnl_op_0 <X> T_17_16.lc_trk_g3_0
 (15 13)  (889 269)  (889 269)  routing T_17_16.tnl_op_0 <X> T_17_16.lc_trk_g3_0
 (17 13)  (891 269)  (891 269)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (892 269)  (892 269)  routing T_17_16.sp4_r_v_b_41 <X> T_17_16.lc_trk_g3_1
 (22 13)  (896 269)  (896 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (897 269)  (897 269)  routing T_17_16.sp4_h_l_15 <X> T_17_16.lc_trk_g3_2
 (24 13)  (898 269)  (898 269)  routing T_17_16.sp4_h_l_15 <X> T_17_16.lc_trk_g3_2
 (25 13)  (899 269)  (899 269)  routing T_17_16.sp4_h_l_15 <X> T_17_16.lc_trk_g3_2
 (26 13)  (900 269)  (900 269)  routing T_17_16.lc_trk_g0_2 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 269)  (903 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 269)  (904 269)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 269)  (906 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (907 269)  (907 269)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.input_2_6
 (35 13)  (909 269)  (909 269)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.input_2_6
 (48 13)  (922 269)  (922 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (12 14)  (886 270)  (886 270)  routing T_17_16.sp4_v_t_40 <X> T_17_16.sp4_h_l_46
 (15 14)  (889 270)  (889 270)  routing T_17_16.sp4_h_l_24 <X> T_17_16.lc_trk_g3_5
 (16 14)  (890 270)  (890 270)  routing T_17_16.sp4_h_l_24 <X> T_17_16.lc_trk_g3_5
 (17 14)  (891 270)  (891 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (892 270)  (892 270)  routing T_17_16.sp4_h_l_24 <X> T_17_16.lc_trk_g3_5
 (21 14)  (895 270)  (895 270)  routing T_17_16.rgt_op_7 <X> T_17_16.lc_trk_g3_7
 (22 14)  (896 270)  (896 270)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (898 270)  (898 270)  routing T_17_16.rgt_op_7 <X> T_17_16.lc_trk_g3_7
 (28 14)  (902 270)  (902 270)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 270)  (903 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 270)  (905 270)  routing T_17_16.lc_trk_g0_4 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 270)  (906 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (42 14)  (916 270)  (916 270)  LC_7 Logic Functioning bit
 (50 14)  (924 270)  (924 270)  Cascade bit: LH_LC07_inmux02_5

 (11 15)  (885 271)  (885 271)  routing T_17_16.sp4_v_t_40 <X> T_17_16.sp4_h_l_46
 (13 15)  (887 271)  (887 271)  routing T_17_16.sp4_v_t_40 <X> T_17_16.sp4_h_l_46
 (30 15)  (904 271)  (904 271)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (42 15)  (916 271)  (916 271)  LC_7 Logic Functioning bit
 (48 15)  (922 271)  (922 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_18_16

 (6 0)  (934 256)  (934 256)  routing T_18_16.sp4_v_t_44 <X> T_18_16.sp4_v_b_0
 (11 0)  (939 256)  (939 256)  routing T_18_16.sp4_h_l_45 <X> T_18_16.sp4_v_b_2
 (12 0)  (940 256)  (940 256)  routing T_18_16.sp4_v_b_8 <X> T_18_16.sp4_h_r_2
 (13 0)  (941 256)  (941 256)  routing T_18_16.sp4_h_l_45 <X> T_18_16.sp4_v_b_2
 (14 0)  (942 256)  (942 256)  routing T_18_16.wire_logic_cluster/lc_0/out <X> T_18_16.lc_trk_g0_0
 (21 0)  (949 256)  (949 256)  routing T_18_16.wire_logic_cluster/lc_3/out <X> T_18_16.lc_trk_g0_3
 (22 0)  (950 256)  (950 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (957 256)  (957 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 256)  (958 256)  routing T_18_16.lc_trk_g0_7 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 256)  (960 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 256)  (961 256)  routing T_18_16.lc_trk_g2_1 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (38 0)  (966 256)  (966 256)  LC_0 Logic Functioning bit
 (45 0)  (973 256)  (973 256)  LC_0 Logic Functioning bit
 (3 1)  (931 257)  (931 257)  routing T_18_16.sp12_h_l_23 <X> T_18_16.sp12_v_b_0
 (5 1)  (933 257)  (933 257)  routing T_18_16.sp4_v_t_44 <X> T_18_16.sp4_v_b_0
 (8 1)  (936 257)  (936 257)  routing T_18_16.sp4_h_l_36 <X> T_18_16.sp4_v_b_1
 (9 1)  (937 257)  (937 257)  routing T_18_16.sp4_h_l_36 <X> T_18_16.sp4_v_b_1
 (11 1)  (939 257)  (939 257)  routing T_18_16.sp4_v_b_8 <X> T_18_16.sp4_h_r_2
 (12 1)  (940 257)  (940 257)  routing T_18_16.sp4_h_l_45 <X> T_18_16.sp4_v_b_2
 (13 1)  (941 257)  (941 257)  routing T_18_16.sp4_v_b_8 <X> T_18_16.sp4_h_r_2
 (17 1)  (945 257)  (945 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (957 257)  (957 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 257)  (958 257)  routing T_18_16.lc_trk_g0_7 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 257)  (960 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (962 257)  (962 257)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.input_2_0
 (35 1)  (963 257)  (963 257)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.input_2_0
 (37 1)  (965 257)  (965 257)  LC_0 Logic Functioning bit
 (38 1)  (966 257)  (966 257)  LC_0 Logic Functioning bit
 (39 1)  (967 257)  (967 257)  LC_0 Logic Functioning bit
 (40 1)  (968 257)  (968 257)  LC_0 Logic Functioning bit
 (42 1)  (970 257)  (970 257)  LC_0 Logic Functioning bit
 (45 1)  (973 257)  (973 257)  LC_0 Logic Functioning bit
 (53 1)  (981 257)  (981 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (929 258)  (929 258)  routing T_18_16.glb_netwk_5 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (933 258)  (933 258)  routing T_18_16.sp4_v_t_37 <X> T_18_16.sp4_h_l_37
 (10 2)  (938 258)  (938 258)  routing T_18_16.sp4_v_b_8 <X> T_18_16.sp4_h_l_36
 (12 2)  (940 258)  (940 258)  routing T_18_16.sp4_v_t_39 <X> T_18_16.sp4_h_l_39
 (15 2)  (943 258)  (943 258)  routing T_18_16.sp4_h_r_5 <X> T_18_16.lc_trk_g0_5
 (16 2)  (944 258)  (944 258)  routing T_18_16.sp4_h_r_5 <X> T_18_16.lc_trk_g0_5
 (17 2)  (945 258)  (945 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (949 258)  (949 258)  routing T_18_16.sp4_h_l_2 <X> T_18_16.lc_trk_g0_7
 (22 2)  (950 258)  (950 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (951 258)  (951 258)  routing T_18_16.sp4_h_l_2 <X> T_18_16.lc_trk_g0_7
 (24 2)  (952 258)  (952 258)  routing T_18_16.sp4_h_l_2 <X> T_18_16.lc_trk_g0_7
 (26 2)  (954 258)  (954 258)  routing T_18_16.lc_trk_g2_5 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 258)  (957 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 258)  (959 258)  routing T_18_16.lc_trk_g0_4 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 258)  (960 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (968 258)  (968 258)  LC_1 Logic Functioning bit
 (42 2)  (970 258)  (970 258)  LC_1 Logic Functioning bit
 (0 3)  (928 259)  (928 259)  routing T_18_16.glb_netwk_5 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (6 3)  (934 259)  (934 259)  routing T_18_16.sp4_v_t_37 <X> T_18_16.sp4_h_l_37
 (11 3)  (939 259)  (939 259)  routing T_18_16.sp4_v_t_39 <X> T_18_16.sp4_h_l_39
 (14 3)  (942 259)  (942 259)  routing T_18_16.sp4_r_v_b_28 <X> T_18_16.lc_trk_g0_4
 (17 3)  (945 259)  (945 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (946 259)  (946 259)  routing T_18_16.sp4_h_r_5 <X> T_18_16.lc_trk_g0_5
 (28 3)  (956 259)  (956 259)  routing T_18_16.lc_trk_g2_5 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 259)  (957 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (15 4)  (943 260)  (943 260)  routing T_18_16.sp4_h_r_9 <X> T_18_16.lc_trk_g1_1
 (16 4)  (944 260)  (944 260)  routing T_18_16.sp4_h_r_9 <X> T_18_16.lc_trk_g1_1
 (17 4)  (945 260)  (945 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (946 260)  (946 260)  routing T_18_16.sp4_h_r_9 <X> T_18_16.lc_trk_g1_1
 (22 4)  (950 260)  (950 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (951 260)  (951 260)  routing T_18_16.sp4_h_r_3 <X> T_18_16.lc_trk_g1_3
 (24 4)  (952 260)  (952 260)  routing T_18_16.sp4_h_r_3 <X> T_18_16.lc_trk_g1_3
 (26 4)  (954 260)  (954 260)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (956 260)  (956 260)  routing T_18_16.lc_trk_g2_1 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 260)  (957 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 260)  (959 260)  routing T_18_16.lc_trk_g0_5 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 260)  (960 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (39 4)  (967 260)  (967 260)  LC_2 Logic Functioning bit
 (40 4)  (968 260)  (968 260)  LC_2 Logic Functioning bit
 (50 4)  (978 260)  (978 260)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (949 261)  (949 261)  routing T_18_16.sp4_h_r_3 <X> T_18_16.lc_trk_g1_3
 (27 5)  (955 261)  (955 261)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 261)  (956 261)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 261)  (957 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (39 5)  (967 261)  (967 261)  LC_2 Logic Functioning bit
 (40 5)  (968 261)  (968 261)  LC_2 Logic Functioning bit
 (41 5)  (969 261)  (969 261)  LC_2 Logic Functioning bit
 (43 5)  (971 261)  (971 261)  LC_2 Logic Functioning bit
 (51 5)  (979 261)  (979 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (933 262)  (933 262)  routing T_18_16.sp4_v_t_38 <X> T_18_16.sp4_h_l_38
 (12 6)  (940 262)  (940 262)  routing T_18_16.sp4_v_t_46 <X> T_18_16.sp4_h_l_40
 (17 6)  (945 262)  (945 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 262)  (946 262)  routing T_18_16.wire_logic_cluster/lc_5/out <X> T_18_16.lc_trk_g1_5
 (26 6)  (954 262)  (954 262)  routing T_18_16.lc_trk_g0_7 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 262)  (955 262)  routing T_18_16.lc_trk_g1_1 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 262)  (957 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 262)  (960 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 262)  (962 262)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (41 6)  (969 262)  (969 262)  LC_3 Logic Functioning bit
 (42 6)  (970 262)  (970 262)  LC_3 Logic Functioning bit
 (43 6)  (971 262)  (971 262)  LC_3 Logic Functioning bit
 (45 6)  (973 262)  (973 262)  LC_3 Logic Functioning bit
 (6 7)  (934 263)  (934 263)  routing T_18_16.sp4_v_t_38 <X> T_18_16.sp4_h_l_38
 (11 7)  (939 263)  (939 263)  routing T_18_16.sp4_v_t_46 <X> T_18_16.sp4_h_l_40
 (13 7)  (941 263)  (941 263)  routing T_18_16.sp4_v_t_46 <X> T_18_16.sp4_h_l_40
 (14 7)  (942 263)  (942 263)  routing T_18_16.sp4_h_r_4 <X> T_18_16.lc_trk_g1_4
 (15 7)  (943 263)  (943 263)  routing T_18_16.sp4_h_r_4 <X> T_18_16.lc_trk_g1_4
 (16 7)  (944 263)  (944 263)  routing T_18_16.sp4_h_r_4 <X> T_18_16.lc_trk_g1_4
 (17 7)  (945 263)  (945 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (26 7)  (954 263)  (954 263)  routing T_18_16.lc_trk_g0_7 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 263)  (957 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 263)  (959 263)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 263)  (960 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (963 263)  (963 263)  routing T_18_16.lc_trk_g0_3 <X> T_18_16.input_2_3
 (41 7)  (969 263)  (969 263)  LC_3 Logic Functioning bit
 (43 7)  (971 263)  (971 263)  LC_3 Logic Functioning bit
 (45 7)  (973 263)  (973 263)  LC_3 Logic Functioning bit
 (51 7)  (979 263)  (979 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (943 264)  (943 264)  routing T_18_16.sp4_h_r_41 <X> T_18_16.lc_trk_g2_1
 (16 8)  (944 264)  (944 264)  routing T_18_16.sp4_h_r_41 <X> T_18_16.lc_trk_g2_1
 (17 8)  (945 264)  (945 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (946 264)  (946 264)  routing T_18_16.sp4_h_r_41 <X> T_18_16.lc_trk_g2_1
 (29 8)  (957 264)  (957 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 264)  (958 264)  routing T_18_16.lc_trk_g0_7 <X> T_18_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 264)  (960 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (45 8)  (973 264)  (973 264)  LC_4 Logic Functioning bit
 (52 8)  (980 264)  (980 264)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (4 9)  (932 265)  (932 265)  routing T_18_16.sp4_h_l_47 <X> T_18_16.sp4_h_r_6
 (6 9)  (934 265)  (934 265)  routing T_18_16.sp4_h_l_47 <X> T_18_16.sp4_h_r_6
 (8 9)  (936 265)  (936 265)  routing T_18_16.sp4_h_r_7 <X> T_18_16.sp4_v_b_7
 (14 9)  (942 265)  (942 265)  routing T_18_16.sp4_h_r_24 <X> T_18_16.lc_trk_g2_0
 (15 9)  (943 265)  (943 265)  routing T_18_16.sp4_h_r_24 <X> T_18_16.lc_trk_g2_0
 (16 9)  (944 265)  (944 265)  routing T_18_16.sp4_h_r_24 <X> T_18_16.lc_trk_g2_0
 (17 9)  (945 265)  (945 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (946 265)  (946 265)  routing T_18_16.sp4_h_r_41 <X> T_18_16.lc_trk_g2_1
 (22 9)  (950 265)  (950 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (951 265)  (951 265)  routing T_18_16.sp4_h_l_15 <X> T_18_16.lc_trk_g2_2
 (24 9)  (952 265)  (952 265)  routing T_18_16.sp4_h_l_15 <X> T_18_16.lc_trk_g2_2
 (25 9)  (953 265)  (953 265)  routing T_18_16.sp4_h_l_15 <X> T_18_16.lc_trk_g2_2
 (26 9)  (954 265)  (954 265)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 265)  (955 265)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 265)  (957 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 265)  (958 265)  routing T_18_16.lc_trk_g0_7 <X> T_18_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 265)  (959 265)  routing T_18_16.lc_trk_g0_3 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 265)  (964 265)  LC_4 Logic Functioning bit
 (38 9)  (966 265)  (966 265)  LC_4 Logic Functioning bit
 (45 9)  (973 265)  (973 265)  LC_4 Logic Functioning bit
 (5 10)  (933 266)  (933 266)  routing T_18_16.sp4_v_t_43 <X> T_18_16.sp4_h_l_43
 (15 10)  (943 266)  (943 266)  routing T_18_16.sp4_h_r_45 <X> T_18_16.lc_trk_g2_5
 (16 10)  (944 266)  (944 266)  routing T_18_16.sp4_h_r_45 <X> T_18_16.lc_trk_g2_5
 (17 10)  (945 266)  (945 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (946 266)  (946 266)  routing T_18_16.sp4_h_r_45 <X> T_18_16.lc_trk_g2_5
 (27 10)  (955 266)  (955 266)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 266)  (957 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 266)  (960 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 266)  (961 266)  routing T_18_16.lc_trk_g2_2 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (965 266)  (965 266)  LC_5 Logic Functioning bit
 (39 10)  (967 266)  (967 266)  LC_5 Logic Functioning bit
 (45 10)  (973 266)  (973 266)  LC_5 Logic Functioning bit
 (51 10)  (979 266)  (979 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (6 11)  (934 267)  (934 267)  routing T_18_16.sp4_v_t_43 <X> T_18_16.sp4_h_l_43
 (8 11)  (936 267)  (936 267)  routing T_18_16.sp4_h_l_42 <X> T_18_16.sp4_v_t_42
 (18 11)  (946 267)  (946 267)  routing T_18_16.sp4_h_r_45 <X> T_18_16.lc_trk_g2_5
 (30 11)  (958 267)  (958 267)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 267)  (959 267)  routing T_18_16.lc_trk_g2_2 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (37 11)  (965 267)  (965 267)  LC_5 Logic Functioning bit
 (39 11)  (967 267)  (967 267)  LC_5 Logic Functioning bit
 (45 11)  (973 267)  (973 267)  LC_5 Logic Functioning bit
 (47 11)  (975 267)  (975 267)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (9 12)  (937 268)  (937 268)  routing T_18_16.sp4_h_l_42 <X> T_18_16.sp4_h_r_10
 (10 12)  (938 268)  (938 268)  routing T_18_16.sp4_h_l_42 <X> T_18_16.sp4_h_r_10
 (12 12)  (940 268)  (940 268)  routing T_18_16.sp4_v_b_5 <X> T_18_16.sp4_h_r_11
 (13 12)  (941 268)  (941 268)  routing T_18_16.sp4_h_l_46 <X> T_18_16.sp4_v_b_11
 (21 12)  (949 268)  (949 268)  routing T_18_16.bnl_op_3 <X> T_18_16.lc_trk_g3_3
 (22 12)  (950 268)  (950 268)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (29 12)  (957 268)  (957 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 268)  (959 268)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 268)  (960 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 268)  (962 268)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 268)  (963 268)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.input_2_6
 (40 12)  (968 268)  (968 268)  LC_6 Logic Functioning bit
 (48 12)  (976 268)  (976 268)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (8 13)  (936 269)  (936 269)  routing T_18_16.sp4_h_l_47 <X> T_18_16.sp4_v_b_10
 (9 13)  (937 269)  (937 269)  routing T_18_16.sp4_h_l_47 <X> T_18_16.sp4_v_b_10
 (11 13)  (939 269)  (939 269)  routing T_18_16.sp4_v_b_5 <X> T_18_16.sp4_h_r_11
 (12 13)  (940 269)  (940 269)  routing T_18_16.sp4_h_l_46 <X> T_18_16.sp4_v_b_11
 (13 13)  (941 269)  (941 269)  routing T_18_16.sp4_v_b_5 <X> T_18_16.sp4_h_r_11
 (21 13)  (949 269)  (949 269)  routing T_18_16.bnl_op_3 <X> T_18_16.lc_trk_g3_3
 (26 13)  (954 269)  (954 269)  routing T_18_16.lc_trk_g2_2 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 269)  (956 269)  routing T_18_16.lc_trk_g2_2 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 269)  (957 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 269)  (958 269)  routing T_18_16.lc_trk_g0_3 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (960 269)  (960 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (962 269)  (962 269)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.input_2_6
 (52 13)  (980 269)  (980 269)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (928 270)  (928 270)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 270)  (929 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 270)  (942 270)  routing T_18_16.wire_logic_cluster/lc_4/out <X> T_18_16.lc_trk_g3_4
 (16 14)  (944 270)  (944 270)  routing T_18_16.sp12_v_t_10 <X> T_18_16.lc_trk_g3_5
 (17 14)  (945 270)  (945 270)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (26 14)  (954 270)  (954 270)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (956 270)  (956 270)  routing T_18_16.lc_trk_g2_0 <X> T_18_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 270)  (957 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 270)  (960 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 270)  (961 270)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 270)  (962 270)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_7/in_3
 (37 14)  (965 270)  (965 270)  LC_7 Logic Functioning bit
 (46 14)  (974 270)  (974 270)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (48 14)  (976 270)  (976 270)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (978 270)  (978 270)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (979 270)  (979 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (980 270)  (980 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (928 271)  (928 271)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (4 15)  (932 271)  (932 271)  routing T_18_16.sp4_h_r_1 <X> T_18_16.sp4_h_l_44
 (6 15)  (934 271)  (934 271)  routing T_18_16.sp4_h_r_1 <X> T_18_16.sp4_h_l_44
 (17 15)  (945 271)  (945 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (955 271)  (955 271)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 271)  (956 271)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 271)  (957 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 271)  (959 271)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_7/in_3


LogicTile_19_16

 (5 0)  (987 256)  (987 256)  routing T_19_16.sp4_h_l_44 <X> T_19_16.sp4_h_r_0
 (11 0)  (993 256)  (993 256)  routing T_19_16.sp4_h_r_9 <X> T_19_16.sp4_v_b_2
 (26 0)  (1008 256)  (1008 256)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (31 0)  (1013 256)  (1013 256)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 256)  (1014 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 256)  (1015 256)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (1019 256)  (1019 256)  LC_0 Logic Functioning bit
 (39 0)  (1021 256)  (1021 256)  LC_0 Logic Functioning bit
 (45 0)  (1027 256)  (1027 256)  LC_0 Logic Functioning bit
 (3 1)  (985 257)  (985 257)  routing T_19_16.sp12_h_l_23 <X> T_19_16.sp12_v_b_0
 (4 1)  (986 257)  (986 257)  routing T_19_16.sp4_h_l_44 <X> T_19_16.sp4_h_r_0
 (10 1)  (992 257)  (992 257)  routing T_19_16.sp4_h_r_8 <X> T_19_16.sp4_v_b_1
 (26 1)  (1008 257)  (1008 257)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 257)  (1009 257)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 257)  (1011 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 257)  (1013 257)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 257)  (1018 257)  LC_0 Logic Functioning bit
 (38 1)  (1020 257)  (1020 257)  LC_0 Logic Functioning bit
 (45 1)  (1027 257)  (1027 257)  LC_0 Logic Functioning bit
 (48 1)  (1030 257)  (1030 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (983 258)  (983 258)  routing T_19_16.glb_netwk_5 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (994 258)  (994 258)  routing T_19_16.sp4_v_t_39 <X> T_19_16.sp4_h_l_39
 (21 2)  (1003 258)  (1003 258)  routing T_19_16.sp4_h_l_10 <X> T_19_16.lc_trk_g0_7
 (22 2)  (1004 258)  (1004 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1005 258)  (1005 258)  routing T_19_16.sp4_h_l_10 <X> T_19_16.lc_trk_g0_7
 (24 2)  (1006 258)  (1006 258)  routing T_19_16.sp4_h_l_10 <X> T_19_16.lc_trk_g0_7
 (31 2)  (1013 258)  (1013 258)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 258)  (1014 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 258)  (1016 258)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (41 2)  (1023 258)  (1023 258)  LC_1 Logic Functioning bit
 (43 2)  (1025 258)  (1025 258)  LC_1 Logic Functioning bit
 (45 2)  (1027 258)  (1027 258)  LC_1 Logic Functioning bit
 (46 2)  (1028 258)  (1028 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (982 259)  (982 259)  routing T_19_16.glb_netwk_5 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (11 3)  (993 259)  (993 259)  routing T_19_16.sp4_v_t_39 <X> T_19_16.sp4_h_l_39
 (14 3)  (996 259)  (996 259)  routing T_19_16.sp4_r_v_b_28 <X> T_19_16.lc_trk_g0_4
 (17 3)  (999 259)  (999 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (1003 259)  (1003 259)  routing T_19_16.sp4_h_l_10 <X> T_19_16.lc_trk_g0_7
 (27 3)  (1009 259)  (1009 259)  routing T_19_16.lc_trk_g3_0 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 259)  (1010 259)  routing T_19_16.lc_trk_g3_0 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 259)  (1011 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 259)  (1013 259)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (40 3)  (1022 259)  (1022 259)  LC_1 Logic Functioning bit
 (42 3)  (1024 259)  (1024 259)  LC_1 Logic Functioning bit
 (45 3)  (1027 259)  (1027 259)  LC_1 Logic Functioning bit
 (1 4)  (983 260)  (983 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (5 4)  (987 260)  (987 260)  routing T_19_16.sp4_v_b_3 <X> T_19_16.sp4_h_r_3
 (9 4)  (991 260)  (991 260)  routing T_19_16.sp4_h_l_36 <X> T_19_16.sp4_h_r_4
 (10 4)  (992 260)  (992 260)  routing T_19_16.sp4_h_l_36 <X> T_19_16.sp4_h_r_4
 (19 4)  (1001 260)  (1001 260)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (26 4)  (1008 260)  (1008 260)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (32 4)  (1014 260)  (1014 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 260)  (1015 260)  routing T_19_16.lc_trk_g2_3 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 260)  (1019 260)  LC_2 Logic Functioning bit
 (39 4)  (1021 260)  (1021 260)  LC_2 Logic Functioning bit
 (45 4)  (1027 260)  (1027 260)  LC_2 Logic Functioning bit
 (47 4)  (1029 260)  (1029 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (6 5)  (988 261)  (988 261)  routing T_19_16.sp4_v_b_3 <X> T_19_16.sp4_h_r_3
 (26 5)  (1008 261)  (1008 261)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 261)  (1009 261)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 261)  (1011 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 261)  (1013 261)  routing T_19_16.lc_trk_g2_3 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 261)  (1018 261)  LC_2 Logic Functioning bit
 (38 5)  (1020 261)  (1020 261)  LC_2 Logic Functioning bit
 (45 5)  (1027 261)  (1027 261)  LC_2 Logic Functioning bit
 (47 5)  (1029 261)  (1029 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (9 6)  (991 262)  (991 262)  routing T_19_16.sp4_h_r_1 <X> T_19_16.sp4_h_l_41
 (10 6)  (992 262)  (992 262)  routing T_19_16.sp4_h_r_1 <X> T_19_16.sp4_h_l_41
 (12 6)  (994 262)  (994 262)  routing T_19_16.sp4_v_t_40 <X> T_19_16.sp4_h_l_40
 (22 6)  (1004 262)  (1004 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1005 262)  (1005 262)  routing T_19_16.sp4_v_b_23 <X> T_19_16.lc_trk_g1_7
 (24 6)  (1006 262)  (1006 262)  routing T_19_16.sp4_v_b_23 <X> T_19_16.lc_trk_g1_7
 (26 6)  (1008 262)  (1008 262)  routing T_19_16.lc_trk_g1_4 <X> T_19_16.wire_logic_cluster/lc_3/in_0
 (31 6)  (1013 262)  (1013 262)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 262)  (1014 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 262)  (1016 262)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (41 6)  (1023 262)  (1023 262)  LC_3 Logic Functioning bit
 (43 6)  (1025 262)  (1025 262)  LC_3 Logic Functioning bit
 (45 6)  (1027 262)  (1027 262)  LC_3 Logic Functioning bit
 (48 6)  (1030 262)  (1030 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (11 7)  (993 263)  (993 263)  routing T_19_16.sp4_v_t_40 <X> T_19_16.sp4_h_l_40
 (15 7)  (997 263)  (997 263)  routing T_19_16.sp4_v_t_9 <X> T_19_16.lc_trk_g1_4
 (16 7)  (998 263)  (998 263)  routing T_19_16.sp4_v_t_9 <X> T_19_16.lc_trk_g1_4
 (17 7)  (999 263)  (999 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (27 7)  (1009 263)  (1009 263)  routing T_19_16.lc_trk_g1_4 <X> T_19_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 263)  (1011 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 263)  (1013 263)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (40 7)  (1022 263)  (1022 263)  LC_3 Logic Functioning bit
 (42 7)  (1024 263)  (1024 263)  LC_3 Logic Functioning bit
 (45 7)  (1027 263)  (1027 263)  LC_3 Logic Functioning bit
 (21 8)  (1003 264)  (1003 264)  routing T_19_16.sp4_v_t_22 <X> T_19_16.lc_trk_g2_3
 (22 8)  (1004 264)  (1004 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1005 264)  (1005 264)  routing T_19_16.sp4_v_t_22 <X> T_19_16.lc_trk_g2_3
 (26 8)  (1008 264)  (1008 264)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_4/in_0
 (31 8)  (1013 264)  (1013 264)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 264)  (1014 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 264)  (1015 264)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 264)  (1016 264)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 264)  (1019 264)  LC_4 Logic Functioning bit
 (39 8)  (1021 264)  (1021 264)  LC_4 Logic Functioning bit
 (45 8)  (1027 264)  (1027 264)  LC_4 Logic Functioning bit
 (52 8)  (1034 264)  (1034 264)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (8 9)  (990 265)  (990 265)  routing T_19_16.sp4_h_l_36 <X> T_19_16.sp4_v_b_7
 (9 9)  (991 265)  (991 265)  routing T_19_16.sp4_h_l_36 <X> T_19_16.sp4_v_b_7
 (10 9)  (992 265)  (992 265)  routing T_19_16.sp4_h_l_36 <X> T_19_16.sp4_v_b_7
 (21 9)  (1003 265)  (1003 265)  routing T_19_16.sp4_v_t_22 <X> T_19_16.lc_trk_g2_3
 (26 9)  (1008 265)  (1008 265)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 265)  (1009 265)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 265)  (1011 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 265)  (1013 265)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 265)  (1018 265)  LC_4 Logic Functioning bit
 (38 9)  (1020 265)  (1020 265)  LC_4 Logic Functioning bit
 (45 9)  (1027 265)  (1027 265)  LC_4 Logic Functioning bit
 (5 10)  (987 266)  (987 266)  routing T_19_16.sp4_v_t_37 <X> T_19_16.sp4_h_l_43
 (6 10)  (988 266)  (988 266)  routing T_19_16.sp4_h_l_36 <X> T_19_16.sp4_v_t_43
 (21 10)  (1003 266)  (1003 266)  routing T_19_16.sp4_v_t_18 <X> T_19_16.lc_trk_g2_7
 (22 10)  (1004 266)  (1004 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1005 266)  (1005 266)  routing T_19_16.sp4_v_t_18 <X> T_19_16.lc_trk_g2_7
 (27 10)  (1009 266)  (1009 266)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 266)  (1011 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 266)  (1012 266)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 266)  (1013 266)  routing T_19_16.lc_trk_g0_4 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 266)  (1014 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 266)  (1019 266)  LC_5 Logic Functioning bit
 (39 10)  (1021 266)  (1021 266)  LC_5 Logic Functioning bit
 (45 10)  (1027 266)  (1027 266)  LC_5 Logic Functioning bit
 (4 11)  (986 267)  (986 267)  routing T_19_16.sp4_v_t_37 <X> T_19_16.sp4_h_l_43
 (6 11)  (988 267)  (988 267)  routing T_19_16.sp4_v_t_37 <X> T_19_16.sp4_h_l_43
 (8 11)  (990 267)  (990 267)  routing T_19_16.sp4_h_l_42 <X> T_19_16.sp4_v_t_42
 (11 11)  (993 267)  (993 267)  routing T_19_16.sp4_h_r_8 <X> T_19_16.sp4_h_l_45
 (30 11)  (1012 267)  (1012 267)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (37 11)  (1019 267)  (1019 267)  LC_5 Logic Functioning bit
 (39 11)  (1021 267)  (1021 267)  LC_5 Logic Functioning bit
 (45 11)  (1027 267)  (1027 267)  LC_5 Logic Functioning bit
 (48 11)  (1030 267)  (1030 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (1034 267)  (1034 267)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (8 12)  (990 268)  (990 268)  routing T_19_16.sp4_v_b_4 <X> T_19_16.sp4_h_r_10
 (9 12)  (991 268)  (991 268)  routing T_19_16.sp4_v_b_4 <X> T_19_16.sp4_h_r_10
 (10 12)  (992 268)  (992 268)  routing T_19_16.sp4_v_b_4 <X> T_19_16.sp4_h_r_10
 (22 12)  (1004 268)  (1004 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1005 268)  (1005 268)  routing T_19_16.sp12_v_b_11 <X> T_19_16.lc_trk_g3_3
 (26 12)  (1008 268)  (1008 268)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (31 12)  (1013 268)  (1013 268)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 268)  (1014 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (1019 268)  (1019 268)  LC_6 Logic Functioning bit
 (39 12)  (1021 268)  (1021 268)  LC_6 Logic Functioning bit
 (45 12)  (1027 268)  (1027 268)  LC_6 Logic Functioning bit
 (17 13)  (999 269)  (999 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (1008 269)  (1008 269)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 269)  (1009 269)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 269)  (1011 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 269)  (1013 269)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 269)  (1018 269)  LC_6 Logic Functioning bit
 (38 13)  (1020 269)  (1020 269)  LC_6 Logic Functioning bit
 (45 13)  (1027 269)  (1027 269)  LC_6 Logic Functioning bit
 (46 13)  (1028 269)  (1028 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (982 270)  (982 270)  routing T_19_16.glb_netwk_4 <X> T_19_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 270)  (983 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (1009 270)  (1009 270)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 270)  (1010 270)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 270)  (1011 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 270)  (1013 270)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 270)  (1014 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 270)  (1016 270)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (41 14)  (1023 270)  (1023 270)  LC_7 Logic Functioning bit
 (43 14)  (1025 270)  (1025 270)  LC_7 Logic Functioning bit
 (45 14)  (1027 270)  (1027 270)  LC_7 Logic Functioning bit
 (22 15)  (1004 271)  (1004 271)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (1005 271)  (1005 271)  routing T_19_16.sp12_v_t_21 <X> T_19_16.lc_trk_g3_6
 (25 15)  (1007 271)  (1007 271)  routing T_19_16.sp12_v_t_21 <X> T_19_16.lc_trk_g3_6
 (30 15)  (1012 271)  (1012 271)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 271)  (1013 271)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (41 15)  (1023 271)  (1023 271)  LC_7 Logic Functioning bit
 (43 15)  (1025 271)  (1025 271)  LC_7 Logic Functioning bit
 (45 15)  (1027 271)  (1027 271)  LC_7 Logic Functioning bit
 (48 15)  (1030 271)  (1030 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_20_16

 (3 0)  (1039 256)  (1039 256)  routing T_20_16.sp12_v_t_23 <X> T_20_16.sp12_v_b_0
 (22 0)  (1058 256)  (1058 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1059 256)  (1059 256)  routing T_20_16.sp4_h_r_3 <X> T_20_16.lc_trk_g0_3
 (24 0)  (1060 256)  (1060 256)  routing T_20_16.sp4_h_r_3 <X> T_20_16.lc_trk_g0_3
 (25 0)  (1061 256)  (1061 256)  routing T_20_16.wire_logic_cluster/lc_2/out <X> T_20_16.lc_trk_g0_2
 (26 0)  (1062 256)  (1062 256)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 256)  (1063 256)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 256)  (1064 256)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 256)  (1065 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 256)  (1066 256)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 256)  (1067 256)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 256)  (1068 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 256)  (1072 256)  LC_0 Logic Functioning bit
 (38 0)  (1074 256)  (1074 256)  LC_0 Logic Functioning bit
 (40 0)  (1076 256)  (1076 256)  LC_0 Logic Functioning bit
 (41 0)  (1077 256)  (1077 256)  LC_0 Logic Functioning bit
 (43 0)  (1079 256)  (1079 256)  LC_0 Logic Functioning bit
 (21 1)  (1057 257)  (1057 257)  routing T_20_16.sp4_h_r_3 <X> T_20_16.lc_trk_g0_3
 (22 1)  (1058 257)  (1058 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1062 257)  (1062 257)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 257)  (1063 257)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 257)  (1064 257)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 257)  (1065 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 257)  (1066 257)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 257)  (1067 257)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 257)  (1068 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1071 257)  (1071 257)  routing T_20_16.lc_trk_g0_2 <X> T_20_16.input_2_0
 (38 1)  (1074 257)  (1074 257)  LC_0 Logic Functioning bit
 (40 1)  (1076 257)  (1076 257)  LC_0 Logic Functioning bit
 (41 1)  (1077 257)  (1077 257)  LC_0 Logic Functioning bit
 (42 1)  (1078 257)  (1078 257)  LC_0 Logic Functioning bit
 (47 1)  (1083 257)  (1083 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (1037 258)  (1037 258)  routing T_20_16.glb_netwk_5 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 258)  (1038 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (1041 258)  (1041 258)  routing T_20_16.sp4_v_t_43 <X> T_20_16.sp4_h_l_37
 (12 2)  (1048 258)  (1048 258)  routing T_20_16.sp4_v_t_45 <X> T_20_16.sp4_h_l_39
 (21 2)  (1057 258)  (1057 258)  routing T_20_16.lft_op_7 <X> T_20_16.lc_trk_g0_7
 (22 2)  (1058 258)  (1058 258)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1060 258)  (1060 258)  routing T_20_16.lft_op_7 <X> T_20_16.lc_trk_g0_7
 (25 2)  (1061 258)  (1061 258)  routing T_20_16.sp4_h_r_14 <X> T_20_16.lc_trk_g0_6
 (28 2)  (1064 258)  (1064 258)  routing T_20_16.lc_trk_g2_0 <X> T_20_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 258)  (1065 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 258)  (1068 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 258)  (1069 258)  routing T_20_16.lc_trk_g3_1 <X> T_20_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 258)  (1070 258)  routing T_20_16.lc_trk_g3_1 <X> T_20_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 258)  (1071 258)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.input_2_1
 (36 2)  (1072 258)  (1072 258)  LC_1 Logic Functioning bit
 (37 2)  (1073 258)  (1073 258)  LC_1 Logic Functioning bit
 (38 2)  (1074 258)  (1074 258)  LC_1 Logic Functioning bit
 (39 2)  (1075 258)  (1075 258)  LC_1 Logic Functioning bit
 (40 2)  (1076 258)  (1076 258)  LC_1 Logic Functioning bit
 (41 2)  (1077 258)  (1077 258)  LC_1 Logic Functioning bit
 (0 3)  (1036 259)  (1036 259)  routing T_20_16.glb_netwk_5 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (4 3)  (1040 259)  (1040 259)  routing T_20_16.sp4_v_t_43 <X> T_20_16.sp4_h_l_37
 (6 3)  (1042 259)  (1042 259)  routing T_20_16.sp4_v_t_43 <X> T_20_16.sp4_h_l_37
 (10 3)  (1046 259)  (1046 259)  routing T_20_16.sp4_h_l_45 <X> T_20_16.sp4_v_t_36
 (11 3)  (1047 259)  (1047 259)  routing T_20_16.sp4_v_t_45 <X> T_20_16.sp4_h_l_39
 (13 3)  (1049 259)  (1049 259)  routing T_20_16.sp4_v_t_45 <X> T_20_16.sp4_h_l_39
 (15 3)  (1051 259)  (1051 259)  routing T_20_16.bot_op_4 <X> T_20_16.lc_trk_g0_4
 (17 3)  (1053 259)  (1053 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (1058 259)  (1058 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1059 259)  (1059 259)  routing T_20_16.sp4_h_r_14 <X> T_20_16.lc_trk_g0_6
 (24 3)  (1060 259)  (1060 259)  routing T_20_16.sp4_h_r_14 <X> T_20_16.lc_trk_g0_6
 (26 3)  (1062 259)  (1062 259)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 259)  (1063 259)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 259)  (1064 259)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 259)  (1065 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 259)  (1068 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (1071 259)  (1071 259)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.input_2_1
 (36 3)  (1072 259)  (1072 259)  LC_1 Logic Functioning bit
 (38 3)  (1074 259)  (1074 259)  LC_1 Logic Functioning bit
 (41 3)  (1077 259)  (1077 259)  LC_1 Logic Functioning bit
 (0 4)  (1036 260)  (1036 260)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 260)  (1037 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (2 4)  (1038 260)  (1038 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (9 4)  (1045 260)  (1045 260)  routing T_20_16.sp4_v_t_41 <X> T_20_16.sp4_h_r_4
 (11 4)  (1047 260)  (1047 260)  routing T_20_16.sp4_h_l_46 <X> T_20_16.sp4_v_b_5
 (13 4)  (1049 260)  (1049 260)  routing T_20_16.sp4_h_l_46 <X> T_20_16.sp4_v_b_5
 (14 4)  (1050 260)  (1050 260)  routing T_20_16.sp4_v_b_8 <X> T_20_16.lc_trk_g1_0
 (15 4)  (1051 260)  (1051 260)  routing T_20_16.lft_op_1 <X> T_20_16.lc_trk_g1_1
 (17 4)  (1053 260)  (1053 260)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1054 260)  (1054 260)  routing T_20_16.lft_op_1 <X> T_20_16.lc_trk_g1_1
 (26 4)  (1062 260)  (1062 260)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_2/in_0
 (32 4)  (1068 260)  (1068 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 260)  (1073 260)  LC_2 Logic Functioning bit
 (39 4)  (1075 260)  (1075 260)  LC_2 Logic Functioning bit
 (45 4)  (1081 260)  (1081 260)  LC_2 Logic Functioning bit
 (46 4)  (1082 260)  (1082 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (1037 261)  (1037 261)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.wire_logic_cluster/lc_7/cen
 (4 5)  (1040 261)  (1040 261)  routing T_20_16.sp4_h_l_42 <X> T_20_16.sp4_h_r_3
 (6 5)  (1042 261)  (1042 261)  routing T_20_16.sp4_h_l_42 <X> T_20_16.sp4_h_r_3
 (8 5)  (1044 261)  (1044 261)  routing T_20_16.sp4_h_l_47 <X> T_20_16.sp4_v_b_4
 (9 5)  (1045 261)  (1045 261)  routing T_20_16.sp4_h_l_47 <X> T_20_16.sp4_v_b_4
 (10 5)  (1046 261)  (1046 261)  routing T_20_16.sp4_h_l_47 <X> T_20_16.sp4_v_b_4
 (12 5)  (1048 261)  (1048 261)  routing T_20_16.sp4_h_l_46 <X> T_20_16.sp4_v_b_5
 (14 5)  (1050 261)  (1050 261)  routing T_20_16.sp4_v_b_8 <X> T_20_16.lc_trk_g1_0
 (16 5)  (1052 261)  (1052 261)  routing T_20_16.sp4_v_b_8 <X> T_20_16.lc_trk_g1_0
 (17 5)  (1053 261)  (1053 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (19 5)  (1055 261)  (1055 261)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (26 5)  (1062 261)  (1062 261)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 261)  (1064 261)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 261)  (1065 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 261)  (1067 261)  routing T_20_16.lc_trk_g0_3 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 261)  (1072 261)  LC_2 Logic Functioning bit
 (38 5)  (1074 261)  (1074 261)  LC_2 Logic Functioning bit
 (44 5)  (1080 261)  (1080 261)  LC_2 Logic Functioning bit
 (45 5)  (1081 261)  (1081 261)  LC_2 Logic Functioning bit
 (26 6)  (1062 262)  (1062 262)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 262)  (1063 262)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 262)  (1064 262)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 262)  (1065 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 262)  (1066 262)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 262)  (1068 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 262)  (1070 262)  routing T_20_16.lc_trk_g1_1 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 262)  (1072 262)  LC_3 Logic Functioning bit
 (38 6)  (1074 262)  (1074 262)  LC_3 Logic Functioning bit
 (40 6)  (1076 262)  (1076 262)  LC_3 Logic Functioning bit
 (41 6)  (1077 262)  (1077 262)  LC_3 Logic Functioning bit
 (43 6)  (1079 262)  (1079 262)  LC_3 Logic Functioning bit
 (46 6)  (1082 262)  (1082 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (8 7)  (1044 263)  (1044 263)  routing T_20_16.sp4_v_b_1 <X> T_20_16.sp4_v_t_41
 (10 7)  (1046 263)  (1046 263)  routing T_20_16.sp4_v_b_1 <X> T_20_16.sp4_v_t_41
 (26 7)  (1062 263)  (1062 263)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 263)  (1063 263)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 263)  (1064 263)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 263)  (1065 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 263)  (1066 263)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (1068 263)  (1068 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1070 263)  (1070 263)  routing T_20_16.lc_trk_g1_0 <X> T_20_16.input_2_3
 (39 7)  (1075 263)  (1075 263)  LC_3 Logic Functioning bit
 (40 7)  (1076 263)  (1076 263)  LC_3 Logic Functioning bit
 (41 7)  (1077 263)  (1077 263)  LC_3 Logic Functioning bit
 (43 7)  (1079 263)  (1079 263)  LC_3 Logic Functioning bit
 (4 8)  (1040 264)  (1040 264)  routing T_20_16.sp4_v_t_47 <X> T_20_16.sp4_v_b_6
 (6 8)  (1042 264)  (1042 264)  routing T_20_16.sp4_v_t_47 <X> T_20_16.sp4_v_b_6
 (12 8)  (1048 264)  (1048 264)  routing T_20_16.sp4_v_b_2 <X> T_20_16.sp4_h_r_8
 (14 8)  (1050 264)  (1050 264)  routing T_20_16.sp4_v_b_24 <X> T_20_16.lc_trk_g2_0
 (16 8)  (1052 264)  (1052 264)  routing T_20_16.sp12_v_t_6 <X> T_20_16.lc_trk_g2_1
 (17 8)  (1053 264)  (1053 264)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (26 8)  (1062 264)  (1062 264)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_4/in_0
 (32 8)  (1068 264)  (1068 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 264)  (1069 264)  routing T_20_16.lc_trk_g2_1 <X> T_20_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (1073 264)  (1073 264)  LC_4 Logic Functioning bit
 (39 8)  (1075 264)  (1075 264)  LC_4 Logic Functioning bit
 (45 8)  (1081 264)  (1081 264)  LC_4 Logic Functioning bit
 (52 8)  (1088 264)  (1088 264)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (11 9)  (1047 265)  (1047 265)  routing T_20_16.sp4_v_b_2 <X> T_20_16.sp4_h_r_8
 (13 9)  (1049 265)  (1049 265)  routing T_20_16.sp4_v_b_2 <X> T_20_16.sp4_h_r_8
 (16 9)  (1052 265)  (1052 265)  routing T_20_16.sp4_v_b_24 <X> T_20_16.lc_trk_g2_0
 (17 9)  (1053 265)  (1053 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (1058 265)  (1058 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1059 265)  (1059 265)  routing T_20_16.sp4_h_l_15 <X> T_20_16.lc_trk_g2_2
 (24 9)  (1060 265)  (1060 265)  routing T_20_16.sp4_h_l_15 <X> T_20_16.lc_trk_g2_2
 (25 9)  (1061 265)  (1061 265)  routing T_20_16.sp4_h_l_15 <X> T_20_16.lc_trk_g2_2
 (26 9)  (1062 265)  (1062 265)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 265)  (1064 265)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 265)  (1065 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (1072 265)  (1072 265)  LC_4 Logic Functioning bit
 (38 9)  (1074 265)  (1074 265)  LC_4 Logic Functioning bit
 (44 9)  (1080 265)  (1080 265)  LC_4 Logic Functioning bit
 (45 9)  (1081 265)  (1081 265)  LC_4 Logic Functioning bit
 (48 9)  (1084 265)  (1084 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (21 10)  (1057 266)  (1057 266)  routing T_20_16.wire_logic_cluster/lc_7/out <X> T_20_16.lc_trk_g2_7
 (22 10)  (1058 266)  (1058 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (1063 266)  (1063 266)  routing T_20_16.lc_trk_g3_1 <X> T_20_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 266)  (1064 266)  routing T_20_16.lc_trk_g3_1 <X> T_20_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 266)  (1065 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 266)  (1068 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 266)  (1070 266)  routing T_20_16.lc_trk_g1_1 <X> T_20_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 266)  (1072 266)  LC_5 Logic Functioning bit
 (38 10)  (1074 266)  (1074 266)  LC_5 Logic Functioning bit
 (40 10)  (1076 266)  (1076 266)  LC_5 Logic Functioning bit
 (41 10)  (1077 266)  (1077 266)  LC_5 Logic Functioning bit
 (43 10)  (1079 266)  (1079 266)  LC_5 Logic Functioning bit
 (22 11)  (1058 267)  (1058 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (1063 267)  (1063 267)  routing T_20_16.lc_trk_g3_0 <X> T_20_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 267)  (1064 267)  routing T_20_16.lc_trk_g3_0 <X> T_20_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 267)  (1065 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (1068 267)  (1068 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1070 267)  (1070 267)  routing T_20_16.lc_trk_g1_0 <X> T_20_16.input_2_5
 (38 11)  (1074 267)  (1074 267)  LC_5 Logic Functioning bit
 (40 11)  (1076 267)  (1076 267)  LC_5 Logic Functioning bit
 (41 11)  (1077 267)  (1077 267)  LC_5 Logic Functioning bit
 (42 11)  (1078 267)  (1078 267)  LC_5 Logic Functioning bit
 (51 11)  (1087 267)  (1087 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (1050 268)  (1050 268)  routing T_20_16.sp4_v_b_24 <X> T_20_16.lc_trk_g3_0
 (17 12)  (1053 268)  (1053 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (1061 268)  (1061 268)  routing T_20_16.wire_logic_cluster/lc_2/out <X> T_20_16.lc_trk_g3_2
 (26 12)  (1062 268)  (1062 268)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 268)  (1063 268)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 268)  (1064 268)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 268)  (1065 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 268)  (1066 268)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 268)  (1067 268)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 268)  (1068 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 268)  (1069 268)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 268)  (1071 268)  routing T_20_16.lc_trk_g0_4 <X> T_20_16.input_2_6
 (36 12)  (1072 268)  (1072 268)  LC_6 Logic Functioning bit
 (38 12)  (1074 268)  (1074 268)  LC_6 Logic Functioning bit
 (40 12)  (1076 268)  (1076 268)  LC_6 Logic Functioning bit
 (41 12)  (1077 268)  (1077 268)  LC_6 Logic Functioning bit
 (43 12)  (1079 268)  (1079 268)  LC_6 Logic Functioning bit
 (6 13)  (1042 269)  (1042 269)  routing T_20_16.sp4_h_l_44 <X> T_20_16.sp4_h_r_9
 (8 13)  (1044 269)  (1044 269)  routing T_20_16.sp4_h_l_47 <X> T_20_16.sp4_v_b_10
 (9 13)  (1045 269)  (1045 269)  routing T_20_16.sp4_h_l_47 <X> T_20_16.sp4_v_b_10
 (16 13)  (1052 269)  (1052 269)  routing T_20_16.sp4_v_b_24 <X> T_20_16.lc_trk_g3_0
 (17 13)  (1053 269)  (1053 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (1054 269)  (1054 269)  routing T_20_16.sp4_r_v_b_41 <X> T_20_16.lc_trk_g3_1
 (22 13)  (1058 269)  (1058 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1062 269)  (1062 269)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 269)  (1063 269)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 269)  (1064 269)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 269)  (1065 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 269)  (1066 269)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 269)  (1067 269)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 269)  (1068 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (39 13)  (1075 269)  (1075 269)  LC_6 Logic Functioning bit
 (40 13)  (1076 269)  (1076 269)  LC_6 Logic Functioning bit
 (41 13)  (1077 269)  (1077 269)  LC_6 Logic Functioning bit
 (43 13)  (1079 269)  (1079 269)  LC_6 Logic Functioning bit
 (0 14)  (1036 270)  (1036 270)  routing T_20_16.glb_netwk_4 <X> T_20_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 270)  (1037 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (1040 270)  (1040 270)  routing T_20_16.sp4_v_b_9 <X> T_20_16.sp4_v_t_44
 (21 14)  (1057 270)  (1057 270)  routing T_20_16.sp4_h_l_34 <X> T_20_16.lc_trk_g3_7
 (22 14)  (1058 270)  (1058 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1059 270)  (1059 270)  routing T_20_16.sp4_h_l_34 <X> T_20_16.lc_trk_g3_7
 (24 14)  (1060 270)  (1060 270)  routing T_20_16.sp4_h_l_34 <X> T_20_16.lc_trk_g3_7
 (28 14)  (1064 270)  (1064 270)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 270)  (1065 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 270)  (1066 270)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 270)  (1067 270)  routing T_20_16.lc_trk_g0_6 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 270)  (1068 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (1073 270)  (1073 270)  LC_7 Logic Functioning bit
 (39 14)  (1075 270)  (1075 270)  LC_7 Logic Functioning bit
 (45 14)  (1081 270)  (1081 270)  LC_7 Logic Functioning bit
 (21 15)  (1057 271)  (1057 271)  routing T_20_16.sp4_h_l_34 <X> T_20_16.lc_trk_g3_7
 (22 15)  (1058 271)  (1058 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1059 271)  (1059 271)  routing T_20_16.sp4_h_r_30 <X> T_20_16.lc_trk_g3_6
 (24 15)  (1060 271)  (1060 271)  routing T_20_16.sp4_h_r_30 <X> T_20_16.lc_trk_g3_6
 (25 15)  (1061 271)  (1061 271)  routing T_20_16.sp4_h_r_30 <X> T_20_16.lc_trk_g3_6
 (30 15)  (1066 271)  (1066 271)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 271)  (1067 271)  routing T_20_16.lc_trk_g0_6 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (37 15)  (1073 271)  (1073 271)  LC_7 Logic Functioning bit
 (39 15)  (1075 271)  (1075 271)  LC_7 Logic Functioning bit
 (44 15)  (1080 271)  (1080 271)  LC_7 Logic Functioning bit
 (45 15)  (1081 271)  (1081 271)  LC_7 Logic Functioning bit
 (48 15)  (1084 271)  (1084 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_21_16

 (0 0)  (1090 256)  (1090 256)  Negative Clock bit

 (21 0)  (1111 256)  (1111 256)  routing T_21_16.sp4_v_b_11 <X> T_21_16.lc_trk_g0_3
 (22 0)  (1112 256)  (1112 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1113 256)  (1113 256)  routing T_21_16.sp4_v_b_11 <X> T_21_16.lc_trk_g0_3
 (25 0)  (1115 256)  (1115 256)  routing T_21_16.sp4_v_b_2 <X> T_21_16.lc_trk_g0_2
 (29 0)  (1119 256)  (1119 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 256)  (1121 256)  routing T_21_16.lc_trk_g2_7 <X> T_21_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 256)  (1122 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 256)  (1123 256)  routing T_21_16.lc_trk_g2_7 <X> T_21_16.wire_logic_cluster/lc_0/in_3
 (38 0)  (1128 256)  (1128 256)  LC_0 Logic Functioning bit
 (39 0)  (1129 256)  (1129 256)  LC_0 Logic Functioning bit
 (40 0)  (1130 256)  (1130 256)  LC_0 Logic Functioning bit
 (41 0)  (1131 256)  (1131 256)  LC_0 Logic Functioning bit
 (42 0)  (1132 256)  (1132 256)  LC_0 Logic Functioning bit
 (43 0)  (1133 256)  (1133 256)  LC_0 Logic Functioning bit
 (21 1)  (1111 257)  (1111 257)  routing T_21_16.sp4_v_b_11 <X> T_21_16.lc_trk_g0_3
 (22 1)  (1112 257)  (1112 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1113 257)  (1113 257)  routing T_21_16.sp4_v_b_2 <X> T_21_16.lc_trk_g0_2
 (26 1)  (1116 257)  (1116 257)  routing T_21_16.lc_trk_g0_2 <X> T_21_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 257)  (1119 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 257)  (1120 257)  routing T_21_16.lc_trk_g0_3 <X> T_21_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 257)  (1121 257)  routing T_21_16.lc_trk_g2_7 <X> T_21_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 257)  (1122 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1123 257)  (1123 257)  routing T_21_16.lc_trk_g2_0 <X> T_21_16.input_2_0
 (36 1)  (1126 257)  (1126 257)  LC_0 Logic Functioning bit
 (38 1)  (1128 257)  (1128 257)  LC_0 Logic Functioning bit
 (39 1)  (1129 257)  (1129 257)  LC_0 Logic Functioning bit
 (40 1)  (1130 257)  (1130 257)  LC_0 Logic Functioning bit
 (41 1)  (1131 257)  (1131 257)  LC_0 Logic Functioning bit
 (42 1)  (1132 257)  (1132 257)  LC_0 Logic Functioning bit
 (43 1)  (1133 257)  (1133 257)  LC_0 Logic Functioning bit
 (1 2)  (1091 258)  (1091 258)  routing T_21_16.glb_netwk_5 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 258)  (1092 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (1102 258)  (1102 258)  routing T_21_16.sp4_v_t_45 <X> T_21_16.sp4_h_l_39
 (15 2)  (1105 258)  (1105 258)  routing T_21_16.sp4_h_r_21 <X> T_21_16.lc_trk_g0_5
 (16 2)  (1106 258)  (1106 258)  routing T_21_16.sp4_h_r_21 <X> T_21_16.lc_trk_g0_5
 (17 2)  (1107 258)  (1107 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1108 258)  (1108 258)  routing T_21_16.sp4_h_r_21 <X> T_21_16.lc_trk_g0_5
 (22 2)  (1112 258)  (1112 258)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1114 258)  (1114 258)  routing T_21_16.bot_op_7 <X> T_21_16.lc_trk_g0_7
 (27 2)  (1117 258)  (1117 258)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 258)  (1119 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 258)  (1122 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 258)  (1123 258)  routing T_21_16.lc_trk_g3_1 <X> T_21_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 258)  (1124 258)  routing T_21_16.lc_trk_g3_1 <X> T_21_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 258)  (1126 258)  LC_1 Logic Functioning bit
 (37 2)  (1127 258)  (1127 258)  LC_1 Logic Functioning bit
 (39 2)  (1129 258)  (1129 258)  LC_1 Logic Functioning bit
 (43 2)  (1133 258)  (1133 258)  LC_1 Logic Functioning bit
 (50 2)  (1140 258)  (1140 258)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (1090 259)  (1090 259)  routing T_21_16.glb_netwk_5 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (11 3)  (1101 259)  (1101 259)  routing T_21_16.sp4_v_t_45 <X> T_21_16.sp4_h_l_39
 (13 3)  (1103 259)  (1103 259)  routing T_21_16.sp4_v_t_45 <X> T_21_16.sp4_h_l_39
 (18 3)  (1108 259)  (1108 259)  routing T_21_16.sp4_h_r_21 <X> T_21_16.lc_trk_g0_5
 (22 3)  (1112 259)  (1112 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1113 259)  (1113 259)  routing T_21_16.sp4_h_r_6 <X> T_21_16.lc_trk_g0_6
 (24 3)  (1114 259)  (1114 259)  routing T_21_16.sp4_h_r_6 <X> T_21_16.lc_trk_g0_6
 (25 3)  (1115 259)  (1115 259)  routing T_21_16.sp4_h_r_6 <X> T_21_16.lc_trk_g0_6
 (30 3)  (1120 259)  (1120 259)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (36 3)  (1126 259)  (1126 259)  LC_1 Logic Functioning bit
 (37 3)  (1127 259)  (1127 259)  LC_1 Logic Functioning bit
 (39 3)  (1129 259)  (1129 259)  LC_1 Logic Functioning bit
 (43 3)  (1133 259)  (1133 259)  LC_1 Logic Functioning bit
 (0 4)  (1090 260)  (1090 260)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 260)  (1091 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (1095 260)  (1095 260)  routing T_21_16.sp4_v_t_38 <X> T_21_16.sp4_h_r_3
 (9 4)  (1099 260)  (1099 260)  routing T_21_16.sp4_v_t_41 <X> T_21_16.sp4_h_r_4
 (15 4)  (1105 260)  (1105 260)  routing T_21_16.lft_op_1 <X> T_21_16.lc_trk_g1_1
 (17 4)  (1107 260)  (1107 260)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1108 260)  (1108 260)  routing T_21_16.lft_op_1 <X> T_21_16.lc_trk_g1_1
 (22 4)  (1112 260)  (1112 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1113 260)  (1113 260)  routing T_21_16.sp4_v_b_19 <X> T_21_16.lc_trk_g1_3
 (24 4)  (1114 260)  (1114 260)  routing T_21_16.sp4_v_b_19 <X> T_21_16.lc_trk_g1_3
 (31 4)  (1121 260)  (1121 260)  routing T_21_16.lc_trk_g0_5 <X> T_21_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 260)  (1122 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 260)  (1126 260)  LC_2 Logic Functioning bit
 (37 4)  (1127 260)  (1127 260)  LC_2 Logic Functioning bit
 (38 4)  (1128 260)  (1128 260)  LC_2 Logic Functioning bit
 (42 4)  (1132 260)  (1132 260)  LC_2 Logic Functioning bit
 (45 4)  (1135 260)  (1135 260)  LC_2 Logic Functioning bit
 (50 4)  (1140 260)  (1140 260)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1091 261)  (1091 261)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.wire_logic_cluster/lc_7/cen
 (8 5)  (1098 261)  (1098 261)  routing T_21_16.sp4_h_l_47 <X> T_21_16.sp4_v_b_4
 (9 5)  (1099 261)  (1099 261)  routing T_21_16.sp4_h_l_47 <X> T_21_16.sp4_v_b_4
 (10 5)  (1100 261)  (1100 261)  routing T_21_16.sp4_h_l_47 <X> T_21_16.sp4_v_b_4
 (26 5)  (1116 261)  (1116 261)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 261)  (1117 261)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 261)  (1118 261)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 261)  (1119 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (1126 261)  (1126 261)  LC_2 Logic Functioning bit
 (37 5)  (1127 261)  (1127 261)  LC_2 Logic Functioning bit
 (39 5)  (1129 261)  (1129 261)  LC_2 Logic Functioning bit
 (43 5)  (1133 261)  (1133 261)  LC_2 Logic Functioning bit
 (45 5)  (1135 261)  (1135 261)  LC_2 Logic Functioning bit
 (12 6)  (1102 262)  (1102 262)  routing T_21_16.sp4_v_t_46 <X> T_21_16.sp4_h_l_40
 (14 6)  (1104 262)  (1104 262)  routing T_21_16.wire_logic_cluster/lc_4/out <X> T_21_16.lc_trk_g1_4
 (21 6)  (1111 262)  (1111 262)  routing T_21_16.sp4_v_b_15 <X> T_21_16.lc_trk_g1_7
 (22 6)  (1112 262)  (1112 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1113 262)  (1113 262)  routing T_21_16.sp4_v_b_15 <X> T_21_16.lc_trk_g1_7
 (26 6)  (1116 262)  (1116 262)  routing T_21_16.lc_trk_g2_5 <X> T_21_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (1119 262)  (1119 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 262)  (1122 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 262)  (1124 262)  routing T_21_16.lc_trk_g1_1 <X> T_21_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (1125 262)  (1125 262)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.input_2_3
 (37 6)  (1127 262)  (1127 262)  LC_3 Logic Functioning bit
 (39 6)  (1129 262)  (1129 262)  LC_3 Logic Functioning bit
 (40 6)  (1130 262)  (1130 262)  LC_3 Logic Functioning bit
 (41 6)  (1131 262)  (1131 262)  LC_3 Logic Functioning bit
 (42 6)  (1132 262)  (1132 262)  LC_3 Logic Functioning bit
 (43 6)  (1133 262)  (1133 262)  LC_3 Logic Functioning bit
 (11 7)  (1101 263)  (1101 263)  routing T_21_16.sp4_v_t_46 <X> T_21_16.sp4_h_l_40
 (13 7)  (1103 263)  (1103 263)  routing T_21_16.sp4_v_t_46 <X> T_21_16.sp4_h_l_40
 (17 7)  (1107 263)  (1107 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (1111 263)  (1111 263)  routing T_21_16.sp4_v_b_15 <X> T_21_16.lc_trk_g1_7
 (28 7)  (1118 263)  (1118 263)  routing T_21_16.lc_trk_g2_5 <X> T_21_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 263)  (1119 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 263)  (1120 263)  routing T_21_16.lc_trk_g0_2 <X> T_21_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (1122 263)  (1122 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (1123 263)  (1123 263)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.input_2_3
 (34 7)  (1124 263)  (1124 263)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.input_2_3
 (35 7)  (1125 263)  (1125 263)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.input_2_3
 (36 7)  (1126 263)  (1126 263)  LC_3 Logic Functioning bit
 (37 7)  (1127 263)  (1127 263)  LC_3 Logic Functioning bit
 (38 7)  (1128 263)  (1128 263)  LC_3 Logic Functioning bit
 (40 7)  (1130 263)  (1130 263)  LC_3 Logic Functioning bit
 (41 7)  (1131 263)  (1131 263)  LC_3 Logic Functioning bit
 (42 7)  (1132 263)  (1132 263)  LC_3 Logic Functioning bit
 (43 7)  (1133 263)  (1133 263)  LC_3 Logic Functioning bit
 (9 8)  (1099 264)  (1099 264)  routing T_21_16.sp4_h_l_41 <X> T_21_16.sp4_h_r_7
 (10 8)  (1100 264)  (1100 264)  routing T_21_16.sp4_h_l_41 <X> T_21_16.sp4_h_r_7
 (14 8)  (1104 264)  (1104 264)  routing T_21_16.sp4_v_t_21 <X> T_21_16.lc_trk_g2_0
 (21 8)  (1111 264)  (1111 264)  routing T_21_16.sp4_h_r_43 <X> T_21_16.lc_trk_g2_3
 (22 8)  (1112 264)  (1112 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1113 264)  (1113 264)  routing T_21_16.sp4_h_r_43 <X> T_21_16.lc_trk_g2_3
 (24 8)  (1114 264)  (1114 264)  routing T_21_16.sp4_h_r_43 <X> T_21_16.lc_trk_g2_3
 (25 8)  (1115 264)  (1115 264)  routing T_21_16.sp4_v_b_26 <X> T_21_16.lc_trk_g2_2
 (31 8)  (1121 264)  (1121 264)  routing T_21_16.lc_trk_g1_4 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 264)  (1122 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 264)  (1124 264)  routing T_21_16.lc_trk_g1_4 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 264)  (1126 264)  LC_4 Logic Functioning bit
 (37 8)  (1127 264)  (1127 264)  LC_4 Logic Functioning bit
 (39 8)  (1129 264)  (1129 264)  LC_4 Logic Functioning bit
 (43 8)  (1133 264)  (1133 264)  LC_4 Logic Functioning bit
 (50 8)  (1140 264)  (1140 264)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (1094 265)  (1094 265)  routing T_21_16.sp4_h_l_47 <X> T_21_16.sp4_h_r_6
 (6 9)  (1096 265)  (1096 265)  routing T_21_16.sp4_h_l_47 <X> T_21_16.sp4_h_r_6
 (11 9)  (1101 265)  (1101 265)  routing T_21_16.sp4_h_l_37 <X> T_21_16.sp4_h_r_8
 (13 9)  (1103 265)  (1103 265)  routing T_21_16.sp4_h_l_37 <X> T_21_16.sp4_h_r_8
 (14 9)  (1104 265)  (1104 265)  routing T_21_16.sp4_v_t_21 <X> T_21_16.lc_trk_g2_0
 (16 9)  (1106 265)  (1106 265)  routing T_21_16.sp4_v_t_21 <X> T_21_16.lc_trk_g2_0
 (17 9)  (1107 265)  (1107 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (1111 265)  (1111 265)  routing T_21_16.sp4_h_r_43 <X> T_21_16.lc_trk_g2_3
 (22 9)  (1112 265)  (1112 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1113 265)  (1113 265)  routing T_21_16.sp4_v_b_26 <X> T_21_16.lc_trk_g2_2
 (26 9)  (1116 265)  (1116 265)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 265)  (1117 265)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 265)  (1119 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (1126 265)  (1126 265)  LC_4 Logic Functioning bit
 (37 9)  (1127 265)  (1127 265)  LC_4 Logic Functioning bit
 (38 9)  (1128 265)  (1128 265)  LC_4 Logic Functioning bit
 (42 9)  (1132 265)  (1132 265)  LC_4 Logic Functioning bit
 (4 10)  (1094 266)  (1094 266)  routing T_21_16.sp4_h_r_0 <X> T_21_16.sp4_v_t_43
 (5 10)  (1095 266)  (1095 266)  routing T_21_16.sp4_v_t_37 <X> T_21_16.sp4_h_l_43
 (6 10)  (1096 266)  (1096 266)  routing T_21_16.sp4_h_r_0 <X> T_21_16.sp4_v_t_43
 (14 10)  (1104 266)  (1104 266)  routing T_21_16.sp4_h_r_36 <X> T_21_16.lc_trk_g2_4
 (16 10)  (1106 266)  (1106 266)  routing T_21_16.sp4_v_t_16 <X> T_21_16.lc_trk_g2_5
 (17 10)  (1107 266)  (1107 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1108 266)  (1108 266)  routing T_21_16.sp4_v_t_16 <X> T_21_16.lc_trk_g2_5
 (21 10)  (1111 266)  (1111 266)  routing T_21_16.wire_logic_cluster/lc_7/out <X> T_21_16.lc_trk_g2_7
 (22 10)  (1112 266)  (1112 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (32 10)  (1122 266)  (1122 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 266)  (1123 266)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 266)  (1124 266)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 266)  (1126 266)  LC_5 Logic Functioning bit
 (38 10)  (1128 266)  (1128 266)  LC_5 Logic Functioning bit
 (42 10)  (1132 266)  (1132 266)  LC_5 Logic Functioning bit
 (43 10)  (1133 266)  (1133 266)  LC_5 Logic Functioning bit
 (45 10)  (1135 266)  (1135 266)  LC_5 Logic Functioning bit
 (50 10)  (1140 266)  (1140 266)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (1094 267)  (1094 267)  routing T_21_16.sp4_v_t_37 <X> T_21_16.sp4_h_l_43
 (5 11)  (1095 267)  (1095 267)  routing T_21_16.sp4_h_r_0 <X> T_21_16.sp4_v_t_43
 (6 11)  (1096 267)  (1096 267)  routing T_21_16.sp4_v_t_37 <X> T_21_16.sp4_h_l_43
 (15 11)  (1105 267)  (1105 267)  routing T_21_16.sp4_h_r_36 <X> T_21_16.lc_trk_g2_4
 (16 11)  (1106 267)  (1106 267)  routing T_21_16.sp4_h_r_36 <X> T_21_16.lc_trk_g2_4
 (17 11)  (1107 267)  (1107 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (26 11)  (1116 267)  (1116 267)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 267)  (1117 267)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 267)  (1118 267)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 267)  (1119 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 267)  (1121 267)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (37 11)  (1127 267)  (1127 267)  LC_5 Logic Functioning bit
 (39 11)  (1129 267)  (1129 267)  LC_5 Logic Functioning bit
 (42 11)  (1132 267)  (1132 267)  LC_5 Logic Functioning bit
 (43 11)  (1133 267)  (1133 267)  LC_5 Logic Functioning bit
 (45 11)  (1135 267)  (1135 267)  LC_5 Logic Functioning bit
 (46 11)  (1136 267)  (1136 267)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (1107 268)  (1107 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 268)  (1108 268)  routing T_21_16.wire_logic_cluster/lc_1/out <X> T_21_16.lc_trk_g3_1
 (22 12)  (1112 268)  (1112 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (1115 268)  (1115 268)  routing T_21_16.wire_logic_cluster/lc_2/out <X> T_21_16.lc_trk_g3_2
 (26 12)  (1116 268)  (1116 268)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (1118 268)  (1118 268)  routing T_21_16.lc_trk_g2_3 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 268)  (1119 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 268)  (1121 268)  routing T_21_16.lc_trk_g0_7 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 268)  (1122 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (1125 268)  (1125 268)  routing T_21_16.lc_trk_g2_4 <X> T_21_16.input_2_6
 (36 12)  (1126 268)  (1126 268)  LC_6 Logic Functioning bit
 (38 12)  (1128 268)  (1128 268)  LC_6 Logic Functioning bit
 (40 12)  (1130 268)  (1130 268)  LC_6 Logic Functioning bit
 (41 12)  (1131 268)  (1131 268)  LC_6 Logic Functioning bit
 (43 12)  (1133 268)  (1133 268)  LC_6 Logic Functioning bit
 (5 13)  (1095 269)  (1095 269)  routing T_21_16.sp4_h_r_9 <X> T_21_16.sp4_v_b_9
 (22 13)  (1112 269)  (1112 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1116 269)  (1116 269)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 269)  (1119 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 269)  (1120 269)  routing T_21_16.lc_trk_g2_3 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 269)  (1121 269)  routing T_21_16.lc_trk_g0_7 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 269)  (1122 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (1123 269)  (1123 269)  routing T_21_16.lc_trk_g2_4 <X> T_21_16.input_2_6
 (39 13)  (1129 269)  (1129 269)  LC_6 Logic Functioning bit
 (40 13)  (1130 269)  (1130 269)  LC_6 Logic Functioning bit
 (41 13)  (1131 269)  (1131 269)  LC_6 Logic Functioning bit
 (43 13)  (1133 269)  (1133 269)  LC_6 Logic Functioning bit
 (0 14)  (1090 270)  (1090 270)  routing T_21_16.glb_netwk_4 <X> T_21_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 270)  (1091 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1104 270)  (1104 270)  routing T_21_16.sp4_h_r_36 <X> T_21_16.lc_trk_g3_4
 (16 14)  (1106 270)  (1106 270)  routing T_21_16.sp4_v_b_37 <X> T_21_16.lc_trk_g3_5
 (17 14)  (1107 270)  (1107 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1108 270)  (1108 270)  routing T_21_16.sp4_v_b_37 <X> T_21_16.lc_trk_g3_5
 (25 14)  (1115 270)  (1115 270)  routing T_21_16.sp4_h_r_46 <X> T_21_16.lc_trk_g3_6
 (26 14)  (1116 270)  (1116 270)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 270)  (1117 270)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 270)  (1119 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 270)  (1120 270)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 270)  (1121 270)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 270)  (1122 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 270)  (1123 270)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 270)  (1124 270)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (1125 270)  (1125 270)  routing T_21_16.lc_trk_g0_7 <X> T_21_16.input_2_7
 (36 14)  (1126 270)  (1126 270)  LC_7 Logic Functioning bit
 (38 14)  (1128 270)  (1128 270)  LC_7 Logic Functioning bit
 (39 14)  (1129 270)  (1129 270)  LC_7 Logic Functioning bit
 (40 14)  (1130 270)  (1130 270)  LC_7 Logic Functioning bit
 (15 15)  (1105 271)  (1105 271)  routing T_21_16.sp4_h_r_36 <X> T_21_16.lc_trk_g3_4
 (16 15)  (1106 271)  (1106 271)  routing T_21_16.sp4_h_r_36 <X> T_21_16.lc_trk_g3_4
 (17 15)  (1107 271)  (1107 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (1108 271)  (1108 271)  routing T_21_16.sp4_v_b_37 <X> T_21_16.lc_trk_g3_5
 (22 15)  (1112 271)  (1112 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1113 271)  (1113 271)  routing T_21_16.sp4_h_r_46 <X> T_21_16.lc_trk_g3_6
 (24 15)  (1114 271)  (1114 271)  routing T_21_16.sp4_h_r_46 <X> T_21_16.lc_trk_g3_6
 (25 15)  (1115 271)  (1115 271)  routing T_21_16.sp4_h_r_46 <X> T_21_16.lc_trk_g3_6
 (27 15)  (1117 271)  (1117 271)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 271)  (1118 271)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 271)  (1119 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 271)  (1120 271)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (1122 271)  (1122 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1125 271)  (1125 271)  routing T_21_16.lc_trk_g0_7 <X> T_21_16.input_2_7
 (36 15)  (1126 271)  (1126 271)  LC_7 Logic Functioning bit
 (38 15)  (1128 271)  (1128 271)  LC_7 Logic Functioning bit
 (39 15)  (1129 271)  (1129 271)  LC_7 Logic Functioning bit
 (41 15)  (1131 271)  (1131 271)  LC_7 Logic Functioning bit
 (43 15)  (1133 271)  (1133 271)  LC_7 Logic Functioning bit


LogicTile_22_16

 (0 0)  (1144 256)  (1144 256)  Negative Clock bit

 (11 0)  (1155 256)  (1155 256)  routing T_22_16.sp4_h_l_45 <X> T_22_16.sp4_v_b_2
 (13 0)  (1157 256)  (1157 256)  routing T_22_16.sp4_h_l_45 <X> T_22_16.sp4_v_b_2
 (16 0)  (1160 256)  (1160 256)  routing T_22_16.sp4_v_b_9 <X> T_22_16.lc_trk_g0_1
 (17 0)  (1161 256)  (1161 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1162 256)  (1162 256)  routing T_22_16.sp4_v_b_9 <X> T_22_16.lc_trk_g0_1
 (25 0)  (1169 256)  (1169 256)  routing T_22_16.sp4_h_l_7 <X> T_22_16.lc_trk_g0_2
 (27 0)  (1171 256)  (1171 256)  routing T_22_16.lc_trk_g1_0 <X> T_22_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 256)  (1173 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 256)  (1175 256)  routing T_22_16.lc_trk_g0_7 <X> T_22_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 256)  (1176 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (1179 256)  (1179 256)  routing T_22_16.lc_trk_g1_5 <X> T_22_16.input_2_0
 (36 0)  (1180 256)  (1180 256)  LC_0 Logic Functioning bit
 (38 0)  (1182 256)  (1182 256)  LC_0 Logic Functioning bit
 (40 0)  (1184 256)  (1184 256)  LC_0 Logic Functioning bit
 (41 0)  (1185 256)  (1185 256)  LC_0 Logic Functioning bit
 (43 0)  (1187 256)  (1187 256)  LC_0 Logic Functioning bit
 (12 1)  (1156 257)  (1156 257)  routing T_22_16.sp4_h_l_45 <X> T_22_16.sp4_v_b_2
 (18 1)  (1162 257)  (1162 257)  routing T_22_16.sp4_v_b_9 <X> T_22_16.lc_trk_g0_1
 (22 1)  (1166 257)  (1166 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1167 257)  (1167 257)  routing T_22_16.sp4_h_l_7 <X> T_22_16.lc_trk_g0_2
 (24 1)  (1168 257)  (1168 257)  routing T_22_16.sp4_h_l_7 <X> T_22_16.lc_trk_g0_2
 (25 1)  (1169 257)  (1169 257)  routing T_22_16.sp4_h_l_7 <X> T_22_16.lc_trk_g0_2
 (27 1)  (1171 257)  (1171 257)  routing T_22_16.lc_trk_g1_1 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 257)  (1173 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 257)  (1175 257)  routing T_22_16.lc_trk_g0_7 <X> T_22_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 257)  (1176 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1178 257)  (1178 257)  routing T_22_16.lc_trk_g1_5 <X> T_22_16.input_2_0
 (38 1)  (1182 257)  (1182 257)  LC_0 Logic Functioning bit
 (40 1)  (1184 257)  (1184 257)  LC_0 Logic Functioning bit
 (41 1)  (1185 257)  (1185 257)  LC_0 Logic Functioning bit
 (42 1)  (1186 257)  (1186 257)  LC_0 Logic Functioning bit
 (1 2)  (1145 258)  (1145 258)  routing T_22_16.glb_netwk_5 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 258)  (1146 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (1166 258)  (1166 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1167 258)  (1167 258)  routing T_22_16.sp4_v_b_23 <X> T_22_16.lc_trk_g0_7
 (24 2)  (1168 258)  (1168 258)  routing T_22_16.sp4_v_b_23 <X> T_22_16.lc_trk_g0_7
 (27 2)  (1171 258)  (1171 258)  routing T_22_16.lc_trk_g1_1 <X> T_22_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 258)  (1173 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 258)  (1175 258)  routing T_22_16.lc_trk_g1_7 <X> T_22_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 258)  (1176 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 258)  (1178 258)  routing T_22_16.lc_trk_g1_7 <X> T_22_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (1179 258)  (1179 258)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.input_2_1
 (36 2)  (1180 258)  (1180 258)  LC_1 Logic Functioning bit
 (38 2)  (1182 258)  (1182 258)  LC_1 Logic Functioning bit
 (40 2)  (1184 258)  (1184 258)  LC_1 Logic Functioning bit
 (41 2)  (1185 258)  (1185 258)  LC_1 Logic Functioning bit
 (43 2)  (1187 258)  (1187 258)  LC_1 Logic Functioning bit
 (0 3)  (1144 259)  (1144 259)  routing T_22_16.glb_netwk_5 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (27 3)  (1171 259)  (1171 259)  routing T_22_16.lc_trk_g1_0 <X> T_22_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 259)  (1173 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 259)  (1175 259)  routing T_22_16.lc_trk_g1_7 <X> T_22_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (1176 259)  (1176 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (1177 259)  (1177 259)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.input_2_1
 (34 3)  (1178 259)  (1178 259)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.input_2_1
 (38 3)  (1182 259)  (1182 259)  LC_1 Logic Functioning bit
 (40 3)  (1184 259)  (1184 259)  LC_1 Logic Functioning bit
 (41 3)  (1185 259)  (1185 259)  LC_1 Logic Functioning bit
 (42 3)  (1186 259)  (1186 259)  LC_1 Logic Functioning bit
 (1 4)  (1145 260)  (1145 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (12 4)  (1156 260)  (1156 260)  routing T_22_16.sp4_v_b_11 <X> T_22_16.sp4_h_r_5
 (17 4)  (1161 260)  (1161 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (1165 260)  (1165 260)  routing T_22_16.wire_logic_cluster/lc_3/out <X> T_22_16.lc_trk_g1_3
 (22 4)  (1166 260)  (1166 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1170 260)  (1170 260)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (1171 260)  (1171 260)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (1172 260)  (1172 260)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 260)  (1173 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 260)  (1175 260)  routing T_22_16.lc_trk_g2_5 <X> T_22_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 260)  (1176 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 260)  (1177 260)  routing T_22_16.lc_trk_g2_5 <X> T_22_16.wire_logic_cluster/lc_2/in_3
 (38 4)  (1182 260)  (1182 260)  LC_2 Logic Functioning bit
 (39 4)  (1183 260)  (1183 260)  LC_2 Logic Functioning bit
 (40 4)  (1184 260)  (1184 260)  LC_2 Logic Functioning bit
 (41 4)  (1185 260)  (1185 260)  LC_2 Logic Functioning bit
 (42 4)  (1186 260)  (1186 260)  LC_2 Logic Functioning bit
 (43 4)  (1187 260)  (1187 260)  LC_2 Logic Functioning bit
 (50 4)  (1194 260)  (1194 260)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1145 261)  (1145 261)  routing T_22_16.lc_trk_g0_2 <X> T_22_16.wire_logic_cluster/lc_7/cen
 (11 5)  (1155 261)  (1155 261)  routing T_22_16.sp4_v_b_11 <X> T_22_16.sp4_h_r_5
 (13 5)  (1157 261)  (1157 261)  routing T_22_16.sp4_v_b_11 <X> T_22_16.sp4_h_r_5
 (14 5)  (1158 261)  (1158 261)  routing T_22_16.sp12_h_r_16 <X> T_22_16.lc_trk_g1_0
 (16 5)  (1160 261)  (1160 261)  routing T_22_16.sp12_h_r_16 <X> T_22_16.lc_trk_g1_0
 (17 5)  (1161 261)  (1161 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (18 5)  (1162 261)  (1162 261)  routing T_22_16.sp4_r_v_b_25 <X> T_22_16.lc_trk_g1_1
 (27 5)  (1171 261)  (1171 261)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 261)  (1172 261)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 261)  (1173 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 261)  (1174 261)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (1180 261)  (1180 261)  LC_2 Logic Functioning bit
 (38 5)  (1182 261)  (1182 261)  LC_2 Logic Functioning bit
 (39 5)  (1183 261)  (1183 261)  LC_2 Logic Functioning bit
 (40 5)  (1184 261)  (1184 261)  LC_2 Logic Functioning bit
 (41 5)  (1185 261)  (1185 261)  LC_2 Logic Functioning bit
 (42 5)  (1186 261)  (1186 261)  LC_2 Logic Functioning bit
 (43 5)  (1187 261)  (1187 261)  LC_2 Logic Functioning bit
 (4 6)  (1148 262)  (1148 262)  routing T_22_16.sp4_h_r_9 <X> T_22_16.sp4_v_t_38
 (6 6)  (1150 262)  (1150 262)  routing T_22_16.sp4_h_r_9 <X> T_22_16.sp4_v_t_38
 (9 6)  (1153 262)  (1153 262)  routing T_22_16.sp4_h_r_1 <X> T_22_16.sp4_h_l_41
 (10 6)  (1154 262)  (1154 262)  routing T_22_16.sp4_h_r_1 <X> T_22_16.sp4_h_l_41
 (12 6)  (1156 262)  (1156 262)  routing T_22_16.sp4_v_t_46 <X> T_22_16.sp4_h_l_40
 (15 6)  (1159 262)  (1159 262)  routing T_22_16.sp4_h_r_21 <X> T_22_16.lc_trk_g1_5
 (16 6)  (1160 262)  (1160 262)  routing T_22_16.sp4_h_r_21 <X> T_22_16.lc_trk_g1_5
 (17 6)  (1161 262)  (1161 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1162 262)  (1162 262)  routing T_22_16.sp4_h_r_21 <X> T_22_16.lc_trk_g1_5
 (21 6)  (1165 262)  (1165 262)  routing T_22_16.sp4_v_b_7 <X> T_22_16.lc_trk_g1_7
 (22 6)  (1166 262)  (1166 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (1167 262)  (1167 262)  routing T_22_16.sp4_v_b_7 <X> T_22_16.lc_trk_g1_7
 (27 6)  (1171 262)  (1171 262)  routing T_22_16.lc_trk_g3_1 <X> T_22_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (1172 262)  (1172 262)  routing T_22_16.lc_trk_g3_1 <X> T_22_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 262)  (1173 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 262)  (1176 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 262)  (1178 262)  routing T_22_16.lc_trk_g1_3 <X> T_22_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 262)  (1180 262)  LC_3 Logic Functioning bit
 (37 6)  (1181 262)  (1181 262)  LC_3 Logic Functioning bit
 (39 6)  (1183 262)  (1183 262)  LC_3 Logic Functioning bit
 (43 6)  (1187 262)  (1187 262)  LC_3 Logic Functioning bit
 (50 6)  (1194 262)  (1194 262)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (1148 263)  (1148 263)  routing T_22_16.sp4_h_r_7 <X> T_22_16.sp4_h_l_38
 (5 7)  (1149 263)  (1149 263)  routing T_22_16.sp4_h_r_9 <X> T_22_16.sp4_v_t_38
 (6 7)  (1150 263)  (1150 263)  routing T_22_16.sp4_h_r_7 <X> T_22_16.sp4_h_l_38
 (11 7)  (1155 263)  (1155 263)  routing T_22_16.sp4_v_t_46 <X> T_22_16.sp4_h_l_40
 (13 7)  (1157 263)  (1157 263)  routing T_22_16.sp4_v_t_46 <X> T_22_16.sp4_h_l_40
 (18 7)  (1162 263)  (1162 263)  routing T_22_16.sp4_h_r_21 <X> T_22_16.lc_trk_g1_5
 (31 7)  (1175 263)  (1175 263)  routing T_22_16.lc_trk_g1_3 <X> T_22_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (1180 263)  (1180 263)  LC_3 Logic Functioning bit
 (37 7)  (1181 263)  (1181 263)  LC_3 Logic Functioning bit
 (39 7)  (1183 263)  (1183 263)  LC_3 Logic Functioning bit
 (43 7)  (1187 263)  (1187 263)  LC_3 Logic Functioning bit
 (2 8)  (1146 264)  (1146 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (10 8)  (1154 264)  (1154 264)  routing T_22_16.sp4_v_t_39 <X> T_22_16.sp4_h_r_7
 (15 8)  (1159 264)  (1159 264)  routing T_22_16.sp4_h_r_41 <X> T_22_16.lc_trk_g2_1
 (16 8)  (1160 264)  (1160 264)  routing T_22_16.sp4_h_r_41 <X> T_22_16.lc_trk_g2_1
 (17 8)  (1161 264)  (1161 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1162 264)  (1162 264)  routing T_22_16.sp4_h_r_41 <X> T_22_16.lc_trk_g2_1
 (25 8)  (1169 264)  (1169 264)  routing T_22_16.sp4_h_r_34 <X> T_22_16.lc_trk_g2_2
 (29 8)  (1173 264)  (1173 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 264)  (1176 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 264)  (1177 264)  routing T_22_16.lc_trk_g2_1 <X> T_22_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 264)  (1180 264)  LC_4 Logic Functioning bit
 (38 8)  (1182 264)  (1182 264)  LC_4 Logic Functioning bit
 (42 8)  (1186 264)  (1186 264)  LC_4 Logic Functioning bit
 (43 8)  (1187 264)  (1187 264)  LC_4 Logic Functioning bit
 (45 8)  (1189 264)  (1189 264)  LC_4 Logic Functioning bit
 (50 8)  (1194 264)  (1194 264)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (1195 264)  (1195 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (1162 265)  (1162 265)  routing T_22_16.sp4_h_r_41 <X> T_22_16.lc_trk_g2_1
 (22 9)  (1166 265)  (1166 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1167 265)  (1167 265)  routing T_22_16.sp4_h_r_34 <X> T_22_16.lc_trk_g2_2
 (24 9)  (1168 265)  (1168 265)  routing T_22_16.sp4_h_r_34 <X> T_22_16.lc_trk_g2_2
 (36 9)  (1180 265)  (1180 265)  LC_4 Logic Functioning bit
 (38 9)  (1182 265)  (1182 265)  LC_4 Logic Functioning bit
 (42 9)  (1186 265)  (1186 265)  LC_4 Logic Functioning bit
 (43 9)  (1187 265)  (1187 265)  LC_4 Logic Functioning bit
 (45 9)  (1189 265)  (1189 265)  LC_4 Logic Functioning bit
 (15 10)  (1159 266)  (1159 266)  routing T_22_16.sp4_h_l_24 <X> T_22_16.lc_trk_g2_5
 (16 10)  (1160 266)  (1160 266)  routing T_22_16.sp4_h_l_24 <X> T_22_16.lc_trk_g2_5
 (17 10)  (1161 266)  (1161 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1162 266)  (1162 266)  routing T_22_16.sp4_h_l_24 <X> T_22_16.lc_trk_g2_5
 (21 10)  (1165 266)  (1165 266)  routing T_22_16.sp4_v_t_26 <X> T_22_16.lc_trk_g2_7
 (22 10)  (1166 266)  (1166 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1167 266)  (1167 266)  routing T_22_16.sp4_v_t_26 <X> T_22_16.lc_trk_g2_7
 (25 10)  (1169 266)  (1169 266)  routing T_22_16.sp4_h_r_46 <X> T_22_16.lc_trk_g2_6
 (26 10)  (1170 266)  (1170 266)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (1171 266)  (1171 266)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 266)  (1172 266)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 266)  (1173 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 266)  (1174 266)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 266)  (1175 266)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 266)  (1176 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 266)  (1177 266)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_5/in_3
 (38 10)  (1182 266)  (1182 266)  LC_5 Logic Functioning bit
 (39 10)  (1183 266)  (1183 266)  LC_5 Logic Functioning bit
 (40 10)  (1184 266)  (1184 266)  LC_5 Logic Functioning bit
 (41 10)  (1185 266)  (1185 266)  LC_5 Logic Functioning bit
 (42 10)  (1186 266)  (1186 266)  LC_5 Logic Functioning bit
 (43 10)  (1187 266)  (1187 266)  LC_5 Logic Functioning bit
 (21 11)  (1165 267)  (1165 267)  routing T_22_16.sp4_v_t_26 <X> T_22_16.lc_trk_g2_7
 (22 11)  (1166 267)  (1166 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1167 267)  (1167 267)  routing T_22_16.sp4_h_r_46 <X> T_22_16.lc_trk_g2_6
 (24 11)  (1168 267)  (1168 267)  routing T_22_16.sp4_h_r_46 <X> T_22_16.lc_trk_g2_6
 (25 11)  (1169 267)  (1169 267)  routing T_22_16.sp4_h_r_46 <X> T_22_16.lc_trk_g2_6
 (26 11)  (1170 267)  (1170 267)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 267)  (1172 267)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 267)  (1173 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 267)  (1174 267)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 267)  (1175 267)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (1176 267)  (1176 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1177 267)  (1177 267)  routing T_22_16.lc_trk_g3_0 <X> T_22_16.input_2_5
 (34 11)  (1178 267)  (1178 267)  routing T_22_16.lc_trk_g3_0 <X> T_22_16.input_2_5
 (36 11)  (1180 267)  (1180 267)  LC_5 Logic Functioning bit
 (38 11)  (1182 267)  (1182 267)  LC_5 Logic Functioning bit
 (39 11)  (1183 267)  (1183 267)  LC_5 Logic Functioning bit
 (40 11)  (1184 267)  (1184 267)  LC_5 Logic Functioning bit
 (41 11)  (1185 267)  (1185 267)  LC_5 Logic Functioning bit
 (42 11)  (1186 267)  (1186 267)  LC_5 Logic Functioning bit
 (43 11)  (1187 267)  (1187 267)  LC_5 Logic Functioning bit
 (9 12)  (1153 268)  (1153 268)  routing T_22_16.sp4_v_t_47 <X> T_22_16.sp4_h_r_10
 (14 12)  (1158 268)  (1158 268)  routing T_22_16.wire_logic_cluster/lc_0/out <X> T_22_16.lc_trk_g3_0
 (17 12)  (1161 268)  (1161 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (31 12)  (1175 268)  (1175 268)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 268)  (1176 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 268)  (1177 268)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 268)  (1178 268)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 268)  (1180 268)  LC_6 Logic Functioning bit
 (37 12)  (1181 268)  (1181 268)  LC_6 Logic Functioning bit
 (39 12)  (1183 268)  (1183 268)  LC_6 Logic Functioning bit
 (43 12)  (1187 268)  (1187 268)  LC_6 Logic Functioning bit
 (50 12)  (1194 268)  (1194 268)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (1161 269)  (1161 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (1166 269)  (1166 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1169 269)  (1169 269)  routing T_22_16.sp4_r_v_b_42 <X> T_22_16.lc_trk_g3_2
 (27 13)  (1171 269)  (1171 269)  routing T_22_16.lc_trk_g3_1 <X> T_22_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 269)  (1172 269)  routing T_22_16.lc_trk_g3_1 <X> T_22_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 269)  (1173 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 269)  (1175 269)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (1180 269)  (1180 269)  LC_6 Logic Functioning bit
 (37 13)  (1181 269)  (1181 269)  LC_6 Logic Functioning bit
 (38 13)  (1182 269)  (1182 269)  LC_6 Logic Functioning bit
 (42 13)  (1186 269)  (1186 269)  LC_6 Logic Functioning bit
 (0 14)  (1144 270)  (1144 270)  routing T_22_16.glb_netwk_4 <X> T_22_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 270)  (1145 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (1159 270)  (1159 270)  routing T_22_16.sp4_v_t_32 <X> T_22_16.lc_trk_g3_5
 (16 14)  (1160 270)  (1160 270)  routing T_22_16.sp4_v_t_32 <X> T_22_16.lc_trk_g3_5
 (17 14)  (1161 270)  (1161 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (1165 270)  (1165 270)  routing T_22_16.sp4_h_l_34 <X> T_22_16.lc_trk_g3_7
 (22 14)  (1166 270)  (1166 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1167 270)  (1167 270)  routing T_22_16.sp4_h_l_34 <X> T_22_16.lc_trk_g3_7
 (24 14)  (1168 270)  (1168 270)  routing T_22_16.sp4_h_l_34 <X> T_22_16.lc_trk_g3_7
 (25 14)  (1169 270)  (1169 270)  routing T_22_16.wire_logic_cluster/lc_6/out <X> T_22_16.lc_trk_g3_6
 (32 14)  (1176 270)  (1176 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 270)  (1177 270)  routing T_22_16.lc_trk_g2_2 <X> T_22_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 270)  (1180 270)  LC_7 Logic Functioning bit
 (37 14)  (1181 270)  (1181 270)  LC_7 Logic Functioning bit
 (38 14)  (1182 270)  (1182 270)  LC_7 Logic Functioning bit
 (42 14)  (1186 270)  (1186 270)  LC_7 Logic Functioning bit
 (45 14)  (1189 270)  (1189 270)  LC_7 Logic Functioning bit
 (50 14)  (1194 270)  (1194 270)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (1196 270)  (1196 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (4 15)  (1148 271)  (1148 271)  routing T_22_16.sp4_h_r_1 <X> T_22_16.sp4_h_l_44
 (6 15)  (1150 271)  (1150 271)  routing T_22_16.sp4_h_r_1 <X> T_22_16.sp4_h_l_44
 (14 15)  (1158 271)  (1158 271)  routing T_22_16.sp4_h_l_17 <X> T_22_16.lc_trk_g3_4
 (15 15)  (1159 271)  (1159 271)  routing T_22_16.sp4_h_l_17 <X> T_22_16.lc_trk_g3_4
 (16 15)  (1160 271)  (1160 271)  routing T_22_16.sp4_h_l_17 <X> T_22_16.lc_trk_g3_4
 (17 15)  (1161 271)  (1161 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (1165 271)  (1165 271)  routing T_22_16.sp4_h_l_34 <X> T_22_16.lc_trk_g3_7
 (22 15)  (1166 271)  (1166 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (1172 271)  (1172 271)  routing T_22_16.lc_trk_g2_1 <X> T_22_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 271)  (1173 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 271)  (1175 271)  routing T_22_16.lc_trk_g2_2 <X> T_22_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (1180 271)  (1180 271)  LC_7 Logic Functioning bit
 (37 15)  (1181 271)  (1181 271)  LC_7 Logic Functioning bit
 (39 15)  (1183 271)  (1183 271)  LC_7 Logic Functioning bit
 (43 15)  (1187 271)  (1187 271)  LC_7 Logic Functioning bit
 (45 15)  (1189 271)  (1189 271)  LC_7 Logic Functioning bit


LogicTile_23_16

 (25 0)  (1223 256)  (1223 256)  routing T_23_16.sp4_h_l_7 <X> T_23_16.lc_trk_g0_2
 (4 1)  (1202 257)  (1202 257)  routing T_23_16.sp4_v_t_42 <X> T_23_16.sp4_h_r_0
 (8 1)  (1206 257)  (1206 257)  routing T_23_16.sp4_h_l_42 <X> T_23_16.sp4_v_b_1
 (9 1)  (1207 257)  (1207 257)  routing T_23_16.sp4_h_l_42 <X> T_23_16.sp4_v_b_1
 (10 1)  (1208 257)  (1208 257)  routing T_23_16.sp4_h_l_42 <X> T_23_16.sp4_v_b_1
 (14 1)  (1212 257)  (1212 257)  routing T_23_16.sp12_h_r_16 <X> T_23_16.lc_trk_g0_0
 (16 1)  (1214 257)  (1214 257)  routing T_23_16.sp12_h_r_16 <X> T_23_16.lc_trk_g0_0
 (17 1)  (1215 257)  (1215 257)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (1220 257)  (1220 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1221 257)  (1221 257)  routing T_23_16.sp4_h_l_7 <X> T_23_16.lc_trk_g0_2
 (24 1)  (1222 257)  (1222 257)  routing T_23_16.sp4_h_l_7 <X> T_23_16.lc_trk_g0_2
 (25 1)  (1223 257)  (1223 257)  routing T_23_16.sp4_h_l_7 <X> T_23_16.lc_trk_g0_2
 (1 2)  (1199 258)  (1199 258)  routing T_23_16.glb_netwk_5 <X> T_23_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 258)  (1200 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (1206 258)  (1206 258)  routing T_23_16.sp4_v_t_36 <X> T_23_16.sp4_h_l_36
 (9 2)  (1207 258)  (1207 258)  routing T_23_16.sp4_v_t_36 <X> T_23_16.sp4_h_l_36
 (17 2)  (1215 258)  (1215 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (29 2)  (1227 258)  (1227 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 258)  (1229 258)  routing T_23_16.lc_trk_g2_6 <X> T_23_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 258)  (1230 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 258)  (1231 258)  routing T_23_16.lc_trk_g2_6 <X> T_23_16.wire_logic_cluster/lc_1/in_3
 (41 2)  (1239 258)  (1239 258)  LC_1 Logic Functioning bit
 (43 2)  (1241 258)  (1241 258)  LC_1 Logic Functioning bit
 (0 3)  (1198 259)  (1198 259)  routing T_23_16.glb_netwk_5 <X> T_23_16.wire_logic_cluster/lc_7/clk
 (14 3)  (1212 259)  (1212 259)  routing T_23_16.sp4_r_v_b_28 <X> T_23_16.lc_trk_g0_4
 (17 3)  (1215 259)  (1215 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (1216 259)  (1216 259)  routing T_23_16.sp4_r_v_b_29 <X> T_23_16.lc_trk_g0_5
 (27 3)  (1225 259)  (1225 259)  routing T_23_16.lc_trk_g3_0 <X> T_23_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 259)  (1226 259)  routing T_23_16.lc_trk_g3_0 <X> T_23_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 259)  (1227 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (1229 259)  (1229 259)  routing T_23_16.lc_trk_g2_6 <X> T_23_16.wire_logic_cluster/lc_1/in_3
 (25 4)  (1223 260)  (1223 260)  routing T_23_16.sp4_h_r_10 <X> T_23_16.lc_trk_g1_2
 (26 4)  (1224 260)  (1224 260)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (1227 260)  (1227 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 260)  (1228 260)  routing T_23_16.lc_trk_g0_5 <X> T_23_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 260)  (1229 260)  routing T_23_16.lc_trk_g2_5 <X> T_23_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 260)  (1230 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 260)  (1231 260)  routing T_23_16.lc_trk_g2_5 <X> T_23_16.wire_logic_cluster/lc_2/in_3
 (50 4)  (1248 260)  (1248 260)  Cascade bit: LH_LC02_inmux02_5

 (8 5)  (1206 261)  (1206 261)  routing T_23_16.sp4_h_l_41 <X> T_23_16.sp4_v_b_4
 (9 5)  (1207 261)  (1207 261)  routing T_23_16.sp4_h_l_41 <X> T_23_16.sp4_v_b_4
 (22 5)  (1220 261)  (1220 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1221 261)  (1221 261)  routing T_23_16.sp4_h_r_10 <X> T_23_16.lc_trk_g1_2
 (24 5)  (1222 261)  (1222 261)  routing T_23_16.sp4_h_r_10 <X> T_23_16.lc_trk_g1_2
 (26 5)  (1224 261)  (1224 261)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (1225 261)  (1225 261)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 261)  (1227 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (1234 261)  (1234 261)  LC_2 Logic Functioning bit
 (21 6)  (1219 262)  (1219 262)  routing T_23_16.sp4_h_l_10 <X> T_23_16.lc_trk_g1_7
 (22 6)  (1220 262)  (1220 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1221 262)  (1221 262)  routing T_23_16.sp4_h_l_10 <X> T_23_16.lc_trk_g1_7
 (24 6)  (1222 262)  (1222 262)  routing T_23_16.sp4_h_l_10 <X> T_23_16.lc_trk_g1_7
 (26 6)  (1224 262)  (1224 262)  routing T_23_16.lc_trk_g2_5 <X> T_23_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (1225 262)  (1225 262)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 262)  (1227 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 262)  (1228 262)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 262)  (1229 262)  routing T_23_16.lc_trk_g2_4 <X> T_23_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 262)  (1230 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 262)  (1231 262)  routing T_23_16.lc_trk_g2_4 <X> T_23_16.wire_logic_cluster/lc_3/in_3
 (21 7)  (1219 263)  (1219 263)  routing T_23_16.sp4_h_l_10 <X> T_23_16.lc_trk_g1_7
 (28 7)  (1226 263)  (1226 263)  routing T_23_16.lc_trk_g2_5 <X> T_23_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 263)  (1227 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 263)  (1228 263)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (1230 263)  (1230 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (1231 263)  (1231 263)  routing T_23_16.lc_trk_g2_1 <X> T_23_16.input_2_3
 (37 7)  (1235 263)  (1235 263)  LC_3 Logic Functioning bit
 (2 8)  (1200 264)  (1200 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (17 8)  (1215 264)  (1215 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1216 264)  (1216 264)  routing T_23_16.wire_logic_cluster/lc_1/out <X> T_23_16.lc_trk_g2_1
 (26 8)  (1224 264)  (1224 264)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (1225 264)  (1225 264)  routing T_23_16.lc_trk_g3_4 <X> T_23_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 264)  (1226 264)  routing T_23_16.lc_trk_g3_4 <X> T_23_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 264)  (1227 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 264)  (1228 264)  routing T_23_16.lc_trk_g3_4 <X> T_23_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 264)  (1230 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 264)  (1231 264)  routing T_23_16.lc_trk_g2_1 <X> T_23_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 264)  (1234 264)  LC_4 Logic Functioning bit
 (38 8)  (1236 264)  (1236 264)  LC_4 Logic Functioning bit
 (46 8)  (1244 264)  (1244 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (3 9)  (1201 265)  (1201 265)  routing T_23_16.sp12_h_l_22 <X> T_23_16.sp12_v_b_1
 (26 9)  (1224 265)  (1224 265)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (1225 265)  (1225 265)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 265)  (1227 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (12 10)  (1210 266)  (1210 266)  routing T_23_16.sp4_v_t_39 <X> T_23_16.sp4_h_l_45
 (15 10)  (1213 266)  (1213 266)  routing T_23_16.sp4_v_t_32 <X> T_23_16.lc_trk_g2_5
 (16 10)  (1214 266)  (1214 266)  routing T_23_16.sp4_v_t_32 <X> T_23_16.lc_trk_g2_5
 (17 10)  (1215 266)  (1215 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (1220 266)  (1220 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (1223 266)  (1223 266)  routing T_23_16.sp12_v_b_6 <X> T_23_16.lc_trk_g2_6
 (29 10)  (1227 266)  (1227 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 266)  (1228 266)  routing T_23_16.lc_trk_g0_4 <X> T_23_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 266)  (1230 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (41 10)  (1239 266)  (1239 266)  LC_5 Logic Functioning bit
 (50 10)  (1248 266)  (1248 266)  Cascade bit: LH_LC05_inmux02_5

 (11 11)  (1209 267)  (1209 267)  routing T_23_16.sp4_v_t_39 <X> T_23_16.sp4_h_l_45
 (13 11)  (1211 267)  (1211 267)  routing T_23_16.sp4_v_t_39 <X> T_23_16.sp4_h_l_45
 (14 11)  (1212 267)  (1212 267)  routing T_23_16.sp4_h_l_17 <X> T_23_16.lc_trk_g2_4
 (15 11)  (1213 267)  (1213 267)  routing T_23_16.sp4_h_l_17 <X> T_23_16.lc_trk_g2_4
 (16 11)  (1214 267)  (1214 267)  routing T_23_16.sp4_h_l_17 <X> T_23_16.lc_trk_g2_4
 (17 11)  (1215 267)  (1215 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (1220 267)  (1220 267)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (1222 267)  (1222 267)  routing T_23_16.sp12_v_b_6 <X> T_23_16.lc_trk_g2_6
 (25 11)  (1223 267)  (1223 267)  routing T_23_16.sp12_v_b_6 <X> T_23_16.lc_trk_g2_6
 (31 11)  (1229 267)  (1229 267)  routing T_23_16.lc_trk_g0_2 <X> T_23_16.wire_logic_cluster/lc_5/in_3
 (41 11)  (1239 267)  (1239 267)  LC_5 Logic Functioning bit
 (10 12)  (1208 268)  (1208 268)  routing T_23_16.sp4_v_t_40 <X> T_23_16.sp4_h_r_10
 (22 12)  (1220 268)  (1220 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1221 268)  (1221 268)  routing T_23_16.sp4_h_r_27 <X> T_23_16.lc_trk_g3_3
 (24 12)  (1222 268)  (1222 268)  routing T_23_16.sp4_h_r_27 <X> T_23_16.lc_trk_g3_3
 (27 12)  (1225 268)  (1225 268)  routing T_23_16.lc_trk_g1_2 <X> T_23_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 268)  (1227 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 268)  (1229 268)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 268)  (1230 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 268)  (1231 268)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 268)  (1234 268)  LC_6 Logic Functioning bit
 (37 12)  (1235 268)  (1235 268)  LC_6 Logic Functioning bit
 (39 12)  (1237 268)  (1237 268)  LC_6 Logic Functioning bit
 (40 12)  (1238 268)  (1238 268)  LC_6 Logic Functioning bit
 (42 12)  (1240 268)  (1240 268)  LC_6 Logic Functioning bit
 (43 12)  (1241 268)  (1241 268)  LC_6 Logic Functioning bit
 (45 12)  (1243 268)  (1243 268)  LC_6 Logic Functioning bit
 (50 12)  (1248 268)  (1248 268)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (1250 268)  (1250 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (1215 269)  (1215 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (1219 269)  (1219 269)  routing T_23_16.sp4_h_r_27 <X> T_23_16.lc_trk_g3_3
 (26 13)  (1224 269)  (1224 269)  routing T_23_16.lc_trk_g3_3 <X> T_23_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1225 269)  (1225 269)  routing T_23_16.lc_trk_g3_3 <X> T_23_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 269)  (1226 269)  routing T_23_16.lc_trk_g3_3 <X> T_23_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 269)  (1227 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 269)  (1228 269)  routing T_23_16.lc_trk_g1_2 <X> T_23_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (1229 269)  (1229 269)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (1234 269)  (1234 269)  LC_6 Logic Functioning bit
 (37 13)  (1235 269)  (1235 269)  LC_6 Logic Functioning bit
 (38 13)  (1236 269)  (1236 269)  LC_6 Logic Functioning bit
 (41 13)  (1239 269)  (1239 269)  LC_6 Logic Functioning bit
 (43 13)  (1241 269)  (1241 269)  LC_6 Logic Functioning bit
 (45 13)  (1243 269)  (1243 269)  LC_6 Logic Functioning bit
 (46 13)  (1244 269)  (1244 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (1198 270)  (1198 270)  routing T_23_16.glb_netwk_6 <X> T_23_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 270)  (1199 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (1198 271)  (1198 271)  routing T_23_16.glb_netwk_6 <X> T_23_16.wire_logic_cluster/lc_7/s_r
 (14 15)  (1212 271)  (1212 271)  routing T_23_16.sp4_h_l_17 <X> T_23_16.lc_trk_g3_4
 (15 15)  (1213 271)  (1213 271)  routing T_23_16.sp4_h_l_17 <X> T_23_16.lc_trk_g3_4
 (16 15)  (1214 271)  (1214 271)  routing T_23_16.sp4_h_l_17 <X> T_23_16.lc_trk_g3_4
 (17 15)  (1215 271)  (1215 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_24_16

 (0 0)  (1252 256)  (1252 256)  Negative Clock bit

 (14 0)  (1266 256)  (1266 256)  routing T_24_16.wire_logic_cluster/lc_0/out <X> T_24_16.lc_trk_g0_0
 (25 0)  (1277 256)  (1277 256)  routing T_24_16.wire_logic_cluster/lc_2/out <X> T_24_16.lc_trk_g0_2
 (26 0)  (1278 256)  (1278 256)  routing T_24_16.lc_trk_g1_7 <X> T_24_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (1279 256)  (1279 256)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 256)  (1280 256)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 256)  (1281 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 256)  (1283 256)  routing T_24_16.lc_trk_g0_7 <X> T_24_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 256)  (1284 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 256)  (1288 256)  LC_0 Logic Functioning bit
 (37 0)  (1289 256)  (1289 256)  LC_0 Logic Functioning bit
 (38 0)  (1290 256)  (1290 256)  LC_0 Logic Functioning bit
 (39 0)  (1291 256)  (1291 256)  LC_0 Logic Functioning bit
 (41 0)  (1293 256)  (1293 256)  LC_0 Logic Functioning bit
 (43 0)  (1295 256)  (1295 256)  LC_0 Logic Functioning bit
 (45 0)  (1297 256)  (1297 256)  LC_0 Logic Functioning bit
 (17 1)  (1269 257)  (1269 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1274 257)  (1274 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1278 257)  (1278 257)  routing T_24_16.lc_trk_g1_7 <X> T_24_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (1279 257)  (1279 257)  routing T_24_16.lc_trk_g1_7 <X> T_24_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 257)  (1281 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 257)  (1282 257)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (1283 257)  (1283 257)  routing T_24_16.lc_trk_g0_7 <X> T_24_16.wire_logic_cluster/lc_0/in_3
 (37 1)  (1289 257)  (1289 257)  LC_0 Logic Functioning bit
 (39 1)  (1291 257)  (1291 257)  LC_0 Logic Functioning bit
 (45 1)  (1297 257)  (1297 257)  LC_0 Logic Functioning bit
 (2 2)  (1254 258)  (1254 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (14 2)  (1266 258)  (1266 258)  routing T_24_16.wire_logic_cluster/lc_4/out <X> T_24_16.lc_trk_g0_4
 (22 2)  (1274 258)  (1274 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (1277 258)  (1277 258)  routing T_24_16.wire_logic_cluster/lc_6/out <X> T_24_16.lc_trk_g0_6
 (29 2)  (1281 258)  (1281 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 258)  (1284 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 258)  (1285 258)  routing T_24_16.lc_trk_g3_3 <X> T_24_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 258)  (1286 258)  routing T_24_16.lc_trk_g3_3 <X> T_24_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 258)  (1288 258)  LC_1 Logic Functioning bit
 (37 2)  (1289 258)  (1289 258)  LC_1 Logic Functioning bit
 (38 2)  (1290 258)  (1290 258)  LC_1 Logic Functioning bit
 (39 2)  (1291 258)  (1291 258)  LC_1 Logic Functioning bit
 (41 2)  (1293 258)  (1293 258)  LC_1 Logic Functioning bit
 (43 2)  (1295 258)  (1295 258)  LC_1 Logic Functioning bit
 (45 2)  (1297 258)  (1297 258)  LC_1 Logic Functioning bit
 (17 3)  (1269 259)  (1269 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (1273 259)  (1273 259)  routing T_24_16.sp4_r_v_b_31 <X> T_24_16.lc_trk_g0_7
 (22 3)  (1274 259)  (1274 259)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (1278 259)  (1278 259)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (1279 259)  (1279 259)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 259)  (1280 259)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 259)  (1281 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1283 259)  (1283 259)  routing T_24_16.lc_trk_g3_3 <X> T_24_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (1288 259)  (1288 259)  LC_1 Logic Functioning bit
 (38 3)  (1290 259)  (1290 259)  LC_1 Logic Functioning bit
 (45 3)  (1297 259)  (1297 259)  LC_1 Logic Functioning bit
 (0 4)  (1252 260)  (1252 260)  routing T_24_16.lc_trk_g2_2 <X> T_24_16.wire_logic_cluster/lc_7/cen
 (1 4)  (1253 260)  (1253 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (1267 260)  (1267 260)  routing T_24_16.sp4_v_b_17 <X> T_24_16.lc_trk_g1_1
 (16 4)  (1268 260)  (1268 260)  routing T_24_16.sp4_v_b_17 <X> T_24_16.lc_trk_g1_1
 (17 4)  (1269 260)  (1269 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (1273 260)  (1273 260)  routing T_24_16.wire_logic_cluster/lc_3/out <X> T_24_16.lc_trk_g1_3
 (22 4)  (1274 260)  (1274 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (1279 260)  (1279 260)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (1280 260)  (1280 260)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 260)  (1281 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 260)  (1284 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 260)  (1285 260)  routing T_24_16.lc_trk_g2_3 <X> T_24_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 260)  (1288 260)  LC_2 Logic Functioning bit
 (37 4)  (1289 260)  (1289 260)  LC_2 Logic Functioning bit
 (38 4)  (1290 260)  (1290 260)  LC_2 Logic Functioning bit
 (39 4)  (1291 260)  (1291 260)  LC_2 Logic Functioning bit
 (41 4)  (1293 260)  (1293 260)  LC_2 Logic Functioning bit
 (43 4)  (1295 260)  (1295 260)  LC_2 Logic Functioning bit
 (45 4)  (1297 260)  (1297 260)  LC_2 Logic Functioning bit
 (1 5)  (1253 261)  (1253 261)  routing T_24_16.lc_trk_g2_2 <X> T_24_16.wire_logic_cluster/lc_7/cen
 (27 5)  (1279 261)  (1279 261)  routing T_24_16.lc_trk_g3_1 <X> T_24_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 261)  (1280 261)  routing T_24_16.lc_trk_g3_1 <X> T_24_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 261)  (1281 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1282 261)  (1282 261)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (1283 261)  (1283 261)  routing T_24_16.lc_trk_g2_3 <X> T_24_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (1289 261)  (1289 261)  LC_2 Logic Functioning bit
 (39 5)  (1291 261)  (1291 261)  LC_2 Logic Functioning bit
 (45 5)  (1297 261)  (1297 261)  LC_2 Logic Functioning bit
 (15 6)  (1267 262)  (1267 262)  routing T_24_16.sp4_h_r_13 <X> T_24_16.lc_trk_g1_5
 (16 6)  (1268 262)  (1268 262)  routing T_24_16.sp4_h_r_13 <X> T_24_16.lc_trk_g1_5
 (17 6)  (1269 262)  (1269 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1270 262)  (1270 262)  routing T_24_16.sp4_h_r_13 <X> T_24_16.lc_trk_g1_5
 (22 6)  (1274 262)  (1274 262)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1276 262)  (1276 262)  routing T_24_16.bot_op_7 <X> T_24_16.lc_trk_g1_7
 (29 6)  (1281 262)  (1281 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 262)  (1283 262)  routing T_24_16.lc_trk_g1_5 <X> T_24_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 262)  (1284 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 262)  (1286 262)  routing T_24_16.lc_trk_g1_5 <X> T_24_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 262)  (1288 262)  LC_3 Logic Functioning bit
 (37 6)  (1289 262)  (1289 262)  LC_3 Logic Functioning bit
 (38 6)  (1290 262)  (1290 262)  LC_3 Logic Functioning bit
 (39 6)  (1291 262)  (1291 262)  LC_3 Logic Functioning bit
 (41 6)  (1293 262)  (1293 262)  LC_3 Logic Functioning bit
 (43 6)  (1295 262)  (1295 262)  LC_3 Logic Functioning bit
 (45 6)  (1297 262)  (1297 262)  LC_3 Logic Functioning bit
 (26 7)  (1278 263)  (1278 263)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (1279 263)  (1279 263)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 263)  (1280 263)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 263)  (1281 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1282 263)  (1282 263)  routing T_24_16.lc_trk_g0_2 <X> T_24_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (1288 263)  (1288 263)  LC_3 Logic Functioning bit
 (38 7)  (1290 263)  (1290 263)  LC_3 Logic Functioning bit
 (45 7)  (1297 263)  (1297 263)  LC_3 Logic Functioning bit
 (16 8)  (1268 264)  (1268 264)  routing T_24_16.sp12_v_t_14 <X> T_24_16.lc_trk_g2_1
 (17 8)  (1269 264)  (1269 264)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (21 8)  (1273 264)  (1273 264)  routing T_24_16.sp4_v_t_14 <X> T_24_16.lc_trk_g2_3
 (22 8)  (1274 264)  (1274 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1275 264)  (1275 264)  routing T_24_16.sp4_v_t_14 <X> T_24_16.lc_trk_g2_3
 (25 8)  (1277 264)  (1277 264)  routing T_24_16.sp4_v_b_26 <X> T_24_16.lc_trk_g2_2
 (27 8)  (1279 264)  (1279 264)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (1280 264)  (1280 264)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 264)  (1281 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 264)  (1283 264)  routing T_24_16.lc_trk_g2_5 <X> T_24_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 264)  (1284 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 264)  (1285 264)  routing T_24_16.lc_trk_g2_5 <X> T_24_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 264)  (1288 264)  LC_4 Logic Functioning bit
 (37 8)  (1289 264)  (1289 264)  LC_4 Logic Functioning bit
 (38 8)  (1290 264)  (1290 264)  LC_4 Logic Functioning bit
 (39 8)  (1291 264)  (1291 264)  LC_4 Logic Functioning bit
 (41 8)  (1293 264)  (1293 264)  LC_4 Logic Functioning bit
 (43 8)  (1295 264)  (1295 264)  LC_4 Logic Functioning bit
 (45 8)  (1297 264)  (1297 264)  LC_4 Logic Functioning bit
 (16 9)  (1268 265)  (1268 265)  routing T_24_16.sp12_v_b_8 <X> T_24_16.lc_trk_g2_0
 (17 9)  (1269 265)  (1269 265)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (1270 265)  (1270 265)  routing T_24_16.sp12_v_t_14 <X> T_24_16.lc_trk_g2_1
 (22 9)  (1274 265)  (1274 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1275 265)  (1275 265)  routing T_24_16.sp4_v_b_26 <X> T_24_16.lc_trk_g2_2
 (26 9)  (1278 265)  (1278 265)  routing T_24_16.lc_trk_g1_3 <X> T_24_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (1279 265)  (1279 265)  routing T_24_16.lc_trk_g1_3 <X> T_24_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 265)  (1281 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1282 265)  (1282 265)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_4/in_1
 (37 9)  (1289 265)  (1289 265)  LC_4 Logic Functioning bit
 (39 9)  (1291 265)  (1291 265)  LC_4 Logic Functioning bit
 (45 9)  (1297 265)  (1297 265)  LC_4 Logic Functioning bit
 (15 10)  (1267 266)  (1267 266)  routing T_24_16.sp4_h_l_16 <X> T_24_16.lc_trk_g2_5
 (16 10)  (1268 266)  (1268 266)  routing T_24_16.sp4_h_l_16 <X> T_24_16.lc_trk_g2_5
 (17 10)  (1269 266)  (1269 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (29 10)  (1281 266)  (1281 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 266)  (1282 266)  routing T_24_16.lc_trk_g0_4 <X> T_24_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 266)  (1284 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 266)  (1286 266)  routing T_24_16.lc_trk_g1_1 <X> T_24_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 266)  (1288 266)  LC_5 Logic Functioning bit
 (37 10)  (1289 266)  (1289 266)  LC_5 Logic Functioning bit
 (38 10)  (1290 266)  (1290 266)  LC_5 Logic Functioning bit
 (39 10)  (1291 266)  (1291 266)  LC_5 Logic Functioning bit
 (41 10)  (1293 266)  (1293 266)  LC_5 Logic Functioning bit
 (43 10)  (1295 266)  (1295 266)  LC_5 Logic Functioning bit
 (45 10)  (1297 266)  (1297 266)  LC_5 Logic Functioning bit
 (18 11)  (1270 267)  (1270 267)  routing T_24_16.sp4_h_l_16 <X> T_24_16.lc_trk_g2_5
 (26 11)  (1278 267)  (1278 267)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (1279 267)  (1279 267)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 267)  (1280 267)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 267)  (1281 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (1288 267)  (1288 267)  LC_5 Logic Functioning bit
 (38 11)  (1290 267)  (1290 267)  LC_5 Logic Functioning bit
 (45 11)  (1297 267)  (1297 267)  LC_5 Logic Functioning bit
 (4 12)  (1256 268)  (1256 268)  routing T_24_16.sp4_h_l_44 <X> T_24_16.sp4_v_b_9
 (17 12)  (1269 268)  (1269 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1270 268)  (1270 268)  routing T_24_16.wire_logic_cluster/lc_1/out <X> T_24_16.lc_trk_g3_1
 (22 12)  (1274 268)  (1274 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1275 268)  (1275 268)  routing T_24_16.sp4_v_t_30 <X> T_24_16.lc_trk_g3_3
 (24 12)  (1276 268)  (1276 268)  routing T_24_16.sp4_v_t_30 <X> T_24_16.lc_trk_g3_3
 (26 12)  (1278 268)  (1278 268)  routing T_24_16.lc_trk_g3_5 <X> T_24_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (1279 268)  (1279 268)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (1280 268)  (1280 268)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 268)  (1281 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 268)  (1284 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 268)  (1285 268)  routing T_24_16.lc_trk_g2_1 <X> T_24_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 268)  (1288 268)  LC_6 Logic Functioning bit
 (37 12)  (1289 268)  (1289 268)  LC_6 Logic Functioning bit
 (38 12)  (1290 268)  (1290 268)  LC_6 Logic Functioning bit
 (39 12)  (1291 268)  (1291 268)  LC_6 Logic Functioning bit
 (41 12)  (1293 268)  (1293 268)  LC_6 Logic Functioning bit
 (43 12)  (1295 268)  (1295 268)  LC_6 Logic Functioning bit
 (45 12)  (1297 268)  (1297 268)  LC_6 Logic Functioning bit
 (5 13)  (1257 269)  (1257 269)  routing T_24_16.sp4_h_l_44 <X> T_24_16.sp4_v_b_9
 (22 13)  (1274 269)  (1274 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1277 269)  (1277 269)  routing T_24_16.sp4_r_v_b_42 <X> T_24_16.lc_trk_g3_2
 (27 13)  (1279 269)  (1279 269)  routing T_24_16.lc_trk_g3_5 <X> T_24_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 269)  (1280 269)  routing T_24_16.lc_trk_g3_5 <X> T_24_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 269)  (1281 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 269)  (1282 269)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_6/in_1
 (37 13)  (1289 269)  (1289 269)  LC_6 Logic Functioning bit
 (39 13)  (1291 269)  (1291 269)  LC_6 Logic Functioning bit
 (45 13)  (1297 269)  (1297 269)  LC_6 Logic Functioning bit
 (0 14)  (1252 270)  (1252 270)  routing T_24_16.glb_netwk_4 <X> T_24_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 270)  (1253 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (10 14)  (1262 270)  (1262 270)  routing T_24_16.sp4_v_b_5 <X> T_24_16.sp4_h_l_47
 (17 14)  (1269 270)  (1269 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1270 270)  (1270 270)  routing T_24_16.wire_logic_cluster/lc_5/out <X> T_24_16.lc_trk_g3_5
 (29 14)  (1281 270)  (1281 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 270)  (1282 270)  routing T_24_16.lc_trk_g0_6 <X> T_24_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 270)  (1284 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 270)  (1285 270)  routing T_24_16.lc_trk_g2_0 <X> T_24_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 270)  (1288 270)  LC_7 Logic Functioning bit
 (37 14)  (1289 270)  (1289 270)  LC_7 Logic Functioning bit
 (38 14)  (1290 270)  (1290 270)  LC_7 Logic Functioning bit
 (39 14)  (1291 270)  (1291 270)  LC_7 Logic Functioning bit
 (41 14)  (1293 270)  (1293 270)  LC_7 Logic Functioning bit
 (43 14)  (1295 270)  (1295 270)  LC_7 Logic Functioning bit
 (45 14)  (1297 270)  (1297 270)  LC_7 Logic Functioning bit
 (26 15)  (1278 271)  (1278 271)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (1279 271)  (1279 271)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 271)  (1280 271)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 271)  (1281 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1282 271)  (1282 271)  routing T_24_16.lc_trk_g0_6 <X> T_24_16.wire_logic_cluster/lc_7/in_1
 (36 15)  (1288 271)  (1288 271)  LC_7 Logic Functioning bit
 (38 15)  (1290 271)  (1290 271)  LC_7 Logic Functioning bit
 (45 15)  (1297 271)  (1297 271)  LC_7 Logic Functioning bit
 (48 15)  (1300 271)  (1300 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


RAM_Tile_25_16

 (8 5)  (1314 261)  (1314 261)  routing T_25_16.sp4_h_l_47 <X> T_25_16.sp4_v_b_4
 (9 5)  (1315 261)  (1315 261)  routing T_25_16.sp4_h_l_47 <X> T_25_16.sp4_v_b_4
 (10 5)  (1316 261)  (1316 261)  routing T_25_16.sp4_h_l_47 <X> T_25_16.sp4_v_b_4
 (4 12)  (1310 268)  (1310 268)  routing T_25_16.sp4_h_l_44 <X> T_25_16.sp4_v_b_9
 (5 13)  (1311 269)  (1311 269)  routing T_25_16.sp4_h_l_44 <X> T_25_16.sp4_v_b_9


LogicTile_27_16

 (19 8)  (1421 264)  (1421 264)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_31_16

 (9 12)  (1627 268)  (1627 268)  routing T_31_16.sp4_v_t_47 <X> T_31_16.sp4_h_r_10


IO_Tile_33_16

 (14 4)  (1740 260)  (1740 260)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (15 4)  (1741 260)  (1741 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (1741 261)  (1741 261)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (5 6)  (1731 262)  (1731 262)  routing T_33_16.span4_horz_23 <X> T_33_16.lc_trk_g0_7
 (6 6)  (1732 262)  (1732 262)  routing T_33_16.span4_horz_23 <X> T_33_16.lc_trk_g0_7
 (7 6)  (1733 262)  (1733 262)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_23 lc_trk_g0_7


IO_Tile_0_15

 (11 0)  (6 240)  (6 240)  routing T_0_15.span4_horz_1 <X> T_0_15.span4_vert_t_12
 (12 0)  (5 240)  (5 240)  routing T_0_15.span4_horz_1 <X> T_0_15.span4_vert_t_12
 (11 2)  (6 242)  (6 242)  routing T_0_15.span4_horz_7 <X> T_0_15.span4_vert_t_13
 (12 2)  (5 242)  (5 242)  routing T_0_15.span4_horz_7 <X> T_0_15.span4_vert_t_13


LogicTile_2_15

 (3 0)  (75 240)  (75 240)  routing T_2_15.sp12_h_r_0 <X> T_2_15.sp12_v_b_0
 (3 1)  (75 241)  (75 241)  routing T_2_15.sp12_h_r_0 <X> T_2_15.sp12_v_b_0


LogicTile_4_15

 (8 2)  (188 242)  (188 242)  routing T_4_15.sp4_h_r_1 <X> T_4_15.sp4_h_l_36
 (3 4)  (183 244)  (183 244)  routing T_4_15.sp12_v_t_23 <X> T_4_15.sp12_h_r_0
 (8 10)  (188 250)  (188 250)  routing T_4_15.sp4_h_r_7 <X> T_4_15.sp4_h_l_42


LogicTile_6_15

 (28 0)  (316 240)  (316 240)  routing T_6_15.lc_trk_g2_7 <X> T_6_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 240)  (317 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 240)  (318 240)  routing T_6_15.lc_trk_g2_7 <X> T_6_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 240)  (319 240)  routing T_6_15.lc_trk_g1_4 <X> T_6_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 240)  (320 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 240)  (322 240)  routing T_6_15.lc_trk_g1_4 <X> T_6_15.wire_logic_cluster/lc_0/in_3
 (47 0)  (335 240)  (335 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (310 241)  (310 241)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (312 241)  (312 241)  routing T_6_15.top_op_2 <X> T_6_15.lc_trk_g0_2
 (25 1)  (313 241)  (313 241)  routing T_6_15.top_op_2 <X> T_6_15.lc_trk_g0_2
 (26 1)  (314 241)  (314 241)  routing T_6_15.lc_trk_g0_2 <X> T_6_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 241)  (317 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 241)  (318 241)  routing T_6_15.lc_trk_g2_7 <X> T_6_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (320 241)  (320 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (322 241)  (322 241)  routing T_6_15.lc_trk_g1_3 <X> T_6_15.input_2_0
 (35 1)  (323 241)  (323 241)  routing T_6_15.lc_trk_g1_3 <X> T_6_15.input_2_0
 (36 1)  (324 241)  (324 241)  LC_0 Logic Functioning bit
 (37 1)  (325 241)  (325 241)  LC_0 Logic Functioning bit
 (39 1)  (327 241)  (327 241)  LC_0 Logic Functioning bit
 (43 1)  (331 241)  (331 241)  LC_0 Logic Functioning bit
 (11 4)  (299 244)  (299 244)  routing T_6_15.sp4_v_t_44 <X> T_6_15.sp4_v_b_5
 (13 4)  (301 244)  (301 244)  routing T_6_15.sp4_v_t_44 <X> T_6_15.sp4_v_b_5
 (22 4)  (310 244)  (310 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (311 244)  (311 244)  routing T_6_15.sp12_h_l_16 <X> T_6_15.lc_trk_g1_3
 (21 5)  (309 245)  (309 245)  routing T_6_15.sp12_h_l_16 <X> T_6_15.lc_trk_g1_3
 (14 6)  (302 246)  (302 246)  routing T_6_15.sp12_h_l_3 <X> T_6_15.lc_trk_g1_4
 (14 7)  (302 247)  (302 247)  routing T_6_15.sp12_h_l_3 <X> T_6_15.lc_trk_g1_4
 (15 7)  (303 247)  (303 247)  routing T_6_15.sp12_h_l_3 <X> T_6_15.lc_trk_g1_4
 (17 7)  (305 247)  (305 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (8 9)  (296 249)  (296 249)  routing T_6_15.sp4_v_t_41 <X> T_6_15.sp4_v_b_7
 (10 9)  (298 249)  (298 249)  routing T_6_15.sp4_v_t_41 <X> T_6_15.sp4_v_b_7
 (22 10)  (310 250)  (310 250)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (311 250)  (311 250)  routing T_6_15.sp12_v_t_12 <X> T_6_15.lc_trk_g2_7


LogicTile_7_15

 (3 0)  (345 240)  (345 240)  routing T_7_15.sp12_v_t_23 <X> T_7_15.sp12_v_b_0
 (25 0)  (367 240)  (367 240)  routing T_7_15.sp4_h_r_10 <X> T_7_15.lc_trk_g0_2
 (31 0)  (373 240)  (373 240)  routing T_7_15.lc_trk_g3_6 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 240)  (374 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 240)  (375 240)  routing T_7_15.lc_trk_g3_6 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 240)  (376 240)  routing T_7_15.lc_trk_g3_6 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 240)  (378 240)  LC_0 Logic Functioning bit
 (37 0)  (379 240)  (379 240)  LC_0 Logic Functioning bit
 (38 0)  (380 240)  (380 240)  LC_0 Logic Functioning bit
 (39 0)  (381 240)  (381 240)  LC_0 Logic Functioning bit
 (45 0)  (387 240)  (387 240)  LC_0 Logic Functioning bit
 (22 1)  (364 241)  (364 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (365 241)  (365 241)  routing T_7_15.sp4_h_r_10 <X> T_7_15.lc_trk_g0_2
 (24 1)  (366 241)  (366 241)  routing T_7_15.sp4_h_r_10 <X> T_7_15.lc_trk_g0_2
 (31 1)  (373 241)  (373 241)  routing T_7_15.lc_trk_g3_6 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (378 241)  (378 241)  LC_0 Logic Functioning bit
 (37 1)  (379 241)  (379 241)  LC_0 Logic Functioning bit
 (38 1)  (380 241)  (380 241)  LC_0 Logic Functioning bit
 (39 1)  (381 241)  (381 241)  LC_0 Logic Functioning bit
 (45 1)  (387 241)  (387 241)  LC_0 Logic Functioning bit
 (48 1)  (390 241)  (390 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (343 242)  (343 242)  routing T_7_15.glb_netwk_5 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (2 2)  (344 242)  (344 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (342 243)  (342 243)  routing T_7_15.glb_netwk_5 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (1 4)  (343 244)  (343 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (343 245)  (343 245)  routing T_7_15.lc_trk_g0_2 <X> T_7_15.wire_logic_cluster/lc_7/cen
 (22 6)  (364 246)  (364 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (365 246)  (365 246)  routing T_7_15.sp4_v_b_23 <X> T_7_15.lc_trk_g1_7
 (24 6)  (366 246)  (366 246)  routing T_7_15.sp4_v_b_23 <X> T_7_15.lc_trk_g1_7
 (31 6)  (373 246)  (373 246)  routing T_7_15.lc_trk_g1_7 <X> T_7_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 246)  (374 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 246)  (376 246)  routing T_7_15.lc_trk_g1_7 <X> T_7_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 246)  (378 246)  LC_3 Logic Functioning bit
 (37 6)  (379 246)  (379 246)  LC_3 Logic Functioning bit
 (38 6)  (380 246)  (380 246)  LC_3 Logic Functioning bit
 (39 6)  (381 246)  (381 246)  LC_3 Logic Functioning bit
 (45 6)  (387 246)  (387 246)  LC_3 Logic Functioning bit
 (31 7)  (373 247)  (373 247)  routing T_7_15.lc_trk_g1_7 <X> T_7_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 247)  (378 247)  LC_3 Logic Functioning bit
 (37 7)  (379 247)  (379 247)  LC_3 Logic Functioning bit
 (38 7)  (380 247)  (380 247)  LC_3 Logic Functioning bit
 (39 7)  (381 247)  (381 247)  LC_3 Logic Functioning bit
 (45 7)  (387 247)  (387 247)  LC_3 Logic Functioning bit
 (48 7)  (390 247)  (390 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (3 12)  (345 252)  (345 252)  routing T_7_15.sp12_v_b_1 <X> T_7_15.sp12_h_r_1
 (10 12)  (352 252)  (352 252)  routing T_7_15.sp4_v_t_40 <X> T_7_15.sp4_h_r_10
 (3 13)  (345 253)  (345 253)  routing T_7_15.sp12_v_b_1 <X> T_7_15.sp12_h_r_1
 (0 14)  (342 254)  (342 254)  routing T_7_15.glb_netwk_6 <X> T_7_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 254)  (343 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (367 254)  (367 254)  routing T_7_15.sp12_v_b_6 <X> T_7_15.lc_trk_g3_6
 (0 15)  (342 255)  (342 255)  routing T_7_15.glb_netwk_6 <X> T_7_15.wire_logic_cluster/lc_7/s_r
 (22 15)  (364 255)  (364 255)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (366 255)  (366 255)  routing T_7_15.sp12_v_b_6 <X> T_7_15.lc_trk_g3_6
 (25 15)  (367 255)  (367 255)  routing T_7_15.sp12_v_b_6 <X> T_7_15.lc_trk_g3_6


RAM_Tile_8_15

 (12 0)  (408 240)  (408 240)  routing T_8_15.sp4_v_b_8 <X> T_8_15.sp4_h_r_2
 (27 0)  (423 240)  (423 240)  routing T_8_15.lc_trk_g1_0 <X> T_8_15.wire_bram/ram/WDATA_15
 (29 0)  (425 240)  (425 240)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_0 wire_bram/ram/WDATA_15
 (40 0)  (436 240)  (436 240)  Enable bit of Mux _out_links/OutMuxa_0 => wire_bram/ram/RDATA_15 sp4_r_v_b_17
 (4 1)  (400 241)  (400 241)  routing T_8_15.sp4_v_t_42 <X> T_8_15.sp4_h_r_0
 (7 1)  (403 241)  (403 241)  Ram config bit: MEMB_Power_Up_Control

 (11 1)  (407 241)  (407 241)  routing T_8_15.sp4_v_b_8 <X> T_8_15.sp4_h_r_2
 (13 1)  (409 241)  (409 241)  routing T_8_15.sp4_v_b_8 <X> T_8_15.sp4_h_r_2
 (1 2)  (397 242)  (397 242)  routing T_8_15.glb_netwk_5 <X> T_8_15.wire_bram/ram/RCLK
 (2 2)  (398 242)  (398 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (8 2)  (404 242)  (404 242)  routing T_8_15.sp4_h_r_1 <X> T_8_15.sp4_h_l_36
 (28 2)  (424 242)  (424 242)  routing T_8_15.lc_trk_g2_0 <X> T_8_15.wire_bram/ram/WDATA_14
 (29 2)  (425 242)  (425 242)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_0 wire_bram/ram/WDATA_14
 (0 3)  (396 243)  (396 243)  routing T_8_15.glb_netwk_5 <X> T_8_15.wire_bram/ram/RCLK
 (37 3)  (433 243)  (433 243)  Enable bit of Mux _out_links/OutMux7_1 => wire_bram/ram/RDATA_14 sp4_h_r_18
 (14 4)  (410 244)  (410 244)  routing T_8_15.sp4_v_b_0 <X> T_8_15.lc_trk_g1_0
 (17 4)  (413 244)  (413 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (417 244)  (417 244)  routing T_8_15.sp4_h_r_11 <X> T_8_15.lc_trk_g1_3
 (22 4)  (418 244)  (418 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (419 244)  (419 244)  routing T_8_15.sp4_h_r_11 <X> T_8_15.lc_trk_g1_3
 (24 4)  (420 244)  (420 244)  routing T_8_15.sp4_h_r_11 <X> T_8_15.lc_trk_g1_3
 (27 4)  (423 244)  (423 244)  routing T_8_15.lc_trk_g3_0 <X> T_8_15.wire_bram/ram/WDATA_13
 (28 4)  (424 244)  (424 244)  routing T_8_15.lc_trk_g3_0 <X> T_8_15.wire_bram/ram/WDATA_13
 (29 4)  (425 244)  (425 244)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_0 wire_bram/ram/WDATA_13
 (16 5)  (412 245)  (412 245)  routing T_8_15.sp4_v_b_0 <X> T_8_15.lc_trk_g1_0
 (17 5)  (413 245)  (413 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (26 5)  (422 245)  (422 245)  routing T_8_15.lc_trk_g1_3 <X> T_8_15.input0_2
 (27 5)  (423 245)  (423 245)  routing T_8_15.lc_trk_g1_3 <X> T_8_15.input0_2
 (29 5)  (425 245)  (425 245)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_3 input0_2
 (39 5)  (435 245)  (435 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_13 sp4_v_b_20
 (21 6)  (417 246)  (417 246)  routing T_8_15.sp4_v_b_7 <X> T_8_15.lc_trk_g1_7
 (22 6)  (418 246)  (418 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (419 246)  (419 246)  routing T_8_15.sp4_v_b_7 <X> T_8_15.lc_trk_g1_7
 (26 6)  (422 246)  (422 246)  routing T_8_15.lc_trk_g2_7 <X> T_8_15.input0_3
 (27 6)  (423 246)  (423 246)  routing T_8_15.lc_trk_g1_7 <X> T_8_15.wire_bram/ram/WDATA_12
 (29 6)  (425 246)  (425 246)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g1_7 wire_bram/ram/WDATA_12
 (30 6)  (426 246)  (426 246)  routing T_8_15.lc_trk_g1_7 <X> T_8_15.wire_bram/ram/WDATA_12
 (26 7)  (422 247)  (422 247)  routing T_8_15.lc_trk_g2_7 <X> T_8_15.input0_3
 (28 7)  (424 247)  (424 247)  routing T_8_15.lc_trk_g2_7 <X> T_8_15.input0_3
 (29 7)  (425 247)  (425 247)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_7 input0_3
 (30 7)  (426 247)  (426 247)  routing T_8_15.lc_trk_g1_7 <X> T_8_15.wire_bram/ram/WDATA_12
 (39 7)  (435 247)  (435 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_bram/ram/RDATA_12 sp4_v_t_11
 (14 8)  (410 248)  (410 248)  routing T_8_15.sp4_h_r_40 <X> T_8_15.lc_trk_g2_0
 (17 8)  (413 248)  (413 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (422 248)  (422 248)  routing T_8_15.lc_trk_g3_7 <X> T_8_15.input0_4
 (28 8)  (424 248)  (424 248)  routing T_8_15.lc_trk_g2_1 <X> T_8_15.wire_bram/ram/WDATA_11
 (29 8)  (425 248)  (425 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (14 9)  (410 249)  (410 249)  routing T_8_15.sp4_h_r_40 <X> T_8_15.lc_trk_g2_0
 (15 9)  (411 249)  (411 249)  routing T_8_15.sp4_h_r_40 <X> T_8_15.lc_trk_g2_0
 (16 9)  (412 249)  (412 249)  routing T_8_15.sp4_h_r_40 <X> T_8_15.lc_trk_g2_0
 (17 9)  (413 249)  (413 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (26 9)  (422 249)  (422 249)  routing T_8_15.lc_trk_g3_7 <X> T_8_15.input0_4
 (27 9)  (423 249)  (423 249)  routing T_8_15.lc_trk_g3_7 <X> T_8_15.input0_4
 (28 9)  (424 249)  (424 249)  routing T_8_15.lc_trk_g3_7 <X> T_8_15.input0_4
 (29 9)  (425 249)  (425 249)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (36 9)  (432 249)  (432 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_11 sp4_h_r_8
 (8 10)  (404 250)  (404 250)  routing T_8_15.sp4_h_r_7 <X> T_8_15.sp4_h_l_42
 (14 10)  (410 250)  (410 250)  routing T_8_15.sp4_v_b_28 <X> T_8_15.lc_trk_g2_4
 (15 10)  (411 250)  (411 250)  routing T_8_15.tnr_op_5 <X> T_8_15.lc_trk_g2_5
 (17 10)  (413 250)  (413 250)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (417 250)  (417 250)  routing T_8_15.sp4_h_r_47 <X> T_8_15.lc_trk_g2_7
 (22 10)  (418 250)  (418 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_47 lc_trk_g2_7
 (23 10)  (419 250)  (419 250)  routing T_8_15.sp4_h_r_47 <X> T_8_15.lc_trk_g2_7
 (24 10)  (420 250)  (420 250)  routing T_8_15.sp4_h_r_47 <X> T_8_15.lc_trk_g2_7
 (26 10)  (422 250)  (422 250)  routing T_8_15.lc_trk_g2_5 <X> T_8_15.input0_5
 (27 10)  (423 250)  (423 250)  routing T_8_15.lc_trk_g3_3 <X> T_8_15.wire_bram/ram/WDATA_10
 (28 10)  (424 250)  (424 250)  routing T_8_15.lc_trk_g3_3 <X> T_8_15.wire_bram/ram/WDATA_10
 (29 10)  (425 250)  (425 250)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_3 wire_bram/ram/WDATA_10
 (16 11)  (412 251)  (412 251)  routing T_8_15.sp4_v_b_28 <X> T_8_15.lc_trk_g2_4
 (17 11)  (413 251)  (413 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (21 11)  (417 251)  (417 251)  routing T_8_15.sp4_h_r_47 <X> T_8_15.lc_trk_g2_7
 (28 11)  (424 251)  (424 251)  routing T_8_15.lc_trk_g2_5 <X> T_8_15.input0_5
 (29 11)  (425 251)  (425 251)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_5 input0_5
 (30 11)  (426 251)  (426 251)  routing T_8_15.lc_trk_g3_3 <X> T_8_15.wire_bram/ram/WDATA_10
 (36 11)  (432 251)  (432 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_bram/ram/RDATA_10 sp4_h_r_10
 (21 12)  (417 252)  (417 252)  routing T_8_15.sp4_v_b_27 <X> T_8_15.lc_trk_g3_3
 (22 12)  (418 252)  (418 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_b_27 lc_trk_g3_3
 (23 12)  (419 252)  (419 252)  routing T_8_15.sp4_v_b_27 <X> T_8_15.lc_trk_g3_3
 (26 12)  (422 252)  (422 252)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.input0_6
 (27 12)  (423 252)  (423 252)  routing T_8_15.lc_trk_g3_2 <X> T_8_15.wire_bram/ram/WDATA_9
 (28 12)  (424 252)  (424 252)  routing T_8_15.lc_trk_g3_2 <X> T_8_15.wire_bram/ram/WDATA_9
 (29 12)  (425 252)  (425 252)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_2 wire_bram/ram/WDATA_9
 (36 12)  (432 252)  (432 252)  Enable bit of Mux _out_links/OutMux8_6 => wire_bram/ram/RDATA_9 sp4_h_r_44
 (17 13)  (413 253)  (413 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (418 253)  (418 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (419 253)  (419 253)  routing T_8_15.sp4_h_l_15 <X> T_8_15.lc_trk_g3_2
 (24 13)  (420 253)  (420 253)  routing T_8_15.sp4_h_l_15 <X> T_8_15.lc_trk_g3_2
 (25 13)  (421 253)  (421 253)  routing T_8_15.sp4_h_l_15 <X> T_8_15.lc_trk_g3_2
 (27 13)  (423 253)  (423 253)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.input0_6
 (28 13)  (424 253)  (424 253)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.input0_6
 (29 13)  (425 253)  (425 253)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_5 input0_6
 (30 13)  (426 253)  (426 253)  routing T_8_15.lc_trk_g3_2 <X> T_8_15.wire_bram/ram/WDATA_9
 (0 14)  (396 254)  (396 254)  routing T_8_15.lc_trk_g2_4 <X> T_8_15.wire_bram/ram/RE
 (1 14)  (397 254)  (397 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (6 14)  (402 254)  (402 254)  routing T_8_15.sp4_v_b_6 <X> T_8_15.sp4_v_t_44
 (17 14)  (413 254)  (413 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (418 254)  (418 254)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (420 254)  (420 254)  routing T_8_15.tnr_op_7 <X> T_8_15.lc_trk_g3_7
 (26 14)  (422 254)  (422 254)  routing T_8_15.lc_trk_g3_6 <X> T_8_15.input0_7
 (27 14)  (423 254)  (423 254)  routing T_8_15.lc_trk_g1_1 <X> T_8_15.wire_bram/ram/WDATA_8
 (29 14)  (425 254)  (425 254)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g1_1 wire_bram/ram/WDATA_8
 (41 14)  (437 254)  (437 254)  Enable bit of Mux _out_links/OutMuxb_7 => wire_bram/ram/RDATA_8 sp4_r_v_b_47
 (1 15)  (397 255)  (397 255)  routing T_8_15.lc_trk_g2_4 <X> T_8_15.wire_bram/ram/RE
 (5 15)  (401 255)  (401 255)  routing T_8_15.sp4_v_b_6 <X> T_8_15.sp4_v_t_44
 (22 15)  (418 255)  (418 255)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (420 255)  (420 255)  routing T_8_15.tnr_op_6 <X> T_8_15.lc_trk_g3_6
 (26 15)  (422 255)  (422 255)  routing T_8_15.lc_trk_g3_6 <X> T_8_15.input0_7
 (27 15)  (423 255)  (423 255)  routing T_8_15.lc_trk_g3_6 <X> T_8_15.input0_7
 (28 15)  (424 255)  (424 255)  routing T_8_15.lc_trk_g3_6 <X> T_8_15.input0_7
 (29 15)  (425 255)  (425 255)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7


LogicTile_9_15

 (17 0)  (455 240)  (455 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (456 240)  (456 240)  routing T_9_15.wire_logic_cluster/lc_1/out <X> T_9_15.lc_trk_g0_1
 (22 1)  (460 241)  (460 241)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (461 241)  (461 241)  routing T_9_15.sp12_h_r_10 <X> T_9_15.lc_trk_g0_2
 (1 2)  (439 242)  (439 242)  routing T_9_15.glb_netwk_5 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (2 2)  (440 242)  (440 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (3 2)  (441 242)  (441 242)  routing T_9_15.sp12_v_t_23 <X> T_9_15.sp12_h_l_23
 (28 2)  (466 242)  (466 242)  routing T_9_15.lc_trk_g2_0 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 242)  (467 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 242)  (470 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (473 242)  (473 242)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.input_2_1
 (36 2)  (474 242)  (474 242)  LC_1 Logic Functioning bit
 (38 2)  (476 242)  (476 242)  LC_1 Logic Functioning bit
 (41 2)  (479 242)  (479 242)  LC_1 Logic Functioning bit
 (43 2)  (481 242)  (481 242)  LC_1 Logic Functioning bit
 (45 2)  (483 242)  (483 242)  LC_1 Logic Functioning bit
 (46 2)  (484 242)  (484 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (438 243)  (438 243)  routing T_9_15.glb_netwk_5 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (29 3)  (467 243)  (467 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 243)  (469 243)  routing T_9_15.lc_trk_g0_2 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 243)  (470 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (471 243)  (471 243)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.input_2_1
 (34 3)  (472 243)  (472 243)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.input_2_1
 (36 3)  (474 243)  (474 243)  LC_1 Logic Functioning bit
 (37 3)  (475 243)  (475 243)  LC_1 Logic Functioning bit
 (39 3)  (477 243)  (477 243)  LC_1 Logic Functioning bit
 (40 3)  (478 243)  (478 243)  LC_1 Logic Functioning bit
 (42 3)  (480 243)  (480 243)  LC_1 Logic Functioning bit
 (8 4)  (446 244)  (446 244)  routing T_9_15.sp4_v_b_10 <X> T_9_15.sp4_h_r_4
 (9 4)  (447 244)  (447 244)  routing T_9_15.sp4_v_b_10 <X> T_9_15.sp4_h_r_4
 (10 4)  (448 244)  (448 244)  routing T_9_15.sp4_v_b_10 <X> T_9_15.sp4_h_r_4
 (26 6)  (464 246)  (464 246)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 246)  (465 246)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 246)  (466 246)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 246)  (467 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 246)  (469 246)  routing T_9_15.lc_trk_g2_4 <X> T_9_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 246)  (470 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 246)  (471 246)  routing T_9_15.lc_trk_g2_4 <X> T_9_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 246)  (474 246)  LC_3 Logic Functioning bit
 (38 6)  (476 246)  (476 246)  LC_3 Logic Functioning bit
 (46 6)  (484 246)  (484 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (13 7)  (451 247)  (451 247)  routing T_9_15.sp4_v_b_0 <X> T_9_15.sp4_h_l_40
 (15 7)  (453 247)  (453 247)  routing T_9_15.sp4_v_t_9 <X> T_9_15.lc_trk_g1_4
 (16 7)  (454 247)  (454 247)  routing T_9_15.sp4_v_t_9 <X> T_9_15.lc_trk_g1_4
 (17 7)  (455 247)  (455 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (27 7)  (465 247)  (465 247)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 247)  (467 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (40 7)  (478 247)  (478 247)  LC_3 Logic Functioning bit
 (42 7)  (480 247)  (480 247)  LC_3 Logic Functioning bit
 (15 9)  (453 249)  (453 249)  routing T_9_15.sp4_v_t_29 <X> T_9_15.lc_trk_g2_0
 (16 9)  (454 249)  (454 249)  routing T_9_15.sp4_v_t_29 <X> T_9_15.lc_trk_g2_0
 (17 9)  (455 249)  (455 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (14 10)  (452 250)  (452 250)  routing T_9_15.sp4_h_r_44 <X> T_9_15.lc_trk_g2_4
 (26 10)  (464 250)  (464 250)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_5/in_0
 (31 10)  (469 250)  (469 250)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 250)  (470 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 250)  (471 250)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 250)  (472 250)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 250)  (474 250)  LC_5 Logic Functioning bit
 (38 10)  (476 250)  (476 250)  LC_5 Logic Functioning bit
 (53 10)  (491 250)  (491 250)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (452 251)  (452 251)  routing T_9_15.sp4_h_r_44 <X> T_9_15.lc_trk_g2_4
 (15 11)  (453 251)  (453 251)  routing T_9_15.sp4_h_r_44 <X> T_9_15.lc_trk_g2_4
 (16 11)  (454 251)  (454 251)  routing T_9_15.sp4_h_r_44 <X> T_9_15.lc_trk_g2_4
 (17 11)  (455 251)  (455 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (27 11)  (465 251)  (465 251)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 251)  (466 251)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 251)  (467 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (475 251)  (475 251)  LC_5 Logic Functioning bit
 (39 11)  (477 251)  (477 251)  LC_5 Logic Functioning bit
 (15 12)  (453 252)  (453 252)  routing T_9_15.sp4_h_r_25 <X> T_9_15.lc_trk_g3_1
 (16 12)  (454 252)  (454 252)  routing T_9_15.sp4_h_r_25 <X> T_9_15.lc_trk_g3_1
 (17 12)  (455 252)  (455 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (26 12)  (464 252)  (464 252)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (31 12)  (469 252)  (469 252)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 252)  (470 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 252)  (471 252)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 252)  (472 252)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 252)  (474 252)  LC_6 Logic Functioning bit
 (38 12)  (476 252)  (476 252)  LC_6 Logic Functioning bit
 (40 12)  (478 252)  (478 252)  LC_6 Logic Functioning bit
 (41 12)  (479 252)  (479 252)  LC_6 Logic Functioning bit
 (42 12)  (480 252)  (480 252)  LC_6 Logic Functioning bit
 (43 12)  (481 252)  (481 252)  LC_6 Logic Functioning bit
 (6 13)  (444 253)  (444 253)  routing T_9_15.sp4_h_l_44 <X> T_9_15.sp4_h_r_9
 (18 13)  (456 253)  (456 253)  routing T_9_15.sp4_h_r_25 <X> T_9_15.lc_trk_g3_1
 (27 13)  (465 253)  (465 253)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 253)  (466 253)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 253)  (467 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (475 253)  (475 253)  LC_6 Logic Functioning bit
 (39 13)  (477 253)  (477 253)  LC_6 Logic Functioning bit
 (40 13)  (478 253)  (478 253)  LC_6 Logic Functioning bit
 (41 13)  (479 253)  (479 253)  LC_6 Logic Functioning bit
 (42 13)  (480 253)  (480 253)  LC_6 Logic Functioning bit
 (43 13)  (481 253)  (481 253)  LC_6 Logic Functioning bit
 (46 13)  (484 253)  (484 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (10 14)  (448 254)  (448 254)  routing T_9_15.sp4_v_b_5 <X> T_9_15.sp4_h_l_47
 (17 14)  (455 254)  (455 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (14 15)  (452 255)  (452 255)  routing T_9_15.sp4_h_l_17 <X> T_9_15.lc_trk_g3_4
 (15 15)  (453 255)  (453 255)  routing T_9_15.sp4_h_l_17 <X> T_9_15.lc_trk_g3_4
 (16 15)  (454 255)  (454 255)  routing T_9_15.sp4_h_l_17 <X> T_9_15.lc_trk_g3_4
 (17 15)  (455 255)  (455 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (456 255)  (456 255)  routing T_9_15.sp4_r_v_b_45 <X> T_9_15.lc_trk_g3_5


LogicTile_10_15

 (13 3)  (505 243)  (505 243)  routing T_10_15.sp4_v_b_9 <X> T_10_15.sp4_h_l_39
 (6 4)  (498 244)  (498 244)  routing T_10_15.sp4_h_r_10 <X> T_10_15.sp4_v_b_3
 (3 6)  (495 246)  (495 246)  routing T_10_15.sp12_v_b_0 <X> T_10_15.sp12_v_t_23
 (8 7)  (500 247)  (500 247)  routing T_10_15.sp4_v_b_1 <X> T_10_15.sp4_v_t_41
 (10 7)  (502 247)  (502 247)  routing T_10_15.sp4_v_b_1 <X> T_10_15.sp4_v_t_41
 (3 8)  (495 248)  (495 248)  routing T_10_15.sp12_h_r_1 <X> T_10_15.sp12_v_b_1
 (3 9)  (495 249)  (495 249)  routing T_10_15.sp12_h_r_1 <X> T_10_15.sp12_v_b_1
 (10 9)  (502 249)  (502 249)  routing T_10_15.sp4_h_r_2 <X> T_10_15.sp4_v_b_7
 (11 10)  (503 250)  (503 250)  routing T_10_15.sp4_h_r_2 <X> T_10_15.sp4_v_t_45
 (13 10)  (505 250)  (505 250)  routing T_10_15.sp4_h_r_2 <X> T_10_15.sp4_v_t_45
 (12 11)  (504 251)  (504 251)  routing T_10_15.sp4_h_r_2 <X> T_10_15.sp4_v_t_45
 (19 12)  (511 252)  (511 252)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (5 14)  (497 254)  (497 254)  routing T_10_15.sp4_h_r_6 <X> T_10_15.sp4_h_l_44
 (4 15)  (496 255)  (496 255)  routing T_10_15.sp4_h_r_6 <X> T_10_15.sp4_h_l_44


LogicTile_11_15

 (9 0)  (555 240)  (555 240)  routing T_11_15.sp4_h_l_47 <X> T_11_15.sp4_h_r_1
 (10 0)  (556 240)  (556 240)  routing T_11_15.sp4_h_l_47 <X> T_11_15.sp4_h_r_1
 (26 0)  (572 240)  (572 240)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 240)  (573 240)  routing T_11_15.lc_trk_g3_0 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 240)  (574 240)  routing T_11_15.lc_trk_g3_0 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 240)  (575 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 240)  (578 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (583 240)  (583 240)  LC_0 Logic Functioning bit
 (39 0)  (585 240)  (585 240)  LC_0 Logic Functioning bit
 (44 0)  (590 240)  (590 240)  LC_0 Logic Functioning bit
 (45 0)  (591 240)  (591 240)  LC_0 Logic Functioning bit
 (11 1)  (557 241)  (557 241)  routing T_11_15.sp4_h_l_43 <X> T_11_15.sp4_h_r_2
 (13 1)  (559 241)  (559 241)  routing T_11_15.sp4_h_l_43 <X> T_11_15.sp4_h_r_2
 (27 1)  (573 241)  (573 241)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 241)  (575 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (41 1)  (587 241)  (587 241)  LC_0 Logic Functioning bit
 (43 1)  (589 241)  (589 241)  LC_0 Logic Functioning bit
 (45 1)  (591 241)  (591 241)  LC_0 Logic Functioning bit
 (50 1)  (596 241)  (596 241)  Carry_In_Mux bit 

 (1 2)  (547 242)  (547 242)  routing T_11_15.glb_netwk_5 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (554 242)  (554 242)  routing T_11_15.sp4_h_r_5 <X> T_11_15.sp4_h_l_36
 (10 2)  (556 242)  (556 242)  routing T_11_15.sp4_h_r_5 <X> T_11_15.sp4_h_l_36
 (11 2)  (557 242)  (557 242)  routing T_11_15.sp4_v_b_11 <X> T_11_15.sp4_v_t_39
 (12 2)  (558 242)  (558 242)  routing T_11_15.sp4_v_t_39 <X> T_11_15.sp4_h_l_39
 (14 2)  (560 242)  (560 242)  routing T_11_15.wire_logic_cluster/lc_4/out <X> T_11_15.lc_trk_g0_4
 (15 2)  (561 242)  (561 242)  routing T_11_15.top_op_5 <X> T_11_15.lc_trk_g0_5
 (17 2)  (563 242)  (563 242)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (572 242)  (572 242)  routing T_11_15.lc_trk_g0_5 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 242)  (573 242)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 242)  (574 242)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 242)  (575 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 242)  (578 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (583 242)  (583 242)  LC_1 Logic Functioning bit
 (39 2)  (585 242)  (585 242)  LC_1 Logic Functioning bit
 (44 2)  (590 242)  (590 242)  LC_1 Logic Functioning bit
 (45 2)  (591 242)  (591 242)  LC_1 Logic Functioning bit
 (0 3)  (546 243)  (546 243)  routing T_11_15.glb_netwk_5 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (11 3)  (557 243)  (557 243)  routing T_11_15.sp4_v_t_39 <X> T_11_15.sp4_h_l_39
 (12 3)  (558 243)  (558 243)  routing T_11_15.sp4_v_b_11 <X> T_11_15.sp4_v_t_39
 (17 3)  (563 243)  (563 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (564 243)  (564 243)  routing T_11_15.top_op_5 <X> T_11_15.lc_trk_g0_5
 (29 3)  (575 243)  (575 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (41 3)  (587 243)  (587 243)  LC_1 Logic Functioning bit
 (43 3)  (589 243)  (589 243)  LC_1 Logic Functioning bit
 (45 3)  (591 243)  (591 243)  LC_1 Logic Functioning bit
 (21 4)  (567 244)  (567 244)  routing T_11_15.wire_logic_cluster/lc_3/out <X> T_11_15.lc_trk_g1_3
 (22 4)  (568 244)  (568 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (571 244)  (571 244)  routing T_11_15.wire_logic_cluster/lc_2/out <X> T_11_15.lc_trk_g1_2
 (26 4)  (572 244)  (572 244)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 244)  (573 244)  routing T_11_15.lc_trk_g1_2 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 244)  (575 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 244)  (578 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (583 244)  (583 244)  LC_2 Logic Functioning bit
 (39 4)  (585 244)  (585 244)  LC_2 Logic Functioning bit
 (44 4)  (590 244)  (590 244)  LC_2 Logic Functioning bit
 (45 4)  (591 244)  (591 244)  LC_2 Logic Functioning bit
 (22 5)  (568 245)  (568 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (573 245)  (573 245)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 245)  (575 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 245)  (576 245)  routing T_11_15.lc_trk_g1_2 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (41 5)  (587 245)  (587 245)  LC_2 Logic Functioning bit
 (43 5)  (589 245)  (589 245)  LC_2 Logic Functioning bit
 (45 5)  (591 245)  (591 245)  LC_2 Logic Functioning bit
 (8 6)  (554 246)  (554 246)  routing T_11_15.sp4_h_r_4 <X> T_11_15.sp4_h_l_41
 (15 6)  (561 246)  (561 246)  routing T_11_15.top_op_5 <X> T_11_15.lc_trk_g1_5
 (17 6)  (563 246)  (563 246)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (572 246)  (572 246)  routing T_11_15.lc_trk_g0_5 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 246)  (573 246)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 246)  (575 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 246)  (578 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (583 246)  (583 246)  LC_3 Logic Functioning bit
 (39 6)  (585 246)  (585 246)  LC_3 Logic Functioning bit
 (44 6)  (590 246)  (590 246)  LC_3 Logic Functioning bit
 (45 6)  (591 246)  (591 246)  LC_3 Logic Functioning bit
 (18 7)  (564 247)  (564 247)  routing T_11_15.top_op_5 <X> T_11_15.lc_trk_g1_5
 (29 7)  (575 247)  (575 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 247)  (576 247)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (41 7)  (587 247)  (587 247)  LC_3 Logic Functioning bit
 (43 7)  (589 247)  (589 247)  LC_3 Logic Functioning bit
 (45 7)  (591 247)  (591 247)  LC_3 Logic Functioning bit
 (6 8)  (552 248)  (552 248)  routing T_11_15.sp4_h_r_1 <X> T_11_15.sp4_v_b_6
 (26 8)  (572 248)  (572 248)  routing T_11_15.lc_trk_g0_4 <X> T_11_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 248)  (575 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 248)  (576 248)  routing T_11_15.lc_trk_g0_5 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 248)  (578 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (583 248)  (583 248)  LC_4 Logic Functioning bit
 (39 8)  (585 248)  (585 248)  LC_4 Logic Functioning bit
 (45 8)  (591 248)  (591 248)  LC_4 Logic Functioning bit
 (8 9)  (554 249)  (554 249)  routing T_11_15.sp4_h_l_42 <X> T_11_15.sp4_v_b_7
 (9 9)  (555 249)  (555 249)  routing T_11_15.sp4_h_l_42 <X> T_11_15.sp4_v_b_7
 (29 9)  (575 249)  (575 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (40 9)  (586 249)  (586 249)  LC_4 Logic Functioning bit
 (42 9)  (588 249)  (588 249)  LC_4 Logic Functioning bit
 (45 9)  (591 249)  (591 249)  LC_4 Logic Functioning bit
 (4 11)  (550 251)  (550 251)  routing T_11_15.sp4_v_b_1 <X> T_11_15.sp4_h_l_43
 (8 12)  (554 252)  (554 252)  routing T_11_15.sp4_h_l_39 <X> T_11_15.sp4_h_r_10
 (10 12)  (556 252)  (556 252)  routing T_11_15.sp4_h_l_39 <X> T_11_15.sp4_h_r_10
 (14 12)  (560 252)  (560 252)  routing T_11_15.wire_logic_cluster/lc_0/out <X> T_11_15.lc_trk_g3_0
 (17 12)  (563 252)  (563 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 252)  (564 252)  routing T_11_15.wire_logic_cluster/lc_1/out <X> T_11_15.lc_trk_g3_1
 (17 13)  (563 253)  (563 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (546 254)  (546 254)  routing T_11_15.glb_netwk_4 <X> T_11_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 254)  (547 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (19 14)  (565 254)  (565 254)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_12_15

 (5 0)  (605 240)  (605 240)  routing T_12_15.sp4_v_b_6 <X> T_12_15.sp4_h_r_0
 (14 0)  (614 240)  (614 240)  routing T_12_15.wire_logic_cluster/lc_0/out <X> T_12_15.lc_trk_g0_0
 (27 0)  (627 240)  (627 240)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 240)  (628 240)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 240)  (630 240)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 240)  (634 240)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (38 0)  (638 240)  (638 240)  LC_0 Logic Functioning bit
 (41 0)  (641 240)  (641 240)  LC_0 Logic Functioning bit
 (43 0)  (643 240)  (643 240)  LC_0 Logic Functioning bit
 (45 0)  (645 240)  (645 240)  LC_0 Logic Functioning bit
 (52 0)  (652 240)  (652 240)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (4 1)  (604 241)  (604 241)  routing T_12_15.sp4_v_b_6 <X> T_12_15.sp4_h_r_0
 (6 1)  (606 241)  (606 241)  routing T_12_15.sp4_v_b_6 <X> T_12_15.sp4_h_r_0
 (8 1)  (608 241)  (608 241)  routing T_12_15.sp4_h_r_1 <X> T_12_15.sp4_v_b_1
 (17 1)  (617 241)  (617 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (622 241)  (622 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (29 1)  (629 241)  (629 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 241)  (632 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (635 241)  (635 241)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.input_2_0
 (38 1)  (638 241)  (638 241)  LC_0 Logic Functioning bit
 (40 1)  (640 241)  (640 241)  LC_0 Logic Functioning bit
 (42 1)  (642 241)  (642 241)  LC_0 Logic Functioning bit
 (45 1)  (645 241)  (645 241)  LC_0 Logic Functioning bit
 (51 1)  (651 241)  (651 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_5 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (614 242)  (614 242)  routing T_12_15.wire_logic_cluster/lc_4/out <X> T_12_15.lc_trk_g0_4
 (16 2)  (616 242)  (616 242)  routing T_12_15.sp12_h_r_13 <X> T_12_15.lc_trk_g0_5
 (17 2)  (617 242)  (617 242)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (25 2)  (625 242)  (625 242)  routing T_12_15.sp4_v_b_6 <X> T_12_15.lc_trk_g0_6
 (26 2)  (626 242)  (626 242)  routing T_12_15.lc_trk_g0_5 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (0 3)  (600 243)  (600 243)  routing T_12_15.glb_netwk_5 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (12 3)  (612 243)  (612 243)  routing T_12_15.sp4_h_l_39 <X> T_12_15.sp4_v_t_39
 (17 3)  (617 243)  (617 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (622 243)  (622 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (623 243)  (623 243)  routing T_12_15.sp4_v_b_6 <X> T_12_15.lc_trk_g0_6
 (29 3)  (629 243)  (629 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (637 243)  (637 243)  LC_1 Logic Functioning bit
 (39 3)  (639 243)  (639 243)  LC_1 Logic Functioning bit
 (40 3)  (640 243)  (640 243)  LC_1 Logic Functioning bit
 (42 3)  (642 243)  (642 243)  LC_1 Logic Functioning bit
 (46 3)  (646 243)  (646 243)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (0 4)  (600 244)  (600 244)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (1 4)  (601 244)  (601 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (5 4)  (605 244)  (605 244)  routing T_12_15.sp4_v_b_3 <X> T_12_15.sp4_h_r_3
 (21 4)  (621 244)  (621 244)  routing T_12_15.wire_logic_cluster/lc_3/out <X> T_12_15.lc_trk_g1_3
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (626 244)  (626 244)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 244)  (627 244)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 244)  (634 244)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 244)  (637 244)  LC_2 Logic Functioning bit
 (41 4)  (641 244)  (641 244)  LC_2 Logic Functioning bit
 (43 4)  (643 244)  (643 244)  LC_2 Logic Functioning bit
 (45 4)  (645 244)  (645 244)  LC_2 Logic Functioning bit
 (0 5)  (600 245)  (600 245)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (1 5)  (601 245)  (601 245)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (6 5)  (606 245)  (606 245)  routing T_12_15.sp4_v_b_3 <X> T_12_15.sp4_h_r_3
 (16 5)  (616 245)  (616 245)  routing T_12_15.sp12_h_r_8 <X> T_12_15.lc_trk_g1_0
 (17 5)  (617 245)  (617 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (622 245)  (622 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (625 245)  (625 245)  routing T_12_15.sp4_r_v_b_26 <X> T_12_15.lc_trk_g1_2
 (27 5)  (627 245)  (627 245)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 245)  (629 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 245)  (630 245)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 245)  (632 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (633 245)  (633 245)  routing T_12_15.lc_trk_g2_0 <X> T_12_15.input_2_2
 (37 5)  (637 245)  (637 245)  LC_2 Logic Functioning bit
 (40 5)  (640 245)  (640 245)  LC_2 Logic Functioning bit
 (42 5)  (642 245)  (642 245)  LC_2 Logic Functioning bit
 (45 5)  (645 245)  (645 245)  LC_2 Logic Functioning bit
 (47 5)  (647 245)  (647 245)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (52 5)  (652 245)  (652 245)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (17 6)  (617 246)  (617 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (621 246)  (621 246)  routing T_12_15.sp4_h_l_10 <X> T_12_15.lc_trk_g1_7
 (22 6)  (622 246)  (622 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (623 246)  (623 246)  routing T_12_15.sp4_h_l_10 <X> T_12_15.lc_trk_g1_7
 (24 6)  (624 246)  (624 246)  routing T_12_15.sp4_h_l_10 <X> T_12_15.lc_trk_g1_7
 (27 6)  (627 246)  (627 246)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 246)  (628 246)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 246)  (630 246)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 246)  (634 246)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 246)  (637 246)  LC_3 Logic Functioning bit
 (38 6)  (638 246)  (638 246)  LC_3 Logic Functioning bit
 (39 6)  (639 246)  (639 246)  LC_3 Logic Functioning bit
 (41 6)  (641 246)  (641 246)  LC_3 Logic Functioning bit
 (45 6)  (645 246)  (645 246)  LC_3 Logic Functioning bit
 (21 7)  (621 247)  (621 247)  routing T_12_15.sp4_h_l_10 <X> T_12_15.lc_trk_g1_7
 (27 7)  (627 247)  (627 247)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 247)  (629 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 247)  (631 247)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 247)  (632 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (634 247)  (634 247)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.input_2_3
 (35 7)  (635 247)  (635 247)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.input_2_3
 (36 7)  (636 247)  (636 247)  LC_3 Logic Functioning bit
 (38 7)  (638 247)  (638 247)  LC_3 Logic Functioning bit
 (45 7)  (645 247)  (645 247)  LC_3 Logic Functioning bit
 (47 7)  (647 247)  (647 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (9 8)  (609 248)  (609 248)  routing T_12_15.sp4_v_t_42 <X> T_12_15.sp4_h_r_7
 (13 8)  (613 248)  (613 248)  routing T_12_15.sp4_h_l_45 <X> T_12_15.sp4_v_b_8
 (26 8)  (626 248)  (626 248)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 248)  (627 248)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 248)  (634 248)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 248)  (635 248)  routing T_12_15.lc_trk_g0_4 <X> T_12_15.input_2_4
 (42 8)  (642 248)  (642 248)  LC_4 Logic Functioning bit
 (43 8)  (643 248)  (643 248)  LC_4 Logic Functioning bit
 (45 8)  (645 248)  (645 248)  LC_4 Logic Functioning bit
 (47 8)  (647 248)  (647 248)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (4 9)  (604 249)  (604 249)  routing T_12_15.sp4_h_l_47 <X> T_12_15.sp4_h_r_6
 (6 9)  (606 249)  (606 249)  routing T_12_15.sp4_h_l_47 <X> T_12_15.sp4_h_r_6
 (9 9)  (609 249)  (609 249)  routing T_12_15.sp4_v_t_46 <X> T_12_15.sp4_v_b_7
 (10 9)  (610 249)  (610 249)  routing T_12_15.sp4_v_t_46 <X> T_12_15.sp4_v_b_7
 (11 9)  (611 249)  (611 249)  routing T_12_15.sp4_h_l_37 <X> T_12_15.sp4_h_r_8
 (12 9)  (612 249)  (612 249)  routing T_12_15.sp4_h_l_45 <X> T_12_15.sp4_v_b_8
 (13 9)  (613 249)  (613 249)  routing T_12_15.sp4_h_l_37 <X> T_12_15.sp4_h_r_8
 (17 9)  (617 249)  (617 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (622 249)  (622 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (623 249)  (623 249)  routing T_12_15.sp4_v_b_42 <X> T_12_15.lc_trk_g2_2
 (24 9)  (624 249)  (624 249)  routing T_12_15.sp4_v_b_42 <X> T_12_15.lc_trk_g2_2
 (26 9)  (626 249)  (626 249)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 249)  (629 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 249)  (630 249)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 249)  (632 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (637 249)  (637 249)  LC_4 Logic Functioning bit
 (39 9)  (639 249)  (639 249)  LC_4 Logic Functioning bit
 (42 9)  (642 249)  (642 249)  LC_4 Logic Functioning bit
 (43 9)  (643 249)  (643 249)  LC_4 Logic Functioning bit
 (45 9)  (645 249)  (645 249)  LC_4 Logic Functioning bit
 (25 10)  (625 250)  (625 250)  routing T_12_15.wire_logic_cluster/lc_6/out <X> T_12_15.lc_trk_g2_6
 (27 10)  (627 250)  (627 250)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 250)  (628 250)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 250)  (633 250)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (637 250)  (637 250)  LC_5 Logic Functioning bit
 (38 10)  (638 250)  (638 250)  LC_5 Logic Functioning bit
 (39 10)  (639 250)  (639 250)  LC_5 Logic Functioning bit
 (41 10)  (641 250)  (641 250)  LC_5 Logic Functioning bit
 (45 10)  (645 250)  (645 250)  LC_5 Logic Functioning bit
 (51 10)  (651 250)  (651 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (615 251)  (615 251)  routing T_12_15.sp4_v_t_33 <X> T_12_15.lc_trk_g2_4
 (16 11)  (616 251)  (616 251)  routing T_12_15.sp4_v_t_33 <X> T_12_15.lc_trk_g2_4
 (17 11)  (617 251)  (617 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (622 251)  (622 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (627 251)  (627 251)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 251)  (629 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 251)  (631 251)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 251)  (632 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (634 251)  (634 251)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.input_2_5
 (35 11)  (635 251)  (635 251)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.input_2_5
 (36 11)  (636 251)  (636 251)  LC_5 Logic Functioning bit
 (38 11)  (638 251)  (638 251)  LC_5 Logic Functioning bit
 (45 11)  (645 251)  (645 251)  LC_5 Logic Functioning bit
 (3 12)  (603 252)  (603 252)  routing T_12_15.sp12_v_b_1 <X> T_12_15.sp12_h_r_1
 (11 12)  (611 252)  (611 252)  routing T_12_15.sp4_h_r_6 <X> T_12_15.sp4_v_b_11
 (15 12)  (615 252)  (615 252)  routing T_12_15.sp4_h_r_41 <X> T_12_15.lc_trk_g3_1
 (16 12)  (616 252)  (616 252)  routing T_12_15.sp4_h_r_41 <X> T_12_15.lc_trk_g3_1
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (618 252)  (618 252)  routing T_12_15.sp4_h_r_41 <X> T_12_15.lc_trk_g3_1
 (21 12)  (621 252)  (621 252)  routing T_12_15.sp4_v_t_22 <X> T_12_15.lc_trk_g3_3
 (22 12)  (622 252)  (622 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (623 252)  (623 252)  routing T_12_15.sp4_v_t_22 <X> T_12_15.lc_trk_g3_3
 (26 12)  (626 252)  (626 252)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 252)  (627 252)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 252)  (634 252)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 252)  (635 252)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.input_2_6
 (42 12)  (642 252)  (642 252)  LC_6 Logic Functioning bit
 (43 12)  (643 252)  (643 252)  LC_6 Logic Functioning bit
 (45 12)  (645 252)  (645 252)  LC_6 Logic Functioning bit
 (53 12)  (653 252)  (653 252)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (3 13)  (603 253)  (603 253)  routing T_12_15.sp12_v_b_1 <X> T_12_15.sp12_h_r_1
 (18 13)  (618 253)  (618 253)  routing T_12_15.sp4_h_r_41 <X> T_12_15.lc_trk_g3_1
 (21 13)  (621 253)  (621 253)  routing T_12_15.sp4_v_t_22 <X> T_12_15.lc_trk_g3_3
 (26 13)  (626 253)  (626 253)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 253)  (627 253)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 253)  (629 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 253)  (630 253)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 253)  (632 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (633 253)  (633 253)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.input_2_6
 (35 13)  (635 253)  (635 253)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.input_2_6
 (37 13)  (637 253)  (637 253)  LC_6 Logic Functioning bit
 (39 13)  (639 253)  (639 253)  LC_6 Logic Functioning bit
 (42 13)  (642 253)  (642 253)  LC_6 Logic Functioning bit
 (43 13)  (643 253)  (643 253)  LC_6 Logic Functioning bit
 (45 13)  (645 253)  (645 253)  LC_6 Logic Functioning bit
 (0 14)  (600 254)  (600 254)  routing T_12_15.glb_netwk_4 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 254)  (601 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (616 254)  (616 254)  routing T_12_15.sp12_v_t_10 <X> T_12_15.lc_trk_g3_5
 (17 14)  (617 254)  (617 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (621 254)  (621 254)  routing T_12_15.wire_logic_cluster/lc_7/out <X> T_12_15.lc_trk_g3_7
 (22 14)  (622 254)  (622 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (627 254)  (627 254)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 254)  (628 254)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 254)  (629 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 254)  (630 254)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 254)  (631 254)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 254)  (633 254)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (38 14)  (638 254)  (638 254)  LC_7 Logic Functioning bit
 (45 14)  (645 254)  (645 254)  LC_7 Logic Functioning bit
 (52 14)  (652 254)  (652 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (614 255)  (614 255)  routing T_12_15.sp4_r_v_b_44 <X> T_12_15.lc_trk_g3_4
 (17 15)  (617 255)  (617 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (627 255)  (627 255)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 255)  (629 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 255)  (630 255)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 255)  (632 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (634 255)  (634 255)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.input_2_7
 (35 15)  (635 255)  (635 255)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.input_2_7
 (36 15)  (636 255)  (636 255)  LC_7 Logic Functioning bit
 (38 15)  (638 255)  (638 255)  LC_7 Logic Functioning bit
 (39 15)  (639 255)  (639 255)  LC_7 Logic Functioning bit
 (41 15)  (641 255)  (641 255)  LC_7 Logic Functioning bit
 (43 15)  (643 255)  (643 255)  LC_7 Logic Functioning bit
 (45 15)  (645 255)  (645 255)  LC_7 Logic Functioning bit


LogicTile_13_15

 (0 0)  (654 240)  (654 240)  Negative Clock bit

 (4 0)  (658 240)  (658 240)  routing T_13_15.sp4_h_l_37 <X> T_13_15.sp4_v_b_0
 (8 0)  (662 240)  (662 240)  routing T_13_15.sp4_h_l_36 <X> T_13_15.sp4_h_r_1
 (26 0)  (680 240)  (680 240)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 240)  (682 240)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 240)  (685 240)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 240)  (687 240)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 240)  (688 240)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 240)  (690 240)  LC_0 Logic Functioning bit
 (38 0)  (692 240)  (692 240)  LC_0 Logic Functioning bit
 (40 0)  (694 240)  (694 240)  LC_0 Logic Functioning bit
 (41 0)  (695 240)  (695 240)  LC_0 Logic Functioning bit
 (43 0)  (697 240)  (697 240)  LC_0 Logic Functioning bit
 (4 1)  (658 241)  (658 241)  routing T_13_15.sp4_h_l_41 <X> T_13_15.sp4_h_r_0
 (5 1)  (659 241)  (659 241)  routing T_13_15.sp4_h_l_37 <X> T_13_15.sp4_v_b_0
 (6 1)  (660 241)  (660 241)  routing T_13_15.sp4_h_l_41 <X> T_13_15.sp4_h_r_0
 (9 1)  (663 241)  (663 241)  routing T_13_15.sp4_v_t_40 <X> T_13_15.sp4_v_b_1
 (10 1)  (664 241)  (664 241)  routing T_13_15.sp4_v_t_40 <X> T_13_15.sp4_v_b_1
 (12 1)  (666 241)  (666 241)  routing T_13_15.sp4_h_r_2 <X> T_13_15.sp4_v_b_2
 (22 1)  (676 241)  (676 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (677 241)  (677 241)  routing T_13_15.sp4_v_b_18 <X> T_13_15.lc_trk_g0_2
 (24 1)  (678 241)  (678 241)  routing T_13_15.sp4_v_b_18 <X> T_13_15.lc_trk_g0_2
 (26 1)  (680 241)  (680 241)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 241)  (681 241)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 241)  (682 241)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 241)  (686 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (688 241)  (688 241)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.input_2_0
 (35 1)  (689 241)  (689 241)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.input_2_0
 (39 1)  (693 241)  (693 241)  LC_0 Logic Functioning bit
 (40 1)  (694 241)  (694 241)  LC_0 Logic Functioning bit
 (41 1)  (695 241)  (695 241)  LC_0 Logic Functioning bit
 (43 1)  (697 241)  (697 241)  LC_0 Logic Functioning bit
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_5 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (21 2)  (675 242)  (675 242)  routing T_13_15.wire_logic_cluster/lc_7/out <X> T_13_15.lc_trk_g0_7
 (22 2)  (676 242)  (676 242)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (27 2)  (681 242)  (681 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 242)  (682 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 242)  (685 242)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 242)  (688 242)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (38 2)  (692 242)  (692 242)  LC_1 Logic Functioning bit
 (39 2)  (693 242)  (693 242)  LC_1 Logic Functioning bit
 (40 2)  (694 242)  (694 242)  LC_1 Logic Functioning bit
 (41 2)  (695 242)  (695 242)  LC_1 Logic Functioning bit
 (42 2)  (696 242)  (696 242)  LC_1 Logic Functioning bit
 (43 2)  (697 242)  (697 242)  LC_1 Logic Functioning bit
 (50 2)  (704 242)  (704 242)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (654 243)  (654 243)  routing T_13_15.glb_netwk_5 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (26 3)  (680 243)  (680 243)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 243)  (682 243)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 243)  (690 243)  LC_1 Logic Functioning bit
 (38 3)  (692 243)  (692 243)  LC_1 Logic Functioning bit
 (39 3)  (693 243)  (693 243)  LC_1 Logic Functioning bit
 (40 3)  (694 243)  (694 243)  LC_1 Logic Functioning bit
 (41 3)  (695 243)  (695 243)  LC_1 Logic Functioning bit
 (42 3)  (696 243)  (696 243)  LC_1 Logic Functioning bit
 (43 3)  (697 243)  (697 243)  LC_1 Logic Functioning bit
 (1 4)  (655 244)  (655 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (4 4)  (658 244)  (658 244)  routing T_13_15.sp4_h_l_44 <X> T_13_15.sp4_v_b_3
 (6 4)  (660 244)  (660 244)  routing T_13_15.sp4_h_l_44 <X> T_13_15.sp4_v_b_3
 (9 4)  (663 244)  (663 244)  routing T_13_15.sp4_v_t_41 <X> T_13_15.sp4_h_r_4
 (17 4)  (671 244)  (671 244)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (672 244)  (672 244)  routing T_13_15.wire_logic_cluster/lc_1/out <X> T_13_15.lc_trk_g1_1
 (22 4)  (676 244)  (676 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 244)  (684 244)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 244)  (685 244)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 244)  (687 244)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (37 4)  (691 244)  (691 244)  LC_2 Logic Functioning bit
 (38 4)  (692 244)  (692 244)  LC_2 Logic Functioning bit
 (39 4)  (693 244)  (693 244)  LC_2 Logic Functioning bit
 (41 4)  (695 244)  (695 244)  LC_2 Logic Functioning bit
 (43 4)  (697 244)  (697 244)  LC_2 Logic Functioning bit
 (45 4)  (699 244)  (699 244)  LC_2 Logic Functioning bit
 (47 4)  (701 244)  (701 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (1 5)  (655 245)  (655 245)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.wire_logic_cluster/lc_7/cen
 (4 5)  (658 245)  (658 245)  routing T_13_15.sp4_h_l_42 <X> T_13_15.sp4_h_r_3
 (5 5)  (659 245)  (659 245)  routing T_13_15.sp4_h_l_44 <X> T_13_15.sp4_v_b_3
 (6 5)  (660 245)  (660 245)  routing T_13_15.sp4_h_l_42 <X> T_13_15.sp4_h_r_3
 (13 5)  (667 245)  (667 245)  routing T_13_15.sp4_v_t_37 <X> T_13_15.sp4_h_r_5
 (22 5)  (676 245)  (676 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (680 245)  (680 245)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 245)  (681 245)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 245)  (682 245)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 245)  (684 245)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 245)  (690 245)  LC_2 Logic Functioning bit
 (38 5)  (692 245)  (692 245)  LC_2 Logic Functioning bit
 (45 5)  (699 245)  (699 245)  LC_2 Logic Functioning bit
 (15 6)  (669 246)  (669 246)  routing T_13_15.top_op_5 <X> T_13_15.lc_trk_g1_5
 (17 6)  (671 246)  (671 246)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (28 6)  (682 246)  (682 246)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 246)  (685 246)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 246)  (687 246)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 246)  (688 246)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 246)  (690 246)  LC_3 Logic Functioning bit
 (37 6)  (691 246)  (691 246)  LC_3 Logic Functioning bit
 (38 6)  (692 246)  (692 246)  LC_3 Logic Functioning bit
 (39 6)  (693 246)  (693 246)  LC_3 Logic Functioning bit
 (40 6)  (694 246)  (694 246)  LC_3 Logic Functioning bit
 (41 6)  (695 246)  (695 246)  LC_3 Logic Functioning bit
 (14 7)  (668 247)  (668 247)  routing T_13_15.sp4_r_v_b_28 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (672 247)  (672 247)  routing T_13_15.top_op_5 <X> T_13_15.lc_trk_g1_5
 (28 7)  (682 247)  (682 247)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 247)  (685 247)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 247)  (686 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (687 247)  (687 247)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.input_2_3
 (34 7)  (688 247)  (688 247)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.input_2_3
 (35 7)  (689 247)  (689 247)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.input_2_3
 (37 7)  (691 247)  (691 247)  LC_3 Logic Functioning bit
 (39 7)  (693 247)  (693 247)  LC_3 Logic Functioning bit
 (40 7)  (694 247)  (694 247)  LC_3 Logic Functioning bit
 (5 8)  (659 248)  (659 248)  routing T_13_15.sp4_h_l_38 <X> T_13_15.sp4_h_r_6
 (14 8)  (668 248)  (668 248)  routing T_13_15.sp4_h_r_40 <X> T_13_15.lc_trk_g2_0
 (17 8)  (671 248)  (671 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (676 248)  (676 248)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (677 248)  (677 248)  routing T_13_15.sp12_v_b_11 <X> T_13_15.lc_trk_g2_3
 (25 8)  (679 248)  (679 248)  routing T_13_15.sp4_v_t_23 <X> T_13_15.lc_trk_g2_2
 (27 8)  (681 248)  (681 248)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 248)  (682 248)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 248)  (687 248)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 248)  (691 248)  LC_4 Logic Functioning bit
 (38 8)  (692 248)  (692 248)  LC_4 Logic Functioning bit
 (39 8)  (693 248)  (693 248)  LC_4 Logic Functioning bit
 (40 8)  (694 248)  (694 248)  LC_4 Logic Functioning bit
 (41 8)  (695 248)  (695 248)  LC_4 Logic Functioning bit
 (42 8)  (696 248)  (696 248)  LC_4 Logic Functioning bit
 (43 8)  (697 248)  (697 248)  LC_4 Logic Functioning bit
 (50 8)  (704 248)  (704 248)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (658 249)  (658 249)  routing T_13_15.sp4_h_l_38 <X> T_13_15.sp4_h_r_6
 (14 9)  (668 249)  (668 249)  routing T_13_15.sp4_h_r_40 <X> T_13_15.lc_trk_g2_0
 (15 9)  (669 249)  (669 249)  routing T_13_15.sp4_h_r_40 <X> T_13_15.lc_trk_g2_0
 (16 9)  (670 249)  (670 249)  routing T_13_15.sp4_h_r_40 <X> T_13_15.lc_trk_g2_0
 (17 9)  (671 249)  (671 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (672 249)  (672 249)  routing T_13_15.sp4_r_v_b_33 <X> T_13_15.lc_trk_g2_1
 (19 9)  (673 249)  (673 249)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (676 249)  (676 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (677 249)  (677 249)  routing T_13_15.sp4_v_t_23 <X> T_13_15.lc_trk_g2_2
 (25 9)  (679 249)  (679 249)  routing T_13_15.sp4_v_t_23 <X> T_13_15.lc_trk_g2_2
 (26 9)  (680 249)  (680 249)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 249)  (682 249)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 249)  (683 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 249)  (685 249)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 249)  (691 249)  LC_4 Logic Functioning bit
 (38 9)  (692 249)  (692 249)  LC_4 Logic Functioning bit
 (39 9)  (693 249)  (693 249)  LC_4 Logic Functioning bit
 (40 9)  (694 249)  (694 249)  LC_4 Logic Functioning bit
 (41 9)  (695 249)  (695 249)  LC_4 Logic Functioning bit
 (42 9)  (696 249)  (696 249)  LC_4 Logic Functioning bit
 (9 10)  (663 250)  (663 250)  routing T_13_15.sp4_v_b_7 <X> T_13_15.sp4_h_l_42
 (17 10)  (671 250)  (671 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 250)  (672 250)  routing T_13_15.wire_logic_cluster/lc_5/out <X> T_13_15.lc_trk_g2_5
 (19 10)  (673 250)  (673 250)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (26 10)  (680 250)  (680 250)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (31 10)  (685 250)  (685 250)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 250)  (687 250)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 250)  (688 250)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 250)  (690 250)  LC_5 Logic Functioning bit
 (37 10)  (691 250)  (691 250)  LC_5 Logic Functioning bit
 (39 10)  (693 250)  (693 250)  LC_5 Logic Functioning bit
 (43 10)  (697 250)  (697 250)  LC_5 Logic Functioning bit
 (50 10)  (704 250)  (704 250)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (681 251)  (681 251)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (690 251)  (690 251)  LC_5 Logic Functioning bit
 (37 11)  (691 251)  (691 251)  LC_5 Logic Functioning bit
 (38 11)  (692 251)  (692 251)  LC_5 Logic Functioning bit
 (42 11)  (696 251)  (696 251)  LC_5 Logic Functioning bit
 (8 12)  (662 252)  (662 252)  routing T_13_15.sp4_v_b_4 <X> T_13_15.sp4_h_r_10
 (9 12)  (663 252)  (663 252)  routing T_13_15.sp4_v_b_4 <X> T_13_15.sp4_h_r_10
 (10 12)  (664 252)  (664 252)  routing T_13_15.sp4_v_b_4 <X> T_13_15.sp4_h_r_10
 (16 12)  (670 252)  (670 252)  routing T_13_15.sp12_v_t_14 <X> T_13_15.lc_trk_g3_1
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (21 12)  (675 252)  (675 252)  routing T_13_15.sp4_h_r_35 <X> T_13_15.lc_trk_g3_3
 (22 12)  (676 252)  (676 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (677 252)  (677 252)  routing T_13_15.sp4_h_r_35 <X> T_13_15.lc_trk_g3_3
 (24 12)  (678 252)  (678 252)  routing T_13_15.sp4_h_r_35 <X> T_13_15.lc_trk_g3_3
 (27 12)  (681 252)  (681 252)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 252)  (684 252)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 252)  (685 252)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 252)  (687 252)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 252)  (688 252)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 252)  (690 252)  LC_6 Logic Functioning bit
 (37 12)  (691 252)  (691 252)  LC_6 Logic Functioning bit
 (38 12)  (692 252)  (692 252)  LC_6 Logic Functioning bit
 (39 12)  (693 252)  (693 252)  LC_6 Logic Functioning bit
 (41 12)  (695 252)  (695 252)  LC_6 Logic Functioning bit
 (43 12)  (697 252)  (697 252)  LC_6 Logic Functioning bit
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (672 253)  (672 253)  routing T_13_15.sp12_v_t_14 <X> T_13_15.lc_trk_g3_1
 (19 13)  (673 253)  (673 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (676 253)  (676 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (677 253)  (677 253)  routing T_13_15.sp4_h_l_15 <X> T_13_15.lc_trk_g3_2
 (24 13)  (678 253)  (678 253)  routing T_13_15.sp4_h_l_15 <X> T_13_15.lc_trk_g3_2
 (25 13)  (679 253)  (679 253)  routing T_13_15.sp4_h_l_15 <X> T_13_15.lc_trk_g3_2
 (27 13)  (681 253)  (681 253)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 253)  (685 253)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (691 253)  (691 253)  LC_6 Logic Functioning bit
 (39 13)  (693 253)  (693 253)  LC_6 Logic Functioning bit
 (0 14)  (654 254)  (654 254)  routing T_13_15.glb_netwk_4 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 254)  (655 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (671 254)  (671 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 254)  (672 254)  routing T_13_15.wire_logic_cluster/lc_5/out <X> T_13_15.lc_trk_g3_5
 (22 14)  (676 254)  (676 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (679 254)  (679 254)  routing T_13_15.wire_logic_cluster/lc_6/out <X> T_13_15.lc_trk_g3_6
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 254)  (687 254)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 254)  (688 254)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 254)  (690 254)  LC_7 Logic Functioning bit
 (38 14)  (692 254)  (692 254)  LC_7 Logic Functioning bit
 (42 14)  (696 254)  (696 254)  LC_7 Logic Functioning bit
 (43 14)  (697 254)  (697 254)  LC_7 Logic Functioning bit
 (45 14)  (699 254)  (699 254)  LC_7 Logic Functioning bit
 (50 14)  (704 254)  (704 254)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (671 255)  (671 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (675 255)  (675 255)  routing T_13_15.sp4_r_v_b_47 <X> T_13_15.lc_trk_g3_7
 (22 15)  (676 255)  (676 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (680 255)  (680 255)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 255)  (681 255)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 255)  (683 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 255)  (685 255)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 255)  (691 255)  LC_7 Logic Functioning bit
 (39 15)  (693 255)  (693 255)  LC_7 Logic Functioning bit
 (42 15)  (696 255)  (696 255)  LC_7 Logic Functioning bit
 (43 15)  (697 255)  (697 255)  LC_7 Logic Functioning bit
 (45 15)  (699 255)  (699 255)  LC_7 Logic Functioning bit


LogicTile_14_15

 (3 0)  (711 240)  (711 240)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_v_b_0
 (4 0)  (712 240)  (712 240)  routing T_14_15.sp4_v_t_37 <X> T_14_15.sp4_v_b_0
 (25 0)  (733 240)  (733 240)  routing T_14_15.wire_logic_cluster/lc_2/out <X> T_14_15.lc_trk_g0_2
 (26 0)  (734 240)  (734 240)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 240)  (736 240)  routing T_14_15.lc_trk_g2_1 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 240)  (739 240)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (745 240)  (745 240)  LC_0 Logic Functioning bit
 (39 0)  (747 240)  (747 240)  LC_0 Logic Functioning bit
 (40 0)  (748 240)  (748 240)  LC_0 Logic Functioning bit
 (41 0)  (749 240)  (749 240)  LC_0 Logic Functioning bit
 (42 0)  (750 240)  (750 240)  LC_0 Logic Functioning bit
 (3 1)  (711 241)  (711 241)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_v_b_0
 (4 1)  (712 241)  (712 241)  routing T_14_15.sp4_v_t_42 <X> T_14_15.sp4_h_r_0
 (14 1)  (722 241)  (722 241)  routing T_14_15.sp4_h_r_0 <X> T_14_15.lc_trk_g0_0
 (15 1)  (723 241)  (723 241)  routing T_14_15.sp4_h_r_0 <X> T_14_15.lc_trk_g0_0
 (16 1)  (724 241)  (724 241)  routing T_14_15.sp4_h_r_0 <X> T_14_15.lc_trk_g0_0
 (17 1)  (725 241)  (725 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (730 241)  (730 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (736 241)  (736 241)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 241)  (739 241)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 241)  (740 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (742 241)  (742 241)  routing T_14_15.lc_trk_g1_1 <X> T_14_15.input_2_0
 (38 1)  (746 241)  (746 241)  LC_0 Logic Functioning bit
 (40 1)  (748 241)  (748 241)  LC_0 Logic Functioning bit
 (41 1)  (749 241)  (749 241)  LC_0 Logic Functioning bit
 (42 1)  (750 241)  (750 241)  LC_0 Logic Functioning bit
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_5 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (722 242)  (722 242)  routing T_14_15.wire_logic_cluster/lc_4/out <X> T_14_15.lc_trk_g0_4
 (21 2)  (729 242)  (729 242)  routing T_14_15.sp4_v_b_15 <X> T_14_15.lc_trk_g0_7
 (22 2)  (730 242)  (730 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (731 242)  (731 242)  routing T_14_15.sp4_v_b_15 <X> T_14_15.lc_trk_g0_7
 (25 2)  (733 242)  (733 242)  routing T_14_15.sp4_v_b_6 <X> T_14_15.lc_trk_g0_6
 (26 2)  (734 242)  (734 242)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 242)  (735 242)  routing T_14_15.lc_trk_g1_1 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 242)  (741 242)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 242)  (742 242)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 242)  (743 242)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.input_2_1
 (38 2)  (746 242)  (746 242)  LC_1 Logic Functioning bit
 (45 2)  (753 242)  (753 242)  LC_1 Logic Functioning bit
 (0 3)  (708 243)  (708 243)  routing T_14_15.glb_netwk_5 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (17 3)  (725 243)  (725 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (729 243)  (729 243)  routing T_14_15.sp4_v_b_15 <X> T_14_15.lc_trk_g0_7
 (22 3)  (730 243)  (730 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (731 243)  (731 243)  routing T_14_15.sp4_v_b_6 <X> T_14_15.lc_trk_g0_6
 (27 3)  (735 243)  (735 243)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 243)  (740 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (741 243)  (741 243)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.input_2_1
 (34 3)  (742 243)  (742 243)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.input_2_1
 (36 3)  (744 243)  (744 243)  LC_1 Logic Functioning bit
 (38 3)  (746 243)  (746 243)  LC_1 Logic Functioning bit
 (39 3)  (747 243)  (747 243)  LC_1 Logic Functioning bit
 (41 3)  (749 243)  (749 243)  LC_1 Logic Functioning bit
 (43 3)  (751 243)  (751 243)  LC_1 Logic Functioning bit
 (45 3)  (753 243)  (753 243)  LC_1 Logic Functioning bit
 (0 4)  (708 244)  (708 244)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (1 4)  (709 244)  (709 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (8 4)  (716 244)  (716 244)  routing T_14_15.sp4_v_b_4 <X> T_14_15.sp4_h_r_4
 (9 4)  (717 244)  (717 244)  routing T_14_15.sp4_v_b_4 <X> T_14_15.sp4_h_r_4
 (17 4)  (725 244)  (725 244)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (726 244)  (726 244)  routing T_14_15.wire_logic_cluster/lc_1/out <X> T_14_15.lc_trk_g1_1
 (22 4)  (730 244)  (730 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (731 244)  (731 244)  routing T_14_15.sp4_v_b_19 <X> T_14_15.lc_trk_g1_3
 (24 4)  (732 244)  (732 244)  routing T_14_15.sp4_v_b_19 <X> T_14_15.lc_trk_g1_3
 (26 4)  (734 244)  (734 244)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 244)  (735 244)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 244)  (736 244)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 244)  (738 244)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 244)  (739 244)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 244)  (742 244)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (42 4)  (750 244)  (750 244)  LC_2 Logic Functioning bit
 (43 4)  (751 244)  (751 244)  LC_2 Logic Functioning bit
 (45 4)  (753 244)  (753 244)  LC_2 Logic Functioning bit
 (1 5)  (709 245)  (709 245)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (27 5)  (735 245)  (735 245)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 245)  (740 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (743 245)  (743 245)  routing T_14_15.lc_trk_g0_2 <X> T_14_15.input_2_2
 (37 5)  (745 245)  (745 245)  LC_2 Logic Functioning bit
 (39 5)  (747 245)  (747 245)  LC_2 Logic Functioning bit
 (42 5)  (750 245)  (750 245)  LC_2 Logic Functioning bit
 (43 5)  (751 245)  (751 245)  LC_2 Logic Functioning bit
 (45 5)  (753 245)  (753 245)  LC_2 Logic Functioning bit
 (52 5)  (760 245)  (760 245)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (4 6)  (712 246)  (712 246)  routing T_14_15.sp4_h_r_3 <X> T_14_15.sp4_v_t_38
 (12 6)  (720 246)  (720 246)  routing T_14_15.sp4_v_b_5 <X> T_14_15.sp4_h_l_40
 (15 6)  (723 246)  (723 246)  routing T_14_15.sp4_h_r_5 <X> T_14_15.lc_trk_g1_5
 (16 6)  (724 246)  (724 246)  routing T_14_15.sp4_h_r_5 <X> T_14_15.lc_trk_g1_5
 (17 6)  (725 246)  (725 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (729 246)  (729 246)  routing T_14_15.wire_logic_cluster/lc_7/out <X> T_14_15.lc_trk_g1_7
 (22 6)  (730 246)  (730 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (734 246)  (734 246)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 246)  (735 246)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 246)  (736 246)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 246)  (742 246)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 246)  (743 246)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.input_2_3
 (38 6)  (746 246)  (746 246)  LC_3 Logic Functioning bit
 (45 6)  (753 246)  (753 246)  LC_3 Logic Functioning bit
 (51 6)  (759 246)  (759 246)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (5 7)  (713 247)  (713 247)  routing T_14_15.sp4_h_r_3 <X> T_14_15.sp4_v_t_38
 (16 7)  (724 247)  (724 247)  routing T_14_15.sp12_h_r_12 <X> T_14_15.lc_trk_g1_4
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (726 247)  (726 247)  routing T_14_15.sp4_h_r_5 <X> T_14_15.lc_trk_g1_5
 (27 7)  (735 247)  (735 247)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 247)  (737 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 247)  (738 247)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 247)  (739 247)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 247)  (740 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (741 247)  (741 247)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.input_2_3
 (34 7)  (742 247)  (742 247)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.input_2_3
 (36 7)  (744 247)  (744 247)  LC_3 Logic Functioning bit
 (38 7)  (746 247)  (746 247)  LC_3 Logic Functioning bit
 (39 7)  (747 247)  (747 247)  LC_3 Logic Functioning bit
 (41 7)  (749 247)  (749 247)  LC_3 Logic Functioning bit
 (43 7)  (751 247)  (751 247)  LC_3 Logic Functioning bit
 (45 7)  (753 247)  (753 247)  LC_3 Logic Functioning bit
 (3 8)  (711 248)  (711 248)  routing T_14_15.sp12_h_r_1 <X> T_14_15.sp12_v_b_1
 (15 8)  (723 248)  (723 248)  routing T_14_15.sp4_h_r_33 <X> T_14_15.lc_trk_g2_1
 (16 8)  (724 248)  (724 248)  routing T_14_15.sp4_h_r_33 <X> T_14_15.lc_trk_g2_1
 (17 8)  (725 248)  (725 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (726 248)  (726 248)  routing T_14_15.sp4_h_r_33 <X> T_14_15.lc_trk_g2_1
 (25 8)  (733 248)  (733 248)  routing T_14_15.rgt_op_2 <X> T_14_15.lc_trk_g2_2
 (27 8)  (735 248)  (735 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 248)  (736 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 248)  (738 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 248)  (739 248)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 248)  (742 248)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 248)  (743 248)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.input_2_4
 (42 8)  (750 248)  (750 248)  LC_4 Logic Functioning bit
 (43 8)  (751 248)  (751 248)  LC_4 Logic Functioning bit
 (45 8)  (753 248)  (753 248)  LC_4 Logic Functioning bit
 (48 8)  (756 248)  (756 248)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (3 9)  (711 249)  (711 249)  routing T_14_15.sp12_h_r_1 <X> T_14_15.sp12_v_b_1
 (8 9)  (716 249)  (716 249)  routing T_14_15.sp4_h_r_7 <X> T_14_15.sp4_v_b_7
 (17 9)  (725 249)  (725 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (730 249)  (730 249)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 249)  (732 249)  routing T_14_15.rgt_op_2 <X> T_14_15.lc_trk_g2_2
 (28 9)  (736 249)  (736 249)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 249)  (737 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 249)  (740 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (745 249)  (745 249)  LC_4 Logic Functioning bit
 (39 9)  (747 249)  (747 249)  LC_4 Logic Functioning bit
 (42 9)  (750 249)  (750 249)  LC_4 Logic Functioning bit
 (43 9)  (751 249)  (751 249)  LC_4 Logic Functioning bit
 (45 9)  (753 249)  (753 249)  LC_4 Logic Functioning bit
 (19 10)  (727 250)  (727 250)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (25 10)  (733 250)  (733 250)  routing T_14_15.wire_logic_cluster/lc_6/out <X> T_14_15.lc_trk_g2_6
 (26 10)  (734 250)  (734 250)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 250)  (735 250)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 250)  (736 250)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 250)  (738 250)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 250)  (739 250)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 250)  (741 250)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 250)  (742 250)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 250)  (743 250)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.input_2_5
 (37 10)  (745 250)  (745 250)  LC_5 Logic Functioning bit
 (38 10)  (746 250)  (746 250)  LC_5 Logic Functioning bit
 (39 10)  (747 250)  (747 250)  LC_5 Logic Functioning bit
 (41 10)  (749 250)  (749 250)  LC_5 Logic Functioning bit
 (45 10)  (753 250)  (753 250)  LC_5 Logic Functioning bit
 (4 11)  (712 251)  (712 251)  routing T_14_15.sp4_h_r_10 <X> T_14_15.sp4_h_l_43
 (6 11)  (714 251)  (714 251)  routing T_14_15.sp4_h_r_10 <X> T_14_15.sp4_h_l_43
 (10 11)  (718 251)  (718 251)  routing T_14_15.sp4_h_l_39 <X> T_14_15.sp4_v_t_42
 (14 11)  (722 251)  (722 251)  routing T_14_15.sp4_h_l_17 <X> T_14_15.lc_trk_g2_4
 (15 11)  (723 251)  (723 251)  routing T_14_15.sp4_h_l_17 <X> T_14_15.lc_trk_g2_4
 (16 11)  (724 251)  (724 251)  routing T_14_15.sp4_h_l_17 <X> T_14_15.lc_trk_g2_4
 (17 11)  (725 251)  (725 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (730 251)  (730 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (735 251)  (735 251)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 251)  (738 251)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 251)  (740 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (741 251)  (741 251)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.input_2_5
 (34 11)  (742 251)  (742 251)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.input_2_5
 (36 11)  (744 251)  (744 251)  LC_5 Logic Functioning bit
 (38 11)  (746 251)  (746 251)  LC_5 Logic Functioning bit
 (45 11)  (753 251)  (753 251)  LC_5 Logic Functioning bit
 (48 11)  (756 251)  (756 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (11 12)  (719 252)  (719 252)  routing T_14_15.sp4_v_t_45 <X> T_14_15.sp4_v_b_11
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (726 252)  (726 252)  routing T_14_15.bnl_op_1 <X> T_14_15.lc_trk_g3_1
 (21 12)  (729 252)  (729 252)  routing T_14_15.wire_logic_cluster/lc_3/out <X> T_14_15.lc_trk_g3_3
 (22 12)  (730 252)  (730 252)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (734 252)  (734 252)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 252)  (735 252)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 252)  (736 252)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 252)  (737 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 252)  (738 252)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 252)  (739 252)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 252)  (742 252)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 252)  (743 252)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.input_2_6
 (37 12)  (745 252)  (745 252)  LC_6 Logic Functioning bit
 (41 12)  (749 252)  (749 252)  LC_6 Logic Functioning bit
 (43 12)  (751 252)  (751 252)  LC_6 Logic Functioning bit
 (45 12)  (753 252)  (753 252)  LC_6 Logic Functioning bit
 (5 13)  (713 253)  (713 253)  routing T_14_15.sp4_h_r_9 <X> T_14_15.sp4_v_b_9
 (12 13)  (720 253)  (720 253)  routing T_14_15.sp4_v_t_45 <X> T_14_15.sp4_v_b_11
 (18 13)  (726 253)  (726 253)  routing T_14_15.bnl_op_1 <X> T_14_15.lc_trk_g3_1
 (26 13)  (734 253)  (734 253)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 253)  (736 253)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 253)  (737 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 253)  (740 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (743 253)  (743 253)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.input_2_6
 (37 13)  (745 253)  (745 253)  LC_6 Logic Functioning bit
 (40 13)  (748 253)  (748 253)  LC_6 Logic Functioning bit
 (42 13)  (750 253)  (750 253)  LC_6 Logic Functioning bit
 (45 13)  (753 253)  (753 253)  LC_6 Logic Functioning bit
 (48 13)  (756 253)  (756 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (708 254)  (708 254)  routing T_14_15.glb_netwk_4 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (716 254)  (716 254)  routing T_14_15.sp4_h_r_2 <X> T_14_15.sp4_h_l_47
 (10 14)  (718 254)  (718 254)  routing T_14_15.sp4_h_r_2 <X> T_14_15.sp4_h_l_47
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 254)  (726 254)  routing T_14_15.wire_logic_cluster/lc_5/out <X> T_14_15.lc_trk_g3_5
 (21 14)  (729 254)  (729 254)  routing T_14_15.sp4_v_t_26 <X> T_14_15.lc_trk_g3_7
 (22 14)  (730 254)  (730 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (731 254)  (731 254)  routing T_14_15.sp4_v_t_26 <X> T_14_15.lc_trk_g3_7
 (26 14)  (734 254)  (734 254)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 254)  (737 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 254)  (739 254)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 254)  (742 254)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 254)  (743 254)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.input_2_7
 (37 14)  (745 254)  (745 254)  LC_7 Logic Functioning bit
 (38 14)  (746 254)  (746 254)  LC_7 Logic Functioning bit
 (39 14)  (747 254)  (747 254)  LC_7 Logic Functioning bit
 (41 14)  (749 254)  (749 254)  LC_7 Logic Functioning bit
 (45 14)  (753 254)  (753 254)  LC_7 Logic Functioning bit
 (51 14)  (759 254)  (759 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (723 255)  (723 255)  routing T_14_15.sp4_v_t_33 <X> T_14_15.lc_trk_g3_4
 (16 15)  (724 255)  (724 255)  routing T_14_15.sp4_v_t_33 <X> T_14_15.lc_trk_g3_4
 (17 15)  (725 255)  (725 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (729 255)  (729 255)  routing T_14_15.sp4_v_t_26 <X> T_14_15.lc_trk_g3_7
 (27 15)  (735 255)  (735 255)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 255)  (737 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 255)  (739 255)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 255)  (740 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (741 255)  (741 255)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.input_2_7
 (34 15)  (742 255)  (742 255)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.input_2_7
 (36 15)  (744 255)  (744 255)  LC_7 Logic Functioning bit
 (38 15)  (746 255)  (746 255)  LC_7 Logic Functioning bit
 (45 15)  (753 255)  (753 255)  LC_7 Logic Functioning bit


LogicTile_15_15

 (25 0)  (787 240)  (787 240)  routing T_15_15.wire_logic_cluster/lc_2/out <X> T_15_15.lc_trk_g0_2
 (26 0)  (788 240)  (788 240)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 240)  (789 240)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 240)  (790 240)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 240)  (792 240)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 240)  (793 240)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 240)  (795 240)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 240)  (798 240)  LC_0 Logic Functioning bit
 (40 0)  (802 240)  (802 240)  LC_0 Logic Functioning bit
 (41 0)  (803 240)  (803 240)  LC_0 Logic Functioning bit
 (42 0)  (804 240)  (804 240)  LC_0 Logic Functioning bit
 (43 0)  (805 240)  (805 240)  LC_0 Logic Functioning bit
 (45 0)  (807 240)  (807 240)  LC_0 Logic Functioning bit
 (9 1)  (771 241)  (771 241)  routing T_15_15.sp4_v_t_40 <X> T_15_15.sp4_v_b_1
 (10 1)  (772 241)  (772 241)  routing T_15_15.sp4_v_t_40 <X> T_15_15.sp4_v_b_1
 (22 1)  (784 241)  (784 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (788 241)  (788 241)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 241)  (789 241)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 241)  (790 241)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 241)  (791 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 241)  (794 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (796 241)  (796 241)  routing T_15_15.lc_trk_g1_1 <X> T_15_15.input_2_0
 (40 1)  (802 241)  (802 241)  LC_0 Logic Functioning bit
 (41 1)  (803 241)  (803 241)  LC_0 Logic Functioning bit
 (42 1)  (804 241)  (804 241)  LC_0 Logic Functioning bit
 (43 1)  (805 241)  (805 241)  LC_0 Logic Functioning bit
 (45 1)  (807 241)  (807 241)  LC_0 Logic Functioning bit
 (52 1)  (814 241)  (814 241)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_5 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (6 2)  (768 242)  (768 242)  routing T_15_15.sp4_v_b_9 <X> T_15_15.sp4_v_t_37
 (21 2)  (783 242)  (783 242)  routing T_15_15.wire_logic_cluster/lc_7/out <X> T_15_15.lc_trk_g0_7
 (22 2)  (784 242)  (784 242)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (787 242)  (787 242)  routing T_15_15.sp4_h_r_14 <X> T_15_15.lc_trk_g0_6
 (28 2)  (790 242)  (790 242)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 242)  (793 242)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (799 242)  (799 242)  LC_1 Logic Functioning bit
 (41 2)  (803 242)  (803 242)  LC_1 Logic Functioning bit
 (42 2)  (804 242)  (804 242)  LC_1 Logic Functioning bit
 (43 2)  (805 242)  (805 242)  LC_1 Logic Functioning bit
 (0 3)  (762 243)  (762 243)  routing T_15_15.glb_netwk_5 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (5 3)  (767 243)  (767 243)  routing T_15_15.sp4_v_b_9 <X> T_15_15.sp4_v_t_37
 (22 3)  (784 243)  (784 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (785 243)  (785 243)  routing T_15_15.sp4_h_r_14 <X> T_15_15.lc_trk_g0_6
 (24 3)  (786 243)  (786 243)  routing T_15_15.sp4_h_r_14 <X> T_15_15.lc_trk_g0_6
 (28 3)  (790 243)  (790 243)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 243)  (792 243)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 243)  (793 243)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 243)  (794 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (796 243)  (796 243)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.input_2_1
 (35 3)  (797 243)  (797 243)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.input_2_1
 (36 3)  (798 243)  (798 243)  LC_1 Logic Functioning bit
 (37 3)  (799 243)  (799 243)  LC_1 Logic Functioning bit
 (42 3)  (804 243)  (804 243)  LC_1 Logic Functioning bit
 (43 3)  (805 243)  (805 243)  LC_1 Logic Functioning bit
 (1 4)  (763 244)  (763 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (4 4)  (766 244)  (766 244)  routing T_15_15.sp4_h_l_44 <X> T_15_15.sp4_v_b_3
 (6 4)  (768 244)  (768 244)  routing T_15_15.sp4_h_l_44 <X> T_15_15.sp4_v_b_3
 (8 4)  (770 244)  (770 244)  routing T_15_15.sp4_v_b_10 <X> T_15_15.sp4_h_r_4
 (9 4)  (771 244)  (771 244)  routing T_15_15.sp4_v_b_10 <X> T_15_15.sp4_h_r_4
 (10 4)  (772 244)  (772 244)  routing T_15_15.sp4_v_b_10 <X> T_15_15.sp4_h_r_4
 (16 4)  (778 244)  (778 244)  routing T_15_15.sp12_h_l_14 <X> T_15_15.lc_trk_g1_1
 (17 4)  (779 244)  (779 244)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (26 4)  (788 244)  (788 244)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 244)  (789 244)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 244)  (793 244)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 244)  (795 244)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 244)  (796 244)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 244)  (798 244)  LC_2 Logic Functioning bit
 (37 4)  (799 244)  (799 244)  LC_2 Logic Functioning bit
 (38 4)  (800 244)  (800 244)  LC_2 Logic Functioning bit
 (42 4)  (804 244)  (804 244)  LC_2 Logic Functioning bit
 (43 4)  (805 244)  (805 244)  LC_2 Logic Functioning bit
 (50 4)  (812 244)  (812 244)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (813 244)  (813 244)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (763 245)  (763 245)  routing T_15_15.lc_trk_g0_2 <X> T_15_15.wire_logic_cluster/lc_7/cen
 (5 5)  (767 245)  (767 245)  routing T_15_15.sp4_h_l_44 <X> T_15_15.sp4_v_b_3
 (9 5)  (771 245)  (771 245)  routing T_15_15.sp4_v_t_45 <X> T_15_15.sp4_v_b_4
 (10 5)  (772 245)  (772 245)  routing T_15_15.sp4_v_t_45 <X> T_15_15.sp4_v_b_4
 (18 5)  (780 245)  (780 245)  routing T_15_15.sp12_h_l_14 <X> T_15_15.lc_trk_g1_1
 (22 5)  (784 245)  (784 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (785 245)  (785 245)  routing T_15_15.sp4_v_b_18 <X> T_15_15.lc_trk_g1_2
 (24 5)  (786 245)  (786 245)  routing T_15_15.sp4_v_b_18 <X> T_15_15.lc_trk_g1_2
 (26 5)  (788 245)  (788 245)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 245)  (790 245)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 245)  (791 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 245)  (792 245)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 245)  (793 245)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 245)  (798 245)  LC_2 Logic Functioning bit
 (37 5)  (799 245)  (799 245)  LC_2 Logic Functioning bit
 (42 5)  (804 245)  (804 245)  LC_2 Logic Functioning bit
 (43 5)  (805 245)  (805 245)  LC_2 Logic Functioning bit
 (52 5)  (814 245)  (814 245)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (8 6)  (770 246)  (770 246)  routing T_15_15.sp4_v_t_47 <X> T_15_15.sp4_h_l_41
 (9 6)  (771 246)  (771 246)  routing T_15_15.sp4_v_t_47 <X> T_15_15.sp4_h_l_41
 (10 6)  (772 246)  (772 246)  routing T_15_15.sp4_v_t_47 <X> T_15_15.sp4_h_l_41
 (12 6)  (774 246)  (774 246)  routing T_15_15.sp4_h_r_2 <X> T_15_15.sp4_h_l_40
 (27 6)  (789 246)  (789 246)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 246)  (790 246)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 246)  (793 246)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 246)  (795 246)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 246)  (796 246)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 246)  (798 246)  LC_3 Logic Functioning bit
 (38 6)  (800 246)  (800 246)  LC_3 Logic Functioning bit
 (45 6)  (807 246)  (807 246)  LC_3 Logic Functioning bit
 (52 6)  (814 246)  (814 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (13 7)  (775 247)  (775 247)  routing T_15_15.sp4_h_r_2 <X> T_15_15.sp4_h_l_40
 (14 7)  (776 247)  (776 247)  routing T_15_15.sp4_r_v_b_28 <X> T_15_15.lc_trk_g1_4
 (17 7)  (779 247)  (779 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (31 7)  (793 247)  (793 247)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 247)  (798 247)  LC_3 Logic Functioning bit
 (38 7)  (800 247)  (800 247)  LC_3 Logic Functioning bit
 (45 7)  (807 247)  (807 247)  LC_3 Logic Functioning bit
 (53 7)  (815 247)  (815 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (6 8)  (768 248)  (768 248)  routing T_15_15.sp4_v_t_38 <X> T_15_15.sp4_v_b_6
 (15 8)  (777 248)  (777 248)  routing T_15_15.sp4_h_r_33 <X> T_15_15.lc_trk_g2_1
 (16 8)  (778 248)  (778 248)  routing T_15_15.sp4_h_r_33 <X> T_15_15.lc_trk_g2_1
 (17 8)  (779 248)  (779 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (780 248)  (780 248)  routing T_15_15.sp4_h_r_33 <X> T_15_15.lc_trk_g2_1
 (21 8)  (783 248)  (783 248)  routing T_15_15.sp4_h_r_35 <X> T_15_15.lc_trk_g2_3
 (22 8)  (784 248)  (784 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (785 248)  (785 248)  routing T_15_15.sp4_h_r_35 <X> T_15_15.lc_trk_g2_3
 (24 8)  (786 248)  (786 248)  routing T_15_15.sp4_h_r_35 <X> T_15_15.lc_trk_g2_3
 (5 9)  (767 249)  (767 249)  routing T_15_15.sp4_v_t_38 <X> T_15_15.sp4_v_b_6
 (8 9)  (770 249)  (770 249)  routing T_15_15.sp4_h_l_42 <X> T_15_15.sp4_v_b_7
 (9 9)  (771 249)  (771 249)  routing T_15_15.sp4_h_l_42 <X> T_15_15.sp4_v_b_7
 (13 9)  (775 249)  (775 249)  routing T_15_15.sp4_v_t_38 <X> T_15_15.sp4_h_r_8
 (22 9)  (784 249)  (784 249)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (786 249)  (786 249)  routing T_15_15.tnr_op_2 <X> T_15_15.lc_trk_g2_2
 (8 10)  (770 250)  (770 250)  routing T_15_15.sp4_h_r_11 <X> T_15_15.sp4_h_l_42
 (10 10)  (772 250)  (772 250)  routing T_15_15.sp4_h_r_11 <X> T_15_15.sp4_h_l_42
 (14 10)  (776 250)  (776 250)  routing T_15_15.rgt_op_4 <X> T_15_15.lc_trk_g2_4
 (15 10)  (777 250)  (777 250)  routing T_15_15.rgt_op_5 <X> T_15_15.lc_trk_g2_5
 (17 10)  (779 250)  (779 250)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 250)  (780 250)  routing T_15_15.rgt_op_5 <X> T_15_15.lc_trk_g2_5
 (22 10)  (784 250)  (784 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (785 250)  (785 250)  routing T_15_15.sp4_h_r_31 <X> T_15_15.lc_trk_g2_7
 (24 10)  (786 250)  (786 250)  routing T_15_15.sp4_h_r_31 <X> T_15_15.lc_trk_g2_7
 (25 10)  (787 250)  (787 250)  routing T_15_15.sp4_v_b_30 <X> T_15_15.lc_trk_g2_6
 (28 10)  (790 250)  (790 250)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 250)  (793 250)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (41 10)  (803 250)  (803 250)  LC_5 Logic Functioning bit
 (43 10)  (805 250)  (805 250)  LC_5 Logic Functioning bit
 (15 11)  (777 251)  (777 251)  routing T_15_15.rgt_op_4 <X> T_15_15.lc_trk_g2_4
 (17 11)  (779 251)  (779 251)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (783 251)  (783 251)  routing T_15_15.sp4_h_r_31 <X> T_15_15.lc_trk_g2_7
 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (785 251)  (785 251)  routing T_15_15.sp4_v_b_30 <X> T_15_15.lc_trk_g2_6
 (26 11)  (788 251)  (788 251)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 251)  (790 251)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 251)  (791 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 251)  (792 251)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 251)  (793 251)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (51 11)  (813 251)  (813 251)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (777 252)  (777 252)  routing T_15_15.sp4_v_t_28 <X> T_15_15.lc_trk_g3_1
 (16 12)  (778 252)  (778 252)  routing T_15_15.sp4_v_t_28 <X> T_15_15.lc_trk_g3_1
 (17 12)  (779 252)  (779 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (26 12)  (788 252)  (788 252)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 252)  (789 252)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 252)  (790 252)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 252)  (793 252)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 252)  (795 252)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (48 12)  (810 252)  (810 252)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (53 12)  (815 252)  (815 252)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (22 13)  (784 253)  (784 253)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (786 253)  (786 253)  routing T_15_15.tnr_op_2 <X> T_15_15.lc_trk_g3_2
 (26 13)  (788 253)  (788 253)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 253)  (791 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 253)  (792 253)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 253)  (793 253)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 253)  (798 253)  LC_6 Logic Functioning bit
 (38 13)  (800 253)  (800 253)  LC_6 Logic Functioning bit
 (48 13)  (810 253)  (810 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (814 253)  (814 253)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (762 254)  (762 254)  routing T_15_15.glb_netwk_4 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 254)  (763 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (767 254)  (767 254)  routing T_15_15.sp4_h_r_6 <X> T_15_15.sp4_h_l_44
 (12 14)  (774 254)  (774 254)  routing T_15_15.sp4_v_t_40 <X> T_15_15.sp4_h_l_46
 (16 14)  (778 254)  (778 254)  routing T_15_15.sp4_v_t_16 <X> T_15_15.lc_trk_g3_5
 (17 14)  (779 254)  (779 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (780 254)  (780 254)  routing T_15_15.sp4_v_t_16 <X> T_15_15.lc_trk_g3_5
 (21 14)  (783 254)  (783 254)  routing T_15_15.rgt_op_7 <X> T_15_15.lc_trk_g3_7
 (22 14)  (784 254)  (784 254)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (786 254)  (786 254)  routing T_15_15.rgt_op_7 <X> T_15_15.lc_trk_g3_7
 (26 14)  (788 254)  (788 254)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 254)  (789 254)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 254)  (790 254)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 254)  (791 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 254)  (792 254)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 254)  (793 254)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 254)  (795 254)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 254)  (797 254)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.input_2_7
 (37 14)  (799 254)  (799 254)  LC_7 Logic Functioning bit
 (41 14)  (803 254)  (803 254)  LC_7 Logic Functioning bit
 (43 14)  (805 254)  (805 254)  LC_7 Logic Functioning bit
 (45 14)  (807 254)  (807 254)  LC_7 Logic Functioning bit
 (4 15)  (766 255)  (766 255)  routing T_15_15.sp4_h_r_6 <X> T_15_15.sp4_h_l_44
 (11 15)  (773 255)  (773 255)  routing T_15_15.sp4_v_t_40 <X> T_15_15.sp4_h_l_46
 (13 15)  (775 255)  (775 255)  routing T_15_15.sp4_v_t_40 <X> T_15_15.sp4_h_l_46
 (15 15)  (777 255)  (777 255)  routing T_15_15.tnr_op_4 <X> T_15_15.lc_trk_g3_4
 (17 15)  (779 255)  (779 255)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (784 255)  (784 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (787 255)  (787 255)  routing T_15_15.sp4_r_v_b_46 <X> T_15_15.lc_trk_g3_6
 (26 15)  (788 255)  (788 255)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 255)  (791 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (794 255)  (794 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (796 255)  (796 255)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.input_2_7
 (37 15)  (799 255)  (799 255)  LC_7 Logic Functioning bit
 (40 15)  (802 255)  (802 255)  LC_7 Logic Functioning bit
 (42 15)  (804 255)  (804 255)  LC_7 Logic Functioning bit
 (45 15)  (807 255)  (807 255)  LC_7 Logic Functioning bit
 (52 15)  (814 255)  (814 255)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_16_15

 (4 0)  (820 240)  (820 240)  routing T_16_15.sp4_h_l_37 <X> T_16_15.sp4_v_b_0
 (14 0)  (830 240)  (830 240)  routing T_16_15.lft_op_0 <X> T_16_15.lc_trk_g0_0
 (17 0)  (833 240)  (833 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (834 240)  (834 240)  routing T_16_15.wire_logic_cluster/lc_1/out <X> T_16_15.lc_trk_g0_1
 (22 0)  (838 240)  (838 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (842 240)  (842 240)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 240)  (843 240)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 240)  (844 240)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 240)  (846 240)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 240)  (847 240)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 240)  (850 240)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 240)  (852 240)  LC_0 Logic Functioning bit
 (43 0)  (859 240)  (859 240)  LC_0 Logic Functioning bit
 (5 1)  (821 241)  (821 241)  routing T_16_15.sp4_h_l_37 <X> T_16_15.sp4_v_b_0
 (15 1)  (831 241)  (831 241)  routing T_16_15.lft_op_0 <X> T_16_15.lc_trk_g0_0
 (17 1)  (833 241)  (833 241)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (837 241)  (837 241)  routing T_16_15.sp4_r_v_b_32 <X> T_16_15.lc_trk_g0_3
 (22 1)  (838 241)  (838 241)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (839 241)  (839 241)  routing T_16_15.sp12_h_l_17 <X> T_16_15.lc_trk_g0_2
 (25 1)  (841 241)  (841 241)  routing T_16_15.sp12_h_l_17 <X> T_16_15.lc_trk_g0_2
 (26 1)  (842 241)  (842 241)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 241)  (844 241)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 241)  (845 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 241)  (846 241)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 241)  (847 241)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 241)  (848 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (849 241)  (849 241)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.input_2_0
 (34 1)  (850 241)  (850 241)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.input_2_0
 (36 1)  (852 241)  (852 241)  LC_0 Logic Functioning bit
 (37 1)  (853 241)  (853 241)  LC_0 Logic Functioning bit
 (39 1)  (855 241)  (855 241)  LC_0 Logic Functioning bit
 (43 1)  (859 241)  (859 241)  LC_0 Logic Functioning bit
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_5 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (830 242)  (830 242)  routing T_16_15.sp4_h_l_9 <X> T_16_15.lc_trk_g0_4
 (29 2)  (845 242)  (845 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 242)  (846 242)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 242)  (848 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 242)  (849 242)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 242)  (852 242)  LC_1 Logic Functioning bit
 (40 2)  (856 242)  (856 242)  LC_1 Logic Functioning bit
 (41 2)  (857 242)  (857 242)  LC_1 Logic Functioning bit
 (42 2)  (858 242)  (858 242)  LC_1 Logic Functioning bit
 (43 2)  (859 242)  (859 242)  LC_1 Logic Functioning bit
 (45 2)  (861 242)  (861 242)  LC_1 Logic Functioning bit
 (46 2)  (862 242)  (862 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (863 242)  (863 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (866 242)  (866 242)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (816 243)  (816 243)  routing T_16_15.glb_netwk_5 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (10 3)  (826 243)  (826 243)  routing T_16_15.sp4_h_l_45 <X> T_16_15.sp4_v_t_36
 (14 3)  (830 243)  (830 243)  routing T_16_15.sp4_h_l_9 <X> T_16_15.lc_trk_g0_4
 (15 3)  (831 243)  (831 243)  routing T_16_15.sp4_h_l_9 <X> T_16_15.lc_trk_g0_4
 (16 3)  (832 243)  (832 243)  routing T_16_15.sp4_h_l_9 <X> T_16_15.lc_trk_g0_4
 (17 3)  (833 243)  (833 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (838 243)  (838 243)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (840 243)  (840 243)  routing T_16_15.top_op_6 <X> T_16_15.lc_trk_g0_6
 (25 3)  (841 243)  (841 243)  routing T_16_15.top_op_6 <X> T_16_15.lc_trk_g0_6
 (36 3)  (852 243)  (852 243)  LC_1 Logic Functioning bit
 (40 3)  (856 243)  (856 243)  LC_1 Logic Functioning bit
 (41 3)  (857 243)  (857 243)  LC_1 Logic Functioning bit
 (42 3)  (858 243)  (858 243)  LC_1 Logic Functioning bit
 (43 3)  (859 243)  (859 243)  LC_1 Logic Functioning bit
 (45 3)  (861 243)  (861 243)  LC_1 Logic Functioning bit
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 244)  (849 244)  routing T_16_15.lc_trk_g2_1 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (41 4)  (857 244)  (857 244)  LC_2 Logic Functioning bit
 (43 4)  (859 244)  (859 244)  LC_2 Logic Functioning bit
 (22 5)  (838 245)  (838 245)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (840 245)  (840 245)  routing T_16_15.top_op_2 <X> T_16_15.lc_trk_g1_2
 (25 5)  (841 245)  (841 245)  routing T_16_15.top_op_2 <X> T_16_15.lc_trk_g1_2
 (26 5)  (842 245)  (842 245)  routing T_16_15.lc_trk_g0_2 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 245)  (845 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (40 5)  (856 245)  (856 245)  LC_2 Logic Functioning bit
 (42 5)  (858 245)  (858 245)  LC_2 Logic Functioning bit
 (10 6)  (826 246)  (826 246)  routing T_16_15.sp4_v_b_11 <X> T_16_15.sp4_h_l_41
 (31 6)  (847 246)  (847 246)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 246)  (852 246)  LC_3 Logic Functioning bit
 (37 6)  (853 246)  (853 246)  LC_3 Logic Functioning bit
 (50 6)  (866 246)  (866 246)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (868 246)  (868 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (838 247)  (838 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (840 247)  (840 247)  routing T_16_15.top_op_6 <X> T_16_15.lc_trk_g1_6
 (25 7)  (841 247)  (841 247)  routing T_16_15.top_op_6 <X> T_16_15.lc_trk_g1_6
 (31 7)  (847 247)  (847 247)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 247)  (852 247)  LC_3 Logic Functioning bit
 (37 7)  (853 247)  (853 247)  LC_3 Logic Functioning bit
 (51 7)  (867 247)  (867 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (821 248)  (821 248)  routing T_16_15.sp4_h_l_38 <X> T_16_15.sp4_h_r_6
 (14 8)  (830 248)  (830 248)  routing T_16_15.sp4_h_l_21 <X> T_16_15.lc_trk_g2_0
 (17 8)  (833 248)  (833 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (837 248)  (837 248)  routing T_16_15.rgt_op_3 <X> T_16_15.lc_trk_g2_3
 (22 8)  (838 248)  (838 248)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (840 248)  (840 248)  routing T_16_15.rgt_op_3 <X> T_16_15.lc_trk_g2_3
 (25 8)  (841 248)  (841 248)  routing T_16_15.wire_logic_cluster/lc_2/out <X> T_16_15.lc_trk_g2_2
 (28 8)  (844 248)  (844 248)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 248)  (846 248)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 248)  (850 248)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (48 8)  (864 248)  (864 248)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (868 248)  (868 248)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (4 9)  (820 249)  (820 249)  routing T_16_15.sp4_h_l_38 <X> T_16_15.sp4_h_r_6
 (10 9)  (826 249)  (826 249)  routing T_16_15.sp4_h_r_2 <X> T_16_15.sp4_v_b_7
 (15 9)  (831 249)  (831 249)  routing T_16_15.sp4_h_l_21 <X> T_16_15.lc_trk_g2_0
 (16 9)  (832 249)  (832 249)  routing T_16_15.sp4_h_l_21 <X> T_16_15.lc_trk_g2_0
 (17 9)  (833 249)  (833 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (834 249)  (834 249)  routing T_16_15.sp4_r_v_b_33 <X> T_16_15.lc_trk_g2_1
 (22 9)  (838 249)  (838 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (842 249)  (842 249)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 249)  (843 249)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 249)  (844 249)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 249)  (845 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 249)  (846 249)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 249)  (847 249)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (37 9)  (853 249)  (853 249)  LC_4 Logic Functioning bit
 (39 9)  (855 249)  (855 249)  LC_4 Logic Functioning bit
 (48 9)  (864 249)  (864 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (3 10)  (819 250)  (819 250)  routing T_16_15.sp12_v_t_22 <X> T_16_15.sp12_h_l_22
 (4 10)  (820 250)  (820 250)  routing T_16_15.sp4_h_r_6 <X> T_16_15.sp4_v_t_43
 (22 10)  (838 250)  (838 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 250)  (849 250)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (853 250)  (853 250)  LC_5 Logic Functioning bit
 (39 10)  (855 250)  (855 250)  LC_5 Logic Functioning bit
 (40 10)  (856 250)  (856 250)  LC_5 Logic Functioning bit
 (42 10)  (858 250)  (858 250)  LC_5 Logic Functioning bit
 (43 10)  (859 250)  (859 250)  LC_5 Logic Functioning bit
 (50 10)  (866 250)  (866 250)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (821 251)  (821 251)  routing T_16_15.sp4_h_r_6 <X> T_16_15.sp4_v_t_43
 (10 11)  (826 251)  (826 251)  routing T_16_15.sp4_h_l_39 <X> T_16_15.sp4_v_t_42
 (14 11)  (830 251)  (830 251)  routing T_16_15.sp4_r_v_b_36 <X> T_16_15.lc_trk_g2_4
 (17 11)  (833 251)  (833 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (837 251)  (837 251)  routing T_16_15.sp4_r_v_b_39 <X> T_16_15.lc_trk_g2_7
 (22 11)  (838 251)  (838 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 251)  (841 251)  routing T_16_15.sp4_r_v_b_38 <X> T_16_15.lc_trk_g2_6
 (26 11)  (842 251)  (842 251)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 251)  (847 251)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 251)  (852 251)  LC_5 Logic Functioning bit
 (39 11)  (855 251)  (855 251)  LC_5 Logic Functioning bit
 (40 11)  (856 251)  (856 251)  LC_5 Logic Functioning bit
 (42 11)  (858 251)  (858 251)  LC_5 Logic Functioning bit
 (43 11)  (859 251)  (859 251)  LC_5 Logic Functioning bit
 (5 12)  (821 252)  (821 252)  routing T_16_15.sp4_v_t_44 <X> T_16_15.sp4_h_r_9
 (9 12)  (825 252)  (825 252)  routing T_16_15.sp4_h_l_42 <X> T_16_15.sp4_h_r_10
 (10 12)  (826 252)  (826 252)  routing T_16_15.sp4_h_l_42 <X> T_16_15.sp4_h_r_10
 (15 12)  (831 252)  (831 252)  routing T_16_15.sp4_h_r_25 <X> T_16_15.lc_trk_g3_1
 (16 12)  (832 252)  (832 252)  routing T_16_15.sp4_h_r_25 <X> T_16_15.lc_trk_g3_1
 (17 12)  (833 252)  (833 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (838 252)  (838 252)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (840 252)  (840 252)  routing T_16_15.tnr_op_3 <X> T_16_15.lc_trk_g3_3
 (26 12)  (842 252)  (842 252)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (845 252)  (845 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 252)  (849 252)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 252)  (853 252)  LC_6 Logic Functioning bit
 (39 12)  (855 252)  (855 252)  LC_6 Logic Functioning bit
 (52 12)  (868 252)  (868 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (834 253)  (834 253)  routing T_16_15.sp4_h_r_25 <X> T_16_15.lc_trk_g3_1
 (28 13)  (844 253)  (844 253)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 253)  (845 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 253)  (847 253)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (0 14)  (816 254)  (816 254)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (838 254)  (838 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (839 254)  (839 254)  routing T_16_15.sp12_v_b_23 <X> T_16_15.lc_trk_g3_7
 (27 14)  (843 254)  (843 254)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 254)  (844 254)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 254)  (845 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 254)  (846 254)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 254)  (849 254)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 254)  (850 254)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 254)  (851 254)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.input_2_7
 (0 15)  (816 255)  (816 255)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (4 15)  (820 255)  (820 255)  routing T_16_15.sp4_v_b_4 <X> T_16_15.sp4_h_l_44
 (21 15)  (837 255)  (837 255)  routing T_16_15.sp12_v_b_23 <X> T_16_15.lc_trk_g3_7
 (22 15)  (838 255)  (838 255)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (839 255)  (839 255)  routing T_16_15.sp12_v_b_14 <X> T_16_15.lc_trk_g3_6
 (28 15)  (844 255)  (844 255)  routing T_16_15.lc_trk_g2_1 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 255)  (845 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 255)  (846 255)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 255)  (847 255)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 255)  (848 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (849 255)  (849 255)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.input_2_7
 (35 15)  (851 255)  (851 255)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.input_2_7
 (38 15)  (854 255)  (854 255)  LC_7 Logic Functioning bit


LogicTile_17_15

 (5 0)  (879 240)  (879 240)  routing T_17_15.sp4_v_b_0 <X> T_17_15.sp4_h_r_0
 (8 0)  (882 240)  (882 240)  routing T_17_15.sp4_h_l_40 <X> T_17_15.sp4_h_r_1
 (10 0)  (884 240)  (884 240)  routing T_17_15.sp4_h_l_40 <X> T_17_15.sp4_h_r_1
 (11 0)  (885 240)  (885 240)  routing T_17_15.sp4_h_l_45 <X> T_17_15.sp4_v_b_2
 (13 0)  (887 240)  (887 240)  routing T_17_15.sp4_h_l_45 <X> T_17_15.sp4_v_b_2
 (15 0)  (889 240)  (889 240)  routing T_17_15.top_op_1 <X> T_17_15.lc_trk_g0_1
 (17 0)  (891 240)  (891 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (895 240)  (895 240)  routing T_17_15.wire_logic_cluster/lc_3/out <X> T_17_15.lc_trk_g0_3
 (22 0)  (896 240)  (896 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (901 240)  (901 240)  routing T_17_15.lc_trk_g1_2 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 240)  (903 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 240)  (905 240)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 240)  (906 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 240)  (907 240)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 240)  (908 240)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (43 0)  (917 240)  (917 240)  LC_0 Logic Functioning bit
 (47 0)  (921 240)  (921 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (6 1)  (880 241)  (880 241)  routing T_17_15.sp4_v_b_0 <X> T_17_15.sp4_h_r_0
 (8 1)  (882 241)  (882 241)  routing T_17_15.sp4_h_l_36 <X> T_17_15.sp4_v_b_1
 (9 1)  (883 241)  (883 241)  routing T_17_15.sp4_h_l_36 <X> T_17_15.sp4_v_b_1
 (12 1)  (886 241)  (886 241)  routing T_17_15.sp4_h_l_45 <X> T_17_15.sp4_v_b_2
 (14 1)  (888 241)  (888 241)  routing T_17_15.sp4_r_v_b_35 <X> T_17_15.lc_trk_g0_0
 (17 1)  (891 241)  (891 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (892 241)  (892 241)  routing T_17_15.top_op_1 <X> T_17_15.lc_trk_g0_1
 (26 1)  (900 241)  (900 241)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 241)  (901 241)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 241)  (902 241)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 241)  (903 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 241)  (904 241)  routing T_17_15.lc_trk_g1_2 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 241)  (905 241)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 241)  (906 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (48 1)  (922 241)  (922 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (52 1)  (926 241)  (926 241)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (53 1)  (927 241)  (927 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (875 242)  (875 242)  routing T_17_15.glb_netwk_5 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (886 242)  (886 242)  routing T_17_15.sp4_v_t_39 <X> T_17_15.sp4_h_l_39
 (26 2)  (900 242)  (900 242)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (32 2)  (906 242)  (906 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 242)  (907 242)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 242)  (908 242)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 242)  (910 242)  LC_1 Logic Functioning bit
 (38 2)  (912 242)  (912 242)  LC_1 Logic Functioning bit
 (0 3)  (874 243)  (874 243)  routing T_17_15.glb_netwk_5 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (5 3)  (879 243)  (879 243)  routing T_17_15.sp4_h_l_37 <X> T_17_15.sp4_v_t_37
 (11 3)  (885 243)  (885 243)  routing T_17_15.sp4_v_t_39 <X> T_17_15.sp4_h_l_39
 (14 3)  (888 243)  (888 243)  routing T_17_15.top_op_4 <X> T_17_15.lc_trk_g0_4
 (15 3)  (889 243)  (889 243)  routing T_17_15.top_op_4 <X> T_17_15.lc_trk_g0_4
 (17 3)  (891 243)  (891 243)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (900 243)  (900 243)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 243)  (901 243)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 243)  (902 243)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 243)  (903 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 243)  (905 243)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 243)  (911 243)  LC_1 Logic Functioning bit
 (39 3)  (913 243)  (913 243)  LC_1 Logic Functioning bit
 (48 3)  (922 243)  (922 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (8 4)  (882 244)  (882 244)  routing T_17_15.sp4_h_l_41 <X> T_17_15.sp4_h_r_4
 (17 4)  (891 244)  (891 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (896 244)  (896 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (900 244)  (900 244)  routing T_17_15.lc_trk_g0_4 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 244)  (903 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 244)  (905 244)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 244)  (906 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 244)  (907 244)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 244)  (908 244)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (53 4)  (927 244)  (927 244)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (3 5)  (877 245)  (877 245)  routing T_17_15.sp12_h_l_23 <X> T_17_15.sp12_h_r_0
 (13 5)  (887 245)  (887 245)  routing T_17_15.sp4_v_t_37 <X> T_17_15.sp4_h_r_5
 (18 5)  (892 245)  (892 245)  routing T_17_15.sp4_r_v_b_25 <X> T_17_15.lc_trk_g1_1
 (21 5)  (895 245)  (895 245)  routing T_17_15.sp4_r_v_b_27 <X> T_17_15.lc_trk_g1_3
 (22 5)  (896 245)  (896 245)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (898 245)  (898 245)  routing T_17_15.top_op_2 <X> T_17_15.lc_trk_g1_2
 (25 5)  (899 245)  (899 245)  routing T_17_15.top_op_2 <X> T_17_15.lc_trk_g1_2
 (29 5)  (903 245)  (903 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 245)  (904 245)  routing T_17_15.lc_trk_g0_3 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 245)  (905 245)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 245)  (906 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (907 245)  (907 245)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.input_2_2
 (34 5)  (908 245)  (908 245)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.input_2_2
 (35 5)  (909 245)  (909 245)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.input_2_2
 (40 5)  (914 245)  (914 245)  LC_2 Logic Functioning bit
 (53 5)  (927 245)  (927 245)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (25 6)  (899 246)  (899 246)  routing T_17_15.sp4_h_r_14 <X> T_17_15.lc_trk_g1_6
 (27 6)  (901 246)  (901 246)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 246)  (902 246)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 246)  (903 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 246)  (904 246)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 246)  (905 246)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 246)  (906 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 246)  (907 246)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (40 6)  (914 246)  (914 246)  LC_3 Logic Functioning bit
 (42 6)  (916 246)  (916 246)  LC_3 Logic Functioning bit
 (47 6)  (921 246)  (921 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (22 7)  (896 247)  (896 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (897 247)  (897 247)  routing T_17_15.sp4_h_r_14 <X> T_17_15.lc_trk_g1_6
 (24 7)  (898 247)  (898 247)  routing T_17_15.sp4_h_r_14 <X> T_17_15.lc_trk_g1_6
 (31 7)  (905 247)  (905 247)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (40 7)  (914 247)  (914 247)  LC_3 Logic Functioning bit
 (42 7)  (916 247)  (916 247)  LC_3 Logic Functioning bit
 (47 7)  (921 247)  (921 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (4 8)  (878 248)  (878 248)  routing T_17_15.sp4_h_l_43 <X> T_17_15.sp4_v_b_6
 (5 8)  (879 248)  (879 248)  routing T_17_15.sp4_h_l_38 <X> T_17_15.sp4_h_r_6
 (11 8)  (885 248)  (885 248)  routing T_17_15.sp4_h_r_3 <X> T_17_15.sp4_v_b_8
 (29 8)  (903 248)  (903 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 248)  (905 248)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 248)  (906 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 248)  (907 248)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 248)  (908 248)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (46 8)  (920 248)  (920 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (922 248)  (922 248)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (924 248)  (924 248)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (878 249)  (878 249)  routing T_17_15.sp4_h_l_38 <X> T_17_15.sp4_h_r_6
 (5 9)  (879 249)  (879 249)  routing T_17_15.sp4_h_l_43 <X> T_17_15.sp4_v_b_6
 (8 9)  (882 249)  (882 249)  routing T_17_15.sp4_h_r_7 <X> T_17_15.sp4_v_b_7
 (26 9)  (900 249)  (900 249)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 249)  (901 249)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 249)  (902 249)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 249)  (903 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 249)  (905 249)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (41 9)  (915 249)  (915 249)  LC_4 Logic Functioning bit
 (46 9)  (920 249)  (920 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (8 10)  (882 250)  (882 250)  routing T_17_15.sp4_v_t_36 <X> T_17_15.sp4_h_l_42
 (9 10)  (883 250)  (883 250)  routing T_17_15.sp4_v_t_36 <X> T_17_15.sp4_h_l_42
 (10 10)  (884 250)  (884 250)  routing T_17_15.sp4_v_t_36 <X> T_17_15.sp4_h_l_42
 (25 10)  (899 250)  (899 250)  routing T_17_15.wire_logic_cluster/lc_6/out <X> T_17_15.lc_trk_g2_6
 (27 10)  (901 250)  (901 250)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 250)  (903 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 250)  (905 250)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 250)  (906 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 250)  (907 250)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (911 250)  (911 250)  LC_5 Logic Functioning bit
 (39 10)  (913 250)  (913 250)  LC_5 Logic Functioning bit
 (45 10)  (919 250)  (919 250)  LC_5 Logic Functioning bit
 (52 10)  (926 250)  (926 250)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (11 11)  (885 251)  (885 251)  routing T_17_15.sp4_h_r_8 <X> T_17_15.sp4_h_l_45
 (14 11)  (888 251)  (888 251)  routing T_17_15.sp4_r_v_b_36 <X> T_17_15.lc_trk_g2_4
 (17 11)  (891 251)  (891 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (896 251)  (896 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (904 251)  (904 251)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 251)  (905 251)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (911 251)  (911 251)  LC_5 Logic Functioning bit
 (39 11)  (913 251)  (913 251)  LC_5 Logic Functioning bit
 (45 11)  (919 251)  (919 251)  LC_5 Logic Functioning bit
 (5 12)  (879 252)  (879 252)  routing T_17_15.sp4_v_b_9 <X> T_17_15.sp4_h_r_9
 (8 12)  (882 252)  (882 252)  routing T_17_15.sp4_h_l_47 <X> T_17_15.sp4_h_r_10
 (22 12)  (896 252)  (896 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (897 252)  (897 252)  routing T_17_15.sp4_v_t_30 <X> T_17_15.lc_trk_g3_3
 (24 12)  (898 252)  (898 252)  routing T_17_15.sp4_v_t_30 <X> T_17_15.lc_trk_g3_3
 (25 12)  (899 252)  (899 252)  routing T_17_15.sp4_h_r_34 <X> T_17_15.lc_trk_g3_2
 (26 12)  (900 252)  (900 252)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 252)  (901 252)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 252)  (902 252)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 252)  (903 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 252)  (904 252)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 252)  (906 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 252)  (907 252)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 252)  (908 252)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 252)  (911 252)  LC_6 Logic Functioning bit
 (45 12)  (919 252)  (919 252)  LC_6 Logic Functioning bit
 (47 12)  (921 252)  (921 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (6 13)  (880 253)  (880 253)  routing T_17_15.sp4_v_b_9 <X> T_17_15.sp4_h_r_9
 (10 13)  (884 253)  (884 253)  routing T_17_15.sp4_h_r_5 <X> T_17_15.sp4_v_b_10
 (12 13)  (886 253)  (886 253)  routing T_17_15.sp4_h_r_11 <X> T_17_15.sp4_v_b_11
 (14 13)  (888 253)  (888 253)  routing T_17_15.sp4_r_v_b_40 <X> T_17_15.lc_trk_g3_0
 (17 13)  (891 253)  (891 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (896 253)  (896 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (897 253)  (897 253)  routing T_17_15.sp4_h_r_34 <X> T_17_15.lc_trk_g3_2
 (24 13)  (898 253)  (898 253)  routing T_17_15.sp4_h_r_34 <X> T_17_15.lc_trk_g3_2
 (28 13)  (902 253)  (902 253)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 253)  (903 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 253)  (906 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (908 253)  (908 253)  routing T_17_15.lc_trk_g1_1 <X> T_17_15.input_2_6
 (36 13)  (910 253)  (910 253)  LC_6 Logic Functioning bit
 (37 13)  (911 253)  (911 253)  LC_6 Logic Functioning bit
 (43 13)  (917 253)  (917 253)  LC_6 Logic Functioning bit
 (45 13)  (919 253)  (919 253)  LC_6 Logic Functioning bit
 (0 14)  (874 254)  (874 254)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (879 254)  (879 254)  routing T_17_15.sp4_v_t_38 <X> T_17_15.sp4_h_l_44
 (12 14)  (886 254)  (886 254)  routing T_17_15.sp4_v_t_40 <X> T_17_15.sp4_h_l_46
 (14 14)  (888 254)  (888 254)  routing T_17_15.sp4_v_b_36 <X> T_17_15.lc_trk_g3_4
 (17 14)  (891 254)  (891 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (892 254)  (892 254)  routing T_17_15.wire_logic_cluster/lc_5/out <X> T_17_15.lc_trk_g3_5
 (27 14)  (901 254)  (901 254)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 254)  (902 254)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 254)  (903 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 254)  (904 254)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 254)  (906 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 254)  (908 254)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 254)  (909 254)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.input_2_7
 (41 14)  (915 254)  (915 254)  LC_7 Logic Functioning bit
 (43 14)  (917 254)  (917 254)  LC_7 Logic Functioning bit
 (45 14)  (919 254)  (919 254)  LC_7 Logic Functioning bit
 (53 14)  (927 254)  (927 254)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (874 255)  (874 255)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (4 15)  (878 255)  (878 255)  routing T_17_15.sp4_v_t_38 <X> T_17_15.sp4_h_l_44
 (6 15)  (880 255)  (880 255)  routing T_17_15.sp4_v_t_38 <X> T_17_15.sp4_h_l_44
 (11 15)  (885 255)  (885 255)  routing T_17_15.sp4_v_t_40 <X> T_17_15.sp4_h_l_46
 (13 15)  (887 255)  (887 255)  routing T_17_15.sp4_v_t_40 <X> T_17_15.sp4_h_l_46
 (14 15)  (888 255)  (888 255)  routing T_17_15.sp4_v_b_36 <X> T_17_15.lc_trk_g3_4
 (16 15)  (890 255)  (890 255)  routing T_17_15.sp4_v_b_36 <X> T_17_15.lc_trk_g3_4
 (17 15)  (891 255)  (891 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (896 255)  (896 255)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (898 255)  (898 255)  routing T_17_15.tnl_op_6 <X> T_17_15.lc_trk_g3_6
 (25 15)  (899 255)  (899 255)  routing T_17_15.tnl_op_6 <X> T_17_15.lc_trk_g3_6
 (26 15)  (900 255)  (900 255)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 255)  (901 255)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 255)  (902 255)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 255)  (903 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 255)  (905 255)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 255)  (906 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (908 255)  (908 255)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.input_2_7
 (35 15)  (909 255)  (909 255)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.input_2_7
 (41 15)  (915 255)  (915 255)  LC_7 Logic Functioning bit
 (42 15)  (916 255)  (916 255)  LC_7 Logic Functioning bit
 (43 15)  (917 255)  (917 255)  LC_7 Logic Functioning bit
 (45 15)  (919 255)  (919 255)  LC_7 Logic Functioning bit
 (46 15)  (920 255)  (920 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_15

 (14 0)  (942 240)  (942 240)  routing T_18_15.sp4_h_l_5 <X> T_18_15.lc_trk_g0_0
 (17 0)  (945 240)  (945 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (949 240)  (949 240)  routing T_18_15.sp4_v_b_3 <X> T_18_15.lc_trk_g0_3
 (22 0)  (950 240)  (950 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (951 240)  (951 240)  routing T_18_15.sp4_v_b_3 <X> T_18_15.lc_trk_g0_3
 (29 0)  (957 240)  (957 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 240)  (959 240)  routing T_18_15.lc_trk_g1_4 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 240)  (960 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 240)  (962 240)  routing T_18_15.lc_trk_g1_4 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (965 240)  (965 240)  LC_0 Logic Functioning bit
 (39 0)  (967 240)  (967 240)  LC_0 Logic Functioning bit
 (45 0)  (973 240)  (973 240)  LC_0 Logic Functioning bit
 (47 0)  (975 240)  (975 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (3 1)  (931 241)  (931 241)  routing T_18_15.sp12_h_l_23 <X> T_18_15.sp12_v_b_0
 (14 1)  (942 241)  (942 241)  routing T_18_15.sp4_h_l_5 <X> T_18_15.lc_trk_g0_0
 (15 1)  (943 241)  (943 241)  routing T_18_15.sp4_h_l_5 <X> T_18_15.lc_trk_g0_0
 (16 1)  (944 241)  (944 241)  routing T_18_15.sp4_h_l_5 <X> T_18_15.lc_trk_g0_0
 (17 1)  (945 241)  (945 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (37 1)  (965 241)  (965 241)  LC_0 Logic Functioning bit
 (39 1)  (967 241)  (967 241)  LC_0 Logic Functioning bit
 (45 1)  (973 241)  (973 241)  LC_0 Logic Functioning bit
 (48 1)  (976 241)  (976 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (929 242)  (929 242)  routing T_18_15.glb_netwk_5 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (9 2)  (937 242)  (937 242)  routing T_18_15.sp4_h_r_10 <X> T_18_15.sp4_h_l_36
 (10 2)  (938 242)  (938 242)  routing T_18_15.sp4_h_r_10 <X> T_18_15.sp4_h_l_36
 (12 2)  (940 242)  (940 242)  routing T_18_15.sp4_v_t_45 <X> T_18_15.sp4_h_l_39
 (13 2)  (941 242)  (941 242)  routing T_18_15.sp4_h_r_2 <X> T_18_15.sp4_v_t_39
 (16 2)  (944 242)  (944 242)  routing T_18_15.sp4_v_b_5 <X> T_18_15.lc_trk_g0_5
 (17 2)  (945 242)  (945 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (946 242)  (946 242)  routing T_18_15.sp4_v_b_5 <X> T_18_15.lc_trk_g0_5
 (31 2)  (959 242)  (959 242)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 242)  (960 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 242)  (961 242)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (965 242)  (965 242)  LC_1 Logic Functioning bit
 (39 2)  (967 242)  (967 242)  LC_1 Logic Functioning bit
 (45 2)  (973 242)  (973 242)  LC_1 Logic Functioning bit
 (46 2)  (974 242)  (974 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (928 243)  (928 243)  routing T_18_15.glb_netwk_5 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (11 3)  (939 243)  (939 243)  routing T_18_15.sp4_v_t_45 <X> T_18_15.sp4_h_l_39
 (12 3)  (940 243)  (940 243)  routing T_18_15.sp4_h_r_2 <X> T_18_15.sp4_v_t_39
 (13 3)  (941 243)  (941 243)  routing T_18_15.sp4_v_t_45 <X> T_18_15.sp4_h_l_39
 (29 3)  (957 243)  (957 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 243)  (959 243)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 243)  (964 243)  LC_1 Logic Functioning bit
 (38 3)  (966 243)  (966 243)  LC_1 Logic Functioning bit
 (45 3)  (973 243)  (973 243)  LC_1 Logic Functioning bit
 (52 3)  (980 243)  (980 243)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (1 4)  (929 244)  (929 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (943 244)  (943 244)  routing T_18_15.sp4_v_b_17 <X> T_18_15.lc_trk_g1_1
 (16 4)  (944 244)  (944 244)  routing T_18_15.sp4_v_b_17 <X> T_18_15.lc_trk_g1_1
 (17 4)  (945 244)  (945 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (949 244)  (949 244)  routing T_18_15.sp12_h_r_3 <X> T_18_15.lc_trk_g1_3
 (22 4)  (950 244)  (950 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (952 244)  (952 244)  routing T_18_15.sp12_h_r_3 <X> T_18_15.lc_trk_g1_3
 (29 4)  (957 244)  (957 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (45 4)  (973 244)  (973 244)  LC_2 Logic Functioning bit
 (48 4)  (976 244)  (976 244)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (0 5)  (928 245)  (928 245)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (1 5)  (929 245)  (929 245)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (13 5)  (941 245)  (941 245)  routing T_18_15.sp4_v_t_37 <X> T_18_15.sp4_h_r_5
 (21 5)  (949 245)  (949 245)  routing T_18_15.sp12_h_r_3 <X> T_18_15.lc_trk_g1_3
 (28 5)  (956 245)  (956 245)  routing T_18_15.lc_trk_g2_0 <X> T_18_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 245)  (957 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (37 5)  (965 245)  (965 245)  LC_2 Logic Functioning bit
 (39 5)  (967 245)  (967 245)  LC_2 Logic Functioning bit
 (40 5)  (968 245)  (968 245)  LC_2 Logic Functioning bit
 (42 5)  (970 245)  (970 245)  LC_2 Logic Functioning bit
 (45 5)  (973 245)  (973 245)  LC_2 Logic Functioning bit
 (12 6)  (940 246)  (940 246)  routing T_18_15.sp4_v_b_5 <X> T_18_15.sp4_h_l_40
 (21 6)  (949 246)  (949 246)  routing T_18_15.sp4_v_b_7 <X> T_18_15.lc_trk_g1_7
 (22 6)  (950 246)  (950 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (951 246)  (951 246)  routing T_18_15.sp4_v_b_7 <X> T_18_15.lc_trk_g1_7
 (31 6)  (959 246)  (959 246)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 246)  (960 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 246)  (962 246)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 246)  (965 246)  LC_3 Logic Functioning bit
 (39 6)  (967 246)  (967 246)  LC_3 Logic Functioning bit
 (45 6)  (973 246)  (973 246)  LC_3 Logic Functioning bit
 (48 6)  (976 246)  (976 246)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (14 7)  (942 247)  (942 247)  routing T_18_15.sp4_r_v_b_28 <X> T_18_15.lc_trk_g1_4
 (17 7)  (945 247)  (945 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (29 7)  (957 247)  (957 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 247)  (959 247)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 247)  (964 247)  LC_3 Logic Functioning bit
 (38 7)  (966 247)  (966 247)  LC_3 Logic Functioning bit
 (45 7)  (973 247)  (973 247)  LC_3 Logic Functioning bit
 (53 7)  (981 247)  (981 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (9 8)  (937 248)  (937 248)  routing T_18_15.sp4_h_l_41 <X> T_18_15.sp4_h_r_7
 (10 8)  (938 248)  (938 248)  routing T_18_15.sp4_h_l_41 <X> T_18_15.sp4_h_r_7
 (29 8)  (957 248)  (957 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 248)  (959 248)  routing T_18_15.lc_trk_g0_5 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 248)  (960 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (965 248)  (965 248)  LC_4 Logic Functioning bit
 (39 8)  (967 248)  (967 248)  LC_4 Logic Functioning bit
 (45 8)  (973 248)  (973 248)  LC_4 Logic Functioning bit
 (4 9)  (932 249)  (932 249)  routing T_18_15.sp4_v_t_36 <X> T_18_15.sp4_h_r_6
 (17 9)  (945 249)  (945 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (37 9)  (965 249)  (965 249)  LC_4 Logic Functioning bit
 (39 9)  (967 249)  (967 249)  LC_4 Logic Functioning bit
 (45 9)  (973 249)  (973 249)  LC_4 Logic Functioning bit
 (46 9)  (974 249)  (974 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (3 10)  (931 250)  (931 250)  routing T_18_15.sp12_v_t_22 <X> T_18_15.sp12_h_l_22
 (8 10)  (936 250)  (936 250)  routing T_18_15.sp4_h_r_11 <X> T_18_15.sp4_h_l_42
 (10 10)  (938 250)  (938 250)  routing T_18_15.sp4_h_r_11 <X> T_18_15.sp4_h_l_42
 (29 10)  (957 250)  (957 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (45 10)  (973 250)  (973 250)  LC_5 Logic Functioning bit
 (48 10)  (976 250)  (976 250)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (11 11)  (939 251)  (939 251)  routing T_18_15.sp4_h_r_0 <X> T_18_15.sp4_h_l_45
 (13 11)  (941 251)  (941 251)  routing T_18_15.sp4_h_r_0 <X> T_18_15.sp4_h_l_45
 (22 11)  (950 251)  (950 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (29 11)  (957 251)  (957 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (964 251)  (964 251)  LC_5 Logic Functioning bit
 (38 11)  (966 251)  (966 251)  LC_5 Logic Functioning bit
 (41 11)  (969 251)  (969 251)  LC_5 Logic Functioning bit
 (43 11)  (971 251)  (971 251)  LC_5 Logic Functioning bit
 (45 11)  (973 251)  (973 251)  LC_5 Logic Functioning bit
 (29 12)  (957 252)  (957 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 252)  (960 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (965 252)  (965 252)  LC_6 Logic Functioning bit
 (39 12)  (967 252)  (967 252)  LC_6 Logic Functioning bit
 (45 12)  (973 252)  (973 252)  LC_6 Logic Functioning bit
 (47 12)  (975 252)  (975 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (8 13)  (936 253)  (936 253)  routing T_18_15.sp4_h_l_41 <X> T_18_15.sp4_v_b_10
 (9 13)  (937 253)  (937 253)  routing T_18_15.sp4_h_l_41 <X> T_18_15.sp4_v_b_10
 (10 13)  (938 253)  (938 253)  routing T_18_15.sp4_h_l_41 <X> T_18_15.sp4_v_b_10
 (31 13)  (959 253)  (959 253)  routing T_18_15.lc_trk_g0_3 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (965 253)  (965 253)  LC_6 Logic Functioning bit
 (39 13)  (967 253)  (967 253)  LC_6 Logic Functioning bit
 (45 13)  (973 253)  (973 253)  LC_6 Logic Functioning bit
 (51 13)  (979 253)  (979 253)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (928 254)  (928 254)  routing T_18_15.glb_netwk_4 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (936 254)  (936 254)  routing T_18_15.sp4_v_t_47 <X> T_18_15.sp4_h_l_47
 (9 14)  (937 254)  (937 254)  routing T_18_15.sp4_v_t_47 <X> T_18_15.sp4_h_l_47
 (32 14)  (960 254)  (960 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 254)  (962 254)  routing T_18_15.lc_trk_g1_1 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (37 14)  (965 254)  (965 254)  LC_7 Logic Functioning bit
 (39 14)  (967 254)  (967 254)  LC_7 Logic Functioning bit
 (45 14)  (973 254)  (973 254)  LC_7 Logic Functioning bit
 (6 15)  (934 255)  (934 255)  routing T_18_15.sp4_h_r_9 <X> T_18_15.sp4_h_l_44
 (29 15)  (957 255)  (957 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (964 255)  (964 255)  LC_7 Logic Functioning bit
 (38 15)  (966 255)  (966 255)  LC_7 Logic Functioning bit
 (44 15)  (972 255)  (972 255)  LC_7 Logic Functioning bit
 (45 15)  (973 255)  (973 255)  LC_7 Logic Functioning bit
 (46 15)  (974 255)  (974 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_19_15

 (0 0)  (982 240)  (982 240)  Negative Clock bit

 (11 0)  (993 240)  (993 240)  routing T_19_15.sp4_h_l_45 <X> T_19_15.sp4_v_b_2
 (13 0)  (995 240)  (995 240)  routing T_19_15.sp4_h_l_45 <X> T_19_15.sp4_v_b_2
 (21 0)  (1003 240)  (1003 240)  routing T_19_15.lft_op_3 <X> T_19_15.lc_trk_g0_3
 (22 0)  (1004 240)  (1004 240)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1006 240)  (1006 240)  routing T_19_15.lft_op_3 <X> T_19_15.lc_trk_g0_3
 (27 0)  (1009 240)  (1009 240)  routing T_19_15.lc_trk_g1_0 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 240)  (1011 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 240)  (1014 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 240)  (1015 240)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 240)  (1016 240)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 240)  (1018 240)  LC_0 Logic Functioning bit
 (38 0)  (1020 240)  (1020 240)  LC_0 Logic Functioning bit
 (40 0)  (1022 240)  (1022 240)  LC_0 Logic Functioning bit
 (41 0)  (1023 240)  (1023 240)  LC_0 Logic Functioning bit
 (43 0)  (1025 240)  (1025 240)  LC_0 Logic Functioning bit
 (52 0)  (1034 240)  (1034 240)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (3 1)  (985 241)  (985 241)  routing T_19_15.sp12_h_l_23 <X> T_19_15.sp12_v_b_0
 (5 1)  (987 241)  (987 241)  routing T_19_15.sp4_h_r_0 <X> T_19_15.sp4_v_b_0
 (12 1)  (994 241)  (994 241)  routing T_19_15.sp4_h_l_45 <X> T_19_15.sp4_v_b_2
 (22 1)  (1004 241)  (1004 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (1009 241)  (1009 241)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 241)  (1010 241)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 241)  (1011 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 241)  (1014 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1016 241)  (1016 241)  routing T_19_15.lc_trk_g1_1 <X> T_19_15.input_2_0
 (39 1)  (1021 241)  (1021 241)  LC_0 Logic Functioning bit
 (40 1)  (1022 241)  (1022 241)  LC_0 Logic Functioning bit
 (41 1)  (1023 241)  (1023 241)  LC_0 Logic Functioning bit
 (43 1)  (1025 241)  (1025 241)  LC_0 Logic Functioning bit
 (1 2)  (983 242)  (983 242)  routing T_19_15.glb_netwk_5 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (990 242)  (990 242)  routing T_19_15.sp4_h_r_5 <X> T_19_15.sp4_h_l_36
 (10 2)  (992 242)  (992 242)  routing T_19_15.sp4_h_r_5 <X> T_19_15.sp4_h_l_36
 (12 2)  (994 242)  (994 242)  routing T_19_15.sp4_v_t_45 <X> T_19_15.sp4_h_l_39
 (14 2)  (996 242)  (996 242)  routing T_19_15.wire_logic_cluster/lc_4/out <X> T_19_15.lc_trk_g0_4
 (21 2)  (1003 242)  (1003 242)  routing T_19_15.sp12_h_l_4 <X> T_19_15.lc_trk_g0_7
 (22 2)  (1004 242)  (1004 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (1006 242)  (1006 242)  routing T_19_15.sp12_h_l_4 <X> T_19_15.lc_trk_g0_7
 (26 2)  (1008 242)  (1008 242)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (1010 242)  (1010 242)  routing T_19_15.lc_trk_g2_4 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 242)  (1011 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 242)  (1012 242)  routing T_19_15.lc_trk_g2_4 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 242)  (1014 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 242)  (1016 242)  routing T_19_15.lc_trk_g1_1 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 242)  (1018 242)  LC_1 Logic Functioning bit
 (38 2)  (1020 242)  (1020 242)  LC_1 Logic Functioning bit
 (40 2)  (1022 242)  (1022 242)  LC_1 Logic Functioning bit
 (41 2)  (1023 242)  (1023 242)  LC_1 Logic Functioning bit
 (43 2)  (1025 242)  (1025 242)  LC_1 Logic Functioning bit
 (0 3)  (982 243)  (982 243)  routing T_19_15.glb_netwk_5 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (11 3)  (993 243)  (993 243)  routing T_19_15.sp4_v_t_45 <X> T_19_15.sp4_h_l_39
 (13 3)  (995 243)  (995 243)  routing T_19_15.sp4_v_t_45 <X> T_19_15.sp4_h_l_39
 (17 3)  (999 243)  (999 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (1003 243)  (1003 243)  routing T_19_15.sp12_h_l_4 <X> T_19_15.lc_trk_g0_7
 (28 3)  (1010 243)  (1010 243)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 243)  (1011 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (1014 243)  (1014 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1015 243)  (1015 243)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.input_2_1
 (34 3)  (1016 243)  (1016 243)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.input_2_1
 (38 3)  (1020 243)  (1020 243)  LC_1 Logic Functioning bit
 (40 3)  (1022 243)  (1022 243)  LC_1 Logic Functioning bit
 (41 3)  (1023 243)  (1023 243)  LC_1 Logic Functioning bit
 (42 3)  (1024 243)  (1024 243)  LC_1 Logic Functioning bit
 (0 4)  (982 244)  (982 244)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (1 4)  (983 244)  (983 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (996 244)  (996 244)  routing T_19_15.sp4_h_l_5 <X> T_19_15.lc_trk_g1_0
 (17 4)  (999 244)  (999 244)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (1000 244)  (1000 244)  routing T_19_15.bnr_op_1 <X> T_19_15.lc_trk_g1_1
 (21 4)  (1003 244)  (1003 244)  routing T_19_15.wire_logic_cluster/lc_3/out <X> T_19_15.lc_trk_g1_3
 (22 4)  (1004 244)  (1004 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1008 244)  (1008 244)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (1011 244)  (1011 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 244)  (1013 244)  routing T_19_15.lc_trk_g1_4 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 244)  (1014 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 244)  (1016 244)  routing T_19_15.lc_trk_g1_4 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (38 4)  (1020 244)  (1020 244)  LC_2 Logic Functioning bit
 (39 4)  (1021 244)  (1021 244)  LC_2 Logic Functioning bit
 (40 4)  (1022 244)  (1022 244)  LC_2 Logic Functioning bit
 (41 4)  (1023 244)  (1023 244)  LC_2 Logic Functioning bit
 (42 4)  (1024 244)  (1024 244)  LC_2 Logic Functioning bit
 (43 4)  (1025 244)  (1025 244)  LC_2 Logic Functioning bit
 (50 4)  (1032 244)  (1032 244)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (982 245)  (982 245)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (1 5)  (983 245)  (983 245)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (8 5)  (990 245)  (990 245)  routing T_19_15.sp4_h_l_41 <X> T_19_15.sp4_v_b_4
 (9 5)  (991 245)  (991 245)  routing T_19_15.sp4_h_l_41 <X> T_19_15.sp4_v_b_4
 (14 5)  (996 245)  (996 245)  routing T_19_15.sp4_h_l_5 <X> T_19_15.lc_trk_g1_0
 (15 5)  (997 245)  (997 245)  routing T_19_15.sp4_h_l_5 <X> T_19_15.lc_trk_g1_0
 (16 5)  (998 245)  (998 245)  routing T_19_15.sp4_h_l_5 <X> T_19_15.lc_trk_g1_0
 (17 5)  (999 245)  (999 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (1000 245)  (1000 245)  routing T_19_15.bnr_op_1 <X> T_19_15.lc_trk_g1_1
 (26 5)  (1008 245)  (1008 245)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 245)  (1009 245)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 245)  (1010 245)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 245)  (1011 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 245)  (1012 245)  routing T_19_15.lc_trk_g0_3 <X> T_19_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (1018 245)  (1018 245)  LC_2 Logic Functioning bit
 (38 5)  (1020 245)  (1020 245)  LC_2 Logic Functioning bit
 (39 5)  (1021 245)  (1021 245)  LC_2 Logic Functioning bit
 (40 5)  (1022 245)  (1022 245)  LC_2 Logic Functioning bit
 (41 5)  (1023 245)  (1023 245)  LC_2 Logic Functioning bit
 (42 5)  (1024 245)  (1024 245)  LC_2 Logic Functioning bit
 (43 5)  (1025 245)  (1025 245)  LC_2 Logic Functioning bit
 (25 6)  (1007 246)  (1007 246)  routing T_19_15.sp4_h_r_14 <X> T_19_15.lc_trk_g1_6
 (29 6)  (1011 246)  (1011 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 246)  (1014 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 246)  (1016 246)  routing T_19_15.lc_trk_g1_3 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 246)  (1018 246)  LC_3 Logic Functioning bit
 (37 6)  (1019 246)  (1019 246)  LC_3 Logic Functioning bit
 (39 6)  (1021 246)  (1021 246)  LC_3 Logic Functioning bit
 (43 6)  (1025 246)  (1025 246)  LC_3 Logic Functioning bit
 (50 6)  (1032 246)  (1032 246)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (997 247)  (997 247)  routing T_19_15.bot_op_4 <X> T_19_15.lc_trk_g1_4
 (17 7)  (999 247)  (999 247)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (1004 247)  (1004 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (1005 247)  (1005 247)  routing T_19_15.sp4_h_r_14 <X> T_19_15.lc_trk_g1_6
 (24 7)  (1006 247)  (1006 247)  routing T_19_15.sp4_h_r_14 <X> T_19_15.lc_trk_g1_6
 (30 7)  (1012 247)  (1012 247)  routing T_19_15.lc_trk_g0_2 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 247)  (1013 247)  routing T_19_15.lc_trk_g1_3 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 247)  (1018 247)  LC_3 Logic Functioning bit
 (37 7)  (1019 247)  (1019 247)  LC_3 Logic Functioning bit
 (39 7)  (1021 247)  (1021 247)  LC_3 Logic Functioning bit
 (43 7)  (1025 247)  (1025 247)  LC_3 Logic Functioning bit
 (4 8)  (986 248)  (986 248)  routing T_19_15.sp4_h_l_37 <X> T_19_15.sp4_v_b_6
 (6 8)  (988 248)  (988 248)  routing T_19_15.sp4_h_l_37 <X> T_19_15.sp4_v_b_6
 (15 8)  (997 248)  (997 248)  routing T_19_15.sp4_h_r_33 <X> T_19_15.lc_trk_g2_1
 (16 8)  (998 248)  (998 248)  routing T_19_15.sp4_h_r_33 <X> T_19_15.lc_trk_g2_1
 (17 8)  (999 248)  (999 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1000 248)  (1000 248)  routing T_19_15.sp4_h_r_33 <X> T_19_15.lc_trk_g2_1
 (27 8)  (1009 248)  (1009 248)  routing T_19_15.lc_trk_g1_6 <X> T_19_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 248)  (1011 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 248)  (1012 248)  routing T_19_15.lc_trk_g1_6 <X> T_19_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 248)  (1013 248)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 248)  (1014 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 248)  (1015 248)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 248)  (1018 248)  LC_4 Logic Functioning bit
 (38 8)  (1020 248)  (1020 248)  LC_4 Logic Functioning bit
 (42 8)  (1024 248)  (1024 248)  LC_4 Logic Functioning bit
 (43 8)  (1025 248)  (1025 248)  LC_4 Logic Functioning bit
 (45 8)  (1027 248)  (1027 248)  LC_4 Logic Functioning bit
 (50 8)  (1032 248)  (1032 248)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (987 249)  (987 249)  routing T_19_15.sp4_h_l_37 <X> T_19_15.sp4_v_b_6
 (30 9)  (1012 249)  (1012 249)  routing T_19_15.lc_trk_g1_6 <X> T_19_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 249)  (1013 249)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 249)  (1018 249)  LC_4 Logic Functioning bit
 (38 9)  (1020 249)  (1020 249)  LC_4 Logic Functioning bit
 (42 9)  (1024 249)  (1024 249)  LC_4 Logic Functioning bit
 (43 9)  (1025 249)  (1025 249)  LC_4 Logic Functioning bit
 (45 9)  (1027 249)  (1027 249)  LC_4 Logic Functioning bit
 (5 10)  (987 250)  (987 250)  routing T_19_15.sp4_v_t_37 <X> T_19_15.sp4_h_l_43
 (6 10)  (988 250)  (988 250)  routing T_19_15.sp4_h_l_36 <X> T_19_15.sp4_v_t_43
 (17 10)  (999 250)  (999 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (1003 250)  (1003 250)  routing T_19_15.sp4_h_l_34 <X> T_19_15.lc_trk_g2_7
 (22 10)  (1004 250)  (1004 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1005 250)  (1005 250)  routing T_19_15.sp4_h_l_34 <X> T_19_15.lc_trk_g2_7
 (24 10)  (1006 250)  (1006 250)  routing T_19_15.sp4_h_l_34 <X> T_19_15.lc_trk_g2_7
 (27 10)  (1009 250)  (1009 250)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 250)  (1010 250)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 250)  (1011 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 250)  (1012 250)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 250)  (1013 250)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 250)  (1014 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 250)  (1015 250)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 250)  (1016 250)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 250)  (1017 250)  routing T_19_15.lc_trk_g0_7 <X> T_19_15.input_2_5
 (37 10)  (1019 250)  (1019 250)  LC_5 Logic Functioning bit
 (39 10)  (1021 250)  (1021 250)  LC_5 Logic Functioning bit
 (40 10)  (1022 250)  (1022 250)  LC_5 Logic Functioning bit
 (41 10)  (1023 250)  (1023 250)  LC_5 Logic Functioning bit
 (42 10)  (1024 250)  (1024 250)  LC_5 Logic Functioning bit
 (43 10)  (1025 250)  (1025 250)  LC_5 Logic Functioning bit
 (4 11)  (986 251)  (986 251)  routing T_19_15.sp4_v_t_37 <X> T_19_15.sp4_h_l_43
 (6 11)  (988 251)  (988 251)  routing T_19_15.sp4_v_t_37 <X> T_19_15.sp4_h_l_43
 (8 11)  (990 251)  (990 251)  routing T_19_15.sp4_h_l_42 <X> T_19_15.sp4_v_t_42
 (14 11)  (996 251)  (996 251)  routing T_19_15.sp4_h_l_17 <X> T_19_15.lc_trk_g2_4
 (15 11)  (997 251)  (997 251)  routing T_19_15.sp4_h_l_17 <X> T_19_15.lc_trk_g2_4
 (16 11)  (998 251)  (998 251)  routing T_19_15.sp4_h_l_17 <X> T_19_15.lc_trk_g2_4
 (17 11)  (999 251)  (999 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (1000 251)  (1000 251)  routing T_19_15.sp4_r_v_b_37 <X> T_19_15.lc_trk_g2_5
 (21 11)  (1003 251)  (1003 251)  routing T_19_15.sp4_h_l_34 <X> T_19_15.lc_trk_g2_7
 (28 11)  (1010 251)  (1010 251)  routing T_19_15.lc_trk_g2_1 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 251)  (1011 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 251)  (1012 251)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (1014 251)  (1014 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (1017 251)  (1017 251)  routing T_19_15.lc_trk_g0_7 <X> T_19_15.input_2_5
 (36 11)  (1018 251)  (1018 251)  LC_5 Logic Functioning bit
 (37 11)  (1019 251)  (1019 251)  LC_5 Logic Functioning bit
 (38 11)  (1020 251)  (1020 251)  LC_5 Logic Functioning bit
 (40 11)  (1022 251)  (1022 251)  LC_5 Logic Functioning bit
 (41 11)  (1023 251)  (1023 251)  LC_5 Logic Functioning bit
 (42 11)  (1024 251)  (1024 251)  LC_5 Logic Functioning bit
 (43 11)  (1025 251)  (1025 251)  LC_5 Logic Functioning bit
 (5 12)  (987 252)  (987 252)  routing T_19_15.sp4_v_b_3 <X> T_19_15.sp4_h_r_9
 (8 12)  (990 252)  (990 252)  routing T_19_15.sp4_v_b_4 <X> T_19_15.sp4_h_r_10
 (9 12)  (991 252)  (991 252)  routing T_19_15.sp4_v_b_4 <X> T_19_15.sp4_h_r_10
 (10 12)  (992 252)  (992 252)  routing T_19_15.sp4_v_b_4 <X> T_19_15.sp4_h_r_10
 (15 12)  (997 252)  (997 252)  routing T_19_15.sp4_h_r_25 <X> T_19_15.lc_trk_g3_1
 (16 12)  (998 252)  (998 252)  routing T_19_15.sp4_h_r_25 <X> T_19_15.lc_trk_g3_1
 (17 12)  (999 252)  (999 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (1003 252)  (1003 252)  routing T_19_15.sp4_v_t_22 <X> T_19_15.lc_trk_g3_3
 (22 12)  (1004 252)  (1004 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1005 252)  (1005 252)  routing T_19_15.sp4_v_t_22 <X> T_19_15.lc_trk_g3_3
 (31 12)  (1013 252)  (1013 252)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 252)  (1014 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 252)  (1015 252)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 252)  (1016 252)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 252)  (1018 252)  LC_6 Logic Functioning bit
 (37 12)  (1019 252)  (1019 252)  LC_6 Logic Functioning bit
 (39 12)  (1021 252)  (1021 252)  LC_6 Logic Functioning bit
 (43 12)  (1025 252)  (1025 252)  LC_6 Logic Functioning bit
 (50 12)  (1032 252)  (1032 252)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (986 253)  (986 253)  routing T_19_15.sp4_v_b_3 <X> T_19_15.sp4_h_r_9
 (6 13)  (988 253)  (988 253)  routing T_19_15.sp4_v_b_3 <X> T_19_15.sp4_h_r_9
 (14 13)  (996 253)  (996 253)  routing T_19_15.sp4_h_r_24 <X> T_19_15.lc_trk_g3_0
 (15 13)  (997 253)  (997 253)  routing T_19_15.sp4_h_r_24 <X> T_19_15.lc_trk_g3_0
 (16 13)  (998 253)  (998 253)  routing T_19_15.sp4_h_r_24 <X> T_19_15.lc_trk_g3_0
 (17 13)  (999 253)  (999 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (1000 253)  (1000 253)  routing T_19_15.sp4_h_r_25 <X> T_19_15.lc_trk_g3_1
 (21 13)  (1003 253)  (1003 253)  routing T_19_15.sp4_v_t_22 <X> T_19_15.lc_trk_g3_3
 (26 13)  (1008 253)  (1008 253)  routing T_19_15.lc_trk_g0_2 <X> T_19_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 253)  (1011 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 253)  (1013 253)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 253)  (1018 253)  LC_6 Logic Functioning bit
 (37 13)  (1019 253)  (1019 253)  LC_6 Logic Functioning bit
 (38 13)  (1020 253)  (1020 253)  LC_6 Logic Functioning bit
 (42 13)  (1024 253)  (1024 253)  LC_6 Logic Functioning bit
 (0 14)  (982 254)  (982 254)  routing T_19_15.glb_netwk_4 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 254)  (983 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (986 254)  (986 254)  routing T_19_15.sp4_h_r_9 <X> T_19_15.sp4_v_t_44
 (5 14)  (987 254)  (987 254)  routing T_19_15.sp4_v_t_38 <X> T_19_15.sp4_h_l_44
 (8 14)  (990 254)  (990 254)  routing T_19_15.sp4_v_t_47 <X> T_19_15.sp4_h_l_47
 (9 14)  (991 254)  (991 254)  routing T_19_15.sp4_v_t_47 <X> T_19_15.sp4_h_l_47
 (12 14)  (994 254)  (994 254)  routing T_19_15.sp4_h_r_8 <X> T_19_15.sp4_h_l_46
 (15 14)  (997 254)  (997 254)  routing T_19_15.rgt_op_5 <X> T_19_15.lc_trk_g3_5
 (17 14)  (999 254)  (999 254)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1000 254)  (1000 254)  routing T_19_15.rgt_op_5 <X> T_19_15.lc_trk_g3_5
 (22 14)  (1004 254)  (1004 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (1007 254)  (1007 254)  routing T_19_15.wire_logic_cluster/lc_6/out <X> T_19_15.lc_trk_g3_6
 (26 14)  (1008 254)  (1008 254)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_7/in_0
 (31 14)  (1013 254)  (1013 254)  routing T_19_15.lc_trk_g0_4 <X> T_19_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 254)  (1014 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 254)  (1018 254)  LC_7 Logic Functioning bit
 (37 14)  (1019 254)  (1019 254)  LC_7 Logic Functioning bit
 (38 14)  (1020 254)  (1020 254)  LC_7 Logic Functioning bit
 (42 14)  (1024 254)  (1024 254)  LC_7 Logic Functioning bit
 (45 14)  (1027 254)  (1027 254)  LC_7 Logic Functioning bit
 (50 14)  (1032 254)  (1032 254)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (985 255)  (985 255)  routing T_19_15.sp12_h_l_22 <X> T_19_15.sp12_v_t_22
 (4 15)  (986 255)  (986 255)  routing T_19_15.sp4_v_t_38 <X> T_19_15.sp4_h_l_44
 (5 15)  (987 255)  (987 255)  routing T_19_15.sp4_h_r_9 <X> T_19_15.sp4_v_t_44
 (6 15)  (988 255)  (988 255)  routing T_19_15.sp4_v_t_38 <X> T_19_15.sp4_h_l_44
 (13 15)  (995 255)  (995 255)  routing T_19_15.sp4_h_r_8 <X> T_19_15.sp4_h_l_46
 (22 15)  (1004 255)  (1004 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (1008 255)  (1008 255)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 255)  (1010 255)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 255)  (1011 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (1018 255)  (1018 255)  LC_7 Logic Functioning bit
 (37 15)  (1019 255)  (1019 255)  LC_7 Logic Functioning bit
 (39 15)  (1021 255)  (1021 255)  LC_7 Logic Functioning bit
 (43 15)  (1025 255)  (1025 255)  LC_7 Logic Functioning bit
 (45 15)  (1027 255)  (1027 255)  LC_7 Logic Functioning bit
 (51 15)  (1033 255)  (1033 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_20_15

 (5 0)  (1041 240)  (1041 240)  routing T_20_15.sp4_v_b_0 <X> T_20_15.sp4_h_r_0
 (8 0)  (1044 240)  (1044 240)  routing T_20_15.sp4_v_b_7 <X> T_20_15.sp4_h_r_1
 (9 0)  (1045 240)  (1045 240)  routing T_20_15.sp4_v_b_7 <X> T_20_15.sp4_h_r_1
 (10 0)  (1046 240)  (1046 240)  routing T_20_15.sp4_v_b_7 <X> T_20_15.sp4_h_r_1
 (22 0)  (1058 240)  (1058 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (1061 240)  (1061 240)  routing T_20_15.wire_logic_cluster/lc_2/out <X> T_20_15.lc_trk_g0_2
 (27 0)  (1063 240)  (1063 240)  routing T_20_15.lc_trk_g1_0 <X> T_20_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 240)  (1065 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 240)  (1067 240)  routing T_20_15.lc_trk_g1_4 <X> T_20_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 240)  (1068 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 240)  (1070 240)  routing T_20_15.lc_trk_g1_4 <X> T_20_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 240)  (1071 240)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.input_2_0
 (36 0)  (1072 240)  (1072 240)  LC_0 Logic Functioning bit
 (40 0)  (1076 240)  (1076 240)  LC_0 Logic Functioning bit
 (42 0)  (1078 240)  (1078 240)  LC_0 Logic Functioning bit
 (43 0)  (1079 240)  (1079 240)  LC_0 Logic Functioning bit
 (6 1)  (1042 241)  (1042 241)  routing T_20_15.sp4_v_b_0 <X> T_20_15.sp4_h_r_0
 (22 1)  (1058 241)  (1058 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1062 241)  (1062 241)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 241)  (1063 241)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 241)  (1064 241)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 241)  (1065 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (1068 241)  (1068 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1069 241)  (1069 241)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.input_2_0
 (34 1)  (1070 241)  (1070 241)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.input_2_0
 (35 1)  (1071 241)  (1071 241)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.input_2_0
 (37 1)  (1073 241)  (1073 241)  LC_0 Logic Functioning bit
 (39 1)  (1075 241)  (1075 241)  LC_0 Logic Functioning bit
 (40 1)  (1076 241)  (1076 241)  LC_0 Logic Functioning bit
 (42 1)  (1078 241)  (1078 241)  LC_0 Logic Functioning bit
 (43 1)  (1079 241)  (1079 241)  LC_0 Logic Functioning bit
 (1 2)  (1037 242)  (1037 242)  routing T_20_15.glb_netwk_5 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 242)  (1038 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 242)  (1050 242)  routing T_20_15.wire_logic_cluster/lc_4/out <X> T_20_15.lc_trk_g0_4
 (15 2)  (1051 242)  (1051 242)  routing T_20_15.sp4_h_r_21 <X> T_20_15.lc_trk_g0_5
 (16 2)  (1052 242)  (1052 242)  routing T_20_15.sp4_h_r_21 <X> T_20_15.lc_trk_g0_5
 (17 2)  (1053 242)  (1053 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1054 242)  (1054 242)  routing T_20_15.sp4_h_r_21 <X> T_20_15.lc_trk_g0_5
 (27 2)  (1063 242)  (1063 242)  routing T_20_15.lc_trk_g1_1 <X> T_20_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 242)  (1065 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 242)  (1068 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 242)  (1070 242)  routing T_20_15.lc_trk_g1_3 <X> T_20_15.wire_logic_cluster/lc_1/in_3
 (38 2)  (1074 242)  (1074 242)  LC_1 Logic Functioning bit
 (39 2)  (1075 242)  (1075 242)  LC_1 Logic Functioning bit
 (40 2)  (1076 242)  (1076 242)  LC_1 Logic Functioning bit
 (41 2)  (1077 242)  (1077 242)  LC_1 Logic Functioning bit
 (42 2)  (1078 242)  (1078 242)  LC_1 Logic Functioning bit
 (43 2)  (1079 242)  (1079 242)  LC_1 Logic Functioning bit
 (50 2)  (1086 242)  (1086 242)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (1036 243)  (1036 243)  routing T_20_15.glb_netwk_5 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (13 3)  (1049 243)  (1049 243)  routing T_20_15.sp4_v_b_9 <X> T_20_15.sp4_h_l_39
 (17 3)  (1053 243)  (1053 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (1054 243)  (1054 243)  routing T_20_15.sp4_h_r_21 <X> T_20_15.lc_trk_g0_5
 (26 3)  (1062 243)  (1062 243)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 243)  (1063 243)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 243)  (1064 243)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 243)  (1065 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 243)  (1067 243)  routing T_20_15.lc_trk_g1_3 <X> T_20_15.wire_logic_cluster/lc_1/in_3
 (37 3)  (1073 243)  (1073 243)  LC_1 Logic Functioning bit
 (38 3)  (1074 243)  (1074 243)  LC_1 Logic Functioning bit
 (39 3)  (1075 243)  (1075 243)  LC_1 Logic Functioning bit
 (40 3)  (1076 243)  (1076 243)  LC_1 Logic Functioning bit
 (41 3)  (1077 243)  (1077 243)  LC_1 Logic Functioning bit
 (42 3)  (1078 243)  (1078 243)  LC_1 Logic Functioning bit
 (43 3)  (1079 243)  (1079 243)  LC_1 Logic Functioning bit
 (1 4)  (1037 244)  (1037 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (14 4)  (1050 244)  (1050 244)  routing T_20_15.bnr_op_0 <X> T_20_15.lc_trk_g1_0
 (15 4)  (1051 244)  (1051 244)  routing T_20_15.sp4_v_b_17 <X> T_20_15.lc_trk_g1_1
 (16 4)  (1052 244)  (1052 244)  routing T_20_15.sp4_v_b_17 <X> T_20_15.lc_trk_g1_1
 (17 4)  (1053 244)  (1053 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (1057 244)  (1057 244)  routing T_20_15.wire_logic_cluster/lc_3/out <X> T_20_15.lc_trk_g1_3
 (22 4)  (1058 244)  (1058 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (1067 244)  (1067 244)  routing T_20_15.lc_trk_g1_6 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 244)  (1068 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 244)  (1070 244)  routing T_20_15.lc_trk_g1_6 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 244)  (1072 244)  LC_2 Logic Functioning bit
 (37 4)  (1073 244)  (1073 244)  LC_2 Logic Functioning bit
 (41 4)  (1077 244)  (1077 244)  LC_2 Logic Functioning bit
 (43 4)  (1079 244)  (1079 244)  LC_2 Logic Functioning bit
 (50 4)  (1086 244)  (1086 244)  Cascade bit: LH_LC02_inmux02_5

 (8 5)  (1044 245)  (1044 245)  routing T_20_15.sp4_h_l_47 <X> T_20_15.sp4_v_b_4
 (9 5)  (1045 245)  (1045 245)  routing T_20_15.sp4_h_l_47 <X> T_20_15.sp4_v_b_4
 (10 5)  (1046 245)  (1046 245)  routing T_20_15.sp4_h_l_47 <X> T_20_15.sp4_v_b_4
 (14 5)  (1050 245)  (1050 245)  routing T_20_15.bnr_op_0 <X> T_20_15.lc_trk_g1_0
 (17 5)  (1053 245)  (1053 245)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (26 5)  (1062 245)  (1062 245)  routing T_20_15.lc_trk_g0_2 <X> T_20_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 245)  (1065 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 245)  (1067 245)  routing T_20_15.lc_trk_g1_6 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 245)  (1072 245)  LC_2 Logic Functioning bit
 (37 5)  (1073 245)  (1073 245)  LC_2 Logic Functioning bit
 (40 5)  (1076 245)  (1076 245)  LC_2 Logic Functioning bit
 (42 5)  (1078 245)  (1078 245)  LC_2 Logic Functioning bit
 (52 5)  (1088 245)  (1088 245)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (15 6)  (1051 246)  (1051 246)  routing T_20_15.bot_op_5 <X> T_20_15.lc_trk_g1_5
 (17 6)  (1053 246)  (1053 246)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (1058 246)  (1058 246)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1060 246)  (1060 246)  routing T_20_15.top_op_7 <X> T_20_15.lc_trk_g1_7
 (29 6)  (1065 246)  (1065 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 246)  (1066 246)  routing T_20_15.lc_trk_g0_4 <X> T_20_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 246)  (1067 246)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 246)  (1068 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 246)  (1070 246)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 246)  (1071 246)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.input_2_3
 (36 6)  (1072 246)  (1072 246)  LC_3 Logic Functioning bit
 (37 6)  (1073 246)  (1073 246)  LC_3 Logic Functioning bit
 (40 6)  (1076 246)  (1076 246)  LC_3 Logic Functioning bit
 (41 6)  (1077 246)  (1077 246)  LC_3 Logic Functioning bit
 (42 6)  (1078 246)  (1078 246)  LC_3 Logic Functioning bit
 (43 6)  (1079 246)  (1079 246)  LC_3 Logic Functioning bit
 (5 7)  (1041 247)  (1041 247)  routing T_20_15.sp4_h_l_38 <X> T_20_15.sp4_v_t_38
 (15 7)  (1051 247)  (1051 247)  routing T_20_15.sp4_v_t_9 <X> T_20_15.lc_trk_g1_4
 (16 7)  (1052 247)  (1052 247)  routing T_20_15.sp4_v_t_9 <X> T_20_15.lc_trk_g1_4
 (17 7)  (1053 247)  (1053 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (1057 247)  (1057 247)  routing T_20_15.top_op_7 <X> T_20_15.lc_trk_g1_7
 (22 7)  (1058 247)  (1058 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1061 247)  (1061 247)  routing T_20_15.sp4_r_v_b_30 <X> T_20_15.lc_trk_g1_6
 (28 7)  (1064 247)  (1064 247)  routing T_20_15.lc_trk_g2_1 <X> T_20_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 247)  (1065 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 247)  (1067 247)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 247)  (1068 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1069 247)  (1069 247)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.input_2_3
 (37 7)  (1073 247)  (1073 247)  LC_3 Logic Functioning bit
 (40 7)  (1076 247)  (1076 247)  LC_3 Logic Functioning bit
 (42 7)  (1078 247)  (1078 247)  LC_3 Logic Functioning bit
 (3 8)  (1039 248)  (1039 248)  routing T_20_15.sp12_h_r_1 <X> T_20_15.sp12_v_b_1
 (15 8)  (1051 248)  (1051 248)  routing T_20_15.sp4_h_r_41 <X> T_20_15.lc_trk_g2_1
 (16 8)  (1052 248)  (1052 248)  routing T_20_15.sp4_h_r_41 <X> T_20_15.lc_trk_g2_1
 (17 8)  (1053 248)  (1053 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1054 248)  (1054 248)  routing T_20_15.sp4_h_r_41 <X> T_20_15.lc_trk_g2_1
 (25 8)  (1061 248)  (1061 248)  routing T_20_15.rgt_op_2 <X> T_20_15.lc_trk_g2_2
 (26 8)  (1062 248)  (1062 248)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_4/in_0
 (32 8)  (1068 248)  (1068 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (41 8)  (1077 248)  (1077 248)  LC_4 Logic Functioning bit
 (43 8)  (1079 248)  (1079 248)  LC_4 Logic Functioning bit
 (45 8)  (1081 248)  (1081 248)  LC_4 Logic Functioning bit
 (51 8)  (1087 248)  (1087 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (3 9)  (1039 249)  (1039 249)  routing T_20_15.sp12_h_r_1 <X> T_20_15.sp12_v_b_1
 (18 9)  (1054 249)  (1054 249)  routing T_20_15.sp4_h_r_41 <X> T_20_15.lc_trk_g2_1
 (22 9)  (1058 249)  (1058 249)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1060 249)  (1060 249)  routing T_20_15.rgt_op_2 <X> T_20_15.lc_trk_g2_2
 (27 9)  (1063 249)  (1063 249)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 249)  (1064 249)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 249)  (1065 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 249)  (1067 249)  routing T_20_15.lc_trk_g0_3 <X> T_20_15.wire_logic_cluster/lc_4/in_3
 (40 9)  (1076 249)  (1076 249)  LC_4 Logic Functioning bit
 (42 9)  (1078 249)  (1078 249)  LC_4 Logic Functioning bit
 (45 9)  (1081 249)  (1081 249)  LC_4 Logic Functioning bit
 (3 10)  (1039 250)  (1039 250)  routing T_20_15.sp12_h_r_1 <X> T_20_15.sp12_h_l_22
 (11 10)  (1047 250)  (1047 250)  routing T_20_15.sp4_h_l_38 <X> T_20_15.sp4_v_t_45
 (16 10)  (1052 250)  (1052 250)  routing T_20_15.sp4_v_b_37 <X> T_20_15.lc_trk_g2_5
 (17 10)  (1053 250)  (1053 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1054 250)  (1054 250)  routing T_20_15.sp4_v_b_37 <X> T_20_15.lc_trk_g2_5
 (25 10)  (1061 250)  (1061 250)  routing T_20_15.wire_logic_cluster/lc_6/out <X> T_20_15.lc_trk_g2_6
 (26 10)  (1062 250)  (1062 250)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 250)  (1063 250)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 250)  (1064 250)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 250)  (1065 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 250)  (1067 250)  routing T_20_15.lc_trk_g2_6 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 250)  (1068 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 250)  (1069 250)  routing T_20_15.lc_trk_g2_6 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 250)  (1071 250)  routing T_20_15.lc_trk_g0_5 <X> T_20_15.input_2_5
 (36 10)  (1072 250)  (1072 250)  LC_5 Logic Functioning bit
 (38 10)  (1074 250)  (1074 250)  LC_5 Logic Functioning bit
 (40 10)  (1076 250)  (1076 250)  LC_5 Logic Functioning bit
 (41 10)  (1077 250)  (1077 250)  LC_5 Logic Functioning bit
 (43 10)  (1079 250)  (1079 250)  LC_5 Logic Functioning bit
 (3 11)  (1039 251)  (1039 251)  routing T_20_15.sp12_h_r_1 <X> T_20_15.sp12_h_l_22
 (18 11)  (1054 251)  (1054 251)  routing T_20_15.sp4_v_b_37 <X> T_20_15.lc_trk_g2_5
 (22 11)  (1058 251)  (1058 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (1064 251)  (1064 251)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 251)  (1065 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 251)  (1067 251)  routing T_20_15.lc_trk_g2_6 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 251)  (1068 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (38 11)  (1074 251)  (1074 251)  LC_5 Logic Functioning bit
 (40 11)  (1076 251)  (1076 251)  LC_5 Logic Functioning bit
 (41 11)  (1077 251)  (1077 251)  LC_5 Logic Functioning bit
 (42 11)  (1078 251)  (1078 251)  LC_5 Logic Functioning bit
 (15 12)  (1051 252)  (1051 252)  routing T_20_15.sp4_h_r_41 <X> T_20_15.lc_trk_g3_1
 (16 12)  (1052 252)  (1052 252)  routing T_20_15.sp4_h_r_41 <X> T_20_15.lc_trk_g3_1
 (17 12)  (1053 252)  (1053 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1054 252)  (1054 252)  routing T_20_15.sp4_h_r_41 <X> T_20_15.lc_trk_g3_1
 (22 12)  (1058 252)  (1058 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1059 252)  (1059 252)  routing T_20_15.sp4_v_t_30 <X> T_20_15.lc_trk_g3_3
 (24 12)  (1060 252)  (1060 252)  routing T_20_15.sp4_v_t_30 <X> T_20_15.lc_trk_g3_3
 (25 12)  (1061 252)  (1061 252)  routing T_20_15.sp4_h_r_42 <X> T_20_15.lc_trk_g3_2
 (27 12)  (1063 252)  (1063 252)  routing T_20_15.lc_trk_g3_4 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 252)  (1064 252)  routing T_20_15.lc_trk_g3_4 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 252)  (1065 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 252)  (1066 252)  routing T_20_15.lc_trk_g3_4 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 252)  (1068 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (41 12)  (1077 252)  (1077 252)  LC_6 Logic Functioning bit
 (43 12)  (1079 252)  (1079 252)  LC_6 Logic Functioning bit
 (45 12)  (1081 252)  (1081 252)  LC_6 Logic Functioning bit
 (51 12)  (1087 252)  (1087 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (6 13)  (1042 253)  (1042 253)  routing T_20_15.sp4_h_l_44 <X> T_20_15.sp4_h_r_9
 (11 13)  (1047 253)  (1047 253)  routing T_20_15.sp4_h_l_38 <X> T_20_15.sp4_h_r_11
 (13 13)  (1049 253)  (1049 253)  routing T_20_15.sp4_h_l_38 <X> T_20_15.sp4_h_r_11
 (18 13)  (1054 253)  (1054 253)  routing T_20_15.sp4_h_r_41 <X> T_20_15.lc_trk_g3_1
 (22 13)  (1058 253)  (1058 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1059 253)  (1059 253)  routing T_20_15.sp4_h_r_42 <X> T_20_15.lc_trk_g3_2
 (24 13)  (1060 253)  (1060 253)  routing T_20_15.sp4_h_r_42 <X> T_20_15.lc_trk_g3_2
 (25 13)  (1061 253)  (1061 253)  routing T_20_15.sp4_h_r_42 <X> T_20_15.lc_trk_g3_2
 (31 13)  (1067 253)  (1067 253)  routing T_20_15.lc_trk_g0_3 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (41 13)  (1077 253)  (1077 253)  LC_6 Logic Functioning bit
 (43 13)  (1079 253)  (1079 253)  LC_6 Logic Functioning bit
 (45 13)  (1081 253)  (1081 253)  LC_6 Logic Functioning bit
 (51 13)  (1087 253)  (1087 253)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (1036 254)  (1036 254)  routing T_20_15.glb_netwk_4 <X> T_20_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 254)  (1037 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (1051 254)  (1051 254)  routing T_20_15.sp4_v_t_32 <X> T_20_15.lc_trk_g3_5
 (16 14)  (1052 254)  (1052 254)  routing T_20_15.sp4_v_t_32 <X> T_20_15.lc_trk_g3_5
 (17 14)  (1053 254)  (1053 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (1058 254)  (1058 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (1063 254)  (1063 254)  routing T_20_15.lc_trk_g1_5 <X> T_20_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 254)  (1065 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 254)  (1066 254)  routing T_20_15.lc_trk_g1_5 <X> T_20_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 254)  (1068 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 254)  (1069 254)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 254)  (1071 254)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.input_2_7
 (36 14)  (1072 254)  (1072 254)  LC_7 Logic Functioning bit
 (37 14)  (1073 254)  (1073 254)  LC_7 Logic Functioning bit
 (40 14)  (1076 254)  (1076 254)  LC_7 Logic Functioning bit
 (41 14)  (1077 254)  (1077 254)  LC_7 Logic Functioning bit
 (42 14)  (1078 254)  (1078 254)  LC_7 Logic Functioning bit
 (43 14)  (1079 254)  (1079 254)  LC_7 Logic Functioning bit
 (14 15)  (1050 255)  (1050 255)  routing T_20_15.sp4_h_l_17 <X> T_20_15.lc_trk_g3_4
 (15 15)  (1051 255)  (1051 255)  routing T_20_15.sp4_h_l_17 <X> T_20_15.lc_trk_g3_4
 (16 15)  (1052 255)  (1052 255)  routing T_20_15.sp4_h_l_17 <X> T_20_15.lc_trk_g3_4
 (17 15)  (1053 255)  (1053 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (1057 255)  (1057 255)  routing T_20_15.sp4_r_v_b_47 <X> T_20_15.lc_trk_g3_7
 (28 15)  (1064 255)  (1064 255)  routing T_20_15.lc_trk_g2_1 <X> T_20_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 255)  (1065 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 255)  (1067 255)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 255)  (1068 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1069 255)  (1069 255)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.input_2_7
 (37 15)  (1073 255)  (1073 255)  LC_7 Logic Functioning bit
 (40 15)  (1076 255)  (1076 255)  LC_7 Logic Functioning bit
 (42 15)  (1078 255)  (1078 255)  LC_7 Logic Functioning bit
 (51 15)  (1087 255)  (1087 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_21_15

 (9 0)  (1099 240)  (1099 240)  routing T_21_15.sp4_h_l_47 <X> T_21_15.sp4_h_r_1
 (10 0)  (1100 240)  (1100 240)  routing T_21_15.sp4_h_l_47 <X> T_21_15.sp4_h_r_1
 (12 0)  (1102 240)  (1102 240)  routing T_21_15.sp4_v_b_2 <X> T_21_15.sp4_h_r_2
 (32 0)  (1122 240)  (1122 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 240)  (1123 240)  routing T_21_15.lc_trk_g2_1 <X> T_21_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (1127 240)  (1127 240)  LC_0 Logic Functioning bit
 (39 0)  (1129 240)  (1129 240)  LC_0 Logic Functioning bit
 (45 0)  (1135 240)  (1135 240)  LC_0 Logic Functioning bit
 (3 1)  (1093 241)  (1093 241)  routing T_21_15.sp12_h_l_23 <X> T_21_15.sp12_v_b_0
 (8 1)  (1098 241)  (1098 241)  routing T_21_15.sp4_h_l_36 <X> T_21_15.sp4_v_b_1
 (9 1)  (1099 241)  (1099 241)  routing T_21_15.sp4_h_l_36 <X> T_21_15.sp4_v_b_1
 (11 1)  (1101 241)  (1101 241)  routing T_21_15.sp4_v_b_2 <X> T_21_15.sp4_h_r_2
 (27 1)  (1117 241)  (1117 241)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 241)  (1118 241)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 241)  (1119 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (1126 241)  (1126 241)  LC_0 Logic Functioning bit
 (38 1)  (1128 241)  (1128 241)  LC_0 Logic Functioning bit
 (44 1)  (1134 241)  (1134 241)  LC_0 Logic Functioning bit
 (45 1)  (1135 241)  (1135 241)  LC_0 Logic Functioning bit
 (47 1)  (1137 241)  (1137 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (1091 242)  (1091 242)  routing T_21_15.glb_netwk_5 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 242)  (1092 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (1094 242)  (1094 242)  routing T_21_15.sp4_v_b_4 <X> T_21_15.sp4_v_t_37
 (6 2)  (1096 242)  (1096 242)  routing T_21_15.sp4_v_b_4 <X> T_21_15.sp4_v_t_37
 (19 2)  (1109 242)  (1109 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (27 2)  (1117 242)  (1117 242)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 242)  (1118 242)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 242)  (1119 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 242)  (1121 242)  routing T_21_15.lc_trk_g1_7 <X> T_21_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 242)  (1122 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 242)  (1124 242)  routing T_21_15.lc_trk_g1_7 <X> T_21_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (1127 242)  (1127 242)  LC_1 Logic Functioning bit
 (39 2)  (1129 242)  (1129 242)  LC_1 Logic Functioning bit
 (45 2)  (1135 242)  (1135 242)  LC_1 Logic Functioning bit
 (0 3)  (1090 243)  (1090 243)  routing T_21_15.glb_netwk_5 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (22 3)  (1112 243)  (1112 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1113 243)  (1113 243)  routing T_21_15.sp4_h_r_6 <X> T_21_15.lc_trk_g0_6
 (24 3)  (1114 243)  (1114 243)  routing T_21_15.sp4_h_r_6 <X> T_21_15.lc_trk_g0_6
 (25 3)  (1115 243)  (1115 243)  routing T_21_15.sp4_h_r_6 <X> T_21_15.lc_trk_g0_6
 (31 3)  (1121 243)  (1121 243)  routing T_21_15.lc_trk_g1_7 <X> T_21_15.wire_logic_cluster/lc_1/in_3
 (37 3)  (1127 243)  (1127 243)  LC_1 Logic Functioning bit
 (39 3)  (1129 243)  (1129 243)  LC_1 Logic Functioning bit
 (45 3)  (1135 243)  (1135 243)  LC_1 Logic Functioning bit
 (52 3)  (1142 243)  (1142 243)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (0 4)  (1090 244)  (1090 244)  routing T_21_15.lc_trk_g3_3 <X> T_21_15.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 244)  (1091 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (2 4)  (1092 244)  (1092 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (27 4)  (1117 244)  (1117 244)  routing T_21_15.lc_trk_g3_4 <X> T_21_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 244)  (1118 244)  routing T_21_15.lc_trk_g3_4 <X> T_21_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 244)  (1119 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 244)  (1120 244)  routing T_21_15.lc_trk_g3_4 <X> T_21_15.wire_logic_cluster/lc_2/in_1
 (45 4)  (1135 244)  (1135 244)  LC_2 Logic Functioning bit
 (0 5)  (1090 245)  (1090 245)  routing T_21_15.lc_trk_g3_3 <X> T_21_15.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 245)  (1091 245)  routing T_21_15.lc_trk_g3_3 <X> T_21_15.wire_logic_cluster/lc_7/cen
 (8 5)  (1098 245)  (1098 245)  routing T_21_15.sp4_h_l_41 <X> T_21_15.sp4_v_b_4
 (9 5)  (1099 245)  (1099 245)  routing T_21_15.sp4_h_l_41 <X> T_21_15.sp4_v_b_4
 (27 5)  (1117 245)  (1117 245)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 245)  (1118 245)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 245)  (1119 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (1126 245)  (1126 245)  LC_2 Logic Functioning bit
 (38 5)  (1128 245)  (1128 245)  LC_2 Logic Functioning bit
 (41 5)  (1131 245)  (1131 245)  LC_2 Logic Functioning bit
 (43 5)  (1133 245)  (1133 245)  LC_2 Logic Functioning bit
 (44 5)  (1134 245)  (1134 245)  LC_2 Logic Functioning bit
 (45 5)  (1135 245)  (1135 245)  LC_2 Logic Functioning bit
 (53 5)  (1143 245)  (1143 245)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (22 6)  (1112 246)  (1112 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (27 6)  (1117 246)  (1117 246)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 246)  (1118 246)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 246)  (1119 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 246)  (1121 246)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 246)  (1122 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 246)  (1123 246)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 246)  (1124 246)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (1127 246)  (1127 246)  LC_3 Logic Functioning bit
 (39 6)  (1129 246)  (1129 246)  LC_3 Logic Functioning bit
 (45 6)  (1135 246)  (1135 246)  LC_3 Logic Functioning bit
 (47 6)  (1137 246)  (1137 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (1138 246)  (1138 246)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (8 7)  (1098 247)  (1098 247)  routing T_21_15.sp4_h_l_41 <X> T_21_15.sp4_v_t_41
 (37 7)  (1127 247)  (1127 247)  LC_3 Logic Functioning bit
 (39 7)  (1129 247)  (1129 247)  LC_3 Logic Functioning bit
 (44 7)  (1134 247)  (1134 247)  LC_3 Logic Functioning bit
 (45 7)  (1135 247)  (1135 247)  LC_3 Logic Functioning bit
 (13 8)  (1103 248)  (1103 248)  routing T_21_15.sp4_v_t_45 <X> T_21_15.sp4_v_b_8
 (15 8)  (1105 248)  (1105 248)  routing T_21_15.sp4_h_r_41 <X> T_21_15.lc_trk_g2_1
 (16 8)  (1106 248)  (1106 248)  routing T_21_15.sp4_h_r_41 <X> T_21_15.lc_trk_g2_1
 (17 8)  (1107 248)  (1107 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1108 248)  (1108 248)  routing T_21_15.sp4_h_r_41 <X> T_21_15.lc_trk_g2_1
 (22 8)  (1112 248)  (1112 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (32 8)  (1122 248)  (1122 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 248)  (1123 248)  routing T_21_15.lc_trk_g3_0 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 248)  (1124 248)  routing T_21_15.lc_trk_g3_0 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (1127 248)  (1127 248)  LC_4 Logic Functioning bit
 (39 8)  (1129 248)  (1129 248)  LC_4 Logic Functioning bit
 (45 8)  (1135 248)  (1135 248)  LC_4 Logic Functioning bit
 (46 8)  (1136 248)  (1136 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (6 9)  (1096 249)  (1096 249)  routing T_21_15.sp4_h_l_43 <X> T_21_15.sp4_h_r_6
 (18 9)  (1108 249)  (1108 249)  routing T_21_15.sp4_h_r_41 <X> T_21_15.lc_trk_g2_1
 (22 9)  (1112 249)  (1112 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1113 249)  (1113 249)  routing T_21_15.sp4_h_l_15 <X> T_21_15.lc_trk_g2_2
 (24 9)  (1114 249)  (1114 249)  routing T_21_15.sp4_h_l_15 <X> T_21_15.lc_trk_g2_2
 (25 9)  (1115 249)  (1115 249)  routing T_21_15.sp4_h_l_15 <X> T_21_15.lc_trk_g2_2
 (27 9)  (1117 249)  (1117 249)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 249)  (1118 249)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 249)  (1119 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (1126 249)  (1126 249)  LC_4 Logic Functioning bit
 (38 9)  (1128 249)  (1128 249)  LC_4 Logic Functioning bit
 (45 9)  (1135 249)  (1135 249)  LC_4 Logic Functioning bit
 (27 10)  (1117 250)  (1117 250)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 250)  (1118 250)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 250)  (1119 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 250)  (1122 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 250)  (1123 250)  routing T_21_15.lc_trk_g2_2 <X> T_21_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (1127 250)  (1127 250)  LC_5 Logic Functioning bit
 (39 10)  (1129 250)  (1129 250)  LC_5 Logic Functioning bit
 (45 10)  (1135 250)  (1135 250)  LC_5 Logic Functioning bit
 (31 11)  (1121 251)  (1121 251)  routing T_21_15.lc_trk_g2_2 <X> T_21_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (1127 251)  (1127 251)  LC_5 Logic Functioning bit
 (39 11)  (1129 251)  (1129 251)  LC_5 Logic Functioning bit
 (45 11)  (1135 251)  (1135 251)  LC_5 Logic Functioning bit
 (46 11)  (1136 251)  (1136 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (11 12)  (1101 252)  (1101 252)  routing T_21_15.sp4_h_r_6 <X> T_21_15.sp4_v_b_11
 (16 12)  (1106 252)  (1106 252)  routing T_21_15.sp4_v_b_33 <X> T_21_15.lc_trk_g3_1
 (17 12)  (1107 252)  (1107 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1108 252)  (1108 252)  routing T_21_15.sp4_v_b_33 <X> T_21_15.lc_trk_g3_1
 (22 12)  (1112 252)  (1112 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (32 12)  (1122 252)  (1122 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 252)  (1123 252)  routing T_21_15.lc_trk_g2_3 <X> T_21_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (1127 252)  (1127 252)  LC_6 Logic Functioning bit
 (39 12)  (1129 252)  (1129 252)  LC_6 Logic Functioning bit
 (45 12)  (1135 252)  (1135 252)  LC_6 Logic Functioning bit
 (52 12)  (1142 252)  (1142 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (1107 253)  (1107 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (1108 253)  (1108 253)  routing T_21_15.sp4_v_b_33 <X> T_21_15.lc_trk_g3_1
 (21 13)  (1111 253)  (1111 253)  routing T_21_15.sp4_r_v_b_43 <X> T_21_15.lc_trk_g3_3
 (27 13)  (1117 253)  (1117 253)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 253)  (1118 253)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 253)  (1119 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 253)  (1121 253)  routing T_21_15.lc_trk_g2_3 <X> T_21_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (1126 253)  (1126 253)  LC_6 Logic Functioning bit
 (38 13)  (1128 253)  (1128 253)  LC_6 Logic Functioning bit
 (44 13)  (1134 253)  (1134 253)  LC_6 Logic Functioning bit
 (45 13)  (1135 253)  (1135 253)  LC_6 Logic Functioning bit
 (47 13)  (1137 253)  (1137 253)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (1090 254)  (1090 254)  routing T_21_15.glb_netwk_4 <X> T_21_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 254)  (1091 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (1107 254)  (1107 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (1117 254)  (1117 254)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 254)  (1118 254)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 254)  (1119 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 254)  (1121 254)  routing T_21_15.lc_trk_g0_6 <X> T_21_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 254)  (1122 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 254)  (1127 254)  LC_7 Logic Functioning bit
 (39 14)  (1129 254)  (1129 254)  LC_7 Logic Functioning bit
 (45 14)  (1135 254)  (1135 254)  LC_7 Logic Functioning bit
 (51 14)  (1141 254)  (1141 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (11 15)  (1101 255)  (1101 255)  routing T_21_15.sp4_h_r_11 <X> T_21_15.sp4_h_l_46
 (15 15)  (1105 255)  (1105 255)  routing T_21_15.sp4_v_t_33 <X> T_21_15.lc_trk_g3_4
 (16 15)  (1106 255)  (1106 255)  routing T_21_15.sp4_v_t_33 <X> T_21_15.lc_trk_g3_4
 (17 15)  (1107 255)  (1107 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (1108 255)  (1108 255)  routing T_21_15.sp4_r_v_b_45 <X> T_21_15.lc_trk_g3_5
 (31 15)  (1121 255)  (1121 255)  routing T_21_15.lc_trk_g0_6 <X> T_21_15.wire_logic_cluster/lc_7/in_3
 (37 15)  (1127 255)  (1127 255)  LC_7 Logic Functioning bit
 (39 15)  (1129 255)  (1129 255)  LC_7 Logic Functioning bit
 (44 15)  (1134 255)  (1134 255)  LC_7 Logic Functioning bit
 (45 15)  (1135 255)  (1135 255)  LC_7 Logic Functioning bit


LogicTile_22_15

 (0 0)  (1144 240)  (1144 240)  Negative Clock bit

 (10 0)  (1154 240)  (1154 240)  routing T_22_15.sp4_v_t_45 <X> T_22_15.sp4_h_r_1
 (11 0)  (1155 240)  (1155 240)  routing T_22_15.sp4_h_l_45 <X> T_22_15.sp4_v_b_2
 (13 0)  (1157 240)  (1157 240)  routing T_22_15.sp4_h_l_45 <X> T_22_15.sp4_v_b_2
 (15 0)  (1159 240)  (1159 240)  routing T_22_15.sp4_h_r_1 <X> T_22_15.lc_trk_g0_1
 (16 0)  (1160 240)  (1160 240)  routing T_22_15.sp4_h_r_1 <X> T_22_15.lc_trk_g0_1
 (17 0)  (1161 240)  (1161 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (26 0)  (1170 240)  (1170 240)  routing T_22_15.lc_trk_g2_4 <X> T_22_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (1172 240)  (1172 240)  routing T_22_15.lc_trk_g2_5 <X> T_22_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 240)  (1173 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 240)  (1174 240)  routing T_22_15.lc_trk_g2_5 <X> T_22_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 240)  (1176 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 240)  (1177 240)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 240)  (1178 240)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (1179 240)  (1179 240)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.input_2_0
 (36 0)  (1180 240)  (1180 240)  LC_0 Logic Functioning bit
 (38 0)  (1182 240)  (1182 240)  LC_0 Logic Functioning bit
 (40 0)  (1184 240)  (1184 240)  LC_0 Logic Functioning bit
 (41 0)  (1185 240)  (1185 240)  LC_0 Logic Functioning bit
 (43 0)  (1187 240)  (1187 240)  LC_0 Logic Functioning bit
 (12 1)  (1156 241)  (1156 241)  routing T_22_15.sp4_h_l_45 <X> T_22_15.sp4_v_b_2
 (18 1)  (1162 241)  (1162 241)  routing T_22_15.sp4_h_r_1 <X> T_22_15.lc_trk_g0_1
 (22 1)  (1166 241)  (1166 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (28 1)  (1172 241)  (1172 241)  routing T_22_15.lc_trk_g2_4 <X> T_22_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 241)  (1173 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (1176 241)  (1176 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1177 241)  (1177 241)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.input_2_0
 (34 1)  (1178 241)  (1178 241)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.input_2_0
 (35 1)  (1179 241)  (1179 241)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.input_2_0
 (39 1)  (1183 241)  (1183 241)  LC_0 Logic Functioning bit
 (40 1)  (1184 241)  (1184 241)  LC_0 Logic Functioning bit
 (41 1)  (1185 241)  (1185 241)  LC_0 Logic Functioning bit
 (43 1)  (1187 241)  (1187 241)  LC_0 Logic Functioning bit
 (53 1)  (1197 241)  (1197 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (1145 242)  (1145 242)  routing T_22_15.glb_netwk_5 <X> T_22_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 242)  (1146 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (1149 242)  (1149 242)  routing T_22_15.sp4_v_t_37 <X> T_22_15.sp4_h_l_37
 (17 2)  (1161 242)  (1161 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (1165 242)  (1165 242)  routing T_22_15.sp4_v_b_15 <X> T_22_15.lc_trk_g0_7
 (22 2)  (1166 242)  (1166 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1167 242)  (1167 242)  routing T_22_15.sp4_v_b_15 <X> T_22_15.lc_trk_g0_7
 (26 2)  (1170 242)  (1170 242)  routing T_22_15.lc_trk_g2_5 <X> T_22_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (1172 242)  (1172 242)  routing T_22_15.lc_trk_g2_4 <X> T_22_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 242)  (1173 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 242)  (1174 242)  routing T_22_15.lc_trk_g2_4 <X> T_22_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 242)  (1176 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 242)  (1180 242)  LC_1 Logic Functioning bit
 (38 2)  (1182 242)  (1182 242)  LC_1 Logic Functioning bit
 (40 2)  (1184 242)  (1184 242)  LC_1 Logic Functioning bit
 (41 2)  (1185 242)  (1185 242)  LC_1 Logic Functioning bit
 (43 2)  (1187 242)  (1187 242)  LC_1 Logic Functioning bit
 (0 3)  (1144 243)  (1144 243)  routing T_22_15.glb_netwk_5 <X> T_22_15.wire_logic_cluster/lc_7/clk
 (6 3)  (1150 243)  (1150 243)  routing T_22_15.sp4_v_t_37 <X> T_22_15.sp4_h_l_37
 (13 3)  (1157 243)  (1157 243)  routing T_22_15.sp4_v_b_9 <X> T_22_15.sp4_h_l_39
 (18 3)  (1162 243)  (1162 243)  routing T_22_15.sp4_r_v_b_29 <X> T_22_15.lc_trk_g0_5
 (21 3)  (1165 243)  (1165 243)  routing T_22_15.sp4_v_b_15 <X> T_22_15.lc_trk_g0_7
 (28 3)  (1172 243)  (1172 243)  routing T_22_15.lc_trk_g2_5 <X> T_22_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 243)  (1173 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 243)  (1175 243)  routing T_22_15.lc_trk_g0_2 <X> T_22_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (1176 243)  (1176 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1178 243)  (1178 243)  routing T_22_15.lc_trk_g1_0 <X> T_22_15.input_2_1
 (38 3)  (1182 243)  (1182 243)  LC_1 Logic Functioning bit
 (40 3)  (1184 243)  (1184 243)  LC_1 Logic Functioning bit
 (41 3)  (1185 243)  (1185 243)  LC_1 Logic Functioning bit
 (42 3)  (1186 243)  (1186 243)  LC_1 Logic Functioning bit
 (0 4)  (1144 244)  (1144 244)  routing T_22_15.lc_trk_g2_2 <X> T_22_15.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 244)  (1145 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (13 4)  (1157 244)  (1157 244)  routing T_22_15.sp4_h_l_40 <X> T_22_15.sp4_v_b_5
 (15 4)  (1159 244)  (1159 244)  routing T_22_15.sp4_h_r_1 <X> T_22_15.lc_trk_g1_1
 (16 4)  (1160 244)  (1160 244)  routing T_22_15.sp4_h_r_1 <X> T_22_15.lc_trk_g1_1
 (17 4)  (1161 244)  (1161 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (1165 244)  (1165 244)  routing T_22_15.wire_logic_cluster/lc_3/out <X> T_22_15.lc_trk_g1_3
 (22 4)  (1166 244)  (1166 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (1173 244)  (1173 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 244)  (1174 244)  routing T_22_15.lc_trk_g0_5 <X> T_22_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 244)  (1175 244)  routing T_22_15.lc_trk_g0_7 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 244)  (1176 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (38 4)  (1182 244)  (1182 244)  LC_2 Logic Functioning bit
 (39 4)  (1183 244)  (1183 244)  LC_2 Logic Functioning bit
 (40 4)  (1184 244)  (1184 244)  LC_2 Logic Functioning bit
 (41 4)  (1185 244)  (1185 244)  LC_2 Logic Functioning bit
 (42 4)  (1186 244)  (1186 244)  LC_2 Logic Functioning bit
 (43 4)  (1187 244)  (1187 244)  LC_2 Logic Functioning bit
 (50 4)  (1194 244)  (1194 244)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1145 245)  (1145 245)  routing T_22_15.lc_trk_g2_2 <X> T_22_15.wire_logic_cluster/lc_7/cen
 (4 5)  (1148 245)  (1148 245)  routing T_22_15.sp4_h_l_42 <X> T_22_15.sp4_h_r_3
 (6 5)  (1150 245)  (1150 245)  routing T_22_15.sp4_h_l_42 <X> T_22_15.sp4_h_r_3
 (12 5)  (1156 245)  (1156 245)  routing T_22_15.sp4_h_l_40 <X> T_22_15.sp4_v_b_5
 (14 5)  (1158 245)  (1158 245)  routing T_22_15.sp12_h_r_16 <X> T_22_15.lc_trk_g1_0
 (16 5)  (1160 245)  (1160 245)  routing T_22_15.sp12_h_r_16 <X> T_22_15.lc_trk_g1_0
 (17 5)  (1161 245)  (1161 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (18 5)  (1162 245)  (1162 245)  routing T_22_15.sp4_h_r_1 <X> T_22_15.lc_trk_g1_1
 (27 5)  (1171 245)  (1171 245)  routing T_22_15.lc_trk_g1_1 <X> T_22_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 245)  (1173 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 245)  (1175 245)  routing T_22_15.lc_trk_g0_7 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (1180 245)  (1180 245)  LC_2 Logic Functioning bit
 (38 5)  (1182 245)  (1182 245)  LC_2 Logic Functioning bit
 (39 5)  (1183 245)  (1183 245)  LC_2 Logic Functioning bit
 (40 5)  (1184 245)  (1184 245)  LC_2 Logic Functioning bit
 (41 5)  (1185 245)  (1185 245)  LC_2 Logic Functioning bit
 (42 5)  (1186 245)  (1186 245)  LC_2 Logic Functioning bit
 (43 5)  (1187 245)  (1187 245)  LC_2 Logic Functioning bit
 (8 6)  (1152 246)  (1152 246)  routing T_22_15.sp4_v_t_41 <X> T_22_15.sp4_h_l_41
 (9 6)  (1153 246)  (1153 246)  routing T_22_15.sp4_v_t_41 <X> T_22_15.sp4_h_l_41
 (26 6)  (1170 246)  (1170 246)  routing T_22_15.lc_trk_g1_4 <X> T_22_15.wire_logic_cluster/lc_3/in_0
 (32 6)  (1176 246)  (1176 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 246)  (1178 246)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 246)  (1180 246)  LC_3 Logic Functioning bit
 (37 6)  (1181 246)  (1181 246)  LC_3 Logic Functioning bit
 (39 6)  (1183 246)  (1183 246)  LC_3 Logic Functioning bit
 (43 6)  (1187 246)  (1187 246)  LC_3 Logic Functioning bit
 (50 6)  (1194 246)  (1194 246)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (1148 247)  (1148 247)  routing T_22_15.sp4_v_b_10 <X> T_22_15.sp4_h_l_38
 (8 7)  (1152 247)  (1152 247)  routing T_22_15.sp4_v_b_1 <X> T_22_15.sp4_v_t_41
 (10 7)  (1154 247)  (1154 247)  routing T_22_15.sp4_v_b_1 <X> T_22_15.sp4_v_t_41
 (14 7)  (1158 247)  (1158 247)  routing T_22_15.sp4_r_v_b_28 <X> T_22_15.lc_trk_g1_4
 (17 7)  (1161 247)  (1161 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 7)  (1171 247)  (1171 247)  routing T_22_15.lc_trk_g1_4 <X> T_22_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 247)  (1173 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1175 247)  (1175 247)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (1180 247)  (1180 247)  LC_3 Logic Functioning bit
 (37 7)  (1181 247)  (1181 247)  LC_3 Logic Functioning bit
 (38 7)  (1182 247)  (1182 247)  LC_3 Logic Functioning bit
 (42 7)  (1186 247)  (1186 247)  LC_3 Logic Functioning bit
 (13 8)  (1157 248)  (1157 248)  routing T_22_15.sp4_h_l_45 <X> T_22_15.sp4_v_b_8
 (17 8)  (1161 248)  (1161 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (1169 248)  (1169 248)  routing T_22_15.sp4_v_b_26 <X> T_22_15.lc_trk_g2_2
 (31 8)  (1175 248)  (1175 248)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 248)  (1176 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 248)  (1177 248)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 248)  (1180 248)  LC_4 Logic Functioning bit
 (37 8)  (1181 248)  (1181 248)  LC_4 Logic Functioning bit
 (38 8)  (1182 248)  (1182 248)  LC_4 Logic Functioning bit
 (42 8)  (1186 248)  (1186 248)  LC_4 Logic Functioning bit
 (45 8)  (1189 248)  (1189 248)  LC_4 Logic Functioning bit
 (50 8)  (1194 248)  (1194 248)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (1152 249)  (1152 249)  routing T_22_15.sp4_h_l_42 <X> T_22_15.sp4_v_b_7
 (9 9)  (1153 249)  (1153 249)  routing T_22_15.sp4_h_l_42 <X> T_22_15.sp4_v_b_7
 (12 9)  (1156 249)  (1156 249)  routing T_22_15.sp4_h_l_45 <X> T_22_15.sp4_v_b_8
 (17 9)  (1161 249)  (1161 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (1162 249)  (1162 249)  routing T_22_15.sp4_r_v_b_33 <X> T_22_15.lc_trk_g2_1
 (19 9)  (1163 249)  (1163 249)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (1166 249)  (1166 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1167 249)  (1167 249)  routing T_22_15.sp4_v_b_26 <X> T_22_15.lc_trk_g2_2
 (27 9)  (1171 249)  (1171 249)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 249)  (1172 249)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 249)  (1173 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (1175 249)  (1175 249)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (1180 249)  (1180 249)  LC_4 Logic Functioning bit
 (37 9)  (1181 249)  (1181 249)  LC_4 Logic Functioning bit
 (39 9)  (1183 249)  (1183 249)  LC_4 Logic Functioning bit
 (43 9)  (1187 249)  (1187 249)  LC_4 Logic Functioning bit
 (45 9)  (1189 249)  (1189 249)  LC_4 Logic Functioning bit
 (47 9)  (1191 249)  (1191 249)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (17 10)  (1161 250)  (1161 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (1165 250)  (1165 250)  routing T_22_15.wire_logic_cluster/lc_7/out <X> T_22_15.lc_trk_g2_7
 (22 10)  (1166 250)  (1166 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (1172 250)  (1172 250)  routing T_22_15.lc_trk_g2_0 <X> T_22_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 250)  (1173 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 250)  (1175 250)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 250)  (1176 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 250)  (1177 250)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_5/in_3
 (38 10)  (1182 250)  (1182 250)  LC_5 Logic Functioning bit
 (39 10)  (1183 250)  (1183 250)  LC_5 Logic Functioning bit
 (40 10)  (1184 250)  (1184 250)  LC_5 Logic Functioning bit
 (41 10)  (1185 250)  (1185 250)  LC_5 Logic Functioning bit
 (42 10)  (1186 250)  (1186 250)  LC_5 Logic Functioning bit
 (43 10)  (1187 250)  (1187 250)  LC_5 Logic Functioning bit
 (17 11)  (1161 251)  (1161 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (1162 251)  (1162 251)  routing T_22_15.sp4_r_v_b_37 <X> T_22_15.lc_trk_g2_5
 (22 11)  (1166 251)  (1166 251)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1168 251)  (1168 251)  routing T_22_15.tnl_op_6 <X> T_22_15.lc_trk_g2_6
 (25 11)  (1169 251)  (1169 251)  routing T_22_15.tnl_op_6 <X> T_22_15.lc_trk_g2_6
 (29 11)  (1173 251)  (1173 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 251)  (1175 251)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (1176 251)  (1176 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (1177 251)  (1177 251)  routing T_22_15.lc_trk_g2_1 <X> T_22_15.input_2_5
 (36 11)  (1180 251)  (1180 251)  LC_5 Logic Functioning bit
 (38 11)  (1182 251)  (1182 251)  LC_5 Logic Functioning bit
 (39 11)  (1183 251)  (1183 251)  LC_5 Logic Functioning bit
 (40 11)  (1184 251)  (1184 251)  LC_5 Logic Functioning bit
 (41 11)  (1185 251)  (1185 251)  LC_5 Logic Functioning bit
 (42 11)  (1186 251)  (1186 251)  LC_5 Logic Functioning bit
 (43 11)  (1187 251)  (1187 251)  LC_5 Logic Functioning bit
 (2 12)  (1146 252)  (1146 252)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (6 12)  (1150 252)  (1150 252)  routing T_22_15.sp4_h_r_4 <X> T_22_15.sp4_v_b_9
 (17 12)  (1161 252)  (1161 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (1171 252)  (1171 252)  routing T_22_15.lc_trk_g1_4 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 252)  (1173 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 252)  (1174 252)  routing T_22_15.lc_trk_g1_4 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 252)  (1175 252)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 252)  (1176 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 252)  (1177 252)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 252)  (1178 252)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 252)  (1180 252)  LC_6 Logic Functioning bit
 (37 12)  (1181 252)  (1181 252)  LC_6 Logic Functioning bit
 (39 12)  (1183 252)  (1183 252)  LC_6 Logic Functioning bit
 (43 12)  (1187 252)  (1187 252)  LC_6 Logic Functioning bit
 (50 12)  (1194 252)  (1194 252)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (1158 253)  (1158 253)  routing T_22_15.sp4_h_r_24 <X> T_22_15.lc_trk_g3_0
 (15 13)  (1159 253)  (1159 253)  routing T_22_15.sp4_h_r_24 <X> T_22_15.lc_trk_g3_0
 (16 13)  (1160 253)  (1160 253)  routing T_22_15.sp4_h_r_24 <X> T_22_15.lc_trk_g3_0
 (17 13)  (1161 253)  (1161 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (31 13)  (1175 253)  (1175 253)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (1180 253)  (1180 253)  LC_6 Logic Functioning bit
 (37 13)  (1181 253)  (1181 253)  LC_6 Logic Functioning bit
 (39 13)  (1183 253)  (1183 253)  LC_6 Logic Functioning bit
 (43 13)  (1187 253)  (1187 253)  LC_6 Logic Functioning bit
 (0 14)  (1144 254)  (1144 254)  routing T_22_15.glb_netwk_4 <X> T_22_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 254)  (1145 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (1152 254)  (1152 254)  routing T_22_15.sp4_v_t_47 <X> T_22_15.sp4_h_l_47
 (9 14)  (1153 254)  (1153 254)  routing T_22_15.sp4_v_t_47 <X> T_22_15.sp4_h_l_47
 (11 14)  (1155 254)  (1155 254)  routing T_22_15.sp4_h_l_43 <X> T_22_15.sp4_v_t_46
 (12 14)  (1156 254)  (1156 254)  routing T_22_15.sp4_v_t_40 <X> T_22_15.sp4_h_l_46
 (17 14)  (1161 254)  (1161 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (1165 254)  (1165 254)  routing T_22_15.sp4_h_l_34 <X> T_22_15.lc_trk_g3_7
 (22 14)  (1166 254)  (1166 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1167 254)  (1167 254)  routing T_22_15.sp4_h_l_34 <X> T_22_15.lc_trk_g3_7
 (24 14)  (1168 254)  (1168 254)  routing T_22_15.sp4_h_l_34 <X> T_22_15.lc_trk_g3_7
 (25 14)  (1169 254)  (1169 254)  routing T_22_15.wire_logic_cluster/lc_6/out <X> T_22_15.lc_trk_g3_6
 (27 14)  (1171 254)  (1171 254)  routing T_22_15.lc_trk_g3_5 <X> T_22_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (1172 254)  (1172 254)  routing T_22_15.lc_trk_g3_5 <X> T_22_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 254)  (1173 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 254)  (1174 254)  routing T_22_15.lc_trk_g3_5 <X> T_22_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 254)  (1176 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 254)  (1177 254)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 254)  (1178 254)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 254)  (1180 254)  LC_7 Logic Functioning bit
 (38 14)  (1182 254)  (1182 254)  LC_7 Logic Functioning bit
 (42 14)  (1186 254)  (1186 254)  LC_7 Logic Functioning bit
 (43 14)  (1187 254)  (1187 254)  LC_7 Logic Functioning bit
 (45 14)  (1189 254)  (1189 254)  LC_7 Logic Functioning bit
 (50 14)  (1194 254)  (1194 254)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (1147 255)  (1147 255)  routing T_22_15.sp12_h_l_22 <X> T_22_15.sp12_v_t_22
 (11 15)  (1155 255)  (1155 255)  routing T_22_15.sp4_v_t_40 <X> T_22_15.sp4_h_l_46
 (13 15)  (1157 255)  (1157 255)  routing T_22_15.sp4_v_t_40 <X> T_22_15.sp4_h_l_46
 (18 15)  (1162 255)  (1162 255)  routing T_22_15.sp4_r_v_b_45 <X> T_22_15.lc_trk_g3_5
 (21 15)  (1165 255)  (1165 255)  routing T_22_15.sp4_h_l_34 <X> T_22_15.lc_trk_g3_7
 (22 15)  (1166 255)  (1166 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (36 15)  (1180 255)  (1180 255)  LC_7 Logic Functioning bit
 (38 15)  (1182 255)  (1182 255)  LC_7 Logic Functioning bit
 (42 15)  (1186 255)  (1186 255)  LC_7 Logic Functioning bit
 (43 15)  (1187 255)  (1187 255)  LC_7 Logic Functioning bit
 (45 15)  (1189 255)  (1189 255)  LC_7 Logic Functioning bit


LogicTile_23_15

 (1 2)  (1199 242)  (1199 242)  routing T_23_15.glb_netwk_5 <X> T_23_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 242)  (1200 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (1210 242)  (1210 242)  routing T_23_15.sp4_v_b_2 <X> T_23_15.sp4_h_l_39
 (0 3)  (1198 243)  (1198 243)  routing T_23_15.glb_netwk_5 <X> T_23_15.wire_logic_cluster/lc_7/clk
 (0 4)  (1198 244)  (1198 244)  routing T_23_15.glb_netwk_7 <X> T_23_15.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 244)  (1199 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (9 4)  (1207 244)  (1207 244)  routing T_23_15.sp4_v_t_41 <X> T_23_15.sp4_h_r_4
 (0 5)  (1198 245)  (1198 245)  routing T_23_15.glb_netwk_7 <X> T_23_15.wire_logic_cluster/lc_7/cen
 (22 7)  (1220 247)  (1220 247)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (1221 247)  (1221 247)  routing T_23_15.sp12_h_l_21 <X> T_23_15.lc_trk_g1_6
 (25 7)  (1223 247)  (1223 247)  routing T_23_15.sp12_h_l_21 <X> T_23_15.lc_trk_g1_6
 (15 8)  (1213 248)  (1213 248)  routing T_23_15.sp4_h_r_25 <X> T_23_15.lc_trk_g2_1
 (16 8)  (1214 248)  (1214 248)  routing T_23_15.sp4_h_r_25 <X> T_23_15.lc_trk_g2_1
 (17 8)  (1215 248)  (1215 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (1223 248)  (1223 248)  routing T_23_15.sp12_v_t_1 <X> T_23_15.lc_trk_g2_2
 (18 9)  (1216 249)  (1216 249)  routing T_23_15.sp4_h_r_25 <X> T_23_15.lc_trk_g2_1
 (22 9)  (1220 249)  (1220 249)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (1222 249)  (1222 249)  routing T_23_15.sp12_v_t_1 <X> T_23_15.lc_trk_g2_2
 (25 9)  (1223 249)  (1223 249)  routing T_23_15.sp12_v_t_1 <X> T_23_15.lc_trk_g2_2
 (14 10)  (1212 250)  (1212 250)  routing T_23_15.sp4_h_r_44 <X> T_23_15.lc_trk_g2_4
 (9 11)  (1207 251)  (1207 251)  routing T_23_15.sp4_v_b_7 <X> T_23_15.sp4_v_t_42
 (14 11)  (1212 251)  (1212 251)  routing T_23_15.sp4_h_r_44 <X> T_23_15.lc_trk_g2_4
 (15 11)  (1213 251)  (1213 251)  routing T_23_15.sp4_h_r_44 <X> T_23_15.lc_trk_g2_4
 (16 11)  (1214 251)  (1214 251)  routing T_23_15.sp4_h_r_44 <X> T_23_15.lc_trk_g2_4
 (17 11)  (1215 251)  (1215 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (0 14)  (1198 254)  (1198 254)  routing T_23_15.glb_netwk_6 <X> T_23_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 254)  (1199 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (1224 254)  (1224 254)  routing T_23_15.lc_trk_g1_6 <X> T_23_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (1226 254)  (1226 254)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 254)  (1227 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 254)  (1229 254)  routing T_23_15.lc_trk_g2_4 <X> T_23_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 254)  (1230 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 254)  (1231 254)  routing T_23_15.lc_trk_g2_4 <X> T_23_15.wire_logic_cluster/lc_7/in_3
 (37 14)  (1235 254)  (1235 254)  LC_7 Logic Functioning bit
 (42 14)  (1240 254)  (1240 254)  LC_7 Logic Functioning bit
 (45 14)  (1243 254)  (1243 254)  LC_7 Logic Functioning bit
 (47 14)  (1245 254)  (1245 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (1198 255)  (1198 255)  routing T_23_15.glb_netwk_6 <X> T_23_15.wire_logic_cluster/lc_7/s_r
 (3 15)  (1201 255)  (1201 255)  routing T_23_15.sp12_h_l_22 <X> T_23_15.sp12_v_t_22
 (26 15)  (1224 255)  (1224 255)  routing T_23_15.lc_trk_g1_6 <X> T_23_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (1225 255)  (1225 255)  routing T_23_15.lc_trk_g1_6 <X> T_23_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 255)  (1227 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 255)  (1228 255)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (1230 255)  (1230 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (1231 255)  (1231 255)  routing T_23_15.lc_trk_g2_1 <X> T_23_15.input_2_7
 (42 15)  (1240 255)  (1240 255)  LC_7 Logic Functioning bit
 (45 15)  (1243 255)  (1243 255)  LC_7 Logic Functioning bit
 (51 15)  (1249 255)  (1249 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_24_15

 (0 0)  (1252 240)  (1252 240)  Negative Clock bit

 (14 0)  (1266 240)  (1266 240)  routing T_24_15.wire_logic_cluster/lc_0/out <X> T_24_15.lc_trk_g0_0
 (15 0)  (1267 240)  (1267 240)  routing T_24_15.sp4_h_l_4 <X> T_24_15.lc_trk_g0_1
 (16 0)  (1268 240)  (1268 240)  routing T_24_15.sp4_h_l_4 <X> T_24_15.lc_trk_g0_1
 (17 0)  (1269 240)  (1269 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1270 240)  (1270 240)  routing T_24_15.sp4_h_l_4 <X> T_24_15.lc_trk_g0_1
 (21 0)  (1273 240)  (1273 240)  routing T_24_15.wire_logic_cluster/lc_3/out <X> T_24_15.lc_trk_g0_3
 (22 0)  (1274 240)  (1274 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1277 240)  (1277 240)  routing T_24_15.sp4_v_b_2 <X> T_24_15.lc_trk_g0_2
 (26 0)  (1278 240)  (1278 240)  routing T_24_15.lc_trk_g1_7 <X> T_24_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (1281 240)  (1281 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 240)  (1283 240)  routing T_24_15.lc_trk_g0_7 <X> T_24_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 240)  (1284 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 240)  (1288 240)  LC_0 Logic Functioning bit
 (37 0)  (1289 240)  (1289 240)  LC_0 Logic Functioning bit
 (38 0)  (1290 240)  (1290 240)  LC_0 Logic Functioning bit
 (39 0)  (1291 240)  (1291 240)  LC_0 Logic Functioning bit
 (41 0)  (1293 240)  (1293 240)  LC_0 Logic Functioning bit
 (43 0)  (1295 240)  (1295 240)  LC_0 Logic Functioning bit
 (45 0)  (1297 240)  (1297 240)  LC_0 Logic Functioning bit
 (17 1)  (1269 241)  (1269 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (1270 241)  (1270 241)  routing T_24_15.sp4_h_l_4 <X> T_24_15.lc_trk_g0_1
 (22 1)  (1274 241)  (1274 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1275 241)  (1275 241)  routing T_24_15.sp4_v_b_2 <X> T_24_15.lc_trk_g0_2
 (26 1)  (1278 241)  (1278 241)  routing T_24_15.lc_trk_g1_7 <X> T_24_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (1279 241)  (1279 241)  routing T_24_15.lc_trk_g1_7 <X> T_24_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 241)  (1281 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (1283 241)  (1283 241)  routing T_24_15.lc_trk_g0_7 <X> T_24_15.wire_logic_cluster/lc_0/in_3
 (37 1)  (1289 241)  (1289 241)  LC_0 Logic Functioning bit
 (39 1)  (1291 241)  (1291 241)  LC_0 Logic Functioning bit
 (45 1)  (1297 241)  (1297 241)  LC_0 Logic Functioning bit
 (2 2)  (1254 242)  (1254 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (6 2)  (1258 242)  (1258 242)  routing T_24_15.sp4_h_l_42 <X> T_24_15.sp4_v_t_37
 (21 2)  (1273 242)  (1273 242)  routing T_24_15.lft_op_7 <X> T_24_15.lc_trk_g0_7
 (22 2)  (1274 242)  (1274 242)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1276 242)  (1276 242)  routing T_24_15.lft_op_7 <X> T_24_15.lc_trk_g0_7
 (29 2)  (1281 242)  (1281 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 242)  (1283 242)  routing T_24_15.lc_trk_g3_7 <X> T_24_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 242)  (1284 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 242)  (1285 242)  routing T_24_15.lc_trk_g3_7 <X> T_24_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 242)  (1286 242)  routing T_24_15.lc_trk_g3_7 <X> T_24_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 242)  (1288 242)  LC_1 Logic Functioning bit
 (37 2)  (1289 242)  (1289 242)  LC_1 Logic Functioning bit
 (38 2)  (1290 242)  (1290 242)  LC_1 Logic Functioning bit
 (39 2)  (1291 242)  (1291 242)  LC_1 Logic Functioning bit
 (41 2)  (1293 242)  (1293 242)  LC_1 Logic Functioning bit
 (43 2)  (1295 242)  (1295 242)  LC_1 Logic Functioning bit
 (45 2)  (1297 242)  (1297 242)  LC_1 Logic Functioning bit
 (29 3)  (1281 243)  (1281 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1283 243)  (1283 243)  routing T_24_15.lc_trk_g3_7 <X> T_24_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (1288 243)  (1288 243)  LC_1 Logic Functioning bit
 (38 3)  (1290 243)  (1290 243)  LC_1 Logic Functioning bit
 (45 3)  (1297 243)  (1297 243)  LC_1 Logic Functioning bit
 (1 4)  (1253 244)  (1253 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (1267 244)  (1267 244)  routing T_24_15.sp4_h_l_4 <X> T_24_15.lc_trk_g1_1
 (16 4)  (1268 244)  (1268 244)  routing T_24_15.sp4_h_l_4 <X> T_24_15.lc_trk_g1_1
 (17 4)  (1269 244)  (1269 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1270 244)  (1270 244)  routing T_24_15.sp4_h_l_4 <X> T_24_15.lc_trk_g1_1
 (22 4)  (1274 244)  (1274 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (29 4)  (1281 244)  (1281 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 244)  (1283 244)  routing T_24_15.lc_trk_g1_6 <X> T_24_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 244)  (1284 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 244)  (1286 244)  routing T_24_15.lc_trk_g1_6 <X> T_24_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 244)  (1288 244)  LC_2 Logic Functioning bit
 (37 4)  (1289 244)  (1289 244)  LC_2 Logic Functioning bit
 (38 4)  (1290 244)  (1290 244)  LC_2 Logic Functioning bit
 (39 4)  (1291 244)  (1291 244)  LC_2 Logic Functioning bit
 (41 4)  (1293 244)  (1293 244)  LC_2 Logic Functioning bit
 (43 4)  (1295 244)  (1295 244)  LC_2 Logic Functioning bit
 (45 4)  (1297 244)  (1297 244)  LC_2 Logic Functioning bit
 (0 5)  (1252 245)  (1252 245)  routing T_24_15.lc_trk_g1_3 <X> T_24_15.wire_logic_cluster/lc_7/cen
 (1 5)  (1253 245)  (1253 245)  routing T_24_15.lc_trk_g1_3 <X> T_24_15.wire_logic_cluster/lc_7/cen
 (18 5)  (1270 245)  (1270 245)  routing T_24_15.sp4_h_l_4 <X> T_24_15.lc_trk_g1_1
 (27 5)  (1279 245)  (1279 245)  routing T_24_15.lc_trk_g3_1 <X> T_24_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 245)  (1280 245)  routing T_24_15.lc_trk_g3_1 <X> T_24_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 245)  (1281 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (1283 245)  (1283 245)  routing T_24_15.lc_trk_g1_6 <X> T_24_15.wire_logic_cluster/lc_2/in_3
 (37 5)  (1289 245)  (1289 245)  LC_2 Logic Functioning bit
 (39 5)  (1291 245)  (1291 245)  LC_2 Logic Functioning bit
 (45 5)  (1297 245)  (1297 245)  LC_2 Logic Functioning bit
 (22 6)  (1274 246)  (1274 246)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1276 246)  (1276 246)  routing T_24_15.bot_op_7 <X> T_24_15.lc_trk_g1_7
 (28 6)  (1280 246)  (1280 246)  routing T_24_15.lc_trk_g2_2 <X> T_24_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 246)  (1281 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 246)  (1283 246)  routing T_24_15.lc_trk_g3_5 <X> T_24_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 246)  (1284 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 246)  (1285 246)  routing T_24_15.lc_trk_g3_5 <X> T_24_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 246)  (1286 246)  routing T_24_15.lc_trk_g3_5 <X> T_24_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 246)  (1288 246)  LC_3 Logic Functioning bit
 (37 6)  (1289 246)  (1289 246)  LC_3 Logic Functioning bit
 (38 6)  (1290 246)  (1290 246)  LC_3 Logic Functioning bit
 (39 6)  (1291 246)  (1291 246)  LC_3 Logic Functioning bit
 (41 6)  (1293 246)  (1293 246)  LC_3 Logic Functioning bit
 (43 6)  (1295 246)  (1295 246)  LC_3 Logic Functioning bit
 (45 6)  (1297 246)  (1297 246)  LC_3 Logic Functioning bit
 (22 7)  (1274 247)  (1274 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1277 247)  (1277 247)  routing T_24_15.sp4_r_v_b_30 <X> T_24_15.lc_trk_g1_6
 (29 7)  (1281 247)  (1281 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1282 247)  (1282 247)  routing T_24_15.lc_trk_g2_2 <X> T_24_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (1288 247)  (1288 247)  LC_3 Logic Functioning bit
 (38 7)  (1290 247)  (1290 247)  LC_3 Logic Functioning bit
 (45 7)  (1297 247)  (1297 247)  LC_3 Logic Functioning bit
 (25 8)  (1277 248)  (1277 248)  routing T_24_15.wire_logic_cluster/lc_2/out <X> T_24_15.lc_trk_g2_2
 (29 8)  (1281 248)  (1281 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 248)  (1283 248)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 248)  (1284 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 248)  (1285 248)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 248)  (1286 248)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 248)  (1288 248)  LC_4 Logic Functioning bit
 (37 8)  (1289 248)  (1289 248)  LC_4 Logic Functioning bit
 (38 8)  (1290 248)  (1290 248)  LC_4 Logic Functioning bit
 (39 8)  (1291 248)  (1291 248)  LC_4 Logic Functioning bit
 (41 8)  (1293 248)  (1293 248)  LC_4 Logic Functioning bit
 (43 8)  (1295 248)  (1295 248)  LC_4 Logic Functioning bit
 (45 8)  (1297 248)  (1297 248)  LC_4 Logic Functioning bit
 (22 9)  (1274 249)  (1274 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (1279 249)  (1279 249)  routing T_24_15.lc_trk_g1_1 <X> T_24_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 249)  (1281 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1282 249)  (1282 249)  routing T_24_15.lc_trk_g0_3 <X> T_24_15.wire_logic_cluster/lc_4/in_1
 (36 9)  (1288 249)  (1288 249)  LC_4 Logic Functioning bit
 (38 9)  (1290 249)  (1290 249)  LC_4 Logic Functioning bit
 (45 9)  (1297 249)  (1297 249)  LC_4 Logic Functioning bit
 (6 10)  (1258 250)  (1258 250)  routing T_24_15.sp4_h_l_36 <X> T_24_15.sp4_v_t_43
 (14 10)  (1266 250)  (1266 250)  routing T_24_15.wire_logic_cluster/lc_4/out <X> T_24_15.lc_trk_g2_4
 (28 10)  (1280 250)  (1280 250)  routing T_24_15.lc_trk_g2_4 <X> T_24_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 250)  (1281 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 250)  (1282 250)  routing T_24_15.lc_trk_g2_4 <X> T_24_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 250)  (1284 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 250)  (1285 250)  routing T_24_15.lc_trk_g3_3 <X> T_24_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 250)  (1286 250)  routing T_24_15.lc_trk_g3_3 <X> T_24_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 250)  (1288 250)  LC_5 Logic Functioning bit
 (37 10)  (1289 250)  (1289 250)  LC_5 Logic Functioning bit
 (38 10)  (1290 250)  (1290 250)  LC_5 Logic Functioning bit
 (39 10)  (1291 250)  (1291 250)  LC_5 Logic Functioning bit
 (41 10)  (1293 250)  (1293 250)  LC_5 Logic Functioning bit
 (43 10)  (1295 250)  (1295 250)  LC_5 Logic Functioning bit
 (45 10)  (1297 250)  (1297 250)  LC_5 Logic Functioning bit
 (17 11)  (1269 251)  (1269 251)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (29 11)  (1281 251)  (1281 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (1283 251)  (1283 251)  routing T_24_15.lc_trk_g3_3 <X> T_24_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (1288 251)  (1288 251)  LC_5 Logic Functioning bit
 (38 11)  (1290 251)  (1290 251)  LC_5 Logic Functioning bit
 (45 11)  (1297 251)  (1297 251)  LC_5 Logic Functioning bit
 (53 11)  (1305 251)  (1305 251)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (1269 252)  (1269 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1270 252)  (1270 252)  routing T_24_15.wire_logic_cluster/lc_1/out <X> T_24_15.lc_trk_g3_1
 (22 12)  (1274 252)  (1274 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1275 252)  (1275 252)  routing T_24_15.sp4_h_r_27 <X> T_24_15.lc_trk_g3_3
 (24 12)  (1276 252)  (1276 252)  routing T_24_15.sp4_h_r_27 <X> T_24_15.lc_trk_g3_3
 (29 12)  (1281 252)  (1281 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 252)  (1284 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 252)  (1285 252)  routing T_24_15.lc_trk_g3_2 <X> T_24_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 252)  (1286 252)  routing T_24_15.lc_trk_g3_2 <X> T_24_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 252)  (1288 252)  LC_6 Logic Functioning bit
 (37 12)  (1289 252)  (1289 252)  LC_6 Logic Functioning bit
 (38 12)  (1290 252)  (1290 252)  LC_6 Logic Functioning bit
 (39 12)  (1291 252)  (1291 252)  LC_6 Logic Functioning bit
 (41 12)  (1293 252)  (1293 252)  LC_6 Logic Functioning bit
 (43 12)  (1295 252)  (1295 252)  LC_6 Logic Functioning bit
 (46 12)  (1298 252)  (1298 252)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (1303 252)  (1303 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (1273 253)  (1273 253)  routing T_24_15.sp4_h_r_27 <X> T_24_15.lc_trk_g3_3
 (22 13)  (1274 253)  (1274 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1275 253)  (1275 253)  routing T_24_15.sp4_v_b_42 <X> T_24_15.lc_trk_g3_2
 (24 13)  (1276 253)  (1276 253)  routing T_24_15.sp4_v_b_42 <X> T_24_15.lc_trk_g3_2
 (31 13)  (1283 253)  (1283 253)  routing T_24_15.lc_trk_g3_2 <X> T_24_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (1288 253)  (1288 253)  LC_6 Logic Functioning bit
 (37 13)  (1289 253)  (1289 253)  LC_6 Logic Functioning bit
 (38 13)  (1290 253)  (1290 253)  LC_6 Logic Functioning bit
 (39 13)  (1291 253)  (1291 253)  LC_6 Logic Functioning bit
 (41 13)  (1293 253)  (1293 253)  LC_6 Logic Functioning bit
 (43 13)  (1295 253)  (1295 253)  LC_6 Logic Functioning bit
 (47 13)  (1299 253)  (1299 253)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (1252 254)  (1252 254)  routing T_24_15.glb_netwk_4 <X> T_24_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 254)  (1253 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (1268 254)  (1268 254)  routing T_24_15.sp12_v_t_10 <X> T_24_15.lc_trk_g3_5
 (17 14)  (1269 254)  (1269 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (1273 254)  (1273 254)  routing T_24_15.sp4_h_r_39 <X> T_24_15.lc_trk_g3_7
 (22 14)  (1274 254)  (1274 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1275 254)  (1275 254)  routing T_24_15.sp4_h_r_39 <X> T_24_15.lc_trk_g3_7
 (24 14)  (1276 254)  (1276 254)  routing T_24_15.sp4_h_r_39 <X> T_24_15.lc_trk_g3_7
 (32 14)  (1284 254)  (1284 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (1289 254)  (1289 254)  LC_7 Logic Functioning bit
 (39 14)  (1291 254)  (1291 254)  LC_7 Logic Functioning bit
 (45 14)  (1297 254)  (1297 254)  LC_7 Logic Functioning bit
 (12 15)  (1264 255)  (1264 255)  routing T_24_15.sp4_h_l_46 <X> T_24_15.sp4_v_t_46
 (14 15)  (1266 255)  (1266 255)  routing T_24_15.sp4_r_v_b_44 <X> T_24_15.lc_trk_g3_4
 (17 15)  (1269 255)  (1269 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (29 15)  (1281 255)  (1281 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1283 255)  (1283 255)  routing T_24_15.lc_trk_g0_2 <X> T_24_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (1288 255)  (1288 255)  LC_7 Logic Functioning bit
 (38 15)  (1290 255)  (1290 255)  LC_7 Logic Functioning bit
 (45 15)  (1297 255)  (1297 255)  LC_7 Logic Functioning bit


RAM_Tile_25_15

 (4 4)  (1310 244)  (1310 244)  routing T_25_15.sp4_h_l_44 <X> T_25_15.sp4_v_b_3
 (6 4)  (1312 244)  (1312 244)  routing T_25_15.sp4_h_l_44 <X> T_25_15.sp4_v_b_3
 (5 5)  (1311 245)  (1311 245)  routing T_25_15.sp4_h_l_44 <X> T_25_15.sp4_v_b_3
 (9 11)  (1315 251)  (1315 251)  routing T_25_15.sp4_v_b_7 <X> T_25_15.sp4_v_t_42
 (8 13)  (1314 253)  (1314 253)  routing T_25_15.sp4_h_l_47 <X> T_25_15.sp4_v_b_10
 (9 13)  (1315 253)  (1315 253)  routing T_25_15.sp4_h_l_47 <X> T_25_15.sp4_v_b_10


LogicTile_4_14

 (22 1)  (202 225)  (202 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (17 3)  (197 227)  (197 227)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (1 6)  (181 230)  (181 230)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_5 glb2local_0
 (0 7)  (180 231)  (180 231)  routing T_4_14.glb_netwk_5 <X> T_4_14.glb2local_0
 (1 7)  (181 231)  (181 231)  routing T_4_14.glb_netwk_5 <X> T_4_14.glb2local_0
 (19 12)  (199 236)  (199 236)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (26 14)  (206 238)  (206 238)  routing T_4_14.lc_trk_g3_4 <X> T_4_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (209 238)  (209 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 238)  (210 238)  routing T_4_14.lc_trk_g0_4 <X> T_4_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 238)  (212 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (41 14)  (221 238)  (221 238)  LC_7 Logic Functioning bit
 (43 14)  (223 238)  (223 238)  LC_7 Logic Functioning bit
 (14 15)  (194 239)  (194 239)  routing T_4_14.sp4_h_l_17 <X> T_4_14.lc_trk_g3_4
 (15 15)  (195 239)  (195 239)  routing T_4_14.sp4_h_l_17 <X> T_4_14.lc_trk_g3_4
 (16 15)  (196 239)  (196 239)  routing T_4_14.sp4_h_l_17 <X> T_4_14.lc_trk_g3_4
 (17 15)  (197 239)  (197 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (27 15)  (207 239)  (207 239)  routing T_4_14.lc_trk_g3_4 <X> T_4_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 239)  (208 239)  routing T_4_14.lc_trk_g3_4 <X> T_4_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 239)  (209 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (211 239)  (211 239)  routing T_4_14.lc_trk_g0_2 <X> T_4_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (216 239)  (216 239)  LC_7 Logic Functioning bit
 (38 15)  (218 239)  (218 239)  LC_7 Logic Functioning bit
 (48 15)  (228 239)  (228 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_6_14

 (8 6)  (296 230)  (296 230)  routing T_6_14.sp4_v_t_41 <X> T_6_14.sp4_h_l_41
 (9 6)  (297 230)  (297 230)  routing T_6_14.sp4_v_t_41 <X> T_6_14.sp4_h_l_41


LogicTile_7_14

 (0 0)  (342 224)  (342 224)  Negative Clock bit

 (15 0)  (357 224)  (357 224)  routing T_7_14.sp4_h_r_9 <X> T_7_14.lc_trk_g0_1
 (16 0)  (358 224)  (358 224)  routing T_7_14.sp4_h_r_9 <X> T_7_14.lc_trk_g0_1
 (17 0)  (359 224)  (359 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (360 224)  (360 224)  routing T_7_14.sp4_h_r_9 <X> T_7_14.lc_trk_g0_1
 (1 2)  (343 226)  (343 226)  routing T_7_14.glb_netwk_5 <X> T_7_14.wire_logic_cluster/lc_7/clk
 (2 2)  (344 226)  (344 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (342 227)  (342 227)  routing T_7_14.glb_netwk_5 <X> T_7_14.wire_logic_cluster/lc_7/clk
 (5 3)  (347 227)  (347 227)  routing T_7_14.sp4_h_l_37 <X> T_7_14.sp4_v_t_37
 (12 4)  (354 228)  (354 228)  routing T_7_14.sp4_v_b_11 <X> T_7_14.sp4_h_r_5
 (11 5)  (353 229)  (353 229)  routing T_7_14.sp4_v_b_11 <X> T_7_14.sp4_h_r_5
 (13 5)  (355 229)  (355 229)  routing T_7_14.sp4_v_b_11 <X> T_7_14.sp4_h_r_5
 (29 12)  (371 236)  (371 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (37 12)  (379 236)  (379 236)  LC_6 Logic Functioning bit
 (39 12)  (381 236)  (381 236)  LC_6 Logic Functioning bit
 (40 12)  (382 236)  (382 236)  LC_6 Logic Functioning bit
 (42 12)  (384 236)  (384 236)  LC_6 Logic Functioning bit
 (45 12)  (387 236)  (387 236)  LC_6 Logic Functioning bit
 (47 12)  (389 236)  (389 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (37 13)  (379 237)  (379 237)  LC_6 Logic Functioning bit
 (39 13)  (381 237)  (381 237)  LC_6 Logic Functioning bit
 (40 13)  (382 237)  (382 237)  LC_6 Logic Functioning bit
 (42 13)  (384 237)  (384 237)  LC_6 Logic Functioning bit
 (44 13)  (386 237)  (386 237)  LC_6 Logic Functioning bit
 (45 13)  (387 237)  (387 237)  LC_6 Logic Functioning bit
 (0 14)  (342 238)  (342 238)  routing T_7_14.glb_netwk_4 <X> T_7_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 238)  (343 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


RAM_Tile_8_14

 (4 0)  (400 224)  (400 224)  routing T_8_14.sp4_v_t_37 <X> T_8_14.sp4_v_b_0
 (5 0)  (401 224)  (401 224)  routing T_8_14.sp4_v_b_6 <X> T_8_14.sp4_h_r_0
 (16 0)  (412 224)  (412 224)  routing T_8_14.sp12_h_l_6 <X> T_8_14.lc_trk_g0_1
 (17 0)  (413 224)  (413 224)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_6 lc_trk_g0_1
 (29 0)  (425 224)  (425 224)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g0_1 wire_bram/ram/WDATA_7
 (40 0)  (436 224)  (436 224)  Enable bit of Mux _out_links/OutMuxa_0 => wire_bram/ram/RDATA_7 sp4_r_v_b_17
 (4 1)  (400 225)  (400 225)  routing T_8_14.sp4_v_b_6 <X> T_8_14.sp4_h_r_0
 (6 1)  (402 225)  (402 225)  routing T_8_14.sp4_v_b_6 <X> T_8_14.sp4_h_r_0
 (14 1)  (410 225)  (410 225)  routing T_8_14.sp4_r_v_b_35 <X> T_8_14.lc_trk_g0_0
 (17 1)  (413 225)  (413 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (418 225)  (418 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (1 2)  (397 226)  (397 226)  routing T_8_14.glb_netwk_5 <X> T_8_14.wire_bram/ram/WCLK
 (2 2)  (398 226)  (398 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (28 2)  (424 226)  (424 226)  routing T_8_14.lc_trk_g2_2 <X> T_8_14.wire_bram/ram/WDATA_6
 (29 2)  (425 226)  (425 226)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_2 wire_bram/ram/WDATA_6
 (40 2)  (436 226)  (436 226)  Enable bit of Mux _out_links/OutMuxa_1 => wire_bram/ram/RDATA_6 sp4_r_v_b_19
 (0 3)  (396 227)  (396 227)  routing T_8_14.glb_netwk_5 <X> T_8_14.wire_bram/ram/WCLK
 (30 3)  (426 227)  (426 227)  routing T_8_14.lc_trk_g2_2 <X> T_8_14.wire_bram/ram/WDATA_6
 (1 4)  (397 228)  (397 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (403 228)  (403 228)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (25 4)  (421 228)  (421 228)  routing T_8_14.sp4_v_b_10 <X> T_8_14.lc_trk_g1_2
 (27 4)  (423 228)  (423 228)  routing T_8_14.lc_trk_g3_2 <X> T_8_14.wire_bram/ram/WDATA_5
 (28 4)  (424 228)  (424 228)  routing T_8_14.lc_trk_g3_2 <X> T_8_14.wire_bram/ram/WDATA_5
 (29 4)  (425 228)  (425 228)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_5
 (40 4)  (436 228)  (436 228)  Enable bit of Mux _out_links/OutMuxa_2 => wire_bram/ram/RDATA_5 sp4_r_v_b_21
 (1 5)  (397 229)  (397 229)  routing T_8_14.lc_trk_g0_2 <X> T_8_14.wire_bram/ram/WCLKE
 (7 5)  (403 229)  (403 229)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (22 5)  (418 229)  (418 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (419 229)  (419 229)  routing T_8_14.sp4_v_b_10 <X> T_8_14.lc_trk_g1_2
 (25 5)  (421 229)  (421 229)  routing T_8_14.sp4_v_b_10 <X> T_8_14.lc_trk_g1_2
 (30 5)  (426 229)  (426 229)  routing T_8_14.lc_trk_g3_2 <X> T_8_14.wire_bram/ram/WDATA_5
 (7 6)  (403 230)  (403 230)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (28 6)  (424 230)  (424 230)  routing T_8_14.lc_trk_g2_0 <X> T_8_14.wire_bram/ram/WDATA_4
 (29 6)  (425 230)  (425 230)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_0 wire_bram/ram/WDATA_4
 (41 6)  (437 230)  (437 230)  Enable bit of Mux _out_links/OutMuxb_3 => wire_bram/ram/RDATA_4 sp4_r_v_b_39
 (7 7)  (403 231)  (403 231)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (25 8)  (421 232)  (421 232)  routing T_8_14.sp4_h_r_34 <X> T_8_14.lc_trk_g2_2
 (27 8)  (423 232)  (423 232)  routing T_8_14.lc_trk_g3_0 <X> T_8_14.wire_bram/ram/WDATA_3
 (28 8)  (424 232)  (424 232)  routing T_8_14.lc_trk_g3_0 <X> T_8_14.wire_bram/ram/WDATA_3
 (29 8)  (425 232)  (425 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (41 8)  (437 232)  (437 232)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_41
 (17 9)  (413 233)  (413 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (418 233)  (418 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (419 233)  (419 233)  routing T_8_14.sp4_h_r_34 <X> T_8_14.lc_trk_g2_2
 (24 9)  (420 233)  (420 233)  routing T_8_14.sp4_h_r_34 <X> T_8_14.lc_trk_g2_2
 (11 10)  (407 234)  (407 234)  routing T_8_14.sp4_h_r_2 <X> T_8_14.sp4_v_t_45
 (13 10)  (409 234)  (409 234)  routing T_8_14.sp4_h_r_2 <X> T_8_14.sp4_v_t_45
 (29 10)  (425 234)  (425 234)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_0 wire_bram/ram/WDATA_2
 (40 10)  (436 234)  (436 234)  Enable bit of Mux _out_links/OutMuxa_5 => wire_bram/ram/RDATA_2 sp4_r_v_b_27
 (12 11)  (408 235)  (408 235)  routing T_8_14.sp4_h_r_2 <X> T_8_14.sp4_v_t_45
 (14 11)  (410 235)  (410 235)  routing T_8_14.sp4_r_v_b_36 <X> T_8_14.lc_trk_g2_4
 (17 11)  (413 235)  (413 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (14 12)  (410 236)  (410 236)  routing T_8_14.sp4_v_t_21 <X> T_8_14.lc_trk_g3_0
 (27 12)  (423 236)  (423 236)  routing T_8_14.lc_trk_g1_2 <X> T_8_14.wire_bram/ram/WDATA_1
 (29 12)  (425 236)  (425 236)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_2 wire_bram/ram/WDATA_1
 (41 12)  (437 236)  (437 236)  Enable bit of Mux _out_links/OutMuxb_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_45
 (14 13)  (410 237)  (410 237)  routing T_8_14.sp4_v_t_21 <X> T_8_14.lc_trk_g3_0
 (16 13)  (412 237)  (412 237)  routing T_8_14.sp4_v_t_21 <X> T_8_14.lc_trk_g3_0
 (17 13)  (413 237)  (413 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (418 237)  (418 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (30 13)  (426 237)  (426 237)  routing T_8_14.lc_trk_g1_2 <X> T_8_14.wire_bram/ram/WDATA_1
 (0 14)  (396 238)  (396 238)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_bram/ram/WE
 (1 14)  (397 238)  (397 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (412 238)  (412 238)  routing T_8_14.sp4_v_b_37 <X> T_8_14.lc_trk_g3_5
 (17 14)  (413 238)  (413 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (414 238)  (414 238)  routing T_8_14.sp4_v_b_37 <X> T_8_14.lc_trk_g3_5
 (28 14)  (424 238)  (424 238)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_bram/ram/WDATA_0
 (29 14)  (425 238)  (425 238)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_4 wire_bram/ram/WDATA_0
 (30 14)  (426 238)  (426 238)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_bram/ram/WDATA_0
 (0 15)  (396 239)  (396 239)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_bram/ram/WE
 (1 15)  (397 239)  (397 239)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_bram/ram/WE
 (18 15)  (414 239)  (414 239)  routing T_8_14.sp4_v_b_37 <X> T_8_14.lc_trk_g3_5
 (38 15)  (434 239)  (434 239)  Enable bit of Mux _out_links/OutMux5_7 => wire_bram/ram/RDATA_0 sp12_h_l_21


LogicTile_9_14

 (5 0)  (443 224)  (443 224)  routing T_9_14.sp4_v_b_0 <X> T_9_14.sp4_h_r_0
 (12 0)  (450 224)  (450 224)  routing T_9_14.sp4_v_b_2 <X> T_9_14.sp4_h_r_2
 (27 0)  (465 224)  (465 224)  routing T_9_14.lc_trk_g1_2 <X> T_9_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 224)  (467 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 224)  (469 224)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 224)  (470 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 224)  (471 224)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 224)  (472 224)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 224)  (474 224)  LC_0 Logic Functioning bit
 (38 0)  (476 224)  (476 224)  LC_0 Logic Functioning bit
 (6 1)  (444 225)  (444 225)  routing T_9_14.sp4_v_b_0 <X> T_9_14.sp4_h_r_0
 (11 1)  (449 225)  (449 225)  routing T_9_14.sp4_v_b_2 <X> T_9_14.sp4_h_r_2
 (22 1)  (460 225)  (460 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (465 225)  (465 225)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 225)  (466 225)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 225)  (467 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 225)  (468 225)  routing T_9_14.lc_trk_g1_2 <X> T_9_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 225)  (469 225)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (40 1)  (478 225)  (478 225)  LC_0 Logic Functioning bit
 (42 1)  (480 225)  (480 225)  LC_0 Logic Functioning bit
 (48 1)  (486 225)  (486 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (491 225)  (491 225)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (25 4)  (463 228)  (463 228)  routing T_9_14.sp4_h_l_7 <X> T_9_14.lc_trk_g1_2
 (22 5)  (460 229)  (460 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (461 229)  (461 229)  routing T_9_14.sp4_h_l_7 <X> T_9_14.lc_trk_g1_2
 (24 5)  (462 229)  (462 229)  routing T_9_14.sp4_h_l_7 <X> T_9_14.lc_trk_g1_2
 (25 5)  (463 229)  (463 229)  routing T_9_14.sp4_h_l_7 <X> T_9_14.lc_trk_g1_2
 (21 8)  (459 232)  (459 232)  routing T_9_14.sp4_h_r_43 <X> T_9_14.lc_trk_g2_3
 (22 8)  (460 232)  (460 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (461 232)  (461 232)  routing T_9_14.sp4_h_r_43 <X> T_9_14.lc_trk_g2_3
 (24 8)  (462 232)  (462 232)  routing T_9_14.sp4_h_r_43 <X> T_9_14.lc_trk_g2_3
 (17 9)  (455 233)  (455 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 9)  (459 233)  (459 233)  routing T_9_14.sp4_h_r_43 <X> T_9_14.lc_trk_g2_3
 (15 10)  (453 234)  (453 234)  routing T_9_14.sp4_h_l_16 <X> T_9_14.lc_trk_g2_5
 (16 10)  (454 234)  (454 234)  routing T_9_14.sp4_h_l_16 <X> T_9_14.lc_trk_g2_5
 (17 10)  (455 234)  (455 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (27 10)  (465 234)  (465 234)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 234)  (466 234)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 234)  (467 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 234)  (468 234)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 234)  (470 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 234)  (471 234)  routing T_9_14.lc_trk_g2_0 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 234)  (474 234)  LC_5 Logic Functioning bit
 (38 10)  (476 234)  (476 234)  LC_5 Logic Functioning bit
 (9 11)  (447 235)  (447 235)  routing T_9_14.sp4_v_b_11 <X> T_9_14.sp4_v_t_42
 (10 11)  (448 235)  (448 235)  routing T_9_14.sp4_v_b_11 <X> T_9_14.sp4_v_t_42
 (18 11)  (456 235)  (456 235)  routing T_9_14.sp4_h_l_16 <X> T_9_14.lc_trk_g2_5
 (26 11)  (464 235)  (464 235)  routing T_9_14.lc_trk_g2_3 <X> T_9_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 235)  (466 235)  routing T_9_14.lc_trk_g2_3 <X> T_9_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 235)  (467 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 235)  (468 235)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (51 11)  (489 235)  (489 235)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (9 12)  (447 236)  (447 236)  routing T_9_14.sp4_v_t_47 <X> T_9_14.sp4_h_r_10
 (16 12)  (454 236)  (454 236)  routing T_9_14.sp4_v_b_33 <X> T_9_14.lc_trk_g3_1
 (17 12)  (455 236)  (455 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (456 236)  (456 236)  routing T_9_14.sp4_v_b_33 <X> T_9_14.lc_trk_g3_1
 (3 13)  (441 237)  (441 237)  routing T_9_14.sp12_h_l_22 <X> T_9_14.sp12_h_r_1
 (18 13)  (456 237)  (456 237)  routing T_9_14.sp4_v_b_33 <X> T_9_14.lc_trk_g3_1
 (22 13)  (460 237)  (460 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (463 237)  (463 237)  routing T_9_14.sp4_r_v_b_42 <X> T_9_14.lc_trk_g3_2
 (19 14)  (457 238)  (457 238)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (21 14)  (459 238)  (459 238)  routing T_9_14.sp4_h_r_39 <X> T_9_14.lc_trk_g3_7
 (22 14)  (460 238)  (460 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (461 238)  (461 238)  routing T_9_14.sp4_h_r_39 <X> T_9_14.lc_trk_g3_7
 (24 14)  (462 238)  (462 238)  routing T_9_14.sp4_h_r_39 <X> T_9_14.lc_trk_g3_7
 (25 14)  (463 238)  (463 238)  routing T_9_14.sp12_v_b_6 <X> T_9_14.lc_trk_g3_6
 (29 14)  (467 238)  (467 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 238)  (470 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 238)  (471 238)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 238)  (472 238)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 238)  (473 238)  routing T_9_14.lc_trk_g2_5 <X> T_9_14.input_2_7
 (36 14)  (474 238)  (474 238)  LC_7 Logic Functioning bit
 (53 14)  (491 238)  (491 238)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (22 15)  (460 239)  (460 239)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (462 239)  (462 239)  routing T_9_14.sp12_v_b_6 <X> T_9_14.lc_trk_g3_6
 (25 15)  (463 239)  (463 239)  routing T_9_14.sp12_v_b_6 <X> T_9_14.lc_trk_g3_6
 (26 15)  (464 239)  (464 239)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 239)  (465 239)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 239)  (466 239)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 239)  (467 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 239)  (468 239)  routing T_9_14.lc_trk_g0_2 <X> T_9_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (470 239)  (470 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (471 239)  (471 239)  routing T_9_14.lc_trk_g2_5 <X> T_9_14.input_2_7


LogicTile_10_14

 (0 0)  (492 224)  (492 224)  Negative Clock bit

 (11 0)  (503 224)  (503 224)  routing T_10_14.sp4_h_r_9 <X> T_10_14.sp4_v_b_2
 (22 0)  (514 224)  (514 224)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (515 224)  (515 224)  routing T_10_14.sp12_h_r_11 <X> T_10_14.lc_trk_g0_3
 (1 2)  (493 226)  (493 226)  routing T_10_14.glb_netwk_5 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 2)  (494 226)  (494 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (31 2)  (523 226)  (523 226)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 226)  (524 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 226)  (526 226)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_1/in_3
 (40 2)  (532 226)  (532 226)  LC_1 Logic Functioning bit
 (41 2)  (533 226)  (533 226)  LC_1 Logic Functioning bit
 (42 2)  (534 226)  (534 226)  LC_1 Logic Functioning bit
 (43 2)  (535 226)  (535 226)  LC_1 Logic Functioning bit
 (45 2)  (537 226)  (537 226)  LC_1 Logic Functioning bit
 (0 3)  (492 227)  (492 227)  routing T_10_14.glb_netwk_5 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (11 3)  (503 227)  (503 227)  routing T_10_14.sp4_h_r_2 <X> T_10_14.sp4_h_l_39
 (31 3)  (523 227)  (523 227)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_1/in_3
 (40 3)  (532 227)  (532 227)  LC_1 Logic Functioning bit
 (41 3)  (533 227)  (533 227)  LC_1 Logic Functioning bit
 (42 3)  (534 227)  (534 227)  LC_1 Logic Functioning bit
 (43 3)  (535 227)  (535 227)  LC_1 Logic Functioning bit
 (44 3)  (536 227)  (536 227)  LC_1 Logic Functioning bit
 (45 3)  (537 227)  (537 227)  LC_1 Logic Functioning bit
 (29 4)  (521 228)  (521 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 228)  (523 228)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 228)  (524 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 228)  (526 228)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (41 4)  (533 228)  (533 228)  LC_2 Logic Functioning bit
 (43 4)  (535 228)  (535 228)  LC_2 Logic Functioning bit
 (5 5)  (497 229)  (497 229)  routing T_10_14.sp4_h_r_3 <X> T_10_14.sp4_v_b_3
 (10 5)  (502 229)  (502 229)  routing T_10_14.sp4_h_r_11 <X> T_10_14.sp4_v_b_4
 (30 5)  (522 229)  (522 229)  routing T_10_14.lc_trk_g0_3 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (41 5)  (533 229)  (533 229)  LC_2 Logic Functioning bit
 (43 5)  (535 229)  (535 229)  LC_2 Logic Functioning bit
 (51 5)  (543 229)  (543 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (506 230)  (506 230)  routing T_10_14.wire_logic_cluster/lc_4/out <X> T_10_14.lc_trk_g1_4
 (21 6)  (513 230)  (513 230)  routing T_10_14.wire_logic_cluster/lc_7/out <X> T_10_14.lc_trk_g1_7
 (22 6)  (514 230)  (514 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (519 230)  (519 230)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 230)  (521 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 230)  (522 230)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 230)  (524 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 230)  (525 230)  routing T_10_14.lc_trk_g3_3 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 230)  (526 230)  routing T_10_14.lc_trk_g3_3 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (46 6)  (538 230)  (538 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (542 230)  (542 230)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (544 230)  (544 230)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (17 7)  (509 231)  (509 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (28 7)  (520 231)  (520 231)  routing T_10_14.lc_trk_g2_1 <X> T_10_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 231)  (521 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 231)  (522 231)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 231)  (523 231)  routing T_10_14.lc_trk_g3_3 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (42 7)  (534 231)  (534 231)  LC_3 Logic Functioning bit
 (17 8)  (509 232)  (509 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 232)  (510 232)  routing T_10_14.wire_logic_cluster/lc_1/out <X> T_10_14.lc_trk_g2_1
 (26 8)  (518 232)  (518 232)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 232)  (520 232)  routing T_10_14.lc_trk_g2_5 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 232)  (521 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 232)  (522 232)  routing T_10_14.lc_trk_g2_5 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 232)  (524 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 232)  (525 232)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 232)  (526 232)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 232)  (528 232)  LC_4 Logic Functioning bit
 (38 8)  (530 232)  (530 232)  LC_4 Logic Functioning bit
 (40 8)  (532 232)  (532 232)  LC_4 Logic Functioning bit
 (41 8)  (533 232)  (533 232)  LC_4 Logic Functioning bit
 (42 8)  (534 232)  (534 232)  LC_4 Logic Functioning bit
 (43 8)  (535 232)  (535 232)  LC_4 Logic Functioning bit
 (45 8)  (537 232)  (537 232)  LC_4 Logic Functioning bit
 (51 8)  (543 232)  (543 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (518 233)  (518 233)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 233)  (519 233)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 233)  (520 233)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 233)  (521 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 233)  (523 233)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (41 9)  (533 233)  (533 233)  LC_4 Logic Functioning bit
 (43 9)  (535 233)  (535 233)  LC_4 Logic Functioning bit
 (45 9)  (537 233)  (537 233)  LC_4 Logic Functioning bit
 (5 10)  (497 234)  (497 234)  routing T_10_14.sp4_h_r_3 <X> T_10_14.sp4_h_l_43
 (17 10)  (509 234)  (509 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 234)  (510 234)  routing T_10_14.wire_logic_cluster/lc_5/out <X> T_10_14.lc_trk_g2_5
 (25 10)  (517 234)  (517 234)  routing T_10_14.wire_logic_cluster/lc_6/out <X> T_10_14.lc_trk_g2_6
 (31 10)  (523 234)  (523 234)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 234)  (524 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 234)  (525 234)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 234)  (528 234)  LC_5 Logic Functioning bit
 (37 10)  (529 234)  (529 234)  LC_5 Logic Functioning bit
 (38 10)  (530 234)  (530 234)  LC_5 Logic Functioning bit
 (39 10)  (531 234)  (531 234)  LC_5 Logic Functioning bit
 (45 10)  (537 234)  (537 234)  LC_5 Logic Functioning bit
 (4 11)  (496 235)  (496 235)  routing T_10_14.sp4_h_r_3 <X> T_10_14.sp4_h_l_43
 (22 11)  (514 235)  (514 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (523 235)  (523 235)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 235)  (528 235)  LC_5 Logic Functioning bit
 (37 11)  (529 235)  (529 235)  LC_5 Logic Functioning bit
 (38 11)  (530 235)  (530 235)  LC_5 Logic Functioning bit
 (39 11)  (531 235)  (531 235)  LC_5 Logic Functioning bit
 (45 11)  (537 235)  (537 235)  LC_5 Logic Functioning bit
 (15 12)  (507 236)  (507 236)  routing T_10_14.sp4_h_r_41 <X> T_10_14.lc_trk_g3_1
 (16 12)  (508 236)  (508 236)  routing T_10_14.sp4_h_r_41 <X> T_10_14.lc_trk_g3_1
 (17 12)  (509 236)  (509 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (510 236)  (510 236)  routing T_10_14.sp4_h_r_41 <X> T_10_14.lc_trk_g3_1
 (22 12)  (514 236)  (514 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (515 236)  (515 236)  routing T_10_14.sp4_h_r_27 <X> T_10_14.lc_trk_g3_3
 (24 12)  (516 236)  (516 236)  routing T_10_14.sp4_h_r_27 <X> T_10_14.lc_trk_g3_3
 (25 12)  (517 236)  (517 236)  routing T_10_14.wire_logic_cluster/lc_2/out <X> T_10_14.lc_trk_g3_2
 (26 12)  (518 236)  (518 236)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_6/in_0
 (36 12)  (528 236)  (528 236)  LC_6 Logic Functioning bit
 (38 12)  (530 236)  (530 236)  LC_6 Logic Functioning bit
 (41 12)  (533 236)  (533 236)  LC_6 Logic Functioning bit
 (43 12)  (535 236)  (535 236)  LC_6 Logic Functioning bit
 (45 12)  (537 236)  (537 236)  LC_6 Logic Functioning bit
 (48 12)  (540 236)  (540 236)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (18 13)  (510 237)  (510 237)  routing T_10_14.sp4_h_r_41 <X> T_10_14.lc_trk_g3_1
 (19 13)  (511 237)  (511 237)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (513 237)  (513 237)  routing T_10_14.sp4_h_r_27 <X> T_10_14.lc_trk_g3_3
 (22 13)  (514 237)  (514 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (518 237)  (518 237)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 237)  (519 237)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 237)  (521 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (529 237)  (529 237)  LC_6 Logic Functioning bit
 (39 13)  (531 237)  (531 237)  LC_6 Logic Functioning bit
 (40 13)  (532 237)  (532 237)  LC_6 Logic Functioning bit
 (42 13)  (534 237)  (534 237)  LC_6 Logic Functioning bit
 (45 13)  (537 237)  (537 237)  LC_6 Logic Functioning bit
 (47 13)  (539 237)  (539 237)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (53 13)  (545 237)  (545 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (492 238)  (492 238)  routing T_10_14.glb_netwk_4 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 238)  (493 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (496 238)  (496 238)  routing T_10_14.sp4_h_r_9 <X> T_10_14.sp4_v_t_44
 (9 14)  (501 238)  (501 238)  routing T_10_14.sp4_v_b_10 <X> T_10_14.sp4_h_l_47
 (21 14)  (513 238)  (513 238)  routing T_10_14.sp4_h_r_39 <X> T_10_14.lc_trk_g3_7
 (22 14)  (514 238)  (514 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (515 238)  (515 238)  routing T_10_14.sp4_h_r_39 <X> T_10_14.lc_trk_g3_7
 (24 14)  (516 238)  (516 238)  routing T_10_14.sp4_h_r_39 <X> T_10_14.lc_trk_g3_7
 (27 14)  (519 238)  (519 238)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 238)  (520 238)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 238)  (521 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 238)  (523 238)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 238)  (524 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 238)  (525 238)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 238)  (526 238)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 238)  (528 238)  LC_7 Logic Functioning bit
 (38 14)  (530 238)  (530 238)  LC_7 Logic Functioning bit
 (45 14)  (537 238)  (537 238)  LC_7 Logic Functioning bit
 (46 14)  (538 238)  (538 238)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (5 15)  (497 239)  (497 239)  routing T_10_14.sp4_h_r_9 <X> T_10_14.sp4_v_t_44
 (31 15)  (523 239)  (523 239)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 239)  (528 239)  LC_7 Logic Functioning bit
 (38 15)  (530 239)  (530 239)  LC_7 Logic Functioning bit
 (45 15)  (537 239)  (537 239)  LC_7 Logic Functioning bit


LogicTile_11_14

 (3 0)  (549 224)  (549 224)  routing T_11_14.sp12_h_r_0 <X> T_11_14.sp12_v_b_0
 (14 0)  (560 224)  (560 224)  routing T_11_14.wire_logic_cluster/lc_0/out <X> T_11_14.lc_trk_g0_0
 (21 0)  (567 224)  (567 224)  routing T_11_14.sp12_h_r_3 <X> T_11_14.lc_trk_g0_3
 (22 0)  (568 224)  (568 224)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (570 224)  (570 224)  routing T_11_14.sp12_h_r_3 <X> T_11_14.lc_trk_g0_3
 (28 0)  (574 224)  (574 224)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 224)  (575 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 224)  (578 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 224)  (579 224)  routing T_11_14.lc_trk_g2_1 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 224)  (581 224)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.input_2_0
 (39 0)  (585 224)  (585 224)  LC_0 Logic Functioning bit
 (40 0)  (586 224)  (586 224)  LC_0 Logic Functioning bit
 (42 0)  (588 224)  (588 224)  LC_0 Logic Functioning bit
 (3 1)  (549 225)  (549 225)  routing T_11_14.sp12_h_r_0 <X> T_11_14.sp12_v_b_0
 (17 1)  (563 225)  (563 225)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (567 225)  (567 225)  routing T_11_14.sp12_h_r_3 <X> T_11_14.lc_trk_g0_3
 (22 1)  (568 225)  (568 225)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (570 225)  (570 225)  routing T_11_14.bot_op_2 <X> T_11_14.lc_trk_g0_2
 (27 1)  (573 225)  (573 225)  routing T_11_14.lc_trk_g1_1 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 225)  (575 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 225)  (576 225)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 225)  (578 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (579 225)  (579 225)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.input_2_0
 (38 1)  (584 225)  (584 225)  LC_0 Logic Functioning bit
 (39 1)  (585 225)  (585 225)  LC_0 Logic Functioning bit
 (40 1)  (586 225)  (586 225)  LC_0 Logic Functioning bit
 (41 1)  (587 225)  (587 225)  LC_0 Logic Functioning bit
 (42 1)  (588 225)  (588 225)  LC_0 Logic Functioning bit
 (43 1)  (589 225)  (589 225)  LC_0 Logic Functioning bit
 (1 2)  (547 226)  (547 226)  routing T_11_14.glb_netwk_5 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (558 226)  (558 226)  routing T_11_14.sp4_v_t_39 <X> T_11_14.sp4_h_l_39
 (0 3)  (546 227)  (546 227)  routing T_11_14.glb_netwk_5 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (11 3)  (557 227)  (557 227)  routing T_11_14.sp4_v_t_39 <X> T_11_14.sp4_h_l_39
 (0 4)  (546 228)  (546 228)  routing T_11_14.glb_netwk_7 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (1 4)  (547 228)  (547 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (4 4)  (550 228)  (550 228)  routing T_11_14.sp4_v_t_42 <X> T_11_14.sp4_v_b_3
 (5 4)  (551 228)  (551 228)  routing T_11_14.sp4_v_t_38 <X> T_11_14.sp4_h_r_3
 (6 4)  (552 228)  (552 228)  routing T_11_14.sp4_v_t_42 <X> T_11_14.sp4_v_b_3
 (12 4)  (558 228)  (558 228)  routing T_11_14.sp4_v_b_11 <X> T_11_14.sp4_h_r_5
 (17 4)  (563 228)  (563 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (27 4)  (573 228)  (573 228)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 228)  (574 228)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 228)  (575 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 228)  (576 228)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 228)  (578 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (41 4)  (587 228)  (587 228)  LC_2 Logic Functioning bit
 (43 4)  (589 228)  (589 228)  LC_2 Logic Functioning bit
 (0 5)  (546 229)  (546 229)  routing T_11_14.glb_netwk_7 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (11 5)  (557 229)  (557 229)  routing T_11_14.sp4_v_b_11 <X> T_11_14.sp4_h_r_5
 (13 5)  (559 229)  (559 229)  routing T_11_14.sp4_v_b_11 <X> T_11_14.sp4_h_r_5
 (27 5)  (573 229)  (573 229)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 229)  (574 229)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 229)  (575 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 229)  (577 229)  routing T_11_14.lc_trk_g0_3 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (583 229)  (583 229)  LC_2 Logic Functioning bit
 (39 5)  (585 229)  (585 229)  LC_2 Logic Functioning bit
 (40 5)  (586 229)  (586 229)  LC_2 Logic Functioning bit
 (42 5)  (588 229)  (588 229)  LC_2 Logic Functioning bit
 (8 6)  (554 230)  (554 230)  routing T_11_14.sp4_v_t_41 <X> T_11_14.sp4_h_l_41
 (9 6)  (555 230)  (555 230)  routing T_11_14.sp4_v_t_41 <X> T_11_14.sp4_h_l_41
 (26 6)  (572 230)  (572 230)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 230)  (575 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 230)  (578 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (583 230)  (583 230)  LC_3 Logic Functioning bit
 (38 6)  (584 230)  (584 230)  LC_3 Logic Functioning bit
 (39 6)  (585 230)  (585 230)  LC_3 Logic Functioning bit
 (40 6)  (586 230)  (586 230)  LC_3 Logic Functioning bit
 (41 6)  (587 230)  (587 230)  LC_3 Logic Functioning bit
 (42 6)  (588 230)  (588 230)  LC_3 Logic Functioning bit
 (43 6)  (589 230)  (589 230)  LC_3 Logic Functioning bit
 (45 6)  (591 230)  (591 230)  LC_3 Logic Functioning bit
 (46 6)  (592 230)  (592 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (596 230)  (596 230)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (598 230)  (598 230)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (572 231)  (572 231)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 231)  (574 231)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 231)  (575 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 231)  (577 231)  routing T_11_14.lc_trk_g0_2 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 231)  (582 231)  LC_3 Logic Functioning bit
 (37 7)  (583 231)  (583 231)  LC_3 Logic Functioning bit
 (38 7)  (584 231)  (584 231)  LC_3 Logic Functioning bit
 (39 7)  (585 231)  (585 231)  LC_3 Logic Functioning bit
 (40 7)  (586 231)  (586 231)  LC_3 Logic Functioning bit
 (41 7)  (587 231)  (587 231)  LC_3 Logic Functioning bit
 (42 7)  (588 231)  (588 231)  LC_3 Logic Functioning bit
 (43 7)  (589 231)  (589 231)  LC_3 Logic Functioning bit
 (45 7)  (591 231)  (591 231)  LC_3 Logic Functioning bit
 (48 7)  (594 231)  (594 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (52 7)  (598 231)  (598 231)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (53 7)  (599 231)  (599 231)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (17 8)  (563 232)  (563 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (568 232)  (568 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (569 232)  (569 232)  routing T_11_14.sp4_h_r_27 <X> T_11_14.lc_trk_g2_3
 (24 8)  (570 232)  (570 232)  routing T_11_14.sp4_h_r_27 <X> T_11_14.lc_trk_g2_3
 (9 9)  (555 233)  (555 233)  routing T_11_14.sp4_v_t_46 <X> T_11_14.sp4_v_b_7
 (10 9)  (556 233)  (556 233)  routing T_11_14.sp4_v_t_46 <X> T_11_14.sp4_v_b_7
 (18 9)  (564 233)  (564 233)  routing T_11_14.sp4_r_v_b_33 <X> T_11_14.lc_trk_g2_1
 (21 9)  (567 233)  (567 233)  routing T_11_14.sp4_h_r_27 <X> T_11_14.lc_trk_g2_3
 (22 10)  (568 234)  (568 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (17 11)  (563 235)  (563 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (5 12)  (551 236)  (551 236)  routing T_11_14.sp4_v_b_9 <X> T_11_14.sp4_h_r_9
 (12 12)  (558 236)  (558 236)  routing T_11_14.sp4_v_b_5 <X> T_11_14.sp4_h_r_11
 (15 12)  (561 236)  (561 236)  routing T_11_14.rgt_op_1 <X> T_11_14.lc_trk_g3_1
 (17 12)  (563 236)  (563 236)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (564 236)  (564 236)  routing T_11_14.rgt_op_1 <X> T_11_14.lc_trk_g3_1
 (6 13)  (552 237)  (552 237)  routing T_11_14.sp4_v_b_9 <X> T_11_14.sp4_h_r_9
 (11 13)  (557 237)  (557 237)  routing T_11_14.sp4_v_b_5 <X> T_11_14.sp4_h_r_11
 (13 13)  (559 237)  (559 237)  routing T_11_14.sp4_v_b_5 <X> T_11_14.sp4_h_r_11
 (0 14)  (546 238)  (546 238)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 238)  (547 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (546 239)  (546 239)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (14 15)  (560 239)  (560 239)  routing T_11_14.sp4_h_l_17 <X> T_11_14.lc_trk_g3_4
 (15 15)  (561 239)  (561 239)  routing T_11_14.sp4_h_l_17 <X> T_11_14.lc_trk_g3_4
 (16 15)  (562 239)  (562 239)  routing T_11_14.sp4_h_l_17 <X> T_11_14.lc_trk_g3_4
 (17 15)  (563 239)  (563 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_12_14

 (4 0)  (604 224)  (604 224)  routing T_12_14.sp4_h_l_37 <X> T_12_14.sp4_v_b_0
 (11 0)  (611 224)  (611 224)  routing T_12_14.sp4_h_r_9 <X> T_12_14.sp4_v_b_2
 (16 0)  (616 224)  (616 224)  routing T_12_14.sp4_v_b_9 <X> T_12_14.lc_trk_g0_1
 (17 0)  (617 224)  (617 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (618 224)  (618 224)  routing T_12_14.sp4_v_b_9 <X> T_12_14.lc_trk_g0_1
 (26 0)  (626 224)  (626 224)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 224)  (627 224)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 224)  (630 224)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 224)  (634 224)  routing T_12_14.lc_trk_g1_0 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 224)  (637 224)  LC_0 Logic Functioning bit
 (39 0)  (639 224)  (639 224)  LC_0 Logic Functioning bit
 (40 0)  (640 224)  (640 224)  LC_0 Logic Functioning bit
 (41 0)  (641 224)  (641 224)  LC_0 Logic Functioning bit
 (42 0)  (642 224)  (642 224)  LC_0 Logic Functioning bit
 (5 1)  (605 225)  (605 225)  routing T_12_14.sp4_h_l_37 <X> T_12_14.sp4_v_b_0
 (18 1)  (618 225)  (618 225)  routing T_12_14.sp4_v_b_9 <X> T_12_14.lc_trk_g0_1
 (26 1)  (626 225)  (626 225)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 225)  (627 225)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 225)  (629 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 225)  (632 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (633 225)  (633 225)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.input_2_0
 (35 1)  (635 225)  (635 225)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.input_2_0
 (39 1)  (639 225)  (639 225)  LC_0 Logic Functioning bit
 (40 1)  (640 225)  (640 225)  LC_0 Logic Functioning bit
 (41 1)  (641 225)  (641 225)  LC_0 Logic Functioning bit
 (43 1)  (643 225)  (643 225)  LC_0 Logic Functioning bit
 (14 2)  (614 226)  (614 226)  routing T_12_14.sp4_h_l_9 <X> T_12_14.lc_trk_g0_4
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 226)  (630 226)  routing T_12_14.lc_trk_g0_6 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 226)  (631 226)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 226)  (634 226)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (39 2)  (639 226)  (639 226)  LC_1 Logic Functioning bit
 (40 2)  (640 226)  (640 226)  LC_1 Logic Functioning bit
 (42 2)  (642 226)  (642 226)  LC_1 Logic Functioning bit
 (1 3)  (601 227)  (601 227)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (14 3)  (614 227)  (614 227)  routing T_12_14.sp4_h_l_9 <X> T_12_14.lc_trk_g0_4
 (15 3)  (615 227)  (615 227)  routing T_12_14.sp4_h_l_9 <X> T_12_14.lc_trk_g0_4
 (16 3)  (616 227)  (616 227)  routing T_12_14.sp4_h_l_9 <X> T_12_14.lc_trk_g0_4
 (17 3)  (617 227)  (617 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (622 227)  (622 227)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (623 227)  (623 227)  routing T_12_14.sp12_h_l_21 <X> T_12_14.lc_trk_g0_6
 (25 3)  (625 227)  (625 227)  routing T_12_14.sp12_h_l_21 <X> T_12_14.lc_trk_g0_6
 (27 3)  (627 227)  (627 227)  routing T_12_14.lc_trk_g1_0 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 227)  (629 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 227)  (630 227)  routing T_12_14.lc_trk_g0_6 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 227)  (631 227)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 227)  (632 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (38 3)  (638 227)  (638 227)  LC_1 Logic Functioning bit
 (39 3)  (639 227)  (639 227)  LC_1 Logic Functioning bit
 (40 3)  (640 227)  (640 227)  LC_1 Logic Functioning bit
 (41 3)  (641 227)  (641 227)  LC_1 Logic Functioning bit
 (42 3)  (642 227)  (642 227)  LC_1 Logic Functioning bit
 (43 3)  (643 227)  (643 227)  LC_1 Logic Functioning bit
 (5 4)  (605 228)  (605 228)  routing T_12_14.sp4_v_b_3 <X> T_12_14.sp4_h_r_3
 (9 4)  (609 228)  (609 228)  routing T_12_14.sp4_v_t_41 <X> T_12_14.sp4_h_r_4
 (11 4)  (611 228)  (611 228)  routing T_12_14.sp4_h_r_0 <X> T_12_14.sp4_v_b_5
 (22 4)  (622 228)  (622 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (6 5)  (606 229)  (606 229)  routing T_12_14.sp4_v_b_3 <X> T_12_14.sp4_h_r_3
 (9 5)  (609 229)  (609 229)  routing T_12_14.sp4_v_t_41 <X> T_12_14.sp4_v_b_4
 (13 5)  (613 229)  (613 229)  routing T_12_14.sp4_v_t_37 <X> T_12_14.sp4_h_r_5
 (14 5)  (614 229)  (614 229)  routing T_12_14.sp4_h_r_0 <X> T_12_14.lc_trk_g1_0
 (15 5)  (615 229)  (615 229)  routing T_12_14.sp4_h_r_0 <X> T_12_14.lc_trk_g1_0
 (16 5)  (616 229)  (616 229)  routing T_12_14.sp4_h_r_0 <X> T_12_14.lc_trk_g1_0
 (17 5)  (617 229)  (617 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (5 6)  (605 230)  (605 230)  routing T_12_14.sp4_v_t_38 <X> T_12_14.sp4_h_l_38
 (22 6)  (622 230)  (622 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (3 7)  (603 231)  (603 231)  routing T_12_14.sp12_h_l_23 <X> T_12_14.sp12_v_t_23
 (6 7)  (606 231)  (606 231)  routing T_12_14.sp4_v_t_38 <X> T_12_14.sp4_h_l_38
 (15 7)  (615 231)  (615 231)  routing T_12_14.sp4_v_t_9 <X> T_12_14.lc_trk_g1_4
 (16 7)  (616 231)  (616 231)  routing T_12_14.sp4_v_t_9 <X> T_12_14.lc_trk_g1_4
 (17 7)  (617 231)  (617 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (11 8)  (611 232)  (611 232)  routing T_12_14.sp4_v_t_37 <X> T_12_14.sp4_v_b_8
 (13 8)  (613 232)  (613 232)  routing T_12_14.sp4_v_t_37 <X> T_12_14.sp4_v_b_8
 (25 8)  (625 232)  (625 232)  routing T_12_14.sp4_v_b_26 <X> T_12_14.lc_trk_g2_2
 (22 9)  (622 233)  (622 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (623 233)  (623 233)  routing T_12_14.sp4_v_b_26 <X> T_12_14.lc_trk_g2_2
 (8 10)  (608 234)  (608 234)  routing T_12_14.sp4_v_t_36 <X> T_12_14.sp4_h_l_42
 (9 10)  (609 234)  (609 234)  routing T_12_14.sp4_v_t_36 <X> T_12_14.sp4_h_l_42
 (10 10)  (610 234)  (610 234)  routing T_12_14.sp4_v_t_36 <X> T_12_14.sp4_h_l_42
 (15 10)  (615 234)  (615 234)  routing T_12_14.sp4_h_l_24 <X> T_12_14.lc_trk_g2_5
 (16 10)  (616 234)  (616 234)  routing T_12_14.sp4_h_l_24 <X> T_12_14.lc_trk_g2_5
 (17 10)  (617 234)  (617 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (618 234)  (618 234)  routing T_12_14.sp4_h_l_24 <X> T_12_14.lc_trk_g2_5
 (5 11)  (605 235)  (605 235)  routing T_12_14.sp4_h_l_43 <X> T_12_14.sp4_v_t_43
 (10 12)  (610 236)  (610 236)  routing T_12_14.sp4_v_t_40 <X> T_12_14.sp4_h_r_10
 (28 12)  (628 236)  (628 236)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 236)  (630 236)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 236)  (633 236)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 236)  (634 236)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 236)  (635 236)  routing T_12_14.lc_trk_g0_4 <X> T_12_14.input_2_6
 (37 12)  (637 236)  (637 236)  LC_6 Logic Functioning bit
 (39 12)  (639 236)  (639 236)  LC_6 Logic Functioning bit
 (40 12)  (640 236)  (640 236)  LC_6 Logic Functioning bit
 (41 12)  (641 236)  (641 236)  LC_6 Logic Functioning bit
 (42 12)  (642 236)  (642 236)  LC_6 Logic Functioning bit
 (8 13)  (608 237)  (608 237)  routing T_12_14.sp4_v_t_42 <X> T_12_14.sp4_v_b_10
 (10 13)  (610 237)  (610 237)  routing T_12_14.sp4_v_t_42 <X> T_12_14.sp4_v_b_10
 (22 13)  (622 237)  (622 237)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (623 237)  (623 237)  routing T_12_14.sp12_v_t_9 <X> T_12_14.lc_trk_g3_2
 (26 13)  (626 237)  (626 237)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 237)  (627 237)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 237)  (629 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 237)  (631 237)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 237)  (632 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (39 13)  (639 237)  (639 237)  LC_6 Logic Functioning bit
 (40 13)  (640 237)  (640 237)  LC_6 Logic Functioning bit
 (41 13)  (641 237)  (641 237)  LC_6 Logic Functioning bit
 (43 13)  (643 237)  (643 237)  LC_6 Logic Functioning bit
 (4 14)  (604 238)  (604 238)  routing T_12_14.sp4_h_r_3 <X> T_12_14.sp4_v_t_44
 (6 14)  (606 238)  (606 238)  routing T_12_14.sp4_h_r_3 <X> T_12_14.sp4_v_t_44
 (5 15)  (605 239)  (605 239)  routing T_12_14.sp4_h_r_3 <X> T_12_14.sp4_v_t_44


LogicTile_13_14

 (10 0)  (664 224)  (664 224)  routing T_13_14.sp4_v_t_45 <X> T_13_14.sp4_h_r_1
 (12 0)  (666 224)  (666 224)  routing T_13_14.sp4_v_b_2 <X> T_13_14.sp4_h_r_2
 (14 0)  (668 224)  (668 224)  routing T_13_14.lft_op_0 <X> T_13_14.lc_trk_g0_0
 (21 0)  (675 224)  (675 224)  routing T_13_14.sp4_v_b_11 <X> T_13_14.lc_trk_g0_3
 (22 0)  (676 224)  (676 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (677 224)  (677 224)  routing T_13_14.sp4_v_b_11 <X> T_13_14.lc_trk_g0_3
 (25 0)  (679 224)  (679 224)  routing T_13_14.wire_logic_cluster/lc_2/out <X> T_13_14.lc_trk_g0_2
 (27 0)  (681 224)  (681 224)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 224)  (684 224)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 224)  (685 224)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 224)  (687 224)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (41 0)  (695 224)  (695 224)  LC_0 Logic Functioning bit
 (8 1)  (662 225)  (662 225)  routing T_13_14.sp4_h_l_36 <X> T_13_14.sp4_v_b_1
 (9 1)  (663 225)  (663 225)  routing T_13_14.sp4_h_l_36 <X> T_13_14.sp4_v_b_1
 (11 1)  (665 225)  (665 225)  routing T_13_14.sp4_v_b_2 <X> T_13_14.sp4_h_r_2
 (15 1)  (669 225)  (669 225)  routing T_13_14.lft_op_0 <X> T_13_14.lc_trk_g0_0
 (17 1)  (671 225)  (671 225)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (675 225)  (675 225)  routing T_13_14.sp4_v_b_11 <X> T_13_14.lc_trk_g0_3
 (22 1)  (676 225)  (676 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (681 225)  (681 225)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 225)  (683 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 225)  (684 225)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 225)  (686 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (687 225)  (687 225)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.input_2_0
 (38 1)  (692 225)  (692 225)  LC_0 Logic Functioning bit
 (41 1)  (695 225)  (695 225)  LC_0 Logic Functioning bit
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_5 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (668 226)  (668 226)  routing T_13_14.wire_logic_cluster/lc_4/out <X> T_13_14.lc_trk_g0_4
 (15 2)  (669 226)  (669 226)  routing T_13_14.sp4_h_r_21 <X> T_13_14.lc_trk_g0_5
 (16 2)  (670 226)  (670 226)  routing T_13_14.sp4_h_r_21 <X> T_13_14.lc_trk_g0_5
 (17 2)  (671 226)  (671 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (672 226)  (672 226)  routing T_13_14.sp4_h_r_21 <X> T_13_14.lc_trk_g0_5
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 226)  (684 226)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (691 226)  (691 226)  LC_1 Logic Functioning bit
 (38 2)  (692 226)  (692 226)  LC_1 Logic Functioning bit
 (39 2)  (693 226)  (693 226)  LC_1 Logic Functioning bit
 (40 2)  (694 226)  (694 226)  LC_1 Logic Functioning bit
 (41 2)  (695 226)  (695 226)  LC_1 Logic Functioning bit
 (42 2)  (696 226)  (696 226)  LC_1 Logic Functioning bit
 (43 2)  (697 226)  (697 226)  LC_1 Logic Functioning bit
 (45 2)  (699 226)  (699 226)  LC_1 Logic Functioning bit
 (47 2)  (701 226)  (701 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (704 226)  (704 226)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (654 227)  (654 227)  routing T_13_14.glb_netwk_5 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (17 3)  (671 227)  (671 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (672 227)  (672 227)  routing T_13_14.sp4_h_r_21 <X> T_13_14.lc_trk_g0_5
 (27 3)  (681 227)  (681 227)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 227)  (682 227)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 227)  (683 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 227)  (685 227)  routing T_13_14.lc_trk_g0_2 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 227)  (690 227)  LC_1 Logic Functioning bit
 (37 3)  (691 227)  (691 227)  LC_1 Logic Functioning bit
 (38 3)  (692 227)  (692 227)  LC_1 Logic Functioning bit
 (39 3)  (693 227)  (693 227)  LC_1 Logic Functioning bit
 (40 3)  (694 227)  (694 227)  LC_1 Logic Functioning bit
 (41 3)  (695 227)  (695 227)  LC_1 Logic Functioning bit
 (42 3)  (696 227)  (696 227)  LC_1 Logic Functioning bit
 (43 3)  (697 227)  (697 227)  LC_1 Logic Functioning bit
 (45 3)  (699 227)  (699 227)  LC_1 Logic Functioning bit
 (48 3)  (702 227)  (702 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (707 227)  (707 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (654 228)  (654 228)  routing T_13_14.glb_netwk_7 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (1 4)  (655 228)  (655 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (3 4)  (657 228)  (657 228)  routing T_13_14.sp12_v_t_23 <X> T_13_14.sp12_h_r_0
 (9 4)  (663 228)  (663 228)  routing T_13_14.sp4_v_t_41 <X> T_13_14.sp4_h_r_4
 (11 4)  (665 228)  (665 228)  routing T_13_14.sp4_h_l_46 <X> T_13_14.sp4_v_b_5
 (13 4)  (667 228)  (667 228)  routing T_13_14.sp4_h_l_46 <X> T_13_14.sp4_v_b_5
 (14 4)  (668 228)  (668 228)  routing T_13_14.sp4_h_r_8 <X> T_13_14.lc_trk_g1_0
 (16 4)  (670 228)  (670 228)  routing T_13_14.sp4_v_b_9 <X> T_13_14.lc_trk_g1_1
 (17 4)  (671 228)  (671 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (672 228)  (672 228)  routing T_13_14.sp4_v_b_9 <X> T_13_14.lc_trk_g1_1
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 228)  (688 228)  routing T_13_14.lc_trk_g1_0 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (41 4)  (695 228)  (695 228)  LC_2 Logic Functioning bit
 (43 4)  (697 228)  (697 228)  LC_2 Logic Functioning bit
 (0 5)  (654 229)  (654 229)  routing T_13_14.glb_netwk_7 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (8 5)  (662 229)  (662 229)  routing T_13_14.sp4_h_l_47 <X> T_13_14.sp4_v_b_4
 (9 5)  (663 229)  (663 229)  routing T_13_14.sp4_h_l_47 <X> T_13_14.sp4_v_b_4
 (10 5)  (664 229)  (664 229)  routing T_13_14.sp4_h_l_47 <X> T_13_14.sp4_v_b_4
 (12 5)  (666 229)  (666 229)  routing T_13_14.sp4_h_l_46 <X> T_13_14.sp4_v_b_5
 (15 5)  (669 229)  (669 229)  routing T_13_14.sp4_h_r_8 <X> T_13_14.lc_trk_g1_0
 (16 5)  (670 229)  (670 229)  routing T_13_14.sp4_h_r_8 <X> T_13_14.lc_trk_g1_0
 (17 5)  (671 229)  (671 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (672 229)  (672 229)  routing T_13_14.sp4_v_b_9 <X> T_13_14.lc_trk_g1_1
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 229)  (684 229)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (37 5)  (691 229)  (691 229)  LC_2 Logic Functioning bit
 (39 5)  (693 229)  (693 229)  LC_2 Logic Functioning bit
 (40 5)  (694 229)  (694 229)  LC_2 Logic Functioning bit
 (42 5)  (696 229)  (696 229)  LC_2 Logic Functioning bit
 (5 6)  (659 230)  (659 230)  routing T_13_14.sp4_h_r_0 <X> T_13_14.sp4_h_l_38
 (10 6)  (664 230)  (664 230)  routing T_13_14.sp4_v_b_11 <X> T_13_14.sp4_h_l_41
 (25 6)  (679 230)  (679 230)  routing T_13_14.lft_op_6 <X> T_13_14.lc_trk_g1_6
 (4 7)  (658 231)  (658 231)  routing T_13_14.sp4_h_r_0 <X> T_13_14.sp4_h_l_38
 (22 7)  (676 231)  (676 231)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 231)  (678 231)  routing T_13_14.lft_op_6 <X> T_13_14.lc_trk_g1_6
 (8 8)  (662 232)  (662 232)  routing T_13_14.sp4_h_l_46 <X> T_13_14.sp4_h_r_7
 (10 8)  (664 232)  (664 232)  routing T_13_14.sp4_h_l_46 <X> T_13_14.sp4_h_r_7
 (14 8)  (668 232)  (668 232)  routing T_13_14.bnl_op_0 <X> T_13_14.lc_trk_g2_0
 (21 8)  (675 232)  (675 232)  routing T_13_14.sp4_v_t_14 <X> T_13_14.lc_trk_g2_3
 (22 8)  (676 232)  (676 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (677 232)  (677 232)  routing T_13_14.sp4_v_t_14 <X> T_13_14.lc_trk_g2_3
 (26 8)  (680 232)  (680 232)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 232)  (684 232)  routing T_13_14.lc_trk_g0_5 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 232)  (687 232)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (39 8)  (693 232)  (693 232)  LC_4 Logic Functioning bit
 (40 8)  (694 232)  (694 232)  LC_4 Logic Functioning bit
 (42 8)  (696 232)  (696 232)  LC_4 Logic Functioning bit
 (4 9)  (658 233)  (658 233)  routing T_13_14.sp4_v_t_36 <X> T_13_14.sp4_h_r_6
 (14 9)  (668 233)  (668 233)  routing T_13_14.bnl_op_0 <X> T_13_14.lc_trk_g2_0
 (17 9)  (671 233)  (671 233)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (27 9)  (681 233)  (681 233)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 233)  (682 233)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 233)  (683 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 233)  (685 233)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 233)  (686 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (687 233)  (687 233)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.input_2_4
 (34 9)  (688 233)  (688 233)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.input_2_4
 (35 9)  (689 233)  (689 233)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.input_2_4
 (38 9)  (692 233)  (692 233)  LC_4 Logic Functioning bit
 (39 9)  (693 233)  (693 233)  LC_4 Logic Functioning bit
 (40 9)  (694 233)  (694 233)  LC_4 Logic Functioning bit
 (41 9)  (695 233)  (695 233)  LC_4 Logic Functioning bit
 (42 9)  (696 233)  (696 233)  LC_4 Logic Functioning bit
 (43 9)  (697 233)  (697 233)  LC_4 Logic Functioning bit
 (17 10)  (671 234)  (671 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (3 11)  (657 235)  (657 235)  routing T_13_14.sp12_v_b_1 <X> T_13_14.sp12_h_l_22
 (10 11)  (664 235)  (664 235)  routing T_13_14.sp4_h_l_39 <X> T_13_14.sp4_v_t_42
 (18 11)  (672 235)  (672 235)  routing T_13_14.sp4_r_v_b_37 <X> T_13_14.lc_trk_g2_5
 (21 12)  (675 236)  (675 236)  routing T_13_14.sp4_v_t_22 <X> T_13_14.lc_trk_g3_3
 (22 12)  (676 236)  (676 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (677 236)  (677 236)  routing T_13_14.sp4_v_t_22 <X> T_13_14.lc_trk_g3_3
 (4 13)  (658 237)  (658 237)  routing T_13_14.sp4_v_t_41 <X> T_13_14.sp4_h_r_9
 (15 13)  (669 237)  (669 237)  routing T_13_14.tnr_op_0 <X> T_13_14.lc_trk_g3_0
 (17 13)  (671 237)  (671 237)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (21 13)  (675 237)  (675 237)  routing T_13_14.sp4_v_t_22 <X> T_13_14.lc_trk_g3_3
 (0 14)  (654 238)  (654 238)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 238)  (655 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (671 238)  (671 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (654 239)  (654 239)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/s_r


LogicTile_14_14

 (0 0)  (708 224)  (708 224)  Negative Clock bit

 (9 0)  (717 224)  (717 224)  routing T_14_14.sp4_v_t_36 <X> T_14_14.sp4_h_r_1
 (14 0)  (722 224)  (722 224)  routing T_14_14.sp4_h_r_8 <X> T_14_14.lc_trk_g0_0
 (16 0)  (724 224)  (724 224)  routing T_14_14.sp12_h_r_9 <X> T_14_14.lc_trk_g0_1
 (17 0)  (725 224)  (725 224)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (25 0)  (733 224)  (733 224)  routing T_14_14.sp4_v_b_10 <X> T_14_14.lc_trk_g0_2
 (26 0)  (734 224)  (734 224)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 224)  (736 224)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 224)  (738 224)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 224)  (742 224)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 224)  (743 224)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.input_2_0
 (36 0)  (744 224)  (744 224)  LC_0 Logic Functioning bit
 (38 0)  (746 224)  (746 224)  LC_0 Logic Functioning bit
 (40 0)  (748 224)  (748 224)  LC_0 Logic Functioning bit
 (41 0)  (749 224)  (749 224)  LC_0 Logic Functioning bit
 (43 0)  (751 224)  (751 224)  LC_0 Logic Functioning bit
 (15 1)  (723 225)  (723 225)  routing T_14_14.sp4_h_r_8 <X> T_14_14.lc_trk_g0_0
 (16 1)  (724 225)  (724 225)  routing T_14_14.sp4_h_r_8 <X> T_14_14.lc_trk_g0_0
 (17 1)  (725 225)  (725 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (730 225)  (730 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (731 225)  (731 225)  routing T_14_14.sp4_v_b_10 <X> T_14_14.lc_trk_g0_2
 (25 1)  (733 225)  (733 225)  routing T_14_14.sp4_v_b_10 <X> T_14_14.lc_trk_g0_2
 (26 1)  (734 225)  (734 225)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 225)  (736 225)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 225)  (739 225)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 225)  (740 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (743 225)  (743 225)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.input_2_0
 (39 1)  (747 225)  (747 225)  LC_0 Logic Functioning bit
 (40 1)  (748 225)  (748 225)  LC_0 Logic Functioning bit
 (41 1)  (749 225)  (749 225)  LC_0 Logic Functioning bit
 (43 1)  (751 225)  (751 225)  LC_0 Logic Functioning bit
 (53 1)  (761 225)  (761 225)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_5 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (712 226)  (712 226)  routing T_14_14.sp4_h_r_0 <X> T_14_14.sp4_v_t_37
 (14 2)  (722 226)  (722 226)  routing T_14_14.wire_logic_cluster/lc_4/out <X> T_14_14.lc_trk_g0_4
 (15 2)  (723 226)  (723 226)  routing T_14_14.sp12_h_r_5 <X> T_14_14.lc_trk_g0_5
 (17 2)  (725 226)  (725 226)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (726 226)  (726 226)  routing T_14_14.sp12_h_r_5 <X> T_14_14.lc_trk_g0_5
 (25 2)  (733 226)  (733 226)  routing T_14_14.sp4_h_l_11 <X> T_14_14.lc_trk_g0_6
 (26 2)  (734 226)  (734 226)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 226)  (736 226)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 226)  (738 226)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 226)  (739 226)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 226)  (741 226)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 226)  (742 226)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 226)  (744 226)  LC_1 Logic Functioning bit
 (38 2)  (746 226)  (746 226)  LC_1 Logic Functioning bit
 (39 2)  (747 226)  (747 226)  LC_1 Logic Functioning bit
 (40 2)  (748 226)  (748 226)  LC_1 Logic Functioning bit
 (0 3)  (708 227)  (708 227)  routing T_14_14.glb_netwk_5 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (5 3)  (713 227)  (713 227)  routing T_14_14.sp4_h_r_0 <X> T_14_14.sp4_v_t_37
 (11 3)  (719 227)  (719 227)  routing T_14_14.sp4_h_r_2 <X> T_14_14.sp4_h_l_39
 (17 3)  (725 227)  (725 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (726 227)  (726 227)  routing T_14_14.sp12_h_r_5 <X> T_14_14.lc_trk_g0_5
 (22 3)  (730 227)  (730 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (731 227)  (731 227)  routing T_14_14.sp4_h_l_11 <X> T_14_14.lc_trk_g0_6
 (24 3)  (732 227)  (732 227)  routing T_14_14.sp4_h_l_11 <X> T_14_14.lc_trk_g0_6
 (25 3)  (733 227)  (733 227)  routing T_14_14.sp4_h_l_11 <X> T_14_14.lc_trk_g0_6
 (26 3)  (734 227)  (734 227)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 227)  (735 227)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 227)  (737 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 227)  (740 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (742 227)  (742 227)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.input_2_1
 (35 3)  (743 227)  (743 227)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.input_2_1
 (36 3)  (744 227)  (744 227)  LC_1 Logic Functioning bit
 (38 3)  (746 227)  (746 227)  LC_1 Logic Functioning bit
 (39 3)  (747 227)  (747 227)  LC_1 Logic Functioning bit
 (41 3)  (749 227)  (749 227)  LC_1 Logic Functioning bit
 (43 3)  (751 227)  (751 227)  LC_1 Logic Functioning bit
 (0 4)  (708 228)  (708 228)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (1 4)  (709 228)  (709 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (3 4)  (711 228)  (711 228)  routing T_14_14.sp12_v_t_23 <X> T_14_14.sp12_h_r_0
 (6 4)  (714 228)  (714 228)  routing T_14_14.sp4_h_r_10 <X> T_14_14.sp4_v_b_3
 (21 4)  (729 228)  (729 228)  routing T_14_14.wire_logic_cluster/lc_3/out <X> T_14_14.lc_trk_g1_3
 (22 4)  (730 228)  (730 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 228)  (733 228)  routing T_14_14.sp4_h_r_10 <X> T_14_14.lc_trk_g1_2
 (27 4)  (735 228)  (735 228)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 228)  (737 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 228)  (738 228)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 228)  (739 228)  routing T_14_14.lc_trk_g0_5 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (38 4)  (746 228)  (746 228)  LC_2 Logic Functioning bit
 (39 4)  (747 228)  (747 228)  LC_2 Logic Functioning bit
 (40 4)  (748 228)  (748 228)  LC_2 Logic Functioning bit
 (41 4)  (749 228)  (749 228)  LC_2 Logic Functioning bit
 (42 4)  (750 228)  (750 228)  LC_2 Logic Functioning bit
 (43 4)  (751 228)  (751 228)  LC_2 Logic Functioning bit
 (50 4)  (758 228)  (758 228)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (708 229)  (708 229)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (1 5)  (709 229)  (709 229)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (22 5)  (730 229)  (730 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (731 229)  (731 229)  routing T_14_14.sp4_h_r_10 <X> T_14_14.lc_trk_g1_2
 (24 5)  (732 229)  (732 229)  routing T_14_14.sp4_h_r_10 <X> T_14_14.lc_trk_g1_2
 (26 5)  (734 229)  (734 229)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (744 229)  (744 229)  LC_2 Logic Functioning bit
 (38 5)  (746 229)  (746 229)  LC_2 Logic Functioning bit
 (39 5)  (747 229)  (747 229)  LC_2 Logic Functioning bit
 (40 5)  (748 229)  (748 229)  LC_2 Logic Functioning bit
 (41 5)  (749 229)  (749 229)  LC_2 Logic Functioning bit
 (42 5)  (750 229)  (750 229)  LC_2 Logic Functioning bit
 (43 5)  (751 229)  (751 229)  LC_2 Logic Functioning bit
 (5 6)  (713 230)  (713 230)  routing T_14_14.sp4_h_r_0 <X> T_14_14.sp4_h_l_38
 (14 6)  (722 230)  (722 230)  routing T_14_14.sp4_v_t_1 <X> T_14_14.lc_trk_g1_4
 (21 6)  (729 230)  (729 230)  routing T_14_14.sp4_h_l_2 <X> T_14_14.lc_trk_g1_7
 (22 6)  (730 230)  (730 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (731 230)  (731 230)  routing T_14_14.sp4_h_l_2 <X> T_14_14.lc_trk_g1_7
 (24 6)  (732 230)  (732 230)  routing T_14_14.sp4_h_l_2 <X> T_14_14.lc_trk_g1_7
 (25 6)  (733 230)  (733 230)  routing T_14_14.sp4_h_l_11 <X> T_14_14.lc_trk_g1_6
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 230)  (742 230)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (37 6)  (745 230)  (745 230)  LC_3 Logic Functioning bit
 (39 6)  (747 230)  (747 230)  LC_3 Logic Functioning bit
 (43 6)  (751 230)  (751 230)  LC_3 Logic Functioning bit
 (50 6)  (758 230)  (758 230)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (712 231)  (712 231)  routing T_14_14.sp4_h_r_0 <X> T_14_14.sp4_h_l_38
 (9 7)  (717 231)  (717 231)  routing T_14_14.sp4_v_b_8 <X> T_14_14.sp4_v_t_41
 (10 7)  (718 231)  (718 231)  routing T_14_14.sp4_v_b_8 <X> T_14_14.sp4_v_t_41
 (14 7)  (722 231)  (722 231)  routing T_14_14.sp4_v_t_1 <X> T_14_14.lc_trk_g1_4
 (16 7)  (724 231)  (724 231)  routing T_14_14.sp4_v_t_1 <X> T_14_14.lc_trk_g1_4
 (17 7)  (725 231)  (725 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (730 231)  (730 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (731 231)  (731 231)  routing T_14_14.sp4_h_l_11 <X> T_14_14.lc_trk_g1_6
 (24 7)  (732 231)  (732 231)  routing T_14_14.sp4_h_l_11 <X> T_14_14.lc_trk_g1_6
 (25 7)  (733 231)  (733 231)  routing T_14_14.sp4_h_l_11 <X> T_14_14.lc_trk_g1_6
 (31 7)  (739 231)  (739 231)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 231)  (744 231)  LC_3 Logic Functioning bit
 (37 7)  (745 231)  (745 231)  LC_3 Logic Functioning bit
 (39 7)  (747 231)  (747 231)  LC_3 Logic Functioning bit
 (43 7)  (751 231)  (751 231)  LC_3 Logic Functioning bit
 (4 8)  (712 232)  (712 232)  routing T_14_14.sp4_v_t_47 <X> T_14_14.sp4_v_b_6
 (6 8)  (714 232)  (714 232)  routing T_14_14.sp4_v_t_47 <X> T_14_14.sp4_v_b_6
 (9 8)  (717 232)  (717 232)  routing T_14_14.sp4_v_t_42 <X> T_14_14.sp4_h_r_7
 (12 8)  (720 232)  (720 232)  routing T_14_14.sp4_v_t_45 <X> T_14_14.sp4_h_r_8
 (25 8)  (733 232)  (733 232)  routing T_14_14.rgt_op_2 <X> T_14_14.lc_trk_g2_2
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 232)  (739 232)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 232)  (741 232)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 232)  (742 232)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 232)  (744 232)  LC_4 Logic Functioning bit
 (38 8)  (746 232)  (746 232)  LC_4 Logic Functioning bit
 (42 8)  (750 232)  (750 232)  LC_4 Logic Functioning bit
 (43 8)  (751 232)  (751 232)  LC_4 Logic Functioning bit
 (45 8)  (753 232)  (753 232)  LC_4 Logic Functioning bit
 (50 8)  (758 232)  (758 232)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (730 233)  (730 233)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 233)  (732 233)  routing T_14_14.rgt_op_2 <X> T_14_14.lc_trk_g2_2
 (31 9)  (739 233)  (739 233)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 233)  (744 233)  LC_4 Logic Functioning bit
 (38 9)  (746 233)  (746 233)  LC_4 Logic Functioning bit
 (42 9)  (750 233)  (750 233)  LC_4 Logic Functioning bit
 (43 9)  (751 233)  (751 233)  LC_4 Logic Functioning bit
 (45 9)  (753 233)  (753 233)  LC_4 Logic Functioning bit
 (17 10)  (725 234)  (725 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (729 234)  (729 234)  routing T_14_14.wire_logic_cluster/lc_7/out <X> T_14_14.lc_trk_g2_7
 (22 10)  (730 234)  (730 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (733 234)  (733 234)  routing T_14_14.sp4_v_b_38 <X> T_14_14.lc_trk_g2_6
 (29 10)  (737 234)  (737 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 234)  (741 234)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 234)  (744 234)  LC_5 Logic Functioning bit
 (38 10)  (746 234)  (746 234)  LC_5 Logic Functioning bit
 (51 10)  (759 234)  (759 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (722 235)  (722 235)  routing T_14_14.sp4_h_l_17 <X> T_14_14.lc_trk_g2_4
 (15 11)  (723 235)  (723 235)  routing T_14_14.sp4_h_l_17 <X> T_14_14.lc_trk_g2_4
 (16 11)  (724 235)  (724 235)  routing T_14_14.sp4_h_l_17 <X> T_14_14.lc_trk_g2_4
 (17 11)  (725 235)  (725 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (726 235)  (726 235)  routing T_14_14.sp4_r_v_b_37 <X> T_14_14.lc_trk_g2_5
 (22 11)  (730 235)  (730 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (731 235)  (731 235)  routing T_14_14.sp4_v_b_38 <X> T_14_14.lc_trk_g2_6
 (25 11)  (733 235)  (733 235)  routing T_14_14.sp4_v_b_38 <X> T_14_14.lc_trk_g2_6
 (26 11)  (734 235)  (734 235)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 235)  (735 235)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 235)  (736 235)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 235)  (737 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 235)  (739 235)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 235)  (744 235)  LC_5 Logic Functioning bit
 (37 11)  (745 235)  (745 235)  LC_5 Logic Functioning bit
 (38 11)  (746 235)  (746 235)  LC_5 Logic Functioning bit
 (39 11)  (747 235)  (747 235)  LC_5 Logic Functioning bit
 (40 11)  (748 235)  (748 235)  LC_5 Logic Functioning bit
 (42 11)  (750 235)  (750 235)  LC_5 Logic Functioning bit
 (13 12)  (721 236)  (721 236)  routing T_14_14.sp4_h_l_46 <X> T_14_14.sp4_v_b_11
 (22 12)  (730 236)  (730 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (28 12)  (736 236)  (736 236)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 236)  (738 236)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 236)  (739 236)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 236)  (741 236)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 236)  (742 236)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 236)  (744 236)  LC_6 Logic Functioning bit
 (38 12)  (746 236)  (746 236)  LC_6 Logic Functioning bit
 (42 12)  (750 236)  (750 236)  LC_6 Logic Functioning bit
 (43 12)  (751 236)  (751 236)  LC_6 Logic Functioning bit
 (45 12)  (753 236)  (753 236)  LC_6 Logic Functioning bit
 (50 12)  (758 236)  (758 236)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (716 237)  (716 237)  routing T_14_14.sp4_v_t_42 <X> T_14_14.sp4_v_b_10
 (10 13)  (718 237)  (718 237)  routing T_14_14.sp4_v_t_42 <X> T_14_14.sp4_v_b_10
 (12 13)  (720 237)  (720 237)  routing T_14_14.sp4_h_l_46 <X> T_14_14.sp4_v_b_11
 (22 13)  (730 237)  (730 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (731 237)  (731 237)  routing T_14_14.sp4_v_b_42 <X> T_14_14.lc_trk_g3_2
 (24 13)  (732 237)  (732 237)  routing T_14_14.sp4_v_b_42 <X> T_14_14.lc_trk_g3_2
 (30 13)  (738 237)  (738 237)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 237)  (739 237)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 237)  (744 237)  LC_6 Logic Functioning bit
 (38 13)  (746 237)  (746 237)  LC_6 Logic Functioning bit
 (42 13)  (750 237)  (750 237)  LC_6 Logic Functioning bit
 (43 13)  (751 237)  (751 237)  LC_6 Logic Functioning bit
 (45 13)  (753 237)  (753 237)  LC_6 Logic Functioning bit
 (52 13)  (760 237)  (760 237)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (708 238)  (708 238)  routing T_14_14.glb_netwk_4 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 238)  (709 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (713 238)  (713 238)  routing T_14_14.sp4_v_t_44 <X> T_14_14.sp4_h_l_44
 (15 14)  (723 238)  (723 238)  routing T_14_14.sp4_h_l_16 <X> T_14_14.lc_trk_g3_5
 (16 14)  (724 238)  (724 238)  routing T_14_14.sp4_h_l_16 <X> T_14_14.lc_trk_g3_5
 (17 14)  (725 238)  (725 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (733 238)  (733 238)  routing T_14_14.sp4_h_r_38 <X> T_14_14.lc_trk_g3_6
 (26 14)  (734 238)  (734 238)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 238)  (737 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 238)  (738 238)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 238)  (739 238)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 238)  (742 238)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 238)  (744 238)  LC_7 Logic Functioning bit
 (37 14)  (745 238)  (745 238)  LC_7 Logic Functioning bit
 (38 14)  (746 238)  (746 238)  LC_7 Logic Functioning bit
 (39 14)  (747 238)  (747 238)  LC_7 Logic Functioning bit
 (41 14)  (749 238)  (749 238)  LC_7 Logic Functioning bit
 (43 14)  (751 238)  (751 238)  LC_7 Logic Functioning bit
 (45 14)  (753 238)  (753 238)  LC_7 Logic Functioning bit
 (6 15)  (714 239)  (714 239)  routing T_14_14.sp4_v_t_44 <X> T_14_14.sp4_h_l_44
 (18 15)  (726 239)  (726 239)  routing T_14_14.sp4_h_l_16 <X> T_14_14.lc_trk_g3_5
 (22 15)  (730 239)  (730 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (731 239)  (731 239)  routing T_14_14.sp4_h_r_38 <X> T_14_14.lc_trk_g3_6
 (24 15)  (732 239)  (732 239)  routing T_14_14.sp4_h_r_38 <X> T_14_14.lc_trk_g3_6
 (26 15)  (734 239)  (734 239)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 239)  (735 239)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 239)  (736 239)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 239)  (737 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 239)  (739 239)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 239)  (744 239)  LC_7 Logic Functioning bit
 (38 15)  (746 239)  (746 239)  LC_7 Logic Functioning bit
 (45 15)  (753 239)  (753 239)  LC_7 Logic Functioning bit


LogicTile_15_14

 (11 0)  (773 224)  (773 224)  routing T_15_14.sp4_v_t_43 <X> T_15_14.sp4_v_b_2
 (12 0)  (774 224)  (774 224)  routing T_15_14.sp4_h_l_46 <X> T_15_14.sp4_h_r_2
 (13 0)  (775 224)  (775 224)  routing T_15_14.sp4_v_t_43 <X> T_15_14.sp4_v_b_2
 (17 0)  (779 224)  (779 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (783 224)  (783 224)  routing T_15_14.wire_logic_cluster/lc_3/out <X> T_15_14.lc_trk_g0_3
 (22 0)  (784 224)  (784 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (787 224)  (787 224)  routing T_15_14.sp4_h_l_7 <X> T_15_14.lc_trk_g0_2
 (13 1)  (775 225)  (775 225)  routing T_15_14.sp4_h_l_46 <X> T_15_14.sp4_h_r_2
 (22 1)  (784 225)  (784 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (785 225)  (785 225)  routing T_15_14.sp4_h_l_7 <X> T_15_14.lc_trk_g0_2
 (24 1)  (786 225)  (786 225)  routing T_15_14.sp4_h_l_7 <X> T_15_14.lc_trk_g0_2
 (25 1)  (787 225)  (787 225)  routing T_15_14.sp4_h_l_7 <X> T_15_14.lc_trk_g0_2
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_5 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (776 226)  (776 226)  routing T_15_14.wire_logic_cluster/lc_4/out <X> T_15_14.lc_trk_g0_4
 (15 2)  (777 226)  (777 226)  routing T_15_14.sp4_h_r_5 <X> T_15_14.lc_trk_g0_5
 (16 2)  (778 226)  (778 226)  routing T_15_14.sp4_h_r_5 <X> T_15_14.lc_trk_g0_5
 (17 2)  (779 226)  (779 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (783 226)  (783 226)  routing T_15_14.sp4_v_b_15 <X> T_15_14.lc_trk_g0_7
 (22 2)  (784 226)  (784 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (785 226)  (785 226)  routing T_15_14.sp4_v_b_15 <X> T_15_14.lc_trk_g0_7
 (26 2)  (788 226)  (788 226)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 226)  (789 226)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 226)  (790 226)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 226)  (791 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 226)  (792 226)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 226)  (795 226)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 226)  (796 226)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 226)  (797 226)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.input_2_1
 (36 2)  (798 226)  (798 226)  LC_1 Logic Functioning bit
 (38 2)  (800 226)  (800 226)  LC_1 Logic Functioning bit
 (40 2)  (802 226)  (802 226)  LC_1 Logic Functioning bit
 (41 2)  (803 226)  (803 226)  LC_1 Logic Functioning bit
 (43 2)  (805 226)  (805 226)  LC_1 Logic Functioning bit
 (0 3)  (762 227)  (762 227)  routing T_15_14.glb_netwk_5 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (17 3)  (779 227)  (779 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (780 227)  (780 227)  routing T_15_14.sp4_h_r_5 <X> T_15_14.lc_trk_g0_5
 (21 3)  (783 227)  (783 227)  routing T_15_14.sp4_v_b_15 <X> T_15_14.lc_trk_g0_7
 (26 3)  (788 227)  (788 227)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 227)  (790 227)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 227)  (791 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 227)  (792 227)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 227)  (793 227)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 227)  (794 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (795 227)  (795 227)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.input_2_1
 (34 3)  (796 227)  (796 227)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.input_2_1
 (35 3)  (797 227)  (797 227)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.input_2_1
 (39 3)  (801 227)  (801 227)  LC_1 Logic Functioning bit
 (40 3)  (802 227)  (802 227)  LC_1 Logic Functioning bit
 (41 3)  (803 227)  (803 227)  LC_1 Logic Functioning bit
 (43 3)  (805 227)  (805 227)  LC_1 Logic Functioning bit
 (1 4)  (763 228)  (763 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (11 4)  (773 228)  (773 228)  routing T_15_14.sp4_h_r_0 <X> T_15_14.sp4_v_b_5
 (21 4)  (783 228)  (783 228)  routing T_15_14.sp4_h_r_19 <X> T_15_14.lc_trk_g1_3
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (785 228)  (785 228)  routing T_15_14.sp4_h_r_19 <X> T_15_14.lc_trk_g1_3
 (24 4)  (786 228)  (786 228)  routing T_15_14.sp4_h_r_19 <X> T_15_14.lc_trk_g1_3
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 228)  (792 228)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (38 4)  (800 228)  (800 228)  LC_2 Logic Functioning bit
 (39 4)  (801 228)  (801 228)  LC_2 Logic Functioning bit
 (40 4)  (802 228)  (802 228)  LC_2 Logic Functioning bit
 (41 4)  (803 228)  (803 228)  LC_2 Logic Functioning bit
 (42 4)  (804 228)  (804 228)  LC_2 Logic Functioning bit
 (43 4)  (805 228)  (805 228)  LC_2 Logic Functioning bit
 (50 4)  (812 228)  (812 228)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (762 229)  (762 229)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (1 5)  (763 229)  (763 229)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (6 5)  (768 229)  (768 229)  routing T_15_14.sp4_h_l_38 <X> T_15_14.sp4_h_r_3
 (10 5)  (772 229)  (772 229)  routing T_15_14.sp4_h_r_11 <X> T_15_14.sp4_v_b_4
 (11 5)  (773 229)  (773 229)  routing T_15_14.sp4_h_l_40 <X> T_15_14.sp4_h_r_5
 (21 5)  (783 229)  (783 229)  routing T_15_14.sp4_h_r_19 <X> T_15_14.lc_trk_g1_3
 (26 5)  (788 229)  (788 229)  routing T_15_14.lc_trk_g0_2 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 229)  (791 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 229)  (792 229)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 229)  (793 229)  routing T_15_14.lc_trk_g0_3 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 229)  (798 229)  LC_2 Logic Functioning bit
 (38 5)  (800 229)  (800 229)  LC_2 Logic Functioning bit
 (39 5)  (801 229)  (801 229)  LC_2 Logic Functioning bit
 (40 5)  (802 229)  (802 229)  LC_2 Logic Functioning bit
 (41 5)  (803 229)  (803 229)  LC_2 Logic Functioning bit
 (42 5)  (804 229)  (804 229)  LC_2 Logic Functioning bit
 (43 5)  (805 229)  (805 229)  LC_2 Logic Functioning bit
 (14 6)  (776 230)  (776 230)  routing T_15_14.sp12_h_l_3 <X> T_15_14.lc_trk_g1_4
 (25 6)  (787 230)  (787 230)  routing T_15_14.sp4_h_r_14 <X> T_15_14.lc_trk_g1_6
 (28 6)  (790 230)  (790 230)  routing T_15_14.lc_trk_g2_0 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 230)  (793 230)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 230)  (798 230)  LC_3 Logic Functioning bit
 (38 6)  (800 230)  (800 230)  LC_3 Logic Functioning bit
 (40 6)  (802 230)  (802 230)  LC_3 Logic Functioning bit
 (41 6)  (803 230)  (803 230)  LC_3 Logic Functioning bit
 (43 6)  (805 230)  (805 230)  LC_3 Logic Functioning bit
 (10 7)  (772 231)  (772 231)  routing T_15_14.sp4_h_l_46 <X> T_15_14.sp4_v_t_41
 (14 7)  (776 231)  (776 231)  routing T_15_14.sp12_h_l_3 <X> T_15_14.lc_trk_g1_4
 (15 7)  (777 231)  (777 231)  routing T_15_14.sp12_h_l_3 <X> T_15_14.lc_trk_g1_4
 (17 7)  (779 231)  (779 231)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 7)  (784 231)  (784 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (785 231)  (785 231)  routing T_15_14.sp4_h_r_14 <X> T_15_14.lc_trk_g1_6
 (24 7)  (786 231)  (786 231)  routing T_15_14.sp4_h_r_14 <X> T_15_14.lc_trk_g1_6
 (28 7)  (790 231)  (790 231)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 231)  (791 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 231)  (794 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (39 7)  (801 231)  (801 231)  LC_3 Logic Functioning bit
 (40 7)  (802 231)  (802 231)  LC_3 Logic Functioning bit
 (41 7)  (803 231)  (803 231)  LC_3 Logic Functioning bit
 (43 7)  (805 231)  (805 231)  LC_3 Logic Functioning bit
 (6 8)  (768 232)  (768 232)  routing T_15_14.sp4_h_r_1 <X> T_15_14.sp4_v_b_6
 (9 8)  (771 232)  (771 232)  routing T_15_14.sp4_v_t_42 <X> T_15_14.sp4_h_r_7
 (14 8)  (776 232)  (776 232)  routing T_15_14.sp4_h_r_40 <X> T_15_14.lc_trk_g2_0
 (15 8)  (777 232)  (777 232)  routing T_15_14.sp4_h_r_41 <X> T_15_14.lc_trk_g2_1
 (16 8)  (778 232)  (778 232)  routing T_15_14.sp4_h_r_41 <X> T_15_14.lc_trk_g2_1
 (17 8)  (779 232)  (779 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (780 232)  (780 232)  routing T_15_14.sp4_h_r_41 <X> T_15_14.lc_trk_g2_1
 (29 8)  (791 232)  (791 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 232)  (792 232)  routing T_15_14.lc_trk_g0_5 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 232)  (795 232)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 232)  (796 232)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (41 8)  (803 232)  (803 232)  LC_4 Logic Functioning bit
 (43 8)  (805 232)  (805 232)  LC_4 Logic Functioning bit
 (45 8)  (807 232)  (807 232)  LC_4 Logic Functioning bit
 (12 9)  (774 233)  (774 233)  routing T_15_14.sp4_h_r_8 <X> T_15_14.sp4_v_b_8
 (14 9)  (776 233)  (776 233)  routing T_15_14.sp4_h_r_40 <X> T_15_14.lc_trk_g2_0
 (15 9)  (777 233)  (777 233)  routing T_15_14.sp4_h_r_40 <X> T_15_14.lc_trk_g2_0
 (16 9)  (778 233)  (778 233)  routing T_15_14.sp4_h_r_40 <X> T_15_14.lc_trk_g2_0
 (17 9)  (779 233)  (779 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (780 233)  (780 233)  routing T_15_14.sp4_h_r_41 <X> T_15_14.lc_trk_g2_1
 (41 9)  (803 233)  (803 233)  LC_4 Logic Functioning bit
 (43 9)  (805 233)  (805 233)  LC_4 Logic Functioning bit
 (44 9)  (806 233)  (806 233)  LC_4 Logic Functioning bit
 (45 9)  (807 233)  (807 233)  LC_4 Logic Functioning bit
 (51 9)  (813 233)  (813 233)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (3 10)  (765 234)  (765 234)  routing T_15_14.sp12_h_r_1 <X> T_15_14.sp12_h_l_22
 (11 10)  (773 234)  (773 234)  routing T_15_14.sp4_v_b_0 <X> T_15_14.sp4_v_t_45
 (13 10)  (775 234)  (775 234)  routing T_15_14.sp4_v_b_0 <X> T_15_14.sp4_v_t_45
 (22 10)  (784 234)  (784 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (785 234)  (785 234)  routing T_15_14.sp4_h_r_31 <X> T_15_14.lc_trk_g2_7
 (24 10)  (786 234)  (786 234)  routing T_15_14.sp4_h_r_31 <X> T_15_14.lc_trk_g2_7
 (25 10)  (787 234)  (787 234)  routing T_15_14.wire_logic_cluster/lc_6/out <X> T_15_14.lc_trk_g2_6
 (26 10)  (788 234)  (788 234)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 234)  (789 234)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 234)  (790 234)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 234)  (791 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 234)  (792 234)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 234)  (793 234)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 234)  (795 234)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 234)  (797 234)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.input_2_5
 (36 10)  (798 234)  (798 234)  LC_5 Logic Functioning bit
 (38 10)  (800 234)  (800 234)  LC_5 Logic Functioning bit
 (40 10)  (802 234)  (802 234)  LC_5 Logic Functioning bit
 (41 10)  (803 234)  (803 234)  LC_5 Logic Functioning bit
 (43 10)  (805 234)  (805 234)  LC_5 Logic Functioning bit
 (3 11)  (765 235)  (765 235)  routing T_15_14.sp12_h_r_1 <X> T_15_14.sp12_h_l_22
 (21 11)  (783 235)  (783 235)  routing T_15_14.sp4_h_r_31 <X> T_15_14.lc_trk_g2_7
 (22 11)  (784 235)  (784 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (789 235)  (789 235)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 235)  (791 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 235)  (793 235)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 235)  (794 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (796 235)  (796 235)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.input_2_5
 (35 11)  (797 235)  (797 235)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.input_2_5
 (39 11)  (801 235)  (801 235)  LC_5 Logic Functioning bit
 (40 11)  (802 235)  (802 235)  LC_5 Logic Functioning bit
 (41 11)  (803 235)  (803 235)  LC_5 Logic Functioning bit
 (43 11)  (805 235)  (805 235)  LC_5 Logic Functioning bit
 (52 11)  (814 235)  (814 235)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (4 12)  (766 236)  (766 236)  routing T_15_14.sp4_h_l_38 <X> T_15_14.sp4_v_b_9
 (6 12)  (768 236)  (768 236)  routing T_15_14.sp4_h_l_38 <X> T_15_14.sp4_v_b_9
 (10 12)  (772 236)  (772 236)  routing T_15_14.sp4_v_t_40 <X> T_15_14.sp4_h_r_10
 (21 12)  (783 236)  (783 236)  routing T_15_14.sp4_h_r_43 <X> T_15_14.lc_trk_g3_3
 (22 12)  (784 236)  (784 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (785 236)  (785 236)  routing T_15_14.sp4_h_r_43 <X> T_15_14.lc_trk_g3_3
 (24 12)  (786 236)  (786 236)  routing T_15_14.sp4_h_r_43 <X> T_15_14.lc_trk_g3_3
 (27 12)  (789 236)  (789 236)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 236)  (790 236)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 236)  (791 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 236)  (792 236)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 236)  (795 236)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 236)  (796 236)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (41 12)  (803 236)  (803 236)  LC_6 Logic Functioning bit
 (43 12)  (805 236)  (805 236)  LC_6 Logic Functioning bit
 (45 12)  (807 236)  (807 236)  LC_6 Logic Functioning bit
 (52 12)  (814 236)  (814 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (5 13)  (767 237)  (767 237)  routing T_15_14.sp4_h_l_38 <X> T_15_14.sp4_v_b_9
 (8 13)  (770 237)  (770 237)  routing T_15_14.sp4_h_l_41 <X> T_15_14.sp4_v_b_10
 (9 13)  (771 237)  (771 237)  routing T_15_14.sp4_h_l_41 <X> T_15_14.sp4_v_b_10
 (10 13)  (772 237)  (772 237)  routing T_15_14.sp4_h_l_41 <X> T_15_14.sp4_v_b_10
 (15 13)  (777 237)  (777 237)  routing T_15_14.sp4_v_t_29 <X> T_15_14.lc_trk_g3_0
 (16 13)  (778 237)  (778 237)  routing T_15_14.sp4_v_t_29 <X> T_15_14.lc_trk_g3_0
 (17 13)  (779 237)  (779 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (783 237)  (783 237)  routing T_15_14.sp4_h_r_43 <X> T_15_14.lc_trk_g3_3
 (41 13)  (803 237)  (803 237)  LC_6 Logic Functioning bit
 (43 13)  (805 237)  (805 237)  LC_6 Logic Functioning bit
 (44 13)  (806 237)  (806 237)  LC_6 Logic Functioning bit
 (45 13)  (807 237)  (807 237)  LC_6 Logic Functioning bit
 (0 14)  (762 238)  (762 238)  routing T_15_14.glb_netwk_4 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (773 238)  (773 238)  routing T_15_14.sp4_h_r_5 <X> T_15_14.sp4_v_t_46
 (13 14)  (775 238)  (775 238)  routing T_15_14.sp4_h_r_5 <X> T_15_14.sp4_v_t_46
 (14 14)  (776 238)  (776 238)  routing T_15_14.sp4_v_b_36 <X> T_15_14.lc_trk_g3_4
 (16 14)  (778 238)  (778 238)  routing T_15_14.sp4_v_b_37 <X> T_15_14.lc_trk_g3_5
 (17 14)  (779 238)  (779 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (780 238)  (780 238)  routing T_15_14.sp4_v_b_37 <X> T_15_14.lc_trk_g3_5
 (21 14)  (783 238)  (783 238)  routing T_15_14.sp4_h_l_34 <X> T_15_14.lc_trk_g3_7
 (22 14)  (784 238)  (784 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (785 238)  (785 238)  routing T_15_14.sp4_h_l_34 <X> T_15_14.lc_trk_g3_7
 (24 14)  (786 238)  (786 238)  routing T_15_14.sp4_h_l_34 <X> T_15_14.lc_trk_g3_7
 (28 14)  (790 238)  (790 238)  routing T_15_14.lc_trk_g2_0 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 238)  (791 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 238)  (793 238)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 238)  (795 238)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 238)  (797 238)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.input_2_7
 (36 14)  (798 238)  (798 238)  LC_7 Logic Functioning bit
 (38 14)  (800 238)  (800 238)  LC_7 Logic Functioning bit
 (40 14)  (802 238)  (802 238)  LC_7 Logic Functioning bit
 (41 14)  (803 238)  (803 238)  LC_7 Logic Functioning bit
 (43 14)  (805 238)  (805 238)  LC_7 Logic Functioning bit
 (12 15)  (774 239)  (774 239)  routing T_15_14.sp4_h_r_5 <X> T_15_14.sp4_v_t_46
 (14 15)  (776 239)  (776 239)  routing T_15_14.sp4_v_b_36 <X> T_15_14.lc_trk_g3_4
 (16 15)  (778 239)  (778 239)  routing T_15_14.sp4_v_b_36 <X> T_15_14.lc_trk_g3_4
 (17 15)  (779 239)  (779 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (780 239)  (780 239)  routing T_15_14.sp4_v_b_37 <X> T_15_14.lc_trk_g3_5
 (21 15)  (783 239)  (783 239)  routing T_15_14.sp4_h_l_34 <X> T_15_14.lc_trk_g3_7
 (22 15)  (784 239)  (784 239)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (785 239)  (785 239)  routing T_15_14.sp12_v_b_14 <X> T_15_14.lc_trk_g3_6
 (28 15)  (790 239)  (790 239)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 239)  (791 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 239)  (793 239)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 239)  (794 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (796 239)  (796 239)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.input_2_7
 (35 15)  (797 239)  (797 239)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.input_2_7
 (39 15)  (801 239)  (801 239)  LC_7 Logic Functioning bit
 (40 15)  (802 239)  (802 239)  LC_7 Logic Functioning bit
 (41 15)  (803 239)  (803 239)  LC_7 Logic Functioning bit
 (43 15)  (805 239)  (805 239)  LC_7 Logic Functioning bit


LogicTile_16_14

 (11 0)  (827 224)  (827 224)  routing T_16_14.sp4_v_t_43 <X> T_16_14.sp4_v_b_2
 (13 0)  (829 224)  (829 224)  routing T_16_14.sp4_v_t_43 <X> T_16_14.sp4_v_b_2
 (15 0)  (831 224)  (831 224)  routing T_16_14.sp4_h_r_9 <X> T_16_14.lc_trk_g0_1
 (16 0)  (832 224)  (832 224)  routing T_16_14.sp4_h_r_9 <X> T_16_14.lc_trk_g0_1
 (17 0)  (833 224)  (833 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (834 224)  (834 224)  routing T_16_14.sp4_h_r_9 <X> T_16_14.lc_trk_g0_1
 (29 0)  (845 224)  (845 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 224)  (846 224)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 224)  (847 224)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 224)  (848 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 224)  (849 224)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 224)  (850 224)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (41 0)  (857 224)  (857 224)  LC_0 Logic Functioning bit
 (43 0)  (859 224)  (859 224)  LC_0 Logic Functioning bit
 (45 0)  (861 224)  (861 224)  LC_0 Logic Functioning bit
 (47 0)  (863 224)  (863 224)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (868 224)  (868 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (4 1)  (820 225)  (820 225)  routing T_16_14.sp4_h_l_41 <X> T_16_14.sp4_h_r_0
 (6 1)  (822 225)  (822 225)  routing T_16_14.sp4_h_l_41 <X> T_16_14.sp4_h_r_0
 (30 1)  (846 225)  (846 225)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (41 1)  (857 225)  (857 225)  LC_0 Logic Functioning bit
 (43 1)  (859 225)  (859 225)  LC_0 Logic Functioning bit
 (44 1)  (860 225)  (860 225)  LC_0 Logic Functioning bit
 (45 1)  (861 225)  (861 225)  LC_0 Logic Functioning bit
 (1 2)  (817 226)  (817 226)  routing T_16_14.glb_netwk_5 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (821 226)  (821 226)  routing T_16_14.sp4_v_t_43 <X> T_16_14.sp4_h_l_37
 (14 2)  (830 226)  (830 226)  routing T_16_14.sp4_v_b_4 <X> T_16_14.lc_trk_g0_4
 (21 2)  (837 226)  (837 226)  routing T_16_14.sp4_h_l_2 <X> T_16_14.lc_trk_g0_7
 (22 2)  (838 226)  (838 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (839 226)  (839 226)  routing T_16_14.sp4_h_l_2 <X> T_16_14.lc_trk_g0_7
 (24 2)  (840 226)  (840 226)  routing T_16_14.sp4_h_l_2 <X> T_16_14.lc_trk_g0_7
 (26 2)  (842 226)  (842 226)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (31 2)  (847 226)  (847 226)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 226)  (848 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 226)  (850 226)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (853 226)  (853 226)  LC_1 Logic Functioning bit
 (39 2)  (855 226)  (855 226)  LC_1 Logic Functioning bit
 (45 2)  (861 226)  (861 226)  LC_1 Logic Functioning bit
 (0 3)  (816 227)  (816 227)  routing T_16_14.glb_netwk_5 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (4 3)  (820 227)  (820 227)  routing T_16_14.sp4_v_t_43 <X> T_16_14.sp4_h_l_37
 (6 3)  (822 227)  (822 227)  routing T_16_14.sp4_v_t_43 <X> T_16_14.sp4_h_l_37
 (16 3)  (832 227)  (832 227)  routing T_16_14.sp4_v_b_4 <X> T_16_14.lc_trk_g0_4
 (17 3)  (833 227)  (833 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (27 3)  (843 227)  (843 227)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 227)  (844 227)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 227)  (845 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 227)  (852 227)  LC_1 Logic Functioning bit
 (38 3)  (854 227)  (854 227)  LC_1 Logic Functioning bit
 (44 3)  (860 227)  (860 227)  LC_1 Logic Functioning bit
 (45 3)  (861 227)  (861 227)  LC_1 Logic Functioning bit
 (47 3)  (863 227)  (863 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (816 228)  (816 228)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_7/cen
 (1 4)  (817 228)  (817 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (11 4)  (827 228)  (827 228)  routing T_16_14.sp4_v_t_39 <X> T_16_14.sp4_v_b_5
 (28 4)  (844 228)  (844 228)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 228)  (845 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 228)  (846 228)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 228)  (847 228)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 228)  (849 228)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 228)  (850 228)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (41 4)  (857 228)  (857 228)  LC_2 Logic Functioning bit
 (43 4)  (859 228)  (859 228)  LC_2 Logic Functioning bit
 (45 4)  (861 228)  (861 228)  LC_2 Logic Functioning bit
 (47 4)  (863 228)  (863 228)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (1 5)  (817 229)  (817 229)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_7/cen
 (11 5)  (827 229)  (827 229)  routing T_16_14.sp4_h_l_40 <X> T_16_14.sp4_h_r_5
 (12 5)  (828 229)  (828 229)  routing T_16_14.sp4_v_t_39 <X> T_16_14.sp4_v_b_5
 (41 5)  (857 229)  (857 229)  LC_2 Logic Functioning bit
 (43 5)  (859 229)  (859 229)  LC_2 Logic Functioning bit
 (44 5)  (860 229)  (860 229)  LC_2 Logic Functioning bit
 (45 5)  (861 229)  (861 229)  LC_2 Logic Functioning bit
 (48 5)  (864 229)  (864 229)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (16 6)  (832 230)  (832 230)  routing T_16_14.sp4_v_b_13 <X> T_16_14.lc_trk_g1_5
 (17 6)  (833 230)  (833 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (834 230)  (834 230)  routing T_16_14.sp4_v_b_13 <X> T_16_14.lc_trk_g1_5
 (26 6)  (842 230)  (842 230)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (31 6)  (847 230)  (847 230)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 230)  (848 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 230)  (849 230)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 230)  (853 230)  LC_3 Logic Functioning bit
 (39 6)  (855 230)  (855 230)  LC_3 Logic Functioning bit
 (45 6)  (861 230)  (861 230)  LC_3 Logic Functioning bit
 (48 6)  (864 230)  (864 230)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (18 7)  (834 231)  (834 231)  routing T_16_14.sp4_v_b_13 <X> T_16_14.lc_trk_g1_5
 (27 7)  (843 231)  (843 231)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 231)  (844 231)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 231)  (845 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 231)  (847 231)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 231)  (852 231)  LC_3 Logic Functioning bit
 (38 7)  (854 231)  (854 231)  LC_3 Logic Functioning bit
 (44 7)  (860 231)  (860 231)  LC_3 Logic Functioning bit
 (45 7)  (861 231)  (861 231)  LC_3 Logic Functioning bit
 (51 7)  (867 231)  (867 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (8 8)  (824 232)  (824 232)  routing T_16_14.sp4_v_b_1 <X> T_16_14.sp4_h_r_7
 (9 8)  (825 232)  (825 232)  routing T_16_14.sp4_v_b_1 <X> T_16_14.sp4_h_r_7
 (10 8)  (826 232)  (826 232)  routing T_16_14.sp4_v_b_1 <X> T_16_14.sp4_h_r_7
 (12 8)  (828 232)  (828 232)  routing T_16_14.sp4_h_l_40 <X> T_16_14.sp4_h_r_8
 (22 8)  (838 232)  (838 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (29 8)  (845 232)  (845 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 232)  (847 232)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 232)  (848 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 232)  (849 232)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 232)  (850 232)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (41 8)  (857 232)  (857 232)  LC_4 Logic Functioning bit
 (43 8)  (859 232)  (859 232)  LC_4 Logic Functioning bit
 (45 8)  (861 232)  (861 232)  LC_4 Logic Functioning bit
 (53 8)  (869 232)  (869 232)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (4 9)  (820 233)  (820 233)  routing T_16_14.sp4_h_l_47 <X> T_16_14.sp4_h_r_6
 (6 9)  (822 233)  (822 233)  routing T_16_14.sp4_h_l_47 <X> T_16_14.sp4_h_r_6
 (12 9)  (828 233)  (828 233)  routing T_16_14.sp4_h_r_8 <X> T_16_14.sp4_v_b_8
 (13 9)  (829 233)  (829 233)  routing T_16_14.sp4_h_l_40 <X> T_16_14.sp4_h_r_8
 (21 9)  (837 233)  (837 233)  routing T_16_14.sp4_r_v_b_35 <X> T_16_14.lc_trk_g2_3
 (22 9)  (838 233)  (838 233)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (840 233)  (840 233)  routing T_16_14.tnr_op_2 <X> T_16_14.lc_trk_g2_2
 (41 9)  (857 233)  (857 233)  LC_4 Logic Functioning bit
 (43 9)  (859 233)  (859 233)  LC_4 Logic Functioning bit
 (45 9)  (861 233)  (861 233)  LC_4 Logic Functioning bit
 (3 10)  (819 234)  (819 234)  routing T_16_14.sp12_v_t_22 <X> T_16_14.sp12_h_l_22
 (5 10)  (821 234)  (821 234)  routing T_16_14.sp4_h_r_3 <X> T_16_14.sp4_h_l_43
 (12 10)  (828 234)  (828 234)  routing T_16_14.sp4_v_t_45 <X> T_16_14.sp4_h_l_45
 (15 10)  (831 234)  (831 234)  routing T_16_14.sp4_v_t_32 <X> T_16_14.lc_trk_g2_5
 (16 10)  (832 234)  (832 234)  routing T_16_14.sp4_v_t_32 <X> T_16_14.lc_trk_g2_5
 (17 10)  (833 234)  (833 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (842 234)  (842 234)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (31 10)  (847 234)  (847 234)  routing T_16_14.lc_trk_g0_4 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 234)  (848 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (853 234)  (853 234)  LC_5 Logic Functioning bit
 (39 10)  (855 234)  (855 234)  LC_5 Logic Functioning bit
 (45 10)  (861 234)  (861 234)  LC_5 Logic Functioning bit
 (48 10)  (864 234)  (864 234)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (4 11)  (820 235)  (820 235)  routing T_16_14.sp4_h_r_3 <X> T_16_14.sp4_h_l_43
 (11 11)  (827 235)  (827 235)  routing T_16_14.sp4_v_t_45 <X> T_16_14.sp4_h_l_45
 (22 11)  (838 235)  (838 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (843 235)  (843 235)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 235)  (844 235)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 235)  (845 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 235)  (852 235)  LC_5 Logic Functioning bit
 (38 11)  (854 235)  (854 235)  LC_5 Logic Functioning bit
 (45 11)  (861 235)  (861 235)  LC_5 Logic Functioning bit
 (4 12)  (820 236)  (820 236)  routing T_16_14.sp4_v_t_36 <X> T_16_14.sp4_v_b_9
 (6 12)  (822 236)  (822 236)  routing T_16_14.sp4_v_t_36 <X> T_16_14.sp4_v_b_9
 (28 12)  (844 236)  (844 236)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 236)  (845 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 236)  (847 236)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 236)  (848 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 236)  (849 236)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 236)  (850 236)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (41 12)  (857 236)  (857 236)  LC_6 Logic Functioning bit
 (43 12)  (859 236)  (859 236)  LC_6 Logic Functioning bit
 (45 12)  (861 236)  (861 236)  LC_6 Logic Functioning bit
 (8 13)  (824 237)  (824 237)  routing T_16_14.sp4_h_l_41 <X> T_16_14.sp4_v_b_10
 (9 13)  (825 237)  (825 237)  routing T_16_14.sp4_h_l_41 <X> T_16_14.sp4_v_b_10
 (10 13)  (826 237)  (826 237)  routing T_16_14.sp4_h_l_41 <X> T_16_14.sp4_v_b_10
 (11 13)  (827 237)  (827 237)  routing T_16_14.sp4_h_l_38 <X> T_16_14.sp4_h_r_11
 (13 13)  (829 237)  (829 237)  routing T_16_14.sp4_h_l_38 <X> T_16_14.sp4_h_r_11
 (19 13)  (835 237)  (835 237)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (30 13)  (846 237)  (846 237)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (41 13)  (857 237)  (857 237)  LC_6 Logic Functioning bit
 (43 13)  (859 237)  (859 237)  LC_6 Logic Functioning bit
 (44 13)  (860 237)  (860 237)  LC_6 Logic Functioning bit
 (45 13)  (861 237)  (861 237)  LC_6 Logic Functioning bit
 (52 13)  (868 237)  (868 237)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (816 238)  (816 238)  routing T_16_14.glb_netwk_4 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 238)  (817 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (821 238)  (821 238)  routing T_16_14.sp4_v_t_38 <X> T_16_14.sp4_h_l_44
 (22 14)  (838 238)  (838 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (842 238)  (842 238)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (31 14)  (847 238)  (847 238)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 238)  (848 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 238)  (849 238)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 238)  (850 238)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 238)  (853 238)  LC_7 Logic Functioning bit
 (39 14)  (855 238)  (855 238)  LC_7 Logic Functioning bit
 (45 14)  (861 238)  (861 238)  LC_7 Logic Functioning bit
 (51 14)  (867 238)  (867 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (4 15)  (820 239)  (820 239)  routing T_16_14.sp4_v_t_38 <X> T_16_14.sp4_h_l_44
 (6 15)  (822 239)  (822 239)  routing T_16_14.sp4_v_t_38 <X> T_16_14.sp4_h_l_44
 (14 15)  (830 239)  (830 239)  routing T_16_14.sp4_r_v_b_44 <X> T_16_14.lc_trk_g3_4
 (17 15)  (833 239)  (833 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (843 239)  (843 239)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 239)  (844 239)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 239)  (845 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 239)  (847 239)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 239)  (852 239)  LC_7 Logic Functioning bit
 (38 15)  (854 239)  (854 239)  LC_7 Logic Functioning bit
 (45 15)  (861 239)  (861 239)  LC_7 Logic Functioning bit


LogicTile_17_14

 (0 0)  (874 224)  (874 224)  Negative Clock bit

 (4 0)  (878 224)  (878 224)  routing T_17_14.sp4_v_t_41 <X> T_17_14.sp4_v_b_0
 (6 0)  (880 224)  (880 224)  routing T_17_14.sp4_v_t_41 <X> T_17_14.sp4_v_b_0
 (21 0)  (895 224)  (895 224)  routing T_17_14.sp12_h_r_3 <X> T_17_14.lc_trk_g0_3
 (22 0)  (896 224)  (896 224)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (898 224)  (898 224)  routing T_17_14.sp12_h_r_3 <X> T_17_14.lc_trk_g0_3
 (29 0)  (903 224)  (903 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 224)  (905 224)  routing T_17_14.lc_trk_g0_5 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 224)  (906 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 224)  (910 224)  LC_0 Logic Functioning bit
 (40 0)  (914 224)  (914 224)  LC_0 Logic Functioning bit
 (42 0)  (916 224)  (916 224)  LC_0 Logic Functioning bit
 (43 0)  (917 224)  (917 224)  LC_0 Logic Functioning bit
 (8 1)  (882 225)  (882 225)  routing T_17_14.sp4_h_l_36 <X> T_17_14.sp4_v_b_1
 (9 1)  (883 225)  (883 225)  routing T_17_14.sp4_h_l_36 <X> T_17_14.sp4_v_b_1
 (11 1)  (885 225)  (885 225)  routing T_17_14.sp4_h_l_43 <X> T_17_14.sp4_h_r_2
 (13 1)  (887 225)  (887 225)  routing T_17_14.sp4_h_l_43 <X> T_17_14.sp4_h_r_2
 (16 1)  (890 225)  (890 225)  routing T_17_14.sp12_h_r_8 <X> T_17_14.lc_trk_g0_0
 (17 1)  (891 225)  (891 225)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (21 1)  (895 225)  (895 225)  routing T_17_14.sp12_h_r_3 <X> T_17_14.lc_trk_g0_3
 (22 1)  (896 225)  (896 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (897 225)  (897 225)  routing T_17_14.sp4_h_r_2 <X> T_17_14.lc_trk_g0_2
 (24 1)  (898 225)  (898 225)  routing T_17_14.sp4_h_r_2 <X> T_17_14.lc_trk_g0_2
 (25 1)  (899 225)  (899 225)  routing T_17_14.sp4_h_r_2 <X> T_17_14.lc_trk_g0_2
 (29 1)  (903 225)  (903 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 225)  (904 225)  routing T_17_14.lc_trk_g0_3 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 225)  (906 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (907 225)  (907 225)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.input_2_0
 (35 1)  (909 225)  (909 225)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.input_2_0
 (37 1)  (911 225)  (911 225)  LC_0 Logic Functioning bit
 (39 1)  (913 225)  (913 225)  LC_0 Logic Functioning bit
 (40 1)  (914 225)  (914 225)  LC_0 Logic Functioning bit
 (42 1)  (916 225)  (916 225)  LC_0 Logic Functioning bit
 (43 1)  (917 225)  (917 225)  LC_0 Logic Functioning bit
 (52 1)  (926 225)  (926 225)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (1 2)  (875 226)  (875 226)  routing T_17_14.glb_netwk_5 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (888 226)  (888 226)  routing T_17_14.wire_logic_cluster/lc_4/out <X> T_17_14.lc_trk_g0_4
 (15 2)  (889 226)  (889 226)  routing T_17_14.lft_op_5 <X> T_17_14.lc_trk_g0_5
 (17 2)  (891 226)  (891 226)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (892 226)  (892 226)  routing T_17_14.lft_op_5 <X> T_17_14.lc_trk_g0_5
 (22 2)  (896 226)  (896 226)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (898 226)  (898 226)  routing T_17_14.bot_op_7 <X> T_17_14.lc_trk_g0_7
 (26 2)  (900 226)  (900 226)  routing T_17_14.lc_trk_g0_5 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (902 226)  (902 226)  routing T_17_14.lc_trk_g2_0 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 226)  (903 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 226)  (905 226)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 226)  (906 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 226)  (908 226)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 226)  (910 226)  LC_1 Logic Functioning bit
 (37 2)  (911 226)  (911 226)  LC_1 Logic Functioning bit
 (38 2)  (912 226)  (912 226)  LC_1 Logic Functioning bit
 (39 2)  (913 226)  (913 226)  LC_1 Logic Functioning bit
 (40 2)  (914 226)  (914 226)  LC_1 Logic Functioning bit
 (41 2)  (915 226)  (915 226)  LC_1 Logic Functioning bit
 (0 3)  (874 227)  (874 227)  routing T_17_14.glb_netwk_5 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (6 3)  (880 227)  (880 227)  routing T_17_14.sp4_h_r_0 <X> T_17_14.sp4_h_l_37
 (17 3)  (891 227)  (891 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (896 227)  (896 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (898 227)  (898 227)  routing T_17_14.bot_op_6 <X> T_17_14.lc_trk_g0_6
 (29 3)  (903 227)  (903 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (906 227)  (906 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (909 227)  (909 227)  routing T_17_14.lc_trk_g0_3 <X> T_17_14.input_2_1
 (36 3)  (910 227)  (910 227)  LC_1 Logic Functioning bit
 (38 3)  (912 227)  (912 227)  LC_1 Logic Functioning bit
 (41 3)  (915 227)  (915 227)  LC_1 Logic Functioning bit
 (1 4)  (875 228)  (875 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (8 4)  (882 228)  (882 228)  routing T_17_14.sp4_h_l_41 <X> T_17_14.sp4_h_r_4
 (21 4)  (895 228)  (895 228)  routing T_17_14.wire_logic_cluster/lc_3/out <X> T_17_14.lc_trk_g1_3
 (22 4)  (896 228)  (896 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (900 228)  (900 228)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 228)  (901 228)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 228)  (902 228)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 228)  (903 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 228)  (905 228)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 228)  (906 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 228)  (908 228)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (38 4)  (912 228)  (912 228)  LC_2 Logic Functioning bit
 (39 4)  (913 228)  (913 228)  LC_2 Logic Functioning bit
 (40 4)  (914 228)  (914 228)  LC_2 Logic Functioning bit
 (41 4)  (915 228)  (915 228)  LC_2 Logic Functioning bit
 (42 4)  (916 228)  (916 228)  LC_2 Logic Functioning bit
 (43 4)  (917 228)  (917 228)  LC_2 Logic Functioning bit
 (50 4)  (924 228)  (924 228)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (875 229)  (875 229)  routing T_17_14.lc_trk_g0_2 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (28 5)  (902 229)  (902 229)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 229)  (903 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 229)  (904 229)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (910 229)  (910 229)  LC_2 Logic Functioning bit
 (38 5)  (912 229)  (912 229)  LC_2 Logic Functioning bit
 (39 5)  (913 229)  (913 229)  LC_2 Logic Functioning bit
 (40 5)  (914 229)  (914 229)  LC_2 Logic Functioning bit
 (41 5)  (915 229)  (915 229)  LC_2 Logic Functioning bit
 (42 5)  (916 229)  (916 229)  LC_2 Logic Functioning bit
 (43 5)  (917 229)  (917 229)  LC_2 Logic Functioning bit
 (14 6)  (888 230)  (888 230)  routing T_17_14.sp4_h_l_1 <X> T_17_14.lc_trk_g1_4
 (15 6)  (889 230)  (889 230)  routing T_17_14.sp4_h_r_21 <X> T_17_14.lc_trk_g1_5
 (16 6)  (890 230)  (890 230)  routing T_17_14.sp4_h_r_21 <X> T_17_14.lc_trk_g1_5
 (17 6)  (891 230)  (891 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (892 230)  (892 230)  routing T_17_14.sp4_h_r_21 <X> T_17_14.lc_trk_g1_5
 (21 6)  (895 230)  (895 230)  routing T_17_14.sp4_v_b_7 <X> T_17_14.lc_trk_g1_7
 (22 6)  (896 230)  (896 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (897 230)  (897 230)  routing T_17_14.sp4_v_b_7 <X> T_17_14.lc_trk_g1_7
 (26 6)  (900 230)  (900 230)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (32 6)  (906 230)  (906 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 230)  (908 230)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 230)  (910 230)  LC_3 Logic Functioning bit
 (37 6)  (911 230)  (911 230)  LC_3 Logic Functioning bit
 (39 6)  (913 230)  (913 230)  LC_3 Logic Functioning bit
 (43 6)  (917 230)  (917 230)  LC_3 Logic Functioning bit
 (50 6)  (924 230)  (924 230)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (889 231)  (889 231)  routing T_17_14.sp4_h_l_1 <X> T_17_14.lc_trk_g1_4
 (16 7)  (890 231)  (890 231)  routing T_17_14.sp4_h_l_1 <X> T_17_14.lc_trk_g1_4
 (17 7)  (891 231)  (891 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (892 231)  (892 231)  routing T_17_14.sp4_h_r_21 <X> T_17_14.lc_trk_g1_5
 (28 7)  (902 231)  (902 231)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 231)  (903 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 231)  (905 231)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 231)  (910 231)  LC_3 Logic Functioning bit
 (37 7)  (911 231)  (911 231)  LC_3 Logic Functioning bit
 (38 7)  (912 231)  (912 231)  LC_3 Logic Functioning bit
 (42 7)  (916 231)  (916 231)  LC_3 Logic Functioning bit
 (3 8)  (877 232)  (877 232)  routing T_17_14.sp12_h_r_1 <X> T_17_14.sp12_v_b_1
 (8 8)  (882 232)  (882 232)  routing T_17_14.sp4_h_l_42 <X> T_17_14.sp4_h_r_7
 (11 8)  (885 232)  (885 232)  routing T_17_14.sp4_v_t_40 <X> T_17_14.sp4_v_b_8
 (15 8)  (889 232)  (889 232)  routing T_17_14.sp4_h_r_41 <X> T_17_14.lc_trk_g2_1
 (16 8)  (890 232)  (890 232)  routing T_17_14.sp4_h_r_41 <X> T_17_14.lc_trk_g2_1
 (17 8)  (891 232)  (891 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (892 232)  (892 232)  routing T_17_14.sp4_h_r_41 <X> T_17_14.lc_trk_g2_1
 (22 8)  (896 232)  (896 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (897 232)  (897 232)  routing T_17_14.sp4_h_r_27 <X> T_17_14.lc_trk_g2_3
 (24 8)  (898 232)  (898 232)  routing T_17_14.sp4_h_r_27 <X> T_17_14.lc_trk_g2_3
 (28 8)  (902 232)  (902 232)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 232)  (903 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 232)  (906 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 232)  (907 232)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 232)  (910 232)  LC_4 Logic Functioning bit
 (38 8)  (912 232)  (912 232)  LC_4 Logic Functioning bit
 (42 8)  (916 232)  (916 232)  LC_4 Logic Functioning bit
 (43 8)  (917 232)  (917 232)  LC_4 Logic Functioning bit
 (45 8)  (919 232)  (919 232)  LC_4 Logic Functioning bit
 (50 8)  (924 232)  (924 232)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (877 233)  (877 233)  routing T_17_14.sp12_h_r_1 <X> T_17_14.sp12_v_b_1
 (12 9)  (886 233)  (886 233)  routing T_17_14.sp4_v_t_40 <X> T_17_14.sp4_v_b_8
 (15 9)  (889 233)  (889 233)  routing T_17_14.sp4_v_t_29 <X> T_17_14.lc_trk_g2_0
 (16 9)  (890 233)  (890 233)  routing T_17_14.sp4_v_t_29 <X> T_17_14.lc_trk_g2_0
 (17 9)  (891 233)  (891 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (892 233)  (892 233)  routing T_17_14.sp4_h_r_41 <X> T_17_14.lc_trk_g2_1
 (21 9)  (895 233)  (895 233)  routing T_17_14.sp4_h_r_27 <X> T_17_14.lc_trk_g2_3
 (22 9)  (896 233)  (896 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (899 233)  (899 233)  routing T_17_14.sp4_r_v_b_34 <X> T_17_14.lc_trk_g2_2
 (31 9)  (905 233)  (905 233)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 233)  (910 233)  LC_4 Logic Functioning bit
 (38 9)  (912 233)  (912 233)  LC_4 Logic Functioning bit
 (42 9)  (916 233)  (916 233)  LC_4 Logic Functioning bit
 (43 9)  (917 233)  (917 233)  LC_4 Logic Functioning bit
 (45 9)  (919 233)  (919 233)  LC_4 Logic Functioning bit
 (6 10)  (880 234)  (880 234)  routing T_17_14.sp4_h_l_36 <X> T_17_14.sp4_v_t_43
 (12 10)  (886 234)  (886 234)  routing T_17_14.sp4_h_r_5 <X> T_17_14.sp4_h_l_45
 (14 10)  (888 234)  (888 234)  routing T_17_14.sp4_h_r_36 <X> T_17_14.lc_trk_g2_4
 (15 10)  (889 234)  (889 234)  routing T_17_14.sp4_h_r_45 <X> T_17_14.lc_trk_g2_5
 (16 10)  (890 234)  (890 234)  routing T_17_14.sp4_h_r_45 <X> T_17_14.lc_trk_g2_5
 (17 10)  (891 234)  (891 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (892 234)  (892 234)  routing T_17_14.sp4_h_r_45 <X> T_17_14.lc_trk_g2_5
 (25 10)  (899 234)  (899 234)  routing T_17_14.wire_logic_cluster/lc_6/out <X> T_17_14.lc_trk_g2_6
 (29 10)  (903 234)  (903 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 234)  (904 234)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 234)  (905 234)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 234)  (906 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 234)  (910 234)  LC_5 Logic Functioning bit
 (37 10)  (911 234)  (911 234)  LC_5 Logic Functioning bit
 (38 10)  (912 234)  (912 234)  LC_5 Logic Functioning bit
 (39 10)  (913 234)  (913 234)  LC_5 Logic Functioning bit
 (41 10)  (915 234)  (915 234)  LC_5 Logic Functioning bit
 (43 10)  (917 234)  (917 234)  LC_5 Logic Functioning bit
 (45 10)  (919 234)  (919 234)  LC_5 Logic Functioning bit
 (52 10)  (926 234)  (926 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (13 11)  (887 235)  (887 235)  routing T_17_14.sp4_h_r_5 <X> T_17_14.sp4_h_l_45
 (15 11)  (889 235)  (889 235)  routing T_17_14.sp4_h_r_36 <X> T_17_14.lc_trk_g2_4
 (16 11)  (890 235)  (890 235)  routing T_17_14.sp4_h_r_36 <X> T_17_14.lc_trk_g2_4
 (17 11)  (891 235)  (891 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (892 235)  (892 235)  routing T_17_14.sp4_h_r_45 <X> T_17_14.lc_trk_g2_5
 (22 11)  (896 235)  (896 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (900 235)  (900 235)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 235)  (902 235)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 235)  (903 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 235)  (905 235)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 235)  (910 235)  LC_5 Logic Functioning bit
 (38 11)  (912 235)  (912 235)  LC_5 Logic Functioning bit
 (45 11)  (919 235)  (919 235)  LC_5 Logic Functioning bit
 (9 12)  (883 236)  (883 236)  routing T_17_14.sp4_h_l_42 <X> T_17_14.sp4_h_r_10
 (10 12)  (884 236)  (884 236)  routing T_17_14.sp4_h_l_42 <X> T_17_14.sp4_h_r_10
 (26 12)  (900 236)  (900 236)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 236)  (902 236)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 236)  (903 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 236)  (905 236)  routing T_17_14.lc_trk_g0_7 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 236)  (906 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (910 236)  (910 236)  LC_6 Logic Functioning bit
 (37 12)  (911 236)  (911 236)  LC_6 Logic Functioning bit
 (38 12)  (912 236)  (912 236)  LC_6 Logic Functioning bit
 (39 12)  (913 236)  (913 236)  LC_6 Logic Functioning bit
 (41 12)  (915 236)  (915 236)  LC_6 Logic Functioning bit
 (43 12)  (917 236)  (917 236)  LC_6 Logic Functioning bit
 (45 12)  (919 236)  (919 236)  LC_6 Logic Functioning bit
 (6 13)  (880 237)  (880 237)  routing T_17_14.sp4_h_l_44 <X> T_17_14.sp4_h_r_9
 (8 13)  (882 237)  (882 237)  routing T_17_14.sp4_h_l_41 <X> T_17_14.sp4_v_b_10
 (9 13)  (883 237)  (883 237)  routing T_17_14.sp4_h_l_41 <X> T_17_14.sp4_v_b_10
 (10 13)  (884 237)  (884 237)  routing T_17_14.sp4_h_l_41 <X> T_17_14.sp4_v_b_10
 (22 13)  (896 237)  (896 237)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (898 237)  (898 237)  routing T_17_14.tnr_op_2 <X> T_17_14.lc_trk_g3_2
 (26 13)  (900 237)  (900 237)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 237)  (901 237)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 237)  (903 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 237)  (904 237)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 237)  (905 237)  routing T_17_14.lc_trk_g0_7 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (37 13)  (911 237)  (911 237)  LC_6 Logic Functioning bit
 (39 13)  (913 237)  (913 237)  LC_6 Logic Functioning bit
 (45 13)  (919 237)  (919 237)  LC_6 Logic Functioning bit
 (0 14)  (874 238)  (874 238)  routing T_17_14.glb_netwk_4 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (13 14)  (887 238)  (887 238)  routing T_17_14.sp4_v_b_11 <X> T_17_14.sp4_v_t_46
 (17 14)  (891 238)  (891 238)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (892 238)  (892 238)  routing T_17_14.bnl_op_5 <X> T_17_14.lc_trk_g3_5
 (28 14)  (902 238)  (902 238)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 238)  (903 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 238)  (904 238)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 238)  (905 238)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 238)  (906 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 238)  (907 238)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 238)  (908 238)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 238)  (910 238)  LC_7 Logic Functioning bit
 (37 14)  (911 238)  (911 238)  LC_7 Logic Functioning bit
 (38 14)  (912 238)  (912 238)  LC_7 Logic Functioning bit
 (39 14)  (913 238)  (913 238)  LC_7 Logic Functioning bit
 (41 14)  (915 238)  (915 238)  LC_7 Logic Functioning bit
 (43 14)  (917 238)  (917 238)  LC_7 Logic Functioning bit
 (45 14)  (919 238)  (919 238)  LC_7 Logic Functioning bit
 (48 14)  (922 238)  (922 238)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (13 15)  (887 239)  (887 239)  routing T_17_14.sp4_v_b_6 <X> T_17_14.sp4_h_l_46
 (18 15)  (892 239)  (892 239)  routing T_17_14.bnl_op_5 <X> T_17_14.lc_trk_g3_5
 (26 15)  (900 239)  (900 239)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 239)  (902 239)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 239)  (903 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 239)  (904 239)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (910 239)  (910 239)  LC_7 Logic Functioning bit
 (38 15)  (912 239)  (912 239)  LC_7 Logic Functioning bit
 (45 15)  (919 239)  (919 239)  LC_7 Logic Functioning bit


LogicTile_18_14

 (8 0)  (936 224)  (936 224)  routing T_18_14.sp4_v_b_7 <X> T_18_14.sp4_h_r_1
 (9 0)  (937 224)  (937 224)  routing T_18_14.sp4_v_b_7 <X> T_18_14.sp4_h_r_1
 (10 0)  (938 224)  (938 224)  routing T_18_14.sp4_v_b_7 <X> T_18_14.sp4_h_r_1
 (15 0)  (943 224)  (943 224)  routing T_18_14.sp4_h_l_4 <X> T_18_14.lc_trk_g0_1
 (16 0)  (944 224)  (944 224)  routing T_18_14.sp4_h_l_4 <X> T_18_14.lc_trk_g0_1
 (17 0)  (945 224)  (945 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (946 224)  (946 224)  routing T_18_14.sp4_h_l_4 <X> T_18_14.lc_trk_g0_1
 (21 0)  (949 224)  (949 224)  routing T_18_14.wire_logic_cluster/lc_3/out <X> T_18_14.lc_trk_g0_3
 (22 0)  (950 224)  (950 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (953 224)  (953 224)  routing T_18_14.wire_logic_cluster/lc_2/out <X> T_18_14.lc_trk_g0_2
 (27 0)  (955 224)  (955 224)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 224)  (956 224)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 224)  (957 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 224)  (960 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (963 224)  (963 224)  routing T_18_14.lc_trk_g0_6 <X> T_18_14.input_2_0
 (36 0)  (964 224)  (964 224)  LC_0 Logic Functioning bit
 (38 0)  (966 224)  (966 224)  LC_0 Logic Functioning bit
 (40 0)  (968 224)  (968 224)  LC_0 Logic Functioning bit
 (41 0)  (969 224)  (969 224)  LC_0 Logic Functioning bit
 (43 0)  (971 224)  (971 224)  LC_0 Logic Functioning bit
 (16 1)  (944 225)  (944 225)  routing T_18_14.sp12_h_r_8 <X> T_18_14.lc_trk_g0_0
 (17 1)  (945 225)  (945 225)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (18 1)  (946 225)  (946 225)  routing T_18_14.sp4_h_l_4 <X> T_18_14.lc_trk_g0_1
 (22 1)  (950 225)  (950 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (954 225)  (954 225)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 225)  (955 225)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 225)  (957 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 225)  (958 225)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 225)  (959 225)  routing T_18_14.lc_trk_g0_3 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 225)  (960 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (963 225)  (963 225)  routing T_18_14.lc_trk_g0_6 <X> T_18_14.input_2_0
 (39 1)  (967 225)  (967 225)  LC_0 Logic Functioning bit
 (40 1)  (968 225)  (968 225)  LC_0 Logic Functioning bit
 (41 1)  (969 225)  (969 225)  LC_0 Logic Functioning bit
 (43 1)  (971 225)  (971 225)  LC_0 Logic Functioning bit
 (1 2)  (929 226)  (929 226)  routing T_18_14.glb_netwk_5 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (933 226)  (933 226)  routing T_18_14.sp4_v_t_43 <X> T_18_14.sp4_h_l_37
 (12 2)  (940 226)  (940 226)  routing T_18_14.sp4_v_t_45 <X> T_18_14.sp4_h_l_39
 (22 2)  (950 226)  (950 226)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (952 226)  (952 226)  routing T_18_14.top_op_7 <X> T_18_14.lc_trk_g0_7
 (25 2)  (953 226)  (953 226)  routing T_18_14.sp4_h_r_14 <X> T_18_14.lc_trk_g0_6
 (27 2)  (955 226)  (955 226)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 226)  (957 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 226)  (958 226)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 226)  (960 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (966 226)  (966 226)  LC_1 Logic Functioning bit
 (39 2)  (967 226)  (967 226)  LC_1 Logic Functioning bit
 (40 2)  (968 226)  (968 226)  LC_1 Logic Functioning bit
 (41 2)  (969 226)  (969 226)  LC_1 Logic Functioning bit
 (42 2)  (970 226)  (970 226)  LC_1 Logic Functioning bit
 (43 2)  (971 226)  (971 226)  LC_1 Logic Functioning bit
 (47 2)  (975 226)  (975 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (978 226)  (978 226)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (928 227)  (928 227)  routing T_18_14.glb_netwk_5 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (4 3)  (932 227)  (932 227)  routing T_18_14.sp4_v_t_43 <X> T_18_14.sp4_h_l_37
 (6 3)  (934 227)  (934 227)  routing T_18_14.sp4_v_t_43 <X> T_18_14.sp4_h_l_37
 (11 3)  (939 227)  (939 227)  routing T_18_14.sp4_v_t_45 <X> T_18_14.sp4_h_l_39
 (13 3)  (941 227)  (941 227)  routing T_18_14.sp4_v_t_45 <X> T_18_14.sp4_h_l_39
 (15 3)  (943 227)  (943 227)  routing T_18_14.bot_op_4 <X> T_18_14.lc_trk_g0_4
 (17 3)  (945 227)  (945 227)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 3)  (949 227)  (949 227)  routing T_18_14.top_op_7 <X> T_18_14.lc_trk_g0_7
 (22 3)  (950 227)  (950 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (951 227)  (951 227)  routing T_18_14.sp4_h_r_14 <X> T_18_14.lc_trk_g0_6
 (24 3)  (952 227)  (952 227)  routing T_18_14.sp4_h_r_14 <X> T_18_14.lc_trk_g0_6
 (29 3)  (957 227)  (957 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 227)  (959 227)  routing T_18_14.lc_trk_g0_2 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 227)  (964 227)  LC_1 Logic Functioning bit
 (38 3)  (966 227)  (966 227)  LC_1 Logic Functioning bit
 (39 3)  (967 227)  (967 227)  LC_1 Logic Functioning bit
 (40 3)  (968 227)  (968 227)  LC_1 Logic Functioning bit
 (41 3)  (969 227)  (969 227)  LC_1 Logic Functioning bit
 (42 3)  (970 227)  (970 227)  LC_1 Logic Functioning bit
 (43 3)  (971 227)  (971 227)  LC_1 Logic Functioning bit
 (0 4)  (928 228)  (928 228)  routing T_18_14.lc_trk_g2_2 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (933 228)  (933 228)  routing T_18_14.sp4_v_b_9 <X> T_18_14.sp4_h_r_3
 (12 4)  (940 228)  (940 228)  routing T_18_14.sp4_v_b_5 <X> T_18_14.sp4_h_r_5
 (15 4)  (943 228)  (943 228)  routing T_18_14.sp4_h_r_1 <X> T_18_14.lc_trk_g1_1
 (16 4)  (944 228)  (944 228)  routing T_18_14.sp4_h_r_1 <X> T_18_14.lc_trk_g1_1
 (17 4)  (945 228)  (945 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (950 228)  (950 228)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (951 228)  (951 228)  routing T_18_14.sp12_h_r_11 <X> T_18_14.lc_trk_g1_3
 (28 4)  (956 228)  (956 228)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 228)  (957 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 228)  (958 228)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 228)  (959 228)  routing T_18_14.lc_trk_g0_7 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 228)  (960 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (963 228)  (963 228)  routing T_18_14.lc_trk_g0_4 <X> T_18_14.input_2_2
 (36 4)  (964 228)  (964 228)  LC_2 Logic Functioning bit
 (38 4)  (966 228)  (966 228)  LC_2 Logic Functioning bit
 (40 4)  (968 228)  (968 228)  LC_2 Logic Functioning bit
 (41 4)  (969 228)  (969 228)  LC_2 Logic Functioning bit
 (43 4)  (971 228)  (971 228)  LC_2 Logic Functioning bit
 (1 5)  (929 229)  (929 229)  routing T_18_14.lc_trk_g2_2 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (4 5)  (932 229)  (932 229)  routing T_18_14.sp4_v_b_9 <X> T_18_14.sp4_h_r_3
 (6 5)  (934 229)  (934 229)  routing T_18_14.sp4_v_b_9 <X> T_18_14.sp4_h_r_3
 (11 5)  (939 229)  (939 229)  routing T_18_14.sp4_v_b_5 <X> T_18_14.sp4_h_r_5
 (18 5)  (946 229)  (946 229)  routing T_18_14.sp4_h_r_1 <X> T_18_14.lc_trk_g1_1
 (29 5)  (957 229)  (957 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 229)  (958 229)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 229)  (959 229)  routing T_18_14.lc_trk_g0_7 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 229)  (960 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (39 5)  (967 229)  (967 229)  LC_2 Logic Functioning bit
 (40 5)  (968 229)  (968 229)  LC_2 Logic Functioning bit
 (41 5)  (969 229)  (969 229)  LC_2 Logic Functioning bit
 (43 5)  (971 229)  (971 229)  LC_2 Logic Functioning bit
 (5 6)  (933 230)  (933 230)  routing T_18_14.sp4_h_r_0 <X> T_18_14.sp4_h_l_38
 (8 6)  (936 230)  (936 230)  routing T_18_14.sp4_h_r_8 <X> T_18_14.sp4_h_l_41
 (10 6)  (938 230)  (938 230)  routing T_18_14.sp4_h_r_8 <X> T_18_14.sp4_h_l_41
 (15 6)  (943 230)  (943 230)  routing T_18_14.sp4_v_b_21 <X> T_18_14.lc_trk_g1_5
 (16 6)  (944 230)  (944 230)  routing T_18_14.sp4_v_b_21 <X> T_18_14.lc_trk_g1_5
 (17 6)  (945 230)  (945 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (949 230)  (949 230)  routing T_18_14.sp4_h_l_10 <X> T_18_14.lc_trk_g1_7
 (22 6)  (950 230)  (950 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (951 230)  (951 230)  routing T_18_14.sp4_h_l_10 <X> T_18_14.lc_trk_g1_7
 (24 6)  (952 230)  (952 230)  routing T_18_14.sp4_h_l_10 <X> T_18_14.lc_trk_g1_7
 (25 6)  (953 230)  (953 230)  routing T_18_14.sp4_h_r_14 <X> T_18_14.lc_trk_g1_6
 (28 6)  (956 230)  (956 230)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 230)  (957 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 230)  (958 230)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 230)  (959 230)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 230)  (960 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 230)  (961 230)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 230)  (962 230)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (41 6)  (969 230)  (969 230)  LC_3 Logic Functioning bit
 (43 6)  (971 230)  (971 230)  LC_3 Logic Functioning bit
 (45 6)  (973 230)  (973 230)  LC_3 Logic Functioning bit
 (48 6)  (976 230)  (976 230)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (4 7)  (932 231)  (932 231)  routing T_18_14.sp4_h_r_0 <X> T_18_14.sp4_h_l_38
 (15 7)  (943 231)  (943 231)  routing T_18_14.bot_op_4 <X> T_18_14.lc_trk_g1_4
 (17 7)  (945 231)  (945 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (949 231)  (949 231)  routing T_18_14.sp4_h_l_10 <X> T_18_14.lc_trk_g1_7
 (22 7)  (950 231)  (950 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (951 231)  (951 231)  routing T_18_14.sp4_h_r_14 <X> T_18_14.lc_trk_g1_6
 (24 7)  (952 231)  (952 231)  routing T_18_14.sp4_h_r_14 <X> T_18_14.lc_trk_g1_6
 (31 7)  (959 231)  (959 231)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (41 7)  (969 231)  (969 231)  LC_3 Logic Functioning bit
 (43 7)  (971 231)  (971 231)  LC_3 Logic Functioning bit
 (44 7)  (972 231)  (972 231)  LC_3 Logic Functioning bit
 (45 7)  (973 231)  (973 231)  LC_3 Logic Functioning bit
 (5 8)  (933 232)  (933 232)  routing T_18_14.sp4_v_b_0 <X> T_18_14.sp4_h_r_6
 (26 8)  (954 232)  (954 232)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 232)  (955 232)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 232)  (956 232)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 232)  (957 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 232)  (958 232)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 232)  (959 232)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 232)  (960 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 232)  (962 232)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 232)  (963 232)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.input_2_4
 (36 8)  (964 232)  (964 232)  LC_4 Logic Functioning bit
 (40 8)  (968 232)  (968 232)  LC_4 Logic Functioning bit
 (42 8)  (970 232)  (970 232)  LC_4 Logic Functioning bit
 (43 8)  (971 232)  (971 232)  LC_4 Logic Functioning bit
 (4 9)  (932 233)  (932 233)  routing T_18_14.sp4_v_b_0 <X> T_18_14.sp4_h_r_6
 (6 9)  (934 233)  (934 233)  routing T_18_14.sp4_v_b_0 <X> T_18_14.sp4_h_r_6
 (8 9)  (936 233)  (936 233)  routing T_18_14.sp4_h_l_42 <X> T_18_14.sp4_v_b_7
 (9 9)  (937 233)  (937 233)  routing T_18_14.sp4_h_l_42 <X> T_18_14.sp4_v_b_7
 (14 9)  (942 233)  (942 233)  routing T_18_14.sp4_h_r_24 <X> T_18_14.lc_trk_g2_0
 (15 9)  (943 233)  (943 233)  routing T_18_14.sp4_h_r_24 <X> T_18_14.lc_trk_g2_0
 (16 9)  (944 233)  (944 233)  routing T_18_14.sp4_h_r_24 <X> T_18_14.lc_trk_g2_0
 (17 9)  (945 233)  (945 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (950 233)  (950 233)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (952 233)  (952 233)  routing T_18_14.tnl_op_2 <X> T_18_14.lc_trk_g2_2
 (25 9)  (953 233)  (953 233)  routing T_18_14.tnl_op_2 <X> T_18_14.lc_trk_g2_2
 (27 9)  (955 233)  (955 233)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 233)  (957 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 233)  (958 233)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (960 233)  (960 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (962 233)  (962 233)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.input_2_4
 (35 9)  (963 233)  (963 233)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.input_2_4
 (36 9)  (964 233)  (964 233)  LC_4 Logic Functioning bit
 (38 9)  (966 233)  (966 233)  LC_4 Logic Functioning bit
 (41 9)  (969 233)  (969 233)  LC_4 Logic Functioning bit
 (42 9)  (970 233)  (970 233)  LC_4 Logic Functioning bit
 (43 9)  (971 233)  (971 233)  LC_4 Logic Functioning bit
 (5 10)  (933 234)  (933 234)  routing T_18_14.sp4_v_t_37 <X> T_18_14.sp4_h_l_43
 (14 10)  (942 234)  (942 234)  routing T_18_14.sp4_v_t_17 <X> T_18_14.lc_trk_g2_4
 (21 10)  (949 234)  (949 234)  routing T_18_14.sp4_h_l_34 <X> T_18_14.lc_trk_g2_7
 (22 10)  (950 234)  (950 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (951 234)  (951 234)  routing T_18_14.sp4_h_l_34 <X> T_18_14.lc_trk_g2_7
 (24 10)  (952 234)  (952 234)  routing T_18_14.sp4_h_l_34 <X> T_18_14.lc_trk_g2_7
 (25 10)  (953 234)  (953 234)  routing T_18_14.wire_logic_cluster/lc_6/out <X> T_18_14.lc_trk_g2_6
 (26 10)  (954 234)  (954 234)  routing T_18_14.lc_trk_g0_7 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 234)  (955 234)  routing T_18_14.lc_trk_g1_1 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 234)  (957 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 234)  (959 234)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 234)  (960 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 234)  (961 234)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (38 10)  (966 234)  (966 234)  LC_5 Logic Functioning bit
 (39 10)  (967 234)  (967 234)  LC_5 Logic Functioning bit
 (40 10)  (968 234)  (968 234)  LC_5 Logic Functioning bit
 (41 10)  (969 234)  (969 234)  LC_5 Logic Functioning bit
 (42 10)  (970 234)  (970 234)  LC_5 Logic Functioning bit
 (43 10)  (971 234)  (971 234)  LC_5 Logic Functioning bit
 (50 10)  (978 234)  (978 234)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (932 235)  (932 235)  routing T_18_14.sp4_v_t_37 <X> T_18_14.sp4_h_l_43
 (6 11)  (934 235)  (934 235)  routing T_18_14.sp4_v_t_37 <X> T_18_14.sp4_h_l_43
 (16 11)  (944 235)  (944 235)  routing T_18_14.sp4_v_t_17 <X> T_18_14.lc_trk_g2_4
 (17 11)  (945 235)  (945 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (21 11)  (949 235)  (949 235)  routing T_18_14.sp4_h_l_34 <X> T_18_14.lc_trk_g2_7
 (22 11)  (950 235)  (950 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (954 235)  (954 235)  routing T_18_14.lc_trk_g0_7 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 235)  (957 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 235)  (959 235)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (37 11)  (965 235)  (965 235)  LC_5 Logic Functioning bit
 (38 11)  (966 235)  (966 235)  LC_5 Logic Functioning bit
 (39 11)  (967 235)  (967 235)  LC_5 Logic Functioning bit
 (40 11)  (968 235)  (968 235)  LC_5 Logic Functioning bit
 (41 11)  (969 235)  (969 235)  LC_5 Logic Functioning bit
 (42 11)  (970 235)  (970 235)  LC_5 Logic Functioning bit
 (43 11)  (971 235)  (971 235)  LC_5 Logic Functioning bit
 (9 12)  (937 236)  (937 236)  routing T_18_14.sp4_h_l_42 <X> T_18_14.sp4_h_r_10
 (10 12)  (938 236)  (938 236)  routing T_18_14.sp4_h_l_42 <X> T_18_14.sp4_h_r_10
 (12 12)  (940 236)  (940 236)  routing T_18_14.sp4_h_l_45 <X> T_18_14.sp4_h_r_11
 (25 12)  (953 236)  (953 236)  routing T_18_14.sp4_v_t_23 <X> T_18_14.lc_trk_g3_2
 (26 12)  (954 236)  (954 236)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 236)  (955 236)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 236)  (957 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 236)  (958 236)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 236)  (960 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (964 236)  (964 236)  LC_6 Logic Functioning bit
 (37 12)  (965 236)  (965 236)  LC_6 Logic Functioning bit
 (40 12)  (968 236)  (968 236)  LC_6 Logic Functioning bit
 (41 12)  (969 236)  (969 236)  LC_6 Logic Functioning bit
 (42 12)  (970 236)  (970 236)  LC_6 Logic Functioning bit
 (43 12)  (971 236)  (971 236)  LC_6 Logic Functioning bit
 (8 13)  (936 237)  (936 237)  routing T_18_14.sp4_v_t_42 <X> T_18_14.sp4_v_b_10
 (10 13)  (938 237)  (938 237)  routing T_18_14.sp4_v_t_42 <X> T_18_14.sp4_v_b_10
 (13 13)  (941 237)  (941 237)  routing T_18_14.sp4_h_l_45 <X> T_18_14.sp4_h_r_11
 (22 13)  (950 237)  (950 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (951 237)  (951 237)  routing T_18_14.sp4_v_t_23 <X> T_18_14.lc_trk_g3_2
 (25 13)  (953 237)  (953 237)  routing T_18_14.sp4_v_t_23 <X> T_18_14.lc_trk_g3_2
 (27 13)  (955 237)  (955 237)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 237)  (956 237)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 237)  (957 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 237)  (958 237)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 237)  (959 237)  routing T_18_14.lc_trk_g0_3 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 237)  (960 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (961 237)  (961 237)  routing T_18_14.lc_trk_g2_0 <X> T_18_14.input_2_6
 (37 13)  (965 237)  (965 237)  LC_6 Logic Functioning bit
 (40 13)  (968 237)  (968 237)  LC_6 Logic Functioning bit
 (42 13)  (970 237)  (970 237)  LC_6 Logic Functioning bit
 (0 14)  (928 238)  (928 238)  routing T_18_14.glb_netwk_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (943 238)  (943 238)  routing T_18_14.sp4_h_l_16 <X> T_18_14.lc_trk_g3_5
 (16 14)  (944 238)  (944 238)  routing T_18_14.sp4_h_l_16 <X> T_18_14.lc_trk_g3_5
 (17 14)  (945 238)  (945 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (950 238)  (950 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (18 15)  (946 239)  (946 239)  routing T_18_14.sp4_h_l_16 <X> T_18_14.lc_trk_g3_5
 (21 15)  (949 239)  (949 239)  routing T_18_14.sp4_r_v_b_47 <X> T_18_14.lc_trk_g3_7
 (22 15)  (950 239)  (950 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (951 239)  (951 239)  routing T_18_14.sp4_h_r_30 <X> T_18_14.lc_trk_g3_6
 (24 15)  (952 239)  (952 239)  routing T_18_14.sp4_h_r_30 <X> T_18_14.lc_trk_g3_6
 (25 15)  (953 239)  (953 239)  routing T_18_14.sp4_h_r_30 <X> T_18_14.lc_trk_g3_6


LogicTile_19_14

 (12 0)  (994 224)  (994 224)  routing T_19_14.sp4_v_b_2 <X> T_19_14.sp4_h_r_2
 (17 0)  (999 224)  (999 224)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (1000 224)  (1000 224)  routing T_19_14.bnr_op_1 <X> T_19_14.lc_trk_g0_1
 (25 0)  (1007 224)  (1007 224)  routing T_19_14.bnr_op_2 <X> T_19_14.lc_trk_g0_2
 (26 0)  (1008 224)  (1008 224)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (1010 224)  (1010 224)  routing T_19_14.lc_trk_g2_3 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 224)  (1011 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 224)  (1013 224)  routing T_19_14.lc_trk_g0_5 <X> T_19_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 224)  (1014 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 224)  (1017 224)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.input_2_0
 (36 0)  (1018 224)  (1018 224)  LC_0 Logic Functioning bit
 (38 0)  (1020 224)  (1020 224)  LC_0 Logic Functioning bit
 (40 0)  (1022 224)  (1022 224)  LC_0 Logic Functioning bit
 (41 0)  (1023 224)  (1023 224)  LC_0 Logic Functioning bit
 (43 0)  (1025 224)  (1025 224)  LC_0 Logic Functioning bit
 (8 1)  (990 225)  (990 225)  routing T_19_14.sp4_h_r_1 <X> T_19_14.sp4_v_b_1
 (11 1)  (993 225)  (993 225)  routing T_19_14.sp4_v_b_2 <X> T_19_14.sp4_h_r_2
 (18 1)  (1000 225)  (1000 225)  routing T_19_14.bnr_op_1 <X> T_19_14.lc_trk_g0_1
 (22 1)  (1004 225)  (1004 225)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (1007 225)  (1007 225)  routing T_19_14.bnr_op_2 <X> T_19_14.lc_trk_g0_2
 (26 1)  (1008 225)  (1008 225)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 225)  (1009 225)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 225)  (1010 225)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 225)  (1011 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 225)  (1012 225)  routing T_19_14.lc_trk_g2_3 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 225)  (1014 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1015 225)  (1015 225)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.input_2_0
 (34 1)  (1016 225)  (1016 225)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.input_2_0
 (38 1)  (1020 225)  (1020 225)  LC_0 Logic Functioning bit
 (40 1)  (1022 225)  (1022 225)  LC_0 Logic Functioning bit
 (41 1)  (1023 225)  (1023 225)  LC_0 Logic Functioning bit
 (42 1)  (1024 225)  (1024 225)  LC_0 Logic Functioning bit
 (47 1)  (1029 225)  (1029 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (983 226)  (983 226)  routing T_19_14.glb_netwk_5 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (986 226)  (986 226)  routing T_19_14.sp4_v_b_0 <X> T_19_14.sp4_v_t_37
 (17 2)  (999 226)  (999 226)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (1000 226)  (1000 226)  routing T_19_14.bnr_op_5 <X> T_19_14.lc_trk_g0_5
 (27 2)  (1009 226)  (1009 226)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 226)  (1010 226)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 226)  (1011 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 226)  (1012 226)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 226)  (1013 226)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 226)  (1014 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 226)  (1015 226)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 226)  (1018 226)  LC_1 Logic Functioning bit
 (38 2)  (1020 226)  (1020 226)  LC_1 Logic Functioning bit
 (40 2)  (1022 226)  (1022 226)  LC_1 Logic Functioning bit
 (41 2)  (1023 226)  (1023 226)  LC_1 Logic Functioning bit
 (43 2)  (1025 226)  (1025 226)  LC_1 Logic Functioning bit
 (47 2)  (1029 226)  (1029 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (982 227)  (982 227)  routing T_19_14.glb_netwk_5 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (6 3)  (988 227)  (988 227)  routing T_19_14.sp4_h_r_0 <X> T_19_14.sp4_h_l_37
 (18 3)  (1000 227)  (1000 227)  routing T_19_14.bnr_op_5 <X> T_19_14.lc_trk_g0_5
 (26 3)  (1008 227)  (1008 227)  routing T_19_14.lc_trk_g2_3 <X> T_19_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 227)  (1010 227)  routing T_19_14.lc_trk_g2_3 <X> T_19_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 227)  (1011 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 227)  (1012 227)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 227)  (1013 227)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 227)  (1014 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (38 3)  (1020 227)  (1020 227)  LC_1 Logic Functioning bit
 (40 3)  (1022 227)  (1022 227)  LC_1 Logic Functioning bit
 (41 3)  (1023 227)  (1023 227)  LC_1 Logic Functioning bit
 (42 3)  (1024 227)  (1024 227)  LC_1 Logic Functioning bit
 (1 4)  (983 228)  (983 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (2 4)  (984 228)  (984 228)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (12 4)  (994 228)  (994 228)  routing T_19_14.sp4_v_b_5 <X> T_19_14.sp4_h_r_5
 (22 4)  (1004 228)  (1004 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1005 228)  (1005 228)  routing T_19_14.sp4_v_b_19 <X> T_19_14.lc_trk_g1_3
 (24 4)  (1006 228)  (1006 228)  routing T_19_14.sp4_v_b_19 <X> T_19_14.lc_trk_g1_3
 (25 4)  (1007 228)  (1007 228)  routing T_19_14.sp4_h_r_10 <X> T_19_14.lc_trk_g1_2
 (26 4)  (1008 228)  (1008 228)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (1010 228)  (1010 228)  routing T_19_14.lc_trk_g2_3 <X> T_19_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 228)  (1011 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 228)  (1013 228)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 228)  (1014 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 228)  (1015 228)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 228)  (1017 228)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.input_2_2
 (36 4)  (1018 228)  (1018 228)  LC_2 Logic Functioning bit
 (38 4)  (1020 228)  (1020 228)  LC_2 Logic Functioning bit
 (40 4)  (1022 228)  (1022 228)  LC_2 Logic Functioning bit
 (41 4)  (1023 228)  (1023 228)  LC_2 Logic Functioning bit
 (43 4)  (1025 228)  (1025 228)  LC_2 Logic Functioning bit
 (0 5)  (982 229)  (982 229)  routing T_19_14.lc_trk_g1_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (1 5)  (983 229)  (983 229)  routing T_19_14.lc_trk_g1_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (6 5)  (988 229)  (988 229)  routing T_19_14.sp4_h_l_38 <X> T_19_14.sp4_h_r_3
 (8 5)  (990 229)  (990 229)  routing T_19_14.sp4_h_l_47 <X> T_19_14.sp4_v_b_4
 (9 5)  (991 229)  (991 229)  routing T_19_14.sp4_h_l_47 <X> T_19_14.sp4_v_b_4
 (10 5)  (992 229)  (992 229)  routing T_19_14.sp4_h_l_47 <X> T_19_14.sp4_v_b_4
 (11 5)  (993 229)  (993 229)  routing T_19_14.sp4_v_b_5 <X> T_19_14.sp4_h_r_5
 (22 5)  (1004 229)  (1004 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1005 229)  (1005 229)  routing T_19_14.sp4_h_r_10 <X> T_19_14.lc_trk_g1_2
 (24 5)  (1006 229)  (1006 229)  routing T_19_14.sp4_h_r_10 <X> T_19_14.lc_trk_g1_2
 (26 5)  (1008 229)  (1008 229)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 229)  (1009 229)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 229)  (1010 229)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 229)  (1011 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 229)  (1012 229)  routing T_19_14.lc_trk_g2_3 <X> T_19_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 229)  (1013 229)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 229)  (1014 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (1016 229)  (1016 229)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.input_2_2
 (35 5)  (1017 229)  (1017 229)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.input_2_2
 (39 5)  (1021 229)  (1021 229)  LC_2 Logic Functioning bit
 (40 5)  (1022 229)  (1022 229)  LC_2 Logic Functioning bit
 (41 5)  (1023 229)  (1023 229)  LC_2 Logic Functioning bit
 (43 5)  (1025 229)  (1025 229)  LC_2 Logic Functioning bit
 (47 5)  (1029 229)  (1029 229)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (6 6)  (988 230)  (988 230)  routing T_19_14.sp4_h_l_47 <X> T_19_14.sp4_v_t_38
 (14 6)  (996 230)  (996 230)  routing T_19_14.sp4_v_t_1 <X> T_19_14.lc_trk_g1_4
 (15 6)  (997 230)  (997 230)  routing T_19_14.sp4_v_b_21 <X> T_19_14.lc_trk_g1_5
 (16 6)  (998 230)  (998 230)  routing T_19_14.sp4_v_b_21 <X> T_19_14.lc_trk_g1_5
 (17 6)  (999 230)  (999 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (1003 230)  (1003 230)  routing T_19_14.bnr_op_7 <X> T_19_14.lc_trk_g1_7
 (22 6)  (1004 230)  (1004 230)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (27 6)  (1009 230)  (1009 230)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 230)  (1010 230)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 230)  (1011 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 230)  (1012 230)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 230)  (1014 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 230)  (1017 230)  routing T_19_14.lc_trk_g1_4 <X> T_19_14.input_2_3
 (36 6)  (1018 230)  (1018 230)  LC_3 Logic Functioning bit
 (38 6)  (1020 230)  (1020 230)  LC_3 Logic Functioning bit
 (40 6)  (1022 230)  (1022 230)  LC_3 Logic Functioning bit
 (41 6)  (1023 230)  (1023 230)  LC_3 Logic Functioning bit
 (43 6)  (1025 230)  (1025 230)  LC_3 Logic Functioning bit
 (47 6)  (1029 230)  (1029 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (996 231)  (996 231)  routing T_19_14.sp4_v_t_1 <X> T_19_14.lc_trk_g1_4
 (16 7)  (998 231)  (998 231)  routing T_19_14.sp4_v_t_1 <X> T_19_14.lc_trk_g1_4
 (17 7)  (999 231)  (999 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (1003 231)  (1003 231)  routing T_19_14.bnr_op_7 <X> T_19_14.lc_trk_g1_7
 (26 7)  (1008 231)  (1008 231)  routing T_19_14.lc_trk_g2_3 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 231)  (1010 231)  routing T_19_14.lc_trk_g2_3 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 231)  (1011 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 231)  (1012 231)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 231)  (1013 231)  routing T_19_14.lc_trk_g0_2 <X> T_19_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 231)  (1014 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (1016 231)  (1016 231)  routing T_19_14.lc_trk_g1_4 <X> T_19_14.input_2_3
 (39 7)  (1021 231)  (1021 231)  LC_3 Logic Functioning bit
 (40 7)  (1022 231)  (1022 231)  LC_3 Logic Functioning bit
 (41 7)  (1023 231)  (1023 231)  LC_3 Logic Functioning bit
 (43 7)  (1025 231)  (1025 231)  LC_3 Logic Functioning bit
 (11 8)  (993 232)  (993 232)  routing T_19_14.sp4_v_t_40 <X> T_19_14.sp4_v_b_8
 (14 8)  (996 232)  (996 232)  routing T_19_14.bnl_op_0 <X> T_19_14.lc_trk_g2_0
 (21 8)  (1003 232)  (1003 232)  routing T_19_14.sp4_h_r_43 <X> T_19_14.lc_trk_g2_3
 (22 8)  (1004 232)  (1004 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1005 232)  (1005 232)  routing T_19_14.sp4_h_r_43 <X> T_19_14.lc_trk_g2_3
 (24 8)  (1006 232)  (1006 232)  routing T_19_14.sp4_h_r_43 <X> T_19_14.lc_trk_g2_3
 (26 8)  (1008 232)  (1008 232)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_4/in_0
 (28 8)  (1010 232)  (1010 232)  routing T_19_14.lc_trk_g2_3 <X> T_19_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 232)  (1011 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 232)  (1014 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 232)  (1016 232)  routing T_19_14.lc_trk_g1_2 <X> T_19_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 232)  (1018 232)  LC_4 Logic Functioning bit
 (38 8)  (1020 232)  (1020 232)  LC_4 Logic Functioning bit
 (40 8)  (1022 232)  (1022 232)  LC_4 Logic Functioning bit
 (41 8)  (1023 232)  (1023 232)  LC_4 Logic Functioning bit
 (43 8)  (1025 232)  (1025 232)  LC_4 Logic Functioning bit
 (8 9)  (990 233)  (990 233)  routing T_19_14.sp4_h_l_42 <X> T_19_14.sp4_v_b_7
 (9 9)  (991 233)  (991 233)  routing T_19_14.sp4_h_l_42 <X> T_19_14.sp4_v_b_7
 (12 9)  (994 233)  (994 233)  routing T_19_14.sp4_v_t_40 <X> T_19_14.sp4_v_b_8
 (14 9)  (996 233)  (996 233)  routing T_19_14.bnl_op_0 <X> T_19_14.lc_trk_g2_0
 (17 9)  (999 233)  (999 233)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (1003 233)  (1003 233)  routing T_19_14.sp4_h_r_43 <X> T_19_14.lc_trk_g2_3
 (26 9)  (1008 233)  (1008 233)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 233)  (1009 233)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 233)  (1010 233)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 233)  (1011 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 233)  (1012 233)  routing T_19_14.lc_trk_g2_3 <X> T_19_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 233)  (1013 233)  routing T_19_14.lc_trk_g1_2 <X> T_19_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 233)  (1014 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (1015 233)  (1015 233)  routing T_19_14.lc_trk_g2_0 <X> T_19_14.input_2_4
 (39 9)  (1021 233)  (1021 233)  LC_4 Logic Functioning bit
 (40 9)  (1022 233)  (1022 233)  LC_4 Logic Functioning bit
 (41 9)  (1023 233)  (1023 233)  LC_4 Logic Functioning bit
 (43 9)  (1025 233)  (1025 233)  LC_4 Logic Functioning bit
 (13 10)  (995 234)  (995 234)  routing T_19_14.sp4_h_r_8 <X> T_19_14.sp4_v_t_45
 (14 10)  (996 234)  (996 234)  routing T_19_14.sp4_v_b_36 <X> T_19_14.lc_trk_g2_4
 (21 10)  (1003 234)  (1003 234)  routing T_19_14.wire_logic_cluster/lc_7/out <X> T_19_14.lc_trk_g2_7
 (22 10)  (1004 234)  (1004 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1007 234)  (1007 234)  routing T_19_14.wire_logic_cluster/lc_6/out <X> T_19_14.lc_trk_g2_6
 (28 10)  (1010 234)  (1010 234)  routing T_19_14.lc_trk_g2_4 <X> T_19_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 234)  (1011 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 234)  (1012 234)  routing T_19_14.lc_trk_g2_4 <X> T_19_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 234)  (1014 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 234)  (1015 234)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 234)  (1016 234)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 234)  (1019 234)  LC_5 Logic Functioning bit
 (39 10)  (1021 234)  (1021 234)  LC_5 Logic Functioning bit
 (45 10)  (1027 234)  (1027 234)  LC_5 Logic Functioning bit
 (51 10)  (1033 234)  (1033 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (10 11)  (992 235)  (992 235)  routing T_19_14.sp4_h_l_39 <X> T_19_14.sp4_v_t_42
 (11 11)  (993 235)  (993 235)  routing T_19_14.sp4_h_r_8 <X> T_19_14.sp4_h_l_45
 (12 11)  (994 235)  (994 235)  routing T_19_14.sp4_h_r_8 <X> T_19_14.sp4_v_t_45
 (14 11)  (996 235)  (996 235)  routing T_19_14.sp4_v_b_36 <X> T_19_14.lc_trk_g2_4
 (16 11)  (998 235)  (998 235)  routing T_19_14.sp4_v_b_36 <X> T_19_14.lc_trk_g2_4
 (17 11)  (999 235)  (999 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (1004 235)  (1004 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (37 11)  (1019 235)  (1019 235)  LC_5 Logic Functioning bit
 (39 11)  (1021 235)  (1021 235)  LC_5 Logic Functioning bit
 (44 11)  (1026 235)  (1026 235)  LC_5 Logic Functioning bit
 (45 11)  (1027 235)  (1027 235)  LC_5 Logic Functioning bit
 (15 12)  (997 236)  (997 236)  routing T_19_14.sp4_v_t_28 <X> T_19_14.lc_trk_g3_1
 (16 12)  (998 236)  (998 236)  routing T_19_14.sp4_v_t_28 <X> T_19_14.lc_trk_g3_1
 (17 12)  (999 236)  (999 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (26 12)  (1008 236)  (1008 236)  routing T_19_14.lc_trk_g2_4 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (32 12)  (1014 236)  (1014 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 236)  (1015 236)  routing T_19_14.lc_trk_g3_2 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 236)  (1016 236)  routing T_19_14.lc_trk_g3_2 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (37 12)  (1019 236)  (1019 236)  LC_6 Logic Functioning bit
 (39 12)  (1021 236)  (1021 236)  LC_6 Logic Functioning bit
 (45 12)  (1027 236)  (1027 236)  LC_6 Logic Functioning bit
 (5 13)  (987 237)  (987 237)  routing T_19_14.sp4_h_r_9 <X> T_19_14.sp4_v_b_9
 (22 13)  (1004 237)  (1004 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (1010 237)  (1010 237)  routing T_19_14.lc_trk_g2_4 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 237)  (1011 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 237)  (1013 237)  routing T_19_14.lc_trk_g3_2 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 237)  (1018 237)  LC_6 Logic Functioning bit
 (38 13)  (1020 237)  (1020 237)  LC_6 Logic Functioning bit
 (44 13)  (1026 237)  (1026 237)  LC_6 Logic Functioning bit
 (45 13)  (1027 237)  (1027 237)  LC_6 Logic Functioning bit
 (51 13)  (1033 237)  (1033 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (982 238)  (982 238)  routing T_19_14.glb_netwk_4 <X> T_19_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 238)  (983 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (999 238)  (999 238)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1000 238)  (1000 238)  routing T_19_14.wire_logic_cluster/lc_5/out <X> T_19_14.lc_trk_g3_5
 (22 14)  (1004 238)  (1004 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1005 238)  (1005 238)  routing T_19_14.sp4_h_r_31 <X> T_19_14.lc_trk_g3_7
 (24 14)  (1006 238)  (1006 238)  routing T_19_14.sp4_h_r_31 <X> T_19_14.lc_trk_g3_7
 (28 14)  (1010 238)  (1010 238)  routing T_19_14.lc_trk_g2_4 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 238)  (1011 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 238)  (1012 238)  routing T_19_14.lc_trk_g2_4 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 238)  (1013 238)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 238)  (1014 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 238)  (1016 238)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 238)  (1019 238)  LC_7 Logic Functioning bit
 (39 14)  (1021 238)  (1021 238)  LC_7 Logic Functioning bit
 (45 14)  (1027 238)  (1027 238)  LC_7 Logic Functioning bit
 (8 15)  (990 239)  (990 239)  routing T_19_14.sp4_h_r_10 <X> T_19_14.sp4_v_t_47
 (9 15)  (991 239)  (991 239)  routing T_19_14.sp4_h_r_10 <X> T_19_14.sp4_v_t_47
 (11 15)  (993 239)  (993 239)  routing T_19_14.sp4_h_r_11 <X> T_19_14.sp4_h_l_46
 (21 15)  (1003 239)  (1003 239)  routing T_19_14.sp4_h_r_31 <X> T_19_14.lc_trk_g3_7
 (37 15)  (1019 239)  (1019 239)  LC_7 Logic Functioning bit
 (39 15)  (1021 239)  (1021 239)  LC_7 Logic Functioning bit
 (45 15)  (1027 239)  (1027 239)  LC_7 Logic Functioning bit
 (52 15)  (1034 239)  (1034 239)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_20_14

 (6 0)  (1042 224)  (1042 224)  routing T_20_14.sp4_v_t_44 <X> T_20_14.sp4_v_b_0
 (8 0)  (1044 224)  (1044 224)  routing T_20_14.sp4_v_b_7 <X> T_20_14.sp4_h_r_1
 (9 0)  (1045 224)  (1045 224)  routing T_20_14.sp4_v_b_7 <X> T_20_14.sp4_h_r_1
 (10 0)  (1046 224)  (1046 224)  routing T_20_14.sp4_v_b_7 <X> T_20_14.sp4_h_r_1
 (26 0)  (1062 224)  (1062 224)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (31 0)  (1067 224)  (1067 224)  routing T_20_14.lc_trk_g1_6 <X> T_20_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 224)  (1068 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 224)  (1070 224)  routing T_20_14.lc_trk_g1_6 <X> T_20_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (1073 224)  (1073 224)  LC_0 Logic Functioning bit
 (39 0)  (1075 224)  (1075 224)  LC_0 Logic Functioning bit
 (45 0)  (1081 224)  (1081 224)  LC_0 Logic Functioning bit
 (47 0)  (1083 224)  (1083 224)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (5 1)  (1041 225)  (1041 225)  routing T_20_14.sp4_v_t_44 <X> T_20_14.sp4_v_b_0
 (6 1)  (1042 225)  (1042 225)  routing T_20_14.sp4_h_l_37 <X> T_20_14.sp4_h_r_0
 (9 1)  (1045 225)  (1045 225)  routing T_20_14.sp4_v_t_40 <X> T_20_14.sp4_v_b_1
 (10 1)  (1046 225)  (1046 225)  routing T_20_14.sp4_v_t_40 <X> T_20_14.sp4_v_b_1
 (26 1)  (1062 225)  (1062 225)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 225)  (1064 225)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 225)  (1065 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 225)  (1067 225)  routing T_20_14.lc_trk_g1_6 <X> T_20_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (1072 225)  (1072 225)  LC_0 Logic Functioning bit
 (38 1)  (1074 225)  (1074 225)  LC_0 Logic Functioning bit
 (45 1)  (1081 225)  (1081 225)  LC_0 Logic Functioning bit
 (1 2)  (1037 226)  (1037 226)  routing T_20_14.glb_netwk_5 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (17 2)  (1053 226)  (1053 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (1062 226)  (1062 226)  routing T_20_14.lc_trk_g0_5 <X> T_20_14.wire_logic_cluster/lc_1/in_0
 (31 2)  (1067 226)  (1067 226)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 226)  (1068 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 226)  (1069 226)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (41 2)  (1077 226)  (1077 226)  LC_1 Logic Functioning bit
 (43 2)  (1079 226)  (1079 226)  LC_1 Logic Functioning bit
 (45 2)  (1081 226)  (1081 226)  LC_1 Logic Functioning bit
 (48 2)  (1084 226)  (1084 226)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (1036 227)  (1036 227)  routing T_20_14.glb_netwk_5 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (5 3)  (1041 227)  (1041 227)  routing T_20_14.sp4_h_l_37 <X> T_20_14.sp4_v_t_37
 (18 3)  (1054 227)  (1054 227)  routing T_20_14.sp4_r_v_b_29 <X> T_20_14.lc_trk_g0_5
 (29 3)  (1065 227)  (1065 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 227)  (1067 227)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (40 3)  (1076 227)  (1076 227)  LC_1 Logic Functioning bit
 (42 3)  (1078 227)  (1078 227)  LC_1 Logic Functioning bit
 (45 3)  (1081 227)  (1081 227)  LC_1 Logic Functioning bit
 (1 4)  (1037 228)  (1037 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (2 4)  (1038 228)  (1038 228)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (13 4)  (1049 228)  (1049 228)  routing T_20_14.sp4_h_l_40 <X> T_20_14.sp4_v_b_5
 (17 4)  (1053 228)  (1053 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (26 4)  (1062 228)  (1062 228)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (31 4)  (1067 228)  (1067 228)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 228)  (1068 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 228)  (1069 228)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 228)  (1070 228)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 228)  (1073 228)  LC_2 Logic Functioning bit
 (39 4)  (1075 228)  (1075 228)  LC_2 Logic Functioning bit
 (45 4)  (1081 228)  (1081 228)  LC_2 Logic Functioning bit
 (46 4)  (1082 228)  (1082 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (4 5)  (1040 229)  (1040 229)  routing T_20_14.sp4_h_l_42 <X> T_20_14.sp4_h_r_3
 (6 5)  (1042 229)  (1042 229)  routing T_20_14.sp4_h_l_42 <X> T_20_14.sp4_h_r_3
 (9 5)  (1045 229)  (1045 229)  routing T_20_14.sp4_v_t_41 <X> T_20_14.sp4_v_b_4
 (11 5)  (1047 229)  (1047 229)  routing T_20_14.sp4_h_l_40 <X> T_20_14.sp4_h_r_5
 (12 5)  (1048 229)  (1048 229)  routing T_20_14.sp4_h_l_40 <X> T_20_14.sp4_v_b_5
 (26 5)  (1062 229)  (1062 229)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 229)  (1064 229)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 229)  (1065 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 229)  (1067 229)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 229)  (1072 229)  LC_2 Logic Functioning bit
 (38 5)  (1074 229)  (1074 229)  LC_2 Logic Functioning bit
 (45 5)  (1081 229)  (1081 229)  LC_2 Logic Functioning bit
 (5 6)  (1041 230)  (1041 230)  routing T_20_14.sp4_v_b_3 <X> T_20_14.sp4_h_l_38
 (15 6)  (1051 230)  (1051 230)  routing T_20_14.sp4_v_b_21 <X> T_20_14.lc_trk_g1_5
 (16 6)  (1052 230)  (1052 230)  routing T_20_14.sp4_v_b_21 <X> T_20_14.lc_trk_g1_5
 (17 6)  (1053 230)  (1053 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (27 6)  (1063 230)  (1063 230)  routing T_20_14.lc_trk_g1_5 <X> T_20_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 230)  (1065 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 230)  (1066 230)  routing T_20_14.lc_trk_g1_5 <X> T_20_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 230)  (1067 230)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 230)  (1068 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 230)  (1069 230)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_3/in_3
 (41 6)  (1077 230)  (1077 230)  LC_3 Logic Functioning bit
 (43 6)  (1079 230)  (1079 230)  LC_3 Logic Functioning bit
 (45 6)  (1081 230)  (1081 230)  LC_3 Logic Functioning bit
 (46 6)  (1082 230)  (1082 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (10 7)  (1046 231)  (1046 231)  routing T_20_14.sp4_h_l_46 <X> T_20_14.sp4_v_t_41
 (19 7)  (1055 231)  (1055 231)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (22 7)  (1058 231)  (1058 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1059 231)  (1059 231)  routing T_20_14.sp4_v_b_22 <X> T_20_14.lc_trk_g1_6
 (24 7)  (1060 231)  (1060 231)  routing T_20_14.sp4_v_b_22 <X> T_20_14.lc_trk_g1_6
 (31 7)  (1067 231)  (1067 231)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_3/in_3
 (41 7)  (1077 231)  (1077 231)  LC_3 Logic Functioning bit
 (43 7)  (1079 231)  (1079 231)  LC_3 Logic Functioning bit
 (44 7)  (1080 231)  (1080 231)  LC_3 Logic Functioning bit
 (45 7)  (1081 231)  (1081 231)  LC_3 Logic Functioning bit
 (47 7)  (1083 231)  (1083 231)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (4 8)  (1040 232)  (1040 232)  routing T_20_14.sp4_h_l_37 <X> T_20_14.sp4_v_b_6
 (6 8)  (1042 232)  (1042 232)  routing T_20_14.sp4_h_l_37 <X> T_20_14.sp4_v_b_6
 (10 8)  (1046 232)  (1046 232)  routing T_20_14.sp4_v_t_39 <X> T_20_14.sp4_h_r_7
 (14 8)  (1050 232)  (1050 232)  routing T_20_14.sp12_v_b_0 <X> T_20_14.lc_trk_g2_0
 (22 8)  (1058 232)  (1058 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1059 232)  (1059 232)  routing T_20_14.sp4_h_r_27 <X> T_20_14.lc_trk_g2_3
 (24 8)  (1060 232)  (1060 232)  routing T_20_14.sp4_h_r_27 <X> T_20_14.lc_trk_g2_3
 (26 8)  (1062 232)  (1062 232)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (31 8)  (1067 232)  (1067 232)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 232)  (1068 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 232)  (1069 232)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (37 8)  (1073 232)  (1073 232)  LC_4 Logic Functioning bit
 (39 8)  (1075 232)  (1075 232)  LC_4 Logic Functioning bit
 (45 8)  (1081 232)  (1081 232)  LC_4 Logic Functioning bit
 (46 8)  (1082 232)  (1082 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (3 9)  (1039 233)  (1039 233)  routing T_20_14.sp12_h_l_22 <X> T_20_14.sp12_v_b_1
 (5 9)  (1041 233)  (1041 233)  routing T_20_14.sp4_h_l_37 <X> T_20_14.sp4_v_b_6
 (14 9)  (1050 233)  (1050 233)  routing T_20_14.sp12_v_b_0 <X> T_20_14.lc_trk_g2_0
 (15 9)  (1051 233)  (1051 233)  routing T_20_14.sp12_v_b_0 <X> T_20_14.lc_trk_g2_0
 (17 9)  (1053 233)  (1053 233)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (21 9)  (1057 233)  (1057 233)  routing T_20_14.sp4_h_r_27 <X> T_20_14.lc_trk_g2_3
 (26 9)  (1062 233)  (1062 233)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 233)  (1064 233)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 233)  (1065 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (1072 233)  (1072 233)  LC_4 Logic Functioning bit
 (38 9)  (1074 233)  (1074 233)  LC_4 Logic Functioning bit
 (45 9)  (1081 233)  (1081 233)  LC_4 Logic Functioning bit
 (48 9)  (1084 233)  (1084 233)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (13 10)  (1049 234)  (1049 234)  routing T_20_14.sp4_h_r_8 <X> T_20_14.sp4_v_t_45
 (17 10)  (1053 234)  (1053 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (27 10)  (1063 234)  (1063 234)  routing T_20_14.lc_trk_g1_1 <X> T_20_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 234)  (1065 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 234)  (1067 234)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 234)  (1068 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 234)  (1069 234)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_5/in_3
 (41 10)  (1077 234)  (1077 234)  LC_5 Logic Functioning bit
 (43 10)  (1079 234)  (1079 234)  LC_5 Logic Functioning bit
 (45 10)  (1081 234)  (1081 234)  LC_5 Logic Functioning bit
 (47 10)  (1083 234)  (1083 234)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (1087 234)  (1087 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (1041 235)  (1041 235)  routing T_20_14.sp4_h_l_43 <X> T_20_14.sp4_v_t_43
 (12 11)  (1048 235)  (1048 235)  routing T_20_14.sp4_h_r_8 <X> T_20_14.sp4_v_t_45
 (22 11)  (1058 235)  (1058 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1061 235)  (1061 235)  routing T_20_14.sp4_r_v_b_38 <X> T_20_14.lc_trk_g2_6
 (31 11)  (1067 235)  (1067 235)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_5/in_3
 (41 11)  (1077 235)  (1077 235)  LC_5 Logic Functioning bit
 (43 11)  (1079 235)  (1079 235)  LC_5 Logic Functioning bit
 (44 11)  (1080 235)  (1080 235)  LC_5 Logic Functioning bit
 (45 11)  (1081 235)  (1081 235)  LC_5 Logic Functioning bit
 (13 12)  (1049 236)  (1049 236)  routing T_20_14.sp4_h_l_46 <X> T_20_14.sp4_v_b_11
 (26 12)  (1062 236)  (1062 236)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_6/in_0
 (32 12)  (1068 236)  (1068 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 236)  (1069 236)  routing T_20_14.lc_trk_g2_3 <X> T_20_14.wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 236)  (1073 236)  LC_6 Logic Functioning bit
 (39 12)  (1075 236)  (1075 236)  LC_6 Logic Functioning bit
 (45 12)  (1081 236)  (1081 236)  LC_6 Logic Functioning bit
 (8 13)  (1044 237)  (1044 237)  routing T_20_14.sp4_v_t_42 <X> T_20_14.sp4_v_b_10
 (10 13)  (1046 237)  (1046 237)  routing T_20_14.sp4_v_t_42 <X> T_20_14.sp4_v_b_10
 (12 13)  (1048 237)  (1048 237)  routing T_20_14.sp4_h_l_46 <X> T_20_14.sp4_v_b_11
 (26 13)  (1062 237)  (1062 237)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 237)  (1064 237)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 237)  (1065 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 237)  (1067 237)  routing T_20_14.lc_trk_g2_3 <X> T_20_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 237)  (1072 237)  LC_6 Logic Functioning bit
 (38 13)  (1074 237)  (1074 237)  LC_6 Logic Functioning bit
 (45 13)  (1081 237)  (1081 237)  LC_6 Logic Functioning bit
 (46 13)  (1082 237)  (1082 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (1084 237)  (1084 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (1036 238)  (1036 238)  routing T_20_14.glb_netwk_4 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 238)  (1037 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (28 14)  (1064 238)  (1064 238)  routing T_20_14.lc_trk_g2_0 <X> T_20_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 238)  (1065 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 238)  (1067 238)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 238)  (1068 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 238)  (1069 238)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_7/in_3
 (41 14)  (1077 238)  (1077 238)  LC_7 Logic Functioning bit
 (43 14)  (1079 238)  (1079 238)  LC_7 Logic Functioning bit
 (45 14)  (1081 238)  (1081 238)  LC_7 Logic Functioning bit
 (47 14)  (1083 238)  (1083 238)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (4 15)  (1040 239)  (1040 239)  routing T_20_14.sp4_h_r_1 <X> T_20_14.sp4_h_l_44
 (6 15)  (1042 239)  (1042 239)  routing T_20_14.sp4_h_r_1 <X> T_20_14.sp4_h_l_44
 (22 15)  (1058 239)  (1058 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1059 239)  (1059 239)  routing T_20_14.sp4_h_r_30 <X> T_20_14.lc_trk_g3_6
 (24 15)  (1060 239)  (1060 239)  routing T_20_14.sp4_h_r_30 <X> T_20_14.lc_trk_g3_6
 (25 15)  (1061 239)  (1061 239)  routing T_20_14.sp4_h_r_30 <X> T_20_14.lc_trk_g3_6
 (31 15)  (1067 239)  (1067 239)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_7/in_3
 (41 15)  (1077 239)  (1077 239)  LC_7 Logic Functioning bit
 (43 15)  (1079 239)  (1079 239)  LC_7 Logic Functioning bit
 (45 15)  (1081 239)  (1081 239)  LC_7 Logic Functioning bit
 (48 15)  (1084 239)  (1084 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_21_14

 (5 0)  (1095 224)  (1095 224)  routing T_21_14.sp4_h_l_44 <X> T_21_14.sp4_h_r_0
 (11 0)  (1101 224)  (1101 224)  routing T_21_14.sp4_h_r_9 <X> T_21_14.sp4_v_b_2
 (22 0)  (1112 224)  (1112 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (29 0)  (1119 224)  (1119 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 224)  (1120 224)  routing T_21_14.lc_trk_g0_5 <X> T_21_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 224)  (1121 224)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 224)  (1122 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 224)  (1123 224)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 224)  (1124 224)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_0/in_3
 (41 0)  (1131 224)  (1131 224)  LC_0 Logic Functioning bit
 (43 0)  (1133 224)  (1133 224)  LC_0 Logic Functioning bit
 (45 0)  (1135 224)  (1135 224)  LC_0 Logic Functioning bit
 (4 1)  (1094 225)  (1094 225)  routing T_21_14.sp4_h_l_44 <X> T_21_14.sp4_h_r_0
 (11 1)  (1101 225)  (1101 225)  routing T_21_14.sp4_h_l_39 <X> T_21_14.sp4_h_r_2
 (21 1)  (1111 225)  (1111 225)  routing T_21_14.sp4_r_v_b_32 <X> T_21_14.lc_trk_g0_3
 (31 1)  (1121 225)  (1121 225)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_0/in_3
 (41 1)  (1131 225)  (1131 225)  LC_0 Logic Functioning bit
 (43 1)  (1133 225)  (1133 225)  LC_0 Logic Functioning bit
 (44 1)  (1134 225)  (1134 225)  LC_0 Logic Functioning bit
 (45 1)  (1135 225)  (1135 225)  LC_0 Logic Functioning bit
 (47 1)  (1137 225)  (1137 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (1091 226)  (1091 226)  routing T_21_14.glb_netwk_5 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 226)  (1092 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (1095 226)  (1095 226)  routing T_21_14.sp4_v_b_0 <X> T_21_14.sp4_h_l_37
 (15 2)  (1105 226)  (1105 226)  routing T_21_14.sp4_h_r_21 <X> T_21_14.lc_trk_g0_5
 (16 2)  (1106 226)  (1106 226)  routing T_21_14.sp4_h_r_21 <X> T_21_14.lc_trk_g0_5
 (17 2)  (1107 226)  (1107 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1108 226)  (1108 226)  routing T_21_14.sp4_h_r_21 <X> T_21_14.lc_trk_g0_5
 (26 2)  (1116 226)  (1116 226)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_1/in_0
 (31 2)  (1121 226)  (1121 226)  routing T_21_14.lc_trk_g3_5 <X> T_21_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 226)  (1122 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 226)  (1123 226)  routing T_21_14.lc_trk_g3_5 <X> T_21_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 226)  (1124 226)  routing T_21_14.lc_trk_g3_5 <X> T_21_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (1127 226)  (1127 226)  LC_1 Logic Functioning bit
 (39 2)  (1129 226)  (1129 226)  LC_1 Logic Functioning bit
 (45 2)  (1135 226)  (1135 226)  LC_1 Logic Functioning bit
 (0 3)  (1090 227)  (1090 227)  routing T_21_14.glb_netwk_5 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (12 3)  (1102 227)  (1102 227)  routing T_21_14.sp4_h_l_39 <X> T_21_14.sp4_v_t_39
 (18 3)  (1108 227)  (1108 227)  routing T_21_14.sp4_h_r_21 <X> T_21_14.lc_trk_g0_5
 (26 3)  (1116 227)  (1116 227)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (1117 227)  (1117 227)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 227)  (1118 227)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 227)  (1119 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (1126 227)  (1126 227)  LC_1 Logic Functioning bit
 (38 3)  (1128 227)  (1128 227)  LC_1 Logic Functioning bit
 (44 3)  (1134 227)  (1134 227)  LC_1 Logic Functioning bit
 (45 3)  (1135 227)  (1135 227)  LC_1 Logic Functioning bit
 (47 3)  (1137 227)  (1137 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (1141 227)  (1141 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (1090 228)  (1090 228)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 228)  (1091 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (1094 228)  (1094 228)  routing T_21_14.sp4_h_l_44 <X> T_21_14.sp4_v_b_3
 (6 4)  (1096 228)  (1096 228)  routing T_21_14.sp4_h_l_44 <X> T_21_14.sp4_v_b_3
 (29 4)  (1119 228)  (1119 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 228)  (1121 228)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 228)  (1122 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 228)  (1123 228)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 228)  (1124 228)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_2/in_3
 (41 4)  (1131 228)  (1131 228)  LC_2 Logic Functioning bit
 (43 4)  (1133 228)  (1133 228)  LC_2 Logic Functioning bit
 (45 4)  (1135 228)  (1135 228)  LC_2 Logic Functioning bit
 (0 5)  (1090 229)  (1090 229)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 229)  (1091 229)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.wire_logic_cluster/lc_7/cen
 (5 5)  (1095 229)  (1095 229)  routing T_21_14.sp4_h_l_44 <X> T_21_14.sp4_v_b_3
 (30 5)  (1120 229)  (1120 229)  routing T_21_14.lc_trk_g0_3 <X> T_21_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 229)  (1121 229)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_2/in_3
 (41 5)  (1131 229)  (1131 229)  LC_2 Logic Functioning bit
 (43 5)  (1133 229)  (1133 229)  LC_2 Logic Functioning bit
 (45 5)  (1135 229)  (1135 229)  LC_2 Logic Functioning bit
 (48 5)  (1138 229)  (1138 229)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (11 6)  (1101 230)  (1101 230)  routing T_21_14.sp4_h_r_11 <X> T_21_14.sp4_v_t_40
 (12 6)  (1102 230)  (1102 230)  routing T_21_14.sp4_v_t_46 <X> T_21_14.sp4_h_l_40
 (13 6)  (1103 230)  (1103 230)  routing T_21_14.sp4_h_r_11 <X> T_21_14.sp4_v_t_40
 (26 6)  (1116 230)  (1116 230)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_3/in_0
 (35 6)  (1125 230)  (1125 230)  routing T_21_14.lc_trk_g2_5 <X> T_21_14.input_2_3
 (37 6)  (1127 230)  (1127 230)  LC_3 Logic Functioning bit
 (42 6)  (1132 230)  (1132 230)  LC_3 Logic Functioning bit
 (45 6)  (1135 230)  (1135 230)  LC_3 Logic Functioning bit
 (48 6)  (1138 230)  (1138 230)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (11 7)  (1101 231)  (1101 231)  routing T_21_14.sp4_v_t_46 <X> T_21_14.sp4_h_l_40
 (12 7)  (1102 231)  (1102 231)  routing T_21_14.sp4_h_r_11 <X> T_21_14.sp4_v_t_40
 (13 7)  (1103 231)  (1103 231)  routing T_21_14.sp4_v_t_46 <X> T_21_14.sp4_h_l_40
 (26 7)  (1116 231)  (1116 231)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (1117 231)  (1117 231)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 231)  (1118 231)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 231)  (1119 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (1122 231)  (1122 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1123 231)  (1123 231)  routing T_21_14.lc_trk_g2_5 <X> T_21_14.input_2_3
 (36 7)  (1126 231)  (1126 231)  LC_3 Logic Functioning bit
 (43 7)  (1133 231)  (1133 231)  LC_3 Logic Functioning bit
 (45 7)  (1135 231)  (1135 231)  LC_3 Logic Functioning bit
 (8 8)  (1098 232)  (1098 232)  routing T_21_14.sp4_h_l_46 <X> T_21_14.sp4_h_r_7
 (10 8)  (1100 232)  (1100 232)  routing T_21_14.sp4_h_l_46 <X> T_21_14.sp4_h_r_7
 (26 8)  (1116 232)  (1116 232)  routing T_21_14.lc_trk_g2_4 <X> T_21_14.wire_logic_cluster/lc_4/in_0
 (31 8)  (1121 232)  (1121 232)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 232)  (1122 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 232)  (1123 232)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 232)  (1124 232)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_4/in_3
 (41 8)  (1131 232)  (1131 232)  LC_4 Logic Functioning bit
 (43 8)  (1133 232)  (1133 232)  LC_4 Logic Functioning bit
 (45 8)  (1135 232)  (1135 232)  LC_4 Logic Functioning bit
 (46 8)  (1136 232)  (1136 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (1141 232)  (1141 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (3 9)  (1093 233)  (1093 233)  routing T_21_14.sp12_h_l_22 <X> T_21_14.sp12_v_b_1
 (8 9)  (1098 233)  (1098 233)  routing T_21_14.sp4_h_l_42 <X> T_21_14.sp4_v_b_7
 (9 9)  (1099 233)  (1099 233)  routing T_21_14.sp4_h_l_42 <X> T_21_14.sp4_v_b_7
 (28 9)  (1118 233)  (1118 233)  routing T_21_14.lc_trk_g2_4 <X> T_21_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 233)  (1119 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 233)  (1121 233)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_4/in_3
 (40 9)  (1130 233)  (1130 233)  LC_4 Logic Functioning bit
 (42 9)  (1132 233)  (1132 233)  LC_4 Logic Functioning bit
 (44 9)  (1134 233)  (1134 233)  LC_4 Logic Functioning bit
 (45 9)  (1135 233)  (1135 233)  LC_4 Logic Functioning bit
 (51 9)  (1141 233)  (1141 233)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (11 10)  (1101 234)  (1101 234)  routing T_21_14.sp4_v_b_5 <X> T_21_14.sp4_v_t_45
 (15 10)  (1105 234)  (1105 234)  routing T_21_14.sp4_h_l_16 <X> T_21_14.lc_trk_g2_5
 (16 10)  (1106 234)  (1106 234)  routing T_21_14.sp4_h_l_16 <X> T_21_14.lc_trk_g2_5
 (17 10)  (1107 234)  (1107 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (1115 234)  (1115 234)  routing T_21_14.sp4_h_r_38 <X> T_21_14.lc_trk_g2_6
 (26 10)  (1116 234)  (1116 234)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_5/in_0
 (32 10)  (1122 234)  (1122 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 234)  (1123 234)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 234)  (1124 234)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.wire_logic_cluster/lc_5/in_3
 (37 10)  (1127 234)  (1127 234)  LC_5 Logic Functioning bit
 (39 10)  (1129 234)  (1129 234)  LC_5 Logic Functioning bit
 (45 10)  (1135 234)  (1135 234)  LC_5 Logic Functioning bit
 (47 10)  (1137 234)  (1137 234)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (12 11)  (1102 235)  (1102 235)  routing T_21_14.sp4_v_b_5 <X> T_21_14.sp4_v_t_45
 (17 11)  (1107 235)  (1107 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (1108 235)  (1108 235)  routing T_21_14.sp4_h_l_16 <X> T_21_14.lc_trk_g2_5
 (22 11)  (1112 235)  (1112 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1113 235)  (1113 235)  routing T_21_14.sp4_h_r_38 <X> T_21_14.lc_trk_g2_6
 (24 11)  (1114 235)  (1114 235)  routing T_21_14.sp4_h_r_38 <X> T_21_14.lc_trk_g2_6
 (26 11)  (1116 235)  (1116 235)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 235)  (1117 235)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 235)  (1118 235)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 235)  (1119 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (1126 235)  (1126 235)  LC_5 Logic Functioning bit
 (38 11)  (1128 235)  (1128 235)  LC_5 Logic Functioning bit
 (45 11)  (1135 235)  (1135 235)  LC_5 Logic Functioning bit
 (12 12)  (1102 236)  (1102 236)  routing T_21_14.sp4_h_l_45 <X> T_21_14.sp4_h_r_11
 (17 12)  (1107 236)  (1107 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (1111 236)  (1111 236)  routing T_21_14.sp12_v_t_0 <X> T_21_14.lc_trk_g3_3
 (22 12)  (1112 236)  (1112 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (1114 236)  (1114 236)  routing T_21_14.sp12_v_t_0 <X> T_21_14.lc_trk_g3_3
 (27 12)  (1117 236)  (1117 236)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 236)  (1118 236)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 236)  (1119 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 236)  (1121 236)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 236)  (1122 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 236)  (1123 236)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 236)  (1124 236)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_6/in_3
 (41 12)  (1131 236)  (1131 236)  LC_6 Logic Functioning bit
 (43 12)  (1133 236)  (1133 236)  LC_6 Logic Functioning bit
 (45 12)  (1135 236)  (1135 236)  LC_6 Logic Functioning bit
 (48 12)  (1138 236)  (1138 236)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (8 13)  (1098 237)  (1098 237)  routing T_21_14.sp4_h_l_47 <X> T_21_14.sp4_v_b_10
 (9 13)  (1099 237)  (1099 237)  routing T_21_14.sp4_h_l_47 <X> T_21_14.sp4_v_b_10
 (13 13)  (1103 237)  (1103 237)  routing T_21_14.sp4_h_l_45 <X> T_21_14.sp4_h_r_11
 (21 13)  (1111 237)  (1111 237)  routing T_21_14.sp12_v_t_0 <X> T_21_14.lc_trk_g3_3
 (22 13)  (1112 237)  (1112 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (30 13)  (1120 237)  (1120 237)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 237)  (1121 237)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_6/in_3
 (41 13)  (1131 237)  (1131 237)  LC_6 Logic Functioning bit
 (43 13)  (1133 237)  (1133 237)  LC_6 Logic Functioning bit
 (45 13)  (1135 237)  (1135 237)  LC_6 Logic Functioning bit
 (0 14)  (1090 238)  (1090 238)  routing T_21_14.glb_netwk_4 <X> T_21_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 238)  (1091 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (1094 238)  (1094 238)  routing T_21_14.sp4_v_b_1 <X> T_21_14.sp4_v_t_44
 (6 14)  (1096 238)  (1096 238)  routing T_21_14.sp4_v_b_1 <X> T_21_14.sp4_v_t_44
 (12 14)  (1102 238)  (1102 238)  routing T_21_14.sp4_v_b_11 <X> T_21_14.sp4_h_l_46
 (16 14)  (1106 238)  (1106 238)  routing T_21_14.sp4_v_t_16 <X> T_21_14.lc_trk_g3_5
 (17 14)  (1107 238)  (1107 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1108 238)  (1108 238)  routing T_21_14.sp4_v_t_16 <X> T_21_14.lc_trk_g3_5
 (25 14)  (1115 238)  (1115 238)  routing T_21_14.sp4_v_b_38 <X> T_21_14.lc_trk_g3_6
 (26 14)  (1116 238)  (1116 238)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_7/in_0
 (31 14)  (1121 238)  (1121 238)  routing T_21_14.lc_trk_g2_6 <X> T_21_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 238)  (1122 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 238)  (1123 238)  routing T_21_14.lc_trk_g2_6 <X> T_21_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 238)  (1127 238)  LC_7 Logic Functioning bit
 (39 14)  (1129 238)  (1129 238)  LC_7 Logic Functioning bit
 (45 14)  (1135 238)  (1135 238)  LC_7 Logic Functioning bit
 (52 14)  (1142 238)  (1142 238)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (8 15)  (1098 239)  (1098 239)  routing T_21_14.sp4_h_l_47 <X> T_21_14.sp4_v_t_47
 (22 15)  (1112 239)  (1112 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1113 239)  (1113 239)  routing T_21_14.sp4_v_b_38 <X> T_21_14.lc_trk_g3_6
 (25 15)  (1115 239)  (1115 239)  routing T_21_14.sp4_v_b_38 <X> T_21_14.lc_trk_g3_6
 (26 15)  (1116 239)  (1116 239)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 239)  (1117 239)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 239)  (1118 239)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 239)  (1119 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 239)  (1121 239)  routing T_21_14.lc_trk_g2_6 <X> T_21_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (1126 239)  (1126 239)  LC_7 Logic Functioning bit
 (38 15)  (1128 239)  (1128 239)  LC_7 Logic Functioning bit
 (44 15)  (1134 239)  (1134 239)  LC_7 Logic Functioning bit
 (45 15)  (1135 239)  (1135 239)  LC_7 Logic Functioning bit
 (48 15)  (1138 239)  (1138 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (1141 239)  (1141 239)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_22_14

 (0 0)  (1144 224)  (1144 224)  Negative Clock bit

 (17 0)  (1161 224)  (1161 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (1166 224)  (1166 224)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1167 224)  (1167 224)  routing T_22_14.sp12_h_l_16 <X> T_22_14.lc_trk_g0_3
 (29 0)  (1173 224)  (1173 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 224)  (1176 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 224)  (1177 224)  routing T_22_14.lc_trk_g3_0 <X> T_22_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 224)  (1178 224)  routing T_22_14.lc_trk_g3_0 <X> T_22_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (1179 224)  (1179 224)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.input_2_0
 (36 0)  (1180 224)  (1180 224)  LC_0 Logic Functioning bit
 (38 0)  (1182 224)  (1182 224)  LC_0 Logic Functioning bit
 (40 0)  (1184 224)  (1184 224)  LC_0 Logic Functioning bit
 (41 0)  (1185 224)  (1185 224)  LC_0 Logic Functioning bit
 (43 0)  (1187 224)  (1187 224)  LC_0 Logic Functioning bit
 (8 1)  (1152 225)  (1152 225)  routing T_22_14.sp4_h_l_42 <X> T_22_14.sp4_v_b_1
 (9 1)  (1153 225)  (1153 225)  routing T_22_14.sp4_h_l_42 <X> T_22_14.sp4_v_b_1
 (10 1)  (1154 225)  (1154 225)  routing T_22_14.sp4_h_l_42 <X> T_22_14.sp4_v_b_1
 (14 1)  (1158 225)  (1158 225)  routing T_22_14.sp12_h_r_16 <X> T_22_14.lc_trk_g0_0
 (16 1)  (1160 225)  (1160 225)  routing T_22_14.sp12_h_r_16 <X> T_22_14.lc_trk_g0_0
 (17 1)  (1161 225)  (1161 225)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (21 1)  (1165 225)  (1165 225)  routing T_22_14.sp12_h_l_16 <X> T_22_14.lc_trk_g0_3
 (22 1)  (1166 225)  (1166 225)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (1167 225)  (1167 225)  routing T_22_14.sp12_h_l_17 <X> T_22_14.lc_trk_g0_2
 (25 1)  (1169 225)  (1169 225)  routing T_22_14.sp12_h_l_17 <X> T_22_14.lc_trk_g0_2
 (29 1)  (1173 225)  (1173 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (1176 225)  (1176 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1177 225)  (1177 225)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.input_2_0
 (34 1)  (1178 225)  (1178 225)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.input_2_0
 (35 1)  (1179 225)  (1179 225)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.input_2_0
 (39 1)  (1183 225)  (1183 225)  LC_0 Logic Functioning bit
 (40 1)  (1184 225)  (1184 225)  LC_0 Logic Functioning bit
 (41 1)  (1185 225)  (1185 225)  LC_0 Logic Functioning bit
 (43 1)  (1187 225)  (1187 225)  LC_0 Logic Functioning bit
 (1 2)  (1145 226)  (1145 226)  routing T_22_14.glb_netwk_5 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 226)  (1146 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (11 2)  (1155 226)  (1155 226)  routing T_22_14.sp4_v_b_6 <X> T_22_14.sp4_v_t_39
 (13 2)  (1157 226)  (1157 226)  routing T_22_14.sp4_v_b_6 <X> T_22_14.sp4_v_t_39
 (15 2)  (1159 226)  (1159 226)  routing T_22_14.sp4_h_r_13 <X> T_22_14.lc_trk_g0_5
 (16 2)  (1160 226)  (1160 226)  routing T_22_14.sp4_h_r_13 <X> T_22_14.lc_trk_g0_5
 (17 2)  (1161 226)  (1161 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1162 226)  (1162 226)  routing T_22_14.sp4_h_r_13 <X> T_22_14.lc_trk_g0_5
 (25 2)  (1169 226)  (1169 226)  routing T_22_14.sp12_h_l_5 <X> T_22_14.lc_trk_g0_6
 (26 2)  (1170 226)  (1170 226)  routing T_22_14.lc_trk_g0_5 <X> T_22_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (1171 226)  (1171 226)  routing T_22_14.lc_trk_g3_3 <X> T_22_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 226)  (1172 226)  routing T_22_14.lc_trk_g3_3 <X> T_22_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 226)  (1173 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 226)  (1175 226)  routing T_22_14.lc_trk_g2_6 <X> T_22_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 226)  (1176 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 226)  (1177 226)  routing T_22_14.lc_trk_g2_6 <X> T_22_14.wire_logic_cluster/lc_1/in_3
 (38 2)  (1182 226)  (1182 226)  LC_1 Logic Functioning bit
 (39 2)  (1183 226)  (1183 226)  LC_1 Logic Functioning bit
 (40 2)  (1184 226)  (1184 226)  LC_1 Logic Functioning bit
 (41 2)  (1185 226)  (1185 226)  LC_1 Logic Functioning bit
 (42 2)  (1186 226)  (1186 226)  LC_1 Logic Functioning bit
 (43 2)  (1187 226)  (1187 226)  LC_1 Logic Functioning bit
 (50 2)  (1194 226)  (1194 226)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (1144 227)  (1144 227)  routing T_22_14.glb_netwk_5 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (14 3)  (1158 227)  (1158 227)  routing T_22_14.sp4_r_v_b_28 <X> T_22_14.lc_trk_g0_4
 (17 3)  (1161 227)  (1161 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (1166 227)  (1166 227)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (1168 227)  (1168 227)  routing T_22_14.sp12_h_l_5 <X> T_22_14.lc_trk_g0_6
 (25 3)  (1169 227)  (1169 227)  routing T_22_14.sp12_h_l_5 <X> T_22_14.lc_trk_g0_6
 (29 3)  (1173 227)  (1173 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 227)  (1174 227)  routing T_22_14.lc_trk_g3_3 <X> T_22_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (1175 227)  (1175 227)  routing T_22_14.lc_trk_g2_6 <X> T_22_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 227)  (1180 227)  LC_1 Logic Functioning bit
 (38 3)  (1182 227)  (1182 227)  LC_1 Logic Functioning bit
 (39 3)  (1183 227)  (1183 227)  LC_1 Logic Functioning bit
 (40 3)  (1184 227)  (1184 227)  LC_1 Logic Functioning bit
 (41 3)  (1185 227)  (1185 227)  LC_1 Logic Functioning bit
 (42 3)  (1186 227)  (1186 227)  LC_1 Logic Functioning bit
 (43 3)  (1187 227)  (1187 227)  LC_1 Logic Functioning bit
 (0 4)  (1144 228)  (1144 228)  routing T_22_14.lc_trk_g2_2 <X> T_22_14.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 228)  (1145 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (1149 228)  (1149 228)  routing T_22_14.sp4_v_b_9 <X> T_22_14.sp4_h_r_3
 (6 4)  (1150 228)  (1150 228)  routing T_22_14.sp4_v_t_37 <X> T_22_14.sp4_v_b_3
 (25 4)  (1169 228)  (1169 228)  routing T_22_14.wire_logic_cluster/lc_2/out <X> T_22_14.lc_trk_g1_2
 (32 4)  (1176 228)  (1176 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 228)  (1178 228)  routing T_22_14.lc_trk_g1_2 <X> T_22_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 228)  (1180 228)  LC_2 Logic Functioning bit
 (37 4)  (1181 228)  (1181 228)  LC_2 Logic Functioning bit
 (39 4)  (1183 228)  (1183 228)  LC_2 Logic Functioning bit
 (43 4)  (1187 228)  (1187 228)  LC_2 Logic Functioning bit
 (50 4)  (1194 228)  (1194 228)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1145 229)  (1145 229)  routing T_22_14.lc_trk_g2_2 <X> T_22_14.wire_logic_cluster/lc_7/cen
 (4 5)  (1148 229)  (1148 229)  routing T_22_14.sp4_v_b_9 <X> T_22_14.sp4_h_r_3
 (5 5)  (1149 229)  (1149 229)  routing T_22_14.sp4_v_t_37 <X> T_22_14.sp4_v_b_3
 (6 5)  (1150 229)  (1150 229)  routing T_22_14.sp4_v_b_9 <X> T_22_14.sp4_h_r_3
 (8 5)  (1152 229)  (1152 229)  routing T_22_14.sp4_h_l_47 <X> T_22_14.sp4_v_b_4
 (9 5)  (1153 229)  (1153 229)  routing T_22_14.sp4_h_l_47 <X> T_22_14.sp4_v_b_4
 (10 5)  (1154 229)  (1154 229)  routing T_22_14.sp4_h_l_47 <X> T_22_14.sp4_v_b_4
 (11 5)  (1155 229)  (1155 229)  routing T_22_14.sp4_h_l_40 <X> T_22_14.sp4_h_r_5
 (22 5)  (1166 229)  (1166 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (1171 229)  (1171 229)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 229)  (1172 229)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 229)  (1173 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 229)  (1175 229)  routing T_22_14.lc_trk_g1_2 <X> T_22_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (1180 229)  (1180 229)  LC_2 Logic Functioning bit
 (37 5)  (1181 229)  (1181 229)  LC_2 Logic Functioning bit
 (38 5)  (1182 229)  (1182 229)  LC_2 Logic Functioning bit
 (42 5)  (1186 229)  (1186 229)  LC_2 Logic Functioning bit
 (14 6)  (1158 230)  (1158 230)  routing T_22_14.wire_logic_cluster/lc_4/out <X> T_22_14.lc_trk_g1_4
 (17 6)  (1161 230)  (1161 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1162 230)  (1162 230)  routing T_22_14.wire_logic_cluster/lc_5/out <X> T_22_14.lc_trk_g1_5
 (27 6)  (1171 230)  (1171 230)  routing T_22_14.lc_trk_g1_5 <X> T_22_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 230)  (1173 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 230)  (1174 230)  routing T_22_14.lc_trk_g1_5 <X> T_22_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 230)  (1175 230)  routing T_22_14.lc_trk_g0_4 <X> T_22_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 230)  (1176 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 230)  (1180 230)  LC_3 Logic Functioning bit
 (38 6)  (1182 230)  (1182 230)  LC_3 Logic Functioning bit
 (42 6)  (1186 230)  (1186 230)  LC_3 Logic Functioning bit
 (43 6)  (1187 230)  (1187 230)  LC_3 Logic Functioning bit
 (45 6)  (1189 230)  (1189 230)  LC_3 Logic Functioning bit
 (47 6)  (1191 230)  (1191 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (1194 230)  (1194 230)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (1161 231)  (1161 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (36 7)  (1180 231)  (1180 231)  LC_3 Logic Functioning bit
 (38 7)  (1182 231)  (1182 231)  LC_3 Logic Functioning bit
 (42 7)  (1186 231)  (1186 231)  LC_3 Logic Functioning bit
 (43 7)  (1187 231)  (1187 231)  LC_3 Logic Functioning bit
 (45 7)  (1189 231)  (1189 231)  LC_3 Logic Functioning bit
 (2 8)  (1146 232)  (1146 232)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (27 8)  (1171 232)  (1171 232)  routing T_22_14.lc_trk_g1_4 <X> T_22_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 232)  (1173 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 232)  (1174 232)  routing T_22_14.lc_trk_g1_4 <X> T_22_14.wire_logic_cluster/lc_4/in_1
 (36 8)  (1180 232)  (1180 232)  LC_4 Logic Functioning bit
 (43 8)  (1187 232)  (1187 232)  LC_4 Logic Functioning bit
 (6 9)  (1150 233)  (1150 233)  routing T_22_14.sp4_h_l_43 <X> T_22_14.sp4_h_r_6
 (22 9)  (1166 233)  (1166 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1167 233)  (1167 233)  routing T_22_14.sp4_v_b_42 <X> T_22_14.lc_trk_g2_2
 (24 9)  (1168 233)  (1168 233)  routing T_22_14.sp4_v_b_42 <X> T_22_14.lc_trk_g2_2
 (27 9)  (1171 233)  (1171 233)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 233)  (1172 233)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 233)  (1173 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (1176 233)  (1176 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (1179 233)  (1179 233)  routing T_22_14.lc_trk_g0_2 <X> T_22_14.input_2_4
 (36 9)  (1180 233)  (1180 233)  LC_4 Logic Functioning bit
 (37 9)  (1181 233)  (1181 233)  LC_4 Logic Functioning bit
 (38 9)  (1182 233)  (1182 233)  LC_4 Logic Functioning bit
 (41 9)  (1185 233)  (1185 233)  LC_4 Logic Functioning bit
 (42 9)  (1186 233)  (1186 233)  LC_4 Logic Functioning bit
 (43 9)  (1187 233)  (1187 233)  LC_4 Logic Functioning bit
 (3 10)  (1147 234)  (1147 234)  routing T_22_14.sp12_h_r_1 <X> T_22_14.sp12_h_l_22
 (11 10)  (1155 234)  (1155 234)  routing T_22_14.sp4_h_l_38 <X> T_22_14.sp4_v_t_45
 (12 10)  (1156 234)  (1156 234)  routing T_22_14.sp4_v_t_39 <X> T_22_14.sp4_h_l_45
 (25 10)  (1169 234)  (1169 234)  routing T_22_14.wire_logic_cluster/lc_6/out <X> T_22_14.lc_trk_g2_6
 (28 10)  (1172 234)  (1172 234)  routing T_22_14.lc_trk_g2_4 <X> T_22_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 234)  (1173 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 234)  (1174 234)  routing T_22_14.lc_trk_g2_4 <X> T_22_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 234)  (1175 234)  routing T_22_14.lc_trk_g0_4 <X> T_22_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 234)  (1176 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 234)  (1180 234)  LC_5 Logic Functioning bit
 (38 10)  (1182 234)  (1182 234)  LC_5 Logic Functioning bit
 (42 10)  (1186 234)  (1186 234)  LC_5 Logic Functioning bit
 (43 10)  (1187 234)  (1187 234)  LC_5 Logic Functioning bit
 (45 10)  (1189 234)  (1189 234)  LC_5 Logic Functioning bit
 (50 10)  (1194 234)  (1194 234)  Cascade bit: LH_LC05_inmux02_5

 (3 11)  (1147 235)  (1147 235)  routing T_22_14.sp12_h_r_1 <X> T_22_14.sp12_h_l_22
 (11 11)  (1155 235)  (1155 235)  routing T_22_14.sp4_v_t_39 <X> T_22_14.sp4_h_l_45
 (13 11)  (1157 235)  (1157 235)  routing T_22_14.sp4_v_t_39 <X> T_22_14.sp4_h_l_45
 (17 11)  (1161 235)  (1161 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (1166 235)  (1166 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (36 11)  (1180 235)  (1180 235)  LC_5 Logic Functioning bit
 (38 11)  (1182 235)  (1182 235)  LC_5 Logic Functioning bit
 (42 11)  (1186 235)  (1186 235)  LC_5 Logic Functioning bit
 (43 11)  (1187 235)  (1187 235)  LC_5 Logic Functioning bit
 (45 11)  (1189 235)  (1189 235)  LC_5 Logic Functioning bit
 (13 12)  (1157 236)  (1157 236)  routing T_22_14.sp4_h_l_46 <X> T_22_14.sp4_v_b_11
 (17 12)  (1161 236)  (1161 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (1166 236)  (1166 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1167 236)  (1167 236)  routing T_22_14.sp4_h_r_27 <X> T_22_14.lc_trk_g3_3
 (24 12)  (1168 236)  (1168 236)  routing T_22_14.sp4_h_r_27 <X> T_22_14.lc_trk_g3_3
 (26 12)  (1170 236)  (1170 236)  routing T_22_14.lc_trk_g3_5 <X> T_22_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (1173 236)  (1173 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 236)  (1176 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 236)  (1177 236)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 236)  (1178 236)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (1179 236)  (1179 236)  routing T_22_14.lc_trk_g0_6 <X> T_22_14.input_2_6
 (36 12)  (1180 236)  (1180 236)  LC_6 Logic Functioning bit
 (38 12)  (1182 236)  (1182 236)  LC_6 Logic Functioning bit
 (40 12)  (1184 236)  (1184 236)  LC_6 Logic Functioning bit
 (41 12)  (1185 236)  (1185 236)  LC_6 Logic Functioning bit
 (43 12)  (1187 236)  (1187 236)  LC_6 Logic Functioning bit
 (11 13)  (1155 237)  (1155 237)  routing T_22_14.sp4_h_l_46 <X> T_22_14.sp4_h_r_11
 (12 13)  (1156 237)  (1156 237)  routing T_22_14.sp4_h_l_46 <X> T_22_14.sp4_v_b_11
 (17 13)  (1161 237)  (1161 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (1162 237)  (1162 237)  routing T_22_14.sp4_r_v_b_41 <X> T_22_14.lc_trk_g3_1
 (21 13)  (1165 237)  (1165 237)  routing T_22_14.sp4_h_r_27 <X> T_22_14.lc_trk_g3_3
 (22 13)  (1166 237)  (1166 237)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1168 237)  (1168 237)  routing T_22_14.tnl_op_2 <X> T_22_14.lc_trk_g3_2
 (25 13)  (1169 237)  (1169 237)  routing T_22_14.tnl_op_2 <X> T_22_14.lc_trk_g3_2
 (27 13)  (1171 237)  (1171 237)  routing T_22_14.lc_trk_g3_5 <X> T_22_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 237)  (1172 237)  routing T_22_14.lc_trk_g3_5 <X> T_22_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 237)  (1173 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 237)  (1174 237)  routing T_22_14.lc_trk_g0_3 <X> T_22_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (1175 237)  (1175 237)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (1176 237)  (1176 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1179 237)  (1179 237)  routing T_22_14.lc_trk_g0_6 <X> T_22_14.input_2_6
 (38 13)  (1182 237)  (1182 237)  LC_6 Logic Functioning bit
 (40 13)  (1184 237)  (1184 237)  LC_6 Logic Functioning bit
 (41 13)  (1185 237)  (1185 237)  LC_6 Logic Functioning bit
 (42 13)  (1186 237)  (1186 237)  LC_6 Logic Functioning bit
 (0 14)  (1144 238)  (1144 238)  routing T_22_14.glb_netwk_4 <X> T_22_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 238)  (1145 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (1161 238)  (1161 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (1165 238)  (1165 238)  routing T_22_14.sp4_h_r_39 <X> T_22_14.lc_trk_g3_7
 (22 14)  (1166 238)  (1166 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1167 238)  (1167 238)  routing T_22_14.sp4_h_r_39 <X> T_22_14.lc_trk_g3_7
 (24 14)  (1168 238)  (1168 238)  routing T_22_14.sp4_h_r_39 <X> T_22_14.lc_trk_g3_7
 (18 15)  (1162 239)  (1162 239)  routing T_22_14.sp4_r_v_b_45 <X> T_22_14.lc_trk_g3_5


LogicTile_23_14

 (0 0)  (1198 224)  (1198 224)  Negative Clock bit

 (22 0)  (1220 224)  (1220 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1221 224)  (1221 224)  routing T_23_14.sp4_h_r_3 <X> T_23_14.lc_trk_g0_3
 (24 0)  (1222 224)  (1222 224)  routing T_23_14.sp4_h_r_3 <X> T_23_14.lc_trk_g0_3
 (26 0)  (1224 224)  (1224 224)  routing T_23_14.lc_trk_g2_4 <X> T_23_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (1226 224)  (1226 224)  routing T_23_14.lc_trk_g2_3 <X> T_23_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 224)  (1227 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 224)  (1229 224)  routing T_23_14.lc_trk_g2_7 <X> T_23_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 224)  (1230 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 224)  (1231 224)  routing T_23_14.lc_trk_g2_7 <X> T_23_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (1233 224)  (1233 224)  routing T_23_14.lc_trk_g3_7 <X> T_23_14.input_2_0
 (38 0)  (1236 224)  (1236 224)  LC_0 Logic Functioning bit
 (39 0)  (1237 224)  (1237 224)  LC_0 Logic Functioning bit
 (40 0)  (1238 224)  (1238 224)  LC_0 Logic Functioning bit
 (41 0)  (1239 224)  (1239 224)  LC_0 Logic Functioning bit
 (42 0)  (1240 224)  (1240 224)  LC_0 Logic Functioning bit
 (43 0)  (1241 224)  (1241 224)  LC_0 Logic Functioning bit
 (21 1)  (1219 225)  (1219 225)  routing T_23_14.sp4_h_r_3 <X> T_23_14.lc_trk_g0_3
 (22 1)  (1220 225)  (1220 225)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (1221 225)  (1221 225)  routing T_23_14.sp12_h_l_17 <X> T_23_14.lc_trk_g0_2
 (25 1)  (1223 225)  (1223 225)  routing T_23_14.sp12_h_l_17 <X> T_23_14.lc_trk_g0_2
 (28 1)  (1226 225)  (1226 225)  routing T_23_14.lc_trk_g2_4 <X> T_23_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 225)  (1227 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 225)  (1228 225)  routing T_23_14.lc_trk_g2_3 <X> T_23_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (1229 225)  (1229 225)  routing T_23_14.lc_trk_g2_7 <X> T_23_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (1230 225)  (1230 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1231 225)  (1231 225)  routing T_23_14.lc_trk_g3_7 <X> T_23_14.input_2_0
 (34 1)  (1232 225)  (1232 225)  routing T_23_14.lc_trk_g3_7 <X> T_23_14.input_2_0
 (35 1)  (1233 225)  (1233 225)  routing T_23_14.lc_trk_g3_7 <X> T_23_14.input_2_0
 (36 1)  (1234 225)  (1234 225)  LC_0 Logic Functioning bit
 (38 1)  (1236 225)  (1236 225)  LC_0 Logic Functioning bit
 (39 1)  (1237 225)  (1237 225)  LC_0 Logic Functioning bit
 (40 1)  (1238 225)  (1238 225)  LC_0 Logic Functioning bit
 (41 1)  (1239 225)  (1239 225)  LC_0 Logic Functioning bit
 (42 1)  (1240 225)  (1240 225)  LC_0 Logic Functioning bit
 (43 1)  (1241 225)  (1241 225)  LC_0 Logic Functioning bit
 (1 2)  (1199 226)  (1199 226)  routing T_23_14.glb_netwk_5 <X> T_23_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 226)  (1200 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (6 2)  (1204 226)  (1204 226)  routing T_23_14.sp4_h_l_42 <X> T_23_14.sp4_v_t_37
 (22 2)  (1220 226)  (1220 226)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (1221 226)  (1221 226)  routing T_23_14.sp12_h_r_23 <X> T_23_14.lc_trk_g0_7
 (25 2)  (1223 226)  (1223 226)  routing T_23_14.sp4_h_l_11 <X> T_23_14.lc_trk_g0_6
 (29 2)  (1227 226)  (1227 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 226)  (1228 226)  routing T_23_14.lc_trk_g0_6 <X> T_23_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 226)  (1230 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 226)  (1231 226)  routing T_23_14.lc_trk_g3_1 <X> T_23_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 226)  (1232 226)  routing T_23_14.lc_trk_g3_1 <X> T_23_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 226)  (1234 226)  LC_1 Logic Functioning bit
 (37 2)  (1235 226)  (1235 226)  LC_1 Logic Functioning bit
 (39 2)  (1237 226)  (1237 226)  LC_1 Logic Functioning bit
 (43 2)  (1241 226)  (1241 226)  LC_1 Logic Functioning bit
 (50 2)  (1248 226)  (1248 226)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (1198 227)  (1198 227)  routing T_23_14.glb_netwk_5 <X> T_23_14.wire_logic_cluster/lc_7/clk
 (8 3)  (1206 227)  (1206 227)  routing T_23_14.sp4_h_r_7 <X> T_23_14.sp4_v_t_36
 (9 3)  (1207 227)  (1207 227)  routing T_23_14.sp4_h_r_7 <X> T_23_14.sp4_v_t_36
 (10 3)  (1208 227)  (1208 227)  routing T_23_14.sp4_h_r_7 <X> T_23_14.sp4_v_t_36
 (14 3)  (1212 227)  (1212 227)  routing T_23_14.sp12_h_r_20 <X> T_23_14.lc_trk_g0_4
 (16 3)  (1214 227)  (1214 227)  routing T_23_14.sp12_h_r_20 <X> T_23_14.lc_trk_g0_4
 (17 3)  (1215 227)  (1215 227)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (21 3)  (1219 227)  (1219 227)  routing T_23_14.sp12_h_r_23 <X> T_23_14.lc_trk_g0_7
 (22 3)  (1220 227)  (1220 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1221 227)  (1221 227)  routing T_23_14.sp4_h_l_11 <X> T_23_14.lc_trk_g0_6
 (24 3)  (1222 227)  (1222 227)  routing T_23_14.sp4_h_l_11 <X> T_23_14.lc_trk_g0_6
 (25 3)  (1223 227)  (1223 227)  routing T_23_14.sp4_h_l_11 <X> T_23_14.lc_trk_g0_6
 (30 3)  (1228 227)  (1228 227)  routing T_23_14.lc_trk_g0_6 <X> T_23_14.wire_logic_cluster/lc_1/in_1
 (36 3)  (1234 227)  (1234 227)  LC_1 Logic Functioning bit
 (37 3)  (1235 227)  (1235 227)  LC_1 Logic Functioning bit
 (39 3)  (1237 227)  (1237 227)  LC_1 Logic Functioning bit
 (43 3)  (1241 227)  (1241 227)  LC_1 Logic Functioning bit
 (0 4)  (1198 228)  (1198 228)  routing T_23_14.lc_trk_g2_2 <X> T_23_14.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 228)  (1199 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (28 4)  (1226 228)  (1226 228)  routing T_23_14.lc_trk_g2_1 <X> T_23_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 228)  (1227 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 228)  (1230 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 228)  (1234 228)  LC_2 Logic Functioning bit
 (38 4)  (1236 228)  (1236 228)  LC_2 Logic Functioning bit
 (42 4)  (1240 228)  (1240 228)  LC_2 Logic Functioning bit
 (43 4)  (1241 228)  (1241 228)  LC_2 Logic Functioning bit
 (45 4)  (1243 228)  (1243 228)  LC_2 Logic Functioning bit
 (50 4)  (1248 228)  (1248 228)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1199 229)  (1199 229)  routing T_23_14.lc_trk_g2_2 <X> T_23_14.wire_logic_cluster/lc_7/cen
 (6 5)  (1204 229)  (1204 229)  routing T_23_14.sp4_h_l_38 <X> T_23_14.sp4_h_r_3
 (17 5)  (1215 229)  (1215 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (31 5)  (1229 229)  (1229 229)  routing T_23_14.lc_trk_g0_3 <X> T_23_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (1234 229)  (1234 229)  LC_2 Logic Functioning bit
 (38 5)  (1236 229)  (1236 229)  LC_2 Logic Functioning bit
 (42 5)  (1240 229)  (1240 229)  LC_2 Logic Functioning bit
 (43 5)  (1241 229)  (1241 229)  LC_2 Logic Functioning bit
 (45 5)  (1243 229)  (1243 229)  LC_2 Logic Functioning bit
 (52 5)  (1250 229)  (1250 229)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (14 6)  (1212 230)  (1212 230)  routing T_23_14.wire_logic_cluster/lc_4/out <X> T_23_14.lc_trk_g1_4
 (17 6)  (1215 230)  (1215 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (1220 230)  (1220 230)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (1221 230)  (1221 230)  routing T_23_14.sp12_h_r_23 <X> T_23_14.lc_trk_g1_7
 (26 6)  (1224 230)  (1224 230)  routing T_23_14.lc_trk_g3_4 <X> T_23_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (1225 230)  (1225 230)  routing T_23_14.lc_trk_g3_3 <X> T_23_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (1226 230)  (1226 230)  routing T_23_14.lc_trk_g3_3 <X> T_23_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 230)  (1227 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 230)  (1230 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (38 6)  (1236 230)  (1236 230)  LC_3 Logic Functioning bit
 (39 6)  (1237 230)  (1237 230)  LC_3 Logic Functioning bit
 (40 6)  (1238 230)  (1238 230)  LC_3 Logic Functioning bit
 (41 6)  (1239 230)  (1239 230)  LC_3 Logic Functioning bit
 (42 6)  (1240 230)  (1240 230)  LC_3 Logic Functioning bit
 (43 6)  (1241 230)  (1241 230)  LC_3 Logic Functioning bit
 (17 7)  (1215 231)  (1215 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (1219 231)  (1219 231)  routing T_23_14.sp12_h_r_23 <X> T_23_14.lc_trk_g1_7
 (27 7)  (1225 231)  (1225 231)  routing T_23_14.lc_trk_g3_4 <X> T_23_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 231)  (1226 231)  routing T_23_14.lc_trk_g3_4 <X> T_23_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 231)  (1227 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 231)  (1228 231)  routing T_23_14.lc_trk_g3_3 <X> T_23_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (1229 231)  (1229 231)  routing T_23_14.lc_trk_g0_2 <X> T_23_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (1230 231)  (1230 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1231 231)  (1231 231)  routing T_23_14.lc_trk_g3_2 <X> T_23_14.input_2_3
 (34 7)  (1232 231)  (1232 231)  routing T_23_14.lc_trk_g3_2 <X> T_23_14.input_2_3
 (35 7)  (1233 231)  (1233 231)  routing T_23_14.lc_trk_g3_2 <X> T_23_14.input_2_3
 (36 7)  (1234 231)  (1234 231)  LC_3 Logic Functioning bit
 (38 7)  (1236 231)  (1236 231)  LC_3 Logic Functioning bit
 (39 7)  (1237 231)  (1237 231)  LC_3 Logic Functioning bit
 (40 7)  (1238 231)  (1238 231)  LC_3 Logic Functioning bit
 (41 7)  (1239 231)  (1239 231)  LC_3 Logic Functioning bit
 (42 7)  (1240 231)  (1240 231)  LC_3 Logic Functioning bit
 (43 7)  (1241 231)  (1241 231)  LC_3 Logic Functioning bit
 (8 8)  (1206 232)  (1206 232)  routing T_23_14.sp4_h_l_42 <X> T_23_14.sp4_h_r_7
 (14 8)  (1212 232)  (1212 232)  routing T_23_14.sp4_h_r_40 <X> T_23_14.lc_trk_g2_0
 (16 8)  (1214 232)  (1214 232)  routing T_23_14.sp4_v_b_33 <X> T_23_14.lc_trk_g2_1
 (17 8)  (1215 232)  (1215 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1216 232)  (1216 232)  routing T_23_14.sp4_v_b_33 <X> T_23_14.lc_trk_g2_1
 (22 8)  (1220 232)  (1220 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (1224 232)  (1224 232)  routing T_23_14.lc_trk_g0_6 <X> T_23_14.wire_logic_cluster/lc_4/in_0
 (31 8)  (1229 232)  (1229 232)  routing T_23_14.lc_trk_g1_4 <X> T_23_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 232)  (1230 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 232)  (1232 232)  routing T_23_14.lc_trk_g1_4 <X> T_23_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 232)  (1234 232)  LC_4 Logic Functioning bit
 (37 8)  (1235 232)  (1235 232)  LC_4 Logic Functioning bit
 (39 8)  (1237 232)  (1237 232)  LC_4 Logic Functioning bit
 (43 8)  (1241 232)  (1241 232)  LC_4 Logic Functioning bit
 (50 8)  (1248 232)  (1248 232)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (1206 233)  (1206 233)  routing T_23_14.sp4_h_l_42 <X> T_23_14.sp4_v_b_7
 (9 9)  (1207 233)  (1207 233)  routing T_23_14.sp4_h_l_42 <X> T_23_14.sp4_v_b_7
 (14 9)  (1212 233)  (1212 233)  routing T_23_14.sp4_h_r_40 <X> T_23_14.lc_trk_g2_0
 (15 9)  (1213 233)  (1213 233)  routing T_23_14.sp4_h_r_40 <X> T_23_14.lc_trk_g2_0
 (16 9)  (1214 233)  (1214 233)  routing T_23_14.sp4_h_r_40 <X> T_23_14.lc_trk_g2_0
 (17 9)  (1215 233)  (1215 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (1216 233)  (1216 233)  routing T_23_14.sp4_v_b_33 <X> T_23_14.lc_trk_g2_1
 (21 9)  (1219 233)  (1219 233)  routing T_23_14.sp4_r_v_b_35 <X> T_23_14.lc_trk_g2_3
 (22 9)  (1220 233)  (1220 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1221 233)  (1221 233)  routing T_23_14.sp4_h_l_15 <X> T_23_14.lc_trk_g2_2
 (24 9)  (1222 233)  (1222 233)  routing T_23_14.sp4_h_l_15 <X> T_23_14.lc_trk_g2_2
 (25 9)  (1223 233)  (1223 233)  routing T_23_14.sp4_h_l_15 <X> T_23_14.lc_trk_g2_2
 (26 9)  (1224 233)  (1224 233)  routing T_23_14.lc_trk_g0_6 <X> T_23_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 233)  (1227 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (1234 233)  (1234 233)  LC_4 Logic Functioning bit
 (37 9)  (1235 233)  (1235 233)  LC_4 Logic Functioning bit
 (38 9)  (1236 233)  (1236 233)  LC_4 Logic Functioning bit
 (42 9)  (1240 233)  (1240 233)  LC_4 Logic Functioning bit
 (13 10)  (1211 234)  (1211 234)  routing T_23_14.sp4_v_b_8 <X> T_23_14.sp4_v_t_45
 (21 10)  (1219 234)  (1219 234)  routing T_23_14.wire_logic_cluster/lc_7/out <X> T_23_14.lc_trk_g2_7
 (22 10)  (1220 234)  (1220 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (31 10)  (1229 234)  (1229 234)  routing T_23_14.lc_trk_g1_5 <X> T_23_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 234)  (1230 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 234)  (1232 234)  routing T_23_14.lc_trk_g1_5 <X> T_23_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 234)  (1234 234)  LC_5 Logic Functioning bit
 (37 10)  (1235 234)  (1235 234)  LC_5 Logic Functioning bit
 (38 10)  (1236 234)  (1236 234)  LC_5 Logic Functioning bit
 (42 10)  (1240 234)  (1240 234)  LC_5 Logic Functioning bit
 (45 10)  (1243 234)  (1243 234)  LC_5 Logic Functioning bit
 (47 10)  (1245 234)  (1245 234)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (1248 234)  (1248 234)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (1212 235)  (1212 235)  routing T_23_14.sp12_v_b_20 <X> T_23_14.lc_trk_g2_4
 (16 11)  (1214 235)  (1214 235)  routing T_23_14.sp12_v_b_20 <X> T_23_14.lc_trk_g2_4
 (17 11)  (1215 235)  (1215 235)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (26 11)  (1224 235)  (1224 235)  routing T_23_14.lc_trk_g0_3 <X> T_23_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 235)  (1227 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (1234 235)  (1234 235)  LC_5 Logic Functioning bit
 (37 11)  (1235 235)  (1235 235)  LC_5 Logic Functioning bit
 (39 11)  (1237 235)  (1237 235)  LC_5 Logic Functioning bit
 (43 11)  (1241 235)  (1241 235)  LC_5 Logic Functioning bit
 (45 11)  (1243 235)  (1243 235)  LC_5 Logic Functioning bit
 (17 12)  (1215 236)  (1215 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1216 236)  (1216 236)  routing T_23_14.wire_logic_cluster/lc_1/out <X> T_23_14.lc_trk_g3_1
 (21 12)  (1219 236)  (1219 236)  routing T_23_14.sp4_v_t_14 <X> T_23_14.lc_trk_g3_3
 (22 12)  (1220 236)  (1220 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1221 236)  (1221 236)  routing T_23_14.sp4_v_t_14 <X> T_23_14.lc_trk_g3_3
 (25 12)  (1223 236)  (1223 236)  routing T_23_14.sp4_h_r_42 <X> T_23_14.lc_trk_g3_2
 (26 12)  (1224 236)  (1224 236)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (1225 236)  (1225 236)  routing T_23_14.lc_trk_g3_6 <X> T_23_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (1226 236)  (1226 236)  routing T_23_14.lc_trk_g3_6 <X> T_23_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 236)  (1227 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 236)  (1228 236)  routing T_23_14.lc_trk_g3_6 <X> T_23_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 236)  (1229 236)  routing T_23_14.lc_trk_g0_7 <X> T_23_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 236)  (1230 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (1233 236)  (1233 236)  routing T_23_14.lc_trk_g0_4 <X> T_23_14.input_2_6
 (36 12)  (1234 236)  (1234 236)  LC_6 Logic Functioning bit
 (37 12)  (1235 236)  (1235 236)  LC_6 Logic Functioning bit
 (40 12)  (1238 236)  (1238 236)  LC_6 Logic Functioning bit
 (41 12)  (1239 236)  (1239 236)  LC_6 Logic Functioning bit
 (42 12)  (1240 236)  (1240 236)  LC_6 Logic Functioning bit
 (43 12)  (1241 236)  (1241 236)  LC_6 Logic Functioning bit
 (22 13)  (1220 237)  (1220 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1221 237)  (1221 237)  routing T_23_14.sp4_h_r_42 <X> T_23_14.lc_trk_g3_2
 (24 13)  (1222 237)  (1222 237)  routing T_23_14.sp4_h_r_42 <X> T_23_14.lc_trk_g3_2
 (25 13)  (1223 237)  (1223 237)  routing T_23_14.sp4_h_r_42 <X> T_23_14.lc_trk_g3_2
 (27 13)  (1225 237)  (1225 237)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 237)  (1226 237)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 237)  (1227 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 237)  (1228 237)  routing T_23_14.lc_trk_g3_6 <X> T_23_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (1229 237)  (1229 237)  routing T_23_14.lc_trk_g0_7 <X> T_23_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (1230 237)  (1230 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (37 13)  (1235 237)  (1235 237)  LC_6 Logic Functioning bit
 (40 13)  (1238 237)  (1238 237)  LC_6 Logic Functioning bit
 (42 13)  (1240 237)  (1240 237)  LC_6 Logic Functioning bit
 (0 14)  (1198 238)  (1198 238)  routing T_23_14.glb_netwk_4 <X> T_23_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 238)  (1199 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (1213 238)  (1213 238)  routing T_23_14.sp4_v_t_32 <X> T_23_14.lc_trk_g3_5
 (16 14)  (1214 238)  (1214 238)  routing T_23_14.sp4_v_t_32 <X> T_23_14.lc_trk_g3_5
 (17 14)  (1215 238)  (1215 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (1220 238)  (1220 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1221 238)  (1221 238)  routing T_23_14.sp4_h_r_31 <X> T_23_14.lc_trk_g3_7
 (24 14)  (1222 238)  (1222 238)  routing T_23_14.sp4_h_r_31 <X> T_23_14.lc_trk_g3_7
 (28 14)  (1226 238)  (1226 238)  routing T_23_14.lc_trk_g2_0 <X> T_23_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 238)  (1227 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 238)  (1229 238)  routing T_23_14.lc_trk_g1_7 <X> T_23_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 238)  (1230 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 238)  (1232 238)  routing T_23_14.lc_trk_g1_7 <X> T_23_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (1233 238)  (1233 238)  routing T_23_14.lc_trk_g3_6 <X> T_23_14.input_2_7
 (36 14)  (1234 238)  (1234 238)  LC_7 Logic Functioning bit
 (38 14)  (1236 238)  (1236 238)  LC_7 Logic Functioning bit
 (40 14)  (1238 238)  (1238 238)  LC_7 Logic Functioning bit
 (41 14)  (1239 238)  (1239 238)  LC_7 Logic Functioning bit
 (43 14)  (1241 238)  (1241 238)  LC_7 Logic Functioning bit
 (14 15)  (1212 239)  (1212 239)  routing T_23_14.sp12_v_b_20 <X> T_23_14.lc_trk_g3_4
 (16 15)  (1214 239)  (1214 239)  routing T_23_14.sp12_v_b_20 <X> T_23_14.lc_trk_g3_4
 (17 15)  (1215 239)  (1215 239)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (21 15)  (1219 239)  (1219 239)  routing T_23_14.sp4_h_r_31 <X> T_23_14.lc_trk_g3_7
 (22 15)  (1220 239)  (1220 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1221 239)  (1221 239)  routing T_23_14.sp4_v_b_46 <X> T_23_14.lc_trk_g3_6
 (24 15)  (1222 239)  (1222 239)  routing T_23_14.sp4_v_b_46 <X> T_23_14.lc_trk_g3_6
 (27 15)  (1225 239)  (1225 239)  routing T_23_14.lc_trk_g1_0 <X> T_23_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 239)  (1227 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (1229 239)  (1229 239)  routing T_23_14.lc_trk_g1_7 <X> T_23_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (1230 239)  (1230 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (1231 239)  (1231 239)  routing T_23_14.lc_trk_g3_6 <X> T_23_14.input_2_7
 (34 15)  (1232 239)  (1232 239)  routing T_23_14.lc_trk_g3_6 <X> T_23_14.input_2_7
 (35 15)  (1233 239)  (1233 239)  routing T_23_14.lc_trk_g3_6 <X> T_23_14.input_2_7
 (39 15)  (1237 239)  (1237 239)  LC_7 Logic Functioning bit
 (40 15)  (1238 239)  (1238 239)  LC_7 Logic Functioning bit
 (41 15)  (1239 239)  (1239 239)  LC_7 Logic Functioning bit
 (43 15)  (1241 239)  (1241 239)  LC_7 Logic Functioning bit


LogicTile_24_14

 (0 0)  (1252 224)  (1252 224)  Negative Clock bit

 (4 0)  (1256 224)  (1256 224)  routing T_24_14.sp4_h_l_37 <X> T_24_14.sp4_v_b_0
 (14 0)  (1266 224)  (1266 224)  routing T_24_14.wire_logic_cluster/lc_0/out <X> T_24_14.lc_trk_g0_0
 (27 0)  (1279 224)  (1279 224)  routing T_24_14.lc_trk_g3_6 <X> T_24_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 224)  (1280 224)  routing T_24_14.lc_trk_g3_6 <X> T_24_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 224)  (1281 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 224)  (1282 224)  routing T_24_14.lc_trk_g3_6 <X> T_24_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 224)  (1284 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 224)  (1285 224)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 224)  (1286 224)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 224)  (1288 224)  LC_0 Logic Functioning bit
 (38 0)  (1290 224)  (1290 224)  LC_0 Logic Functioning bit
 (41 0)  (1293 224)  (1293 224)  LC_0 Logic Functioning bit
 (43 0)  (1295 224)  (1295 224)  LC_0 Logic Functioning bit
 (45 0)  (1297 224)  (1297 224)  LC_0 Logic Functioning bit
 (5 1)  (1257 225)  (1257 225)  routing T_24_14.sp4_h_l_37 <X> T_24_14.sp4_v_b_0
 (13 1)  (1265 225)  (1265 225)  routing T_24_14.sp4_v_t_44 <X> T_24_14.sp4_h_r_2
 (17 1)  (1269 225)  (1269 225)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1274 225)  (1274 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1275 225)  (1275 225)  routing T_24_14.sp4_h_r_2 <X> T_24_14.lc_trk_g0_2
 (24 1)  (1276 225)  (1276 225)  routing T_24_14.sp4_h_r_2 <X> T_24_14.lc_trk_g0_2
 (25 1)  (1277 225)  (1277 225)  routing T_24_14.sp4_h_r_2 <X> T_24_14.lc_trk_g0_2
 (26 1)  (1278 225)  (1278 225)  routing T_24_14.lc_trk_g3_3 <X> T_24_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (1279 225)  (1279 225)  routing T_24_14.lc_trk_g3_3 <X> T_24_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 225)  (1280 225)  routing T_24_14.lc_trk_g3_3 <X> T_24_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 225)  (1281 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 225)  (1282 225)  routing T_24_14.lc_trk_g3_6 <X> T_24_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (1283 225)  (1283 225)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (1288 225)  (1288 225)  LC_0 Logic Functioning bit
 (38 1)  (1290 225)  (1290 225)  LC_0 Logic Functioning bit
 (40 1)  (1292 225)  (1292 225)  LC_0 Logic Functioning bit
 (42 1)  (1294 225)  (1294 225)  LC_0 Logic Functioning bit
 (45 1)  (1297 225)  (1297 225)  LC_0 Logic Functioning bit
 (2 2)  (1254 226)  (1254 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (13 2)  (1265 226)  (1265 226)  routing T_24_14.sp4_h_r_2 <X> T_24_14.sp4_v_t_39
 (14 2)  (1266 226)  (1266 226)  routing T_24_14.wire_logic_cluster/lc_4/out <X> T_24_14.lc_trk_g0_4
 (25 2)  (1277 226)  (1277 226)  routing T_24_14.wire_logic_cluster/lc_6/out <X> T_24_14.lc_trk_g0_6
 (29 2)  (1281 226)  (1281 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 226)  (1283 226)  routing T_24_14.lc_trk_g2_4 <X> T_24_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 226)  (1284 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 226)  (1285 226)  routing T_24_14.lc_trk_g2_4 <X> T_24_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 226)  (1288 226)  LC_1 Logic Functioning bit
 (37 2)  (1289 226)  (1289 226)  LC_1 Logic Functioning bit
 (38 2)  (1290 226)  (1290 226)  LC_1 Logic Functioning bit
 (39 2)  (1291 226)  (1291 226)  LC_1 Logic Functioning bit
 (41 2)  (1293 226)  (1293 226)  LC_1 Logic Functioning bit
 (43 2)  (1295 226)  (1295 226)  LC_1 Logic Functioning bit
 (45 2)  (1297 226)  (1297 226)  LC_1 Logic Functioning bit
 (12 3)  (1264 227)  (1264 227)  routing T_24_14.sp4_h_r_2 <X> T_24_14.sp4_v_t_39
 (17 3)  (1269 227)  (1269 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (1274 227)  (1274 227)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (1278 227)  (1278 227)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (1279 227)  (1279 227)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 227)  (1280 227)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 227)  (1281 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (1288 227)  (1288 227)  LC_1 Logic Functioning bit
 (38 3)  (1290 227)  (1290 227)  LC_1 Logic Functioning bit
 (45 3)  (1297 227)  (1297 227)  LC_1 Logic Functioning bit
 (1 4)  (1253 228)  (1253 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (17 4)  (1269 228)  (1269 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (1273 228)  (1273 228)  routing T_24_14.wire_logic_cluster/lc_3/out <X> T_24_14.lc_trk_g1_3
 (22 4)  (1274 228)  (1274 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1278 228)  (1278 228)  routing T_24_14.lc_trk_g1_5 <X> T_24_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (1280 228)  (1280 228)  routing T_24_14.lc_trk_g2_1 <X> T_24_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 228)  (1281 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 228)  (1284 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 228)  (1285 228)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 228)  (1286 228)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 228)  (1288 228)  LC_2 Logic Functioning bit
 (38 4)  (1290 228)  (1290 228)  LC_2 Logic Functioning bit
 (41 4)  (1293 228)  (1293 228)  LC_2 Logic Functioning bit
 (43 4)  (1295 228)  (1295 228)  LC_2 Logic Functioning bit
 (45 4)  (1297 228)  (1297 228)  LC_2 Logic Functioning bit
 (1 5)  (1253 229)  (1253 229)  routing T_24_14.lc_trk_g0_2 <X> T_24_14.wire_logic_cluster/lc_7/cen
 (8 5)  (1260 229)  (1260 229)  routing T_24_14.sp4_h_r_4 <X> T_24_14.sp4_v_b_4
 (22 5)  (1274 229)  (1274 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1275 229)  (1275 229)  routing T_24_14.sp4_v_b_18 <X> T_24_14.lc_trk_g1_2
 (24 5)  (1276 229)  (1276 229)  routing T_24_14.sp4_v_b_18 <X> T_24_14.lc_trk_g1_2
 (27 5)  (1279 229)  (1279 229)  routing T_24_14.lc_trk_g1_5 <X> T_24_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 229)  (1281 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1283 229)  (1283 229)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (1288 229)  (1288 229)  LC_2 Logic Functioning bit
 (38 5)  (1290 229)  (1290 229)  LC_2 Logic Functioning bit
 (40 5)  (1292 229)  (1292 229)  LC_2 Logic Functioning bit
 (42 5)  (1294 229)  (1294 229)  LC_2 Logic Functioning bit
 (45 5)  (1297 229)  (1297 229)  LC_2 Logic Functioning bit
 (4 6)  (1256 230)  (1256 230)  routing T_24_14.sp4_v_b_7 <X> T_24_14.sp4_v_t_38
 (6 6)  (1258 230)  (1258 230)  routing T_24_14.sp4_v_b_7 <X> T_24_14.sp4_v_t_38
 (16 6)  (1268 230)  (1268 230)  routing T_24_14.sp4_v_b_13 <X> T_24_14.lc_trk_g1_5
 (17 6)  (1269 230)  (1269 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1270 230)  (1270 230)  routing T_24_14.sp4_v_b_13 <X> T_24_14.lc_trk_g1_5
 (28 6)  (1280 230)  (1280 230)  routing T_24_14.lc_trk_g2_2 <X> T_24_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 230)  (1281 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 230)  (1283 230)  routing T_24_14.lc_trk_g2_6 <X> T_24_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 230)  (1284 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 230)  (1285 230)  routing T_24_14.lc_trk_g2_6 <X> T_24_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 230)  (1288 230)  LC_3 Logic Functioning bit
 (37 6)  (1289 230)  (1289 230)  LC_3 Logic Functioning bit
 (38 6)  (1290 230)  (1290 230)  LC_3 Logic Functioning bit
 (39 6)  (1291 230)  (1291 230)  LC_3 Logic Functioning bit
 (41 6)  (1293 230)  (1293 230)  LC_3 Logic Functioning bit
 (43 6)  (1295 230)  (1295 230)  LC_3 Logic Functioning bit
 (45 6)  (1297 230)  (1297 230)  LC_3 Logic Functioning bit
 (18 7)  (1270 231)  (1270 231)  routing T_24_14.sp4_v_b_13 <X> T_24_14.lc_trk_g1_5
 (26 7)  (1278 231)  (1278 231)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (1279 231)  (1279 231)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 231)  (1280 231)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 231)  (1281 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1282 231)  (1282 231)  routing T_24_14.lc_trk_g2_2 <X> T_24_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (1283 231)  (1283 231)  routing T_24_14.lc_trk_g2_6 <X> T_24_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (1288 231)  (1288 231)  LC_3 Logic Functioning bit
 (38 7)  (1290 231)  (1290 231)  LC_3 Logic Functioning bit
 (45 7)  (1297 231)  (1297 231)  LC_3 Logic Functioning bit
 (17 8)  (1269 232)  (1269 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1270 232)  (1270 232)  routing T_24_14.wire_logic_cluster/lc_1/out <X> T_24_14.lc_trk_g2_1
 (25 8)  (1277 232)  (1277 232)  routing T_24_14.wire_logic_cluster/lc_2/out <X> T_24_14.lc_trk_g2_2
 (27 8)  (1279 232)  (1279 232)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (1280 232)  (1280 232)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 232)  (1281 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 232)  (1284 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 232)  (1286 232)  routing T_24_14.lc_trk_g1_2 <X> T_24_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 232)  (1288 232)  LC_4 Logic Functioning bit
 (37 8)  (1289 232)  (1289 232)  LC_4 Logic Functioning bit
 (38 8)  (1290 232)  (1290 232)  LC_4 Logic Functioning bit
 (39 8)  (1291 232)  (1291 232)  LC_4 Logic Functioning bit
 (41 8)  (1293 232)  (1293 232)  LC_4 Logic Functioning bit
 (43 8)  (1295 232)  (1295 232)  LC_4 Logic Functioning bit
 (45 8)  (1297 232)  (1297 232)  LC_4 Logic Functioning bit
 (22 9)  (1274 233)  (1274 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (1278 233)  (1278 233)  routing T_24_14.lc_trk_g1_3 <X> T_24_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (1279 233)  (1279 233)  routing T_24_14.lc_trk_g1_3 <X> T_24_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 233)  (1281 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1282 233)  (1282 233)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (1283 233)  (1283 233)  routing T_24_14.lc_trk_g1_2 <X> T_24_14.wire_logic_cluster/lc_4/in_3
 (37 9)  (1289 233)  (1289 233)  LC_4 Logic Functioning bit
 (39 9)  (1291 233)  (1291 233)  LC_4 Logic Functioning bit
 (45 9)  (1297 233)  (1297 233)  LC_4 Logic Functioning bit
 (15 10)  (1267 234)  (1267 234)  routing T_24_14.sp4_h_l_16 <X> T_24_14.lc_trk_g2_5
 (16 10)  (1268 234)  (1268 234)  routing T_24_14.sp4_h_l_16 <X> T_24_14.lc_trk_g2_5
 (17 10)  (1269 234)  (1269 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (29 10)  (1281 234)  (1281 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 234)  (1282 234)  routing T_24_14.lc_trk_g0_4 <X> T_24_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 234)  (1284 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 234)  (1286 234)  routing T_24_14.lc_trk_g1_1 <X> T_24_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 234)  (1288 234)  LC_5 Logic Functioning bit
 (37 10)  (1289 234)  (1289 234)  LC_5 Logic Functioning bit
 (38 10)  (1290 234)  (1290 234)  LC_5 Logic Functioning bit
 (39 10)  (1291 234)  (1291 234)  LC_5 Logic Functioning bit
 (41 10)  (1293 234)  (1293 234)  LC_5 Logic Functioning bit
 (43 10)  (1295 234)  (1295 234)  LC_5 Logic Functioning bit
 (45 10)  (1297 234)  (1297 234)  LC_5 Logic Functioning bit
 (13 11)  (1265 235)  (1265 235)  routing T_24_14.sp4_v_b_3 <X> T_24_14.sp4_h_l_45
 (14 11)  (1266 235)  (1266 235)  routing T_24_14.sp4_r_v_b_36 <X> T_24_14.lc_trk_g2_4
 (17 11)  (1269 235)  (1269 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (1270 235)  (1270 235)  routing T_24_14.sp4_h_l_16 <X> T_24_14.lc_trk_g2_5
 (22 11)  (1274 235)  (1274 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1275 235)  (1275 235)  routing T_24_14.sp4_h_r_30 <X> T_24_14.lc_trk_g2_6
 (24 11)  (1276 235)  (1276 235)  routing T_24_14.sp4_h_r_30 <X> T_24_14.lc_trk_g2_6
 (25 11)  (1277 235)  (1277 235)  routing T_24_14.sp4_h_r_30 <X> T_24_14.lc_trk_g2_6
 (26 11)  (1278 235)  (1278 235)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (1279 235)  (1279 235)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 235)  (1280 235)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 235)  (1281 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (1288 235)  (1288 235)  LC_5 Logic Functioning bit
 (38 11)  (1290 235)  (1290 235)  LC_5 Logic Functioning bit
 (45 11)  (1297 235)  (1297 235)  LC_5 Logic Functioning bit
 (16 12)  (1268 236)  (1268 236)  routing T_24_14.sp4_v_t_12 <X> T_24_14.lc_trk_g3_1
 (17 12)  (1269 236)  (1269 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1270 236)  (1270 236)  routing T_24_14.sp4_v_t_12 <X> T_24_14.lc_trk_g3_1
 (22 12)  (1274 236)  (1274 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1275 236)  (1275 236)  routing T_24_14.sp4_h_r_27 <X> T_24_14.lc_trk_g3_3
 (24 12)  (1276 236)  (1276 236)  routing T_24_14.sp4_h_r_27 <X> T_24_14.lc_trk_g3_3
 (26 12)  (1278 236)  (1278 236)  routing T_24_14.lc_trk_g3_5 <X> T_24_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (1279 236)  (1279 236)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (1280 236)  (1280 236)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 236)  (1281 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 236)  (1283 236)  routing T_24_14.lc_trk_g2_5 <X> T_24_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 236)  (1284 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 236)  (1285 236)  routing T_24_14.lc_trk_g2_5 <X> T_24_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 236)  (1288 236)  LC_6 Logic Functioning bit
 (37 12)  (1289 236)  (1289 236)  LC_6 Logic Functioning bit
 (38 12)  (1290 236)  (1290 236)  LC_6 Logic Functioning bit
 (39 12)  (1291 236)  (1291 236)  LC_6 Logic Functioning bit
 (41 12)  (1293 236)  (1293 236)  LC_6 Logic Functioning bit
 (43 12)  (1295 236)  (1295 236)  LC_6 Logic Functioning bit
 (45 12)  (1297 236)  (1297 236)  LC_6 Logic Functioning bit
 (9 13)  (1261 237)  (1261 237)  routing T_24_14.sp4_v_t_39 <X> T_24_14.sp4_v_b_10
 (10 13)  (1262 237)  (1262 237)  routing T_24_14.sp4_v_t_39 <X> T_24_14.sp4_v_b_10
 (21 13)  (1273 237)  (1273 237)  routing T_24_14.sp4_h_r_27 <X> T_24_14.lc_trk_g3_3
 (22 13)  (1274 237)  (1274 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (1279 237)  (1279 237)  routing T_24_14.lc_trk_g3_5 <X> T_24_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 237)  (1280 237)  routing T_24_14.lc_trk_g3_5 <X> T_24_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 237)  (1281 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 237)  (1282 237)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_6/in_1
 (37 13)  (1289 237)  (1289 237)  LC_6 Logic Functioning bit
 (39 13)  (1291 237)  (1291 237)  LC_6 Logic Functioning bit
 (45 13)  (1297 237)  (1297 237)  LC_6 Logic Functioning bit
 (0 14)  (1252 238)  (1252 238)  routing T_24_14.glb_netwk_4 <X> T_24_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 238)  (1253 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (1269 238)  (1269 238)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1270 238)  (1270 238)  routing T_24_14.wire_logic_cluster/lc_5/out <X> T_24_14.lc_trk_g3_5
 (25 14)  (1277 238)  (1277 238)  routing T_24_14.sp12_v_b_6 <X> T_24_14.lc_trk_g3_6
 (29 14)  (1281 238)  (1281 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 238)  (1282 238)  routing T_24_14.lc_trk_g0_6 <X> T_24_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 238)  (1284 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 238)  (1285 238)  routing T_24_14.lc_trk_g3_1 <X> T_24_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 238)  (1286 238)  routing T_24_14.lc_trk_g3_1 <X> T_24_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 238)  (1288 238)  LC_7 Logic Functioning bit
 (37 14)  (1289 238)  (1289 238)  LC_7 Logic Functioning bit
 (38 14)  (1290 238)  (1290 238)  LC_7 Logic Functioning bit
 (39 14)  (1291 238)  (1291 238)  LC_7 Logic Functioning bit
 (41 14)  (1293 238)  (1293 238)  LC_7 Logic Functioning bit
 (43 14)  (1295 238)  (1295 238)  LC_7 Logic Functioning bit
 (45 14)  (1297 238)  (1297 238)  LC_7 Logic Functioning bit
 (22 15)  (1274 239)  (1274 239)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (1276 239)  (1276 239)  routing T_24_14.sp12_v_b_6 <X> T_24_14.lc_trk_g3_6
 (25 15)  (1277 239)  (1277 239)  routing T_24_14.sp12_v_b_6 <X> T_24_14.lc_trk_g3_6
 (26 15)  (1278 239)  (1278 239)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (1279 239)  (1279 239)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 239)  (1280 239)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 239)  (1281 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1282 239)  (1282 239)  routing T_24_14.lc_trk_g0_6 <X> T_24_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (1288 239)  (1288 239)  LC_7 Logic Functioning bit
 (38 15)  (1290 239)  (1290 239)  LC_7 Logic Functioning bit
 (45 15)  (1297 239)  (1297 239)  LC_7 Logic Functioning bit


RAM_Tile_25_14

 (1 3)  (1307 227)  (1307 227)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_r_17
 (4 4)  (1310 228)  (1310 228)  routing T_25_14.sp4_h_l_44 <X> T_25_14.sp4_v_b_3
 (6 4)  (1312 228)  (1312 228)  routing T_25_14.sp4_h_l_44 <X> T_25_14.sp4_v_b_3
 (5 5)  (1311 229)  (1311 229)  routing T_25_14.sp4_h_l_44 <X> T_25_14.sp4_v_b_3
 (4 8)  (1310 232)  (1310 232)  routing T_25_14.sp4_h_l_37 <X> T_25_14.sp4_v_b_6
 (6 8)  (1312 232)  (1312 232)  routing T_25_14.sp4_h_l_37 <X> T_25_14.sp4_v_b_6
 (5 9)  (1311 233)  (1311 233)  routing T_25_14.sp4_h_l_37 <X> T_25_14.sp4_v_b_6
 (9 11)  (1315 235)  (1315 235)  routing T_25_14.sp4_v_b_11 <X> T_25_14.sp4_v_t_42
 (10 11)  (1316 235)  (1316 235)  routing T_25_14.sp4_v_b_11 <X> T_25_14.sp4_v_t_42
 (4 14)  (1310 238)  (1310 238)  routing T_25_14.sp4_v_b_9 <X> T_25_14.sp4_v_t_44


LogicTile_5_13

 (19 12)  (253 220)  (253 220)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


RAM_Tile_8_13

 (27 0)  (423 208)  (423 208)  routing T_8_13.lc_trk_g1_0 <X> T_8_13.wire_bram/ram/WDATA_15
 (29 0)  (425 208)  (425 208)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_0 wire_bram/ram/WDATA_15
 (40 0)  (436 208)  (436 208)  Enable bit of Mux _out_links/OutMuxa_0 => wire_bram/ram/RDATA_15 sp4_r_v_b_17
 (7 1)  (403 209)  (403 209)  Ram config bit: MEMB_Power_Up_Control

 (1 2)  (397 210)  (397 210)  routing T_8_13.glb_netwk_5 <X> T_8_13.wire_bram/ram/RCLK
 (2 2)  (398 210)  (398 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (25 2)  (421 210)  (421 210)  routing T_8_13.sp4_h_l_11 <X> T_8_13.lc_trk_g0_6
 (28 2)  (424 210)  (424 210)  routing T_8_13.lc_trk_g2_2 <X> T_8_13.wire_bram/ram/WDATA_14
 (29 2)  (425 210)  (425 210)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_2 wire_bram/ram/WDATA_14
 (36 2)  (432 210)  (432 210)  Enable bit of Mux _out_links/OutMux8_1 => wire_bram/ram/RDATA_14 sp4_h_r_34
 (0 3)  (396 211)  (396 211)  routing T_8_13.glb_netwk_5 <X> T_8_13.wire_bram/ram/RCLK
 (9 3)  (405 211)  (405 211)  routing T_8_13.sp4_v_b_1 <X> T_8_13.sp4_v_t_36
 (14 3)  (410 211)  (410 211)  routing T_8_13.sp4_h_r_4 <X> T_8_13.lc_trk_g0_4
 (15 3)  (411 211)  (411 211)  routing T_8_13.sp4_h_r_4 <X> T_8_13.lc_trk_g0_4
 (16 3)  (412 211)  (412 211)  routing T_8_13.sp4_h_r_4 <X> T_8_13.lc_trk_g0_4
 (17 3)  (413 211)  (413 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (418 211)  (418 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (419 211)  (419 211)  routing T_8_13.sp4_h_l_11 <X> T_8_13.lc_trk_g0_6
 (24 3)  (420 211)  (420 211)  routing T_8_13.sp4_h_l_11 <X> T_8_13.lc_trk_g0_6
 (25 3)  (421 211)  (421 211)  routing T_8_13.sp4_h_l_11 <X> T_8_13.lc_trk_g0_6
 (30 3)  (426 211)  (426 211)  routing T_8_13.lc_trk_g2_2 <X> T_8_13.wire_bram/ram/WDATA_14
 (2 4)  (398 212)  (398 212)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_r_18
 (9 4)  (405 212)  (405 212)  routing T_8_13.sp4_v_t_41 <X> T_8_13.sp4_h_r_4
 (11 4)  (407 212)  (407 212)  routing T_8_13.sp4_v_t_44 <X> T_8_13.sp4_v_b_5
 (12 4)  (408 212)  (408 212)  routing T_8_13.sp4_v_b_11 <X> T_8_13.sp4_h_r_5
 (13 4)  (409 212)  (409 212)  routing T_8_13.sp4_v_t_44 <X> T_8_13.sp4_v_b_5
 (27 4)  (423 212)  (423 212)  routing T_8_13.lc_trk_g3_6 <X> T_8_13.wire_bram/ram/WDATA_13
 (28 4)  (424 212)  (424 212)  routing T_8_13.lc_trk_g3_6 <X> T_8_13.wire_bram/ram/WDATA_13
 (29 4)  (425 212)  (425 212)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_6 wire_bram/ram/WDATA_13
 (30 4)  (426 212)  (426 212)  routing T_8_13.lc_trk_g3_6 <X> T_8_13.wire_bram/ram/WDATA_13
 (11 5)  (407 213)  (407 213)  routing T_8_13.sp4_v_b_11 <X> T_8_13.sp4_h_r_5
 (13 5)  (409 213)  (409 213)  routing T_8_13.sp4_v_b_11 <X> T_8_13.sp4_h_r_5
 (17 5)  (413 213)  (413 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (30 5)  (426 213)  (426 213)  routing T_8_13.lc_trk_g3_6 <X> T_8_13.wire_bram/ram/WDATA_13
 (41 5)  (437 213)  (437 213)  Enable bit of Mux _out_links/OutMux9_2 => wire_bram/ram/RDATA_13 sp4_r_v_b_5
 (4 6)  (400 214)  (400 214)  routing T_8_13.sp4_v_b_3 <X> T_8_13.sp4_v_t_38
 (19 6)  (415 214)  (415 214)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_t_6
 (28 6)  (424 214)  (424 214)  routing T_8_13.lc_trk_g2_6 <X> T_8_13.wire_bram/ram/WDATA_12
 (29 6)  (425 214)  (425 214)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_6 wire_bram/ram/WDATA_12
 (30 6)  (426 214)  (426 214)  routing T_8_13.lc_trk_g2_6 <X> T_8_13.wire_bram/ram/WDATA_12
 (30 7)  (426 215)  (426 215)  routing T_8_13.lc_trk_g2_6 <X> T_8_13.wire_bram/ram/WDATA_12
 (41 7)  (437 215)  (437 215)  Enable bit of Mux _out_links/OutMux9_3 => wire_bram/ram/RDATA_12 sp4_r_v_b_7
 (4 8)  (400 216)  (400 216)  routing T_8_13.sp4_h_l_37 <X> T_8_13.sp4_v_b_6
 (6 8)  (402 216)  (402 216)  routing T_8_13.sp4_h_l_37 <X> T_8_13.sp4_v_b_6
 (22 8)  (418 216)  (418 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (27 8)  (423 216)  (423 216)  routing T_8_13.lc_trk_g3_0 <X> T_8_13.wire_bram/ram/WDATA_11
 (28 8)  (424 216)  (424 216)  routing T_8_13.lc_trk_g3_0 <X> T_8_13.wire_bram/ram/WDATA_11
 (29 8)  (425 216)  (425 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (5 9)  (401 217)  (401 217)  routing T_8_13.sp4_h_l_37 <X> T_8_13.sp4_v_b_6
 (22 9)  (418 217)  (418 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (39 9)  (435 217)  (435 217)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (27 10)  (423 218)  (423 218)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_bram/ram/WDATA_10
 (28 10)  (424 218)  (424 218)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_bram/ram/WDATA_10
 (29 10)  (425 218)  (425 218)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_7 wire_bram/ram/WDATA_10
 (30 10)  (426 218)  (426 218)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_bram/ram/WDATA_10
 (22 11)  (418 219)  (418 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (30 11)  (426 219)  (426 219)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_bram/ram/WDATA_10
 (37 11)  (433 219)  (433 219)  Enable bit of Mux _out_links/OutMux7_5 => wire_bram/ram/RDATA_10 sp4_h_l_15
 (6 12)  (402 220)  (402 220)  routing T_8_13.sp4_h_r_4 <X> T_8_13.sp4_v_b_9
 (8 12)  (404 220)  (404 220)  routing T_8_13.sp4_v_b_10 <X> T_8_13.sp4_h_r_10
 (9 12)  (405 220)  (405 220)  routing T_8_13.sp4_v_b_10 <X> T_8_13.sp4_h_r_10
 (28 12)  (424 220)  (424 220)  routing T_8_13.lc_trk_g2_3 <X> T_8_13.wire_bram/ram/WDATA_9
 (29 12)  (425 220)  (425 220)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_3 wire_bram/ram/WDATA_9
 (17 13)  (413 221)  (413 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (30 13)  (426 221)  (426 221)  routing T_8_13.lc_trk_g2_3 <X> T_8_13.wire_bram/ram/WDATA_9
 (41 13)  (437 221)  (437 221)  Enable bit of Mux _out_links/OutMux9_6 => wire_bram/ram/RDATA_9 sp4_r_v_b_13
 (1 14)  (397 222)  (397 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (22 14)  (418 222)  (418 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (421 222)  (421 222)  routing T_8_13.sp4_h_l_27 <X> T_8_13.lc_trk_g3_6
 (29 14)  (425 222)  (425 222)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g0_6 wire_bram/ram/WDATA_8
 (30 14)  (426 222)  (426 222)  routing T_8_13.lc_trk_g0_6 <X> T_8_13.wire_bram/ram/WDATA_8
 (1 15)  (397 223)  (397 223)  routing T_8_13.lc_trk_g0_4 <X> T_8_13.wire_bram/ram/RE
 (21 15)  (417 223)  (417 223)  routing T_8_13.sp4_r_v_b_47 <X> T_8_13.lc_trk_g3_7
 (22 15)  (418 223)  (418 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_27 lc_trk_g3_6
 (23 15)  (419 223)  (419 223)  routing T_8_13.sp4_h_l_27 <X> T_8_13.lc_trk_g3_6
 (24 15)  (420 223)  (420 223)  routing T_8_13.sp4_h_l_27 <X> T_8_13.lc_trk_g3_6
 (30 15)  (426 223)  (426 223)  routing T_8_13.lc_trk_g0_6 <X> T_8_13.wire_bram/ram/WDATA_8
 (36 15)  (432 223)  (432 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_bram/ram/RDATA_8 sp4_h_l_3


LogicTile_9_13

 (12 0)  (450 208)  (450 208)  routing T_9_13.sp4_v_t_39 <X> T_9_13.sp4_h_r_2
 (9 3)  (447 211)  (447 211)  routing T_9_13.sp4_v_b_1 <X> T_9_13.sp4_v_t_36
 (9 4)  (447 212)  (447 212)  routing T_9_13.sp4_v_t_41 <X> T_9_13.sp4_h_r_4
 (13 5)  (451 213)  (451 213)  routing T_9_13.sp4_v_t_37 <X> T_9_13.sp4_h_r_5
 (5 6)  (443 214)  (443 214)  routing T_9_13.sp4_v_b_3 <X> T_9_13.sp4_h_l_38
 (4 8)  (442 216)  (442 216)  routing T_9_13.sp4_v_t_43 <X> T_9_13.sp4_v_b_6
 (12 8)  (450 216)  (450 216)  routing T_9_13.sp4_v_t_45 <X> T_9_13.sp4_h_r_8
 (5 12)  (443 220)  (443 220)  routing T_9_13.sp4_v_b_9 <X> T_9_13.sp4_h_r_9
 (8 12)  (446 220)  (446 220)  routing T_9_13.sp4_v_b_4 <X> T_9_13.sp4_h_r_10
 (9 12)  (447 220)  (447 220)  routing T_9_13.sp4_v_b_4 <X> T_9_13.sp4_h_r_10
 (10 12)  (448 220)  (448 220)  routing T_9_13.sp4_v_b_4 <X> T_9_13.sp4_h_r_10
 (6 13)  (444 221)  (444 221)  routing T_9_13.sp4_v_b_9 <X> T_9_13.sp4_h_r_9
 (9 15)  (447 223)  (447 223)  routing T_9_13.sp4_v_b_2 <X> T_9_13.sp4_v_t_47
 (10 15)  (448 223)  (448 223)  routing T_9_13.sp4_v_b_2 <X> T_9_13.sp4_v_t_47


LogicTile_10_13

 (13 0)  (505 208)  (505 208)  routing T_10_13.sp4_h_l_39 <X> T_10_13.sp4_v_b_2
 (8 1)  (500 209)  (500 209)  routing T_10_13.sp4_h_r_1 <X> T_10_13.sp4_v_b_1
 (12 1)  (504 209)  (504 209)  routing T_10_13.sp4_h_l_39 <X> T_10_13.sp4_v_b_2
 (16 2)  (508 210)  (508 210)  routing T_10_13.sp12_h_r_13 <X> T_10_13.lc_trk_g0_5
 (17 2)  (509 210)  (509 210)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (3 4)  (495 212)  (495 212)  routing T_10_13.sp12_v_b_0 <X> T_10_13.sp12_h_r_0
 (17 4)  (509 212)  (509 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (3 5)  (495 213)  (495 213)  routing T_10_13.sp12_v_b_0 <X> T_10_13.sp12_h_r_0
 (18 5)  (510 213)  (510 213)  routing T_10_13.sp4_r_v_b_25 <X> T_10_13.lc_trk_g1_1
 (25 6)  (517 214)  (517 214)  routing T_10_13.sp4_h_l_11 <X> T_10_13.lc_trk_g1_6
 (22 7)  (514 215)  (514 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (515 215)  (515 215)  routing T_10_13.sp4_h_l_11 <X> T_10_13.lc_trk_g1_6
 (24 7)  (516 215)  (516 215)  routing T_10_13.sp4_h_l_11 <X> T_10_13.lc_trk_g1_6
 (25 7)  (517 215)  (517 215)  routing T_10_13.sp4_h_l_11 <X> T_10_13.lc_trk_g1_6
 (25 8)  (517 216)  (517 216)  routing T_10_13.bnl_op_2 <X> T_10_13.lc_trk_g2_2
 (10 9)  (502 217)  (502 217)  routing T_10_13.sp4_h_r_2 <X> T_10_13.sp4_v_b_7
 (22 9)  (514 217)  (514 217)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (517 217)  (517 217)  routing T_10_13.bnl_op_2 <X> T_10_13.lc_trk_g2_2
 (3 12)  (495 220)  (495 220)  routing T_10_13.sp12_v_t_22 <X> T_10_13.sp12_h_r_1
 (8 12)  (500 220)  (500 220)  routing T_10_13.sp4_v_b_4 <X> T_10_13.sp4_h_r_10
 (9 12)  (501 220)  (501 220)  routing T_10_13.sp4_v_b_4 <X> T_10_13.sp4_h_r_10
 (10 12)  (502 220)  (502 220)  routing T_10_13.sp4_v_b_4 <X> T_10_13.sp4_h_r_10
 (8 13)  (500 221)  (500 221)  routing T_10_13.sp4_h_l_47 <X> T_10_13.sp4_v_b_10
 (9 13)  (501 221)  (501 221)  routing T_10_13.sp4_h_l_47 <X> T_10_13.sp4_v_b_10
 (4 14)  (496 222)  (496 222)  routing T_10_13.sp4_v_b_9 <X> T_10_13.sp4_v_t_44
 (26 14)  (518 222)  (518 222)  routing T_10_13.lc_trk_g0_5 <X> T_10_13.wire_logic_cluster/lc_7/in_0
 (28 14)  (520 222)  (520 222)  routing T_10_13.lc_trk_g2_2 <X> T_10_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 222)  (521 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 222)  (524 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 222)  (526 222)  routing T_10_13.lc_trk_g1_1 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 222)  (527 222)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.input_2_7
 (41 14)  (533 222)  (533 222)  LC_7 Logic Functioning bit
 (47 14)  (539 222)  (539 222)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (29 15)  (521 223)  (521 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 223)  (522 223)  routing T_10_13.lc_trk_g2_2 <X> T_10_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (524 223)  (524 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (526 223)  (526 223)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.input_2_7
 (35 15)  (527 223)  (527 223)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.input_2_7
 (38 15)  (530 223)  (530 223)  LC_7 Logic Functioning bit
 (41 15)  (533 223)  (533 223)  LC_7 Logic Functioning bit


LogicTile_11_13

 (16 0)  (562 208)  (562 208)  routing T_11_13.sp12_h_l_14 <X> T_11_13.lc_trk_g0_1
 (17 0)  (563 208)  (563 208)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (26 0)  (572 208)  (572 208)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 208)  (573 208)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 208)  (575 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 208)  (576 208)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 208)  (577 208)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 208)  (578 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (581 208)  (581 208)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.input_2_0
 (39 0)  (585 208)  (585 208)  LC_0 Logic Functioning bit
 (40 0)  (586 208)  (586 208)  LC_0 Logic Functioning bit
 (42 0)  (588 208)  (588 208)  LC_0 Logic Functioning bit
 (48 0)  (594 208)  (594 208)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (8 1)  (554 209)  (554 209)  routing T_11_13.sp4_h_l_42 <X> T_11_13.sp4_v_b_1
 (9 1)  (555 209)  (555 209)  routing T_11_13.sp4_h_l_42 <X> T_11_13.sp4_v_b_1
 (10 1)  (556 209)  (556 209)  routing T_11_13.sp4_h_l_42 <X> T_11_13.sp4_v_b_1
 (18 1)  (564 209)  (564 209)  routing T_11_13.sp12_h_l_14 <X> T_11_13.lc_trk_g0_1
 (27 1)  (573 209)  (573 209)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 209)  (575 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 209)  (577 209)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 209)  (578 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (579 209)  (579 209)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.input_2_0
 (38 1)  (584 209)  (584 209)  LC_0 Logic Functioning bit
 (39 1)  (585 209)  (585 209)  LC_0 Logic Functioning bit
 (40 1)  (586 209)  (586 209)  LC_0 Logic Functioning bit
 (41 1)  (587 209)  (587 209)  LC_0 Logic Functioning bit
 (42 1)  (588 209)  (588 209)  LC_0 Logic Functioning bit
 (43 1)  (589 209)  (589 209)  LC_0 Logic Functioning bit
 (17 2)  (563 210)  (563 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (567 210)  (567 210)  routing T_11_13.bnr_op_7 <X> T_11_13.lc_trk_g0_7
 (22 2)  (568 210)  (568 210)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (572 210)  (572 210)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 210)  (574 210)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 210)  (575 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 210)  (577 210)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 210)  (578 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 210)  (580 210)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 210)  (581 210)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.input_2_1
 (39 2)  (585 210)  (585 210)  LC_1 Logic Functioning bit
 (40 2)  (586 210)  (586 210)  LC_1 Logic Functioning bit
 (42 2)  (588 210)  (588 210)  LC_1 Logic Functioning bit
 (14 3)  (560 211)  (560 211)  routing T_11_13.sp4_r_v_b_28 <X> T_11_13.lc_trk_g0_4
 (17 3)  (563 211)  (563 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (564 211)  (564 211)  routing T_11_13.sp4_r_v_b_29 <X> T_11_13.lc_trk_g0_5
 (21 3)  (567 211)  (567 211)  routing T_11_13.bnr_op_7 <X> T_11_13.lc_trk_g0_7
 (26 3)  (572 211)  (572 211)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 211)  (575 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 211)  (576 211)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 211)  (578 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (579 211)  (579 211)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.input_2_1
 (35 3)  (581 211)  (581 211)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.input_2_1
 (38 3)  (584 211)  (584 211)  LC_1 Logic Functioning bit
 (39 3)  (585 211)  (585 211)  LC_1 Logic Functioning bit
 (40 3)  (586 211)  (586 211)  LC_1 Logic Functioning bit
 (41 3)  (587 211)  (587 211)  LC_1 Logic Functioning bit
 (42 3)  (588 211)  (588 211)  LC_1 Logic Functioning bit
 (43 3)  (589 211)  (589 211)  LC_1 Logic Functioning bit
 (3 4)  (549 212)  (549 212)  routing T_11_13.sp12_v_t_23 <X> T_11_13.sp12_h_r_0
 (6 4)  (552 212)  (552 212)  routing T_11_13.sp4_h_r_10 <X> T_11_13.sp4_v_b_3
 (27 4)  (573 212)  (573 212)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 212)  (575 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 212)  (576 212)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 212)  (577 212)  routing T_11_13.lc_trk_g2_5 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 212)  (578 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 212)  (579 212)  routing T_11_13.lc_trk_g2_5 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (583 212)  (583 212)  LC_2 Logic Functioning bit
 (42 4)  (588 212)  (588 212)  LC_2 Logic Functioning bit
 (50 4)  (596 212)  (596 212)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (572 213)  (572 213)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 213)  (573 213)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 213)  (574 213)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 213)  (575 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 213)  (576 213)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (43 5)  (589 213)  (589 213)  LC_2 Logic Functioning bit
 (17 6)  (563 214)  (563 214)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (564 214)  (564 214)  routing T_11_13.bnr_op_5 <X> T_11_13.lc_trk_g1_5
 (26 6)  (572 214)  (572 214)  routing T_11_13.lc_trk_g0_5 <X> T_11_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 214)  (575 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 214)  (576 214)  routing T_11_13.lc_trk_g0_4 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 214)  (578 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 214)  (579 214)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 214)  (580 214)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 214)  (583 214)  LC_3 Logic Functioning bit
 (39 6)  (585 214)  (585 214)  LC_3 Logic Functioning bit
 (40 6)  (586 214)  (586 214)  LC_3 Logic Functioning bit
 (41 6)  (587 214)  (587 214)  LC_3 Logic Functioning bit
 (42 6)  (588 214)  (588 214)  LC_3 Logic Functioning bit
 (15 7)  (561 215)  (561 215)  routing T_11_13.bot_op_4 <X> T_11_13.lc_trk_g1_4
 (17 7)  (563 215)  (563 215)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (564 215)  (564 215)  routing T_11_13.bnr_op_5 <X> T_11_13.lc_trk_g1_5
 (22 7)  (568 215)  (568 215)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (569 215)  (569 215)  routing T_11_13.sp12_h_r_14 <X> T_11_13.lc_trk_g1_6
 (29 7)  (575 215)  (575 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (578 215)  (578 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (38 7)  (584 215)  (584 215)  LC_3 Logic Functioning bit
 (40 7)  (586 215)  (586 215)  LC_3 Logic Functioning bit
 (41 7)  (587 215)  (587 215)  LC_3 Logic Functioning bit
 (42 7)  (588 215)  (588 215)  LC_3 Logic Functioning bit
 (5 8)  (551 216)  (551 216)  routing T_11_13.sp4_h_l_38 <X> T_11_13.sp4_h_r_6
 (4 9)  (550 217)  (550 217)  routing T_11_13.sp4_h_l_38 <X> T_11_13.sp4_h_r_6
 (22 9)  (568 217)  (568 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (569 217)  (569 217)  routing T_11_13.sp4_h_l_15 <X> T_11_13.lc_trk_g2_2
 (24 9)  (570 217)  (570 217)  routing T_11_13.sp4_h_l_15 <X> T_11_13.lc_trk_g2_2
 (25 9)  (571 217)  (571 217)  routing T_11_13.sp4_h_l_15 <X> T_11_13.lc_trk_g2_2
 (17 10)  (563 218)  (563 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (568 218)  (568 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (569 218)  (569 218)  routing T_11_13.sp4_v_b_47 <X> T_11_13.lc_trk_g2_7
 (24 10)  (570 218)  (570 218)  routing T_11_13.sp4_v_b_47 <X> T_11_13.lc_trk_g2_7
 (14 11)  (560 219)  (560 219)  routing T_11_13.sp4_h_l_17 <X> T_11_13.lc_trk_g2_4
 (15 11)  (561 219)  (561 219)  routing T_11_13.sp4_h_l_17 <X> T_11_13.lc_trk_g2_4
 (16 11)  (562 219)  (562 219)  routing T_11_13.sp4_h_l_17 <X> T_11_13.lc_trk_g2_4
 (17 11)  (563 219)  (563 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (564 219)  (564 219)  routing T_11_13.sp4_r_v_b_37 <X> T_11_13.lc_trk_g2_5
 (3 12)  (549 220)  (549 220)  routing T_11_13.sp12_v_t_22 <X> T_11_13.sp12_h_r_1
 (17 12)  (563 220)  (563 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (568 220)  (568 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (569 220)  (569 220)  routing T_11_13.sp4_h_r_27 <X> T_11_13.lc_trk_g3_3
 (24 12)  (570 220)  (570 220)  routing T_11_13.sp4_h_r_27 <X> T_11_13.lc_trk_g3_3
 (18 13)  (564 221)  (564 221)  routing T_11_13.sp4_r_v_b_41 <X> T_11_13.lc_trk_g3_1
 (21 13)  (567 221)  (567 221)  routing T_11_13.sp4_h_r_27 <X> T_11_13.lc_trk_g3_3
 (13 15)  (559 223)  (559 223)  routing T_11_13.sp4_v_b_6 <X> T_11_13.sp4_h_l_46
 (19 15)  (565 223)  (565 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_12_13

 (3 0)  (603 208)  (603 208)  routing T_12_13.sp12_h_r_0 <X> T_12_13.sp12_v_b_0
 (6 0)  (606 208)  (606 208)  routing T_12_13.sp4_h_r_7 <X> T_12_13.sp4_v_b_0
 (15 0)  (615 208)  (615 208)  routing T_12_13.sp4_h_l_4 <X> T_12_13.lc_trk_g0_1
 (16 0)  (616 208)  (616 208)  routing T_12_13.sp4_h_l_4 <X> T_12_13.lc_trk_g0_1
 (17 0)  (617 208)  (617 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (618 208)  (618 208)  routing T_12_13.sp4_h_l_4 <X> T_12_13.lc_trk_g0_1
 (26 0)  (626 208)  (626 208)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 208)  (627 208)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 208)  (628 208)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 208)  (629 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 208)  (632 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 208)  (633 208)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 208)  (634 208)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 208)  (636 208)  LC_0 Logic Functioning bit
 (3 1)  (603 209)  (603 209)  routing T_12_13.sp12_h_r_0 <X> T_12_13.sp12_v_b_0
 (13 1)  (613 209)  (613 209)  routing T_12_13.sp4_v_t_44 <X> T_12_13.sp4_h_r_2
 (18 1)  (618 209)  (618 209)  routing T_12_13.sp4_h_l_4 <X> T_12_13.lc_trk_g0_1
 (26 1)  (626 209)  (626 209)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 209)  (627 209)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 209)  (629 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 209)  (630 209)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 209)  (632 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (634 209)  (634 209)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.input_2_0
 (6 2)  (606 210)  (606 210)  routing T_12_13.sp4_v_b_9 <X> T_12_13.sp4_v_t_37
 (16 2)  (616 210)  (616 210)  routing T_12_13.sp4_v_b_13 <X> T_12_13.lc_trk_g0_5
 (17 2)  (617 210)  (617 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (618 210)  (618 210)  routing T_12_13.sp4_v_b_13 <X> T_12_13.lc_trk_g0_5
 (29 2)  (629 210)  (629 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 210)  (630 210)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 210)  (631 210)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 210)  (632 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 210)  (634 210)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 210)  (636 210)  LC_1 Logic Functioning bit
 (48 2)  (648 210)  (648 210)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (5 3)  (605 211)  (605 211)  routing T_12_13.sp4_v_b_9 <X> T_12_13.sp4_v_t_37
 (8 3)  (608 211)  (608 211)  routing T_12_13.sp4_h_r_1 <X> T_12_13.sp4_v_t_36
 (9 3)  (609 211)  (609 211)  routing T_12_13.sp4_h_r_1 <X> T_12_13.sp4_v_t_36
 (18 3)  (618 211)  (618 211)  routing T_12_13.sp4_v_b_13 <X> T_12_13.lc_trk_g0_5
 (22 3)  (622 211)  (622 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (623 211)  (623 211)  routing T_12_13.sp4_v_b_22 <X> T_12_13.lc_trk_g0_6
 (24 3)  (624 211)  (624 211)  routing T_12_13.sp4_v_b_22 <X> T_12_13.lc_trk_g0_6
 (27 3)  (627 211)  (627 211)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 211)  (628 211)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 211)  (629 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 211)  (630 211)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 211)  (631 211)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 211)  (632 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (634 211)  (634 211)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.input_2_1
 (35 3)  (635 211)  (635 211)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.input_2_1
 (15 4)  (615 212)  (615 212)  routing T_12_13.sp4_h_r_1 <X> T_12_13.lc_trk_g1_1
 (16 4)  (616 212)  (616 212)  routing T_12_13.sp4_h_r_1 <X> T_12_13.lc_trk_g1_1
 (17 4)  (617 212)  (617 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (25 4)  (625 212)  (625 212)  routing T_12_13.sp4_h_r_10 <X> T_12_13.lc_trk_g1_2
 (26 4)  (626 212)  (626 212)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (628 212)  (628 212)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 212)  (629 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 212)  (630 212)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 212)  (633 212)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 212)  (634 212)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 212)  (636 212)  LC_2 Logic Functioning bit
 (48 4)  (648 212)  (648 212)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (18 5)  (618 213)  (618 213)  routing T_12_13.sp4_h_r_1 <X> T_12_13.lc_trk_g1_1
 (22 5)  (622 213)  (622 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (623 213)  (623 213)  routing T_12_13.sp4_h_r_10 <X> T_12_13.lc_trk_g1_2
 (24 5)  (624 213)  (624 213)  routing T_12_13.sp4_h_r_10 <X> T_12_13.lc_trk_g1_2
 (26 5)  (626 213)  (626 213)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 213)  (627 213)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 213)  (629 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 213)  (630 213)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 213)  (632 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (634 213)  (634 213)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.input_2_2
 (22 6)  (622 214)  (622 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (623 214)  (623 214)  routing T_12_13.sp4_h_r_7 <X> T_12_13.lc_trk_g1_7
 (24 6)  (624 214)  (624 214)  routing T_12_13.sp4_h_r_7 <X> T_12_13.lc_trk_g1_7
 (27 6)  (627 214)  (627 214)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 214)  (629 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 214)  (631 214)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 214)  (632 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 214)  (634 214)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 214)  (635 214)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.input_2_3
 (36 6)  (636 214)  (636 214)  LC_3 Logic Functioning bit
 (12 7)  (612 215)  (612 215)  routing T_12_13.sp4_h_l_40 <X> T_12_13.sp4_v_t_40
 (21 7)  (621 215)  (621 215)  routing T_12_13.sp4_h_r_7 <X> T_12_13.lc_trk_g1_7
 (22 7)  (622 215)  (622 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (623 215)  (623 215)  routing T_12_13.sp4_h_r_6 <X> T_12_13.lc_trk_g1_6
 (24 7)  (624 215)  (624 215)  routing T_12_13.sp4_h_r_6 <X> T_12_13.lc_trk_g1_6
 (25 7)  (625 215)  (625 215)  routing T_12_13.sp4_h_r_6 <X> T_12_13.lc_trk_g1_6
 (27 7)  (627 215)  (627 215)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 215)  (628 215)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 215)  (629 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 215)  (631 215)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 215)  (632 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (634 215)  (634 215)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.input_2_3
 (35 7)  (635 215)  (635 215)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.input_2_3
 (52 7)  (652 215)  (652 215)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (6 8)  (606 216)  (606 216)  routing T_12_13.sp4_h_r_1 <X> T_12_13.sp4_v_b_6
 (12 8)  (612 216)  (612 216)  routing T_12_13.sp4_v_t_45 <X> T_12_13.sp4_h_r_8
 (26 8)  (626 216)  (626 216)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 216)  (627 216)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 216)  (628 216)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 216)  (629 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 216)  (630 216)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 216)  (632 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 216)  (633 216)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 216)  (634 216)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 216)  (636 216)  LC_4 Logic Functioning bit
 (4 9)  (604 217)  (604 217)  routing T_12_13.sp4_h_l_47 <X> T_12_13.sp4_h_r_6
 (6 9)  (606 217)  (606 217)  routing T_12_13.sp4_h_l_47 <X> T_12_13.sp4_h_r_6
 (26 9)  (626 217)  (626 217)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 217)  (627 217)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 217)  (629 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 217)  (632 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (634 217)  (634 217)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.input_2_4
 (51 9)  (651 217)  (651 217)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (615 218)  (615 218)  routing T_12_13.sp4_h_r_45 <X> T_12_13.lc_trk_g2_5
 (16 10)  (616 218)  (616 218)  routing T_12_13.sp4_h_r_45 <X> T_12_13.lc_trk_g2_5
 (17 10)  (617 218)  (617 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (618 218)  (618 218)  routing T_12_13.sp4_h_r_45 <X> T_12_13.lc_trk_g2_5
 (21 10)  (621 218)  (621 218)  routing T_12_13.sp4_h_l_34 <X> T_12_13.lc_trk_g2_7
 (22 10)  (622 218)  (622 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (623 218)  (623 218)  routing T_12_13.sp4_h_l_34 <X> T_12_13.lc_trk_g2_7
 (24 10)  (624 218)  (624 218)  routing T_12_13.sp4_h_l_34 <X> T_12_13.lc_trk_g2_7
 (27 10)  (627 218)  (627 218)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 218)  (629 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 218)  (631 218)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 218)  (634 218)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 218)  (635 218)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.input_2_5
 (36 10)  (636 218)  (636 218)  LC_5 Logic Functioning bit
 (46 10)  (646 218)  (646 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (9 11)  (609 219)  (609 219)  routing T_12_13.sp4_v_b_7 <X> T_12_13.sp4_v_t_42
 (18 11)  (618 219)  (618 219)  routing T_12_13.sp4_h_r_45 <X> T_12_13.lc_trk_g2_5
 (21 11)  (621 219)  (621 219)  routing T_12_13.sp4_h_l_34 <X> T_12_13.lc_trk_g2_7
 (29 11)  (629 219)  (629 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 219)  (631 219)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 219)  (632 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (633 219)  (633 219)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.input_2_5
 (25 12)  (625 220)  (625 220)  routing T_12_13.sp4_h_r_34 <X> T_12_13.lc_trk_g3_2
 (26 12)  (626 220)  (626 220)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 220)  (630 220)  routing T_12_13.lc_trk_g0_5 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 220)  (633 220)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 220)  (634 220)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 220)  (636 220)  LC_6 Logic Functioning bit
 (12 13)  (612 221)  (612 221)  routing T_12_13.sp4_h_r_11 <X> T_12_13.sp4_v_b_11
 (15 13)  (615 221)  (615 221)  routing T_12_13.sp4_v_t_29 <X> T_12_13.lc_trk_g3_0
 (16 13)  (616 221)  (616 221)  routing T_12_13.sp4_v_t_29 <X> T_12_13.lc_trk_g3_0
 (17 13)  (617 221)  (617 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (622 221)  (622 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (623 221)  (623 221)  routing T_12_13.sp4_h_r_34 <X> T_12_13.lc_trk_g3_2
 (24 13)  (624 221)  (624 221)  routing T_12_13.sp4_h_r_34 <X> T_12_13.lc_trk_g3_2
 (26 13)  (626 221)  (626 221)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 221)  (627 221)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 221)  (629 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (632 221)  (632 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (634 221)  (634 221)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.input_2_6
 (53 13)  (653 221)  (653 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (614 222)  (614 222)  routing T_12_13.sp4_h_r_44 <X> T_12_13.lc_trk_g3_4
 (25 14)  (625 222)  (625 222)  routing T_12_13.sp4_v_b_38 <X> T_12_13.lc_trk_g3_6
 (27 14)  (627 222)  (627 222)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 222)  (629 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 222)  (631 222)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 222)  (632 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 222)  (634 222)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 222)  (635 222)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.input_2_7
 (36 14)  (636 222)  (636 222)  LC_7 Logic Functioning bit
 (14 15)  (614 223)  (614 223)  routing T_12_13.sp4_h_r_44 <X> T_12_13.lc_trk_g3_4
 (15 15)  (615 223)  (615 223)  routing T_12_13.sp4_h_r_44 <X> T_12_13.lc_trk_g3_4
 (16 15)  (616 223)  (616 223)  routing T_12_13.sp4_h_r_44 <X> T_12_13.lc_trk_g3_4
 (17 15)  (617 223)  (617 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (622 223)  (622 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (623 223)  (623 223)  routing T_12_13.sp4_v_b_38 <X> T_12_13.lc_trk_g3_6
 (25 15)  (625 223)  (625 223)  routing T_12_13.sp4_v_b_38 <X> T_12_13.lc_trk_g3_6
 (27 15)  (627 223)  (627 223)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 223)  (628 223)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 223)  (629 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 223)  (631 223)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 223)  (632 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (633 223)  (633 223)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.input_2_7
 (34 15)  (634 223)  (634 223)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.input_2_7
 (35 15)  (635 223)  (635 223)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.input_2_7
 (47 15)  (647 223)  (647 223)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_13_13

 (3 0)  (657 208)  (657 208)  routing T_13_13.sp12_h_r_0 <X> T_13_13.sp12_v_b_0
 (4 0)  (658 208)  (658 208)  routing T_13_13.sp4_v_t_37 <X> T_13_13.sp4_v_b_0
 (21 0)  (675 208)  (675 208)  routing T_13_13.wire_logic_cluster/lc_3/out <X> T_13_13.lc_trk_g0_3
 (22 0)  (676 208)  (676 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (680 208)  (680 208)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 208)  (683 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 208)  (685 208)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 208)  (686 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 208)  (688 208)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (41 0)  (695 208)  (695 208)  LC_0 Logic Functioning bit
 (43 0)  (697 208)  (697 208)  LC_0 Logic Functioning bit
 (3 1)  (657 209)  (657 209)  routing T_13_13.sp12_h_r_0 <X> T_13_13.sp12_v_b_0
 (12 1)  (666 209)  (666 209)  routing T_13_13.sp4_h_r_2 <X> T_13_13.sp4_v_b_2
 (22 1)  (676 209)  (676 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (677 209)  (677 209)  routing T_13_13.sp4_h_r_2 <X> T_13_13.lc_trk_g0_2
 (24 1)  (678 209)  (678 209)  routing T_13_13.sp4_h_r_2 <X> T_13_13.lc_trk_g0_2
 (25 1)  (679 209)  (679 209)  routing T_13_13.sp4_h_r_2 <X> T_13_13.lc_trk_g0_2
 (26 1)  (680 209)  (680 209)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 209)  (683 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 209)  (684 209)  routing T_13_13.lc_trk_g0_3 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 209)  (685 209)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 209)  (690 209)  LC_0 Logic Functioning bit
 (38 1)  (692 209)  (692 209)  LC_0 Logic Functioning bit
 (41 1)  (695 209)  (695 209)  LC_0 Logic Functioning bit
 (43 1)  (697 209)  (697 209)  LC_0 Logic Functioning bit
 (1 2)  (655 210)  (655 210)  routing T_13_13.glb_netwk_5 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (668 210)  (668 210)  routing T_13_13.bnr_op_4 <X> T_13_13.lc_trk_g0_4
 (28 2)  (682 210)  (682 210)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 210)  (685 210)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 210)  (688 210)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 210)  (691 210)  LC_1 Logic Functioning bit
 (38 2)  (692 210)  (692 210)  LC_1 Logic Functioning bit
 (39 2)  (693 210)  (693 210)  LC_1 Logic Functioning bit
 (40 2)  (694 210)  (694 210)  LC_1 Logic Functioning bit
 (41 2)  (695 210)  (695 210)  LC_1 Logic Functioning bit
 (42 2)  (696 210)  (696 210)  LC_1 Logic Functioning bit
 (43 2)  (697 210)  (697 210)  LC_1 Logic Functioning bit
 (45 2)  (699 210)  (699 210)  LC_1 Logic Functioning bit
 (47 2)  (701 210)  (701 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (704 210)  (704 210)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (654 211)  (654 211)  routing T_13_13.glb_netwk_5 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (14 3)  (668 211)  (668 211)  routing T_13_13.bnr_op_4 <X> T_13_13.lc_trk_g0_4
 (17 3)  (671 211)  (671 211)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (676 211)  (676 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (677 211)  (677 211)  routing T_13_13.sp4_v_b_22 <X> T_13_13.lc_trk_g0_6
 (24 3)  (678 211)  (678 211)  routing T_13_13.sp4_v_b_22 <X> T_13_13.lc_trk_g0_6
 (27 3)  (681 211)  (681 211)  routing T_13_13.lc_trk_g1_0 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 211)  (683 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 211)  (684 211)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 211)  (690 211)  LC_1 Logic Functioning bit
 (37 3)  (691 211)  (691 211)  LC_1 Logic Functioning bit
 (38 3)  (692 211)  (692 211)  LC_1 Logic Functioning bit
 (39 3)  (693 211)  (693 211)  LC_1 Logic Functioning bit
 (40 3)  (694 211)  (694 211)  LC_1 Logic Functioning bit
 (41 3)  (695 211)  (695 211)  LC_1 Logic Functioning bit
 (42 3)  (696 211)  (696 211)  LC_1 Logic Functioning bit
 (43 3)  (697 211)  (697 211)  LC_1 Logic Functioning bit
 (45 3)  (699 211)  (699 211)  LC_1 Logic Functioning bit
 (47 3)  (701 211)  (701 211)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (705 211)  (705 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (654 212)  (654 212)  routing T_13_13.glb_netwk_7 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (1 4)  (655 212)  (655 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (6 4)  (660 212)  (660 212)  routing T_13_13.sp4_h_r_10 <X> T_13_13.sp4_v_b_3
 (11 4)  (665 212)  (665 212)  routing T_13_13.sp4_v_t_39 <X> T_13_13.sp4_v_b_5
 (14 4)  (668 212)  (668 212)  routing T_13_13.sp4_h_r_8 <X> T_13_13.lc_trk_g1_0
 (26 4)  (680 212)  (680 212)  routing T_13_13.lc_trk_g0_4 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 212)  (681 212)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 212)  (682 212)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 212)  (683 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 212)  (684 212)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 212)  (685 212)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 212)  (688 212)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (39 4)  (693 212)  (693 212)  LC_2 Logic Functioning bit
 (40 4)  (694 212)  (694 212)  LC_2 Logic Functioning bit
 (42 4)  (696 212)  (696 212)  LC_2 Logic Functioning bit
 (0 5)  (654 213)  (654 213)  routing T_13_13.glb_netwk_7 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (8 5)  (662 213)  (662 213)  routing T_13_13.sp4_v_t_36 <X> T_13_13.sp4_v_b_4
 (10 5)  (664 213)  (664 213)  routing T_13_13.sp4_v_t_36 <X> T_13_13.sp4_v_b_4
 (12 5)  (666 213)  (666 213)  routing T_13_13.sp4_v_t_39 <X> T_13_13.sp4_v_b_5
 (15 5)  (669 213)  (669 213)  routing T_13_13.sp4_h_r_8 <X> T_13_13.lc_trk_g1_0
 (16 5)  (670 213)  (670 213)  routing T_13_13.sp4_h_r_8 <X> T_13_13.lc_trk_g1_0
 (17 5)  (671 213)  (671 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (676 213)  (676 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (677 213)  (677 213)  routing T_13_13.sp4_v_b_18 <X> T_13_13.lc_trk_g1_2
 (24 5)  (678 213)  (678 213)  routing T_13_13.sp4_v_b_18 <X> T_13_13.lc_trk_g1_2
 (29 5)  (683 213)  (683 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 213)  (684 213)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 213)  (686 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (687 213)  (687 213)  routing T_13_13.lc_trk_g2_0 <X> T_13_13.input_2_2
 (38 5)  (692 213)  (692 213)  LC_2 Logic Functioning bit
 (39 5)  (693 213)  (693 213)  LC_2 Logic Functioning bit
 (40 5)  (694 213)  (694 213)  LC_2 Logic Functioning bit
 (41 5)  (695 213)  (695 213)  LC_2 Logic Functioning bit
 (42 5)  (696 213)  (696 213)  LC_2 Logic Functioning bit
 (43 5)  (697 213)  (697 213)  LC_2 Logic Functioning bit
 (5 6)  (659 214)  (659 214)  routing T_13_13.sp4_v_t_38 <X> T_13_13.sp4_h_l_38
 (16 6)  (670 214)  (670 214)  routing T_13_13.sp12_h_r_13 <X> T_13_13.lc_trk_g1_5
 (17 6)  (671 214)  (671 214)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (25 6)  (679 214)  (679 214)  routing T_13_13.sp4_h_r_14 <X> T_13_13.lc_trk_g1_6
 (28 6)  (682 214)  (682 214)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 214)  (683 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 214)  (684 214)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (691 214)  (691 214)  LC_3 Logic Functioning bit
 (39 6)  (693 214)  (693 214)  LC_3 Logic Functioning bit
 (40 6)  (694 214)  (694 214)  LC_3 Logic Functioning bit
 (41 6)  (695 214)  (695 214)  LC_3 Logic Functioning bit
 (42 6)  (696 214)  (696 214)  LC_3 Logic Functioning bit
 (6 7)  (660 215)  (660 215)  routing T_13_13.sp4_v_t_38 <X> T_13_13.sp4_h_l_38
 (14 7)  (668 215)  (668 215)  routing T_13_13.sp4_h_r_4 <X> T_13_13.lc_trk_g1_4
 (15 7)  (669 215)  (669 215)  routing T_13_13.sp4_h_r_4 <X> T_13_13.lc_trk_g1_4
 (16 7)  (670 215)  (670 215)  routing T_13_13.sp4_h_r_4 <X> T_13_13.lc_trk_g1_4
 (17 7)  (671 215)  (671 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (676 215)  (676 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (677 215)  (677 215)  routing T_13_13.sp4_h_r_14 <X> T_13_13.lc_trk_g1_6
 (24 7)  (678 215)  (678 215)  routing T_13_13.sp4_h_r_14 <X> T_13_13.lc_trk_g1_6
 (26 7)  (680 215)  (680 215)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 215)  (681 215)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 215)  (683 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 215)  (685 215)  routing T_13_13.lc_trk_g0_2 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 215)  (686 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (687 215)  (687 215)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.input_2_3
 (34 7)  (688 215)  (688 215)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.input_2_3
 (35 7)  (689 215)  (689 215)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.input_2_3
 (39 7)  (693 215)  (693 215)  LC_3 Logic Functioning bit
 (40 7)  (694 215)  (694 215)  LC_3 Logic Functioning bit
 (41 7)  (695 215)  (695 215)  LC_3 Logic Functioning bit
 (43 7)  (697 215)  (697 215)  LC_3 Logic Functioning bit
 (3 8)  (657 216)  (657 216)  routing T_13_13.sp12_h_r_1 <X> T_13_13.sp12_v_b_1
 (9 8)  (663 216)  (663 216)  routing T_13_13.sp4_v_t_42 <X> T_13_13.sp4_h_r_7
 (11 8)  (665 216)  (665 216)  routing T_13_13.sp4_v_t_40 <X> T_13_13.sp4_v_b_8
 (25 8)  (679 216)  (679 216)  routing T_13_13.wire_logic_cluster/lc_2/out <X> T_13_13.lc_trk_g2_2
 (3 9)  (657 217)  (657 217)  routing T_13_13.sp12_h_r_1 <X> T_13_13.sp12_v_b_1
 (4 9)  (658 217)  (658 217)  routing T_13_13.sp4_v_t_36 <X> T_13_13.sp4_h_r_6
 (12 9)  (666 217)  (666 217)  routing T_13_13.sp4_v_t_40 <X> T_13_13.sp4_v_b_8
 (14 9)  (668 217)  (668 217)  routing T_13_13.sp4_r_v_b_32 <X> T_13_13.lc_trk_g2_0
 (17 9)  (671 217)  (671 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (676 217)  (676 217)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (17 11)  (671 219)  (671 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (11 12)  (665 220)  (665 220)  routing T_13_13.sp4_h_l_40 <X> T_13_13.sp4_v_b_11
 (13 12)  (667 220)  (667 220)  routing T_13_13.sp4_h_l_40 <X> T_13_13.sp4_v_b_11
 (12 13)  (666 221)  (666 221)  routing T_13_13.sp4_h_l_40 <X> T_13_13.sp4_v_b_11
 (22 13)  (676 221)  (676 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (654 222)  (654 222)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 222)  (655 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (654 223)  (654 223)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/s_r
 (8 15)  (662 223)  (662 223)  routing T_13_13.sp4_h_r_4 <X> T_13_13.sp4_v_t_47
 (9 15)  (663 223)  (663 223)  routing T_13_13.sp4_h_r_4 <X> T_13_13.sp4_v_t_47
 (10 15)  (664 223)  (664 223)  routing T_13_13.sp4_h_r_4 <X> T_13_13.sp4_v_t_47
 (22 15)  (676 223)  (676 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (677 223)  (677 223)  routing T_13_13.sp4_v_b_46 <X> T_13_13.lc_trk_g3_6
 (24 15)  (678 223)  (678 223)  routing T_13_13.sp4_v_b_46 <X> T_13_13.lc_trk_g3_6


LogicTile_14_13

 (0 0)  (708 208)  (708 208)  Negative Clock bit

 (14 0)  (722 208)  (722 208)  routing T_14_13.sp4_h_r_8 <X> T_14_13.lc_trk_g0_0
 (22 0)  (730 208)  (730 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (731 208)  (731 208)  routing T_14_13.sp4_v_b_19 <X> T_14_13.lc_trk_g0_3
 (24 0)  (732 208)  (732 208)  routing T_14_13.sp4_v_b_19 <X> T_14_13.lc_trk_g0_3
 (25 0)  (733 208)  (733 208)  routing T_14_13.sp4_h_l_7 <X> T_14_13.lc_trk_g0_2
 (27 0)  (735 208)  (735 208)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 208)  (736 208)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 208)  (739 208)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 208)  (741 208)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 208)  (742 208)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 208)  (743 208)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.input_2_0
 (36 0)  (744 208)  (744 208)  LC_0 Logic Functioning bit
 (38 0)  (746 208)  (746 208)  LC_0 Logic Functioning bit
 (40 0)  (748 208)  (748 208)  LC_0 Logic Functioning bit
 (41 0)  (749 208)  (749 208)  LC_0 Logic Functioning bit
 (43 0)  (751 208)  (751 208)  LC_0 Logic Functioning bit
 (15 1)  (723 209)  (723 209)  routing T_14_13.sp4_h_r_8 <X> T_14_13.lc_trk_g0_0
 (16 1)  (724 209)  (724 209)  routing T_14_13.sp4_h_r_8 <X> T_14_13.lc_trk_g0_0
 (17 1)  (725 209)  (725 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (730 209)  (730 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 209)  (731 209)  routing T_14_13.sp4_h_l_7 <X> T_14_13.lc_trk_g0_2
 (24 1)  (732 209)  (732 209)  routing T_14_13.sp4_h_l_7 <X> T_14_13.lc_trk_g0_2
 (25 1)  (733 209)  (733 209)  routing T_14_13.sp4_h_l_7 <X> T_14_13.lc_trk_g0_2
 (29 1)  (737 209)  (737 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 209)  (740 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (742 209)  (742 209)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.input_2_0
 (35 1)  (743 209)  (743 209)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.input_2_0
 (38 1)  (746 209)  (746 209)  LC_0 Logic Functioning bit
 (40 1)  (748 209)  (748 209)  LC_0 Logic Functioning bit
 (41 1)  (749 209)  (749 209)  LC_0 Logic Functioning bit
 (42 1)  (750 209)  (750 209)  LC_0 Logic Functioning bit
 (1 2)  (709 210)  (709 210)  routing T_14_13.glb_netwk_5 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (3 2)  (711 210)  (711 210)  routing T_14_13.sp12_h_r_0 <X> T_14_13.sp12_h_l_23
 (8 2)  (716 210)  (716 210)  routing T_14_13.sp4_h_r_5 <X> T_14_13.sp4_h_l_36
 (10 2)  (718 210)  (718 210)  routing T_14_13.sp4_h_r_5 <X> T_14_13.sp4_h_l_36
 (14 2)  (722 210)  (722 210)  routing T_14_13.wire_logic_cluster/lc_4/out <X> T_14_13.lc_trk_g0_4
 (26 2)  (734 210)  (734 210)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 210)  (735 210)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 210)  (736 210)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 210)  (739 210)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 210)  (741 210)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (38 2)  (746 210)  (746 210)  LC_1 Logic Functioning bit
 (39 2)  (747 210)  (747 210)  LC_1 Logic Functioning bit
 (40 2)  (748 210)  (748 210)  LC_1 Logic Functioning bit
 (41 2)  (749 210)  (749 210)  LC_1 Logic Functioning bit
 (42 2)  (750 210)  (750 210)  LC_1 Logic Functioning bit
 (43 2)  (751 210)  (751 210)  LC_1 Logic Functioning bit
 (50 2)  (758 210)  (758 210)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (708 211)  (708 211)  routing T_14_13.glb_netwk_5 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (3 3)  (711 211)  (711 211)  routing T_14_13.sp12_h_r_0 <X> T_14_13.sp12_h_l_23
 (17 3)  (725 211)  (725 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (734 211)  (734 211)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 211)  (735 211)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 211)  (737 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 211)  (738 211)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 211)  (739 211)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (37 3)  (745 211)  (745 211)  LC_1 Logic Functioning bit
 (38 3)  (746 211)  (746 211)  LC_1 Logic Functioning bit
 (39 3)  (747 211)  (747 211)  LC_1 Logic Functioning bit
 (40 3)  (748 211)  (748 211)  LC_1 Logic Functioning bit
 (41 3)  (749 211)  (749 211)  LC_1 Logic Functioning bit
 (42 3)  (750 211)  (750 211)  LC_1 Logic Functioning bit
 (43 3)  (751 211)  (751 211)  LC_1 Logic Functioning bit
 (1 4)  (709 212)  (709 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (12 4)  (720 212)  (720 212)  routing T_14_13.sp4_v_b_5 <X> T_14_13.sp4_h_r_5
 (17 4)  (725 212)  (725 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (730 212)  (730 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (735 212)  (735 212)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 212)  (736 212)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 212)  (737 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 212)  (738 212)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 212)  (741 212)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 212)  (742 212)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 212)  (744 212)  LC_2 Logic Functioning bit
 (37 4)  (745 212)  (745 212)  LC_2 Logic Functioning bit
 (39 4)  (747 212)  (747 212)  LC_2 Logic Functioning bit
 (43 4)  (751 212)  (751 212)  LC_2 Logic Functioning bit
 (50 4)  (758 212)  (758 212)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (709 213)  (709 213)  routing T_14_13.lc_trk_g0_2 <X> T_14_13.wire_logic_cluster/lc_7/cen
 (11 5)  (719 213)  (719 213)  routing T_14_13.sp4_v_b_5 <X> T_14_13.sp4_h_r_5
 (18 5)  (726 213)  (726 213)  routing T_14_13.sp4_r_v_b_25 <X> T_14_13.lc_trk_g1_1
 (21 5)  (729 213)  (729 213)  routing T_14_13.sp4_r_v_b_27 <X> T_14_13.lc_trk_g1_3
 (30 5)  (738 213)  (738 213)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 213)  (739 213)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 213)  (744 213)  LC_2 Logic Functioning bit
 (37 5)  (745 213)  (745 213)  LC_2 Logic Functioning bit
 (39 5)  (747 213)  (747 213)  LC_2 Logic Functioning bit
 (43 5)  (751 213)  (751 213)  LC_2 Logic Functioning bit
 (22 6)  (730 214)  (730 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (733 214)  (733 214)  routing T_14_13.sp4_h_l_11 <X> T_14_13.lc_trk_g1_6
 (27 6)  (735 214)  (735 214)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 214)  (742 214)  routing T_14_13.lc_trk_g1_1 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 214)  (744 214)  LC_3 Logic Functioning bit
 (38 6)  (746 214)  (746 214)  LC_3 Logic Functioning bit
 (42 6)  (750 214)  (750 214)  LC_3 Logic Functioning bit
 (43 6)  (751 214)  (751 214)  LC_3 Logic Functioning bit
 (45 6)  (753 214)  (753 214)  LC_3 Logic Functioning bit
 (50 6)  (758 214)  (758 214)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (760 214)  (760 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (722 215)  (722 215)  routing T_14_13.sp4_h_r_4 <X> T_14_13.lc_trk_g1_4
 (15 7)  (723 215)  (723 215)  routing T_14_13.sp4_h_r_4 <X> T_14_13.lc_trk_g1_4
 (16 7)  (724 215)  (724 215)  routing T_14_13.sp4_h_r_4 <X> T_14_13.lc_trk_g1_4
 (17 7)  (725 215)  (725 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (21 7)  (729 215)  (729 215)  routing T_14_13.sp4_r_v_b_31 <X> T_14_13.lc_trk_g1_7
 (22 7)  (730 215)  (730 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (731 215)  (731 215)  routing T_14_13.sp4_h_l_11 <X> T_14_13.lc_trk_g1_6
 (24 7)  (732 215)  (732 215)  routing T_14_13.sp4_h_l_11 <X> T_14_13.lc_trk_g1_6
 (25 7)  (733 215)  (733 215)  routing T_14_13.sp4_h_l_11 <X> T_14_13.lc_trk_g1_6
 (30 7)  (738 215)  (738 215)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 215)  (744 215)  LC_3 Logic Functioning bit
 (38 7)  (746 215)  (746 215)  LC_3 Logic Functioning bit
 (42 7)  (750 215)  (750 215)  LC_3 Logic Functioning bit
 (43 7)  (751 215)  (751 215)  LC_3 Logic Functioning bit
 (45 7)  (753 215)  (753 215)  LC_3 Logic Functioning bit
 (4 8)  (712 216)  (712 216)  routing T_14_13.sp4_h_l_43 <X> T_14_13.sp4_v_b_6
 (8 8)  (716 216)  (716 216)  routing T_14_13.sp4_v_b_1 <X> T_14_13.sp4_h_r_7
 (9 8)  (717 216)  (717 216)  routing T_14_13.sp4_v_b_1 <X> T_14_13.sp4_h_r_7
 (10 8)  (718 216)  (718 216)  routing T_14_13.sp4_v_b_1 <X> T_14_13.sp4_h_r_7
 (17 8)  (725 216)  (725 216)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (726 216)  (726 216)  routing T_14_13.bnl_op_1 <X> T_14_13.lc_trk_g2_1
 (26 8)  (734 216)  (734 216)  routing T_14_13.lc_trk_g0_4 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 216)  (735 216)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 216)  (736 216)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 216)  (737 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 216)  (738 216)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 216)  (741 216)  routing T_14_13.lc_trk_g2_1 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 216)  (744 216)  LC_4 Logic Functioning bit
 (38 8)  (746 216)  (746 216)  LC_4 Logic Functioning bit
 (5 9)  (713 217)  (713 217)  routing T_14_13.sp4_h_l_43 <X> T_14_13.sp4_v_b_6
 (13 9)  (721 217)  (721 217)  routing T_14_13.sp4_v_t_38 <X> T_14_13.sp4_h_r_8
 (17 9)  (725 217)  (725 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (726 217)  (726 217)  routing T_14_13.bnl_op_1 <X> T_14_13.lc_trk_g2_1
 (29 9)  (737 217)  (737 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 217)  (738 217)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 217)  (744 217)  LC_4 Logic Functioning bit
 (37 9)  (745 217)  (745 217)  LC_4 Logic Functioning bit
 (38 9)  (746 217)  (746 217)  LC_4 Logic Functioning bit
 (39 9)  (747 217)  (747 217)  LC_4 Logic Functioning bit
 (40 9)  (748 217)  (748 217)  LC_4 Logic Functioning bit
 (42 9)  (750 217)  (750 217)  LC_4 Logic Functioning bit
 (5 10)  (713 218)  (713 218)  routing T_14_13.sp4_h_r_3 <X> T_14_13.sp4_h_l_43
 (11 10)  (719 218)  (719 218)  routing T_14_13.sp4_h_l_38 <X> T_14_13.sp4_v_t_45
 (21 10)  (729 218)  (729 218)  routing T_14_13.sp4_v_t_18 <X> T_14_13.lc_trk_g2_7
 (22 10)  (730 218)  (730 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (731 218)  (731 218)  routing T_14_13.sp4_v_t_18 <X> T_14_13.lc_trk_g2_7
 (25 10)  (733 218)  (733 218)  routing T_14_13.wire_logic_cluster/lc_6/out <X> T_14_13.lc_trk_g2_6
 (26 10)  (734 218)  (734 218)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 218)  (742 218)  routing T_14_13.lc_trk_g1_1 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 218)  (744 218)  LC_5 Logic Functioning bit
 (38 10)  (746 218)  (746 218)  LC_5 Logic Functioning bit
 (42 10)  (750 218)  (750 218)  LC_5 Logic Functioning bit
 (43 10)  (751 218)  (751 218)  LC_5 Logic Functioning bit
 (45 10)  (753 218)  (753 218)  LC_5 Logic Functioning bit
 (50 10)  (758 218)  (758 218)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (712 219)  (712 219)  routing T_14_13.sp4_h_r_3 <X> T_14_13.sp4_h_l_43
 (22 11)  (730 219)  (730 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (734 219)  (734 219)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 219)  (736 219)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 219)  (737 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (745 219)  (745 219)  LC_5 Logic Functioning bit
 (39 11)  (747 219)  (747 219)  LC_5 Logic Functioning bit
 (42 11)  (750 219)  (750 219)  LC_5 Logic Functioning bit
 (43 11)  (751 219)  (751 219)  LC_5 Logic Functioning bit
 (45 11)  (753 219)  (753 219)  LC_5 Logic Functioning bit
 (51 11)  (759 219)  (759 219)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (6 12)  (714 220)  (714 220)  routing T_14_13.sp4_h_r_4 <X> T_14_13.sp4_v_b_9
 (14 12)  (722 220)  (722 220)  routing T_14_13.sp4_v_b_24 <X> T_14_13.lc_trk_g3_0
 (21 12)  (729 220)  (729 220)  routing T_14_13.sp4_v_t_22 <X> T_14_13.lc_trk_g3_3
 (22 12)  (730 220)  (730 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (731 220)  (731 220)  routing T_14_13.sp4_v_t_22 <X> T_14_13.lc_trk_g3_3
 (25 12)  (733 220)  (733 220)  routing T_14_13.wire_logic_cluster/lc_2/out <X> T_14_13.lc_trk_g3_2
 (26 12)  (734 220)  (734 220)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 220)  (739 220)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 220)  (742 220)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 220)  (744 220)  LC_6 Logic Functioning bit
 (38 12)  (746 220)  (746 220)  LC_6 Logic Functioning bit
 (40 12)  (748 220)  (748 220)  LC_6 Logic Functioning bit
 (41 12)  (749 220)  (749 220)  LC_6 Logic Functioning bit
 (43 12)  (751 220)  (751 220)  LC_6 Logic Functioning bit
 (12 13)  (720 221)  (720 221)  routing T_14_13.sp4_h_r_11 <X> T_14_13.sp4_v_b_11
 (16 13)  (724 221)  (724 221)  routing T_14_13.sp4_v_b_24 <X> T_14_13.lc_trk_g3_0
 (17 13)  (725 221)  (725 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (21 13)  (729 221)  (729 221)  routing T_14_13.sp4_v_t_22 <X> T_14_13.lc_trk_g3_3
 (22 13)  (730 221)  (730 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (734 221)  (734 221)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 221)  (735 221)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 221)  (736 221)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 221)  (737 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 221)  (738 221)  routing T_14_13.lc_trk_g0_3 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 221)  (740 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (741 221)  (741 221)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.input_2_6
 (39 13)  (747 221)  (747 221)  LC_6 Logic Functioning bit
 (40 13)  (748 221)  (748 221)  LC_6 Logic Functioning bit
 (41 13)  (749 221)  (749 221)  LC_6 Logic Functioning bit
 (43 13)  (751 221)  (751 221)  LC_6 Logic Functioning bit
 (0 14)  (708 222)  (708 222)  routing T_14_13.glb_netwk_4 <X> T_14_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 222)  (709 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (730 222)  (730 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (731 222)  (731 222)  routing T_14_13.sp4_v_b_47 <X> T_14_13.lc_trk_g3_7
 (24 14)  (732 222)  (732 222)  routing T_14_13.sp4_v_b_47 <X> T_14_13.lc_trk_g3_7
 (25 14)  (733 222)  (733 222)  routing T_14_13.sp4_h_r_38 <X> T_14_13.lc_trk_g3_6
 (14 15)  (722 223)  (722 223)  routing T_14_13.sp4_h_l_17 <X> T_14_13.lc_trk_g3_4
 (15 15)  (723 223)  (723 223)  routing T_14_13.sp4_h_l_17 <X> T_14_13.lc_trk_g3_4
 (16 15)  (724 223)  (724 223)  routing T_14_13.sp4_h_l_17 <X> T_14_13.lc_trk_g3_4
 (17 15)  (725 223)  (725 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (730 223)  (730 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (731 223)  (731 223)  routing T_14_13.sp4_h_r_38 <X> T_14_13.lc_trk_g3_6
 (24 15)  (732 223)  (732 223)  routing T_14_13.sp4_h_r_38 <X> T_14_13.lc_trk_g3_6


LogicTile_15_13

 (4 0)  (766 208)  (766 208)  routing T_15_13.sp4_v_t_41 <X> T_15_13.sp4_v_b_0
 (6 0)  (768 208)  (768 208)  routing T_15_13.sp4_v_t_41 <X> T_15_13.sp4_v_b_0
 (8 0)  (770 208)  (770 208)  routing T_15_13.sp4_v_b_1 <X> T_15_13.sp4_h_r_1
 (9 0)  (771 208)  (771 208)  routing T_15_13.sp4_v_b_1 <X> T_15_13.sp4_h_r_1
 (11 0)  (773 208)  (773 208)  routing T_15_13.sp4_h_r_9 <X> T_15_13.sp4_v_b_2
 (22 0)  (784 208)  (784 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (27 0)  (789 208)  (789 208)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 208)  (792 208)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 208)  (795 208)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 208)  (799 208)  LC_0 Logic Functioning bit
 (39 0)  (801 208)  (801 208)  LC_0 Logic Functioning bit
 (40 0)  (802 208)  (802 208)  LC_0 Logic Functioning bit
 (41 0)  (803 208)  (803 208)  LC_0 Logic Functioning bit
 (42 0)  (804 208)  (804 208)  LC_0 Logic Functioning bit
 (4 1)  (766 209)  (766 209)  routing T_15_13.sp4_v_t_42 <X> T_15_13.sp4_h_r_0
 (13 1)  (775 209)  (775 209)  routing T_15_13.sp4_v_t_44 <X> T_15_13.sp4_h_r_2
 (14 1)  (776 209)  (776 209)  routing T_15_13.sp4_r_v_b_35 <X> T_15_13.lc_trk_g0_0
 (17 1)  (779 209)  (779 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (783 209)  (783 209)  routing T_15_13.sp4_r_v_b_32 <X> T_15_13.lc_trk_g0_3
 (22 1)  (784 209)  (784 209)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (785 209)  (785 209)  routing T_15_13.sp12_h_l_17 <X> T_15_13.lc_trk_g0_2
 (25 1)  (787 209)  (787 209)  routing T_15_13.sp12_h_l_17 <X> T_15_13.lc_trk_g0_2
 (29 1)  (791 209)  (791 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 209)  (793 209)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 209)  (794 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (796 209)  (796 209)  routing T_15_13.lc_trk_g1_1 <X> T_15_13.input_2_0
 (38 1)  (800 209)  (800 209)  LC_0 Logic Functioning bit
 (40 1)  (802 209)  (802 209)  LC_0 Logic Functioning bit
 (41 1)  (803 209)  (803 209)  LC_0 Logic Functioning bit
 (42 1)  (804 209)  (804 209)  LC_0 Logic Functioning bit
 (47 1)  (809 209)  (809 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_5 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (776 210)  (776 210)  routing T_15_13.sp4_v_t_1 <X> T_15_13.lc_trk_g0_4
 (15 2)  (777 210)  (777 210)  routing T_15_13.sp4_h_r_5 <X> T_15_13.lc_trk_g0_5
 (16 2)  (778 210)  (778 210)  routing T_15_13.sp4_h_r_5 <X> T_15_13.lc_trk_g0_5
 (17 2)  (779 210)  (779 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (27 2)  (789 210)  (789 210)  routing T_15_13.lc_trk_g1_1 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 210)  (793 210)  routing T_15_13.lc_trk_g0_6 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (797 210)  (797 210)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.input_2_1
 (38 2)  (800 210)  (800 210)  LC_1 Logic Functioning bit
 (45 2)  (807 210)  (807 210)  LC_1 Logic Functioning bit
 (0 3)  (762 211)  (762 211)  routing T_15_13.glb_netwk_5 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (9 3)  (771 211)  (771 211)  routing T_15_13.sp4_v_b_1 <X> T_15_13.sp4_v_t_36
 (14 3)  (776 211)  (776 211)  routing T_15_13.sp4_v_t_1 <X> T_15_13.lc_trk_g0_4
 (16 3)  (778 211)  (778 211)  routing T_15_13.sp4_v_t_1 <X> T_15_13.lc_trk_g0_4
 (17 3)  (779 211)  (779 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (780 211)  (780 211)  routing T_15_13.sp4_h_r_5 <X> T_15_13.lc_trk_g0_5
 (22 3)  (784 211)  (784 211)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (785 211)  (785 211)  routing T_15_13.sp12_h_r_14 <X> T_15_13.lc_trk_g0_6
 (26 3)  (788 211)  (788 211)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 211)  (791 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 211)  (793 211)  routing T_15_13.lc_trk_g0_6 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 211)  (794 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (798 211)  (798 211)  LC_1 Logic Functioning bit
 (38 3)  (800 211)  (800 211)  LC_1 Logic Functioning bit
 (39 3)  (801 211)  (801 211)  LC_1 Logic Functioning bit
 (41 3)  (803 211)  (803 211)  LC_1 Logic Functioning bit
 (43 3)  (805 211)  (805 211)  LC_1 Logic Functioning bit
 (45 3)  (807 211)  (807 211)  LC_1 Logic Functioning bit
 (1 4)  (763 212)  (763 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (6 4)  (768 212)  (768 212)  routing T_15_13.sp4_v_t_37 <X> T_15_13.sp4_v_b_3
 (12 4)  (774 212)  (774 212)  routing T_15_13.sp4_v_t_40 <X> T_15_13.sp4_h_r_5
 (17 4)  (779 212)  (779 212)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (780 212)  (780 212)  routing T_15_13.wire_logic_cluster/lc_1/out <X> T_15_13.lc_trk_g1_1
 (21 4)  (783 212)  (783 212)  routing T_15_13.sp4_v_b_11 <X> T_15_13.lc_trk_g1_3
 (22 4)  (784 212)  (784 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (785 212)  (785 212)  routing T_15_13.sp4_v_b_11 <X> T_15_13.lc_trk_g1_3
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 212)  (792 212)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (42 4)  (804 212)  (804 212)  LC_2 Logic Functioning bit
 (43 4)  (805 212)  (805 212)  LC_2 Logic Functioning bit
 (45 4)  (807 212)  (807 212)  LC_2 Logic Functioning bit
 (46 4)  (808 212)  (808 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (762 213)  (762 213)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (1 5)  (763 213)  (763 213)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (5 5)  (767 213)  (767 213)  routing T_15_13.sp4_v_t_37 <X> T_15_13.sp4_v_b_3
 (10 5)  (772 213)  (772 213)  routing T_15_13.sp4_h_r_11 <X> T_15_13.sp4_v_b_4
 (21 5)  (783 213)  (783 213)  routing T_15_13.sp4_v_b_11 <X> T_15_13.lc_trk_g1_3
 (28 5)  (790 213)  (790 213)  routing T_15_13.lc_trk_g2_0 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 213)  (791 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 213)  (793 213)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 213)  (794 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (795 213)  (795 213)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.input_2_2
 (35 5)  (797 213)  (797 213)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.input_2_2
 (37 5)  (799 213)  (799 213)  LC_2 Logic Functioning bit
 (39 5)  (801 213)  (801 213)  LC_2 Logic Functioning bit
 (42 5)  (804 213)  (804 213)  LC_2 Logic Functioning bit
 (43 5)  (805 213)  (805 213)  LC_2 Logic Functioning bit
 (45 5)  (807 213)  (807 213)  LC_2 Logic Functioning bit
 (5 6)  (767 214)  (767 214)  routing T_15_13.sp4_v_t_44 <X> T_15_13.sp4_h_l_38
 (6 6)  (768 214)  (768 214)  routing T_15_13.sp4_h_l_47 <X> T_15_13.sp4_v_t_38
 (8 6)  (770 214)  (770 214)  routing T_15_13.sp4_v_t_47 <X> T_15_13.sp4_h_l_41
 (9 6)  (771 214)  (771 214)  routing T_15_13.sp4_v_t_47 <X> T_15_13.sp4_h_l_41
 (10 6)  (772 214)  (772 214)  routing T_15_13.sp4_v_t_47 <X> T_15_13.sp4_h_l_41
 (16 6)  (778 214)  (778 214)  routing T_15_13.sp4_v_b_5 <X> T_15_13.lc_trk_g1_5
 (17 6)  (779 214)  (779 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (780 214)  (780 214)  routing T_15_13.sp4_v_b_5 <X> T_15_13.lc_trk_g1_5
 (22 6)  (784 214)  (784 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (789 214)  (789 214)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 214)  (790 214)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 214)  (793 214)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 214)  (796 214)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 214)  (797 214)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.input_2_3
 (38 6)  (800 214)  (800 214)  LC_3 Logic Functioning bit
 (45 6)  (807 214)  (807 214)  LC_3 Logic Functioning bit
 (4 7)  (766 215)  (766 215)  routing T_15_13.sp4_v_t_44 <X> T_15_13.sp4_h_l_38
 (6 7)  (768 215)  (768 215)  routing T_15_13.sp4_v_t_44 <X> T_15_13.sp4_h_l_38
 (14 7)  (776 215)  (776 215)  routing T_15_13.sp4_r_v_b_28 <X> T_15_13.lc_trk_g1_4
 (17 7)  (779 215)  (779 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (19 7)  (781 215)  (781 215)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (21 7)  (783 215)  (783 215)  routing T_15_13.sp4_r_v_b_31 <X> T_15_13.lc_trk_g1_7
 (26 7)  (788 215)  (788 215)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 215)  (791 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 215)  (792 215)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 215)  (793 215)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 215)  (794 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (798 215)  (798 215)  LC_3 Logic Functioning bit
 (38 7)  (800 215)  (800 215)  LC_3 Logic Functioning bit
 (39 7)  (801 215)  (801 215)  LC_3 Logic Functioning bit
 (41 7)  (803 215)  (803 215)  LC_3 Logic Functioning bit
 (43 7)  (805 215)  (805 215)  LC_3 Logic Functioning bit
 (45 7)  (807 215)  (807 215)  LC_3 Logic Functioning bit
 (48 7)  (810 215)  (810 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (3 8)  (765 216)  (765 216)  routing T_15_13.sp12_h_r_1 <X> T_15_13.sp12_v_b_1
 (11 8)  (773 216)  (773 216)  routing T_15_13.sp4_h_r_3 <X> T_15_13.sp4_v_b_8
 (14 8)  (776 216)  (776 216)  routing T_15_13.sp4_h_r_40 <X> T_15_13.lc_trk_g2_0
 (22 8)  (784 216)  (784 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (785 216)  (785 216)  routing T_15_13.sp4_v_t_30 <X> T_15_13.lc_trk_g2_3
 (24 8)  (786 216)  (786 216)  routing T_15_13.sp4_v_t_30 <X> T_15_13.lc_trk_g2_3
 (25 8)  (787 216)  (787 216)  routing T_15_13.wire_logic_cluster/lc_2/out <X> T_15_13.lc_trk_g2_2
 (26 8)  (788 216)  (788 216)  routing T_15_13.lc_trk_g0_4 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 216)  (792 216)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (797 216)  (797 216)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.input_2_4
 (42 8)  (804 216)  (804 216)  LC_4 Logic Functioning bit
 (43 8)  (805 216)  (805 216)  LC_4 Logic Functioning bit
 (45 8)  (807 216)  (807 216)  LC_4 Logic Functioning bit
 (46 8)  (808 216)  (808 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (3 9)  (765 217)  (765 217)  routing T_15_13.sp12_h_r_1 <X> T_15_13.sp12_v_b_1
 (8 9)  (770 217)  (770 217)  routing T_15_13.sp4_h_r_7 <X> T_15_13.sp4_v_b_7
 (14 9)  (776 217)  (776 217)  routing T_15_13.sp4_h_r_40 <X> T_15_13.lc_trk_g2_0
 (15 9)  (777 217)  (777 217)  routing T_15_13.sp4_h_r_40 <X> T_15_13.lc_trk_g2_0
 (16 9)  (778 217)  (778 217)  routing T_15_13.sp4_h_r_40 <X> T_15_13.lc_trk_g2_0
 (17 9)  (779 217)  (779 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (784 217)  (784 217)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (791 217)  (791 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 217)  (793 217)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 217)  (794 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (795 217)  (795 217)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.input_2_4
 (37 9)  (799 217)  (799 217)  LC_4 Logic Functioning bit
 (39 9)  (801 217)  (801 217)  LC_4 Logic Functioning bit
 (42 9)  (804 217)  (804 217)  LC_4 Logic Functioning bit
 (43 9)  (805 217)  (805 217)  LC_4 Logic Functioning bit
 (45 9)  (807 217)  (807 217)  LC_4 Logic Functioning bit
 (3 10)  (765 218)  (765 218)  routing T_15_13.sp12_v_t_22 <X> T_15_13.sp12_h_l_22
 (4 10)  (766 218)  (766 218)  routing T_15_13.sp4_h_r_6 <X> T_15_13.sp4_v_t_43
 (14 10)  (776 218)  (776 218)  routing T_15_13.wire_logic_cluster/lc_4/out <X> T_15_13.lc_trk_g2_4
 (25 10)  (787 218)  (787 218)  routing T_15_13.wire_logic_cluster/lc_6/out <X> T_15_13.lc_trk_g2_6
 (29 10)  (791 218)  (791 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 218)  (793 218)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 218)  (796 218)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 218)  (797 218)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.input_2_5
 (38 10)  (800 218)  (800 218)  LC_5 Logic Functioning bit
 (45 10)  (807 218)  (807 218)  LC_5 Logic Functioning bit
 (48 10)  (810 218)  (810 218)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (5 11)  (767 219)  (767 219)  routing T_15_13.sp4_h_r_6 <X> T_15_13.sp4_v_t_43
 (17 11)  (779 219)  (779 219)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (784 219)  (784 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (788 219)  (788 219)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 219)  (791 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 219)  (792 219)  routing T_15_13.lc_trk_g0_2 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 219)  (794 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (798 219)  (798 219)  LC_5 Logic Functioning bit
 (38 11)  (800 219)  (800 219)  LC_5 Logic Functioning bit
 (39 11)  (801 219)  (801 219)  LC_5 Logic Functioning bit
 (41 11)  (803 219)  (803 219)  LC_5 Logic Functioning bit
 (43 11)  (805 219)  (805 219)  LC_5 Logic Functioning bit
 (45 11)  (807 219)  (807 219)  LC_5 Logic Functioning bit
 (17 12)  (779 220)  (779 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (783 220)  (783 220)  routing T_15_13.wire_logic_cluster/lc_3/out <X> T_15_13.lc_trk_g3_3
 (22 12)  (784 220)  (784 220)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (788 220)  (788 220)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 220)  (791 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 220)  (792 220)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (797 220)  (797 220)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.input_2_6
 (42 12)  (804 220)  (804 220)  LC_6 Logic Functioning bit
 (43 12)  (805 220)  (805 220)  LC_6 Logic Functioning bit
 (45 12)  (807 220)  (807 220)  LC_6 Logic Functioning bit
 (27 13)  (789 221)  (789 221)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 221)  (790 221)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 221)  (791 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 221)  (793 221)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 221)  (794 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (795 221)  (795 221)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.input_2_6
 (35 13)  (797 221)  (797 221)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.input_2_6
 (37 13)  (799 221)  (799 221)  LC_6 Logic Functioning bit
 (39 13)  (801 221)  (801 221)  LC_6 Logic Functioning bit
 (42 13)  (804 221)  (804 221)  LC_6 Logic Functioning bit
 (43 13)  (805 221)  (805 221)  LC_6 Logic Functioning bit
 (45 13)  (807 221)  (807 221)  LC_6 Logic Functioning bit
 (46 13)  (808 221)  (808 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (762 222)  (762 222)  routing T_15_13.glb_netwk_4 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 222)  (763 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (773 222)  (773 222)  routing T_15_13.sp4_h_l_43 <X> T_15_13.sp4_v_t_46
 (16 14)  (778 222)  (778 222)  routing T_15_13.sp12_v_t_10 <X> T_15_13.lc_trk_g3_5
 (17 14)  (779 222)  (779 222)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (783 222)  (783 222)  routing T_15_13.wire_logic_cluster/lc_7/out <X> T_15_13.lc_trk_g3_7
 (22 14)  (784 222)  (784 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (789 222)  (789 222)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 222)  (790 222)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 222)  (791 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 222)  (792 222)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 222)  (795 222)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 222)  (796 222)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 222)  (797 222)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.input_2_7
 (38 14)  (800 222)  (800 222)  LC_7 Logic Functioning bit
 (45 14)  (807 222)  (807 222)  LC_7 Logic Functioning bit
 (26 15)  (788 223)  (788 223)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 223)  (791 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 223)  (792 223)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 223)  (794 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (798 223)  (798 223)  LC_7 Logic Functioning bit
 (38 15)  (800 223)  (800 223)  LC_7 Logic Functioning bit
 (39 15)  (801 223)  (801 223)  LC_7 Logic Functioning bit
 (41 15)  (803 223)  (803 223)  LC_7 Logic Functioning bit
 (43 15)  (805 223)  (805 223)  LC_7 Logic Functioning bit
 (45 15)  (807 223)  (807 223)  LC_7 Logic Functioning bit
 (53 15)  (815 223)  (815 223)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_16_13

 (6 0)  (822 208)  (822 208)  routing T_16_13.sp4_v_t_44 <X> T_16_13.sp4_v_b_0
 (10 0)  (826 208)  (826 208)  routing T_16_13.sp4_v_t_45 <X> T_16_13.sp4_h_r_1
 (11 0)  (827 208)  (827 208)  routing T_16_13.sp4_v_t_43 <X> T_16_13.sp4_v_b_2
 (13 0)  (829 208)  (829 208)  routing T_16_13.sp4_v_t_43 <X> T_16_13.sp4_v_b_2
 (29 0)  (845 208)  (845 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 208)  (846 208)  routing T_16_13.lc_trk_g0_5 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 208)  (848 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 208)  (849 208)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 208)  (850 208)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 208)  (852 208)  LC_0 Logic Functioning bit
 (38 0)  (854 208)  (854 208)  LC_0 Logic Functioning bit
 (40 0)  (856 208)  (856 208)  LC_0 Logic Functioning bit
 (41 0)  (857 208)  (857 208)  LC_0 Logic Functioning bit
 (43 0)  (859 208)  (859 208)  LC_0 Logic Functioning bit
 (5 1)  (821 209)  (821 209)  routing T_16_13.sp4_v_t_44 <X> T_16_13.sp4_v_b_0
 (8 1)  (824 209)  (824 209)  routing T_16_13.sp4_h_l_36 <X> T_16_13.sp4_v_b_1
 (9 1)  (825 209)  (825 209)  routing T_16_13.sp4_h_l_36 <X> T_16_13.sp4_v_b_1
 (14 1)  (830 209)  (830 209)  routing T_16_13.sp12_h_r_16 <X> T_16_13.lc_trk_g0_0
 (16 1)  (832 209)  (832 209)  routing T_16_13.sp12_h_r_16 <X> T_16_13.lc_trk_g0_0
 (17 1)  (833 209)  (833 209)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (838 209)  (838 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (842 209)  (842 209)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 209)  (843 209)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 209)  (844 209)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 209)  (845 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 209)  (847 209)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 209)  (848 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (854 209)  (854 209)  LC_0 Logic Functioning bit
 (40 1)  (856 209)  (856 209)  LC_0 Logic Functioning bit
 (41 1)  (857 209)  (857 209)  LC_0 Logic Functioning bit
 (42 1)  (858 209)  (858 209)  LC_0 Logic Functioning bit
 (1 2)  (817 210)  (817 210)  routing T_16_13.glb_netwk_5 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (824 210)  (824 210)  routing T_16_13.sp4_v_t_42 <X> T_16_13.sp4_h_l_36
 (9 2)  (825 210)  (825 210)  routing T_16_13.sp4_v_t_42 <X> T_16_13.sp4_h_l_36
 (10 2)  (826 210)  (826 210)  routing T_16_13.sp4_v_t_42 <X> T_16_13.sp4_h_l_36
 (16 2)  (832 210)  (832 210)  routing T_16_13.sp12_h_r_13 <X> T_16_13.lc_trk_g0_5
 (17 2)  (833 210)  (833 210)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (26 2)  (842 210)  (842 210)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 210)  (843 210)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 210)  (844 210)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 210)  (845 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 210)  (847 210)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 210)  (848 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 210)  (849 210)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 210)  (850 210)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (38 2)  (854 210)  (854 210)  LC_1 Logic Functioning bit
 (39 2)  (855 210)  (855 210)  LC_1 Logic Functioning bit
 (40 2)  (856 210)  (856 210)  LC_1 Logic Functioning bit
 (41 2)  (857 210)  (857 210)  LC_1 Logic Functioning bit
 (42 2)  (858 210)  (858 210)  LC_1 Logic Functioning bit
 (43 2)  (859 210)  (859 210)  LC_1 Logic Functioning bit
 (50 2)  (866 210)  (866 210)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (816 211)  (816 211)  routing T_16_13.glb_netwk_5 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (16 3)  (832 211)  (832 211)  routing T_16_13.sp12_h_r_12 <X> T_16_13.lc_trk_g0_4
 (17 3)  (833 211)  (833 211)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (838 211)  (838 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (839 211)  (839 211)  routing T_16_13.sp4_h_r_6 <X> T_16_13.lc_trk_g0_6
 (24 3)  (840 211)  (840 211)  routing T_16_13.sp4_h_r_6 <X> T_16_13.lc_trk_g0_6
 (25 3)  (841 211)  (841 211)  routing T_16_13.sp4_h_r_6 <X> T_16_13.lc_trk_g0_6
 (27 3)  (843 211)  (843 211)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 211)  (844 211)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 211)  (845 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 211)  (847 211)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (37 3)  (853 211)  (853 211)  LC_1 Logic Functioning bit
 (38 3)  (854 211)  (854 211)  LC_1 Logic Functioning bit
 (39 3)  (855 211)  (855 211)  LC_1 Logic Functioning bit
 (40 3)  (856 211)  (856 211)  LC_1 Logic Functioning bit
 (41 3)  (857 211)  (857 211)  LC_1 Logic Functioning bit
 (42 3)  (858 211)  (858 211)  LC_1 Logic Functioning bit
 (43 3)  (859 211)  (859 211)  LC_1 Logic Functioning bit
 (46 3)  (862 211)  (862 211)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (1 4)  (817 212)  (817 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (831 212)  (831 212)  routing T_16_13.sp4_h_r_9 <X> T_16_13.lc_trk_g1_1
 (16 4)  (832 212)  (832 212)  routing T_16_13.sp4_h_r_9 <X> T_16_13.lc_trk_g1_1
 (17 4)  (833 212)  (833 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (834 212)  (834 212)  routing T_16_13.sp4_h_r_9 <X> T_16_13.lc_trk_g1_1
 (27 4)  (843 212)  (843 212)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 212)  (845 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 212)  (846 212)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 212)  (847 212)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 212)  (848 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 212)  (849 212)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 212)  (850 212)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (41 4)  (857 212)  (857 212)  LC_2 Logic Functioning bit
 (43 4)  (859 212)  (859 212)  LC_2 Logic Functioning bit
 (45 4)  (861 212)  (861 212)  LC_2 Logic Functioning bit
 (46 4)  (862 212)  (862 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (817 213)  (817 213)  routing T_16_13.lc_trk_g0_2 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (5 5)  (821 213)  (821 213)  routing T_16_13.sp4_h_r_3 <X> T_16_13.sp4_v_b_3
 (8 5)  (824 213)  (824 213)  routing T_16_13.sp4_v_t_36 <X> T_16_13.sp4_v_b_4
 (10 5)  (826 213)  (826 213)  routing T_16_13.sp4_v_t_36 <X> T_16_13.sp4_v_b_4
 (14 5)  (830 213)  (830 213)  routing T_16_13.sp4_h_r_0 <X> T_16_13.lc_trk_g1_0
 (15 5)  (831 213)  (831 213)  routing T_16_13.sp4_h_r_0 <X> T_16_13.lc_trk_g1_0
 (16 5)  (832 213)  (832 213)  routing T_16_13.sp4_h_r_0 <X> T_16_13.lc_trk_g1_0
 (17 5)  (833 213)  (833 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (838 213)  (838 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (31 5)  (847 213)  (847 213)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (41 5)  (857 213)  (857 213)  LC_2 Logic Functioning bit
 (43 5)  (859 213)  (859 213)  LC_2 Logic Functioning bit
 (44 5)  (860 213)  (860 213)  LC_2 Logic Functioning bit
 (45 5)  (861 213)  (861 213)  LC_2 Logic Functioning bit
 (5 6)  (821 214)  (821 214)  routing T_16_13.sp4_v_t_38 <X> T_16_13.sp4_h_l_38
 (8 6)  (824 214)  (824 214)  routing T_16_13.sp4_h_r_4 <X> T_16_13.sp4_h_l_41
 (14 6)  (830 214)  (830 214)  routing T_16_13.sp4_h_l_1 <X> T_16_13.lc_trk_g1_4
 (28 6)  (844 214)  (844 214)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 214)  (845 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 214)  (846 214)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 214)  (847 214)  routing T_16_13.lc_trk_g0_6 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 214)  (848 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (851 214)  (851 214)  routing T_16_13.lc_trk_g0_5 <X> T_16_13.input_2_3
 (36 6)  (852 214)  (852 214)  LC_3 Logic Functioning bit
 (40 6)  (856 214)  (856 214)  LC_3 Logic Functioning bit
 (42 6)  (858 214)  (858 214)  LC_3 Logic Functioning bit
 (43 6)  (859 214)  (859 214)  LC_3 Logic Functioning bit
 (6 7)  (822 215)  (822 215)  routing T_16_13.sp4_v_t_38 <X> T_16_13.sp4_h_l_38
 (11 7)  (827 215)  (827 215)  routing T_16_13.sp4_h_r_5 <X> T_16_13.sp4_h_l_40
 (15 7)  (831 215)  (831 215)  routing T_16_13.sp4_h_l_1 <X> T_16_13.lc_trk_g1_4
 (16 7)  (832 215)  (832 215)  routing T_16_13.sp4_h_l_1 <X> T_16_13.lc_trk_g1_4
 (17 7)  (833 215)  (833 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (26 7)  (842 215)  (842 215)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 215)  (844 215)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 215)  (845 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 215)  (846 215)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 215)  (847 215)  routing T_16_13.lc_trk_g0_6 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 215)  (848 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (37 7)  (853 215)  (853 215)  LC_3 Logic Functioning bit
 (39 7)  (855 215)  (855 215)  LC_3 Logic Functioning bit
 (40 7)  (856 215)  (856 215)  LC_3 Logic Functioning bit
 (42 7)  (858 215)  (858 215)  LC_3 Logic Functioning bit
 (43 7)  (859 215)  (859 215)  LC_3 Logic Functioning bit
 (10 8)  (826 216)  (826 216)  routing T_16_13.sp4_v_t_39 <X> T_16_13.sp4_h_r_7
 (11 8)  (827 216)  (827 216)  routing T_16_13.sp4_h_l_39 <X> T_16_13.sp4_v_b_8
 (13 8)  (829 216)  (829 216)  routing T_16_13.sp4_h_l_39 <X> T_16_13.sp4_v_b_8
 (15 8)  (831 216)  (831 216)  routing T_16_13.sp4_h_r_41 <X> T_16_13.lc_trk_g2_1
 (16 8)  (832 216)  (832 216)  routing T_16_13.sp4_h_r_41 <X> T_16_13.lc_trk_g2_1
 (17 8)  (833 216)  (833 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (834 216)  (834 216)  routing T_16_13.sp4_h_r_41 <X> T_16_13.lc_trk_g2_1
 (21 8)  (837 216)  (837 216)  routing T_16_13.sp4_h_r_43 <X> T_16_13.lc_trk_g2_3
 (22 8)  (838 216)  (838 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (839 216)  (839 216)  routing T_16_13.sp4_h_r_43 <X> T_16_13.lc_trk_g2_3
 (24 8)  (840 216)  (840 216)  routing T_16_13.sp4_h_r_43 <X> T_16_13.lc_trk_g2_3
 (27 8)  (843 216)  (843 216)  routing T_16_13.lc_trk_g1_0 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 216)  (845 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 216)  (848 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 216)  (850 216)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 216)  (853 216)  LC_4 Logic Functioning bit
 (38 8)  (854 216)  (854 216)  LC_4 Logic Functioning bit
 (39 8)  (855 216)  (855 216)  LC_4 Logic Functioning bit
 (40 8)  (856 216)  (856 216)  LC_4 Logic Functioning bit
 (41 8)  (857 216)  (857 216)  LC_4 Logic Functioning bit
 (42 8)  (858 216)  (858 216)  LC_4 Logic Functioning bit
 (50 8)  (866 216)  (866 216)  Cascade bit: LH_LC04_inmux02_5

 (12 9)  (828 217)  (828 217)  routing T_16_13.sp4_h_l_39 <X> T_16_13.sp4_v_b_8
 (18 9)  (834 217)  (834 217)  routing T_16_13.sp4_h_r_41 <X> T_16_13.lc_trk_g2_1
 (21 9)  (837 217)  (837 217)  routing T_16_13.sp4_h_r_43 <X> T_16_13.lc_trk_g2_3
 (27 9)  (843 217)  (843 217)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 217)  (844 217)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 217)  (845 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 217)  (847 217)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 217)  (852 217)  LC_4 Logic Functioning bit
 (37 9)  (853 217)  (853 217)  LC_4 Logic Functioning bit
 (38 9)  (854 217)  (854 217)  LC_4 Logic Functioning bit
 (39 9)  (855 217)  (855 217)  LC_4 Logic Functioning bit
 (40 9)  (856 217)  (856 217)  LC_4 Logic Functioning bit
 (41 9)  (857 217)  (857 217)  LC_4 Logic Functioning bit
 (42 9)  (858 217)  (858 217)  LC_4 Logic Functioning bit
 (8 10)  (824 218)  (824 218)  routing T_16_13.sp4_v_t_36 <X> T_16_13.sp4_h_l_42
 (9 10)  (825 218)  (825 218)  routing T_16_13.sp4_v_t_36 <X> T_16_13.sp4_h_l_42
 (10 10)  (826 218)  (826 218)  routing T_16_13.sp4_v_t_36 <X> T_16_13.sp4_h_l_42
 (17 10)  (833 218)  (833 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 218)  (834 218)  routing T_16_13.wire_logic_cluster/lc_5/out <X> T_16_13.lc_trk_g2_5
 (22 10)  (838 218)  (838 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (841 218)  (841 218)  routing T_16_13.wire_logic_cluster/lc_6/out <X> T_16_13.lc_trk_g2_6
 (26 10)  (842 218)  (842 218)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (32 10)  (848 218)  (848 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 218)  (850 218)  routing T_16_13.lc_trk_g1_1 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 218)  (852 218)  LC_5 Logic Functioning bit
 (37 10)  (853 218)  (853 218)  LC_5 Logic Functioning bit
 (41 10)  (857 218)  (857 218)  LC_5 Logic Functioning bit
 (43 10)  (859 218)  (859 218)  LC_5 Logic Functioning bit
 (50 10)  (866 218)  (866 218)  Cascade bit: LH_LC05_inmux02_5

 (3 11)  (819 219)  (819 219)  routing T_16_13.sp12_v_b_1 <X> T_16_13.sp12_h_l_22
 (22 11)  (838 219)  (838 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (844 219)  (844 219)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 219)  (845 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 219)  (852 219)  LC_5 Logic Functioning bit
 (37 11)  (853 219)  (853 219)  LC_5 Logic Functioning bit
 (40 11)  (856 219)  (856 219)  LC_5 Logic Functioning bit
 (42 11)  (858 219)  (858 219)  LC_5 Logic Functioning bit
 (5 12)  (821 220)  (821 220)  routing T_16_13.sp4_v_t_44 <X> T_16_13.sp4_h_r_9
 (10 12)  (826 220)  (826 220)  routing T_16_13.sp4_v_t_40 <X> T_16_13.sp4_h_r_10
 (12 12)  (828 220)  (828 220)  routing T_16_13.sp4_h_l_45 <X> T_16_13.sp4_h_r_11
 (15 12)  (831 220)  (831 220)  routing T_16_13.sp4_v_t_28 <X> T_16_13.lc_trk_g3_1
 (16 12)  (832 220)  (832 220)  routing T_16_13.sp4_v_t_28 <X> T_16_13.lc_trk_g3_1
 (17 12)  (833 220)  (833 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (837 220)  (837 220)  routing T_16_13.sp4_h_r_43 <X> T_16_13.lc_trk_g3_3
 (22 12)  (838 220)  (838 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (839 220)  (839 220)  routing T_16_13.sp4_h_r_43 <X> T_16_13.lc_trk_g3_3
 (24 12)  (840 220)  (840 220)  routing T_16_13.sp4_h_r_43 <X> T_16_13.lc_trk_g3_3
 (25 12)  (841 220)  (841 220)  routing T_16_13.wire_logic_cluster/lc_2/out <X> T_16_13.lc_trk_g3_2
 (28 12)  (844 220)  (844 220)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 220)  (845 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 220)  (846 220)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 220)  (847 220)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 220)  (848 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 220)  (849 220)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 220)  (850 220)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_6/in_3
 (41 12)  (857 220)  (857 220)  LC_6 Logic Functioning bit
 (43 12)  (859 220)  (859 220)  LC_6 Logic Functioning bit
 (45 12)  (861 220)  (861 220)  LC_6 Logic Functioning bit
 (8 13)  (824 221)  (824 221)  routing T_16_13.sp4_v_t_42 <X> T_16_13.sp4_v_b_10
 (10 13)  (826 221)  (826 221)  routing T_16_13.sp4_v_t_42 <X> T_16_13.sp4_v_b_10
 (12 13)  (828 221)  (828 221)  routing T_16_13.sp4_h_r_11 <X> T_16_13.sp4_v_b_11
 (13 13)  (829 221)  (829 221)  routing T_16_13.sp4_h_l_45 <X> T_16_13.sp4_h_r_11
 (21 13)  (837 221)  (837 221)  routing T_16_13.sp4_h_r_43 <X> T_16_13.lc_trk_g3_3
 (22 13)  (838 221)  (838 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (846 221)  (846 221)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 221)  (847 221)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_6/in_3
 (41 13)  (857 221)  (857 221)  LC_6 Logic Functioning bit
 (43 13)  (859 221)  (859 221)  LC_6 Logic Functioning bit
 (44 13)  (860 221)  (860 221)  LC_6 Logic Functioning bit
 (45 13)  (861 221)  (861 221)  LC_6 Logic Functioning bit
 (48 13)  (864 221)  (864 221)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (816 222)  (816 222)  routing T_16_13.glb_netwk_4 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 222)  (817 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (825 222)  (825 222)  routing T_16_13.sp4_v_b_10 <X> T_16_13.sp4_h_l_47
 (12 14)  (828 222)  (828 222)  routing T_16_13.sp4_v_t_46 <X> T_16_13.sp4_h_l_46
 (14 14)  (830 222)  (830 222)  routing T_16_13.sp4_h_r_44 <X> T_16_13.lc_trk_g3_4
 (22 14)  (838 222)  (838 222)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (840 222)  (840 222)  routing T_16_13.tnl_op_7 <X> T_16_13.lc_trk_g3_7
 (25 14)  (841 222)  (841 222)  routing T_16_13.sp4_h_r_38 <X> T_16_13.lc_trk_g3_6
 (26 14)  (842 222)  (842 222)  routing T_16_13.lc_trk_g0_5 <X> T_16_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 222)  (843 222)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 222)  (844 222)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 222)  (845 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 222)  (847 222)  routing T_16_13.lc_trk_g0_4 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 222)  (848 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 222)  (852 222)  LC_7 Logic Functioning bit
 (38 14)  (854 222)  (854 222)  LC_7 Logic Functioning bit
 (40 14)  (856 222)  (856 222)  LC_7 Logic Functioning bit
 (41 14)  (857 222)  (857 222)  LC_7 Logic Functioning bit
 (43 14)  (859 222)  (859 222)  LC_7 Logic Functioning bit
 (11 15)  (827 223)  (827 223)  routing T_16_13.sp4_v_t_46 <X> T_16_13.sp4_h_l_46
 (14 15)  (830 223)  (830 223)  routing T_16_13.sp4_h_r_44 <X> T_16_13.lc_trk_g3_4
 (15 15)  (831 223)  (831 223)  routing T_16_13.sp4_h_r_44 <X> T_16_13.lc_trk_g3_4
 (16 15)  (832 223)  (832 223)  routing T_16_13.sp4_h_r_44 <X> T_16_13.lc_trk_g3_4
 (17 15)  (833 223)  (833 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (837 223)  (837 223)  routing T_16_13.tnl_op_7 <X> T_16_13.lc_trk_g3_7
 (22 15)  (838 223)  (838 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (839 223)  (839 223)  routing T_16_13.sp4_h_r_38 <X> T_16_13.lc_trk_g3_6
 (24 15)  (840 223)  (840 223)  routing T_16_13.sp4_h_r_38 <X> T_16_13.lc_trk_g3_6
 (29 15)  (845 223)  (845 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 223)  (846 223)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 223)  (848 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (849 223)  (849 223)  routing T_16_13.lc_trk_g2_1 <X> T_16_13.input_2_7
 (38 15)  (854 223)  (854 223)  LC_7 Logic Functioning bit
 (40 15)  (856 223)  (856 223)  LC_7 Logic Functioning bit
 (41 15)  (857 223)  (857 223)  LC_7 Logic Functioning bit
 (42 15)  (858 223)  (858 223)  LC_7 Logic Functioning bit


LogicTile_17_13

 (5 0)  (879 208)  (879 208)  routing T_17_13.sp4_v_t_37 <X> T_17_13.sp4_h_r_0
 (6 0)  (880 208)  (880 208)  routing T_17_13.sp4_v_t_44 <X> T_17_13.sp4_v_b_0
 (25 0)  (899 208)  (899 208)  routing T_17_13.sp4_h_l_7 <X> T_17_13.lc_trk_g0_2
 (26 0)  (900 208)  (900 208)  routing T_17_13.lc_trk_g0_4 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 208)  (903 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 208)  (904 208)  routing T_17_13.lc_trk_g0_5 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 208)  (905 208)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 208)  (906 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 208)  (907 208)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 208)  (908 208)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (41 0)  (915 208)  (915 208)  LC_0 Logic Functioning bit
 (43 0)  (917 208)  (917 208)  LC_0 Logic Functioning bit
 (45 0)  (919 208)  (919 208)  LC_0 Logic Functioning bit
 (51 0)  (925 208)  (925 208)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (5 1)  (879 209)  (879 209)  routing T_17_13.sp4_v_t_44 <X> T_17_13.sp4_v_b_0
 (10 1)  (884 209)  (884 209)  routing T_17_13.sp4_h_r_8 <X> T_17_13.sp4_v_b_1
 (14 1)  (888 209)  (888 209)  routing T_17_13.sp4_h_r_0 <X> T_17_13.lc_trk_g0_0
 (15 1)  (889 209)  (889 209)  routing T_17_13.sp4_h_r_0 <X> T_17_13.lc_trk_g0_0
 (16 1)  (890 209)  (890 209)  routing T_17_13.sp4_h_r_0 <X> T_17_13.lc_trk_g0_0
 (17 1)  (891 209)  (891 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (896 209)  (896 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (897 209)  (897 209)  routing T_17_13.sp4_h_l_7 <X> T_17_13.lc_trk_g0_2
 (24 1)  (898 209)  (898 209)  routing T_17_13.sp4_h_l_7 <X> T_17_13.lc_trk_g0_2
 (25 1)  (899 209)  (899 209)  routing T_17_13.sp4_h_l_7 <X> T_17_13.lc_trk_g0_2
 (29 1)  (903 209)  (903 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (1 2)  (875 210)  (875 210)  routing T_17_13.glb_netwk_5 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (886 210)  (886 210)  routing T_17_13.sp4_v_t_39 <X> T_17_13.sp4_h_l_39
 (16 2)  (890 210)  (890 210)  routing T_17_13.sp4_v_b_13 <X> T_17_13.lc_trk_g0_5
 (17 2)  (891 210)  (891 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (892 210)  (892 210)  routing T_17_13.sp4_v_b_13 <X> T_17_13.lc_trk_g0_5
 (25 2)  (899 210)  (899 210)  routing T_17_13.sp4_h_l_11 <X> T_17_13.lc_trk_g0_6
 (29 2)  (903 210)  (903 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 210)  (904 210)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 210)  (906 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 210)  (907 210)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 210)  (908 210)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 210)  (911 210)  LC_1 Logic Functioning bit
 (39 2)  (913 210)  (913 210)  LC_1 Logic Functioning bit
 (52 2)  (926 210)  (926 210)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (874 211)  (874 211)  routing T_17_13.glb_netwk_5 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (11 3)  (885 211)  (885 211)  routing T_17_13.sp4_v_t_39 <X> T_17_13.sp4_h_l_39
 (14 3)  (888 211)  (888 211)  routing T_17_13.sp4_h_r_4 <X> T_17_13.lc_trk_g0_4
 (15 3)  (889 211)  (889 211)  routing T_17_13.sp4_h_r_4 <X> T_17_13.lc_trk_g0_4
 (16 3)  (890 211)  (890 211)  routing T_17_13.sp4_h_r_4 <X> T_17_13.lc_trk_g0_4
 (17 3)  (891 211)  (891 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (892 211)  (892 211)  routing T_17_13.sp4_v_b_13 <X> T_17_13.lc_trk_g0_5
 (22 3)  (896 211)  (896 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (897 211)  (897 211)  routing T_17_13.sp4_h_l_11 <X> T_17_13.lc_trk_g0_6
 (24 3)  (898 211)  (898 211)  routing T_17_13.sp4_h_l_11 <X> T_17_13.lc_trk_g0_6
 (25 3)  (899 211)  (899 211)  routing T_17_13.sp4_h_l_11 <X> T_17_13.lc_trk_g0_6
 (30 3)  (904 211)  (904 211)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 211)  (905 211)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 211)  (911 211)  LC_1 Logic Functioning bit
 (39 3)  (913 211)  (913 211)  LC_1 Logic Functioning bit
 (0 4)  (874 212)  (874 212)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (1 4)  (875 212)  (875 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (11 4)  (885 212)  (885 212)  routing T_17_13.sp4_v_t_39 <X> T_17_13.sp4_v_b_5
 (26 4)  (900 212)  (900 212)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_2/in_0
 (31 4)  (905 212)  (905 212)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 212)  (906 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 212)  (907 212)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 212)  (910 212)  LC_2 Logic Functioning bit
 (38 4)  (912 212)  (912 212)  LC_2 Logic Functioning bit
 (52 4)  (926 212)  (926 212)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (875 213)  (875 213)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (12 5)  (886 213)  (886 213)  routing T_17_13.sp4_v_t_39 <X> T_17_13.sp4_v_b_5
 (22 5)  (896 213)  (896 213)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (897 213)  (897 213)  routing T_17_13.sp12_h_r_10 <X> T_17_13.lc_trk_g1_2
 (26 5)  (900 213)  (900 213)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 213)  (903 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (911 213)  (911 213)  LC_2 Logic Functioning bit
 (39 5)  (913 213)  (913 213)  LC_2 Logic Functioning bit
 (5 6)  (879 214)  (879 214)  routing T_17_13.sp4_v_t_44 <X> T_17_13.sp4_h_l_38
 (9 6)  (883 214)  (883 214)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_h_l_41
 (10 6)  (884 214)  (884 214)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_h_l_41
 (14 6)  (888 214)  (888 214)  routing T_17_13.sp4_h_l_9 <X> T_17_13.lc_trk_g1_4
 (21 6)  (895 214)  (895 214)  routing T_17_13.wire_logic_cluster/lc_7/out <X> T_17_13.lc_trk_g1_7
 (22 6)  (896 214)  (896 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (903 214)  (903 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 214)  (905 214)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 214)  (906 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (911 214)  (911 214)  LC_3 Logic Functioning bit
 (39 6)  (913 214)  (913 214)  LC_3 Logic Functioning bit
 (52 6)  (926 214)  (926 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (4 7)  (878 215)  (878 215)  routing T_17_13.sp4_v_t_44 <X> T_17_13.sp4_h_l_38
 (6 7)  (880 215)  (880 215)  routing T_17_13.sp4_v_t_44 <X> T_17_13.sp4_h_l_38
 (14 7)  (888 215)  (888 215)  routing T_17_13.sp4_h_l_9 <X> T_17_13.lc_trk_g1_4
 (15 7)  (889 215)  (889 215)  routing T_17_13.sp4_h_l_9 <X> T_17_13.lc_trk_g1_4
 (16 7)  (890 215)  (890 215)  routing T_17_13.sp4_h_l_9 <X> T_17_13.lc_trk_g1_4
 (17 7)  (891 215)  (891 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (19 7)  (893 215)  (893 215)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (31 7)  (905 215)  (905 215)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (37 7)  (911 215)  (911 215)  LC_3 Logic Functioning bit
 (39 7)  (913 215)  (913 215)  LC_3 Logic Functioning bit
 (48 7)  (922 215)  (922 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (4 8)  (878 216)  (878 216)  routing T_17_13.sp4_v_t_43 <X> T_17_13.sp4_v_b_6
 (8 8)  (882 216)  (882 216)  routing T_17_13.sp4_h_l_42 <X> T_17_13.sp4_h_r_7
 (25 8)  (899 216)  (899 216)  routing T_17_13.sp4_h_r_34 <X> T_17_13.lc_trk_g2_2
 (32 8)  (906 216)  (906 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 216)  (907 216)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 216)  (908 216)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (40 8)  (914 216)  (914 216)  LC_4 Logic Functioning bit
 (42 8)  (916 216)  (916 216)  LC_4 Logic Functioning bit
 (48 8)  (922 216)  (922 216)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (926 216)  (926 216)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (11 9)  (885 217)  (885 217)  routing T_17_13.sp4_h_l_37 <X> T_17_13.sp4_h_r_8
 (13 9)  (887 217)  (887 217)  routing T_17_13.sp4_h_l_37 <X> T_17_13.sp4_h_r_8
 (17 9)  (891 217)  (891 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (896 217)  (896 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (897 217)  (897 217)  routing T_17_13.sp4_h_r_34 <X> T_17_13.lc_trk_g2_2
 (24 9)  (898 217)  (898 217)  routing T_17_13.sp4_h_r_34 <X> T_17_13.lc_trk_g2_2
 (26 9)  (900 217)  (900 217)  routing T_17_13.lc_trk_g0_2 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 217)  (903 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (41 9)  (915 217)  (915 217)  LC_4 Logic Functioning bit
 (43 9)  (917 217)  (917 217)  LC_4 Logic Functioning bit
 (17 10)  (891 218)  (891 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (899 218)  (899 218)  routing T_17_13.wire_logic_cluster/lc_6/out <X> T_17_13.lc_trk_g2_6
 (27 10)  (901 218)  (901 218)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 218)  (902 218)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 218)  (903 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 218)  (906 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 218)  (907 218)  routing T_17_13.lc_trk_g2_0 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (40 10)  (914 218)  (914 218)  LC_5 Logic Functioning bit
 (42 10)  (916 218)  (916 218)  LC_5 Logic Functioning bit
 (52 10)  (926 218)  (926 218)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (18 11)  (892 219)  (892 219)  routing T_17_13.sp4_r_v_b_37 <X> T_17_13.lc_trk_g2_5
 (22 11)  (896 219)  (896 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (40 11)  (914 219)  (914 219)  LC_5 Logic Functioning bit
 (42 11)  (916 219)  (916 219)  LC_5 Logic Functioning bit
 (5 12)  (879 220)  (879 220)  routing T_17_13.sp4_h_l_43 <X> T_17_13.sp4_h_r_9
 (11 12)  (885 220)  (885 220)  routing T_17_13.sp4_h_r_6 <X> T_17_13.sp4_v_b_11
 (16 12)  (890 220)  (890 220)  routing T_17_13.sp12_v_t_14 <X> T_17_13.lc_trk_g3_1
 (17 12)  (891 220)  (891 220)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (22 12)  (896 220)  (896 220)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (897 220)  (897 220)  routing T_17_13.sp12_v_b_19 <X> T_17_13.lc_trk_g3_3
 (26 12)  (900 220)  (900 220)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 220)  (901 220)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 220)  (903 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 220)  (904 220)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 220)  (906 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 220)  (908 220)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 220)  (910 220)  LC_6 Logic Functioning bit
 (38 12)  (912 220)  (912 220)  LC_6 Logic Functioning bit
 (4 13)  (878 221)  (878 221)  routing T_17_13.sp4_h_l_43 <X> T_17_13.sp4_h_r_9
 (8 13)  (882 221)  (882 221)  routing T_17_13.sp4_v_t_42 <X> T_17_13.sp4_v_b_10
 (10 13)  (884 221)  (884 221)  routing T_17_13.sp4_v_t_42 <X> T_17_13.sp4_v_b_10
 (14 13)  (888 221)  (888 221)  routing T_17_13.sp4_h_r_24 <X> T_17_13.lc_trk_g3_0
 (15 13)  (889 221)  (889 221)  routing T_17_13.sp4_h_r_24 <X> T_17_13.lc_trk_g3_0
 (16 13)  (890 221)  (890 221)  routing T_17_13.sp4_h_r_24 <X> T_17_13.lc_trk_g3_0
 (17 13)  (891 221)  (891 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (892 221)  (892 221)  routing T_17_13.sp12_v_t_14 <X> T_17_13.lc_trk_g3_1
 (21 13)  (895 221)  (895 221)  routing T_17_13.sp12_v_b_19 <X> T_17_13.lc_trk_g3_3
 (26 13)  (900 221)  (900 221)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 221)  (902 221)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 221)  (903 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 221)  (905 221)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 221)  (910 221)  LC_6 Logic Functioning bit
 (37 13)  (911 221)  (911 221)  LC_6 Logic Functioning bit
 (38 13)  (912 221)  (912 221)  LC_6 Logic Functioning bit
 (39 13)  (913 221)  (913 221)  LC_6 Logic Functioning bit
 (40 13)  (914 221)  (914 221)  LC_6 Logic Functioning bit
 (42 13)  (916 221)  (916 221)  LC_6 Logic Functioning bit
 (5 14)  (879 222)  (879 222)  routing T_17_13.sp4_h_r_6 <X> T_17_13.sp4_h_l_44
 (8 14)  (882 222)  (882 222)  routing T_17_13.sp4_v_t_47 <X> T_17_13.sp4_h_l_47
 (9 14)  (883 222)  (883 222)  routing T_17_13.sp4_v_t_47 <X> T_17_13.sp4_h_l_47
 (15 14)  (889 222)  (889 222)  routing T_17_13.tnr_op_5 <X> T_17_13.lc_trk_g3_5
 (17 14)  (891 222)  (891 222)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (26 14)  (900 222)  (900 222)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 222)  (901 222)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 222)  (902 222)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 222)  (903 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 222)  (904 222)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 222)  (905 222)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 222)  (906 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 222)  (908 222)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 222)  (910 222)  LC_7 Logic Functioning bit
 (37 14)  (911 222)  (911 222)  LC_7 Logic Functioning bit
 (38 14)  (912 222)  (912 222)  LC_7 Logic Functioning bit
 (39 14)  (913 222)  (913 222)  LC_7 Logic Functioning bit
 (41 14)  (915 222)  (915 222)  LC_7 Logic Functioning bit
 (43 14)  (917 222)  (917 222)  LC_7 Logic Functioning bit
 (4 15)  (878 223)  (878 223)  routing T_17_13.sp4_h_r_6 <X> T_17_13.sp4_h_l_44
 (11 15)  (885 223)  (885 223)  routing T_17_13.sp4_h_r_11 <X> T_17_13.sp4_h_l_46
 (15 15)  (889 223)  (889 223)  routing T_17_13.sp4_v_t_33 <X> T_17_13.lc_trk_g3_4
 (16 15)  (890 223)  (890 223)  routing T_17_13.sp4_v_t_33 <X> T_17_13.lc_trk_g3_4
 (17 15)  (891 223)  (891 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (27 15)  (901 223)  (901 223)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 223)  (903 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 223)  (905 223)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 223)  (910 223)  LC_7 Logic Functioning bit
 (38 15)  (912 223)  (912 223)  LC_7 Logic Functioning bit


LogicTile_18_13

 (31 0)  (959 208)  (959 208)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 208)  (960 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 208)  (961 208)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (37 0)  (965 208)  (965 208)  LC_0 Logic Functioning bit
 (39 0)  (967 208)  (967 208)  LC_0 Logic Functioning bit
 (45 0)  (973 208)  (973 208)  LC_0 Logic Functioning bit
 (48 0)  (976 208)  (976 208)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (8 1)  (936 209)  (936 209)  routing T_18_13.sp4_h_l_36 <X> T_18_13.sp4_v_b_1
 (9 1)  (937 209)  (937 209)  routing T_18_13.sp4_h_l_36 <X> T_18_13.sp4_v_b_1
 (27 1)  (955 209)  (955 209)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 209)  (956 209)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 209)  (957 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 209)  (959 209)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 209)  (964 209)  LC_0 Logic Functioning bit
 (38 1)  (966 209)  (966 209)  LC_0 Logic Functioning bit
 (45 1)  (973 209)  (973 209)  LC_0 Logic Functioning bit
 (47 1)  (975 209)  (975 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (929 210)  (929 210)  routing T_18_13.glb_netwk_5 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (932 210)  (932 210)  routing T_18_13.sp4_h_r_0 <X> T_18_13.sp4_v_t_37
 (27 2)  (955 210)  (955 210)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 210)  (956 210)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 210)  (957 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 210)  (959 210)  routing T_18_13.lc_trk_g0_4 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 210)  (960 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (965 210)  (965 210)  LC_1 Logic Functioning bit
 (39 2)  (967 210)  (967 210)  LC_1 Logic Functioning bit
 (45 2)  (973 210)  (973 210)  LC_1 Logic Functioning bit
 (0 3)  (928 211)  (928 211)  routing T_18_13.glb_netwk_5 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (5 3)  (933 211)  (933 211)  routing T_18_13.sp4_h_r_0 <X> T_18_13.sp4_v_t_37
 (15 3)  (943 211)  (943 211)  routing T_18_13.bot_op_4 <X> T_18_13.lc_trk_g0_4
 (17 3)  (945 211)  (945 211)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (37 3)  (965 211)  (965 211)  LC_1 Logic Functioning bit
 (39 3)  (967 211)  (967 211)  LC_1 Logic Functioning bit
 (45 3)  (973 211)  (973 211)  LC_1 Logic Functioning bit
 (46 3)  (974 211)  (974 211)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (52 3)  (980 211)  (980 211)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (3 4)  (931 212)  (931 212)  routing T_18_13.sp12_v_t_23 <X> T_18_13.sp12_h_r_0
 (4 4)  (932 212)  (932 212)  routing T_18_13.sp4_h_l_44 <X> T_18_13.sp4_v_b_3
 (6 4)  (934 212)  (934 212)  routing T_18_13.sp4_h_l_44 <X> T_18_13.sp4_v_b_3
 (32 4)  (960 212)  (960 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 212)  (961 212)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 212)  (962 212)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (965 212)  (965 212)  LC_2 Logic Functioning bit
 (39 4)  (967 212)  (967 212)  LC_2 Logic Functioning bit
 (45 4)  (973 212)  (973 212)  LC_2 Logic Functioning bit
 (47 4)  (975 212)  (975 212)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (928 213)  (928 213)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (5 5)  (933 213)  (933 213)  routing T_18_13.sp4_h_l_44 <X> T_18_13.sp4_v_b_3
 (11 5)  (939 213)  (939 213)  routing T_18_13.sp4_h_l_40 <X> T_18_13.sp4_h_r_5
 (19 5)  (947 213)  (947 213)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (27 5)  (955 213)  (955 213)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 213)  (956 213)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 213)  (957 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (964 213)  (964 213)  LC_2 Logic Functioning bit
 (38 5)  (966 213)  (966 213)  LC_2 Logic Functioning bit
 (45 5)  (973 213)  (973 213)  LC_2 Logic Functioning bit
 (8 6)  (936 214)  (936 214)  routing T_18_13.sp4_v_t_41 <X> T_18_13.sp4_h_l_41
 (9 6)  (937 214)  (937 214)  routing T_18_13.sp4_v_t_41 <X> T_18_13.sp4_h_l_41
 (27 6)  (955 214)  (955 214)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 214)  (956 214)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 214)  (957 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 214)  (960 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 214)  (961 214)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 214)  (962 214)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 214)  (965 214)  LC_3 Logic Functioning bit
 (39 6)  (967 214)  (967 214)  LC_3 Logic Functioning bit
 (45 6)  (973 214)  (973 214)  LC_3 Logic Functioning bit
 (52 6)  (980 214)  (980 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (6 7)  (934 215)  (934 215)  routing T_18_13.sp4_h_r_3 <X> T_18_13.sp4_h_l_38
 (31 7)  (959 215)  (959 215)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (37 7)  (965 215)  (965 215)  LC_3 Logic Functioning bit
 (39 7)  (967 215)  (967 215)  LC_3 Logic Functioning bit
 (45 7)  (973 215)  (973 215)  LC_3 Logic Functioning bit
 (47 7)  (975 215)  (975 215)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (979 215)  (979 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (8 8)  (936 216)  (936 216)  routing T_18_13.sp4_h_l_42 <X> T_18_13.sp4_h_r_7
 (15 8)  (943 216)  (943 216)  routing T_18_13.sp4_v_t_28 <X> T_18_13.lc_trk_g2_1
 (16 8)  (944 216)  (944 216)  routing T_18_13.sp4_v_t_28 <X> T_18_13.lc_trk_g2_1
 (17 8)  (945 216)  (945 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (953 216)  (953 216)  routing T_18_13.sp4_v_t_23 <X> T_18_13.lc_trk_g2_2
 (28 8)  (956 216)  (956 216)  routing T_18_13.lc_trk_g2_1 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 216)  (957 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (45 8)  (973 216)  (973 216)  LC_4 Logic Functioning bit
 (3 9)  (931 217)  (931 217)  routing T_18_13.sp12_h_l_22 <X> T_18_13.sp12_v_b_1
 (9 9)  (937 217)  (937 217)  routing T_18_13.sp4_v_t_46 <X> T_18_13.sp4_v_b_7
 (10 9)  (938 217)  (938 217)  routing T_18_13.sp4_v_t_46 <X> T_18_13.sp4_v_b_7
 (22 9)  (950 217)  (950 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (951 217)  (951 217)  routing T_18_13.sp4_v_t_23 <X> T_18_13.lc_trk_g2_2
 (25 9)  (953 217)  (953 217)  routing T_18_13.sp4_v_t_23 <X> T_18_13.lc_trk_g2_2
 (27 9)  (955 217)  (955 217)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 217)  (956 217)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 217)  (957 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 217)  (964 217)  LC_4 Logic Functioning bit
 (38 9)  (966 217)  (966 217)  LC_4 Logic Functioning bit
 (41 9)  (969 217)  (969 217)  LC_4 Logic Functioning bit
 (43 9)  (971 217)  (971 217)  LC_4 Logic Functioning bit
 (44 9)  (972 217)  (972 217)  LC_4 Logic Functioning bit
 (45 9)  (973 217)  (973 217)  LC_4 Logic Functioning bit
 (51 9)  (979 217)  (979 217)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (949 218)  (949 218)  routing T_18_13.sp4_v_t_18 <X> T_18_13.lc_trk_g2_7
 (22 10)  (950 218)  (950 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (951 218)  (951 218)  routing T_18_13.sp4_v_t_18 <X> T_18_13.lc_trk_g2_7
 (27 10)  (955 218)  (955 218)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 218)  (956 218)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 218)  (957 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 218)  (960 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 218)  (961 218)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (37 10)  (965 218)  (965 218)  LC_5 Logic Functioning bit
 (39 10)  (967 218)  (967 218)  LC_5 Logic Functioning bit
 (45 10)  (973 218)  (973 218)  LC_5 Logic Functioning bit
 (31 11)  (959 219)  (959 219)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (37 11)  (965 219)  (965 219)  LC_5 Logic Functioning bit
 (39 11)  (967 219)  (967 219)  LC_5 Logic Functioning bit
 (45 11)  (973 219)  (973 219)  LC_5 Logic Functioning bit
 (51 11)  (979 219)  (979 219)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (4 12)  (932 220)  (932 220)  routing T_18_13.sp4_v_t_44 <X> T_18_13.sp4_v_b_9
 (11 12)  (939 220)  (939 220)  routing T_18_13.sp4_v_t_45 <X> T_18_13.sp4_v_b_11
 (15 12)  (943 220)  (943 220)  routing T_18_13.sp4_h_r_41 <X> T_18_13.lc_trk_g3_1
 (16 12)  (944 220)  (944 220)  routing T_18_13.sp4_h_r_41 <X> T_18_13.lc_trk_g3_1
 (17 12)  (945 220)  (945 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (946 220)  (946 220)  routing T_18_13.sp4_h_r_41 <X> T_18_13.lc_trk_g3_1
 (21 12)  (949 220)  (949 220)  routing T_18_13.sp4_v_t_14 <X> T_18_13.lc_trk_g3_3
 (22 12)  (950 220)  (950 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (951 220)  (951 220)  routing T_18_13.sp4_v_t_14 <X> T_18_13.lc_trk_g3_3
 (31 12)  (959 220)  (959 220)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 220)  (960 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 220)  (961 220)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 220)  (962 220)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (37 12)  (965 220)  (965 220)  LC_6 Logic Functioning bit
 (39 12)  (967 220)  (967 220)  LC_6 Logic Functioning bit
 (45 12)  (973 220)  (973 220)  LC_6 Logic Functioning bit
 (48 12)  (976 220)  (976 220)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (979 220)  (979 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (980 220)  (980 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (12 13)  (940 221)  (940 221)  routing T_18_13.sp4_v_t_45 <X> T_18_13.sp4_v_b_11
 (17 13)  (945 221)  (945 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (946 221)  (946 221)  routing T_18_13.sp4_h_r_41 <X> T_18_13.lc_trk_g3_1
 (27 13)  (955 221)  (955 221)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 221)  (956 221)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 221)  (957 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (964 221)  (964 221)  LC_6 Logic Functioning bit
 (38 13)  (966 221)  (966 221)  LC_6 Logic Functioning bit
 (45 13)  (973 221)  (973 221)  LC_6 Logic Functioning bit
 (0 14)  (928 222)  (928 222)  routing T_18_13.glb_netwk_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 222)  (942 222)  routing T_18_13.sp4_h_r_36 <X> T_18_13.lc_trk_g3_4
 (16 14)  (944 222)  (944 222)  routing T_18_13.sp12_v_t_10 <X> T_18_13.lc_trk_g3_5
 (17 14)  (945 222)  (945 222)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (27 14)  (955 222)  (955 222)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 222)  (956 222)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 222)  (957 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 222)  (959 222)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 222)  (960 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 222)  (961 222)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 222)  (962 222)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (37 14)  (965 222)  (965 222)  LC_7 Logic Functioning bit
 (39 14)  (967 222)  (967 222)  LC_7 Logic Functioning bit
 (45 14)  (973 222)  (973 222)  LC_7 Logic Functioning bit
 (46 14)  (974 222)  (974 222)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (52 14)  (980 222)  (980 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (11 15)  (939 223)  (939 223)  routing T_18_13.sp4_h_r_11 <X> T_18_13.sp4_h_l_46
 (15 15)  (943 223)  (943 223)  routing T_18_13.sp4_h_r_36 <X> T_18_13.lc_trk_g3_4
 (16 15)  (944 223)  (944 223)  routing T_18_13.sp4_h_r_36 <X> T_18_13.lc_trk_g3_4
 (17 15)  (945 223)  (945 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (37 15)  (965 223)  (965 223)  LC_7 Logic Functioning bit
 (39 15)  (967 223)  (967 223)  LC_7 Logic Functioning bit
 (44 15)  (972 223)  (972 223)  LC_7 Logic Functioning bit
 (45 15)  (973 223)  (973 223)  LC_7 Logic Functioning bit
 (52 15)  (980 223)  (980 223)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_19_13

 (0 0)  (982 208)  (982 208)  Negative Clock bit

 (8 0)  (990 208)  (990 208)  routing T_19_13.sp4_h_l_40 <X> T_19_13.sp4_h_r_1
 (10 0)  (992 208)  (992 208)  routing T_19_13.sp4_h_l_40 <X> T_19_13.sp4_h_r_1
 (13 0)  (995 208)  (995 208)  routing T_19_13.sp4_h_l_39 <X> T_19_13.sp4_v_b_2
 (22 0)  (1004 208)  (1004 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1005 208)  (1005 208)  routing T_19_13.sp4_h_r_3 <X> T_19_13.lc_trk_g0_3
 (24 0)  (1006 208)  (1006 208)  routing T_19_13.sp4_h_r_3 <X> T_19_13.lc_trk_g0_3
 (25 0)  (1007 208)  (1007 208)  routing T_19_13.sp4_h_l_7 <X> T_19_13.lc_trk_g0_2
 (26 0)  (1008 208)  (1008 208)  routing T_19_13.lc_trk_g1_5 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (1011 208)  (1011 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 208)  (1013 208)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 208)  (1014 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 208)  (1016 208)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 208)  (1017 208)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.input_2_0
 (36 0)  (1018 208)  (1018 208)  LC_0 Logic Functioning bit
 (40 0)  (1022 208)  (1022 208)  LC_0 Logic Functioning bit
 (42 0)  (1024 208)  (1024 208)  LC_0 Logic Functioning bit
 (43 0)  (1025 208)  (1025 208)  LC_0 Logic Functioning bit
 (4 1)  (986 209)  (986 209)  routing T_19_13.sp4_v_t_42 <X> T_19_13.sp4_h_r_0
 (12 1)  (994 209)  (994 209)  routing T_19_13.sp4_h_l_39 <X> T_19_13.sp4_v_b_2
 (21 1)  (1003 209)  (1003 209)  routing T_19_13.sp4_h_r_3 <X> T_19_13.lc_trk_g0_3
 (22 1)  (1004 209)  (1004 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1005 209)  (1005 209)  routing T_19_13.sp4_h_l_7 <X> T_19_13.lc_trk_g0_2
 (24 1)  (1006 209)  (1006 209)  routing T_19_13.sp4_h_l_7 <X> T_19_13.lc_trk_g0_2
 (25 1)  (1007 209)  (1007 209)  routing T_19_13.sp4_h_l_7 <X> T_19_13.lc_trk_g0_2
 (27 1)  (1009 209)  (1009 209)  routing T_19_13.lc_trk_g1_5 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 209)  (1011 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 209)  (1012 209)  routing T_19_13.lc_trk_g0_3 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 209)  (1013 209)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 209)  (1014 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1015 209)  (1015 209)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.input_2_0
 (34 1)  (1016 209)  (1016 209)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.input_2_0
 (37 1)  (1019 209)  (1019 209)  LC_0 Logic Functioning bit
 (39 1)  (1021 209)  (1021 209)  LC_0 Logic Functioning bit
 (40 1)  (1022 209)  (1022 209)  LC_0 Logic Functioning bit
 (42 1)  (1024 209)  (1024 209)  LC_0 Logic Functioning bit
 (43 1)  (1025 209)  (1025 209)  LC_0 Logic Functioning bit
 (1 2)  (983 210)  (983 210)  routing T_19_13.glb_netwk_5 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (1004 210)  (1004 210)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1006 210)  (1006 210)  routing T_19_13.bot_op_7 <X> T_19_13.lc_trk_g0_7
 (26 2)  (1008 210)  (1008 210)  routing T_19_13.lc_trk_g2_5 <X> T_19_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (1011 210)  (1011 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 210)  (1013 210)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 210)  (1014 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 210)  (1015 210)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_1/in_3
 (38 2)  (1020 210)  (1020 210)  LC_1 Logic Functioning bit
 (39 2)  (1021 210)  (1021 210)  LC_1 Logic Functioning bit
 (40 2)  (1022 210)  (1022 210)  LC_1 Logic Functioning bit
 (41 2)  (1023 210)  (1023 210)  LC_1 Logic Functioning bit
 (42 2)  (1024 210)  (1024 210)  LC_1 Logic Functioning bit
 (43 2)  (1025 210)  (1025 210)  LC_1 Logic Functioning bit
 (50 2)  (1032 210)  (1032 210)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (982 211)  (982 211)  routing T_19_13.glb_netwk_5 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (8 3)  (990 211)  (990 211)  routing T_19_13.sp4_h_r_1 <X> T_19_13.sp4_v_t_36
 (9 3)  (991 211)  (991 211)  routing T_19_13.sp4_h_r_1 <X> T_19_13.sp4_v_t_36
 (14 3)  (996 211)  (996 211)  routing T_19_13.sp4_r_v_b_28 <X> T_19_13.lc_trk_g0_4
 (17 3)  (999 211)  (999 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (28 3)  (1010 211)  (1010 211)  routing T_19_13.lc_trk_g2_5 <X> T_19_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 211)  (1011 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 211)  (1012 211)  routing T_19_13.lc_trk_g0_2 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 211)  (1013 211)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (1018 211)  (1018 211)  LC_1 Logic Functioning bit
 (38 3)  (1020 211)  (1020 211)  LC_1 Logic Functioning bit
 (39 3)  (1021 211)  (1021 211)  LC_1 Logic Functioning bit
 (40 3)  (1022 211)  (1022 211)  LC_1 Logic Functioning bit
 (41 3)  (1023 211)  (1023 211)  LC_1 Logic Functioning bit
 (42 3)  (1024 211)  (1024 211)  LC_1 Logic Functioning bit
 (43 3)  (1025 211)  (1025 211)  LC_1 Logic Functioning bit
 (0 4)  (982 212)  (982 212)  routing T_19_13.lc_trk_g2_2 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (1 4)  (983 212)  (983 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (9 4)  (991 212)  (991 212)  routing T_19_13.sp4_v_t_41 <X> T_19_13.sp4_h_r_4
 (12 4)  (994 212)  (994 212)  routing T_19_13.sp4_h_l_39 <X> T_19_13.sp4_h_r_5
 (21 4)  (1003 212)  (1003 212)  routing T_19_13.sp4_h_r_11 <X> T_19_13.lc_trk_g1_3
 (22 4)  (1004 212)  (1004 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1005 212)  (1005 212)  routing T_19_13.sp4_h_r_11 <X> T_19_13.lc_trk_g1_3
 (24 4)  (1006 212)  (1006 212)  routing T_19_13.sp4_h_r_11 <X> T_19_13.lc_trk_g1_3
 (27 4)  (1009 212)  (1009 212)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 212)  (1010 212)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 212)  (1011 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 212)  (1012 212)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 212)  (1014 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 212)  (1015 212)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 212)  (1016 212)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 212)  (1018 212)  LC_2 Logic Functioning bit
 (37 4)  (1019 212)  (1019 212)  LC_2 Logic Functioning bit
 (39 4)  (1021 212)  (1021 212)  LC_2 Logic Functioning bit
 (43 4)  (1025 212)  (1025 212)  LC_2 Logic Functioning bit
 (50 4)  (1032 212)  (1032 212)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (983 213)  (983 213)  routing T_19_13.lc_trk_g2_2 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (8 5)  (990 213)  (990 213)  routing T_19_13.sp4_h_l_41 <X> T_19_13.sp4_v_b_4
 (9 5)  (991 213)  (991 213)  routing T_19_13.sp4_h_l_41 <X> T_19_13.sp4_v_b_4
 (13 5)  (995 213)  (995 213)  routing T_19_13.sp4_h_l_39 <X> T_19_13.sp4_h_r_5
 (31 5)  (1013 213)  (1013 213)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 213)  (1018 213)  LC_2 Logic Functioning bit
 (37 5)  (1019 213)  (1019 213)  LC_2 Logic Functioning bit
 (39 5)  (1021 213)  (1021 213)  LC_2 Logic Functioning bit
 (43 5)  (1025 213)  (1025 213)  LC_2 Logic Functioning bit
 (9 6)  (991 214)  (991 214)  routing T_19_13.sp4_h_r_1 <X> T_19_13.sp4_h_l_41
 (10 6)  (992 214)  (992 214)  routing T_19_13.sp4_h_r_1 <X> T_19_13.sp4_h_l_41
 (15 6)  (997 214)  (997 214)  routing T_19_13.sp4_h_r_21 <X> T_19_13.lc_trk_g1_5
 (16 6)  (998 214)  (998 214)  routing T_19_13.sp4_h_r_21 <X> T_19_13.lc_trk_g1_5
 (17 6)  (999 214)  (999 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1000 214)  (1000 214)  routing T_19_13.sp4_h_r_21 <X> T_19_13.lc_trk_g1_5
 (25 6)  (1007 214)  (1007 214)  routing T_19_13.sp4_v_t_3 <X> T_19_13.lc_trk_g1_6
 (27 6)  (1009 214)  (1009 214)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 214)  (1010 214)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 214)  (1011 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 214)  (1013 214)  routing T_19_13.lc_trk_g0_4 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 214)  (1014 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 214)  (1018 214)  LC_3 Logic Functioning bit
 (38 6)  (1020 214)  (1020 214)  LC_3 Logic Functioning bit
 (42 6)  (1024 214)  (1024 214)  LC_3 Logic Functioning bit
 (43 6)  (1025 214)  (1025 214)  LC_3 Logic Functioning bit
 (45 6)  (1027 214)  (1027 214)  LC_3 Logic Functioning bit
 (50 6)  (1032 214)  (1032 214)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (1000 215)  (1000 215)  routing T_19_13.sp4_h_r_21 <X> T_19_13.lc_trk_g1_5
 (22 7)  (1004 215)  (1004 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (1005 215)  (1005 215)  routing T_19_13.sp4_v_t_3 <X> T_19_13.lc_trk_g1_6
 (25 7)  (1007 215)  (1007 215)  routing T_19_13.sp4_v_t_3 <X> T_19_13.lc_trk_g1_6
 (36 7)  (1018 215)  (1018 215)  LC_3 Logic Functioning bit
 (38 7)  (1020 215)  (1020 215)  LC_3 Logic Functioning bit
 (42 7)  (1024 215)  (1024 215)  LC_3 Logic Functioning bit
 (43 7)  (1025 215)  (1025 215)  LC_3 Logic Functioning bit
 (45 7)  (1027 215)  (1027 215)  LC_3 Logic Functioning bit
 (53 7)  (1035 215)  (1035 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (5 8)  (987 216)  (987 216)  routing T_19_13.sp4_v_b_6 <X> T_19_13.sp4_h_r_6
 (8 8)  (990 216)  (990 216)  routing T_19_13.sp4_v_b_7 <X> T_19_13.sp4_h_r_7
 (9 8)  (991 216)  (991 216)  routing T_19_13.sp4_v_b_7 <X> T_19_13.sp4_h_r_7
 (11 8)  (993 216)  (993 216)  routing T_19_13.sp4_h_r_3 <X> T_19_13.sp4_v_b_8
 (25 8)  (1007 216)  (1007 216)  routing T_19_13.sp4_v_b_26 <X> T_19_13.lc_trk_g2_2
 (26 8)  (1008 216)  (1008 216)  routing T_19_13.lc_trk_g2_4 <X> T_19_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 216)  (1009 216)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 216)  (1010 216)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 216)  (1011 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 216)  (1012 216)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 216)  (1013 216)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 216)  (1014 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 216)  (1015 216)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 216)  (1018 216)  LC_4 Logic Functioning bit
 (38 8)  (1020 216)  (1020 216)  LC_4 Logic Functioning bit
 (6 9)  (988 217)  (988 217)  routing T_19_13.sp4_v_b_6 <X> T_19_13.sp4_h_r_6
 (22 9)  (1004 217)  (1004 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1005 217)  (1005 217)  routing T_19_13.sp4_v_b_26 <X> T_19_13.lc_trk_g2_2
 (28 9)  (1010 217)  (1010 217)  routing T_19_13.lc_trk_g2_4 <X> T_19_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 217)  (1011 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 217)  (1013 217)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 217)  (1018 217)  LC_4 Logic Functioning bit
 (37 9)  (1019 217)  (1019 217)  LC_4 Logic Functioning bit
 (38 9)  (1020 217)  (1020 217)  LC_4 Logic Functioning bit
 (39 9)  (1021 217)  (1021 217)  LC_4 Logic Functioning bit
 (40 9)  (1022 217)  (1022 217)  LC_4 Logic Functioning bit
 (42 9)  (1024 217)  (1024 217)  LC_4 Logic Functioning bit
 (2 10)  (984 218)  (984 218)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (5 10)  (987 218)  (987 218)  routing T_19_13.sp4_v_t_37 <X> T_19_13.sp4_h_l_43
 (8 10)  (990 218)  (990 218)  routing T_19_13.sp4_v_t_42 <X> T_19_13.sp4_h_l_42
 (9 10)  (991 218)  (991 218)  routing T_19_13.sp4_v_t_42 <X> T_19_13.sp4_h_l_42
 (14 10)  (996 218)  (996 218)  routing T_19_13.wire_logic_cluster/lc_4/out <X> T_19_13.lc_trk_g2_4
 (17 10)  (999 218)  (999 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (19 10)  (1001 218)  (1001 218)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (1003 218)  (1003 218)  routing T_19_13.sp4_h_r_39 <X> T_19_13.lc_trk_g2_7
 (22 10)  (1004 218)  (1004 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1005 218)  (1005 218)  routing T_19_13.sp4_h_r_39 <X> T_19_13.lc_trk_g2_7
 (24 10)  (1006 218)  (1006 218)  routing T_19_13.sp4_h_r_39 <X> T_19_13.lc_trk_g2_7
 (25 10)  (1007 218)  (1007 218)  routing T_19_13.wire_logic_cluster/lc_6/out <X> T_19_13.lc_trk_g2_6
 (27 10)  (1009 218)  (1009 218)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 218)  (1011 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 218)  (1013 218)  routing T_19_13.lc_trk_g0_4 <X> T_19_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 218)  (1014 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 218)  (1018 218)  LC_5 Logic Functioning bit
 (38 10)  (1020 218)  (1020 218)  LC_5 Logic Functioning bit
 (42 10)  (1024 218)  (1024 218)  LC_5 Logic Functioning bit
 (43 10)  (1025 218)  (1025 218)  LC_5 Logic Functioning bit
 (45 10)  (1027 218)  (1027 218)  LC_5 Logic Functioning bit
 (50 10)  (1032 218)  (1032 218)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (986 219)  (986 219)  routing T_19_13.sp4_v_t_37 <X> T_19_13.sp4_h_l_43
 (6 11)  (988 219)  (988 219)  routing T_19_13.sp4_v_t_37 <X> T_19_13.sp4_h_l_43
 (17 11)  (999 219)  (999 219)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (1000 219)  (1000 219)  routing T_19_13.sp4_r_v_b_37 <X> T_19_13.lc_trk_g2_5
 (22 11)  (1004 219)  (1004 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (1012 219)  (1012 219)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (36 11)  (1018 219)  (1018 219)  LC_5 Logic Functioning bit
 (38 11)  (1020 219)  (1020 219)  LC_5 Logic Functioning bit
 (42 11)  (1024 219)  (1024 219)  LC_5 Logic Functioning bit
 (43 11)  (1025 219)  (1025 219)  LC_5 Logic Functioning bit
 (45 11)  (1027 219)  (1027 219)  LC_5 Logic Functioning bit
 (11 12)  (993 220)  (993 220)  routing T_19_13.sp4_v_t_38 <X> T_19_13.sp4_v_b_11
 (13 12)  (995 220)  (995 220)  routing T_19_13.sp4_v_t_38 <X> T_19_13.sp4_v_b_11
 (16 12)  (998 220)  (998 220)  routing T_19_13.sp4_v_b_33 <X> T_19_13.lc_trk_g3_1
 (17 12)  (999 220)  (999 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1000 220)  (1000 220)  routing T_19_13.sp4_v_b_33 <X> T_19_13.lc_trk_g3_1
 (22 12)  (1004 220)  (1004 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (1007 220)  (1007 220)  routing T_19_13.wire_logic_cluster/lc_2/out <X> T_19_13.lc_trk_g3_2
 (27 12)  (1009 220)  (1009 220)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 220)  (1010 220)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 220)  (1011 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 220)  (1013 220)  routing T_19_13.lc_trk_g0_7 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 220)  (1014 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 220)  (1017 220)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.input_2_6
 (36 12)  (1018 220)  (1018 220)  LC_6 Logic Functioning bit
 (38 12)  (1020 220)  (1020 220)  LC_6 Logic Functioning bit
 (40 12)  (1022 220)  (1022 220)  LC_6 Logic Functioning bit
 (41 12)  (1023 220)  (1023 220)  LC_6 Logic Functioning bit
 (43 12)  (1025 220)  (1025 220)  LC_6 Logic Functioning bit
 (13 13)  (995 221)  (995 221)  routing T_19_13.sp4_v_t_43 <X> T_19_13.sp4_h_r_11
 (17 13)  (999 221)  (999 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (1000 221)  (1000 221)  routing T_19_13.sp4_v_b_33 <X> T_19_13.lc_trk_g3_1
 (22 13)  (1004 221)  (1004 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1008 221)  (1008 221)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 221)  (1009 221)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 221)  (1010 221)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 221)  (1011 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 221)  (1013 221)  routing T_19_13.lc_trk_g0_7 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 221)  (1014 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (1015 221)  (1015 221)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.input_2_6
 (34 13)  (1016 221)  (1016 221)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.input_2_6
 (35 13)  (1017 221)  (1017 221)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.input_2_6
 (39 13)  (1021 221)  (1021 221)  LC_6 Logic Functioning bit
 (40 13)  (1022 221)  (1022 221)  LC_6 Logic Functioning bit
 (41 13)  (1023 221)  (1023 221)  LC_6 Logic Functioning bit
 (43 13)  (1025 221)  (1025 221)  LC_6 Logic Functioning bit
 (0 14)  (982 222)  (982 222)  routing T_19_13.glb_netwk_4 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 222)  (983 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (990 222)  (990 222)  routing T_19_13.sp4_h_r_10 <X> T_19_13.sp4_h_l_47
 (12 14)  (994 222)  (994 222)  routing T_19_13.sp4_v_t_40 <X> T_19_13.sp4_h_l_46
 (14 14)  (996 222)  (996 222)  routing T_19_13.sp4_h_r_44 <X> T_19_13.lc_trk_g3_4
 (15 14)  (997 222)  (997 222)  routing T_19_13.sp4_h_l_16 <X> T_19_13.lc_trk_g3_5
 (16 14)  (998 222)  (998 222)  routing T_19_13.sp4_h_l_16 <X> T_19_13.lc_trk_g3_5
 (17 14)  (999 222)  (999 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (1004 222)  (1004 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1005 222)  (1005 222)  routing T_19_13.sp4_v_b_47 <X> T_19_13.lc_trk_g3_7
 (24 14)  (1006 222)  (1006 222)  routing T_19_13.sp4_v_b_47 <X> T_19_13.lc_trk_g3_7
 (10 15)  (992 223)  (992 223)  routing T_19_13.sp4_h_l_40 <X> T_19_13.sp4_v_t_47
 (11 15)  (993 223)  (993 223)  routing T_19_13.sp4_v_t_40 <X> T_19_13.sp4_h_l_46
 (13 15)  (995 223)  (995 223)  routing T_19_13.sp4_v_t_40 <X> T_19_13.sp4_h_l_46
 (14 15)  (996 223)  (996 223)  routing T_19_13.sp4_h_r_44 <X> T_19_13.lc_trk_g3_4
 (15 15)  (997 223)  (997 223)  routing T_19_13.sp4_h_r_44 <X> T_19_13.lc_trk_g3_4
 (16 15)  (998 223)  (998 223)  routing T_19_13.sp4_h_r_44 <X> T_19_13.lc_trk_g3_4
 (17 15)  (999 223)  (999 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (1000 223)  (1000 223)  routing T_19_13.sp4_h_l_16 <X> T_19_13.lc_trk_g3_5


LogicTile_20_13

 (25 0)  (1061 208)  (1061 208)  routing T_20_13.sp4_h_l_7 <X> T_20_13.lc_trk_g0_2
 (26 0)  (1062 208)  (1062 208)  routing T_20_13.lc_trk_g0_4 <X> T_20_13.wire_logic_cluster/lc_0/in_0
 (31 0)  (1067 208)  (1067 208)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 208)  (1068 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 208)  (1069 208)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 208)  (1070 208)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.wire_logic_cluster/lc_0/in_3
 (37 0)  (1073 208)  (1073 208)  LC_0 Logic Functioning bit
 (39 0)  (1075 208)  (1075 208)  LC_0 Logic Functioning bit
 (45 0)  (1081 208)  (1081 208)  LC_0 Logic Functioning bit
 (47 0)  (1083 208)  (1083 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (1088 208)  (1088 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (1089 208)  (1089 208)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (8 1)  (1044 209)  (1044 209)  routing T_20_13.sp4_h_l_36 <X> T_20_13.sp4_v_b_1
 (9 1)  (1045 209)  (1045 209)  routing T_20_13.sp4_h_l_36 <X> T_20_13.sp4_v_b_1
 (22 1)  (1058 209)  (1058 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1059 209)  (1059 209)  routing T_20_13.sp4_h_l_7 <X> T_20_13.lc_trk_g0_2
 (24 1)  (1060 209)  (1060 209)  routing T_20_13.sp4_h_l_7 <X> T_20_13.lc_trk_g0_2
 (25 1)  (1061 209)  (1061 209)  routing T_20_13.sp4_h_l_7 <X> T_20_13.lc_trk_g0_2
 (29 1)  (1065 209)  (1065 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (1072 209)  (1072 209)  LC_0 Logic Functioning bit
 (38 1)  (1074 209)  (1074 209)  LC_0 Logic Functioning bit
 (44 1)  (1080 209)  (1080 209)  LC_0 Logic Functioning bit
 (45 1)  (1081 209)  (1081 209)  LC_0 Logic Functioning bit
 (1 2)  (1037 210)  (1037 210)  routing T_20_13.glb_netwk_5 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 210)  (1038 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (1041 210)  (1041 210)  routing T_20_13.sp4_v_t_43 <X> T_20_13.sp4_h_l_37
 (11 2)  (1047 210)  (1047 210)  routing T_20_13.sp4_h_l_44 <X> T_20_13.sp4_v_t_39
 (14 2)  (1050 210)  (1050 210)  routing T_20_13.sp4_h_l_1 <X> T_20_13.lc_trk_g0_4
 (29 2)  (1065 210)  (1065 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 210)  (1067 210)  routing T_20_13.lc_trk_g0_4 <X> T_20_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 210)  (1068 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (41 2)  (1077 210)  (1077 210)  LC_1 Logic Functioning bit
 (43 2)  (1079 210)  (1079 210)  LC_1 Logic Functioning bit
 (45 2)  (1081 210)  (1081 210)  LC_1 Logic Functioning bit
 (47 2)  (1083 210)  (1083 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (1036 211)  (1036 211)  routing T_20_13.glb_netwk_5 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (4 3)  (1040 211)  (1040 211)  routing T_20_13.sp4_v_t_43 <X> T_20_13.sp4_h_l_37
 (6 3)  (1042 211)  (1042 211)  routing T_20_13.sp4_v_t_43 <X> T_20_13.sp4_h_l_37
 (10 3)  (1046 211)  (1046 211)  routing T_20_13.sp4_h_l_45 <X> T_20_13.sp4_v_t_36
 (15 3)  (1051 211)  (1051 211)  routing T_20_13.sp4_h_l_1 <X> T_20_13.lc_trk_g0_4
 (16 3)  (1052 211)  (1052 211)  routing T_20_13.sp4_h_l_1 <X> T_20_13.lc_trk_g0_4
 (17 3)  (1053 211)  (1053 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (30 3)  (1066 211)  (1066 211)  routing T_20_13.lc_trk_g0_2 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (41 3)  (1077 211)  (1077 211)  LC_1 Logic Functioning bit
 (43 3)  (1079 211)  (1079 211)  LC_1 Logic Functioning bit
 (44 3)  (1080 211)  (1080 211)  LC_1 Logic Functioning bit
 (45 3)  (1081 211)  (1081 211)  LC_1 Logic Functioning bit
 (47 3)  (1083 211)  (1083 211)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (1037 212)  (1037 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (6 4)  (1042 212)  (1042 212)  routing T_20_13.sp4_h_r_10 <X> T_20_13.sp4_v_b_3
 (12 4)  (1048 212)  (1048 212)  routing T_20_13.sp4_v_b_11 <X> T_20_13.sp4_h_r_5
 (15 4)  (1051 212)  (1051 212)  routing T_20_13.sp4_h_l_4 <X> T_20_13.lc_trk_g1_1
 (16 4)  (1052 212)  (1052 212)  routing T_20_13.sp4_h_l_4 <X> T_20_13.lc_trk_g1_1
 (17 4)  (1053 212)  (1053 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1054 212)  (1054 212)  routing T_20_13.sp4_h_l_4 <X> T_20_13.lc_trk_g1_1
 (26 4)  (1062 212)  (1062 212)  routing T_20_13.lc_trk_g0_4 <X> T_20_13.wire_logic_cluster/lc_2/in_0
 (32 4)  (1068 212)  (1068 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 212)  (1069 212)  routing T_20_13.lc_trk_g3_2 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 212)  (1070 212)  routing T_20_13.lc_trk_g3_2 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 212)  (1073 212)  LC_2 Logic Functioning bit
 (39 4)  (1075 212)  (1075 212)  LC_2 Logic Functioning bit
 (45 4)  (1081 212)  (1081 212)  LC_2 Logic Functioning bit
 (47 4)  (1083 212)  (1083 212)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (1036 213)  (1036 213)  routing T_20_13.glb_netwk_3 <X> T_20_13.wire_logic_cluster/lc_7/cen
 (11 5)  (1047 213)  (1047 213)  routing T_20_13.sp4_v_b_11 <X> T_20_13.sp4_h_r_5
 (13 5)  (1049 213)  (1049 213)  routing T_20_13.sp4_v_b_11 <X> T_20_13.sp4_h_r_5
 (18 5)  (1054 213)  (1054 213)  routing T_20_13.sp4_h_l_4 <X> T_20_13.lc_trk_g1_1
 (22 5)  (1058 213)  (1058 213)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1059 213)  (1059 213)  routing T_20_13.sp12_h_l_17 <X> T_20_13.lc_trk_g1_2
 (25 5)  (1061 213)  (1061 213)  routing T_20_13.sp12_h_l_17 <X> T_20_13.lc_trk_g1_2
 (29 5)  (1065 213)  (1065 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 213)  (1067 213)  routing T_20_13.lc_trk_g3_2 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 213)  (1072 213)  LC_2 Logic Functioning bit
 (38 5)  (1074 213)  (1074 213)  LC_2 Logic Functioning bit
 (45 5)  (1081 213)  (1081 213)  LC_2 Logic Functioning bit
 (51 5)  (1087 213)  (1087 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (1041 214)  (1041 214)  routing T_20_13.sp4_v_t_38 <X> T_20_13.sp4_h_l_38
 (8 6)  (1044 214)  (1044 214)  routing T_20_13.sp4_v_t_41 <X> T_20_13.sp4_h_l_41
 (9 6)  (1045 214)  (1045 214)  routing T_20_13.sp4_v_t_41 <X> T_20_13.sp4_h_l_41
 (12 6)  (1048 214)  (1048 214)  routing T_20_13.sp4_v_b_5 <X> T_20_13.sp4_h_l_40
 (31 6)  (1067 214)  (1067 214)  routing T_20_13.lc_trk_g0_4 <X> T_20_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 214)  (1068 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (41 6)  (1077 214)  (1077 214)  LC_3 Logic Functioning bit
 (43 6)  (1079 214)  (1079 214)  LC_3 Logic Functioning bit
 (45 6)  (1081 214)  (1081 214)  LC_3 Logic Functioning bit
 (47 6)  (1083 214)  (1083 214)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (6 7)  (1042 215)  (1042 215)  routing T_20_13.sp4_v_t_38 <X> T_20_13.sp4_h_l_38
 (15 7)  (1051 215)  (1051 215)  routing T_20_13.sp4_v_t_9 <X> T_20_13.lc_trk_g1_4
 (16 7)  (1052 215)  (1052 215)  routing T_20_13.sp4_v_t_9 <X> T_20_13.lc_trk_g1_4
 (17 7)  (1053 215)  (1053 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (26 7)  (1062 215)  (1062 215)  routing T_20_13.lc_trk_g1_2 <X> T_20_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 215)  (1063 215)  routing T_20_13.lc_trk_g1_2 <X> T_20_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 215)  (1065 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (40 7)  (1076 215)  (1076 215)  LC_3 Logic Functioning bit
 (42 7)  (1078 215)  (1078 215)  LC_3 Logic Functioning bit
 (45 7)  (1081 215)  (1081 215)  LC_3 Logic Functioning bit
 (51 7)  (1087 215)  (1087 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 8)  (1058 216)  (1058 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (1062 216)  (1062 216)  routing T_20_13.lc_trk_g0_4 <X> T_20_13.wire_logic_cluster/lc_4/in_0
 (32 8)  (1068 216)  (1068 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 216)  (1069 216)  routing T_20_13.lc_trk_g2_3 <X> T_20_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (1073 216)  (1073 216)  LC_4 Logic Functioning bit
 (39 8)  (1075 216)  (1075 216)  LC_4 Logic Functioning bit
 (45 8)  (1081 216)  (1081 216)  LC_4 Logic Functioning bit
 (46 8)  (1082 216)  (1082 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (4 9)  (1040 217)  (1040 217)  routing T_20_13.sp4_h_l_47 <X> T_20_13.sp4_h_r_6
 (5 9)  (1041 217)  (1041 217)  routing T_20_13.sp4_h_r_6 <X> T_20_13.sp4_v_b_6
 (6 9)  (1042 217)  (1042 217)  routing T_20_13.sp4_h_l_47 <X> T_20_13.sp4_h_r_6
 (9 9)  (1045 217)  (1045 217)  routing T_20_13.sp4_v_t_42 <X> T_20_13.sp4_v_b_7
 (21 9)  (1057 217)  (1057 217)  routing T_20_13.sp4_r_v_b_35 <X> T_20_13.lc_trk_g2_3
 (29 9)  (1065 217)  (1065 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 217)  (1067 217)  routing T_20_13.lc_trk_g2_3 <X> T_20_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 217)  (1072 217)  LC_4 Logic Functioning bit
 (38 9)  (1074 217)  (1074 217)  LC_4 Logic Functioning bit
 (45 9)  (1081 217)  (1081 217)  LC_4 Logic Functioning bit
 (51 9)  (1087 217)  (1087 217)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (27 10)  (1063 218)  (1063 218)  routing T_20_13.lc_trk_g1_1 <X> T_20_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 218)  (1065 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 218)  (1067 218)  routing T_20_13.lc_trk_g0_4 <X> T_20_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 218)  (1068 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (41 10)  (1077 218)  (1077 218)  LC_5 Logic Functioning bit
 (43 10)  (1079 218)  (1079 218)  LC_5 Logic Functioning bit
 (45 10)  (1081 218)  (1081 218)  LC_5 Logic Functioning bit
 (47 10)  (1083 218)  (1083 218)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (41 11)  (1077 219)  (1077 219)  LC_5 Logic Functioning bit
 (43 11)  (1079 219)  (1079 219)  LC_5 Logic Functioning bit
 (45 11)  (1081 219)  (1081 219)  LC_5 Logic Functioning bit
 (48 11)  (1084 219)  (1084 219)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (4 12)  (1040 220)  (1040 220)  routing T_20_13.sp4_h_l_44 <X> T_20_13.sp4_v_b_9
 (12 12)  (1048 220)  (1048 220)  routing T_20_13.sp4_v_b_5 <X> T_20_13.sp4_h_r_11
 (21 12)  (1057 220)  (1057 220)  routing T_20_13.sp4_v_t_22 <X> T_20_13.lc_trk_g3_3
 (22 12)  (1058 220)  (1058 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1059 220)  (1059 220)  routing T_20_13.sp4_v_t_22 <X> T_20_13.lc_trk_g3_3
 (25 12)  (1061 220)  (1061 220)  routing T_20_13.sp4_v_t_23 <X> T_20_13.lc_trk_g3_2
 (26 12)  (1062 220)  (1062 220)  routing T_20_13.lc_trk_g0_4 <X> T_20_13.wire_logic_cluster/lc_6/in_0
 (31 12)  (1067 220)  (1067 220)  routing T_20_13.lc_trk_g1_4 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 220)  (1068 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 220)  (1070 220)  routing T_20_13.lc_trk_g1_4 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 220)  (1073 220)  LC_6 Logic Functioning bit
 (39 12)  (1075 220)  (1075 220)  LC_6 Logic Functioning bit
 (45 12)  (1081 220)  (1081 220)  LC_6 Logic Functioning bit
 (51 12)  (1087 220)  (1087 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (3 13)  (1039 221)  (1039 221)  routing T_20_13.sp12_h_l_22 <X> T_20_13.sp12_h_r_1
 (5 13)  (1041 221)  (1041 221)  routing T_20_13.sp4_h_l_44 <X> T_20_13.sp4_v_b_9
 (11 13)  (1047 221)  (1047 221)  routing T_20_13.sp4_v_b_5 <X> T_20_13.sp4_h_r_11
 (13 13)  (1049 221)  (1049 221)  routing T_20_13.sp4_v_b_5 <X> T_20_13.sp4_h_r_11
 (21 13)  (1057 221)  (1057 221)  routing T_20_13.sp4_v_t_22 <X> T_20_13.lc_trk_g3_3
 (22 13)  (1058 221)  (1058 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1059 221)  (1059 221)  routing T_20_13.sp4_v_t_23 <X> T_20_13.lc_trk_g3_2
 (25 13)  (1061 221)  (1061 221)  routing T_20_13.sp4_v_t_23 <X> T_20_13.lc_trk_g3_2
 (29 13)  (1065 221)  (1065 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (1072 221)  (1072 221)  LC_6 Logic Functioning bit
 (38 13)  (1074 221)  (1074 221)  LC_6 Logic Functioning bit
 (45 13)  (1081 221)  (1081 221)  LC_6 Logic Functioning bit
 (0 14)  (1036 222)  (1036 222)  routing T_20_13.glb_netwk_4 <X> T_20_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 222)  (1037 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (13 14)  (1049 222)  (1049 222)  routing T_20_13.sp4_v_b_11 <X> T_20_13.sp4_v_t_46
 (29 14)  (1065 222)  (1065 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 222)  (1066 222)  routing T_20_13.lc_trk_g0_4 <X> T_20_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 222)  (1068 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 222)  (1069 222)  routing T_20_13.lc_trk_g3_3 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 222)  (1070 222)  routing T_20_13.lc_trk_g3_3 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (37 14)  (1073 222)  (1073 222)  LC_7 Logic Functioning bit
 (39 14)  (1075 222)  (1075 222)  LC_7 Logic Functioning bit
 (45 14)  (1081 222)  (1081 222)  LC_7 Logic Functioning bit
 (17 15)  (1053 223)  (1053 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (31 15)  (1067 223)  (1067 223)  routing T_20_13.lc_trk_g3_3 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (37 15)  (1073 223)  (1073 223)  LC_7 Logic Functioning bit
 (39 15)  (1075 223)  (1075 223)  LC_7 Logic Functioning bit
 (45 15)  (1081 223)  (1081 223)  LC_7 Logic Functioning bit
 (51 15)  (1087 223)  (1087 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_21_13

 (5 0)  (1095 208)  (1095 208)  routing T_21_13.sp4_v_t_37 <X> T_21_13.sp4_h_r_0
 (13 0)  (1103 208)  (1103 208)  routing T_21_13.sp4_v_t_39 <X> T_21_13.sp4_v_b_2
 (15 0)  (1105 208)  (1105 208)  routing T_21_13.sp4_h_r_9 <X> T_21_13.lc_trk_g0_1
 (16 0)  (1106 208)  (1106 208)  routing T_21_13.sp4_h_r_9 <X> T_21_13.lc_trk_g0_1
 (17 0)  (1107 208)  (1107 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1108 208)  (1108 208)  routing T_21_13.sp4_h_r_9 <X> T_21_13.lc_trk_g0_1
 (21 0)  (1111 208)  (1111 208)  routing T_21_13.wire_logic_cluster/lc_3/out <X> T_21_13.lc_trk_g0_3
 (22 0)  (1112 208)  (1112 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (1116 208)  (1116 208)  routing T_21_13.lc_trk_g1_7 <X> T_21_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (1117 208)  (1117 208)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 208)  (1118 208)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 208)  (1119 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 208)  (1120 208)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 208)  (1121 208)  routing T_21_13.lc_trk_g2_7 <X> T_21_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 208)  (1122 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 208)  (1123 208)  routing T_21_13.lc_trk_g2_7 <X> T_21_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 208)  (1126 208)  LC_0 Logic Functioning bit
 (38 0)  (1128 208)  (1128 208)  LC_0 Logic Functioning bit
 (40 0)  (1130 208)  (1130 208)  LC_0 Logic Functioning bit
 (41 0)  (1131 208)  (1131 208)  LC_0 Logic Functioning bit
 (43 0)  (1133 208)  (1133 208)  LC_0 Logic Functioning bit
 (22 1)  (1112 209)  (1112 209)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1114 209)  (1114 209)  routing T_21_13.top_op_2 <X> T_21_13.lc_trk_g0_2
 (25 1)  (1115 209)  (1115 209)  routing T_21_13.top_op_2 <X> T_21_13.lc_trk_g0_2
 (26 1)  (1116 209)  (1116 209)  routing T_21_13.lc_trk_g1_7 <X> T_21_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 209)  (1117 209)  routing T_21_13.lc_trk_g1_7 <X> T_21_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 209)  (1119 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 209)  (1121 209)  routing T_21_13.lc_trk_g2_7 <X> T_21_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 209)  (1122 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1123 209)  (1123 209)  routing T_21_13.lc_trk_g2_0 <X> T_21_13.input_2_0
 (38 1)  (1128 209)  (1128 209)  LC_0 Logic Functioning bit
 (40 1)  (1130 209)  (1130 209)  LC_0 Logic Functioning bit
 (41 1)  (1131 209)  (1131 209)  LC_0 Logic Functioning bit
 (42 1)  (1132 209)  (1132 209)  LC_0 Logic Functioning bit
 (1 2)  (1091 210)  (1091 210)  routing T_21_13.glb_netwk_5 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 210)  (1092 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (9 2)  (1099 210)  (1099 210)  routing T_21_13.sp4_v_b_1 <X> T_21_13.sp4_h_l_36
 (17 2)  (1107 210)  (1107 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (1116 210)  (1116 210)  routing T_21_13.lc_trk_g1_6 <X> T_21_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (1119 210)  (1119 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 210)  (1122 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 210)  (1123 210)  routing T_21_13.lc_trk_g2_2 <X> T_21_13.wire_logic_cluster/lc_1/in_3
 (38 2)  (1128 210)  (1128 210)  LC_1 Logic Functioning bit
 (39 2)  (1129 210)  (1129 210)  LC_1 Logic Functioning bit
 (40 2)  (1130 210)  (1130 210)  LC_1 Logic Functioning bit
 (41 2)  (1131 210)  (1131 210)  LC_1 Logic Functioning bit
 (42 2)  (1132 210)  (1132 210)  LC_1 Logic Functioning bit
 (43 2)  (1133 210)  (1133 210)  LC_1 Logic Functioning bit
 (50 2)  (1140 210)  (1140 210)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (1090 211)  (1090 211)  routing T_21_13.glb_netwk_5 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (14 3)  (1104 211)  (1104 211)  routing T_21_13.sp12_h_r_20 <X> T_21_13.lc_trk_g0_4
 (16 3)  (1106 211)  (1106 211)  routing T_21_13.sp12_h_r_20 <X> T_21_13.lc_trk_g0_4
 (17 3)  (1107 211)  (1107 211)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (18 3)  (1108 211)  (1108 211)  routing T_21_13.sp4_r_v_b_29 <X> T_21_13.lc_trk_g0_5
 (22 3)  (1112 211)  (1112 211)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (1113 211)  (1113 211)  routing T_21_13.sp12_h_l_21 <X> T_21_13.lc_trk_g0_6
 (25 3)  (1115 211)  (1115 211)  routing T_21_13.sp12_h_l_21 <X> T_21_13.lc_trk_g0_6
 (26 3)  (1116 211)  (1116 211)  routing T_21_13.lc_trk_g1_6 <X> T_21_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (1117 211)  (1117 211)  routing T_21_13.lc_trk_g1_6 <X> T_21_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 211)  (1119 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 211)  (1120 211)  routing T_21_13.lc_trk_g0_2 <X> T_21_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (1121 211)  (1121 211)  routing T_21_13.lc_trk_g2_2 <X> T_21_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (1126 211)  (1126 211)  LC_1 Logic Functioning bit
 (38 3)  (1128 211)  (1128 211)  LC_1 Logic Functioning bit
 (39 3)  (1129 211)  (1129 211)  LC_1 Logic Functioning bit
 (40 3)  (1130 211)  (1130 211)  LC_1 Logic Functioning bit
 (41 3)  (1131 211)  (1131 211)  LC_1 Logic Functioning bit
 (42 3)  (1132 211)  (1132 211)  LC_1 Logic Functioning bit
 (43 3)  (1133 211)  (1133 211)  LC_1 Logic Functioning bit
 (51 3)  (1141 211)  (1141 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (1090 212)  (1090 212)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 212)  (1091 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (1094 212)  (1094 212)  routing T_21_13.sp4_h_l_44 <X> T_21_13.sp4_v_b_3
 (6 4)  (1096 212)  (1096 212)  routing T_21_13.sp4_h_l_44 <X> T_21_13.sp4_v_b_3
 (11 4)  (1101 212)  (1101 212)  routing T_21_13.sp4_h_r_0 <X> T_21_13.sp4_v_b_5
 (21 4)  (1111 212)  (1111 212)  routing T_21_13.wire_logic_cluster/lc_3/out <X> T_21_13.lc_trk_g1_3
 (22 4)  (1112 212)  (1112 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (1119 212)  (1119 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 212)  (1120 212)  routing T_21_13.lc_trk_g0_5 <X> T_21_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 212)  (1122 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 212)  (1123 212)  routing T_21_13.lc_trk_g3_2 <X> T_21_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 212)  (1124 212)  routing T_21_13.lc_trk_g3_2 <X> T_21_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 212)  (1126 212)  LC_2 Logic Functioning bit
 (38 4)  (1128 212)  (1128 212)  LC_2 Logic Functioning bit
 (40 4)  (1130 212)  (1130 212)  LC_2 Logic Functioning bit
 (41 4)  (1131 212)  (1131 212)  LC_2 Logic Functioning bit
 (43 4)  (1133 212)  (1133 212)  LC_2 Logic Functioning bit
 (0 5)  (1090 213)  (1090 213)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 213)  (1091 213)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_7/cen
 (5 5)  (1095 213)  (1095 213)  routing T_21_13.sp4_h_l_44 <X> T_21_13.sp4_v_b_3
 (10 5)  (1100 213)  (1100 213)  routing T_21_13.sp4_h_r_11 <X> T_21_13.sp4_v_b_4
 (22 5)  (1112 213)  (1112 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1115 213)  (1115 213)  routing T_21_13.sp4_r_v_b_26 <X> T_21_13.lc_trk_g1_2
 (27 5)  (1117 213)  (1117 213)  routing T_21_13.lc_trk_g3_1 <X> T_21_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 213)  (1118 213)  routing T_21_13.lc_trk_g3_1 <X> T_21_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 213)  (1119 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 213)  (1121 213)  routing T_21_13.lc_trk_g3_2 <X> T_21_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (1122 213)  (1122 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1124 213)  (1124 213)  routing T_21_13.lc_trk_g1_3 <X> T_21_13.input_2_2
 (35 5)  (1125 213)  (1125 213)  routing T_21_13.lc_trk_g1_3 <X> T_21_13.input_2_2
 (38 5)  (1128 213)  (1128 213)  LC_2 Logic Functioning bit
 (40 5)  (1130 213)  (1130 213)  LC_2 Logic Functioning bit
 (41 5)  (1131 213)  (1131 213)  LC_2 Logic Functioning bit
 (42 5)  (1132 213)  (1132 213)  LC_2 Logic Functioning bit
 (8 6)  (1098 214)  (1098 214)  routing T_21_13.sp4_v_t_41 <X> T_21_13.sp4_h_l_41
 (9 6)  (1099 214)  (1099 214)  routing T_21_13.sp4_v_t_41 <X> T_21_13.sp4_h_l_41
 (21 6)  (1111 214)  (1111 214)  routing T_21_13.sp4_v_b_15 <X> T_21_13.lc_trk_g1_7
 (22 6)  (1112 214)  (1112 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1113 214)  (1113 214)  routing T_21_13.sp4_v_b_15 <X> T_21_13.lc_trk_g1_7
 (25 6)  (1115 214)  (1115 214)  routing T_21_13.sp4_v_t_3 <X> T_21_13.lc_trk_g1_6
 (31 6)  (1121 214)  (1121 214)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 214)  (1122 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 214)  (1123 214)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 214)  (1124 214)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (1127 214)  (1127 214)  LC_3 Logic Functioning bit
 (39 6)  (1129 214)  (1129 214)  LC_3 Logic Functioning bit
 (45 6)  (1135 214)  (1135 214)  LC_3 Logic Functioning bit
 (11 7)  (1101 215)  (1101 215)  routing T_21_13.sp4_h_r_9 <X> T_21_13.sp4_h_l_40
 (13 7)  (1103 215)  (1103 215)  routing T_21_13.sp4_h_r_9 <X> T_21_13.sp4_h_l_40
 (21 7)  (1111 215)  (1111 215)  routing T_21_13.sp4_v_b_15 <X> T_21_13.lc_trk_g1_7
 (22 7)  (1112 215)  (1112 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (1113 215)  (1113 215)  routing T_21_13.sp4_v_t_3 <X> T_21_13.lc_trk_g1_6
 (25 7)  (1115 215)  (1115 215)  routing T_21_13.sp4_v_t_3 <X> T_21_13.lc_trk_g1_6
 (28 7)  (1118 215)  (1118 215)  routing T_21_13.lc_trk_g2_1 <X> T_21_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 215)  (1119 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (1126 215)  (1126 215)  LC_3 Logic Functioning bit
 (38 7)  (1128 215)  (1128 215)  LC_3 Logic Functioning bit
 (45 7)  (1135 215)  (1135 215)  LC_3 Logic Functioning bit
 (51 7)  (1141 215)  (1141 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (1095 216)  (1095 216)  routing T_21_13.sp4_v_b_6 <X> T_21_13.sp4_h_r_6
 (8 8)  (1098 216)  (1098 216)  routing T_21_13.sp4_h_l_42 <X> T_21_13.sp4_h_r_7
 (15 8)  (1105 216)  (1105 216)  routing T_21_13.sp4_h_r_25 <X> T_21_13.lc_trk_g2_1
 (16 8)  (1106 216)  (1106 216)  routing T_21_13.sp4_h_r_25 <X> T_21_13.lc_trk_g2_1
 (17 8)  (1107 216)  (1107 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (1115 216)  (1115 216)  routing T_21_13.wire_logic_cluster/lc_2/out <X> T_21_13.lc_trk_g2_2
 (29 8)  (1119 216)  (1119 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 216)  (1121 216)  routing T_21_13.lc_trk_g2_7 <X> T_21_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 216)  (1122 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 216)  (1123 216)  routing T_21_13.lc_trk_g2_7 <X> T_21_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 216)  (1125 216)  routing T_21_13.lc_trk_g0_6 <X> T_21_13.input_2_4
 (36 8)  (1126 216)  (1126 216)  LC_4 Logic Functioning bit
 (40 8)  (1130 216)  (1130 216)  LC_4 Logic Functioning bit
 (42 8)  (1132 216)  (1132 216)  LC_4 Logic Functioning bit
 (43 8)  (1133 216)  (1133 216)  LC_4 Logic Functioning bit
 (6 9)  (1096 217)  (1096 217)  routing T_21_13.sp4_v_b_6 <X> T_21_13.sp4_h_r_6
 (14 9)  (1104 217)  (1104 217)  routing T_21_13.sp4_r_v_b_32 <X> T_21_13.lc_trk_g2_0
 (17 9)  (1107 217)  (1107 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (1108 217)  (1108 217)  routing T_21_13.sp4_h_r_25 <X> T_21_13.lc_trk_g2_1
 (22 9)  (1112 217)  (1112 217)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (1116 217)  (1116 217)  routing T_21_13.lc_trk_g0_2 <X> T_21_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 217)  (1119 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 217)  (1121 217)  routing T_21_13.lc_trk_g2_7 <X> T_21_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 217)  (1122 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (1125 217)  (1125 217)  routing T_21_13.lc_trk_g0_6 <X> T_21_13.input_2_4
 (36 9)  (1126 217)  (1126 217)  LC_4 Logic Functioning bit
 (38 9)  (1128 217)  (1128 217)  LC_4 Logic Functioning bit
 (41 9)  (1131 217)  (1131 217)  LC_4 Logic Functioning bit
 (42 9)  (1132 217)  (1132 217)  LC_4 Logic Functioning bit
 (43 9)  (1133 217)  (1133 217)  LC_4 Logic Functioning bit
 (14 10)  (1104 218)  (1104 218)  routing T_21_13.sp4_v_t_17 <X> T_21_13.lc_trk_g2_4
 (21 10)  (1111 218)  (1111 218)  routing T_21_13.sp4_h_r_39 <X> T_21_13.lc_trk_g2_7
 (22 10)  (1112 218)  (1112 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1113 218)  (1113 218)  routing T_21_13.sp4_h_r_39 <X> T_21_13.lc_trk_g2_7
 (24 10)  (1114 218)  (1114 218)  routing T_21_13.sp4_h_r_39 <X> T_21_13.lc_trk_g2_7
 (25 10)  (1115 218)  (1115 218)  routing T_21_13.wire_logic_cluster/lc_6/out <X> T_21_13.lc_trk_g2_6
 (27 10)  (1117 218)  (1117 218)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 218)  (1118 218)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 218)  (1119 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 218)  (1120 218)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 218)  (1121 218)  routing T_21_13.lc_trk_g2_6 <X> T_21_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 218)  (1122 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 218)  (1123 218)  routing T_21_13.lc_trk_g2_6 <X> T_21_13.wire_logic_cluster/lc_5/in_3
 (38 10)  (1128 218)  (1128 218)  LC_5 Logic Functioning bit
 (39 10)  (1129 218)  (1129 218)  LC_5 Logic Functioning bit
 (40 10)  (1130 218)  (1130 218)  LC_5 Logic Functioning bit
 (41 10)  (1131 218)  (1131 218)  LC_5 Logic Functioning bit
 (42 10)  (1132 218)  (1132 218)  LC_5 Logic Functioning bit
 (43 10)  (1133 218)  (1133 218)  LC_5 Logic Functioning bit
 (48 10)  (1138 218)  (1138 218)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (1140 218)  (1140 218)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (1094 219)  (1094 219)  routing T_21_13.sp4_h_r_10 <X> T_21_13.sp4_h_l_43
 (6 11)  (1096 219)  (1096 219)  routing T_21_13.sp4_h_r_10 <X> T_21_13.sp4_h_l_43
 (16 11)  (1106 219)  (1106 219)  routing T_21_13.sp4_v_t_17 <X> T_21_13.lc_trk_g2_4
 (17 11)  (1107 219)  (1107 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (1112 219)  (1112 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1116 219)  (1116 219)  routing T_21_13.lc_trk_g1_2 <X> T_21_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 219)  (1117 219)  routing T_21_13.lc_trk_g1_2 <X> T_21_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 219)  (1119 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 219)  (1120 219)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (1121 219)  (1121 219)  routing T_21_13.lc_trk_g2_6 <X> T_21_13.wire_logic_cluster/lc_5/in_3
 (37 11)  (1127 219)  (1127 219)  LC_5 Logic Functioning bit
 (38 11)  (1128 219)  (1128 219)  LC_5 Logic Functioning bit
 (39 11)  (1129 219)  (1129 219)  LC_5 Logic Functioning bit
 (40 11)  (1130 219)  (1130 219)  LC_5 Logic Functioning bit
 (41 11)  (1131 219)  (1131 219)  LC_5 Logic Functioning bit
 (42 11)  (1132 219)  (1132 219)  LC_5 Logic Functioning bit
 (43 11)  (1133 219)  (1133 219)  LC_5 Logic Functioning bit
 (11 12)  (1101 220)  (1101 220)  routing T_21_13.sp4_v_t_38 <X> T_21_13.sp4_v_b_11
 (13 12)  (1103 220)  (1103 220)  routing T_21_13.sp4_v_t_38 <X> T_21_13.sp4_v_b_11
 (15 12)  (1105 220)  (1105 220)  routing T_21_13.sp4_v_t_28 <X> T_21_13.lc_trk_g3_1
 (16 12)  (1106 220)  (1106 220)  routing T_21_13.sp4_v_t_28 <X> T_21_13.lc_trk_g3_1
 (17 12)  (1107 220)  (1107 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (1112 220)  (1112 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (1116 220)  (1116 220)  routing T_21_13.lc_trk_g2_4 <X> T_21_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 220)  (1117 220)  routing T_21_13.lc_trk_g3_2 <X> T_21_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 220)  (1118 220)  routing T_21_13.lc_trk_g3_2 <X> T_21_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 220)  (1119 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 220)  (1122 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (1125 220)  (1125 220)  routing T_21_13.lc_trk_g0_4 <X> T_21_13.input_2_6
 (36 12)  (1126 220)  (1126 220)  LC_6 Logic Functioning bit
 (37 12)  (1127 220)  (1127 220)  LC_6 Logic Functioning bit
 (40 12)  (1130 220)  (1130 220)  LC_6 Logic Functioning bit
 (41 12)  (1131 220)  (1131 220)  LC_6 Logic Functioning bit
 (42 12)  (1132 220)  (1132 220)  LC_6 Logic Functioning bit
 (43 12)  (1133 220)  (1133 220)  LC_6 Logic Functioning bit
 (6 13)  (1096 221)  (1096 221)  routing T_21_13.sp4_h_l_44 <X> T_21_13.sp4_h_r_9
 (21 13)  (1111 221)  (1111 221)  routing T_21_13.sp4_r_v_b_43 <X> T_21_13.lc_trk_g3_3
 (22 13)  (1112 221)  (1112 221)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1114 221)  (1114 221)  routing T_21_13.tnl_op_2 <X> T_21_13.lc_trk_g3_2
 (25 13)  (1115 221)  (1115 221)  routing T_21_13.tnl_op_2 <X> T_21_13.lc_trk_g3_2
 (28 13)  (1118 221)  (1118 221)  routing T_21_13.lc_trk_g2_4 <X> T_21_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 221)  (1119 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 221)  (1120 221)  routing T_21_13.lc_trk_g3_2 <X> T_21_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 221)  (1121 221)  routing T_21_13.lc_trk_g0_3 <X> T_21_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 221)  (1122 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (37 13)  (1127 221)  (1127 221)  LC_6 Logic Functioning bit
 (40 13)  (1130 221)  (1130 221)  LC_6 Logic Functioning bit
 (42 13)  (1132 221)  (1132 221)  LC_6 Logic Functioning bit
 (0 14)  (1090 222)  (1090 222)  routing T_21_13.glb_netwk_4 <X> T_21_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 222)  (1091 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (1102 222)  (1102 222)  routing T_21_13.sp4_v_t_40 <X> T_21_13.sp4_h_l_46
 (17 14)  (1107 222)  (1107 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (1111 222)  (1111 222)  routing T_21_13.sp4_v_t_26 <X> T_21_13.lc_trk_g3_7
 (22 14)  (1112 222)  (1112 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1113 222)  (1113 222)  routing T_21_13.sp4_v_t_26 <X> T_21_13.lc_trk_g3_7
 (11 15)  (1101 223)  (1101 223)  routing T_21_13.sp4_v_t_40 <X> T_21_13.sp4_h_l_46
 (13 15)  (1103 223)  (1103 223)  routing T_21_13.sp4_v_t_40 <X> T_21_13.sp4_h_l_46
 (15 15)  (1105 223)  (1105 223)  routing T_21_13.sp4_v_t_33 <X> T_21_13.lc_trk_g3_4
 (16 15)  (1106 223)  (1106 223)  routing T_21_13.sp4_v_t_33 <X> T_21_13.lc_trk_g3_4
 (17 15)  (1107 223)  (1107 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (1108 223)  (1108 223)  routing T_21_13.sp4_r_v_b_45 <X> T_21_13.lc_trk_g3_5
 (21 15)  (1111 223)  (1111 223)  routing T_21_13.sp4_v_t_26 <X> T_21_13.lc_trk_g3_7


LogicTile_22_13

 (2 0)  (1146 208)  (1146 208)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (21 0)  (1165 208)  (1165 208)  routing T_22_13.sp4_h_r_19 <X> T_22_13.lc_trk_g0_3
 (22 0)  (1166 208)  (1166 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1167 208)  (1167 208)  routing T_22_13.sp4_h_r_19 <X> T_22_13.lc_trk_g0_3
 (24 0)  (1168 208)  (1168 208)  routing T_22_13.sp4_h_r_19 <X> T_22_13.lc_trk_g0_3
 (26 0)  (1170 208)  (1170 208)  routing T_22_13.lc_trk_g2_4 <X> T_22_13.wire_logic_cluster/lc_0/in_0
 (31 0)  (1175 208)  (1175 208)  routing T_22_13.lc_trk_g1_4 <X> T_22_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 208)  (1176 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 208)  (1178 208)  routing T_22_13.lc_trk_g1_4 <X> T_22_13.wire_logic_cluster/lc_0/in_3
 (37 0)  (1181 208)  (1181 208)  LC_0 Logic Functioning bit
 (39 0)  (1183 208)  (1183 208)  LC_0 Logic Functioning bit
 (45 0)  (1189 208)  (1189 208)  LC_0 Logic Functioning bit
 (53 0)  (1197 208)  (1197 208)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (21 1)  (1165 209)  (1165 209)  routing T_22_13.sp4_h_r_19 <X> T_22_13.lc_trk_g0_3
 (28 1)  (1172 209)  (1172 209)  routing T_22_13.lc_trk_g2_4 <X> T_22_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 209)  (1173 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (1180 209)  (1180 209)  LC_0 Logic Functioning bit
 (38 1)  (1182 209)  (1182 209)  LC_0 Logic Functioning bit
 (44 1)  (1188 209)  (1188 209)  LC_0 Logic Functioning bit
 (45 1)  (1189 209)  (1189 209)  LC_0 Logic Functioning bit
 (1 2)  (1145 210)  (1145 210)  routing T_22_13.glb_netwk_5 <X> T_22_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 210)  (1146 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (28 2)  (1172 210)  (1172 210)  routing T_22_13.lc_trk_g2_4 <X> T_22_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 210)  (1173 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 210)  (1174 210)  routing T_22_13.lc_trk_g2_4 <X> T_22_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 210)  (1175 210)  routing T_22_13.lc_trk_g3_5 <X> T_22_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 210)  (1176 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 210)  (1177 210)  routing T_22_13.lc_trk_g3_5 <X> T_22_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 210)  (1178 210)  routing T_22_13.lc_trk_g3_5 <X> T_22_13.wire_logic_cluster/lc_1/in_3
 (37 2)  (1181 210)  (1181 210)  LC_1 Logic Functioning bit
 (39 2)  (1183 210)  (1183 210)  LC_1 Logic Functioning bit
 (45 2)  (1189 210)  (1189 210)  LC_1 Logic Functioning bit
 (0 3)  (1144 211)  (1144 211)  routing T_22_13.glb_netwk_5 <X> T_22_13.wire_logic_cluster/lc_7/clk
 (37 3)  (1181 211)  (1181 211)  LC_1 Logic Functioning bit
 (39 3)  (1183 211)  (1183 211)  LC_1 Logic Functioning bit
 (45 3)  (1189 211)  (1189 211)  LC_1 Logic Functioning bit
 (47 3)  (1191 211)  (1191 211)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (1144 212)  (1144 212)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 212)  (1145 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (11 4)  (1155 212)  (1155 212)  routing T_22_13.sp4_v_t_44 <X> T_22_13.sp4_v_b_5
 (13 4)  (1157 212)  (1157 212)  routing T_22_13.sp4_v_t_44 <X> T_22_13.sp4_v_b_5
 (26 4)  (1170 212)  (1170 212)  routing T_22_13.lc_trk_g2_4 <X> T_22_13.wire_logic_cluster/lc_2/in_0
 (32 4)  (1176 212)  (1176 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (1181 212)  (1181 212)  LC_2 Logic Functioning bit
 (39 4)  (1183 212)  (1183 212)  LC_2 Logic Functioning bit
 (45 4)  (1189 212)  (1189 212)  LC_2 Logic Functioning bit
 (48 4)  (1192 212)  (1192 212)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (0 5)  (1144 213)  (1144 213)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_7/cen
 (1 5)  (1145 213)  (1145 213)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_7/cen
 (11 5)  (1155 213)  (1155 213)  routing T_22_13.sp4_h_l_40 <X> T_22_13.sp4_h_r_5
 (28 5)  (1172 213)  (1172 213)  routing T_22_13.lc_trk_g2_4 <X> T_22_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 213)  (1173 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 213)  (1175 213)  routing T_22_13.lc_trk_g0_3 <X> T_22_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (1180 213)  (1180 213)  LC_2 Logic Functioning bit
 (38 5)  (1182 213)  (1182 213)  LC_2 Logic Functioning bit
 (45 5)  (1189 213)  (1189 213)  LC_2 Logic Functioning bit
 (26 6)  (1170 214)  (1170 214)  routing T_22_13.lc_trk_g1_6 <X> T_22_13.wire_logic_cluster/lc_3/in_0
 (31 6)  (1175 214)  (1175 214)  routing T_22_13.lc_trk_g2_4 <X> T_22_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 214)  (1176 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 214)  (1177 214)  routing T_22_13.lc_trk_g2_4 <X> T_22_13.wire_logic_cluster/lc_3/in_3
 (41 6)  (1185 214)  (1185 214)  LC_3 Logic Functioning bit
 (43 6)  (1187 214)  (1187 214)  LC_3 Logic Functioning bit
 (45 6)  (1189 214)  (1189 214)  LC_3 Logic Functioning bit
 (46 6)  (1190 214)  (1190 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (6 7)  (1150 215)  (1150 215)  routing T_22_13.sp4_h_r_3 <X> T_22_13.sp4_h_l_38
 (15 7)  (1159 215)  (1159 215)  routing T_22_13.sp4_v_t_9 <X> T_22_13.lc_trk_g1_4
 (16 7)  (1160 215)  (1160 215)  routing T_22_13.sp4_v_t_9 <X> T_22_13.lc_trk_g1_4
 (17 7)  (1161 215)  (1161 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (1166 215)  (1166 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (1170 215)  (1170 215)  routing T_22_13.lc_trk_g1_6 <X> T_22_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (1171 215)  (1171 215)  routing T_22_13.lc_trk_g1_6 <X> T_22_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 215)  (1173 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (40 7)  (1184 215)  (1184 215)  LC_3 Logic Functioning bit
 (42 7)  (1186 215)  (1186 215)  LC_3 Logic Functioning bit
 (45 7)  (1189 215)  (1189 215)  LC_3 Logic Functioning bit
 (6 8)  (1150 216)  (1150 216)  routing T_22_13.sp4_v_t_38 <X> T_22_13.sp4_v_b_6
 (11 8)  (1155 216)  (1155 216)  routing T_22_13.sp4_v_t_37 <X> T_22_13.sp4_v_b_8
 (13 8)  (1157 216)  (1157 216)  routing T_22_13.sp4_v_t_37 <X> T_22_13.sp4_v_b_8
 (5 9)  (1149 217)  (1149 217)  routing T_22_13.sp4_v_t_38 <X> T_22_13.sp4_v_b_6
 (14 10)  (1158 218)  (1158 218)  routing T_22_13.sp4_h_r_36 <X> T_22_13.lc_trk_g2_4
 (15 11)  (1159 219)  (1159 219)  routing T_22_13.sp4_h_r_36 <X> T_22_13.lc_trk_g2_4
 (16 11)  (1160 219)  (1160 219)  routing T_22_13.sp4_h_r_36 <X> T_22_13.lc_trk_g2_4
 (17 11)  (1161 219)  (1161 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 12)  (1166 220)  (1166 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1167 220)  (1167 220)  routing T_22_13.sp4_v_t_30 <X> T_22_13.lc_trk_g3_3
 (24 12)  (1168 220)  (1168 220)  routing T_22_13.sp4_v_t_30 <X> T_22_13.lc_trk_g3_3
 (5 13)  (1149 221)  (1149 221)  routing T_22_13.sp4_h_r_9 <X> T_22_13.sp4_v_b_9
 (0 14)  (1144 222)  (1144 222)  routing T_22_13.glb_netwk_4 <X> T_22_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 222)  (1145 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (1159 222)  (1159 222)  routing T_22_13.sp4_h_l_16 <X> T_22_13.lc_trk_g3_5
 (16 14)  (1160 222)  (1160 222)  routing T_22_13.sp4_h_l_16 <X> T_22_13.lc_trk_g3_5
 (17 14)  (1161 222)  (1161 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (8 15)  (1152 223)  (1152 223)  routing T_22_13.sp4_h_l_47 <X> T_22_13.sp4_v_t_47
 (11 15)  (1155 223)  (1155 223)  routing T_22_13.sp4_h_r_11 <X> T_22_13.sp4_h_l_46
 (18 15)  (1162 223)  (1162 223)  routing T_22_13.sp4_h_l_16 <X> T_22_13.lc_trk_g3_5


LogicTile_23_13

 (11 0)  (1209 208)  (1209 208)  routing T_23_13.sp4_v_t_43 <X> T_23_13.sp4_v_b_2
 (13 0)  (1211 208)  (1211 208)  routing T_23_13.sp4_v_t_43 <X> T_23_13.sp4_v_b_2
 (27 0)  (1225 208)  (1225 208)  routing T_23_13.lc_trk_g3_2 <X> T_23_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 208)  (1226 208)  routing T_23_13.lc_trk_g3_2 <X> T_23_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 208)  (1227 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 208)  (1229 208)  routing T_23_13.lc_trk_g0_7 <X> T_23_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 208)  (1230 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (41 0)  (1239 208)  (1239 208)  LC_0 Logic Functioning bit
 (43 0)  (1241 208)  (1241 208)  LC_0 Logic Functioning bit
 (45 0)  (1243 208)  (1243 208)  LC_0 Logic Functioning bit
 (52 0)  (1250 208)  (1250 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (1220 209)  (1220 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1223 209)  (1223 209)  routing T_23_13.sp4_r_v_b_33 <X> T_23_13.lc_trk_g0_2
 (30 1)  (1228 209)  (1228 209)  routing T_23_13.lc_trk_g3_2 <X> T_23_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (1229 209)  (1229 209)  routing T_23_13.lc_trk_g0_7 <X> T_23_13.wire_logic_cluster/lc_0/in_3
 (41 1)  (1239 209)  (1239 209)  LC_0 Logic Functioning bit
 (43 1)  (1241 209)  (1241 209)  LC_0 Logic Functioning bit
 (45 1)  (1243 209)  (1243 209)  LC_0 Logic Functioning bit
 (1 2)  (1199 210)  (1199 210)  routing T_23_13.glb_netwk_5 <X> T_23_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 210)  (1200 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (11 2)  (1209 210)  (1209 210)  routing T_23_13.sp4_h_r_8 <X> T_23_13.sp4_v_t_39
 (13 2)  (1211 210)  (1211 210)  routing T_23_13.sp4_h_r_8 <X> T_23_13.sp4_v_t_39
 (16 2)  (1214 210)  (1214 210)  routing T_23_13.sp4_v_b_5 <X> T_23_13.lc_trk_g0_5
 (17 2)  (1215 210)  (1215 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1216 210)  (1216 210)  routing T_23_13.sp4_v_b_5 <X> T_23_13.lc_trk_g0_5
 (21 2)  (1219 210)  (1219 210)  routing T_23_13.sp4_v_b_7 <X> T_23_13.lc_trk_g0_7
 (22 2)  (1220 210)  (1220 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1221 210)  (1221 210)  routing T_23_13.sp4_v_b_7 <X> T_23_13.lc_trk_g0_7
 (25 2)  (1223 210)  (1223 210)  routing T_23_13.sp4_v_t_3 <X> T_23_13.lc_trk_g0_6
 (26 2)  (1224 210)  (1224 210)  routing T_23_13.lc_trk_g0_7 <X> T_23_13.wire_logic_cluster/lc_1/in_0
 (32 2)  (1230 210)  (1230 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 210)  (1232 210)  routing T_23_13.lc_trk_g1_1 <X> T_23_13.wire_logic_cluster/lc_1/in_3
 (37 2)  (1235 210)  (1235 210)  LC_1 Logic Functioning bit
 (39 2)  (1237 210)  (1237 210)  LC_1 Logic Functioning bit
 (45 2)  (1243 210)  (1243 210)  LC_1 Logic Functioning bit
 (0 3)  (1198 211)  (1198 211)  routing T_23_13.glb_netwk_5 <X> T_23_13.wire_logic_cluster/lc_7/clk
 (12 3)  (1210 211)  (1210 211)  routing T_23_13.sp4_h_r_8 <X> T_23_13.sp4_v_t_39
 (22 3)  (1220 211)  (1220 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1221 211)  (1221 211)  routing T_23_13.sp4_v_t_3 <X> T_23_13.lc_trk_g0_6
 (25 3)  (1223 211)  (1223 211)  routing T_23_13.sp4_v_t_3 <X> T_23_13.lc_trk_g0_6
 (26 3)  (1224 211)  (1224 211)  routing T_23_13.lc_trk_g0_7 <X> T_23_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 211)  (1227 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (1234 211)  (1234 211)  LC_1 Logic Functioning bit
 (38 3)  (1236 211)  (1236 211)  LC_1 Logic Functioning bit
 (45 3)  (1243 211)  (1243 211)  LC_1 Logic Functioning bit
 (47 3)  (1245 211)  (1245 211)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (1249 211)  (1249 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (1198 212)  (1198 212)  routing T_23_13.lc_trk_g3_3 <X> T_23_13.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 212)  (1199 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (16 4)  (1214 212)  (1214 212)  routing T_23_13.sp4_v_b_9 <X> T_23_13.lc_trk_g1_1
 (17 4)  (1215 212)  (1215 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1216 212)  (1216 212)  routing T_23_13.sp4_v_b_9 <X> T_23_13.lc_trk_g1_1
 (29 4)  (1227 212)  (1227 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 212)  (1228 212)  routing T_23_13.lc_trk_g0_7 <X> T_23_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 212)  (1230 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 212)  (1231 212)  routing T_23_13.lc_trk_g2_3 <X> T_23_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (1235 212)  (1235 212)  LC_2 Logic Functioning bit
 (39 4)  (1237 212)  (1237 212)  LC_2 Logic Functioning bit
 (45 4)  (1243 212)  (1243 212)  LC_2 Logic Functioning bit
 (46 4)  (1244 212)  (1244 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (1198 213)  (1198 213)  routing T_23_13.lc_trk_g3_3 <X> T_23_13.wire_logic_cluster/lc_7/cen
 (1 5)  (1199 213)  (1199 213)  routing T_23_13.lc_trk_g3_3 <X> T_23_13.wire_logic_cluster/lc_7/cen
 (11 5)  (1209 213)  (1209 213)  routing T_23_13.sp4_h_l_40 <X> T_23_13.sp4_h_r_5
 (18 5)  (1216 213)  (1216 213)  routing T_23_13.sp4_v_b_9 <X> T_23_13.lc_trk_g1_1
 (30 5)  (1228 213)  (1228 213)  routing T_23_13.lc_trk_g0_7 <X> T_23_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (1229 213)  (1229 213)  routing T_23_13.lc_trk_g2_3 <X> T_23_13.wire_logic_cluster/lc_2/in_3
 (37 5)  (1235 213)  (1235 213)  LC_2 Logic Functioning bit
 (39 5)  (1237 213)  (1237 213)  LC_2 Logic Functioning bit
 (45 5)  (1243 213)  (1243 213)  LC_2 Logic Functioning bit
 (5 6)  (1203 214)  (1203 214)  routing T_23_13.sp4_v_b_3 <X> T_23_13.sp4_h_l_38
 (11 6)  (1209 214)  (1209 214)  routing T_23_13.sp4_h_l_37 <X> T_23_13.sp4_v_t_40
 (26 6)  (1224 214)  (1224 214)  routing T_23_13.lc_trk_g0_7 <X> T_23_13.wire_logic_cluster/lc_3/in_0
 (31 6)  (1229 214)  (1229 214)  routing T_23_13.lc_trk_g0_6 <X> T_23_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 214)  (1230 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (1235 214)  (1235 214)  LC_3 Logic Functioning bit
 (39 6)  (1237 214)  (1237 214)  LC_3 Logic Functioning bit
 (45 6)  (1243 214)  (1243 214)  LC_3 Logic Functioning bit
 (46 6)  (1244 214)  (1244 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (1224 215)  (1224 215)  routing T_23_13.lc_trk_g0_7 <X> T_23_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 215)  (1227 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (1229 215)  (1229 215)  routing T_23_13.lc_trk_g0_6 <X> T_23_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (1234 215)  (1234 215)  LC_3 Logic Functioning bit
 (38 7)  (1236 215)  (1236 215)  LC_3 Logic Functioning bit
 (44 7)  (1242 215)  (1242 215)  LC_3 Logic Functioning bit
 (45 7)  (1243 215)  (1243 215)  LC_3 Logic Functioning bit
 (53 7)  (1251 215)  (1251 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (22 8)  (1220 216)  (1220 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (29 8)  (1227 216)  (1227 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 216)  (1228 216)  routing T_23_13.lc_trk_g0_7 <X> T_23_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 216)  (1229 216)  routing T_23_13.lc_trk_g0_5 <X> T_23_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 216)  (1230 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (1235 216)  (1235 216)  LC_4 Logic Functioning bit
 (39 8)  (1237 216)  (1237 216)  LC_4 Logic Functioning bit
 (45 8)  (1243 216)  (1243 216)  LC_4 Logic Functioning bit
 (6 9)  (1204 217)  (1204 217)  routing T_23_13.sp4_h_l_43 <X> T_23_13.sp4_h_r_6
 (8 9)  (1206 217)  (1206 217)  routing T_23_13.sp4_h_l_36 <X> T_23_13.sp4_v_b_7
 (9 9)  (1207 217)  (1207 217)  routing T_23_13.sp4_h_l_36 <X> T_23_13.sp4_v_b_7
 (10 9)  (1208 217)  (1208 217)  routing T_23_13.sp4_h_l_36 <X> T_23_13.sp4_v_b_7
 (21 9)  (1219 217)  (1219 217)  routing T_23_13.sp4_r_v_b_35 <X> T_23_13.lc_trk_g2_3
 (30 9)  (1228 217)  (1228 217)  routing T_23_13.lc_trk_g0_7 <X> T_23_13.wire_logic_cluster/lc_4/in_1
 (37 9)  (1235 217)  (1235 217)  LC_4 Logic Functioning bit
 (39 9)  (1237 217)  (1237 217)  LC_4 Logic Functioning bit
 (45 9)  (1243 217)  (1243 217)  LC_4 Logic Functioning bit
 (48 9)  (1246 217)  (1246 217)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (25 10)  (1223 218)  (1223 218)  routing T_23_13.sp4_h_r_46 <X> T_23_13.lc_trk_g2_6
 (26 10)  (1224 218)  (1224 218)  routing T_23_13.lc_trk_g0_7 <X> T_23_13.wire_logic_cluster/lc_5/in_0
 (31 10)  (1229 218)  (1229 218)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 218)  (1230 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 218)  (1231 218)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.wire_logic_cluster/lc_5/in_3
 (37 10)  (1235 218)  (1235 218)  LC_5 Logic Functioning bit
 (39 10)  (1237 218)  (1237 218)  LC_5 Logic Functioning bit
 (45 10)  (1243 218)  (1243 218)  LC_5 Logic Functioning bit
 (51 10)  (1249 218)  (1249 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (1220 219)  (1220 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1221 219)  (1221 219)  routing T_23_13.sp4_h_r_46 <X> T_23_13.lc_trk_g2_6
 (24 11)  (1222 219)  (1222 219)  routing T_23_13.sp4_h_r_46 <X> T_23_13.lc_trk_g2_6
 (25 11)  (1223 219)  (1223 219)  routing T_23_13.sp4_h_r_46 <X> T_23_13.lc_trk_g2_6
 (26 11)  (1224 219)  (1224 219)  routing T_23_13.lc_trk_g0_7 <X> T_23_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 219)  (1227 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1229 219)  (1229 219)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (1234 219)  (1234 219)  LC_5 Logic Functioning bit
 (38 11)  (1236 219)  (1236 219)  LC_5 Logic Functioning bit
 (45 11)  (1243 219)  (1243 219)  LC_5 Logic Functioning bit
 (48 11)  (1246 219)  (1246 219)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (11 12)  (1209 220)  (1209 220)  routing T_23_13.sp4_h_l_40 <X> T_23_13.sp4_v_b_11
 (13 12)  (1211 220)  (1211 220)  routing T_23_13.sp4_h_l_40 <X> T_23_13.sp4_v_b_11
 (21 12)  (1219 220)  (1219 220)  routing T_23_13.sp4_h_r_43 <X> T_23_13.lc_trk_g3_3
 (22 12)  (1220 220)  (1220 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1221 220)  (1221 220)  routing T_23_13.sp4_h_r_43 <X> T_23_13.lc_trk_g3_3
 (24 12)  (1222 220)  (1222 220)  routing T_23_13.sp4_h_r_43 <X> T_23_13.lc_trk_g3_3
 (29 12)  (1227 220)  (1227 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 220)  (1228 220)  routing T_23_13.lc_trk_g0_7 <X> T_23_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 220)  (1229 220)  routing T_23_13.lc_trk_g3_6 <X> T_23_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 220)  (1230 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 220)  (1231 220)  routing T_23_13.lc_trk_g3_6 <X> T_23_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 220)  (1232 220)  routing T_23_13.lc_trk_g3_6 <X> T_23_13.wire_logic_cluster/lc_6/in_3
 (37 12)  (1235 220)  (1235 220)  LC_6 Logic Functioning bit
 (39 12)  (1237 220)  (1237 220)  LC_6 Logic Functioning bit
 (45 12)  (1243 220)  (1243 220)  LC_6 Logic Functioning bit
 (48 12)  (1246 220)  (1246 220)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (12 13)  (1210 221)  (1210 221)  routing T_23_13.sp4_h_l_40 <X> T_23_13.sp4_v_b_11
 (21 13)  (1219 221)  (1219 221)  routing T_23_13.sp4_h_r_43 <X> T_23_13.lc_trk_g3_3
 (22 13)  (1220 221)  (1220 221)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (1221 221)  (1221 221)  routing T_23_13.sp12_v_b_18 <X> T_23_13.lc_trk_g3_2
 (25 13)  (1223 221)  (1223 221)  routing T_23_13.sp12_v_b_18 <X> T_23_13.lc_trk_g3_2
 (30 13)  (1228 221)  (1228 221)  routing T_23_13.lc_trk_g0_7 <X> T_23_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (1229 221)  (1229 221)  routing T_23_13.lc_trk_g3_6 <X> T_23_13.wire_logic_cluster/lc_6/in_3
 (37 13)  (1235 221)  (1235 221)  LC_6 Logic Functioning bit
 (39 13)  (1237 221)  (1237 221)  LC_6 Logic Functioning bit
 (45 13)  (1243 221)  (1243 221)  LC_6 Logic Functioning bit
 (0 14)  (1198 222)  (1198 222)  routing T_23_13.glb_netwk_4 <X> T_23_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 222)  (1199 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (1206 222)  (1206 222)  routing T_23_13.sp4_h_r_2 <X> T_23_13.sp4_h_l_47
 (10 14)  (1208 222)  (1208 222)  routing T_23_13.sp4_h_r_2 <X> T_23_13.sp4_h_l_47
 (26 14)  (1224 222)  (1224 222)  routing T_23_13.lc_trk_g0_7 <X> T_23_13.wire_logic_cluster/lc_7/in_0
 (32 14)  (1230 222)  (1230 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (1235 222)  (1235 222)  LC_7 Logic Functioning bit
 (39 14)  (1237 222)  (1237 222)  LC_7 Logic Functioning bit
 (45 14)  (1243 222)  (1243 222)  LC_7 Logic Functioning bit
 (3 15)  (1201 223)  (1201 223)  routing T_23_13.sp12_h_l_22 <X> T_23_13.sp12_v_t_22
 (22 15)  (1220 223)  (1220 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1221 223)  (1221 223)  routing T_23_13.sp4_h_r_30 <X> T_23_13.lc_trk_g3_6
 (24 15)  (1222 223)  (1222 223)  routing T_23_13.sp4_h_r_30 <X> T_23_13.lc_trk_g3_6
 (25 15)  (1223 223)  (1223 223)  routing T_23_13.sp4_h_r_30 <X> T_23_13.lc_trk_g3_6
 (26 15)  (1224 223)  (1224 223)  routing T_23_13.lc_trk_g0_7 <X> T_23_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 223)  (1227 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1229 223)  (1229 223)  routing T_23_13.lc_trk_g0_2 <X> T_23_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (1234 223)  (1234 223)  LC_7 Logic Functioning bit
 (38 15)  (1236 223)  (1236 223)  LC_7 Logic Functioning bit
 (45 15)  (1243 223)  (1243 223)  LC_7 Logic Functioning bit
 (46 15)  (1244 223)  (1244 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (1251 223)  (1251 223)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_24_13

 (0 0)  (1252 208)  (1252 208)  Negative Clock bit

 (14 0)  (1266 208)  (1266 208)  routing T_24_13.sp4_h_l_5 <X> T_24_13.lc_trk_g0_0
 (17 0)  (1269 208)  (1269 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (1273 208)  (1273 208)  routing T_24_13.sp4_h_r_19 <X> T_24_13.lc_trk_g0_3
 (22 0)  (1274 208)  (1274 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1275 208)  (1275 208)  routing T_24_13.sp4_h_r_19 <X> T_24_13.lc_trk_g0_3
 (24 0)  (1276 208)  (1276 208)  routing T_24_13.sp4_h_r_19 <X> T_24_13.lc_trk_g0_3
 (26 0)  (1278 208)  (1278 208)  routing T_24_13.lc_trk_g2_6 <X> T_24_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (1279 208)  (1279 208)  routing T_24_13.lc_trk_g3_4 <X> T_24_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 208)  (1280 208)  routing T_24_13.lc_trk_g3_4 <X> T_24_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 208)  (1281 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 208)  (1282 208)  routing T_24_13.lc_trk_g3_4 <X> T_24_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 208)  (1284 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 208)  (1286 208)  routing T_24_13.lc_trk_g1_2 <X> T_24_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 208)  (1288 208)  LC_0 Logic Functioning bit
 (38 0)  (1290 208)  (1290 208)  LC_0 Logic Functioning bit
 (40 0)  (1292 208)  (1292 208)  LC_0 Logic Functioning bit
 (41 0)  (1293 208)  (1293 208)  LC_0 Logic Functioning bit
 (43 0)  (1295 208)  (1295 208)  LC_0 Logic Functioning bit
 (14 1)  (1266 209)  (1266 209)  routing T_24_13.sp4_h_l_5 <X> T_24_13.lc_trk_g0_0
 (15 1)  (1267 209)  (1267 209)  routing T_24_13.sp4_h_l_5 <X> T_24_13.lc_trk_g0_0
 (16 1)  (1268 209)  (1268 209)  routing T_24_13.sp4_h_l_5 <X> T_24_13.lc_trk_g0_0
 (17 1)  (1269 209)  (1269 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (1273 209)  (1273 209)  routing T_24_13.sp4_h_r_19 <X> T_24_13.lc_trk_g0_3
 (26 1)  (1278 209)  (1278 209)  routing T_24_13.lc_trk_g2_6 <X> T_24_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 209)  (1280 209)  routing T_24_13.lc_trk_g2_6 <X> T_24_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 209)  (1281 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1283 209)  (1283 209)  routing T_24_13.lc_trk_g1_2 <X> T_24_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (1284 209)  (1284 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1285 209)  (1285 209)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.input_2_0
 (34 1)  (1286 209)  (1286 209)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.input_2_0
 (39 1)  (1291 209)  (1291 209)  LC_0 Logic Functioning bit
 (40 1)  (1292 209)  (1292 209)  LC_0 Logic Functioning bit
 (41 1)  (1293 209)  (1293 209)  LC_0 Logic Functioning bit
 (43 1)  (1295 209)  (1295 209)  LC_0 Logic Functioning bit
 (1 2)  (1253 210)  (1253 210)  routing T_24_13.glb_netwk_5 <X> T_24_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 210)  (1254 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (26 2)  (1278 210)  (1278 210)  routing T_24_13.lc_trk_g3_4 <X> T_24_13.wire_logic_cluster/lc_1/in_0
 (28 2)  (1280 210)  (1280 210)  routing T_24_13.lc_trk_g2_6 <X> T_24_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 210)  (1281 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 210)  (1282 210)  routing T_24_13.lc_trk_g2_6 <X> T_24_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 210)  (1283 210)  routing T_24_13.lc_trk_g3_5 <X> T_24_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 210)  (1284 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 210)  (1285 210)  routing T_24_13.lc_trk_g3_5 <X> T_24_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 210)  (1286 210)  routing T_24_13.lc_trk_g3_5 <X> T_24_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 210)  (1288 210)  LC_1 Logic Functioning bit
 (38 2)  (1290 210)  (1290 210)  LC_1 Logic Functioning bit
 (40 2)  (1292 210)  (1292 210)  LC_1 Logic Functioning bit
 (41 2)  (1293 210)  (1293 210)  LC_1 Logic Functioning bit
 (43 2)  (1295 210)  (1295 210)  LC_1 Logic Functioning bit
 (0 3)  (1252 211)  (1252 211)  routing T_24_13.glb_netwk_5 <X> T_24_13.wire_logic_cluster/lc_7/clk
 (27 3)  (1279 211)  (1279 211)  routing T_24_13.lc_trk_g3_4 <X> T_24_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 211)  (1280 211)  routing T_24_13.lc_trk_g3_4 <X> T_24_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 211)  (1281 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1282 211)  (1282 211)  routing T_24_13.lc_trk_g2_6 <X> T_24_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (1284 211)  (1284 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1286 211)  (1286 211)  routing T_24_13.lc_trk_g1_0 <X> T_24_13.input_2_1
 (38 3)  (1290 211)  (1290 211)  LC_1 Logic Functioning bit
 (40 3)  (1292 211)  (1292 211)  LC_1 Logic Functioning bit
 (41 3)  (1293 211)  (1293 211)  LC_1 Logic Functioning bit
 (42 3)  (1294 211)  (1294 211)  LC_1 Logic Functioning bit
 (0 4)  (1252 212)  (1252 212)  routing T_24_13.lc_trk_g2_2 <X> T_24_13.wire_logic_cluster/lc_7/cen
 (1 4)  (1253 212)  (1253 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1273 212)  (1273 212)  routing T_24_13.wire_logic_cluster/lc_3/out <X> T_24_13.lc_trk_g1_3
 (22 4)  (1274 212)  (1274 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1277 212)  (1277 212)  routing T_24_13.lft_op_2 <X> T_24_13.lc_trk_g1_2
 (29 4)  (1281 212)  (1281 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 212)  (1283 212)  routing T_24_13.lc_trk_g3_6 <X> T_24_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 212)  (1284 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 212)  (1285 212)  routing T_24_13.lc_trk_g3_6 <X> T_24_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 212)  (1286 212)  routing T_24_13.lc_trk_g3_6 <X> T_24_13.wire_logic_cluster/lc_2/in_3
 (38 4)  (1290 212)  (1290 212)  LC_2 Logic Functioning bit
 (39 4)  (1291 212)  (1291 212)  LC_2 Logic Functioning bit
 (40 4)  (1292 212)  (1292 212)  LC_2 Logic Functioning bit
 (41 4)  (1293 212)  (1293 212)  LC_2 Logic Functioning bit
 (42 4)  (1294 212)  (1294 212)  LC_2 Logic Functioning bit
 (43 4)  (1295 212)  (1295 212)  LC_2 Logic Functioning bit
 (50 4)  (1302 212)  (1302 212)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1253 213)  (1253 213)  routing T_24_13.lc_trk_g2_2 <X> T_24_13.wire_logic_cluster/lc_7/cen
 (14 5)  (1266 213)  (1266 213)  routing T_24_13.sp12_h_r_16 <X> T_24_13.lc_trk_g1_0
 (16 5)  (1268 213)  (1268 213)  routing T_24_13.sp12_h_r_16 <X> T_24_13.lc_trk_g1_0
 (17 5)  (1269 213)  (1269 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (1274 213)  (1274 213)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1276 213)  (1276 213)  routing T_24_13.lft_op_2 <X> T_24_13.lc_trk_g1_2
 (26 5)  (1278 213)  (1278 213)  routing T_24_13.lc_trk_g3_3 <X> T_24_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (1279 213)  (1279 213)  routing T_24_13.lc_trk_g3_3 <X> T_24_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 213)  (1280 213)  routing T_24_13.lc_trk_g3_3 <X> T_24_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 213)  (1281 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1282 213)  (1282 213)  routing T_24_13.lc_trk_g0_3 <X> T_24_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (1283 213)  (1283 213)  routing T_24_13.lc_trk_g3_6 <X> T_24_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (1288 213)  (1288 213)  LC_2 Logic Functioning bit
 (38 5)  (1290 213)  (1290 213)  LC_2 Logic Functioning bit
 (39 5)  (1291 213)  (1291 213)  LC_2 Logic Functioning bit
 (40 5)  (1292 213)  (1292 213)  LC_2 Logic Functioning bit
 (41 5)  (1293 213)  (1293 213)  LC_2 Logic Functioning bit
 (42 5)  (1294 213)  (1294 213)  LC_2 Logic Functioning bit
 (43 5)  (1295 213)  (1295 213)  LC_2 Logic Functioning bit
 (14 6)  (1266 214)  (1266 214)  routing T_24_13.sp4_v_t_1 <X> T_24_13.lc_trk_g1_4
 (25 6)  (1277 214)  (1277 214)  routing T_24_13.wire_logic_cluster/lc_6/out <X> T_24_13.lc_trk_g1_6
 (29 6)  (1281 214)  (1281 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 214)  (1284 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 214)  (1286 214)  routing T_24_13.lc_trk_g1_3 <X> T_24_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 214)  (1288 214)  LC_3 Logic Functioning bit
 (37 6)  (1289 214)  (1289 214)  LC_3 Logic Functioning bit
 (39 6)  (1291 214)  (1291 214)  LC_3 Logic Functioning bit
 (43 6)  (1295 214)  (1295 214)  LC_3 Logic Functioning bit
 (50 6)  (1302 214)  (1302 214)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (1260 215)  (1260 215)  routing T_24_13.sp4_h_r_4 <X> T_24_13.sp4_v_t_41
 (9 7)  (1261 215)  (1261 215)  routing T_24_13.sp4_h_r_4 <X> T_24_13.sp4_v_t_41
 (14 7)  (1266 215)  (1266 215)  routing T_24_13.sp4_v_t_1 <X> T_24_13.lc_trk_g1_4
 (16 7)  (1268 215)  (1268 215)  routing T_24_13.sp4_v_t_1 <X> T_24_13.lc_trk_g1_4
 (17 7)  (1269 215)  (1269 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (1274 215)  (1274 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (31 7)  (1283 215)  (1283 215)  routing T_24_13.lc_trk_g1_3 <X> T_24_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (1288 215)  (1288 215)  LC_3 Logic Functioning bit
 (37 7)  (1289 215)  (1289 215)  LC_3 Logic Functioning bit
 (39 7)  (1291 215)  (1291 215)  LC_3 Logic Functioning bit
 (43 7)  (1295 215)  (1295 215)  LC_3 Logic Functioning bit
 (14 8)  (1266 216)  (1266 216)  routing T_24_13.wire_logic_cluster/lc_0/out <X> T_24_13.lc_trk_g2_0
 (25 8)  (1277 216)  (1277 216)  routing T_24_13.sp4_h_r_42 <X> T_24_13.lc_trk_g2_2
 (26 8)  (1278 216)  (1278 216)  routing T_24_13.lc_trk_g2_4 <X> T_24_13.wire_logic_cluster/lc_4/in_0
 (31 8)  (1283 216)  (1283 216)  routing T_24_13.lc_trk_g2_7 <X> T_24_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 216)  (1284 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 216)  (1285 216)  routing T_24_13.lc_trk_g2_7 <X> T_24_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 216)  (1288 216)  LC_4 Logic Functioning bit
 (37 8)  (1289 216)  (1289 216)  LC_4 Logic Functioning bit
 (38 8)  (1290 216)  (1290 216)  LC_4 Logic Functioning bit
 (42 8)  (1294 216)  (1294 216)  LC_4 Logic Functioning bit
 (45 8)  (1297 216)  (1297 216)  LC_4 Logic Functioning bit
 (50 8)  (1302 216)  (1302 216)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (1303 216)  (1303 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (1269 217)  (1269 217)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (1274 217)  (1274 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1275 217)  (1275 217)  routing T_24_13.sp4_h_r_42 <X> T_24_13.lc_trk_g2_2
 (24 9)  (1276 217)  (1276 217)  routing T_24_13.sp4_h_r_42 <X> T_24_13.lc_trk_g2_2
 (25 9)  (1277 217)  (1277 217)  routing T_24_13.sp4_h_r_42 <X> T_24_13.lc_trk_g2_2
 (28 9)  (1280 217)  (1280 217)  routing T_24_13.lc_trk_g2_4 <X> T_24_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 217)  (1281 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1283 217)  (1283 217)  routing T_24_13.lc_trk_g2_7 <X> T_24_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (1288 217)  (1288 217)  LC_4 Logic Functioning bit
 (37 9)  (1289 217)  (1289 217)  LC_4 Logic Functioning bit
 (39 9)  (1291 217)  (1291 217)  LC_4 Logic Functioning bit
 (43 9)  (1295 217)  (1295 217)  LC_4 Logic Functioning bit
 (45 9)  (1297 217)  (1297 217)  LC_4 Logic Functioning bit
 (21 10)  (1273 218)  (1273 218)  routing T_24_13.wire_logic_cluster/lc_7/out <X> T_24_13.lc_trk_g2_7
 (22 10)  (1274 218)  (1274 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (1278 218)  (1278 218)  routing T_24_13.lc_trk_g1_4 <X> T_24_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (1279 218)  (1279 218)  routing T_24_13.lc_trk_g3_3 <X> T_24_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (1280 218)  (1280 218)  routing T_24_13.lc_trk_g3_3 <X> T_24_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 218)  (1281 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 218)  (1284 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 218)  (1285 218)  routing T_24_13.lc_trk_g2_0 <X> T_24_13.wire_logic_cluster/lc_5/in_3
 (38 10)  (1290 218)  (1290 218)  LC_5 Logic Functioning bit
 (39 10)  (1291 218)  (1291 218)  LC_5 Logic Functioning bit
 (40 10)  (1292 218)  (1292 218)  LC_5 Logic Functioning bit
 (41 10)  (1293 218)  (1293 218)  LC_5 Logic Functioning bit
 (42 10)  (1294 218)  (1294 218)  LC_5 Logic Functioning bit
 (43 10)  (1295 218)  (1295 218)  LC_5 Logic Functioning bit
 (15 11)  (1267 219)  (1267 219)  routing T_24_13.sp4_v_t_33 <X> T_24_13.lc_trk_g2_4
 (16 11)  (1268 219)  (1268 219)  routing T_24_13.sp4_v_t_33 <X> T_24_13.lc_trk_g2_4
 (17 11)  (1269 219)  (1269 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (1274 219)  (1274 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (1279 219)  (1279 219)  routing T_24_13.lc_trk_g1_4 <X> T_24_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 219)  (1281 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 219)  (1282 219)  routing T_24_13.lc_trk_g3_3 <X> T_24_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (1284 219)  (1284 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (37 11)  (1289 219)  (1289 219)  LC_5 Logic Functioning bit
 (38 11)  (1290 219)  (1290 219)  LC_5 Logic Functioning bit
 (39 11)  (1291 219)  (1291 219)  LC_5 Logic Functioning bit
 (40 11)  (1292 219)  (1292 219)  LC_5 Logic Functioning bit
 (41 11)  (1293 219)  (1293 219)  LC_5 Logic Functioning bit
 (42 11)  (1294 219)  (1294 219)  LC_5 Logic Functioning bit
 (43 11)  (1295 219)  (1295 219)  LC_5 Logic Functioning bit
 (17 12)  (1269 220)  (1269 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (1274 220)  (1274 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (31 12)  (1283 220)  (1283 220)  routing T_24_13.lc_trk_g1_6 <X> T_24_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 220)  (1284 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 220)  (1286 220)  routing T_24_13.lc_trk_g1_6 <X> T_24_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 220)  (1288 220)  LC_6 Logic Functioning bit
 (37 12)  (1289 220)  (1289 220)  LC_6 Logic Functioning bit
 (39 12)  (1291 220)  (1291 220)  LC_6 Logic Functioning bit
 (43 12)  (1295 220)  (1295 220)  LC_6 Logic Functioning bit
 (50 12)  (1302 220)  (1302 220)  Cascade bit: LH_LC06_inmux02_5

 (29 13)  (1281 221)  (1281 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (1283 221)  (1283 221)  routing T_24_13.lc_trk_g1_6 <X> T_24_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (1288 221)  (1288 221)  LC_6 Logic Functioning bit
 (37 13)  (1289 221)  (1289 221)  LC_6 Logic Functioning bit
 (38 13)  (1290 221)  (1290 221)  LC_6 Logic Functioning bit
 (42 13)  (1294 221)  (1294 221)  LC_6 Logic Functioning bit
 (0 14)  (1252 222)  (1252 222)  routing T_24_13.glb_netwk_4 <X> T_24_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 222)  (1253 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (1267 222)  (1267 222)  routing T_24_13.sp4_h_l_16 <X> T_24_13.lc_trk_g3_5
 (16 14)  (1268 222)  (1268 222)  routing T_24_13.sp4_h_l_16 <X> T_24_13.lc_trk_g3_5
 (17 14)  (1269 222)  (1269 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (31 14)  (1283 222)  (1283 222)  routing T_24_13.lc_trk_g2_4 <X> T_24_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 222)  (1284 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 222)  (1285 222)  routing T_24_13.lc_trk_g2_4 <X> T_24_13.wire_logic_cluster/lc_7/in_3
 (42 14)  (1294 222)  (1294 222)  LC_7 Logic Functioning bit
 (43 14)  (1295 222)  (1295 222)  LC_7 Logic Functioning bit
 (45 14)  (1297 222)  (1297 222)  LC_7 Logic Functioning bit
 (50 14)  (1302 222)  (1302 222)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (1266 223)  (1266 223)  routing T_24_13.sp4_r_v_b_44 <X> T_24_13.lc_trk_g3_4
 (17 15)  (1269 223)  (1269 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (1270 223)  (1270 223)  routing T_24_13.sp4_h_l_16 <X> T_24_13.lc_trk_g3_5
 (22 15)  (1274 223)  (1274 223)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (1276 223)  (1276 223)  routing T_24_13.tnl_op_6 <X> T_24_13.lc_trk_g3_6
 (25 15)  (1277 223)  (1277 223)  routing T_24_13.tnl_op_6 <X> T_24_13.lc_trk_g3_6
 (42 15)  (1294 223)  (1294 223)  LC_7 Logic Functioning bit
 (43 15)  (1295 223)  (1295 223)  LC_7 Logic Functioning bit
 (45 15)  (1297 223)  (1297 223)  LC_7 Logic Functioning bit


RAM_Tile_25_13

 (6 0)  (1312 208)  (1312 208)  routing T_25_13.sp4_v_t_44 <X> T_25_13.sp4_v_b_0
 (5 1)  (1311 209)  (1311 209)  routing T_25_13.sp4_v_t_44 <X> T_25_13.sp4_v_b_0
 (1 3)  (1307 211)  (1307 211)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_l_9 sp4_h_r_17
 (9 3)  (1315 211)  (1315 211)  routing T_25_13.sp4_v_b_5 <X> T_25_13.sp4_v_t_36
 (10 3)  (1316 211)  (1316 211)  routing T_25_13.sp4_v_b_5 <X> T_25_13.sp4_v_t_36
 (12 8)  (1318 216)  (1318 216)  routing T_25_13.sp4_h_l_40 <X> T_25_13.sp4_h_r_8
 (12 9)  (1318 217)  (1318 217)  routing T_25_13.sp4_h_r_8 <X> T_25_13.sp4_v_b_8
 (13 9)  (1319 217)  (1319 217)  routing T_25_13.sp4_h_l_40 <X> T_25_13.sp4_h_r_8
 (5 11)  (1311 219)  (1311 219)  routing T_25_13.sp4_h_l_43 <X> T_25_13.sp4_v_t_43


LogicTile_27_13

 (12 2)  (1414 210)  (1414 210)  routing T_27_13.sp4_v_t_45 <X> T_27_13.sp4_h_l_39
 (11 3)  (1413 211)  (1413 211)  routing T_27_13.sp4_v_t_45 <X> T_27_13.sp4_h_l_39
 (13 3)  (1415 211)  (1415 211)  routing T_27_13.sp4_v_t_45 <X> T_27_13.sp4_h_l_39
 (11 11)  (1413 219)  (1413 219)  routing T_27_13.sp4_h_r_8 <X> T_27_13.sp4_h_l_45


LogicTile_28_13

 (2 10)  (1458 218)  (1458 218)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_7_12

 (21 0)  (363 192)  (363 192)  routing T_7_12.sp4_h_r_19 <X> T_7_12.lc_trk_g0_3
 (22 0)  (364 192)  (364 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (365 192)  (365 192)  routing T_7_12.sp4_h_r_19 <X> T_7_12.lc_trk_g0_3
 (24 0)  (366 192)  (366 192)  routing T_7_12.sp4_h_r_19 <X> T_7_12.lc_trk_g0_3
 (25 0)  (367 192)  (367 192)  routing T_7_12.sp4_h_l_7 <X> T_7_12.lc_trk_g0_2
 (26 0)  (368 192)  (368 192)  routing T_7_12.lc_trk_g3_5 <X> T_7_12.wire_logic_cluster/lc_0/in_0
 (29 0)  (371 192)  (371 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 192)  (374 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 192)  (375 192)  routing T_7_12.lc_trk_g3_0 <X> T_7_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 192)  (376 192)  routing T_7_12.lc_trk_g3_0 <X> T_7_12.wire_logic_cluster/lc_0/in_3
 (39 0)  (381 192)  (381 192)  LC_0 Logic Functioning bit
 (40 0)  (382 192)  (382 192)  LC_0 Logic Functioning bit
 (42 0)  (384 192)  (384 192)  LC_0 Logic Functioning bit
 (48 0)  (390 192)  (390 192)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (21 1)  (363 193)  (363 193)  routing T_7_12.sp4_h_r_19 <X> T_7_12.lc_trk_g0_3
 (22 1)  (364 193)  (364 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (365 193)  (365 193)  routing T_7_12.sp4_h_l_7 <X> T_7_12.lc_trk_g0_2
 (24 1)  (366 193)  (366 193)  routing T_7_12.sp4_h_l_7 <X> T_7_12.lc_trk_g0_2
 (25 1)  (367 193)  (367 193)  routing T_7_12.sp4_h_l_7 <X> T_7_12.lc_trk_g0_2
 (27 1)  (369 193)  (369 193)  routing T_7_12.lc_trk_g3_5 <X> T_7_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 193)  (370 193)  routing T_7_12.lc_trk_g3_5 <X> T_7_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 193)  (371 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 193)  (372 193)  routing T_7_12.lc_trk_g0_3 <X> T_7_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 193)  (374 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (375 193)  (375 193)  routing T_7_12.lc_trk_g3_1 <X> T_7_12.input_2_0
 (34 1)  (376 193)  (376 193)  routing T_7_12.lc_trk_g3_1 <X> T_7_12.input_2_0
 (38 1)  (380 193)  (380 193)  LC_0 Logic Functioning bit
 (39 1)  (381 193)  (381 193)  LC_0 Logic Functioning bit
 (40 1)  (382 193)  (382 193)  LC_0 Logic Functioning bit
 (41 1)  (383 193)  (383 193)  LC_0 Logic Functioning bit
 (42 1)  (384 193)  (384 193)  LC_0 Logic Functioning bit
 (43 1)  (385 193)  (385 193)  LC_0 Logic Functioning bit
 (1 2)  (343 194)  (343 194)  routing T_7_12.glb_netwk_5 <X> T_7_12.wire_logic_cluster/lc_7/clk
 (2 2)  (344 194)  (344 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (28 2)  (370 194)  (370 194)  routing T_7_12.lc_trk_g2_2 <X> T_7_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 194)  (371 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 194)  (373 194)  routing T_7_12.lc_trk_g0_4 <X> T_7_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 194)  (374 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (379 194)  (379 194)  LC_1 Logic Functioning bit
 (39 2)  (381 194)  (381 194)  LC_1 Logic Functioning bit
 (40 2)  (382 194)  (382 194)  LC_1 Logic Functioning bit
 (41 2)  (383 194)  (383 194)  LC_1 Logic Functioning bit
 (42 2)  (384 194)  (384 194)  LC_1 Logic Functioning bit
 (0 3)  (342 195)  (342 195)  routing T_7_12.glb_netwk_5 <X> T_7_12.wire_logic_cluster/lc_7/clk
 (14 3)  (356 195)  (356 195)  routing T_7_12.sp4_h_r_4 <X> T_7_12.lc_trk_g0_4
 (15 3)  (357 195)  (357 195)  routing T_7_12.sp4_h_r_4 <X> T_7_12.lc_trk_g0_4
 (16 3)  (358 195)  (358 195)  routing T_7_12.sp4_h_r_4 <X> T_7_12.lc_trk_g0_4
 (17 3)  (359 195)  (359 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 3)  (368 195)  (368 195)  routing T_7_12.lc_trk_g1_2 <X> T_7_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (369 195)  (369 195)  routing T_7_12.lc_trk_g1_2 <X> T_7_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 195)  (371 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 195)  (372 195)  routing T_7_12.lc_trk_g2_2 <X> T_7_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (374 195)  (374 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (375 195)  (375 195)  routing T_7_12.lc_trk_g2_1 <X> T_7_12.input_2_1
 (38 3)  (380 195)  (380 195)  LC_1 Logic Functioning bit
 (40 3)  (382 195)  (382 195)  LC_1 Logic Functioning bit
 (41 3)  (383 195)  (383 195)  LC_1 Logic Functioning bit
 (42 3)  (384 195)  (384 195)  LC_1 Logic Functioning bit
 (0 4)  (342 196)  (342 196)  routing T_7_12.glb_netwk_7 <X> T_7_12.wire_logic_cluster/lc_7/cen
 (1 4)  (343 196)  (343 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (27 4)  (369 196)  (369 196)  routing T_7_12.lc_trk_g3_4 <X> T_7_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 196)  (370 196)  routing T_7_12.lc_trk_g3_4 <X> T_7_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 196)  (371 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 196)  (372 196)  routing T_7_12.lc_trk_g3_4 <X> T_7_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (373 196)  (373 196)  routing T_7_12.lc_trk_g1_4 <X> T_7_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 196)  (374 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 196)  (376 196)  routing T_7_12.lc_trk_g1_4 <X> T_7_12.wire_logic_cluster/lc_2/in_3
 (37 4)  (379 196)  (379 196)  LC_2 Logic Functioning bit
 (42 4)  (384 196)  (384 196)  LC_2 Logic Functioning bit
 (43 4)  (385 196)  (385 196)  LC_2 Logic Functioning bit
 (50 4)  (392 196)  (392 196)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (342 197)  (342 197)  routing T_7_12.glb_netwk_7 <X> T_7_12.wire_logic_cluster/lc_7/cen
 (14 5)  (356 197)  (356 197)  routing T_7_12.sp4_h_r_0 <X> T_7_12.lc_trk_g1_0
 (15 5)  (357 197)  (357 197)  routing T_7_12.sp4_h_r_0 <X> T_7_12.lc_trk_g1_0
 (16 5)  (358 197)  (358 197)  routing T_7_12.sp4_h_r_0 <X> T_7_12.lc_trk_g1_0
 (17 5)  (359 197)  (359 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (364 197)  (364 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (37 5)  (379 197)  (379 197)  LC_2 Logic Functioning bit
 (42 5)  (384 197)  (384 197)  LC_2 Logic Functioning bit
 (43 5)  (385 197)  (385 197)  LC_2 Logic Functioning bit
 (12 6)  (354 198)  (354 198)  routing T_7_12.sp4_v_t_46 <X> T_7_12.sp4_h_l_40
 (26 6)  (368 198)  (368 198)  routing T_7_12.lc_trk_g1_6 <X> T_7_12.wire_logic_cluster/lc_3/in_0
 (28 6)  (370 198)  (370 198)  routing T_7_12.lc_trk_g2_6 <X> T_7_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 198)  (371 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 198)  (372 198)  routing T_7_12.lc_trk_g2_6 <X> T_7_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 198)  (373 198)  routing T_7_12.lc_trk_g2_4 <X> T_7_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 198)  (374 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 198)  (375 198)  routing T_7_12.lc_trk_g2_4 <X> T_7_12.wire_logic_cluster/lc_3/in_3
 (37 6)  (379 198)  (379 198)  LC_3 Logic Functioning bit
 (38 6)  (380 198)  (380 198)  LC_3 Logic Functioning bit
 (39 6)  (381 198)  (381 198)  LC_3 Logic Functioning bit
 (40 6)  (382 198)  (382 198)  LC_3 Logic Functioning bit
 (41 6)  (383 198)  (383 198)  LC_3 Logic Functioning bit
 (42 6)  (384 198)  (384 198)  LC_3 Logic Functioning bit
 (43 6)  (385 198)  (385 198)  LC_3 Logic Functioning bit
 (45 6)  (387 198)  (387 198)  LC_3 Logic Functioning bit
 (46 6)  (388 198)  (388 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (389 198)  (389 198)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (392 198)  (392 198)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (393 198)  (393 198)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (11 7)  (353 199)  (353 199)  routing T_7_12.sp4_v_t_46 <X> T_7_12.sp4_h_l_40
 (13 7)  (355 199)  (355 199)  routing T_7_12.sp4_v_t_46 <X> T_7_12.sp4_h_l_40
 (16 7)  (358 199)  (358 199)  routing T_7_12.sp12_h_r_12 <X> T_7_12.lc_trk_g1_4
 (17 7)  (359 199)  (359 199)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (364 199)  (364 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (365 199)  (365 199)  routing T_7_12.sp4_h_r_6 <X> T_7_12.lc_trk_g1_6
 (24 7)  (366 199)  (366 199)  routing T_7_12.sp4_h_r_6 <X> T_7_12.lc_trk_g1_6
 (25 7)  (367 199)  (367 199)  routing T_7_12.sp4_h_r_6 <X> T_7_12.lc_trk_g1_6
 (26 7)  (368 199)  (368 199)  routing T_7_12.lc_trk_g1_6 <X> T_7_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 199)  (369 199)  routing T_7_12.lc_trk_g1_6 <X> T_7_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 199)  (371 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 199)  (372 199)  routing T_7_12.lc_trk_g2_6 <X> T_7_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (378 199)  (378 199)  LC_3 Logic Functioning bit
 (37 7)  (379 199)  (379 199)  LC_3 Logic Functioning bit
 (38 7)  (380 199)  (380 199)  LC_3 Logic Functioning bit
 (39 7)  (381 199)  (381 199)  LC_3 Logic Functioning bit
 (40 7)  (382 199)  (382 199)  LC_3 Logic Functioning bit
 (41 7)  (383 199)  (383 199)  LC_3 Logic Functioning bit
 (42 7)  (384 199)  (384 199)  LC_3 Logic Functioning bit
 (43 7)  (385 199)  (385 199)  LC_3 Logic Functioning bit
 (45 7)  (387 199)  (387 199)  LC_3 Logic Functioning bit
 (5 8)  (347 200)  (347 200)  routing T_7_12.sp4_v_b_0 <X> T_7_12.sp4_h_r_6
 (12 8)  (354 200)  (354 200)  routing T_7_12.sp4_h_l_40 <X> T_7_12.sp4_h_r_8
 (15 8)  (357 200)  (357 200)  routing T_7_12.sp4_h_r_33 <X> T_7_12.lc_trk_g2_1
 (16 8)  (358 200)  (358 200)  routing T_7_12.sp4_h_r_33 <X> T_7_12.lc_trk_g2_1
 (17 8)  (359 200)  (359 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (360 200)  (360 200)  routing T_7_12.sp4_h_r_33 <X> T_7_12.lc_trk_g2_1
 (25 8)  (367 200)  (367 200)  routing T_7_12.sp4_h_r_42 <X> T_7_12.lc_trk_g2_2
 (27 8)  (369 200)  (369 200)  routing T_7_12.lc_trk_g1_0 <X> T_7_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 200)  (371 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 200)  (373 200)  routing T_7_12.lc_trk_g2_7 <X> T_7_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 200)  (374 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 200)  (375 200)  routing T_7_12.lc_trk_g2_7 <X> T_7_12.wire_logic_cluster/lc_4/in_3
 (41 8)  (383 200)  (383 200)  LC_4 Logic Functioning bit
 (4 9)  (346 201)  (346 201)  routing T_7_12.sp4_v_b_0 <X> T_7_12.sp4_h_r_6
 (6 9)  (348 201)  (348 201)  routing T_7_12.sp4_v_b_0 <X> T_7_12.sp4_h_r_6
 (13 9)  (355 201)  (355 201)  routing T_7_12.sp4_h_l_40 <X> T_7_12.sp4_h_r_8
 (22 9)  (364 201)  (364 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (365 201)  (365 201)  routing T_7_12.sp4_h_r_42 <X> T_7_12.lc_trk_g2_2
 (24 9)  (366 201)  (366 201)  routing T_7_12.sp4_h_r_42 <X> T_7_12.lc_trk_g2_2
 (25 9)  (367 201)  (367 201)  routing T_7_12.sp4_h_r_42 <X> T_7_12.lc_trk_g2_2
 (26 9)  (368 201)  (368 201)  routing T_7_12.lc_trk_g3_3 <X> T_7_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 201)  (369 201)  routing T_7_12.lc_trk_g3_3 <X> T_7_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 201)  (370 201)  routing T_7_12.lc_trk_g3_3 <X> T_7_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 201)  (371 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 201)  (373 201)  routing T_7_12.lc_trk_g2_7 <X> T_7_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (374 201)  (374 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (377 201)  (377 201)  routing T_7_12.lc_trk_g0_2 <X> T_7_12.input_2_4
 (38 9)  (380 201)  (380 201)  LC_4 Logic Functioning bit
 (41 9)  (383 201)  (383 201)  LC_4 Logic Functioning bit
 (14 10)  (356 202)  (356 202)  routing T_7_12.wire_logic_cluster/lc_4/out <X> T_7_12.lc_trk_g2_4
 (21 10)  (363 202)  (363 202)  routing T_7_12.sp4_v_t_18 <X> T_7_12.lc_trk_g2_7
 (22 10)  (364 202)  (364 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (365 202)  (365 202)  routing T_7_12.sp4_v_t_18 <X> T_7_12.lc_trk_g2_7
 (25 10)  (367 202)  (367 202)  routing T_7_12.sp4_v_b_38 <X> T_7_12.lc_trk_g2_6
 (17 11)  (359 203)  (359 203)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (364 203)  (364 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (365 203)  (365 203)  routing T_7_12.sp4_v_b_38 <X> T_7_12.lc_trk_g2_6
 (25 11)  (367 203)  (367 203)  routing T_7_12.sp4_v_b_38 <X> T_7_12.lc_trk_g2_6
 (10 12)  (352 204)  (352 204)  routing T_7_12.sp4_v_t_40 <X> T_7_12.sp4_h_r_10
 (17 12)  (359 204)  (359 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (364 204)  (364 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (14 13)  (356 205)  (356 205)  routing T_7_12.sp12_v_b_16 <X> T_7_12.lc_trk_g3_0
 (16 13)  (358 205)  (358 205)  routing T_7_12.sp12_v_b_16 <X> T_7_12.lc_trk_g3_0
 (17 13)  (359 205)  (359 205)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (18 13)  (360 205)  (360 205)  routing T_7_12.sp4_r_v_b_41 <X> T_7_12.lc_trk_g3_1
 (0 14)  (342 206)  (342 206)  routing T_7_12.glb_netwk_6 <X> T_7_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 206)  (343 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (356 206)  (356 206)  routing T_7_12.sp4_h_r_36 <X> T_7_12.lc_trk_g3_4
 (15 14)  (357 206)  (357 206)  routing T_7_12.sp4_h_l_16 <X> T_7_12.lc_trk_g3_5
 (16 14)  (358 206)  (358 206)  routing T_7_12.sp4_h_l_16 <X> T_7_12.lc_trk_g3_5
 (17 14)  (359 206)  (359 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (342 207)  (342 207)  routing T_7_12.glb_netwk_6 <X> T_7_12.wire_logic_cluster/lc_7/s_r
 (15 15)  (357 207)  (357 207)  routing T_7_12.sp4_h_r_36 <X> T_7_12.lc_trk_g3_4
 (16 15)  (358 207)  (358 207)  routing T_7_12.sp4_h_r_36 <X> T_7_12.lc_trk_g3_4
 (17 15)  (359 207)  (359 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (360 207)  (360 207)  routing T_7_12.sp4_h_l_16 <X> T_7_12.lc_trk_g3_5


RAM_Tile_8_12

 (5 0)  (401 192)  (401 192)  routing T_8_12.sp4_v_b_0 <X> T_8_12.sp4_h_r_0
 (27 0)  (423 192)  (423 192)  routing T_8_12.lc_trk_g1_4 <X> T_8_12.wire_bram/ram/WDATA_7
 (29 0)  (425 192)  (425 192)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_4 wire_bram/ram/WDATA_7
 (30 0)  (426 192)  (426 192)  routing T_8_12.lc_trk_g1_4 <X> T_8_12.wire_bram/ram/WDATA_7
 (37 0)  (433 192)  (433 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_bram/ram/RDATA_7 sp12_h_r_8
 (6 1)  (402 193)  (402 193)  routing T_8_12.sp4_v_b_0 <X> T_8_12.sp4_h_r_0
 (13 1)  (409 193)  (409 193)  routing T_8_12.sp4_v_t_44 <X> T_8_12.sp4_h_r_2
 (14 1)  (410 193)  (410 193)  routing T_8_12.sp4_r_v_b_35 <X> T_8_12.lc_trk_g0_0
 (17 1)  (413 193)  (413 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (1 2)  (397 194)  (397 194)  routing T_8_12.glb_netwk_5 <X> T_8_12.wire_bram/ram/WCLK
 (2 2)  (398 194)  (398 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (8 2)  (404 194)  (404 194)  routing T_8_12.sp4_h_r_1 <X> T_8_12.sp4_h_l_36
 (27 2)  (423 194)  (423 194)  routing T_8_12.lc_trk_g1_7 <X> T_8_12.wire_bram/ram/WDATA_6
 (29 2)  (425 194)  (425 194)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g1_7 wire_bram/ram/WDATA_6
 (30 2)  (426 194)  (426 194)  routing T_8_12.lc_trk_g1_7 <X> T_8_12.wire_bram/ram/WDATA_6
 (0 3)  (396 195)  (396 195)  routing T_8_12.glb_netwk_5 <X> T_8_12.wire_bram/ram/WCLK
 (9 3)  (405 195)  (405 195)  routing T_8_12.sp4_v_b_1 <X> T_8_12.sp4_v_t_36
 (15 3)  (411 195)  (411 195)  routing T_8_12.sp4_v_b_20 <X> T_8_12.lc_trk_g0_4
 (16 3)  (412 195)  (412 195)  routing T_8_12.sp4_v_b_20 <X> T_8_12.lc_trk_g0_4
 (17 3)  (413 195)  (413 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (30 3)  (426 195)  (426 195)  routing T_8_12.lc_trk_g1_7 <X> T_8_12.wire_bram/ram/WDATA_6
 (37 3)  (433 195)  (433 195)  Enable bit of Mux _out_links/OutMux7_1 => wire_bram/ram/RDATA_6 sp4_h_l_7
 (0 4)  (396 196)  (396 196)  routing T_8_12.lc_trk_g2_2 <X> T_8_12.wire_bram/ram/WCLKE
 (1 4)  (397 196)  (397 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (403 196)  (403 196)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (9 4)  (405 196)  (405 196)  routing T_8_12.sp4_v_t_41 <X> T_8_12.sp4_h_r_4
 (16 4)  (412 196)  (412 196)  routing T_8_12.sp4_v_b_1 <X> T_8_12.lc_trk_g1_1
 (17 4)  (413 196)  (413 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (414 196)  (414 196)  routing T_8_12.sp4_v_b_1 <X> T_8_12.lc_trk_g1_1
 (27 4)  (423 196)  (423 196)  routing T_8_12.lc_trk_g3_6 <X> T_8_12.wire_bram/ram/WDATA_5
 (28 4)  (424 196)  (424 196)  routing T_8_12.lc_trk_g3_6 <X> T_8_12.wire_bram/ram/WDATA_5
 (29 4)  (425 196)  (425 196)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_6 wire_bram/ram/WDATA_5
 (30 4)  (426 196)  (426 196)  routing T_8_12.lc_trk_g3_6 <X> T_8_12.wire_bram/ram/WDATA_5
 (37 4)  (433 196)  (433 196)  Enable bit of Mux _out_links/OutMux5_2 => wire_bram/ram/RDATA_5 sp12_h_r_12
 (1 5)  (397 197)  (397 197)  routing T_8_12.lc_trk_g2_2 <X> T_8_12.wire_bram/ram/WCLKE
 (7 5)  (403 197)  (403 197)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (30 5)  (426 197)  (426 197)  routing T_8_12.lc_trk_g3_6 <X> T_8_12.wire_bram/ram/WDATA_5
 (7 6)  (403 198)  (403 198)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (14 6)  (410 198)  (410 198)  routing T_8_12.sp4_v_t_1 <X> T_8_12.lc_trk_g1_4
 (21 6)  (417 198)  (417 198)  routing T_8_12.sp4_v_b_7 <X> T_8_12.lc_trk_g1_7
 (22 6)  (418 198)  (418 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (419 198)  (419 198)  routing T_8_12.sp4_v_b_7 <X> T_8_12.lc_trk_g1_7
 (27 6)  (423 198)  (423 198)  routing T_8_12.lc_trk_g1_1 <X> T_8_12.wire_bram/ram/WDATA_4
 (29 6)  (425 198)  (425 198)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g1_1 wire_bram/ram/WDATA_4
 (41 6)  (437 198)  (437 198)  Enable bit of Mux _out_links/OutMuxb_3 => wire_bram/ram/RDATA_4 sp4_r_v_b_39
 (7 7)  (403 199)  (403 199)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (14 7)  (410 199)  (410 199)  routing T_8_12.sp4_v_t_1 <X> T_8_12.lc_trk_g1_4
 (16 7)  (412 199)  (412 199)  routing T_8_12.sp4_v_t_1 <X> T_8_12.lc_trk_g1_4
 (17 7)  (413 199)  (413 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 8)  (418 200)  (418 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (419 200)  (419 200)  routing T_8_12.sp4_v_t_30 <X> T_8_12.lc_trk_g2_3
 (24 8)  (420 200)  (420 200)  routing T_8_12.sp4_v_t_30 <X> T_8_12.lc_trk_g2_3
 (28 8)  (424 200)  (424 200)  routing T_8_12.lc_trk_g2_3 <X> T_8_12.wire_bram/ram/WDATA_3
 (29 8)  (425 200)  (425 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (22 9)  (418 201)  (418 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (30 9)  (426 201)  (426 201)  routing T_8_12.lc_trk_g2_3 <X> T_8_12.wire_bram/ram/WDATA_3
 (36 9)  (432 201)  (432 201)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_3 sp4_h_r_8
 (6 10)  (402 202)  (402 202)  routing T_8_12.sp4_v_b_3 <X> T_8_12.sp4_v_t_43
 (8 10)  (404 202)  (404 202)  routing T_8_12.sp4_h_r_7 <X> T_8_12.sp4_h_l_42
 (11 10)  (407 202)  (407 202)  routing T_8_12.sp4_v_b_5 <X> T_8_12.sp4_v_t_45
 (28 10)  (424 202)  (424 202)  routing T_8_12.lc_trk_g2_4 <X> T_8_12.wire_bram/ram/WDATA_2
 (29 10)  (425 202)  (425 202)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_4 wire_bram/ram/WDATA_2
 (30 10)  (426 202)  (426 202)  routing T_8_12.lc_trk_g2_4 <X> T_8_12.wire_bram/ram/WDATA_2
 (38 10)  (434 202)  (434 202)  Enable bit of Mux _out_links/OutMux1_5 => wire_bram/ram/RDATA_2 sp4_v_b_26
 (5 11)  (401 203)  (401 203)  routing T_8_12.sp4_v_b_3 <X> T_8_12.sp4_v_t_43
 (12 11)  (408 203)  (408 203)  routing T_8_12.sp4_v_b_5 <X> T_8_12.sp4_v_t_45
 (14 11)  (410 203)  (410 203)  routing T_8_12.sp4_h_l_17 <X> T_8_12.lc_trk_g2_4
 (15 11)  (411 203)  (411 203)  routing T_8_12.sp4_h_l_17 <X> T_8_12.lc_trk_g2_4
 (16 11)  (412 203)  (412 203)  routing T_8_12.sp4_h_l_17 <X> T_8_12.lc_trk_g2_4
 (17 11)  (413 203)  (413 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (3 12)  (399 204)  (399 204)  routing T_8_12.sp12_v_b_1 <X> T_8_12.sp12_h_r_1
 (5 12)  (401 204)  (401 204)  routing T_8_12.sp4_v_b_9 <X> T_8_12.sp4_h_r_9
 (8 12)  (404 204)  (404 204)  routing T_8_12.sp4_v_b_10 <X> T_8_12.sp4_h_r_10
 (9 12)  (405 204)  (405 204)  routing T_8_12.sp4_v_b_10 <X> T_8_12.sp4_h_r_10
 (12 12)  (408 204)  (408 204)  routing T_8_12.sp4_v_t_46 <X> T_8_12.sp4_h_r_11
 (27 12)  (423 204)  (423 204)  routing T_8_12.lc_trk_g3_0 <X> T_8_12.wire_bram/ram/WDATA_1
 (28 12)  (424 204)  (424 204)  routing T_8_12.lc_trk_g3_0 <X> T_8_12.wire_bram/ram/WDATA_1
 (29 12)  (425 204)  (425 204)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_0 wire_bram/ram/WDATA_1
 (37 12)  (433 204)  (433 204)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_1 sp12_h_l_3
 (3 13)  (399 205)  (399 205)  routing T_8_12.sp12_v_b_1 <X> T_8_12.sp12_h_r_1
 (6 13)  (402 205)  (402 205)  routing T_8_12.sp4_v_b_9 <X> T_8_12.sp4_h_r_9
 (14 13)  (410 205)  (410 205)  routing T_8_12.sp4_h_l_13 <X> T_8_12.lc_trk_g3_0
 (15 13)  (411 205)  (411 205)  routing T_8_12.sp4_h_l_13 <X> T_8_12.lc_trk_g3_0
 (16 13)  (412 205)  (412 205)  routing T_8_12.sp4_h_l_13 <X> T_8_12.lc_trk_g3_0
 (17 13)  (413 205)  (413 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_13 lc_trk_g3_0
 (1 14)  (397 206)  (397 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (25 14)  (421 206)  (421 206)  routing T_8_12.sp4_h_l_27 <X> T_8_12.lc_trk_g3_6
 (29 14)  (425 206)  (425 206)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g0_0 wire_bram/ram/WDATA_0
 (1 15)  (397 207)  (397 207)  routing T_8_12.lc_trk_g0_4 <X> T_8_12.wire_bram/ram/WE
 (8 15)  (404 207)  (404 207)  routing T_8_12.sp4_v_b_7 <X> T_8_12.sp4_v_t_47
 (10 15)  (406 207)  (406 207)  routing T_8_12.sp4_v_b_7 <X> T_8_12.sp4_v_t_47
 (22 15)  (418 207)  (418 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_27 lc_trk_g3_6
 (23 15)  (419 207)  (419 207)  routing T_8_12.sp4_h_l_27 <X> T_8_12.lc_trk_g3_6
 (24 15)  (420 207)  (420 207)  routing T_8_12.sp4_h_l_27 <X> T_8_12.lc_trk_g3_6
 (41 15)  (437 207)  (437 207)  Enable bit of Mux _out_links/OutMux9_7 => wire_bram/ram/RDATA_0 sp4_r_v_b_15


LogicTile_9_12

 (21 0)  (459 192)  (459 192)  routing T_9_12.sp4_h_r_11 <X> T_9_12.lc_trk_g0_3
 (22 0)  (460 192)  (460 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (461 192)  (461 192)  routing T_9_12.sp4_h_r_11 <X> T_9_12.lc_trk_g0_3
 (24 0)  (462 192)  (462 192)  routing T_9_12.sp4_h_r_11 <X> T_9_12.lc_trk_g0_3
 (25 0)  (463 192)  (463 192)  routing T_9_12.sp4_h_r_10 <X> T_9_12.lc_trk_g0_2
 (26 0)  (464 192)  (464 192)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 192)  (465 192)  routing T_9_12.lc_trk_g1_2 <X> T_9_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 192)  (467 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 192)  (470 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (475 192)  (475 192)  LC_0 Logic Functioning bit
 (39 0)  (477 192)  (477 192)  LC_0 Logic Functioning bit
 (40 0)  (478 192)  (478 192)  LC_0 Logic Functioning bit
 (41 0)  (479 192)  (479 192)  LC_0 Logic Functioning bit
 (42 0)  (480 192)  (480 192)  LC_0 Logic Functioning bit
 (22 1)  (460 193)  (460 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (461 193)  (461 193)  routing T_9_12.sp4_h_r_10 <X> T_9_12.lc_trk_g0_2
 (24 1)  (462 193)  (462 193)  routing T_9_12.sp4_h_r_10 <X> T_9_12.lc_trk_g0_2
 (27 1)  (465 193)  (465 193)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 193)  (466 193)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 193)  (467 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 193)  (468 193)  routing T_9_12.lc_trk_g1_2 <X> T_9_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 193)  (469 193)  routing T_9_12.lc_trk_g0_3 <X> T_9_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 193)  (470 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (471 193)  (471 193)  routing T_9_12.lc_trk_g2_2 <X> T_9_12.input_2_0
 (35 1)  (473 193)  (473 193)  routing T_9_12.lc_trk_g2_2 <X> T_9_12.input_2_0
 (38 1)  (476 193)  (476 193)  LC_0 Logic Functioning bit
 (40 1)  (478 193)  (478 193)  LC_0 Logic Functioning bit
 (41 1)  (479 193)  (479 193)  LC_0 Logic Functioning bit
 (42 1)  (480 193)  (480 193)  LC_0 Logic Functioning bit
 (1 2)  (439 194)  (439 194)  routing T_9_12.glb_netwk_5 <X> T_9_12.wire_logic_cluster/lc_7/clk
 (2 2)  (440 194)  (440 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (438 195)  (438 195)  routing T_9_12.glb_netwk_5 <X> T_9_12.wire_logic_cluster/lc_7/clk
 (1 4)  (439 196)  (439 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (5 4)  (443 196)  (443 196)  routing T_9_12.sp4_v_t_38 <X> T_9_12.sp4_h_r_3
 (9 4)  (447 196)  (447 196)  routing T_9_12.sp4_v_t_41 <X> T_9_12.sp4_h_r_4
 (21 4)  (459 196)  (459 196)  routing T_9_12.wire_logic_cluster/lc_3/out <X> T_9_12.lc_trk_g1_3
 (22 4)  (460 196)  (460 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (465 196)  (465 196)  routing T_9_12.lc_trk_g1_2 <X> T_9_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 196)  (467 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 196)  (470 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (475 196)  (475 196)  LC_2 Logic Functioning bit
 (39 4)  (477 196)  (477 196)  LC_2 Logic Functioning bit
 (40 4)  (478 196)  (478 196)  LC_2 Logic Functioning bit
 (41 4)  (479 196)  (479 196)  LC_2 Logic Functioning bit
 (42 4)  (480 196)  (480 196)  LC_2 Logic Functioning bit
 (1 5)  (439 197)  (439 197)  routing T_9_12.lc_trk_g0_2 <X> T_9_12.wire_logic_cluster/lc_7/cen
 (22 5)  (460 197)  (460 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (464 197)  (464 197)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 197)  (465 197)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 197)  (466 197)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 197)  (467 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 197)  (468 197)  routing T_9_12.lc_trk_g1_2 <X> T_9_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 197)  (469 197)  routing T_9_12.lc_trk_g0_3 <X> T_9_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 197)  (470 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (472 197)  (472 197)  routing T_9_12.lc_trk_g1_3 <X> T_9_12.input_2_2
 (35 5)  (473 197)  (473 197)  routing T_9_12.lc_trk_g1_3 <X> T_9_12.input_2_2
 (38 5)  (476 197)  (476 197)  LC_2 Logic Functioning bit
 (40 5)  (478 197)  (478 197)  LC_2 Logic Functioning bit
 (41 5)  (479 197)  (479 197)  LC_2 Logic Functioning bit
 (42 5)  (480 197)  (480 197)  LC_2 Logic Functioning bit
 (5 6)  (443 198)  (443 198)  routing T_9_12.sp4_v_b_3 <X> T_9_12.sp4_h_l_38
 (13 6)  (451 198)  (451 198)  routing T_9_12.sp4_v_b_5 <X> T_9_12.sp4_v_t_40
 (31 6)  (469 198)  (469 198)  routing T_9_12.lc_trk_g2_6 <X> T_9_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 198)  (470 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 198)  (471 198)  routing T_9_12.lc_trk_g2_6 <X> T_9_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 198)  (474 198)  LC_3 Logic Functioning bit
 (37 6)  (475 198)  (475 198)  LC_3 Logic Functioning bit
 (38 6)  (476 198)  (476 198)  LC_3 Logic Functioning bit
 (39 6)  (477 198)  (477 198)  LC_3 Logic Functioning bit
 (45 6)  (483 198)  (483 198)  LC_3 Logic Functioning bit
 (11 7)  (449 199)  (449 199)  routing T_9_12.sp4_h_r_5 <X> T_9_12.sp4_h_l_40
 (31 7)  (469 199)  (469 199)  routing T_9_12.lc_trk_g2_6 <X> T_9_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 199)  (474 199)  LC_3 Logic Functioning bit
 (37 7)  (475 199)  (475 199)  LC_3 Logic Functioning bit
 (38 7)  (476 199)  (476 199)  LC_3 Logic Functioning bit
 (39 7)  (477 199)  (477 199)  LC_3 Logic Functioning bit
 (45 7)  (483 199)  (483 199)  LC_3 Logic Functioning bit
 (14 8)  (452 200)  (452 200)  routing T_9_12.sp4_h_l_21 <X> T_9_12.lc_trk_g2_0
 (25 8)  (463 200)  (463 200)  routing T_9_12.sp4_h_r_34 <X> T_9_12.lc_trk_g2_2
 (27 8)  (465 200)  (465 200)  routing T_9_12.lc_trk_g1_2 <X> T_9_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 200)  (467 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 200)  (470 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (475 200)  (475 200)  LC_4 Logic Functioning bit
 (39 8)  (477 200)  (477 200)  LC_4 Logic Functioning bit
 (40 8)  (478 200)  (478 200)  LC_4 Logic Functioning bit
 (41 8)  (479 200)  (479 200)  LC_4 Logic Functioning bit
 (42 8)  (480 200)  (480 200)  LC_4 Logic Functioning bit
 (46 8)  (484 200)  (484 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (4 9)  (442 201)  (442 201)  routing T_9_12.sp4_v_t_36 <X> T_9_12.sp4_h_r_6
 (15 9)  (453 201)  (453 201)  routing T_9_12.sp4_h_l_21 <X> T_9_12.lc_trk_g2_0
 (16 9)  (454 201)  (454 201)  routing T_9_12.sp4_h_l_21 <X> T_9_12.lc_trk_g2_0
 (17 9)  (455 201)  (455 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (460 201)  (460 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (461 201)  (461 201)  routing T_9_12.sp4_h_r_34 <X> T_9_12.lc_trk_g2_2
 (24 9)  (462 201)  (462 201)  routing T_9_12.sp4_h_r_34 <X> T_9_12.lc_trk_g2_2
 (27 9)  (465 201)  (465 201)  routing T_9_12.lc_trk_g3_1 <X> T_9_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 201)  (466 201)  routing T_9_12.lc_trk_g3_1 <X> T_9_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 201)  (467 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 201)  (468 201)  routing T_9_12.lc_trk_g1_2 <X> T_9_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 201)  (469 201)  routing T_9_12.lc_trk_g0_3 <X> T_9_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 201)  (470 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (471 201)  (471 201)  routing T_9_12.lc_trk_g2_0 <X> T_9_12.input_2_4
 (38 9)  (476 201)  (476 201)  LC_4 Logic Functioning bit
 (40 9)  (478 201)  (478 201)  LC_4 Logic Functioning bit
 (41 9)  (479 201)  (479 201)  LC_4 Logic Functioning bit
 (42 9)  (480 201)  (480 201)  LC_4 Logic Functioning bit
 (6 10)  (444 202)  (444 202)  routing T_9_12.sp4_v_b_3 <X> T_9_12.sp4_v_t_43
 (5 11)  (443 203)  (443 203)  routing T_9_12.sp4_v_b_3 <X> T_9_12.sp4_v_t_43
 (22 11)  (460 203)  (460 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (463 203)  (463 203)  routing T_9_12.sp4_r_v_b_38 <X> T_9_12.lc_trk_g2_6
 (15 12)  (453 204)  (453 204)  routing T_9_12.sp4_v_t_28 <X> T_9_12.lc_trk_g3_1
 (16 12)  (454 204)  (454 204)  routing T_9_12.sp4_v_t_28 <X> T_9_12.lc_trk_g3_1
 (17 12)  (455 204)  (455 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (460 204)  (460 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (461 204)  (461 204)  routing T_9_12.sp4_v_t_30 <X> T_9_12.lc_trk_g3_3
 (24 12)  (462 204)  (462 204)  routing T_9_12.sp4_v_t_30 <X> T_9_12.lc_trk_g3_3
 (0 14)  (438 206)  (438 206)  routing T_9_12.glb_netwk_6 <X> T_9_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 206)  (439 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (443 206)  (443 206)  routing T_9_12.sp4_v_b_9 <X> T_9_12.sp4_h_l_44
 (13 14)  (451 206)  (451 206)  routing T_9_12.sp4_v_b_11 <X> T_9_12.sp4_v_t_46
 (15 14)  (453 206)  (453 206)  routing T_9_12.sp4_v_t_32 <X> T_9_12.lc_trk_g3_5
 (16 14)  (454 206)  (454 206)  routing T_9_12.sp4_v_t_32 <X> T_9_12.lc_trk_g3_5
 (17 14)  (455 206)  (455 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (438 207)  (438 207)  routing T_9_12.glb_netwk_6 <X> T_9_12.wire_logic_cluster/lc_7/s_r
 (8 15)  (446 207)  (446 207)  routing T_9_12.sp4_v_b_7 <X> T_9_12.sp4_v_t_47
 (10 15)  (448 207)  (448 207)  routing T_9_12.sp4_v_b_7 <X> T_9_12.sp4_v_t_47


LogicTile_10_12

 (14 0)  (506 192)  (506 192)  routing T_10_12.sp4_h_l_5 <X> T_10_12.lc_trk_g0_0
 (17 0)  (509 192)  (509 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (513 192)  (513 192)  routing T_10_12.sp4_v_b_3 <X> T_10_12.lc_trk_g0_3
 (22 0)  (514 192)  (514 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (515 192)  (515 192)  routing T_10_12.sp4_v_b_3 <X> T_10_12.lc_trk_g0_3
 (27 0)  (519 192)  (519 192)  routing T_10_12.lc_trk_g1_0 <X> T_10_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 192)  (521 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 192)  (524 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (527 192)  (527 192)  routing T_10_12.lc_trk_g1_5 <X> T_10_12.input_2_0
 (41 0)  (533 192)  (533 192)  LC_0 Logic Functioning bit
 (12 1)  (504 193)  (504 193)  routing T_10_12.sp4_h_r_2 <X> T_10_12.sp4_v_b_2
 (14 1)  (506 193)  (506 193)  routing T_10_12.sp4_h_l_5 <X> T_10_12.lc_trk_g0_0
 (15 1)  (507 193)  (507 193)  routing T_10_12.sp4_h_l_5 <X> T_10_12.lc_trk_g0_0
 (16 1)  (508 193)  (508 193)  routing T_10_12.sp4_h_l_5 <X> T_10_12.lc_trk_g0_0
 (17 1)  (509 193)  (509 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (510 193)  (510 193)  routing T_10_12.sp4_r_v_b_34 <X> T_10_12.lc_trk_g0_1
 (27 1)  (519 193)  (519 193)  routing T_10_12.lc_trk_g1_1 <X> T_10_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 193)  (521 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 193)  (523 193)  routing T_10_12.lc_trk_g0_3 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 193)  (524 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (526 193)  (526 193)  routing T_10_12.lc_trk_g1_5 <X> T_10_12.input_2_0
 (38 1)  (530 193)  (530 193)  LC_0 Logic Functioning bit
 (41 1)  (533 193)  (533 193)  LC_0 Logic Functioning bit
 (1 2)  (493 194)  (493 194)  routing T_10_12.glb_netwk_5 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (2 2)  (494 194)  (494 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (497 194)  (497 194)  routing T_10_12.sp4_v_b_0 <X> T_10_12.sp4_h_l_37
 (11 2)  (503 194)  (503 194)  routing T_10_12.sp4_h_r_8 <X> T_10_12.sp4_v_t_39
 (13 2)  (505 194)  (505 194)  routing T_10_12.sp4_h_r_8 <X> T_10_12.sp4_v_t_39
 (14 2)  (506 194)  (506 194)  routing T_10_12.wire_logic_cluster/lc_4/out <X> T_10_12.lc_trk_g0_4
 (28 2)  (520 194)  (520 194)  routing T_10_12.lc_trk_g2_2 <X> T_10_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 194)  (521 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 194)  (523 194)  routing T_10_12.lc_trk_g0_4 <X> T_10_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 194)  (524 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (529 194)  (529 194)  LC_1 Logic Functioning bit
 (38 2)  (530 194)  (530 194)  LC_1 Logic Functioning bit
 (39 2)  (531 194)  (531 194)  LC_1 Logic Functioning bit
 (40 2)  (532 194)  (532 194)  LC_1 Logic Functioning bit
 (41 2)  (533 194)  (533 194)  LC_1 Logic Functioning bit
 (42 2)  (534 194)  (534 194)  LC_1 Logic Functioning bit
 (43 2)  (535 194)  (535 194)  LC_1 Logic Functioning bit
 (45 2)  (537 194)  (537 194)  LC_1 Logic Functioning bit
 (47 2)  (539 194)  (539 194)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (542 194)  (542 194)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (544 194)  (544 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (492 195)  (492 195)  routing T_10_12.glb_netwk_5 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (12 3)  (504 195)  (504 195)  routing T_10_12.sp4_h_r_8 <X> T_10_12.sp4_v_t_39
 (17 3)  (509 195)  (509 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (518 195)  (518 195)  routing T_10_12.lc_trk_g2_3 <X> T_10_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 195)  (520 195)  routing T_10_12.lc_trk_g2_3 <X> T_10_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 195)  (521 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 195)  (522 195)  routing T_10_12.lc_trk_g2_2 <X> T_10_12.wire_logic_cluster/lc_1/in_1
 (36 3)  (528 195)  (528 195)  LC_1 Logic Functioning bit
 (37 3)  (529 195)  (529 195)  LC_1 Logic Functioning bit
 (38 3)  (530 195)  (530 195)  LC_1 Logic Functioning bit
 (39 3)  (531 195)  (531 195)  LC_1 Logic Functioning bit
 (40 3)  (532 195)  (532 195)  LC_1 Logic Functioning bit
 (41 3)  (533 195)  (533 195)  LC_1 Logic Functioning bit
 (42 3)  (534 195)  (534 195)  LC_1 Logic Functioning bit
 (43 3)  (535 195)  (535 195)  LC_1 Logic Functioning bit
 (45 3)  (537 195)  (537 195)  LC_1 Logic Functioning bit
 (52 3)  (544 195)  (544 195)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (53 3)  (545 195)  (545 195)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (492 196)  (492 196)  routing T_10_12.glb_netwk_7 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (1 4)  (493 196)  (493 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (14 4)  (506 196)  (506 196)  routing T_10_12.lft_op_0 <X> T_10_12.lc_trk_g1_0
 (17 4)  (509 196)  (509 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (518 196)  (518 196)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 196)  (519 196)  routing T_10_12.lc_trk_g1_6 <X> T_10_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 196)  (521 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 196)  (522 196)  routing T_10_12.lc_trk_g1_6 <X> T_10_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 196)  (523 196)  routing T_10_12.lc_trk_g1_4 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 196)  (524 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 196)  (526 196)  routing T_10_12.lc_trk_g1_4 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 196)  (529 196)  LC_2 Logic Functioning bit
 (39 4)  (531 196)  (531 196)  LC_2 Logic Functioning bit
 (40 4)  (532 196)  (532 196)  LC_2 Logic Functioning bit
 (41 4)  (533 196)  (533 196)  LC_2 Logic Functioning bit
 (42 4)  (534 196)  (534 196)  LC_2 Logic Functioning bit
 (0 5)  (492 197)  (492 197)  routing T_10_12.glb_netwk_7 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (8 5)  (500 197)  (500 197)  routing T_10_12.sp4_h_r_4 <X> T_10_12.sp4_v_b_4
 (15 5)  (507 197)  (507 197)  routing T_10_12.lft_op_0 <X> T_10_12.lc_trk_g1_0
 (17 5)  (509 197)  (509 197)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (510 197)  (510 197)  routing T_10_12.sp4_r_v_b_25 <X> T_10_12.lc_trk_g1_1
 (27 5)  (519 197)  (519 197)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 197)  (520 197)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 197)  (521 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 197)  (522 197)  routing T_10_12.lc_trk_g1_6 <X> T_10_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 197)  (524 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (38 5)  (530 197)  (530 197)  LC_2 Logic Functioning bit
 (40 5)  (532 197)  (532 197)  LC_2 Logic Functioning bit
 (41 5)  (533 197)  (533 197)  LC_2 Logic Functioning bit
 (42 5)  (534 197)  (534 197)  LC_2 Logic Functioning bit
 (6 6)  (498 198)  (498 198)  routing T_10_12.sp4_v_b_0 <X> T_10_12.sp4_v_t_38
 (10 6)  (502 198)  (502 198)  routing T_10_12.sp4_v_b_11 <X> T_10_12.sp4_h_l_41
 (14 6)  (506 198)  (506 198)  routing T_10_12.sp4_h_l_9 <X> T_10_12.lc_trk_g1_4
 (15 6)  (507 198)  (507 198)  routing T_10_12.sp4_h_r_21 <X> T_10_12.lc_trk_g1_5
 (16 6)  (508 198)  (508 198)  routing T_10_12.sp4_h_r_21 <X> T_10_12.lc_trk_g1_5
 (17 6)  (509 198)  (509 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (510 198)  (510 198)  routing T_10_12.sp4_h_r_21 <X> T_10_12.lc_trk_g1_5
 (25 6)  (517 198)  (517 198)  routing T_10_12.sp12_h_l_5 <X> T_10_12.lc_trk_g1_6
 (27 6)  (519 198)  (519 198)  routing T_10_12.lc_trk_g3_7 <X> T_10_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 198)  (520 198)  routing T_10_12.lc_trk_g3_7 <X> T_10_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 198)  (521 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 198)  (522 198)  routing T_10_12.lc_trk_g3_7 <X> T_10_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 198)  (524 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 198)  (525 198)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 198)  (526 198)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_3/in_3
 (37 6)  (529 198)  (529 198)  LC_3 Logic Functioning bit
 (39 6)  (531 198)  (531 198)  LC_3 Logic Functioning bit
 (40 6)  (532 198)  (532 198)  LC_3 Logic Functioning bit
 (41 6)  (533 198)  (533 198)  LC_3 Logic Functioning bit
 (42 6)  (534 198)  (534 198)  LC_3 Logic Functioning bit
 (5 7)  (497 199)  (497 199)  routing T_10_12.sp4_v_b_0 <X> T_10_12.sp4_v_t_38
 (14 7)  (506 199)  (506 199)  routing T_10_12.sp4_h_l_9 <X> T_10_12.lc_trk_g1_4
 (15 7)  (507 199)  (507 199)  routing T_10_12.sp4_h_l_9 <X> T_10_12.lc_trk_g1_4
 (16 7)  (508 199)  (508 199)  routing T_10_12.sp4_h_l_9 <X> T_10_12.lc_trk_g1_4
 (17 7)  (509 199)  (509 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (510 199)  (510 199)  routing T_10_12.sp4_h_r_21 <X> T_10_12.lc_trk_g1_5
 (22 7)  (514 199)  (514 199)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (516 199)  (516 199)  routing T_10_12.sp12_h_l_5 <X> T_10_12.lc_trk_g1_6
 (25 7)  (517 199)  (517 199)  routing T_10_12.sp12_h_l_5 <X> T_10_12.lc_trk_g1_6
 (27 7)  (519 199)  (519 199)  routing T_10_12.lc_trk_g3_0 <X> T_10_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 199)  (520 199)  routing T_10_12.lc_trk_g3_0 <X> T_10_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 199)  (521 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 199)  (522 199)  routing T_10_12.lc_trk_g3_7 <X> T_10_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 199)  (524 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (38 7)  (530 199)  (530 199)  LC_3 Logic Functioning bit
 (40 7)  (532 199)  (532 199)  LC_3 Logic Functioning bit
 (41 7)  (533 199)  (533 199)  LC_3 Logic Functioning bit
 (42 7)  (534 199)  (534 199)  LC_3 Logic Functioning bit
 (8 8)  (500 200)  (500 200)  routing T_10_12.sp4_h_l_46 <X> T_10_12.sp4_h_r_7
 (10 8)  (502 200)  (502 200)  routing T_10_12.sp4_h_l_46 <X> T_10_12.sp4_h_r_7
 (15 8)  (507 200)  (507 200)  routing T_10_12.sp4_h_r_25 <X> T_10_12.lc_trk_g2_1
 (16 8)  (508 200)  (508 200)  routing T_10_12.sp4_h_r_25 <X> T_10_12.lc_trk_g2_1
 (17 8)  (509 200)  (509 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (514 200)  (514 200)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (516 200)  (516 200)  routing T_10_12.tnr_op_3 <X> T_10_12.lc_trk_g2_3
 (25 8)  (517 200)  (517 200)  routing T_10_12.wire_logic_cluster/lc_2/out <X> T_10_12.lc_trk_g2_2
 (28 8)  (520 200)  (520 200)  routing T_10_12.lc_trk_g2_1 <X> T_10_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 200)  (521 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 200)  (523 200)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 200)  (524 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 200)  (525 200)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 200)  (526 200)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 200)  (529 200)  LC_4 Logic Functioning bit
 (42 8)  (534 200)  (534 200)  LC_4 Logic Functioning bit
 (43 8)  (535 200)  (535 200)  LC_4 Logic Functioning bit
 (50 8)  (542 200)  (542 200)  Cascade bit: LH_LC04_inmux02_5

 (10 9)  (502 201)  (502 201)  routing T_10_12.sp4_h_r_2 <X> T_10_12.sp4_v_b_7
 (18 9)  (510 201)  (510 201)  routing T_10_12.sp4_h_r_25 <X> T_10_12.lc_trk_g2_1
 (22 9)  (514 201)  (514 201)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (31 9)  (523 201)  (523 201)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_4/in_3
 (37 9)  (529 201)  (529 201)  LC_4 Logic Functioning bit
 (42 9)  (534 201)  (534 201)  LC_4 Logic Functioning bit
 (43 9)  (535 201)  (535 201)  LC_4 Logic Functioning bit
 (8 10)  (500 202)  (500 202)  routing T_10_12.sp4_v_t_42 <X> T_10_12.sp4_h_l_42
 (9 10)  (501 202)  (501 202)  routing T_10_12.sp4_v_t_42 <X> T_10_12.sp4_h_l_42
 (6 11)  (498 203)  (498 203)  routing T_10_12.sp4_h_r_6 <X> T_10_12.sp4_h_l_43
 (5 12)  (497 204)  (497 204)  routing T_10_12.sp4_v_b_3 <X> T_10_12.sp4_h_r_9
 (15 12)  (507 204)  (507 204)  routing T_10_12.sp4_h_r_41 <X> T_10_12.lc_trk_g3_1
 (16 12)  (508 204)  (508 204)  routing T_10_12.sp4_h_r_41 <X> T_10_12.lc_trk_g3_1
 (17 12)  (509 204)  (509 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (510 204)  (510 204)  routing T_10_12.sp4_h_r_41 <X> T_10_12.lc_trk_g3_1
 (4 13)  (496 205)  (496 205)  routing T_10_12.sp4_v_b_3 <X> T_10_12.sp4_h_r_9
 (6 13)  (498 205)  (498 205)  routing T_10_12.sp4_v_b_3 <X> T_10_12.sp4_h_r_9
 (14 13)  (506 205)  (506 205)  routing T_10_12.sp4_h_r_24 <X> T_10_12.lc_trk_g3_0
 (15 13)  (507 205)  (507 205)  routing T_10_12.sp4_h_r_24 <X> T_10_12.lc_trk_g3_0
 (16 13)  (508 205)  (508 205)  routing T_10_12.sp4_h_r_24 <X> T_10_12.lc_trk_g3_0
 (17 13)  (509 205)  (509 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (510 205)  (510 205)  routing T_10_12.sp4_h_r_41 <X> T_10_12.lc_trk_g3_1
 (0 14)  (492 206)  (492 206)  routing T_10_12.glb_netwk_6 <X> T_10_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 206)  (493 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (13 14)  (505 206)  (505 206)  routing T_10_12.sp4_v_b_11 <X> T_10_12.sp4_v_t_46
 (15 14)  (507 206)  (507 206)  routing T_10_12.sp4_v_t_32 <X> T_10_12.lc_trk_g3_5
 (16 14)  (508 206)  (508 206)  routing T_10_12.sp4_v_t_32 <X> T_10_12.lc_trk_g3_5
 (17 14)  (509 206)  (509 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (514 206)  (514 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (515 206)  (515 206)  routing T_10_12.sp4_h_r_31 <X> T_10_12.lc_trk_g3_7
 (24 14)  (516 206)  (516 206)  routing T_10_12.sp4_h_r_31 <X> T_10_12.lc_trk_g3_7
 (25 14)  (517 206)  (517 206)  routing T_10_12.sp4_h_r_38 <X> T_10_12.lc_trk_g3_6
 (0 15)  (492 207)  (492 207)  routing T_10_12.glb_netwk_6 <X> T_10_12.wire_logic_cluster/lc_7/s_r
 (21 15)  (513 207)  (513 207)  routing T_10_12.sp4_h_r_31 <X> T_10_12.lc_trk_g3_7
 (22 15)  (514 207)  (514 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (515 207)  (515 207)  routing T_10_12.sp4_h_r_38 <X> T_10_12.lc_trk_g3_6
 (24 15)  (516 207)  (516 207)  routing T_10_12.sp4_h_r_38 <X> T_10_12.lc_trk_g3_6


LogicTile_11_12

 (26 0)  (572 192)  (572 192)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 192)  (574 192)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 192)  (575 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 192)  (576 192)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 192)  (577 192)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 192)  (578 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 192)  (579 192)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 192)  (581 192)  routing T_11_12.lc_trk_g0_4 <X> T_11_12.input_2_0
 (37 0)  (583 192)  (583 192)  LC_0 Logic Functioning bit
 (39 0)  (585 192)  (585 192)  LC_0 Logic Functioning bit
 (40 0)  (586 192)  (586 192)  LC_0 Logic Functioning bit
 (41 0)  (587 192)  (587 192)  LC_0 Logic Functioning bit
 (42 0)  (588 192)  (588 192)  LC_0 Logic Functioning bit
 (52 0)  (598 192)  (598 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (8 1)  (554 193)  (554 193)  routing T_11_12.sp4_h_r_1 <X> T_11_12.sp4_v_b_1
 (27 1)  (573 193)  (573 193)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 193)  (574 193)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 193)  (575 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 193)  (577 193)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 193)  (578 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (38 1)  (584 193)  (584 193)  LC_0 Logic Functioning bit
 (40 1)  (586 193)  (586 193)  LC_0 Logic Functioning bit
 (41 1)  (587 193)  (587 193)  LC_0 Logic Functioning bit
 (42 1)  (588 193)  (588 193)  LC_0 Logic Functioning bit
 (1 2)  (547 194)  (547 194)  routing T_11_12.glb_netwk_5 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (2 2)  (548 194)  (548 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (25 2)  (571 194)  (571 194)  routing T_11_12.sp4_h_l_11 <X> T_11_12.lc_trk_g0_6
 (26 2)  (572 194)  (572 194)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 194)  (573 194)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 194)  (574 194)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 194)  (575 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 194)  (577 194)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 194)  (578 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 194)  (579 194)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 194)  (581 194)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.input_2_1
 (37 2)  (583 194)  (583 194)  LC_1 Logic Functioning bit
 (39 2)  (585 194)  (585 194)  LC_1 Logic Functioning bit
 (40 2)  (586 194)  (586 194)  LC_1 Logic Functioning bit
 (41 2)  (587 194)  (587 194)  LC_1 Logic Functioning bit
 (42 2)  (588 194)  (588 194)  LC_1 Logic Functioning bit
 (0 3)  (546 195)  (546 195)  routing T_11_12.glb_netwk_5 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (15 3)  (561 195)  (561 195)  routing T_11_12.sp4_v_t_9 <X> T_11_12.lc_trk_g0_4
 (16 3)  (562 195)  (562 195)  routing T_11_12.sp4_v_t_9 <X> T_11_12.lc_trk_g0_4
 (17 3)  (563 195)  (563 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (568 195)  (568 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (569 195)  (569 195)  routing T_11_12.sp4_h_l_11 <X> T_11_12.lc_trk_g0_6
 (24 3)  (570 195)  (570 195)  routing T_11_12.sp4_h_l_11 <X> T_11_12.lc_trk_g0_6
 (25 3)  (571 195)  (571 195)  routing T_11_12.sp4_h_l_11 <X> T_11_12.lc_trk_g0_6
 (26 3)  (572 195)  (572 195)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 195)  (574 195)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 195)  (575 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 195)  (577 195)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 195)  (578 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (579 195)  (579 195)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.input_2_1
 (38 3)  (584 195)  (584 195)  LC_1 Logic Functioning bit
 (40 3)  (586 195)  (586 195)  LC_1 Logic Functioning bit
 (41 3)  (587 195)  (587 195)  LC_1 Logic Functioning bit
 (42 3)  (588 195)  (588 195)  LC_1 Logic Functioning bit
 (48 3)  (594 195)  (594 195)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (546 196)  (546 196)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (1 4)  (547 196)  (547 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (3 4)  (549 196)  (549 196)  routing T_11_12.sp12_v_t_23 <X> T_11_12.sp12_h_r_0
 (15 4)  (561 196)  (561 196)  routing T_11_12.sp4_h_l_4 <X> T_11_12.lc_trk_g1_1
 (16 4)  (562 196)  (562 196)  routing T_11_12.sp4_h_l_4 <X> T_11_12.lc_trk_g1_1
 (17 4)  (563 196)  (563 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (564 196)  (564 196)  routing T_11_12.sp4_h_l_4 <X> T_11_12.lc_trk_g1_1
 (26 4)  (572 196)  (572 196)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 196)  (574 196)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 196)  (575 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 196)  (576 196)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 196)  (577 196)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 196)  (578 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 196)  (579 196)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (37 4)  (583 196)  (583 196)  LC_2 Logic Functioning bit
 (39 4)  (585 196)  (585 196)  LC_2 Logic Functioning bit
 (40 4)  (586 196)  (586 196)  LC_2 Logic Functioning bit
 (41 4)  (587 196)  (587 196)  LC_2 Logic Functioning bit
 (42 4)  (588 196)  (588 196)  LC_2 Logic Functioning bit
 (53 4)  (599 196)  (599 196)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (546 197)  (546 197)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (1 5)  (547 197)  (547 197)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (4 5)  (550 197)  (550 197)  routing T_11_12.sp4_h_l_42 <X> T_11_12.sp4_h_r_3
 (6 5)  (552 197)  (552 197)  routing T_11_12.sp4_h_l_42 <X> T_11_12.sp4_h_r_3
 (12 5)  (558 197)  (558 197)  routing T_11_12.sp4_h_r_5 <X> T_11_12.sp4_v_b_5
 (18 5)  (564 197)  (564 197)  routing T_11_12.sp4_h_l_4 <X> T_11_12.lc_trk_g1_1
 (26 5)  (572 197)  (572 197)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 197)  (573 197)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 197)  (574 197)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 197)  (575 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 197)  (577 197)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 197)  (578 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (580 197)  (580 197)  routing T_11_12.lc_trk_g1_1 <X> T_11_12.input_2_2
 (38 5)  (584 197)  (584 197)  LC_2 Logic Functioning bit
 (40 5)  (586 197)  (586 197)  LC_2 Logic Functioning bit
 (41 5)  (587 197)  (587 197)  LC_2 Logic Functioning bit
 (42 5)  (588 197)  (588 197)  LC_2 Logic Functioning bit
 (5 6)  (551 198)  (551 198)  routing T_11_12.sp4_h_r_0 <X> T_11_12.sp4_h_l_38
 (8 6)  (554 198)  (554 198)  routing T_11_12.sp4_h_r_8 <X> T_11_12.sp4_h_l_41
 (10 6)  (556 198)  (556 198)  routing T_11_12.sp4_h_r_8 <X> T_11_12.sp4_h_l_41
 (4 7)  (550 199)  (550 199)  routing T_11_12.sp4_h_r_0 <X> T_11_12.sp4_h_l_38
 (21 8)  (567 200)  (567 200)  routing T_11_12.sp4_v_t_14 <X> T_11_12.lc_trk_g2_3
 (22 8)  (568 200)  (568 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (569 200)  (569 200)  routing T_11_12.sp4_v_t_14 <X> T_11_12.lc_trk_g2_3
 (32 8)  (578 200)  (578 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 200)  (579 200)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 200)  (582 200)  LC_4 Logic Functioning bit
 (37 8)  (583 200)  (583 200)  LC_4 Logic Functioning bit
 (38 8)  (584 200)  (584 200)  LC_4 Logic Functioning bit
 (39 8)  (585 200)  (585 200)  LC_4 Logic Functioning bit
 (45 8)  (591 200)  (591 200)  LC_4 Logic Functioning bit
 (12 9)  (558 201)  (558 201)  routing T_11_12.sp4_h_r_8 <X> T_11_12.sp4_v_b_8
 (15 9)  (561 201)  (561 201)  routing T_11_12.sp4_v_t_29 <X> T_11_12.lc_trk_g2_0
 (16 9)  (562 201)  (562 201)  routing T_11_12.sp4_v_t_29 <X> T_11_12.lc_trk_g2_0
 (17 9)  (563 201)  (563 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (568 201)  (568 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (569 201)  (569 201)  routing T_11_12.sp4_v_b_42 <X> T_11_12.lc_trk_g2_2
 (24 9)  (570 201)  (570 201)  routing T_11_12.sp4_v_b_42 <X> T_11_12.lc_trk_g2_2
 (31 9)  (577 201)  (577 201)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 201)  (582 201)  LC_4 Logic Functioning bit
 (37 9)  (583 201)  (583 201)  LC_4 Logic Functioning bit
 (38 9)  (584 201)  (584 201)  LC_4 Logic Functioning bit
 (39 9)  (585 201)  (585 201)  LC_4 Logic Functioning bit
 (45 9)  (591 201)  (591 201)  LC_4 Logic Functioning bit
 (15 10)  (561 202)  (561 202)  routing T_11_12.rgt_op_5 <X> T_11_12.lc_trk_g2_5
 (17 10)  (563 202)  (563 202)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (564 202)  (564 202)  routing T_11_12.rgt_op_5 <X> T_11_12.lc_trk_g2_5
 (21 10)  (567 202)  (567 202)  routing T_11_12.rgt_op_7 <X> T_11_12.lc_trk_g2_7
 (22 10)  (568 202)  (568 202)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (570 202)  (570 202)  routing T_11_12.rgt_op_7 <X> T_11_12.lc_trk_g2_7
 (25 10)  (571 202)  (571 202)  routing T_11_12.sp4_h_r_46 <X> T_11_12.lc_trk_g2_6
 (26 10)  (572 202)  (572 202)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 202)  (575 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 202)  (576 202)  routing T_11_12.lc_trk_g0_6 <X> T_11_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 202)  (578 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 202)  (579 202)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 202)  (581 202)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.input_2_5
 (37 10)  (583 202)  (583 202)  LC_5 Logic Functioning bit
 (39 10)  (585 202)  (585 202)  LC_5 Logic Functioning bit
 (40 10)  (586 202)  (586 202)  LC_5 Logic Functioning bit
 (41 10)  (587 202)  (587 202)  LC_5 Logic Functioning bit
 (42 10)  (588 202)  (588 202)  LC_5 Logic Functioning bit
 (14 11)  (560 203)  (560 203)  routing T_11_12.sp4_h_l_17 <X> T_11_12.lc_trk_g2_4
 (15 11)  (561 203)  (561 203)  routing T_11_12.sp4_h_l_17 <X> T_11_12.lc_trk_g2_4
 (16 11)  (562 203)  (562 203)  routing T_11_12.sp4_h_l_17 <X> T_11_12.lc_trk_g2_4
 (17 11)  (563 203)  (563 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (568 203)  (568 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (569 203)  (569 203)  routing T_11_12.sp4_h_r_46 <X> T_11_12.lc_trk_g2_6
 (24 11)  (570 203)  (570 203)  routing T_11_12.sp4_h_r_46 <X> T_11_12.lc_trk_g2_6
 (25 11)  (571 203)  (571 203)  routing T_11_12.sp4_h_r_46 <X> T_11_12.lc_trk_g2_6
 (26 11)  (572 203)  (572 203)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 203)  (574 203)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 203)  (575 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 203)  (576 203)  routing T_11_12.lc_trk_g0_6 <X> T_11_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 203)  (577 203)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 203)  (578 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (579 203)  (579 203)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.input_2_5
 (38 11)  (584 203)  (584 203)  LC_5 Logic Functioning bit
 (40 11)  (586 203)  (586 203)  LC_5 Logic Functioning bit
 (41 11)  (587 203)  (587 203)  LC_5 Logic Functioning bit
 (42 11)  (588 203)  (588 203)  LC_5 Logic Functioning bit
 (52 11)  (598 203)  (598 203)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (8 12)  (554 204)  (554 204)  routing T_11_12.sp4_v_b_10 <X> T_11_12.sp4_h_r_10
 (9 12)  (555 204)  (555 204)  routing T_11_12.sp4_v_b_10 <X> T_11_12.sp4_h_r_10
 (15 12)  (561 204)  (561 204)  routing T_11_12.sp4_v_t_28 <X> T_11_12.lc_trk_g3_1
 (16 12)  (562 204)  (562 204)  routing T_11_12.sp4_v_t_28 <X> T_11_12.lc_trk_g3_1
 (17 12)  (563 204)  (563 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (568 204)  (568 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (569 204)  (569 204)  routing T_11_12.sp4_v_t_30 <X> T_11_12.lc_trk_g3_3
 (24 12)  (570 204)  (570 204)  routing T_11_12.sp4_v_t_30 <X> T_11_12.lc_trk_g3_3
 (26 12)  (572 204)  (572 204)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 204)  (574 204)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 204)  (575 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 204)  (576 204)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 204)  (577 204)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 204)  (578 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 204)  (579 204)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (37 12)  (583 204)  (583 204)  LC_6 Logic Functioning bit
 (39 12)  (585 204)  (585 204)  LC_6 Logic Functioning bit
 (40 12)  (586 204)  (586 204)  LC_6 Logic Functioning bit
 (41 12)  (587 204)  (587 204)  LC_6 Logic Functioning bit
 (42 12)  (588 204)  (588 204)  LC_6 Logic Functioning bit
 (28 13)  (574 205)  (574 205)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 205)  (575 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 205)  (577 205)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 205)  (578 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (579 205)  (579 205)  routing T_11_12.lc_trk_g2_0 <X> T_11_12.input_2_6
 (38 13)  (584 205)  (584 205)  LC_6 Logic Functioning bit
 (40 13)  (586 205)  (586 205)  LC_6 Logic Functioning bit
 (41 13)  (587 205)  (587 205)  LC_6 Logic Functioning bit
 (42 13)  (588 205)  (588 205)  LC_6 Logic Functioning bit
 (0 14)  (546 206)  (546 206)  routing T_11_12.glb_netwk_6 <X> T_11_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 206)  (547 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (563 206)  (563 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (567 206)  (567 206)  routing T_11_12.sp4_h_r_39 <X> T_11_12.lc_trk_g3_7
 (22 14)  (568 206)  (568 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (569 206)  (569 206)  routing T_11_12.sp4_h_r_39 <X> T_11_12.lc_trk_g3_7
 (24 14)  (570 206)  (570 206)  routing T_11_12.sp4_h_r_39 <X> T_11_12.lc_trk_g3_7
 (0 15)  (546 207)  (546 207)  routing T_11_12.glb_netwk_6 <X> T_11_12.wire_logic_cluster/lc_7/s_r
 (18 15)  (564 207)  (564 207)  routing T_11_12.sp4_r_v_b_45 <X> T_11_12.lc_trk_g3_5


LogicTile_12_12

 (15 0)  (615 192)  (615 192)  routing T_12_12.sp4_h_l_4 <X> T_12_12.lc_trk_g0_1
 (16 0)  (616 192)  (616 192)  routing T_12_12.sp4_h_l_4 <X> T_12_12.lc_trk_g0_1
 (17 0)  (617 192)  (617 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (618 192)  (618 192)  routing T_12_12.sp4_h_l_4 <X> T_12_12.lc_trk_g0_1
 (18 1)  (618 193)  (618 193)  routing T_12_12.sp4_h_l_4 <X> T_12_12.lc_trk_g0_1
 (4 2)  (604 194)  (604 194)  routing T_12_12.sp4_h_r_0 <X> T_12_12.sp4_v_t_37
 (8 2)  (608 194)  (608 194)  routing T_12_12.sp4_h_r_5 <X> T_12_12.sp4_h_l_36
 (10 2)  (610 194)  (610 194)  routing T_12_12.sp4_h_r_5 <X> T_12_12.sp4_h_l_36
 (11 2)  (611 194)  (611 194)  routing T_12_12.sp4_h_l_44 <X> T_12_12.sp4_v_t_39
 (14 2)  (614 194)  (614 194)  routing T_12_12.sp4_h_l_9 <X> T_12_12.lc_trk_g0_4
 (26 2)  (626 194)  (626 194)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_1/in_0
 (28 2)  (628 194)  (628 194)  routing T_12_12.lc_trk_g2_0 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 194)  (629 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 194)  (631 194)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 194)  (632 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 194)  (633 194)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (40 2)  (640 194)  (640 194)  LC_1 Logic Functioning bit
 (42 2)  (642 194)  (642 194)  LC_1 Logic Functioning bit
 (5 3)  (605 195)  (605 195)  routing T_12_12.sp4_h_r_0 <X> T_12_12.sp4_v_t_37
 (14 3)  (614 195)  (614 195)  routing T_12_12.sp4_h_l_9 <X> T_12_12.lc_trk_g0_4
 (15 3)  (615 195)  (615 195)  routing T_12_12.sp4_h_l_9 <X> T_12_12.lc_trk_g0_4
 (16 3)  (616 195)  (616 195)  routing T_12_12.sp4_h_l_9 <X> T_12_12.lc_trk_g0_4
 (17 3)  (617 195)  (617 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (622 195)  (622 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (625 195)  (625 195)  routing T_12_12.sp4_r_v_b_30 <X> T_12_12.lc_trk_g0_6
 (26 3)  (626 195)  (626 195)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 195)  (628 195)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 195)  (629 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (40 3)  (640 195)  (640 195)  LC_1 Logic Functioning bit
 (41 3)  (641 195)  (641 195)  LC_1 Logic Functioning bit
 (42 3)  (642 195)  (642 195)  LC_1 Logic Functioning bit
 (43 3)  (643 195)  (643 195)  LC_1 Logic Functioning bit
 (8 4)  (608 196)  (608 196)  routing T_12_12.sp4_h_l_41 <X> T_12_12.sp4_h_r_4
 (13 4)  (613 196)  (613 196)  routing T_12_12.sp4_v_t_40 <X> T_12_12.sp4_v_b_5
 (16 4)  (616 196)  (616 196)  routing T_12_12.sp12_h_r_9 <X> T_12_12.lc_trk_g1_1
 (17 4)  (617 196)  (617 196)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (22 4)  (622 196)  (622 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (623 196)  (623 196)  routing T_12_12.sp4_v_b_19 <X> T_12_12.lc_trk_g1_3
 (24 4)  (624 196)  (624 196)  routing T_12_12.sp4_v_b_19 <X> T_12_12.lc_trk_g1_3
 (26 4)  (626 196)  (626 196)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 196)  (629 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 196)  (631 196)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 196)  (632 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 196)  (634 196)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 196)  (635 196)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.input_2_2
 (37 4)  (637 196)  (637 196)  LC_2 Logic Functioning bit
 (39 4)  (639 196)  (639 196)  LC_2 Logic Functioning bit
 (40 4)  (640 196)  (640 196)  LC_2 Logic Functioning bit
 (41 4)  (641 196)  (641 196)  LC_2 Logic Functioning bit
 (42 4)  (642 196)  (642 196)  LC_2 Logic Functioning bit
 (14 5)  (614 197)  (614 197)  routing T_12_12.sp4_r_v_b_24 <X> T_12_12.lc_trk_g1_0
 (17 5)  (617 197)  (617 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (26 5)  (626 197)  (626 197)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 197)  (629 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 197)  (631 197)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 197)  (632 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (633 197)  (633 197)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.input_2_2
 (35 5)  (635 197)  (635 197)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.input_2_2
 (38 5)  (638 197)  (638 197)  LC_2 Logic Functioning bit
 (40 5)  (640 197)  (640 197)  LC_2 Logic Functioning bit
 (41 5)  (641 197)  (641 197)  LC_2 Logic Functioning bit
 (42 5)  (642 197)  (642 197)  LC_2 Logic Functioning bit
 (6 6)  (606 198)  (606 198)  routing T_12_12.sp4_h_l_47 <X> T_12_12.sp4_v_t_38
 (16 6)  (616 198)  (616 198)  routing T_12_12.sp4_v_b_13 <X> T_12_12.lc_trk_g1_5
 (17 6)  (617 198)  (617 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (618 198)  (618 198)  routing T_12_12.sp4_v_b_13 <X> T_12_12.lc_trk_g1_5
 (25 6)  (625 198)  (625 198)  routing T_12_12.sp4_h_l_11 <X> T_12_12.lc_trk_g1_6
 (27 6)  (627 198)  (627 198)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 198)  (628 198)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 198)  (629 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 198)  (632 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 198)  (634 198)  routing T_12_12.lc_trk_g1_1 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (43 6)  (643 198)  (643 198)  LC_3 Logic Functioning bit
 (50 6)  (650 198)  (650 198)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (651 198)  (651 198)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (14 7)  (614 199)  (614 199)  routing T_12_12.sp4_h_r_4 <X> T_12_12.lc_trk_g1_4
 (15 7)  (615 199)  (615 199)  routing T_12_12.sp4_h_r_4 <X> T_12_12.lc_trk_g1_4
 (16 7)  (616 199)  (616 199)  routing T_12_12.sp4_h_r_4 <X> T_12_12.lc_trk_g1_4
 (17 7)  (617 199)  (617 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (618 199)  (618 199)  routing T_12_12.sp4_v_b_13 <X> T_12_12.lc_trk_g1_5
 (22 7)  (622 199)  (622 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (623 199)  (623 199)  routing T_12_12.sp4_h_l_11 <X> T_12_12.lc_trk_g1_6
 (24 7)  (624 199)  (624 199)  routing T_12_12.sp4_h_l_11 <X> T_12_12.lc_trk_g1_6
 (25 7)  (625 199)  (625 199)  routing T_12_12.sp4_h_l_11 <X> T_12_12.lc_trk_g1_6
 (26 7)  (626 199)  (626 199)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 199)  (627 199)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 199)  (628 199)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 199)  (629 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (636 199)  (636 199)  LC_3 Logic Functioning bit
 (43 7)  (643 199)  (643 199)  LC_3 Logic Functioning bit
 (14 8)  (614 200)  (614 200)  routing T_12_12.sp4_h_l_21 <X> T_12_12.lc_trk_g2_0
 (26 8)  (626 200)  (626 200)  routing T_12_12.lc_trk_g0_4 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 200)  (634 200)  routing T_12_12.lc_trk_g1_0 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 200)  (635 200)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.input_2_4
 (37 8)  (637 200)  (637 200)  LC_4 Logic Functioning bit
 (39 8)  (639 200)  (639 200)  LC_4 Logic Functioning bit
 (40 8)  (640 200)  (640 200)  LC_4 Logic Functioning bit
 (15 9)  (615 201)  (615 201)  routing T_12_12.sp4_h_l_21 <X> T_12_12.lc_trk_g2_0
 (16 9)  (616 201)  (616 201)  routing T_12_12.sp4_h_l_21 <X> T_12_12.lc_trk_g2_0
 (17 9)  (617 201)  (617 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (29 9)  (629 201)  (629 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 201)  (632 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (633 201)  (633 201)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.input_2_4
 (36 9)  (636 201)  (636 201)  LC_4 Logic Functioning bit
 (38 9)  (638 201)  (638 201)  LC_4 Logic Functioning bit
 (41 9)  (641 201)  (641 201)  LC_4 Logic Functioning bit
 (53 9)  (653 201)  (653 201)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (8 10)  (608 202)  (608 202)  routing T_12_12.sp4_h_r_7 <X> T_12_12.sp4_h_l_42
 (22 10)  (622 202)  (622 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (623 202)  (623 202)  routing T_12_12.sp4_v_b_47 <X> T_12_12.lc_trk_g2_7
 (24 10)  (624 202)  (624 202)  routing T_12_12.sp4_v_b_47 <X> T_12_12.lc_trk_g2_7
 (28 10)  (628 202)  (628 202)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 202)  (629 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 202)  (630 202)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 202)  (631 202)  routing T_12_12.lc_trk_g0_4 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 202)  (632 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (41 10)  (641 202)  (641 202)  LC_5 Logic Functioning bit
 (43 10)  (643 202)  (643 202)  LC_5 Logic Functioning bit
 (46 10)  (646 202)  (646 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (647 202)  (647 202)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (648 202)  (648 202)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (53 10)  (653 202)  (653 202)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (614 203)  (614 203)  routing T_12_12.sp4_r_v_b_36 <X> T_12_12.lc_trk_g2_4
 (17 11)  (617 203)  (617 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (622 203)  (622 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (623 203)  (623 203)  routing T_12_12.sp4_v_b_46 <X> T_12_12.lc_trk_g2_6
 (24 11)  (624 203)  (624 203)  routing T_12_12.sp4_v_b_46 <X> T_12_12.lc_trk_g2_6
 (41 11)  (641 203)  (641 203)  LC_5 Logic Functioning bit
 (43 11)  (643 203)  (643 203)  LC_5 Logic Functioning bit
 (12 12)  (612 204)  (612 204)  routing T_12_12.sp4_h_l_45 <X> T_12_12.sp4_h_r_11
 (17 12)  (617 204)  (617 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 204)  (618 204)  routing T_12_12.wire_logic_cluster/lc_1/out <X> T_12_12.lc_trk_g3_1
 (26 12)  (626 204)  (626 204)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 204)  (629 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 204)  (631 204)  routing T_12_12.lc_trk_g1_4 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 204)  (632 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 204)  (634 204)  routing T_12_12.lc_trk_g1_4 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 204)  (636 204)  LC_6 Logic Functioning bit
 (47 12)  (647 204)  (647 204)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (3 13)  (603 205)  (603 205)  routing T_12_12.sp12_h_l_22 <X> T_12_12.sp12_h_r_1
 (9 13)  (609 205)  (609 205)  routing T_12_12.sp4_v_t_47 <X> T_12_12.sp4_v_b_10
 (13 13)  (613 205)  (613 205)  routing T_12_12.sp4_h_l_45 <X> T_12_12.sp4_h_r_11
 (22 13)  (622 205)  (622 205)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (623 205)  (623 205)  routing T_12_12.sp12_v_t_9 <X> T_12_12.lc_trk_g3_2
 (27 13)  (627 205)  (627 205)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 205)  (629 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (632 205)  (632 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (634 205)  (634 205)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.input_2_6
 (35 13)  (635 205)  (635 205)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.input_2_6
 (4 14)  (604 206)  (604 206)  routing T_12_12.sp4_h_r_9 <X> T_12_12.sp4_v_t_44
 (27 14)  (627 206)  (627 206)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 206)  (629 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 206)  (631 206)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 206)  (632 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 206)  (634 206)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 206)  (636 206)  LC_7 Logic Functioning bit
 (38 14)  (638 206)  (638 206)  LC_7 Logic Functioning bit
 (52 14)  (652 206)  (652 206)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (5 15)  (605 207)  (605 207)  routing T_12_12.sp4_h_r_9 <X> T_12_12.sp4_v_t_44
 (29 15)  (629 207)  (629 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 207)  (630 207)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (47 15)  (647 207)  (647 207)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (48 15)  (648 207)  (648 207)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (651 207)  (651 207)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_13_12

 (4 0)  (658 192)  (658 192)  routing T_13_12.sp4_h_l_43 <X> T_13_12.sp4_v_b_0
 (6 0)  (660 192)  (660 192)  routing T_13_12.sp4_h_l_43 <X> T_13_12.sp4_v_b_0
 (13 0)  (667 192)  (667 192)  routing T_13_12.sp4_v_t_39 <X> T_13_12.sp4_v_b_2
 (14 0)  (668 192)  (668 192)  routing T_13_12.sp4_h_r_8 <X> T_13_12.lc_trk_g0_0
 (15 0)  (669 192)  (669 192)  routing T_13_12.sp4_v_b_17 <X> T_13_12.lc_trk_g0_1
 (16 0)  (670 192)  (670 192)  routing T_13_12.sp4_v_b_17 <X> T_13_12.lc_trk_g0_1
 (17 0)  (671 192)  (671 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (676 192)  (676 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (677 192)  (677 192)  routing T_13_12.sp4_v_b_19 <X> T_13_12.lc_trk_g0_3
 (24 0)  (678 192)  (678 192)  routing T_13_12.sp4_v_b_19 <X> T_13_12.lc_trk_g0_3
 (26 0)  (680 192)  (680 192)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 192)  (681 192)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 192)  (683 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 192)  (684 192)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 192)  (687 192)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 192)  (688 192)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 192)  (690 192)  LC_0 Logic Functioning bit
 (38 0)  (692 192)  (692 192)  LC_0 Logic Functioning bit
 (40 0)  (694 192)  (694 192)  LC_0 Logic Functioning bit
 (41 0)  (695 192)  (695 192)  LC_0 Logic Functioning bit
 (43 0)  (697 192)  (697 192)  LC_0 Logic Functioning bit
 (5 1)  (659 193)  (659 193)  routing T_13_12.sp4_h_l_43 <X> T_13_12.sp4_v_b_0
 (8 1)  (662 193)  (662 193)  routing T_13_12.sp4_h_r_1 <X> T_13_12.sp4_v_b_1
 (15 1)  (669 193)  (669 193)  routing T_13_12.sp4_h_r_8 <X> T_13_12.lc_trk_g0_0
 (16 1)  (670 193)  (670 193)  routing T_13_12.sp4_h_r_8 <X> T_13_12.lc_trk_g0_0
 (17 1)  (671 193)  (671 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (26 1)  (680 193)  (680 193)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 193)  (681 193)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 193)  (682 193)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 193)  (683 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 193)  (684 193)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 193)  (685 193)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 193)  (686 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (687 193)  (687 193)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.input_2_0
 (35 1)  (689 193)  (689 193)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.input_2_0
 (39 1)  (693 193)  (693 193)  LC_0 Logic Functioning bit
 (40 1)  (694 193)  (694 193)  LC_0 Logic Functioning bit
 (41 1)  (695 193)  (695 193)  LC_0 Logic Functioning bit
 (43 1)  (697 193)  (697 193)  LC_0 Logic Functioning bit
 (1 2)  (655 194)  (655 194)  routing T_13_12.glb_netwk_5 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (3 2)  (657 194)  (657 194)  routing T_13_12.sp12_h_r_0 <X> T_13_12.sp12_h_l_23
 (14 2)  (668 194)  (668 194)  routing T_13_12.sp12_h_l_3 <X> T_13_12.lc_trk_g0_4
 (15 2)  (669 194)  (669 194)  routing T_13_12.sp4_h_r_13 <X> T_13_12.lc_trk_g0_5
 (16 2)  (670 194)  (670 194)  routing T_13_12.sp4_h_r_13 <X> T_13_12.lc_trk_g0_5
 (17 2)  (671 194)  (671 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (672 194)  (672 194)  routing T_13_12.sp4_h_r_13 <X> T_13_12.lc_trk_g0_5
 (29 2)  (683 194)  (683 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 194)  (685 194)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 194)  (687 194)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (38 2)  (692 194)  (692 194)  LC_1 Logic Functioning bit
 (39 2)  (693 194)  (693 194)  LC_1 Logic Functioning bit
 (40 2)  (694 194)  (694 194)  LC_1 Logic Functioning bit
 (41 2)  (695 194)  (695 194)  LC_1 Logic Functioning bit
 (42 2)  (696 194)  (696 194)  LC_1 Logic Functioning bit
 (43 2)  (697 194)  (697 194)  LC_1 Logic Functioning bit
 (50 2)  (704 194)  (704 194)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (654 195)  (654 195)  routing T_13_12.glb_netwk_5 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (3 3)  (657 195)  (657 195)  routing T_13_12.sp12_h_r_0 <X> T_13_12.sp12_h_l_23
 (14 3)  (668 195)  (668 195)  routing T_13_12.sp12_h_l_3 <X> T_13_12.lc_trk_g0_4
 (15 3)  (669 195)  (669 195)  routing T_13_12.sp12_h_l_3 <X> T_13_12.lc_trk_g0_4
 (17 3)  (671 195)  (671 195)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (22 3)  (676 195)  (676 195)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (677 195)  (677 195)  routing T_13_12.sp12_h_r_14 <X> T_13_12.lc_trk_g0_6
 (27 3)  (681 195)  (681 195)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 195)  (682 195)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 195)  (683 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 195)  (685 195)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 195)  (690 195)  LC_1 Logic Functioning bit
 (38 3)  (692 195)  (692 195)  LC_1 Logic Functioning bit
 (39 3)  (693 195)  (693 195)  LC_1 Logic Functioning bit
 (40 3)  (694 195)  (694 195)  LC_1 Logic Functioning bit
 (41 3)  (695 195)  (695 195)  LC_1 Logic Functioning bit
 (42 3)  (696 195)  (696 195)  LC_1 Logic Functioning bit
 (43 3)  (697 195)  (697 195)  LC_1 Logic Functioning bit
 (1 4)  (655 196)  (655 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (13 4)  (667 196)  (667 196)  routing T_13_12.sp4_v_t_40 <X> T_13_12.sp4_v_b_5
 (21 4)  (675 196)  (675 196)  routing T_13_12.sp4_h_r_19 <X> T_13_12.lc_trk_g1_3
 (22 4)  (676 196)  (676 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (677 196)  (677 196)  routing T_13_12.sp4_h_r_19 <X> T_13_12.lc_trk_g1_3
 (24 4)  (678 196)  (678 196)  routing T_13_12.sp4_h_r_19 <X> T_13_12.lc_trk_g1_3
 (28 4)  (682 196)  (682 196)  routing T_13_12.lc_trk_g2_3 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 196)  (683 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 196)  (686 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 196)  (688 196)  routing T_13_12.lc_trk_g1_0 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (41 4)  (695 196)  (695 196)  LC_2 Logic Functioning bit
 (43 4)  (697 196)  (697 196)  LC_2 Logic Functioning bit
 (45 4)  (699 196)  (699 196)  LC_2 Logic Functioning bit
 (46 4)  (700 196)  (700 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (654 197)  (654 197)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_7/cen
 (1 5)  (655 197)  (655 197)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_7/cen
 (15 5)  (669 197)  (669 197)  routing T_13_12.sp4_v_t_5 <X> T_13_12.lc_trk_g1_0
 (16 5)  (670 197)  (670 197)  routing T_13_12.sp4_v_t_5 <X> T_13_12.lc_trk_g1_0
 (17 5)  (671 197)  (671 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (675 197)  (675 197)  routing T_13_12.sp4_h_r_19 <X> T_13_12.lc_trk_g1_3
 (22 5)  (676 197)  (676 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (677 197)  (677 197)  routing T_13_12.sp4_h_r_2 <X> T_13_12.lc_trk_g1_2
 (24 5)  (678 197)  (678 197)  routing T_13_12.sp4_h_r_2 <X> T_13_12.lc_trk_g1_2
 (25 5)  (679 197)  (679 197)  routing T_13_12.sp4_h_r_2 <X> T_13_12.lc_trk_g1_2
 (30 5)  (684 197)  (684 197)  routing T_13_12.lc_trk_g2_3 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (41 5)  (695 197)  (695 197)  LC_2 Logic Functioning bit
 (43 5)  (697 197)  (697 197)  LC_2 Logic Functioning bit
 (45 5)  (699 197)  (699 197)  LC_2 Logic Functioning bit
 (4 6)  (658 198)  (658 198)  routing T_13_12.sp4_h_r_3 <X> T_13_12.sp4_v_t_38
 (17 6)  (671 198)  (671 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 198)  (672 198)  routing T_13_12.wire_logic_cluster/lc_5/out <X> T_13_12.lc_trk_g1_5
 (19 6)  (673 198)  (673 198)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (26 6)  (680 198)  (680 198)  routing T_13_12.lc_trk_g0_5 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 198)  (683 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 198)  (685 198)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 198)  (686 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 198)  (687 198)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 198)  (688 198)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 198)  (690 198)  LC_3 Logic Functioning bit
 (37 6)  (691 198)  (691 198)  LC_3 Logic Functioning bit
 (39 6)  (693 198)  (693 198)  LC_3 Logic Functioning bit
 (40 6)  (694 198)  (694 198)  LC_3 Logic Functioning bit
 (42 6)  (696 198)  (696 198)  LC_3 Logic Functioning bit
 (5 7)  (659 199)  (659 199)  routing T_13_12.sp4_h_r_3 <X> T_13_12.sp4_v_t_38
 (11 7)  (665 199)  (665 199)  routing T_13_12.sp4_h_r_5 <X> T_13_12.sp4_h_l_40
 (22 7)  (676 199)  (676 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (679 199)  (679 199)  routing T_13_12.sp4_r_v_b_30 <X> T_13_12.lc_trk_g1_6
 (29 7)  (683 199)  (683 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (686 199)  (686 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (690 199)  (690 199)  LC_3 Logic Functioning bit
 (37 7)  (691 199)  (691 199)  LC_3 Logic Functioning bit
 (38 7)  (692 199)  (692 199)  LC_3 Logic Functioning bit
 (42 7)  (696 199)  (696 199)  LC_3 Logic Functioning bit
 (4 8)  (658 200)  (658 200)  routing T_13_12.sp4_v_t_47 <X> T_13_12.sp4_v_b_6
 (6 8)  (660 200)  (660 200)  routing T_13_12.sp4_v_t_47 <X> T_13_12.sp4_v_b_6
 (22 8)  (676 200)  (676 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (679 200)  (679 200)  routing T_13_12.sp12_v_t_1 <X> T_13_12.lc_trk_g2_2
 (26 8)  (680 200)  (680 200)  routing T_13_12.lc_trk_g0_4 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 200)  (682 200)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 200)  (683 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 200)  (684 200)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 200)  (686 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 200)  (687 200)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 200)  (688 200)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 200)  (691 200)  LC_4 Logic Functioning bit
 (38 8)  (692 200)  (692 200)  LC_4 Logic Functioning bit
 (39 8)  (693 200)  (693 200)  LC_4 Logic Functioning bit
 (40 8)  (694 200)  (694 200)  LC_4 Logic Functioning bit
 (41 8)  (695 200)  (695 200)  LC_4 Logic Functioning bit
 (42 8)  (696 200)  (696 200)  LC_4 Logic Functioning bit
 (50 8)  (704 200)  (704 200)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (658 201)  (658 201)  routing T_13_12.sp4_v_t_36 <X> T_13_12.sp4_h_r_6
 (21 9)  (675 201)  (675 201)  routing T_13_12.sp4_r_v_b_35 <X> T_13_12.lc_trk_g2_3
 (22 9)  (676 201)  (676 201)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (678 201)  (678 201)  routing T_13_12.sp12_v_t_1 <X> T_13_12.lc_trk_g2_2
 (25 9)  (679 201)  (679 201)  routing T_13_12.sp12_v_t_1 <X> T_13_12.lc_trk_g2_2
 (29 9)  (683 201)  (683 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 201)  (684 201)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 201)  (685 201)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 201)  (690 201)  LC_4 Logic Functioning bit
 (37 9)  (691 201)  (691 201)  LC_4 Logic Functioning bit
 (38 9)  (692 201)  (692 201)  LC_4 Logic Functioning bit
 (39 9)  (693 201)  (693 201)  LC_4 Logic Functioning bit
 (40 9)  (694 201)  (694 201)  LC_4 Logic Functioning bit
 (41 9)  (695 201)  (695 201)  LC_4 Logic Functioning bit
 (42 9)  (696 201)  (696 201)  LC_4 Logic Functioning bit
 (12 10)  (666 202)  (666 202)  routing T_13_12.sp4_v_t_45 <X> T_13_12.sp4_h_l_45
 (21 10)  (675 202)  (675 202)  routing T_13_12.bnl_op_7 <X> T_13_12.lc_trk_g2_7
 (22 10)  (676 202)  (676 202)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (679 202)  (679 202)  routing T_13_12.bnl_op_6 <X> T_13_12.lc_trk_g2_6
 (31 10)  (685 202)  (685 202)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 202)  (686 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 202)  (688 202)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 202)  (690 202)  LC_5 Logic Functioning bit
 (37 10)  (691 202)  (691 202)  LC_5 Logic Functioning bit
 (39 10)  (693 202)  (693 202)  LC_5 Logic Functioning bit
 (43 10)  (697 202)  (697 202)  LC_5 Logic Functioning bit
 (50 10)  (704 202)  (704 202)  Cascade bit: LH_LC05_inmux02_5

 (11 11)  (665 203)  (665 203)  routing T_13_12.sp4_v_t_45 <X> T_13_12.sp4_h_l_45
 (21 11)  (675 203)  (675 203)  routing T_13_12.bnl_op_7 <X> T_13_12.lc_trk_g2_7
 (22 11)  (676 203)  (676 203)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (679 203)  (679 203)  routing T_13_12.bnl_op_6 <X> T_13_12.lc_trk_g2_6
 (26 11)  (680 203)  (680 203)  routing T_13_12.lc_trk_g0_3 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 203)  (683 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (690 203)  (690 203)  LC_5 Logic Functioning bit
 (37 11)  (691 203)  (691 203)  LC_5 Logic Functioning bit
 (38 11)  (692 203)  (692 203)  LC_5 Logic Functioning bit
 (42 11)  (696 203)  (696 203)  LC_5 Logic Functioning bit
 (51 11)  (705 203)  (705 203)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (3 12)  (657 204)  (657 204)  routing T_13_12.sp12_v_b_1 <X> T_13_12.sp12_h_r_1
 (4 12)  (658 204)  (658 204)  routing T_13_12.sp4_h_l_38 <X> T_13_12.sp4_v_b_9
 (6 12)  (660 204)  (660 204)  routing T_13_12.sp4_h_l_38 <X> T_13_12.sp4_v_b_9
 (9 12)  (663 204)  (663 204)  routing T_13_12.sp4_v_t_47 <X> T_13_12.sp4_h_r_10
 (13 12)  (667 204)  (667 204)  routing T_13_12.sp4_h_l_46 <X> T_13_12.sp4_v_b_11
 (25 12)  (679 204)  (679 204)  routing T_13_12.wire_logic_cluster/lc_2/out <X> T_13_12.lc_trk_g3_2
 (26 12)  (680 204)  (680 204)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 204)  (683 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 204)  (686 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 204)  (688 204)  routing T_13_12.lc_trk_g1_2 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 204)  (689 204)  routing T_13_12.lc_trk_g0_6 <X> T_13_12.input_2_6
 (36 12)  (690 204)  (690 204)  LC_6 Logic Functioning bit
 (38 12)  (692 204)  (692 204)  LC_6 Logic Functioning bit
 (40 12)  (694 204)  (694 204)  LC_6 Logic Functioning bit
 (41 12)  (695 204)  (695 204)  LC_6 Logic Functioning bit
 (43 12)  (697 204)  (697 204)  LC_6 Logic Functioning bit
 (51 12)  (705 204)  (705 204)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (3 13)  (657 205)  (657 205)  routing T_13_12.sp12_v_b_1 <X> T_13_12.sp12_h_r_1
 (4 13)  (658 205)  (658 205)  routing T_13_12.sp4_v_t_41 <X> T_13_12.sp4_h_r_9
 (5 13)  (659 205)  (659 205)  routing T_13_12.sp4_h_l_38 <X> T_13_12.sp4_v_b_9
 (10 13)  (664 205)  (664 205)  routing T_13_12.sp4_h_r_5 <X> T_13_12.sp4_v_b_10
 (12 13)  (666 205)  (666 205)  routing T_13_12.sp4_h_l_46 <X> T_13_12.sp4_v_b_11
 (14 13)  (668 205)  (668 205)  routing T_13_12.sp12_v_b_16 <X> T_13_12.lc_trk_g3_0
 (16 13)  (670 205)  (670 205)  routing T_13_12.sp12_v_b_16 <X> T_13_12.lc_trk_g3_0
 (17 13)  (671 205)  (671 205)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (676 205)  (676 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (681 205)  (681 205)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 205)  (682 205)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 205)  (683 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 205)  (685 205)  routing T_13_12.lc_trk_g1_2 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 205)  (686 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (689 205)  (689 205)  routing T_13_12.lc_trk_g0_6 <X> T_13_12.input_2_6
 (39 13)  (693 205)  (693 205)  LC_6 Logic Functioning bit
 (40 13)  (694 205)  (694 205)  LC_6 Logic Functioning bit
 (41 13)  (695 205)  (695 205)  LC_6 Logic Functioning bit
 (43 13)  (697 205)  (697 205)  LC_6 Logic Functioning bit
 (0 14)  (654 206)  (654 206)  routing T_13_12.glb_netwk_4 <X> T_13_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 206)  (655 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (2 14)  (656 206)  (656 206)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (5 14)  (659 206)  (659 206)  routing T_13_12.sp4_v_t_44 <X> T_13_12.sp4_h_l_44
 (10 14)  (664 206)  (664 206)  routing T_13_12.sp4_v_b_5 <X> T_13_12.sp4_h_l_47
 (11 14)  (665 206)  (665 206)  routing T_13_12.sp4_h_r_5 <X> T_13_12.sp4_v_t_46
 (13 14)  (667 206)  (667 206)  routing T_13_12.sp4_h_r_5 <X> T_13_12.sp4_v_t_46
 (16 14)  (670 206)  (670 206)  routing T_13_12.sp4_v_t_16 <X> T_13_12.lc_trk_g3_5
 (17 14)  (671 206)  (671 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (672 206)  (672 206)  routing T_13_12.sp4_v_t_16 <X> T_13_12.lc_trk_g3_5
 (21 14)  (675 206)  (675 206)  routing T_13_12.sp4_h_l_34 <X> T_13_12.lc_trk_g3_7
 (22 14)  (676 206)  (676 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (677 206)  (677 206)  routing T_13_12.sp4_h_l_34 <X> T_13_12.lc_trk_g3_7
 (24 14)  (678 206)  (678 206)  routing T_13_12.sp4_h_l_34 <X> T_13_12.lc_trk_g3_7
 (6 15)  (660 207)  (660 207)  routing T_13_12.sp4_v_t_44 <X> T_13_12.sp4_h_l_44
 (12 15)  (666 207)  (666 207)  routing T_13_12.sp4_h_r_5 <X> T_13_12.sp4_v_t_46
 (21 15)  (675 207)  (675 207)  routing T_13_12.sp4_h_l_34 <X> T_13_12.lc_trk_g3_7


LogicTile_14_12

 (4 0)  (712 192)  (712 192)  routing T_14_12.sp4_v_t_37 <X> T_14_12.sp4_v_b_0
 (9 0)  (717 192)  (717 192)  routing T_14_12.sp4_v_t_36 <X> T_14_12.sp4_h_r_1
 (21 0)  (729 192)  (729 192)  routing T_14_12.sp4_v_b_3 <X> T_14_12.lc_trk_g0_3
 (22 0)  (730 192)  (730 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (731 192)  (731 192)  routing T_14_12.sp4_v_b_3 <X> T_14_12.lc_trk_g0_3
 (28 0)  (736 192)  (736 192)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 192)  (738 192)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 192)  (739 192)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 192)  (741 192)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (41 0)  (749 192)  (749 192)  LC_0 Logic Functioning bit
 (43 0)  (751 192)  (751 192)  LC_0 Logic Functioning bit
 (45 0)  (753 192)  (753 192)  LC_0 Logic Functioning bit
 (8 1)  (716 193)  (716 193)  routing T_14_12.sp4_h_l_42 <X> T_14_12.sp4_v_b_1
 (9 1)  (717 193)  (717 193)  routing T_14_12.sp4_h_l_42 <X> T_14_12.sp4_v_b_1
 (10 1)  (718 193)  (718 193)  routing T_14_12.sp4_h_l_42 <X> T_14_12.sp4_v_b_1
 (22 1)  (730 193)  (730 193)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (731 193)  (731 193)  routing T_14_12.sp12_h_l_17 <X> T_14_12.lc_trk_g0_2
 (25 1)  (733 193)  (733 193)  routing T_14_12.sp12_h_l_17 <X> T_14_12.lc_trk_g0_2
 (31 1)  (739 193)  (739 193)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (41 1)  (749 193)  (749 193)  LC_0 Logic Functioning bit
 (43 1)  (751 193)  (751 193)  LC_0 Logic Functioning bit
 (45 1)  (753 193)  (753 193)  LC_0 Logic Functioning bit
 (47 1)  (755 193)  (755 193)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (756 193)  (756 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (709 194)  (709 194)  routing T_14_12.glb_netwk_5 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (722 194)  (722 194)  routing T_14_12.sp4_v_b_4 <X> T_14_12.lc_trk_g0_4
 (26 2)  (734 194)  (734 194)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (31 2)  (739 194)  (739 194)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 194)  (742 194)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 194)  (745 194)  LC_1 Logic Functioning bit
 (39 2)  (747 194)  (747 194)  LC_1 Logic Functioning bit
 (45 2)  (753 194)  (753 194)  LC_1 Logic Functioning bit
 (46 2)  (754 194)  (754 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (755 194)  (755 194)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (708 195)  (708 195)  routing T_14_12.glb_netwk_5 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (16 3)  (724 195)  (724 195)  routing T_14_12.sp4_v_b_4 <X> T_14_12.lc_trk_g0_4
 (17 3)  (725 195)  (725 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (26 3)  (734 195)  (734 195)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 195)  (736 195)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 195)  (737 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 195)  (739 195)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 195)  (744 195)  LC_1 Logic Functioning bit
 (38 3)  (746 195)  (746 195)  LC_1 Logic Functioning bit
 (45 3)  (753 195)  (753 195)  LC_1 Logic Functioning bit
 (0 4)  (708 196)  (708 196)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (1 4)  (709 196)  (709 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (31 4)  (739 196)  (739 196)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 196)  (740 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 196)  (741 196)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (41 4)  (749 196)  (749 196)  LC_2 Logic Functioning bit
 (43 4)  (751 196)  (751 196)  LC_2 Logic Functioning bit
 (45 4)  (753 196)  (753 196)  LC_2 Logic Functioning bit
 (1 5)  (709 197)  (709 197)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (3 5)  (711 197)  (711 197)  routing T_14_12.sp12_h_l_23 <X> T_14_12.sp12_h_r_0
 (9 5)  (717 197)  (717 197)  routing T_14_12.sp4_v_t_41 <X> T_14_12.sp4_v_b_4
 (28 5)  (736 197)  (736 197)  routing T_14_12.lc_trk_g2_0 <X> T_14_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 197)  (737 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 197)  (739 197)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (40 5)  (748 197)  (748 197)  LC_2 Logic Functioning bit
 (42 5)  (750 197)  (750 197)  LC_2 Logic Functioning bit
 (45 5)  (753 197)  (753 197)  LC_2 Logic Functioning bit
 (46 5)  (754 197)  (754 197)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (47 5)  (755 197)  (755 197)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (759 197)  (759 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (716 198)  (716 198)  routing T_14_12.sp4_h_r_8 <X> T_14_12.sp4_h_l_41
 (10 6)  (718 198)  (718 198)  routing T_14_12.sp4_h_r_8 <X> T_14_12.sp4_h_l_41
 (13 6)  (721 198)  (721 198)  routing T_14_12.sp4_h_r_5 <X> T_14_12.sp4_v_t_40
 (15 6)  (723 198)  (723 198)  routing T_14_12.sp12_h_r_5 <X> T_14_12.lc_trk_g1_5
 (17 6)  (725 198)  (725 198)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (726 198)  (726 198)  routing T_14_12.sp12_h_r_5 <X> T_14_12.lc_trk_g1_5
 (22 6)  (730 198)  (730 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (734 198)  (734 198)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (745 198)  (745 198)  LC_3 Logic Functioning bit
 (39 6)  (747 198)  (747 198)  LC_3 Logic Functioning bit
 (45 6)  (753 198)  (753 198)  LC_3 Logic Functioning bit
 (47 6)  (755 198)  (755 198)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (12 7)  (720 199)  (720 199)  routing T_14_12.sp4_h_r_5 <X> T_14_12.sp4_v_t_40
 (18 7)  (726 199)  (726 199)  routing T_14_12.sp12_h_r_5 <X> T_14_12.lc_trk_g1_5
 (21 7)  (729 199)  (729 199)  routing T_14_12.sp4_r_v_b_31 <X> T_14_12.lc_trk_g1_7
 (26 7)  (734 199)  (734 199)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 199)  (736 199)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 199)  (737 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 199)  (739 199)  routing T_14_12.lc_trk_g0_2 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 199)  (744 199)  LC_3 Logic Functioning bit
 (38 7)  (746 199)  (746 199)  LC_3 Logic Functioning bit
 (45 7)  (753 199)  (753 199)  LC_3 Logic Functioning bit
 (51 7)  (759 199)  (759 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (761 199)  (761 199)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (722 200)  (722 200)  routing T_14_12.sp4_v_b_24 <X> T_14_12.lc_trk_g2_0
 (15 8)  (723 200)  (723 200)  routing T_14_12.tnl_op_1 <X> T_14_12.lc_trk_g2_1
 (17 8)  (725 200)  (725 200)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (733 200)  (733 200)  routing T_14_12.sp4_h_r_42 <X> T_14_12.lc_trk_g2_2
 (28 8)  (736 200)  (736 200)  routing T_14_12.lc_trk_g2_1 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 200)  (737 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 200)  (739 200)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 200)  (740 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 200)  (741 200)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (41 8)  (749 200)  (749 200)  LC_4 Logic Functioning bit
 (43 8)  (751 200)  (751 200)  LC_4 Logic Functioning bit
 (45 8)  (753 200)  (753 200)  LC_4 Logic Functioning bit
 (51 8)  (759 200)  (759 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (712 201)  (712 201)  routing T_14_12.sp4_h_l_47 <X> T_14_12.sp4_h_r_6
 (6 9)  (714 201)  (714 201)  routing T_14_12.sp4_h_l_47 <X> T_14_12.sp4_h_r_6
 (9 9)  (717 201)  (717 201)  routing T_14_12.sp4_v_t_42 <X> T_14_12.sp4_v_b_7
 (16 9)  (724 201)  (724 201)  routing T_14_12.sp4_v_b_24 <X> T_14_12.lc_trk_g2_0
 (17 9)  (725 201)  (725 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (726 201)  (726 201)  routing T_14_12.tnl_op_1 <X> T_14_12.lc_trk_g2_1
 (22 9)  (730 201)  (730 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (731 201)  (731 201)  routing T_14_12.sp4_h_r_42 <X> T_14_12.lc_trk_g2_2
 (24 9)  (732 201)  (732 201)  routing T_14_12.sp4_h_r_42 <X> T_14_12.lc_trk_g2_2
 (25 9)  (733 201)  (733 201)  routing T_14_12.sp4_h_r_42 <X> T_14_12.lc_trk_g2_2
 (31 9)  (739 201)  (739 201)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (41 9)  (749 201)  (749 201)  LC_4 Logic Functioning bit
 (43 9)  (751 201)  (751 201)  LC_4 Logic Functioning bit
 (44 9)  (752 201)  (752 201)  LC_4 Logic Functioning bit
 (45 9)  (753 201)  (753 201)  LC_4 Logic Functioning bit
 (3 10)  (711 202)  (711 202)  routing T_14_12.sp12_v_t_22 <X> T_14_12.sp12_h_l_22
 (4 10)  (712 202)  (712 202)  routing T_14_12.sp4_v_b_6 <X> T_14_12.sp4_v_t_43
 (12 10)  (720 202)  (720 202)  routing T_14_12.sp4_v_t_45 <X> T_14_12.sp4_h_l_45
 (16 10)  (724 202)  (724 202)  routing T_14_12.sp4_v_t_16 <X> T_14_12.lc_trk_g2_5
 (17 10)  (725 202)  (725 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (726 202)  (726 202)  routing T_14_12.sp4_v_t_16 <X> T_14_12.lc_trk_g2_5
 (22 10)  (730 202)  (730 202)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (731 202)  (731 202)  routing T_14_12.sp12_v_t_12 <X> T_14_12.lc_trk_g2_7
 (26 10)  (734 202)  (734 202)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (31 10)  (739 202)  (739 202)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 202)  (740 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 202)  (742 202)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 202)  (745 202)  LC_5 Logic Functioning bit
 (39 10)  (747 202)  (747 202)  LC_5 Logic Functioning bit
 (45 10)  (753 202)  (753 202)  LC_5 Logic Functioning bit
 (4 11)  (712 203)  (712 203)  routing T_14_12.sp4_h_r_10 <X> T_14_12.sp4_h_l_43
 (6 11)  (714 203)  (714 203)  routing T_14_12.sp4_h_r_10 <X> T_14_12.sp4_h_l_43
 (11 11)  (719 203)  (719 203)  routing T_14_12.sp4_v_t_45 <X> T_14_12.sp4_h_l_45
 (26 11)  (734 203)  (734 203)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 203)  (736 203)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 203)  (737 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 203)  (744 203)  LC_5 Logic Functioning bit
 (38 11)  (746 203)  (746 203)  LC_5 Logic Functioning bit
 (45 11)  (753 203)  (753 203)  LC_5 Logic Functioning bit
 (46 11)  (754 203)  (754 203)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (759 203)  (759 203)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (11 12)  (719 204)  (719 204)  routing T_14_12.sp4_v_t_45 <X> T_14_12.sp4_v_b_11
 (28 12)  (736 204)  (736 204)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 204)  (738 204)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (745 204)  (745 204)  LC_6 Logic Functioning bit
 (39 12)  (747 204)  (747 204)  LC_6 Logic Functioning bit
 (45 12)  (753 204)  (753 204)  LC_6 Logic Functioning bit
 (5 13)  (713 205)  (713 205)  routing T_14_12.sp4_h_r_9 <X> T_14_12.sp4_v_b_9
 (12 13)  (720 205)  (720 205)  routing T_14_12.sp4_v_t_45 <X> T_14_12.sp4_v_b_11
 (13 13)  (721 205)  (721 205)  routing T_14_12.sp4_v_t_43 <X> T_14_12.sp4_h_r_11
 (30 13)  (738 205)  (738 205)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 205)  (739 205)  routing T_14_12.lc_trk_g0_3 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (37 13)  (745 205)  (745 205)  LC_6 Logic Functioning bit
 (39 13)  (747 205)  (747 205)  LC_6 Logic Functioning bit
 (45 13)  (753 205)  (753 205)  LC_6 Logic Functioning bit
 (46 13)  (754 205)  (754 205)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (756 205)  (756 205)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (759 205)  (759 205)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (708 206)  (708 206)  routing T_14_12.glb_netwk_4 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 206)  (709 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (716 206)  (716 206)  routing T_14_12.sp4_v_t_47 <X> T_14_12.sp4_h_l_47
 (9 14)  (717 206)  (717 206)  routing T_14_12.sp4_v_t_47 <X> T_14_12.sp4_h_l_47
 (26 14)  (734 206)  (734 206)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (31 14)  (739 206)  (739 206)  routing T_14_12.lc_trk_g0_4 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 206)  (740 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (745 206)  (745 206)  LC_7 Logic Functioning bit
 (39 14)  (747 206)  (747 206)  LC_7 Logic Functioning bit
 (45 14)  (753 206)  (753 206)  LC_7 Logic Functioning bit
 (5 15)  (713 207)  (713 207)  routing T_14_12.sp4_h_l_44 <X> T_14_12.sp4_v_t_44
 (13 15)  (721 207)  (721 207)  routing T_14_12.sp4_v_b_6 <X> T_14_12.sp4_h_l_46
 (26 15)  (734 207)  (734 207)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 207)  (736 207)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 207)  (737 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (744 207)  (744 207)  LC_7 Logic Functioning bit
 (38 15)  (746 207)  (746 207)  LC_7 Logic Functioning bit
 (44 15)  (752 207)  (752 207)  LC_7 Logic Functioning bit
 (45 15)  (753 207)  (753 207)  LC_7 Logic Functioning bit
 (46 15)  (754 207)  (754 207)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (761 207)  (761 207)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_12

 (0 0)  (762 192)  (762 192)  Negative Clock bit

 (17 0)  (779 192)  (779 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (784 192)  (784 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (787 192)  (787 192)  routing T_15_12.sp12_h_r_2 <X> T_15_12.lc_trk_g0_2
 (26 0)  (788 192)  (788 192)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 192)  (789 192)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 192)  (790 192)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 192)  (793 192)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 192)  (794 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 192)  (796 192)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 192)  (798 192)  LC_0 Logic Functioning bit
 (37 0)  (799 192)  (799 192)  LC_0 Logic Functioning bit
 (38 0)  (800 192)  (800 192)  LC_0 Logic Functioning bit
 (39 0)  (801 192)  (801 192)  LC_0 Logic Functioning bit
 (40 0)  (802 192)  (802 192)  LC_0 Logic Functioning bit
 (41 0)  (803 192)  (803 192)  LC_0 Logic Functioning bit
 (46 0)  (808 192)  (808 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (10 1)  (772 193)  (772 193)  routing T_15_12.sp4_h_r_8 <X> T_15_12.sp4_v_b_1
 (12 1)  (774 193)  (774 193)  routing T_15_12.sp4_h_r_2 <X> T_15_12.sp4_v_b_2
 (16 1)  (778 193)  (778 193)  routing T_15_12.sp12_h_r_8 <X> T_15_12.lc_trk_g0_0
 (17 1)  (779 193)  (779 193)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (18 1)  (780 193)  (780 193)  routing T_15_12.sp4_r_v_b_34 <X> T_15_12.lc_trk_g0_1
 (21 1)  (783 193)  (783 193)  routing T_15_12.sp4_r_v_b_32 <X> T_15_12.lc_trk_g0_3
 (22 1)  (784 193)  (784 193)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (786 193)  (786 193)  routing T_15_12.sp12_h_r_2 <X> T_15_12.lc_trk_g0_2
 (25 1)  (787 193)  (787 193)  routing T_15_12.sp12_h_r_2 <X> T_15_12.lc_trk_g0_2
 (26 1)  (788 193)  (788 193)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 193)  (791 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 193)  (792 193)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 193)  (793 193)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 193)  (794 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (796 193)  (796 193)  routing T_15_12.lc_trk_g1_1 <X> T_15_12.input_2_0
 (36 1)  (798 193)  (798 193)  LC_0 Logic Functioning bit
 (38 1)  (800 193)  (800 193)  LC_0 Logic Functioning bit
 (41 1)  (803 193)  (803 193)  LC_0 Logic Functioning bit
 (1 2)  (763 194)  (763 194)  routing T_15_12.glb_netwk_5 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (767 194)  (767 194)  routing T_15_12.sp4_v_t_37 <X> T_15_12.sp4_h_l_37
 (14 2)  (776 194)  (776 194)  routing T_15_12.wire_logic_cluster/lc_4/out <X> T_15_12.lc_trk_g0_4
 (15 2)  (777 194)  (777 194)  routing T_15_12.lft_op_5 <X> T_15_12.lc_trk_g0_5
 (17 2)  (779 194)  (779 194)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 194)  (780 194)  routing T_15_12.lft_op_5 <X> T_15_12.lc_trk_g0_5
 (29 2)  (791 194)  (791 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 194)  (792 194)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 194)  (794 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 194)  (796 194)  routing T_15_12.lc_trk_g1_1 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 194)  (798 194)  LC_1 Logic Functioning bit
 (37 2)  (799 194)  (799 194)  LC_1 Logic Functioning bit
 (40 2)  (802 194)  (802 194)  LC_1 Logic Functioning bit
 (41 2)  (803 194)  (803 194)  LC_1 Logic Functioning bit
 (42 2)  (804 194)  (804 194)  LC_1 Logic Functioning bit
 (43 2)  (805 194)  (805 194)  LC_1 Logic Functioning bit
 (0 3)  (762 195)  (762 195)  routing T_15_12.glb_netwk_5 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (6 3)  (768 195)  (768 195)  routing T_15_12.sp4_v_t_37 <X> T_15_12.sp4_h_l_37
 (17 3)  (779 195)  (779 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (784 195)  (784 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (787 195)  (787 195)  routing T_15_12.sp4_r_v_b_30 <X> T_15_12.lc_trk_g0_6
 (29 3)  (791 195)  (791 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 195)  (792 195)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 195)  (794 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (797 195)  (797 195)  routing T_15_12.lc_trk_g0_3 <X> T_15_12.input_2_1
 (37 3)  (799 195)  (799 195)  LC_1 Logic Functioning bit
 (40 3)  (802 195)  (802 195)  LC_1 Logic Functioning bit
 (42 3)  (804 195)  (804 195)  LC_1 Logic Functioning bit
 (0 4)  (762 196)  (762 196)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (1 4)  (763 196)  (763 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (766 196)  (766 196)  routing T_15_12.sp4_h_l_38 <X> T_15_12.sp4_v_b_3
 (5 4)  (767 196)  (767 196)  routing T_15_12.sp4_v_t_38 <X> T_15_12.sp4_h_r_3
 (16 4)  (778 196)  (778 196)  routing T_15_12.sp4_v_b_9 <X> T_15_12.lc_trk_g1_1
 (17 4)  (779 196)  (779 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (780 196)  (780 196)  routing T_15_12.sp4_v_b_9 <X> T_15_12.lc_trk_g1_1
 (27 4)  (789 196)  (789 196)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 196)  (791 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 196)  (792 196)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 196)  (793 196)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 196)  (794 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 196)  (795 196)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (38 4)  (800 196)  (800 196)  LC_2 Logic Functioning bit
 (39 4)  (801 196)  (801 196)  LC_2 Logic Functioning bit
 (40 4)  (802 196)  (802 196)  LC_2 Logic Functioning bit
 (41 4)  (803 196)  (803 196)  LC_2 Logic Functioning bit
 (42 4)  (804 196)  (804 196)  LC_2 Logic Functioning bit
 (43 4)  (805 196)  (805 196)  LC_2 Logic Functioning bit
 (50 4)  (812 196)  (812 196)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (762 197)  (762 197)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (1 5)  (763 197)  (763 197)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (5 5)  (767 197)  (767 197)  routing T_15_12.sp4_h_l_38 <X> T_15_12.sp4_v_b_3
 (9 5)  (771 197)  (771 197)  routing T_15_12.sp4_v_t_41 <X> T_15_12.sp4_v_b_4
 (16 5)  (778 197)  (778 197)  routing T_15_12.sp12_h_r_8 <X> T_15_12.lc_trk_g1_0
 (17 5)  (779 197)  (779 197)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (18 5)  (780 197)  (780 197)  routing T_15_12.sp4_v_b_9 <X> T_15_12.lc_trk_g1_1
 (29 5)  (791 197)  (791 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 197)  (793 197)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 197)  (798 197)  LC_2 Logic Functioning bit
 (38 5)  (800 197)  (800 197)  LC_2 Logic Functioning bit
 (39 5)  (801 197)  (801 197)  LC_2 Logic Functioning bit
 (40 5)  (802 197)  (802 197)  LC_2 Logic Functioning bit
 (41 5)  (803 197)  (803 197)  LC_2 Logic Functioning bit
 (42 5)  (804 197)  (804 197)  LC_2 Logic Functioning bit
 (43 5)  (805 197)  (805 197)  LC_2 Logic Functioning bit
 (6 6)  (768 198)  (768 198)  routing T_15_12.sp4_v_b_0 <X> T_15_12.sp4_v_t_38
 (8 6)  (770 198)  (770 198)  routing T_15_12.sp4_v_t_47 <X> T_15_12.sp4_h_l_41
 (9 6)  (771 198)  (771 198)  routing T_15_12.sp4_v_t_47 <X> T_15_12.sp4_h_l_41
 (10 6)  (772 198)  (772 198)  routing T_15_12.sp4_v_t_47 <X> T_15_12.sp4_h_l_41
 (14 6)  (776 198)  (776 198)  routing T_15_12.lft_op_4 <X> T_15_12.lc_trk_g1_4
 (17 6)  (779 198)  (779 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 198)  (780 198)  routing T_15_12.wire_logic_cluster/lc_5/out <X> T_15_12.lc_trk_g1_5
 (25 6)  (787 198)  (787 198)  routing T_15_12.sp4_v_t_3 <X> T_15_12.lc_trk_g1_6
 (26 6)  (788 198)  (788 198)  routing T_15_12.lc_trk_g0_5 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 198)  (789 198)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 198)  (790 198)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 198)  (791 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 198)  (792 198)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 198)  (794 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (799 198)  (799 198)  LC_3 Logic Functioning bit
 (38 6)  (800 198)  (800 198)  LC_3 Logic Functioning bit
 (39 6)  (801 198)  (801 198)  LC_3 Logic Functioning bit
 (40 6)  (802 198)  (802 198)  LC_3 Logic Functioning bit
 (41 6)  (803 198)  (803 198)  LC_3 Logic Functioning bit
 (42 6)  (804 198)  (804 198)  LC_3 Logic Functioning bit
 (43 6)  (805 198)  (805 198)  LC_3 Logic Functioning bit
 (5 7)  (767 199)  (767 199)  routing T_15_12.sp4_v_b_0 <X> T_15_12.sp4_v_t_38
 (11 7)  (773 199)  (773 199)  routing T_15_12.sp4_h_r_9 <X> T_15_12.sp4_h_l_40
 (13 7)  (775 199)  (775 199)  routing T_15_12.sp4_h_r_9 <X> T_15_12.sp4_h_l_40
 (15 7)  (777 199)  (777 199)  routing T_15_12.lft_op_4 <X> T_15_12.lc_trk_g1_4
 (17 7)  (779 199)  (779 199)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (784 199)  (784 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (785 199)  (785 199)  routing T_15_12.sp4_v_t_3 <X> T_15_12.lc_trk_g1_6
 (25 7)  (787 199)  (787 199)  routing T_15_12.sp4_v_t_3 <X> T_15_12.lc_trk_g1_6
 (29 7)  (791 199)  (791 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 199)  (792 199)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 199)  (793 199)  routing T_15_12.lc_trk_g0_2 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 199)  (794 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (796 199)  (796 199)  routing T_15_12.lc_trk_g1_0 <X> T_15_12.input_2_3
 (37 7)  (799 199)  (799 199)  LC_3 Logic Functioning bit
 (39 7)  (801 199)  (801 199)  LC_3 Logic Functioning bit
 (40 7)  (802 199)  (802 199)  LC_3 Logic Functioning bit
 (41 7)  (803 199)  (803 199)  LC_3 Logic Functioning bit
 (42 7)  (804 199)  (804 199)  LC_3 Logic Functioning bit
 (43 7)  (805 199)  (805 199)  LC_3 Logic Functioning bit
 (11 8)  (773 200)  (773 200)  routing T_15_12.sp4_v_t_40 <X> T_15_12.sp4_v_b_8
 (12 8)  (774 200)  (774 200)  routing T_15_12.sp4_v_t_45 <X> T_15_12.sp4_h_r_8
 (16 8)  (778 200)  (778 200)  routing T_15_12.sp4_v_b_33 <X> T_15_12.lc_trk_g2_1
 (17 8)  (779 200)  (779 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (780 200)  (780 200)  routing T_15_12.sp4_v_b_33 <X> T_15_12.lc_trk_g2_1
 (25 8)  (787 200)  (787 200)  routing T_15_12.wire_logic_cluster/lc_2/out <X> T_15_12.lc_trk_g2_2
 (26 8)  (788 200)  (788 200)  routing T_15_12.lc_trk_g0_4 <X> T_15_12.wire_logic_cluster/lc_4/in_0
 (31 8)  (793 200)  (793 200)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 200)  (794 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 200)  (795 200)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 200)  (798 200)  LC_4 Logic Functioning bit
 (37 8)  (799 200)  (799 200)  LC_4 Logic Functioning bit
 (41 8)  (803 200)  (803 200)  LC_4 Logic Functioning bit
 (43 8)  (805 200)  (805 200)  LC_4 Logic Functioning bit
 (50 8)  (812 200)  (812 200)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (765 201)  (765 201)  routing T_15_12.sp12_h_l_22 <X> T_15_12.sp12_v_b_1
 (12 9)  (774 201)  (774 201)  routing T_15_12.sp4_v_t_40 <X> T_15_12.sp4_v_b_8
 (18 9)  (780 201)  (780 201)  routing T_15_12.sp4_v_b_33 <X> T_15_12.lc_trk_g2_1
 (22 9)  (784 201)  (784 201)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (791 201)  (791 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 201)  (798 201)  LC_4 Logic Functioning bit
 (37 9)  (799 201)  (799 201)  LC_4 Logic Functioning bit
 (40 9)  (802 201)  (802 201)  LC_4 Logic Functioning bit
 (42 9)  (804 201)  (804 201)  LC_4 Logic Functioning bit
 (4 10)  (766 202)  (766 202)  routing T_15_12.sp4_h_r_6 <X> T_15_12.sp4_v_t_43
 (8 10)  (770 202)  (770 202)  routing T_15_12.sp4_v_t_36 <X> T_15_12.sp4_h_l_42
 (9 10)  (771 202)  (771 202)  routing T_15_12.sp4_v_t_36 <X> T_15_12.sp4_h_l_42
 (10 10)  (772 202)  (772 202)  routing T_15_12.sp4_v_t_36 <X> T_15_12.sp4_h_l_42
 (17 10)  (779 202)  (779 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (784 202)  (784 202)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (786 202)  (786 202)  routing T_15_12.tnr_op_7 <X> T_15_12.lc_trk_g2_7
 (25 10)  (787 202)  (787 202)  routing T_15_12.wire_logic_cluster/lc_6/out <X> T_15_12.lc_trk_g2_6
 (26 10)  (788 202)  (788 202)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 202)  (789 202)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 202)  (791 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 202)  (792 202)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 202)  (794 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 202)  (795 202)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 202)  (798 202)  LC_5 Logic Functioning bit
 (38 10)  (800 202)  (800 202)  LC_5 Logic Functioning bit
 (5 11)  (767 203)  (767 203)  routing T_15_12.sp4_h_r_6 <X> T_15_12.sp4_v_t_43
 (11 11)  (773 203)  (773 203)  routing T_15_12.sp4_h_r_8 <X> T_15_12.sp4_h_l_45
 (22 11)  (784 203)  (784 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (790 203)  (790 203)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 203)  (791 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 203)  (793 203)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 203)  (798 203)  LC_5 Logic Functioning bit
 (37 11)  (799 203)  (799 203)  LC_5 Logic Functioning bit
 (38 11)  (800 203)  (800 203)  LC_5 Logic Functioning bit
 (39 11)  (801 203)  (801 203)  LC_5 Logic Functioning bit
 (41 11)  (803 203)  (803 203)  LC_5 Logic Functioning bit
 (43 11)  (805 203)  (805 203)  LC_5 Logic Functioning bit
 (6 12)  (768 204)  (768 204)  routing T_15_12.sp4_v_t_43 <X> T_15_12.sp4_v_b_9
 (8 12)  (770 204)  (770 204)  routing T_15_12.sp4_h_l_47 <X> T_15_12.sp4_h_r_10
 (11 12)  (773 204)  (773 204)  routing T_15_12.sp4_v_t_45 <X> T_15_12.sp4_v_b_11
 (22 12)  (784 204)  (784 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 204)  (785 204)  routing T_15_12.sp4_v_t_30 <X> T_15_12.lc_trk_g3_3
 (24 12)  (786 204)  (786 204)  routing T_15_12.sp4_v_t_30 <X> T_15_12.lc_trk_g3_3
 (25 12)  (787 204)  (787 204)  routing T_15_12.sp4_h_r_34 <X> T_15_12.lc_trk_g3_2
 (26 12)  (788 204)  (788 204)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (32 12)  (794 204)  (794 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 204)  (795 204)  routing T_15_12.lc_trk_g2_1 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 204)  (798 204)  LC_6 Logic Functioning bit
 (38 12)  (800 204)  (800 204)  LC_6 Logic Functioning bit
 (42 12)  (804 204)  (804 204)  LC_6 Logic Functioning bit
 (43 12)  (805 204)  (805 204)  LC_6 Logic Functioning bit
 (45 12)  (807 204)  (807 204)  LC_6 Logic Functioning bit
 (50 12)  (812 204)  (812 204)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (766 205)  (766 205)  routing T_15_12.sp4_v_t_41 <X> T_15_12.sp4_h_r_9
 (5 13)  (767 205)  (767 205)  routing T_15_12.sp4_v_t_43 <X> T_15_12.sp4_v_b_9
 (12 13)  (774 205)  (774 205)  routing T_15_12.sp4_v_t_45 <X> T_15_12.sp4_v_b_11
 (22 13)  (784 205)  (784 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (785 205)  (785 205)  routing T_15_12.sp4_h_r_34 <X> T_15_12.lc_trk_g3_2
 (24 13)  (786 205)  (786 205)  routing T_15_12.sp4_h_r_34 <X> T_15_12.lc_trk_g3_2
 (27 13)  (789 205)  (789 205)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 205)  (790 205)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 205)  (791 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (799 205)  (799 205)  LC_6 Logic Functioning bit
 (39 13)  (801 205)  (801 205)  LC_6 Logic Functioning bit
 (42 13)  (804 205)  (804 205)  LC_6 Logic Functioning bit
 (43 13)  (805 205)  (805 205)  LC_6 Logic Functioning bit
 (45 13)  (807 205)  (807 205)  LC_6 Logic Functioning bit
 (0 14)  (762 206)  (762 206)  routing T_15_12.glb_netwk_4 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 206)  (763 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (774 206)  (774 206)  routing T_15_12.sp4_v_t_46 <X> T_15_12.sp4_h_l_46
 (16 14)  (778 206)  (778 206)  routing T_15_12.sp4_v_b_37 <X> T_15_12.lc_trk_g3_5
 (17 14)  (779 206)  (779 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (780 206)  (780 206)  routing T_15_12.sp4_v_b_37 <X> T_15_12.lc_trk_g3_5
 (22 14)  (784 206)  (784 206)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (785 206)  (785 206)  routing T_15_12.sp12_v_b_23 <X> T_15_12.lc_trk_g3_7
 (28 14)  (790 206)  (790 206)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 206)  (791 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 206)  (792 206)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 206)  (793 206)  routing T_15_12.lc_trk_g0_4 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 206)  (794 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 206)  (798 206)  LC_7 Logic Functioning bit
 (37 14)  (799 206)  (799 206)  LC_7 Logic Functioning bit
 (38 14)  (800 206)  (800 206)  LC_7 Logic Functioning bit
 (39 14)  (801 206)  (801 206)  LC_7 Logic Functioning bit
 (41 14)  (803 206)  (803 206)  LC_7 Logic Functioning bit
 (43 14)  (805 206)  (805 206)  LC_7 Logic Functioning bit
 (45 14)  (807 206)  (807 206)  LC_7 Logic Functioning bit
 (51 14)  (813 206)  (813 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (4 15)  (766 207)  (766 207)  routing T_15_12.sp4_h_r_1 <X> T_15_12.sp4_h_l_44
 (6 15)  (768 207)  (768 207)  routing T_15_12.sp4_h_r_1 <X> T_15_12.sp4_h_l_44
 (11 15)  (773 207)  (773 207)  routing T_15_12.sp4_v_t_46 <X> T_15_12.sp4_h_l_46
 (18 15)  (780 207)  (780 207)  routing T_15_12.sp4_v_b_37 <X> T_15_12.lc_trk_g3_5
 (21 15)  (783 207)  (783 207)  routing T_15_12.sp12_v_b_23 <X> T_15_12.lc_trk_g3_7
 (28 15)  (790 207)  (790 207)  routing T_15_12.lc_trk_g2_1 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 207)  (791 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 207)  (792 207)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 207)  (798 207)  LC_7 Logic Functioning bit
 (38 15)  (800 207)  (800 207)  LC_7 Logic Functioning bit
 (45 15)  (807 207)  (807 207)  LC_7 Logic Functioning bit


LogicTile_16_12

 (0 0)  (816 192)  (816 192)  Negative Clock bit

 (9 0)  (825 192)  (825 192)  routing T_16_12.sp4_h_l_47 <X> T_16_12.sp4_h_r_1
 (10 0)  (826 192)  (826 192)  routing T_16_12.sp4_h_l_47 <X> T_16_12.sp4_h_r_1
 (12 0)  (828 192)  (828 192)  routing T_16_12.sp4_v_b_2 <X> T_16_12.sp4_h_r_2
 (17 0)  (833 192)  (833 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (837 192)  (837 192)  routing T_16_12.wire_logic_cluster/lc_3/out <X> T_16_12.lc_trk_g0_3
 (22 0)  (838 192)  (838 192)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (32 0)  (848 192)  (848 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (851 192)  (851 192)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.input_2_0
 (36 0)  (852 192)  (852 192)  LC_0 Logic Functioning bit
 (37 0)  (853 192)  (853 192)  LC_0 Logic Functioning bit
 (39 0)  (855 192)  (855 192)  LC_0 Logic Functioning bit
 (43 0)  (859 192)  (859 192)  LC_0 Logic Functioning bit
 (45 0)  (861 192)  (861 192)  LC_0 Logic Functioning bit
 (47 0)  (863 192)  (863 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (3 1)  (819 193)  (819 193)  routing T_16_12.sp12_h_l_23 <X> T_16_12.sp12_v_b_0
 (11 1)  (827 193)  (827 193)  routing T_16_12.sp4_v_b_2 <X> T_16_12.sp4_h_r_2
 (14 1)  (830 193)  (830 193)  routing T_16_12.sp4_h_r_0 <X> T_16_12.lc_trk_g0_0
 (15 1)  (831 193)  (831 193)  routing T_16_12.sp4_h_r_0 <X> T_16_12.lc_trk_g0_0
 (16 1)  (832 193)  (832 193)  routing T_16_12.sp4_h_r_0 <X> T_16_12.lc_trk_g0_0
 (17 1)  (833 193)  (833 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (18 1)  (834 193)  (834 193)  routing T_16_12.sp4_r_v_b_34 <X> T_16_12.lc_trk_g0_1
 (22 1)  (838 193)  (838 193)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 193)  (840 193)  routing T_16_12.top_op_2 <X> T_16_12.lc_trk_g0_2
 (25 1)  (841 193)  (841 193)  routing T_16_12.top_op_2 <X> T_16_12.lc_trk_g0_2
 (27 1)  (843 193)  (843 193)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 193)  (844 193)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 193)  (845 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 193)  (847 193)  routing T_16_12.lc_trk_g0_3 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 193)  (848 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (850 193)  (850 193)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.input_2_0
 (36 1)  (852 193)  (852 193)  LC_0 Logic Functioning bit
 (37 1)  (853 193)  (853 193)  LC_0 Logic Functioning bit
 (38 1)  (854 193)  (854 193)  LC_0 Logic Functioning bit
 (42 1)  (858 193)  (858 193)  LC_0 Logic Functioning bit
 (45 1)  (861 193)  (861 193)  LC_0 Logic Functioning bit
 (1 2)  (817 194)  (817 194)  routing T_16_12.glb_netwk_5 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (821 194)  (821 194)  routing T_16_12.sp4_h_r_9 <X> T_16_12.sp4_h_l_37
 (12 2)  (828 194)  (828 194)  routing T_16_12.sp4_v_t_39 <X> T_16_12.sp4_h_l_39
 (14 2)  (830 194)  (830 194)  routing T_16_12.wire_logic_cluster/lc_4/out <X> T_16_12.lc_trk_g0_4
 (21 2)  (837 194)  (837 194)  routing T_16_12.sp4_v_b_15 <X> T_16_12.lc_trk_g0_7
 (22 2)  (838 194)  (838 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (839 194)  (839 194)  routing T_16_12.sp4_v_b_15 <X> T_16_12.lc_trk_g0_7
 (29 2)  (845 194)  (845 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 194)  (847 194)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 194)  (848 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 194)  (849 194)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 194)  (852 194)  LC_1 Logic Functioning bit
 (38 2)  (854 194)  (854 194)  LC_1 Logic Functioning bit
 (39 2)  (855 194)  (855 194)  LC_1 Logic Functioning bit
 (40 2)  (856 194)  (856 194)  LC_1 Logic Functioning bit
 (0 3)  (816 195)  (816 195)  routing T_16_12.glb_netwk_5 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (4 3)  (820 195)  (820 195)  routing T_16_12.sp4_h_r_9 <X> T_16_12.sp4_h_l_37
 (11 3)  (827 195)  (827 195)  routing T_16_12.sp4_v_t_39 <X> T_16_12.sp4_h_l_39
 (17 3)  (833 195)  (833 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (837 195)  (837 195)  routing T_16_12.sp4_v_b_15 <X> T_16_12.lc_trk_g0_7
 (26 3)  (842 195)  (842 195)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 195)  (843 195)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 195)  (845 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 195)  (847 195)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 195)  (848 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (849 195)  (849 195)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.input_2_1
 (34 3)  (850 195)  (850 195)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.input_2_1
 (35 3)  (851 195)  (851 195)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.input_2_1
 (36 3)  (852 195)  (852 195)  LC_1 Logic Functioning bit
 (38 3)  (854 195)  (854 195)  LC_1 Logic Functioning bit
 (39 3)  (855 195)  (855 195)  LC_1 Logic Functioning bit
 (41 3)  (857 195)  (857 195)  LC_1 Logic Functioning bit
 (43 3)  (859 195)  (859 195)  LC_1 Logic Functioning bit
 (1 4)  (817 196)  (817 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (11 4)  (827 196)  (827 196)  routing T_16_12.sp4_h_l_46 <X> T_16_12.sp4_v_b_5
 (12 4)  (828 196)  (828 196)  routing T_16_12.sp4_h_l_39 <X> T_16_12.sp4_h_r_5
 (13 4)  (829 196)  (829 196)  routing T_16_12.sp4_h_l_46 <X> T_16_12.sp4_v_b_5
 (14 4)  (830 196)  (830 196)  routing T_16_12.sp12_h_r_0 <X> T_16_12.lc_trk_g1_0
 (15 4)  (831 196)  (831 196)  routing T_16_12.sp4_h_r_1 <X> T_16_12.lc_trk_g1_1
 (16 4)  (832 196)  (832 196)  routing T_16_12.sp4_h_r_1 <X> T_16_12.lc_trk_g1_1
 (17 4)  (833 196)  (833 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (838 196)  (838 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (841 196)  (841 196)  routing T_16_12.sp4_h_r_10 <X> T_16_12.lc_trk_g1_2
 (27 4)  (843 196)  (843 196)  routing T_16_12.lc_trk_g1_0 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 196)  (845 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 196)  (847 196)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 196)  (848 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 196)  (849 196)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 196)  (853 196)  LC_2 Logic Functioning bit
 (38 4)  (854 196)  (854 196)  LC_2 Logic Functioning bit
 (39 4)  (855 196)  (855 196)  LC_2 Logic Functioning bit
 (40 4)  (856 196)  (856 196)  LC_2 Logic Functioning bit
 (41 4)  (857 196)  (857 196)  LC_2 Logic Functioning bit
 (42 4)  (858 196)  (858 196)  LC_2 Logic Functioning bit
 (50 4)  (866 196)  (866 196)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (816 197)  (816 197)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (1 5)  (817 197)  (817 197)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (5 5)  (821 197)  (821 197)  routing T_16_12.sp4_h_r_3 <X> T_16_12.sp4_v_b_3
 (12 5)  (828 197)  (828 197)  routing T_16_12.sp4_h_l_46 <X> T_16_12.sp4_v_b_5
 (13 5)  (829 197)  (829 197)  routing T_16_12.sp4_h_l_39 <X> T_16_12.sp4_h_r_5
 (14 5)  (830 197)  (830 197)  routing T_16_12.sp12_h_r_0 <X> T_16_12.lc_trk_g1_0
 (15 5)  (831 197)  (831 197)  routing T_16_12.sp12_h_r_0 <X> T_16_12.lc_trk_g1_0
 (17 5)  (833 197)  (833 197)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (18 5)  (834 197)  (834 197)  routing T_16_12.sp4_h_r_1 <X> T_16_12.lc_trk_g1_1
 (22 5)  (838 197)  (838 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (839 197)  (839 197)  routing T_16_12.sp4_h_r_10 <X> T_16_12.lc_trk_g1_2
 (24 5)  (840 197)  (840 197)  routing T_16_12.sp4_h_r_10 <X> T_16_12.lc_trk_g1_2
 (26 5)  (842 197)  (842 197)  routing T_16_12.lc_trk_g2_2 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 197)  (844 197)  routing T_16_12.lc_trk_g2_2 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 197)  (845 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 197)  (852 197)  LC_2 Logic Functioning bit
 (37 5)  (853 197)  (853 197)  LC_2 Logic Functioning bit
 (38 5)  (854 197)  (854 197)  LC_2 Logic Functioning bit
 (39 5)  (855 197)  (855 197)  LC_2 Logic Functioning bit
 (40 5)  (856 197)  (856 197)  LC_2 Logic Functioning bit
 (41 5)  (857 197)  (857 197)  LC_2 Logic Functioning bit
 (42 5)  (858 197)  (858 197)  LC_2 Logic Functioning bit
 (17 6)  (833 198)  (833 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 198)  (834 198)  routing T_16_12.wire_logic_cluster/lc_5/out <X> T_16_12.lc_trk_g1_5
 (21 6)  (837 198)  (837 198)  routing T_16_12.sp4_v_b_15 <X> T_16_12.lc_trk_g1_7
 (22 6)  (838 198)  (838 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (839 198)  (839 198)  routing T_16_12.sp4_v_b_15 <X> T_16_12.lc_trk_g1_7
 (31 6)  (847 198)  (847 198)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 198)  (848 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 198)  (850 198)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 198)  (852 198)  LC_3 Logic Functioning bit
 (37 6)  (853 198)  (853 198)  LC_3 Logic Functioning bit
 (41 6)  (857 198)  (857 198)  LC_3 Logic Functioning bit
 (43 6)  (859 198)  (859 198)  LC_3 Logic Functioning bit
 (50 6)  (866 198)  (866 198)  Cascade bit: LH_LC03_inmux02_5

 (13 7)  (829 199)  (829 199)  routing T_16_12.sp4_v_b_0 <X> T_16_12.sp4_h_l_40
 (21 7)  (837 199)  (837 199)  routing T_16_12.sp4_v_b_15 <X> T_16_12.lc_trk_g1_7
 (26 7)  (842 199)  (842 199)  routing T_16_12.lc_trk_g0_3 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 199)  (845 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 199)  (847 199)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 199)  (852 199)  LC_3 Logic Functioning bit
 (37 7)  (853 199)  (853 199)  LC_3 Logic Functioning bit
 (40 7)  (856 199)  (856 199)  LC_3 Logic Functioning bit
 (42 7)  (858 199)  (858 199)  LC_3 Logic Functioning bit
 (4 8)  (820 200)  (820 200)  routing T_16_12.sp4_v_t_47 <X> T_16_12.sp4_v_b_6
 (5 8)  (821 200)  (821 200)  routing T_16_12.sp4_v_b_0 <X> T_16_12.sp4_h_r_6
 (6 8)  (822 200)  (822 200)  routing T_16_12.sp4_v_t_47 <X> T_16_12.sp4_v_b_6
 (11 8)  (827 200)  (827 200)  routing T_16_12.sp4_v_t_40 <X> T_16_12.sp4_v_b_8
 (22 8)  (838 200)  (838 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (839 200)  (839 200)  routing T_16_12.sp4_h_r_27 <X> T_16_12.lc_trk_g2_3
 (24 8)  (840 200)  (840 200)  routing T_16_12.sp4_h_r_27 <X> T_16_12.lc_trk_g2_3
 (26 8)  (842 200)  (842 200)  routing T_16_12.lc_trk_g0_4 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 200)  (845 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 200)  (846 200)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 200)  (847 200)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 200)  (848 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 200)  (849 200)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 200)  (852 200)  LC_4 Logic Functioning bit
 (38 8)  (854 200)  (854 200)  LC_4 Logic Functioning bit
 (4 9)  (820 201)  (820 201)  routing T_16_12.sp4_v_b_0 <X> T_16_12.sp4_h_r_6
 (6 9)  (822 201)  (822 201)  routing T_16_12.sp4_v_b_0 <X> T_16_12.sp4_h_r_6
 (11 9)  (827 201)  (827 201)  routing T_16_12.sp4_h_l_45 <X> T_16_12.sp4_h_r_8
 (12 9)  (828 201)  (828 201)  routing T_16_12.sp4_v_t_40 <X> T_16_12.sp4_v_b_8
 (21 9)  (837 201)  (837 201)  routing T_16_12.sp4_h_r_27 <X> T_16_12.lc_trk_g2_3
 (22 9)  (838 201)  (838 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (841 201)  (841 201)  routing T_16_12.sp4_r_v_b_34 <X> T_16_12.lc_trk_g2_2
 (29 9)  (845 201)  (845 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 201)  (846 201)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 201)  (847 201)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 201)  (852 201)  LC_4 Logic Functioning bit
 (37 9)  (853 201)  (853 201)  LC_4 Logic Functioning bit
 (38 9)  (854 201)  (854 201)  LC_4 Logic Functioning bit
 (39 9)  (855 201)  (855 201)  LC_4 Logic Functioning bit
 (40 9)  (856 201)  (856 201)  LC_4 Logic Functioning bit
 (42 9)  (858 201)  (858 201)  LC_4 Logic Functioning bit
 (5 10)  (821 202)  (821 202)  routing T_16_12.sp4_v_t_37 <X> T_16_12.sp4_h_l_43
 (10 10)  (826 202)  (826 202)  routing T_16_12.sp4_v_b_2 <X> T_16_12.sp4_h_l_42
 (15 10)  (831 202)  (831 202)  routing T_16_12.sp4_h_l_24 <X> T_16_12.lc_trk_g2_5
 (16 10)  (832 202)  (832 202)  routing T_16_12.sp4_h_l_24 <X> T_16_12.lc_trk_g2_5
 (17 10)  (833 202)  (833 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (834 202)  (834 202)  routing T_16_12.sp4_h_l_24 <X> T_16_12.lc_trk_g2_5
 (21 10)  (837 202)  (837 202)  routing T_16_12.wire_logic_cluster/lc_7/out <X> T_16_12.lc_trk_g2_7
 (22 10)  (838 202)  (838 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (843 202)  (843 202)  routing T_16_12.lc_trk_g1_1 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 202)  (845 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 202)  (848 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 202)  (849 202)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 202)  (850 202)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 202)  (852 202)  LC_5 Logic Functioning bit
 (38 10)  (854 202)  (854 202)  LC_5 Logic Functioning bit
 (42 10)  (858 202)  (858 202)  LC_5 Logic Functioning bit
 (43 10)  (859 202)  (859 202)  LC_5 Logic Functioning bit
 (45 10)  (861 202)  (861 202)  LC_5 Logic Functioning bit
 (50 10)  (866 202)  (866 202)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (820 203)  (820 203)  routing T_16_12.sp4_v_t_37 <X> T_16_12.sp4_h_l_43
 (6 11)  (822 203)  (822 203)  routing T_16_12.sp4_v_t_37 <X> T_16_12.sp4_h_l_43
 (8 11)  (824 203)  (824 203)  routing T_16_12.sp4_v_b_4 <X> T_16_12.sp4_v_t_42
 (10 11)  (826 203)  (826 203)  routing T_16_12.sp4_v_b_4 <X> T_16_12.sp4_v_t_42
 (22 11)  (838 203)  (838 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (839 203)  (839 203)  routing T_16_12.sp4_h_r_30 <X> T_16_12.lc_trk_g2_6
 (24 11)  (840 203)  (840 203)  routing T_16_12.sp4_h_r_30 <X> T_16_12.lc_trk_g2_6
 (25 11)  (841 203)  (841 203)  routing T_16_12.sp4_h_r_30 <X> T_16_12.lc_trk_g2_6
 (36 11)  (852 203)  (852 203)  LC_5 Logic Functioning bit
 (38 11)  (854 203)  (854 203)  LC_5 Logic Functioning bit
 (42 11)  (858 203)  (858 203)  LC_5 Logic Functioning bit
 (43 11)  (859 203)  (859 203)  LC_5 Logic Functioning bit
 (45 11)  (861 203)  (861 203)  LC_5 Logic Functioning bit
 (2 12)  (818 204)  (818 204)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (16 12)  (832 204)  (832 204)  routing T_16_12.sp4_v_b_33 <X> T_16_12.lc_trk_g3_1
 (17 12)  (833 204)  (833 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (834 204)  (834 204)  routing T_16_12.sp4_v_b_33 <X> T_16_12.lc_trk_g3_1
 (21 12)  (837 204)  (837 204)  routing T_16_12.sp4_v_t_22 <X> T_16_12.lc_trk_g3_3
 (22 12)  (838 204)  (838 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (839 204)  (839 204)  routing T_16_12.sp4_v_t_22 <X> T_16_12.lc_trk_g3_3
 (26 12)  (842 204)  (842 204)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 204)  (844 204)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 204)  (845 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 204)  (847 204)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 204)  (848 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 204)  (849 204)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 204)  (850 204)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 204)  (852 204)  LC_6 Logic Functioning bit
 (40 12)  (856 204)  (856 204)  LC_6 Logic Functioning bit
 (42 12)  (858 204)  (858 204)  LC_6 Logic Functioning bit
 (43 12)  (859 204)  (859 204)  LC_6 Logic Functioning bit
 (12 13)  (828 205)  (828 205)  routing T_16_12.sp4_h_r_11 <X> T_16_12.sp4_v_b_11
 (18 13)  (834 205)  (834 205)  routing T_16_12.sp4_v_b_33 <X> T_16_12.lc_trk_g3_1
 (21 13)  (837 205)  (837 205)  routing T_16_12.sp4_v_t_22 <X> T_16_12.lc_trk_g3_3
 (22 13)  (838 205)  (838 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (842 205)  (842 205)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 205)  (844 205)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 205)  (845 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 205)  (846 205)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 205)  (847 205)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 205)  (848 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (853 205)  (853 205)  LC_6 Logic Functioning bit
 (39 13)  (855 205)  (855 205)  LC_6 Logic Functioning bit
 (40 13)  (856 205)  (856 205)  LC_6 Logic Functioning bit
 (42 13)  (858 205)  (858 205)  LC_6 Logic Functioning bit
 (43 13)  (859 205)  (859 205)  LC_6 Logic Functioning bit
 (0 14)  (816 206)  (816 206)  routing T_16_12.glb_netwk_4 <X> T_16_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 206)  (817 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (29 14)  (845 206)  (845 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 206)  (848 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 206)  (849 206)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 206)  (850 206)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (38 14)  (854 206)  (854 206)  LC_7 Logic Functioning bit
 (39 14)  (855 206)  (855 206)  LC_7 Logic Functioning bit
 (40 14)  (856 206)  (856 206)  LC_7 Logic Functioning bit
 (41 14)  (857 206)  (857 206)  LC_7 Logic Functioning bit
 (42 14)  (858 206)  (858 206)  LC_7 Logic Functioning bit
 (43 14)  (859 206)  (859 206)  LC_7 Logic Functioning bit
 (50 14)  (866 206)  (866 206)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (838 207)  (838 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (29 15)  (845 207)  (845 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 207)  (846 207)  routing T_16_12.lc_trk_g0_2 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 207)  (847 207)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 207)  (852 207)  LC_7 Logic Functioning bit
 (38 15)  (854 207)  (854 207)  LC_7 Logic Functioning bit
 (39 15)  (855 207)  (855 207)  LC_7 Logic Functioning bit
 (40 15)  (856 207)  (856 207)  LC_7 Logic Functioning bit
 (41 15)  (857 207)  (857 207)  LC_7 Logic Functioning bit
 (42 15)  (858 207)  (858 207)  LC_7 Logic Functioning bit
 (43 15)  (859 207)  (859 207)  LC_7 Logic Functioning bit


LogicTile_17_12

 (9 0)  (883 192)  (883 192)  routing T_17_12.sp4_h_l_47 <X> T_17_12.sp4_h_r_1
 (10 0)  (884 192)  (884 192)  routing T_17_12.sp4_h_l_47 <X> T_17_12.sp4_h_r_1
 (14 0)  (888 192)  (888 192)  routing T_17_12.sp4_h_l_5 <X> T_17_12.lc_trk_g0_0
 (27 0)  (901 192)  (901 192)  routing T_17_12.lc_trk_g1_0 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 192)  (903 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 192)  (906 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 192)  (907 192)  routing T_17_12.lc_trk_g3_2 <X> T_17_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 192)  (908 192)  routing T_17_12.lc_trk_g3_2 <X> T_17_12.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 192)  (911 192)  LC_0 Logic Functioning bit
 (39 0)  (913 192)  (913 192)  LC_0 Logic Functioning bit
 (40 0)  (914 192)  (914 192)  LC_0 Logic Functioning bit
 (41 0)  (915 192)  (915 192)  LC_0 Logic Functioning bit
 (42 0)  (916 192)  (916 192)  LC_0 Logic Functioning bit
 (48 0)  (922 192)  (922 192)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (9 1)  (883 193)  (883 193)  routing T_17_12.sp4_v_t_40 <X> T_17_12.sp4_v_b_1
 (10 1)  (884 193)  (884 193)  routing T_17_12.sp4_v_t_40 <X> T_17_12.sp4_v_b_1
 (11 1)  (885 193)  (885 193)  routing T_17_12.sp4_h_l_43 <X> T_17_12.sp4_h_r_2
 (13 1)  (887 193)  (887 193)  routing T_17_12.sp4_h_l_43 <X> T_17_12.sp4_h_r_2
 (14 1)  (888 193)  (888 193)  routing T_17_12.sp4_h_l_5 <X> T_17_12.lc_trk_g0_0
 (15 1)  (889 193)  (889 193)  routing T_17_12.sp4_h_l_5 <X> T_17_12.lc_trk_g0_0
 (16 1)  (890 193)  (890 193)  routing T_17_12.sp4_h_l_5 <X> T_17_12.lc_trk_g0_0
 (17 1)  (891 193)  (891 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (29 1)  (903 193)  (903 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 193)  (905 193)  routing T_17_12.lc_trk_g3_2 <X> T_17_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 193)  (906 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (907 193)  (907 193)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.input_2_0
 (34 1)  (908 193)  (908 193)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.input_2_0
 (38 1)  (912 193)  (912 193)  LC_0 Logic Functioning bit
 (40 1)  (914 193)  (914 193)  LC_0 Logic Functioning bit
 (41 1)  (915 193)  (915 193)  LC_0 Logic Functioning bit
 (42 1)  (916 193)  (916 193)  LC_0 Logic Functioning bit
 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_5 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (6 2)  (880 194)  (880 194)  routing T_17_12.sp4_h_l_42 <X> T_17_12.sp4_v_t_37
 (25 2)  (899 194)  (899 194)  routing T_17_12.sp4_v_b_6 <X> T_17_12.lc_trk_g0_6
 (29 2)  (903 194)  (903 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 194)  (904 194)  routing T_17_12.lc_trk_g0_6 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 194)  (905 194)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 194)  (906 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 194)  (908 194)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_1/in_3
 (41 2)  (915 194)  (915 194)  LC_1 Logic Functioning bit
 (43 2)  (917 194)  (917 194)  LC_1 Logic Functioning bit
 (45 2)  (919 194)  (919 194)  LC_1 Logic Functioning bit
 (0 3)  (874 195)  (874 195)  routing T_17_12.glb_netwk_5 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 3)  (875 195)  (875 195)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (6 3)  (880 195)  (880 195)  routing T_17_12.sp4_h_r_0 <X> T_17_12.sp4_h_l_37
 (11 3)  (885 195)  (885 195)  routing T_17_12.sp4_h_r_6 <X> T_17_12.sp4_h_l_39
 (13 3)  (887 195)  (887 195)  routing T_17_12.sp4_h_r_6 <X> T_17_12.sp4_h_l_39
 (22 3)  (896 195)  (896 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (897 195)  (897 195)  routing T_17_12.sp4_v_b_6 <X> T_17_12.lc_trk_g0_6
 (30 3)  (904 195)  (904 195)  routing T_17_12.lc_trk_g0_6 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (41 3)  (915 195)  (915 195)  LC_1 Logic Functioning bit
 (43 3)  (917 195)  (917 195)  LC_1 Logic Functioning bit
 (45 3)  (919 195)  (919 195)  LC_1 Logic Functioning bit
 (1 4)  (875 196)  (875 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (2 4)  (876 196)  (876 196)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (4 4)  (878 196)  (878 196)  routing T_17_12.sp4_h_l_44 <X> T_17_12.sp4_v_b_3
 (6 4)  (880 196)  (880 196)  routing T_17_12.sp4_h_l_44 <X> T_17_12.sp4_v_b_3
 (8 4)  (882 196)  (882 196)  routing T_17_12.sp4_v_b_4 <X> T_17_12.sp4_h_r_4
 (9 4)  (883 196)  (883 196)  routing T_17_12.sp4_v_b_4 <X> T_17_12.sp4_h_r_4
 (12 4)  (886 196)  (886 196)  routing T_17_12.sp4_v_b_5 <X> T_17_12.sp4_h_r_5
 (16 4)  (890 196)  (890 196)  routing T_17_12.sp12_h_r_9 <X> T_17_12.lc_trk_g1_1
 (17 4)  (891 196)  (891 196)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (21 4)  (895 196)  (895 196)  routing T_17_12.wire_logic_cluster/lc_3/out <X> T_17_12.lc_trk_g1_3
 (22 4)  (896 196)  (896 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (900 196)  (900 196)  routing T_17_12.lc_trk_g2_4 <X> T_17_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 196)  (901 196)  routing T_17_12.lc_trk_g1_0 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 196)  (903 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 196)  (906 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 196)  (907 196)  routing T_17_12.lc_trk_g3_2 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 196)  (908 196)  routing T_17_12.lc_trk_g3_2 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 196)  (911 196)  LC_2 Logic Functioning bit
 (39 4)  (913 196)  (913 196)  LC_2 Logic Functioning bit
 (40 4)  (914 196)  (914 196)  LC_2 Logic Functioning bit
 (41 4)  (915 196)  (915 196)  LC_2 Logic Functioning bit
 (42 4)  (916 196)  (916 196)  LC_2 Logic Functioning bit
 (4 5)  (878 197)  (878 197)  routing T_17_12.sp4_v_t_47 <X> T_17_12.sp4_h_r_3
 (5 5)  (879 197)  (879 197)  routing T_17_12.sp4_h_l_44 <X> T_17_12.sp4_v_b_3
 (11 5)  (885 197)  (885 197)  routing T_17_12.sp4_v_b_5 <X> T_17_12.sp4_h_r_5
 (15 5)  (889 197)  (889 197)  routing T_17_12.bot_op_0 <X> T_17_12.lc_trk_g1_0
 (17 5)  (891 197)  (891 197)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (28 5)  (902 197)  (902 197)  routing T_17_12.lc_trk_g2_4 <X> T_17_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 197)  (903 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 197)  (905 197)  routing T_17_12.lc_trk_g3_2 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 197)  (906 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (908 197)  (908 197)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.input_2_2
 (35 5)  (909 197)  (909 197)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.input_2_2
 (38 5)  (912 197)  (912 197)  LC_2 Logic Functioning bit
 (40 5)  (914 197)  (914 197)  LC_2 Logic Functioning bit
 (41 5)  (915 197)  (915 197)  LC_2 Logic Functioning bit
 (42 5)  (916 197)  (916 197)  LC_2 Logic Functioning bit
 (48 5)  (922 197)  (922 197)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (12 6)  (886 198)  (886 198)  routing T_17_12.sp4_v_t_40 <X> T_17_12.sp4_h_l_40
 (16 6)  (890 198)  (890 198)  routing T_17_12.sp4_v_b_13 <X> T_17_12.lc_trk_g1_5
 (17 6)  (891 198)  (891 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (892 198)  (892 198)  routing T_17_12.sp4_v_b_13 <X> T_17_12.lc_trk_g1_5
 (27 6)  (901 198)  (901 198)  routing T_17_12.lc_trk_g1_1 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 198)  (903 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 198)  (905 198)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 198)  (906 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 198)  (908 198)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_3/in_3
 (41 6)  (915 198)  (915 198)  LC_3 Logic Functioning bit
 (43 6)  (917 198)  (917 198)  LC_3 Logic Functioning bit
 (45 6)  (919 198)  (919 198)  LC_3 Logic Functioning bit
 (11 7)  (885 199)  (885 199)  routing T_17_12.sp4_v_t_40 <X> T_17_12.sp4_h_l_40
 (18 7)  (892 199)  (892 199)  routing T_17_12.sp4_v_b_13 <X> T_17_12.lc_trk_g1_5
 (41 7)  (915 199)  (915 199)  LC_3 Logic Functioning bit
 (43 7)  (917 199)  (917 199)  LC_3 Logic Functioning bit
 (45 7)  (919 199)  (919 199)  LC_3 Logic Functioning bit
 (11 8)  (885 200)  (885 200)  routing T_17_12.sp4_v_t_37 <X> T_17_12.sp4_v_b_8
 (13 8)  (887 200)  (887 200)  routing T_17_12.sp4_v_t_37 <X> T_17_12.sp4_v_b_8
 (27 8)  (901 200)  (901 200)  routing T_17_12.lc_trk_g1_0 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 200)  (903 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 200)  (906 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 200)  (907 200)  routing T_17_12.lc_trk_g3_2 <X> T_17_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 200)  (908 200)  routing T_17_12.lc_trk_g3_2 <X> T_17_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 200)  (909 200)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.input_2_4
 (37 8)  (911 200)  (911 200)  LC_4 Logic Functioning bit
 (39 8)  (913 200)  (913 200)  LC_4 Logic Functioning bit
 (40 8)  (914 200)  (914 200)  LC_4 Logic Functioning bit
 (41 8)  (915 200)  (915 200)  LC_4 Logic Functioning bit
 (42 8)  (916 200)  (916 200)  LC_4 Logic Functioning bit
 (46 8)  (920 200)  (920 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (888 201)  (888 201)  routing T_17_12.sp4_r_v_b_32 <X> T_17_12.lc_trk_g2_0
 (17 9)  (891 201)  (891 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (26 9)  (900 201)  (900 201)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 201)  (901 201)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 201)  (902 201)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 201)  (903 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 201)  (905 201)  routing T_17_12.lc_trk_g3_2 <X> T_17_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 201)  (906 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (907 201)  (907 201)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.input_2_4
 (34 9)  (908 201)  (908 201)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.input_2_4
 (38 9)  (912 201)  (912 201)  LC_4 Logic Functioning bit
 (40 9)  (914 201)  (914 201)  LC_4 Logic Functioning bit
 (41 9)  (915 201)  (915 201)  LC_4 Logic Functioning bit
 (42 9)  (916 201)  (916 201)  LC_4 Logic Functioning bit
 (14 10)  (888 202)  (888 202)  routing T_17_12.sp4_v_b_36 <X> T_17_12.lc_trk_g2_4
 (31 10)  (905 202)  (905 202)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 202)  (906 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 202)  (908 202)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (41 10)  (915 202)  (915 202)  LC_5 Logic Functioning bit
 (43 10)  (917 202)  (917 202)  LC_5 Logic Functioning bit
 (45 10)  (919 202)  (919 202)  LC_5 Logic Functioning bit
 (11 11)  (885 203)  (885 203)  routing T_17_12.sp4_h_r_8 <X> T_17_12.sp4_h_l_45
 (14 11)  (888 203)  (888 203)  routing T_17_12.sp4_v_b_36 <X> T_17_12.lc_trk_g2_4
 (16 11)  (890 203)  (890 203)  routing T_17_12.sp4_v_b_36 <X> T_17_12.lc_trk_g2_4
 (17 11)  (891 203)  (891 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (896 203)  (896 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (897 203)  (897 203)  routing T_17_12.sp4_v_b_46 <X> T_17_12.lc_trk_g2_6
 (24 11)  (898 203)  (898 203)  routing T_17_12.sp4_v_b_46 <X> T_17_12.lc_trk_g2_6
 (27 11)  (901 203)  (901 203)  routing T_17_12.lc_trk_g3_0 <X> T_17_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 203)  (902 203)  routing T_17_12.lc_trk_g3_0 <X> T_17_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 203)  (903 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (40 11)  (914 203)  (914 203)  LC_5 Logic Functioning bit
 (42 11)  (916 203)  (916 203)  LC_5 Logic Functioning bit
 (45 11)  (919 203)  (919 203)  LC_5 Logic Functioning bit
 (6 12)  (880 204)  (880 204)  routing T_17_12.sp4_v_t_43 <X> T_17_12.sp4_v_b_9
 (11 12)  (885 204)  (885 204)  routing T_17_12.sp4_v_t_45 <X> T_17_12.sp4_v_b_11
 (17 12)  (891 204)  (891 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 204)  (892 204)  routing T_17_12.wire_logic_cluster/lc_1/out <X> T_17_12.lc_trk_g3_1
 (22 12)  (896 204)  (896 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (897 204)  (897 204)  routing T_17_12.sp4_v_t_30 <X> T_17_12.lc_trk_g3_3
 (24 12)  (898 204)  (898 204)  routing T_17_12.sp4_v_t_30 <X> T_17_12.lc_trk_g3_3
 (25 12)  (899 204)  (899 204)  routing T_17_12.bnl_op_2 <X> T_17_12.lc_trk_g3_2
 (26 12)  (900 204)  (900 204)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 204)  (901 204)  routing T_17_12.lc_trk_g3_2 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 204)  (902 204)  routing T_17_12.lc_trk_g3_2 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 204)  (903 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 204)  (906 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 204)  (908 204)  routing T_17_12.lc_trk_g1_0 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 204)  (909 204)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.input_2_6
 (39 12)  (913 204)  (913 204)  LC_6 Logic Functioning bit
 (40 12)  (914 204)  (914 204)  LC_6 Logic Functioning bit
 (42 12)  (916 204)  (916 204)  LC_6 Logic Functioning bit
 (5 13)  (879 205)  (879 205)  routing T_17_12.sp4_v_t_43 <X> T_17_12.sp4_v_b_9
 (8 13)  (882 205)  (882 205)  routing T_17_12.sp4_h_r_10 <X> T_17_12.sp4_v_b_10
 (11 13)  (885 205)  (885 205)  routing T_17_12.sp4_h_l_38 <X> T_17_12.sp4_h_r_11
 (12 13)  (886 205)  (886 205)  routing T_17_12.sp4_v_t_45 <X> T_17_12.sp4_v_b_11
 (13 13)  (887 205)  (887 205)  routing T_17_12.sp4_h_l_38 <X> T_17_12.sp4_h_r_11
 (17 13)  (891 205)  (891 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (896 205)  (896 205)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (899 205)  (899 205)  routing T_17_12.bnl_op_2 <X> T_17_12.lc_trk_g3_2
 (26 13)  (900 205)  (900 205)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 205)  (902 205)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 205)  (903 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 205)  (904 205)  routing T_17_12.lc_trk_g3_2 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 205)  (906 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (907 205)  (907 205)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.input_2_6
 (34 13)  (908 205)  (908 205)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.input_2_6
 (35 13)  (909 205)  (909 205)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.input_2_6
 (38 13)  (912 205)  (912 205)  LC_6 Logic Functioning bit
 (39 13)  (913 205)  (913 205)  LC_6 Logic Functioning bit
 (40 13)  (914 205)  (914 205)  LC_6 Logic Functioning bit
 (41 13)  (915 205)  (915 205)  LC_6 Logic Functioning bit
 (42 13)  (916 205)  (916 205)  LC_6 Logic Functioning bit
 (43 13)  (917 205)  (917 205)  LC_6 Logic Functioning bit
 (51 13)  (925 205)  (925 205)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (874 206)  (874 206)  routing T_17_12.glb_netwk_4 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (885 206)  (885 206)  routing T_17_12.sp4_h_r_5 <X> T_17_12.sp4_v_t_46
 (13 14)  (887 206)  (887 206)  routing T_17_12.sp4_h_r_5 <X> T_17_12.sp4_v_t_46
 (17 14)  (891 206)  (891 206)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (892 206)  (892 206)  routing T_17_12.wire_logic_cluster/lc_5/out <X> T_17_12.lc_trk_g3_5
 (21 14)  (895 206)  (895 206)  routing T_17_12.wire_logic_cluster/lc_7/out <X> T_17_12.lc_trk_g3_7
 (22 14)  (896 206)  (896 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (28 14)  (902 206)  (902 206)  routing T_17_12.lc_trk_g2_0 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 206)  (903 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 206)  (905 206)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 206)  (906 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 206)  (908 206)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_7/in_3
 (41 14)  (915 206)  (915 206)  LC_7 Logic Functioning bit
 (43 14)  (917 206)  (917 206)  LC_7 Logic Functioning bit
 (45 14)  (919 206)  (919 206)  LC_7 Logic Functioning bit
 (12 15)  (886 207)  (886 207)  routing T_17_12.sp4_h_r_5 <X> T_17_12.sp4_v_t_46
 (41 15)  (915 207)  (915 207)  LC_7 Logic Functioning bit
 (43 15)  (917 207)  (917 207)  LC_7 Logic Functioning bit
 (45 15)  (919 207)  (919 207)  LC_7 Logic Functioning bit
 (51 15)  (925 207)  (925 207)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_18_12

 (4 0)  (932 192)  (932 192)  routing T_18_12.sp4_h_l_43 <X> T_18_12.sp4_v_b_0
 (6 0)  (934 192)  (934 192)  routing T_18_12.sp4_h_l_43 <X> T_18_12.sp4_v_b_0
 (13 0)  (941 192)  (941 192)  routing T_18_12.sp4_v_t_39 <X> T_18_12.sp4_v_b_2
 (15 0)  (943 192)  (943 192)  routing T_18_12.sp4_h_l_4 <X> T_18_12.lc_trk_g0_1
 (16 0)  (944 192)  (944 192)  routing T_18_12.sp4_h_l_4 <X> T_18_12.lc_trk_g0_1
 (17 0)  (945 192)  (945 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (946 192)  (946 192)  routing T_18_12.sp4_h_l_4 <X> T_18_12.lc_trk_g0_1
 (26 0)  (954 192)  (954 192)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 192)  (955 192)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 192)  (956 192)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 192)  (957 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 192)  (959 192)  routing T_18_12.lc_trk_g2_5 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 192)  (960 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 192)  (961 192)  routing T_18_12.lc_trk_g2_5 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 192)  (963 192)  routing T_18_12.lc_trk_g1_5 <X> T_18_12.input_2_0
 (37 0)  (965 192)  (965 192)  LC_0 Logic Functioning bit
 (39 0)  (967 192)  (967 192)  LC_0 Logic Functioning bit
 (40 0)  (968 192)  (968 192)  LC_0 Logic Functioning bit
 (41 0)  (969 192)  (969 192)  LC_0 Logic Functioning bit
 (42 0)  (970 192)  (970 192)  LC_0 Logic Functioning bit
 (5 1)  (933 193)  (933 193)  routing T_18_12.sp4_h_l_43 <X> T_18_12.sp4_v_b_0
 (8 1)  (936 193)  (936 193)  routing T_18_12.sp4_h_l_36 <X> T_18_12.sp4_v_b_1
 (9 1)  (937 193)  (937 193)  routing T_18_12.sp4_h_l_36 <X> T_18_12.sp4_v_b_1
 (16 1)  (944 193)  (944 193)  routing T_18_12.sp12_h_r_8 <X> T_18_12.lc_trk_g0_0
 (17 1)  (945 193)  (945 193)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (18 1)  (946 193)  (946 193)  routing T_18_12.sp4_h_l_4 <X> T_18_12.lc_trk_g0_1
 (22 1)  (950 193)  (950 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (953 193)  (953 193)  routing T_18_12.sp4_r_v_b_33 <X> T_18_12.lc_trk_g0_2
 (26 1)  (954 193)  (954 193)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 193)  (955 193)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 193)  (956 193)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 193)  (957 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 193)  (958 193)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 193)  (960 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (962 193)  (962 193)  routing T_18_12.lc_trk_g1_5 <X> T_18_12.input_2_0
 (38 1)  (966 193)  (966 193)  LC_0 Logic Functioning bit
 (40 1)  (968 193)  (968 193)  LC_0 Logic Functioning bit
 (41 1)  (969 193)  (969 193)  LC_0 Logic Functioning bit
 (42 1)  (970 193)  (970 193)  LC_0 Logic Functioning bit
 (1 2)  (929 194)  (929 194)  routing T_18_12.glb_netwk_5 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (2 2)  (930 194)  (930 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (942 194)  (942 194)  routing T_18_12.sp4_h_l_9 <X> T_18_12.lc_trk_g0_4
 (28 2)  (956 194)  (956 194)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 194)  (957 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 194)  (958 194)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 194)  (959 194)  routing T_18_12.lc_trk_g0_4 <X> T_18_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 194)  (960 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (965 194)  (965 194)  LC_1 Logic Functioning bit
 (42 2)  (970 194)  (970 194)  LC_1 Logic Functioning bit
 (43 2)  (971 194)  (971 194)  LC_1 Logic Functioning bit
 (50 2)  (978 194)  (978 194)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (928 195)  (928 195)  routing T_18_12.glb_netwk_5 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (14 3)  (942 195)  (942 195)  routing T_18_12.sp4_h_l_9 <X> T_18_12.lc_trk_g0_4
 (15 3)  (943 195)  (943 195)  routing T_18_12.sp4_h_l_9 <X> T_18_12.lc_trk_g0_4
 (16 3)  (944 195)  (944 195)  routing T_18_12.sp4_h_l_9 <X> T_18_12.lc_trk_g0_4
 (17 3)  (945 195)  (945 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (950 195)  (950 195)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (951 195)  (951 195)  routing T_18_12.sp12_h_r_14 <X> T_18_12.lc_trk_g0_6
 (30 3)  (958 195)  (958 195)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (37 3)  (965 195)  (965 195)  LC_1 Logic Functioning bit
 (42 3)  (970 195)  (970 195)  LC_1 Logic Functioning bit
 (43 3)  (971 195)  (971 195)  LC_1 Logic Functioning bit
 (0 4)  (928 196)  (928 196)  routing T_18_12.glb_netwk_7 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (1 4)  (929 196)  (929 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (15 4)  (943 196)  (943 196)  routing T_18_12.bot_op_1 <X> T_18_12.lc_trk_g1_1
 (17 4)  (945 196)  (945 196)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (955 196)  (955 196)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 196)  (956 196)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 196)  (957 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 196)  (958 196)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 196)  (959 196)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 196)  (960 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 196)  (961 196)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 196)  (962 196)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 196)  (963 196)  routing T_18_12.lc_trk_g0_6 <X> T_18_12.input_2_2
 (37 4)  (965 196)  (965 196)  LC_2 Logic Functioning bit
 (39 4)  (967 196)  (967 196)  LC_2 Logic Functioning bit
 (40 4)  (968 196)  (968 196)  LC_2 Logic Functioning bit
 (41 4)  (969 196)  (969 196)  LC_2 Logic Functioning bit
 (42 4)  (970 196)  (970 196)  LC_2 Logic Functioning bit
 (0 5)  (928 197)  (928 197)  routing T_18_12.glb_netwk_7 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (4 5)  (932 197)  (932 197)  routing T_18_12.sp4_v_t_47 <X> T_18_12.sp4_h_r_3
 (14 5)  (942 197)  (942 197)  routing T_18_12.sp12_h_r_16 <X> T_18_12.lc_trk_g1_0
 (16 5)  (944 197)  (944 197)  routing T_18_12.sp12_h_r_16 <X> T_18_12.lc_trk_g1_0
 (17 5)  (945 197)  (945 197)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (29 5)  (957 197)  (957 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 197)  (958 197)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (960 197)  (960 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (963 197)  (963 197)  routing T_18_12.lc_trk_g0_6 <X> T_18_12.input_2_2
 (38 5)  (966 197)  (966 197)  LC_2 Logic Functioning bit
 (40 5)  (968 197)  (968 197)  LC_2 Logic Functioning bit
 (41 5)  (969 197)  (969 197)  LC_2 Logic Functioning bit
 (42 5)  (970 197)  (970 197)  LC_2 Logic Functioning bit
 (5 6)  (933 198)  (933 198)  routing T_18_12.sp4_v_t_44 <X> T_18_12.sp4_h_l_38
 (17 6)  (945 198)  (945 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (19 6)  (947 198)  (947 198)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (28 6)  (956 198)  (956 198)  routing T_18_12.lc_trk_g2_0 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 198)  (957 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 198)  (960 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (965 198)  (965 198)  LC_3 Logic Functioning bit
 (42 6)  (970 198)  (970 198)  LC_3 Logic Functioning bit
 (50 6)  (978 198)  (978 198)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (932 199)  (932 199)  routing T_18_12.sp4_v_t_44 <X> T_18_12.sp4_h_l_38
 (6 7)  (934 199)  (934 199)  routing T_18_12.sp4_v_t_44 <X> T_18_12.sp4_h_l_38
 (10 7)  (938 199)  (938 199)  routing T_18_12.sp4_h_l_46 <X> T_18_12.sp4_v_t_41
 (27 7)  (955 199)  (955 199)  routing T_18_12.lc_trk_g1_0 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 199)  (957 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 199)  (959 199)  routing T_18_12.lc_trk_g0_2 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (43 7)  (971 199)  (971 199)  LC_3 Logic Functioning bit
 (9 8)  (937 200)  (937 200)  routing T_18_12.sp4_h_l_41 <X> T_18_12.sp4_h_r_7
 (10 8)  (938 200)  (938 200)  routing T_18_12.sp4_h_l_41 <X> T_18_12.sp4_h_r_7
 (14 8)  (942 200)  (942 200)  routing T_18_12.bnl_op_0 <X> T_18_12.lc_trk_g2_0
 (17 8)  (945 200)  (945 200)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (946 200)  (946 200)  routing T_18_12.wire_logic_cluster/lc_1/out <X> T_18_12.lc_trk_g2_1
 (19 8)  (947 200)  (947 200)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (29 8)  (957 200)  (957 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 200)  (960 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 200)  (961 200)  routing T_18_12.lc_trk_g2_1 <X> T_18_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (965 200)  (965 200)  LC_4 Logic Functioning bit
 (38 8)  (966 200)  (966 200)  LC_4 Logic Functioning bit
 (39 8)  (967 200)  (967 200)  LC_4 Logic Functioning bit
 (40 8)  (968 200)  (968 200)  LC_4 Logic Functioning bit
 (41 8)  (969 200)  (969 200)  LC_4 Logic Functioning bit
 (42 8)  (970 200)  (970 200)  LC_4 Logic Functioning bit
 (43 8)  (971 200)  (971 200)  LC_4 Logic Functioning bit
 (45 8)  (973 200)  (973 200)  LC_4 Logic Functioning bit
 (50 8)  (978 200)  (978 200)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (979 200)  (979 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (932 201)  (932 201)  routing T_18_12.sp4_v_t_36 <X> T_18_12.sp4_h_r_6
 (14 9)  (942 201)  (942 201)  routing T_18_12.bnl_op_0 <X> T_18_12.lc_trk_g2_0
 (17 9)  (945 201)  (945 201)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (27 9)  (955 201)  (955 201)  routing T_18_12.lc_trk_g1_1 <X> T_18_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 201)  (957 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 201)  (964 201)  LC_4 Logic Functioning bit
 (37 9)  (965 201)  (965 201)  LC_4 Logic Functioning bit
 (38 9)  (966 201)  (966 201)  LC_4 Logic Functioning bit
 (39 9)  (967 201)  (967 201)  LC_4 Logic Functioning bit
 (40 9)  (968 201)  (968 201)  LC_4 Logic Functioning bit
 (41 9)  (969 201)  (969 201)  LC_4 Logic Functioning bit
 (42 9)  (970 201)  (970 201)  LC_4 Logic Functioning bit
 (43 9)  (971 201)  (971 201)  LC_4 Logic Functioning bit
 (45 9)  (973 201)  (973 201)  LC_4 Logic Functioning bit
 (46 9)  (974 201)  (974 201)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (979 201)  (979 201)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (3 10)  (931 202)  (931 202)  routing T_18_12.sp12_v_t_22 <X> T_18_12.sp12_h_l_22
 (4 10)  (932 202)  (932 202)  routing T_18_12.sp4_h_r_0 <X> T_18_12.sp4_v_t_43
 (6 10)  (934 202)  (934 202)  routing T_18_12.sp4_h_r_0 <X> T_18_12.sp4_v_t_43
 (15 10)  (943 202)  (943 202)  routing T_18_12.sp4_h_r_45 <X> T_18_12.lc_trk_g2_5
 (16 10)  (944 202)  (944 202)  routing T_18_12.sp4_h_r_45 <X> T_18_12.lc_trk_g2_5
 (17 10)  (945 202)  (945 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (946 202)  (946 202)  routing T_18_12.sp4_h_r_45 <X> T_18_12.lc_trk_g2_5
 (5 11)  (933 203)  (933 203)  routing T_18_12.sp4_h_r_0 <X> T_18_12.sp4_v_t_43
 (11 11)  (939 203)  (939 203)  routing T_18_12.sp4_h_r_8 <X> T_18_12.sp4_h_l_45
 (18 11)  (946 203)  (946 203)  routing T_18_12.sp4_h_r_45 <X> T_18_12.lc_trk_g2_5
 (22 11)  (950 203)  (950 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (951 203)  (951 203)  routing T_18_12.sp4_h_r_30 <X> T_18_12.lc_trk_g2_6
 (24 11)  (952 203)  (952 203)  routing T_18_12.sp4_h_r_30 <X> T_18_12.lc_trk_g2_6
 (25 11)  (953 203)  (953 203)  routing T_18_12.sp4_h_r_30 <X> T_18_12.lc_trk_g2_6
 (9 12)  (937 204)  (937 204)  routing T_18_12.sp4_v_t_47 <X> T_18_12.sp4_h_r_10
 (13 12)  (941 204)  (941 204)  routing T_18_12.sp4_v_t_46 <X> T_18_12.sp4_v_b_11
 (8 13)  (936 205)  (936 205)  routing T_18_12.sp4_v_t_42 <X> T_18_12.sp4_v_b_10
 (10 13)  (938 205)  (938 205)  routing T_18_12.sp4_v_t_42 <X> T_18_12.sp4_v_b_10
 (22 13)  (950 205)  (950 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (951 205)  (951 205)  routing T_18_12.sp4_h_l_15 <X> T_18_12.lc_trk_g3_2
 (24 13)  (952 205)  (952 205)  routing T_18_12.sp4_h_l_15 <X> T_18_12.lc_trk_g3_2
 (25 13)  (953 205)  (953 205)  routing T_18_12.sp4_h_l_15 <X> T_18_12.lc_trk_g3_2
 (0 14)  (928 206)  (928 206)  routing T_18_12.glb_netwk_6 <X> T_18_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 206)  (929 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (933 206)  (933 206)  routing T_18_12.sp4_v_t_38 <X> T_18_12.sp4_h_l_44
 (14 14)  (942 206)  (942 206)  routing T_18_12.sp4_h_r_44 <X> T_18_12.lc_trk_g3_4
 (21 14)  (949 206)  (949 206)  routing T_18_12.sp4_h_l_34 <X> T_18_12.lc_trk_g3_7
 (22 14)  (950 206)  (950 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (951 206)  (951 206)  routing T_18_12.sp4_h_l_34 <X> T_18_12.lc_trk_g3_7
 (24 14)  (952 206)  (952 206)  routing T_18_12.sp4_h_l_34 <X> T_18_12.lc_trk_g3_7
 (25 14)  (953 206)  (953 206)  routing T_18_12.sp4_v_b_38 <X> T_18_12.lc_trk_g3_6
 (0 15)  (928 207)  (928 207)  routing T_18_12.glb_netwk_6 <X> T_18_12.wire_logic_cluster/lc_7/s_r
 (4 15)  (932 207)  (932 207)  routing T_18_12.sp4_v_t_38 <X> T_18_12.sp4_h_l_44
 (6 15)  (934 207)  (934 207)  routing T_18_12.sp4_v_t_38 <X> T_18_12.sp4_h_l_44
 (14 15)  (942 207)  (942 207)  routing T_18_12.sp4_h_r_44 <X> T_18_12.lc_trk_g3_4
 (15 15)  (943 207)  (943 207)  routing T_18_12.sp4_h_r_44 <X> T_18_12.lc_trk_g3_4
 (16 15)  (944 207)  (944 207)  routing T_18_12.sp4_h_r_44 <X> T_18_12.lc_trk_g3_4
 (17 15)  (945 207)  (945 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (949 207)  (949 207)  routing T_18_12.sp4_h_l_34 <X> T_18_12.lc_trk_g3_7
 (22 15)  (950 207)  (950 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (951 207)  (951 207)  routing T_18_12.sp4_v_b_38 <X> T_18_12.lc_trk_g3_6
 (25 15)  (953 207)  (953 207)  routing T_18_12.sp4_v_b_38 <X> T_18_12.lc_trk_g3_6


LogicTile_19_12

 (11 0)  (993 192)  (993 192)  routing T_19_12.sp4_h_l_45 <X> T_19_12.sp4_v_b_2
 (13 0)  (995 192)  (995 192)  routing T_19_12.sp4_h_l_45 <X> T_19_12.sp4_v_b_2
 (29 0)  (1011 192)  (1011 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 192)  (1012 192)  routing T_19_12.lc_trk_g0_7 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 192)  (1014 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 192)  (1015 192)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 192)  (1016 192)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 192)  (1018 192)  LC_0 Logic Functioning bit
 (38 0)  (1020 192)  (1020 192)  LC_0 Logic Functioning bit
 (40 0)  (1022 192)  (1022 192)  LC_0 Logic Functioning bit
 (41 0)  (1023 192)  (1023 192)  LC_0 Logic Functioning bit
 (43 0)  (1025 192)  (1025 192)  LC_0 Logic Functioning bit
 (12 1)  (994 193)  (994 193)  routing T_19_12.sp4_h_l_45 <X> T_19_12.sp4_v_b_2
 (26 1)  (1008 193)  (1008 193)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 193)  (1009 193)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 193)  (1010 193)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 193)  (1011 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 193)  (1012 193)  routing T_19_12.lc_trk_g0_7 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 193)  (1013 193)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 193)  (1014 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1015 193)  (1015 193)  routing T_19_12.lc_trk_g2_0 <X> T_19_12.input_2_0
 (39 1)  (1021 193)  (1021 193)  LC_0 Logic Functioning bit
 (40 1)  (1022 193)  (1022 193)  LC_0 Logic Functioning bit
 (41 1)  (1023 193)  (1023 193)  LC_0 Logic Functioning bit
 (43 1)  (1025 193)  (1025 193)  LC_0 Logic Functioning bit
 (48 1)  (1030 193)  (1030 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (983 194)  (983 194)  routing T_19_12.glb_netwk_5 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (2 2)  (984 194)  (984 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (990 194)  (990 194)  routing T_19_12.sp4_v_t_36 <X> T_19_12.sp4_h_l_36
 (9 2)  (991 194)  (991 194)  routing T_19_12.sp4_v_t_36 <X> T_19_12.sp4_h_l_36
 (12 2)  (994 194)  (994 194)  routing T_19_12.sp4_v_t_39 <X> T_19_12.sp4_h_l_39
 (21 2)  (1003 194)  (1003 194)  routing T_19_12.sp4_h_l_10 <X> T_19_12.lc_trk_g0_7
 (22 2)  (1004 194)  (1004 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1005 194)  (1005 194)  routing T_19_12.sp4_h_l_10 <X> T_19_12.lc_trk_g0_7
 (24 2)  (1006 194)  (1006 194)  routing T_19_12.sp4_h_l_10 <X> T_19_12.lc_trk_g0_7
 (29 2)  (1011 194)  (1011 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 194)  (1012 194)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 194)  (1013 194)  routing T_19_12.lc_trk_g1_5 <X> T_19_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 194)  (1014 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 194)  (1016 194)  routing T_19_12.lc_trk_g1_5 <X> T_19_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 194)  (1018 194)  LC_1 Logic Functioning bit
 (37 2)  (1019 194)  (1019 194)  LC_1 Logic Functioning bit
 (38 2)  (1020 194)  (1020 194)  LC_1 Logic Functioning bit
 (39 2)  (1021 194)  (1021 194)  LC_1 Logic Functioning bit
 (40 2)  (1022 194)  (1022 194)  LC_1 Logic Functioning bit
 (41 2)  (1023 194)  (1023 194)  LC_1 Logic Functioning bit
 (47 2)  (1029 194)  (1029 194)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (982 195)  (982 195)  routing T_19_12.glb_netwk_5 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (11 3)  (993 195)  (993 195)  routing T_19_12.sp4_v_t_39 <X> T_19_12.sp4_h_l_39
 (14 3)  (996 195)  (996 195)  routing T_19_12.sp4_r_v_b_28 <X> T_19_12.lc_trk_g0_4
 (17 3)  (999 195)  (999 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (1003 195)  (1003 195)  routing T_19_12.sp4_h_l_10 <X> T_19_12.lc_trk_g0_7
 (22 3)  (1004 195)  (1004 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1007 195)  (1007 195)  routing T_19_12.sp4_r_v_b_30 <X> T_19_12.lc_trk_g0_6
 (26 3)  (1008 195)  (1008 195)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 195)  (1009 195)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 195)  (1010 195)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 195)  (1011 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 195)  (1012 195)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (1014 195)  (1014 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1015 195)  (1015 195)  routing T_19_12.lc_trk_g3_0 <X> T_19_12.input_2_1
 (34 3)  (1016 195)  (1016 195)  routing T_19_12.lc_trk_g3_0 <X> T_19_12.input_2_1
 (36 3)  (1018 195)  (1018 195)  LC_1 Logic Functioning bit
 (38 3)  (1020 195)  (1020 195)  LC_1 Logic Functioning bit
 (41 3)  (1023 195)  (1023 195)  LC_1 Logic Functioning bit
 (1 4)  (983 196)  (983 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (5 4)  (987 196)  (987 196)  routing T_19_12.sp4_h_l_37 <X> T_19_12.sp4_h_r_3
 (15 4)  (997 196)  (997 196)  routing T_19_12.sp4_v_b_17 <X> T_19_12.lc_trk_g1_1
 (16 4)  (998 196)  (998 196)  routing T_19_12.sp4_v_b_17 <X> T_19_12.lc_trk_g1_1
 (17 4)  (999 196)  (999 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (1003 196)  (1003 196)  routing T_19_12.sp4_h_r_19 <X> T_19_12.lc_trk_g1_3
 (22 4)  (1004 196)  (1004 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1005 196)  (1005 196)  routing T_19_12.sp4_h_r_19 <X> T_19_12.lc_trk_g1_3
 (24 4)  (1006 196)  (1006 196)  routing T_19_12.sp4_h_r_19 <X> T_19_12.lc_trk_g1_3
 (28 4)  (1010 196)  (1010 196)  routing T_19_12.lc_trk_g2_1 <X> T_19_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 196)  (1011 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (45 4)  (1027 196)  (1027 196)  LC_2 Logic Functioning bit
 (47 4)  (1029 196)  (1029 196)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (982 197)  (982 197)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (1 5)  (983 197)  (983 197)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (4 5)  (986 197)  (986 197)  routing T_19_12.sp4_h_l_37 <X> T_19_12.sp4_h_r_3
 (5 5)  (987 197)  (987 197)  routing T_19_12.sp4_h_r_3 <X> T_19_12.sp4_v_b_3
 (17 5)  (999 197)  (999 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 5)  (1003 197)  (1003 197)  routing T_19_12.sp4_h_r_19 <X> T_19_12.lc_trk_g1_3
 (27 5)  (1009 197)  (1009 197)  routing T_19_12.lc_trk_g1_1 <X> T_19_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 197)  (1011 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (1018 197)  (1018 197)  LC_2 Logic Functioning bit
 (38 5)  (1020 197)  (1020 197)  LC_2 Logic Functioning bit
 (41 5)  (1023 197)  (1023 197)  LC_2 Logic Functioning bit
 (43 5)  (1025 197)  (1025 197)  LC_2 Logic Functioning bit
 (44 5)  (1026 197)  (1026 197)  LC_2 Logic Functioning bit
 (45 5)  (1027 197)  (1027 197)  LC_2 Logic Functioning bit
 (17 6)  (999 198)  (999 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (1004 198)  (1004 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (1008 198)  (1008 198)  routing T_19_12.lc_trk_g0_7 <X> T_19_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 198)  (1009 198)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 198)  (1010 198)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 198)  (1011 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 198)  (1013 198)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 198)  (1014 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 198)  (1015 198)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 198)  (1017 198)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.input_2_3
 (36 6)  (1018 198)  (1018 198)  LC_3 Logic Functioning bit
 (38 6)  (1020 198)  (1020 198)  LC_3 Logic Functioning bit
 (40 6)  (1022 198)  (1022 198)  LC_3 Logic Functioning bit
 (41 6)  (1023 198)  (1023 198)  LC_3 Logic Functioning bit
 (43 6)  (1025 198)  (1025 198)  LC_3 Logic Functioning bit
 (46 6)  (1028 198)  (1028 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (5 7)  (987 199)  (987 199)  routing T_19_12.sp4_h_l_38 <X> T_19_12.sp4_v_t_38
 (18 7)  (1000 199)  (1000 199)  routing T_19_12.sp4_r_v_b_29 <X> T_19_12.lc_trk_g1_5
 (26 7)  (1008 199)  (1008 199)  routing T_19_12.lc_trk_g0_7 <X> T_19_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 199)  (1011 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 199)  (1012 199)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 199)  (1013 199)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 199)  (1014 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (1015 199)  (1015 199)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.input_2_3
 (34 7)  (1016 199)  (1016 199)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.input_2_3
 (39 7)  (1021 199)  (1021 199)  LC_3 Logic Functioning bit
 (40 7)  (1022 199)  (1022 199)  LC_3 Logic Functioning bit
 (41 7)  (1023 199)  (1023 199)  LC_3 Logic Functioning bit
 (43 7)  (1025 199)  (1025 199)  LC_3 Logic Functioning bit
 (2 8)  (984 200)  (984 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (15 8)  (997 200)  (997 200)  routing T_19_12.sp4_h_r_41 <X> T_19_12.lc_trk_g2_1
 (16 8)  (998 200)  (998 200)  routing T_19_12.sp4_h_r_41 <X> T_19_12.lc_trk_g2_1
 (17 8)  (999 200)  (999 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1000 200)  (1000 200)  routing T_19_12.sp4_h_r_41 <X> T_19_12.lc_trk_g2_1
 (22 8)  (1004 200)  (1004 200)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1005 200)  (1005 200)  routing T_19_12.sp12_v_b_11 <X> T_19_12.lc_trk_g2_3
 (27 8)  (1009 200)  (1009 200)  routing T_19_12.lc_trk_g1_0 <X> T_19_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 200)  (1011 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (45 8)  (1027 200)  (1027 200)  LC_4 Logic Functioning bit
 (8 9)  (990 201)  (990 201)  routing T_19_12.sp4_v_t_41 <X> T_19_12.sp4_v_b_7
 (10 9)  (992 201)  (992 201)  routing T_19_12.sp4_v_t_41 <X> T_19_12.sp4_v_b_7
 (11 9)  (993 201)  (993 201)  routing T_19_12.sp4_h_l_45 <X> T_19_12.sp4_h_r_8
 (14 9)  (996 201)  (996 201)  routing T_19_12.sp12_v_b_16 <X> T_19_12.lc_trk_g2_0
 (16 9)  (998 201)  (998 201)  routing T_19_12.sp12_v_b_16 <X> T_19_12.lc_trk_g2_0
 (17 9)  (999 201)  (999 201)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (18 9)  (1000 201)  (1000 201)  routing T_19_12.sp4_h_r_41 <X> T_19_12.lc_trk_g2_1
 (27 9)  (1009 201)  (1009 201)  routing T_19_12.lc_trk_g1_1 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 201)  (1011 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (1018 201)  (1018 201)  LC_4 Logic Functioning bit
 (38 9)  (1020 201)  (1020 201)  LC_4 Logic Functioning bit
 (41 9)  (1023 201)  (1023 201)  LC_4 Logic Functioning bit
 (43 9)  (1025 201)  (1025 201)  LC_4 Logic Functioning bit
 (45 9)  (1027 201)  (1027 201)  LC_4 Logic Functioning bit
 (52 9)  (1034 201)  (1034 201)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (5 10)  (987 202)  (987 202)  routing T_19_12.sp4_v_t_43 <X> T_19_12.sp4_h_l_43
 (21 10)  (1003 202)  (1003 202)  routing T_19_12.wire_logic_cluster/lc_7/out <X> T_19_12.lc_trk_g2_7
 (22 10)  (1004 202)  (1004 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (1009 202)  (1009 202)  routing T_19_12.lc_trk_g1_5 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 202)  (1011 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 202)  (1012 202)  routing T_19_12.lc_trk_g1_5 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 202)  (1013 202)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 202)  (1014 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 202)  (1015 202)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 202)  (1017 202)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.input_2_5
 (36 10)  (1018 202)  (1018 202)  LC_5 Logic Functioning bit
 (38 10)  (1020 202)  (1020 202)  LC_5 Logic Functioning bit
 (40 10)  (1022 202)  (1022 202)  LC_5 Logic Functioning bit
 (41 10)  (1023 202)  (1023 202)  LC_5 Logic Functioning bit
 (43 10)  (1025 202)  (1025 202)  LC_5 Logic Functioning bit
 (6 11)  (988 203)  (988 203)  routing T_19_12.sp4_v_t_43 <X> T_19_12.sp4_h_l_43
 (22 11)  (1004 203)  (1004 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1007 203)  (1007 203)  routing T_19_12.sp4_r_v_b_38 <X> T_19_12.lc_trk_g2_6
 (26 11)  (1008 203)  (1008 203)  routing T_19_12.lc_trk_g2_3 <X> T_19_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 203)  (1010 203)  routing T_19_12.lc_trk_g2_3 <X> T_19_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 203)  (1011 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 203)  (1013 203)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 203)  (1014 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (1015 203)  (1015 203)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.input_2_5
 (34 11)  (1016 203)  (1016 203)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.input_2_5
 (38 11)  (1020 203)  (1020 203)  LC_5 Logic Functioning bit
 (40 11)  (1022 203)  (1022 203)  LC_5 Logic Functioning bit
 (41 11)  (1023 203)  (1023 203)  LC_5 Logic Functioning bit
 (42 11)  (1024 203)  (1024 203)  LC_5 Logic Functioning bit
 (13 12)  (995 204)  (995 204)  routing T_19_12.sp4_h_l_46 <X> T_19_12.sp4_v_b_11
 (22 12)  (1004 204)  (1004 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1005 204)  (1005 204)  routing T_19_12.sp4_h_r_27 <X> T_19_12.lc_trk_g3_3
 (24 12)  (1006 204)  (1006 204)  routing T_19_12.sp4_h_r_27 <X> T_19_12.lc_trk_g3_3
 (25 12)  (1007 204)  (1007 204)  routing T_19_12.wire_logic_cluster/lc_2/out <X> T_19_12.lc_trk_g3_2
 (29 12)  (1011 204)  (1011 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 204)  (1012 204)  routing T_19_12.lc_trk_g0_7 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 204)  (1013 204)  routing T_19_12.lc_trk_g2_7 <X> T_19_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 204)  (1014 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 204)  (1015 204)  routing T_19_12.lc_trk_g2_7 <X> T_19_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 204)  (1017 204)  routing T_19_12.lc_trk_g1_7 <X> T_19_12.input_2_6
 (36 12)  (1018 204)  (1018 204)  LC_6 Logic Functioning bit
 (38 12)  (1020 204)  (1020 204)  LC_6 Logic Functioning bit
 (40 12)  (1022 204)  (1022 204)  LC_6 Logic Functioning bit
 (41 12)  (1023 204)  (1023 204)  LC_6 Logic Functioning bit
 (43 12)  (1025 204)  (1025 204)  LC_6 Logic Functioning bit
 (8 13)  (990 205)  (990 205)  routing T_19_12.sp4_v_t_42 <X> T_19_12.sp4_v_b_10
 (10 13)  (992 205)  (992 205)  routing T_19_12.sp4_v_t_42 <X> T_19_12.sp4_v_b_10
 (12 13)  (994 205)  (994 205)  routing T_19_12.sp4_h_l_46 <X> T_19_12.sp4_v_b_11
 (14 13)  (996 205)  (996 205)  routing T_19_12.sp12_v_b_16 <X> T_19_12.lc_trk_g3_0
 (16 13)  (998 205)  (998 205)  routing T_19_12.sp12_v_b_16 <X> T_19_12.lc_trk_g3_0
 (17 13)  (999 205)  (999 205)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (21 13)  (1003 205)  (1003 205)  routing T_19_12.sp4_h_r_27 <X> T_19_12.lc_trk_g3_3
 (22 13)  (1004 205)  (1004 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1008 205)  (1008 205)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 205)  (1009 205)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 205)  (1010 205)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 205)  (1011 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 205)  (1012 205)  routing T_19_12.lc_trk_g0_7 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 205)  (1013 205)  routing T_19_12.lc_trk_g2_7 <X> T_19_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 205)  (1014 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (1016 205)  (1016 205)  routing T_19_12.lc_trk_g1_7 <X> T_19_12.input_2_6
 (35 13)  (1017 205)  (1017 205)  routing T_19_12.lc_trk_g1_7 <X> T_19_12.input_2_6
 (39 13)  (1021 205)  (1021 205)  LC_6 Logic Functioning bit
 (40 13)  (1022 205)  (1022 205)  LC_6 Logic Functioning bit
 (41 13)  (1023 205)  (1023 205)  LC_6 Logic Functioning bit
 (43 13)  (1025 205)  (1025 205)  LC_6 Logic Functioning bit
 (48 13)  (1030 205)  (1030 205)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (982 206)  (982 206)  routing T_19_12.glb_netwk_4 <X> T_19_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 206)  (983 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (996 206)  (996 206)  routing T_19_12.wire_logic_cluster/lc_4/out <X> T_19_12.lc_trk_g3_4
 (27 14)  (1009 206)  (1009 206)  routing T_19_12.lc_trk_g1_1 <X> T_19_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 206)  (1011 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 206)  (1013 206)  routing T_19_12.lc_trk_g0_4 <X> T_19_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 206)  (1014 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 206)  (1019 206)  LC_7 Logic Functioning bit
 (39 14)  (1021 206)  (1021 206)  LC_7 Logic Functioning bit
 (45 14)  (1027 206)  (1027 206)  LC_7 Logic Functioning bit
 (17 15)  (999 207)  (999 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (37 15)  (1019 207)  (1019 207)  LC_7 Logic Functioning bit
 (39 15)  (1021 207)  (1021 207)  LC_7 Logic Functioning bit
 (44 15)  (1026 207)  (1026 207)  LC_7 Logic Functioning bit
 (45 15)  (1027 207)  (1027 207)  LC_7 Logic Functioning bit
 (47 15)  (1029 207)  (1029 207)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_20_12

 (0 0)  (1036 192)  (1036 192)  Negative Clock bit

 (5 0)  (1041 192)  (1041 192)  routing T_20_12.sp4_v_b_6 <X> T_20_12.sp4_h_r_0
 (22 0)  (1058 192)  (1058 192)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1059 192)  (1059 192)  routing T_20_12.sp12_h_l_16 <X> T_20_12.lc_trk_g0_3
 (25 0)  (1061 192)  (1061 192)  routing T_20_12.sp4_h_l_7 <X> T_20_12.lc_trk_g0_2
 (27 0)  (1063 192)  (1063 192)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 192)  (1064 192)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 192)  (1065 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 192)  (1066 192)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 192)  (1068 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 192)  (1069 192)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 192)  (1070 192)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 192)  (1071 192)  routing T_20_12.lc_trk_g2_4 <X> T_20_12.input_2_0
 (36 0)  (1072 192)  (1072 192)  LC_0 Logic Functioning bit
 (37 0)  (1073 192)  (1073 192)  LC_0 Logic Functioning bit
 (38 0)  (1074 192)  (1074 192)  LC_0 Logic Functioning bit
 (39 0)  (1075 192)  (1075 192)  LC_0 Logic Functioning bit
 (40 0)  (1076 192)  (1076 192)  LC_0 Logic Functioning bit
 (41 0)  (1077 192)  (1077 192)  LC_0 Logic Functioning bit
 (47 0)  (1083 192)  (1083 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (4 1)  (1040 193)  (1040 193)  routing T_20_12.sp4_v_b_6 <X> T_20_12.sp4_h_r_0
 (6 1)  (1042 193)  (1042 193)  routing T_20_12.sp4_v_b_6 <X> T_20_12.sp4_h_r_0
 (21 1)  (1057 193)  (1057 193)  routing T_20_12.sp12_h_l_16 <X> T_20_12.lc_trk_g0_3
 (22 1)  (1058 193)  (1058 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1059 193)  (1059 193)  routing T_20_12.sp4_h_l_7 <X> T_20_12.lc_trk_g0_2
 (24 1)  (1060 193)  (1060 193)  routing T_20_12.sp4_h_l_7 <X> T_20_12.lc_trk_g0_2
 (25 1)  (1061 193)  (1061 193)  routing T_20_12.sp4_h_l_7 <X> T_20_12.lc_trk_g0_2
 (26 1)  (1062 193)  (1062 193)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 193)  (1063 193)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 193)  (1064 193)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 193)  (1065 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 193)  (1067 193)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 193)  (1068 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1069 193)  (1069 193)  routing T_20_12.lc_trk_g2_4 <X> T_20_12.input_2_0
 (36 1)  (1072 193)  (1072 193)  LC_0 Logic Functioning bit
 (38 1)  (1074 193)  (1074 193)  LC_0 Logic Functioning bit
 (41 1)  (1077 193)  (1077 193)  LC_0 Logic Functioning bit
 (1 2)  (1037 194)  (1037 194)  routing T_20_12.glb_netwk_5 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 194)  (1038 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (1041 194)  (1041 194)  routing T_20_12.sp4_v_t_43 <X> T_20_12.sp4_h_l_37
 (6 2)  (1042 194)  (1042 194)  routing T_20_12.sp4_h_l_42 <X> T_20_12.sp4_v_t_37
 (15 2)  (1051 194)  (1051 194)  routing T_20_12.lft_op_5 <X> T_20_12.lc_trk_g0_5
 (17 2)  (1053 194)  (1053 194)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1054 194)  (1054 194)  routing T_20_12.lft_op_5 <X> T_20_12.lc_trk_g0_5
 (26 2)  (1062 194)  (1062 194)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 194)  (1063 194)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 194)  (1064 194)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 194)  (1065 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 194)  (1067 194)  routing T_20_12.lc_trk_g2_4 <X> T_20_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 194)  (1068 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 194)  (1069 194)  routing T_20_12.lc_trk_g2_4 <X> T_20_12.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 194)  (1071 194)  routing T_20_12.lc_trk_g2_5 <X> T_20_12.input_2_1
 (36 2)  (1072 194)  (1072 194)  LC_1 Logic Functioning bit
 (37 2)  (1073 194)  (1073 194)  LC_1 Logic Functioning bit
 (40 2)  (1076 194)  (1076 194)  LC_1 Logic Functioning bit
 (41 2)  (1077 194)  (1077 194)  LC_1 Logic Functioning bit
 (42 2)  (1078 194)  (1078 194)  LC_1 Logic Functioning bit
 (43 2)  (1079 194)  (1079 194)  LC_1 Logic Functioning bit
 (0 3)  (1036 195)  (1036 195)  routing T_20_12.glb_netwk_5 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (4 3)  (1040 195)  (1040 195)  routing T_20_12.sp4_v_t_43 <X> T_20_12.sp4_h_l_37
 (6 3)  (1042 195)  (1042 195)  routing T_20_12.sp4_v_t_43 <X> T_20_12.sp4_h_l_37
 (15 3)  (1051 195)  (1051 195)  routing T_20_12.sp4_v_t_9 <X> T_20_12.lc_trk_g0_4
 (16 3)  (1052 195)  (1052 195)  routing T_20_12.sp4_v_t_9 <X> T_20_12.lc_trk_g0_4
 (17 3)  (1053 195)  (1053 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 3)  (1062 195)  (1062 195)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 195)  (1064 195)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 195)  (1065 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 195)  (1066 195)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (1068 195)  (1068 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (1069 195)  (1069 195)  routing T_20_12.lc_trk_g2_5 <X> T_20_12.input_2_1
 (37 3)  (1073 195)  (1073 195)  LC_1 Logic Functioning bit
 (40 3)  (1076 195)  (1076 195)  LC_1 Logic Functioning bit
 (42 3)  (1078 195)  (1078 195)  LC_1 Logic Functioning bit
 (0 4)  (1036 196)  (1036 196)  routing T_20_12.lc_trk_g2_2 <X> T_20_12.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 196)  (1037 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (1050 196)  (1050 196)  routing T_20_12.bnr_op_0 <X> T_20_12.lc_trk_g1_0
 (17 4)  (1053 196)  (1053 196)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (1054 196)  (1054 196)  routing T_20_12.bnr_op_1 <X> T_20_12.lc_trk_g1_1
 (21 4)  (1057 196)  (1057 196)  routing T_20_12.wire_logic_cluster/lc_3/out <X> T_20_12.lc_trk_g1_3
 (22 4)  (1058 196)  (1058 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (1063 196)  (1063 196)  routing T_20_12.lc_trk_g1_2 <X> T_20_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 196)  (1065 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 196)  (1068 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 196)  (1070 196)  routing T_20_12.lc_trk_g1_0 <X> T_20_12.wire_logic_cluster/lc_2/in_3
 (38 4)  (1074 196)  (1074 196)  LC_2 Logic Functioning bit
 (39 4)  (1075 196)  (1075 196)  LC_2 Logic Functioning bit
 (40 4)  (1076 196)  (1076 196)  LC_2 Logic Functioning bit
 (41 4)  (1077 196)  (1077 196)  LC_2 Logic Functioning bit
 (42 4)  (1078 196)  (1078 196)  LC_2 Logic Functioning bit
 (43 4)  (1079 196)  (1079 196)  LC_2 Logic Functioning bit
 (50 4)  (1086 196)  (1086 196)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1037 197)  (1037 197)  routing T_20_12.lc_trk_g2_2 <X> T_20_12.wire_logic_cluster/lc_7/cen
 (14 5)  (1050 197)  (1050 197)  routing T_20_12.bnr_op_0 <X> T_20_12.lc_trk_g1_0
 (17 5)  (1053 197)  (1053 197)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (1054 197)  (1054 197)  routing T_20_12.bnr_op_1 <X> T_20_12.lc_trk_g1_1
 (22 5)  (1058 197)  (1058 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1059 197)  (1059 197)  routing T_20_12.sp4_h_r_2 <X> T_20_12.lc_trk_g1_2
 (24 5)  (1060 197)  (1060 197)  routing T_20_12.sp4_h_r_2 <X> T_20_12.lc_trk_g1_2
 (25 5)  (1061 197)  (1061 197)  routing T_20_12.sp4_h_r_2 <X> T_20_12.lc_trk_g1_2
 (27 5)  (1063 197)  (1063 197)  routing T_20_12.lc_trk_g3_1 <X> T_20_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 197)  (1064 197)  routing T_20_12.lc_trk_g3_1 <X> T_20_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 197)  (1065 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 197)  (1066 197)  routing T_20_12.lc_trk_g1_2 <X> T_20_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (1072 197)  (1072 197)  LC_2 Logic Functioning bit
 (38 5)  (1074 197)  (1074 197)  LC_2 Logic Functioning bit
 (39 5)  (1075 197)  (1075 197)  LC_2 Logic Functioning bit
 (40 5)  (1076 197)  (1076 197)  LC_2 Logic Functioning bit
 (41 5)  (1077 197)  (1077 197)  LC_2 Logic Functioning bit
 (42 5)  (1078 197)  (1078 197)  LC_2 Logic Functioning bit
 (43 5)  (1079 197)  (1079 197)  LC_2 Logic Functioning bit
 (2 6)  (1038 198)  (1038 198)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (5 6)  (1041 198)  (1041 198)  routing T_20_12.sp4_v_t_44 <X> T_20_12.sp4_h_l_38
 (29 6)  (1065 198)  (1065 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 198)  (1066 198)  routing T_20_12.lc_trk_g0_4 <X> T_20_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 198)  (1068 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 198)  (1070 198)  routing T_20_12.lc_trk_g1_3 <X> T_20_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 198)  (1072 198)  LC_3 Logic Functioning bit
 (37 6)  (1073 198)  (1073 198)  LC_3 Logic Functioning bit
 (39 6)  (1075 198)  (1075 198)  LC_3 Logic Functioning bit
 (43 6)  (1079 198)  (1079 198)  LC_3 Logic Functioning bit
 (50 6)  (1086 198)  (1086 198)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (1040 199)  (1040 199)  routing T_20_12.sp4_v_t_44 <X> T_20_12.sp4_h_l_38
 (6 7)  (1042 199)  (1042 199)  routing T_20_12.sp4_v_t_44 <X> T_20_12.sp4_h_l_38
 (31 7)  (1067 199)  (1067 199)  routing T_20_12.lc_trk_g1_3 <X> T_20_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 199)  (1072 199)  LC_3 Logic Functioning bit
 (37 7)  (1073 199)  (1073 199)  LC_3 Logic Functioning bit
 (39 7)  (1075 199)  (1075 199)  LC_3 Logic Functioning bit
 (43 7)  (1079 199)  (1079 199)  LC_3 Logic Functioning bit
 (5 8)  (1041 200)  (1041 200)  routing T_20_12.sp4_v_t_43 <X> T_20_12.sp4_h_r_6
 (8 8)  (1044 200)  (1044 200)  routing T_20_12.sp4_v_b_1 <X> T_20_12.sp4_h_r_7
 (9 8)  (1045 200)  (1045 200)  routing T_20_12.sp4_v_b_1 <X> T_20_12.sp4_h_r_7
 (10 8)  (1046 200)  (1046 200)  routing T_20_12.sp4_v_b_1 <X> T_20_12.sp4_h_r_7
 (15 8)  (1051 200)  (1051 200)  routing T_20_12.sp4_v_t_28 <X> T_20_12.lc_trk_g2_1
 (16 8)  (1052 200)  (1052 200)  routing T_20_12.sp4_v_t_28 <X> T_20_12.lc_trk_g2_1
 (17 8)  (1053 200)  (1053 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (1061 200)  (1061 200)  routing T_20_12.sp4_h_r_42 <X> T_20_12.lc_trk_g2_2
 (26 8)  (1062 200)  (1062 200)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (32 8)  (1068 200)  (1068 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 200)  (1069 200)  routing T_20_12.lc_trk_g2_1 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 200)  (1072 200)  LC_4 Logic Functioning bit
 (38 8)  (1074 200)  (1074 200)  LC_4 Logic Functioning bit
 (42 8)  (1078 200)  (1078 200)  LC_4 Logic Functioning bit
 (43 8)  (1079 200)  (1079 200)  LC_4 Logic Functioning bit
 (45 8)  (1081 200)  (1081 200)  LC_4 Logic Functioning bit
 (50 8)  (1086 200)  (1086 200)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (1087 200)  (1087 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (9 9)  (1045 201)  (1045 201)  routing T_20_12.sp4_v_t_46 <X> T_20_12.sp4_v_b_7
 (10 9)  (1046 201)  (1046 201)  routing T_20_12.sp4_v_t_46 <X> T_20_12.sp4_v_b_7
 (12 9)  (1048 201)  (1048 201)  routing T_20_12.sp4_h_r_8 <X> T_20_12.sp4_v_b_8
 (15 9)  (1051 201)  (1051 201)  routing T_20_12.sp4_v_t_29 <X> T_20_12.lc_trk_g2_0
 (16 9)  (1052 201)  (1052 201)  routing T_20_12.sp4_v_t_29 <X> T_20_12.lc_trk_g2_0
 (17 9)  (1053 201)  (1053 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (1058 201)  (1058 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1059 201)  (1059 201)  routing T_20_12.sp4_h_r_42 <X> T_20_12.lc_trk_g2_2
 (24 9)  (1060 201)  (1060 201)  routing T_20_12.sp4_h_r_42 <X> T_20_12.lc_trk_g2_2
 (25 9)  (1061 201)  (1061 201)  routing T_20_12.sp4_h_r_42 <X> T_20_12.lc_trk_g2_2
 (27 9)  (1063 201)  (1063 201)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 201)  (1064 201)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 201)  (1065 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (37 9)  (1073 201)  (1073 201)  LC_4 Logic Functioning bit
 (39 9)  (1075 201)  (1075 201)  LC_4 Logic Functioning bit
 (42 9)  (1078 201)  (1078 201)  LC_4 Logic Functioning bit
 (43 9)  (1079 201)  (1079 201)  LC_4 Logic Functioning bit
 (45 9)  (1081 201)  (1081 201)  LC_4 Logic Functioning bit
 (14 10)  (1050 202)  (1050 202)  routing T_20_12.sp4_v_b_36 <X> T_20_12.lc_trk_g2_4
 (16 10)  (1052 202)  (1052 202)  routing T_20_12.sp4_v_t_16 <X> T_20_12.lc_trk_g2_5
 (17 10)  (1053 202)  (1053 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1054 202)  (1054 202)  routing T_20_12.sp4_v_t_16 <X> T_20_12.lc_trk_g2_5
 (22 10)  (1058 202)  (1058 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (29 10)  (1065 202)  (1065 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 202)  (1068 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 202)  (1070 202)  routing T_20_12.lc_trk_g1_1 <X> T_20_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 202)  (1071 202)  routing T_20_12.lc_trk_g0_5 <X> T_20_12.input_2_5
 (38 10)  (1074 202)  (1074 202)  LC_5 Logic Functioning bit
 (39 10)  (1075 202)  (1075 202)  LC_5 Logic Functioning bit
 (40 10)  (1076 202)  (1076 202)  LC_5 Logic Functioning bit
 (41 10)  (1077 202)  (1077 202)  LC_5 Logic Functioning bit
 (42 10)  (1078 202)  (1078 202)  LC_5 Logic Functioning bit
 (43 10)  (1079 202)  (1079 202)  LC_5 Logic Functioning bit
 (14 11)  (1050 203)  (1050 203)  routing T_20_12.sp4_v_b_36 <X> T_20_12.lc_trk_g2_4
 (16 11)  (1052 203)  (1052 203)  routing T_20_12.sp4_v_b_36 <X> T_20_12.lc_trk_g2_4
 (17 11)  (1053 203)  (1053 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (26 11)  (1062 203)  (1062 203)  routing T_20_12.lc_trk_g0_3 <X> T_20_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 203)  (1065 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 203)  (1066 203)  routing T_20_12.lc_trk_g0_2 <X> T_20_12.wire_logic_cluster/lc_5/in_1
 (32 11)  (1068 203)  (1068 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (1072 203)  (1072 203)  LC_5 Logic Functioning bit
 (38 11)  (1074 203)  (1074 203)  LC_5 Logic Functioning bit
 (39 11)  (1075 203)  (1075 203)  LC_5 Logic Functioning bit
 (40 11)  (1076 203)  (1076 203)  LC_5 Logic Functioning bit
 (41 11)  (1077 203)  (1077 203)  LC_5 Logic Functioning bit
 (42 11)  (1078 203)  (1078 203)  LC_5 Logic Functioning bit
 (43 11)  (1079 203)  (1079 203)  LC_5 Logic Functioning bit
 (10 12)  (1046 204)  (1046 204)  routing T_20_12.sp4_v_t_40 <X> T_20_12.sp4_h_r_10
 (12 12)  (1048 204)  (1048 204)  routing T_20_12.sp4_h_l_45 <X> T_20_12.sp4_h_r_11
 (15 12)  (1051 204)  (1051 204)  routing T_20_12.sp4_h_r_33 <X> T_20_12.lc_trk_g3_1
 (16 12)  (1052 204)  (1052 204)  routing T_20_12.sp4_h_r_33 <X> T_20_12.lc_trk_g3_1
 (17 12)  (1053 204)  (1053 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1054 204)  (1054 204)  routing T_20_12.sp4_h_r_33 <X> T_20_12.lc_trk_g3_1
 (22 12)  (1058 204)  (1058 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (1061 204)  (1061 204)  routing T_20_12.sp4_h_r_34 <X> T_20_12.lc_trk_g3_2
 (26 12)  (1062 204)  (1062 204)  routing T_20_12.lc_trk_g0_4 <X> T_20_12.wire_logic_cluster/lc_6/in_0
 (31 12)  (1067 204)  (1067 204)  routing T_20_12.lc_trk_g3_6 <X> T_20_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 204)  (1068 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 204)  (1069 204)  routing T_20_12.lc_trk_g3_6 <X> T_20_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 204)  (1070 204)  routing T_20_12.lc_trk_g3_6 <X> T_20_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 204)  (1072 204)  LC_6 Logic Functioning bit
 (37 12)  (1073 204)  (1073 204)  LC_6 Logic Functioning bit
 (39 12)  (1075 204)  (1075 204)  LC_6 Logic Functioning bit
 (43 12)  (1079 204)  (1079 204)  LC_6 Logic Functioning bit
 (50 12)  (1086 204)  (1086 204)  Cascade bit: LH_LC06_inmux02_5

 (13 13)  (1049 205)  (1049 205)  routing T_20_12.sp4_h_l_45 <X> T_20_12.sp4_h_r_11
 (21 13)  (1057 205)  (1057 205)  routing T_20_12.sp4_r_v_b_43 <X> T_20_12.lc_trk_g3_3
 (22 13)  (1058 205)  (1058 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1059 205)  (1059 205)  routing T_20_12.sp4_h_r_34 <X> T_20_12.lc_trk_g3_2
 (24 13)  (1060 205)  (1060 205)  routing T_20_12.sp4_h_r_34 <X> T_20_12.lc_trk_g3_2
 (29 13)  (1065 205)  (1065 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 205)  (1067 205)  routing T_20_12.lc_trk_g3_6 <X> T_20_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 205)  (1072 205)  LC_6 Logic Functioning bit
 (37 13)  (1073 205)  (1073 205)  LC_6 Logic Functioning bit
 (38 13)  (1074 205)  (1074 205)  LC_6 Logic Functioning bit
 (42 13)  (1078 205)  (1078 205)  LC_6 Logic Functioning bit
 (0 14)  (1036 206)  (1036 206)  routing T_20_12.glb_netwk_4 <X> T_20_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 206)  (1037 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (2 14)  (1038 206)  (1038 206)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (5 14)  (1041 206)  (1041 206)  routing T_20_12.sp4_v_t_38 <X> T_20_12.sp4_h_l_44
 (8 14)  (1044 206)  (1044 206)  routing T_20_12.sp4_h_r_2 <X> T_20_12.sp4_h_l_47
 (10 14)  (1046 206)  (1046 206)  routing T_20_12.sp4_h_r_2 <X> T_20_12.sp4_h_l_47
 (14 14)  (1050 206)  (1050 206)  routing T_20_12.sp4_h_r_36 <X> T_20_12.lc_trk_g3_4
 (15 14)  (1051 206)  (1051 206)  routing T_20_12.tnl_op_5 <X> T_20_12.lc_trk_g3_5
 (17 14)  (1053 206)  (1053 206)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (19 14)  (1055 206)  (1055 206)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (25 14)  (1061 206)  (1061 206)  routing T_20_12.wire_logic_cluster/lc_6/out <X> T_20_12.lc_trk_g3_6
 (32 14)  (1068 206)  (1068 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 206)  (1069 206)  routing T_20_12.lc_trk_g2_0 <X> T_20_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 206)  (1072 206)  LC_7 Logic Functioning bit
 (37 14)  (1073 206)  (1073 206)  LC_7 Logic Functioning bit
 (38 14)  (1074 206)  (1074 206)  LC_7 Logic Functioning bit
 (42 14)  (1078 206)  (1078 206)  LC_7 Logic Functioning bit
 (45 14)  (1081 206)  (1081 206)  LC_7 Logic Functioning bit
 (47 14)  (1083 206)  (1083 206)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (1086 206)  (1086 206)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (1040 207)  (1040 207)  routing T_20_12.sp4_v_t_38 <X> T_20_12.sp4_h_l_44
 (6 15)  (1042 207)  (1042 207)  routing T_20_12.sp4_v_t_38 <X> T_20_12.sp4_h_l_44
 (15 15)  (1051 207)  (1051 207)  routing T_20_12.sp4_h_r_36 <X> T_20_12.lc_trk_g3_4
 (16 15)  (1052 207)  (1052 207)  routing T_20_12.sp4_h_r_36 <X> T_20_12.lc_trk_g3_4
 (17 15)  (1053 207)  (1053 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (1054 207)  (1054 207)  routing T_20_12.tnl_op_5 <X> T_20_12.lc_trk_g3_5
 (22 15)  (1058 207)  (1058 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (1064 207)  (1064 207)  routing T_20_12.lc_trk_g2_1 <X> T_20_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 207)  (1065 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (1072 207)  (1072 207)  LC_7 Logic Functioning bit
 (37 15)  (1073 207)  (1073 207)  LC_7 Logic Functioning bit
 (39 15)  (1075 207)  (1075 207)  LC_7 Logic Functioning bit
 (43 15)  (1079 207)  (1079 207)  LC_7 Logic Functioning bit
 (45 15)  (1081 207)  (1081 207)  LC_7 Logic Functioning bit


LogicTile_21_12

 (0 0)  (1090 192)  (1090 192)  Negative Clock bit

 (8 0)  (1098 192)  (1098 192)  routing T_21_12.sp4_h_l_40 <X> T_21_12.sp4_h_r_1
 (10 0)  (1100 192)  (1100 192)  routing T_21_12.sp4_h_l_40 <X> T_21_12.sp4_h_r_1
 (13 0)  (1103 192)  (1103 192)  routing T_21_12.sp4_h_l_39 <X> T_21_12.sp4_v_b_2
 (15 0)  (1105 192)  (1105 192)  routing T_21_12.sp4_h_l_4 <X> T_21_12.lc_trk_g0_1
 (16 0)  (1106 192)  (1106 192)  routing T_21_12.sp4_h_l_4 <X> T_21_12.lc_trk_g0_1
 (17 0)  (1107 192)  (1107 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1108 192)  (1108 192)  routing T_21_12.sp4_h_l_4 <X> T_21_12.lc_trk_g0_1
 (25 0)  (1115 192)  (1115 192)  routing T_21_12.sp4_h_r_10 <X> T_21_12.lc_trk_g0_2
 (26 0)  (1116 192)  (1116 192)  routing T_21_12.lc_trk_g2_4 <X> T_21_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (1117 192)  (1117 192)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 192)  (1118 192)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 192)  (1119 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 192)  (1120 192)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 192)  (1122 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 192)  (1124 192)  routing T_21_12.lc_trk_g1_2 <X> T_21_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 192)  (1126 192)  LC_0 Logic Functioning bit
 (38 0)  (1128 192)  (1128 192)  LC_0 Logic Functioning bit
 (40 0)  (1130 192)  (1130 192)  LC_0 Logic Functioning bit
 (41 0)  (1131 192)  (1131 192)  LC_0 Logic Functioning bit
 (43 0)  (1133 192)  (1133 192)  LC_0 Logic Functioning bit
 (46 0)  (1136 192)  (1136 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (12 1)  (1102 193)  (1102 193)  routing T_21_12.sp4_h_l_39 <X> T_21_12.sp4_v_b_2
 (15 1)  (1105 193)  (1105 193)  routing T_21_12.sp4_v_t_5 <X> T_21_12.lc_trk_g0_0
 (16 1)  (1106 193)  (1106 193)  routing T_21_12.sp4_v_t_5 <X> T_21_12.lc_trk_g0_0
 (17 1)  (1107 193)  (1107 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (1108 193)  (1108 193)  routing T_21_12.sp4_h_l_4 <X> T_21_12.lc_trk_g0_1
 (22 1)  (1112 193)  (1112 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1113 193)  (1113 193)  routing T_21_12.sp4_h_r_10 <X> T_21_12.lc_trk_g0_2
 (24 1)  (1114 193)  (1114 193)  routing T_21_12.sp4_h_r_10 <X> T_21_12.lc_trk_g0_2
 (28 1)  (1118 193)  (1118 193)  routing T_21_12.lc_trk_g2_4 <X> T_21_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 193)  (1119 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 193)  (1120 193)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 193)  (1121 193)  routing T_21_12.lc_trk_g1_2 <X> T_21_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 193)  (1122 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1123 193)  (1123 193)  routing T_21_12.lc_trk_g3_3 <X> T_21_12.input_2_0
 (34 1)  (1124 193)  (1124 193)  routing T_21_12.lc_trk_g3_3 <X> T_21_12.input_2_0
 (35 1)  (1125 193)  (1125 193)  routing T_21_12.lc_trk_g3_3 <X> T_21_12.input_2_0
 (38 1)  (1128 193)  (1128 193)  LC_0 Logic Functioning bit
 (40 1)  (1130 193)  (1130 193)  LC_0 Logic Functioning bit
 (41 1)  (1131 193)  (1131 193)  LC_0 Logic Functioning bit
 (42 1)  (1132 193)  (1132 193)  LC_0 Logic Functioning bit
 (1 2)  (1091 194)  (1091 194)  routing T_21_12.glb_netwk_5 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 194)  (1092 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (1095 194)  (1095 194)  routing T_21_12.sp4_v_t_43 <X> T_21_12.sp4_h_l_37
 (21 2)  (1111 194)  (1111 194)  routing T_21_12.bnr_op_7 <X> T_21_12.lc_trk_g0_7
 (22 2)  (1112 194)  (1112 194)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (1115 194)  (1115 194)  routing T_21_12.sp4_v_t_3 <X> T_21_12.lc_trk_g0_6
 (26 2)  (1116 194)  (1116 194)  routing T_21_12.lc_trk_g2_7 <X> T_21_12.wire_logic_cluster/lc_1/in_0
 (29 2)  (1119 194)  (1119 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 194)  (1120 194)  routing T_21_12.lc_trk_g0_6 <X> T_21_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 194)  (1121 194)  routing T_21_12.lc_trk_g1_5 <X> T_21_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 194)  (1122 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 194)  (1124 194)  routing T_21_12.lc_trk_g1_5 <X> T_21_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 194)  (1126 194)  LC_1 Logic Functioning bit
 (38 2)  (1128 194)  (1128 194)  LC_1 Logic Functioning bit
 (40 2)  (1130 194)  (1130 194)  LC_1 Logic Functioning bit
 (41 2)  (1131 194)  (1131 194)  LC_1 Logic Functioning bit
 (43 2)  (1133 194)  (1133 194)  LC_1 Logic Functioning bit
 (0 3)  (1090 195)  (1090 195)  routing T_21_12.glb_netwk_5 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (4 3)  (1094 195)  (1094 195)  routing T_21_12.sp4_v_t_43 <X> T_21_12.sp4_h_l_37
 (6 3)  (1096 195)  (1096 195)  routing T_21_12.sp4_v_t_43 <X> T_21_12.sp4_h_l_37
 (14 3)  (1104 195)  (1104 195)  routing T_21_12.sp12_h_r_20 <X> T_21_12.lc_trk_g0_4
 (16 3)  (1106 195)  (1106 195)  routing T_21_12.sp12_h_r_20 <X> T_21_12.lc_trk_g0_4
 (17 3)  (1107 195)  (1107 195)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (21 3)  (1111 195)  (1111 195)  routing T_21_12.bnr_op_7 <X> T_21_12.lc_trk_g0_7
 (22 3)  (1112 195)  (1112 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1113 195)  (1113 195)  routing T_21_12.sp4_v_t_3 <X> T_21_12.lc_trk_g0_6
 (25 3)  (1115 195)  (1115 195)  routing T_21_12.sp4_v_t_3 <X> T_21_12.lc_trk_g0_6
 (26 3)  (1116 195)  (1116 195)  routing T_21_12.lc_trk_g2_7 <X> T_21_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 195)  (1118 195)  routing T_21_12.lc_trk_g2_7 <X> T_21_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 195)  (1119 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 195)  (1120 195)  routing T_21_12.lc_trk_g0_6 <X> T_21_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (1122 195)  (1122 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1123 195)  (1123 195)  routing T_21_12.lc_trk_g3_0 <X> T_21_12.input_2_1
 (34 3)  (1124 195)  (1124 195)  routing T_21_12.lc_trk_g3_0 <X> T_21_12.input_2_1
 (38 3)  (1128 195)  (1128 195)  LC_1 Logic Functioning bit
 (40 3)  (1130 195)  (1130 195)  LC_1 Logic Functioning bit
 (41 3)  (1131 195)  (1131 195)  LC_1 Logic Functioning bit
 (42 3)  (1132 195)  (1132 195)  LC_1 Logic Functioning bit
 (1 4)  (1091 196)  (1091 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1111 196)  (1111 196)  routing T_21_12.wire_logic_cluster/lc_3/out <X> T_21_12.lc_trk_g1_3
 (22 4)  (1112 196)  (1112 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1115 196)  (1115 196)  routing T_21_12.sp4_v_b_10 <X> T_21_12.lc_trk_g1_2
 (26 4)  (1116 196)  (1116 196)  routing T_21_12.lc_trk_g0_4 <X> T_21_12.wire_logic_cluster/lc_2/in_0
 (29 4)  (1119 196)  (1119 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 196)  (1121 196)  routing T_21_12.lc_trk_g2_5 <X> T_21_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 196)  (1122 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 196)  (1123 196)  routing T_21_12.lc_trk_g2_5 <X> T_21_12.wire_logic_cluster/lc_2/in_3
 (38 4)  (1128 196)  (1128 196)  LC_2 Logic Functioning bit
 (39 4)  (1129 196)  (1129 196)  LC_2 Logic Functioning bit
 (40 4)  (1130 196)  (1130 196)  LC_2 Logic Functioning bit
 (41 4)  (1131 196)  (1131 196)  LC_2 Logic Functioning bit
 (42 4)  (1132 196)  (1132 196)  LC_2 Logic Functioning bit
 (43 4)  (1133 196)  (1133 196)  LC_2 Logic Functioning bit
 (50 4)  (1140 196)  (1140 196)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1091 197)  (1091 197)  routing T_21_12.lc_trk_g0_2 <X> T_21_12.wire_logic_cluster/lc_7/cen
 (6 5)  (1096 197)  (1096 197)  routing T_21_12.sp4_h_l_38 <X> T_21_12.sp4_h_r_3
 (22 5)  (1112 197)  (1112 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1113 197)  (1113 197)  routing T_21_12.sp4_v_b_10 <X> T_21_12.lc_trk_g1_2
 (25 5)  (1115 197)  (1115 197)  routing T_21_12.sp4_v_b_10 <X> T_21_12.lc_trk_g1_2
 (29 5)  (1119 197)  (1119 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (1126 197)  (1126 197)  LC_2 Logic Functioning bit
 (38 5)  (1128 197)  (1128 197)  LC_2 Logic Functioning bit
 (39 5)  (1129 197)  (1129 197)  LC_2 Logic Functioning bit
 (40 5)  (1130 197)  (1130 197)  LC_2 Logic Functioning bit
 (41 5)  (1131 197)  (1131 197)  LC_2 Logic Functioning bit
 (42 5)  (1132 197)  (1132 197)  LC_2 Logic Functioning bit
 (43 5)  (1133 197)  (1133 197)  LC_2 Logic Functioning bit
 (17 6)  (1107 198)  (1107 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (1111 198)  (1111 198)  routing T_21_12.sp4_v_b_15 <X> T_21_12.lc_trk_g1_7
 (22 6)  (1112 198)  (1112 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1113 198)  (1113 198)  routing T_21_12.sp4_v_b_15 <X> T_21_12.lc_trk_g1_7
 (29 6)  (1119 198)  (1119 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 198)  (1122 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 198)  (1124 198)  routing T_21_12.lc_trk_g1_3 <X> T_21_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 198)  (1126 198)  LC_3 Logic Functioning bit
 (37 6)  (1127 198)  (1127 198)  LC_3 Logic Functioning bit
 (39 6)  (1129 198)  (1129 198)  LC_3 Logic Functioning bit
 (43 6)  (1133 198)  (1133 198)  LC_3 Logic Functioning bit
 (50 6)  (1140 198)  (1140 198)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (1102 199)  (1102 199)  routing T_21_12.sp4_h_l_40 <X> T_21_12.sp4_v_t_40
 (14 7)  (1104 199)  (1104 199)  routing T_21_12.sp4_h_r_4 <X> T_21_12.lc_trk_g1_4
 (15 7)  (1105 199)  (1105 199)  routing T_21_12.sp4_h_r_4 <X> T_21_12.lc_trk_g1_4
 (16 7)  (1106 199)  (1106 199)  routing T_21_12.sp4_h_r_4 <X> T_21_12.lc_trk_g1_4
 (17 7)  (1107 199)  (1107 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (21 7)  (1111 199)  (1111 199)  routing T_21_12.sp4_v_b_15 <X> T_21_12.lc_trk_g1_7
 (31 7)  (1121 199)  (1121 199)  routing T_21_12.lc_trk_g1_3 <X> T_21_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (1126 199)  (1126 199)  LC_3 Logic Functioning bit
 (37 7)  (1127 199)  (1127 199)  LC_3 Logic Functioning bit
 (39 7)  (1129 199)  (1129 199)  LC_3 Logic Functioning bit
 (43 7)  (1133 199)  (1133 199)  LC_3 Logic Functioning bit
 (15 8)  (1105 200)  (1105 200)  routing T_21_12.sp4_v_t_28 <X> T_21_12.lc_trk_g2_1
 (16 8)  (1106 200)  (1106 200)  routing T_21_12.sp4_v_t_28 <X> T_21_12.lc_trk_g2_1
 (17 8)  (1107 200)  (1107 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (1116 200)  (1116 200)  routing T_21_12.lc_trk_g3_5 <X> T_21_12.wire_logic_cluster/lc_4/in_0
 (32 8)  (1122 200)  (1122 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 200)  (1123 200)  routing T_21_12.lc_trk_g3_2 <X> T_21_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 200)  (1124 200)  routing T_21_12.lc_trk_g3_2 <X> T_21_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 200)  (1126 200)  LC_4 Logic Functioning bit
 (37 8)  (1127 200)  (1127 200)  LC_4 Logic Functioning bit
 (38 8)  (1128 200)  (1128 200)  LC_4 Logic Functioning bit
 (42 8)  (1132 200)  (1132 200)  LC_4 Logic Functioning bit
 (45 8)  (1135 200)  (1135 200)  LC_4 Logic Functioning bit
 (50 8)  (1140 200)  (1140 200)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (1105 201)  (1105 201)  routing T_21_12.sp4_v_t_29 <X> T_21_12.lc_trk_g2_0
 (16 9)  (1106 201)  (1106 201)  routing T_21_12.sp4_v_t_29 <X> T_21_12.lc_trk_g2_0
 (17 9)  (1107 201)  (1107 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (27 9)  (1117 201)  (1117 201)  routing T_21_12.lc_trk_g3_5 <X> T_21_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 201)  (1118 201)  routing T_21_12.lc_trk_g3_5 <X> T_21_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 201)  (1119 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 201)  (1121 201)  routing T_21_12.lc_trk_g3_2 <X> T_21_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (1126 201)  (1126 201)  LC_4 Logic Functioning bit
 (37 9)  (1127 201)  (1127 201)  LC_4 Logic Functioning bit
 (39 9)  (1129 201)  (1129 201)  LC_4 Logic Functioning bit
 (43 9)  (1133 201)  (1133 201)  LC_4 Logic Functioning bit
 (45 9)  (1135 201)  (1135 201)  LC_4 Logic Functioning bit
 (2 10)  (1092 202)  (1092 202)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (5 10)  (1095 202)  (1095 202)  routing T_21_12.sp4_v_t_37 <X> T_21_12.sp4_h_l_43
 (8 10)  (1098 202)  (1098 202)  routing T_21_12.sp4_h_r_7 <X> T_21_12.sp4_h_l_42
 (12 10)  (1102 202)  (1102 202)  routing T_21_12.sp4_v_b_8 <X> T_21_12.sp4_h_l_45
 (14 10)  (1104 202)  (1104 202)  routing T_21_12.sp4_v_b_36 <X> T_21_12.lc_trk_g2_4
 (17 10)  (1107 202)  (1107 202)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1108 202)  (1108 202)  routing T_21_12.wire_logic_cluster/lc_5/out <X> T_21_12.lc_trk_g2_5
 (21 10)  (1111 202)  (1111 202)  routing T_21_12.sp4_v_t_18 <X> T_21_12.lc_trk_g2_7
 (22 10)  (1112 202)  (1112 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1113 202)  (1113 202)  routing T_21_12.sp4_v_t_18 <X> T_21_12.lc_trk_g2_7
 (27 10)  (1117 202)  (1117 202)  routing T_21_12.lc_trk_g3_3 <X> T_21_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 202)  (1118 202)  routing T_21_12.lc_trk_g3_3 <X> T_21_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 202)  (1119 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 202)  (1121 202)  routing T_21_12.lc_trk_g1_7 <X> T_21_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 202)  (1122 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 202)  (1124 202)  routing T_21_12.lc_trk_g1_7 <X> T_21_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 202)  (1126 202)  LC_5 Logic Functioning bit
 (38 10)  (1128 202)  (1128 202)  LC_5 Logic Functioning bit
 (39 10)  (1129 202)  (1129 202)  LC_5 Logic Functioning bit
 (40 10)  (1130 202)  (1130 202)  LC_5 Logic Functioning bit
 (4 11)  (1094 203)  (1094 203)  routing T_21_12.sp4_v_t_37 <X> T_21_12.sp4_h_l_43
 (6 11)  (1096 203)  (1096 203)  routing T_21_12.sp4_v_t_37 <X> T_21_12.sp4_h_l_43
 (14 11)  (1104 203)  (1104 203)  routing T_21_12.sp4_v_b_36 <X> T_21_12.lc_trk_g2_4
 (16 11)  (1106 203)  (1106 203)  routing T_21_12.sp4_v_b_36 <X> T_21_12.lc_trk_g2_4
 (17 11)  (1107 203)  (1107 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (28 11)  (1118 203)  (1118 203)  routing T_21_12.lc_trk_g2_1 <X> T_21_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 203)  (1119 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 203)  (1120 203)  routing T_21_12.lc_trk_g3_3 <X> T_21_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (1121 203)  (1121 203)  routing T_21_12.lc_trk_g1_7 <X> T_21_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 203)  (1122 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (1124 203)  (1124 203)  routing T_21_12.lc_trk_g1_2 <X> T_21_12.input_2_5
 (35 11)  (1125 203)  (1125 203)  routing T_21_12.lc_trk_g1_2 <X> T_21_12.input_2_5
 (37 11)  (1127 203)  (1127 203)  LC_5 Logic Functioning bit
 (38 11)  (1128 203)  (1128 203)  LC_5 Logic Functioning bit
 (39 11)  (1129 203)  (1129 203)  LC_5 Logic Functioning bit
 (40 11)  (1130 203)  (1130 203)  LC_5 Logic Functioning bit
 (42 11)  (1132 203)  (1132 203)  LC_5 Logic Functioning bit
 (14 12)  (1104 204)  (1104 204)  routing T_21_12.sp4_v_t_21 <X> T_21_12.lc_trk_g3_0
 (22 12)  (1112 204)  (1112 204)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1113 204)  (1113 204)  routing T_21_12.sp12_v_b_19 <X> T_21_12.lc_trk_g3_3
 (26 12)  (1116 204)  (1116 204)  routing T_21_12.lc_trk_g3_5 <X> T_21_12.wire_logic_cluster/lc_6/in_0
 (31 12)  (1121 204)  (1121 204)  routing T_21_12.lc_trk_g0_7 <X> T_21_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 204)  (1122 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (1127 204)  (1127 204)  LC_6 Logic Functioning bit
 (39 12)  (1129 204)  (1129 204)  LC_6 Logic Functioning bit
 (45 12)  (1135 204)  (1135 204)  LC_6 Logic Functioning bit
 (46 12)  (1136 204)  (1136 204)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (14 13)  (1104 205)  (1104 205)  routing T_21_12.sp4_v_t_21 <X> T_21_12.lc_trk_g3_0
 (16 13)  (1106 205)  (1106 205)  routing T_21_12.sp4_v_t_21 <X> T_21_12.lc_trk_g3_0
 (17 13)  (1107 205)  (1107 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (1111 205)  (1111 205)  routing T_21_12.sp12_v_b_19 <X> T_21_12.lc_trk_g3_3
 (22 13)  (1112 205)  (1112 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1113 205)  (1113 205)  routing T_21_12.sp4_h_l_15 <X> T_21_12.lc_trk_g3_2
 (24 13)  (1114 205)  (1114 205)  routing T_21_12.sp4_h_l_15 <X> T_21_12.lc_trk_g3_2
 (25 13)  (1115 205)  (1115 205)  routing T_21_12.sp4_h_l_15 <X> T_21_12.lc_trk_g3_2
 (27 13)  (1117 205)  (1117 205)  routing T_21_12.lc_trk_g3_5 <X> T_21_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 205)  (1118 205)  routing T_21_12.lc_trk_g3_5 <X> T_21_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 205)  (1119 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 205)  (1121 205)  routing T_21_12.lc_trk_g0_7 <X> T_21_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (1126 205)  (1126 205)  LC_6 Logic Functioning bit
 (38 13)  (1128 205)  (1128 205)  LC_6 Logic Functioning bit
 (45 13)  (1135 205)  (1135 205)  LC_6 Logic Functioning bit
 (0 14)  (1090 206)  (1090 206)  routing T_21_12.glb_netwk_4 <X> T_21_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 206)  (1091 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (1095 206)  (1095 206)  routing T_21_12.sp4_v_t_38 <X> T_21_12.sp4_h_l_44
 (8 14)  (1098 206)  (1098 206)  routing T_21_12.sp4_v_t_47 <X> T_21_12.sp4_h_l_47
 (9 14)  (1099 206)  (1099 206)  routing T_21_12.sp4_v_t_47 <X> T_21_12.sp4_h_l_47
 (17 14)  (1107 206)  (1107 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (1115 206)  (1115 206)  routing T_21_12.sp4_h_r_38 <X> T_21_12.lc_trk_g3_6
 (26 14)  (1116 206)  (1116 206)  routing T_21_12.lc_trk_g1_4 <X> T_21_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 206)  (1117 206)  routing T_21_12.lc_trk_g3_5 <X> T_21_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 206)  (1118 206)  routing T_21_12.lc_trk_g3_5 <X> T_21_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 206)  (1119 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 206)  (1120 206)  routing T_21_12.lc_trk_g3_5 <X> T_21_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 206)  (1122 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 206)  (1123 206)  routing T_21_12.lc_trk_g2_0 <X> T_21_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 206)  (1126 206)  LC_7 Logic Functioning bit
 (37 14)  (1127 206)  (1127 206)  LC_7 Logic Functioning bit
 (38 14)  (1128 206)  (1128 206)  LC_7 Logic Functioning bit
 (39 14)  (1129 206)  (1129 206)  LC_7 Logic Functioning bit
 (41 14)  (1131 206)  (1131 206)  LC_7 Logic Functioning bit
 (43 14)  (1133 206)  (1133 206)  LC_7 Logic Functioning bit
 (45 14)  (1135 206)  (1135 206)  LC_7 Logic Functioning bit
 (4 15)  (1094 207)  (1094 207)  routing T_21_12.sp4_v_t_38 <X> T_21_12.sp4_h_l_44
 (6 15)  (1096 207)  (1096 207)  routing T_21_12.sp4_v_t_38 <X> T_21_12.sp4_h_l_44
 (12 15)  (1102 207)  (1102 207)  routing T_21_12.sp4_h_l_46 <X> T_21_12.sp4_v_t_46
 (22 15)  (1112 207)  (1112 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1113 207)  (1113 207)  routing T_21_12.sp4_h_r_38 <X> T_21_12.lc_trk_g3_6
 (24 15)  (1114 207)  (1114 207)  routing T_21_12.sp4_h_r_38 <X> T_21_12.lc_trk_g3_6
 (27 15)  (1117 207)  (1117 207)  routing T_21_12.lc_trk_g1_4 <X> T_21_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 207)  (1119 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (1127 207)  (1127 207)  LC_7 Logic Functioning bit
 (39 15)  (1129 207)  (1129 207)  LC_7 Logic Functioning bit
 (45 15)  (1135 207)  (1135 207)  LC_7 Logic Functioning bit
 (53 15)  (1143 207)  (1143 207)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_22_12

 (0 0)  (1144 192)  (1144 192)  Negative Clock bit

 (25 0)  (1169 192)  (1169 192)  routing T_22_12.sp4_h_l_7 <X> T_22_12.lc_trk_g0_2
 (26 0)  (1170 192)  (1170 192)  routing T_22_12.lc_trk_g0_6 <X> T_22_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (1171 192)  (1171 192)  routing T_22_12.lc_trk_g3_0 <X> T_22_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 192)  (1172 192)  routing T_22_12.lc_trk_g3_0 <X> T_22_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 192)  (1173 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 192)  (1176 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 192)  (1178 192)  routing T_22_12.lc_trk_g1_0 <X> T_22_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (1179 192)  (1179 192)  routing T_22_12.lc_trk_g3_7 <X> T_22_12.input_2_0
 (36 0)  (1180 192)  (1180 192)  LC_0 Logic Functioning bit
 (38 0)  (1182 192)  (1182 192)  LC_0 Logic Functioning bit
 (40 0)  (1184 192)  (1184 192)  LC_0 Logic Functioning bit
 (41 0)  (1185 192)  (1185 192)  LC_0 Logic Functioning bit
 (43 0)  (1187 192)  (1187 192)  LC_0 Logic Functioning bit
 (15 1)  (1159 193)  (1159 193)  routing T_22_12.sp4_v_t_5 <X> T_22_12.lc_trk_g0_0
 (16 1)  (1160 193)  (1160 193)  routing T_22_12.sp4_v_t_5 <X> T_22_12.lc_trk_g0_0
 (17 1)  (1161 193)  (1161 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (1166 193)  (1166 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1167 193)  (1167 193)  routing T_22_12.sp4_h_l_7 <X> T_22_12.lc_trk_g0_2
 (24 1)  (1168 193)  (1168 193)  routing T_22_12.sp4_h_l_7 <X> T_22_12.lc_trk_g0_2
 (25 1)  (1169 193)  (1169 193)  routing T_22_12.sp4_h_l_7 <X> T_22_12.lc_trk_g0_2
 (26 1)  (1170 193)  (1170 193)  routing T_22_12.lc_trk_g0_6 <X> T_22_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 193)  (1173 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (1176 193)  (1176 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1177 193)  (1177 193)  routing T_22_12.lc_trk_g3_7 <X> T_22_12.input_2_0
 (34 1)  (1178 193)  (1178 193)  routing T_22_12.lc_trk_g3_7 <X> T_22_12.input_2_0
 (35 1)  (1179 193)  (1179 193)  routing T_22_12.lc_trk_g3_7 <X> T_22_12.input_2_0
 (39 1)  (1183 193)  (1183 193)  LC_0 Logic Functioning bit
 (40 1)  (1184 193)  (1184 193)  LC_0 Logic Functioning bit
 (41 1)  (1185 193)  (1185 193)  LC_0 Logic Functioning bit
 (43 1)  (1187 193)  (1187 193)  LC_0 Logic Functioning bit
 (51 1)  (1195 193)  (1195 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (1145 194)  (1145 194)  routing T_22_12.glb_netwk_5 <X> T_22_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 194)  (1146 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (1158 194)  (1158 194)  routing T_22_12.wire_logic_cluster/lc_4/out <X> T_22_12.lc_trk_g0_4
 (15 2)  (1159 194)  (1159 194)  routing T_22_12.sp4_v_b_21 <X> T_22_12.lc_trk_g0_5
 (16 2)  (1160 194)  (1160 194)  routing T_22_12.sp4_v_b_21 <X> T_22_12.lc_trk_g0_5
 (17 2)  (1161 194)  (1161 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (1166 194)  (1166 194)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (1167 194)  (1167 194)  routing T_22_12.sp12_h_r_23 <X> T_22_12.lc_trk_g0_7
 (25 2)  (1169 194)  (1169 194)  routing T_22_12.sp4_h_r_14 <X> T_22_12.lc_trk_g0_6
 (26 2)  (1170 194)  (1170 194)  routing T_22_12.lc_trk_g2_7 <X> T_22_12.wire_logic_cluster/lc_1/in_0
 (29 2)  (1173 194)  (1173 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 194)  (1176 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 194)  (1177 194)  routing T_22_12.lc_trk_g2_2 <X> T_22_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 194)  (1180 194)  LC_1 Logic Functioning bit
 (38 2)  (1182 194)  (1182 194)  LC_1 Logic Functioning bit
 (39 2)  (1183 194)  (1183 194)  LC_1 Logic Functioning bit
 (40 2)  (1184 194)  (1184 194)  LC_1 Logic Functioning bit
 (0 3)  (1144 195)  (1144 195)  routing T_22_12.glb_netwk_5 <X> T_22_12.wire_logic_cluster/lc_7/clk
 (4 3)  (1148 195)  (1148 195)  routing T_22_12.sp4_v_b_7 <X> T_22_12.sp4_h_l_37
 (17 3)  (1161 195)  (1161 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (1165 195)  (1165 195)  routing T_22_12.sp12_h_r_23 <X> T_22_12.lc_trk_g0_7
 (22 3)  (1166 195)  (1166 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1167 195)  (1167 195)  routing T_22_12.sp4_h_r_14 <X> T_22_12.lc_trk_g0_6
 (24 3)  (1168 195)  (1168 195)  routing T_22_12.sp4_h_r_14 <X> T_22_12.lc_trk_g0_6
 (26 3)  (1170 195)  (1170 195)  routing T_22_12.lc_trk_g2_7 <X> T_22_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 195)  (1172 195)  routing T_22_12.lc_trk_g2_7 <X> T_22_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 195)  (1173 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 195)  (1175 195)  routing T_22_12.lc_trk_g2_2 <X> T_22_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (1176 195)  (1176 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1178 195)  (1178 195)  routing T_22_12.lc_trk_g1_0 <X> T_22_12.input_2_1
 (36 3)  (1180 195)  (1180 195)  LC_1 Logic Functioning bit
 (38 3)  (1182 195)  (1182 195)  LC_1 Logic Functioning bit
 (39 3)  (1183 195)  (1183 195)  LC_1 Logic Functioning bit
 (41 3)  (1185 195)  (1185 195)  LC_1 Logic Functioning bit
 (43 3)  (1187 195)  (1187 195)  LC_1 Logic Functioning bit
 (1 4)  (1145 196)  (1145 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (6 4)  (1150 196)  (1150 196)  routing T_22_12.sp4_h_r_10 <X> T_22_12.sp4_v_b_3
 (12 4)  (1156 196)  (1156 196)  routing T_22_12.sp4_v_b_5 <X> T_22_12.sp4_h_r_5
 (15 4)  (1159 196)  (1159 196)  routing T_22_12.bot_op_1 <X> T_22_12.lc_trk_g1_1
 (17 4)  (1161 196)  (1161 196)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (1165 196)  (1165 196)  routing T_22_12.wire_logic_cluster/lc_3/out <X> T_22_12.lc_trk_g1_3
 (22 4)  (1166 196)  (1166 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1170 196)  (1170 196)  routing T_22_12.lc_trk_g1_7 <X> T_22_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (1171 196)  (1171 196)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 196)  (1173 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 196)  (1174 196)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 196)  (1176 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 196)  (1177 196)  routing T_22_12.lc_trk_g2_3 <X> T_22_12.wire_logic_cluster/lc_2/in_3
 (38 4)  (1182 196)  (1182 196)  LC_2 Logic Functioning bit
 (39 4)  (1183 196)  (1183 196)  LC_2 Logic Functioning bit
 (40 4)  (1184 196)  (1184 196)  LC_2 Logic Functioning bit
 (41 4)  (1185 196)  (1185 196)  LC_2 Logic Functioning bit
 (42 4)  (1186 196)  (1186 196)  LC_2 Logic Functioning bit
 (43 4)  (1187 196)  (1187 196)  LC_2 Logic Functioning bit
 (50 4)  (1194 196)  (1194 196)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1145 197)  (1145 197)  routing T_22_12.lc_trk_g0_2 <X> T_22_12.wire_logic_cluster/lc_7/cen
 (11 5)  (1155 197)  (1155 197)  routing T_22_12.sp4_v_b_5 <X> T_22_12.sp4_h_r_5
 (14 5)  (1158 197)  (1158 197)  routing T_22_12.top_op_0 <X> T_22_12.lc_trk_g1_0
 (15 5)  (1159 197)  (1159 197)  routing T_22_12.top_op_0 <X> T_22_12.lc_trk_g1_0
 (17 5)  (1161 197)  (1161 197)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (1170 197)  (1170 197)  routing T_22_12.lc_trk_g1_7 <X> T_22_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (1171 197)  (1171 197)  routing T_22_12.lc_trk_g1_7 <X> T_22_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 197)  (1173 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 197)  (1174 197)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 197)  (1175 197)  routing T_22_12.lc_trk_g2_3 <X> T_22_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (1180 197)  (1180 197)  LC_2 Logic Functioning bit
 (38 5)  (1182 197)  (1182 197)  LC_2 Logic Functioning bit
 (39 5)  (1183 197)  (1183 197)  LC_2 Logic Functioning bit
 (40 5)  (1184 197)  (1184 197)  LC_2 Logic Functioning bit
 (41 5)  (1185 197)  (1185 197)  LC_2 Logic Functioning bit
 (42 5)  (1186 197)  (1186 197)  LC_2 Logic Functioning bit
 (43 5)  (1187 197)  (1187 197)  LC_2 Logic Functioning bit
 (11 6)  (1155 198)  (1155 198)  routing T_22_12.sp4_v_b_2 <X> T_22_12.sp4_v_t_40
 (14 6)  (1158 198)  (1158 198)  routing T_22_12.lft_op_4 <X> T_22_12.lc_trk_g1_4
 (22 6)  (1166 198)  (1166 198)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (1167 198)  (1167 198)  routing T_22_12.sp12_h_r_23 <X> T_22_12.lc_trk_g1_7
 (27 6)  (1171 198)  (1171 198)  routing T_22_12.lc_trk_g3_3 <X> T_22_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (1172 198)  (1172 198)  routing T_22_12.lc_trk_g3_3 <X> T_22_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 198)  (1173 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 198)  (1176 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 198)  (1178 198)  routing T_22_12.lc_trk_g1_3 <X> T_22_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 198)  (1180 198)  LC_3 Logic Functioning bit
 (37 6)  (1181 198)  (1181 198)  LC_3 Logic Functioning bit
 (39 6)  (1183 198)  (1183 198)  LC_3 Logic Functioning bit
 (43 6)  (1187 198)  (1187 198)  LC_3 Logic Functioning bit
 (50 6)  (1194 198)  (1194 198)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (1156 199)  (1156 199)  routing T_22_12.sp4_v_b_2 <X> T_22_12.sp4_v_t_40
 (15 7)  (1159 199)  (1159 199)  routing T_22_12.lft_op_4 <X> T_22_12.lc_trk_g1_4
 (17 7)  (1161 199)  (1161 199)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (1165 199)  (1165 199)  routing T_22_12.sp12_h_r_23 <X> T_22_12.lc_trk_g1_7
 (22 7)  (1166 199)  (1166 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1167 199)  (1167 199)  routing T_22_12.sp4_v_b_22 <X> T_22_12.lc_trk_g1_6
 (24 7)  (1168 199)  (1168 199)  routing T_22_12.sp4_v_b_22 <X> T_22_12.lc_trk_g1_6
 (30 7)  (1174 199)  (1174 199)  routing T_22_12.lc_trk_g3_3 <X> T_22_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (1175 199)  (1175 199)  routing T_22_12.lc_trk_g1_3 <X> T_22_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (1180 199)  (1180 199)  LC_3 Logic Functioning bit
 (37 7)  (1181 199)  (1181 199)  LC_3 Logic Functioning bit
 (39 7)  (1183 199)  (1183 199)  LC_3 Logic Functioning bit
 (43 7)  (1187 199)  (1187 199)  LC_3 Logic Functioning bit
 (4 8)  (1148 200)  (1148 200)  routing T_22_12.sp4_h_l_43 <X> T_22_12.sp4_v_b_6
 (8 8)  (1152 200)  (1152 200)  routing T_22_12.sp4_h_l_46 <X> T_22_12.sp4_h_r_7
 (10 8)  (1154 200)  (1154 200)  routing T_22_12.sp4_h_l_46 <X> T_22_12.sp4_h_r_7
 (21 8)  (1165 200)  (1165 200)  routing T_22_12.bnl_op_3 <X> T_22_12.lc_trk_g2_3
 (22 8)  (1166 200)  (1166 200)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (1169 200)  (1169 200)  routing T_22_12.sp4_h_r_34 <X> T_22_12.lc_trk_g2_2
 (27 8)  (1171 200)  (1171 200)  routing T_22_12.lc_trk_g1_4 <X> T_22_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 200)  (1173 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 200)  (1174 200)  routing T_22_12.lc_trk_g1_4 <X> T_22_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 200)  (1175 200)  routing T_22_12.lc_trk_g0_5 <X> T_22_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 200)  (1176 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 200)  (1180 200)  LC_4 Logic Functioning bit
 (38 8)  (1182 200)  (1182 200)  LC_4 Logic Functioning bit
 (42 8)  (1186 200)  (1186 200)  LC_4 Logic Functioning bit
 (43 8)  (1187 200)  (1187 200)  LC_4 Logic Functioning bit
 (45 8)  (1189 200)  (1189 200)  LC_4 Logic Functioning bit
 (50 8)  (1194 200)  (1194 200)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (1149 201)  (1149 201)  routing T_22_12.sp4_h_l_43 <X> T_22_12.sp4_v_b_6
 (21 9)  (1165 201)  (1165 201)  routing T_22_12.bnl_op_3 <X> T_22_12.lc_trk_g2_3
 (22 9)  (1166 201)  (1166 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1167 201)  (1167 201)  routing T_22_12.sp4_h_r_34 <X> T_22_12.lc_trk_g2_2
 (24 9)  (1168 201)  (1168 201)  routing T_22_12.sp4_h_r_34 <X> T_22_12.lc_trk_g2_2
 (36 9)  (1180 201)  (1180 201)  LC_4 Logic Functioning bit
 (38 9)  (1182 201)  (1182 201)  LC_4 Logic Functioning bit
 (42 9)  (1186 201)  (1186 201)  LC_4 Logic Functioning bit
 (43 9)  (1187 201)  (1187 201)  LC_4 Logic Functioning bit
 (45 9)  (1189 201)  (1189 201)  LC_4 Logic Functioning bit
 (14 10)  (1158 202)  (1158 202)  routing T_22_12.sp4_h_r_36 <X> T_22_12.lc_trk_g2_4
 (17 10)  (1161 202)  (1161 202)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1162 202)  (1162 202)  routing T_22_12.bnl_op_5 <X> T_22_12.lc_trk_g2_5
 (21 10)  (1165 202)  (1165 202)  routing T_22_12.sp4_v_t_18 <X> T_22_12.lc_trk_g2_7
 (22 10)  (1166 202)  (1166 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1167 202)  (1167 202)  routing T_22_12.sp4_v_t_18 <X> T_22_12.lc_trk_g2_7
 (26 10)  (1170 202)  (1170 202)  routing T_22_12.lc_trk_g0_7 <X> T_22_12.wire_logic_cluster/lc_5/in_0
 (28 10)  (1172 202)  (1172 202)  routing T_22_12.lc_trk_g2_4 <X> T_22_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 202)  (1173 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 202)  (1174 202)  routing T_22_12.lc_trk_g2_4 <X> T_22_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 202)  (1176 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 202)  (1178 202)  routing T_22_12.lc_trk_g1_1 <X> T_22_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (1179 202)  (1179 202)  routing T_22_12.lc_trk_g2_5 <X> T_22_12.input_2_5
 (38 10)  (1182 202)  (1182 202)  LC_5 Logic Functioning bit
 (39 10)  (1183 202)  (1183 202)  LC_5 Logic Functioning bit
 (40 10)  (1184 202)  (1184 202)  LC_5 Logic Functioning bit
 (41 10)  (1185 202)  (1185 202)  LC_5 Logic Functioning bit
 (42 10)  (1186 202)  (1186 202)  LC_5 Logic Functioning bit
 (43 10)  (1187 202)  (1187 202)  LC_5 Logic Functioning bit
 (5 11)  (1149 203)  (1149 203)  routing T_22_12.sp4_h_l_43 <X> T_22_12.sp4_v_t_43
 (8 11)  (1152 203)  (1152 203)  routing T_22_12.sp4_h_l_42 <X> T_22_12.sp4_v_t_42
 (12 11)  (1156 203)  (1156 203)  routing T_22_12.sp4_h_l_45 <X> T_22_12.sp4_v_t_45
 (15 11)  (1159 203)  (1159 203)  routing T_22_12.sp4_h_r_36 <X> T_22_12.lc_trk_g2_4
 (16 11)  (1160 203)  (1160 203)  routing T_22_12.sp4_h_r_36 <X> T_22_12.lc_trk_g2_4
 (17 11)  (1161 203)  (1161 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (1162 203)  (1162 203)  routing T_22_12.bnl_op_5 <X> T_22_12.lc_trk_g2_5
 (26 11)  (1170 203)  (1170 203)  routing T_22_12.lc_trk_g0_7 <X> T_22_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 203)  (1173 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (1176 203)  (1176 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (1177 203)  (1177 203)  routing T_22_12.lc_trk_g2_5 <X> T_22_12.input_2_5
 (36 11)  (1180 203)  (1180 203)  LC_5 Logic Functioning bit
 (38 11)  (1182 203)  (1182 203)  LC_5 Logic Functioning bit
 (39 11)  (1183 203)  (1183 203)  LC_5 Logic Functioning bit
 (40 11)  (1184 203)  (1184 203)  LC_5 Logic Functioning bit
 (41 11)  (1185 203)  (1185 203)  LC_5 Logic Functioning bit
 (42 11)  (1186 203)  (1186 203)  LC_5 Logic Functioning bit
 (43 11)  (1187 203)  (1187 203)  LC_5 Logic Functioning bit
 (21 12)  (1165 204)  (1165 204)  routing T_22_12.sp4_v_t_22 <X> T_22_12.lc_trk_g3_3
 (22 12)  (1166 204)  (1166 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1167 204)  (1167 204)  routing T_22_12.sp4_v_t_22 <X> T_22_12.lc_trk_g3_3
 (31 12)  (1175 204)  (1175 204)  routing T_22_12.lc_trk_g3_6 <X> T_22_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 204)  (1176 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 204)  (1177 204)  routing T_22_12.lc_trk_g3_6 <X> T_22_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 204)  (1178 204)  routing T_22_12.lc_trk_g3_6 <X> T_22_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 204)  (1180 204)  LC_6 Logic Functioning bit
 (37 12)  (1181 204)  (1181 204)  LC_6 Logic Functioning bit
 (39 12)  (1183 204)  (1183 204)  LC_6 Logic Functioning bit
 (43 12)  (1187 204)  (1187 204)  LC_6 Logic Functioning bit
 (50 12)  (1194 204)  (1194 204)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (1159 205)  (1159 205)  routing T_22_12.sp4_v_t_29 <X> T_22_12.lc_trk_g3_0
 (16 13)  (1160 205)  (1160 205)  routing T_22_12.sp4_v_t_29 <X> T_22_12.lc_trk_g3_0
 (17 13)  (1161 205)  (1161 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (1165 205)  (1165 205)  routing T_22_12.sp4_v_t_22 <X> T_22_12.lc_trk_g3_3
 (26 13)  (1170 205)  (1170 205)  routing T_22_12.lc_trk_g3_3 <X> T_22_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (1171 205)  (1171 205)  routing T_22_12.lc_trk_g3_3 <X> T_22_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 205)  (1172 205)  routing T_22_12.lc_trk_g3_3 <X> T_22_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 205)  (1173 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 205)  (1175 205)  routing T_22_12.lc_trk_g3_6 <X> T_22_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (1180 205)  (1180 205)  LC_6 Logic Functioning bit
 (37 13)  (1181 205)  (1181 205)  LC_6 Logic Functioning bit
 (38 13)  (1182 205)  (1182 205)  LC_6 Logic Functioning bit
 (42 13)  (1186 205)  (1186 205)  LC_6 Logic Functioning bit
 (0 14)  (1144 206)  (1144 206)  routing T_22_12.glb_netwk_4 <X> T_22_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 206)  (1145 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (13 14)  (1157 206)  (1157 206)  routing T_22_12.sp4_v_b_11 <X> T_22_12.sp4_v_t_46
 (21 14)  (1165 206)  (1165 206)  routing T_22_12.sp4_v_t_18 <X> T_22_12.lc_trk_g3_7
 (22 14)  (1166 206)  (1166 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1167 206)  (1167 206)  routing T_22_12.sp4_v_t_18 <X> T_22_12.lc_trk_g3_7
 (25 14)  (1169 206)  (1169 206)  routing T_22_12.wire_logic_cluster/lc_6/out <X> T_22_12.lc_trk_g3_6
 (26 14)  (1170 206)  (1170 206)  routing T_22_12.lc_trk_g0_5 <X> T_22_12.wire_logic_cluster/lc_7/in_0
 (31 14)  (1175 206)  (1175 206)  routing T_22_12.lc_trk_g0_4 <X> T_22_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 206)  (1176 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 206)  (1180 206)  LC_7 Logic Functioning bit
 (37 14)  (1181 206)  (1181 206)  LC_7 Logic Functioning bit
 (38 14)  (1182 206)  (1182 206)  LC_7 Logic Functioning bit
 (42 14)  (1186 206)  (1186 206)  LC_7 Logic Functioning bit
 (45 14)  (1189 206)  (1189 206)  LC_7 Logic Functioning bit
 (50 14)  (1194 206)  (1194 206)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (1166 207)  (1166 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (1173 207)  (1173 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (1180 207)  (1180 207)  LC_7 Logic Functioning bit
 (37 15)  (1181 207)  (1181 207)  LC_7 Logic Functioning bit
 (39 15)  (1183 207)  (1183 207)  LC_7 Logic Functioning bit
 (43 15)  (1187 207)  (1187 207)  LC_7 Logic Functioning bit
 (45 15)  (1189 207)  (1189 207)  LC_7 Logic Functioning bit
 (51 15)  (1195 207)  (1195 207)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_23_12

 (0 0)  (1198 192)  (1198 192)  Negative Clock bit

 (14 0)  (1212 192)  (1212 192)  routing T_23_12.sp4_v_b_0 <X> T_23_12.lc_trk_g0_0
 (28 0)  (1226 192)  (1226 192)  routing T_23_12.lc_trk_g2_7 <X> T_23_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 192)  (1227 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 192)  (1228 192)  routing T_23_12.lc_trk_g2_7 <X> T_23_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 192)  (1229 192)  routing T_23_12.lc_trk_g0_5 <X> T_23_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 192)  (1230 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 192)  (1234 192)  LC_0 Logic Functioning bit
 (38 0)  (1236 192)  (1236 192)  LC_0 Logic Functioning bit
 (40 0)  (1238 192)  (1238 192)  LC_0 Logic Functioning bit
 (41 0)  (1239 192)  (1239 192)  LC_0 Logic Functioning bit
 (43 0)  (1241 192)  (1241 192)  LC_0 Logic Functioning bit
 (16 1)  (1214 193)  (1214 193)  routing T_23_12.sp4_v_b_0 <X> T_23_12.lc_trk_g0_0
 (17 1)  (1215 193)  (1215 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 1)  (1220 193)  (1220 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (1224 193)  (1224 193)  routing T_23_12.lc_trk_g3_3 <X> T_23_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (1225 193)  (1225 193)  routing T_23_12.lc_trk_g3_3 <X> T_23_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 193)  (1226 193)  routing T_23_12.lc_trk_g3_3 <X> T_23_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 193)  (1227 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 193)  (1228 193)  routing T_23_12.lc_trk_g2_7 <X> T_23_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (1230 193)  (1230 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (1236 193)  (1236 193)  LC_0 Logic Functioning bit
 (40 1)  (1238 193)  (1238 193)  LC_0 Logic Functioning bit
 (41 1)  (1239 193)  (1239 193)  LC_0 Logic Functioning bit
 (42 1)  (1240 193)  (1240 193)  LC_0 Logic Functioning bit
 (1 2)  (1199 194)  (1199 194)  routing T_23_12.glb_netwk_5 <X> T_23_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 194)  (1200 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (9 2)  (1207 194)  (1207 194)  routing T_23_12.sp4_v_b_1 <X> T_23_12.sp4_h_l_36
 (15 2)  (1213 194)  (1213 194)  routing T_23_12.top_op_5 <X> T_23_12.lc_trk_g0_5
 (17 2)  (1215 194)  (1215 194)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (1220 194)  (1220 194)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (1221 194)  (1221 194)  routing T_23_12.sp12_h_r_23 <X> T_23_12.lc_trk_g0_7
 (26 2)  (1224 194)  (1224 194)  routing T_23_12.lc_trk_g2_7 <X> T_23_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (1225 194)  (1225 194)  routing T_23_12.lc_trk_g3_3 <X> T_23_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 194)  (1226 194)  routing T_23_12.lc_trk_g3_3 <X> T_23_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 194)  (1227 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 194)  (1229 194)  routing T_23_12.lc_trk_g1_7 <X> T_23_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 194)  (1230 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 194)  (1232 194)  routing T_23_12.lc_trk_g1_7 <X> T_23_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 194)  (1234 194)  LC_1 Logic Functioning bit
 (38 2)  (1236 194)  (1236 194)  LC_1 Logic Functioning bit
 (40 2)  (1238 194)  (1238 194)  LC_1 Logic Functioning bit
 (41 2)  (1239 194)  (1239 194)  LC_1 Logic Functioning bit
 (43 2)  (1241 194)  (1241 194)  LC_1 Logic Functioning bit
 (0 3)  (1198 195)  (1198 195)  routing T_23_12.glb_netwk_5 <X> T_23_12.wire_logic_cluster/lc_7/clk
 (18 3)  (1216 195)  (1216 195)  routing T_23_12.top_op_5 <X> T_23_12.lc_trk_g0_5
 (21 3)  (1219 195)  (1219 195)  routing T_23_12.sp12_h_r_23 <X> T_23_12.lc_trk_g0_7
 (22 3)  (1220 195)  (1220 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1221 195)  (1221 195)  routing T_23_12.sp4_v_b_22 <X> T_23_12.lc_trk_g0_6
 (24 3)  (1222 195)  (1222 195)  routing T_23_12.sp4_v_b_22 <X> T_23_12.lc_trk_g0_6
 (26 3)  (1224 195)  (1224 195)  routing T_23_12.lc_trk_g2_7 <X> T_23_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 195)  (1226 195)  routing T_23_12.lc_trk_g2_7 <X> T_23_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 195)  (1227 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 195)  (1228 195)  routing T_23_12.lc_trk_g3_3 <X> T_23_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (1229 195)  (1229 195)  routing T_23_12.lc_trk_g1_7 <X> T_23_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (1230 195)  (1230 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1232 195)  (1232 195)  routing T_23_12.lc_trk_g1_0 <X> T_23_12.input_2_1
 (39 3)  (1237 195)  (1237 195)  LC_1 Logic Functioning bit
 (40 3)  (1238 195)  (1238 195)  LC_1 Logic Functioning bit
 (41 3)  (1239 195)  (1239 195)  LC_1 Logic Functioning bit
 (43 3)  (1241 195)  (1241 195)  LC_1 Logic Functioning bit
 (1 4)  (1199 196)  (1199 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (1212 196)  (1212 196)  routing T_23_12.sp4_h_l_5 <X> T_23_12.lc_trk_g1_0
 (21 4)  (1219 196)  (1219 196)  routing T_23_12.wire_logic_cluster/lc_3/out <X> T_23_12.lc_trk_g1_3
 (22 4)  (1220 196)  (1220 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1223 196)  (1223 196)  routing T_23_12.sp4_h_l_7 <X> T_23_12.lc_trk_g1_2
 (28 4)  (1226 196)  (1226 196)  routing T_23_12.lc_trk_g2_1 <X> T_23_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 196)  (1227 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 196)  (1230 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 196)  (1231 196)  routing T_23_12.lc_trk_g3_0 <X> T_23_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 196)  (1232 196)  routing T_23_12.lc_trk_g3_0 <X> T_23_12.wire_logic_cluster/lc_2/in_3
 (38 4)  (1236 196)  (1236 196)  LC_2 Logic Functioning bit
 (39 4)  (1237 196)  (1237 196)  LC_2 Logic Functioning bit
 (40 4)  (1238 196)  (1238 196)  LC_2 Logic Functioning bit
 (41 4)  (1239 196)  (1239 196)  LC_2 Logic Functioning bit
 (42 4)  (1240 196)  (1240 196)  LC_2 Logic Functioning bit
 (43 4)  (1241 196)  (1241 196)  LC_2 Logic Functioning bit
 (50 4)  (1248 196)  (1248 196)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1199 197)  (1199 197)  routing T_23_12.lc_trk_g0_2 <X> T_23_12.wire_logic_cluster/lc_7/cen
 (14 5)  (1212 197)  (1212 197)  routing T_23_12.sp4_h_l_5 <X> T_23_12.lc_trk_g1_0
 (15 5)  (1213 197)  (1213 197)  routing T_23_12.sp4_h_l_5 <X> T_23_12.lc_trk_g1_0
 (16 5)  (1214 197)  (1214 197)  routing T_23_12.sp4_h_l_5 <X> T_23_12.lc_trk_g1_0
 (17 5)  (1215 197)  (1215 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (1220 197)  (1220 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1221 197)  (1221 197)  routing T_23_12.sp4_h_l_7 <X> T_23_12.lc_trk_g1_2
 (24 5)  (1222 197)  (1222 197)  routing T_23_12.sp4_h_l_7 <X> T_23_12.lc_trk_g1_2
 (25 5)  (1223 197)  (1223 197)  routing T_23_12.sp4_h_l_7 <X> T_23_12.lc_trk_g1_2
 (26 5)  (1224 197)  (1224 197)  routing T_23_12.lc_trk_g2_2 <X> T_23_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (1226 197)  (1226 197)  routing T_23_12.lc_trk_g2_2 <X> T_23_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 197)  (1227 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (37 5)  (1235 197)  (1235 197)  LC_2 Logic Functioning bit
 (38 5)  (1236 197)  (1236 197)  LC_2 Logic Functioning bit
 (39 5)  (1237 197)  (1237 197)  LC_2 Logic Functioning bit
 (40 5)  (1238 197)  (1238 197)  LC_2 Logic Functioning bit
 (41 5)  (1239 197)  (1239 197)  LC_2 Logic Functioning bit
 (42 5)  (1240 197)  (1240 197)  LC_2 Logic Functioning bit
 (43 5)  (1241 197)  (1241 197)  LC_2 Logic Functioning bit
 (6 6)  (1204 198)  (1204 198)  routing T_23_12.sp4_h_l_47 <X> T_23_12.sp4_v_t_38
 (22 6)  (1220 198)  (1220 198)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1222 198)  (1222 198)  routing T_23_12.top_op_7 <X> T_23_12.lc_trk_g1_7
 (25 6)  (1223 198)  (1223 198)  routing T_23_12.sp4_h_r_14 <X> T_23_12.lc_trk_g1_6
 (29 6)  (1227 198)  (1227 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 198)  (1228 198)  routing T_23_12.lc_trk_g0_6 <X> T_23_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 198)  (1230 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 198)  (1232 198)  routing T_23_12.lc_trk_g1_3 <X> T_23_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 198)  (1234 198)  LC_3 Logic Functioning bit
 (37 6)  (1235 198)  (1235 198)  LC_3 Logic Functioning bit
 (39 6)  (1237 198)  (1237 198)  LC_3 Logic Functioning bit
 (43 6)  (1241 198)  (1241 198)  LC_3 Logic Functioning bit
 (50 6)  (1248 198)  (1248 198)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (1201 199)  (1201 199)  routing T_23_12.sp12_h_l_23 <X> T_23_12.sp12_v_t_23
 (21 7)  (1219 199)  (1219 199)  routing T_23_12.top_op_7 <X> T_23_12.lc_trk_g1_7
 (22 7)  (1220 199)  (1220 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (1221 199)  (1221 199)  routing T_23_12.sp4_h_r_14 <X> T_23_12.lc_trk_g1_6
 (24 7)  (1222 199)  (1222 199)  routing T_23_12.sp4_h_r_14 <X> T_23_12.lc_trk_g1_6
 (30 7)  (1228 199)  (1228 199)  routing T_23_12.lc_trk_g0_6 <X> T_23_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (1229 199)  (1229 199)  routing T_23_12.lc_trk_g1_3 <X> T_23_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (1234 199)  (1234 199)  LC_3 Logic Functioning bit
 (37 7)  (1235 199)  (1235 199)  LC_3 Logic Functioning bit
 (39 7)  (1237 199)  (1237 199)  LC_3 Logic Functioning bit
 (43 7)  (1241 199)  (1241 199)  LC_3 Logic Functioning bit
 (4 8)  (1202 200)  (1202 200)  routing T_23_12.sp4_h_l_43 <X> T_23_12.sp4_v_b_6
 (13 8)  (1211 200)  (1211 200)  routing T_23_12.sp4_h_l_45 <X> T_23_12.sp4_v_b_8
 (14 8)  (1212 200)  (1212 200)  routing T_23_12.wire_logic_cluster/lc_0/out <X> T_23_12.lc_trk_g2_0
 (17 8)  (1215 200)  (1215 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (25 8)  (1223 200)  (1223 200)  routing T_23_12.sp4_h_r_42 <X> T_23_12.lc_trk_g2_2
 (26 8)  (1224 200)  (1224 200)  routing T_23_12.lc_trk_g2_4 <X> T_23_12.wire_logic_cluster/lc_4/in_0
 (31 8)  (1229 200)  (1229 200)  routing T_23_12.lc_trk_g1_6 <X> T_23_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 200)  (1230 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 200)  (1232 200)  routing T_23_12.lc_trk_g1_6 <X> T_23_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 200)  (1234 200)  LC_4 Logic Functioning bit
 (37 8)  (1235 200)  (1235 200)  LC_4 Logic Functioning bit
 (38 8)  (1236 200)  (1236 200)  LC_4 Logic Functioning bit
 (42 8)  (1240 200)  (1240 200)  LC_4 Logic Functioning bit
 (45 8)  (1243 200)  (1243 200)  LC_4 Logic Functioning bit
 (50 8)  (1248 200)  (1248 200)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (1250 200)  (1250 200)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (5 9)  (1203 201)  (1203 201)  routing T_23_12.sp4_h_l_43 <X> T_23_12.sp4_v_b_6
 (8 9)  (1206 201)  (1206 201)  routing T_23_12.sp4_v_t_41 <X> T_23_12.sp4_v_b_7
 (10 9)  (1208 201)  (1208 201)  routing T_23_12.sp4_v_t_41 <X> T_23_12.sp4_v_b_7
 (12 9)  (1210 201)  (1210 201)  routing T_23_12.sp4_h_l_45 <X> T_23_12.sp4_v_b_8
 (17 9)  (1215 201)  (1215 201)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (1220 201)  (1220 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1221 201)  (1221 201)  routing T_23_12.sp4_h_r_42 <X> T_23_12.lc_trk_g2_2
 (24 9)  (1222 201)  (1222 201)  routing T_23_12.sp4_h_r_42 <X> T_23_12.lc_trk_g2_2
 (25 9)  (1223 201)  (1223 201)  routing T_23_12.sp4_h_r_42 <X> T_23_12.lc_trk_g2_2
 (28 9)  (1226 201)  (1226 201)  routing T_23_12.lc_trk_g2_4 <X> T_23_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 201)  (1227 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1229 201)  (1229 201)  routing T_23_12.lc_trk_g1_6 <X> T_23_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (1234 201)  (1234 201)  LC_4 Logic Functioning bit
 (37 9)  (1235 201)  (1235 201)  LC_4 Logic Functioning bit
 (39 9)  (1237 201)  (1237 201)  LC_4 Logic Functioning bit
 (43 9)  (1241 201)  (1241 201)  LC_4 Logic Functioning bit
 (45 9)  (1243 201)  (1243 201)  LC_4 Logic Functioning bit
 (8 10)  (1206 202)  (1206 202)  routing T_23_12.sp4_v_t_42 <X> T_23_12.sp4_h_l_42
 (9 10)  (1207 202)  (1207 202)  routing T_23_12.sp4_v_t_42 <X> T_23_12.sp4_h_l_42
 (21 10)  (1219 202)  (1219 202)  routing T_23_12.sp4_v_t_18 <X> T_23_12.lc_trk_g2_7
 (22 10)  (1220 202)  (1220 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1221 202)  (1221 202)  routing T_23_12.sp4_v_t_18 <X> T_23_12.lc_trk_g2_7
 (27 10)  (1225 202)  (1225 202)  routing T_23_12.lc_trk_g3_5 <X> T_23_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (1226 202)  (1226 202)  routing T_23_12.lc_trk_g3_5 <X> T_23_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 202)  (1227 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 202)  (1228 202)  routing T_23_12.lc_trk_g3_5 <X> T_23_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 202)  (1230 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 202)  (1231 202)  routing T_23_12.lc_trk_g2_0 <X> T_23_12.wire_logic_cluster/lc_5/in_3
 (38 10)  (1236 202)  (1236 202)  LC_5 Logic Functioning bit
 (39 10)  (1237 202)  (1237 202)  LC_5 Logic Functioning bit
 (40 10)  (1238 202)  (1238 202)  LC_5 Logic Functioning bit
 (41 10)  (1239 202)  (1239 202)  LC_5 Logic Functioning bit
 (42 10)  (1240 202)  (1240 202)  LC_5 Logic Functioning bit
 (43 10)  (1241 202)  (1241 202)  LC_5 Logic Functioning bit
 (16 11)  (1214 203)  (1214 203)  routing T_23_12.sp12_v_b_12 <X> T_23_12.lc_trk_g2_4
 (17 11)  (1215 203)  (1215 203)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (28 11)  (1226 203)  (1226 203)  routing T_23_12.lc_trk_g2_1 <X> T_23_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 203)  (1227 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (1230 203)  (1230 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (1232 203)  (1232 203)  routing T_23_12.lc_trk_g1_2 <X> T_23_12.input_2_5
 (35 11)  (1233 203)  (1233 203)  routing T_23_12.lc_trk_g1_2 <X> T_23_12.input_2_5
 (36 11)  (1234 203)  (1234 203)  LC_5 Logic Functioning bit
 (38 11)  (1236 203)  (1236 203)  LC_5 Logic Functioning bit
 (39 11)  (1237 203)  (1237 203)  LC_5 Logic Functioning bit
 (40 11)  (1238 203)  (1238 203)  LC_5 Logic Functioning bit
 (41 11)  (1239 203)  (1239 203)  LC_5 Logic Functioning bit
 (42 11)  (1240 203)  (1240 203)  LC_5 Logic Functioning bit
 (43 11)  (1241 203)  (1241 203)  LC_5 Logic Functioning bit
 (14 12)  (1212 204)  (1212 204)  routing T_23_12.sp4_h_r_40 <X> T_23_12.lc_trk_g3_0
 (21 12)  (1219 204)  (1219 204)  routing T_23_12.sp4_h_r_43 <X> T_23_12.lc_trk_g3_3
 (22 12)  (1220 204)  (1220 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1221 204)  (1221 204)  routing T_23_12.sp4_h_r_43 <X> T_23_12.lc_trk_g3_3
 (24 12)  (1222 204)  (1222 204)  routing T_23_12.sp4_h_r_43 <X> T_23_12.lc_trk_g3_3
 (26 12)  (1224 204)  (1224 204)  routing T_23_12.lc_trk_g0_6 <X> T_23_12.wire_logic_cluster/lc_6/in_0
 (31 12)  (1229 204)  (1229 204)  routing T_23_12.lc_trk_g3_6 <X> T_23_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 204)  (1230 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 204)  (1231 204)  routing T_23_12.lc_trk_g3_6 <X> T_23_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 204)  (1232 204)  routing T_23_12.lc_trk_g3_6 <X> T_23_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 204)  (1234 204)  LC_6 Logic Functioning bit
 (37 12)  (1235 204)  (1235 204)  LC_6 Logic Functioning bit
 (39 12)  (1237 204)  (1237 204)  LC_6 Logic Functioning bit
 (43 12)  (1241 204)  (1241 204)  LC_6 Logic Functioning bit
 (50 12)  (1248 204)  (1248 204)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (1212 205)  (1212 205)  routing T_23_12.sp4_h_r_40 <X> T_23_12.lc_trk_g3_0
 (15 13)  (1213 205)  (1213 205)  routing T_23_12.sp4_h_r_40 <X> T_23_12.lc_trk_g3_0
 (16 13)  (1214 205)  (1214 205)  routing T_23_12.sp4_h_r_40 <X> T_23_12.lc_trk_g3_0
 (17 13)  (1215 205)  (1215 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (1219 205)  (1219 205)  routing T_23_12.sp4_h_r_43 <X> T_23_12.lc_trk_g3_3
 (26 13)  (1224 205)  (1224 205)  routing T_23_12.lc_trk_g0_6 <X> T_23_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 205)  (1227 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1229 205)  (1229 205)  routing T_23_12.lc_trk_g3_6 <X> T_23_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (1234 205)  (1234 205)  LC_6 Logic Functioning bit
 (37 13)  (1235 205)  (1235 205)  LC_6 Logic Functioning bit
 (38 13)  (1236 205)  (1236 205)  LC_6 Logic Functioning bit
 (42 13)  (1240 205)  (1240 205)  LC_6 Logic Functioning bit
 (0 14)  (1198 206)  (1198 206)  routing T_23_12.glb_netwk_4 <X> T_23_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 206)  (1199 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (2 14)  (1200 206)  (1200 206)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (6 14)  (1204 206)  (1204 206)  routing T_23_12.sp4_h_l_41 <X> T_23_12.sp4_v_t_44
 (15 14)  (1213 206)  (1213 206)  routing T_23_12.sp4_h_l_24 <X> T_23_12.lc_trk_g3_5
 (16 14)  (1214 206)  (1214 206)  routing T_23_12.sp4_h_l_24 <X> T_23_12.lc_trk_g3_5
 (17 14)  (1215 206)  (1215 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1216 206)  (1216 206)  routing T_23_12.sp4_h_l_24 <X> T_23_12.lc_trk_g3_5
 (25 14)  (1223 206)  (1223 206)  routing T_23_12.wire_logic_cluster/lc_6/out <X> T_23_12.lc_trk_g3_6
 (26 14)  (1224 206)  (1224 206)  routing T_23_12.lc_trk_g0_7 <X> T_23_12.wire_logic_cluster/lc_7/in_0
 (31 14)  (1229 206)  (1229 206)  routing T_23_12.lc_trk_g2_4 <X> T_23_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 206)  (1230 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 206)  (1231 206)  routing T_23_12.lc_trk_g2_4 <X> T_23_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 206)  (1234 206)  LC_7 Logic Functioning bit
 (38 14)  (1236 206)  (1236 206)  LC_7 Logic Functioning bit
 (42 14)  (1240 206)  (1240 206)  LC_7 Logic Functioning bit
 (43 14)  (1241 206)  (1241 206)  LC_7 Logic Functioning bit
 (45 14)  (1243 206)  (1243 206)  LC_7 Logic Functioning bit
 (50 14)  (1248 206)  (1248 206)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (1220 207)  (1220 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (1224 207)  (1224 207)  routing T_23_12.lc_trk_g0_7 <X> T_23_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 207)  (1227 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (1235 207)  (1235 207)  LC_7 Logic Functioning bit
 (39 15)  (1237 207)  (1237 207)  LC_7 Logic Functioning bit
 (42 15)  (1240 207)  (1240 207)  LC_7 Logic Functioning bit
 (43 15)  (1241 207)  (1241 207)  LC_7 Logic Functioning bit
 (45 15)  (1243 207)  (1243 207)  LC_7 Logic Functioning bit
 (46 15)  (1244 207)  (1244 207)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_24_12

 (0 0)  (1252 192)  (1252 192)  Negative Clock bit

 (4 0)  (1256 192)  (1256 192)  routing T_24_12.sp4_h_l_43 <X> T_24_12.sp4_v_b_0
 (6 0)  (1258 192)  (1258 192)  routing T_24_12.sp4_h_l_43 <X> T_24_12.sp4_v_b_0
 (14 0)  (1266 192)  (1266 192)  routing T_24_12.wire_logic_cluster/lc_0/out <X> T_24_12.lc_trk_g0_0
 (25 0)  (1277 192)  (1277 192)  routing T_24_12.wire_logic_cluster/lc_2/out <X> T_24_12.lc_trk_g0_2
 (26 0)  (1278 192)  (1278 192)  routing T_24_12.lc_trk_g3_5 <X> T_24_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (1279 192)  (1279 192)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 192)  (1280 192)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 192)  (1281 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 192)  (1284 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 192)  (1286 192)  routing T_24_12.lc_trk_g1_2 <X> T_24_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 192)  (1288 192)  LC_0 Logic Functioning bit
 (37 0)  (1289 192)  (1289 192)  LC_0 Logic Functioning bit
 (38 0)  (1290 192)  (1290 192)  LC_0 Logic Functioning bit
 (39 0)  (1291 192)  (1291 192)  LC_0 Logic Functioning bit
 (41 0)  (1293 192)  (1293 192)  LC_0 Logic Functioning bit
 (43 0)  (1295 192)  (1295 192)  LC_0 Logic Functioning bit
 (45 0)  (1297 192)  (1297 192)  LC_0 Logic Functioning bit
 (5 1)  (1257 193)  (1257 193)  routing T_24_12.sp4_h_l_43 <X> T_24_12.sp4_v_b_0
 (17 1)  (1269 193)  (1269 193)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1274 193)  (1274 193)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (1279 193)  (1279 193)  routing T_24_12.lc_trk_g3_5 <X> T_24_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 193)  (1280 193)  routing T_24_12.lc_trk_g3_5 <X> T_24_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 193)  (1281 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 193)  (1282 193)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (1283 193)  (1283 193)  routing T_24_12.lc_trk_g1_2 <X> T_24_12.wire_logic_cluster/lc_0/in_3
 (37 1)  (1289 193)  (1289 193)  LC_0 Logic Functioning bit
 (39 1)  (1291 193)  (1291 193)  LC_0 Logic Functioning bit
 (45 1)  (1297 193)  (1297 193)  LC_0 Logic Functioning bit
 (2 2)  (1254 194)  (1254 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (12 2)  (1264 194)  (1264 194)  routing T_24_12.sp4_v_t_39 <X> T_24_12.sp4_h_l_39
 (29 2)  (1281 194)  (1281 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 194)  (1284 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 194)  (1285 194)  routing T_24_12.lc_trk_g3_3 <X> T_24_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 194)  (1286 194)  routing T_24_12.lc_trk_g3_3 <X> T_24_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 194)  (1288 194)  LC_1 Logic Functioning bit
 (37 2)  (1289 194)  (1289 194)  LC_1 Logic Functioning bit
 (38 2)  (1290 194)  (1290 194)  LC_1 Logic Functioning bit
 (39 2)  (1291 194)  (1291 194)  LC_1 Logic Functioning bit
 (41 2)  (1293 194)  (1293 194)  LC_1 Logic Functioning bit
 (43 2)  (1295 194)  (1295 194)  LC_1 Logic Functioning bit
 (45 2)  (1297 194)  (1297 194)  LC_1 Logic Functioning bit
 (8 3)  (1260 195)  (1260 195)  routing T_24_12.sp4_v_b_10 <X> T_24_12.sp4_v_t_36
 (10 3)  (1262 195)  (1262 195)  routing T_24_12.sp4_v_b_10 <X> T_24_12.sp4_v_t_36
 (11 3)  (1263 195)  (1263 195)  routing T_24_12.sp4_v_t_39 <X> T_24_12.sp4_h_l_39
 (26 3)  (1278 195)  (1278 195)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (1279 195)  (1279 195)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 195)  (1280 195)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 195)  (1281 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1283 195)  (1283 195)  routing T_24_12.lc_trk_g3_3 <X> T_24_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (1288 195)  (1288 195)  LC_1 Logic Functioning bit
 (38 3)  (1290 195)  (1290 195)  LC_1 Logic Functioning bit
 (45 3)  (1297 195)  (1297 195)  LC_1 Logic Functioning bit
 (0 4)  (1252 196)  (1252 196)  routing T_24_12.lc_trk_g2_2 <X> T_24_12.wire_logic_cluster/lc_7/cen
 (1 4)  (1253 196)  (1253 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (27 4)  (1279 196)  (1279 196)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (1280 196)  (1280 196)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 196)  (1281 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 196)  (1283 196)  routing T_24_12.lc_trk_g3_4 <X> T_24_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 196)  (1284 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 196)  (1285 196)  routing T_24_12.lc_trk_g3_4 <X> T_24_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 196)  (1286 196)  routing T_24_12.lc_trk_g3_4 <X> T_24_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 196)  (1288 196)  LC_2 Logic Functioning bit
 (37 4)  (1289 196)  (1289 196)  LC_2 Logic Functioning bit
 (38 4)  (1290 196)  (1290 196)  LC_2 Logic Functioning bit
 (39 4)  (1291 196)  (1291 196)  LC_2 Logic Functioning bit
 (41 4)  (1293 196)  (1293 196)  LC_2 Logic Functioning bit
 (43 4)  (1295 196)  (1295 196)  LC_2 Logic Functioning bit
 (45 4)  (1297 196)  (1297 196)  LC_2 Logic Functioning bit
 (1 5)  (1253 197)  (1253 197)  routing T_24_12.lc_trk_g2_2 <X> T_24_12.wire_logic_cluster/lc_7/cen
 (22 5)  (1274 197)  (1274 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1275 197)  (1275 197)  routing T_24_12.sp4_v_b_18 <X> T_24_12.lc_trk_g1_2
 (24 5)  (1276 197)  (1276 197)  routing T_24_12.sp4_v_b_18 <X> T_24_12.lc_trk_g1_2
 (27 5)  (1279 197)  (1279 197)  routing T_24_12.lc_trk_g3_1 <X> T_24_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 197)  (1280 197)  routing T_24_12.lc_trk_g3_1 <X> T_24_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 197)  (1281 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1282 197)  (1282 197)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.wire_logic_cluster/lc_2/in_1
 (37 5)  (1289 197)  (1289 197)  LC_2 Logic Functioning bit
 (39 5)  (1291 197)  (1291 197)  LC_2 Logic Functioning bit
 (45 5)  (1297 197)  (1297 197)  LC_2 Logic Functioning bit
 (8 6)  (1260 198)  (1260 198)  routing T_24_12.sp4_v_t_47 <X> T_24_12.sp4_h_l_41
 (9 6)  (1261 198)  (1261 198)  routing T_24_12.sp4_v_t_47 <X> T_24_12.sp4_h_l_41
 (10 6)  (1262 198)  (1262 198)  routing T_24_12.sp4_v_t_47 <X> T_24_12.sp4_h_l_41
 (21 6)  (1273 198)  (1273 198)  routing T_24_12.wire_logic_cluster/lc_7/out <X> T_24_12.lc_trk_g1_7
 (22 6)  (1274 198)  (1274 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (22 8)  (1274 200)  (1274 200)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (1275 200)  (1275 200)  routing T_24_12.sp12_v_b_19 <X> T_24_12.lc_trk_g2_3
 (25 8)  (1277 200)  (1277 200)  routing T_24_12.sp4_v_t_23 <X> T_24_12.lc_trk_g2_2
 (26 8)  (1278 200)  (1278 200)  routing T_24_12.lc_trk_g1_7 <X> T_24_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (1279 200)  (1279 200)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (1280 200)  (1280 200)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 200)  (1281 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 200)  (1284 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 200)  (1285 200)  routing T_24_12.lc_trk_g2_3 <X> T_24_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 200)  (1288 200)  LC_4 Logic Functioning bit
 (37 8)  (1289 200)  (1289 200)  LC_4 Logic Functioning bit
 (38 8)  (1290 200)  (1290 200)  LC_4 Logic Functioning bit
 (39 8)  (1291 200)  (1291 200)  LC_4 Logic Functioning bit
 (41 8)  (1293 200)  (1293 200)  LC_4 Logic Functioning bit
 (43 8)  (1295 200)  (1295 200)  LC_4 Logic Functioning bit
 (45 8)  (1297 200)  (1297 200)  LC_4 Logic Functioning bit
 (21 9)  (1273 201)  (1273 201)  routing T_24_12.sp12_v_b_19 <X> T_24_12.lc_trk_g2_3
 (22 9)  (1274 201)  (1274 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1275 201)  (1275 201)  routing T_24_12.sp4_v_t_23 <X> T_24_12.lc_trk_g2_2
 (25 9)  (1277 201)  (1277 201)  routing T_24_12.sp4_v_t_23 <X> T_24_12.lc_trk_g2_2
 (26 9)  (1278 201)  (1278 201)  routing T_24_12.lc_trk_g1_7 <X> T_24_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (1279 201)  (1279 201)  routing T_24_12.lc_trk_g1_7 <X> T_24_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 201)  (1281 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1282 201)  (1282 201)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (1283 201)  (1283 201)  routing T_24_12.lc_trk_g2_3 <X> T_24_12.wire_logic_cluster/lc_4/in_3
 (37 9)  (1289 201)  (1289 201)  LC_4 Logic Functioning bit
 (39 9)  (1291 201)  (1291 201)  LC_4 Logic Functioning bit
 (45 9)  (1297 201)  (1297 201)  LC_4 Logic Functioning bit
 (52 9)  (1304 201)  (1304 201)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (22 10)  (1274 202)  (1274 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (17 12)  (1269 204)  (1269 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1270 204)  (1270 204)  routing T_24_12.wire_logic_cluster/lc_1/out <X> T_24_12.lc_trk_g3_1
 (21 12)  (1273 204)  (1273 204)  routing T_24_12.sp4_v_t_14 <X> T_24_12.lc_trk_g3_3
 (22 12)  (1274 204)  (1274 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1275 204)  (1275 204)  routing T_24_12.sp4_v_t_14 <X> T_24_12.lc_trk_g3_3
 (22 13)  (1274 205)  (1274 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1277 205)  (1277 205)  routing T_24_12.sp4_r_v_b_42 <X> T_24_12.lc_trk_g3_2
 (0 14)  (1252 206)  (1252 206)  routing T_24_12.glb_netwk_4 <X> T_24_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 206)  (1253 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1266 206)  (1266 206)  routing T_24_12.sp4_h_r_36 <X> T_24_12.lc_trk_g3_4
 (17 14)  (1269 206)  (1269 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (1278 206)  (1278 206)  routing T_24_12.lc_trk_g2_7 <X> T_24_12.wire_logic_cluster/lc_7/in_0
 (32 14)  (1284 206)  (1284 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 206)  (1288 206)  LC_7 Logic Functioning bit
 (37 14)  (1289 206)  (1289 206)  LC_7 Logic Functioning bit
 (38 14)  (1290 206)  (1290 206)  LC_7 Logic Functioning bit
 (41 14)  (1293 206)  (1293 206)  LC_7 Logic Functioning bit
 (45 14)  (1297 206)  (1297 206)  LC_7 Logic Functioning bit
 (3 15)  (1255 207)  (1255 207)  routing T_24_12.sp12_h_l_22 <X> T_24_12.sp12_v_t_22
 (12 15)  (1264 207)  (1264 207)  routing T_24_12.sp4_h_l_46 <X> T_24_12.sp4_v_t_46
 (15 15)  (1267 207)  (1267 207)  routing T_24_12.sp4_h_r_36 <X> T_24_12.lc_trk_g3_4
 (16 15)  (1268 207)  (1268 207)  routing T_24_12.sp4_h_r_36 <X> T_24_12.lc_trk_g3_4
 (17 15)  (1269 207)  (1269 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (26 15)  (1278 207)  (1278 207)  routing T_24_12.lc_trk_g2_7 <X> T_24_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 207)  (1280 207)  routing T_24_12.lc_trk_g2_7 <X> T_24_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 207)  (1281 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1283 207)  (1283 207)  routing T_24_12.lc_trk_g0_2 <X> T_24_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (1284 207)  (1284 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (1285 207)  (1285 207)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.input_2_7
 (34 15)  (1286 207)  (1286 207)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.input_2_7
 (35 15)  (1287 207)  (1287 207)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.input_2_7
 (36 15)  (1288 207)  (1288 207)  LC_7 Logic Functioning bit
 (37 15)  (1289 207)  (1289 207)  LC_7 Logic Functioning bit
 (39 15)  (1291 207)  (1291 207)  LC_7 Logic Functioning bit
 (40 15)  (1292 207)  (1292 207)  LC_7 Logic Functioning bit
 (45 15)  (1297 207)  (1297 207)  LC_7 Logic Functioning bit


RAM_Tile_25_12

 (8 6)  (1314 198)  (1314 198)  routing T_25_12.sp4_v_t_41 <X> T_25_12.sp4_h_l_41
 (9 6)  (1315 198)  (1315 198)  routing T_25_12.sp4_v_t_41 <X> T_25_12.sp4_h_l_41
 (8 8)  (1314 200)  (1314 200)  routing T_25_12.sp4_v_b_7 <X> T_25_12.sp4_h_r_7
 (9 8)  (1315 200)  (1315 200)  routing T_25_12.sp4_v_b_7 <X> T_25_12.sp4_h_r_7
 (8 10)  (1314 202)  (1314 202)  routing T_25_12.sp4_h_r_7 <X> T_25_12.sp4_h_l_42
 (9 14)  (1315 206)  (1315 206)  routing T_25_12.sp4_h_r_7 <X> T_25_12.sp4_h_l_47
 (10 14)  (1316 206)  (1316 206)  routing T_25_12.sp4_h_r_7 <X> T_25_12.sp4_h_l_47


LogicTile_4_11

 (4 4)  (184 180)  (184 180)  routing T_4_11.sp4_v_t_38 <X> T_4_11.sp4_v_b_3


LogicTile_6_11

 (11 8)  (299 184)  (299 184)  routing T_6_11.sp4_v_t_40 <X> T_6_11.sp4_v_b_8
 (12 9)  (300 185)  (300 185)  routing T_6_11.sp4_v_t_40 <X> T_6_11.sp4_v_b_8
 (8 13)  (296 189)  (296 189)  routing T_6_11.sp4_v_t_42 <X> T_6_11.sp4_v_b_10
 (10 13)  (298 189)  (298 189)  routing T_6_11.sp4_v_t_42 <X> T_6_11.sp4_v_b_10


LogicTile_7_11

 (4 6)  (346 182)  (346 182)  routing T_7_11.sp4_h_r_3 <X> T_7_11.sp4_v_t_38
 (5 7)  (347 183)  (347 183)  routing T_7_11.sp4_h_r_3 <X> T_7_11.sp4_v_t_38


RAM_Tile_8_11

 (14 0)  (410 176)  (410 176)  routing T_8_11.bnr_op_0 <X> T_8_11.lc_trk_g0_0
 (19 0)  (415 176)  (415 176)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_b_3 sp4_v_b_13
 (27 0)  (423 176)  (423 176)  routing T_8_11.lc_trk_g1_4 <X> T_8_11.wire_bram/ram/WDATA_15
 (29 0)  (425 176)  (425 176)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_4 wire_bram/ram/WDATA_15
 (30 0)  (426 176)  (426 176)  routing T_8_11.lc_trk_g1_4 <X> T_8_11.wire_bram/ram/WDATA_15
 (41 0)  (437 176)  (437 176)  Enable bit of Mux _out_links/OutMuxb_0 => wire_bram/ram/RDATA_15 sp4_r_v_b_33
 (7 1)  (403 177)  (403 177)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (404 177)  (404 177)  routing T_8_11.sp4_h_r_1 <X> T_8_11.sp4_v_b_1
 (14 1)  (410 177)  (410 177)  routing T_8_11.bnr_op_0 <X> T_8_11.lc_trk_g0_0
 (17 1)  (413 177)  (413 177)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (1 2)  (397 178)  (397 178)  routing T_8_11.glb_netwk_5 <X> T_8_11.wire_bram/ram/RCLK
 (2 2)  (398 178)  (398 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (4 2)  (400 178)  (400 178)  routing T_8_11.sp4_v_b_4 <X> T_8_11.sp4_v_t_37
 (6 2)  (402 178)  (402 178)  routing T_8_11.sp4_v_b_4 <X> T_8_11.sp4_v_t_37
 (19 2)  (415 178)  (415 178)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_t_4 sp4_v_t_2
 (28 2)  (424 178)  (424 178)  routing T_8_11.lc_trk_g2_4 <X> T_8_11.wire_bram/ram/WDATA_14
 (29 2)  (425 178)  (425 178)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_4 wire_bram/ram/WDATA_14
 (30 2)  (426 178)  (426 178)  routing T_8_11.lc_trk_g2_4 <X> T_8_11.wire_bram/ram/WDATA_14
 (38 2)  (434 178)  (434 178)  Enable bit of Mux _out_links/OutMux2_1 => wire_bram/ram/RDATA_14 sp4_v_b_34
 (0 3)  (396 179)  (396 179)  routing T_8_11.glb_netwk_5 <X> T_8_11.wire_bram/ram/RCLK
 (3 4)  (399 180)  (399 180)  routing T_8_11.sp12_v_b_0 <X> T_8_11.sp12_h_r_0
 (5 4)  (401 180)  (401 180)  routing T_8_11.sp4_v_b_9 <X> T_8_11.sp4_h_r_3
 (25 4)  (421 180)  (421 180)  routing T_8_11.bnr_op_2 <X> T_8_11.lc_trk_g1_2
 (27 4)  (423 180)  (423 180)  routing T_8_11.lc_trk_g3_0 <X> T_8_11.wire_bram/ram/WDATA_13
 (28 4)  (424 180)  (424 180)  routing T_8_11.lc_trk_g3_0 <X> T_8_11.wire_bram/ram/WDATA_13
 (29 4)  (425 180)  (425 180)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_0 wire_bram/ram/WDATA_13
 (38 4)  (434 180)  (434 180)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_13 sp4_v_t_25
 (3 5)  (399 181)  (399 181)  routing T_8_11.sp12_v_b_0 <X> T_8_11.sp12_h_r_0
 (4 5)  (400 181)  (400 181)  routing T_8_11.sp4_v_b_9 <X> T_8_11.sp4_h_r_3
 (6 5)  (402 181)  (402 181)  routing T_8_11.sp4_v_b_9 <X> T_8_11.sp4_h_r_3
 (22 5)  (418 181)  (418 181)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (421 181)  (421 181)  routing T_8_11.bnr_op_2 <X> T_8_11.lc_trk_g1_2
 (14 6)  (410 182)  (410 182)  routing T_8_11.sp4_v_b_4 <X> T_8_11.lc_trk_g1_4
 (28 6)  (424 182)  (424 182)  routing T_8_11.lc_trk_g2_6 <X> T_8_11.wire_bram/ram/WDATA_12
 (29 6)  (425 182)  (425 182)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_6 wire_bram/ram/WDATA_12
 (30 6)  (426 182)  (426 182)  routing T_8_11.lc_trk_g2_6 <X> T_8_11.wire_bram/ram/WDATA_12
 (41 6)  (437 182)  (437 182)  Enable bit of Mux _out_links/OutMuxb_3 => wire_bram/ram/RDATA_12 sp4_r_v_b_39
 (8 7)  (404 183)  (404 183)  routing T_8_11.sp4_h_r_4 <X> T_8_11.sp4_v_t_41
 (9 7)  (405 183)  (405 183)  routing T_8_11.sp4_h_r_4 <X> T_8_11.sp4_v_t_41
 (16 7)  (412 183)  (412 183)  routing T_8_11.sp4_v_b_4 <X> T_8_11.lc_trk_g1_4
 (17 7)  (413 183)  (413 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (30 7)  (426 183)  (426 183)  routing T_8_11.lc_trk_g2_6 <X> T_8_11.wire_bram/ram/WDATA_12
 (15 8)  (411 184)  (411 184)  routing T_8_11.sp4_h_r_33 <X> T_8_11.lc_trk_g2_1
 (16 8)  (412 184)  (412 184)  routing T_8_11.sp4_h_r_33 <X> T_8_11.lc_trk_g2_1
 (17 8)  (413 184)  (413 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (414 184)  (414 184)  routing T_8_11.sp4_h_r_33 <X> T_8_11.lc_trk_g2_1
 (27 8)  (423 184)  (423 184)  routing T_8_11.lc_trk_g1_2 <X> T_8_11.wire_bram/ram/WDATA_11
 (29 8)  (425 184)  (425 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (30 9)  (426 185)  (426 185)  routing T_8_11.lc_trk_g1_2 <X> T_8_11.wire_bram/ram/WDATA_11
 (36 9)  (432 185)  (432 185)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_11 sp4_h_r_8
 (4 10)  (400 186)  (400 186)  routing T_8_11.sp4_v_b_6 <X> T_8_11.sp4_v_t_43
 (13 10)  (409 186)  (409 186)  routing T_8_11.sp4_v_b_8 <X> T_8_11.sp4_v_t_45
 (14 10)  (410 186)  (410 186)  routing T_8_11.sp4_h_r_44 <X> T_8_11.lc_trk_g2_4
 (25 10)  (421 186)  (421 186)  routing T_8_11.rgt_op_6 <X> T_8_11.lc_trk_g2_6
 (27 10)  (423 186)  (423 186)  routing T_8_11.lc_trk_g3_3 <X> T_8_11.wire_bram/ram/WDATA_10
 (28 10)  (424 186)  (424 186)  routing T_8_11.lc_trk_g3_3 <X> T_8_11.wire_bram/ram/WDATA_10
 (29 10)  (425 186)  (425 186)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_3 wire_bram/ram/WDATA_10
 (8 11)  (404 187)  (404 187)  routing T_8_11.sp4_h_r_1 <X> T_8_11.sp4_v_t_42
 (9 11)  (405 187)  (405 187)  routing T_8_11.sp4_h_r_1 <X> T_8_11.sp4_v_t_42
 (10 11)  (406 187)  (406 187)  routing T_8_11.sp4_h_r_1 <X> T_8_11.sp4_v_t_42
 (14 11)  (410 187)  (410 187)  routing T_8_11.sp4_h_r_44 <X> T_8_11.lc_trk_g2_4
 (15 11)  (411 187)  (411 187)  routing T_8_11.sp4_h_r_44 <X> T_8_11.lc_trk_g2_4
 (16 11)  (412 187)  (412 187)  routing T_8_11.sp4_h_r_44 <X> T_8_11.lc_trk_g2_4
 (17 11)  (413 187)  (413 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (418 187)  (418 187)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (420 187)  (420 187)  routing T_8_11.rgt_op_6 <X> T_8_11.lc_trk_g2_6
 (30 11)  (426 187)  (426 187)  routing T_8_11.lc_trk_g3_3 <X> T_8_11.wire_bram/ram/WDATA_10
 (36 11)  (432 187)  (432 187)  Enable bit of Mux _out_links/OutMux6_5 => wire_bram/ram/RDATA_10 sp4_h_r_10
 (3 12)  (399 188)  (399 188)  routing T_8_11.sp12_v_b_1 <X> T_8_11.sp12_h_r_1
 (5 12)  (401 188)  (401 188)  routing T_8_11.sp4_v_b_3 <X> T_8_11.sp4_h_r_9
 (12 12)  (408 188)  (408 188)  routing T_8_11.sp4_v_b_11 <X> T_8_11.sp4_h_r_11
 (21 12)  (417 188)  (417 188)  routing T_8_11.sp4_v_b_27 <X> T_8_11.lc_trk_g3_3
 (22 12)  (418 188)  (418 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_b_27 lc_trk_g3_3
 (23 12)  (419 188)  (419 188)  routing T_8_11.sp4_v_b_27 <X> T_8_11.lc_trk_g3_3
 (28 12)  (424 188)  (424 188)  routing T_8_11.lc_trk_g2_1 <X> T_8_11.wire_bram/ram/WDATA_9
 (29 12)  (425 188)  (425 188)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_1 wire_bram/ram/WDATA_9
 (3 13)  (399 189)  (399 189)  routing T_8_11.sp12_v_b_1 <X> T_8_11.sp12_h_r_1
 (4 13)  (400 189)  (400 189)  routing T_8_11.sp4_v_b_3 <X> T_8_11.sp4_h_r_9
 (6 13)  (402 189)  (402 189)  routing T_8_11.sp4_v_b_3 <X> T_8_11.sp4_h_r_9
 (11 13)  (407 189)  (407 189)  routing T_8_11.sp4_v_b_11 <X> T_8_11.sp4_h_r_11
 (17 13)  (413 189)  (413 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (41 13)  (437 189)  (437 189)  Enable bit of Mux _out_links/OutMux9_6 => wire_bram/ram/RDATA_9 sp4_r_v_b_13
 (0 14)  (396 190)  (396 190)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.wire_bram/ram/RE
 (1 14)  (397 190)  (397 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (412 190)  (412 190)  routing T_8_11.sp4_v_b_29 <X> T_8_11.lc_trk_g3_5
 (17 14)  (413 190)  (413 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 190)  (414 190)  routing T_8_11.sp4_v_b_29 <X> T_8_11.lc_trk_g3_5
 (29 14)  (425 190)  (425 190)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g0_0 wire_bram/ram/WDATA_8
 (37 14)  (433 190)  (433 190)  Enable bit of Mux _out_links/OutMux4_7 => wire_bram/ram/RDATA_8 sp12_h_l_5
 (0 15)  (396 191)  (396 191)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.wire_bram/ram/RE
 (1 15)  (397 191)  (397 191)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.wire_bram/ram/RE
 (19 15)  (415 191)  (415 191)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_9_11

 (6 0)  (444 176)  (444 176)  routing T_9_11.sp4_h_r_7 <X> T_9_11.sp4_v_b_0
 (16 0)  (454 176)  (454 176)  routing T_9_11.sp4_v_b_1 <X> T_9_11.lc_trk_g0_1
 (17 0)  (455 176)  (455 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (456 176)  (456 176)  routing T_9_11.sp4_v_b_1 <X> T_9_11.lc_trk_g0_1
 (12 1)  (450 177)  (450 177)  routing T_9_11.sp4_h_r_2 <X> T_9_11.sp4_v_b_2
 (4 2)  (442 178)  (442 178)  routing T_9_11.sp4_v_b_4 <X> T_9_11.sp4_v_t_37
 (6 2)  (444 178)  (444 178)  routing T_9_11.sp4_v_b_4 <X> T_9_11.sp4_v_t_37
 (12 2)  (450 178)  (450 178)  routing T_9_11.sp4_v_t_39 <X> T_9_11.sp4_h_l_39
 (9 3)  (447 179)  (447 179)  routing T_9_11.sp4_v_b_5 <X> T_9_11.sp4_v_t_36
 (10 3)  (448 179)  (448 179)  routing T_9_11.sp4_v_b_5 <X> T_9_11.sp4_v_t_36
 (11 3)  (449 179)  (449 179)  routing T_9_11.sp4_v_t_39 <X> T_9_11.sp4_h_l_39
 (6 4)  (444 180)  (444 180)  routing T_9_11.sp4_h_r_10 <X> T_9_11.sp4_v_b_3
 (12 4)  (450 180)  (450 180)  routing T_9_11.sp4_h_l_39 <X> T_9_11.sp4_h_r_5
 (13 5)  (451 181)  (451 181)  routing T_9_11.sp4_h_l_39 <X> T_9_11.sp4_h_r_5
 (22 5)  (460 181)  (460 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (461 181)  (461 181)  routing T_9_11.sp4_h_r_2 <X> T_9_11.lc_trk_g1_2
 (24 5)  (462 181)  (462 181)  routing T_9_11.sp4_h_r_2 <X> T_9_11.lc_trk_g1_2
 (25 5)  (463 181)  (463 181)  routing T_9_11.sp4_h_r_2 <X> T_9_11.lc_trk_g1_2
 (14 8)  (452 184)  (452 184)  routing T_9_11.sp4_v_t_21 <X> T_9_11.lc_trk_g2_0
 (29 8)  (467 184)  (467 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 184)  (470 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 184)  (472 184)  routing T_9_11.lc_trk_g1_2 <X> T_9_11.wire_logic_cluster/lc_4/in_3
 (41 8)  (479 184)  (479 184)  LC_4 Logic Functioning bit
 (43 8)  (481 184)  (481 184)  LC_4 Logic Functioning bit
 (51 8)  (489 184)  (489 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (452 185)  (452 185)  routing T_9_11.sp4_v_t_21 <X> T_9_11.lc_trk_g2_0
 (16 9)  (454 185)  (454 185)  routing T_9_11.sp4_v_t_21 <X> T_9_11.lc_trk_g2_0
 (17 9)  (455 185)  (455 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (26 9)  (464 185)  (464 185)  routing T_9_11.lc_trk_g3_3 <X> T_9_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 185)  (465 185)  routing T_9_11.lc_trk_g3_3 <X> T_9_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 185)  (466 185)  routing T_9_11.lc_trk_g3_3 <X> T_9_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 185)  (467 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 185)  (469 185)  routing T_9_11.lc_trk_g1_2 <X> T_9_11.wire_logic_cluster/lc_4/in_3
 (48 9)  (486 185)  (486 185)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (9 11)  (447 187)  (447 187)  routing T_9_11.sp4_v_b_7 <X> T_9_11.sp4_v_t_42
 (22 12)  (460 188)  (460 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (29 12)  (467 188)  (467 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 188)  (470 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 188)  (472 188)  routing T_9_11.lc_trk_g1_2 <X> T_9_11.wire_logic_cluster/lc_6/in_3
 (41 12)  (479 188)  (479 188)  LC_6 Logic Functioning bit
 (43 12)  (481 188)  (481 188)  LC_6 Logic Functioning bit
 (21 13)  (459 189)  (459 189)  routing T_9_11.sp4_r_v_b_43 <X> T_9_11.lc_trk_g3_3
 (28 13)  (466 189)  (466 189)  routing T_9_11.lc_trk_g2_0 <X> T_9_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 189)  (467 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 189)  (469 189)  routing T_9_11.lc_trk_g1_2 <X> T_9_11.wire_logic_cluster/lc_6/in_3
 (46 13)  (484 189)  (484 189)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (4 14)  (442 190)  (442 190)  routing T_9_11.sp4_v_b_9 <X> T_9_11.sp4_v_t_44
 (4 15)  (442 191)  (442 191)  routing T_9_11.sp4_v_b_4 <X> T_9_11.sp4_h_l_44
 (8 15)  (446 191)  (446 191)  routing T_9_11.sp4_h_r_10 <X> T_9_11.sp4_v_t_47
 (9 15)  (447 191)  (447 191)  routing T_9_11.sp4_h_r_10 <X> T_9_11.sp4_v_t_47


LogicTile_10_11

 (8 3)  (500 179)  (500 179)  routing T_10_11.sp4_h_r_1 <X> T_10_11.sp4_v_t_36
 (9 3)  (501 179)  (501 179)  routing T_10_11.sp4_h_r_1 <X> T_10_11.sp4_v_t_36
 (4 4)  (496 180)  (496 180)  routing T_10_11.sp4_v_t_42 <X> T_10_11.sp4_v_b_3
 (6 4)  (498 180)  (498 180)  routing T_10_11.sp4_v_t_42 <X> T_10_11.sp4_v_b_3
 (12 5)  (504 181)  (504 181)  routing T_10_11.sp4_h_r_5 <X> T_10_11.sp4_v_b_5
 (5 9)  (497 185)  (497 185)  routing T_10_11.sp4_h_r_6 <X> T_10_11.sp4_v_b_6
 (8 9)  (500 185)  (500 185)  routing T_10_11.sp4_h_r_7 <X> T_10_11.sp4_v_b_7
 (11 10)  (503 186)  (503 186)  routing T_10_11.sp4_h_r_2 <X> T_10_11.sp4_v_t_45
 (13 10)  (505 186)  (505 186)  routing T_10_11.sp4_h_r_2 <X> T_10_11.sp4_v_t_45
 (12 11)  (504 187)  (504 187)  routing T_10_11.sp4_h_r_2 <X> T_10_11.sp4_v_t_45
 (12 13)  (504 189)  (504 189)  routing T_10_11.sp4_h_r_11 <X> T_10_11.sp4_v_b_11
 (4 14)  (496 190)  (496 190)  routing T_10_11.sp4_v_b_9 <X> T_10_11.sp4_v_t_44
 (5 14)  (497 190)  (497 190)  routing T_10_11.sp4_v_b_9 <X> T_10_11.sp4_h_l_44


LogicTile_11_11

 (2 0)  (548 176)  (548 176)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (6 0)  (552 176)  (552 176)  routing T_11_11.sp4_h_r_7 <X> T_11_11.sp4_v_b_0
 (15 0)  (561 176)  (561 176)  routing T_11_11.sp4_h_l_4 <X> T_11_11.lc_trk_g0_1
 (16 0)  (562 176)  (562 176)  routing T_11_11.sp4_h_l_4 <X> T_11_11.lc_trk_g0_1
 (17 0)  (563 176)  (563 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (564 176)  (564 176)  routing T_11_11.sp4_h_l_4 <X> T_11_11.lc_trk_g0_1
 (27 0)  (573 176)  (573 176)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 176)  (574 176)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 176)  (575 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 176)  (576 176)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 176)  (577 176)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 176)  (578 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 176)  (580 176)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 176)  (581 176)  routing T_11_11.lc_trk_g1_5 <X> T_11_11.input_2_0
 (37 0)  (583 176)  (583 176)  LC_0 Logic Functioning bit
 (39 0)  (585 176)  (585 176)  LC_0 Logic Functioning bit
 (18 1)  (564 177)  (564 177)  routing T_11_11.sp4_h_l_4 <X> T_11_11.lc_trk_g0_1
 (26 1)  (572 177)  (572 177)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 177)  (573 177)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 177)  (574 177)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 177)  (575 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 177)  (577 177)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 177)  (578 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (580 177)  (580 177)  routing T_11_11.lc_trk_g1_5 <X> T_11_11.input_2_0
 (38 1)  (584 177)  (584 177)  LC_0 Logic Functioning bit
 (1 2)  (547 178)  (547 178)  routing T_11_11.glb_netwk_5 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (2 2)  (548 178)  (548 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (560 178)  (560 178)  routing T_11_11.wire_logic_cluster/lc_4/out <X> T_11_11.lc_trk_g0_4
 (17 2)  (563 178)  (563 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (567 178)  (567 178)  routing T_11_11.sp4_h_l_2 <X> T_11_11.lc_trk_g0_7
 (22 2)  (568 178)  (568 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (569 178)  (569 178)  routing T_11_11.sp4_h_l_2 <X> T_11_11.lc_trk_g0_7
 (24 2)  (570 178)  (570 178)  routing T_11_11.sp4_h_l_2 <X> T_11_11.lc_trk_g0_7
 (27 2)  (573 178)  (573 178)  routing T_11_11.lc_trk_g1_7 <X> T_11_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 178)  (575 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 178)  (576 178)  routing T_11_11.lc_trk_g1_7 <X> T_11_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 178)  (578 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 178)  (580 178)  routing T_11_11.lc_trk_g1_1 <X> T_11_11.wire_logic_cluster/lc_1/in_3
 (39 2)  (585 178)  (585 178)  LC_1 Logic Functioning bit
 (40 2)  (586 178)  (586 178)  LC_1 Logic Functioning bit
 (42 2)  (588 178)  (588 178)  LC_1 Logic Functioning bit
 (0 3)  (546 179)  (546 179)  routing T_11_11.glb_netwk_5 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (9 3)  (555 179)  (555 179)  routing T_11_11.sp4_v_b_1 <X> T_11_11.sp4_v_t_36
 (17 3)  (563 179)  (563 179)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (564 179)  (564 179)  routing T_11_11.sp4_r_v_b_29 <X> T_11_11.lc_trk_g0_5
 (27 3)  (573 179)  (573 179)  routing T_11_11.lc_trk_g3_0 <X> T_11_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 179)  (574 179)  routing T_11_11.lc_trk_g3_0 <X> T_11_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 179)  (575 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 179)  (576 179)  routing T_11_11.lc_trk_g1_7 <X> T_11_11.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 179)  (578 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (580 179)  (580 179)  routing T_11_11.lc_trk_g1_2 <X> T_11_11.input_2_1
 (35 3)  (581 179)  (581 179)  routing T_11_11.lc_trk_g1_2 <X> T_11_11.input_2_1
 (38 3)  (584 179)  (584 179)  LC_1 Logic Functioning bit
 (39 3)  (585 179)  (585 179)  LC_1 Logic Functioning bit
 (40 3)  (586 179)  (586 179)  LC_1 Logic Functioning bit
 (41 3)  (587 179)  (587 179)  LC_1 Logic Functioning bit
 (42 3)  (588 179)  (588 179)  LC_1 Logic Functioning bit
 (43 3)  (589 179)  (589 179)  LC_1 Logic Functioning bit
 (0 4)  (546 180)  (546 180)  routing T_11_11.glb_netwk_7 <X> T_11_11.wire_logic_cluster/lc_7/cen
 (1 4)  (547 180)  (547 180)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (14 4)  (560 180)  (560 180)  routing T_11_11.wire_logic_cluster/lc_0/out <X> T_11_11.lc_trk_g1_0
 (17 4)  (563 180)  (563 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (25 4)  (571 180)  (571 180)  routing T_11_11.sp4_v_b_10 <X> T_11_11.lc_trk_g1_2
 (27 4)  (573 180)  (573 180)  routing T_11_11.lc_trk_g1_4 <X> T_11_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 180)  (575 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 180)  (576 180)  routing T_11_11.lc_trk_g1_4 <X> T_11_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 180)  (577 180)  routing T_11_11.lc_trk_g0_5 <X> T_11_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 180)  (578 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (583 180)  (583 180)  LC_2 Logic Functioning bit
 (42 4)  (588 180)  (588 180)  LC_2 Logic Functioning bit
 (43 4)  (589 180)  (589 180)  LC_2 Logic Functioning bit
 (50 4)  (596 180)  (596 180)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (546 181)  (546 181)  routing T_11_11.glb_netwk_7 <X> T_11_11.wire_logic_cluster/lc_7/cen
 (17 5)  (563 181)  (563 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (564 181)  (564 181)  routing T_11_11.sp4_r_v_b_25 <X> T_11_11.lc_trk_g1_1
 (22 5)  (568 181)  (568 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (569 181)  (569 181)  routing T_11_11.sp4_v_b_10 <X> T_11_11.lc_trk_g1_2
 (25 5)  (571 181)  (571 181)  routing T_11_11.sp4_v_b_10 <X> T_11_11.lc_trk_g1_2
 (37 5)  (583 181)  (583 181)  LC_2 Logic Functioning bit
 (42 5)  (588 181)  (588 181)  LC_2 Logic Functioning bit
 (43 5)  (589 181)  (589 181)  LC_2 Logic Functioning bit
 (2 6)  (548 182)  (548 182)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (11 6)  (557 182)  (557 182)  routing T_11_11.sp4_h_r_11 <X> T_11_11.sp4_v_t_40
 (13 6)  (559 182)  (559 182)  routing T_11_11.sp4_h_r_11 <X> T_11_11.sp4_v_t_40
 (14 6)  (560 182)  (560 182)  routing T_11_11.sp4_h_l_9 <X> T_11_11.lc_trk_g1_4
 (15 6)  (561 182)  (561 182)  routing T_11_11.sp4_h_r_21 <X> T_11_11.lc_trk_g1_5
 (16 6)  (562 182)  (562 182)  routing T_11_11.sp4_h_r_21 <X> T_11_11.lc_trk_g1_5
 (17 6)  (563 182)  (563 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (564 182)  (564 182)  routing T_11_11.sp4_h_r_21 <X> T_11_11.lc_trk_g1_5
 (21 6)  (567 182)  (567 182)  routing T_11_11.sp12_h_l_4 <X> T_11_11.lc_trk_g1_7
 (22 6)  (568 182)  (568 182)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (570 182)  (570 182)  routing T_11_11.sp12_h_l_4 <X> T_11_11.lc_trk_g1_7
 (29 6)  (575 182)  (575 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 182)  (576 182)  routing T_11_11.lc_trk_g0_4 <X> T_11_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 182)  (578 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 182)  (579 182)  routing T_11_11.lc_trk_g2_2 <X> T_11_11.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 182)  (583 182)  LC_3 Logic Functioning bit
 (38 6)  (584 182)  (584 182)  LC_3 Logic Functioning bit
 (39 6)  (585 182)  (585 182)  LC_3 Logic Functioning bit
 (40 6)  (586 182)  (586 182)  LC_3 Logic Functioning bit
 (41 6)  (587 182)  (587 182)  LC_3 Logic Functioning bit
 (42 6)  (588 182)  (588 182)  LC_3 Logic Functioning bit
 (43 6)  (589 182)  (589 182)  LC_3 Logic Functioning bit
 (45 6)  (591 182)  (591 182)  LC_3 Logic Functioning bit
 (46 6)  (592 182)  (592 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (596 182)  (596 182)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (598 182)  (598 182)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (8 7)  (554 183)  (554 183)  routing T_11_11.sp4_h_r_4 <X> T_11_11.sp4_v_t_41
 (9 7)  (555 183)  (555 183)  routing T_11_11.sp4_h_r_4 <X> T_11_11.sp4_v_t_41
 (12 7)  (558 183)  (558 183)  routing T_11_11.sp4_h_r_11 <X> T_11_11.sp4_v_t_40
 (14 7)  (560 183)  (560 183)  routing T_11_11.sp4_h_l_9 <X> T_11_11.lc_trk_g1_4
 (15 7)  (561 183)  (561 183)  routing T_11_11.sp4_h_l_9 <X> T_11_11.lc_trk_g1_4
 (16 7)  (562 183)  (562 183)  routing T_11_11.sp4_h_l_9 <X> T_11_11.lc_trk_g1_4
 (17 7)  (563 183)  (563 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (564 183)  (564 183)  routing T_11_11.sp4_h_r_21 <X> T_11_11.lc_trk_g1_5
 (21 7)  (567 183)  (567 183)  routing T_11_11.sp12_h_l_4 <X> T_11_11.lc_trk_g1_7
 (22 7)  (568 183)  (568 183)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (570 183)  (570 183)  routing T_11_11.top_op_6 <X> T_11_11.lc_trk_g1_6
 (25 7)  (571 183)  (571 183)  routing T_11_11.top_op_6 <X> T_11_11.lc_trk_g1_6
 (27 7)  (573 183)  (573 183)  routing T_11_11.lc_trk_g1_0 <X> T_11_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 183)  (575 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 183)  (577 183)  routing T_11_11.lc_trk_g2_2 <X> T_11_11.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 183)  (582 183)  LC_3 Logic Functioning bit
 (37 7)  (583 183)  (583 183)  LC_3 Logic Functioning bit
 (38 7)  (584 183)  (584 183)  LC_3 Logic Functioning bit
 (39 7)  (585 183)  (585 183)  LC_3 Logic Functioning bit
 (40 7)  (586 183)  (586 183)  LC_3 Logic Functioning bit
 (41 7)  (587 183)  (587 183)  LC_3 Logic Functioning bit
 (42 7)  (588 183)  (588 183)  LC_3 Logic Functioning bit
 (43 7)  (589 183)  (589 183)  LC_3 Logic Functioning bit
 (45 7)  (591 183)  (591 183)  LC_3 Logic Functioning bit
 (25 8)  (571 184)  (571 184)  routing T_11_11.rgt_op_2 <X> T_11_11.lc_trk_g2_2
 (26 8)  (572 184)  (572 184)  routing T_11_11.lc_trk_g2_4 <X> T_11_11.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 184)  (575 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 184)  (577 184)  routing T_11_11.lc_trk_g0_7 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 184)  (578 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (581 184)  (581 184)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.input_2_4
 (39 8)  (585 184)  (585 184)  LC_4 Logic Functioning bit
 (40 8)  (586 184)  (586 184)  LC_4 Logic Functioning bit
 (42 8)  (588 184)  (588 184)  LC_4 Logic Functioning bit
 (5 9)  (551 185)  (551 185)  routing T_11_11.sp4_h_r_6 <X> T_11_11.sp4_v_b_6
 (22 9)  (568 185)  (568 185)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (570 185)  (570 185)  routing T_11_11.rgt_op_2 <X> T_11_11.lc_trk_g2_2
 (28 9)  (574 185)  (574 185)  routing T_11_11.lc_trk_g2_4 <X> T_11_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 185)  (575 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 185)  (577 185)  routing T_11_11.lc_trk_g0_7 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 185)  (578 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (579 185)  (579 185)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.input_2_4
 (34 9)  (580 185)  (580 185)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.input_2_4
 (35 9)  (581 185)  (581 185)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.input_2_4
 (38 9)  (584 185)  (584 185)  LC_4 Logic Functioning bit
 (39 9)  (585 185)  (585 185)  LC_4 Logic Functioning bit
 (40 9)  (586 185)  (586 185)  LC_4 Logic Functioning bit
 (41 9)  (587 185)  (587 185)  LC_4 Logic Functioning bit
 (42 9)  (588 185)  (588 185)  LC_4 Logic Functioning bit
 (43 9)  (589 185)  (589 185)  LC_4 Logic Functioning bit
 (14 11)  (560 187)  (560 187)  routing T_11_11.sp12_v_b_20 <X> T_11_11.lc_trk_g2_4
 (16 11)  (562 187)  (562 187)  routing T_11_11.sp12_v_b_20 <X> T_11_11.lc_trk_g2_4
 (17 11)  (563 187)  (563 187)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (21 12)  (567 188)  (567 188)  routing T_11_11.sp4_h_r_43 <X> T_11_11.lc_trk_g3_3
 (22 12)  (568 188)  (568 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (569 188)  (569 188)  routing T_11_11.sp4_h_r_43 <X> T_11_11.lc_trk_g3_3
 (24 12)  (570 188)  (570 188)  routing T_11_11.sp4_h_r_43 <X> T_11_11.lc_trk_g3_3
 (14 13)  (560 189)  (560 189)  routing T_11_11.sp4_r_v_b_40 <X> T_11_11.lc_trk_g3_0
 (17 13)  (563 189)  (563 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (19 13)  (565 189)  (565 189)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (567 189)  (567 189)  routing T_11_11.sp4_h_r_43 <X> T_11_11.lc_trk_g3_3
 (0 14)  (546 190)  (546 190)  routing T_11_11.glb_netwk_6 <X> T_11_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 190)  (547 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (567 190)  (567 190)  routing T_11_11.sp12_v_b_7 <X> T_11_11.lc_trk_g3_7
 (22 14)  (568 190)  (568 190)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (570 190)  (570 190)  routing T_11_11.sp12_v_b_7 <X> T_11_11.lc_trk_g3_7
 (0 15)  (546 191)  (546 191)  routing T_11_11.glb_netwk_6 <X> T_11_11.wire_logic_cluster/lc_7/s_r
 (14 15)  (560 191)  (560 191)  routing T_11_11.sp4_h_l_17 <X> T_11_11.lc_trk_g3_4
 (15 15)  (561 191)  (561 191)  routing T_11_11.sp4_h_l_17 <X> T_11_11.lc_trk_g3_4
 (16 15)  (562 191)  (562 191)  routing T_11_11.sp4_h_l_17 <X> T_11_11.lc_trk_g3_4
 (17 15)  (563 191)  (563 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (567 191)  (567 191)  routing T_11_11.sp12_v_b_7 <X> T_11_11.lc_trk_g3_7


LogicTile_12_11

 (14 0)  (614 176)  (614 176)  routing T_12_11.sp4_v_b_8 <X> T_12_11.lc_trk_g0_0
 (22 0)  (622 176)  (622 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (623 176)  (623 176)  routing T_12_11.sp4_h_r_3 <X> T_12_11.lc_trk_g0_3
 (24 0)  (624 176)  (624 176)  routing T_12_11.sp4_h_r_3 <X> T_12_11.lc_trk_g0_3
 (26 0)  (626 176)  (626 176)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 176)  (629 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 176)  (630 176)  routing T_12_11.lc_trk_g0_5 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 176)  (631 176)  routing T_12_11.lc_trk_g1_4 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 176)  (632 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 176)  (634 176)  routing T_12_11.lc_trk_g1_4 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 176)  (637 176)  LC_0 Logic Functioning bit
 (39 0)  (639 176)  (639 176)  LC_0 Logic Functioning bit
 (40 0)  (640 176)  (640 176)  LC_0 Logic Functioning bit
 (41 0)  (641 176)  (641 176)  LC_0 Logic Functioning bit
 (42 0)  (642 176)  (642 176)  LC_0 Logic Functioning bit
 (4 1)  (604 177)  (604 177)  routing T_12_11.sp4_v_t_42 <X> T_12_11.sp4_h_r_0
 (9 1)  (609 177)  (609 177)  routing T_12_11.sp4_v_t_36 <X> T_12_11.sp4_v_b_1
 (14 1)  (614 177)  (614 177)  routing T_12_11.sp4_v_b_8 <X> T_12_11.lc_trk_g0_0
 (16 1)  (616 177)  (616 177)  routing T_12_11.sp4_v_b_8 <X> T_12_11.lc_trk_g0_0
 (17 1)  (617 177)  (617 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (21 1)  (621 177)  (621 177)  routing T_12_11.sp4_h_r_3 <X> T_12_11.lc_trk_g0_3
 (22 1)  (622 177)  (622 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (623 177)  (623 177)  routing T_12_11.sp4_v_b_18 <X> T_12_11.lc_trk_g0_2
 (24 1)  (624 177)  (624 177)  routing T_12_11.sp4_v_b_18 <X> T_12_11.lc_trk_g0_2
 (26 1)  (626 177)  (626 177)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 177)  (627 177)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 177)  (628 177)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 177)  (629 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 177)  (632 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (635 177)  (635 177)  routing T_12_11.lc_trk_g0_2 <X> T_12_11.input_2_0
 (38 1)  (638 177)  (638 177)  LC_0 Logic Functioning bit
 (40 1)  (640 177)  (640 177)  LC_0 Logic Functioning bit
 (41 1)  (641 177)  (641 177)  LC_0 Logic Functioning bit
 (42 1)  (642 177)  (642 177)  LC_0 Logic Functioning bit
 (1 2)  (601 178)  (601 178)  routing T_12_11.glb_netwk_5 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (2 2)  (602 178)  (602 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (11 2)  (611 178)  (611 178)  routing T_12_11.sp4_h_r_8 <X> T_12_11.sp4_v_t_39
 (13 2)  (613 178)  (613 178)  routing T_12_11.sp4_h_r_8 <X> T_12_11.sp4_v_t_39
 (15 2)  (615 178)  (615 178)  routing T_12_11.sp4_h_r_5 <X> T_12_11.lc_trk_g0_5
 (16 2)  (616 178)  (616 178)  routing T_12_11.sp4_h_r_5 <X> T_12_11.lc_trk_g0_5
 (17 2)  (617 178)  (617 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (626 178)  (626 178)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_1/in_0
 (31 2)  (631 178)  (631 178)  routing T_12_11.lc_trk_g1_5 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 178)  (632 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 178)  (634 178)  routing T_12_11.lc_trk_g1_5 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (41 2)  (641 178)  (641 178)  LC_1 Logic Functioning bit
 (43 2)  (643 178)  (643 178)  LC_1 Logic Functioning bit
 (45 2)  (645 178)  (645 178)  LC_1 Logic Functioning bit
 (0 3)  (600 179)  (600 179)  routing T_12_11.glb_netwk_5 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (12 3)  (612 179)  (612 179)  routing T_12_11.sp4_h_r_8 <X> T_12_11.sp4_v_t_39
 (18 3)  (618 179)  (618 179)  routing T_12_11.sp4_h_r_5 <X> T_12_11.lc_trk_g0_5
 (26 3)  (626 179)  (626 179)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 179)  (628 179)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 179)  (629 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (40 3)  (640 179)  (640 179)  LC_1 Logic Functioning bit
 (42 3)  (642 179)  (642 179)  LC_1 Logic Functioning bit
 (45 3)  (645 179)  (645 179)  LC_1 Logic Functioning bit
 (48 3)  (648 179)  (648 179)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (601 180)  (601 180)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (15 4)  (615 180)  (615 180)  routing T_12_11.sp4_h_r_1 <X> T_12_11.lc_trk_g1_1
 (16 4)  (616 180)  (616 180)  routing T_12_11.sp4_h_r_1 <X> T_12_11.lc_trk_g1_1
 (17 4)  (617 180)  (617 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (621 180)  (621 180)  routing T_12_11.wire_logic_cluster/lc_3/out <X> T_12_11.lc_trk_g1_3
 (22 4)  (622 180)  (622 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (629 180)  (629 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 180)  (630 180)  routing T_12_11.lc_trk_g0_5 <X> T_12_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 180)  (631 180)  routing T_12_11.lc_trk_g1_4 <X> T_12_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 180)  (632 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 180)  (634 180)  routing T_12_11.lc_trk_g1_4 <X> T_12_11.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 180)  (637 180)  LC_2 Logic Functioning bit
 (39 4)  (639 180)  (639 180)  LC_2 Logic Functioning bit
 (40 4)  (640 180)  (640 180)  LC_2 Logic Functioning bit
 (41 4)  (641 180)  (641 180)  LC_2 Logic Functioning bit
 (42 4)  (642 180)  (642 180)  LC_2 Logic Functioning bit
 (8 5)  (608 181)  (608 181)  routing T_12_11.sp4_h_l_41 <X> T_12_11.sp4_v_b_4
 (9 5)  (609 181)  (609 181)  routing T_12_11.sp4_h_l_41 <X> T_12_11.sp4_v_b_4
 (18 5)  (618 181)  (618 181)  routing T_12_11.sp4_h_r_1 <X> T_12_11.lc_trk_g1_1
 (29 5)  (629 181)  (629 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 181)  (632 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (634 181)  (634 181)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.input_2_2
 (35 5)  (635 181)  (635 181)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.input_2_2
 (38 5)  (638 181)  (638 181)  LC_2 Logic Functioning bit
 (40 5)  (640 181)  (640 181)  LC_2 Logic Functioning bit
 (41 5)  (641 181)  (641 181)  LC_2 Logic Functioning bit
 (42 5)  (642 181)  (642 181)  LC_2 Logic Functioning bit
 (6 6)  (606 182)  (606 182)  routing T_12_11.sp4_v_b_0 <X> T_12_11.sp4_v_t_38
 (9 6)  (609 182)  (609 182)  routing T_12_11.sp4_h_r_1 <X> T_12_11.sp4_h_l_41
 (10 6)  (610 182)  (610 182)  routing T_12_11.sp4_h_r_1 <X> T_12_11.sp4_h_l_41
 (13 6)  (613 182)  (613 182)  routing T_12_11.sp4_h_r_5 <X> T_12_11.sp4_v_t_40
 (17 6)  (617 182)  (617 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (31 6)  (631 182)  (631 182)  routing T_12_11.lc_trk_g1_5 <X> T_12_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 182)  (632 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 182)  (634 182)  routing T_12_11.lc_trk_g1_5 <X> T_12_11.wire_logic_cluster/lc_3/in_3
 (41 6)  (641 182)  (641 182)  LC_3 Logic Functioning bit
 (43 6)  (643 182)  (643 182)  LC_3 Logic Functioning bit
 (45 6)  (645 182)  (645 182)  LC_3 Logic Functioning bit
 (5 7)  (605 183)  (605 183)  routing T_12_11.sp4_v_b_0 <X> T_12_11.sp4_v_t_38
 (8 7)  (608 183)  (608 183)  routing T_12_11.sp4_h_r_4 <X> T_12_11.sp4_v_t_41
 (9 7)  (609 183)  (609 183)  routing T_12_11.sp4_h_r_4 <X> T_12_11.sp4_v_t_41
 (12 7)  (612 183)  (612 183)  routing T_12_11.sp4_h_r_5 <X> T_12_11.sp4_v_t_40
 (14 7)  (614 183)  (614 183)  routing T_12_11.sp4_h_r_4 <X> T_12_11.lc_trk_g1_4
 (15 7)  (615 183)  (615 183)  routing T_12_11.sp4_h_r_4 <X> T_12_11.lc_trk_g1_4
 (16 7)  (616 183)  (616 183)  routing T_12_11.sp4_h_r_4 <X> T_12_11.lc_trk_g1_4
 (17 7)  (617 183)  (617 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (618 183)  (618 183)  routing T_12_11.sp4_r_v_b_29 <X> T_12_11.lc_trk_g1_5
 (26 7)  (626 183)  (626 183)  routing T_12_11.lc_trk_g2_3 <X> T_12_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 183)  (628 183)  routing T_12_11.lc_trk_g2_3 <X> T_12_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 183)  (629 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (40 7)  (640 183)  (640 183)  LC_3 Logic Functioning bit
 (42 7)  (642 183)  (642 183)  LC_3 Logic Functioning bit
 (45 7)  (645 183)  (645 183)  LC_3 Logic Functioning bit
 (5 8)  (605 184)  (605 184)  routing T_12_11.sp4_h_l_38 <X> T_12_11.sp4_h_r_6
 (8 8)  (608 184)  (608 184)  routing T_12_11.sp4_h_l_46 <X> T_12_11.sp4_h_r_7
 (10 8)  (610 184)  (610 184)  routing T_12_11.sp4_h_l_46 <X> T_12_11.sp4_h_r_7
 (21 8)  (621 184)  (621 184)  routing T_12_11.sp4_h_r_35 <X> T_12_11.lc_trk_g2_3
 (22 8)  (622 184)  (622 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (623 184)  (623 184)  routing T_12_11.sp4_h_r_35 <X> T_12_11.lc_trk_g2_3
 (24 8)  (624 184)  (624 184)  routing T_12_11.sp4_h_r_35 <X> T_12_11.lc_trk_g2_3
 (27 8)  (627 184)  (627 184)  routing T_12_11.lc_trk_g1_4 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 184)  (629 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 184)  (630 184)  routing T_12_11.lc_trk_g1_4 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 184)  (631 184)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 184)  (632 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 184)  (633 184)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 184)  (637 184)  LC_4 Logic Functioning bit
 (39 8)  (639 184)  (639 184)  LC_4 Logic Functioning bit
 (40 8)  (640 184)  (640 184)  LC_4 Logic Functioning bit
 (41 8)  (641 184)  (641 184)  LC_4 Logic Functioning bit
 (42 8)  (642 184)  (642 184)  LC_4 Logic Functioning bit
 (4 9)  (604 185)  (604 185)  routing T_12_11.sp4_h_l_38 <X> T_12_11.sp4_h_r_6
 (14 9)  (614 185)  (614 185)  routing T_12_11.sp4_r_v_b_32 <X> T_12_11.lc_trk_g2_0
 (17 9)  (617 185)  (617 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (622 185)  (622 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (623 185)  (623 185)  routing T_12_11.sp4_v_b_42 <X> T_12_11.lc_trk_g2_2
 (24 9)  (624 185)  (624 185)  routing T_12_11.sp4_v_b_42 <X> T_12_11.lc_trk_g2_2
 (27 9)  (627 185)  (627 185)  routing T_12_11.lc_trk_g1_1 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 185)  (629 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 185)  (632 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (633 185)  (633 185)  routing T_12_11.lc_trk_g2_0 <X> T_12_11.input_2_4
 (38 9)  (638 185)  (638 185)  LC_4 Logic Functioning bit
 (40 9)  (640 185)  (640 185)  LC_4 Logic Functioning bit
 (41 9)  (641 185)  (641 185)  LC_4 Logic Functioning bit
 (42 9)  (642 185)  (642 185)  LC_4 Logic Functioning bit
 (46 9)  (646 185)  (646 185)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (4 10)  (604 186)  (604 186)  routing T_12_11.sp4_v_b_6 <X> T_12_11.sp4_v_t_43
 (5 10)  (605 186)  (605 186)  routing T_12_11.sp4_v_t_37 <X> T_12_11.sp4_h_l_43
 (17 10)  (617 186)  (617 186)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 186)  (618 186)  routing T_12_11.wire_logic_cluster/lc_5/out <X> T_12_11.lc_trk_g2_5
 (21 10)  (621 186)  (621 186)  routing T_12_11.sp4_h_l_34 <X> T_12_11.lc_trk_g2_7
 (22 10)  (622 186)  (622 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (623 186)  (623 186)  routing T_12_11.sp4_h_l_34 <X> T_12_11.lc_trk_g2_7
 (24 10)  (624 186)  (624 186)  routing T_12_11.sp4_h_l_34 <X> T_12_11.lc_trk_g2_7
 (28 10)  (628 186)  (628 186)  routing T_12_11.lc_trk_g2_2 <X> T_12_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 186)  (629 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 186)  (631 186)  routing T_12_11.lc_trk_g1_5 <X> T_12_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 186)  (632 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 186)  (634 186)  routing T_12_11.lc_trk_g1_5 <X> T_12_11.wire_logic_cluster/lc_5/in_3
 (41 10)  (641 186)  (641 186)  LC_5 Logic Functioning bit
 (43 10)  (643 186)  (643 186)  LC_5 Logic Functioning bit
 (45 10)  (645 186)  (645 186)  LC_5 Logic Functioning bit
 (4 11)  (604 187)  (604 187)  routing T_12_11.sp4_v_t_37 <X> T_12_11.sp4_h_l_43
 (6 11)  (606 187)  (606 187)  routing T_12_11.sp4_v_t_37 <X> T_12_11.sp4_h_l_43
 (14 11)  (614 187)  (614 187)  routing T_12_11.sp4_r_v_b_36 <X> T_12_11.lc_trk_g2_4
 (17 11)  (617 187)  (617 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (621 187)  (621 187)  routing T_12_11.sp4_h_l_34 <X> T_12_11.lc_trk_g2_7
 (30 11)  (630 187)  (630 187)  routing T_12_11.lc_trk_g2_2 <X> T_12_11.wire_logic_cluster/lc_5/in_1
 (41 11)  (641 187)  (641 187)  LC_5 Logic Functioning bit
 (43 11)  (643 187)  (643 187)  LC_5 Logic Functioning bit
 (45 11)  (645 187)  (645 187)  LC_5 Logic Functioning bit
 (12 12)  (612 188)  (612 188)  routing T_12_11.sp4_h_l_45 <X> T_12_11.sp4_h_r_11
 (15 12)  (615 188)  (615 188)  routing T_12_11.sp4_v_t_28 <X> T_12_11.lc_trk_g3_1
 (16 12)  (616 188)  (616 188)  routing T_12_11.sp4_v_t_28 <X> T_12_11.lc_trk_g3_1
 (17 12)  (617 188)  (617 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (622 188)  (622 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (627 188)  (627 188)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 188)  (628 188)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 188)  (629 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 188)  (631 188)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 188)  (632 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 188)  (633 188)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 188)  (635 188)  routing T_12_11.lc_trk_g2_4 <X> T_12_11.input_2_6
 (36 12)  (636 188)  (636 188)  LC_6 Logic Functioning bit
 (38 12)  (638 188)  (638 188)  LC_6 Logic Functioning bit
 (40 12)  (640 188)  (640 188)  LC_6 Logic Functioning bit
 (41 12)  (641 188)  (641 188)  LC_6 Logic Functioning bit
 (43 12)  (643 188)  (643 188)  LC_6 Logic Functioning bit
 (13 13)  (613 189)  (613 189)  routing T_12_11.sp4_h_l_45 <X> T_12_11.sp4_h_r_11
 (14 13)  (614 189)  (614 189)  routing T_12_11.sp4_h_r_24 <X> T_12_11.lc_trk_g3_0
 (15 13)  (615 189)  (615 189)  routing T_12_11.sp4_h_r_24 <X> T_12_11.lc_trk_g3_0
 (16 13)  (616 189)  (616 189)  routing T_12_11.sp4_h_r_24 <X> T_12_11.lc_trk_g3_0
 (17 13)  (617 189)  (617 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (26 13)  (626 189)  (626 189)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 189)  (627 189)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 189)  (628 189)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 189)  (629 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (632 189)  (632 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (633 189)  (633 189)  routing T_12_11.lc_trk_g2_4 <X> T_12_11.input_2_6
 (38 13)  (638 189)  (638 189)  LC_6 Logic Functioning bit
 (40 13)  (640 189)  (640 189)  LC_6 Logic Functioning bit
 (41 13)  (641 189)  (641 189)  LC_6 Logic Functioning bit
 (42 13)  (642 189)  (642 189)  LC_6 Logic Functioning bit
 (0 14)  (600 190)  (600 190)  routing T_12_11.glb_netwk_4 <X> T_12_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 190)  (601 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (615 190)  (615 190)  routing T_12_11.sp4_v_t_32 <X> T_12_11.lc_trk_g3_5
 (16 14)  (616 190)  (616 190)  routing T_12_11.sp4_v_t_32 <X> T_12_11.lc_trk_g3_5
 (17 14)  (617 190)  (617 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (622 190)  (622 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (623 190)  (623 190)  routing T_12_11.sp4_v_b_47 <X> T_12_11.lc_trk_g3_7
 (24 14)  (624 190)  (624 190)  routing T_12_11.sp4_v_b_47 <X> T_12_11.lc_trk_g3_7
 (27 14)  (627 190)  (627 190)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 190)  (628 190)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 190)  (629 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 190)  (631 190)  routing T_12_11.lc_trk_g3_5 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 190)  (632 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 190)  (633 190)  routing T_12_11.lc_trk_g3_5 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 190)  (634 190)  routing T_12_11.lc_trk_g3_5 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 190)  (635 190)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.input_2_7
 (36 14)  (636 190)  (636 190)  LC_7 Logic Functioning bit
 (37 14)  (637 190)  (637 190)  LC_7 Logic Functioning bit
 (38 14)  (638 190)  (638 190)  LC_7 Logic Functioning bit
 (39 14)  (639 190)  (639 190)  LC_7 Logic Functioning bit
 (40 14)  (640 190)  (640 190)  LC_7 Logic Functioning bit
 (41 14)  (641 190)  (641 190)  LC_7 Logic Functioning bit
 (5 15)  (605 191)  (605 191)  routing T_12_11.sp4_h_l_44 <X> T_12_11.sp4_v_t_44
 (8 15)  (608 191)  (608 191)  routing T_12_11.sp4_h_l_47 <X> T_12_11.sp4_v_t_47
 (26 15)  (626 191)  (626 191)  routing T_12_11.lc_trk_g0_3 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 191)  (629 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (632 191)  (632 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (633 191)  (633 191)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.input_2_7
 (36 15)  (636 191)  (636 191)  LC_7 Logic Functioning bit
 (38 15)  (638 191)  (638 191)  LC_7 Logic Functioning bit
 (41 15)  (641 191)  (641 191)  LC_7 Logic Functioning bit


LogicTile_13_11

 (14 0)  (668 176)  (668 176)  routing T_13_11.sp4_h_r_8 <X> T_13_11.lc_trk_g0_0
 (21 0)  (675 176)  (675 176)  routing T_13_11.sp4_h_r_19 <X> T_13_11.lc_trk_g0_3
 (22 0)  (676 176)  (676 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (677 176)  (677 176)  routing T_13_11.sp4_h_r_19 <X> T_13_11.lc_trk_g0_3
 (24 0)  (678 176)  (678 176)  routing T_13_11.sp4_h_r_19 <X> T_13_11.lc_trk_g0_3
 (29 0)  (683 176)  (683 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 176)  (686 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 176)  (687 176)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 176)  (688 176)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 176)  (689 176)  routing T_13_11.lc_trk_g0_6 <X> T_13_11.input_2_0
 (37 0)  (691 176)  (691 176)  LC_0 Logic Functioning bit
 (39 0)  (693 176)  (693 176)  LC_0 Logic Functioning bit
 (40 0)  (694 176)  (694 176)  LC_0 Logic Functioning bit
 (41 0)  (695 176)  (695 176)  LC_0 Logic Functioning bit
 (42 0)  (696 176)  (696 176)  LC_0 Logic Functioning bit
 (15 1)  (669 177)  (669 177)  routing T_13_11.sp4_h_r_8 <X> T_13_11.lc_trk_g0_0
 (16 1)  (670 177)  (670 177)  routing T_13_11.sp4_h_r_8 <X> T_13_11.lc_trk_g0_0
 (17 1)  (671 177)  (671 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (675 177)  (675 177)  routing T_13_11.sp4_h_r_19 <X> T_13_11.lc_trk_g0_3
 (26 1)  (680 177)  (680 177)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 177)  (682 177)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 177)  (683 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 177)  (684 177)  routing T_13_11.lc_trk_g0_3 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 177)  (685 177)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 177)  (686 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (689 177)  (689 177)  routing T_13_11.lc_trk_g0_6 <X> T_13_11.input_2_0
 (39 1)  (693 177)  (693 177)  LC_0 Logic Functioning bit
 (40 1)  (694 177)  (694 177)  LC_0 Logic Functioning bit
 (41 1)  (695 177)  (695 177)  LC_0 Logic Functioning bit
 (43 1)  (697 177)  (697 177)  LC_0 Logic Functioning bit
 (1 2)  (655 178)  (655 178)  routing T_13_11.glb_netwk_5 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (2 2)  (656 178)  (656 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (666 178)  (666 178)  routing T_13_11.sp4_v_t_39 <X> T_13_11.sp4_h_l_39
 (25 2)  (679 178)  (679 178)  routing T_13_11.sp4_v_t_3 <X> T_13_11.lc_trk_g0_6
 (28 2)  (682 178)  (682 178)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 178)  (683 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 178)  (684 178)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 178)  (685 178)  routing T_13_11.lc_trk_g1_5 <X> T_13_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 178)  (686 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 178)  (688 178)  routing T_13_11.lc_trk_g1_5 <X> T_13_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 178)  (691 178)  LC_1 Logic Functioning bit
 (42 2)  (696 178)  (696 178)  LC_1 Logic Functioning bit
 (43 2)  (697 178)  (697 178)  LC_1 Logic Functioning bit
 (50 2)  (704 178)  (704 178)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (654 179)  (654 179)  routing T_13_11.glb_netwk_5 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (11 3)  (665 179)  (665 179)  routing T_13_11.sp4_v_t_39 <X> T_13_11.sp4_h_l_39
 (14 3)  (668 179)  (668 179)  routing T_13_11.sp4_h_r_4 <X> T_13_11.lc_trk_g0_4
 (15 3)  (669 179)  (669 179)  routing T_13_11.sp4_h_r_4 <X> T_13_11.lc_trk_g0_4
 (16 3)  (670 179)  (670 179)  routing T_13_11.sp4_h_r_4 <X> T_13_11.lc_trk_g0_4
 (17 3)  (671 179)  (671 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (676 179)  (676 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 179)  (677 179)  routing T_13_11.sp4_v_t_3 <X> T_13_11.lc_trk_g0_6
 (25 3)  (679 179)  (679 179)  routing T_13_11.sp4_v_t_3 <X> T_13_11.lc_trk_g0_6
 (30 3)  (684 179)  (684 179)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (37 3)  (691 179)  (691 179)  LC_1 Logic Functioning bit
 (42 3)  (696 179)  (696 179)  LC_1 Logic Functioning bit
 (43 3)  (697 179)  (697 179)  LC_1 Logic Functioning bit
 (0 4)  (654 180)  (654 180)  routing T_13_11.glb_netwk_7 <X> T_13_11.wire_logic_cluster/lc_7/cen
 (1 4)  (655 180)  (655 180)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (5 4)  (659 180)  (659 180)  routing T_13_11.sp4_v_t_38 <X> T_13_11.sp4_h_r_3
 (6 4)  (660 180)  (660 180)  routing T_13_11.sp4_v_t_37 <X> T_13_11.sp4_v_b_3
 (11 4)  (665 180)  (665 180)  routing T_13_11.sp4_v_t_39 <X> T_13_11.sp4_v_b_5
 (22 4)  (676 180)  (676 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (677 180)  (677 180)  routing T_13_11.sp4_h_r_3 <X> T_13_11.lc_trk_g1_3
 (24 4)  (678 180)  (678 180)  routing T_13_11.sp4_h_r_3 <X> T_13_11.lc_trk_g1_3
 (26 4)  (680 180)  (680 180)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 180)  (682 180)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 180)  (683 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 180)  (685 180)  routing T_13_11.lc_trk_g2_5 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 180)  (686 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 180)  (687 180)  routing T_13_11.lc_trk_g2_5 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 180)  (689 180)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.input_2_2
 (39 4)  (693 180)  (693 180)  LC_2 Logic Functioning bit
 (40 4)  (694 180)  (694 180)  LC_2 Logic Functioning bit
 (42 4)  (696 180)  (696 180)  LC_2 Logic Functioning bit
 (0 5)  (654 181)  (654 181)  routing T_13_11.glb_netwk_7 <X> T_13_11.wire_logic_cluster/lc_7/cen
 (5 5)  (659 181)  (659 181)  routing T_13_11.sp4_v_t_37 <X> T_13_11.sp4_v_b_3
 (10 5)  (664 181)  (664 181)  routing T_13_11.sp4_h_r_11 <X> T_13_11.sp4_v_b_4
 (11 5)  (665 181)  (665 181)  routing T_13_11.sp4_h_l_40 <X> T_13_11.sp4_h_r_5
 (12 5)  (666 181)  (666 181)  routing T_13_11.sp4_v_t_39 <X> T_13_11.sp4_v_b_5
 (21 5)  (675 181)  (675 181)  routing T_13_11.sp4_h_r_3 <X> T_13_11.lc_trk_g1_3
 (26 5)  (680 181)  (680 181)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 181)  (681 181)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 181)  (682 181)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 181)  (683 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 181)  (684 181)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 181)  (686 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (688 181)  (688 181)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.input_2_2
 (35 5)  (689 181)  (689 181)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.input_2_2
 (38 5)  (692 181)  (692 181)  LC_2 Logic Functioning bit
 (39 5)  (693 181)  (693 181)  LC_2 Logic Functioning bit
 (40 5)  (694 181)  (694 181)  LC_2 Logic Functioning bit
 (41 5)  (695 181)  (695 181)  LC_2 Logic Functioning bit
 (42 5)  (696 181)  (696 181)  LC_2 Logic Functioning bit
 (43 5)  (697 181)  (697 181)  LC_2 Logic Functioning bit
 (8 6)  (662 182)  (662 182)  routing T_13_11.sp4_h_r_4 <X> T_13_11.sp4_h_l_41
 (17 6)  (671 182)  (671 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (676 182)  (676 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (677 182)  (677 182)  routing T_13_11.sp4_h_r_7 <X> T_13_11.lc_trk_g1_7
 (24 6)  (678 182)  (678 182)  routing T_13_11.sp4_h_r_7 <X> T_13_11.lc_trk_g1_7
 (26 6)  (680 182)  (680 182)  routing T_13_11.lc_trk_g2_7 <X> T_13_11.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 182)  (683 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 182)  (684 182)  routing T_13_11.lc_trk_g0_4 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 182)  (685 182)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 182)  (686 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 182)  (687 182)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 182)  (688 182)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 182)  (691 182)  LC_3 Logic Functioning bit
 (42 6)  (696 182)  (696 182)  LC_3 Logic Functioning bit
 (50 6)  (704 182)  (704 182)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (675 183)  (675 183)  routing T_13_11.sp4_h_r_7 <X> T_13_11.lc_trk_g1_7
 (26 7)  (680 183)  (680 183)  routing T_13_11.lc_trk_g2_7 <X> T_13_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 183)  (682 183)  routing T_13_11.lc_trk_g2_7 <X> T_13_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 183)  (683 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (43 7)  (697 183)  (697 183)  LC_3 Logic Functioning bit
 (9 8)  (663 184)  (663 184)  routing T_13_11.sp4_v_t_42 <X> T_13_11.sp4_h_r_7
 (17 8)  (671 184)  (671 184)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 184)  (672 184)  routing T_13_11.wire_logic_cluster/lc_1/out <X> T_13_11.lc_trk_g2_1
 (21 8)  (675 184)  (675 184)  routing T_13_11.sp4_v_t_22 <X> T_13_11.lc_trk_g2_3
 (22 8)  (676 184)  (676 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (677 184)  (677 184)  routing T_13_11.sp4_v_t_22 <X> T_13_11.lc_trk_g2_3
 (27 8)  (681 184)  (681 184)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 184)  (682 184)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 184)  (683 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 184)  (684 184)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 184)  (686 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 184)  (687 184)  routing T_13_11.lc_trk_g2_1 <X> T_13_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 184)  (691 184)  LC_4 Logic Functioning bit
 (38 8)  (692 184)  (692 184)  LC_4 Logic Functioning bit
 (39 8)  (693 184)  (693 184)  LC_4 Logic Functioning bit
 (40 8)  (694 184)  (694 184)  LC_4 Logic Functioning bit
 (41 8)  (695 184)  (695 184)  LC_4 Logic Functioning bit
 (42 8)  (696 184)  (696 184)  LC_4 Logic Functioning bit
 (43 8)  (697 184)  (697 184)  LC_4 Logic Functioning bit
 (45 8)  (699 184)  (699 184)  LC_4 Logic Functioning bit
 (47 8)  (701 184)  (701 184)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (704 184)  (704 184)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (675 185)  (675 185)  routing T_13_11.sp4_v_t_22 <X> T_13_11.lc_trk_g2_3
 (22 9)  (676 185)  (676 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 185)  (677 185)  routing T_13_11.sp4_v_b_42 <X> T_13_11.lc_trk_g2_2
 (24 9)  (678 185)  (678 185)  routing T_13_11.sp4_v_b_42 <X> T_13_11.lc_trk_g2_2
 (29 9)  (683 185)  (683 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 185)  (684 185)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (36 9)  (690 185)  (690 185)  LC_4 Logic Functioning bit
 (37 9)  (691 185)  (691 185)  LC_4 Logic Functioning bit
 (38 9)  (692 185)  (692 185)  LC_4 Logic Functioning bit
 (39 9)  (693 185)  (693 185)  LC_4 Logic Functioning bit
 (40 9)  (694 185)  (694 185)  LC_4 Logic Functioning bit
 (41 9)  (695 185)  (695 185)  LC_4 Logic Functioning bit
 (42 9)  (696 185)  (696 185)  LC_4 Logic Functioning bit
 (43 9)  (697 185)  (697 185)  LC_4 Logic Functioning bit
 (45 9)  (699 185)  (699 185)  LC_4 Logic Functioning bit
 (48 9)  (702 185)  (702 185)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (8 10)  (662 186)  (662 186)  routing T_13_11.sp4_v_t_42 <X> T_13_11.sp4_h_l_42
 (9 10)  (663 186)  (663 186)  routing T_13_11.sp4_v_t_42 <X> T_13_11.sp4_h_l_42
 (11 10)  (665 186)  (665 186)  routing T_13_11.sp4_v_b_0 <X> T_13_11.sp4_v_t_45
 (13 10)  (667 186)  (667 186)  routing T_13_11.sp4_v_b_0 <X> T_13_11.sp4_v_t_45
 (15 10)  (669 186)  (669 186)  routing T_13_11.tnl_op_5 <X> T_13_11.lc_trk_g2_5
 (17 10)  (671 186)  (671 186)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (676 186)  (676 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (680 186)  (680 186)  routing T_13_11.lc_trk_g2_5 <X> T_13_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 186)  (681 186)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 186)  (683 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 186)  (685 186)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 186)  (686 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 186)  (687 186)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 186)  (688 186)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 186)  (689 186)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.input_2_5
 (37 10)  (691 186)  (691 186)  LC_5 Logic Functioning bit
 (39 10)  (693 186)  (693 186)  LC_5 Logic Functioning bit
 (40 10)  (694 186)  (694 186)  LC_5 Logic Functioning bit
 (41 10)  (695 186)  (695 186)  LC_5 Logic Functioning bit
 (42 10)  (696 186)  (696 186)  LC_5 Logic Functioning bit
 (47 10)  (701 186)  (701 186)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (18 11)  (672 187)  (672 187)  routing T_13_11.tnl_op_5 <X> T_13_11.lc_trk_g2_5
 (22 11)  (676 187)  (676 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 187)  (677 187)  routing T_13_11.sp4_v_b_46 <X> T_13_11.lc_trk_g2_6
 (24 11)  (678 187)  (678 187)  routing T_13_11.sp4_v_b_46 <X> T_13_11.lc_trk_g2_6
 (28 11)  (682 187)  (682 187)  routing T_13_11.lc_trk_g2_5 <X> T_13_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 187)  (683 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 187)  (684 187)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 187)  (685 187)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 187)  (686 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (687 187)  (687 187)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.input_2_5
 (34 11)  (688 187)  (688 187)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.input_2_5
 (39 11)  (693 187)  (693 187)  LC_5 Logic Functioning bit
 (40 11)  (694 187)  (694 187)  LC_5 Logic Functioning bit
 (41 11)  (695 187)  (695 187)  LC_5 Logic Functioning bit
 (43 11)  (697 187)  (697 187)  LC_5 Logic Functioning bit
 (5 12)  (659 188)  (659 188)  routing T_13_11.sp4_v_t_44 <X> T_13_11.sp4_h_r_9
 (9 12)  (663 188)  (663 188)  routing T_13_11.sp4_v_t_47 <X> T_13_11.sp4_h_r_10
 (25 12)  (679 188)  (679 188)  routing T_13_11.sp4_v_b_26 <X> T_13_11.lc_trk_g3_2
 (22 13)  (676 189)  (676 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (677 189)  (677 189)  routing T_13_11.sp4_v_b_26 <X> T_13_11.lc_trk_g3_2
 (0 14)  (654 190)  (654 190)  routing T_13_11.glb_netwk_6 <X> T_13_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 190)  (655 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (657 190)  (657 190)  routing T_13_11.sp12_h_r_1 <X> T_13_11.sp12_v_t_22
 (9 14)  (663 190)  (663 190)  routing T_13_11.sp4_v_b_10 <X> T_13_11.sp4_h_l_47
 (14 14)  (668 190)  (668 190)  routing T_13_11.wire_logic_cluster/lc_4/out <X> T_13_11.lc_trk_g3_4
 (17 14)  (671 190)  (671 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (676 190)  (676 190)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (678 190)  (678 190)  routing T_13_11.tnl_op_7 <X> T_13_11.lc_trk_g3_7
 (25 14)  (679 190)  (679 190)  routing T_13_11.rgt_op_6 <X> T_13_11.lc_trk_g3_6
 (0 15)  (654 191)  (654 191)  routing T_13_11.glb_netwk_6 <X> T_13_11.wire_logic_cluster/lc_7/s_r
 (3 15)  (657 191)  (657 191)  routing T_13_11.sp12_h_r_1 <X> T_13_11.sp12_v_t_22
 (17 15)  (671 191)  (671 191)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (675 191)  (675 191)  routing T_13_11.tnl_op_7 <X> T_13_11.lc_trk_g3_7
 (22 15)  (676 191)  (676 191)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (678 191)  (678 191)  routing T_13_11.rgt_op_6 <X> T_13_11.lc_trk_g3_6


LogicTile_14_11

 (5 0)  (713 176)  (713 176)  routing T_14_11.sp4_v_b_0 <X> T_14_11.sp4_h_r_0
 (15 0)  (723 176)  (723 176)  routing T_14_11.sp4_h_r_1 <X> T_14_11.lc_trk_g0_1
 (16 0)  (724 176)  (724 176)  routing T_14_11.sp4_h_r_1 <X> T_14_11.lc_trk_g0_1
 (17 0)  (725 176)  (725 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (729 176)  (729 176)  routing T_14_11.sp4_h_r_19 <X> T_14_11.lc_trk_g0_3
 (22 0)  (730 176)  (730 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (731 176)  (731 176)  routing T_14_11.sp4_h_r_19 <X> T_14_11.lc_trk_g0_3
 (24 0)  (732 176)  (732 176)  routing T_14_11.sp4_h_r_19 <X> T_14_11.lc_trk_g0_3
 (27 0)  (735 176)  (735 176)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 176)  (737 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 176)  (739 176)  routing T_14_11.lc_trk_g0_7 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 176)  (740 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (745 176)  (745 176)  LC_0 Logic Functioning bit
 (39 0)  (747 176)  (747 176)  LC_0 Logic Functioning bit
 (40 0)  (748 176)  (748 176)  LC_0 Logic Functioning bit
 (41 0)  (749 176)  (749 176)  LC_0 Logic Functioning bit
 (42 0)  (750 176)  (750 176)  LC_0 Logic Functioning bit
 (6 1)  (714 177)  (714 177)  routing T_14_11.sp4_v_b_0 <X> T_14_11.sp4_h_r_0
 (8 1)  (716 177)  (716 177)  routing T_14_11.sp4_h_r_1 <X> T_14_11.sp4_v_b_1
 (12 1)  (720 177)  (720 177)  routing T_14_11.sp4_h_r_2 <X> T_14_11.sp4_v_b_2
 (18 1)  (726 177)  (726 177)  routing T_14_11.sp4_h_r_1 <X> T_14_11.lc_trk_g0_1
 (21 1)  (729 177)  (729 177)  routing T_14_11.sp4_h_r_19 <X> T_14_11.lc_trk_g0_3
 (22 1)  (730 177)  (730 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (28 1)  (736 177)  (736 177)  routing T_14_11.lc_trk_g2_0 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 177)  (737 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 177)  (738 177)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 177)  (739 177)  routing T_14_11.lc_trk_g0_7 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 177)  (740 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (742 177)  (742 177)  routing T_14_11.lc_trk_g1_1 <X> T_14_11.input_2_0
 (39 1)  (747 177)  (747 177)  LC_0 Logic Functioning bit
 (40 1)  (748 177)  (748 177)  LC_0 Logic Functioning bit
 (41 1)  (749 177)  (749 177)  LC_0 Logic Functioning bit
 (43 1)  (751 177)  (751 177)  LC_0 Logic Functioning bit
 (51 1)  (759 177)  (759 177)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (5 2)  (713 178)  (713 178)  routing T_14_11.sp4_v_t_37 <X> T_14_11.sp4_h_l_37
 (14 2)  (722 178)  (722 178)  routing T_14_11.sp4_h_l_1 <X> T_14_11.lc_trk_g0_4
 (22 2)  (730 178)  (730 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (27 2)  (735 178)  (735 178)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 178)  (736 178)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 178)  (737 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 178)  (738 178)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 178)  (739 178)  routing T_14_11.lc_trk_g0_4 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 178)  (740 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (39 2)  (747 178)  (747 178)  LC_1 Logic Functioning bit
 (40 2)  (748 178)  (748 178)  LC_1 Logic Functioning bit
 (42 2)  (750 178)  (750 178)  LC_1 Logic Functioning bit
 (6 3)  (714 179)  (714 179)  routing T_14_11.sp4_v_t_37 <X> T_14_11.sp4_h_l_37
 (11 3)  (719 179)  (719 179)  routing T_14_11.sp4_h_r_2 <X> T_14_11.sp4_h_l_39
 (15 3)  (723 179)  (723 179)  routing T_14_11.sp4_h_l_1 <X> T_14_11.lc_trk_g0_4
 (16 3)  (724 179)  (724 179)  routing T_14_11.sp4_h_l_1 <X> T_14_11.lc_trk_g0_4
 (17 3)  (725 179)  (725 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (729 179)  (729 179)  routing T_14_11.sp4_r_v_b_31 <X> T_14_11.lc_trk_g0_7
 (26 3)  (734 179)  (734 179)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 179)  (735 179)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 179)  (737 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 179)  (740 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (38 3)  (746 179)  (746 179)  LC_1 Logic Functioning bit
 (39 3)  (747 179)  (747 179)  LC_1 Logic Functioning bit
 (40 3)  (748 179)  (748 179)  LC_1 Logic Functioning bit
 (41 3)  (749 179)  (749 179)  LC_1 Logic Functioning bit
 (42 3)  (750 179)  (750 179)  LC_1 Logic Functioning bit
 (43 3)  (751 179)  (751 179)  LC_1 Logic Functioning bit
 (5 4)  (713 180)  (713 180)  routing T_14_11.sp4_v_b_9 <X> T_14_11.sp4_h_r_3
 (10 4)  (718 180)  (718 180)  routing T_14_11.sp4_v_t_46 <X> T_14_11.sp4_h_r_4
 (11 4)  (719 180)  (719 180)  routing T_14_11.sp4_v_t_44 <X> T_14_11.sp4_v_b_5
 (13 4)  (721 180)  (721 180)  routing T_14_11.sp4_v_t_44 <X> T_14_11.sp4_v_b_5
 (15 4)  (723 180)  (723 180)  routing T_14_11.sp4_h_r_1 <X> T_14_11.lc_trk_g1_1
 (16 4)  (724 180)  (724 180)  routing T_14_11.sp4_h_r_1 <X> T_14_11.lc_trk_g1_1
 (17 4)  (725 180)  (725 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (27 4)  (735 180)  (735 180)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 180)  (736 180)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 180)  (737 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 180)  (740 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 180)  (742 180)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 180)  (745 180)  LC_2 Logic Functioning bit
 (39 4)  (747 180)  (747 180)  LC_2 Logic Functioning bit
 (40 4)  (748 180)  (748 180)  LC_2 Logic Functioning bit
 (41 4)  (749 180)  (749 180)  LC_2 Logic Functioning bit
 (42 4)  (750 180)  (750 180)  LC_2 Logic Functioning bit
 (48 4)  (756 180)  (756 180)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (4 5)  (712 181)  (712 181)  routing T_14_11.sp4_v_b_9 <X> T_14_11.sp4_h_r_3
 (6 5)  (714 181)  (714 181)  routing T_14_11.sp4_v_b_9 <X> T_14_11.sp4_h_r_3
 (16 5)  (724 181)  (724 181)  routing T_14_11.sp12_h_r_8 <X> T_14_11.lc_trk_g1_0
 (17 5)  (725 181)  (725 181)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (18 5)  (726 181)  (726 181)  routing T_14_11.sp4_h_r_1 <X> T_14_11.lc_trk_g1_1
 (19 5)  (727 181)  (727 181)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (22 5)  (730 181)  (730 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (731 181)  (731 181)  routing T_14_11.sp4_h_r_2 <X> T_14_11.lc_trk_g1_2
 (24 5)  (732 181)  (732 181)  routing T_14_11.sp4_h_r_2 <X> T_14_11.lc_trk_g1_2
 (25 5)  (733 181)  (733 181)  routing T_14_11.sp4_h_r_2 <X> T_14_11.lc_trk_g1_2
 (27 5)  (735 181)  (735 181)  routing T_14_11.lc_trk_g1_1 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 181)  (737 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 181)  (739 181)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 181)  (740 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (741 181)  (741 181)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.input_2_2
 (34 5)  (742 181)  (742 181)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.input_2_2
 (39 5)  (747 181)  (747 181)  LC_2 Logic Functioning bit
 (40 5)  (748 181)  (748 181)  LC_2 Logic Functioning bit
 (41 5)  (749 181)  (749 181)  LC_2 Logic Functioning bit
 (43 5)  (751 181)  (751 181)  LC_2 Logic Functioning bit
 (9 6)  (717 182)  (717 182)  routing T_14_11.sp4_h_r_1 <X> T_14_11.sp4_h_l_41
 (10 6)  (718 182)  (718 182)  routing T_14_11.sp4_h_r_1 <X> T_14_11.sp4_h_l_41
 (29 6)  (737 182)  (737 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 182)  (740 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 182)  (742 182)  routing T_14_11.lc_trk_g1_1 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 182)  (743 182)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.input_2_3
 (39 6)  (747 182)  (747 182)  LC_3 Logic Functioning bit
 (40 6)  (748 182)  (748 182)  LC_3 Logic Functioning bit
 (42 6)  (750 182)  (750 182)  LC_3 Logic Functioning bit
 (46 6)  (754 182)  (754 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (10 7)  (718 183)  (718 183)  routing T_14_11.sp4_h_l_46 <X> T_14_11.sp4_v_t_41
 (26 7)  (734 183)  (734 183)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 183)  (735 183)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 183)  (737 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 183)  (738 183)  routing T_14_11.lc_trk_g0_2 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 183)  (740 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (741 183)  (741 183)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.input_2_3
 (34 7)  (742 183)  (742 183)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.input_2_3
 (38 7)  (746 183)  (746 183)  LC_3 Logic Functioning bit
 (39 7)  (747 183)  (747 183)  LC_3 Logic Functioning bit
 (40 7)  (748 183)  (748 183)  LC_3 Logic Functioning bit
 (41 7)  (749 183)  (749 183)  LC_3 Logic Functioning bit
 (42 7)  (750 183)  (750 183)  LC_3 Logic Functioning bit
 (43 7)  (751 183)  (751 183)  LC_3 Logic Functioning bit
 (27 8)  (735 184)  (735 184)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 184)  (737 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 184)  (740 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (745 184)  (745 184)  LC_4 Logic Functioning bit
 (39 8)  (747 184)  (747 184)  LC_4 Logic Functioning bit
 (40 8)  (748 184)  (748 184)  LC_4 Logic Functioning bit
 (41 8)  (749 184)  (749 184)  LC_4 Logic Functioning bit
 (42 8)  (750 184)  (750 184)  LC_4 Logic Functioning bit
 (5 9)  (713 185)  (713 185)  routing T_14_11.sp4_h_r_6 <X> T_14_11.sp4_v_b_6
 (16 9)  (724 185)  (724 185)  routing T_14_11.sp12_v_b_8 <X> T_14_11.lc_trk_g2_0
 (17 9)  (725 185)  (725 185)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (27 9)  (735 185)  (735 185)  routing T_14_11.lc_trk_g1_1 <X> T_14_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 185)  (737 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 185)  (738 185)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 185)  (739 185)  routing T_14_11.lc_trk_g0_3 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 185)  (740 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (741 185)  (741 185)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.input_2_4
 (34 9)  (742 185)  (742 185)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.input_2_4
 (35 9)  (743 185)  (743 185)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.input_2_4
 (39 9)  (747 185)  (747 185)  LC_4 Logic Functioning bit
 (40 9)  (748 185)  (748 185)  LC_4 Logic Functioning bit
 (41 9)  (749 185)  (749 185)  LC_4 Logic Functioning bit
 (43 9)  (751 185)  (751 185)  LC_4 Logic Functioning bit
 (8 10)  (716 186)  (716 186)  routing T_14_11.sp4_h_r_7 <X> T_14_11.sp4_h_l_42
 (11 10)  (719 186)  (719 186)  routing T_14_11.sp4_h_r_2 <X> T_14_11.sp4_v_t_45
 (13 10)  (721 186)  (721 186)  routing T_14_11.sp4_h_r_2 <X> T_14_11.sp4_v_t_45
 (25 10)  (733 186)  (733 186)  routing T_14_11.sp4_v_b_30 <X> T_14_11.lc_trk_g2_6
 (5 11)  (713 187)  (713 187)  routing T_14_11.sp4_h_l_43 <X> T_14_11.sp4_v_t_43
 (11 11)  (719 187)  (719 187)  routing T_14_11.sp4_h_r_8 <X> T_14_11.sp4_h_l_45
 (12 11)  (720 187)  (720 187)  routing T_14_11.sp4_h_r_2 <X> T_14_11.sp4_v_t_45
 (22 11)  (730 187)  (730 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (731 187)  (731 187)  routing T_14_11.sp4_v_b_30 <X> T_14_11.lc_trk_g2_6
 (9 12)  (717 188)  (717 188)  routing T_14_11.sp4_v_t_47 <X> T_14_11.sp4_h_r_10
 (16 12)  (724 188)  (724 188)  routing T_14_11.sp4_v_b_33 <X> T_14_11.lc_trk_g3_1
 (17 12)  (725 188)  (725 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (726 188)  (726 188)  routing T_14_11.sp4_v_b_33 <X> T_14_11.lc_trk_g3_1
 (21 12)  (729 188)  (729 188)  routing T_14_11.sp4_v_t_22 <X> T_14_11.lc_trk_g3_3
 (22 12)  (730 188)  (730 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (731 188)  (731 188)  routing T_14_11.sp4_v_t_22 <X> T_14_11.lc_trk_g3_3
 (27 12)  (735 188)  (735 188)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 188)  (737 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 188)  (740 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 188)  (742 188)  routing T_14_11.lc_trk_g1_0 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 188)  (743 188)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.input_2_6
 (37 12)  (745 188)  (745 188)  LC_6 Logic Functioning bit
 (39 12)  (747 188)  (747 188)  LC_6 Logic Functioning bit
 (40 12)  (748 188)  (748 188)  LC_6 Logic Functioning bit
 (41 12)  (749 188)  (749 188)  LC_6 Logic Functioning bit
 (42 12)  (750 188)  (750 188)  LC_6 Logic Functioning bit
 (14 13)  (722 189)  (722 189)  routing T_14_11.sp4_r_v_b_40 <X> T_14_11.lc_trk_g3_0
 (17 13)  (725 189)  (725 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (726 189)  (726 189)  routing T_14_11.sp4_v_b_33 <X> T_14_11.lc_trk_g3_1
 (21 13)  (729 189)  (729 189)  routing T_14_11.sp4_v_t_22 <X> T_14_11.lc_trk_g3_3
 (27 13)  (735 189)  (735 189)  routing T_14_11.lc_trk_g1_1 <X> T_14_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 189)  (737 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 189)  (738 189)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 189)  (740 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (741 189)  (741 189)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.input_2_6
 (35 13)  (743 189)  (743 189)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.input_2_6
 (39 13)  (747 189)  (747 189)  LC_6 Logic Functioning bit
 (40 13)  (748 189)  (748 189)  LC_6 Logic Functioning bit
 (41 13)  (749 189)  (749 189)  LC_6 Logic Functioning bit
 (43 13)  (751 189)  (751 189)  LC_6 Logic Functioning bit
 (14 14)  (722 190)  (722 190)  routing T_14_11.sp4_h_r_44 <X> T_14_11.lc_trk_g3_4
 (17 14)  (725 190)  (725 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (6 15)  (714 191)  (714 191)  routing T_14_11.sp4_h_r_9 <X> T_14_11.sp4_h_l_44
 (14 15)  (722 191)  (722 191)  routing T_14_11.sp4_h_r_44 <X> T_14_11.lc_trk_g3_4
 (15 15)  (723 191)  (723 191)  routing T_14_11.sp4_h_r_44 <X> T_14_11.lc_trk_g3_4
 (16 15)  (724 191)  (724 191)  routing T_14_11.sp4_h_r_44 <X> T_14_11.lc_trk_g3_4
 (17 15)  (725 191)  (725 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (726 191)  (726 191)  routing T_14_11.sp4_r_v_b_45 <X> T_14_11.lc_trk_g3_5


LogicTile_15_11

 (4 0)  (766 176)  (766 176)  routing T_15_11.sp4_v_t_41 <X> T_15_11.sp4_v_b_0
 (6 0)  (768 176)  (768 176)  routing T_15_11.sp4_v_t_41 <X> T_15_11.sp4_v_b_0
 (15 0)  (777 176)  (777 176)  routing T_15_11.sp4_v_b_17 <X> T_15_11.lc_trk_g0_1
 (16 0)  (778 176)  (778 176)  routing T_15_11.sp4_v_b_17 <X> T_15_11.lc_trk_g0_1
 (17 0)  (779 176)  (779 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (783 176)  (783 176)  routing T_15_11.sp4_v_b_3 <X> T_15_11.lc_trk_g0_3
 (22 0)  (784 176)  (784 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (785 176)  (785 176)  routing T_15_11.sp4_v_b_3 <X> T_15_11.lc_trk_g0_3
 (29 0)  (791 176)  (791 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 176)  (792 176)  routing T_15_11.lc_trk_g0_5 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 176)  (793 176)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 176)  (794 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 176)  (795 176)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 176)  (799 176)  LC_0 Logic Functioning bit
 (39 0)  (801 176)  (801 176)  LC_0 Logic Functioning bit
 (40 0)  (802 176)  (802 176)  LC_0 Logic Functioning bit
 (41 0)  (803 176)  (803 176)  LC_0 Logic Functioning bit
 (42 0)  (804 176)  (804 176)  LC_0 Logic Functioning bit
 (22 1)  (784 177)  (784 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (785 177)  (785 177)  routing T_15_11.sp4_v_b_18 <X> T_15_11.lc_trk_g0_2
 (24 1)  (786 177)  (786 177)  routing T_15_11.sp4_v_b_18 <X> T_15_11.lc_trk_g0_2
 (26 1)  (788 177)  (788 177)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 177)  (790 177)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 177)  (791 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 177)  (793 177)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 177)  (794 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (797 177)  (797 177)  routing T_15_11.lc_trk_g0_2 <X> T_15_11.input_2_0
 (38 1)  (800 177)  (800 177)  LC_0 Logic Functioning bit
 (40 1)  (802 177)  (802 177)  LC_0 Logic Functioning bit
 (41 1)  (803 177)  (803 177)  LC_0 Logic Functioning bit
 (42 1)  (804 177)  (804 177)  LC_0 Logic Functioning bit
 (1 2)  (763 178)  (763 178)  routing T_15_11.glb_netwk_5 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (2 2)  (764 178)  (764 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (776 178)  (776 178)  routing T_15_11.bnr_op_4 <X> T_15_11.lc_trk_g0_4
 (17 2)  (779 178)  (779 178)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (780 178)  (780 178)  routing T_15_11.bnr_op_5 <X> T_15_11.lc_trk_g0_5
 (29 2)  (791 178)  (791 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 178)  (792 178)  routing T_15_11.lc_trk_g0_4 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 178)  (793 178)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 178)  (794 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 178)  (795 178)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 178)  (796 178)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 178)  (799 178)  LC_1 Logic Functioning bit
 (42 2)  (804 178)  (804 178)  LC_1 Logic Functioning bit
 (43 2)  (805 178)  (805 178)  LC_1 Logic Functioning bit
 (50 2)  (812 178)  (812 178)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (762 179)  (762 179)  routing T_15_11.glb_netwk_5 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (14 3)  (776 179)  (776 179)  routing T_15_11.bnr_op_4 <X> T_15_11.lc_trk_g0_4
 (17 3)  (779 179)  (779 179)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (780 179)  (780 179)  routing T_15_11.bnr_op_5 <X> T_15_11.lc_trk_g0_5
 (31 3)  (793 179)  (793 179)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (37 3)  (799 179)  (799 179)  LC_1 Logic Functioning bit
 (42 3)  (804 179)  (804 179)  LC_1 Logic Functioning bit
 (43 3)  (805 179)  (805 179)  LC_1 Logic Functioning bit
 (0 4)  (762 180)  (762 180)  routing T_15_11.glb_netwk_7 <X> T_15_11.wire_logic_cluster/lc_7/cen
 (1 4)  (763 180)  (763 180)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (10 4)  (772 180)  (772 180)  routing T_15_11.sp4_v_t_46 <X> T_15_11.sp4_h_r_4
 (12 4)  (774 180)  (774 180)  routing T_15_11.sp4_v_t_40 <X> T_15_11.sp4_h_r_5
 (21 4)  (783 180)  (783 180)  routing T_15_11.sp12_h_r_3 <X> T_15_11.lc_trk_g1_3
 (22 4)  (784 180)  (784 180)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (786 180)  (786 180)  routing T_15_11.sp12_h_r_3 <X> T_15_11.lc_trk_g1_3
 (26 4)  (788 180)  (788 180)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 180)  (791 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 180)  (794 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (797 180)  (797 180)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.input_2_2
 (39 4)  (801 180)  (801 180)  LC_2 Logic Functioning bit
 (40 4)  (802 180)  (802 180)  LC_2 Logic Functioning bit
 (42 4)  (804 180)  (804 180)  LC_2 Logic Functioning bit
 (0 5)  (762 181)  (762 181)  routing T_15_11.glb_netwk_7 <X> T_15_11.wire_logic_cluster/lc_7/cen
 (21 5)  (783 181)  (783 181)  routing T_15_11.sp12_h_r_3 <X> T_15_11.lc_trk_g1_3
 (27 5)  (789 181)  (789 181)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 181)  (790 181)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 181)  (791 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 181)  (793 181)  routing T_15_11.lc_trk_g0_3 <X> T_15_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 181)  (794 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (795 181)  (795 181)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.input_2_2
 (35 5)  (797 181)  (797 181)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.input_2_2
 (38 5)  (800 181)  (800 181)  LC_2 Logic Functioning bit
 (39 5)  (801 181)  (801 181)  LC_2 Logic Functioning bit
 (40 5)  (802 181)  (802 181)  LC_2 Logic Functioning bit
 (41 5)  (803 181)  (803 181)  LC_2 Logic Functioning bit
 (42 5)  (804 181)  (804 181)  LC_2 Logic Functioning bit
 (43 5)  (805 181)  (805 181)  LC_2 Logic Functioning bit
 (3 6)  (765 182)  (765 182)  routing T_15_11.sp12_h_r_0 <X> T_15_11.sp12_v_t_23
 (8 6)  (770 182)  (770 182)  routing T_15_11.sp4_h_r_8 <X> T_15_11.sp4_h_l_41
 (10 6)  (772 182)  (772 182)  routing T_15_11.sp4_h_r_8 <X> T_15_11.sp4_h_l_41
 (26 6)  (788 182)  (788 182)  routing T_15_11.lc_trk_g2_5 <X> T_15_11.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 182)  (790 182)  routing T_15_11.lc_trk_g2_0 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 182)  (791 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 182)  (794 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 182)  (795 182)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 182)  (796 182)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 182)  (799 182)  LC_3 Logic Functioning bit
 (42 6)  (804 182)  (804 182)  LC_3 Logic Functioning bit
 (50 6)  (812 182)  (812 182)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (765 183)  (765 183)  routing T_15_11.sp12_h_r_0 <X> T_15_11.sp12_v_t_23
 (28 7)  (790 183)  (790 183)  routing T_15_11.lc_trk_g2_5 <X> T_15_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 183)  (791 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 183)  (793 183)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (43 7)  (805 183)  (805 183)  LC_3 Logic Functioning bit
 (14 8)  (776 184)  (776 184)  routing T_15_11.sp4_h_r_40 <X> T_15_11.lc_trk_g2_0
 (17 8)  (779 184)  (779 184)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 184)  (780 184)  routing T_15_11.wire_logic_cluster/lc_1/out <X> T_15_11.lc_trk_g2_1
 (25 8)  (787 184)  (787 184)  routing T_15_11.sp4_h_r_42 <X> T_15_11.lc_trk_g2_2
 (27 8)  (789 184)  (789 184)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 184)  (790 184)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 184)  (791 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 184)  (792 184)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 184)  (794 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 184)  (795 184)  routing T_15_11.lc_trk_g2_1 <X> T_15_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 184)  (799 184)  LC_4 Logic Functioning bit
 (38 8)  (800 184)  (800 184)  LC_4 Logic Functioning bit
 (39 8)  (801 184)  (801 184)  LC_4 Logic Functioning bit
 (40 8)  (802 184)  (802 184)  LC_4 Logic Functioning bit
 (41 8)  (803 184)  (803 184)  LC_4 Logic Functioning bit
 (42 8)  (804 184)  (804 184)  LC_4 Logic Functioning bit
 (43 8)  (805 184)  (805 184)  LC_4 Logic Functioning bit
 (45 8)  (807 184)  (807 184)  LC_4 Logic Functioning bit
 (48 8)  (810 184)  (810 184)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (812 184)  (812 184)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (766 185)  (766 185)  routing T_15_11.sp4_v_t_36 <X> T_15_11.sp4_h_r_6
 (14 9)  (776 185)  (776 185)  routing T_15_11.sp4_h_r_40 <X> T_15_11.lc_trk_g2_0
 (15 9)  (777 185)  (777 185)  routing T_15_11.sp4_h_r_40 <X> T_15_11.lc_trk_g2_0
 (16 9)  (778 185)  (778 185)  routing T_15_11.sp4_h_r_40 <X> T_15_11.lc_trk_g2_0
 (17 9)  (779 185)  (779 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (784 185)  (784 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 185)  (785 185)  routing T_15_11.sp4_h_r_42 <X> T_15_11.lc_trk_g2_2
 (24 9)  (786 185)  (786 185)  routing T_15_11.sp4_h_r_42 <X> T_15_11.lc_trk_g2_2
 (25 9)  (787 185)  (787 185)  routing T_15_11.sp4_h_r_42 <X> T_15_11.lc_trk_g2_2
 (26 9)  (788 185)  (788 185)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 185)  (789 185)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 185)  (791 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 185)  (798 185)  LC_4 Logic Functioning bit
 (37 9)  (799 185)  (799 185)  LC_4 Logic Functioning bit
 (38 9)  (800 185)  (800 185)  LC_4 Logic Functioning bit
 (39 9)  (801 185)  (801 185)  LC_4 Logic Functioning bit
 (40 9)  (802 185)  (802 185)  LC_4 Logic Functioning bit
 (41 9)  (803 185)  (803 185)  LC_4 Logic Functioning bit
 (42 9)  (804 185)  (804 185)  LC_4 Logic Functioning bit
 (43 9)  (805 185)  (805 185)  LC_4 Logic Functioning bit
 (45 9)  (807 185)  (807 185)  LC_4 Logic Functioning bit
 (46 9)  (808 185)  (808 185)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (815 185)  (815 185)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (5 10)  (767 186)  (767 186)  routing T_15_11.sp4_h_r_3 <X> T_15_11.sp4_h_l_43
 (8 10)  (770 186)  (770 186)  routing T_15_11.sp4_h_r_7 <X> T_15_11.sp4_h_l_42
 (11 10)  (773 186)  (773 186)  routing T_15_11.sp4_h_r_2 <X> T_15_11.sp4_v_t_45
 (13 10)  (775 186)  (775 186)  routing T_15_11.sp4_h_r_2 <X> T_15_11.sp4_v_t_45
 (15 10)  (777 186)  (777 186)  routing T_15_11.sp4_h_l_24 <X> T_15_11.lc_trk_g2_5
 (16 10)  (778 186)  (778 186)  routing T_15_11.sp4_h_l_24 <X> T_15_11.lc_trk_g2_5
 (17 10)  (779 186)  (779 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (780 186)  (780 186)  routing T_15_11.sp4_h_l_24 <X> T_15_11.lc_trk_g2_5
 (22 10)  (784 186)  (784 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (787 186)  (787 186)  routing T_15_11.sp4_v_b_30 <X> T_15_11.lc_trk_g2_6
 (4 11)  (766 187)  (766 187)  routing T_15_11.sp4_h_r_3 <X> T_15_11.sp4_h_l_43
 (12 11)  (774 187)  (774 187)  routing T_15_11.sp4_h_r_2 <X> T_15_11.sp4_v_t_45
 (21 11)  (783 187)  (783 187)  routing T_15_11.sp4_r_v_b_39 <X> T_15_11.lc_trk_g2_7
 (22 11)  (784 187)  (784 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (785 187)  (785 187)  routing T_15_11.sp4_v_b_30 <X> T_15_11.lc_trk_g2_6
 (22 12)  (784 188)  (784 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 188)  (785 188)  routing T_15_11.sp4_v_t_30 <X> T_15_11.lc_trk_g3_3
 (24 12)  (786 188)  (786 188)  routing T_15_11.sp4_v_t_30 <X> T_15_11.lc_trk_g3_3
 (5 13)  (767 189)  (767 189)  routing T_15_11.sp4_h_r_9 <X> T_15_11.sp4_v_b_9
 (8 13)  (770 189)  (770 189)  routing T_15_11.sp4_v_t_42 <X> T_15_11.sp4_v_b_10
 (10 13)  (772 189)  (772 189)  routing T_15_11.sp4_v_t_42 <X> T_15_11.sp4_v_b_10
 (0 14)  (762 190)  (762 190)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 190)  (763 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (766 190)  (766 190)  routing T_15_11.sp4_v_b_1 <X> T_15_11.sp4_v_t_44
 (6 14)  (768 190)  (768 190)  routing T_15_11.sp4_v_b_1 <X> T_15_11.sp4_v_t_44
 (14 14)  (776 190)  (776 190)  routing T_15_11.rgt_op_4 <X> T_15_11.lc_trk_g3_4
 (15 14)  (777 190)  (777 190)  routing T_15_11.sp4_h_l_16 <X> T_15_11.lc_trk_g3_5
 (16 14)  (778 190)  (778 190)  routing T_15_11.sp4_h_l_16 <X> T_15_11.lc_trk_g3_5
 (17 14)  (779 190)  (779 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (784 190)  (784 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (785 190)  (785 190)  routing T_15_11.sp4_v_b_47 <X> T_15_11.lc_trk_g3_7
 (24 14)  (786 190)  (786 190)  routing T_15_11.sp4_v_b_47 <X> T_15_11.lc_trk_g3_7
 (0 15)  (762 191)  (762 191)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/s_r
 (4 15)  (766 191)  (766 191)  routing T_15_11.sp4_h_r_1 <X> T_15_11.sp4_h_l_44
 (6 15)  (768 191)  (768 191)  routing T_15_11.sp4_h_r_1 <X> T_15_11.sp4_h_l_44
 (11 15)  (773 191)  (773 191)  routing T_15_11.sp4_h_r_11 <X> T_15_11.sp4_h_l_46
 (15 15)  (777 191)  (777 191)  routing T_15_11.rgt_op_4 <X> T_15_11.lc_trk_g3_4
 (17 15)  (779 191)  (779 191)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (780 191)  (780 191)  routing T_15_11.sp4_h_l_16 <X> T_15_11.lc_trk_g3_5


LogicTile_16_11

 (3 0)  (819 176)  (819 176)  routing T_16_11.sp12_h_r_0 <X> T_16_11.sp12_v_b_0
 (14 0)  (830 176)  (830 176)  routing T_16_11.sp4_h_l_5 <X> T_16_11.lc_trk_g0_0
 (17 0)  (833 176)  (833 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (842 176)  (842 176)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 176)  (843 176)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 176)  (844 176)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 176)  (845 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 176)  (847 176)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 176)  (848 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 176)  (849 176)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 176)  (853 176)  LC_0 Logic Functioning bit
 (39 0)  (855 176)  (855 176)  LC_0 Logic Functioning bit
 (40 0)  (856 176)  (856 176)  LC_0 Logic Functioning bit
 (41 0)  (857 176)  (857 176)  LC_0 Logic Functioning bit
 (42 0)  (858 176)  (858 176)  LC_0 Logic Functioning bit
 (53 0)  (869 176)  (869 176)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (3 1)  (819 177)  (819 177)  routing T_16_11.sp12_h_r_0 <X> T_16_11.sp12_v_b_0
 (8 1)  (824 177)  (824 177)  routing T_16_11.sp4_h_r_1 <X> T_16_11.sp4_v_b_1
 (14 1)  (830 177)  (830 177)  routing T_16_11.sp4_h_l_5 <X> T_16_11.lc_trk_g0_0
 (15 1)  (831 177)  (831 177)  routing T_16_11.sp4_h_l_5 <X> T_16_11.lc_trk_g0_0
 (16 1)  (832 177)  (832 177)  routing T_16_11.sp4_h_l_5 <X> T_16_11.lc_trk_g0_0
 (17 1)  (833 177)  (833 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (838 177)  (838 177)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (839 177)  (839 177)  routing T_16_11.sp12_h_r_10 <X> T_16_11.lc_trk_g0_2
 (27 1)  (843 177)  (843 177)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 177)  (845 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 177)  (846 177)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 177)  (848 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (854 177)  (854 177)  LC_0 Logic Functioning bit
 (40 1)  (856 177)  (856 177)  LC_0 Logic Functioning bit
 (41 1)  (857 177)  (857 177)  LC_0 Logic Functioning bit
 (42 1)  (858 177)  (858 177)  LC_0 Logic Functioning bit
 (8 2)  (824 178)  (824 178)  routing T_16_11.sp4_h_r_5 <X> T_16_11.sp4_h_l_36
 (10 2)  (826 178)  (826 178)  routing T_16_11.sp4_h_r_5 <X> T_16_11.sp4_h_l_36
 (15 2)  (831 178)  (831 178)  routing T_16_11.sp4_v_b_21 <X> T_16_11.lc_trk_g0_5
 (16 2)  (832 178)  (832 178)  routing T_16_11.sp4_v_b_21 <X> T_16_11.lc_trk_g0_5
 (17 2)  (833 178)  (833 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (27 2)  (843 178)  (843 178)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 178)  (845 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 178)  (846 178)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 178)  (848 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 178)  (849 178)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 178)  (850 178)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (853 178)  (853 178)  LC_1 Logic Functioning bit
 (39 2)  (855 178)  (855 178)  LC_1 Logic Functioning bit
 (40 2)  (856 178)  (856 178)  LC_1 Logic Functioning bit
 (41 2)  (857 178)  (857 178)  LC_1 Logic Functioning bit
 (42 2)  (858 178)  (858 178)  LC_1 Logic Functioning bit
 (46 2)  (862 178)  (862 178)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (26 3)  (842 179)  (842 179)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 179)  (843 179)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 179)  (844 179)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 179)  (845 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 179)  (847 179)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 179)  (848 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (849 179)  (849 179)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.input_2_1
 (34 3)  (850 179)  (850 179)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.input_2_1
 (39 3)  (855 179)  (855 179)  LC_1 Logic Functioning bit
 (40 3)  (856 179)  (856 179)  LC_1 Logic Functioning bit
 (41 3)  (857 179)  (857 179)  LC_1 Logic Functioning bit
 (43 3)  (859 179)  (859 179)  LC_1 Logic Functioning bit
 (5 4)  (821 180)  (821 180)  routing T_16_11.sp4_v_b_9 <X> T_16_11.sp4_h_r_3
 (11 4)  (827 180)  (827 180)  routing T_16_11.sp4_h_l_46 <X> T_16_11.sp4_v_b_5
 (13 4)  (829 180)  (829 180)  routing T_16_11.sp4_h_l_46 <X> T_16_11.sp4_v_b_5
 (22 4)  (838 180)  (838 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (839 180)  (839 180)  routing T_16_11.sp4_v_b_19 <X> T_16_11.lc_trk_g1_3
 (24 4)  (840 180)  (840 180)  routing T_16_11.sp4_v_b_19 <X> T_16_11.lc_trk_g1_3
 (26 4)  (842 180)  (842 180)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 180)  (845 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 180)  (846 180)  routing T_16_11.lc_trk_g0_5 <X> T_16_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 180)  (847 180)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 180)  (848 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 180)  (849 180)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 180)  (850 180)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (46 4)  (862 180)  (862 180)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (4 5)  (820 181)  (820 181)  routing T_16_11.sp4_v_b_9 <X> T_16_11.sp4_h_r_3
 (6 5)  (822 181)  (822 181)  routing T_16_11.sp4_v_b_9 <X> T_16_11.sp4_h_r_3
 (8 5)  (824 181)  (824 181)  routing T_16_11.sp4_v_t_36 <X> T_16_11.sp4_v_b_4
 (10 5)  (826 181)  (826 181)  routing T_16_11.sp4_v_t_36 <X> T_16_11.sp4_v_b_4
 (12 5)  (828 181)  (828 181)  routing T_16_11.sp4_h_l_46 <X> T_16_11.sp4_v_b_5
 (22 5)  (838 181)  (838 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (839 181)  (839 181)  routing T_16_11.sp4_h_r_2 <X> T_16_11.lc_trk_g1_2
 (24 5)  (840 181)  (840 181)  routing T_16_11.sp4_h_r_2 <X> T_16_11.lc_trk_g1_2
 (25 5)  (841 181)  (841 181)  routing T_16_11.sp4_h_r_2 <X> T_16_11.lc_trk_g1_2
 (27 5)  (843 181)  (843 181)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 181)  (844 181)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 181)  (845 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 181)  (848 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (849 181)  (849 181)  routing T_16_11.lc_trk_g3_1 <X> T_16_11.input_2_2
 (34 5)  (850 181)  (850 181)  routing T_16_11.lc_trk_g3_1 <X> T_16_11.input_2_2
 (36 5)  (852 181)  (852 181)  LC_2 Logic Functioning bit
 (46 5)  (862 181)  (862 181)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (5 6)  (821 182)  (821 182)  routing T_16_11.sp4_v_t_44 <X> T_16_11.sp4_h_l_38
 (8 6)  (824 182)  (824 182)  routing T_16_11.sp4_h_r_4 <X> T_16_11.sp4_h_l_41
 (14 6)  (830 182)  (830 182)  routing T_16_11.sp4_v_b_4 <X> T_16_11.lc_trk_g1_4
 (17 6)  (833 182)  (833 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 182)  (834 182)  routing T_16_11.wire_logic_cluster/lc_5/out <X> T_16_11.lc_trk_g1_5
 (22 6)  (838 182)  (838 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (839 182)  (839 182)  routing T_16_11.sp4_h_r_7 <X> T_16_11.lc_trk_g1_7
 (24 6)  (840 182)  (840 182)  routing T_16_11.sp4_h_r_7 <X> T_16_11.lc_trk_g1_7
 (27 6)  (843 182)  (843 182)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 182)  (845 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 182)  (846 182)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 182)  (847 182)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 182)  (848 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 182)  (850 182)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 182)  (853 182)  LC_3 Logic Functioning bit
 (39 6)  (855 182)  (855 182)  LC_3 Logic Functioning bit
 (40 6)  (856 182)  (856 182)  LC_3 Logic Functioning bit
 (41 6)  (857 182)  (857 182)  LC_3 Logic Functioning bit
 (42 6)  (858 182)  (858 182)  LC_3 Logic Functioning bit
 (50 6)  (866 182)  (866 182)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (820 183)  (820 183)  routing T_16_11.sp4_v_t_44 <X> T_16_11.sp4_h_l_38
 (6 7)  (822 183)  (822 183)  routing T_16_11.sp4_v_t_44 <X> T_16_11.sp4_h_l_38
 (8 7)  (824 183)  (824 183)  routing T_16_11.sp4_h_r_4 <X> T_16_11.sp4_v_t_41
 (9 7)  (825 183)  (825 183)  routing T_16_11.sp4_h_r_4 <X> T_16_11.sp4_v_t_41
 (11 7)  (827 183)  (827 183)  routing T_16_11.sp4_h_r_5 <X> T_16_11.sp4_h_l_40
 (16 7)  (832 183)  (832 183)  routing T_16_11.sp4_v_b_4 <X> T_16_11.lc_trk_g1_4
 (17 7)  (833 183)  (833 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (21 7)  (837 183)  (837 183)  routing T_16_11.sp4_h_r_7 <X> T_16_11.lc_trk_g1_7
 (29 7)  (845 183)  (845 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 183)  (847 183)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (39 7)  (855 183)  (855 183)  LC_3 Logic Functioning bit
 (40 7)  (856 183)  (856 183)  LC_3 Logic Functioning bit
 (41 7)  (857 183)  (857 183)  LC_3 Logic Functioning bit
 (43 7)  (859 183)  (859 183)  LC_3 Logic Functioning bit
 (51 7)  (867 183)  (867 183)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (821 184)  (821 184)  routing T_16_11.sp4_v_b_0 <X> T_16_11.sp4_h_r_6
 (11 8)  (827 184)  (827 184)  routing T_16_11.sp4_v_t_40 <X> T_16_11.sp4_v_b_8
 (16 8)  (832 184)  (832 184)  routing T_16_11.sp4_v_t_12 <X> T_16_11.lc_trk_g2_1
 (17 8)  (833 184)  (833 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (834 184)  (834 184)  routing T_16_11.sp4_v_t_12 <X> T_16_11.lc_trk_g2_1
 (26 8)  (842 184)  (842 184)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 184)  (843 184)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 184)  (844 184)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 184)  (845 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 184)  (848 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 184)  (850 184)  routing T_16_11.lc_trk_g1_2 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 184)  (853 184)  LC_4 Logic Functioning bit
 (39 8)  (855 184)  (855 184)  LC_4 Logic Functioning bit
 (40 8)  (856 184)  (856 184)  LC_4 Logic Functioning bit
 (41 8)  (857 184)  (857 184)  LC_4 Logic Functioning bit
 (42 8)  (858 184)  (858 184)  LC_4 Logic Functioning bit
 (4 9)  (820 185)  (820 185)  routing T_16_11.sp4_v_b_0 <X> T_16_11.sp4_h_r_6
 (6 9)  (822 185)  (822 185)  routing T_16_11.sp4_v_b_0 <X> T_16_11.sp4_h_r_6
 (12 9)  (828 185)  (828 185)  routing T_16_11.sp4_v_t_40 <X> T_16_11.sp4_v_b_8
 (22 9)  (838 185)  (838 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (841 185)  (841 185)  routing T_16_11.sp4_r_v_b_34 <X> T_16_11.lc_trk_g2_2
 (27 9)  (843 185)  (843 185)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 185)  (845 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 185)  (846 185)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 185)  (847 185)  routing T_16_11.lc_trk_g1_2 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 185)  (848 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (850 185)  (850 185)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.input_2_4
 (35 9)  (851 185)  (851 185)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.input_2_4
 (38 9)  (854 185)  (854 185)  LC_4 Logic Functioning bit
 (40 9)  (856 185)  (856 185)  LC_4 Logic Functioning bit
 (41 9)  (857 185)  (857 185)  LC_4 Logic Functioning bit
 (42 9)  (858 185)  (858 185)  LC_4 Logic Functioning bit
 (3 10)  (819 186)  (819 186)  routing T_16_11.sp12_h_r_1 <X> T_16_11.sp12_h_l_22
 (15 10)  (831 186)  (831 186)  routing T_16_11.sp4_h_l_24 <X> T_16_11.lc_trk_g2_5
 (16 10)  (832 186)  (832 186)  routing T_16_11.sp4_h_l_24 <X> T_16_11.lc_trk_g2_5
 (17 10)  (833 186)  (833 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (834 186)  (834 186)  routing T_16_11.sp4_h_l_24 <X> T_16_11.lc_trk_g2_5
 (26 10)  (842 186)  (842 186)  routing T_16_11.lc_trk_g0_5 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 186)  (844 186)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 186)  (845 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 186)  (847 186)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 186)  (848 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 186)  (849 186)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 186)  (850 186)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (46 10)  (862 186)  (862 186)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (867 186)  (867 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (869 186)  (869 186)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (3 11)  (819 187)  (819 187)  routing T_16_11.sp12_h_r_1 <X> T_16_11.sp12_h_l_22
 (29 11)  (845 187)  (845 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 187)  (846 187)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 187)  (848 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (849 187)  (849 187)  routing T_16_11.lc_trk_g2_1 <X> T_16_11.input_2_5
 (43 11)  (859 187)  (859 187)  LC_5 Logic Functioning bit
 (46 11)  (862 187)  (862 187)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (48 11)  (864 187)  (864 187)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (16 12)  (832 188)  (832 188)  routing T_16_11.sp4_v_t_12 <X> T_16_11.lc_trk_g3_1
 (17 12)  (833 188)  (833 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (834 188)  (834 188)  routing T_16_11.sp4_v_t_12 <X> T_16_11.lc_trk_g3_1
 (21 12)  (837 188)  (837 188)  routing T_16_11.sp4_h_r_35 <X> T_16_11.lc_trk_g3_3
 (22 12)  (838 188)  (838 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (839 188)  (839 188)  routing T_16_11.sp4_h_r_35 <X> T_16_11.lc_trk_g3_3
 (24 12)  (840 188)  (840 188)  routing T_16_11.sp4_h_r_35 <X> T_16_11.lc_trk_g3_3
 (25 12)  (841 188)  (841 188)  routing T_16_11.wire_logic_cluster/lc_2/out <X> T_16_11.lc_trk_g3_2
 (27 12)  (843 188)  (843 188)  routing T_16_11.lc_trk_g1_4 <X> T_16_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 188)  (845 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 188)  (846 188)  routing T_16_11.lc_trk_g1_4 <X> T_16_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 188)  (848 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 188)  (849 188)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 188)  (850 188)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 188)  (853 188)  LC_6 Logic Functioning bit
 (39 12)  (855 188)  (855 188)  LC_6 Logic Functioning bit
 (40 12)  (856 188)  (856 188)  LC_6 Logic Functioning bit
 (41 12)  (857 188)  (857 188)  LC_6 Logic Functioning bit
 (42 12)  (858 188)  (858 188)  LC_6 Logic Functioning bit
 (48 12)  (864 188)  (864 188)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (866 188)  (866 188)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (831 189)  (831 189)  routing T_16_11.sp4_v_t_29 <X> T_16_11.lc_trk_g3_0
 (16 13)  (832 189)  (832 189)  routing T_16_11.sp4_v_t_29 <X> T_16_11.lc_trk_g3_0
 (17 13)  (833 189)  (833 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (838 189)  (838 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (842 189)  (842 189)  routing T_16_11.lc_trk_g0_2 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 189)  (845 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 189)  (847 189)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (39 13)  (855 189)  (855 189)  LC_6 Logic Functioning bit
 (40 13)  (856 189)  (856 189)  LC_6 Logic Functioning bit
 (41 13)  (857 189)  (857 189)  LC_6 Logic Functioning bit
 (43 13)  (859 189)  (859 189)  LC_6 Logic Functioning bit
 (2 14)  (818 190)  (818 190)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (11 14)  (827 190)  (827 190)  routing T_16_11.sp4_h_r_5 <X> T_16_11.sp4_v_t_46
 (13 14)  (829 190)  (829 190)  routing T_16_11.sp4_h_r_5 <X> T_16_11.sp4_v_t_46
 (17 14)  (833 190)  (833 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (12 15)  (828 191)  (828 191)  routing T_16_11.sp4_h_r_5 <X> T_16_11.sp4_v_t_46
 (17 15)  (833 191)  (833 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (834 191)  (834 191)  routing T_16_11.sp4_r_v_b_45 <X> T_16_11.lc_trk_g3_5


LogicTile_17_11

 (4 0)  (878 176)  (878 176)  routing T_17_11.sp4_v_t_37 <X> T_17_11.sp4_v_b_0
 (5 0)  (879 176)  (879 176)  routing T_17_11.sp4_v_b_6 <X> T_17_11.sp4_h_r_0
 (8 0)  (882 176)  (882 176)  routing T_17_11.sp4_v_b_7 <X> T_17_11.sp4_h_r_1
 (9 0)  (883 176)  (883 176)  routing T_17_11.sp4_v_b_7 <X> T_17_11.sp4_h_r_1
 (10 0)  (884 176)  (884 176)  routing T_17_11.sp4_v_b_7 <X> T_17_11.sp4_h_r_1
 (12 0)  (886 176)  (886 176)  routing T_17_11.sp4_v_t_39 <X> T_17_11.sp4_h_r_2
 (14 0)  (888 176)  (888 176)  routing T_17_11.sp4_h_l_5 <X> T_17_11.lc_trk_g0_0
 (26 0)  (900 176)  (900 176)  routing T_17_11.lc_trk_g3_5 <X> T_17_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 176)  (901 176)  routing T_17_11.lc_trk_g3_4 <X> T_17_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 176)  (902 176)  routing T_17_11.lc_trk_g3_4 <X> T_17_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 176)  (903 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 176)  (904 176)  routing T_17_11.lc_trk_g3_4 <X> T_17_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 176)  (905 176)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 176)  (906 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 176)  (907 176)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 176)  (909 176)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.input_2_0
 (43 0)  (917 176)  (917 176)  LC_0 Logic Functioning bit
 (46 0)  (920 176)  (920 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (927 176)  (927 176)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (4 1)  (878 177)  (878 177)  routing T_17_11.sp4_v_b_6 <X> T_17_11.sp4_h_r_0
 (6 1)  (880 177)  (880 177)  routing T_17_11.sp4_v_b_6 <X> T_17_11.sp4_h_r_0
 (10 1)  (884 177)  (884 177)  routing T_17_11.sp4_h_r_8 <X> T_17_11.sp4_v_b_1
 (14 1)  (888 177)  (888 177)  routing T_17_11.sp4_h_l_5 <X> T_17_11.lc_trk_g0_0
 (15 1)  (889 177)  (889 177)  routing T_17_11.sp4_h_l_5 <X> T_17_11.lc_trk_g0_0
 (16 1)  (890 177)  (890 177)  routing T_17_11.sp4_h_l_5 <X> T_17_11.lc_trk_g0_0
 (17 1)  (891 177)  (891 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (27 1)  (901 177)  (901 177)  routing T_17_11.lc_trk_g3_5 <X> T_17_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 177)  (902 177)  routing T_17_11.lc_trk_g3_5 <X> T_17_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 177)  (903 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 177)  (906 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (908 177)  (908 177)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.input_2_0
 (35 1)  (909 177)  (909 177)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.input_2_0
 (1 2)  (875 178)  (875 178)  routing T_17_11.glb_netwk_5 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (879 178)  (879 178)  routing T_17_11.sp4_h_r_9 <X> T_17_11.sp4_h_l_37
 (8 2)  (882 178)  (882 178)  routing T_17_11.sp4_v_t_42 <X> T_17_11.sp4_h_l_36
 (9 2)  (883 178)  (883 178)  routing T_17_11.sp4_v_t_42 <X> T_17_11.sp4_h_l_36
 (10 2)  (884 178)  (884 178)  routing T_17_11.sp4_v_t_42 <X> T_17_11.sp4_h_l_36
 (27 2)  (901 178)  (901 178)  routing T_17_11.lc_trk_g1_1 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 178)  (903 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 178)  (905 178)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 178)  (906 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 178)  (907 178)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 178)  (908 178)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (39 2)  (913 178)  (913 178)  LC_1 Logic Functioning bit
 (40 2)  (914 178)  (914 178)  LC_1 Logic Functioning bit
 (42 2)  (916 178)  (916 178)  LC_1 Logic Functioning bit
 (50 2)  (924 178)  (924 178)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (874 179)  (874 179)  routing T_17_11.glb_netwk_5 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (4 3)  (878 179)  (878 179)  routing T_17_11.sp4_h_r_9 <X> T_17_11.sp4_h_l_37
 (26 3)  (900 179)  (900 179)  routing T_17_11.lc_trk_g1_2 <X> T_17_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 179)  (901 179)  routing T_17_11.lc_trk_g1_2 <X> T_17_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 179)  (903 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 179)  (905 179)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (38 3)  (912 179)  (912 179)  LC_1 Logic Functioning bit
 (39 3)  (913 179)  (913 179)  LC_1 Logic Functioning bit
 (40 3)  (914 179)  (914 179)  LC_1 Logic Functioning bit
 (41 3)  (915 179)  (915 179)  LC_1 Logic Functioning bit
 (42 3)  (916 179)  (916 179)  LC_1 Logic Functioning bit
 (43 3)  (917 179)  (917 179)  LC_1 Logic Functioning bit
 (48 3)  (922 179)  (922 179)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (875 180)  (875 180)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (8 4)  (882 180)  (882 180)  routing T_17_11.sp4_v_b_10 <X> T_17_11.sp4_h_r_4
 (9 4)  (883 180)  (883 180)  routing T_17_11.sp4_v_b_10 <X> T_17_11.sp4_h_r_4
 (10 4)  (884 180)  (884 180)  routing T_17_11.sp4_v_b_10 <X> T_17_11.sp4_h_r_4
 (17 4)  (891 180)  (891 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (25 4)  (899 180)  (899 180)  routing T_17_11.lft_op_2 <X> T_17_11.lc_trk_g1_2
 (9 5)  (883 181)  (883 181)  routing T_17_11.sp4_v_t_45 <X> T_17_11.sp4_v_b_4
 (10 5)  (884 181)  (884 181)  routing T_17_11.sp4_v_t_45 <X> T_17_11.sp4_v_b_4
 (18 5)  (892 181)  (892 181)  routing T_17_11.sp4_r_v_b_25 <X> T_17_11.lc_trk_g1_1
 (22 5)  (896 181)  (896 181)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (898 181)  (898 181)  routing T_17_11.lft_op_2 <X> T_17_11.lc_trk_g1_2
 (6 6)  (880 182)  (880 182)  routing T_17_11.sp4_h_l_47 <X> T_17_11.sp4_v_t_38
 (8 6)  (882 182)  (882 182)  routing T_17_11.sp4_h_r_4 <X> T_17_11.sp4_h_l_41
 (17 6)  (891 182)  (891 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 182)  (892 182)  routing T_17_11.wire_logic_cluster/lc_5/out <X> T_17_11.lc_trk_g1_5
 (22 6)  (896 182)  (896 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (17 7)  (891 183)  (891 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (21 7)  (895 183)  (895 183)  routing T_17_11.sp4_r_v_b_31 <X> T_17_11.lc_trk_g1_7
 (10 8)  (884 184)  (884 184)  routing T_17_11.sp4_v_t_39 <X> T_17_11.sp4_h_r_7
 (14 8)  (888 184)  (888 184)  routing T_17_11.sp4_v_b_24 <X> T_17_11.lc_trk_g2_0
 (28 8)  (902 184)  (902 184)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 184)  (903 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 184)  (904 184)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 184)  (906 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 184)  (908 184)  routing T_17_11.lc_trk_g1_2 <X> T_17_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 184)  (909 184)  routing T_17_11.lc_trk_g1_5 <X> T_17_11.input_2_4
 (37 8)  (911 184)  (911 184)  LC_4 Logic Functioning bit
 (39 8)  (913 184)  (913 184)  LC_4 Logic Functioning bit
 (40 8)  (914 184)  (914 184)  LC_4 Logic Functioning bit
 (41 8)  (915 184)  (915 184)  LC_4 Logic Functioning bit
 (42 8)  (916 184)  (916 184)  LC_4 Logic Functioning bit
 (4 9)  (878 185)  (878 185)  routing T_17_11.sp4_h_l_47 <X> T_17_11.sp4_h_r_6
 (6 9)  (880 185)  (880 185)  routing T_17_11.sp4_h_l_47 <X> T_17_11.sp4_h_r_6
 (16 9)  (890 185)  (890 185)  routing T_17_11.sp4_v_b_24 <X> T_17_11.lc_trk_g2_0
 (17 9)  (891 185)  (891 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (29 9)  (903 185)  (903 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 185)  (904 185)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 185)  (905 185)  routing T_17_11.lc_trk_g1_2 <X> T_17_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 185)  (906 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (908 185)  (908 185)  routing T_17_11.lc_trk_g1_5 <X> T_17_11.input_2_4
 (39 9)  (913 185)  (913 185)  LC_4 Logic Functioning bit
 (40 9)  (914 185)  (914 185)  LC_4 Logic Functioning bit
 (41 9)  (915 185)  (915 185)  LC_4 Logic Functioning bit
 (43 9)  (917 185)  (917 185)  LC_4 Logic Functioning bit
 (47 9)  (921 185)  (921 185)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (2 10)  (876 186)  (876 186)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (5 10)  (879 186)  (879 186)  routing T_17_11.sp4_h_r_3 <X> T_17_11.sp4_h_l_43
 (15 10)  (889 186)  (889 186)  routing T_17_11.sp4_v_t_32 <X> T_17_11.lc_trk_g2_5
 (16 10)  (890 186)  (890 186)  routing T_17_11.sp4_v_t_32 <X> T_17_11.lc_trk_g2_5
 (17 10)  (891 186)  (891 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (895 186)  (895 186)  routing T_17_11.sp4_h_l_34 <X> T_17_11.lc_trk_g2_7
 (22 10)  (896 186)  (896 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (897 186)  (897 186)  routing T_17_11.sp4_h_l_34 <X> T_17_11.lc_trk_g2_7
 (24 10)  (898 186)  (898 186)  routing T_17_11.sp4_h_l_34 <X> T_17_11.lc_trk_g2_7
 (32 10)  (906 186)  (906 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 186)  (907 186)  routing T_17_11.lc_trk_g2_0 <X> T_17_11.wire_logic_cluster/lc_5/in_3
 (41 10)  (915 186)  (915 186)  LC_5 Logic Functioning bit
 (43 10)  (917 186)  (917 186)  LC_5 Logic Functioning bit
 (45 10)  (919 186)  (919 186)  LC_5 Logic Functioning bit
 (4 11)  (878 187)  (878 187)  routing T_17_11.sp4_h_r_3 <X> T_17_11.sp4_h_l_43
 (13 11)  (887 187)  (887 187)  routing T_17_11.sp4_v_b_3 <X> T_17_11.sp4_h_l_45
 (17 11)  (891 187)  (891 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (895 187)  (895 187)  routing T_17_11.sp4_h_l_34 <X> T_17_11.lc_trk_g2_7
 (22 11)  (896 187)  (896 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (900 187)  (900 187)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 187)  (901 187)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 187)  (902 187)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 187)  (903 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (40 11)  (914 187)  (914 187)  LC_5 Logic Functioning bit
 (42 11)  (916 187)  (916 187)  LC_5 Logic Functioning bit
 (45 11)  (919 187)  (919 187)  LC_5 Logic Functioning bit
 (2 12)  (876 188)  (876 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (27 12)  (901 188)  (901 188)  routing T_17_11.lc_trk_g1_2 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 188)  (903 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 188)  (905 188)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 188)  (906 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 188)  (907 188)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 188)  (908 188)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 188)  (909 188)  routing T_17_11.lc_trk_g2_6 <X> T_17_11.input_2_6
 (37 12)  (911 188)  (911 188)  LC_6 Logic Functioning bit
 (39 12)  (913 188)  (913 188)  LC_6 Logic Functioning bit
 (40 12)  (914 188)  (914 188)  LC_6 Logic Functioning bit
 (41 12)  (915 188)  (915 188)  LC_6 Logic Functioning bit
 (42 12)  (916 188)  (916 188)  LC_6 Logic Functioning bit
 (22 13)  (896 189)  (896 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (29 13)  (903 189)  (903 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 189)  (904 189)  routing T_17_11.lc_trk_g1_2 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 189)  (905 189)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 189)  (906 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (907 189)  (907 189)  routing T_17_11.lc_trk_g2_6 <X> T_17_11.input_2_6
 (35 13)  (909 189)  (909 189)  routing T_17_11.lc_trk_g2_6 <X> T_17_11.input_2_6
 (38 13)  (912 189)  (912 189)  LC_6 Logic Functioning bit
 (40 13)  (914 189)  (914 189)  LC_6 Logic Functioning bit
 (41 13)  (915 189)  (915 189)  LC_6 Logic Functioning bit
 (42 13)  (916 189)  (916 189)  LC_6 Logic Functioning bit
 (46 13)  (920 189)  (920 189)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (874 190)  (874 190)  routing T_17_11.glb_netwk_4 <X> T_17_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 190)  (875 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 190)  (888 190)  routing T_17_11.sp4_v_b_36 <X> T_17_11.lc_trk_g3_4
 (16 14)  (890 190)  (890 190)  routing T_17_11.sp12_v_t_10 <X> T_17_11.lc_trk_g3_5
 (17 14)  (891 190)  (891 190)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (896 190)  (896 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (29 14)  (903 190)  (903 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 190)  (905 190)  routing T_17_11.lc_trk_g2_4 <X> T_17_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 190)  (906 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 190)  (907 190)  routing T_17_11.lc_trk_g2_4 <X> T_17_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 190)  (909 190)  routing T_17_11.lc_trk_g1_4 <X> T_17_11.input_2_7
 (37 14)  (911 190)  (911 190)  LC_7 Logic Functioning bit
 (39 14)  (913 190)  (913 190)  LC_7 Logic Functioning bit
 (40 14)  (914 190)  (914 190)  LC_7 Logic Functioning bit
 (41 14)  (915 190)  (915 190)  LC_7 Logic Functioning bit
 (42 14)  (916 190)  (916 190)  LC_7 Logic Functioning bit
 (47 14)  (921 190)  (921 190)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (5 15)  (879 191)  (879 191)  routing T_17_11.sp4_h_l_44 <X> T_17_11.sp4_v_t_44
 (14 15)  (888 191)  (888 191)  routing T_17_11.sp4_v_b_36 <X> T_17_11.lc_trk_g3_4
 (16 15)  (890 191)  (890 191)  routing T_17_11.sp4_v_b_36 <X> T_17_11.lc_trk_g3_4
 (17 15)  (891 191)  (891 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (896 191)  (896 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (899 191)  (899 191)  routing T_17_11.sp4_r_v_b_46 <X> T_17_11.lc_trk_g3_6
 (26 15)  (900 191)  (900 191)  routing T_17_11.lc_trk_g1_2 <X> T_17_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 191)  (901 191)  routing T_17_11.lc_trk_g1_2 <X> T_17_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 191)  (903 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (906 191)  (906 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (908 191)  (908 191)  routing T_17_11.lc_trk_g1_4 <X> T_17_11.input_2_7
 (38 15)  (912 191)  (912 191)  LC_7 Logic Functioning bit
 (40 15)  (914 191)  (914 191)  LC_7 Logic Functioning bit
 (41 15)  (915 191)  (915 191)  LC_7 Logic Functioning bit
 (42 15)  (916 191)  (916 191)  LC_7 Logic Functioning bit


LogicTile_18_11

 (0 0)  (928 176)  (928 176)  Negative Clock bit

 (4 0)  (932 176)  (932 176)  routing T_18_11.sp4_h_l_37 <X> T_18_11.sp4_v_b_0
 (8 0)  (936 176)  (936 176)  routing T_18_11.sp4_v_b_1 <X> T_18_11.sp4_h_r_1
 (9 0)  (937 176)  (937 176)  routing T_18_11.sp4_v_b_1 <X> T_18_11.sp4_h_r_1
 (13 0)  (941 176)  (941 176)  routing T_18_11.sp4_h_l_39 <X> T_18_11.sp4_v_b_2
 (22 0)  (950 176)  (950 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (954 176)  (954 176)  routing T_18_11.lc_trk_g0_6 <X> T_18_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 176)  (955 176)  routing T_18_11.lc_trk_g3_0 <X> T_18_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 176)  (956 176)  routing T_18_11.lc_trk_g3_0 <X> T_18_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 176)  (957 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 176)  (959 176)  routing T_18_11.lc_trk_g1_4 <X> T_18_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 176)  (960 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 176)  (962 176)  routing T_18_11.lc_trk_g1_4 <X> T_18_11.wire_logic_cluster/lc_0/in_3
 (37 0)  (965 176)  (965 176)  LC_0 Logic Functioning bit
 (39 0)  (967 176)  (967 176)  LC_0 Logic Functioning bit
 (40 0)  (968 176)  (968 176)  LC_0 Logic Functioning bit
 (41 0)  (969 176)  (969 176)  LC_0 Logic Functioning bit
 (42 0)  (970 176)  (970 176)  LC_0 Logic Functioning bit
 (47 0)  (975 176)  (975 176)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (4 1)  (932 177)  (932 177)  routing T_18_11.sp4_h_l_41 <X> T_18_11.sp4_h_r_0
 (5 1)  (933 177)  (933 177)  routing T_18_11.sp4_h_l_37 <X> T_18_11.sp4_v_b_0
 (6 1)  (934 177)  (934 177)  routing T_18_11.sp4_h_l_41 <X> T_18_11.sp4_h_r_0
 (12 1)  (940 177)  (940 177)  routing T_18_11.sp4_h_l_39 <X> T_18_11.sp4_v_b_2
 (22 1)  (950 177)  (950 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (954 177)  (954 177)  routing T_18_11.lc_trk_g0_6 <X> T_18_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 177)  (957 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 177)  (960 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (962 177)  (962 177)  routing T_18_11.lc_trk_g1_1 <X> T_18_11.input_2_0
 (38 1)  (966 177)  (966 177)  LC_0 Logic Functioning bit
 (40 1)  (968 177)  (968 177)  LC_0 Logic Functioning bit
 (41 1)  (969 177)  (969 177)  LC_0 Logic Functioning bit
 (42 1)  (970 177)  (970 177)  LC_0 Logic Functioning bit
 (1 2)  (929 178)  (929 178)  routing T_18_11.glb_netwk_5 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (2 2)  (930 178)  (930 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (936 178)  (936 178)  routing T_18_11.sp4_v_t_36 <X> T_18_11.sp4_h_l_36
 (9 2)  (937 178)  (937 178)  routing T_18_11.sp4_v_t_36 <X> T_18_11.sp4_h_l_36
 (16 2)  (944 178)  (944 178)  routing T_18_11.sp4_v_b_13 <X> T_18_11.lc_trk_g0_5
 (17 2)  (945 178)  (945 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (946 178)  (946 178)  routing T_18_11.sp4_v_b_13 <X> T_18_11.lc_trk_g0_5
 (29 2)  (957 178)  (957 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 178)  (958 178)  routing T_18_11.lc_trk_g0_6 <X> T_18_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 178)  (960 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 178)  (962 178)  routing T_18_11.lc_trk_g1_1 <X> T_18_11.wire_logic_cluster/lc_1/in_3
 (39 2)  (967 178)  (967 178)  LC_1 Logic Functioning bit
 (40 2)  (968 178)  (968 178)  LC_1 Logic Functioning bit
 (42 2)  (970 178)  (970 178)  LC_1 Logic Functioning bit
 (0 3)  (928 179)  (928 179)  routing T_18_11.glb_netwk_5 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (14 3)  (942 179)  (942 179)  routing T_18_11.sp4_h_r_4 <X> T_18_11.lc_trk_g0_4
 (15 3)  (943 179)  (943 179)  routing T_18_11.sp4_h_r_4 <X> T_18_11.lc_trk_g0_4
 (16 3)  (944 179)  (944 179)  routing T_18_11.sp4_h_r_4 <X> T_18_11.lc_trk_g0_4
 (17 3)  (945 179)  (945 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (946 179)  (946 179)  routing T_18_11.sp4_v_b_13 <X> T_18_11.lc_trk_g0_5
 (19 3)  (947 179)  (947 179)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (22 3)  (950 179)  (950 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (951 179)  (951 179)  routing T_18_11.sp4_h_r_6 <X> T_18_11.lc_trk_g0_6
 (24 3)  (952 179)  (952 179)  routing T_18_11.sp4_h_r_6 <X> T_18_11.lc_trk_g0_6
 (25 3)  (953 179)  (953 179)  routing T_18_11.sp4_h_r_6 <X> T_18_11.lc_trk_g0_6
 (26 3)  (954 179)  (954 179)  routing T_18_11.lc_trk_g1_2 <X> T_18_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 179)  (955 179)  routing T_18_11.lc_trk_g1_2 <X> T_18_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 179)  (957 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 179)  (958 179)  routing T_18_11.lc_trk_g0_6 <X> T_18_11.wire_logic_cluster/lc_1/in_1
 (32 3)  (960 179)  (960 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (963 179)  (963 179)  routing T_18_11.lc_trk_g0_3 <X> T_18_11.input_2_1
 (38 3)  (966 179)  (966 179)  LC_1 Logic Functioning bit
 (39 3)  (967 179)  (967 179)  LC_1 Logic Functioning bit
 (40 3)  (968 179)  (968 179)  LC_1 Logic Functioning bit
 (41 3)  (969 179)  (969 179)  LC_1 Logic Functioning bit
 (42 3)  (970 179)  (970 179)  LC_1 Logic Functioning bit
 (43 3)  (971 179)  (971 179)  LC_1 Logic Functioning bit
 (0 4)  (928 180)  (928 180)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.wire_logic_cluster/lc_7/cen
 (1 4)  (929 180)  (929 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (9 4)  (937 180)  (937 180)  routing T_18_11.sp4_v_t_41 <X> T_18_11.sp4_h_r_4
 (15 4)  (943 180)  (943 180)  routing T_18_11.sp4_h_l_4 <X> T_18_11.lc_trk_g1_1
 (16 4)  (944 180)  (944 180)  routing T_18_11.sp4_h_l_4 <X> T_18_11.lc_trk_g1_1
 (17 4)  (945 180)  (945 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (946 180)  (946 180)  routing T_18_11.sp4_h_l_4 <X> T_18_11.lc_trk_g1_1
 (21 4)  (949 180)  (949 180)  routing T_18_11.wire_logic_cluster/lc_3/out <X> T_18_11.lc_trk_g1_3
 (22 4)  (950 180)  (950 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (957 180)  (957 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 180)  (958 180)  routing T_18_11.lc_trk_g0_5 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 180)  (960 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 180)  (961 180)  routing T_18_11.lc_trk_g3_0 <X> T_18_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 180)  (962 180)  routing T_18_11.lc_trk_g3_0 <X> T_18_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 180)  (963 180)  routing T_18_11.lc_trk_g0_4 <X> T_18_11.input_2_2
 (36 4)  (964 180)  (964 180)  LC_2 Logic Functioning bit
 (38 4)  (966 180)  (966 180)  LC_2 Logic Functioning bit
 (40 4)  (968 180)  (968 180)  LC_2 Logic Functioning bit
 (41 4)  (969 180)  (969 180)  LC_2 Logic Functioning bit
 (43 4)  (971 180)  (971 180)  LC_2 Logic Functioning bit
 (0 5)  (928 181)  (928 181)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.wire_logic_cluster/lc_7/cen
 (1 5)  (929 181)  (929 181)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.wire_logic_cluster/lc_7/cen
 (12 5)  (940 181)  (940 181)  routing T_18_11.sp4_h_r_5 <X> T_18_11.sp4_v_b_5
 (14 5)  (942 181)  (942 181)  routing T_18_11.sp4_h_r_0 <X> T_18_11.lc_trk_g1_0
 (15 5)  (943 181)  (943 181)  routing T_18_11.sp4_h_r_0 <X> T_18_11.lc_trk_g1_0
 (16 5)  (944 181)  (944 181)  routing T_18_11.sp4_h_r_0 <X> T_18_11.lc_trk_g1_0
 (17 5)  (945 181)  (945 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (18 5)  (946 181)  (946 181)  routing T_18_11.sp4_h_l_4 <X> T_18_11.lc_trk_g1_1
 (22 5)  (950 181)  (950 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (951 181)  (951 181)  routing T_18_11.sp4_h_r_2 <X> T_18_11.lc_trk_g1_2
 (24 5)  (952 181)  (952 181)  routing T_18_11.sp4_h_r_2 <X> T_18_11.lc_trk_g1_2
 (25 5)  (953 181)  (953 181)  routing T_18_11.sp4_h_r_2 <X> T_18_11.lc_trk_g1_2
 (27 5)  (955 181)  (955 181)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 181)  (956 181)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 181)  (957 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (960 181)  (960 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (39 5)  (967 181)  (967 181)  LC_2 Logic Functioning bit
 (40 5)  (968 181)  (968 181)  LC_2 Logic Functioning bit
 (41 5)  (969 181)  (969 181)  LC_2 Logic Functioning bit
 (43 5)  (971 181)  (971 181)  LC_2 Logic Functioning bit
 (6 6)  (934 182)  (934 182)  routing T_18_11.sp4_v_b_0 <X> T_18_11.sp4_v_t_38
 (21 6)  (949 182)  (949 182)  routing T_18_11.sp4_h_l_10 <X> T_18_11.lc_trk_g1_7
 (22 6)  (950 182)  (950 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (951 182)  (951 182)  routing T_18_11.sp4_h_l_10 <X> T_18_11.lc_trk_g1_7
 (24 6)  (952 182)  (952 182)  routing T_18_11.sp4_h_l_10 <X> T_18_11.lc_trk_g1_7
 (26 6)  (954 182)  (954 182)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 182)  (955 182)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 182)  (957 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 182)  (959 182)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 182)  (960 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 182)  (962 182)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 182)  (964 182)  LC_3 Logic Functioning bit
 (38 6)  (966 182)  (966 182)  LC_3 Logic Functioning bit
 (5 7)  (933 183)  (933 183)  routing T_18_11.sp4_v_b_0 <X> T_18_11.sp4_v_t_38
 (14 7)  (942 183)  (942 183)  routing T_18_11.sp4_h_r_4 <X> T_18_11.lc_trk_g1_4
 (15 7)  (943 183)  (943 183)  routing T_18_11.sp4_h_r_4 <X> T_18_11.lc_trk_g1_4
 (16 7)  (944 183)  (944 183)  routing T_18_11.sp4_h_r_4 <X> T_18_11.lc_trk_g1_4
 (17 7)  (945 183)  (945 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (19 7)  (947 183)  (947 183)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (21 7)  (949 183)  (949 183)  routing T_18_11.sp4_h_l_10 <X> T_18_11.lc_trk_g1_7
 (27 7)  (955 183)  (955 183)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 183)  (956 183)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 183)  (957 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 183)  (958 183)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 183)  (959 183)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 183)  (964 183)  LC_3 Logic Functioning bit
 (37 7)  (965 183)  (965 183)  LC_3 Logic Functioning bit
 (38 7)  (966 183)  (966 183)  LC_3 Logic Functioning bit
 (39 7)  (967 183)  (967 183)  LC_3 Logic Functioning bit
 (41 7)  (969 183)  (969 183)  LC_3 Logic Functioning bit
 (43 7)  (971 183)  (971 183)  LC_3 Logic Functioning bit
 (21 8)  (949 184)  (949 184)  routing T_18_11.sp4_h_r_43 <X> T_18_11.lc_trk_g2_3
 (22 8)  (950 184)  (950 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (951 184)  (951 184)  routing T_18_11.sp4_h_r_43 <X> T_18_11.lc_trk_g2_3
 (24 8)  (952 184)  (952 184)  routing T_18_11.sp4_h_r_43 <X> T_18_11.lc_trk_g2_3
 (28 8)  (956 184)  (956 184)  routing T_18_11.lc_trk_g2_7 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 184)  (957 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 184)  (958 184)  routing T_18_11.lc_trk_g2_7 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 184)  (960 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 184)  (961 184)  routing T_18_11.lc_trk_g2_3 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 184)  (964 184)  LC_4 Logic Functioning bit
 (38 8)  (966 184)  (966 184)  LC_4 Logic Functioning bit
 (42 8)  (970 184)  (970 184)  LC_4 Logic Functioning bit
 (43 8)  (971 184)  (971 184)  LC_4 Logic Functioning bit
 (45 8)  (973 184)  (973 184)  LC_4 Logic Functioning bit
 (47 8)  (975 184)  (975 184)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (978 184)  (978 184)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (932 185)  (932 185)  routing T_18_11.sp4_v_t_36 <X> T_18_11.sp4_h_r_6
 (21 9)  (949 185)  (949 185)  routing T_18_11.sp4_h_r_43 <X> T_18_11.lc_trk_g2_3
 (22 9)  (950 185)  (950 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (951 185)  (951 185)  routing T_18_11.sp4_h_l_15 <X> T_18_11.lc_trk_g2_2
 (24 9)  (952 185)  (952 185)  routing T_18_11.sp4_h_l_15 <X> T_18_11.lc_trk_g2_2
 (25 9)  (953 185)  (953 185)  routing T_18_11.sp4_h_l_15 <X> T_18_11.lc_trk_g2_2
 (30 9)  (958 185)  (958 185)  routing T_18_11.lc_trk_g2_7 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 185)  (959 185)  routing T_18_11.lc_trk_g2_3 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 185)  (964 185)  LC_4 Logic Functioning bit
 (38 9)  (966 185)  (966 185)  LC_4 Logic Functioning bit
 (42 9)  (970 185)  (970 185)  LC_4 Logic Functioning bit
 (43 9)  (971 185)  (971 185)  LC_4 Logic Functioning bit
 (45 9)  (973 185)  (973 185)  LC_4 Logic Functioning bit
 (5 10)  (933 186)  (933 186)  routing T_18_11.sp4_v_t_37 <X> T_18_11.sp4_h_l_43
 (9 10)  (937 186)  (937 186)  routing T_18_11.sp4_v_b_7 <X> T_18_11.sp4_h_l_42
 (12 10)  (940 186)  (940 186)  routing T_18_11.sp4_v_t_39 <X> T_18_11.sp4_h_l_45
 (13 10)  (941 186)  (941 186)  routing T_18_11.sp4_h_r_8 <X> T_18_11.sp4_v_t_45
 (14 10)  (942 186)  (942 186)  routing T_18_11.sp4_v_b_36 <X> T_18_11.lc_trk_g2_4
 (21 10)  (949 186)  (949 186)  routing T_18_11.wire_logic_cluster/lc_7/out <X> T_18_11.lc_trk_g2_7
 (22 10)  (950 186)  (950 186)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (956 186)  (956 186)  routing T_18_11.lc_trk_g2_2 <X> T_18_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 186)  (957 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 186)  (959 186)  routing T_18_11.lc_trk_g2_4 <X> T_18_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 186)  (960 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 186)  (961 186)  routing T_18_11.lc_trk_g2_4 <X> T_18_11.wire_logic_cluster/lc_5/in_3
 (38 10)  (966 186)  (966 186)  LC_5 Logic Functioning bit
 (39 10)  (967 186)  (967 186)  LC_5 Logic Functioning bit
 (40 10)  (968 186)  (968 186)  LC_5 Logic Functioning bit
 (41 10)  (969 186)  (969 186)  LC_5 Logic Functioning bit
 (42 10)  (970 186)  (970 186)  LC_5 Logic Functioning bit
 (43 10)  (971 186)  (971 186)  LC_5 Logic Functioning bit
 (4 11)  (932 187)  (932 187)  routing T_18_11.sp4_v_t_37 <X> T_18_11.sp4_h_l_43
 (6 11)  (934 187)  (934 187)  routing T_18_11.sp4_v_t_37 <X> T_18_11.sp4_h_l_43
 (8 11)  (936 187)  (936 187)  routing T_18_11.sp4_h_r_1 <X> T_18_11.sp4_v_t_42
 (9 11)  (937 187)  (937 187)  routing T_18_11.sp4_h_r_1 <X> T_18_11.sp4_v_t_42
 (10 11)  (938 187)  (938 187)  routing T_18_11.sp4_h_r_1 <X> T_18_11.sp4_v_t_42
 (11 11)  (939 187)  (939 187)  routing T_18_11.sp4_v_t_39 <X> T_18_11.sp4_h_l_45
 (12 11)  (940 187)  (940 187)  routing T_18_11.sp4_h_r_8 <X> T_18_11.sp4_v_t_45
 (13 11)  (941 187)  (941 187)  routing T_18_11.sp4_v_t_39 <X> T_18_11.sp4_h_l_45
 (14 11)  (942 187)  (942 187)  routing T_18_11.sp4_v_b_36 <X> T_18_11.lc_trk_g2_4
 (16 11)  (944 187)  (944 187)  routing T_18_11.sp4_v_b_36 <X> T_18_11.lc_trk_g2_4
 (17 11)  (945 187)  (945 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (27 11)  (955 187)  (955 187)  routing T_18_11.lc_trk_g1_0 <X> T_18_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 187)  (957 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 187)  (958 187)  routing T_18_11.lc_trk_g2_2 <X> T_18_11.wire_logic_cluster/lc_5/in_1
 (32 11)  (960 187)  (960 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (961 187)  (961 187)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.input_2_5
 (34 11)  (962 187)  (962 187)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.input_2_5
 (35 11)  (963 187)  (963 187)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.input_2_5
 (36 11)  (964 187)  (964 187)  LC_5 Logic Functioning bit
 (38 11)  (966 187)  (966 187)  LC_5 Logic Functioning bit
 (39 11)  (967 187)  (967 187)  LC_5 Logic Functioning bit
 (40 11)  (968 187)  (968 187)  LC_5 Logic Functioning bit
 (41 11)  (969 187)  (969 187)  LC_5 Logic Functioning bit
 (42 11)  (970 187)  (970 187)  LC_5 Logic Functioning bit
 (43 11)  (971 187)  (971 187)  LC_5 Logic Functioning bit
 (6 12)  (934 188)  (934 188)  routing T_18_11.sp4_v_t_43 <X> T_18_11.sp4_v_b_9
 (11 12)  (939 188)  (939 188)  routing T_18_11.sp4_h_l_40 <X> T_18_11.sp4_v_b_11
 (13 12)  (941 188)  (941 188)  routing T_18_11.sp4_h_l_40 <X> T_18_11.sp4_v_b_11
 (17 12)  (945 188)  (945 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (949 188)  (949 188)  routing T_18_11.sp4_v_t_22 <X> T_18_11.lc_trk_g3_3
 (22 12)  (950 188)  (950 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (951 188)  (951 188)  routing T_18_11.sp4_v_t_22 <X> T_18_11.lc_trk_g3_3
 (25 12)  (953 188)  (953 188)  routing T_18_11.wire_logic_cluster/lc_2/out <X> T_18_11.lc_trk_g3_2
 (31 12)  (959 188)  (959 188)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 188)  (960 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 188)  (961 188)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 188)  (962 188)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 188)  (964 188)  LC_6 Logic Functioning bit
 (37 12)  (965 188)  (965 188)  LC_6 Logic Functioning bit
 (39 12)  (967 188)  (967 188)  LC_6 Logic Functioning bit
 (43 12)  (971 188)  (971 188)  LC_6 Logic Functioning bit
 (50 12)  (978 188)  (978 188)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (933 189)  (933 189)  routing T_18_11.sp4_v_t_43 <X> T_18_11.sp4_v_b_9
 (11 13)  (939 189)  (939 189)  routing T_18_11.sp4_h_l_38 <X> T_18_11.sp4_h_r_11
 (12 13)  (940 189)  (940 189)  routing T_18_11.sp4_h_l_40 <X> T_18_11.sp4_v_b_11
 (13 13)  (941 189)  (941 189)  routing T_18_11.sp4_h_l_38 <X> T_18_11.sp4_h_r_11
 (14 13)  (942 189)  (942 189)  routing T_18_11.sp4_h_r_24 <X> T_18_11.lc_trk_g3_0
 (15 13)  (943 189)  (943 189)  routing T_18_11.sp4_h_r_24 <X> T_18_11.lc_trk_g3_0
 (16 13)  (944 189)  (944 189)  routing T_18_11.sp4_h_r_24 <X> T_18_11.lc_trk_g3_0
 (17 13)  (945 189)  (945 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (946 189)  (946 189)  routing T_18_11.sp4_r_v_b_41 <X> T_18_11.lc_trk_g3_1
 (21 13)  (949 189)  (949 189)  routing T_18_11.sp4_v_t_22 <X> T_18_11.lc_trk_g3_3
 (22 13)  (950 189)  (950 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (954 189)  (954 189)  routing T_18_11.lc_trk_g0_2 <X> T_18_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 189)  (957 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 189)  (959 189)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 189)  (964 189)  LC_6 Logic Functioning bit
 (37 13)  (965 189)  (965 189)  LC_6 Logic Functioning bit
 (38 13)  (966 189)  (966 189)  LC_6 Logic Functioning bit
 (42 13)  (970 189)  (970 189)  LC_6 Logic Functioning bit
 (0 14)  (928 190)  (928 190)  routing T_18_11.glb_netwk_4 <X> T_18_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 190)  (929 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (943 190)  (943 190)  routing T_18_11.sp4_h_l_24 <X> T_18_11.lc_trk_g3_5
 (16 14)  (944 190)  (944 190)  routing T_18_11.sp4_h_l_24 <X> T_18_11.lc_trk_g3_5
 (17 14)  (945 190)  (945 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (946 190)  (946 190)  routing T_18_11.sp4_h_l_24 <X> T_18_11.lc_trk_g3_5
 (25 14)  (953 190)  (953 190)  routing T_18_11.wire_logic_cluster/lc_6/out <X> T_18_11.lc_trk_g3_6
 (31 14)  (959 190)  (959 190)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 190)  (960 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 190)  (961 190)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 190)  (962 190)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 190)  (964 190)  LC_7 Logic Functioning bit
 (37 14)  (965 190)  (965 190)  LC_7 Logic Functioning bit
 (38 14)  (966 190)  (966 190)  LC_7 Logic Functioning bit
 (42 14)  (970 190)  (970 190)  LC_7 Logic Functioning bit
 (45 14)  (973 190)  (973 190)  LC_7 Logic Functioning bit
 (50 14)  (978 190)  (978 190)  Cascade bit: LH_LC07_inmux02_5

 (6 15)  (934 191)  (934 191)  routing T_18_11.sp4_h_r_9 <X> T_18_11.sp4_h_l_44
 (11 15)  (939 191)  (939 191)  routing T_18_11.sp4_h_r_3 <X> T_18_11.sp4_h_l_46
 (13 15)  (941 191)  (941 191)  routing T_18_11.sp4_h_r_3 <X> T_18_11.sp4_h_l_46
 (16 15)  (944 191)  (944 191)  routing T_18_11.sp12_v_b_12 <X> T_18_11.lc_trk_g3_4
 (17 15)  (945 191)  (945 191)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (22 15)  (950 191)  (950 191)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (954 191)  (954 191)  routing T_18_11.lc_trk_g2_3 <X> T_18_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 191)  (956 191)  routing T_18_11.lc_trk_g2_3 <X> T_18_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 191)  (957 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (964 191)  (964 191)  LC_7 Logic Functioning bit
 (37 15)  (965 191)  (965 191)  LC_7 Logic Functioning bit
 (39 15)  (967 191)  (967 191)  LC_7 Logic Functioning bit
 (43 15)  (971 191)  (971 191)  LC_7 Logic Functioning bit
 (45 15)  (973 191)  (973 191)  LC_7 Logic Functioning bit


LogicTile_19_11

 (12 0)  (994 176)  (994 176)  routing T_19_11.sp4_h_l_46 <X> T_19_11.sp4_h_r_2
 (31 0)  (1013 176)  (1013 176)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 176)  (1014 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 176)  (1015 176)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 176)  (1016 176)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_0/in_3
 (41 0)  (1023 176)  (1023 176)  LC_0 Logic Functioning bit
 (43 0)  (1025 176)  (1025 176)  LC_0 Logic Functioning bit
 (45 0)  (1027 176)  (1027 176)  LC_0 Logic Functioning bit
 (46 0)  (1028 176)  (1028 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (13 1)  (995 177)  (995 177)  routing T_19_11.sp4_h_l_46 <X> T_19_11.sp4_h_r_2
 (28 1)  (1010 177)  (1010 177)  routing T_19_11.lc_trk_g2_0 <X> T_19_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 177)  (1011 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (40 1)  (1022 177)  (1022 177)  LC_0 Logic Functioning bit
 (42 1)  (1024 177)  (1024 177)  LC_0 Logic Functioning bit
 (45 1)  (1027 177)  (1027 177)  LC_0 Logic Functioning bit
 (1 2)  (983 178)  (983 178)  routing T_19_11.glb_netwk_5 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (2 2)  (984 178)  (984 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (987 178)  (987 178)  routing T_19_11.sp4_h_r_9 <X> T_19_11.sp4_h_l_37
 (8 2)  (990 178)  (990 178)  routing T_19_11.sp4_h_r_1 <X> T_19_11.sp4_h_l_36
 (14 2)  (996 178)  (996 178)  routing T_19_11.bnr_op_4 <X> T_19_11.lc_trk_g0_4
 (25 2)  (1007 178)  (1007 178)  routing T_19_11.sp4_h_l_11 <X> T_19_11.lc_trk_g0_6
 (26 2)  (1008 178)  (1008 178)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_1/in_0
 (31 2)  (1013 178)  (1013 178)  routing T_19_11.lc_trk_g0_4 <X> T_19_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 178)  (1014 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 178)  (1019 178)  LC_1 Logic Functioning bit
 (39 2)  (1021 178)  (1021 178)  LC_1 Logic Functioning bit
 (45 2)  (1027 178)  (1027 178)  LC_1 Logic Functioning bit
 (46 2)  (1028 178)  (1028 178)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (53 2)  (1035 178)  (1035 178)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (982 179)  (982 179)  routing T_19_11.glb_netwk_5 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (4 3)  (986 179)  (986 179)  routing T_19_11.sp4_h_r_9 <X> T_19_11.sp4_h_l_37
 (8 3)  (990 179)  (990 179)  routing T_19_11.sp4_h_r_7 <X> T_19_11.sp4_v_t_36
 (9 3)  (991 179)  (991 179)  routing T_19_11.sp4_h_r_7 <X> T_19_11.sp4_v_t_36
 (10 3)  (992 179)  (992 179)  routing T_19_11.sp4_h_r_7 <X> T_19_11.sp4_v_t_36
 (11 3)  (993 179)  (993 179)  routing T_19_11.sp4_h_r_2 <X> T_19_11.sp4_h_l_39
 (14 3)  (996 179)  (996 179)  routing T_19_11.bnr_op_4 <X> T_19_11.lc_trk_g0_4
 (17 3)  (999 179)  (999 179)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (1004 179)  (1004 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1005 179)  (1005 179)  routing T_19_11.sp4_h_l_11 <X> T_19_11.lc_trk_g0_6
 (24 3)  (1006 179)  (1006 179)  routing T_19_11.sp4_h_l_11 <X> T_19_11.lc_trk_g0_6
 (25 3)  (1007 179)  (1007 179)  routing T_19_11.sp4_h_l_11 <X> T_19_11.lc_trk_g0_6
 (27 3)  (1009 179)  (1009 179)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 179)  (1010 179)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 179)  (1011 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (1018 179)  (1018 179)  LC_1 Logic Functioning bit
 (38 3)  (1020 179)  (1020 179)  LC_1 Logic Functioning bit
 (45 3)  (1027 179)  (1027 179)  LC_1 Logic Functioning bit
 (0 4)  (982 180)  (982 180)  routing T_19_11.lc_trk_g2_2 <X> T_19_11.wire_logic_cluster/lc_7/cen
 (1 4)  (983 180)  (983 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (6 4)  (988 180)  (988 180)  routing T_19_11.sp4_v_t_37 <X> T_19_11.sp4_v_b_3
 (22 4)  (1004 180)  (1004 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (31 4)  (1013 180)  (1013 180)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 180)  (1014 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 180)  (1015 180)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 180)  (1016 180)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (41 4)  (1023 180)  (1023 180)  LC_2 Logic Functioning bit
 (43 4)  (1025 180)  (1025 180)  LC_2 Logic Functioning bit
 (45 4)  (1027 180)  (1027 180)  LC_2 Logic Functioning bit
 (51 4)  (1033 180)  (1033 180)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (983 181)  (983 181)  routing T_19_11.lc_trk_g2_2 <X> T_19_11.wire_logic_cluster/lc_7/cen
 (5 5)  (987 181)  (987 181)  routing T_19_11.sp4_v_t_37 <X> T_19_11.sp4_v_b_3
 (12 5)  (994 181)  (994 181)  routing T_19_11.sp4_h_r_5 <X> T_19_11.sp4_v_b_5
 (27 5)  (1009 181)  (1009 181)  routing T_19_11.lc_trk_g3_1 <X> T_19_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 181)  (1010 181)  routing T_19_11.lc_trk_g3_1 <X> T_19_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 181)  (1011 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (40 5)  (1022 181)  (1022 181)  LC_2 Logic Functioning bit
 (42 5)  (1024 181)  (1024 181)  LC_2 Logic Functioning bit
 (45 5)  (1027 181)  (1027 181)  LC_2 Logic Functioning bit
 (26 6)  (1008 182)  (1008 182)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_3/in_0
 (35 6)  (1017 182)  (1017 182)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.input_2_3
 (38 6)  (1020 182)  (1020 182)  LC_3 Logic Functioning bit
 (41 6)  (1023 182)  (1023 182)  LC_3 Logic Functioning bit
 (45 6)  (1027 182)  (1027 182)  LC_3 Logic Functioning bit
 (4 7)  (986 183)  (986 183)  routing T_19_11.sp4_h_r_7 <X> T_19_11.sp4_h_l_38
 (6 7)  (988 183)  (988 183)  routing T_19_11.sp4_h_r_7 <X> T_19_11.sp4_h_l_38
 (26 7)  (1008 183)  (1008 183)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 183)  (1009 183)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 183)  (1010 183)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 183)  (1011 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (1014 183)  (1014 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (1015 183)  (1015 183)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.input_2_3
 (34 7)  (1016 183)  (1016 183)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.input_2_3
 (39 7)  (1021 183)  (1021 183)  LC_3 Logic Functioning bit
 (40 7)  (1022 183)  (1022 183)  LC_3 Logic Functioning bit
 (44 7)  (1026 183)  (1026 183)  LC_3 Logic Functioning bit
 (45 7)  (1027 183)  (1027 183)  LC_3 Logic Functioning bit
 (46 7)  (1028 183)  (1028 183)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (51 7)  (1033 183)  (1033 183)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (996 184)  (996 184)  routing T_19_11.sp4_v_b_24 <X> T_19_11.lc_trk_g2_0
 (27 8)  (1009 184)  (1009 184)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 184)  (1010 184)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 184)  (1011 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 184)  (1012 184)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 184)  (1014 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 184)  (1015 184)  routing T_19_11.lc_trk_g3_2 <X> T_19_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 184)  (1016 184)  routing T_19_11.lc_trk_g3_2 <X> T_19_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 184)  (1019 184)  LC_4 Logic Functioning bit
 (39 8)  (1021 184)  (1021 184)  LC_4 Logic Functioning bit
 (45 8)  (1027 184)  (1027 184)  LC_4 Logic Functioning bit
 (48 8)  (1030 184)  (1030 184)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (16 9)  (998 185)  (998 185)  routing T_19_11.sp4_v_b_24 <X> T_19_11.lc_trk_g2_0
 (17 9)  (999 185)  (999 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (1004 185)  (1004 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1005 185)  (1005 185)  routing T_19_11.sp4_h_l_15 <X> T_19_11.lc_trk_g2_2
 (24 9)  (1006 185)  (1006 185)  routing T_19_11.sp4_h_l_15 <X> T_19_11.lc_trk_g2_2
 (25 9)  (1007 185)  (1007 185)  routing T_19_11.sp4_h_l_15 <X> T_19_11.lc_trk_g2_2
 (31 9)  (1013 185)  (1013 185)  routing T_19_11.lc_trk_g3_2 <X> T_19_11.wire_logic_cluster/lc_4/in_3
 (37 9)  (1019 185)  (1019 185)  LC_4 Logic Functioning bit
 (39 9)  (1021 185)  (1021 185)  LC_4 Logic Functioning bit
 (45 9)  (1027 185)  (1027 185)  LC_4 Logic Functioning bit
 (26 10)  (1008 186)  (1008 186)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_5/in_0
 (31 10)  (1013 186)  (1013 186)  routing T_19_11.lc_trk_g0_6 <X> T_19_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 186)  (1014 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 186)  (1019 186)  LC_5 Logic Functioning bit
 (39 10)  (1021 186)  (1021 186)  LC_5 Logic Functioning bit
 (45 10)  (1027 186)  (1027 186)  LC_5 Logic Functioning bit
 (12 11)  (994 187)  (994 187)  routing T_19_11.sp4_h_l_45 <X> T_19_11.sp4_v_t_45
 (22 11)  (1004 187)  (1004 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1005 187)  (1005 187)  routing T_19_11.sp4_v_b_46 <X> T_19_11.lc_trk_g2_6
 (24 11)  (1006 187)  (1006 187)  routing T_19_11.sp4_v_b_46 <X> T_19_11.lc_trk_g2_6
 (27 11)  (1009 187)  (1009 187)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 187)  (1010 187)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 187)  (1011 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 187)  (1013 187)  routing T_19_11.lc_trk_g0_6 <X> T_19_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 187)  (1018 187)  LC_5 Logic Functioning bit
 (38 11)  (1020 187)  (1020 187)  LC_5 Logic Functioning bit
 (44 11)  (1026 187)  (1026 187)  LC_5 Logic Functioning bit
 (45 11)  (1027 187)  (1027 187)  LC_5 Logic Functioning bit
 (46 11)  (1028 187)  (1028 187)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (47 11)  (1029 187)  (1029 187)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (4 12)  (986 188)  (986 188)  routing T_19_11.sp4_h_l_44 <X> T_19_11.sp4_v_b_9
 (11 12)  (993 188)  (993 188)  routing T_19_11.sp4_h_r_6 <X> T_19_11.sp4_v_b_11
 (15 12)  (997 188)  (997 188)  routing T_19_11.sp4_h_r_25 <X> T_19_11.lc_trk_g3_1
 (16 12)  (998 188)  (998 188)  routing T_19_11.sp4_h_r_25 <X> T_19_11.lc_trk_g3_1
 (17 12)  (999 188)  (999 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (31 12)  (1013 188)  (1013 188)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 188)  (1014 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 188)  (1015 188)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 188)  (1016 188)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_6/in_3
 (41 12)  (1023 188)  (1023 188)  LC_6 Logic Functioning bit
 (43 12)  (1025 188)  (1025 188)  LC_6 Logic Functioning bit
 (45 12)  (1027 188)  (1027 188)  LC_6 Logic Functioning bit
 (5 13)  (987 189)  (987 189)  routing T_19_11.sp4_h_l_44 <X> T_19_11.sp4_v_b_9
 (8 13)  (990 189)  (990 189)  routing T_19_11.sp4_h_l_47 <X> T_19_11.sp4_v_b_10
 (9 13)  (991 189)  (991 189)  routing T_19_11.sp4_h_l_47 <X> T_19_11.sp4_v_b_10
 (18 13)  (1000 189)  (1000 189)  routing T_19_11.sp4_h_r_25 <X> T_19_11.lc_trk_g3_1
 (22 13)  (1004 189)  (1004 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1007 189)  (1007 189)  routing T_19_11.sp4_r_v_b_42 <X> T_19_11.lc_trk_g3_2
 (26 13)  (1008 189)  (1008 189)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 189)  (1009 189)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 189)  (1011 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (40 13)  (1022 189)  (1022 189)  LC_6 Logic Functioning bit
 (42 13)  (1024 189)  (1024 189)  LC_6 Logic Functioning bit
 (45 13)  (1027 189)  (1027 189)  LC_6 Logic Functioning bit
 (48 13)  (1030 189)  (1030 189)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (982 190)  (982 190)  routing T_19_11.glb_netwk_4 <X> T_19_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 190)  (983 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (6 14)  (988 190)  (988 190)  routing T_19_11.sp4_h_l_41 <X> T_19_11.sp4_v_t_44
 (14 14)  (996 190)  (996 190)  routing T_19_11.sp4_v_t_17 <X> T_19_11.lc_trk_g3_4
 (26 14)  (1008 190)  (1008 190)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_7/in_0
 (31 14)  (1013 190)  (1013 190)  routing T_19_11.lc_trk_g2_6 <X> T_19_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 190)  (1014 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 190)  (1015 190)  routing T_19_11.lc_trk_g2_6 <X> T_19_11.wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 190)  (1019 190)  LC_7 Logic Functioning bit
 (39 14)  (1021 190)  (1021 190)  LC_7 Logic Functioning bit
 (45 14)  (1027 190)  (1027 190)  LC_7 Logic Functioning bit
 (13 15)  (995 191)  (995 191)  routing T_19_11.sp4_v_b_6 <X> T_19_11.sp4_h_l_46
 (16 15)  (998 191)  (998 191)  routing T_19_11.sp4_v_t_17 <X> T_19_11.lc_trk_g3_4
 (17 15)  (999 191)  (999 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (1004 191)  (1004 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1007 191)  (1007 191)  routing T_19_11.sp4_r_v_b_46 <X> T_19_11.lc_trk_g3_6
 (27 15)  (1009 191)  (1009 191)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 191)  (1010 191)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 191)  (1011 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 191)  (1013 191)  routing T_19_11.lc_trk_g2_6 <X> T_19_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 191)  (1018 191)  LC_7 Logic Functioning bit
 (38 15)  (1020 191)  (1020 191)  LC_7 Logic Functioning bit
 (44 15)  (1026 191)  (1026 191)  LC_7 Logic Functioning bit
 (45 15)  (1027 191)  (1027 191)  LC_7 Logic Functioning bit
 (46 15)  (1028 191)  (1028 191)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (1033 191)  (1033 191)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_20_11

 (5 0)  (1041 176)  (1041 176)  routing T_20_11.sp4_v_t_37 <X> T_20_11.sp4_h_r_0
 (11 0)  (1047 176)  (1047 176)  routing T_20_11.sp4_h_l_45 <X> T_20_11.sp4_v_b_2
 (13 0)  (1049 176)  (1049 176)  routing T_20_11.sp4_h_l_45 <X> T_20_11.sp4_v_b_2
 (17 0)  (1053 176)  (1053 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (27 0)  (1063 176)  (1063 176)  routing T_20_11.lc_trk_g1_2 <X> T_20_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 176)  (1065 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (45 0)  (1081 176)  (1081 176)  LC_0 Logic Functioning bit
 (52 0)  (1088 176)  (1088 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (11 1)  (1047 177)  (1047 177)  routing T_20_11.sp4_h_l_43 <X> T_20_11.sp4_h_r_2
 (12 1)  (1048 177)  (1048 177)  routing T_20_11.sp4_h_l_45 <X> T_20_11.sp4_v_b_2
 (13 1)  (1049 177)  (1049 177)  routing T_20_11.sp4_h_l_43 <X> T_20_11.sp4_h_r_2
 (14 1)  (1050 177)  (1050 177)  routing T_20_11.sp4_r_v_b_35 <X> T_20_11.lc_trk_g0_0
 (17 1)  (1053 177)  (1053 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (1054 177)  (1054 177)  routing T_20_11.sp4_r_v_b_34 <X> T_20_11.lc_trk_g0_1
 (29 1)  (1065 177)  (1065 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 177)  (1066 177)  routing T_20_11.lc_trk_g1_2 <X> T_20_11.wire_logic_cluster/lc_0/in_1
 (36 1)  (1072 177)  (1072 177)  LC_0 Logic Functioning bit
 (38 1)  (1074 177)  (1074 177)  LC_0 Logic Functioning bit
 (41 1)  (1077 177)  (1077 177)  LC_0 Logic Functioning bit
 (43 1)  (1079 177)  (1079 177)  LC_0 Logic Functioning bit
 (44 1)  (1080 177)  (1080 177)  LC_0 Logic Functioning bit
 (45 1)  (1081 177)  (1081 177)  LC_0 Logic Functioning bit
 (47 1)  (1083 177)  (1083 177)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (1037 178)  (1037 178)  routing T_20_11.glb_netwk_5 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 178)  (1038 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (1041 178)  (1041 178)  routing T_20_11.sp4_v_t_43 <X> T_20_11.sp4_h_l_37
 (12 2)  (1048 178)  (1048 178)  routing T_20_11.sp4_v_t_39 <X> T_20_11.sp4_h_l_39
 (22 2)  (1058 178)  (1058 178)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1059 178)  (1059 178)  routing T_20_11.sp12_h_l_12 <X> T_20_11.lc_trk_g0_7
 (29 2)  (1065 178)  (1065 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 178)  (1067 178)  routing T_20_11.lc_trk_g1_7 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 178)  (1068 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 178)  (1070 178)  routing T_20_11.lc_trk_g1_7 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 178)  (1073 178)  LC_1 Logic Functioning bit
 (39 2)  (1075 178)  (1075 178)  LC_1 Logic Functioning bit
 (45 2)  (1081 178)  (1081 178)  LC_1 Logic Functioning bit
 (46 2)  (1082 178)  (1082 178)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (1036 179)  (1036 179)  routing T_20_11.glb_netwk_5 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (4 3)  (1040 179)  (1040 179)  routing T_20_11.sp4_v_t_43 <X> T_20_11.sp4_h_l_37
 (6 3)  (1042 179)  (1042 179)  routing T_20_11.sp4_v_t_43 <X> T_20_11.sp4_h_l_37
 (11 3)  (1047 179)  (1047 179)  routing T_20_11.sp4_v_t_39 <X> T_20_11.sp4_h_l_39
 (31 3)  (1067 179)  (1067 179)  routing T_20_11.lc_trk_g1_7 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (37 3)  (1073 179)  (1073 179)  LC_1 Logic Functioning bit
 (39 3)  (1075 179)  (1075 179)  LC_1 Logic Functioning bit
 (44 3)  (1080 179)  (1080 179)  LC_1 Logic Functioning bit
 (45 3)  (1081 179)  (1081 179)  LC_1 Logic Functioning bit
 (0 4)  (1036 180)  (1036 180)  routing T_20_11.lc_trk_g2_2 <X> T_20_11.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 180)  (1037 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (19 4)  (1055 180)  (1055 180)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (29 4)  (1065 180)  (1065 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 180)  (1068 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 180)  (1069 180)  routing T_20_11.lc_trk_g2_1 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 180)  (1073 180)  LC_2 Logic Functioning bit
 (39 4)  (1075 180)  (1075 180)  LC_2 Logic Functioning bit
 (45 4)  (1081 180)  (1081 180)  LC_2 Logic Functioning bit
 (53 4)  (1089 180)  (1089 180)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (1 5)  (1037 181)  (1037 181)  routing T_20_11.lc_trk_g2_2 <X> T_20_11.wire_logic_cluster/lc_7/cen
 (6 5)  (1042 181)  (1042 181)  routing T_20_11.sp4_h_l_38 <X> T_20_11.sp4_h_r_3
 (8 5)  (1044 181)  (1044 181)  routing T_20_11.sp4_h_l_47 <X> T_20_11.sp4_v_b_4
 (9 5)  (1045 181)  (1045 181)  routing T_20_11.sp4_h_l_47 <X> T_20_11.sp4_v_b_4
 (10 5)  (1046 181)  (1046 181)  routing T_20_11.sp4_h_l_47 <X> T_20_11.sp4_v_b_4
 (22 5)  (1058 181)  (1058 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1059 181)  (1059 181)  routing T_20_11.sp4_h_r_2 <X> T_20_11.lc_trk_g1_2
 (24 5)  (1060 181)  (1060 181)  routing T_20_11.sp4_h_r_2 <X> T_20_11.lc_trk_g1_2
 (25 5)  (1061 181)  (1061 181)  routing T_20_11.sp4_h_r_2 <X> T_20_11.lc_trk_g1_2
 (37 5)  (1073 181)  (1073 181)  LC_2 Logic Functioning bit
 (39 5)  (1075 181)  (1075 181)  LC_2 Logic Functioning bit
 (44 5)  (1080 181)  (1080 181)  LC_2 Logic Functioning bit
 (45 5)  (1081 181)  (1081 181)  LC_2 Logic Functioning bit
 (53 5)  (1089 181)  (1089 181)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 6)  (1051 182)  (1051 182)  routing T_20_11.sp4_v_b_21 <X> T_20_11.lc_trk_g1_5
 (16 6)  (1052 182)  (1052 182)  routing T_20_11.sp4_v_b_21 <X> T_20_11.lc_trk_g1_5
 (17 6)  (1053 182)  (1053 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (1057 182)  (1057 182)  routing T_20_11.sp4_v_b_7 <X> T_20_11.lc_trk_g1_7
 (22 6)  (1058 182)  (1058 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (1059 182)  (1059 182)  routing T_20_11.sp4_v_b_7 <X> T_20_11.lc_trk_g1_7
 (29 6)  (1065 182)  (1065 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 182)  (1067 182)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 182)  (1068 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 182)  (1069 182)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 182)  (1073 182)  LC_3 Logic Functioning bit
 (39 6)  (1075 182)  (1075 182)  LC_3 Logic Functioning bit
 (45 6)  (1081 182)  (1081 182)  LC_3 Logic Functioning bit
 (47 6)  (1083 182)  (1083 182)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (37 7)  (1073 183)  (1073 183)  LC_3 Logic Functioning bit
 (39 7)  (1075 183)  (1075 183)  LC_3 Logic Functioning bit
 (44 7)  (1080 183)  (1080 183)  LC_3 Logic Functioning bit
 (45 7)  (1081 183)  (1081 183)  LC_3 Logic Functioning bit
 (51 7)  (1087 183)  (1087 183)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (3 8)  (1039 184)  (1039 184)  routing T_20_11.sp12_v_t_22 <X> T_20_11.sp12_v_b_1
 (8 8)  (1044 184)  (1044 184)  routing T_20_11.sp4_h_l_46 <X> T_20_11.sp4_h_r_7
 (10 8)  (1046 184)  (1046 184)  routing T_20_11.sp4_h_l_46 <X> T_20_11.sp4_h_r_7
 (16 8)  (1052 184)  (1052 184)  routing T_20_11.sp4_v_t_12 <X> T_20_11.lc_trk_g2_1
 (17 8)  (1053 184)  (1053 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1054 184)  (1054 184)  routing T_20_11.sp4_v_t_12 <X> T_20_11.lc_trk_g2_1
 (21 8)  (1057 184)  (1057 184)  routing T_20_11.sp4_h_r_43 <X> T_20_11.lc_trk_g2_3
 (22 8)  (1058 184)  (1058 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1059 184)  (1059 184)  routing T_20_11.sp4_h_r_43 <X> T_20_11.lc_trk_g2_3
 (24 8)  (1060 184)  (1060 184)  routing T_20_11.sp4_h_r_43 <X> T_20_11.lc_trk_g2_3
 (25 8)  (1061 184)  (1061 184)  routing T_20_11.sp4_h_r_42 <X> T_20_11.lc_trk_g2_2
 (28 8)  (1064 184)  (1064 184)  routing T_20_11.lc_trk_g2_3 <X> T_20_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 184)  (1065 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (45 8)  (1081 184)  (1081 184)  LC_4 Logic Functioning bit
 (53 8)  (1089 184)  (1089 184)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (4 9)  (1040 185)  (1040 185)  routing T_20_11.sp4_h_l_47 <X> T_20_11.sp4_h_r_6
 (6 9)  (1042 185)  (1042 185)  routing T_20_11.sp4_h_l_47 <X> T_20_11.sp4_h_r_6
 (21 9)  (1057 185)  (1057 185)  routing T_20_11.sp4_h_r_43 <X> T_20_11.lc_trk_g2_3
 (22 9)  (1058 185)  (1058 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1059 185)  (1059 185)  routing T_20_11.sp4_h_r_42 <X> T_20_11.lc_trk_g2_2
 (24 9)  (1060 185)  (1060 185)  routing T_20_11.sp4_h_r_42 <X> T_20_11.lc_trk_g2_2
 (25 9)  (1061 185)  (1061 185)  routing T_20_11.sp4_h_r_42 <X> T_20_11.lc_trk_g2_2
 (29 9)  (1065 185)  (1065 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 185)  (1066 185)  routing T_20_11.lc_trk_g2_3 <X> T_20_11.wire_logic_cluster/lc_4/in_1
 (36 9)  (1072 185)  (1072 185)  LC_4 Logic Functioning bit
 (38 9)  (1074 185)  (1074 185)  LC_4 Logic Functioning bit
 (41 9)  (1077 185)  (1077 185)  LC_4 Logic Functioning bit
 (43 9)  (1079 185)  (1079 185)  LC_4 Logic Functioning bit
 (44 9)  (1080 185)  (1080 185)  LC_4 Logic Functioning bit
 (45 9)  (1081 185)  (1081 185)  LC_4 Logic Functioning bit
 (11 10)  (1047 186)  (1047 186)  routing T_20_11.sp4_h_r_2 <X> T_20_11.sp4_v_t_45
 (13 10)  (1049 186)  (1049 186)  routing T_20_11.sp4_h_r_2 <X> T_20_11.sp4_v_t_45
 (14 10)  (1050 186)  (1050 186)  routing T_20_11.sp4_v_t_17 <X> T_20_11.lc_trk_g2_4
 (25 10)  (1061 186)  (1061 186)  routing T_20_11.sp12_v_b_6 <X> T_20_11.lc_trk_g2_6
 (29 10)  (1065 186)  (1065 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 186)  (1067 186)  routing T_20_11.lc_trk_g1_5 <X> T_20_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 186)  (1068 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 186)  (1070 186)  routing T_20_11.lc_trk_g1_5 <X> T_20_11.wire_logic_cluster/lc_5/in_3
 (37 10)  (1073 186)  (1073 186)  LC_5 Logic Functioning bit
 (39 10)  (1075 186)  (1075 186)  LC_5 Logic Functioning bit
 (45 10)  (1081 186)  (1081 186)  LC_5 Logic Functioning bit
 (48 10)  (1084 186)  (1084 186)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (12 11)  (1048 187)  (1048 187)  routing T_20_11.sp4_h_r_2 <X> T_20_11.sp4_v_t_45
 (16 11)  (1052 187)  (1052 187)  routing T_20_11.sp4_v_t_17 <X> T_20_11.lc_trk_g2_4
 (17 11)  (1053 187)  (1053 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (1058 187)  (1058 187)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (1060 187)  (1060 187)  routing T_20_11.sp12_v_b_6 <X> T_20_11.lc_trk_g2_6
 (25 11)  (1061 187)  (1061 187)  routing T_20_11.sp12_v_b_6 <X> T_20_11.lc_trk_g2_6
 (37 11)  (1073 187)  (1073 187)  LC_5 Logic Functioning bit
 (39 11)  (1075 187)  (1075 187)  LC_5 Logic Functioning bit
 (44 11)  (1080 187)  (1080 187)  LC_5 Logic Functioning bit
 (45 11)  (1081 187)  (1081 187)  LC_5 Logic Functioning bit
 (29 12)  (1065 188)  (1065 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 188)  (1067 188)  routing T_20_11.lc_trk_g0_7 <X> T_20_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 188)  (1068 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 188)  (1073 188)  LC_6 Logic Functioning bit
 (39 12)  (1075 188)  (1075 188)  LC_6 Logic Functioning bit
 (45 12)  (1081 188)  (1081 188)  LC_6 Logic Functioning bit
 (48 12)  (1084 188)  (1084 188)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (31 13)  (1067 189)  (1067 189)  routing T_20_11.lc_trk_g0_7 <X> T_20_11.wire_logic_cluster/lc_6/in_3
 (37 13)  (1073 189)  (1073 189)  LC_6 Logic Functioning bit
 (39 13)  (1075 189)  (1075 189)  LC_6 Logic Functioning bit
 (45 13)  (1081 189)  (1081 189)  LC_6 Logic Functioning bit
 (48 13)  (1084 189)  (1084 189)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (1089 189)  (1089 189)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (1036 190)  (1036 190)  routing T_20_11.glb_netwk_4 <X> T_20_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 190)  (1037 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (1040 190)  (1040 190)  routing T_20_11.sp4_h_r_9 <X> T_20_11.sp4_v_t_44
 (29 14)  (1065 190)  (1065 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 190)  (1067 190)  routing T_20_11.lc_trk_g2_6 <X> T_20_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 190)  (1068 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 190)  (1069 190)  routing T_20_11.lc_trk_g2_6 <X> T_20_11.wire_logic_cluster/lc_7/in_3
 (37 14)  (1073 190)  (1073 190)  LC_7 Logic Functioning bit
 (39 14)  (1075 190)  (1075 190)  LC_7 Logic Functioning bit
 (45 14)  (1081 190)  (1081 190)  LC_7 Logic Functioning bit
 (52 14)  (1088 190)  (1088 190)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (5 15)  (1041 191)  (1041 191)  routing T_20_11.sp4_h_r_9 <X> T_20_11.sp4_v_t_44
 (8 15)  (1044 191)  (1044 191)  routing T_20_11.sp4_v_b_7 <X> T_20_11.sp4_v_t_47
 (10 15)  (1046 191)  (1046 191)  routing T_20_11.sp4_v_b_7 <X> T_20_11.sp4_v_t_47
 (12 15)  (1048 191)  (1048 191)  routing T_20_11.sp4_h_l_46 <X> T_20_11.sp4_v_t_46
 (31 15)  (1067 191)  (1067 191)  routing T_20_11.lc_trk_g2_6 <X> T_20_11.wire_logic_cluster/lc_7/in_3
 (37 15)  (1073 191)  (1073 191)  LC_7 Logic Functioning bit
 (39 15)  (1075 191)  (1075 191)  LC_7 Logic Functioning bit
 (44 15)  (1080 191)  (1080 191)  LC_7 Logic Functioning bit
 (45 15)  (1081 191)  (1081 191)  LC_7 Logic Functioning bit
 (46 15)  (1082 191)  (1082 191)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_21_11

 (12 0)  (1102 176)  (1102 176)  routing T_21_11.sp4_v_b_8 <X> T_21_11.sp4_h_r_2
 (15 0)  (1105 176)  (1105 176)  routing T_21_11.sp4_h_r_1 <X> T_21_11.lc_trk_g0_1
 (16 0)  (1106 176)  (1106 176)  routing T_21_11.sp4_h_r_1 <X> T_21_11.lc_trk_g0_1
 (17 0)  (1107 176)  (1107 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (1111 176)  (1111 176)  routing T_21_11.bnr_op_3 <X> T_21_11.lc_trk_g0_3
 (22 0)  (1112 176)  (1112 176)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (1116 176)  (1116 176)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_0/in_0
 (28 0)  (1118 176)  (1118 176)  routing T_21_11.lc_trk_g2_3 <X> T_21_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 176)  (1119 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 176)  (1121 176)  routing T_21_11.lc_trk_g2_5 <X> T_21_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 176)  (1122 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 176)  (1123 176)  routing T_21_11.lc_trk_g2_5 <X> T_21_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 176)  (1126 176)  LC_0 Logic Functioning bit
 (38 0)  (1128 176)  (1128 176)  LC_0 Logic Functioning bit
 (40 0)  (1130 176)  (1130 176)  LC_0 Logic Functioning bit
 (41 0)  (1131 176)  (1131 176)  LC_0 Logic Functioning bit
 (43 0)  (1133 176)  (1133 176)  LC_0 Logic Functioning bit
 (4 1)  (1094 177)  (1094 177)  routing T_21_11.sp4_h_l_41 <X> T_21_11.sp4_h_r_0
 (6 1)  (1096 177)  (1096 177)  routing T_21_11.sp4_h_l_41 <X> T_21_11.sp4_h_r_0
 (8 1)  (1098 177)  (1098 177)  routing T_21_11.sp4_h_r_1 <X> T_21_11.sp4_v_b_1
 (11 1)  (1101 177)  (1101 177)  routing T_21_11.sp4_v_b_8 <X> T_21_11.sp4_h_r_2
 (13 1)  (1103 177)  (1103 177)  routing T_21_11.sp4_v_b_8 <X> T_21_11.sp4_h_r_2
 (18 1)  (1108 177)  (1108 177)  routing T_21_11.sp4_h_r_1 <X> T_21_11.lc_trk_g0_1
 (21 1)  (1111 177)  (1111 177)  routing T_21_11.bnr_op_3 <X> T_21_11.lc_trk_g0_3
 (26 1)  (1116 177)  (1116 177)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 177)  (1117 177)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 177)  (1118 177)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 177)  (1119 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 177)  (1120 177)  routing T_21_11.lc_trk_g2_3 <X> T_21_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (1122 177)  (1122 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1123 177)  (1123 177)  routing T_21_11.lc_trk_g2_0 <X> T_21_11.input_2_0
 (39 1)  (1129 177)  (1129 177)  LC_0 Logic Functioning bit
 (40 1)  (1130 177)  (1130 177)  LC_0 Logic Functioning bit
 (41 1)  (1131 177)  (1131 177)  LC_0 Logic Functioning bit
 (43 1)  (1133 177)  (1133 177)  LC_0 Logic Functioning bit
 (13 2)  (1103 178)  (1103 178)  routing T_21_11.sp4_v_b_2 <X> T_21_11.sp4_v_t_39
 (15 2)  (1105 178)  (1105 178)  routing T_21_11.lft_op_5 <X> T_21_11.lc_trk_g0_5
 (17 2)  (1107 178)  (1107 178)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1108 178)  (1108 178)  routing T_21_11.lft_op_5 <X> T_21_11.lc_trk_g0_5
 (21 2)  (1111 178)  (1111 178)  routing T_21_11.lft_op_7 <X> T_21_11.lc_trk_g0_7
 (22 2)  (1112 178)  (1112 178)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1114 178)  (1114 178)  routing T_21_11.lft_op_7 <X> T_21_11.lc_trk_g0_7
 (27 2)  (1117 178)  (1117 178)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 178)  (1118 178)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 178)  (1119 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 178)  (1120 178)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 178)  (1121 178)  routing T_21_11.lc_trk_g2_4 <X> T_21_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 178)  (1122 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 178)  (1123 178)  routing T_21_11.lc_trk_g2_4 <X> T_21_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 178)  (1126 178)  LC_1 Logic Functioning bit
 (38 2)  (1128 178)  (1128 178)  LC_1 Logic Functioning bit
 (40 2)  (1130 178)  (1130 178)  LC_1 Logic Functioning bit
 (41 2)  (1131 178)  (1131 178)  LC_1 Logic Functioning bit
 (43 2)  (1133 178)  (1133 178)  LC_1 Logic Functioning bit
 (5 3)  (1095 179)  (1095 179)  routing T_21_11.sp4_h_l_37 <X> T_21_11.sp4_v_t_37
 (26 3)  (1116 179)  (1116 179)  routing T_21_11.lc_trk_g2_3 <X> T_21_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 179)  (1118 179)  routing T_21_11.lc_trk_g2_3 <X> T_21_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 179)  (1119 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 179)  (1120 179)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_1/in_1
 (32 3)  (1122 179)  (1122 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (1123 179)  (1123 179)  routing T_21_11.lc_trk_g3_2 <X> T_21_11.input_2_1
 (34 3)  (1124 179)  (1124 179)  routing T_21_11.lc_trk_g3_2 <X> T_21_11.input_2_1
 (35 3)  (1125 179)  (1125 179)  routing T_21_11.lc_trk_g3_2 <X> T_21_11.input_2_1
 (39 3)  (1129 179)  (1129 179)  LC_1 Logic Functioning bit
 (40 3)  (1130 179)  (1130 179)  LC_1 Logic Functioning bit
 (41 3)  (1131 179)  (1131 179)  LC_1 Logic Functioning bit
 (43 3)  (1133 179)  (1133 179)  LC_1 Logic Functioning bit
 (9 4)  (1099 180)  (1099 180)  routing T_21_11.sp4_v_t_41 <X> T_21_11.sp4_h_r_4
 (14 4)  (1104 180)  (1104 180)  routing T_21_11.bnr_op_0 <X> T_21_11.lc_trk_g1_0
 (21 4)  (1111 180)  (1111 180)  routing T_21_11.sp12_h_r_3 <X> T_21_11.lc_trk_g1_3
 (22 4)  (1112 180)  (1112 180)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1114 180)  (1114 180)  routing T_21_11.sp12_h_r_3 <X> T_21_11.lc_trk_g1_3
 (29 4)  (1119 180)  (1119 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 180)  (1120 180)  routing T_21_11.lc_trk_g0_5 <X> T_21_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 180)  (1121 180)  routing T_21_11.lc_trk_g1_4 <X> T_21_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 180)  (1122 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 180)  (1124 180)  routing T_21_11.lc_trk_g1_4 <X> T_21_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (1125 180)  (1125 180)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.input_2_2
 (36 4)  (1126 180)  (1126 180)  LC_2 Logic Functioning bit
 (40 4)  (1130 180)  (1130 180)  LC_2 Logic Functioning bit
 (42 4)  (1132 180)  (1132 180)  LC_2 Logic Functioning bit
 (43 4)  (1133 180)  (1133 180)  LC_2 Logic Functioning bit
 (47 4)  (1137 180)  (1137 180)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (14 5)  (1104 181)  (1104 181)  routing T_21_11.bnr_op_0 <X> T_21_11.lc_trk_g1_0
 (17 5)  (1107 181)  (1107 181)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (21 5)  (1111 181)  (1111 181)  routing T_21_11.sp12_h_r_3 <X> T_21_11.lc_trk_g1_3
 (26 5)  (1116 181)  (1116 181)  routing T_21_11.lc_trk_g3_3 <X> T_21_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 181)  (1117 181)  routing T_21_11.lc_trk_g3_3 <X> T_21_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 181)  (1118 181)  routing T_21_11.lc_trk_g3_3 <X> T_21_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 181)  (1119 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (1122 181)  (1122 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (1123 181)  (1123 181)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.input_2_2
 (34 5)  (1124 181)  (1124 181)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.input_2_2
 (35 5)  (1125 181)  (1125 181)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.input_2_2
 (37 5)  (1127 181)  (1127 181)  LC_2 Logic Functioning bit
 (39 5)  (1129 181)  (1129 181)  LC_2 Logic Functioning bit
 (40 5)  (1130 181)  (1130 181)  LC_2 Logic Functioning bit
 (42 5)  (1132 181)  (1132 181)  LC_2 Logic Functioning bit
 (43 5)  (1133 181)  (1133 181)  LC_2 Logic Functioning bit
 (5 6)  (1095 182)  (1095 182)  routing T_21_11.sp4_v_t_38 <X> T_21_11.sp4_h_l_38
 (14 6)  (1104 182)  (1104 182)  routing T_21_11.bnr_op_4 <X> T_21_11.lc_trk_g1_4
 (15 6)  (1105 182)  (1105 182)  routing T_21_11.sp4_h_r_13 <X> T_21_11.lc_trk_g1_5
 (16 6)  (1106 182)  (1106 182)  routing T_21_11.sp4_h_r_13 <X> T_21_11.lc_trk_g1_5
 (17 6)  (1107 182)  (1107 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1108 182)  (1108 182)  routing T_21_11.sp4_h_r_13 <X> T_21_11.lc_trk_g1_5
 (27 6)  (1117 182)  (1117 182)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 182)  (1118 182)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 182)  (1119 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 182)  (1120 182)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 182)  (1122 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 182)  (1123 182)  routing T_21_11.lc_trk_g2_2 <X> T_21_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (1125 182)  (1125 182)  routing T_21_11.lc_trk_g3_4 <X> T_21_11.input_2_3
 (36 6)  (1126 182)  (1126 182)  LC_3 Logic Functioning bit
 (38 6)  (1128 182)  (1128 182)  LC_3 Logic Functioning bit
 (40 6)  (1130 182)  (1130 182)  LC_3 Logic Functioning bit
 (41 6)  (1131 182)  (1131 182)  LC_3 Logic Functioning bit
 (43 6)  (1133 182)  (1133 182)  LC_3 Logic Functioning bit
 (6 7)  (1096 183)  (1096 183)  routing T_21_11.sp4_v_t_38 <X> T_21_11.sp4_h_l_38
 (14 7)  (1104 183)  (1104 183)  routing T_21_11.bnr_op_4 <X> T_21_11.lc_trk_g1_4
 (17 7)  (1107 183)  (1107 183)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (26 7)  (1116 183)  (1116 183)  routing T_21_11.lc_trk_g2_3 <X> T_21_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 183)  (1118 183)  routing T_21_11.lc_trk_g2_3 <X> T_21_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 183)  (1119 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 183)  (1120 183)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (1121 183)  (1121 183)  routing T_21_11.lc_trk_g2_2 <X> T_21_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (1122 183)  (1122 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (1123 183)  (1123 183)  routing T_21_11.lc_trk_g3_4 <X> T_21_11.input_2_3
 (34 7)  (1124 183)  (1124 183)  routing T_21_11.lc_trk_g3_4 <X> T_21_11.input_2_3
 (38 7)  (1128 183)  (1128 183)  LC_3 Logic Functioning bit
 (40 7)  (1130 183)  (1130 183)  LC_3 Logic Functioning bit
 (41 7)  (1131 183)  (1131 183)  LC_3 Logic Functioning bit
 (42 7)  (1132 183)  (1132 183)  LC_3 Logic Functioning bit
 (2 8)  (1092 184)  (1092 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (8 8)  (1098 184)  (1098 184)  routing T_21_11.sp4_h_l_42 <X> T_21_11.sp4_h_r_7
 (21 8)  (1111 184)  (1111 184)  routing T_21_11.sp4_v_t_14 <X> T_21_11.lc_trk_g2_3
 (22 8)  (1112 184)  (1112 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1113 184)  (1113 184)  routing T_21_11.sp4_v_t_14 <X> T_21_11.lc_trk_g2_3
 (25 8)  (1115 184)  (1115 184)  routing T_21_11.sp4_h_r_34 <X> T_21_11.lc_trk_g2_2
 (26 8)  (1116 184)  (1116 184)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_4/in_0
 (28 8)  (1118 184)  (1118 184)  routing T_21_11.lc_trk_g2_3 <X> T_21_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 184)  (1119 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 184)  (1121 184)  routing T_21_11.lc_trk_g0_7 <X> T_21_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 184)  (1122 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 184)  (1125 184)  routing T_21_11.lc_trk_g1_5 <X> T_21_11.input_2_4
 (36 8)  (1126 184)  (1126 184)  LC_4 Logic Functioning bit
 (38 8)  (1128 184)  (1128 184)  LC_4 Logic Functioning bit
 (40 8)  (1130 184)  (1130 184)  LC_4 Logic Functioning bit
 (41 8)  (1131 184)  (1131 184)  LC_4 Logic Functioning bit
 (43 8)  (1133 184)  (1133 184)  LC_4 Logic Functioning bit
 (51 8)  (1141 184)  (1141 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (1107 185)  (1107 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (1112 185)  (1112 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1113 185)  (1113 185)  routing T_21_11.sp4_h_r_34 <X> T_21_11.lc_trk_g2_2
 (24 9)  (1114 185)  (1114 185)  routing T_21_11.sp4_h_r_34 <X> T_21_11.lc_trk_g2_2
 (26 9)  (1116 185)  (1116 185)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 185)  (1117 185)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 185)  (1118 185)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 185)  (1119 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 185)  (1120 185)  routing T_21_11.lc_trk_g2_3 <X> T_21_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (1121 185)  (1121 185)  routing T_21_11.lc_trk_g0_7 <X> T_21_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 185)  (1122 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1124 185)  (1124 185)  routing T_21_11.lc_trk_g1_5 <X> T_21_11.input_2_4
 (39 9)  (1129 185)  (1129 185)  LC_4 Logic Functioning bit
 (40 9)  (1130 185)  (1130 185)  LC_4 Logic Functioning bit
 (41 9)  (1131 185)  (1131 185)  LC_4 Logic Functioning bit
 (43 9)  (1133 185)  (1133 185)  LC_4 Logic Functioning bit
 (12 10)  (1102 186)  (1102 186)  routing T_21_11.sp4_v_t_45 <X> T_21_11.sp4_h_l_45
 (16 10)  (1106 186)  (1106 186)  routing T_21_11.sp12_v_b_21 <X> T_21_11.lc_trk_g2_5
 (17 10)  (1107 186)  (1107 186)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (27 10)  (1117 186)  (1117 186)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 186)  (1118 186)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 186)  (1119 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 186)  (1120 186)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 186)  (1122 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 186)  (1124 186)  routing T_21_11.lc_trk_g1_3 <X> T_21_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 186)  (1126 186)  LC_5 Logic Functioning bit
 (38 10)  (1128 186)  (1128 186)  LC_5 Logic Functioning bit
 (40 10)  (1130 186)  (1130 186)  LC_5 Logic Functioning bit
 (41 10)  (1131 186)  (1131 186)  LC_5 Logic Functioning bit
 (43 10)  (1133 186)  (1133 186)  LC_5 Logic Functioning bit
 (11 11)  (1101 187)  (1101 187)  routing T_21_11.sp4_v_t_45 <X> T_21_11.sp4_h_l_45
 (17 11)  (1107 187)  (1107 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (1108 187)  (1108 187)  routing T_21_11.sp12_v_b_21 <X> T_21_11.lc_trk_g2_5
 (26 11)  (1116 187)  (1116 187)  routing T_21_11.lc_trk_g2_3 <X> T_21_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 187)  (1118 187)  routing T_21_11.lc_trk_g2_3 <X> T_21_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 187)  (1119 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 187)  (1120 187)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (1121 187)  (1121 187)  routing T_21_11.lc_trk_g1_3 <X> T_21_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 187)  (1122 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1124 187)  (1124 187)  routing T_21_11.lc_trk_g1_0 <X> T_21_11.input_2_5
 (38 11)  (1128 187)  (1128 187)  LC_5 Logic Functioning bit
 (40 11)  (1130 187)  (1130 187)  LC_5 Logic Functioning bit
 (41 11)  (1131 187)  (1131 187)  LC_5 Logic Functioning bit
 (42 11)  (1132 187)  (1132 187)  LC_5 Logic Functioning bit
 (15 12)  (1105 188)  (1105 188)  routing T_21_11.sp4_v_t_28 <X> T_21_11.lc_trk_g3_1
 (16 12)  (1106 188)  (1106 188)  routing T_21_11.sp4_v_t_28 <X> T_21_11.lc_trk_g3_1
 (17 12)  (1107 188)  (1107 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (1111 188)  (1111 188)  routing T_21_11.sp4_v_t_14 <X> T_21_11.lc_trk_g3_3
 (22 12)  (1112 188)  (1112 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1113 188)  (1113 188)  routing T_21_11.sp4_v_t_14 <X> T_21_11.lc_trk_g3_3
 (25 12)  (1115 188)  (1115 188)  routing T_21_11.sp4_h_r_42 <X> T_21_11.lc_trk_g3_2
 (29 12)  (1119 188)  (1119 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 188)  (1122 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (1125 188)  (1125 188)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.input_2_6
 (36 12)  (1126 188)  (1126 188)  LC_6 Logic Functioning bit
 (40 12)  (1130 188)  (1130 188)  LC_6 Logic Functioning bit
 (42 12)  (1132 188)  (1132 188)  LC_6 Logic Functioning bit
 (43 12)  (1133 188)  (1133 188)  LC_6 Logic Functioning bit
 (8 13)  (1098 189)  (1098 189)  routing T_21_11.sp4_h_l_41 <X> T_21_11.sp4_v_b_10
 (9 13)  (1099 189)  (1099 189)  routing T_21_11.sp4_h_l_41 <X> T_21_11.sp4_v_b_10
 (10 13)  (1100 189)  (1100 189)  routing T_21_11.sp4_h_l_41 <X> T_21_11.sp4_v_b_10
 (22 13)  (1112 189)  (1112 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1113 189)  (1113 189)  routing T_21_11.sp4_h_r_42 <X> T_21_11.lc_trk_g3_2
 (24 13)  (1114 189)  (1114 189)  routing T_21_11.sp4_h_r_42 <X> T_21_11.lc_trk_g3_2
 (25 13)  (1115 189)  (1115 189)  routing T_21_11.sp4_h_r_42 <X> T_21_11.lc_trk_g3_2
 (26 13)  (1116 189)  (1116 189)  routing T_21_11.lc_trk_g3_3 <X> T_21_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 189)  (1117 189)  routing T_21_11.lc_trk_g3_3 <X> T_21_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 189)  (1118 189)  routing T_21_11.lc_trk_g3_3 <X> T_21_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 189)  (1119 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 189)  (1121 189)  routing T_21_11.lc_trk_g0_3 <X> T_21_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 189)  (1122 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (1123 189)  (1123 189)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.input_2_6
 (34 13)  (1124 189)  (1124 189)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.input_2_6
 (35 13)  (1125 189)  (1125 189)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.input_2_6
 (37 13)  (1127 189)  (1127 189)  LC_6 Logic Functioning bit
 (39 13)  (1129 189)  (1129 189)  LC_6 Logic Functioning bit
 (40 13)  (1130 189)  (1130 189)  LC_6 Logic Functioning bit
 (42 13)  (1132 189)  (1132 189)  LC_6 Logic Functioning bit
 (43 13)  (1133 189)  (1133 189)  LC_6 Logic Functioning bit
 (5 14)  (1095 190)  (1095 190)  routing T_21_11.sp4_v_t_44 <X> T_21_11.sp4_h_l_44
 (8 14)  (1098 190)  (1098 190)  routing T_21_11.sp4_v_t_47 <X> T_21_11.sp4_h_l_47
 (9 14)  (1099 190)  (1099 190)  routing T_21_11.sp4_v_t_47 <X> T_21_11.sp4_h_l_47
 (22 14)  (1112 190)  (1112 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1113 190)  (1113 190)  routing T_21_11.sp4_v_b_47 <X> T_21_11.lc_trk_g3_7
 (24 14)  (1114 190)  (1114 190)  routing T_21_11.sp4_v_b_47 <X> T_21_11.lc_trk_g3_7
 (25 14)  (1115 190)  (1115 190)  routing T_21_11.sp4_h_r_38 <X> T_21_11.lc_trk_g3_6
 (27 14)  (1117 190)  (1117 190)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 190)  (1118 190)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 190)  (1119 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 190)  (1120 190)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 190)  (1122 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 190)  (1123 190)  routing T_21_11.lc_trk_g3_1 <X> T_21_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 190)  (1124 190)  routing T_21_11.lc_trk_g3_1 <X> T_21_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (1125 190)  (1125 190)  routing T_21_11.lc_trk_g3_6 <X> T_21_11.input_2_7
 (36 14)  (1126 190)  (1126 190)  LC_7 Logic Functioning bit
 (38 14)  (1128 190)  (1128 190)  LC_7 Logic Functioning bit
 (40 14)  (1130 190)  (1130 190)  LC_7 Logic Functioning bit
 (41 14)  (1131 190)  (1131 190)  LC_7 Logic Functioning bit
 (43 14)  (1133 190)  (1133 190)  LC_7 Logic Functioning bit
 (51 14)  (1141 190)  (1141 190)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (6 15)  (1096 191)  (1096 191)  routing T_21_11.sp4_v_t_44 <X> T_21_11.sp4_h_l_44
 (17 15)  (1107 191)  (1107 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (1112 191)  (1112 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1113 191)  (1113 191)  routing T_21_11.sp4_h_r_38 <X> T_21_11.lc_trk_g3_6
 (24 15)  (1114 191)  (1114 191)  routing T_21_11.sp4_h_r_38 <X> T_21_11.lc_trk_g3_6
 (26 15)  (1116 191)  (1116 191)  routing T_21_11.lc_trk_g2_3 <X> T_21_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 191)  (1118 191)  routing T_21_11.lc_trk_g2_3 <X> T_21_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 191)  (1119 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 191)  (1120 191)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_7/in_1
 (32 15)  (1122 191)  (1122 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (1123 191)  (1123 191)  routing T_21_11.lc_trk_g3_6 <X> T_21_11.input_2_7
 (34 15)  (1124 191)  (1124 191)  routing T_21_11.lc_trk_g3_6 <X> T_21_11.input_2_7
 (35 15)  (1125 191)  (1125 191)  routing T_21_11.lc_trk_g3_6 <X> T_21_11.input_2_7
 (39 15)  (1129 191)  (1129 191)  LC_7 Logic Functioning bit
 (40 15)  (1130 191)  (1130 191)  LC_7 Logic Functioning bit
 (41 15)  (1131 191)  (1131 191)  LC_7 Logic Functioning bit
 (43 15)  (1133 191)  (1133 191)  LC_7 Logic Functioning bit


LogicTile_22_11

 (4 0)  (1148 176)  (1148 176)  routing T_22_11.sp4_h_l_43 <X> T_22_11.sp4_v_b_0
 (6 0)  (1150 176)  (1150 176)  routing T_22_11.sp4_h_l_43 <X> T_22_11.sp4_v_b_0
 (15 0)  (1159 176)  (1159 176)  routing T_22_11.sp4_h_l_4 <X> T_22_11.lc_trk_g0_1
 (16 0)  (1160 176)  (1160 176)  routing T_22_11.sp4_h_l_4 <X> T_22_11.lc_trk_g0_1
 (17 0)  (1161 176)  (1161 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1162 176)  (1162 176)  routing T_22_11.sp4_h_l_4 <X> T_22_11.lc_trk_g0_1
 (25 0)  (1169 176)  (1169 176)  routing T_22_11.wire_logic_cluster/lc_2/out <X> T_22_11.lc_trk_g0_2
 (26 0)  (1170 176)  (1170 176)  routing T_22_11.lc_trk_g2_4 <X> T_22_11.wire_logic_cluster/lc_0/in_0
 (29 0)  (1173 176)  (1173 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 176)  (1174 176)  routing T_22_11.lc_trk_g0_5 <X> T_22_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 176)  (1175 176)  routing T_22_11.lc_trk_g3_4 <X> T_22_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 176)  (1176 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 176)  (1177 176)  routing T_22_11.lc_trk_g3_4 <X> T_22_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 176)  (1178 176)  routing T_22_11.lc_trk_g3_4 <X> T_22_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 176)  (1180 176)  LC_0 Logic Functioning bit
 (38 0)  (1182 176)  (1182 176)  LC_0 Logic Functioning bit
 (40 0)  (1184 176)  (1184 176)  LC_0 Logic Functioning bit
 (41 0)  (1185 176)  (1185 176)  LC_0 Logic Functioning bit
 (43 0)  (1187 176)  (1187 176)  LC_0 Logic Functioning bit
 (5 1)  (1149 177)  (1149 177)  routing T_22_11.sp4_h_l_43 <X> T_22_11.sp4_v_b_0
 (18 1)  (1162 177)  (1162 177)  routing T_22_11.sp4_h_l_4 <X> T_22_11.lc_trk_g0_1
 (22 1)  (1166 177)  (1166 177)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (1172 177)  (1172 177)  routing T_22_11.lc_trk_g2_4 <X> T_22_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 177)  (1173 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (1176 177)  (1176 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1179 177)  (1179 177)  routing T_22_11.lc_trk_g0_2 <X> T_22_11.input_2_0
 (38 1)  (1182 177)  (1182 177)  LC_0 Logic Functioning bit
 (40 1)  (1184 177)  (1184 177)  LC_0 Logic Functioning bit
 (41 1)  (1185 177)  (1185 177)  LC_0 Logic Functioning bit
 (42 1)  (1186 177)  (1186 177)  LC_0 Logic Functioning bit
 (1 2)  (1145 178)  (1145 178)  routing T_22_11.glb_netwk_5 <X> T_22_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 178)  (1146 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (1156 178)  (1156 178)  routing T_22_11.sp4_v_t_45 <X> T_22_11.sp4_h_l_39
 (14 2)  (1158 178)  (1158 178)  routing T_22_11.wire_logic_cluster/lc_4/out <X> T_22_11.lc_trk_g0_4
 (15 2)  (1159 178)  (1159 178)  routing T_22_11.sp4_h_r_5 <X> T_22_11.lc_trk_g0_5
 (16 2)  (1160 178)  (1160 178)  routing T_22_11.sp4_h_r_5 <X> T_22_11.lc_trk_g0_5
 (17 2)  (1161 178)  (1161 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (1166 178)  (1166 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (28 2)  (1172 178)  (1172 178)  routing T_22_11.lc_trk_g2_6 <X> T_22_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 178)  (1173 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 178)  (1174 178)  routing T_22_11.lc_trk_g2_6 <X> T_22_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 178)  (1176 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 178)  (1178 178)  routing T_22_11.lc_trk_g1_1 <X> T_22_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (1179 178)  (1179 178)  routing T_22_11.lc_trk_g3_4 <X> T_22_11.input_2_1
 (36 2)  (1180 178)  (1180 178)  LC_1 Logic Functioning bit
 (37 2)  (1181 178)  (1181 178)  LC_1 Logic Functioning bit
 (38 2)  (1182 178)  (1182 178)  LC_1 Logic Functioning bit
 (39 2)  (1183 178)  (1183 178)  LC_1 Logic Functioning bit
 (40 2)  (1184 178)  (1184 178)  LC_1 Logic Functioning bit
 (41 2)  (1185 178)  (1185 178)  LC_1 Logic Functioning bit
 (0 3)  (1144 179)  (1144 179)  routing T_22_11.glb_netwk_5 <X> T_22_11.wire_logic_cluster/lc_7/clk
 (8 3)  (1152 179)  (1152 179)  routing T_22_11.sp4_v_b_10 <X> T_22_11.sp4_v_t_36
 (10 3)  (1154 179)  (1154 179)  routing T_22_11.sp4_v_b_10 <X> T_22_11.sp4_v_t_36
 (11 3)  (1155 179)  (1155 179)  routing T_22_11.sp4_v_t_45 <X> T_22_11.sp4_h_l_39
 (13 3)  (1157 179)  (1157 179)  routing T_22_11.sp4_v_t_45 <X> T_22_11.sp4_h_l_39
 (17 3)  (1161 179)  (1161 179)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (1162 179)  (1162 179)  routing T_22_11.sp4_h_r_5 <X> T_22_11.lc_trk_g0_5
 (21 3)  (1165 179)  (1165 179)  routing T_22_11.sp4_r_v_b_31 <X> T_22_11.lc_trk_g0_7
 (26 3)  (1170 179)  (1170 179)  routing T_22_11.lc_trk_g3_2 <X> T_22_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (1171 179)  (1171 179)  routing T_22_11.lc_trk_g3_2 <X> T_22_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 179)  (1172 179)  routing T_22_11.lc_trk_g3_2 <X> T_22_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 179)  (1173 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 179)  (1174 179)  routing T_22_11.lc_trk_g2_6 <X> T_22_11.wire_logic_cluster/lc_1/in_1
 (32 3)  (1176 179)  (1176 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (1177 179)  (1177 179)  routing T_22_11.lc_trk_g3_4 <X> T_22_11.input_2_1
 (34 3)  (1178 179)  (1178 179)  routing T_22_11.lc_trk_g3_4 <X> T_22_11.input_2_1
 (36 3)  (1180 179)  (1180 179)  LC_1 Logic Functioning bit
 (38 3)  (1182 179)  (1182 179)  LC_1 Logic Functioning bit
 (41 3)  (1185 179)  (1185 179)  LC_1 Logic Functioning bit
 (1 4)  (1145 180)  (1145 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (6 4)  (1150 180)  (1150 180)  routing T_22_11.sp4_h_r_10 <X> T_22_11.sp4_v_b_3
 (12 4)  (1156 180)  (1156 180)  routing T_22_11.sp4_v_t_40 <X> T_22_11.sp4_h_r_5
 (15 4)  (1159 180)  (1159 180)  routing T_22_11.sp4_h_l_4 <X> T_22_11.lc_trk_g1_1
 (16 4)  (1160 180)  (1160 180)  routing T_22_11.sp4_h_l_4 <X> T_22_11.lc_trk_g1_1
 (17 4)  (1161 180)  (1161 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1162 180)  (1162 180)  routing T_22_11.sp4_h_l_4 <X> T_22_11.lc_trk_g1_1
 (22 4)  (1166 180)  (1166 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1167 180)  (1167 180)  routing T_22_11.sp4_v_b_19 <X> T_22_11.lc_trk_g1_3
 (24 4)  (1168 180)  (1168 180)  routing T_22_11.sp4_v_b_19 <X> T_22_11.lc_trk_g1_3
 (27 4)  (1171 180)  (1171 180)  routing T_22_11.lc_trk_g1_0 <X> T_22_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 180)  (1173 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 180)  (1175 180)  routing T_22_11.lc_trk_g0_7 <X> T_22_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 180)  (1176 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (41 4)  (1185 180)  (1185 180)  LC_2 Logic Functioning bit
 (43 4)  (1187 180)  (1187 180)  LC_2 Logic Functioning bit
 (45 4)  (1189 180)  (1189 180)  LC_2 Logic Functioning bit
 (47 4)  (1191 180)  (1191 180)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (1144 181)  (1144 181)  routing T_22_11.lc_trk_g1_3 <X> T_22_11.wire_logic_cluster/lc_7/cen
 (1 5)  (1145 181)  (1145 181)  routing T_22_11.lc_trk_g1_3 <X> T_22_11.wire_logic_cluster/lc_7/cen
 (14 5)  (1158 181)  (1158 181)  routing T_22_11.sp4_r_v_b_24 <X> T_22_11.lc_trk_g1_0
 (17 5)  (1161 181)  (1161 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (1162 181)  (1162 181)  routing T_22_11.sp4_h_l_4 <X> T_22_11.lc_trk_g1_1
 (31 5)  (1175 181)  (1175 181)  routing T_22_11.lc_trk_g0_7 <X> T_22_11.wire_logic_cluster/lc_2/in_3
 (41 5)  (1185 181)  (1185 181)  LC_2 Logic Functioning bit
 (43 5)  (1187 181)  (1187 181)  LC_2 Logic Functioning bit
 (45 5)  (1189 181)  (1189 181)  LC_2 Logic Functioning bit
 (14 6)  (1158 182)  (1158 182)  routing T_22_11.wire_logic_cluster/lc_4/out <X> T_22_11.lc_trk_g1_4
 (21 6)  (1165 182)  (1165 182)  routing T_22_11.wire_logic_cluster/lc_7/out <X> T_22_11.lc_trk_g1_7
 (22 6)  (1166 182)  (1166 182)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1169 182)  (1169 182)  routing T_22_11.lft_op_6 <X> T_22_11.lc_trk_g1_6
 (26 6)  (1170 182)  (1170 182)  routing T_22_11.lc_trk_g0_5 <X> T_22_11.wire_logic_cluster/lc_3/in_0
 (28 6)  (1172 182)  (1172 182)  routing T_22_11.lc_trk_g2_4 <X> T_22_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 182)  (1173 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 182)  (1174 182)  routing T_22_11.lc_trk_g2_4 <X> T_22_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 182)  (1175 182)  routing T_22_11.lc_trk_g3_5 <X> T_22_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 182)  (1176 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 182)  (1177 182)  routing T_22_11.lc_trk_g3_5 <X> T_22_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 182)  (1178 182)  routing T_22_11.lc_trk_g3_5 <X> T_22_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (1179 182)  (1179 182)  routing T_22_11.lc_trk_g1_4 <X> T_22_11.input_2_3
 (36 6)  (1180 182)  (1180 182)  LC_3 Logic Functioning bit
 (38 6)  (1182 182)  (1182 182)  LC_3 Logic Functioning bit
 (40 6)  (1184 182)  (1184 182)  LC_3 Logic Functioning bit
 (41 6)  (1185 182)  (1185 182)  LC_3 Logic Functioning bit
 (43 6)  (1187 182)  (1187 182)  LC_3 Logic Functioning bit
 (46 6)  (1190 182)  (1190 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (8 7)  (1152 183)  (1152 183)  routing T_22_11.sp4_h_r_10 <X> T_22_11.sp4_v_t_41
 (9 7)  (1153 183)  (1153 183)  routing T_22_11.sp4_h_r_10 <X> T_22_11.sp4_v_t_41
 (10 7)  (1154 183)  (1154 183)  routing T_22_11.sp4_h_r_10 <X> T_22_11.sp4_v_t_41
 (17 7)  (1161 183)  (1161 183)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (1166 183)  (1166 183)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1168 183)  (1168 183)  routing T_22_11.lft_op_6 <X> T_22_11.lc_trk_g1_6
 (29 7)  (1173 183)  (1173 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (1176 183)  (1176 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (1178 183)  (1178 183)  routing T_22_11.lc_trk_g1_4 <X> T_22_11.input_2_3
 (39 7)  (1183 183)  (1183 183)  LC_3 Logic Functioning bit
 (40 7)  (1184 183)  (1184 183)  LC_3 Logic Functioning bit
 (41 7)  (1185 183)  (1185 183)  LC_3 Logic Functioning bit
 (43 7)  (1187 183)  (1187 183)  LC_3 Logic Functioning bit
 (16 8)  (1160 184)  (1160 184)  routing T_22_11.sp4_v_b_33 <X> T_22_11.lc_trk_g2_1
 (17 8)  (1161 184)  (1161 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1162 184)  (1162 184)  routing T_22_11.sp4_v_b_33 <X> T_22_11.lc_trk_g2_1
 (21 8)  (1165 184)  (1165 184)  routing T_22_11.sp4_h_r_35 <X> T_22_11.lc_trk_g2_3
 (22 8)  (1166 184)  (1166 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1167 184)  (1167 184)  routing T_22_11.sp4_h_r_35 <X> T_22_11.lc_trk_g2_3
 (24 8)  (1168 184)  (1168 184)  routing T_22_11.sp4_h_r_35 <X> T_22_11.lc_trk_g2_3
 (28 8)  (1172 184)  (1172 184)  routing T_22_11.lc_trk_g2_3 <X> T_22_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 184)  (1173 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 184)  (1175 184)  routing T_22_11.lc_trk_g0_7 <X> T_22_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 184)  (1176 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (41 8)  (1185 184)  (1185 184)  LC_4 Logic Functioning bit
 (43 8)  (1187 184)  (1187 184)  LC_4 Logic Functioning bit
 (45 8)  (1189 184)  (1189 184)  LC_4 Logic Functioning bit
 (51 8)  (1195 184)  (1195 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (6 9)  (1150 185)  (1150 185)  routing T_22_11.sp4_h_l_43 <X> T_22_11.sp4_h_r_6
 (18 9)  (1162 185)  (1162 185)  routing T_22_11.sp4_v_b_33 <X> T_22_11.lc_trk_g2_1
 (30 9)  (1174 185)  (1174 185)  routing T_22_11.lc_trk_g2_3 <X> T_22_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 185)  (1175 185)  routing T_22_11.lc_trk_g0_7 <X> T_22_11.wire_logic_cluster/lc_4/in_3
 (41 9)  (1185 185)  (1185 185)  LC_4 Logic Functioning bit
 (43 9)  (1187 185)  (1187 185)  LC_4 Logic Functioning bit
 (44 9)  (1188 185)  (1188 185)  LC_4 Logic Functioning bit
 (45 9)  (1189 185)  (1189 185)  LC_4 Logic Functioning bit
 (14 10)  (1158 186)  (1158 186)  routing T_22_11.sp4_v_b_36 <X> T_22_11.lc_trk_g2_4
 (16 10)  (1160 186)  (1160 186)  routing T_22_11.sp4_v_t_16 <X> T_22_11.lc_trk_g2_5
 (17 10)  (1161 186)  (1161 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1162 186)  (1162 186)  routing T_22_11.sp4_v_t_16 <X> T_22_11.lc_trk_g2_5
 (25 10)  (1169 186)  (1169 186)  routing T_22_11.sp4_v_b_30 <X> T_22_11.lc_trk_g2_6
 (27 10)  (1171 186)  (1171 186)  routing T_22_11.lc_trk_g3_5 <X> T_22_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 186)  (1172 186)  routing T_22_11.lc_trk_g3_5 <X> T_22_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 186)  (1173 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 186)  (1174 186)  routing T_22_11.lc_trk_g3_5 <X> T_22_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 186)  (1175 186)  routing T_22_11.lc_trk_g0_4 <X> T_22_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 186)  (1176 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (1179 186)  (1179 186)  routing T_22_11.lc_trk_g2_5 <X> T_22_11.input_2_5
 (36 10)  (1180 186)  (1180 186)  LC_5 Logic Functioning bit
 (37 10)  (1181 186)  (1181 186)  LC_5 Logic Functioning bit
 (40 10)  (1184 186)  (1184 186)  LC_5 Logic Functioning bit
 (41 10)  (1185 186)  (1185 186)  LC_5 Logic Functioning bit
 (42 10)  (1186 186)  (1186 186)  LC_5 Logic Functioning bit
 (43 10)  (1187 186)  (1187 186)  LC_5 Logic Functioning bit
 (14 11)  (1158 187)  (1158 187)  routing T_22_11.sp4_v_b_36 <X> T_22_11.lc_trk_g2_4
 (16 11)  (1160 187)  (1160 187)  routing T_22_11.sp4_v_b_36 <X> T_22_11.lc_trk_g2_4
 (17 11)  (1161 187)  (1161 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (19 11)  (1163 187)  (1163 187)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (22 11)  (1166 187)  (1166 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1167 187)  (1167 187)  routing T_22_11.sp4_v_b_30 <X> T_22_11.lc_trk_g2_6
 (29 11)  (1173 187)  (1173 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (1176 187)  (1176 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (1177 187)  (1177 187)  routing T_22_11.lc_trk_g2_5 <X> T_22_11.input_2_5
 (37 11)  (1181 187)  (1181 187)  LC_5 Logic Functioning bit
 (40 11)  (1184 187)  (1184 187)  LC_5 Logic Functioning bit
 (42 11)  (1186 187)  (1186 187)  LC_5 Logic Functioning bit
 (15 12)  (1159 188)  (1159 188)  routing T_22_11.sp4_v_t_28 <X> T_22_11.lc_trk_g3_1
 (16 12)  (1160 188)  (1160 188)  routing T_22_11.sp4_v_t_28 <X> T_22_11.lc_trk_g3_1
 (17 12)  (1161 188)  (1161 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (1169 188)  (1169 188)  routing T_22_11.wire_logic_cluster/lc_2/out <X> T_22_11.lc_trk_g3_2
 (27 12)  (1171 188)  (1171 188)  routing T_22_11.lc_trk_g1_6 <X> T_22_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 188)  (1173 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 188)  (1174 188)  routing T_22_11.lc_trk_g1_6 <X> T_22_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 188)  (1176 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 188)  (1177 188)  routing T_22_11.lc_trk_g2_1 <X> T_22_11.wire_logic_cluster/lc_6/in_3
 (37 12)  (1181 188)  (1181 188)  LC_6 Logic Functioning bit
 (38 12)  (1182 188)  (1182 188)  LC_6 Logic Functioning bit
 (39 12)  (1183 188)  (1183 188)  LC_6 Logic Functioning bit
 (40 12)  (1184 188)  (1184 188)  LC_6 Logic Functioning bit
 (41 12)  (1185 188)  (1185 188)  LC_6 Logic Functioning bit
 (42 12)  (1186 188)  (1186 188)  LC_6 Logic Functioning bit
 (50 12)  (1194 188)  (1194 188)  Cascade bit: LH_LC06_inmux02_5

 (12 13)  (1156 189)  (1156 189)  routing T_22_11.sp4_h_r_11 <X> T_22_11.sp4_v_b_11
 (22 13)  (1166 189)  (1166 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (1171 189)  (1171 189)  routing T_22_11.lc_trk_g3_1 <X> T_22_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 189)  (1172 189)  routing T_22_11.lc_trk_g3_1 <X> T_22_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 189)  (1173 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 189)  (1174 189)  routing T_22_11.lc_trk_g1_6 <X> T_22_11.wire_logic_cluster/lc_6/in_1
 (36 13)  (1180 189)  (1180 189)  LC_6 Logic Functioning bit
 (37 13)  (1181 189)  (1181 189)  LC_6 Logic Functioning bit
 (38 13)  (1182 189)  (1182 189)  LC_6 Logic Functioning bit
 (39 13)  (1183 189)  (1183 189)  LC_6 Logic Functioning bit
 (40 13)  (1184 189)  (1184 189)  LC_6 Logic Functioning bit
 (41 13)  (1185 189)  (1185 189)  LC_6 Logic Functioning bit
 (42 13)  (1186 189)  (1186 189)  LC_6 Logic Functioning bit
 (0 14)  (1144 190)  (1144 190)  routing T_22_11.glb_netwk_4 <X> T_22_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 190)  (1145 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (1149 190)  (1149 190)  routing T_22_11.sp4_v_t_38 <X> T_22_11.sp4_h_l_44
 (13 14)  (1157 190)  (1157 190)  routing T_22_11.sp4_h_r_11 <X> T_22_11.sp4_v_t_46
 (14 14)  (1158 190)  (1158 190)  routing T_22_11.bnl_op_4 <X> T_22_11.lc_trk_g3_4
 (17 14)  (1161 190)  (1161 190)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (1162 190)  (1162 190)  routing T_22_11.bnl_op_5 <X> T_22_11.lc_trk_g3_5
 (26 14)  (1170 190)  (1170 190)  routing T_22_11.lc_trk_g3_6 <X> T_22_11.wire_logic_cluster/lc_7/in_0
 (31 14)  (1175 190)  (1175 190)  routing T_22_11.lc_trk_g1_7 <X> T_22_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 190)  (1176 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 190)  (1178 190)  routing T_22_11.lc_trk_g1_7 <X> T_22_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 190)  (1180 190)  LC_7 Logic Functioning bit
 (37 14)  (1181 190)  (1181 190)  LC_7 Logic Functioning bit
 (39 14)  (1183 190)  (1183 190)  LC_7 Logic Functioning bit
 (43 14)  (1187 190)  (1187 190)  LC_7 Logic Functioning bit
 (50 14)  (1194 190)  (1194 190)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (1148 191)  (1148 191)  routing T_22_11.sp4_v_t_38 <X> T_22_11.sp4_h_l_44
 (6 15)  (1150 191)  (1150 191)  routing T_22_11.sp4_v_t_38 <X> T_22_11.sp4_h_l_44
 (12 15)  (1156 191)  (1156 191)  routing T_22_11.sp4_h_r_11 <X> T_22_11.sp4_v_t_46
 (14 15)  (1158 191)  (1158 191)  routing T_22_11.bnl_op_4 <X> T_22_11.lc_trk_g3_4
 (17 15)  (1161 191)  (1161 191)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (1162 191)  (1162 191)  routing T_22_11.bnl_op_5 <X> T_22_11.lc_trk_g3_5
 (22 15)  (1166 191)  (1166 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1167 191)  (1167 191)  routing T_22_11.sp4_v_b_46 <X> T_22_11.lc_trk_g3_6
 (24 15)  (1168 191)  (1168 191)  routing T_22_11.sp4_v_b_46 <X> T_22_11.lc_trk_g3_6
 (26 15)  (1170 191)  (1170 191)  routing T_22_11.lc_trk_g3_6 <X> T_22_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (1171 191)  (1171 191)  routing T_22_11.lc_trk_g3_6 <X> T_22_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 191)  (1172 191)  routing T_22_11.lc_trk_g3_6 <X> T_22_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 191)  (1173 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 191)  (1175 191)  routing T_22_11.lc_trk_g1_7 <X> T_22_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (1180 191)  (1180 191)  LC_7 Logic Functioning bit
 (37 15)  (1181 191)  (1181 191)  LC_7 Logic Functioning bit
 (38 15)  (1182 191)  (1182 191)  LC_7 Logic Functioning bit
 (42 15)  (1186 191)  (1186 191)  LC_7 Logic Functioning bit


LogicTile_23_11

 (14 0)  (1212 176)  (1212 176)  routing T_23_11.wire_logic_cluster/lc_0/out <X> T_23_11.lc_trk_g0_0
 (21 0)  (1219 176)  (1219 176)  routing T_23_11.sp4_h_r_19 <X> T_23_11.lc_trk_g0_3
 (22 0)  (1220 176)  (1220 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1221 176)  (1221 176)  routing T_23_11.sp4_h_r_19 <X> T_23_11.lc_trk_g0_3
 (24 0)  (1222 176)  (1222 176)  routing T_23_11.sp4_h_r_19 <X> T_23_11.lc_trk_g0_3
 (26 0)  (1224 176)  (1224 176)  routing T_23_11.lc_trk_g0_6 <X> T_23_11.wire_logic_cluster/lc_0/in_0
 (29 0)  (1227 176)  (1227 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 176)  (1230 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 176)  (1231 176)  routing T_23_11.lc_trk_g2_3 <X> T_23_11.wire_logic_cluster/lc_0/in_3
 (39 0)  (1237 176)  (1237 176)  LC_0 Logic Functioning bit
 (40 0)  (1238 176)  (1238 176)  LC_0 Logic Functioning bit
 (42 0)  (1240 176)  (1240 176)  LC_0 Logic Functioning bit
 (17 1)  (1215 177)  (1215 177)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (1219 177)  (1219 177)  routing T_23_11.sp4_h_r_19 <X> T_23_11.lc_trk_g0_3
 (26 1)  (1224 177)  (1224 177)  routing T_23_11.lc_trk_g0_6 <X> T_23_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 177)  (1227 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 177)  (1228 177)  routing T_23_11.lc_trk_g0_3 <X> T_23_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (1229 177)  (1229 177)  routing T_23_11.lc_trk_g2_3 <X> T_23_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (1230 177)  (1230 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1231 177)  (1231 177)  routing T_23_11.lc_trk_g3_1 <X> T_23_11.input_2_0
 (34 1)  (1232 177)  (1232 177)  routing T_23_11.lc_trk_g3_1 <X> T_23_11.input_2_0
 (38 1)  (1236 177)  (1236 177)  LC_0 Logic Functioning bit
 (39 1)  (1237 177)  (1237 177)  LC_0 Logic Functioning bit
 (40 1)  (1238 177)  (1238 177)  LC_0 Logic Functioning bit
 (41 1)  (1239 177)  (1239 177)  LC_0 Logic Functioning bit
 (42 1)  (1240 177)  (1240 177)  LC_0 Logic Functioning bit
 (43 1)  (1241 177)  (1241 177)  LC_0 Logic Functioning bit
 (1 2)  (1199 178)  (1199 178)  routing T_23_11.glb_netwk_5 <X> T_23_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 178)  (1200 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (9 2)  (1207 178)  (1207 178)  routing T_23_11.sp4_h_r_10 <X> T_23_11.sp4_h_l_36
 (10 2)  (1208 178)  (1208 178)  routing T_23_11.sp4_h_r_10 <X> T_23_11.sp4_h_l_36
 (11 2)  (1209 178)  (1209 178)  routing T_23_11.sp4_v_b_6 <X> T_23_11.sp4_v_t_39
 (13 2)  (1211 178)  (1211 178)  routing T_23_11.sp4_v_b_6 <X> T_23_11.sp4_v_t_39
 (14 2)  (1212 178)  (1212 178)  routing T_23_11.wire_logic_cluster/lc_4/out <X> T_23_11.lc_trk_g0_4
 (16 2)  (1214 178)  (1214 178)  routing T_23_11.sp4_v_b_5 <X> T_23_11.lc_trk_g0_5
 (17 2)  (1215 178)  (1215 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1216 178)  (1216 178)  routing T_23_11.sp4_v_b_5 <X> T_23_11.lc_trk_g0_5
 (25 2)  (1223 178)  (1223 178)  routing T_23_11.sp4_v_t_3 <X> T_23_11.lc_trk_g0_6
 (26 2)  (1224 178)  (1224 178)  routing T_23_11.lc_trk_g0_5 <X> T_23_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (1225 178)  (1225 178)  routing T_23_11.lc_trk_g3_5 <X> T_23_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 178)  (1226 178)  routing T_23_11.lc_trk_g3_5 <X> T_23_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 178)  (1227 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 178)  (1228 178)  routing T_23_11.lc_trk_g3_5 <X> T_23_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 178)  (1229 178)  routing T_23_11.lc_trk_g1_5 <X> T_23_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 178)  (1230 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 178)  (1232 178)  routing T_23_11.lc_trk_g1_5 <X> T_23_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (1235 178)  (1235 178)  LC_1 Logic Functioning bit
 (39 2)  (1237 178)  (1237 178)  LC_1 Logic Functioning bit
 (40 2)  (1238 178)  (1238 178)  LC_1 Logic Functioning bit
 (41 2)  (1239 178)  (1239 178)  LC_1 Logic Functioning bit
 (42 2)  (1240 178)  (1240 178)  LC_1 Logic Functioning bit
 (0 3)  (1198 179)  (1198 179)  routing T_23_11.glb_netwk_5 <X> T_23_11.wire_logic_cluster/lc_7/clk
 (8 3)  (1206 179)  (1206 179)  routing T_23_11.sp4_h_r_7 <X> T_23_11.sp4_v_t_36
 (9 3)  (1207 179)  (1207 179)  routing T_23_11.sp4_h_r_7 <X> T_23_11.sp4_v_t_36
 (10 3)  (1208 179)  (1208 179)  routing T_23_11.sp4_h_r_7 <X> T_23_11.sp4_v_t_36
 (17 3)  (1215 179)  (1215 179)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (1220 179)  (1220 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1221 179)  (1221 179)  routing T_23_11.sp4_v_t_3 <X> T_23_11.lc_trk_g0_6
 (25 3)  (1223 179)  (1223 179)  routing T_23_11.sp4_v_t_3 <X> T_23_11.lc_trk_g0_6
 (29 3)  (1227 179)  (1227 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (1230 179)  (1230 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1232 179)  (1232 179)  routing T_23_11.lc_trk_g1_0 <X> T_23_11.input_2_1
 (38 3)  (1236 179)  (1236 179)  LC_1 Logic Functioning bit
 (40 3)  (1238 179)  (1238 179)  LC_1 Logic Functioning bit
 (41 3)  (1239 179)  (1239 179)  LC_1 Logic Functioning bit
 (42 3)  (1240 179)  (1240 179)  LC_1 Logic Functioning bit
 (0 4)  (1198 180)  (1198 180)  routing T_23_11.glb_netwk_7 <X> T_23_11.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 180)  (1199 180)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (14 4)  (1212 180)  (1212 180)  routing T_23_11.sp4_v_b_0 <X> T_23_11.lc_trk_g1_0
 (27 4)  (1225 180)  (1225 180)  routing T_23_11.lc_trk_g3_2 <X> T_23_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (1226 180)  (1226 180)  routing T_23_11.lc_trk_g3_2 <X> T_23_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 180)  (1227 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 180)  (1229 180)  routing T_23_11.lc_trk_g3_4 <X> T_23_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 180)  (1230 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 180)  (1231 180)  routing T_23_11.lc_trk_g3_4 <X> T_23_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 180)  (1232 180)  routing T_23_11.lc_trk_g3_4 <X> T_23_11.wire_logic_cluster/lc_2/in_3
 (37 4)  (1235 180)  (1235 180)  LC_2 Logic Functioning bit
 (42 4)  (1240 180)  (1240 180)  LC_2 Logic Functioning bit
 (43 4)  (1241 180)  (1241 180)  LC_2 Logic Functioning bit
 (50 4)  (1248 180)  (1248 180)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (1198 181)  (1198 181)  routing T_23_11.glb_netwk_7 <X> T_23_11.wire_logic_cluster/lc_7/cen
 (16 5)  (1214 181)  (1214 181)  routing T_23_11.sp4_v_b_0 <X> T_23_11.lc_trk_g1_0
 (17 5)  (1215 181)  (1215 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (22 5)  (1220 181)  (1220 181)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1221 181)  (1221 181)  routing T_23_11.sp12_h_l_17 <X> T_23_11.lc_trk_g1_2
 (25 5)  (1223 181)  (1223 181)  routing T_23_11.sp12_h_l_17 <X> T_23_11.lc_trk_g1_2
 (30 5)  (1228 181)  (1228 181)  routing T_23_11.lc_trk_g3_2 <X> T_23_11.wire_logic_cluster/lc_2/in_1
 (37 5)  (1235 181)  (1235 181)  LC_2 Logic Functioning bit
 (42 5)  (1240 181)  (1240 181)  LC_2 Logic Functioning bit
 (43 5)  (1241 181)  (1241 181)  LC_2 Logic Functioning bit
 (11 6)  (1209 182)  (1209 182)  routing T_23_11.sp4_v_b_2 <X> T_23_11.sp4_v_t_40
 (12 6)  (1210 182)  (1210 182)  routing T_23_11.sp4_v_t_40 <X> T_23_11.sp4_h_l_40
 (15 6)  (1213 182)  (1213 182)  routing T_23_11.sp4_v_b_21 <X> T_23_11.lc_trk_g1_5
 (16 6)  (1214 182)  (1214 182)  routing T_23_11.sp4_v_b_21 <X> T_23_11.lc_trk_g1_5
 (17 6)  (1215 182)  (1215 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (1219 182)  (1219 182)  routing T_23_11.sp4_v_b_15 <X> T_23_11.lc_trk_g1_7
 (22 6)  (1220 182)  (1220 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1221 182)  (1221 182)  routing T_23_11.sp4_v_b_15 <X> T_23_11.lc_trk_g1_7
 (29 6)  (1227 182)  (1227 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 182)  (1229 182)  routing T_23_11.lc_trk_g0_4 <X> T_23_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 182)  (1230 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (1235 182)  (1235 182)  LC_3 Logic Functioning bit
 (38 6)  (1236 182)  (1236 182)  LC_3 Logic Functioning bit
 (39 6)  (1237 182)  (1237 182)  LC_3 Logic Functioning bit
 (40 6)  (1238 182)  (1238 182)  LC_3 Logic Functioning bit
 (41 6)  (1239 182)  (1239 182)  LC_3 Logic Functioning bit
 (42 6)  (1240 182)  (1240 182)  LC_3 Logic Functioning bit
 (43 6)  (1241 182)  (1241 182)  LC_3 Logic Functioning bit
 (45 6)  (1243 182)  (1243 182)  LC_3 Logic Functioning bit
 (47 6)  (1245 182)  (1245 182)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (1246 182)  (1246 182)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (1248 182)  (1248 182)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (1251 182)  (1251 182)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (11 7)  (1209 183)  (1209 183)  routing T_23_11.sp4_v_t_40 <X> T_23_11.sp4_h_l_40
 (12 7)  (1210 183)  (1210 183)  routing T_23_11.sp4_v_b_2 <X> T_23_11.sp4_v_t_40
 (21 7)  (1219 183)  (1219 183)  routing T_23_11.sp4_v_b_15 <X> T_23_11.lc_trk_g1_7
 (22 7)  (1220 183)  (1220 183)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (1221 183)  (1221 183)  routing T_23_11.sp12_h_l_21 <X> T_23_11.lc_trk_g1_6
 (25 7)  (1223 183)  (1223 183)  routing T_23_11.sp12_h_l_21 <X> T_23_11.lc_trk_g1_6
 (26 7)  (1224 183)  (1224 183)  routing T_23_11.lc_trk_g1_2 <X> T_23_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 183)  (1225 183)  routing T_23_11.lc_trk_g1_2 <X> T_23_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 183)  (1227 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (1234 183)  (1234 183)  LC_3 Logic Functioning bit
 (37 7)  (1235 183)  (1235 183)  LC_3 Logic Functioning bit
 (38 7)  (1236 183)  (1236 183)  LC_3 Logic Functioning bit
 (39 7)  (1237 183)  (1237 183)  LC_3 Logic Functioning bit
 (40 7)  (1238 183)  (1238 183)  LC_3 Logic Functioning bit
 (41 7)  (1239 183)  (1239 183)  LC_3 Logic Functioning bit
 (42 7)  (1240 183)  (1240 183)  LC_3 Logic Functioning bit
 (43 7)  (1241 183)  (1241 183)  LC_3 Logic Functioning bit
 (45 7)  (1243 183)  (1243 183)  LC_3 Logic Functioning bit
 (11 8)  (1209 184)  (1209 184)  routing T_23_11.sp4_h_l_39 <X> T_23_11.sp4_v_b_8
 (13 8)  (1211 184)  (1211 184)  routing T_23_11.sp4_h_l_39 <X> T_23_11.sp4_v_b_8
 (21 8)  (1219 184)  (1219 184)  routing T_23_11.sp4_h_r_43 <X> T_23_11.lc_trk_g2_3
 (22 8)  (1220 184)  (1220 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1221 184)  (1221 184)  routing T_23_11.sp4_h_r_43 <X> T_23_11.lc_trk_g2_3
 (24 8)  (1222 184)  (1222 184)  routing T_23_11.sp4_h_r_43 <X> T_23_11.lc_trk_g2_3
 (26 8)  (1224 184)  (1224 184)  routing T_23_11.lc_trk_g2_6 <X> T_23_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (1225 184)  (1225 184)  routing T_23_11.lc_trk_g3_0 <X> T_23_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 184)  (1226 184)  routing T_23_11.lc_trk_g3_0 <X> T_23_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 184)  (1227 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 184)  (1229 184)  routing T_23_11.lc_trk_g1_6 <X> T_23_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 184)  (1230 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 184)  (1232 184)  routing T_23_11.lc_trk_g1_6 <X> T_23_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (1233 184)  (1233 184)  routing T_23_11.lc_trk_g1_7 <X> T_23_11.input_2_4
 (37 8)  (1235 184)  (1235 184)  LC_4 Logic Functioning bit
 (39 8)  (1237 184)  (1237 184)  LC_4 Logic Functioning bit
 (12 9)  (1210 185)  (1210 185)  routing T_23_11.sp4_h_l_39 <X> T_23_11.sp4_v_b_8
 (21 9)  (1219 185)  (1219 185)  routing T_23_11.sp4_h_r_43 <X> T_23_11.lc_trk_g2_3
 (26 9)  (1224 185)  (1224 185)  routing T_23_11.lc_trk_g2_6 <X> T_23_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (1226 185)  (1226 185)  routing T_23_11.lc_trk_g2_6 <X> T_23_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 185)  (1227 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (1229 185)  (1229 185)  routing T_23_11.lc_trk_g1_6 <X> T_23_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (1230 185)  (1230 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (1232 185)  (1232 185)  routing T_23_11.lc_trk_g1_7 <X> T_23_11.input_2_4
 (35 9)  (1233 185)  (1233 185)  routing T_23_11.lc_trk_g1_7 <X> T_23_11.input_2_4
 (38 9)  (1236 185)  (1236 185)  LC_4 Logic Functioning bit
 (11 10)  (1209 186)  (1209 186)  routing T_23_11.sp4_h_l_38 <X> T_23_11.sp4_v_t_45
 (25 10)  (1223 186)  (1223 186)  routing T_23_11.sp4_h_r_38 <X> T_23_11.lc_trk_g2_6
 (8 11)  (1206 187)  (1206 187)  routing T_23_11.sp4_h_l_42 <X> T_23_11.sp4_v_t_42
 (22 11)  (1220 187)  (1220 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1221 187)  (1221 187)  routing T_23_11.sp4_h_r_38 <X> T_23_11.lc_trk_g2_6
 (24 11)  (1222 187)  (1222 187)  routing T_23_11.sp4_h_r_38 <X> T_23_11.lc_trk_g2_6
 (2 12)  (1200 188)  (1200 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (9 12)  (1207 188)  (1207 188)  routing T_23_11.sp4_v_t_47 <X> T_23_11.sp4_h_r_10
 (17 12)  (1215 188)  (1215 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (1223 188)  (1223 188)  routing T_23_11.sp4_h_r_34 <X> T_23_11.lc_trk_g3_2
 (8 13)  (1206 189)  (1206 189)  routing T_23_11.sp4_h_l_47 <X> T_23_11.sp4_v_b_10
 (9 13)  (1207 189)  (1207 189)  routing T_23_11.sp4_h_l_47 <X> T_23_11.sp4_v_b_10
 (14 13)  (1212 189)  (1212 189)  routing T_23_11.sp4_h_r_24 <X> T_23_11.lc_trk_g3_0
 (15 13)  (1213 189)  (1213 189)  routing T_23_11.sp4_h_r_24 <X> T_23_11.lc_trk_g3_0
 (16 13)  (1214 189)  (1214 189)  routing T_23_11.sp4_h_r_24 <X> T_23_11.lc_trk_g3_0
 (17 13)  (1215 189)  (1215 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (1216 189)  (1216 189)  routing T_23_11.sp4_r_v_b_41 <X> T_23_11.lc_trk_g3_1
 (22 13)  (1220 189)  (1220 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1221 189)  (1221 189)  routing T_23_11.sp4_h_r_34 <X> T_23_11.lc_trk_g3_2
 (24 13)  (1222 189)  (1222 189)  routing T_23_11.sp4_h_r_34 <X> T_23_11.lc_trk_g3_2
 (0 14)  (1198 190)  (1198 190)  routing T_23_11.glb_netwk_6 <X> T_23_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 190)  (1199 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (1203 190)  (1203 190)  routing T_23_11.sp4_v_b_9 <X> T_23_11.sp4_h_l_44
 (17 14)  (1215 190)  (1215 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1198 191)  (1198 191)  routing T_23_11.glb_netwk_6 <X> T_23_11.wire_logic_cluster/lc_7/s_r
 (15 15)  (1213 191)  (1213 191)  routing T_23_11.sp4_v_t_33 <X> T_23_11.lc_trk_g3_4
 (16 15)  (1214 191)  (1214 191)  routing T_23_11.sp4_v_t_33 <X> T_23_11.lc_trk_g3_4
 (17 15)  (1215 191)  (1215 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_24_11

 (21 0)  (1273 176)  (1273 176)  routing T_24_11.sp4_v_b_11 <X> T_24_11.lc_trk_g0_3
 (22 0)  (1274 176)  (1274 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1275 176)  (1275 176)  routing T_24_11.sp4_v_b_11 <X> T_24_11.lc_trk_g0_3
 (31 0)  (1283 176)  (1283 176)  routing T_24_11.lc_trk_g0_5 <X> T_24_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 176)  (1284 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (1289 176)  (1289 176)  LC_0 Logic Functioning bit
 (39 0)  (1291 176)  (1291 176)  LC_0 Logic Functioning bit
 (45 0)  (1297 176)  (1297 176)  LC_0 Logic Functioning bit
 (47 0)  (1299 176)  (1299 176)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (1269 177)  (1269 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (1273 177)  (1273 177)  routing T_24_11.sp4_v_b_11 <X> T_24_11.lc_trk_g0_3
 (29 1)  (1281 177)  (1281 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (1288 177)  (1288 177)  LC_0 Logic Functioning bit
 (38 1)  (1290 177)  (1290 177)  LC_0 Logic Functioning bit
 (45 1)  (1297 177)  (1297 177)  LC_0 Logic Functioning bit
 (51 1)  (1303 177)  (1303 177)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (1253 178)  (1253 178)  routing T_24_11.glb_netwk_5 <X> T_24_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 178)  (1254 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (6 2)  (1258 178)  (1258 178)  routing T_24_11.sp4_h_l_42 <X> T_24_11.sp4_v_t_37
 (11 2)  (1263 178)  (1263 178)  routing T_24_11.sp4_v_b_11 <X> T_24_11.sp4_v_t_39
 (17 2)  (1269 178)  (1269 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (29 2)  (1281 178)  (1281 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 178)  (1283 178)  routing T_24_11.lc_trk_g3_5 <X> T_24_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 178)  (1284 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 178)  (1285 178)  routing T_24_11.lc_trk_g3_5 <X> T_24_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 178)  (1286 178)  routing T_24_11.lc_trk_g3_5 <X> T_24_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (1289 178)  (1289 178)  LC_1 Logic Functioning bit
 (39 2)  (1291 178)  (1291 178)  LC_1 Logic Functioning bit
 (45 2)  (1297 178)  (1297 178)  LC_1 Logic Functioning bit
 (0 3)  (1252 179)  (1252 179)  routing T_24_11.glb_netwk_5 <X> T_24_11.wire_logic_cluster/lc_7/clk
 (12 3)  (1264 179)  (1264 179)  routing T_24_11.sp4_v_b_11 <X> T_24_11.sp4_v_t_39
 (18 3)  (1270 179)  (1270 179)  routing T_24_11.sp4_r_v_b_29 <X> T_24_11.lc_trk_g0_5
 (37 3)  (1289 179)  (1289 179)  LC_1 Logic Functioning bit
 (39 3)  (1291 179)  (1291 179)  LC_1 Logic Functioning bit
 (45 3)  (1297 179)  (1297 179)  LC_1 Logic Functioning bit
 (53 3)  (1305 179)  (1305 179)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (1252 180)  (1252 180)  routing T_24_11.lc_trk_g2_2 <X> T_24_11.wire_logic_cluster/lc_7/cen
 (1 4)  (1253 180)  (1253 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (2 4)  (1254 180)  (1254 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (4 4)  (1256 180)  (1256 180)  routing T_24_11.sp4_h_l_44 <X> T_24_11.sp4_v_b_3
 (6 4)  (1258 180)  (1258 180)  routing T_24_11.sp4_h_l_44 <X> T_24_11.sp4_v_b_3
 (29 4)  (1281 180)  (1281 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (45 4)  (1297 180)  (1297 180)  LC_2 Logic Functioning bit
 (1 5)  (1253 181)  (1253 181)  routing T_24_11.lc_trk_g2_2 <X> T_24_11.wire_logic_cluster/lc_7/cen
 (5 5)  (1257 181)  (1257 181)  routing T_24_11.sp4_h_l_44 <X> T_24_11.sp4_v_b_3
 (29 5)  (1281 181)  (1281 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1282 181)  (1282 181)  routing T_24_11.lc_trk_g0_3 <X> T_24_11.wire_logic_cluster/lc_2/in_1
 (36 5)  (1288 181)  (1288 181)  LC_2 Logic Functioning bit
 (38 5)  (1290 181)  (1290 181)  LC_2 Logic Functioning bit
 (41 5)  (1293 181)  (1293 181)  LC_2 Logic Functioning bit
 (43 5)  (1295 181)  (1295 181)  LC_2 Logic Functioning bit
 (44 5)  (1296 181)  (1296 181)  LC_2 Logic Functioning bit
 (45 5)  (1297 181)  (1297 181)  LC_2 Logic Functioning bit
 (47 5)  (1299 181)  (1299 181)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (1303 181)  (1303 181)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (25 8)  (1277 184)  (1277 184)  routing T_24_11.sp4_h_r_42 <X> T_24_11.lc_trk_g2_2
 (22 9)  (1274 185)  (1274 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1275 185)  (1275 185)  routing T_24_11.sp4_h_r_42 <X> T_24_11.lc_trk_g2_2
 (24 9)  (1276 185)  (1276 185)  routing T_24_11.sp4_h_r_42 <X> T_24_11.lc_trk_g2_2
 (25 9)  (1277 185)  (1277 185)  routing T_24_11.sp4_h_r_42 <X> T_24_11.lc_trk_g2_2
 (10 11)  (1262 187)  (1262 187)  routing T_24_11.sp4_h_l_39 <X> T_24_11.sp4_v_t_42
 (0 14)  (1252 190)  (1252 190)  routing T_24_11.glb_netwk_4 <X> T_24_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 190)  (1253 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (1264 190)  (1264 190)  routing T_24_11.sp4_v_b_11 <X> T_24_11.sp4_h_l_46
 (13 14)  (1265 190)  (1265 190)  routing T_24_11.sp4_v_b_11 <X> T_24_11.sp4_v_t_46
 (16 14)  (1268 190)  (1268 190)  routing T_24_11.sp12_v_b_21 <X> T_24_11.lc_trk_g3_5
 (17 14)  (1269 190)  (1269 190)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (5 15)  (1257 191)  (1257 191)  routing T_24_11.sp4_h_l_44 <X> T_24_11.sp4_v_t_44
 (18 15)  (1270 191)  (1270 191)  routing T_24_11.sp12_v_b_21 <X> T_24_11.lc_trk_g3_5


RAM_Tile_25_11

 (8 3)  (1314 179)  (1314 179)  routing T_25_11.sp4_h_r_7 <X> T_25_11.sp4_v_t_36
 (9 3)  (1315 179)  (1315 179)  routing T_25_11.sp4_h_r_7 <X> T_25_11.sp4_v_t_36
 (10 3)  (1316 179)  (1316 179)  routing T_25_11.sp4_h_r_7 <X> T_25_11.sp4_v_t_36
 (19 7)  (1325 183)  (1325 183)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_b_13 sp4_v_t_7
 (8 8)  (1314 184)  (1314 184)  routing T_25_11.sp4_h_l_46 <X> T_25_11.sp4_h_r_7
 (10 8)  (1316 184)  (1316 184)  routing T_25_11.sp4_h_l_46 <X> T_25_11.sp4_h_r_7
 (11 8)  (1317 184)  (1317 184)  routing T_25_11.sp4_h_l_39 <X> T_25_11.sp4_v_b_8
 (13 8)  (1319 184)  (1319 184)  routing T_25_11.sp4_h_l_39 <X> T_25_11.sp4_v_b_8
 (12 9)  (1318 185)  (1318 185)  routing T_25_11.sp4_h_l_39 <X> T_25_11.sp4_v_b_8
 (10 11)  (1316 187)  (1316 187)  routing T_25_11.sp4_h_l_39 <X> T_25_11.sp4_v_t_42
 (8 14)  (1314 190)  (1314 190)  routing T_25_11.sp4_v_t_47 <X> T_25_11.sp4_h_l_47
 (9 14)  (1315 190)  (1315 190)  routing T_25_11.sp4_v_t_47 <X> T_25_11.sp4_h_l_47


LogicTile_26_11

 (8 14)  (1356 190)  (1356 190)  routing T_26_11.sp4_h_r_10 <X> T_26_11.sp4_h_l_47


LogicTile_27_11

 (2 14)  (1404 190)  (1404 190)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_7_10

 (8 11)  (350 171)  (350 171)  routing T_7_10.sp4_h_r_7 <X> T_7_10.sp4_v_t_42
 (9 11)  (351 171)  (351 171)  routing T_7_10.sp4_h_r_7 <X> T_7_10.sp4_v_t_42
 (19 13)  (361 173)  (361 173)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (11 14)  (353 174)  (353 174)  routing T_7_10.sp4_h_r_5 <X> T_7_10.sp4_v_t_46
 (13 14)  (355 174)  (355 174)  routing T_7_10.sp4_h_r_5 <X> T_7_10.sp4_v_t_46
 (12 15)  (354 175)  (354 175)  routing T_7_10.sp4_h_r_5 <X> T_7_10.sp4_v_t_46


RAM_Tile_8_10

 (5 0)  (401 160)  (401 160)  routing T_8_10.sp4_v_t_37 <X> T_8_10.sp4_h_r_0
 (27 0)  (423 160)  (423 160)  routing T_8_10.lc_trk_g1_2 <X> T_8_10.wire_bram/ram/WDATA_7
 (29 0)  (425 160)  (425 160)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_2 wire_bram/ram/WDATA_7
 (30 1)  (426 161)  (426 161)  routing T_8_10.lc_trk_g1_2 <X> T_8_10.wire_bram/ram/WDATA_7
 (37 1)  (433 161)  (433 161)  Enable bit of Mux _out_links/OutMux7_0 => wire_bram/ram/RDATA_7 sp4_h_l_5
 (1 2)  (397 162)  (397 162)  routing T_8_10.glb_netwk_5 <X> T_8_10.wire_bram/ram/WCLK
 (2 2)  (398 162)  (398 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (12 2)  (408 162)  (408 162)  routing T_8_10.sp4_v_t_39 <X> T_8_10.sp4_h_l_39
 (14 2)  (410 162)  (410 162)  routing T_8_10.sp4_h_r_12 <X> T_8_10.lc_trk_g0_4
 (21 2)  (417 162)  (417 162)  routing T_8_10.sp4_v_b_7 <X> T_8_10.lc_trk_g0_7
 (22 2)  (418 162)  (418 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (419 162)  (419 162)  routing T_8_10.sp4_v_b_7 <X> T_8_10.lc_trk_g0_7
 (28 2)  (424 162)  (424 162)  routing T_8_10.lc_trk_g2_0 <X> T_8_10.wire_bram/ram/WDATA_6
 (29 2)  (425 162)  (425 162)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_0 wire_bram/ram/WDATA_6
 (38 2)  (434 162)  (434 162)  Enable bit of Mux _out_links/OutMux2_1 => wire_bram/ram/RDATA_6 sp4_v_t_23
 (0 3)  (396 163)  (396 163)  routing T_8_10.glb_netwk_5 <X> T_8_10.wire_bram/ram/WCLK
 (11 3)  (407 163)  (407 163)  routing T_8_10.sp4_v_t_39 <X> T_8_10.sp4_h_l_39
 (15 3)  (411 163)  (411 163)  routing T_8_10.sp4_h_r_12 <X> T_8_10.lc_trk_g0_4
 (16 3)  (412 163)  (412 163)  routing T_8_10.sp4_h_r_12 <X> T_8_10.lc_trk_g0_4
 (17 3)  (413 163)  (413 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_12 lc_trk_g0_4
 (0 4)  (396 164)  (396 164)  routing T_8_10.lc_trk_g2_2 <X> T_8_10.wire_bram/ram/WCLKE
 (1 4)  (397 164)  (397 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (2 4)  (398 164)  (398 164)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 4)  (399 164)  (399 164)  routing T_8_10.sp12_v_b_0 <X> T_8_10.sp12_h_r_0
 (7 4)  (403 164)  (403 164)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (8 4)  (404 164)  (404 164)  routing T_8_10.sp4_v_b_4 <X> T_8_10.sp4_h_r_4
 (9 4)  (405 164)  (405 164)  routing T_8_10.sp4_v_b_4 <X> T_8_10.sp4_h_r_4
 (12 4)  (408 164)  (408 164)  routing T_8_10.sp4_h_l_39 <X> T_8_10.sp4_h_r_5
 (27 4)  (423 164)  (423 164)  routing T_8_10.lc_trk_g3_2 <X> T_8_10.wire_bram/ram/WDATA_5
 (28 4)  (424 164)  (424 164)  routing T_8_10.lc_trk_g3_2 <X> T_8_10.wire_bram/ram/WDATA_5
 (29 4)  (425 164)  (425 164)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_5
 (1 5)  (397 165)  (397 165)  routing T_8_10.lc_trk_g2_2 <X> T_8_10.wire_bram/ram/WCLKE
 (3 5)  (399 165)  (399 165)  routing T_8_10.sp12_v_b_0 <X> T_8_10.sp12_h_r_0
 (7 5)  (403 165)  (403 165)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (13 5)  (409 165)  (409 165)  routing T_8_10.sp4_h_l_39 <X> T_8_10.sp4_h_r_5
 (22 5)  (418 165)  (418 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (419 165)  (419 165)  routing T_8_10.sp4_h_r_2 <X> T_8_10.lc_trk_g1_2
 (24 5)  (420 165)  (420 165)  routing T_8_10.sp4_h_r_2 <X> T_8_10.lc_trk_g1_2
 (25 5)  (421 165)  (421 165)  routing T_8_10.sp4_h_r_2 <X> T_8_10.lc_trk_g1_2
 (30 5)  (426 165)  (426 165)  routing T_8_10.lc_trk_g3_2 <X> T_8_10.wire_bram/ram/WDATA_5
 (40 5)  (436 165)  (436 165)  Enable bit of Mux _out_links/OutMux4_2 => wire_bram/ram/RDATA_5 sp12_v_t_19
 (7 6)  (403 166)  (403 166)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (21 6)  (417 166)  (417 166)  routing T_8_10.bnr_op_7 <X> T_8_10.lc_trk_g1_7
 (22 6)  (418 166)  (418 166)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (27 6)  (423 166)  (423 166)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.wire_bram/ram/WDATA_4
 (28 6)  (424 166)  (424 166)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.wire_bram/ram/WDATA_4
 (29 6)  (425 166)  (425 166)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_5 wire_bram/ram/WDATA_4
 (30 6)  (426 166)  (426 166)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.wire_bram/ram/WDATA_4
 (37 6)  (433 166)  (433 166)  Enable bit of Mux _out_links/OutMux5_3 => wire_bram/ram/RDATA_4 sp12_h_l_13
 (7 7)  (403 167)  (403 167)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (21 7)  (417 167)  (417 167)  routing T_8_10.bnr_op_7 <X> T_8_10.lc_trk_g1_7
 (12 8)  (408 168)  (408 168)  routing T_8_10.sp4_v_b_2 <X> T_8_10.sp4_h_r_8
 (28 8)  (424 168)  (424 168)  routing T_8_10.lc_trk_g2_5 <X> T_8_10.wire_bram/ram/WDATA_3
 (29 8)  (425 168)  (425 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_3
 (30 8)  (426 168)  (426 168)  routing T_8_10.lc_trk_g2_5 <X> T_8_10.wire_bram/ram/WDATA_3
 (41 8)  (437 168)  (437 168)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_41
 (4 9)  (400 169)  (400 169)  routing T_8_10.sp4_v_t_36 <X> T_8_10.sp4_h_r_6
 (11 9)  (407 169)  (407 169)  routing T_8_10.sp4_v_b_2 <X> T_8_10.sp4_h_r_8
 (13 9)  (409 169)  (409 169)  routing T_8_10.sp4_v_b_2 <X> T_8_10.sp4_h_r_8
 (14 9)  (410 169)  (410 169)  routing T_8_10.sp4_h_l_13 <X> T_8_10.lc_trk_g2_0
 (15 9)  (411 169)  (411 169)  routing T_8_10.sp4_h_l_13 <X> T_8_10.lc_trk_g2_0
 (16 9)  (412 169)  (412 169)  routing T_8_10.sp4_h_l_13 <X> T_8_10.lc_trk_g2_0
 (17 9)  (413 169)  (413 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_13 lc_trk_g2_0
 (22 9)  (418 169)  (418 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (421 169)  (421 169)  routing T_8_10.sp4_r_v_b_34 <X> T_8_10.lc_trk_g2_2
 (16 10)  (412 170)  (412 170)  routing T_8_10.sp4_v_b_29 <X> T_8_10.lc_trk_g2_5
 (17 10)  (413 170)  (413 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_29 lc_trk_g2_5
 (18 10)  (414 170)  (414 170)  routing T_8_10.sp4_v_b_29 <X> T_8_10.lc_trk_g2_5
 (27 10)  (423 170)  (423 170)  routing T_8_10.lc_trk_g1_7 <X> T_8_10.wire_bram/ram/WDATA_2
 (29 10)  (425 170)  (425 170)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g1_7 wire_bram/ram/WDATA_2
 (30 10)  (426 170)  (426 170)  routing T_8_10.lc_trk_g1_7 <X> T_8_10.wire_bram/ram/WDATA_2
 (14 11)  (410 171)  (410 171)  routing T_8_10.sp4_r_v_b_36 <X> T_8_10.lc_trk_g2_4
 (17 11)  (413 171)  (413 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (30 11)  (426 171)  (426 171)  routing T_8_10.lc_trk_g1_7 <X> T_8_10.wire_bram/ram/WDATA_2
 (36 11)  (432 171)  (432 171)  Enable bit of Mux _out_links/OutMux6_5 => wire_bram/ram/RDATA_2 sp4_h_r_10
 (29 12)  (425 172)  (425 172)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_7 wire_bram/ram/WDATA_1
 (30 12)  (426 172)  (426 172)  routing T_8_10.lc_trk_g0_7 <X> T_8_10.wire_bram/ram/WDATA_1
 (22 13)  (418 173)  (418 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (30 13)  (426 173)  (426 173)  routing T_8_10.lc_trk_g0_7 <X> T_8_10.wire_bram/ram/WDATA_1
 (37 13)  (433 173)  (433 173)  Enable bit of Mux _out_links/OutMux7_6 => wire_bram/ram/RDATA_1 sp4_h_l_17
 (1 14)  (397 174)  (397 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (2 14)  (398 174)  (398 174)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (15 14)  (411 174)  (411 174)  routing T_8_10.sp4_h_r_37 <X> T_8_10.lc_trk_g3_5
 (16 14)  (412 174)  (412 174)  routing T_8_10.sp4_h_r_37 <X> T_8_10.lc_trk_g3_5
 (17 14)  (413 174)  (413 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_37 lc_trk_g3_5
 (18 14)  (414 174)  (414 174)  routing T_8_10.sp4_h_r_37 <X> T_8_10.lc_trk_g3_5
 (28 14)  (424 174)  (424 174)  routing T_8_10.lc_trk_g2_4 <X> T_8_10.wire_bram/ram/WDATA_0
 (29 14)  (425 174)  (425 174)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_4 wire_bram/ram/WDATA_0
 (30 14)  (426 174)  (426 174)  routing T_8_10.lc_trk_g2_4 <X> T_8_10.wire_bram/ram/WDATA_0
 (39 14)  (435 174)  (435 174)  Enable bit of Mux _out_links/OutMux2_7 => wire_bram/ram/RDATA_0 sp4_v_b_46
 (1 15)  (397 175)  (397 175)  routing T_8_10.lc_trk_g0_4 <X> T_8_10.wire_bram/ram/WE
 (8 15)  (404 175)  (404 175)  routing T_8_10.sp4_v_b_7 <X> T_8_10.sp4_v_t_47
 (10 15)  (406 175)  (406 175)  routing T_8_10.sp4_v_b_7 <X> T_8_10.sp4_v_t_47


LogicTile_9_10

 (26 0)  (464 160)  (464 160)  routing T_9_10.lc_trk_g1_5 <X> T_9_10.wire_logic_cluster/lc_0/in_0
 (29 0)  (467 160)  (467 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 160)  (468 160)  routing T_9_10.lc_trk_g0_7 <X> T_9_10.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 160)  (469 160)  routing T_9_10.lc_trk_g1_4 <X> T_9_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 160)  (470 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 160)  (472 160)  routing T_9_10.lc_trk_g1_4 <X> T_9_10.wire_logic_cluster/lc_0/in_3
 (27 1)  (465 161)  (465 161)  routing T_9_10.lc_trk_g1_5 <X> T_9_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 161)  (467 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 161)  (468 161)  routing T_9_10.lc_trk_g0_7 <X> T_9_10.wire_logic_cluster/lc_0/in_1
 (37 1)  (475 161)  (475 161)  LC_0 Logic Functioning bit
 (39 1)  (477 161)  (477 161)  LC_0 Logic Functioning bit
 (48 1)  (486 161)  (486 161)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (5 2)  (443 162)  (443 162)  routing T_9_10.sp4_v_b_0 <X> T_9_10.sp4_h_l_37
 (21 2)  (459 162)  (459 162)  routing T_9_10.sp4_v_b_15 <X> T_9_10.lc_trk_g0_7
 (22 2)  (460 162)  (460 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (461 162)  (461 162)  routing T_9_10.sp4_v_b_15 <X> T_9_10.lc_trk_g0_7
 (26 2)  (464 162)  (464 162)  routing T_9_10.lc_trk_g3_6 <X> T_9_10.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 162)  (465 162)  routing T_9_10.lc_trk_g1_7 <X> T_9_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 162)  (467 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 162)  (468 162)  routing T_9_10.lc_trk_g1_7 <X> T_9_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 162)  (470 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 162)  (471 162)  routing T_9_10.lc_trk_g2_0 <X> T_9_10.wire_logic_cluster/lc_1/in_3
 (21 3)  (459 163)  (459 163)  routing T_9_10.sp4_v_b_15 <X> T_9_10.lc_trk_g0_7
 (26 3)  (464 163)  (464 163)  routing T_9_10.lc_trk_g3_6 <X> T_9_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 163)  (465 163)  routing T_9_10.lc_trk_g3_6 <X> T_9_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 163)  (466 163)  routing T_9_10.lc_trk_g3_6 <X> T_9_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 163)  (467 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 163)  (468 163)  routing T_9_10.lc_trk_g1_7 <X> T_9_10.wire_logic_cluster/lc_1/in_1
 (36 3)  (474 163)  (474 163)  LC_1 Logic Functioning bit
 (38 3)  (476 163)  (476 163)  LC_1 Logic Functioning bit
 (51 3)  (489 163)  (489 163)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (9 4)  (447 164)  (447 164)  routing T_9_10.sp4_v_t_41 <X> T_9_10.sp4_h_r_4
 (29 4)  (467 164)  (467 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 164)  (468 164)  routing T_9_10.lc_trk_g0_7 <X> T_9_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 164)  (469 164)  routing T_9_10.lc_trk_g1_4 <X> T_9_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 164)  (470 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 164)  (472 164)  routing T_9_10.lc_trk_g1_4 <X> T_9_10.wire_logic_cluster/lc_2/in_3
 (48 4)  (486 164)  (486 164)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (26 5)  (464 165)  (464 165)  routing T_9_10.lc_trk_g2_2 <X> T_9_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 165)  (466 165)  routing T_9_10.lc_trk_g2_2 <X> T_9_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 165)  (467 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 165)  (468 165)  routing T_9_10.lc_trk_g0_7 <X> T_9_10.wire_logic_cluster/lc_2/in_1
 (37 5)  (475 165)  (475 165)  LC_2 Logic Functioning bit
 (39 5)  (477 165)  (477 165)  LC_2 Logic Functioning bit
 (48 5)  (486 165)  (486 165)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (4 6)  (442 166)  (442 166)  routing T_9_10.sp4_v_b_3 <X> T_9_10.sp4_v_t_38
 (14 6)  (452 166)  (452 166)  routing T_9_10.sp4_v_t_1 <X> T_9_10.lc_trk_g1_4
 (17 6)  (455 166)  (455 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (459 166)  (459 166)  routing T_9_10.sp12_h_l_4 <X> T_9_10.lc_trk_g1_7
 (22 6)  (460 166)  (460 166)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (462 166)  (462 166)  routing T_9_10.sp12_h_l_4 <X> T_9_10.lc_trk_g1_7
 (14 7)  (452 167)  (452 167)  routing T_9_10.sp4_v_t_1 <X> T_9_10.lc_trk_g1_4
 (16 7)  (454 167)  (454 167)  routing T_9_10.sp4_v_t_1 <X> T_9_10.lc_trk_g1_4
 (17 7)  (455 167)  (455 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (456 167)  (456 167)  routing T_9_10.sp4_r_v_b_29 <X> T_9_10.lc_trk_g1_5
 (21 7)  (459 167)  (459 167)  routing T_9_10.sp12_h_l_4 <X> T_9_10.lc_trk_g1_7
 (3 8)  (441 168)  (441 168)  routing T_9_10.sp12_h_r_1 <X> T_9_10.sp12_v_b_1
 (5 8)  (443 168)  (443 168)  routing T_9_10.sp4_v_b_6 <X> T_9_10.sp4_h_r_6
 (25 8)  (463 168)  (463 168)  routing T_9_10.sp4_v_b_26 <X> T_9_10.lc_trk_g2_2
 (3 9)  (441 169)  (441 169)  routing T_9_10.sp12_h_r_1 <X> T_9_10.sp12_v_b_1
 (6 9)  (444 169)  (444 169)  routing T_9_10.sp4_v_b_6 <X> T_9_10.sp4_h_r_6
 (17 9)  (455 169)  (455 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (460 169)  (460 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (461 169)  (461 169)  routing T_9_10.sp4_v_b_26 <X> T_9_10.lc_trk_g2_2
 (3 10)  (441 170)  (441 170)  routing T_9_10.sp12_v_t_22 <X> T_9_10.sp12_h_l_22
 (11 10)  (449 170)  (449 170)  routing T_9_10.sp4_v_b_0 <X> T_9_10.sp4_v_t_45
 (13 10)  (451 170)  (451 170)  routing T_9_10.sp4_v_b_0 <X> T_9_10.sp4_v_t_45
 (13 14)  (451 174)  (451 174)  routing T_9_10.sp4_v_b_11 <X> T_9_10.sp4_v_t_46
 (25 14)  (463 174)  (463 174)  routing T_9_10.sp4_h_r_38 <X> T_9_10.lc_trk_g3_6
 (22 15)  (460 175)  (460 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (461 175)  (461 175)  routing T_9_10.sp4_h_r_38 <X> T_9_10.lc_trk_g3_6
 (24 15)  (462 175)  (462 175)  routing T_9_10.sp4_h_r_38 <X> T_9_10.lc_trk_g3_6


LogicTile_10_10

 (6 0)  (498 160)  (498 160)  routing T_10_10.sp4_h_r_7 <X> T_10_10.sp4_v_b_0
 (8 0)  (500 160)  (500 160)  routing T_10_10.sp4_v_b_1 <X> T_10_10.sp4_h_r_1
 (9 0)  (501 160)  (501 160)  routing T_10_10.sp4_v_b_1 <X> T_10_10.sp4_h_r_1
 (22 0)  (514 160)  (514 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (27 0)  (519 160)  (519 160)  routing T_10_10.lc_trk_g1_6 <X> T_10_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 160)  (521 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 160)  (522 160)  routing T_10_10.lc_trk_g1_6 <X> T_10_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 160)  (524 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (529 160)  (529 160)  LC_0 Logic Functioning bit
 (39 0)  (531 160)  (531 160)  LC_0 Logic Functioning bit
 (40 0)  (532 160)  (532 160)  LC_0 Logic Functioning bit
 (41 0)  (533 160)  (533 160)  LC_0 Logic Functioning bit
 (42 0)  (534 160)  (534 160)  LC_0 Logic Functioning bit
 (4 1)  (496 161)  (496 161)  routing T_10_10.sp4_h_l_41 <X> T_10_10.sp4_h_r_0
 (6 1)  (498 161)  (498 161)  routing T_10_10.sp4_h_l_41 <X> T_10_10.sp4_h_r_0
 (12 1)  (504 161)  (504 161)  routing T_10_10.sp4_h_r_2 <X> T_10_10.sp4_v_b_2
 (14 1)  (506 161)  (506 161)  routing T_10_10.sp4_h_r_0 <X> T_10_10.lc_trk_g0_0
 (15 1)  (507 161)  (507 161)  routing T_10_10.sp4_h_r_0 <X> T_10_10.lc_trk_g0_0
 (16 1)  (508 161)  (508 161)  routing T_10_10.sp4_h_r_0 <X> T_10_10.lc_trk_g0_0
 (17 1)  (509 161)  (509 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (513 161)  (513 161)  routing T_10_10.sp4_r_v_b_32 <X> T_10_10.lc_trk_g0_3
 (28 1)  (520 161)  (520 161)  routing T_10_10.lc_trk_g2_0 <X> T_10_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 161)  (521 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 161)  (522 161)  routing T_10_10.lc_trk_g1_6 <X> T_10_10.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 161)  (523 161)  routing T_10_10.lc_trk_g0_3 <X> T_10_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 161)  (524 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (526 161)  (526 161)  routing T_10_10.lc_trk_g1_1 <X> T_10_10.input_2_0
 (38 1)  (530 161)  (530 161)  LC_0 Logic Functioning bit
 (40 1)  (532 161)  (532 161)  LC_0 Logic Functioning bit
 (41 1)  (533 161)  (533 161)  LC_0 Logic Functioning bit
 (42 1)  (534 161)  (534 161)  LC_0 Logic Functioning bit
 (1 2)  (493 162)  (493 162)  routing T_10_10.glb_netwk_5 <X> T_10_10.wire_logic_cluster/lc_7/clk
 (2 2)  (494 162)  (494 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (17 2)  (509 162)  (509 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (27 2)  (519 162)  (519 162)  routing T_10_10.lc_trk_g1_5 <X> T_10_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 162)  (521 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 162)  (522 162)  routing T_10_10.lc_trk_g1_5 <X> T_10_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 162)  (523 162)  routing T_10_10.lc_trk_g0_4 <X> T_10_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 162)  (524 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (529 162)  (529 162)  LC_1 Logic Functioning bit
 (42 2)  (534 162)  (534 162)  LC_1 Logic Functioning bit
 (43 2)  (535 162)  (535 162)  LC_1 Logic Functioning bit
 (50 2)  (542 162)  (542 162)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (492 163)  (492 163)  routing T_10_10.glb_netwk_5 <X> T_10_10.wire_logic_cluster/lc_7/clk
 (4 3)  (496 163)  (496 163)  routing T_10_10.sp4_v_b_7 <X> T_10_10.sp4_h_l_37
 (16 3)  (508 163)  (508 163)  routing T_10_10.sp12_h_r_12 <X> T_10_10.lc_trk_g0_4
 (17 3)  (509 163)  (509 163)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (18 3)  (510 163)  (510 163)  routing T_10_10.sp4_r_v_b_29 <X> T_10_10.lc_trk_g0_5
 (37 3)  (529 163)  (529 163)  LC_1 Logic Functioning bit
 (42 3)  (534 163)  (534 163)  LC_1 Logic Functioning bit
 (43 3)  (535 163)  (535 163)  LC_1 Logic Functioning bit
 (0 4)  (492 164)  (492 164)  routing T_10_10.glb_netwk_7 <X> T_10_10.wire_logic_cluster/lc_7/cen
 (1 4)  (493 164)  (493 164)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (4 4)  (496 164)  (496 164)  routing T_10_10.sp4_v_t_38 <X> T_10_10.sp4_v_b_3
 (17 4)  (509 164)  (509 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (28 4)  (520 164)  (520 164)  routing T_10_10.lc_trk_g2_7 <X> T_10_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 164)  (521 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 164)  (522 164)  routing T_10_10.lc_trk_g2_7 <X> T_10_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 164)  (523 164)  routing T_10_10.lc_trk_g0_5 <X> T_10_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 164)  (524 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (527 164)  (527 164)  routing T_10_10.lc_trk_g3_7 <X> T_10_10.input_2_2
 (37 4)  (529 164)  (529 164)  LC_2 Logic Functioning bit
 (39 4)  (531 164)  (531 164)  LC_2 Logic Functioning bit
 (40 4)  (532 164)  (532 164)  LC_2 Logic Functioning bit
 (41 4)  (533 164)  (533 164)  LC_2 Logic Functioning bit
 (42 4)  (534 164)  (534 164)  LC_2 Logic Functioning bit
 (0 5)  (492 165)  (492 165)  routing T_10_10.glb_netwk_7 <X> T_10_10.wire_logic_cluster/lc_7/cen
 (9 5)  (501 165)  (501 165)  routing T_10_10.sp4_v_t_41 <X> T_10_10.sp4_v_b_4
 (29 5)  (521 165)  (521 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 165)  (522 165)  routing T_10_10.lc_trk_g2_7 <X> T_10_10.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 165)  (524 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (525 165)  (525 165)  routing T_10_10.lc_trk_g3_7 <X> T_10_10.input_2_2
 (34 5)  (526 165)  (526 165)  routing T_10_10.lc_trk_g3_7 <X> T_10_10.input_2_2
 (35 5)  (527 165)  (527 165)  routing T_10_10.lc_trk_g3_7 <X> T_10_10.input_2_2
 (38 5)  (530 165)  (530 165)  LC_2 Logic Functioning bit
 (40 5)  (532 165)  (532 165)  LC_2 Logic Functioning bit
 (41 5)  (533 165)  (533 165)  LC_2 Logic Functioning bit
 (42 5)  (534 165)  (534 165)  LC_2 Logic Functioning bit
 (5 6)  (497 166)  (497 166)  routing T_10_10.sp4_v_t_38 <X> T_10_10.sp4_h_l_38
 (15 6)  (507 166)  (507 166)  routing T_10_10.sp4_h_r_21 <X> T_10_10.lc_trk_g1_5
 (16 6)  (508 166)  (508 166)  routing T_10_10.sp4_h_r_21 <X> T_10_10.lc_trk_g1_5
 (17 6)  (509 166)  (509 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (510 166)  (510 166)  routing T_10_10.sp4_h_r_21 <X> T_10_10.lc_trk_g1_5
 (25 6)  (517 166)  (517 166)  routing T_10_10.sp12_h_l_5 <X> T_10_10.lc_trk_g1_6
 (28 6)  (520 166)  (520 166)  routing T_10_10.lc_trk_g2_6 <X> T_10_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 166)  (521 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 166)  (522 166)  routing T_10_10.lc_trk_g2_6 <X> T_10_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 166)  (523 166)  routing T_10_10.lc_trk_g2_4 <X> T_10_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 166)  (524 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 166)  (525 166)  routing T_10_10.lc_trk_g2_4 <X> T_10_10.wire_logic_cluster/lc_3/in_3
 (37 6)  (529 166)  (529 166)  LC_3 Logic Functioning bit
 (42 6)  (534 166)  (534 166)  LC_3 Logic Functioning bit
 (50 6)  (542 166)  (542 166)  Cascade bit: LH_LC03_inmux02_5

 (6 7)  (498 167)  (498 167)  routing T_10_10.sp4_v_t_38 <X> T_10_10.sp4_h_l_38
 (18 7)  (510 167)  (510 167)  routing T_10_10.sp4_h_r_21 <X> T_10_10.lc_trk_g1_5
 (22 7)  (514 167)  (514 167)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (516 167)  (516 167)  routing T_10_10.sp12_h_l_5 <X> T_10_10.lc_trk_g1_6
 (25 7)  (517 167)  (517 167)  routing T_10_10.sp12_h_l_5 <X> T_10_10.lc_trk_g1_6
 (26 7)  (518 167)  (518 167)  routing T_10_10.lc_trk_g3_2 <X> T_10_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 167)  (519 167)  routing T_10_10.lc_trk_g3_2 <X> T_10_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 167)  (520 167)  routing T_10_10.lc_trk_g3_2 <X> T_10_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 167)  (521 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 167)  (522 167)  routing T_10_10.lc_trk_g2_6 <X> T_10_10.wire_logic_cluster/lc_3/in_1
 (43 7)  (535 167)  (535 167)  LC_3 Logic Functioning bit
 (17 8)  (509 168)  (509 168)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 168)  (510 168)  routing T_10_10.wire_logic_cluster/lc_1/out <X> T_10_10.lc_trk_g2_1
 (26 8)  (518 168)  (518 168)  routing T_10_10.lc_trk_g3_5 <X> T_10_10.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 168)  (520 168)  routing T_10_10.lc_trk_g2_5 <X> T_10_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 168)  (521 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 168)  (522 168)  routing T_10_10.lc_trk_g2_5 <X> T_10_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 168)  (524 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 168)  (525 168)  routing T_10_10.lc_trk_g2_1 <X> T_10_10.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 168)  (529 168)  LC_4 Logic Functioning bit
 (38 8)  (530 168)  (530 168)  LC_4 Logic Functioning bit
 (39 8)  (531 168)  (531 168)  LC_4 Logic Functioning bit
 (40 8)  (532 168)  (532 168)  LC_4 Logic Functioning bit
 (41 8)  (533 168)  (533 168)  LC_4 Logic Functioning bit
 (42 8)  (534 168)  (534 168)  LC_4 Logic Functioning bit
 (43 8)  (535 168)  (535 168)  LC_4 Logic Functioning bit
 (45 8)  (537 168)  (537 168)  LC_4 Logic Functioning bit
 (47 8)  (539 168)  (539 168)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (542 168)  (542 168)  Cascade bit: LH_LC04_inmux02_5

 (16 9)  (508 169)  (508 169)  routing T_10_10.sp12_v_b_8 <X> T_10_10.lc_trk_g2_0
 (17 9)  (509 169)  (509 169)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (27 9)  (519 169)  (519 169)  routing T_10_10.lc_trk_g3_5 <X> T_10_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 169)  (520 169)  routing T_10_10.lc_trk_g3_5 <X> T_10_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 169)  (521 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (528 169)  (528 169)  LC_4 Logic Functioning bit
 (37 9)  (529 169)  (529 169)  LC_4 Logic Functioning bit
 (38 9)  (530 169)  (530 169)  LC_4 Logic Functioning bit
 (39 9)  (531 169)  (531 169)  LC_4 Logic Functioning bit
 (40 9)  (532 169)  (532 169)  LC_4 Logic Functioning bit
 (41 9)  (533 169)  (533 169)  LC_4 Logic Functioning bit
 (42 9)  (534 169)  (534 169)  LC_4 Logic Functioning bit
 (43 9)  (535 169)  (535 169)  LC_4 Logic Functioning bit
 (45 9)  (537 169)  (537 169)  LC_4 Logic Functioning bit
 (46 9)  (538 169)  (538 169)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (52 9)  (544 169)  (544 169)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (6 10)  (498 170)  (498 170)  routing T_10_10.sp4_h_l_36 <X> T_10_10.sp4_v_t_43
 (13 10)  (505 170)  (505 170)  routing T_10_10.sp4_v_b_8 <X> T_10_10.sp4_v_t_45
 (14 10)  (506 170)  (506 170)  routing T_10_10.sp4_v_b_36 <X> T_10_10.lc_trk_g2_4
 (17 10)  (509 170)  (509 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (513 170)  (513 170)  routing T_10_10.sp4_v_t_18 <X> T_10_10.lc_trk_g2_7
 (22 10)  (514 170)  (514 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (515 170)  (515 170)  routing T_10_10.sp4_v_t_18 <X> T_10_10.lc_trk_g2_7
 (14 11)  (506 171)  (506 171)  routing T_10_10.sp4_v_b_36 <X> T_10_10.lc_trk_g2_4
 (16 11)  (508 171)  (508 171)  routing T_10_10.sp4_v_b_36 <X> T_10_10.lc_trk_g2_4
 (17 11)  (509 171)  (509 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (514 171)  (514 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (515 171)  (515 171)  routing T_10_10.sp4_v_b_46 <X> T_10_10.lc_trk_g2_6
 (24 11)  (516 171)  (516 171)  routing T_10_10.sp4_v_b_46 <X> T_10_10.lc_trk_g2_6
 (8 12)  (500 172)  (500 172)  routing T_10_10.sp4_v_b_4 <X> T_10_10.sp4_h_r_10
 (9 12)  (501 172)  (501 172)  routing T_10_10.sp4_v_b_4 <X> T_10_10.sp4_h_r_10
 (10 12)  (502 172)  (502 172)  routing T_10_10.sp4_v_b_4 <X> T_10_10.sp4_h_r_10
 (9 13)  (501 173)  (501 173)  routing T_10_10.sp4_v_t_39 <X> T_10_10.sp4_v_b_10
 (10 13)  (502 173)  (502 173)  routing T_10_10.sp4_v_t_39 <X> T_10_10.sp4_v_b_10
 (22 13)  (514 173)  (514 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (515 173)  (515 173)  routing T_10_10.sp4_v_b_42 <X> T_10_10.lc_trk_g3_2
 (24 13)  (516 173)  (516 173)  routing T_10_10.sp4_v_b_42 <X> T_10_10.lc_trk_g3_2
 (0 14)  (492 174)  (492 174)  routing T_10_10.glb_netwk_6 <X> T_10_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 174)  (493 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (509 174)  (509 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (513 174)  (513 174)  routing T_10_10.sp4_h_l_34 <X> T_10_10.lc_trk_g3_7
 (22 14)  (514 174)  (514 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (515 174)  (515 174)  routing T_10_10.sp4_h_l_34 <X> T_10_10.lc_trk_g3_7
 (24 14)  (516 174)  (516 174)  routing T_10_10.sp4_h_l_34 <X> T_10_10.lc_trk_g3_7
 (0 15)  (492 175)  (492 175)  routing T_10_10.glb_netwk_6 <X> T_10_10.wire_logic_cluster/lc_7/s_r
 (8 15)  (500 175)  (500 175)  routing T_10_10.sp4_v_b_7 <X> T_10_10.sp4_v_t_47
 (10 15)  (502 175)  (502 175)  routing T_10_10.sp4_v_b_7 <X> T_10_10.sp4_v_t_47
 (18 15)  (510 175)  (510 175)  routing T_10_10.sp4_r_v_b_45 <X> T_10_10.lc_trk_g3_5
 (21 15)  (513 175)  (513 175)  routing T_10_10.sp4_h_l_34 <X> T_10_10.lc_trk_g3_7


LogicTile_11_10

 (22 0)  (568 160)  (568 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (569 160)  (569 160)  routing T_11_10.sp4_v_b_19 <X> T_11_10.lc_trk_g0_3
 (24 0)  (570 160)  (570 160)  routing T_11_10.sp4_v_b_19 <X> T_11_10.lc_trk_g0_3
 (26 0)  (572 160)  (572 160)  routing T_11_10.lc_trk_g2_6 <X> T_11_10.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 160)  (574 160)  routing T_11_10.lc_trk_g2_1 <X> T_11_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 160)  (575 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 160)  (578 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (581 160)  (581 160)  routing T_11_10.lc_trk_g2_4 <X> T_11_10.input_2_0
 (37 0)  (583 160)  (583 160)  LC_0 Logic Functioning bit
 (39 0)  (585 160)  (585 160)  LC_0 Logic Functioning bit
 (40 0)  (586 160)  (586 160)  LC_0 Logic Functioning bit
 (41 0)  (587 160)  (587 160)  LC_0 Logic Functioning bit
 (42 0)  (588 160)  (588 160)  LC_0 Logic Functioning bit
 (26 1)  (572 161)  (572 161)  routing T_11_10.lc_trk_g2_6 <X> T_11_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 161)  (574 161)  routing T_11_10.lc_trk_g2_6 <X> T_11_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 161)  (575 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 161)  (577 161)  routing T_11_10.lc_trk_g0_3 <X> T_11_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 161)  (578 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (579 161)  (579 161)  routing T_11_10.lc_trk_g2_4 <X> T_11_10.input_2_0
 (38 1)  (584 161)  (584 161)  LC_0 Logic Functioning bit
 (40 1)  (586 161)  (586 161)  LC_0 Logic Functioning bit
 (41 1)  (587 161)  (587 161)  LC_0 Logic Functioning bit
 (42 1)  (588 161)  (588 161)  LC_0 Logic Functioning bit
 (1 2)  (547 162)  (547 162)  routing T_11_10.glb_netwk_5 <X> T_11_10.wire_logic_cluster/lc_7/clk
 (2 2)  (548 162)  (548 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (554 162)  (554 162)  routing T_11_10.sp4_v_t_42 <X> T_11_10.sp4_h_l_36
 (9 2)  (555 162)  (555 162)  routing T_11_10.sp4_v_t_42 <X> T_11_10.sp4_h_l_36
 (10 2)  (556 162)  (556 162)  routing T_11_10.sp4_v_t_42 <X> T_11_10.sp4_h_l_36
 (14 2)  (560 162)  (560 162)  routing T_11_10.wire_logic_cluster/lc_4/out <X> T_11_10.lc_trk_g0_4
 (21 2)  (567 162)  (567 162)  routing T_11_10.sp12_h_l_4 <X> T_11_10.lc_trk_g0_7
 (22 2)  (568 162)  (568 162)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (570 162)  (570 162)  routing T_11_10.sp12_h_l_4 <X> T_11_10.lc_trk_g0_7
 (28 2)  (574 162)  (574 162)  routing T_11_10.lc_trk_g2_2 <X> T_11_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 162)  (575 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 162)  (577 162)  routing T_11_10.lc_trk_g0_4 <X> T_11_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 162)  (578 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (583 162)  (583 162)  LC_1 Logic Functioning bit
 (38 2)  (584 162)  (584 162)  LC_1 Logic Functioning bit
 (39 2)  (585 162)  (585 162)  LC_1 Logic Functioning bit
 (40 2)  (586 162)  (586 162)  LC_1 Logic Functioning bit
 (41 2)  (587 162)  (587 162)  LC_1 Logic Functioning bit
 (42 2)  (588 162)  (588 162)  LC_1 Logic Functioning bit
 (43 2)  (589 162)  (589 162)  LC_1 Logic Functioning bit
 (45 2)  (591 162)  (591 162)  LC_1 Logic Functioning bit
 (46 2)  (592 162)  (592 162)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (593 162)  (593 162)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (596 162)  (596 162)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (599 162)  (599 162)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (546 163)  (546 163)  routing T_11_10.glb_netwk_5 <X> T_11_10.wire_logic_cluster/lc_7/clk
 (8 3)  (554 163)  (554 163)  routing T_11_10.sp4_h_r_7 <X> T_11_10.sp4_v_t_36
 (9 3)  (555 163)  (555 163)  routing T_11_10.sp4_h_r_7 <X> T_11_10.sp4_v_t_36
 (10 3)  (556 163)  (556 163)  routing T_11_10.sp4_h_r_7 <X> T_11_10.sp4_v_t_36
 (17 3)  (563 163)  (563 163)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (567 163)  (567 163)  routing T_11_10.sp12_h_l_4 <X> T_11_10.lc_trk_g0_7
 (26 3)  (572 163)  (572 163)  routing T_11_10.lc_trk_g3_2 <X> T_11_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 163)  (573 163)  routing T_11_10.lc_trk_g3_2 <X> T_11_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 163)  (574 163)  routing T_11_10.lc_trk_g3_2 <X> T_11_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 163)  (575 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 163)  (576 163)  routing T_11_10.lc_trk_g2_2 <X> T_11_10.wire_logic_cluster/lc_1/in_1
 (36 3)  (582 163)  (582 163)  LC_1 Logic Functioning bit
 (37 3)  (583 163)  (583 163)  LC_1 Logic Functioning bit
 (38 3)  (584 163)  (584 163)  LC_1 Logic Functioning bit
 (39 3)  (585 163)  (585 163)  LC_1 Logic Functioning bit
 (40 3)  (586 163)  (586 163)  LC_1 Logic Functioning bit
 (41 3)  (587 163)  (587 163)  LC_1 Logic Functioning bit
 (42 3)  (588 163)  (588 163)  LC_1 Logic Functioning bit
 (43 3)  (589 163)  (589 163)  LC_1 Logic Functioning bit
 (45 3)  (591 163)  (591 163)  LC_1 Logic Functioning bit
 (0 4)  (546 164)  (546 164)  routing T_11_10.glb_netwk_7 <X> T_11_10.wire_logic_cluster/lc_7/cen
 (1 4)  (547 164)  (547 164)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (16 4)  (562 164)  (562 164)  routing T_11_10.sp12_h_r_9 <X> T_11_10.lc_trk_g1_1
 (17 4)  (563 164)  (563 164)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (26 4)  (572 164)  (572 164)  routing T_11_10.lc_trk_g1_7 <X> T_11_10.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 164)  (574 164)  routing T_11_10.lc_trk_g2_5 <X> T_11_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 164)  (575 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 164)  (576 164)  routing T_11_10.lc_trk_g2_5 <X> T_11_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 164)  (577 164)  routing T_11_10.lc_trk_g3_4 <X> T_11_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 164)  (578 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 164)  (579 164)  routing T_11_10.lc_trk_g3_4 <X> T_11_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 164)  (580 164)  routing T_11_10.lc_trk_g3_4 <X> T_11_10.wire_logic_cluster/lc_2/in_3
 (41 4)  (587 164)  (587 164)  LC_2 Logic Functioning bit
 (0 5)  (546 165)  (546 165)  routing T_11_10.glb_netwk_7 <X> T_11_10.wire_logic_cluster/lc_7/cen
 (26 5)  (572 165)  (572 165)  routing T_11_10.lc_trk_g1_7 <X> T_11_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 165)  (573 165)  routing T_11_10.lc_trk_g1_7 <X> T_11_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 165)  (575 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (578 165)  (578 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (579 165)  (579 165)  routing T_11_10.lc_trk_g3_1 <X> T_11_10.input_2_2
 (34 5)  (580 165)  (580 165)  routing T_11_10.lc_trk_g3_1 <X> T_11_10.input_2_2
 (38 5)  (584 165)  (584 165)  LC_2 Logic Functioning bit
 (41 5)  (587 165)  (587 165)  LC_2 Logic Functioning bit
 (11 6)  (557 166)  (557 166)  routing T_11_10.sp4_v_b_9 <X> T_11_10.sp4_v_t_40
 (13 6)  (559 166)  (559 166)  routing T_11_10.sp4_v_b_9 <X> T_11_10.sp4_v_t_40
 (14 6)  (560 166)  (560 166)  routing T_11_10.sp4_h_l_9 <X> T_11_10.lc_trk_g1_4
 (22 6)  (568 166)  (568 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (569 166)  (569 166)  routing T_11_10.sp4_h_r_7 <X> T_11_10.lc_trk_g1_7
 (24 6)  (570 166)  (570 166)  routing T_11_10.sp4_h_r_7 <X> T_11_10.lc_trk_g1_7
 (27 6)  (573 166)  (573 166)  routing T_11_10.lc_trk_g1_1 <X> T_11_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 166)  (575 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 166)  (578 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 166)  (579 166)  routing T_11_10.lc_trk_g2_0 <X> T_11_10.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 166)  (581 166)  routing T_11_10.lc_trk_g0_7 <X> T_11_10.input_2_3
 (37 6)  (583 166)  (583 166)  LC_3 Logic Functioning bit
 (39 6)  (585 166)  (585 166)  LC_3 Logic Functioning bit
 (40 6)  (586 166)  (586 166)  LC_3 Logic Functioning bit
 (41 6)  (587 166)  (587 166)  LC_3 Logic Functioning bit
 (42 6)  (588 166)  (588 166)  LC_3 Logic Functioning bit
 (14 7)  (560 167)  (560 167)  routing T_11_10.sp4_h_l_9 <X> T_11_10.lc_trk_g1_4
 (15 7)  (561 167)  (561 167)  routing T_11_10.sp4_h_l_9 <X> T_11_10.lc_trk_g1_4
 (16 7)  (562 167)  (562 167)  routing T_11_10.sp4_h_l_9 <X> T_11_10.lc_trk_g1_4
 (17 7)  (563 167)  (563 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (21 7)  (567 167)  (567 167)  routing T_11_10.sp4_h_r_7 <X> T_11_10.lc_trk_g1_7
 (26 7)  (572 167)  (572 167)  routing T_11_10.lc_trk_g2_3 <X> T_11_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 167)  (574 167)  routing T_11_10.lc_trk_g2_3 <X> T_11_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 167)  (575 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (578 167)  (578 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (581 167)  (581 167)  routing T_11_10.lc_trk_g0_7 <X> T_11_10.input_2_3
 (38 7)  (584 167)  (584 167)  LC_3 Logic Functioning bit
 (40 7)  (586 167)  (586 167)  LC_3 Logic Functioning bit
 (41 7)  (587 167)  (587 167)  LC_3 Logic Functioning bit
 (42 7)  (588 167)  (588 167)  LC_3 Logic Functioning bit
 (14 8)  (560 168)  (560 168)  routing T_11_10.sp4_v_t_21 <X> T_11_10.lc_trk_g2_0
 (16 8)  (562 168)  (562 168)  routing T_11_10.sp4_v_t_12 <X> T_11_10.lc_trk_g2_1
 (17 8)  (563 168)  (563 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (564 168)  (564 168)  routing T_11_10.sp4_v_t_12 <X> T_11_10.lc_trk_g2_1
 (22 8)  (568 168)  (568 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (571 168)  (571 168)  routing T_11_10.wire_logic_cluster/lc_2/out <X> T_11_10.lc_trk_g2_2
 (27 8)  (573 168)  (573 168)  routing T_11_10.lc_trk_g3_0 <X> T_11_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 168)  (574 168)  routing T_11_10.lc_trk_g3_0 <X> T_11_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 168)  (575 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 168)  (577 168)  routing T_11_10.lc_trk_g1_4 <X> T_11_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 168)  (578 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 168)  (580 168)  routing T_11_10.lc_trk_g1_4 <X> T_11_10.wire_logic_cluster/lc_4/in_3
 (37 8)  (583 168)  (583 168)  LC_4 Logic Functioning bit
 (42 8)  (588 168)  (588 168)  LC_4 Logic Functioning bit
 (43 8)  (589 168)  (589 168)  LC_4 Logic Functioning bit
 (50 8)  (596 168)  (596 168)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (560 169)  (560 169)  routing T_11_10.sp4_v_t_21 <X> T_11_10.lc_trk_g2_0
 (16 9)  (562 169)  (562 169)  routing T_11_10.sp4_v_t_21 <X> T_11_10.lc_trk_g2_0
 (17 9)  (563 169)  (563 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (568 169)  (568 169)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (37 9)  (583 169)  (583 169)  LC_4 Logic Functioning bit
 (42 9)  (588 169)  (588 169)  LC_4 Logic Functioning bit
 (43 9)  (589 169)  (589 169)  LC_4 Logic Functioning bit
 (16 10)  (562 170)  (562 170)  routing T_11_10.sp4_v_b_37 <X> T_11_10.lc_trk_g2_5
 (17 10)  (563 170)  (563 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (564 170)  (564 170)  routing T_11_10.sp4_v_b_37 <X> T_11_10.lc_trk_g2_5
 (25 10)  (571 170)  (571 170)  routing T_11_10.sp4_h_r_38 <X> T_11_10.lc_trk_g2_6
 (17 11)  (563 171)  (563 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (564 171)  (564 171)  routing T_11_10.sp4_v_b_37 <X> T_11_10.lc_trk_g2_5
 (22 11)  (568 171)  (568 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (569 171)  (569 171)  routing T_11_10.sp4_h_r_38 <X> T_11_10.lc_trk_g2_6
 (24 11)  (570 171)  (570 171)  routing T_11_10.sp4_h_r_38 <X> T_11_10.lc_trk_g2_6
 (14 12)  (560 172)  (560 172)  routing T_11_10.sp4_h_l_21 <X> T_11_10.lc_trk_g3_0
 (17 12)  (563 172)  (563 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (571 172)  (571 172)  routing T_11_10.sp4_h_r_34 <X> T_11_10.lc_trk_g3_2
 (15 13)  (561 173)  (561 173)  routing T_11_10.sp4_h_l_21 <X> T_11_10.lc_trk_g3_0
 (16 13)  (562 173)  (562 173)  routing T_11_10.sp4_h_l_21 <X> T_11_10.lc_trk_g3_0
 (17 13)  (563 173)  (563 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (564 173)  (564 173)  routing T_11_10.sp4_r_v_b_41 <X> T_11_10.lc_trk_g3_1
 (22 13)  (568 173)  (568 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (569 173)  (569 173)  routing T_11_10.sp4_h_r_34 <X> T_11_10.lc_trk_g3_2
 (24 13)  (570 173)  (570 173)  routing T_11_10.sp4_h_r_34 <X> T_11_10.lc_trk_g3_2
 (0 14)  (546 174)  (546 174)  routing T_11_10.glb_netwk_6 <X> T_11_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 174)  (547 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (550 174)  (550 174)  routing T_11_10.sp4_v_b_9 <X> T_11_10.sp4_v_t_44
 (14 14)  (560 174)  (560 174)  routing T_11_10.sp4_v_b_36 <X> T_11_10.lc_trk_g3_4
 (0 15)  (546 175)  (546 175)  routing T_11_10.glb_netwk_6 <X> T_11_10.wire_logic_cluster/lc_7/s_r
 (9 15)  (555 175)  (555 175)  routing T_11_10.sp4_v_b_2 <X> T_11_10.sp4_v_t_47
 (10 15)  (556 175)  (556 175)  routing T_11_10.sp4_v_b_2 <X> T_11_10.sp4_v_t_47
 (14 15)  (560 175)  (560 175)  routing T_11_10.sp4_v_b_36 <X> T_11_10.lc_trk_g3_4
 (16 15)  (562 175)  (562 175)  routing T_11_10.sp4_v_b_36 <X> T_11_10.lc_trk_g3_4
 (17 15)  (563 175)  (563 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_12_10

 (9 0)  (609 160)  (609 160)  routing T_12_10.sp4_h_l_47 <X> T_12_10.sp4_h_r_1
 (10 0)  (610 160)  (610 160)  routing T_12_10.sp4_h_l_47 <X> T_12_10.sp4_h_r_1
 (14 0)  (614 160)  (614 160)  routing T_12_10.wire_logic_cluster/lc_0/out <X> T_12_10.lc_trk_g0_0
 (17 0)  (617 160)  (617 160)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (26 0)  (626 160)  (626 160)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 160)  (629 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 160)  (631 160)  routing T_12_10.lc_trk_g0_7 <X> T_12_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 160)  (632 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (635 160)  (635 160)  routing T_12_10.lc_trk_g3_7 <X> T_12_10.input_2_0
 (39 0)  (639 160)  (639 160)  LC_0 Logic Functioning bit
 (40 0)  (640 160)  (640 160)  LC_0 Logic Functioning bit
 (42 0)  (642 160)  (642 160)  LC_0 Logic Functioning bit
 (4 1)  (604 161)  (604 161)  routing T_12_10.sp4_h_l_41 <X> T_12_10.sp4_h_r_0
 (6 1)  (606 161)  (606 161)  routing T_12_10.sp4_h_l_41 <X> T_12_10.sp4_h_r_0
 (17 1)  (617 161)  (617 161)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (618 161)  (618 161)  routing T_12_10.sp4_r_v_b_34 <X> T_12_10.lc_trk_g0_1
 (22 1)  (622 161)  (622 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (623 161)  (623 161)  routing T_12_10.sp4_h_r_2 <X> T_12_10.lc_trk_g0_2
 (24 1)  (624 161)  (624 161)  routing T_12_10.sp4_h_r_2 <X> T_12_10.lc_trk_g0_2
 (25 1)  (625 161)  (625 161)  routing T_12_10.sp4_h_r_2 <X> T_12_10.lc_trk_g0_2
 (26 1)  (626 161)  (626 161)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 161)  (628 161)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 161)  (629 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 161)  (631 161)  routing T_12_10.lc_trk_g0_7 <X> T_12_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 161)  (632 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (633 161)  (633 161)  routing T_12_10.lc_trk_g3_7 <X> T_12_10.input_2_0
 (34 1)  (634 161)  (634 161)  routing T_12_10.lc_trk_g3_7 <X> T_12_10.input_2_0
 (35 1)  (635 161)  (635 161)  routing T_12_10.lc_trk_g3_7 <X> T_12_10.input_2_0
 (38 1)  (638 161)  (638 161)  LC_0 Logic Functioning bit
 (39 1)  (639 161)  (639 161)  LC_0 Logic Functioning bit
 (40 1)  (640 161)  (640 161)  LC_0 Logic Functioning bit
 (41 1)  (641 161)  (641 161)  LC_0 Logic Functioning bit
 (42 1)  (642 161)  (642 161)  LC_0 Logic Functioning bit
 (43 1)  (643 161)  (643 161)  LC_0 Logic Functioning bit
 (1 2)  (601 162)  (601 162)  routing T_12_10.glb_netwk_5 <X> T_12_10.wire_logic_cluster/lc_7/clk
 (2 2)  (602 162)  (602 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (612 162)  (612 162)  routing T_12_10.sp4_v_t_39 <X> T_12_10.sp4_h_l_39
 (14 2)  (614 162)  (614 162)  routing T_12_10.wire_logic_cluster/lc_4/out <X> T_12_10.lc_trk_g0_4
 (19 2)  (619 162)  (619 162)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (22 2)  (622 162)  (622 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (623 162)  (623 162)  routing T_12_10.sp4_h_r_7 <X> T_12_10.lc_trk_g0_7
 (24 2)  (624 162)  (624 162)  routing T_12_10.sp4_h_r_7 <X> T_12_10.lc_trk_g0_7
 (26 2)  (626 162)  (626 162)  routing T_12_10.lc_trk_g1_6 <X> T_12_10.wire_logic_cluster/lc_1/in_0
 (28 2)  (628 162)  (628 162)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 162)  (629 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 162)  (630 162)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 162)  (632 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (637 162)  (637 162)  LC_1 Logic Functioning bit
 (39 2)  (639 162)  (639 162)  LC_1 Logic Functioning bit
 (40 2)  (640 162)  (640 162)  LC_1 Logic Functioning bit
 (41 2)  (641 162)  (641 162)  LC_1 Logic Functioning bit
 (42 2)  (642 162)  (642 162)  LC_1 Logic Functioning bit
 (0 3)  (600 163)  (600 163)  routing T_12_10.glb_netwk_5 <X> T_12_10.wire_logic_cluster/lc_7/clk
 (8 3)  (608 163)  (608 163)  routing T_12_10.sp4_h_r_7 <X> T_12_10.sp4_v_t_36
 (9 3)  (609 163)  (609 163)  routing T_12_10.sp4_h_r_7 <X> T_12_10.sp4_v_t_36
 (10 3)  (610 163)  (610 163)  routing T_12_10.sp4_h_r_7 <X> T_12_10.sp4_v_t_36
 (11 3)  (611 163)  (611 163)  routing T_12_10.sp4_v_t_39 <X> T_12_10.sp4_h_l_39
 (17 3)  (617 163)  (617 163)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (621 163)  (621 163)  routing T_12_10.sp4_h_r_7 <X> T_12_10.lc_trk_g0_7
 (26 3)  (626 163)  (626 163)  routing T_12_10.lc_trk_g1_6 <X> T_12_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 163)  (627 163)  routing T_12_10.lc_trk_g1_6 <X> T_12_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 163)  (629 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 163)  (631 163)  routing T_12_10.lc_trk_g0_2 <X> T_12_10.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 163)  (632 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (634 163)  (634 163)  routing T_12_10.lc_trk_g1_2 <X> T_12_10.input_2_1
 (35 3)  (635 163)  (635 163)  routing T_12_10.lc_trk_g1_2 <X> T_12_10.input_2_1
 (38 3)  (638 163)  (638 163)  LC_1 Logic Functioning bit
 (40 3)  (640 163)  (640 163)  LC_1 Logic Functioning bit
 (41 3)  (641 163)  (641 163)  LC_1 Logic Functioning bit
 (42 3)  (642 163)  (642 163)  LC_1 Logic Functioning bit
 (0 4)  (600 164)  (600 164)  routing T_12_10.glb_netwk_7 <X> T_12_10.wire_logic_cluster/lc_7/cen
 (1 4)  (601 164)  (601 164)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (5 4)  (605 164)  (605 164)  routing T_12_10.sp4_h_l_37 <X> T_12_10.sp4_h_r_3
 (11 4)  (611 164)  (611 164)  routing T_12_10.sp4_v_t_39 <X> T_12_10.sp4_v_b_5
 (15 4)  (615 164)  (615 164)  routing T_12_10.sp4_h_l_4 <X> T_12_10.lc_trk_g1_1
 (16 4)  (616 164)  (616 164)  routing T_12_10.sp4_h_l_4 <X> T_12_10.lc_trk_g1_1
 (17 4)  (617 164)  (617 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (618 164)  (618 164)  routing T_12_10.sp4_h_l_4 <X> T_12_10.lc_trk_g1_1
 (27 4)  (627 164)  (627 164)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 164)  (628 164)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 164)  (629 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 164)  (630 164)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 164)  (632 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 164)  (633 164)  routing T_12_10.lc_trk_g3_0 <X> T_12_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 164)  (634 164)  routing T_12_10.lc_trk_g3_0 <X> T_12_10.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 164)  (637 164)  LC_2 Logic Functioning bit
 (42 4)  (642 164)  (642 164)  LC_2 Logic Functioning bit
 (43 4)  (643 164)  (643 164)  LC_2 Logic Functioning bit
 (50 4)  (650 164)  (650 164)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (600 165)  (600 165)  routing T_12_10.glb_netwk_7 <X> T_12_10.wire_logic_cluster/lc_7/cen
 (4 5)  (604 165)  (604 165)  routing T_12_10.sp4_h_l_37 <X> T_12_10.sp4_h_r_3
 (11 5)  (611 165)  (611 165)  routing T_12_10.sp4_h_l_40 <X> T_12_10.sp4_h_r_5
 (12 5)  (612 165)  (612 165)  routing T_12_10.sp4_v_t_39 <X> T_12_10.sp4_v_b_5
 (14 5)  (614 165)  (614 165)  routing T_12_10.top_op_0 <X> T_12_10.lc_trk_g1_0
 (15 5)  (615 165)  (615 165)  routing T_12_10.top_op_0 <X> T_12_10.lc_trk_g1_0
 (17 5)  (617 165)  (617 165)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (618 165)  (618 165)  routing T_12_10.sp4_h_l_4 <X> T_12_10.lc_trk_g1_1
 (22 5)  (622 165)  (622 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (623 165)  (623 165)  routing T_12_10.sp4_v_b_18 <X> T_12_10.lc_trk_g1_2
 (24 5)  (624 165)  (624 165)  routing T_12_10.sp4_v_b_18 <X> T_12_10.lc_trk_g1_2
 (30 5)  (630 165)  (630 165)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_2/in_1
 (37 5)  (637 165)  (637 165)  LC_2 Logic Functioning bit
 (42 5)  (642 165)  (642 165)  LC_2 Logic Functioning bit
 (43 5)  (643 165)  (643 165)  LC_2 Logic Functioning bit
 (6 6)  (606 166)  (606 166)  routing T_12_10.sp4_v_b_0 <X> T_12_10.sp4_v_t_38
 (21 6)  (621 166)  (621 166)  routing T_12_10.sp4_v_b_15 <X> T_12_10.lc_trk_g1_7
 (22 6)  (622 166)  (622 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (623 166)  (623 166)  routing T_12_10.sp4_v_b_15 <X> T_12_10.lc_trk_g1_7
 (25 6)  (625 166)  (625 166)  routing T_12_10.sp4_v_t_3 <X> T_12_10.lc_trk_g1_6
 (29 6)  (629 166)  (629 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 166)  (631 166)  routing T_12_10.lc_trk_g0_4 <X> T_12_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 166)  (632 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (637 166)  (637 166)  LC_3 Logic Functioning bit
 (38 6)  (638 166)  (638 166)  LC_3 Logic Functioning bit
 (39 6)  (639 166)  (639 166)  LC_3 Logic Functioning bit
 (40 6)  (640 166)  (640 166)  LC_3 Logic Functioning bit
 (41 6)  (641 166)  (641 166)  LC_3 Logic Functioning bit
 (42 6)  (642 166)  (642 166)  LC_3 Logic Functioning bit
 (43 6)  (643 166)  (643 166)  LC_3 Logic Functioning bit
 (45 6)  (645 166)  (645 166)  LC_3 Logic Functioning bit
 (47 6)  (647 166)  (647 166)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (650 166)  (650 166)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (653 166)  (653 166)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (4 7)  (604 167)  (604 167)  routing T_12_10.sp4_h_r_7 <X> T_12_10.sp4_h_l_38
 (5 7)  (605 167)  (605 167)  routing T_12_10.sp4_v_b_0 <X> T_12_10.sp4_v_t_38
 (6 7)  (606 167)  (606 167)  routing T_12_10.sp4_h_r_7 <X> T_12_10.sp4_h_l_38
 (21 7)  (621 167)  (621 167)  routing T_12_10.sp4_v_b_15 <X> T_12_10.lc_trk_g1_7
 (22 7)  (622 167)  (622 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (623 167)  (623 167)  routing T_12_10.sp4_v_t_3 <X> T_12_10.lc_trk_g1_6
 (25 7)  (625 167)  (625 167)  routing T_12_10.sp4_v_t_3 <X> T_12_10.lc_trk_g1_6
 (27 7)  (627 167)  (627 167)  routing T_12_10.lc_trk_g1_0 <X> T_12_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 167)  (629 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (636 167)  (636 167)  LC_3 Logic Functioning bit
 (37 7)  (637 167)  (637 167)  LC_3 Logic Functioning bit
 (38 7)  (638 167)  (638 167)  LC_3 Logic Functioning bit
 (39 7)  (639 167)  (639 167)  LC_3 Logic Functioning bit
 (40 7)  (640 167)  (640 167)  LC_3 Logic Functioning bit
 (41 7)  (641 167)  (641 167)  LC_3 Logic Functioning bit
 (42 7)  (642 167)  (642 167)  LC_3 Logic Functioning bit
 (43 7)  (643 167)  (643 167)  LC_3 Logic Functioning bit
 (45 7)  (645 167)  (645 167)  LC_3 Logic Functioning bit
 (3 8)  (603 168)  (603 168)  routing T_12_10.sp12_v_t_22 <X> T_12_10.sp12_v_b_1
 (5 8)  (605 168)  (605 168)  routing T_12_10.sp4_v_t_43 <X> T_12_10.sp4_h_r_6
 (21 8)  (621 168)  (621 168)  routing T_12_10.sp4_v_t_22 <X> T_12_10.lc_trk_g2_3
 (22 8)  (622 168)  (622 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (623 168)  (623 168)  routing T_12_10.sp4_v_t_22 <X> T_12_10.lc_trk_g2_3
 (27 8)  (627 168)  (627 168)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 168)  (628 168)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 168)  (629 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 168)  (632 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 168)  (633 168)  routing T_12_10.lc_trk_g2_3 <X> T_12_10.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 168)  (635 168)  routing T_12_10.lc_trk_g1_7 <X> T_12_10.input_2_4
 (37 8)  (637 168)  (637 168)  LC_4 Logic Functioning bit
 (39 8)  (639 168)  (639 168)  LC_4 Logic Functioning bit
 (11 9)  (611 169)  (611 169)  routing T_12_10.sp4_h_l_45 <X> T_12_10.sp4_h_r_8
 (21 9)  (621 169)  (621 169)  routing T_12_10.sp4_v_t_22 <X> T_12_10.lc_trk_g2_3
 (27 9)  (627 169)  (627 169)  routing T_12_10.lc_trk_g1_1 <X> T_12_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 169)  (629 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 169)  (630 169)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 169)  (631 169)  routing T_12_10.lc_trk_g2_3 <X> T_12_10.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 169)  (632 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (634 169)  (634 169)  routing T_12_10.lc_trk_g1_7 <X> T_12_10.input_2_4
 (35 9)  (635 169)  (635 169)  routing T_12_10.lc_trk_g1_7 <X> T_12_10.input_2_4
 (39 9)  (639 169)  (639 169)  LC_4 Logic Functioning bit
 (14 10)  (614 170)  (614 170)  routing T_12_10.sp4_v_b_36 <X> T_12_10.lc_trk_g2_4
 (14 11)  (614 171)  (614 171)  routing T_12_10.sp4_v_b_36 <X> T_12_10.lc_trk_g2_4
 (16 11)  (616 171)  (616 171)  routing T_12_10.sp4_v_b_36 <X> T_12_10.lc_trk_g2_4
 (17 11)  (617 171)  (617 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (622 171)  (622 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (15 13)  (615 173)  (615 173)  routing T_12_10.sp4_v_t_29 <X> T_12_10.lc_trk_g3_0
 (16 13)  (616 173)  (616 173)  routing T_12_10.sp4_v_t_29 <X> T_12_10.lc_trk_g3_0
 (17 13)  (617 173)  (617 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (622 173)  (622 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (625 173)  (625 173)  routing T_12_10.sp4_r_v_b_42 <X> T_12_10.lc_trk_g3_2
 (0 14)  (600 174)  (600 174)  routing T_12_10.glb_netwk_6 <X> T_12_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 174)  (601 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (6 14)  (606 174)  (606 174)  routing T_12_10.sp4_v_b_6 <X> T_12_10.sp4_v_t_44
 (11 14)  (611 174)  (611 174)  routing T_12_10.sp4_h_l_43 <X> T_12_10.sp4_v_t_46
 (21 14)  (621 174)  (621 174)  routing T_12_10.sp4_h_r_39 <X> T_12_10.lc_trk_g3_7
 (22 14)  (622 174)  (622 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (623 174)  (623 174)  routing T_12_10.sp4_h_r_39 <X> T_12_10.lc_trk_g3_7
 (24 14)  (624 174)  (624 174)  routing T_12_10.sp4_h_r_39 <X> T_12_10.lc_trk_g3_7
 (0 15)  (600 175)  (600 175)  routing T_12_10.glb_netwk_6 <X> T_12_10.wire_logic_cluster/lc_7/s_r
 (5 15)  (605 175)  (605 175)  routing T_12_10.sp4_v_b_6 <X> T_12_10.sp4_v_t_44
 (22 15)  (622 175)  (622 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (623 175)  (623 175)  routing T_12_10.sp4_v_b_46 <X> T_12_10.lc_trk_g3_6
 (24 15)  (624 175)  (624 175)  routing T_12_10.sp4_v_b_46 <X> T_12_10.lc_trk_g3_6


LogicTile_13_10

 (6 0)  (660 160)  (660 160)  routing T_13_10.sp4_h_r_7 <X> T_13_10.sp4_v_b_0
 (8 0)  (662 160)  (662 160)  routing T_13_10.sp4_v_b_1 <X> T_13_10.sp4_h_r_1
 (9 0)  (663 160)  (663 160)  routing T_13_10.sp4_v_b_1 <X> T_13_10.sp4_h_r_1
 (14 0)  (668 160)  (668 160)  routing T_13_10.sp4_h_r_8 <X> T_13_10.lc_trk_g0_0
 (17 0)  (671 160)  (671 160)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (680 160)  (680 160)  routing T_13_10.lc_trk_g0_6 <X> T_13_10.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 160)  (683 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 160)  (684 160)  routing T_13_10.lc_trk_g0_7 <X> T_13_10.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 160)  (685 160)  routing T_13_10.lc_trk_g2_7 <X> T_13_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 160)  (686 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 160)  (687 160)  routing T_13_10.lc_trk_g2_7 <X> T_13_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 160)  (689 160)  routing T_13_10.lc_trk_g0_4 <X> T_13_10.input_2_0
 (37 0)  (691 160)  (691 160)  LC_0 Logic Functioning bit
 (39 0)  (693 160)  (693 160)  LC_0 Logic Functioning bit
 (40 0)  (694 160)  (694 160)  LC_0 Logic Functioning bit
 (41 0)  (695 160)  (695 160)  LC_0 Logic Functioning bit
 (42 0)  (696 160)  (696 160)  LC_0 Logic Functioning bit
 (4 1)  (658 161)  (658 161)  routing T_13_10.sp4_h_l_41 <X> T_13_10.sp4_h_r_0
 (6 1)  (660 161)  (660 161)  routing T_13_10.sp4_h_l_41 <X> T_13_10.sp4_h_r_0
 (15 1)  (669 161)  (669 161)  routing T_13_10.sp4_h_r_8 <X> T_13_10.lc_trk_g0_0
 (16 1)  (670 161)  (670 161)  routing T_13_10.sp4_h_r_8 <X> T_13_10.lc_trk_g0_0
 (17 1)  (671 161)  (671 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (676 161)  (676 161)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (677 161)  (677 161)  routing T_13_10.sp12_h_r_10 <X> T_13_10.lc_trk_g0_2
 (26 1)  (680 161)  (680 161)  routing T_13_10.lc_trk_g0_6 <X> T_13_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 161)  (683 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 161)  (684 161)  routing T_13_10.lc_trk_g0_7 <X> T_13_10.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 161)  (685 161)  routing T_13_10.lc_trk_g2_7 <X> T_13_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 161)  (686 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (38 1)  (692 161)  (692 161)  LC_0 Logic Functioning bit
 (40 1)  (694 161)  (694 161)  LC_0 Logic Functioning bit
 (41 1)  (695 161)  (695 161)  LC_0 Logic Functioning bit
 (42 1)  (696 161)  (696 161)  LC_0 Logic Functioning bit
 (1 2)  (655 162)  (655 162)  routing T_13_10.glb_netwk_5 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (2 2)  (656 162)  (656 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (659 162)  (659 162)  routing T_13_10.sp4_h_r_9 <X> T_13_10.sp4_h_l_37
 (15 2)  (669 162)  (669 162)  routing T_13_10.sp4_h_r_5 <X> T_13_10.lc_trk_g0_5
 (16 2)  (670 162)  (670 162)  routing T_13_10.sp4_h_r_5 <X> T_13_10.lc_trk_g0_5
 (17 2)  (671 162)  (671 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (676 162)  (676 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (677 162)  (677 162)  routing T_13_10.sp4_h_r_7 <X> T_13_10.lc_trk_g0_7
 (24 2)  (678 162)  (678 162)  routing T_13_10.sp4_h_r_7 <X> T_13_10.lc_trk_g0_7
 (25 2)  (679 162)  (679 162)  routing T_13_10.sp4_v_b_6 <X> T_13_10.lc_trk_g0_6
 (26 2)  (680 162)  (680 162)  routing T_13_10.lc_trk_g0_5 <X> T_13_10.wire_logic_cluster/lc_1/in_0
 (31 2)  (685 162)  (685 162)  routing T_13_10.lc_trk_g1_5 <X> T_13_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 162)  (686 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 162)  (688 162)  routing T_13_10.lc_trk_g1_5 <X> T_13_10.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 162)  (691 162)  LC_1 Logic Functioning bit
 (42 2)  (696 162)  (696 162)  LC_1 Logic Functioning bit
 (43 2)  (697 162)  (697 162)  LC_1 Logic Functioning bit
 (50 2)  (704 162)  (704 162)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (654 163)  (654 163)  routing T_13_10.glb_netwk_5 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (4 3)  (658 163)  (658 163)  routing T_13_10.sp4_h_r_9 <X> T_13_10.sp4_h_l_37
 (5 3)  (659 163)  (659 163)  routing T_13_10.sp4_h_l_37 <X> T_13_10.sp4_v_t_37
 (11 3)  (665 163)  (665 163)  routing T_13_10.sp4_h_r_6 <X> T_13_10.sp4_h_l_39
 (13 3)  (667 163)  (667 163)  routing T_13_10.sp4_h_r_6 <X> T_13_10.sp4_h_l_39
 (15 3)  (669 163)  (669 163)  routing T_13_10.sp4_v_t_9 <X> T_13_10.lc_trk_g0_4
 (16 3)  (670 163)  (670 163)  routing T_13_10.sp4_v_t_9 <X> T_13_10.lc_trk_g0_4
 (17 3)  (671 163)  (671 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (18 3)  (672 163)  (672 163)  routing T_13_10.sp4_h_r_5 <X> T_13_10.lc_trk_g0_5
 (21 3)  (675 163)  (675 163)  routing T_13_10.sp4_h_r_7 <X> T_13_10.lc_trk_g0_7
 (22 3)  (676 163)  (676 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (677 163)  (677 163)  routing T_13_10.sp4_v_b_6 <X> T_13_10.lc_trk_g0_6
 (29 3)  (683 163)  (683 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 163)  (690 163)  LC_1 Logic Functioning bit
 (42 3)  (696 163)  (696 163)  LC_1 Logic Functioning bit
 (43 3)  (697 163)  (697 163)  LC_1 Logic Functioning bit
 (0 4)  (654 164)  (654 164)  routing T_13_10.glb_netwk_7 <X> T_13_10.wire_logic_cluster/lc_7/cen
 (1 4)  (655 164)  (655 164)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (3 4)  (657 164)  (657 164)  routing T_13_10.sp12_v_t_23 <X> T_13_10.sp12_h_r_0
 (4 4)  (658 164)  (658 164)  routing T_13_10.sp4_v_t_38 <X> T_13_10.sp4_v_b_3
 (9 4)  (663 164)  (663 164)  routing T_13_10.sp4_v_t_41 <X> T_13_10.sp4_h_r_4
 (22 4)  (676 164)  (676 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (677 164)  (677 164)  routing T_13_10.sp4_h_r_3 <X> T_13_10.lc_trk_g1_3
 (24 4)  (678 164)  (678 164)  routing T_13_10.sp4_h_r_3 <X> T_13_10.lc_trk_g1_3
 (29 4)  (683 164)  (683 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 164)  (686 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 164)  (688 164)  routing T_13_10.lc_trk_g1_0 <X> T_13_10.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 164)  (691 164)  LC_2 Logic Functioning bit
 (39 4)  (693 164)  (693 164)  LC_2 Logic Functioning bit
 (40 4)  (694 164)  (694 164)  LC_2 Logic Functioning bit
 (41 4)  (695 164)  (695 164)  LC_2 Logic Functioning bit
 (42 4)  (696 164)  (696 164)  LC_2 Logic Functioning bit
 (0 5)  (654 165)  (654 165)  routing T_13_10.glb_netwk_7 <X> T_13_10.wire_logic_cluster/lc_7/cen
 (14 5)  (668 165)  (668 165)  routing T_13_10.sp4_h_r_0 <X> T_13_10.lc_trk_g1_0
 (15 5)  (669 165)  (669 165)  routing T_13_10.sp4_h_r_0 <X> T_13_10.lc_trk_g1_0
 (16 5)  (670 165)  (670 165)  routing T_13_10.sp4_h_r_0 <X> T_13_10.lc_trk_g1_0
 (17 5)  (671 165)  (671 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (675 165)  (675 165)  routing T_13_10.sp4_h_r_3 <X> T_13_10.lc_trk_g1_3
 (26 5)  (680 165)  (680 165)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 165)  (681 165)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 165)  (682 165)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 165)  (683 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 165)  (686 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (38 5)  (692 165)  (692 165)  LC_2 Logic Functioning bit
 (40 5)  (694 165)  (694 165)  LC_2 Logic Functioning bit
 (41 5)  (695 165)  (695 165)  LC_2 Logic Functioning bit
 (42 5)  (696 165)  (696 165)  LC_2 Logic Functioning bit
 (14 6)  (668 166)  (668 166)  routing T_13_10.wire_logic_cluster/lc_4/out <X> T_13_10.lc_trk_g1_4
 (17 6)  (671 166)  (671 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (680 166)  (680 166)  routing T_13_10.lc_trk_g2_5 <X> T_13_10.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 166)  (681 166)  routing T_13_10.lc_trk_g1_3 <X> T_13_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 166)  (683 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 166)  (685 166)  routing T_13_10.lc_trk_g2_4 <X> T_13_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 166)  (686 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 166)  (687 166)  routing T_13_10.lc_trk_g2_4 <X> T_13_10.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 166)  (691 166)  LC_3 Logic Functioning bit
 (42 6)  (696 166)  (696 166)  LC_3 Logic Functioning bit
 (50 6)  (704 166)  (704 166)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (671 167)  (671 167)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (672 167)  (672 167)  routing T_13_10.sp4_r_v_b_29 <X> T_13_10.lc_trk_g1_5
 (28 7)  (682 167)  (682 167)  routing T_13_10.lc_trk_g2_5 <X> T_13_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 167)  (683 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 167)  (684 167)  routing T_13_10.lc_trk_g1_3 <X> T_13_10.wire_logic_cluster/lc_3/in_1
 (43 7)  (697 167)  (697 167)  LC_3 Logic Functioning bit
 (11 8)  (665 168)  (665 168)  routing T_13_10.sp4_h_r_3 <X> T_13_10.sp4_v_b_8
 (17 8)  (671 168)  (671 168)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 168)  (672 168)  routing T_13_10.wire_logic_cluster/lc_1/out <X> T_13_10.lc_trk_g2_1
 (27 8)  (681 168)  (681 168)  routing T_13_10.lc_trk_g3_4 <X> T_13_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 168)  (682 168)  routing T_13_10.lc_trk_g3_4 <X> T_13_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 168)  (683 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 168)  (684 168)  routing T_13_10.lc_trk_g3_4 <X> T_13_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 168)  (686 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 168)  (687 168)  routing T_13_10.lc_trk_g2_1 <X> T_13_10.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 168)  (691 168)  LC_4 Logic Functioning bit
 (38 8)  (692 168)  (692 168)  LC_4 Logic Functioning bit
 (39 8)  (693 168)  (693 168)  LC_4 Logic Functioning bit
 (40 8)  (694 168)  (694 168)  LC_4 Logic Functioning bit
 (41 8)  (695 168)  (695 168)  LC_4 Logic Functioning bit
 (42 8)  (696 168)  (696 168)  LC_4 Logic Functioning bit
 (43 8)  (697 168)  (697 168)  LC_4 Logic Functioning bit
 (45 8)  (699 168)  (699 168)  LC_4 Logic Functioning bit
 (46 8)  (700 168)  (700 168)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (702 168)  (702 168)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (704 168)  (704 168)  Cascade bit: LH_LC04_inmux02_5

 (13 9)  (667 169)  (667 169)  routing T_13_10.sp4_v_t_38 <X> T_13_10.sp4_h_r_8
 (26 9)  (680 169)  (680 169)  routing T_13_10.lc_trk_g0_2 <X> T_13_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 169)  (683 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (690 169)  (690 169)  LC_4 Logic Functioning bit
 (37 9)  (691 169)  (691 169)  LC_4 Logic Functioning bit
 (38 9)  (692 169)  (692 169)  LC_4 Logic Functioning bit
 (39 9)  (693 169)  (693 169)  LC_4 Logic Functioning bit
 (40 9)  (694 169)  (694 169)  LC_4 Logic Functioning bit
 (41 9)  (695 169)  (695 169)  LC_4 Logic Functioning bit
 (42 9)  (696 169)  (696 169)  LC_4 Logic Functioning bit
 (43 9)  (697 169)  (697 169)  LC_4 Logic Functioning bit
 (45 9)  (699 169)  (699 169)  LC_4 Logic Functioning bit
 (52 9)  (706 169)  (706 169)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (12 10)  (666 170)  (666 170)  routing T_13_10.sp4_h_r_5 <X> T_13_10.sp4_h_l_45
 (14 10)  (668 170)  (668 170)  routing T_13_10.sp4_v_b_36 <X> T_13_10.lc_trk_g2_4
 (16 10)  (670 170)  (670 170)  routing T_13_10.sp4_v_b_37 <X> T_13_10.lc_trk_g2_5
 (17 10)  (671 170)  (671 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 170)  (672 170)  routing T_13_10.sp4_v_b_37 <X> T_13_10.lc_trk_g2_5
 (21 10)  (675 170)  (675 170)  routing T_13_10.sp4_v_t_26 <X> T_13_10.lc_trk_g2_7
 (22 10)  (676 170)  (676 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (677 170)  (677 170)  routing T_13_10.sp4_v_t_26 <X> T_13_10.lc_trk_g2_7
 (29 10)  (683 170)  (683 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 170)  (686 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 170)  (687 170)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 170)  (688 170)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 170)  (689 170)  routing T_13_10.lc_trk_g1_4 <X> T_13_10.input_2_5
 (37 10)  (691 170)  (691 170)  LC_5 Logic Functioning bit
 (39 10)  (693 170)  (693 170)  LC_5 Logic Functioning bit
 (40 10)  (694 170)  (694 170)  LC_5 Logic Functioning bit
 (41 10)  (695 170)  (695 170)  LC_5 Logic Functioning bit
 (42 10)  (696 170)  (696 170)  LC_5 Logic Functioning bit
 (47 10)  (701 170)  (701 170)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (5 11)  (659 171)  (659 171)  routing T_13_10.sp4_h_l_43 <X> T_13_10.sp4_v_t_43
 (8 11)  (662 171)  (662 171)  routing T_13_10.sp4_h_r_7 <X> T_13_10.sp4_v_t_42
 (9 11)  (663 171)  (663 171)  routing T_13_10.sp4_h_r_7 <X> T_13_10.sp4_v_t_42
 (13 11)  (667 171)  (667 171)  routing T_13_10.sp4_h_r_5 <X> T_13_10.sp4_h_l_45
 (14 11)  (668 171)  (668 171)  routing T_13_10.sp4_v_b_36 <X> T_13_10.lc_trk_g2_4
 (16 11)  (670 171)  (670 171)  routing T_13_10.sp4_v_b_36 <X> T_13_10.lc_trk_g2_4
 (17 11)  (671 171)  (671 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (672 171)  (672 171)  routing T_13_10.sp4_v_b_37 <X> T_13_10.lc_trk_g2_5
 (21 11)  (675 171)  (675 171)  routing T_13_10.sp4_v_t_26 <X> T_13_10.lc_trk_g2_7
 (27 11)  (681 171)  (681 171)  routing T_13_10.lc_trk_g3_0 <X> T_13_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 171)  (682 171)  routing T_13_10.lc_trk_g3_0 <X> T_13_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 171)  (683 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 171)  (685 171)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 171)  (686 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (688 171)  (688 171)  routing T_13_10.lc_trk_g1_4 <X> T_13_10.input_2_5
 (38 11)  (692 171)  (692 171)  LC_5 Logic Functioning bit
 (40 11)  (694 171)  (694 171)  LC_5 Logic Functioning bit
 (41 11)  (695 171)  (695 171)  LC_5 Logic Functioning bit
 (42 11)  (696 171)  (696 171)  LC_5 Logic Functioning bit
 (14 12)  (668 172)  (668 172)  routing T_13_10.sp4_v_b_24 <X> T_13_10.lc_trk_g3_0
 (21 12)  (675 172)  (675 172)  routing T_13_10.sp4_v_t_22 <X> T_13_10.lc_trk_g3_3
 (22 12)  (676 172)  (676 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (677 172)  (677 172)  routing T_13_10.sp4_v_t_22 <X> T_13_10.lc_trk_g3_3
 (10 13)  (664 173)  (664 173)  routing T_13_10.sp4_h_r_5 <X> T_13_10.sp4_v_b_10
 (16 13)  (670 173)  (670 173)  routing T_13_10.sp4_v_b_24 <X> T_13_10.lc_trk_g3_0
 (17 13)  (671 173)  (671 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (21 13)  (675 173)  (675 173)  routing T_13_10.sp4_v_t_22 <X> T_13_10.lc_trk_g3_3
 (0 14)  (654 174)  (654 174)  routing T_13_10.glb_netwk_6 <X> T_13_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 174)  (655 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (658 174)  (658 174)  routing T_13_10.sp4_h_r_3 <X> T_13_10.sp4_v_t_44
 (6 14)  (660 174)  (660 174)  routing T_13_10.sp4_h_r_3 <X> T_13_10.sp4_v_t_44
 (8 14)  (662 174)  (662 174)  routing T_13_10.sp4_h_r_10 <X> T_13_10.sp4_h_l_47
 (11 14)  (665 174)  (665 174)  routing T_13_10.sp4_h_r_5 <X> T_13_10.sp4_v_t_46
 (13 14)  (667 174)  (667 174)  routing T_13_10.sp4_h_r_5 <X> T_13_10.sp4_v_t_46
 (0 15)  (654 175)  (654 175)  routing T_13_10.glb_netwk_6 <X> T_13_10.wire_logic_cluster/lc_7/s_r
 (3 15)  (657 175)  (657 175)  routing T_13_10.sp12_h_l_22 <X> T_13_10.sp12_v_t_22
 (5 15)  (659 175)  (659 175)  routing T_13_10.sp4_h_r_3 <X> T_13_10.sp4_v_t_44
 (12 15)  (666 175)  (666 175)  routing T_13_10.sp4_h_r_5 <X> T_13_10.sp4_v_t_46
 (15 15)  (669 175)  (669 175)  routing T_13_10.tnr_op_4 <X> T_13_10.lc_trk_g3_4
 (17 15)  (671 175)  (671 175)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


LogicTile_14_10

 (9 0)  (717 160)  (717 160)  routing T_14_10.sp4_h_l_47 <X> T_14_10.sp4_h_r_1
 (10 0)  (718 160)  (718 160)  routing T_14_10.sp4_h_l_47 <X> T_14_10.sp4_h_r_1
 (12 0)  (720 160)  (720 160)  routing T_14_10.sp4_v_t_39 <X> T_14_10.sp4_h_r_2
 (14 0)  (722 160)  (722 160)  routing T_14_10.sp4_h_l_5 <X> T_14_10.lc_trk_g0_0
 (21 0)  (729 160)  (729 160)  routing T_14_10.wire_logic_cluster/lc_3/out <X> T_14_10.lc_trk_g0_3
 (22 0)  (730 160)  (730 160)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (735 160)  (735 160)  routing T_14_10.lc_trk_g1_4 <X> T_14_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 160)  (737 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 160)  (738 160)  routing T_14_10.lc_trk_g1_4 <X> T_14_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 160)  (740 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 160)  (742 160)  routing T_14_10.lc_trk_g1_2 <X> T_14_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 160)  (743 160)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.input_2_0
 (37 0)  (745 160)  (745 160)  LC_0 Logic Functioning bit
 (39 0)  (747 160)  (747 160)  LC_0 Logic Functioning bit
 (40 0)  (748 160)  (748 160)  LC_0 Logic Functioning bit
 (41 0)  (749 160)  (749 160)  LC_0 Logic Functioning bit
 (42 0)  (750 160)  (750 160)  LC_0 Logic Functioning bit
 (5 1)  (713 161)  (713 161)  routing T_14_10.sp4_h_r_0 <X> T_14_10.sp4_v_b_0
 (14 1)  (722 161)  (722 161)  routing T_14_10.sp4_h_l_5 <X> T_14_10.lc_trk_g0_0
 (15 1)  (723 161)  (723 161)  routing T_14_10.sp4_h_l_5 <X> T_14_10.lc_trk_g0_0
 (16 1)  (724 161)  (724 161)  routing T_14_10.sp4_h_l_5 <X> T_14_10.lc_trk_g0_0
 (17 1)  (725 161)  (725 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (28 1)  (736 161)  (736 161)  routing T_14_10.lc_trk_g2_0 <X> T_14_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 161)  (737 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 161)  (739 161)  routing T_14_10.lc_trk_g1_2 <X> T_14_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 161)  (740 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (741 161)  (741 161)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.input_2_0
 (34 1)  (742 161)  (742 161)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.input_2_0
 (38 1)  (746 161)  (746 161)  LC_0 Logic Functioning bit
 (40 1)  (748 161)  (748 161)  LC_0 Logic Functioning bit
 (41 1)  (749 161)  (749 161)  LC_0 Logic Functioning bit
 (42 1)  (750 161)  (750 161)  LC_0 Logic Functioning bit
 (1 2)  (709 162)  (709 162)  routing T_14_10.glb_netwk_5 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (2 2)  (710 162)  (710 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (3 2)  (711 162)  (711 162)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23
 (6 2)  (714 162)  (714 162)  routing T_14_10.sp4_h_l_42 <X> T_14_10.sp4_v_t_37
 (14 2)  (722 162)  (722 162)  routing T_14_10.sp4_v_t_1 <X> T_14_10.lc_trk_g0_4
 (17 2)  (725 162)  (725 162)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (726 162)  (726 162)  routing T_14_10.bnr_op_5 <X> T_14_10.lc_trk_g0_5
 (25 2)  (733 162)  (733 162)  routing T_14_10.sp4_h_r_14 <X> T_14_10.lc_trk_g0_6
 (29 2)  (737 162)  (737 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 162)  (739 162)  routing T_14_10.lc_trk_g2_4 <X> T_14_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 162)  (740 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 162)  (741 162)  routing T_14_10.lc_trk_g2_4 <X> T_14_10.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 162)  (745 162)  LC_1 Logic Functioning bit
 (42 2)  (750 162)  (750 162)  LC_1 Logic Functioning bit
 (43 2)  (751 162)  (751 162)  LC_1 Logic Functioning bit
 (50 2)  (758 162)  (758 162)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (708 163)  (708 163)  routing T_14_10.glb_netwk_5 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (3 3)  (711 163)  (711 163)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23
 (8 3)  (716 163)  (716 163)  routing T_14_10.sp4_h_l_36 <X> T_14_10.sp4_v_t_36
 (13 3)  (721 163)  (721 163)  routing T_14_10.sp4_v_b_9 <X> T_14_10.sp4_h_l_39
 (14 3)  (722 163)  (722 163)  routing T_14_10.sp4_v_t_1 <X> T_14_10.lc_trk_g0_4
 (16 3)  (724 163)  (724 163)  routing T_14_10.sp4_v_t_1 <X> T_14_10.lc_trk_g0_4
 (17 3)  (725 163)  (725 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (726 163)  (726 163)  routing T_14_10.bnr_op_5 <X> T_14_10.lc_trk_g0_5
 (22 3)  (730 163)  (730 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (731 163)  (731 163)  routing T_14_10.sp4_h_r_14 <X> T_14_10.lc_trk_g0_6
 (24 3)  (732 163)  (732 163)  routing T_14_10.sp4_h_r_14 <X> T_14_10.lc_trk_g0_6
 (37 3)  (745 163)  (745 163)  LC_1 Logic Functioning bit
 (42 3)  (750 163)  (750 163)  LC_1 Logic Functioning bit
 (43 3)  (751 163)  (751 163)  LC_1 Logic Functioning bit
 (0 4)  (708 164)  (708 164)  routing T_14_10.glb_netwk_7 <X> T_14_10.wire_logic_cluster/lc_7/cen
 (1 4)  (709 164)  (709 164)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (15 4)  (723 164)  (723 164)  routing T_14_10.sp12_h_r_1 <X> T_14_10.lc_trk_g1_1
 (17 4)  (725 164)  (725 164)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (726 164)  (726 164)  routing T_14_10.sp12_h_r_1 <X> T_14_10.lc_trk_g1_1
 (25 4)  (733 164)  (733 164)  routing T_14_10.sp4_h_l_7 <X> T_14_10.lc_trk_g1_2
 (27 4)  (735 164)  (735 164)  routing T_14_10.lc_trk_g3_4 <X> T_14_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 164)  (736 164)  routing T_14_10.lc_trk_g3_4 <X> T_14_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 164)  (737 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 164)  (738 164)  routing T_14_10.lc_trk_g3_4 <X> T_14_10.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 164)  (740 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (745 164)  (745 164)  LC_2 Logic Functioning bit
 (38 4)  (746 164)  (746 164)  LC_2 Logic Functioning bit
 (39 4)  (747 164)  (747 164)  LC_2 Logic Functioning bit
 (40 4)  (748 164)  (748 164)  LC_2 Logic Functioning bit
 (41 4)  (749 164)  (749 164)  LC_2 Logic Functioning bit
 (42 4)  (750 164)  (750 164)  LC_2 Logic Functioning bit
 (43 4)  (751 164)  (751 164)  LC_2 Logic Functioning bit
 (45 4)  (753 164)  (753 164)  LC_2 Logic Functioning bit
 (46 4)  (754 164)  (754 164)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (758 164)  (758 164)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (708 165)  (708 165)  routing T_14_10.glb_netwk_7 <X> T_14_10.wire_logic_cluster/lc_7/cen
 (4 5)  (712 165)  (712 165)  routing T_14_10.sp4_h_l_42 <X> T_14_10.sp4_h_r_3
 (6 5)  (714 165)  (714 165)  routing T_14_10.sp4_h_l_42 <X> T_14_10.sp4_h_r_3
 (18 5)  (726 165)  (726 165)  routing T_14_10.sp12_h_r_1 <X> T_14_10.lc_trk_g1_1
 (22 5)  (730 165)  (730 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (731 165)  (731 165)  routing T_14_10.sp4_h_l_7 <X> T_14_10.lc_trk_g1_2
 (24 5)  (732 165)  (732 165)  routing T_14_10.sp4_h_l_7 <X> T_14_10.lc_trk_g1_2
 (25 5)  (733 165)  (733 165)  routing T_14_10.sp4_h_l_7 <X> T_14_10.lc_trk_g1_2
 (27 5)  (735 165)  (735 165)  routing T_14_10.lc_trk_g3_1 <X> T_14_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 165)  (736 165)  routing T_14_10.lc_trk_g3_1 <X> T_14_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 165)  (737 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 165)  (739 165)  routing T_14_10.lc_trk_g0_3 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 165)  (744 165)  LC_2 Logic Functioning bit
 (37 5)  (745 165)  (745 165)  LC_2 Logic Functioning bit
 (38 5)  (746 165)  (746 165)  LC_2 Logic Functioning bit
 (39 5)  (747 165)  (747 165)  LC_2 Logic Functioning bit
 (40 5)  (748 165)  (748 165)  LC_2 Logic Functioning bit
 (41 5)  (749 165)  (749 165)  LC_2 Logic Functioning bit
 (42 5)  (750 165)  (750 165)  LC_2 Logic Functioning bit
 (43 5)  (751 165)  (751 165)  LC_2 Logic Functioning bit
 (45 5)  (753 165)  (753 165)  LC_2 Logic Functioning bit
 (46 5)  (754 165)  (754 165)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (47 5)  (755 165)  (755 165)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (756 165)  (756 165)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (11 6)  (719 166)  (719 166)  routing T_14_10.sp4_h_r_11 <X> T_14_10.sp4_v_t_40
 (13 6)  (721 166)  (721 166)  routing T_14_10.sp4_h_r_11 <X> T_14_10.sp4_v_t_40
 (26 6)  (734 166)  (734 166)  routing T_14_10.lc_trk_g2_5 <X> T_14_10.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 166)  (736 166)  routing T_14_10.lc_trk_g2_2 <X> T_14_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 166)  (737 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 166)  (740 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 166)  (742 166)  routing T_14_10.lc_trk_g1_1 <X> T_14_10.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 166)  (743 166)  routing T_14_10.lc_trk_g0_5 <X> T_14_10.input_2_3
 (37 6)  (745 166)  (745 166)  LC_3 Logic Functioning bit
 (42 6)  (750 166)  (750 166)  LC_3 Logic Functioning bit
 (12 7)  (720 167)  (720 167)  routing T_14_10.sp4_h_r_11 <X> T_14_10.sp4_v_t_40
 (14 7)  (722 167)  (722 167)  routing T_14_10.sp4_r_v_b_28 <X> T_14_10.lc_trk_g1_4
 (17 7)  (725 167)  (725 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (730 167)  (730 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (731 167)  (731 167)  routing T_14_10.sp4_h_r_6 <X> T_14_10.lc_trk_g1_6
 (24 7)  (732 167)  (732 167)  routing T_14_10.sp4_h_r_6 <X> T_14_10.lc_trk_g1_6
 (25 7)  (733 167)  (733 167)  routing T_14_10.sp4_h_r_6 <X> T_14_10.lc_trk_g1_6
 (28 7)  (736 167)  (736 167)  routing T_14_10.lc_trk_g2_5 <X> T_14_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 167)  (737 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 167)  (738 167)  routing T_14_10.lc_trk_g2_2 <X> T_14_10.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 167)  (740 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (43 7)  (751 167)  (751 167)  LC_3 Logic Functioning bit
 (14 8)  (722 168)  (722 168)  routing T_14_10.sp4_h_l_21 <X> T_14_10.lc_trk_g2_0
 (25 8)  (733 168)  (733 168)  routing T_14_10.sp4_v_t_23 <X> T_14_10.lc_trk_g2_2
 (26 8)  (734 168)  (734 168)  routing T_14_10.lc_trk_g0_4 <X> T_14_10.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 168)  (735 168)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 168)  (737 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 168)  (738 168)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 168)  (740 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 168)  (741 168)  routing T_14_10.lc_trk_g3_2 <X> T_14_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 168)  (742 168)  routing T_14_10.lc_trk_g3_2 <X> T_14_10.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 168)  (743 168)  routing T_14_10.lc_trk_g0_6 <X> T_14_10.input_2_4
 (37 8)  (745 168)  (745 168)  LC_4 Logic Functioning bit
 (39 8)  (747 168)  (747 168)  LC_4 Logic Functioning bit
 (40 8)  (748 168)  (748 168)  LC_4 Logic Functioning bit
 (41 8)  (749 168)  (749 168)  LC_4 Logic Functioning bit
 (42 8)  (750 168)  (750 168)  LC_4 Logic Functioning bit
 (15 9)  (723 169)  (723 169)  routing T_14_10.sp4_h_l_21 <X> T_14_10.lc_trk_g2_0
 (16 9)  (724 169)  (724 169)  routing T_14_10.sp4_h_l_21 <X> T_14_10.lc_trk_g2_0
 (17 9)  (725 169)  (725 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (730 169)  (730 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (731 169)  (731 169)  routing T_14_10.sp4_v_t_23 <X> T_14_10.lc_trk_g2_2
 (25 9)  (733 169)  (733 169)  routing T_14_10.sp4_v_t_23 <X> T_14_10.lc_trk_g2_2
 (29 9)  (737 169)  (737 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 169)  (738 169)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 169)  (739 169)  routing T_14_10.lc_trk_g3_2 <X> T_14_10.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 169)  (740 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (743 169)  (743 169)  routing T_14_10.lc_trk_g0_6 <X> T_14_10.input_2_4
 (38 9)  (746 169)  (746 169)  LC_4 Logic Functioning bit
 (40 9)  (748 169)  (748 169)  LC_4 Logic Functioning bit
 (41 9)  (749 169)  (749 169)  LC_4 Logic Functioning bit
 (42 9)  (750 169)  (750 169)  LC_4 Logic Functioning bit
 (13 10)  (721 170)  (721 170)  routing T_14_10.sp4_h_r_8 <X> T_14_10.sp4_v_t_45
 (14 10)  (722 170)  (722 170)  routing T_14_10.sp4_h_r_44 <X> T_14_10.lc_trk_g2_4
 (17 10)  (725 170)  (725 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (9 11)  (717 171)  (717 171)  routing T_14_10.sp4_v_b_11 <X> T_14_10.sp4_v_t_42
 (10 11)  (718 171)  (718 171)  routing T_14_10.sp4_v_b_11 <X> T_14_10.sp4_v_t_42
 (12 11)  (720 171)  (720 171)  routing T_14_10.sp4_h_r_8 <X> T_14_10.sp4_v_t_45
 (14 11)  (722 171)  (722 171)  routing T_14_10.sp4_h_r_44 <X> T_14_10.lc_trk_g2_4
 (15 11)  (723 171)  (723 171)  routing T_14_10.sp4_h_r_44 <X> T_14_10.lc_trk_g2_4
 (16 11)  (724 171)  (724 171)  routing T_14_10.sp4_h_r_44 <X> T_14_10.lc_trk_g2_4
 (17 11)  (725 171)  (725 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (726 171)  (726 171)  routing T_14_10.sp4_r_v_b_37 <X> T_14_10.lc_trk_g2_5
 (12 12)  (720 172)  (720 172)  routing T_14_10.sp4_h_l_45 <X> T_14_10.sp4_h_r_11
 (15 12)  (723 172)  (723 172)  routing T_14_10.sp4_h_r_33 <X> T_14_10.lc_trk_g3_1
 (16 12)  (724 172)  (724 172)  routing T_14_10.sp4_h_r_33 <X> T_14_10.lc_trk_g3_1
 (17 12)  (725 172)  (725 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (726 172)  (726 172)  routing T_14_10.sp4_h_r_33 <X> T_14_10.lc_trk_g3_1
 (4 13)  (712 173)  (712 173)  routing T_14_10.sp4_v_t_41 <X> T_14_10.sp4_h_r_9
 (13 13)  (721 173)  (721 173)  routing T_14_10.sp4_h_l_45 <X> T_14_10.sp4_h_r_11
 (22 13)  (730 173)  (730 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (731 173)  (731 173)  routing T_14_10.sp4_v_b_42 <X> T_14_10.lc_trk_g3_2
 (24 13)  (732 173)  (732 173)  routing T_14_10.sp4_v_b_42 <X> T_14_10.lc_trk_g3_2
 (0 14)  (708 174)  (708 174)  routing T_14_10.glb_netwk_6 <X> T_14_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 174)  (709 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (713 174)  (713 174)  routing T_14_10.sp4_v_t_38 <X> T_14_10.sp4_h_l_44
 (14 14)  (722 174)  (722 174)  routing T_14_10.wire_logic_cluster/lc_4/out <X> T_14_10.lc_trk_g3_4
 (15 14)  (723 174)  (723 174)  routing T_14_10.sp4_h_l_16 <X> T_14_10.lc_trk_g3_5
 (16 14)  (724 174)  (724 174)  routing T_14_10.sp4_h_l_16 <X> T_14_10.lc_trk_g3_5
 (17 14)  (725 174)  (725 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (708 175)  (708 175)  routing T_14_10.glb_netwk_6 <X> T_14_10.wire_logic_cluster/lc_7/s_r
 (4 15)  (712 175)  (712 175)  routing T_14_10.sp4_v_t_38 <X> T_14_10.sp4_h_l_44
 (6 15)  (714 175)  (714 175)  routing T_14_10.sp4_v_t_38 <X> T_14_10.sp4_h_l_44
 (17 15)  (725 175)  (725 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (726 175)  (726 175)  routing T_14_10.sp4_h_l_16 <X> T_14_10.lc_trk_g3_5


LogicTile_15_10

 (4 0)  (766 160)  (766 160)  routing T_15_10.sp4_v_t_41 <X> T_15_10.sp4_v_b_0
 (6 0)  (768 160)  (768 160)  routing T_15_10.sp4_v_t_41 <X> T_15_10.sp4_v_b_0
 (12 0)  (774 160)  (774 160)  routing T_15_10.sp4_h_l_46 <X> T_15_10.sp4_h_r_2
 (17 0)  (779 160)  (779 160)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 160)  (780 160)  routing T_15_10.wire_logic_cluster/lc_1/out <X> T_15_10.lc_trk_g0_1
 (28 0)  (790 160)  (790 160)  routing T_15_10.lc_trk_g2_5 <X> T_15_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 160)  (791 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 160)  (792 160)  routing T_15_10.lc_trk_g2_5 <X> T_15_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 160)  (794 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 160)  (795 160)  routing T_15_10.lc_trk_g2_1 <X> T_15_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 160)  (797 160)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.input_2_0
 (37 0)  (799 160)  (799 160)  LC_0 Logic Functioning bit
 (39 0)  (801 160)  (801 160)  LC_0 Logic Functioning bit
 (40 0)  (802 160)  (802 160)  LC_0 Logic Functioning bit
 (41 0)  (803 160)  (803 160)  LC_0 Logic Functioning bit
 (42 0)  (804 160)  (804 160)  LC_0 Logic Functioning bit
 (13 1)  (775 161)  (775 161)  routing T_15_10.sp4_h_l_46 <X> T_15_10.sp4_h_r_2
 (27 1)  (789 161)  (789 161)  routing T_15_10.lc_trk_g1_1 <X> T_15_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 161)  (791 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 161)  (794 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (795 161)  (795 161)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.input_2_0
 (34 1)  (796 161)  (796 161)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.input_2_0
 (35 1)  (797 161)  (797 161)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.input_2_0
 (38 1)  (800 161)  (800 161)  LC_0 Logic Functioning bit
 (40 1)  (802 161)  (802 161)  LC_0 Logic Functioning bit
 (41 1)  (803 161)  (803 161)  LC_0 Logic Functioning bit
 (42 1)  (804 161)  (804 161)  LC_0 Logic Functioning bit
 (1 2)  (763 162)  (763 162)  routing T_15_10.glb_netwk_5 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (2 2)  (764 162)  (764 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (28 2)  (790 162)  (790 162)  routing T_15_10.lc_trk_g2_4 <X> T_15_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 162)  (791 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 162)  (792 162)  routing T_15_10.lc_trk_g2_4 <X> T_15_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 162)  (793 162)  routing T_15_10.lc_trk_g2_6 <X> T_15_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 162)  (794 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 162)  (795 162)  routing T_15_10.lc_trk_g2_6 <X> T_15_10.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 162)  (799 162)  LC_1 Logic Functioning bit
 (42 2)  (804 162)  (804 162)  LC_1 Logic Functioning bit
 (43 2)  (805 162)  (805 162)  LC_1 Logic Functioning bit
 (50 2)  (812 162)  (812 162)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (762 163)  (762 163)  routing T_15_10.glb_netwk_5 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (5 3)  (767 163)  (767 163)  routing T_15_10.sp4_h_l_37 <X> T_15_10.sp4_v_t_37
 (8 3)  (770 163)  (770 163)  routing T_15_10.sp4_h_l_36 <X> T_15_10.sp4_v_t_36
 (19 3)  (781 163)  (781 163)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (31 3)  (793 163)  (793 163)  routing T_15_10.lc_trk_g2_6 <X> T_15_10.wire_logic_cluster/lc_1/in_3
 (37 3)  (799 163)  (799 163)  LC_1 Logic Functioning bit
 (42 3)  (804 163)  (804 163)  LC_1 Logic Functioning bit
 (43 3)  (805 163)  (805 163)  LC_1 Logic Functioning bit
 (0 4)  (762 164)  (762 164)  routing T_15_10.glb_netwk_7 <X> T_15_10.wire_logic_cluster/lc_7/cen
 (1 4)  (763 164)  (763 164)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (5 4)  (767 164)  (767 164)  routing T_15_10.sp4_h_l_37 <X> T_15_10.sp4_h_r_3
 (11 4)  (773 164)  (773 164)  routing T_15_10.sp4_v_t_39 <X> T_15_10.sp4_v_b_5
 (12 4)  (774 164)  (774 164)  routing T_15_10.sp4_v_b_5 <X> T_15_10.sp4_h_r_5
 (17 4)  (779 164)  (779 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (784 164)  (784 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (787 164)  (787 164)  routing T_15_10.sp4_h_r_10 <X> T_15_10.lc_trk_g1_2
 (27 4)  (789 164)  (789 164)  routing T_15_10.lc_trk_g1_6 <X> T_15_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 164)  (791 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 164)  (792 164)  routing T_15_10.lc_trk_g1_6 <X> T_15_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 164)  (793 164)  routing T_15_10.lc_trk_g3_4 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 164)  (794 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 164)  (795 164)  routing T_15_10.lc_trk_g3_4 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 164)  (796 164)  routing T_15_10.lc_trk_g3_4 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 164)  (799 164)  LC_2 Logic Functioning bit
 (39 4)  (801 164)  (801 164)  LC_2 Logic Functioning bit
 (40 4)  (802 164)  (802 164)  LC_2 Logic Functioning bit
 (41 4)  (803 164)  (803 164)  LC_2 Logic Functioning bit
 (42 4)  (804 164)  (804 164)  LC_2 Logic Functioning bit
 (0 5)  (762 165)  (762 165)  routing T_15_10.glb_netwk_7 <X> T_15_10.wire_logic_cluster/lc_7/cen
 (4 5)  (766 165)  (766 165)  routing T_15_10.sp4_h_l_37 <X> T_15_10.sp4_h_r_3
 (10 5)  (772 165)  (772 165)  routing T_15_10.sp4_h_r_11 <X> T_15_10.sp4_v_b_4
 (11 5)  (773 165)  (773 165)  routing T_15_10.sp4_v_b_5 <X> T_15_10.sp4_h_r_5
 (12 5)  (774 165)  (774 165)  routing T_15_10.sp4_v_t_39 <X> T_15_10.sp4_v_b_5
 (18 5)  (780 165)  (780 165)  routing T_15_10.sp4_r_v_b_25 <X> T_15_10.lc_trk_g1_1
 (21 5)  (783 165)  (783 165)  routing T_15_10.sp4_r_v_b_27 <X> T_15_10.lc_trk_g1_3
 (22 5)  (784 165)  (784 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (785 165)  (785 165)  routing T_15_10.sp4_h_r_10 <X> T_15_10.lc_trk_g1_2
 (24 5)  (786 165)  (786 165)  routing T_15_10.sp4_h_r_10 <X> T_15_10.lc_trk_g1_2
 (26 5)  (788 165)  (788 165)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 165)  (789 165)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 165)  (790 165)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 165)  (791 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 165)  (792 165)  routing T_15_10.lc_trk_g1_6 <X> T_15_10.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 165)  (794 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (795 165)  (795 165)  routing T_15_10.lc_trk_g2_0 <X> T_15_10.input_2_2
 (38 5)  (800 165)  (800 165)  LC_2 Logic Functioning bit
 (40 5)  (802 165)  (802 165)  LC_2 Logic Functioning bit
 (41 5)  (803 165)  (803 165)  LC_2 Logic Functioning bit
 (42 5)  (804 165)  (804 165)  LC_2 Logic Functioning bit
 (10 6)  (772 166)  (772 166)  routing T_15_10.sp4_v_b_11 <X> T_15_10.sp4_h_l_41
 (14 6)  (776 166)  (776 166)  routing T_15_10.wire_logic_cluster/lc_4/out <X> T_15_10.lc_trk_g1_4
 (25 6)  (787 166)  (787 166)  routing T_15_10.sp4_h_r_14 <X> T_15_10.lc_trk_g1_6
 (27 6)  (789 166)  (789 166)  routing T_15_10.lc_trk_g3_5 <X> T_15_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 166)  (790 166)  routing T_15_10.lc_trk_g3_5 <X> T_15_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 166)  (791 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 166)  (792 166)  routing T_15_10.lc_trk_g3_5 <X> T_15_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 166)  (794 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 166)  (796 166)  routing T_15_10.lc_trk_g1_3 <X> T_15_10.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 166)  (799 166)  LC_3 Logic Functioning bit
 (42 6)  (804 166)  (804 166)  LC_3 Logic Functioning bit
 (50 6)  (812 166)  (812 166)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (779 167)  (779 167)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (784 167)  (784 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (785 167)  (785 167)  routing T_15_10.sp4_h_r_14 <X> T_15_10.lc_trk_g1_6
 (24 7)  (786 167)  (786 167)  routing T_15_10.sp4_h_r_14 <X> T_15_10.lc_trk_g1_6
 (26 7)  (788 167)  (788 167)  routing T_15_10.lc_trk_g2_3 <X> T_15_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 167)  (790 167)  routing T_15_10.lc_trk_g2_3 <X> T_15_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 167)  (791 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 167)  (793 167)  routing T_15_10.lc_trk_g1_3 <X> T_15_10.wire_logic_cluster/lc_3/in_3
 (42 7)  (804 167)  (804 167)  LC_3 Logic Functioning bit
 (14 8)  (776 168)  (776 168)  routing T_15_10.sp4_h_l_21 <X> T_15_10.lc_trk_g2_0
 (16 8)  (778 168)  (778 168)  routing T_15_10.sp4_v_t_12 <X> T_15_10.lc_trk_g2_1
 (17 8)  (779 168)  (779 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (780 168)  (780 168)  routing T_15_10.sp4_v_t_12 <X> T_15_10.lc_trk_g2_1
 (21 8)  (783 168)  (783 168)  routing T_15_10.rgt_op_3 <X> T_15_10.lc_trk_g2_3
 (22 8)  (784 168)  (784 168)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (786 168)  (786 168)  routing T_15_10.rgt_op_3 <X> T_15_10.lc_trk_g2_3
 (29 8)  (791 168)  (791 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 168)  (794 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 168)  (796 168)  routing T_15_10.lc_trk_g1_2 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 168)  (799 168)  LC_4 Logic Functioning bit
 (38 8)  (800 168)  (800 168)  LC_4 Logic Functioning bit
 (39 8)  (801 168)  (801 168)  LC_4 Logic Functioning bit
 (40 8)  (802 168)  (802 168)  LC_4 Logic Functioning bit
 (41 8)  (803 168)  (803 168)  LC_4 Logic Functioning bit
 (42 8)  (804 168)  (804 168)  LC_4 Logic Functioning bit
 (43 8)  (805 168)  (805 168)  LC_4 Logic Functioning bit
 (45 8)  (807 168)  (807 168)  LC_4 Logic Functioning bit
 (48 8)  (810 168)  (810 168)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (812 168)  (812 168)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (777 169)  (777 169)  routing T_15_10.sp4_h_l_21 <X> T_15_10.lc_trk_g2_0
 (16 9)  (778 169)  (778 169)  routing T_15_10.sp4_h_l_21 <X> T_15_10.lc_trk_g2_0
 (17 9)  (779 169)  (779 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (27 9)  (789 169)  (789 169)  routing T_15_10.lc_trk_g3_1 <X> T_15_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 169)  (790 169)  routing T_15_10.lc_trk_g3_1 <X> T_15_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 169)  (791 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 169)  (793 169)  routing T_15_10.lc_trk_g1_2 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 169)  (798 169)  LC_4 Logic Functioning bit
 (37 9)  (799 169)  (799 169)  LC_4 Logic Functioning bit
 (38 9)  (800 169)  (800 169)  LC_4 Logic Functioning bit
 (39 9)  (801 169)  (801 169)  LC_4 Logic Functioning bit
 (40 9)  (802 169)  (802 169)  LC_4 Logic Functioning bit
 (41 9)  (803 169)  (803 169)  LC_4 Logic Functioning bit
 (42 9)  (804 169)  (804 169)  LC_4 Logic Functioning bit
 (43 9)  (805 169)  (805 169)  LC_4 Logic Functioning bit
 (45 9)  (807 169)  (807 169)  LC_4 Logic Functioning bit
 (51 9)  (813 169)  (813 169)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (8 10)  (770 170)  (770 170)  routing T_15_10.sp4_h_r_11 <X> T_15_10.sp4_h_l_42
 (10 10)  (772 170)  (772 170)  routing T_15_10.sp4_h_r_11 <X> T_15_10.sp4_h_l_42
 (14 10)  (776 170)  (776 170)  routing T_15_10.rgt_op_4 <X> T_15_10.lc_trk_g2_4
 (15 10)  (777 170)  (777 170)  routing T_15_10.rgt_op_5 <X> T_15_10.lc_trk_g2_5
 (17 10)  (779 170)  (779 170)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 170)  (780 170)  routing T_15_10.rgt_op_5 <X> T_15_10.lc_trk_g2_5
 (26 10)  (788 170)  (788 170)  routing T_15_10.lc_trk_g3_6 <X> T_15_10.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 170)  (790 170)  routing T_15_10.lc_trk_g2_0 <X> T_15_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 170)  (791 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 170)  (794 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 170)  (795 170)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 170)  (796 170)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 170)  (797 170)  routing T_15_10.lc_trk_g1_4 <X> T_15_10.input_2_5
 (37 10)  (799 170)  (799 170)  LC_5 Logic Functioning bit
 (39 10)  (801 170)  (801 170)  LC_5 Logic Functioning bit
 (40 10)  (802 170)  (802 170)  LC_5 Logic Functioning bit
 (41 10)  (803 170)  (803 170)  LC_5 Logic Functioning bit
 (42 10)  (804 170)  (804 170)  LC_5 Logic Functioning bit
 (15 11)  (777 171)  (777 171)  routing T_15_10.rgt_op_4 <X> T_15_10.lc_trk_g2_4
 (17 11)  (779 171)  (779 171)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (784 171)  (784 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (787 171)  (787 171)  routing T_15_10.sp4_r_v_b_38 <X> T_15_10.lc_trk_g2_6
 (26 11)  (788 171)  (788 171)  routing T_15_10.lc_trk_g3_6 <X> T_15_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 171)  (789 171)  routing T_15_10.lc_trk_g3_6 <X> T_15_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 171)  (790 171)  routing T_15_10.lc_trk_g3_6 <X> T_15_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 171)  (791 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 171)  (793 171)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 171)  (794 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (796 171)  (796 171)  routing T_15_10.lc_trk_g1_4 <X> T_15_10.input_2_5
 (38 11)  (800 171)  (800 171)  LC_5 Logic Functioning bit
 (40 11)  (802 171)  (802 171)  LC_5 Logic Functioning bit
 (41 11)  (803 171)  (803 171)  LC_5 Logic Functioning bit
 (42 11)  (804 171)  (804 171)  LC_5 Logic Functioning bit
 (15 12)  (777 172)  (777 172)  routing T_15_10.tnl_op_1 <X> T_15_10.lc_trk_g3_1
 (17 12)  (779 172)  (779 172)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (783 172)  (783 172)  routing T_15_10.sp4_h_r_43 <X> T_15_10.lc_trk_g3_3
 (22 12)  (784 172)  (784 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (785 172)  (785 172)  routing T_15_10.sp4_h_r_43 <X> T_15_10.lc_trk_g3_3
 (24 12)  (786 172)  (786 172)  routing T_15_10.sp4_h_r_43 <X> T_15_10.lc_trk_g3_3
 (4 13)  (766 173)  (766 173)  routing T_15_10.sp4_h_l_36 <X> T_15_10.sp4_h_r_9
 (6 13)  (768 173)  (768 173)  routing T_15_10.sp4_h_l_36 <X> T_15_10.sp4_h_r_9
 (12 13)  (774 173)  (774 173)  routing T_15_10.sp4_h_r_11 <X> T_15_10.sp4_v_b_11
 (18 13)  (780 173)  (780 173)  routing T_15_10.tnl_op_1 <X> T_15_10.lc_trk_g3_1
 (21 13)  (783 173)  (783 173)  routing T_15_10.sp4_h_r_43 <X> T_15_10.lc_trk_g3_3
 (0 14)  (762 174)  (762 174)  routing T_15_10.glb_netwk_6 <X> T_15_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 174)  (763 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (767 174)  (767 174)  routing T_15_10.sp4_h_r_6 <X> T_15_10.sp4_h_l_44
 (12 14)  (774 174)  (774 174)  routing T_15_10.sp4_v_t_46 <X> T_15_10.sp4_h_l_46
 (17 14)  (779 174)  (779 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (784 174)  (784 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (785 174)  (785 174)  routing T_15_10.sp4_v_b_47 <X> T_15_10.lc_trk_g3_7
 (24 14)  (786 174)  (786 174)  routing T_15_10.sp4_v_b_47 <X> T_15_10.lc_trk_g3_7
 (25 14)  (787 174)  (787 174)  routing T_15_10.sp4_h_r_38 <X> T_15_10.lc_trk_g3_6
 (0 15)  (762 175)  (762 175)  routing T_15_10.glb_netwk_6 <X> T_15_10.wire_logic_cluster/lc_7/s_r
 (4 15)  (766 175)  (766 175)  routing T_15_10.sp4_h_r_6 <X> T_15_10.sp4_h_l_44
 (11 15)  (773 175)  (773 175)  routing T_15_10.sp4_v_t_46 <X> T_15_10.sp4_h_l_46
 (14 15)  (776 175)  (776 175)  routing T_15_10.sp4_r_v_b_44 <X> T_15_10.lc_trk_g3_4
 (17 15)  (779 175)  (779 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (780 175)  (780 175)  routing T_15_10.sp4_r_v_b_45 <X> T_15_10.lc_trk_g3_5
 (22 15)  (784 175)  (784 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (785 175)  (785 175)  routing T_15_10.sp4_h_r_38 <X> T_15_10.lc_trk_g3_6
 (24 15)  (786 175)  (786 175)  routing T_15_10.sp4_h_r_38 <X> T_15_10.lc_trk_g3_6


LogicTile_16_10

 (15 0)  (831 160)  (831 160)  routing T_16_10.sp4_h_l_4 <X> T_16_10.lc_trk_g0_1
 (16 0)  (832 160)  (832 160)  routing T_16_10.sp4_h_l_4 <X> T_16_10.lc_trk_g0_1
 (17 0)  (833 160)  (833 160)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (834 160)  (834 160)  routing T_16_10.sp4_h_l_4 <X> T_16_10.lc_trk_g0_1
 (21 0)  (837 160)  (837 160)  routing T_16_10.sp4_h_r_11 <X> T_16_10.lc_trk_g0_3
 (22 0)  (838 160)  (838 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (839 160)  (839 160)  routing T_16_10.sp4_h_r_11 <X> T_16_10.lc_trk_g0_3
 (24 0)  (840 160)  (840 160)  routing T_16_10.sp4_h_r_11 <X> T_16_10.lc_trk_g0_3
 (26 0)  (842 160)  (842 160)  routing T_16_10.lc_trk_g1_5 <X> T_16_10.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 160)  (845 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 160)  (847 160)  routing T_16_10.lc_trk_g1_4 <X> T_16_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 160)  (848 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 160)  (850 160)  routing T_16_10.lc_trk_g1_4 <X> T_16_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 160)  (851 160)  routing T_16_10.lc_trk_g2_4 <X> T_16_10.input_2_0
 (36 0)  (852 160)  (852 160)  LC_0 Logic Functioning bit
 (37 0)  (853 160)  (853 160)  LC_0 Logic Functioning bit
 (39 0)  (855 160)  (855 160)  LC_0 Logic Functioning bit
 (43 0)  (859 160)  (859 160)  LC_0 Logic Functioning bit
 (45 0)  (861 160)  (861 160)  LC_0 Logic Functioning bit
 (52 0)  (868 160)  (868 160)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (8 1)  (824 161)  (824 161)  routing T_16_10.sp4_h_l_36 <X> T_16_10.sp4_v_b_1
 (9 1)  (825 161)  (825 161)  routing T_16_10.sp4_h_l_36 <X> T_16_10.sp4_v_b_1
 (14 1)  (830 161)  (830 161)  routing T_16_10.sp4_r_v_b_35 <X> T_16_10.lc_trk_g0_0
 (17 1)  (833 161)  (833 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (834 161)  (834 161)  routing T_16_10.sp4_h_l_4 <X> T_16_10.lc_trk_g0_1
 (27 1)  (843 161)  (843 161)  routing T_16_10.lc_trk_g1_5 <X> T_16_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 161)  (845 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 161)  (848 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (849 161)  (849 161)  routing T_16_10.lc_trk_g2_4 <X> T_16_10.input_2_0
 (37 1)  (853 161)  (853 161)  LC_0 Logic Functioning bit
 (39 1)  (855 161)  (855 161)  LC_0 Logic Functioning bit
 (45 1)  (861 161)  (861 161)  LC_0 Logic Functioning bit
 (47 1)  (863 161)  (863 161)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (817 162)  (817 162)  routing T_16_10.glb_netwk_5 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (2 2)  (818 162)  (818 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (3 2)  (819 162)  (819 162)  routing T_16_10.sp12_v_t_23 <X> T_16_10.sp12_h_l_23
 (12 2)  (828 162)  (828 162)  routing T_16_10.sp4_v_t_39 <X> T_16_10.sp4_h_l_39
 (14 2)  (830 162)  (830 162)  routing T_16_10.wire_logic_cluster/lc_4/out <X> T_16_10.lc_trk_g0_4
 (27 2)  (843 162)  (843 162)  routing T_16_10.lc_trk_g1_5 <X> T_16_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 162)  (845 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 162)  (846 162)  routing T_16_10.lc_trk_g1_5 <X> T_16_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 162)  (848 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 162)  (849 162)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 162)  (850 162)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 162)  (852 162)  LC_1 Logic Functioning bit
 (37 2)  (853 162)  (853 162)  LC_1 Logic Functioning bit
 (39 2)  (855 162)  (855 162)  LC_1 Logic Functioning bit
 (43 2)  (859 162)  (859 162)  LC_1 Logic Functioning bit
 (45 2)  (861 162)  (861 162)  LC_1 Logic Functioning bit
 (46 2)  (862 162)  (862 162)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (868 162)  (868 162)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (816 163)  (816 163)  routing T_16_10.glb_netwk_5 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (11 3)  (827 163)  (827 163)  routing T_16_10.sp4_v_t_39 <X> T_16_10.sp4_h_l_39
 (17 3)  (833 163)  (833 163)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (29 3)  (845 163)  (845 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 163)  (847 163)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 163)  (848 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (851 163)  (851 163)  routing T_16_10.lc_trk_g0_3 <X> T_16_10.input_2_1
 (36 3)  (852 163)  (852 163)  LC_1 Logic Functioning bit
 (38 3)  (854 163)  (854 163)  LC_1 Logic Functioning bit
 (45 3)  (861 163)  (861 163)  LC_1 Logic Functioning bit
 (0 4)  (816 164)  (816 164)  routing T_16_10.lc_trk_g2_2 <X> T_16_10.wire_logic_cluster/lc_7/cen
 (1 4)  (817 164)  (817 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (821 164)  (821 164)  routing T_16_10.sp4_h_l_37 <X> T_16_10.sp4_h_r_3
 (25 4)  (841 164)  (841 164)  routing T_16_10.sp4_v_b_10 <X> T_16_10.lc_trk_g1_2
 (1 5)  (817 165)  (817 165)  routing T_16_10.lc_trk_g2_2 <X> T_16_10.wire_logic_cluster/lc_7/cen
 (4 5)  (820 165)  (820 165)  routing T_16_10.sp4_h_l_37 <X> T_16_10.sp4_h_r_3
 (22 5)  (838 165)  (838 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (839 165)  (839 165)  routing T_16_10.sp4_v_b_10 <X> T_16_10.lc_trk_g1_2
 (25 5)  (841 165)  (841 165)  routing T_16_10.sp4_v_b_10 <X> T_16_10.lc_trk_g1_2
 (15 6)  (831 166)  (831 166)  routing T_16_10.sp4_h_r_21 <X> T_16_10.lc_trk_g1_5
 (16 6)  (832 166)  (832 166)  routing T_16_10.sp4_h_r_21 <X> T_16_10.lc_trk_g1_5
 (17 6)  (833 166)  (833 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (834 166)  (834 166)  routing T_16_10.sp4_h_r_21 <X> T_16_10.lc_trk_g1_5
 (29 6)  (845 166)  (845 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 166)  (848 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 166)  (849 166)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 166)  (850 166)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 166)  (851 166)  routing T_16_10.lc_trk_g2_7 <X> T_16_10.input_2_3
 (43 6)  (859 166)  (859 166)  LC_3 Logic Functioning bit
 (46 6)  (862 166)  (862 166)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (867 166)  (867 166)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (53 6)  (869 166)  (869 166)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (830 167)  (830 167)  routing T_16_10.sp4_h_r_4 <X> T_16_10.lc_trk_g1_4
 (15 7)  (831 167)  (831 167)  routing T_16_10.sp4_h_r_4 <X> T_16_10.lc_trk_g1_4
 (16 7)  (832 167)  (832 167)  routing T_16_10.sp4_h_r_4 <X> T_16_10.lc_trk_g1_4
 (17 7)  (833 167)  (833 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (834 167)  (834 167)  routing T_16_10.sp4_h_r_21 <X> T_16_10.lc_trk_g1_5
 (27 7)  (843 167)  (843 167)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 167)  (844 167)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 167)  (845 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 167)  (848 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (849 167)  (849 167)  routing T_16_10.lc_trk_g2_7 <X> T_16_10.input_2_3
 (35 7)  (851 167)  (851 167)  routing T_16_10.lc_trk_g2_7 <X> T_16_10.input_2_3
 (47 7)  (863 167)  (863 167)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (10 8)  (826 168)  (826 168)  routing T_16_10.sp4_v_t_39 <X> T_16_10.sp4_h_r_7
 (22 8)  (838 168)  (838 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (841 168)  (841 168)  routing T_16_10.sp4_h_r_34 <X> T_16_10.lc_trk_g2_2
 (28 8)  (844 168)  (844 168)  routing T_16_10.lc_trk_g2_7 <X> T_16_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 168)  (845 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 168)  (846 168)  routing T_16_10.lc_trk_g2_7 <X> T_16_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 168)  (848 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 168)  (849 168)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 168)  (850 168)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.wire_logic_cluster/lc_4/in_3
 (47 8)  (863 168)  (863 168)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (867 168)  (867 168)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (820 169)  (820 169)  routing T_16_10.sp4_v_t_36 <X> T_16_10.sp4_h_r_6
 (17 9)  (833 169)  (833 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (838 169)  (838 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (839 169)  (839 169)  routing T_16_10.sp4_h_r_34 <X> T_16_10.lc_trk_g2_2
 (24 9)  (840 169)  (840 169)  routing T_16_10.sp4_h_r_34 <X> T_16_10.lc_trk_g2_2
 (27 9)  (843 169)  (843 169)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 169)  (844 169)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 169)  (845 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 169)  (846 169)  routing T_16_10.lc_trk_g2_7 <X> T_16_10.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 169)  (848 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (43 9)  (859 169)  (859 169)  LC_4 Logic Functioning bit
 (47 9)  (863 169)  (863 169)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (51 9)  (867 169)  (867 169)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (868 169)  (868 169)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (8 10)  (824 170)  (824 170)  routing T_16_10.sp4_v_t_42 <X> T_16_10.sp4_h_l_42
 (9 10)  (825 170)  (825 170)  routing T_16_10.sp4_v_t_42 <X> T_16_10.sp4_h_l_42
 (22 10)  (838 170)  (838 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (839 170)  (839 170)  routing T_16_10.sp4_v_b_47 <X> T_16_10.lc_trk_g2_7
 (24 10)  (840 170)  (840 170)  routing T_16_10.sp4_v_b_47 <X> T_16_10.lc_trk_g2_7
 (26 10)  (842 170)  (842 170)  routing T_16_10.lc_trk_g2_7 <X> T_16_10.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 170)  (844 170)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 170)  (845 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 170)  (846 170)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 170)  (848 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 170)  (849 170)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 170)  (850 170)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 170)  (852 170)  LC_5 Logic Functioning bit
 (38 10)  (854 170)  (854 170)  LC_5 Logic Functioning bit
 (48 10)  (864 170)  (864 170)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (867 170)  (867 170)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (17 11)  (833 171)  (833 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (838 171)  (838 171)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (839 171)  (839 171)  routing T_16_10.sp12_v_b_14 <X> T_16_10.lc_trk_g2_6
 (26 11)  (842 171)  (842 171)  routing T_16_10.lc_trk_g2_7 <X> T_16_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 171)  (844 171)  routing T_16_10.lc_trk_g2_7 <X> T_16_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 171)  (845 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 171)  (846 171)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_5/in_1
 (47 11)  (863 171)  (863 171)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (51 11)  (867 171)  (867 171)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (5 12)  (821 172)  (821 172)  routing T_16_10.sp4_h_l_43 <X> T_16_10.sp4_h_r_9
 (14 12)  (830 172)  (830 172)  routing T_16_10.sp4_v_t_21 <X> T_16_10.lc_trk_g3_0
 (15 12)  (831 172)  (831 172)  routing T_16_10.sp4_v_t_28 <X> T_16_10.lc_trk_g3_1
 (16 12)  (832 172)  (832 172)  routing T_16_10.sp4_v_t_28 <X> T_16_10.lc_trk_g3_1
 (17 12)  (833 172)  (833 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (838 172)  (838 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (28 12)  (844 172)  (844 172)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 172)  (845 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 172)  (848 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 172)  (850 172)  routing T_16_10.lc_trk_g1_2 <X> T_16_10.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 172)  (853 172)  LC_6 Logic Functioning bit
 (39 12)  (855 172)  (855 172)  LC_6 Logic Functioning bit
 (40 12)  (856 172)  (856 172)  LC_6 Logic Functioning bit
 (41 12)  (857 172)  (857 172)  LC_6 Logic Functioning bit
 (42 12)  (858 172)  (858 172)  LC_6 Logic Functioning bit
 (50 12)  (866 172)  (866 172)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (820 173)  (820 173)  routing T_16_10.sp4_h_l_43 <X> T_16_10.sp4_h_r_9
 (9 13)  (825 173)  (825 173)  routing T_16_10.sp4_v_t_39 <X> T_16_10.sp4_v_b_10
 (10 13)  (826 173)  (826 173)  routing T_16_10.sp4_v_t_39 <X> T_16_10.sp4_v_b_10
 (14 13)  (830 173)  (830 173)  routing T_16_10.sp4_v_t_21 <X> T_16_10.lc_trk_g3_0
 (16 13)  (832 173)  (832 173)  routing T_16_10.sp4_v_t_21 <X> T_16_10.lc_trk_g3_0
 (17 13)  (833 173)  (833 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (837 173)  (837 173)  routing T_16_10.sp4_r_v_b_43 <X> T_16_10.lc_trk_g3_3
 (28 13)  (844 173)  (844 173)  routing T_16_10.lc_trk_g2_0 <X> T_16_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 173)  (845 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 173)  (846 173)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 173)  (847 173)  routing T_16_10.lc_trk_g1_2 <X> T_16_10.wire_logic_cluster/lc_6/in_3
 (39 13)  (855 173)  (855 173)  LC_6 Logic Functioning bit
 (40 13)  (856 173)  (856 173)  LC_6 Logic Functioning bit
 (41 13)  (857 173)  (857 173)  LC_6 Logic Functioning bit
 (43 13)  (859 173)  (859 173)  LC_6 Logic Functioning bit
 (0 14)  (816 174)  (816 174)  routing T_16_10.glb_netwk_6 <X> T_16_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 174)  (817 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (821 174)  (821 174)  routing T_16_10.sp4_v_t_38 <X> T_16_10.sp4_h_l_44
 (22 14)  (838 174)  (838 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (839 174)  (839 174)  routing T_16_10.sp4_h_r_31 <X> T_16_10.lc_trk_g3_7
 (24 14)  (840 174)  (840 174)  routing T_16_10.sp4_h_r_31 <X> T_16_10.lc_trk_g3_7
 (29 14)  (845 174)  (845 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 174)  (846 174)  routing T_16_10.lc_trk_g0_4 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 174)  (847 174)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 174)  (848 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 174)  (849 174)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 174)  (850 174)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 174)  (853 174)  LC_7 Logic Functioning bit
 (42 14)  (858 174)  (858 174)  LC_7 Logic Functioning bit
 (43 14)  (859 174)  (859 174)  LC_7 Logic Functioning bit
 (50 14)  (866 174)  (866 174)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (816 175)  (816 175)  routing T_16_10.glb_netwk_6 <X> T_16_10.wire_logic_cluster/lc_7/s_r
 (4 15)  (820 175)  (820 175)  routing T_16_10.sp4_v_t_38 <X> T_16_10.sp4_h_l_44
 (6 15)  (822 175)  (822 175)  routing T_16_10.sp4_v_t_38 <X> T_16_10.sp4_h_l_44
 (21 15)  (837 175)  (837 175)  routing T_16_10.sp4_h_r_31 <X> T_16_10.lc_trk_g3_7
 (31 15)  (847 175)  (847 175)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 175)  (853 175)  LC_7 Logic Functioning bit
 (42 15)  (858 175)  (858 175)  LC_7 Logic Functioning bit
 (43 15)  (859 175)  (859 175)  LC_7 Logic Functioning bit
 (48 15)  (864 175)  (864 175)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_10

 (8 0)  (882 160)  (882 160)  routing T_17_10.sp4_h_l_36 <X> T_17_10.sp4_h_r_1
 (11 0)  (885 160)  (885 160)  routing T_17_10.sp4_h_l_45 <X> T_17_10.sp4_v_b_2
 (13 0)  (887 160)  (887 160)  routing T_17_10.sp4_h_l_45 <X> T_17_10.sp4_v_b_2
 (25 0)  (899 160)  (899 160)  routing T_17_10.sp12_h_r_2 <X> T_17_10.lc_trk_g0_2
 (4 1)  (878 161)  (878 161)  routing T_17_10.sp4_h_l_41 <X> T_17_10.sp4_h_r_0
 (6 1)  (880 161)  (880 161)  routing T_17_10.sp4_h_l_41 <X> T_17_10.sp4_h_r_0
 (12 1)  (886 161)  (886 161)  routing T_17_10.sp4_h_l_45 <X> T_17_10.sp4_v_b_2
 (22 1)  (896 161)  (896 161)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (898 161)  (898 161)  routing T_17_10.sp12_h_r_2 <X> T_17_10.lc_trk_g0_2
 (25 1)  (899 161)  (899 161)  routing T_17_10.sp12_h_r_2 <X> T_17_10.lc_trk_g0_2
 (11 2)  (885 162)  (885 162)  routing T_17_10.sp4_h_r_8 <X> T_17_10.sp4_v_t_39
 (13 2)  (887 162)  (887 162)  routing T_17_10.sp4_h_r_8 <X> T_17_10.sp4_v_t_39
 (14 2)  (888 162)  (888 162)  routing T_17_10.sp4_h_l_1 <X> T_17_10.lc_trk_g0_4
 (15 2)  (889 162)  (889 162)  routing T_17_10.sp4_h_r_21 <X> T_17_10.lc_trk_g0_5
 (16 2)  (890 162)  (890 162)  routing T_17_10.sp4_h_r_21 <X> T_17_10.lc_trk_g0_5
 (17 2)  (891 162)  (891 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (892 162)  (892 162)  routing T_17_10.sp4_h_r_21 <X> T_17_10.lc_trk_g0_5
 (21 2)  (895 162)  (895 162)  routing T_17_10.sp4_h_l_2 <X> T_17_10.lc_trk_g0_7
 (22 2)  (896 162)  (896 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (897 162)  (897 162)  routing T_17_10.sp4_h_l_2 <X> T_17_10.lc_trk_g0_7
 (24 2)  (898 162)  (898 162)  routing T_17_10.sp4_h_l_2 <X> T_17_10.lc_trk_g0_7
 (28 2)  (902 162)  (902 162)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 162)  (903 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 162)  (905 162)  routing T_17_10.lc_trk_g0_4 <X> T_17_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 162)  (906 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (911 162)  (911 162)  LC_1 Logic Functioning bit
 (39 2)  (913 162)  (913 162)  LC_1 Logic Functioning bit
 (40 2)  (914 162)  (914 162)  LC_1 Logic Functioning bit
 (41 2)  (915 162)  (915 162)  LC_1 Logic Functioning bit
 (42 2)  (916 162)  (916 162)  LC_1 Logic Functioning bit
 (12 3)  (886 163)  (886 163)  routing T_17_10.sp4_h_r_8 <X> T_17_10.sp4_v_t_39
 (15 3)  (889 163)  (889 163)  routing T_17_10.sp4_h_l_1 <X> T_17_10.lc_trk_g0_4
 (16 3)  (890 163)  (890 163)  routing T_17_10.sp4_h_l_1 <X> T_17_10.lc_trk_g0_4
 (17 3)  (891 163)  (891 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (892 163)  (892 163)  routing T_17_10.sp4_h_r_21 <X> T_17_10.lc_trk_g0_5
 (27 3)  (901 163)  (901 163)  routing T_17_10.lc_trk_g1_0 <X> T_17_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 163)  (903 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 163)  (904 163)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 163)  (906 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (907 163)  (907 163)  routing T_17_10.lc_trk_g2_3 <X> T_17_10.input_2_1
 (35 3)  (909 163)  (909 163)  routing T_17_10.lc_trk_g2_3 <X> T_17_10.input_2_1
 (38 3)  (912 163)  (912 163)  LC_1 Logic Functioning bit
 (40 3)  (914 163)  (914 163)  LC_1 Logic Functioning bit
 (41 3)  (915 163)  (915 163)  LC_1 Logic Functioning bit
 (42 3)  (916 163)  (916 163)  LC_1 Logic Functioning bit
 (47 3)  (921 163)  (921 163)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (27 4)  (901 164)  (901 164)  routing T_17_10.lc_trk_g1_0 <X> T_17_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 164)  (903 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 164)  (905 164)  routing T_17_10.lc_trk_g0_5 <X> T_17_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 164)  (906 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (911 164)  (911 164)  LC_2 Logic Functioning bit
 (39 4)  (913 164)  (913 164)  LC_2 Logic Functioning bit
 (40 4)  (914 164)  (914 164)  LC_2 Logic Functioning bit
 (41 4)  (915 164)  (915 164)  LC_2 Logic Functioning bit
 (42 4)  (916 164)  (916 164)  LC_2 Logic Functioning bit
 (3 5)  (877 165)  (877 165)  routing T_17_10.sp12_h_l_23 <X> T_17_10.sp12_h_r_0
 (4 5)  (878 165)  (878 165)  routing T_17_10.sp4_v_t_47 <X> T_17_10.sp4_h_r_3
 (14 5)  (888 165)  (888 165)  routing T_17_10.top_op_0 <X> T_17_10.lc_trk_g1_0
 (15 5)  (889 165)  (889 165)  routing T_17_10.top_op_0 <X> T_17_10.lc_trk_g1_0
 (17 5)  (891 165)  (891 165)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (896 165)  (896 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (899 165)  (899 165)  routing T_17_10.sp4_r_v_b_26 <X> T_17_10.lc_trk_g1_2
 (26 5)  (900 165)  (900 165)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 165)  (902 165)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 165)  (903 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (906 165)  (906 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (907 165)  (907 165)  routing T_17_10.lc_trk_g2_0 <X> T_17_10.input_2_2
 (39 5)  (913 165)  (913 165)  LC_2 Logic Functioning bit
 (40 5)  (914 165)  (914 165)  LC_2 Logic Functioning bit
 (41 5)  (915 165)  (915 165)  LC_2 Logic Functioning bit
 (43 5)  (917 165)  (917 165)  LC_2 Logic Functioning bit
 (15 6)  (889 166)  (889 166)  routing T_17_10.sp4_h_r_13 <X> T_17_10.lc_trk_g1_5
 (16 6)  (890 166)  (890 166)  routing T_17_10.sp4_h_r_13 <X> T_17_10.lc_trk_g1_5
 (17 6)  (891 166)  (891 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (892 166)  (892 166)  routing T_17_10.sp4_h_r_13 <X> T_17_10.lc_trk_g1_5
 (28 6)  (902 166)  (902 166)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 166)  (903 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 166)  (905 166)  routing T_17_10.lc_trk_g1_5 <X> T_17_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 166)  (906 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 166)  (908 166)  routing T_17_10.lc_trk_g1_5 <X> T_17_10.wire_logic_cluster/lc_3/in_3
 (37 6)  (911 166)  (911 166)  LC_3 Logic Functioning bit
 (39 6)  (913 166)  (913 166)  LC_3 Logic Functioning bit
 (40 6)  (914 166)  (914 166)  LC_3 Logic Functioning bit
 (41 6)  (915 166)  (915 166)  LC_3 Logic Functioning bit
 (42 6)  (916 166)  (916 166)  LC_3 Logic Functioning bit
 (27 7)  (901 167)  (901 167)  routing T_17_10.lc_trk_g1_0 <X> T_17_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 167)  (903 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 167)  (904 167)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 167)  (906 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (908 167)  (908 167)  routing T_17_10.lc_trk_g1_2 <X> T_17_10.input_2_3
 (35 7)  (909 167)  (909 167)  routing T_17_10.lc_trk_g1_2 <X> T_17_10.input_2_3
 (38 7)  (912 167)  (912 167)  LC_3 Logic Functioning bit
 (40 7)  (914 167)  (914 167)  LC_3 Logic Functioning bit
 (41 7)  (915 167)  (915 167)  LC_3 Logic Functioning bit
 (42 7)  (916 167)  (916 167)  LC_3 Logic Functioning bit
 (53 7)  (927 167)  (927 167)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (16 8)  (890 168)  (890 168)  routing T_17_10.sp12_v_t_6 <X> T_17_10.lc_trk_g2_1
 (17 8)  (891 168)  (891 168)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (22 8)  (896 168)  (896 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (27 8)  (901 168)  (901 168)  routing T_17_10.lc_trk_g1_0 <X> T_17_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 168)  (903 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 168)  (905 168)  routing T_17_10.lc_trk_g0_7 <X> T_17_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 168)  (906 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (909 168)  (909 168)  routing T_17_10.lc_trk_g2_4 <X> T_17_10.input_2_4
 (37 8)  (911 168)  (911 168)  LC_4 Logic Functioning bit
 (39 8)  (913 168)  (913 168)  LC_4 Logic Functioning bit
 (40 8)  (914 168)  (914 168)  LC_4 Logic Functioning bit
 (41 8)  (915 168)  (915 168)  LC_4 Logic Functioning bit
 (42 8)  (916 168)  (916 168)  LC_4 Logic Functioning bit
 (14 9)  (888 169)  (888 169)  routing T_17_10.sp4_h_r_24 <X> T_17_10.lc_trk_g2_0
 (15 9)  (889 169)  (889 169)  routing T_17_10.sp4_h_r_24 <X> T_17_10.lc_trk_g2_0
 (16 9)  (890 169)  (890 169)  routing T_17_10.sp4_h_r_24 <X> T_17_10.lc_trk_g2_0
 (17 9)  (891 169)  (891 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (895 169)  (895 169)  routing T_17_10.sp4_r_v_b_35 <X> T_17_10.lc_trk_g2_3
 (22 9)  (896 169)  (896 169)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (898 169)  (898 169)  routing T_17_10.tnl_op_2 <X> T_17_10.lc_trk_g2_2
 (25 9)  (899 169)  (899 169)  routing T_17_10.tnl_op_2 <X> T_17_10.lc_trk_g2_2
 (26 9)  (900 169)  (900 169)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 169)  (902 169)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 169)  (903 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 169)  (905 169)  routing T_17_10.lc_trk_g0_7 <X> T_17_10.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 169)  (906 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (907 169)  (907 169)  routing T_17_10.lc_trk_g2_4 <X> T_17_10.input_2_4
 (39 9)  (913 169)  (913 169)  LC_4 Logic Functioning bit
 (40 9)  (914 169)  (914 169)  LC_4 Logic Functioning bit
 (41 9)  (915 169)  (915 169)  LC_4 Logic Functioning bit
 (43 9)  (917 169)  (917 169)  LC_4 Logic Functioning bit
 (53 9)  (927 169)  (927 169)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (889 170)  (889 170)  routing T_17_10.sp4_h_l_16 <X> T_17_10.lc_trk_g2_5
 (16 10)  (890 170)  (890 170)  routing T_17_10.sp4_h_l_16 <X> T_17_10.lc_trk_g2_5
 (17 10)  (891 170)  (891 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (28 10)  (902 170)  (902 170)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 170)  (903 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 170)  (906 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 170)  (907 170)  routing T_17_10.lc_trk_g3_1 <X> T_17_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 170)  (908 170)  routing T_17_10.lc_trk_g3_1 <X> T_17_10.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 170)  (909 170)  routing T_17_10.lc_trk_g2_5 <X> T_17_10.input_2_5
 (37 10)  (911 170)  (911 170)  LC_5 Logic Functioning bit
 (39 10)  (913 170)  (913 170)  LC_5 Logic Functioning bit
 (40 10)  (914 170)  (914 170)  LC_5 Logic Functioning bit
 (41 10)  (915 170)  (915 170)  LC_5 Logic Functioning bit
 (42 10)  (916 170)  (916 170)  LC_5 Logic Functioning bit
 (48 10)  (922 170)  (922 170)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (6 11)  (880 171)  (880 171)  routing T_17_10.sp4_h_r_6 <X> T_17_10.sp4_h_l_43
 (16 11)  (890 171)  (890 171)  routing T_17_10.sp12_v_b_12 <X> T_17_10.lc_trk_g2_4
 (17 11)  (891 171)  (891 171)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (892 171)  (892 171)  routing T_17_10.sp4_h_l_16 <X> T_17_10.lc_trk_g2_5
 (22 11)  (896 171)  (896 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (899 171)  (899 171)  routing T_17_10.sp4_r_v_b_38 <X> T_17_10.lc_trk_g2_6
 (27 11)  (901 171)  (901 171)  routing T_17_10.lc_trk_g1_0 <X> T_17_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 171)  (903 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 171)  (904 171)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_5/in_1
 (32 11)  (906 171)  (906 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (907 171)  (907 171)  routing T_17_10.lc_trk_g2_5 <X> T_17_10.input_2_5
 (38 11)  (912 171)  (912 171)  LC_5 Logic Functioning bit
 (40 11)  (914 171)  (914 171)  LC_5 Logic Functioning bit
 (41 11)  (915 171)  (915 171)  LC_5 Logic Functioning bit
 (42 11)  (916 171)  (916 171)  LC_5 Logic Functioning bit
 (9 12)  (883 172)  (883 172)  routing T_17_10.sp4_h_l_42 <X> T_17_10.sp4_h_r_10
 (10 12)  (884 172)  (884 172)  routing T_17_10.sp4_h_l_42 <X> T_17_10.sp4_h_r_10
 (12 12)  (886 172)  (886 172)  routing T_17_10.sp4_h_l_45 <X> T_17_10.sp4_h_r_11
 (15 12)  (889 172)  (889 172)  routing T_17_10.sp4_h_r_25 <X> T_17_10.lc_trk_g3_1
 (16 12)  (890 172)  (890 172)  routing T_17_10.sp4_h_r_25 <X> T_17_10.lc_trk_g3_1
 (17 12)  (891 172)  (891 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (27 12)  (901 172)  (901 172)  routing T_17_10.lc_trk_g1_0 <X> T_17_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 172)  (903 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 172)  (906 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 172)  (907 172)  routing T_17_10.lc_trk_g2_1 <X> T_17_10.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 172)  (909 172)  routing T_17_10.lc_trk_g2_6 <X> T_17_10.input_2_6
 (37 12)  (911 172)  (911 172)  LC_6 Logic Functioning bit
 (39 12)  (913 172)  (913 172)  LC_6 Logic Functioning bit
 (40 12)  (914 172)  (914 172)  LC_6 Logic Functioning bit
 (41 12)  (915 172)  (915 172)  LC_6 Logic Functioning bit
 (42 12)  (916 172)  (916 172)  LC_6 Logic Functioning bit
 (47 12)  (921 172)  (921 172)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (3 13)  (877 173)  (877 173)  routing T_17_10.sp12_h_l_22 <X> T_17_10.sp12_h_r_1
 (10 13)  (884 173)  (884 173)  routing T_17_10.sp4_h_r_5 <X> T_17_10.sp4_v_b_10
 (13 13)  (887 173)  (887 173)  routing T_17_10.sp4_h_l_45 <X> T_17_10.sp4_h_r_11
 (18 13)  (892 173)  (892 173)  routing T_17_10.sp4_h_r_25 <X> T_17_10.lc_trk_g3_1
 (22 13)  (896 173)  (896 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (897 173)  (897 173)  routing T_17_10.sp4_h_l_15 <X> T_17_10.lc_trk_g3_2
 (24 13)  (898 173)  (898 173)  routing T_17_10.sp4_h_l_15 <X> T_17_10.lc_trk_g3_2
 (25 13)  (899 173)  (899 173)  routing T_17_10.sp4_h_l_15 <X> T_17_10.lc_trk_g3_2
 (26 13)  (900 173)  (900 173)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 173)  (902 173)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 173)  (903 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 173)  (906 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (907 173)  (907 173)  routing T_17_10.lc_trk_g2_6 <X> T_17_10.input_2_6
 (35 13)  (909 173)  (909 173)  routing T_17_10.lc_trk_g2_6 <X> T_17_10.input_2_6
 (39 13)  (913 173)  (913 173)  LC_6 Logic Functioning bit
 (40 13)  (914 173)  (914 173)  LC_6 Logic Functioning bit
 (41 13)  (915 173)  (915 173)  LC_6 Logic Functioning bit
 (43 13)  (917 173)  (917 173)  LC_6 Logic Functioning bit
 (8 14)  (882 174)  (882 174)  routing T_17_10.sp4_v_t_41 <X> T_17_10.sp4_h_l_47
 (9 14)  (883 174)  (883 174)  routing T_17_10.sp4_v_t_41 <X> T_17_10.sp4_h_l_47
 (10 14)  (884 174)  (884 174)  routing T_17_10.sp4_v_t_41 <X> T_17_10.sp4_h_l_47
 (28 14)  (902 174)  (902 174)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 174)  (903 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 174)  (906 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (911 174)  (911 174)  LC_7 Logic Functioning bit
 (39 14)  (913 174)  (913 174)  LC_7 Logic Functioning bit
 (40 14)  (914 174)  (914 174)  LC_7 Logic Functioning bit
 (41 14)  (915 174)  (915 174)  LC_7 Logic Functioning bit
 (42 14)  (916 174)  (916 174)  LC_7 Logic Functioning bit
 (27 15)  (901 175)  (901 175)  routing T_17_10.lc_trk_g1_0 <X> T_17_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 175)  (903 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 175)  (904 175)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 175)  (905 175)  routing T_17_10.lc_trk_g0_2 <X> T_17_10.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 175)  (906 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (907 175)  (907 175)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.input_2_7
 (34 15)  (908 175)  (908 175)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.input_2_7
 (35 15)  (909 175)  (909 175)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.input_2_7
 (38 15)  (912 175)  (912 175)  LC_7 Logic Functioning bit
 (40 15)  (914 175)  (914 175)  LC_7 Logic Functioning bit
 (41 15)  (915 175)  (915 175)  LC_7 Logic Functioning bit
 (42 15)  (916 175)  (916 175)  LC_7 Logic Functioning bit
 (48 15)  (922 175)  (922 175)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_18_10

 (5 0)  (933 160)  (933 160)  routing T_18_10.sp4_h_l_44 <X> T_18_10.sp4_h_r_0
 (26 0)  (954 160)  (954 160)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (29 0)  (957 160)  (957 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 160)  (958 160)  routing T_18_10.lc_trk_g0_5 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 160)  (959 160)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 160)  (960 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 160)  (961 160)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 160)  (963 160)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.input_2_0
 (41 0)  (969 160)  (969 160)  LC_0 Logic Functioning bit
 (4 1)  (932 161)  (932 161)  routing T_18_10.sp4_h_l_44 <X> T_18_10.sp4_h_r_0
 (8 1)  (936 161)  (936 161)  routing T_18_10.sp4_h_l_36 <X> T_18_10.sp4_v_b_1
 (9 1)  (937 161)  (937 161)  routing T_18_10.sp4_h_l_36 <X> T_18_10.sp4_v_b_1
 (15 1)  (943 161)  (943 161)  routing T_18_10.bot_op_0 <X> T_18_10.lc_trk_g0_0
 (17 1)  (945 161)  (945 161)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (950 161)  (950 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (954 161)  (954 161)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 161)  (956 161)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 161)  (957 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 161)  (960 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (961 161)  (961 161)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.input_2_0
 (34 1)  (962 161)  (962 161)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.input_2_0
 (38 1)  (966 161)  (966 161)  LC_0 Logic Functioning bit
 (41 1)  (969 161)  (969 161)  LC_0 Logic Functioning bit
 (1 2)  (929 162)  (929 162)  routing T_18_10.glb_netwk_5 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (2 2)  (930 162)  (930 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (3 2)  (931 162)  (931 162)  routing T_18_10.sp12_v_t_23 <X> T_18_10.sp12_h_l_23
 (5 2)  (933 162)  (933 162)  routing T_18_10.sp4_v_t_43 <X> T_18_10.sp4_h_l_37
 (14 2)  (942 162)  (942 162)  routing T_18_10.wire_logic_cluster/lc_4/out <X> T_18_10.lc_trk_g0_4
 (16 2)  (944 162)  (944 162)  routing T_18_10.sp12_h_r_13 <X> T_18_10.lc_trk_g0_5
 (17 2)  (945 162)  (945 162)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (29 2)  (957 162)  (957 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 162)  (959 162)  routing T_18_10.lc_trk_g0_4 <X> T_18_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 162)  (960 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (965 162)  (965 162)  LC_1 Logic Functioning bit
 (38 2)  (966 162)  (966 162)  LC_1 Logic Functioning bit
 (39 2)  (967 162)  (967 162)  LC_1 Logic Functioning bit
 (40 2)  (968 162)  (968 162)  LC_1 Logic Functioning bit
 (41 2)  (969 162)  (969 162)  LC_1 Logic Functioning bit
 (42 2)  (970 162)  (970 162)  LC_1 Logic Functioning bit
 (43 2)  (971 162)  (971 162)  LC_1 Logic Functioning bit
 (45 2)  (973 162)  (973 162)  LC_1 Logic Functioning bit
 (47 2)  (975 162)  (975 162)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (978 162)  (978 162)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (980 162)  (980 162)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (981 162)  (981 162)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (928 163)  (928 163)  routing T_18_10.glb_netwk_5 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (4 3)  (932 163)  (932 163)  routing T_18_10.sp4_v_t_43 <X> T_18_10.sp4_h_l_37
 (6 3)  (934 163)  (934 163)  routing T_18_10.sp4_v_t_43 <X> T_18_10.sp4_h_l_37
 (17 3)  (945 163)  (945 163)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (950 163)  (950 163)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (951 163)  (951 163)  routing T_18_10.sp12_h_l_21 <X> T_18_10.lc_trk_g0_6
 (25 3)  (953 163)  (953 163)  routing T_18_10.sp12_h_l_21 <X> T_18_10.lc_trk_g0_6
 (26 3)  (954 163)  (954 163)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 163)  (955 163)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 163)  (956 163)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 163)  (957 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (964 163)  (964 163)  LC_1 Logic Functioning bit
 (37 3)  (965 163)  (965 163)  LC_1 Logic Functioning bit
 (38 3)  (966 163)  (966 163)  LC_1 Logic Functioning bit
 (39 3)  (967 163)  (967 163)  LC_1 Logic Functioning bit
 (40 3)  (968 163)  (968 163)  LC_1 Logic Functioning bit
 (41 3)  (969 163)  (969 163)  LC_1 Logic Functioning bit
 (42 3)  (970 163)  (970 163)  LC_1 Logic Functioning bit
 (43 3)  (971 163)  (971 163)  LC_1 Logic Functioning bit
 (45 3)  (973 163)  (973 163)  LC_1 Logic Functioning bit
 (48 3)  (976 163)  (976 163)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (928 164)  (928 164)  routing T_18_10.glb_netwk_7 <X> T_18_10.wire_logic_cluster/lc_7/cen
 (1 4)  (929 164)  (929 164)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (8 4)  (936 164)  (936 164)  routing T_18_10.sp4_h_l_41 <X> T_18_10.sp4_h_r_4
 (15 4)  (943 164)  (943 164)  routing T_18_10.sp4_h_r_9 <X> T_18_10.lc_trk_g1_1
 (16 4)  (944 164)  (944 164)  routing T_18_10.sp4_h_r_9 <X> T_18_10.lc_trk_g1_1
 (17 4)  (945 164)  (945 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (946 164)  (946 164)  routing T_18_10.sp4_h_r_9 <X> T_18_10.lc_trk_g1_1
 (26 4)  (954 164)  (954 164)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 164)  (955 164)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 164)  (956 164)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 164)  (957 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 164)  (958 164)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 164)  (960 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 164)  (961 164)  routing T_18_10.lc_trk_g3_0 <X> T_18_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 164)  (962 164)  routing T_18_10.lc_trk_g3_0 <X> T_18_10.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 164)  (963 164)  routing T_18_10.lc_trk_g2_4 <X> T_18_10.input_2_2
 (39 4)  (967 164)  (967 164)  LC_2 Logic Functioning bit
 (40 4)  (968 164)  (968 164)  LC_2 Logic Functioning bit
 (42 4)  (970 164)  (970 164)  LC_2 Logic Functioning bit
 (0 5)  (928 165)  (928 165)  routing T_18_10.glb_netwk_7 <X> T_18_10.wire_logic_cluster/lc_7/cen
 (26 5)  (954 165)  (954 165)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 165)  (955 165)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 165)  (957 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 165)  (958 165)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_2/in_1
 (32 5)  (960 165)  (960 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (961 165)  (961 165)  routing T_18_10.lc_trk_g2_4 <X> T_18_10.input_2_2
 (38 5)  (966 165)  (966 165)  LC_2 Logic Functioning bit
 (39 5)  (967 165)  (967 165)  LC_2 Logic Functioning bit
 (40 5)  (968 165)  (968 165)  LC_2 Logic Functioning bit
 (41 5)  (969 165)  (969 165)  LC_2 Logic Functioning bit
 (42 5)  (970 165)  (970 165)  LC_2 Logic Functioning bit
 (43 5)  (971 165)  (971 165)  LC_2 Logic Functioning bit
 (14 6)  (942 166)  (942 166)  routing T_18_10.sp12_h_l_3 <X> T_18_10.lc_trk_g1_4
 (21 6)  (949 166)  (949 166)  routing T_18_10.sp4_v_b_15 <X> T_18_10.lc_trk_g1_7
 (22 6)  (950 166)  (950 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (951 166)  (951 166)  routing T_18_10.sp4_v_b_15 <X> T_18_10.lc_trk_g1_7
 (29 6)  (957 166)  (957 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 166)  (958 166)  routing T_18_10.lc_trk_g0_6 <X> T_18_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 166)  (960 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (965 166)  (965 166)  LC_3 Logic Functioning bit
 (39 6)  (967 166)  (967 166)  LC_3 Logic Functioning bit
 (40 6)  (968 166)  (968 166)  LC_3 Logic Functioning bit
 (41 6)  (969 166)  (969 166)  LC_3 Logic Functioning bit
 (42 6)  (970 166)  (970 166)  LC_3 Logic Functioning bit
 (14 7)  (942 167)  (942 167)  routing T_18_10.sp12_h_l_3 <X> T_18_10.lc_trk_g1_4
 (15 7)  (943 167)  (943 167)  routing T_18_10.sp12_h_l_3 <X> T_18_10.lc_trk_g1_4
 (17 7)  (945 167)  (945 167)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (21 7)  (949 167)  (949 167)  routing T_18_10.sp4_v_b_15 <X> T_18_10.lc_trk_g1_7
 (26 7)  (954 167)  (954 167)  routing T_18_10.lc_trk_g2_3 <X> T_18_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 167)  (956 167)  routing T_18_10.lc_trk_g2_3 <X> T_18_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 167)  (957 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 167)  (958 167)  routing T_18_10.lc_trk_g0_6 <X> T_18_10.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 167)  (959 167)  routing T_18_10.lc_trk_g0_2 <X> T_18_10.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 167)  (960 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (961 167)  (961 167)  routing T_18_10.lc_trk_g2_1 <X> T_18_10.input_2_3
 (38 7)  (966 167)  (966 167)  LC_3 Logic Functioning bit
 (40 7)  (968 167)  (968 167)  LC_3 Logic Functioning bit
 (41 7)  (969 167)  (969 167)  LC_3 Logic Functioning bit
 (42 7)  (970 167)  (970 167)  LC_3 Logic Functioning bit
 (2 8)  (930 168)  (930 168)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (17 8)  (945 168)  (945 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (950 168)  (950 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (951 168)  (951 168)  routing T_18_10.sp4_h_r_27 <X> T_18_10.lc_trk_g2_3
 (24 8)  (952 168)  (952 168)  routing T_18_10.sp4_h_r_27 <X> T_18_10.lc_trk_g2_3
 (27 8)  (955 168)  (955 168)  routing T_18_10.lc_trk_g1_4 <X> T_18_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 168)  (957 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 168)  (958 168)  routing T_18_10.lc_trk_g1_4 <X> T_18_10.wire_logic_cluster/lc_4/in_1
 (37 8)  (965 168)  (965 168)  LC_4 Logic Functioning bit
 (42 8)  (970 168)  (970 168)  LC_4 Logic Functioning bit
 (50 8)  (978 168)  (978 168)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (946 169)  (946 169)  routing T_18_10.sp4_r_v_b_33 <X> T_18_10.lc_trk_g2_1
 (21 9)  (949 169)  (949 169)  routing T_18_10.sp4_h_r_27 <X> T_18_10.lc_trk_g2_3
 (27 9)  (955 169)  (955 169)  routing T_18_10.lc_trk_g1_1 <X> T_18_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 169)  (957 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 169)  (964 169)  LC_4 Logic Functioning bit
 (37 9)  (965 169)  (965 169)  LC_4 Logic Functioning bit
 (42 9)  (970 169)  (970 169)  LC_4 Logic Functioning bit
 (43 9)  (971 169)  (971 169)  LC_4 Logic Functioning bit
 (8 10)  (936 170)  (936 170)  routing T_18_10.sp4_h_r_11 <X> T_18_10.sp4_h_l_42
 (10 10)  (938 170)  (938 170)  routing T_18_10.sp4_h_r_11 <X> T_18_10.sp4_h_l_42
 (11 10)  (939 170)  (939 170)  routing T_18_10.sp4_h_l_38 <X> T_18_10.sp4_v_t_45
 (16 10)  (944 170)  (944 170)  routing T_18_10.sp12_v_b_21 <X> T_18_10.lc_trk_g2_5
 (17 10)  (945 170)  (945 170)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (25 10)  (953 170)  (953 170)  routing T_18_10.sp4_h_r_46 <X> T_18_10.lc_trk_g2_6
 (6 11)  (934 171)  (934 171)  routing T_18_10.sp4_h_r_6 <X> T_18_10.sp4_h_l_43
 (15 11)  (943 171)  (943 171)  routing T_18_10.sp4_v_t_33 <X> T_18_10.lc_trk_g2_4
 (16 11)  (944 171)  (944 171)  routing T_18_10.sp4_v_t_33 <X> T_18_10.lc_trk_g2_4
 (17 11)  (945 171)  (945 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (946 171)  (946 171)  routing T_18_10.sp12_v_b_21 <X> T_18_10.lc_trk_g2_5
 (22 11)  (950 171)  (950 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (951 171)  (951 171)  routing T_18_10.sp4_h_r_46 <X> T_18_10.lc_trk_g2_6
 (24 11)  (952 171)  (952 171)  routing T_18_10.sp4_h_r_46 <X> T_18_10.lc_trk_g2_6
 (25 11)  (953 171)  (953 171)  routing T_18_10.sp4_h_r_46 <X> T_18_10.lc_trk_g2_6
 (8 12)  (936 172)  (936 172)  routing T_18_10.sp4_h_l_39 <X> T_18_10.sp4_h_r_10
 (10 12)  (938 172)  (938 172)  routing T_18_10.sp4_h_l_39 <X> T_18_10.sp4_h_r_10
 (25 12)  (953 172)  (953 172)  routing T_18_10.wire_logic_cluster/lc_2/out <X> T_18_10.lc_trk_g3_2
 (3 13)  (931 173)  (931 173)  routing T_18_10.sp12_h_l_22 <X> T_18_10.sp12_h_r_1
 (17 13)  (945 173)  (945 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (950 173)  (950 173)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (928 174)  (928 174)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 174)  (929 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (932 174)  (932 174)  routing T_18_10.sp4_h_r_3 <X> T_18_10.sp4_v_t_44
 (6 14)  (934 174)  (934 174)  routing T_18_10.sp4_h_r_3 <X> T_18_10.sp4_v_t_44
 (8 14)  (936 174)  (936 174)  routing T_18_10.sp4_v_t_47 <X> T_18_10.sp4_h_l_47
 (9 14)  (937 174)  (937 174)  routing T_18_10.sp4_v_t_47 <X> T_18_10.sp4_h_l_47
 (11 14)  (939 174)  (939 174)  routing T_18_10.sp4_h_r_5 <X> T_18_10.sp4_v_t_46
 (13 14)  (941 174)  (941 174)  routing T_18_10.sp4_h_r_5 <X> T_18_10.sp4_v_t_46
 (16 14)  (944 174)  (944 174)  routing T_18_10.sp4_v_t_16 <X> T_18_10.lc_trk_g3_5
 (17 14)  (945 174)  (945 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (946 174)  (946 174)  routing T_18_10.sp4_v_t_16 <X> T_18_10.lc_trk_g3_5
 (0 15)  (928 175)  (928 175)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/s_r
 (5 15)  (933 175)  (933 175)  routing T_18_10.sp4_h_r_3 <X> T_18_10.sp4_v_t_44
 (12 15)  (940 175)  (940 175)  routing T_18_10.sp4_h_r_5 <X> T_18_10.sp4_v_t_46
 (22 15)  (950 175)  (950 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (951 175)  (951 175)  routing T_18_10.sp4_h_r_30 <X> T_18_10.lc_trk_g3_6
 (24 15)  (952 175)  (952 175)  routing T_18_10.sp4_h_r_30 <X> T_18_10.lc_trk_g3_6
 (25 15)  (953 175)  (953 175)  routing T_18_10.sp4_h_r_30 <X> T_18_10.lc_trk_g3_6


LogicTile_19_10

 (0 0)  (982 160)  (982 160)  Negative Clock bit

 (6 0)  (988 160)  (988 160)  routing T_19_10.sp4_h_r_7 <X> T_19_10.sp4_v_b_0
 (14 0)  (996 160)  (996 160)  routing T_19_10.sp4_v_b_0 <X> T_19_10.lc_trk_g0_0
 (22 0)  (1004 160)  (1004 160)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1006 160)  (1006 160)  routing T_19_10.top_op_3 <X> T_19_10.lc_trk_g0_3
 (25 0)  (1007 160)  (1007 160)  routing T_19_10.sp4_h_l_7 <X> T_19_10.lc_trk_g0_2
 (27 0)  (1009 160)  (1009 160)  routing T_19_10.lc_trk_g1_4 <X> T_19_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 160)  (1011 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 160)  (1012 160)  routing T_19_10.lc_trk_g1_4 <X> T_19_10.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 160)  (1013 160)  routing T_19_10.lc_trk_g0_5 <X> T_19_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 160)  (1014 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 160)  (1017 160)  routing T_19_10.lc_trk_g1_7 <X> T_19_10.input_2_0
 (36 0)  (1018 160)  (1018 160)  LC_0 Logic Functioning bit
 (38 0)  (1020 160)  (1020 160)  LC_0 Logic Functioning bit
 (40 0)  (1022 160)  (1022 160)  LC_0 Logic Functioning bit
 (41 0)  (1023 160)  (1023 160)  LC_0 Logic Functioning bit
 (43 0)  (1025 160)  (1025 160)  LC_0 Logic Functioning bit
 (4 1)  (986 161)  (986 161)  routing T_19_10.sp4_v_t_42 <X> T_19_10.sp4_h_r_0
 (12 1)  (994 161)  (994 161)  routing T_19_10.sp4_h_r_2 <X> T_19_10.sp4_v_b_2
 (16 1)  (998 161)  (998 161)  routing T_19_10.sp4_v_b_0 <X> T_19_10.lc_trk_g0_0
 (17 1)  (999 161)  (999 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (21 1)  (1003 161)  (1003 161)  routing T_19_10.top_op_3 <X> T_19_10.lc_trk_g0_3
 (22 1)  (1004 161)  (1004 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1005 161)  (1005 161)  routing T_19_10.sp4_h_l_7 <X> T_19_10.lc_trk_g0_2
 (24 1)  (1006 161)  (1006 161)  routing T_19_10.sp4_h_l_7 <X> T_19_10.lc_trk_g0_2
 (25 1)  (1007 161)  (1007 161)  routing T_19_10.sp4_h_l_7 <X> T_19_10.lc_trk_g0_2
 (29 1)  (1011 161)  (1011 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 161)  (1014 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (1016 161)  (1016 161)  routing T_19_10.lc_trk_g1_7 <X> T_19_10.input_2_0
 (35 1)  (1017 161)  (1017 161)  routing T_19_10.lc_trk_g1_7 <X> T_19_10.input_2_0
 (38 1)  (1020 161)  (1020 161)  LC_0 Logic Functioning bit
 (40 1)  (1022 161)  (1022 161)  LC_0 Logic Functioning bit
 (41 1)  (1023 161)  (1023 161)  LC_0 Logic Functioning bit
 (42 1)  (1024 161)  (1024 161)  LC_0 Logic Functioning bit
 (1 2)  (983 162)  (983 162)  routing T_19_10.glb_netwk_5 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (2 2)  (984 162)  (984 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (987 162)  (987 162)  routing T_19_10.sp4_v_t_43 <X> T_19_10.sp4_h_l_37
 (6 2)  (988 162)  (988 162)  routing T_19_10.sp4_h_l_42 <X> T_19_10.sp4_v_t_37
 (8 2)  (990 162)  (990 162)  routing T_19_10.sp4_v_t_36 <X> T_19_10.sp4_h_l_36
 (9 2)  (991 162)  (991 162)  routing T_19_10.sp4_v_t_36 <X> T_19_10.sp4_h_l_36
 (15 2)  (997 162)  (997 162)  routing T_19_10.sp4_h_r_5 <X> T_19_10.lc_trk_g0_5
 (16 2)  (998 162)  (998 162)  routing T_19_10.sp4_h_r_5 <X> T_19_10.lc_trk_g0_5
 (17 2)  (999 162)  (999 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (1008 162)  (1008 162)  routing T_19_10.lc_trk_g1_4 <X> T_19_10.wire_logic_cluster/lc_1/in_0
 (29 2)  (1011 162)  (1011 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 162)  (1013 162)  routing T_19_10.lc_trk_g1_5 <X> T_19_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 162)  (1014 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 162)  (1016 162)  routing T_19_10.lc_trk_g1_5 <X> T_19_10.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 162)  (1017 162)  routing T_19_10.lc_trk_g2_5 <X> T_19_10.input_2_1
 (36 2)  (1018 162)  (1018 162)  LC_1 Logic Functioning bit
 (38 2)  (1020 162)  (1020 162)  LC_1 Logic Functioning bit
 (40 2)  (1022 162)  (1022 162)  LC_1 Logic Functioning bit
 (41 2)  (1023 162)  (1023 162)  LC_1 Logic Functioning bit
 (43 2)  (1025 162)  (1025 162)  LC_1 Logic Functioning bit
 (0 3)  (982 163)  (982 163)  routing T_19_10.glb_netwk_5 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (4 3)  (986 163)  (986 163)  routing T_19_10.sp4_v_t_43 <X> T_19_10.sp4_h_l_37
 (6 3)  (988 163)  (988 163)  routing T_19_10.sp4_v_t_43 <X> T_19_10.sp4_h_l_37
 (18 3)  (1000 163)  (1000 163)  routing T_19_10.sp4_h_r_5 <X> T_19_10.lc_trk_g0_5
 (27 3)  (1009 163)  (1009 163)  routing T_19_10.lc_trk_g1_4 <X> T_19_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 163)  (1011 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (1014 163)  (1014 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (1015 163)  (1015 163)  routing T_19_10.lc_trk_g2_5 <X> T_19_10.input_2_1
 (38 3)  (1020 163)  (1020 163)  LC_1 Logic Functioning bit
 (40 3)  (1022 163)  (1022 163)  LC_1 Logic Functioning bit
 (41 3)  (1023 163)  (1023 163)  LC_1 Logic Functioning bit
 (42 3)  (1024 163)  (1024 163)  LC_1 Logic Functioning bit
 (1 4)  (983 164)  (983 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (2 4)  (984 164)  (984 164)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (9 4)  (991 164)  (991 164)  routing T_19_10.sp4_v_t_41 <X> T_19_10.sp4_h_r_4
 (14 4)  (996 164)  (996 164)  routing T_19_10.wire_logic_cluster/lc_0/out <X> T_19_10.lc_trk_g1_0
 (21 4)  (1003 164)  (1003 164)  routing T_19_10.wire_logic_cluster/lc_3/out <X> T_19_10.lc_trk_g1_3
 (22 4)  (1004 164)  (1004 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (1011 164)  (1011 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 164)  (1013 164)  routing T_19_10.lc_trk_g3_4 <X> T_19_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 164)  (1014 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 164)  (1015 164)  routing T_19_10.lc_trk_g3_4 <X> T_19_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 164)  (1016 164)  routing T_19_10.lc_trk_g3_4 <X> T_19_10.wire_logic_cluster/lc_2/in_3
 (38 4)  (1020 164)  (1020 164)  LC_2 Logic Functioning bit
 (39 4)  (1021 164)  (1021 164)  LC_2 Logic Functioning bit
 (40 4)  (1022 164)  (1022 164)  LC_2 Logic Functioning bit
 (41 4)  (1023 164)  (1023 164)  LC_2 Logic Functioning bit
 (42 4)  (1024 164)  (1024 164)  LC_2 Logic Functioning bit
 (43 4)  (1025 164)  (1025 164)  LC_2 Logic Functioning bit
 (50 4)  (1032 164)  (1032 164)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (983 165)  (983 165)  routing T_19_10.lc_trk_g0_2 <X> T_19_10.wire_logic_cluster/lc_7/cen
 (3 5)  (985 165)  (985 165)  routing T_19_10.sp12_h_l_23 <X> T_19_10.sp12_h_r_0
 (6 5)  (988 165)  (988 165)  routing T_19_10.sp4_h_l_38 <X> T_19_10.sp4_h_r_3
 (17 5)  (999 165)  (999 165)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (1008 165)  (1008 165)  routing T_19_10.lc_trk_g3_3 <X> T_19_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 165)  (1009 165)  routing T_19_10.lc_trk_g3_3 <X> T_19_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 165)  (1010 165)  routing T_19_10.lc_trk_g3_3 <X> T_19_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 165)  (1011 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 165)  (1012 165)  routing T_19_10.lc_trk_g0_3 <X> T_19_10.wire_logic_cluster/lc_2/in_1
 (36 5)  (1018 165)  (1018 165)  LC_2 Logic Functioning bit
 (38 5)  (1020 165)  (1020 165)  LC_2 Logic Functioning bit
 (39 5)  (1021 165)  (1021 165)  LC_2 Logic Functioning bit
 (40 5)  (1022 165)  (1022 165)  LC_2 Logic Functioning bit
 (41 5)  (1023 165)  (1023 165)  LC_2 Logic Functioning bit
 (42 5)  (1024 165)  (1024 165)  LC_2 Logic Functioning bit
 (43 5)  (1025 165)  (1025 165)  LC_2 Logic Functioning bit
 (8 6)  (990 166)  (990 166)  routing T_19_10.sp4_v_t_47 <X> T_19_10.sp4_h_l_41
 (9 6)  (991 166)  (991 166)  routing T_19_10.sp4_v_t_47 <X> T_19_10.sp4_h_l_41
 (10 6)  (992 166)  (992 166)  routing T_19_10.sp4_v_t_47 <X> T_19_10.sp4_h_l_41
 (11 6)  (993 166)  (993 166)  routing T_19_10.sp4_v_b_2 <X> T_19_10.sp4_v_t_40
 (15 6)  (997 166)  (997 166)  routing T_19_10.sp4_h_r_13 <X> T_19_10.lc_trk_g1_5
 (16 6)  (998 166)  (998 166)  routing T_19_10.sp4_h_r_13 <X> T_19_10.lc_trk_g1_5
 (17 6)  (999 166)  (999 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1000 166)  (1000 166)  routing T_19_10.sp4_h_r_13 <X> T_19_10.lc_trk_g1_5
 (21 6)  (1003 166)  (1003 166)  routing T_19_10.sp4_h_l_10 <X> T_19_10.lc_trk_g1_7
 (22 6)  (1004 166)  (1004 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1005 166)  (1005 166)  routing T_19_10.sp4_h_l_10 <X> T_19_10.lc_trk_g1_7
 (24 6)  (1006 166)  (1006 166)  routing T_19_10.sp4_h_l_10 <X> T_19_10.lc_trk_g1_7
 (27 6)  (1009 166)  (1009 166)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 166)  (1010 166)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 166)  (1011 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 166)  (1012 166)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 166)  (1014 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 166)  (1016 166)  routing T_19_10.lc_trk_g1_3 <X> T_19_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 166)  (1018 166)  LC_3 Logic Functioning bit
 (37 6)  (1019 166)  (1019 166)  LC_3 Logic Functioning bit
 (39 6)  (1021 166)  (1021 166)  LC_3 Logic Functioning bit
 (43 6)  (1025 166)  (1025 166)  LC_3 Logic Functioning bit
 (50 6)  (1032 166)  (1032 166)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (994 167)  (994 167)  routing T_19_10.sp4_v_b_2 <X> T_19_10.sp4_v_t_40
 (14 7)  (996 167)  (996 167)  routing T_19_10.sp4_h_r_4 <X> T_19_10.lc_trk_g1_4
 (15 7)  (997 167)  (997 167)  routing T_19_10.sp4_h_r_4 <X> T_19_10.lc_trk_g1_4
 (16 7)  (998 167)  (998 167)  routing T_19_10.sp4_h_r_4 <X> T_19_10.lc_trk_g1_4
 (17 7)  (999 167)  (999 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (21 7)  (1003 167)  (1003 167)  routing T_19_10.sp4_h_l_10 <X> T_19_10.lc_trk_g1_7
 (30 7)  (1012 167)  (1012 167)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 167)  (1013 167)  routing T_19_10.lc_trk_g1_3 <X> T_19_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 167)  (1018 167)  LC_3 Logic Functioning bit
 (37 7)  (1019 167)  (1019 167)  LC_3 Logic Functioning bit
 (39 7)  (1021 167)  (1021 167)  LC_3 Logic Functioning bit
 (43 7)  (1025 167)  (1025 167)  LC_3 Logic Functioning bit
 (22 8)  (1004 168)  (1004 168)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1005 168)  (1005 168)  routing T_19_10.sp12_v_b_11 <X> T_19_10.lc_trk_g2_3
 (25 8)  (1007 168)  (1007 168)  routing T_19_10.sp4_v_t_23 <X> T_19_10.lc_trk_g2_2
 (31 8)  (1013 168)  (1013 168)  routing T_19_10.lc_trk_g2_7 <X> T_19_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 168)  (1014 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 168)  (1015 168)  routing T_19_10.lc_trk_g2_7 <X> T_19_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 168)  (1018 168)  LC_4 Logic Functioning bit
 (37 8)  (1019 168)  (1019 168)  LC_4 Logic Functioning bit
 (38 8)  (1020 168)  (1020 168)  LC_4 Logic Functioning bit
 (42 8)  (1024 168)  (1024 168)  LC_4 Logic Functioning bit
 (45 8)  (1027 168)  (1027 168)  LC_4 Logic Functioning bit
 (50 8)  (1032 168)  (1032 168)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (997 169)  (997 169)  routing T_19_10.sp4_v_t_29 <X> T_19_10.lc_trk_g2_0
 (16 9)  (998 169)  (998 169)  routing T_19_10.sp4_v_t_29 <X> T_19_10.lc_trk_g2_0
 (17 9)  (999 169)  (999 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (1004 169)  (1004 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1005 169)  (1005 169)  routing T_19_10.sp4_v_t_23 <X> T_19_10.lc_trk_g2_2
 (25 9)  (1007 169)  (1007 169)  routing T_19_10.sp4_v_t_23 <X> T_19_10.lc_trk_g2_2
 (26 9)  (1008 169)  (1008 169)  routing T_19_10.lc_trk_g2_2 <X> T_19_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 169)  (1010 169)  routing T_19_10.lc_trk_g2_2 <X> T_19_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 169)  (1011 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 169)  (1013 169)  routing T_19_10.lc_trk_g2_7 <X> T_19_10.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 169)  (1018 169)  LC_4 Logic Functioning bit
 (37 9)  (1019 169)  (1019 169)  LC_4 Logic Functioning bit
 (39 9)  (1021 169)  (1021 169)  LC_4 Logic Functioning bit
 (43 9)  (1025 169)  (1025 169)  LC_4 Logic Functioning bit
 (45 9)  (1027 169)  (1027 169)  LC_4 Logic Functioning bit
 (46 9)  (1028 169)  (1028 169)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (4 10)  (986 170)  (986 170)  routing T_19_10.sp4_v_b_6 <X> T_19_10.sp4_v_t_43
 (12 10)  (994 170)  (994 170)  routing T_19_10.sp4_v_t_45 <X> T_19_10.sp4_h_l_45
 (15 10)  (997 170)  (997 170)  routing T_19_10.sp4_v_t_32 <X> T_19_10.lc_trk_g2_5
 (16 10)  (998 170)  (998 170)  routing T_19_10.sp4_v_t_32 <X> T_19_10.lc_trk_g2_5
 (17 10)  (999 170)  (999 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (1003 170)  (1003 170)  routing T_19_10.wire_logic_cluster/lc_7/out <X> T_19_10.lc_trk_g2_7
 (22 10)  (1004 170)  (1004 170)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (1009 170)  (1009 170)  routing T_19_10.lc_trk_g3_5 <X> T_19_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 170)  (1010 170)  routing T_19_10.lc_trk_g3_5 <X> T_19_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 170)  (1011 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 170)  (1012 170)  routing T_19_10.lc_trk_g3_5 <X> T_19_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 170)  (1014 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 170)  (1015 170)  routing T_19_10.lc_trk_g2_0 <X> T_19_10.wire_logic_cluster/lc_5/in_3
 (38 10)  (1020 170)  (1020 170)  LC_5 Logic Functioning bit
 (39 10)  (1021 170)  (1021 170)  LC_5 Logic Functioning bit
 (40 10)  (1022 170)  (1022 170)  LC_5 Logic Functioning bit
 (41 10)  (1023 170)  (1023 170)  LC_5 Logic Functioning bit
 (42 10)  (1024 170)  (1024 170)  LC_5 Logic Functioning bit
 (43 10)  (1025 170)  (1025 170)  LC_5 Logic Functioning bit
 (4 11)  (986 171)  (986 171)  routing T_19_10.sp4_h_r_10 <X> T_19_10.sp4_h_l_43
 (6 11)  (988 171)  (988 171)  routing T_19_10.sp4_h_r_10 <X> T_19_10.sp4_h_l_43
 (11 11)  (993 171)  (993 171)  routing T_19_10.sp4_v_t_45 <X> T_19_10.sp4_h_l_45
 (27 11)  (1009 171)  (1009 171)  routing T_19_10.lc_trk_g3_0 <X> T_19_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 171)  (1010 171)  routing T_19_10.lc_trk_g3_0 <X> T_19_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 171)  (1011 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (1014 171)  (1014 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1016 171)  (1016 171)  routing T_19_10.lc_trk_g1_0 <X> T_19_10.input_2_5
 (36 11)  (1018 171)  (1018 171)  LC_5 Logic Functioning bit
 (38 11)  (1020 171)  (1020 171)  LC_5 Logic Functioning bit
 (39 11)  (1021 171)  (1021 171)  LC_5 Logic Functioning bit
 (40 11)  (1022 171)  (1022 171)  LC_5 Logic Functioning bit
 (41 11)  (1023 171)  (1023 171)  LC_5 Logic Functioning bit
 (42 11)  (1024 171)  (1024 171)  LC_5 Logic Functioning bit
 (43 11)  (1025 171)  (1025 171)  LC_5 Logic Functioning bit
 (13 12)  (995 172)  (995 172)  routing T_19_10.sp4_h_l_46 <X> T_19_10.sp4_v_b_11
 (22 12)  (1004 172)  (1004 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1005 172)  (1005 172)  routing T_19_10.sp4_h_r_27 <X> T_19_10.lc_trk_g3_3
 (24 12)  (1006 172)  (1006 172)  routing T_19_10.sp4_h_r_27 <X> T_19_10.lc_trk_g3_3
 (26 12)  (1008 172)  (1008 172)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_6/in_0
 (31 12)  (1013 172)  (1013 172)  routing T_19_10.lc_trk_g3_6 <X> T_19_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 172)  (1014 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 172)  (1015 172)  routing T_19_10.lc_trk_g3_6 <X> T_19_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 172)  (1016 172)  routing T_19_10.lc_trk_g3_6 <X> T_19_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 172)  (1018 172)  LC_6 Logic Functioning bit
 (37 12)  (1019 172)  (1019 172)  LC_6 Logic Functioning bit
 (39 12)  (1021 172)  (1021 172)  LC_6 Logic Functioning bit
 (43 12)  (1025 172)  (1025 172)  LC_6 Logic Functioning bit
 (50 12)  (1032 172)  (1032 172)  Cascade bit: LH_LC06_inmux02_5

 (6 13)  (988 173)  (988 173)  routing T_19_10.sp4_h_l_44 <X> T_19_10.sp4_h_r_9
 (12 13)  (994 173)  (994 173)  routing T_19_10.sp4_h_l_46 <X> T_19_10.sp4_v_b_11
 (14 13)  (996 173)  (996 173)  routing T_19_10.sp12_v_b_16 <X> T_19_10.lc_trk_g3_0
 (16 13)  (998 173)  (998 173)  routing T_19_10.sp12_v_b_16 <X> T_19_10.lc_trk_g3_0
 (17 13)  (999 173)  (999 173)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (21 13)  (1003 173)  (1003 173)  routing T_19_10.sp4_h_r_27 <X> T_19_10.lc_trk_g3_3
 (26 13)  (1008 173)  (1008 173)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 173)  (1009 173)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 173)  (1010 173)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 173)  (1011 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 173)  (1013 173)  routing T_19_10.lc_trk_g3_6 <X> T_19_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 173)  (1018 173)  LC_6 Logic Functioning bit
 (37 13)  (1019 173)  (1019 173)  LC_6 Logic Functioning bit
 (38 13)  (1020 173)  (1020 173)  LC_6 Logic Functioning bit
 (42 13)  (1024 173)  (1024 173)  LC_6 Logic Functioning bit
 (0 14)  (982 174)  (982 174)  routing T_19_10.glb_netwk_4 <X> T_19_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 174)  (983 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (13 14)  (995 174)  (995 174)  routing T_19_10.sp4_h_r_11 <X> T_19_10.sp4_v_t_46
 (14 14)  (996 174)  (996 174)  routing T_19_10.sp4_v_b_36 <X> T_19_10.lc_trk_g3_4
 (15 14)  (997 174)  (997 174)  routing T_19_10.tnr_op_5 <X> T_19_10.lc_trk_g3_5
 (17 14)  (999 174)  (999 174)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (1003 174)  (1003 174)  routing T_19_10.sp4_v_t_26 <X> T_19_10.lc_trk_g3_7
 (22 14)  (1004 174)  (1004 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1005 174)  (1005 174)  routing T_19_10.sp4_v_t_26 <X> T_19_10.lc_trk_g3_7
 (25 14)  (1007 174)  (1007 174)  routing T_19_10.wire_logic_cluster/lc_6/out <X> T_19_10.lc_trk_g3_6
 (32 14)  (1014 174)  (1014 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 174)  (1015 174)  routing T_19_10.lc_trk_g2_2 <X> T_19_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 174)  (1018 174)  LC_7 Logic Functioning bit
 (38 14)  (1020 174)  (1020 174)  LC_7 Logic Functioning bit
 (42 14)  (1024 174)  (1024 174)  LC_7 Logic Functioning bit
 (43 14)  (1025 174)  (1025 174)  LC_7 Logic Functioning bit
 (45 14)  (1027 174)  (1027 174)  LC_7 Logic Functioning bit
 (50 14)  (1032 174)  (1032 174)  Cascade bit: LH_LC07_inmux02_5

 (12 15)  (994 175)  (994 175)  routing T_19_10.sp4_h_r_11 <X> T_19_10.sp4_v_t_46
 (14 15)  (996 175)  (996 175)  routing T_19_10.sp4_v_b_36 <X> T_19_10.lc_trk_g3_4
 (16 15)  (998 175)  (998 175)  routing T_19_10.sp4_v_b_36 <X> T_19_10.lc_trk_g3_4
 (17 15)  (999 175)  (999 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (19 15)  (1001 175)  (1001 175)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (1003 175)  (1003 175)  routing T_19_10.sp4_v_t_26 <X> T_19_10.lc_trk_g3_7
 (22 15)  (1004 175)  (1004 175)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (1008 175)  (1008 175)  routing T_19_10.lc_trk_g2_3 <X> T_19_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 175)  (1010 175)  routing T_19_10.lc_trk_g2_3 <X> T_19_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 175)  (1011 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 175)  (1013 175)  routing T_19_10.lc_trk_g2_2 <X> T_19_10.wire_logic_cluster/lc_7/in_3
 (37 15)  (1019 175)  (1019 175)  LC_7 Logic Functioning bit
 (39 15)  (1021 175)  (1021 175)  LC_7 Logic Functioning bit
 (42 15)  (1024 175)  (1024 175)  LC_7 Logic Functioning bit
 (43 15)  (1025 175)  (1025 175)  LC_7 Logic Functioning bit
 (45 15)  (1027 175)  (1027 175)  LC_7 Logic Functioning bit


LogicTile_20_10

 (8 0)  (1044 160)  (1044 160)  routing T_20_10.sp4_v_b_7 <X> T_20_10.sp4_h_r_1
 (9 0)  (1045 160)  (1045 160)  routing T_20_10.sp4_v_b_7 <X> T_20_10.sp4_h_r_1
 (10 0)  (1046 160)  (1046 160)  routing T_20_10.sp4_v_b_7 <X> T_20_10.sp4_h_r_1
 (26 0)  (1062 160)  (1062 160)  routing T_20_10.lc_trk_g1_7 <X> T_20_10.wire_logic_cluster/lc_0/in_0
 (28 0)  (1064 160)  (1064 160)  routing T_20_10.lc_trk_g2_7 <X> T_20_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 160)  (1065 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 160)  (1066 160)  routing T_20_10.lc_trk_g2_7 <X> T_20_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 160)  (1068 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 160)  (1070 160)  routing T_20_10.lc_trk_g1_2 <X> T_20_10.wire_logic_cluster/lc_0/in_3
 (37 0)  (1073 160)  (1073 160)  LC_0 Logic Functioning bit
 (39 0)  (1075 160)  (1075 160)  LC_0 Logic Functioning bit
 (40 0)  (1076 160)  (1076 160)  LC_0 Logic Functioning bit
 (41 0)  (1077 160)  (1077 160)  LC_0 Logic Functioning bit
 (42 0)  (1078 160)  (1078 160)  LC_0 Logic Functioning bit
 (16 1)  (1052 161)  (1052 161)  routing T_20_10.sp12_h_r_8 <X> T_20_10.lc_trk_g0_0
 (17 1)  (1053 161)  (1053 161)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (26 1)  (1062 161)  (1062 161)  routing T_20_10.lc_trk_g1_7 <X> T_20_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 161)  (1063 161)  routing T_20_10.lc_trk_g1_7 <X> T_20_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 161)  (1065 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 161)  (1066 161)  routing T_20_10.lc_trk_g2_7 <X> T_20_10.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 161)  (1067 161)  routing T_20_10.lc_trk_g1_2 <X> T_20_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 161)  (1068 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1070 161)  (1070 161)  routing T_20_10.lc_trk_g1_1 <X> T_20_10.input_2_0
 (38 1)  (1074 161)  (1074 161)  LC_0 Logic Functioning bit
 (40 1)  (1076 161)  (1076 161)  LC_0 Logic Functioning bit
 (41 1)  (1077 161)  (1077 161)  LC_0 Logic Functioning bit
 (42 1)  (1078 161)  (1078 161)  LC_0 Logic Functioning bit
 (1 2)  (1037 162)  (1037 162)  routing T_20_10.glb_netwk_5 <X> T_20_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 162)  (1038 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (1041 162)  (1041 162)  routing T_20_10.sp4_v_t_37 <X> T_20_10.sp4_h_l_37
 (8 2)  (1044 162)  (1044 162)  routing T_20_10.sp4_v_t_36 <X> T_20_10.sp4_h_l_36
 (9 2)  (1045 162)  (1045 162)  routing T_20_10.sp4_v_t_36 <X> T_20_10.sp4_h_l_36
 (12 2)  (1048 162)  (1048 162)  routing T_20_10.sp4_v_t_45 <X> T_20_10.sp4_h_l_39
 (14 2)  (1050 162)  (1050 162)  routing T_20_10.sp4_h_l_1 <X> T_20_10.lc_trk_g0_4
 (15 2)  (1051 162)  (1051 162)  routing T_20_10.sp4_h_r_13 <X> T_20_10.lc_trk_g0_5
 (16 2)  (1052 162)  (1052 162)  routing T_20_10.sp4_h_r_13 <X> T_20_10.lc_trk_g0_5
 (17 2)  (1053 162)  (1053 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1054 162)  (1054 162)  routing T_20_10.sp4_h_r_13 <X> T_20_10.lc_trk_g0_5
 (22 2)  (1058 162)  (1058 162)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1060 162)  (1060 162)  routing T_20_10.bot_op_7 <X> T_20_10.lc_trk_g0_7
 (29 2)  (1065 162)  (1065 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 162)  (1068 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 162)  (1069 162)  routing T_20_10.lc_trk_g3_1 <X> T_20_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 162)  (1070 162)  routing T_20_10.lc_trk_g3_1 <X> T_20_10.wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 162)  (1073 162)  LC_1 Logic Functioning bit
 (42 2)  (1078 162)  (1078 162)  LC_1 Logic Functioning bit
 (43 2)  (1079 162)  (1079 162)  LC_1 Logic Functioning bit
 (50 2)  (1086 162)  (1086 162)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (1036 163)  (1036 163)  routing T_20_10.glb_netwk_5 <X> T_20_10.wire_logic_cluster/lc_7/clk
 (6 3)  (1042 163)  (1042 163)  routing T_20_10.sp4_v_t_37 <X> T_20_10.sp4_h_l_37
 (11 3)  (1047 163)  (1047 163)  routing T_20_10.sp4_v_t_45 <X> T_20_10.sp4_h_l_39
 (13 3)  (1049 163)  (1049 163)  routing T_20_10.sp4_v_t_45 <X> T_20_10.sp4_h_l_39
 (15 3)  (1051 163)  (1051 163)  routing T_20_10.sp4_h_l_1 <X> T_20_10.lc_trk_g0_4
 (16 3)  (1052 163)  (1052 163)  routing T_20_10.sp4_h_l_1 <X> T_20_10.lc_trk_g0_4
 (17 3)  (1053 163)  (1053 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (37 3)  (1073 163)  (1073 163)  LC_1 Logic Functioning bit
 (42 3)  (1078 163)  (1078 163)  LC_1 Logic Functioning bit
 (43 3)  (1079 163)  (1079 163)  LC_1 Logic Functioning bit
 (0 4)  (1036 164)  (1036 164)  routing T_20_10.glb_netwk_7 <X> T_20_10.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 164)  (1037 164)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (17 4)  (1053 164)  (1053 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (1058 164)  (1058 164)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1059 164)  (1059 164)  routing T_20_10.sp12_h_r_11 <X> T_20_10.lc_trk_g1_3
 (25 4)  (1061 164)  (1061 164)  routing T_20_10.sp4_h_r_10 <X> T_20_10.lc_trk_g1_2
 (26 4)  (1062 164)  (1062 164)  routing T_20_10.lc_trk_g1_5 <X> T_20_10.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 164)  (1063 164)  routing T_20_10.lc_trk_g3_2 <X> T_20_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 164)  (1064 164)  routing T_20_10.lc_trk_g3_2 <X> T_20_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 164)  (1065 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 164)  (1067 164)  routing T_20_10.lc_trk_g3_6 <X> T_20_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 164)  (1068 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 164)  (1069 164)  routing T_20_10.lc_trk_g3_6 <X> T_20_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 164)  (1070 164)  routing T_20_10.lc_trk_g3_6 <X> T_20_10.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 164)  (1071 164)  routing T_20_10.lc_trk_g2_4 <X> T_20_10.input_2_2
 (39 4)  (1075 164)  (1075 164)  LC_2 Logic Functioning bit
 (40 4)  (1076 164)  (1076 164)  LC_2 Logic Functioning bit
 (42 4)  (1078 164)  (1078 164)  LC_2 Logic Functioning bit
 (0 5)  (1036 165)  (1036 165)  routing T_20_10.glb_netwk_7 <X> T_20_10.wire_logic_cluster/lc_7/cen
 (11 5)  (1047 165)  (1047 165)  routing T_20_10.sp4_h_l_44 <X> T_20_10.sp4_h_r_5
 (13 5)  (1049 165)  (1049 165)  routing T_20_10.sp4_h_l_44 <X> T_20_10.sp4_h_r_5
 (18 5)  (1054 165)  (1054 165)  routing T_20_10.sp4_r_v_b_25 <X> T_20_10.lc_trk_g1_1
 (22 5)  (1058 165)  (1058 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1059 165)  (1059 165)  routing T_20_10.sp4_h_r_10 <X> T_20_10.lc_trk_g1_2
 (24 5)  (1060 165)  (1060 165)  routing T_20_10.sp4_h_r_10 <X> T_20_10.lc_trk_g1_2
 (27 5)  (1063 165)  (1063 165)  routing T_20_10.lc_trk_g1_5 <X> T_20_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 165)  (1065 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 165)  (1066 165)  routing T_20_10.lc_trk_g3_2 <X> T_20_10.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 165)  (1067 165)  routing T_20_10.lc_trk_g3_6 <X> T_20_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 165)  (1068 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (1069 165)  (1069 165)  routing T_20_10.lc_trk_g2_4 <X> T_20_10.input_2_2
 (38 5)  (1074 165)  (1074 165)  LC_2 Logic Functioning bit
 (39 5)  (1075 165)  (1075 165)  LC_2 Logic Functioning bit
 (40 5)  (1076 165)  (1076 165)  LC_2 Logic Functioning bit
 (41 5)  (1077 165)  (1077 165)  LC_2 Logic Functioning bit
 (42 5)  (1078 165)  (1078 165)  LC_2 Logic Functioning bit
 (43 5)  (1079 165)  (1079 165)  LC_2 Logic Functioning bit
 (8 6)  (1044 166)  (1044 166)  routing T_20_10.sp4_v_t_47 <X> T_20_10.sp4_h_l_41
 (9 6)  (1045 166)  (1045 166)  routing T_20_10.sp4_v_t_47 <X> T_20_10.sp4_h_l_41
 (10 6)  (1046 166)  (1046 166)  routing T_20_10.sp4_v_t_47 <X> T_20_10.sp4_h_l_41
 (15 6)  (1051 166)  (1051 166)  routing T_20_10.sp4_h_r_5 <X> T_20_10.lc_trk_g1_5
 (16 6)  (1052 166)  (1052 166)  routing T_20_10.sp4_h_r_5 <X> T_20_10.lc_trk_g1_5
 (17 6)  (1053 166)  (1053 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (1057 166)  (1057 166)  routing T_20_10.sp4_v_b_15 <X> T_20_10.lc_trk_g1_7
 (22 6)  (1058 166)  (1058 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1059 166)  (1059 166)  routing T_20_10.sp4_v_b_15 <X> T_20_10.lc_trk_g1_7
 (26 6)  (1062 166)  (1062 166)  routing T_20_10.lc_trk_g0_5 <X> T_20_10.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 166)  (1063 166)  routing T_20_10.lc_trk_g3_7 <X> T_20_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 166)  (1064 166)  routing T_20_10.lc_trk_g3_7 <X> T_20_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 166)  (1065 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 166)  (1066 166)  routing T_20_10.lc_trk_g3_7 <X> T_20_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 166)  (1067 166)  routing T_20_10.lc_trk_g0_4 <X> T_20_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 166)  (1068 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 166)  (1073 166)  LC_3 Logic Functioning bit
 (42 6)  (1078 166)  (1078 166)  LC_3 Logic Functioning bit
 (50 6)  (1086 166)  (1086 166)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (1054 167)  (1054 167)  routing T_20_10.sp4_h_r_5 <X> T_20_10.lc_trk_g1_5
 (21 7)  (1057 167)  (1057 167)  routing T_20_10.sp4_v_b_15 <X> T_20_10.lc_trk_g1_7
 (29 7)  (1065 167)  (1065 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 167)  (1066 167)  routing T_20_10.lc_trk_g3_7 <X> T_20_10.wire_logic_cluster/lc_3/in_1
 (43 7)  (1079 167)  (1079 167)  LC_3 Logic Functioning bit
 (17 8)  (1053 168)  (1053 168)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1054 168)  (1054 168)  routing T_20_10.wire_logic_cluster/lc_1/out <X> T_20_10.lc_trk_g2_1
 (29 8)  (1065 168)  (1065 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 168)  (1066 168)  routing T_20_10.lc_trk_g0_7 <X> T_20_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 168)  (1068 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 168)  (1069 168)  routing T_20_10.lc_trk_g2_1 <X> T_20_10.wire_logic_cluster/lc_4/in_3
 (37 8)  (1073 168)  (1073 168)  LC_4 Logic Functioning bit
 (38 8)  (1074 168)  (1074 168)  LC_4 Logic Functioning bit
 (39 8)  (1075 168)  (1075 168)  LC_4 Logic Functioning bit
 (40 8)  (1076 168)  (1076 168)  LC_4 Logic Functioning bit
 (41 8)  (1077 168)  (1077 168)  LC_4 Logic Functioning bit
 (42 8)  (1078 168)  (1078 168)  LC_4 Logic Functioning bit
 (43 8)  (1079 168)  (1079 168)  LC_4 Logic Functioning bit
 (45 8)  (1081 168)  (1081 168)  LC_4 Logic Functioning bit
 (47 8)  (1083 168)  (1083 168)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (1086 168)  (1086 168)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (1087 168)  (1087 168)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (1088 168)  (1088 168)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (1062 169)  (1062 169)  routing T_20_10.lc_trk_g1_3 <X> T_20_10.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 169)  (1063 169)  routing T_20_10.lc_trk_g1_3 <X> T_20_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 169)  (1065 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 169)  (1066 169)  routing T_20_10.lc_trk_g0_7 <X> T_20_10.wire_logic_cluster/lc_4/in_1
 (36 9)  (1072 169)  (1072 169)  LC_4 Logic Functioning bit
 (37 9)  (1073 169)  (1073 169)  LC_4 Logic Functioning bit
 (38 9)  (1074 169)  (1074 169)  LC_4 Logic Functioning bit
 (39 9)  (1075 169)  (1075 169)  LC_4 Logic Functioning bit
 (40 9)  (1076 169)  (1076 169)  LC_4 Logic Functioning bit
 (41 9)  (1077 169)  (1077 169)  LC_4 Logic Functioning bit
 (42 9)  (1078 169)  (1078 169)  LC_4 Logic Functioning bit
 (43 9)  (1079 169)  (1079 169)  LC_4 Logic Functioning bit
 (45 9)  (1081 169)  (1081 169)  LC_4 Logic Functioning bit
 (51 9)  (1087 169)  (1087 169)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (1088 169)  (1088 169)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (12 10)  (1048 170)  (1048 170)  routing T_20_10.sp4_v_t_39 <X> T_20_10.sp4_h_l_45
 (14 10)  (1050 170)  (1050 170)  routing T_20_10.sp4_h_r_36 <X> T_20_10.lc_trk_g2_4
 (15 10)  (1051 170)  (1051 170)  routing T_20_10.sp4_h_l_24 <X> T_20_10.lc_trk_g2_5
 (16 10)  (1052 170)  (1052 170)  routing T_20_10.sp4_h_l_24 <X> T_20_10.lc_trk_g2_5
 (17 10)  (1053 170)  (1053 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1054 170)  (1054 170)  routing T_20_10.sp4_h_l_24 <X> T_20_10.lc_trk_g2_5
 (21 10)  (1057 170)  (1057 170)  routing T_20_10.sp4_h_l_34 <X> T_20_10.lc_trk_g2_7
 (22 10)  (1058 170)  (1058 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1059 170)  (1059 170)  routing T_20_10.sp4_h_l_34 <X> T_20_10.lc_trk_g2_7
 (24 10)  (1060 170)  (1060 170)  routing T_20_10.sp4_h_l_34 <X> T_20_10.lc_trk_g2_7
 (25 10)  (1061 170)  (1061 170)  routing T_20_10.sp4_h_r_46 <X> T_20_10.lc_trk_g2_6
 (26 10)  (1062 170)  (1062 170)  routing T_20_10.lc_trk_g2_5 <X> T_20_10.wire_logic_cluster/lc_5/in_0
 (28 10)  (1064 170)  (1064 170)  routing T_20_10.lc_trk_g2_6 <X> T_20_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 170)  (1065 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 170)  (1066 170)  routing T_20_10.lc_trk_g2_6 <X> T_20_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 170)  (1067 170)  routing T_20_10.lc_trk_g1_5 <X> T_20_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 170)  (1068 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 170)  (1070 170)  routing T_20_10.lc_trk_g1_5 <X> T_20_10.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 170)  (1071 170)  routing T_20_10.lc_trk_g3_4 <X> T_20_10.input_2_5
 (37 10)  (1073 170)  (1073 170)  LC_5 Logic Functioning bit
 (39 10)  (1075 170)  (1075 170)  LC_5 Logic Functioning bit
 (40 10)  (1076 170)  (1076 170)  LC_5 Logic Functioning bit
 (41 10)  (1077 170)  (1077 170)  LC_5 Logic Functioning bit
 (42 10)  (1078 170)  (1078 170)  LC_5 Logic Functioning bit
 (8 11)  (1044 171)  (1044 171)  routing T_20_10.sp4_h_r_1 <X> T_20_10.sp4_v_t_42
 (9 11)  (1045 171)  (1045 171)  routing T_20_10.sp4_h_r_1 <X> T_20_10.sp4_v_t_42
 (10 11)  (1046 171)  (1046 171)  routing T_20_10.sp4_h_r_1 <X> T_20_10.sp4_v_t_42
 (11 11)  (1047 171)  (1047 171)  routing T_20_10.sp4_v_t_39 <X> T_20_10.sp4_h_l_45
 (13 11)  (1049 171)  (1049 171)  routing T_20_10.sp4_v_t_39 <X> T_20_10.sp4_h_l_45
 (15 11)  (1051 171)  (1051 171)  routing T_20_10.sp4_h_r_36 <X> T_20_10.lc_trk_g2_4
 (16 11)  (1052 171)  (1052 171)  routing T_20_10.sp4_h_r_36 <X> T_20_10.lc_trk_g2_4
 (17 11)  (1053 171)  (1053 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (1057 171)  (1057 171)  routing T_20_10.sp4_h_l_34 <X> T_20_10.lc_trk_g2_7
 (22 11)  (1058 171)  (1058 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1059 171)  (1059 171)  routing T_20_10.sp4_h_r_46 <X> T_20_10.lc_trk_g2_6
 (24 11)  (1060 171)  (1060 171)  routing T_20_10.sp4_h_r_46 <X> T_20_10.lc_trk_g2_6
 (25 11)  (1061 171)  (1061 171)  routing T_20_10.sp4_h_r_46 <X> T_20_10.lc_trk_g2_6
 (28 11)  (1064 171)  (1064 171)  routing T_20_10.lc_trk_g2_5 <X> T_20_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 171)  (1065 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 171)  (1066 171)  routing T_20_10.lc_trk_g2_6 <X> T_20_10.wire_logic_cluster/lc_5/in_1
 (32 11)  (1068 171)  (1068 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (1069 171)  (1069 171)  routing T_20_10.lc_trk_g3_4 <X> T_20_10.input_2_5
 (34 11)  (1070 171)  (1070 171)  routing T_20_10.lc_trk_g3_4 <X> T_20_10.input_2_5
 (38 11)  (1074 171)  (1074 171)  LC_5 Logic Functioning bit
 (40 11)  (1076 171)  (1076 171)  LC_5 Logic Functioning bit
 (41 11)  (1077 171)  (1077 171)  LC_5 Logic Functioning bit
 (42 11)  (1078 171)  (1078 171)  LC_5 Logic Functioning bit
 (51 11)  (1087 171)  (1087 171)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (2 12)  (1038 172)  (1038 172)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (9 12)  (1045 172)  (1045 172)  routing T_20_10.sp4_h_l_42 <X> T_20_10.sp4_h_r_10
 (10 12)  (1046 172)  (1046 172)  routing T_20_10.sp4_h_l_42 <X> T_20_10.sp4_h_r_10
 (16 12)  (1052 172)  (1052 172)  routing T_20_10.sp4_v_b_33 <X> T_20_10.lc_trk_g3_1
 (17 12)  (1053 172)  (1053 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1054 172)  (1054 172)  routing T_20_10.sp4_v_b_33 <X> T_20_10.lc_trk_g3_1
 (25 12)  (1061 172)  (1061 172)  routing T_20_10.sp12_v_t_1 <X> T_20_10.lc_trk_g3_2
 (18 13)  (1054 173)  (1054 173)  routing T_20_10.sp4_v_b_33 <X> T_20_10.lc_trk_g3_1
 (22 13)  (1058 173)  (1058 173)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (1060 173)  (1060 173)  routing T_20_10.sp12_v_t_1 <X> T_20_10.lc_trk_g3_2
 (25 13)  (1061 173)  (1061 173)  routing T_20_10.sp12_v_t_1 <X> T_20_10.lc_trk_g3_2
 (0 14)  (1036 174)  (1036 174)  routing T_20_10.glb_netwk_6 <X> T_20_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 174)  (1037 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (1040 174)  (1040 174)  routing T_20_10.sp4_h_r_3 <X> T_20_10.sp4_v_t_44
 (6 14)  (1042 174)  (1042 174)  routing T_20_10.sp4_h_r_3 <X> T_20_10.sp4_v_t_44
 (12 14)  (1048 174)  (1048 174)  routing T_20_10.sp4_v_b_11 <X> T_20_10.sp4_h_l_46
 (14 14)  (1050 174)  (1050 174)  routing T_20_10.wire_logic_cluster/lc_4/out <X> T_20_10.lc_trk_g3_4
 (19 14)  (1055 174)  (1055 174)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (22 14)  (1058 174)  (1058 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (1061 174)  (1061 174)  routing T_20_10.sp4_h_r_46 <X> T_20_10.lc_trk_g3_6
 (0 15)  (1036 175)  (1036 175)  routing T_20_10.glb_netwk_6 <X> T_20_10.wire_logic_cluster/lc_7/s_r
 (5 15)  (1041 175)  (1041 175)  routing T_20_10.sp4_h_r_3 <X> T_20_10.sp4_v_t_44
 (17 15)  (1053 175)  (1053 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (1058 175)  (1058 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1059 175)  (1059 175)  routing T_20_10.sp4_h_r_46 <X> T_20_10.lc_trk_g3_6
 (24 15)  (1060 175)  (1060 175)  routing T_20_10.sp4_h_r_46 <X> T_20_10.lc_trk_g3_6
 (25 15)  (1061 175)  (1061 175)  routing T_20_10.sp4_h_r_46 <X> T_20_10.lc_trk_g3_6


LogicTile_21_10

 (12 0)  (1102 160)  (1102 160)  routing T_21_10.sp4_v_t_39 <X> T_21_10.sp4_h_r_2
 (26 0)  (1116 160)  (1116 160)  routing T_21_10.lc_trk_g2_6 <X> T_21_10.wire_logic_cluster/lc_0/in_0
 (31 0)  (1121 160)  (1121 160)  routing T_21_10.lc_trk_g2_7 <X> T_21_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 160)  (1122 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 160)  (1123 160)  routing T_21_10.lc_trk_g2_7 <X> T_21_10.wire_logic_cluster/lc_0/in_3
 (41 0)  (1131 160)  (1131 160)  LC_0 Logic Functioning bit
 (43 0)  (1133 160)  (1133 160)  LC_0 Logic Functioning bit
 (45 0)  (1135 160)  (1135 160)  LC_0 Logic Functioning bit
 (53 0)  (1143 160)  (1143 160)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (1116 161)  (1116 161)  routing T_21_10.lc_trk_g2_6 <X> T_21_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 161)  (1118 161)  routing T_21_10.lc_trk_g2_6 <X> T_21_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 161)  (1119 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 161)  (1121 161)  routing T_21_10.lc_trk_g2_7 <X> T_21_10.wire_logic_cluster/lc_0/in_3
 (40 1)  (1130 161)  (1130 161)  LC_0 Logic Functioning bit
 (42 1)  (1132 161)  (1132 161)  LC_0 Logic Functioning bit
 (45 1)  (1135 161)  (1135 161)  LC_0 Logic Functioning bit
 (1 2)  (1091 162)  (1091 162)  routing T_21_10.glb_netwk_5 <X> T_21_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 162)  (1092 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (26 2)  (1116 162)  (1116 162)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_1/in_0
 (35 2)  (1125 162)  (1125 162)  routing T_21_10.lc_trk_g2_7 <X> T_21_10.input_2_1
 (38 2)  (1128 162)  (1128 162)  LC_1 Logic Functioning bit
 (41 2)  (1131 162)  (1131 162)  LC_1 Logic Functioning bit
 (45 2)  (1135 162)  (1135 162)  LC_1 Logic Functioning bit
 (47 2)  (1137 162)  (1137 162)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (1090 163)  (1090 163)  routing T_21_10.glb_netwk_5 <X> T_21_10.wire_logic_cluster/lc_7/clk
 (10 3)  (1100 163)  (1100 163)  routing T_21_10.sp4_h_l_45 <X> T_21_10.sp4_v_t_36
 (26 3)  (1116 163)  (1116 163)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (1117 163)  (1117 163)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 163)  (1118 163)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 163)  (1119 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (1122 163)  (1122 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1123 163)  (1123 163)  routing T_21_10.lc_trk_g2_7 <X> T_21_10.input_2_1
 (35 3)  (1125 163)  (1125 163)  routing T_21_10.lc_trk_g2_7 <X> T_21_10.input_2_1
 (39 3)  (1129 163)  (1129 163)  LC_1 Logic Functioning bit
 (40 3)  (1130 163)  (1130 163)  LC_1 Logic Functioning bit
 (45 3)  (1135 163)  (1135 163)  LC_1 Logic Functioning bit
 (51 3)  (1141 163)  (1141 163)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (1091 164)  (1091 164)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (28 4)  (1118 164)  (1118 164)  routing T_21_10.lc_trk_g2_7 <X> T_21_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 164)  (1119 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 164)  (1120 164)  routing T_21_10.lc_trk_g2_7 <X> T_21_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 164)  (1121 164)  routing T_21_10.lc_trk_g1_4 <X> T_21_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 164)  (1122 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 164)  (1124 164)  routing T_21_10.lc_trk_g1_4 <X> T_21_10.wire_logic_cluster/lc_2/in_3
 (37 4)  (1127 164)  (1127 164)  LC_2 Logic Functioning bit
 (39 4)  (1129 164)  (1129 164)  LC_2 Logic Functioning bit
 (45 4)  (1135 164)  (1135 164)  LC_2 Logic Functioning bit
 (52 4)  (1142 164)  (1142 164)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (6 5)  (1096 165)  (1096 165)  routing T_21_10.sp4_h_l_38 <X> T_21_10.sp4_h_r_3
 (30 5)  (1120 165)  (1120 165)  routing T_21_10.lc_trk_g2_7 <X> T_21_10.wire_logic_cluster/lc_2/in_1
 (37 5)  (1127 165)  (1127 165)  LC_2 Logic Functioning bit
 (39 5)  (1129 165)  (1129 165)  LC_2 Logic Functioning bit
 (45 5)  (1135 165)  (1135 165)  LC_2 Logic Functioning bit
 (14 6)  (1104 166)  (1104 166)  routing T_21_10.sp4_h_l_1 <X> T_21_10.lc_trk_g1_4
 (35 6)  (1125 166)  (1125 166)  routing T_21_10.lc_trk_g2_7 <X> T_21_10.input_2_3
 (38 6)  (1128 166)  (1128 166)  LC_3 Logic Functioning bit
 (41 6)  (1131 166)  (1131 166)  LC_3 Logic Functioning bit
 (45 6)  (1135 166)  (1135 166)  LC_3 Logic Functioning bit
 (47 6)  (1137 166)  (1137 166)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (11 7)  (1101 167)  (1101 167)  routing T_21_10.sp4_h_r_5 <X> T_21_10.sp4_h_l_40
 (15 7)  (1105 167)  (1105 167)  routing T_21_10.sp4_h_l_1 <X> T_21_10.lc_trk_g1_4
 (16 7)  (1106 167)  (1106 167)  routing T_21_10.sp4_h_l_1 <X> T_21_10.lc_trk_g1_4
 (17 7)  (1107 167)  (1107 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (28 7)  (1118 167)  (1118 167)  routing T_21_10.lc_trk_g2_1 <X> T_21_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 167)  (1119 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (1122 167)  (1122 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (1123 167)  (1123 167)  routing T_21_10.lc_trk_g2_7 <X> T_21_10.input_2_3
 (35 7)  (1125 167)  (1125 167)  routing T_21_10.lc_trk_g2_7 <X> T_21_10.input_2_3
 (39 7)  (1129 167)  (1129 167)  LC_3 Logic Functioning bit
 (40 7)  (1130 167)  (1130 167)  LC_3 Logic Functioning bit
 (45 7)  (1135 167)  (1135 167)  LC_3 Logic Functioning bit
 (52 7)  (1142 167)  (1142 167)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (2 8)  (1092 168)  (1092 168)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (15 8)  (1105 168)  (1105 168)  routing T_21_10.sp4_h_r_41 <X> T_21_10.lc_trk_g2_1
 (16 8)  (1106 168)  (1106 168)  routing T_21_10.sp4_h_r_41 <X> T_21_10.lc_trk_g2_1
 (17 8)  (1107 168)  (1107 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1108 168)  (1108 168)  routing T_21_10.sp4_h_r_41 <X> T_21_10.lc_trk_g2_1
 (19 8)  (1109 168)  (1109 168)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (28 8)  (1118 168)  (1118 168)  routing T_21_10.lc_trk_g2_7 <X> T_21_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 168)  (1119 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 168)  (1120 168)  routing T_21_10.lc_trk_g2_7 <X> T_21_10.wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 168)  (1121 168)  routing T_21_10.lc_trk_g2_5 <X> T_21_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 168)  (1122 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 168)  (1123 168)  routing T_21_10.lc_trk_g2_5 <X> T_21_10.wire_logic_cluster/lc_4/in_3
 (37 8)  (1127 168)  (1127 168)  LC_4 Logic Functioning bit
 (39 8)  (1129 168)  (1129 168)  LC_4 Logic Functioning bit
 (45 8)  (1135 168)  (1135 168)  LC_4 Logic Functioning bit
 (18 9)  (1108 169)  (1108 169)  routing T_21_10.sp4_h_r_41 <X> T_21_10.lc_trk_g2_1
 (30 9)  (1120 169)  (1120 169)  routing T_21_10.lc_trk_g2_7 <X> T_21_10.wire_logic_cluster/lc_4/in_1
 (37 9)  (1127 169)  (1127 169)  LC_4 Logic Functioning bit
 (39 9)  (1129 169)  (1129 169)  LC_4 Logic Functioning bit
 (44 9)  (1134 169)  (1134 169)  LC_4 Logic Functioning bit
 (45 9)  (1135 169)  (1135 169)  LC_4 Logic Functioning bit
 (47 9)  (1137 169)  (1137 169)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (5 10)  (1095 170)  (1095 170)  routing T_21_10.sp4_v_t_43 <X> T_21_10.sp4_h_l_43
 (16 10)  (1106 170)  (1106 170)  routing T_21_10.sp4_v_b_37 <X> T_21_10.lc_trk_g2_5
 (17 10)  (1107 170)  (1107 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1108 170)  (1108 170)  routing T_21_10.sp4_v_b_37 <X> T_21_10.lc_trk_g2_5
 (22 10)  (1112 170)  (1112 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1113 170)  (1113 170)  routing T_21_10.sp4_v_b_47 <X> T_21_10.lc_trk_g2_7
 (24 10)  (1114 170)  (1114 170)  routing T_21_10.sp4_v_b_47 <X> T_21_10.lc_trk_g2_7
 (26 10)  (1116 170)  (1116 170)  routing T_21_10.lc_trk_g2_7 <X> T_21_10.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 170)  (1117 170)  routing T_21_10.lc_trk_g3_1 <X> T_21_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 170)  (1118 170)  routing T_21_10.lc_trk_g3_1 <X> T_21_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 170)  (1119 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (45 10)  (1135 170)  (1135 170)  LC_5 Logic Functioning bit
 (51 10)  (1141 170)  (1141 170)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (3 11)  (1093 171)  (1093 171)  routing T_21_10.sp12_v_b_1 <X> T_21_10.sp12_h_l_22
 (6 11)  (1096 171)  (1096 171)  routing T_21_10.sp4_v_t_43 <X> T_21_10.sp4_h_l_43
 (11 11)  (1101 171)  (1101 171)  routing T_21_10.sp4_h_r_8 <X> T_21_10.sp4_h_l_45
 (18 11)  (1108 171)  (1108 171)  routing T_21_10.sp4_v_b_37 <X> T_21_10.lc_trk_g2_5
 (22 11)  (1112 171)  (1112 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (1116 171)  (1116 171)  routing T_21_10.lc_trk_g2_7 <X> T_21_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 171)  (1118 171)  routing T_21_10.lc_trk_g2_7 <X> T_21_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 171)  (1119 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (1126 171)  (1126 171)  LC_5 Logic Functioning bit
 (38 11)  (1128 171)  (1128 171)  LC_5 Logic Functioning bit
 (41 11)  (1131 171)  (1131 171)  LC_5 Logic Functioning bit
 (43 11)  (1133 171)  (1133 171)  LC_5 Logic Functioning bit
 (45 11)  (1135 171)  (1135 171)  LC_5 Logic Functioning bit
 (16 12)  (1106 172)  (1106 172)  routing T_21_10.sp12_v_t_14 <X> T_21_10.lc_trk_g3_1
 (17 12)  (1107 172)  (1107 172)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (8 13)  (1098 173)  (1098 173)  routing T_21_10.sp4_h_l_47 <X> T_21_10.sp4_v_b_10
 (9 13)  (1099 173)  (1099 173)  routing T_21_10.sp4_h_l_47 <X> T_21_10.sp4_v_b_10
 (12 13)  (1102 173)  (1102 173)  routing T_21_10.sp4_h_r_11 <X> T_21_10.sp4_v_b_11
 (18 13)  (1108 173)  (1108 173)  routing T_21_10.sp12_v_t_14 <X> T_21_10.lc_trk_g3_1
 (0 14)  (1090 174)  (1090 174)  routing T_21_10.glb_netwk_4 <X> T_21_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 174)  (1091 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (19 14)  (1109 174)  (1109 174)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (5 15)  (1095 175)  (1095 175)  routing T_21_10.sp4_h_l_44 <X> T_21_10.sp4_v_t_44
 (19 15)  (1109 175)  (1109 175)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (1112 175)  (1112 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_22_10

 (10 0)  (1154 160)  (1154 160)  routing T_22_10.sp4_v_t_45 <X> T_22_10.sp4_h_r_1
 (25 0)  (1169 160)  (1169 160)  routing T_22_10.sp4_v_b_2 <X> T_22_10.lc_trk_g0_2
 (28 0)  (1172 160)  (1172 160)  routing T_22_10.lc_trk_g2_5 <X> T_22_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 160)  (1173 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 160)  (1174 160)  routing T_22_10.lc_trk_g2_5 <X> T_22_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 160)  (1176 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 160)  (1177 160)  routing T_22_10.lc_trk_g3_2 <X> T_22_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 160)  (1178 160)  routing T_22_10.lc_trk_g3_2 <X> T_22_10.wire_logic_cluster/lc_0/in_3
 (41 0)  (1185 160)  (1185 160)  LC_0 Logic Functioning bit
 (43 0)  (1187 160)  (1187 160)  LC_0 Logic Functioning bit
 (45 0)  (1189 160)  (1189 160)  LC_0 Logic Functioning bit
 (46 0)  (1190 160)  (1190 160)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (1166 161)  (1166 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1167 161)  (1167 161)  routing T_22_10.sp4_v_b_2 <X> T_22_10.lc_trk_g0_2
 (31 1)  (1175 161)  (1175 161)  routing T_22_10.lc_trk_g3_2 <X> T_22_10.wire_logic_cluster/lc_0/in_3
 (41 1)  (1185 161)  (1185 161)  LC_0 Logic Functioning bit
 (43 1)  (1187 161)  (1187 161)  LC_0 Logic Functioning bit
 (45 1)  (1189 161)  (1189 161)  LC_0 Logic Functioning bit
 (1 2)  (1145 162)  (1145 162)  routing T_22_10.glb_netwk_5 <X> T_22_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 162)  (1146 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (31 2)  (1175 162)  (1175 162)  routing T_22_10.lc_trk_g0_6 <X> T_22_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 162)  (1176 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (1181 162)  (1181 162)  LC_1 Logic Functioning bit
 (39 2)  (1183 162)  (1183 162)  LC_1 Logic Functioning bit
 (45 2)  (1189 162)  (1189 162)  LC_1 Logic Functioning bit
 (0 3)  (1144 163)  (1144 163)  routing T_22_10.glb_netwk_5 <X> T_22_10.wire_logic_cluster/lc_7/clk
 (1 3)  (1145 163)  (1145 163)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (22 3)  (1166 163)  (1166 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1169 163)  (1169 163)  routing T_22_10.sp4_r_v_b_30 <X> T_22_10.lc_trk_g0_6
 (26 3)  (1170 163)  (1170 163)  routing T_22_10.lc_trk_g3_2 <X> T_22_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (1171 163)  (1171 163)  routing T_22_10.lc_trk_g3_2 <X> T_22_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 163)  (1172 163)  routing T_22_10.lc_trk_g3_2 <X> T_22_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 163)  (1173 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 163)  (1175 163)  routing T_22_10.lc_trk_g0_6 <X> T_22_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 163)  (1180 163)  LC_1 Logic Functioning bit
 (38 3)  (1182 163)  (1182 163)  LC_1 Logic Functioning bit
 (45 3)  (1189 163)  (1189 163)  LC_1 Logic Functioning bit
 (48 3)  (1192 163)  (1192 163)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (1145 164)  (1145 164)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (4 4)  (1148 164)  (1148 164)  routing T_22_10.sp4_h_l_38 <X> T_22_10.sp4_v_b_3
 (32 4)  (1176 164)  (1176 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 164)  (1177 164)  routing T_22_10.lc_trk_g3_2 <X> T_22_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 164)  (1178 164)  routing T_22_10.lc_trk_g3_2 <X> T_22_10.wire_logic_cluster/lc_2/in_3
 (41 4)  (1185 164)  (1185 164)  LC_2 Logic Functioning bit
 (43 4)  (1187 164)  (1187 164)  LC_2 Logic Functioning bit
 (45 4)  (1189 164)  (1189 164)  LC_2 Logic Functioning bit
 (0 5)  (1144 165)  (1144 165)  routing T_22_10.glb_netwk_3 <X> T_22_10.wire_logic_cluster/lc_7/cen
 (3 5)  (1147 165)  (1147 165)  routing T_22_10.sp12_h_l_23 <X> T_22_10.sp12_h_r_0
 (5 5)  (1149 165)  (1149 165)  routing T_22_10.sp4_h_l_38 <X> T_22_10.sp4_v_b_3
 (26 5)  (1170 165)  (1170 165)  routing T_22_10.lc_trk_g3_3 <X> T_22_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (1171 165)  (1171 165)  routing T_22_10.lc_trk_g3_3 <X> T_22_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 165)  (1172 165)  routing T_22_10.lc_trk_g3_3 <X> T_22_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 165)  (1173 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 165)  (1175 165)  routing T_22_10.lc_trk_g3_2 <X> T_22_10.wire_logic_cluster/lc_2/in_3
 (40 5)  (1184 165)  (1184 165)  LC_2 Logic Functioning bit
 (42 5)  (1186 165)  (1186 165)  LC_2 Logic Functioning bit
 (45 5)  (1189 165)  (1189 165)  LC_2 Logic Functioning bit
 (51 5)  (1195 165)  (1195 165)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (32 6)  (1176 166)  (1176 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (1181 166)  (1181 166)  LC_3 Logic Functioning bit
 (39 6)  (1183 166)  (1183 166)  LC_3 Logic Functioning bit
 (45 6)  (1189 166)  (1189 166)  LC_3 Logic Functioning bit
 (46 6)  (1190 166)  (1190 166)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (1170 167)  (1170 167)  routing T_22_10.lc_trk_g3_2 <X> T_22_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (1171 167)  (1171 167)  routing T_22_10.lc_trk_g3_2 <X> T_22_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 167)  (1172 167)  routing T_22_10.lc_trk_g3_2 <X> T_22_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 167)  (1173 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (1175 167)  (1175 167)  routing T_22_10.lc_trk_g0_2 <X> T_22_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (1180 167)  (1180 167)  LC_3 Logic Functioning bit
 (38 7)  (1182 167)  (1182 167)  LC_3 Logic Functioning bit
 (44 7)  (1188 167)  (1188 167)  LC_3 Logic Functioning bit
 (45 7)  (1189 167)  (1189 167)  LC_3 Logic Functioning bit
 (21 8)  (1165 168)  (1165 168)  routing T_22_10.sp4_v_t_14 <X> T_22_10.lc_trk_g2_3
 (22 8)  (1166 168)  (1166 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1167 168)  (1167 168)  routing T_22_10.sp4_v_t_14 <X> T_22_10.lc_trk_g2_3
 (28 8)  (1172 168)  (1172 168)  routing T_22_10.lc_trk_g2_3 <X> T_22_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 168)  (1173 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 168)  (1176 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 168)  (1177 168)  routing T_22_10.lc_trk_g3_2 <X> T_22_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 168)  (1178 168)  routing T_22_10.lc_trk_g3_2 <X> T_22_10.wire_logic_cluster/lc_4/in_3
 (41 8)  (1185 168)  (1185 168)  LC_4 Logic Functioning bit
 (43 8)  (1187 168)  (1187 168)  LC_4 Logic Functioning bit
 (45 8)  (1189 168)  (1189 168)  LC_4 Logic Functioning bit
 (48 8)  (1192 168)  (1192 168)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (30 9)  (1174 169)  (1174 169)  routing T_22_10.lc_trk_g2_3 <X> T_22_10.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 169)  (1175 169)  routing T_22_10.lc_trk_g3_2 <X> T_22_10.wire_logic_cluster/lc_4/in_3
 (41 9)  (1185 169)  (1185 169)  LC_4 Logic Functioning bit
 (43 9)  (1187 169)  (1187 169)  LC_4 Logic Functioning bit
 (45 9)  (1189 169)  (1189 169)  LC_4 Logic Functioning bit
 (47 9)  (1191 169)  (1191 169)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (2 10)  (1146 170)  (1146 170)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (17 10)  (1161 170)  (1161 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (4 11)  (1148 171)  (1148 171)  routing T_22_10.sp4_v_b_1 <X> T_22_10.sp4_h_l_43
 (9 11)  (1153 171)  (1153 171)  routing T_22_10.sp4_v_b_7 <X> T_22_10.sp4_v_t_42
 (18 11)  (1162 171)  (1162 171)  routing T_22_10.sp4_r_v_b_37 <X> T_22_10.lc_trk_g2_5
 (22 12)  (1166 172)  (1166 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (1165 173)  (1165 173)  routing T_22_10.sp4_r_v_b_43 <X> T_22_10.lc_trk_g3_3
 (22 13)  (1166 173)  (1166 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1169 173)  (1169 173)  routing T_22_10.sp4_r_v_b_42 <X> T_22_10.lc_trk_g3_2
 (0 14)  (1144 174)  (1144 174)  routing T_22_10.glb_netwk_4 <X> T_22_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 174)  (1145 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (1149 174)  (1149 174)  routing T_22_10.sp4_v_t_38 <X> T_22_10.sp4_h_l_44
 (6 14)  (1150 174)  (1150 174)  routing T_22_10.sp4_h_l_41 <X> T_22_10.sp4_v_t_44
 (12 14)  (1156 174)  (1156 174)  routing T_22_10.sp4_v_t_40 <X> T_22_10.sp4_h_l_46
 (4 15)  (1148 175)  (1148 175)  routing T_22_10.sp4_v_t_38 <X> T_22_10.sp4_h_l_44
 (6 15)  (1150 175)  (1150 175)  routing T_22_10.sp4_v_t_38 <X> T_22_10.sp4_h_l_44
 (11 15)  (1155 175)  (1155 175)  routing T_22_10.sp4_v_t_40 <X> T_22_10.sp4_h_l_46
 (13 15)  (1157 175)  (1157 175)  routing T_22_10.sp4_v_t_40 <X> T_22_10.sp4_h_l_46


LogicTile_23_10

 (0 0)  (1198 160)  (1198 160)  Negative Clock bit

 (28 0)  (1226 160)  (1226 160)  routing T_23_10.lc_trk_g2_3 <X> T_23_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 160)  (1227 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 160)  (1230 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 160)  (1231 160)  routing T_23_10.lc_trk_g3_0 <X> T_23_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 160)  (1232 160)  routing T_23_10.lc_trk_g3_0 <X> T_23_10.wire_logic_cluster/lc_0/in_3
 (38 0)  (1236 160)  (1236 160)  LC_0 Logic Functioning bit
 (39 0)  (1237 160)  (1237 160)  LC_0 Logic Functioning bit
 (40 0)  (1238 160)  (1238 160)  LC_0 Logic Functioning bit
 (41 0)  (1239 160)  (1239 160)  LC_0 Logic Functioning bit
 (42 0)  (1240 160)  (1240 160)  LC_0 Logic Functioning bit
 (43 0)  (1241 160)  (1241 160)  LC_0 Logic Functioning bit
 (17 1)  (1215 161)  (1215 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (1220 161)  (1220 161)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1222 161)  (1222 161)  routing T_23_10.bot_op_2 <X> T_23_10.lc_trk_g0_2
 (28 1)  (1226 161)  (1226 161)  routing T_23_10.lc_trk_g2_0 <X> T_23_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 161)  (1227 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 161)  (1228 161)  routing T_23_10.lc_trk_g2_3 <X> T_23_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (1230 161)  (1230 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1231 161)  (1231 161)  routing T_23_10.lc_trk_g3_3 <X> T_23_10.input_2_0
 (34 1)  (1232 161)  (1232 161)  routing T_23_10.lc_trk_g3_3 <X> T_23_10.input_2_0
 (35 1)  (1233 161)  (1233 161)  routing T_23_10.lc_trk_g3_3 <X> T_23_10.input_2_0
 (37 1)  (1235 161)  (1235 161)  LC_0 Logic Functioning bit
 (38 1)  (1236 161)  (1236 161)  LC_0 Logic Functioning bit
 (39 1)  (1237 161)  (1237 161)  LC_0 Logic Functioning bit
 (40 1)  (1238 161)  (1238 161)  LC_0 Logic Functioning bit
 (41 1)  (1239 161)  (1239 161)  LC_0 Logic Functioning bit
 (42 1)  (1240 161)  (1240 161)  LC_0 Logic Functioning bit
 (43 1)  (1241 161)  (1241 161)  LC_0 Logic Functioning bit
 (1 2)  (1199 162)  (1199 162)  routing T_23_10.glb_netwk_5 <X> T_23_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 162)  (1200 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (10 2)  (1208 162)  (1208 162)  routing T_23_10.sp4_v_b_8 <X> T_23_10.sp4_h_l_36
 (14 2)  (1212 162)  (1212 162)  routing T_23_10.sp4_h_l_1 <X> T_23_10.lc_trk_g0_4
 (21 2)  (1219 162)  (1219 162)  routing T_23_10.wire_logic_cluster/lc_7/out <X> T_23_10.lc_trk_g0_7
 (22 2)  (1220 162)  (1220 162)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (1224 162)  (1224 162)  routing T_23_10.lc_trk_g3_6 <X> T_23_10.wire_logic_cluster/lc_1/in_0
 (32 2)  (1230 162)  (1230 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 162)  (1231 162)  routing T_23_10.lc_trk_g3_1 <X> T_23_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 162)  (1232 162)  routing T_23_10.lc_trk_g3_1 <X> T_23_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 162)  (1234 162)  LC_1 Logic Functioning bit
 (37 2)  (1235 162)  (1235 162)  LC_1 Logic Functioning bit
 (39 2)  (1237 162)  (1237 162)  LC_1 Logic Functioning bit
 (43 2)  (1241 162)  (1241 162)  LC_1 Logic Functioning bit
 (50 2)  (1248 162)  (1248 162)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (1198 163)  (1198 163)  routing T_23_10.glb_netwk_5 <X> T_23_10.wire_logic_cluster/lc_7/clk
 (15 3)  (1213 163)  (1213 163)  routing T_23_10.sp4_h_l_1 <X> T_23_10.lc_trk_g0_4
 (16 3)  (1214 163)  (1214 163)  routing T_23_10.sp4_h_l_1 <X> T_23_10.lc_trk_g0_4
 (17 3)  (1215 163)  (1215 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (1224 163)  (1224 163)  routing T_23_10.lc_trk_g3_6 <X> T_23_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (1225 163)  (1225 163)  routing T_23_10.lc_trk_g3_6 <X> T_23_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 163)  (1226 163)  routing T_23_10.lc_trk_g3_6 <X> T_23_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 163)  (1227 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (1234 163)  (1234 163)  LC_1 Logic Functioning bit
 (37 3)  (1235 163)  (1235 163)  LC_1 Logic Functioning bit
 (38 3)  (1236 163)  (1236 163)  LC_1 Logic Functioning bit
 (42 3)  (1240 163)  (1240 163)  LC_1 Logic Functioning bit
 (1 4)  (1199 164)  (1199 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1220 164)  (1220 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (1224 164)  (1224 164)  routing T_23_10.lc_trk_g3_7 <X> T_23_10.wire_logic_cluster/lc_2/in_0
 (31 4)  (1229 164)  (1229 164)  routing T_23_10.lc_trk_g0_7 <X> T_23_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 164)  (1230 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 164)  (1234 164)  LC_2 Logic Functioning bit
 (37 4)  (1235 164)  (1235 164)  LC_2 Logic Functioning bit
 (38 4)  (1236 164)  (1236 164)  LC_2 Logic Functioning bit
 (42 4)  (1240 164)  (1240 164)  LC_2 Logic Functioning bit
 (45 4)  (1243 164)  (1243 164)  LC_2 Logic Functioning bit
 (50 4)  (1248 164)  (1248 164)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (1198 165)  (1198 165)  routing T_23_10.lc_trk_g1_3 <X> T_23_10.wire_logic_cluster/lc_7/cen
 (1 5)  (1199 165)  (1199 165)  routing T_23_10.lc_trk_g1_3 <X> T_23_10.wire_logic_cluster/lc_7/cen
 (15 5)  (1213 165)  (1213 165)  routing T_23_10.bot_op_0 <X> T_23_10.lc_trk_g1_0
 (17 5)  (1215 165)  (1215 165)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (1224 165)  (1224 165)  routing T_23_10.lc_trk_g3_7 <X> T_23_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (1225 165)  (1225 165)  routing T_23_10.lc_trk_g3_7 <X> T_23_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (1226 165)  (1226 165)  routing T_23_10.lc_trk_g3_7 <X> T_23_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 165)  (1227 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1229 165)  (1229 165)  routing T_23_10.lc_trk_g0_7 <X> T_23_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (1234 165)  (1234 165)  LC_2 Logic Functioning bit
 (37 5)  (1235 165)  (1235 165)  LC_2 Logic Functioning bit
 (39 5)  (1237 165)  (1237 165)  LC_2 Logic Functioning bit
 (43 5)  (1241 165)  (1241 165)  LC_2 Logic Functioning bit
 (45 5)  (1243 165)  (1243 165)  LC_2 Logic Functioning bit
 (48 5)  (1246 165)  (1246 165)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (22 6)  (1220 166)  (1220 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1221 166)  (1221 166)  routing T_23_10.sp4_v_b_23 <X> T_23_10.lc_trk_g1_7
 (24 6)  (1222 166)  (1222 166)  routing T_23_10.sp4_v_b_23 <X> T_23_10.lc_trk_g1_7
 (25 6)  (1223 166)  (1223 166)  routing T_23_10.wire_logic_cluster/lc_6/out <X> T_23_10.lc_trk_g1_6
 (29 6)  (1227 166)  (1227 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 166)  (1230 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (1233 166)  (1233 166)  routing T_23_10.lc_trk_g2_5 <X> T_23_10.input_2_3
 (36 6)  (1234 166)  (1234 166)  LC_3 Logic Functioning bit
 (38 6)  (1236 166)  (1236 166)  LC_3 Logic Functioning bit
 (40 6)  (1238 166)  (1238 166)  LC_3 Logic Functioning bit
 (41 6)  (1239 166)  (1239 166)  LC_3 Logic Functioning bit
 (43 6)  (1241 166)  (1241 166)  LC_3 Logic Functioning bit
 (5 7)  (1203 167)  (1203 167)  routing T_23_10.sp4_h_l_38 <X> T_23_10.sp4_v_t_38
 (22 7)  (1220 167)  (1220 167)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (1224 167)  (1224 167)  routing T_23_10.lc_trk_g3_2 <X> T_23_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 167)  (1225 167)  routing T_23_10.lc_trk_g3_2 <X> T_23_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 167)  (1226 167)  routing T_23_10.lc_trk_g3_2 <X> T_23_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 167)  (1227 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (1229 167)  (1229 167)  routing T_23_10.lc_trk_g0_2 <X> T_23_10.wire_logic_cluster/lc_3/in_3
 (32 7)  (1230 167)  (1230 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1231 167)  (1231 167)  routing T_23_10.lc_trk_g2_5 <X> T_23_10.input_2_3
 (39 7)  (1237 167)  (1237 167)  LC_3 Logic Functioning bit
 (40 7)  (1238 167)  (1238 167)  LC_3 Logic Functioning bit
 (41 7)  (1239 167)  (1239 167)  LC_3 Logic Functioning bit
 (43 7)  (1241 167)  (1241 167)  LC_3 Logic Functioning bit
 (22 8)  (1220 168)  (1220 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1221 168)  (1221 168)  routing T_23_10.sp4_h_r_27 <X> T_23_10.lc_trk_g2_3
 (24 8)  (1222 168)  (1222 168)  routing T_23_10.sp4_h_r_27 <X> T_23_10.lc_trk_g2_3
 (27 8)  (1225 168)  (1225 168)  routing T_23_10.lc_trk_g3_2 <X> T_23_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 168)  (1226 168)  routing T_23_10.lc_trk_g3_2 <X> T_23_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 168)  (1227 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 168)  (1230 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 168)  (1232 168)  routing T_23_10.lc_trk_g1_0 <X> T_23_10.wire_logic_cluster/lc_4/in_3
 (35 8)  (1233 168)  (1233 168)  routing T_23_10.lc_trk_g2_6 <X> T_23_10.input_2_4
 (36 8)  (1234 168)  (1234 168)  LC_4 Logic Functioning bit
 (38 8)  (1236 168)  (1236 168)  LC_4 Logic Functioning bit
 (40 8)  (1238 168)  (1238 168)  LC_4 Logic Functioning bit
 (41 8)  (1239 168)  (1239 168)  LC_4 Logic Functioning bit
 (43 8)  (1241 168)  (1241 168)  LC_4 Logic Functioning bit
 (15 9)  (1213 169)  (1213 169)  routing T_23_10.tnr_op_0 <X> T_23_10.lc_trk_g2_0
 (17 9)  (1215 169)  (1215 169)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (21 9)  (1219 169)  (1219 169)  routing T_23_10.sp4_h_r_27 <X> T_23_10.lc_trk_g2_3
 (29 9)  (1227 169)  (1227 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 169)  (1228 169)  routing T_23_10.lc_trk_g3_2 <X> T_23_10.wire_logic_cluster/lc_4/in_1
 (32 9)  (1230 169)  (1230 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (1231 169)  (1231 169)  routing T_23_10.lc_trk_g2_6 <X> T_23_10.input_2_4
 (35 9)  (1233 169)  (1233 169)  routing T_23_10.lc_trk_g2_6 <X> T_23_10.input_2_4
 (38 9)  (1236 169)  (1236 169)  LC_4 Logic Functioning bit
 (40 9)  (1238 169)  (1238 169)  LC_4 Logic Functioning bit
 (41 9)  (1239 169)  (1239 169)  LC_4 Logic Functioning bit
 (42 9)  (1240 169)  (1240 169)  LC_4 Logic Functioning bit
 (8 10)  (1206 170)  (1206 170)  routing T_23_10.sp4_v_t_42 <X> T_23_10.sp4_h_l_42
 (9 10)  (1207 170)  (1207 170)  routing T_23_10.sp4_v_t_42 <X> T_23_10.sp4_h_l_42
 (15 10)  (1213 170)  (1213 170)  routing T_23_10.sp4_h_l_16 <X> T_23_10.lc_trk_g2_5
 (16 10)  (1214 170)  (1214 170)  routing T_23_10.sp4_h_l_16 <X> T_23_10.lc_trk_g2_5
 (17 10)  (1215 170)  (1215 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (1223 170)  (1223 170)  routing T_23_10.bnl_op_6 <X> T_23_10.lc_trk_g2_6
 (27 10)  (1225 170)  (1225 170)  routing T_23_10.lc_trk_g1_7 <X> T_23_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 170)  (1227 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 170)  (1228 170)  routing T_23_10.lc_trk_g1_7 <X> T_23_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 170)  (1229 170)  routing T_23_10.lc_trk_g0_4 <X> T_23_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 170)  (1230 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (38 10)  (1236 170)  (1236 170)  LC_5 Logic Functioning bit
 (39 10)  (1237 170)  (1237 170)  LC_5 Logic Functioning bit
 (40 10)  (1238 170)  (1238 170)  LC_5 Logic Functioning bit
 (41 10)  (1239 170)  (1239 170)  LC_5 Logic Functioning bit
 (42 10)  (1240 170)  (1240 170)  LC_5 Logic Functioning bit
 (43 10)  (1241 170)  (1241 170)  LC_5 Logic Functioning bit
 (50 10)  (1248 170)  (1248 170)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (1210 171)  (1210 171)  routing T_23_10.sp4_h_l_45 <X> T_23_10.sp4_v_t_45
 (16 11)  (1214 171)  (1214 171)  routing T_23_10.sp12_v_b_12 <X> T_23_10.lc_trk_g2_4
 (17 11)  (1215 171)  (1215 171)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (1216 171)  (1216 171)  routing T_23_10.sp4_h_l_16 <X> T_23_10.lc_trk_g2_5
 (22 11)  (1220 171)  (1220 171)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1223 171)  (1223 171)  routing T_23_10.bnl_op_6 <X> T_23_10.lc_trk_g2_6
 (26 11)  (1224 171)  (1224 171)  routing T_23_10.lc_trk_g2_3 <X> T_23_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (1226 171)  (1226 171)  routing T_23_10.lc_trk_g2_3 <X> T_23_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 171)  (1227 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1228 171)  (1228 171)  routing T_23_10.lc_trk_g1_7 <X> T_23_10.wire_logic_cluster/lc_5/in_1
 (36 11)  (1234 171)  (1234 171)  LC_5 Logic Functioning bit
 (38 11)  (1236 171)  (1236 171)  LC_5 Logic Functioning bit
 (39 11)  (1237 171)  (1237 171)  LC_5 Logic Functioning bit
 (40 11)  (1238 171)  (1238 171)  LC_5 Logic Functioning bit
 (41 11)  (1239 171)  (1239 171)  LC_5 Logic Functioning bit
 (42 11)  (1240 171)  (1240 171)  LC_5 Logic Functioning bit
 (43 11)  (1241 171)  (1241 171)  LC_5 Logic Functioning bit
 (4 12)  (1202 172)  (1202 172)  routing T_23_10.sp4_h_l_44 <X> T_23_10.sp4_v_b_9
 (17 12)  (1215 172)  (1215 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1216 172)  (1216 172)  routing T_23_10.wire_logic_cluster/lc_1/out <X> T_23_10.lc_trk_g3_1
 (21 12)  (1219 172)  (1219 172)  routing T_23_10.wire_logic_cluster/lc_3/out <X> T_23_10.lc_trk_g3_3
 (22 12)  (1220 172)  (1220 172)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (1225 172)  (1225 172)  routing T_23_10.lc_trk_g3_6 <X> T_23_10.wire_logic_cluster/lc_6/in_1
 (28 12)  (1226 172)  (1226 172)  routing T_23_10.lc_trk_g3_6 <X> T_23_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 172)  (1227 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 172)  (1228 172)  routing T_23_10.lc_trk_g3_6 <X> T_23_10.wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 172)  (1229 172)  routing T_23_10.lc_trk_g1_6 <X> T_23_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 172)  (1230 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 172)  (1232 172)  routing T_23_10.lc_trk_g1_6 <X> T_23_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 172)  (1234 172)  LC_6 Logic Functioning bit
 (37 12)  (1235 172)  (1235 172)  LC_6 Logic Functioning bit
 (39 12)  (1237 172)  (1237 172)  LC_6 Logic Functioning bit
 (43 12)  (1241 172)  (1241 172)  LC_6 Logic Functioning bit
 (50 12)  (1248 172)  (1248 172)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (1203 173)  (1203 173)  routing T_23_10.sp4_h_l_44 <X> T_23_10.sp4_v_b_9
 (14 13)  (1212 173)  (1212 173)  routing T_23_10.tnl_op_0 <X> T_23_10.lc_trk_g3_0
 (15 13)  (1213 173)  (1213 173)  routing T_23_10.tnl_op_0 <X> T_23_10.lc_trk_g3_0
 (17 13)  (1215 173)  (1215 173)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (1220 173)  (1220 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1221 173)  (1221 173)  routing T_23_10.sp4_h_l_15 <X> T_23_10.lc_trk_g3_2
 (24 13)  (1222 173)  (1222 173)  routing T_23_10.sp4_h_l_15 <X> T_23_10.lc_trk_g3_2
 (25 13)  (1223 173)  (1223 173)  routing T_23_10.sp4_h_l_15 <X> T_23_10.lc_trk_g3_2
 (30 13)  (1228 173)  (1228 173)  routing T_23_10.lc_trk_g3_6 <X> T_23_10.wire_logic_cluster/lc_6/in_1
 (31 13)  (1229 173)  (1229 173)  routing T_23_10.lc_trk_g1_6 <X> T_23_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (1234 173)  (1234 173)  LC_6 Logic Functioning bit
 (37 13)  (1235 173)  (1235 173)  LC_6 Logic Functioning bit
 (39 13)  (1237 173)  (1237 173)  LC_6 Logic Functioning bit
 (43 13)  (1241 173)  (1241 173)  LC_6 Logic Functioning bit
 (0 14)  (1198 174)  (1198 174)  routing T_23_10.glb_netwk_4 <X> T_23_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 174)  (1199 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (1202 174)  (1202 174)  routing T_23_10.sp4_h_r_9 <X> T_23_10.sp4_v_t_44
 (8 14)  (1206 174)  (1206 174)  routing T_23_10.sp4_v_t_41 <X> T_23_10.sp4_h_l_47
 (9 14)  (1207 174)  (1207 174)  routing T_23_10.sp4_v_t_41 <X> T_23_10.sp4_h_l_47
 (10 14)  (1208 174)  (1208 174)  routing T_23_10.sp4_v_t_41 <X> T_23_10.sp4_h_l_47
 (21 14)  (1219 174)  (1219 174)  routing T_23_10.sp4_v_t_18 <X> T_23_10.lc_trk_g3_7
 (22 14)  (1220 174)  (1220 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1221 174)  (1221 174)  routing T_23_10.sp4_v_t_18 <X> T_23_10.lc_trk_g3_7
 (28 14)  (1226 174)  (1226 174)  routing T_23_10.lc_trk_g2_4 <X> T_23_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 174)  (1227 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 174)  (1228 174)  routing T_23_10.lc_trk_g2_4 <X> T_23_10.wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 174)  (1229 174)  routing T_23_10.lc_trk_g3_7 <X> T_23_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 174)  (1230 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 174)  (1231 174)  routing T_23_10.lc_trk_g3_7 <X> T_23_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 174)  (1232 174)  routing T_23_10.lc_trk_g3_7 <X> T_23_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 174)  (1234 174)  LC_7 Logic Functioning bit
 (38 14)  (1236 174)  (1236 174)  LC_7 Logic Functioning bit
 (42 14)  (1240 174)  (1240 174)  LC_7 Logic Functioning bit
 (43 14)  (1241 174)  (1241 174)  LC_7 Logic Functioning bit
 (45 14)  (1243 174)  (1243 174)  LC_7 Logic Functioning bit
 (50 14)  (1248 174)  (1248 174)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (1203 175)  (1203 175)  routing T_23_10.sp4_h_r_9 <X> T_23_10.sp4_v_t_44
 (22 15)  (1220 175)  (1220 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1221 175)  (1221 175)  routing T_23_10.sp4_v_b_46 <X> T_23_10.lc_trk_g3_6
 (24 15)  (1222 175)  (1222 175)  routing T_23_10.sp4_v_b_46 <X> T_23_10.lc_trk_g3_6
 (31 15)  (1229 175)  (1229 175)  routing T_23_10.lc_trk_g3_7 <X> T_23_10.wire_logic_cluster/lc_7/in_3
 (36 15)  (1234 175)  (1234 175)  LC_7 Logic Functioning bit
 (38 15)  (1236 175)  (1236 175)  LC_7 Logic Functioning bit
 (42 15)  (1240 175)  (1240 175)  LC_7 Logic Functioning bit
 (43 15)  (1241 175)  (1241 175)  LC_7 Logic Functioning bit
 (45 15)  (1243 175)  (1243 175)  LC_7 Logic Functioning bit


LogicTile_24_10

 (0 0)  (1252 160)  (1252 160)  Negative Clock bit

 (17 0)  (1269 160)  (1269 160)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1270 160)  (1270 160)  routing T_24_10.wire_logic_cluster/lc_1/out <X> T_24_10.lc_trk_g0_1
 (26 0)  (1278 160)  (1278 160)  routing T_24_10.lc_trk_g3_5 <X> T_24_10.wire_logic_cluster/lc_0/in_0
 (29 0)  (1281 160)  (1281 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 160)  (1284 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 160)  (1286 160)  routing T_24_10.lc_trk_g1_0 <X> T_24_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 160)  (1288 160)  LC_0 Logic Functioning bit
 (37 0)  (1289 160)  (1289 160)  LC_0 Logic Functioning bit
 (38 0)  (1290 160)  (1290 160)  LC_0 Logic Functioning bit
 (39 0)  (1291 160)  (1291 160)  LC_0 Logic Functioning bit
 (41 0)  (1293 160)  (1293 160)  LC_0 Logic Functioning bit
 (43 0)  (1295 160)  (1295 160)  LC_0 Logic Functioning bit
 (45 0)  (1297 160)  (1297 160)  LC_0 Logic Functioning bit
 (27 1)  (1279 161)  (1279 161)  routing T_24_10.lc_trk_g3_5 <X> T_24_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 161)  (1280 161)  routing T_24_10.lc_trk_g3_5 <X> T_24_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 161)  (1281 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (1288 161)  (1288 161)  LC_0 Logic Functioning bit
 (38 1)  (1290 161)  (1290 161)  LC_0 Logic Functioning bit
 (45 1)  (1297 161)  (1297 161)  LC_0 Logic Functioning bit
 (2 2)  (1254 162)  (1254 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (11 2)  (1263 162)  (1263 162)  routing T_24_10.sp4_h_l_44 <X> T_24_10.sp4_v_t_39
 (25 2)  (1277 162)  (1277 162)  routing T_24_10.sp4_v_t_3 <X> T_24_10.lc_trk_g0_6
 (27 2)  (1279 162)  (1279 162)  routing T_24_10.lc_trk_g3_5 <X> T_24_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (1280 162)  (1280 162)  routing T_24_10.lc_trk_g3_5 <X> T_24_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 162)  (1281 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 162)  (1282 162)  routing T_24_10.lc_trk_g3_5 <X> T_24_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 162)  (1283 162)  routing T_24_10.lc_trk_g1_7 <X> T_24_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 162)  (1284 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 162)  (1286 162)  routing T_24_10.lc_trk_g1_7 <X> T_24_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 162)  (1288 162)  LC_1 Logic Functioning bit
 (37 2)  (1289 162)  (1289 162)  LC_1 Logic Functioning bit
 (38 2)  (1290 162)  (1290 162)  LC_1 Logic Functioning bit
 (39 2)  (1291 162)  (1291 162)  LC_1 Logic Functioning bit
 (41 2)  (1293 162)  (1293 162)  LC_1 Logic Functioning bit
 (43 2)  (1295 162)  (1295 162)  LC_1 Logic Functioning bit
 (45 2)  (1297 162)  (1297 162)  LC_1 Logic Functioning bit
 (22 3)  (1274 163)  (1274 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1275 163)  (1275 163)  routing T_24_10.sp4_v_t_3 <X> T_24_10.lc_trk_g0_6
 (25 3)  (1277 163)  (1277 163)  routing T_24_10.sp4_v_t_3 <X> T_24_10.lc_trk_g0_6
 (28 3)  (1280 163)  (1280 163)  routing T_24_10.lc_trk_g2_1 <X> T_24_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 163)  (1281 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1283 163)  (1283 163)  routing T_24_10.lc_trk_g1_7 <X> T_24_10.wire_logic_cluster/lc_1/in_3
 (37 3)  (1289 163)  (1289 163)  LC_1 Logic Functioning bit
 (39 3)  (1291 163)  (1291 163)  LC_1 Logic Functioning bit
 (45 3)  (1297 163)  (1297 163)  LC_1 Logic Functioning bit
 (1 4)  (1253 164)  (1253 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (4 4)  (1256 164)  (1256 164)  routing T_24_10.sp4_h_l_44 <X> T_24_10.sp4_v_b_3
 (6 4)  (1258 164)  (1258 164)  routing T_24_10.sp4_h_l_44 <X> T_24_10.sp4_v_b_3
 (22 4)  (1274 164)  (1274 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1275 164)  (1275 164)  routing T_24_10.sp4_h_r_3 <X> T_24_10.lc_trk_g1_3
 (24 4)  (1276 164)  (1276 164)  routing T_24_10.sp4_h_r_3 <X> T_24_10.lc_trk_g1_3
 (0 5)  (1252 165)  (1252 165)  routing T_24_10.lc_trk_g1_3 <X> T_24_10.wire_logic_cluster/lc_7/cen
 (1 5)  (1253 165)  (1253 165)  routing T_24_10.lc_trk_g1_3 <X> T_24_10.wire_logic_cluster/lc_7/cen
 (4 5)  (1256 165)  (1256 165)  routing T_24_10.sp4_v_t_47 <X> T_24_10.sp4_h_r_3
 (5 5)  (1257 165)  (1257 165)  routing T_24_10.sp4_h_l_44 <X> T_24_10.sp4_v_b_3
 (16 5)  (1268 165)  (1268 165)  routing T_24_10.sp12_h_r_8 <X> T_24_10.lc_trk_g1_0
 (17 5)  (1269 165)  (1269 165)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (21 5)  (1273 165)  (1273 165)  routing T_24_10.sp4_h_r_3 <X> T_24_10.lc_trk_g1_3
 (22 6)  (1274 166)  (1274 166)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1275 166)  (1275 166)  routing T_24_10.sp12_h_l_12 <X> T_24_10.lc_trk_g1_7
 (5 7)  (1257 167)  (1257 167)  routing T_24_10.sp4_h_l_38 <X> T_24_10.sp4_v_t_38
 (2 8)  (1254 168)  (1254 168)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (17 8)  (1269 168)  (1269 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (1270 169)  (1270 169)  routing T_24_10.sp4_r_v_b_33 <X> T_24_10.lc_trk_g2_1
 (10 11)  (1262 171)  (1262 171)  routing T_24_10.sp4_h_l_39 <X> T_24_10.sp4_v_t_42
 (14 12)  (1266 172)  (1266 172)  routing T_24_10.wire_logic_cluster/lc_0/out <X> T_24_10.lc_trk_g3_0
 (17 13)  (1269 173)  (1269 173)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (1252 174)  (1252 174)  routing T_24_10.glb_netwk_4 <X> T_24_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 174)  (1253 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (1269 174)  (1269 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (1279 174)  (1279 174)  routing T_24_10.lc_trk_g3_5 <X> T_24_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (1280 174)  (1280 174)  routing T_24_10.lc_trk_g3_5 <X> T_24_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 174)  (1281 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 174)  (1282 174)  routing T_24_10.lc_trk_g3_5 <X> T_24_10.wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 174)  (1283 174)  routing T_24_10.lc_trk_g0_6 <X> T_24_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 174)  (1284 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 174)  (1288 174)  LC_7 Logic Functioning bit
 (37 14)  (1289 174)  (1289 174)  LC_7 Logic Functioning bit
 (38 14)  (1290 174)  (1290 174)  LC_7 Logic Functioning bit
 (39 14)  (1291 174)  (1291 174)  LC_7 Logic Functioning bit
 (41 14)  (1293 174)  (1293 174)  LC_7 Logic Functioning bit
 (43 14)  (1295 174)  (1295 174)  LC_7 Logic Functioning bit
 (45 14)  (1297 174)  (1297 174)  LC_7 Logic Functioning bit
 (52 14)  (1304 174)  (1304 174)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (27 15)  (1279 175)  (1279 175)  routing T_24_10.lc_trk_g3_0 <X> T_24_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 175)  (1280 175)  routing T_24_10.lc_trk_g3_0 <X> T_24_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 175)  (1281 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (1283 175)  (1283 175)  routing T_24_10.lc_trk_g0_6 <X> T_24_10.wire_logic_cluster/lc_7/in_3
 (37 15)  (1289 175)  (1289 175)  LC_7 Logic Functioning bit
 (39 15)  (1291 175)  (1291 175)  LC_7 Logic Functioning bit
 (45 15)  (1297 175)  (1297 175)  LC_7 Logic Functioning bit


RAM_Tile_25_10

 (10 3)  (1316 163)  (1316 163)  routing T_25_10.sp4_h_l_45 <X> T_25_10.sp4_v_t_36
 (10 7)  (1316 167)  (1316 167)  routing T_25_10.sp4_h_l_46 <X> T_25_10.sp4_v_t_41
 (6 14)  (1312 174)  (1312 174)  routing T_25_10.sp4_h_l_41 <X> T_25_10.sp4_v_t_44
 (11 14)  (1317 174)  (1317 174)  routing T_25_10.sp4_h_r_5 <X> T_25_10.sp4_v_t_46
 (13 14)  (1319 174)  (1319 174)  routing T_25_10.sp4_h_r_5 <X> T_25_10.sp4_v_t_46
 (12 15)  (1318 175)  (1318 175)  routing T_25_10.sp4_h_r_5 <X> T_25_10.sp4_v_t_46


LogicTile_26_10

 (2 0)  (1350 160)  (1350 160)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9

 (7 12)  (187 156)  (187 156)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_5_9

 (7 12)  (241 156)  (241 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (241 157)  (241 157)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_6_9

 (7 12)  (295 156)  (295 156)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_7_9

 (7 12)  (349 156)  (349 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (349 157)  (349 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (349 158)  (349 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (349 159)  (349 159)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_8_9

 (6 0)  (402 144)  (402 144)  routing T_8_9.sp4_v_t_44 <X> T_8_9.sp4_v_b_0
 (10 0)  (406 144)  (406 144)  routing T_8_9.sp4_v_t_45 <X> T_8_9.sp4_h_r_1
 (11 0)  (407 144)  (407 144)  routing T_8_9.sp4_h_r_9 <X> T_8_9.sp4_v_b_2
 (22 0)  (418 144)  (418 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (27 0)  (423 144)  (423 144)  routing T_8_9.lc_trk_g1_4 <X> T_8_9.wire_bram/ram/WDATA_15
 (29 0)  (425 144)  (425 144)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_4 wire_bram/ram/WDATA_15
 (30 0)  (426 144)  (426 144)  routing T_8_9.lc_trk_g1_4 <X> T_8_9.wire_bram/ram/WDATA_15
 (38 0)  (434 144)  (434 144)  Enable bit of Mux _out_links/OutMux2_0 => wire_bram/ram/RDATA_15 sp4_v_b_32
 (5 1)  (401 145)  (401 145)  routing T_8_9.sp4_v_t_44 <X> T_8_9.sp4_v_b_0
 (7 1)  (403 145)  (403 145)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (417 145)  (417 145)  routing T_8_9.sp4_r_v_b_32 <X> T_8_9.lc_trk_g0_3
 (1 2)  (397 146)  (397 146)  routing T_8_9.glb_netwk_5 <X> T_8_9.wire_bram/ram/RCLK
 (2 2)  (398 146)  (398 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (14 2)  (410 146)  (410 146)  routing T_8_9.sp4_h_l_1 <X> T_8_9.lc_trk_g0_4
 (21 2)  (417 146)  (417 146)  routing T_8_9.bnr_op_7 <X> T_8_9.lc_trk_g0_7
 (22 2)  (418 146)  (418 146)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (28 2)  (424 146)  (424 146)  routing T_8_9.lc_trk_g2_2 <X> T_8_9.wire_bram/ram/WDATA_14
 (29 2)  (425 146)  (425 146)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_2 wire_bram/ram/WDATA_14
 (0 3)  (396 147)  (396 147)  routing T_8_9.glb_netwk_5 <X> T_8_9.wire_bram/ram/RCLK
 (8 3)  (404 147)  (404 147)  routing T_8_9.sp4_h_r_7 <X> T_8_9.sp4_v_t_36
 (9 3)  (405 147)  (405 147)  routing T_8_9.sp4_h_r_7 <X> T_8_9.sp4_v_t_36
 (10 3)  (406 147)  (406 147)  routing T_8_9.sp4_h_r_7 <X> T_8_9.sp4_v_t_36
 (15 3)  (411 147)  (411 147)  routing T_8_9.sp4_h_l_1 <X> T_8_9.lc_trk_g0_4
 (16 3)  (412 147)  (412 147)  routing T_8_9.sp4_h_l_1 <X> T_8_9.lc_trk_g0_4
 (17 3)  (413 147)  (413 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (417 147)  (417 147)  routing T_8_9.bnr_op_7 <X> T_8_9.lc_trk_g0_7
 (30 3)  (426 147)  (426 147)  routing T_8_9.lc_trk_g2_2 <X> T_8_9.wire_bram/ram/WDATA_14
 (36 3)  (432 147)  (432 147)  Enable bit of Mux _out_links/OutMux6_1 => wire_bram/ram/RDATA_14 sp4_h_r_2
 (12 4)  (408 148)  (408 148)  routing T_8_9.sp4_v_t_40 <X> T_8_9.sp4_h_r_5
 (27 4)  (423 148)  (423 148)  routing T_8_9.lc_trk_g1_0 <X> T_8_9.wire_bram/ram/WDATA_13
 (29 4)  (425 148)  (425 148)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_0 wire_bram/ram/WDATA_13
 (12 5)  (408 149)  (408 149)  routing T_8_9.sp4_h_r_5 <X> T_8_9.sp4_v_b_5
 (17 5)  (413 149)  (413 149)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (36 5)  (432 149)  (432 149)  Enable bit of Mux _out_links/OutMux6_2 => wire_bram/ram/RDATA_13 sp4_h_r_4
 (4 6)  (400 150)  (400 150)  routing T_8_9.sp4_h_r_9 <X> T_8_9.sp4_v_t_38
 (6 6)  (402 150)  (402 150)  routing T_8_9.sp4_h_r_9 <X> T_8_9.sp4_v_t_38
 (15 6)  (411 150)  (411 150)  routing T_8_9.sp4_h_r_5 <X> T_8_9.lc_trk_g1_5
 (16 6)  (412 150)  (412 150)  routing T_8_9.sp4_h_r_5 <X> T_8_9.lc_trk_g1_5
 (17 6)  (413 150)  (413 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (28 6)  (424 150)  (424 150)  routing T_8_9.lc_trk_g2_6 <X> T_8_9.wire_bram/ram/WDATA_12
 (29 6)  (425 150)  (425 150)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_6 wire_bram/ram/WDATA_12
 (30 6)  (426 150)  (426 150)  routing T_8_9.lc_trk_g2_6 <X> T_8_9.wire_bram/ram/WDATA_12
 (38 6)  (434 150)  (434 150)  Enable bit of Mux _out_links/OutMux2_3 => wire_bram/ram/RDATA_12 sp4_v_t_27
 (5 7)  (401 151)  (401 151)  routing T_8_9.sp4_h_r_9 <X> T_8_9.sp4_v_t_38
 (17 7)  (413 151)  (413 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (18 7)  (414 151)  (414 151)  routing T_8_9.sp4_h_r_5 <X> T_8_9.lc_trk_g1_5
 (30 7)  (426 151)  (426 151)  routing T_8_9.lc_trk_g2_6 <X> T_8_9.wire_bram/ram/WDATA_12
 (25 8)  (421 152)  (421 152)  routing T_8_9.sp4_h_r_42 <X> T_8_9.lc_trk_g2_2
 (29 8)  (425 152)  (425 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (22 9)  (418 153)  (418 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (419 153)  (419 153)  routing T_8_9.sp4_h_r_42 <X> T_8_9.lc_trk_g2_2
 (24 9)  (420 153)  (420 153)  routing T_8_9.sp4_h_r_42 <X> T_8_9.lc_trk_g2_2
 (25 9)  (421 153)  (421 153)  routing T_8_9.sp4_h_r_42 <X> T_8_9.lc_trk_g2_2
 (30 9)  (426 153)  (426 153)  routing T_8_9.lc_trk_g0_3 <X> T_8_9.wire_bram/ram/WDATA_11
 (38 9)  (434 153)  (434 153)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (27 10)  (423 154)  (423 154)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_bram/ram/WDATA_10
 (28 10)  (424 154)  (424 154)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_bram/ram/WDATA_10
 (29 10)  (425 154)  (425 154)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_5 wire_bram/ram/WDATA_10
 (30 10)  (426 154)  (426 154)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_bram/ram/WDATA_10
 (22 11)  (418 155)  (418 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (36 11)  (432 155)  (432 155)  Enable bit of Mux _out_links/OutMux6_5 => wire_bram/ram/RDATA_10 sp4_h_r_10
 (7 12)  (403 156)  (403 156)  Column buffer control bit: MEMB_colbuf_cntl_5

 (29 12)  (425 156)  (425 156)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_7 wire_bram/ram/WDATA_9
 (30 12)  (426 156)  (426 156)  routing T_8_9.lc_trk_g0_7 <X> T_8_9.wire_bram/ram/WDATA_9
 (13 13)  (409 157)  (409 157)  routing T_8_9.sp4_v_t_43 <X> T_8_9.sp4_h_r_11
 (30 13)  (426 157)  (426 157)  routing T_8_9.lc_trk_g0_7 <X> T_8_9.wire_bram/ram/WDATA_9
 (37 13)  (433 157)  (433 157)  Enable bit of Mux _out_links/OutMux7_6 => wire_bram/ram/RDATA_9 sp4_h_r_28
 (1 14)  (397 158)  (397 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (15 14)  (411 158)  (411 158)  routing T_8_9.rgt_op_5 <X> T_8_9.lc_trk_g3_5
 (17 14)  (413 158)  (413 158)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (414 158)  (414 158)  routing T_8_9.rgt_op_5 <X> T_8_9.lc_trk_g3_5
 (29 14)  (425 158)  (425 158)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g0_4 wire_bram/ram/WDATA_8
 (30 14)  (426 158)  (426 158)  routing T_8_9.lc_trk_g0_4 <X> T_8_9.wire_bram/ram/WDATA_8
 (0 15)  (396 159)  (396 159)  routing T_8_9.lc_trk_g1_5 <X> T_8_9.wire_bram/ram/RE
 (1 15)  (397 159)  (397 159)  routing T_8_9.lc_trk_g1_5 <X> T_8_9.wire_bram/ram/RE


LogicTile_9_9

 (3 0)  (441 144)  (441 144)  routing T_9_9.sp12_h_r_0 <X> T_9_9.sp12_v_b_0
 (15 0)  (453 144)  (453 144)  routing T_9_9.sp4_h_r_9 <X> T_9_9.lc_trk_g0_1
 (16 0)  (454 144)  (454 144)  routing T_9_9.sp4_h_r_9 <X> T_9_9.lc_trk_g0_1
 (17 0)  (455 144)  (455 144)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (456 144)  (456 144)  routing T_9_9.sp4_h_r_9 <X> T_9_9.lc_trk_g0_1
 (22 0)  (460 144)  (460 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (29 0)  (467 144)  (467 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 144)  (469 144)  routing T_9_9.lc_trk_g1_6 <X> T_9_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 144)  (470 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 144)  (472 144)  routing T_9_9.lc_trk_g1_6 <X> T_9_9.wire_logic_cluster/lc_0/in_3
 (37 0)  (475 144)  (475 144)  LC_0 Logic Functioning bit
 (3 1)  (441 145)  (441 145)  routing T_9_9.sp12_h_r_0 <X> T_9_9.sp12_v_b_0
 (22 1)  (460 145)  (460 145)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (462 145)  (462 145)  routing T_9_9.bot_op_2 <X> T_9_9.lc_trk_g0_2
 (31 1)  (469 145)  (469 145)  routing T_9_9.lc_trk_g1_6 <X> T_9_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 145)  (470 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (473 145)  (473 145)  routing T_9_9.lc_trk_g0_2 <X> T_9_9.input_2_0
 (37 1)  (475 145)  (475 145)  LC_0 Logic Functioning bit
 (48 1)  (486 145)  (486 145)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (491 145)  (491 145)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (4 2)  (442 146)  (442 146)  routing T_9_9.sp4_v_b_4 <X> T_9_9.sp4_v_t_37
 (6 2)  (444 146)  (444 146)  routing T_9_9.sp4_v_b_4 <X> T_9_9.sp4_v_t_37
 (15 2)  (453 146)  (453 146)  routing T_9_9.sp4_h_r_21 <X> T_9_9.lc_trk_g0_5
 (16 2)  (454 146)  (454 146)  routing T_9_9.sp4_h_r_21 <X> T_9_9.lc_trk_g0_5
 (17 2)  (455 146)  (455 146)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (456 146)  (456 146)  routing T_9_9.sp4_h_r_21 <X> T_9_9.lc_trk_g0_5
 (22 2)  (460 146)  (460 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (464 146)  (464 146)  routing T_9_9.lc_trk_g0_7 <X> T_9_9.wire_logic_cluster/lc_1/in_0
 (29 2)  (467 146)  (467 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 146)  (470 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 146)  (472 146)  routing T_9_9.lc_trk_g1_1 <X> T_9_9.wire_logic_cluster/lc_1/in_3
 (41 2)  (479 146)  (479 146)  LC_1 Logic Functioning bit
 (43 2)  (481 146)  (481 146)  LC_1 Logic Functioning bit
 (46 2)  (484 146)  (484 146)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (9 3)  (447 147)  (447 147)  routing T_9_9.sp4_v_b_5 <X> T_9_9.sp4_v_t_36
 (10 3)  (448 147)  (448 147)  routing T_9_9.sp4_v_b_5 <X> T_9_9.sp4_v_t_36
 (18 3)  (456 147)  (456 147)  routing T_9_9.sp4_h_r_21 <X> T_9_9.lc_trk_g0_5
 (21 3)  (459 147)  (459 147)  routing T_9_9.sp4_r_v_b_31 <X> T_9_9.lc_trk_g0_7
 (26 3)  (464 147)  (464 147)  routing T_9_9.lc_trk_g0_7 <X> T_9_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 147)  (467 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 147)  (468 147)  routing T_9_9.lc_trk_g0_2 <X> T_9_9.wire_logic_cluster/lc_1/in_1
 (48 3)  (486 147)  (486 147)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (453 148)  (453 148)  routing T_9_9.sp4_h_r_9 <X> T_9_9.lc_trk_g1_1
 (16 4)  (454 148)  (454 148)  routing T_9_9.sp4_h_r_9 <X> T_9_9.lc_trk_g1_1
 (17 4)  (455 148)  (455 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (456 148)  (456 148)  routing T_9_9.sp4_h_r_9 <X> T_9_9.lc_trk_g1_1
 (29 4)  (467 148)  (467 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 148)  (470 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (475 148)  (475 148)  LC_2 Logic Functioning bit
 (46 4)  (484 148)  (484 148)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (31 5)  (469 149)  (469 149)  routing T_9_9.lc_trk_g0_3 <X> T_9_9.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 149)  (470 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (473 149)  (473 149)  routing T_9_9.lc_trk_g0_2 <X> T_9_9.input_2_2
 (37 5)  (475 149)  (475 149)  LC_2 Logic Functioning bit
 (6 6)  (444 150)  (444 150)  routing T_9_9.sp4_v_b_0 <X> T_9_9.sp4_v_t_38
 (14 6)  (452 150)  (452 150)  routing T_9_9.sp12_h_l_3 <X> T_9_9.lc_trk_g1_4
 (29 6)  (467 150)  (467 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 150)  (470 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 150)  (471 150)  routing T_9_9.lc_trk_g3_1 <X> T_9_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 150)  (472 150)  routing T_9_9.lc_trk_g3_1 <X> T_9_9.wire_logic_cluster/lc_3/in_3
 (48 6)  (486 150)  (486 150)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (5 7)  (443 151)  (443 151)  routing T_9_9.sp4_v_b_0 <X> T_9_9.sp4_v_t_38
 (14 7)  (452 151)  (452 151)  routing T_9_9.sp12_h_l_3 <X> T_9_9.lc_trk_g1_4
 (15 7)  (453 151)  (453 151)  routing T_9_9.sp12_h_l_3 <X> T_9_9.lc_trk_g1_4
 (17 7)  (455 151)  (455 151)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 7)  (460 151)  (460 151)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (463 151)  (463 151)  routing T_9_9.sp4_r_v_b_30 <X> T_9_9.lc_trk_g1_6
 (29 7)  (467 151)  (467 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 151)  (468 151)  routing T_9_9.lc_trk_g0_2 <X> T_9_9.wire_logic_cluster/lc_3/in_1
 (36 7)  (474 151)  (474 151)  LC_3 Logic Functioning bit
 (38 7)  (476 151)  (476 151)  LC_3 Logic Functioning bit
 (51 7)  (489 151)  (489 151)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (9 8)  (447 152)  (447 152)  routing T_9_9.sp4_v_t_42 <X> T_9_9.sp4_h_r_7
 (21 8)  (459 152)  (459 152)  routing T_9_9.sp4_v_t_14 <X> T_9_9.lc_trk_g2_3
 (22 8)  (460 152)  (460 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (461 152)  (461 152)  routing T_9_9.sp4_v_t_14 <X> T_9_9.lc_trk_g2_3
 (29 8)  (467 152)  (467 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 152)  (469 152)  routing T_9_9.lc_trk_g0_5 <X> T_9_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 152)  (470 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (475 152)  (475 152)  LC_4 Logic Functioning bit
 (51 8)  (489 152)  (489 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (32 9)  (470 153)  (470 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (473 153)  (473 153)  routing T_9_9.lc_trk_g0_2 <X> T_9_9.input_2_4
 (37 9)  (475 153)  (475 153)  LC_4 Logic Functioning bit
 (48 9)  (486 153)  (486 153)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (2 10)  (440 154)  (440 154)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (10 10)  (448 154)  (448 154)  routing T_9_9.sp4_v_b_2 <X> T_9_9.sp4_h_l_42
 (11 10)  (449 154)  (449 154)  routing T_9_9.sp4_h_r_2 <X> T_9_9.sp4_v_t_45
 (13 10)  (451 154)  (451 154)  routing T_9_9.sp4_h_r_2 <X> T_9_9.sp4_v_t_45
 (26 10)  (464 154)  (464 154)  routing T_9_9.lc_trk_g1_4 <X> T_9_9.wire_logic_cluster/lc_5/in_0
 (29 10)  (467 154)  (467 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 154)  (470 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 154)  (472 154)  routing T_9_9.lc_trk_g1_1 <X> T_9_9.wire_logic_cluster/lc_5/in_3
 (41 10)  (479 154)  (479 154)  LC_5 Logic Functioning bit
 (43 10)  (481 154)  (481 154)  LC_5 Logic Functioning bit
 (51 10)  (489 154)  (489 154)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (12 11)  (450 155)  (450 155)  routing T_9_9.sp4_h_r_2 <X> T_9_9.sp4_v_t_45
 (27 11)  (465 155)  (465 155)  routing T_9_9.lc_trk_g1_4 <X> T_9_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 155)  (467 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 155)  (468 155)  routing T_9_9.lc_trk_g0_2 <X> T_9_9.wire_logic_cluster/lc_5/in_1
 (7 12)  (445 156)  (445 156)  Column buffer control bit: LH_colbuf_cntl_5

 (10 12)  (448 156)  (448 156)  routing T_9_9.sp4_v_t_40 <X> T_9_9.sp4_h_r_10
 (17 12)  (455 156)  (455 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (29 12)  (467 156)  (467 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 156)  (470 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 156)  (471 156)  routing T_9_9.lc_trk_g2_3 <X> T_9_9.wire_logic_cluster/lc_6/in_3
 (37 12)  (475 156)  (475 156)  LC_6 Logic Functioning bit
 (5 13)  (443 157)  (443 157)  routing T_9_9.sp4_h_r_9 <X> T_9_9.sp4_v_b_9
 (7 13)  (445 157)  (445 157)  Column buffer control bit: LH_colbuf_cntl_4

 (13 13)  (451 157)  (451 157)  routing T_9_9.sp4_v_t_43 <X> T_9_9.sp4_h_r_11
 (18 13)  (456 157)  (456 157)  routing T_9_9.sp4_r_v_b_41 <X> T_9_9.lc_trk_g3_1
 (31 13)  (469 157)  (469 157)  routing T_9_9.lc_trk_g2_3 <X> T_9_9.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 157)  (470 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (473 157)  (473 157)  routing T_9_9.lc_trk_g0_2 <X> T_9_9.input_2_6
 (37 13)  (475 157)  (475 157)  LC_6 Logic Functioning bit
 (48 13)  (486 157)  (486 157)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (489 157)  (489 157)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (11 14)  (449 158)  (449 158)  routing T_9_9.sp4_v_b_3 <X> T_9_9.sp4_v_t_46
 (13 14)  (451 158)  (451 158)  routing T_9_9.sp4_v_b_3 <X> T_9_9.sp4_v_t_46
 (26 14)  (464 158)  (464 158)  routing T_9_9.lc_trk_g3_4 <X> T_9_9.wire_logic_cluster/lc_7/in_0
 (29 14)  (467 158)  (467 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 158)  (470 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 158)  (472 158)  routing T_9_9.lc_trk_g1_1 <X> T_9_9.wire_logic_cluster/lc_7/in_3
 (41 14)  (479 158)  (479 158)  LC_7 Logic Functioning bit
 (43 14)  (481 158)  (481 158)  LC_7 Logic Functioning bit
 (51 14)  (489 158)  (489 158)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (7 15)  (445 159)  (445 159)  Column buffer control bit: LH_colbuf_cntl_6

 (9 15)  (447 159)  (447 159)  routing T_9_9.sp4_v_b_2 <X> T_9_9.sp4_v_t_47
 (10 15)  (448 159)  (448 159)  routing T_9_9.sp4_v_b_2 <X> T_9_9.sp4_v_t_47
 (14 15)  (452 159)  (452 159)  routing T_9_9.sp4_h_l_17 <X> T_9_9.lc_trk_g3_4
 (15 15)  (453 159)  (453 159)  routing T_9_9.sp4_h_l_17 <X> T_9_9.lc_trk_g3_4
 (16 15)  (454 159)  (454 159)  routing T_9_9.sp4_h_l_17 <X> T_9_9.lc_trk_g3_4
 (17 15)  (455 159)  (455 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (27 15)  (465 159)  (465 159)  routing T_9_9.lc_trk_g3_4 <X> T_9_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 159)  (466 159)  routing T_9_9.lc_trk_g3_4 <X> T_9_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 159)  (467 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 159)  (468 159)  routing T_9_9.lc_trk_g0_2 <X> T_9_9.wire_logic_cluster/lc_7/in_1


LogicTile_10_9

 (15 0)  (507 144)  (507 144)  routing T_10_9.sp12_h_r_1 <X> T_10_9.lc_trk_g0_1
 (17 0)  (509 144)  (509 144)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (510 144)  (510 144)  routing T_10_9.sp12_h_r_1 <X> T_10_9.lc_trk_g0_1
 (18 1)  (510 145)  (510 145)  routing T_10_9.sp12_h_r_1 <X> T_10_9.lc_trk_g0_1
 (1 2)  (493 146)  (493 146)  routing T_10_9.glb_netwk_5 <X> T_10_9.wire_logic_cluster/lc_7/clk
 (2 2)  (494 146)  (494 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (26 2)  (518 146)  (518 146)  routing T_10_9.lc_trk_g2_5 <X> T_10_9.wire_logic_cluster/lc_1/in_0
 (28 2)  (520 146)  (520 146)  routing T_10_9.lc_trk_g2_2 <X> T_10_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 146)  (521 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (35 2)  (527 146)  (527 146)  routing T_10_9.lc_trk_g1_4 <X> T_10_9.input_2_1
 (38 2)  (530 146)  (530 146)  LC_1 Logic Functioning bit
 (41 2)  (533 146)  (533 146)  LC_1 Logic Functioning bit
 (0 3)  (492 147)  (492 147)  routing T_10_9.glb_netwk_5 <X> T_10_9.wire_logic_cluster/lc_7/clk
 (28 3)  (520 147)  (520 147)  routing T_10_9.lc_trk_g2_5 <X> T_10_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 147)  (521 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 147)  (522 147)  routing T_10_9.lc_trk_g2_2 <X> T_10_9.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 147)  (524 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (526 147)  (526 147)  routing T_10_9.lc_trk_g1_4 <X> T_10_9.input_2_1
 (48 3)  (540 147)  (540 147)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (493 148)  (493 148)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (16 4)  (508 148)  (508 148)  routing T_10_9.sp12_h_r_9 <X> T_10_9.lc_trk_g1_1
 (17 4)  (509 148)  (509 148)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (31 4)  (523 148)  (523 148)  routing T_10_9.lc_trk_g1_4 <X> T_10_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 148)  (524 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 148)  (526 148)  routing T_10_9.lc_trk_g1_4 <X> T_10_9.wire_logic_cluster/lc_2/in_3
 (43 4)  (535 148)  (535 148)  LC_2 Logic Functioning bit
 (48 4)  (540 148)  (540 148)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (0 5)  (492 149)  (492 149)  routing T_10_9.glb_netwk_3 <X> T_10_9.wire_logic_cluster/lc_7/cen
 (4 5)  (496 149)  (496 149)  routing T_10_9.sp4_v_t_47 <X> T_10_9.sp4_h_r_3
 (15 5)  (507 149)  (507 149)  routing T_10_9.bot_op_0 <X> T_10_9.lc_trk_g1_0
 (17 5)  (509 149)  (509 149)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (518 149)  (518 149)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 149)  (519 149)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 149)  (520 149)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 149)  (521 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (524 149)  (524 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (525 149)  (525 149)  routing T_10_9.lc_trk_g2_2 <X> T_10_9.input_2_2
 (35 5)  (527 149)  (527 149)  routing T_10_9.lc_trk_g2_2 <X> T_10_9.input_2_2
 (42 5)  (534 149)  (534 149)  LC_2 Logic Functioning bit
 (47 5)  (539 149)  (539 149)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (506 150)  (506 150)  routing T_10_9.sp4_h_l_9 <X> T_10_9.lc_trk_g1_4
 (22 6)  (514 150)  (514 150)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (515 150)  (515 150)  routing T_10_9.sp4_v_b_23 <X> T_10_9.lc_trk_g1_7
 (24 6)  (516 150)  (516 150)  routing T_10_9.sp4_v_b_23 <X> T_10_9.lc_trk_g1_7
 (31 6)  (523 150)  (523 150)  routing T_10_9.lc_trk_g1_7 <X> T_10_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 150)  (524 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 150)  (526 150)  routing T_10_9.lc_trk_g1_7 <X> T_10_9.wire_logic_cluster/lc_3/in_3
 (41 6)  (533 150)  (533 150)  LC_3 Logic Functioning bit
 (43 6)  (535 150)  (535 150)  LC_3 Logic Functioning bit
 (45 6)  (537 150)  (537 150)  LC_3 Logic Functioning bit
 (47 6)  (539 150)  (539 150)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (8 7)  (500 151)  (500 151)  routing T_10_9.sp4_h_l_41 <X> T_10_9.sp4_v_t_41
 (14 7)  (506 151)  (506 151)  routing T_10_9.sp4_h_l_9 <X> T_10_9.lc_trk_g1_4
 (15 7)  (507 151)  (507 151)  routing T_10_9.sp4_h_l_9 <X> T_10_9.lc_trk_g1_4
 (16 7)  (508 151)  (508 151)  routing T_10_9.sp4_h_l_9 <X> T_10_9.lc_trk_g1_4
 (17 7)  (509 151)  (509 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (29 7)  (521 151)  (521 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 151)  (523 151)  routing T_10_9.lc_trk_g1_7 <X> T_10_9.wire_logic_cluster/lc_3/in_3
 (40 7)  (532 151)  (532 151)  LC_3 Logic Functioning bit
 (42 7)  (534 151)  (534 151)  LC_3 Logic Functioning bit
 (45 7)  (537 151)  (537 151)  LC_3 Logic Functioning bit
 (51 7)  (543 151)  (543 151)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (10 8)  (502 152)  (502 152)  routing T_10_9.sp4_v_t_39 <X> T_10_9.sp4_h_r_7
 (22 8)  (514 152)  (514 152)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (515 152)  (515 152)  routing T_10_9.sp12_v_b_19 <X> T_10_9.lc_trk_g2_3
 (25 8)  (517 152)  (517 152)  routing T_10_9.bnl_op_2 <X> T_10_9.lc_trk_g2_2
 (26 8)  (518 152)  (518 152)  routing T_10_9.lc_trk_g1_7 <X> T_10_9.wire_logic_cluster/lc_4/in_0
 (31 8)  (523 152)  (523 152)  routing T_10_9.lc_trk_g2_5 <X> T_10_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 152)  (524 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 152)  (525 152)  routing T_10_9.lc_trk_g2_5 <X> T_10_9.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 152)  (529 152)  LC_4 Logic Functioning bit
 (39 8)  (531 152)  (531 152)  LC_4 Logic Functioning bit
 (45 8)  (537 152)  (537 152)  LC_4 Logic Functioning bit
 (52 8)  (544 152)  (544 152)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (53 8)  (545 152)  (545 152)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (21 9)  (513 153)  (513 153)  routing T_10_9.sp12_v_b_19 <X> T_10_9.lc_trk_g2_3
 (22 9)  (514 153)  (514 153)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (517 153)  (517 153)  routing T_10_9.bnl_op_2 <X> T_10_9.lc_trk_g2_2
 (26 9)  (518 153)  (518 153)  routing T_10_9.lc_trk_g1_7 <X> T_10_9.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 153)  (519 153)  routing T_10_9.lc_trk_g1_7 <X> T_10_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 153)  (521 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (528 153)  (528 153)  LC_4 Logic Functioning bit
 (38 9)  (530 153)  (530 153)  LC_4 Logic Functioning bit
 (45 9)  (537 153)  (537 153)  LC_4 Logic Functioning bit
 (7 10)  (499 154)  (499 154)  Column buffer control bit: LH_colbuf_cntl_3

 (15 10)  (507 154)  (507 154)  routing T_10_9.sp4_h_r_45 <X> T_10_9.lc_trk_g2_5
 (16 10)  (508 154)  (508 154)  routing T_10_9.sp4_h_r_45 <X> T_10_9.lc_trk_g2_5
 (17 10)  (509 154)  (509 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (510 154)  (510 154)  routing T_10_9.sp4_h_r_45 <X> T_10_9.lc_trk_g2_5
 (27 10)  (519 154)  (519 154)  routing T_10_9.lc_trk_g1_7 <X> T_10_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 154)  (521 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 154)  (522 154)  routing T_10_9.lc_trk_g1_7 <X> T_10_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 154)  (524 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 154)  (525 154)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 154)  (526 154)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_5/in_3
 (37 10)  (529 154)  (529 154)  LC_5 Logic Functioning bit
 (39 10)  (531 154)  (531 154)  LC_5 Logic Functioning bit
 (45 10)  (537 154)  (537 154)  LC_5 Logic Functioning bit
 (47 10)  (539 154)  (539 154)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (18 11)  (510 155)  (510 155)  routing T_10_9.sp4_h_r_45 <X> T_10_9.lc_trk_g2_5
 (30 11)  (522 155)  (522 155)  routing T_10_9.lc_trk_g1_7 <X> T_10_9.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 155)  (523 155)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_5/in_3
 (37 11)  (529 155)  (529 155)  LC_5 Logic Functioning bit
 (39 11)  (531 155)  (531 155)  LC_5 Logic Functioning bit
 (45 11)  (537 155)  (537 155)  LC_5 Logic Functioning bit
 (53 11)  (545 155)  (545 155)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (3 12)  (495 156)  (495 156)  routing T_10_9.sp12_v_t_22 <X> T_10_9.sp12_h_r_1
 (7 12)  (499 156)  (499 156)  Column buffer control bit: LH_colbuf_cntl_5

 (22 12)  (514 156)  (514 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (515 156)  (515 156)  routing T_10_9.sp4_v_t_30 <X> T_10_9.lc_trk_g3_3
 (24 12)  (516 156)  (516 156)  routing T_10_9.sp4_v_t_30 <X> T_10_9.lc_trk_g3_3
 (28 12)  (520 156)  (520 156)  routing T_10_9.lc_trk_g2_3 <X> T_10_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 156)  (521 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 156)  (524 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 156)  (526 156)  routing T_10_9.lc_trk_g1_0 <X> T_10_9.wire_logic_cluster/lc_6/in_3
 (51 12)  (543 156)  (543 156)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (7 13)  (499 157)  (499 157)  Column buffer control bit: LH_colbuf_cntl_4

 (27 13)  (519 157)  (519 157)  routing T_10_9.lc_trk_g1_1 <X> T_10_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 157)  (521 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 157)  (522 157)  routing T_10_9.lc_trk_g2_3 <X> T_10_9.wire_logic_cluster/lc_6/in_1
 (37 13)  (529 157)  (529 157)  LC_6 Logic Functioning bit
 (39 13)  (531 157)  (531 157)  LC_6 Logic Functioning bit
 (52 13)  (544 157)  (544 157)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (492 158)  (492 158)  routing T_10_9.glb_netwk_4 <X> T_10_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 158)  (493 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (496 158)  (496 158)  routing T_10_9.sp4_v_b_9 <X> T_10_9.sp4_v_t_44
 (7 14)  (499 158)  (499 158)  Column buffer control bit: LH_colbuf_cntl_7

 (13 14)  (505 158)  (505 158)  routing T_10_9.sp4_h_r_11 <X> T_10_9.sp4_v_t_46
 (7 15)  (499 159)  (499 159)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (504 159)  (504 159)  routing T_10_9.sp4_h_r_11 <X> T_10_9.sp4_v_t_46


LogicTile_11_9

 (12 0)  (558 144)  (558 144)  routing T_11_9.sp4_v_b_2 <X> T_11_9.sp4_h_r_2
 (4 1)  (550 145)  (550 145)  routing T_11_9.sp4_v_t_42 <X> T_11_9.sp4_h_r_0
 (11 1)  (557 145)  (557 145)  routing T_11_9.sp4_v_b_2 <X> T_11_9.sp4_h_r_2
 (21 2)  (567 146)  (567 146)  routing T_11_9.sp12_h_l_4 <X> T_11_9.lc_trk_g0_7
 (22 2)  (568 146)  (568 146)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (570 146)  (570 146)  routing T_11_9.sp12_h_l_4 <X> T_11_9.lc_trk_g0_7
 (14 3)  (560 147)  (560 147)  routing T_11_9.sp4_r_v_b_28 <X> T_11_9.lc_trk_g0_4
 (17 3)  (563 147)  (563 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (567 147)  (567 147)  routing T_11_9.sp12_h_l_4 <X> T_11_9.lc_trk_g0_7
 (12 4)  (558 148)  (558 148)  routing T_11_9.sp4_v_b_11 <X> T_11_9.sp4_h_r_5
 (25 4)  (571 148)  (571 148)  routing T_11_9.sp4_h_r_10 <X> T_11_9.lc_trk_g1_2
 (5 5)  (551 149)  (551 149)  routing T_11_9.sp4_h_r_3 <X> T_11_9.sp4_v_b_3
 (11 5)  (557 149)  (557 149)  routing T_11_9.sp4_v_b_11 <X> T_11_9.sp4_h_r_5
 (13 5)  (559 149)  (559 149)  routing T_11_9.sp4_v_b_11 <X> T_11_9.sp4_h_r_5
 (22 5)  (568 149)  (568 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (569 149)  (569 149)  routing T_11_9.sp4_h_r_10 <X> T_11_9.lc_trk_g1_2
 (24 5)  (570 149)  (570 149)  routing T_11_9.sp4_h_r_10 <X> T_11_9.lc_trk_g1_2
 (3 6)  (549 150)  (549 150)  routing T_11_9.sp12_h_r_0 <X> T_11_9.sp12_v_t_23
 (8 6)  (554 150)  (554 150)  routing T_11_9.sp4_h_r_4 <X> T_11_9.sp4_h_l_41
 (3 7)  (549 151)  (549 151)  routing T_11_9.sp12_h_r_0 <X> T_11_9.sp12_v_t_23
 (26 8)  (572 152)  (572 152)  routing T_11_9.lc_trk_g0_4 <X> T_11_9.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 152)  (575 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 152)  (576 152)  routing T_11_9.lc_trk_g0_7 <X> T_11_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 152)  (578 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 152)  (580 152)  routing T_11_9.lc_trk_g1_2 <X> T_11_9.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 152)  (581 152)  routing T_11_9.lc_trk_g2_6 <X> T_11_9.input_2_4
 (37 8)  (583 152)  (583 152)  LC_4 Logic Functioning bit
 (39 8)  (585 152)  (585 152)  LC_4 Logic Functioning bit
 (40 8)  (586 152)  (586 152)  LC_4 Logic Functioning bit
 (41 8)  (587 152)  (587 152)  LC_4 Logic Functioning bit
 (42 8)  (588 152)  (588 152)  LC_4 Logic Functioning bit
 (13 9)  (559 153)  (559 153)  routing T_11_9.sp4_v_t_38 <X> T_11_9.sp4_h_r_8
 (29 9)  (575 153)  (575 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 153)  (576 153)  routing T_11_9.lc_trk_g0_7 <X> T_11_9.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 153)  (577 153)  routing T_11_9.lc_trk_g1_2 <X> T_11_9.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 153)  (578 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (579 153)  (579 153)  routing T_11_9.lc_trk_g2_6 <X> T_11_9.input_2_4
 (35 9)  (581 153)  (581 153)  routing T_11_9.lc_trk_g2_6 <X> T_11_9.input_2_4
 (38 9)  (584 153)  (584 153)  LC_4 Logic Functioning bit
 (40 9)  (586 153)  (586 153)  LC_4 Logic Functioning bit
 (41 9)  (587 153)  (587 153)  LC_4 Logic Functioning bit
 (42 9)  (588 153)  (588 153)  LC_4 Logic Functioning bit
 (48 9)  (594 153)  (594 153)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (6 10)  (552 154)  (552 154)  routing T_11_9.sp4_h_l_36 <X> T_11_9.sp4_v_t_43
 (13 10)  (559 154)  (559 154)  routing T_11_9.sp4_v_b_8 <X> T_11_9.sp4_v_t_45
 (21 10)  (567 154)  (567 154)  routing T_11_9.sp4_h_l_34 <X> T_11_9.lc_trk_g2_7
 (22 10)  (568 154)  (568 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (569 154)  (569 154)  routing T_11_9.sp4_h_l_34 <X> T_11_9.lc_trk_g2_7
 (24 10)  (570 154)  (570 154)  routing T_11_9.sp4_h_l_34 <X> T_11_9.lc_trk_g2_7
 (25 10)  (571 154)  (571 154)  routing T_11_9.sp4_h_r_46 <X> T_11_9.lc_trk_g2_6
 (11 11)  (557 155)  (557 155)  routing T_11_9.sp4_h_r_8 <X> T_11_9.sp4_h_l_45
 (21 11)  (567 155)  (567 155)  routing T_11_9.sp4_h_l_34 <X> T_11_9.lc_trk_g2_7
 (22 11)  (568 155)  (568 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (569 155)  (569 155)  routing T_11_9.sp4_h_r_46 <X> T_11_9.lc_trk_g2_6
 (24 11)  (570 155)  (570 155)  routing T_11_9.sp4_h_r_46 <X> T_11_9.lc_trk_g2_6
 (25 11)  (571 155)  (571 155)  routing T_11_9.sp4_h_r_46 <X> T_11_9.lc_trk_g2_6
 (7 12)  (553 156)  (553 156)  Column buffer control bit: LH_colbuf_cntl_5

 (21 12)  (567 156)  (567 156)  routing T_11_9.sp4_h_r_43 <X> T_11_9.lc_trk_g3_3
 (22 12)  (568 156)  (568 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (569 156)  (569 156)  routing T_11_9.sp4_h_r_43 <X> T_11_9.lc_trk_g3_3
 (24 12)  (570 156)  (570 156)  routing T_11_9.sp4_h_r_43 <X> T_11_9.lc_trk_g3_3
 (7 13)  (553 157)  (553 157)  Column buffer control bit: LH_colbuf_cntl_4

 (14 13)  (560 157)  (560 157)  routing T_11_9.sp4_r_v_b_40 <X> T_11_9.lc_trk_g3_0
 (17 13)  (563 157)  (563 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (567 157)  (567 157)  routing T_11_9.sp4_h_r_43 <X> T_11_9.lc_trk_g3_3
 (4 14)  (550 158)  (550 158)  routing T_11_9.sp4_h_r_3 <X> T_11_9.sp4_v_t_44
 (6 14)  (552 158)  (552 158)  routing T_11_9.sp4_h_r_3 <X> T_11_9.sp4_v_t_44
 (7 14)  (553 158)  (553 158)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (561 158)  (561 158)  routing T_11_9.sp4_h_l_24 <X> T_11_9.lc_trk_g3_5
 (16 14)  (562 158)  (562 158)  routing T_11_9.sp4_h_l_24 <X> T_11_9.lc_trk_g3_5
 (17 14)  (563 158)  (563 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (564 158)  (564 158)  routing T_11_9.sp4_h_l_24 <X> T_11_9.lc_trk_g3_5
 (27 14)  (573 158)  (573 158)  routing T_11_9.lc_trk_g3_5 <X> T_11_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 158)  (574 158)  routing T_11_9.lc_trk_g3_5 <X> T_11_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 158)  (575 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 158)  (576 158)  routing T_11_9.lc_trk_g3_5 <X> T_11_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 158)  (578 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 158)  (579 158)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 158)  (580 158)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 158)  (581 158)  routing T_11_9.lc_trk_g2_7 <X> T_11_9.input_2_7
 (36 14)  (582 158)  (582 158)  LC_7 Logic Functioning bit
 (47 14)  (593 158)  (593 158)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (5 15)  (551 159)  (551 159)  routing T_11_9.sp4_h_r_3 <X> T_11_9.sp4_v_t_44
 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6

 (27 15)  (573 159)  (573 159)  routing T_11_9.lc_trk_g3_0 <X> T_11_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 159)  (574 159)  routing T_11_9.lc_trk_g3_0 <X> T_11_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 159)  (575 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 159)  (577 159)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 159)  (578 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (579 159)  (579 159)  routing T_11_9.lc_trk_g2_7 <X> T_11_9.input_2_7
 (35 15)  (581 159)  (581 159)  routing T_11_9.lc_trk_g2_7 <X> T_11_9.input_2_7


LogicTile_12_9

 (5 0)  (605 144)  (605 144)  routing T_12_9.sp4_v_b_6 <X> T_12_9.sp4_h_r_0
 (15 0)  (615 144)  (615 144)  routing T_12_9.sp4_h_r_1 <X> T_12_9.lc_trk_g0_1
 (16 0)  (616 144)  (616 144)  routing T_12_9.sp4_h_r_1 <X> T_12_9.lc_trk_g0_1
 (17 0)  (617 144)  (617 144)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (621 144)  (621 144)  routing T_12_9.sp4_h_r_11 <X> T_12_9.lc_trk_g0_3
 (22 0)  (622 144)  (622 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (623 144)  (623 144)  routing T_12_9.sp4_h_r_11 <X> T_12_9.lc_trk_g0_3
 (24 0)  (624 144)  (624 144)  routing T_12_9.sp4_h_r_11 <X> T_12_9.lc_trk_g0_3
 (26 0)  (626 144)  (626 144)  routing T_12_9.lc_trk_g1_7 <X> T_12_9.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 144)  (629 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 144)  (631 144)  routing T_12_9.lc_trk_g2_5 <X> T_12_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 144)  (632 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 144)  (633 144)  routing T_12_9.lc_trk_g2_5 <X> T_12_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 144)  (635 144)  routing T_12_9.lc_trk_g1_5 <X> T_12_9.input_2_0
 (37 0)  (637 144)  (637 144)  LC_0 Logic Functioning bit
 (39 0)  (639 144)  (639 144)  LC_0 Logic Functioning bit
 (40 0)  (640 144)  (640 144)  LC_0 Logic Functioning bit
 (41 0)  (641 144)  (641 144)  LC_0 Logic Functioning bit
 (42 0)  (642 144)  (642 144)  LC_0 Logic Functioning bit
 (4 1)  (604 145)  (604 145)  routing T_12_9.sp4_v_b_6 <X> T_12_9.sp4_h_r_0
 (6 1)  (606 145)  (606 145)  routing T_12_9.sp4_v_b_6 <X> T_12_9.sp4_h_r_0
 (18 1)  (618 145)  (618 145)  routing T_12_9.sp4_h_r_1 <X> T_12_9.lc_trk_g0_1
 (26 1)  (626 145)  (626 145)  routing T_12_9.lc_trk_g1_7 <X> T_12_9.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 145)  (627 145)  routing T_12_9.lc_trk_g1_7 <X> T_12_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 145)  (629 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 145)  (632 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (634 145)  (634 145)  routing T_12_9.lc_trk_g1_5 <X> T_12_9.input_2_0
 (38 1)  (638 145)  (638 145)  LC_0 Logic Functioning bit
 (40 1)  (640 145)  (640 145)  LC_0 Logic Functioning bit
 (41 1)  (641 145)  (641 145)  LC_0 Logic Functioning bit
 (42 1)  (642 145)  (642 145)  LC_0 Logic Functioning bit
 (1 2)  (601 146)  (601 146)  routing T_12_9.glb_netwk_5 <X> T_12_9.wire_logic_cluster/lc_7/clk
 (2 2)  (602 146)  (602 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (605 146)  (605 146)  routing T_12_9.sp4_v_t_43 <X> T_12_9.sp4_h_l_37
 (15 2)  (615 146)  (615 146)  routing T_12_9.sp4_h_r_21 <X> T_12_9.lc_trk_g0_5
 (16 2)  (616 146)  (616 146)  routing T_12_9.sp4_h_r_21 <X> T_12_9.lc_trk_g0_5
 (17 2)  (617 146)  (617 146)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (618 146)  (618 146)  routing T_12_9.sp4_h_r_21 <X> T_12_9.lc_trk_g0_5
 (31 2)  (631 146)  (631 146)  routing T_12_9.lc_trk_g2_4 <X> T_12_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 146)  (632 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 146)  (633 146)  routing T_12_9.lc_trk_g2_4 <X> T_12_9.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 146)  (637 146)  LC_1 Logic Functioning bit
 (42 2)  (642 146)  (642 146)  LC_1 Logic Functioning bit
 (43 2)  (643 146)  (643 146)  LC_1 Logic Functioning bit
 (50 2)  (650 146)  (650 146)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (600 147)  (600 147)  routing T_12_9.glb_netwk_5 <X> T_12_9.wire_logic_cluster/lc_7/clk
 (4 3)  (604 147)  (604 147)  routing T_12_9.sp4_v_t_43 <X> T_12_9.sp4_h_l_37
 (6 3)  (606 147)  (606 147)  routing T_12_9.sp4_v_t_43 <X> T_12_9.sp4_h_l_37
 (8 3)  (608 147)  (608 147)  routing T_12_9.sp4_h_r_1 <X> T_12_9.sp4_v_t_36
 (9 3)  (609 147)  (609 147)  routing T_12_9.sp4_h_r_1 <X> T_12_9.sp4_v_t_36
 (18 3)  (618 147)  (618 147)  routing T_12_9.sp4_h_r_21 <X> T_12_9.lc_trk_g0_5
 (26 3)  (626 147)  (626 147)  routing T_12_9.lc_trk_g0_3 <X> T_12_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 147)  (629 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (636 147)  (636 147)  LC_1 Logic Functioning bit
 (42 3)  (642 147)  (642 147)  LC_1 Logic Functioning bit
 (43 3)  (643 147)  (643 147)  LC_1 Logic Functioning bit
 (0 4)  (600 148)  (600 148)  routing T_12_9.glb_netwk_7 <X> T_12_9.wire_logic_cluster/lc_7/cen
 (1 4)  (601 148)  (601 148)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (5 4)  (605 148)  (605 148)  routing T_12_9.sp4_v_t_38 <X> T_12_9.sp4_h_r_3
 (9 4)  (609 148)  (609 148)  routing T_12_9.sp4_h_l_36 <X> T_12_9.sp4_h_r_4
 (10 4)  (610 148)  (610 148)  routing T_12_9.sp4_h_l_36 <X> T_12_9.sp4_h_r_4
 (21 4)  (621 148)  (621 148)  routing T_12_9.sp4_v_b_11 <X> T_12_9.lc_trk_g1_3
 (22 4)  (622 148)  (622 148)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (623 148)  (623 148)  routing T_12_9.sp4_v_b_11 <X> T_12_9.lc_trk_g1_3
 (26 4)  (626 148)  (626 148)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 148)  (629 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 148)  (630 148)  routing T_12_9.lc_trk_g0_5 <X> T_12_9.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 148)  (632 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 148)  (633 148)  routing T_12_9.lc_trk_g2_3 <X> T_12_9.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 148)  (635 148)  routing T_12_9.lc_trk_g2_6 <X> T_12_9.input_2_2
 (37 4)  (637 148)  (637 148)  LC_2 Logic Functioning bit
 (39 4)  (639 148)  (639 148)  LC_2 Logic Functioning bit
 (40 4)  (640 148)  (640 148)  LC_2 Logic Functioning bit
 (41 4)  (641 148)  (641 148)  LC_2 Logic Functioning bit
 (42 4)  (642 148)  (642 148)  LC_2 Logic Functioning bit
 (0 5)  (600 149)  (600 149)  routing T_12_9.glb_netwk_7 <X> T_12_9.wire_logic_cluster/lc_7/cen
 (21 5)  (621 149)  (621 149)  routing T_12_9.sp4_v_b_11 <X> T_12_9.lc_trk_g1_3
 (27 5)  (627 149)  (627 149)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 149)  (628 149)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 149)  (629 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 149)  (631 149)  routing T_12_9.lc_trk_g2_3 <X> T_12_9.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 149)  (632 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (633 149)  (633 149)  routing T_12_9.lc_trk_g2_6 <X> T_12_9.input_2_2
 (35 5)  (635 149)  (635 149)  routing T_12_9.lc_trk_g2_6 <X> T_12_9.input_2_2
 (38 5)  (638 149)  (638 149)  LC_2 Logic Functioning bit
 (40 5)  (640 149)  (640 149)  LC_2 Logic Functioning bit
 (41 5)  (641 149)  (641 149)  LC_2 Logic Functioning bit
 (42 5)  (642 149)  (642 149)  LC_2 Logic Functioning bit
 (11 6)  (611 150)  (611 150)  routing T_12_9.sp4_h_r_11 <X> T_12_9.sp4_v_t_40
 (13 6)  (613 150)  (613 150)  routing T_12_9.sp4_h_r_11 <X> T_12_9.sp4_v_t_40
 (16 6)  (616 150)  (616 150)  routing T_12_9.sp4_v_b_5 <X> T_12_9.lc_trk_g1_5
 (17 6)  (617 150)  (617 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (618 150)  (618 150)  routing T_12_9.sp4_v_b_5 <X> T_12_9.lc_trk_g1_5
 (21 6)  (621 150)  (621 150)  routing T_12_9.sp4_v_b_7 <X> T_12_9.lc_trk_g1_7
 (22 6)  (622 150)  (622 150)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (623 150)  (623 150)  routing T_12_9.sp4_v_b_7 <X> T_12_9.lc_trk_g1_7
 (26 6)  (626 150)  (626 150)  routing T_12_9.lc_trk_g2_7 <X> T_12_9.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 150)  (627 150)  routing T_12_9.lc_trk_g1_3 <X> T_12_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 150)  (629 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 150)  (632 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 150)  (633 150)  routing T_12_9.lc_trk_g2_0 <X> T_12_9.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 150)  (637 150)  LC_3 Logic Functioning bit
 (42 6)  (642 150)  (642 150)  LC_3 Logic Functioning bit
 (50 6)  (650 150)  (650 150)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (603 151)  (603 151)  routing T_12_9.sp12_h_l_23 <X> T_12_9.sp12_v_t_23
 (12 7)  (612 151)  (612 151)  routing T_12_9.sp4_h_r_11 <X> T_12_9.sp4_v_t_40
 (14 7)  (614 151)  (614 151)  routing T_12_9.sp4_r_v_b_28 <X> T_12_9.lc_trk_g1_4
 (17 7)  (617 151)  (617 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 7)  (626 151)  (626 151)  routing T_12_9.lc_trk_g2_7 <X> T_12_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 151)  (628 151)  routing T_12_9.lc_trk_g2_7 <X> T_12_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 151)  (629 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 151)  (630 151)  routing T_12_9.lc_trk_g1_3 <X> T_12_9.wire_logic_cluster/lc_3/in_1
 (43 7)  (643 151)  (643 151)  LC_3 Logic Functioning bit
 (7 8)  (607 152)  (607 152)  Column buffer control bit: LH_colbuf_cntl_1

 (10 8)  (610 152)  (610 152)  routing T_12_9.sp4_v_t_39 <X> T_12_9.sp4_h_r_7
 (12 8)  (612 152)  (612 152)  routing T_12_9.sp4_v_t_45 <X> T_12_9.sp4_h_r_8
 (14 8)  (614 152)  (614 152)  routing T_12_9.sp4_h_l_21 <X> T_12_9.lc_trk_g2_0
 (17 8)  (617 152)  (617 152)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 152)  (618 152)  routing T_12_9.wire_logic_cluster/lc_1/out <X> T_12_9.lc_trk_g2_1
 (22 8)  (622 152)  (622 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (623 152)  (623 152)  routing T_12_9.sp4_h_r_27 <X> T_12_9.lc_trk_g2_3
 (24 8)  (624 152)  (624 152)  routing T_12_9.sp4_h_r_27 <X> T_12_9.lc_trk_g2_3
 (25 8)  (625 152)  (625 152)  routing T_12_9.sp4_h_r_34 <X> T_12_9.lc_trk_g2_2
 (27 8)  (627 152)  (627 152)  routing T_12_9.lc_trk_g1_4 <X> T_12_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 152)  (629 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 152)  (630 152)  routing T_12_9.lc_trk_g1_4 <X> T_12_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 152)  (632 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 152)  (633 152)  routing T_12_9.lc_trk_g2_1 <X> T_12_9.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 152)  (637 152)  LC_4 Logic Functioning bit
 (38 8)  (638 152)  (638 152)  LC_4 Logic Functioning bit
 (39 8)  (639 152)  (639 152)  LC_4 Logic Functioning bit
 (40 8)  (640 152)  (640 152)  LC_4 Logic Functioning bit
 (41 8)  (641 152)  (641 152)  LC_4 Logic Functioning bit
 (42 8)  (642 152)  (642 152)  LC_4 Logic Functioning bit
 (43 8)  (643 152)  (643 152)  LC_4 Logic Functioning bit
 (45 8)  (645 152)  (645 152)  LC_4 Logic Functioning bit
 (47 8)  (647 152)  (647 152)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (650 152)  (650 152)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (653 152)  (653 152)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (15 9)  (615 153)  (615 153)  routing T_12_9.sp4_h_l_21 <X> T_12_9.lc_trk_g2_0
 (16 9)  (616 153)  (616 153)  routing T_12_9.sp4_h_l_21 <X> T_12_9.lc_trk_g2_0
 (17 9)  (617 153)  (617 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (621 153)  (621 153)  routing T_12_9.sp4_h_r_27 <X> T_12_9.lc_trk_g2_3
 (22 9)  (622 153)  (622 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (623 153)  (623 153)  routing T_12_9.sp4_h_r_34 <X> T_12_9.lc_trk_g2_2
 (24 9)  (624 153)  (624 153)  routing T_12_9.sp4_h_r_34 <X> T_12_9.lc_trk_g2_2
 (26 9)  (626 153)  (626 153)  routing T_12_9.lc_trk_g2_2 <X> T_12_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 153)  (628 153)  routing T_12_9.lc_trk_g2_2 <X> T_12_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 153)  (629 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 153)  (636 153)  LC_4 Logic Functioning bit
 (37 9)  (637 153)  (637 153)  LC_4 Logic Functioning bit
 (38 9)  (638 153)  (638 153)  LC_4 Logic Functioning bit
 (39 9)  (639 153)  (639 153)  LC_4 Logic Functioning bit
 (40 9)  (640 153)  (640 153)  LC_4 Logic Functioning bit
 (41 9)  (641 153)  (641 153)  LC_4 Logic Functioning bit
 (42 9)  (642 153)  (642 153)  LC_4 Logic Functioning bit
 (43 9)  (643 153)  (643 153)  LC_4 Logic Functioning bit
 (45 9)  (645 153)  (645 153)  LC_4 Logic Functioning bit
 (51 9)  (651 153)  (651 153)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (3 10)  (603 154)  (603 154)  routing T_12_9.sp12_h_r_1 <X> T_12_9.sp12_h_l_22
 (5 10)  (605 154)  (605 154)  routing T_12_9.sp4_v_t_37 <X> T_12_9.sp4_h_l_43
 (15 10)  (615 154)  (615 154)  routing T_12_9.sp4_h_r_45 <X> T_12_9.lc_trk_g2_5
 (16 10)  (616 154)  (616 154)  routing T_12_9.sp4_h_r_45 <X> T_12_9.lc_trk_g2_5
 (17 10)  (617 154)  (617 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (618 154)  (618 154)  routing T_12_9.sp4_h_r_45 <X> T_12_9.lc_trk_g2_5
 (22 10)  (622 154)  (622 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (623 154)  (623 154)  routing T_12_9.sp4_v_b_47 <X> T_12_9.lc_trk_g2_7
 (24 10)  (624 154)  (624 154)  routing T_12_9.sp4_v_b_47 <X> T_12_9.lc_trk_g2_7
 (26 10)  (626 154)  (626 154)  routing T_12_9.lc_trk_g3_6 <X> T_12_9.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 154)  (628 154)  routing T_12_9.lc_trk_g2_6 <X> T_12_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 154)  (629 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 154)  (630 154)  routing T_12_9.lc_trk_g2_6 <X> T_12_9.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 154)  (631 154)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 154)  (632 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 154)  (633 154)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 154)  (634 154)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 154)  (635 154)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.input_2_5
 (37 10)  (637 154)  (637 154)  LC_5 Logic Functioning bit
 (39 10)  (639 154)  (639 154)  LC_5 Logic Functioning bit
 (40 10)  (640 154)  (640 154)  LC_5 Logic Functioning bit
 (41 10)  (641 154)  (641 154)  LC_5 Logic Functioning bit
 (42 10)  (642 154)  (642 154)  LC_5 Logic Functioning bit
 (3 11)  (603 155)  (603 155)  routing T_12_9.sp12_h_r_1 <X> T_12_9.sp12_h_l_22
 (4 11)  (604 155)  (604 155)  routing T_12_9.sp4_v_t_37 <X> T_12_9.sp4_h_l_43
 (6 11)  (606 155)  (606 155)  routing T_12_9.sp4_v_t_37 <X> T_12_9.sp4_h_l_43
 (10 11)  (610 155)  (610 155)  routing T_12_9.sp4_h_l_39 <X> T_12_9.sp4_v_t_42
 (15 11)  (615 155)  (615 155)  routing T_12_9.sp4_v_t_33 <X> T_12_9.lc_trk_g2_4
 (16 11)  (616 155)  (616 155)  routing T_12_9.sp4_v_t_33 <X> T_12_9.lc_trk_g2_4
 (17 11)  (617 155)  (617 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (618 155)  (618 155)  routing T_12_9.sp4_h_r_45 <X> T_12_9.lc_trk_g2_5
 (22 11)  (622 155)  (622 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (626 155)  (626 155)  routing T_12_9.lc_trk_g3_6 <X> T_12_9.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 155)  (627 155)  routing T_12_9.lc_trk_g3_6 <X> T_12_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 155)  (628 155)  routing T_12_9.lc_trk_g3_6 <X> T_12_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 155)  (629 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 155)  (630 155)  routing T_12_9.lc_trk_g2_6 <X> T_12_9.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 155)  (632 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (633 155)  (633 155)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.input_2_5
 (34 11)  (634 155)  (634 155)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.input_2_5
 (38 11)  (638 155)  (638 155)  LC_5 Logic Functioning bit
 (40 11)  (640 155)  (640 155)  LC_5 Logic Functioning bit
 (41 11)  (641 155)  (641 155)  LC_5 Logic Functioning bit
 (42 11)  (642 155)  (642 155)  LC_5 Logic Functioning bit
 (7 12)  (607 156)  (607 156)  Column buffer control bit: LH_colbuf_cntl_5

 (13 12)  (613 156)  (613 156)  routing T_12_9.sp4_h_l_46 <X> T_12_9.sp4_v_b_11
 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (12 13)  (612 157)  (612 157)  routing T_12_9.sp4_h_l_46 <X> T_12_9.sp4_v_b_11
 (19 13)  (619 157)  (619 157)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (600 158)  (600 158)  routing T_12_9.glb_netwk_6 <X> T_12_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 158)  (601 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (603 158)  (603 158)  routing T_12_9.sp12_h_r_1 <X> T_12_9.sp12_v_t_22
 (6 14)  (606 158)  (606 158)  routing T_12_9.sp4_h_l_41 <X> T_12_9.sp4_v_t_44
 (7 14)  (607 158)  (607 158)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (614 158)  (614 158)  routing T_12_9.wire_logic_cluster/lc_4/out <X> T_12_9.lc_trk_g3_4
 (16 14)  (616 158)  (616 158)  routing T_12_9.sp12_v_b_21 <X> T_12_9.lc_trk_g3_5
 (17 14)  (617 158)  (617 158)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (25 14)  (625 158)  (625 158)  routing T_12_9.sp4_h_r_46 <X> T_12_9.lc_trk_g3_6
 (0 15)  (600 159)  (600 159)  routing T_12_9.glb_netwk_6 <X> T_12_9.wire_logic_cluster/lc_7/s_r
 (3 15)  (603 159)  (603 159)  routing T_12_9.sp12_h_r_1 <X> T_12_9.sp12_v_t_22
 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (617 159)  (617 159)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (618 159)  (618 159)  routing T_12_9.sp12_v_b_21 <X> T_12_9.lc_trk_g3_5
 (19 15)  (619 159)  (619 159)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (622 159)  (622 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (623 159)  (623 159)  routing T_12_9.sp4_h_r_46 <X> T_12_9.lc_trk_g3_6
 (24 15)  (624 159)  (624 159)  routing T_12_9.sp4_h_r_46 <X> T_12_9.lc_trk_g3_6
 (25 15)  (625 159)  (625 159)  routing T_12_9.sp4_h_r_46 <X> T_12_9.lc_trk_g3_6


LogicTile_13_9

 (14 0)  (668 144)  (668 144)  routing T_13_9.wire_logic_cluster/lc_0/out <X> T_13_9.lc_trk_g0_0
 (22 0)  (676 144)  (676 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (677 144)  (677 144)  routing T_13_9.sp4_h_r_3 <X> T_13_9.lc_trk_g0_3
 (24 0)  (678 144)  (678 144)  routing T_13_9.sp4_h_r_3 <X> T_13_9.lc_trk_g0_3
 (28 0)  (682 144)  (682 144)  routing T_13_9.lc_trk_g2_7 <X> T_13_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 144)  (683 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 144)  (684 144)  routing T_13_9.lc_trk_g2_7 <X> T_13_9.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 144)  (686 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 144)  (688 144)  routing T_13_9.lc_trk_g1_2 <X> T_13_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 144)  (689 144)  routing T_13_9.lc_trk_g3_7 <X> T_13_9.input_2_0
 (39 0)  (693 144)  (693 144)  LC_0 Logic Functioning bit
 (40 0)  (694 144)  (694 144)  LC_0 Logic Functioning bit
 (42 0)  (696 144)  (696 144)  LC_0 Logic Functioning bit
 (17 1)  (671 145)  (671 145)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (675 145)  (675 145)  routing T_13_9.sp4_h_r_3 <X> T_13_9.lc_trk_g0_3
 (28 1)  (682 145)  (682 145)  routing T_13_9.lc_trk_g2_0 <X> T_13_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 145)  (683 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 145)  (684 145)  routing T_13_9.lc_trk_g2_7 <X> T_13_9.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 145)  (685 145)  routing T_13_9.lc_trk_g1_2 <X> T_13_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 145)  (686 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (687 145)  (687 145)  routing T_13_9.lc_trk_g3_7 <X> T_13_9.input_2_0
 (34 1)  (688 145)  (688 145)  routing T_13_9.lc_trk_g3_7 <X> T_13_9.input_2_0
 (35 1)  (689 145)  (689 145)  routing T_13_9.lc_trk_g3_7 <X> T_13_9.input_2_0
 (38 1)  (692 145)  (692 145)  LC_0 Logic Functioning bit
 (39 1)  (693 145)  (693 145)  LC_0 Logic Functioning bit
 (40 1)  (694 145)  (694 145)  LC_0 Logic Functioning bit
 (41 1)  (695 145)  (695 145)  LC_0 Logic Functioning bit
 (42 1)  (696 145)  (696 145)  LC_0 Logic Functioning bit
 (43 1)  (697 145)  (697 145)  LC_0 Logic Functioning bit
 (1 2)  (655 146)  (655 146)  routing T_13_9.glb_netwk_5 <X> T_13_9.wire_logic_cluster/lc_7/clk
 (2 2)  (656 146)  (656 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (668 146)  (668 146)  routing T_13_9.sp4_h_l_1 <X> T_13_9.lc_trk_g0_4
 (15 2)  (669 146)  (669 146)  routing T_13_9.sp4_v_b_21 <X> T_13_9.lc_trk_g0_5
 (16 2)  (670 146)  (670 146)  routing T_13_9.sp4_v_b_21 <X> T_13_9.lc_trk_g0_5
 (17 2)  (671 146)  (671 146)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (680 146)  (680 146)  routing T_13_9.lc_trk_g2_5 <X> T_13_9.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 146)  (683 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 146)  (684 146)  routing T_13_9.lc_trk_g0_4 <X> T_13_9.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 146)  (686 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 146)  (688 146)  routing T_13_9.lc_trk_g1_3 <X> T_13_9.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 146)  (689 146)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.input_2_1
 (37 2)  (691 146)  (691 146)  LC_1 Logic Functioning bit
 (39 2)  (693 146)  (693 146)  LC_1 Logic Functioning bit
 (40 2)  (694 146)  (694 146)  LC_1 Logic Functioning bit
 (41 2)  (695 146)  (695 146)  LC_1 Logic Functioning bit
 (42 2)  (696 146)  (696 146)  LC_1 Logic Functioning bit
 (0 3)  (654 147)  (654 147)  routing T_13_9.glb_netwk_5 <X> T_13_9.wire_logic_cluster/lc_7/clk
 (8 3)  (662 147)  (662 147)  routing T_13_9.sp4_h_r_1 <X> T_13_9.sp4_v_t_36
 (9 3)  (663 147)  (663 147)  routing T_13_9.sp4_h_r_1 <X> T_13_9.sp4_v_t_36
 (11 3)  (665 147)  (665 147)  routing T_13_9.sp4_h_r_6 <X> T_13_9.sp4_h_l_39
 (13 3)  (667 147)  (667 147)  routing T_13_9.sp4_h_r_6 <X> T_13_9.sp4_h_l_39
 (15 3)  (669 147)  (669 147)  routing T_13_9.sp4_h_l_1 <X> T_13_9.lc_trk_g0_4
 (16 3)  (670 147)  (670 147)  routing T_13_9.sp4_h_l_1 <X> T_13_9.lc_trk_g0_4
 (17 3)  (671 147)  (671 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (28 3)  (682 147)  (682 147)  routing T_13_9.lc_trk_g2_5 <X> T_13_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 147)  (683 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 147)  (685 147)  routing T_13_9.lc_trk_g1_3 <X> T_13_9.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 147)  (686 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (687 147)  (687 147)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.input_2_1
 (34 3)  (688 147)  (688 147)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.input_2_1
 (35 3)  (689 147)  (689 147)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.input_2_1
 (38 3)  (692 147)  (692 147)  LC_1 Logic Functioning bit
 (40 3)  (694 147)  (694 147)  LC_1 Logic Functioning bit
 (41 3)  (695 147)  (695 147)  LC_1 Logic Functioning bit
 (42 3)  (696 147)  (696 147)  LC_1 Logic Functioning bit
 (0 4)  (654 148)  (654 148)  routing T_13_9.glb_netwk_7 <X> T_13_9.wire_logic_cluster/lc_7/cen
 (1 4)  (655 148)  (655 148)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (21 4)  (675 148)  (675 148)  routing T_13_9.sp4_h_r_11 <X> T_13_9.lc_trk_g1_3
 (22 4)  (676 148)  (676 148)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (677 148)  (677 148)  routing T_13_9.sp4_h_r_11 <X> T_13_9.lc_trk_g1_3
 (24 4)  (678 148)  (678 148)  routing T_13_9.sp4_h_r_11 <X> T_13_9.lc_trk_g1_3
 (28 4)  (682 148)  (682 148)  routing T_13_9.lc_trk_g2_1 <X> T_13_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 148)  (683 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 148)  (685 148)  routing T_13_9.lc_trk_g1_6 <X> T_13_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 148)  (686 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 148)  (688 148)  routing T_13_9.lc_trk_g1_6 <X> T_13_9.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 148)  (691 148)  LC_2 Logic Functioning bit
 (42 4)  (696 148)  (696 148)  LC_2 Logic Functioning bit
 (43 4)  (697 148)  (697 148)  LC_2 Logic Functioning bit
 (50 4)  (704 148)  (704 148)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (654 149)  (654 149)  routing T_13_9.glb_netwk_7 <X> T_13_9.wire_logic_cluster/lc_7/cen
 (22 5)  (676 149)  (676 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (679 149)  (679 149)  routing T_13_9.sp4_r_v_b_26 <X> T_13_9.lc_trk_g1_2
 (31 5)  (685 149)  (685 149)  routing T_13_9.lc_trk_g1_6 <X> T_13_9.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 149)  (691 149)  LC_2 Logic Functioning bit
 (42 5)  (696 149)  (696 149)  LC_2 Logic Functioning bit
 (43 5)  (697 149)  (697 149)  LC_2 Logic Functioning bit
 (25 6)  (679 150)  (679 150)  routing T_13_9.sp4_h_l_11 <X> T_13_9.lc_trk_g1_6
 (29 6)  (683 150)  (683 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 150)  (685 150)  routing T_13_9.lc_trk_g2_4 <X> T_13_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 150)  (686 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 150)  (687 150)  routing T_13_9.lc_trk_g2_4 <X> T_13_9.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 150)  (691 150)  LC_3 Logic Functioning bit
 (38 6)  (692 150)  (692 150)  LC_3 Logic Functioning bit
 (39 6)  (693 150)  (693 150)  LC_3 Logic Functioning bit
 (40 6)  (694 150)  (694 150)  LC_3 Logic Functioning bit
 (41 6)  (695 150)  (695 150)  LC_3 Logic Functioning bit
 (42 6)  (696 150)  (696 150)  LC_3 Logic Functioning bit
 (43 6)  (697 150)  (697 150)  LC_3 Logic Functioning bit
 (45 6)  (699 150)  (699 150)  LC_3 Logic Functioning bit
 (50 6)  (704 150)  (704 150)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (705 150)  (705 150)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (676 151)  (676 151)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (677 151)  (677 151)  routing T_13_9.sp4_h_l_11 <X> T_13_9.lc_trk_g1_6
 (24 7)  (678 151)  (678 151)  routing T_13_9.sp4_h_l_11 <X> T_13_9.lc_trk_g1_6
 (25 7)  (679 151)  (679 151)  routing T_13_9.sp4_h_l_11 <X> T_13_9.lc_trk_g1_6
 (26 7)  (680 151)  (680 151)  routing T_13_9.lc_trk_g0_3 <X> T_13_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 151)  (683 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 151)  (690 151)  LC_3 Logic Functioning bit
 (37 7)  (691 151)  (691 151)  LC_3 Logic Functioning bit
 (38 7)  (692 151)  (692 151)  LC_3 Logic Functioning bit
 (39 7)  (693 151)  (693 151)  LC_3 Logic Functioning bit
 (40 7)  (694 151)  (694 151)  LC_3 Logic Functioning bit
 (41 7)  (695 151)  (695 151)  LC_3 Logic Functioning bit
 (42 7)  (696 151)  (696 151)  LC_3 Logic Functioning bit
 (43 7)  (697 151)  (697 151)  LC_3 Logic Functioning bit
 (45 7)  (699 151)  (699 151)  LC_3 Logic Functioning bit
 (46 7)  (700 151)  (700 151)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (8 8)  (662 152)  (662 152)  routing T_13_9.sp4_h_l_42 <X> T_13_9.sp4_h_r_7
 (15 8)  (669 152)  (669 152)  routing T_13_9.sp4_h_r_41 <X> T_13_9.lc_trk_g2_1
 (16 8)  (670 152)  (670 152)  routing T_13_9.sp4_h_r_41 <X> T_13_9.lc_trk_g2_1
 (17 8)  (671 152)  (671 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (672 152)  (672 152)  routing T_13_9.sp4_h_r_41 <X> T_13_9.lc_trk_g2_1
 (26 8)  (680 152)  (680 152)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 152)  (683 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 152)  (684 152)  routing T_13_9.lc_trk_g0_5 <X> T_13_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 152)  (686 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 152)  (687 152)  routing T_13_9.lc_trk_g3_0 <X> T_13_9.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 152)  (688 152)  routing T_13_9.lc_trk_g3_0 <X> T_13_9.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 152)  (691 152)  LC_4 Logic Functioning bit
 (39 8)  (693 152)  (693 152)  LC_4 Logic Functioning bit
 (16 9)  (670 153)  (670 153)  routing T_13_9.sp12_v_b_8 <X> T_13_9.lc_trk_g2_0
 (17 9)  (671 153)  (671 153)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (672 153)  (672 153)  routing T_13_9.sp4_h_r_41 <X> T_13_9.lc_trk_g2_1
 (22 9)  (676 153)  (676 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (679 153)  (679 153)  routing T_13_9.sp4_r_v_b_34 <X> T_13_9.lc_trk_g2_2
 (27 9)  (681 153)  (681 153)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 153)  (682 153)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 153)  (683 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 153)  (686 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (687 153)  (687 153)  routing T_13_9.lc_trk_g2_2 <X> T_13_9.input_2_4
 (35 9)  (689 153)  (689 153)  routing T_13_9.lc_trk_g2_2 <X> T_13_9.input_2_4
 (38 9)  (692 153)  (692 153)  LC_4 Logic Functioning bit
 (12 10)  (666 154)  (666 154)  routing T_13_9.sp4_v_t_39 <X> T_13_9.sp4_h_l_45
 (14 10)  (668 154)  (668 154)  routing T_13_9.wire_logic_cluster/lc_4/out <X> T_13_9.lc_trk_g2_4
 (16 10)  (670 154)  (670 154)  routing T_13_9.sp12_v_t_10 <X> T_13_9.lc_trk_g2_5
 (17 10)  (671 154)  (671 154)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (22 10)  (676 154)  (676 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (677 154)  (677 154)  routing T_13_9.sp4_v_b_47 <X> T_13_9.lc_trk_g2_7
 (24 10)  (678 154)  (678 154)  routing T_13_9.sp4_v_b_47 <X> T_13_9.lc_trk_g2_7
 (11 11)  (665 155)  (665 155)  routing T_13_9.sp4_v_t_39 <X> T_13_9.sp4_h_l_45
 (13 11)  (667 155)  (667 155)  routing T_13_9.sp4_v_t_39 <X> T_13_9.sp4_h_l_45
 (17 11)  (671 155)  (671 155)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (7 12)  (661 156)  (661 156)  Column buffer control bit: LH_colbuf_cntl_5

 (8 12)  (662 156)  (662 156)  routing T_13_9.sp4_h_l_47 <X> T_13_9.sp4_h_r_10
 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (14 13)  (668 157)  (668 157)  routing T_13_9.sp4_h_r_24 <X> T_13_9.lc_trk_g3_0
 (15 13)  (669 157)  (669 157)  routing T_13_9.sp4_h_r_24 <X> T_13_9.lc_trk_g3_0
 (16 13)  (670 157)  (670 157)  routing T_13_9.sp4_h_r_24 <X> T_13_9.lc_trk_g3_0
 (17 13)  (671 157)  (671 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (0 14)  (654 158)  (654 158)  routing T_13_9.glb_netwk_6 <X> T_13_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 158)  (655 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (659 158)  (659 158)  routing T_13_9.sp4_v_t_38 <X> T_13_9.sp4_h_l_44
 (7 14)  (661 158)  (661 158)  Column buffer control bit: LH_colbuf_cntl_7

 (16 14)  (670 158)  (670 158)  routing T_13_9.sp12_v_b_21 <X> T_13_9.lc_trk_g3_5
 (17 14)  (671 158)  (671 158)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (22 14)  (676 158)  (676 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (677 158)  (677 158)  routing T_13_9.sp4_h_r_31 <X> T_13_9.lc_trk_g3_7
 (24 14)  (678 158)  (678 158)  routing T_13_9.sp4_h_r_31 <X> T_13_9.lc_trk_g3_7
 (25 14)  (679 158)  (679 158)  routing T_13_9.sp4_v_b_30 <X> T_13_9.lc_trk_g3_6
 (0 15)  (654 159)  (654 159)  routing T_13_9.glb_netwk_6 <X> T_13_9.wire_logic_cluster/lc_7/s_r
 (4 15)  (658 159)  (658 159)  routing T_13_9.sp4_v_t_38 <X> T_13_9.sp4_h_l_44
 (6 15)  (660 159)  (660 159)  routing T_13_9.sp4_v_t_38 <X> T_13_9.sp4_h_l_44
 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (672 159)  (672 159)  routing T_13_9.sp12_v_b_21 <X> T_13_9.lc_trk_g3_5
 (21 15)  (675 159)  (675 159)  routing T_13_9.sp4_h_r_31 <X> T_13_9.lc_trk_g3_7
 (22 15)  (676 159)  (676 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (677 159)  (677 159)  routing T_13_9.sp4_v_b_30 <X> T_13_9.lc_trk_g3_6


LogicTile_14_9

 (17 0)  (725 144)  (725 144)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 144)  (726 144)  routing T_14_9.wire_logic_cluster/lc_1/out <X> T_14_9.lc_trk_g0_1
 (22 0)  (730 144)  (730 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (28 0)  (736 144)  (736 144)  routing T_14_9.lc_trk_g2_1 <X> T_14_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 144)  (737 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 144)  (739 144)  routing T_14_9.lc_trk_g3_6 <X> T_14_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 144)  (740 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 144)  (741 144)  routing T_14_9.lc_trk_g3_6 <X> T_14_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 144)  (742 144)  routing T_14_9.lc_trk_g3_6 <X> T_14_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 144)  (743 144)  routing T_14_9.lc_trk_g3_7 <X> T_14_9.input_2_0
 (37 0)  (745 144)  (745 144)  LC_0 Logic Functioning bit
 (39 0)  (747 144)  (747 144)  LC_0 Logic Functioning bit
 (40 0)  (748 144)  (748 144)  LC_0 Logic Functioning bit
 (41 0)  (749 144)  (749 144)  LC_0 Logic Functioning bit
 (42 0)  (750 144)  (750 144)  LC_0 Logic Functioning bit
 (22 1)  (730 145)  (730 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (731 145)  (731 145)  routing T_14_9.sp4_h_r_2 <X> T_14_9.lc_trk_g0_2
 (24 1)  (732 145)  (732 145)  routing T_14_9.sp4_h_r_2 <X> T_14_9.lc_trk_g0_2
 (25 1)  (733 145)  (733 145)  routing T_14_9.sp4_h_r_2 <X> T_14_9.lc_trk_g0_2
 (28 1)  (736 145)  (736 145)  routing T_14_9.lc_trk_g2_0 <X> T_14_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 145)  (737 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 145)  (739 145)  routing T_14_9.lc_trk_g3_6 <X> T_14_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 145)  (740 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (741 145)  (741 145)  routing T_14_9.lc_trk_g3_7 <X> T_14_9.input_2_0
 (34 1)  (742 145)  (742 145)  routing T_14_9.lc_trk_g3_7 <X> T_14_9.input_2_0
 (35 1)  (743 145)  (743 145)  routing T_14_9.lc_trk_g3_7 <X> T_14_9.input_2_0
 (38 1)  (746 145)  (746 145)  LC_0 Logic Functioning bit
 (40 1)  (748 145)  (748 145)  LC_0 Logic Functioning bit
 (41 1)  (749 145)  (749 145)  LC_0 Logic Functioning bit
 (42 1)  (750 145)  (750 145)  LC_0 Logic Functioning bit
 (1 2)  (709 146)  (709 146)  routing T_14_9.glb_netwk_5 <X> T_14_9.wire_logic_cluster/lc_7/clk
 (2 2)  (710 146)  (710 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (735 146)  (735 146)  routing T_14_9.lc_trk_g3_5 <X> T_14_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 146)  (736 146)  routing T_14_9.lc_trk_g3_5 <X> T_14_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 146)  (737 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 146)  (738 146)  routing T_14_9.lc_trk_g3_5 <X> T_14_9.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 146)  (740 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 146)  (741 146)  routing T_14_9.lc_trk_g2_2 <X> T_14_9.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 146)  (745 146)  LC_1 Logic Functioning bit
 (42 2)  (750 146)  (750 146)  LC_1 Logic Functioning bit
 (43 2)  (751 146)  (751 146)  LC_1 Logic Functioning bit
 (50 2)  (758 146)  (758 146)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (708 147)  (708 147)  routing T_14_9.glb_netwk_5 <X> T_14_9.wire_logic_cluster/lc_7/clk
 (31 3)  (739 147)  (739 147)  routing T_14_9.lc_trk_g2_2 <X> T_14_9.wire_logic_cluster/lc_1/in_3
 (37 3)  (745 147)  (745 147)  LC_1 Logic Functioning bit
 (42 3)  (750 147)  (750 147)  LC_1 Logic Functioning bit
 (43 3)  (751 147)  (751 147)  LC_1 Logic Functioning bit
 (0 4)  (708 148)  (708 148)  routing T_14_9.glb_netwk_7 <X> T_14_9.wire_logic_cluster/lc_7/cen
 (1 4)  (709 148)  (709 148)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (16 4)  (724 148)  (724 148)  routing T_14_9.sp12_h_r_9 <X> T_14_9.lc_trk_g1_1
 (17 4)  (725 148)  (725 148)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (26 4)  (734 148)  (734 148)  routing T_14_9.lc_trk_g1_7 <X> T_14_9.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 148)  (737 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 148)  (740 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 148)  (741 148)  routing T_14_9.lc_trk_g2_3 <X> T_14_9.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 148)  (745 148)  LC_2 Logic Functioning bit
 (39 4)  (747 148)  (747 148)  LC_2 Logic Functioning bit
 (40 4)  (748 148)  (748 148)  LC_2 Logic Functioning bit
 (41 4)  (749 148)  (749 148)  LC_2 Logic Functioning bit
 (42 4)  (750 148)  (750 148)  LC_2 Logic Functioning bit
 (0 5)  (708 149)  (708 149)  routing T_14_9.glb_netwk_7 <X> T_14_9.wire_logic_cluster/lc_7/cen
 (26 5)  (734 149)  (734 149)  routing T_14_9.lc_trk_g1_7 <X> T_14_9.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 149)  (735 149)  routing T_14_9.lc_trk_g1_7 <X> T_14_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 149)  (737 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 149)  (738 149)  routing T_14_9.lc_trk_g0_3 <X> T_14_9.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 149)  (739 149)  routing T_14_9.lc_trk_g2_3 <X> T_14_9.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 149)  (740 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (742 149)  (742 149)  routing T_14_9.lc_trk_g1_1 <X> T_14_9.input_2_2
 (38 5)  (746 149)  (746 149)  LC_2 Logic Functioning bit
 (40 5)  (748 149)  (748 149)  LC_2 Logic Functioning bit
 (41 5)  (749 149)  (749 149)  LC_2 Logic Functioning bit
 (42 5)  (750 149)  (750 149)  LC_2 Logic Functioning bit
 (8 6)  (716 150)  (716 150)  routing T_14_9.sp4_h_r_4 <X> T_14_9.sp4_h_l_41
 (21 6)  (729 150)  (729 150)  routing T_14_9.sp4_h_l_10 <X> T_14_9.lc_trk_g1_7
 (22 6)  (730 150)  (730 150)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (731 150)  (731 150)  routing T_14_9.sp4_h_l_10 <X> T_14_9.lc_trk_g1_7
 (24 6)  (732 150)  (732 150)  routing T_14_9.sp4_h_l_10 <X> T_14_9.lc_trk_g1_7
 (26 6)  (734 150)  (734 150)  routing T_14_9.lc_trk_g2_5 <X> T_14_9.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 150)  (735 150)  routing T_14_9.lc_trk_g3_1 <X> T_14_9.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 150)  (736 150)  routing T_14_9.lc_trk_g3_1 <X> T_14_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 150)  (737 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 150)  (739 150)  routing T_14_9.lc_trk_g2_4 <X> T_14_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 150)  (740 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 150)  (741 150)  routing T_14_9.lc_trk_g2_4 <X> T_14_9.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 150)  (745 150)  LC_3 Logic Functioning bit
 (42 6)  (750 150)  (750 150)  LC_3 Logic Functioning bit
 (50 6)  (758 150)  (758 150)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (729 151)  (729 151)  routing T_14_9.sp4_h_l_10 <X> T_14_9.lc_trk_g1_7
 (28 7)  (736 151)  (736 151)  routing T_14_9.lc_trk_g2_5 <X> T_14_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 151)  (737 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (43 7)  (751 151)  (751 151)  LC_3 Logic Functioning bit
 (8 8)  (716 152)  (716 152)  routing T_14_9.sp4_h_l_42 <X> T_14_9.sp4_h_r_7
 (12 8)  (720 152)  (720 152)  routing T_14_9.sp4_v_t_45 <X> T_14_9.sp4_h_r_8
 (15 8)  (723 152)  (723 152)  routing T_14_9.sp4_h_r_25 <X> T_14_9.lc_trk_g2_1
 (16 8)  (724 152)  (724 152)  routing T_14_9.sp4_h_r_25 <X> T_14_9.lc_trk_g2_1
 (17 8)  (725 152)  (725 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (730 152)  (730 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (731 152)  (731 152)  routing T_14_9.sp4_h_r_27 <X> T_14_9.lc_trk_g2_3
 (24 8)  (732 152)  (732 152)  routing T_14_9.sp4_h_r_27 <X> T_14_9.lc_trk_g2_3
 (29 8)  (737 152)  (737 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 152)  (739 152)  routing T_14_9.lc_trk_g3_4 <X> T_14_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 152)  (740 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 152)  (741 152)  routing T_14_9.lc_trk_g3_4 <X> T_14_9.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 152)  (742 152)  routing T_14_9.lc_trk_g3_4 <X> T_14_9.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 152)  (745 152)  LC_4 Logic Functioning bit
 (38 8)  (746 152)  (746 152)  LC_4 Logic Functioning bit
 (39 8)  (747 152)  (747 152)  LC_4 Logic Functioning bit
 (40 8)  (748 152)  (748 152)  LC_4 Logic Functioning bit
 (41 8)  (749 152)  (749 152)  LC_4 Logic Functioning bit
 (42 8)  (750 152)  (750 152)  LC_4 Logic Functioning bit
 (43 8)  (751 152)  (751 152)  LC_4 Logic Functioning bit
 (45 8)  (753 152)  (753 152)  LC_4 Logic Functioning bit
 (47 8)  (755 152)  (755 152)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (758 152)  (758 152)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (761 152)  (761 152)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (16 9)  (724 153)  (724 153)  routing T_14_9.sp12_v_b_8 <X> T_14_9.lc_trk_g2_0
 (17 9)  (725 153)  (725 153)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (726 153)  (726 153)  routing T_14_9.sp4_h_r_25 <X> T_14_9.lc_trk_g2_1
 (21 9)  (729 153)  (729 153)  routing T_14_9.sp4_h_r_27 <X> T_14_9.lc_trk_g2_3
 (22 9)  (730 153)  (730 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (733 153)  (733 153)  routing T_14_9.sp4_r_v_b_34 <X> T_14_9.lc_trk_g2_2
 (26 9)  (734 153)  (734 153)  routing T_14_9.lc_trk_g0_2 <X> T_14_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 153)  (737 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 153)  (744 153)  LC_4 Logic Functioning bit
 (37 9)  (745 153)  (745 153)  LC_4 Logic Functioning bit
 (38 9)  (746 153)  (746 153)  LC_4 Logic Functioning bit
 (39 9)  (747 153)  (747 153)  LC_4 Logic Functioning bit
 (40 9)  (748 153)  (748 153)  LC_4 Logic Functioning bit
 (41 9)  (749 153)  (749 153)  LC_4 Logic Functioning bit
 (42 9)  (750 153)  (750 153)  LC_4 Logic Functioning bit
 (43 9)  (751 153)  (751 153)  LC_4 Logic Functioning bit
 (45 9)  (753 153)  (753 153)  LC_4 Logic Functioning bit
 (51 9)  (759 153)  (759 153)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (16 10)  (724 154)  (724 154)  routing T_14_9.sp4_v_b_37 <X> T_14_9.lc_trk_g2_5
 (17 10)  (725 154)  (725 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (726 154)  (726 154)  routing T_14_9.sp4_v_b_37 <X> T_14_9.lc_trk_g2_5
 (8 11)  (716 155)  (716 155)  routing T_14_9.sp4_h_r_1 <X> T_14_9.sp4_v_t_42
 (9 11)  (717 155)  (717 155)  routing T_14_9.sp4_h_r_1 <X> T_14_9.sp4_v_t_42
 (10 11)  (718 155)  (718 155)  routing T_14_9.sp4_h_r_1 <X> T_14_9.sp4_v_t_42
 (11 11)  (719 155)  (719 155)  routing T_14_9.sp4_h_r_0 <X> T_14_9.sp4_h_l_45
 (13 11)  (721 155)  (721 155)  routing T_14_9.sp4_h_r_0 <X> T_14_9.sp4_h_l_45
 (15 11)  (723 155)  (723 155)  routing T_14_9.sp4_v_t_33 <X> T_14_9.lc_trk_g2_4
 (16 11)  (724 155)  (724 155)  routing T_14_9.sp4_v_t_33 <X> T_14_9.lc_trk_g2_4
 (17 11)  (725 155)  (725 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (726 155)  (726 155)  routing T_14_9.sp4_v_b_37 <X> T_14_9.lc_trk_g2_5
 (7 12)  (715 156)  (715 156)  Column buffer control bit: LH_colbuf_cntl_5

 (17 12)  (725 156)  (725 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (708 158)  (708 158)  routing T_14_9.glb_netwk_6 <X> T_14_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 158)  (709 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (715 158)  (715 158)  Column buffer control bit: LH_colbuf_cntl_7

 (8 14)  (716 158)  (716 158)  routing T_14_9.sp4_h_r_10 <X> T_14_9.sp4_h_l_47
 (14 14)  (722 158)  (722 158)  routing T_14_9.sp4_v_t_17 <X> T_14_9.lc_trk_g3_4
 (15 14)  (723 158)  (723 158)  routing T_14_9.sp4_h_l_16 <X> T_14_9.lc_trk_g3_5
 (16 14)  (724 158)  (724 158)  routing T_14_9.sp4_h_l_16 <X> T_14_9.lc_trk_g3_5
 (17 14)  (725 158)  (725 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (729 158)  (729 158)  routing T_14_9.sp4_h_r_39 <X> T_14_9.lc_trk_g3_7
 (22 14)  (730 158)  (730 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (731 158)  (731 158)  routing T_14_9.sp4_h_r_39 <X> T_14_9.lc_trk_g3_7
 (24 14)  (732 158)  (732 158)  routing T_14_9.sp4_h_r_39 <X> T_14_9.lc_trk_g3_7
 (0 15)  (708 159)  (708 159)  routing T_14_9.glb_netwk_6 <X> T_14_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6

 (11 15)  (719 159)  (719 159)  routing T_14_9.sp4_h_r_3 <X> T_14_9.sp4_h_l_46
 (13 15)  (721 159)  (721 159)  routing T_14_9.sp4_h_r_3 <X> T_14_9.sp4_h_l_46
 (16 15)  (724 159)  (724 159)  routing T_14_9.sp4_v_t_17 <X> T_14_9.lc_trk_g3_4
 (17 15)  (725 159)  (725 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (18 15)  (726 159)  (726 159)  routing T_14_9.sp4_h_l_16 <X> T_14_9.lc_trk_g3_5
 (22 15)  (730 159)  (730 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (733 159)  (733 159)  routing T_14_9.sp4_r_v_b_46 <X> T_14_9.lc_trk_g3_6


LogicTile_15_9

 (8 0)  (770 144)  (770 144)  routing T_15_9.sp4_h_l_40 <X> T_15_9.sp4_h_r_1
 (10 0)  (772 144)  (772 144)  routing T_15_9.sp4_h_l_40 <X> T_15_9.sp4_h_r_1
 (26 0)  (788 144)  (788 144)  routing T_15_9.lc_trk_g3_5 <X> T_15_9.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 144)  (790 144)  routing T_15_9.lc_trk_g2_5 <X> T_15_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 144)  (791 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 144)  (792 144)  routing T_15_9.lc_trk_g2_5 <X> T_15_9.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 144)  (793 144)  routing T_15_9.lc_trk_g3_4 <X> T_15_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 144)  (794 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 144)  (795 144)  routing T_15_9.lc_trk_g3_4 <X> T_15_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 144)  (796 144)  routing T_15_9.lc_trk_g3_4 <X> T_15_9.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 144)  (799 144)  LC_0 Logic Functioning bit
 (39 0)  (801 144)  (801 144)  LC_0 Logic Functioning bit
 (40 0)  (802 144)  (802 144)  LC_0 Logic Functioning bit
 (41 0)  (803 144)  (803 144)  LC_0 Logic Functioning bit
 (42 0)  (804 144)  (804 144)  LC_0 Logic Functioning bit
 (27 1)  (789 145)  (789 145)  routing T_15_9.lc_trk_g3_5 <X> T_15_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 145)  (790 145)  routing T_15_9.lc_trk_g3_5 <X> T_15_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 145)  (791 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 145)  (794 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (796 145)  (796 145)  routing T_15_9.lc_trk_g1_1 <X> T_15_9.input_2_0
 (38 1)  (800 145)  (800 145)  LC_0 Logic Functioning bit
 (40 1)  (802 145)  (802 145)  LC_0 Logic Functioning bit
 (41 1)  (803 145)  (803 145)  LC_0 Logic Functioning bit
 (42 1)  (804 145)  (804 145)  LC_0 Logic Functioning bit
 (1 2)  (763 146)  (763 146)  routing T_15_9.glb_netwk_5 <X> T_15_9.wire_logic_cluster/lc_7/clk
 (2 2)  (764 146)  (764 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (777 146)  (777 146)  routing T_15_9.sp12_h_r_5 <X> T_15_9.lc_trk_g0_5
 (17 2)  (779 146)  (779 146)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (780 146)  (780 146)  routing T_15_9.sp12_h_r_5 <X> T_15_9.lc_trk_g0_5
 (26 2)  (788 146)  (788 146)  routing T_15_9.lc_trk_g2_7 <X> T_15_9.wire_logic_cluster/lc_1/in_0
 (31 2)  (793 146)  (793 146)  routing T_15_9.lc_trk_g2_4 <X> T_15_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 146)  (794 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 146)  (795 146)  routing T_15_9.lc_trk_g2_4 <X> T_15_9.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 146)  (799 146)  LC_1 Logic Functioning bit
 (42 2)  (804 146)  (804 146)  LC_1 Logic Functioning bit
 (43 2)  (805 146)  (805 146)  LC_1 Logic Functioning bit
 (50 2)  (812 146)  (812 146)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (762 147)  (762 147)  routing T_15_9.glb_netwk_5 <X> T_15_9.wire_logic_cluster/lc_7/clk
 (8 3)  (770 147)  (770 147)  routing T_15_9.sp4_h_l_36 <X> T_15_9.sp4_v_t_36
 (18 3)  (780 147)  (780 147)  routing T_15_9.sp12_h_r_5 <X> T_15_9.lc_trk_g0_5
 (26 3)  (788 147)  (788 147)  routing T_15_9.lc_trk_g2_7 <X> T_15_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 147)  (790 147)  routing T_15_9.lc_trk_g2_7 <X> T_15_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 147)  (791 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (798 147)  (798 147)  LC_1 Logic Functioning bit
 (42 3)  (804 147)  (804 147)  LC_1 Logic Functioning bit
 (43 3)  (805 147)  (805 147)  LC_1 Logic Functioning bit
 (0 4)  (762 148)  (762 148)  routing T_15_9.glb_netwk_7 <X> T_15_9.wire_logic_cluster/lc_7/cen
 (1 4)  (763 148)  (763 148)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (17 4)  (779 148)  (779 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (784 148)  (784 148)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (786 148)  (786 148)  routing T_15_9.bot_op_3 <X> T_15_9.lc_trk_g1_3
 (25 4)  (787 148)  (787 148)  routing T_15_9.sp4_h_l_7 <X> T_15_9.lc_trk_g1_2
 (26 4)  (788 148)  (788 148)  routing T_15_9.lc_trk_g2_6 <X> T_15_9.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 148)  (789 148)  routing T_15_9.lc_trk_g1_2 <X> T_15_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 148)  (791 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 148)  (793 148)  routing T_15_9.lc_trk_g3_6 <X> T_15_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 148)  (794 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 148)  (795 148)  routing T_15_9.lc_trk_g3_6 <X> T_15_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 148)  (796 148)  routing T_15_9.lc_trk_g3_6 <X> T_15_9.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 148)  (799 148)  LC_2 Logic Functioning bit
 (39 4)  (801 148)  (801 148)  LC_2 Logic Functioning bit
 (40 4)  (802 148)  (802 148)  LC_2 Logic Functioning bit
 (41 4)  (803 148)  (803 148)  LC_2 Logic Functioning bit
 (42 4)  (804 148)  (804 148)  LC_2 Logic Functioning bit
 (0 5)  (762 149)  (762 149)  routing T_15_9.glb_netwk_7 <X> T_15_9.wire_logic_cluster/lc_7/cen
 (22 5)  (784 149)  (784 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (785 149)  (785 149)  routing T_15_9.sp4_h_l_7 <X> T_15_9.lc_trk_g1_2
 (24 5)  (786 149)  (786 149)  routing T_15_9.sp4_h_l_7 <X> T_15_9.lc_trk_g1_2
 (25 5)  (787 149)  (787 149)  routing T_15_9.sp4_h_l_7 <X> T_15_9.lc_trk_g1_2
 (26 5)  (788 149)  (788 149)  routing T_15_9.lc_trk_g2_6 <X> T_15_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 149)  (790 149)  routing T_15_9.lc_trk_g2_6 <X> T_15_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 149)  (791 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 149)  (792 149)  routing T_15_9.lc_trk_g1_2 <X> T_15_9.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 149)  (793 149)  routing T_15_9.lc_trk_g3_6 <X> T_15_9.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 149)  (794 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (796 149)  (796 149)  routing T_15_9.lc_trk_g1_3 <X> T_15_9.input_2_2
 (35 5)  (797 149)  (797 149)  routing T_15_9.lc_trk_g1_3 <X> T_15_9.input_2_2
 (39 5)  (801 149)  (801 149)  LC_2 Logic Functioning bit
 (40 5)  (802 149)  (802 149)  LC_2 Logic Functioning bit
 (41 5)  (803 149)  (803 149)  LC_2 Logic Functioning bit
 (43 5)  (805 149)  (805 149)  LC_2 Logic Functioning bit
 (10 6)  (772 150)  (772 150)  routing T_15_9.sp4_v_b_11 <X> T_15_9.sp4_h_l_41
 (11 6)  (773 150)  (773 150)  routing T_15_9.sp4_h_r_11 <X> T_15_9.sp4_v_t_40
 (13 6)  (775 150)  (775 150)  routing T_15_9.sp4_h_r_11 <X> T_15_9.sp4_v_t_40
 (14 6)  (776 150)  (776 150)  routing T_15_9.wire_logic_cluster/lc_4/out <X> T_15_9.lc_trk_g1_4
 (15 6)  (777 150)  (777 150)  routing T_15_9.sp4_h_r_21 <X> T_15_9.lc_trk_g1_5
 (16 6)  (778 150)  (778 150)  routing T_15_9.sp4_h_r_21 <X> T_15_9.lc_trk_g1_5
 (17 6)  (779 150)  (779 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (780 150)  (780 150)  routing T_15_9.sp4_h_r_21 <X> T_15_9.lc_trk_g1_5
 (26 6)  (788 150)  (788 150)  routing T_15_9.lc_trk_g1_6 <X> T_15_9.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 150)  (789 150)  routing T_15_9.lc_trk_g3_3 <X> T_15_9.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 150)  (790 150)  routing T_15_9.lc_trk_g3_3 <X> T_15_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 150)  (791 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 150)  (793 150)  routing T_15_9.lc_trk_g3_7 <X> T_15_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 150)  (794 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 150)  (795 150)  routing T_15_9.lc_trk_g3_7 <X> T_15_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 150)  (796 150)  routing T_15_9.lc_trk_g3_7 <X> T_15_9.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 150)  (799 150)  LC_3 Logic Functioning bit
 (42 6)  (804 150)  (804 150)  LC_3 Logic Functioning bit
 (50 6)  (812 150)  (812 150)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (774 151)  (774 151)  routing T_15_9.sp4_h_r_11 <X> T_15_9.sp4_v_t_40
 (17 7)  (779 151)  (779 151)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (780 151)  (780 151)  routing T_15_9.sp4_h_r_21 <X> T_15_9.lc_trk_g1_5
 (22 7)  (784 151)  (784 151)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (785 151)  (785 151)  routing T_15_9.sp12_h_r_14 <X> T_15_9.lc_trk_g1_6
 (26 7)  (788 151)  (788 151)  routing T_15_9.lc_trk_g1_6 <X> T_15_9.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 151)  (789 151)  routing T_15_9.lc_trk_g1_6 <X> T_15_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 151)  (791 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 151)  (792 151)  routing T_15_9.lc_trk_g3_3 <X> T_15_9.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 151)  (793 151)  routing T_15_9.lc_trk_g3_7 <X> T_15_9.wire_logic_cluster/lc_3/in_3
 (43 7)  (805 151)  (805 151)  LC_3 Logic Functioning bit
 (5 8)  (767 152)  (767 152)  routing T_15_9.sp4_v_b_0 <X> T_15_9.sp4_h_r_6
 (9 8)  (771 152)  (771 152)  routing T_15_9.sp4_h_l_41 <X> T_15_9.sp4_h_r_7
 (10 8)  (772 152)  (772 152)  routing T_15_9.sp4_h_l_41 <X> T_15_9.sp4_h_r_7
 (17 8)  (779 152)  (779 152)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 152)  (780 152)  routing T_15_9.wire_logic_cluster/lc_1/out <X> T_15_9.lc_trk_g2_1
 (26 8)  (788 152)  (788 152)  routing T_15_9.lc_trk_g1_5 <X> T_15_9.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 152)  (791 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 152)  (792 152)  routing T_15_9.lc_trk_g0_5 <X> T_15_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 152)  (794 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 152)  (795 152)  routing T_15_9.lc_trk_g2_1 <X> T_15_9.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 152)  (799 152)  LC_4 Logic Functioning bit
 (38 8)  (800 152)  (800 152)  LC_4 Logic Functioning bit
 (39 8)  (801 152)  (801 152)  LC_4 Logic Functioning bit
 (40 8)  (802 152)  (802 152)  LC_4 Logic Functioning bit
 (41 8)  (803 152)  (803 152)  LC_4 Logic Functioning bit
 (42 8)  (804 152)  (804 152)  LC_4 Logic Functioning bit
 (43 8)  (805 152)  (805 152)  LC_4 Logic Functioning bit
 (45 8)  (807 152)  (807 152)  LC_4 Logic Functioning bit
 (47 8)  (809 152)  (809 152)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (810 152)  (810 152)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (812 152)  (812 152)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (766 153)  (766 153)  routing T_15_9.sp4_v_b_0 <X> T_15_9.sp4_h_r_6
 (6 9)  (768 153)  (768 153)  routing T_15_9.sp4_v_b_0 <X> T_15_9.sp4_h_r_6
 (15 9)  (777 153)  (777 153)  routing T_15_9.sp4_v_t_29 <X> T_15_9.lc_trk_g2_0
 (16 9)  (778 153)  (778 153)  routing T_15_9.sp4_v_t_29 <X> T_15_9.lc_trk_g2_0
 (17 9)  (779 153)  (779 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (27 9)  (789 153)  (789 153)  routing T_15_9.lc_trk_g1_5 <X> T_15_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 153)  (791 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 153)  (798 153)  LC_4 Logic Functioning bit
 (37 9)  (799 153)  (799 153)  LC_4 Logic Functioning bit
 (38 9)  (800 153)  (800 153)  LC_4 Logic Functioning bit
 (39 9)  (801 153)  (801 153)  LC_4 Logic Functioning bit
 (40 9)  (802 153)  (802 153)  LC_4 Logic Functioning bit
 (41 9)  (803 153)  (803 153)  LC_4 Logic Functioning bit
 (42 9)  (804 153)  (804 153)  LC_4 Logic Functioning bit
 (43 9)  (805 153)  (805 153)  LC_4 Logic Functioning bit
 (45 9)  (807 153)  (807 153)  LC_4 Logic Functioning bit
 (53 9)  (815 153)  (815 153)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (4 10)  (766 154)  (766 154)  routing T_15_9.sp4_h_r_0 <X> T_15_9.sp4_v_t_43
 (6 10)  (768 154)  (768 154)  routing T_15_9.sp4_h_r_0 <X> T_15_9.sp4_v_t_43
 (9 10)  (771 154)  (771 154)  routing T_15_9.sp4_h_r_4 <X> T_15_9.sp4_h_l_42
 (10 10)  (772 154)  (772 154)  routing T_15_9.sp4_h_r_4 <X> T_15_9.sp4_h_l_42
 (15 10)  (777 154)  (777 154)  routing T_15_9.tnr_op_5 <X> T_15_9.lc_trk_g2_5
 (17 10)  (779 154)  (779 154)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (783 154)  (783 154)  routing T_15_9.sp4_v_t_26 <X> T_15_9.lc_trk_g2_7
 (22 10)  (784 154)  (784 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (785 154)  (785 154)  routing T_15_9.sp4_v_t_26 <X> T_15_9.lc_trk_g2_7
 (25 10)  (787 154)  (787 154)  routing T_15_9.sp12_v_b_6 <X> T_15_9.lc_trk_g2_6
 (26 10)  (788 154)  (788 154)  routing T_15_9.lc_trk_g3_4 <X> T_15_9.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 154)  (790 154)  routing T_15_9.lc_trk_g2_0 <X> T_15_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 154)  (791 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 154)  (793 154)  routing T_15_9.lc_trk_g2_6 <X> T_15_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 154)  (794 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 154)  (795 154)  routing T_15_9.lc_trk_g2_6 <X> T_15_9.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 154)  (797 154)  routing T_15_9.lc_trk_g1_4 <X> T_15_9.input_2_5
 (39 10)  (801 154)  (801 154)  LC_5 Logic Functioning bit
 (40 10)  (802 154)  (802 154)  LC_5 Logic Functioning bit
 (42 10)  (804 154)  (804 154)  LC_5 Logic Functioning bit
 (5 11)  (767 155)  (767 155)  routing T_15_9.sp4_h_r_0 <X> T_15_9.sp4_v_t_43
 (15 11)  (777 155)  (777 155)  routing T_15_9.tnr_op_4 <X> T_15_9.lc_trk_g2_4
 (17 11)  (779 155)  (779 155)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (21 11)  (783 155)  (783 155)  routing T_15_9.sp4_v_t_26 <X> T_15_9.lc_trk_g2_7
 (22 11)  (784 155)  (784 155)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (786 155)  (786 155)  routing T_15_9.sp12_v_b_6 <X> T_15_9.lc_trk_g2_6
 (25 11)  (787 155)  (787 155)  routing T_15_9.sp12_v_b_6 <X> T_15_9.lc_trk_g2_6
 (27 11)  (789 155)  (789 155)  routing T_15_9.lc_trk_g3_4 <X> T_15_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 155)  (790 155)  routing T_15_9.lc_trk_g3_4 <X> T_15_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 155)  (791 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 155)  (793 155)  routing T_15_9.lc_trk_g2_6 <X> T_15_9.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 155)  (794 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (796 155)  (796 155)  routing T_15_9.lc_trk_g1_4 <X> T_15_9.input_2_5
 (38 11)  (800 155)  (800 155)  LC_5 Logic Functioning bit
 (39 11)  (801 155)  (801 155)  LC_5 Logic Functioning bit
 (40 11)  (802 155)  (802 155)  LC_5 Logic Functioning bit
 (41 11)  (803 155)  (803 155)  LC_5 Logic Functioning bit
 (42 11)  (804 155)  (804 155)  LC_5 Logic Functioning bit
 (43 11)  (805 155)  (805 155)  LC_5 Logic Functioning bit
 (7 12)  (769 156)  (769 156)  Column buffer control bit: LH_colbuf_cntl_5

 (22 12)  (784 156)  (784 156)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (786 156)  (786 156)  routing T_15_9.tnr_op_3 <X> T_15_9.lc_trk_g3_3
 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (11 13)  (773 157)  (773 157)  routing T_15_9.sp4_h_l_38 <X> T_15_9.sp4_h_r_11
 (13 13)  (775 157)  (775 157)  routing T_15_9.sp4_h_l_38 <X> T_15_9.sp4_h_r_11
 (0 14)  (762 158)  (762 158)  routing T_15_9.glb_netwk_6 <X> T_15_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 158)  (763 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (769 158)  (769 158)  Column buffer control bit: LH_colbuf_cntl_7

 (8 14)  (770 158)  (770 158)  routing T_15_9.sp4_v_t_41 <X> T_15_9.sp4_h_l_47
 (9 14)  (771 158)  (771 158)  routing T_15_9.sp4_v_t_41 <X> T_15_9.sp4_h_l_47
 (10 14)  (772 158)  (772 158)  routing T_15_9.sp4_v_t_41 <X> T_15_9.sp4_h_l_47
 (11 14)  (773 158)  (773 158)  routing T_15_9.sp4_v_b_8 <X> T_15_9.sp4_v_t_46
 (14 14)  (776 158)  (776 158)  routing T_15_9.sp4_v_b_36 <X> T_15_9.lc_trk_g3_4
 (15 14)  (777 158)  (777 158)  routing T_15_9.sp4_h_l_24 <X> T_15_9.lc_trk_g3_5
 (16 14)  (778 158)  (778 158)  routing T_15_9.sp4_h_l_24 <X> T_15_9.lc_trk_g3_5
 (17 14)  (779 158)  (779 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (780 158)  (780 158)  routing T_15_9.sp4_h_l_24 <X> T_15_9.lc_trk_g3_5
 (21 14)  (783 158)  (783 158)  routing T_15_9.sp4_h_l_34 <X> T_15_9.lc_trk_g3_7
 (22 14)  (784 158)  (784 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (785 158)  (785 158)  routing T_15_9.sp4_h_l_34 <X> T_15_9.lc_trk_g3_7
 (24 14)  (786 158)  (786 158)  routing T_15_9.sp4_h_l_34 <X> T_15_9.lc_trk_g3_7
 (25 14)  (787 158)  (787 158)  routing T_15_9.sp4_h_r_38 <X> T_15_9.lc_trk_g3_6
 (0 15)  (762 159)  (762 159)  routing T_15_9.glb_netwk_6 <X> T_15_9.wire_logic_cluster/lc_7/s_r
 (3 15)  (765 159)  (765 159)  routing T_15_9.sp12_h_l_22 <X> T_15_9.sp12_v_t_22
 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6

 (9 15)  (771 159)  (771 159)  routing T_15_9.sp4_v_b_10 <X> T_15_9.sp4_v_t_47
 (12 15)  (774 159)  (774 159)  routing T_15_9.sp4_v_b_8 <X> T_15_9.sp4_v_t_46
 (14 15)  (776 159)  (776 159)  routing T_15_9.sp4_v_b_36 <X> T_15_9.lc_trk_g3_4
 (16 15)  (778 159)  (778 159)  routing T_15_9.sp4_v_b_36 <X> T_15_9.lc_trk_g3_4
 (17 15)  (779 159)  (779 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (783 159)  (783 159)  routing T_15_9.sp4_h_l_34 <X> T_15_9.lc_trk_g3_7
 (22 15)  (784 159)  (784 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (785 159)  (785 159)  routing T_15_9.sp4_h_r_38 <X> T_15_9.lc_trk_g3_6
 (24 15)  (786 159)  (786 159)  routing T_15_9.sp4_h_r_38 <X> T_15_9.lc_trk_g3_6


LogicTile_16_9

 (4 0)  (820 144)  (820 144)  routing T_16_9.sp4_v_t_41 <X> T_16_9.sp4_v_b_0
 (6 0)  (822 144)  (822 144)  routing T_16_9.sp4_v_t_41 <X> T_16_9.sp4_v_b_0
 (14 0)  (830 144)  (830 144)  routing T_16_9.wire_logic_cluster/lc_0/out <X> T_16_9.lc_trk_g0_0
 (15 0)  (831 144)  (831 144)  routing T_16_9.bot_op_1 <X> T_16_9.lc_trk_g0_1
 (17 0)  (833 144)  (833 144)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (837 144)  (837 144)  routing T_16_9.wire_logic_cluster/lc_3/out <X> T_16_9.lc_trk_g0_3
 (22 0)  (838 144)  (838 144)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (842 144)  (842 144)  routing T_16_9.lc_trk_g1_5 <X> T_16_9.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 144)  (845 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 144)  (846 144)  routing T_16_9.lc_trk_g0_5 <X> T_16_9.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 144)  (847 144)  routing T_16_9.lc_trk_g0_7 <X> T_16_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 144)  (848 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (851 144)  (851 144)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.input_2_0
 (37 0)  (853 144)  (853 144)  LC_0 Logic Functioning bit
 (39 0)  (855 144)  (855 144)  LC_0 Logic Functioning bit
 (40 0)  (856 144)  (856 144)  LC_0 Logic Functioning bit
 (41 0)  (857 144)  (857 144)  LC_0 Logic Functioning bit
 (42 0)  (858 144)  (858 144)  LC_0 Logic Functioning bit
 (4 1)  (820 145)  (820 145)  routing T_16_9.sp4_v_t_42 <X> T_16_9.sp4_h_r_0
 (17 1)  (833 145)  (833 145)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (843 145)  (843 145)  routing T_16_9.lc_trk_g1_5 <X> T_16_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 145)  (845 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 145)  (847 145)  routing T_16_9.lc_trk_g0_7 <X> T_16_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 145)  (848 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (849 145)  (849 145)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.input_2_0
 (35 1)  (851 145)  (851 145)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.input_2_0
 (38 1)  (854 145)  (854 145)  LC_0 Logic Functioning bit
 (40 1)  (856 145)  (856 145)  LC_0 Logic Functioning bit
 (41 1)  (857 145)  (857 145)  LC_0 Logic Functioning bit
 (42 1)  (858 145)  (858 145)  LC_0 Logic Functioning bit
 (1 2)  (817 146)  (817 146)  routing T_16_9.glb_netwk_5 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (2 2)  (818 146)  (818 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (824 146)  (824 146)  routing T_16_9.sp4_v_t_42 <X> T_16_9.sp4_h_l_36
 (9 2)  (825 146)  (825 146)  routing T_16_9.sp4_v_t_42 <X> T_16_9.sp4_h_l_36
 (10 2)  (826 146)  (826 146)  routing T_16_9.sp4_v_t_42 <X> T_16_9.sp4_h_l_36
 (15 2)  (831 146)  (831 146)  routing T_16_9.top_op_5 <X> T_16_9.lc_trk_g0_5
 (17 2)  (833 146)  (833 146)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (19 2)  (835 146)  (835 146)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (22 2)  (838 146)  (838 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (839 146)  (839 146)  routing T_16_9.sp4_v_b_23 <X> T_16_9.lc_trk_g0_7
 (24 2)  (840 146)  (840 146)  routing T_16_9.sp4_v_b_23 <X> T_16_9.lc_trk_g0_7
 (27 2)  (843 146)  (843 146)  routing T_16_9.lc_trk_g3_5 <X> T_16_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 146)  (844 146)  routing T_16_9.lc_trk_g3_5 <X> T_16_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 146)  (845 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 146)  (846 146)  routing T_16_9.lc_trk_g3_5 <X> T_16_9.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 146)  (847 146)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 146)  (848 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 146)  (849 146)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 146)  (850 146)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_1/in_3
 (0 3)  (816 147)  (816 147)  routing T_16_9.glb_netwk_5 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (18 3)  (834 147)  (834 147)  routing T_16_9.top_op_5 <X> T_16_9.lc_trk_g0_5
 (29 3)  (845 147)  (845 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 147)  (847 147)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 147)  (848 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (849 147)  (849 147)  routing T_16_9.lc_trk_g2_1 <X> T_16_9.input_2_1
 (38 3)  (854 147)  (854 147)  LC_1 Logic Functioning bit
 (41 3)  (857 147)  (857 147)  LC_1 Logic Functioning bit
 (43 3)  (859 147)  (859 147)  LC_1 Logic Functioning bit
 (0 4)  (816 148)  (816 148)  routing T_16_9.glb_netwk_7 <X> T_16_9.wire_logic_cluster/lc_7/cen
 (1 4)  (817 148)  (817 148)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (12 4)  (828 148)  (828 148)  routing T_16_9.sp4_v_t_40 <X> T_16_9.sp4_h_r_5
 (27 4)  (843 148)  (843 148)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 148)  (844 148)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 148)  (845 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 148)  (846 148)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 148)  (848 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (853 148)  (853 148)  LC_2 Logic Functioning bit
 (38 4)  (854 148)  (854 148)  LC_2 Logic Functioning bit
 (39 4)  (855 148)  (855 148)  LC_2 Logic Functioning bit
 (40 4)  (856 148)  (856 148)  LC_2 Logic Functioning bit
 (41 4)  (857 148)  (857 148)  LC_2 Logic Functioning bit
 (42 4)  (858 148)  (858 148)  LC_2 Logic Functioning bit
 (43 4)  (859 148)  (859 148)  LC_2 Logic Functioning bit
 (45 4)  (861 148)  (861 148)  LC_2 Logic Functioning bit
 (47 4)  (863 148)  (863 148)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (866 148)  (866 148)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (816 149)  (816 149)  routing T_16_9.glb_netwk_7 <X> T_16_9.wire_logic_cluster/lc_7/cen
 (4 5)  (820 149)  (820 149)  routing T_16_9.sp4_h_l_42 <X> T_16_9.sp4_h_r_3
 (6 5)  (822 149)  (822 149)  routing T_16_9.sp4_h_l_42 <X> T_16_9.sp4_h_r_3
 (22 5)  (838 149)  (838 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (839 149)  (839 149)  routing T_16_9.sp4_h_r_2 <X> T_16_9.lc_trk_g1_2
 (24 5)  (840 149)  (840 149)  routing T_16_9.sp4_h_r_2 <X> T_16_9.lc_trk_g1_2
 (25 5)  (841 149)  (841 149)  routing T_16_9.sp4_h_r_2 <X> T_16_9.lc_trk_g1_2
 (27 5)  (843 149)  (843 149)  routing T_16_9.lc_trk_g3_1 <X> T_16_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 149)  (844 149)  routing T_16_9.lc_trk_g3_1 <X> T_16_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 149)  (845 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 149)  (847 149)  routing T_16_9.lc_trk_g0_3 <X> T_16_9.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 149)  (852 149)  LC_2 Logic Functioning bit
 (37 5)  (853 149)  (853 149)  LC_2 Logic Functioning bit
 (38 5)  (854 149)  (854 149)  LC_2 Logic Functioning bit
 (39 5)  (855 149)  (855 149)  LC_2 Logic Functioning bit
 (40 5)  (856 149)  (856 149)  LC_2 Logic Functioning bit
 (41 5)  (857 149)  (857 149)  LC_2 Logic Functioning bit
 (42 5)  (858 149)  (858 149)  LC_2 Logic Functioning bit
 (43 5)  (859 149)  (859 149)  LC_2 Logic Functioning bit
 (45 5)  (861 149)  (861 149)  LC_2 Logic Functioning bit
 (12 6)  (828 150)  (828 150)  routing T_16_9.sp4_v_t_40 <X> T_16_9.sp4_h_l_40
 (16 6)  (832 150)  (832 150)  routing T_16_9.sp4_v_b_13 <X> T_16_9.lc_trk_g1_5
 (17 6)  (833 150)  (833 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (834 150)  (834 150)  routing T_16_9.sp4_v_b_13 <X> T_16_9.lc_trk_g1_5
 (26 6)  (842 150)  (842 150)  routing T_16_9.lc_trk_g2_5 <X> T_16_9.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 150)  (845 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 150)  (847 150)  routing T_16_9.lc_trk_g2_4 <X> T_16_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 150)  (848 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 150)  (849 150)  routing T_16_9.lc_trk_g2_4 <X> T_16_9.wire_logic_cluster/lc_3/in_3
 (41 6)  (857 150)  (857 150)  LC_3 Logic Functioning bit
 (43 6)  (859 150)  (859 150)  LC_3 Logic Functioning bit
 (11 7)  (827 151)  (827 151)  routing T_16_9.sp4_v_t_40 <X> T_16_9.sp4_h_l_40
 (14 7)  (830 151)  (830 151)  routing T_16_9.sp4_h_r_4 <X> T_16_9.lc_trk_g1_4
 (15 7)  (831 151)  (831 151)  routing T_16_9.sp4_h_r_4 <X> T_16_9.lc_trk_g1_4
 (16 7)  (832 151)  (832 151)  routing T_16_9.sp4_h_r_4 <X> T_16_9.lc_trk_g1_4
 (17 7)  (833 151)  (833 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (834 151)  (834 151)  routing T_16_9.sp4_v_b_13 <X> T_16_9.lc_trk_g1_5
 (28 7)  (844 151)  (844 151)  routing T_16_9.lc_trk_g2_5 <X> T_16_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 151)  (845 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 151)  (852 151)  LC_3 Logic Functioning bit
 (38 7)  (854 151)  (854 151)  LC_3 Logic Functioning bit
 (41 7)  (857 151)  (857 151)  LC_3 Logic Functioning bit
 (43 7)  (859 151)  (859 151)  LC_3 Logic Functioning bit
 (4 8)  (820 152)  (820 152)  routing T_16_9.sp4_v_t_47 <X> T_16_9.sp4_v_b_6
 (5 8)  (821 152)  (821 152)  routing T_16_9.sp4_h_l_38 <X> T_16_9.sp4_h_r_6
 (6 8)  (822 152)  (822 152)  routing T_16_9.sp4_v_t_47 <X> T_16_9.sp4_v_b_6
 (16 8)  (832 152)  (832 152)  routing T_16_9.sp12_v_t_6 <X> T_16_9.lc_trk_g2_1
 (17 8)  (833 152)  (833 152)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (25 8)  (841 152)  (841 152)  routing T_16_9.sp4_v_t_23 <X> T_16_9.lc_trk_g2_2
 (27 8)  (843 152)  (843 152)  routing T_16_9.lc_trk_g1_2 <X> T_16_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 152)  (845 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 152)  (847 152)  routing T_16_9.lc_trk_g1_4 <X> T_16_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 152)  (848 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 152)  (850 152)  routing T_16_9.lc_trk_g1_4 <X> T_16_9.wire_logic_cluster/lc_4/in_3
 (39 8)  (855 152)  (855 152)  LC_4 Logic Functioning bit
 (40 8)  (856 152)  (856 152)  LC_4 Logic Functioning bit
 (42 8)  (858 152)  (858 152)  LC_4 Logic Functioning bit
 (4 9)  (820 153)  (820 153)  routing T_16_9.sp4_h_l_38 <X> T_16_9.sp4_h_r_6
 (11 9)  (827 153)  (827 153)  routing T_16_9.sp4_h_l_45 <X> T_16_9.sp4_h_r_8
 (22 9)  (838 153)  (838 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (839 153)  (839 153)  routing T_16_9.sp4_v_t_23 <X> T_16_9.lc_trk_g2_2
 (25 9)  (841 153)  (841 153)  routing T_16_9.sp4_v_t_23 <X> T_16_9.lc_trk_g2_2
 (26 9)  (842 153)  (842 153)  routing T_16_9.lc_trk_g2_2 <X> T_16_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 153)  (844 153)  routing T_16_9.lc_trk_g2_2 <X> T_16_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 153)  (845 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 153)  (846 153)  routing T_16_9.lc_trk_g1_2 <X> T_16_9.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 153)  (848 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (849 153)  (849 153)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.input_2_4
 (34 9)  (850 153)  (850 153)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.input_2_4
 (35 9)  (851 153)  (851 153)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.input_2_4
 (38 9)  (854 153)  (854 153)  LC_4 Logic Functioning bit
 (39 9)  (855 153)  (855 153)  LC_4 Logic Functioning bit
 (40 9)  (856 153)  (856 153)  LC_4 Logic Functioning bit
 (41 9)  (857 153)  (857 153)  LC_4 Logic Functioning bit
 (42 9)  (858 153)  (858 153)  LC_4 Logic Functioning bit
 (43 9)  (859 153)  (859 153)  LC_4 Logic Functioning bit
 (14 10)  (830 154)  (830 154)  routing T_16_9.sp12_v_t_3 <X> T_16_9.lc_trk_g2_4
 (16 10)  (832 154)  (832 154)  routing T_16_9.sp4_v_b_37 <X> T_16_9.lc_trk_g2_5
 (17 10)  (833 154)  (833 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (834 154)  (834 154)  routing T_16_9.sp4_v_b_37 <X> T_16_9.lc_trk_g2_5
 (25 10)  (841 154)  (841 154)  routing T_16_9.sp4_v_b_30 <X> T_16_9.lc_trk_g2_6
 (14 11)  (830 155)  (830 155)  routing T_16_9.sp12_v_t_3 <X> T_16_9.lc_trk_g2_4
 (15 11)  (831 155)  (831 155)  routing T_16_9.sp12_v_t_3 <X> T_16_9.lc_trk_g2_4
 (17 11)  (833 155)  (833 155)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (18 11)  (834 155)  (834 155)  routing T_16_9.sp4_v_b_37 <X> T_16_9.lc_trk_g2_5
 (22 11)  (838 155)  (838 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (839 155)  (839 155)  routing T_16_9.sp4_v_b_30 <X> T_16_9.lc_trk_g2_6
 (7 12)  (823 156)  (823 156)  Column buffer control bit: LH_colbuf_cntl_5

 (12 12)  (828 156)  (828 156)  routing T_16_9.sp4_v_t_46 <X> T_16_9.sp4_h_r_11
 (16 12)  (832 156)  (832 156)  routing T_16_9.sp4_v_t_12 <X> T_16_9.lc_trk_g3_1
 (17 12)  (833 156)  (833 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (834 156)  (834 156)  routing T_16_9.sp4_v_t_12 <X> T_16_9.lc_trk_g3_1
 (22 12)  (838 156)  (838 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (839 156)  (839 156)  routing T_16_9.sp4_h_r_27 <X> T_16_9.lc_trk_g3_3
 (24 12)  (840 156)  (840 156)  routing T_16_9.sp4_h_r_27 <X> T_16_9.lc_trk_g3_3
 (4 13)  (820 157)  (820 157)  routing T_16_9.sp4_v_t_41 <X> T_16_9.sp4_h_r_9
 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (8 13)  (824 157)  (824 157)  routing T_16_9.sp4_v_t_42 <X> T_16_9.sp4_v_b_10
 (10 13)  (826 157)  (826 157)  routing T_16_9.sp4_v_t_42 <X> T_16_9.sp4_v_b_10
 (21 13)  (837 157)  (837 157)  routing T_16_9.sp4_h_r_27 <X> T_16_9.lc_trk_g3_3
 (0 14)  (816 158)  (816 158)  routing T_16_9.glb_netwk_6 <X> T_16_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 158)  (817 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (6 14)  (822 158)  (822 158)  routing T_16_9.sp4_h_l_41 <X> T_16_9.sp4_v_t_44
 (7 14)  (823 158)  (823 158)  Column buffer control bit: LH_colbuf_cntl_7

 (8 14)  (824 158)  (824 158)  routing T_16_9.sp4_h_r_10 <X> T_16_9.sp4_h_l_47
 (12 14)  (828 158)  (828 158)  routing T_16_9.sp4_v_t_40 <X> T_16_9.sp4_h_l_46
 (14 14)  (830 158)  (830 158)  routing T_16_9.wire_logic_cluster/lc_4/out <X> T_16_9.lc_trk_g3_4
 (15 14)  (831 158)  (831 158)  routing T_16_9.tnl_op_5 <X> T_16_9.lc_trk_g3_5
 (17 14)  (833 158)  (833 158)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (838 158)  (838 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (0 15)  (816 159)  (816 159)  routing T_16_9.glb_netwk_6 <X> T_16_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6

 (11 15)  (827 159)  (827 159)  routing T_16_9.sp4_v_t_40 <X> T_16_9.sp4_h_l_46
 (13 15)  (829 159)  (829 159)  routing T_16_9.sp4_v_t_40 <X> T_16_9.sp4_h_l_46
 (17 15)  (833 159)  (833 159)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (834 159)  (834 159)  routing T_16_9.tnl_op_5 <X> T_16_9.lc_trk_g3_5


LogicTile_17_9

 (21 0)  (895 144)  (895 144)  routing T_17_9.sp4_h_r_19 <X> T_17_9.lc_trk_g0_3
 (22 0)  (896 144)  (896 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (897 144)  (897 144)  routing T_17_9.sp4_h_r_19 <X> T_17_9.lc_trk_g0_3
 (24 0)  (898 144)  (898 144)  routing T_17_9.sp4_h_r_19 <X> T_17_9.lc_trk_g0_3
 (28 0)  (902 144)  (902 144)  routing T_17_9.lc_trk_g2_5 <X> T_17_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 144)  (903 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 144)  (904 144)  routing T_17_9.lc_trk_g2_5 <X> T_17_9.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 144)  (906 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 144)  (908 144)  routing T_17_9.lc_trk_g1_2 <X> T_17_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 144)  (909 144)  routing T_17_9.lc_trk_g2_6 <X> T_17_9.input_2_0
 (37 0)  (911 144)  (911 144)  LC_0 Logic Functioning bit
 (39 0)  (913 144)  (913 144)  LC_0 Logic Functioning bit
 (40 0)  (914 144)  (914 144)  LC_0 Logic Functioning bit
 (41 0)  (915 144)  (915 144)  LC_0 Logic Functioning bit
 (42 0)  (916 144)  (916 144)  LC_0 Logic Functioning bit
 (21 1)  (895 145)  (895 145)  routing T_17_9.sp4_h_r_19 <X> T_17_9.lc_trk_g0_3
 (22 1)  (896 145)  (896 145)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (898 145)  (898 145)  routing T_17_9.top_op_2 <X> T_17_9.lc_trk_g0_2
 (25 1)  (899 145)  (899 145)  routing T_17_9.top_op_2 <X> T_17_9.lc_trk_g0_2
 (27 1)  (901 145)  (901 145)  routing T_17_9.lc_trk_g3_1 <X> T_17_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 145)  (902 145)  routing T_17_9.lc_trk_g3_1 <X> T_17_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 145)  (903 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 145)  (905 145)  routing T_17_9.lc_trk_g1_2 <X> T_17_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 145)  (906 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (907 145)  (907 145)  routing T_17_9.lc_trk_g2_6 <X> T_17_9.input_2_0
 (35 1)  (909 145)  (909 145)  routing T_17_9.lc_trk_g2_6 <X> T_17_9.input_2_0
 (38 1)  (912 145)  (912 145)  LC_0 Logic Functioning bit
 (40 1)  (914 145)  (914 145)  LC_0 Logic Functioning bit
 (41 1)  (915 145)  (915 145)  LC_0 Logic Functioning bit
 (42 1)  (916 145)  (916 145)  LC_0 Logic Functioning bit
 (1 2)  (875 146)  (875 146)  routing T_17_9.glb_netwk_5 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (2 2)  (876 146)  (876 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (882 146)  (882 146)  routing T_17_9.sp4_h_r_5 <X> T_17_9.sp4_h_l_36
 (10 2)  (884 146)  (884 146)  routing T_17_9.sp4_h_r_5 <X> T_17_9.sp4_h_l_36
 (13 2)  (887 146)  (887 146)  routing T_17_9.sp4_h_r_2 <X> T_17_9.sp4_v_t_39
 (21 2)  (895 146)  (895 146)  routing T_17_9.sp4_v_b_15 <X> T_17_9.lc_trk_g0_7
 (22 2)  (896 146)  (896 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (897 146)  (897 146)  routing T_17_9.sp4_v_b_15 <X> T_17_9.lc_trk_g0_7
 (27 2)  (901 146)  (901 146)  routing T_17_9.lc_trk_g1_3 <X> T_17_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 146)  (903 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 146)  (905 146)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 146)  (906 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 146)  (907 146)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 146)  (908 146)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 146)  (911 146)  LC_1 Logic Functioning bit
 (42 2)  (916 146)  (916 146)  LC_1 Logic Functioning bit
 (43 2)  (917 146)  (917 146)  LC_1 Logic Functioning bit
 (50 2)  (924 146)  (924 146)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (874 147)  (874 147)  routing T_17_9.glb_netwk_5 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (12 3)  (886 147)  (886 147)  routing T_17_9.sp4_h_r_2 <X> T_17_9.sp4_v_t_39
 (21 3)  (895 147)  (895 147)  routing T_17_9.sp4_v_b_15 <X> T_17_9.lc_trk_g0_7
 (30 3)  (904 147)  (904 147)  routing T_17_9.lc_trk_g1_3 <X> T_17_9.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 147)  (905 147)  routing T_17_9.lc_trk_g3_7 <X> T_17_9.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 147)  (911 147)  LC_1 Logic Functioning bit
 (42 3)  (916 147)  (916 147)  LC_1 Logic Functioning bit
 (43 3)  (917 147)  (917 147)  LC_1 Logic Functioning bit
 (0 4)  (874 148)  (874 148)  routing T_17_9.glb_netwk_7 <X> T_17_9.wire_logic_cluster/lc_7/cen
 (1 4)  (875 148)  (875 148)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (5 4)  (879 148)  (879 148)  routing T_17_9.sp4_v_t_38 <X> T_17_9.sp4_h_r_3
 (22 4)  (896 148)  (896 148)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (897 148)  (897 148)  routing T_17_9.sp4_h_r_3 <X> T_17_9.lc_trk_g1_3
 (24 4)  (898 148)  (898 148)  routing T_17_9.sp4_h_r_3 <X> T_17_9.lc_trk_g1_3
 (25 4)  (899 148)  (899 148)  routing T_17_9.sp4_h_r_10 <X> T_17_9.lc_trk_g1_2
 (26 4)  (900 148)  (900 148)  routing T_17_9.lc_trk_g1_7 <X> T_17_9.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 148)  (903 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 148)  (904 148)  routing T_17_9.lc_trk_g0_7 <X> T_17_9.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 148)  (906 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (909 148)  (909 148)  routing T_17_9.lc_trk_g2_4 <X> T_17_9.input_2_2
 (37 4)  (911 148)  (911 148)  LC_2 Logic Functioning bit
 (39 4)  (913 148)  (913 148)  LC_2 Logic Functioning bit
 (40 4)  (914 148)  (914 148)  LC_2 Logic Functioning bit
 (41 4)  (915 148)  (915 148)  LC_2 Logic Functioning bit
 (42 4)  (916 148)  (916 148)  LC_2 Logic Functioning bit
 (0 5)  (874 149)  (874 149)  routing T_17_9.glb_netwk_7 <X> T_17_9.wire_logic_cluster/lc_7/cen
 (21 5)  (895 149)  (895 149)  routing T_17_9.sp4_h_r_3 <X> T_17_9.lc_trk_g1_3
 (22 5)  (896 149)  (896 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (897 149)  (897 149)  routing T_17_9.sp4_h_r_10 <X> T_17_9.lc_trk_g1_2
 (24 5)  (898 149)  (898 149)  routing T_17_9.sp4_h_r_10 <X> T_17_9.lc_trk_g1_2
 (26 5)  (900 149)  (900 149)  routing T_17_9.lc_trk_g1_7 <X> T_17_9.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 149)  (901 149)  routing T_17_9.lc_trk_g1_7 <X> T_17_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 149)  (903 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 149)  (904 149)  routing T_17_9.lc_trk_g0_7 <X> T_17_9.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 149)  (905 149)  routing T_17_9.lc_trk_g0_3 <X> T_17_9.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 149)  (906 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (907 149)  (907 149)  routing T_17_9.lc_trk_g2_4 <X> T_17_9.input_2_2
 (38 5)  (912 149)  (912 149)  LC_2 Logic Functioning bit
 (40 5)  (914 149)  (914 149)  LC_2 Logic Functioning bit
 (41 5)  (915 149)  (915 149)  LC_2 Logic Functioning bit
 (42 5)  (916 149)  (916 149)  LC_2 Logic Functioning bit
 (5 6)  (879 150)  (879 150)  routing T_17_9.sp4_v_t_44 <X> T_17_9.sp4_h_l_38
 (22 6)  (896 150)  (896 150)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (897 150)  (897 150)  routing T_17_9.sp4_h_r_7 <X> T_17_9.lc_trk_g1_7
 (24 6)  (898 150)  (898 150)  routing T_17_9.sp4_h_r_7 <X> T_17_9.lc_trk_g1_7
 (26 6)  (900 150)  (900 150)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 150)  (902 150)  routing T_17_9.lc_trk_g2_2 <X> T_17_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 150)  (903 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 150)  (906 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 150)  (907 150)  routing T_17_9.lc_trk_g3_3 <X> T_17_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 150)  (908 150)  routing T_17_9.lc_trk_g3_3 <X> T_17_9.wire_logic_cluster/lc_3/in_3
 (37 6)  (911 150)  (911 150)  LC_3 Logic Functioning bit
 (42 6)  (916 150)  (916 150)  LC_3 Logic Functioning bit
 (50 6)  (924 150)  (924 150)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (878 151)  (878 151)  routing T_17_9.sp4_v_t_44 <X> T_17_9.sp4_h_l_38
 (6 7)  (880 151)  (880 151)  routing T_17_9.sp4_v_t_44 <X> T_17_9.sp4_h_l_38
 (11 7)  (885 151)  (885 151)  routing T_17_9.sp4_h_r_5 <X> T_17_9.sp4_h_l_40
 (21 7)  (895 151)  (895 151)  routing T_17_9.sp4_h_r_7 <X> T_17_9.lc_trk_g1_7
 (22 7)  (896 151)  (896 151)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (898 151)  (898 151)  routing T_17_9.bot_op_6 <X> T_17_9.lc_trk_g1_6
 (26 7)  (900 151)  (900 151)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 151)  (901 151)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 151)  (902 151)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 151)  (903 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 151)  (904 151)  routing T_17_9.lc_trk_g2_2 <X> T_17_9.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 151)  (905 151)  routing T_17_9.lc_trk_g3_3 <X> T_17_9.wire_logic_cluster/lc_3/in_3
 (43 7)  (917 151)  (917 151)  LC_3 Logic Functioning bit
 (7 8)  (881 152)  (881 152)  Column buffer control bit: LH_colbuf_cntl_1

 (8 8)  (882 152)  (882 152)  routing T_17_9.sp4_h_l_42 <X> T_17_9.sp4_h_r_7
 (17 8)  (891 152)  (891 152)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 152)  (892 152)  routing T_17_9.wire_logic_cluster/lc_1/out <X> T_17_9.lc_trk_g2_1
 (25 8)  (899 152)  (899 152)  routing T_17_9.sp4_v_t_23 <X> T_17_9.lc_trk_g2_2
 (27 8)  (901 152)  (901 152)  routing T_17_9.lc_trk_g1_6 <X> T_17_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 152)  (903 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 152)  (904 152)  routing T_17_9.lc_trk_g1_6 <X> T_17_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 152)  (906 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 152)  (907 152)  routing T_17_9.lc_trk_g2_1 <X> T_17_9.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 152)  (911 152)  LC_4 Logic Functioning bit
 (38 8)  (912 152)  (912 152)  LC_4 Logic Functioning bit
 (39 8)  (913 152)  (913 152)  LC_4 Logic Functioning bit
 (40 8)  (914 152)  (914 152)  LC_4 Logic Functioning bit
 (41 8)  (915 152)  (915 152)  LC_4 Logic Functioning bit
 (42 8)  (916 152)  (916 152)  LC_4 Logic Functioning bit
 (43 8)  (917 152)  (917 152)  LC_4 Logic Functioning bit
 (45 8)  (919 152)  (919 152)  LC_4 Logic Functioning bit
 (46 8)  (920 152)  (920 152)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (922 152)  (922 152)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (924 152)  (924 152)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (925 152)  (925 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (927 152)  (927 152)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (6 9)  (880 153)  (880 153)  routing T_17_9.sp4_h_l_43 <X> T_17_9.sp4_h_r_6
 (22 9)  (896 153)  (896 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (897 153)  (897 153)  routing T_17_9.sp4_v_t_23 <X> T_17_9.lc_trk_g2_2
 (25 9)  (899 153)  (899 153)  routing T_17_9.sp4_v_t_23 <X> T_17_9.lc_trk_g2_2
 (26 9)  (900 153)  (900 153)  routing T_17_9.lc_trk_g0_2 <X> T_17_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 153)  (903 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 153)  (904 153)  routing T_17_9.lc_trk_g1_6 <X> T_17_9.wire_logic_cluster/lc_4/in_1
 (36 9)  (910 153)  (910 153)  LC_4 Logic Functioning bit
 (37 9)  (911 153)  (911 153)  LC_4 Logic Functioning bit
 (38 9)  (912 153)  (912 153)  LC_4 Logic Functioning bit
 (39 9)  (913 153)  (913 153)  LC_4 Logic Functioning bit
 (40 9)  (914 153)  (914 153)  LC_4 Logic Functioning bit
 (41 9)  (915 153)  (915 153)  LC_4 Logic Functioning bit
 (42 9)  (916 153)  (916 153)  LC_4 Logic Functioning bit
 (43 9)  (917 153)  (917 153)  LC_4 Logic Functioning bit
 (45 9)  (919 153)  (919 153)  LC_4 Logic Functioning bit
 (15 10)  (889 154)  (889 154)  routing T_17_9.tnl_op_5 <X> T_17_9.lc_trk_g2_5
 (17 10)  (891 154)  (891 154)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (9 11)  (883 155)  (883 155)  routing T_17_9.sp4_v_b_11 <X> T_17_9.sp4_v_t_42
 (10 11)  (884 155)  (884 155)  routing T_17_9.sp4_v_b_11 <X> T_17_9.sp4_v_t_42
 (17 11)  (891 155)  (891 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (892 155)  (892 155)  routing T_17_9.tnl_op_5 <X> T_17_9.lc_trk_g2_5
 (22 11)  (896 155)  (896 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (897 155)  (897 155)  routing T_17_9.sp4_h_r_30 <X> T_17_9.lc_trk_g2_6
 (24 11)  (898 155)  (898 155)  routing T_17_9.sp4_h_r_30 <X> T_17_9.lc_trk_g2_6
 (25 11)  (899 155)  (899 155)  routing T_17_9.sp4_h_r_30 <X> T_17_9.lc_trk_g2_6
 (7 12)  (881 156)  (881 156)  Column buffer control bit: LH_colbuf_cntl_5

 (10 12)  (884 156)  (884 156)  routing T_17_9.sp4_v_t_40 <X> T_17_9.sp4_h_r_10
 (11 12)  (885 156)  (885 156)  routing T_17_9.sp4_h_l_40 <X> T_17_9.sp4_v_b_11
 (13 12)  (887 156)  (887 156)  routing T_17_9.sp4_h_l_40 <X> T_17_9.sp4_v_b_11
 (15 12)  (889 156)  (889 156)  routing T_17_9.sp4_h_r_25 <X> T_17_9.lc_trk_g3_1
 (16 12)  (890 156)  (890 156)  routing T_17_9.sp4_h_r_25 <X> T_17_9.lc_trk_g3_1
 (17 12)  (891 156)  (891 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (895 156)  (895 156)  routing T_17_9.sp4_h_r_43 <X> T_17_9.lc_trk_g3_3
 (22 12)  (896 156)  (896 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (897 156)  (897 156)  routing T_17_9.sp4_h_r_43 <X> T_17_9.lc_trk_g3_3
 (24 12)  (898 156)  (898 156)  routing T_17_9.sp4_h_r_43 <X> T_17_9.lc_trk_g3_3
 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (12 13)  (886 157)  (886 157)  routing T_17_9.sp4_h_l_40 <X> T_17_9.sp4_v_b_11
 (18 13)  (892 157)  (892 157)  routing T_17_9.sp4_h_r_25 <X> T_17_9.lc_trk_g3_1
 (21 13)  (895 157)  (895 157)  routing T_17_9.sp4_h_r_43 <X> T_17_9.lc_trk_g3_3
 (0 14)  (874 158)  (874 158)  routing T_17_9.glb_netwk_6 <X> T_17_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 158)  (875 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (881 158)  (881 158)  Column buffer control bit: LH_colbuf_cntl_7

 (12 14)  (886 158)  (886 158)  routing T_17_9.sp4_v_t_40 <X> T_17_9.sp4_h_l_46
 (22 14)  (896 158)  (896 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (897 158)  (897 158)  routing T_17_9.sp4_v_b_47 <X> T_17_9.lc_trk_g3_7
 (24 14)  (898 158)  (898 158)  routing T_17_9.sp4_v_b_47 <X> T_17_9.lc_trk_g3_7
 (0 15)  (874 159)  (874 159)  routing T_17_9.glb_netwk_6 <X> T_17_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6

 (11 15)  (885 159)  (885 159)  routing T_17_9.sp4_v_t_40 <X> T_17_9.sp4_h_l_46
 (13 15)  (887 159)  (887 159)  routing T_17_9.sp4_v_t_40 <X> T_17_9.sp4_h_l_46
 (22 15)  (896 159)  (896 159)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (897 159)  (897 159)  routing T_17_9.sp12_v_b_14 <X> T_17_9.lc_trk_g3_6


LogicTile_18_9

 (22 0)  (950 144)  (950 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (951 144)  (951 144)  routing T_18_9.sp4_v_b_19 <X> T_18_9.lc_trk_g0_3
 (24 0)  (952 144)  (952 144)  routing T_18_9.sp4_v_b_19 <X> T_18_9.lc_trk_g0_3
 (28 0)  (956 144)  (956 144)  routing T_18_9.lc_trk_g2_5 <X> T_18_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 144)  (957 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 144)  (958 144)  routing T_18_9.lc_trk_g2_5 <X> T_18_9.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 144)  (959 144)  routing T_18_9.lc_trk_g2_7 <X> T_18_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 144)  (960 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 144)  (961 144)  routing T_18_9.lc_trk_g2_7 <X> T_18_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 144)  (963 144)  routing T_18_9.lc_trk_g2_4 <X> T_18_9.input_2_0
 (37 0)  (965 144)  (965 144)  LC_0 Logic Functioning bit
 (39 0)  (967 144)  (967 144)  LC_0 Logic Functioning bit
 (40 0)  (968 144)  (968 144)  LC_0 Logic Functioning bit
 (41 0)  (969 144)  (969 144)  LC_0 Logic Functioning bit
 (42 0)  (970 144)  (970 144)  LC_0 Logic Functioning bit
 (4 1)  (932 145)  (932 145)  routing T_18_9.sp4_v_t_42 <X> T_18_9.sp4_h_r_0
 (22 1)  (950 145)  (950 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (953 145)  (953 145)  routing T_18_9.sp4_r_v_b_33 <X> T_18_9.lc_trk_g0_2
 (26 1)  (954 145)  (954 145)  routing T_18_9.lc_trk_g0_2 <X> T_18_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 145)  (957 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 145)  (959 145)  routing T_18_9.lc_trk_g2_7 <X> T_18_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 145)  (960 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (961 145)  (961 145)  routing T_18_9.lc_trk_g2_4 <X> T_18_9.input_2_0
 (39 1)  (967 145)  (967 145)  LC_0 Logic Functioning bit
 (40 1)  (968 145)  (968 145)  LC_0 Logic Functioning bit
 (41 1)  (969 145)  (969 145)  LC_0 Logic Functioning bit
 (43 1)  (971 145)  (971 145)  LC_0 Logic Functioning bit
 (5 2)  (933 146)  (933 146)  routing T_18_9.sp4_v_t_43 <X> T_18_9.sp4_h_l_37
 (8 2)  (936 146)  (936 146)  routing T_18_9.sp4_h_r_1 <X> T_18_9.sp4_h_l_36
 (12 2)  (940 146)  (940 146)  routing T_18_9.sp4_v_t_39 <X> T_18_9.sp4_h_l_39
 (14 2)  (942 146)  (942 146)  routing T_18_9.sp4_h_l_1 <X> T_18_9.lc_trk_g0_4
 (29 2)  (957 146)  (957 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 146)  (960 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 146)  (961 146)  routing T_18_9.lc_trk_g2_0 <X> T_18_9.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 146)  (963 146)  routing T_18_9.lc_trk_g2_5 <X> T_18_9.input_2_1
 (39 2)  (967 146)  (967 146)  LC_1 Logic Functioning bit
 (40 2)  (968 146)  (968 146)  LC_1 Logic Functioning bit
 (42 2)  (970 146)  (970 146)  LC_1 Logic Functioning bit
 (47 2)  (975 146)  (975 146)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (4 3)  (932 147)  (932 147)  routing T_18_9.sp4_v_t_43 <X> T_18_9.sp4_h_l_37
 (6 3)  (934 147)  (934 147)  routing T_18_9.sp4_v_t_43 <X> T_18_9.sp4_h_l_37
 (11 3)  (939 147)  (939 147)  routing T_18_9.sp4_v_t_39 <X> T_18_9.sp4_h_l_39
 (15 3)  (943 147)  (943 147)  routing T_18_9.sp4_h_l_1 <X> T_18_9.lc_trk_g0_4
 (16 3)  (944 147)  (944 147)  routing T_18_9.sp4_h_l_1 <X> T_18_9.lc_trk_g0_4
 (17 3)  (945 147)  (945 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (954 147)  (954 147)  routing T_18_9.lc_trk_g0_3 <X> T_18_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 147)  (957 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 147)  (958 147)  routing T_18_9.lc_trk_g0_2 <X> T_18_9.wire_logic_cluster/lc_1/in_1
 (32 3)  (960 147)  (960 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (961 147)  (961 147)  routing T_18_9.lc_trk_g2_5 <X> T_18_9.input_2_1
 (38 3)  (966 147)  (966 147)  LC_1 Logic Functioning bit
 (39 3)  (967 147)  (967 147)  LC_1 Logic Functioning bit
 (40 3)  (968 147)  (968 147)  LC_1 Logic Functioning bit
 (41 3)  (969 147)  (969 147)  LC_1 Logic Functioning bit
 (42 3)  (970 147)  (970 147)  LC_1 Logic Functioning bit
 (43 3)  (971 147)  (971 147)  LC_1 Logic Functioning bit
 (6 4)  (934 148)  (934 148)  routing T_18_9.sp4_h_r_10 <X> T_18_9.sp4_v_b_3
 (26 4)  (954 148)  (954 148)  routing T_18_9.lc_trk_g3_7 <X> T_18_9.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 148)  (955 148)  routing T_18_9.lc_trk_g1_0 <X> T_18_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 148)  (957 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 148)  (960 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 148)  (961 148)  routing T_18_9.lc_trk_g2_1 <X> T_18_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 148)  (964 148)  LC_2 Logic Functioning bit
 (14 5)  (942 149)  (942 149)  routing T_18_9.sp4_h_r_0 <X> T_18_9.lc_trk_g1_0
 (15 5)  (943 149)  (943 149)  routing T_18_9.sp4_h_r_0 <X> T_18_9.lc_trk_g1_0
 (16 5)  (944 149)  (944 149)  routing T_18_9.sp4_h_r_0 <X> T_18_9.lc_trk_g1_0
 (17 5)  (945 149)  (945 149)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (26 5)  (954 149)  (954 149)  routing T_18_9.lc_trk_g3_7 <X> T_18_9.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 149)  (955 149)  routing T_18_9.lc_trk_g3_7 <X> T_18_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 149)  (956 149)  routing T_18_9.lc_trk_g3_7 <X> T_18_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 149)  (957 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (960 149)  (960 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (961 149)  (961 149)  routing T_18_9.lc_trk_g2_2 <X> T_18_9.input_2_2
 (35 5)  (963 149)  (963 149)  routing T_18_9.lc_trk_g2_2 <X> T_18_9.input_2_2
 (5 6)  (933 150)  (933 150)  routing T_18_9.sp4_v_t_44 <X> T_18_9.sp4_h_l_38
 (8 6)  (936 150)  (936 150)  routing T_18_9.sp4_h_r_4 <X> T_18_9.sp4_h_l_41
 (11 6)  (939 150)  (939 150)  routing T_18_9.sp4_h_r_11 <X> T_18_9.sp4_v_t_40
 (13 6)  (941 150)  (941 150)  routing T_18_9.sp4_h_r_11 <X> T_18_9.sp4_v_t_40
 (4 7)  (932 151)  (932 151)  routing T_18_9.sp4_v_t_44 <X> T_18_9.sp4_h_l_38
 (6 7)  (934 151)  (934 151)  routing T_18_9.sp4_v_t_44 <X> T_18_9.sp4_h_l_38
 (12 7)  (940 151)  (940 151)  routing T_18_9.sp4_h_r_11 <X> T_18_9.sp4_v_t_40
 (2 8)  (930 152)  (930 152)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 8)  (942 152)  (942 152)  routing T_18_9.sp4_h_r_40 <X> T_18_9.lc_trk_g2_0
 (15 8)  (943 152)  (943 152)  routing T_18_9.sp4_h_r_33 <X> T_18_9.lc_trk_g2_1
 (16 8)  (944 152)  (944 152)  routing T_18_9.sp4_h_r_33 <X> T_18_9.lc_trk_g2_1
 (17 8)  (945 152)  (945 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (946 152)  (946 152)  routing T_18_9.sp4_h_r_33 <X> T_18_9.lc_trk_g2_1
 (21 8)  (949 152)  (949 152)  routing T_18_9.sp4_h_r_35 <X> T_18_9.lc_trk_g2_3
 (22 8)  (950 152)  (950 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (951 152)  (951 152)  routing T_18_9.sp4_h_r_35 <X> T_18_9.lc_trk_g2_3
 (24 8)  (952 152)  (952 152)  routing T_18_9.sp4_h_r_35 <X> T_18_9.lc_trk_g2_3
 (14 9)  (942 153)  (942 153)  routing T_18_9.sp4_h_r_40 <X> T_18_9.lc_trk_g2_0
 (15 9)  (943 153)  (943 153)  routing T_18_9.sp4_h_r_40 <X> T_18_9.lc_trk_g2_0
 (16 9)  (944 153)  (944 153)  routing T_18_9.sp4_h_r_40 <X> T_18_9.lc_trk_g2_0
 (17 9)  (945 153)  (945 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (950 153)  (950 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (953 153)  (953 153)  routing T_18_9.sp4_r_v_b_34 <X> T_18_9.lc_trk_g2_2
 (3 10)  (931 154)  (931 154)  routing T_18_9.sp12_v_t_22 <X> T_18_9.sp12_h_l_22
 (5 10)  (933 154)  (933 154)  routing T_18_9.sp4_v_t_37 <X> T_18_9.sp4_h_l_43
 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (15 10)  (943 154)  (943 154)  routing T_18_9.sp4_v_t_32 <X> T_18_9.lc_trk_g2_5
 (16 10)  (944 154)  (944 154)  routing T_18_9.sp4_v_t_32 <X> T_18_9.lc_trk_g2_5
 (17 10)  (945 154)  (945 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (950 154)  (950 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (951 154)  (951 154)  routing T_18_9.sp4_h_r_31 <X> T_18_9.lc_trk_g2_7
 (24 10)  (952 154)  (952 154)  routing T_18_9.sp4_h_r_31 <X> T_18_9.lc_trk_g2_7
 (4 11)  (932 155)  (932 155)  routing T_18_9.sp4_v_t_37 <X> T_18_9.sp4_h_l_43
 (6 11)  (934 155)  (934 155)  routing T_18_9.sp4_v_t_37 <X> T_18_9.sp4_h_l_43
 (16 11)  (944 155)  (944 155)  routing T_18_9.sp12_v_b_12 <X> T_18_9.lc_trk_g2_4
 (17 11)  (945 155)  (945 155)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (21 11)  (949 155)  (949 155)  routing T_18_9.sp4_h_r_31 <X> T_18_9.lc_trk_g2_7
 (5 12)  (933 156)  (933 156)  routing T_18_9.sp4_v_t_44 <X> T_18_9.sp4_h_r_9
 (7 12)  (935 156)  (935 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (935 158)  (935 158)  Column buffer control bit: LH_colbuf_cntl_7

 (8 14)  (936 158)  (936 158)  routing T_18_9.sp4_v_t_41 <X> T_18_9.sp4_h_l_47
 (9 14)  (937 158)  (937 158)  routing T_18_9.sp4_v_t_41 <X> T_18_9.sp4_h_l_47
 (10 14)  (938 158)  (938 158)  routing T_18_9.sp4_v_t_41 <X> T_18_9.sp4_h_l_47
 (22 14)  (950 158)  (950 158)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (951 158)  (951 158)  routing T_18_9.sp12_v_t_12 <X> T_18_9.lc_trk_g3_7
 (29 14)  (957 158)  (957 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 158)  (959 158)  routing T_18_9.lc_trk_g0_4 <X> T_18_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 158)  (960 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (963 158)  (963 158)  routing T_18_9.lc_trk_g2_5 <X> T_18_9.input_2_7
 (39 14)  (967 158)  (967 158)  LC_7 Logic Functioning bit
 (40 14)  (968 158)  (968 158)  LC_7 Logic Functioning bit
 (42 14)  (970 158)  (970 158)  LC_7 Logic Functioning bit
 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6

 (26 15)  (954 159)  (954 159)  routing T_18_9.lc_trk_g2_3 <X> T_18_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 159)  (956 159)  routing T_18_9.lc_trk_g2_3 <X> T_18_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 159)  (957 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 159)  (958 159)  routing T_18_9.lc_trk_g0_2 <X> T_18_9.wire_logic_cluster/lc_7/in_1
 (32 15)  (960 159)  (960 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (961 159)  (961 159)  routing T_18_9.lc_trk_g2_5 <X> T_18_9.input_2_7
 (38 15)  (966 159)  (966 159)  LC_7 Logic Functioning bit
 (39 15)  (967 159)  (967 159)  LC_7 Logic Functioning bit
 (40 15)  (968 159)  (968 159)  LC_7 Logic Functioning bit
 (41 15)  (969 159)  (969 159)  LC_7 Logic Functioning bit
 (42 15)  (970 159)  (970 159)  LC_7 Logic Functioning bit
 (43 15)  (971 159)  (971 159)  LC_7 Logic Functioning bit
 (51 15)  (979 159)  (979 159)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_19_9

 (5 0)  (987 144)  (987 144)  routing T_19_9.sp4_v_b_6 <X> T_19_9.sp4_h_r_0
 (14 0)  (996 144)  (996 144)  routing T_19_9.wire_logic_cluster/lc_0/out <X> T_19_9.lc_trk_g0_0
 (22 0)  (1004 144)  (1004 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (1007 144)  (1007 144)  routing T_19_9.sp4_h_l_7 <X> T_19_9.lc_trk_g0_2
 (27 0)  (1009 144)  (1009 144)  routing T_19_9.lc_trk_g1_4 <X> T_19_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 144)  (1011 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 144)  (1012 144)  routing T_19_9.lc_trk_g1_4 <X> T_19_9.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 144)  (1014 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 144)  (1015 144)  routing T_19_9.lc_trk_g2_3 <X> T_19_9.wire_logic_cluster/lc_0/in_3
 (39 0)  (1021 144)  (1021 144)  LC_0 Logic Functioning bit
 (40 0)  (1022 144)  (1022 144)  LC_0 Logic Functioning bit
 (42 0)  (1024 144)  (1024 144)  LC_0 Logic Functioning bit
 (4 1)  (986 145)  (986 145)  routing T_19_9.sp4_v_b_6 <X> T_19_9.sp4_h_r_0
 (6 1)  (988 145)  (988 145)  routing T_19_9.sp4_v_b_6 <X> T_19_9.sp4_h_r_0
 (10 1)  (992 145)  (992 145)  routing T_19_9.sp4_h_r_8 <X> T_19_9.sp4_v_b_1
 (17 1)  (999 145)  (999 145)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (1003 145)  (1003 145)  routing T_19_9.sp4_r_v_b_32 <X> T_19_9.lc_trk_g0_3
 (22 1)  (1004 145)  (1004 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1005 145)  (1005 145)  routing T_19_9.sp4_h_l_7 <X> T_19_9.lc_trk_g0_2
 (24 1)  (1006 145)  (1006 145)  routing T_19_9.sp4_h_l_7 <X> T_19_9.lc_trk_g0_2
 (25 1)  (1007 145)  (1007 145)  routing T_19_9.sp4_h_l_7 <X> T_19_9.lc_trk_g0_2
 (26 1)  (1008 145)  (1008 145)  routing T_19_9.lc_trk_g1_3 <X> T_19_9.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 145)  (1009 145)  routing T_19_9.lc_trk_g1_3 <X> T_19_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 145)  (1011 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 145)  (1013 145)  routing T_19_9.lc_trk_g2_3 <X> T_19_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 145)  (1014 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1015 145)  (1015 145)  routing T_19_9.lc_trk_g3_3 <X> T_19_9.input_2_0
 (34 1)  (1016 145)  (1016 145)  routing T_19_9.lc_trk_g3_3 <X> T_19_9.input_2_0
 (35 1)  (1017 145)  (1017 145)  routing T_19_9.lc_trk_g3_3 <X> T_19_9.input_2_0
 (38 1)  (1020 145)  (1020 145)  LC_0 Logic Functioning bit
 (39 1)  (1021 145)  (1021 145)  LC_0 Logic Functioning bit
 (40 1)  (1022 145)  (1022 145)  LC_0 Logic Functioning bit
 (41 1)  (1023 145)  (1023 145)  LC_0 Logic Functioning bit
 (42 1)  (1024 145)  (1024 145)  LC_0 Logic Functioning bit
 (43 1)  (1025 145)  (1025 145)  LC_0 Logic Functioning bit
 (1 2)  (983 146)  (983 146)  routing T_19_9.glb_netwk_5 <X> T_19_9.wire_logic_cluster/lc_7/clk
 (2 2)  (984 146)  (984 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (986 146)  (986 146)  routing T_19_9.sp4_h_r_0 <X> T_19_9.sp4_v_t_37
 (14 2)  (996 146)  (996 146)  routing T_19_9.wire_logic_cluster/lc_4/out <X> T_19_9.lc_trk_g0_4
 (26 2)  (1008 146)  (1008 146)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 146)  (1009 146)  routing T_19_9.lc_trk_g3_5 <X> T_19_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 146)  (1010 146)  routing T_19_9.lc_trk_g3_5 <X> T_19_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 146)  (1011 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 146)  (1012 146)  routing T_19_9.lc_trk_g3_5 <X> T_19_9.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 146)  (1014 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 146)  (1015 146)  routing T_19_9.lc_trk_g2_2 <X> T_19_9.wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 146)  (1019 146)  LC_1 Logic Functioning bit
 (39 2)  (1021 146)  (1021 146)  LC_1 Logic Functioning bit
 (40 2)  (1022 146)  (1022 146)  LC_1 Logic Functioning bit
 (41 2)  (1023 146)  (1023 146)  LC_1 Logic Functioning bit
 (42 2)  (1024 146)  (1024 146)  LC_1 Logic Functioning bit
 (0 3)  (982 147)  (982 147)  routing T_19_9.glb_netwk_5 <X> T_19_9.wire_logic_cluster/lc_7/clk
 (5 3)  (987 147)  (987 147)  routing T_19_9.sp4_h_r_0 <X> T_19_9.sp4_v_t_37
 (17 3)  (999 147)  (999 147)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (1008 147)  (1008 147)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 147)  (1010 147)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 147)  (1011 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 147)  (1013 147)  routing T_19_9.lc_trk_g2_2 <X> T_19_9.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 147)  (1014 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (1017 147)  (1017 147)  routing T_19_9.lc_trk_g0_3 <X> T_19_9.input_2_1
 (38 3)  (1020 147)  (1020 147)  LC_1 Logic Functioning bit
 (40 3)  (1022 147)  (1022 147)  LC_1 Logic Functioning bit
 (41 3)  (1023 147)  (1023 147)  LC_1 Logic Functioning bit
 (42 3)  (1024 147)  (1024 147)  LC_1 Logic Functioning bit
 (0 4)  (982 148)  (982 148)  routing T_19_9.glb_netwk_7 <X> T_19_9.wire_logic_cluster/lc_7/cen
 (1 4)  (983 148)  (983 148)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (21 4)  (1003 148)  (1003 148)  routing T_19_9.sp4_h_r_11 <X> T_19_9.lc_trk_g1_3
 (22 4)  (1004 148)  (1004 148)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1005 148)  (1005 148)  routing T_19_9.sp4_h_r_11 <X> T_19_9.lc_trk_g1_3
 (24 4)  (1006 148)  (1006 148)  routing T_19_9.sp4_h_r_11 <X> T_19_9.lc_trk_g1_3
 (27 4)  (1009 148)  (1009 148)  routing T_19_9.lc_trk_g3_4 <X> T_19_9.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 148)  (1010 148)  routing T_19_9.lc_trk_g3_4 <X> T_19_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 148)  (1011 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 148)  (1012 148)  routing T_19_9.lc_trk_g3_4 <X> T_19_9.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 148)  (1014 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 148)  (1015 148)  routing T_19_9.lc_trk_g3_0 <X> T_19_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 148)  (1016 148)  routing T_19_9.lc_trk_g3_0 <X> T_19_9.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 148)  (1019 148)  LC_2 Logic Functioning bit
 (42 4)  (1024 148)  (1024 148)  LC_2 Logic Functioning bit
 (43 4)  (1025 148)  (1025 148)  LC_2 Logic Functioning bit
 (50 4)  (1032 148)  (1032 148)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (982 149)  (982 149)  routing T_19_9.glb_netwk_7 <X> T_19_9.wire_logic_cluster/lc_7/cen
 (12 5)  (994 149)  (994 149)  routing T_19_9.sp4_h_r_5 <X> T_19_9.sp4_v_b_5
 (37 5)  (1019 149)  (1019 149)  LC_2 Logic Functioning bit
 (42 5)  (1024 149)  (1024 149)  LC_2 Logic Functioning bit
 (43 5)  (1025 149)  (1025 149)  LC_2 Logic Functioning bit
 (9 6)  (991 150)  (991 150)  routing T_19_9.sp4_v_b_4 <X> T_19_9.sp4_h_l_41
 (12 6)  (994 150)  (994 150)  routing T_19_9.sp4_v_t_46 <X> T_19_9.sp4_h_l_40
 (14 6)  (996 150)  (996 150)  routing T_19_9.sp4_h_l_9 <X> T_19_9.lc_trk_g1_4
 (19 6)  (1001 150)  (1001 150)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (26 6)  (1008 150)  (1008 150)  routing T_19_9.lc_trk_g3_6 <X> T_19_9.wire_logic_cluster/lc_3/in_0
 (29 6)  (1011 150)  (1011 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 150)  (1013 150)  routing T_19_9.lc_trk_g0_4 <X> T_19_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 150)  (1014 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (1019 150)  (1019 150)  LC_3 Logic Functioning bit
 (38 6)  (1020 150)  (1020 150)  LC_3 Logic Functioning bit
 (39 6)  (1021 150)  (1021 150)  LC_3 Logic Functioning bit
 (40 6)  (1022 150)  (1022 150)  LC_3 Logic Functioning bit
 (41 6)  (1023 150)  (1023 150)  LC_3 Logic Functioning bit
 (42 6)  (1024 150)  (1024 150)  LC_3 Logic Functioning bit
 (43 6)  (1025 150)  (1025 150)  LC_3 Logic Functioning bit
 (45 6)  (1027 150)  (1027 150)  LC_3 Logic Functioning bit
 (46 6)  (1028 150)  (1028 150)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (1029 150)  (1029 150)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (1032 150)  (1032 150)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (985 151)  (985 151)  routing T_19_9.sp12_h_l_23 <X> T_19_9.sp12_v_t_23
 (11 7)  (993 151)  (993 151)  routing T_19_9.sp4_v_t_46 <X> T_19_9.sp4_h_l_40
 (13 7)  (995 151)  (995 151)  routing T_19_9.sp4_v_t_46 <X> T_19_9.sp4_h_l_40
 (14 7)  (996 151)  (996 151)  routing T_19_9.sp4_h_l_9 <X> T_19_9.lc_trk_g1_4
 (15 7)  (997 151)  (997 151)  routing T_19_9.sp4_h_l_9 <X> T_19_9.lc_trk_g1_4
 (16 7)  (998 151)  (998 151)  routing T_19_9.sp4_h_l_9 <X> T_19_9.lc_trk_g1_4
 (17 7)  (999 151)  (999 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (1004 151)  (1004 151)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1005 151)  (1005 151)  routing T_19_9.sp4_v_b_22 <X> T_19_9.lc_trk_g1_6
 (24 7)  (1006 151)  (1006 151)  routing T_19_9.sp4_v_b_22 <X> T_19_9.lc_trk_g1_6
 (26 7)  (1008 151)  (1008 151)  routing T_19_9.lc_trk_g3_6 <X> T_19_9.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 151)  (1009 151)  routing T_19_9.lc_trk_g3_6 <X> T_19_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 151)  (1010 151)  routing T_19_9.lc_trk_g3_6 <X> T_19_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 151)  (1011 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (36 7)  (1018 151)  (1018 151)  LC_3 Logic Functioning bit
 (37 7)  (1019 151)  (1019 151)  LC_3 Logic Functioning bit
 (38 7)  (1020 151)  (1020 151)  LC_3 Logic Functioning bit
 (39 7)  (1021 151)  (1021 151)  LC_3 Logic Functioning bit
 (40 7)  (1022 151)  (1022 151)  LC_3 Logic Functioning bit
 (41 7)  (1023 151)  (1023 151)  LC_3 Logic Functioning bit
 (42 7)  (1024 151)  (1024 151)  LC_3 Logic Functioning bit
 (43 7)  (1025 151)  (1025 151)  LC_3 Logic Functioning bit
 (45 7)  (1027 151)  (1027 151)  LC_3 Logic Functioning bit
 (46 7)  (1028 151)  (1028 151)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (7 8)  (989 152)  (989 152)  Column buffer control bit: LH_colbuf_cntl_1

 (8 8)  (990 152)  (990 152)  routing T_19_9.sp4_h_l_46 <X> T_19_9.sp4_h_r_7
 (10 8)  (992 152)  (992 152)  routing T_19_9.sp4_h_l_46 <X> T_19_9.sp4_h_r_7
 (22 8)  (1004 152)  (1004 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1005 152)  (1005 152)  routing T_19_9.sp4_h_r_27 <X> T_19_9.lc_trk_g2_3
 (24 8)  (1006 152)  (1006 152)  routing T_19_9.sp4_h_r_27 <X> T_19_9.lc_trk_g2_3
 (25 8)  (1007 152)  (1007 152)  routing T_19_9.sp4_h_r_34 <X> T_19_9.lc_trk_g2_2
 (26 8)  (1008 152)  (1008 152)  routing T_19_9.lc_trk_g2_6 <X> T_19_9.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 152)  (1009 152)  routing T_19_9.lc_trk_g1_6 <X> T_19_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 152)  (1011 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 152)  (1012 152)  routing T_19_9.lc_trk_g1_6 <X> T_19_9.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 152)  (1013 152)  routing T_19_9.lc_trk_g2_5 <X> T_19_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 152)  (1014 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 152)  (1015 152)  routing T_19_9.lc_trk_g2_5 <X> T_19_9.wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 152)  (1019 152)  LC_4 Logic Functioning bit
 (39 8)  (1021 152)  (1021 152)  LC_4 Logic Functioning bit
 (21 9)  (1003 153)  (1003 153)  routing T_19_9.sp4_h_r_27 <X> T_19_9.lc_trk_g2_3
 (22 9)  (1004 153)  (1004 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1005 153)  (1005 153)  routing T_19_9.sp4_h_r_34 <X> T_19_9.lc_trk_g2_2
 (24 9)  (1006 153)  (1006 153)  routing T_19_9.sp4_h_r_34 <X> T_19_9.lc_trk_g2_2
 (26 9)  (1008 153)  (1008 153)  routing T_19_9.lc_trk_g2_6 <X> T_19_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 153)  (1010 153)  routing T_19_9.lc_trk_g2_6 <X> T_19_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 153)  (1011 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 153)  (1012 153)  routing T_19_9.lc_trk_g1_6 <X> T_19_9.wire_logic_cluster/lc_4/in_1
 (32 9)  (1014 153)  (1014 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (1017 153)  (1017 153)  routing T_19_9.lc_trk_g0_2 <X> T_19_9.input_2_4
 (38 9)  (1020 153)  (1020 153)  LC_4 Logic Functioning bit
 (15 10)  (997 154)  (997 154)  routing T_19_9.sp4_h_r_45 <X> T_19_9.lc_trk_g2_5
 (16 10)  (998 154)  (998 154)  routing T_19_9.sp4_h_r_45 <X> T_19_9.lc_trk_g2_5
 (17 10)  (999 154)  (999 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1000 154)  (1000 154)  routing T_19_9.sp4_h_r_45 <X> T_19_9.lc_trk_g2_5
 (21 10)  (1003 154)  (1003 154)  routing T_19_9.sp4_v_t_18 <X> T_19_9.lc_trk_g2_7
 (22 10)  (1004 154)  (1004 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1005 154)  (1005 154)  routing T_19_9.sp4_v_t_18 <X> T_19_9.lc_trk_g2_7
 (25 10)  (1007 154)  (1007 154)  routing T_19_9.sp4_h_r_38 <X> T_19_9.lc_trk_g2_6
 (8 11)  (990 155)  (990 155)  routing T_19_9.sp4_h_l_42 <X> T_19_9.sp4_v_t_42
 (18 11)  (1000 155)  (1000 155)  routing T_19_9.sp4_h_r_45 <X> T_19_9.lc_trk_g2_5
 (22 11)  (1004 155)  (1004 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1005 155)  (1005 155)  routing T_19_9.sp4_h_r_38 <X> T_19_9.lc_trk_g2_6
 (24 11)  (1006 155)  (1006 155)  routing T_19_9.sp4_h_r_38 <X> T_19_9.lc_trk_g2_6
 (7 12)  (989 156)  (989 156)  Column buffer control bit: LH_colbuf_cntl_5

 (14 12)  (996 156)  (996 156)  routing T_19_9.sp4_h_r_40 <X> T_19_9.lc_trk_g3_0
 (21 12)  (1003 156)  (1003 156)  routing T_19_9.sp4_h_r_35 <X> T_19_9.lc_trk_g3_3
 (22 12)  (1004 156)  (1004 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1005 156)  (1005 156)  routing T_19_9.sp4_h_r_35 <X> T_19_9.lc_trk_g3_3
 (24 12)  (1006 156)  (1006 156)  routing T_19_9.sp4_h_r_35 <X> T_19_9.lc_trk_g3_3
 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (14 13)  (996 157)  (996 157)  routing T_19_9.sp4_h_r_40 <X> T_19_9.lc_trk_g3_0
 (15 13)  (997 157)  (997 157)  routing T_19_9.sp4_h_r_40 <X> T_19_9.lc_trk_g3_0
 (16 13)  (998 157)  (998 157)  routing T_19_9.sp4_h_r_40 <X> T_19_9.lc_trk_g3_0
 (17 13)  (999 157)  (999 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (0 14)  (982 158)  (982 158)  routing T_19_9.glb_netwk_6 <X> T_19_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 158)  (983 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (989 158)  (989 158)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (997 158)  (997 158)  routing T_19_9.sp4_h_l_24 <X> T_19_9.lc_trk_g3_5
 (16 14)  (998 158)  (998 158)  routing T_19_9.sp4_h_l_24 <X> T_19_9.lc_trk_g3_5
 (17 14)  (999 158)  (999 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1000 158)  (1000 158)  routing T_19_9.sp4_h_l_24 <X> T_19_9.lc_trk_g3_5
 (25 14)  (1007 158)  (1007 158)  routing T_19_9.sp4_v_b_38 <X> T_19_9.lc_trk_g3_6
 (0 15)  (982 159)  (982 159)  routing T_19_9.glb_netwk_6 <X> T_19_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (996 159)  (996 159)  routing T_19_9.sp4_h_l_17 <X> T_19_9.lc_trk_g3_4
 (15 15)  (997 159)  (997 159)  routing T_19_9.sp4_h_l_17 <X> T_19_9.lc_trk_g3_4
 (16 15)  (998 159)  (998 159)  routing T_19_9.sp4_h_l_17 <X> T_19_9.lc_trk_g3_4
 (17 15)  (999 159)  (999 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (1004 159)  (1004 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1005 159)  (1005 159)  routing T_19_9.sp4_v_b_38 <X> T_19_9.lc_trk_g3_6
 (25 15)  (1007 159)  (1007 159)  routing T_19_9.sp4_v_b_38 <X> T_19_9.lc_trk_g3_6


LogicTile_20_9

 (3 2)  (1039 146)  (1039 146)  routing T_20_9.sp12_v_t_23 <X> T_20_9.sp12_h_l_23
 (11 3)  (1047 147)  (1047 147)  routing T_20_9.sp4_h_r_2 <X> T_20_9.sp4_h_l_39
 (12 4)  (1048 148)  (1048 148)  routing T_20_9.sp4_v_t_40 <X> T_20_9.sp4_h_r_5
 (15 4)  (1051 148)  (1051 148)  routing T_20_9.sp4_h_l_4 <X> T_20_9.lc_trk_g1_1
 (16 4)  (1052 148)  (1052 148)  routing T_20_9.sp4_h_l_4 <X> T_20_9.lc_trk_g1_1
 (17 4)  (1053 148)  (1053 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1054 148)  (1054 148)  routing T_20_9.sp4_h_l_4 <X> T_20_9.lc_trk_g1_1
 (18 5)  (1054 149)  (1054 149)  routing T_20_9.sp4_h_l_4 <X> T_20_9.lc_trk_g1_1
 (9 6)  (1045 150)  (1045 150)  routing T_20_9.sp4_h_r_1 <X> T_20_9.sp4_h_l_41
 (10 6)  (1046 150)  (1046 150)  routing T_20_9.sp4_h_r_1 <X> T_20_9.sp4_h_l_41
 (8 7)  (1044 151)  (1044 151)  routing T_20_9.sp4_h_r_10 <X> T_20_9.sp4_v_t_41
 (9 7)  (1045 151)  (1045 151)  routing T_20_9.sp4_h_r_10 <X> T_20_9.sp4_v_t_41
 (10 7)  (1046 151)  (1046 151)  routing T_20_9.sp4_h_r_10 <X> T_20_9.sp4_v_t_41
 (19 7)  (1055 151)  (1055 151)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (2 8)  (1038 152)  (1038 152)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (5 8)  (1041 152)  (1041 152)  routing T_20_9.sp4_v_t_43 <X> T_20_9.sp4_h_r_6
 (6 8)  (1042 152)  (1042 152)  routing T_20_9.sp4_v_t_38 <X> T_20_9.sp4_v_b_6
 (7 8)  (1043 152)  (1043 152)  Column buffer control bit: LH_colbuf_cntl_1

 (15 8)  (1051 152)  (1051 152)  routing T_20_9.sp4_h_r_33 <X> T_20_9.lc_trk_g2_1
 (16 8)  (1052 152)  (1052 152)  routing T_20_9.sp4_h_r_33 <X> T_20_9.lc_trk_g2_1
 (17 8)  (1053 152)  (1053 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1054 152)  (1054 152)  routing T_20_9.sp4_h_r_33 <X> T_20_9.lc_trk_g2_1
 (5 9)  (1041 153)  (1041 153)  routing T_20_9.sp4_v_t_38 <X> T_20_9.sp4_v_b_6
 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3

 (8 10)  (1044 154)  (1044 154)  routing T_20_9.sp4_v_t_42 <X> T_20_9.sp4_h_l_42
 (9 10)  (1045 154)  (1045 154)  routing T_20_9.sp4_v_t_42 <X> T_20_9.sp4_h_l_42
 (19 11)  (1055 155)  (1055 155)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (7 12)  (1043 156)  (1043 156)  Column buffer control bit: LH_colbuf_cntl_5

 (12 12)  (1048 156)  (1048 156)  routing T_20_9.sp4_v_b_11 <X> T_20_9.sp4_h_r_11
 (22 12)  (1058 156)  (1058 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1059 156)  (1059 156)  routing T_20_9.sp4_v_t_30 <X> T_20_9.lc_trk_g3_3
 (24 12)  (1060 156)  (1060 156)  routing T_20_9.sp4_v_t_30 <X> T_20_9.lc_trk_g3_3
 (7 13)  (1043 157)  (1043 157)  Column buffer control bit: LH_colbuf_cntl_4

 (11 13)  (1047 157)  (1047 157)  routing T_20_9.sp4_v_b_11 <X> T_20_9.sp4_h_r_11
 (2 14)  (1038 158)  (1038 158)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (7 14)  (1043 158)  (1043 158)  Column buffer control bit: LH_colbuf_cntl_7

 (8 14)  (1044 158)  (1044 158)  routing T_20_9.sp4_v_t_47 <X> T_20_9.sp4_h_l_47
 (9 14)  (1045 158)  (1045 158)  routing T_20_9.sp4_v_t_47 <X> T_20_9.sp4_h_l_47
 (13 14)  (1049 158)  (1049 158)  routing T_20_9.sp4_h_r_11 <X> T_20_9.sp4_v_t_46
 (25 14)  (1061 158)  (1061 158)  routing T_20_9.sp4_h_r_38 <X> T_20_9.lc_trk_g3_6
 (26 14)  (1062 158)  (1062 158)  routing T_20_9.lc_trk_g3_6 <X> T_20_9.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 158)  (1063 158)  routing T_20_9.lc_trk_g3_3 <X> T_20_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 158)  (1064 158)  routing T_20_9.lc_trk_g3_3 <X> T_20_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 158)  (1065 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 158)  (1068 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 158)  (1070 158)  routing T_20_9.lc_trk_g1_1 <X> T_20_9.wire_logic_cluster/lc_7/in_3
 (39 14)  (1075 158)  (1075 158)  LC_7 Logic Functioning bit
 (40 14)  (1076 158)  (1076 158)  LC_7 Logic Functioning bit
 (42 14)  (1078 158)  (1078 158)  LC_7 Logic Functioning bit
 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (1048 159)  (1048 159)  routing T_20_9.sp4_h_r_11 <X> T_20_9.sp4_v_t_46
 (22 15)  (1058 159)  (1058 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1059 159)  (1059 159)  routing T_20_9.sp4_h_r_38 <X> T_20_9.lc_trk_g3_6
 (24 15)  (1060 159)  (1060 159)  routing T_20_9.sp4_h_r_38 <X> T_20_9.lc_trk_g3_6
 (26 15)  (1062 159)  (1062 159)  routing T_20_9.lc_trk_g3_6 <X> T_20_9.wire_logic_cluster/lc_7/in_0
 (27 15)  (1063 159)  (1063 159)  routing T_20_9.lc_trk_g3_6 <X> T_20_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 159)  (1064 159)  routing T_20_9.lc_trk_g3_6 <X> T_20_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 159)  (1065 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 159)  (1066 159)  routing T_20_9.lc_trk_g3_3 <X> T_20_9.wire_logic_cluster/lc_7/in_1
 (32 15)  (1068 159)  (1068 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (1069 159)  (1069 159)  routing T_20_9.lc_trk_g2_1 <X> T_20_9.input_2_7
 (38 15)  (1074 159)  (1074 159)  LC_7 Logic Functioning bit
 (39 15)  (1075 159)  (1075 159)  LC_7 Logic Functioning bit
 (40 15)  (1076 159)  (1076 159)  LC_7 Logic Functioning bit
 (41 15)  (1077 159)  (1077 159)  LC_7 Logic Functioning bit
 (42 15)  (1078 159)  (1078 159)  LC_7 Logic Functioning bit
 (43 15)  (1079 159)  (1079 159)  LC_7 Logic Functioning bit


LogicTile_21_9

 (5 0)  (1095 144)  (1095 144)  routing T_21_9.sp4_h_l_44 <X> T_21_9.sp4_h_r_0
 (4 1)  (1094 145)  (1094 145)  routing T_21_9.sp4_h_l_44 <X> T_21_9.sp4_h_r_0
 (4 2)  (1094 146)  (1094 146)  routing T_21_9.sp4_h_r_0 <X> T_21_9.sp4_v_t_37
 (8 2)  (1098 146)  (1098 146)  routing T_21_9.sp4_v_t_42 <X> T_21_9.sp4_h_l_36
 (9 2)  (1099 146)  (1099 146)  routing T_21_9.sp4_v_t_42 <X> T_21_9.sp4_h_l_36
 (10 2)  (1100 146)  (1100 146)  routing T_21_9.sp4_v_t_42 <X> T_21_9.sp4_h_l_36
 (5 3)  (1095 147)  (1095 147)  routing T_21_9.sp4_h_r_0 <X> T_21_9.sp4_v_t_37
 (11 3)  (1101 147)  (1101 147)  routing T_21_9.sp4_h_r_2 <X> T_21_9.sp4_h_l_39
 (2 4)  (1092 148)  (1092 148)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (10 4)  (1100 148)  (1100 148)  routing T_21_9.sp4_v_t_46 <X> T_21_9.sp4_h_r_4
 (8 6)  (1098 150)  (1098 150)  routing T_21_9.sp4_v_t_41 <X> T_21_9.sp4_h_l_41
 (9 6)  (1099 150)  (1099 150)  routing T_21_9.sp4_v_t_41 <X> T_21_9.sp4_h_l_41
 (11 7)  (1101 151)  (1101 151)  routing T_21_9.sp4_h_r_5 <X> T_21_9.sp4_h_l_40
 (7 8)  (1097 152)  (1097 152)  Column buffer control bit: LH_colbuf_cntl_1

 (5 11)  (1095 155)  (1095 155)  routing T_21_9.sp4_h_l_43 <X> T_21_9.sp4_v_t_43
 (4 12)  (1094 156)  (1094 156)  routing T_21_9.sp4_h_l_38 <X> T_21_9.sp4_v_b_9
 (6 12)  (1096 156)  (1096 156)  routing T_21_9.sp4_h_l_38 <X> T_21_9.sp4_v_b_9
 (7 12)  (1097 156)  (1097 156)  Column buffer control bit: LH_colbuf_cntl_5

 (5 13)  (1095 157)  (1095 157)  routing T_21_9.sp4_h_l_38 <X> T_21_9.sp4_v_b_9
 (7 13)  (1097 157)  (1097 157)  Column buffer control bit: LH_colbuf_cntl_4

 (2 14)  (1092 158)  (1092 158)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (8 15)  (1098 159)  (1098 159)  routing T_21_9.sp4_h_r_4 <X> T_21_9.sp4_v_t_47
 (9 15)  (1099 159)  (1099 159)  routing T_21_9.sp4_h_r_4 <X> T_21_9.sp4_v_t_47
 (10 15)  (1100 159)  (1100 159)  routing T_21_9.sp4_h_r_4 <X> T_21_9.sp4_v_t_47
 (11 15)  (1101 159)  (1101 159)  routing T_21_9.sp4_h_r_11 <X> T_21_9.sp4_h_l_46


LogicTile_22_9

 (21 0)  (1165 144)  (1165 144)  routing T_22_9.sp4_h_r_19 <X> T_22_9.lc_trk_g0_3
 (22 0)  (1166 144)  (1166 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1167 144)  (1167 144)  routing T_22_9.sp4_h_r_19 <X> T_22_9.lc_trk_g0_3
 (24 0)  (1168 144)  (1168 144)  routing T_22_9.sp4_h_r_19 <X> T_22_9.lc_trk_g0_3
 (27 0)  (1171 144)  (1171 144)  routing T_22_9.lc_trk_g1_6 <X> T_22_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 144)  (1173 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 144)  (1174 144)  routing T_22_9.lc_trk_g1_6 <X> T_22_9.wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 144)  (1176 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (41 0)  (1185 144)  (1185 144)  LC_0 Logic Functioning bit
 (43 0)  (1187 144)  (1187 144)  LC_0 Logic Functioning bit
 (45 0)  (1189 144)  (1189 144)  LC_0 Logic Functioning bit
 (46 0)  (1190 144)  (1190 144)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (21 1)  (1165 145)  (1165 145)  routing T_22_9.sp4_h_r_19 <X> T_22_9.lc_trk_g0_3
 (30 1)  (1174 145)  (1174 145)  routing T_22_9.lc_trk_g1_6 <X> T_22_9.wire_logic_cluster/lc_0/in_1
 (31 1)  (1175 145)  (1175 145)  routing T_22_9.lc_trk_g0_3 <X> T_22_9.wire_logic_cluster/lc_0/in_3
 (41 1)  (1185 145)  (1185 145)  LC_0 Logic Functioning bit
 (43 1)  (1187 145)  (1187 145)  LC_0 Logic Functioning bit
 (45 1)  (1189 145)  (1189 145)  LC_0 Logic Functioning bit
 (51 1)  (1195 145)  (1195 145)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (1145 146)  (1145 146)  routing T_22_9.glb_netwk_5 <X> T_22_9.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 146)  (1146 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (1152 146)  (1152 146)  routing T_22_9.sp4_h_r_5 <X> T_22_9.sp4_h_l_36
 (10 2)  (1154 146)  (1154 146)  routing T_22_9.sp4_h_r_5 <X> T_22_9.sp4_h_l_36
 (31 2)  (1175 146)  (1175 146)  routing T_22_9.lc_trk_g3_5 <X> T_22_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 146)  (1176 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 146)  (1177 146)  routing T_22_9.lc_trk_g3_5 <X> T_22_9.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 146)  (1178 146)  routing T_22_9.lc_trk_g3_5 <X> T_22_9.wire_logic_cluster/lc_1/in_3
 (37 2)  (1181 146)  (1181 146)  LC_1 Logic Functioning bit
 (39 2)  (1183 146)  (1183 146)  LC_1 Logic Functioning bit
 (45 2)  (1189 146)  (1189 146)  LC_1 Logic Functioning bit
 (0 3)  (1144 147)  (1144 147)  routing T_22_9.glb_netwk_5 <X> T_22_9.wire_logic_cluster/lc_7/clk
 (22 3)  (1166 147)  (1166 147)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1169 147)  (1169 147)  routing T_22_9.sp4_r_v_b_30 <X> T_22_9.lc_trk_g0_6
 (26 3)  (1170 147)  (1170 147)  routing T_22_9.lc_trk_g0_3 <X> T_22_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 147)  (1173 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (1180 147)  (1180 147)  LC_1 Logic Functioning bit
 (38 3)  (1182 147)  (1182 147)  LC_1 Logic Functioning bit
 (45 3)  (1189 147)  (1189 147)  LC_1 Logic Functioning bit
 (46 3)  (1190 147)  (1190 147)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (1 4)  (1145 148)  (1145 148)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (29 4)  (1173 148)  (1173 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 148)  (1175 148)  routing T_22_9.lc_trk_g2_5 <X> T_22_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 148)  (1176 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 148)  (1177 148)  routing T_22_9.lc_trk_g2_5 <X> T_22_9.wire_logic_cluster/lc_2/in_3
 (37 4)  (1181 148)  (1181 148)  LC_2 Logic Functioning bit
 (39 4)  (1183 148)  (1183 148)  LC_2 Logic Functioning bit
 (45 4)  (1189 148)  (1189 148)  LC_2 Logic Functioning bit
 (53 4)  (1197 148)  (1197 148)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (1144 149)  (1144 149)  routing T_22_9.glb_netwk_3 <X> T_22_9.wire_logic_cluster/lc_7/cen
 (30 5)  (1174 149)  (1174 149)  routing T_22_9.lc_trk_g0_3 <X> T_22_9.wire_logic_cluster/lc_2/in_1
 (37 5)  (1181 149)  (1181 149)  LC_2 Logic Functioning bit
 (39 5)  (1183 149)  (1183 149)  LC_2 Logic Functioning bit
 (45 5)  (1189 149)  (1189 149)  LC_2 Logic Functioning bit
 (51 5)  (1195 149)  (1195 149)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (1197 149)  (1197 149)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (8 6)  (1152 150)  (1152 150)  routing T_22_9.sp4_v_t_41 <X> T_22_9.sp4_h_l_41
 (9 6)  (1153 150)  (1153 150)  routing T_22_9.sp4_v_t_41 <X> T_22_9.sp4_h_l_41
 (25 6)  (1169 150)  (1169 150)  routing T_22_9.sp4_v_t_3 <X> T_22_9.lc_trk_g1_6
 (31 6)  (1175 150)  (1175 150)  routing T_22_9.lc_trk_g0_6 <X> T_22_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 150)  (1176 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (1181 150)  (1181 150)  LC_3 Logic Functioning bit
 (39 6)  (1183 150)  (1183 150)  LC_3 Logic Functioning bit
 (45 6)  (1189 150)  (1189 150)  LC_3 Logic Functioning bit
 (22 7)  (1166 151)  (1166 151)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (1167 151)  (1167 151)  routing T_22_9.sp4_v_t_3 <X> T_22_9.lc_trk_g1_6
 (25 7)  (1169 151)  (1169 151)  routing T_22_9.sp4_v_t_3 <X> T_22_9.lc_trk_g1_6
 (26 7)  (1170 151)  (1170 151)  routing T_22_9.lc_trk_g0_3 <X> T_22_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 151)  (1173 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (1175 151)  (1175 151)  routing T_22_9.lc_trk_g0_6 <X> T_22_9.wire_logic_cluster/lc_3/in_3
 (36 7)  (1180 151)  (1180 151)  LC_3 Logic Functioning bit
 (38 7)  (1182 151)  (1182 151)  LC_3 Logic Functioning bit
 (45 7)  (1189 151)  (1189 151)  LC_3 Logic Functioning bit
 (53 7)  (1197 151)  (1197 151)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (2 8)  (1146 152)  (1146 152)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (21 8)  (1165 152)  (1165 152)  routing T_22_9.sp4_v_t_22 <X> T_22_9.lc_trk_g2_3
 (22 8)  (1166 152)  (1166 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1167 152)  (1167 152)  routing T_22_9.sp4_v_t_22 <X> T_22_9.lc_trk_g2_3
 (29 8)  (1173 152)  (1173 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 152)  (1176 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 152)  (1177 152)  routing T_22_9.lc_trk_g2_3 <X> T_22_9.wire_logic_cluster/lc_4/in_3
 (37 8)  (1181 152)  (1181 152)  LC_4 Logic Functioning bit
 (39 8)  (1183 152)  (1183 152)  LC_4 Logic Functioning bit
 (45 8)  (1189 152)  (1189 152)  LC_4 Logic Functioning bit
 (51 8)  (1195 152)  (1195 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (1165 153)  (1165 153)  routing T_22_9.sp4_v_t_22 <X> T_22_9.lc_trk_g2_3
 (30 9)  (1174 153)  (1174 153)  routing T_22_9.lc_trk_g0_3 <X> T_22_9.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 153)  (1175 153)  routing T_22_9.lc_trk_g2_3 <X> T_22_9.wire_logic_cluster/lc_4/in_3
 (37 9)  (1181 153)  (1181 153)  LC_4 Logic Functioning bit
 (39 9)  (1183 153)  (1183 153)  LC_4 Logic Functioning bit
 (44 9)  (1188 153)  (1188 153)  LC_4 Logic Functioning bit
 (45 9)  (1189 153)  (1189 153)  LC_4 Logic Functioning bit
 (7 10)  (1151 154)  (1151 154)  Column buffer control bit: LH_colbuf_cntl_3

 (8 10)  (1152 154)  (1152 154)  routing T_22_9.sp4_v_t_36 <X> T_22_9.sp4_h_l_42
 (9 10)  (1153 154)  (1153 154)  routing T_22_9.sp4_v_t_36 <X> T_22_9.sp4_h_l_42
 (10 10)  (1154 154)  (1154 154)  routing T_22_9.sp4_v_t_36 <X> T_22_9.sp4_h_l_42
 (15 10)  (1159 154)  (1159 154)  routing T_22_9.sp4_h_l_16 <X> T_22_9.lc_trk_g2_5
 (16 10)  (1160 154)  (1160 154)  routing T_22_9.sp4_h_l_16 <X> T_22_9.lc_trk_g2_5
 (17 10)  (1161 154)  (1161 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (31 10)  (1175 154)  (1175 154)  routing T_22_9.lc_trk_g3_7 <X> T_22_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 154)  (1176 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 154)  (1177 154)  routing T_22_9.lc_trk_g3_7 <X> T_22_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 154)  (1178 154)  routing T_22_9.lc_trk_g3_7 <X> T_22_9.wire_logic_cluster/lc_5/in_3
 (37 10)  (1181 154)  (1181 154)  LC_5 Logic Functioning bit
 (39 10)  (1183 154)  (1183 154)  LC_5 Logic Functioning bit
 (45 10)  (1189 154)  (1189 154)  LC_5 Logic Functioning bit
 (51 10)  (1195 154)  (1195 154)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (1162 155)  (1162 155)  routing T_22_9.sp4_h_l_16 <X> T_22_9.lc_trk_g2_5
 (26 11)  (1170 155)  (1170 155)  routing T_22_9.lc_trk_g0_3 <X> T_22_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 155)  (1173 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 155)  (1175 155)  routing T_22_9.lc_trk_g3_7 <X> T_22_9.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 155)  (1180 155)  LC_5 Logic Functioning bit
 (38 11)  (1182 155)  (1182 155)  LC_5 Logic Functioning bit
 (45 11)  (1189 155)  (1189 155)  LC_5 Logic Functioning bit
 (4 12)  (1148 156)  (1148 156)  routing T_22_9.sp4_v_t_44 <X> T_22_9.sp4_v_b_9
 (7 12)  (1151 156)  (1151 156)  Column buffer control bit: LH_colbuf_cntl_5

 (21 12)  (1165 156)  (1165 156)  routing T_22_9.sp4_h_r_35 <X> T_22_9.lc_trk_g3_3
 (22 12)  (1166 156)  (1166 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1167 156)  (1167 156)  routing T_22_9.sp4_h_r_35 <X> T_22_9.lc_trk_g3_3
 (24 12)  (1168 156)  (1168 156)  routing T_22_9.sp4_h_r_35 <X> T_22_9.lc_trk_g3_3
 (29 12)  (1173 156)  (1173 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 156)  (1175 156)  routing T_22_9.lc_trk_g3_4 <X> T_22_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 156)  (1176 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 156)  (1177 156)  routing T_22_9.lc_trk_g3_4 <X> T_22_9.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 156)  (1178 156)  routing T_22_9.lc_trk_g3_4 <X> T_22_9.wire_logic_cluster/lc_6/in_3
 (37 12)  (1181 156)  (1181 156)  LC_6 Logic Functioning bit
 (39 12)  (1183 156)  (1183 156)  LC_6 Logic Functioning bit
 (45 12)  (1189 156)  (1189 156)  LC_6 Logic Functioning bit
 (51 12)  (1195 156)  (1195 156)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (7 13)  (1151 157)  (1151 157)  Column buffer control bit: LH_colbuf_cntl_4

 (30 13)  (1174 157)  (1174 157)  routing T_22_9.lc_trk_g0_3 <X> T_22_9.wire_logic_cluster/lc_6/in_1
 (37 13)  (1181 157)  (1181 157)  LC_6 Logic Functioning bit
 (39 13)  (1183 157)  (1183 157)  LC_6 Logic Functioning bit
 (45 13)  (1189 157)  (1189 157)  LC_6 Logic Functioning bit
 (48 13)  (1192 157)  (1192 157)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (1144 158)  (1144 158)  routing T_22_9.glb_netwk_4 <X> T_22_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 158)  (1145 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (1152 158)  (1152 158)  routing T_22_9.sp4_h_r_2 <X> T_22_9.sp4_h_l_47
 (10 14)  (1154 158)  (1154 158)  routing T_22_9.sp4_h_r_2 <X> T_22_9.sp4_h_l_47
 (11 14)  (1155 158)  (1155 158)  routing T_22_9.sp4_h_r_5 <X> T_22_9.sp4_v_t_46
 (13 14)  (1157 158)  (1157 158)  routing T_22_9.sp4_h_r_5 <X> T_22_9.sp4_v_t_46
 (15 14)  (1159 158)  (1159 158)  routing T_22_9.sp4_h_l_24 <X> T_22_9.lc_trk_g3_5
 (16 14)  (1160 158)  (1160 158)  routing T_22_9.sp4_h_l_24 <X> T_22_9.lc_trk_g3_5
 (17 14)  (1161 158)  (1161 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1162 158)  (1162 158)  routing T_22_9.sp4_h_l_24 <X> T_22_9.lc_trk_g3_5
 (21 14)  (1165 158)  (1165 158)  routing T_22_9.sp4_h_r_39 <X> T_22_9.lc_trk_g3_7
 (22 14)  (1166 158)  (1166 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1167 158)  (1167 158)  routing T_22_9.sp4_h_r_39 <X> T_22_9.lc_trk_g3_7
 (24 14)  (1168 158)  (1168 158)  routing T_22_9.sp4_h_r_39 <X> T_22_9.lc_trk_g3_7
 (32 14)  (1176 158)  (1176 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 158)  (1177 158)  routing T_22_9.lc_trk_g3_3 <X> T_22_9.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 158)  (1178 158)  routing T_22_9.lc_trk_g3_3 <X> T_22_9.wire_logic_cluster/lc_7/in_3
 (37 14)  (1181 158)  (1181 158)  LC_7 Logic Functioning bit
 (39 14)  (1183 158)  (1183 158)  LC_7 Logic Functioning bit
 (45 14)  (1189 158)  (1189 158)  LC_7 Logic Functioning bit
 (3 15)  (1147 159)  (1147 159)  routing T_22_9.sp12_h_l_22 <X> T_22_9.sp12_v_t_22
 (12 15)  (1156 159)  (1156 159)  routing T_22_9.sp4_h_r_5 <X> T_22_9.sp4_v_t_46
 (17 15)  (1161 159)  (1161 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (26 15)  (1170 159)  (1170 159)  routing T_22_9.lc_trk_g0_3 <X> T_22_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 159)  (1173 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 159)  (1175 159)  routing T_22_9.lc_trk_g3_3 <X> T_22_9.wire_logic_cluster/lc_7/in_3
 (36 15)  (1180 159)  (1180 159)  LC_7 Logic Functioning bit
 (38 15)  (1182 159)  (1182 159)  LC_7 Logic Functioning bit
 (45 15)  (1189 159)  (1189 159)  LC_7 Logic Functioning bit
 (53 15)  (1197 159)  (1197 159)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_23_9

 (26 0)  (1224 144)  (1224 144)  routing T_23_9.lc_trk_g2_4 <X> T_23_9.wire_logic_cluster/lc_0/in_0
 (31 0)  (1229 144)  (1229 144)  routing T_23_9.lc_trk_g1_4 <X> T_23_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 144)  (1230 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 144)  (1232 144)  routing T_23_9.lc_trk_g1_4 <X> T_23_9.wire_logic_cluster/lc_0/in_3
 (37 0)  (1235 144)  (1235 144)  LC_0 Logic Functioning bit
 (39 0)  (1237 144)  (1237 144)  LC_0 Logic Functioning bit
 (45 0)  (1243 144)  (1243 144)  LC_0 Logic Functioning bit
 (46 0)  (1244 144)  (1244 144)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (28 1)  (1226 145)  (1226 145)  routing T_23_9.lc_trk_g2_4 <X> T_23_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 145)  (1227 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (1234 145)  (1234 145)  LC_0 Logic Functioning bit
 (38 1)  (1236 145)  (1236 145)  LC_0 Logic Functioning bit
 (45 1)  (1243 145)  (1243 145)  LC_0 Logic Functioning bit
 (1 2)  (1199 146)  (1199 146)  routing T_23_9.glb_netwk_5 <X> T_23_9.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 146)  (1200 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (3 2)  (1201 146)  (1201 146)  routing T_23_9.sp12_v_t_23 <X> T_23_9.sp12_h_l_23
 (6 2)  (1204 146)  (1204 146)  routing T_23_9.sp4_h_l_42 <X> T_23_9.sp4_v_t_37
 (12 2)  (1210 146)  (1210 146)  routing T_23_9.sp4_v_t_39 <X> T_23_9.sp4_h_l_39
 (28 2)  (1226 146)  (1226 146)  routing T_23_9.lc_trk_g2_4 <X> T_23_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 146)  (1227 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 146)  (1228 146)  routing T_23_9.lc_trk_g2_4 <X> T_23_9.wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 146)  (1229 146)  routing T_23_9.lc_trk_g2_6 <X> T_23_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 146)  (1230 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 146)  (1231 146)  routing T_23_9.lc_trk_g2_6 <X> T_23_9.wire_logic_cluster/lc_1/in_3
 (37 2)  (1235 146)  (1235 146)  LC_1 Logic Functioning bit
 (39 2)  (1237 146)  (1237 146)  LC_1 Logic Functioning bit
 (45 2)  (1243 146)  (1243 146)  LC_1 Logic Functioning bit
 (0 3)  (1198 147)  (1198 147)  routing T_23_9.glb_netwk_5 <X> T_23_9.wire_logic_cluster/lc_7/clk
 (11 3)  (1209 147)  (1209 147)  routing T_23_9.sp4_v_t_39 <X> T_23_9.sp4_h_l_39
 (31 3)  (1229 147)  (1229 147)  routing T_23_9.lc_trk_g2_6 <X> T_23_9.wire_logic_cluster/lc_1/in_3
 (37 3)  (1235 147)  (1235 147)  LC_1 Logic Functioning bit
 (39 3)  (1237 147)  (1237 147)  LC_1 Logic Functioning bit
 (45 3)  (1243 147)  (1243 147)  LC_1 Logic Functioning bit
 (46 3)  (1244 147)  (1244 147)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (0 4)  (1198 148)  (1198 148)  routing T_23_9.lc_trk_g3_3 <X> T_23_9.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 148)  (1199 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (26 4)  (1224 148)  (1224 148)  routing T_23_9.lc_trk_g2_4 <X> T_23_9.wire_logic_cluster/lc_2/in_0
 (32 4)  (1230 148)  (1230 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 148)  (1231 148)  routing T_23_9.lc_trk_g3_0 <X> T_23_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 148)  (1232 148)  routing T_23_9.lc_trk_g3_0 <X> T_23_9.wire_logic_cluster/lc_2/in_3
 (37 4)  (1235 148)  (1235 148)  LC_2 Logic Functioning bit
 (39 4)  (1237 148)  (1237 148)  LC_2 Logic Functioning bit
 (45 4)  (1243 148)  (1243 148)  LC_2 Logic Functioning bit
 (0 5)  (1198 149)  (1198 149)  routing T_23_9.lc_trk_g3_3 <X> T_23_9.wire_logic_cluster/lc_7/cen
 (1 5)  (1199 149)  (1199 149)  routing T_23_9.lc_trk_g3_3 <X> T_23_9.wire_logic_cluster/lc_7/cen
 (28 5)  (1226 149)  (1226 149)  routing T_23_9.lc_trk_g2_4 <X> T_23_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 149)  (1227 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (1234 149)  (1234 149)  LC_2 Logic Functioning bit
 (38 5)  (1236 149)  (1236 149)  LC_2 Logic Functioning bit
 (45 5)  (1243 149)  (1243 149)  LC_2 Logic Functioning bit
 (47 5)  (1245 149)  (1245 149)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (1249 149)  (1249 149)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (6 6)  (1204 150)  (1204 150)  routing T_23_9.sp4_h_l_47 <X> T_23_9.sp4_v_t_38
 (8 6)  (1206 150)  (1206 150)  routing T_23_9.sp4_v_t_47 <X> T_23_9.sp4_h_l_41
 (9 6)  (1207 150)  (1207 150)  routing T_23_9.sp4_v_t_47 <X> T_23_9.sp4_h_l_41
 (10 6)  (1208 150)  (1208 150)  routing T_23_9.sp4_v_t_47 <X> T_23_9.sp4_h_l_41
 (11 6)  (1209 150)  (1209 150)  routing T_23_9.sp4_h_l_37 <X> T_23_9.sp4_v_t_40
 (12 6)  (1210 150)  (1210 150)  routing T_23_9.sp4_h_r_2 <X> T_23_9.sp4_h_l_40
 (26 6)  (1224 150)  (1224 150)  routing T_23_9.lc_trk_g3_6 <X> T_23_9.wire_logic_cluster/lc_3/in_0
 (31 6)  (1229 150)  (1229 150)  routing T_23_9.lc_trk_g2_4 <X> T_23_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 150)  (1230 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 150)  (1231 150)  routing T_23_9.lc_trk_g2_4 <X> T_23_9.wire_logic_cluster/lc_3/in_3
 (41 6)  (1239 150)  (1239 150)  LC_3 Logic Functioning bit
 (43 6)  (1241 150)  (1241 150)  LC_3 Logic Functioning bit
 (45 6)  (1243 150)  (1243 150)  LC_3 Logic Functioning bit
 (13 7)  (1211 151)  (1211 151)  routing T_23_9.sp4_h_r_2 <X> T_23_9.sp4_h_l_40
 (15 7)  (1213 151)  (1213 151)  routing T_23_9.sp4_v_t_9 <X> T_23_9.lc_trk_g1_4
 (16 7)  (1214 151)  (1214 151)  routing T_23_9.sp4_v_t_9 <X> T_23_9.lc_trk_g1_4
 (17 7)  (1215 151)  (1215 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (1220 151)  (1220 151)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (1221 151)  (1221 151)  routing T_23_9.sp12_h_l_21 <X> T_23_9.lc_trk_g1_6
 (25 7)  (1223 151)  (1223 151)  routing T_23_9.sp12_h_l_21 <X> T_23_9.lc_trk_g1_6
 (26 7)  (1224 151)  (1224 151)  routing T_23_9.lc_trk_g3_6 <X> T_23_9.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 151)  (1225 151)  routing T_23_9.lc_trk_g3_6 <X> T_23_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 151)  (1226 151)  routing T_23_9.lc_trk_g3_6 <X> T_23_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 151)  (1227 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (40 7)  (1238 151)  (1238 151)  LC_3 Logic Functioning bit
 (42 7)  (1240 151)  (1240 151)  LC_3 Logic Functioning bit
 (45 7)  (1243 151)  (1243 151)  LC_3 Logic Functioning bit
 (51 7)  (1249 151)  (1249 151)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (1212 152)  (1212 152)  routing T_23_9.sp4_v_t_21 <X> T_23_9.lc_trk_g2_0
 (26 8)  (1224 152)  (1224 152)  routing T_23_9.lc_trk_g2_4 <X> T_23_9.wire_logic_cluster/lc_4/in_0
 (31 8)  (1229 152)  (1229 152)  routing T_23_9.lc_trk_g1_6 <X> T_23_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 152)  (1230 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 152)  (1232 152)  routing T_23_9.lc_trk_g1_6 <X> T_23_9.wire_logic_cluster/lc_4/in_3
 (37 8)  (1235 152)  (1235 152)  LC_4 Logic Functioning bit
 (39 8)  (1237 152)  (1237 152)  LC_4 Logic Functioning bit
 (45 8)  (1243 152)  (1243 152)  LC_4 Logic Functioning bit
 (14 9)  (1212 153)  (1212 153)  routing T_23_9.sp4_v_t_21 <X> T_23_9.lc_trk_g2_0
 (16 9)  (1214 153)  (1214 153)  routing T_23_9.sp4_v_t_21 <X> T_23_9.lc_trk_g2_0
 (17 9)  (1215 153)  (1215 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (28 9)  (1226 153)  (1226 153)  routing T_23_9.lc_trk_g2_4 <X> T_23_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 153)  (1227 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1229 153)  (1229 153)  routing T_23_9.lc_trk_g1_6 <X> T_23_9.wire_logic_cluster/lc_4/in_3
 (36 9)  (1234 153)  (1234 153)  LC_4 Logic Functioning bit
 (38 9)  (1236 153)  (1236 153)  LC_4 Logic Functioning bit
 (45 9)  (1243 153)  (1243 153)  LC_4 Logic Functioning bit
 (46 9)  (1244 153)  (1244 153)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (12 10)  (1210 154)  (1210 154)  routing T_23_9.sp4_v_t_45 <X> T_23_9.sp4_h_l_45
 (25 10)  (1223 154)  (1223 154)  routing T_23_9.sp4_h_r_46 <X> T_23_9.lc_trk_g2_6
 (28 10)  (1226 154)  (1226 154)  routing T_23_9.lc_trk_g2_4 <X> T_23_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 154)  (1227 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 154)  (1228 154)  routing T_23_9.lc_trk_g2_4 <X> T_23_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 154)  (1230 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 154)  (1231 154)  routing T_23_9.lc_trk_g2_0 <X> T_23_9.wire_logic_cluster/lc_5/in_3
 (37 10)  (1235 154)  (1235 154)  LC_5 Logic Functioning bit
 (39 10)  (1237 154)  (1237 154)  LC_5 Logic Functioning bit
 (45 10)  (1243 154)  (1243 154)  LC_5 Logic Functioning bit
 (46 10)  (1244 154)  (1244 154)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (5 11)  (1203 155)  (1203 155)  routing T_23_9.sp4_h_l_43 <X> T_23_9.sp4_v_t_43
 (11 11)  (1209 155)  (1209 155)  routing T_23_9.sp4_v_t_45 <X> T_23_9.sp4_h_l_45
 (14 11)  (1212 155)  (1212 155)  routing T_23_9.sp4_h_l_17 <X> T_23_9.lc_trk_g2_4
 (15 11)  (1213 155)  (1213 155)  routing T_23_9.sp4_h_l_17 <X> T_23_9.lc_trk_g2_4
 (16 11)  (1214 155)  (1214 155)  routing T_23_9.sp4_h_l_17 <X> T_23_9.lc_trk_g2_4
 (17 11)  (1215 155)  (1215 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (1220 155)  (1220 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1221 155)  (1221 155)  routing T_23_9.sp4_h_r_46 <X> T_23_9.lc_trk_g2_6
 (24 11)  (1222 155)  (1222 155)  routing T_23_9.sp4_h_r_46 <X> T_23_9.lc_trk_g2_6
 (25 11)  (1223 155)  (1223 155)  routing T_23_9.sp4_h_r_46 <X> T_23_9.lc_trk_g2_6
 (37 11)  (1235 155)  (1235 155)  LC_5 Logic Functioning bit
 (39 11)  (1237 155)  (1237 155)  LC_5 Logic Functioning bit
 (44 11)  (1242 155)  (1242 155)  LC_5 Logic Functioning bit
 (45 11)  (1243 155)  (1243 155)  LC_5 Logic Functioning bit
 (51 11)  (1249 155)  (1249 155)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (7 12)  (1205 156)  (1205 156)  Column buffer control bit: LH_colbuf_cntl_5

 (21 12)  (1219 156)  (1219 156)  routing T_23_9.sp4_h_r_43 <X> T_23_9.lc_trk_g3_3
 (22 12)  (1220 156)  (1220 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1221 156)  (1221 156)  routing T_23_9.sp4_h_r_43 <X> T_23_9.lc_trk_g3_3
 (24 12)  (1222 156)  (1222 156)  routing T_23_9.sp4_h_r_43 <X> T_23_9.lc_trk_g3_3
 (7 13)  (1205 157)  (1205 157)  Column buffer control bit: LH_colbuf_cntl_4

 (14 13)  (1212 157)  (1212 157)  routing T_23_9.sp4_h_r_24 <X> T_23_9.lc_trk_g3_0
 (15 13)  (1213 157)  (1213 157)  routing T_23_9.sp4_h_r_24 <X> T_23_9.lc_trk_g3_0
 (16 13)  (1214 157)  (1214 157)  routing T_23_9.sp4_h_r_24 <X> T_23_9.lc_trk_g3_0
 (17 13)  (1215 157)  (1215 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (1219 157)  (1219 157)  routing T_23_9.sp4_h_r_43 <X> T_23_9.lc_trk_g3_3
 (0 14)  (1198 158)  (1198 158)  routing T_23_9.glb_netwk_4 <X> T_23_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 158)  (1199 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 14)  (1205 158)  (1205 158)  Column buffer control bit: LH_colbuf_cntl_7

 (12 14)  (1210 158)  (1210 158)  routing T_23_9.sp4_h_r_8 <X> T_23_9.sp4_h_l_46
 (25 14)  (1223 158)  (1223 158)  routing T_23_9.sp4_v_b_30 <X> T_23_9.lc_trk_g3_6
 (5 15)  (1203 159)  (1203 159)  routing T_23_9.sp4_h_l_44 <X> T_23_9.sp4_v_t_44
 (7 15)  (1205 159)  (1205 159)  Column buffer control bit: LH_colbuf_cntl_6

 (13 15)  (1211 159)  (1211 159)  routing T_23_9.sp4_h_r_8 <X> T_23_9.sp4_h_l_46
 (22 15)  (1220 159)  (1220 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1221 159)  (1221 159)  routing T_23_9.sp4_v_b_30 <X> T_23_9.lc_trk_g3_6


LogicTile_24_9

 (12 2)  (1264 146)  (1264 146)  routing T_24_9.sp4_v_t_45 <X> T_24_9.sp4_h_l_39
 (11 3)  (1263 147)  (1263 147)  routing T_24_9.sp4_v_t_45 <X> T_24_9.sp4_h_l_39
 (13 3)  (1265 147)  (1265 147)  routing T_24_9.sp4_v_t_45 <X> T_24_9.sp4_h_l_39
 (3 7)  (1255 151)  (1255 151)  routing T_24_9.sp12_h_l_23 <X> T_24_9.sp12_v_t_23
 (7 9)  (1259 153)  (1259 153)  Column buffer control bit: LH_colbuf_cntl_0

 (8 11)  (1260 155)  (1260 155)  routing T_24_9.sp4_h_l_42 <X> T_24_9.sp4_v_t_42
 (7 12)  (1259 156)  (1259 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (1259 157)  (1259 157)  Column buffer control bit: LH_colbuf_cntl_4

 (3 15)  (1255 159)  (1255 159)  routing T_24_9.sp12_h_l_22 <X> T_24_9.sp12_v_t_22


RAM_Tile_25_9

 (11 2)  (1317 146)  (1317 146)  routing T_25_9.sp4_h_l_44 <X> T_25_9.sp4_v_t_39
 (11 6)  (1317 150)  (1317 150)  routing T_25_9.sp4_h_l_37 <X> T_25_9.sp4_v_t_40
 (5 10)  (1311 154)  (1311 154)  routing T_25_9.sp4_v_t_37 <X> T_25_9.sp4_h_l_43
 (4 11)  (1310 155)  (1310 155)  routing T_25_9.sp4_v_t_37 <X> T_25_9.sp4_h_l_43
 (6 11)  (1312 155)  (1312 155)  routing T_25_9.sp4_v_t_37 <X> T_25_9.sp4_h_l_43
 (12 14)  (1318 158)  (1318 158)  routing T_25_9.sp4_v_t_46 <X> T_25_9.sp4_h_l_46
 (11 15)  (1317 159)  (1317 159)  routing T_25_9.sp4_v_t_46 <X> T_25_9.sp4_h_l_46


LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8

 (19 6)  (91 134)  (91 134)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8

 (12 0)  (408 128)  (408 128)  routing T_8_8.sp4_v_b_2 <X> T_8_8.sp4_h_r_2
 (29 0)  (425 128)  (425 128)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g0_7 wire_bram/ram/WDATA_7
 (30 0)  (426 128)  (426 128)  routing T_8_8.lc_trk_g0_7 <X> T_8_8.wire_bram/ram/WDATA_7
 (11 1)  (407 129)  (407 129)  routing T_8_8.sp4_v_b_2 <X> T_8_8.sp4_h_r_2
 (30 1)  (426 129)  (426 129)  routing T_8_8.lc_trk_g0_7 <X> T_8_8.wire_bram/ram/WDATA_7
 (37 1)  (433 129)  (433 129)  Enable bit of Mux _out_links/OutMux7_0 => wire_bram/ram/RDATA_7 sp4_h_l_5
 (1 2)  (397 130)  (397 130)  routing T_8_8.glb_netwk_5 <X> T_8_8.wire_bram/ram/WCLK
 (2 2)  (398 130)  (398 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (22 2)  (418 130)  (418 130)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (28 2)  (424 130)  (424 130)  routing T_8_8.lc_trk_g2_6 <X> T_8_8.wire_bram/ram/WDATA_6
 (29 2)  (425 130)  (425 130)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_6 wire_bram/ram/WDATA_6
 (30 2)  (426 130)  (426 130)  routing T_8_8.lc_trk_g2_6 <X> T_8_8.wire_bram/ram/WDATA_6
 (36 2)  (432 130)  (432 130)  Enable bit of Mux _out_links/OutMux8_1 => wire_bram/ram/RDATA_6 sp4_h_r_34
 (0 3)  (396 131)  (396 131)  routing T_8_8.glb_netwk_5 <X> T_8_8.wire_bram/ram/WCLK
 (8 3)  (404 131)  (404 131)  routing T_8_8.sp4_h_r_7 <X> T_8_8.sp4_v_t_36
 (9 3)  (405 131)  (405 131)  routing T_8_8.sp4_h_r_7 <X> T_8_8.sp4_v_t_36
 (10 3)  (406 131)  (406 131)  routing T_8_8.sp4_h_r_7 <X> T_8_8.sp4_v_t_36
 (21 3)  (417 131)  (417 131)  routing T_8_8.sp4_r_v_b_31 <X> T_8_8.lc_trk_g0_7
 (30 3)  (426 131)  (426 131)  routing T_8_8.lc_trk_g2_6 <X> T_8_8.wire_bram/ram/WDATA_6
 (0 4)  (396 132)  (396 132)  routing T_8_8.lc_trk_g3_3 <X> T_8_8.wire_bram/ram/WCLKE
 (1 4)  (397 132)  (397 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (5 4)  (401 132)  (401 132)  routing T_8_8.sp4_v_b_3 <X> T_8_8.sp4_h_r_3
 (7 4)  (403 132)  (403 132)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (27 4)  (423 132)  (423 132)  routing T_8_8.lc_trk_g3_4 <X> T_8_8.wire_bram/ram/WDATA_5
 (28 4)  (424 132)  (424 132)  routing T_8_8.lc_trk_g3_4 <X> T_8_8.wire_bram/ram/WDATA_5
 (29 4)  (425 132)  (425 132)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_4 wire_bram/ram/WDATA_5
 (30 4)  (426 132)  (426 132)  routing T_8_8.lc_trk_g3_4 <X> T_8_8.wire_bram/ram/WDATA_5
 (0 5)  (396 133)  (396 133)  routing T_8_8.lc_trk_g3_3 <X> T_8_8.wire_bram/ram/WCLKE
 (1 5)  (397 133)  (397 133)  routing T_8_8.lc_trk_g3_3 <X> T_8_8.wire_bram/ram/WCLKE
 (6 5)  (402 133)  (402 133)  routing T_8_8.sp4_v_b_3 <X> T_8_8.sp4_h_r_3
 (7 5)  (403 133)  (403 133)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (37 5)  (433 133)  (433 133)  Enable bit of Mux _out_links/OutMux7_2 => wire_bram/ram/RDATA_5 sp4_h_r_20
 (7 6)  (403 134)  (403 134)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (11 6)  (407 134)  (407 134)  routing T_8_8.sp4_h_r_11 <X> T_8_8.sp4_v_t_40
 (13 6)  (409 134)  (409 134)  routing T_8_8.sp4_h_r_11 <X> T_8_8.sp4_v_t_40
 (16 6)  (412 134)  (412 134)  routing T_8_8.sp4_v_b_13 <X> T_8_8.lc_trk_g1_5
 (17 6)  (413 134)  (413 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (414 134)  (414 134)  routing T_8_8.sp4_v_b_13 <X> T_8_8.lc_trk_g1_5
 (21 6)  (417 134)  (417 134)  routing T_8_8.bnr_op_7 <X> T_8_8.lc_trk_g1_7
 (22 6)  (418 134)  (418 134)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (27 6)  (423 134)  (423 134)  routing T_8_8.lc_trk_g3_1 <X> T_8_8.wire_bram/ram/WDATA_4
 (28 6)  (424 134)  (424 134)  routing T_8_8.lc_trk_g3_1 <X> T_8_8.wire_bram/ram/WDATA_4
 (29 6)  (425 134)  (425 134)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_1 wire_bram/ram/WDATA_4
 (7 7)  (403 135)  (403 135)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (12 7)  (408 135)  (408 135)  routing T_8_8.sp4_h_r_11 <X> T_8_8.sp4_v_t_40
 (18 7)  (414 135)  (414 135)  routing T_8_8.sp4_v_b_13 <X> T_8_8.lc_trk_g1_5
 (21 7)  (417 135)  (417 135)  routing T_8_8.bnr_op_7 <X> T_8_8.lc_trk_g1_7
 (37 7)  (433 135)  (433 135)  Enable bit of Mux _out_links/OutMux7_3 => wire_bram/ram/RDATA_4 sp4_h_r_22
 (6 8)  (402 136)  (402 136)  routing T_8_8.sp4_h_r_1 <X> T_8_8.sp4_v_b_6
 (12 8)  (408 136)  (408 136)  routing T_8_8.sp4_v_b_8 <X> T_8_8.sp4_h_r_8
 (15 8)  (411 136)  (411 136)  routing T_8_8.sp4_h_l_20 <X> T_8_8.lc_trk_g2_1
 (16 8)  (412 136)  (412 136)  routing T_8_8.sp4_h_l_20 <X> T_8_8.lc_trk_g2_1
 (17 8)  (413 136)  (413 136)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_20 lc_trk_g2_1
 (18 8)  (414 136)  (414 136)  routing T_8_8.sp4_h_l_20 <X> T_8_8.lc_trk_g2_1
 (22 8)  (418 136)  (418 136)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (419 136)  (419 136)  routing T_8_8.sp4_v_t_30 <X> T_8_8.lc_trk_g2_3
 (24 8)  (420 136)  (420 136)  routing T_8_8.sp4_v_t_30 <X> T_8_8.lc_trk_g2_3
 (28 8)  (424 136)  (424 136)  routing T_8_8.lc_trk_g2_3 <X> T_8_8.wire_bram/ram/WDATA_3
 (29 8)  (425 136)  (425 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (39 8)  (435 136)  (435 136)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (11 9)  (407 137)  (407 137)  routing T_8_8.sp4_v_b_8 <X> T_8_8.sp4_h_r_8
 (30 9)  (426 137)  (426 137)  routing T_8_8.lc_trk_g2_3 <X> T_8_8.wire_bram/ram/WDATA_3
 (25 10)  (421 138)  (421 138)  routing T_8_8.rgt_op_6 <X> T_8_8.lc_trk_g2_6
 (28 10)  (424 138)  (424 138)  routing T_8_8.lc_trk_g2_4 <X> T_8_8.wire_bram/ram/WDATA_2
 (29 10)  (425 138)  (425 138)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_4 wire_bram/ram/WDATA_2
 (30 10)  (426 138)  (426 138)  routing T_8_8.lc_trk_g2_4 <X> T_8_8.wire_bram/ram/WDATA_2
 (38 10)  (434 138)  (434 138)  Enable bit of Mux _out_links/OutMux1_5 => wire_bram/ram/RDATA_2 sp4_v_b_26
 (8 11)  (404 139)  (404 139)  routing T_8_8.sp4_h_r_1 <X> T_8_8.sp4_v_t_42
 (9 11)  (405 139)  (405 139)  routing T_8_8.sp4_h_r_1 <X> T_8_8.sp4_v_t_42
 (10 11)  (406 139)  (406 139)  routing T_8_8.sp4_h_r_1 <X> T_8_8.sp4_v_t_42
 (14 11)  (410 139)  (410 139)  routing T_8_8.sp4_h_l_17 <X> T_8_8.lc_trk_g2_4
 (15 11)  (411 139)  (411 139)  routing T_8_8.sp4_h_l_17 <X> T_8_8.lc_trk_g2_4
 (16 11)  (412 139)  (412 139)  routing T_8_8.sp4_h_l_17 <X> T_8_8.lc_trk_g2_4
 (17 11)  (413 139)  (413 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (418 139)  (418 139)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (420 139)  (420 139)  routing T_8_8.rgt_op_6 <X> T_8_8.lc_trk_g2_6
 (7 12)  (403 140)  (403 140)  Column buffer control bit: MEMT_colbuf_cntl_5

 (15 12)  (411 140)  (411 140)  routing T_8_8.rgt_op_1 <X> T_8_8.lc_trk_g3_1
 (17 12)  (413 140)  (413 140)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (414 140)  (414 140)  routing T_8_8.rgt_op_1 <X> T_8_8.lc_trk_g3_1
 (22 12)  (418 140)  (418 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (419 140)  (419 140)  routing T_8_8.sp4_h_r_27 <X> T_8_8.lc_trk_g3_3
 (24 12)  (420 140)  (420 140)  routing T_8_8.sp4_h_r_27 <X> T_8_8.lc_trk_g3_3
 (28 12)  (424 140)  (424 140)  routing T_8_8.lc_trk_g2_1 <X> T_8_8.wire_bram/ram/WDATA_1
 (29 12)  (425 140)  (425 140)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_1 wire_bram/ram/WDATA_1
 (37 12)  (433 140)  (433 140)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_1 sp12_h_l_3
 (12 13)  (408 141)  (408 141)  routing T_8_8.sp4_h_r_11 <X> T_8_8.sp4_v_b_11
 (21 13)  (417 141)  (417 141)  routing T_8_8.sp4_h_r_27 <X> T_8_8.lc_trk_g3_3
 (1 14)  (397 142)  (397 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (4 14)  (400 142)  (400 142)  routing T_8_8.sp4_v_b_9 <X> T_8_8.sp4_v_t_44
 (14 14)  (410 142)  (410 142)  routing T_8_8.sp4_h_r_44 <X> T_8_8.lc_trk_g3_4
 (27 14)  (423 142)  (423 142)  routing T_8_8.lc_trk_g1_7 <X> T_8_8.wire_bram/ram/WDATA_0
 (29 14)  (425 142)  (425 142)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g1_7 wire_bram/ram/WDATA_0
 (30 14)  (426 142)  (426 142)  routing T_8_8.lc_trk_g1_7 <X> T_8_8.wire_bram/ram/WDATA_0
 (37 14)  (433 142)  (433 142)  Enable bit of Mux _out_links/OutMux4_7 => wire_bram/ram/RDATA_0 sp12_h_l_5
 (0 15)  (396 143)  (396 143)  routing T_8_8.lc_trk_g1_5 <X> T_8_8.wire_bram/ram/WE
 (1 15)  (397 143)  (397 143)  routing T_8_8.lc_trk_g1_5 <X> T_8_8.wire_bram/ram/WE
 (14 15)  (410 143)  (410 143)  routing T_8_8.sp4_h_r_44 <X> T_8_8.lc_trk_g3_4
 (15 15)  (411 143)  (411 143)  routing T_8_8.sp4_h_r_44 <X> T_8_8.lc_trk_g3_4
 (16 15)  (412 143)  (412 143)  routing T_8_8.sp4_h_r_44 <X> T_8_8.lc_trk_g3_4
 (17 15)  (413 143)  (413 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (30 15)  (426 143)  (426 143)  routing T_8_8.lc_trk_g1_7 <X> T_8_8.wire_bram/ram/WDATA_0


LogicTile_9_8

 (11 0)  (449 128)  (449 128)  routing T_9_8.sp4_v_t_46 <X> T_9_8.sp4_v_b_2
 (17 0)  (455 128)  (455 128)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (460 128)  (460 128)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (461 128)  (461 128)  routing T_9_8.sp12_h_r_11 <X> T_9_8.lc_trk_g0_3
 (26 0)  (464 128)  (464 128)  routing T_9_8.lc_trk_g3_5 <X> T_9_8.wire_logic_cluster/lc_0/in_0
 (28 0)  (466 128)  (466 128)  routing T_9_8.lc_trk_g2_7 <X> T_9_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 128)  (467 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 128)  (468 128)  routing T_9_8.lc_trk_g2_7 <X> T_9_8.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 128)  (470 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 128)  (471 128)  routing T_9_8.lc_trk_g2_1 <X> T_9_8.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 128)  (473 128)  routing T_9_8.lc_trk_g3_7 <X> T_9_8.input_2_0
 (37 0)  (475 128)  (475 128)  LC_0 Logic Functioning bit
 (39 0)  (477 128)  (477 128)  LC_0 Logic Functioning bit
 (40 0)  (478 128)  (478 128)  LC_0 Logic Functioning bit
 (41 0)  (479 128)  (479 128)  LC_0 Logic Functioning bit
 (42 0)  (480 128)  (480 128)  LC_0 Logic Functioning bit
 (46 0)  (484 128)  (484 128)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (12 1)  (450 129)  (450 129)  routing T_9_8.sp4_v_t_46 <X> T_9_8.sp4_v_b_2
 (17 1)  (455 129)  (455 129)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (456 129)  (456 129)  routing T_9_8.sp4_r_v_b_34 <X> T_9_8.lc_trk_g0_1
 (27 1)  (465 129)  (465 129)  routing T_9_8.lc_trk_g3_5 <X> T_9_8.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 129)  (466 129)  routing T_9_8.lc_trk_g3_5 <X> T_9_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 129)  (467 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 129)  (468 129)  routing T_9_8.lc_trk_g2_7 <X> T_9_8.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 129)  (470 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (471 129)  (471 129)  routing T_9_8.lc_trk_g3_7 <X> T_9_8.input_2_0
 (34 1)  (472 129)  (472 129)  routing T_9_8.lc_trk_g3_7 <X> T_9_8.input_2_0
 (35 1)  (473 129)  (473 129)  routing T_9_8.lc_trk_g3_7 <X> T_9_8.input_2_0
 (39 1)  (477 129)  (477 129)  LC_0 Logic Functioning bit
 (40 1)  (478 129)  (478 129)  LC_0 Logic Functioning bit
 (41 1)  (479 129)  (479 129)  LC_0 Logic Functioning bit
 (43 1)  (481 129)  (481 129)  LC_0 Logic Functioning bit
 (13 2)  (451 130)  (451 130)  routing T_9_8.sp4_h_r_2 <X> T_9_8.sp4_v_t_39
 (28 2)  (466 130)  (466 130)  routing T_9_8.lc_trk_g2_2 <X> T_9_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 130)  (467 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 130)  (469 130)  routing T_9_8.lc_trk_g0_4 <X> T_9_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 130)  (470 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (41 2)  (479 130)  (479 130)  LC_1 Logic Functioning bit
 (43 2)  (481 130)  (481 130)  LC_1 Logic Functioning bit
 (46 2)  (484 130)  (484 130)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (12 3)  (450 131)  (450 131)  routing T_9_8.sp4_h_r_2 <X> T_9_8.sp4_v_t_39
 (15 3)  (453 131)  (453 131)  routing T_9_8.sp4_v_t_9 <X> T_9_8.lc_trk_g0_4
 (16 3)  (454 131)  (454 131)  routing T_9_8.sp4_v_t_9 <X> T_9_8.lc_trk_g0_4
 (17 3)  (455 131)  (455 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (27 3)  (465 131)  (465 131)  routing T_9_8.lc_trk_g3_0 <X> T_9_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 131)  (466 131)  routing T_9_8.lc_trk_g3_0 <X> T_9_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 131)  (467 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 131)  (468 131)  routing T_9_8.lc_trk_g2_2 <X> T_9_8.wire_logic_cluster/lc_1/in_1
 (52 3)  (490 131)  (490 131)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (4 4)  (442 132)  (442 132)  routing T_9_8.sp4_v_t_42 <X> T_9_8.sp4_v_b_3
 (6 4)  (444 132)  (444 132)  routing T_9_8.sp4_v_t_42 <X> T_9_8.sp4_v_b_3
 (29 4)  (467 132)  (467 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 132)  (470 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (40 4)  (478 132)  (478 132)  LC_2 Logic Functioning bit
 (42 4)  (480 132)  (480 132)  LC_2 Logic Functioning bit
 (14 5)  (452 133)  (452 133)  routing T_9_8.sp4_h_r_0 <X> T_9_8.lc_trk_g1_0
 (15 5)  (453 133)  (453 133)  routing T_9_8.sp4_h_r_0 <X> T_9_8.lc_trk_g1_0
 (16 5)  (454 133)  (454 133)  routing T_9_8.sp4_h_r_0 <X> T_9_8.lc_trk_g1_0
 (17 5)  (455 133)  (455 133)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (31 5)  (469 133)  (469 133)  routing T_9_8.lc_trk_g0_3 <X> T_9_8.wire_logic_cluster/lc_2/in_3
 (40 5)  (478 133)  (478 133)  LC_2 Logic Functioning bit
 (42 5)  (480 133)  (480 133)  LC_2 Logic Functioning bit
 (51 5)  (489 133)  (489 133)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (52 5)  (490 133)  (490 133)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (29 6)  (467 134)  (467 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 134)  (469 134)  routing T_9_8.lc_trk_g0_4 <X> T_9_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 134)  (470 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (43 6)  (481 134)  (481 134)  LC_3 Logic Functioning bit
 (46 6)  (484 134)  (484 134)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (488 134)  (488 134)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (452 135)  (452 135)  routing T_9_8.sp4_r_v_b_28 <X> T_9_8.lc_trk_g1_4
 (17 7)  (455 135)  (455 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (43 7)  (481 135)  (481 135)  LC_3 Logic Functioning bit
 (16 8)  (454 136)  (454 136)  routing T_9_8.sp12_v_t_14 <X> T_9_8.lc_trk_g2_1
 (17 8)  (455 136)  (455 136)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (22 8)  (460 136)  (460 136)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (461 136)  (461 136)  routing T_9_8.sp4_h_r_27 <X> T_9_8.lc_trk_g2_3
 (24 8)  (462 136)  (462 136)  routing T_9_8.sp4_h_r_27 <X> T_9_8.lc_trk_g2_3
 (25 8)  (463 136)  (463 136)  routing T_9_8.wire_logic_cluster/lc_2/out <X> T_9_8.lc_trk_g2_2
 (26 8)  (464 136)  (464 136)  routing T_9_8.lc_trk_g0_4 <X> T_9_8.wire_logic_cluster/lc_4/in_0
 (31 8)  (469 136)  (469 136)  routing T_9_8.lc_trk_g1_4 <X> T_9_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 136)  (470 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 136)  (472 136)  routing T_9_8.lc_trk_g1_4 <X> T_9_8.wire_logic_cluster/lc_4/in_3
 (37 8)  (475 136)  (475 136)  LC_4 Logic Functioning bit
 (6 9)  (444 137)  (444 137)  routing T_9_8.sp4_h_l_43 <X> T_9_8.sp4_h_r_6
 (18 9)  (456 137)  (456 137)  routing T_9_8.sp12_v_t_14 <X> T_9_8.lc_trk_g2_1
 (21 9)  (459 137)  (459 137)  routing T_9_8.sp4_h_r_27 <X> T_9_8.lc_trk_g2_3
 (22 9)  (460 137)  (460 137)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (467 137)  (467 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (470 137)  (470 137)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (471 137)  (471 137)  routing T_9_8.lc_trk_g2_2 <X> T_9_8.input_2_4
 (35 9)  (473 137)  (473 137)  routing T_9_8.lc_trk_g2_2 <X> T_9_8.input_2_4
 (36 9)  (474 137)  (474 137)  LC_4 Logic Functioning bit
 (48 9)  (486 137)  (486 137)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (489 137)  (489 137)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (5 10)  (443 138)  (443 138)  routing T_9_8.sp4_v_t_37 <X> T_9_8.sp4_h_l_43
 (16 10)  (454 138)  (454 138)  routing T_9_8.sp4_v_b_37 <X> T_9_8.lc_trk_g2_5
 (17 10)  (455 138)  (455 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (456 138)  (456 138)  routing T_9_8.sp4_v_b_37 <X> T_9_8.lc_trk_g2_5
 (22 10)  (460 138)  (460 138)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (462 138)  (462 138)  routing T_9_8.tnl_op_7 <X> T_9_8.lc_trk_g2_7
 (28 10)  (466 138)  (466 138)  routing T_9_8.lc_trk_g2_2 <X> T_9_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 138)  (467 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 138)  (469 138)  routing T_9_8.lc_trk_g0_4 <X> T_9_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 138)  (470 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (41 10)  (479 138)  (479 138)  LC_5 Logic Functioning bit
 (43 10)  (481 138)  (481 138)  LC_5 Logic Functioning bit
 (51 10)  (489 138)  (489 138)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (442 139)  (442 139)  routing T_9_8.sp4_v_t_37 <X> T_9_8.sp4_h_l_43
 (6 11)  (444 139)  (444 139)  routing T_9_8.sp4_v_t_37 <X> T_9_8.sp4_h_l_43
 (18 11)  (456 139)  (456 139)  routing T_9_8.sp4_v_b_37 <X> T_9_8.lc_trk_g2_5
 (21 11)  (459 139)  (459 139)  routing T_9_8.tnl_op_7 <X> T_9_8.lc_trk_g2_7
 (26 11)  (464 139)  (464 139)  routing T_9_8.lc_trk_g2_3 <X> T_9_8.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 139)  (466 139)  routing T_9_8.lc_trk_g2_3 <X> T_9_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 139)  (467 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 139)  (468 139)  routing T_9_8.lc_trk_g2_2 <X> T_9_8.wire_logic_cluster/lc_5/in_1
 (48 11)  (486 139)  (486 139)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (7 12)  (445 140)  (445 140)  Column buffer control bit: LH_colbuf_cntl_5

 (26 12)  (464 140)  (464 140)  routing T_9_8.lc_trk_g0_4 <X> T_9_8.wire_logic_cluster/lc_6/in_0
 (32 12)  (470 140)  (470 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 140)  (472 140)  routing T_9_8.lc_trk_g1_0 <X> T_9_8.wire_logic_cluster/lc_6/in_3
 (37 12)  (475 140)  (475 140)  LC_6 Logic Functioning bit
 (7 13)  (445 141)  (445 141)  Column buffer control bit: LH_colbuf_cntl_4

 (14 13)  (452 141)  (452 141)  routing T_9_8.sp4_r_v_b_40 <X> T_9_8.lc_trk_g3_0
 (17 13)  (455 141)  (455 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (29 13)  (467 141)  (467 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (470 141)  (470 141)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (471 141)  (471 141)  routing T_9_8.lc_trk_g2_2 <X> T_9_8.input_2_6
 (35 13)  (473 141)  (473 141)  routing T_9_8.lc_trk_g2_2 <X> T_9_8.input_2_6
 (36 13)  (474 141)  (474 141)  LC_6 Logic Functioning bit
 (46 13)  (484 141)  (484 141)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (4 14)  (442 142)  (442 142)  routing T_9_8.sp4_v_b_9 <X> T_9_8.sp4_v_t_44
 (5 14)  (443 142)  (443 142)  routing T_9_8.sp4_v_t_38 <X> T_9_8.sp4_h_l_44
 (15 14)  (453 142)  (453 142)  routing T_9_8.sp12_v_t_2 <X> T_9_8.lc_trk_g3_5
 (17 14)  (455 142)  (455 142)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (456 142)  (456 142)  routing T_9_8.sp12_v_t_2 <X> T_9_8.lc_trk_g3_5
 (21 14)  (459 142)  (459 142)  routing T_9_8.sp4_h_r_39 <X> T_9_8.lc_trk_g3_7
 (22 14)  (460 142)  (460 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (461 142)  (461 142)  routing T_9_8.sp4_h_r_39 <X> T_9_8.lc_trk_g3_7
 (24 14)  (462 142)  (462 142)  routing T_9_8.sp4_h_r_39 <X> T_9_8.lc_trk_g3_7
 (26 14)  (464 142)  (464 142)  routing T_9_8.lc_trk_g2_5 <X> T_9_8.wire_logic_cluster/lc_7/in_0
 (28 14)  (466 142)  (466 142)  routing T_9_8.lc_trk_g2_2 <X> T_9_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 142)  (467 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 142)  (469 142)  routing T_9_8.lc_trk_g0_4 <X> T_9_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 142)  (470 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (41 14)  (479 142)  (479 142)  LC_7 Logic Functioning bit
 (43 14)  (481 142)  (481 142)  LC_7 Logic Functioning bit
 (4 15)  (442 143)  (442 143)  routing T_9_8.sp4_v_t_38 <X> T_9_8.sp4_h_l_44
 (6 15)  (444 143)  (444 143)  routing T_9_8.sp4_v_t_38 <X> T_9_8.sp4_h_l_44
 (18 15)  (456 143)  (456 143)  routing T_9_8.sp12_v_t_2 <X> T_9_8.lc_trk_g3_5
 (28 15)  (466 143)  (466 143)  routing T_9_8.lc_trk_g2_5 <X> T_9_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 143)  (467 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 143)  (468 143)  routing T_9_8.lc_trk_g2_2 <X> T_9_8.wire_logic_cluster/lc_7/in_1
 (48 15)  (486 143)  (486 143)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_10_8

 (9 0)  (501 128)  (501 128)  routing T_10_8.sp4_h_l_47 <X> T_10_8.sp4_h_r_1
 (10 0)  (502 128)  (502 128)  routing T_10_8.sp4_h_l_47 <X> T_10_8.sp4_h_r_1
 (26 0)  (518 128)  (518 128)  routing T_10_8.lc_trk_g1_7 <X> T_10_8.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 128)  (519 128)  routing T_10_8.lc_trk_g3_6 <X> T_10_8.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 128)  (520 128)  routing T_10_8.lc_trk_g3_6 <X> T_10_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 128)  (521 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 128)  (522 128)  routing T_10_8.lc_trk_g3_6 <X> T_10_8.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 128)  (523 128)  routing T_10_8.lc_trk_g0_5 <X> T_10_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 128)  (524 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (39 0)  (531 128)  (531 128)  LC_0 Logic Functioning bit
 (48 0)  (540 128)  (540 128)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (26 1)  (518 129)  (518 129)  routing T_10_8.lc_trk_g1_7 <X> T_10_8.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 129)  (519 129)  routing T_10_8.lc_trk_g1_7 <X> T_10_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 129)  (521 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 129)  (522 129)  routing T_10_8.lc_trk_g3_6 <X> T_10_8.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 129)  (524 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (526 129)  (526 129)  routing T_10_8.lc_trk_g1_3 <X> T_10_8.input_2_0
 (35 1)  (527 129)  (527 129)  routing T_10_8.lc_trk_g1_3 <X> T_10_8.input_2_0
 (51 1)  (543 129)  (543 129)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (6 2)  (498 130)  (498 130)  routing T_10_8.sp4_v_b_9 <X> T_10_8.sp4_v_t_37
 (12 2)  (504 130)  (504 130)  routing T_10_8.sp4_v_t_39 <X> T_10_8.sp4_h_l_39
 (15 2)  (507 130)  (507 130)  routing T_10_8.sp4_h_r_21 <X> T_10_8.lc_trk_g0_5
 (16 2)  (508 130)  (508 130)  routing T_10_8.sp4_h_r_21 <X> T_10_8.lc_trk_g0_5
 (17 2)  (509 130)  (509 130)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (510 130)  (510 130)  routing T_10_8.sp4_h_r_21 <X> T_10_8.lc_trk_g0_5
 (5 3)  (497 131)  (497 131)  routing T_10_8.sp4_v_b_9 <X> T_10_8.sp4_v_t_37
 (11 3)  (503 131)  (503 131)  routing T_10_8.sp4_v_t_39 <X> T_10_8.sp4_h_l_39
 (18 3)  (510 131)  (510 131)  routing T_10_8.sp4_h_r_21 <X> T_10_8.lc_trk_g0_5
 (22 4)  (514 132)  (514 132)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (515 132)  (515 132)  routing T_10_8.sp12_h_r_11 <X> T_10_8.lc_trk_g1_3
 (5 6)  (497 134)  (497 134)  routing T_10_8.sp4_v_t_44 <X> T_10_8.sp4_h_l_38
 (10 6)  (502 134)  (502 134)  routing T_10_8.sp4_v_b_11 <X> T_10_8.sp4_h_l_41
 (13 6)  (505 134)  (505 134)  routing T_10_8.sp4_h_r_5 <X> T_10_8.sp4_v_t_40
 (22 6)  (514 134)  (514 134)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (515 134)  (515 134)  routing T_10_8.sp4_h_r_7 <X> T_10_8.lc_trk_g1_7
 (24 6)  (516 134)  (516 134)  routing T_10_8.sp4_h_r_7 <X> T_10_8.lc_trk_g1_7
 (4 7)  (496 135)  (496 135)  routing T_10_8.sp4_v_t_44 <X> T_10_8.sp4_h_l_38
 (6 7)  (498 135)  (498 135)  routing T_10_8.sp4_v_t_44 <X> T_10_8.sp4_h_l_38
 (12 7)  (504 135)  (504 135)  routing T_10_8.sp4_h_r_5 <X> T_10_8.sp4_v_t_40
 (21 7)  (513 135)  (513 135)  routing T_10_8.sp4_h_r_7 <X> T_10_8.lc_trk_g1_7
 (4 10)  (496 138)  (496 138)  routing T_10_8.sp4_h_r_0 <X> T_10_8.sp4_v_t_43
 (6 10)  (498 138)  (498 138)  routing T_10_8.sp4_h_r_0 <X> T_10_8.sp4_v_t_43
 (5 11)  (497 139)  (497 139)  routing T_10_8.sp4_h_r_0 <X> T_10_8.sp4_v_t_43
 (19 11)  (511 139)  (511 139)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (7 12)  (499 140)  (499 140)  Column buffer control bit: LH_colbuf_cntl_5

 (8 12)  (500 140)  (500 140)  routing T_10_8.sp4_h_l_39 <X> T_10_8.sp4_h_r_10
 (10 12)  (502 140)  (502 140)  routing T_10_8.sp4_h_l_39 <X> T_10_8.sp4_h_r_10
 (7 13)  (499 141)  (499 141)  Column buffer control bit: LH_colbuf_cntl_4

 (5 14)  (497 142)  (497 142)  routing T_10_8.sp4_v_b_9 <X> T_10_8.sp4_h_l_44
 (13 14)  (505 142)  (505 142)  routing T_10_8.sp4_v_b_11 <X> T_10_8.sp4_v_t_46
 (22 15)  (514 143)  (514 143)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (515 143)  (515 143)  routing T_10_8.sp12_v_b_14 <X> T_10_8.lc_trk_g3_6


LogicTile_11_8

 (5 0)  (551 128)  (551 128)  routing T_11_8.sp4_h_l_44 <X> T_11_8.sp4_h_r_0
 (8 0)  (554 128)  (554 128)  routing T_11_8.sp4_h_l_40 <X> T_11_8.sp4_h_r_1
 (10 0)  (556 128)  (556 128)  routing T_11_8.sp4_h_l_40 <X> T_11_8.sp4_h_r_1
 (12 0)  (558 128)  (558 128)  routing T_11_8.sp4_h_l_46 <X> T_11_8.sp4_h_r_2
 (4 1)  (550 129)  (550 129)  routing T_11_8.sp4_h_l_44 <X> T_11_8.sp4_h_r_0
 (13 1)  (559 129)  (559 129)  routing T_11_8.sp4_h_l_46 <X> T_11_8.sp4_h_r_2
 (3 4)  (549 132)  (549 132)  routing T_11_8.sp12_v_t_23 <X> T_11_8.sp12_h_r_0
 (14 4)  (560 132)  (560 132)  routing T_11_8.sp4_h_r_8 <X> T_11_8.lc_trk_g1_0
 (15 5)  (561 133)  (561 133)  routing T_11_8.sp4_h_r_8 <X> T_11_8.lc_trk_g1_0
 (16 5)  (562 133)  (562 133)  routing T_11_8.sp4_h_r_8 <X> T_11_8.lc_trk_g1_0
 (17 5)  (563 133)  (563 133)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (5 6)  (551 134)  (551 134)  routing T_11_8.sp4_v_t_38 <X> T_11_8.sp4_h_l_38
 (6 7)  (552 135)  (552 135)  routing T_11_8.sp4_v_t_38 <X> T_11_8.sp4_h_l_38
 (14 8)  (560 136)  (560 136)  routing T_11_8.sp4_h_r_40 <X> T_11_8.lc_trk_g2_0
 (14 9)  (560 137)  (560 137)  routing T_11_8.sp4_h_r_40 <X> T_11_8.lc_trk_g2_0
 (15 9)  (561 137)  (561 137)  routing T_11_8.sp4_h_r_40 <X> T_11_8.lc_trk_g2_0
 (16 9)  (562 137)  (562 137)  routing T_11_8.sp4_h_r_40 <X> T_11_8.lc_trk_g2_0
 (17 9)  (563 137)  (563 137)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (28 10)  (574 138)  (574 138)  routing T_11_8.lc_trk_g2_0 <X> T_11_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 138)  (575 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 138)  (578 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 138)  (579 138)  routing T_11_8.lc_trk_g3_1 <X> T_11_8.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 138)  (580 138)  routing T_11_8.lc_trk_g3_1 <X> T_11_8.wire_logic_cluster/lc_5/in_3
 (27 11)  (573 139)  (573 139)  routing T_11_8.lc_trk_g1_0 <X> T_11_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 139)  (575 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 139)  (578 139)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (579 139)  (579 139)  routing T_11_8.lc_trk_g3_2 <X> T_11_8.input_2_5
 (34 11)  (580 139)  (580 139)  routing T_11_8.lc_trk_g3_2 <X> T_11_8.input_2_5
 (35 11)  (581 139)  (581 139)  routing T_11_8.lc_trk_g3_2 <X> T_11_8.input_2_5
 (38 11)  (584 139)  (584 139)  LC_5 Logic Functioning bit
 (41 11)  (587 139)  (587 139)  LC_5 Logic Functioning bit
 (43 11)  (589 139)  (589 139)  LC_5 Logic Functioning bit
 (15 12)  (561 140)  (561 140)  routing T_11_8.sp4_h_r_25 <X> T_11_8.lc_trk_g3_1
 (16 12)  (562 140)  (562 140)  routing T_11_8.sp4_h_r_25 <X> T_11_8.lc_trk_g3_1
 (17 12)  (563 140)  (563 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (571 140)  (571 140)  routing T_11_8.sp4_h_r_34 <X> T_11_8.lc_trk_g3_2
 (13 13)  (559 141)  (559 141)  routing T_11_8.sp4_v_t_43 <X> T_11_8.sp4_h_r_11
 (18 13)  (564 141)  (564 141)  routing T_11_8.sp4_h_r_25 <X> T_11_8.lc_trk_g3_1
 (22 13)  (568 141)  (568 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (569 141)  (569 141)  routing T_11_8.sp4_h_r_34 <X> T_11_8.lc_trk_g3_2
 (24 13)  (570 141)  (570 141)  routing T_11_8.sp4_h_r_34 <X> T_11_8.lc_trk_g3_2
 (9 15)  (555 143)  (555 143)  routing T_11_8.sp4_v_b_2 <X> T_11_8.sp4_v_t_47
 (10 15)  (556 143)  (556 143)  routing T_11_8.sp4_v_b_2 <X> T_11_8.sp4_v_t_47


LogicTile_12_8

 (15 0)  (615 128)  (615 128)  routing T_12_8.bot_op_1 <X> T_12_8.lc_trk_g0_1
 (17 0)  (617 128)  (617 128)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (25 0)  (625 128)  (625 128)  routing T_12_8.sp4_v_b_10 <X> T_12_8.lc_trk_g0_2
 (11 1)  (611 129)  (611 129)  routing T_12_8.sp4_h_l_39 <X> T_12_8.sp4_h_r_2
 (14 1)  (614 129)  (614 129)  routing T_12_8.sp4_h_r_0 <X> T_12_8.lc_trk_g0_0
 (15 1)  (615 129)  (615 129)  routing T_12_8.sp4_h_r_0 <X> T_12_8.lc_trk_g0_0
 (16 1)  (616 129)  (616 129)  routing T_12_8.sp4_h_r_0 <X> T_12_8.lc_trk_g0_0
 (17 1)  (617 129)  (617 129)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (622 129)  (622 129)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (623 129)  (623 129)  routing T_12_8.sp4_v_b_10 <X> T_12_8.lc_trk_g0_2
 (25 1)  (625 129)  (625 129)  routing T_12_8.sp4_v_b_10 <X> T_12_8.lc_trk_g0_2
 (1 2)  (601 130)  (601 130)  routing T_12_8.glb_netwk_5 <X> T_12_8.wire_logic_cluster/lc_7/clk
 (2 2)  (602 130)  (602 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (615 130)  (615 130)  routing T_12_8.lft_op_5 <X> T_12_8.lc_trk_g0_5
 (17 2)  (617 130)  (617 130)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (618 130)  (618 130)  routing T_12_8.lft_op_5 <X> T_12_8.lc_trk_g0_5
 (25 2)  (625 130)  (625 130)  routing T_12_8.sp4_h_l_11 <X> T_12_8.lc_trk_g0_6
 (29 2)  (629 130)  (629 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 130)  (630 130)  routing T_12_8.lc_trk_g0_6 <X> T_12_8.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 130)  (631 130)  routing T_12_8.lc_trk_g0_4 <X> T_12_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 130)  (632 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (635 130)  (635 130)  routing T_12_8.lc_trk_g1_6 <X> T_12_8.input_2_1
 (37 2)  (637 130)  (637 130)  LC_1 Logic Functioning bit
 (39 2)  (639 130)  (639 130)  LC_1 Logic Functioning bit
 (40 2)  (640 130)  (640 130)  LC_1 Logic Functioning bit
 (41 2)  (641 130)  (641 130)  LC_1 Logic Functioning bit
 (42 2)  (642 130)  (642 130)  LC_1 Logic Functioning bit
 (0 3)  (600 131)  (600 131)  routing T_12_8.glb_netwk_5 <X> T_12_8.wire_logic_cluster/lc_7/clk
 (14 3)  (614 131)  (614 131)  routing T_12_8.sp4_h_r_4 <X> T_12_8.lc_trk_g0_4
 (15 3)  (615 131)  (615 131)  routing T_12_8.sp4_h_r_4 <X> T_12_8.lc_trk_g0_4
 (16 3)  (616 131)  (616 131)  routing T_12_8.sp4_h_r_4 <X> T_12_8.lc_trk_g0_4
 (17 3)  (617 131)  (617 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (622 131)  (622 131)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (623 131)  (623 131)  routing T_12_8.sp4_h_l_11 <X> T_12_8.lc_trk_g0_6
 (24 3)  (624 131)  (624 131)  routing T_12_8.sp4_h_l_11 <X> T_12_8.lc_trk_g0_6
 (25 3)  (625 131)  (625 131)  routing T_12_8.sp4_h_l_11 <X> T_12_8.lc_trk_g0_6
 (28 3)  (628 131)  (628 131)  routing T_12_8.lc_trk_g2_1 <X> T_12_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 131)  (629 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 131)  (630 131)  routing T_12_8.lc_trk_g0_6 <X> T_12_8.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 131)  (632 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (634 131)  (634 131)  routing T_12_8.lc_trk_g1_6 <X> T_12_8.input_2_1
 (35 3)  (635 131)  (635 131)  routing T_12_8.lc_trk_g1_6 <X> T_12_8.input_2_1
 (38 3)  (638 131)  (638 131)  LC_1 Logic Functioning bit
 (40 3)  (640 131)  (640 131)  LC_1 Logic Functioning bit
 (41 3)  (641 131)  (641 131)  LC_1 Logic Functioning bit
 (42 3)  (642 131)  (642 131)  LC_1 Logic Functioning bit
 (0 4)  (600 132)  (600 132)  routing T_12_8.glb_netwk_7 <X> T_12_8.wire_logic_cluster/lc_7/cen
 (1 4)  (601 132)  (601 132)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (21 4)  (621 132)  (621 132)  routing T_12_8.sp4_h_r_11 <X> T_12_8.lc_trk_g1_3
 (22 4)  (622 132)  (622 132)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (623 132)  (623 132)  routing T_12_8.sp4_h_r_11 <X> T_12_8.lc_trk_g1_3
 (24 4)  (624 132)  (624 132)  routing T_12_8.sp4_h_r_11 <X> T_12_8.lc_trk_g1_3
 (25 4)  (625 132)  (625 132)  routing T_12_8.sp4_h_l_7 <X> T_12_8.lc_trk_g1_2
 (27 4)  (627 132)  (627 132)  routing T_12_8.lc_trk_g1_0 <X> T_12_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 132)  (629 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 132)  (632 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 132)  (634 132)  routing T_12_8.lc_trk_g1_2 <X> T_12_8.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 132)  (637 132)  LC_2 Logic Functioning bit
 (39 4)  (639 132)  (639 132)  LC_2 Logic Functioning bit
 (40 4)  (640 132)  (640 132)  LC_2 Logic Functioning bit
 (41 4)  (641 132)  (641 132)  LC_2 Logic Functioning bit
 (42 4)  (642 132)  (642 132)  LC_2 Logic Functioning bit
 (0 5)  (600 133)  (600 133)  routing T_12_8.glb_netwk_7 <X> T_12_8.wire_logic_cluster/lc_7/cen
 (14 5)  (614 133)  (614 133)  routing T_12_8.sp4_r_v_b_24 <X> T_12_8.lc_trk_g1_0
 (17 5)  (617 133)  (617 133)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (622 133)  (622 133)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (623 133)  (623 133)  routing T_12_8.sp4_h_l_7 <X> T_12_8.lc_trk_g1_2
 (24 5)  (624 133)  (624 133)  routing T_12_8.sp4_h_l_7 <X> T_12_8.lc_trk_g1_2
 (25 5)  (625 133)  (625 133)  routing T_12_8.sp4_h_l_7 <X> T_12_8.lc_trk_g1_2
 (26 5)  (626 133)  (626 133)  routing T_12_8.lc_trk_g0_2 <X> T_12_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 133)  (629 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 133)  (631 133)  routing T_12_8.lc_trk_g1_2 <X> T_12_8.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 133)  (632 133)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (633 133)  (633 133)  routing T_12_8.lc_trk_g2_2 <X> T_12_8.input_2_2
 (35 5)  (635 133)  (635 133)  routing T_12_8.lc_trk_g2_2 <X> T_12_8.input_2_2
 (38 5)  (638 133)  (638 133)  LC_2 Logic Functioning bit
 (40 5)  (640 133)  (640 133)  LC_2 Logic Functioning bit
 (41 5)  (641 133)  (641 133)  LC_2 Logic Functioning bit
 (42 5)  (642 133)  (642 133)  LC_2 Logic Functioning bit
 (29 6)  (629 134)  (629 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 134)  (632 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 134)  (634 134)  routing T_12_8.lc_trk_g1_3 <X> T_12_8.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 134)  (637 134)  LC_3 Logic Functioning bit
 (42 6)  (642 134)  (642 134)  LC_3 Logic Functioning bit
 (43 6)  (643 134)  (643 134)  LC_3 Logic Functioning bit
 (50 6)  (650 134)  (650 134)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (622 135)  (622 135)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (623 135)  (623 135)  routing T_12_8.sp4_v_b_22 <X> T_12_8.lc_trk_g1_6
 (24 7)  (624 135)  (624 135)  routing T_12_8.sp4_v_b_22 <X> T_12_8.lc_trk_g1_6
 (31 7)  (631 135)  (631 135)  routing T_12_8.lc_trk_g1_3 <X> T_12_8.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 135)  (637 135)  LC_3 Logic Functioning bit
 (42 7)  (642 135)  (642 135)  LC_3 Logic Functioning bit
 (43 7)  (643 135)  (643 135)  LC_3 Logic Functioning bit
 (5 8)  (605 136)  (605 136)  routing T_12_8.sp4_h_l_38 <X> T_12_8.sp4_h_r_6
 (15 8)  (615 136)  (615 136)  routing T_12_8.sp4_v_t_28 <X> T_12_8.lc_trk_g2_1
 (16 8)  (616 136)  (616 136)  routing T_12_8.sp4_v_t_28 <X> T_12_8.lc_trk_g2_1
 (17 8)  (617 136)  (617 136)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (625 136)  (625 136)  routing T_12_8.sp4_v_b_26 <X> T_12_8.lc_trk_g2_2
 (29 8)  (629 136)  (629 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 136)  (631 136)  routing T_12_8.lc_trk_g0_5 <X> T_12_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 136)  (632 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (637 136)  (637 136)  LC_4 Logic Functioning bit
 (38 8)  (638 136)  (638 136)  LC_4 Logic Functioning bit
 (39 8)  (639 136)  (639 136)  LC_4 Logic Functioning bit
 (40 8)  (640 136)  (640 136)  LC_4 Logic Functioning bit
 (41 8)  (641 136)  (641 136)  LC_4 Logic Functioning bit
 (42 8)  (642 136)  (642 136)  LC_4 Logic Functioning bit
 (43 8)  (643 136)  (643 136)  LC_4 Logic Functioning bit
 (45 8)  (645 136)  (645 136)  LC_4 Logic Functioning bit
 (46 8)  (646 136)  (646 136)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (647 136)  (647 136)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (650 136)  (650 136)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (653 136)  (653 136)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (4 9)  (604 137)  (604 137)  routing T_12_8.sp4_h_l_38 <X> T_12_8.sp4_h_r_6
 (11 9)  (611 137)  (611 137)  routing T_12_8.sp4_h_l_45 <X> T_12_8.sp4_h_r_8
 (22 9)  (622 137)  (622 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (623 137)  (623 137)  routing T_12_8.sp4_v_b_26 <X> T_12_8.lc_trk_g2_2
 (27 9)  (627 137)  (627 137)  routing T_12_8.lc_trk_g3_1 <X> T_12_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 137)  (628 137)  routing T_12_8.lc_trk_g3_1 <X> T_12_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 137)  (629 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 137)  (636 137)  LC_4 Logic Functioning bit
 (37 9)  (637 137)  (637 137)  LC_4 Logic Functioning bit
 (38 9)  (638 137)  (638 137)  LC_4 Logic Functioning bit
 (39 9)  (639 137)  (639 137)  LC_4 Logic Functioning bit
 (40 9)  (640 137)  (640 137)  LC_4 Logic Functioning bit
 (41 9)  (641 137)  (641 137)  LC_4 Logic Functioning bit
 (42 9)  (642 137)  (642 137)  LC_4 Logic Functioning bit
 (43 9)  (643 137)  (643 137)  LC_4 Logic Functioning bit
 (45 9)  (645 137)  (645 137)  LC_4 Logic Functioning bit
 (51 9)  (651 137)  (651 137)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (7 12)  (607 140)  (607 140)  Column buffer control bit: LH_colbuf_cntl_5

 (17 12)  (617 140)  (617 140)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 140)  (618 140)  routing T_12_8.wire_logic_cluster/lc_1/out <X> T_12_8.lc_trk_g3_1
 (0 14)  (600 142)  (600 142)  routing T_12_8.glb_netwk_6 <X> T_12_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 142)  (601 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (604 142)  (604 142)  routing T_12_8.sp4_h_r_3 <X> T_12_8.sp4_v_t_44
 (6 14)  (606 142)  (606 142)  routing T_12_8.sp4_h_r_3 <X> T_12_8.sp4_v_t_44
 (7 14)  (607 142)  (607 142)  Column buffer control bit: LH_colbuf_cntl_7

 (0 15)  (600 143)  (600 143)  routing T_12_8.glb_netwk_6 <X> T_12_8.wire_logic_cluster/lc_7/s_r
 (5 15)  (605 143)  (605 143)  routing T_12_8.sp4_h_r_3 <X> T_12_8.sp4_v_t_44
 (7 15)  (607 143)  (607 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_8

 (22 0)  (676 128)  (676 128)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (677 128)  (677 128)  routing T_13_8.sp4_h_r_3 <X> T_13_8.lc_trk_g0_3
 (24 0)  (678 128)  (678 128)  routing T_13_8.sp4_h_r_3 <X> T_13_8.lc_trk_g0_3
 (13 1)  (667 129)  (667 129)  routing T_13_8.sp4_v_t_44 <X> T_13_8.sp4_h_r_2
 (21 1)  (675 129)  (675 129)  routing T_13_8.sp4_h_r_3 <X> T_13_8.lc_trk_g0_3
 (8 2)  (662 130)  (662 130)  routing T_13_8.sp4_v_t_36 <X> T_13_8.sp4_h_l_36
 (9 2)  (663 130)  (663 130)  routing T_13_8.sp4_v_t_36 <X> T_13_8.sp4_h_l_36
 (12 2)  (666 130)  (666 130)  routing T_13_8.sp4_h_r_11 <X> T_13_8.sp4_h_l_39
 (4 3)  (658 131)  (658 131)  routing T_13_8.sp4_v_b_7 <X> T_13_8.sp4_h_l_37
 (13 3)  (667 131)  (667 131)  routing T_13_8.sp4_h_r_11 <X> T_13_8.sp4_h_l_39
 (3 4)  (657 132)  (657 132)  routing T_13_8.sp12_v_t_23 <X> T_13_8.sp12_h_r_0
 (10 4)  (664 132)  (664 132)  routing T_13_8.sp4_v_t_46 <X> T_13_8.sp4_h_r_4
 (4 6)  (658 134)  (658 134)  routing T_13_8.sp4_h_r_9 <X> T_13_8.sp4_v_t_38
 (6 6)  (660 134)  (660 134)  routing T_13_8.sp4_h_r_9 <X> T_13_8.sp4_v_t_38
 (5 7)  (659 135)  (659 135)  routing T_13_8.sp4_h_r_9 <X> T_13_8.sp4_v_t_38
 (6 9)  (660 137)  (660 137)  routing T_13_8.sp4_h_l_43 <X> T_13_8.sp4_h_r_6
 (12 10)  (666 138)  (666 138)  routing T_13_8.sp4_v_t_39 <X> T_13_8.sp4_h_l_45
 (27 10)  (681 138)  (681 138)  routing T_13_8.lc_trk_g3_5 <X> T_13_8.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 138)  (682 138)  routing T_13_8.lc_trk_g3_5 <X> T_13_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 138)  (683 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 138)  (684 138)  routing T_13_8.lc_trk_g3_5 <X> T_13_8.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 138)  (686 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 138)  (687 138)  routing T_13_8.lc_trk_g3_3 <X> T_13_8.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 138)  (688 138)  routing T_13_8.lc_trk_g3_3 <X> T_13_8.wire_logic_cluster/lc_5/in_3
 (41 10)  (695 138)  (695 138)  LC_5 Logic Functioning bit
 (11 11)  (665 139)  (665 139)  routing T_13_8.sp4_v_t_39 <X> T_13_8.sp4_h_l_45
 (13 11)  (667 139)  (667 139)  routing T_13_8.sp4_v_t_39 <X> T_13_8.sp4_h_l_45
 (27 11)  (681 139)  (681 139)  routing T_13_8.lc_trk_g3_0 <X> T_13_8.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 139)  (682 139)  routing T_13_8.lc_trk_g3_0 <X> T_13_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 139)  (683 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 139)  (685 139)  routing T_13_8.lc_trk_g3_3 <X> T_13_8.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 139)  (686 139)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (689 139)  (689 139)  routing T_13_8.lc_trk_g0_3 <X> T_13_8.input_2_5
 (38 11)  (692 139)  (692 139)  LC_5 Logic Functioning bit
 (41 11)  (695 139)  (695 139)  LC_5 Logic Functioning bit
 (7 12)  (661 140)  (661 140)  Column buffer control bit: LH_colbuf_cntl_5

 (14 12)  (668 140)  (668 140)  routing T_13_8.sp4_v_t_21 <X> T_13_8.lc_trk_g3_0
 (22 12)  (676 140)  (676 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (14 13)  (668 141)  (668 141)  routing T_13_8.sp4_v_t_21 <X> T_13_8.lc_trk_g3_0
 (16 13)  (670 141)  (670 141)  routing T_13_8.sp4_v_t_21 <X> T_13_8.lc_trk_g3_0
 (17 13)  (671 141)  (671 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (675 141)  (675 141)  routing T_13_8.sp4_r_v_b_43 <X> T_13_8.lc_trk_g3_3
 (7 14)  (661 142)  (661 142)  Column buffer control bit: LH_colbuf_cntl_7

 (8 14)  (662 142)  (662 142)  routing T_13_8.sp4_v_t_47 <X> T_13_8.sp4_h_l_47
 (9 14)  (663 142)  (663 142)  routing T_13_8.sp4_v_t_47 <X> T_13_8.sp4_h_l_47
 (15 14)  (669 142)  (669 142)  routing T_13_8.tnl_op_5 <X> T_13_8.lc_trk_g3_5
 (17 14)  (671 142)  (671 142)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (7 15)  (661 143)  (661 143)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (672 143)  (672 143)  routing T_13_8.tnl_op_5 <X> T_13_8.lc_trk_g3_5


LogicTile_14_8

 (9 0)  (717 128)  (717 128)  routing T_14_8.sp4_h_l_47 <X> T_14_8.sp4_h_r_1
 (10 0)  (718 128)  (718 128)  routing T_14_8.sp4_h_l_47 <X> T_14_8.sp4_h_r_1
 (17 1)  (725 129)  (725 129)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (11 2)  (719 130)  (719 130)  routing T_14_8.sp4_h_r_8 <X> T_14_8.sp4_v_t_39
 (13 2)  (721 130)  (721 130)  routing T_14_8.sp4_h_r_8 <X> T_14_8.sp4_v_t_39
 (21 2)  (729 130)  (729 130)  routing T_14_8.sp4_h_l_2 <X> T_14_8.lc_trk_g0_7
 (22 2)  (730 130)  (730 130)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (731 130)  (731 130)  routing T_14_8.sp4_h_l_2 <X> T_14_8.lc_trk_g0_7
 (24 2)  (732 130)  (732 130)  routing T_14_8.sp4_h_l_2 <X> T_14_8.lc_trk_g0_7
 (12 3)  (720 131)  (720 131)  routing T_14_8.sp4_h_r_8 <X> T_14_8.sp4_v_t_39
 (22 3)  (730 131)  (730 131)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (731 131)  (731 131)  routing T_14_8.sp4_h_r_6 <X> T_14_8.lc_trk_g0_6
 (24 3)  (732 131)  (732 131)  routing T_14_8.sp4_h_r_6 <X> T_14_8.lc_trk_g0_6
 (25 3)  (733 131)  (733 131)  routing T_14_8.sp4_h_r_6 <X> T_14_8.lc_trk_g0_6
 (5 4)  (713 132)  (713 132)  routing T_14_8.sp4_h_l_37 <X> T_14_8.sp4_h_r_3
 (10 4)  (718 132)  (718 132)  routing T_14_8.sp4_v_t_46 <X> T_14_8.sp4_h_r_4
 (15 4)  (723 132)  (723 132)  routing T_14_8.sp4_h_l_4 <X> T_14_8.lc_trk_g1_1
 (16 4)  (724 132)  (724 132)  routing T_14_8.sp4_h_l_4 <X> T_14_8.lc_trk_g1_1
 (17 4)  (725 132)  (725 132)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (726 132)  (726 132)  routing T_14_8.sp4_h_l_4 <X> T_14_8.lc_trk_g1_1
 (25 4)  (733 132)  (733 132)  routing T_14_8.sp4_h_r_10 <X> T_14_8.lc_trk_g1_2
 (4 5)  (712 133)  (712 133)  routing T_14_8.sp4_h_l_37 <X> T_14_8.sp4_h_r_3
 (18 5)  (726 133)  (726 133)  routing T_14_8.sp4_h_l_4 <X> T_14_8.lc_trk_g1_1
 (22 5)  (730 133)  (730 133)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (731 133)  (731 133)  routing T_14_8.sp4_h_r_10 <X> T_14_8.lc_trk_g1_2
 (24 5)  (732 133)  (732 133)  routing T_14_8.sp4_h_r_10 <X> T_14_8.lc_trk_g1_2
 (4 6)  (712 134)  (712 134)  routing T_14_8.sp4_h_r_3 <X> T_14_8.sp4_v_t_38
 (26 6)  (734 134)  (734 134)  routing T_14_8.lc_trk_g3_4 <X> T_14_8.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 134)  (737 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 134)  (739 134)  routing T_14_8.lc_trk_g3_5 <X> T_14_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 134)  (740 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 134)  (741 134)  routing T_14_8.lc_trk_g3_5 <X> T_14_8.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 134)  (742 134)  routing T_14_8.lc_trk_g3_5 <X> T_14_8.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 134)  (745 134)  LC_3 Logic Functioning bit
 (39 6)  (747 134)  (747 134)  LC_3 Logic Functioning bit
 (40 6)  (748 134)  (748 134)  LC_3 Logic Functioning bit
 (41 6)  (749 134)  (749 134)  LC_3 Logic Functioning bit
 (42 6)  (750 134)  (750 134)  LC_3 Logic Functioning bit
 (5 7)  (713 135)  (713 135)  routing T_14_8.sp4_h_r_3 <X> T_14_8.sp4_v_t_38
 (11 7)  (719 135)  (719 135)  routing T_14_8.sp4_h_r_5 <X> T_14_8.sp4_h_l_40
 (27 7)  (735 135)  (735 135)  routing T_14_8.lc_trk_g3_4 <X> T_14_8.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 135)  (736 135)  routing T_14_8.lc_trk_g3_4 <X> T_14_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 135)  (737 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 135)  (740 135)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (742 135)  (742 135)  routing T_14_8.lc_trk_g1_2 <X> T_14_8.input_2_3
 (35 7)  (743 135)  (743 135)  routing T_14_8.lc_trk_g1_2 <X> T_14_8.input_2_3
 (38 7)  (746 135)  (746 135)  LC_3 Logic Functioning bit
 (40 7)  (748 135)  (748 135)  LC_3 Logic Functioning bit
 (41 7)  (749 135)  (749 135)  LC_3 Logic Functioning bit
 (42 7)  (750 135)  (750 135)  LC_3 Logic Functioning bit
 (2 8)  (710 136)  (710 136)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (4 9)  (712 137)  (712 137)  routing T_14_8.sp4_h_l_47 <X> T_14_8.sp4_h_r_6
 (6 9)  (714 137)  (714 137)  routing T_14_8.sp4_h_l_47 <X> T_14_8.sp4_h_r_6
 (8 9)  (716 137)  (716 137)  routing T_14_8.sp4_h_l_36 <X> T_14_8.sp4_v_b_7
 (9 9)  (717 137)  (717 137)  routing T_14_8.sp4_h_l_36 <X> T_14_8.sp4_v_b_7
 (10 9)  (718 137)  (718 137)  routing T_14_8.sp4_h_l_36 <X> T_14_8.sp4_v_b_7
 (2 10)  (710 138)  (710 138)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (4 10)  (712 138)  (712 138)  routing T_14_8.sp4_v_b_6 <X> T_14_8.sp4_v_t_43
 (8 10)  (716 138)  (716 138)  routing T_14_8.sp4_v_t_42 <X> T_14_8.sp4_h_l_42
 (9 10)  (717 138)  (717 138)  routing T_14_8.sp4_v_t_42 <X> T_14_8.sp4_h_l_42
 (11 10)  (719 138)  (719 138)  routing T_14_8.sp4_h_r_2 <X> T_14_8.sp4_v_t_45
 (13 10)  (721 138)  (721 138)  routing T_14_8.sp4_h_r_2 <X> T_14_8.sp4_v_t_45
 (17 10)  (725 138)  (725 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (12 11)  (720 139)  (720 139)  routing T_14_8.sp4_h_r_2 <X> T_14_8.sp4_v_t_45
 (18 11)  (726 139)  (726 139)  routing T_14_8.sp4_r_v_b_37 <X> T_14_8.lc_trk_g2_5
 (16 14)  (724 142)  (724 142)  routing T_14_8.sp12_v_b_21 <X> T_14_8.lc_trk_g3_5
 (17 14)  (725 142)  (725 142)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (26 14)  (734 142)  (734 142)  routing T_14_8.lc_trk_g0_7 <X> T_14_8.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 142)  (737 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 142)  (738 142)  routing T_14_8.lc_trk_g0_6 <X> T_14_8.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 142)  (740 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 142)  (742 142)  routing T_14_8.lc_trk_g1_1 <X> T_14_8.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 142)  (743 142)  routing T_14_8.lc_trk_g2_5 <X> T_14_8.input_2_7
 (37 14)  (745 142)  (745 142)  LC_7 Logic Functioning bit
 (39 14)  (747 142)  (747 142)  LC_7 Logic Functioning bit
 (40 14)  (748 142)  (748 142)  LC_7 Logic Functioning bit
 (41 14)  (749 142)  (749 142)  LC_7 Logic Functioning bit
 (42 14)  (750 142)  (750 142)  LC_7 Logic Functioning bit
 (8 15)  (716 143)  (716 143)  routing T_14_8.sp4_h_r_10 <X> T_14_8.sp4_v_t_47
 (9 15)  (717 143)  (717 143)  routing T_14_8.sp4_h_r_10 <X> T_14_8.sp4_v_t_47
 (14 15)  (722 143)  (722 143)  routing T_14_8.sp4_r_v_b_44 <X> T_14_8.lc_trk_g3_4
 (17 15)  (725 143)  (725 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (726 143)  (726 143)  routing T_14_8.sp12_v_b_21 <X> T_14_8.lc_trk_g3_5
 (26 15)  (734 143)  (734 143)  routing T_14_8.lc_trk_g0_7 <X> T_14_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 143)  (737 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 143)  (738 143)  routing T_14_8.lc_trk_g0_6 <X> T_14_8.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 143)  (740 143)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (741 143)  (741 143)  routing T_14_8.lc_trk_g2_5 <X> T_14_8.input_2_7
 (38 15)  (746 143)  (746 143)  LC_7 Logic Functioning bit
 (40 15)  (748 143)  (748 143)  LC_7 Logic Functioning bit
 (41 15)  (749 143)  (749 143)  LC_7 Logic Functioning bit
 (42 15)  (750 143)  (750 143)  LC_7 Logic Functioning bit


LogicTile_15_8

 (6 1)  (768 129)  (768 129)  routing T_15_8.sp4_h_l_37 <X> T_15_8.sp4_h_r_0
 (1 2)  (763 130)  (763 130)  routing T_15_8.glb_netwk_5 <X> T_15_8.wire_logic_cluster/lc_7/clk
 (2 2)  (764 130)  (764 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (784 130)  (784 130)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (785 130)  (785 130)  routing T_15_8.sp12_h_l_12 <X> T_15_8.lc_trk_g0_7
 (26 2)  (788 130)  (788 130)  routing T_15_8.lc_trk_g3_4 <X> T_15_8.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 130)  (789 130)  routing T_15_8.lc_trk_g3_7 <X> T_15_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 130)  (790 130)  routing T_15_8.lc_trk_g3_7 <X> T_15_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 130)  (791 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 130)  (792 130)  routing T_15_8.lc_trk_g3_7 <X> T_15_8.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 130)  (793 130)  routing T_15_8.lc_trk_g0_4 <X> T_15_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 130)  (794 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (797 130)  (797 130)  routing T_15_8.lc_trk_g2_7 <X> T_15_8.input_2_1
 (37 2)  (799 130)  (799 130)  LC_1 Logic Functioning bit
 (39 2)  (801 130)  (801 130)  LC_1 Logic Functioning bit
 (40 2)  (802 130)  (802 130)  LC_1 Logic Functioning bit
 (41 2)  (803 130)  (803 130)  LC_1 Logic Functioning bit
 (42 2)  (804 130)  (804 130)  LC_1 Logic Functioning bit
 (0 3)  (762 131)  (762 131)  routing T_15_8.glb_netwk_5 <X> T_15_8.wire_logic_cluster/lc_7/clk
 (14 3)  (776 131)  (776 131)  routing T_15_8.sp4_h_r_4 <X> T_15_8.lc_trk_g0_4
 (15 3)  (777 131)  (777 131)  routing T_15_8.sp4_h_r_4 <X> T_15_8.lc_trk_g0_4
 (16 3)  (778 131)  (778 131)  routing T_15_8.sp4_h_r_4 <X> T_15_8.lc_trk_g0_4
 (17 3)  (779 131)  (779 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (27 3)  (789 131)  (789 131)  routing T_15_8.lc_trk_g3_4 <X> T_15_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 131)  (790 131)  routing T_15_8.lc_trk_g3_4 <X> T_15_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 131)  (791 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 131)  (792 131)  routing T_15_8.lc_trk_g3_7 <X> T_15_8.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 131)  (794 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (795 131)  (795 131)  routing T_15_8.lc_trk_g2_7 <X> T_15_8.input_2_1
 (35 3)  (797 131)  (797 131)  routing T_15_8.lc_trk_g2_7 <X> T_15_8.input_2_1
 (38 3)  (800 131)  (800 131)  LC_1 Logic Functioning bit
 (40 3)  (802 131)  (802 131)  LC_1 Logic Functioning bit
 (41 3)  (803 131)  (803 131)  LC_1 Logic Functioning bit
 (42 3)  (804 131)  (804 131)  LC_1 Logic Functioning bit
 (0 4)  (762 132)  (762 132)  routing T_15_8.glb_netwk_7 <X> T_15_8.wire_logic_cluster/lc_7/cen
 (1 4)  (763 132)  (763 132)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (3 4)  (765 132)  (765 132)  routing T_15_8.sp12_v_t_23 <X> T_15_8.sp12_h_r_0
 (5 4)  (767 132)  (767 132)  routing T_15_8.sp4_v_t_38 <X> T_15_8.sp4_h_r_3
 (10 4)  (772 132)  (772 132)  routing T_15_8.sp4_v_t_46 <X> T_15_8.sp4_h_r_4
 (15 4)  (777 132)  (777 132)  routing T_15_8.bot_op_1 <X> T_15_8.lc_trk_g1_1
 (17 4)  (779 132)  (779 132)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (28 4)  (790 132)  (790 132)  routing T_15_8.lc_trk_g2_5 <X> T_15_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 132)  (791 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 132)  (792 132)  routing T_15_8.lc_trk_g2_5 <X> T_15_8.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 132)  (793 132)  routing T_15_8.lc_trk_g0_7 <X> T_15_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 132)  (794 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (799 132)  (799 132)  LC_2 Logic Functioning bit
 (42 4)  (804 132)  (804 132)  LC_2 Logic Functioning bit
 (43 4)  (805 132)  (805 132)  LC_2 Logic Functioning bit
 (50 4)  (812 132)  (812 132)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (762 133)  (762 133)  routing T_15_8.glb_netwk_7 <X> T_15_8.wire_logic_cluster/lc_7/cen
 (31 5)  (793 133)  (793 133)  routing T_15_8.lc_trk_g0_7 <X> T_15_8.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 133)  (799 133)  LC_2 Logic Functioning bit
 (42 5)  (804 133)  (804 133)  LC_2 Logic Functioning bit
 (43 5)  (805 133)  (805 133)  LC_2 Logic Functioning bit
 (11 6)  (773 134)  (773 134)  routing T_15_8.sp4_v_b_9 <X> T_15_8.sp4_v_t_40
 (13 6)  (775 134)  (775 134)  routing T_15_8.sp4_v_b_9 <X> T_15_8.sp4_v_t_40
 (27 6)  (789 134)  (789 134)  routing T_15_8.lc_trk_g3_5 <X> T_15_8.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 134)  (790 134)  routing T_15_8.lc_trk_g3_5 <X> T_15_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 134)  (791 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 134)  (792 134)  routing T_15_8.lc_trk_g3_5 <X> T_15_8.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 134)  (794 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 134)  (796 134)  routing T_15_8.lc_trk_g1_1 <X> T_15_8.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 134)  (799 134)  LC_3 Logic Functioning bit
 (38 6)  (800 134)  (800 134)  LC_3 Logic Functioning bit
 (39 6)  (801 134)  (801 134)  LC_3 Logic Functioning bit
 (40 6)  (802 134)  (802 134)  LC_3 Logic Functioning bit
 (41 6)  (803 134)  (803 134)  LC_3 Logic Functioning bit
 (42 6)  (804 134)  (804 134)  LC_3 Logic Functioning bit
 (43 6)  (805 134)  (805 134)  LC_3 Logic Functioning bit
 (45 6)  (807 134)  (807 134)  LC_3 Logic Functioning bit
 (47 6)  (809 134)  (809 134)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (812 134)  (812 134)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (814 134)  (814 134)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (28 7)  (790 135)  (790 135)  routing T_15_8.lc_trk_g2_1 <X> T_15_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 135)  (791 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (798 135)  (798 135)  LC_3 Logic Functioning bit
 (37 7)  (799 135)  (799 135)  LC_3 Logic Functioning bit
 (38 7)  (800 135)  (800 135)  LC_3 Logic Functioning bit
 (39 7)  (801 135)  (801 135)  LC_3 Logic Functioning bit
 (40 7)  (802 135)  (802 135)  LC_3 Logic Functioning bit
 (41 7)  (803 135)  (803 135)  LC_3 Logic Functioning bit
 (42 7)  (804 135)  (804 135)  LC_3 Logic Functioning bit
 (43 7)  (805 135)  (805 135)  LC_3 Logic Functioning bit
 (45 7)  (807 135)  (807 135)  LC_3 Logic Functioning bit
 (48 7)  (810 135)  (810 135)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (777 136)  (777 136)  routing T_15_8.sp4_h_r_25 <X> T_15_8.lc_trk_g2_1
 (16 8)  (778 136)  (778 136)  routing T_15_8.sp4_h_r_25 <X> T_15_8.lc_trk_g2_1
 (17 8)  (779 136)  (779 136)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (19 8)  (781 136)  (781 136)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (18 9)  (780 137)  (780 137)  routing T_15_8.sp4_h_r_25 <X> T_15_8.lc_trk_g2_1
 (9 10)  (771 138)  (771 138)  routing T_15_8.sp4_h_r_4 <X> T_15_8.sp4_h_l_42
 (10 10)  (772 138)  (772 138)  routing T_15_8.sp4_h_r_4 <X> T_15_8.sp4_h_l_42
 (12 10)  (774 138)  (774 138)  routing T_15_8.sp4_v_t_45 <X> T_15_8.sp4_h_l_45
 (15 10)  (777 138)  (777 138)  routing T_15_8.sp4_h_l_24 <X> T_15_8.lc_trk_g2_5
 (16 10)  (778 138)  (778 138)  routing T_15_8.sp4_h_l_24 <X> T_15_8.lc_trk_g2_5
 (17 10)  (779 138)  (779 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (780 138)  (780 138)  routing T_15_8.sp4_h_l_24 <X> T_15_8.lc_trk_g2_5
 (21 10)  (783 138)  (783 138)  routing T_15_8.sp4_h_r_39 <X> T_15_8.lc_trk_g2_7
 (22 10)  (784 138)  (784 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (785 138)  (785 138)  routing T_15_8.sp4_h_r_39 <X> T_15_8.lc_trk_g2_7
 (24 10)  (786 138)  (786 138)  routing T_15_8.sp4_h_r_39 <X> T_15_8.lc_trk_g2_7
 (10 11)  (772 139)  (772 139)  routing T_15_8.sp4_h_l_39 <X> T_15_8.sp4_v_t_42
 (11 11)  (773 139)  (773 139)  routing T_15_8.sp4_v_t_45 <X> T_15_8.sp4_h_l_45
 (7 12)  (769 140)  (769 140)  Column buffer control bit: LH_colbuf_cntl_5

 (4 13)  (766 141)  (766 141)  routing T_15_8.sp4_h_l_36 <X> T_15_8.sp4_h_r_9
 (6 13)  (768 141)  (768 141)  routing T_15_8.sp4_h_l_36 <X> T_15_8.sp4_h_r_9
 (0 14)  (762 142)  (762 142)  routing T_15_8.glb_netwk_6 <X> T_15_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 142)  (763 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (769 142)  (769 142)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (777 142)  (777 142)  routing T_15_8.rgt_op_5 <X> T_15_8.lc_trk_g3_5
 (17 14)  (779 142)  (779 142)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (780 142)  (780 142)  routing T_15_8.rgt_op_5 <X> T_15_8.lc_trk_g3_5
 (22 14)  (784 142)  (784 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (0 15)  (762 143)  (762 143)  routing T_15_8.glb_netwk_6 <X> T_15_8.wire_logic_cluster/lc_7/s_r
 (7 15)  (769 143)  (769 143)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (779 143)  (779 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_16_8

 (26 0)  (842 128)  (842 128)  routing T_16_8.lc_trk_g1_5 <X> T_16_8.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 128)  (843 128)  routing T_16_8.lc_trk_g1_0 <X> T_16_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 128)  (845 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 128)  (847 128)  routing T_16_8.lc_trk_g3_4 <X> T_16_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 128)  (848 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 128)  (849 128)  routing T_16_8.lc_trk_g3_4 <X> T_16_8.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 128)  (850 128)  routing T_16_8.lc_trk_g3_4 <X> T_16_8.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 128)  (852 128)  LC_0 Logic Functioning bit
 (11 1)  (827 129)  (827 129)  routing T_16_8.sp4_h_l_43 <X> T_16_8.sp4_h_r_2
 (13 1)  (829 129)  (829 129)  routing T_16_8.sp4_h_l_43 <X> T_16_8.sp4_h_r_2
 (27 1)  (843 129)  (843 129)  routing T_16_8.lc_trk_g1_5 <X> T_16_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 129)  (845 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 129)  (848 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (850 129)  (850 129)  routing T_16_8.lc_trk_g1_3 <X> T_16_8.input_2_0
 (35 1)  (851 129)  (851 129)  routing T_16_8.lc_trk_g1_3 <X> T_16_8.input_2_0
 (47 1)  (863 129)  (863 129)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (3 2)  (819 130)  (819 130)  routing T_16_8.sp12_v_t_23 <X> T_16_8.sp12_h_l_23
 (5 2)  (821 130)  (821 130)  routing T_16_8.sp4_v_t_37 <X> T_16_8.sp4_h_l_37
 (14 2)  (830 130)  (830 130)  routing T_16_8.sp4_h_l_1 <X> T_16_8.lc_trk_g0_4
 (26 2)  (842 130)  (842 130)  routing T_16_8.lc_trk_g3_4 <X> T_16_8.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 130)  (843 130)  routing T_16_8.lc_trk_g1_3 <X> T_16_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 130)  (845 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 130)  (847 130)  routing T_16_8.lc_trk_g1_5 <X> T_16_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 130)  (848 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 130)  (850 130)  routing T_16_8.lc_trk_g1_5 <X> T_16_8.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 130)  (852 130)  LC_1 Logic Functioning bit
 (6 3)  (822 131)  (822 131)  routing T_16_8.sp4_v_t_37 <X> T_16_8.sp4_h_l_37
 (10 3)  (826 131)  (826 131)  routing T_16_8.sp4_h_l_45 <X> T_16_8.sp4_v_t_36
 (15 3)  (831 131)  (831 131)  routing T_16_8.sp4_h_l_1 <X> T_16_8.lc_trk_g0_4
 (16 3)  (832 131)  (832 131)  routing T_16_8.sp4_h_l_1 <X> T_16_8.lc_trk_g0_4
 (17 3)  (833 131)  (833 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 3)  (843 131)  (843 131)  routing T_16_8.lc_trk_g3_4 <X> T_16_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 131)  (844 131)  routing T_16_8.lc_trk_g3_4 <X> T_16_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 131)  (845 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 131)  (846 131)  routing T_16_8.lc_trk_g1_3 <X> T_16_8.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 131)  (848 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (850 131)  (850 131)  routing T_16_8.lc_trk_g1_2 <X> T_16_8.input_2_1
 (35 3)  (851 131)  (851 131)  routing T_16_8.lc_trk_g1_2 <X> T_16_8.input_2_1
 (14 4)  (830 132)  (830 132)  routing T_16_8.sp4_h_l_5 <X> T_16_8.lc_trk_g1_0
 (22 4)  (838 132)  (838 132)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (839 132)  (839 132)  routing T_16_8.sp4_v_b_19 <X> T_16_8.lc_trk_g1_3
 (24 4)  (840 132)  (840 132)  routing T_16_8.sp4_v_b_19 <X> T_16_8.lc_trk_g1_3
 (25 4)  (841 132)  (841 132)  routing T_16_8.sp4_h_r_10 <X> T_16_8.lc_trk_g1_2
 (26 4)  (842 132)  (842 132)  routing T_16_8.lc_trk_g1_5 <X> T_16_8.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 132)  (844 132)  routing T_16_8.lc_trk_g2_1 <X> T_16_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 132)  (845 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 132)  (847 132)  routing T_16_8.lc_trk_g3_4 <X> T_16_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 132)  (848 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 132)  (849 132)  routing T_16_8.lc_trk_g3_4 <X> T_16_8.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 132)  (850 132)  routing T_16_8.lc_trk_g3_4 <X> T_16_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 132)  (852 132)  LC_2 Logic Functioning bit
 (13 5)  (829 133)  (829 133)  routing T_16_8.sp4_v_t_37 <X> T_16_8.sp4_h_r_5
 (14 5)  (830 133)  (830 133)  routing T_16_8.sp4_h_l_5 <X> T_16_8.lc_trk_g1_0
 (15 5)  (831 133)  (831 133)  routing T_16_8.sp4_h_l_5 <X> T_16_8.lc_trk_g1_0
 (16 5)  (832 133)  (832 133)  routing T_16_8.sp4_h_l_5 <X> T_16_8.lc_trk_g1_0
 (17 5)  (833 133)  (833 133)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (838 133)  (838 133)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (839 133)  (839 133)  routing T_16_8.sp4_h_r_10 <X> T_16_8.lc_trk_g1_2
 (24 5)  (840 133)  (840 133)  routing T_16_8.sp4_h_r_10 <X> T_16_8.lc_trk_g1_2
 (27 5)  (843 133)  (843 133)  routing T_16_8.lc_trk_g1_5 <X> T_16_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 133)  (845 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 133)  (848 133)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (850 133)  (850 133)  routing T_16_8.lc_trk_g1_3 <X> T_16_8.input_2_2
 (35 5)  (851 133)  (851 133)  routing T_16_8.lc_trk_g1_3 <X> T_16_8.input_2_2
 (9 6)  (825 134)  (825 134)  routing T_16_8.sp4_h_r_1 <X> T_16_8.sp4_h_l_41
 (10 6)  (826 134)  (826 134)  routing T_16_8.sp4_h_r_1 <X> T_16_8.sp4_h_l_41
 (16 6)  (832 134)  (832 134)  routing T_16_8.sp4_v_b_13 <X> T_16_8.lc_trk_g1_5
 (17 6)  (833 134)  (833 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (834 134)  (834 134)  routing T_16_8.sp4_v_b_13 <X> T_16_8.lc_trk_g1_5
 (25 6)  (841 134)  (841 134)  routing T_16_8.sp4_h_r_14 <X> T_16_8.lc_trk_g1_6
 (26 6)  (842 134)  (842 134)  routing T_16_8.lc_trk_g3_4 <X> T_16_8.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 134)  (843 134)  routing T_16_8.lc_trk_g1_3 <X> T_16_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 134)  (845 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 134)  (847 134)  routing T_16_8.lc_trk_g1_5 <X> T_16_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 134)  (848 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 134)  (850 134)  routing T_16_8.lc_trk_g1_5 <X> T_16_8.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 134)  (851 134)  routing T_16_8.lc_trk_g1_6 <X> T_16_8.input_2_3
 (36 6)  (852 134)  (852 134)  LC_3 Logic Functioning bit
 (6 7)  (822 135)  (822 135)  routing T_16_8.sp4_h_r_3 <X> T_16_8.sp4_h_l_38
 (17 7)  (833 135)  (833 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (18 7)  (834 135)  (834 135)  routing T_16_8.sp4_v_b_13 <X> T_16_8.lc_trk_g1_5
 (22 7)  (838 135)  (838 135)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (839 135)  (839 135)  routing T_16_8.sp4_h_r_14 <X> T_16_8.lc_trk_g1_6
 (24 7)  (840 135)  (840 135)  routing T_16_8.sp4_h_r_14 <X> T_16_8.lc_trk_g1_6
 (27 7)  (843 135)  (843 135)  routing T_16_8.lc_trk_g3_4 <X> T_16_8.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 135)  (844 135)  routing T_16_8.lc_trk_g3_4 <X> T_16_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 135)  (845 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 135)  (846 135)  routing T_16_8.lc_trk_g1_3 <X> T_16_8.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 135)  (848 135)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (850 135)  (850 135)  routing T_16_8.lc_trk_g1_6 <X> T_16_8.input_2_3
 (35 7)  (851 135)  (851 135)  routing T_16_8.lc_trk_g1_6 <X> T_16_8.input_2_3
 (47 7)  (863 135)  (863 135)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (10 8)  (826 136)  (826 136)  routing T_16_8.sp4_v_t_39 <X> T_16_8.sp4_h_r_7
 (16 8)  (832 136)  (832 136)  routing T_16_8.sp4_v_t_12 <X> T_16_8.lc_trk_g2_1
 (17 8)  (833 136)  (833 136)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (834 136)  (834 136)  routing T_16_8.sp4_v_t_12 <X> T_16_8.lc_trk_g2_1
 (21 8)  (837 136)  (837 136)  routing T_16_8.sp4_h_r_43 <X> T_16_8.lc_trk_g2_3
 (22 8)  (838 136)  (838 136)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (839 136)  (839 136)  routing T_16_8.sp4_h_r_43 <X> T_16_8.lc_trk_g2_3
 (24 8)  (840 136)  (840 136)  routing T_16_8.sp4_h_r_43 <X> T_16_8.lc_trk_g2_3
 (26 8)  (842 136)  (842 136)  routing T_16_8.lc_trk_g1_5 <X> T_16_8.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 136)  (843 136)  routing T_16_8.lc_trk_g3_2 <X> T_16_8.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 136)  (844 136)  routing T_16_8.lc_trk_g3_2 <X> T_16_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 136)  (845 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 136)  (847 136)  routing T_16_8.lc_trk_g3_4 <X> T_16_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 136)  (848 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 136)  (849 136)  routing T_16_8.lc_trk_g3_4 <X> T_16_8.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 136)  (850 136)  routing T_16_8.lc_trk_g3_4 <X> T_16_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 136)  (852 136)  LC_4 Logic Functioning bit
 (46 8)  (862 136)  (862 136)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (17 9)  (833 137)  (833 137)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 9)  (837 137)  (837 137)  routing T_16_8.sp4_h_r_43 <X> T_16_8.lc_trk_g2_3
 (27 9)  (843 137)  (843 137)  routing T_16_8.lc_trk_g1_5 <X> T_16_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 137)  (845 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 137)  (846 137)  routing T_16_8.lc_trk_g3_2 <X> T_16_8.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 137)  (848 137)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (850 137)  (850 137)  routing T_16_8.lc_trk_g1_3 <X> T_16_8.input_2_4
 (35 9)  (851 137)  (851 137)  routing T_16_8.lc_trk_g1_3 <X> T_16_8.input_2_4
 (22 10)  (838 138)  (838 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (839 138)  (839 138)  routing T_16_8.sp4_v_b_47 <X> T_16_8.lc_trk_g2_7
 (24 10)  (840 138)  (840 138)  routing T_16_8.sp4_v_b_47 <X> T_16_8.lc_trk_g2_7
 (26 10)  (842 138)  (842 138)  routing T_16_8.lc_trk_g2_7 <X> T_16_8.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 138)  (844 138)  routing T_16_8.lc_trk_g2_0 <X> T_16_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 138)  (845 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 138)  (847 138)  routing T_16_8.lc_trk_g0_4 <X> T_16_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 138)  (848 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (851 138)  (851 138)  routing T_16_8.lc_trk_g1_4 <X> T_16_8.input_2_5
 (37 10)  (853 138)  (853 138)  LC_5 Logic Functioning bit
 (39 10)  (855 138)  (855 138)  LC_5 Logic Functioning bit
 (40 10)  (856 138)  (856 138)  LC_5 Logic Functioning bit
 (41 10)  (857 138)  (857 138)  LC_5 Logic Functioning bit
 (42 10)  (858 138)  (858 138)  LC_5 Logic Functioning bit
 (26 11)  (842 139)  (842 139)  routing T_16_8.lc_trk_g2_7 <X> T_16_8.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 139)  (844 139)  routing T_16_8.lc_trk_g2_7 <X> T_16_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 139)  (845 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 139)  (848 139)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (850 139)  (850 139)  routing T_16_8.lc_trk_g1_4 <X> T_16_8.input_2_5
 (38 11)  (854 139)  (854 139)  LC_5 Logic Functioning bit
 (40 11)  (856 139)  (856 139)  LC_5 Logic Functioning bit
 (41 11)  (857 139)  (857 139)  LC_5 Logic Functioning bit
 (42 11)  (858 139)  (858 139)  LC_5 Logic Functioning bit
 (10 12)  (826 140)  (826 140)  routing T_16_8.sp4_v_t_40 <X> T_16_8.sp4_h_r_10
 (25 12)  (841 140)  (841 140)  routing T_16_8.sp4_v_b_26 <X> T_16_8.lc_trk_g3_2
 (26 12)  (842 140)  (842 140)  routing T_16_8.lc_trk_g1_5 <X> T_16_8.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 140)  (844 140)  routing T_16_8.lc_trk_g2_3 <X> T_16_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 140)  (845 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 140)  (847 140)  routing T_16_8.lc_trk_g3_4 <X> T_16_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 140)  (848 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 140)  (849 140)  routing T_16_8.lc_trk_g3_4 <X> T_16_8.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 140)  (850 140)  routing T_16_8.lc_trk_g3_4 <X> T_16_8.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 140)  (852 140)  LC_6 Logic Functioning bit
 (51 12)  (867 140)  (867 140)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (831 141)  (831 141)  routing T_16_8.sp4_v_t_29 <X> T_16_8.lc_trk_g3_0
 (16 13)  (832 141)  (832 141)  routing T_16_8.sp4_v_t_29 <X> T_16_8.lc_trk_g3_0
 (17 13)  (833 141)  (833 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (838 141)  (838 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (839 141)  (839 141)  routing T_16_8.sp4_v_b_26 <X> T_16_8.lc_trk_g3_2
 (27 13)  (843 141)  (843 141)  routing T_16_8.lc_trk_g1_5 <X> T_16_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 141)  (845 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 141)  (846 141)  routing T_16_8.lc_trk_g2_3 <X> T_16_8.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 141)  (848 141)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (850 141)  (850 141)  routing T_16_8.lc_trk_g1_3 <X> T_16_8.input_2_6
 (35 13)  (851 141)  (851 141)  routing T_16_8.lc_trk_g1_3 <X> T_16_8.input_2_6
 (12 14)  (828 142)  (828 142)  routing T_16_8.sp4_v_t_46 <X> T_16_8.sp4_h_l_46
 (26 14)  (842 142)  (842 142)  routing T_16_8.lc_trk_g3_4 <X> T_16_8.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 142)  (843 142)  routing T_16_8.lc_trk_g1_3 <X> T_16_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 142)  (845 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 142)  (847 142)  routing T_16_8.lc_trk_g1_5 <X> T_16_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 142)  (848 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 142)  (850 142)  routing T_16_8.lc_trk_g1_5 <X> T_16_8.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 142)  (852 142)  LC_7 Logic Functioning bit
 (47 14)  (863 142)  (863 142)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (11 15)  (827 143)  (827 143)  routing T_16_8.sp4_v_t_46 <X> T_16_8.sp4_h_l_46
 (14 15)  (830 143)  (830 143)  routing T_16_8.sp4_h_l_17 <X> T_16_8.lc_trk_g3_4
 (15 15)  (831 143)  (831 143)  routing T_16_8.sp4_h_l_17 <X> T_16_8.lc_trk_g3_4
 (16 15)  (832 143)  (832 143)  routing T_16_8.sp4_h_l_17 <X> T_16_8.lc_trk_g3_4
 (17 15)  (833 143)  (833 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (27 15)  (843 143)  (843 143)  routing T_16_8.lc_trk_g3_4 <X> T_16_8.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 143)  (844 143)  routing T_16_8.lc_trk_g3_4 <X> T_16_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 143)  (845 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 143)  (846 143)  routing T_16_8.lc_trk_g1_3 <X> T_16_8.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 143)  (848 143)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (849 143)  (849 143)  routing T_16_8.lc_trk_g3_0 <X> T_16_8.input_2_7
 (34 15)  (850 143)  (850 143)  routing T_16_8.lc_trk_g3_0 <X> T_16_8.input_2_7


LogicTile_17_8

 (3 2)  (877 130)  (877 130)  routing T_17_8.sp12_v_t_23 <X> T_17_8.sp12_h_l_23
 (8 2)  (882 130)  (882 130)  routing T_17_8.sp4_v_t_42 <X> T_17_8.sp4_h_l_36
 (9 2)  (883 130)  (883 130)  routing T_17_8.sp4_v_t_42 <X> T_17_8.sp4_h_l_36
 (10 2)  (884 130)  (884 130)  routing T_17_8.sp4_v_t_42 <X> T_17_8.sp4_h_l_36
 (22 3)  (896 131)  (896 131)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (897 131)  (897 131)  routing T_17_8.sp4_h_r_6 <X> T_17_8.lc_trk_g0_6
 (24 3)  (898 131)  (898 131)  routing T_17_8.sp4_h_r_6 <X> T_17_8.lc_trk_g0_6
 (25 3)  (899 131)  (899 131)  routing T_17_8.sp4_h_r_6 <X> T_17_8.lc_trk_g0_6
 (5 5)  (879 133)  (879 133)  routing T_17_8.sp4_h_r_3 <X> T_17_8.sp4_v_b_3
 (8 5)  (882 133)  (882 133)  routing T_17_8.sp4_v_t_36 <X> T_17_8.sp4_v_b_4
 (10 5)  (884 133)  (884 133)  routing T_17_8.sp4_v_t_36 <X> T_17_8.sp4_v_b_4
 (13 5)  (887 133)  (887 133)  routing T_17_8.sp4_v_t_37 <X> T_17_8.sp4_h_r_5
 (9 8)  (883 136)  (883 136)  routing T_17_8.sp4_h_l_41 <X> T_17_8.sp4_h_r_7
 (10 8)  (884 136)  (884 136)  routing T_17_8.sp4_h_l_41 <X> T_17_8.sp4_h_r_7
 (13 8)  (887 136)  (887 136)  routing T_17_8.sp4_v_t_45 <X> T_17_8.sp4_v_b_8
 (4 9)  (878 137)  (878 137)  routing T_17_8.sp4_v_t_36 <X> T_17_8.sp4_h_r_6
 (11 9)  (885 137)  (885 137)  routing T_17_8.sp4_h_l_45 <X> T_17_8.sp4_h_r_8
 (6 10)  (880 138)  (880 138)  routing T_17_8.sp4_v_b_3 <X> T_17_8.sp4_v_t_43
 (16 10)  (890 138)  (890 138)  routing T_17_8.sp4_v_b_37 <X> T_17_8.lc_trk_g2_5
 (17 10)  (891 138)  (891 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (892 138)  (892 138)  routing T_17_8.sp4_v_b_37 <X> T_17_8.lc_trk_g2_5
 (5 11)  (879 139)  (879 139)  routing T_17_8.sp4_v_b_3 <X> T_17_8.sp4_v_t_43
 (18 11)  (892 139)  (892 139)  routing T_17_8.sp4_v_b_37 <X> T_17_8.lc_trk_g2_5
 (5 12)  (879 140)  (879 140)  routing T_17_8.sp4_v_b_9 <X> T_17_8.sp4_h_r_9
 (16 12)  (890 140)  (890 140)  routing T_17_8.sp4_v_b_33 <X> T_17_8.lc_trk_g3_1
 (17 12)  (891 140)  (891 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (892 140)  (892 140)  routing T_17_8.sp4_v_b_33 <X> T_17_8.lc_trk_g3_1
 (27 12)  (901 140)  (901 140)  routing T_17_8.lc_trk_g3_4 <X> T_17_8.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 140)  (902 140)  routing T_17_8.lc_trk_g3_4 <X> T_17_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 140)  (903 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 140)  (904 140)  routing T_17_8.lc_trk_g3_4 <X> T_17_8.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 140)  (905 140)  routing T_17_8.lc_trk_g2_5 <X> T_17_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 140)  (906 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 140)  (907 140)  routing T_17_8.lc_trk_g2_5 <X> T_17_8.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 140)  (909 140)  routing T_17_8.lc_trk_g0_6 <X> T_17_8.input_2_6
 (37 12)  (911 140)  (911 140)  LC_6 Logic Functioning bit
 (39 12)  (913 140)  (913 140)  LC_6 Logic Functioning bit
 (40 12)  (914 140)  (914 140)  LC_6 Logic Functioning bit
 (41 12)  (915 140)  (915 140)  LC_6 Logic Functioning bit
 (42 12)  (916 140)  (916 140)  LC_6 Logic Functioning bit
 (6 13)  (880 141)  (880 141)  routing T_17_8.sp4_v_b_9 <X> T_17_8.sp4_h_r_9
 (18 13)  (892 141)  (892 141)  routing T_17_8.sp4_v_b_33 <X> T_17_8.lc_trk_g3_1
 (27 13)  (901 141)  (901 141)  routing T_17_8.lc_trk_g3_1 <X> T_17_8.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 141)  (902 141)  routing T_17_8.lc_trk_g3_1 <X> T_17_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 141)  (903 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 141)  (906 141)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (909 141)  (909 141)  routing T_17_8.lc_trk_g0_6 <X> T_17_8.input_2_6
 (38 13)  (912 141)  (912 141)  LC_6 Logic Functioning bit
 (40 13)  (914 141)  (914 141)  LC_6 Logic Functioning bit
 (41 13)  (915 141)  (915 141)  LC_6 Logic Functioning bit
 (42 13)  (916 141)  (916 141)  LC_6 Logic Functioning bit
 (11 15)  (885 143)  (885 143)  routing T_17_8.sp4_h_r_3 <X> T_17_8.sp4_h_l_46
 (13 15)  (887 143)  (887 143)  routing T_17_8.sp4_h_r_3 <X> T_17_8.sp4_h_l_46
 (14 15)  (888 143)  (888 143)  routing T_17_8.sp4_r_v_b_44 <X> T_17_8.lc_trk_g3_4
 (17 15)  (891 143)  (891 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (19 15)  (893 143)  (893 143)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_18_8

 (4 0)  (932 128)  (932 128)  routing T_18_8.sp4_v_t_41 <X> T_18_8.sp4_v_b_0
 (6 0)  (934 128)  (934 128)  routing T_18_8.sp4_v_t_41 <X> T_18_8.sp4_v_b_0
 (21 0)  (949 128)  (949 128)  routing T_18_8.sp4_h_r_19 <X> T_18_8.lc_trk_g0_3
 (22 0)  (950 128)  (950 128)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (951 128)  (951 128)  routing T_18_8.sp4_h_r_19 <X> T_18_8.lc_trk_g0_3
 (24 0)  (952 128)  (952 128)  routing T_18_8.sp4_h_r_19 <X> T_18_8.lc_trk_g0_3
 (28 0)  (956 128)  (956 128)  routing T_18_8.lc_trk_g2_3 <X> T_18_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 128)  (957 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 128)  (960 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 128)  (961 128)  routing T_18_8.lc_trk_g3_0 <X> T_18_8.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 128)  (962 128)  routing T_18_8.lc_trk_g3_0 <X> T_18_8.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 128)  (963 128)  routing T_18_8.lc_trk_g0_6 <X> T_18_8.input_2_0
 (37 0)  (965 128)  (965 128)  LC_0 Logic Functioning bit
 (39 0)  (967 128)  (967 128)  LC_0 Logic Functioning bit
 (21 1)  (949 129)  (949 129)  routing T_18_8.sp4_h_r_19 <X> T_18_8.lc_trk_g0_3
 (22 1)  (950 129)  (950 129)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (952 129)  (952 129)  routing T_18_8.top_op_2 <X> T_18_8.lc_trk_g0_2
 (25 1)  (953 129)  (953 129)  routing T_18_8.top_op_2 <X> T_18_8.lc_trk_g0_2
 (26 1)  (954 129)  (954 129)  routing T_18_8.lc_trk_g0_2 <X> T_18_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 129)  (957 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 129)  (958 129)  routing T_18_8.lc_trk_g2_3 <X> T_18_8.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 129)  (960 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (963 129)  (963 129)  routing T_18_8.lc_trk_g0_6 <X> T_18_8.input_2_0
 (38 1)  (966 129)  (966 129)  LC_0 Logic Functioning bit
 (1 2)  (929 130)  (929 130)  routing T_18_8.glb_netwk_5 <X> T_18_8.wire_logic_cluster/lc_7/clk
 (2 2)  (930 130)  (930 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (940 130)  (940 130)  routing T_18_8.sp4_h_r_11 <X> T_18_8.sp4_h_l_39
 (14 2)  (942 130)  (942 130)  routing T_18_8.wire_logic_cluster/lc_4/out <X> T_18_8.lc_trk_g0_4
 (25 2)  (953 130)  (953 130)  routing T_18_8.sp4_v_t_3 <X> T_18_8.lc_trk_g0_6
 (26 2)  (954 130)  (954 130)  routing T_18_8.lc_trk_g3_6 <X> T_18_8.wire_logic_cluster/lc_1/in_0
 (28 2)  (956 130)  (956 130)  routing T_18_8.lc_trk_g2_2 <X> T_18_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 130)  (957 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 130)  (959 130)  routing T_18_8.lc_trk_g0_4 <X> T_18_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 130)  (960 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (965 130)  (965 130)  LC_1 Logic Functioning bit
 (38 2)  (966 130)  (966 130)  LC_1 Logic Functioning bit
 (39 2)  (967 130)  (967 130)  LC_1 Logic Functioning bit
 (40 2)  (968 130)  (968 130)  LC_1 Logic Functioning bit
 (41 2)  (969 130)  (969 130)  LC_1 Logic Functioning bit
 (42 2)  (970 130)  (970 130)  LC_1 Logic Functioning bit
 (43 2)  (971 130)  (971 130)  LC_1 Logic Functioning bit
 (45 2)  (973 130)  (973 130)  LC_1 Logic Functioning bit
 (50 2)  (978 130)  (978 130)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (980 130)  (980 130)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (981 130)  (981 130)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (928 131)  (928 131)  routing T_18_8.glb_netwk_5 <X> T_18_8.wire_logic_cluster/lc_7/clk
 (13 3)  (941 131)  (941 131)  routing T_18_8.sp4_h_r_11 <X> T_18_8.sp4_h_l_39
 (17 3)  (945 131)  (945 131)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (950 131)  (950 131)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (951 131)  (951 131)  routing T_18_8.sp4_v_t_3 <X> T_18_8.lc_trk_g0_6
 (25 3)  (953 131)  (953 131)  routing T_18_8.sp4_v_t_3 <X> T_18_8.lc_trk_g0_6
 (26 3)  (954 131)  (954 131)  routing T_18_8.lc_trk_g3_6 <X> T_18_8.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 131)  (955 131)  routing T_18_8.lc_trk_g3_6 <X> T_18_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 131)  (956 131)  routing T_18_8.lc_trk_g3_6 <X> T_18_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 131)  (957 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 131)  (958 131)  routing T_18_8.lc_trk_g2_2 <X> T_18_8.wire_logic_cluster/lc_1/in_1
 (36 3)  (964 131)  (964 131)  LC_1 Logic Functioning bit
 (37 3)  (965 131)  (965 131)  LC_1 Logic Functioning bit
 (38 3)  (966 131)  (966 131)  LC_1 Logic Functioning bit
 (39 3)  (967 131)  (967 131)  LC_1 Logic Functioning bit
 (40 3)  (968 131)  (968 131)  LC_1 Logic Functioning bit
 (41 3)  (969 131)  (969 131)  LC_1 Logic Functioning bit
 (42 3)  (970 131)  (970 131)  LC_1 Logic Functioning bit
 (43 3)  (971 131)  (971 131)  LC_1 Logic Functioning bit
 (45 3)  (973 131)  (973 131)  LC_1 Logic Functioning bit
 (46 3)  (974 131)  (974 131)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (0 4)  (928 132)  (928 132)  routing T_18_8.glb_netwk_7 <X> T_18_8.wire_logic_cluster/lc_7/cen
 (1 4)  (929 132)  (929 132)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (9 4)  (937 132)  (937 132)  routing T_18_8.sp4_h_l_36 <X> T_18_8.sp4_h_r_4
 (10 4)  (938 132)  (938 132)  routing T_18_8.sp4_h_l_36 <X> T_18_8.sp4_h_r_4
 (26 4)  (954 132)  (954 132)  routing T_18_8.lc_trk_g2_4 <X> T_18_8.wire_logic_cluster/lc_2/in_0
 (29 4)  (957 132)  (957 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 132)  (959 132)  routing T_18_8.lc_trk_g2_7 <X> T_18_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 132)  (960 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 132)  (961 132)  routing T_18_8.lc_trk_g2_7 <X> T_18_8.wire_logic_cluster/lc_2/in_3
 (39 4)  (967 132)  (967 132)  LC_2 Logic Functioning bit
 (40 4)  (968 132)  (968 132)  LC_2 Logic Functioning bit
 (42 4)  (970 132)  (970 132)  LC_2 Logic Functioning bit
 (0 5)  (928 133)  (928 133)  routing T_18_8.glb_netwk_7 <X> T_18_8.wire_logic_cluster/lc_7/cen
 (28 5)  (956 133)  (956 133)  routing T_18_8.lc_trk_g2_4 <X> T_18_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 133)  (957 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 133)  (958 133)  routing T_18_8.lc_trk_g0_3 <X> T_18_8.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 133)  (959 133)  routing T_18_8.lc_trk_g2_7 <X> T_18_8.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 133)  (960 133)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (961 133)  (961 133)  routing T_18_8.lc_trk_g2_0 <X> T_18_8.input_2_2
 (38 5)  (966 133)  (966 133)  LC_2 Logic Functioning bit
 (39 5)  (967 133)  (967 133)  LC_2 Logic Functioning bit
 (40 5)  (968 133)  (968 133)  LC_2 Logic Functioning bit
 (41 5)  (969 133)  (969 133)  LC_2 Logic Functioning bit
 (42 5)  (970 133)  (970 133)  LC_2 Logic Functioning bit
 (43 5)  (971 133)  (971 133)  LC_2 Logic Functioning bit
 (11 6)  (939 134)  (939 134)  routing T_18_8.sp4_h_l_37 <X> T_18_8.sp4_v_t_40
 (12 6)  (940 134)  (940 134)  routing T_18_8.sp4_h_r_2 <X> T_18_8.sp4_h_l_40
 (14 6)  (942 134)  (942 134)  routing T_18_8.sp4_h_l_9 <X> T_18_8.lc_trk_g1_4
 (26 6)  (954 134)  (954 134)  routing T_18_8.lc_trk_g1_4 <X> T_18_8.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 134)  (955 134)  routing T_18_8.lc_trk_g3_7 <X> T_18_8.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 134)  (956 134)  routing T_18_8.lc_trk_g3_7 <X> T_18_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 134)  (957 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 134)  (958 134)  routing T_18_8.lc_trk_g3_7 <X> T_18_8.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 134)  (960 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 134)  (961 134)  routing T_18_8.lc_trk_g3_1 <X> T_18_8.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 134)  (962 134)  routing T_18_8.lc_trk_g3_1 <X> T_18_8.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 134)  (965 134)  LC_3 Logic Functioning bit
 (39 6)  (967 134)  (967 134)  LC_3 Logic Functioning bit
 (40 6)  (968 134)  (968 134)  LC_3 Logic Functioning bit
 (41 6)  (969 134)  (969 134)  LC_3 Logic Functioning bit
 (42 6)  (970 134)  (970 134)  LC_3 Logic Functioning bit
 (13 7)  (941 135)  (941 135)  routing T_18_8.sp4_h_r_2 <X> T_18_8.sp4_h_l_40
 (14 7)  (942 135)  (942 135)  routing T_18_8.sp4_h_l_9 <X> T_18_8.lc_trk_g1_4
 (15 7)  (943 135)  (943 135)  routing T_18_8.sp4_h_l_9 <X> T_18_8.lc_trk_g1_4
 (16 7)  (944 135)  (944 135)  routing T_18_8.sp4_h_l_9 <X> T_18_8.lc_trk_g1_4
 (17 7)  (945 135)  (945 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (27 7)  (955 135)  (955 135)  routing T_18_8.lc_trk_g1_4 <X> T_18_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 135)  (957 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 135)  (958 135)  routing T_18_8.lc_trk_g3_7 <X> T_18_8.wire_logic_cluster/lc_3/in_1
 (32 7)  (960 135)  (960 135)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (961 135)  (961 135)  routing T_18_8.lc_trk_g3_2 <X> T_18_8.input_2_3
 (34 7)  (962 135)  (962 135)  routing T_18_8.lc_trk_g3_2 <X> T_18_8.input_2_3
 (35 7)  (963 135)  (963 135)  routing T_18_8.lc_trk_g3_2 <X> T_18_8.input_2_3
 (38 7)  (966 135)  (966 135)  LC_3 Logic Functioning bit
 (40 7)  (968 135)  (968 135)  LC_3 Logic Functioning bit
 (41 7)  (969 135)  (969 135)  LC_3 Logic Functioning bit
 (42 7)  (970 135)  (970 135)  LC_3 Logic Functioning bit
 (22 8)  (950 136)  (950 136)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (953 136)  (953 136)  routing T_18_8.wire_logic_cluster/lc_2/out <X> T_18_8.lc_trk_g2_2
 (26 8)  (954 136)  (954 136)  routing T_18_8.lc_trk_g2_6 <X> T_18_8.wire_logic_cluster/lc_4/in_0
 (31 8)  (959 136)  (959 136)  routing T_18_8.lc_trk_g2_5 <X> T_18_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 136)  (960 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 136)  (961 136)  routing T_18_8.lc_trk_g2_5 <X> T_18_8.wire_logic_cluster/lc_4/in_3
 (37 8)  (965 136)  (965 136)  LC_4 Logic Functioning bit
 (42 8)  (970 136)  (970 136)  LC_4 Logic Functioning bit
 (43 8)  (971 136)  (971 136)  LC_4 Logic Functioning bit
 (50 8)  (978 136)  (978 136)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (943 137)  (943 137)  routing T_18_8.sp4_v_t_29 <X> T_18_8.lc_trk_g2_0
 (16 9)  (944 137)  (944 137)  routing T_18_8.sp4_v_t_29 <X> T_18_8.lc_trk_g2_0
 (17 9)  (945 137)  (945 137)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (949 137)  (949 137)  routing T_18_8.sp4_r_v_b_35 <X> T_18_8.lc_trk_g2_3
 (22 9)  (950 137)  (950 137)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (954 137)  (954 137)  routing T_18_8.lc_trk_g2_6 <X> T_18_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 137)  (956 137)  routing T_18_8.lc_trk_g2_6 <X> T_18_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 137)  (957 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 137)  (964 137)  LC_4 Logic Functioning bit
 (42 9)  (970 137)  (970 137)  LC_4 Logic Functioning bit
 (43 9)  (971 137)  (971 137)  LC_4 Logic Functioning bit
 (11 10)  (939 138)  (939 138)  routing T_18_8.sp4_v_b_0 <X> T_18_8.sp4_v_t_45
 (13 10)  (941 138)  (941 138)  routing T_18_8.sp4_v_b_0 <X> T_18_8.sp4_v_t_45
 (15 10)  (943 138)  (943 138)  routing T_18_8.sp4_h_l_16 <X> T_18_8.lc_trk_g2_5
 (16 10)  (944 138)  (944 138)  routing T_18_8.sp4_h_l_16 <X> T_18_8.lc_trk_g2_5
 (17 10)  (945 138)  (945 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (949 138)  (949 138)  routing T_18_8.sp4_v_t_26 <X> T_18_8.lc_trk_g2_7
 (22 10)  (950 138)  (950 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (951 138)  (951 138)  routing T_18_8.sp4_v_t_26 <X> T_18_8.lc_trk_g2_7
 (17 11)  (945 139)  (945 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (946 139)  (946 139)  routing T_18_8.sp4_h_l_16 <X> T_18_8.lc_trk_g2_5
 (21 11)  (949 139)  (949 139)  routing T_18_8.sp4_v_t_26 <X> T_18_8.lc_trk_g2_7
 (22 11)  (950 139)  (950 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (953 139)  (953 139)  routing T_18_8.sp4_r_v_b_38 <X> T_18_8.lc_trk_g2_6
 (7 12)  (935 140)  (935 140)  Column buffer control bit: LH_colbuf_cntl_5

 (14 12)  (942 140)  (942 140)  routing T_18_8.sp4_h_l_21 <X> T_18_8.lc_trk_g3_0
 (15 12)  (943 140)  (943 140)  routing T_18_8.sp4_h_r_41 <X> T_18_8.lc_trk_g3_1
 (16 12)  (944 140)  (944 140)  routing T_18_8.sp4_h_r_41 <X> T_18_8.lc_trk_g3_1
 (17 12)  (945 140)  (945 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (946 140)  (946 140)  routing T_18_8.sp4_h_r_41 <X> T_18_8.lc_trk_g3_1
 (15 13)  (943 141)  (943 141)  routing T_18_8.sp4_h_l_21 <X> T_18_8.lc_trk_g3_0
 (16 13)  (944 141)  (944 141)  routing T_18_8.sp4_h_l_21 <X> T_18_8.lc_trk_g3_0
 (17 13)  (945 141)  (945 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (946 141)  (946 141)  routing T_18_8.sp4_h_r_41 <X> T_18_8.lc_trk_g3_1
 (22 13)  (950 141)  (950 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (951 141)  (951 141)  routing T_18_8.sp4_h_l_15 <X> T_18_8.lc_trk_g3_2
 (24 13)  (952 141)  (952 141)  routing T_18_8.sp4_h_l_15 <X> T_18_8.lc_trk_g3_2
 (25 13)  (953 141)  (953 141)  routing T_18_8.sp4_h_l_15 <X> T_18_8.lc_trk_g3_2
 (0 14)  (928 142)  (928 142)  routing T_18_8.glb_netwk_6 <X> T_18_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 142)  (929 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (935 142)  (935 142)  Column buffer control bit: LH_colbuf_cntl_7

 (8 14)  (936 142)  (936 142)  routing T_18_8.sp4_v_t_41 <X> T_18_8.sp4_h_l_47
 (9 14)  (937 142)  (937 142)  routing T_18_8.sp4_v_t_41 <X> T_18_8.sp4_h_l_47
 (10 14)  (938 142)  (938 142)  routing T_18_8.sp4_v_t_41 <X> T_18_8.sp4_h_l_47
 (22 14)  (950 142)  (950 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (951 142)  (951 142)  routing T_18_8.sp4_h_r_31 <X> T_18_8.lc_trk_g3_7
 (24 14)  (952 142)  (952 142)  routing T_18_8.sp4_h_r_31 <X> T_18_8.lc_trk_g3_7
 (0 15)  (928 143)  (928 143)  routing T_18_8.glb_netwk_6 <X> T_18_8.wire_logic_cluster/lc_7/s_r
 (7 15)  (935 143)  (935 143)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (949 143)  (949 143)  routing T_18_8.sp4_h_r_31 <X> T_18_8.lc_trk_g3_7
 (22 15)  (950 143)  (950 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (951 143)  (951 143)  routing T_18_8.sp4_v_b_46 <X> T_18_8.lc_trk_g3_6
 (24 15)  (952 143)  (952 143)  routing T_18_8.sp4_v_b_46 <X> T_18_8.lc_trk_g3_6


LogicTile_19_8

 (9 0)  (991 128)  (991 128)  routing T_19_8.sp4_v_t_36 <X> T_19_8.sp4_h_r_1
 (4 1)  (986 129)  (986 129)  routing T_19_8.sp4_h_l_41 <X> T_19_8.sp4_h_r_0
 (6 1)  (988 129)  (988 129)  routing T_19_8.sp4_h_l_41 <X> T_19_8.sp4_h_r_0
 (8 2)  (990 130)  (990 130)  routing T_19_8.sp4_v_t_42 <X> T_19_8.sp4_h_l_36
 (9 2)  (991 130)  (991 130)  routing T_19_8.sp4_v_t_42 <X> T_19_8.sp4_h_l_36
 (10 2)  (992 130)  (992 130)  routing T_19_8.sp4_v_t_42 <X> T_19_8.sp4_h_l_36
 (15 4)  (997 132)  (997 132)  routing T_19_8.sp4_h_r_1 <X> T_19_8.lc_trk_g1_1
 (16 4)  (998 132)  (998 132)  routing T_19_8.sp4_h_r_1 <X> T_19_8.lc_trk_g1_1
 (17 4)  (999 132)  (999 132)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (19 4)  (1001 132)  (1001 132)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (15 5)  (997 133)  (997 133)  routing T_19_8.sp4_v_t_5 <X> T_19_8.lc_trk_g1_0
 (16 5)  (998 133)  (998 133)  routing T_19_8.sp4_v_t_5 <X> T_19_8.lc_trk_g1_0
 (17 5)  (999 133)  (999 133)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (1000 133)  (1000 133)  routing T_19_8.sp4_h_r_1 <X> T_19_8.lc_trk_g1_1
 (11 6)  (993 134)  (993 134)  routing T_19_8.sp4_h_l_37 <X> T_19_8.sp4_v_t_40
 (12 6)  (994 134)  (994 134)  routing T_19_8.sp4_v_t_46 <X> T_19_8.sp4_h_l_40
 (11 7)  (993 135)  (993 135)  routing T_19_8.sp4_v_t_46 <X> T_19_8.sp4_h_l_40
 (13 7)  (995 135)  (995 135)  routing T_19_8.sp4_v_t_46 <X> T_19_8.sp4_h_l_40
 (27 8)  (1009 136)  (1009 136)  routing T_19_8.lc_trk_g1_0 <X> T_19_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 136)  (1011 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 136)  (1013 136)  routing T_19_8.lc_trk_g3_6 <X> T_19_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 136)  (1014 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 136)  (1015 136)  routing T_19_8.lc_trk_g3_6 <X> T_19_8.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 136)  (1016 136)  routing T_19_8.lc_trk_g3_6 <X> T_19_8.wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 136)  (1019 136)  LC_4 Logic Functioning bit
 (39 8)  (1021 136)  (1021 136)  LC_4 Logic Functioning bit
 (40 8)  (1022 136)  (1022 136)  LC_4 Logic Functioning bit
 (41 8)  (1023 136)  (1023 136)  LC_4 Logic Functioning bit
 (42 8)  (1024 136)  (1024 136)  LC_4 Logic Functioning bit
 (27 9)  (1009 137)  (1009 137)  routing T_19_8.lc_trk_g3_1 <X> T_19_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 137)  (1010 137)  routing T_19_8.lc_trk_g3_1 <X> T_19_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 137)  (1011 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 137)  (1013 137)  routing T_19_8.lc_trk_g3_6 <X> T_19_8.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 137)  (1014 137)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (1016 137)  (1016 137)  routing T_19_8.lc_trk_g1_1 <X> T_19_8.input_2_4
 (39 9)  (1021 137)  (1021 137)  LC_4 Logic Functioning bit
 (40 9)  (1022 137)  (1022 137)  LC_4 Logic Functioning bit
 (41 9)  (1023 137)  (1023 137)  LC_4 Logic Functioning bit
 (43 9)  (1025 137)  (1025 137)  LC_4 Logic Functioning bit
 (17 12)  (999 140)  (999 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (1000 141)  (1000 141)  routing T_19_8.sp4_r_v_b_41 <X> T_19_8.lc_trk_g3_1
 (5 15)  (987 143)  (987 143)  routing T_19_8.sp4_h_l_44 <X> T_19_8.sp4_v_t_44
 (22 15)  (1004 143)  (1004 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1005 143)  (1005 143)  routing T_19_8.sp4_h_r_30 <X> T_19_8.lc_trk_g3_6
 (24 15)  (1006 143)  (1006 143)  routing T_19_8.sp4_h_r_30 <X> T_19_8.lc_trk_g3_6
 (25 15)  (1007 143)  (1007 143)  routing T_19_8.sp4_h_r_30 <X> T_19_8.lc_trk_g3_6


LogicTile_20_8

 (22 0)  (1058 128)  (1058 128)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1059 128)  (1059 128)  routing T_20_8.sp12_h_l_16 <X> T_20_8.lc_trk_g0_3
 (21 1)  (1057 129)  (1057 129)  routing T_20_8.sp12_h_l_16 <X> T_20_8.lc_trk_g0_3
 (1 2)  (1037 130)  (1037 130)  routing T_20_8.glb_netwk_5 <X> T_20_8.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 130)  (1038 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (3 2)  (1039 130)  (1039 130)  routing T_20_8.sp12_v_t_23 <X> T_20_8.sp12_h_l_23
 (8 2)  (1044 130)  (1044 130)  routing T_20_8.sp4_v_t_42 <X> T_20_8.sp4_h_l_36
 (9 2)  (1045 130)  (1045 130)  routing T_20_8.sp4_v_t_42 <X> T_20_8.sp4_h_l_36
 (10 2)  (1046 130)  (1046 130)  routing T_20_8.sp4_v_t_42 <X> T_20_8.sp4_h_l_36
 (14 2)  (1050 130)  (1050 130)  routing T_20_8.wire_logic_cluster/lc_4/out <X> T_20_8.lc_trk_g0_4
 (26 2)  (1062 130)  (1062 130)  routing T_20_8.lc_trk_g3_6 <X> T_20_8.wire_logic_cluster/lc_1/in_0
 (28 2)  (1064 130)  (1064 130)  routing T_20_8.lc_trk_g2_2 <X> T_20_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 130)  (1065 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 130)  (1067 130)  routing T_20_8.lc_trk_g1_5 <X> T_20_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 130)  (1068 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 130)  (1070 130)  routing T_20_8.lc_trk_g1_5 <X> T_20_8.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 130)  (1071 130)  routing T_20_8.lc_trk_g2_5 <X> T_20_8.input_2_1
 (37 2)  (1073 130)  (1073 130)  LC_1 Logic Functioning bit
 (39 2)  (1075 130)  (1075 130)  LC_1 Logic Functioning bit
 (40 2)  (1076 130)  (1076 130)  LC_1 Logic Functioning bit
 (41 2)  (1077 130)  (1077 130)  LC_1 Logic Functioning bit
 (42 2)  (1078 130)  (1078 130)  LC_1 Logic Functioning bit
 (0 3)  (1036 131)  (1036 131)  routing T_20_8.glb_netwk_5 <X> T_20_8.wire_logic_cluster/lc_7/clk
 (17 3)  (1053 131)  (1053 131)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (1062 131)  (1062 131)  routing T_20_8.lc_trk_g3_6 <X> T_20_8.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 131)  (1063 131)  routing T_20_8.lc_trk_g3_6 <X> T_20_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 131)  (1064 131)  routing T_20_8.lc_trk_g3_6 <X> T_20_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 131)  (1065 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 131)  (1066 131)  routing T_20_8.lc_trk_g2_2 <X> T_20_8.wire_logic_cluster/lc_1/in_1
 (32 3)  (1068 131)  (1068 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (1069 131)  (1069 131)  routing T_20_8.lc_trk_g2_5 <X> T_20_8.input_2_1
 (38 3)  (1074 131)  (1074 131)  LC_1 Logic Functioning bit
 (40 3)  (1076 131)  (1076 131)  LC_1 Logic Functioning bit
 (41 3)  (1077 131)  (1077 131)  LC_1 Logic Functioning bit
 (42 3)  (1078 131)  (1078 131)  LC_1 Logic Functioning bit
 (0 4)  (1036 132)  (1036 132)  routing T_20_8.glb_netwk_7 <X> T_20_8.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 132)  (1037 132)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (9 4)  (1045 132)  (1045 132)  routing T_20_8.sp4_v_t_41 <X> T_20_8.sp4_h_r_4
 (14 4)  (1050 132)  (1050 132)  routing T_20_8.sp4_h_r_8 <X> T_20_8.lc_trk_g1_0
 (22 4)  (1058 132)  (1058 132)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1059 132)  (1059 132)  routing T_20_8.sp4_v_b_19 <X> T_20_8.lc_trk_g1_3
 (24 4)  (1060 132)  (1060 132)  routing T_20_8.sp4_v_b_19 <X> T_20_8.lc_trk_g1_3
 (32 4)  (1068 132)  (1068 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 132)  (1070 132)  routing T_20_8.lc_trk_g1_0 <X> T_20_8.wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 132)  (1073 132)  LC_2 Logic Functioning bit
 (42 4)  (1078 132)  (1078 132)  LC_2 Logic Functioning bit
 (43 4)  (1079 132)  (1079 132)  LC_2 Logic Functioning bit
 (50 4)  (1086 132)  (1086 132)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (1036 133)  (1036 133)  routing T_20_8.glb_netwk_7 <X> T_20_8.wire_logic_cluster/lc_7/cen
 (4 5)  (1040 133)  (1040 133)  routing T_20_8.sp4_h_l_42 <X> T_20_8.sp4_h_r_3
 (6 5)  (1042 133)  (1042 133)  routing T_20_8.sp4_h_l_42 <X> T_20_8.sp4_h_r_3
 (15 5)  (1051 133)  (1051 133)  routing T_20_8.sp4_h_r_8 <X> T_20_8.lc_trk_g1_0
 (16 5)  (1052 133)  (1052 133)  routing T_20_8.sp4_h_r_8 <X> T_20_8.lc_trk_g1_0
 (17 5)  (1053 133)  (1053 133)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (26 5)  (1062 133)  (1062 133)  routing T_20_8.lc_trk_g1_3 <X> T_20_8.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 133)  (1063 133)  routing T_20_8.lc_trk_g1_3 <X> T_20_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 133)  (1065 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (1072 133)  (1072 133)  LC_2 Logic Functioning bit
 (42 5)  (1078 133)  (1078 133)  LC_2 Logic Functioning bit
 (43 5)  (1079 133)  (1079 133)  LC_2 Logic Functioning bit
 (14 6)  (1050 134)  (1050 134)  routing T_20_8.lft_op_4 <X> T_20_8.lc_trk_g1_4
 (15 6)  (1051 134)  (1051 134)  routing T_20_8.sp4_h_r_13 <X> T_20_8.lc_trk_g1_5
 (16 6)  (1052 134)  (1052 134)  routing T_20_8.sp4_h_r_13 <X> T_20_8.lc_trk_g1_5
 (17 6)  (1053 134)  (1053 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1054 134)  (1054 134)  routing T_20_8.sp4_h_r_13 <X> T_20_8.lc_trk_g1_5
 (21 6)  (1057 134)  (1057 134)  routing T_20_8.sp4_h_l_10 <X> T_20_8.lc_trk_g1_7
 (22 6)  (1058 134)  (1058 134)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1059 134)  (1059 134)  routing T_20_8.sp4_h_l_10 <X> T_20_8.lc_trk_g1_7
 (24 6)  (1060 134)  (1060 134)  routing T_20_8.sp4_h_l_10 <X> T_20_8.lc_trk_g1_7
 (26 6)  (1062 134)  (1062 134)  routing T_20_8.lc_trk_g1_4 <X> T_20_8.wire_logic_cluster/lc_3/in_0
 (28 6)  (1064 134)  (1064 134)  routing T_20_8.lc_trk_g2_0 <X> T_20_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 134)  (1065 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 134)  (1067 134)  routing T_20_8.lc_trk_g0_4 <X> T_20_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 134)  (1068 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 134)  (1073 134)  LC_3 Logic Functioning bit
 (38 6)  (1074 134)  (1074 134)  LC_3 Logic Functioning bit
 (39 6)  (1075 134)  (1075 134)  LC_3 Logic Functioning bit
 (40 6)  (1076 134)  (1076 134)  LC_3 Logic Functioning bit
 (41 6)  (1077 134)  (1077 134)  LC_3 Logic Functioning bit
 (42 6)  (1078 134)  (1078 134)  LC_3 Logic Functioning bit
 (43 6)  (1079 134)  (1079 134)  LC_3 Logic Functioning bit
 (45 6)  (1081 134)  (1081 134)  LC_3 Logic Functioning bit
 (50 6)  (1086 134)  (1086 134)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (1051 135)  (1051 135)  routing T_20_8.lft_op_4 <X> T_20_8.lc_trk_g1_4
 (17 7)  (1053 135)  (1053 135)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (1057 135)  (1057 135)  routing T_20_8.sp4_h_l_10 <X> T_20_8.lc_trk_g1_7
 (22 7)  (1058 135)  (1058 135)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (1059 135)  (1059 135)  routing T_20_8.sp12_h_r_14 <X> T_20_8.lc_trk_g1_6
 (27 7)  (1063 135)  (1063 135)  routing T_20_8.lc_trk_g1_4 <X> T_20_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 135)  (1065 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (1072 135)  (1072 135)  LC_3 Logic Functioning bit
 (37 7)  (1073 135)  (1073 135)  LC_3 Logic Functioning bit
 (38 7)  (1074 135)  (1074 135)  LC_3 Logic Functioning bit
 (39 7)  (1075 135)  (1075 135)  LC_3 Logic Functioning bit
 (40 7)  (1076 135)  (1076 135)  LC_3 Logic Functioning bit
 (41 7)  (1077 135)  (1077 135)  LC_3 Logic Functioning bit
 (42 7)  (1078 135)  (1078 135)  LC_3 Logic Functioning bit
 (43 7)  (1079 135)  (1079 135)  LC_3 Logic Functioning bit
 (45 7)  (1081 135)  (1081 135)  LC_3 Logic Functioning bit
 (47 7)  (1083 135)  (1083 135)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (1084 135)  (1084 135)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (1087 135)  (1087 135)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (1089 135)  (1089 135)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (12 8)  (1048 136)  (1048 136)  routing T_20_8.sp4_h_l_40 <X> T_20_8.sp4_h_r_8
 (14 8)  (1050 136)  (1050 136)  routing T_20_8.sp4_h_r_40 <X> T_20_8.lc_trk_g2_0
 (26 8)  (1062 136)  (1062 136)  routing T_20_8.lc_trk_g3_7 <X> T_20_8.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 136)  (1063 136)  routing T_20_8.lc_trk_g1_6 <X> T_20_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 136)  (1065 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 136)  (1066 136)  routing T_20_8.lc_trk_g1_6 <X> T_20_8.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 136)  (1068 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 136)  (1071 136)  routing T_20_8.lc_trk_g1_7 <X> T_20_8.input_2_4
 (37 8)  (1073 136)  (1073 136)  LC_4 Logic Functioning bit
 (39 8)  (1075 136)  (1075 136)  LC_4 Logic Functioning bit
 (13 9)  (1049 137)  (1049 137)  routing T_20_8.sp4_h_l_40 <X> T_20_8.sp4_h_r_8
 (14 9)  (1050 137)  (1050 137)  routing T_20_8.sp4_h_r_40 <X> T_20_8.lc_trk_g2_0
 (15 9)  (1051 137)  (1051 137)  routing T_20_8.sp4_h_r_40 <X> T_20_8.lc_trk_g2_0
 (16 9)  (1052 137)  (1052 137)  routing T_20_8.sp4_h_r_40 <X> T_20_8.lc_trk_g2_0
 (17 9)  (1053 137)  (1053 137)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (1058 137)  (1058 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1061 137)  (1061 137)  routing T_20_8.sp4_r_v_b_34 <X> T_20_8.lc_trk_g2_2
 (26 9)  (1062 137)  (1062 137)  routing T_20_8.lc_trk_g3_7 <X> T_20_8.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 137)  (1063 137)  routing T_20_8.lc_trk_g3_7 <X> T_20_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 137)  (1064 137)  routing T_20_8.lc_trk_g3_7 <X> T_20_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 137)  (1065 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 137)  (1066 137)  routing T_20_8.lc_trk_g1_6 <X> T_20_8.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 137)  (1067 137)  routing T_20_8.lc_trk_g0_3 <X> T_20_8.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 137)  (1068 137)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (1070 137)  (1070 137)  routing T_20_8.lc_trk_g1_7 <X> T_20_8.input_2_4
 (35 9)  (1071 137)  (1071 137)  routing T_20_8.lc_trk_g1_7 <X> T_20_8.input_2_4
 (39 9)  (1075 137)  (1075 137)  LC_4 Logic Functioning bit
 (12 10)  (1048 138)  (1048 138)  routing T_20_8.sp4_v_t_39 <X> T_20_8.sp4_h_l_45
 (17 10)  (1053 138)  (1053 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (11 11)  (1047 139)  (1047 139)  routing T_20_8.sp4_v_t_39 <X> T_20_8.sp4_h_l_45
 (13 11)  (1049 139)  (1049 139)  routing T_20_8.sp4_v_t_39 <X> T_20_8.sp4_h_l_45
 (18 11)  (1054 139)  (1054 139)  routing T_20_8.sp4_r_v_b_37 <X> T_20_8.lc_trk_g2_5
 (7 12)  (1043 140)  (1043 140)  Column buffer control bit: LH_colbuf_cntl_5

 (0 14)  (1036 142)  (1036 142)  routing T_20_8.glb_netwk_6 <X> T_20_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 142)  (1037 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (1043 142)  (1043 142)  Column buffer control bit: LH_colbuf_cntl_7

 (22 14)  (1058 142)  (1058 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (0 15)  (1036 143)  (1036 143)  routing T_20_8.glb_netwk_6 <X> T_20_8.wire_logic_cluster/lc_7/s_r
 (3 15)  (1039 143)  (1039 143)  routing T_20_8.sp12_h_l_22 <X> T_20_8.sp12_v_t_22
 (7 15)  (1043 143)  (1043 143)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (1057 143)  (1057 143)  routing T_20_8.sp4_r_v_b_47 <X> T_20_8.lc_trk_g3_7
 (22 15)  (1058 143)  (1058 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1061 143)  (1061 143)  routing T_20_8.sp4_r_v_b_46 <X> T_20_8.lc_trk_g3_6


LogicTile_21_8

 (26 0)  (1116 128)  (1116 128)  routing T_21_8.lc_trk_g3_5 <X> T_21_8.wire_logic_cluster/lc_0/in_0
 (28 0)  (1118 128)  (1118 128)  routing T_21_8.lc_trk_g2_1 <X> T_21_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 128)  (1119 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 128)  (1122 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 128)  (1124 128)  routing T_21_8.lc_trk_g1_2 <X> T_21_8.wire_logic_cluster/lc_0/in_3
 (37 0)  (1127 128)  (1127 128)  LC_0 Logic Functioning bit
 (39 0)  (1129 128)  (1129 128)  LC_0 Logic Functioning bit
 (40 0)  (1130 128)  (1130 128)  LC_0 Logic Functioning bit
 (41 0)  (1131 128)  (1131 128)  LC_0 Logic Functioning bit
 (42 0)  (1132 128)  (1132 128)  LC_0 Logic Functioning bit
 (27 1)  (1117 129)  (1117 129)  routing T_21_8.lc_trk_g3_5 <X> T_21_8.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 129)  (1118 129)  routing T_21_8.lc_trk_g3_5 <X> T_21_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 129)  (1119 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 129)  (1121 129)  routing T_21_8.lc_trk_g1_2 <X> T_21_8.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 129)  (1122 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1124 129)  (1124 129)  routing T_21_8.lc_trk_g1_1 <X> T_21_8.input_2_0
 (38 1)  (1128 129)  (1128 129)  LC_0 Logic Functioning bit
 (40 1)  (1130 129)  (1130 129)  LC_0 Logic Functioning bit
 (41 1)  (1131 129)  (1131 129)  LC_0 Logic Functioning bit
 (42 1)  (1132 129)  (1132 129)  LC_0 Logic Functioning bit
 (22 2)  (1112 130)  (1112 130)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (1113 130)  (1113 130)  routing T_21_8.sp4_h_r_7 <X> T_21_8.lc_trk_g0_7
 (24 2)  (1114 130)  (1114 130)  routing T_21_8.sp4_h_r_7 <X> T_21_8.lc_trk_g0_7
 (26 2)  (1116 130)  (1116 130)  routing T_21_8.lc_trk_g0_7 <X> T_21_8.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 130)  (1117 130)  routing T_21_8.lc_trk_g3_7 <X> T_21_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 130)  (1118 130)  routing T_21_8.lc_trk_g3_7 <X> T_21_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 130)  (1119 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 130)  (1120 130)  routing T_21_8.lc_trk_g3_7 <X> T_21_8.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 130)  (1122 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 130)  (1123 130)  routing T_21_8.lc_trk_g3_3 <X> T_21_8.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 130)  (1124 130)  routing T_21_8.lc_trk_g3_3 <X> T_21_8.wire_logic_cluster/lc_1/in_3
 (37 2)  (1127 130)  (1127 130)  LC_1 Logic Functioning bit
 (42 2)  (1132 130)  (1132 130)  LC_1 Logic Functioning bit
 (50 2)  (1140 130)  (1140 130)  Cascade bit: LH_LC01_inmux02_5

 (10 3)  (1100 131)  (1100 131)  routing T_21_8.sp4_h_l_45 <X> T_21_8.sp4_v_t_36
 (15 3)  (1105 131)  (1105 131)  routing T_21_8.sp4_v_t_9 <X> T_21_8.lc_trk_g0_4
 (16 3)  (1106 131)  (1106 131)  routing T_21_8.sp4_v_t_9 <X> T_21_8.lc_trk_g0_4
 (17 3)  (1107 131)  (1107 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 3)  (1111 131)  (1111 131)  routing T_21_8.sp4_h_r_7 <X> T_21_8.lc_trk_g0_7
 (26 3)  (1116 131)  (1116 131)  routing T_21_8.lc_trk_g0_7 <X> T_21_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 131)  (1119 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 131)  (1120 131)  routing T_21_8.lc_trk_g3_7 <X> T_21_8.wire_logic_cluster/lc_1/in_1
 (31 3)  (1121 131)  (1121 131)  routing T_21_8.lc_trk_g3_3 <X> T_21_8.wire_logic_cluster/lc_1/in_3
 (43 3)  (1133 131)  (1133 131)  LC_1 Logic Functioning bit
 (15 4)  (1105 132)  (1105 132)  routing T_21_8.sp4_h_l_4 <X> T_21_8.lc_trk_g1_1
 (16 4)  (1106 132)  (1106 132)  routing T_21_8.sp4_h_l_4 <X> T_21_8.lc_trk_g1_1
 (17 4)  (1107 132)  (1107 132)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1108 132)  (1108 132)  routing T_21_8.sp4_h_l_4 <X> T_21_8.lc_trk_g1_1
 (25 4)  (1115 132)  (1115 132)  routing T_21_8.sp4_h_r_10 <X> T_21_8.lc_trk_g1_2
 (18 5)  (1108 133)  (1108 133)  routing T_21_8.sp4_h_l_4 <X> T_21_8.lc_trk_g1_1
 (22 5)  (1112 133)  (1112 133)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1113 133)  (1113 133)  routing T_21_8.sp4_h_r_10 <X> T_21_8.lc_trk_g1_2
 (24 5)  (1114 133)  (1114 133)  routing T_21_8.sp4_h_r_10 <X> T_21_8.lc_trk_g1_2
 (26 6)  (1116 134)  (1116 134)  routing T_21_8.lc_trk_g3_4 <X> T_21_8.wire_logic_cluster/lc_3/in_0
 (29 6)  (1119 134)  (1119 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 134)  (1120 134)  routing T_21_8.lc_trk_g0_4 <X> T_21_8.wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 134)  (1121 134)  routing T_21_8.lc_trk_g2_4 <X> T_21_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 134)  (1122 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 134)  (1123 134)  routing T_21_8.lc_trk_g2_4 <X> T_21_8.wire_logic_cluster/lc_3/in_3
 (35 6)  (1125 134)  (1125 134)  routing T_21_8.lc_trk_g2_5 <X> T_21_8.input_2_3
 (37 6)  (1127 134)  (1127 134)  LC_3 Logic Functioning bit
 (39 6)  (1129 134)  (1129 134)  LC_3 Logic Functioning bit
 (40 6)  (1130 134)  (1130 134)  LC_3 Logic Functioning bit
 (41 6)  (1131 134)  (1131 134)  LC_3 Logic Functioning bit
 (42 6)  (1132 134)  (1132 134)  LC_3 Logic Functioning bit
 (27 7)  (1117 135)  (1117 135)  routing T_21_8.lc_trk_g3_4 <X> T_21_8.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 135)  (1118 135)  routing T_21_8.lc_trk_g3_4 <X> T_21_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 135)  (1119 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (1122 135)  (1122 135)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1123 135)  (1123 135)  routing T_21_8.lc_trk_g2_5 <X> T_21_8.input_2_3
 (39 7)  (1129 135)  (1129 135)  LC_3 Logic Functioning bit
 (40 7)  (1130 135)  (1130 135)  LC_3 Logic Functioning bit
 (41 7)  (1131 135)  (1131 135)  LC_3 Logic Functioning bit
 (43 7)  (1133 135)  (1133 135)  LC_3 Logic Functioning bit
 (2 8)  (1092 136)  (1092 136)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (10 8)  (1100 136)  (1100 136)  routing T_21_8.sp4_v_t_39 <X> T_21_8.sp4_h_r_7
 (15 8)  (1105 136)  (1105 136)  routing T_21_8.sp4_h_r_41 <X> T_21_8.lc_trk_g2_1
 (16 8)  (1106 136)  (1106 136)  routing T_21_8.sp4_h_r_41 <X> T_21_8.lc_trk_g2_1
 (17 8)  (1107 136)  (1107 136)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1108 136)  (1108 136)  routing T_21_8.sp4_h_r_41 <X> T_21_8.lc_trk_g2_1
 (18 9)  (1108 137)  (1108 137)  routing T_21_8.sp4_h_r_41 <X> T_21_8.lc_trk_g2_1
 (14 10)  (1104 138)  (1104 138)  routing T_21_8.sp4_v_b_36 <X> T_21_8.lc_trk_g2_4
 (17 10)  (1107 138)  (1107 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (14 11)  (1104 139)  (1104 139)  routing T_21_8.sp4_v_b_36 <X> T_21_8.lc_trk_g2_4
 (16 11)  (1106 139)  (1106 139)  routing T_21_8.sp4_v_b_36 <X> T_21_8.lc_trk_g2_4
 (17 11)  (1107 139)  (1107 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (1108 139)  (1108 139)  routing T_21_8.sp4_r_v_b_37 <X> T_21_8.lc_trk_g2_5
 (7 12)  (1097 140)  (1097 140)  Column buffer control bit: LH_colbuf_cntl_5

 (9 12)  (1099 140)  (1099 140)  routing T_21_8.sp4_h_l_42 <X> T_21_8.sp4_h_r_10
 (10 12)  (1100 140)  (1100 140)  routing T_21_8.sp4_h_l_42 <X> T_21_8.sp4_h_r_10
 (21 12)  (1111 140)  (1111 140)  routing T_21_8.sp4_v_t_22 <X> T_21_8.lc_trk_g3_3
 (22 12)  (1112 140)  (1112 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1113 140)  (1113 140)  routing T_21_8.sp4_v_t_22 <X> T_21_8.lc_trk_g3_3
 (21 13)  (1111 141)  (1111 141)  routing T_21_8.sp4_v_t_22 <X> T_21_8.lc_trk_g3_3
 (7 14)  (1097 142)  (1097 142)  Column buffer control bit: LH_colbuf_cntl_7

 (16 14)  (1106 142)  (1106 142)  routing T_21_8.sp12_v_t_10 <X> T_21_8.lc_trk_g3_5
 (17 14)  (1107 142)  (1107 142)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (1112 142)  (1112 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1113 142)  (1113 142)  routing T_21_8.sp4_v_b_47 <X> T_21_8.lc_trk_g3_7
 (24 14)  (1114 142)  (1114 142)  routing T_21_8.sp4_v_b_47 <X> T_21_8.lc_trk_g3_7
 (7 15)  (1097 143)  (1097 143)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (1107 143)  (1107 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_22_8

 (12 3)  (1156 131)  (1156 131)  routing T_22_8.sp4_h_l_39 <X> T_22_8.sp4_v_t_39
 (12 14)  (1156 142)  (1156 142)  routing T_22_8.sp4_v_t_40 <X> T_22_8.sp4_h_l_46
 (11 15)  (1155 143)  (1155 143)  routing T_22_8.sp4_v_t_40 <X> T_22_8.sp4_h_l_46
 (13 15)  (1157 143)  (1157 143)  routing T_22_8.sp4_v_t_40 <X> T_22_8.sp4_h_l_46


LogicTile_23_8

 (8 14)  (1206 142)  (1206 142)  routing T_23_8.sp4_v_t_47 <X> T_23_8.sp4_h_l_47
 (9 14)  (1207 142)  (1207 142)  routing T_23_8.sp4_v_t_47 <X> T_23_8.sp4_h_l_47


LogicTile_24_8

 (3 7)  (1255 135)  (1255 135)  routing T_24_8.sp12_h_l_23 <X> T_24_8.sp12_v_t_23
 (11 10)  (1263 138)  (1263 138)  routing T_24_8.sp4_h_l_38 <X> T_24_8.sp4_v_t_45
 (5 15)  (1257 143)  (1257 143)  routing T_24_8.sp4_h_l_44 <X> T_24_8.sp4_v_t_44


RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



IO_Tile_0_7

 (16 0)  (1 112)  (1 112)  IOB_0 IO Functioning bit
 (17 3)  (0 115)  (0 115)  IOB_0 IO Functioning bit
 (12 4)  (5 116)  (5 116)  routing T_0_7.lc_trk_g1_3 <X> T_0_7.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 116)  (1 116)  IOB_0 IO Functioning bit
 (12 5)  (5 117)  (5 117)  routing T_0_7.lc_trk_g1_3 <X> T_0_7.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 117)  (4 117)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0

 (6 10)  (11 122)  (11 122)  routing T_0_7.span4_horz_3 <X> T_0_7.lc_trk_g1_3
 (7 10)  (10 122)  (10 122)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_3 lc_trk_g1_3
 (8 10)  (9 122)  (9 122)  routing T_0_7.span4_horz_3 <X> T_0_7.lc_trk_g1_3


LogicTile_4_7

 (5 6)  (185 118)  (185 118)  routing T_4_7.sp4_v_t_38 <X> T_4_7.sp4_h_l_38
 (6 7)  (186 119)  (186 119)  routing T_4_7.sp4_v_t_38 <X> T_4_7.sp4_h_l_38


LogicTile_6_7

 (4 5)  (292 117)  (292 117)  routing T_6_7.sp4_v_t_47 <X> T_6_7.sp4_h_r_3
 (12 8)  (300 120)  (300 120)  routing T_6_7.sp4_v_t_45 <X> T_6_7.sp4_h_r_8


RAM_Tile_8_7

 (22 0)  (418 112)  (418 112)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (27 0)  (423 112)  (423 112)  routing T_8_7.lc_trk_g1_2 <X> T_8_7.wire_bram/ram/WDATA_15
 (29 0)  (425 112)  (425 112)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_2 wire_bram/ram/WDATA_15
 (7 1)  (403 113)  (403 113)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (417 113)  (417 113)  routing T_8_7.sp4_r_v_b_32 <X> T_8_7.lc_trk_g0_3
 (30 1)  (426 113)  (426 113)  routing T_8_7.lc_trk_g1_2 <X> T_8_7.wire_bram/ram/WDATA_15
 (37 1)  (433 113)  (433 113)  Enable bit of Mux _out_links/OutMux7_0 => wire_bram/ram/RDATA_15 sp4_h_r_16
 (1 2)  (397 114)  (397 114)  routing T_8_7.glb_netwk_5 <X> T_8_7.wire_bram/ram/RCLK
 (2 2)  (398 114)  (398 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (28 2)  (424 114)  (424 114)  routing T_8_7.lc_trk_g2_4 <X> T_8_7.wire_bram/ram/WDATA_14
 (29 2)  (425 114)  (425 114)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_4 wire_bram/ram/WDATA_14
 (30 2)  (426 114)  (426 114)  routing T_8_7.lc_trk_g2_4 <X> T_8_7.wire_bram/ram/WDATA_14
 (0 3)  (396 115)  (396 115)  routing T_8_7.glb_netwk_5 <X> T_8_7.wire_bram/ram/RCLK
 (22 3)  (418 115)  (418 115)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (419 115)  (419 115)  routing T_8_7.sp4_h_r_6 <X> T_8_7.lc_trk_g0_6
 (24 3)  (420 115)  (420 115)  routing T_8_7.sp4_h_r_6 <X> T_8_7.lc_trk_g0_6
 (25 3)  (421 115)  (421 115)  routing T_8_7.sp4_h_r_6 <X> T_8_7.lc_trk_g0_6
 (36 3)  (432 115)  (432 115)  Enable bit of Mux _out_links/OutMux6_1 => wire_bram/ram/RDATA_14 sp4_h_r_2
 (11 4)  (407 116)  (407 116)  routing T_8_7.sp4_h_r_0 <X> T_8_7.sp4_v_b_5
 (12 4)  (408 116)  (408 116)  routing T_8_7.sp4_v_t_40 <X> T_8_7.sp4_h_r_5
 (25 4)  (421 116)  (421 116)  routing T_8_7.sp4_h_r_10 <X> T_8_7.lc_trk_g1_2
 (29 4)  (425 116)  (425 116)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_3 wire_bram/ram/WDATA_13
 (22 5)  (418 117)  (418 117)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (419 117)  (419 117)  routing T_8_7.sp4_h_r_10 <X> T_8_7.lc_trk_g1_2
 (24 5)  (420 117)  (420 117)  routing T_8_7.sp4_h_r_10 <X> T_8_7.lc_trk_g1_2
 (30 5)  (426 117)  (426 117)  routing T_8_7.lc_trk_g0_3 <X> T_8_7.wire_bram/ram/WDATA_13
 (36 5)  (432 117)  (432 117)  Enable bit of Mux _out_links/OutMux6_2 => wire_bram/ram/RDATA_13 sp4_h_r_4
 (4 6)  (400 118)  (400 118)  routing T_8_7.sp4_v_b_7 <X> T_8_7.sp4_v_t_38
 (6 6)  (402 118)  (402 118)  routing T_8_7.sp4_v_b_7 <X> T_8_7.sp4_v_t_38
 (29 6)  (425 118)  (425 118)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g0_6 wire_bram/ram/WDATA_12
 (30 6)  (426 118)  (426 118)  routing T_8_7.lc_trk_g0_6 <X> T_8_7.wire_bram/ram/WDATA_12
 (36 6)  (432 118)  (432 118)  Enable bit of Mux _out_links/OutMux8_3 => wire_bram/ram/RDATA_12 sp4_h_l_27
 (8 7)  (404 119)  (404 119)  routing T_8_7.sp4_h_r_10 <X> T_8_7.sp4_v_t_41
 (9 7)  (405 119)  (405 119)  routing T_8_7.sp4_h_r_10 <X> T_8_7.sp4_v_t_41
 (10 7)  (406 119)  (406 119)  routing T_8_7.sp4_h_r_10 <X> T_8_7.sp4_v_t_41
 (30 7)  (426 119)  (426 119)  routing T_8_7.lc_trk_g0_6 <X> T_8_7.wire_bram/ram/WDATA_12
 (25 8)  (421 120)  (421 120)  routing T_8_7.sp4_v_t_15 <X> T_8_7.lc_trk_g2_2
 (27 8)  (423 120)  (423 120)  routing T_8_7.lc_trk_g3_4 <X> T_8_7.wire_bram/ram/WDATA_11
 (28 8)  (424 120)  (424 120)  routing T_8_7.lc_trk_g3_4 <X> T_8_7.wire_bram/ram/WDATA_11
 (29 8)  (425 120)  (425 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (426 120)  (426 120)  routing T_8_7.lc_trk_g3_4 <X> T_8_7.wire_bram/ram/WDATA_11
 (4 9)  (400 121)  (400 121)  routing T_8_7.sp4_v_t_36 <X> T_8_7.sp4_h_r_6
 (22 9)  (418 121)  (418 121)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_15 lc_trk_g2_2
 (23 9)  (419 121)  (419 121)  routing T_8_7.sp4_v_t_15 <X> T_8_7.lc_trk_g2_2
 (38 9)  (434 121)  (434 121)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (4 10)  (400 122)  (400 122)  routing T_8_7.sp4_h_r_0 <X> T_8_7.sp4_v_t_43
 (6 10)  (402 122)  (402 122)  routing T_8_7.sp4_h_r_0 <X> T_8_7.sp4_v_t_43
 (25 10)  (421 122)  (421 122)  routing T_8_7.sp4_h_r_46 <X> T_8_7.lc_trk_g2_6
 (28 10)  (424 122)  (424 122)  routing T_8_7.lc_trk_g2_2 <X> T_8_7.wire_bram/ram/WDATA_10
 (29 10)  (425 122)  (425 122)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_2 wire_bram/ram/WDATA_10
 (5 11)  (401 123)  (401 123)  routing T_8_7.sp4_h_r_0 <X> T_8_7.sp4_v_t_43
 (14 11)  (410 123)  (410 123)  routing T_8_7.sp4_r_v_b_36 <X> T_8_7.lc_trk_g2_4
 (17 11)  (413 123)  (413 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (418 123)  (418 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (419 123)  (419 123)  routing T_8_7.sp4_h_r_46 <X> T_8_7.lc_trk_g2_6
 (24 11)  (420 123)  (420 123)  routing T_8_7.sp4_h_r_46 <X> T_8_7.lc_trk_g2_6
 (25 11)  (421 123)  (421 123)  routing T_8_7.sp4_h_r_46 <X> T_8_7.lc_trk_g2_6
 (30 11)  (426 123)  (426 123)  routing T_8_7.lc_trk_g2_2 <X> T_8_7.wire_bram/ram/WDATA_10
 (40 11)  (436 123)  (436 123)  Enable bit of Mux _out_links/OutMux3_5 => wire_bram/ram/RDATA_10 sp12_v_b_10
 (11 12)  (407 124)  (407 124)  routing T_8_7.sp4_h_r_6 <X> T_8_7.sp4_v_b_11
 (27 12)  (423 124)  (423 124)  routing T_8_7.lc_trk_g3_0 <X> T_8_7.wire_bram/ram/WDATA_9
 (28 12)  (424 124)  (424 124)  routing T_8_7.lc_trk_g3_0 <X> T_8_7.wire_bram/ram/WDATA_9
 (29 12)  (425 124)  (425 124)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_0 wire_bram/ram/WDATA_9
 (37 12)  (433 124)  (433 124)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_9 sp12_h_l_3
 (14 13)  (410 125)  (410 125)  routing T_8_7.sp4_r_v_b_40 <X> T_8_7.lc_trk_g3_0
 (17 13)  (413 125)  (413 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (396 126)  (396 126)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.wire_bram/ram/RE
 (1 14)  (397 126)  (397 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (4 14)  (400 126)  (400 126)  routing T_8_7.sp4_v_b_9 <X> T_8_7.sp4_v_t_44
 (11 14)  (407 126)  (407 126)  routing T_8_7.sp4_v_b_3 <X> T_8_7.sp4_v_t_46
 (13 14)  (409 126)  (409 126)  routing T_8_7.sp4_v_b_3 <X> T_8_7.sp4_v_t_46
 (14 14)  (410 126)  (410 126)  routing T_8_7.sp4_h_r_44 <X> T_8_7.lc_trk_g3_4
 (16 14)  (412 126)  (412 126)  routing T_8_7.sp4_v_b_29 <X> T_8_7.lc_trk_g3_5
 (17 14)  (413 126)  (413 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 126)  (414 126)  routing T_8_7.sp4_v_b_29 <X> T_8_7.lc_trk_g3_5
 (28 14)  (424 126)  (424 126)  routing T_8_7.lc_trk_g2_6 <X> T_8_7.wire_bram/ram/WDATA_8
 (29 14)  (425 126)  (425 126)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_6 wire_bram/ram/WDATA_8
 (30 14)  (426 126)  (426 126)  routing T_8_7.lc_trk_g2_6 <X> T_8_7.wire_bram/ram/WDATA_8
 (0 15)  (396 127)  (396 127)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.wire_bram/ram/RE
 (1 15)  (397 127)  (397 127)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.wire_bram/ram/RE
 (14 15)  (410 127)  (410 127)  routing T_8_7.sp4_h_r_44 <X> T_8_7.lc_trk_g3_4
 (15 15)  (411 127)  (411 127)  routing T_8_7.sp4_h_r_44 <X> T_8_7.lc_trk_g3_4
 (16 15)  (412 127)  (412 127)  routing T_8_7.sp4_h_r_44 <X> T_8_7.lc_trk_g3_4
 (17 15)  (413 127)  (413 127)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (30 15)  (426 127)  (426 127)  routing T_8_7.lc_trk_g2_6 <X> T_8_7.wire_bram/ram/WDATA_8
 (39 15)  (435 127)  (435 127)  Enable bit of Mux _out_links/OutMux0_7 => wire_bram/ram/RDATA_8 sp4_v_b_14


LogicTile_9_7

 (15 0)  (453 112)  (453 112)  routing T_9_7.sp4_h_r_1 <X> T_9_7.lc_trk_g0_1
 (16 0)  (454 112)  (454 112)  routing T_9_7.sp4_h_r_1 <X> T_9_7.lc_trk_g0_1
 (17 0)  (455 112)  (455 112)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (27 0)  (465 112)  (465 112)  routing T_9_7.lc_trk_g1_0 <X> T_9_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 112)  (467 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 112)  (469 112)  routing T_9_7.lc_trk_g3_6 <X> T_9_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 112)  (470 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 112)  (471 112)  routing T_9_7.lc_trk_g3_6 <X> T_9_7.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 112)  (472 112)  routing T_9_7.lc_trk_g3_6 <X> T_9_7.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 112)  (473 112)  routing T_9_7.lc_trk_g3_5 <X> T_9_7.input_2_0
 (36 0)  (474 112)  (474 112)  LC_0 Logic Functioning bit
 (38 0)  (476 112)  (476 112)  LC_0 Logic Functioning bit
 (42 0)  (480 112)  (480 112)  LC_0 Logic Functioning bit
 (45 0)  (483 112)  (483 112)  LC_0 Logic Functioning bit
 (14 1)  (452 113)  (452 113)  routing T_9_7.sp4_r_v_b_35 <X> T_9_7.lc_trk_g0_0
 (17 1)  (455 113)  (455 113)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (456 113)  (456 113)  routing T_9_7.sp4_h_r_1 <X> T_9_7.lc_trk_g0_1
 (22 1)  (460 113)  (460 113)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (462 113)  (462 113)  routing T_9_7.top_op_2 <X> T_9_7.lc_trk_g0_2
 (25 1)  (463 113)  (463 113)  routing T_9_7.top_op_2 <X> T_9_7.lc_trk_g0_2
 (29 1)  (467 113)  (467 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 113)  (469 113)  routing T_9_7.lc_trk_g3_6 <X> T_9_7.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 113)  (470 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (471 113)  (471 113)  routing T_9_7.lc_trk_g3_5 <X> T_9_7.input_2_0
 (34 1)  (472 113)  (472 113)  routing T_9_7.lc_trk_g3_5 <X> T_9_7.input_2_0
 (36 1)  (474 113)  (474 113)  LC_0 Logic Functioning bit
 (38 1)  (476 113)  (476 113)  LC_0 Logic Functioning bit
 (41 1)  (479 113)  (479 113)  LC_0 Logic Functioning bit
 (45 1)  (483 113)  (483 113)  LC_0 Logic Functioning bit
 (53 1)  (491 113)  (491 113)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (439 114)  (439 114)  routing T_9_7.glb_netwk_5 <X> T_9_7.wire_logic_cluster/lc_7/clk
 (2 2)  (440 114)  (440 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (438 115)  (438 115)  routing T_9_7.glb_netwk_5 <X> T_9_7.wire_logic_cluster/lc_7/clk
 (13 4)  (451 116)  (451 116)  routing T_9_7.sp4_v_t_40 <X> T_9_7.sp4_v_b_5
 (14 4)  (452 116)  (452 116)  routing T_9_7.wire_logic_cluster/lc_0/out <X> T_9_7.lc_trk_g1_0
 (17 5)  (455 117)  (455 117)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 6)  (453 118)  (453 118)  routing T_9_7.sp4_h_r_5 <X> T_9_7.lc_trk_g1_5
 (16 6)  (454 118)  (454 118)  routing T_9_7.sp4_h_r_5 <X> T_9_7.lc_trk_g1_5
 (17 6)  (455 118)  (455 118)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (464 118)  (464 118)  routing T_9_7.lc_trk_g3_4 <X> T_9_7.wire_logic_cluster/lc_3/in_0
 (29 6)  (467 118)  (467 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 118)  (469 118)  routing T_9_7.lc_trk_g1_5 <X> T_9_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 118)  (470 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 118)  (472 118)  routing T_9_7.lc_trk_g1_5 <X> T_9_7.wire_logic_cluster/lc_3/in_3
 (41 6)  (479 118)  (479 118)  LC_3 Logic Functioning bit
 (43 6)  (481 118)  (481 118)  LC_3 Logic Functioning bit
 (48 6)  (486 118)  (486 118)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (18 7)  (456 119)  (456 119)  routing T_9_7.sp4_h_r_5 <X> T_9_7.lc_trk_g1_5
 (27 7)  (465 119)  (465 119)  routing T_9_7.lc_trk_g3_4 <X> T_9_7.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 119)  (466 119)  routing T_9_7.lc_trk_g3_4 <X> T_9_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 119)  (467 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 119)  (468 119)  routing T_9_7.lc_trk_g0_2 <X> T_9_7.wire_logic_cluster/lc_3/in_1
 (51 7)  (489 119)  (489 119)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (443 120)  (443 120)  routing T_9_7.sp4_h_l_38 <X> T_9_7.sp4_h_r_6
 (13 8)  (451 120)  (451 120)  routing T_9_7.sp4_v_t_45 <X> T_9_7.sp4_v_b_8
 (21 8)  (459 120)  (459 120)  routing T_9_7.sp4_h_r_43 <X> T_9_7.lc_trk_g2_3
 (22 8)  (460 120)  (460 120)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (461 120)  (461 120)  routing T_9_7.sp4_h_r_43 <X> T_9_7.lc_trk_g2_3
 (24 8)  (462 120)  (462 120)  routing T_9_7.sp4_h_r_43 <X> T_9_7.lc_trk_g2_3
 (26 8)  (464 120)  (464 120)  routing T_9_7.lc_trk_g1_5 <X> T_9_7.wire_logic_cluster/lc_4/in_0
 (32 8)  (470 120)  (470 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 120)  (471 120)  routing T_9_7.lc_trk_g2_3 <X> T_9_7.wire_logic_cluster/lc_4/in_3
 (37 8)  (475 120)  (475 120)  LC_4 Logic Functioning bit
 (4 9)  (442 121)  (442 121)  routing T_9_7.sp4_h_l_38 <X> T_9_7.sp4_h_r_6
 (21 9)  (459 121)  (459 121)  routing T_9_7.sp4_h_r_43 <X> T_9_7.lc_trk_g2_3
 (27 9)  (465 121)  (465 121)  routing T_9_7.lc_trk_g1_5 <X> T_9_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 121)  (467 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 121)  (469 121)  routing T_9_7.lc_trk_g2_3 <X> T_9_7.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 121)  (470 121)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (473 121)  (473 121)  routing T_9_7.lc_trk_g0_2 <X> T_9_7.input_2_4
 (36 9)  (474 121)  (474 121)  LC_4 Logic Functioning bit
 (51 9)  (489 121)  (489 121)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (453 122)  (453 122)  routing T_9_7.sp4_v_t_32 <X> T_9_7.lc_trk_g2_5
 (16 10)  (454 122)  (454 122)  routing T_9_7.sp4_v_t_32 <X> T_9_7.lc_trk_g2_5
 (17 10)  (455 122)  (455 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (460 122)  (460 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (29 10)  (467 122)  (467 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 122)  (469 122)  routing T_9_7.lc_trk_g1_5 <X> T_9_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 122)  (470 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 122)  (472 122)  routing T_9_7.lc_trk_g1_5 <X> T_9_7.wire_logic_cluster/lc_5/in_3
 (41 10)  (479 122)  (479 122)  LC_5 Logic Functioning bit
 (43 10)  (481 122)  (481 122)  LC_5 Logic Functioning bit
 (21 11)  (459 123)  (459 123)  routing T_9_7.sp4_r_v_b_39 <X> T_9_7.lc_trk_g2_7
 (29 11)  (467 123)  (467 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 123)  (468 123)  routing T_9_7.lc_trk_g0_2 <X> T_9_7.wire_logic_cluster/lc_5/in_1
 (48 11)  (486 123)  (486 123)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (489 123)  (489 123)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (5 12)  (443 124)  (443 124)  routing T_9_7.sp4_v_b_9 <X> T_9_7.sp4_h_r_9
 (26 12)  (464 124)  (464 124)  routing T_9_7.lc_trk_g1_5 <X> T_9_7.wire_logic_cluster/lc_6/in_0
 (31 12)  (469 124)  (469 124)  routing T_9_7.lc_trk_g2_7 <X> T_9_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 124)  (470 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 124)  (471 124)  routing T_9_7.lc_trk_g2_7 <X> T_9_7.wire_logic_cluster/lc_6/in_3
 (37 12)  (475 124)  (475 124)  LC_6 Logic Functioning bit
 (6 13)  (444 125)  (444 125)  routing T_9_7.sp4_v_b_9 <X> T_9_7.sp4_h_r_9
 (27 13)  (465 125)  (465 125)  routing T_9_7.lc_trk_g1_5 <X> T_9_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 125)  (467 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 125)  (469 125)  routing T_9_7.lc_trk_g2_7 <X> T_9_7.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 125)  (470 125)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (473 125)  (473 125)  routing T_9_7.lc_trk_g0_2 <X> T_9_7.input_2_6
 (36 13)  (474 125)  (474 125)  LC_6 Logic Functioning bit
 (48 13)  (486 125)  (486 125)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (489 125)  (489 125)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (438 126)  (438 126)  routing T_9_7.glb_netwk_4 <X> T_9_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 126)  (439 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (443 126)  (443 126)  routing T_9_7.sp4_v_t_44 <X> T_9_7.sp4_h_l_44
 (12 14)  (450 126)  (450 126)  routing T_9_7.sp4_v_t_40 <X> T_9_7.sp4_h_l_46
 (14 14)  (452 126)  (452 126)  routing T_9_7.sp12_v_t_3 <X> T_9_7.lc_trk_g3_4
 (15 14)  (453 126)  (453 126)  routing T_9_7.sp4_h_r_45 <X> T_9_7.lc_trk_g3_5
 (16 14)  (454 126)  (454 126)  routing T_9_7.sp4_h_r_45 <X> T_9_7.lc_trk_g3_5
 (17 14)  (455 126)  (455 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (456 126)  (456 126)  routing T_9_7.sp4_h_r_45 <X> T_9_7.lc_trk_g3_5
 (25 14)  (463 126)  (463 126)  routing T_9_7.sp4_h_r_38 <X> T_9_7.lc_trk_g3_6
 (26 14)  (464 126)  (464 126)  routing T_9_7.lc_trk_g2_5 <X> T_9_7.wire_logic_cluster/lc_7/in_0
 (29 14)  (467 126)  (467 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 126)  (469 126)  routing T_9_7.lc_trk_g1_5 <X> T_9_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 126)  (470 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 126)  (472 126)  routing T_9_7.lc_trk_g1_5 <X> T_9_7.wire_logic_cluster/lc_7/in_3
 (41 14)  (479 126)  (479 126)  LC_7 Logic Functioning bit
 (43 14)  (481 126)  (481 126)  LC_7 Logic Functioning bit
 (51 14)  (489 126)  (489 126)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (6 15)  (444 127)  (444 127)  routing T_9_7.sp4_v_t_44 <X> T_9_7.sp4_h_l_44
 (11 15)  (449 127)  (449 127)  routing T_9_7.sp4_v_t_40 <X> T_9_7.sp4_h_l_46
 (13 15)  (451 127)  (451 127)  routing T_9_7.sp4_v_t_40 <X> T_9_7.sp4_h_l_46
 (14 15)  (452 127)  (452 127)  routing T_9_7.sp12_v_t_3 <X> T_9_7.lc_trk_g3_4
 (15 15)  (453 127)  (453 127)  routing T_9_7.sp12_v_t_3 <X> T_9_7.lc_trk_g3_4
 (17 15)  (455 127)  (455 127)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (18 15)  (456 127)  (456 127)  routing T_9_7.sp4_h_r_45 <X> T_9_7.lc_trk_g3_5
 (22 15)  (460 127)  (460 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (461 127)  (461 127)  routing T_9_7.sp4_h_r_38 <X> T_9_7.lc_trk_g3_6
 (24 15)  (462 127)  (462 127)  routing T_9_7.sp4_h_r_38 <X> T_9_7.lc_trk_g3_6
 (28 15)  (466 127)  (466 127)  routing T_9_7.lc_trk_g2_5 <X> T_9_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 127)  (467 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 127)  (468 127)  routing T_9_7.lc_trk_g0_2 <X> T_9_7.wire_logic_cluster/lc_7/in_1


LogicTile_10_7

 (14 0)  (506 112)  (506 112)  routing T_10_7.sp4_h_l_5 <X> T_10_7.lc_trk_g0_0
 (22 0)  (514 112)  (514 112)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (518 112)  (518 112)  routing T_10_7.lc_trk_g3_7 <X> T_10_7.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 112)  (519 112)  routing T_10_7.lc_trk_g3_0 <X> T_10_7.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 112)  (520 112)  routing T_10_7.lc_trk_g3_0 <X> T_10_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 112)  (521 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 112)  (523 112)  routing T_10_7.lc_trk_g1_4 <X> T_10_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 112)  (524 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 112)  (526 112)  routing T_10_7.lc_trk_g1_4 <X> T_10_7.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 112)  (527 112)  routing T_10_7.lc_trk_g0_4 <X> T_10_7.input_2_0
 (37 0)  (529 112)  (529 112)  LC_0 Logic Functioning bit
 (41 0)  (533 112)  (533 112)  LC_0 Logic Functioning bit
 (43 0)  (535 112)  (535 112)  LC_0 Logic Functioning bit
 (45 0)  (537 112)  (537 112)  LC_0 Logic Functioning bit
 (52 0)  (544 112)  (544 112)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (506 113)  (506 113)  routing T_10_7.sp4_h_l_5 <X> T_10_7.lc_trk_g0_0
 (15 1)  (507 113)  (507 113)  routing T_10_7.sp4_h_l_5 <X> T_10_7.lc_trk_g0_0
 (16 1)  (508 113)  (508 113)  routing T_10_7.sp4_h_l_5 <X> T_10_7.lc_trk_g0_0
 (17 1)  (509 113)  (509 113)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (26 1)  (518 113)  (518 113)  routing T_10_7.lc_trk_g3_7 <X> T_10_7.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 113)  (519 113)  routing T_10_7.lc_trk_g3_7 <X> T_10_7.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 113)  (520 113)  routing T_10_7.lc_trk_g3_7 <X> T_10_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 113)  (521 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 113)  (524 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (528 113)  (528 113)  LC_0 Logic Functioning bit
 (41 1)  (533 113)  (533 113)  LC_0 Logic Functioning bit
 (43 1)  (535 113)  (535 113)  LC_0 Logic Functioning bit
 (45 1)  (537 113)  (537 113)  LC_0 Logic Functioning bit
 (47 1)  (539 113)  (539 113)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (493 114)  (493 114)  routing T_10_7.glb_netwk_5 <X> T_10_7.wire_logic_cluster/lc_7/clk
 (2 2)  (494 114)  (494 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (21 2)  (513 114)  (513 114)  routing T_10_7.sp4_h_l_2 <X> T_10_7.lc_trk_g0_7
 (22 2)  (514 114)  (514 114)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (515 114)  (515 114)  routing T_10_7.sp4_h_l_2 <X> T_10_7.lc_trk_g0_7
 (24 2)  (516 114)  (516 114)  routing T_10_7.sp4_h_l_2 <X> T_10_7.lc_trk_g0_7
 (29 2)  (521 114)  (521 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 114)  (523 114)  routing T_10_7.lc_trk_g0_4 <X> T_10_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 114)  (524 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (529 114)  (529 114)  LC_1 Logic Functioning bit
 (48 2)  (540 114)  (540 114)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (492 115)  (492 115)  routing T_10_7.glb_netwk_5 <X> T_10_7.wire_logic_cluster/lc_7/clk
 (14 3)  (506 115)  (506 115)  routing T_10_7.sp4_h_r_4 <X> T_10_7.lc_trk_g0_4
 (15 3)  (507 115)  (507 115)  routing T_10_7.sp4_h_r_4 <X> T_10_7.lc_trk_g0_4
 (16 3)  (508 115)  (508 115)  routing T_10_7.sp4_h_r_4 <X> T_10_7.lc_trk_g0_4
 (17 3)  (509 115)  (509 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (32 3)  (524 115)  (524 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (525 115)  (525 115)  routing T_10_7.lc_trk_g3_2 <X> T_10_7.input_2_1
 (34 3)  (526 115)  (526 115)  routing T_10_7.lc_trk_g3_2 <X> T_10_7.input_2_1
 (35 3)  (527 115)  (527 115)  routing T_10_7.lc_trk_g3_2 <X> T_10_7.input_2_1
 (37 3)  (529 115)  (529 115)  LC_1 Logic Functioning bit
 (47 3)  (539 115)  (539 115)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (492 116)  (492 116)  routing T_10_7.lc_trk_g3_3 <X> T_10_7.wire_logic_cluster/lc_7/cen
 (1 4)  (493 116)  (493 116)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (10 4)  (502 116)  (502 116)  routing T_10_7.sp4_v_t_46 <X> T_10_7.sp4_h_r_4
 (15 4)  (507 116)  (507 116)  routing T_10_7.sp4_h_r_9 <X> T_10_7.lc_trk_g1_1
 (16 4)  (508 116)  (508 116)  routing T_10_7.sp4_h_r_9 <X> T_10_7.lc_trk_g1_1
 (17 4)  (509 116)  (509 116)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (510 116)  (510 116)  routing T_10_7.sp4_h_r_9 <X> T_10_7.lc_trk_g1_1
 (27 4)  (519 116)  (519 116)  routing T_10_7.lc_trk_g3_2 <X> T_10_7.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 116)  (520 116)  routing T_10_7.lc_trk_g3_2 <X> T_10_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 116)  (521 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 116)  (523 116)  routing T_10_7.lc_trk_g0_7 <X> T_10_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 116)  (524 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (38 4)  (530 116)  (530 116)  LC_2 Logic Functioning bit
 (0 5)  (492 117)  (492 117)  routing T_10_7.lc_trk_g3_3 <X> T_10_7.wire_logic_cluster/lc_7/cen
 (1 5)  (493 117)  (493 117)  routing T_10_7.lc_trk_g3_3 <X> T_10_7.wire_logic_cluster/lc_7/cen
 (30 5)  (522 117)  (522 117)  routing T_10_7.lc_trk_g3_2 <X> T_10_7.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 117)  (523 117)  routing T_10_7.lc_trk_g0_7 <X> T_10_7.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 117)  (524 117)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (38 5)  (530 117)  (530 117)  LC_2 Logic Functioning bit
 (48 5)  (540 117)  (540 117)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (29 6)  (521 118)  (521 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 118)  (524 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 118)  (526 118)  routing T_10_7.lc_trk_g1_1 <X> T_10_7.wire_logic_cluster/lc_3/in_3
 (37 6)  (529 118)  (529 118)  LC_3 Logic Functioning bit
 (16 7)  (508 119)  (508 119)  routing T_10_7.sp12_h_r_12 <X> T_10_7.lc_trk_g1_4
 (17 7)  (509 119)  (509 119)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (32 7)  (524 119)  (524 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (525 119)  (525 119)  routing T_10_7.lc_trk_g3_2 <X> T_10_7.input_2_3
 (34 7)  (526 119)  (526 119)  routing T_10_7.lc_trk_g3_2 <X> T_10_7.input_2_3
 (35 7)  (527 119)  (527 119)  routing T_10_7.lc_trk_g3_2 <X> T_10_7.input_2_3
 (37 7)  (529 119)  (529 119)  LC_3 Logic Functioning bit
 (48 7)  (540 119)  (540 119)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (519 120)  (519 120)  routing T_10_7.lc_trk_g3_2 <X> T_10_7.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 120)  (520 120)  routing T_10_7.lc_trk_g3_2 <X> T_10_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 120)  (521 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 120)  (524 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (46 8)  (538 120)  (538 120)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (29 9)  (521 121)  (521 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 121)  (522 121)  routing T_10_7.lc_trk_g3_2 <X> T_10_7.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 121)  (523 121)  routing T_10_7.lc_trk_g0_3 <X> T_10_7.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 121)  (528 121)  LC_4 Logic Functioning bit
 (38 9)  (530 121)  (530 121)  LC_4 Logic Functioning bit
 (6 11)  (498 123)  (498 123)  routing T_10_7.sp4_h_r_6 <X> T_10_7.sp4_h_l_43
 (14 12)  (506 124)  (506 124)  routing T_10_7.wire_logic_cluster/lc_0/out <X> T_10_7.lc_trk_g3_0
 (21 12)  (513 124)  (513 124)  routing T_10_7.sp4_h_r_35 <X> T_10_7.lc_trk_g3_3
 (22 12)  (514 124)  (514 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (515 124)  (515 124)  routing T_10_7.sp4_h_r_35 <X> T_10_7.lc_trk_g3_3
 (24 12)  (516 124)  (516 124)  routing T_10_7.sp4_h_r_35 <X> T_10_7.lc_trk_g3_3
 (17 13)  (509 125)  (509 125)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (514 125)  (514 125)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (516 125)  (516 125)  routing T_10_7.tnl_op_2 <X> T_10_7.lc_trk_g3_2
 (25 13)  (517 125)  (517 125)  routing T_10_7.tnl_op_2 <X> T_10_7.lc_trk_g3_2
 (0 14)  (492 126)  (492 126)  routing T_10_7.glb_netwk_4 <X> T_10_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 126)  (493 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (514 126)  (514 126)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (515 126)  (515 126)  routing T_10_7.sp4_v_b_47 <X> T_10_7.lc_trk_g3_7
 (24 14)  (516 126)  (516 126)  routing T_10_7.sp4_v_b_47 <X> T_10_7.lc_trk_g3_7


LogicTile_11_7

 (12 0)  (558 112)  (558 112)  routing T_11_7.sp4_v_b_2 <X> T_11_7.sp4_h_r_2
 (11 1)  (557 113)  (557 113)  routing T_11_7.sp4_v_b_2 <X> T_11_7.sp4_h_r_2
 (10 15)  (556 127)  (556 127)  routing T_11_7.sp4_h_l_40 <X> T_11_7.sp4_v_t_47


LogicTile_12_7

 (8 0)  (608 112)  (608 112)  routing T_12_7.sp4_h_l_40 <X> T_12_7.sp4_h_r_1
 (10 0)  (610 112)  (610 112)  routing T_12_7.sp4_h_l_40 <X> T_12_7.sp4_h_r_1
 (25 0)  (625 112)  (625 112)  routing T_12_7.sp4_h_r_10 <X> T_12_7.lc_trk_g0_2
 (4 1)  (604 113)  (604 113)  routing T_12_7.sp4_h_l_41 <X> T_12_7.sp4_h_r_0
 (6 1)  (606 113)  (606 113)  routing T_12_7.sp4_h_l_41 <X> T_12_7.sp4_h_r_0
 (22 1)  (622 113)  (622 113)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (623 113)  (623 113)  routing T_12_7.sp4_h_r_10 <X> T_12_7.lc_trk_g0_2
 (24 1)  (624 113)  (624 113)  routing T_12_7.sp4_h_r_10 <X> T_12_7.lc_trk_g0_2
 (14 2)  (614 114)  (614 114)  routing T_12_7.sp4_h_l_1 <X> T_12_7.lc_trk_g0_4
 (26 2)  (626 114)  (626 114)  routing T_12_7.lc_trk_g1_6 <X> T_12_7.wire_logic_cluster/lc_1/in_0
 (29 2)  (629 114)  (629 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 114)  (631 114)  routing T_12_7.lc_trk_g0_4 <X> T_12_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 114)  (632 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (635 114)  (635 114)  routing T_12_7.lc_trk_g3_6 <X> T_12_7.input_2_1
 (37 2)  (637 114)  (637 114)  LC_1 Logic Functioning bit
 (39 2)  (639 114)  (639 114)  LC_1 Logic Functioning bit
 (40 2)  (640 114)  (640 114)  LC_1 Logic Functioning bit
 (41 2)  (641 114)  (641 114)  LC_1 Logic Functioning bit
 (42 2)  (642 114)  (642 114)  LC_1 Logic Functioning bit
 (15 3)  (615 115)  (615 115)  routing T_12_7.sp4_h_l_1 <X> T_12_7.lc_trk_g0_4
 (16 3)  (616 115)  (616 115)  routing T_12_7.sp4_h_l_1 <X> T_12_7.lc_trk_g0_4
 (17 3)  (617 115)  (617 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (626 115)  (626 115)  routing T_12_7.lc_trk_g1_6 <X> T_12_7.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 115)  (627 115)  routing T_12_7.lc_trk_g1_6 <X> T_12_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 115)  (629 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 115)  (630 115)  routing T_12_7.lc_trk_g0_2 <X> T_12_7.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 115)  (632 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (633 115)  (633 115)  routing T_12_7.lc_trk_g3_6 <X> T_12_7.input_2_1
 (34 3)  (634 115)  (634 115)  routing T_12_7.lc_trk_g3_6 <X> T_12_7.input_2_1
 (35 3)  (635 115)  (635 115)  routing T_12_7.lc_trk_g3_6 <X> T_12_7.input_2_1
 (39 3)  (639 115)  (639 115)  LC_1 Logic Functioning bit
 (40 3)  (640 115)  (640 115)  LC_1 Logic Functioning bit
 (41 3)  (641 115)  (641 115)  LC_1 Logic Functioning bit
 (43 3)  (643 115)  (643 115)  LC_1 Logic Functioning bit
 (3 5)  (603 117)  (603 117)  routing T_12_7.sp12_h_l_23 <X> T_12_7.sp12_h_r_0
 (4 6)  (604 118)  (604 118)  routing T_12_7.sp4_v_b_7 <X> T_12_7.sp4_v_t_38
 (6 6)  (606 118)  (606 118)  routing T_12_7.sp4_v_b_7 <X> T_12_7.sp4_v_t_38
 (25 6)  (625 118)  (625 118)  routing T_12_7.sp4_h_r_14 <X> T_12_7.lc_trk_g1_6
 (22 7)  (622 119)  (622 119)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (623 119)  (623 119)  routing T_12_7.sp4_h_r_14 <X> T_12_7.lc_trk_g1_6
 (24 7)  (624 119)  (624 119)  routing T_12_7.sp4_h_r_14 <X> T_12_7.lc_trk_g1_6
 (10 11)  (610 123)  (610 123)  routing T_12_7.sp4_h_l_39 <X> T_12_7.sp4_v_t_42
 (12 11)  (612 123)  (612 123)  routing T_12_7.sp4_h_l_45 <X> T_12_7.sp4_v_t_45
 (13 13)  (613 125)  (613 125)  routing T_12_7.sp4_v_t_43 <X> T_12_7.sp4_h_r_11
 (12 14)  (612 126)  (612 126)  routing T_12_7.sp4_h_r_8 <X> T_12_7.sp4_h_l_46
 (25 14)  (625 126)  (625 126)  routing T_12_7.sp12_v_b_6 <X> T_12_7.lc_trk_g3_6
 (13 15)  (613 127)  (613 127)  routing T_12_7.sp4_h_r_8 <X> T_12_7.sp4_h_l_46
 (22 15)  (622 127)  (622 127)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (624 127)  (624 127)  routing T_12_7.sp12_v_b_6 <X> T_12_7.lc_trk_g3_6
 (25 15)  (625 127)  (625 127)  routing T_12_7.sp12_v_b_6 <X> T_12_7.lc_trk_g3_6


LogicTile_13_7

 (9 0)  (663 112)  (663 112)  routing T_13_7.sp4_v_t_36 <X> T_13_7.sp4_h_r_1
 (21 0)  (675 112)  (675 112)  routing T_13_7.wire_logic_cluster/lc_3/out <X> T_13_7.lc_trk_g0_3
 (22 0)  (676 112)  (676 112)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (679 112)  (679 112)  routing T_13_7.wire_logic_cluster/lc_2/out <X> T_13_7.lc_trk_g0_2
 (26 0)  (680 112)  (680 112)  routing T_13_7.lc_trk_g3_7 <X> T_13_7.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 112)  (683 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 112)  (685 112)  routing T_13_7.lc_trk_g2_5 <X> T_13_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 112)  (686 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 112)  (687 112)  routing T_13_7.lc_trk_g2_5 <X> T_13_7.wire_logic_cluster/lc_0/in_3
 (41 0)  (695 112)  (695 112)  LC_0 Logic Functioning bit
 (43 0)  (697 112)  (697 112)  LC_0 Logic Functioning bit
 (22 1)  (676 113)  (676 113)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (680 113)  (680 113)  routing T_13_7.lc_trk_g3_7 <X> T_13_7.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 113)  (681 113)  routing T_13_7.lc_trk_g3_7 <X> T_13_7.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 113)  (682 113)  routing T_13_7.lc_trk_g3_7 <X> T_13_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 113)  (683 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 113)  (684 113)  routing T_13_7.lc_trk_g0_3 <X> T_13_7.wire_logic_cluster/lc_0/in_1
 (36 1)  (690 113)  (690 113)  LC_0 Logic Functioning bit
 (38 1)  (692 113)  (692 113)  LC_0 Logic Functioning bit
 (41 1)  (695 113)  (695 113)  LC_0 Logic Functioning bit
 (43 1)  (697 113)  (697 113)  LC_0 Logic Functioning bit
 (1 2)  (655 114)  (655 114)  routing T_13_7.glb_netwk_5 <X> T_13_7.wire_logic_cluster/lc_7/clk
 (2 2)  (656 114)  (656 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (6 2)  (660 114)  (660 114)  routing T_13_7.sp4_h_l_42 <X> T_13_7.sp4_v_t_37
 (8 2)  (662 114)  (662 114)  routing T_13_7.sp4_v_t_36 <X> T_13_7.sp4_h_l_36
 (9 2)  (663 114)  (663 114)  routing T_13_7.sp4_v_t_36 <X> T_13_7.sp4_h_l_36
 (12 2)  (666 114)  (666 114)  routing T_13_7.sp4_v_t_45 <X> T_13_7.sp4_h_l_39
 (21 2)  (675 114)  (675 114)  routing T_13_7.sp4_h_l_10 <X> T_13_7.lc_trk_g0_7
 (22 2)  (676 114)  (676 114)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (677 114)  (677 114)  routing T_13_7.sp4_h_l_10 <X> T_13_7.lc_trk_g0_7
 (24 2)  (678 114)  (678 114)  routing T_13_7.sp4_h_l_10 <X> T_13_7.lc_trk_g0_7
 (29 2)  (683 114)  (683 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 114)  (685 114)  routing T_13_7.lc_trk_g1_5 <X> T_13_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 114)  (686 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 114)  (688 114)  routing T_13_7.lc_trk_g1_5 <X> T_13_7.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 114)  (691 114)  LC_1 Logic Functioning bit
 (38 2)  (692 114)  (692 114)  LC_1 Logic Functioning bit
 (39 2)  (693 114)  (693 114)  LC_1 Logic Functioning bit
 (40 2)  (694 114)  (694 114)  LC_1 Logic Functioning bit
 (41 2)  (695 114)  (695 114)  LC_1 Logic Functioning bit
 (42 2)  (696 114)  (696 114)  LC_1 Logic Functioning bit
 (43 2)  (697 114)  (697 114)  LC_1 Logic Functioning bit
 (45 2)  (699 114)  (699 114)  LC_1 Logic Functioning bit
 (46 2)  (700 114)  (700 114)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (704 114)  (704 114)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (707 114)  (707 114)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (654 115)  (654 115)  routing T_13_7.glb_netwk_5 <X> T_13_7.wire_logic_cluster/lc_7/clk
 (11 3)  (665 115)  (665 115)  routing T_13_7.sp4_v_t_45 <X> T_13_7.sp4_h_l_39
 (13 3)  (667 115)  (667 115)  routing T_13_7.sp4_v_t_45 <X> T_13_7.sp4_h_l_39
 (21 3)  (675 115)  (675 115)  routing T_13_7.sp4_h_l_10 <X> T_13_7.lc_trk_g0_7
 (26 3)  (680 115)  (680 115)  routing T_13_7.lc_trk_g2_3 <X> T_13_7.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 115)  (682 115)  routing T_13_7.lc_trk_g2_3 <X> T_13_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 115)  (683 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 115)  (684 115)  routing T_13_7.lc_trk_g0_2 <X> T_13_7.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 115)  (690 115)  LC_1 Logic Functioning bit
 (37 3)  (691 115)  (691 115)  LC_1 Logic Functioning bit
 (38 3)  (692 115)  (692 115)  LC_1 Logic Functioning bit
 (39 3)  (693 115)  (693 115)  LC_1 Logic Functioning bit
 (40 3)  (694 115)  (694 115)  LC_1 Logic Functioning bit
 (41 3)  (695 115)  (695 115)  LC_1 Logic Functioning bit
 (42 3)  (696 115)  (696 115)  LC_1 Logic Functioning bit
 (43 3)  (697 115)  (697 115)  LC_1 Logic Functioning bit
 (45 3)  (699 115)  (699 115)  LC_1 Logic Functioning bit
 (48 3)  (702 115)  (702 115)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (654 116)  (654 116)  routing T_13_7.glb_netwk_7 <X> T_13_7.wire_logic_cluster/lc_7/cen
 (1 4)  (655 116)  (655 116)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (22 4)  (676 116)  (676 116)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (677 116)  (677 116)  routing T_13_7.sp12_h_r_11 <X> T_13_7.lc_trk_g1_3
 (25 4)  (679 116)  (679 116)  routing T_13_7.sp4_h_r_10 <X> T_13_7.lc_trk_g1_2
 (29 4)  (683 116)  (683 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 116)  (684 116)  routing T_13_7.lc_trk_g0_7 <X> T_13_7.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 116)  (686 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 116)  (688 116)  routing T_13_7.lc_trk_g1_2 <X> T_13_7.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 116)  (689 116)  routing T_13_7.lc_trk_g2_4 <X> T_13_7.input_2_2
 (39 4)  (693 116)  (693 116)  LC_2 Logic Functioning bit
 (40 4)  (694 116)  (694 116)  LC_2 Logic Functioning bit
 (42 4)  (696 116)  (696 116)  LC_2 Logic Functioning bit
 (0 5)  (654 117)  (654 117)  routing T_13_7.glb_netwk_7 <X> T_13_7.wire_logic_cluster/lc_7/cen
 (22 5)  (676 117)  (676 117)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (677 117)  (677 117)  routing T_13_7.sp4_h_r_10 <X> T_13_7.lc_trk_g1_2
 (24 5)  (678 117)  (678 117)  routing T_13_7.sp4_h_r_10 <X> T_13_7.lc_trk_g1_2
 (26 5)  (680 117)  (680 117)  routing T_13_7.lc_trk_g1_3 <X> T_13_7.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 117)  (681 117)  routing T_13_7.lc_trk_g1_3 <X> T_13_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 117)  (683 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 117)  (684 117)  routing T_13_7.lc_trk_g0_7 <X> T_13_7.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 117)  (685 117)  routing T_13_7.lc_trk_g1_2 <X> T_13_7.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 117)  (686 117)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (687 117)  (687 117)  routing T_13_7.lc_trk_g2_4 <X> T_13_7.input_2_2
 (38 5)  (692 117)  (692 117)  LC_2 Logic Functioning bit
 (39 5)  (693 117)  (693 117)  LC_2 Logic Functioning bit
 (40 5)  (694 117)  (694 117)  LC_2 Logic Functioning bit
 (41 5)  (695 117)  (695 117)  LC_2 Logic Functioning bit
 (42 5)  (696 117)  (696 117)  LC_2 Logic Functioning bit
 (43 5)  (697 117)  (697 117)  LC_2 Logic Functioning bit
 (12 6)  (666 118)  (666 118)  routing T_13_7.sp4_v_t_40 <X> T_13_7.sp4_h_l_40
 (15 6)  (669 118)  (669 118)  routing T_13_7.top_op_5 <X> T_13_7.lc_trk_g1_5
 (17 6)  (671 118)  (671 118)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (680 118)  (680 118)  routing T_13_7.lc_trk_g3_6 <X> T_13_7.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 118)  (681 118)  routing T_13_7.lc_trk_g3_5 <X> T_13_7.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 118)  (682 118)  routing T_13_7.lc_trk_g3_5 <X> T_13_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 118)  (683 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 118)  (684 118)  routing T_13_7.lc_trk_g3_5 <X> T_13_7.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 118)  (686 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 118)  (687 118)  routing T_13_7.lc_trk_g2_2 <X> T_13_7.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 118)  (691 118)  LC_3 Logic Functioning bit
 (39 6)  (693 118)  (693 118)  LC_3 Logic Functioning bit
 (40 6)  (694 118)  (694 118)  LC_3 Logic Functioning bit
 (41 6)  (695 118)  (695 118)  LC_3 Logic Functioning bit
 (42 6)  (696 118)  (696 118)  LC_3 Logic Functioning bit
 (11 7)  (665 119)  (665 119)  routing T_13_7.sp4_v_t_40 <X> T_13_7.sp4_h_l_40
 (18 7)  (672 119)  (672 119)  routing T_13_7.top_op_5 <X> T_13_7.lc_trk_g1_5
 (26 7)  (680 119)  (680 119)  routing T_13_7.lc_trk_g3_6 <X> T_13_7.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 119)  (681 119)  routing T_13_7.lc_trk_g3_6 <X> T_13_7.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 119)  (682 119)  routing T_13_7.lc_trk_g3_6 <X> T_13_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 119)  (683 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 119)  (685 119)  routing T_13_7.lc_trk_g2_2 <X> T_13_7.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 119)  (686 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (687 119)  (687 119)  routing T_13_7.lc_trk_g3_2 <X> T_13_7.input_2_3
 (34 7)  (688 119)  (688 119)  routing T_13_7.lc_trk_g3_2 <X> T_13_7.input_2_3
 (35 7)  (689 119)  (689 119)  routing T_13_7.lc_trk_g3_2 <X> T_13_7.input_2_3
 (38 7)  (692 119)  (692 119)  LC_3 Logic Functioning bit
 (40 7)  (694 119)  (694 119)  LC_3 Logic Functioning bit
 (41 7)  (695 119)  (695 119)  LC_3 Logic Functioning bit
 (42 7)  (696 119)  (696 119)  LC_3 Logic Functioning bit
 (8 8)  (662 120)  (662 120)  routing T_13_7.sp4_v_b_7 <X> T_13_7.sp4_h_r_7
 (9 8)  (663 120)  (663 120)  routing T_13_7.sp4_v_b_7 <X> T_13_7.sp4_h_r_7
 (22 8)  (676 120)  (676 120)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (678 120)  (678 120)  routing T_13_7.tnr_op_3 <X> T_13_7.lc_trk_g2_3
 (22 9)  (676 121)  (676 121)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (677 121)  (677 121)  routing T_13_7.sp12_v_b_18 <X> T_13_7.lc_trk_g2_2
 (25 9)  (679 121)  (679 121)  routing T_13_7.sp12_v_b_18 <X> T_13_7.lc_trk_g2_2
 (8 10)  (662 122)  (662 122)  routing T_13_7.sp4_h_r_7 <X> T_13_7.sp4_h_l_42
 (14 10)  (668 122)  (668 122)  routing T_13_7.sp4_h_r_36 <X> T_13_7.lc_trk_g2_4
 (17 10)  (671 122)  (671 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (5 11)  (659 123)  (659 123)  routing T_13_7.sp4_h_l_43 <X> T_13_7.sp4_v_t_43
 (15 11)  (669 123)  (669 123)  routing T_13_7.sp4_h_r_36 <X> T_13_7.lc_trk_g2_4
 (16 11)  (670 123)  (670 123)  routing T_13_7.sp4_h_r_36 <X> T_13_7.lc_trk_g2_4
 (17 11)  (671 123)  (671 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (672 123)  (672 123)  routing T_13_7.sp4_r_v_b_37 <X> T_13_7.lc_trk_g2_5
 (22 13)  (676 125)  (676 125)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (654 126)  (654 126)  routing T_13_7.glb_netwk_6 <X> T_13_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 126)  (655 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (16 14)  (670 126)  (670 126)  routing T_13_7.sp4_v_b_37 <X> T_13_7.lc_trk_g3_5
 (17 14)  (671 126)  (671 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (672 126)  (672 126)  routing T_13_7.sp4_v_b_37 <X> T_13_7.lc_trk_g3_5
 (22 14)  (676 126)  (676 126)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (677 126)  (677 126)  routing T_13_7.sp4_v_b_47 <X> T_13_7.lc_trk_g3_7
 (24 14)  (678 126)  (678 126)  routing T_13_7.sp4_v_b_47 <X> T_13_7.lc_trk_g3_7
 (0 15)  (654 127)  (654 127)  routing T_13_7.glb_netwk_6 <X> T_13_7.wire_logic_cluster/lc_7/s_r
 (5 15)  (659 127)  (659 127)  routing T_13_7.sp4_h_l_44 <X> T_13_7.sp4_v_t_44
 (18 15)  (672 127)  (672 127)  routing T_13_7.sp4_v_b_37 <X> T_13_7.lc_trk_g3_5
 (22 15)  (676 127)  (676 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_14_7

 (8 2)  (716 114)  (716 114)  routing T_14_7.sp4_v_t_36 <X> T_14_7.sp4_h_l_36
 (9 2)  (717 114)  (717 114)  routing T_14_7.sp4_v_t_36 <X> T_14_7.sp4_h_l_36
 (5 10)  (713 122)  (713 122)  routing T_14_7.sp4_v_t_37 <X> T_14_7.sp4_h_l_43
 (4 11)  (712 123)  (712 123)  routing T_14_7.sp4_v_t_37 <X> T_14_7.sp4_h_l_43
 (6 11)  (714 123)  (714 123)  routing T_14_7.sp4_v_t_37 <X> T_14_7.sp4_h_l_43
 (5 14)  (713 126)  (713 126)  routing T_14_7.sp4_v_t_44 <X> T_14_7.sp4_h_l_44
 (6 15)  (714 127)  (714 127)  routing T_14_7.sp4_v_t_44 <X> T_14_7.sp4_h_l_44
 (8 15)  (716 127)  (716 127)  routing T_14_7.sp4_h_r_4 <X> T_14_7.sp4_v_t_47
 (9 15)  (717 127)  (717 127)  routing T_14_7.sp4_h_r_4 <X> T_14_7.sp4_v_t_47
 (10 15)  (718 127)  (718 127)  routing T_14_7.sp4_h_r_4 <X> T_14_7.sp4_v_t_47


LogicTile_15_7

 (11 1)  (773 113)  (773 113)  routing T_15_7.sp4_h_l_39 <X> T_15_7.sp4_h_r_2
 (8 2)  (770 114)  (770 114)  routing T_15_7.sp4_h_r_5 <X> T_15_7.sp4_h_l_36
 (10 2)  (772 114)  (772 114)  routing T_15_7.sp4_h_r_5 <X> T_15_7.sp4_h_l_36
 (27 2)  (789 114)  (789 114)  routing T_15_7.lc_trk_g3_7 <X> T_15_7.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 114)  (790 114)  routing T_15_7.lc_trk_g3_7 <X> T_15_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 114)  (791 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 114)  (792 114)  routing T_15_7.lc_trk_g3_7 <X> T_15_7.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 114)  (793 114)  routing T_15_7.lc_trk_g3_5 <X> T_15_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 114)  (794 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 114)  (795 114)  routing T_15_7.lc_trk_g3_5 <X> T_15_7.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 114)  (796 114)  routing T_15_7.lc_trk_g3_5 <X> T_15_7.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 114)  (797 114)  routing T_15_7.lc_trk_g3_6 <X> T_15_7.input_2_1
 (26 3)  (788 115)  (788 115)  routing T_15_7.lc_trk_g3_2 <X> T_15_7.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 115)  (789 115)  routing T_15_7.lc_trk_g3_2 <X> T_15_7.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 115)  (790 115)  routing T_15_7.lc_trk_g3_2 <X> T_15_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 115)  (791 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 115)  (792 115)  routing T_15_7.lc_trk_g3_7 <X> T_15_7.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 115)  (794 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (795 115)  (795 115)  routing T_15_7.lc_trk_g3_6 <X> T_15_7.input_2_1
 (34 3)  (796 115)  (796 115)  routing T_15_7.lc_trk_g3_6 <X> T_15_7.input_2_1
 (35 3)  (797 115)  (797 115)  routing T_15_7.lc_trk_g3_6 <X> T_15_7.input_2_1
 (38 3)  (800 115)  (800 115)  LC_1 Logic Functioning bit
 (41 3)  (803 115)  (803 115)  LC_1 Logic Functioning bit
 (43 3)  (805 115)  (805 115)  LC_1 Logic Functioning bit
 (5 6)  (767 118)  (767 118)  routing T_15_7.sp4_v_t_44 <X> T_15_7.sp4_h_l_38
 (4 7)  (766 119)  (766 119)  routing T_15_7.sp4_v_t_44 <X> T_15_7.sp4_h_l_38
 (6 7)  (768 119)  (768 119)  routing T_15_7.sp4_v_t_44 <X> T_15_7.sp4_h_l_38
 (22 13)  (784 125)  (784 125)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (786 125)  (786 125)  routing T_15_7.tnr_op_2 <X> T_15_7.lc_trk_g3_2
 (16 14)  (778 126)  (778 126)  routing T_15_7.sp12_v_t_10 <X> T_15_7.lc_trk_g3_5
 (17 14)  (779 126)  (779 126)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (784 126)  (784 126)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (786 126)  (786 126)  routing T_15_7.tnl_op_7 <X> T_15_7.lc_trk_g3_7
 (21 15)  (783 127)  (783 127)  routing T_15_7.tnl_op_7 <X> T_15_7.lc_trk_g3_7
 (22 15)  (784 127)  (784 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (785 127)  (785 127)  routing T_15_7.sp4_v_b_46 <X> T_15_7.lc_trk_g3_6
 (24 15)  (786 127)  (786 127)  routing T_15_7.sp4_v_b_46 <X> T_15_7.lc_trk_g3_6


LogicTile_16_7

 (12 0)  (828 112)  (828 112)  routing T_16_7.sp4_h_l_46 <X> T_16_7.sp4_h_r_2
 (13 1)  (829 113)  (829 113)  routing T_16_7.sp4_h_l_46 <X> T_16_7.sp4_h_r_2
 (3 2)  (819 114)  (819 114)  routing T_16_7.sp12_v_t_23 <X> T_16_7.sp12_h_l_23
 (6 2)  (822 114)  (822 114)  routing T_16_7.sp4_h_l_42 <X> T_16_7.sp4_v_t_37
 (5 4)  (821 116)  (821 116)  routing T_16_7.sp4_v_t_38 <X> T_16_7.sp4_h_r_3
 (11 9)  (827 121)  (827 121)  routing T_16_7.sp4_h_l_37 <X> T_16_7.sp4_h_r_8
 (13 9)  (829 121)  (829 121)  routing T_16_7.sp4_h_l_37 <X> T_16_7.sp4_h_r_8
 (6 10)  (822 122)  (822 122)  routing T_16_7.sp4_h_l_36 <X> T_16_7.sp4_v_t_43
 (12 10)  (828 122)  (828 122)  routing T_16_7.sp4_v_t_45 <X> T_16_7.sp4_h_l_45
 (11 11)  (827 123)  (827 123)  routing T_16_7.sp4_v_t_45 <X> T_16_7.sp4_h_l_45
 (2 12)  (818 124)  (818 124)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (8 14)  (824 126)  (824 126)  routing T_16_7.sp4_v_t_47 <X> T_16_7.sp4_h_l_47
 (9 14)  (825 126)  (825 126)  routing T_16_7.sp4_v_t_47 <X> T_16_7.sp4_h_l_47


LogicTile_17_7

 (19 9)  (893 121)  (893 121)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (6 10)  (880 122)  (880 122)  routing T_17_7.sp4_h_l_36 <X> T_17_7.sp4_v_t_43
 (8 11)  (882 123)  (882 123)  routing T_17_7.sp4_h_l_42 <X> T_17_7.sp4_v_t_42
 (8 14)  (882 126)  (882 126)  routing T_17_7.sp4_v_t_41 <X> T_17_7.sp4_h_l_47
 (9 14)  (883 126)  (883 126)  routing T_17_7.sp4_v_t_41 <X> T_17_7.sp4_h_l_47
 (10 14)  (884 126)  (884 126)  routing T_17_7.sp4_v_t_41 <X> T_17_7.sp4_h_l_47


LogicTile_18_7

 (2 4)  (930 116)  (930 116)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (13 5)  (941 117)  (941 117)  routing T_18_7.sp4_v_t_37 <X> T_18_7.sp4_h_r_5
 (9 6)  (937 118)  (937 118)  routing T_18_7.sp4_h_r_1 <X> T_18_7.sp4_h_l_41
 (10 6)  (938 118)  (938 118)  routing T_18_7.sp4_h_r_1 <X> T_18_7.sp4_h_l_41
 (8 7)  (936 119)  (936 119)  routing T_18_7.sp4_h_r_4 <X> T_18_7.sp4_v_t_41
 (9 7)  (937 119)  (937 119)  routing T_18_7.sp4_h_r_4 <X> T_18_7.sp4_v_t_41
 (5 8)  (933 120)  (933 120)  routing T_18_7.sp4_v_t_43 <X> T_18_7.sp4_h_r_6


LogicTile_19_7

 (12 4)  (994 116)  (994 116)  routing T_19_7.sp4_v_b_11 <X> T_19_7.sp4_h_r_5
 (11 5)  (993 117)  (993 117)  routing T_19_7.sp4_v_b_11 <X> T_19_7.sp4_h_r_5
 (13 5)  (995 117)  (995 117)  routing T_19_7.sp4_v_b_11 <X> T_19_7.sp4_h_r_5
 (12 6)  (994 118)  (994 118)  routing T_19_7.sp4_v_t_46 <X> T_19_7.sp4_h_l_40
 (11 7)  (993 119)  (993 119)  routing T_19_7.sp4_v_t_46 <X> T_19_7.sp4_h_l_40
 (13 7)  (995 119)  (995 119)  routing T_19_7.sp4_v_t_46 <X> T_19_7.sp4_h_l_40
 (8 8)  (990 120)  (990 120)  routing T_19_7.sp4_h_l_46 <X> T_19_7.sp4_h_r_7
 (10 8)  (992 120)  (992 120)  routing T_19_7.sp4_h_l_46 <X> T_19_7.sp4_h_r_7
 (10 11)  (992 123)  (992 123)  routing T_19_7.sp4_h_l_39 <X> T_19_7.sp4_v_t_42


LogicTile_20_7

 (3 2)  (1039 114)  (1039 114)  routing T_20_7.sp12_v_t_23 <X> T_20_7.sp12_h_l_23
 (5 8)  (1041 120)  (1041 120)  routing T_20_7.sp4_h_l_38 <X> T_20_7.sp4_h_r_6
 (4 9)  (1040 121)  (1040 121)  routing T_20_7.sp4_h_l_38 <X> T_20_7.sp4_h_r_6
 (10 11)  (1046 123)  (1046 123)  routing T_20_7.sp4_h_l_39 <X> T_20_7.sp4_v_t_42
 (12 11)  (1048 123)  (1048 123)  routing T_20_7.sp4_h_l_45 <X> T_20_7.sp4_v_t_45


LogicTile_21_7

 (22 0)  (1112 112)  (1112 112)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1114 112)  (1114 112)  routing T_21_7.top_op_3 <X> T_21_7.lc_trk_g0_3
 (21 1)  (1111 113)  (1111 113)  routing T_21_7.top_op_3 <X> T_21_7.lc_trk_g0_3
 (1 2)  (1091 114)  (1091 114)  routing T_21_7.glb_netwk_5 <X> T_21_7.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 114)  (1092 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (6 2)  (1096 114)  (1096 114)  routing T_21_7.sp4_h_l_42 <X> T_21_7.sp4_v_t_37
 (0 3)  (1090 115)  (1090 115)  routing T_21_7.glb_netwk_5 <X> T_21_7.wire_logic_cluster/lc_7/clk
 (0 4)  (1090 116)  (1090 116)  routing T_21_7.glb_netwk_7 <X> T_21_7.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 116)  (1091 116)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (15 4)  (1105 116)  (1105 116)  routing T_21_7.top_op_1 <X> T_21_7.lc_trk_g1_1
 (17 4)  (1107 116)  (1107 116)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (1111 116)  (1111 116)  routing T_21_7.sp4_h_r_19 <X> T_21_7.lc_trk_g1_3
 (22 4)  (1112 116)  (1112 116)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1113 116)  (1113 116)  routing T_21_7.sp4_h_r_19 <X> T_21_7.lc_trk_g1_3
 (24 4)  (1114 116)  (1114 116)  routing T_21_7.sp4_h_r_19 <X> T_21_7.lc_trk_g1_3
 (0 5)  (1090 117)  (1090 117)  routing T_21_7.glb_netwk_7 <X> T_21_7.wire_logic_cluster/lc_7/cen
 (18 5)  (1108 117)  (1108 117)  routing T_21_7.top_op_1 <X> T_21_7.lc_trk_g1_1
 (21 5)  (1111 117)  (1111 117)  routing T_21_7.sp4_h_r_19 <X> T_21_7.lc_trk_g1_3
 (27 6)  (1117 118)  (1117 118)  routing T_21_7.lc_trk_g1_1 <X> T_21_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 118)  (1119 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 118)  (1122 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 118)  (1124 118)  routing T_21_7.lc_trk_g1_3 <X> T_21_7.wire_logic_cluster/lc_3/in_3
 (37 6)  (1127 118)  (1127 118)  LC_3 Logic Functioning bit
 (38 6)  (1128 118)  (1128 118)  LC_3 Logic Functioning bit
 (39 6)  (1129 118)  (1129 118)  LC_3 Logic Functioning bit
 (40 6)  (1130 118)  (1130 118)  LC_3 Logic Functioning bit
 (41 6)  (1131 118)  (1131 118)  LC_3 Logic Functioning bit
 (42 6)  (1132 118)  (1132 118)  LC_3 Logic Functioning bit
 (43 6)  (1133 118)  (1133 118)  LC_3 Logic Functioning bit
 (45 6)  (1135 118)  (1135 118)  LC_3 Logic Functioning bit
 (46 6)  (1136 118)  (1136 118)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (1141 118)  (1141 118)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (52 6)  (1142 118)  (1142 118)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (1116 119)  (1116 119)  routing T_21_7.lc_trk_g0_3 <X> T_21_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 119)  (1119 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (1121 119)  (1121 119)  routing T_21_7.lc_trk_g1_3 <X> T_21_7.wire_logic_cluster/lc_3/in_3
 (32 7)  (1122 119)  (1122 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1123 119)  (1123 119)  routing T_21_7.lc_trk_g2_3 <X> T_21_7.input_2_3
 (35 7)  (1125 119)  (1125 119)  routing T_21_7.lc_trk_g2_3 <X> T_21_7.input_2_3
 (36 7)  (1126 119)  (1126 119)  LC_3 Logic Functioning bit
 (37 7)  (1127 119)  (1127 119)  LC_3 Logic Functioning bit
 (38 7)  (1128 119)  (1128 119)  LC_3 Logic Functioning bit
 (39 7)  (1129 119)  (1129 119)  LC_3 Logic Functioning bit
 (40 7)  (1130 119)  (1130 119)  LC_3 Logic Functioning bit
 (41 7)  (1131 119)  (1131 119)  LC_3 Logic Functioning bit
 (42 7)  (1132 119)  (1132 119)  LC_3 Logic Functioning bit
 (43 7)  (1133 119)  (1133 119)  LC_3 Logic Functioning bit
 (45 7)  (1135 119)  (1135 119)  LC_3 Logic Functioning bit
 (53 7)  (1143 119)  (1143 119)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (21 8)  (1111 120)  (1111 120)  routing T_21_7.sp4_h_r_43 <X> T_21_7.lc_trk_g2_3
 (22 8)  (1112 120)  (1112 120)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1113 120)  (1113 120)  routing T_21_7.sp4_h_r_43 <X> T_21_7.lc_trk_g2_3
 (24 8)  (1114 120)  (1114 120)  routing T_21_7.sp4_h_r_43 <X> T_21_7.lc_trk_g2_3
 (21 9)  (1111 121)  (1111 121)  routing T_21_7.sp4_h_r_43 <X> T_21_7.lc_trk_g2_3
 (0 14)  (1090 126)  (1090 126)  routing T_21_7.glb_netwk_6 <X> T_21_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 126)  (1091 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (13 14)  (1103 126)  (1103 126)  routing T_21_7.sp4_v_b_11 <X> T_21_7.sp4_v_t_46
 (0 15)  (1090 127)  (1090 127)  routing T_21_7.glb_netwk_6 <X> T_21_7.wire_logic_cluster/lc_7/s_r


LogicTile_22_7

 (8 2)  (1152 114)  (1152 114)  routing T_22_7.sp4_v_t_42 <X> T_22_7.sp4_h_l_36
 (9 2)  (1153 114)  (1153 114)  routing T_22_7.sp4_v_t_42 <X> T_22_7.sp4_h_l_36
 (10 2)  (1154 114)  (1154 114)  routing T_22_7.sp4_v_t_42 <X> T_22_7.sp4_h_l_36
 (8 6)  (1152 118)  (1152 118)  routing T_22_7.sp4_v_t_41 <X> T_22_7.sp4_h_l_41
 (9 6)  (1153 118)  (1153 118)  routing T_22_7.sp4_v_t_41 <X> T_22_7.sp4_h_l_41
 (10 15)  (1154 127)  (1154 127)  routing T_22_7.sp4_h_l_40 <X> T_22_7.sp4_v_t_47


LogicTile_23_7

 (6 2)  (1204 114)  (1204 114)  routing T_23_7.sp4_h_l_42 <X> T_23_7.sp4_v_t_37
 (12 7)  (1210 119)  (1210 119)  routing T_23_7.sp4_h_l_40 <X> T_23_7.sp4_v_t_40


LogicTile_24_7

 (12 15)  (1264 127)  (1264 127)  routing T_24_7.sp4_h_l_46 <X> T_24_7.sp4_v_t_46


LogicTile_1_6

 (19 10)  (37 106)  (37 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_4_6

 (3 4)  (183 100)  (183 100)  routing T_4_6.sp12_v_t_23 <X> T_4_6.sp12_h_r_0


RAM_Tile_8_6

 (5 0)  (401 96)  (401 96)  routing T_8_6.sp4_v_b_0 <X> T_8_6.sp4_h_r_0
 (17 0)  (413 96)  (413 96)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (29 0)  (425 96)  (425 96)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g0_5 wire_bram/ram/WDATA_7
 (30 0)  (426 96)  (426 96)  routing T_8_6.lc_trk_g0_5 <X> T_8_6.wire_bram/ram/WDATA_7
 (41 0)  (437 96)  (437 96)  Enable bit of Mux _out_links/OutMuxb_0 => wire_bram/ram/RDATA_7 sp4_r_v_b_33
 (6 1)  (402 97)  (402 97)  routing T_8_6.sp4_v_b_0 <X> T_8_6.sp4_h_r_0
 (8 1)  (404 97)  (404 97)  routing T_8_6.sp4_h_r_1 <X> T_8_6.sp4_v_b_1
 (18 1)  (414 97)  (414 97)  routing T_8_6.sp4_r_v_b_34 <X> T_8_6.lc_trk_g0_1
 (22 1)  (418 97)  (418 97)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (1 2)  (397 98)  (397 98)  routing T_8_6.glb_netwk_5 <X> T_8_6.wire_bram/ram/WCLK
 (2 2)  (398 98)  (398 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (15 2)  (411 98)  (411 98)  routing T_8_6.sp4_h_r_5 <X> T_8_6.lc_trk_g0_5
 (16 2)  (412 98)  (412 98)  routing T_8_6.sp4_h_r_5 <X> T_8_6.lc_trk_g0_5
 (17 2)  (413 98)  (413 98)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (27 2)  (423 98)  (423 98)  routing T_8_6.lc_trk_g3_7 <X> T_8_6.wire_bram/ram/WDATA_6
 (28 2)  (424 98)  (424 98)  routing T_8_6.lc_trk_g3_7 <X> T_8_6.wire_bram/ram/WDATA_6
 (29 2)  (425 98)  (425 98)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_7 wire_bram/ram/WDATA_6
 (30 2)  (426 98)  (426 98)  routing T_8_6.lc_trk_g3_7 <X> T_8_6.wire_bram/ram/WDATA_6
 (36 2)  (432 98)  (432 98)  Enable bit of Mux _out_links/OutMux8_1 => wire_bram/ram/RDATA_6 sp4_h_r_34
 (0 3)  (396 99)  (396 99)  routing T_8_6.glb_netwk_5 <X> T_8_6.wire_bram/ram/WCLK
 (18 3)  (414 99)  (414 99)  routing T_8_6.sp4_h_r_5 <X> T_8_6.lc_trk_g0_5
 (30 3)  (426 99)  (426 99)  routing T_8_6.lc_trk_g3_7 <X> T_8_6.wire_bram/ram/WDATA_6
 (1 4)  (397 100)  (397 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (403 100)  (403 100)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (21 4)  (417 100)  (417 100)  routing T_8_6.sp4_h_r_19 <X> T_8_6.lc_trk_g1_3
 (22 4)  (418 100)  (418 100)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (419 100)  (419 100)  routing T_8_6.sp4_h_r_19 <X> T_8_6.lc_trk_g1_3
 (24 4)  (420 100)  (420 100)  routing T_8_6.sp4_h_r_19 <X> T_8_6.lc_trk_g1_3
 (29 4)  (425 100)  (425 100)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_1 wire_bram/ram/WDATA_5
 (0 5)  (396 101)  (396 101)  routing T_8_6.lc_trk_g1_3 <X> T_8_6.wire_bram/ram/WCLKE
 (1 5)  (397 101)  (397 101)  routing T_8_6.lc_trk_g1_3 <X> T_8_6.wire_bram/ram/WCLKE
 (7 5)  (403 101)  (403 101)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (21 5)  (417 101)  (417 101)  routing T_8_6.sp4_h_r_19 <X> T_8_6.lc_trk_g1_3
 (37 5)  (433 101)  (433 101)  Enable bit of Mux _out_links/OutMux7_2 => wire_bram/ram/RDATA_5 sp4_h_r_20
 (7 6)  (403 102)  (403 102)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (28 6)  (424 102)  (424 102)  routing T_8_6.lc_trk_g2_0 <X> T_8_6.wire_bram/ram/WDATA_4
 (29 6)  (425 102)  (425 102)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_0 wire_bram/ram/WDATA_4
 (7 7)  (403 103)  (403 103)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (9 7)  (405 103)  (405 103)  routing T_8_6.sp4_v_b_8 <X> T_8_6.sp4_v_t_41
 (10 7)  (406 103)  (406 103)  routing T_8_6.sp4_v_b_8 <X> T_8_6.sp4_v_t_41
 (36 7)  (432 103)  (432 103)  Enable bit of Mux _out_links/OutMux6_3 => wire_bram/ram/RDATA_4 sp4_h_r_6
 (21 8)  (417 104)  (417 104)  routing T_8_6.sp4_v_t_22 <X> T_8_6.lc_trk_g2_3
 (22 8)  (418 104)  (418 104)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (419 104)  (419 104)  routing T_8_6.sp4_v_t_22 <X> T_8_6.lc_trk_g2_3
 (28 8)  (424 104)  (424 104)  routing T_8_6.lc_trk_g2_3 <X> T_8_6.wire_bram/ram/WDATA_3
 (29 8)  (425 104)  (425 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (14 9)  (410 105)  (410 105)  routing T_8_6.sp4_r_v_b_32 <X> T_8_6.lc_trk_g2_0
 (17 9)  (413 105)  (413 105)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (21 9)  (417 105)  (417 105)  routing T_8_6.sp4_v_t_22 <X> T_8_6.lc_trk_g2_3
 (30 9)  (426 105)  (426 105)  routing T_8_6.lc_trk_g2_3 <X> T_8_6.wire_bram/ram/WDATA_3
 (40 9)  (436 105)  (436 105)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (14 10)  (410 106)  (410 106)  routing T_8_6.rgt_op_4 <X> T_8_6.lc_trk_g2_4
 (29 10)  (425 106)  (425 106)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_2 wire_bram/ram/WDATA_2
 (38 10)  (434 106)  (434 106)  Enable bit of Mux _out_links/OutMux1_5 => wire_bram/ram/RDATA_2 sp4_v_b_26
 (8 11)  (404 107)  (404 107)  routing T_8_6.sp4_h_r_1 <X> T_8_6.sp4_v_t_42
 (9 11)  (405 107)  (405 107)  routing T_8_6.sp4_h_r_1 <X> T_8_6.sp4_v_t_42
 (10 11)  (406 107)  (406 107)  routing T_8_6.sp4_h_r_1 <X> T_8_6.sp4_v_t_42
 (15 11)  (411 107)  (411 107)  routing T_8_6.rgt_op_4 <X> T_8_6.lc_trk_g2_4
 (17 11)  (413 107)  (413 107)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (30 11)  (426 107)  (426 107)  routing T_8_6.lc_trk_g0_2 <X> T_8_6.wire_bram/ram/WDATA_2
 (5 12)  (401 108)  (401 108)  routing T_8_6.sp4_v_b_3 <X> T_8_6.sp4_h_r_9
 (27 12)  (423 108)  (423 108)  routing T_8_6.lc_trk_g3_6 <X> T_8_6.wire_bram/ram/WDATA_1
 (28 12)  (424 108)  (424 108)  routing T_8_6.lc_trk_g3_6 <X> T_8_6.wire_bram/ram/WDATA_1
 (29 12)  (425 108)  (425 108)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_6 wire_bram/ram/WDATA_1
 (30 12)  (426 108)  (426 108)  routing T_8_6.lc_trk_g3_6 <X> T_8_6.wire_bram/ram/WDATA_1
 (4 13)  (400 109)  (400 109)  routing T_8_6.sp4_v_b_3 <X> T_8_6.sp4_h_r_9
 (6 13)  (402 109)  (402 109)  routing T_8_6.sp4_v_b_3 <X> T_8_6.sp4_h_r_9
 (30 13)  (426 109)  (426 109)  routing T_8_6.lc_trk_g3_6 <X> T_8_6.wire_bram/ram/WDATA_1
 (36 13)  (432 109)  (432 109)  Enable bit of Mux _out_links/OutMux6_6 => wire_bram/ram/RDATA_1 sp4_h_r_12
 (0 14)  (396 110)  (396 110)  routing T_8_6.lc_trk_g3_5 <X> T_8_6.wire_bram/ram/WE
 (1 14)  (397 110)  (397 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (412 110)  (412 110)  routing T_8_6.sp4_v_b_37 <X> T_8_6.lc_trk_g3_5
 (17 14)  (413 110)  (413 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (414 110)  (414 110)  routing T_8_6.sp4_v_b_37 <X> T_8_6.lc_trk_g3_5
 (22 14)  (418 110)  (418 110)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_18 lc_trk_g3_7
 (23 14)  (419 110)  (419 110)  routing T_8_6.sp4_h_l_18 <X> T_8_6.lc_trk_g3_7
 (24 14)  (420 110)  (420 110)  routing T_8_6.sp4_h_l_18 <X> T_8_6.lc_trk_g3_7
 (25 14)  (421 110)  (421 110)  routing T_8_6.rgt_op_6 <X> T_8_6.lc_trk_g3_6
 (28 14)  (424 110)  (424 110)  routing T_8_6.lc_trk_g2_4 <X> T_8_6.wire_bram/ram/WDATA_0
 (29 14)  (425 110)  (425 110)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_4 wire_bram/ram/WDATA_0
 (30 14)  (426 110)  (426 110)  routing T_8_6.lc_trk_g2_4 <X> T_8_6.wire_bram/ram/WDATA_0
 (37 14)  (433 110)  (433 110)  Enable bit of Mux _out_links/OutMux4_7 => wire_bram/ram/RDATA_0 sp12_h_l_5
 (0 15)  (396 111)  (396 111)  routing T_8_6.lc_trk_g3_5 <X> T_8_6.wire_bram/ram/WE
 (1 15)  (397 111)  (397 111)  routing T_8_6.lc_trk_g3_5 <X> T_8_6.wire_bram/ram/WE
 (18 15)  (414 111)  (414 111)  routing T_8_6.sp4_v_b_37 <X> T_8_6.lc_trk_g3_5
 (21 15)  (417 111)  (417 111)  routing T_8_6.sp4_h_l_18 <X> T_8_6.lc_trk_g3_7
 (22 15)  (418 111)  (418 111)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (420 111)  (420 111)  routing T_8_6.rgt_op_6 <X> T_8_6.lc_trk_g3_6


LogicTile_9_6

 (4 0)  (442 96)  (442 96)  routing T_9_6.sp4_v_t_41 <X> T_9_6.sp4_v_b_0
 (6 0)  (444 96)  (444 96)  routing T_9_6.sp4_v_t_41 <X> T_9_6.sp4_v_b_0
 (8 0)  (446 96)  (446 96)  routing T_9_6.sp4_v_b_7 <X> T_9_6.sp4_h_r_1
 (9 0)  (447 96)  (447 96)  routing T_9_6.sp4_v_b_7 <X> T_9_6.sp4_h_r_1
 (10 0)  (448 96)  (448 96)  routing T_9_6.sp4_v_b_7 <X> T_9_6.sp4_h_r_1
 (11 0)  (449 96)  (449 96)  routing T_9_6.sp4_v_t_46 <X> T_9_6.sp4_v_b_2
 (9 1)  (447 97)  (447 97)  routing T_9_6.sp4_v_t_36 <X> T_9_6.sp4_v_b_1
 (12 1)  (450 97)  (450 97)  routing T_9_6.sp4_v_t_46 <X> T_9_6.sp4_v_b_2
 (17 2)  (455 98)  (455 98)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (456 99)  (456 99)  routing T_9_6.sp4_r_v_b_29 <X> T_9_6.lc_trk_g0_5
 (13 4)  (451 100)  (451 100)  routing T_9_6.sp4_v_t_40 <X> T_9_6.sp4_v_b_5
 (29 8)  (467 104)  (467 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 104)  (468 104)  routing T_9_6.lc_trk_g0_5 <X> T_9_6.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 104)  (469 104)  routing T_9_6.lc_trk_g3_4 <X> T_9_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 104)  (470 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 104)  (471 104)  routing T_9_6.lc_trk_g3_4 <X> T_9_6.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 104)  (472 104)  routing T_9_6.lc_trk_g3_4 <X> T_9_6.wire_logic_cluster/lc_4/in_3
 (41 8)  (479 104)  (479 104)  LC_4 Logic Functioning bit
 (43 8)  (481 104)  (481 104)  LC_4 Logic Functioning bit
 (51 8)  (489 104)  (489 104)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (465 105)  (465 105)  routing T_9_6.lc_trk_g3_1 <X> T_9_6.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 105)  (466 105)  routing T_9_6.lc_trk_g3_1 <X> T_9_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 105)  (467 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (4 10)  (442 106)  (442 106)  routing T_9_6.sp4_v_b_6 <X> T_9_6.sp4_v_t_43
 (13 10)  (451 106)  (451 106)  routing T_9_6.sp4_h_r_8 <X> T_9_6.sp4_v_t_45
 (12 11)  (450 107)  (450 107)  routing T_9_6.sp4_h_r_8 <X> T_9_6.sp4_v_t_45
 (16 12)  (454 108)  (454 108)  routing T_9_6.sp12_v_t_6 <X> T_9_6.lc_trk_g3_1
 (17 12)  (455 108)  (455 108)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (22 12)  (460 108)  (460 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (461 108)  (461 108)  routing T_9_6.sp4_h_r_27 <X> T_9_6.lc_trk_g3_3
 (24 12)  (462 108)  (462 108)  routing T_9_6.sp4_h_r_27 <X> T_9_6.lc_trk_g3_3
 (29 12)  (467 108)  (467 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 108)  (468 108)  routing T_9_6.lc_trk_g0_5 <X> T_9_6.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 108)  (469 108)  routing T_9_6.lc_trk_g3_4 <X> T_9_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 108)  (470 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 108)  (471 108)  routing T_9_6.lc_trk_g3_4 <X> T_9_6.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 108)  (472 108)  routing T_9_6.lc_trk_g3_4 <X> T_9_6.wire_logic_cluster/lc_6/in_3
 (41 12)  (479 108)  (479 108)  LC_6 Logic Functioning bit
 (43 12)  (481 108)  (481 108)  LC_6 Logic Functioning bit
 (8 13)  (446 109)  (446 109)  routing T_9_6.sp4_v_t_42 <X> T_9_6.sp4_v_b_10
 (10 13)  (448 109)  (448 109)  routing T_9_6.sp4_v_t_42 <X> T_9_6.sp4_v_b_10
 (21 13)  (459 109)  (459 109)  routing T_9_6.sp4_h_r_27 <X> T_9_6.lc_trk_g3_3
 (26 13)  (464 109)  (464 109)  routing T_9_6.lc_trk_g3_3 <X> T_9_6.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 109)  (465 109)  routing T_9_6.lc_trk_g3_3 <X> T_9_6.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 109)  (466 109)  routing T_9_6.lc_trk_g3_3 <X> T_9_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 109)  (467 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (46 13)  (484 109)  (484 109)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (15 15)  (453 111)  (453 111)  routing T_9_6.sp4_v_t_33 <X> T_9_6.lc_trk_g3_4
 (16 15)  (454 111)  (454 111)  routing T_9_6.sp4_v_t_33 <X> T_9_6.lc_trk_g3_4
 (17 15)  (455 111)  (455 111)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_10_6

 (3 0)  (495 96)  (495 96)  routing T_10_6.sp12_v_t_23 <X> T_10_6.sp12_v_b_0
 (8 3)  (500 99)  (500 99)  routing T_10_6.sp4_v_b_10 <X> T_10_6.sp4_v_t_36
 (10 3)  (502 99)  (502 99)  routing T_10_6.sp4_v_b_10 <X> T_10_6.sp4_v_t_36
 (6 8)  (498 104)  (498 104)  routing T_10_6.sp4_v_t_38 <X> T_10_6.sp4_v_b_6
 (4 9)  (496 105)  (496 105)  routing T_10_6.sp4_h_l_47 <X> T_10_6.sp4_h_r_6
 (5 9)  (497 105)  (497 105)  routing T_10_6.sp4_v_t_38 <X> T_10_6.sp4_v_b_6
 (6 9)  (498 105)  (498 105)  routing T_10_6.sp4_h_l_47 <X> T_10_6.sp4_h_r_6
 (9 9)  (501 105)  (501 105)  routing T_10_6.sp4_v_t_42 <X> T_10_6.sp4_v_b_7
 (8 10)  (500 106)  (500 106)  routing T_10_6.sp4_v_t_42 <X> T_10_6.sp4_h_l_42
 (9 10)  (501 106)  (501 106)  routing T_10_6.sp4_v_t_42 <X> T_10_6.sp4_h_l_42


LogicTile_11_6

 (11 2)  (557 98)  (557 98)  routing T_11_6.sp4_h_l_44 <X> T_11_6.sp4_v_t_39
 (8 3)  (554 99)  (554 99)  routing T_11_6.sp4_h_l_36 <X> T_11_6.sp4_v_t_36
 (5 6)  (551 102)  (551 102)  routing T_11_6.sp4_v_t_44 <X> T_11_6.sp4_h_l_38
 (4 7)  (550 103)  (550 103)  routing T_11_6.sp4_v_t_44 <X> T_11_6.sp4_h_l_38
 (6 7)  (552 103)  (552 103)  routing T_11_6.sp4_v_t_44 <X> T_11_6.sp4_h_l_38
 (5 10)  (551 106)  (551 106)  routing T_11_6.sp4_v_t_37 <X> T_11_6.sp4_h_l_43
 (4 11)  (550 107)  (550 107)  routing T_11_6.sp4_v_t_37 <X> T_11_6.sp4_h_l_43
 (6 11)  (552 107)  (552 107)  routing T_11_6.sp4_v_t_37 <X> T_11_6.sp4_h_l_43


LogicTile_12_6

 (6 1)  (606 97)  (606 97)  routing T_12_6.sp4_h_l_37 <X> T_12_6.sp4_h_r_0
 (9 1)  (609 97)  (609 97)  routing T_12_6.sp4_v_t_40 <X> T_12_6.sp4_v_b_1
 (10 1)  (610 97)  (610 97)  routing T_12_6.sp4_v_t_40 <X> T_12_6.sp4_v_b_1
 (11 2)  (611 98)  (611 98)  routing T_12_6.sp4_h_l_44 <X> T_12_6.sp4_v_t_39
 (12 6)  (612 102)  (612 102)  routing T_12_6.sp4_v_t_40 <X> T_12_6.sp4_h_l_40
 (11 7)  (611 103)  (611 103)  routing T_12_6.sp4_v_t_40 <X> T_12_6.sp4_h_l_40
 (5 11)  (605 107)  (605 107)  routing T_12_6.sp4_h_l_43 <X> T_12_6.sp4_v_t_43
 (11 14)  (611 110)  (611 110)  routing T_12_6.sp4_v_b_8 <X> T_12_6.sp4_v_t_46
 (12 15)  (612 111)  (612 111)  routing T_12_6.sp4_v_b_8 <X> T_12_6.sp4_v_t_46


LogicTile_13_6

 (19 7)  (673 103)  (673 103)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (6 10)  (660 106)  (660 106)  routing T_13_6.sp4_h_l_36 <X> T_13_6.sp4_v_t_43
 (11 11)  (665 107)  (665 107)  routing T_13_6.sp4_h_r_0 <X> T_13_6.sp4_h_l_45
 (13 11)  (667 107)  (667 107)  routing T_13_6.sp4_h_r_0 <X> T_13_6.sp4_h_l_45


LogicTile_14_6

 (2 10)  (710 106)  (710 106)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (11 14)  (719 110)  (719 110)  routing T_14_6.sp4_h_l_43 <X> T_14_6.sp4_v_t_46


LogicTile_15_6

 (3 4)  (765 100)  (765 100)  routing T_15_6.sp12_v_t_23 <X> T_15_6.sp12_h_r_0
 (19 13)  (781 109)  (781 109)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_16_6

 (3 1)  (819 97)  (819 97)  routing T_16_6.sp12_h_l_23 <X> T_16_6.sp12_v_b_0
 (5 3)  (821 99)  (821 99)  routing T_16_6.sp4_h_l_37 <X> T_16_6.sp4_v_t_37


LogicTile_17_6

 (5 2)  (879 98)  (879 98)  routing T_17_6.sp4_h_r_9 <X> T_17_6.sp4_h_l_37
 (4 3)  (878 99)  (878 99)  routing T_17_6.sp4_h_r_9 <X> T_17_6.sp4_h_l_37
 (12 11)  (886 107)  (886 107)  routing T_17_6.sp4_h_l_45 <X> T_17_6.sp4_v_t_45
 (11 14)  (885 110)  (885 110)  routing T_17_6.sp4_v_b_8 <X> T_17_6.sp4_v_t_46
 (12 15)  (886 111)  (886 111)  routing T_17_6.sp4_v_b_8 <X> T_17_6.sp4_v_t_46


LogicTile_18_6

 (6 10)  (934 106)  (934 106)  routing T_18_6.sp4_h_l_36 <X> T_18_6.sp4_v_t_43


LogicTile_21_6

 (5 14)  (1095 110)  (1095 110)  routing T_21_6.sp4_v_t_44 <X> T_21_6.sp4_h_l_44
 (6 15)  (1096 111)  (1096 111)  routing T_21_6.sp4_v_t_44 <X> T_21_6.sp4_h_l_44


IO_Tile_0_5

 (16 0)  (1 80)  (1 80)  IOB_0 IO Functioning bit
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (13 4)  (4 84)  (4 84)  routing T_0_5.lc_trk_g0_6 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 84)  (1 84)  IOB_0 IO Functioning bit
 (12 5)  (5 85)  (5 85)  routing T_0_5.lc_trk_g0_6 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 85)  (4 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (4 7)  (13 87)  (13 87)  routing T_0_5.span4_horz_30 <X> T_0_5.lc_trk_g0_6
 (5 7)  (12 87)  (12 87)  routing T_0_5.span4_horz_30 <X> T_0_5.lc_trk_g0_6
 (6 7)  (11 87)  (11 87)  routing T_0_5.span4_horz_30 <X> T_0_5.lc_trk_g0_6
 (7 7)  (10 87)  (10 87)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_30 lc_trk_g0_6


LogicTile_2_5

 (5 10)  (77 90)  (77 90)  routing T_2_5.sp4_v_t_43 <X> T_2_5.sp4_h_l_43
 (6 11)  (78 91)  (78 91)  routing T_2_5.sp4_v_t_43 <X> T_2_5.sp4_h_l_43


RAM_Tile_8_5

 (8 0)  (404 80)  (404 80)  routing T_8_5.sp4_v_b_7 <X> T_8_5.sp4_h_r_1
 (9 0)  (405 80)  (405 80)  routing T_8_5.sp4_v_b_7 <X> T_8_5.sp4_h_r_1
 (10 0)  (406 80)  (406 80)  routing T_8_5.sp4_v_b_7 <X> T_8_5.sp4_h_r_1
 (13 0)  (409 80)  (409 80)  routing T_8_5.sp4_v_t_39 <X> T_8_5.sp4_v_b_2
 (22 0)  (418 80)  (418 80)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (28 0)  (424 80)  (424 80)  routing T_8_5.lc_trk_g2_1 <X> T_8_5.wire_bram/ram/WDATA_15
 (29 0)  (425 80)  (425 80)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_1 wire_bram/ram/WDATA_15
 (41 0)  (437 80)  (437 80)  Enable bit of Mux _out_links/OutMuxb_0 => wire_bram/ram/RDATA_15 sp4_r_v_b_33
 (7 1)  (403 81)  (403 81)  Ram config bit: MEMB_Power_Up_Control

 (9 1)  (405 81)  (405 81)  routing T_8_5.sp4_v_t_40 <X> T_8_5.sp4_v_b_1
 (10 1)  (406 81)  (406 81)  routing T_8_5.sp4_v_t_40 <X> T_8_5.sp4_v_b_1
 (21 1)  (417 81)  (417 81)  routing T_8_5.sp4_r_v_b_32 <X> T_8_5.lc_trk_g0_3
 (1 2)  (397 82)  (397 82)  routing T_8_5.glb_netwk_5 <X> T_8_5.wire_bram/ram/RCLK
 (2 2)  (398 82)  (398 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (27 2)  (423 82)  (423 82)  routing T_8_5.lc_trk_g3_5 <X> T_8_5.wire_bram/ram/WDATA_14
 (28 2)  (424 82)  (424 82)  routing T_8_5.lc_trk_g3_5 <X> T_8_5.wire_bram/ram/WDATA_14
 (29 2)  (425 82)  (425 82)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_5 wire_bram/ram/WDATA_14
 (30 2)  (426 82)  (426 82)  routing T_8_5.lc_trk_g3_5 <X> T_8_5.wire_bram/ram/WDATA_14
 (0 3)  (396 83)  (396 83)  routing T_8_5.glb_netwk_5 <X> T_8_5.wire_bram/ram/RCLK
 (22 3)  (418 83)  (418 83)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (421 83)  (421 83)  routing T_8_5.sp4_r_v_b_30 <X> T_8_5.lc_trk_g0_6
 (36 3)  (432 83)  (432 83)  Enable bit of Mux _out_links/OutMux6_1 => wire_bram/ram/RDATA_14 sp4_h_r_2
 (28 4)  (424 84)  (424 84)  routing T_8_5.lc_trk_g2_5 <X> T_8_5.wire_bram/ram/WDATA_13
 (29 4)  (425 84)  (425 84)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_5 wire_bram/ram/WDATA_13
 (30 4)  (426 84)  (426 84)  routing T_8_5.lc_trk_g2_5 <X> T_8_5.wire_bram/ram/WDATA_13
 (12 5)  (408 85)  (408 85)  routing T_8_5.sp4_h_r_5 <X> T_8_5.sp4_v_b_5
 (13 5)  (409 85)  (409 85)  routing T_8_5.sp4_v_t_37 <X> T_8_5.sp4_h_r_5
 (37 5)  (433 85)  (433 85)  Enable bit of Mux _out_links/OutMux7_2 => wire_bram/ram/RDATA_13 sp4_h_l_9
 (15 6)  (411 86)  (411 86)  routing T_8_5.sp4_h_r_5 <X> T_8_5.lc_trk_g1_5
 (16 6)  (412 86)  (412 86)  routing T_8_5.sp4_h_r_5 <X> T_8_5.lc_trk_g1_5
 (17 6)  (413 86)  (413 86)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (29 6)  (425 86)  (425 86)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g0_6 wire_bram/ram/WDATA_12
 (30 6)  (426 86)  (426 86)  routing T_8_5.lc_trk_g0_6 <X> T_8_5.wire_bram/ram/WDATA_12
 (18 7)  (414 87)  (414 87)  routing T_8_5.sp4_h_r_5 <X> T_8_5.lc_trk_g1_5
 (30 7)  (426 87)  (426 87)  routing T_8_5.lc_trk_g0_6 <X> T_8_5.wire_bram/ram/WDATA_12
 (37 7)  (433 87)  (433 87)  Enable bit of Mux _out_links/OutMux7_3 => wire_bram/ram/RDATA_12 sp4_h_l_11
 (15 8)  (411 88)  (411 88)  routing T_8_5.sp4_h_l_28 <X> T_8_5.lc_trk_g2_1
 (16 8)  (412 88)  (412 88)  routing T_8_5.sp4_h_l_28 <X> T_8_5.lc_trk_g2_1
 (17 8)  (413 88)  (413 88)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (414 88)  (414 88)  routing T_8_5.sp4_h_l_28 <X> T_8_5.lc_trk_g2_1
 (25 8)  (421 88)  (421 88)  routing T_8_5.sp4_h_r_34 <X> T_8_5.lc_trk_g2_2
 (29 8)  (425 88)  (425 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (37 8)  (433 88)  (433 88)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (18 9)  (414 89)  (414 89)  routing T_8_5.sp4_h_l_28 <X> T_8_5.lc_trk_g2_1
 (22 9)  (418 89)  (418 89)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (419 89)  (419 89)  routing T_8_5.sp4_h_r_34 <X> T_8_5.lc_trk_g2_2
 (24 9)  (420 89)  (420 89)  routing T_8_5.sp4_h_r_34 <X> T_8_5.lc_trk_g2_2
 (30 9)  (426 89)  (426 89)  routing T_8_5.lc_trk_g0_3 <X> T_8_5.wire_bram/ram/WDATA_11
 (15 10)  (411 90)  (411 90)  routing T_8_5.sp4_h_r_37 <X> T_8_5.lc_trk_g2_5
 (16 10)  (412 90)  (412 90)  routing T_8_5.sp4_h_r_37 <X> T_8_5.lc_trk_g2_5
 (17 10)  (413 90)  (413 90)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_37 lc_trk_g2_5
 (18 10)  (414 90)  (414 90)  routing T_8_5.sp4_h_r_37 <X> T_8_5.lc_trk_g2_5
 (28 10)  (424 90)  (424 90)  routing T_8_5.lc_trk_g2_6 <X> T_8_5.wire_bram/ram/WDATA_10
 (29 10)  (425 90)  (425 90)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_6 wire_bram/ram/WDATA_10
 (30 10)  (426 90)  (426 90)  routing T_8_5.lc_trk_g2_6 <X> T_8_5.wire_bram/ram/WDATA_10
 (22 11)  (418 91)  (418 91)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (421 91)  (421 91)  routing T_8_5.sp4_r_v_b_38 <X> T_8_5.lc_trk_g2_6
 (30 11)  (426 91)  (426 91)  routing T_8_5.lc_trk_g2_6 <X> T_8_5.wire_bram/ram/WDATA_10
 (36 11)  (432 91)  (432 91)  Enable bit of Mux _out_links/OutMux6_5 => wire_bram/ram/RDATA_10 sp4_h_r_10
 (27 12)  (423 92)  (423 92)  routing T_8_5.lc_trk_g3_4 <X> T_8_5.wire_bram/ram/WDATA_9
 (28 12)  (424 92)  (424 92)  routing T_8_5.lc_trk_g3_4 <X> T_8_5.wire_bram/ram/WDATA_9
 (29 12)  (425 92)  (425 92)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_4 wire_bram/ram/WDATA_9
 (30 12)  (426 92)  (426 92)  routing T_8_5.lc_trk_g3_4 <X> T_8_5.wire_bram/ram/WDATA_9
 (39 12)  (435 92)  (435 92)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_9 sp4_v_b_44
 (1 14)  (397 94)  (397 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (14 14)  (410 94)  (410 94)  routing T_8_5.sp4_h_r_44 <X> T_8_5.lc_trk_g3_4
 (15 14)  (411 94)  (411 94)  routing T_8_5.sp4_h_r_45 <X> T_8_5.lc_trk_g3_5
 (16 14)  (412 94)  (412 94)  routing T_8_5.sp4_h_r_45 <X> T_8_5.lc_trk_g3_5
 (17 14)  (413 94)  (413 94)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (414 94)  (414 94)  routing T_8_5.sp4_h_r_45 <X> T_8_5.lc_trk_g3_5
 (28 14)  (424 94)  (424 94)  routing T_8_5.lc_trk_g2_2 <X> T_8_5.wire_bram/ram/WDATA_8
 (29 14)  (425 94)  (425 94)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_2 wire_bram/ram/WDATA_8
 (0 15)  (396 95)  (396 95)  routing T_8_5.lc_trk_g1_5 <X> T_8_5.wire_bram/ram/RE
 (1 15)  (397 95)  (397 95)  routing T_8_5.lc_trk_g1_5 <X> T_8_5.wire_bram/ram/RE
 (14 15)  (410 95)  (410 95)  routing T_8_5.sp4_h_r_44 <X> T_8_5.lc_trk_g3_4
 (15 15)  (411 95)  (411 95)  routing T_8_5.sp4_h_r_44 <X> T_8_5.lc_trk_g3_4
 (16 15)  (412 95)  (412 95)  routing T_8_5.sp4_h_r_44 <X> T_8_5.lc_trk_g3_4
 (17 15)  (413 95)  (413 95)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (414 95)  (414 95)  routing T_8_5.sp4_h_r_45 <X> T_8_5.lc_trk_g3_5
 (30 15)  (426 95)  (426 95)  routing T_8_5.lc_trk_g2_2 <X> T_8_5.wire_bram/ram/WDATA_8
 (39 15)  (435 95)  (435 95)  Enable bit of Mux _out_links/OutMux0_7 => wire_bram/ram/RDATA_8 sp4_v_b_14


LogicTile_9_5

 (11 0)  (449 80)  (449 80)  routing T_9_5.sp4_v_t_43 <X> T_9_5.sp4_v_b_2
 (13 0)  (451 80)  (451 80)  routing T_9_5.sp4_v_t_43 <X> T_9_5.sp4_v_b_2
 (5 2)  (443 82)  (443 82)  routing T_9_5.sp4_v_t_37 <X> T_9_5.sp4_h_l_37
 (6 3)  (444 83)  (444 83)  routing T_9_5.sp4_v_t_37 <X> T_9_5.sp4_h_l_37
 (6 4)  (444 84)  (444 84)  routing T_9_5.sp4_v_t_37 <X> T_9_5.sp4_v_b_3
 (5 5)  (443 85)  (443 85)  routing T_9_5.sp4_v_t_37 <X> T_9_5.sp4_v_b_3
 (9 5)  (447 85)  (447 85)  routing T_9_5.sp4_v_t_45 <X> T_9_5.sp4_v_b_4
 (10 5)  (448 85)  (448 85)  routing T_9_5.sp4_v_t_45 <X> T_9_5.sp4_v_b_4
 (8 6)  (446 86)  (446 86)  routing T_9_5.sp4_v_t_41 <X> T_9_5.sp4_h_l_41
 (9 6)  (447 86)  (447 86)  routing T_9_5.sp4_v_t_41 <X> T_9_5.sp4_h_l_41
 (11 8)  (449 88)  (449 88)  routing T_9_5.sp4_v_t_40 <X> T_9_5.sp4_v_b_8
 (12 9)  (450 89)  (450 89)  routing T_9_5.sp4_v_t_40 <X> T_9_5.sp4_v_b_8
 (12 10)  (450 90)  (450 90)  routing T_9_5.sp4_v_t_39 <X> T_9_5.sp4_h_l_45
 (11 11)  (449 91)  (449 91)  routing T_9_5.sp4_v_t_39 <X> T_9_5.sp4_h_l_45
 (13 11)  (451 91)  (451 91)  routing T_9_5.sp4_v_t_39 <X> T_9_5.sp4_h_l_45
 (11 12)  (449 92)  (449 92)  routing T_9_5.sp4_v_t_38 <X> T_9_5.sp4_v_b_11
 (13 12)  (451 92)  (451 92)  routing T_9_5.sp4_v_t_38 <X> T_9_5.sp4_v_b_11
 (5 14)  (443 94)  (443 94)  routing T_9_5.sp4_v_t_38 <X> T_9_5.sp4_h_l_44
 (4 15)  (442 95)  (442 95)  routing T_9_5.sp4_v_t_38 <X> T_9_5.sp4_h_l_44
 (6 15)  (444 95)  (444 95)  routing T_9_5.sp4_v_t_38 <X> T_9_5.sp4_h_l_44


LogicTile_10_5

 (4 0)  (496 80)  (496 80)  routing T_10_5.sp4_v_t_41 <X> T_10_5.sp4_v_b_0
 (6 0)  (498 80)  (498 80)  routing T_10_5.sp4_v_t_41 <X> T_10_5.sp4_v_b_0
 (8 14)  (500 94)  (500 94)  routing T_10_5.sp4_v_t_41 <X> T_10_5.sp4_h_l_47
 (9 14)  (501 94)  (501 94)  routing T_10_5.sp4_v_t_41 <X> T_10_5.sp4_h_l_47
 (10 14)  (502 94)  (502 94)  routing T_10_5.sp4_v_t_41 <X> T_10_5.sp4_h_l_47


LogicTile_11_5

 (11 2)  (557 82)  (557 82)  routing T_11_5.sp4_h_l_44 <X> T_11_5.sp4_v_t_39
 (8 8)  (554 88)  (554 88)  routing T_11_5.sp4_h_l_46 <X> T_11_5.sp4_h_r_7
 (10 8)  (556 88)  (556 88)  routing T_11_5.sp4_h_l_46 <X> T_11_5.sp4_h_r_7
 (13 14)  (559 94)  (559 94)  routing T_11_5.sp4_v_b_11 <X> T_11_5.sp4_v_t_46


LogicTile_12_5

 (2 0)  (602 80)  (602 80)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (9 0)  (609 80)  (609 80)  routing T_12_5.sp4_h_l_47 <X> T_12_5.sp4_h_r_1
 (10 0)  (610 80)  (610 80)  routing T_12_5.sp4_h_l_47 <X> T_12_5.sp4_h_r_1
 (9 4)  (609 84)  (609 84)  routing T_12_5.sp4_h_l_36 <X> T_12_5.sp4_h_r_4
 (10 4)  (610 84)  (610 84)  routing T_12_5.sp4_h_l_36 <X> T_12_5.sp4_h_r_4
 (12 4)  (612 84)  (612 84)  routing T_12_5.sp4_h_l_39 <X> T_12_5.sp4_h_r_5
 (13 5)  (613 85)  (613 85)  routing T_12_5.sp4_h_l_39 <X> T_12_5.sp4_h_r_5
 (13 6)  (613 86)  (613 86)  routing T_12_5.sp4_h_r_5 <X> T_12_5.sp4_v_t_40
 (12 7)  (612 87)  (612 87)  routing T_12_5.sp4_h_r_5 <X> T_12_5.sp4_v_t_40
 (6 10)  (606 90)  (606 90)  routing T_12_5.sp4_v_b_3 <X> T_12_5.sp4_v_t_43
 (5 11)  (605 91)  (605 91)  routing T_12_5.sp4_v_b_3 <X> T_12_5.sp4_v_t_43
 (9 11)  (609 91)  (609 91)  routing T_12_5.sp4_v_b_7 <X> T_12_5.sp4_v_t_42


LogicTile_15_5

 (6 2)  (768 82)  (768 82)  routing T_15_5.sp4_h_l_42 <X> T_15_5.sp4_v_t_37
 (10 15)  (772 95)  (772 95)  routing T_15_5.sp4_h_l_40 <X> T_15_5.sp4_v_t_47


LogicTile_16_5

 (8 3)  (824 83)  (824 83)  routing T_16_5.sp4_h_l_36 <X> T_16_5.sp4_v_t_36
 (6 14)  (822 94)  (822 94)  routing T_16_5.sp4_h_l_41 <X> T_16_5.sp4_v_t_44


RAM_Tile_8_4

 (17 0)  (413 64)  (413 64)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (29 0)  (425 64)  (425 64)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g0_1 wire_bram/ram/WDATA_7
 (38 0)  (434 64)  (434 64)  Enable bit of Mux _out_links/OutMux2_0 => wire_bram/ram/RDATA_7 sp4_v_t_21
 (18 1)  (414 65)  (414 65)  routing T_8_4.sp4_r_v_b_34 <X> T_8_4.lc_trk_g0_1
 (22 1)  (418 65)  (418 65)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (1 2)  (397 66)  (397 66)  routing T_8_4.glb_netwk_5 <X> T_8_4.wire_bram/ram/WCLK
 (2 2)  (398 66)  (398 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (14 2)  (410 66)  (410 66)  routing T_8_4.sp4_v_t_1 <X> T_8_4.lc_trk_g0_4
 (27 2)  (423 66)  (423 66)  routing T_8_4.lc_trk_g1_3 <X> T_8_4.wire_bram/ram/WDATA_6
 (29 2)  (425 66)  (425 66)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g1_3 wire_bram/ram/WDATA_6
 (36 2)  (432 66)  (432 66)  Enable bit of Mux _out_links/OutMux8_1 => wire_bram/ram/RDATA_6 sp4_h_r_34
 (0 3)  (396 67)  (396 67)  routing T_8_4.glb_netwk_5 <X> T_8_4.wire_bram/ram/WCLK
 (14 3)  (410 67)  (410 67)  routing T_8_4.sp4_v_t_1 <X> T_8_4.lc_trk_g0_4
 (16 3)  (412 67)  (412 67)  routing T_8_4.sp4_v_t_1 <X> T_8_4.lc_trk_g0_4
 (17 3)  (413 67)  (413 67)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (30 3)  (426 67)  (426 67)  routing T_8_4.lc_trk_g1_3 <X> T_8_4.wire_bram/ram/WDATA_6
 (0 4)  (396 68)  (396 68)  routing T_8_4.lc_trk_g3_3 <X> T_8_4.wire_bram/ram/WCLKE
 (1 4)  (397 68)  (397 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (403 68)  (403 68)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (12 4)  (408 68)  (408 68)  routing T_8_4.sp4_v_b_11 <X> T_8_4.sp4_h_r_5
 (21 4)  (417 68)  (417 68)  routing T_8_4.sp4_h_r_11 <X> T_8_4.lc_trk_g1_3
 (22 4)  (418 68)  (418 68)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (419 68)  (419 68)  routing T_8_4.sp4_h_r_11 <X> T_8_4.lc_trk_g1_3
 (24 4)  (420 68)  (420 68)  routing T_8_4.sp4_h_r_11 <X> T_8_4.lc_trk_g1_3
 (28 4)  (424 68)  (424 68)  routing T_8_4.lc_trk_g2_7 <X> T_8_4.wire_bram/ram/WDATA_5
 (29 4)  (425 68)  (425 68)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_7 wire_bram/ram/WDATA_5
 (30 4)  (426 68)  (426 68)  routing T_8_4.lc_trk_g2_7 <X> T_8_4.wire_bram/ram/WDATA_5
 (0 5)  (396 69)  (396 69)  routing T_8_4.lc_trk_g3_3 <X> T_8_4.wire_bram/ram/WCLKE
 (1 5)  (397 69)  (397 69)  routing T_8_4.lc_trk_g3_3 <X> T_8_4.wire_bram/ram/WCLKE
 (7 5)  (403 69)  (403 69)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (11 5)  (407 69)  (407 69)  routing T_8_4.sp4_v_b_11 <X> T_8_4.sp4_h_r_5
 (13 5)  (409 69)  (409 69)  routing T_8_4.sp4_v_b_11 <X> T_8_4.sp4_h_r_5
 (30 5)  (426 69)  (426 69)  routing T_8_4.lc_trk_g2_7 <X> T_8_4.wire_bram/ram/WDATA_5
 (37 5)  (433 69)  (433 69)  Enable bit of Mux _out_links/OutMux7_2 => wire_bram/ram/RDATA_5 sp4_h_r_20
 (7 6)  (403 70)  (403 70)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_7

 (27 6)  (423 70)  (423 70)  routing T_8_4.lc_trk_g3_1 <X> T_8_4.wire_bram/ram/WDATA_4
 (28 6)  (424 70)  (424 70)  routing T_8_4.lc_trk_g3_1 <X> T_8_4.wire_bram/ram/WDATA_4
 (29 6)  (425 70)  (425 70)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_1 wire_bram/ram/WDATA_4
 (38 6)  (434 70)  (434 70)  Enable bit of Mux _out_links/OutMux2_3 => wire_bram/ram/RDATA_4 sp4_v_b_38
 (7 7)  (403 71)  (403 71)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (22 8)  (418 72)  (418 72)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (419 72)  (419 72)  routing T_8_4.sp4_h_r_27 <X> T_8_4.lc_trk_g2_3
 (24 8)  (420 72)  (420 72)  routing T_8_4.sp4_h_r_27 <X> T_8_4.lc_trk_g2_3
 (27 8)  (423 72)  (423 72)  routing T_8_4.lc_trk_g3_0 <X> T_8_4.wire_bram/ram/WDATA_3
 (28 8)  (424 72)  (424 72)  routing T_8_4.lc_trk_g3_0 <X> T_8_4.wire_bram/ram/WDATA_3
 (29 8)  (425 72)  (425 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (38 8)  (434 72)  (434 72)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (9 9)  (405 73)  (405 73)  routing T_8_4.sp4_v_t_46 <X> T_8_4.sp4_v_b_7
 (10 9)  (406 73)  (406 73)  routing T_8_4.sp4_v_t_46 <X> T_8_4.sp4_v_b_7
 (21 9)  (417 73)  (417 73)  routing T_8_4.sp4_h_r_27 <X> T_8_4.lc_trk_g2_3
 (11 10)  (407 74)  (407 74)  routing T_8_4.sp4_v_b_5 <X> T_8_4.sp4_v_t_45
 (22 10)  (418 74)  (418 74)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (27 10)  (423 74)  (423 74)  routing T_8_4.lc_trk_g3_5 <X> T_8_4.wire_bram/ram/WDATA_2
 (28 10)  (424 74)  (424 74)  routing T_8_4.lc_trk_g3_5 <X> T_8_4.wire_bram/ram/WDATA_2
 (29 10)  (425 74)  (425 74)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_5 wire_bram/ram/WDATA_2
 (30 10)  (426 74)  (426 74)  routing T_8_4.lc_trk_g3_5 <X> T_8_4.wire_bram/ram/WDATA_2
 (37 10)  (433 74)  (433 74)  Enable bit of Mux _out_links/OutMux4_5 => wire_bram/ram/RDATA_2 sp12_h_r_2
 (12 11)  (408 75)  (408 75)  routing T_8_4.sp4_v_b_5 <X> T_8_4.sp4_v_t_45
 (15 12)  (411 76)  (411 76)  routing T_8_4.sp4_h_l_20 <X> T_8_4.lc_trk_g3_1
 (16 12)  (412 76)  (412 76)  routing T_8_4.sp4_h_l_20 <X> T_8_4.lc_trk_g3_1
 (17 12)  (413 76)  (413 76)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_l_20 lc_trk_g3_1
 (18 12)  (414 76)  (414 76)  routing T_8_4.sp4_h_l_20 <X> T_8_4.lc_trk_g3_1
 (21 12)  (417 76)  (417 76)  routing T_8_4.sp4_v_t_22 <X> T_8_4.lc_trk_g3_3
 (22 12)  (418 76)  (418 76)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (419 76)  (419 76)  routing T_8_4.sp4_v_t_22 <X> T_8_4.lc_trk_g3_3
 (28 12)  (424 76)  (424 76)  routing T_8_4.lc_trk_g2_3 <X> T_8_4.wire_bram/ram/WDATA_1
 (29 12)  (425 76)  (425 76)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_3 wire_bram/ram/WDATA_1
 (39 12)  (435 76)  (435 76)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_1 sp4_v_t_33
 (13 13)  (409 77)  (409 77)  routing T_8_4.sp4_v_t_43 <X> T_8_4.sp4_h_r_11
 (15 13)  (411 77)  (411 77)  routing T_8_4.sp4_v_b_40 <X> T_8_4.lc_trk_g3_0
 (16 13)  (412 77)  (412 77)  routing T_8_4.sp4_v_b_40 <X> T_8_4.lc_trk_g3_0
 (17 13)  (413 77)  (413 77)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_40 lc_trk_g3_0
 (21 13)  (417 77)  (417 77)  routing T_8_4.sp4_v_t_22 <X> T_8_4.lc_trk_g3_3
 (30 13)  (426 77)  (426 77)  routing T_8_4.lc_trk_g2_3 <X> T_8_4.wire_bram/ram/WDATA_1
 (1 14)  (397 78)  (397 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (15 14)  (411 78)  (411 78)  routing T_8_4.sp4_h_l_16 <X> T_8_4.lc_trk_g3_5
 (16 14)  (412 78)  (412 78)  routing T_8_4.sp4_h_l_16 <X> T_8_4.lc_trk_g3_5
 (17 14)  (413 78)  (413 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (29 14)  (425 78)  (425 78)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g0_2 wire_bram/ram/WDATA_0
 (1 15)  (397 79)  (397 79)  routing T_8_4.lc_trk_g0_4 <X> T_8_4.wire_bram/ram/WE
 (18 15)  (414 79)  (414 79)  routing T_8_4.sp4_h_l_16 <X> T_8_4.lc_trk_g3_5
 (30 15)  (426 79)  (426 79)  routing T_8_4.lc_trk_g0_2 <X> T_8_4.wire_bram/ram/WDATA_0
 (40 15)  (436 79)  (436 79)  Enable bit of Mux _out_links/OutMux3_7 => wire_bram/ram/RDATA_0 sp12_v_b_14


LogicTile_9_4

 (13 0)  (451 64)  (451 64)  routing T_9_4.sp4_v_t_39 <X> T_9_4.sp4_v_b_2
 (6 8)  (444 72)  (444 72)  routing T_9_4.sp4_v_t_38 <X> T_9_4.sp4_v_b_6
 (13 8)  (451 72)  (451 72)  routing T_9_4.sp4_v_t_45 <X> T_9_4.sp4_v_b_8
 (5 9)  (443 73)  (443 73)  routing T_9_4.sp4_v_t_38 <X> T_9_4.sp4_v_b_6
 (4 12)  (442 76)  (442 76)  routing T_9_4.sp4_v_t_36 <X> T_9_4.sp4_v_b_9
 (6 12)  (444 76)  (444 76)  routing T_9_4.sp4_v_t_36 <X> T_9_4.sp4_v_b_9
 (9 13)  (447 77)  (447 77)  routing T_9_4.sp4_v_t_47 <X> T_9_4.sp4_v_b_10


LogicTile_10_4

 (6 4)  (498 68)  (498 68)  routing T_10_4.sp4_v_t_37 <X> T_10_4.sp4_v_b_3
 (5 5)  (497 69)  (497 69)  routing T_10_4.sp4_v_t_37 <X> T_10_4.sp4_v_b_3
 (5 6)  (497 70)  (497 70)  routing T_10_4.sp4_v_t_44 <X> T_10_4.sp4_h_l_38
 (12 6)  (504 70)  (504 70)  routing T_10_4.sp4_v_t_46 <X> T_10_4.sp4_h_l_40
 (4 7)  (496 71)  (496 71)  routing T_10_4.sp4_v_t_44 <X> T_10_4.sp4_h_l_38
 (6 7)  (498 71)  (498 71)  routing T_10_4.sp4_v_t_44 <X> T_10_4.sp4_h_l_38
 (11 7)  (503 71)  (503 71)  routing T_10_4.sp4_v_t_46 <X> T_10_4.sp4_h_l_40
 (13 7)  (505 71)  (505 71)  routing T_10_4.sp4_v_t_46 <X> T_10_4.sp4_h_l_40
 (4 9)  (496 73)  (496 73)  routing T_10_4.sp4_h_l_47 <X> T_10_4.sp4_h_r_6
 (6 9)  (498 73)  (498 73)  routing T_10_4.sp4_h_l_47 <X> T_10_4.sp4_h_r_6
 (5 14)  (497 78)  (497 78)  routing T_10_4.sp4_v_t_38 <X> T_10_4.sp4_h_l_44
 (4 15)  (496 79)  (496 79)  routing T_10_4.sp4_v_t_38 <X> T_10_4.sp4_h_l_44
 (6 15)  (498 79)  (498 79)  routing T_10_4.sp4_v_t_38 <X> T_10_4.sp4_h_l_44


LogicTile_11_4

 (11 2)  (557 66)  (557 66)  routing T_11_4.sp4_h_l_44 <X> T_11_4.sp4_v_t_39


LogicTile_12_4

 (1 3)  (601 67)  (601 67)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (10 15)  (610 79)  (610 79)  routing T_12_4.sp4_h_l_40 <X> T_12_4.sp4_v_t_47


LogicTile_14_4

 (11 14)  (719 78)  (719 78)  routing T_14_4.sp4_h_l_43 <X> T_14_4.sp4_v_t_46


LogicTile_15_4

 (6 14)  (768 78)  (768 78)  routing T_15_4.sp4_h_l_41 <X> T_15_4.sp4_v_t_44


IO_Tile_33_4

 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (5 4)  (1731 68)  (1731 68)  routing T_33_4.span4_vert_b_5 <X> T_33_4.lc_trk_g0_5
 (7 4)  (1733 68)  (1733 68)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (8 5)  (1734 69)  (1734 69)  routing T_33_4.span4_vert_b_5 <X> T_33_4.lc_trk_g0_5
 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g0_5 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (16 0)  (1 48)  (1 48)  IOB_0 IO Functioning bit
 (17 3)  (0 51)  (0 51)  IOB_0 IO Functioning bit
 (12 4)  (5 52)  (5 52)  routing T_0_3.lc_trk_g1_1 <X> T_0_3.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 52)  (1 52)  IOB_0 IO Functioning bit
 (13 5)  (4 53)  (4 53)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0

 (5 8)  (12 56)  (12 56)  routing T_0_3.span4_horz_41 <X> T_0_3.lc_trk_g1_1
 (6 8)  (11 56)  (11 56)  routing T_0_3.span4_horz_41 <X> T_0_3.lc_trk_g1_1
 (7 8)  (10 56)  (10 56)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_41 lc_trk_g1_1
 (8 8)  (9 56)  (9 56)  routing T_0_3.span4_horz_41 <X> T_0_3.lc_trk_g1_1
 (8 9)  (9 57)  (9 57)  routing T_0_3.span4_horz_41 <X> T_0_3.lc_trk_g1_1


LogicTile_1_3

 (8 6)  (26 54)  (26 54)  routing T_1_3.sp4_v_t_47 <X> T_1_3.sp4_h_l_41
 (9 6)  (27 54)  (27 54)  routing T_1_3.sp4_v_t_47 <X> T_1_3.sp4_h_l_41
 (10 6)  (28 54)  (28 54)  routing T_1_3.sp4_v_t_47 <X> T_1_3.sp4_h_l_41


LogicTile_7_3

 (3 4)  (345 52)  (345 52)  routing T_7_3.sp12_v_t_23 <X> T_7_3.sp12_h_r_0


RAM_Tile_8_3

 (27 0)  (423 48)  (423 48)  routing T_8_3.lc_trk_g3_2 <X> T_8_3.wire_bram/ram/WDATA_15
 (28 0)  (424 48)  (424 48)  routing T_8_3.lc_trk_g3_2 <X> T_8_3.wire_bram/ram/WDATA_15
 (29 0)  (425 48)  (425 48)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g3_2 wire_bram/ram/WDATA_15
 (7 1)  (403 49)  (403 49)  Ram config bit: MEMB_Power_Up_Control

 (30 1)  (426 49)  (426 49)  routing T_8_3.lc_trk_g3_2 <X> T_8_3.wire_bram/ram/WDATA_15
 (40 1)  (436 49)  (436 49)  Enable bit of Mux _out_links/OutMux4_0 => wire_bram/ram/RDATA_15 sp12_v_b_16
 (1 2)  (397 50)  (397 50)  routing T_8_3.glb_netwk_5 <X> T_8_3.wire_bram/ram/RCLK
 (2 2)  (398 50)  (398 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (28 2)  (424 50)  (424 50)  routing T_8_3.lc_trk_g2_4 <X> T_8_3.wire_bram/ram/WDATA_14
 (29 2)  (425 50)  (425 50)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_4 wire_bram/ram/WDATA_14
 (30 2)  (426 50)  (426 50)  routing T_8_3.lc_trk_g2_4 <X> T_8_3.wire_bram/ram/WDATA_14
 (0 3)  (396 51)  (396 51)  routing T_8_3.glb_netwk_5 <X> T_8_3.wire_bram/ram/RCLK
 (36 3)  (432 51)  (432 51)  Enable bit of Mux _out_links/OutMux6_1 => wire_bram/ram/RDATA_14 sp4_h_r_2
 (17 4)  (413 52)  (413 52)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (417 52)  (417 52)  routing T_8_3.sp4_v_b_11 <X> T_8_3.lc_trk_g1_3
 (22 4)  (418 52)  (418 52)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (419 52)  (419 52)  routing T_8_3.sp4_v_b_11 <X> T_8_3.lc_trk_g1_3
 (27 4)  (423 52)  (423 52)  routing T_8_3.lc_trk_g1_4 <X> T_8_3.wire_bram/ram/WDATA_13
 (29 4)  (425 52)  (425 52)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_4 wire_bram/ram/WDATA_13
 (30 4)  (426 52)  (426 52)  routing T_8_3.lc_trk_g1_4 <X> T_8_3.wire_bram/ram/WDATA_13
 (21 5)  (417 53)  (417 53)  routing T_8_3.sp4_v_b_11 <X> T_8_3.lc_trk_g1_3
 (37 5)  (433 53)  (433 53)  Enable bit of Mux _out_links/OutMux7_2 => wire_bram/ram/RDATA_13 sp4_h_l_9
 (27 6)  (423 54)  (423 54)  routing T_8_3.lc_trk_g1_3 <X> T_8_3.wire_bram/ram/WDATA_12
 (29 6)  (425 54)  (425 54)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g1_3 wire_bram/ram/WDATA_12
 (37 6)  (433 54)  (433 54)  Enable bit of Mux _out_links/OutMux5_3 => wire_bram/ram/RDATA_12 sp12_h_r_14
 (14 7)  (410 55)  (410 55)  routing T_8_3.sp4_r_v_b_28 <X> T_8_3.lc_trk_g1_4
 (17 7)  (413 55)  (413 55)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (30 7)  (426 55)  (426 55)  routing T_8_3.lc_trk_g1_3 <X> T_8_3.wire_bram/ram/WDATA_12
 (25 8)  (421 56)  (421 56)  routing T_8_3.sp4_v_t_15 <X> T_8_3.lc_trk_g2_2
 (28 8)  (424 56)  (424 56)  routing T_8_3.lc_trk_g2_5 <X> T_8_3.wire_bram/ram/WDATA_11
 (29 8)  (425 56)  (425 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_11
 (30 8)  (426 56)  (426 56)  routing T_8_3.lc_trk_g2_5 <X> T_8_3.wire_bram/ram/WDATA_11
 (37 8)  (433 56)  (433 56)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (22 9)  (418 57)  (418 57)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_15 lc_trk_g2_2
 (23 9)  (419 57)  (419 57)  routing T_8_3.sp4_v_t_15 <X> T_8_3.lc_trk_g2_2
 (17 10)  (413 58)  (413 58)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (28 10)  (424 58)  (424 58)  routing T_8_3.lc_trk_g2_2 <X> T_8_3.wire_bram/ram/WDATA_10
 (29 10)  (425 58)  (425 58)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_2 wire_bram/ram/WDATA_10
 (41 10)  (437 58)  (437 58)  Enable bit of Mux _out_links/OutMuxb_5 => wire_bram/ram/RDATA_10 sp4_r_v_b_43
 (8 11)  (404 59)  (404 59)  routing T_8_3.sp4_v_b_4 <X> T_8_3.sp4_v_t_42
 (10 11)  (406 59)  (406 59)  routing T_8_3.sp4_v_b_4 <X> T_8_3.sp4_v_t_42
 (14 11)  (410 59)  (410 59)  routing T_8_3.sp4_r_v_b_36 <X> T_8_3.lc_trk_g2_4
 (17 11)  (413 59)  (413 59)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (414 59)  (414 59)  routing T_8_3.sp4_r_v_b_37 <X> T_8_3.lc_trk_g2_5
 (30 11)  (426 59)  (426 59)  routing T_8_3.lc_trk_g2_2 <X> T_8_3.wire_bram/ram/WDATA_10
 (13 12)  (409 60)  (409 60)  routing T_8_3.sp4_v_t_46 <X> T_8_3.sp4_v_b_11
 (27 12)  (423 60)  (423 60)  routing T_8_3.lc_trk_g3_0 <X> T_8_3.wire_bram/ram/WDATA_9
 (28 12)  (424 60)  (424 60)  routing T_8_3.lc_trk_g3_0 <X> T_8_3.wire_bram/ram/WDATA_9
 (29 12)  (425 60)  (425 60)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_0 wire_bram/ram/WDATA_9
 (37 12)  (433 60)  (433 60)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_9 sp12_h_l_3
 (14 13)  (410 61)  (410 61)  routing T_8_3.sp4_r_v_b_40 <X> T_8_3.lc_trk_g3_0
 (17 13)  (413 61)  (413 61)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (418 61)  (418 61)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (419 61)  (419 61)  routing T_8_3.sp4_h_l_15 <X> T_8_3.lc_trk_g3_2
 (24 13)  (420 61)  (420 61)  routing T_8_3.sp4_h_l_15 <X> T_8_3.lc_trk_g3_2
 (25 13)  (421 61)  (421 61)  routing T_8_3.sp4_h_l_15 <X> T_8_3.lc_trk_g3_2
 (0 14)  (396 62)  (396 62)  routing T_8_3.lc_trk_g3_5 <X> T_8_3.wire_bram/ram/RE
 (1 14)  (397 62)  (397 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (412 62)  (412 62)  routing T_8_3.sp4_v_b_29 <X> T_8_3.lc_trk_g3_5
 (17 14)  (413 62)  (413 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 62)  (414 62)  routing T_8_3.sp4_v_b_29 <X> T_8_3.lc_trk_g3_5
 (27 14)  (423 62)  (423 62)  routing T_8_3.lc_trk_g1_1 <X> T_8_3.wire_bram/ram/WDATA_8
 (29 14)  (425 62)  (425 62)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g1_1 wire_bram/ram/WDATA_8
 (37 14)  (433 62)  (433 62)  Enable bit of Mux _out_links/OutMux4_7 => wire_bram/ram/RDATA_8 sp12_h_l_5
 (0 15)  (396 63)  (396 63)  routing T_8_3.lc_trk_g3_5 <X> T_8_3.wire_bram/ram/RE
 (1 15)  (397 63)  (397 63)  routing T_8_3.lc_trk_g3_5 <X> T_8_3.wire_bram/ram/RE


LogicTile_9_3

 (9 1)  (447 49)  (447 49)  routing T_9_3.sp4_v_t_40 <X> T_9_3.sp4_v_b_1
 (10 1)  (448 49)  (448 49)  routing T_9_3.sp4_v_t_40 <X> T_9_3.sp4_v_b_1
 (9 5)  (447 53)  (447 53)  routing T_9_3.sp4_v_t_45 <X> T_9_3.sp4_v_b_4
 (10 5)  (448 53)  (448 53)  routing T_9_3.sp4_v_t_45 <X> T_9_3.sp4_v_b_4
 (4 8)  (442 56)  (442 56)  routing T_9_3.sp4_v_t_47 <X> T_9_3.sp4_v_b_6
 (6 8)  (444 56)  (444 56)  routing T_9_3.sp4_v_t_47 <X> T_9_3.sp4_v_b_6
 (6 12)  (444 60)  (444 60)  routing T_9_3.sp4_v_t_43 <X> T_9_3.sp4_v_b_9
 (5 13)  (443 61)  (443 61)  routing T_9_3.sp4_v_t_43 <X> T_9_3.sp4_v_b_9


LogicTile_10_3

 (12 2)  (504 50)  (504 50)  routing T_10_3.sp4_v_t_39 <X> T_10_3.sp4_h_l_39
 (19 2)  (511 50)  (511 50)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (11 3)  (503 51)  (503 51)  routing T_10_3.sp4_v_t_39 <X> T_10_3.sp4_h_l_39


LogicTile_11_3

 (11 2)  (557 50)  (557 50)  routing T_11_3.sp4_h_l_44 <X> T_11_3.sp4_v_t_39


LogicTile_12_3

 (10 11)  (610 59)  (610 59)  routing T_12_3.sp4_h_l_39 <X> T_12_3.sp4_v_t_42


LogicTile_13_3

 (2 4)  (656 52)  (656 52)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 15)  (657 63)  (657 63)  routing T_13_3.sp12_h_l_22 <X> T_13_3.sp12_v_t_22


LogicTile_16_3

 (8 9)  (824 57)  (824 57)  routing T_16_3.sp4_h_l_42 <X> T_16_3.sp4_v_b_7
 (9 9)  (825 57)  (825 57)  routing T_16_3.sp4_h_l_42 <X> T_16_3.sp4_v_b_7
 (2 12)  (818 60)  (818 60)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_17_3

 (3 15)  (877 63)  (877 63)  routing T_17_3.sp12_h_l_22 <X> T_17_3.sp12_v_t_22


LogicTile_18_3

 (2 12)  (930 60)  (930 60)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_19_3

 (12 15)  (994 63)  (994 63)  routing T_19_3.sp4_h_l_46 <X> T_19_3.sp4_v_t_46


LogicTile_21_3

 (12 15)  (1102 63)  (1102 63)  routing T_21_3.sp4_h_l_46 <X> T_21_3.sp4_v_t_46


RAM_Tile_8_2

 (17 0)  (413 32)  (413 32)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (29 0)  (425 32)  (425 32)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g0_7 wire_bram/ram/WDATA_7
 (30 0)  (426 32)  (426 32)  routing T_8_2.lc_trk_g0_7 <X> T_8_2.wire_bram/ram/WDATA_7
 (39 0)  (435 32)  (435 32)  Enable bit of Mux _out_links/OutMux3_0 => wire_bram/ram/RDATA_7 sp12_v_b_0
 (18 1)  (414 33)  (414 33)  routing T_8_2.sp4_r_v_b_34 <X> T_8_2.lc_trk_g0_1
 (22 1)  (418 33)  (418 33)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (30 1)  (426 33)  (426 33)  routing T_8_2.lc_trk_g0_7 <X> T_8_2.wire_bram/ram/WDATA_7
 (1 2)  (397 34)  (397 34)  routing T_8_2.glb_netwk_5 <X> T_8_2.wire_bram/ram/WCLK
 (2 2)  (398 34)  (398 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (22 2)  (418 34)  (418 34)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (419 34)  (419 34)  routing T_8_2.sp4_h_r_7 <X> T_8_2.lc_trk_g0_7
 (24 2)  (420 34)  (420 34)  routing T_8_2.sp4_h_r_7 <X> T_8_2.lc_trk_g0_7
 (27 2)  (423 34)  (423 34)  routing T_8_2.lc_trk_g3_1 <X> T_8_2.wire_bram/ram/WDATA_6
 (28 2)  (424 34)  (424 34)  routing T_8_2.lc_trk_g3_1 <X> T_8_2.wire_bram/ram/WDATA_6
 (29 2)  (425 34)  (425 34)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_1 wire_bram/ram/WDATA_6
 (36 2)  (432 34)  (432 34)  Enable bit of Mux _out_links/OutMux8_1 => wire_bram/ram/RDATA_6 sp4_h_r_34
 (0 3)  (396 35)  (396 35)  routing T_8_2.glb_netwk_5 <X> T_8_2.wire_bram/ram/WCLK
 (21 3)  (417 35)  (417 35)  routing T_8_2.sp4_h_r_7 <X> T_8_2.lc_trk_g0_7
 (0 4)  (396 36)  (396 36)  routing T_8_2.lc_trk_g3_3 <X> T_8_2.wire_bram/ram/WCLKE
 (1 4)  (397 36)  (397 36)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (29 4)  (425 36)  (425 36)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_1 wire_bram/ram/WDATA_5
 (0 5)  (396 37)  (396 37)  routing T_8_2.lc_trk_g3_3 <X> T_8_2.wire_bram/ram/WCLKE
 (1 5)  (397 37)  (397 37)  routing T_8_2.lc_trk_g3_3 <X> T_8_2.wire_bram/ram/WCLKE
 (7 5)  (403 37)  (403 37)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (8 5)  (404 37)  (404 37)  routing T_8_2.sp4_v_t_36 <X> T_8_2.sp4_v_b_4
 (10 5)  (406 37)  (406 37)  routing T_8_2.sp4_v_t_36 <X> T_8_2.sp4_v_b_4
 (40 5)  (436 37)  (436 37)  Enable bit of Mux _out_links/OutMux4_2 => wire_bram/ram/RDATA_5 sp12_v_t_19
 (3 6)  (399 38)  (399 38)  routing T_8_2.sp12_v_b_0 <X> T_8_2.sp12_v_t_23
 (14 6)  (410 38)  (410 38)  routing T_8_2.sp4_v_b_4 <X> T_8_2.lc_trk_g1_4
 (28 6)  (424 38)  (424 38)  routing T_8_2.lc_trk_g2_0 <X> T_8_2.wire_bram/ram/WDATA_4
 (29 6)  (425 38)  (425 38)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_0 wire_bram/ram/WDATA_4
 (37 6)  (433 38)  (433 38)  Enable bit of Mux _out_links/OutMux5_3 => wire_bram/ram/RDATA_4 sp12_h_l_13
 (7 7)  (403 39)  (403 39)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_6

 (16 7)  (412 39)  (412 39)  routing T_8_2.sp4_v_b_4 <X> T_8_2.lc_trk_g1_4
 (17 7)  (413 39)  (413 39)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (28 8)  (424 40)  (424 40)  routing T_8_2.lc_trk_g2_7 <X> T_8_2.wire_bram/ram/WDATA_3
 (29 8)  (425 40)  (425 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (426 40)  (426 40)  routing T_8_2.lc_trk_g2_7 <X> T_8_2.wire_bram/ram/WDATA_3
 (14 9)  (410 41)  (410 41)  routing T_8_2.sp4_r_v_b_32 <X> T_8_2.lc_trk_g2_0
 (17 9)  (413 41)  (413 41)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (30 9)  (426 41)  (426 41)  routing T_8_2.lc_trk_g2_7 <X> T_8_2.wire_bram/ram/WDATA_3
 (36 9)  (432 41)  (432 41)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_3 sp4_h_r_8
 (14 10)  (410 42)  (410 42)  routing T_8_2.sp4_v_t_25 <X> T_8_2.lc_trk_g2_4
 (21 10)  (417 42)  (417 42)  routing T_8_2.sp4_v_t_18 <X> T_8_2.lc_trk_g2_7
 (22 10)  (418 42)  (418 42)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (419 42)  (419 42)  routing T_8_2.sp4_v_t_18 <X> T_8_2.lc_trk_g2_7
 (29 10)  (425 42)  (425 42)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_2 wire_bram/ram/WDATA_2
 (39 10)  (435 42)  (435 42)  Enable bit of Mux _out_links/OutMux2_5 => wire_bram/ram/RDATA_2 sp4_v_t_31
 (14 11)  (410 43)  (410 43)  routing T_8_2.sp4_v_t_25 <X> T_8_2.lc_trk_g2_4
 (16 11)  (412 43)  (412 43)  routing T_8_2.sp4_v_t_25 <X> T_8_2.lc_trk_g2_4
 (17 11)  (413 43)  (413 43)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (30 11)  (426 43)  (426 43)  routing T_8_2.lc_trk_g0_2 <X> T_8_2.wire_bram/ram/WDATA_2
 (15 12)  (411 44)  (411 44)  routing T_8_2.sp4_h_r_25 <X> T_8_2.lc_trk_g3_1
 (16 12)  (412 44)  (412 44)  routing T_8_2.sp4_h_r_25 <X> T_8_2.lc_trk_g3_1
 (17 12)  (413 44)  (413 44)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (417 44)  (417 44)  routing T_8_2.rgt_op_3 <X> T_8_2.lc_trk_g3_3
 (22 12)  (418 44)  (418 44)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (420 44)  (420 44)  routing T_8_2.rgt_op_3 <X> T_8_2.lc_trk_g3_3
 (27 12)  (423 44)  (423 44)  routing T_8_2.lc_trk_g1_4 <X> T_8_2.wire_bram/ram/WDATA_1
 (29 12)  (425 44)  (425 44)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_4 wire_bram/ram/WDATA_1
 (30 12)  (426 44)  (426 44)  routing T_8_2.lc_trk_g1_4 <X> T_8_2.wire_bram/ram/WDATA_1
 (18 13)  (414 45)  (414 45)  routing T_8_2.sp4_h_r_25 <X> T_8_2.lc_trk_g3_1
 (38 13)  (434 45)  (434 45)  Enable bit of Mux _out_links/OutMux5_6 => wire_bram/ram/RDATA_1 sp12_h_r_20
 (0 14)  (396 46)  (396 46)  routing T_8_2.lc_trk_g2_4 <X> T_8_2.wire_bram/ram/WE
 (1 14)  (397 46)  (397 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (13 14)  (409 46)  (409 46)  routing T_8_2.sp4_h_r_11 <X> T_8_2.sp4_v_t_46
 (17 14)  (413 46)  (413 46)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (423 46)  (423 46)  routing T_8_2.lc_trk_g3_5 <X> T_8_2.wire_bram/ram/WDATA_0
 (28 14)  (424 46)  (424 46)  routing T_8_2.lc_trk_g3_5 <X> T_8_2.wire_bram/ram/WDATA_0
 (29 14)  (425 46)  (425 46)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_5 wire_bram/ram/WDATA_0
 (30 14)  (426 46)  (426 46)  routing T_8_2.lc_trk_g3_5 <X> T_8_2.wire_bram/ram/WDATA_0
 (37 14)  (433 46)  (433 46)  Enable bit of Mux _out_links/OutMux4_7 => wire_bram/ram/RDATA_0 sp12_h_l_5
 (1 15)  (397 47)  (397 47)  routing T_8_2.lc_trk_g2_4 <X> T_8_2.wire_bram/ram/WE
 (12 15)  (408 47)  (408 47)  routing T_8_2.sp4_h_r_11 <X> T_8_2.sp4_v_t_46
 (18 15)  (414 47)  (414 47)  routing T_8_2.sp4_r_v_b_45 <X> T_8_2.lc_trk_g3_5


LogicTile_9_2

 (22 1)  (460 33)  (460 33)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (22 4)  (460 36)  (460 36)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (459 37)  (459 37)  routing T_9_2.sp4_r_v_b_27 <X> T_9_2.lc_trk_g1_3
 (29 6)  (467 38)  (467 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 38)  (470 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 38)  (472 38)  routing T_9_2.lc_trk_g1_3 <X> T_9_2.wire_logic_cluster/lc_3/in_3
 (37 6)  (475 38)  (475 38)  LC_3 Logic Functioning bit
 (39 6)  (477 38)  (477 38)  LC_3 Logic Functioning bit
 (46 6)  (484 38)  (484 38)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (28 7)  (466 39)  (466 39)  routing T_9_2.lc_trk_g2_1 <X> T_9_2.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 39)  (467 39)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 39)  (468 39)  routing T_9_2.lc_trk_g0_2 <X> T_9_2.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 39)  (469 39)  routing T_9_2.lc_trk_g1_3 <X> T_9_2.wire_logic_cluster/lc_3/in_3
 (17 8)  (455 40)  (455 40)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (8 11)  (446 43)  (446 43)  routing T_9_2.sp4_v_b_4 <X> T_9_2.sp4_v_t_42
 (10 11)  (448 43)  (448 43)  routing T_9_2.sp4_v_b_4 <X> T_9_2.sp4_v_t_42


LogicTile_10_2

 (8 2)  (500 34)  (500 34)  routing T_10_2.sp4_v_t_42 <X> T_10_2.sp4_h_l_36
 (9 2)  (501 34)  (501 34)  routing T_10_2.sp4_v_t_42 <X> T_10_2.sp4_h_l_36
 (10 2)  (502 34)  (502 34)  routing T_10_2.sp4_v_t_42 <X> T_10_2.sp4_h_l_36
 (3 7)  (495 39)  (495 39)  routing T_10_2.sp12_h_l_23 <X> T_10_2.sp12_v_t_23
 (6 12)  (498 44)  (498 44)  routing T_10_2.sp4_v_t_43 <X> T_10_2.sp4_v_b_9
 (5 13)  (497 45)  (497 45)  routing T_10_2.sp4_v_t_43 <X> T_10_2.sp4_v_b_9
 (8 15)  (500 47)  (500 47)  routing T_10_2.sp4_h_l_47 <X> T_10_2.sp4_v_t_47


LogicTile_12_2

 (8 10)  (608 42)  (608 42)  routing T_12_2.sp4_v_t_36 <X> T_12_2.sp4_h_l_42
 (9 10)  (609 42)  (609 42)  routing T_12_2.sp4_v_t_36 <X> T_12_2.sp4_h_l_42
 (10 10)  (610 42)  (610 42)  routing T_12_2.sp4_v_t_36 <X> T_12_2.sp4_h_l_42
 (12 11)  (612 43)  (612 43)  routing T_12_2.sp4_h_l_45 <X> T_12_2.sp4_v_t_45


LogicTile_13_2

 (3 15)  (657 47)  (657 47)  routing T_13_2.sp12_h_l_22 <X> T_13_2.sp12_v_t_22


LogicTile_14_2

 (2 10)  (710 42)  (710 42)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_17_2

 (12 11)  (886 43)  (886 43)  routing T_17_2.sp4_h_l_45 <X> T_17_2.sp4_v_t_45


RAM_Tile_8_1

 (27 0)  (423 16)  (423 16)  routing T_8_1.lc_trk_g3_4 <X> T_8_1.wire_bram/ram/WDATA_15
 (28 0)  (424 16)  (424 16)  routing T_8_1.lc_trk_g3_4 <X> T_8_1.wire_bram/ram/WDATA_15
 (29 0)  (425 16)  (425 16)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g3_4 wire_bram/ram/WDATA_15
 (30 0)  (426 16)  (426 16)  routing T_8_1.lc_trk_g3_4 <X> T_8_1.wire_bram/ram/WDATA_15
 (40 0)  (436 16)  (436 16)  Enable bit of Mux _out_links/OutMuxa_0 => wire_bram/ram/RDATA_15 sp4_r_v_b_17
 (7 1)  (403 17)  (403 17)  Ram config bit: MEMB_Power_Up_Control

 (22 1)  (418 17)  (418 17)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (421 17)  (421 17)  routing T_8_1.sp4_r_v_b_33 <X> T_8_1.lc_trk_g0_2
 (1 2)  (397 18)  (397 18)  routing T_8_1.glb_netwk_5 <X> T_8_1.wire_bram/ram/RCLK
 (2 2)  (398 18)  (398 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (14 2)  (410 18)  (410 18)  routing T_8_1.sp4_v_b_4 <X> T_8_1.lc_trk_g0_4
 (29 2)  (425 18)  (425 18)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g0_6 wire_bram/ram/WDATA_14
 (30 2)  (426 18)  (426 18)  routing T_8_1.lc_trk_g0_6 <X> T_8_1.wire_bram/ram/WDATA_14
 (0 3)  (396 19)  (396 19)  routing T_8_1.glb_netwk_5 <X> T_8_1.wire_bram/ram/RCLK
 (16 3)  (412 19)  (412 19)  routing T_8_1.sp4_v_b_4 <X> T_8_1.lc_trk_g0_4
 (17 3)  (413 19)  (413 19)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (22 3)  (418 19)  (418 19)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (421 19)  (421 19)  routing T_8_1.sp4_r_v_b_30 <X> T_8_1.lc_trk_g0_6
 (30 3)  (426 19)  (426 19)  routing T_8_1.lc_trk_g0_6 <X> T_8_1.wire_bram/ram/WDATA_14
 (36 3)  (432 19)  (432 19)  Enable bit of Mux _out_links/OutMux6_1 => wire_bram/ram/RDATA_14 sp4_h_r_2
 (27 4)  (423 20)  (423 20)  routing T_8_1.lc_trk_g1_6 <X> T_8_1.wire_bram/ram/WDATA_13
 (29 4)  (425 20)  (425 20)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_6 wire_bram/ram/WDATA_13
 (30 4)  (426 20)  (426 20)  routing T_8_1.lc_trk_g1_6 <X> T_8_1.wire_bram/ram/WDATA_13
 (37 4)  (433 20)  (433 20)  Enable bit of Mux _out_links/OutMux5_2 => wire_bram/ram/RDATA_13 sp12_h_r_12
 (8 5)  (404 21)  (404 21)  routing T_8_1.sp4_v_t_36 <X> T_8_1.sp4_v_b_4
 (10 5)  (406 21)  (406 21)  routing T_8_1.sp4_v_t_36 <X> T_8_1.sp4_v_b_4
 (22 5)  (418 21)  (418 21)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (30 5)  (426 21)  (426 21)  routing T_8_1.lc_trk_g1_6 <X> T_8_1.wire_bram/ram/WDATA_13
 (29 6)  (425 22)  (425 22)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g0_2 wire_bram/ram/WDATA_12
 (14 7)  (410 23)  (410 23)  routing T_8_1.sp4_r_v_b_28 <X> T_8_1.lc_trk_g1_4
 (17 7)  (413 23)  (413 23)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (418 23)  (418 23)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (30 7)  (426 23)  (426 23)  routing T_8_1.lc_trk_g0_2 <X> T_8_1.wire_bram/ram/WDATA_12
 (37 7)  (433 23)  (433 23)  Enable bit of Mux _out_links/OutMux7_3 => wire_bram/ram/RDATA_12 sp4_h_l_11
 (27 8)  (423 24)  (423 24)  routing T_8_1.lc_trk_g1_4 <X> T_8_1.wire_bram/ram/WDATA_11
 (29 8)  (425 24)  (425 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (426 24)  (426 24)  routing T_8_1.lc_trk_g1_4 <X> T_8_1.wire_bram/ram/WDATA_11
 (39 8)  (435 24)  (435 24)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (27 10)  (423 26)  (423 26)  routing T_8_1.lc_trk_g3_3 <X> T_8_1.wire_bram/ram/WDATA_10
 (28 10)  (424 26)  (424 26)  routing T_8_1.lc_trk_g3_3 <X> T_8_1.wire_bram/ram/WDATA_10
 (29 10)  (425 26)  (425 26)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_3 wire_bram/ram/WDATA_10
 (22 11)  (418 27)  (418 27)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_19 lc_trk_g2_6
 (23 11)  (419 27)  (419 27)  routing T_8_1.sp4_h_l_19 <X> T_8_1.lc_trk_g2_6
 (24 11)  (420 27)  (420 27)  routing T_8_1.sp4_h_l_19 <X> T_8_1.lc_trk_g2_6
 (25 11)  (421 27)  (421 27)  routing T_8_1.sp4_h_l_19 <X> T_8_1.lc_trk_g2_6
 (30 11)  (426 27)  (426 27)  routing T_8_1.lc_trk_g3_3 <X> T_8_1.wire_bram/ram/WDATA_10
 (36 11)  (432 27)  (432 27)  Enable bit of Mux _out_links/OutMux6_5 => wire_bram/ram/RDATA_10 sp4_h_r_10
 (22 12)  (418 28)  (418 28)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (423 28)  (423 28)  routing T_8_1.lc_trk_g1_2 <X> T_8_1.wire_bram/ram/WDATA_9
 (29 12)  (425 28)  (425 28)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_2 wire_bram/ram/WDATA_9
 (38 12)  (434 28)  (434 28)  Enable bit of Mux _out_links/OutMux1_6 => wire_bram/ram/RDATA_9 sp4_v_b_28
 (21 13)  (417 29)  (417 29)  routing T_8_1.sp4_r_v_b_43 <X> T_8_1.lc_trk_g3_3
 (30 13)  (426 29)  (426 29)  routing T_8_1.lc_trk_g1_2 <X> T_8_1.wire_bram/ram/WDATA_9
 (1 14)  (397 30)  (397 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (28 14)  (424 30)  (424 30)  routing T_8_1.lc_trk_g2_6 <X> T_8_1.wire_bram/ram/WDATA_8
 (29 14)  (425 30)  (425 30)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_6 wire_bram/ram/WDATA_8
 (30 14)  (426 30)  (426 30)  routing T_8_1.lc_trk_g2_6 <X> T_8_1.wire_bram/ram/WDATA_8
 (39 14)  (435 30)  (435 30)  Enable bit of Mux _out_links/OutMux2_7 => wire_bram/ram/RDATA_8 sp4_v_b_46
 (1 15)  (397 31)  (397 31)  routing T_8_1.lc_trk_g0_4 <X> T_8_1.wire_bram/ram/RE
 (14 15)  (410 31)  (410 31)  routing T_8_1.sp4_r_v_b_44 <X> T_8_1.lc_trk_g3_4
 (17 15)  (413 31)  (413 31)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (30 15)  (426 31)  (426 31)  routing T_8_1.lc_trk_g2_6 <X> T_8_1.wire_bram/ram/WDATA_8


LogicTile_9_1

 (11 0)  (449 16)  (449 16)  routing T_9_1.sp4_v_t_46 <X> T_9_1.sp4_v_b_2
 (12 1)  (450 17)  (450 17)  routing T_9_1.sp4_v_t_46 <X> T_9_1.sp4_v_b_2
 (6 8)  (444 24)  (444 24)  routing T_9_1.sp4_v_t_38 <X> T_9_1.sp4_v_b_6
 (5 9)  (443 25)  (443 25)  routing T_9_1.sp4_v_t_38 <X> T_9_1.sp4_v_b_6


LogicTile_10_1

 (5 10)  (497 26)  (497 26)  routing T_10_1.sp4_v_t_37 <X> T_10_1.sp4_h_l_43
 (4 11)  (496 27)  (496 27)  routing T_10_1.sp4_v_t_37 <X> T_10_1.sp4_h_l_43
 (6 11)  (498 27)  (498 27)  routing T_10_1.sp4_v_t_37 <X> T_10_1.sp4_h_l_43


LogicTile_11_1

 (12 15)  (558 31)  (558 31)  routing T_11_1.sp4_h_l_46 <X> T_11_1.sp4_v_t_46


LogicTile_12_1

 (6 6)  (606 22)  (606 22)  routing T_12_1.sp4_h_l_47 <X> T_12_1.sp4_v_t_38
 (10 11)  (610 27)  (610 27)  routing T_12_1.sp4_h_l_39 <X> T_12_1.sp4_v_t_42


LogicTile_14_1

 (3 7)  (711 23)  (711 23)  routing T_14_1.sp12_h_l_23 <X> T_14_1.sp12_v_t_23


LogicTile_17_1

 (3 4)  (877 20)  (877 20)  routing T_17_1.sp12_v_t_23 <X> T_17_1.sp12_h_r_0


LogicTile_27_1

 (2 12)  (1404 28)  (1404 28)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_30_1

 (8 8)  (1572 24)  (1572 24)  routing T_30_1.sp4_h_l_46 <X> T_30_1.sp4_h_r_7
 (10 8)  (1574 24)  (1574 24)  routing T_30_1.sp4_h_l_46 <X> T_30_1.sp4_h_r_7


IO_Tile_33_1

 (12 2)  (1738 18)  (1738 18)  routing T_33_1.span4_horz_31 <X> T_33_1.span4_vert_t_13


IO_Tile_3_0

 (16 0)  (130 15)  (130 15)  IOB_0 IO Functioning bit
 (17 3)  (131 13)  (131 13)  IOB_0 IO Functioning bit
 (16 4)  (130 11)  (130 11)  IOB_0 IO Functioning bit
 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_16_0

 (6 2)  (834 12)  (834 12)  routing T_16_0.span12_vert_11 <X> T_16_0.lc_trk_g0_3
 (7 2)  (835 12)  (835 12)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_11 lc_trk_g0_3
 (13 3)  (851 13)  (851 13)  routing T_16_0.span4_vert_31 <X> T_16_0.span4_horz_r_1
 (14 4)  (852 11)  (852 11)  routing T_16_0.lc_trk_g0_3 <X> T_16_0.wire_gbuf/in
 (15 4)  (853 11)  (853 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in


IO_Tile_17_0

 (5 4)  (891 11)  (891 11)  routing T_17_0.span4_horz_r_5 <X> T_17_0.lc_trk_g0_5
 (7 4)  (893 11)  (893 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (15 4)  (911 11)  (911 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (8 5)  (894 10)  (894 10)  routing T_17_0.span4_horz_r_5 <X> T_17_0.lc_trk_g0_5
 (15 5)  (911 10)  (911 10)  routing T_17_0.lc_trk_g0_5 <X> T_17_0.wire_gbuf/in

