// Seed: 980998476
module module_0 (
    output tri0  id_0,
    output uwire id_1
);
  assign id_0 = 1'b0;
  assign module_1.id_6 = 0;
  logic id_3 = id_3 + id_3;
  assign id_3 = id_3;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1#(
        .id_11(-1 - 1),
        .id_12(1)
    ),
    output tri0 id_2,
    input tri id_3,
    output supply0 id_4,
    output tri id_5,
    output supply1 id_6,
    output wire id_7,
    input supply1 id_8,
    input wire id_9
);
  wire [1 : 1] id_13;
  module_0 modCall_1 (
      id_0,
      id_5
  );
  assign {id_1, ~-1, -1, 1, id_3, 1} = -1;
endmodule
