#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Mar 31 12:47:31 2022
# Process ID: 14908
# Current directory: C:/Xilinx/Vivado/Projects/FinalProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25784 C:\Xilinx\Vivado\Projects\FinalProject\FinalProject.xpr
# Log file: C:/Xilinx/Vivado/Projects/FinalProject/vivado.log
# Journal file: C:/Xilinx/Vivado/Projects/FinalProject\vivado.jou
# Running On: DESKTOP-NKGLEPF, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 12674 MB
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/J/Desktop/System-on-a-chip-Design/Assignments/A5/FinalProject' since last save.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/../AppData/Roaming/Xilinx/Vivado/2021.2/xhub/board_store/xilinx_board_store', nor could it be found using path 'C:/Users/J/AppData/Roaming/Xilinx/Vivado/2021.2/xhub/board_store/xilinx_board_store'.
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.gen/sources_1', nor could it be found using path 'C:/Users/J/Desktop/System-on-a-chip-Design/Assignments/A5/FinalProject/FinalProject.gen/sources_1'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.ip_user_files', nor could it be found using path 'C:/Users/J/Desktop/System-on-a-chip-Design/Assignments/A5/FinalProject/FinalProject.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/J/Desktop/System-on-a-chip-Design/Assignments/A5/FinalProject/FinalProject.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/utils_1/imports/synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/J/Desktop/System-on-a-chip-Design/Assignments/A5/FinalProject/FinalProject.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/utils_1/imports/impl_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1566.711 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 31 14:56:36 2022...
