// Seed: 264471462
module module_0 (
    id_1,
    id_2,
    module_0
);
  input wire id_3;
  inout wire id_2;
  assign module_1._id_0 = 0;
  inout wire id_1;
  always @(1 <= -1'd0) begin : LABEL_0
    $signed(93);
    ;
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd28
) (
    input tri0  _id_0,
    input wor   id_1,
    input uwire id_2,
    input uwire id_3,
    input wire  id_4
    , id_7,
    input wand  id_5
);
  wire id_8 = id_5;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8
  );
  wire [id_0  +  (  1  ) : 1] id_9;
endmodule
