/* 80024954 00021894  94 21 FF E0 */ stwu r1, -0x20(r1)
/* 80024958 00021898  7C 08 02 A6 */ mflr r0
/* 8002495C 0002189C  90 01 00 24 */ stw r0, 0x24(r1)
/* 80024960 000218A0  39 61 00 20 */ addi r11, r1, 0x20
/* 80024964 000218A4  48 33 D8 75 */ bl _savegpr_28
/* 80024968 000218A8  7C 7D 1B 78 */ mr r29, r3
/* 8002496C 000218AC  3C 60 80 40 */ lis r3, g_dComIfG_gameInfo@ha
/* 80024970 000218B0  38 63 61 C0 */ addi r3, r3, g_dComIfG_gameInfo@l
/* 80024974 000218B4  3F C3 00 02 */ addis r30, r3, 2
/* 80024978 000218B8  3C 60 80 38 */ lis r3, lbl_80378A50@ha
/* 8002497C 000218BC  3B E3 8A 50 */ addi r31, r3, lbl_80378A50@l
/* 80024980 000218C0  3B DE C2 F8 */ addi r30, r30, -15624
/* 80024984 000218C4  48 00 00 8C */ b lbl_80024A10
lbl_80024988:
/* 80024988 000218C8  7F A3 EB 78 */ mr r3, r29
/* 8002498C 000218CC  4B FF FF B5 */ bl getArcBank__20dStage_roomControl_cFi
/* 80024990 000218D0  7C 7C 1B 78 */ mr r28, r3
/* 80024994 000218D4  38 9F 00 9F */ addi r4, r31, 0x9f
/* 80024998 000218D8  48 34 3F FD */ bl strcmp
/* 8002499C 000218DC  2C 03 00 00 */ cmpwi r3, 0
/* 800249A0 000218E0  41 82 00 6C */ beq lbl_80024A0C
/* 800249A4 000218E4  7F 83 E3 78 */ mr r3, r28
/* 800249A8 000218E8  7F C4 F3 78 */ mr r4, r30
/* 800249AC 000218EC  38 A0 00 80 */ li r5, 0x80
/* 800249B0 000218F0  48 01 77 B1 */ bl syncRes__14dRes_control_cFPCcP11dRes_info_ci
/* 800249B4 000218F4  2C 03 00 00 */ cmpwi r3, 0
/* 800249B8 000218F8  40 80 00 24 */ bge lbl_800249DC
/* 800249BC 000218FC  3C 60 80 38 */ lis r3, lbl_80378A50@ha
/* 800249C0 00021900  38 63 8A 50 */ addi r3, r3, lbl_80378A50@l
/* 800249C4 00021904  38 63 00 A0 */ addi r3, r3, 0xa0
/* 800249C8 00021908  7F A4 EB 78 */ mr r4, r29
/* 800249CC 0002190C  7F 85 E3 78 */ mr r5, r28
/* 800249D0 00021910  4C C6 31 82 */ crclr 6
/* 800249D4 00021914  4B FE 22 39 */ bl OSReport_Error
/* 800249D8 00021918  48 00 00 34 */ b lbl_80024A0C
lbl_800249DC:
/* 800249DC 0002191C  40 81 00 0C */ ble lbl_800249E8
/* 800249E0 00021920  38 60 00 00 */ li r3, 0
/* 800249E4 00021924  48 00 00 38 */ b lbl_80024A1C
lbl_800249E8:
/* 800249E8 00021928  7F 83 E3 78 */ mr r3, r28
/* 800249EC 0002192C  7F C4 F3 78 */ mr r4, r30
/* 800249F0 00021930  38 A0 00 80 */ li r5, 0x80
/* 800249F4 00021934  48 01 77 A1 */ bl deleteRes__14dRes_control_cFPCcP11dRes_info_ci
/* 800249F8 00021938  7F A3 EB 78 */ mr r3, r29
/* 800249FC 0002193C  3C 80 80 38 */ lis r4, lbl_80378A50@ha
/* 80024A00 00021940  38 84 8A 50 */ addi r4, r4, lbl_80378A50@l
/* 80024A04 00021944  38 84 00 9F */ addi r4, r4, 0x9f
/* 80024A08 00021948  4B FF FF 05 */ bl setArcBank__20dStage_roomControl_cFiPCc
lbl_80024A0C:
/* 80024A0C 0002194C  3B BD 00 01 */ addi r29, r29, 1
lbl_80024A10:
/* 80024A10 00021950  2C 1D 00 20 */ cmpwi r29, 0x20
/* 80024A14 00021954  41 80 FF 74 */ blt lbl_80024988
/* 80024A18 00021958  38 60 00 01 */ li r3, 1
lbl_80024A1C:
/* 80024A1C 0002195C  39 61 00 20 */ addi r11, r1, 0x20
/* 80024A20 00021960  48 33 D8 05 */ bl _restgpr_28
/* 80024A24 00021964  80 01 00 24 */ lwz r0, 0x24(r1)
/* 80024A28 00021968  7C 08 03 A6 */ mtlr r0
/* 80024A2C 0002196C  38 21 00 20 */ addi r1, r1, 0x20
/* 80024A30 00021970  4E 80 00 20 */ blr
