Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 12 02:29:27 2019
| Host         : DESKTOP-K15AUSG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: audio_capture/sclk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk_voice_mod/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.684        0.000                      0                   49        0.280        0.000                      0                   49        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.684        0.000                      0                   49        0.280        0.000                      0                   49        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 audio_capture/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_capture/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.188ns (27.705%)  route 3.100ns (72.295%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.624     5.145    audio_capture/clk_in_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  audio_capture/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  audio_capture/count2_reg[2]/Q
                         net (fo=10, routed)          1.284     6.885    audio_capture/count2_reg[2]
    SLICE_X63Y91         LUT3 (Prop_lut3_I0_O)        0.152     7.037 r  audio_capture/sclk_i_22/O
                         net (fo=1, routed)           0.812     7.849    audio_capture/sclk_i_22_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.332     8.181 r  audio_capture/sclk_i_14/O
                         net (fo=1, routed)           0.722     8.903    audio_capture/sclk_i_14_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I1_O)        0.124     9.027 r  audio_capture/sclk_i_5/O
                         net (fo=1, routed)           0.282     9.309    audio_capture/sclk_i_5_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I3_O)        0.124     9.433 r  audio_capture/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.433    audio_capture/sclk_i_1_n_0
    SLICE_X63Y91         FDRE                                         r  audio_capture/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.508    14.849    audio_capture/clk_in_IBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  audio_capture/sclk_reg/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X63Y91         FDRE (Setup_fdre_C_D)        0.031    15.117    audio_capture/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 clk_voice_mod/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_voice_mod/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.932ns (30.075%)  route 2.167ns (69.925%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.626     5.147    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  clk_voice_mod/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  clk_voice_mod/cnt_reg[1]/Q
                         net (fo=2, routed)           0.941     6.544    clk_voice_mod/cnt[1]
    SLICE_X63Y94         LUT4 (Prop_lut4_I0_O)        0.150     6.694 f  clk_voice_mod/cnt[11]_i_5/O
                         net (fo=1, routed)           0.299     6.992    clk_voice_mod/cnt[11]_i_5_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I5_O)        0.326     7.318 r  clk_voice_mod/cnt[11]_i_3/O
                         net (fo=12, routed)          0.927     8.246    clk_voice_mod/clk_out
    SLICE_X62Y96         FDRE                                         r  clk_voice_mod/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.509    14.850    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y96         FDRE                                         r  clk_voice_mod/cnt_reg[10]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y96         FDRE (Setup_fdre_C_R)       -0.429    14.658    clk_voice_mod/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.246    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 clk_voice_mod/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_voice_mod/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.932ns (30.075%)  route 2.167ns (69.925%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.626     5.147    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  clk_voice_mod/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  clk_voice_mod/cnt_reg[1]/Q
                         net (fo=2, routed)           0.941     6.544    clk_voice_mod/cnt[1]
    SLICE_X63Y94         LUT4 (Prop_lut4_I0_O)        0.150     6.694 f  clk_voice_mod/cnt[11]_i_5/O
                         net (fo=1, routed)           0.299     6.992    clk_voice_mod/cnt[11]_i_5_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I5_O)        0.326     7.318 r  clk_voice_mod/cnt[11]_i_3/O
                         net (fo=12, routed)          0.927     8.246    clk_voice_mod/clk_out
    SLICE_X62Y96         FDRE                                         r  clk_voice_mod/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.509    14.850    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y96         FDRE                                         r  clk_voice_mod/cnt_reg[11]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y96         FDRE (Setup_fdre_C_R)       -0.429    14.658    clk_voice_mod/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.246    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 clk_voice_mod/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_voice_mod/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.932ns (30.075%)  route 2.167ns (69.925%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.626     5.147    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  clk_voice_mod/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  clk_voice_mod/cnt_reg[1]/Q
                         net (fo=2, routed)           0.941     6.544    clk_voice_mod/cnt[1]
    SLICE_X63Y94         LUT4 (Prop_lut4_I0_O)        0.150     6.694 f  clk_voice_mod/cnt[11]_i_5/O
                         net (fo=1, routed)           0.299     6.992    clk_voice_mod/cnt[11]_i_5_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I5_O)        0.326     7.318 r  clk_voice_mod/cnt[11]_i_3/O
                         net (fo=12, routed)          0.927     8.246    clk_voice_mod/clk_out
    SLICE_X62Y96         FDRE                                         r  clk_voice_mod/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.509    14.850    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y96         FDRE                                         r  clk_voice_mod/cnt_reg[9]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y96         FDRE (Setup_fdre_C_R)       -0.429    14.658    clk_voice_mod/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.246    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.576ns  (required time - arrival time)
  Source:                 clk_voice_mod/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_voice_mod/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.704ns (23.988%)  route 2.231ns (76.012%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.626     5.147    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  clk_voice_mod/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  clk_voice_mod/cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     6.415    clk_voice_mod/cnt[8]
    SLICE_X63Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.539 f  clk_voice_mod/cnt[11]_i_4/O
                         net (fo=1, routed)           0.633     7.172    clk_voice_mod/cnt[11]_i_4_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.296 r  clk_voice_mod/cnt[11]_i_3/O
                         net (fo=12, routed)          0.785     8.082    clk_voice_mod/clk_out
    SLICE_X62Y94         FDRE                                         r  clk_voice_mod/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.509    14.850    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  clk_voice_mod/cnt_reg[1]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y94         FDRE (Setup_fdre_C_R)       -0.429    14.658    clk_voice_mod/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.082    
  -------------------------------------------------------------------
                         slack                                  6.576    

Slack (MET) :             6.576ns  (required time - arrival time)
  Source:                 clk_voice_mod/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_voice_mod/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.704ns (23.988%)  route 2.231ns (76.012%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.626     5.147    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  clk_voice_mod/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  clk_voice_mod/cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     6.415    clk_voice_mod/cnt[8]
    SLICE_X63Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.539 f  clk_voice_mod/cnt[11]_i_4/O
                         net (fo=1, routed)           0.633     7.172    clk_voice_mod/cnt[11]_i_4_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.296 r  clk_voice_mod/cnt[11]_i_3/O
                         net (fo=12, routed)          0.785     8.082    clk_voice_mod/clk_out
    SLICE_X62Y94         FDRE                                         r  clk_voice_mod/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.509    14.850    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  clk_voice_mod/cnt_reg[2]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y94         FDRE (Setup_fdre_C_R)       -0.429    14.658    clk_voice_mod/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.082    
  -------------------------------------------------------------------
                         slack                                  6.576    

Slack (MET) :             6.576ns  (required time - arrival time)
  Source:                 clk_voice_mod/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_voice_mod/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.704ns (23.988%)  route 2.231ns (76.012%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.626     5.147    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  clk_voice_mod/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  clk_voice_mod/cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     6.415    clk_voice_mod/cnt[8]
    SLICE_X63Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.539 f  clk_voice_mod/cnt[11]_i_4/O
                         net (fo=1, routed)           0.633     7.172    clk_voice_mod/cnt[11]_i_4_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.296 r  clk_voice_mod/cnt[11]_i_3/O
                         net (fo=12, routed)          0.785     8.082    clk_voice_mod/clk_out
    SLICE_X62Y94         FDRE                                         r  clk_voice_mod/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.509    14.850    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  clk_voice_mod/cnt_reg[3]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y94         FDRE (Setup_fdre_C_R)       -0.429    14.658    clk_voice_mod/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.082    
  -------------------------------------------------------------------
                         slack                                  6.576    

Slack (MET) :             6.576ns  (required time - arrival time)
  Source:                 clk_voice_mod/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_voice_mod/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.704ns (23.988%)  route 2.231ns (76.012%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.626     5.147    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  clk_voice_mod/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  clk_voice_mod/cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     6.415    clk_voice_mod/cnt[8]
    SLICE_X63Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.539 f  clk_voice_mod/cnt[11]_i_4/O
                         net (fo=1, routed)           0.633     7.172    clk_voice_mod/cnt[11]_i_4_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.296 r  clk_voice_mod/cnt[11]_i_3/O
                         net (fo=12, routed)          0.785     8.082    clk_voice_mod/clk_out
    SLICE_X62Y94         FDRE                                         r  clk_voice_mod/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.509    14.850    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  clk_voice_mod/cnt_reg[4]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y94         FDRE (Setup_fdre_C_R)       -0.429    14.658    clk_voice_mod/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.082    
  -------------------------------------------------------------------
                         slack                                  6.576    

Slack (MET) :             6.796ns  (required time - arrival time)
  Source:                 clk_voice_mod/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_voice_mod/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.932ns (34.330%)  route 1.783ns (65.670%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.626     5.147    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  clk_voice_mod/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  clk_voice_mod/cnt_reg[1]/Q
                         net (fo=2, routed)           0.941     6.544    clk_voice_mod/cnt[1]
    SLICE_X63Y94         LUT4 (Prop_lut4_I0_O)        0.150     6.694 f  clk_voice_mod/cnt[11]_i_5/O
                         net (fo=1, routed)           0.299     6.992    clk_voice_mod/cnt[11]_i_5_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I5_O)        0.326     7.318 r  clk_voice_mod/cnt[11]_i_3/O
                         net (fo=12, routed)          0.543     7.862    clk_voice_mod/clk_out
    SLICE_X62Y95         FDRE                                         r  clk_voice_mod/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.509    14.850    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  clk_voice_mod/cnt_reg[5]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y95         FDRE (Setup_fdre_C_R)       -0.429    14.658    clk_voice_mod/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -7.862    
  -------------------------------------------------------------------
                         slack                                  6.796    

Slack (MET) :             6.796ns  (required time - arrival time)
  Source:                 clk_voice_mod/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_voice_mod/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.932ns (34.330%)  route 1.783ns (65.670%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.626     5.147    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  clk_voice_mod/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  clk_voice_mod/cnt_reg[1]/Q
                         net (fo=2, routed)           0.941     6.544    clk_voice_mod/cnt[1]
    SLICE_X63Y94         LUT4 (Prop_lut4_I0_O)        0.150     6.694 f  clk_voice_mod/cnt[11]_i_5/O
                         net (fo=1, routed)           0.299     6.992    clk_voice_mod/cnt[11]_i_5_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I5_O)        0.326     7.318 r  clk_voice_mod/cnt[11]_i_3/O
                         net (fo=12, routed)          0.543     7.862    clk_voice_mod/clk_out
    SLICE_X62Y95         FDRE                                         r  clk_voice_mod/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.509    14.850    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  clk_voice_mod/cnt_reg[6]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y95         FDRE (Setup_fdre_C_R)       -0.429    14.658    clk_voice_mod/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -7.862    
  -------------------------------------------------------------------
                         slack                                  6.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_voice_mod/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_voice_mod/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.476    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y96         FDRE                                         r  clk_voice_mod/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_voice_mod/cnt_reg[11]/Q
                         net (fo=2, routed)           0.133     1.750    clk_voice_mod/cnt[11]
    SLICE_X62Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.861 r  clk_voice_mod/cnt_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.861    clk_voice_mod/data0[11]
    SLICE_X62Y96         FDRE                                         r  clk_voice_mod/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.863     1.991    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y96         FDRE                                         r  clk_voice_mod/cnt_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y96         FDRE (Hold_fdre_C_D)         0.105     1.581    clk_voice_mod/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_voice_mod/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_voice_mod/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.476    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  clk_voice_mod/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_voice_mod/cnt_reg[3]/Q
                         net (fo=2, routed)           0.133     1.750    clk_voice_mod/cnt[3]
    SLICE_X62Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.861 r  clk_voice_mod/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    clk_voice_mod/data0[3]
    SLICE_X62Y94         FDRE                                         r  clk_voice_mod/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.863     1.991    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  clk_voice_mod/cnt_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y94         FDRE (Hold_fdre_C_D)         0.105     1.581    clk_voice_mod/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_voice_mod/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_voice_mod/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.476    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  clk_voice_mod/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_voice_mod/cnt_reg[7]/Q
                         net (fo=2, routed)           0.133     1.750    clk_voice_mod/cnt[7]
    SLICE_X62Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.861 r  clk_voice_mod/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    clk_voice_mod/data0[7]
    SLICE_X62Y95         FDRE                                         r  clk_voice_mod/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.863     1.991    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  clk_voice_mod/cnt_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.105     1.581    clk_voice_mod/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 audio_capture/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_capture/count2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.350%)  route 0.146ns (36.650%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.475    audio_capture/clk_in_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  audio_capture/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  audio_capture/count2_reg[2]/Q
                         net (fo=10, routed)          0.146     1.762    audio_capture/count2_reg[2]
    SLICE_X62Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.873 r  audio_capture/count2_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    audio_capture/count2_reg[0]_i_1_n_5
    SLICE_X62Y90         FDRE                                         r  audio_capture/count2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.862     1.990    audio_capture/clk_in_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  audio_capture/count2_reg[2]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X62Y90         FDRE (Hold_fdre_C_D)         0.105     1.580    audio_capture/count2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 clk_voice_mod/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_voice_mod/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.288ns (68.221%)  route 0.134ns (31.779%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.476    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X63Y94         FDRE                                         r  clk_voice_mod/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_voice_mod/cnt_reg[0]/Q
                         net (fo=3, routed)           0.134     1.751    clk_voice_mod/cnt[0]
    SLICE_X62Y94         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.898 r  clk_voice_mod/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    clk_voice_mod/data0[1]
    SLICE_X62Y94         FDRE                                         r  clk_voice_mod/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.863     1.991    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  clk_voice_mod/cnt_reg[1]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X62Y94         FDRE (Hold_fdre_C_D)         0.105     1.594    clk_voice_mod/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_voice_mod/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_voice_mod/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.476    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  clk_voice_mod/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_voice_mod/cnt_reg[3]/Q
                         net (fo=2, routed)           0.133     1.750    clk_voice_mod/cnt[3]
    SLICE_X62Y94         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.894 r  clk_voice_mod/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    clk_voice_mod/data0[4]
    SLICE_X62Y94         FDRE                                         r  clk_voice_mod/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.863     1.991    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  clk_voice_mod/cnt_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y94         FDRE (Hold_fdre_C_D)         0.105     1.581    clk_voice_mod/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_voice_mod/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_voice_mod/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.476    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  clk_voice_mod/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_voice_mod/cnt_reg[7]/Q
                         net (fo=2, routed)           0.133     1.750    clk_voice_mod/cnt[7]
    SLICE_X62Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.894 r  clk_voice_mod/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    clk_voice_mod/data0[8]
    SLICE_X62Y95         FDRE                                         r  clk_voice_mod/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.863     1.991    clk_voice_mod/clk_in_IBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  clk_voice_mod/cnt_reg[8]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.105     1.581    clk_voice_mod/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 audio_capture/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_capture/count2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.252ns (59.893%)  route 0.169ns (40.107%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.475    audio_capture/clk_in_IBUF_BUFG
    SLICE_X62Y92         FDRE                                         r  audio_capture/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  audio_capture/count2_reg[10]/Q
                         net (fo=9, routed)           0.169     1.785    audio_capture/count2_reg[10]
    SLICE_X62Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  audio_capture/count2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    audio_capture/count2_reg[8]_i_1_n_5
    SLICE_X62Y92         FDRE                                         r  audio_capture/count2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.862     1.990    audio_capture/clk_in_IBUF_BUFG
    SLICE_X62Y92         FDRE                                         r  audio_capture/count2_reg[10]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X62Y92         FDRE (Hold_fdre_C_D)         0.105     1.580    audio_capture/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 audio_capture/count2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_capture/count2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.252ns (59.707%)  route 0.170ns (40.293%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.475    audio_capture/clk_in_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  audio_capture/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  audio_capture/count2_reg[6]/Q
                         net (fo=9, routed)           0.170     1.786    audio_capture/count2_reg[6]
    SLICE_X62Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.897 r  audio_capture/count2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.897    audio_capture/count2_reg[4]_i_1_n_5
    SLICE_X62Y91         FDRE                                         r  audio_capture/count2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.862     1.990    audio_capture/clk_in_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  audio_capture/count2_reg[6]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X62Y91         FDRE (Hold_fdre_C_D)         0.105     1.580    audio_capture/count2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 audio_capture/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_capture/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.285ns (66.158%)  route 0.146ns (33.842%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.475    audio_capture/clk_in_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  audio_capture/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  audio_capture/count2_reg[2]/Q
                         net (fo=10, routed)          0.146     1.762    audio_capture/count2_reg[2]
    SLICE_X62Y90         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.906 r  audio_capture/count2_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    audio_capture/count2_reg[0]_i_1_n_4
    SLICE_X62Y90         FDRE                                         r  audio_capture/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.862     1.990    audio_capture/clk_in_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  audio_capture/count2_reg[3]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X62Y90         FDRE (Hold_fdre_C_D)         0.105     1.580    audio_capture/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y90   audio_capture/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y92   audio_capture/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y92   audio_capture/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y90   audio_capture/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y90   audio_capture/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y90   audio_capture/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y91   audio_capture/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y91   audio_capture/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y91   audio_capture/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90   audio_capture/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90   audio_capture/count2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90   audio_capture/count2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90   audio_capture/count2_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90   audio_capture/count2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92   audio_capture/count2_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92   audio_capture/count2_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90   audio_capture/count2_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90   audio_capture/count2_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90   audio_capture/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92   audio_capture/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92   audio_capture/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   audio_capture/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   audio_capture/count2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   audio_capture/count2_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   audio_capture/count2_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92   audio_capture/count2_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92   audio_capture/count2_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y91   audio_capture/sclk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y93   clk_voice_mod/clk_out_reg/C



