Jasper Apps 2024.06p002 64 bits 2024.09.02 16:28:38 UTC

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /users/rompel/jasper_executions/safety/jgprojects/vga_2/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out license "jasper_fao".
INFO: reading configuration file "/users/rompel/.config/cadence/jasper.conf".
% analyze -sv09 ../vga_2.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence2425/JASPER/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../vga_2.sv'
% elaborate -bbox_mul 1000000 -bbox_div 1000000 -bbox_mod 1000000 -bbox_a 1000000
[INFO (HIER-8002)] ../vga_2.sv(64): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../vga_2.sv(1): compiling module 'VGA'
[WARN (VERI-1209)] ../vga_2.sv(33): expression size 32 truncated to fit in target size 8
[WARN (VERI-1209)] ../vga_2.sv(37): expression size 32 truncated to fit in target size 6
[INFO (VERI-8005)] ../vga_2.sv(17): Unintentional sequential element inferred for h_cnt read before write using blocking assignment
[INFO (VERI-8005)] ../vga_2.sv(18): Unintentional sequential element inferred for v_cnt read before write using blocking assignment
[INFO (VERI-8005)] ../vga_2.sv(19): Unintentional sequential element inferred for h_sync read before write using blocking assignment
[INFO (VERI-8005)] ../vga_2.sv(20): Unintentional sequential element inferred for v_sync read before write using blocking assignment
[INFO (VERI-8005)] ../vga_2.sv(1): Unintentional sequential element inferred for disp_ena read before write using blocking assignment
[INFO (VERI-8005)] ../vga_2.sv(1): Unintentional sequential element inferred for col read before write using blocking assignment
[INFO (VERI-8005)] ../vga_2.sv(1): Unintentional sequential element inferred for row read before write using blocking assignment
INFO (ISW003): Top module name is "VGA".
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
VGA
[<embedded>] % reset rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
[<embedded>] % clock clk
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 29 of 31 design flops, 0 of 0 design latches, 3 of 3 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
0: Using multistage preprocessing
0: Starting reduce
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
0: Finished reduce in 0s
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.00 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1143@vlsi-ria85(local) jg_1021_vlsi-ria85_1
0.0.N: Proofgrid shell started at 1142@vlsi-ria85(local) jg_1021_vlsi-ria85_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Last scan. Per property time limit: 0s
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "VGA.p1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Proofgrid shell started at 1187@vlsi-ria85(local) jg_1021_vlsi-ria85_1
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Proofgrid shell started at 1188@vlsi-ria85(local) jg_1021_vlsi-ria85_1
0.0.Oh: Proofgrid shell started at 1186@vlsi-ria85(local) jg_1021_vlsi-ria85_1
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "VGA.p1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Ht: Proofgrid shell started at 1185@vlsi-ria85(local) jg_1021_vlsi-ria85_1
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: Reached length limit (2147483647) [0.00 s]
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Last scan. Per property time limit: 0s
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.Oh: Exited with Success (@ 0.05 s)
0.0.Oh: Completed, Restart ignored.
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  1	[0.06 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  1	[0.20 s]
0.0.N: Trace Attempt  2	[0.20 s]
0.0.N: Trace Attempt  3	[0.20 s]
0.0.N: Trace Attempt  4	[0.21 s]
0.0.N: Trace Attempt  5	[0.21 s]
0.0.AM: Trace Attempt  1	[0.34 s]
0.0.AM: Trace Attempt  2	[0.34 s]
0.0.AM: Trace Attempt  3	[0.34 s]
0.0.AM: Trace Attempt  4	[0.34 s]
0.0.AM: Trace Attempt  5	[0.34 s]
0.0.N: Trace Attempt  1	[1.07 s]
0.0.N: Trace Attempt  2	[1.07 s]
0.0.N: Trace Attempt  3	[1.07 s]
0.0.N: Trace Attempt  4	[1.07 s]
0.0.N: Trace Attempt  5	[1.07 s]
0.0.Hp: Trace Attempt 417	[4.01 s]
0.0.B: Trace Attempt 1884	[4.00 s]
0.0.Ht: Trace Attempt 1934	[4.00 s]
0.0.AM: Trace Attempt 106	[4.54 s]
0.0.AM: Trace Attempt  1	[4.72 s]
0.0.AM: Trace Attempt  2	[4.72 s]
0.0.AM: Trace Attempt  3	[4.72 s]
0.0.AM: Trace Attempt  4	[4.72 s]
0.0.AM: Trace Attempt  5	[4.72 s]
0.0.N: Trace Attempt 223	[5.13 s]
0.0.AM: Trace Attempt  1	[5.31 s]
0.0.AM: Trace Attempt  2	[5.31 s]
0.0.AM: Trace Attempt  3	[5.31 s]
0.0.AM: Trace Attempt  4	[5.32 s]
0.0.AM: Trace Attempt  5	[5.32 s]
0.0.Hp: Trace Attempt 587	[8.01 s]
0.0.B: Trace Attempt 2632	[8.01 s]
0.0.Ht: Trace Attempt 2586	[8.00 s]
0.0.N: Trace Attempt  1	[8.36 s]
0.0.N: Trace Attempt  2	[8.36 s]
0.0.N: Trace Attempt  3	[8.36 s]
0.0.N: Trace Attempt  4	[8.36 s]
0.0.N: Trace Attempt  5	[8.36 s]
0.0.AM: Trace Attempt 232	[9.32 s]
0.0.AM: Trace Attempt  1	[9.68 s]
0.0.AM: Trace Attempt  2	[9.68 s]
0.0.AM: Trace Attempt  3	[9.68 s]
0.0.AM: Trace Attempt  4	[9.68 s]
0.0.AM: Trace Attempt  5	[9.69 s]
0.0.Hp: Trace Attempt 682	[12.02 s]
0.0.B: Trace Attempt 3211	[12.01 s]
0.0.Ht: Trace Attempt 3116	[12.01 s]
0.0.N: Trace Attempt 239	[12.70 s]
0.0.N: Trace Attempt  1	[13.10 s]
0.0.N: Trace Attempt  2	[13.10 s]
0.0.N: Trace Attempt  3	[13.10 s]
0.0.N: Trace Attempt  4	[13.10 s]
0.0.N: Trace Attempt  5	[13.10 s]
0.0.AM: Trace Attempt 240	[13.70 s]
0.0.Hp: Trace Attempt 841	[16.04 s]
0.0.B: Trace Attempt 3706	[16.02 s]
0.0.Ht: Trace Attempt 3575	[16.01 s]
0.0.N: Trace Attempt 253	[17.14 s]
0.0.N: Trace Attempt  1	[17.14 s]
0.0.N: Trace Attempt  2	[17.15 s]
0.0.N: Trace Attempt  3	[17.15 s]
0.0.N: Trace Attempt  4	[17.15 s]
0.0.N: Trace Attempt  5	[17.15 s]
0.0.AM: Trace Attempt 331	[17.72 s]
0.0.B: Trace Attempt 4135	[20.02 s]
0.0.Ht: Trace Attempt 3986	[20.02 s]
0.0.Hp: Trace Attempt 968	[21.08 s]
0.0.N: Trace Attempt 239	[21.54 s]
0.0.AM: Trace Attempt 424	[21.76 s]
0.0.N: Trace Attempt  1	[22.04 s]
0.0.N: Trace Attempt  2	[22.04 s]
0.0.N: Trace Attempt  3	[22.04 s]
0.0.N: Trace Attempt  4	[22.04 s]
0.0.N: Trace Attempt  5	[22.04 s]
0.0.B: Trace Attempt 4528	[24.03 s]
0.0.Ht: Trace Attempt 4357	[24.03 s]
0.0.Hp: Trace Attempt 1048	[25.11 s]
0.0.AM: Trace Attempt 453	[25.82 s]
0.0.N: Trace Attempt 239	[26.40 s]
0.0.N: Trace Attempt  1	[26.86 s]
0.0.N: Trace Attempt  2	[26.86 s]
0.0.N: Trace Attempt  3	[26.86 s]
0.0.N: Trace Attempt  4	[26.86 s]
0.0.N: Trace Attempt  5	[26.86 s]
0.0.B: Trace Attempt 4881	[28.03 s]
0.0.Ht: Trace Attempt 4693	[28.04 s]
0.0.Hp: Trace Attempt 1149	[29.13 s]
0.0.AM: Trace Attempt 371	[29.84 s]
0.0.N: Trace Attempt 256	[31.05 s]
0.0.N: Trace Attempt  1	[31.53 s]
0.0.N: Trace Attempt  2	[31.53 s]
0.0.N: Trace Attempt  3	[31.53 s]
0.0.N: Trace Attempt  4	[31.53 s]
0.0.N: Trace Attempt  5	[31.53 s]
0.0.B: Trace Attempt 5186	[32.03 s]
0.0.Ht: Trace Attempt 4980	[32.04 s]
0.0.Hp: Trace Attempt 1236	[33.13 s]
0.0.N: Trace Attempt 242	[35.54 s]
0.0.B: Trace Attempt 5479	[36.03 s]
0.0.Ht: Trace Attempt 5262	[36.05 s]
0.0.Hp: Trace Attempt 1319	[37.15 s]
0.0.N: Trace Attempt 352	[39.58 s]
0.0.B: Trace Attempt 5745	[40.04 s]
0.0.Ht: Trace Attempt 5523	[40.07 s]
0.0.Hp: Trace Attempt 1394	[41.18 s]
0.0.AM: Trace Attempt 530	[41.48 s]
0.0.AM: Trace Attempt  1	[43.45 s]
0.0.AM: Trace Attempt  2	[43.45 s]
0.0.AM: Trace Attempt  3	[43.45 s]
0.0.AM: Trace Attempt  4	[43.45 s]
0.0.AM: Trace Attempt  5	[43.45 s]
0.0.N: Trace Attempt 412	[43.61 s]
0.0.B: Trace Attempt 5995	[44.05 s]
0.0.Ht: Trace Attempt 5770	[44.07 s]
0.0.Hp: Trace Attempt 1466	[45.23 s]
0.0.AM: Trace Attempt 266	[47.49 s]
0.0.N: Trace Attempt 433	[47.69 s]
0.0.B: Trace Attempt 6267	[48.06 s]
0.0.Ht: Trace Attempt 6034	[48.09 s]
0.0.Hp: Trace Attempt 1539	[49.26 s]
0.0.AM: Trace Attempt 349	[51.49 s]
0.0.N: Trace Attempt 451	[51.83 s]
0.0.B: Trace Attempt 6523	[52.07 s]
0.0.Ht: Trace Attempt 6288	[52.09 s]
0.0.Hp: Trace Attempt 1608	[53.31 s]
0.0.AM: Trace Attempt 445	[55.55 s]
0.0.B: Trace Attempt 6771	[56.08 s]
0.0.Ht: Trace Attempt 6537	[56.11 s]
0.0.N: Trace Attempt 465	[56.73 s]
0.0.Hp: Trace Attempt 1675	[57.33 s]
0.0.AM: Trace Attempt 486	[59.68 s]
0.0.B: Trace Attempt 7008	[60.09 s]
0.0.Ht: Trace Attempt 6748	[60.12 s]
0.0.N: Trace Attempt 478	[60.77 s]
0.0.Hp: Trace Attempt 1740	[61.34 s]
0.0.AM: Trace Attempt 528	[63.69 s]
0.0.B: Trace Attempt 7229	[64.10 s]
0.0.Ht: Trace Attempt 6935	[64.12 s]
0.0.N: Trace Attempt  1	[64.42 s]
0.0.N: Trace Attempt  2	[64.42 s]
0.0.N: Trace Attempt  3	[64.42 s]
0.0.N: Trace Attempt  4	[64.42 s]
0.0.N: Trace Attempt  5	[64.42 s]
0.0.Hp: Trace Attempt 1801	[65.38 s]
0.0.AM: Trace Attempt 577	[67.76 s]
0.0.B: Trace Attempt 7409	[68.12 s]
0.0.Ht: Trace Attempt 7131	[68.13 s]
0.0.N: Trace Attempt 256	[68.48 s]
0.0.Hp: Trace Attempt 1862	[69.39 s]
0.0.AM: Trace Attempt 623	[71.95 s]
0.0.B: Trace Attempt 7483	[72.16 s]
0.0.Ht: Trace Attempt 7319	[72.14 s]
0.0.N: Trace Attempt 357	[72.50 s]
0.0.Hp: Trace Attempt 1922	[73.42 s]
0.0.AM: Trace Attempt 688	[75.95 s]
0.0.B: Trace Attempt 7541	[76.16 s]
0.0.Ht: Trace Attempt 7429	[76.16 s]
0.0.N: Trace Attempt 476	[76.51 s]
0.0.Hp: Trace Attempt 1981	[77.47 s]
0.0.AM: Trace Attempt 737	[80.00 s]
0.0.B: Trace Attempt 7603	[80.20 s]
0.0.Ht: Trace Attempt 7495	[80.23 s]
0.0.N: Trace Attempt 497	[80.69 s]
0.0.Hp: Trace Attempt 2038	[81.50 s]
0.0.AM: Trace Attempt 805	[84.05 s]
0.0.B: Trace Attempt 7653	[84.21 s]
0.0.N: Trace Attempt 505	[85.03 s]
0.0.N: Trace Attempt  1	[85.05 s]
0.0.N: Trace Attempt  2	[85.05 s]
0.0.N: Trace Attempt  3	[85.05 s]
0.0.N: Trace Attempt  4	[85.05 s]
0.0.N: Trace Attempt  5	[85.05 s]
0.0.Hp: Trace Attempt 2091	[85.52 s]
0.0.B: Trace Attempt 7711	[88.25 s]
0.0.AM: Trace Attempt 835	[88.38 s]
0.0.N: Trace Attempt 264	[89.05 s]
0.0.Hp: Trace Attempt 2145	[89.57 s]
0.0.B: Trace Attempt 7772	[92.31 s]
0.0.N: Trace Attempt 390	[93.09 s]
0.0.Hp: Trace Attempt 2198	[93.59 s]
0.0.Ht: Trace Attempt 7527	[94.10 s]
0.0.AM: Trace Attempt 842	[95.27 s]
0.0.B: Trace Attempt 7830	[96.35 s]
0.0.N: Trace Attempt 447	[97.11 s]
0.0.Hp: Trace Attempt 2247	[97.62 s]
0.0.Ht: Trace Attempt 7781	[98.11 s]
0.0.AM: Trace Attempt 856	[99.41 s]
0.0.B: Trace Attempt 7885	[100.37 s]
0.0.N: Trace Attempt 481	[101.32 s]
0.0.Hp: Trace Attempt 2297	[101.63 s]
0.0.Ht: Trace Attempt 8003	[102.13 s]
0.0.N: Trace Attempt  1	[103.28 s]
0.0.N: Trace Attempt  2	[103.28 s]
0.0.N: Trace Attempt  3	[103.28 s]
0.0.N: Trace Attempt  4	[103.29 s]
0.0.N: Trace Attempt  5	[103.29 s]
0.0.AM: Trace Attempt 868	[104.01 s]
0.0.B: Trace Attempt 7931	[104.40 s]
0.0.Hp: Trace Attempt 2345	[105.69 s]
0.0.Ht: Trace Attempt 8080	[106.13 s]
0.0.N: Trace Attempt 256	[107.35 s]
0.0.AM: Trace Attempt 877	[108.39 s]
0.0.B: Trace Attempt 7987	[108.44 s]
0.0.Hp: Trace Attempt 2392	[109.73 s]
0.0.Ht: Trace Attempt 8281	[110.13 s]
0.0.N: Trace Attempt 357	[111.41 s]
0.0.B: Trace Attempt 8043	[112.49 s]
0.0.AM: Trace Attempt 884	[112.53 s]
0.0.Ht: Trace Attempt 8448	[114.13 s]
0.0.N: Trace Attempt 477	[115.48 s]
0.0.B: Trace Attempt 8094	[116.49 s]
0.0.AM: Trace Attempt 889	[116.83 s]
0.0.Ht: Trace Attempt 8695	[118.13 s]
0.0.N: Trace Attempt 497	[119.56 s]
0.0.Hp: Trace Attempt 2394	[120.23 s]
0.0.B: Trace Attempt 8153	[120.53 s]
0.0.AM: Trace Attempt 893	[121.06 s]
0.0.Ht: Trace Attempt 8874	[122.15 s]
0.0.N: Trace Attempt  1	[123.11 s]
0.0.N: Trace Attempt  2	[123.11 s]
0.0.N: Trace Attempt  3	[123.11 s]
0.0.N: Trace Attempt  4	[123.11 s]
0.0.N: Trace Attempt  5	[123.11 s]
0.0.Hp: Trace Attempt 2452	[124.30 s]
0.0.B: Trace Attempt 8202	[124.57 s]
0.0.AM: Trace Attempt 903	[125.48 s]
0.0.Ht: Trace Attempt 9086	[126.16 s]
0.0.N: Trace Attempt 263	[127.13 s]
0.0.Hp: Trace Attempt 2510	[128.31 s]
0.0.B: Trace Attempt 8247	[128.58 s]
0.0.Ht: Trace Attempt 9281	[130.16 s]
0.0.AM: Trace Attempt 913	[130.66 s]
0.0.N: Trace Attempt 388	[131.16 s]
0.0.Hp: Trace Attempt 2566	[132.32 s]
0.0.B: Trace Attempt 8291	[132.61 s]
0.0.Ht: Trace Attempt 9425	[134.18 s]
0.0.AM: Trace Attempt 921	[134.81 s]
0.0.N: Trace Attempt 446	[135.24 s]
0.0.Hp: Trace Attempt 2619	[136.34 s]
0.0.B: Trace Attempt 8338	[136.62 s]
0.0.Ht: Trace Attempt 9594	[138.18 s]
0.0.AM: Trace Attempt 924	[139.12 s]
0.0.N: Trace Attempt 481	[139.40 s]
0.0.Hp: Trace Attempt 2671	[140.34 s]
0.0.B: Trace Attempt 8392	[140.65 s]
0.0.N: Trace Attempt  1	[141.07 s]
0.0.N: Trace Attempt  2	[141.07 s]
0.0.N: Trace Attempt  3	[141.07 s]
0.0.N: Trace Attempt  4	[141.08 s]
0.0.N: Trace Attempt  5	[141.08 s]
0.0.Ht: Trace Attempt 9753	[142.20 s]
0.0.AM: Trace Attempt 929	[143.84 s]
0.0.Hp: Trace Attempt 2722	[144.39 s]
0.0.B: Trace Attempt 8447	[144.70 s]
0.0.N: Trace Attempt 256	[145.10 s]
0.0.Ht: Trace Attempt 9808	[146.47 s]
0.0.AM: Trace Attempt 936	[148.22 s]
0.0.Hp: Trace Attempt 2773	[148.43 s]
0.0.B: Trace Attempt 8491	[148.73 s]
0.0.N: Trace Attempt 357	[149.13 s]
0.0.Ht: Trace Attempt 10029	[150.48 s]
0.0.B: Trace Attempt 8535	[152.76 s]
0.0.N: Trace Attempt 474	[153.13 s]
0.0.AM: Trace Attempt 943	[153.41 s]
0.0.Hp: Trace Attempt 2793	[154.44 s]
0.0.Ht: Trace Attempt 10190	[154.49 s]
0.0.B: Trace Attempt 8575	[156.86 s]
0.0.N: Trace Attempt 496	[157.15 s]
0.0.AM: Trace Attempt 948	[158.21 s]
0.0.Hp: Trace Attempt 2823	[158.53 s]
0.0.Ht: Trace Attempt 10391	[158.50 s]
0.0.B: Trace Attempt 8626	[160.92 s]
0.0.N: Trace Attempt 509	[162.51 s]
0.0.N: Trace Attempt  1	[162.53 s]
0.0.N: Trace Attempt  2	[162.53 s]
0.0.N: Trace Attempt  3	[162.53 s]
0.0.N: Trace Attempt  4	[162.53 s]
0.0.N: Trace Attempt  5	[162.53 s]
0.0.Ht: Trace Attempt 10547	[162.53 s]
0.0.Hp: Trace Attempt 2852	[162.65 s]
0.0.AM: Trace Attempt 952	[163.06 s]
0.0.B: Trace Attempt 8679	[164.93 s]
0.0.N: Trace Attempt 256	[166.55 s]
0.0.Ht: Trace Attempt 10718	[166.53 s]
0.0.Hp: Trace Attempt 2882	[166.69 s]
0.0.AM: Trace Attempt 961	[167.46 s]
0.0.B: Trace Attempt 8723	[168.96 s]
0.0.Ht: Trace Attempt 10891	[170.54 s]
0.0.N: Trace Attempt 357	[170.61 s]
0.0.Hp: Trace Attempt 2913	[170.84 s]
0.0.AM: Trace Attempt 533	[172.35 s]
0.0.B: Trace Attempt 8778	[173.01 s]
0.0.Ht: Trace Attempt 11029	[174.56 s]
0.0.N: Trace Attempt 475	[174.63 s]
0.0.Hp: Trace Attempt 2940	[174.86 s]
0.0.AM: Trace Attempt 646	[176.39 s]
0.0.B: Trace Attempt 8829	[177.08 s]
0.0.Ht: Trace Attempt 11185	[178.59 s]
0.0.N: Trace Attempt 496	[178.68 s]
0.0.Hp: Trace Attempt 2967	[178.97 s]
0.0.AM: Trace Attempt 766	[180.45 s]
0.0.N: Trace Attempt 503	[179.45 s]
0.0.N: Stopped processing property "VGA.p1"	[181.04 s].
0.0.N: Morphing to Ncustom1
0.0.N: All properties determined. [0.00 s]
0.0.N: Exited with Success (@ 0.00 s)
0.0.Ncustom1: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ncustom1: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Ncustom1: Trace Attempt 508	[0.04 s]
0.0.B: Trace Attempt 8868	[180.87 s]
0.0.B: Stopped processing property "VGA.p1"	[181.07 s].
0.0.B: Morphing to Bcustom2
0.0.B: All properties determined. [0.00 s]
0.0.B: Exited with Success (@ 0.00 s)
0.0.Tri: Proofgrid shell started at 9210@vlsi-ria85(local) jg_1021_vlsi-ria85_1
0.0.Bcustom2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bcustom2: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  4	[0.00 s]
0.0.Bcustom2: Trace Attempt  5	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.01 s]
0.0.Bcustom2: Trace Attempt  2	[0.01 s]
0.0.Bcustom2: Trace Attempt  3	[0.01 s]
0.0.Bcustom2: Trace Attempt  4	[0.01 s]
0.0.Bcustom2: Trace Attempt  5	[0.01 s]
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.02 s]
0.0.Bcustom2: Trace Attempt  2	[0.02 s]
0.0.Bcustom2: Trace Attempt  3	[0.02 s]
0.0.Bcustom2: Trace Attempt  4	[0.02 s]
0.0.Bcustom2: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt 767	[180.50 s]
0.0.AM: Stopped processing property "VGA.p1"	[181.13 s].
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.AM: Morphing to AMcustom3
0.0.AM: All properties determined. [0.00 s]
0.0.AM: Exited with Success (@ 0.00 s)
0.0.AMcustom3: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom3: Starting proof for property "VGA.p1"	[0.00 s].
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.00 s]
0.0.AMcustom3: Trace Attempt  5	[0.00 s]
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.01 s]
0.0.AMcustom3: Trace Attempt  5	[0.01 s]
0.0.AMcustom3: Trace Attempt  1	[0.02 s]
0.0.AMcustom3: Trace Attempt  2	[0.02 s]
0.0.AMcustom3: Trace Attempt  3	[0.02 s]
0.0.Tri:    0.05" ---- Launching abstraction thread ----
0.0.AMcustom3: Trace Attempt  4	[0.02 s]
0.0.Tri:    0.05" ---- Launching multi-phase simplification thread ----
0.0.Tri:    0.09" ---- Launching liveness simplification thread ----
0.0.AMcustom3: Trace Attempt  1	[0.37 s]
0.0.AMcustom3: Trace Attempt  2	[0.37 s]
0.0.AMcustom3: Trace Attempt  3	[0.37 s]
0.0.AMcustom3: Trace Attempt  4	[0.37 s]
0.0.AMcustom3: Trace Attempt  5	[0.37 s]
0.0.Tri:    0.89" Simplification phase 1 complete
0.0.Ncustom1: Requesting engine job to terminate
0.0.Bcustom2: Requesting engine job to terminate
0.0.AMcustom3: Requesting engine job to terminate
0.0.Tri: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [182.12 s]
0.0.Tri: A proof was found: No trace exists. [0.99 s]
INFO (IPF057): 0.0.Tri: The property "VGA.p1" was proven in 1.00 s.
0.0.AMcustom3: Trace Attempt 117	[0.92 s]
0.0.AMcustom3: Stopped processing property "VGA.p1"	[0.93 s].
0.0.AMcustom3: All properties determined. [0.93 s]
0.0.Ncustom1: Stopped processing property "VGA.p1"	[1.08 s].
0.0.Ncustom1: All properties determined. [1.08 s]
0.0.AMcustom3: Exited with Success (@ 182.14 s)
0: ProofGrid usable level: 0
0.0.Ncustom1: Exited with Success (@ 182.15 s)
0.0.Ht: Trace Attempt 11300	[182.08 s]
0.0.Ht: All properties determined. [182.10 s]
0.0.Bcustom2: Trace Attempt 632	[0.99 s]
0.0.Bcustom2: Stopped processing property "VGA.p1"	[1.07 s].
0.0.Bcustom2: All properties determined. [1.07 s]
0.0.Ht: Exited with Success (@ 182.20 s)
0.0.Bcustom2: Exited with Success (@ 182.21 s)
0.0.Hp: Trace Attempt 2988	[182.11 s]
0.0.Hp: All properties determined. [182.22 s]
0.0.Tri: Stopped processing property "VGA.p1"	[1.19 s].
0.0.Tri: All properties determined. [1.19 s]
0.0.Tri: Exited with Success (@ 182.32 s)
0.0.Hp: Exited with Success (@ 182.62 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.97 %)
--------------------------------------------------------------
     engines started                               :    10
     engine jobs started                           :     7

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.03      182.12        0.00       99.98 %
     Ht        0.05      182.08        0.00       99.97 %
     Oh        0.04        0.00        0.00       11.11 %
    Ncustom1        0.04      182.06        0.00       99.98 %
    Bcustom2        0.03      182.00        0.00       99.98 %
    AMcustom3        0.04      181.93        0.00       99.98 %
    Tri        0.07        1.00        0.00       93.81 %
    all        0.04      130.17        0.00       99.97 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.29      911.19        0.00

    Data read    : 12.31 MiB
    Data written : 4.29 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
proven
[<embedded>] % exit -force
[<embedded>] % INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 2.084 GB.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
Finished vga_2.tcl successfully
