GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\niner\Desktop\test_dot\src\main.v'
Compiling module 'main'("C:\Users\niner\Desktop\test_dot\src\main.v":1)
Compiling module 'trigger_cnt'("C:\Users\niner\Desktop\test_dot\src\main.v":42)
WARN  (EX3791) : Expression size 27 truncated to fit in target size 26("C:\Users\niner\Desktop\test_dot\src\main.v":60)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("C:\Users\niner\Desktop\test_dot\src\main.v":71)
Compiling module 'echo_cnt'("C:\Users\niner\Desktop\test_dot\src\main.v":84)
WARN  (EX3791) : Expression size 19 truncated to fit in target size 18("C:\Users\niner\Desktop\test_dot\src\main.v":106)
Compiling module 'distance_cal'("C:\Users\niner\Desktop\test_dot\src\main.v":126)
WARN  (EX3791) : Expression size 51 truncated to fit in target size 7("C:\Users\niner\Desktop\test_dot\src\main.v":140)
Compiling module 'display'("C:\Users\niner\Desktop\test_dot\src\main.v":19)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 4("C:\Users\niner\Desktop\test_dot\src\main.v":26)
NOTE  (EX0101) : Current top module is "main"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\niner\Desktop\test_dot\impl\gwsynthesis\test_dot.vg" completed
[100%] Generate report file "C:\Users\niner\Desktop\test_dot\impl\gwsynthesis\test_dot_syn.rpt.html" completed
GowinSynthesis finish
