# BERT
Test copy of BERT that contains test bench of partial IP and RTLs, and full functional VHDL based components, including microblaze processor


# Known issues

-- Need to fix the accumulator such as errors are not repeated for every bit in a byte comparison

-- Update the C-based software as per Jamey's golden copy

-- Hook up the probes to make_dR and pipeline delays as per Sam's example to directly probe the delay scan on oscilloscope
