Hierarchical partitioning of VLSI floorplans by staircases