#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Oct 25 21:39:31 2017
# Process ID: 13818
# Current directory: /home/comparch/Desktop/LoganLab2/Lab2/project_2_freshstart/project_2_freshstart.runs/synth_1
# Command line: vivado -log lab2_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab2_wrapper.tcl
# Log file: /home/comparch/Desktop/LoganLab2/Lab2/project_2_freshstart/project_2_freshstart.runs/synth_1/lab2_wrapper.vds
# Journal file: /home/comparch/Desktop/LoganLab2/Lab2/project_2_freshstart/project_2_freshstart.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source lab2_wrapper.tcl -notrace
Command: synth_design -top lab2_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14032 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module inputconditioner [/home/comparch/Desktop/LoganLab2/Lab2/project_2_freshstart/project_2_freshstart.srcs/sources_1/imports/Lab2/inputconditioner.v:9]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module shiftregister [/home/comparch/Desktop/LoganLab2/Lab2/project_2_freshstart/project_2_freshstart.srcs/sources_1/imports/Lab2/shiftregister.v:9]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module inputconditioner [/home/comparch/Desktop/LoganLab2/Lab2/project_2_freshstart/project_2_freshstart.srcs/sources_1/imports/Lab2/inputconditioner.v:9]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module shiftregister [/home/comparch/Desktop/LoganLab2/Lab2/project_2_freshstart/project_2_freshstart.srcs/sources_1/imports/Lab2/shiftregister.v:9]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module midpoint [/home/comparch/Desktop/LoganLab2/Lab2/project_2_freshstart/project_2_freshstart.srcs/sources_1/imports/Lab2/midpoint.v:7]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1146.891 ; gain = 49.246 ; free physical = 186 ; free virtual = 1507
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab2_wrapper' [/home/comparch/Desktop/LoganLab2/Lab2/project_2_freshstart/project_2_freshstart.srcs/sources_1/imports/Lab2/lab2wrapper.v:23]
INFO: [Synth 8-638] synthesizing module 'midpoint' [/home/comparch/Desktop/LoganLab2/Lab2/project_2_freshstart/project_2_freshstart.srcs/sources_1/imports/Lab2/midpoint.v:7]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'inputconditioner' [/home/comparch/Desktop/LoganLab2/Lab2/project_2_freshstart/project_2_freshstart.srcs/sources_1/imports/Lab2/inputconditioner.v:9]
	Parameter counterwidth bound to: 3 - type: integer 
	Parameter waittime bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inputconditioner' (1#1) [/home/comparch/Desktop/LoganLab2/Lab2/project_2_freshstart/project_2_freshstart.srcs/sources_1/imports/Lab2/inputconditioner.v:9]
INFO: [Synth 8-638] synthesizing module 'shiftregister' [/home/comparch/Desktop/LoganLab2/Lab2/project_2_freshstart/project_2_freshstart.srcs/sources_1/imports/Lab2/shiftregister.v:9]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftregister' (2#1) [/home/comparch/Desktop/LoganLab2/Lab2/project_2_freshstart/project_2_freshstart.srcs/sources_1/imports/Lab2/shiftregister.v:9]
INFO: [Synth 8-256] done synthesizing module 'midpoint' (3#1) [/home/comparch/Desktop/LoganLab2/Lab2/project_2_freshstart/project_2_freshstart.srcs/sources_1/imports/Lab2/midpoint.v:7]
WARNING: [Synth 8-3848] Net led in module/entity lab2_wrapper does not have driver. [/home/comparch/Desktop/LoganLab2/Lab2/project_2_freshstart/project_2_freshstart.srcs/sources_1/imports/Lab2/lab2wrapper.v:28]
INFO: [Synth 8-256] done synthesizing module 'lab2_wrapper' (4#1) [/home/comparch/Desktop/LoganLab2/Lab2/project_2_freshstart/project_2_freshstart.srcs/sources_1/imports/Lab2/lab2wrapper.v:23]
WARNING: [Synth 8-3331] design lab2_wrapper has unconnected port led[3]
WARNING: [Synth 8-3331] design lab2_wrapper has unconnected port led[2]
WARNING: [Synth 8-3331] design lab2_wrapper has unconnected port led[1]
WARNING: [Synth 8-3331] design lab2_wrapper has unconnected port sw[3]
WARNING: [Synth 8-3331] design lab2_wrapper has unconnected port sw[2]
WARNING: [Synth 8-3331] design lab2_wrapper has unconnected port btn[3]
WARNING: [Synth 8-3331] design lab2_wrapper has unconnected port btn[2]
WARNING: [Synth 8-3331] design lab2_wrapper has unconnected port btn[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1172.141 ; gain = 74.496 ; free physical = 201 ; free virtual = 1523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1172.141 ; gain = 74.496 ; free physical = 201 ; free virtual = 1524
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/comparch/Desktop/LoganLab2/Lab2/project_2_freshstart/project_2_freshstart.srcs/constrs_1/imports/Desktop/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/comparch/Desktop/LoganLab2/Lab2/project_2_freshstart/project_2_freshstart.srcs/constrs_1/imports/Desktop/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/comparch/Desktop/LoganLab2/Lab2/project_2_freshstart/project_2_freshstart.srcs/constrs_1/imports/Desktop/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1467.379 ; gain = 0.000 ; free physical = 93 ; free virtual = 1277
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1467.379 ; gain = 369.734 ; free physical = 170 ; free virtual = 1361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1467.379 ; gain = 369.734 ; free physical = 170 ; free virtual = 1361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1467.379 ; gain = 369.734 ; free physical = 170 ; free virtual = 1361
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "conditioned" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 1467.379 ; gain = 369.734 ; free physical = 161 ; free virtual = 1353
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module inputconditioner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module shiftregister 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design lab2_wrapper has unconnected port led[3]
WARNING: [Synth 8-3331] design lab2_wrapper has unconnected port led[2]
WARNING: [Synth 8-3331] design lab2_wrapper has unconnected port led[1]
WARNING: [Synth 8-3331] design lab2_wrapper has unconnected port sw[3]
WARNING: [Synth 8-3331] design lab2_wrapper has unconnected port sw[2]
WARNING: [Synth 8-3331] design lab2_wrapper has unconnected port btn[3]
WARNING: [Synth 8-3331] design lab2_wrapper has unconnected port btn[2]
WARNING: [Synth 8-3331] design lab2_wrapper has unconnected port btn[1]
WARNING: [Synth 8-3332] Sequential element (mid/parallelLoadCond/positiveedge_reg) is unused and will be removed from module lab2_wrapper.
WARNING: [Synth 8-3332] Sequential element (mid/serialInCond/positiveedge_reg) is unused and will be removed from module lab2_wrapper.
WARNING: [Synth 8-3332] Sequential element (mid/serialInCond/negativeedge_reg) is unused and will be removed from module lab2_wrapper.
WARNING: [Synth 8-3332] Sequential element (mid/SCLKCond/negativeedge_reg) is unused and will be removed from module lab2_wrapper.
WARNING: [Synth 8-3332] Sequential element (mid/parallelLoadCond/counter_reg[2]) is unused and will be removed from module lab2_wrapper.
WARNING: [Synth 8-3332] Sequential element (mid/serialInCond/counter_reg[2]) is unused and will be removed from module lab2_wrapper.
WARNING: [Synth 8-3332] Sequential element (mid/SCLKCond/counter_reg[2]) is unused and will be removed from module lab2_wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 1467.379 ; gain = 369.734 ; free physical = 150 ; free virtual = 1344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 1467.379 ; gain = 369.734 ; free physical = 75 ; free virtual = 1216
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 1467.379 ; gain = 369.734 ; free physical = 75 ; free virtual = 1216
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 1467.379 ; gain = 369.734 ; free physical = 85 ; free virtual = 1215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 1467.379 ; gain = 369.734 ; free physical = 85 ; free virtual = 1215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 1467.379 ; gain = 369.734 ; free physical = 85 ; free virtual = 1215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 1467.379 ; gain = 369.734 ; free physical = 85 ; free virtual = 1215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 1467.379 ; gain = 369.734 ; free physical = 85 ; free virtual = 1215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 1467.379 ; gain = 369.734 ; free physical = 85 ; free virtual = 1215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 1467.379 ; gain = 369.734 ; free physical = 85 ; free virtual = 1215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |     3|
|4     |LUT4  |     9|
|5     |LUT5  |     2|
|6     |FDRE  |    24|
|7     |FDSE  |     1|
|8     |IBUF  |     4|
|9     |OBUF  |     9|
|10    |OBUFT |     3|
+------+------+------+

Report Instance Areas: 
+------+---------------------+-------------------+------+
|      |Instance             |Module             |Cells |
+------+---------------------+-------------------+------+
|1     |top                  |                   |    57|
|2     |  mid                |midpoint           |    40|
|3     |    SCLKCond         |inputconditioner   |    10|
|4     |    parallelLoadCond |inputconditioner_0 |    11|
|5     |    serialInCond     |inputconditioner_1 |     8|
|6     |    shift            |shiftregister      |    11|
+------+---------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 1467.379 ; gain = 369.734 ; free physical = 85 ; free virtual = 1215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1467.379 ; gain = 74.496 ; free physical = 143 ; free virtual = 1274
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 1467.387 ; gain = 369.734 ; free physical = 143 ; free virtual = 1274
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

20 Infos, 32 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:46 . Memory (MB): peak = 1467.387 ; gain = 382.328 ; free physical = 119 ; free virtual = 1233
INFO: [Common 17-1381] The checkpoint '/home/comparch/Desktop/LoganLab2/Lab2/project_2_freshstart/project_2_freshstart.runs/synth_1/lab2_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1467.387 ; gain = 0.000 ; free physical = 109 ; free virtual = 1231
INFO: [Common 17-206] Exiting Vivado at Wed Oct 25 21:40:40 2017...
