
XploreAvionics_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001f5d0  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003540  0801f870  0801f870  0002f870  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08022db0  08022db0  00032db0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  08022db8  08022db8  00032db8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08022dc0  08022dc0  00032dc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000020c  20000000  08022dc4  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  2000020c  08022fd0  0004020c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  2000026c  08023030  0004026c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxArraySection 000017d0  200002cc  08023090  000402cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00009fc4  20001a9c  08024860  00041a9c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  2000ba60  08024860  0004ba60  2**0
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  00041a9c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0007cccb  00000000  00000000  00041aca  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 0000ca5c  00000000  00000000  000be795  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00003390  00000000  00000000  000cb1f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00003038  00000000  00000000  000ce588  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  000559ed  00000000  00000000  000d15c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   00048494  00000000  00000000  00126fad  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    001bd967  00000000  00000000  0016f441  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  0032cda8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000e238  00000000  00000000  0032ce24  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	20001a9c 	.word	0x20001a9c
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801f858 	.word	0x0801f858

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	20001aa0 	.word	0x20001aa0
 80002dc:	0801f858 	.word	0x0801f858

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80003a4:	f000 b972 	b.w	800068c <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9e08      	ldr	r6, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	4688      	mov	r8, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d14b      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003ce:	428a      	cmp	r2, r1
 80003d0:	4615      	mov	r5, r2
 80003d2:	d967      	bls.n	80004a4 <__udivmoddi4+0xe4>
 80003d4:	fab2 f282 	clz	r2, r2
 80003d8:	b14a      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003da:	f1c2 0720 	rsb	r7, r2, #32
 80003de:	fa01 f302 	lsl.w	r3, r1, r2
 80003e2:	fa20 f707 	lsr.w	r7, r0, r7
 80003e6:	4095      	lsls	r5, r2
 80003e8:	ea47 0803 	orr.w	r8, r7, r3
 80003ec:	4094      	lsls	r4, r2
 80003ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80003f8:	fa1f fc85 	uxth.w	ip, r5
 80003fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000400:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000404:	fb07 f10c 	mul.w	r1, r7, ip
 8000408:	4299      	cmp	r1, r3
 800040a:	d909      	bls.n	8000420 <__udivmoddi4+0x60>
 800040c:	18eb      	adds	r3, r5, r3
 800040e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000412:	f080 811b 	bcs.w	800064c <__udivmoddi4+0x28c>
 8000416:	4299      	cmp	r1, r3
 8000418:	f240 8118 	bls.w	800064c <__udivmoddi4+0x28c>
 800041c:	3f02      	subs	r7, #2
 800041e:	442b      	add	r3, r5
 8000420:	1a5b      	subs	r3, r3, r1
 8000422:	b2a4      	uxth	r4, r4
 8000424:	fbb3 f0fe 	udiv	r0, r3, lr
 8000428:	fb0e 3310 	mls	r3, lr, r0, r3
 800042c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000430:	fb00 fc0c 	mul.w	ip, r0, ip
 8000434:	45a4      	cmp	ip, r4
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x8c>
 8000438:	192c      	adds	r4, r5, r4
 800043a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800043e:	f080 8107 	bcs.w	8000650 <__udivmoddi4+0x290>
 8000442:	45a4      	cmp	ip, r4
 8000444:	f240 8104 	bls.w	8000650 <__udivmoddi4+0x290>
 8000448:	3802      	subs	r0, #2
 800044a:	442c      	add	r4, r5
 800044c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000450:	eba4 040c 	sub.w	r4, r4, ip
 8000454:	2700      	movs	r7, #0
 8000456:	b11e      	cbz	r6, 8000460 <__udivmoddi4+0xa0>
 8000458:	40d4      	lsrs	r4, r2
 800045a:	2300      	movs	r3, #0
 800045c:	e9c6 4300 	strd	r4, r3, [r6]
 8000460:	4639      	mov	r1, r7
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d909      	bls.n	800047e <__udivmoddi4+0xbe>
 800046a:	2e00      	cmp	r6, #0
 800046c:	f000 80eb 	beq.w	8000646 <__udivmoddi4+0x286>
 8000470:	2700      	movs	r7, #0
 8000472:	e9c6 0100 	strd	r0, r1, [r6]
 8000476:	4638      	mov	r0, r7
 8000478:	4639      	mov	r1, r7
 800047a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047e:	fab3 f783 	clz	r7, r3
 8000482:	2f00      	cmp	r7, #0
 8000484:	d147      	bne.n	8000516 <__udivmoddi4+0x156>
 8000486:	428b      	cmp	r3, r1
 8000488:	d302      	bcc.n	8000490 <__udivmoddi4+0xd0>
 800048a:	4282      	cmp	r2, r0
 800048c:	f200 80fa 	bhi.w	8000684 <__udivmoddi4+0x2c4>
 8000490:	1a84      	subs	r4, r0, r2
 8000492:	eb61 0303 	sbc.w	r3, r1, r3
 8000496:	2001      	movs	r0, #1
 8000498:	4698      	mov	r8, r3
 800049a:	2e00      	cmp	r6, #0
 800049c:	d0e0      	beq.n	8000460 <__udivmoddi4+0xa0>
 800049e:	e9c6 4800 	strd	r4, r8, [r6]
 80004a2:	e7dd      	b.n	8000460 <__udivmoddi4+0xa0>
 80004a4:	b902      	cbnz	r2, 80004a8 <__udivmoddi4+0xe8>
 80004a6:	deff      	udf	#255	; 0xff
 80004a8:	fab2 f282 	clz	r2, r2
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	f040 808f 	bne.w	80005d0 <__udivmoddi4+0x210>
 80004b2:	1b49      	subs	r1, r1, r5
 80004b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004b8:	fa1f f885 	uxth.w	r8, r5
 80004bc:	2701      	movs	r7, #1
 80004be:	fbb1 fcfe 	udiv	ip, r1, lr
 80004c2:	0c23      	lsrs	r3, r4, #16
 80004c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80004c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004cc:	fb08 f10c 	mul.w	r1, r8, ip
 80004d0:	4299      	cmp	r1, r3
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x124>
 80004d4:	18eb      	adds	r3, r5, r3
 80004d6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80004da:	d202      	bcs.n	80004e2 <__udivmoddi4+0x122>
 80004dc:	4299      	cmp	r1, r3
 80004de:	f200 80cd 	bhi.w	800067c <__udivmoddi4+0x2bc>
 80004e2:	4684      	mov	ip, r0
 80004e4:	1a59      	subs	r1, r3, r1
 80004e6:	b2a3      	uxth	r3, r4
 80004e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80004f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80004f4:	fb08 f800 	mul.w	r8, r8, r0
 80004f8:	45a0      	cmp	r8, r4
 80004fa:	d907      	bls.n	800050c <__udivmoddi4+0x14c>
 80004fc:	192c      	adds	r4, r5, r4
 80004fe:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000502:	d202      	bcs.n	800050a <__udivmoddi4+0x14a>
 8000504:	45a0      	cmp	r8, r4
 8000506:	f200 80b6 	bhi.w	8000676 <__udivmoddi4+0x2b6>
 800050a:	4618      	mov	r0, r3
 800050c:	eba4 0408 	sub.w	r4, r4, r8
 8000510:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000514:	e79f      	b.n	8000456 <__udivmoddi4+0x96>
 8000516:	f1c7 0c20 	rsb	ip, r7, #32
 800051a:	40bb      	lsls	r3, r7
 800051c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000520:	ea4e 0e03 	orr.w	lr, lr, r3
 8000524:	fa01 f407 	lsl.w	r4, r1, r7
 8000528:	fa20 f50c 	lsr.w	r5, r0, ip
 800052c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000530:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000534:	4325      	orrs	r5, r4
 8000536:	fbb3 f9f8 	udiv	r9, r3, r8
 800053a:	0c2c      	lsrs	r4, r5, #16
 800053c:	fb08 3319 	mls	r3, r8, r9, r3
 8000540:	fa1f fa8e 	uxth.w	sl, lr
 8000544:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000548:	fb09 f40a 	mul.w	r4, r9, sl
 800054c:	429c      	cmp	r4, r3
 800054e:	fa02 f207 	lsl.w	r2, r2, r7
 8000552:	fa00 f107 	lsl.w	r1, r0, r7
 8000556:	d90b      	bls.n	8000570 <__udivmoddi4+0x1b0>
 8000558:	eb1e 0303 	adds.w	r3, lr, r3
 800055c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000560:	f080 8087 	bcs.w	8000672 <__udivmoddi4+0x2b2>
 8000564:	429c      	cmp	r4, r3
 8000566:	f240 8084 	bls.w	8000672 <__udivmoddi4+0x2b2>
 800056a:	f1a9 0902 	sub.w	r9, r9, #2
 800056e:	4473      	add	r3, lr
 8000570:	1b1b      	subs	r3, r3, r4
 8000572:	b2ad      	uxth	r5, r5
 8000574:	fbb3 f0f8 	udiv	r0, r3, r8
 8000578:	fb08 3310 	mls	r3, r8, r0, r3
 800057c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000580:	fb00 fa0a 	mul.w	sl, r0, sl
 8000584:	45a2      	cmp	sl, r4
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x1da>
 8000588:	eb1e 0404 	adds.w	r4, lr, r4
 800058c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000590:	d26b      	bcs.n	800066a <__udivmoddi4+0x2aa>
 8000592:	45a2      	cmp	sl, r4
 8000594:	d969      	bls.n	800066a <__udivmoddi4+0x2aa>
 8000596:	3802      	subs	r0, #2
 8000598:	4474      	add	r4, lr
 800059a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800059e:	fba0 8902 	umull	r8, r9, r0, r2
 80005a2:	eba4 040a 	sub.w	r4, r4, sl
 80005a6:	454c      	cmp	r4, r9
 80005a8:	46c2      	mov	sl, r8
 80005aa:	464b      	mov	r3, r9
 80005ac:	d354      	bcc.n	8000658 <__udivmoddi4+0x298>
 80005ae:	d051      	beq.n	8000654 <__udivmoddi4+0x294>
 80005b0:	2e00      	cmp	r6, #0
 80005b2:	d069      	beq.n	8000688 <__udivmoddi4+0x2c8>
 80005b4:	ebb1 050a 	subs.w	r5, r1, sl
 80005b8:	eb64 0403 	sbc.w	r4, r4, r3
 80005bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80005c0:	40fd      	lsrs	r5, r7
 80005c2:	40fc      	lsrs	r4, r7
 80005c4:	ea4c 0505 	orr.w	r5, ip, r5
 80005c8:	e9c6 5400 	strd	r5, r4, [r6]
 80005cc:	2700      	movs	r7, #0
 80005ce:	e747      	b.n	8000460 <__udivmoddi4+0xa0>
 80005d0:	f1c2 0320 	rsb	r3, r2, #32
 80005d4:	fa20 f703 	lsr.w	r7, r0, r3
 80005d8:	4095      	lsls	r5, r2
 80005da:	fa01 f002 	lsl.w	r0, r1, r2
 80005de:	fa21 f303 	lsr.w	r3, r1, r3
 80005e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80005e6:	4338      	orrs	r0, r7
 80005e8:	0c01      	lsrs	r1, r0, #16
 80005ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80005ee:	fa1f f885 	uxth.w	r8, r5
 80005f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80005f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005fa:	fb07 f308 	mul.w	r3, r7, r8
 80005fe:	428b      	cmp	r3, r1
 8000600:	fa04 f402 	lsl.w	r4, r4, r2
 8000604:	d907      	bls.n	8000616 <__udivmoddi4+0x256>
 8000606:	1869      	adds	r1, r5, r1
 8000608:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800060c:	d22f      	bcs.n	800066e <__udivmoddi4+0x2ae>
 800060e:	428b      	cmp	r3, r1
 8000610:	d92d      	bls.n	800066e <__udivmoddi4+0x2ae>
 8000612:	3f02      	subs	r7, #2
 8000614:	4429      	add	r1, r5
 8000616:	1acb      	subs	r3, r1, r3
 8000618:	b281      	uxth	r1, r0
 800061a:	fbb3 f0fe 	udiv	r0, r3, lr
 800061e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000622:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000626:	fb00 f308 	mul.w	r3, r0, r8
 800062a:	428b      	cmp	r3, r1
 800062c:	d907      	bls.n	800063e <__udivmoddi4+0x27e>
 800062e:	1869      	adds	r1, r5, r1
 8000630:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000634:	d217      	bcs.n	8000666 <__udivmoddi4+0x2a6>
 8000636:	428b      	cmp	r3, r1
 8000638:	d915      	bls.n	8000666 <__udivmoddi4+0x2a6>
 800063a:	3802      	subs	r0, #2
 800063c:	4429      	add	r1, r5
 800063e:	1ac9      	subs	r1, r1, r3
 8000640:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000644:	e73b      	b.n	80004be <__udivmoddi4+0xfe>
 8000646:	4637      	mov	r7, r6
 8000648:	4630      	mov	r0, r6
 800064a:	e709      	b.n	8000460 <__udivmoddi4+0xa0>
 800064c:	4607      	mov	r7, r0
 800064e:	e6e7      	b.n	8000420 <__udivmoddi4+0x60>
 8000650:	4618      	mov	r0, r3
 8000652:	e6fb      	b.n	800044c <__udivmoddi4+0x8c>
 8000654:	4541      	cmp	r1, r8
 8000656:	d2ab      	bcs.n	80005b0 <__udivmoddi4+0x1f0>
 8000658:	ebb8 0a02 	subs.w	sl, r8, r2
 800065c:	eb69 020e 	sbc.w	r2, r9, lr
 8000660:	3801      	subs	r0, #1
 8000662:	4613      	mov	r3, r2
 8000664:	e7a4      	b.n	80005b0 <__udivmoddi4+0x1f0>
 8000666:	4660      	mov	r0, ip
 8000668:	e7e9      	b.n	800063e <__udivmoddi4+0x27e>
 800066a:	4618      	mov	r0, r3
 800066c:	e795      	b.n	800059a <__udivmoddi4+0x1da>
 800066e:	4667      	mov	r7, ip
 8000670:	e7d1      	b.n	8000616 <__udivmoddi4+0x256>
 8000672:	4681      	mov	r9, r0
 8000674:	e77c      	b.n	8000570 <__udivmoddi4+0x1b0>
 8000676:	3802      	subs	r0, #2
 8000678:	442c      	add	r4, r5
 800067a:	e747      	b.n	800050c <__udivmoddi4+0x14c>
 800067c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000680:	442b      	add	r3, r5
 8000682:	e72f      	b.n	80004e4 <__udivmoddi4+0x124>
 8000684:	4638      	mov	r0, r7
 8000686:	e708      	b.n	800049a <__udivmoddi4+0xda>
 8000688:	4637      	mov	r7, r6
 800068a:	e6e9      	b.n	8000460 <__udivmoddi4+0xa0>

0800068c <__aeabi_idiv0>:
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop

08000690 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000694:	4b3f      	ldr	r3, [pc, #252]	; (8000794 <SystemInit+0x104>)
 8000696:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800069a:	4a3e      	ldr	r2, [pc, #248]	; (8000794 <SystemInit+0x104>)
 800069c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80006a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006a4:	4b3b      	ldr	r3, [pc, #236]	; (8000794 <SystemInit+0x104>)
 80006a6:	691b      	ldr	r3, [r3, #16]
 80006a8:	4a3a      	ldr	r2, [pc, #232]	; (8000794 <SystemInit+0x104>)
 80006aa:	f043 0310 	orr.w	r3, r3, #16
 80006ae:	6113      	str	r3, [r2, #16]

#ifdef CORE_CM7
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006b0:	4b39      	ldr	r3, [pc, #228]	; (8000798 <SystemInit+0x108>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	f003 030f 	and.w	r3, r3, #15
 80006b8:	2b06      	cmp	r3, #6
 80006ba:	d807      	bhi.n	80006cc <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006bc:	4b36      	ldr	r3, [pc, #216]	; (8000798 <SystemInit+0x108>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	f023 030f 	bic.w	r3, r3, #15
 80006c4:	4a34      	ldr	r2, [pc, #208]	; (8000798 <SystemInit+0x108>)
 80006c6:	f043 0307 	orr.w	r3, r3, #7
 80006ca:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006cc:	4b33      	ldr	r3, [pc, #204]	; (800079c <SystemInit+0x10c>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4a32      	ldr	r2, [pc, #200]	; (800079c <SystemInit+0x10c>)
 80006d2:	f043 0301 	orr.w	r3, r3, #1
 80006d6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006d8:	4b30      	ldr	r3, [pc, #192]	; (800079c <SystemInit+0x10c>)
 80006da:	2200      	movs	r2, #0
 80006dc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, RC48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006de:	4b2f      	ldr	r3, [pc, #188]	; (800079c <SystemInit+0x10c>)
 80006e0:	681a      	ldr	r2, [r3, #0]
 80006e2:	492e      	ldr	r1, [pc, #184]	; (800079c <SystemInit+0x10c>)
 80006e4:	4b2e      	ldr	r3, [pc, #184]	; (80007a0 <SystemInit+0x110>)
 80006e6:	4013      	ands	r3, r2
 80006e8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006ea:	4b2b      	ldr	r3, [pc, #172]	; (8000798 <SystemInit+0x108>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	f003 030f 	and.w	r3, r3, #15
 80006f2:	2b07      	cmp	r3, #7
 80006f4:	d907      	bls.n	8000706 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006f6:	4b28      	ldr	r3, [pc, #160]	; (8000798 <SystemInit+0x108>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	f023 030f 	bic.w	r3, r3, #15
 80006fe:	4a26      	ldr	r2, [pc, #152]	; (8000798 <SystemInit+0x108>)
 8000700:	f043 0307 	orr.w	r3, r3, #7
 8000704:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000706:	4b25      	ldr	r3, [pc, #148]	; (800079c <SystemInit+0x10c>)
 8000708:	2200      	movs	r2, #0
 800070a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800070c:	4b23      	ldr	r3, [pc, #140]	; (800079c <SystemInit+0x10c>)
 800070e:	2200      	movs	r2, #0
 8000710:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000712:	4b22      	ldr	r3, [pc, #136]	; (800079c <SystemInit+0x10c>)
 8000714:	2200      	movs	r2, #0
 8000716:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000718:	4b20      	ldr	r3, [pc, #128]	; (800079c <SystemInit+0x10c>)
 800071a:	4a22      	ldr	r2, [pc, #136]	; (80007a4 <SystemInit+0x114>)
 800071c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800071e:	4b1f      	ldr	r3, [pc, #124]	; (800079c <SystemInit+0x10c>)
 8000720:	4a21      	ldr	r2, [pc, #132]	; (80007a8 <SystemInit+0x118>)
 8000722:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000724:	4b1d      	ldr	r3, [pc, #116]	; (800079c <SystemInit+0x10c>)
 8000726:	4a21      	ldr	r2, [pc, #132]	; (80007ac <SystemInit+0x11c>)
 8000728:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800072a:	4b1c      	ldr	r3, [pc, #112]	; (800079c <SystemInit+0x10c>)
 800072c:	2200      	movs	r2, #0
 800072e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000730:	4b1a      	ldr	r3, [pc, #104]	; (800079c <SystemInit+0x10c>)
 8000732:	4a1e      	ldr	r2, [pc, #120]	; (80007ac <SystemInit+0x11c>)
 8000734:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000736:	4b19      	ldr	r3, [pc, #100]	; (800079c <SystemInit+0x10c>)
 8000738:	2200      	movs	r2, #0
 800073a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800073c:	4b17      	ldr	r3, [pc, #92]	; (800079c <SystemInit+0x10c>)
 800073e:	4a1b      	ldr	r2, [pc, #108]	; (80007ac <SystemInit+0x11c>)
 8000740:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000742:	4b16      	ldr	r3, [pc, #88]	; (800079c <SystemInit+0x10c>)
 8000744:	2200      	movs	r2, #0
 8000746:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000748:	4b14      	ldr	r3, [pc, #80]	; (800079c <SystemInit+0x10c>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	4a13      	ldr	r2, [pc, #76]	; (800079c <SystemInit+0x10c>)
 800074e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000752:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000754:	4b11      	ldr	r3, [pc, #68]	; (800079c <SystemInit+0x10c>)
 8000756:	2200      	movs	r2, #0
 8000758:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800075a:	4b15      	ldr	r3, [pc, #84]	; (80007b0 <SystemInit+0x120>)
 800075c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800075e:	4a14      	ldr	r2, [pc, #80]	; (80007b0 <SystemInit+0x120>)
 8000760:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000764:	6253      	str	r3, [r2, #36]	; 0x24


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000766:	4b13      	ldr	r3, [pc, #76]	; (80007b4 <SystemInit+0x124>)
 8000768:	681a      	ldr	r2, [r3, #0]
 800076a:	4b13      	ldr	r3, [pc, #76]	; (80007b8 <SystemInit+0x128>)
 800076c:	4013      	ands	r3, r2
 800076e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000772:	d202      	bcs.n	800077a <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000774:	4b11      	ldr	r3, [pc, #68]	; (80007bc <SystemInit+0x12c>)
 8000776:	2201      	movs	r2, #1
 8000778:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800077a:	4b11      	ldr	r3, [pc, #68]	; (80007c0 <SystemInit+0x130>)
 800077c:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000780:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 8000782:	4b04      	ldr	r3, [pc, #16]	; (8000794 <SystemInit+0x104>)
 8000784:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000788:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 800078a:	bf00      	nop
 800078c:	46bd      	mov	sp, r7
 800078e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000792:	4770      	bx	lr
 8000794:	e000ed00 	.word	0xe000ed00
 8000798:	52002000 	.word	0x52002000
 800079c:	58024400 	.word	0x58024400
 80007a0:	eaf6ed7f 	.word	0xeaf6ed7f
 80007a4:	02020200 	.word	0x02020200
 80007a8:	01ff0000 	.word	0x01ff0000
 80007ac:	01010280 	.word	0x01010280
 80007b0:	580000c0 	.word	0x580000c0
 80007b4:	5c001000 	.word	0x5c001000
 80007b8:	ffff0000 	.word	0xffff0000
 80007bc:	51008108 	.word	0x51008108
 80007c0:	52004000 	.word	0x52004000

080007c4 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0

  hcrc.Instance = CRC;
 80007c8:	4b0d      	ldr	r3, [pc, #52]	; (8000800 <MX_CRC_Init+0x3c>)
 80007ca:	4a0e      	ldr	r2, [pc, #56]	; (8000804 <MX_CRC_Init+0x40>)
 80007cc:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80007ce:	4b0c      	ldr	r3, [pc, #48]	; (8000800 <MX_CRC_Init+0x3c>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80007d4:	4b0a      	ldr	r3, [pc, #40]	; (8000800 <MX_CRC_Init+0x3c>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80007da:	4b09      	ldr	r3, [pc, #36]	; (8000800 <MX_CRC_Init+0x3c>)
 80007dc:	2200      	movs	r2, #0
 80007de:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80007e0:	4b07      	ldr	r3, [pc, #28]	; (8000800 <MX_CRC_Init+0x3c>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80007e6:	4b06      	ldr	r3, [pc, #24]	; (8000800 <MX_CRC_Init+0x3c>)
 80007e8:	2201      	movs	r2, #1
 80007ea:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80007ec:	4804      	ldr	r0, [pc, #16]	; (8000800 <MX_CRC_Init+0x3c>)
 80007ee:	f002 fb61 	bl	8002eb4 <HAL_CRC_Init>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <MX_CRC_Init+0x38>
  {
    Error_Handler();
 80007f8:	f000 fce4 	bl	80011c4 <Error_Handler>
  }

}
 80007fc:	bf00      	nop
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	200079b8 	.word	0x200079b8
 8000804:	58024c00 	.word	0x58024c00

08000808 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000808:	b480      	push	{r7}
 800080a:	b085      	sub	sp, #20
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	4a0b      	ldr	r2, [pc, #44]	; (8000844 <HAL_CRC_MspInit+0x3c>)
 8000816:	4293      	cmp	r3, r2
 8000818:	d10e      	bne.n	8000838 <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800081a:	4b0b      	ldr	r3, [pc, #44]	; (8000848 <HAL_CRC_MspInit+0x40>)
 800081c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000820:	4a09      	ldr	r2, [pc, #36]	; (8000848 <HAL_CRC_MspInit+0x40>)
 8000822:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000826:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800082a:	4b07      	ldr	r3, [pc, #28]	; (8000848 <HAL_CRC_MspInit+0x40>)
 800082c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000830:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000834:	60fb      	str	r3, [r7, #12]
 8000836:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000838:	bf00      	nop
 800083a:	3714      	adds	r7, #20
 800083c:	46bd      	mov	sp, r7
 800083e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000842:	4770      	bx	lr
 8000844:	58024c00 	.word	0x58024c00
 8000848:	58024400 	.word	0x58024400

0800084c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000852:	4b41      	ldr	r3, [pc, #260]	; (8000958 <MX_DMA_Init+0x10c>)
 8000854:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000858:	4a3f      	ldr	r2, [pc, #252]	; (8000958 <MX_DMA_Init+0x10c>)
 800085a:	f043 0301 	orr.w	r3, r3, #1
 800085e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000862:	4b3d      	ldr	r3, [pc, #244]	; (8000958 <MX_DMA_Init+0x10c>)
 8000864:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000868:	f003 0301 	and.w	r3, r3, #1
 800086c:	607b      	str	r3, [r7, #4]
 800086e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000870:	4b39      	ldr	r3, [pc, #228]	; (8000958 <MX_DMA_Init+0x10c>)
 8000872:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000876:	4a38      	ldr	r2, [pc, #224]	; (8000958 <MX_DMA_Init+0x10c>)
 8000878:	f043 0302 	orr.w	r3, r3, #2
 800087c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000880:	4b35      	ldr	r3, [pc, #212]	; (8000958 <MX_DMA_Init+0x10c>)
 8000882:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000886:	f003 0302 	and.w	r3, r3, #2
 800088a:	603b      	str	r3, [r7, #0]
 800088c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 800088e:	2200      	movs	r2, #0
 8000890:	2105      	movs	r1, #5
 8000892:	200d      	movs	r0, #13
 8000894:	f002 fa5a 	bl	8002d4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000898:	200d      	movs	r0, #13
 800089a:	f002 fa71 	bl	8002d80 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 800089e:	2200      	movs	r2, #0
 80008a0:	2105      	movs	r1, #5
 80008a2:	200e      	movs	r0, #14
 80008a4:	f002 fa52 	bl	8002d4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80008a8:	200e      	movs	r0, #14
 80008aa:	f002 fa69 	bl	8002d80 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 80008ae:	2200      	movs	r2, #0
 80008b0:	2105      	movs	r1, #5
 80008b2:	200f      	movs	r0, #15
 80008b4:	f002 fa4a 	bl	8002d4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80008b8:	200f      	movs	r0, #15
 80008ba:	f002 fa61 	bl	8002d80 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 80008be:	2200      	movs	r2, #0
 80008c0:	2105      	movs	r1, #5
 80008c2:	2010      	movs	r0, #16
 80008c4:	f002 fa42 	bl	8002d4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80008c8:	2010      	movs	r0, #16
 80008ca:	f002 fa59 	bl	8002d80 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 80008ce:	2200      	movs	r2, #0
 80008d0:	2105      	movs	r1, #5
 80008d2:	2011      	movs	r0, #17
 80008d4:	f002 fa3a 	bl	8002d4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80008d8:	2011      	movs	r0, #17
 80008da:	f002 fa51 	bl	8002d80 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 80008de:	2200      	movs	r2, #0
 80008e0:	2105      	movs	r1, #5
 80008e2:	202f      	movs	r0, #47	; 0x2f
 80008e4:	f002 fa32 	bl	8002d4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 80008e8:	202f      	movs	r0, #47	; 0x2f
 80008ea:	f002 fa49 	bl	8002d80 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80008ee:	2200      	movs	r2, #0
 80008f0:	2105      	movs	r1, #5
 80008f2:	2038      	movs	r0, #56	; 0x38
 80008f4:	f002 fa2a 	bl	8002d4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80008f8:	2038      	movs	r0, #56	; 0x38
 80008fa:	f002 fa41 	bl	8002d80 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 80008fe:	2200      	movs	r2, #0
 8000900:	2105      	movs	r1, #5
 8000902:	2039      	movs	r0, #57	; 0x39
 8000904:	f002 fa22 	bl	8002d4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000908:	2039      	movs	r0, #57	; 0x39
 800090a:	f002 fa39 	bl	8002d80 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 800090e:	2200      	movs	r2, #0
 8000910:	2105      	movs	r1, #5
 8000912:	203c      	movs	r0, #60	; 0x3c
 8000914:	f002 fa1a 	bl	8002d4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8000918:	203c      	movs	r0, #60	; 0x3c
 800091a:	f002 fa31 	bl	8002d80 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0);
 800091e:	2200      	movs	r2, #0
 8000920:	2105      	movs	r1, #5
 8000922:	2044      	movs	r0, #68	; 0x44
 8000924:	f002 fa12 	bl	8002d4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8000928:	2044      	movs	r0, #68	; 0x44
 800092a:	f002 fa29 	bl	8002d80 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 800092e:	2200      	movs	r2, #0
 8000930:	2105      	movs	r1, #5
 8000932:	2045      	movs	r0, #69	; 0x45
 8000934:	f002 fa0a 	bl	8002d4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000938:	2045      	movs	r0, #69	; 0x45
 800093a:	f002 fa21 	bl	8002d80 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 800093e:	2200      	movs	r2, #0
 8000940:	2105      	movs	r1, #5
 8000942:	2046      	movs	r0, #70	; 0x46
 8000944:	f002 fa02 	bl	8002d4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8000948:	2046      	movs	r0, #70	; 0x46
 800094a:	f002 fa19 	bl	8002d80 <HAL_NVIC_EnableIRQ>

}
 800094e:	bf00      	nop
 8000950:	3708      	adds	r7, #8
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	58024400 	.word	0x58024400

0800095c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0
  /* Create the thread(s) */
  /* creation of watchdog */

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  initCortexM7();
 8000960:	f01c f87a 	bl	801ca58 <initCortexM7>

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000964:	bf00      	nop
 8000966:	bd80      	pop	{r7, pc}

08000968 <MX_GPIO_Init>:
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
     PB3 (JTDO/TRACESWO)   ------> DEBUG_JTDO-SWO
*/
void MX_GPIO_Init(void)
{
 8000968:	b480      	push	{r7}
 800096a:	b089      	sub	sp, #36	; 0x24
 800096c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800096e:	4b3f      	ldr	r3, [pc, #252]	; (8000a6c <MX_GPIO_Init+0x104>)
 8000970:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000974:	4a3d      	ldr	r2, [pc, #244]	; (8000a6c <MX_GPIO_Init+0x104>)
 8000976:	f043 0310 	orr.w	r3, r3, #16
 800097a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800097e:	4b3b      	ldr	r3, [pc, #236]	; (8000a6c <MX_GPIO_Init+0x104>)
 8000980:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000984:	f003 0310 	and.w	r3, r3, #16
 8000988:	61fb      	str	r3, [r7, #28]
 800098a:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800098c:	4b37      	ldr	r3, [pc, #220]	; (8000a6c <MX_GPIO_Init+0x104>)
 800098e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000992:	4a36      	ldr	r2, [pc, #216]	; (8000a6c <MX_GPIO_Init+0x104>)
 8000994:	f043 0320 	orr.w	r3, r3, #32
 8000998:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800099c:	4b33      	ldr	r3, [pc, #204]	; (8000a6c <MX_GPIO_Init+0x104>)
 800099e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009a2:	f003 0320 	and.w	r3, r3, #32
 80009a6:	61bb      	str	r3, [r7, #24]
 80009a8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009aa:	4b30      	ldr	r3, [pc, #192]	; (8000a6c <MX_GPIO_Init+0x104>)
 80009ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009b0:	4a2e      	ldr	r2, [pc, #184]	; (8000a6c <MX_GPIO_Init+0x104>)
 80009b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009b6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009ba:	4b2c      	ldr	r3, [pc, #176]	; (8000a6c <MX_GPIO_Init+0x104>)
 80009bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009c4:	617b      	str	r3, [r7, #20]
 80009c6:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009c8:	4b28      	ldr	r3, [pc, #160]	; (8000a6c <MX_GPIO_Init+0x104>)
 80009ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009ce:	4a27      	ldr	r2, [pc, #156]	; (8000a6c <MX_GPIO_Init+0x104>)
 80009d0:	f043 0304 	orr.w	r3, r3, #4
 80009d4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009d8:	4b24      	ldr	r3, [pc, #144]	; (8000a6c <MX_GPIO_Init+0x104>)
 80009da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009de:	f003 0304 	and.w	r3, r3, #4
 80009e2:	613b      	str	r3, [r7, #16]
 80009e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009e6:	4b21      	ldr	r3, [pc, #132]	; (8000a6c <MX_GPIO_Init+0x104>)
 80009e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009ec:	4a1f      	ldr	r2, [pc, #124]	; (8000a6c <MX_GPIO_Init+0x104>)
 80009ee:	f043 0301 	orr.w	r3, r3, #1
 80009f2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009f6:	4b1d      	ldr	r3, [pc, #116]	; (8000a6c <MX_GPIO_Init+0x104>)
 80009f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009fc:	f003 0301 	and.w	r3, r3, #1
 8000a00:	60fb      	str	r3, [r7, #12]
 8000a02:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a04:	4b19      	ldr	r3, [pc, #100]	; (8000a6c <MX_GPIO_Init+0x104>)
 8000a06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a0a:	4a18      	ldr	r2, [pc, #96]	; (8000a6c <MX_GPIO_Init+0x104>)
 8000a0c:	f043 0302 	orr.w	r3, r3, #2
 8000a10:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a14:	4b15      	ldr	r3, [pc, #84]	; (8000a6c <MX_GPIO_Init+0x104>)
 8000a16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a1a:	f003 0302 	and.w	r3, r3, #2
 8000a1e:	60bb      	str	r3, [r7, #8]
 8000a20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a22:	4b12      	ldr	r3, [pc, #72]	; (8000a6c <MX_GPIO_Init+0x104>)
 8000a24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a28:	4a10      	ldr	r2, [pc, #64]	; (8000a6c <MX_GPIO_Init+0x104>)
 8000a2a:	f043 0308 	orr.w	r3, r3, #8
 8000a2e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a32:	4b0e      	ldr	r3, [pc, #56]	; (8000a6c <MX_GPIO_Init+0x104>)
 8000a34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a38:	f003 0308 	and.w	r3, r3, #8
 8000a3c:	607b      	str	r3, [r7, #4]
 8000a3e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a40:	4b0a      	ldr	r3, [pc, #40]	; (8000a6c <MX_GPIO_Init+0x104>)
 8000a42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a46:	4a09      	ldr	r2, [pc, #36]	; (8000a6c <MX_GPIO_Init+0x104>)
 8000a48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a4c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a50:	4b06      	ldr	r3, [pc, #24]	; (8000a6c <MX_GPIO_Init+0x104>)
 8000a52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a5a:	603b      	str	r3, [r7, #0]
 8000a5c:	683b      	ldr	r3, [r7, #0]

}
 8000a5e:	bf00      	nop
 8000a60:	3724      	adds	r7, #36	; 0x24
 8000a62:	46bd      	mov	sp, r7
 8000a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop
 8000a6c:	58024400 	.word	0x58024400

08000a70 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8000a74:	4b1c      	ldr	r3, [pc, #112]	; (8000ae8 <MX_I2C1_Init+0x78>)
 8000a76:	4a1d      	ldr	r2, [pc, #116]	; (8000aec <MX_I2C1_Init+0x7c>)
 8000a78:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00401242;
 8000a7a:	4b1b      	ldr	r3, [pc, #108]	; (8000ae8 <MX_I2C1_Init+0x78>)
 8000a7c:	4a1c      	ldr	r2, [pc, #112]	; (8000af0 <MX_I2C1_Init+0x80>)
 8000a7e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000a80:	4b19      	ldr	r3, [pc, #100]	; (8000ae8 <MX_I2C1_Init+0x78>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a86:	4b18      	ldr	r3, [pc, #96]	; (8000ae8 <MX_I2C1_Init+0x78>)
 8000a88:	2201      	movs	r2, #1
 8000a8a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a8c:	4b16      	ldr	r3, [pc, #88]	; (8000ae8 <MX_I2C1_Init+0x78>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000a92:	4b15      	ldr	r3, [pc, #84]	; (8000ae8 <MX_I2C1_Init+0x78>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a98:	4b13      	ldr	r3, [pc, #76]	; (8000ae8 <MX_I2C1_Init+0x78>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a9e:	4b12      	ldr	r3, [pc, #72]	; (8000ae8 <MX_I2C1_Init+0x78>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000aa4:	4b10      	ldr	r3, [pc, #64]	; (8000ae8 <MX_I2C1_Init+0x78>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000aaa:	480f      	ldr	r0, [pc, #60]	; (8000ae8 <MX_I2C1_Init+0x78>)
 8000aac:	f006 fa9a 	bl	8006fe4 <HAL_I2C_Init>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000ab6:	f000 fb85 	bl	80011c4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000aba:	2100      	movs	r1, #0
 8000abc:	480a      	ldr	r0, [pc, #40]	; (8000ae8 <MX_I2C1_Init+0x78>)
 8000abe:	f006 fb21 	bl	8007104 <HAL_I2CEx_ConfigAnalogFilter>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000ac8:	f000 fb7c 	bl	80011c4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000acc:	2100      	movs	r1, #0
 8000ace:	4806      	ldr	r0, [pc, #24]	; (8000ae8 <MX_I2C1_Init+0x78>)
 8000ad0:	f006 fb63 	bl	800719a <HAL_I2CEx_ConfigDigitalFilter>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000ada:	f000 fb73 	bl	80011c4 <Error_Handler>
  }
  /** I2C Enable Fast Mode Plus
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 8000ade:	2001      	movs	r0, #1
 8000ae0:	f006 fba8 	bl	8007234 <HAL_I2CEx_EnableFastModePlus>

}
 8000ae4:	bf00      	nop
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	20007a28 	.word	0x20007a28
 8000aec:	40005400 	.word	0x40005400
 8000af0:	00401242 	.word	0x00401242

08000af4 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8000af8:	4b1b      	ldr	r3, [pc, #108]	; (8000b68 <MX_I2C2_Init+0x74>)
 8000afa:	4a1c      	ldr	r2, [pc, #112]	; (8000b6c <MX_I2C2_Init+0x78>)
 8000afc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10C0ECFF;
 8000afe:	4b1a      	ldr	r3, [pc, #104]	; (8000b68 <MX_I2C2_Init+0x74>)
 8000b00:	4a1b      	ldr	r2, [pc, #108]	; (8000b70 <MX_I2C2_Init+0x7c>)
 8000b02:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000b04:	4b18      	ldr	r3, [pc, #96]	; (8000b68 <MX_I2C2_Init+0x74>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b0a:	4b17      	ldr	r3, [pc, #92]	; (8000b68 <MX_I2C2_Init+0x74>)
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b10:	4b15      	ldr	r3, [pc, #84]	; (8000b68 <MX_I2C2_Init+0x74>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000b16:	4b14      	ldr	r3, [pc, #80]	; (8000b68 <MX_I2C2_Init+0x74>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b1c:	4b12      	ldr	r3, [pc, #72]	; (8000b68 <MX_I2C2_Init+0x74>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b22:	4b11      	ldr	r3, [pc, #68]	; (8000b68 <MX_I2C2_Init+0x74>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b28:	4b0f      	ldr	r3, [pc, #60]	; (8000b68 <MX_I2C2_Init+0x74>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000b2e:	480e      	ldr	r0, [pc, #56]	; (8000b68 <MX_I2C2_Init+0x74>)
 8000b30:	f006 fa58 	bl	8006fe4 <HAL_I2C_Init>
 8000b34:	4603      	mov	r3, r0
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d001      	beq.n	8000b3e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000b3a:	f000 fb43 	bl	80011c4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b3e:	2100      	movs	r1, #0
 8000b40:	4809      	ldr	r0, [pc, #36]	; (8000b68 <MX_I2C2_Init+0x74>)
 8000b42:	f006 fadf 	bl	8007104 <HAL_I2CEx_ConfigAnalogFilter>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000b4c:	f000 fb3a 	bl	80011c4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000b50:	2100      	movs	r1, #0
 8000b52:	4805      	ldr	r0, [pc, #20]	; (8000b68 <MX_I2C2_Init+0x74>)
 8000b54:	f006 fb21 	bl	800719a <HAL_I2CEx_ConfigDigitalFilter>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000b5e:	f000 fb31 	bl	80011c4 <Error_Handler>
  }

}
 8000b62:	bf00      	nop
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	20007a74 	.word	0x20007a74
 8000b6c:	40005800 	.word	0x40005800
 8000b70:	10c0ecff 	.word	0x10c0ecff

08000b74 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0

  hi2c3.Instance = I2C3;
 8000b78:	4b1b      	ldr	r3, [pc, #108]	; (8000be8 <MX_I2C3_Init+0x74>)
 8000b7a:	4a1c      	ldr	r2, [pc, #112]	; (8000bec <MX_I2C3_Init+0x78>)
 8000b7c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x10C0ECFF;
 8000b7e:	4b1a      	ldr	r3, [pc, #104]	; (8000be8 <MX_I2C3_Init+0x74>)
 8000b80:	4a1b      	ldr	r2, [pc, #108]	; (8000bf0 <MX_I2C3_Init+0x7c>)
 8000b82:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000b84:	4b18      	ldr	r3, [pc, #96]	; (8000be8 <MX_I2C3_Init+0x74>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b8a:	4b17      	ldr	r3, [pc, #92]	; (8000be8 <MX_I2C3_Init+0x74>)
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b90:	4b15      	ldr	r3, [pc, #84]	; (8000be8 <MX_I2C3_Init+0x74>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000b96:	4b14      	ldr	r3, [pc, #80]	; (8000be8 <MX_I2C3_Init+0x74>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b9c:	4b12      	ldr	r3, [pc, #72]	; (8000be8 <MX_I2C3_Init+0x74>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ba2:	4b11      	ldr	r3, [pc, #68]	; (8000be8 <MX_I2C3_Init+0x74>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ba8:	4b0f      	ldr	r3, [pc, #60]	; (8000be8 <MX_I2C3_Init+0x74>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000bae:	480e      	ldr	r0, [pc, #56]	; (8000be8 <MX_I2C3_Init+0x74>)
 8000bb0:	f006 fa18 	bl	8006fe4 <HAL_I2C_Init>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000bba:	f000 fb03 	bl	80011c4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000bbe:	2100      	movs	r1, #0
 8000bc0:	4809      	ldr	r0, [pc, #36]	; (8000be8 <MX_I2C3_Init+0x74>)
 8000bc2:	f006 fa9f 	bl	8007104 <HAL_I2CEx_ConfigAnalogFilter>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000bcc:	f000 fafa 	bl	80011c4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	4805      	ldr	r0, [pc, #20]	; (8000be8 <MX_I2C3_Init+0x74>)
 8000bd4:	f006 fae1 	bl	800719a <HAL_I2CEx_ConfigDigitalFilter>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000bde:	f000 faf1 	bl	80011c4 <Error_Handler>
  }

}
 8000be2:	bf00      	nop
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	200079dc 	.word	0x200079dc
 8000bec:	40005c00 	.word	0x40005c00
 8000bf0:	10c0ecff 	.word	0x10c0ecff

08000bf4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b08e      	sub	sp, #56	; 0x38
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c00:	2200      	movs	r2, #0
 8000c02:	601a      	str	r2, [r3, #0]
 8000c04:	605a      	str	r2, [r3, #4]
 8000c06:	609a      	str	r2, [r3, #8]
 8000c08:	60da      	str	r2, [r3, #12]
 8000c0a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4a4f      	ldr	r2, [pc, #316]	; (8000d50 <HAL_I2C_MspInit+0x15c>)
 8000c12:	4293      	cmp	r3, r2
 8000c14:	d10f      	bne.n	8000c36 <HAL_I2C_MspInit+0x42>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c16:	4b4f      	ldr	r3, [pc, #316]	; (8000d54 <HAL_I2C_MspInit+0x160>)
 8000c18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000c1c:	4a4d      	ldr	r2, [pc, #308]	; (8000d54 <HAL_I2C_MspInit+0x160>)
 8000c1e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c22:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000c26:	4b4b      	ldr	r3, [pc, #300]	; (8000d54 <HAL_I2C_MspInit+0x160>)
 8000c28:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000c2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c30:	623b      	str	r3, [r7, #32]
 8000c32:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8000c34:	e088      	b.n	8000d48 <HAL_I2C_MspInit+0x154>
  else if(i2cHandle->Instance==I2C2)
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	4a47      	ldr	r2, [pc, #284]	; (8000d58 <HAL_I2C_MspInit+0x164>)
 8000c3c:	4293      	cmp	r3, r2
 8000c3e:	d12f      	bne.n	8000ca0 <HAL_I2C_MspInit+0xac>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c40:	4b44      	ldr	r3, [pc, #272]	; (8000d54 <HAL_I2C_MspInit+0x160>)
 8000c42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c46:	4a43      	ldr	r2, [pc, #268]	; (8000d54 <HAL_I2C_MspInit+0x160>)
 8000c48:	f043 0302 	orr.w	r3, r3, #2
 8000c4c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c50:	4b40      	ldr	r3, [pc, #256]	; (8000d54 <HAL_I2C_MspInit+0x160>)
 8000c52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c56:	f003 0302 	and.w	r3, r3, #2
 8000c5a:	61fb      	str	r3, [r7, #28]
 8000c5c:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000c5e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000c62:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c64:	2312      	movs	r3, #18
 8000c66:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000c70:	2304      	movs	r3, #4
 8000c72:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c78:	4619      	mov	r1, r3
 8000c7a:	4838      	ldr	r0, [pc, #224]	; (8000d5c <HAL_I2C_MspInit+0x168>)
 8000c7c:	f005 ff9c 	bl	8006bb8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000c80:	4b34      	ldr	r3, [pc, #208]	; (8000d54 <HAL_I2C_MspInit+0x160>)
 8000c82:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000c86:	4a33      	ldr	r2, [pc, #204]	; (8000d54 <HAL_I2C_MspInit+0x160>)
 8000c88:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000c8c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000c90:	4b30      	ldr	r3, [pc, #192]	; (8000d54 <HAL_I2C_MspInit+0x160>)
 8000c92:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000c96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c9a:	61bb      	str	r3, [r7, #24]
 8000c9c:	69bb      	ldr	r3, [r7, #24]
}
 8000c9e:	e053      	b.n	8000d48 <HAL_I2C_MspInit+0x154>
  else if(i2cHandle->Instance==I2C3)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	4a2e      	ldr	r2, [pc, #184]	; (8000d60 <HAL_I2C_MspInit+0x16c>)
 8000ca6:	4293      	cmp	r3, r2
 8000ca8:	d14e      	bne.n	8000d48 <HAL_I2C_MspInit+0x154>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000caa:	4b2a      	ldr	r3, [pc, #168]	; (8000d54 <HAL_I2C_MspInit+0x160>)
 8000cac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cb0:	4a28      	ldr	r2, [pc, #160]	; (8000d54 <HAL_I2C_MspInit+0x160>)
 8000cb2:	f043 0304 	orr.w	r3, r3, #4
 8000cb6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cba:	4b26      	ldr	r3, [pc, #152]	; (8000d54 <HAL_I2C_MspInit+0x160>)
 8000cbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cc0:	f003 0304 	and.w	r3, r3, #4
 8000cc4:	617b      	str	r3, [r7, #20]
 8000cc6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cc8:	4b22      	ldr	r3, [pc, #136]	; (8000d54 <HAL_I2C_MspInit+0x160>)
 8000cca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cce:	4a21      	ldr	r2, [pc, #132]	; (8000d54 <HAL_I2C_MspInit+0x160>)
 8000cd0:	f043 0301 	orr.w	r3, r3, #1
 8000cd4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cd8:	4b1e      	ldr	r3, [pc, #120]	; (8000d54 <HAL_I2C_MspInit+0x160>)
 8000cda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cde:	f003 0301 	and.w	r3, r3, #1
 8000ce2:	613b      	str	r3, [r7, #16]
 8000ce4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000ce6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000cea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cec:	2312      	movs	r3, #18
 8000cee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000cf8:	2304      	movs	r3, #4
 8000cfa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d00:	4619      	mov	r1, r3
 8000d02:	4818      	ldr	r0, [pc, #96]	; (8000d64 <HAL_I2C_MspInit+0x170>)
 8000d04:	f005 ff58 	bl	8006bb8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000d08:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d0c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d0e:	2312      	movs	r3, #18
 8000d10:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d12:	2300      	movs	r3, #0
 8000d14:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d16:	2300      	movs	r3, #0
 8000d18:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000d1a:	2304      	movs	r3, #4
 8000d1c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d22:	4619      	mov	r1, r3
 8000d24:	4810      	ldr	r0, [pc, #64]	; (8000d68 <HAL_I2C_MspInit+0x174>)
 8000d26:	f005 ff47 	bl	8006bb8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000d2a:	4b0a      	ldr	r3, [pc, #40]	; (8000d54 <HAL_I2C_MspInit+0x160>)
 8000d2c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000d30:	4a08      	ldr	r2, [pc, #32]	; (8000d54 <HAL_I2C_MspInit+0x160>)
 8000d32:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000d36:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000d3a:	4b06      	ldr	r3, [pc, #24]	; (8000d54 <HAL_I2C_MspInit+0x160>)
 8000d3c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000d40:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000d44:	60fb      	str	r3, [r7, #12]
 8000d46:	68fb      	ldr	r3, [r7, #12]
}
 8000d48:	bf00      	nop
 8000d4a:	3738      	adds	r7, #56	; 0x38
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	40005400 	.word	0x40005400
 8000d54:	58024400 	.word	0x58024400
 8000d58:	40005800 	.word	0x40005800
 8000d5c:	58020400 	.word	0x58020400
 8000d60:	40005c00 	.word	0x40005c00
 8000d64:	58020800 	.word	0x58020800
 8000d68:	58020000 	.word	0x58020000

08000d6c <MX_IWDG1_Init>:

IWDG_HandleTypeDef hiwdg1;

/* IWDG1 init function */
void MX_IWDG1_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0

  hiwdg1.Instance = IWDG1;
 8000d70:	4b0b      	ldr	r3, [pc, #44]	; (8000da0 <MX_IWDG1_Init+0x34>)
 8000d72:	4a0c      	ldr	r2, [pc, #48]	; (8000da4 <MX_IWDG1_Init+0x38>)
 8000d74:	601a      	str	r2, [r3, #0]
  hiwdg1.Init.Prescaler = IWDG_PRESCALER_32;
 8000d76:	4b0a      	ldr	r3, [pc, #40]	; (8000da0 <MX_IWDG1_Init+0x34>)
 8000d78:	2203      	movs	r2, #3
 8000d7a:	605a      	str	r2, [r3, #4]
  hiwdg1.Init.Window = 4095;
 8000d7c:	4b08      	ldr	r3, [pc, #32]	; (8000da0 <MX_IWDG1_Init+0x34>)
 8000d7e:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000d82:	60da      	str	r2, [r3, #12]
  hiwdg1.Init.Reload = 4095;
 8000d84:	4b06      	ldr	r3, [pc, #24]	; (8000da0 <MX_IWDG1_Init+0x34>)
 8000d86:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000d8a:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg1) != HAL_OK)
 8000d8c:	4804      	ldr	r0, [pc, #16]	; (8000da0 <MX_IWDG1_Init+0x34>)
 8000d8e:	f006 fa75 	bl	800727c <HAL_IWDG_Init>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d001      	beq.n	8000d9c <MX_IWDG1_Init+0x30>
  {
    Error_Handler();
 8000d98:	f000 fa14 	bl	80011c4 <Error_Handler>
  }

}
 8000d9c:	bf00      	nop
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	20007ac0 	.word	0x20007ac0
 8000da4:	58004800 	.word	0x58004800

08000da8 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000dac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000db0:	f3bf 8f6f 	isb	sy
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000db4:	4b0b      	ldr	r3, [pc, #44]	; (8000de4 <SCB_EnableICache+0x3c>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000dbc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000dc0:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000dc4:	4b07      	ldr	r3, [pc, #28]	; (8000de4 <SCB_EnableICache+0x3c>)
 8000dc6:	695b      	ldr	r3, [r3, #20]
 8000dc8:	4a06      	ldr	r2, [pc, #24]	; (8000de4 <SCB_EnableICache+0x3c>)
 8000dca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dce:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000dd0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000dd4:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
 8000dd8:	bf00      	nop
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	e000ed00 	.word	0xe000ed00

08000de8 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b085      	sub	sp, #20
 8000dec:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000dee:	4b1d      	ldr	r3, [pc, #116]	; (8000e64 <SCB_EnableDCache+0x7c>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000df6:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000dfa:	4b1a      	ldr	r3, [pc, #104]	; (8000e64 <SCB_EnableDCache+0x7c>)
 8000dfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000e00:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	0b5b      	lsrs	r3, r3, #13
 8000e06:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000e0a:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	08db      	lsrs	r3, r3, #3
 8000e10:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000e14:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	015a      	lsls	r2, r3, #5
 8000e1a:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000e1e:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000e20:	68ba      	ldr	r2, [r7, #8]
 8000e22:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000e24:	490f      	ldr	r1, [pc, #60]	; (8000e64 <SCB_EnableDCache+0x7c>)
 8000e26:	4313      	orrs	r3, r2
 8000e28:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000e2c:	68bb      	ldr	r3, [r7, #8]
 8000e2e:	1e5a      	subs	r2, r3, #1
 8000e30:	60ba      	str	r2, [r7, #8]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d1ef      	bne.n	8000e16 <SCB_EnableDCache+0x2e>
    } while(sets-- != 0U);
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	1e5a      	subs	r2, r3, #1
 8000e3a:	60fa      	str	r2, [r7, #12]
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d1e5      	bne.n	8000e0c <SCB_EnableDCache+0x24>
 8000e40:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000e44:	4b07      	ldr	r3, [pc, #28]	; (8000e64 <SCB_EnableDCache+0x7c>)
 8000e46:	695b      	ldr	r3, [r3, #20]
 8000e48:	4a06      	ldr	r2, [pc, #24]	; (8000e64 <SCB_EnableDCache+0x7c>)
 8000e4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e4e:	6153      	str	r3, [r2, #20]
 8000e50:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000e54:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
 8000e58:	bf00      	nop
 8000e5a:	3714      	adds	r7, #20
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e62:	4770      	bx	lr
 8000e64:	e000ed00 	.word	0xe000ed00

08000e68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Boot_Mode_Sequence_0 */
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000e6e:	f000 f94f 	bl	8001110 <MPU_Config>

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8000e72:	f7ff ff99 	bl	8000da8 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8000e76:	f7ff ffb7 	bl	8000de8 <SCB_EnableDCache>

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000e7a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e7e:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000e80:	bf00      	nop
 8000e82:	4b33      	ldr	r3, [pc, #204]	; (8000f50 <main+0xe8>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d004      	beq.n	8000e98 <main+0x30>
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	1e5a      	subs	r2, r3, #1
 8000e92:	607a      	str	r2, [r7, #4]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	dcf4      	bgt.n	8000e82 <main+0x1a>
  if ( timeout < 0 )
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	da01      	bge.n	8000ea2 <main+0x3a>
  {
  Error_Handler();
 8000e9e:	f000 f991 	bl	80011c4 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ea2:	f001 fe1f 	bl	8002ae4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ea6:	f000 f855 	bl	8000f54 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000eaa:	4b29      	ldr	r3, [pc, #164]	; (8000f50 <main+0xe8>)
 8000eac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000eb0:	4a27      	ldr	r2, [pc, #156]	; (8000f50 <main+0xe8>)
 8000eb2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000eb6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000eba:	4b25      	ldr	r3, [pc, #148]	; (8000f50 <main+0xe8>)
 8000ebc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ec0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ec4:	603b      	str	r3, [r7, #0]
 8000ec6:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000ec8:	2000      	movs	r0, #0
 8000eca:	f006 f847 	bl	8006f5c <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000ece:	2100      	movs	r1, #0
 8000ed0:	2000      	movs	r0, #0
 8000ed2:	f006 f873 	bl	8006fbc <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000ed6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000eda:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000edc:	bf00      	nop
 8000ede:	4b1c      	ldr	r3, [pc, #112]	; (8000f50 <main+0xe8>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d104      	bne.n	8000ef4 <main+0x8c>
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	1e5a      	subs	r2, r3, #1
 8000eee:	607a      	str	r2, [r7, #4]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	dcf4      	bgt.n	8000ede <main+0x76>
if ( timeout < 0 )
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	da01      	bge.n	8000efe <main+0x96>
{
Error_Handler();
 8000efa:	f000 f963 	bl	80011c4 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000efe:	f7ff fd33 	bl	8000968 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f02:	f7ff fca3 	bl	800084c <MX_DMA_Init>
  MX_CRC_Init();
 8000f06:	f7ff fc5d 	bl	80007c4 <MX_CRC_Init>
  MX_I2C1_Init();
 8000f0a:	f7ff fdb1 	bl	8000a70 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000f0e:	f7ff fdf1 	bl	8000af4 <MX_I2C2_Init>
  MX_I2C3_Init();
 8000f12:	f7ff fe2f 	bl	8000b74 <MX_I2C3_Init>
  MX_QUADSPI_Init();
 8000f16:	f000 f959 	bl	80011cc <MX_QUADSPI_Init>
  MX_SPI1_Init();
 8000f1a:	f000 fa85 	bl	8001428 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000f1e:	f000 fad9 	bl	80014d4 <MX_SPI2_Init>
  MX_SPI3_Init();
 8000f22:	f000 fb2d 	bl	8001580 <MX_SPI3_Init>
  MX_SPI4_Init();
 8000f26:	f000 fb81 	bl	800162c <MX_SPI4_Init>
  MX_USART1_UART_Init();
 8000f2a:	f001 f8a5 	bl	8002078 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000f2e:	f001 f8ef 	bl	8002110 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000f32:	f001 f939 	bl	80021a8 <MX_USART3_UART_Init>
  MX_IWDG1_Init();
 8000f36:	f7ff ff19 	bl	8000d6c <MX_IWDG1_Init>
  MX_USART6_UART_Init();
 8000f3a:	f001 f981 	bl	8002240 <MX_USART6_UART_Init>
  MX_RTC_Init();
 8000f3e:	f000 fa31 	bl	80013a4 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8000f42:	f00b faf3 	bl	800c52c <osKernelInitialize>
  MX_FREERTOS_Init();
 8000f46:	f7ff fd09 	bl	800095c <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8000f4a:	f00b fb23 	bl	800c594 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f4e:	e7fe      	b.n	8000f4e <main+0xe6>
 8000f50:	58024400 	.word	0x58024400

08000f54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b0cc      	sub	sp, #304	; 0x130
 8000f58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f5a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000f5e:	224c      	movs	r2, #76	; 0x4c
 8000f60:	2100      	movs	r1, #0
 8000f62:	4618      	mov	r0, r3
 8000f64:	f01b ff75 	bl	801ce52 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f68:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000f6c:	2220      	movs	r2, #32
 8000f6e:	2100      	movs	r1, #0
 8000f70:	4618      	mov	r0, r3
 8000f72:	f01b ff6e 	bl	801ce52 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f76:	f107 0308 	add.w	r3, r7, #8
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	23bc      	movs	r3, #188	; 0xbc
 8000f7e:	461a      	mov	r2, r3
 8000f80:	2100      	movs	r1, #0
 8000f82:	f01b ff66 	bl	801ce52 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000f86:	2004      	movs	r0, #4
 8000f88:	f006 f9ce 	bl	8007328 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f8c:	1d3b      	adds	r3, r7, #4
 8000f8e:	2200      	movs	r2, #0
 8000f90:	601a      	str	r2, [r3, #0]
 8000f92:	4b5c      	ldr	r3, [pc, #368]	; (8001104 <SystemClock_Config+0x1b0>)
 8000f94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f96:	4a5b      	ldr	r2, [pc, #364]	; (8001104 <SystemClock_Config+0x1b0>)
 8000f98:	f023 0301 	bic.w	r3, r3, #1
 8000f9c:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000f9e:	4b59      	ldr	r3, [pc, #356]	; (8001104 <SystemClock_Config+0x1b0>)
 8000fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fa2:	f003 0201 	and.w	r2, r3, #1
 8000fa6:	1d3b      	adds	r3, r7, #4
 8000fa8:	601a      	str	r2, [r3, #0]
 8000faa:	4b57      	ldr	r3, [pc, #348]	; (8001108 <SystemClock_Config+0x1b4>)
 8000fac:	699b      	ldr	r3, [r3, #24]
 8000fae:	4a56      	ldr	r2, [pc, #344]	; (8001108 <SystemClock_Config+0x1b4>)
 8000fb0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000fb4:	6193      	str	r3, [r2, #24]
 8000fb6:	4b54      	ldr	r3, [pc, #336]	; (8001108 <SystemClock_Config+0x1b4>)
 8000fb8:	699b      	ldr	r3, [r3, #24]
 8000fba:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 8000fbe:	1d3b      	adds	r3, r7, #4
 8000fc0:	601a      	str	r2, [r3, #0]
 8000fc2:	1d3b      	adds	r3, r7, #4
 8000fc4:	681b      	ldr	r3, [r3, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000fc6:	bf00      	nop
 8000fc8:	4b4f      	ldr	r3, [pc, #316]	; (8001108 <SystemClock_Config+0x1b4>)
 8000fca:	699b      	ldr	r3, [r3, #24]
 8000fcc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000fd0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000fd4:	d1f8      	bne.n	8000fc8 <SystemClock_Config+0x74>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8000fd6:	230b      	movs	r3, #11
 8000fd8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000fdc:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000fe0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fea:	2340      	movs	r3, #64	; 0x40
 8000fec:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8001002:	2302      	movs	r3, #2
 8001004:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  RCC_OscInitStruct.PLL.PLLN = 64;
 8001008:	2340      	movs	r3, #64	; 0x40
 800100a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  RCC_OscInitStruct.PLL.PLLP = 2;
 800100e:	2302      	movs	r3, #2
 8001010:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001014:	2302      	movs	r3, #2
 8001016:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800101a:	2302      	movs	r3, #2
 800101c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001020:	230c      	movs	r3, #12
 8001022:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001026:	2300      	movs	r3, #0
 8001028:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800102c:	2300      	movs	r3, #0
 800102e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001032:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001036:	4618      	mov	r0, r3
 8001038:	f006 fa8a 	bl	8007550 <HAL_RCC_OscConfig>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8001042:	f000 f8bf 	bl	80011c4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001046:	233f      	movs	r3, #63	; 0x3f
 8001048:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800104c:	2303      	movs	r3, #3
 800104e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001052:	2300      	movs	r3, #0
 8001054:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001058:	2308      	movs	r3, #8
 800105a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800105e:	2340      	movs	r3, #64	; 0x40
 8001060:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001064:	2340      	movs	r3, #64	; 0x40
 8001066:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800106a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800106e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001072:	2340      	movs	r3, #64	; 0x40
 8001074:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001078:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800107c:	2102      	movs	r1, #2
 800107e:	4618      	mov	r0, r3
 8001080:	f006 fe76 	bl	8007d70 <HAL_RCC_ClockConfig>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <SystemClock_Config+0x13a>
  {
    Error_Handler();
 800108a:	f000 f89b 	bl	80011c4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART3
 800108e:	f107 0308 	add.w	r3, r7, #8
 8001092:	4a1e      	ldr	r2, [pc, #120]	; (800110c <SystemClock_Config+0x1b8>)
 8001094:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_SPI5|RCC_PERIPHCLK_SPI4
                              |RCC_PERIPHCLK_SPI3|RCC_PERIPHCLK_SPI1
                              |RCC_PERIPHCLK_SPI2|RCC_PERIPHCLK_I2C2
                              |RCC_PERIPHCLK_I2C3|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_I2C4|RCC_PERIPHCLK_QSPI;
  PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 8001096:	f107 0308 	add.w	r3, r7, #8
 800109a:	2200      	movs	r2, #0
 800109c:	649a      	str	r2, [r3, #72]	; 0x48
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 800109e:	f107 0308 	add.w	r3, r7, #8
 80010a2:	2200      	movs	r2, #0
 80010a4:	65da      	str	r2, [r3, #92]	; 0x5c
  PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 80010a6:	f107 0308 	add.w	r3, r7, #8
 80010aa:	2200      	movs	r2, #0
 80010ac:	661a      	str	r2, [r3, #96]	; 0x60
  PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 80010ae:	f107 0308 	add.w	r3, r7, #8
 80010b2:	2200      	movs	r2, #0
 80010b4:	66da      	str	r2, [r3, #108]	; 0x6c
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_HSI;
 80010b6:	f107 0308 	add.w	r3, r7, #8
 80010ba:	2203      	movs	r2, #3
 80010bc:	675a      	str	r2, [r3, #116]	; 0x74
  PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_HSI;
 80010be:	f107 0308 	add.w	r3, r7, #8
 80010c2:	2218      	movs	r2, #24
 80010c4:	679a      	str	r2, [r3, #120]	; 0x78
  PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80010c6:	f107 0308 	add.w	r3, r7, #8
 80010ca:	2200      	movs	r2, #0
 80010cc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 80010d0:	f107 0308 	add.w	r3, r7, #8
 80010d4:	2200      	movs	r2, #0
 80010d6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80010da:	f107 0308 	add.w	r3, r7, #8
 80010de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010e2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010e6:	f107 0308 	add.w	r3, r7, #8
 80010ea:	4618      	mov	r0, r3
 80010ec:	f007 fa06 	bl	80084fc <HAL_RCCEx_PeriphCLKConfig>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <SystemClock_Config+0x1a6>
  {
    Error_Handler();
 80010f6:	f000 f865 	bl	80011c4 <Error_Handler>
  }
}
 80010fa:	bf00      	nop
 80010fc:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	58000400 	.word	0x58000400
 8001108:	58024800 	.word	0x58024800
 800110c:	0240b01b 	.word	0x0240b01b

08001110 <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b084      	sub	sp, #16
 8001114:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001116:	463b      	mov	r3, r7
 8001118:	2200      	movs	r2, #0
 800111a:	601a      	str	r2, [r3, #0]
 800111c:	605a      	str	r2, [r3, #4]
 800111e:	609a      	str	r2, [r3, #8]
 8001120:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001122:	f001 fe3b 	bl	8002d9c <HAL_MPU_Disable>
  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001126:	2301      	movs	r3, #1
 8001128:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800112a:	2300      	movs	r3, #0
 800112c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30040000;
 800112e:	4b1b      	ldr	r3, [pc, #108]	; (800119c <MPU_Config+0x8c>)
 8001130:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 8001132:	230e      	movs	r3, #14
 8001134:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8001136:	2300      	movs	r3, #0
 8001138:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 800113a:	2301      	movs	r3, #1
 800113c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 800113e:	2303      	movs	r3, #3
 8001140:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001142:	2301      	movs	r3, #1
 8001144:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8001146:	2300      	movs	r3, #0
 8001148:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800114a:	2300      	movs	r3, #0
 800114c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800114e:	2300      	movs	r3, #0
 8001150:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001152:	463b      	mov	r3, r7
 8001154:	4618      	mov	r0, r3
 8001156:	f001 fe55 	bl	8002e04 <HAL_MPU_ConfigRegion>
  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800115a:	2301      	movs	r3, #1
 800115c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 800115e:	2301      	movs	r3, #1
 8001160:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30040000;
 8001162:	4b0e      	ldr	r3, [pc, #56]	; (800119c <MPU_Config+0x8c>)
 8001164:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_256B;
 8001166:	2307      	movs	r3, #7
 8001168:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 800116a:	2300      	movs	r3, #0
 800116c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800116e:	2300      	movs	r3, #0
 8001170:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001172:	2303      	movs	r3, #3
 8001174:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001176:	2301      	movs	r3, #1
 8001178:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800117a:	2301      	movs	r3, #1
 800117c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800117e:	2300      	movs	r3, #0
 8001180:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8001182:	2301      	movs	r3, #1
 8001184:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001186:	463b      	mov	r3, r7
 8001188:	4618      	mov	r0, r3
 800118a:	f001 fe3b 	bl	8002e04 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800118e:	2004      	movs	r0, #4
 8001190:	f001 fe1a 	bl	8002dc8 <HAL_MPU_Enable>

}
 8001194:	bf00      	nop
 8001196:	3710      	adds	r7, #16
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	30040000 	.word	0x30040000

080011a0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a04      	ldr	r2, [pc, #16]	; (80011c0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d101      	bne.n	80011b6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80011b2:	f001 fcd3 	bl	8002b5c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80011b6:	bf00      	nop
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	40001400 	.word	0x40001400

080011c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80011c8:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011ca:	e7fe      	b.n	80011ca <Error_Handler+0x6>

080011cc <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	af00      	add	r7, sp, #0

  hqspi.Instance = QUADSPI;
 80011d0:	4b12      	ldr	r3, [pc, #72]	; (800121c <MX_QUADSPI_Init+0x50>)
 80011d2:	4a13      	ldr	r2, [pc, #76]	; (8001220 <MX_QUADSPI_Init+0x54>)
 80011d4:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 80011d6:	4b11      	ldr	r3, [pc, #68]	; (800121c <MX_QUADSPI_Init+0x50>)
 80011d8:	22ff      	movs	r2, #255	; 0xff
 80011da:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 80011dc:	4b0f      	ldr	r3, [pc, #60]	; (800121c <MX_QUADSPI_Init+0x50>)
 80011de:	2201      	movs	r2, #1
 80011e0:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 80011e2:	4b0e      	ldr	r3, [pc, #56]	; (800121c <MX_QUADSPI_Init+0x50>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 80011e8:	4b0c      	ldr	r3, [pc, #48]	; (800121c <MX_QUADSPI_Init+0x50>)
 80011ea:	2201      	movs	r2, #1
 80011ec:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80011ee:	4b0b      	ldr	r3, [pc, #44]	; (800121c <MX_QUADSPI_Init+0x50>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80011f4:	4b09      	ldr	r3, [pc, #36]	; (800121c <MX_QUADSPI_Init+0x50>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 80011fa:	4b08      	ldr	r3, [pc, #32]	; (800121c <MX_QUADSPI_Init+0x50>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8001200:	4b06      	ldr	r3, [pc, #24]	; (800121c <MX_QUADSPI_Init+0x50>)
 8001202:	2200      	movs	r2, #0
 8001204:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8001206:	4805      	ldr	r0, [pc, #20]	; (800121c <MX_QUADSPI_Init+0x50>)
 8001208:	f006 f8e8 	bl	80073dc <HAL_QSPI_Init>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 8001212:	f7ff ffd7 	bl	80011c4 <Error_Handler>
  }

}
 8001216:	bf00      	nop
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	20007ad0 	.word	0x20007ad0
 8001220:	52005000 	.word	0x52005000

08001224 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b08c      	sub	sp, #48	; 0x30
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800122c:	f107 031c 	add.w	r3, r7, #28
 8001230:	2200      	movs	r2, #0
 8001232:	601a      	str	r2, [r3, #0]
 8001234:	605a      	str	r2, [r3, #4]
 8001236:	609a      	str	r2, [r3, #8]
 8001238:	60da      	str	r2, [r3, #12]
 800123a:	611a      	str	r2, [r3, #16]
  if(qspiHandle->Instance==QUADSPI)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4a52      	ldr	r2, [pc, #328]	; (800138c <HAL_QSPI_MspInit+0x168>)
 8001242:	4293      	cmp	r3, r2
 8001244:	f040 809e 	bne.w	8001384 <HAL_QSPI_MspInit+0x160>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001248:	4b51      	ldr	r3, [pc, #324]	; (8001390 <HAL_QSPI_MspInit+0x16c>)
 800124a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800124e:	4a50      	ldr	r2, [pc, #320]	; (8001390 <HAL_QSPI_MspInit+0x16c>)
 8001250:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001254:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 8001258:	4b4d      	ldr	r3, [pc, #308]	; (8001390 <HAL_QSPI_MspInit+0x16c>)
 800125a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800125e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001262:	61bb      	str	r3, [r7, #24]
 8001264:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001266:	4b4a      	ldr	r3, [pc, #296]	; (8001390 <HAL_QSPI_MspInit+0x16c>)
 8001268:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800126c:	4a48      	ldr	r2, [pc, #288]	; (8001390 <HAL_QSPI_MspInit+0x16c>)
 800126e:	f043 0310 	orr.w	r3, r3, #16
 8001272:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001276:	4b46      	ldr	r3, [pc, #280]	; (8001390 <HAL_QSPI_MspInit+0x16c>)
 8001278:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800127c:	f003 0310 	and.w	r3, r3, #16
 8001280:	617b      	str	r3, [r7, #20]
 8001282:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001284:	4b42      	ldr	r3, [pc, #264]	; (8001390 <HAL_QSPI_MspInit+0x16c>)
 8001286:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800128a:	4a41      	ldr	r2, [pc, #260]	; (8001390 <HAL_QSPI_MspInit+0x16c>)
 800128c:	f043 0320 	orr.w	r3, r3, #32
 8001290:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001294:	4b3e      	ldr	r3, [pc, #248]	; (8001390 <HAL_QSPI_MspInit+0x16c>)
 8001296:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800129a:	f003 0320 	and.w	r3, r3, #32
 800129e:	613b      	str	r3, [r7, #16]
 80012a0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012a2:	4b3b      	ldr	r3, [pc, #236]	; (8001390 <HAL_QSPI_MspInit+0x16c>)
 80012a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012a8:	4a39      	ldr	r2, [pc, #228]	; (8001390 <HAL_QSPI_MspInit+0x16c>)
 80012aa:	f043 0308 	orr.w	r3, r3, #8
 80012ae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80012b2:	4b37      	ldr	r3, [pc, #220]	; (8001390 <HAL_QSPI_MspInit+0x16c>)
 80012b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012b8:	f003 0308 	and.w	r3, r3, #8
 80012bc:	60fb      	str	r3, [r7, #12]
 80012be:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80012c0:	4b33      	ldr	r3, [pc, #204]	; (8001390 <HAL_QSPI_MspInit+0x16c>)
 80012c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012c6:	4a32      	ldr	r2, [pc, #200]	; (8001390 <HAL_QSPI_MspInit+0x16c>)
 80012c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012cc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80012d0:	4b2f      	ldr	r3, [pc, #188]	; (8001390 <HAL_QSPI_MspInit+0x16c>)
 80012d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012da:	60bb      	str	r3, [r7, #8]
 80012dc:	68bb      	ldr	r3, [r7, #8]
    PF9     ------> QUADSPI_BK1_IO1
    PF10     ------> QUADSPI_CLK
    PD11     ------> QUADSPI_BK1_IO0
    PG6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80012de:	2304      	movs	r3, #4
 80012e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e2:	2302      	movs	r3, #2
 80012e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e6:	2300      	movs	r3, #0
 80012e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ea:	2300      	movs	r3, #0
 80012ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80012ee:	2309      	movs	r3, #9
 80012f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012f2:	f107 031c 	add.w	r3, r7, #28
 80012f6:	4619      	mov	r1, r3
 80012f8:	4826      	ldr	r0, [pc, #152]	; (8001394 <HAL_QSPI_MspInit+0x170>)
 80012fa:	f005 fc5d 	bl	8006bb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_10;
 80012fe:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8001302:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001304:	2302      	movs	r3, #2
 8001306:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001308:	2300      	movs	r3, #0
 800130a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800130c:	2300      	movs	r3, #0
 800130e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001310:	2309      	movs	r3, #9
 8001312:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001314:	f107 031c 	add.w	r3, r7, #28
 8001318:	4619      	mov	r1, r3
 800131a:	481f      	ldr	r0, [pc, #124]	; (8001398 <HAL_QSPI_MspInit+0x174>)
 800131c:	f005 fc4c 	bl	8006bb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001320:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001324:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001326:	2302      	movs	r3, #2
 8001328:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132a:	2300      	movs	r3, #0
 800132c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800132e:	2300      	movs	r3, #0
 8001330:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001332:	230a      	movs	r3, #10
 8001334:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001336:	f107 031c 	add.w	r3, r7, #28
 800133a:	4619      	mov	r1, r3
 800133c:	4816      	ldr	r0, [pc, #88]	; (8001398 <HAL_QSPI_MspInit+0x174>)
 800133e:	f005 fc3b 	bl	8006bb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001342:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001346:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001348:	2302      	movs	r3, #2
 800134a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134c:	2300      	movs	r3, #0
 800134e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001350:	2300      	movs	r3, #0
 8001352:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001354:	2309      	movs	r3, #9
 8001356:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001358:	f107 031c 	add.w	r3, r7, #28
 800135c:	4619      	mov	r1, r3
 800135e:	480f      	ldr	r0, [pc, #60]	; (800139c <HAL_QSPI_MspInit+0x178>)
 8001360:	f005 fc2a 	bl	8006bb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001364:	2340      	movs	r3, #64	; 0x40
 8001366:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001368:	2302      	movs	r3, #2
 800136a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136c:	2300      	movs	r3, #0
 800136e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001370:	2300      	movs	r3, #0
 8001372:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001374:	230a      	movs	r3, #10
 8001376:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001378:	f107 031c 	add.w	r3, r7, #28
 800137c:	4619      	mov	r1, r3
 800137e:	4808      	ldr	r0, [pc, #32]	; (80013a0 <HAL_QSPI_MspInit+0x17c>)
 8001380:	f005 fc1a 	bl	8006bb8 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8001384:	bf00      	nop
 8001386:	3730      	adds	r7, #48	; 0x30
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	52005000 	.word	0x52005000
 8001390:	58024400 	.word	0x58024400
 8001394:	58021000 	.word	0x58021000
 8001398:	58021400 	.word	0x58021400
 800139c:	58020c00 	.word	0x58020c00
 80013a0:	58021800 	.word	0x58021800

080013a4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80013a8:	4b10      	ldr	r3, [pc, #64]	; (80013ec <MX_RTC_Init+0x48>)
 80013aa:	4a11      	ldr	r2, [pc, #68]	; (80013f0 <MX_RTC_Init+0x4c>)
 80013ac:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80013ae:	4b0f      	ldr	r3, [pc, #60]	; (80013ec <MX_RTC_Init+0x48>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80013b4:	4b0d      	ldr	r3, [pc, #52]	; (80013ec <MX_RTC_Init+0x48>)
 80013b6:	227f      	movs	r2, #127	; 0x7f
 80013b8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80013ba:	4b0c      	ldr	r3, [pc, #48]	; (80013ec <MX_RTC_Init+0x48>)
 80013bc:	22ff      	movs	r2, #255	; 0xff
 80013be:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80013c0:	4b0a      	ldr	r3, [pc, #40]	; (80013ec <MX_RTC_Init+0x48>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80013c6:	4b09      	ldr	r3, [pc, #36]	; (80013ec <MX_RTC_Init+0x48>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80013cc:	4b07      	ldr	r3, [pc, #28]	; (80013ec <MX_RTC_Init+0x48>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80013d2:	4b06      	ldr	r3, [pc, #24]	; (80013ec <MX_RTC_Init+0x48>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80013d8:	4804      	ldr	r0, [pc, #16]	; (80013ec <MX_RTC_Init+0x48>)
 80013da:	f008 fb8f 	bl	8009afc <HAL_RTC_Init>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 80013e4:	f7ff feee 	bl	80011c4 <Error_Handler>
  }

}
 80013e8:	bf00      	nop
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	20007b1c 	.word	0x20007b1c
 80013f0:	58004000 	.word	0x58004000

080013f4 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b083      	sub	sp, #12
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a07      	ldr	r2, [pc, #28]	; (8001420 <HAL_RTC_MspInit+0x2c>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d105      	bne.n	8001412 <HAL_RTC_MspInit+0x1e>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001406:	4b07      	ldr	r3, [pc, #28]	; (8001424 <HAL_RTC_MspInit+0x30>)
 8001408:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800140a:	4a06      	ldr	r2, [pc, #24]	; (8001424 <HAL_RTC_MspInit+0x30>)
 800140c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001410:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001412:	bf00      	nop
 8001414:	370c      	adds	r7, #12
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	58004000 	.word	0x58004000
 8001424:	58024400 	.word	0x58024400

08001428 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi4_rx;
DMA_HandleTypeDef hdma_spi4_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 800142c:	4b27      	ldr	r3, [pc, #156]	; (80014cc <MX_SPI1_Init+0xa4>)
 800142e:	4a28      	ldr	r2, [pc, #160]	; (80014d0 <MX_SPI1_Init+0xa8>)
 8001430:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001432:	4b26      	ldr	r3, [pc, #152]	; (80014cc <MX_SPI1_Init+0xa4>)
 8001434:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001438:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800143a:	4b24      	ldr	r3, [pc, #144]	; (80014cc <MX_SPI1_Init+0xa4>)
 800143c:	2200      	movs	r2, #0
 800143e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001440:	4b22      	ldr	r3, [pc, #136]	; (80014cc <MX_SPI1_Init+0xa4>)
 8001442:	2203      	movs	r2, #3
 8001444:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001446:	4b21      	ldr	r3, [pc, #132]	; (80014cc <MX_SPI1_Init+0xa4>)
 8001448:	2200      	movs	r2, #0
 800144a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800144c:	4b1f      	ldr	r3, [pc, #124]	; (80014cc <MX_SPI1_Init+0xa4>)
 800144e:	2200      	movs	r2, #0
 8001450:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001452:	4b1e      	ldr	r3, [pc, #120]	; (80014cc <MX_SPI1_Init+0xa4>)
 8001454:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001458:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800145a:	4b1c      	ldr	r3, [pc, #112]	; (80014cc <MX_SPI1_Init+0xa4>)
 800145c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001460:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001462:	4b1a      	ldr	r3, [pc, #104]	; (80014cc <MX_SPI1_Init+0xa4>)
 8001464:	2200      	movs	r2, #0
 8001466:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001468:	4b18      	ldr	r3, [pc, #96]	; (80014cc <MX_SPI1_Init+0xa4>)
 800146a:	2200      	movs	r2, #0
 800146c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800146e:	4b17      	ldr	r3, [pc, #92]	; (80014cc <MX_SPI1_Init+0xa4>)
 8001470:	2200      	movs	r2, #0
 8001472:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8001474:	4b15      	ldr	r3, [pc, #84]	; (80014cc <MX_SPI1_Init+0xa4>)
 8001476:	2200      	movs	r2, #0
 8001478:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800147a:	4b14      	ldr	r3, [pc, #80]	; (80014cc <MX_SPI1_Init+0xa4>)
 800147c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001480:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001482:	4b12      	ldr	r3, [pc, #72]	; (80014cc <MX_SPI1_Init+0xa4>)
 8001484:	2200      	movs	r2, #0
 8001486:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001488:	4b10      	ldr	r3, [pc, #64]	; (80014cc <MX_SPI1_Init+0xa4>)
 800148a:	2200      	movs	r2, #0
 800148c:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800148e:	4b0f      	ldr	r3, [pc, #60]	; (80014cc <MX_SPI1_Init+0xa4>)
 8001490:	2200      	movs	r2, #0
 8001492:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001494:	4b0d      	ldr	r3, [pc, #52]	; (80014cc <MX_SPI1_Init+0xa4>)
 8001496:	2200      	movs	r2, #0
 8001498:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800149a:	4b0c      	ldr	r3, [pc, #48]	; (80014cc <MX_SPI1_Init+0xa4>)
 800149c:	2200      	movs	r2, #0
 800149e:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80014a0:	4b0a      	ldr	r3, [pc, #40]	; (80014cc <MX_SPI1_Init+0xa4>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80014a6:	4b09      	ldr	r3, [pc, #36]	; (80014cc <MX_SPI1_Init+0xa4>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80014ac:	4b07      	ldr	r3, [pc, #28]	; (80014cc <MX_SPI1_Init+0xa4>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80014b2:	4b06      	ldr	r3, [pc, #24]	; (80014cc <MX_SPI1_Init+0xa4>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80014b8:	4804      	ldr	r0, [pc, #16]	; (80014cc <MX_SPI1_Init+0xa4>)
 80014ba:	f008 fc2b 	bl	8009d14 <HAL_SPI_Init>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 80014c4:	f7ff fe7e 	bl	80011c4 <Error_Handler>
  }

}
 80014c8:	bf00      	nop
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	20007eb8 	.word	0x20007eb8
 80014d0:	40013000 	.word	0x40013000

080014d4 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 80014d8:	4b27      	ldr	r3, [pc, #156]	; (8001578 <MX_SPI2_Init+0xa4>)
 80014da:	4a28      	ldr	r2, [pc, #160]	; (800157c <MX_SPI2_Init+0xa8>)
 80014dc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80014de:	4b26      	ldr	r3, [pc, #152]	; (8001578 <MX_SPI2_Init+0xa4>)
 80014e0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80014e4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80014e6:	4b24      	ldr	r3, [pc, #144]	; (8001578 <MX_SPI2_Init+0xa4>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80014ec:	4b22      	ldr	r3, [pc, #136]	; (8001578 <MX_SPI2_Init+0xa4>)
 80014ee:	2203      	movs	r2, #3
 80014f0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014f2:	4b21      	ldr	r3, [pc, #132]	; (8001578 <MX_SPI2_Init+0xa4>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014f8:	4b1f      	ldr	r3, [pc, #124]	; (8001578 <MX_SPI2_Init+0xa4>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80014fe:	4b1e      	ldr	r3, [pc, #120]	; (8001578 <MX_SPI2_Init+0xa4>)
 8001500:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001504:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001506:	4b1c      	ldr	r3, [pc, #112]	; (8001578 <MX_SPI2_Init+0xa4>)
 8001508:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800150c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800150e:	4b1a      	ldr	r3, [pc, #104]	; (8001578 <MX_SPI2_Init+0xa4>)
 8001510:	2200      	movs	r2, #0
 8001512:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001514:	4b18      	ldr	r3, [pc, #96]	; (8001578 <MX_SPI2_Init+0xa4>)
 8001516:	2200      	movs	r2, #0
 8001518:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800151a:	4b17      	ldr	r3, [pc, #92]	; (8001578 <MX_SPI2_Init+0xa4>)
 800151c:	2200      	movs	r2, #0
 800151e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001520:	4b15      	ldr	r3, [pc, #84]	; (8001578 <MX_SPI2_Init+0xa4>)
 8001522:	2200      	movs	r2, #0
 8001524:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001526:	4b14      	ldr	r3, [pc, #80]	; (8001578 <MX_SPI2_Init+0xa4>)
 8001528:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800152c:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800152e:	4b12      	ldr	r3, [pc, #72]	; (8001578 <MX_SPI2_Init+0xa4>)
 8001530:	2200      	movs	r2, #0
 8001532:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001534:	4b10      	ldr	r3, [pc, #64]	; (8001578 <MX_SPI2_Init+0xa4>)
 8001536:	2200      	movs	r2, #0
 8001538:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800153a:	4b0f      	ldr	r3, [pc, #60]	; (8001578 <MX_SPI2_Init+0xa4>)
 800153c:	2200      	movs	r2, #0
 800153e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001540:	4b0d      	ldr	r3, [pc, #52]	; (8001578 <MX_SPI2_Init+0xa4>)
 8001542:	2200      	movs	r2, #0
 8001544:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001546:	4b0c      	ldr	r3, [pc, #48]	; (8001578 <MX_SPI2_Init+0xa4>)
 8001548:	2200      	movs	r2, #0
 800154a:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800154c:	4b0a      	ldr	r3, [pc, #40]	; (8001578 <MX_SPI2_Init+0xa4>)
 800154e:	2200      	movs	r2, #0
 8001550:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001552:	4b09      	ldr	r3, [pc, #36]	; (8001578 <MX_SPI2_Init+0xa4>)
 8001554:	2200      	movs	r2, #0
 8001556:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001558:	4b07      	ldr	r3, [pc, #28]	; (8001578 <MX_SPI2_Init+0xa4>)
 800155a:	2200      	movs	r2, #0
 800155c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800155e:	4b06      	ldr	r3, [pc, #24]	; (8001578 <MX_SPI2_Init+0xa4>)
 8001560:	2200      	movs	r2, #0
 8001562:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001564:	4804      	ldr	r0, [pc, #16]	; (8001578 <MX_SPI2_Init+0xa4>)
 8001566:	f008 fbd5 	bl	8009d14 <HAL_SPI_Init>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <MX_SPI2_Init+0xa0>
  {
    Error_Handler();
 8001570:	f7ff fe28 	bl	80011c4 <Error_Handler>
  }

}
 8001574:	bf00      	nop
 8001576:	bd80      	pop	{r7, pc}
 8001578:	20007b40 	.word	0x20007b40
 800157c:	40003800 	.word	0x40003800

08001580 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8001584:	4b27      	ldr	r3, [pc, #156]	; (8001624 <MX_SPI3_Init+0xa4>)
 8001586:	4a28      	ldr	r2, [pc, #160]	; (8001628 <MX_SPI3_Init+0xa8>)
 8001588:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800158a:	4b26      	ldr	r3, [pc, #152]	; (8001624 <MX_SPI3_Init+0xa4>)
 800158c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001590:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001592:	4b24      	ldr	r3, [pc, #144]	; (8001624 <MX_SPI3_Init+0xa4>)
 8001594:	2200      	movs	r2, #0
 8001596:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8001598:	4b22      	ldr	r3, [pc, #136]	; (8001624 <MX_SPI3_Init+0xa4>)
 800159a:	2203      	movs	r2, #3
 800159c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800159e:	4b21      	ldr	r3, [pc, #132]	; (8001624 <MX_SPI3_Init+0xa4>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015a4:	4b1f      	ldr	r3, [pc, #124]	; (8001624 <MX_SPI3_Init+0xa4>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80015aa:	4b1e      	ldr	r3, [pc, #120]	; (8001624 <MX_SPI3_Init+0xa4>)
 80015ac:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80015b0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80015b2:	4b1c      	ldr	r3, [pc, #112]	; (8001624 <MX_SPI3_Init+0xa4>)
 80015b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80015b8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015ba:	4b1a      	ldr	r3, [pc, #104]	; (8001624 <MX_SPI3_Init+0xa4>)
 80015bc:	2200      	movs	r2, #0
 80015be:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80015c0:	4b18      	ldr	r3, [pc, #96]	; (8001624 <MX_SPI3_Init+0xa4>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015c6:	4b17      	ldr	r3, [pc, #92]	; (8001624 <MX_SPI3_Init+0xa4>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 80015cc:	4b15      	ldr	r3, [pc, #84]	; (8001624 <MX_SPI3_Init+0xa4>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80015d2:	4b14      	ldr	r3, [pc, #80]	; (8001624 <MX_SPI3_Init+0xa4>)
 80015d4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015d8:	635a      	str	r2, [r3, #52]	; 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80015da:	4b12      	ldr	r3, [pc, #72]	; (8001624 <MX_SPI3_Init+0xa4>)
 80015dc:	2200      	movs	r2, #0
 80015de:	639a      	str	r2, [r3, #56]	; 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80015e0:	4b10      	ldr	r3, [pc, #64]	; (8001624 <MX_SPI3_Init+0xa4>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80015e6:	4b0f      	ldr	r3, [pc, #60]	; (8001624 <MX_SPI3_Init+0xa4>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	641a      	str	r2, [r3, #64]	; 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80015ec:	4b0d      	ldr	r3, [pc, #52]	; (8001624 <MX_SPI3_Init+0xa4>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80015f2:	4b0c      	ldr	r3, [pc, #48]	; (8001624 <MX_SPI3_Init+0xa4>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	649a      	str	r2, [r3, #72]	; 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80015f8:	4b0a      	ldr	r3, [pc, #40]	; (8001624 <MX_SPI3_Init+0xa4>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80015fe:	4b09      	ldr	r3, [pc, #36]	; (8001624 <MX_SPI3_Init+0xa4>)
 8001600:	2200      	movs	r2, #0
 8001602:	651a      	str	r2, [r3, #80]	; 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001604:	4b07      	ldr	r3, [pc, #28]	; (8001624 <MX_SPI3_Init+0xa4>)
 8001606:	2200      	movs	r2, #0
 8001608:	655a      	str	r2, [r3, #84]	; 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800160a:	4b06      	ldr	r3, [pc, #24]	; (8001624 <MX_SPI3_Init+0xa4>)
 800160c:	2200      	movs	r2, #0
 800160e:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001610:	4804      	ldr	r0, [pc, #16]	; (8001624 <MX_SPI3_Init+0xa4>)
 8001612:	f008 fb7f 	bl	8009d14 <HAL_SPI_Init>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d001      	beq.n	8001620 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 800161c:	f7ff fdd2 	bl	80011c4 <Error_Handler>
  }

}
 8001620:	bf00      	nop
 8001622:	bd80      	pop	{r7, pc}
 8001624:	20007cb8 	.word	0x20007cb8
 8001628:	40003c00 	.word	0x40003c00

0800162c <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0

  hspi4.Instance = SPI4;
 8001630:	4b27      	ldr	r3, [pc, #156]	; (80016d0 <MX_SPI4_Init+0xa4>)
 8001632:	4a28      	ldr	r2, [pc, #160]	; (80016d4 <MX_SPI4_Init+0xa8>)
 8001634:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001636:	4b26      	ldr	r3, [pc, #152]	; (80016d0 <MX_SPI4_Init+0xa4>)
 8001638:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800163c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800163e:	4b24      	ldr	r3, [pc, #144]	; (80016d0 <MX_SPI4_Init+0xa4>)
 8001640:	2200      	movs	r2, #0
 8001642:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 8001644:	4b22      	ldr	r3, [pc, #136]	; (80016d0 <MX_SPI4_Init+0xa4>)
 8001646:	2203      	movs	r2, #3
 8001648:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 800164a:	4b21      	ldr	r3, [pc, #132]	; (80016d0 <MX_SPI4_Init+0xa4>)
 800164c:	2200      	movs	r2, #0
 800164e:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001650:	4b1f      	ldr	r3, [pc, #124]	; (80016d0 <MX_SPI4_Init+0xa4>)
 8001652:	2200      	movs	r2, #0
 8001654:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8001656:	4b1e      	ldr	r3, [pc, #120]	; (80016d0 <MX_SPI4_Init+0xa4>)
 8001658:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800165c:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800165e:	4b1c      	ldr	r3, [pc, #112]	; (80016d0 <MX_SPI4_Init+0xa4>)
 8001660:	2200      	movs	r2, #0
 8001662:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001664:	4b1a      	ldr	r3, [pc, #104]	; (80016d0 <MX_SPI4_Init+0xa4>)
 8001666:	2200      	movs	r2, #0
 8001668:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800166a:	4b19      	ldr	r3, [pc, #100]	; (80016d0 <MX_SPI4_Init+0xa4>)
 800166c:	2200      	movs	r2, #0
 800166e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001670:	4b17      	ldr	r3, [pc, #92]	; (80016d0 <MX_SPI4_Init+0xa4>)
 8001672:	2200      	movs	r2, #0
 8001674:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8001676:	4b16      	ldr	r3, [pc, #88]	; (80016d0 <MX_SPI4_Init+0xa4>)
 8001678:	2200      	movs	r2, #0
 800167a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800167c:	4b14      	ldr	r3, [pc, #80]	; (80016d0 <MX_SPI4_Init+0xa4>)
 800167e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001682:	635a      	str	r2, [r3, #52]	; 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001684:	4b12      	ldr	r3, [pc, #72]	; (80016d0 <MX_SPI4_Init+0xa4>)
 8001686:	2200      	movs	r2, #0
 8001688:	639a      	str	r2, [r3, #56]	; 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800168a:	4b11      	ldr	r3, [pc, #68]	; (80016d0 <MX_SPI4_Init+0xa4>)
 800168c:	2200      	movs	r2, #0
 800168e:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001690:	4b0f      	ldr	r3, [pc, #60]	; (80016d0 <MX_SPI4_Init+0xa4>)
 8001692:	2200      	movs	r2, #0
 8001694:	641a      	str	r2, [r3, #64]	; 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001696:	4b0e      	ldr	r3, [pc, #56]	; (80016d0 <MX_SPI4_Init+0xa4>)
 8001698:	2200      	movs	r2, #0
 800169a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800169c:	4b0c      	ldr	r3, [pc, #48]	; (80016d0 <MX_SPI4_Init+0xa4>)
 800169e:	2200      	movs	r2, #0
 80016a0:	649a      	str	r2, [r3, #72]	; 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80016a2:	4b0b      	ldr	r3, [pc, #44]	; (80016d0 <MX_SPI4_Init+0xa4>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80016a8:	4b09      	ldr	r3, [pc, #36]	; (80016d0 <MX_SPI4_Init+0xa4>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	651a      	str	r2, [r3, #80]	; 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80016ae:	4b08      	ldr	r3, [pc, #32]	; (80016d0 <MX_SPI4_Init+0xa4>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80016b4:	4b06      	ldr	r3, [pc, #24]	; (80016d0 <MX_SPI4_Init+0xa4>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80016ba:	4805      	ldr	r0, [pc, #20]	; (80016d0 <MX_SPI4_Init+0xa4>)
 80016bc:	f008 fb2a 	bl	8009d14 <HAL_SPI_Init>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_SPI4_Init+0x9e>
  {
    Error_Handler();
 80016c6:	f7ff fd7d 	bl	80011c4 <Error_Handler>
  }

}
 80016ca:	bf00      	nop
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	20007e30 	.word	0x20007e30
 80016d4:	40013400 	.word	0x40013400

080016d8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b090      	sub	sp, #64	; 0x40
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80016e4:	2200      	movs	r2, #0
 80016e6:	601a      	str	r2, [r3, #0]
 80016e8:	605a      	str	r2, [r3, #4]
 80016ea:	609a      	str	r2, [r3, #8]
 80016ec:	60da      	str	r2, [r3, #12]
 80016ee:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a93      	ldr	r2, [pc, #588]	; (8001944 <HAL_SPI_MspInit+0x26c>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d16b      	bne.n	80017d2 <HAL_SPI_MspInit+0xfa>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80016fa:	4b93      	ldr	r3, [pc, #588]	; (8001948 <HAL_SPI_MspInit+0x270>)
 80016fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001700:	4a91      	ldr	r2, [pc, #580]	; (8001948 <HAL_SPI_MspInit+0x270>)
 8001702:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001706:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800170a:	4b8f      	ldr	r3, [pc, #572]	; (8001948 <HAL_SPI_MspInit+0x270>)
 800170c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001710:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001714:	62bb      	str	r3, [r7, #40]	; 0x28
 8001716:	6abb      	ldr	r3, [r7, #40]	; 0x28

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream0;
 8001718:	4b8c      	ldr	r3, [pc, #560]	; (800194c <HAL_SPI_MspInit+0x274>)
 800171a:	4a8d      	ldr	r2, [pc, #564]	; (8001950 <HAL_SPI_MspInit+0x278>)
 800171c:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 800171e:	4b8b      	ldr	r3, [pc, #556]	; (800194c <HAL_SPI_MspInit+0x274>)
 8001720:	2225      	movs	r2, #37	; 0x25
 8001722:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001724:	4b89      	ldr	r3, [pc, #548]	; (800194c <HAL_SPI_MspInit+0x274>)
 8001726:	2200      	movs	r2, #0
 8001728:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800172a:	4b88      	ldr	r3, [pc, #544]	; (800194c <HAL_SPI_MspInit+0x274>)
 800172c:	2200      	movs	r2, #0
 800172e:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001730:	4b86      	ldr	r3, [pc, #536]	; (800194c <HAL_SPI_MspInit+0x274>)
 8001732:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001736:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001738:	4b84      	ldr	r3, [pc, #528]	; (800194c <HAL_SPI_MspInit+0x274>)
 800173a:	2200      	movs	r2, #0
 800173c:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800173e:	4b83      	ldr	r3, [pc, #524]	; (800194c <HAL_SPI_MspInit+0x274>)
 8001740:	2200      	movs	r2, #0
 8001742:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001744:	4b81      	ldr	r3, [pc, #516]	; (800194c <HAL_SPI_MspInit+0x274>)
 8001746:	2200      	movs	r2, #0
 8001748:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800174a:	4b80      	ldr	r3, [pc, #512]	; (800194c <HAL_SPI_MspInit+0x274>)
 800174c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001750:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001752:	4b7e      	ldr	r3, [pc, #504]	; (800194c <HAL_SPI_MspInit+0x274>)
 8001754:	2200      	movs	r2, #0
 8001756:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001758:	487c      	ldr	r0, [pc, #496]	; (800194c <HAL_SPI_MspInit+0x274>)
 800175a:	f001 fc95 	bl	8003088 <HAL_DMA_Init>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <HAL_SPI_MspInit+0x90>
    {
      Error_Handler();
 8001764:	f7ff fd2e 	bl	80011c4 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	4a78      	ldr	r2, [pc, #480]	; (800194c <HAL_SPI_MspInit+0x274>)
 800176c:	67da      	str	r2, [r3, #124]	; 0x7c
 800176e:	4a77      	ldr	r2, [pc, #476]	; (800194c <HAL_SPI_MspInit+0x274>)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Stream1;
 8001774:	4b77      	ldr	r3, [pc, #476]	; (8001954 <HAL_SPI_MspInit+0x27c>)
 8001776:	4a78      	ldr	r2, [pc, #480]	; (8001958 <HAL_SPI_MspInit+0x280>)
 8001778:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 800177a:	4b76      	ldr	r3, [pc, #472]	; (8001954 <HAL_SPI_MspInit+0x27c>)
 800177c:	2226      	movs	r2, #38	; 0x26
 800177e:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001780:	4b74      	ldr	r3, [pc, #464]	; (8001954 <HAL_SPI_MspInit+0x27c>)
 8001782:	2240      	movs	r2, #64	; 0x40
 8001784:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001786:	4b73      	ldr	r3, [pc, #460]	; (8001954 <HAL_SPI_MspInit+0x27c>)
 8001788:	2200      	movs	r2, #0
 800178a:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800178c:	4b71      	ldr	r3, [pc, #452]	; (8001954 <HAL_SPI_MspInit+0x27c>)
 800178e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001792:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001794:	4b6f      	ldr	r3, [pc, #444]	; (8001954 <HAL_SPI_MspInit+0x27c>)
 8001796:	2200      	movs	r2, #0
 8001798:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800179a:	4b6e      	ldr	r3, [pc, #440]	; (8001954 <HAL_SPI_MspInit+0x27c>)
 800179c:	2200      	movs	r2, #0
 800179e:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80017a0:	4b6c      	ldr	r3, [pc, #432]	; (8001954 <HAL_SPI_MspInit+0x27c>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80017a6:	4b6b      	ldr	r3, [pc, #428]	; (8001954 <HAL_SPI_MspInit+0x27c>)
 80017a8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80017ac:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017ae:	4b69      	ldr	r3, [pc, #420]	; (8001954 <HAL_SPI_MspInit+0x27c>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80017b4:	4867      	ldr	r0, [pc, #412]	; (8001954 <HAL_SPI_MspInit+0x27c>)
 80017b6:	f001 fc67 	bl	8003088 <HAL_DMA_Init>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <HAL_SPI_MspInit+0xec>
    {
      Error_Handler();
 80017c0:	f7ff fd00 	bl	80011c4 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	4a63      	ldr	r2, [pc, #396]	; (8001954 <HAL_SPI_MspInit+0x27c>)
 80017c8:	679a      	str	r2, [r3, #120]	; 0x78
 80017ca:	4a62      	ldr	r2, [pc, #392]	; (8001954 <HAL_SPI_MspInit+0x27c>)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 80017d0:	e222      	b.n	8001c18 <HAL_SPI_MspInit+0x540>
  else if(spiHandle->Instance==SPI2)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4a61      	ldr	r2, [pc, #388]	; (800195c <HAL_SPI_MspInit+0x284>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	f040 80cd 	bne.w	8001978 <HAL_SPI_MspInit+0x2a0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80017de:	4b5a      	ldr	r3, [pc, #360]	; (8001948 <HAL_SPI_MspInit+0x270>)
 80017e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80017e4:	4a58      	ldr	r2, [pc, #352]	; (8001948 <HAL_SPI_MspInit+0x270>)
 80017e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017ea:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80017ee:	4b56      	ldr	r3, [pc, #344]	; (8001948 <HAL_SPI_MspInit+0x270>)
 80017f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80017f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017f8:	627b      	str	r3, [r7, #36]	; 0x24
 80017fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017fc:	4b52      	ldr	r3, [pc, #328]	; (8001948 <HAL_SPI_MspInit+0x270>)
 80017fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001802:	4a51      	ldr	r2, [pc, #324]	; (8001948 <HAL_SPI_MspInit+0x270>)
 8001804:	f043 0304 	orr.w	r3, r3, #4
 8001808:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800180c:	4b4e      	ldr	r3, [pc, #312]	; (8001948 <HAL_SPI_MspInit+0x270>)
 800180e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001812:	f003 0304 	and.w	r3, r3, #4
 8001816:	623b      	str	r3, [r7, #32]
 8001818:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800181a:	4b4b      	ldr	r3, [pc, #300]	; (8001948 <HAL_SPI_MspInit+0x270>)
 800181c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001820:	4a49      	ldr	r2, [pc, #292]	; (8001948 <HAL_SPI_MspInit+0x270>)
 8001822:	f043 0301 	orr.w	r3, r3, #1
 8001826:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800182a:	4b47      	ldr	r3, [pc, #284]	; (8001948 <HAL_SPI_MspInit+0x270>)
 800182c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001830:	f003 0301 	and.w	r3, r3, #1
 8001834:	61fb      	str	r3, [r7, #28]
 8001836:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001838:	230c      	movs	r3, #12
 800183a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800183c:	2302      	movs	r3, #2
 800183e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001840:	2300      	movs	r3, #0
 8001842:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001844:	2300      	movs	r3, #0
 8001846:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001848:	2305      	movs	r3, #5
 800184a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800184c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001850:	4619      	mov	r1, r3
 8001852:	4843      	ldr	r0, [pc, #268]	; (8001960 <HAL_SPI_MspInit+0x288>)
 8001854:	f005 f9b0 	bl	8006bb8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001858:	f44f 7300 	mov.w	r3, #512	; 0x200
 800185c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800185e:	2302      	movs	r3, #2
 8001860:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001862:	2300      	movs	r3, #0
 8001864:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001866:	2300      	movs	r3, #0
 8001868:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800186a:	2305      	movs	r3, #5
 800186c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800186e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001872:	4619      	mov	r1, r3
 8001874:	483b      	ldr	r0, [pc, #236]	; (8001964 <HAL_SPI_MspInit+0x28c>)
 8001876:	f005 f99f 	bl	8006bb8 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream2;
 800187a:	4b3b      	ldr	r3, [pc, #236]	; (8001968 <HAL_SPI_MspInit+0x290>)
 800187c:	4a3b      	ldr	r2, [pc, #236]	; (800196c <HAL_SPI_MspInit+0x294>)
 800187e:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8001880:	4b39      	ldr	r3, [pc, #228]	; (8001968 <HAL_SPI_MspInit+0x290>)
 8001882:	2227      	movs	r2, #39	; 0x27
 8001884:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001886:	4b38      	ldr	r3, [pc, #224]	; (8001968 <HAL_SPI_MspInit+0x290>)
 8001888:	2200      	movs	r2, #0
 800188a:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800188c:	4b36      	ldr	r3, [pc, #216]	; (8001968 <HAL_SPI_MspInit+0x290>)
 800188e:	2200      	movs	r2, #0
 8001890:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001892:	4b35      	ldr	r3, [pc, #212]	; (8001968 <HAL_SPI_MspInit+0x290>)
 8001894:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001898:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800189a:	4b33      	ldr	r3, [pc, #204]	; (8001968 <HAL_SPI_MspInit+0x290>)
 800189c:	2200      	movs	r2, #0
 800189e:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80018a0:	4b31      	ldr	r3, [pc, #196]	; (8001968 <HAL_SPI_MspInit+0x290>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80018a6:	4b30      	ldr	r3, [pc, #192]	; (8001968 <HAL_SPI_MspInit+0x290>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80018ac:	4b2e      	ldr	r3, [pc, #184]	; (8001968 <HAL_SPI_MspInit+0x290>)
 80018ae:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80018b2:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80018b4:	4b2c      	ldr	r3, [pc, #176]	; (8001968 <HAL_SPI_MspInit+0x290>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80018ba:	482b      	ldr	r0, [pc, #172]	; (8001968 <HAL_SPI_MspInit+0x290>)
 80018bc:	f001 fbe4 	bl	8003088 <HAL_DMA_Init>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d001      	beq.n	80018ca <HAL_SPI_MspInit+0x1f2>
      Error_Handler();
 80018c6:	f7ff fc7d 	bl	80011c4 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4a26      	ldr	r2, [pc, #152]	; (8001968 <HAL_SPI_MspInit+0x290>)
 80018ce:	67da      	str	r2, [r3, #124]	; 0x7c
 80018d0:	4a25      	ldr	r2, [pc, #148]	; (8001968 <HAL_SPI_MspInit+0x290>)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi2_tx.Instance = DMA1_Stream3;
 80018d6:	4b26      	ldr	r3, [pc, #152]	; (8001970 <HAL_SPI_MspInit+0x298>)
 80018d8:	4a26      	ldr	r2, [pc, #152]	; (8001974 <HAL_SPI_MspInit+0x29c>)
 80018da:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 80018dc:	4b24      	ldr	r3, [pc, #144]	; (8001970 <HAL_SPI_MspInit+0x298>)
 80018de:	2228      	movs	r2, #40	; 0x28
 80018e0:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80018e2:	4b23      	ldr	r3, [pc, #140]	; (8001970 <HAL_SPI_MspInit+0x298>)
 80018e4:	2240      	movs	r2, #64	; 0x40
 80018e6:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018e8:	4b21      	ldr	r3, [pc, #132]	; (8001970 <HAL_SPI_MspInit+0x298>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80018ee:	4b20      	ldr	r3, [pc, #128]	; (8001970 <HAL_SPI_MspInit+0x298>)
 80018f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018f4:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80018f6:	4b1e      	ldr	r3, [pc, #120]	; (8001970 <HAL_SPI_MspInit+0x298>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80018fc:	4b1c      	ldr	r3, [pc, #112]	; (8001970 <HAL_SPI_MspInit+0x298>)
 80018fe:	2200      	movs	r2, #0
 8001900:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001902:	4b1b      	ldr	r3, [pc, #108]	; (8001970 <HAL_SPI_MspInit+0x298>)
 8001904:	2200      	movs	r2, #0
 8001906:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001908:	4b19      	ldr	r3, [pc, #100]	; (8001970 <HAL_SPI_MspInit+0x298>)
 800190a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800190e:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001910:	4b17      	ldr	r3, [pc, #92]	; (8001970 <HAL_SPI_MspInit+0x298>)
 8001912:	2200      	movs	r2, #0
 8001914:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001916:	4816      	ldr	r0, [pc, #88]	; (8001970 <HAL_SPI_MspInit+0x298>)
 8001918:	f001 fbb6 	bl	8003088 <HAL_DMA_Init>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <HAL_SPI_MspInit+0x24e>
      Error_Handler();
 8001922:	f7ff fc4f 	bl	80011c4 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	4a11      	ldr	r2, [pc, #68]	; (8001970 <HAL_SPI_MspInit+0x298>)
 800192a:	679a      	str	r2, [r3, #120]	; 0x78
 800192c:	4a10      	ldr	r2, [pc, #64]	; (8001970 <HAL_SPI_MspInit+0x298>)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8001932:	2200      	movs	r2, #0
 8001934:	2105      	movs	r1, #5
 8001936:	2024      	movs	r0, #36	; 0x24
 8001938:	f001 fa08 	bl	8002d4c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800193c:	2024      	movs	r0, #36	; 0x24
 800193e:	f001 fa1f 	bl	8002d80 <HAL_NVIC_EnableIRQ>
}
 8001942:	e169      	b.n	8001c18 <HAL_SPI_MspInit+0x540>
 8001944:	40013000 	.word	0x40013000
 8001948:	58024400 	.word	0x58024400
 800194c:	20007f40 	.word	0x20007f40
 8001950:	40020010 	.word	0x40020010
 8001954:	20008030 	.word	0x20008030
 8001958:	40020028 	.word	0x40020028
 800195c:	40003800 	.word	0x40003800
 8001960:	58020800 	.word	0x58020800
 8001964:	58020000 	.word	0x58020000
 8001968:	20007bc8 	.word	0x20007bc8
 800196c:	40020040 	.word	0x40020040
 8001970:	20007fb8 	.word	0x20007fb8
 8001974:	40020058 	.word	0x40020058
  else if(spiHandle->Instance==SPI3)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4aa8      	ldr	r2, [pc, #672]	; (8001c20 <HAL_SPI_MspInit+0x548>)
 800197e:	4293      	cmp	r3, r2
 8001980:	f040 80b3 	bne.w	8001aea <HAL_SPI_MspInit+0x412>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001984:	4ba7      	ldr	r3, [pc, #668]	; (8001c24 <HAL_SPI_MspInit+0x54c>)
 8001986:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800198a:	4aa6      	ldr	r2, [pc, #664]	; (8001c24 <HAL_SPI_MspInit+0x54c>)
 800198c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001990:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001994:	4ba3      	ldr	r3, [pc, #652]	; (8001c24 <HAL_SPI_MspInit+0x54c>)
 8001996:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800199a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800199e:	61bb      	str	r3, [r7, #24]
 80019a0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019a2:	4ba0      	ldr	r3, [pc, #640]	; (8001c24 <HAL_SPI_MspInit+0x54c>)
 80019a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80019a8:	4a9e      	ldr	r2, [pc, #632]	; (8001c24 <HAL_SPI_MspInit+0x54c>)
 80019aa:	f043 0302 	orr.w	r3, r3, #2
 80019ae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80019b2:	4b9c      	ldr	r3, [pc, #624]	; (8001c24 <HAL_SPI_MspInit+0x54c>)
 80019b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80019b8:	f003 0302 	and.w	r3, r3, #2
 80019bc:	617b      	str	r3, [r7, #20]
 80019be:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019c0:	4b98      	ldr	r3, [pc, #608]	; (8001c24 <HAL_SPI_MspInit+0x54c>)
 80019c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80019c6:	4a97      	ldr	r2, [pc, #604]	; (8001c24 <HAL_SPI_MspInit+0x54c>)
 80019c8:	f043 0304 	orr.w	r3, r3, #4
 80019cc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80019d0:	4b94      	ldr	r3, [pc, #592]	; (8001c24 <HAL_SPI_MspInit+0x54c>)
 80019d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80019d6:	f003 0304 	and.w	r3, r3, #4
 80019da:	613b      	str	r3, [r7, #16]
 80019dc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80019de:	2304      	movs	r3, #4
 80019e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e2:	2302      	movs	r3, #2
 80019e4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e6:	2300      	movs	r3, #0
 80019e8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ea:	2300      	movs	r3, #0
 80019ec:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 80019ee:	2307      	movs	r3, #7
 80019f0:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019f2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019f6:	4619      	mov	r1, r3
 80019f8:	488b      	ldr	r0, [pc, #556]	; (8001c28 <HAL_SPI_MspInit+0x550>)
 80019fa:	f005 f8dd 	bl	8006bb8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80019fe:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001a02:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a04:	2302      	movs	r3, #2
 8001a06:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001a10:	2306      	movs	r3, #6
 8001a12:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a14:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a18:	4619      	mov	r1, r3
 8001a1a:	4884      	ldr	r0, [pc, #528]	; (8001c2c <HAL_SPI_MspInit+0x554>)
 8001a1c:	f005 f8cc 	bl	8006bb8 <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA1_Stream4;
 8001a20:	4b83      	ldr	r3, [pc, #524]	; (8001c30 <HAL_SPI_MspInit+0x558>)
 8001a22:	4a84      	ldr	r2, [pc, #528]	; (8001c34 <HAL_SPI_MspInit+0x55c>)
 8001a24:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Request = DMA_REQUEST_SPI3_RX;
 8001a26:	4b82      	ldr	r3, [pc, #520]	; (8001c30 <HAL_SPI_MspInit+0x558>)
 8001a28:	223d      	movs	r2, #61	; 0x3d
 8001a2a:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a2c:	4b80      	ldr	r3, [pc, #512]	; (8001c30 <HAL_SPI_MspInit+0x558>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a32:	4b7f      	ldr	r3, [pc, #508]	; (8001c30 <HAL_SPI_MspInit+0x558>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001a38:	4b7d      	ldr	r3, [pc, #500]	; (8001c30 <HAL_SPI_MspInit+0x558>)
 8001a3a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a3e:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a40:	4b7b      	ldr	r3, [pc, #492]	; (8001c30 <HAL_SPI_MspInit+0x558>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a46:	4b7a      	ldr	r3, [pc, #488]	; (8001c30 <HAL_SPI_MspInit+0x558>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 8001a4c:	4b78      	ldr	r3, [pc, #480]	; (8001c30 <HAL_SPI_MspInit+0x558>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001a52:	4b77      	ldr	r3, [pc, #476]	; (8001c30 <HAL_SPI_MspInit+0x558>)
 8001a54:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001a58:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a5a:	4b75      	ldr	r3, [pc, #468]	; (8001c30 <HAL_SPI_MspInit+0x558>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 8001a60:	4873      	ldr	r0, [pc, #460]	; (8001c30 <HAL_SPI_MspInit+0x558>)
 8001a62:	f001 fb11 	bl	8003088 <HAL_DMA_Init>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <HAL_SPI_MspInit+0x398>
      Error_Handler();
 8001a6c:	f7ff fbaa 	bl	80011c4 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi3_rx);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	4a6f      	ldr	r2, [pc, #444]	; (8001c30 <HAL_SPI_MspInit+0x558>)
 8001a74:	67da      	str	r2, [r3, #124]	; 0x7c
 8001a76:	4a6e      	ldr	r2, [pc, #440]	; (8001c30 <HAL_SPI_MspInit+0x558>)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8001a7c:	4b6e      	ldr	r3, [pc, #440]	; (8001c38 <HAL_SPI_MspInit+0x560>)
 8001a7e:	4a6f      	ldr	r2, [pc, #444]	; (8001c3c <HAL_SPI_MspInit+0x564>)
 8001a80:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Request = DMA_REQUEST_SPI3_TX;
 8001a82:	4b6d      	ldr	r3, [pc, #436]	; (8001c38 <HAL_SPI_MspInit+0x560>)
 8001a84:	223e      	movs	r2, #62	; 0x3e
 8001a86:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a88:	4b6b      	ldr	r3, [pc, #428]	; (8001c38 <HAL_SPI_MspInit+0x560>)
 8001a8a:	2240      	movs	r2, #64	; 0x40
 8001a8c:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a8e:	4b6a      	ldr	r3, [pc, #424]	; (8001c38 <HAL_SPI_MspInit+0x560>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a94:	4b68      	ldr	r3, [pc, #416]	; (8001c38 <HAL_SPI_MspInit+0x560>)
 8001a96:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a9a:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a9c:	4b66      	ldr	r3, [pc, #408]	; (8001c38 <HAL_SPI_MspInit+0x560>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001aa2:	4b65      	ldr	r3, [pc, #404]	; (8001c38 <HAL_SPI_MspInit+0x560>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8001aa8:	4b63      	ldr	r3, [pc, #396]	; (8001c38 <HAL_SPI_MspInit+0x560>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001aae:	4b62      	ldr	r3, [pc, #392]	; (8001c38 <HAL_SPI_MspInit+0x560>)
 8001ab0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001ab4:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ab6:	4b60      	ldr	r3, [pc, #384]	; (8001c38 <HAL_SPI_MspInit+0x560>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001abc:	485e      	ldr	r0, [pc, #376]	; (8001c38 <HAL_SPI_MspInit+0x560>)
 8001abe:	f001 fae3 	bl	8003088 <HAL_DMA_Init>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d001      	beq.n	8001acc <HAL_SPI_MspInit+0x3f4>
      Error_Handler();
 8001ac8:	f7ff fb7c 	bl	80011c4 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi3_tx);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	4a5a      	ldr	r2, [pc, #360]	; (8001c38 <HAL_SPI_MspInit+0x560>)
 8001ad0:	679a      	str	r2, [r3, #120]	; 0x78
 8001ad2:	4a59      	ldr	r2, [pc, #356]	; (8001c38 <HAL_SPI_MspInit+0x560>)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8001ad8:	2200      	movs	r2, #0
 8001ada:	2105      	movs	r1, #5
 8001adc:	2033      	movs	r0, #51	; 0x33
 8001ade:	f001 f935 	bl	8002d4c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8001ae2:	2033      	movs	r0, #51	; 0x33
 8001ae4:	f001 f94c 	bl	8002d80 <HAL_NVIC_EnableIRQ>
}
 8001ae8:	e096      	b.n	8001c18 <HAL_SPI_MspInit+0x540>
  else if(spiHandle->Instance==SPI4)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a54      	ldr	r2, [pc, #336]	; (8001c40 <HAL_SPI_MspInit+0x568>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	f040 8091 	bne.w	8001c18 <HAL_SPI_MspInit+0x540>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8001af6:	4b4b      	ldr	r3, [pc, #300]	; (8001c24 <HAL_SPI_MspInit+0x54c>)
 8001af8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001afc:	4a49      	ldr	r2, [pc, #292]	; (8001c24 <HAL_SPI_MspInit+0x54c>)
 8001afe:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001b02:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001b06:	4b47      	ldr	r3, [pc, #284]	; (8001c24 <HAL_SPI_MspInit+0x54c>)
 8001b08:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001b0c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001b10:	60fb      	str	r3, [r7, #12]
 8001b12:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b14:	4b43      	ldr	r3, [pc, #268]	; (8001c24 <HAL_SPI_MspInit+0x54c>)
 8001b16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b1a:	4a42      	ldr	r2, [pc, #264]	; (8001c24 <HAL_SPI_MspInit+0x54c>)
 8001b1c:	f043 0310 	orr.w	r3, r3, #16
 8001b20:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001b24:	4b3f      	ldr	r3, [pc, #252]	; (8001c24 <HAL_SPI_MspInit+0x54c>)
 8001b26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b2a:	f003 0310 	and.w	r3, r3, #16
 8001b2e:	60bb      	str	r3, [r7, #8]
 8001b30:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_12;
 8001b32:	f44f 5383 	mov.w	r3, #4192	; 0x1060
 8001b36:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b38:	2302      	movs	r3, #2
 8001b3a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b40:	2300      	movs	r3, #0
 8001b42:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001b44:	2305      	movs	r3, #5
 8001b46:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b48:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	483d      	ldr	r0, [pc, #244]	; (8001c44 <HAL_SPI_MspInit+0x56c>)
 8001b50:	f005 f832 	bl	8006bb8 <HAL_GPIO_Init>
    hdma_spi4_rx.Instance = DMA1_Stream6;
 8001b54:	4b3c      	ldr	r3, [pc, #240]	; (8001c48 <HAL_SPI_MspInit+0x570>)
 8001b56:	4a3d      	ldr	r2, [pc, #244]	; (8001c4c <HAL_SPI_MspInit+0x574>)
 8001b58:	601a      	str	r2, [r3, #0]
    hdma_spi4_rx.Init.Request = DMA_REQUEST_SPI4_RX;
 8001b5a:	4b3b      	ldr	r3, [pc, #236]	; (8001c48 <HAL_SPI_MspInit+0x570>)
 8001b5c:	2253      	movs	r2, #83	; 0x53
 8001b5e:	605a      	str	r2, [r3, #4]
    hdma_spi4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b60:	4b39      	ldr	r3, [pc, #228]	; (8001c48 <HAL_SPI_MspInit+0x570>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	609a      	str	r2, [r3, #8]
    hdma_spi4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b66:	4b38      	ldr	r3, [pc, #224]	; (8001c48 <HAL_SPI_MspInit+0x570>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	60da      	str	r2, [r3, #12]
    hdma_spi4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001b6c:	4b36      	ldr	r3, [pc, #216]	; (8001c48 <HAL_SPI_MspInit+0x570>)
 8001b6e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b72:	611a      	str	r2, [r3, #16]
    hdma_spi4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b74:	4b34      	ldr	r3, [pc, #208]	; (8001c48 <HAL_SPI_MspInit+0x570>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	615a      	str	r2, [r3, #20]
    hdma_spi4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b7a:	4b33      	ldr	r3, [pc, #204]	; (8001c48 <HAL_SPI_MspInit+0x570>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	619a      	str	r2, [r3, #24]
    hdma_spi4_rx.Init.Mode = DMA_NORMAL;
 8001b80:	4b31      	ldr	r3, [pc, #196]	; (8001c48 <HAL_SPI_MspInit+0x570>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	61da      	str	r2, [r3, #28]
    hdma_spi4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001b86:	4b30      	ldr	r3, [pc, #192]	; (8001c48 <HAL_SPI_MspInit+0x570>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	621a      	str	r2, [r3, #32]
    hdma_spi4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b8c:	4b2e      	ldr	r3, [pc, #184]	; (8001c48 <HAL_SPI_MspInit+0x570>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi4_rx) != HAL_OK)
 8001b92:	482d      	ldr	r0, [pc, #180]	; (8001c48 <HAL_SPI_MspInit+0x570>)
 8001b94:	f001 fa78 	bl	8003088 <HAL_DMA_Init>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <HAL_SPI_MspInit+0x4ca>
      Error_Handler();
 8001b9e:	f7ff fb11 	bl	80011c4 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi4_rx);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	4a28      	ldr	r2, [pc, #160]	; (8001c48 <HAL_SPI_MspInit+0x570>)
 8001ba6:	67da      	str	r2, [r3, #124]	; 0x7c
 8001ba8:	4a27      	ldr	r2, [pc, #156]	; (8001c48 <HAL_SPI_MspInit+0x570>)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi4_tx.Instance = DMA1_Stream7;
 8001bae:	4b28      	ldr	r3, [pc, #160]	; (8001c50 <HAL_SPI_MspInit+0x578>)
 8001bb0:	4a28      	ldr	r2, [pc, #160]	; (8001c54 <HAL_SPI_MspInit+0x57c>)
 8001bb2:	601a      	str	r2, [r3, #0]
    hdma_spi4_tx.Init.Request = DMA_REQUEST_SPI4_TX;
 8001bb4:	4b26      	ldr	r3, [pc, #152]	; (8001c50 <HAL_SPI_MspInit+0x578>)
 8001bb6:	2254      	movs	r2, #84	; 0x54
 8001bb8:	605a      	str	r2, [r3, #4]
    hdma_spi4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001bba:	4b25      	ldr	r3, [pc, #148]	; (8001c50 <HAL_SPI_MspInit+0x578>)
 8001bbc:	2240      	movs	r2, #64	; 0x40
 8001bbe:	609a      	str	r2, [r3, #8]
    hdma_spi4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bc0:	4b23      	ldr	r3, [pc, #140]	; (8001c50 <HAL_SPI_MspInit+0x578>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	60da      	str	r2, [r3, #12]
    hdma_spi4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001bc6:	4b22      	ldr	r3, [pc, #136]	; (8001c50 <HAL_SPI_MspInit+0x578>)
 8001bc8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001bcc:	611a      	str	r2, [r3, #16]
    hdma_spi4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001bce:	4b20      	ldr	r3, [pc, #128]	; (8001c50 <HAL_SPI_MspInit+0x578>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	615a      	str	r2, [r3, #20]
    hdma_spi4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001bd4:	4b1e      	ldr	r3, [pc, #120]	; (8001c50 <HAL_SPI_MspInit+0x578>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	619a      	str	r2, [r3, #24]
    hdma_spi4_tx.Init.Mode = DMA_NORMAL;
 8001bda:	4b1d      	ldr	r3, [pc, #116]	; (8001c50 <HAL_SPI_MspInit+0x578>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	61da      	str	r2, [r3, #28]
    hdma_spi4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001be0:	4b1b      	ldr	r3, [pc, #108]	; (8001c50 <HAL_SPI_MspInit+0x578>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	621a      	str	r2, [r3, #32]
    hdma_spi4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001be6:	4b1a      	ldr	r3, [pc, #104]	; (8001c50 <HAL_SPI_MspInit+0x578>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi4_tx) != HAL_OK)
 8001bec:	4818      	ldr	r0, [pc, #96]	; (8001c50 <HAL_SPI_MspInit+0x578>)
 8001bee:	f001 fa4b 	bl	8003088 <HAL_DMA_Init>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <HAL_SPI_MspInit+0x524>
      Error_Handler();
 8001bf8:	f7ff fae4 	bl	80011c4 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi4_tx);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	4a14      	ldr	r2, [pc, #80]	; (8001c50 <HAL_SPI_MspInit+0x578>)
 8001c00:	679a      	str	r2, [r3, #120]	; 0x78
 8001c02:	4a13      	ldr	r2, [pc, #76]	; (8001c50 <HAL_SPI_MspInit+0x578>)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI4_IRQn, 5, 0);
 8001c08:	2200      	movs	r2, #0
 8001c0a:	2105      	movs	r1, #5
 8001c0c:	2054      	movs	r0, #84	; 0x54
 8001c0e:	f001 f89d 	bl	8002d4c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 8001c12:	2054      	movs	r0, #84	; 0x54
 8001c14:	f001 f8b4 	bl	8002d80 <HAL_NVIC_EnableIRQ>
}
 8001c18:	bf00      	nop
 8001c1a:	3740      	adds	r7, #64	; 0x40
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	40003c00 	.word	0x40003c00
 8001c24:	58024400 	.word	0x58024400
 8001c28:	58020400 	.word	0x58020400
 8001c2c:	58020800 	.word	0x58020800
 8001c30:	200080a8 	.word	0x200080a8
 8001c34:	40020070 	.word	0x40020070
 8001c38:	20007d40 	.word	0x20007d40
 8001c3c:	40020088 	.word	0x40020088
 8001c40:	40013400 	.word	0x40013400
 8001c44:	58021000 	.word	0x58021000
 8001c48:	20007c40 	.word	0x20007c40
 8001c4c:	400200a0 	.word	0x400200a0
 8001c50:	20007db8 	.word	0x20007db8
 8001c54:	400200b8 	.word	0x400200b8

08001c58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c5e:	4b0c      	ldr	r3, [pc, #48]	; (8001c90 <HAL_MspInit+0x38>)
 8001c60:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001c64:	4a0a      	ldr	r2, [pc, #40]	; (8001c90 <HAL_MspInit+0x38>)
 8001c66:	f043 0302 	orr.w	r3, r3, #2
 8001c6a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001c6e:	4b08      	ldr	r3, [pc, #32]	; (8001c90 <HAL_MspInit+0x38>)
 8001c70:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001c74:	f003 0302 	and.w	r3, r3, #2
 8001c78:	607b      	str	r3, [r7, #4]
 8001c7a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	210f      	movs	r1, #15
 8001c80:	f06f 0001 	mvn.w	r0, #1
 8001c84:	f001 f862 	bl	8002d4c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c88:	bf00      	nop
 8001c8a:	3708      	adds	r7, #8
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	58024400 	.word	0x58024400

08001c94 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b090      	sub	sp, #64	; 0x40
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM7 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2b0f      	cmp	r3, #15
 8001ca0:	d827      	bhi.n	8001cf2 <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0U);
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	6879      	ldr	r1, [r7, #4]
 8001ca6:	2037      	movs	r0, #55	; 0x37
 8001ca8:	f001 f850 	bl	8002d4c <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001cac:	2037      	movs	r0, #55	; 0x37
 8001cae:	f001 f867 	bl	8002d80 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8001cb2:	4a29      	ldr	r2, [pc, #164]	; (8001d58 <HAL_InitTick+0xc4>)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8001cb8:	4b28      	ldr	r3, [pc, #160]	; (8001d5c <HAL_InitTick+0xc8>)
 8001cba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001cbe:	4a27      	ldr	r2, [pc, #156]	; (8001d5c <HAL_InitTick+0xc8>)
 8001cc0:	f043 0320 	orr.w	r3, r3, #32
 8001cc4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001cc8:	4b24      	ldr	r3, [pc, #144]	; (8001d5c <HAL_InitTick+0xc8>)
 8001cca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001cce:	f003 0320 	and.w	r3, r3, #32
 8001cd2:	60fb      	str	r3, [r7, #12]
 8001cd4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001cd6:	f107 0210 	add.w	r2, r7, #16
 8001cda:	f107 0314 	add.w	r3, r7, #20
 8001cde:	4611      	mov	r1, r2
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f006 fbc9 	bl	8008478 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001ce6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ce8:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001cea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d106      	bne.n	8001cfe <HAL_InitTick+0x6a>
 8001cf0:	e001      	b.n	8001cf6 <HAL_InitTick+0x62>
    return HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e02b      	b.n	8001d4e <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001cf6:	f006 fb93 	bl	8008420 <HAL_RCC_GetPCLK1Freq>
 8001cfa:	63f8      	str	r0, [r7, #60]	; 0x3c
 8001cfc:	e004      	b.n	8001d08 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001cfe:	f006 fb8f 	bl	8008420 <HAL_RCC_GetPCLK1Freq>
 8001d02:	4603      	mov	r3, r0
 8001d04:	005b      	lsls	r3, r3, #1
 8001d06:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001d08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d0a:	4a15      	ldr	r2, [pc, #84]	; (8001d60 <HAL_InitTick+0xcc>)
 8001d0c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d10:	0c9b      	lsrs	r3, r3, #18
 8001d12:	3b01      	subs	r3, #1
 8001d14:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8001d16:	4b13      	ldr	r3, [pc, #76]	; (8001d64 <HAL_InitTick+0xd0>)
 8001d18:	4a13      	ldr	r2, [pc, #76]	; (8001d68 <HAL_InitTick+0xd4>)
 8001d1a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8001d1c:	4b11      	ldr	r3, [pc, #68]	; (8001d64 <HAL_InitTick+0xd0>)
 8001d1e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001d22:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8001d24:	4a0f      	ldr	r2, [pc, #60]	; (8001d64 <HAL_InitTick+0xd0>)
 8001d26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d28:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8001d2a:	4b0e      	ldr	r3, [pc, #56]	; (8001d64 <HAL_InitTick+0xd0>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d30:	4b0c      	ldr	r3, [pc, #48]	; (8001d64 <HAL_InitTick+0xd0>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8001d36:	480b      	ldr	r0, [pc, #44]	; (8001d64 <HAL_InitTick+0xd0>)
 8001d38:	f008 fbc3 	bl	800a4c2 <HAL_TIM_Base_Init>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d104      	bne.n	8001d4c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 8001d42:	4808      	ldr	r0, [pc, #32]	; (8001d64 <HAL_InitTick+0xd0>)
 8001d44:	f008 fc1e 	bl	800a584 <HAL_TIM_Base_Start_IT>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	e000      	b.n	8001d4e <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8001d4c:	2301      	movs	r3, #1
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3740      	adds	r7, #64	; 0x40
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	20000008 	.word	0x20000008
 8001d5c:	58024400 	.word	0x58024400
 8001d60:	431bde83 	.word	0x431bde83
 8001d64:	20008120 	.word	0x20008120
 8001d68:	40001400 	.word	0x40001400

08001d6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d70:	e7fe      	b.n	8001d70 <NMI_Handler+0x4>

08001d72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d72:	b480      	push	{r7}
 8001d74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d76:	e7fe      	b.n	8001d76 <HardFault_Handler+0x4>

08001d78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d7c:	e7fe      	b.n	8001d7c <MemManage_Handler+0x4>

08001d7e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d82:	e7fe      	b.n	8001d82 <BusFault_Handler+0x4>

08001d84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d88:	e7fe      	b.n	8001d88 <UsageFault_Handler+0x4>

08001d8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d8e:	bf00      	nop
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr

08001d98 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001d9c:	4802      	ldr	r0, [pc, #8]	; (8001da8 <DMA1_Stream2_IRQHandler+0x10>)
 8001d9e:	f001 ff13 	bl	8003bc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001da2:	bf00      	nop
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	20007bc8 	.word	0x20007bc8

08001dac <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001db0:	4802      	ldr	r0, [pc, #8]	; (8001dbc <DMA1_Stream3_IRQHandler+0x10>)
 8001db2:	f001 ff09 	bl	8003bc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001db6:	bf00      	nop
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	20007fb8 	.word	0x20007fb8

08001dc0 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 8001dc4:	4802      	ldr	r0, [pc, #8]	; (8001dd0 <DMA1_Stream4_IRQHandler+0x10>)
 8001dc6:	f001 feff 	bl	8003bc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001dca:	bf00      	nop
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	200080a8 	.word	0x200080a8

08001dd4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8001dd8:	4802      	ldr	r0, [pc, #8]	; (8001de4 <DMA1_Stream5_IRQHandler+0x10>)
 8001dda:	f001 fef5 	bl	8003bc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001dde:	bf00      	nop
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	20007d40 	.word	0x20007d40

08001de8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_rx);
 8001dec:	4802      	ldr	r0, [pc, #8]	; (8001df8 <DMA1_Stream6_IRQHandler+0x10>)
 8001dee:	f001 feeb 	bl	8003bc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001df2:	bf00      	nop
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	20007c40 	.word	0x20007c40

08001dfc <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001e00:	4802      	ldr	r0, [pc, #8]	; (8001e0c <SPI2_IRQHandler+0x10>)
 8001e02:	f008 f87f 	bl	8009f04 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001e06:	bf00      	nop
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	20007b40 	.word	0x20007b40

08001e10 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_tx);
 8001e14:	4802      	ldr	r0, [pc, #8]	; (8001e20 <DMA1_Stream7_IRQHandler+0x10>)
 8001e16:	f001 fed7 	bl	8003bc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8001e1a:	bf00      	nop
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	20007db8 	.word	0x20007db8

08001e24 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8001e28:	4802      	ldr	r0, [pc, #8]	; (8001e34 <SPI3_IRQHandler+0x10>)
 8001e2a:	f008 f86b 	bl	8009f04 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8001e2e:	bf00      	nop
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	20007cb8 	.word	0x20007cb8

08001e38 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001e3c:	4802      	ldr	r0, [pc, #8]	; (8001e48 <TIM7_IRQHandler+0x10>)
 8001e3e:	f008 fbd7 	bl	800a5f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001e42:	bf00      	nop
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	20008120 	.word	0x20008120

08001e4c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001e50:	4802      	ldr	r0, [pc, #8]	; (8001e5c <DMA2_Stream0_IRQHandler+0x10>)
 8001e52:	f001 feb9 	bl	8003bc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001e56:	bf00      	nop
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	200084c8 	.word	0x200084c8

08001e60 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001e64:	4802      	ldr	r0, [pc, #8]	; (8001e70 <DMA2_Stream1_IRQHandler+0x10>)
 8001e66:	f001 feaf 	bl	8003bc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001e6a:	bf00      	nop
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	200083d8 	.word	0x200083d8

08001e74 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001e78:	4802      	ldr	r0, [pc, #8]	; (8001e84 <DMA2_Stream4_IRQHandler+0x10>)
 8001e7a:	f001 fea5 	bl	8003bc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8001e7e:	bf00      	nop
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	2000816c 	.word	0x2000816c

08001e88 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001e8c:	4802      	ldr	r0, [pc, #8]	; (8001e98 <ETH_IRQHandler+0x10>)
 8001e8e:	f003 fcdb 	bl	8005848 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001e92:	bf00      	nop
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	2000884c 	.word	0x2000884c

08001e9c <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001ea0:	4802      	ldr	r0, [pc, #8]	; (8001eac <DMA2_Stream5_IRQHandler+0x10>)
 8001ea2:	f001 fe91 	bl	8003bc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8001ea6:	bf00      	nop
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	20008540 	.word	0x20008540

08001eb0 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8001eb4:	4802      	ldr	r0, [pc, #8]	; (8001ec0 <DMA2_Stream6_IRQHandler+0x10>)
 8001eb6:	f001 fe87 	bl	8003bc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8001eba:	bf00      	nop
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	200081e4 	.word	0x200081e4

08001ec4 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8001ec8:	4802      	ldr	r0, [pc, #8]	; (8001ed4 <DMA2_Stream7_IRQHandler+0x10>)
 8001eca:	f001 fe7d 	bl	8003bc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8001ece:	bf00      	nop
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	20008450 	.word	0x20008450

08001ed8 <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 8001edc:	4802      	ldr	r0, [pc, #8]	; (8001ee8 <SPI4_IRQHandler+0x10>)
 8001ede:	f008 f811 	bl	8009f04 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 8001ee2:	bf00      	nop
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	20007e30 	.word	0x20007e30

08001eec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
	return 1;
 8001ef0:	2301      	movs	r3, #1
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efa:	4770      	bx	lr

08001efc <_kill>:

int _kill(int pid, int sig)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
 8001f04:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001f06:	f01a ff35 	bl	801cd74 <__errno>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	2316      	movs	r3, #22
 8001f0e:	6013      	str	r3, [r2, #0]
	return -1;
 8001f10:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3708      	adds	r7, #8
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}

08001f1c <_exit>:

void _exit (int status)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b082      	sub	sp, #8
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001f24:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	f7ff ffe7 	bl	8001efc <_kill>
	while (1) {}		/* Make sure we hang here */
 8001f2e:	e7fe      	b.n	8001f2e <_exit+0x12>

08001f30 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b086      	sub	sp, #24
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	60f8      	str	r0, [r7, #12]
 8001f38:	60b9      	str	r1, [r7, #8]
 8001f3a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	617b      	str	r3, [r7, #20]
 8001f40:	e00a      	b.n	8001f58 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001f42:	f3af 8000 	nop.w
 8001f46:	4601      	mov	r1, r0
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	1c5a      	adds	r2, r3, #1
 8001f4c:	60ba      	str	r2, [r7, #8]
 8001f4e:	b2ca      	uxtb	r2, r1
 8001f50:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	3301      	adds	r3, #1
 8001f56:	617b      	str	r3, [r7, #20]
 8001f58:	697a      	ldr	r2, [r7, #20]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	dbf0      	blt.n	8001f42 <_read+0x12>
	}

return len;
 8001f60:	687b      	ldr	r3, [r7, #4]
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3718      	adds	r7, #24
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}

08001f6a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f6a:	b580      	push	{r7, lr}
 8001f6c:	b086      	sub	sp, #24
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	60f8      	str	r0, [r7, #12]
 8001f72:	60b9      	str	r1, [r7, #8]
 8001f74:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f76:	2300      	movs	r3, #0
 8001f78:	617b      	str	r3, [r7, #20]
 8001f7a:	e009      	b.n	8001f90 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	1c5a      	adds	r2, r3, #1
 8001f80:	60ba      	str	r2, [r7, #8]
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	4618      	mov	r0, r3
 8001f86:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	617b      	str	r3, [r7, #20]
 8001f90:	697a      	ldr	r2, [r7, #20]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	429a      	cmp	r2, r3
 8001f96:	dbf1      	blt.n	8001f7c <_write+0x12>
	}
	return len;
 8001f98:	687b      	ldr	r3, [r7, #4]
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3718      	adds	r7, #24
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}

08001fa2 <_close>:

int _close(int file)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	b083      	sub	sp, #12
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
	return -1;
 8001faa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	370c      	adds	r7, #12
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr

08001fba <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001fba:	b480      	push	{r7}
 8001fbc:	b083      	sub	sp, #12
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	6078      	str	r0, [r7, #4]
 8001fc2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001fca:	605a      	str	r2, [r3, #4]
	return 0;
 8001fcc:	2300      	movs	r3, #0
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	370c      	adds	r7, #12
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr

08001fda <_isatty>:

int _isatty(int file)
{
 8001fda:	b480      	push	{r7}
 8001fdc:	b083      	sub	sp, #12
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
	return 1;
 8001fe2:	2301      	movs	r3, #1
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b085      	sub	sp, #20
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	60f8      	str	r0, [r7, #12]
 8001ff8:	60b9      	str	r1, [r7, #8]
 8001ffa:	607a      	str	r2, [r7, #4]
	return 0;
 8001ffc:	2300      	movs	r3, #0
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3714      	adds	r7, #20
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr
	...

0800200c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b086      	sub	sp, #24
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002014:	4a14      	ldr	r2, [pc, #80]	; (8002068 <_sbrk+0x5c>)
 8002016:	4b15      	ldr	r3, [pc, #84]	; (800206c <_sbrk+0x60>)
 8002018:	1ad3      	subs	r3, r2, r3
 800201a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002020:	4b13      	ldr	r3, [pc, #76]	; (8002070 <_sbrk+0x64>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d102      	bne.n	800202e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002028:	4b11      	ldr	r3, [pc, #68]	; (8002070 <_sbrk+0x64>)
 800202a:	4a12      	ldr	r2, [pc, #72]	; (8002074 <_sbrk+0x68>)
 800202c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800202e:	4b10      	ldr	r3, [pc, #64]	; (8002070 <_sbrk+0x64>)
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	4413      	add	r3, r2
 8002036:	693a      	ldr	r2, [r7, #16]
 8002038:	429a      	cmp	r2, r3
 800203a:	d207      	bcs.n	800204c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800203c:	f01a fe9a 	bl	801cd74 <__errno>
 8002040:	4602      	mov	r2, r0
 8002042:	230c      	movs	r3, #12
 8002044:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8002046:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800204a:	e009      	b.n	8002060 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800204c:	4b08      	ldr	r3, [pc, #32]	; (8002070 <_sbrk+0x64>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002052:	4b07      	ldr	r3, [pc, #28]	; (8002070 <_sbrk+0x64>)
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	4413      	add	r3, r2
 800205a:	4a05      	ldr	r2, [pc, #20]	; (8002070 <_sbrk+0x64>)
 800205c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800205e:	68fb      	ldr	r3, [r7, #12]
}
 8002060:	4618      	mov	r0, r3
 8002062:	3718      	adds	r7, #24
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}
 8002068:	20020000 	.word	0x20020000
 800206c:	00000400 	.word	0x00000400
 8002070:	20001ab8 	.word	0x20001ab8
 8002074:	2000ba60 	.word	0x2000ba60

08002078 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart6_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 800207c:	4b22      	ldr	r3, [pc, #136]	; (8002108 <MX_USART1_UART_Init+0x90>)
 800207e:	4a23      	ldr	r2, [pc, #140]	; (800210c <MX_USART1_UART_Init+0x94>)
 8002080:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002082:	4b21      	ldr	r3, [pc, #132]	; (8002108 <MX_USART1_UART_Init+0x90>)
 8002084:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002088:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800208a:	4b1f      	ldr	r3, [pc, #124]	; (8002108 <MX_USART1_UART_Init+0x90>)
 800208c:	2200      	movs	r2, #0
 800208e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002090:	4b1d      	ldr	r3, [pc, #116]	; (8002108 <MX_USART1_UART_Init+0x90>)
 8002092:	2200      	movs	r2, #0
 8002094:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002096:	4b1c      	ldr	r3, [pc, #112]	; (8002108 <MX_USART1_UART_Init+0x90>)
 8002098:	2200      	movs	r2, #0
 800209a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800209c:	4b1a      	ldr	r3, [pc, #104]	; (8002108 <MX_USART1_UART_Init+0x90>)
 800209e:	220c      	movs	r2, #12
 80020a0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020a2:	4b19      	ldr	r3, [pc, #100]	; (8002108 <MX_USART1_UART_Init+0x90>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80020a8:	4b17      	ldr	r3, [pc, #92]	; (8002108 <MX_USART1_UART_Init+0x90>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80020ae:	4b16      	ldr	r3, [pc, #88]	; (8002108 <MX_USART1_UART_Init+0x90>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80020b4:	4b14      	ldr	r3, [pc, #80]	; (8002108 <MX_USART1_UART_Init+0x90>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80020ba:	4b13      	ldr	r3, [pc, #76]	; (8002108 <MX_USART1_UART_Init+0x90>)
 80020bc:	2200      	movs	r2, #0
 80020be:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80020c0:	4811      	ldr	r0, [pc, #68]	; (8002108 <MX_USART1_UART_Init+0x90>)
 80020c2:	f008 fc95 	bl	800a9f0 <HAL_UART_Init>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d001      	beq.n	80020d0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80020cc:	f7ff f87a 	bl	80011c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020d0:	2100      	movs	r1, #0
 80020d2:	480d      	ldr	r0, [pc, #52]	; (8002108 <MX_USART1_UART_Init+0x90>)
 80020d4:	f009 fcc5 	bl	800ba62 <HAL_UARTEx_SetTxFifoThreshold>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d001      	beq.n	80020e2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80020de:	f7ff f871 	bl	80011c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020e2:	2100      	movs	r1, #0
 80020e4:	4808      	ldr	r0, [pc, #32]	; (8002108 <MX_USART1_UART_Init+0x90>)
 80020e6:	f009 fcfa 	bl	800bade <HAL_UARTEx_SetRxFifoThreshold>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d001      	beq.n	80020f4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80020f0:	f7ff f868 	bl	80011c4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80020f4:	4804      	ldr	r0, [pc, #16]	; (8002108 <MX_USART1_UART_Init+0x90>)
 80020f6:	f009 fc7b 	bl	800b9f0 <HAL_UARTEx_DisableFifoMode>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002100:	f7ff f860 	bl	80011c4 <Error_Handler>
  }

}
 8002104:	bf00      	nop
 8002106:	bd80      	pop	{r7, pc}
 8002108:	200085b8 	.word	0x200085b8
 800210c:	40011000 	.word	0x40011000

08002110 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8002114:	4b22      	ldr	r3, [pc, #136]	; (80021a0 <MX_USART2_UART_Init+0x90>)
 8002116:	4a23      	ldr	r2, [pc, #140]	; (80021a4 <MX_USART2_UART_Init+0x94>)
 8002118:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800211a:	4b21      	ldr	r3, [pc, #132]	; (80021a0 <MX_USART2_UART_Init+0x90>)
 800211c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002120:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002122:	4b1f      	ldr	r3, [pc, #124]	; (80021a0 <MX_USART2_UART_Init+0x90>)
 8002124:	2200      	movs	r2, #0
 8002126:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002128:	4b1d      	ldr	r3, [pc, #116]	; (80021a0 <MX_USART2_UART_Init+0x90>)
 800212a:	2200      	movs	r2, #0
 800212c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800212e:	4b1c      	ldr	r3, [pc, #112]	; (80021a0 <MX_USART2_UART_Init+0x90>)
 8002130:	2200      	movs	r2, #0
 8002132:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002134:	4b1a      	ldr	r3, [pc, #104]	; (80021a0 <MX_USART2_UART_Init+0x90>)
 8002136:	220c      	movs	r2, #12
 8002138:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800213a:	4b19      	ldr	r3, [pc, #100]	; (80021a0 <MX_USART2_UART_Init+0x90>)
 800213c:	2200      	movs	r2, #0
 800213e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002140:	4b17      	ldr	r3, [pc, #92]	; (80021a0 <MX_USART2_UART_Init+0x90>)
 8002142:	2200      	movs	r2, #0
 8002144:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002146:	4b16      	ldr	r3, [pc, #88]	; (80021a0 <MX_USART2_UART_Init+0x90>)
 8002148:	2200      	movs	r2, #0
 800214a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800214c:	4b14      	ldr	r3, [pc, #80]	; (80021a0 <MX_USART2_UART_Init+0x90>)
 800214e:	2200      	movs	r2, #0
 8002150:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002152:	4b13      	ldr	r3, [pc, #76]	; (80021a0 <MX_USART2_UART_Init+0x90>)
 8002154:	2200      	movs	r2, #0
 8002156:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002158:	4811      	ldr	r0, [pc, #68]	; (80021a0 <MX_USART2_UART_Init+0x90>)
 800215a:	f008 fc49 	bl	800a9f0 <HAL_UART_Init>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d001      	beq.n	8002168 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002164:	f7ff f82e 	bl	80011c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002168:	2100      	movs	r1, #0
 800216a:	480d      	ldr	r0, [pc, #52]	; (80021a0 <MX_USART2_UART_Init+0x90>)
 800216c:	f009 fc79 	bl	800ba62 <HAL_UARTEx_SetTxFifoThreshold>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002176:	f7ff f825 	bl	80011c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800217a:	2100      	movs	r1, #0
 800217c:	4808      	ldr	r0, [pc, #32]	; (80021a0 <MX_USART2_UART_Init+0x90>)
 800217e:	f009 fcae 	bl	800bade <HAL_UARTEx_SetRxFifoThreshold>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d001      	beq.n	800218c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002188:	f7ff f81c 	bl	80011c4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800218c:	4804      	ldr	r0, [pc, #16]	; (80021a0 <MX_USART2_UART_Init+0x90>)
 800218e:	f009 fc2f 	bl	800b9f0 <HAL_UARTEx_DisableFifoMode>
 8002192:	4603      	mov	r3, r0
 8002194:	2b00      	cmp	r3, #0
 8002196:	d001      	beq.n	800219c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002198:	f7ff f814 	bl	80011c4 <Error_Handler>
  }

}
 800219c:	bf00      	nop
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	200086d0 	.word	0x200086d0
 80021a4:	40004400 	.word	0x40004400

080021a8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80021ac:	4b22      	ldr	r3, [pc, #136]	; (8002238 <MX_USART3_UART_Init+0x90>)
 80021ae:	4a23      	ldr	r2, [pc, #140]	; (800223c <MX_USART3_UART_Init+0x94>)
 80021b0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80021b2:	4b21      	ldr	r3, [pc, #132]	; (8002238 <MX_USART3_UART_Init+0x90>)
 80021b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80021b8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80021ba:	4b1f      	ldr	r3, [pc, #124]	; (8002238 <MX_USART3_UART_Init+0x90>)
 80021bc:	2200      	movs	r2, #0
 80021be:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80021c0:	4b1d      	ldr	r3, [pc, #116]	; (8002238 <MX_USART3_UART_Init+0x90>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80021c6:	4b1c      	ldr	r3, [pc, #112]	; (8002238 <MX_USART3_UART_Init+0x90>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80021cc:	4b1a      	ldr	r3, [pc, #104]	; (8002238 <MX_USART3_UART_Init+0x90>)
 80021ce:	220c      	movs	r2, #12
 80021d0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021d2:	4b19      	ldr	r3, [pc, #100]	; (8002238 <MX_USART3_UART_Init+0x90>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80021d8:	4b17      	ldr	r3, [pc, #92]	; (8002238 <MX_USART3_UART_Init+0x90>)
 80021da:	2200      	movs	r2, #0
 80021dc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80021de:	4b16      	ldr	r3, [pc, #88]	; (8002238 <MX_USART3_UART_Init+0x90>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80021e4:	4b14      	ldr	r3, [pc, #80]	; (8002238 <MX_USART3_UART_Init+0x90>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021ea:	4b13      	ldr	r3, [pc, #76]	; (8002238 <MX_USART3_UART_Init+0x90>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80021f0:	4811      	ldr	r0, [pc, #68]	; (8002238 <MX_USART3_UART_Init+0x90>)
 80021f2:	f008 fbfd 	bl	800a9f0 <HAL_UART_Init>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d001      	beq.n	8002200 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80021fc:	f7fe ffe2 	bl	80011c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002200:	2100      	movs	r1, #0
 8002202:	480d      	ldr	r0, [pc, #52]	; (8002238 <MX_USART3_UART_Init+0x90>)
 8002204:	f009 fc2d 	bl	800ba62 <HAL_UARTEx_SetTxFifoThreshold>
 8002208:	4603      	mov	r3, r0
 800220a:	2b00      	cmp	r3, #0
 800220c:	d001      	beq.n	8002212 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800220e:	f7fe ffd9 	bl	80011c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002212:	2100      	movs	r1, #0
 8002214:	4808      	ldr	r0, [pc, #32]	; (8002238 <MX_USART3_UART_Init+0x90>)
 8002216:	f009 fc62 	bl	800bade <HAL_UARTEx_SetRxFifoThreshold>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d001      	beq.n	8002224 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002220:	f7fe ffd0 	bl	80011c4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002224:	4804      	ldr	r0, [pc, #16]	; (8002238 <MX_USART3_UART_Init+0x90>)
 8002226:	f009 fbe3 	bl	800b9f0 <HAL_UARTEx_DisableFifoMode>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002230:	f7fe ffc8 	bl	80011c4 <Error_Handler>
  }

}
 8002234:	bf00      	nop
 8002236:	bd80      	pop	{r7, pc}
 8002238:	200082d4 	.word	0x200082d4
 800223c:	40004800 	.word	0x40004800

08002240 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0

  huart6.Instance = USART6;
 8002244:	4b22      	ldr	r3, [pc, #136]	; (80022d0 <MX_USART6_UART_Init+0x90>)
 8002246:	4a23      	ldr	r2, [pc, #140]	; (80022d4 <MX_USART6_UART_Init+0x94>)
 8002248:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800224a:	4b21      	ldr	r3, [pc, #132]	; (80022d0 <MX_USART6_UART_Init+0x90>)
 800224c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002250:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002252:	4b1f      	ldr	r3, [pc, #124]	; (80022d0 <MX_USART6_UART_Init+0x90>)
 8002254:	2200      	movs	r2, #0
 8002256:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002258:	4b1d      	ldr	r3, [pc, #116]	; (80022d0 <MX_USART6_UART_Init+0x90>)
 800225a:	2200      	movs	r2, #0
 800225c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800225e:	4b1c      	ldr	r3, [pc, #112]	; (80022d0 <MX_USART6_UART_Init+0x90>)
 8002260:	2200      	movs	r2, #0
 8002262:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002264:	4b1a      	ldr	r3, [pc, #104]	; (80022d0 <MX_USART6_UART_Init+0x90>)
 8002266:	220c      	movs	r2, #12
 8002268:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800226a:	4b19      	ldr	r3, [pc, #100]	; (80022d0 <MX_USART6_UART_Init+0x90>)
 800226c:	2200      	movs	r2, #0
 800226e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002270:	4b17      	ldr	r3, [pc, #92]	; (80022d0 <MX_USART6_UART_Init+0x90>)
 8002272:	2200      	movs	r2, #0
 8002274:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002276:	4b16      	ldr	r3, [pc, #88]	; (80022d0 <MX_USART6_UART_Init+0x90>)
 8002278:	2200      	movs	r2, #0
 800227a:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800227c:	4b14      	ldr	r3, [pc, #80]	; (80022d0 <MX_USART6_UART_Init+0x90>)
 800227e:	2200      	movs	r2, #0
 8002280:	625a      	str	r2, [r3, #36]	; 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002282:	4b13      	ldr	r3, [pc, #76]	; (80022d0 <MX_USART6_UART_Init+0x90>)
 8002284:	2200      	movs	r2, #0
 8002286:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002288:	4811      	ldr	r0, [pc, #68]	; (80022d0 <MX_USART6_UART_Init+0x90>)
 800228a:	f008 fbb1 	bl	800a9f0 <HAL_UART_Init>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d001      	beq.n	8002298 <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 8002294:	f7fe ff96 	bl	80011c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002298:	2100      	movs	r1, #0
 800229a:	480d      	ldr	r0, [pc, #52]	; (80022d0 <MX_USART6_UART_Init+0x90>)
 800229c:	f009 fbe1 	bl	800ba62 <HAL_UARTEx_SetTxFifoThreshold>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d001      	beq.n	80022aa <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 80022a6:	f7fe ff8d 	bl	80011c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80022aa:	2100      	movs	r1, #0
 80022ac:	4808      	ldr	r0, [pc, #32]	; (80022d0 <MX_USART6_UART_Init+0x90>)
 80022ae:	f009 fc16 	bl	800bade <HAL_UARTEx_SetRxFifoThreshold>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d001      	beq.n	80022bc <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 80022b8:	f7fe ff84 	bl	80011c4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 80022bc:	4804      	ldr	r0, [pc, #16]	; (80022d0 <MX_USART6_UART_Init+0x90>)
 80022be:	f009 fb97 	bl	800b9f0 <HAL_UARTEx_DisableFifoMode>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d001      	beq.n	80022cc <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 80022c8:	f7fe ff7c 	bl	80011c4 <Error_Handler>
  }

}
 80022cc:	bf00      	nop
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	20008644 	.word	0x20008644
 80022d4:	40011400 	.word	0x40011400

080022d8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b090      	sub	sp, #64	; 0x40
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022e4:	2200      	movs	r2, #0
 80022e6:	601a      	str	r2, [r3, #0]
 80022e8:	605a      	str	r2, [r3, #4]
 80022ea:	609a      	str	r2, [r3, #8]
 80022ec:	60da      	str	r2, [r3, #12]
 80022ee:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a9f      	ldr	r2, [pc, #636]	; (8002574 <HAL_UART_MspInit+0x29c>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	f040 808c 	bne.w	8002414 <HAL_UART_MspInit+0x13c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80022fc:	4b9e      	ldr	r3, [pc, #632]	; (8002578 <HAL_UART_MspInit+0x2a0>)
 80022fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002302:	4a9d      	ldr	r2, [pc, #628]	; (8002578 <HAL_UART_MspInit+0x2a0>)
 8002304:	f043 0310 	orr.w	r3, r3, #16
 8002308:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800230c:	4b9a      	ldr	r3, [pc, #616]	; (8002578 <HAL_UART_MspInit+0x2a0>)
 800230e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002312:	f003 0310 	and.w	r3, r3, #16
 8002316:	62bb      	str	r3, [r7, #40]	; 0x28
 8002318:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800231a:	4b97      	ldr	r3, [pc, #604]	; (8002578 <HAL_UART_MspInit+0x2a0>)
 800231c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002320:	4a95      	ldr	r2, [pc, #596]	; (8002578 <HAL_UART_MspInit+0x2a0>)
 8002322:	f043 0302 	orr.w	r3, r3, #2
 8002326:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800232a:	4b93      	ldr	r3, [pc, #588]	; (8002578 <HAL_UART_MspInit+0x2a0>)
 800232c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002330:	f003 0302 	and.w	r3, r3, #2
 8002334:	627b      	str	r3, [r7, #36]	; 0x24
 8002336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002338:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800233c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233e:	2302      	movs	r3, #2
 8002340:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002342:	2300      	movs	r3, #0
 8002344:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002346:	2300      	movs	r3, #0
 8002348:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 800234a:	2304      	movs	r3, #4
 800234c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800234e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002352:	4619      	mov	r1, r3
 8002354:	4889      	ldr	r0, [pc, #548]	; (800257c <HAL_UART_MspInit+0x2a4>)
 8002356:	f004 fc2f 	bl	8006bb8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream0;
 800235a:	4b89      	ldr	r3, [pc, #548]	; (8002580 <HAL_UART_MspInit+0x2a8>)
 800235c:	4a89      	ldr	r2, [pc, #548]	; (8002584 <HAL_UART_MspInit+0x2ac>)
 800235e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8002360:	4b87      	ldr	r3, [pc, #540]	; (8002580 <HAL_UART_MspInit+0x2a8>)
 8002362:	2229      	movs	r2, #41	; 0x29
 8002364:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002366:	4b86      	ldr	r3, [pc, #536]	; (8002580 <HAL_UART_MspInit+0x2a8>)
 8002368:	2200      	movs	r2, #0
 800236a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800236c:	4b84      	ldr	r3, [pc, #528]	; (8002580 <HAL_UART_MspInit+0x2a8>)
 800236e:	2200      	movs	r2, #0
 8002370:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002372:	4b83      	ldr	r3, [pc, #524]	; (8002580 <HAL_UART_MspInit+0x2a8>)
 8002374:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002378:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800237a:	4b81      	ldr	r3, [pc, #516]	; (8002580 <HAL_UART_MspInit+0x2a8>)
 800237c:	2200      	movs	r2, #0
 800237e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002380:	4b7f      	ldr	r3, [pc, #508]	; (8002580 <HAL_UART_MspInit+0x2a8>)
 8002382:	2200      	movs	r2, #0
 8002384:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002386:	4b7e      	ldr	r3, [pc, #504]	; (8002580 <HAL_UART_MspInit+0x2a8>)
 8002388:	2200      	movs	r2, #0
 800238a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800238c:	4b7c      	ldr	r3, [pc, #496]	; (8002580 <HAL_UART_MspInit+0x2a8>)
 800238e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002392:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002394:	4b7a      	ldr	r3, [pc, #488]	; (8002580 <HAL_UART_MspInit+0x2a8>)
 8002396:	2200      	movs	r2, #0
 8002398:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800239a:	4879      	ldr	r0, [pc, #484]	; (8002580 <HAL_UART_MspInit+0x2a8>)
 800239c:	f000 fe74 	bl	8003088 <HAL_DMA_Init>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d001      	beq.n	80023aa <HAL_UART_MspInit+0xd2>
    {
      Error_Handler();
 80023a6:	f7fe ff0d 	bl	80011c4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4a74      	ldr	r2, [pc, #464]	; (8002580 <HAL_UART_MspInit+0x2a8>)
 80023ae:	679a      	str	r2, [r3, #120]	; 0x78
 80023b0:	4a73      	ldr	r2, [pc, #460]	; (8002580 <HAL_UART_MspInit+0x2a8>)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream1;
 80023b6:	4b74      	ldr	r3, [pc, #464]	; (8002588 <HAL_UART_MspInit+0x2b0>)
 80023b8:	4a74      	ldr	r2, [pc, #464]	; (800258c <HAL_UART_MspInit+0x2b4>)
 80023ba:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80023bc:	4b72      	ldr	r3, [pc, #456]	; (8002588 <HAL_UART_MspInit+0x2b0>)
 80023be:	222a      	movs	r2, #42	; 0x2a
 80023c0:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80023c2:	4b71      	ldr	r3, [pc, #452]	; (8002588 <HAL_UART_MspInit+0x2b0>)
 80023c4:	2240      	movs	r2, #64	; 0x40
 80023c6:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023c8:	4b6f      	ldr	r3, [pc, #444]	; (8002588 <HAL_UART_MspInit+0x2b0>)
 80023ca:	2200      	movs	r2, #0
 80023cc:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80023ce:	4b6e      	ldr	r3, [pc, #440]	; (8002588 <HAL_UART_MspInit+0x2b0>)
 80023d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023d4:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80023d6:	4b6c      	ldr	r3, [pc, #432]	; (8002588 <HAL_UART_MspInit+0x2b0>)
 80023d8:	2200      	movs	r2, #0
 80023da:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80023dc:	4b6a      	ldr	r3, [pc, #424]	; (8002588 <HAL_UART_MspInit+0x2b0>)
 80023de:	2200      	movs	r2, #0
 80023e0:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80023e2:	4b69      	ldr	r3, [pc, #420]	; (8002588 <HAL_UART_MspInit+0x2b0>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80023e8:	4b67      	ldr	r3, [pc, #412]	; (8002588 <HAL_UART_MspInit+0x2b0>)
 80023ea:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80023ee:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80023f0:	4b65      	ldr	r3, [pc, #404]	; (8002588 <HAL_UART_MspInit+0x2b0>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80023f6:	4864      	ldr	r0, [pc, #400]	; (8002588 <HAL_UART_MspInit+0x2b0>)
 80023f8:	f000 fe46 	bl	8003088 <HAL_DMA_Init>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d001      	beq.n	8002406 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8002402:	f7fe fedf 	bl	80011c4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4a5f      	ldr	r2, [pc, #380]	; (8002588 <HAL_UART_MspInit+0x2b0>)
 800240a:	675a      	str	r2, [r3, #116]	; 0x74
 800240c:	4a5e      	ldr	r2, [pc, #376]	; (8002588 <HAL_UART_MspInit+0x2b0>)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8002412:	e1ca      	b.n	80027aa <HAL_UART_MspInit+0x4d2>
  else if(uartHandle->Instance==USART2)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a5d      	ldr	r2, [pc, #372]	; (8002590 <HAL_UART_MspInit+0x2b8>)
 800241a:	4293      	cmp	r3, r2
 800241c:	f040 80c6 	bne.w	80025ac <HAL_UART_MspInit+0x2d4>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002420:	4b55      	ldr	r3, [pc, #340]	; (8002578 <HAL_UART_MspInit+0x2a0>)
 8002422:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002426:	4a54      	ldr	r2, [pc, #336]	; (8002578 <HAL_UART_MspInit+0x2a0>)
 8002428:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800242c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002430:	4b51      	ldr	r3, [pc, #324]	; (8002578 <HAL_UART_MspInit+0x2a0>)
 8002432:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002436:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800243a:	623b      	str	r3, [r7, #32]
 800243c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800243e:	4b4e      	ldr	r3, [pc, #312]	; (8002578 <HAL_UART_MspInit+0x2a0>)
 8002440:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002444:	4a4c      	ldr	r2, [pc, #304]	; (8002578 <HAL_UART_MspInit+0x2a0>)
 8002446:	f043 0301 	orr.w	r3, r3, #1
 800244a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800244e:	4b4a      	ldr	r3, [pc, #296]	; (8002578 <HAL_UART_MspInit+0x2a0>)
 8002450:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002454:	f003 0301 	and.w	r3, r3, #1
 8002458:	61fb      	str	r3, [r7, #28]
 800245a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800245c:	4b46      	ldr	r3, [pc, #280]	; (8002578 <HAL_UART_MspInit+0x2a0>)
 800245e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002462:	4a45      	ldr	r2, [pc, #276]	; (8002578 <HAL_UART_MspInit+0x2a0>)
 8002464:	f043 0308 	orr.w	r3, r3, #8
 8002468:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800246c:	4b42      	ldr	r3, [pc, #264]	; (8002578 <HAL_UART_MspInit+0x2a0>)
 800246e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002472:	f003 0308 	and.w	r3, r3, #8
 8002476:	61bb      	str	r3, [r7, #24]
 8002478:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800247a:	2308      	movs	r3, #8
 800247c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800247e:	2302      	movs	r3, #2
 8002480:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002482:	2300      	movs	r3, #0
 8002484:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002486:	2300      	movs	r3, #0
 8002488:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800248a:	2307      	movs	r3, #7
 800248c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800248e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002492:	4619      	mov	r1, r3
 8002494:	483f      	ldr	r0, [pc, #252]	; (8002594 <HAL_UART_MspInit+0x2bc>)
 8002496:	f004 fb8f 	bl	8006bb8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800249a:	2320      	movs	r3, #32
 800249c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800249e:	2302      	movs	r3, #2
 80024a0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a2:	2300      	movs	r3, #0
 80024a4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024a6:	2300      	movs	r3, #0
 80024a8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80024aa:	2307      	movs	r3, #7
 80024ac:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024ae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80024b2:	4619      	mov	r1, r3
 80024b4:	4838      	ldr	r0, [pc, #224]	; (8002598 <HAL_UART_MspInit+0x2c0>)
 80024b6:	f004 fb7f 	bl	8006bb8 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA2_Stream4;
 80024ba:	4b38      	ldr	r3, [pc, #224]	; (800259c <HAL_UART_MspInit+0x2c4>)
 80024bc:	4a38      	ldr	r2, [pc, #224]	; (80025a0 <HAL_UART_MspInit+0x2c8>)
 80024be:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80024c0:	4b36      	ldr	r3, [pc, #216]	; (800259c <HAL_UART_MspInit+0x2c4>)
 80024c2:	222b      	movs	r2, #43	; 0x2b
 80024c4:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80024c6:	4b35      	ldr	r3, [pc, #212]	; (800259c <HAL_UART_MspInit+0x2c4>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024cc:	4b33      	ldr	r3, [pc, #204]	; (800259c <HAL_UART_MspInit+0x2c4>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80024d2:	4b32      	ldr	r3, [pc, #200]	; (800259c <HAL_UART_MspInit+0x2c4>)
 80024d4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80024d8:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80024da:	4b30      	ldr	r3, [pc, #192]	; (800259c <HAL_UART_MspInit+0x2c4>)
 80024dc:	2200      	movs	r2, #0
 80024de:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024e0:	4b2e      	ldr	r3, [pc, #184]	; (800259c <HAL_UART_MspInit+0x2c4>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80024e6:	4b2d      	ldr	r3, [pc, #180]	; (800259c <HAL_UART_MspInit+0x2c4>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80024ec:	4b2b      	ldr	r3, [pc, #172]	; (800259c <HAL_UART_MspInit+0x2c4>)
 80024ee:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80024f2:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80024f4:	4b29      	ldr	r3, [pc, #164]	; (800259c <HAL_UART_MspInit+0x2c4>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80024fa:	4828      	ldr	r0, [pc, #160]	; (800259c <HAL_UART_MspInit+0x2c4>)
 80024fc:	f000 fdc4 	bl	8003088 <HAL_DMA_Init>
 8002500:	4603      	mov	r3, r0
 8002502:	2b00      	cmp	r3, #0
 8002504:	d001      	beq.n	800250a <HAL_UART_MspInit+0x232>
      Error_Handler();
 8002506:	f7fe fe5d 	bl	80011c4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4a23      	ldr	r2, [pc, #140]	; (800259c <HAL_UART_MspInit+0x2c4>)
 800250e:	679a      	str	r2, [r3, #120]	; 0x78
 8002510:	4a22      	ldr	r2, [pc, #136]	; (800259c <HAL_UART_MspInit+0x2c4>)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA2_Stream5;
 8002516:	4b23      	ldr	r3, [pc, #140]	; (80025a4 <HAL_UART_MspInit+0x2cc>)
 8002518:	4a23      	ldr	r2, [pc, #140]	; (80025a8 <HAL_UART_MspInit+0x2d0>)
 800251a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800251c:	4b21      	ldr	r3, [pc, #132]	; (80025a4 <HAL_UART_MspInit+0x2cc>)
 800251e:	222c      	movs	r2, #44	; 0x2c
 8002520:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002522:	4b20      	ldr	r3, [pc, #128]	; (80025a4 <HAL_UART_MspInit+0x2cc>)
 8002524:	2240      	movs	r2, #64	; 0x40
 8002526:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002528:	4b1e      	ldr	r3, [pc, #120]	; (80025a4 <HAL_UART_MspInit+0x2cc>)
 800252a:	2200      	movs	r2, #0
 800252c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800252e:	4b1d      	ldr	r3, [pc, #116]	; (80025a4 <HAL_UART_MspInit+0x2cc>)
 8002530:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002534:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002536:	4b1b      	ldr	r3, [pc, #108]	; (80025a4 <HAL_UART_MspInit+0x2cc>)
 8002538:	2200      	movs	r2, #0
 800253a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800253c:	4b19      	ldr	r3, [pc, #100]	; (80025a4 <HAL_UART_MspInit+0x2cc>)
 800253e:	2200      	movs	r2, #0
 8002540:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002542:	4b18      	ldr	r3, [pc, #96]	; (80025a4 <HAL_UART_MspInit+0x2cc>)
 8002544:	2200      	movs	r2, #0
 8002546:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002548:	4b16      	ldr	r3, [pc, #88]	; (80025a4 <HAL_UART_MspInit+0x2cc>)
 800254a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800254e:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002550:	4b14      	ldr	r3, [pc, #80]	; (80025a4 <HAL_UART_MspInit+0x2cc>)
 8002552:	2200      	movs	r2, #0
 8002554:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002556:	4813      	ldr	r0, [pc, #76]	; (80025a4 <HAL_UART_MspInit+0x2cc>)
 8002558:	f000 fd96 	bl	8003088 <HAL_DMA_Init>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d001      	beq.n	8002566 <HAL_UART_MspInit+0x28e>
      Error_Handler();
 8002562:	f7fe fe2f 	bl	80011c4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	4a0e      	ldr	r2, [pc, #56]	; (80025a4 <HAL_UART_MspInit+0x2cc>)
 800256a:	675a      	str	r2, [r3, #116]	; 0x74
 800256c:	4a0d      	ldr	r2, [pc, #52]	; (80025a4 <HAL_UART_MspInit+0x2cc>)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002572:	e11a      	b.n	80027aa <HAL_UART_MspInit+0x4d2>
 8002574:	40011000 	.word	0x40011000
 8002578:	58024400 	.word	0x58024400
 800257c:	58020400 	.word	0x58020400
 8002580:	200084c8 	.word	0x200084c8
 8002584:	40020410 	.word	0x40020410
 8002588:	200083d8 	.word	0x200083d8
 800258c:	40020428 	.word	0x40020428
 8002590:	40004400 	.word	0x40004400
 8002594:	58020000 	.word	0x58020000
 8002598:	58020c00 	.word	0x58020c00
 800259c:	2000816c 	.word	0x2000816c
 80025a0:	40020470 	.word	0x40020470
 80025a4:	20008540 	.word	0x20008540
 80025a8:	40020488 	.word	0x40020488
  else if(uartHandle->Instance==USART3)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a80      	ldr	r2, [pc, #512]	; (80027b4 <HAL_UART_MspInit+0x4dc>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d16b      	bne.n	800268e <HAL_UART_MspInit+0x3b6>
    __HAL_RCC_USART3_CLK_ENABLE();
 80025b6:	4b80      	ldr	r3, [pc, #512]	; (80027b8 <HAL_UART_MspInit+0x4e0>)
 80025b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80025bc:	4a7e      	ldr	r2, [pc, #504]	; (80027b8 <HAL_UART_MspInit+0x4e0>)
 80025be:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025c2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80025c6:	4b7c      	ldr	r3, [pc, #496]	; (80027b8 <HAL_UART_MspInit+0x4e0>)
 80025c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80025cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025d0:	617b      	str	r3, [r7, #20]
 80025d2:	697b      	ldr	r3, [r7, #20]
    hdma_usart3_rx.Instance = DMA2_Stream2;
 80025d4:	4b79      	ldr	r3, [pc, #484]	; (80027bc <HAL_UART_MspInit+0x4e4>)
 80025d6:	4a7a      	ldr	r2, [pc, #488]	; (80027c0 <HAL_UART_MspInit+0x4e8>)
 80025d8:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 80025da:	4b78      	ldr	r3, [pc, #480]	; (80027bc <HAL_UART_MspInit+0x4e4>)
 80025dc:	222d      	movs	r2, #45	; 0x2d
 80025de:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025e0:	4b76      	ldr	r3, [pc, #472]	; (80027bc <HAL_UART_MspInit+0x4e4>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025e6:	4b75      	ldr	r3, [pc, #468]	; (80027bc <HAL_UART_MspInit+0x4e4>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80025ec:	4b73      	ldr	r3, [pc, #460]	; (80027bc <HAL_UART_MspInit+0x4e4>)
 80025ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025f2:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025f4:	4b71      	ldr	r3, [pc, #452]	; (80027bc <HAL_UART_MspInit+0x4e4>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025fa:	4b70      	ldr	r3, [pc, #448]	; (80027bc <HAL_UART_MspInit+0x4e4>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8002600:	4b6e      	ldr	r3, [pc, #440]	; (80027bc <HAL_UART_MspInit+0x4e4>)
 8002602:	2200      	movs	r2, #0
 8002604:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002606:	4b6d      	ldr	r3, [pc, #436]	; (80027bc <HAL_UART_MspInit+0x4e4>)
 8002608:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800260c:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800260e:	4b6b      	ldr	r3, [pc, #428]	; (80027bc <HAL_UART_MspInit+0x4e4>)
 8002610:	2200      	movs	r2, #0
 8002612:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002614:	4869      	ldr	r0, [pc, #420]	; (80027bc <HAL_UART_MspInit+0x4e4>)
 8002616:	f000 fd37 	bl	8003088 <HAL_DMA_Init>
 800261a:	4603      	mov	r3, r0
 800261c:	2b00      	cmp	r3, #0
 800261e:	d001      	beq.n	8002624 <HAL_UART_MspInit+0x34c>
      Error_Handler();
 8002620:	f7fe fdd0 	bl	80011c4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	4a65      	ldr	r2, [pc, #404]	; (80027bc <HAL_UART_MspInit+0x4e4>)
 8002628:	679a      	str	r2, [r3, #120]	; 0x78
 800262a:	4a64      	ldr	r2, [pc, #400]	; (80027bc <HAL_UART_MspInit+0x4e4>)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA2_Stream3;
 8002630:	4b64      	ldr	r3, [pc, #400]	; (80027c4 <HAL_UART_MspInit+0x4ec>)
 8002632:	4a65      	ldr	r2, [pc, #404]	; (80027c8 <HAL_UART_MspInit+0x4f0>)
 8002634:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8002636:	4b63      	ldr	r3, [pc, #396]	; (80027c4 <HAL_UART_MspInit+0x4ec>)
 8002638:	222e      	movs	r2, #46	; 0x2e
 800263a:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800263c:	4b61      	ldr	r3, [pc, #388]	; (80027c4 <HAL_UART_MspInit+0x4ec>)
 800263e:	2240      	movs	r2, #64	; 0x40
 8002640:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002642:	4b60      	ldr	r3, [pc, #384]	; (80027c4 <HAL_UART_MspInit+0x4ec>)
 8002644:	2200      	movs	r2, #0
 8002646:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002648:	4b5e      	ldr	r3, [pc, #376]	; (80027c4 <HAL_UART_MspInit+0x4ec>)
 800264a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800264e:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002650:	4b5c      	ldr	r3, [pc, #368]	; (80027c4 <HAL_UART_MspInit+0x4ec>)
 8002652:	2200      	movs	r2, #0
 8002654:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002656:	4b5b      	ldr	r3, [pc, #364]	; (80027c4 <HAL_UART_MspInit+0x4ec>)
 8002658:	2200      	movs	r2, #0
 800265a:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800265c:	4b59      	ldr	r3, [pc, #356]	; (80027c4 <HAL_UART_MspInit+0x4ec>)
 800265e:	2200      	movs	r2, #0
 8002660:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002662:	4b58      	ldr	r3, [pc, #352]	; (80027c4 <HAL_UART_MspInit+0x4ec>)
 8002664:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002668:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800266a:	4b56      	ldr	r3, [pc, #344]	; (80027c4 <HAL_UART_MspInit+0x4ec>)
 800266c:	2200      	movs	r2, #0
 800266e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002670:	4854      	ldr	r0, [pc, #336]	; (80027c4 <HAL_UART_MspInit+0x4ec>)
 8002672:	f000 fd09 	bl	8003088 <HAL_DMA_Init>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d001      	beq.n	8002680 <HAL_UART_MspInit+0x3a8>
      Error_Handler();
 800267c:	f7fe fda2 	bl	80011c4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	4a50      	ldr	r2, [pc, #320]	; (80027c4 <HAL_UART_MspInit+0x4ec>)
 8002684:	675a      	str	r2, [r3, #116]	; 0x74
 8002686:	4a4f      	ldr	r2, [pc, #316]	; (80027c4 <HAL_UART_MspInit+0x4ec>)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6393      	str	r3, [r2, #56]	; 0x38
}
 800268c:	e08d      	b.n	80027aa <HAL_UART_MspInit+0x4d2>
  else if(uartHandle->Instance==USART6)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a4e      	ldr	r2, [pc, #312]	; (80027cc <HAL_UART_MspInit+0x4f4>)
 8002694:	4293      	cmp	r3, r2
 8002696:	f040 8088 	bne.w	80027aa <HAL_UART_MspInit+0x4d2>
    __HAL_RCC_USART6_CLK_ENABLE();
 800269a:	4b47      	ldr	r3, [pc, #284]	; (80027b8 <HAL_UART_MspInit+0x4e0>)
 800269c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80026a0:	4a45      	ldr	r2, [pc, #276]	; (80027b8 <HAL_UART_MspInit+0x4e0>)
 80026a2:	f043 0320 	orr.w	r3, r3, #32
 80026a6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80026aa:	4b43      	ldr	r3, [pc, #268]	; (80027b8 <HAL_UART_MspInit+0x4e0>)
 80026ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80026b0:	f003 0320 	and.w	r3, r3, #32
 80026b4:	613b      	str	r3, [r7, #16]
 80026b6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80026b8:	4b3f      	ldr	r3, [pc, #252]	; (80027b8 <HAL_UART_MspInit+0x4e0>)
 80026ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026be:	4a3e      	ldr	r2, [pc, #248]	; (80027b8 <HAL_UART_MspInit+0x4e0>)
 80026c0:	f043 0304 	orr.w	r3, r3, #4
 80026c4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80026c8:	4b3b      	ldr	r3, [pc, #236]	; (80027b8 <HAL_UART_MspInit+0x4e0>)
 80026ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026ce:	f003 0304 	and.w	r3, r3, #4
 80026d2:	60fb      	str	r3, [r7, #12]
 80026d4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80026d6:	23c0      	movs	r3, #192	; 0xc0
 80026d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026da:	2302      	movs	r3, #2
 80026dc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026de:	2300      	movs	r3, #0
 80026e0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026e2:	2300      	movs	r3, #0
 80026e4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 80026e6:	2307      	movs	r3, #7
 80026e8:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026ea:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80026ee:	4619      	mov	r1, r3
 80026f0:	4837      	ldr	r0, [pc, #220]	; (80027d0 <HAL_UART_MspInit+0x4f8>)
 80026f2:	f004 fa61 	bl	8006bb8 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream6;
 80026f6:	4b37      	ldr	r3, [pc, #220]	; (80027d4 <HAL_UART_MspInit+0x4fc>)
 80026f8:	4a37      	ldr	r2, [pc, #220]	; (80027d8 <HAL_UART_MspInit+0x500>)
 80026fa:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Request = DMA_REQUEST_USART6_RX;
 80026fc:	4b35      	ldr	r3, [pc, #212]	; (80027d4 <HAL_UART_MspInit+0x4fc>)
 80026fe:	2247      	movs	r2, #71	; 0x47
 8002700:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002702:	4b34      	ldr	r3, [pc, #208]	; (80027d4 <HAL_UART_MspInit+0x4fc>)
 8002704:	2200      	movs	r2, #0
 8002706:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002708:	4b32      	ldr	r3, [pc, #200]	; (80027d4 <HAL_UART_MspInit+0x4fc>)
 800270a:	2200      	movs	r2, #0
 800270c:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 800270e:	4b31      	ldr	r3, [pc, #196]	; (80027d4 <HAL_UART_MspInit+0x4fc>)
 8002710:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002714:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002716:	4b2f      	ldr	r3, [pc, #188]	; (80027d4 <HAL_UART_MspInit+0x4fc>)
 8002718:	2200      	movs	r2, #0
 800271a:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800271c:	4b2d      	ldr	r3, [pc, #180]	; (80027d4 <HAL_UART_MspInit+0x4fc>)
 800271e:	2200      	movs	r2, #0
 8002720:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8002722:	4b2c      	ldr	r3, [pc, #176]	; (80027d4 <HAL_UART_MspInit+0x4fc>)
 8002724:	2200      	movs	r2, #0
 8002726:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002728:	4b2a      	ldr	r3, [pc, #168]	; (80027d4 <HAL_UART_MspInit+0x4fc>)
 800272a:	2200      	movs	r2, #0
 800272c:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800272e:	4b29      	ldr	r3, [pc, #164]	; (80027d4 <HAL_UART_MspInit+0x4fc>)
 8002730:	2200      	movs	r2, #0
 8002732:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8002734:	4827      	ldr	r0, [pc, #156]	; (80027d4 <HAL_UART_MspInit+0x4fc>)
 8002736:	f000 fca7 	bl	8003088 <HAL_DMA_Init>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d001      	beq.n	8002744 <HAL_UART_MspInit+0x46c>
      Error_Handler();
 8002740:	f7fe fd40 	bl	80011c4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	4a23      	ldr	r2, [pc, #140]	; (80027d4 <HAL_UART_MspInit+0x4fc>)
 8002748:	679a      	str	r2, [r3, #120]	; 0x78
 800274a:	4a22      	ldr	r2, [pc, #136]	; (80027d4 <HAL_UART_MspInit+0x4fc>)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart6_tx.Instance = DMA2_Stream7;
 8002750:	4b22      	ldr	r3, [pc, #136]	; (80027dc <HAL_UART_MspInit+0x504>)
 8002752:	4a23      	ldr	r2, [pc, #140]	; (80027e0 <HAL_UART_MspInit+0x508>)
 8002754:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Request = DMA_REQUEST_USART6_TX;
 8002756:	4b21      	ldr	r3, [pc, #132]	; (80027dc <HAL_UART_MspInit+0x504>)
 8002758:	2248      	movs	r2, #72	; 0x48
 800275a:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800275c:	4b1f      	ldr	r3, [pc, #124]	; (80027dc <HAL_UART_MspInit+0x504>)
 800275e:	2240      	movs	r2, #64	; 0x40
 8002760:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002762:	4b1e      	ldr	r3, [pc, #120]	; (80027dc <HAL_UART_MspInit+0x504>)
 8002764:	2200      	movs	r2, #0
 8002766:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002768:	4b1c      	ldr	r3, [pc, #112]	; (80027dc <HAL_UART_MspInit+0x504>)
 800276a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800276e:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002770:	4b1a      	ldr	r3, [pc, #104]	; (80027dc <HAL_UART_MspInit+0x504>)
 8002772:	2200      	movs	r2, #0
 8002774:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002776:	4b19      	ldr	r3, [pc, #100]	; (80027dc <HAL_UART_MspInit+0x504>)
 8002778:	2200      	movs	r2, #0
 800277a:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 800277c:	4b17      	ldr	r3, [pc, #92]	; (80027dc <HAL_UART_MspInit+0x504>)
 800277e:	2200      	movs	r2, #0
 8002780:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002782:	4b16      	ldr	r3, [pc, #88]	; (80027dc <HAL_UART_MspInit+0x504>)
 8002784:	2200      	movs	r2, #0
 8002786:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002788:	4b14      	ldr	r3, [pc, #80]	; (80027dc <HAL_UART_MspInit+0x504>)
 800278a:	2200      	movs	r2, #0
 800278c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 800278e:	4813      	ldr	r0, [pc, #76]	; (80027dc <HAL_UART_MspInit+0x504>)
 8002790:	f000 fc7a 	bl	8003088 <HAL_DMA_Init>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d001      	beq.n	800279e <HAL_UART_MspInit+0x4c6>
      Error_Handler();
 800279a:	f7fe fd13 	bl	80011c4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4a0e      	ldr	r2, [pc, #56]	; (80027dc <HAL_UART_MspInit+0x504>)
 80027a2:	675a      	str	r2, [r3, #116]	; 0x74
 80027a4:	4a0d      	ldr	r2, [pc, #52]	; (80027dc <HAL_UART_MspInit+0x504>)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6393      	str	r3, [r2, #56]	; 0x38
}
 80027aa:	bf00      	nop
 80027ac:	3740      	adds	r7, #64	; 0x40
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	40004800 	.word	0x40004800
 80027b8:	58024400 	.word	0x58024400
 80027bc:	2000825c 	.word	0x2000825c
 80027c0:	40020440 	.word	0x40020440
 80027c4:	20008360 	.word	0x20008360
 80027c8:	40020458 	.word	0x40020458
 80027cc:	40011400 	.word	0x40011400
 80027d0:	58020800 	.word	0x58020800
 80027d4:	200081e4 	.word	0x200081e4
 80027d8:	400204a0 	.word	0x400204a0
 80027dc:	20008450 	.word	0x20008450
 80027e0:	400204b8 	.word	0x400204b8

080027e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   sp, =_estack      /* set stack pointer */
 80027e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800281c <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80027e8:	f7fd ff52 	bl	8000690 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80027ec:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80027ee:	e003      	b.n	80027f8 <LoopCopyDataInit>

080027f0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80027f0:	4b0b      	ldr	r3, [pc, #44]	; (8002820 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 80027f2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80027f4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80027f6:	3104      	adds	r1, #4

080027f8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80027f8:	480a      	ldr	r0, [pc, #40]	; (8002824 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 80027fa:	4b0b      	ldr	r3, [pc, #44]	; (8002828 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 80027fc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80027fe:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002800:	d3f6      	bcc.n	80027f0 <CopyDataInit>
  ldr  r2, =_sbss
 8002802:	4a0a      	ldr	r2, [pc, #40]	; (800282c <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 8002804:	e002      	b.n	800280c <LoopFillZerobss>

08002806 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002806:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002808:	f842 3b04 	str.w	r3, [r2], #4

0800280c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800280c:	4b08      	ldr	r3, [pc, #32]	; (8002830 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 800280e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002810:	d3f9      	bcc.n	8002806 <FillZerobss>
   
/* Call static constructors */
    bl __libc_init_array
 8002812:	f01a fab5 	bl	801cd80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002816:	f7fe fb27 	bl	8000e68 <main>
  bx  lr    
 800281a:	4770      	bx	lr
   ldr   sp, =_estack      /* set stack pointer */
 800281c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002820:	08022dc4 	.word	0x08022dc4
  ldr  r0, =_sdata
 8002824:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002828:	2000020c 	.word	0x2000020c
  ldr  r2, =_sbss
 800282c:	20001a9c 	.word	0x20001a9c
  ldr  r3, = _ebss
 8002830:	2000ba60 	.word	0x2000ba60

08002834 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002834:	e7fe      	b.n	8002834 <ADC3_IRQHandler>

08002836 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.  
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8002836:	b480      	push	{r7}
 8002838:	b083      	sub	sp, #12
 800283a:	af00      	add	r7, sp, #0
 800283c:	6078      	str	r0, [r7, #4]
 800283e:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d00b      	beq.n	800285e <LAN8742_RegisterBusIO+0x28>
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	68db      	ldr	r3, [r3, #12]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d007      	beq.n	800285e <LAN8742_RegisterBusIO+0x28>
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	689b      	ldr	r3, [r3, #8]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d003      	beq.n	800285e <LAN8742_RegisterBusIO+0x28>
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	691b      	ldr	r3, [r3, #16]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d102      	bne.n	8002864 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 800285e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002862:	e014      	b.n	800288e <LAN8742_RegisterBusIO+0x58>
  }
  
  pObj->IO.Init = ioctx->Init;
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	685a      	ldr	r2, [r3, #4]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	68da      	ldr	r2, [r3, #12]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	689a      	ldr	r2, [r3, #8]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	691a      	ldr	r2, [r3, #16]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	619a      	str	r2, [r3, #24]
  
  return LAN8742_STATUS_OK;
 800288c:	2300      	movs	r3, #0
}
 800288e:	4618      	mov	r0, r3
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr

0800289a <LAN8742_Init>:
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  *         LAN8742_STATUS_RESET_TIMEOUT if cannot perform a software reset
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 800289a:	b580      	push	{r7, lr}
 800289c:	b086      	sub	sp, #24
 800289e:	af00      	add	r7, sp, #0
 80028a0:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0, regvalue = 0, addr = 0;
 80028a2:	2300      	movs	r3, #0
 80028a4:	60fb      	str	r3, [r7, #12]
 80028a6:	2300      	movs	r3, #0
 80028a8:	60bb      	str	r3, [r7, #8]
 80028aa:	2300      	movs	r3, #0
 80028ac:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 80028ae:	2300      	movs	r3, #0
 80028b0:	613b      	str	r3, [r7, #16]
   
   if(pObj->Is_Initialized == 0)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d17c      	bne.n	80029b4 <LAN8742_Init+0x11a>
   {
     if(pObj->IO.Init != 0)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d002      	beq.n	80028c8 <LAN8742_Init+0x2e>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	4798      	blx	r3
     }
   
     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2220      	movs	r2, #32
 80028cc:	601a      	str	r2, [r3, #0]
   
     /* Get the device address from special mode register */  
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80028ce:	2300      	movs	r3, #0
 80028d0:	617b      	str	r3, [r7, #20]
 80028d2:	e01c      	b.n	800290e <LAN8742_Init+0x74>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	695b      	ldr	r3, [r3, #20]
 80028d8:	f107 0208 	add.w	r2, r7, #8
 80028dc:	2112      	movs	r1, #18
 80028de:	6978      	ldr	r0, [r7, #20]
 80028e0:	4798      	blx	r3
 80028e2:	4603      	mov	r3, r0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	da03      	bge.n	80028f0 <LAN8742_Init+0x56>
       { 
         status = LAN8742_STATUS_READ_ERROR;
 80028e8:	f06f 0304 	mvn.w	r3, #4
 80028ec:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address 
            continue with next address */
         continue;
 80028ee:	e00b      	b.n	8002908 <LAN8742_Init+0x6e>
       }
     
       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	f003 031f 	and.w	r3, r3, #31
 80028f6:	697a      	ldr	r2, [r7, #20]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d105      	bne.n	8002908 <LAN8742_Init+0x6e>
       {
         pObj->DevAddr = addr;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	697a      	ldr	r2, [r7, #20]
 8002900:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 8002902:	2300      	movs	r3, #0
 8002904:	613b      	str	r3, [r7, #16]
         break;
 8002906:	e005      	b.n	8002914 <LAN8742_Init+0x7a>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	3301      	adds	r3, #1
 800290c:	617b      	str	r3, [r7, #20]
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	2b1f      	cmp	r3, #31
 8002912:	d9df      	bls.n	80028d4 <LAN8742_Init+0x3a>
       }
     }
   
     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	2b1f      	cmp	r3, #31
 800291a:	d902      	bls.n	8002922 <LAN8742_Init+0x88>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 800291c:	f06f 0302 	mvn.w	r3, #2
 8002920:	613b      	str	r3, [r7, #16]
     }
     
     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d145      	bne.n	80029b4 <LAN8742_Init+0x11a>
     {
       /* set a software reset  */
       if(pObj->IO.WriteReg(pObj->DevAddr, LAN8742_BCR, LAN8742_BCR_SOFT_RESET) >= 0)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	691b      	ldr	r3, [r3, #16]
 800292c:	687a      	ldr	r2, [r7, #4]
 800292e:	6810      	ldr	r0, [r2, #0]
 8002930:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002934:	2100      	movs	r1, #0
 8002936:	4798      	blx	r3
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	db37      	blt.n	80029ae <LAN8742_Init+0x114>
       { 
         /* get software reset status */
         if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) >= 0)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	695b      	ldr	r3, [r3, #20]
 8002942:	687a      	ldr	r2, [r7, #4]
 8002944:	6810      	ldr	r0, [r2, #0]
 8002946:	f107 0208 	add.w	r2, r7, #8
 800294a:	2100      	movs	r1, #0
 800294c:	4798      	blx	r3
 800294e:	4603      	mov	r3, r0
 8002950:	2b00      	cmp	r3, #0
 8002952:	db28      	blt.n	80029a6 <LAN8742_Init+0x10c>
         { 
           tickstart = pObj->IO.GetTick();
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	699b      	ldr	r3, [r3, #24]
 8002958:	4798      	blx	r3
 800295a:	4603      	mov	r3, r0
 800295c:	60fb      	str	r3, [r7, #12]
           
           /* wait until software reset is done or timeout occured  */
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 800295e:	e01c      	b.n	800299a <LAN8742_Init+0x100>
           {
             if((pObj->IO.GetTick() - tickstart) <= LAN8742_SW_RESET_TO)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	699b      	ldr	r3, [r3, #24]
 8002964:	4798      	blx	r3
 8002966:	4603      	mov	r3, r0
 8002968:	461a      	mov	r2, r3
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	1ad3      	subs	r3, r2, r3
 800296e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002972:	d80e      	bhi.n	8002992 <LAN8742_Init+0xf8>
             {
               if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) < 0)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	695b      	ldr	r3, [r3, #20]
 8002978:	687a      	ldr	r2, [r7, #4]
 800297a:	6810      	ldr	r0, [r2, #0]
 800297c:	f107 0208 	add.w	r2, r7, #8
 8002980:	2100      	movs	r1, #0
 8002982:	4798      	blx	r3
 8002984:	4603      	mov	r3, r0
 8002986:	2b00      	cmp	r3, #0
 8002988:	da07      	bge.n	800299a <LAN8742_Init+0x100>
               { 
                 status = LAN8742_STATUS_READ_ERROR;
 800298a:	f06f 0304 	mvn.w	r3, #4
 800298e:	613b      	str	r3, [r7, #16]
                 break;
 8002990:	e010      	b.n	80029b4 <LAN8742_Init+0x11a>
               }
             }
             else
             {
               status = LAN8742_STATUS_RESET_TIMEOUT;
 8002992:	f06f 0301 	mvn.w	r3, #1
 8002996:	613b      	str	r3, [r7, #16]
               break;
 8002998:	e00c      	b.n	80029b4 <LAN8742_Init+0x11a>
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d1dd      	bne.n	8002960 <LAN8742_Init+0xc6>
 80029a4:	e006      	b.n	80029b4 <LAN8742_Init+0x11a>
             }
           } 
         }
         else
         {
           status = LAN8742_STATUS_READ_ERROR;
 80029a6:	f06f 0304 	mvn.w	r3, #4
 80029aa:	613b      	str	r3, [r7, #16]
 80029ac:	e002      	b.n	80029b4 <LAN8742_Init+0x11a>
         }
       }
       else
       {
         status = LAN8742_STATUS_WRITE_ERROR;
 80029ae:	f06f 0303 	mvn.w	r3, #3
 80029b2:	613b      	str	r3, [r7, #16]
       }
     }
   }
      
   if(status == LAN8742_STATUS_OK)
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d107      	bne.n	80029ca <LAN8742_Init+0x130>
   {
     tickstart =  pObj->IO.GetTick();
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	699b      	ldr	r3, [r3, #24]
 80029be:	4798      	blx	r3
 80029c0:	4603      	mov	r3, r0
 80029c2:	60fb      	str	r3, [r7, #12]
     /* Wait for 2s to perform initialization */
     /*while((pObj->IO.GetTick() - tickstart) <= LAN8742_INIT_TO)
     {
     }*/

     pObj->Is_Initialized = 1;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	605a      	str	r2, [r3, #4]
   }
   
   return status;
 80029ca:	693b      	ldr	r3, [r7, #16]
 }
 80029cc:	4618      	mov	r0, r3
 80029ce:	3718      	adds	r7, #24
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}

080029d4 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD       
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b084      	sub	sp, #16
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 80029dc:	2300      	movs	r3, #0
 80029de:	60fb      	str	r3, [r7, #12]
  
  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	695b      	ldr	r3, [r3, #20]
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	6810      	ldr	r0, [r2, #0]
 80029e8:	f107 020c 	add.w	r2, r7, #12
 80029ec:	2101      	movs	r1, #1
 80029ee:	4798      	blx	r3
 80029f0:	4603      	mov	r3, r0
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	da02      	bge.n	80029fc <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 80029f6:	f06f 0304 	mvn.w	r3, #4
 80029fa:	e06e      	b.n	8002ada <LAN8742_GetLinkState+0x106>
  }
  
  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	695b      	ldr	r3, [r3, #20]
 8002a00:	687a      	ldr	r2, [r7, #4]
 8002a02:	6810      	ldr	r0, [r2, #0]
 8002a04:	f107 020c 	add.w	r2, r7, #12
 8002a08:	2101      	movs	r1, #1
 8002a0a:	4798      	blx	r3
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	da02      	bge.n	8002a18 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002a12:	f06f 0304 	mvn.w	r3, #4
 8002a16:	e060      	b.n	8002ada <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	f003 0304 	and.w	r3, r3, #4
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d101      	bne.n	8002a26 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;    
 8002a22:	2301      	movs	r3, #1
 8002a24:	e059      	b.n	8002ada <LAN8742_GetLinkState+0x106>
  }
  
  /* Check Auto negotiaition */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	695b      	ldr	r3, [r3, #20]
 8002a2a:	687a      	ldr	r2, [r7, #4]
 8002a2c:	6810      	ldr	r0, [r2, #0]
 8002a2e:	f107 020c 	add.w	r2, r7, #12
 8002a32:	2100      	movs	r1, #0
 8002a34:	4798      	blx	r3
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	da02      	bge.n	8002a42 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002a3c:	f06f 0304 	mvn.w	r3, #4
 8002a40:	e04b      	b.n	8002ada <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d11b      	bne.n	8002a84 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)) 
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d006      	beq.n	8002a64 <LAN8742_GetLinkState+0x90>
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d001      	beq.n	8002a64 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8002a60:	2302      	movs	r3, #2
 8002a62:	e03a      	b.n	8002ada <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d001      	beq.n	8002a72 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	e033      	b.n	8002ada <LAN8742_GetLinkState+0x106>
    }        
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d001      	beq.n	8002a80 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8002a7c:	2304      	movs	r3, #4
 8002a7e:	e02c      	b.n	8002ada <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8002a80:	2305      	movs	r3, #5
 8002a82:	e02a      	b.n	8002ada <LAN8742_GetLinkState+0x106>
    }  		
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	695b      	ldr	r3, [r3, #20]
 8002a88:	687a      	ldr	r2, [r7, #4]
 8002a8a:	6810      	ldr	r0, [r2, #0]
 8002a8c:	f107 020c 	add.w	r2, r7, #12
 8002a90:	211f      	movs	r1, #31
 8002a92:	4798      	blx	r3
 8002a94:	4603      	mov	r3, r0
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	da02      	bge.n	8002aa0 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8002a9a:	f06f 0304 	mvn.w	r3, #4
 8002a9e:	e01c      	b.n	8002ada <LAN8742_GetLinkState+0x106>
    }
    
    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d101      	bne.n	8002aae <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8002aaa:	2306      	movs	r3, #6
 8002aac:	e015      	b.n	8002ada <LAN8742_GetLinkState+0x106>
    }
    
    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	f003 031c 	and.w	r3, r3, #28
 8002ab4:	2b18      	cmp	r3, #24
 8002ab6:	d101      	bne.n	8002abc <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8002ab8:	2302      	movs	r3, #2
 8002aba:	e00e      	b.n	8002ada <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	f003 031c 	and.w	r3, r3, #28
 8002ac2:	2b08      	cmp	r3, #8
 8002ac4:	d101      	bne.n	8002aca <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8002ac6:	2303      	movs	r3, #3
 8002ac8:	e007      	b.n	8002ada <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	f003 031c 	and.w	r3, r3, #28
 8002ad0:	2b14      	cmp	r3, #20
 8002ad2:	d101      	bne.n	8002ad8 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8002ad4:	2304      	movs	r3, #4
 8002ad6:	e000      	b.n	8002ada <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8002ad8:	2305      	movs	r3, #5
    }				
  }
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3710      	adds	r7, #16
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
	...

08002ae4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002aea:	2003      	movs	r0, #3
 8002aec:	f000 f923 	bl	8002d36 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002af0:	f005 faf4 	bl	80080dc <HAL_RCC_GetSysClockFreq>
 8002af4:	4601      	mov	r1, r0
 8002af6:	4b15      	ldr	r3, [pc, #84]	; (8002b4c <HAL_Init+0x68>)
 8002af8:	699b      	ldr	r3, [r3, #24]
 8002afa:	0a1b      	lsrs	r3, r3, #8
 8002afc:	f003 030f 	and.w	r3, r3, #15
 8002b00:	4a13      	ldr	r2, [pc, #76]	; (8002b50 <HAL_Init+0x6c>)
 8002b02:	5cd3      	ldrb	r3, [r2, r3]
 8002b04:	f003 031f 	and.w	r3, r3, #31
 8002b08:	fa21 f303 	lsr.w	r3, r1, r3
 8002b0c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002b0e:	4b0f      	ldr	r3, [pc, #60]	; (8002b4c <HAL_Init+0x68>)
 8002b10:	699b      	ldr	r3, [r3, #24]
 8002b12:	f003 030f 	and.w	r3, r3, #15
 8002b16:	4a0e      	ldr	r2, [pc, #56]	; (8002b50 <HAL_Init+0x6c>)
 8002b18:	5cd3      	ldrb	r3, [r2, r3]
 8002b1a:	f003 031f 	and.w	r3, r3, #31
 8002b1e:	687a      	ldr	r2, [r7, #4]
 8002b20:	fa22 f303 	lsr.w	r3, r2, r3
 8002b24:	4a0b      	ldr	r2, [pc, #44]	; (8002b54 <HAL_Init+0x70>)
 8002b26:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002b28:	4a0b      	ldr	r2, [pc, #44]	; (8002b58 <HAL_Init+0x74>)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002b2e:	2000      	movs	r0, #0
 8002b30:	f7ff f8b0 	bl	8001c94 <HAL_InitTick>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e002      	b.n	8002b44 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002b3e:	f7ff f88b 	bl	8001c58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b42:	2300      	movs	r3, #0
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	3708      	adds	r7, #8
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}
 8002b4c:	58024400 	.word	0x58024400
 8002b50:	0802294c 	.word	0x0802294c
 8002b54:	20000004 	.word	0x20000004
 8002b58:	20000000 	.word	0x20000000

08002b5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002b60:	4b06      	ldr	r3, [pc, #24]	; (8002b7c <HAL_IncTick+0x20>)
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	461a      	mov	r2, r3
 8002b66:	4b06      	ldr	r3, [pc, #24]	; (8002b80 <HAL_IncTick+0x24>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4413      	add	r3, r2
 8002b6c:	4a04      	ldr	r2, [pc, #16]	; (8002b80 <HAL_IncTick+0x24>)
 8002b6e:	6013      	str	r3, [r2, #0]
}
 8002b70:	bf00      	nop
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	2000000c 	.word	0x2000000c
 8002b80:	2000875c 	.word	0x2000875c

08002b84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0
  return uwTick;
 8002b88:	4b03      	ldr	r3, [pc, #12]	; (8002b98 <HAL_GetTick+0x14>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b94:	4770      	bx	lr
 8002b96:	bf00      	nop
 8002b98:	2000875c 	.word	0x2000875c

08002b9c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002ba0:	4b03      	ldr	r3, [pc, #12]	; (8002bb0 <HAL_GetREVID+0x14>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	0c1b      	lsrs	r3, r3, #16
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr
 8002bb0:	5c001000 	.word	0x5c001000

08002bb4 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b083      	sub	sp, #12
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8002bbc:	4b06      	ldr	r3, [pc, #24]	; (8002bd8 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8002bc4:	4904      	ldr	r1, [pc, #16]	; (8002bd8 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	604b      	str	r3, [r1, #4]
}
 8002bcc:	bf00      	nop
 8002bce:	370c      	adds	r7, #12
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr
 8002bd8:	58000400 	.word	0x58000400

08002bdc <__NVIC_SetPriorityGrouping>:
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b085      	sub	sp, #20
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	f003 0307 	and.w	r3, r3, #7
 8002bea:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bec:	4b0b      	ldr	r3, [pc, #44]	; (8002c1c <__NVIC_SetPriorityGrouping+0x40>)
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bf2:	68ba      	ldr	r2, [r7, #8]
 8002bf4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002c04:	4b06      	ldr	r3, [pc, #24]	; (8002c20 <__NVIC_SetPriorityGrouping+0x44>)
 8002c06:	4313      	orrs	r3, r2
 8002c08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c0a:	4a04      	ldr	r2, [pc, #16]	; (8002c1c <__NVIC_SetPriorityGrouping+0x40>)
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	60d3      	str	r3, [r2, #12]
}
 8002c10:	bf00      	nop
 8002c12:	3714      	adds	r7, #20
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr
 8002c1c:	e000ed00 	.word	0xe000ed00
 8002c20:	05fa0000 	.word	0x05fa0000

08002c24 <__NVIC_GetPriorityGrouping>:
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c28:	4b04      	ldr	r3, [pc, #16]	; (8002c3c <__NVIC_GetPriorityGrouping+0x18>)
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	0a1b      	lsrs	r3, r3, #8
 8002c2e:	f003 0307 	and.w	r3, r3, #7
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	46bd      	mov	sp, r7
 8002c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3a:	4770      	bx	lr
 8002c3c:	e000ed00 	.word	0xe000ed00

08002c40 <__NVIC_EnableIRQ>:
{
 8002c40:	b480      	push	{r7}
 8002c42:	b083      	sub	sp, #12
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	4603      	mov	r3, r0
 8002c48:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002c4a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	db0b      	blt.n	8002c6a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c52:	88fb      	ldrh	r3, [r7, #6]
 8002c54:	f003 021f 	and.w	r2, r3, #31
 8002c58:	4907      	ldr	r1, [pc, #28]	; (8002c78 <__NVIC_EnableIRQ+0x38>)
 8002c5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c5e:	095b      	lsrs	r3, r3, #5
 8002c60:	2001      	movs	r0, #1
 8002c62:	fa00 f202 	lsl.w	r2, r0, r2
 8002c66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002c6a:	bf00      	nop
 8002c6c:	370c      	adds	r7, #12
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr
 8002c76:	bf00      	nop
 8002c78:	e000e100 	.word	0xe000e100

08002c7c <__NVIC_SetPriority>:
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	4603      	mov	r3, r0
 8002c84:	6039      	str	r1, [r7, #0]
 8002c86:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002c88:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	db0a      	blt.n	8002ca6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	b2da      	uxtb	r2, r3
 8002c94:	490c      	ldr	r1, [pc, #48]	; (8002cc8 <__NVIC_SetPriority+0x4c>)
 8002c96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c9a:	0112      	lsls	r2, r2, #4
 8002c9c:	b2d2      	uxtb	r2, r2
 8002c9e:	440b      	add	r3, r1
 8002ca0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002ca4:	e00a      	b.n	8002cbc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	b2da      	uxtb	r2, r3
 8002caa:	4908      	ldr	r1, [pc, #32]	; (8002ccc <__NVIC_SetPriority+0x50>)
 8002cac:	88fb      	ldrh	r3, [r7, #6]
 8002cae:	f003 030f 	and.w	r3, r3, #15
 8002cb2:	3b04      	subs	r3, #4
 8002cb4:	0112      	lsls	r2, r2, #4
 8002cb6:	b2d2      	uxtb	r2, r2
 8002cb8:	440b      	add	r3, r1
 8002cba:	761a      	strb	r2, [r3, #24]
}
 8002cbc:	bf00      	nop
 8002cbe:	370c      	adds	r7, #12
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc6:	4770      	bx	lr
 8002cc8:	e000e100 	.word	0xe000e100
 8002ccc:	e000ed00 	.word	0xe000ed00

08002cd0 <NVIC_EncodePriority>:
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b089      	sub	sp, #36	; 0x24
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	60f8      	str	r0, [r7, #12]
 8002cd8:	60b9      	str	r1, [r7, #8]
 8002cda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	f003 0307 	and.w	r3, r3, #7
 8002ce2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ce4:	69fb      	ldr	r3, [r7, #28]
 8002ce6:	f1c3 0307 	rsb	r3, r3, #7
 8002cea:	2b04      	cmp	r3, #4
 8002cec:	bf28      	it	cs
 8002cee:	2304      	movcs	r3, #4
 8002cf0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	3304      	adds	r3, #4
 8002cf6:	2b06      	cmp	r3, #6
 8002cf8:	d902      	bls.n	8002d00 <NVIC_EncodePriority+0x30>
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	3b03      	subs	r3, #3
 8002cfe:	e000      	b.n	8002d02 <NVIC_EncodePriority+0x32>
 8002d00:	2300      	movs	r3, #0
 8002d02:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d04:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002d08:	69bb      	ldr	r3, [r7, #24]
 8002d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0e:	43da      	mvns	r2, r3
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	401a      	ands	r2, r3
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d18:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d22:	43d9      	mvns	r1, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d28:	4313      	orrs	r3, r2
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	3724      	adds	r7, #36	; 0x24
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr

08002d36 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d36:	b580      	push	{r7, lr}
 8002d38:	b082      	sub	sp, #8
 8002d3a:	af00      	add	r7, sp, #0
 8002d3c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d3e:	6878      	ldr	r0, [r7, #4]
 8002d40:	f7ff ff4c 	bl	8002bdc <__NVIC_SetPriorityGrouping>
}
 8002d44:	bf00      	nop
 8002d46:	3708      	adds	r7, #8
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}

08002d4c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b086      	sub	sp, #24
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	4603      	mov	r3, r0
 8002d54:	60b9      	str	r1, [r7, #8]
 8002d56:	607a      	str	r2, [r7, #4]
 8002d58:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002d5a:	f7ff ff63 	bl	8002c24 <__NVIC_GetPriorityGrouping>
 8002d5e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d60:	687a      	ldr	r2, [r7, #4]
 8002d62:	68b9      	ldr	r1, [r7, #8]
 8002d64:	6978      	ldr	r0, [r7, #20]
 8002d66:	f7ff ffb3 	bl	8002cd0 <NVIC_EncodePriority>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002d70:	4611      	mov	r1, r2
 8002d72:	4618      	mov	r0, r3
 8002d74:	f7ff ff82 	bl	8002c7c <__NVIC_SetPriority>
}
 8002d78:	bf00      	nop
 8002d7a:	3718      	adds	r7, #24
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}

08002d80 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b082      	sub	sp, #8
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	4603      	mov	r3, r0
 8002d88:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f7ff ff56 	bl	8002c40 <__NVIC_EnableIRQ>
}
 8002d94:	bf00      	nop
 8002d96:	3708      	adds	r7, #8
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}

08002d9c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002da0:	f3bf 8f5f 	dmb	sy
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002da4:	4b06      	ldr	r3, [pc, #24]	; (8002dc0 <HAL_MPU_Disable+0x24>)
 8002da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002da8:	4a05      	ldr	r2, [pc, #20]	; (8002dc0 <HAL_MPU_Disable+0x24>)
 8002daa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002dae:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002db0:	4b04      	ldr	r3, [pc, #16]	; (8002dc4 <HAL_MPU_Disable+0x28>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	605a      	str	r2, [r3, #4]
}
 8002db6:	bf00      	nop
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr
 8002dc0:	e000ed00 	.word	0xe000ed00
 8002dc4:	e000ed90 	.word	0xe000ed90

08002dc8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b083      	sub	sp, #12
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002dd0:	4a0a      	ldr	r2, [pc, #40]	; (8002dfc <HAL_MPU_Enable+0x34>)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f043 0301 	orr.w	r3, r3, #1
 8002dd8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002dda:	4b09      	ldr	r3, [pc, #36]	; (8002e00 <HAL_MPU_Enable+0x38>)
 8002ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dde:	4a08      	ldr	r2, [pc, #32]	; (8002e00 <HAL_MPU_Enable+0x38>)
 8002de0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002de4:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002de6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002dea:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002dee:	bf00      	nop
 8002df0:	370c      	adds	r7, #12
 8002df2:	46bd      	mov	sp, r7
 8002df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df8:	4770      	bx	lr
 8002dfa:	bf00      	nop
 8002dfc:	e000ed90 	.word	0xe000ed90
 8002e00:	e000ed00 	.word	0xe000ed00

08002e04 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                  the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	785a      	ldrb	r2, [r3, #1]
 8002e10:	4b1d      	ldr	r3, [pc, #116]	; (8002e88 <HAL_MPU_ConfigRegion+0x84>)
 8002e12:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	781b      	ldrb	r3, [r3, #0]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d029      	beq.n	8002e70 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 8002e1c:	4a1a      	ldr	r2, [pc, #104]	; (8002e88 <HAL_MPU_ConfigRegion+0x84>)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	7b1b      	ldrb	r3, [r3, #12]
 8002e28:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	7adb      	ldrb	r3, [r3, #11]
 8002e2e:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002e30:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	7a9b      	ldrb	r3, [r3, #10]
 8002e36:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002e38:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	7b5b      	ldrb	r3, [r3, #13]
 8002e3e:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002e40:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	7b9b      	ldrb	r3, [r3, #14]
 8002e46:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002e48:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	7bdb      	ldrb	r3, [r3, #15]
 8002e4e:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002e50:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	7a5b      	ldrb	r3, [r3, #9]
 8002e56:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002e58:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	7a1b      	ldrb	r3, [r3, #8]
 8002e5e:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002e60:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	7812      	ldrb	r2, [r2, #0]
 8002e66:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002e68:	4a07      	ldr	r2, [pc, #28]	; (8002e88 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002e6a:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002e6c:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8002e6e:	e005      	b.n	8002e7c <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8002e70:	4b05      	ldr	r3, [pc, #20]	; (8002e88 <HAL_MPU_ConfigRegion+0x84>)
 8002e72:	2200      	movs	r2, #0
 8002e74:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 8002e76:	4b04      	ldr	r3, [pc, #16]	; (8002e88 <HAL_MPU_ConfigRegion+0x84>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	611a      	str	r2, [r3, #16]
}
 8002e7c:	bf00      	nop
 8002e7e:	370c      	adds	r7, #12
 8002e80:	46bd      	mov	sp, r7
 8002e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e86:	4770      	bx	lr
 8002e88:	e000ed90 	.word	0xe000ed90

08002e8c <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8002e90:	4b07      	ldr	r3, [pc, #28]	; (8002eb0 <HAL_GetCurrentCPUID+0x24>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	091b      	lsrs	r3, r3, #4
 8002e96:	f003 030f 	and.w	r3, r3, #15
 8002e9a:	2b07      	cmp	r3, #7
 8002e9c:	d101      	bne.n	8002ea2 <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	e000      	b.n	8002ea4 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8002ea2:	2301      	movs	r3, #1
  }
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr
 8002eae:	bf00      	nop
 8002eb0:	e000ed00 	.word	0xe000ed00

08002eb4 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b082      	sub	sp, #8
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d101      	bne.n	8002ec6 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e054      	b.n	8002f70 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	7f5b      	ldrb	r3, [r3, #29]
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d105      	bne.n	8002edc <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f7fd fc96 	bl	8000808 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2202      	movs	r2, #2
 8002ee0:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	791b      	ldrb	r3, [r3, #4]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d10c      	bne.n	8002f04 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a22      	ldr	r2, [pc, #136]	; (8002f78 <HAL_CRC_Init+0xc4>)
 8002ef0:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	689a      	ldr	r2, [r3, #8]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f022 0218 	bic.w	r2, r2, #24
 8002f00:	609a      	str	r2, [r3, #8]
 8002f02:	e00c      	b.n	8002f1e <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6899      	ldr	r1, [r3, #8]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	461a      	mov	r2, r3
 8002f0e:	6878      	ldr	r0, [r7, #4]
 8002f10:	f000 f834 	bl	8002f7c <HAL_CRCEx_Polynomial_Set>
 8002f14:	4603      	mov	r3, r0
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d001      	beq.n	8002f1e <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e028      	b.n	8002f70 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	795b      	ldrb	r3, [r3, #5]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d105      	bne.n	8002f32 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002f2e:	611a      	str	r2, [r3, #16]
 8002f30:	e004      	b.n	8002f3c <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	6912      	ldr	r2, [r2, #16]
 8002f3a:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	695a      	ldr	r2, [r3, #20]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	430a      	orrs	r2, r1
 8002f50:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	699a      	ldr	r2, [r3, #24]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	430a      	orrs	r2, r1
 8002f66:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8002f6e:	2300      	movs	r3, #0
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	3708      	adds	r7, #8
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}
 8002f78:	04c11db7 	.word	0x04c11db7

08002f7c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b087      	sub	sp, #28
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	60f8      	str	r0, [r7, #12]
 8002f84:	60b9      	str	r1, [r7, #8]
 8002f86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8002f8c:	231f      	movs	r3, #31
 8002f8e:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8002f90:	bf00      	nop
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	1e5a      	subs	r2, r3, #1
 8002f96:	613a      	str	r2, [r7, #16]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d009      	beq.n	8002fb0 <HAL_CRCEx_Polynomial_Set+0x34>
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	f003 031f 	and.w	r3, r3, #31
 8002fa2:	68ba      	ldr	r2, [r7, #8]
 8002fa4:	fa22 f303 	lsr.w	r3, r2, r3
 8002fa8:	f003 0301 	and.w	r3, r3, #1
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d0f0      	beq.n	8002f92 <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2b18      	cmp	r3, #24
 8002fb4:	d846      	bhi.n	8003044 <HAL_CRCEx_Polynomial_Set+0xc8>
 8002fb6:	a201      	add	r2, pc, #4	; (adr r2, 8002fbc <HAL_CRCEx_Polynomial_Set+0x40>)
 8002fb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fbc:	0800304b 	.word	0x0800304b
 8002fc0:	08003045 	.word	0x08003045
 8002fc4:	08003045 	.word	0x08003045
 8002fc8:	08003045 	.word	0x08003045
 8002fcc:	08003045 	.word	0x08003045
 8002fd0:	08003045 	.word	0x08003045
 8002fd4:	08003045 	.word	0x08003045
 8002fd8:	08003045 	.word	0x08003045
 8002fdc:	08003039 	.word	0x08003039
 8002fe0:	08003045 	.word	0x08003045
 8002fe4:	08003045 	.word	0x08003045
 8002fe8:	08003045 	.word	0x08003045
 8002fec:	08003045 	.word	0x08003045
 8002ff0:	08003045 	.word	0x08003045
 8002ff4:	08003045 	.word	0x08003045
 8002ff8:	08003045 	.word	0x08003045
 8002ffc:	0800302d 	.word	0x0800302d
 8003000:	08003045 	.word	0x08003045
 8003004:	08003045 	.word	0x08003045
 8003008:	08003045 	.word	0x08003045
 800300c:	08003045 	.word	0x08003045
 8003010:	08003045 	.word	0x08003045
 8003014:	08003045 	.word	0x08003045
 8003018:	08003045 	.word	0x08003045
 800301c:	08003021 	.word	0x08003021
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	2b06      	cmp	r3, #6
 8003024:	d913      	bls.n	800304e <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800302a:	e010      	b.n	800304e <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	2b07      	cmp	r3, #7
 8003030:	d90f      	bls.n	8003052 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8003036:	e00c      	b.n	8003052 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	2b0f      	cmp	r3, #15
 800303c:	d90b      	bls.n	8003056 <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8003042:	e008      	b.n	8003056 <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	75fb      	strb	r3, [r7, #23]
      break;
 8003048:	e006      	b.n	8003058 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800304a:	bf00      	nop
 800304c:	e004      	b.n	8003058 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800304e:	bf00      	nop
 8003050:	e002      	b.n	8003058 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8003052:	bf00      	nop
 8003054:	e000      	b.n	8003058 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8003056:	bf00      	nop
  }
  if (status == HAL_OK)
 8003058:	7dfb      	ldrb	r3, [r7, #23]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d10d      	bne.n	800307a <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	68ba      	ldr	r2, [r7, #8]
 8003064:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	f023 0118 	bic.w	r1, r3, #24
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	687a      	ldr	r2, [r7, #4]
 8003076:	430a      	orrs	r2, r1
 8003078:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800307a:	7dfb      	ldrb	r3, [r7, #23]
}
 800307c:	4618      	mov	r0, r3
 800307e:	371c      	adds	r7, #28
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr

08003088 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b086      	sub	sp, #24
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003090:	f7ff fd78 	bl	8002b84 <HAL_GetTick>
 8003094:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d101      	bne.n	80030a0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	e316      	b.n	80036ce <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a66      	ldr	r2, [pc, #408]	; (8003240 <HAL_DMA_Init+0x1b8>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d04a      	beq.n	8003140 <HAL_DMA_Init+0xb8>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a65      	ldr	r2, [pc, #404]	; (8003244 <HAL_DMA_Init+0x1bc>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d045      	beq.n	8003140 <HAL_DMA_Init+0xb8>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a63      	ldr	r2, [pc, #396]	; (8003248 <HAL_DMA_Init+0x1c0>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d040      	beq.n	8003140 <HAL_DMA_Init+0xb8>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a62      	ldr	r2, [pc, #392]	; (800324c <HAL_DMA_Init+0x1c4>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d03b      	beq.n	8003140 <HAL_DMA_Init+0xb8>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a60      	ldr	r2, [pc, #384]	; (8003250 <HAL_DMA_Init+0x1c8>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d036      	beq.n	8003140 <HAL_DMA_Init+0xb8>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a5f      	ldr	r2, [pc, #380]	; (8003254 <HAL_DMA_Init+0x1cc>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d031      	beq.n	8003140 <HAL_DMA_Init+0xb8>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a5d      	ldr	r2, [pc, #372]	; (8003258 <HAL_DMA_Init+0x1d0>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d02c      	beq.n	8003140 <HAL_DMA_Init+0xb8>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a5c      	ldr	r2, [pc, #368]	; (800325c <HAL_DMA_Init+0x1d4>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d027      	beq.n	8003140 <HAL_DMA_Init+0xb8>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a5a      	ldr	r2, [pc, #360]	; (8003260 <HAL_DMA_Init+0x1d8>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d022      	beq.n	8003140 <HAL_DMA_Init+0xb8>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a59      	ldr	r2, [pc, #356]	; (8003264 <HAL_DMA_Init+0x1dc>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d01d      	beq.n	8003140 <HAL_DMA_Init+0xb8>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a57      	ldr	r2, [pc, #348]	; (8003268 <HAL_DMA_Init+0x1e0>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d018      	beq.n	8003140 <HAL_DMA_Init+0xb8>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a56      	ldr	r2, [pc, #344]	; (800326c <HAL_DMA_Init+0x1e4>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d013      	beq.n	8003140 <HAL_DMA_Init+0xb8>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a54      	ldr	r2, [pc, #336]	; (8003270 <HAL_DMA_Init+0x1e8>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d00e      	beq.n	8003140 <HAL_DMA_Init+0xb8>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a53      	ldr	r2, [pc, #332]	; (8003274 <HAL_DMA_Init+0x1ec>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d009      	beq.n	8003140 <HAL_DMA_Init+0xb8>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a51      	ldr	r2, [pc, #324]	; (8003278 <HAL_DMA_Init+0x1f0>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d004      	beq.n	8003140 <HAL_DMA_Init+0xb8>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a50      	ldr	r2, [pc, #320]	; (800327c <HAL_DMA_Init+0x1f4>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d101      	bne.n	8003144 <HAL_DMA_Init+0xbc>
 8003140:	2301      	movs	r3, #1
 8003142:	e000      	b.n	8003146 <HAL_DMA_Init+0xbe>
 8003144:	2300      	movs	r3, #0
 8003146:	2b00      	cmp	r3, #0
 8003148:	f000 813b 	beq.w	80033c2 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2200      	movs	r2, #0
 8003150:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2202      	movs	r2, #2
 8003158:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a37      	ldr	r2, [pc, #220]	; (8003240 <HAL_DMA_Init+0x1b8>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d04a      	beq.n	80031fc <HAL_DMA_Init+0x174>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a36      	ldr	r2, [pc, #216]	; (8003244 <HAL_DMA_Init+0x1bc>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d045      	beq.n	80031fc <HAL_DMA_Init+0x174>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a34      	ldr	r2, [pc, #208]	; (8003248 <HAL_DMA_Init+0x1c0>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d040      	beq.n	80031fc <HAL_DMA_Init+0x174>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a33      	ldr	r2, [pc, #204]	; (800324c <HAL_DMA_Init+0x1c4>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d03b      	beq.n	80031fc <HAL_DMA_Init+0x174>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a31      	ldr	r2, [pc, #196]	; (8003250 <HAL_DMA_Init+0x1c8>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d036      	beq.n	80031fc <HAL_DMA_Init+0x174>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a30      	ldr	r2, [pc, #192]	; (8003254 <HAL_DMA_Init+0x1cc>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d031      	beq.n	80031fc <HAL_DMA_Init+0x174>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a2e      	ldr	r2, [pc, #184]	; (8003258 <HAL_DMA_Init+0x1d0>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d02c      	beq.n	80031fc <HAL_DMA_Init+0x174>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a2d      	ldr	r2, [pc, #180]	; (800325c <HAL_DMA_Init+0x1d4>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d027      	beq.n	80031fc <HAL_DMA_Init+0x174>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a2b      	ldr	r2, [pc, #172]	; (8003260 <HAL_DMA_Init+0x1d8>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d022      	beq.n	80031fc <HAL_DMA_Init+0x174>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a2a      	ldr	r2, [pc, #168]	; (8003264 <HAL_DMA_Init+0x1dc>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d01d      	beq.n	80031fc <HAL_DMA_Init+0x174>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a28      	ldr	r2, [pc, #160]	; (8003268 <HAL_DMA_Init+0x1e0>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d018      	beq.n	80031fc <HAL_DMA_Init+0x174>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a27      	ldr	r2, [pc, #156]	; (800326c <HAL_DMA_Init+0x1e4>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d013      	beq.n	80031fc <HAL_DMA_Init+0x174>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a25      	ldr	r2, [pc, #148]	; (8003270 <HAL_DMA_Init+0x1e8>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d00e      	beq.n	80031fc <HAL_DMA_Init+0x174>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a24      	ldr	r2, [pc, #144]	; (8003274 <HAL_DMA_Init+0x1ec>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d009      	beq.n	80031fc <HAL_DMA_Init+0x174>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a22      	ldr	r2, [pc, #136]	; (8003278 <HAL_DMA_Init+0x1f0>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d004      	beq.n	80031fc <HAL_DMA_Init+0x174>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4a21      	ldr	r2, [pc, #132]	; (800327c <HAL_DMA_Init+0x1f4>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d108      	bne.n	800320e <HAL_DMA_Init+0x186>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f022 0201 	bic.w	r2, r2, #1
 800320a:	601a      	str	r2, [r3, #0]
 800320c:	e007      	b.n	800321e <HAL_DMA_Init+0x196>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f022 0201 	bic.w	r2, r2, #1
 800321c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800321e:	e02f      	b.n	8003280 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003220:	f7ff fcb0 	bl	8002b84 <HAL_GetTick>
 8003224:	4602      	mov	r2, r0
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	2b05      	cmp	r3, #5
 800322c:	d928      	bls.n	8003280 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2220      	movs	r2, #32
 8003232:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2203      	movs	r2, #3
 8003238:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	e246      	b.n	80036ce <HAL_DMA_Init+0x646>
 8003240:	40020010 	.word	0x40020010
 8003244:	40020028 	.word	0x40020028
 8003248:	40020040 	.word	0x40020040
 800324c:	40020058 	.word	0x40020058
 8003250:	40020070 	.word	0x40020070
 8003254:	40020088 	.word	0x40020088
 8003258:	400200a0 	.word	0x400200a0
 800325c:	400200b8 	.word	0x400200b8
 8003260:	40020410 	.word	0x40020410
 8003264:	40020428 	.word	0x40020428
 8003268:	40020440 	.word	0x40020440
 800326c:	40020458 	.word	0x40020458
 8003270:	40020470 	.word	0x40020470
 8003274:	40020488 	.word	0x40020488
 8003278:	400204a0 	.word	0x400204a0
 800327c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0301 	and.w	r3, r3, #1
 800328a:	2b00      	cmp	r3, #0
 800328c:	d1c8      	bne.n	8003220 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003296:	697a      	ldr	r2, [r7, #20]
 8003298:	4b83      	ldr	r3, [pc, #524]	; (80034a8 <HAL_DMA_Init+0x420>)
 800329a:	4013      	ands	r3, r2
 800329c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80032a6:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	691b      	ldr	r3, [r3, #16]
 80032ac:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032b2:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	699b      	ldr	r3, [r3, #24]
 80032b8:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032be:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6a1b      	ldr	r3, [r3, #32]
 80032c4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80032c6:	697a      	ldr	r2, [r7, #20]
 80032c8:	4313      	orrs	r3, r2
 80032ca:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d0:	2b04      	cmp	r3, #4
 80032d2:	d107      	bne.n	80032e4 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032dc:	4313      	orrs	r3, r2
 80032de:	697a      	ldr	r2, [r7, #20]
 80032e0:	4313      	orrs	r3, r2
 80032e2:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transfering data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80032e4:	4b71      	ldr	r3, [pc, #452]	; (80034ac <HAL_DMA_Init+0x424>)
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	4b71      	ldr	r3, [pc, #452]	; (80034b0 <HAL_DMA_Init+0x428>)
 80032ea:	4013      	ands	r3, r2
 80032ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80032f0:	d328      	bcc.n	8003344 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	2b28      	cmp	r3, #40	; 0x28
 80032f8:	d903      	bls.n	8003302 <HAL_DMA_Init+0x27a>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	2b2e      	cmp	r3, #46	; 0x2e
 8003300:	d917      	bls.n	8003332 <HAL_DMA_Init+0x2aa>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	2b3e      	cmp	r3, #62	; 0x3e
 8003308:	d903      	bls.n	8003312 <HAL_DMA_Init+0x28a>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	2b42      	cmp	r3, #66	; 0x42
 8003310:	d90f      	bls.n	8003332 <HAL_DMA_Init+0x2aa>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	2b46      	cmp	r3, #70	; 0x46
 8003318:	d903      	bls.n	8003322 <HAL_DMA_Init+0x29a>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	2b48      	cmp	r3, #72	; 0x48
 8003320:	d907      	bls.n	8003332 <HAL_DMA_Init+0x2aa>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	2b4e      	cmp	r3, #78	; 0x4e
 8003328:	d905      	bls.n	8003336 <HAL_DMA_Init+0x2ae>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	2b52      	cmp	r3, #82	; 0x52
 8003330:	d801      	bhi.n	8003336 <HAL_DMA_Init+0x2ae>
 8003332:	2301      	movs	r3, #1
 8003334:	e000      	b.n	8003338 <HAL_DMA_Init+0x2b0>
 8003336:	2300      	movs	r3, #0
 8003338:	2b00      	cmp	r3, #0
 800333a:	d003      	beq.n	8003344 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003342:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	697a      	ldr	r2, [r7, #20]
 800334a:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	695b      	ldr	r3, [r3, #20]
 8003352:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	f023 0307 	bic.w	r3, r3, #7
 800335a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003360:	697a      	ldr	r2, [r7, #20]
 8003362:	4313      	orrs	r3, r2
 8003364:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800336a:	2b04      	cmp	r3, #4
 800336c:	d117      	bne.n	800339e <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003372:	697a      	ldr	r2, [r7, #20]
 8003374:	4313      	orrs	r3, r2
 8003376:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800337c:	2b00      	cmp	r3, #0
 800337e:	d00e      	beq.n	800339e <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f001 fbfd 	bl	8004b80 <DMA_CheckFifoParam>
 8003386:	4603      	mov	r3, r0
 8003388:	2b00      	cmp	r3, #0
 800338a:	d008      	beq.n	800339e <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2240      	movs	r2, #64	; 0x40
 8003390:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2201      	movs	r2, #1
 8003396:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e197      	b.n	80036ce <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	697a      	ldr	r2, [r7, #20]
 80033a4:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	f001 fb38 	bl	8004a1c <DMA_CalcBaseAndBitshift>
 80033ac:	4603      	mov	r3, r0
 80033ae:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033b4:	f003 031f 	and.w	r3, r3, #31
 80033b8:	223f      	movs	r2, #63	; 0x3f
 80033ba:	409a      	lsls	r2, r3
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	609a      	str	r2, [r3, #8]
 80033c0:	e0cd      	b.n	800355e <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a3b      	ldr	r2, [pc, #236]	; (80034b4 <HAL_DMA_Init+0x42c>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d022      	beq.n	8003412 <HAL_DMA_Init+0x38a>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a39      	ldr	r2, [pc, #228]	; (80034b8 <HAL_DMA_Init+0x430>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d01d      	beq.n	8003412 <HAL_DMA_Init+0x38a>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a38      	ldr	r2, [pc, #224]	; (80034bc <HAL_DMA_Init+0x434>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d018      	beq.n	8003412 <HAL_DMA_Init+0x38a>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a36      	ldr	r2, [pc, #216]	; (80034c0 <HAL_DMA_Init+0x438>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d013      	beq.n	8003412 <HAL_DMA_Init+0x38a>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4a35      	ldr	r2, [pc, #212]	; (80034c4 <HAL_DMA_Init+0x43c>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d00e      	beq.n	8003412 <HAL_DMA_Init+0x38a>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4a33      	ldr	r2, [pc, #204]	; (80034c8 <HAL_DMA_Init+0x440>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d009      	beq.n	8003412 <HAL_DMA_Init+0x38a>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a32      	ldr	r2, [pc, #200]	; (80034cc <HAL_DMA_Init+0x444>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d004      	beq.n	8003412 <HAL_DMA_Init+0x38a>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a30      	ldr	r2, [pc, #192]	; (80034d0 <HAL_DMA_Init+0x448>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d101      	bne.n	8003416 <HAL_DMA_Init+0x38e>
 8003412:	2301      	movs	r3, #1
 8003414:	e000      	b.n	8003418 <HAL_DMA_Init+0x390>
 8003416:	2300      	movs	r3, #0
 8003418:	2b00      	cmp	r3, #0
 800341a:	f000 8097 	beq.w	800354c <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a24      	ldr	r2, [pc, #144]	; (80034b4 <HAL_DMA_Init+0x42c>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d021      	beq.n	800346c <HAL_DMA_Init+0x3e4>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a22      	ldr	r2, [pc, #136]	; (80034b8 <HAL_DMA_Init+0x430>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d01c      	beq.n	800346c <HAL_DMA_Init+0x3e4>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a21      	ldr	r2, [pc, #132]	; (80034bc <HAL_DMA_Init+0x434>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d017      	beq.n	800346c <HAL_DMA_Init+0x3e4>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a1f      	ldr	r2, [pc, #124]	; (80034c0 <HAL_DMA_Init+0x438>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d012      	beq.n	800346c <HAL_DMA_Init+0x3e4>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a1e      	ldr	r2, [pc, #120]	; (80034c4 <HAL_DMA_Init+0x43c>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d00d      	beq.n	800346c <HAL_DMA_Init+0x3e4>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a1c      	ldr	r2, [pc, #112]	; (80034c8 <HAL_DMA_Init+0x440>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d008      	beq.n	800346c <HAL_DMA_Init+0x3e4>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a1b      	ldr	r2, [pc, #108]	; (80034cc <HAL_DMA_Init+0x444>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d003      	beq.n	800346c <HAL_DMA_Init+0x3e4>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a19      	ldr	r2, [pc, #100]	; (80034d0 <HAL_DMA_Init+0x448>)
 800346a:	4293      	cmp	r3, r2
 800346c:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2200      	movs	r2, #0
 8003472:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2202      	movs	r2, #2
 800347a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003486:	697a      	ldr	r2, [r7, #20]
 8003488:	4b12      	ldr	r3, [pc, #72]	; (80034d4 <HAL_DMA_Init+0x44c>)
 800348a:	4013      	ands	r3, r2
 800348c:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	2b40      	cmp	r3, #64	; 0x40
 8003494:	d020      	beq.n	80034d8 <HAL_DMA_Init+0x450>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	2b80      	cmp	r3, #128	; 0x80
 800349c:	d102      	bne.n	80034a4 <HAL_DMA_Init+0x41c>
 800349e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80034a2:	e01a      	b.n	80034da <HAL_DMA_Init+0x452>
 80034a4:	2300      	movs	r3, #0
 80034a6:	e018      	b.n	80034da <HAL_DMA_Init+0x452>
 80034a8:	fe10803f 	.word	0xfe10803f
 80034ac:	5c001000 	.word	0x5c001000
 80034b0:	ffff0000 	.word	0xffff0000
 80034b4:	58025408 	.word	0x58025408
 80034b8:	5802541c 	.word	0x5802541c
 80034bc:	58025430 	.word	0x58025430
 80034c0:	58025444 	.word	0x58025444
 80034c4:	58025458 	.word	0x58025458
 80034c8:	5802546c 	.word	0x5802546c
 80034cc:	58025480 	.word	0x58025480
 80034d0:	58025494 	.word	0x58025494
 80034d4:	fffe000f 	.word	0xfffe000f
 80034d8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80034da:	687a      	ldr	r2, [r7, #4]
 80034dc:	68d2      	ldr	r2, [r2, #12]
 80034de:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80034e0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	691b      	ldr	r3, [r3, #16]
 80034e6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80034e8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	695b      	ldr	r3, [r3, #20]
 80034ee:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80034f0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	699b      	ldr	r3, [r3, #24]
 80034f6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80034f8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	69db      	ldr	r3, [r3, #28]
 80034fe:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003500:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6a1b      	ldr	r3, [r3, #32]
 8003506:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003508:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800350a:	697a      	ldr	r2, [r7, #20]
 800350c:	4313      	orrs	r3, r2
 800350e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	697a      	ldr	r2, [r7, #20]
 8003516:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	461a      	mov	r2, r3
 800351e:	4b6e      	ldr	r3, [pc, #440]	; (80036d8 <HAL_DMA_Init+0x650>)
 8003520:	4413      	add	r3, r2
 8003522:	4a6e      	ldr	r2, [pc, #440]	; (80036dc <HAL_DMA_Init+0x654>)
 8003524:	fba2 2303 	umull	r2, r3, r2, r3
 8003528:	091b      	lsrs	r3, r3, #4
 800352a:	009a      	lsls	r2, r3, #2
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003530:	6878      	ldr	r0, [r7, #4]
 8003532:	f001 fa73 	bl	8004a1c <DMA_CalcBaseAndBitshift>
 8003536:	4603      	mov	r3, r0
 8003538:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800353e:	f003 031f 	and.w	r3, r3, #31
 8003542:	2201      	movs	r2, #1
 8003544:	409a      	lsls	r2, r3
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	605a      	str	r2, [r3, #4]
 800354a:	e008      	b.n	800355e <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2240      	movs	r2, #64	; 0x40
 8003550:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2203      	movs	r2, #3
 8003556:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e0b7      	b.n	80036ce <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a5f      	ldr	r2, [pc, #380]	; (80036e0 <HAL_DMA_Init+0x658>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d072      	beq.n	800364e <HAL_DMA_Init+0x5c6>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a5d      	ldr	r2, [pc, #372]	; (80036e4 <HAL_DMA_Init+0x65c>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d06d      	beq.n	800364e <HAL_DMA_Init+0x5c6>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4a5c      	ldr	r2, [pc, #368]	; (80036e8 <HAL_DMA_Init+0x660>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d068      	beq.n	800364e <HAL_DMA_Init+0x5c6>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a5a      	ldr	r2, [pc, #360]	; (80036ec <HAL_DMA_Init+0x664>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d063      	beq.n	800364e <HAL_DMA_Init+0x5c6>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a59      	ldr	r2, [pc, #356]	; (80036f0 <HAL_DMA_Init+0x668>)
 800358c:	4293      	cmp	r3, r2
 800358e:	d05e      	beq.n	800364e <HAL_DMA_Init+0x5c6>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a57      	ldr	r2, [pc, #348]	; (80036f4 <HAL_DMA_Init+0x66c>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d059      	beq.n	800364e <HAL_DMA_Init+0x5c6>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a56      	ldr	r2, [pc, #344]	; (80036f8 <HAL_DMA_Init+0x670>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d054      	beq.n	800364e <HAL_DMA_Init+0x5c6>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a54      	ldr	r2, [pc, #336]	; (80036fc <HAL_DMA_Init+0x674>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d04f      	beq.n	800364e <HAL_DMA_Init+0x5c6>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4a53      	ldr	r2, [pc, #332]	; (8003700 <HAL_DMA_Init+0x678>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d04a      	beq.n	800364e <HAL_DMA_Init+0x5c6>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a51      	ldr	r2, [pc, #324]	; (8003704 <HAL_DMA_Init+0x67c>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d045      	beq.n	800364e <HAL_DMA_Init+0x5c6>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a50      	ldr	r2, [pc, #320]	; (8003708 <HAL_DMA_Init+0x680>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d040      	beq.n	800364e <HAL_DMA_Init+0x5c6>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a4e      	ldr	r2, [pc, #312]	; (800370c <HAL_DMA_Init+0x684>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d03b      	beq.n	800364e <HAL_DMA_Init+0x5c6>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a4d      	ldr	r2, [pc, #308]	; (8003710 <HAL_DMA_Init+0x688>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d036      	beq.n	800364e <HAL_DMA_Init+0x5c6>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a4b      	ldr	r2, [pc, #300]	; (8003714 <HAL_DMA_Init+0x68c>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d031      	beq.n	800364e <HAL_DMA_Init+0x5c6>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a4a      	ldr	r2, [pc, #296]	; (8003718 <HAL_DMA_Init+0x690>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d02c      	beq.n	800364e <HAL_DMA_Init+0x5c6>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a48      	ldr	r2, [pc, #288]	; (800371c <HAL_DMA_Init+0x694>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d027      	beq.n	800364e <HAL_DMA_Init+0x5c6>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a47      	ldr	r2, [pc, #284]	; (8003720 <HAL_DMA_Init+0x698>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d022      	beq.n	800364e <HAL_DMA_Init+0x5c6>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a45      	ldr	r2, [pc, #276]	; (8003724 <HAL_DMA_Init+0x69c>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d01d      	beq.n	800364e <HAL_DMA_Init+0x5c6>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a44      	ldr	r2, [pc, #272]	; (8003728 <HAL_DMA_Init+0x6a0>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d018      	beq.n	800364e <HAL_DMA_Init+0x5c6>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a42      	ldr	r2, [pc, #264]	; (800372c <HAL_DMA_Init+0x6a4>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d013      	beq.n	800364e <HAL_DMA_Init+0x5c6>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a41      	ldr	r2, [pc, #260]	; (8003730 <HAL_DMA_Init+0x6a8>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d00e      	beq.n	800364e <HAL_DMA_Init+0x5c6>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a3f      	ldr	r2, [pc, #252]	; (8003734 <HAL_DMA_Init+0x6ac>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d009      	beq.n	800364e <HAL_DMA_Init+0x5c6>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a3e      	ldr	r2, [pc, #248]	; (8003738 <HAL_DMA_Init+0x6b0>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d004      	beq.n	800364e <HAL_DMA_Init+0x5c6>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a3c      	ldr	r2, [pc, #240]	; (800373c <HAL_DMA_Init+0x6b4>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d101      	bne.n	8003652 <HAL_DMA_Init+0x5ca>
 800364e:	2301      	movs	r3, #1
 8003650:	e000      	b.n	8003654 <HAL_DMA_Init+0x5cc>
 8003652:	2300      	movs	r3, #0
 8003654:	2b00      	cmp	r3, #0
 8003656:	d032      	beq.n	80036be <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	f001 fb0d 	bl	8004c78 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	2b80      	cmp	r3, #128	; 0x80
 8003664:	d102      	bne.n	800366c <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	685a      	ldr	r2, [r3, #4]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003674:	b2d2      	uxtb	r2, r2
 8003676:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800367c:	687a      	ldr	r2, [r7, #4]
 800367e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003680:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d010      	beq.n	80036ac <HAL_DMA_Init+0x624>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	2b08      	cmp	r3, #8
 8003690:	d80c      	bhi.n	80036ac <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003692:	6878      	ldr	r0, [r7, #4]
 8003694:	f001 fb8a 	bl	8004dac <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800369c:	2200      	movs	r2, #0
 800369e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036a4:	687a      	ldr	r2, [r7, #4]
 80036a6:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80036a8:	605a      	str	r2, [r3, #4]
 80036aa:	e008      	b.n	80036be <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2200      	movs	r2, #0
 80036b0:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2200      	movs	r2, #0
 80036b6:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2200      	movs	r2, #0
 80036bc:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2200      	movs	r2, #0
 80036c2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2201      	movs	r2, #1
 80036c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80036cc:	2300      	movs	r3, #0
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3718      	adds	r7, #24
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	bf00      	nop
 80036d8:	a7fdabf8 	.word	0xa7fdabf8
 80036dc:	cccccccd 	.word	0xcccccccd
 80036e0:	40020010 	.word	0x40020010
 80036e4:	40020028 	.word	0x40020028
 80036e8:	40020040 	.word	0x40020040
 80036ec:	40020058 	.word	0x40020058
 80036f0:	40020070 	.word	0x40020070
 80036f4:	40020088 	.word	0x40020088
 80036f8:	400200a0 	.word	0x400200a0
 80036fc:	400200b8 	.word	0x400200b8
 8003700:	40020410 	.word	0x40020410
 8003704:	40020428 	.word	0x40020428
 8003708:	40020440 	.word	0x40020440
 800370c:	40020458 	.word	0x40020458
 8003710:	40020470 	.word	0x40020470
 8003714:	40020488 	.word	0x40020488
 8003718:	400204a0 	.word	0x400204a0
 800371c:	400204b8 	.word	0x400204b8
 8003720:	58025408 	.word	0x58025408
 8003724:	5802541c 	.word	0x5802541c
 8003728:	58025430 	.word	0x58025430
 800372c:	58025444 	.word	0x58025444
 8003730:	58025458 	.word	0x58025458
 8003734:	5802546c 	.word	0x5802546c
 8003738:	58025480 	.word	0x58025480
 800373c:	58025494 	.word	0x58025494

08003740 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b084      	sub	sp, #16
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d101      	bne.n	8003752 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e205      	b.n	8003b5e <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003758:	b2db      	uxtb	r3, r3
 800375a:	2b02      	cmp	r3, #2
 800375c:	d004      	beq.n	8003768 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2280      	movs	r2, #128	; 0x80
 8003762:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	e1fa      	b.n	8003b5e <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a8c      	ldr	r2, [pc, #560]	; (80039a0 <HAL_DMA_Abort_IT+0x260>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d04a      	beq.n	8003808 <HAL_DMA_Abort_IT+0xc8>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a8b      	ldr	r2, [pc, #556]	; (80039a4 <HAL_DMA_Abort_IT+0x264>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d045      	beq.n	8003808 <HAL_DMA_Abort_IT+0xc8>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a89      	ldr	r2, [pc, #548]	; (80039a8 <HAL_DMA_Abort_IT+0x268>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d040      	beq.n	8003808 <HAL_DMA_Abort_IT+0xc8>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a88      	ldr	r2, [pc, #544]	; (80039ac <HAL_DMA_Abort_IT+0x26c>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d03b      	beq.n	8003808 <HAL_DMA_Abort_IT+0xc8>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a86      	ldr	r2, [pc, #536]	; (80039b0 <HAL_DMA_Abort_IT+0x270>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d036      	beq.n	8003808 <HAL_DMA_Abort_IT+0xc8>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a85      	ldr	r2, [pc, #532]	; (80039b4 <HAL_DMA_Abort_IT+0x274>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d031      	beq.n	8003808 <HAL_DMA_Abort_IT+0xc8>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a83      	ldr	r2, [pc, #524]	; (80039b8 <HAL_DMA_Abort_IT+0x278>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d02c      	beq.n	8003808 <HAL_DMA_Abort_IT+0xc8>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a82      	ldr	r2, [pc, #520]	; (80039bc <HAL_DMA_Abort_IT+0x27c>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d027      	beq.n	8003808 <HAL_DMA_Abort_IT+0xc8>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a80      	ldr	r2, [pc, #512]	; (80039c0 <HAL_DMA_Abort_IT+0x280>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d022      	beq.n	8003808 <HAL_DMA_Abort_IT+0xc8>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a7f      	ldr	r2, [pc, #508]	; (80039c4 <HAL_DMA_Abort_IT+0x284>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d01d      	beq.n	8003808 <HAL_DMA_Abort_IT+0xc8>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a7d      	ldr	r2, [pc, #500]	; (80039c8 <HAL_DMA_Abort_IT+0x288>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d018      	beq.n	8003808 <HAL_DMA_Abort_IT+0xc8>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a7c      	ldr	r2, [pc, #496]	; (80039cc <HAL_DMA_Abort_IT+0x28c>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d013      	beq.n	8003808 <HAL_DMA_Abort_IT+0xc8>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a7a      	ldr	r2, [pc, #488]	; (80039d0 <HAL_DMA_Abort_IT+0x290>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d00e      	beq.n	8003808 <HAL_DMA_Abort_IT+0xc8>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a79      	ldr	r2, [pc, #484]	; (80039d4 <HAL_DMA_Abort_IT+0x294>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d009      	beq.n	8003808 <HAL_DMA_Abort_IT+0xc8>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a77      	ldr	r2, [pc, #476]	; (80039d8 <HAL_DMA_Abort_IT+0x298>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d004      	beq.n	8003808 <HAL_DMA_Abort_IT+0xc8>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a76      	ldr	r2, [pc, #472]	; (80039dc <HAL_DMA_Abort_IT+0x29c>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d101      	bne.n	800380c <HAL_DMA_Abort_IT+0xcc>
 8003808:	2301      	movs	r3, #1
 800380a:	e000      	b.n	800380e <HAL_DMA_Abort_IT+0xce>
 800380c:	2300      	movs	r3, #0
 800380e:	2b00      	cmp	r3, #0
 8003810:	d065      	beq.n	80038de <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2204      	movs	r2, #4
 8003816:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a60      	ldr	r2, [pc, #384]	; (80039a0 <HAL_DMA_Abort_IT+0x260>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d04a      	beq.n	80038ba <HAL_DMA_Abort_IT+0x17a>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a5e      	ldr	r2, [pc, #376]	; (80039a4 <HAL_DMA_Abort_IT+0x264>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d045      	beq.n	80038ba <HAL_DMA_Abort_IT+0x17a>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a5d      	ldr	r2, [pc, #372]	; (80039a8 <HAL_DMA_Abort_IT+0x268>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d040      	beq.n	80038ba <HAL_DMA_Abort_IT+0x17a>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a5b      	ldr	r2, [pc, #364]	; (80039ac <HAL_DMA_Abort_IT+0x26c>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d03b      	beq.n	80038ba <HAL_DMA_Abort_IT+0x17a>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a5a      	ldr	r2, [pc, #360]	; (80039b0 <HAL_DMA_Abort_IT+0x270>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d036      	beq.n	80038ba <HAL_DMA_Abort_IT+0x17a>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a58      	ldr	r2, [pc, #352]	; (80039b4 <HAL_DMA_Abort_IT+0x274>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d031      	beq.n	80038ba <HAL_DMA_Abort_IT+0x17a>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a57      	ldr	r2, [pc, #348]	; (80039b8 <HAL_DMA_Abort_IT+0x278>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d02c      	beq.n	80038ba <HAL_DMA_Abort_IT+0x17a>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a55      	ldr	r2, [pc, #340]	; (80039bc <HAL_DMA_Abort_IT+0x27c>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d027      	beq.n	80038ba <HAL_DMA_Abort_IT+0x17a>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a54      	ldr	r2, [pc, #336]	; (80039c0 <HAL_DMA_Abort_IT+0x280>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d022      	beq.n	80038ba <HAL_DMA_Abort_IT+0x17a>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a52      	ldr	r2, [pc, #328]	; (80039c4 <HAL_DMA_Abort_IT+0x284>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d01d      	beq.n	80038ba <HAL_DMA_Abort_IT+0x17a>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a51      	ldr	r2, [pc, #324]	; (80039c8 <HAL_DMA_Abort_IT+0x288>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d018      	beq.n	80038ba <HAL_DMA_Abort_IT+0x17a>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a4f      	ldr	r2, [pc, #316]	; (80039cc <HAL_DMA_Abort_IT+0x28c>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d013      	beq.n	80038ba <HAL_DMA_Abort_IT+0x17a>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a4e      	ldr	r2, [pc, #312]	; (80039d0 <HAL_DMA_Abort_IT+0x290>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d00e      	beq.n	80038ba <HAL_DMA_Abort_IT+0x17a>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a4c      	ldr	r2, [pc, #304]	; (80039d4 <HAL_DMA_Abort_IT+0x294>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d009      	beq.n	80038ba <HAL_DMA_Abort_IT+0x17a>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a4b      	ldr	r2, [pc, #300]	; (80039d8 <HAL_DMA_Abort_IT+0x298>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d004      	beq.n	80038ba <HAL_DMA_Abort_IT+0x17a>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a49      	ldr	r2, [pc, #292]	; (80039dc <HAL_DMA_Abort_IT+0x29c>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d108      	bne.n	80038cc <HAL_DMA_Abort_IT+0x18c>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f022 0201 	bic.w	r2, r2, #1
 80038c8:	601a      	str	r2, [r3, #0]
 80038ca:	e147      	b.n	8003b5c <HAL_DMA_Abort_IT+0x41c>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f022 0201 	bic.w	r2, r2, #1
 80038da:	601a      	str	r2, [r3, #0]
 80038dc:	e13e      	b.n	8003b5c <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f022 020e 	bic.w	r2, r2, #14
 80038ec:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a2b      	ldr	r2, [pc, #172]	; (80039a0 <HAL_DMA_Abort_IT+0x260>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d04a      	beq.n	800398e <HAL_DMA_Abort_IT+0x24e>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a29      	ldr	r2, [pc, #164]	; (80039a4 <HAL_DMA_Abort_IT+0x264>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d045      	beq.n	800398e <HAL_DMA_Abort_IT+0x24e>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a28      	ldr	r2, [pc, #160]	; (80039a8 <HAL_DMA_Abort_IT+0x268>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d040      	beq.n	800398e <HAL_DMA_Abort_IT+0x24e>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a26      	ldr	r2, [pc, #152]	; (80039ac <HAL_DMA_Abort_IT+0x26c>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d03b      	beq.n	800398e <HAL_DMA_Abort_IT+0x24e>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a25      	ldr	r2, [pc, #148]	; (80039b0 <HAL_DMA_Abort_IT+0x270>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d036      	beq.n	800398e <HAL_DMA_Abort_IT+0x24e>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a23      	ldr	r2, [pc, #140]	; (80039b4 <HAL_DMA_Abort_IT+0x274>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d031      	beq.n	800398e <HAL_DMA_Abort_IT+0x24e>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a22      	ldr	r2, [pc, #136]	; (80039b8 <HAL_DMA_Abort_IT+0x278>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d02c      	beq.n	800398e <HAL_DMA_Abort_IT+0x24e>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a20      	ldr	r2, [pc, #128]	; (80039bc <HAL_DMA_Abort_IT+0x27c>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d027      	beq.n	800398e <HAL_DMA_Abort_IT+0x24e>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a1f      	ldr	r2, [pc, #124]	; (80039c0 <HAL_DMA_Abort_IT+0x280>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d022      	beq.n	800398e <HAL_DMA_Abort_IT+0x24e>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a1d      	ldr	r2, [pc, #116]	; (80039c4 <HAL_DMA_Abort_IT+0x284>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d01d      	beq.n	800398e <HAL_DMA_Abort_IT+0x24e>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a1c      	ldr	r2, [pc, #112]	; (80039c8 <HAL_DMA_Abort_IT+0x288>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d018      	beq.n	800398e <HAL_DMA_Abort_IT+0x24e>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a1a      	ldr	r2, [pc, #104]	; (80039cc <HAL_DMA_Abort_IT+0x28c>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d013      	beq.n	800398e <HAL_DMA_Abort_IT+0x24e>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a19      	ldr	r2, [pc, #100]	; (80039d0 <HAL_DMA_Abort_IT+0x290>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d00e      	beq.n	800398e <HAL_DMA_Abort_IT+0x24e>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a17      	ldr	r2, [pc, #92]	; (80039d4 <HAL_DMA_Abort_IT+0x294>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d009      	beq.n	800398e <HAL_DMA_Abort_IT+0x24e>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a16      	ldr	r2, [pc, #88]	; (80039d8 <HAL_DMA_Abort_IT+0x298>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d004      	beq.n	800398e <HAL_DMA_Abort_IT+0x24e>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a14      	ldr	r2, [pc, #80]	; (80039dc <HAL_DMA_Abort_IT+0x29c>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d128      	bne.n	80039e0 <HAL_DMA_Abort_IT+0x2a0>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	681a      	ldr	r2, [r3, #0]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f022 0201 	bic.w	r2, r2, #1
 800399c:	601a      	str	r2, [r3, #0]
 800399e:	e027      	b.n	80039f0 <HAL_DMA_Abort_IT+0x2b0>
 80039a0:	40020010 	.word	0x40020010
 80039a4:	40020028 	.word	0x40020028
 80039a8:	40020040 	.word	0x40020040
 80039ac:	40020058 	.word	0x40020058
 80039b0:	40020070 	.word	0x40020070
 80039b4:	40020088 	.word	0x40020088
 80039b8:	400200a0 	.word	0x400200a0
 80039bc:	400200b8 	.word	0x400200b8
 80039c0:	40020410 	.word	0x40020410
 80039c4:	40020428 	.word	0x40020428
 80039c8:	40020440 	.word	0x40020440
 80039cc:	40020458 	.word	0x40020458
 80039d0:	40020470 	.word	0x40020470
 80039d4:	40020488 	.word	0x40020488
 80039d8:	400204a0 	.word	0x400204a0
 80039dc:	400204b8 	.word	0x400204b8
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f022 0201 	bic.w	r2, r2, #1
 80039ee:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a5c      	ldr	r2, [pc, #368]	; (8003b68 <HAL_DMA_Abort_IT+0x428>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d072      	beq.n	8003ae0 <HAL_DMA_Abort_IT+0x3a0>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a5b      	ldr	r2, [pc, #364]	; (8003b6c <HAL_DMA_Abort_IT+0x42c>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d06d      	beq.n	8003ae0 <HAL_DMA_Abort_IT+0x3a0>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a59      	ldr	r2, [pc, #356]	; (8003b70 <HAL_DMA_Abort_IT+0x430>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d068      	beq.n	8003ae0 <HAL_DMA_Abort_IT+0x3a0>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a58      	ldr	r2, [pc, #352]	; (8003b74 <HAL_DMA_Abort_IT+0x434>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d063      	beq.n	8003ae0 <HAL_DMA_Abort_IT+0x3a0>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a56      	ldr	r2, [pc, #344]	; (8003b78 <HAL_DMA_Abort_IT+0x438>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d05e      	beq.n	8003ae0 <HAL_DMA_Abort_IT+0x3a0>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a55      	ldr	r2, [pc, #340]	; (8003b7c <HAL_DMA_Abort_IT+0x43c>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d059      	beq.n	8003ae0 <HAL_DMA_Abort_IT+0x3a0>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a53      	ldr	r2, [pc, #332]	; (8003b80 <HAL_DMA_Abort_IT+0x440>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d054      	beq.n	8003ae0 <HAL_DMA_Abort_IT+0x3a0>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a52      	ldr	r2, [pc, #328]	; (8003b84 <HAL_DMA_Abort_IT+0x444>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d04f      	beq.n	8003ae0 <HAL_DMA_Abort_IT+0x3a0>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a50      	ldr	r2, [pc, #320]	; (8003b88 <HAL_DMA_Abort_IT+0x448>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d04a      	beq.n	8003ae0 <HAL_DMA_Abort_IT+0x3a0>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a4f      	ldr	r2, [pc, #316]	; (8003b8c <HAL_DMA_Abort_IT+0x44c>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d045      	beq.n	8003ae0 <HAL_DMA_Abort_IT+0x3a0>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a4d      	ldr	r2, [pc, #308]	; (8003b90 <HAL_DMA_Abort_IT+0x450>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d040      	beq.n	8003ae0 <HAL_DMA_Abort_IT+0x3a0>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a4c      	ldr	r2, [pc, #304]	; (8003b94 <HAL_DMA_Abort_IT+0x454>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d03b      	beq.n	8003ae0 <HAL_DMA_Abort_IT+0x3a0>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a4a      	ldr	r2, [pc, #296]	; (8003b98 <HAL_DMA_Abort_IT+0x458>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d036      	beq.n	8003ae0 <HAL_DMA_Abort_IT+0x3a0>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a49      	ldr	r2, [pc, #292]	; (8003b9c <HAL_DMA_Abort_IT+0x45c>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d031      	beq.n	8003ae0 <HAL_DMA_Abort_IT+0x3a0>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a47      	ldr	r2, [pc, #284]	; (8003ba0 <HAL_DMA_Abort_IT+0x460>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d02c      	beq.n	8003ae0 <HAL_DMA_Abort_IT+0x3a0>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a46      	ldr	r2, [pc, #280]	; (8003ba4 <HAL_DMA_Abort_IT+0x464>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d027      	beq.n	8003ae0 <HAL_DMA_Abort_IT+0x3a0>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a44      	ldr	r2, [pc, #272]	; (8003ba8 <HAL_DMA_Abort_IT+0x468>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d022      	beq.n	8003ae0 <HAL_DMA_Abort_IT+0x3a0>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a43      	ldr	r2, [pc, #268]	; (8003bac <HAL_DMA_Abort_IT+0x46c>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d01d      	beq.n	8003ae0 <HAL_DMA_Abort_IT+0x3a0>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a41      	ldr	r2, [pc, #260]	; (8003bb0 <HAL_DMA_Abort_IT+0x470>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d018      	beq.n	8003ae0 <HAL_DMA_Abort_IT+0x3a0>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a40      	ldr	r2, [pc, #256]	; (8003bb4 <HAL_DMA_Abort_IT+0x474>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d013      	beq.n	8003ae0 <HAL_DMA_Abort_IT+0x3a0>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a3e      	ldr	r2, [pc, #248]	; (8003bb8 <HAL_DMA_Abort_IT+0x478>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d00e      	beq.n	8003ae0 <HAL_DMA_Abort_IT+0x3a0>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a3d      	ldr	r2, [pc, #244]	; (8003bbc <HAL_DMA_Abort_IT+0x47c>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d009      	beq.n	8003ae0 <HAL_DMA_Abort_IT+0x3a0>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a3b      	ldr	r2, [pc, #236]	; (8003bc0 <HAL_DMA_Abort_IT+0x480>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d004      	beq.n	8003ae0 <HAL_DMA_Abort_IT+0x3a0>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a3a      	ldr	r2, [pc, #232]	; (8003bc4 <HAL_DMA_Abort_IT+0x484>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d101      	bne.n	8003ae4 <HAL_DMA_Abort_IT+0x3a4>
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e000      	b.n	8003ae6 <HAL_DMA_Abort_IT+0x3a6>
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d028      	beq.n	8003b3c <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003af4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003af8:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003afe:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b04:	f003 031f 	and.w	r3, r3, #31
 8003b08:	2201      	movs	r2, #1
 8003b0a:	409a      	lsls	r2, r3
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b14:	687a      	ldr	r2, [r7, #4]
 8003b16:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003b18:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d00c      	beq.n	8003b3c <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003b30:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b36:	687a      	ldr	r2, [r7, #4]
 8003b38:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003b3a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d003      	beq.n	8003b5c <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b58:	6878      	ldr	r0, [r7, #4]
 8003b5a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003b5c:	2300      	movs	r3, #0
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	3710      	adds	r7, #16
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}
 8003b66:	bf00      	nop
 8003b68:	40020010 	.word	0x40020010
 8003b6c:	40020028 	.word	0x40020028
 8003b70:	40020040 	.word	0x40020040
 8003b74:	40020058 	.word	0x40020058
 8003b78:	40020070 	.word	0x40020070
 8003b7c:	40020088 	.word	0x40020088
 8003b80:	400200a0 	.word	0x400200a0
 8003b84:	400200b8 	.word	0x400200b8
 8003b88:	40020410 	.word	0x40020410
 8003b8c:	40020428 	.word	0x40020428
 8003b90:	40020440 	.word	0x40020440
 8003b94:	40020458 	.word	0x40020458
 8003b98:	40020470 	.word	0x40020470
 8003b9c:	40020488 	.word	0x40020488
 8003ba0:	400204a0 	.word	0x400204a0
 8003ba4:	400204b8 	.word	0x400204b8
 8003ba8:	58025408 	.word	0x58025408
 8003bac:	5802541c 	.word	0x5802541c
 8003bb0:	58025430 	.word	0x58025430
 8003bb4:	58025444 	.word	0x58025444
 8003bb8:	58025458 	.word	0x58025458
 8003bbc:	5802546c 	.word	0x5802546c
 8003bc0:	58025480 	.word	0x58025480
 8003bc4:	58025494 	.word	0x58025494

08003bc8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b08a      	sub	sp, #40	; 0x28
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003bd4:	4b67      	ldr	r3, [pc, #412]	; (8003d74 <HAL_DMA_IRQHandler+0x1ac>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a67      	ldr	r2, [pc, #412]	; (8003d78 <HAL_DMA_IRQHandler+0x1b0>)
 8003bda:	fba2 2303 	umull	r2, r3, r2, r3
 8003bde:	0a9b      	lsrs	r3, r3, #10
 8003be0:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003be6:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bec:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8003bee:	6a3b      	ldr	r3, [r7, #32]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a5f      	ldr	r2, [pc, #380]	; (8003d7c <HAL_DMA_IRQHandler+0x1b4>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d04a      	beq.n	8003c9a <HAL_DMA_IRQHandler+0xd2>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a5d      	ldr	r2, [pc, #372]	; (8003d80 <HAL_DMA_IRQHandler+0x1b8>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d045      	beq.n	8003c9a <HAL_DMA_IRQHandler+0xd2>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a5c      	ldr	r2, [pc, #368]	; (8003d84 <HAL_DMA_IRQHandler+0x1bc>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d040      	beq.n	8003c9a <HAL_DMA_IRQHandler+0xd2>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a5a      	ldr	r2, [pc, #360]	; (8003d88 <HAL_DMA_IRQHandler+0x1c0>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d03b      	beq.n	8003c9a <HAL_DMA_IRQHandler+0xd2>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a59      	ldr	r2, [pc, #356]	; (8003d8c <HAL_DMA_IRQHandler+0x1c4>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d036      	beq.n	8003c9a <HAL_DMA_IRQHandler+0xd2>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a57      	ldr	r2, [pc, #348]	; (8003d90 <HAL_DMA_IRQHandler+0x1c8>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d031      	beq.n	8003c9a <HAL_DMA_IRQHandler+0xd2>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a56      	ldr	r2, [pc, #344]	; (8003d94 <HAL_DMA_IRQHandler+0x1cc>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d02c      	beq.n	8003c9a <HAL_DMA_IRQHandler+0xd2>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a54      	ldr	r2, [pc, #336]	; (8003d98 <HAL_DMA_IRQHandler+0x1d0>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d027      	beq.n	8003c9a <HAL_DMA_IRQHandler+0xd2>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a53      	ldr	r2, [pc, #332]	; (8003d9c <HAL_DMA_IRQHandler+0x1d4>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d022      	beq.n	8003c9a <HAL_DMA_IRQHandler+0xd2>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a51      	ldr	r2, [pc, #324]	; (8003da0 <HAL_DMA_IRQHandler+0x1d8>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d01d      	beq.n	8003c9a <HAL_DMA_IRQHandler+0xd2>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a50      	ldr	r2, [pc, #320]	; (8003da4 <HAL_DMA_IRQHandler+0x1dc>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d018      	beq.n	8003c9a <HAL_DMA_IRQHandler+0xd2>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a4e      	ldr	r2, [pc, #312]	; (8003da8 <HAL_DMA_IRQHandler+0x1e0>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d013      	beq.n	8003c9a <HAL_DMA_IRQHandler+0xd2>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a4d      	ldr	r2, [pc, #308]	; (8003dac <HAL_DMA_IRQHandler+0x1e4>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d00e      	beq.n	8003c9a <HAL_DMA_IRQHandler+0xd2>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a4b      	ldr	r2, [pc, #300]	; (8003db0 <HAL_DMA_IRQHandler+0x1e8>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d009      	beq.n	8003c9a <HAL_DMA_IRQHandler+0xd2>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a4a      	ldr	r2, [pc, #296]	; (8003db4 <HAL_DMA_IRQHandler+0x1ec>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d004      	beq.n	8003c9a <HAL_DMA_IRQHandler+0xd2>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a48      	ldr	r2, [pc, #288]	; (8003db8 <HAL_DMA_IRQHandler+0x1f0>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d101      	bne.n	8003c9e <HAL_DMA_IRQHandler+0xd6>
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e000      	b.n	8003ca0 <HAL_DMA_IRQHandler+0xd8>
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	f000 842b 	beq.w	80044fc <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003caa:	f003 031f 	and.w	r3, r3, #31
 8003cae:	2208      	movs	r2, #8
 8003cb0:	409a      	lsls	r2, r3
 8003cb2:	69bb      	ldr	r3, [r7, #24]
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	f000 80a2 	beq.w	8003e00 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a2e      	ldr	r2, [pc, #184]	; (8003d7c <HAL_DMA_IRQHandler+0x1b4>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d04a      	beq.n	8003d5c <HAL_DMA_IRQHandler+0x194>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a2d      	ldr	r2, [pc, #180]	; (8003d80 <HAL_DMA_IRQHandler+0x1b8>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d045      	beq.n	8003d5c <HAL_DMA_IRQHandler+0x194>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a2b      	ldr	r2, [pc, #172]	; (8003d84 <HAL_DMA_IRQHandler+0x1bc>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d040      	beq.n	8003d5c <HAL_DMA_IRQHandler+0x194>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a2a      	ldr	r2, [pc, #168]	; (8003d88 <HAL_DMA_IRQHandler+0x1c0>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d03b      	beq.n	8003d5c <HAL_DMA_IRQHandler+0x194>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a28      	ldr	r2, [pc, #160]	; (8003d8c <HAL_DMA_IRQHandler+0x1c4>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d036      	beq.n	8003d5c <HAL_DMA_IRQHandler+0x194>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a27      	ldr	r2, [pc, #156]	; (8003d90 <HAL_DMA_IRQHandler+0x1c8>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d031      	beq.n	8003d5c <HAL_DMA_IRQHandler+0x194>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a25      	ldr	r2, [pc, #148]	; (8003d94 <HAL_DMA_IRQHandler+0x1cc>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d02c      	beq.n	8003d5c <HAL_DMA_IRQHandler+0x194>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a24      	ldr	r2, [pc, #144]	; (8003d98 <HAL_DMA_IRQHandler+0x1d0>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d027      	beq.n	8003d5c <HAL_DMA_IRQHandler+0x194>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a22      	ldr	r2, [pc, #136]	; (8003d9c <HAL_DMA_IRQHandler+0x1d4>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d022      	beq.n	8003d5c <HAL_DMA_IRQHandler+0x194>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a21      	ldr	r2, [pc, #132]	; (8003da0 <HAL_DMA_IRQHandler+0x1d8>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d01d      	beq.n	8003d5c <HAL_DMA_IRQHandler+0x194>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a1f      	ldr	r2, [pc, #124]	; (8003da4 <HAL_DMA_IRQHandler+0x1dc>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d018      	beq.n	8003d5c <HAL_DMA_IRQHandler+0x194>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a1e      	ldr	r2, [pc, #120]	; (8003da8 <HAL_DMA_IRQHandler+0x1e0>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d013      	beq.n	8003d5c <HAL_DMA_IRQHandler+0x194>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a1c      	ldr	r2, [pc, #112]	; (8003dac <HAL_DMA_IRQHandler+0x1e4>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d00e      	beq.n	8003d5c <HAL_DMA_IRQHandler+0x194>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a1b      	ldr	r2, [pc, #108]	; (8003db0 <HAL_DMA_IRQHandler+0x1e8>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d009      	beq.n	8003d5c <HAL_DMA_IRQHandler+0x194>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a19      	ldr	r2, [pc, #100]	; (8003db4 <HAL_DMA_IRQHandler+0x1ec>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d004      	beq.n	8003d5c <HAL_DMA_IRQHandler+0x194>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a18      	ldr	r2, [pc, #96]	; (8003db8 <HAL_DMA_IRQHandler+0x1f0>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d12f      	bne.n	8003dbc <HAL_DMA_IRQHandler+0x1f4>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0304 	and.w	r3, r3, #4
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	bf14      	ite	ne
 8003d6a:	2301      	movne	r3, #1
 8003d6c:	2300      	moveq	r3, #0
 8003d6e:	b2db      	uxtb	r3, r3
 8003d70:	e02e      	b.n	8003dd0 <HAL_DMA_IRQHandler+0x208>
 8003d72:	bf00      	nop
 8003d74:	20000000 	.word	0x20000000
 8003d78:	1b4e81b5 	.word	0x1b4e81b5
 8003d7c:	40020010 	.word	0x40020010
 8003d80:	40020028 	.word	0x40020028
 8003d84:	40020040 	.word	0x40020040
 8003d88:	40020058 	.word	0x40020058
 8003d8c:	40020070 	.word	0x40020070
 8003d90:	40020088 	.word	0x40020088
 8003d94:	400200a0 	.word	0x400200a0
 8003d98:	400200b8 	.word	0x400200b8
 8003d9c:	40020410 	.word	0x40020410
 8003da0:	40020428 	.word	0x40020428
 8003da4:	40020440 	.word	0x40020440
 8003da8:	40020458 	.word	0x40020458
 8003dac:	40020470 	.word	0x40020470
 8003db0:	40020488 	.word	0x40020488
 8003db4:	400204a0 	.word	0x400204a0
 8003db8:	400204b8 	.word	0x400204b8
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f003 0308 	and.w	r3, r3, #8
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	bf14      	ite	ne
 8003dca:	2301      	movne	r3, #1
 8003dcc:	2300      	moveq	r3, #0
 8003dce:	b2db      	uxtb	r3, r3
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d015      	beq.n	8003e00 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f022 0204 	bic.w	r2, r2, #4
 8003de2:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003de8:	f003 031f 	and.w	r3, r3, #31
 8003dec:	2208      	movs	r2, #8
 8003dee:	409a      	lsls	r2, r3
 8003df0:	6a3b      	ldr	r3, [r7, #32]
 8003df2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003df8:	f043 0201 	orr.w	r2, r3, #1
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e04:	f003 031f 	and.w	r3, r3, #31
 8003e08:	69ba      	ldr	r2, [r7, #24]
 8003e0a:	fa22 f303 	lsr.w	r3, r2, r3
 8003e0e:	f003 0301 	and.w	r3, r3, #1
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d06e      	beq.n	8003ef4 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a69      	ldr	r2, [pc, #420]	; (8003fc0 <HAL_DMA_IRQHandler+0x3f8>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d04a      	beq.n	8003eb6 <HAL_DMA_IRQHandler+0x2ee>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a67      	ldr	r2, [pc, #412]	; (8003fc4 <HAL_DMA_IRQHandler+0x3fc>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d045      	beq.n	8003eb6 <HAL_DMA_IRQHandler+0x2ee>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a66      	ldr	r2, [pc, #408]	; (8003fc8 <HAL_DMA_IRQHandler+0x400>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d040      	beq.n	8003eb6 <HAL_DMA_IRQHandler+0x2ee>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a64      	ldr	r2, [pc, #400]	; (8003fcc <HAL_DMA_IRQHandler+0x404>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d03b      	beq.n	8003eb6 <HAL_DMA_IRQHandler+0x2ee>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a63      	ldr	r2, [pc, #396]	; (8003fd0 <HAL_DMA_IRQHandler+0x408>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d036      	beq.n	8003eb6 <HAL_DMA_IRQHandler+0x2ee>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a61      	ldr	r2, [pc, #388]	; (8003fd4 <HAL_DMA_IRQHandler+0x40c>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d031      	beq.n	8003eb6 <HAL_DMA_IRQHandler+0x2ee>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a60      	ldr	r2, [pc, #384]	; (8003fd8 <HAL_DMA_IRQHandler+0x410>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d02c      	beq.n	8003eb6 <HAL_DMA_IRQHandler+0x2ee>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a5e      	ldr	r2, [pc, #376]	; (8003fdc <HAL_DMA_IRQHandler+0x414>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d027      	beq.n	8003eb6 <HAL_DMA_IRQHandler+0x2ee>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a5d      	ldr	r2, [pc, #372]	; (8003fe0 <HAL_DMA_IRQHandler+0x418>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d022      	beq.n	8003eb6 <HAL_DMA_IRQHandler+0x2ee>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a5b      	ldr	r2, [pc, #364]	; (8003fe4 <HAL_DMA_IRQHandler+0x41c>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d01d      	beq.n	8003eb6 <HAL_DMA_IRQHandler+0x2ee>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a5a      	ldr	r2, [pc, #360]	; (8003fe8 <HAL_DMA_IRQHandler+0x420>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d018      	beq.n	8003eb6 <HAL_DMA_IRQHandler+0x2ee>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a58      	ldr	r2, [pc, #352]	; (8003fec <HAL_DMA_IRQHandler+0x424>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d013      	beq.n	8003eb6 <HAL_DMA_IRQHandler+0x2ee>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a57      	ldr	r2, [pc, #348]	; (8003ff0 <HAL_DMA_IRQHandler+0x428>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d00e      	beq.n	8003eb6 <HAL_DMA_IRQHandler+0x2ee>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a55      	ldr	r2, [pc, #340]	; (8003ff4 <HAL_DMA_IRQHandler+0x42c>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d009      	beq.n	8003eb6 <HAL_DMA_IRQHandler+0x2ee>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a54      	ldr	r2, [pc, #336]	; (8003ff8 <HAL_DMA_IRQHandler+0x430>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d004      	beq.n	8003eb6 <HAL_DMA_IRQHandler+0x2ee>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a52      	ldr	r2, [pc, #328]	; (8003ffc <HAL_DMA_IRQHandler+0x434>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d10a      	bne.n	8003ecc <HAL_DMA_IRQHandler+0x304>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	695b      	ldr	r3, [r3, #20]
 8003ebc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	bf14      	ite	ne
 8003ec4:	2301      	movne	r3, #1
 8003ec6:	2300      	moveq	r3, #0
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	e003      	b.n	8003ed4 <HAL_DMA_IRQHandler+0x30c>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d00d      	beq.n	8003ef4 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003edc:	f003 031f 	and.w	r3, r3, #31
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	409a      	lsls	r2, r3
 8003ee4:	6a3b      	ldr	r3, [r7, #32]
 8003ee6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eec:	f043 0202 	orr.w	r2, r3, #2
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ef8:	f003 031f 	and.w	r3, r3, #31
 8003efc:	2204      	movs	r2, #4
 8003efe:	409a      	lsls	r2, r3
 8003f00:	69bb      	ldr	r3, [r7, #24]
 8003f02:	4013      	ands	r3, r2
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	f000 808f 	beq.w	8004028 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a2c      	ldr	r2, [pc, #176]	; (8003fc0 <HAL_DMA_IRQHandler+0x3f8>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d04a      	beq.n	8003faa <HAL_DMA_IRQHandler+0x3e2>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a2a      	ldr	r2, [pc, #168]	; (8003fc4 <HAL_DMA_IRQHandler+0x3fc>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d045      	beq.n	8003faa <HAL_DMA_IRQHandler+0x3e2>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a29      	ldr	r2, [pc, #164]	; (8003fc8 <HAL_DMA_IRQHandler+0x400>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d040      	beq.n	8003faa <HAL_DMA_IRQHandler+0x3e2>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a27      	ldr	r2, [pc, #156]	; (8003fcc <HAL_DMA_IRQHandler+0x404>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d03b      	beq.n	8003faa <HAL_DMA_IRQHandler+0x3e2>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a26      	ldr	r2, [pc, #152]	; (8003fd0 <HAL_DMA_IRQHandler+0x408>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d036      	beq.n	8003faa <HAL_DMA_IRQHandler+0x3e2>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a24      	ldr	r2, [pc, #144]	; (8003fd4 <HAL_DMA_IRQHandler+0x40c>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d031      	beq.n	8003faa <HAL_DMA_IRQHandler+0x3e2>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a23      	ldr	r2, [pc, #140]	; (8003fd8 <HAL_DMA_IRQHandler+0x410>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d02c      	beq.n	8003faa <HAL_DMA_IRQHandler+0x3e2>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a21      	ldr	r2, [pc, #132]	; (8003fdc <HAL_DMA_IRQHandler+0x414>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d027      	beq.n	8003faa <HAL_DMA_IRQHandler+0x3e2>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4a20      	ldr	r2, [pc, #128]	; (8003fe0 <HAL_DMA_IRQHandler+0x418>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d022      	beq.n	8003faa <HAL_DMA_IRQHandler+0x3e2>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a1e      	ldr	r2, [pc, #120]	; (8003fe4 <HAL_DMA_IRQHandler+0x41c>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d01d      	beq.n	8003faa <HAL_DMA_IRQHandler+0x3e2>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a1d      	ldr	r2, [pc, #116]	; (8003fe8 <HAL_DMA_IRQHandler+0x420>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d018      	beq.n	8003faa <HAL_DMA_IRQHandler+0x3e2>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a1b      	ldr	r2, [pc, #108]	; (8003fec <HAL_DMA_IRQHandler+0x424>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d013      	beq.n	8003faa <HAL_DMA_IRQHandler+0x3e2>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a1a      	ldr	r2, [pc, #104]	; (8003ff0 <HAL_DMA_IRQHandler+0x428>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d00e      	beq.n	8003faa <HAL_DMA_IRQHandler+0x3e2>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a18      	ldr	r2, [pc, #96]	; (8003ff4 <HAL_DMA_IRQHandler+0x42c>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d009      	beq.n	8003faa <HAL_DMA_IRQHandler+0x3e2>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a17      	ldr	r2, [pc, #92]	; (8003ff8 <HAL_DMA_IRQHandler+0x430>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d004      	beq.n	8003faa <HAL_DMA_IRQHandler+0x3e2>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a15      	ldr	r2, [pc, #84]	; (8003ffc <HAL_DMA_IRQHandler+0x434>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d12a      	bne.n	8004000 <HAL_DMA_IRQHandler+0x438>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 0302 	and.w	r3, r3, #2
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	bf14      	ite	ne
 8003fb8:	2301      	movne	r3, #1
 8003fba:	2300      	moveq	r3, #0
 8003fbc:	b2db      	uxtb	r3, r3
 8003fbe:	e023      	b.n	8004008 <HAL_DMA_IRQHandler+0x440>
 8003fc0:	40020010 	.word	0x40020010
 8003fc4:	40020028 	.word	0x40020028
 8003fc8:	40020040 	.word	0x40020040
 8003fcc:	40020058 	.word	0x40020058
 8003fd0:	40020070 	.word	0x40020070
 8003fd4:	40020088 	.word	0x40020088
 8003fd8:	400200a0 	.word	0x400200a0
 8003fdc:	400200b8 	.word	0x400200b8
 8003fe0:	40020410 	.word	0x40020410
 8003fe4:	40020428 	.word	0x40020428
 8003fe8:	40020440 	.word	0x40020440
 8003fec:	40020458 	.word	0x40020458
 8003ff0:	40020470 	.word	0x40020470
 8003ff4:	40020488 	.word	0x40020488
 8003ff8:	400204a0 	.word	0x400204a0
 8003ffc:	400204b8 	.word	0x400204b8
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	2300      	movs	r3, #0
 8004008:	2b00      	cmp	r3, #0
 800400a:	d00d      	beq.n	8004028 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004010:	f003 031f 	and.w	r3, r3, #31
 8004014:	2204      	movs	r2, #4
 8004016:	409a      	lsls	r2, r3
 8004018:	6a3b      	ldr	r3, [r7, #32]
 800401a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004020:	f043 0204 	orr.w	r2, r3, #4
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800402c:	f003 031f 	and.w	r3, r3, #31
 8004030:	2210      	movs	r2, #16
 8004032:	409a      	lsls	r2, r3
 8004034:	69bb      	ldr	r3, [r7, #24]
 8004036:	4013      	ands	r3, r2
 8004038:	2b00      	cmp	r3, #0
 800403a:	f000 80a6 	beq.w	800418a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a85      	ldr	r2, [pc, #532]	; (8004258 <HAL_DMA_IRQHandler+0x690>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d04a      	beq.n	80040de <HAL_DMA_IRQHandler+0x516>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a83      	ldr	r2, [pc, #524]	; (800425c <HAL_DMA_IRQHandler+0x694>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d045      	beq.n	80040de <HAL_DMA_IRQHandler+0x516>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a82      	ldr	r2, [pc, #520]	; (8004260 <HAL_DMA_IRQHandler+0x698>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d040      	beq.n	80040de <HAL_DMA_IRQHandler+0x516>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a80      	ldr	r2, [pc, #512]	; (8004264 <HAL_DMA_IRQHandler+0x69c>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d03b      	beq.n	80040de <HAL_DMA_IRQHandler+0x516>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a7f      	ldr	r2, [pc, #508]	; (8004268 <HAL_DMA_IRQHandler+0x6a0>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d036      	beq.n	80040de <HAL_DMA_IRQHandler+0x516>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a7d      	ldr	r2, [pc, #500]	; (800426c <HAL_DMA_IRQHandler+0x6a4>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d031      	beq.n	80040de <HAL_DMA_IRQHandler+0x516>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a7c      	ldr	r2, [pc, #496]	; (8004270 <HAL_DMA_IRQHandler+0x6a8>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d02c      	beq.n	80040de <HAL_DMA_IRQHandler+0x516>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a7a      	ldr	r2, [pc, #488]	; (8004274 <HAL_DMA_IRQHandler+0x6ac>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d027      	beq.n	80040de <HAL_DMA_IRQHandler+0x516>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a79      	ldr	r2, [pc, #484]	; (8004278 <HAL_DMA_IRQHandler+0x6b0>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d022      	beq.n	80040de <HAL_DMA_IRQHandler+0x516>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a77      	ldr	r2, [pc, #476]	; (800427c <HAL_DMA_IRQHandler+0x6b4>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d01d      	beq.n	80040de <HAL_DMA_IRQHandler+0x516>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a76      	ldr	r2, [pc, #472]	; (8004280 <HAL_DMA_IRQHandler+0x6b8>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d018      	beq.n	80040de <HAL_DMA_IRQHandler+0x516>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a74      	ldr	r2, [pc, #464]	; (8004284 <HAL_DMA_IRQHandler+0x6bc>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d013      	beq.n	80040de <HAL_DMA_IRQHandler+0x516>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a73      	ldr	r2, [pc, #460]	; (8004288 <HAL_DMA_IRQHandler+0x6c0>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d00e      	beq.n	80040de <HAL_DMA_IRQHandler+0x516>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a71      	ldr	r2, [pc, #452]	; (800428c <HAL_DMA_IRQHandler+0x6c4>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d009      	beq.n	80040de <HAL_DMA_IRQHandler+0x516>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a70      	ldr	r2, [pc, #448]	; (8004290 <HAL_DMA_IRQHandler+0x6c8>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d004      	beq.n	80040de <HAL_DMA_IRQHandler+0x516>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a6e      	ldr	r2, [pc, #440]	; (8004294 <HAL_DMA_IRQHandler+0x6cc>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d10a      	bne.n	80040f4 <HAL_DMA_IRQHandler+0x52c>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 0308 	and.w	r3, r3, #8
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	bf14      	ite	ne
 80040ec:	2301      	movne	r3, #1
 80040ee:	2300      	moveq	r3, #0
 80040f0:	b2db      	uxtb	r3, r3
 80040f2:	e009      	b.n	8004108 <HAL_DMA_IRQHandler+0x540>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 0304 	and.w	r3, r3, #4
 80040fe:	2b00      	cmp	r3, #0
 8004100:	bf14      	ite	ne
 8004102:	2301      	movne	r3, #1
 8004104:	2300      	moveq	r3, #0
 8004106:	b2db      	uxtb	r3, r3
 8004108:	2b00      	cmp	r3, #0
 800410a:	d03e      	beq.n	800418a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004110:	f003 031f 	and.w	r3, r3, #31
 8004114:	2210      	movs	r2, #16
 8004116:	409a      	lsls	r2, r3
 8004118:	6a3b      	ldr	r3, [r7, #32]
 800411a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004126:	2b00      	cmp	r3, #0
 8004128:	d018      	beq.n	800415c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004134:	2b00      	cmp	r3, #0
 8004136:	d108      	bne.n	800414a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800413c:	2b00      	cmp	r3, #0
 800413e:	d024      	beq.n	800418a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004144:	6878      	ldr	r0, [r7, #4]
 8004146:	4798      	blx	r3
 8004148:	e01f      	b.n	800418a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800414e:	2b00      	cmp	r3, #0
 8004150:	d01b      	beq.n	800418a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	4798      	blx	r3
 800415a:	e016      	b.n	800418a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004166:	2b00      	cmp	r3, #0
 8004168:	d107      	bne.n	800417a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f022 0208 	bic.w	r2, r2, #8
 8004178:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800417e:	2b00      	cmp	r3, #0
 8004180:	d003      	beq.n	800418a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800418e:	f003 031f 	and.w	r3, r3, #31
 8004192:	2220      	movs	r2, #32
 8004194:	409a      	lsls	r2, r3
 8004196:	69bb      	ldr	r3, [r7, #24]
 8004198:	4013      	ands	r3, r2
 800419a:	2b00      	cmp	r3, #0
 800419c:	f000 8110 	beq.w	80043c0 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a2c      	ldr	r2, [pc, #176]	; (8004258 <HAL_DMA_IRQHandler+0x690>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d04a      	beq.n	8004240 <HAL_DMA_IRQHandler+0x678>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a2b      	ldr	r2, [pc, #172]	; (800425c <HAL_DMA_IRQHandler+0x694>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d045      	beq.n	8004240 <HAL_DMA_IRQHandler+0x678>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a29      	ldr	r2, [pc, #164]	; (8004260 <HAL_DMA_IRQHandler+0x698>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d040      	beq.n	8004240 <HAL_DMA_IRQHandler+0x678>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a28      	ldr	r2, [pc, #160]	; (8004264 <HAL_DMA_IRQHandler+0x69c>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d03b      	beq.n	8004240 <HAL_DMA_IRQHandler+0x678>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a26      	ldr	r2, [pc, #152]	; (8004268 <HAL_DMA_IRQHandler+0x6a0>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d036      	beq.n	8004240 <HAL_DMA_IRQHandler+0x678>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a25      	ldr	r2, [pc, #148]	; (800426c <HAL_DMA_IRQHandler+0x6a4>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d031      	beq.n	8004240 <HAL_DMA_IRQHandler+0x678>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a23      	ldr	r2, [pc, #140]	; (8004270 <HAL_DMA_IRQHandler+0x6a8>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d02c      	beq.n	8004240 <HAL_DMA_IRQHandler+0x678>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a22      	ldr	r2, [pc, #136]	; (8004274 <HAL_DMA_IRQHandler+0x6ac>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d027      	beq.n	8004240 <HAL_DMA_IRQHandler+0x678>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a20      	ldr	r2, [pc, #128]	; (8004278 <HAL_DMA_IRQHandler+0x6b0>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d022      	beq.n	8004240 <HAL_DMA_IRQHandler+0x678>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a1f      	ldr	r2, [pc, #124]	; (800427c <HAL_DMA_IRQHandler+0x6b4>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d01d      	beq.n	8004240 <HAL_DMA_IRQHandler+0x678>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a1d      	ldr	r2, [pc, #116]	; (8004280 <HAL_DMA_IRQHandler+0x6b8>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d018      	beq.n	8004240 <HAL_DMA_IRQHandler+0x678>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a1c      	ldr	r2, [pc, #112]	; (8004284 <HAL_DMA_IRQHandler+0x6bc>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d013      	beq.n	8004240 <HAL_DMA_IRQHandler+0x678>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a1a      	ldr	r2, [pc, #104]	; (8004288 <HAL_DMA_IRQHandler+0x6c0>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d00e      	beq.n	8004240 <HAL_DMA_IRQHandler+0x678>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a19      	ldr	r2, [pc, #100]	; (800428c <HAL_DMA_IRQHandler+0x6c4>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d009      	beq.n	8004240 <HAL_DMA_IRQHandler+0x678>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a17      	ldr	r2, [pc, #92]	; (8004290 <HAL_DMA_IRQHandler+0x6c8>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d004      	beq.n	8004240 <HAL_DMA_IRQHandler+0x678>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a16      	ldr	r2, [pc, #88]	; (8004294 <HAL_DMA_IRQHandler+0x6cc>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d12b      	bne.n	8004298 <HAL_DMA_IRQHandler+0x6d0>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f003 0310 	and.w	r3, r3, #16
 800424a:	2b00      	cmp	r3, #0
 800424c:	bf14      	ite	ne
 800424e:	2301      	movne	r3, #1
 8004250:	2300      	moveq	r3, #0
 8004252:	b2db      	uxtb	r3, r3
 8004254:	e02a      	b.n	80042ac <HAL_DMA_IRQHandler+0x6e4>
 8004256:	bf00      	nop
 8004258:	40020010 	.word	0x40020010
 800425c:	40020028 	.word	0x40020028
 8004260:	40020040 	.word	0x40020040
 8004264:	40020058 	.word	0x40020058
 8004268:	40020070 	.word	0x40020070
 800426c:	40020088 	.word	0x40020088
 8004270:	400200a0 	.word	0x400200a0
 8004274:	400200b8 	.word	0x400200b8
 8004278:	40020410 	.word	0x40020410
 800427c:	40020428 	.word	0x40020428
 8004280:	40020440 	.word	0x40020440
 8004284:	40020458 	.word	0x40020458
 8004288:	40020470 	.word	0x40020470
 800428c:	40020488 	.word	0x40020488
 8004290:	400204a0 	.word	0x400204a0
 8004294:	400204b8 	.word	0x400204b8
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 0302 	and.w	r3, r3, #2
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	bf14      	ite	ne
 80042a6:	2301      	movne	r3, #1
 80042a8:	2300      	moveq	r3, #0
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	f000 8087 	beq.w	80043c0 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042b6:	f003 031f 	and.w	r3, r3, #31
 80042ba:	2220      	movs	r2, #32
 80042bc:	409a      	lsls	r2, r3
 80042be:	6a3b      	ldr	r3, [r7, #32]
 80042c0:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80042c8:	b2db      	uxtb	r3, r3
 80042ca:	2b04      	cmp	r3, #4
 80042cc:	d139      	bne.n	8004342 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	681a      	ldr	r2, [r3, #0]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f022 0216 	bic.w	r2, r2, #22
 80042dc:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	695a      	ldr	r2, [r3, #20]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80042ec:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d103      	bne.n	80042fe <HAL_DMA_IRQHandler+0x736>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d007      	beq.n	800430e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f022 0208 	bic.w	r2, r2, #8
 800430c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004312:	f003 031f 	and.w	r3, r3, #31
 8004316:	223f      	movs	r2, #63	; 0x3f
 8004318:	409a      	lsls	r2, r3
 800431a:	6a3b      	ldr	r3, [r7, #32]
 800431c:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2200      	movs	r2, #0
 8004322:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2201      	movs	r2, #1
 800432a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004332:	2b00      	cmp	r3, #0
 8004334:	f000 834a 	beq.w	80049cc <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800433c:	6878      	ldr	r0, [r7, #4]
 800433e:	4798      	blx	r3
          }
          return;
 8004340:	e344      	b.n	80049cc <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800434c:	2b00      	cmp	r3, #0
 800434e:	d018      	beq.n	8004382 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800435a:	2b00      	cmp	r3, #0
 800435c:	d108      	bne.n	8004370 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004362:	2b00      	cmp	r3, #0
 8004364:	d02c      	beq.n	80043c0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	4798      	blx	r3
 800436e:	e027      	b.n	80043c0 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004374:	2b00      	cmp	r3, #0
 8004376:	d023      	beq.n	80043c0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800437c:	6878      	ldr	r0, [r7, #4]
 800437e:	4798      	blx	r3
 8004380:	e01e      	b.n	80043c0 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800438c:	2b00      	cmp	r3, #0
 800438e:	d10f      	bne.n	80043b0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f022 0210 	bic.w	r2, r2, #16
 800439e:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2200      	movs	r2, #0
 80043a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d003      	beq.n	80043c0 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043bc:	6878      	ldr	r0, [r7, #4]
 80043be:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	f000 8306 	beq.w	80049d6 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043ce:	f003 0301 	and.w	r3, r3, #1
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	f000 8088 	beq.w	80044e8 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2204      	movs	r2, #4
 80043dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4a7a      	ldr	r2, [pc, #488]	; (80045d0 <HAL_DMA_IRQHandler+0xa08>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d04a      	beq.n	8004480 <HAL_DMA_IRQHandler+0x8b8>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a79      	ldr	r2, [pc, #484]	; (80045d4 <HAL_DMA_IRQHandler+0xa0c>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d045      	beq.n	8004480 <HAL_DMA_IRQHandler+0x8b8>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a77      	ldr	r2, [pc, #476]	; (80045d8 <HAL_DMA_IRQHandler+0xa10>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d040      	beq.n	8004480 <HAL_DMA_IRQHandler+0x8b8>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a76      	ldr	r2, [pc, #472]	; (80045dc <HAL_DMA_IRQHandler+0xa14>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d03b      	beq.n	8004480 <HAL_DMA_IRQHandler+0x8b8>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a74      	ldr	r2, [pc, #464]	; (80045e0 <HAL_DMA_IRQHandler+0xa18>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d036      	beq.n	8004480 <HAL_DMA_IRQHandler+0x8b8>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a73      	ldr	r2, [pc, #460]	; (80045e4 <HAL_DMA_IRQHandler+0xa1c>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d031      	beq.n	8004480 <HAL_DMA_IRQHandler+0x8b8>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a71      	ldr	r2, [pc, #452]	; (80045e8 <HAL_DMA_IRQHandler+0xa20>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d02c      	beq.n	8004480 <HAL_DMA_IRQHandler+0x8b8>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a70      	ldr	r2, [pc, #448]	; (80045ec <HAL_DMA_IRQHandler+0xa24>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d027      	beq.n	8004480 <HAL_DMA_IRQHandler+0x8b8>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a6e      	ldr	r2, [pc, #440]	; (80045f0 <HAL_DMA_IRQHandler+0xa28>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d022      	beq.n	8004480 <HAL_DMA_IRQHandler+0x8b8>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a6d      	ldr	r2, [pc, #436]	; (80045f4 <HAL_DMA_IRQHandler+0xa2c>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d01d      	beq.n	8004480 <HAL_DMA_IRQHandler+0x8b8>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a6b      	ldr	r2, [pc, #428]	; (80045f8 <HAL_DMA_IRQHandler+0xa30>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d018      	beq.n	8004480 <HAL_DMA_IRQHandler+0x8b8>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a6a      	ldr	r2, [pc, #424]	; (80045fc <HAL_DMA_IRQHandler+0xa34>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d013      	beq.n	8004480 <HAL_DMA_IRQHandler+0x8b8>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a68      	ldr	r2, [pc, #416]	; (8004600 <HAL_DMA_IRQHandler+0xa38>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d00e      	beq.n	8004480 <HAL_DMA_IRQHandler+0x8b8>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4a67      	ldr	r2, [pc, #412]	; (8004604 <HAL_DMA_IRQHandler+0xa3c>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d009      	beq.n	8004480 <HAL_DMA_IRQHandler+0x8b8>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a65      	ldr	r2, [pc, #404]	; (8004608 <HAL_DMA_IRQHandler+0xa40>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d004      	beq.n	8004480 <HAL_DMA_IRQHandler+0x8b8>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a64      	ldr	r2, [pc, #400]	; (800460c <HAL_DMA_IRQHandler+0xa44>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d108      	bne.n	8004492 <HAL_DMA_IRQHandler+0x8ca>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f022 0201 	bic.w	r2, r2, #1
 800448e:	601a      	str	r2, [r3, #0]
 8004490:	e007      	b.n	80044a2 <HAL_DMA_IRQHandler+0x8da>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f022 0201 	bic.w	r2, r2, #1
 80044a0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	3301      	adds	r3, #1
 80044a6:	60fb      	str	r3, [r7, #12]
 80044a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d307      	bcc.n	80044be <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f003 0301 	and.w	r3, r3, #1
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d1f2      	bne.n	80044a2 <HAL_DMA_IRQHandler+0x8da>
 80044bc:	e000      	b.n	80044c0 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80044be:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2200      	movs	r2, #0
 80044c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f003 0301 	and.w	r3, r3, #1
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d004      	beq.n	80044e0 <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2203      	movs	r2, #3
 80044da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80044de:	e003      	b.n	80044e8 <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2201      	movs	r2, #1
 80044e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	f000 8272 	beq.w	80049d6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	4798      	blx	r3
 80044fa:	e26c      	b.n	80049d6 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a43      	ldr	r2, [pc, #268]	; (8004610 <HAL_DMA_IRQHandler+0xa48>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d022      	beq.n	800454c <HAL_DMA_IRQHandler+0x984>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a42      	ldr	r2, [pc, #264]	; (8004614 <HAL_DMA_IRQHandler+0xa4c>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d01d      	beq.n	800454c <HAL_DMA_IRQHandler+0x984>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a40      	ldr	r2, [pc, #256]	; (8004618 <HAL_DMA_IRQHandler+0xa50>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d018      	beq.n	800454c <HAL_DMA_IRQHandler+0x984>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a3f      	ldr	r2, [pc, #252]	; (800461c <HAL_DMA_IRQHandler+0xa54>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d013      	beq.n	800454c <HAL_DMA_IRQHandler+0x984>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a3d      	ldr	r2, [pc, #244]	; (8004620 <HAL_DMA_IRQHandler+0xa58>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d00e      	beq.n	800454c <HAL_DMA_IRQHandler+0x984>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a3c      	ldr	r2, [pc, #240]	; (8004624 <HAL_DMA_IRQHandler+0xa5c>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d009      	beq.n	800454c <HAL_DMA_IRQHandler+0x984>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a3a      	ldr	r2, [pc, #232]	; (8004628 <HAL_DMA_IRQHandler+0xa60>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d004      	beq.n	800454c <HAL_DMA_IRQHandler+0x984>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a39      	ldr	r2, [pc, #228]	; (800462c <HAL_DMA_IRQHandler+0xa64>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d101      	bne.n	8004550 <HAL_DMA_IRQHandler+0x988>
 800454c:	2301      	movs	r3, #1
 800454e:	e000      	b.n	8004552 <HAL_DMA_IRQHandler+0x98a>
 8004550:	2300      	movs	r3, #0
 8004552:	2b00      	cmp	r3, #0
 8004554:	f000 823f 	beq.w	80049d6 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004564:	f003 031f 	and.w	r3, r3, #31
 8004568:	2204      	movs	r2, #4
 800456a:	409a      	lsls	r2, r3
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	4013      	ands	r3, r2
 8004570:	2b00      	cmp	r3, #0
 8004572:	f000 80cd 	beq.w	8004710 <HAL_DMA_IRQHandler+0xb48>
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	f003 0304 	and.w	r3, r3, #4
 800457c:	2b00      	cmp	r3, #0
 800457e:	f000 80c7 	beq.w	8004710 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004586:	f003 031f 	and.w	r3, r3, #31
 800458a:	2204      	movs	r2, #4
 800458c:	409a      	lsls	r2, r3
 800458e:	69fb      	ldr	r3, [r7, #28]
 8004590:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004598:	2b00      	cmp	r3, #0
 800459a:	d049      	beq.n	8004630 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d109      	bne.n	80045ba <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	f000 8210 	beq.w	80049d0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045b4:	6878      	ldr	r0, [r7, #4]
 80045b6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80045b8:	e20a      	b.n	80049d0 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045be:	2b00      	cmp	r3, #0
 80045c0:	f000 8206 	beq.w	80049d0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045c8:	6878      	ldr	r0, [r7, #4]
 80045ca:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80045cc:	e200      	b.n	80049d0 <HAL_DMA_IRQHandler+0xe08>
 80045ce:	bf00      	nop
 80045d0:	40020010 	.word	0x40020010
 80045d4:	40020028 	.word	0x40020028
 80045d8:	40020040 	.word	0x40020040
 80045dc:	40020058 	.word	0x40020058
 80045e0:	40020070 	.word	0x40020070
 80045e4:	40020088 	.word	0x40020088
 80045e8:	400200a0 	.word	0x400200a0
 80045ec:	400200b8 	.word	0x400200b8
 80045f0:	40020410 	.word	0x40020410
 80045f4:	40020428 	.word	0x40020428
 80045f8:	40020440 	.word	0x40020440
 80045fc:	40020458 	.word	0x40020458
 8004600:	40020470 	.word	0x40020470
 8004604:	40020488 	.word	0x40020488
 8004608:	400204a0 	.word	0x400204a0
 800460c:	400204b8 	.word	0x400204b8
 8004610:	58025408 	.word	0x58025408
 8004614:	5802541c 	.word	0x5802541c
 8004618:	58025430 	.word	0x58025430
 800461c:	58025444 	.word	0x58025444
 8004620:	58025458 	.word	0x58025458
 8004624:	5802546c 	.word	0x5802546c
 8004628:	58025480 	.word	0x58025480
 800462c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004630:	693b      	ldr	r3, [r7, #16]
 8004632:	f003 0320 	and.w	r3, r3, #32
 8004636:	2b00      	cmp	r3, #0
 8004638:	d160      	bne.n	80046fc <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a8c      	ldr	r2, [pc, #560]	; (8004870 <HAL_DMA_IRQHandler+0xca8>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d04a      	beq.n	80046da <HAL_DMA_IRQHandler+0xb12>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a8a      	ldr	r2, [pc, #552]	; (8004874 <HAL_DMA_IRQHandler+0xcac>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d045      	beq.n	80046da <HAL_DMA_IRQHandler+0xb12>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a89      	ldr	r2, [pc, #548]	; (8004878 <HAL_DMA_IRQHandler+0xcb0>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d040      	beq.n	80046da <HAL_DMA_IRQHandler+0xb12>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a87      	ldr	r2, [pc, #540]	; (800487c <HAL_DMA_IRQHandler+0xcb4>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d03b      	beq.n	80046da <HAL_DMA_IRQHandler+0xb12>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a86      	ldr	r2, [pc, #536]	; (8004880 <HAL_DMA_IRQHandler+0xcb8>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d036      	beq.n	80046da <HAL_DMA_IRQHandler+0xb12>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a84      	ldr	r2, [pc, #528]	; (8004884 <HAL_DMA_IRQHandler+0xcbc>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d031      	beq.n	80046da <HAL_DMA_IRQHandler+0xb12>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a83      	ldr	r2, [pc, #524]	; (8004888 <HAL_DMA_IRQHandler+0xcc0>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d02c      	beq.n	80046da <HAL_DMA_IRQHandler+0xb12>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a81      	ldr	r2, [pc, #516]	; (800488c <HAL_DMA_IRQHandler+0xcc4>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d027      	beq.n	80046da <HAL_DMA_IRQHandler+0xb12>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a80      	ldr	r2, [pc, #512]	; (8004890 <HAL_DMA_IRQHandler+0xcc8>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d022      	beq.n	80046da <HAL_DMA_IRQHandler+0xb12>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a7e      	ldr	r2, [pc, #504]	; (8004894 <HAL_DMA_IRQHandler+0xccc>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d01d      	beq.n	80046da <HAL_DMA_IRQHandler+0xb12>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a7d      	ldr	r2, [pc, #500]	; (8004898 <HAL_DMA_IRQHandler+0xcd0>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d018      	beq.n	80046da <HAL_DMA_IRQHandler+0xb12>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a7b      	ldr	r2, [pc, #492]	; (800489c <HAL_DMA_IRQHandler+0xcd4>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d013      	beq.n	80046da <HAL_DMA_IRQHandler+0xb12>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a7a      	ldr	r2, [pc, #488]	; (80048a0 <HAL_DMA_IRQHandler+0xcd8>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d00e      	beq.n	80046da <HAL_DMA_IRQHandler+0xb12>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a78      	ldr	r2, [pc, #480]	; (80048a4 <HAL_DMA_IRQHandler+0xcdc>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d009      	beq.n	80046da <HAL_DMA_IRQHandler+0xb12>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a77      	ldr	r2, [pc, #476]	; (80048a8 <HAL_DMA_IRQHandler+0xce0>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d004      	beq.n	80046da <HAL_DMA_IRQHandler+0xb12>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a75      	ldr	r2, [pc, #468]	; (80048ac <HAL_DMA_IRQHandler+0xce4>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d108      	bne.n	80046ec <HAL_DMA_IRQHandler+0xb24>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f022 0208 	bic.w	r2, r2, #8
 80046e8:	601a      	str	r2, [r3, #0]
 80046ea:	e007      	b.n	80046fc <HAL_DMA_IRQHandler+0xb34>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f022 0204 	bic.w	r2, r2, #4
 80046fa:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004700:	2b00      	cmp	r3, #0
 8004702:	f000 8165 	beq.w	80049d0 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800470e:	e15f      	b.n	80049d0 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004714:	f003 031f 	and.w	r3, r3, #31
 8004718:	2202      	movs	r2, #2
 800471a:	409a      	lsls	r2, r3
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	4013      	ands	r3, r2
 8004720:	2b00      	cmp	r3, #0
 8004722:	f000 80c5 	beq.w	80048b0 <HAL_DMA_IRQHandler+0xce8>
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	f003 0302 	and.w	r3, r3, #2
 800472c:	2b00      	cmp	r3, #0
 800472e:	f000 80bf 	beq.w	80048b0 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004736:	f003 031f 	and.w	r3, r3, #31
 800473a:	2202      	movs	r2, #2
 800473c:	409a      	lsls	r2, r3
 800473e:	69fb      	ldr	r3, [r7, #28]
 8004740:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004748:	2b00      	cmp	r3, #0
 800474a:	d018      	beq.n	800477e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004752:	2b00      	cmp	r3, #0
 8004754:	d109      	bne.n	800476a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800475a:	2b00      	cmp	r3, #0
 800475c:	f000 813a 	beq.w	80049d4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004768:	e134      	b.n	80049d4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800476e:	2b00      	cmp	r3, #0
 8004770:	f000 8130 	beq.w	80049d4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004778:	6878      	ldr	r0, [r7, #4]
 800477a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800477c:	e12a      	b.n	80049d4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	f003 0320 	and.w	r3, r3, #32
 8004784:	2b00      	cmp	r3, #0
 8004786:	d168      	bne.n	800485a <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a38      	ldr	r2, [pc, #224]	; (8004870 <HAL_DMA_IRQHandler+0xca8>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d04a      	beq.n	8004828 <HAL_DMA_IRQHandler+0xc60>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a37      	ldr	r2, [pc, #220]	; (8004874 <HAL_DMA_IRQHandler+0xcac>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d045      	beq.n	8004828 <HAL_DMA_IRQHandler+0xc60>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a35      	ldr	r2, [pc, #212]	; (8004878 <HAL_DMA_IRQHandler+0xcb0>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d040      	beq.n	8004828 <HAL_DMA_IRQHandler+0xc60>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a34      	ldr	r2, [pc, #208]	; (800487c <HAL_DMA_IRQHandler+0xcb4>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d03b      	beq.n	8004828 <HAL_DMA_IRQHandler+0xc60>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a32      	ldr	r2, [pc, #200]	; (8004880 <HAL_DMA_IRQHandler+0xcb8>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d036      	beq.n	8004828 <HAL_DMA_IRQHandler+0xc60>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a31      	ldr	r2, [pc, #196]	; (8004884 <HAL_DMA_IRQHandler+0xcbc>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d031      	beq.n	8004828 <HAL_DMA_IRQHandler+0xc60>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a2f      	ldr	r2, [pc, #188]	; (8004888 <HAL_DMA_IRQHandler+0xcc0>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d02c      	beq.n	8004828 <HAL_DMA_IRQHandler+0xc60>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a2e      	ldr	r2, [pc, #184]	; (800488c <HAL_DMA_IRQHandler+0xcc4>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d027      	beq.n	8004828 <HAL_DMA_IRQHandler+0xc60>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a2c      	ldr	r2, [pc, #176]	; (8004890 <HAL_DMA_IRQHandler+0xcc8>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d022      	beq.n	8004828 <HAL_DMA_IRQHandler+0xc60>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a2b      	ldr	r2, [pc, #172]	; (8004894 <HAL_DMA_IRQHandler+0xccc>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d01d      	beq.n	8004828 <HAL_DMA_IRQHandler+0xc60>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a29      	ldr	r2, [pc, #164]	; (8004898 <HAL_DMA_IRQHandler+0xcd0>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d018      	beq.n	8004828 <HAL_DMA_IRQHandler+0xc60>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a28      	ldr	r2, [pc, #160]	; (800489c <HAL_DMA_IRQHandler+0xcd4>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d013      	beq.n	8004828 <HAL_DMA_IRQHandler+0xc60>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a26      	ldr	r2, [pc, #152]	; (80048a0 <HAL_DMA_IRQHandler+0xcd8>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d00e      	beq.n	8004828 <HAL_DMA_IRQHandler+0xc60>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a25      	ldr	r2, [pc, #148]	; (80048a4 <HAL_DMA_IRQHandler+0xcdc>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d009      	beq.n	8004828 <HAL_DMA_IRQHandler+0xc60>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4a23      	ldr	r2, [pc, #140]	; (80048a8 <HAL_DMA_IRQHandler+0xce0>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d004      	beq.n	8004828 <HAL_DMA_IRQHandler+0xc60>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4a22      	ldr	r2, [pc, #136]	; (80048ac <HAL_DMA_IRQHandler+0xce4>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d108      	bne.n	800483a <HAL_DMA_IRQHandler+0xc72>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	681a      	ldr	r2, [r3, #0]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f022 0214 	bic.w	r2, r2, #20
 8004836:	601a      	str	r2, [r3, #0]
 8004838:	e007      	b.n	800484a <HAL_DMA_IRQHandler+0xc82>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	681a      	ldr	r2, [r3, #0]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f022 020a 	bic.w	r2, r2, #10
 8004848:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2200      	movs	r2, #0
 800484e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2201      	movs	r2, #1
 8004856:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800485e:	2b00      	cmp	r3, #0
 8004860:	f000 80b8 	beq.w	80049d4 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800486c:	e0b2      	b.n	80049d4 <HAL_DMA_IRQHandler+0xe0c>
 800486e:	bf00      	nop
 8004870:	40020010 	.word	0x40020010
 8004874:	40020028 	.word	0x40020028
 8004878:	40020040 	.word	0x40020040
 800487c:	40020058 	.word	0x40020058
 8004880:	40020070 	.word	0x40020070
 8004884:	40020088 	.word	0x40020088
 8004888:	400200a0 	.word	0x400200a0
 800488c:	400200b8 	.word	0x400200b8
 8004890:	40020410 	.word	0x40020410
 8004894:	40020428 	.word	0x40020428
 8004898:	40020440 	.word	0x40020440
 800489c:	40020458 	.word	0x40020458
 80048a0:	40020470 	.word	0x40020470
 80048a4:	40020488 	.word	0x40020488
 80048a8:	400204a0 	.word	0x400204a0
 80048ac:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048b4:	f003 031f 	and.w	r3, r3, #31
 80048b8:	2208      	movs	r2, #8
 80048ba:	409a      	lsls	r2, r3
 80048bc:	697b      	ldr	r3, [r7, #20]
 80048be:	4013      	ands	r3, r2
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	f000 8088 	beq.w	80049d6 <HAL_DMA_IRQHandler+0xe0e>
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	f003 0308 	and.w	r3, r3, #8
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	f000 8082 	beq.w	80049d6 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a41      	ldr	r2, [pc, #260]	; (80049dc <HAL_DMA_IRQHandler+0xe14>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d04a      	beq.n	8004972 <HAL_DMA_IRQHandler+0xdaa>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a3f      	ldr	r2, [pc, #252]	; (80049e0 <HAL_DMA_IRQHandler+0xe18>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d045      	beq.n	8004972 <HAL_DMA_IRQHandler+0xdaa>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4a3e      	ldr	r2, [pc, #248]	; (80049e4 <HAL_DMA_IRQHandler+0xe1c>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d040      	beq.n	8004972 <HAL_DMA_IRQHandler+0xdaa>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a3c      	ldr	r2, [pc, #240]	; (80049e8 <HAL_DMA_IRQHandler+0xe20>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d03b      	beq.n	8004972 <HAL_DMA_IRQHandler+0xdaa>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a3b      	ldr	r2, [pc, #236]	; (80049ec <HAL_DMA_IRQHandler+0xe24>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d036      	beq.n	8004972 <HAL_DMA_IRQHandler+0xdaa>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a39      	ldr	r2, [pc, #228]	; (80049f0 <HAL_DMA_IRQHandler+0xe28>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d031      	beq.n	8004972 <HAL_DMA_IRQHandler+0xdaa>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a38      	ldr	r2, [pc, #224]	; (80049f4 <HAL_DMA_IRQHandler+0xe2c>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d02c      	beq.n	8004972 <HAL_DMA_IRQHandler+0xdaa>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a36      	ldr	r2, [pc, #216]	; (80049f8 <HAL_DMA_IRQHandler+0xe30>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d027      	beq.n	8004972 <HAL_DMA_IRQHandler+0xdaa>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a35      	ldr	r2, [pc, #212]	; (80049fc <HAL_DMA_IRQHandler+0xe34>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d022      	beq.n	8004972 <HAL_DMA_IRQHandler+0xdaa>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a33      	ldr	r2, [pc, #204]	; (8004a00 <HAL_DMA_IRQHandler+0xe38>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d01d      	beq.n	8004972 <HAL_DMA_IRQHandler+0xdaa>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a32      	ldr	r2, [pc, #200]	; (8004a04 <HAL_DMA_IRQHandler+0xe3c>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d018      	beq.n	8004972 <HAL_DMA_IRQHandler+0xdaa>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a30      	ldr	r2, [pc, #192]	; (8004a08 <HAL_DMA_IRQHandler+0xe40>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d013      	beq.n	8004972 <HAL_DMA_IRQHandler+0xdaa>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a2f      	ldr	r2, [pc, #188]	; (8004a0c <HAL_DMA_IRQHandler+0xe44>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d00e      	beq.n	8004972 <HAL_DMA_IRQHandler+0xdaa>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a2d      	ldr	r2, [pc, #180]	; (8004a10 <HAL_DMA_IRQHandler+0xe48>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d009      	beq.n	8004972 <HAL_DMA_IRQHandler+0xdaa>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a2c      	ldr	r2, [pc, #176]	; (8004a14 <HAL_DMA_IRQHandler+0xe4c>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d004      	beq.n	8004972 <HAL_DMA_IRQHandler+0xdaa>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a2a      	ldr	r2, [pc, #168]	; (8004a18 <HAL_DMA_IRQHandler+0xe50>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d108      	bne.n	8004984 <HAL_DMA_IRQHandler+0xdbc>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f022 021c 	bic.w	r2, r2, #28
 8004980:	601a      	str	r2, [r3, #0]
 8004982:	e007      	b.n	8004994 <HAL_DMA_IRQHandler+0xdcc>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f022 020e 	bic.w	r2, r2, #14
 8004992:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004998:	f003 031f 	and.w	r3, r3, #31
 800499c:	2201      	movs	r2, #1
 800499e:	409a      	lsls	r2, r3
 80049a0:	69fb      	ldr	r3, [r7, #28]
 80049a2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2201      	movs	r2, #1
 80049a8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2200      	movs	r2, #0
 80049ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2201      	movs	r2, #1
 80049b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d009      	beq.n	80049d6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	4798      	blx	r3
 80049ca:	e004      	b.n	80049d6 <HAL_DMA_IRQHandler+0xe0e>
          return;
 80049cc:	bf00      	nop
 80049ce:	e002      	b.n	80049d6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80049d0:	bf00      	nop
 80049d2:	e000      	b.n	80049d6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80049d4:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80049d6:	3728      	adds	r7, #40	; 0x28
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}
 80049dc:	40020010 	.word	0x40020010
 80049e0:	40020028 	.word	0x40020028
 80049e4:	40020040 	.word	0x40020040
 80049e8:	40020058 	.word	0x40020058
 80049ec:	40020070 	.word	0x40020070
 80049f0:	40020088 	.word	0x40020088
 80049f4:	400200a0 	.word	0x400200a0
 80049f8:	400200b8 	.word	0x400200b8
 80049fc:	40020410 	.word	0x40020410
 8004a00:	40020428 	.word	0x40020428
 8004a04:	40020440 	.word	0x40020440
 8004a08:	40020458 	.word	0x40020458
 8004a0c:	40020470 	.word	0x40020470
 8004a10:	40020488 	.word	0x40020488
 8004a14:	400204a0 	.word	0x400204a0
 8004a18:	400204b8 	.word	0x400204b8

08004a1c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b085      	sub	sp, #20
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a42      	ldr	r2, [pc, #264]	; (8004b34 <DMA_CalcBaseAndBitshift+0x118>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d04a      	beq.n	8004ac4 <DMA_CalcBaseAndBitshift+0xa8>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a41      	ldr	r2, [pc, #260]	; (8004b38 <DMA_CalcBaseAndBitshift+0x11c>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d045      	beq.n	8004ac4 <DMA_CalcBaseAndBitshift+0xa8>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a3f      	ldr	r2, [pc, #252]	; (8004b3c <DMA_CalcBaseAndBitshift+0x120>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d040      	beq.n	8004ac4 <DMA_CalcBaseAndBitshift+0xa8>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a3e      	ldr	r2, [pc, #248]	; (8004b40 <DMA_CalcBaseAndBitshift+0x124>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d03b      	beq.n	8004ac4 <DMA_CalcBaseAndBitshift+0xa8>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a3c      	ldr	r2, [pc, #240]	; (8004b44 <DMA_CalcBaseAndBitshift+0x128>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d036      	beq.n	8004ac4 <DMA_CalcBaseAndBitshift+0xa8>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a3b      	ldr	r2, [pc, #236]	; (8004b48 <DMA_CalcBaseAndBitshift+0x12c>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d031      	beq.n	8004ac4 <DMA_CalcBaseAndBitshift+0xa8>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a39      	ldr	r2, [pc, #228]	; (8004b4c <DMA_CalcBaseAndBitshift+0x130>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d02c      	beq.n	8004ac4 <DMA_CalcBaseAndBitshift+0xa8>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a38      	ldr	r2, [pc, #224]	; (8004b50 <DMA_CalcBaseAndBitshift+0x134>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d027      	beq.n	8004ac4 <DMA_CalcBaseAndBitshift+0xa8>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a36      	ldr	r2, [pc, #216]	; (8004b54 <DMA_CalcBaseAndBitshift+0x138>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d022      	beq.n	8004ac4 <DMA_CalcBaseAndBitshift+0xa8>
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4a35      	ldr	r2, [pc, #212]	; (8004b58 <DMA_CalcBaseAndBitshift+0x13c>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d01d      	beq.n	8004ac4 <DMA_CalcBaseAndBitshift+0xa8>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4a33      	ldr	r2, [pc, #204]	; (8004b5c <DMA_CalcBaseAndBitshift+0x140>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d018      	beq.n	8004ac4 <DMA_CalcBaseAndBitshift+0xa8>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a32      	ldr	r2, [pc, #200]	; (8004b60 <DMA_CalcBaseAndBitshift+0x144>)
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d013      	beq.n	8004ac4 <DMA_CalcBaseAndBitshift+0xa8>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a30      	ldr	r2, [pc, #192]	; (8004b64 <DMA_CalcBaseAndBitshift+0x148>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d00e      	beq.n	8004ac4 <DMA_CalcBaseAndBitshift+0xa8>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4a2f      	ldr	r2, [pc, #188]	; (8004b68 <DMA_CalcBaseAndBitshift+0x14c>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d009      	beq.n	8004ac4 <DMA_CalcBaseAndBitshift+0xa8>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a2d      	ldr	r2, [pc, #180]	; (8004b6c <DMA_CalcBaseAndBitshift+0x150>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d004      	beq.n	8004ac4 <DMA_CalcBaseAndBitshift+0xa8>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	4a2c      	ldr	r2, [pc, #176]	; (8004b70 <DMA_CalcBaseAndBitshift+0x154>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d101      	bne.n	8004ac8 <DMA_CalcBaseAndBitshift+0xac>
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e000      	b.n	8004aca <DMA_CalcBaseAndBitshift+0xae>
 8004ac8:	2300      	movs	r3, #0
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d024      	beq.n	8004b18 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	b2db      	uxtb	r3, r3
 8004ad4:	3b10      	subs	r3, #16
 8004ad6:	4a27      	ldr	r2, [pc, #156]	; (8004b74 <DMA_CalcBaseAndBitshift+0x158>)
 8004ad8:	fba2 2303 	umull	r2, r3, r2, r3
 8004adc:	091b      	lsrs	r3, r3, #4
 8004ade:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	f003 0307 	and.w	r3, r3, #7
 8004ae6:	4a24      	ldr	r2, [pc, #144]	; (8004b78 <DMA_CalcBaseAndBitshift+0x15c>)
 8004ae8:	5cd3      	ldrb	r3, [r2, r3]
 8004aea:	461a      	mov	r2, r3
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2b03      	cmp	r3, #3
 8004af4:	d908      	bls.n	8004b08 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	461a      	mov	r2, r3
 8004afc:	4b1f      	ldr	r3, [pc, #124]	; (8004b7c <DMA_CalcBaseAndBitshift+0x160>)
 8004afe:	4013      	ands	r3, r2
 8004b00:	1d1a      	adds	r2, r3, #4
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	659a      	str	r2, [r3, #88]	; 0x58
 8004b06:	e00d      	b.n	8004b24 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	461a      	mov	r2, r3
 8004b0e:	4b1b      	ldr	r3, [pc, #108]	; (8004b7c <DMA_CalcBaseAndBitshift+0x160>)
 8004b10:	4013      	ands	r3, r2
 8004b12:	687a      	ldr	r2, [r7, #4]
 8004b14:	6593      	str	r3, [r2, #88]	; 0x58
 8004b16:	e005      	b.n	8004b24 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	3714      	adds	r7, #20
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b32:	4770      	bx	lr
 8004b34:	40020010 	.word	0x40020010
 8004b38:	40020028 	.word	0x40020028
 8004b3c:	40020040 	.word	0x40020040
 8004b40:	40020058 	.word	0x40020058
 8004b44:	40020070 	.word	0x40020070
 8004b48:	40020088 	.word	0x40020088
 8004b4c:	400200a0 	.word	0x400200a0
 8004b50:	400200b8 	.word	0x400200b8
 8004b54:	40020410 	.word	0x40020410
 8004b58:	40020428 	.word	0x40020428
 8004b5c:	40020440 	.word	0x40020440
 8004b60:	40020458 	.word	0x40020458
 8004b64:	40020470 	.word	0x40020470
 8004b68:	40020488 	.word	0x40020488
 8004b6c:	400204a0 	.word	0x400204a0
 8004b70:	400204b8 	.word	0x400204b8
 8004b74:	aaaaaaab 	.word	0xaaaaaaab
 8004b78:	0802295c 	.word	0x0802295c
 8004b7c:	fffffc00 	.word	0xfffffc00

08004b80 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004b80:	b480      	push	{r7}
 8004b82:	b085      	sub	sp, #20
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b88:	2300      	movs	r3, #0
 8004b8a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	699b      	ldr	r3, [r3, #24]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d120      	bne.n	8004bd6 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b98:	2b03      	cmp	r3, #3
 8004b9a:	d858      	bhi.n	8004c4e <DMA_CheckFifoParam+0xce>
 8004b9c:	a201      	add	r2, pc, #4	; (adr r2, 8004ba4 <DMA_CheckFifoParam+0x24>)
 8004b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ba2:	bf00      	nop
 8004ba4:	08004bb5 	.word	0x08004bb5
 8004ba8:	08004bc7 	.word	0x08004bc7
 8004bac:	08004bb5 	.word	0x08004bb5
 8004bb0:	08004c4f 	.word	0x08004c4f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bb8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d048      	beq.n	8004c52 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004bc4:	e045      	b.n	8004c52 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bca:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004bce:	d142      	bne.n	8004c56 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004bd4:	e03f      	b.n	8004c56 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	699b      	ldr	r3, [r3, #24]
 8004bda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004bde:	d123      	bne.n	8004c28 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004be4:	2b03      	cmp	r3, #3
 8004be6:	d838      	bhi.n	8004c5a <DMA_CheckFifoParam+0xda>
 8004be8:	a201      	add	r2, pc, #4	; (adr r2, 8004bf0 <DMA_CheckFifoParam+0x70>)
 8004bea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bee:	bf00      	nop
 8004bf0:	08004c01 	.word	0x08004c01
 8004bf4:	08004c07 	.word	0x08004c07
 8004bf8:	08004c01 	.word	0x08004c01
 8004bfc:	08004c19 	.word	0x08004c19
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004c00:	2301      	movs	r3, #1
 8004c02:	73fb      	strb	r3, [r7, #15]
        break;
 8004c04:	e030      	b.n	8004c68 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c0a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d025      	beq.n	8004c5e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8004c12:	2301      	movs	r3, #1
 8004c14:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004c16:	e022      	b.n	8004c5e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c1c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004c20:	d11f      	bne.n	8004c62 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004c26:	e01c      	b.n	8004c62 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c2c:	2b02      	cmp	r3, #2
 8004c2e:	d902      	bls.n	8004c36 <DMA_CheckFifoParam+0xb6>
 8004c30:	2b03      	cmp	r3, #3
 8004c32:	d003      	beq.n	8004c3c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004c34:	e018      	b.n	8004c68 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	73fb      	strb	r3, [r7, #15]
        break;
 8004c3a:	e015      	b.n	8004c68 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c40:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d00e      	beq.n	8004c66 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	73fb      	strb	r3, [r7, #15]
    break;
 8004c4c:	e00b      	b.n	8004c66 <DMA_CheckFifoParam+0xe6>
        break;
 8004c4e:	bf00      	nop
 8004c50:	e00a      	b.n	8004c68 <DMA_CheckFifoParam+0xe8>
        break;
 8004c52:	bf00      	nop
 8004c54:	e008      	b.n	8004c68 <DMA_CheckFifoParam+0xe8>
        break;
 8004c56:	bf00      	nop
 8004c58:	e006      	b.n	8004c68 <DMA_CheckFifoParam+0xe8>
        break;
 8004c5a:	bf00      	nop
 8004c5c:	e004      	b.n	8004c68 <DMA_CheckFifoParam+0xe8>
        break;
 8004c5e:	bf00      	nop
 8004c60:	e002      	b.n	8004c68 <DMA_CheckFifoParam+0xe8>
        break;
 8004c62:	bf00      	nop
 8004c64:	e000      	b.n	8004c68 <DMA_CheckFifoParam+0xe8>
    break;
 8004c66:	bf00      	nop
    }
  }

  return status;
 8004c68:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3714      	adds	r7, #20
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr
 8004c76:	bf00      	nop

08004c78 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b085      	sub	sp, #20
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a38      	ldr	r2, [pc, #224]	; (8004d6c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d022      	beq.n	8004cd6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a36      	ldr	r2, [pc, #216]	; (8004d70 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d01d      	beq.n	8004cd6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a35      	ldr	r2, [pc, #212]	; (8004d74 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d018      	beq.n	8004cd6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a33      	ldr	r2, [pc, #204]	; (8004d78 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d013      	beq.n	8004cd6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a32      	ldr	r2, [pc, #200]	; (8004d7c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d00e      	beq.n	8004cd6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a30      	ldr	r2, [pc, #192]	; (8004d80 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d009      	beq.n	8004cd6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4a2f      	ldr	r2, [pc, #188]	; (8004d84 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d004      	beq.n	8004cd6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a2d      	ldr	r2, [pc, #180]	; (8004d88 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d101      	bne.n	8004cda <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e000      	b.n	8004cdc <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004cda:	2300      	movs	r3, #0
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d01a      	beq.n	8004d16 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	b2db      	uxtb	r3, r3
 8004ce6:	3b08      	subs	r3, #8
 8004ce8:	4a28      	ldr	r2, [pc, #160]	; (8004d8c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004cea:	fba2 2303 	umull	r2, r3, r2, r3
 8004cee:	091b      	lsrs	r3, r3, #4
 8004cf0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004cf2:	68fa      	ldr	r2, [r7, #12]
 8004cf4:	4b26      	ldr	r3, [pc, #152]	; (8004d90 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004cf6:	4413      	add	r3, r2
 8004cf8:	009b      	lsls	r3, r3, #2
 8004cfa:	461a      	mov	r2, r3
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	4a24      	ldr	r2, [pc, #144]	; (8004d94 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004d04:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	f003 031f 	and.w	r3, r3, #31
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	409a      	lsls	r2, r3
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004d14:	e024      	b.n	8004d60 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	b2db      	uxtb	r3, r3
 8004d1c:	3b10      	subs	r3, #16
 8004d1e:	4a1e      	ldr	r2, [pc, #120]	; (8004d98 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004d20:	fba2 2303 	umull	r2, r3, r2, r3
 8004d24:	091b      	lsrs	r3, r3, #4
 8004d26:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	4a1c      	ldr	r2, [pc, #112]	; (8004d9c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d806      	bhi.n	8004d3e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	4a1b      	ldr	r2, [pc, #108]	; (8004da0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d902      	bls.n	8004d3e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	3308      	adds	r3, #8
 8004d3c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004d3e:	68fa      	ldr	r2, [r7, #12]
 8004d40:	4b18      	ldr	r3, [pc, #96]	; (8004da4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004d42:	4413      	add	r3, r2
 8004d44:	009b      	lsls	r3, r3, #2
 8004d46:	461a      	mov	r2, r3
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	4a16      	ldr	r2, [pc, #88]	; (8004da8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004d50:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	f003 031f 	and.w	r3, r3, #31
 8004d58:	2201      	movs	r2, #1
 8004d5a:	409a      	lsls	r2, r3
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004d60:	bf00      	nop
 8004d62:	3714      	adds	r7, #20
 8004d64:	46bd      	mov	sp, r7
 8004d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6a:	4770      	bx	lr
 8004d6c:	58025408 	.word	0x58025408
 8004d70:	5802541c 	.word	0x5802541c
 8004d74:	58025430 	.word	0x58025430
 8004d78:	58025444 	.word	0x58025444
 8004d7c:	58025458 	.word	0x58025458
 8004d80:	5802546c 	.word	0x5802546c
 8004d84:	58025480 	.word	0x58025480
 8004d88:	58025494 	.word	0x58025494
 8004d8c:	cccccccd 	.word	0xcccccccd
 8004d90:	16009600 	.word	0x16009600
 8004d94:	58025880 	.word	0x58025880
 8004d98:	aaaaaaab 	.word	0xaaaaaaab
 8004d9c:	400204b8 	.word	0x400204b8
 8004da0:	4002040f 	.word	0x4002040f
 8004da4:	10008200 	.word	0x10008200
 8004da8:	40020880 	.word	0x40020880

08004dac <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b085      	sub	sp, #20
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	b2db      	uxtb	r3, r3
 8004dba:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d04a      	beq.n	8004e58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2b08      	cmp	r3, #8
 8004dc6:	d847      	bhi.n	8004e58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a25      	ldr	r2, [pc, #148]	; (8004e64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d022      	beq.n	8004e18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a24      	ldr	r2, [pc, #144]	; (8004e68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d01d      	beq.n	8004e18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a22      	ldr	r2, [pc, #136]	; (8004e6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d018      	beq.n	8004e18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a21      	ldr	r2, [pc, #132]	; (8004e70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d013      	beq.n	8004e18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a1f      	ldr	r2, [pc, #124]	; (8004e74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d00e      	beq.n	8004e18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4a1e      	ldr	r2, [pc, #120]	; (8004e78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d009      	beq.n	8004e18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4a1c      	ldr	r2, [pc, #112]	; (8004e7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d004      	beq.n	8004e18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a1b      	ldr	r2, [pc, #108]	; (8004e80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d101      	bne.n	8004e1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004e18:	2301      	movs	r3, #1
 8004e1a:	e000      	b.n	8004e1e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d00a      	beq.n	8004e38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004e22:	68fa      	ldr	r2, [r7, #12]
 8004e24:	4b17      	ldr	r3, [pc, #92]	; (8004e84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004e26:	4413      	add	r3, r2
 8004e28:	009b      	lsls	r3, r3, #2
 8004e2a:	461a      	mov	r2, r3
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	4a15      	ldr	r2, [pc, #84]	; (8004e88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004e34:	671a      	str	r2, [r3, #112]	; 0x70
 8004e36:	e009      	b.n	8004e4c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004e38:	68fa      	ldr	r2, [r7, #12]
 8004e3a:	4b14      	ldr	r3, [pc, #80]	; (8004e8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004e3c:	4413      	add	r3, r2
 8004e3e:	009b      	lsls	r3, r3, #2
 8004e40:	461a      	mov	r2, r3
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	4a11      	ldr	r2, [pc, #68]	; (8004e90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004e4a:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	3b01      	subs	r3, #1
 8004e50:	2201      	movs	r2, #1
 8004e52:	409a      	lsls	r2, r3
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8004e58:	bf00      	nop
 8004e5a:	3714      	adds	r7, #20
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr
 8004e64:	58025408 	.word	0x58025408
 8004e68:	5802541c 	.word	0x5802541c
 8004e6c:	58025430 	.word	0x58025430
 8004e70:	58025444 	.word	0x58025444
 8004e74:	58025458 	.word	0x58025458
 8004e78:	5802546c 	.word	0x5802546c
 8004e7c:	58025480 	.word	0x58025480
 8004e80:	58025494 	.word	0x58025494
 8004e84:	1600963f 	.word	0x1600963f
 8004e88:	58025940 	.word	0x58025940
 8004e8c:	1000823f 	.word	0x1000823f
 8004e90:	40020940 	.word	0x40020940

08004e94 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b084      	sub	sp, #16
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if(heth == NULL)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d101      	bne.n	8004ea6 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	e0c6      	b.n	8005034 <HAL_ETH_Init+0x1a0>
  }

#else

  /* Check the ETH peripheral state */
  if(heth->gState == HAL_ETH_STATE_RESET)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d102      	bne.n	8004eb4 <HAL_ETH_Init+0x20>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004eae:	6878      	ldr	r0, [r7, #4]
 8004eb0:	f006 fee6 	bl	800bc80 <HAL_ETH_MspInit>
  }
#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */

  heth->gState = HAL_ETH_STATE_BUSY;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2223      	movs	r2, #35	; 0x23
 8004eb8:	655a      	str	r2, [r3, #84]	; 0x54

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004eba:	4b60      	ldr	r3, [pc, #384]	; (800503c <HAL_ETH_Init+0x1a8>)
 8004ebc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004ec0:	4a5e      	ldr	r2, [pc, #376]	; (800503c <HAL_ETH_Init+0x1a8>)
 8004ec2:	f043 0302 	orr.w	r3, r3, #2
 8004ec6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8004eca:	4b5c      	ldr	r3, [pc, #368]	; (800503c <HAL_ETH_Init+0x1a8>)
 8004ecc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004ed0:	f003 0302 	and.w	r3, r3, #2
 8004ed4:	60bb      	str	r3, [r7, #8]
 8004ed6:	68bb      	ldr	r3, [r7, #8]

  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	7a1b      	ldrb	r3, [r3, #8]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d103      	bne.n	8004ee8 <HAL_ETH_Init+0x54>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8004ee0:	2000      	movs	r0, #0
 8004ee2:	f7fd fe67 	bl	8002bb4 <HAL_SYSCFG_ETHInterfaceSelect>
 8004ee6:	e003      	b.n	8004ef0 <HAL_ETH_Init+0x5c>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8004ee8:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8004eec:	f7fd fe62 	bl	8002bb4 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f042 0201 	orr.w	r2, r2, #1
 8004f02:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004f06:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004f08:	f7fd fe3c 	bl	8002b84 <HAL_GetTick>
 8004f0c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8004f0e:	e00f      	b.n	8004f30 <HAL_ETH_Init+0x9c>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 8004f10:	f7fd fe38 	bl	8002b84 <HAL_GetTick>
 8004f14:	4602      	mov	r2, r0
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	1ad3      	subs	r3, r2, r3
 8004f1a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004f1e:	d907      	bls.n	8004f30 <HAL_ETH_Init+0x9c>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2204      	movs	r2, #4
 8004f24:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	22e0      	movs	r2, #224	; 0xe0
 8004f2a:	655a      	str	r2, [r3, #84]	; 0x54
      /* Return Error */
      return HAL_ERROR;
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	e081      	b.n	8005034 <HAL_ETH_Init+0x1a0>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f003 0301 	and.w	r3, r3, #1
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d1e6      	bne.n	8004f10 <HAL_ETH_Init+0x7c>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  ETH_MAC_MDIO_ClkConfig(heth);
 8004f42:	6878      	ldr	r0, [r7, #4]
 8004f44:	f001 fae8 	bl	8006518 <ETH_MAC_MDIO_ClkConfig>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8004f48:	f003 fa3a 	bl	80083c0 <HAL_RCC_GetHCLKFreq>
 8004f4c:	4602      	mov	r2, r0
 8004f4e:	4b3c      	ldr	r3, [pc, #240]	; (8005040 <HAL_ETH_Init+0x1ac>)
 8004f50:	fba3 2302 	umull	r2, r3, r3, r2
 8004f54:	0c9a      	lsrs	r2, r3, #18
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	3a01      	subs	r2, #1
 8004f5c:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8004f60:	6878      	ldr	r0, [r7, #4]
 8004f62:	f001 fa3b 	bl	80063dc <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f423 12e0 	bic.w	r2, r3, #1835008	; 0x1c0000
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8004f7c:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8004f80:	601a      	str	r2, [r3, #0]

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	695b      	ldr	r3, [r3, #20]
 8004f86:	f003 0303 	and.w	r3, r3, #3
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d007      	beq.n	8004f9e <HAL_ETH_Init+0x10a>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2201      	movs	r2, #1
 8004f92:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	22e0      	movs	r2, #224	; 0xe0
 8004f98:	655a      	str	r2, [r3, #84]	; 0x54
    /* Return Error */
    return HAL_ERROR;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	e04a      	b.n	8005034 <HAL_ETH_Init+0x1a0>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	f241 1308 	movw	r3, #4360	; 0x1108
 8004fa6:	4413      	add	r3, r2
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	4b26      	ldr	r3, [pc, #152]	; (8005044 <HAL_ETH_Init+0x1b0>)
 8004fac:	4013      	ands	r3, r2
 8004fae:	687a      	ldr	r2, [r7, #4]
 8004fb0:	6952      	ldr	r2, [r2, #20]
 8004fb2:	0052      	lsls	r2, r2, #1
 8004fb4:	6879      	ldr	r1, [r7, #4]
 8004fb6:	6809      	ldr	r1, [r1, #0]
 8004fb8:	431a      	orrs	r2, r3
 8004fba:	f241 1308 	movw	r3, #4360	; 0x1108
 8004fbe:	440b      	add	r3, r1
 8004fc0:	601a      	str	r2, [r3, #0]
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8004fc2:	6878      	ldr	r0, [r7, #4]
 8004fc4:	f001 fb00 	bl	80065c8 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8004fc8:	6878      	ldr	r0, [r7, #4]
 8004fca:	f001 fb44 	bl	8006656 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	3305      	adds	r3, #5
 8004fd4:	781b      	ldrb	r3, [r3, #0]
 8004fd6:	021a      	lsls	r2, r3, #8
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	3304      	adds	r3, #4
 8004fde:	781b      	ldrb	r3, [r3, #0]
 8004fe0:	4619      	mov	r1, r3
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	430a      	orrs	r2, r1
 8004fe8:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	3303      	adds	r3, #3
 8004ff2:	781b      	ldrb	r3, [r3, #0]
 8004ff4:	061a      	lsls	r2, r3, #24
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	3302      	adds	r3, #2
 8004ffc:	781b      	ldrb	r3, [r3, #0]
 8004ffe:	041b      	lsls	r3, r3, #16
 8005000:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	3301      	adds	r3, #1
 8005008:	781b      	ldrb	r3, [r3, #0]
 800500a:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800500c:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	781b      	ldrb	r3, [r3, #0]
 8005014:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800501a:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800501c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2200      	movs	r2, #0
 8005024:	65da      	str	r2, [r3, #92]	; 0x5c
  heth->gState = HAL_ETH_STATE_READY;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2210      	movs	r2, #16
 800502a:	655a      	str	r2, [r3, #84]	; 0x54
  heth->RxState = HAL_ETH_STATE_READY;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2210      	movs	r2, #16
 8005030:	659a      	str	r2, [r3, #88]	; 0x58

  return HAL_OK;
 8005032:	2300      	movs	r3, #0
}
 8005034:	4618      	mov	r0, r3
 8005036:	3710      	adds	r7, #16
 8005038:	46bd      	mov	sp, r7
 800503a:	bd80      	pop	{r7, pc}
 800503c:	58024400 	.word	0x58024400
 8005040:	431bde83 	.word	0x431bde83
 8005044:	ffff8001 	.word	0xffff8001

08005048 <HAL_ETH_DescAssignMemory>:
  * @param  pBuffer1: address of buffer 1
  * @param  pBuffer2: address of buffer 2 if available
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DescAssignMemory(ETH_HandleTypeDef *heth, uint32_t Index, uint8_t *pBuffer1, uint8_t *pBuffer2)
{
 8005048:	b480      	push	{r7}
 800504a:	b087      	sub	sp, #28
 800504c:	af00      	add	r7, sp, #0
 800504e:	60f8      	str	r0, [r7, #12]
 8005050:	60b9      	str	r1, [r7, #8]
 8005052:	607a      	str	r2, [r7, #4]
 8005054:	603b      	str	r3, [r7, #0]
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[Index];
 8005056:	68fa      	ldr	r2, [r7, #12]
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	330a      	adds	r3, #10
 800505c:	009b      	lsls	r3, r3, #2
 800505e:	4413      	add	r3, r2
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	617b      	str	r3, [r7, #20]

  if((pBuffer1 == NULL) || (Index >= (uint32_t)ETH_RX_DESC_CNT))
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d002      	beq.n	8005070 <HAL_ETH_DescAssignMemory+0x28>
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	2b03      	cmp	r3, #3
 800506e:	d904      	bls.n	800507a <HAL_ETH_DescAssignMemory+0x32>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2201      	movs	r2, #1
 8005074:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Return Error */
    return HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	e021      	b.n	80050be <HAL_ETH_DescAssignMemory+0x76>
  }

  /* write buffer address to RDES0 */
  WRITE_REG(dmarxdesc->DESC0, (uint32_t)pBuffer1);
 800507a:	687a      	ldr	r2, [r7, #4]
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	601a      	str	r2, [r3, #0]
  /* store buffer address */
  WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)pBuffer1);
 8005080:	687a      	ldr	r2, [r7, #4]
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	611a      	str	r2, [r3, #16]
  /* set buffer address valid bit to RDES3 */
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	68db      	ldr	r3, [r3, #12]
 800508a:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800508e:	697b      	ldr	r3, [r7, #20]
 8005090:	60da      	str	r2, [r3, #12]

  if(pBuffer2 != NULL)
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d00b      	beq.n	80050b0 <HAL_ETH_DescAssignMemory+0x68>
  {
    /* write buffer 2 address to RDES1 */
    WRITE_REG(dmarxdesc->DESC2, (uint32_t)pBuffer2);
 8005098:	683a      	ldr	r2, [r7, #0]
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	609a      	str	r2, [r3, #8]
     /* store buffer 2 address */
    WRITE_REG(dmarxdesc->BackupAddr1, (uint32_t)pBuffer2);
 800509e:	683a      	ldr	r2, [r7, #0]
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	615a      	str	r2, [r3, #20]
    /* set buffer 2 address valid bit to RDES3 */
    SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	68db      	ldr	r3, [r3, #12]
 80050a8:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	60da      	str	r2, [r3, #12]
  }
  /* set OWN bit to RDES3 */
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	68db      	ldr	r3, [r3, #12]
 80050b4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80050bc:	2300      	movs	r3, #0
}
 80050be:	4618      	mov	r0, r3
 80050c0:	371c      	adds	r7, #28
 80050c2:	46bd      	mov	sp, r7
 80050c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c8:	4770      	bx	lr

080050ca <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 80050ca:	b480      	push	{r7}
 80050cc:	b085      	sub	sp, #20
 80050ce:	af00      	add	r7, sp, #0
 80050d0:	6078      	str	r0, [r7, #4]
  uint32_t descindex;

  ETH_DMADescTypeDef *dmarxdesc;

  if(heth->gState == HAL_ETH_STATE_READY)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050d6:	2b10      	cmp	r3, #16
 80050d8:	d174      	bne.n	80051c4 <HAL_ETH_Start_IT+0xfa>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2223      	movs	r2, #35	; 0x23
 80050de:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set IOC bit to all Rx descriptors */
    for(descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 80050e0:	2300      	movs	r3, #0
 80050e2:	60fb      	str	r3, [r7, #12]
 80050e4:	e00f      	b.n	8005106 <HAL_ETH_Start_IT+0x3c>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 80050e6:	687a      	ldr	r2, [r7, #4]
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	330a      	adds	r3, #10
 80050ec:	009b      	lsls	r3, r3, #2
 80050ee:	4413      	add	r3, r2
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	60bb      	str	r3, [r7, #8]
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	68db      	ldr	r3, [r3, #12]
 80050f8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	60da      	str	r2, [r3, #12]
    for(descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	3301      	adds	r3, #1
 8005104:	60fb      	str	r3, [r7, #12]
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	2b03      	cmp	r3, #3
 800510a:	d9ec      	bls.n	80050e6 <HAL_ETH_Start_IT+0x1c>
    }

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2201      	movs	r2, #1
 8005110:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f042 0202 	orr.w	r2, r2, #2
 8005120:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f042 0201 	orr.w	r2, r2, #1
 8005130:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f042 0201 	orr.w	r2, r2, #1
 8005142:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681a      	ldr	r2, [r3, #0]
 800514a:	f241 1304 	movw	r3, #4356	; 0x1104
 800514e:	4413      	add	r3, r2
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	687a      	ldr	r2, [r7, #4]
 8005154:	6811      	ldr	r1, [r2, #0]
 8005156:	f043 0201 	orr.w	r2, r3, #1
 800515a:	f241 1304 	movw	r3, #4356	; 0x1104
 800515e:	440b      	add	r3, r1
 8005160:	601a      	str	r2, [r3, #0]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681a      	ldr	r2, [r3, #0]
 8005166:	f241 1308 	movw	r3, #4360	; 0x1108
 800516a:	4413      	add	r3, r2
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	6811      	ldr	r1, [r2, #0]
 8005172:	f043 0201 	orr.w	r2, r3, #1
 8005176:	f241 1308 	movw	r3, #4360	; 0x1108
 800517a:	440b      	add	r3, r1
 800517c:	601a      	str	r2, [r3, #0]

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8005186:	681a      	ldr	r2, [r3, #0]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f442 7281 	orr.w	r2, r2, #258	; 0x102
 8005190:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8005194:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681a      	ldr	r2, [r3, #0]
 800519a:	f241 1334 	movw	r3, #4404	; 0x1134
 800519e:	4413      	add	r3, r2
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	687a      	ldr	r2, [r7, #4]
 80051a4:	6811      	ldr	r1, [r2, #0]
 80051a6:	f24d 0241 	movw	r2, #53313	; 0xd041
 80051aa:	431a      	orrs	r2, r3
 80051ac:	f241 1334 	movw	r3, #4404	; 0x1134
 80051b0:	440b      	add	r3, r1
 80051b2:	601a      	str	r2, [r3, #0]
                                   ETH_DMACIER_FBEE | ETH_DMACIER_AIE));

    heth->gState = HAL_ETH_STATE_READY;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2210      	movs	r2, #16
 80051b8:	655a      	str	r2, [r3, #84]	; 0x54
    heth->RxState = HAL_ETH_STATE_BUSY_RX;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2222      	movs	r2, #34	; 0x22
 80051be:	659a      	str	r2, [r3, #88]	; 0x58

    return HAL_OK;
 80051c0:	2300      	movs	r3, #0
 80051c2:	e000      	b.n	80051c6 <HAL_ETH_Start_IT+0xfc>
  }
  else
  {
    return HAL_ERROR;
 80051c4:	2301      	movs	r3, #1
  }
}
 80051c6:	4618      	mov	r0, r3
 80051c8:	3714      	adds	r7, #20
 80051ca:	46bd      	mov	sp, r7
 80051cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d0:	4770      	bx	lr
	...

080051d4 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b085      	sub	sp, #20
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;

  if(heth->gState != HAL_ETH_STATE_RESET)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d067      	beq.n	80052b4 <HAL_ETH_Stop_IT+0xe0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2223      	movs	r2, #35	; 0x23
 80051e8:	655a      	str	r2, [r3, #84]	; 0x54
    /* Disable intrrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	f241 1334 	movw	r3, #4404	; 0x1134
 80051f2:	4413      	add	r3, r2
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	687a      	ldr	r2, [r7, #4]
 80051f8:	6811      	ldr	r1, [r2, #0]
 80051fa:	4a32      	ldr	r2, [pc, #200]	; (80052c4 <HAL_ETH_Stop_IT+0xf0>)
 80051fc:	401a      	ands	r2, r3
 80051fe:	f241 1334 	movw	r3, #4404	; 0x1134
 8005202:	440b      	add	r3, r1
 8005204:	601a      	str	r2, [r3, #0]
                                   ETH_DMACIER_FBEE | ETH_DMACIER_AIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	f241 1304 	movw	r3, #4356	; 0x1104
 800520e:	4413      	add	r3, r2
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	687a      	ldr	r2, [r7, #4]
 8005214:	6811      	ldr	r1, [r2, #0]
 8005216:	f023 0201 	bic.w	r2, r3, #1
 800521a:	f241 1304 	movw	r3, #4356	; 0x1104
 800521e:	440b      	add	r3, r1
 8005220:	601a      	str	r2, [r3, #0]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681a      	ldr	r2, [r3, #0]
 8005226:	f241 1308 	movw	r3, #4360	; 0x1108
 800522a:	4413      	add	r3, r2
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	6811      	ldr	r1, [r2, #0]
 8005232:	f023 0201 	bic.w	r2, r3, #1
 8005236:	f241 1308 	movw	r3, #4360	; 0x1108
 800523a:	440b      	add	r3, r1
 800523c:	601a      	str	r2, [r3, #0]

    /* Disable the MAC reception */
    CLEAR_BIT( heth->Instance->MACCR, ETH_MACCR_RE);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	681a      	ldr	r2, [r3, #0]
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f022 0201 	bic.w	r2, r2, #1
 800524c:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f042 0201 	orr.w	r2, r2, #1
 800525e:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	681a      	ldr	r2, [r3, #0]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f022 0202 	bic.w	r2, r2, #2
 8005270:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for(descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8005272:	2300      	movs	r3, #0
 8005274:	60fb      	str	r3, [r7, #12]
 8005276:	e00f      	b.n	8005298 <HAL_ETH_Stop_IT+0xc4>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8005278:	687a      	ldr	r2, [r7, #4]
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	330a      	adds	r3, #10
 800527e:	009b      	lsls	r3, r3, #2
 8005280:	4413      	add	r3, r2
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	60bb      	str	r3, [r7, #8]
      CLEAR_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8005286:	68bb      	ldr	r3, [r7, #8]
 8005288:	68db      	ldr	r3, [r3, #12]
 800528a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	60da      	str	r2, [r3, #12]
    for(descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	3301      	adds	r3, #1
 8005296:	60fb      	str	r3, [r7, #12]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2b03      	cmp	r3, #3
 800529c:	d9ec      	bls.n	8005278 <HAL_ETH_Stop_IT+0xa4>
    }

    heth->RxDescList.ItMode = 0U;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2200      	movs	r2, #0
 80052a2:	64da      	str	r2, [r3, #76]	; 0x4c

    heth->gState = HAL_ETH_STATE_READY;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2210      	movs	r2, #16
 80052a8:	655a      	str	r2, [r3, #84]	; 0x54
    heth->RxState = HAL_ETH_STATE_READY;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2210      	movs	r2, #16
 80052ae:	659a      	str	r2, [r3, #88]	; 0x58

    /* Return function status */
    return HAL_OK;
 80052b0:	2300      	movs	r3, #0
 80052b2:	e000      	b.n	80052b6 <HAL_ETH_Stop_IT+0xe2>
  }
  else
  {
    return HAL_ERROR;
 80052b4:	2301      	movs	r3, #1
  }
}
 80052b6:	4618      	mov	r0, r3
 80052b8:	3714      	adds	r7, #20
 80052ba:	46bd      	mov	sp, r7
 80052bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c0:	4770      	bx	lr
 80052c2:	bf00      	nop
 80052c4:	ffff2fbe 	.word	0xffff2fbe

080052c8 <HAL_ETH_Transmit>:
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @param  Timeout: timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t Timeout)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b086      	sub	sp, #24
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	60f8      	str	r0, [r7, #12]
 80052d0:	60b9      	str	r1, [r7, #8]
 80052d2:	607a      	str	r2, [r7, #4]
  uint32_t tickstart;
  const ETH_DMADescTypeDef *dmatxdesc;

  if(pTxConfig == NULL)
 80052d4:	68bb      	ldr	r3, [r7, #8]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d107      	bne.n	80052ea <HAL_ETH_Transmit+0x22>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052de:	f043 0201 	orr.w	r2, r3, #1
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	65da      	str	r2, [r3, #92]	; 0x5c
    return HAL_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	e073      	b.n	80053d2 <HAL_ETH_Transmit+0x10a>
  }

  if(heth->gState == HAL_ETH_STATE_READY)
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052ee:	2b10      	cmp	r3, #16
 80052f0:	d16e      	bne.n	80053d0 <HAL_ETH_Transmit+0x108>
  {
    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 80052f2:	2200      	movs	r2, #0
 80052f4:	68b9      	ldr	r1, [r7, #8]
 80052f6:	68f8      	ldr	r0, [r7, #12]
 80052f8:	f001 fa0a 	bl	8006710 <ETH_Prepare_Tx_Descriptors>
 80052fc:	4603      	mov	r3, r0
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d007      	beq.n	8005312 <HAL_ETH_Transmit+0x4a>
    {
      /* Set the ETH error code */
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005306:	f043 0202 	orr.w	r2, r3, #2
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	e05f      	b.n	80053d2 <HAL_ETH_Transmit+0x10a>
    }

    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	3206      	adds	r2, #6
 800531a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800531e:	617b      	str	r3, [r7, #20]

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005324:	1c5a      	adds	r2, r3, #1
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	629a      	str	r2, [r3, #40]	; 0x28
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800532e:	2b03      	cmp	r3, #3
 8005330:	d904      	bls.n	800533c <HAL_ETH_Transmit+0x74>
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005336:	1f1a      	subs	r2, r3, #4
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	68fa      	ldr	r2, [r7, #12]
 8005346:	3106      	adds	r1, #6
 8005348:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800534c:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8005350:	601a      	str	r2, [r3, #0]

    tickstart = HAL_GetTick();
 8005352:	f7fd fc17 	bl	8002b84 <HAL_GetTick>
 8005356:	6138      	str	r0, [r7, #16]

    /* Wait for data to be transmitted or timeout occured */
    while((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 8005358:	e034      	b.n	80053c4 <HAL_ETH_Transmit+0xfc>
    {
      if((heth->Instance->DMACSR & ETH_DMACSR_FBE) != (uint32_t)RESET)
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005368:	2b00      	cmp	r3, #0
 800536a:	d011      	beq.n	8005390 <HAL_ETH_Transmit+0xc8>
      {
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005370:	f043 0208 	orr.w	r2, r3, #8
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	65da      	str	r2, [r3, #92]	; 0x5c
        heth->DMAErrorCode = heth->Instance->DMACSR;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	661a      	str	r2, [r3, #96]	; 0x60
        /* Set ETH HAL State to Ready */
        heth->gState = HAL_ETH_STATE_ERROR;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	22e0      	movs	r2, #224	; 0xe0
 800538a:	655a      	str	r2, [r3, #84]	; 0x54
        /* Return function status */
        return HAL_ERROR;
 800538c:	2301      	movs	r3, #1
 800538e:	e020      	b.n	80053d2 <HAL_ETH_Transmit+0x10a>
      }

      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005396:	d015      	beq.n	80053c4 <HAL_ETH_Transmit+0xfc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout) || (Timeout == 0U))
 8005398:	f7fd fbf4 	bl	8002b84 <HAL_GetTick>
 800539c:	4602      	mov	r2, r0
 800539e:	693b      	ldr	r3, [r7, #16]
 80053a0:	1ad3      	subs	r3, r2, r3
 80053a2:	687a      	ldr	r2, [r7, #4]
 80053a4:	429a      	cmp	r2, r3
 80053a6:	d302      	bcc.n	80053ae <HAL_ETH_Transmit+0xe6>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d10a      	bne.n	80053c4 <HAL_ETH_Transmit+0xfc>
        {
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053b2:	f043 0204 	orr.w	r2, r3, #4
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	65da      	str	r2, [r3, #92]	; 0x5c
          heth->gState = HAL_ETH_STATE_ERROR;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	22e0      	movs	r2, #224	; 0xe0
 80053be:	655a      	str	r2, [r3, #84]	; 0x54
          return HAL_ERROR;
 80053c0:	2301      	movs	r3, #1
 80053c2:	e006      	b.n	80053d2 <HAL_ETH_Transmit+0x10a>
    while((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 80053c4:	697b      	ldr	r3, [r7, #20]
 80053c6:	68db      	ldr	r3, [r3, #12]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	dbc6      	blt.n	800535a <HAL_ETH_Transmit+0x92>
        }
      }
    }

    /* Return function status */
    return HAL_OK;
 80053cc:	2300      	movs	r3, #0
 80053ce:	e000      	b.n	80053d2 <HAL_ETH_Transmit+0x10a>
  }
  else
  {
    return HAL_ERROR;
 80053d0:	2301      	movs	r3, #1
  }
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	3718      	adds	r7, #24
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}

080053da <HAL_ETH_IsRxDataAvailable>:
  *         the configuration information for ETHERNET module
  * @retval  1: A Packet is received
  *          0: no Packet received
  */
uint8_t HAL_ETH_IsRxDataAvailable(ETH_HandleTypeDef *heth)
{
 80053da:	b480      	push	{r7}
 80053dc:	b089      	sub	sp, #36	; 0x24
 80053de:	af00      	add	r7, sp, #0
 80053e0:	6078      	str	r0, [r7, #4]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	332c      	adds	r3, #44	; 0x2c
 80053e6:	60bb      	str	r3, [r7, #8]
  uint32_t descidx = dmarxdesclist->CurRxDesc;
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	691b      	ldr	r3, [r3, #16]
 80053ec:	61fb      	str	r3, [r7, #28]
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	69fa      	ldr	r2, [r7, #28]
 80053f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80053f6:	61bb      	str	r3, [r7, #24]
  uint32_t descscancnt = 0;
 80053f8:	2300      	movs	r3, #0
 80053fa:	617b      	str	r3, [r7, #20]
  uint32_t appdesccnt = 0, firstappdescidx = 0;
 80053fc:	2300      	movs	r3, #0
 80053fe:	613b      	str	r3, [r7, #16]
 8005400:	2300      	movs	r3, #0
 8005402:	60fb      	str	r3, [r7, #12]

  if(dmarxdesclist->AppDescNbr != 0U)
 8005404:	68bb      	ldr	r3, [r7, #8]
 8005406:	699b      	ldr	r3, [r3, #24]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d06b      	beq.n	80054e4 <HAL_ETH_IsRxDataAvailable+0x10a>
  {
    /* data already received by not yet processed*/
    return 0;
 800540c:	2300      	movs	r3, #0
 800540e:	e0ce      	b.n	80055ae <HAL_ETH_IsRxDataAvailable+0x1d4>
  }

  /* Check if descriptor is not owned by DMA */
  while((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (descscancnt < (uint32_t)ETH_RX_DESC_CNT))
  {
    descscancnt++;
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	3301      	adds	r3, #1
 8005414:	617b      	str	r3, [r7, #20]

    /* Check if last descriptor */
    if(READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 8005416:	69bb      	ldr	r3, [r7, #24]
 8005418:	68db      	ldr	r3, [r3, #12]
 800541a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800541e:	2b00      	cmp	r3, #0
 8005420:	d036      	beq.n	8005490 <HAL_ETH_IsRxDataAvailable+0xb6>
    {
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt += 1U;
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	3301      	adds	r3, #1
 8005426:	613b      	str	r3, [r7, #16]

      if(appdesccnt == 1U)
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	2b01      	cmp	r3, #1
 800542c:	d101      	bne.n	8005432 <HAL_ETH_IsRxDataAvailable+0x58>
      {
        WRITE_REG(firstappdescidx, descidx);
 800542e:	69fb      	ldr	r3, [r7, #28]
 8005430:	60fb      	str	r3, [r7, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8005432:	69fb      	ldr	r3, [r7, #28]
 8005434:	3301      	adds	r3, #1
 8005436:	61fb      	str	r3, [r7, #28]
 8005438:	69fb      	ldr	r3, [r7, #28]
 800543a:	2b03      	cmp	r3, #3
 800543c:	d902      	bls.n	8005444 <HAL_ETH_IsRxDataAvailable+0x6a>
 800543e:	69fb      	ldr	r3, [r7, #28]
 8005440:	3b04      	subs	r3, #4
 8005442:	61fb      	str	r3, [r7, #28]

      /* Check for Context descriptor */
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	69fa      	ldr	r2, [r7, #28]
 8005448:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800544c:	61bb      	str	r3, [r7, #24]

      if(READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_OWN)  == (uint32_t)RESET)
 800544e:	69bb      	ldr	r3, [r7, #24]
 8005450:	68db      	ldr	r3, [r3, #12]
 8005452:	2b00      	cmp	r3, #0
 8005454:	db11      	blt.n	800547a <HAL_ETH_IsRxDataAvailable+0xa0>
      {
        if(READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 8005456:	69bb      	ldr	r3, [r7, #24]
 8005458:	68db      	ldr	r3, [r3, #12]
 800545a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800545e:	2b00      	cmp	r3, #0
 8005460:	d00b      	beq.n	800547a <HAL_ETH_IsRxDataAvailable+0xa0>
        {
          /* Increment the number of descriptors to be passed to the application */
          dmarxdesclist->AppContextDesc = 1;
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	2201      	movs	r2, #1
 8005466:	61da      	str	r2, [r3, #28]
          /* Increment current rx descriptor index */
          INCR_RX_DESC_INDEX(descidx, 1U);
 8005468:	69fb      	ldr	r3, [r7, #28]
 800546a:	3301      	adds	r3, #1
 800546c:	61fb      	str	r3, [r7, #28]
 800546e:	69fb      	ldr	r3, [r7, #28]
 8005470:	2b03      	cmp	r3, #3
 8005472:	d902      	bls.n	800547a <HAL_ETH_IsRxDataAvailable+0xa0>
 8005474:	69fb      	ldr	r3, [r7, #28]
 8005476:	3b04      	subs	r3, #4
 8005478:	61fb      	str	r3, [r7, #28]
        }
      }
      /* Fill information to Rx descriptors list */
      dmarxdesclist->CurRxDesc = descidx;
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	69fa      	ldr	r2, [r7, #28]
 800547e:	611a      	str	r2, [r3, #16]
      dmarxdesclist->FirstAppDesc = firstappdescidx;
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	68fa      	ldr	r2, [r7, #12]
 8005484:	615a      	str	r2, [r3, #20]
      dmarxdesclist->AppDescNbr = appdesccnt;
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	693a      	ldr	r2, [r7, #16]
 800548a:	619a      	str	r2, [r3, #24]

      /* Return function status */
      return 1;
 800548c:	2301      	movs	r3, #1
 800548e:	e08e      	b.n	80055ae <HAL_ETH_IsRxDataAvailable+0x1d4>
    }
    /* Check if first descriptor */
    else if(READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 8005490:	69bb      	ldr	r3, [r7, #24]
 8005492:	68db      	ldr	r3, [r3, #12]
 8005494:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005498:	2b00      	cmp	r3, #0
 800549a:	d012      	beq.n	80054c2 <HAL_ETH_IsRxDataAvailable+0xe8>
    {
      WRITE_REG(firstappdescidx, descidx);
 800549c:	69fb      	ldr	r3, [r7, #28]
 800549e:	60fb      	str	r3, [r7, #12]
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt = 1U;
 80054a0:	2301      	movs	r3, #1
 80054a2:	613b      	str	r3, [r7, #16]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 80054a4:	69fb      	ldr	r3, [r7, #28]
 80054a6:	3301      	adds	r3, #1
 80054a8:	61fb      	str	r3, [r7, #28]
 80054aa:	69fb      	ldr	r3, [r7, #28]
 80054ac:	2b03      	cmp	r3, #3
 80054ae:	d902      	bls.n	80054b6 <HAL_ETH_IsRxDataAvailable+0xdc>
 80054b0:	69fb      	ldr	r3, [r7, #28]
 80054b2:	3b04      	subs	r3, #4
 80054b4:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	69fa      	ldr	r2, [r7, #28]
 80054ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80054be:	61bb      	str	r3, [r7, #24]
 80054c0:	e010      	b.n	80054e4 <HAL_ETH_IsRxDataAvailable+0x10a>
    }
    /* It should be an intermediate descriptor */
    else
    {
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt += 1U;
 80054c2:	693b      	ldr	r3, [r7, #16]
 80054c4:	3301      	adds	r3, #1
 80054c6:	613b      	str	r3, [r7, #16]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 80054c8:	69fb      	ldr	r3, [r7, #28]
 80054ca:	3301      	adds	r3, #1
 80054cc:	61fb      	str	r3, [r7, #28]
 80054ce:	69fb      	ldr	r3, [r7, #28]
 80054d0:	2b03      	cmp	r3, #3
 80054d2:	d902      	bls.n	80054da <HAL_ETH_IsRxDataAvailable+0x100>
 80054d4:	69fb      	ldr	r3, [r7, #28]
 80054d6:	3b04      	subs	r3, #4
 80054d8:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	69fa      	ldr	r2, [r7, #28]
 80054de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80054e2:	61bb      	str	r3, [r7, #24]
  while((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (descscancnt < (uint32_t)ETH_RX_DESC_CNT))
 80054e4:	69bb      	ldr	r3, [r7, #24]
 80054e6:	68db      	ldr	r3, [r3, #12]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	db02      	blt.n	80054f2 <HAL_ETH_IsRxDataAvailable+0x118>
 80054ec:	697b      	ldr	r3, [r7, #20]
 80054ee:	2b03      	cmp	r3, #3
 80054f0:	d98e      	bls.n	8005410 <HAL_ETH_IsRxDataAvailable+0x36>
    }
  }

  /* Build Descriptors if an incomplete Packet is received */
  if(appdesccnt > 0U)
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d056      	beq.n	80055a6 <HAL_ETH_IsRxDataAvailable+0x1cc>
  {
    dmarxdesclist->CurRxDesc = descidx;
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	69fa      	ldr	r2, [r7, #28]
 80054fc:	611a      	str	r2, [r3, #16]
    dmarxdesclist->FirstAppDesc = firstappdescidx;
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	68fa      	ldr	r2, [r7, #12]
 8005502:	615a      	str	r2, [r3, #20]
    descidx = firstappdescidx;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	61fb      	str	r3, [r7, #28]
    dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	69fa      	ldr	r2, [r7, #28]
 800550c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005510:	61bb      	str	r3, [r7, #24]

    for(descscancnt = 0; descscancnt < appdesccnt; descscancnt++)
 8005512:	2300      	movs	r3, #0
 8005514:	617b      	str	r3, [r7, #20]
 8005516:	e03b      	b.n	8005590 <HAL_ETH_IsRxDataAvailable+0x1b6>
    {
      WRITE_REG(dmarxdesc->DESC0, dmarxdesc->BackupAddr0);
 8005518:	69bb      	ldr	r3, [r7, #24]
 800551a:	691a      	ldr	r2, [r3, #16]
 800551c:	69bb      	ldr	r3, [r7, #24]
 800551e:	601a      	str	r2, [r3, #0]
      WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8005520:	69bb      	ldr	r3, [r7, #24]
 8005522:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005526:	60da      	str	r2, [r3, #12]

      if (READ_REG(dmarxdesc->BackupAddr1) != ((uint32_t)RESET))
 8005528:	69bb      	ldr	r3, [r7, #24]
 800552a:	695b      	ldr	r3, [r3, #20]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d009      	beq.n	8005544 <HAL_ETH_IsRxDataAvailable+0x16a>
      {
        WRITE_REG(dmarxdesc->DESC2, dmarxdesc->BackupAddr1);
 8005530:	69bb      	ldr	r3, [r7, #24]
 8005532:	695a      	ldr	r2, [r3, #20]
 8005534:	69bb      	ldr	r3, [r7, #24]
 8005536:	609a      	str	r2, [r3, #8]
        SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8005538:	69bb      	ldr	r3, [r7, #24]
 800553a:	68db      	ldr	r3, [r3, #12]
 800553c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005540:	69bb      	ldr	r3, [r7, #24]
 8005542:	60da      	str	r2, [r3, #12]
      }

      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 8005544:	69bb      	ldr	r3, [r7, #24]
 8005546:	68db      	ldr	r3, [r3, #12]
 8005548:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800554c:	69bb      	ldr	r3, [r7, #24]
 800554e:	60da      	str	r2, [r3, #12]

      if(dmarxdesclist->ItMode != ((uint32_t)RESET))
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	6a1b      	ldr	r3, [r3, #32]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d005      	beq.n	8005564 <HAL_ETH_IsRxDataAvailable+0x18a>
      {
        SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8005558:	69bb      	ldr	r3, [r7, #24]
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005560:	69bb      	ldr	r3, [r7, #24]
 8005562:	60da      	str	r2, [r3, #12]
      }
      if(descscancnt < (appdesccnt - 1U))
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	3b01      	subs	r3, #1
 8005568:	697a      	ldr	r2, [r7, #20]
 800556a:	429a      	cmp	r2, r3
 800556c:	d20d      	bcs.n	800558a <HAL_ETH_IsRxDataAvailable+0x1b0>
      {
        /* Increment rx descriptor index */
        INCR_RX_DESC_INDEX(descidx, 1U);
 800556e:	69fb      	ldr	r3, [r7, #28]
 8005570:	3301      	adds	r3, #1
 8005572:	61fb      	str	r3, [r7, #28]
 8005574:	69fb      	ldr	r3, [r7, #28]
 8005576:	2b03      	cmp	r3, #3
 8005578:	d902      	bls.n	8005580 <HAL_ETH_IsRxDataAvailable+0x1a6>
 800557a:	69fb      	ldr	r3, [r7, #28]
 800557c:	3b04      	subs	r3, #4
 800557e:	61fb      	str	r3, [r7, #28]
        /* Get descriptor address */
        dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	69fa      	ldr	r2, [r7, #28]
 8005584:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005588:	61bb      	str	r3, [r7, #24]
    for(descscancnt = 0; descscancnt < appdesccnt; descscancnt++)
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	3301      	adds	r3, #1
 800558e:	617b      	str	r3, [r7, #20]
 8005590:	697a      	ldr	r2, [r7, #20]
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	429a      	cmp	r2, r3
 8005596:	d3bf      	bcc.n	8005518 <HAL_ETH_IsRxDataAvailable+0x13e>
      }
    }

    /* Set the Tail pointer address to the last rx descriptor hold by the app */
    WRITE_REG(heth->Instance->DMACRDTPR, (uint32_t)dmarxdesc);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6819      	ldr	r1, [r3, #0]
 800559c:	69ba      	ldr	r2, [r7, #24]
 800559e:	f241 1328 	movw	r3, #4392	; 0x1128
 80055a2:	440b      	add	r3, r1
 80055a4:	601a      	str	r2, [r3, #0]
  }

  /* Fill information to Rx descriptors list: No received Packet */
  dmarxdesclist->AppDescNbr = 0U;
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	2200      	movs	r2, #0
 80055aa:	619a      	str	r2, [r3, #24]

  return 0;
 80055ac:	2300      	movs	r3, #0
}
 80055ae:	4618      	mov	r0, r3
 80055b0:	3724      	adds	r7, #36	; 0x24
 80055b2:	46bd      	mov	sp, r7
 80055b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b8:	4770      	bx	lr

080055ba <HAL_ETH_GetRxDataBuffer>:
  *         the configuration information for ETHERNET module
  * @param  RxBuffer: Pointer to a ETH_BufferTypeDef structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetRxDataBuffer(ETH_HandleTypeDef *heth, ETH_BufferTypeDef *RxBuffer)
{
 80055ba:	b580      	push	{r7, lr}
 80055bc:	b08a      	sub	sp, #40	; 0x28
 80055be:	af00      	add	r7, sp, #0
 80055c0:	6078      	str	r0, [r7, #4]
 80055c2:	6039      	str	r1, [r7, #0]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	332c      	adds	r3, #44	; 0x2c
 80055c8:	613b      	str	r3, [r7, #16]
  uint32_t descidx = dmarxdesclist->FirstAppDesc;
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	695b      	ldr	r3, [r3, #20]
 80055ce:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t index, accumulatedlen = 0, lastdesclen;
 80055d0:	2300      	movs	r3, #0
 80055d2:	61fb      	str	r3, [r7, #28]
  __IO const ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 80055d4:	693b      	ldr	r3, [r7, #16]
 80055d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055dc:	61bb      	str	r3, [r7, #24]
  ETH_BufferTypeDef *rxbuff = RxBuffer;
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	617b      	str	r3, [r7, #20]

  if(rxbuff == NULL)
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d104      	bne.n	80055f2 <HAL_ETH_GetRxDataBuffer+0x38>
  {
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2201      	movs	r2, #1
 80055ec:	65da      	str	r2, [r3, #92]	; 0x5c
    return HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	e07d      	b.n	80056ee <HAL_ETH_GetRxDataBuffer+0x134>
  }

  if(dmarxdesclist->AppDescNbr == 0U)
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	699b      	ldr	r3, [r3, #24]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d10f      	bne.n	800561a <HAL_ETH_GetRxDataBuffer+0x60>
  {
    if(HAL_ETH_IsRxDataAvailable(heth) == 0U)
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f7ff feed 	bl	80053da <HAL_ETH_IsRxDataAvailable>
 8005600:	4603      	mov	r3, r0
 8005602:	2b00      	cmp	r3, #0
 8005604:	d101      	bne.n	800560a <HAL_ETH_GetRxDataBuffer+0x50>
    {
      /* No data to be transferred to the application */
      return HAL_ERROR;
 8005606:	2301      	movs	r3, #1
 8005608:	e071      	b.n	80056ee <HAL_ETH_GetRxDataBuffer+0x134>
    }
    else
    {
      descidx = dmarxdesclist->FirstAppDesc;
 800560a:	693b      	ldr	r3, [r7, #16]
 800560c:	695b      	ldr	r3, [r3, #20]
 800560e:	627b      	str	r3, [r7, #36]	; 0x24
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005614:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005618:	61bb      	str	r3, [r7, #24]
    }
  }

  /* Get intermediate descriptors buffers: in case of the Packet is splitted into multi descriptors */
  for(index = 0; index < (dmarxdesclist->AppDescNbr - 1U); index++)
 800561a:	2300      	movs	r3, #0
 800561c:	623b      	str	r3, [r7, #32]
 800561e:	e031      	b.n	8005684 <HAL_ETH_GetRxDataBuffer+0xca>
  {
    /* Get Address and length of the first buffer address */
    rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr0;
 8005620:	69bb      	ldr	r3, [r7, #24]
 8005622:	691b      	ldr	r3, [r3, #16]
 8005624:	461a      	mov	r2, r3
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	601a      	str	r2, [r3, #0]
    rxbuff->len =  heth->Init.RxBuffLen;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	695a      	ldr	r2, [r3, #20]
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	605a      	str	r2, [r3, #4]

    /* Check if the second buffer address of this descriptor is valid */
    if(dmarxdesc->BackupAddr1 != 0U)
 8005632:	69bb      	ldr	r3, [r7, #24]
 8005634:	695b      	ldr	r3, [r3, #20]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d00b      	beq.n	8005652 <HAL_ETH_GetRxDataBuffer+0x98>
    {
      /* Point to next buffer */
      rxbuff = rxbuff->next;
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	689b      	ldr	r3, [r3, #8]
 800563e:	617b      	str	r3, [r7, #20]
      /* Get Address and length of the second buffer address */
      rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr1;
 8005640:	69bb      	ldr	r3, [r7, #24]
 8005642:	695b      	ldr	r3, [r3, #20]
 8005644:	461a      	mov	r2, r3
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	601a      	str	r2, [r3, #0]
      rxbuff->len =  heth->Init.RxBuffLen;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	695a      	ldr	r2, [r3, #20]
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	605a      	str	r2, [r3, #4]
    {
      /* Nothing to do here */
    }

    /* get total length until this descriptor */
    accumulatedlen = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL);
 8005652:	69bb      	ldr	r3, [r7, #24]
 8005654:	68db      	ldr	r3, [r3, #12]
 8005656:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800565a:	61fb      	str	r3, [r7, #28]

    /* Increment to next descriptor */
    INCR_RX_DESC_INDEX(descidx, 1U);
 800565c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800565e:	3301      	adds	r3, #1
 8005660:	627b      	str	r3, [r7, #36]	; 0x24
 8005662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005664:	2b03      	cmp	r3, #3
 8005666:	d902      	bls.n	800566e <HAL_ETH_GetRxDataBuffer+0xb4>
 8005668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800566a:	3b04      	subs	r3, #4
 800566c:	627b      	str	r3, [r7, #36]	; 0x24
    dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 800566e:	693b      	ldr	r3, [r7, #16]
 8005670:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005672:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005676:	61bb      	str	r3, [r7, #24]

    /* Point to next buffer */
    rxbuff = rxbuff->next;
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	689b      	ldr	r3, [r3, #8]
 800567c:	617b      	str	r3, [r7, #20]
  for(index = 0; index < (dmarxdesclist->AppDescNbr - 1U); index++)
 800567e:	6a3b      	ldr	r3, [r7, #32]
 8005680:	3301      	adds	r3, #1
 8005682:	623b      	str	r3, [r7, #32]
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	699b      	ldr	r3, [r3, #24]
 8005688:	3b01      	subs	r3, #1
 800568a:	6a3a      	ldr	r2, [r7, #32]
 800568c:	429a      	cmp	r2, r3
 800568e:	d3c7      	bcc.n	8005620 <HAL_ETH_GetRxDataBuffer+0x66>
  }

  /* last descriptor data length */
  lastdesclen = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - accumulatedlen;
 8005690:	69bb      	ldr	r3, [r7, #24]
 8005692:	68db      	ldr	r3, [r3, #12]
 8005694:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005698:	69fb      	ldr	r3, [r7, #28]
 800569a:	1ad3      	subs	r3, r2, r3
 800569c:	60fb      	str	r3, [r7, #12]

  /* Get Address of the first buffer address */
  rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr0;
 800569e:	69bb      	ldr	r3, [r7, #24]
 80056a0:	691b      	ldr	r3, [r3, #16]
 80056a2:	461a      	mov	r2, r3
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	601a      	str	r2, [r3, #0]

  /* data is in only one buffer */
  if(lastdesclen <= heth->Init.RxBuffLen)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	695b      	ldr	r3, [r3, #20]
 80056ac:	68fa      	ldr	r2, [r7, #12]
 80056ae:	429a      	cmp	r2, r3
 80056b0:	d803      	bhi.n	80056ba <HAL_ETH_GetRxDataBuffer+0x100>
  {
    rxbuff->len = lastdesclen;
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	68fa      	ldr	r2, [r7, #12]
 80056b6:	605a      	str	r2, [r3, #4]
 80056b8:	e018      	b.n	80056ec <HAL_ETH_GetRxDataBuffer+0x132>
  }
  /* data is in two buffers */
  else if(dmarxdesc->BackupAddr1 != 0U)
 80056ba:	69bb      	ldr	r3, [r7, #24]
 80056bc:	695b      	ldr	r3, [r3, #20]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d012      	beq.n	80056e8 <HAL_ETH_GetRxDataBuffer+0x12e>
  {
    /* Get the Length of the first buffer address */
    rxbuff->len = heth->Init.RxBuffLen;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	695a      	ldr	r2, [r3, #20]
 80056c6:	697b      	ldr	r3, [r7, #20]
 80056c8:	605a      	str	r2, [r3, #4]
    /* Point to next buffer */
    rxbuff = rxbuff->next;
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	617b      	str	r3, [r7, #20]
    /* Get the Address the Length of the second buffer address */
    rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr1;
 80056d0:	69bb      	ldr	r3, [r7, #24]
 80056d2:	695b      	ldr	r3, [r3, #20]
 80056d4:	461a      	mov	r2, r3
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	601a      	str	r2, [r3, #0]
    rxbuff->len =  lastdesclen - (heth->Init.RxBuffLen);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	695b      	ldr	r3, [r3, #20]
 80056de:	68fa      	ldr	r2, [r7, #12]
 80056e0:	1ad2      	subs	r2, r2, r3
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	605a      	str	r2, [r3, #4]
 80056e6:	e001      	b.n	80056ec <HAL_ETH_GetRxDataBuffer+0x132>
  }
  else /* Buffer 2 not valid*/
  {
    return HAL_ERROR;
 80056e8:	2301      	movs	r3, #1
 80056ea:	e000      	b.n	80056ee <HAL_ETH_GetRxDataBuffer+0x134>
  }

  return HAL_OK;
 80056ec:	2300      	movs	r3, #0
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	3728      	adds	r7, #40	; 0x28
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}

080056f6 <HAL_ETH_GetRxDataLength>:
  *         the configuration information for ETHERNET module
  * @param  Length: parameter to hold Rx packet length
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetRxDataLength(ETH_HandleTypeDef *heth, uint32_t *Length)
{
 80056f6:	b580      	push	{r7, lr}
 80056f8:	b086      	sub	sp, #24
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	6078      	str	r0, [r7, #4]
 80056fe:	6039      	str	r1, [r7, #0]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	332c      	adds	r3, #44	; 0x2c
 8005704:	613b      	str	r3, [r7, #16]
  uint32_t descidx = dmarxdesclist->FirstAppDesc;
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	695b      	ldr	r3, [r3, #20]
 800570a:	617b      	str	r3, [r7, #20]
  __IO const ETH_DMADescTypeDef *dmarxdesc;

  if(dmarxdesclist->AppDescNbr == 0U)
 800570c:	693b      	ldr	r3, [r7, #16]
 800570e:	699b      	ldr	r3, [r3, #24]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d107      	bne.n	8005724 <HAL_ETH_GetRxDataLength+0x2e>
  {
    if(HAL_ETH_IsRxDataAvailable(heth) == 0U)
 8005714:	6878      	ldr	r0, [r7, #4]
 8005716:	f7ff fe60 	bl	80053da <HAL_ETH_IsRxDataAvailable>
 800571a:	4603      	mov	r3, r0
 800571c:	2b00      	cmp	r3, #0
 800571e:	d101      	bne.n	8005724 <HAL_ETH_GetRxDataLength+0x2e>
    {
      /* No data to be transferred to the application */
      return HAL_ERROR;
 8005720:	2301      	movs	r3, #1
 8005722:	e017      	b.n	8005754 <HAL_ETH_GetRxDataLength+0x5e>
    }
  }

  /* Get index of last descriptor */
  INCR_RX_DESC_INDEX(descidx, (dmarxdesclist->AppDescNbr - 1U));
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	699a      	ldr	r2, [r3, #24]
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	4413      	add	r3, r2
 800572c:	3b01      	subs	r3, #1
 800572e:	617b      	str	r3, [r7, #20]
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	2b03      	cmp	r3, #3
 8005734:	d902      	bls.n	800573c <HAL_ETH_GetRxDataLength+0x46>
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	3b04      	subs	r3, #4
 800573a:	617b      	str	r3, [r7, #20]
  /* Point to last descriptor */
  dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 800573c:	693b      	ldr	r3, [r7, #16]
 800573e:	697a      	ldr	r2, [r7, #20]
 8005740:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005744:	60fb      	str	r3, [r7, #12]

  *Length = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	68db      	ldr	r3, [r3, #12]
 800574a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8005752:	2300      	movs	r3, #0
}
 8005754:	4618      	mov	r0, r3
 8005756:	3718      	adds	r7, #24
 8005758:	46bd      	mov	sp, r7
 800575a:	bd80      	pop	{r7, pc}

0800575c <HAL_ETH_BuildRxDescriptors>:
* @param  heth: pointer to a ETH_HandleTypeDef structure that contains
*         the configuration information for ETHERNET module
* @retval HAL status.
*/
HAL_StatusTypeDef HAL_ETH_BuildRxDescriptors(ETH_HandleTypeDef *heth)
{
 800575c:	b480      	push	{r7}
 800575e:	b089      	sub	sp, #36	; 0x24
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	332c      	adds	r3, #44	; 0x2c
 8005768:	60fb      	str	r3, [r7, #12]
  uint32_t descindex = dmarxdesclist->FirstAppDesc;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	695b      	ldr	r3, [r3, #20]
 800576e:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descindex];
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	69fa      	ldr	r2, [r7, #28]
 8005774:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005778:	61bb      	str	r3, [r7, #24]
  uint32_t totalappdescnbr = dmarxdesclist->AppDescNbr;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	699b      	ldr	r3, [r3, #24]
 800577e:	617b      	str	r3, [r7, #20]
  uint32_t descscan;

  if(dmarxdesclist->AppDescNbr == 0U)
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	699b      	ldr	r3, [r3, #24]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d101      	bne.n	800578c <HAL_ETH_BuildRxDescriptors+0x30>
  {
    /* No Rx descriptors to build */
    return HAL_ERROR;
 8005788:	2301      	movs	r3, #1
 800578a:	e057      	b.n	800583c <HAL_ETH_BuildRxDescriptors+0xe0>
  }

  if(dmarxdesclist->AppContextDesc != 0U)
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	69db      	ldr	r3, [r3, #28]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d002      	beq.n	800579a <HAL_ETH_BuildRxDescriptors+0x3e>
  {
    /* A context descriptor is available */
    totalappdescnbr += 1U;
 8005794:	697b      	ldr	r3, [r7, #20]
 8005796:	3301      	adds	r3, #1
 8005798:	617b      	str	r3, [r7, #20]
  }

  for(descscan =0; descscan < totalappdescnbr; descscan++)
 800579a:	2300      	movs	r3, #0
 800579c:	613b      	str	r3, [r7, #16]
 800579e:	e03b      	b.n	8005818 <HAL_ETH_BuildRxDescriptors+0xbc>
  {
    WRITE_REG(dmarxdesc->DESC0, dmarxdesc->BackupAddr0);
 80057a0:	69bb      	ldr	r3, [r7, #24]
 80057a2:	691a      	ldr	r2, [r3, #16]
 80057a4:	69bb      	ldr	r3, [r7, #24]
 80057a6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 80057a8:	69bb      	ldr	r3, [r7, #24]
 80057aa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80057ae:	60da      	str	r2, [r3, #12]

    if (READ_REG(dmarxdesc->BackupAddr1) != 0U)
 80057b0:	69bb      	ldr	r3, [r7, #24]
 80057b2:	695b      	ldr	r3, [r3, #20]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d009      	beq.n	80057cc <HAL_ETH_BuildRxDescriptors+0x70>
    {
      WRITE_REG(dmarxdesc->DESC2, dmarxdesc->BackupAddr1);
 80057b8:	69bb      	ldr	r3, [r7, #24]
 80057ba:	695a      	ldr	r2, [r3, #20]
 80057bc:	69bb      	ldr	r3, [r7, #24]
 80057be:	609a      	str	r2, [r3, #8]
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 80057c0:	69bb      	ldr	r3, [r7, #24]
 80057c2:	68db      	ldr	r3, [r3, #12]
 80057c4:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80057c8:	69bb      	ldr	r3, [r7, #24]
 80057ca:	60da      	str	r2, [r3, #12]
    }

    SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 80057cc:	69bb      	ldr	r3, [r7, #24]
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80057d4:	69bb      	ldr	r3, [r7, #24]
 80057d6:	60da      	str	r2, [r3, #12]

    if(dmarxdesclist->ItMode != 0U)
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	6a1b      	ldr	r3, [r3, #32]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d005      	beq.n	80057ec <HAL_ETH_BuildRxDescriptors+0x90>
    {
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 80057e0:	69bb      	ldr	r3, [r7, #24]
 80057e2:	68db      	ldr	r3, [r3, #12]
 80057e4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80057e8:	69bb      	ldr	r3, [r7, #24]
 80057ea:	60da      	str	r2, [r3, #12]
    }

    if(descscan < (totalappdescnbr - 1U))
 80057ec:	697b      	ldr	r3, [r7, #20]
 80057ee:	3b01      	subs	r3, #1
 80057f0:	693a      	ldr	r2, [r7, #16]
 80057f2:	429a      	cmp	r2, r3
 80057f4:	d20d      	bcs.n	8005812 <HAL_ETH_BuildRxDescriptors+0xb6>
    {
      /* Increment rx descriptor index */
      INCR_RX_DESC_INDEX(descindex, 1U);
 80057f6:	69fb      	ldr	r3, [r7, #28]
 80057f8:	3301      	adds	r3, #1
 80057fa:	61fb      	str	r3, [r7, #28]
 80057fc:	69fb      	ldr	r3, [r7, #28]
 80057fe:	2b03      	cmp	r3, #3
 8005800:	d902      	bls.n	8005808 <HAL_ETH_BuildRxDescriptors+0xac>
 8005802:	69fb      	ldr	r3, [r7, #28]
 8005804:	3b04      	subs	r3, #4
 8005806:	61fb      	str	r3, [r7, #28]
      /* Get descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descindex];
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	69fa      	ldr	r2, [r7, #28]
 800580c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005810:	61bb      	str	r3, [r7, #24]
  for(descscan =0; descscan < totalappdescnbr; descscan++)
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	3301      	adds	r3, #1
 8005816:	613b      	str	r3, [r7, #16]
 8005818:	693a      	ldr	r2, [r7, #16]
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	429a      	cmp	r2, r3
 800581e:	d3bf      	bcc.n	80057a0 <HAL_ETH_BuildRxDescriptors+0x44>
    }
  }

  /* Set the Tail pointer address to the last rx descriptor hold by the app */
  WRITE_REG(heth->Instance->DMACRDTPR, (uint32_t)dmarxdesc);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6819      	ldr	r1, [r3, #0]
 8005824:	69ba      	ldr	r2, [r7, #24]
 8005826:	f241 1328 	movw	r3, #4392	; 0x1128
 800582a:	440b      	add	r3, r1
 800582c:	601a      	str	r2, [r3, #0]

  /* reset the Application desc number */
  WRITE_REG(dmarxdesclist->AppDescNbr, 0);
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2200      	movs	r2, #0
 8005832:	619a      	str	r2, [r3, #24]

  /*  reset the application context descriptor */
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2200      	movs	r2, #0
 8005838:	649a      	str	r2, [r3, #72]	; 0x48

  return HAL_OK;
 800583a:	2300      	movs	r3, #0
}
 800583c:	4618      	mov	r0, r3
 800583e:	3724      	adds	r7, #36	; 0x24
 8005840:	46bd      	mov	sp, r7
 8005842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005846:	4770      	bx	lr

08005848 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b082      	sub	sp, #8
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  /* Packet received */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_RI))
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800585e:	2b40      	cmp	r3, #64	; 0x40
 8005860:	d113      	bne.n	800588a <HAL_ETH_IRQHandler+0x42>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_RIE))
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681a      	ldr	r2, [r3, #0]
 8005866:	f241 1334 	movw	r3, #4404	; 0x1134
 800586a:	4413      	add	r3, r2
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005872:	2b40      	cmp	r3, #64	; 0x40
 8005874:	d109      	bne.n	800588a <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Receive complete callback*/
      heth->RxCpltCallback(heth);
#else
      /* Receive complete callback */
      HAL_ETH_RxCpltCallback(heth);
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	f006 fad8 	bl	800be2c <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

      /* Clear the Eth DMA Rx IT pending bits */
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8005884:	f248 0240 	movw	r2, #32832	; 0x8040
 8005888:	601a      	str	r2, [r3, #0]
    }
  }

  /* Packet transmitted */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_TI))
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f003 0301 	and.w	r3, r3, #1
 8005898:	2b01      	cmp	r3, #1
 800589a:	d113      	bne.n	80058c4 <HAL_ETH_IRQHandler+0x7c>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_TIE))
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681a      	ldr	r2, [r3, #0]
 80058a0:	f241 1334 	movw	r3, #4404	; 0x1134
 80058a4:	4413      	add	r3, r2
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f003 0301 	and.w	r3, r3, #1
 80058ac:	2b01      	cmp	r3, #1
 80058ae:	d109      	bne.n	80058c4 <HAL_ETH_IRQHandler+0x7c>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
        /*Call registered Transmit complete callback*/
        heth->TxCpltCallback(heth);
#else
      /* Transfer complete callback */
      HAL_ETH_TxCpltCallback(heth);
 80058b0:	6878      	ldr	r0, [r7, #4]
 80058b2:	f000 f8c7 	bl	8005a44 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

      /* Clear the Eth DMA Tx IT pending bits */
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 80058be:	f248 0201 	movw	r2, #32769	; 0x8001
 80058c2:	601a      	str	r2, [r3, #0]
    }
  }


  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_AIS))
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80058d2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80058d6:	d149      	bne.n	800596c <HAL_ETH_IRQHandler+0x124>
  {
    if(__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMACIER_AIE))
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	f241 1334 	movw	r3, #4404	; 0x1134
 80058e0:	4413      	add	r3, r2
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80058e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80058ec:	d13e      	bne.n	800596c <HAL_ETH_IRQHandler+0x124>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058f2:	f043 0208 	orr.w	r2, r3, #8
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	65da      	str	r2, [r3, #92]	; 0x5c

      /* if fatal bus error occured */
      if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMACSR_FBE))
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005908:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800590c:	d11b      	bne.n	8005946 <HAL_ETH_IRQHandler+0xfe>
      {
        /* Get DMA error code  */
        heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8005916:	681a      	ldr	r2, [r3, #0]
 8005918:	f241 1302 	movw	r3, #4354	; 0x1102
 800591c:	4013      	ands	r3, r2
 800591e:	687a      	ldr	r2, [r7, #4]
 8005920:	6613      	str	r3, [r2, #96]	; 0x60

        /* Disable all interrupts */
        __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681a      	ldr	r2, [r3, #0]
 8005926:	f241 1334 	movw	r3, #4404	; 0x1134
 800592a:	4413      	add	r3, r2
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	687a      	ldr	r2, [r7, #4]
 8005930:	6811      	ldr	r1, [r2, #0]
 8005932:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005936:	f241 1334 	movw	r3, #4404	; 0x1134
 800593a:	440b      	add	r3, r1
 800593c:	601a      	str	r2, [r3, #0]

        /* Set HAL state to ERROR */
        heth->gState = HAL_ETH_STATE_ERROR;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	22e0      	movs	r2, #224	; 0xe0
 8005942:	655a      	str	r2, [r3, #84]	; 0x54
 8005944:	e00f      	b.n	8005966 <HAL_ETH_IRQHandler+0x11e>
      }
      else
      {
        /* Get DMA error status  */
       heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f403 42cd 	and.w	r2, r3, #26240	; 0x6680
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	661a      	str	r2, [r3, #96]	; 0x60
                                                       ETH_DMACSR_RBU | ETH_DMACSR_AIS));

        /* Clear the interrupt summary flag */
        __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8005960:	f44f 42cd 	mov.w	r2, #26240	; 0x6680
 8005964:	601a      	str	r2, [r3, #0]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered DMA Error callback*/
      heth->DMAErrorCallback(heth);
#else
      /* Ethernet DMA Error callback */
      HAL_ETH_DMAErrorCallback(heth);
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f000 f876 	bl	8005a58 <HAL_ETH_DMAErrorCallback>

    }
  }

  /* ETH MAC Error IT */
  if(__HAL_ETH_MAC_GET_IT(heth, (ETH_MACIER_RXSTSIE | ETH_MACIER_TXSTSIE)))
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005974:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 8005978:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800597c:	d10e      	bne.n	800599c <HAL_ETH_IRQHandler+0x154>
  {
    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	665a      	str	r2, [r3, #100]	; 0x64

    heth->gState = HAL_ETH_STATE_ERROR;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	22e0      	movs	r2, #224	; 0xe0
 800598e:	655a      	str	r2, [r3, #84]	; 0x54
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered MAC Error callback*/
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet MAC Error callback */
    HAL_ETH_MACErrorCallback(heth);
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	f000 f86b 	bl	8005a6c <HAL_ETH_MACErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACErrorCode = (uint32_t)(0x0U);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2200      	movs	r2, #0
 800599a:	665a      	str	r2, [r3, #100]	; 0x64
  }

  /* ETH PMT IT */
  if(__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_PMT_IT))
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80059a4:	f003 0310 	and.w	r3, r3, #16
 80059a8:	2b10      	cmp	r3, #16
 80059aa:	d10d      	bne.n	80059c8 <HAL_ETH_IRQHandler+0x180>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80059b4:	f003 0260 	and.w	r2, r3, #96	; 0x60
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 80059bc:	6878      	ldr	r0, [r7, #4]
 80059be:	f000 f85f 	bl	8005a80 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2200      	movs	r2, #0
 80059c6:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* ETH EEE IT */
  if(__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_LPI_IT))
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80059d0:	f003 0320 	and.w	r3, r3, #32
 80059d4:	2b20      	cmp	r3, #32
 80059d6:	d10d      	bne.n	80059f4 <HAL_ETH_IRQHandler+0x1ac>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACPCSR, 0x0000000FU);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80059e0:	f003 020f 	and.w	r2, r3, #15
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 80059e8:	6878      	ldr	r0, [r7, #4]
 80059ea:	f000 f853 	bl	8005a94 <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2200      	movs	r2, #0
 80059f2:	66da      	str	r2, [r3, #108]	; 0x6c
  }

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 80059f4:	f7fd fa4a 	bl	8002e8c <HAL_GetCurrentCPUID>
 80059f8:	4603      	mov	r3, r0
 80059fa:	2b03      	cmp	r3, #3
 80059fc:	d10d      	bne.n	8005a1a <HAL_ETH_IRQHandler+0x1d2>
  {
    /* check ETH WAKEUP exti flag */
    if(__HAL_ETH_WAKEUP_EXTI_GET_FLAG(ETH_WAKEUP_EXTI_LINE) != (uint32_t)RESET)
 80059fe:	4b0f      	ldr	r3, [pc, #60]	; (8005a3c <HAL_ETH_IRQHandler+0x1f4>)
 8005a00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d014      	beq.n	8005a34 <HAL_ETH_IRQHandler+0x1ec>
    {
      /* Clear ETH WAKEUP Exti pending bit */
      __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8005a0a:	4b0c      	ldr	r3, [pc, #48]	; (8005a3c <HAL_ETH_IRQHandler+0x1f4>)
 8005a0c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8005a10:	629a      	str	r2, [r3, #40]	; 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered WakeUp callback*/
      heth->WakeUpCallback(heth);
#else
      /* ETH WAKEUP callback */
      HAL_ETH_WakeUpCallback(heth);
 8005a12:	6878      	ldr	r0, [r7, #4]
 8005a14:	f000 f848 	bl	8005aa8 <HAL_ETH_WakeUpCallback>
      /* ETH WAKEUP callback */
      HAL_ETH_WakeUpCallback(heth);
#endif
  }
#endif
}
 8005a18:	e00c      	b.n	8005a34 <HAL_ETH_IRQHandler+0x1ec>
    if(__HAL_ETH_WAKEUP_EXTID2_GET_FLAG(ETH_WAKEUP_EXTI_LINE) != (uint32_t)RESET)
 8005a1a:	4b09      	ldr	r3, [pc, #36]	; (8005a40 <HAL_ETH_IRQHandler+0x1f8>)
 8005a1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d006      	beq.n	8005a34 <HAL_ETH_IRQHandler+0x1ec>
      __HAL_ETH_WAKEUP_EXTID2_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8005a26:	4b06      	ldr	r3, [pc, #24]	; (8005a40 <HAL_ETH_IRQHandler+0x1f8>)
 8005a28:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8005a2c:	629a      	str	r2, [r3, #40]	; 0x28
      HAL_ETH_WakeUpCallback(heth);
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f000 f83a 	bl	8005aa8 <HAL_ETH_WakeUpCallback>
}
 8005a34:	bf00      	nop
 8005a36:	3708      	adds	r7, #8
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}
 8005a3c:	58000080 	.word	0x58000080
 8005a40:	580000c0 	.word	0x580000c0

08005a44 <HAL_ETH_TxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b083      	sub	sp, #12
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8005a4c:	bf00      	nop
 8005a4e:	370c      	adds	r7, #12
 8005a50:	46bd      	mov	sp, r7
 8005a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a56:	4770      	bx	lr

08005a58 <HAL_ETH_DMAErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_DMAErrorCallback(ETH_HandleTypeDef *heth)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b083      	sub	sp, #12
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_DMAErrorCallback could be implemented in the user file
  */
}
 8005a60:	bf00      	nop
 8005a62:	370c      	adds	r7, #12
 8005a64:	46bd      	mov	sp, r7
 8005a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6a:	4770      	bx	lr

08005a6c <HAL_ETH_MACErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_MACErrorCallback(ETH_HandleTypeDef *heth)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b083      	sub	sp, #12
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_MACErrorCallback could be implemented in the user file
  */
}
 8005a74:	bf00      	nop
 8005a76:	370c      	adds	r7, #12
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7e:	4770      	bx	lr

08005a80 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8005a80:	b480      	push	{r7}
 8005a82:	b083      	sub	sp, #12
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8005a88:	bf00      	nop
 8005a8a:	370c      	adds	r7, #12
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a92:	4770      	bx	lr

08005a94 <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b083      	sub	sp, #12
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 8005a9c:	bf00      	nop
 8005a9e:	370c      	adds	r7, #12
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr

08005aa8 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b083      	sub	sp, #12
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8005ab0:	bf00      	nop
 8005ab2:	370c      	adds	r7, #12
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aba:	4770      	bx	lr

08005abc <HAL_ETH_ReadPHYRegister>:
  * @param  PHYReg: PHY register address, must be a value from 0 to 31
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg, uint32_t *pRegValue)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b086      	sub	sp, #24
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	60f8      	str	r0, [r7, #12]
 8005ac4:	60b9      	str	r1, [r7, #8]
 8005ac6:	607a      	str	r2, [r7, #4]
 8005ac8:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg, tickstart;

  /* Check for the Busy flag */
  if(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != 0U)
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005ad2:	f003 0301 	and.w	r3, r3, #1
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d001      	beq.n	8005ade <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	e03e      	b.n	8005b5c <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005ae6:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr <<21));
 8005ae8:	697b      	ldr	r3, [r7, #20]
 8005aea:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	055b      	lsls	r3, r3, #21
 8005af2:	4313      	orrs	r3, r2
 8005af4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	041b      	lsls	r3, r3, #16
 8005b00:	4313      	orrs	r3, r2
 8005b02:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 8005b04:	697b      	ldr	r3, [r7, #20]
 8005b06:	f043 030c 	orr.w	r3, r3, #12
 8005b0a:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8005b0c:	697b      	ldr	r3, [r7, #20]
 8005b0e:	f043 0301 	orr.w	r3, r3, #1
 8005b12:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	697a      	ldr	r2, [r7, #20]
 8005b1a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

  tickstart = HAL_GetTick();
 8005b1e:	f7fd f831 	bl	8002b84 <HAL_GetTick>
 8005b22:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8005b24:	e009      	b.n	8005b3a <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_MDIO_BUS_TIMEOUT))
 8005b26:	f7fd f82d 	bl	8002b84 <HAL_GetTick>
 8005b2a:	4602      	mov	r2, r0
 8005b2c:	693b      	ldr	r3, [r7, #16]
 8005b2e:	1ad3      	subs	r3, r2, r3
 8005b30:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005b34:	d901      	bls.n	8005b3a <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 8005b36:	2301      	movs	r3, #1
 8005b38:	e010      	b.n	8005b5c <HAL_ETH_ReadPHYRegister+0xa0>
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005b42:	f003 0301 	and.w	r3, r3, #1
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d1ed      	bne.n	8005b26 <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8005b52:	b29b      	uxth	r3, r3
 8005b54:	461a      	mov	r2, r3
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8005b5a:	2300      	movs	r3, #0
}
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	3718      	adds	r7, #24
 8005b60:	46bd      	mov	sp, r7
 8005b62:	bd80      	pop	{r7, pc}

08005b64 <HAL_ETH_WritePHYRegister>:
  * @param  PHYReg: PHY register address, must be a value from 0 to 31
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg, uint32_t RegValue)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b086      	sub	sp, #24
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	60f8      	str	r0, [r7, #12]
 8005b6c:	60b9      	str	r1, [r7, #8]
 8005b6e:	607a      	str	r2, [r7, #4]
 8005b70:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg, tickstart;

  /* Check for the Busy flag */
  if(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != 0U)
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005b7a:	f003 0301 	and.w	r3, r3, #1
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d001      	beq.n	8005b86 <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 8005b82:	2301      	movs	r3, #1
 8005b84:	e03c      	b.n	8005c00 <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005b8e:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr <<21));
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	055b      	lsls	r3, r3, #21
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8005b9e:	697b      	ldr	r3, [r7, #20]
 8005ba0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	041b      	lsls	r3, r3, #16
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	f023 030c 	bic.w	r3, r3, #12
 8005bb2:	f043 0304 	orr.w	r3, r3, #4
 8005bb6:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	f043 0301 	orr.w	r3, r3, #1
 8005bbe:	617b      	str	r3, [r7, #20]


  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	b29a      	uxth	r2, r3
 8005bc4:	4b10      	ldr	r3, [pc, #64]	; (8005c08 <HAL_ETH_WritePHYRegister+0xa4>)
 8005bc6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 8005bca:	4a0f      	ldr	r2, [pc, #60]	; (8005c08 <HAL_ETH_WritePHYRegister+0xa4>)
 8005bcc:	697b      	ldr	r3, [r7, #20]
 8005bce:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

  tickstart = HAL_GetTick();
 8005bd2:	f7fc ffd7 	bl	8002b84 <HAL_GetTick>
 8005bd6:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8005bd8:	e009      	b.n	8005bee <HAL_ETH_WritePHYRegister+0x8a>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_MDIO_BUS_TIMEOUT))
 8005bda:	f7fc ffd3 	bl	8002b84 <HAL_GetTick>
 8005bde:	4602      	mov	r2, r0
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	1ad3      	subs	r3, r2, r3
 8005be4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005be8:	d901      	bls.n	8005bee <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 8005bea:	2301      	movs	r3, #1
 8005bec:	e008      	b.n	8005c00 <HAL_ETH_WritePHYRegister+0x9c>
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005bf6:	f003 0301 	and.w	r3, r3, #1
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d1ed      	bne.n	8005bda <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 8005bfe:	2300      	movs	r3, #0
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	3718      	adds	r7, #24
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}
 8005c08:	40028000 	.word	0x40028000

08005c0c <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b083      	sub	sp, #12
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
 8005c14:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d101      	bne.n	8005c20 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	e1c3      	b.n	8005fa8 <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f003 020c 	and.w	r2, r3, #12
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	62da      	str	r2, [r3, #44]	; 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC)>> 4) > 0U) ? ENABLE : DISABLE;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f003 0310 	and.w	r3, r3, #16
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	bf14      	ite	ne
 8005c3c:	2301      	movne	r3, #1
 8005c3e:	2300      	moveq	r3, #0
 8005c40:	b2db      	uxtb	r3, r3
 8005c42:	461a      	mov	r2, r3
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f003 0260 	and.w	r2, r3, #96	; 0x60
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	625a      	str	r2, [r3, #36]	; 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	bf0c      	ite	eq
 8005c66:	2301      	moveq	r3, #1
 8005c68:	2300      	movne	r3, #0
 8005c6a:	b2db      	uxtb	r3, r3
 8005c6c:	461a      	mov	r2, r3
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U) ? ENABLE : DISABLE;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	bf14      	ite	ne
 8005c82:	2301      	movne	r3, #1
 8005c84:	2300      	moveq	r3, #0
 8005c86:	b2db      	uxtb	r3, r3
 8005c88:	461a      	mov	r2, r3
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	bf0c      	ite	eq
 8005c9c:	2301      	moveq	r3, #1
 8005c9e:	2300      	movne	r3, #0
 8005ca0:	b2db      	uxtb	r3, r3
 8005ca2:	461a      	mov	r2, r3
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	bf14      	ite	ne
 8005cb6:	2301      	movne	r3, #1
 8005cb8:	2300      	moveq	r3, #0
 8005cba:	b2db      	uxtb	r3, r3
 8005cbc:	461a      	mov	r2, r3
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	bf14      	ite	ne
 8005cd0:	2301      	movne	r3, #1
 8005cd2:	2300      	moveq	r3, #0
 8005cd4:	b2db      	uxtb	r3, r3
 8005cd6:	461a      	mov	r2, r3
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	bf14      	ite	ne
 8005d06:	2301      	movne	r3, #1
 8005d08:	2300      	moveq	r3, #0
 8005d0a:	b2db      	uxtb	r3, r3
 8005d0c:	461a      	mov	r2, r3
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >>17) == 0U) ? ENABLE : DISABLE;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	bf0c      	ite	eq
 8005d20:	2301      	moveq	r3, #1
 8005d22:	2300      	movne	r3, #0
 8005d24:	b2db      	uxtb	r3, r3
 8005d26:	461a      	mov	r2, r3
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >>19) == 0U) ? ENABLE : DISABLE;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	bf0c      	ite	eq
 8005d3a:	2301      	moveq	r3, #1
 8005d3c:	2300      	movne	r3, #0
 8005d3e:	b2db      	uxtb	r3, r3
 8005d40:	461a      	mov	r2, r3
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	bf14      	ite	ne
 8005d54:	2301      	movne	r3, #1
 8005d56:	2300      	moveq	r3, #0
 8005d58:	b2db      	uxtb	r3, r3
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	bf14      	ite	ne
 8005d6e:	2301      	movne	r3, #1
 8005d70:	2300      	moveq	r3, #0
 8005d72:	b2db      	uxtb	r3, r3
 8005d74:	461a      	mov	r2, r3
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	bf14      	ite	ne
 8005d88:	2301      	movne	r3, #1
 8005d8a:	2300      	moveq	r3, #0
 8005d8c:	b2db      	uxtb	r3, r3
 8005d8e:	461a      	mov	r2, r3
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	bf14      	ite	ne
 8005da2:	2301      	movne	r3, #1
 8005da4:	2300      	moveq	r3, #0
 8005da6:	b2db      	uxtb	r3, r3
 8005da8:	461a      	mov	r2, r3
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f003 62e0 	and.w	r2, r3, #117440512	; 0x7000000
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	bf14      	ite	ne
 8005dca:	2301      	movne	r3, #1
 8005dcc:	2300      	moveq	r3, #0
 8005dce:	b2db      	uxtb	r3, r3
 8005dd0:	461a      	mov	r2, r3
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	635a      	str	r2, [r3, #52]	; 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	bf0c      	ite	eq
 8005e00:	2301      	moveq	r3, #1
 8005e02:	2300      	movne	r3, #0
 8005e04:	b2db      	uxtb	r3, r3
 8005e06:	461a      	mov	r2, r3
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	685b      	ldr	r3, [r3, #4]
 8005e14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	bf14      	ite	ne
 8005e1c:	2301      	movne	r3, #1
 8005e1e:	2300      	moveq	r3, #0
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	461a      	mov	r2, r3
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	bf14      	ite	ne
 8005e38:	2301      	movne	r3, #1
 8005e3a:	2300      	moveq	r3, #0
 8005e3c:	b2db      	uxtb	r3, r3
 8005e3e:	461a      	mov	r2, r3
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U) ? ENABLE : DISABLE;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	685b      	ldr	r3, [r3, #4]
 8005e4c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	bf14      	ite	ne
 8005e54:	2301      	movne	r3, #1
 8005e56:	2300      	moveq	r3, #0
 8005e58:	b2db      	uxtb	r3, r3
 8005e5a:	461a      	mov	r2, r3
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	0e5b      	lsrs	r3, r3, #25
 8005e6a:	f003 021f 	and.w	r2, r3, #31
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	63da      	str	r2, [r3, #60]	; 0x3c


  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	68db      	ldr	r3, [r3, #12]
 8005e78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	bf14      	ite	ne
 8005e80:	2301      	movne	r3, #1
 8005e82:	2300      	moveq	r3, #0
 8005e84:	b2db      	uxtb	r3, r3
 8005e86:	461a      	mov	r2, r3
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	68db      	ldr	r3, [r3, #12]
 8005e94:	f003 020f 	and.w	r2, r3, #15
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	645a      	str	r2, [r3, #68]	; 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ea2:	f003 0302 	and.w	r3, r3, #2
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	bf14      	ite	ne
 8005eaa:	2301      	movne	r3, #1
 8005eac:	2300      	moveq	r3, #0
 8005eae:	b2db      	uxtb	r3, r3
 8005eb0:	461a      	mov	r2, r3
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ebe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	bf0c      	ite	eq
 8005ec6:	2301      	moveq	r3, #1
 8005ec8:	2300      	movne	r3, #0
 8005eca:	b2db      	uxtb	r3, r3
 8005ecc:	461a      	mov	r2, r3
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005eda:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	651a      	str	r2, [r3, #80]	; 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ee8:	0c1b      	lsrs	r3, r3, #16
 8005eea:	b29a      	uxth	r2, r3
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	649a      	str	r2, [r3, #72]	; 0x48


  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ef8:	f003 0301 	and.w	r3, r3, #1
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	bf14      	ite	ne
 8005f00:	2301      	movne	r3, #1
 8005f02:	2300      	moveq	r3, #0
 8005f04:	b2db      	uxtb	r3, r3
 8005f06:	461a      	mov	r2, r3
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U) ? ENABLE : DISABLE;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f16:	f003 0302 	and.w	r3, r3, #2
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	bf14      	ite	ne
 8005f1e:	2301      	movne	r3, #1
 8005f20:	2300      	moveq	r3, #0
 8005f22:	b2db      	uxtb	r3, r3
 8005f24:	461a      	mov	r2, r3
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8005f34:	f003 0272 	and.w	r2, r3, #114	; 0x72
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	659a      	str	r2, [r3, #88]	; 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8005f44:	f003 0223 	and.w	r2, r3, #35	; 0x23
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	65da      	str	r2, [r3, #92]	; 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8005f54:	f003 0308 	and.w	r3, r3, #8
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	bf14      	ite	ne
 8005f5c:	2301      	movne	r3, #1
 8005f5e:	2300      	moveq	r3, #0
 8005f60:	b2db      	uxtb	r3, r3
 8005f62:	461a      	mov	r2, r3
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8005f72:	f003 0310 	and.w	r3, r3, #16
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	bf14      	ite	ne
 8005f7a:	2301      	movne	r3, #1
 8005f7c:	2300      	moveq	r3, #0
 8005f7e:	b2db      	uxtb	r3, r3
 8005f80:	461a      	mov	r2, r3
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8005f90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	bf0c      	ite	eq
 8005f98:	2301      	moveq	r3, #1
 8005f9a:	2300      	movne	r3, #0
 8005f9c:	b2db      	uxtb	r3, r3
 8005f9e:	461a      	mov	r2, r3
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

  return HAL_OK;
 8005fa6:	2300      	movs	r3, #0
}
 8005fa8:	4618      	mov	r0, r3
 8005faa:	370c      	adds	r7, #12
 8005fac:	46bd      	mov	sp, r7
 8005fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb2:	4770      	bx	lr

08005fb4 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b082      	sub	sp, #8
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
 8005fbc:	6039      	str	r1, [r7, #0]
  if(macconf == NULL)
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d101      	bne.n	8005fc8 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	e00a      	b.n	8005fde <HAL_ETH_SetMACConfig+0x2a>
  }

  if(heth->RxState == HAL_ETH_STATE_READY)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fcc:	2b10      	cmp	r3, #16
 8005fce:	d105      	bne.n	8005fdc <HAL_ETH_SetMACConfig+0x28>
  {
    ETH_SetMACConfig(heth, macconf);
 8005fd0:	6839      	ldr	r1, [r7, #0]
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f000 f860 	bl	8006098 <ETH_SetMACConfig>

    return HAL_OK;
 8005fd8:	2300      	movs	r3, #0
 8005fda:	e000      	b.n	8005fde <HAL_ETH_SetMACConfig+0x2a>
  }
  else
  {
    return HAL_ERROR;
 8005fdc:	2301      	movs	r3, #1
  }
}
 8005fde:	4618      	mov	r0, r3
 8005fe0:	3708      	adds	r7, #8
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bd80      	pop	{r7, pc}
	...

08005fe8 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b084      	sub	sp, #16
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005ff8:	60fb      	str	r3, [r7, #12]

	/* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006000:	60fb      	str	r3, [r7, #12]

	/* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8006002:	f002 f9dd 	bl	80083c0 <HAL_RCC_GetHCLKFreq>
 8006006:	60b8      	str	r0, [r7, #8]

	/* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	4a1e      	ldr	r2, [pc, #120]	; (8006084 <HAL_ETH_SetMDIOClockRange+0x9c>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d908      	bls.n	8006022 <HAL_ETH_SetMDIOClockRange+0x3a>
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	4a1d      	ldr	r2, [pc, #116]	; (8006088 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d804      	bhi.n	8006022 <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800601e:	60fb      	str	r3, [r7, #12]
 8006020:	e027      	b.n	8006072 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	4a18      	ldr	r2, [pc, #96]	; (8006088 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d908      	bls.n	800603c <HAL_ETH_SetMDIOClockRange+0x54>
 800602a:	68bb      	ldr	r3, [r7, #8]
 800602c:	4a17      	ldr	r2, [pc, #92]	; (800608c <HAL_ETH_SetMDIOClockRange+0xa4>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d804      	bhi.n	800603c <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8006038:	60fb      	str	r3, [r7, #12]
 800603a:	e01a      	b.n	8006072 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	4a13      	ldr	r2, [pc, #76]	; (800608c <HAL_ETH_SetMDIOClockRange+0xa4>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d903      	bls.n	800604c <HAL_ETH_SetMDIOClockRange+0x64>
 8006044:	68bb      	ldr	r3, [r7, #8]
 8006046:	4a12      	ldr	r2, [pc, #72]	; (8006090 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d911      	bls.n	8006070 <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	4a10      	ldr	r2, [pc, #64]	; (8006090 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d908      	bls.n	8006066 <HAL_ETH_SetMDIOClockRange+0x7e>
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	4a0f      	ldr	r2, [pc, #60]	; (8006094 <HAL_ETH_SetMDIOClockRange+0xac>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d804      	bhi.n	8006066 <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006062:	60fb      	str	r3, [r7, #12]
 8006064:	e005      	b.n	8006072 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800606c:	60fb      	str	r3, [r7, #12]
 800606e:	e000      	b.n	8006072 <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8006070:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	68fa      	ldr	r2, [r7, #12]
 8006078:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 800607c:	bf00      	nop
 800607e:	3710      	adds	r7, #16
 8006080:	46bd      	mov	sp, r7
 8006082:	bd80      	pop	{r7, pc}
 8006084:	01312cff 	.word	0x01312cff
 8006088:	02160ebf 	.word	0x02160ebf
 800608c:	039386ff 	.word	0x039386ff
 8006090:	05f5e0ff 	.word	0x05f5e0ff
 8006094:	08f0d17f 	.word	0x08f0d17f

08006098 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8006098:	b480      	push	{r7}
 800609a:	b085      	sub	sp, #20
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
 80060a0:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval =(macconf->InterPacketGapVal |
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	689a      	ldr	r2, [r3, #8]
              macconf->SourceAddrControl |
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	681b      	ldr	r3, [r3, #0]
  macregval =(macconf->InterPacketGapVal |
 80060aa:	431a      	orrs	r2, r3
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	791b      	ldrb	r3, [r3, #4]
 80060b0:	06db      	lsls	r3, r3, #27
              macconf->SourceAddrControl |
 80060b2:	431a      	orrs	r2, r3
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	7b1b      	ldrb	r3, [r3, #12]
 80060b8:	05db      	lsls	r3, r3, #23
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 80060ba:	431a      	orrs	r2, r3
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	7b5b      	ldrb	r3, [r3, #13]
 80060c0:	059b      	lsls	r3, r3, #22
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80060c2:	431a      	orrs	r2, r3
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	7b9b      	ldrb	r3, [r3, #14]
 80060c8:	055b      	lsls	r3, r3, #21
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 80060ca:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	7bdb      	ldrb	r3, [r3, #15]
 80060d0:	051b      	lsls	r3, r3, #20
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80060d2:	4313      	orrs	r3, r2
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80060d4:	683a      	ldr	r2, [r7, #0]
 80060d6:	7c12      	ldrb	r2, [r2, #16]
 80060d8:	2a00      	cmp	r2, #0
 80060da:	d102      	bne.n	80060e2 <ETH_SetMACConfig+0x4a>
 80060dc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80060e0:	e000      	b.n	80060e4 <ETH_SetMACConfig+0x4c>
 80060e2:	2200      	movs	r2, #0
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 80060e4:	4313      	orrs	r3, r2
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 80060e6:	683a      	ldr	r2, [r7, #0]
 80060e8:	7c52      	ldrb	r2, [r2, #17]
 80060ea:	2a00      	cmp	r2, #0
 80060ec:	d102      	bne.n	80060f4 <ETH_SetMACConfig+0x5c>
 80060ee:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80060f2:	e000      	b.n	80060f6 <ETH_SetMACConfig+0x5e>
 80060f4:	2200      	movs	r2, #0
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80060f6:	431a      	orrs	r2, r3
                              ((uint32_t)macconf->JumboPacket << 16) |
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	7c9b      	ldrb	r3, [r3, #18]
 80060fc:	041b      	lsls	r3, r3, #16
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 80060fe:	431a      	orrs	r2, r3
                                macconf->Speed |
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	695b      	ldr	r3, [r3, #20]
                              ((uint32_t)macconf->JumboPacket << 16) |
 8006104:	431a      	orrs	r2, r3
                                  macconf->DuplexMode |
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	699b      	ldr	r3, [r3, #24]
                                macconf->Speed |
 800610a:	431a      	orrs	r2, r3
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	7f1b      	ldrb	r3, [r3, #28]
 8006110:	031b      	lsls	r3, r3, #12
                                  macconf->DuplexMode |
 8006112:	431a      	orrs	r2, r3
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	7f5b      	ldrb	r3, [r3, #29]
 8006118:	02db      	lsls	r3, r3, #11
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 800611a:	4313      	orrs	r3, r2
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 800611c:	683a      	ldr	r2, [r7, #0]
 800611e:	7f92      	ldrb	r2, [r2, #30]
 8006120:	2a00      	cmp	r2, #0
 8006122:	d102      	bne.n	800612a <ETH_SetMACConfig+0x92>
 8006124:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006128:	e000      	b.n	800612c <ETH_SetMACConfig+0x94>
 800612a:	2200      	movs	r2, #0
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 800612c:	431a      	orrs	r2, r3
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	7fdb      	ldrb	r3, [r3, #31]
 8006132:	025b      	lsls	r3, r3, #9
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8006134:	4313      	orrs	r3, r2
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8006136:	683a      	ldr	r2, [r7, #0]
 8006138:	f892 2020 	ldrb.w	r2, [r2, #32]
 800613c:	2a00      	cmp	r2, #0
 800613e:	d102      	bne.n	8006146 <ETH_SetMACConfig+0xae>
 8006140:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006144:	e000      	b.n	8006148 <ETH_SetMACConfig+0xb0>
 8006146:	2200      	movs	r2, #0
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8006148:	431a      	orrs	r2, r3
                                              macconf->BackOffLimit |
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 800614e:	431a      	orrs	r2, r3
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006156:	011b      	lsls	r3, r3, #4
                                              macconf->BackOffLimit |
 8006158:	431a      	orrs	r2, r3
                                                  macconf->PreambleLength);
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval =(macconf->InterPacketGapVal |
 800615e:	4313      	orrs	r3, r2
 8006160:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	681a      	ldr	r2, [r3, #0]
 8006168:	4b56      	ldr	r3, [pc, #344]	; (80062c4 <ETH_SetMACConfig+0x22c>)
 800616a:	4013      	ands	r3, r2
 800616c:	687a      	ldr	r2, [r7, #4]
 800616e:	6812      	ldr	r2, [r2, #0]
 8006170:	68f9      	ldr	r1, [r7, #12]
 8006172:	430b      	orrs	r3, r1
 8006174:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8006176:	683b      	ldr	r3, [r7, #0]
 8006178:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800617a:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006182:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8006184:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800618c:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 800618e:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8006196:	045b      	lsls	r3, r3, #17
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8006198:	4313      	orrs	r3, r2
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 800619a:	683a      	ldr	r2, [r7, #0]
 800619c:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 80061a0:	2a00      	cmp	r2, #0
 80061a2:	d102      	bne.n	80061aa <ETH_SetMACConfig+0x112>
 80061a4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80061a8:	e000      	b.n	80061ac <ETH_SetMACConfig+0x114>
 80061aa:	2200      	movs	r2, #0
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 80061ac:	431a      	orrs	r2, r3
                       macconf->GiantPacketSizeLimit);
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 80061b2:	4313      	orrs	r3, r2
 80061b4:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	685a      	ldr	r2, [r3, #4]
 80061bc:	4b42      	ldr	r3, [pc, #264]	; (80062c8 <ETH_SetMACConfig+0x230>)
 80061be:	4013      	ands	r3, r2
 80061c0:	687a      	ldr	r2, [r7, #4]
 80061c2:	6812      	ldr	r2, [r2, #0]
 80061c4:	68f9      	ldr	r1, [r7, #12]
 80061c6:	430b      	orrs	r3, r1
 80061c8:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80061d0:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80061d6:	4313      	orrs	r3, r2
 80061d8:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	68da      	ldr	r2, [r3, #12]
 80061e0:	4b3a      	ldr	r3, [pc, #232]	; (80062cc <ETH_SetMACConfig+0x234>)
 80061e2:	4013      	ands	r3, r2
 80061e4:	687a      	ldr	r2, [r7, #4]
 80061e6:	6812      	ldr	r2, [r2, #0]
 80061e8:	68f9      	ldr	r1, [r7, #12]
 80061ea:	430b      	orrs	r3, r1
 80061ec:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80061f4:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80061fa:	4313      	orrs	r3, r2
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 80061fc:	683a      	ldr	r2, [r7, #0]
 80061fe:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8006202:	2a00      	cmp	r2, #0
 8006204:	d101      	bne.n	800620a <ETH_SetMACConfig+0x172>
 8006206:	2280      	movs	r2, #128	; 0x80
 8006208:	e000      	b.n	800620c <ETH_SetMACConfig+0x174>
 800620a:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 800620c:	431a      	orrs	r2, r3
                   (macconf->PauseTime << 16));
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006212:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8006214:	4313      	orrs	r3, r2
 8006216:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800621e:	f64f 730d 	movw	r3, #65293	; 0xff0d
 8006222:	4013      	ands	r3, r2
 8006224:	687a      	ldr	r2, [r7, #4]
 8006226:	6812      	ldr	r2, [r2, #0]
 8006228:	68f9      	ldr	r1, [r7, #12]
 800622a:	430b      	orrs	r3, r1
 800622c:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8006234:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800623c:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800623e:	4313      	orrs	r3, r2
 8006240:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800624a:	f023 0103 	bic.w	r1, r3, #3
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	68fa      	ldr	r2, [r7, #12]
 8006254:	430a      	orrs	r2, r1
 8006256:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8006262:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	430a      	orrs	r2, r1
 8006270:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8006278:	683a      	ldr	r2, [r7, #0]
 800627a:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 800627e:	2a00      	cmp	r2, #0
 8006280:	d101      	bne.n	8006286 <ETH_SetMACConfig+0x1ee>
 8006282:	2240      	movs	r2, #64	; 0x40
 8006284:	e000      	b.n	8006288 <ETH_SetMACConfig+0x1f0>
 8006286:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8006288:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8006290:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8006292:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 800629a:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 800629c:	4313      	orrs	r3, r2
 800629e:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 80062a8:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	68fa      	ldr	r2, [r7, #12]
 80062b2:	430a      	orrs	r2, r1
 80062b4:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 80062b8:	bf00      	nop
 80062ba:	3714      	adds	r7, #20
 80062bc:	46bd      	mov	sp, r7
 80062be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c2:	4770      	bx	lr
 80062c4:	00048083 	.word	0x00048083
 80062c8:	c0f88000 	.word	0xc0f88000
 80062cc:	fffffef0 	.word	0xfffffef0

080062d0 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b085      	sub	sp, #20
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
 80062d8:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80062e2:	681a      	ldr	r2, [r3, #0]
 80062e4:	4b38      	ldr	r3, [pc, #224]	; (80063c8 <ETH_SetDMAConfig+0xf8>)
 80062e6:	4013      	ands	r3, r2
 80062e8:	683a      	ldr	r2, [r7, #0]
 80062ea:	6812      	ldr	r2, [r2, #0]
 80062ec:	6879      	ldr	r1, [r7, #4]
 80062ee:	6809      	ldr	r1, [r1, #0]
 80062f0:	431a      	orrs	r2, r3
 80062f2:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 80062f6:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	791b      	ldrb	r3, [r3, #4]
 80062fc:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8006302:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	7b1b      	ldrb	r3, [r3, #12]
 8006308:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800630a:	4313      	orrs	r3, r2
 800630c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	f241 0304 	movw	r3, #4100	; 0x1004
 8006316:	4413      	add	r3, r2
 8006318:	681a      	ldr	r2, [r3, #0]
 800631a:	4b2c      	ldr	r3, [pc, #176]	; (80063cc <ETH_SetDMAConfig+0xfc>)
 800631c:	4013      	ands	r3, r2
 800631e:	687a      	ldr	r2, [r7, #4]
 8006320:	6811      	ldr	r1, [r2, #0]
 8006322:	68fa      	ldr	r2, [r7, #12]
 8006324:	431a      	orrs	r2, r3
 8006326:	f241 0304 	movw	r3, #4100	; 0x1004
 800632a:	440b      	add	r3, r1
 800632c:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	7b5b      	ldrb	r3, [r3, #13]
 8006332:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8006338:	4313      	orrs	r3, r2
 800633a:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8006344:	681a      	ldr	r2, [r3, #0]
 8006346:	4b22      	ldr	r3, [pc, #136]	; (80063d0 <ETH_SetDMAConfig+0x100>)
 8006348:	4013      	ands	r3, r2
 800634a:	687a      	ldr	r2, [r7, #4]
 800634c:	6811      	ldr	r1, [r2, #0]
 800634e:	68fa      	ldr	r2, [r7, #12]
 8006350:	431a      	orrs	r2, r3
 8006352:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 8006356:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	7d1b      	ldrb	r3, [r3, #20]
 8006360:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8006362:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	7f5b      	ldrb	r3, [r3, #29]
 8006368:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 800636a:	4313      	orrs	r3, r2
 800636c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	f241 1304 	movw	r3, #4356	; 0x1104
 8006376:	4413      	add	r3, r2
 8006378:	681a      	ldr	r2, [r3, #0]
 800637a:	4b16      	ldr	r3, [pc, #88]	; (80063d4 <ETH_SetDMAConfig+0x104>)
 800637c:	4013      	ands	r3, r2
 800637e:	687a      	ldr	r2, [r7, #4]
 8006380:	6811      	ldr	r1, [r2, #0]
 8006382:	68fa      	ldr	r2, [r7, #12]
 8006384:	431a      	orrs	r2, r3
 8006386:	f241 1304 	movw	r3, #4356	; 0x1104
 800638a:	440b      	add	r3, r1
 800638c:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	7f1b      	ldrb	r3, [r3, #28]
 8006392:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8006398:	4313      	orrs	r3, r2
 800639a:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681a      	ldr	r2, [r3, #0]
 80063a0:	f241 1308 	movw	r3, #4360	; 0x1108
 80063a4:	4413      	add	r3, r2
 80063a6:	681a      	ldr	r2, [r3, #0]
 80063a8:	4b0b      	ldr	r3, [pc, #44]	; (80063d8 <ETH_SetDMAConfig+0x108>)
 80063aa:	4013      	ands	r3, r2
 80063ac:	687a      	ldr	r2, [r7, #4]
 80063ae:	6811      	ldr	r1, [r2, #0]
 80063b0:	68fa      	ldr	r2, [r7, #12]
 80063b2:	431a      	orrs	r2, r3
 80063b4:	f241 1308 	movw	r3, #4360	; 0x1108
 80063b8:	440b      	add	r3, r1
 80063ba:	601a      	str	r2, [r3, #0]
}
 80063bc:	bf00      	nop
 80063be:	3714      	adds	r7, #20
 80063c0:	46bd      	mov	sp, r7
 80063c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c6:	4770      	bx	lr
 80063c8:	ffff87fd 	.word	0xffff87fd
 80063cc:	ffff2ffe 	.word	0xffff2ffe
 80063d0:	fffec000 	.word	0xfffec000
 80063d4:	ffc0efef 	.word	0xffc0efef
 80063d8:	7fc0ffff 	.word	0x7fc0ffff

080063dc <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b0a4      	sub	sp, #144	; 0x90
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 80063e4:	2301      	movs	r3, #1
 80063e6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80063ea:	2300      	movs	r3, #0
 80063ec:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 80063ee:	2300      	movs	r3, #0
 80063f0:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80063f4:	2300      	movs	r3, #0
 80063f6:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 80063fa:	2301      	movs	r3, #1
 80063fc:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8006400:	2301      	movs	r3, #1
 8006402:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8006406:	2301      	movs	r3, #1
 8006408:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 800640c:	2300      	movs	r3, #0
 800640e:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8006412:	2301      	movs	r3, #1
 8006414:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8006418:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800641c:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 800641e:	2300      	movs	r3, #0
 8006420:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8006424:	2300      	movs	r3, #0
 8006426:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8006428:	2300      	movs	r3, #0
 800642a:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 800642e:	2300      	movs	r3, #0
 8006430:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 8006434:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 8006438:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 800643a:	2300      	movs	r3, #0
 800643c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8006440:	2300      	movs	r3, #0
 8006442:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 8006444:	2301      	movs	r3, #1
 8006446:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 800644a:	2300      	movs	r3, #0
 800644c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8006450:	2300      	movs	r3, #0
 8006452:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8006456:	2300      	movs	r3, #0
 8006458:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 800645a:	2300      	movs	r3, #0
 800645c:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 800645e:	2300      	movs	r3, #0
 8006460:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8006462:	2300      	movs	r3, #0
 8006464:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8006468:	2300      	movs	r3, #0
 800646a:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 800646e:	2301      	movs	r3, #1
 8006470:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8006474:	2320      	movs	r3, #32
 8006476:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 800647a:	2301      	movs	r3, #1
 800647c:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8006480:	2300      	movs	r3, #0
 8006482:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8006486:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 800648a:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 800648c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006490:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8006492:	2300      	movs	r3, #0
 8006494:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8006498:	2302      	movs	r3, #2
 800649a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 800649e:	2300      	movs	r3, #0
 80064a0:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80064a4:	2300      	movs	r3, #0
 80064a6:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 80064aa:	2300      	movs	r3, #0
 80064ac:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 80064b0:	2301      	movs	r3, #1
 80064b2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 80064b6:	2300      	movs	r3, #0
 80064b8:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 80064ba:	2301      	movs	r3, #1
 80064bc:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80064c0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80064c4:	4619      	mov	r1, r3
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	f7ff fde6 	bl	8006098 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80064cc:	2301      	movs	r3, #1
 80064ce:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80064d0:	2301      	movs	r3, #1
 80064d2:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 80064d4:	2300      	movs	r3, #0
 80064d6:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 80064d8:	2300      	movs	r3, #0
 80064da:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 80064de:	2300      	movs	r3, #0
 80064e0:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 80064e2:	2300      	movs	r3, #0
 80064e4:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80064e6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80064ea:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 80064ec:	2300      	movs	r3, #0
 80064ee:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80064f0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80064f4:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 80064f6:	2300      	movs	r3, #0
 80064f8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = 536;
 80064fc:	f44f 7306 	mov.w	r3, #536	; 0x218
 8006500:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8006502:	f107 0308 	add.w	r3, r7, #8
 8006506:	4619      	mov	r1, r3
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	f7ff fee1 	bl	80062d0 <ETH_SetDMAConfig>
}
 800650e:	bf00      	nop
 8006510:	3790      	adds	r7, #144	; 0x90
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}
	...

08006518 <ETH_MAC_MDIO_ClkConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b084      	sub	sp, #16
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006528:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006530:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8006532:	f001 ff45 	bl	80083c0 <HAL_RCC_GetHCLKFreq>
 8006536:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8006538:	68bb      	ldr	r3, [r7, #8]
 800653a:	4a1e      	ldr	r2, [pc, #120]	; (80065b4 <ETH_MAC_MDIO_ClkConfig+0x9c>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d908      	bls.n	8006552 <ETH_MAC_MDIO_ClkConfig+0x3a>
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	4a1d      	ldr	r2, [pc, #116]	; (80065b8 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d804      	bhi.n	8006552 <ETH_MAC_MDIO_ClkConfig+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800654e:	60fb      	str	r3, [r7, #12]
 8006550:	e027      	b.n	80065a2 <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	4a18      	ldr	r2, [pc, #96]	; (80065b8 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d908      	bls.n	800656c <ETH_MAC_MDIO_ClkConfig+0x54>
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	4a17      	ldr	r2, [pc, #92]	; (80065bc <ETH_MAC_MDIO_ClkConfig+0xa4>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d804      	bhi.n	800656c <ETH_MAC_MDIO_ClkConfig+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8006568:	60fb      	str	r3, [r7, #12]
 800656a:	e01a      	b.n	80065a2 <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	4a13      	ldr	r2, [pc, #76]	; (80065bc <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d903      	bls.n	800657c <ETH_MAC_MDIO_ClkConfig+0x64>
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	4a12      	ldr	r2, [pc, #72]	; (80065c0 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d911      	bls.n	80065a0 <ETH_MAC_MDIO_ClkConfig+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	4a10      	ldr	r2, [pc, #64]	; (80065c0 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d908      	bls.n	8006596 <ETH_MAC_MDIO_ClkConfig+0x7e>
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	4a0f      	ldr	r2, [pc, #60]	; (80065c4 <ETH_MAC_MDIO_ClkConfig+0xac>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d804      	bhi.n	8006596 <ETH_MAC_MDIO_ClkConfig+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006592:	60fb      	str	r3, [r7, #12]
 8006594:	e005      	b.n	80065a2 <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800659c:	60fb      	str	r3, [r7, #12]
 800659e:	e000      	b.n	80065a2 <ETH_MAC_MDIO_ClkConfig+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 80065a0:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	68fa      	ldr	r2, [r7, #12]
 80065a8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 80065ac:	bf00      	nop
 80065ae:	3710      	adds	r7, #16
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}
 80065b4:	01312cff 	.word	0x01312cff
 80065b8:	02160ebf 	.word	0x02160ebf
 80065bc:	039386ff 	.word	0x039386ff
 80065c0:	05f5e0ff 	.word	0x05f5e0ff
 80065c4:	08f0d17f 	.word	0x08f0d17f

080065c8 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80065c8:	b480      	push	{r7}
 80065ca:	b085      	sub	sp, #20
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80065d0:	2300      	movs	r3, #0
 80065d2:	60fb      	str	r3, [r7, #12]
 80065d4:	e01d      	b.n	8006612 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	68d9      	ldr	r1, [r3, #12]
 80065da:	68fa      	ldr	r2, [r7, #12]
 80065dc:	4613      	mov	r3, r2
 80065de:	005b      	lsls	r3, r3, #1
 80065e0:	4413      	add	r3, r2
 80065e2:	00db      	lsls	r3, r3, #3
 80065e4:	440b      	add	r3, r1
 80065e6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	2200      	movs	r2, #0
 80065ec:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	2200      	movs	r2, #0
 80065f2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	2200      	movs	r2, #0
 80065f8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	2200      	movs	r2, #0
 80065fe:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8006600:	68b9      	ldr	r1, [r7, #8]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	68fa      	ldr	r2, [r7, #12]
 8006606:	3206      	adds	r2, #6
 8006608:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	3301      	adds	r3, #1
 8006610:	60fb      	str	r3, [r7, #12]
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2b03      	cmp	r3, #3
 8006616:	d9de      	bls.n	80065d6 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2200      	movs	r2, #0
 800661c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681a      	ldr	r2, [r3, #0]
 8006622:	f241 132c 	movw	r3, #4396	; 0x112c
 8006626:	4413      	add	r3, r2
 8006628:	2203      	movs	r2, #3
 800662a:	601a      	str	r2, [r3, #0]

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	68d9      	ldr	r1, [r3, #12]
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681a      	ldr	r2, [r3, #0]
 8006634:	f241 1314 	movw	r3, #4372	; 0x1114
 8006638:	4413      	add	r3, r2
 800663a:	6019      	str	r1, [r3, #0]

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	68da      	ldr	r2, [r3, #12]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8006648:	601a      	str	r2, [r3, #0]
}
 800664a:	bf00      	nop
 800664c:	3714      	adds	r7, #20
 800664e:	46bd      	mov	sp, r7
 8006650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006654:	4770      	bx	lr

08006656 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8006656:	b480      	push	{r7}
 8006658:	b085      	sub	sp, #20
 800665a:	af00      	add	r7, sp, #0
 800665c:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800665e:	2300      	movs	r3, #0
 8006660:	60fb      	str	r3, [r7, #12]
 8006662:	e024      	b.n	80066ae <ETH_DMARxDescListInit+0x58>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6919      	ldr	r1, [r3, #16]
 8006668:	68fa      	ldr	r2, [r7, #12]
 800666a:	4613      	mov	r3, r2
 800666c:	005b      	lsls	r3, r3, #1
 800666e:	4413      	add	r3, r2
 8006670:	00db      	lsls	r3, r3, #3
 8006672:	440b      	add	r3, r1
 8006674:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	2200      	movs	r2, #0
 800667a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 800667c:	68bb      	ldr	r3, [r7, #8]
 800667e:	2200      	movs	r2, #0
 8006680:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	2200      	movs	r2, #0
 8006686:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	2200      	movs	r2, #0
 800668c:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	2200      	movs	r2, #0
 8006692:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	2200      	movs	r2, #0
 8006698:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors adresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800669a:	68ba      	ldr	r2, [r7, #8]
 800669c:	6879      	ldr	r1, [r7, #4]
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	330a      	adds	r3, #10
 80066a2:	009b      	lsls	r3, r3, #2
 80066a4:	440b      	add	r3, r1
 80066a6:	605a      	str	r2, [r3, #4]
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	3301      	adds	r3, #1
 80066ac:	60fb      	str	r3, [r7, #12]
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	2b03      	cmp	r3, #3
 80066b2:	d9d7      	bls.n	8006664 <ETH_DMARxDescListInit+0xe>
  }

  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2200      	movs	r2, #0
 80066b8:	63da      	str	r2, [r3, #60]	; 0x3c
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2200      	movs	r2, #0
 80066be:	641a      	str	r2, [r3, #64]	; 0x40
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2200      	movs	r2, #0
 80066c4:	645a      	str	r2, [r3, #68]	; 0x44
  WRITE_REG(heth->RxDescList.ItMode, 0);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2200      	movs	r2, #0
 80066ca:	64da      	str	r2, [r3, #76]	; 0x4c
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2200      	movs	r2, #0
 80066d0:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681a      	ldr	r2, [r3, #0]
 80066d6:	f241 1330 	movw	r3, #4400	; 0x1130
 80066da:	4413      	add	r3, r2
 80066dc:	2203      	movs	r2, #3
 80066de:	601a      	str	r2, [r3, #0]

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6919      	ldr	r1, [r3, #16]
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681a      	ldr	r2, [r3, #0]
 80066e8:	f241 131c 	movw	r3, #4380	; 0x111c
 80066ec:	4413      	add	r3, r2
 80066ee:	6019      	str	r1, [r3, #0]

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1))));
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	691b      	ldr	r3, [r3, #16]
 80066f4:	f103 0148 	add.w	r1, r3, #72	; 0x48
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681a      	ldr	r2, [r3, #0]
 80066fc:	f241 1328 	movw	r3, #4392	; 0x1128
 8006700:	4413      	add	r3, r2
 8006702:	6019      	str	r1, [r3, #0]
}
 8006704:	bf00      	nop
 8006706:	3714      	adds	r7, #20
 8006708:	46bd      	mov	sp, r7
 800670a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670e:	4770      	bx	lr

08006710 <ETH_Prepare_Tx_Descriptors>:
  * @param  pTxConfig: Tx packet configuration
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t ItMode)
{
 8006710:	b480      	push	{r7}
 8006712:	b08d      	sub	sp, #52	; 0x34
 8006714:	af00      	add	r7, sp, #0
 8006716:	60f8      	str	r0, [r7, #12]
 8006718:	60b9      	str	r1, [r7, #8]
 800671a:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	3318      	adds	r3, #24
 8006720:	61bb      	str	r3, [r7, #24]
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8006722:	69bb      	ldr	r3, [r7, #24]
 8006724:	691b      	ldr	r3, [r3, #16]
 8006726:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8006728:	69bb      	ldr	r3, [r7, #24]
 800672a:	691b      	ldr	r3, [r3, #16]
 800672c:	617b      	str	r3, [r7, #20]
  uint32_t descnbr = 0, idx;
 800672e:	2300      	movs	r3, #0
 8006730:	62bb      	str	r3, [r7, #40]	; 0x28
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8006732:	69bb      	ldr	r3, [r7, #24]
 8006734:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006736:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800673a:	623b      	str	r3, [r7, #32]

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	689b      	ldr	r3, [r3, #8]
 8006740:	61fb      	str	r3, [r7, #28]

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8006742:	6a3b      	ldr	r3, [r7, #32]
 8006744:	68db      	ldr	r3, [r3, #12]
 8006746:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800674a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800674e:	d101      	bne.n	8006754 <ETH_Prepare_Tx_Descriptors+0x44>
  {
    return HAL_ETH_ERROR_BUSY;
 8006750:	2302      	movs	r3, #2
 8006752:	e223      	b.n	8006b9c <ETH_Prepare_Tx_Descriptors+0x48c>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8006754:	68bb      	ldr	r3, [r7, #8]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f003 0304 	and.w	r3, r3, #4
 800675c:	2b00      	cmp	r3, #0
 800675e:	d044      	beq.n	80067ea <ETH_Prepare_Tx_Descriptors+0xda>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 8006760:	6a3b      	ldr	r3, [r7, #32]
 8006762:	68da      	ldr	r2, [r3, #12]
 8006764:	4b72      	ldr	r3, [pc, #456]	; (8006930 <ETH_Prepare_Tx_Descriptors+0x220>)
 8006766:	4013      	ands	r3, r2
 8006768:	68ba      	ldr	r2, [r7, #8]
 800676a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800676c:	431a      	orrs	r2, r3
 800676e:	6a3b      	ldr	r3, [r7, #32]
 8006770:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 8006772:	6a3b      	ldr	r3, [r7, #32]
 8006774:	68db      	ldr	r3, [r3, #12]
 8006776:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800677a:	6a3b      	ldr	r3, [r7, #32]
 800677c:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800678c:	661a      	str	r2, [r3, #96]	; 0x60

    /* if inner VLAN is enabled */
    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != 0U)
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f003 0308 	and.w	r3, r3, #8
 8006796:	2b00      	cmp	r3, #0
 8006798:	d027      	beq.n	80067ea <ETH_Prepare_Tx_Descriptors+0xda>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 800679a:	6a3b      	ldr	r3, [r7, #32]
 800679c:	689b      	ldr	r3, [r3, #8]
 800679e:	b29a      	uxth	r2, r3
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067a4:	041b      	lsls	r3, r3, #16
 80067a6:	431a      	orrs	r2, r3
 80067a8:	6a3b      	ldr	r3, [r7, #32]
 80067aa:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 80067ac:	6a3b      	ldr	r3, [r7, #32]
 80067ae:	68db      	ldr	r3, [r3, #12]
 80067b0:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80067b4:	6a3b      	ldr	r3, [r7, #32]
 80067b6:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 80067b8:	6a3b      	ldr	r3, [r7, #32]
 80067ba:	68db      	ldr	r3, [r3, #12]
 80067bc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067c4:	431a      	orrs	r2, r3
 80067c6:	6a3b      	ldr	r3, [r7, #32]
 80067c8:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80067d8:	665a      	str	r2, [r3, #100]	; 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80067e8:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* if tcp segementation is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f003 0310 	and.w	r3, r3, #16
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d00e      	beq.n	8006814 <ETH_Prepare_Tx_Descriptors+0x104>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 80067f6:	6a3b      	ldr	r3, [r7, #32]
 80067f8:	689a      	ldr	r2, [r3, #8]
 80067fa:	4b4e      	ldr	r3, [pc, #312]	; (8006934 <ETH_Prepare_Tx_Descriptors+0x224>)
 80067fc:	4013      	ands	r3, r2
 80067fe:	68ba      	ldr	r2, [r7, #8]
 8006800:	6992      	ldr	r2, [r2, #24]
 8006802:	431a      	orrs	r2, r3
 8006804:	6a3b      	ldr	r3, [r7, #32]
 8006806:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 8006808:	6a3b      	ldr	r3, [r7, #32]
 800680a:	68db      	ldr	r3, [r3, #12]
 800680c:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8006810:	6a3b      	ldr	r3, [r7, #32]
 8006812:	60da      	str	r2, [r3, #12]
  }

  if((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)|| (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U))
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f003 0304 	and.w	r3, r3, #4
 800681c:	2b00      	cmp	r3, #0
 800681e:	d105      	bne.n	800682c <ETH_Prepare_Tx_Descriptors+0x11c>
 8006820:	68bb      	ldr	r3, [r7, #8]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f003 0310 	and.w	r3, r3, #16
 8006828:	2b00      	cmp	r3, #0
 800682a:	d030      	beq.n	800688e <ETH_Prepare_Tx_Descriptors+0x17e>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 800682c:	6a3b      	ldr	r3, [r7, #32]
 800682e:	68db      	ldr	r3, [r3, #12]
 8006830:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006834:	6a3b      	ldr	r3, [r7, #32]
 8006836:	60da      	str	r2, [r3, #12]
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8006838:	6a3b      	ldr	r3, [r7, #32]
 800683a:	68db      	ldr	r3, [r3, #12]
 800683c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006840:	6a3b      	ldr	r3, [r7, #32]
 8006842:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8006844:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006846:	3301      	adds	r3, #1
 8006848:	62fb      	str	r3, [r7, #44]	; 0x2c
 800684a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800684c:	2b03      	cmp	r3, #3
 800684e:	d902      	bls.n	8006856 <ETH_Prepare_Tx_Descriptors+0x146>
 8006850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006852:	3b04      	subs	r3, #4
 8006854:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8006856:	69bb      	ldr	r3, [r7, #24]
 8006858:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800685a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800685e:	623b      	str	r3, [r7, #32]

    descnbr += 1U;
 8006860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006862:	3301      	adds	r3, #1
 8006864:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8006866:	6a3b      	ldr	r3, [r7, #32]
 8006868:	68db      	ldr	r3, [r3, #12]
 800686a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800686e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006872:	d10c      	bne.n	800688e <ETH_Prepare_Tx_Descriptors+0x17e>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8006874:	69bb      	ldr	r3, [r7, #24]
 8006876:	697a      	ldr	r2, [r7, #20]
 8006878:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800687c:	623b      	str	r3, [r7, #32]
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 800687e:	6a3b      	ldr	r3, [r7, #32]
 8006880:	68db      	ldr	r3, [r3, #12]
 8006882:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006886:	6a3b      	ldr	r3, [r7, #32]
 8006888:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 800688a:	2302      	movs	r3, #2
 800688c:	e186      	b.n	8006b9c <ETH_Prepare_Tx_Descriptors+0x48c>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 800688e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006890:	3301      	adds	r3, #1
 8006892:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8006894:	69fb      	ldr	r3, [r7, #28]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	461a      	mov	r2, r3
 800689a:	6a3b      	ldr	r3, [r7, #32]
 800689c:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 800689e:	6a3b      	ldr	r3, [r7, #32]
 80068a0:	689a      	ldr	r2, [r3, #8]
 80068a2:	4b24      	ldr	r3, [pc, #144]	; (8006934 <ETH_Prepare_Tx_Descriptors+0x224>)
 80068a4:	4013      	ands	r3, r2
 80068a6:	69fa      	ldr	r2, [r7, #28]
 80068a8:	6852      	ldr	r2, [r2, #4]
 80068aa:	431a      	orrs	r2, r3
 80068ac:	6a3b      	ldr	r3, [r7, #32]
 80068ae:	609a      	str	r2, [r3, #8]

  if(txbuffer->next != NULL)
 80068b0:	69fb      	ldr	r3, [r7, #28]
 80068b2:	689b      	ldr	r3, [r3, #8]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d012      	beq.n	80068de <ETH_Prepare_Tx_Descriptors+0x1ce>
  {
    txbuffer = txbuffer->next;
 80068b8:	69fb      	ldr	r3, [r7, #28]
 80068ba:	689b      	ldr	r3, [r3, #8]
 80068bc:	61fb      	str	r3, [r7, #28]
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 80068be:	69fb      	ldr	r3, [r7, #28]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	461a      	mov	r2, r3
 80068c4:	6a3b      	ldr	r3, [r7, #32]
 80068c6:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 80068c8:	6a3b      	ldr	r3, [r7, #32]
 80068ca:	689a      	ldr	r2, [r3, #8]
 80068cc:	4b1a      	ldr	r3, [pc, #104]	; (8006938 <ETH_Prepare_Tx_Descriptors+0x228>)
 80068ce:	4013      	ands	r3, r2
 80068d0:	69fa      	ldr	r2, [r7, #28]
 80068d2:	6852      	ldr	r2, [r2, #4]
 80068d4:	0412      	lsls	r2, r2, #16
 80068d6:	431a      	orrs	r2, r3
 80068d8:	6a3b      	ldr	r3, [r7, #32]
 80068da:	609a      	str	r2, [r3, #8]
 80068dc:	e008      	b.n	80068f0 <ETH_Prepare_Tx_Descriptors+0x1e0>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80068de:	6a3b      	ldr	r3, [r7, #32]
 80068e0:	2200      	movs	r2, #0
 80068e2:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 80068e4:	6a3b      	ldr	r3, [r7, #32]
 80068e6:	689a      	ldr	r2, [r3, #8]
 80068e8:	4b13      	ldr	r3, [pc, #76]	; (8006938 <ETH_Prepare_Tx_Descriptors+0x228>)
 80068ea:	4013      	ands	r3, r2
 80068ec:	6a3a      	ldr	r2, [r7, #32]
 80068ee:	6093      	str	r3, [r2, #8]
  }

  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f003 0310 	and.w	r3, r3, #16
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d021      	beq.n	8006940 <ETH_Prepare_Tx_Descriptors+0x230>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 80068fc:	6a3b      	ldr	r3, [r7, #32]
 80068fe:	68db      	ldr	r3, [r3, #12]
 8006900:	f423 02f0 	bic.w	r2, r3, #7864320	; 0x780000
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	6a1b      	ldr	r3, [r3, #32]
 8006908:	04db      	lsls	r3, r3, #19
 800690a:	431a      	orrs	r2, r3
 800690c:	6a3b      	ldr	r3, [r7, #32]
 800690e:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8006910:	6a3b      	ldr	r3, [r7, #32]
 8006912:	68da      	ldr	r2, [r3, #12]
 8006914:	4b09      	ldr	r3, [pc, #36]	; (800693c <ETH_Prepare_Tx_Descriptors+0x22c>)
 8006916:	4013      	ands	r3, r2
 8006918:	68ba      	ldr	r2, [r7, #8]
 800691a:	69d2      	ldr	r2, [r2, #28]
 800691c:	431a      	orrs	r2, r3
 800691e:	6a3b      	ldr	r3, [r7, #32]
 8006920:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8006922:	6a3b      	ldr	r3, [r7, #32]
 8006924:	68db      	ldr	r3, [r3, #12]
 8006926:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800692a:	6a3b      	ldr	r3, [r7, #32]
 800692c:	60da      	str	r2, [r3, #12]
 800692e:	e02e      	b.n	800698e <ETH_Prepare_Tx_Descriptors+0x27e>
 8006930:	ffff0000 	.word	0xffff0000
 8006934:	ffffc000 	.word	0xffffc000
 8006938:	c000ffff 	.word	0xc000ffff
 800693c:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8006940:	6a3b      	ldr	r3, [r7, #32]
 8006942:	68da      	ldr	r2, [r3, #12]
 8006944:	4b98      	ldr	r3, [pc, #608]	; (8006ba8 <ETH_Prepare_Tx_Descriptors+0x498>)
 8006946:	4013      	ands	r3, r2
 8006948:	68ba      	ldr	r2, [r7, #8]
 800694a:	6852      	ldr	r2, [r2, #4]
 800694c:	431a      	orrs	r2, r3
 800694e:	6a3b      	ldr	r3, [r7, #32]
 8006950:	60da      	str	r2, [r3, #12]

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f003 0301 	and.w	r3, r3, #1
 800695a:	2b00      	cmp	r3, #0
 800695c:	d008      	beq.n	8006970 <ETH_Prepare_Tx_Descriptors+0x260>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 800695e:	6a3b      	ldr	r3, [r7, #32]
 8006960:	68db      	ldr	r3, [r3, #12]
 8006962:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	695b      	ldr	r3, [r3, #20]
 800696a:	431a      	orrs	r2, r3
 800696c:	6a3b      	ldr	r3, [r7, #32]
 800696e:	60da      	str	r2, [r3, #12]
    }

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f003 0320 	and.w	r3, r3, #32
 8006978:	2b00      	cmp	r3, #0
 800697a:	d008      	beq.n	800698e <ETH_Prepare_Tx_Descriptors+0x27e>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 800697c:	6a3b      	ldr	r3, [r7, #32]
 800697e:	68db      	ldr	r3, [r3, #12]
 8006980:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	691b      	ldr	r3, [r3, #16]
 8006988:	431a      	orrs	r2, r3
 800698a:	6a3b      	ldr	r3, [r7, #32]
 800698c:	60da      	str	r2, [r3, #12]
    }
  }

  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f003 0304 	and.w	r3, r3, #4
 8006996:	2b00      	cmp	r3, #0
 8006998:	d008      	beq.n	80069ac <ETH_Prepare_Tx_Descriptors+0x29c>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 800699a:	6a3b      	ldr	r3, [r7, #32]
 800699c:	689b      	ldr	r3, [r3, #8]
 800699e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069a6:	431a      	orrs	r2, r3
 80069a8:	6a3b      	ldr	r3, [r7, #32]
 80069aa:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 80069ac:	6a3b      	ldr	r3, [r7, #32]
 80069ae:	68db      	ldr	r3, [r3, #12]
 80069b0:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80069b4:	6a3b      	ldr	r3, [r7, #32]
 80069b6:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 80069b8:	6a3b      	ldr	r3, [r7, #32]
 80069ba:	68db      	ldr	r3, [r3, #12]
 80069bc:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80069c0:	6a3b      	ldr	r3, [r7, #32]
 80069c2:	60da      	str	r2, [r3, #12]
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80069c4:	6a3b      	ldr	r3, [r7, #32]
 80069c6:	68db      	ldr	r3, [r3, #12]
 80069c8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80069cc:	6a3b      	ldr	r3, [r7, #32]
 80069ce:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != 0U)
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f003 0302 	and.w	r3, r3, #2
 80069d8:	2b00      	cmp	r3, #0
 80069da:	f000 80c0 	beq.w	8006b5e <ETH_Prepare_Tx_Descriptors+0x44e>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 80069de:	6a3b      	ldr	r3, [r7, #32]
 80069e0:	68db      	ldr	r3, [r3, #12]
 80069e2:	f023 7260 	bic.w	r2, r3, #58720256	; 0x3800000
 80069e6:	68bb      	ldr	r3, [r7, #8]
 80069e8:	68db      	ldr	r3, [r3, #12]
 80069ea:	431a      	orrs	r2, r3
 80069ec:	6a3b      	ldr	r3, [r7, #32]
 80069ee:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is splitted into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 80069f0:	e0b5      	b.n	8006b5e <ETH_Prepare_Tx_Descriptors+0x44e>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 80069f2:	6a3b      	ldr	r3, [r7, #32]
 80069f4:	68db      	ldr	r3, [r3, #12]
 80069f6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80069fa:	6a3b      	ldr	r3, [r7, #32]
 80069fc:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 80069fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a00:	3301      	adds	r3, #1
 8006a02:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006a04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a06:	2b03      	cmp	r3, #3
 8006a08:	d902      	bls.n	8006a10 <ETH_Prepare_Tx_Descriptors+0x300>
 8006a0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a0c:	3b04      	subs	r3, #4
 8006a0e:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8006a10:	69bb      	ldr	r3, [r7, #24]
 8006a12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006a14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a18:	623b      	str	r3, [r7, #32]

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8006a1a:	6a3b      	ldr	r3, [r7, #32]
 8006a1c:	68db      	ldr	r3, [r3, #12]
 8006a1e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006a22:	6a3b      	ldr	r3, [r7, #32]
 8006a24:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 8006a26:	6a3b      	ldr	r3, [r7, #32]
 8006a28:	68db      	ldr	r3, [r3, #12]
 8006a2a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006a2e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006a32:	d126      	bne.n	8006a82 <ETH_Prepare_Tx_Descriptors+0x372>
    {
      descidx = firstdescidx;
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	62fb      	str	r3, [r7, #44]	; 0x2c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8006a38:	69bb      	ldr	r3, [r7, #24]
 8006a3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006a3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a40:	623b      	str	r3, [r7, #32]

      /* clear previous desc own bit */
      for(idx = 0; idx < descnbr; idx ++)
 8006a42:	2300      	movs	r3, #0
 8006a44:	627b      	str	r3, [r7, #36]	; 0x24
 8006a46:	e016      	b.n	8006a76 <ETH_Prepare_Tx_Descriptors+0x366>
      {
        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8006a48:	6a3b      	ldr	r3, [r7, #32]
 8006a4a:	68db      	ldr	r3, [r3, #12]
 8006a4c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006a50:	6a3b      	ldr	r3, [r7, #32]
 8006a52:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8006a54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a56:	3301      	adds	r3, #1
 8006a58:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006a5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a5c:	2b03      	cmp	r3, #3
 8006a5e:	d902      	bls.n	8006a66 <ETH_Prepare_Tx_Descriptors+0x356>
 8006a60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a62:	3b04      	subs	r3, #4
 8006a64:	62fb      	str	r3, [r7, #44]	; 0x2c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8006a66:	69bb      	ldr	r3, [r7, #24]
 8006a68:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006a6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a6e:	623b      	str	r3, [r7, #32]
      for(idx = 0; idx < descnbr; idx ++)
 8006a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a72:	3301      	adds	r3, #1
 8006a74:	627b      	str	r3, [r7, #36]	; 0x24
 8006a76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a7a:	429a      	cmp	r2, r3
 8006a7c:	d3e4      	bcc.n	8006a48 <ETH_Prepare_Tx_Descriptors+0x338>
      }

      return HAL_ETH_ERROR_BUSY;
 8006a7e:	2302      	movs	r3, #2
 8006a80:	e08c      	b.n	8006b9c <ETH_Prepare_Tx_Descriptors+0x48c>
    }

    descnbr += 1U;
 8006a82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a84:	3301      	adds	r3, #1
 8006a86:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8006a88:	69fb      	ldr	r3, [r7, #28]
 8006a8a:	689b      	ldr	r3, [r3, #8]
 8006a8c:	61fb      	str	r3, [r7, #28]

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8006a8e:	69fb      	ldr	r3, [r7, #28]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	461a      	mov	r2, r3
 8006a94:	6a3b      	ldr	r3, [r7, #32]
 8006a96:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8006a98:	6a3b      	ldr	r3, [r7, #32]
 8006a9a:	689a      	ldr	r2, [r3, #8]
 8006a9c:	4b43      	ldr	r3, [pc, #268]	; (8006bac <ETH_Prepare_Tx_Descriptors+0x49c>)
 8006a9e:	4013      	ands	r3, r2
 8006aa0:	69fa      	ldr	r2, [r7, #28]
 8006aa2:	6852      	ldr	r2, [r2, #4]
 8006aa4:	431a      	orrs	r2, r3
 8006aa6:	6a3b      	ldr	r3, [r7, #32]
 8006aa8:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 8006aaa:	69fb      	ldr	r3, [r7, #28]
 8006aac:	689b      	ldr	r3, [r3, #8]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d012      	beq.n	8006ad8 <ETH_Prepare_Tx_Descriptors+0x3c8>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = txbuffer->next;
 8006ab2:	69fb      	ldr	r3, [r7, #28]
 8006ab4:	689b      	ldr	r3, [r3, #8]
 8006ab6:	61fb      	str	r3, [r7, #28]
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8006ab8:	69fb      	ldr	r3, [r7, #28]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	461a      	mov	r2, r3
 8006abe:	6a3b      	ldr	r3, [r7, #32]
 8006ac0:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8006ac2:	6a3b      	ldr	r3, [r7, #32]
 8006ac4:	689a      	ldr	r2, [r3, #8]
 8006ac6:	4b3a      	ldr	r3, [pc, #232]	; (8006bb0 <ETH_Prepare_Tx_Descriptors+0x4a0>)
 8006ac8:	4013      	ands	r3, r2
 8006aca:	69fa      	ldr	r2, [r7, #28]
 8006acc:	6852      	ldr	r2, [r2, #4]
 8006ace:	0412      	lsls	r2, r2, #16
 8006ad0:	431a      	orrs	r2, r3
 8006ad2:	6a3b      	ldr	r3, [r7, #32]
 8006ad4:	609a      	str	r2, [r3, #8]
 8006ad6:	e008      	b.n	8006aea <ETH_Prepare_Tx_Descriptors+0x3da>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0);
 8006ad8:	6a3b      	ldr	r3, [r7, #32]
 8006ada:	2200      	movs	r2, #0
 8006adc:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8006ade:	6a3b      	ldr	r3, [r7, #32]
 8006ae0:	689a      	ldr	r2, [r3, #8]
 8006ae2:	4b33      	ldr	r3, [pc, #204]	; (8006bb0 <ETH_Prepare_Tx_Descriptors+0x4a0>)
 8006ae4:	4013      	ands	r3, r2
 8006ae6:	6a3a      	ldr	r2, [r7, #32]
 8006ae8:	6093      	str	r3, [r2, #8]
    }

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f003 0310 	and.w	r3, r3, #16
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d00f      	beq.n	8006b16 <ETH_Prepare_Tx_Descriptors+0x406>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8006af6:	6a3b      	ldr	r3, [r7, #32]
 8006af8:	68da      	ldr	r2, [r3, #12]
 8006afa:	4b2e      	ldr	r3, [pc, #184]	; (8006bb4 <ETH_Prepare_Tx_Descriptors+0x4a4>)
 8006afc:	4013      	ands	r3, r2
 8006afe:	68ba      	ldr	r2, [r7, #8]
 8006b00:	69d2      	ldr	r2, [r2, #28]
 8006b02:	431a      	orrs	r2, r3
 8006b04:	6a3b      	ldr	r3, [r7, #32]
 8006b06:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8006b08:	6a3b      	ldr	r3, [r7, #32]
 8006b0a:	68db      	ldr	r3, [r3, #12]
 8006b0c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006b10:	6a3b      	ldr	r3, [r7, #32]
 8006b12:	60da      	str	r2, [r3, #12]
 8006b14:	e017      	b.n	8006b46 <ETH_Prepare_Tx_Descriptors+0x436>
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8006b16:	6a3b      	ldr	r3, [r7, #32]
 8006b18:	68da      	ldr	r2, [r3, #12]
 8006b1a:	4b23      	ldr	r3, [pc, #140]	; (8006ba8 <ETH_Prepare_Tx_Descriptors+0x498>)
 8006b1c:	4013      	ands	r3, r2
 8006b1e:	68ba      	ldr	r2, [r7, #8]
 8006b20:	6852      	ldr	r2, [r2, #4]
 8006b22:	431a      	orrs	r2, r3
 8006b24:	6a3b      	ldr	r3, [r7, #32]
 8006b26:	60da      	str	r2, [r3, #12]

      if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f003 0301 	and.w	r3, r3, #1
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d008      	beq.n	8006b46 <ETH_Prepare_Tx_Descriptors+0x436>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8006b34:	6a3b      	ldr	r3, [r7, #32]
 8006b36:	68db      	ldr	r3, [r3, #12]
 8006b38:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	695b      	ldr	r3, [r3, #20]
 8006b40:	431a      	orrs	r2, r3
 8006b42:	6a3b      	ldr	r3, [r7, #32]
 8006b44:	60da      	str	r2, [r3, #12]
      }
    }

    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8006b46:	6a3b      	ldr	r3, [r7, #32]
 8006b48:	68db      	ldr	r3, [r3, #12]
 8006b4a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006b4e:	6a3b      	ldr	r3, [r7, #32]
 8006b50:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8006b52:	6a3b      	ldr	r3, [r7, #32]
 8006b54:	68db      	ldr	r3, [r3, #12]
 8006b56:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8006b5a:	6a3b      	ldr	r3, [r7, #32]
 8006b5c:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 8006b5e:	69fb      	ldr	r3, [r7, #28]
 8006b60:	689b      	ldr	r3, [r3, #8]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	f47f af45 	bne.w	80069f2 <ETH_Prepare_Tx_Descriptors+0x2e2>
  }

  if(ItMode != ((uint32_t)RESET))
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d006      	beq.n	8006b7c <ETH_Prepare_Tx_Descriptors+0x46c>
  {
    /* Set Interrupt on completition bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8006b6e:	6a3b      	ldr	r3, [r7, #32]
 8006b70:	689b      	ldr	r3, [r3, #8]
 8006b72:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006b76:	6a3b      	ldr	r3, [r7, #32]
 8006b78:	609a      	str	r2, [r3, #8]
 8006b7a:	e005      	b.n	8006b88 <ETH_Prepare_Tx_Descriptors+0x478>
  }
  else
  {
    /* Clear Interrupt on completition bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8006b7c:	6a3b      	ldr	r3, [r7, #32]
 8006b7e:	689b      	ldr	r3, [r3, #8]
 8006b80:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006b84:	6a3b      	ldr	r3, [r7, #32]
 8006b86:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8006b88:	6a3b      	ldr	r3, [r7, #32]
 8006b8a:	68db      	ldr	r3, [r3, #12]
 8006b8c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006b90:	6a3b      	ldr	r3, [r7, #32]
 8006b92:	60da      	str	r2, [r3, #12]

  dmatxdesclist->CurTxDesc = descidx;
 8006b94:	69bb      	ldr	r3, [r7, #24]
 8006b96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006b98:	611a      	str	r2, [r3, #16]

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8006b9a:	2300      	movs	r3, #0
}
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	3734      	adds	r7, #52	; 0x34
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba6:	4770      	bx	lr
 8006ba8:	ffff8000 	.word	0xffff8000
 8006bac:	ffffc000 	.word	0xffffc000
 8006bb0:	c000ffff 	.word	0xc000ffff
 8006bb4:	fffc0000 	.word	0xfffc0000

08006bb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006bb8:	b480      	push	{r7}
 8006bba:	b089      	sub	sp, #36	; 0x24
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
 8006bc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8006bc6:	4b89      	ldr	r3, [pc, #548]	; (8006dec <HAL_GPIO_Init+0x234>)
 8006bc8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006bca:	e194      	b.n	8006ef6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	681a      	ldr	r2, [r3, #0]
 8006bd0:	2101      	movs	r1, #1
 8006bd2:	69fb      	ldr	r3, [r7, #28]
 8006bd4:	fa01 f303 	lsl.w	r3, r1, r3
 8006bd8:	4013      	ands	r3, r2
 8006bda:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8006bdc:	693b      	ldr	r3, [r7, #16]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	f000 8186 	beq.w	8006ef0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	2b01      	cmp	r3, #1
 8006bea:	d00b      	beq.n	8006c04 <HAL_GPIO_Init+0x4c>
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	2b02      	cmp	r3, #2
 8006bf2:	d007      	beq.n	8006c04 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006bf8:	2b11      	cmp	r3, #17
 8006bfa:	d003      	beq.n	8006c04 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	685b      	ldr	r3, [r3, #4]
 8006c00:	2b12      	cmp	r3, #18
 8006c02:	d130      	bne.n	8006c66 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	689b      	ldr	r3, [r3, #8]
 8006c08:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006c0a:	69fb      	ldr	r3, [r7, #28]
 8006c0c:	005b      	lsls	r3, r3, #1
 8006c0e:	2203      	movs	r2, #3
 8006c10:	fa02 f303 	lsl.w	r3, r2, r3
 8006c14:	43db      	mvns	r3, r3
 8006c16:	69ba      	ldr	r2, [r7, #24]
 8006c18:	4013      	ands	r3, r2
 8006c1a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	68da      	ldr	r2, [r3, #12]
 8006c20:	69fb      	ldr	r3, [r7, #28]
 8006c22:	005b      	lsls	r3, r3, #1
 8006c24:	fa02 f303 	lsl.w	r3, r2, r3
 8006c28:	69ba      	ldr	r2, [r7, #24]
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	69ba      	ldr	r2, [r7, #24]
 8006c32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006c3a:	2201      	movs	r2, #1
 8006c3c:	69fb      	ldr	r3, [r7, #28]
 8006c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8006c42:	43db      	mvns	r3, r3
 8006c44:	69ba      	ldr	r2, [r7, #24]
 8006c46:	4013      	ands	r3, r2
 8006c48:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	685b      	ldr	r3, [r3, #4]
 8006c4e:	091b      	lsrs	r3, r3, #4
 8006c50:	f003 0201 	and.w	r2, r3, #1
 8006c54:	69fb      	ldr	r3, [r7, #28]
 8006c56:	fa02 f303 	lsl.w	r3, r2, r3
 8006c5a:	69ba      	ldr	r2, [r7, #24]
 8006c5c:	4313      	orrs	r3, r2
 8006c5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	69ba      	ldr	r2, [r7, #24]
 8006c64:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	68db      	ldr	r3, [r3, #12]
 8006c6a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006c6c:	69fb      	ldr	r3, [r7, #28]
 8006c6e:	005b      	lsls	r3, r3, #1
 8006c70:	2203      	movs	r2, #3
 8006c72:	fa02 f303 	lsl.w	r3, r2, r3
 8006c76:	43db      	mvns	r3, r3
 8006c78:	69ba      	ldr	r2, [r7, #24]
 8006c7a:	4013      	ands	r3, r2
 8006c7c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	689a      	ldr	r2, [r3, #8]
 8006c82:	69fb      	ldr	r3, [r7, #28]
 8006c84:	005b      	lsls	r3, r3, #1
 8006c86:	fa02 f303 	lsl.w	r3, r2, r3
 8006c8a:	69ba      	ldr	r2, [r7, #24]
 8006c8c:	4313      	orrs	r3, r2
 8006c8e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	69ba      	ldr	r2, [r7, #24]
 8006c94:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	685b      	ldr	r3, [r3, #4]
 8006c9a:	2b02      	cmp	r3, #2
 8006c9c:	d003      	beq.n	8006ca6 <HAL_GPIO_Init+0xee>
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	2b12      	cmp	r3, #18
 8006ca4:	d123      	bne.n	8006cee <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006ca6:	69fb      	ldr	r3, [r7, #28]
 8006ca8:	08da      	lsrs	r2, r3, #3
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	3208      	adds	r2, #8
 8006cae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006cb4:	69fb      	ldr	r3, [r7, #28]
 8006cb6:	f003 0307 	and.w	r3, r3, #7
 8006cba:	009b      	lsls	r3, r3, #2
 8006cbc:	220f      	movs	r2, #15
 8006cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8006cc2:	43db      	mvns	r3, r3
 8006cc4:	69ba      	ldr	r2, [r7, #24]
 8006cc6:	4013      	ands	r3, r2
 8006cc8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	691a      	ldr	r2, [r3, #16]
 8006cce:	69fb      	ldr	r3, [r7, #28]
 8006cd0:	f003 0307 	and.w	r3, r3, #7
 8006cd4:	009b      	lsls	r3, r3, #2
 8006cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8006cda:	69ba      	ldr	r2, [r7, #24]
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006ce0:	69fb      	ldr	r3, [r7, #28]
 8006ce2:	08da      	lsrs	r2, r3, #3
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	3208      	adds	r2, #8
 8006ce8:	69b9      	ldr	r1, [r7, #24]
 8006cea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006cf4:	69fb      	ldr	r3, [r7, #28]
 8006cf6:	005b      	lsls	r3, r3, #1
 8006cf8:	2203      	movs	r2, #3
 8006cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8006cfe:	43db      	mvns	r3, r3
 8006d00:	69ba      	ldr	r2, [r7, #24]
 8006d02:	4013      	ands	r3, r2
 8006d04:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	685b      	ldr	r3, [r3, #4]
 8006d0a:	f003 0203 	and.w	r2, r3, #3
 8006d0e:	69fb      	ldr	r3, [r7, #28]
 8006d10:	005b      	lsls	r3, r3, #1
 8006d12:	fa02 f303 	lsl.w	r3, r2, r3
 8006d16:	69ba      	ldr	r2, [r7, #24]
 8006d18:	4313      	orrs	r3, r2
 8006d1a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	69ba      	ldr	r2, [r7, #24]
 8006d20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	685b      	ldr	r3, [r3, #4]
 8006d26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	f000 80e0 	beq.w	8006ef0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006d30:	4b2f      	ldr	r3, [pc, #188]	; (8006df0 <HAL_GPIO_Init+0x238>)
 8006d32:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006d36:	4a2e      	ldr	r2, [pc, #184]	; (8006df0 <HAL_GPIO_Init+0x238>)
 8006d38:	f043 0302 	orr.w	r3, r3, #2
 8006d3c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8006d40:	4b2b      	ldr	r3, [pc, #172]	; (8006df0 <HAL_GPIO_Init+0x238>)
 8006d42:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006d46:	f003 0302 	and.w	r3, r3, #2
 8006d4a:	60fb      	str	r3, [r7, #12]
 8006d4c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006d4e:	4a29      	ldr	r2, [pc, #164]	; (8006df4 <HAL_GPIO_Init+0x23c>)
 8006d50:	69fb      	ldr	r3, [r7, #28]
 8006d52:	089b      	lsrs	r3, r3, #2
 8006d54:	3302      	adds	r3, #2
 8006d56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006d5c:	69fb      	ldr	r3, [r7, #28]
 8006d5e:	f003 0303 	and.w	r3, r3, #3
 8006d62:	009b      	lsls	r3, r3, #2
 8006d64:	220f      	movs	r2, #15
 8006d66:	fa02 f303 	lsl.w	r3, r2, r3
 8006d6a:	43db      	mvns	r3, r3
 8006d6c:	69ba      	ldr	r2, [r7, #24]
 8006d6e:	4013      	ands	r3, r2
 8006d70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	4a20      	ldr	r2, [pc, #128]	; (8006df8 <HAL_GPIO_Init+0x240>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d052      	beq.n	8006e20 <HAL_GPIO_Init+0x268>
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	4a1f      	ldr	r2, [pc, #124]	; (8006dfc <HAL_GPIO_Init+0x244>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d031      	beq.n	8006de6 <HAL_GPIO_Init+0x22e>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	4a1e      	ldr	r2, [pc, #120]	; (8006e00 <HAL_GPIO_Init+0x248>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d02b      	beq.n	8006de2 <HAL_GPIO_Init+0x22a>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	4a1d      	ldr	r2, [pc, #116]	; (8006e04 <HAL_GPIO_Init+0x24c>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d025      	beq.n	8006dde <HAL_GPIO_Init+0x226>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	4a1c      	ldr	r2, [pc, #112]	; (8006e08 <HAL_GPIO_Init+0x250>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d01f      	beq.n	8006dda <HAL_GPIO_Init+0x222>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	4a1b      	ldr	r2, [pc, #108]	; (8006e0c <HAL_GPIO_Init+0x254>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d019      	beq.n	8006dd6 <HAL_GPIO_Init+0x21e>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	4a1a      	ldr	r2, [pc, #104]	; (8006e10 <HAL_GPIO_Init+0x258>)
 8006da6:	4293      	cmp	r3, r2
 8006da8:	d013      	beq.n	8006dd2 <HAL_GPIO_Init+0x21a>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	4a19      	ldr	r2, [pc, #100]	; (8006e14 <HAL_GPIO_Init+0x25c>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d00d      	beq.n	8006dce <HAL_GPIO_Init+0x216>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	4a18      	ldr	r2, [pc, #96]	; (8006e18 <HAL_GPIO_Init+0x260>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d007      	beq.n	8006dca <HAL_GPIO_Init+0x212>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	4a17      	ldr	r2, [pc, #92]	; (8006e1c <HAL_GPIO_Init+0x264>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d101      	bne.n	8006dc6 <HAL_GPIO_Init+0x20e>
 8006dc2:	2309      	movs	r3, #9
 8006dc4:	e02d      	b.n	8006e22 <HAL_GPIO_Init+0x26a>
 8006dc6:	230a      	movs	r3, #10
 8006dc8:	e02b      	b.n	8006e22 <HAL_GPIO_Init+0x26a>
 8006dca:	2308      	movs	r3, #8
 8006dcc:	e029      	b.n	8006e22 <HAL_GPIO_Init+0x26a>
 8006dce:	2307      	movs	r3, #7
 8006dd0:	e027      	b.n	8006e22 <HAL_GPIO_Init+0x26a>
 8006dd2:	2306      	movs	r3, #6
 8006dd4:	e025      	b.n	8006e22 <HAL_GPIO_Init+0x26a>
 8006dd6:	2305      	movs	r3, #5
 8006dd8:	e023      	b.n	8006e22 <HAL_GPIO_Init+0x26a>
 8006dda:	2304      	movs	r3, #4
 8006ddc:	e021      	b.n	8006e22 <HAL_GPIO_Init+0x26a>
 8006dde:	2303      	movs	r3, #3
 8006de0:	e01f      	b.n	8006e22 <HAL_GPIO_Init+0x26a>
 8006de2:	2302      	movs	r3, #2
 8006de4:	e01d      	b.n	8006e22 <HAL_GPIO_Init+0x26a>
 8006de6:	2301      	movs	r3, #1
 8006de8:	e01b      	b.n	8006e22 <HAL_GPIO_Init+0x26a>
 8006dea:	bf00      	nop
 8006dec:	58000080 	.word	0x58000080
 8006df0:	58024400 	.word	0x58024400
 8006df4:	58000400 	.word	0x58000400
 8006df8:	58020000 	.word	0x58020000
 8006dfc:	58020400 	.word	0x58020400
 8006e00:	58020800 	.word	0x58020800
 8006e04:	58020c00 	.word	0x58020c00
 8006e08:	58021000 	.word	0x58021000
 8006e0c:	58021400 	.word	0x58021400
 8006e10:	58021800 	.word	0x58021800
 8006e14:	58021c00 	.word	0x58021c00
 8006e18:	58022000 	.word	0x58022000
 8006e1c:	58022400 	.word	0x58022400
 8006e20:	2300      	movs	r3, #0
 8006e22:	69fa      	ldr	r2, [r7, #28]
 8006e24:	f002 0203 	and.w	r2, r2, #3
 8006e28:	0092      	lsls	r2, r2, #2
 8006e2a:	4093      	lsls	r3, r2
 8006e2c:	69ba      	ldr	r2, [r7, #24]
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006e32:	4938      	ldr	r1, [pc, #224]	; (8006f14 <HAL_GPIO_Init+0x35c>)
 8006e34:	69fb      	ldr	r3, [r7, #28]
 8006e36:	089b      	lsrs	r3, r3, #2
 8006e38:	3302      	adds	r3, #2
 8006e3a:	69ba      	ldr	r2, [r7, #24]
 8006e3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8006e40:	697b      	ldr	r3, [r7, #20]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006e46:	693b      	ldr	r3, [r7, #16]
 8006e48:	43db      	mvns	r3, r3
 8006e4a:	69ba      	ldr	r2, [r7, #24]
 8006e4c:	4013      	ands	r3, r2
 8006e4e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	685b      	ldr	r3, [r3, #4]
 8006e54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d003      	beq.n	8006e64 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8006e5c:	69ba      	ldr	r2, [r7, #24]
 8006e5e:	693b      	ldr	r3, [r7, #16]
 8006e60:	4313      	orrs	r3, r2
 8006e62:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	69ba      	ldr	r2, [r7, #24]
 8006e68:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006e70:	693b      	ldr	r3, [r7, #16]
 8006e72:	43db      	mvns	r3, r3
 8006e74:	69ba      	ldr	r2, [r7, #24]
 8006e76:	4013      	ands	r3, r2
 8006e78:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006e7a:	683b      	ldr	r3, [r7, #0]
 8006e7c:	685b      	ldr	r3, [r3, #4]
 8006e7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d003      	beq.n	8006e8e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8006e86:	69ba      	ldr	r2, [r7, #24]
 8006e88:	693b      	ldr	r3, [r7, #16]
 8006e8a:	4313      	orrs	r3, r2
 8006e8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8006e8e:	697b      	ldr	r3, [r7, #20]
 8006e90:	69ba      	ldr	r2, [r7, #24]
 8006e92:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006e94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006e9c:	693b      	ldr	r3, [r7, #16]
 8006e9e:	43db      	mvns	r3, r3
 8006ea0:	69ba      	ldr	r2, [r7, #24]
 8006ea2:	4013      	ands	r3, r2
 8006ea4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	685b      	ldr	r3, [r3, #4]
 8006eaa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d003      	beq.n	8006eba <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8006eb2:	69ba      	ldr	r2, [r7, #24]
 8006eb4:	693b      	ldr	r3, [r7, #16]
 8006eb6:	4313      	orrs	r3, r2
 8006eb8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8006eba:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006ebe:	69bb      	ldr	r3, [r7, #24]
 8006ec0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006ec2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ec6:	685b      	ldr	r3, [r3, #4]
 8006ec8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006eca:	693b      	ldr	r3, [r7, #16]
 8006ecc:	43db      	mvns	r3, r3
 8006ece:	69ba      	ldr	r2, [r7, #24]
 8006ed0:	4013      	ands	r3, r2
 8006ed2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d003      	beq.n	8006ee8 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8006ee0:	69ba      	ldr	r2, [r7, #24]
 8006ee2:	693b      	ldr	r3, [r7, #16]
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8006ee8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006eec:	69bb      	ldr	r3, [r7, #24]
 8006eee:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8006ef0:	69fb      	ldr	r3, [r7, #28]
 8006ef2:	3301      	adds	r3, #1
 8006ef4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	681a      	ldr	r2, [r3, #0]
 8006efa:	69fb      	ldr	r3, [r7, #28]
 8006efc:	fa22 f303 	lsr.w	r3, r2, r3
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	f47f ae63 	bne.w	8006bcc <HAL_GPIO_Init+0x14>
  }
}
 8006f06:	bf00      	nop
 8006f08:	3724      	adds	r7, #36	; 0x24
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f10:	4770      	bx	lr
 8006f12:	bf00      	nop
 8006f14:	58000400 	.word	0x58000400

08006f18 <HAL_HSEM_Take>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_HSEM_Take(uint32_t SemID, uint32_t ProcessID)
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b083      	sub	sp, #12
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
 8006f20:	6039      	str	r1, [r7, #0]
    /*take success when MasterID and ProcessID match and take bit set*/
    return HAL_OK;
  }
#else
  /* First step  write R register with MasterID, processID and take bit=1*/
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT | HSEM_R_LOCK);
 8006f22:	490c      	ldr	r1, [pc, #48]	; (8006f54 <HAL_HSEM_Take+0x3c>)
 8006f24:	683a      	ldr	r2, [r7, #0]
 8006f26:	4b0c      	ldr	r3, [pc, #48]	; (8006f58 <HAL_HSEM_Take+0x40>)
 8006f28:	4313      	orrs	r3, r2
 8006f2a:	687a      	ldr	r2, [r7, #4]
 8006f2c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  /* second step : read the R register . Take achieved if MasterID and processID match and take bit set to 1 */
  if (HSEM->R[SemID] == (ProcessID | HSEM_CR_COREID_CURRENT | HSEM_R_LOCK))
 8006f30:	4a08      	ldr	r2, [pc, #32]	; (8006f54 <HAL_HSEM_Take+0x3c>)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006f38:	6839      	ldr	r1, [r7, #0]
 8006f3a:	4b07      	ldr	r3, [pc, #28]	; (8006f58 <HAL_HSEM_Take+0x40>)
 8006f3c:	430b      	orrs	r3, r1
 8006f3e:	429a      	cmp	r2, r3
 8006f40:	d101      	bne.n	8006f46 <HAL_HSEM_Take+0x2e>
  {
    /*take success when MasterID and ProcessID match and take bit set*/
    return HAL_OK;
 8006f42:	2300      	movs	r3, #0
 8006f44:	e000      	b.n	8006f48 <HAL_HSEM_Take+0x30>
  }
#endif

  /* Semaphore take fails*/
  return HAL_ERROR;
 8006f46:	2301      	movs	r3, #1
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	370c      	adds	r7, #12
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f52:	4770      	bx	lr
 8006f54:	58026400 	.word	0x58026400
 8006f58:	80000300 	.word	0x80000300

08006f5c <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8006f5c:	b480      	push	{r7}
 8006f5e:	b083      	sub	sp, #12
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8006f64:	4a08      	ldr	r2, [pc, #32]	; (8006f88 <HAL_HSEM_FastTake+0x2c>)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	3320      	adds	r3, #32
 8006f6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f6e:	4a07      	ldr	r2, [pc, #28]	; (8006f8c <HAL_HSEM_FastTake+0x30>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d101      	bne.n	8006f78 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8006f74:	2300      	movs	r3, #0
 8006f76:	e000      	b.n	8006f7a <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8006f78:	2301      	movs	r3, #1
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	370c      	adds	r7, #12
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f84:	4770      	bx	lr
 8006f86:	bf00      	nop
 8006f88:	58026400 	.word	0x58026400
 8006f8c:	80000300 	.word	0x80000300

08006f90 <HAL_HSEM_IsSemTaken>:
  * @brief  Check semaphore state Taken or not.
  * @param  SemID: semaphore ID
  * @retval HAL HSEM state
  */
uint32_t HAL_HSEM_IsSemTaken(uint32_t SemID)
{
 8006f90:	b480      	push	{r7}
 8006f92:	b083      	sub	sp, #12
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
  return (((HSEM->R[SemID] & HSEM_R_LOCK) != 0U) ? 1UL : 0UL);
 8006f98:	4a07      	ldr	r2, [pc, #28]	; (8006fb8 <HAL_HSEM_IsSemTaken+0x28>)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	da01      	bge.n	8006fa8 <HAL_HSEM_IsSemTaken+0x18>
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	e000      	b.n	8006faa <HAL_HSEM_IsSemTaken+0x1a>
 8006fa8:	2300      	movs	r3, #0
}
 8006faa:	4618      	mov	r0, r3
 8006fac:	370c      	adds	r7, #12
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb4:	4770      	bx	lr
 8006fb6:	bf00      	nop
 8006fb8:	58026400 	.word	0x58026400

08006fbc <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b083      	sub	sp, #12
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
 8006fc4:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8006fc6:	4906      	ldr	r1, [pc, #24]	; (8006fe0 <HAL_HSEM_Release+0x24>)
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8006fd4:	bf00      	nop
 8006fd6:	370c      	adds	r7, #12
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fde:	4770      	bx	lr
 8006fe0:	58026400 	.word	0x58026400

08006fe4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b082      	sub	sp, #8
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d101      	bne.n	8006ff6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006ff2:	2301      	movs	r3, #1
 8006ff4:	e07f      	b.n	80070f6 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006ffc:	b2db      	uxtb	r3, r3
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d106      	bne.n	8007010 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2200      	movs	r2, #0
 8007006:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f7f9 fdf2 	bl	8000bf4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2224      	movs	r2, #36	; 0x24
 8007014:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	681a      	ldr	r2, [r3, #0]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f022 0201 	bic.w	r2, r2, #1
 8007026:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	685a      	ldr	r2, [r3, #4]
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007034:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	689a      	ldr	r2, [r3, #8]
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007044:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	68db      	ldr	r3, [r3, #12]
 800704a:	2b01      	cmp	r3, #1
 800704c:	d107      	bne.n	800705e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	689a      	ldr	r2, [r3, #8]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800705a:	609a      	str	r2, [r3, #8]
 800705c:	e006      	b.n	800706c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	689a      	ldr	r2, [r3, #8]
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800706a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	68db      	ldr	r3, [r3, #12]
 8007070:	2b02      	cmp	r3, #2
 8007072:	d104      	bne.n	800707e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800707c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	6859      	ldr	r1, [r3, #4]
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681a      	ldr	r2, [r3, #0]
 8007088:	4b1d      	ldr	r3, [pc, #116]	; (8007100 <HAL_I2C_Init+0x11c>)
 800708a:	430b      	orrs	r3, r1
 800708c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	68da      	ldr	r2, [r3, #12]
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800709c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	691a      	ldr	r2, [r3, #16]
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	695b      	ldr	r3, [r3, #20]
 80070a6:	ea42 0103 	orr.w	r1, r2, r3
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	699b      	ldr	r3, [r3, #24]
 80070ae:	021a      	lsls	r2, r3, #8
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	430a      	orrs	r2, r1
 80070b6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	69d9      	ldr	r1, [r3, #28]
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6a1a      	ldr	r2, [r3, #32]
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	430a      	orrs	r2, r1
 80070c6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	681a      	ldr	r2, [r3, #0]
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f042 0201 	orr.w	r2, r2, #1
 80070d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2200      	movs	r2, #0
 80070dc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2220      	movs	r2, #32
 80070e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2200      	movs	r2, #0
 80070ea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2200      	movs	r2, #0
 80070f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80070f4:	2300      	movs	r3, #0
}
 80070f6:	4618      	mov	r0, r3
 80070f8:	3708      	adds	r7, #8
 80070fa:	46bd      	mov	sp, r7
 80070fc:	bd80      	pop	{r7, pc}
 80070fe:	bf00      	nop
 8007100:	02008000 	.word	0x02008000

08007104 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007104:	b480      	push	{r7}
 8007106:	b083      	sub	sp, #12
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
 800710c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007114:	b2db      	uxtb	r3, r3
 8007116:	2b20      	cmp	r3, #32
 8007118:	d138      	bne.n	800718c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007120:	2b01      	cmp	r3, #1
 8007122:	d101      	bne.n	8007128 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007124:	2302      	movs	r3, #2
 8007126:	e032      	b.n	800718e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2201      	movs	r2, #1
 800712c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2224      	movs	r2, #36	; 0x24
 8007134:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	681a      	ldr	r2, [r3, #0]
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f022 0201 	bic.w	r2, r2, #1
 8007146:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	681a      	ldr	r2, [r3, #0]
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007156:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	6819      	ldr	r1, [r3, #0]
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	683a      	ldr	r2, [r7, #0]
 8007164:	430a      	orrs	r2, r1
 8007166:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	681a      	ldr	r2, [r3, #0]
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f042 0201 	orr.w	r2, r2, #1
 8007176:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2220      	movs	r2, #32
 800717c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2200      	movs	r2, #0
 8007184:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007188:	2300      	movs	r3, #0
 800718a:	e000      	b.n	800718e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800718c:	2302      	movs	r3, #2
  }
}
 800718e:	4618      	mov	r0, r3
 8007190:	370c      	adds	r7, #12
 8007192:	46bd      	mov	sp, r7
 8007194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007198:	4770      	bx	lr

0800719a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800719a:	b480      	push	{r7}
 800719c:	b085      	sub	sp, #20
 800719e:	af00      	add	r7, sp, #0
 80071a0:	6078      	str	r0, [r7, #4]
 80071a2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80071aa:	b2db      	uxtb	r3, r3
 80071ac:	2b20      	cmp	r3, #32
 80071ae:	d139      	bne.n	8007224 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80071b6:	2b01      	cmp	r3, #1
 80071b8:	d101      	bne.n	80071be <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80071ba:	2302      	movs	r3, #2
 80071bc:	e033      	b.n	8007226 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2201      	movs	r2, #1
 80071c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2224      	movs	r2, #36	; 0x24
 80071ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	681a      	ldr	r2, [r3, #0]
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f022 0201 	bic.w	r2, r2, #1
 80071dc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80071ec:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	021b      	lsls	r3, r3, #8
 80071f2:	68fa      	ldr	r2, [r7, #12]
 80071f4:	4313      	orrs	r3, r2
 80071f6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	68fa      	ldr	r2, [r7, #12]
 80071fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	681a      	ldr	r2, [r3, #0]
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f042 0201 	orr.w	r2, r2, #1
 800720e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2220      	movs	r2, #32
 8007214:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2200      	movs	r2, #0
 800721c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007220:	2300      	movs	r3, #0
 8007222:	e000      	b.n	8007226 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007224:	2302      	movs	r3, #2
  }
}
 8007226:	4618      	mov	r0, r3
 8007228:	3714      	adds	r7, #20
 800722a:	46bd      	mov	sp, r7
 800722c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007230:	4770      	bx	lr
	...

08007234 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C5 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C5 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8007234:	b480      	push	{r7}
 8007236:	b085      	sub	sp, #20
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800723c:	4b0d      	ldr	r3, [pc, #52]	; (8007274 <HAL_I2CEx_EnableFastModePlus+0x40>)
 800723e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007242:	4a0c      	ldr	r2, [pc, #48]	; (8007274 <HAL_I2CEx_EnableFastModePlus+0x40>)
 8007244:	f043 0302 	orr.w	r3, r3, #2
 8007248:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800724c:	4b09      	ldr	r3, [pc, #36]	; (8007274 <HAL_I2CEx_EnableFastModePlus+0x40>)
 800724e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007252:	f003 0302 	and.w	r3, r3, #2
 8007256:	60fb      	str	r3, [r7, #12]
 8007258:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->PMCR, (uint32_t)ConfigFastModePlus);
 800725a:	4b07      	ldr	r3, [pc, #28]	; (8007278 <HAL_I2CEx_EnableFastModePlus+0x44>)
 800725c:	685a      	ldr	r2, [r3, #4]
 800725e:	4906      	ldr	r1, [pc, #24]	; (8007278 <HAL_I2CEx_EnableFastModePlus+0x44>)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	4313      	orrs	r3, r2
 8007264:	604b      	str	r3, [r1, #4]
}
 8007266:	bf00      	nop
 8007268:	3714      	adds	r7, #20
 800726a:	46bd      	mov	sp, r7
 800726c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007270:	4770      	bx	lr
 8007272:	bf00      	nop
 8007274:	58024400 	.word	0x58024400
 8007278:	58000400 	.word	0x58000400

0800727c <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b084      	sub	sp, #16
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d101      	bne.n	800728e <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800728a:	2301      	movs	r3, #1
 800728c:	e038      	b.n	8007300 <HAL_IWDG_Init+0x84>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8007296:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f245 5255 	movw	r2, #21845	; 0x5555
 80072a0:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	687a      	ldr	r2, [r7, #4]
 80072a8:	6852      	ldr	r2, [r2, #4]
 80072aa:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	687a      	ldr	r2, [r7, #4]
 80072b2:	6892      	ldr	r2, [r2, #8]
 80072b4:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80072b6:	f7fb fc65 	bl	8002b84 <HAL_GetTick>
 80072ba:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 80072bc:	e008      	b.n	80072d0 <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80072be:	f7fb fc61 	bl	8002b84 <HAL_GetTick>
 80072c2:	4602      	mov	r2, r0
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	1ad3      	subs	r3, r2, r3
 80072c8:	2b30      	cmp	r3, #48	; 0x30
 80072ca:	d901      	bls.n	80072d0 <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 80072cc:	2303      	movs	r3, #3
 80072ce:	e017      	b.n	8007300 <HAL_IWDG_Init+0x84>
  while (hiwdg->Instance->SR != 0x00u)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	68db      	ldr	r3, [r3, #12]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d1f1      	bne.n	80072be <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	691a      	ldr	r2, [r3, #16]
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	68db      	ldr	r3, [r3, #12]
 80072e4:	429a      	cmp	r2, r3
 80072e6:	d005      	beq.n	80072f4 <HAL_IWDG_Init+0x78>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	687a      	ldr	r2, [r7, #4]
 80072ee:	68d2      	ldr	r2, [r2, #12]
 80072f0:	611a      	str	r2, [r3, #16]
 80072f2:	e004      	b.n	80072fe <HAL_IWDG_Init+0x82>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80072fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80072fe:	2300      	movs	r3, #0
}
 8007300:	4618      	mov	r0, r3
 8007302:	3710      	adds	r7, #16
 8007304:	46bd      	mov	sp, r7
 8007306:	bd80      	pop	{r7, pc}

08007308 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8007308:	b480      	push	{r7}
 800730a:	b083      	sub	sp, #12
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8007318:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800731a:	2300      	movs	r3, #0
}
 800731c:	4618      	mov	r0, r3
 800731e:	370c      	adds	r7, #12
 8007320:	46bd      	mov	sp, r7
 8007322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007326:	4770      	bx	lr

08007328 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007328:	b580      	push	{r7, lr}
 800732a:	b084      	sub	sp, #16
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8007330:	4b29      	ldr	r3, [pc, #164]	; (80073d8 <HAL_PWREx_ConfigSupply+0xb0>)
 8007332:	68db      	ldr	r3, [r3, #12]
 8007334:	f003 0307 	and.w	r3, r3, #7
 8007338:	2b06      	cmp	r3, #6
 800733a:	d00a      	beq.n	8007352 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800733c:	4b26      	ldr	r3, [pc, #152]	; (80073d8 <HAL_PWREx_ConfigSupply+0xb0>)
 800733e:	68db      	ldr	r3, [r3, #12]
 8007340:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007344:	687a      	ldr	r2, [r7, #4]
 8007346:	429a      	cmp	r2, r3
 8007348:	d001      	beq.n	800734e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800734a:	2301      	movs	r3, #1
 800734c:	e040      	b.n	80073d0 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800734e:	2300      	movs	r3, #0
 8007350:	e03e      	b.n	80073d0 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007352:	4b21      	ldr	r3, [pc, #132]	; (80073d8 <HAL_PWREx_ConfigSupply+0xb0>)
 8007354:	68db      	ldr	r3, [r3, #12]
 8007356:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 800735a:	491f      	ldr	r1, [pc, #124]	; (80073d8 <HAL_PWREx_ConfigSupply+0xb0>)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	4313      	orrs	r3, r2
 8007360:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8007362:	f7fb fc0f 	bl	8002b84 <HAL_GetTick>
 8007366:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007368:	e009      	b.n	800737e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800736a:	f7fb fc0b 	bl	8002b84 <HAL_GetTick>
 800736e:	4602      	mov	r2, r0
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	1ad3      	subs	r3, r2, r3
 8007374:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007378:	d901      	bls.n	800737e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800737a:	2301      	movs	r3, #1
 800737c:	e028      	b.n	80073d0 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800737e:	4b16      	ldr	r3, [pc, #88]	; (80073d8 <HAL_PWREx_ConfigSupply+0xb0>)
 8007380:	685b      	ldr	r3, [r3, #4]
 8007382:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007386:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800738a:	d1ee      	bne.n	800736a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2b1e      	cmp	r3, #30
 8007390:	d008      	beq.n	80073a4 <HAL_PWREx_ConfigSupply+0x7c>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2b2e      	cmp	r3, #46	; 0x2e
 8007396:	d005      	beq.n	80073a4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2b1d      	cmp	r3, #29
 800739c:	d002      	beq.n	80073a4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2b2d      	cmp	r3, #45	; 0x2d
 80073a2:	d114      	bne.n	80073ce <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80073a4:	f7fb fbee 	bl	8002b84 <HAL_GetTick>
 80073a8:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80073aa:	e009      	b.n	80073c0 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80073ac:	f7fb fbea 	bl	8002b84 <HAL_GetTick>
 80073b0:	4602      	mov	r2, r0
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	1ad3      	subs	r3, r2, r3
 80073b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80073ba:	d901      	bls.n	80073c0 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80073bc:	2301      	movs	r3, #1
 80073be:	e007      	b.n	80073d0 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80073c0:	4b05      	ldr	r3, [pc, #20]	; (80073d8 <HAL_PWREx_ConfigSupply+0xb0>)
 80073c2:	68db      	ldr	r3, [r3, #12]
 80073c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80073c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80073cc:	d1ee      	bne.n	80073ac <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80073ce:	2300      	movs	r3, #0
}
 80073d0:	4618      	mov	r0, r3
 80073d2:	3710      	adds	r7, #16
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}
 80073d8:	58024800 	.word	0x58024800

080073dc <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b086      	sub	sp, #24
 80073e0:	af02      	add	r7, sp, #8
 80073e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80073e4:	f7fb fbce 	bl	8002b84 <HAL_GetTick>
 80073e8:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d101      	bne.n	80073f4 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80073f0:	2301      	movs	r3, #1
 80073f2:	e05f      	b.n	80074b4 <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80073fa:	b2db      	uxtb	r3, r3
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d107      	bne.n	8007410 <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8007400:	6878      	ldr	r0, [r7, #4]
 8007402:	f7f9 ff0f 	bl	8001224 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8007406:	f241 3188 	movw	r1, #5000	; 0x1388
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	f000 f85a 	bl	80074c4 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	689b      	ldr	r3, [r3, #8]
 800741e:	3b01      	subs	r3, #1
 8007420:	021a      	lsls	r2, r3, #8
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	430a      	orrs	r2, r1
 8007428:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800742e:	9300      	str	r3, [sp, #0]
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	2200      	movs	r2, #0
 8007434:	2120      	movs	r1, #32
 8007436:	6878      	ldr	r0, [r7, #4]
 8007438:	f000 f852 	bl	80074e0 <QSPI_WaitFlagStateUntilTimeout>
 800743c:	4603      	mov	r3, r0
 800743e:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8007440:	7afb      	ldrb	r3, [r7, #11]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d135      	bne.n	80074b2 <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	681a      	ldr	r2, [r3, #0]
 800744c:	4b1b      	ldr	r3, [pc, #108]	; (80074bc <HAL_QSPI_Init+0xe0>)
 800744e:	4013      	ands	r3, r2
 8007450:	687a      	ldr	r2, [r7, #4]
 8007452:	6852      	ldr	r2, [r2, #4]
 8007454:	0611      	lsls	r1, r2, #24
 8007456:	687a      	ldr	r2, [r7, #4]
 8007458:	68d2      	ldr	r2, [r2, #12]
 800745a:	4311      	orrs	r1, r2
 800745c:	687a      	ldr	r2, [r7, #4]
 800745e:	69d2      	ldr	r2, [r2, #28]
 8007460:	4311      	orrs	r1, r2
 8007462:	687a      	ldr	r2, [r7, #4]
 8007464:	6a12      	ldr	r2, [r2, #32]
 8007466:	4311      	orrs	r1, r2
 8007468:	687a      	ldr	r2, [r7, #4]
 800746a:	6812      	ldr	r2, [r2, #0]
 800746c:	430b      	orrs	r3, r1
 800746e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	685a      	ldr	r2, [r3, #4]
 8007476:	4b12      	ldr	r3, [pc, #72]	; (80074c0 <HAL_QSPI_Init+0xe4>)
 8007478:	4013      	ands	r3, r2
 800747a:	687a      	ldr	r2, [r7, #4]
 800747c:	6912      	ldr	r2, [r2, #16]
 800747e:	0411      	lsls	r1, r2, #16
 8007480:	687a      	ldr	r2, [r7, #4]
 8007482:	6952      	ldr	r2, [r2, #20]
 8007484:	4311      	orrs	r1, r2
 8007486:	687a      	ldr	r2, [r7, #4]
 8007488:	6992      	ldr	r2, [r2, #24]
 800748a:	4311      	orrs	r1, r2
 800748c:	687a      	ldr	r2, [r7, #4]
 800748e:	6812      	ldr	r2, [r2, #0]
 8007490:	430b      	orrs	r3, r1
 8007492:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	681a      	ldr	r2, [r3, #0]
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f042 0201 	orr.w	r2, r2, #1
 80074a2:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2200      	movs	r2, #0
 80074a8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2201      	movs	r2, #1
 80074ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 80074b2:	7afb      	ldrb	r3, [r7, #11]
}
 80074b4:	4618      	mov	r0, r3
 80074b6:	3710      	adds	r7, #16
 80074b8:	46bd      	mov	sp, r7
 80074ba:	bd80      	pop	{r7, pc}
 80074bc:	00ffff2f 	.word	0x00ffff2f
 80074c0:	ffe0f8fe 	.word	0xffe0f8fe

080074c4 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b083      	sub	sp, #12
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
 80074cc:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	683a      	ldr	r2, [r7, #0]
 80074d2:	649a      	str	r2, [r3, #72]	; 0x48
}
 80074d4:	bf00      	nop
 80074d6:	370c      	adds	r7, #12
 80074d8:	46bd      	mov	sp, r7
 80074da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074de:	4770      	bx	lr

080074e0 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b084      	sub	sp, #16
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	60f8      	str	r0, [r7, #12]
 80074e8:	60b9      	str	r1, [r7, #8]
 80074ea:	603b      	str	r3, [r7, #0]
 80074ec:	4613      	mov	r3, r2
 80074ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80074f0:	e01a      	b.n	8007528 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80074f2:	69bb      	ldr	r3, [r7, #24]
 80074f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80074f8:	d016      	beq.n	8007528 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80074fa:	f7fb fb43 	bl	8002b84 <HAL_GetTick>
 80074fe:	4602      	mov	r2, r0
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	1ad3      	subs	r3, r2, r3
 8007504:	69ba      	ldr	r2, [r7, #24]
 8007506:	429a      	cmp	r2, r3
 8007508:	d302      	bcc.n	8007510 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800750a:	69bb      	ldr	r3, [r7, #24]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d10b      	bne.n	8007528 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2204      	movs	r2, #4
 8007514:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800751c:	f043 0201 	orr.w	r2, r3, #1
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 8007524:	2301      	movs	r3, #1
 8007526:	e00e      	b.n	8007546 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	689a      	ldr	r2, [r3, #8]
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	4013      	ands	r3, r2
 8007532:	2b00      	cmp	r3, #0
 8007534:	bf14      	ite	ne
 8007536:	2301      	movne	r3, #1
 8007538:	2300      	moveq	r3, #0
 800753a:	b2db      	uxtb	r3, r3
 800753c:	461a      	mov	r2, r3
 800753e:	79fb      	ldrb	r3, [r7, #7]
 8007540:	429a      	cmp	r2, r3
 8007542:	d1d6      	bne.n	80074f2 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007544:	2300      	movs	r3, #0
}
 8007546:	4618      	mov	r0, r3
 8007548:	3710      	adds	r7, #16
 800754a:	46bd      	mov	sp, r7
 800754c:	bd80      	pop	{r7, pc}
	...

08007550 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b08c      	sub	sp, #48	; 0x30
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d101      	bne.n	8007562 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800755e:	2301      	movs	r3, #1
 8007560:	e3ff      	b.n	8007d62 <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f003 0301 	and.w	r3, r3, #1
 800756a:	2b00      	cmp	r3, #0
 800756c:	f000 8087 	beq.w	800767e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007570:	4b99      	ldr	r3, [pc, #612]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 8007572:	691b      	ldr	r3, [r3, #16]
 8007574:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007578:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800757a:	4b97      	ldr	r3, [pc, #604]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 800757c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800757e:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007580:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007582:	2b10      	cmp	r3, #16
 8007584:	d007      	beq.n	8007596 <HAL_RCC_OscConfig+0x46>
 8007586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007588:	2b18      	cmp	r3, #24
 800758a:	d110      	bne.n	80075ae <HAL_RCC_OscConfig+0x5e>
 800758c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800758e:	f003 0303 	and.w	r3, r3, #3
 8007592:	2b02      	cmp	r3, #2
 8007594:	d10b      	bne.n	80075ae <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007596:	4b90      	ldr	r3, [pc, #576]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d06c      	beq.n	800767c <HAL_RCC_OscConfig+0x12c>
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	685b      	ldr	r3, [r3, #4]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d168      	bne.n	800767c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80075aa:	2301      	movs	r3, #1
 80075ac:	e3d9      	b.n	8007d62 <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	685b      	ldr	r3, [r3, #4]
 80075b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80075b6:	d106      	bne.n	80075c6 <HAL_RCC_OscConfig+0x76>
 80075b8:	4b87      	ldr	r3, [pc, #540]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	4a86      	ldr	r2, [pc, #536]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 80075be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80075c2:	6013      	str	r3, [r2, #0]
 80075c4:	e02e      	b.n	8007624 <HAL_RCC_OscConfig+0xd4>
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	685b      	ldr	r3, [r3, #4]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d10c      	bne.n	80075e8 <HAL_RCC_OscConfig+0x98>
 80075ce:	4b82      	ldr	r3, [pc, #520]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	4a81      	ldr	r2, [pc, #516]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 80075d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80075d8:	6013      	str	r3, [r2, #0]
 80075da:	4b7f      	ldr	r3, [pc, #508]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4a7e      	ldr	r2, [pc, #504]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 80075e0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80075e4:	6013      	str	r3, [r2, #0]
 80075e6:	e01d      	b.n	8007624 <HAL_RCC_OscConfig+0xd4>
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	685b      	ldr	r3, [r3, #4]
 80075ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80075f0:	d10c      	bne.n	800760c <HAL_RCC_OscConfig+0xbc>
 80075f2:	4b79      	ldr	r3, [pc, #484]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	4a78      	ldr	r2, [pc, #480]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 80075f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80075fc:	6013      	str	r3, [r2, #0]
 80075fe:	4b76      	ldr	r3, [pc, #472]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	4a75      	ldr	r2, [pc, #468]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 8007604:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007608:	6013      	str	r3, [r2, #0]
 800760a:	e00b      	b.n	8007624 <HAL_RCC_OscConfig+0xd4>
 800760c:	4b72      	ldr	r3, [pc, #456]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	4a71      	ldr	r2, [pc, #452]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 8007612:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007616:	6013      	str	r3, [r2, #0]
 8007618:	4b6f      	ldr	r3, [pc, #444]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	4a6e      	ldr	r2, [pc, #440]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 800761e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007622:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d013      	beq.n	8007654 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800762c:	f7fb faaa 	bl	8002b84 <HAL_GetTick>
 8007630:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007632:	e008      	b.n	8007646 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007634:	f7fb faa6 	bl	8002b84 <HAL_GetTick>
 8007638:	4602      	mov	r2, r0
 800763a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800763c:	1ad3      	subs	r3, r2, r3
 800763e:	2b64      	cmp	r3, #100	; 0x64
 8007640:	d901      	bls.n	8007646 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8007642:	2303      	movs	r3, #3
 8007644:	e38d      	b.n	8007d62 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007646:	4b64      	ldr	r3, [pc, #400]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800764e:	2b00      	cmp	r3, #0
 8007650:	d0f0      	beq.n	8007634 <HAL_RCC_OscConfig+0xe4>
 8007652:	e014      	b.n	800767e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007654:	f7fb fa96 	bl	8002b84 <HAL_GetTick>
 8007658:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800765a:	e008      	b.n	800766e <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800765c:	f7fb fa92 	bl	8002b84 <HAL_GetTick>
 8007660:	4602      	mov	r2, r0
 8007662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007664:	1ad3      	subs	r3, r2, r3
 8007666:	2b64      	cmp	r3, #100	; 0x64
 8007668:	d901      	bls.n	800766e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800766a:	2303      	movs	r3, #3
 800766c:	e379      	b.n	8007d62 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800766e:	4b5a      	ldr	r3, [pc, #360]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007676:	2b00      	cmp	r3, #0
 8007678:	d1f0      	bne.n	800765c <HAL_RCC_OscConfig+0x10c>
 800767a:	e000      	b.n	800767e <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800767c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f003 0302 	and.w	r3, r3, #2
 8007686:	2b00      	cmp	r3, #0
 8007688:	f000 80ae 	beq.w	80077e8 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800768c:	4b52      	ldr	r3, [pc, #328]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 800768e:	691b      	ldr	r3, [r3, #16]
 8007690:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007694:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007696:	4b50      	ldr	r3, [pc, #320]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 8007698:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800769a:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800769c:	6a3b      	ldr	r3, [r7, #32]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d007      	beq.n	80076b2 <HAL_RCC_OscConfig+0x162>
 80076a2:	6a3b      	ldr	r3, [r7, #32]
 80076a4:	2b18      	cmp	r3, #24
 80076a6:	d13a      	bne.n	800771e <HAL_RCC_OscConfig+0x1ce>
 80076a8:	69fb      	ldr	r3, [r7, #28]
 80076aa:	f003 0303 	and.w	r3, r3, #3
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d135      	bne.n	800771e <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80076b2:	4b49      	ldr	r3, [pc, #292]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f003 0304 	and.w	r3, r3, #4
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d005      	beq.n	80076ca <HAL_RCC_OscConfig+0x17a>
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	68db      	ldr	r3, [r3, #12]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d101      	bne.n	80076ca <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80076c6:	2301      	movs	r3, #1
 80076c8:	e34b      	b.n	8007d62 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80076ca:	f7fb fa67 	bl	8002b9c <HAL_GetREVID>
 80076ce:	4602      	mov	r2, r0
 80076d0:	f241 0303 	movw	r3, #4099	; 0x1003
 80076d4:	429a      	cmp	r2, r3
 80076d6:	d817      	bhi.n	8007708 <HAL_RCC_OscConfig+0x1b8>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	691b      	ldr	r3, [r3, #16]
 80076dc:	2b40      	cmp	r3, #64	; 0x40
 80076de:	d108      	bne.n	80076f2 <HAL_RCC_OscConfig+0x1a2>
 80076e0:	4b3d      	ldr	r3, [pc, #244]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 80076e2:	685b      	ldr	r3, [r3, #4]
 80076e4:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80076e8:	4a3b      	ldr	r2, [pc, #236]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 80076ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80076ee:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80076f0:	e07a      	b.n	80077e8 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80076f2:	4b39      	ldr	r3, [pc, #228]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 80076f4:	685b      	ldr	r3, [r3, #4]
 80076f6:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	691b      	ldr	r3, [r3, #16]
 80076fe:	031b      	lsls	r3, r3, #12
 8007700:	4935      	ldr	r1, [pc, #212]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 8007702:	4313      	orrs	r3, r2
 8007704:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007706:	e06f      	b.n	80077e8 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007708:	4b33      	ldr	r3, [pc, #204]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 800770a:	685b      	ldr	r3, [r3, #4]
 800770c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	691b      	ldr	r3, [r3, #16]
 8007714:	061b      	lsls	r3, r3, #24
 8007716:	4930      	ldr	r1, [pc, #192]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 8007718:	4313      	orrs	r3, r2
 800771a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800771c:	e064      	b.n	80077e8 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	68db      	ldr	r3, [r3, #12]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d045      	beq.n	80077b2 <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007726:	4b2c      	ldr	r3, [pc, #176]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	f023 0219 	bic.w	r2, r3, #25
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	68db      	ldr	r3, [r3, #12]
 8007732:	4929      	ldr	r1, [pc, #164]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 8007734:	4313      	orrs	r3, r2
 8007736:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007738:	f7fb fa24 	bl	8002b84 <HAL_GetTick>
 800773c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800773e:	e008      	b.n	8007752 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007740:	f7fb fa20 	bl	8002b84 <HAL_GetTick>
 8007744:	4602      	mov	r2, r0
 8007746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007748:	1ad3      	subs	r3, r2, r3
 800774a:	2b02      	cmp	r3, #2
 800774c:	d901      	bls.n	8007752 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 800774e:	2303      	movs	r3, #3
 8007750:	e307      	b.n	8007d62 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007752:	4b21      	ldr	r3, [pc, #132]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f003 0304 	and.w	r3, r3, #4
 800775a:	2b00      	cmp	r3, #0
 800775c:	d0f0      	beq.n	8007740 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800775e:	f7fb fa1d 	bl	8002b9c <HAL_GetREVID>
 8007762:	4602      	mov	r2, r0
 8007764:	f241 0303 	movw	r3, #4099	; 0x1003
 8007768:	429a      	cmp	r2, r3
 800776a:	d817      	bhi.n	800779c <HAL_RCC_OscConfig+0x24c>
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	691b      	ldr	r3, [r3, #16]
 8007770:	2b40      	cmp	r3, #64	; 0x40
 8007772:	d108      	bne.n	8007786 <HAL_RCC_OscConfig+0x236>
 8007774:	4b18      	ldr	r3, [pc, #96]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 8007776:	685b      	ldr	r3, [r3, #4]
 8007778:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800777c:	4a16      	ldr	r2, [pc, #88]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 800777e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007782:	6053      	str	r3, [r2, #4]
 8007784:	e030      	b.n	80077e8 <HAL_RCC_OscConfig+0x298>
 8007786:	4b14      	ldr	r3, [pc, #80]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 8007788:	685b      	ldr	r3, [r3, #4]
 800778a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	691b      	ldr	r3, [r3, #16]
 8007792:	031b      	lsls	r3, r3, #12
 8007794:	4910      	ldr	r1, [pc, #64]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 8007796:	4313      	orrs	r3, r2
 8007798:	604b      	str	r3, [r1, #4]
 800779a:	e025      	b.n	80077e8 <HAL_RCC_OscConfig+0x298>
 800779c:	4b0e      	ldr	r3, [pc, #56]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 800779e:	685b      	ldr	r3, [r3, #4]
 80077a0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	691b      	ldr	r3, [r3, #16]
 80077a8:	061b      	lsls	r3, r3, #24
 80077aa:	490b      	ldr	r1, [pc, #44]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 80077ac:	4313      	orrs	r3, r2
 80077ae:	604b      	str	r3, [r1, #4]
 80077b0:	e01a      	b.n	80077e8 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80077b2:	4b09      	ldr	r3, [pc, #36]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	4a08      	ldr	r2, [pc, #32]	; (80077d8 <HAL_RCC_OscConfig+0x288>)
 80077b8:	f023 0301 	bic.w	r3, r3, #1
 80077bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077be:	f7fb f9e1 	bl	8002b84 <HAL_GetTick>
 80077c2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80077c4:	e00a      	b.n	80077dc <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80077c6:	f7fb f9dd 	bl	8002b84 <HAL_GetTick>
 80077ca:	4602      	mov	r2, r0
 80077cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ce:	1ad3      	subs	r3, r2, r3
 80077d0:	2b02      	cmp	r3, #2
 80077d2:	d903      	bls.n	80077dc <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 80077d4:	2303      	movs	r3, #3
 80077d6:	e2c4      	b.n	8007d62 <HAL_RCC_OscConfig+0x812>
 80077d8:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80077dc:	4ba4      	ldr	r3, [pc, #656]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f003 0304 	and.w	r3, r3, #4
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d1ee      	bne.n	80077c6 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f003 0310 	and.w	r3, r3, #16
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	f000 80a9 	beq.w	8007948 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80077f6:	4b9e      	ldr	r3, [pc, #632]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 80077f8:	691b      	ldr	r3, [r3, #16]
 80077fa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80077fe:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007800:	4b9b      	ldr	r3, [pc, #620]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 8007802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007804:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007806:	69bb      	ldr	r3, [r7, #24]
 8007808:	2b08      	cmp	r3, #8
 800780a:	d007      	beq.n	800781c <HAL_RCC_OscConfig+0x2cc>
 800780c:	69bb      	ldr	r3, [r7, #24]
 800780e:	2b18      	cmp	r3, #24
 8007810:	d13a      	bne.n	8007888 <HAL_RCC_OscConfig+0x338>
 8007812:	697b      	ldr	r3, [r7, #20]
 8007814:	f003 0303 	and.w	r3, r3, #3
 8007818:	2b01      	cmp	r3, #1
 800781a:	d135      	bne.n	8007888 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800781c:	4b94      	ldr	r3, [pc, #592]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007824:	2b00      	cmp	r3, #0
 8007826:	d005      	beq.n	8007834 <HAL_RCC_OscConfig+0x2e4>
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	69db      	ldr	r3, [r3, #28]
 800782c:	2b80      	cmp	r3, #128	; 0x80
 800782e:	d001      	beq.n	8007834 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8007830:	2301      	movs	r3, #1
 8007832:	e296      	b.n	8007d62 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007834:	f7fb f9b2 	bl	8002b9c <HAL_GetREVID>
 8007838:	4602      	mov	r2, r0
 800783a:	f241 0303 	movw	r3, #4099	; 0x1003
 800783e:	429a      	cmp	r2, r3
 8007840:	d817      	bhi.n	8007872 <HAL_RCC_OscConfig+0x322>
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6a1b      	ldr	r3, [r3, #32]
 8007846:	2b20      	cmp	r3, #32
 8007848:	d108      	bne.n	800785c <HAL_RCC_OscConfig+0x30c>
 800784a:	4b89      	ldr	r3, [pc, #548]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 800784c:	685b      	ldr	r3, [r3, #4]
 800784e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8007852:	4a87      	ldr	r2, [pc, #540]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 8007854:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007858:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800785a:	e075      	b.n	8007948 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800785c:	4b84      	ldr	r3, [pc, #528]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 800785e:	685b      	ldr	r3, [r3, #4]
 8007860:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	6a1b      	ldr	r3, [r3, #32]
 8007868:	069b      	lsls	r3, r3, #26
 800786a:	4981      	ldr	r1, [pc, #516]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 800786c:	4313      	orrs	r3, r2
 800786e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007870:	e06a      	b.n	8007948 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007872:	4b7f      	ldr	r3, [pc, #508]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 8007874:	68db      	ldr	r3, [r3, #12]
 8007876:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6a1b      	ldr	r3, [r3, #32]
 800787e:	061b      	lsls	r3, r3, #24
 8007880:	497b      	ldr	r1, [pc, #492]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 8007882:	4313      	orrs	r3, r2
 8007884:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007886:	e05f      	b.n	8007948 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	69db      	ldr	r3, [r3, #28]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d042      	beq.n	8007916 <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8007890:	4b77      	ldr	r3, [pc, #476]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	4a76      	ldr	r2, [pc, #472]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 8007896:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800789a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800789c:	f7fb f972 	bl	8002b84 <HAL_GetTick>
 80078a0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80078a2:	e008      	b.n	80078b6 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80078a4:	f7fb f96e 	bl	8002b84 <HAL_GetTick>
 80078a8:	4602      	mov	r2, r0
 80078aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ac:	1ad3      	subs	r3, r2, r3
 80078ae:	2b02      	cmp	r3, #2
 80078b0:	d901      	bls.n	80078b6 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 80078b2:	2303      	movs	r3, #3
 80078b4:	e255      	b.n	8007d62 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80078b6:	4b6e      	ldr	r3, [pc, #440]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d0f0      	beq.n	80078a4 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80078c2:	f7fb f96b 	bl	8002b9c <HAL_GetREVID>
 80078c6:	4602      	mov	r2, r0
 80078c8:	f241 0303 	movw	r3, #4099	; 0x1003
 80078cc:	429a      	cmp	r2, r3
 80078ce:	d817      	bhi.n	8007900 <HAL_RCC_OscConfig+0x3b0>
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6a1b      	ldr	r3, [r3, #32]
 80078d4:	2b20      	cmp	r3, #32
 80078d6:	d108      	bne.n	80078ea <HAL_RCC_OscConfig+0x39a>
 80078d8:	4b65      	ldr	r3, [pc, #404]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 80078da:	685b      	ldr	r3, [r3, #4]
 80078dc:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80078e0:	4a63      	ldr	r2, [pc, #396]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 80078e2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80078e6:	6053      	str	r3, [r2, #4]
 80078e8:	e02e      	b.n	8007948 <HAL_RCC_OscConfig+0x3f8>
 80078ea:	4b61      	ldr	r3, [pc, #388]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6a1b      	ldr	r3, [r3, #32]
 80078f6:	069b      	lsls	r3, r3, #26
 80078f8:	495d      	ldr	r1, [pc, #372]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 80078fa:	4313      	orrs	r3, r2
 80078fc:	604b      	str	r3, [r1, #4]
 80078fe:	e023      	b.n	8007948 <HAL_RCC_OscConfig+0x3f8>
 8007900:	4b5b      	ldr	r3, [pc, #364]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 8007902:	68db      	ldr	r3, [r3, #12]
 8007904:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	6a1b      	ldr	r3, [r3, #32]
 800790c:	061b      	lsls	r3, r3, #24
 800790e:	4958      	ldr	r1, [pc, #352]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 8007910:	4313      	orrs	r3, r2
 8007912:	60cb      	str	r3, [r1, #12]
 8007914:	e018      	b.n	8007948 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8007916:	4b56      	ldr	r3, [pc, #344]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	4a55      	ldr	r2, [pc, #340]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 800791c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007920:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007922:	f7fb f92f 	bl	8002b84 <HAL_GetTick>
 8007926:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007928:	e008      	b.n	800793c <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800792a:	f7fb f92b 	bl	8002b84 <HAL_GetTick>
 800792e:	4602      	mov	r2, r0
 8007930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007932:	1ad3      	subs	r3, r2, r3
 8007934:	2b02      	cmp	r3, #2
 8007936:	d901      	bls.n	800793c <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8007938:	2303      	movs	r3, #3
 800793a:	e212      	b.n	8007d62 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800793c:	4b4c      	ldr	r3, [pc, #304]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007944:	2b00      	cmp	r3, #0
 8007946:	d1f0      	bne.n	800792a <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f003 0308 	and.w	r3, r3, #8
 8007950:	2b00      	cmp	r3, #0
 8007952:	d036      	beq.n	80079c2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	695b      	ldr	r3, [r3, #20]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d019      	beq.n	8007990 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800795c:	4b44      	ldr	r3, [pc, #272]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 800795e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007960:	4a43      	ldr	r2, [pc, #268]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 8007962:	f043 0301 	orr.w	r3, r3, #1
 8007966:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007968:	f7fb f90c 	bl	8002b84 <HAL_GetTick>
 800796c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800796e:	e008      	b.n	8007982 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007970:	f7fb f908 	bl	8002b84 <HAL_GetTick>
 8007974:	4602      	mov	r2, r0
 8007976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007978:	1ad3      	subs	r3, r2, r3
 800797a:	2b02      	cmp	r3, #2
 800797c:	d901      	bls.n	8007982 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 800797e:	2303      	movs	r3, #3
 8007980:	e1ef      	b.n	8007d62 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007982:	4b3b      	ldr	r3, [pc, #236]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 8007984:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007986:	f003 0302 	and.w	r3, r3, #2
 800798a:	2b00      	cmp	r3, #0
 800798c:	d0f0      	beq.n	8007970 <HAL_RCC_OscConfig+0x420>
 800798e:	e018      	b.n	80079c2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007990:	4b37      	ldr	r3, [pc, #220]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 8007992:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007994:	4a36      	ldr	r2, [pc, #216]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 8007996:	f023 0301 	bic.w	r3, r3, #1
 800799a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800799c:	f7fb f8f2 	bl	8002b84 <HAL_GetTick>
 80079a0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80079a2:	e008      	b.n	80079b6 <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80079a4:	f7fb f8ee 	bl	8002b84 <HAL_GetTick>
 80079a8:	4602      	mov	r2, r0
 80079aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079ac:	1ad3      	subs	r3, r2, r3
 80079ae:	2b02      	cmp	r3, #2
 80079b0:	d901      	bls.n	80079b6 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 80079b2:	2303      	movs	r3, #3
 80079b4:	e1d5      	b.n	8007d62 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80079b6:	4b2e      	ldr	r3, [pc, #184]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 80079b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80079ba:	f003 0302 	and.w	r3, r3, #2
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d1f0      	bne.n	80079a4 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f003 0320 	and.w	r3, r3, #32
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d036      	beq.n	8007a3c <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	699b      	ldr	r3, [r3, #24]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d019      	beq.n	8007a0a <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80079d6:	4b26      	ldr	r3, [pc, #152]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	4a25      	ldr	r2, [pc, #148]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 80079dc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80079e0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80079e2:	f7fb f8cf 	bl	8002b84 <HAL_GetTick>
 80079e6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80079e8:	e008      	b.n	80079fc <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80079ea:	f7fb f8cb 	bl	8002b84 <HAL_GetTick>
 80079ee:	4602      	mov	r2, r0
 80079f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079f2:	1ad3      	subs	r3, r2, r3
 80079f4:	2b02      	cmp	r3, #2
 80079f6:	d901      	bls.n	80079fc <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 80079f8:	2303      	movs	r3, #3
 80079fa:	e1b2      	b.n	8007d62 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80079fc:	4b1c      	ldr	r3, [pc, #112]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d0f0      	beq.n	80079ea <HAL_RCC_OscConfig+0x49a>
 8007a08:	e018      	b.n	8007a3c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007a0a:	4b19      	ldr	r3, [pc, #100]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	4a18      	ldr	r2, [pc, #96]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 8007a10:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007a14:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007a16:	f7fb f8b5 	bl	8002b84 <HAL_GetTick>
 8007a1a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007a1c:	e008      	b.n	8007a30 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8007a1e:	f7fb f8b1 	bl	8002b84 <HAL_GetTick>
 8007a22:	4602      	mov	r2, r0
 8007a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a26:	1ad3      	subs	r3, r2, r3
 8007a28:	2b02      	cmp	r3, #2
 8007a2a:	d901      	bls.n	8007a30 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 8007a2c:	2303      	movs	r3, #3
 8007a2e:	e198      	b.n	8007d62 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007a30:	4b0f      	ldr	r3, [pc, #60]	; (8007a70 <HAL_RCC_OscConfig+0x520>)
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d1f0      	bne.n	8007a1e <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	f003 0304 	and.w	r3, r3, #4
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	f000 8085 	beq.w	8007b54 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007a4a:	4b0a      	ldr	r3, [pc, #40]	; (8007a74 <HAL_RCC_OscConfig+0x524>)
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	4a09      	ldr	r2, [pc, #36]	; (8007a74 <HAL_RCC_OscConfig+0x524>)
 8007a50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a54:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007a56:	f7fb f895 	bl	8002b84 <HAL_GetTick>
 8007a5a:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007a5c:	e00c      	b.n	8007a78 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007a5e:	f7fb f891 	bl	8002b84 <HAL_GetTick>
 8007a62:	4602      	mov	r2, r0
 8007a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a66:	1ad3      	subs	r3, r2, r3
 8007a68:	2b64      	cmp	r3, #100	; 0x64
 8007a6a:	d905      	bls.n	8007a78 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 8007a6c:	2303      	movs	r3, #3
 8007a6e:	e178      	b.n	8007d62 <HAL_RCC_OscConfig+0x812>
 8007a70:	58024400 	.word	0x58024400
 8007a74:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007a78:	4b96      	ldr	r3, [pc, #600]	; (8007cd4 <HAL_RCC_OscConfig+0x784>)
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d0ec      	beq.n	8007a5e <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	689b      	ldr	r3, [r3, #8]
 8007a88:	2b01      	cmp	r3, #1
 8007a8a:	d106      	bne.n	8007a9a <HAL_RCC_OscConfig+0x54a>
 8007a8c:	4b92      	ldr	r3, [pc, #584]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007a8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a90:	4a91      	ldr	r2, [pc, #580]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007a92:	f043 0301 	orr.w	r3, r3, #1
 8007a96:	6713      	str	r3, [r2, #112]	; 0x70
 8007a98:	e02d      	b.n	8007af6 <HAL_RCC_OscConfig+0x5a6>
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	689b      	ldr	r3, [r3, #8]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d10c      	bne.n	8007abc <HAL_RCC_OscConfig+0x56c>
 8007aa2:	4b8d      	ldr	r3, [pc, #564]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007aa4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007aa6:	4a8c      	ldr	r2, [pc, #560]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007aa8:	f023 0301 	bic.w	r3, r3, #1
 8007aac:	6713      	str	r3, [r2, #112]	; 0x70
 8007aae:	4b8a      	ldr	r3, [pc, #552]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007ab0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ab2:	4a89      	ldr	r2, [pc, #548]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007ab4:	f023 0304 	bic.w	r3, r3, #4
 8007ab8:	6713      	str	r3, [r2, #112]	; 0x70
 8007aba:	e01c      	b.n	8007af6 <HAL_RCC_OscConfig+0x5a6>
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	689b      	ldr	r3, [r3, #8]
 8007ac0:	2b05      	cmp	r3, #5
 8007ac2:	d10c      	bne.n	8007ade <HAL_RCC_OscConfig+0x58e>
 8007ac4:	4b84      	ldr	r3, [pc, #528]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007ac6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ac8:	4a83      	ldr	r2, [pc, #524]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007aca:	f043 0304 	orr.w	r3, r3, #4
 8007ace:	6713      	str	r3, [r2, #112]	; 0x70
 8007ad0:	4b81      	ldr	r3, [pc, #516]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007ad2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ad4:	4a80      	ldr	r2, [pc, #512]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007ad6:	f043 0301 	orr.w	r3, r3, #1
 8007ada:	6713      	str	r3, [r2, #112]	; 0x70
 8007adc:	e00b      	b.n	8007af6 <HAL_RCC_OscConfig+0x5a6>
 8007ade:	4b7e      	ldr	r3, [pc, #504]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007ae0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ae2:	4a7d      	ldr	r2, [pc, #500]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007ae4:	f023 0301 	bic.w	r3, r3, #1
 8007ae8:	6713      	str	r3, [r2, #112]	; 0x70
 8007aea:	4b7b      	ldr	r3, [pc, #492]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007aec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007aee:	4a7a      	ldr	r2, [pc, #488]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007af0:	f023 0304 	bic.w	r3, r3, #4
 8007af4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	689b      	ldr	r3, [r3, #8]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d015      	beq.n	8007b2a <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007afe:	f7fb f841 	bl	8002b84 <HAL_GetTick>
 8007b02:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007b04:	e00a      	b.n	8007b1c <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007b06:	f7fb f83d 	bl	8002b84 <HAL_GetTick>
 8007b0a:	4602      	mov	r2, r0
 8007b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b0e:	1ad3      	subs	r3, r2, r3
 8007b10:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b14:	4293      	cmp	r3, r2
 8007b16:	d901      	bls.n	8007b1c <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8007b18:	2303      	movs	r3, #3
 8007b1a:	e122      	b.n	8007d62 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007b1c:	4b6e      	ldr	r3, [pc, #440]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007b1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b20:	f003 0302 	and.w	r3, r3, #2
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d0ee      	beq.n	8007b06 <HAL_RCC_OscConfig+0x5b6>
 8007b28:	e014      	b.n	8007b54 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b2a:	f7fb f82b 	bl	8002b84 <HAL_GetTick>
 8007b2e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007b30:	e00a      	b.n	8007b48 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007b32:	f7fb f827 	bl	8002b84 <HAL_GetTick>
 8007b36:	4602      	mov	r2, r0
 8007b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b3a:	1ad3      	subs	r3, r2, r3
 8007b3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b40:	4293      	cmp	r3, r2
 8007b42:	d901      	bls.n	8007b48 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 8007b44:	2303      	movs	r3, #3
 8007b46:	e10c      	b.n	8007d62 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007b48:	4b63      	ldr	r3, [pc, #396]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007b4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b4c:	f003 0302 	and.w	r3, r3, #2
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d1ee      	bne.n	8007b32 <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	f000 8101 	beq.w	8007d60 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8007b5e:	4b5e      	ldr	r3, [pc, #376]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007b60:	691b      	ldr	r3, [r3, #16]
 8007b62:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007b66:	2b18      	cmp	r3, #24
 8007b68:	f000 80bc 	beq.w	8007ce4 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b70:	2b02      	cmp	r3, #2
 8007b72:	f040 8095 	bne.w	8007ca0 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b76:	4b58      	ldr	r3, [pc, #352]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	4a57      	ldr	r2, [pc, #348]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007b7c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007b80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b82:	f7fa ffff 	bl	8002b84 <HAL_GetTick>
 8007b86:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007b88:	e008      	b.n	8007b9c <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007b8a:	f7fa fffb 	bl	8002b84 <HAL_GetTick>
 8007b8e:	4602      	mov	r2, r0
 8007b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b92:	1ad3      	subs	r3, r2, r3
 8007b94:	2b02      	cmp	r3, #2
 8007b96:	d901      	bls.n	8007b9c <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8007b98:	2303      	movs	r3, #3
 8007b9a:	e0e2      	b.n	8007d62 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007b9c:	4b4e      	ldr	r3, [pc, #312]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d1f0      	bne.n	8007b8a <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007ba8:	4b4b      	ldr	r3, [pc, #300]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007baa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007bac:	4b4b      	ldr	r3, [pc, #300]	; (8007cdc <HAL_RCC_OscConfig+0x78c>)
 8007bae:	4013      	ands	r3, r2
 8007bb0:	687a      	ldr	r2, [r7, #4]
 8007bb2:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8007bb4:	687a      	ldr	r2, [r7, #4]
 8007bb6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007bb8:	0112      	lsls	r2, r2, #4
 8007bba:	430a      	orrs	r2, r1
 8007bbc:	4946      	ldr	r1, [pc, #280]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	628b      	str	r3, [r1, #40]	; 0x28
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bc6:	3b01      	subs	r3, #1
 8007bc8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bd0:	3b01      	subs	r3, #1
 8007bd2:	025b      	lsls	r3, r3, #9
 8007bd4:	b29b      	uxth	r3, r3
 8007bd6:	431a      	orrs	r2, r3
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bdc:	3b01      	subs	r3, #1
 8007bde:	041b      	lsls	r3, r3, #16
 8007be0:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8007be4:	431a      	orrs	r2, r3
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bea:	3b01      	subs	r3, #1
 8007bec:	061b      	lsls	r3, r3, #24
 8007bee:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007bf2:	4939      	ldr	r1, [pc, #228]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8007bf8:	4b37      	ldr	r3, [pc, #220]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bfc:	4a36      	ldr	r2, [pc, #216]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007bfe:	f023 0301 	bic.w	r3, r3, #1
 8007c02:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007c04:	4b34      	ldr	r3, [pc, #208]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007c06:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007c08:	4b35      	ldr	r3, [pc, #212]	; (8007ce0 <HAL_RCC_OscConfig+0x790>)
 8007c0a:	4013      	ands	r3, r2
 8007c0c:	687a      	ldr	r2, [r7, #4]
 8007c0e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8007c10:	00d2      	lsls	r2, r2, #3
 8007c12:	4931      	ldr	r1, [pc, #196]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007c14:	4313      	orrs	r3, r2
 8007c16:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8007c18:	4b2f      	ldr	r3, [pc, #188]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c1c:	f023 020c 	bic.w	r2, r3, #12
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c24:	492c      	ldr	r1, [pc, #176]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007c26:	4313      	orrs	r3, r2
 8007c28:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8007c2a:	4b2b      	ldr	r3, [pc, #172]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007c2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c2e:	f023 0202 	bic.w	r2, r3, #2
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c36:	4928      	ldr	r1, [pc, #160]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007c38:	4313      	orrs	r3, r2
 8007c3a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007c3c:	4b26      	ldr	r3, [pc, #152]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007c3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c40:	4a25      	ldr	r2, [pc, #148]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007c42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007c46:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c48:	4b23      	ldr	r3, [pc, #140]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c4c:	4a22      	ldr	r2, [pc, #136]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007c4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007c52:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007c54:	4b20      	ldr	r3, [pc, #128]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c58:	4a1f      	ldr	r2, [pc, #124]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007c5a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007c5e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8007c60:	4b1d      	ldr	r3, [pc, #116]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c64:	4a1c      	ldr	r2, [pc, #112]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007c66:	f043 0301 	orr.w	r3, r3, #1
 8007c6a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007c6c:	4b1a      	ldr	r3, [pc, #104]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4a19      	ldr	r2, [pc, #100]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007c72:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007c76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c78:	f7fa ff84 	bl	8002b84 <HAL_GetTick>
 8007c7c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007c7e:	e008      	b.n	8007c92 <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007c80:	f7fa ff80 	bl	8002b84 <HAL_GetTick>
 8007c84:	4602      	mov	r2, r0
 8007c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c88:	1ad3      	subs	r3, r2, r3
 8007c8a:	2b02      	cmp	r3, #2
 8007c8c:	d901      	bls.n	8007c92 <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 8007c8e:	2303      	movs	r3, #3
 8007c90:	e067      	b.n	8007d62 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007c92:	4b11      	ldr	r3, [pc, #68]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d0f0      	beq.n	8007c80 <HAL_RCC_OscConfig+0x730>
 8007c9e:	e05f      	b.n	8007d60 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007ca0:	4b0d      	ldr	r3, [pc, #52]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	4a0c      	ldr	r2, [pc, #48]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007ca6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007caa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cac:	f7fa ff6a 	bl	8002b84 <HAL_GetTick>
 8007cb0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007cb2:	e008      	b.n	8007cc6 <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007cb4:	f7fa ff66 	bl	8002b84 <HAL_GetTick>
 8007cb8:	4602      	mov	r2, r0
 8007cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cbc:	1ad3      	subs	r3, r2, r3
 8007cbe:	2b02      	cmp	r3, #2
 8007cc0:	d901      	bls.n	8007cc6 <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 8007cc2:	2303      	movs	r3, #3
 8007cc4:	e04d      	b.n	8007d62 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007cc6:	4b04      	ldr	r3, [pc, #16]	; (8007cd8 <HAL_RCC_OscConfig+0x788>)
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d1f0      	bne.n	8007cb4 <HAL_RCC_OscConfig+0x764>
 8007cd2:	e045      	b.n	8007d60 <HAL_RCC_OscConfig+0x810>
 8007cd4:	58024800 	.word	0x58024800
 8007cd8:	58024400 	.word	0x58024400
 8007cdc:	fffffc0c 	.word	0xfffffc0c
 8007ce0:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007ce4:	4b21      	ldr	r3, [pc, #132]	; (8007d6c <HAL_RCC_OscConfig+0x81c>)
 8007ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ce8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007cea:	4b20      	ldr	r3, [pc, #128]	; (8007d6c <HAL_RCC_OscConfig+0x81c>)
 8007cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cee:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cf4:	2b01      	cmp	r3, #1
 8007cf6:	d031      	beq.n	8007d5c <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007cf8:	693b      	ldr	r3, [r7, #16]
 8007cfa:	f003 0203 	and.w	r2, r3, #3
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d02:	429a      	cmp	r2, r3
 8007d04:	d12a      	bne.n	8007d5c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007d06:	693b      	ldr	r3, [r7, #16]
 8007d08:	091b      	lsrs	r3, r3, #4
 8007d0a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d12:	429a      	cmp	r2, r3
 8007d14:	d122      	bne.n	8007d5c <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d20:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007d22:	429a      	cmp	r2, r3
 8007d24:	d11a      	bne.n	8007d5c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	0a5b      	lsrs	r3, r3, #9
 8007d2a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d32:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007d34:	429a      	cmp	r2, r3
 8007d36:	d111      	bne.n	8007d5c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	0c1b      	lsrs	r3, r3, #16
 8007d3c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d44:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007d46:	429a      	cmp	r2, r3
 8007d48:	d108      	bne.n	8007d5c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	0e1b      	lsrs	r3, r3, #24
 8007d4e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d56:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007d58:	429a      	cmp	r2, r3
 8007d5a:	d001      	beq.n	8007d60 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 8007d5c:	2301      	movs	r3, #1
 8007d5e:	e000      	b.n	8007d62 <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 8007d60:	2300      	movs	r3, #0
}
 8007d62:	4618      	mov	r0, r3
 8007d64:	3730      	adds	r7, #48	; 0x30
 8007d66:	46bd      	mov	sp, r7
 8007d68:	bd80      	pop	{r7, pc}
 8007d6a:	bf00      	nop
 8007d6c:	58024400 	.word	0x58024400

08007d70 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b086      	sub	sp, #24
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
 8007d78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d101      	bne.n	8007d84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007d80:	2301      	movs	r3, #1
 8007d82:	e19c      	b.n	80080be <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007d84:	4b8a      	ldr	r3, [pc, #552]	; (8007fb0 <HAL_RCC_ClockConfig+0x240>)
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f003 030f 	and.w	r3, r3, #15
 8007d8c:	683a      	ldr	r2, [r7, #0]
 8007d8e:	429a      	cmp	r2, r3
 8007d90:	d910      	bls.n	8007db4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d92:	4b87      	ldr	r3, [pc, #540]	; (8007fb0 <HAL_RCC_ClockConfig+0x240>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	f023 020f 	bic.w	r2, r3, #15
 8007d9a:	4985      	ldr	r1, [pc, #532]	; (8007fb0 <HAL_RCC_ClockConfig+0x240>)
 8007d9c:	683b      	ldr	r3, [r7, #0]
 8007d9e:	4313      	orrs	r3, r2
 8007da0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007da2:	4b83      	ldr	r3, [pc, #524]	; (8007fb0 <HAL_RCC_ClockConfig+0x240>)
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	f003 030f 	and.w	r3, r3, #15
 8007daa:	683a      	ldr	r2, [r7, #0]
 8007dac:	429a      	cmp	r2, r3
 8007dae:	d001      	beq.n	8007db4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007db0:	2301      	movs	r3, #1
 8007db2:	e184      	b.n	80080be <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	f003 0304 	and.w	r3, r3, #4
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d010      	beq.n	8007de2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	691a      	ldr	r2, [r3, #16]
 8007dc4:	4b7b      	ldr	r3, [pc, #492]	; (8007fb4 <HAL_RCC_ClockConfig+0x244>)
 8007dc6:	699b      	ldr	r3, [r3, #24]
 8007dc8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007dcc:	429a      	cmp	r2, r3
 8007dce:	d908      	bls.n	8007de2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007dd0:	4b78      	ldr	r3, [pc, #480]	; (8007fb4 <HAL_RCC_ClockConfig+0x244>)
 8007dd2:	699b      	ldr	r3, [r3, #24]
 8007dd4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	691b      	ldr	r3, [r3, #16]
 8007ddc:	4975      	ldr	r1, [pc, #468]	; (8007fb4 <HAL_RCC_ClockConfig+0x244>)
 8007dde:	4313      	orrs	r3, r2
 8007de0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f003 0308 	and.w	r3, r3, #8
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d010      	beq.n	8007e10 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	695a      	ldr	r2, [r3, #20]
 8007df2:	4b70      	ldr	r3, [pc, #448]	; (8007fb4 <HAL_RCC_ClockConfig+0x244>)
 8007df4:	69db      	ldr	r3, [r3, #28]
 8007df6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007dfa:	429a      	cmp	r2, r3
 8007dfc:	d908      	bls.n	8007e10 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007dfe:	4b6d      	ldr	r3, [pc, #436]	; (8007fb4 <HAL_RCC_ClockConfig+0x244>)
 8007e00:	69db      	ldr	r3, [r3, #28]
 8007e02:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	695b      	ldr	r3, [r3, #20]
 8007e0a:	496a      	ldr	r1, [pc, #424]	; (8007fb4 <HAL_RCC_ClockConfig+0x244>)
 8007e0c:	4313      	orrs	r3, r2
 8007e0e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f003 0310 	and.w	r3, r3, #16
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d010      	beq.n	8007e3e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	699a      	ldr	r2, [r3, #24]
 8007e20:	4b64      	ldr	r3, [pc, #400]	; (8007fb4 <HAL_RCC_ClockConfig+0x244>)
 8007e22:	69db      	ldr	r3, [r3, #28]
 8007e24:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007e28:	429a      	cmp	r2, r3
 8007e2a:	d908      	bls.n	8007e3e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007e2c:	4b61      	ldr	r3, [pc, #388]	; (8007fb4 <HAL_RCC_ClockConfig+0x244>)
 8007e2e:	69db      	ldr	r3, [r3, #28]
 8007e30:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	699b      	ldr	r3, [r3, #24]
 8007e38:	495e      	ldr	r1, [pc, #376]	; (8007fb4 <HAL_RCC_ClockConfig+0x244>)
 8007e3a:	4313      	orrs	r3, r2
 8007e3c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f003 0320 	and.w	r3, r3, #32
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d010      	beq.n	8007e6c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	69da      	ldr	r2, [r3, #28]
 8007e4e:	4b59      	ldr	r3, [pc, #356]	; (8007fb4 <HAL_RCC_ClockConfig+0x244>)
 8007e50:	6a1b      	ldr	r3, [r3, #32]
 8007e52:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007e56:	429a      	cmp	r2, r3
 8007e58:	d908      	bls.n	8007e6c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8007e5a:	4b56      	ldr	r3, [pc, #344]	; (8007fb4 <HAL_RCC_ClockConfig+0x244>)
 8007e5c:	6a1b      	ldr	r3, [r3, #32]
 8007e5e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	69db      	ldr	r3, [r3, #28]
 8007e66:	4953      	ldr	r1, [pc, #332]	; (8007fb4 <HAL_RCC_ClockConfig+0x244>)
 8007e68:	4313      	orrs	r3, r2
 8007e6a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f003 0302 	and.w	r3, r3, #2
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d010      	beq.n	8007e9a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	68da      	ldr	r2, [r3, #12]
 8007e7c:	4b4d      	ldr	r3, [pc, #308]	; (8007fb4 <HAL_RCC_ClockConfig+0x244>)
 8007e7e:	699b      	ldr	r3, [r3, #24]
 8007e80:	f003 030f 	and.w	r3, r3, #15
 8007e84:	429a      	cmp	r2, r3
 8007e86:	d908      	bls.n	8007e9a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007e88:	4b4a      	ldr	r3, [pc, #296]	; (8007fb4 <HAL_RCC_ClockConfig+0x244>)
 8007e8a:	699b      	ldr	r3, [r3, #24]
 8007e8c:	f023 020f 	bic.w	r2, r3, #15
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	68db      	ldr	r3, [r3, #12]
 8007e94:	4947      	ldr	r1, [pc, #284]	; (8007fb4 <HAL_RCC_ClockConfig+0x244>)
 8007e96:	4313      	orrs	r3, r2
 8007e98:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f003 0301 	and.w	r3, r3, #1
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d055      	beq.n	8007f52 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8007ea6:	4b43      	ldr	r3, [pc, #268]	; (8007fb4 <HAL_RCC_ClockConfig+0x244>)
 8007ea8:	699b      	ldr	r3, [r3, #24]
 8007eaa:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	689b      	ldr	r3, [r3, #8]
 8007eb2:	4940      	ldr	r1, [pc, #256]	; (8007fb4 <HAL_RCC_ClockConfig+0x244>)
 8007eb4:	4313      	orrs	r3, r2
 8007eb6:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	685b      	ldr	r3, [r3, #4]
 8007ebc:	2b02      	cmp	r3, #2
 8007ebe:	d107      	bne.n	8007ed0 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007ec0:	4b3c      	ldr	r3, [pc, #240]	; (8007fb4 <HAL_RCC_ClockConfig+0x244>)
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d121      	bne.n	8007f10 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007ecc:	2301      	movs	r3, #1
 8007ece:	e0f6      	b.n	80080be <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	685b      	ldr	r3, [r3, #4]
 8007ed4:	2b03      	cmp	r3, #3
 8007ed6:	d107      	bne.n	8007ee8 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007ed8:	4b36      	ldr	r3, [pc, #216]	; (8007fb4 <HAL_RCC_ClockConfig+0x244>)
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d115      	bne.n	8007f10 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	e0ea      	b.n	80080be <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	685b      	ldr	r3, [r3, #4]
 8007eec:	2b01      	cmp	r3, #1
 8007eee:	d107      	bne.n	8007f00 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007ef0:	4b30      	ldr	r3, [pc, #192]	; (8007fb4 <HAL_RCC_ClockConfig+0x244>)
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d109      	bne.n	8007f10 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007efc:	2301      	movs	r3, #1
 8007efe:	e0de      	b.n	80080be <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007f00:	4b2c      	ldr	r3, [pc, #176]	; (8007fb4 <HAL_RCC_ClockConfig+0x244>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f003 0304 	and.w	r3, r3, #4
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d101      	bne.n	8007f10 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007f0c:	2301      	movs	r3, #1
 8007f0e:	e0d6      	b.n	80080be <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007f10:	4b28      	ldr	r3, [pc, #160]	; (8007fb4 <HAL_RCC_ClockConfig+0x244>)
 8007f12:	691b      	ldr	r3, [r3, #16]
 8007f14:	f023 0207 	bic.w	r2, r3, #7
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	685b      	ldr	r3, [r3, #4]
 8007f1c:	4925      	ldr	r1, [pc, #148]	; (8007fb4 <HAL_RCC_ClockConfig+0x244>)
 8007f1e:	4313      	orrs	r3, r2
 8007f20:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f22:	f7fa fe2f 	bl	8002b84 <HAL_GetTick>
 8007f26:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007f28:	e00a      	b.n	8007f40 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007f2a:	f7fa fe2b 	bl	8002b84 <HAL_GetTick>
 8007f2e:	4602      	mov	r2, r0
 8007f30:	697b      	ldr	r3, [r7, #20]
 8007f32:	1ad3      	subs	r3, r2, r3
 8007f34:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f38:	4293      	cmp	r3, r2
 8007f3a:	d901      	bls.n	8007f40 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8007f3c:	2303      	movs	r3, #3
 8007f3e:	e0be      	b.n	80080be <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007f40:	4b1c      	ldr	r3, [pc, #112]	; (8007fb4 <HAL_RCC_ClockConfig+0x244>)
 8007f42:	691b      	ldr	r3, [r3, #16]
 8007f44:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	685b      	ldr	r3, [r3, #4]
 8007f4c:	00db      	lsls	r3, r3, #3
 8007f4e:	429a      	cmp	r2, r3
 8007f50:	d1eb      	bne.n	8007f2a <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f003 0302 	and.w	r3, r3, #2
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d010      	beq.n	8007f80 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	68da      	ldr	r2, [r3, #12]
 8007f62:	4b14      	ldr	r3, [pc, #80]	; (8007fb4 <HAL_RCC_ClockConfig+0x244>)
 8007f64:	699b      	ldr	r3, [r3, #24]
 8007f66:	f003 030f 	and.w	r3, r3, #15
 8007f6a:	429a      	cmp	r2, r3
 8007f6c:	d208      	bcs.n	8007f80 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007f6e:	4b11      	ldr	r3, [pc, #68]	; (8007fb4 <HAL_RCC_ClockConfig+0x244>)
 8007f70:	699b      	ldr	r3, [r3, #24]
 8007f72:	f023 020f 	bic.w	r2, r3, #15
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	68db      	ldr	r3, [r3, #12]
 8007f7a:	490e      	ldr	r1, [pc, #56]	; (8007fb4 <HAL_RCC_ClockConfig+0x244>)
 8007f7c:	4313      	orrs	r3, r2
 8007f7e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007f80:	4b0b      	ldr	r3, [pc, #44]	; (8007fb0 <HAL_RCC_ClockConfig+0x240>)
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f003 030f 	and.w	r3, r3, #15
 8007f88:	683a      	ldr	r2, [r7, #0]
 8007f8a:	429a      	cmp	r2, r3
 8007f8c:	d214      	bcs.n	8007fb8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007f8e:	4b08      	ldr	r3, [pc, #32]	; (8007fb0 <HAL_RCC_ClockConfig+0x240>)
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f023 020f 	bic.w	r2, r3, #15
 8007f96:	4906      	ldr	r1, [pc, #24]	; (8007fb0 <HAL_RCC_ClockConfig+0x240>)
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	4313      	orrs	r3, r2
 8007f9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f9e:	4b04      	ldr	r3, [pc, #16]	; (8007fb0 <HAL_RCC_ClockConfig+0x240>)
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f003 030f 	and.w	r3, r3, #15
 8007fa6:	683a      	ldr	r2, [r7, #0]
 8007fa8:	429a      	cmp	r2, r3
 8007faa:	d005      	beq.n	8007fb8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8007fac:	2301      	movs	r3, #1
 8007fae:	e086      	b.n	80080be <HAL_RCC_ClockConfig+0x34e>
 8007fb0:	52002000 	.word	0x52002000
 8007fb4:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f003 0304 	and.w	r3, r3, #4
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d010      	beq.n	8007fe6 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	691a      	ldr	r2, [r3, #16]
 8007fc8:	4b3f      	ldr	r3, [pc, #252]	; (80080c8 <HAL_RCC_ClockConfig+0x358>)
 8007fca:	699b      	ldr	r3, [r3, #24]
 8007fcc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007fd0:	429a      	cmp	r2, r3
 8007fd2:	d208      	bcs.n	8007fe6 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007fd4:	4b3c      	ldr	r3, [pc, #240]	; (80080c8 <HAL_RCC_ClockConfig+0x358>)
 8007fd6:	699b      	ldr	r3, [r3, #24]
 8007fd8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	691b      	ldr	r3, [r3, #16]
 8007fe0:	4939      	ldr	r1, [pc, #228]	; (80080c8 <HAL_RCC_ClockConfig+0x358>)
 8007fe2:	4313      	orrs	r3, r2
 8007fe4:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f003 0308 	and.w	r3, r3, #8
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d010      	beq.n	8008014 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	695a      	ldr	r2, [r3, #20]
 8007ff6:	4b34      	ldr	r3, [pc, #208]	; (80080c8 <HAL_RCC_ClockConfig+0x358>)
 8007ff8:	69db      	ldr	r3, [r3, #28]
 8007ffa:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007ffe:	429a      	cmp	r2, r3
 8008000:	d208      	bcs.n	8008014 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008002:	4b31      	ldr	r3, [pc, #196]	; (80080c8 <HAL_RCC_ClockConfig+0x358>)
 8008004:	69db      	ldr	r3, [r3, #28]
 8008006:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	695b      	ldr	r3, [r3, #20]
 800800e:	492e      	ldr	r1, [pc, #184]	; (80080c8 <HAL_RCC_ClockConfig+0x358>)
 8008010:	4313      	orrs	r3, r2
 8008012:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f003 0310 	and.w	r3, r3, #16
 800801c:	2b00      	cmp	r3, #0
 800801e:	d010      	beq.n	8008042 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	699a      	ldr	r2, [r3, #24]
 8008024:	4b28      	ldr	r3, [pc, #160]	; (80080c8 <HAL_RCC_ClockConfig+0x358>)
 8008026:	69db      	ldr	r3, [r3, #28]
 8008028:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800802c:	429a      	cmp	r2, r3
 800802e:	d208      	bcs.n	8008042 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008030:	4b25      	ldr	r3, [pc, #148]	; (80080c8 <HAL_RCC_ClockConfig+0x358>)
 8008032:	69db      	ldr	r3, [r3, #28]
 8008034:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	699b      	ldr	r3, [r3, #24]
 800803c:	4922      	ldr	r1, [pc, #136]	; (80080c8 <HAL_RCC_ClockConfig+0x358>)
 800803e:	4313      	orrs	r3, r2
 8008040:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	f003 0320 	and.w	r3, r3, #32
 800804a:	2b00      	cmp	r3, #0
 800804c:	d010      	beq.n	8008070 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	69da      	ldr	r2, [r3, #28]
 8008052:	4b1d      	ldr	r3, [pc, #116]	; (80080c8 <HAL_RCC_ClockConfig+0x358>)
 8008054:	6a1b      	ldr	r3, [r3, #32]
 8008056:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800805a:	429a      	cmp	r2, r3
 800805c:	d208      	bcs.n	8008070 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800805e:	4b1a      	ldr	r3, [pc, #104]	; (80080c8 <HAL_RCC_ClockConfig+0x358>)
 8008060:	6a1b      	ldr	r3, [r3, #32]
 8008062:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	69db      	ldr	r3, [r3, #28]
 800806a:	4917      	ldr	r1, [pc, #92]	; (80080c8 <HAL_RCC_ClockConfig+0x358>)
 800806c:	4313      	orrs	r3, r2
 800806e:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008070:	f000 f834 	bl	80080dc <HAL_RCC_GetSysClockFreq>
 8008074:	4601      	mov	r1, r0
 8008076:	4b14      	ldr	r3, [pc, #80]	; (80080c8 <HAL_RCC_ClockConfig+0x358>)
 8008078:	699b      	ldr	r3, [r3, #24]
 800807a:	0a1b      	lsrs	r3, r3, #8
 800807c:	f003 030f 	and.w	r3, r3, #15
 8008080:	4a12      	ldr	r2, [pc, #72]	; (80080cc <HAL_RCC_ClockConfig+0x35c>)
 8008082:	5cd3      	ldrb	r3, [r2, r3]
 8008084:	f003 031f 	and.w	r3, r3, #31
 8008088:	fa21 f303 	lsr.w	r3, r1, r3
 800808c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800808e:	4b0e      	ldr	r3, [pc, #56]	; (80080c8 <HAL_RCC_ClockConfig+0x358>)
 8008090:	699b      	ldr	r3, [r3, #24]
 8008092:	f003 030f 	and.w	r3, r3, #15
 8008096:	4a0d      	ldr	r2, [pc, #52]	; (80080cc <HAL_RCC_ClockConfig+0x35c>)
 8008098:	5cd3      	ldrb	r3, [r2, r3]
 800809a:	f003 031f 	and.w	r3, r3, #31
 800809e:	693a      	ldr	r2, [r7, #16]
 80080a0:	fa22 f303 	lsr.w	r3, r2, r3
 80080a4:	4a0a      	ldr	r2, [pc, #40]	; (80080d0 <HAL_RCC_ClockConfig+0x360>)
 80080a6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80080a8:	4a0a      	ldr	r2, [pc, #40]	; (80080d4 <HAL_RCC_ClockConfig+0x364>)
 80080aa:	693b      	ldr	r3, [r7, #16]
 80080ac:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80080ae:	4b0a      	ldr	r3, [pc, #40]	; (80080d8 <HAL_RCC_ClockConfig+0x368>)
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	4618      	mov	r0, r3
 80080b4:	f7f9 fdee 	bl	8001c94 <HAL_InitTick>
 80080b8:	4603      	mov	r3, r0
 80080ba:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80080bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80080be:	4618      	mov	r0, r3
 80080c0:	3718      	adds	r7, #24
 80080c2:	46bd      	mov	sp, r7
 80080c4:	bd80      	pop	{r7, pc}
 80080c6:	bf00      	nop
 80080c8:	58024400 	.word	0x58024400
 80080cc:	0802294c 	.word	0x0802294c
 80080d0:	20000004 	.word	0x20000004
 80080d4:	20000000 	.word	0x20000000
 80080d8:	20000008 	.word	0x20000008

080080dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80080dc:	b480      	push	{r7}
 80080de:	b089      	sub	sp, #36	; 0x24
 80080e0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80080e2:	4baf      	ldr	r3, [pc, #700]	; (80083a0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80080e4:	691b      	ldr	r3, [r3, #16]
 80080e6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80080ea:	2b18      	cmp	r3, #24
 80080ec:	f200 814e 	bhi.w	800838c <HAL_RCC_GetSysClockFreq+0x2b0>
 80080f0:	a201      	add	r2, pc, #4	; (adr r2, 80080f8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80080f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080f6:	bf00      	nop
 80080f8:	0800815d 	.word	0x0800815d
 80080fc:	0800838d 	.word	0x0800838d
 8008100:	0800838d 	.word	0x0800838d
 8008104:	0800838d 	.word	0x0800838d
 8008108:	0800838d 	.word	0x0800838d
 800810c:	0800838d 	.word	0x0800838d
 8008110:	0800838d 	.word	0x0800838d
 8008114:	0800838d 	.word	0x0800838d
 8008118:	08008183 	.word	0x08008183
 800811c:	0800838d 	.word	0x0800838d
 8008120:	0800838d 	.word	0x0800838d
 8008124:	0800838d 	.word	0x0800838d
 8008128:	0800838d 	.word	0x0800838d
 800812c:	0800838d 	.word	0x0800838d
 8008130:	0800838d 	.word	0x0800838d
 8008134:	0800838d 	.word	0x0800838d
 8008138:	08008189 	.word	0x08008189
 800813c:	0800838d 	.word	0x0800838d
 8008140:	0800838d 	.word	0x0800838d
 8008144:	0800838d 	.word	0x0800838d
 8008148:	0800838d 	.word	0x0800838d
 800814c:	0800838d 	.word	0x0800838d
 8008150:	0800838d 	.word	0x0800838d
 8008154:	0800838d 	.word	0x0800838d
 8008158:	0800818f 	.word	0x0800818f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800815c:	4b90      	ldr	r3, [pc, #576]	; (80083a0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f003 0320 	and.w	r3, r3, #32
 8008164:	2b00      	cmp	r3, #0
 8008166:	d009      	beq.n	800817c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008168:	4b8d      	ldr	r3, [pc, #564]	; (80083a0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	08db      	lsrs	r3, r3, #3
 800816e:	f003 0303 	and.w	r3, r3, #3
 8008172:	4a8c      	ldr	r2, [pc, #560]	; (80083a4 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8008174:	fa22 f303 	lsr.w	r3, r2, r3
 8008178:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800817a:	e10a      	b.n	8008392 <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800817c:	4b89      	ldr	r3, [pc, #548]	; (80083a4 <HAL_RCC_GetSysClockFreq+0x2c8>)
 800817e:	61bb      	str	r3, [r7, #24]
    break;
 8008180:	e107      	b.n	8008392 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8008182:	4b89      	ldr	r3, [pc, #548]	; (80083a8 <HAL_RCC_GetSysClockFreq+0x2cc>)
 8008184:	61bb      	str	r3, [r7, #24]
    break;
 8008186:	e104      	b.n	8008392 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8008188:	4b88      	ldr	r3, [pc, #544]	; (80083ac <HAL_RCC_GetSysClockFreq+0x2d0>)
 800818a:	61bb      	str	r3, [r7, #24]
    break;
 800818c:	e101      	b.n	8008392 <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800818e:	4b84      	ldr	r3, [pc, #528]	; (80083a0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8008190:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008192:	f003 0303 	and.w	r3, r3, #3
 8008196:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8008198:	4b81      	ldr	r3, [pc, #516]	; (80083a0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800819a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800819c:	091b      	lsrs	r3, r3, #4
 800819e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80081a2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80081a4:	4b7e      	ldr	r3, [pc, #504]	; (80083a0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80081a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081a8:	f003 0301 	and.w	r3, r3, #1
 80081ac:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80081ae:	4b7c      	ldr	r3, [pc, #496]	; (80083a0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80081b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081b2:	08db      	lsrs	r3, r3, #3
 80081b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80081b8:	68fa      	ldr	r2, [r7, #12]
 80081ba:	fb02 f303 	mul.w	r3, r2, r3
 80081be:	ee07 3a90 	vmov	s15, r3
 80081c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081c6:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80081ca:	693b      	ldr	r3, [r7, #16]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	f000 80da 	beq.w	8008386 <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 80081d2:	697b      	ldr	r3, [r7, #20]
 80081d4:	2b01      	cmp	r3, #1
 80081d6:	d05a      	beq.n	800828e <HAL_RCC_GetSysClockFreq+0x1b2>
 80081d8:	2b01      	cmp	r3, #1
 80081da:	d302      	bcc.n	80081e2 <HAL_RCC_GetSysClockFreq+0x106>
 80081dc:	2b02      	cmp	r3, #2
 80081de:	d078      	beq.n	80082d2 <HAL_RCC_GetSysClockFreq+0x1f6>
 80081e0:	e099      	b.n	8008316 <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80081e2:	4b6f      	ldr	r3, [pc, #444]	; (80083a0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	f003 0320 	and.w	r3, r3, #32
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d02d      	beq.n	800824a <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80081ee:	4b6c      	ldr	r3, [pc, #432]	; (80083a0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	08db      	lsrs	r3, r3, #3
 80081f4:	f003 0303 	and.w	r3, r3, #3
 80081f8:	4a6a      	ldr	r2, [pc, #424]	; (80083a4 <HAL_RCC_GetSysClockFreq+0x2c8>)
 80081fa:	fa22 f303 	lsr.w	r3, r2, r3
 80081fe:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	ee07 3a90 	vmov	s15, r3
 8008206:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800820a:	693b      	ldr	r3, [r7, #16]
 800820c:	ee07 3a90 	vmov	s15, r3
 8008210:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008214:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008218:	4b61      	ldr	r3, [pc, #388]	; (80083a0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800821a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800821c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008220:	ee07 3a90 	vmov	s15, r3
 8008224:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008228:	ed97 6a02 	vldr	s12, [r7, #8]
 800822c:	eddf 5a60 	vldr	s11, [pc, #384]	; 80083b0 <HAL_RCC_GetSysClockFreq+0x2d4>
 8008230:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008234:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008238:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800823c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008240:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008244:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8008248:	e087      	b.n	800835a <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800824a:	693b      	ldr	r3, [r7, #16]
 800824c:	ee07 3a90 	vmov	s15, r3
 8008250:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008254:	eddf 6a57 	vldr	s13, [pc, #348]	; 80083b4 <HAL_RCC_GetSysClockFreq+0x2d8>
 8008258:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800825c:	4b50      	ldr	r3, [pc, #320]	; (80083a0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800825e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008260:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008264:	ee07 3a90 	vmov	s15, r3
 8008268:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800826c:	ed97 6a02 	vldr	s12, [r7, #8]
 8008270:	eddf 5a4f 	vldr	s11, [pc, #316]	; 80083b0 <HAL_RCC_GetSysClockFreq+0x2d4>
 8008274:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008278:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800827c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008280:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008284:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008288:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800828c:	e065      	b.n	800835a <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800828e:	693b      	ldr	r3, [r7, #16]
 8008290:	ee07 3a90 	vmov	s15, r3
 8008294:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008298:	eddf 6a47 	vldr	s13, [pc, #284]	; 80083b8 <HAL_RCC_GetSysClockFreq+0x2dc>
 800829c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80082a0:	4b3f      	ldr	r3, [pc, #252]	; (80083a0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80082a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082a8:	ee07 3a90 	vmov	s15, r3
 80082ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082b0:	ed97 6a02 	vldr	s12, [r7, #8]
 80082b4:	eddf 5a3e 	vldr	s11, [pc, #248]	; 80083b0 <HAL_RCC_GetSysClockFreq+0x2d4>
 80082b8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80082bc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80082c0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80082c4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80082c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80082cc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80082d0:	e043      	b.n	800835a <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80082d2:	693b      	ldr	r3, [r7, #16]
 80082d4:	ee07 3a90 	vmov	s15, r3
 80082d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082dc:	eddf 6a37 	vldr	s13, [pc, #220]	; 80083bc <HAL_RCC_GetSysClockFreq+0x2e0>
 80082e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80082e4:	4b2e      	ldr	r3, [pc, #184]	; (80083a0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80082e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082ec:	ee07 3a90 	vmov	s15, r3
 80082f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082f4:	ed97 6a02 	vldr	s12, [r7, #8]
 80082f8:	eddf 5a2d 	vldr	s11, [pc, #180]	; 80083b0 <HAL_RCC_GetSysClockFreq+0x2d4>
 80082fc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008300:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008304:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008308:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800830c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008310:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008314:	e021      	b.n	800835a <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008316:	693b      	ldr	r3, [r7, #16]
 8008318:	ee07 3a90 	vmov	s15, r3
 800831c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008320:	eddf 6a25 	vldr	s13, [pc, #148]	; 80083b8 <HAL_RCC_GetSysClockFreq+0x2dc>
 8008324:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008328:	4b1d      	ldr	r3, [pc, #116]	; (80083a0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800832a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800832c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008330:	ee07 3a90 	vmov	s15, r3
 8008334:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008338:	ed97 6a02 	vldr	s12, [r7, #8]
 800833c:	eddf 5a1c 	vldr	s11, [pc, #112]	; 80083b0 <HAL_RCC_GetSysClockFreq+0x2d4>
 8008340:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008344:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008348:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800834c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008350:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008354:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008358:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800835a:	4b11      	ldr	r3, [pc, #68]	; (80083a0 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800835c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800835e:	0a5b      	lsrs	r3, r3, #9
 8008360:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008364:	3301      	adds	r3, #1
 8008366:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	ee07 3a90 	vmov	s15, r3
 800836e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008372:	edd7 6a07 	vldr	s13, [r7, #28]
 8008376:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800837a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800837e:	ee17 3a90 	vmov	r3, s15
 8008382:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8008384:	e005      	b.n	8008392 <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 8008386:	2300      	movs	r3, #0
 8008388:	61bb      	str	r3, [r7, #24]
    break;
 800838a:	e002      	b.n	8008392 <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 800838c:	4b06      	ldr	r3, [pc, #24]	; (80083a8 <HAL_RCC_GetSysClockFreq+0x2cc>)
 800838e:	61bb      	str	r3, [r7, #24]
    break;
 8008390:	bf00      	nop
  }

  return sysclockfreq;
 8008392:	69bb      	ldr	r3, [r7, #24]
}
 8008394:	4618      	mov	r0, r3
 8008396:	3724      	adds	r7, #36	; 0x24
 8008398:	46bd      	mov	sp, r7
 800839a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839e:	4770      	bx	lr
 80083a0:	58024400 	.word	0x58024400
 80083a4:	03d09000 	.word	0x03d09000
 80083a8:	003d0900 	.word	0x003d0900
 80083ac:	017d7840 	.word	0x017d7840
 80083b0:	46000000 	.word	0x46000000
 80083b4:	4c742400 	.word	0x4c742400
 80083b8:	4a742400 	.word	0x4a742400
 80083bc:	4bbebc20 	.word	0x4bbebc20

080083c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b082      	sub	sp, #8
 80083c4:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80083c6:	f7ff fe89 	bl	80080dc <HAL_RCC_GetSysClockFreq>
 80083ca:	4601      	mov	r1, r0
 80083cc:	4b10      	ldr	r3, [pc, #64]	; (8008410 <HAL_RCC_GetHCLKFreq+0x50>)
 80083ce:	699b      	ldr	r3, [r3, #24]
 80083d0:	0a1b      	lsrs	r3, r3, #8
 80083d2:	f003 030f 	and.w	r3, r3, #15
 80083d6:	4a0f      	ldr	r2, [pc, #60]	; (8008414 <HAL_RCC_GetHCLKFreq+0x54>)
 80083d8:	5cd3      	ldrb	r3, [r2, r3]
 80083da:	f003 031f 	and.w	r3, r3, #31
 80083de:	fa21 f303 	lsr.w	r3, r1, r3
 80083e2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80083e4:	4b0a      	ldr	r3, [pc, #40]	; (8008410 <HAL_RCC_GetHCLKFreq+0x50>)
 80083e6:	699b      	ldr	r3, [r3, #24]
 80083e8:	f003 030f 	and.w	r3, r3, #15
 80083ec:	4a09      	ldr	r2, [pc, #36]	; (8008414 <HAL_RCC_GetHCLKFreq+0x54>)
 80083ee:	5cd3      	ldrb	r3, [r2, r3]
 80083f0:	f003 031f 	and.w	r3, r3, #31
 80083f4:	687a      	ldr	r2, [r7, #4]
 80083f6:	fa22 f303 	lsr.w	r3, r2, r3
 80083fa:	4a07      	ldr	r2, [pc, #28]	; (8008418 <HAL_RCC_GetHCLKFreq+0x58>)
 80083fc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80083fe:	4a07      	ldr	r2, [pc, #28]	; (800841c <HAL_RCC_GetHCLKFreq+0x5c>)
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8008404:	4b04      	ldr	r3, [pc, #16]	; (8008418 <HAL_RCC_GetHCLKFreq+0x58>)
 8008406:	681b      	ldr	r3, [r3, #0]
}
 8008408:	4618      	mov	r0, r3
 800840a:	3708      	adds	r7, #8
 800840c:	46bd      	mov	sp, r7
 800840e:	bd80      	pop	{r7, pc}
 8008410:	58024400 	.word	0x58024400
 8008414:	0802294c 	.word	0x0802294c
 8008418:	20000004 	.word	0x20000004
 800841c:	20000000 	.word	0x20000000

08008420 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008420:	b580      	push	{r7, lr}
 8008422:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8008424:	f7ff ffcc 	bl	80083c0 <HAL_RCC_GetHCLKFreq>
 8008428:	4601      	mov	r1, r0
 800842a:	4b06      	ldr	r3, [pc, #24]	; (8008444 <HAL_RCC_GetPCLK1Freq+0x24>)
 800842c:	69db      	ldr	r3, [r3, #28]
 800842e:	091b      	lsrs	r3, r3, #4
 8008430:	f003 0307 	and.w	r3, r3, #7
 8008434:	4a04      	ldr	r2, [pc, #16]	; (8008448 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008436:	5cd3      	ldrb	r3, [r2, r3]
 8008438:	f003 031f 	and.w	r3, r3, #31
 800843c:	fa21 f303 	lsr.w	r3, r1, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8008440:	4618      	mov	r0, r3
 8008442:	bd80      	pop	{r7, pc}
 8008444:	58024400 	.word	0x58024400
 8008448:	0802294c 	.word	0x0802294c

0800844c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800844c:	b580      	push	{r7, lr}
 800844e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8008450:	f7ff ffb6 	bl	80083c0 <HAL_RCC_GetHCLKFreq>
 8008454:	4601      	mov	r1, r0
 8008456:	4b06      	ldr	r3, [pc, #24]	; (8008470 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008458:	69db      	ldr	r3, [r3, #28]
 800845a:	0a1b      	lsrs	r3, r3, #8
 800845c:	f003 0307 	and.w	r3, r3, #7
 8008460:	4a04      	ldr	r2, [pc, #16]	; (8008474 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008462:	5cd3      	ldrb	r3, [r2, r3]
 8008464:	f003 031f 	and.w	r3, r3, #31
 8008468:	fa21 f303 	lsr.w	r3, r1, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800846c:	4618      	mov	r0, r3
 800846e:	bd80      	pop	{r7, pc}
 8008470:	58024400 	.word	0x58024400
 8008474:	0802294c 	.word	0x0802294c

08008478 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008478:	b480      	push	{r7}
 800847a:	b083      	sub	sp, #12
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
 8008480:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	223f      	movs	r2, #63	; 0x3f
 8008486:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008488:	4b1a      	ldr	r3, [pc, #104]	; (80084f4 <HAL_RCC_GetClockConfig+0x7c>)
 800848a:	691b      	ldr	r3, [r3, #16]
 800848c:	f003 0207 	and.w	r2, r3, #7
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8008494:	4b17      	ldr	r3, [pc, #92]	; (80084f4 <HAL_RCC_GetClockConfig+0x7c>)
 8008496:	699b      	ldr	r3, [r3, #24]
 8008498:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80084a0:	4b14      	ldr	r3, [pc, #80]	; (80084f4 <HAL_RCC_GetClockConfig+0x7c>)
 80084a2:	699b      	ldr	r3, [r3, #24]
 80084a4:	f003 020f 	and.w	r2, r3, #15
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80084ac:	4b11      	ldr	r3, [pc, #68]	; (80084f4 <HAL_RCC_GetClockConfig+0x7c>)
 80084ae:	699b      	ldr	r3, [r3, #24]
 80084b0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80084b8:	4b0e      	ldr	r3, [pc, #56]	; (80084f4 <HAL_RCC_GetClockConfig+0x7c>)
 80084ba:	69db      	ldr	r3, [r3, #28]
 80084bc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 80084c4:	4b0b      	ldr	r3, [pc, #44]	; (80084f4 <HAL_RCC_GetClockConfig+0x7c>)
 80084c6:	69db      	ldr	r3, [r3, #28]
 80084c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 80084d0:	4b08      	ldr	r3, [pc, #32]	; (80084f4 <HAL_RCC_GetClockConfig+0x7c>)
 80084d2:	6a1b      	ldr	r3, [r3, #32]
 80084d4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80084dc:	4b06      	ldr	r3, [pc, #24]	; (80084f8 <HAL_RCC_GetClockConfig+0x80>)
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	f003 020f 	and.w	r2, r3, #15
 80084e4:	683b      	ldr	r3, [r7, #0]
 80084e6:	601a      	str	r2, [r3, #0]
}
 80084e8:	bf00      	nop
 80084ea:	370c      	adds	r7, #12
 80084ec:	46bd      	mov	sp, r7
 80084ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f2:	4770      	bx	lr
 80084f4:	58024400 	.word	0x58024400
 80084f8:	52002000 	.word	0x52002000

080084fc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b086      	sub	sp, #24
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008504:	2300      	movs	r3, #0
 8008506:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008508:	2300      	movs	r3, #0
 800850a:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008514:	2b00      	cmp	r3, #0
 8008516:	d03d      	beq.n	8008594 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800851c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008520:	d013      	beq.n	800854a <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8008522:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008526:	d802      	bhi.n	800852e <HAL_RCCEx_PeriphCLKConfig+0x32>
 8008528:	2b00      	cmp	r3, #0
 800852a:	d007      	beq.n	800853c <HAL_RCCEx_PeriphCLKConfig+0x40>
 800852c:	e01f      	b.n	800856e <HAL_RCCEx_PeriphCLKConfig+0x72>
 800852e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008532:	d013      	beq.n	800855c <HAL_RCCEx_PeriphCLKConfig+0x60>
 8008534:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008538:	d01c      	beq.n	8008574 <HAL_RCCEx_PeriphCLKConfig+0x78>
 800853a:	e018      	b.n	800856e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800853c:	4baf      	ldr	r3, [pc, #700]	; (80087fc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800853e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008540:	4aae      	ldr	r2, [pc, #696]	; (80087fc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8008542:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008546:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8008548:	e015      	b.n	8008576 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	3304      	adds	r3, #4
 800854e:	2102      	movs	r1, #2
 8008550:	4618      	mov	r0, r3
 8008552:	f001 f96f 	bl	8009834 <RCCEx_PLL2_Config>
 8008556:	4603      	mov	r3, r0
 8008558:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800855a:	e00c      	b.n	8008576 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	3324      	adds	r3, #36	; 0x24
 8008560:	2102      	movs	r1, #2
 8008562:	4618      	mov	r0, r3
 8008564:	f001 fa18 	bl	8009998 <RCCEx_PLL3_Config>
 8008568:	4603      	mov	r3, r0
 800856a:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800856c:	e003      	b.n	8008576 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800856e:	2301      	movs	r3, #1
 8008570:	75fb      	strb	r3, [r7, #23]
      break;
 8008572:	e000      	b.n	8008576 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8008574:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008576:	7dfb      	ldrb	r3, [r7, #23]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d109      	bne.n	8008590 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800857c:	4b9f      	ldr	r3, [pc, #636]	; (80087fc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800857e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008580:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008588:	499c      	ldr	r1, [pc, #624]	; (80087fc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800858a:	4313      	orrs	r3, r2
 800858c:	650b      	str	r3, [r1, #80]	; 0x50
 800858e:	e001      	b.n	8008594 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008590:	7dfb      	ldrb	r3, [r7, #23]
 8008592:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800859c:	2b00      	cmp	r3, #0
 800859e:	d03d      	beq.n	800861c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085a4:	2b04      	cmp	r3, #4
 80085a6:	d826      	bhi.n	80085f6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
 80085a8:	a201      	add	r2, pc, #4	; (adr r2, 80085b0 <HAL_RCCEx_PeriphCLKConfig+0xb4>)
 80085aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085ae:	bf00      	nop
 80085b0:	080085c5 	.word	0x080085c5
 80085b4:	080085d3 	.word	0x080085d3
 80085b8:	080085e5 	.word	0x080085e5
 80085bc:	080085fd 	.word	0x080085fd
 80085c0:	080085fd 	.word	0x080085fd
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80085c4:	4b8d      	ldr	r3, [pc, #564]	; (80087fc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80085c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085c8:	4a8c      	ldr	r2, [pc, #560]	; (80087fc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80085ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80085ce:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80085d0:	e015      	b.n	80085fe <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	3304      	adds	r3, #4
 80085d6:	2100      	movs	r1, #0
 80085d8:	4618      	mov	r0, r3
 80085da:	f001 f92b 	bl	8009834 <RCCEx_PLL2_Config>
 80085de:	4603      	mov	r3, r0
 80085e0:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80085e2:	e00c      	b.n	80085fe <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	3324      	adds	r3, #36	; 0x24
 80085e8:	2100      	movs	r1, #0
 80085ea:	4618      	mov	r0, r3
 80085ec:	f001 f9d4 	bl	8009998 <RCCEx_PLL3_Config>
 80085f0:	4603      	mov	r3, r0
 80085f2:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80085f4:	e003      	b.n	80085fe <HAL_RCCEx_PeriphCLKConfig+0x102>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80085f6:	2301      	movs	r3, #1
 80085f8:	75fb      	strb	r3, [r7, #23]
      break;
 80085fa:	e000      	b.n	80085fe <HAL_RCCEx_PeriphCLKConfig+0x102>
      break;
 80085fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80085fe:	7dfb      	ldrb	r3, [r7, #23]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d109      	bne.n	8008618 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008604:	4b7d      	ldr	r3, [pc, #500]	; (80087fc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8008606:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008608:	f023 0207 	bic.w	r2, r3, #7
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008610:	497a      	ldr	r1, [pc, #488]	; (80087fc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8008612:	4313      	orrs	r3, r2
 8008614:	650b      	str	r3, [r1, #80]	; 0x50
 8008616:	e001      	b.n	800861c <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008618:	7dfb      	ldrb	r3, [r7, #23]
 800861a:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008624:	2b00      	cmp	r3, #0
 8008626:	d03e      	beq.n	80086a6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800862c:	2b80      	cmp	r3, #128	; 0x80
 800862e:	d01c      	beq.n	800866a <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8008630:	2b80      	cmp	r3, #128	; 0x80
 8008632:	d804      	bhi.n	800863e <HAL_RCCEx_PeriphCLKConfig+0x142>
 8008634:	2b00      	cmp	r3, #0
 8008636:	d008      	beq.n	800864a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8008638:	2b40      	cmp	r3, #64	; 0x40
 800863a:	d00d      	beq.n	8008658 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800863c:	e01e      	b.n	800867c <HAL_RCCEx_PeriphCLKConfig+0x180>
 800863e:	2bc0      	cmp	r3, #192	; 0xc0
 8008640:	d01f      	beq.n	8008682 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8008642:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008646:	d01e      	beq.n	8008686 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8008648:	e018      	b.n	800867c <HAL_RCCEx_PeriphCLKConfig+0x180>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800864a:	4b6c      	ldr	r3, [pc, #432]	; (80087fc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800864c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800864e:	4a6b      	ldr	r2, [pc, #428]	; (80087fc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8008650:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008654:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8008656:	e017      	b.n	8008688 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	3304      	adds	r3, #4
 800865c:	2100      	movs	r1, #0
 800865e:	4618      	mov	r0, r3
 8008660:	f001 f8e8 	bl	8009834 <RCCEx_PLL2_Config>
 8008664:	4603      	mov	r3, r0
 8008666:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8008668:	e00e      	b.n	8008688 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	3324      	adds	r3, #36	; 0x24
 800866e:	2100      	movs	r1, #0
 8008670:	4618      	mov	r0, r3
 8008672:	f001 f991 	bl	8009998 <RCCEx_PLL3_Config>
 8008676:	4603      	mov	r3, r0
 8008678:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800867a:	e005      	b.n	8008688 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800867c:	2301      	movs	r3, #1
 800867e:	75fb      	strb	r3, [r7, #23]
      break;
 8008680:	e002      	b.n	8008688 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 8008682:	bf00      	nop
 8008684:	e000      	b.n	8008688 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 8008686:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008688:	7dfb      	ldrb	r3, [r7, #23]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d109      	bne.n	80086a2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800868e:	4b5b      	ldr	r3, [pc, #364]	; (80087fc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8008690:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008692:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800869a:	4958      	ldr	r1, [pc, #352]	; (80087fc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800869c:	4313      	orrs	r3, r2
 800869e:	650b      	str	r3, [r1, #80]	; 0x50
 80086a0:	e001      	b.n	80086a6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80086a2:	7dfb      	ldrb	r3, [r7, #23]
 80086a4:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d044      	beq.n	800873c <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80086b8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80086bc:	d01f      	beq.n	80086fe <HAL_RCCEx_PeriphCLKConfig+0x202>
 80086be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80086c2:	d805      	bhi.n	80086d0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d00a      	beq.n	80086de <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80086c8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80086cc:	d00e      	beq.n	80086ec <HAL_RCCEx_PeriphCLKConfig+0x1f0>
 80086ce:	e01f      	b.n	8008710 <HAL_RCCEx_PeriphCLKConfig+0x214>
 80086d0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80086d4:	d01f      	beq.n	8008716 <HAL_RCCEx_PeriphCLKConfig+0x21a>
 80086d6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80086da:	d01e      	beq.n	800871a <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80086dc:	e018      	b.n	8008710 <HAL_RCCEx_PeriphCLKConfig+0x214>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80086de:	4b47      	ldr	r3, [pc, #284]	; (80087fc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80086e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086e2:	4a46      	ldr	r2, [pc, #280]	; (80087fc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80086e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80086e8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80086ea:	e017      	b.n	800871c <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	3304      	adds	r3, #4
 80086f0:	2100      	movs	r1, #0
 80086f2:	4618      	mov	r0, r3
 80086f4:	f001 f89e 	bl	8009834 <RCCEx_PLL2_Config>
 80086f8:	4603      	mov	r3, r0
 80086fa:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80086fc:	e00e      	b.n	800871c <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	3324      	adds	r3, #36	; 0x24
 8008702:	2100      	movs	r1, #0
 8008704:	4618      	mov	r0, r3
 8008706:	f001 f947 	bl	8009998 <RCCEx_PLL3_Config>
 800870a:	4603      	mov	r3, r0
 800870c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800870e:	e005      	b.n	800871c <HAL_RCCEx_PeriphCLKConfig+0x220>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8008710:	2301      	movs	r3, #1
 8008712:	75fb      	strb	r3, [r7, #23]
      break;
 8008714:	e002      	b.n	800871c <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 8008716:	bf00      	nop
 8008718:	e000      	b.n	800871c <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 800871a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800871c:	7dfb      	ldrb	r3, [r7, #23]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d10a      	bne.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8008722:	4b36      	ldr	r3, [pc, #216]	; (80087fc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8008724:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008726:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8008730:	4932      	ldr	r1, [pc, #200]	; (80087fc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8008732:	4313      	orrs	r3, r2
 8008734:	658b      	str	r3, [r1, #88]	; 0x58
 8008736:	e001      	b.n	800873c <HAL_RCCEx_PeriphCLKConfig+0x240>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008738:	7dfb      	ldrb	r3, [r7, #23]
 800873a:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008744:	2b00      	cmp	r3, #0
 8008746:	d044      	beq.n	80087d2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800874e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008752:	d01f      	beq.n	8008794 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8008754:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008758:	d805      	bhi.n	8008766 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800875a:	2b00      	cmp	r3, #0
 800875c:	d00a      	beq.n	8008774 <HAL_RCCEx_PeriphCLKConfig+0x278>
 800875e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008762:	d00e      	beq.n	8008782 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8008764:	e01f      	b.n	80087a6 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
 8008766:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800876a:	d01f      	beq.n	80087ac <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800876c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008770:	d01e      	beq.n	80087b0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8008772:	e018      	b.n	80087a6 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008774:	4b21      	ldr	r3, [pc, #132]	; (80087fc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8008776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008778:	4a20      	ldr	r2, [pc, #128]	; (80087fc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800877a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800877e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8008780:	e017      	b.n	80087b2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	3304      	adds	r3, #4
 8008786:	2100      	movs	r1, #0
 8008788:	4618      	mov	r0, r3
 800878a:	f001 f853 	bl	8009834 <RCCEx_PLL2_Config>
 800878e:	4603      	mov	r3, r0
 8008790:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8008792:	e00e      	b.n	80087b2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	3324      	adds	r3, #36	; 0x24
 8008798:	2100      	movs	r1, #0
 800879a:	4618      	mov	r0, r3
 800879c:	f001 f8fc 	bl	8009998 <RCCEx_PLL3_Config>
 80087a0:	4603      	mov	r3, r0
 80087a2:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80087a4:	e005      	b.n	80087b2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80087a6:	2301      	movs	r3, #1
 80087a8:	75fb      	strb	r3, [r7, #23]
      break;
 80087aa:	e002      	b.n	80087b2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 80087ac:	bf00      	nop
 80087ae:	e000      	b.n	80087b2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 80087b0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80087b2:	7dfb      	ldrb	r3, [r7, #23]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d10a      	bne.n	80087ce <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80087b8:	4b10      	ldr	r3, [pc, #64]	; (80087fc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80087ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80087bc:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80087c6:	490d      	ldr	r1, [pc, #52]	; (80087fc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80087c8:	4313      	orrs	r3, r2
 80087ca:	658b      	str	r3, [r1, #88]	; 0x58
 80087cc:	e001      	b.n	80087d2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087ce:	7dfb      	ldrb	r3, [r7, #23]
 80087d0:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d035      	beq.n	800884a <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80087e2:	2b10      	cmp	r3, #16
 80087e4:	d00c      	beq.n	8008800 <HAL_RCCEx_PeriphCLKConfig+0x304>
 80087e6:	2b10      	cmp	r3, #16
 80087e8:	d802      	bhi.n	80087f0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d01b      	beq.n	8008826 <HAL_RCCEx_PeriphCLKConfig+0x32a>
 80087ee:	e017      	b.n	8008820 <HAL_RCCEx_PeriphCLKConfig+0x324>
 80087f0:	2b20      	cmp	r3, #32
 80087f2:	d00c      	beq.n	800880e <HAL_RCCEx_PeriphCLKConfig+0x312>
 80087f4:	2b30      	cmp	r3, #48	; 0x30
 80087f6:	d018      	beq.n	800882a <HAL_RCCEx_PeriphCLKConfig+0x32e>
 80087f8:	e012      	b.n	8008820 <HAL_RCCEx_PeriphCLKConfig+0x324>
 80087fa:	bf00      	nop
 80087fc:	58024400 	.word	0x58024400
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008800:	4baf      	ldr	r3, [pc, #700]	; (8008ac0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8008802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008804:	4aae      	ldr	r2, [pc, #696]	; (8008ac0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8008806:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800880a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800880c:	e00e      	b.n	800882c <HAL_RCCEx_PeriphCLKConfig+0x330>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	3304      	adds	r3, #4
 8008812:	2102      	movs	r1, #2
 8008814:	4618      	mov	r0, r3
 8008816:	f001 f80d 	bl	8009834 <RCCEx_PLL2_Config>
 800881a:	4603      	mov	r3, r0
 800881c:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800881e:	e005      	b.n	800882c <HAL_RCCEx_PeriphCLKConfig+0x330>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8008820:	2301      	movs	r3, #1
 8008822:	75fb      	strb	r3, [r7, #23]
      break;
 8008824:	e002      	b.n	800882c <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 8008826:	bf00      	nop
 8008828:	e000      	b.n	800882c <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 800882a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800882c:	7dfb      	ldrb	r3, [r7, #23]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d109      	bne.n	8008846 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008832:	4ba3      	ldr	r3, [pc, #652]	; (8008ac0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8008834:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008836:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800883e:	49a0      	ldr	r1, [pc, #640]	; (8008ac0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8008840:	4313      	orrs	r3, r2
 8008842:	64cb      	str	r3, [r1, #76]	; 0x4c
 8008844:	e001      	b.n	800884a <HAL_RCCEx_PeriphCLKConfig+0x34e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008846:	7dfb      	ldrb	r3, [r7, #23]
 8008848:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008852:	2b00      	cmp	r3, #0
 8008854:	d042      	beq.n	80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800885a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800885e:	d01f      	beq.n	80088a0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8008860:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008864:	d805      	bhi.n	8008872 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008866:	2b00      	cmp	r3, #0
 8008868:	d00a      	beq.n	8008880 <HAL_RCCEx_PeriphCLKConfig+0x384>
 800886a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800886e:	d00e      	beq.n	800888e <HAL_RCCEx_PeriphCLKConfig+0x392>
 8008870:	e01f      	b.n	80088b2 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
 8008872:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008876:	d01f      	beq.n	80088b8 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8008878:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800887c:	d01e      	beq.n	80088bc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800887e:	e018      	b.n	80088b2 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008880:	4b8f      	ldr	r3, [pc, #572]	; (8008ac0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8008882:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008884:	4a8e      	ldr	r2, [pc, #568]	; (8008ac0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8008886:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800888a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800888c:	e017      	b.n	80088be <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	3304      	adds	r3, #4
 8008892:	2100      	movs	r1, #0
 8008894:	4618      	mov	r0, r3
 8008896:	f000 ffcd 	bl	8009834 <RCCEx_PLL2_Config>
 800889a:	4603      	mov	r3, r0
 800889c:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800889e:	e00e      	b.n	80088be <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	3324      	adds	r3, #36	; 0x24
 80088a4:	2100      	movs	r1, #0
 80088a6:	4618      	mov	r0, r3
 80088a8:	f001 f876 	bl	8009998 <RCCEx_PLL3_Config>
 80088ac:	4603      	mov	r3, r0
 80088ae:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80088b0:	e005      	b.n	80088be <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80088b2:	2301      	movs	r3, #1
 80088b4:	75fb      	strb	r3, [r7, #23]
      break;
 80088b6:	e002      	b.n	80088be <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 80088b8:	bf00      	nop
 80088ba:	e000      	b.n	80088be <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 80088bc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80088be:	7dfb      	ldrb	r3, [r7, #23]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d109      	bne.n	80088d8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80088c4:	4b7e      	ldr	r3, [pc, #504]	; (8008ac0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80088c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80088c8:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80088d0:	497b      	ldr	r1, [pc, #492]	; (8008ac0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80088d2:	4313      	orrs	r3, r2
 80088d4:	650b      	str	r3, [r1, #80]	; 0x50
 80088d6:	e001      	b.n	80088dc <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088d8:	7dfb      	ldrb	r3, [r7, #23]
 80088da:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d042      	beq.n	800896e <HAL_RCCEx_PeriphCLKConfig+0x472>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80088ec:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80088f0:	d01b      	beq.n	800892a <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80088f2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80088f6:	d805      	bhi.n	8008904 <HAL_RCCEx_PeriphCLKConfig+0x408>
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d022      	beq.n	8008942 <HAL_RCCEx_PeriphCLKConfig+0x446>
 80088fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008900:	d00a      	beq.n	8008918 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8008902:	e01b      	b.n	800893c <HAL_RCCEx_PeriphCLKConfig+0x440>
 8008904:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008908:	d01d      	beq.n	8008946 <HAL_RCCEx_PeriphCLKConfig+0x44a>
 800890a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800890e:	d01c      	beq.n	800894a <HAL_RCCEx_PeriphCLKConfig+0x44e>
 8008910:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008914:	d01b      	beq.n	800894e <HAL_RCCEx_PeriphCLKConfig+0x452>
 8008916:	e011      	b.n	800893c <HAL_RCCEx_PeriphCLKConfig+0x440>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	3304      	adds	r3, #4
 800891c:	2101      	movs	r1, #1
 800891e:	4618      	mov	r0, r3
 8008920:	f000 ff88 	bl	8009834 <RCCEx_PLL2_Config>
 8008924:	4603      	mov	r3, r0
 8008926:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8008928:	e012      	b.n	8008950 <HAL_RCCEx_PeriphCLKConfig+0x454>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	3324      	adds	r3, #36	; 0x24
 800892e:	2101      	movs	r1, #1
 8008930:	4618      	mov	r0, r3
 8008932:	f001 f831 	bl	8009998 <RCCEx_PLL3_Config>
 8008936:	4603      	mov	r3, r0
 8008938:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800893a:	e009      	b.n	8008950 <HAL_RCCEx_PeriphCLKConfig+0x454>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800893c:	2301      	movs	r3, #1
 800893e:	75fb      	strb	r3, [r7, #23]
      break;
 8008940:	e006      	b.n	8008950 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8008942:	bf00      	nop
 8008944:	e004      	b.n	8008950 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8008946:	bf00      	nop
 8008948:	e002      	b.n	8008950 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 800894a:	bf00      	nop
 800894c:	e000      	b.n	8008950 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 800894e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008950:	7dfb      	ldrb	r3, [r7, #23]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d109      	bne.n	800896a <HAL_RCCEx_PeriphCLKConfig+0x46e>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8008956:	4b5a      	ldr	r3, [pc, #360]	; (8008ac0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8008958:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800895a:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008962:	4957      	ldr	r1, [pc, #348]	; (8008ac0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8008964:	4313      	orrs	r3, r2
 8008966:	650b      	str	r3, [r1, #80]	; 0x50
 8008968:	e001      	b.n	800896e <HAL_RCCEx_PeriphCLKConfig+0x472>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800896a:	7dfb      	ldrb	r3, [r7, #23]
 800896c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008976:	2b00      	cmp	r3, #0
 8008978:	d044      	beq.n	8008a04 <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8008980:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008984:	d01b      	beq.n	80089be <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8008986:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800898a:	d805      	bhi.n	8008998 <HAL_RCCEx_PeriphCLKConfig+0x49c>
 800898c:	2b00      	cmp	r3, #0
 800898e:	d022      	beq.n	80089d6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8008990:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008994:	d00a      	beq.n	80089ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8008996:	e01b      	b.n	80089d0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 8008998:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800899c:	d01d      	beq.n	80089da <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800899e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80089a2:	d01c      	beq.n	80089de <HAL_RCCEx_PeriphCLKConfig+0x4e2>
 80089a4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80089a8:	d01b      	beq.n	80089e2 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 80089aa:	e011      	b.n	80089d0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	3304      	adds	r3, #4
 80089b0:	2101      	movs	r1, #1
 80089b2:	4618      	mov	r0, r3
 80089b4:	f000 ff3e 	bl	8009834 <RCCEx_PLL2_Config>
 80089b8:	4603      	mov	r3, r0
 80089ba:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80089bc:	e012      	b.n	80089e4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	3324      	adds	r3, #36	; 0x24
 80089c2:	2101      	movs	r1, #1
 80089c4:	4618      	mov	r0, r3
 80089c6:	f000 ffe7 	bl	8009998 <RCCEx_PLL3_Config>
 80089ca:	4603      	mov	r3, r0
 80089cc:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80089ce:	e009      	b.n	80089e4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 80089d0:	2301      	movs	r3, #1
 80089d2:	75fb      	strb	r3, [r7, #23]
      break;
 80089d4:	e006      	b.n	80089e4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 80089d6:	bf00      	nop
 80089d8:	e004      	b.n	80089e4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 80089da:	bf00      	nop
 80089dc:	e002      	b.n	80089e4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 80089de:	bf00      	nop
 80089e0:	e000      	b.n	80089e4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 80089e2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80089e4:	7dfb      	ldrb	r3, [r7, #23]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d10a      	bne.n	8008a00 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80089ea:	4b35      	ldr	r3, [pc, #212]	; (8008ac0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80089ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80089ee:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80089f8:	4931      	ldr	r1, [pc, #196]	; (8008ac0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80089fa:	4313      	orrs	r3, r2
 80089fc:	658b      	str	r3, [r1, #88]	; 0x58
 80089fe:	e001      	b.n	8008a04 <HAL_RCCEx_PeriphCLKConfig+0x508>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a00:	7dfb      	ldrb	r3, [r7, #23]
 8008a02:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d02d      	beq.n	8008a6c <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a14:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008a18:	d005      	beq.n	8008a26 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8008a1a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008a1e:	d009      	beq.n	8008a34 <HAL_RCCEx_PeriphCLKConfig+0x538>
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d013      	beq.n	8008a4c <HAL_RCCEx_PeriphCLKConfig+0x550>
 8008a24:	e00f      	b.n	8008a46 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a26:	4b26      	ldr	r3, [pc, #152]	; (8008ac0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8008a28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a2a:	4a25      	ldr	r2, [pc, #148]	; (8008ac0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8008a2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008a30:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8008a32:	e00c      	b.n	8008a4e <HAL_RCCEx_PeriphCLKConfig+0x552>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	3304      	adds	r3, #4
 8008a38:	2101      	movs	r1, #1
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	f000 fefa 	bl	8009834 <RCCEx_PLL2_Config>
 8008a40:	4603      	mov	r3, r0
 8008a42:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8008a44:	e003      	b.n	8008a4e <HAL_RCCEx_PeriphCLKConfig+0x552>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008a46:	2301      	movs	r3, #1
 8008a48:	75fb      	strb	r3, [r7, #23]
      break;
 8008a4a:	e000      	b.n	8008a4e <HAL_RCCEx_PeriphCLKConfig+0x552>
      break;
 8008a4c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008a4e:	7dfb      	ldrb	r3, [r7, #23]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d109      	bne.n	8008a68 <HAL_RCCEx_PeriphCLKConfig+0x56c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008a54:	4b1a      	ldr	r3, [pc, #104]	; (8008ac0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8008a56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a58:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a60:	4917      	ldr	r1, [pc, #92]	; (8008ac0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8008a62:	4313      	orrs	r3, r2
 8008a64:	650b      	str	r3, [r1, #80]	; 0x50
 8008a66:	e001      	b.n	8008a6c <HAL_RCCEx_PeriphCLKConfig+0x570>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a68:	7dfb      	ldrb	r3, [r7, #23]
 8008a6a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d035      	beq.n	8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a7c:	2b03      	cmp	r3, #3
 8008a7e:	d81b      	bhi.n	8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8008a80:	a201      	add	r2, pc, #4	; (adr r2, 8008a88 <HAL_RCCEx_PeriphCLKConfig+0x58c>)
 8008a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a86:	bf00      	nop
 8008a88:	08008ac5 	.word	0x08008ac5
 8008a8c:	08008a99 	.word	0x08008a99
 8008a90:	08008aa7 	.word	0x08008aa7
 8008a94:	08008ac5 	.word	0x08008ac5
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a98:	4b09      	ldr	r3, [pc, #36]	; (8008ac0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8008a9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a9c:	4a08      	ldr	r2, [pc, #32]	; (8008ac0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8008a9e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008aa2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8008aa4:	e00f      	b.n	8008ac6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	3304      	adds	r3, #4
 8008aaa:	2102      	movs	r1, #2
 8008aac:	4618      	mov	r0, r3
 8008aae:	f000 fec1 	bl	8009834 <RCCEx_PLL2_Config>
 8008ab2:	4603      	mov	r3, r0
 8008ab4:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8008ab6:	e006      	b.n	8008ac6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8008ab8:	2301      	movs	r3, #1
 8008aba:	75fb      	strb	r3, [r7, #23]
      break;
 8008abc:	e003      	b.n	8008ac6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 8008abe:	bf00      	nop
 8008ac0:	58024400 	.word	0x58024400
      break;
 8008ac4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008ac6:	7dfb      	ldrb	r3, [r7, #23]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d109      	bne.n	8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8008acc:	4bba      	ldr	r3, [pc, #744]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8008ace:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008ad0:	f023 0203 	bic.w	r2, r3, #3
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ad8:	49b7      	ldr	r1, [pc, #732]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8008ada:	4313      	orrs	r3, r2
 8008adc:	64cb      	str	r3, [r1, #76]	; 0x4c
 8008ade:	e001      	b.n	8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ae0:	7dfb      	ldrb	r3, [r7, #23]
 8008ae2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	f000 8086 	beq.w	8008bfe <HAL_RCCEx_PeriphCLKConfig+0x702>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008af2:	4bb2      	ldr	r3, [pc, #712]	; (8008dbc <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	4ab1      	ldr	r2, [pc, #708]	; (8008dbc <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8008af8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008afc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008afe:	f7fa f841 	bl	8002b84 <HAL_GetTick>
 8008b02:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008b04:	e009      	b.n	8008b1a <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008b06:	f7fa f83d 	bl	8002b84 <HAL_GetTick>
 8008b0a:	4602      	mov	r2, r0
 8008b0c:	693b      	ldr	r3, [r7, #16]
 8008b0e:	1ad3      	subs	r3, r2, r3
 8008b10:	2b64      	cmp	r3, #100	; 0x64
 8008b12:	d902      	bls.n	8008b1a <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        ret = HAL_TIMEOUT;
 8008b14:	2303      	movs	r3, #3
 8008b16:	75fb      	strb	r3, [r7, #23]
        break;
 8008b18:	e005      	b.n	8008b26 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008b1a:	4ba8      	ldr	r3, [pc, #672]	; (8008dbc <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d0ef      	beq.n	8008b06 <HAL_RCCEx_PeriphCLKConfig+0x60a>
      }
    }

    if(ret == HAL_OK)
 8008b26:	7dfb      	ldrb	r3, [r7, #23]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d166      	bne.n	8008bfa <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8008b2c:	4ba2      	ldr	r3, [pc, #648]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8008b2e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008b36:	4053      	eors	r3, r2
 8008b38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d013      	beq.n	8008b68 <HAL_RCCEx_PeriphCLKConfig+0x66c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008b40:	4b9d      	ldr	r3, [pc, #628]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8008b42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b48:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008b4a:	4b9b      	ldr	r3, [pc, #620]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8008b4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b4e:	4a9a      	ldr	r2, [pc, #616]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8008b50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008b54:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008b56:	4b98      	ldr	r3, [pc, #608]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8008b58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b5a:	4a97      	ldr	r2, [pc, #604]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8008b5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008b60:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8008b62:	4a95      	ldr	r2, [pc, #596]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008b6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008b72:	d115      	bne.n	8008ba0 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b74:	f7fa f806 	bl	8002b84 <HAL_GetTick>
 8008b78:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008b7a:	e00b      	b.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0x698>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b7c:	f7fa f802 	bl	8002b84 <HAL_GetTick>
 8008b80:	4602      	mov	r2, r0
 8008b82:	693b      	ldr	r3, [r7, #16]
 8008b84:	1ad3      	subs	r3, r2, r3
 8008b86:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b8a:	4293      	cmp	r3, r2
 8008b8c:	d902      	bls.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0x698>
          {
            ret = HAL_TIMEOUT;
 8008b8e:	2303      	movs	r3, #3
 8008b90:	75fb      	strb	r3, [r7, #23]
            break;
 8008b92:	e005      	b.n	8008ba0 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008b94:	4b88      	ldr	r3, [pc, #544]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8008b96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b98:	f003 0302 	and.w	r3, r3, #2
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d0ed      	beq.n	8008b7c <HAL_RCCEx_PeriphCLKConfig+0x680>
          }
        }
      }

      if(ret == HAL_OK)
 8008ba0:	7dfb      	ldrb	r3, [r7, #23]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d126      	bne.n	8008bf4 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008bac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008bb0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008bb4:	d10d      	bne.n	8008bd2 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 8008bb6:	4b80      	ldr	r3, [pc, #512]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8008bb8:	691b      	ldr	r3, [r3, #16]
 8008bba:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008bc4:	0919      	lsrs	r1, r3, #4
 8008bc6:	4b7e      	ldr	r3, [pc, #504]	; (8008dc0 <HAL_RCCEx_PeriphCLKConfig+0x8c4>)
 8008bc8:	400b      	ands	r3, r1
 8008bca:	497b      	ldr	r1, [pc, #492]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8008bcc:	4313      	orrs	r3, r2
 8008bce:	610b      	str	r3, [r1, #16]
 8008bd0:	e005      	b.n	8008bde <HAL_RCCEx_PeriphCLKConfig+0x6e2>
 8008bd2:	4b79      	ldr	r3, [pc, #484]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8008bd4:	691b      	ldr	r3, [r3, #16]
 8008bd6:	4a78      	ldr	r2, [pc, #480]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8008bd8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8008bdc:	6113      	str	r3, [r2, #16]
 8008bde:	4b76      	ldr	r3, [pc, #472]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8008be0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008be8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008bec:	4972      	ldr	r1, [pc, #456]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8008bee:	4313      	orrs	r3, r2
 8008bf0:	670b      	str	r3, [r1, #112]	; 0x70
 8008bf2:	e004      	b.n	8008bfe <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008bf4:	7dfb      	ldrb	r3, [r7, #23]
 8008bf6:	75bb      	strb	r3, [r7, #22]
 8008bf8:	e001      	b.n	8008bfe <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008bfa:	7dfb      	ldrb	r3, [r7, #23]
 8008bfc:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	f003 0301 	and.w	r3, r3, #1
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d07d      	beq.n	8008d06 <HAL_RCCEx_PeriphCLKConfig+0x80a>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008c0e:	2b28      	cmp	r3, #40	; 0x28
 8008c10:	d866      	bhi.n	8008ce0 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
 8008c12:	a201      	add	r2, pc, #4	; (adr r2, 8008c18 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8008c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c18:	08008ce7 	.word	0x08008ce7
 8008c1c:	08008ce1 	.word	0x08008ce1
 8008c20:	08008ce1 	.word	0x08008ce1
 8008c24:	08008ce1 	.word	0x08008ce1
 8008c28:	08008ce1 	.word	0x08008ce1
 8008c2c:	08008ce1 	.word	0x08008ce1
 8008c30:	08008ce1 	.word	0x08008ce1
 8008c34:	08008ce1 	.word	0x08008ce1
 8008c38:	08008cbd 	.word	0x08008cbd
 8008c3c:	08008ce1 	.word	0x08008ce1
 8008c40:	08008ce1 	.word	0x08008ce1
 8008c44:	08008ce1 	.word	0x08008ce1
 8008c48:	08008ce1 	.word	0x08008ce1
 8008c4c:	08008ce1 	.word	0x08008ce1
 8008c50:	08008ce1 	.word	0x08008ce1
 8008c54:	08008ce1 	.word	0x08008ce1
 8008c58:	08008ccf 	.word	0x08008ccf
 8008c5c:	08008ce1 	.word	0x08008ce1
 8008c60:	08008ce1 	.word	0x08008ce1
 8008c64:	08008ce1 	.word	0x08008ce1
 8008c68:	08008ce1 	.word	0x08008ce1
 8008c6c:	08008ce1 	.word	0x08008ce1
 8008c70:	08008ce1 	.word	0x08008ce1
 8008c74:	08008ce1 	.word	0x08008ce1
 8008c78:	08008ce7 	.word	0x08008ce7
 8008c7c:	08008ce1 	.word	0x08008ce1
 8008c80:	08008ce1 	.word	0x08008ce1
 8008c84:	08008ce1 	.word	0x08008ce1
 8008c88:	08008ce1 	.word	0x08008ce1
 8008c8c:	08008ce1 	.word	0x08008ce1
 8008c90:	08008ce1 	.word	0x08008ce1
 8008c94:	08008ce1 	.word	0x08008ce1
 8008c98:	08008ce7 	.word	0x08008ce7
 8008c9c:	08008ce1 	.word	0x08008ce1
 8008ca0:	08008ce1 	.word	0x08008ce1
 8008ca4:	08008ce1 	.word	0x08008ce1
 8008ca8:	08008ce1 	.word	0x08008ce1
 8008cac:	08008ce1 	.word	0x08008ce1
 8008cb0:	08008ce1 	.word	0x08008ce1
 8008cb4:	08008ce1 	.word	0x08008ce1
 8008cb8:	08008ce7 	.word	0x08008ce7
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	3304      	adds	r3, #4
 8008cc0:	2101      	movs	r1, #1
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	f000 fdb6 	bl	8009834 <RCCEx_PLL2_Config>
 8008cc8:	4603      	mov	r3, r0
 8008cca:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8008ccc:	e00c      	b.n	8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x7ec>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	3324      	adds	r3, #36	; 0x24
 8008cd2:	2101      	movs	r1, #1
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	f000 fe5f 	bl	8009998 <RCCEx_PLL3_Config>
 8008cda:	4603      	mov	r3, r0
 8008cdc:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8008cde:	e003      	b.n	8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008ce0:	2301      	movs	r3, #1
 8008ce2:	75fb      	strb	r3, [r7, #23]
      break;
 8008ce4:	e000      	b.n	8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      break;
 8008ce6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008ce8:	7dfb      	ldrb	r3, [r7, #23]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d109      	bne.n	8008d02 <HAL_RCCEx_PeriphCLKConfig+0x806>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8008cee:	4b32      	ldr	r3, [pc, #200]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8008cf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cf2:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008cfa:	492f      	ldr	r1, [pc, #188]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8008cfc:	4313      	orrs	r3, r2
 8008cfe:	654b      	str	r3, [r1, #84]	; 0x54
 8008d00:	e001      	b.n	8008d06 <HAL_RCCEx_PeriphCLKConfig+0x80a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d02:	7dfb      	ldrb	r3, [r7, #23]
 8008d04:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	f003 0302 	and.w	r3, r3, #2
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d037      	beq.n	8008d82 <HAL_RCCEx_PeriphCLKConfig+0x886>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008d16:	2b05      	cmp	r3, #5
 8008d18:	d820      	bhi.n	8008d5c <HAL_RCCEx_PeriphCLKConfig+0x860>
 8008d1a:	a201      	add	r2, pc, #4	; (adr r2, 8008d20 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8008d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d20:	08008d63 	.word	0x08008d63
 8008d24:	08008d39 	.word	0x08008d39
 8008d28:	08008d4b 	.word	0x08008d4b
 8008d2c:	08008d63 	.word	0x08008d63
 8008d30:	08008d63 	.word	0x08008d63
 8008d34:	08008d63 	.word	0x08008d63
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	3304      	adds	r3, #4
 8008d3c:	2101      	movs	r1, #1
 8008d3e:	4618      	mov	r0, r3
 8008d40:	f000 fd78 	bl	8009834 <RCCEx_PLL2_Config>
 8008d44:	4603      	mov	r3, r0
 8008d46:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8008d48:	e00c      	b.n	8008d64 <HAL_RCCEx_PeriphCLKConfig+0x868>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	3324      	adds	r3, #36	; 0x24
 8008d4e:	2101      	movs	r1, #1
 8008d50:	4618      	mov	r0, r3
 8008d52:	f000 fe21 	bl	8009998 <RCCEx_PLL3_Config>
 8008d56:	4603      	mov	r3, r0
 8008d58:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8008d5a:	e003      	b.n	8008d64 <HAL_RCCEx_PeriphCLKConfig+0x868>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008d5c:	2301      	movs	r3, #1
 8008d5e:	75fb      	strb	r3, [r7, #23]
      break;
 8008d60:	e000      	b.n	8008d64 <HAL_RCCEx_PeriphCLKConfig+0x868>
      break;
 8008d62:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008d64:	7dfb      	ldrb	r3, [r7, #23]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d109      	bne.n	8008d7e <HAL_RCCEx_PeriphCLKConfig+0x882>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8008d6a:	4b13      	ldr	r3, [pc, #76]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8008d6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d6e:	f023 0207 	bic.w	r2, r3, #7
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008d76:	4910      	ldr	r1, [pc, #64]	; (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8008d78:	4313      	orrs	r3, r2
 8008d7a:	654b      	str	r3, [r1, #84]	; 0x54
 8008d7c:	e001      	b.n	8008d82 <HAL_RCCEx_PeriphCLKConfig+0x886>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d7e:	7dfb      	ldrb	r3, [r7, #23]
 8008d80:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	f003 0304 	and.w	r3, r3, #4
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d040      	beq.n	8008e10 <HAL_RCCEx_PeriphCLKConfig+0x914>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008d94:	2b05      	cmp	r3, #5
 8008d96:	d827      	bhi.n	8008de8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
 8008d98:	a201      	add	r2, pc, #4	; (adr r2, 8008da0 <HAL_RCCEx_PeriphCLKConfig+0x8a4>)
 8008d9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d9e:	bf00      	nop
 8008da0:	08008def 	.word	0x08008def
 8008da4:	08008dc5 	.word	0x08008dc5
 8008da8:	08008dd7 	.word	0x08008dd7
 8008dac:	08008def 	.word	0x08008def
 8008db0:	08008def 	.word	0x08008def
 8008db4:	08008def 	.word	0x08008def
 8008db8:	58024400 	.word	0x58024400
 8008dbc:	58024800 	.word	0x58024800
 8008dc0:	00ffffcf 	.word	0x00ffffcf
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	3304      	adds	r3, #4
 8008dc8:	2101      	movs	r1, #1
 8008dca:	4618      	mov	r0, r3
 8008dcc:	f000 fd32 	bl	8009834 <RCCEx_PLL2_Config>
 8008dd0:	4603      	mov	r3, r0
 8008dd2:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8008dd4:	e00c      	b.n	8008df0 <HAL_RCCEx_PeriphCLKConfig+0x8f4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	3324      	adds	r3, #36	; 0x24
 8008dda:	2101      	movs	r1, #1
 8008ddc:	4618      	mov	r0, r3
 8008dde:	f000 fddb 	bl	8009998 <RCCEx_PLL3_Config>
 8008de2:	4603      	mov	r3, r0
 8008de4:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8008de6:	e003      	b.n	8008df0 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008de8:	2301      	movs	r3, #1
 8008dea:	75fb      	strb	r3, [r7, #23]
      break;
 8008dec:	e000      	b.n	8008df0 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      break;
 8008dee:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008df0:	7dfb      	ldrb	r3, [r7, #23]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d10a      	bne.n	8008e0c <HAL_RCCEx_PeriphCLKConfig+0x910>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008df6:	4bb2      	ldr	r3, [pc, #712]	; (80090c0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8008df8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008dfa:	f023 0207 	bic.w	r2, r3, #7
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e04:	49ae      	ldr	r1, [pc, #696]	; (80090c0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8008e06:	4313      	orrs	r3, r2
 8008e08:	658b      	str	r3, [r1, #88]	; 0x58
 8008e0a:	e001      	b.n	8008e10 <HAL_RCCEx_PeriphCLKConfig+0x914>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e0c:	7dfb      	ldrb	r3, [r7, #23]
 8008e0e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	f003 0320 	and.w	r3, r3, #32
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d044      	beq.n	8008ea6 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008e22:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008e26:	d01b      	beq.n	8008e60 <HAL_RCCEx_PeriphCLKConfig+0x964>
 8008e28:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008e2c:	d805      	bhi.n	8008e3a <HAL_RCCEx_PeriphCLKConfig+0x93e>
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d022      	beq.n	8008e78 <HAL_RCCEx_PeriphCLKConfig+0x97c>
 8008e32:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008e36:	d00a      	beq.n	8008e4e <HAL_RCCEx_PeriphCLKConfig+0x952>
 8008e38:	e01b      	b.n	8008e72 <HAL_RCCEx_PeriphCLKConfig+0x976>
 8008e3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e3e:	d01d      	beq.n	8008e7c <HAL_RCCEx_PeriphCLKConfig+0x980>
 8008e40:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008e44:	d01c      	beq.n	8008e80 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8008e46:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008e4a:	d01b      	beq.n	8008e84 <HAL_RCCEx_PeriphCLKConfig+0x988>
 8008e4c:	e011      	b.n	8008e72 <HAL_RCCEx_PeriphCLKConfig+0x976>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	3304      	adds	r3, #4
 8008e52:	2100      	movs	r1, #0
 8008e54:	4618      	mov	r0, r3
 8008e56:	f000 fced 	bl	8009834 <RCCEx_PLL2_Config>
 8008e5a:	4603      	mov	r3, r0
 8008e5c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8008e5e:	e012      	b.n	8008e86 <HAL_RCCEx_PeriphCLKConfig+0x98a>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	3324      	adds	r3, #36	; 0x24
 8008e64:	2102      	movs	r1, #2
 8008e66:	4618      	mov	r0, r3
 8008e68:	f000 fd96 	bl	8009998 <RCCEx_PLL3_Config>
 8008e6c:	4603      	mov	r3, r0
 8008e6e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8008e70:	e009      	b.n	8008e86 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008e72:	2301      	movs	r3, #1
 8008e74:	75fb      	strb	r3, [r7, #23]
      break;
 8008e76:	e006      	b.n	8008e86 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8008e78:	bf00      	nop
 8008e7a:	e004      	b.n	8008e86 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8008e7c:	bf00      	nop
 8008e7e:	e002      	b.n	8008e86 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8008e80:	bf00      	nop
 8008e82:	e000      	b.n	8008e86 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8008e84:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008e86:	7dfb      	ldrb	r3, [r7, #23]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d10a      	bne.n	8008ea2 <HAL_RCCEx_PeriphCLKConfig+0x9a6>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008e8c:	4b8c      	ldr	r3, [pc, #560]	; (80090c0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8008e8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e90:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008e9a:	4989      	ldr	r1, [pc, #548]	; (80090c0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8008e9c:	4313      	orrs	r3, r2
 8008e9e:	654b      	str	r3, [r1, #84]	; 0x54
 8008ea0:	e001      	b.n	8008ea6 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ea2:	7dfb      	ldrb	r3, [r7, #23]
 8008ea4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d044      	beq.n	8008f3c <HAL_RCCEx_PeriphCLKConfig+0xa40>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008eb8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008ebc:	d01b      	beq.n	8008ef6 <HAL_RCCEx_PeriphCLKConfig+0x9fa>
 8008ebe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008ec2:	d805      	bhi.n	8008ed0 <HAL_RCCEx_PeriphCLKConfig+0x9d4>
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d022      	beq.n	8008f0e <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8008ec8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008ecc:	d00a      	beq.n	8008ee4 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 8008ece:	e01b      	b.n	8008f08 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
 8008ed0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ed4:	d01d      	beq.n	8008f12 <HAL_RCCEx_PeriphCLKConfig+0xa16>
 8008ed6:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8008eda:	d01c      	beq.n	8008f16 <HAL_RCCEx_PeriphCLKConfig+0xa1a>
 8008edc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008ee0:	d01b      	beq.n	8008f1a <HAL_RCCEx_PeriphCLKConfig+0xa1e>
 8008ee2:	e011      	b.n	8008f08 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	3304      	adds	r3, #4
 8008ee8:	2100      	movs	r1, #0
 8008eea:	4618      	mov	r0, r3
 8008eec:	f000 fca2 	bl	8009834 <RCCEx_PLL2_Config>
 8008ef0:	4603      	mov	r3, r0
 8008ef2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8008ef4:	e012      	b.n	8008f1c <HAL_RCCEx_PeriphCLKConfig+0xa20>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	3324      	adds	r3, #36	; 0x24
 8008efa:	2102      	movs	r1, #2
 8008efc:	4618      	mov	r0, r3
 8008efe:	f000 fd4b 	bl	8009998 <RCCEx_PLL3_Config>
 8008f02:	4603      	mov	r3, r0
 8008f04:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8008f06:	e009      	b.n	8008f1c <HAL_RCCEx_PeriphCLKConfig+0xa20>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008f08:	2301      	movs	r3, #1
 8008f0a:	75fb      	strb	r3, [r7, #23]
      break;
 8008f0c:	e006      	b.n	8008f1c <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8008f0e:	bf00      	nop
 8008f10:	e004      	b.n	8008f1c <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8008f12:	bf00      	nop
 8008f14:	e002      	b.n	8008f1c <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8008f16:	bf00      	nop
 8008f18:	e000      	b.n	8008f1c <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8008f1a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008f1c:	7dfb      	ldrb	r3, [r7, #23]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d10a      	bne.n	8008f38 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008f22:	4b67      	ldr	r3, [pc, #412]	; (80090c0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8008f24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f26:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008f30:	4963      	ldr	r1, [pc, #396]	; (80090c0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8008f32:	4313      	orrs	r3, r2
 8008f34:	658b      	str	r3, [r1, #88]	; 0x58
 8008f36:	e001      	b.n	8008f3c <HAL_RCCEx_PeriphCLKConfig+0xa40>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f38:	7dfb      	ldrb	r3, [r7, #23]
 8008f3a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d044      	beq.n	8008fd2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008f4e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008f52:	d01b      	beq.n	8008f8c <HAL_RCCEx_PeriphCLKConfig+0xa90>
 8008f54:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008f58:	d805      	bhi.n	8008f66 <HAL_RCCEx_PeriphCLKConfig+0xa6a>
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d022      	beq.n	8008fa4 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8008f5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008f62:	d00a      	beq.n	8008f7a <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8008f64:	e01b      	b.n	8008f9e <HAL_RCCEx_PeriphCLKConfig+0xaa2>
 8008f66:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008f6a:	d01d      	beq.n	8008fa8 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8008f6c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8008f70:	d01c      	beq.n	8008fac <HAL_RCCEx_PeriphCLKConfig+0xab0>
 8008f72:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8008f76:	d01b      	beq.n	8008fb0 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 8008f78:	e011      	b.n	8008f9e <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	3304      	adds	r3, #4
 8008f7e:	2100      	movs	r1, #0
 8008f80:	4618      	mov	r0, r3
 8008f82:	f000 fc57 	bl	8009834 <RCCEx_PLL2_Config>
 8008f86:	4603      	mov	r3, r0
 8008f88:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8008f8a:	e012      	b.n	8008fb2 <HAL_RCCEx_PeriphCLKConfig+0xab6>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	3324      	adds	r3, #36	; 0x24
 8008f90:	2102      	movs	r1, #2
 8008f92:	4618      	mov	r0, r3
 8008f94:	f000 fd00 	bl	8009998 <RCCEx_PLL3_Config>
 8008f98:	4603      	mov	r3, r0
 8008f9a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8008f9c:	e009      	b.n	8008fb2 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008f9e:	2301      	movs	r3, #1
 8008fa0:	75fb      	strb	r3, [r7, #23]
      break;
 8008fa2:	e006      	b.n	8008fb2 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8008fa4:	bf00      	nop
 8008fa6:	e004      	b.n	8008fb2 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8008fa8:	bf00      	nop
 8008faa:	e002      	b.n	8008fb2 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8008fac:	bf00      	nop
 8008fae:	e000      	b.n	8008fb2 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8008fb0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008fb2:	7dfb      	ldrb	r3, [r7, #23]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d10a      	bne.n	8008fce <HAL_RCCEx_PeriphCLKConfig+0xad2>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008fb8:	4b41      	ldr	r3, [pc, #260]	; (80090c0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8008fba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008fbc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008fc6:	493e      	ldr	r1, [pc, #248]	; (80090c0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8008fc8:	4313      	orrs	r3, r2
 8008fca:	658b      	str	r3, [r1, #88]	; 0x58
 8008fcc:	e001      	b.n	8008fd2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008fce:	7dfb      	ldrb	r3, [r7, #23]
 8008fd0:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	f003 0308 	and.w	r3, r3, #8
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d01a      	beq.n	8009014 <HAL_RCCEx_PeriphCLKConfig+0xb18>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008fe4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008fe8:	d10a      	bne.n	8009000 <HAL_RCCEx_PeriphCLKConfig+0xb04>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	3324      	adds	r3, #36	; 0x24
 8008fee:	2102      	movs	r1, #2
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	f000 fcd1 	bl	8009998 <RCCEx_PLL3_Config>
 8008ff6:	4603      	mov	r3, r0
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d001      	beq.n	8009000 <HAL_RCCEx_PeriphCLKConfig+0xb04>
        {
          status = HAL_ERROR;
 8008ffc:	2301      	movs	r3, #1
 8008ffe:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8009000:	4b2f      	ldr	r3, [pc, #188]	; (80090c0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8009002:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009004:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800900e:	492c      	ldr	r1, [pc, #176]	; (80090c0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8009010:	4313      	orrs	r3, r2
 8009012:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	f003 0310 	and.w	r3, r3, #16
 800901c:	2b00      	cmp	r3, #0
 800901e:	d01a      	beq.n	8009056 <HAL_RCCEx_PeriphCLKConfig+0xb5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009026:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800902a:	d10a      	bne.n	8009042 <HAL_RCCEx_PeriphCLKConfig+0xb46>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	3324      	adds	r3, #36	; 0x24
 8009030:	2102      	movs	r1, #2
 8009032:	4618      	mov	r0, r3
 8009034:	f000 fcb0 	bl	8009998 <RCCEx_PLL3_Config>
 8009038:	4603      	mov	r3, r0
 800903a:	2b00      	cmp	r3, #0
 800903c:	d001      	beq.n	8009042 <HAL_RCCEx_PeriphCLKConfig+0xb46>
      {
        status = HAL_ERROR;
 800903e:	2301      	movs	r3, #1
 8009040:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009042:	4b1f      	ldr	r3, [pc, #124]	; (80090c0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8009044:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009046:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009050:	491b      	ldr	r1, [pc, #108]	; (80090c0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8009052:	4313      	orrs	r3, r2
 8009054:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800905e:	2b00      	cmp	r3, #0
 8009060:	d032      	beq.n	80090c8 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8009068:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800906c:	d00d      	beq.n	800908a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
 800906e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009072:	d016      	beq.n	80090a2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
 8009074:	2b00      	cmp	r3, #0
 8009076:	d111      	bne.n	800909c <HAL_RCCEx_PeriphCLKConfig+0xba0>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	3304      	adds	r3, #4
 800907c:	2100      	movs	r1, #0
 800907e:	4618      	mov	r0, r3
 8009080:	f000 fbd8 	bl	8009834 <RCCEx_PLL2_Config>
 8009084:	4603      	mov	r3, r0
 8009086:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8009088:	e00c      	b.n	80090a4 <HAL_RCCEx_PeriphCLKConfig+0xba8>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	3324      	adds	r3, #36	; 0x24
 800908e:	2102      	movs	r1, #2
 8009090:	4618      	mov	r0, r3
 8009092:	f000 fc81 	bl	8009998 <RCCEx_PLL3_Config>
 8009096:	4603      	mov	r3, r0
 8009098:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800909a:	e003      	b.n	80090a4 <HAL_RCCEx_PeriphCLKConfig+0xba8>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800909c:	2301      	movs	r3, #1
 800909e:	75fb      	strb	r3, [r7, #23]
      break;
 80090a0:	e000      	b.n	80090a4 <HAL_RCCEx_PeriphCLKConfig+0xba8>
      break;
 80090a2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80090a4:	7dfb      	ldrb	r3, [r7, #23]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d10c      	bne.n	80090c4 <HAL_RCCEx_PeriphCLKConfig+0xbc8>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80090aa:	4b05      	ldr	r3, [pc, #20]	; (80090c0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80090ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80090ae:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80090b8:	4901      	ldr	r1, [pc, #4]	; (80090c0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80090ba:	4313      	orrs	r3, r2
 80090bc:	658b      	str	r3, [r1, #88]	; 0x58
 80090be:	e003      	b.n	80090c8 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
 80090c0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090c4:	7dfb      	ldrb	r3, [r7, #23]
 80090c6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d02f      	beq.n	8009134 <HAL_RCCEx_PeriphCLKConfig+0xc38>
  {

    switch(PeriphClkInit->UsbClockSelection)
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80090da:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80090de:	d00c      	beq.n	80090fa <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 80090e0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80090e4:	d015      	beq.n	8009112 <HAL_RCCEx_PeriphCLKConfig+0xc16>
 80090e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80090ea:	d10f      	bne.n	800910c <HAL_RCCEx_PeriphCLKConfig+0xc10>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80090ec:	4b79      	ldr	r3, [pc, #484]	; (80092d4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80090ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090f0:	4a78      	ldr	r2, [pc, #480]	; (80092d4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80090f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80090f6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80090f8:	e00c      	b.n	8009114 <HAL_RCCEx_PeriphCLKConfig+0xc18>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	3324      	adds	r3, #36	; 0x24
 80090fe:	2101      	movs	r1, #1
 8009100:	4618      	mov	r0, r3
 8009102:	f000 fc49 	bl	8009998 <RCCEx_PLL3_Config>
 8009106:	4603      	mov	r3, r0
 8009108:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 800910a:	e003      	b.n	8009114 <HAL_RCCEx_PeriphCLKConfig+0xc18>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800910c:	2301      	movs	r3, #1
 800910e:	75fb      	strb	r3, [r7, #23]
      break;
 8009110:	e000      	b.n	8009114 <HAL_RCCEx_PeriphCLKConfig+0xc18>
      break;
 8009112:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009114:	7dfb      	ldrb	r3, [r7, #23]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d10a      	bne.n	8009130 <HAL_RCCEx_PeriphCLKConfig+0xc34>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800911a:	4b6e      	ldr	r3, [pc, #440]	; (80092d4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800911c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800911e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009128:	496a      	ldr	r1, [pc, #424]	; (80092d4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800912a:	4313      	orrs	r3, r2
 800912c:	654b      	str	r3, [r1, #84]	; 0x54
 800912e:	e001      	b.n	8009134 <HAL_RCCEx_PeriphCLKConfig+0xc38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009130:	7dfb      	ldrb	r3, [r7, #23]
 8009132:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800913c:	2b00      	cmp	r3, #0
 800913e:	d029      	beq.n	8009194 <HAL_RCCEx_PeriphCLKConfig+0xc98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009144:	2b00      	cmp	r3, #0
 8009146:	d003      	beq.n	8009150 <HAL_RCCEx_PeriphCLKConfig+0xc54>
 8009148:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800914c:	d007      	beq.n	800915e <HAL_RCCEx_PeriphCLKConfig+0xc62>
 800914e:	e00f      	b.n	8009170 <HAL_RCCEx_PeriphCLKConfig+0xc74>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009150:	4b60      	ldr	r3, [pc, #384]	; (80092d4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8009152:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009154:	4a5f      	ldr	r2, [pc, #380]	; (80092d4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8009156:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800915a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800915c:	e00b      	b.n	8009176 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	3304      	adds	r3, #4
 8009162:	2102      	movs	r1, #2
 8009164:	4618      	mov	r0, r3
 8009166:	f000 fb65 	bl	8009834 <RCCEx_PLL2_Config>
 800916a:	4603      	mov	r3, r0
 800916c:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800916e:	e002      	b.n	8009176 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    default:
      ret = HAL_ERROR;
 8009170:	2301      	movs	r3, #1
 8009172:	75fb      	strb	r3, [r7, #23]
      break;
 8009174:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009176:	7dfb      	ldrb	r3, [r7, #23]
 8009178:	2b00      	cmp	r3, #0
 800917a:	d109      	bne.n	8009190 <HAL_RCCEx_PeriphCLKConfig+0xc94>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800917c:	4b55      	ldr	r3, [pc, #340]	; (80092d4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800917e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009180:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009188:	4952      	ldr	r1, [pc, #328]	; (80092d4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800918a:	4313      	orrs	r3, r2
 800918c:	64cb      	str	r3, [r1, #76]	; 0x4c
 800918e:	e001      	b.n	8009194 <HAL_RCCEx_PeriphCLKConfig+0xc98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009190:	7dfb      	ldrb	r3, [r7, #23]
 8009192:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800919c:	2b00      	cmp	r3, #0
 800919e:	d00a      	beq.n	80091b6 <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	3324      	adds	r3, #36	; 0x24
 80091a4:	2102      	movs	r1, #2
 80091a6:	4618      	mov	r0, r3
 80091a8:	f000 fbf6 	bl	8009998 <RCCEx_PLL3_Config>
 80091ac:	4603      	mov	r3, r0
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d001      	beq.n	80091b6 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      status=HAL_ERROR;
 80091b2:	2301      	movs	r3, #1
 80091b4:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d02f      	beq.n	8009222 <HAL_RCCEx_PeriphCLKConfig+0xd26>
  {

    switch(PeriphClkInit->RngClockSelection)
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80091c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80091ca:	d00c      	beq.n	80091e6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80091cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80091d0:	d802      	bhi.n	80091d8 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d011      	beq.n	80091fa <HAL_RCCEx_PeriphCLKConfig+0xcfe>
 80091d6:	e00d      	b.n	80091f4 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
 80091d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80091dc:	d00f      	beq.n	80091fe <HAL_RCCEx_PeriphCLKConfig+0xd02>
 80091de:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80091e2:	d00e      	beq.n	8009202 <HAL_RCCEx_PeriphCLKConfig+0xd06>
 80091e4:	e006      	b.n	80091f4 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80091e6:	4b3b      	ldr	r3, [pc, #236]	; (80092d4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80091e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091ea:	4a3a      	ldr	r2, [pc, #232]	; (80092d4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80091ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80091f0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80091f2:	e007      	b.n	8009204 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80091f4:	2301      	movs	r3, #1
 80091f6:	75fb      	strb	r3, [r7, #23]
      break;
 80091f8:	e004      	b.n	8009204 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 80091fa:	bf00      	nop
 80091fc:	e002      	b.n	8009204 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 80091fe:	bf00      	nop
 8009200:	e000      	b.n	8009204 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8009202:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009204:	7dfb      	ldrb	r3, [r7, #23]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d109      	bne.n	800921e <HAL_RCCEx_PeriphCLKConfig+0xd22>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800920a:	4b32      	ldr	r3, [pc, #200]	; (80092d4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800920c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800920e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009216:	492f      	ldr	r1, [pc, #188]	; (80092d4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8009218:	4313      	orrs	r3, r2
 800921a:	654b      	str	r3, [r1, #84]	; 0x54
 800921c:	e001      	b.n	8009222 <HAL_RCCEx_PeriphCLKConfig+0xd26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800921e:	7dfb      	ldrb	r3, [r7, #23]
 8009220:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800922a:	2b00      	cmp	r3, #0
 800922c:	d008      	beq.n	8009240 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800922e:	4b29      	ldr	r3, [pc, #164]	; (80092d4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8009230:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009232:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800923a:	4926      	ldr	r1, [pc, #152]	; (80092d4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800923c:	4313      	orrs	r3, r2
 800923e:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009248:	2b00      	cmp	r3, #0
 800924a:	d009      	beq.n	8009260 <HAL_RCCEx_PeriphCLKConfig+0xd64>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800924c:	4b21      	ldr	r3, [pc, #132]	; (80092d4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800924e:	691b      	ldr	r3, [r3, #16]
 8009250:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800925a:	491e      	ldr	r1, [pc, #120]	; (80092d4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800925c:	4313      	orrs	r3, r2
 800925e:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009268:	2b00      	cmp	r3, #0
 800926a:	d008      	beq.n	800927e <HAL_RCCEx_PeriphCLKConfig+0xd82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800926c:	4b19      	ldr	r3, [pc, #100]	; (80092d4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800926e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009270:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009278:	4916      	ldr	r1, [pc, #88]	; (80092d4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800927a:	4313      	orrs	r3, r2
 800927c:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009286:	2b00      	cmp	r3, #0
 8009288:	d00d      	beq.n	80092a6 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800928a:	4b12      	ldr	r3, [pc, #72]	; (80092d4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800928c:	691b      	ldr	r3, [r3, #16]
 800928e:	4a11      	ldr	r2, [pc, #68]	; (80092d4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8009290:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009294:	6113      	str	r3, [r2, #16]
 8009296:	4b0f      	ldr	r3, [pc, #60]	; (80092d4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8009298:	691a      	ldr	r2, [r3, #16]
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80092a0:	490c      	ldr	r1, [pc, #48]	; (80092d4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80092a2:	4313      	orrs	r3, r2
 80092a4:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	da08      	bge.n	80092c0 <HAL_RCCEx_PeriphCLKConfig+0xdc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80092ae:	4b09      	ldr	r3, [pc, #36]	; (80092d4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80092b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80092b2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80092ba:	4906      	ldr	r1, [pc, #24]	; (80092d4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80092bc:	4313      	orrs	r3, r2
 80092be:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  if (status == HAL_OK)
 80092c0:	7dbb      	ldrb	r3, [r7, #22]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d101      	bne.n	80092ca <HAL_RCCEx_PeriphCLKConfig+0xdce>
  {
    return HAL_OK;
 80092c6:	2300      	movs	r3, #0
 80092c8:	e000      	b.n	80092cc <HAL_RCCEx_PeriphCLKConfig+0xdd0>
  }
  return HAL_ERROR;
 80092ca:	2301      	movs	r3, #1
}
 80092cc:	4618      	mov	r0, r3
 80092ce:	3718      	adds	r7, #24
 80092d0:	46bd      	mov	sp, r7
 80092d2:	bd80      	pop	{r7, pc}
 80092d4:	58024400 	.word	0x58024400

080092d8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80092d8:	b580      	push	{r7, lr}
 80092da:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80092dc:	f7ff f870 	bl	80083c0 <HAL_RCC_GetHCLKFreq>
 80092e0:	4601      	mov	r1, r0
 80092e2:	4b06      	ldr	r3, [pc, #24]	; (80092fc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80092e4:	6a1b      	ldr	r3, [r3, #32]
 80092e6:	091b      	lsrs	r3, r3, #4
 80092e8:	f003 0307 	and.w	r3, r3, #7
 80092ec:	4a04      	ldr	r2, [pc, #16]	; (8009300 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80092ee:	5cd3      	ldrb	r3, [r2, r3]
 80092f0:	f003 031f 	and.w	r3, r3, #31
 80092f4:	fa21 f303 	lsr.w	r3, r1, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80092f8:	4618      	mov	r0, r3
 80092fa:	bd80      	pop	{r7, pc}
 80092fc:	58024400 	.word	0x58024400
 8009300:	0802294c 	.word	0x0802294c

08009304 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8009304:	b480      	push	{r7}
 8009306:	b089      	sub	sp, #36	; 0x24
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800930c:	4b9d      	ldr	r3, [pc, #628]	; (8009584 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800930e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009310:	f003 0303 	and.w	r3, r3, #3
 8009314:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8009316:	4b9b      	ldr	r3, [pc, #620]	; (8009584 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8009318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800931a:	0b1b      	lsrs	r3, r3, #12
 800931c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009320:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8009322:	4b98      	ldr	r3, [pc, #608]	; (8009584 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8009324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009326:	091b      	lsrs	r3, r3, #4
 8009328:	f003 0301 	and.w	r3, r3, #1
 800932c:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800932e:	4b95      	ldr	r3, [pc, #596]	; (8009584 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8009330:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009332:	08db      	lsrs	r3, r3, #3
 8009334:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009338:	693a      	ldr	r2, [r7, #16]
 800933a:	fb02 f303 	mul.w	r3, r2, r3
 800933e:	ee07 3a90 	vmov	s15, r3
 8009342:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009346:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800934a:	697b      	ldr	r3, [r7, #20]
 800934c:	2b00      	cmp	r3, #0
 800934e:	f000 810a 	beq.w	8009566 <HAL_RCCEx_GetPLL2ClockFreq+0x262>
  {
    switch (pllsource)
 8009352:	69bb      	ldr	r3, [r7, #24]
 8009354:	2b01      	cmp	r3, #1
 8009356:	d05a      	beq.n	800940e <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
 8009358:	2b01      	cmp	r3, #1
 800935a:	d302      	bcc.n	8009362 <HAL_RCCEx_GetPLL2ClockFreq+0x5e>
 800935c:	2b02      	cmp	r3, #2
 800935e:	d078      	beq.n	8009452 <HAL_RCCEx_GetPLL2ClockFreq+0x14e>
 8009360:	e099      	b.n	8009496 <HAL_RCCEx_GetPLL2ClockFreq+0x192>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009362:	4b88      	ldr	r3, [pc, #544]	; (8009584 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	f003 0320 	and.w	r3, r3, #32
 800936a:	2b00      	cmp	r3, #0
 800936c:	d02d      	beq.n	80093ca <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800936e:	4b85      	ldr	r3, [pc, #532]	; (8009584 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	08db      	lsrs	r3, r3, #3
 8009374:	f003 0303 	and.w	r3, r3, #3
 8009378:	4a83      	ldr	r2, [pc, #524]	; (8009588 <HAL_RCCEx_GetPLL2ClockFreq+0x284>)
 800937a:	fa22 f303 	lsr.w	r3, r2, r3
 800937e:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009380:	68bb      	ldr	r3, [r7, #8]
 8009382:	ee07 3a90 	vmov	s15, r3
 8009386:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800938a:	697b      	ldr	r3, [r7, #20]
 800938c:	ee07 3a90 	vmov	s15, r3
 8009390:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009394:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009398:	4b7a      	ldr	r3, [pc, #488]	; (8009584 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800939a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800939c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093a0:	ee07 3a90 	vmov	s15, r3
 80093a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093a8:	ed97 6a03 	vldr	s12, [r7, #12]
 80093ac:	eddf 5a77 	vldr	s11, [pc, #476]	; 800958c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 80093b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80093b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80093b8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80093bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80093c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093c4:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80093c8:	e087      	b.n	80094da <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80093ca:	697b      	ldr	r3, [r7, #20]
 80093cc:	ee07 3a90 	vmov	s15, r3
 80093d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093d4:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8009590 <HAL_RCCEx_GetPLL2ClockFreq+0x28c>
 80093d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80093dc:	4b69      	ldr	r3, [pc, #420]	; (8009584 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80093de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093e4:	ee07 3a90 	vmov	s15, r3
 80093e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093ec:	ed97 6a03 	vldr	s12, [r7, #12]
 80093f0:	eddf 5a66 	vldr	s11, [pc, #408]	; 800958c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 80093f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80093f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80093fc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009400:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009404:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009408:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800940c:	e065      	b.n	80094da <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800940e:	697b      	ldr	r3, [r7, #20]
 8009410:	ee07 3a90 	vmov	s15, r3
 8009414:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009418:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8009594 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 800941c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009420:	4b58      	ldr	r3, [pc, #352]	; (8009584 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8009422:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009424:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009428:	ee07 3a90 	vmov	s15, r3
 800942c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009430:	ed97 6a03 	vldr	s12, [r7, #12]
 8009434:	eddf 5a55 	vldr	s11, [pc, #340]	; 800958c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8009438:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800943c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009440:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009444:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009448:	ee67 7a27 	vmul.f32	s15, s14, s15
 800944c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009450:	e043      	b.n	80094da <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009452:	697b      	ldr	r3, [r7, #20]
 8009454:	ee07 3a90 	vmov	s15, r3
 8009458:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800945c:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8009598 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
 8009460:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009464:	4b47      	ldr	r3, [pc, #284]	; (8009584 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8009466:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009468:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800946c:	ee07 3a90 	vmov	s15, r3
 8009470:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009474:	ed97 6a03 	vldr	s12, [r7, #12]
 8009478:	eddf 5a44 	vldr	s11, [pc, #272]	; 800958c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 800947c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009480:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009484:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009488:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800948c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009490:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009494:	e021      	b.n	80094da <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009496:	697b      	ldr	r3, [r7, #20]
 8009498:	ee07 3a90 	vmov	s15, r3
 800949c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094a0:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8009594 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 80094a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094a8:	4b36      	ldr	r3, [pc, #216]	; (8009584 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80094aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094b0:	ee07 3a90 	vmov	s15, r3
 80094b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094b8:	ed97 6a03 	vldr	s12, [r7, #12]
 80094bc:	eddf 5a33 	vldr	s11, [pc, #204]	; 800958c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 80094c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80094c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094c8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80094cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80094d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094d4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80094d8:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80094da:	4b2a      	ldr	r3, [pc, #168]	; (8009584 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80094dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094de:	0a5b      	lsrs	r3, r3, #9
 80094e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80094e4:	ee07 3a90 	vmov	s15, r3
 80094e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094ec:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80094f0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80094f4:	edd7 6a07 	vldr	s13, [r7, #28]
 80094f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80094fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009500:	ee17 2a90 	vmov	r2, s15
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8009508:	4b1e      	ldr	r3, [pc, #120]	; (8009584 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800950a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800950c:	0c1b      	lsrs	r3, r3, #16
 800950e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009512:	ee07 3a90 	vmov	s15, r3
 8009516:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800951a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800951e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009522:	edd7 6a07 	vldr	s13, [r7, #28]
 8009526:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800952a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800952e:	ee17 2a90 	vmov	r2, s15
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8009536:	4b13      	ldr	r3, [pc, #76]	; (8009584 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8009538:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800953a:	0e1b      	lsrs	r3, r3, #24
 800953c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009540:	ee07 3a90 	vmov	s15, r3
 8009544:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009548:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800954c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009550:	edd7 6a07 	vldr	s13, [r7, #28]
 8009554:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009558:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800955c:	ee17 2a90 	vmov	r2, s15
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8009564:	e008      	b.n	8009578 <HAL_RCCEx_GetPLL2ClockFreq+0x274>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	2200      	movs	r2, #0
 800956a:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2200      	movs	r2, #0
 8009570:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	2200      	movs	r2, #0
 8009576:	609a      	str	r2, [r3, #8]
}
 8009578:	bf00      	nop
 800957a:	3724      	adds	r7, #36	; 0x24
 800957c:	46bd      	mov	sp, r7
 800957e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009582:	4770      	bx	lr
 8009584:	58024400 	.word	0x58024400
 8009588:	03d09000 	.word	0x03d09000
 800958c:	46000000 	.word	0x46000000
 8009590:	4c742400 	.word	0x4c742400
 8009594:	4a742400 	.word	0x4a742400
 8009598:	4bbebc20 	.word	0x4bbebc20

0800959c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 800959c:	b480      	push	{r7}
 800959e:	b089      	sub	sp, #36	; 0x24
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80095a4:	4b9d      	ldr	r3, [pc, #628]	; (800981c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80095a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095a8:	f003 0303 	and.w	r3, r3, #3
 80095ac:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80095ae:	4b9b      	ldr	r3, [pc, #620]	; (800981c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80095b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095b2:	0d1b      	lsrs	r3, r3, #20
 80095b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80095b8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80095ba:	4b98      	ldr	r3, [pc, #608]	; (800981c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80095bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095be:	0a1b      	lsrs	r3, r3, #8
 80095c0:	f003 0301 	and.w	r3, r3, #1
 80095c4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80095c6:	4b95      	ldr	r3, [pc, #596]	; (800981c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80095c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80095ca:	08db      	lsrs	r3, r3, #3
 80095cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80095d0:	693a      	ldr	r2, [r7, #16]
 80095d2:	fb02 f303 	mul.w	r3, r2, r3
 80095d6:	ee07 3a90 	vmov	s15, r3
 80095da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095de:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80095e2:	697b      	ldr	r3, [r7, #20]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	f000 810a 	beq.w	80097fe <HAL_RCCEx_GetPLL3ClockFreq+0x262>
  {
    switch (pllsource)
 80095ea:	69bb      	ldr	r3, [r7, #24]
 80095ec:	2b01      	cmp	r3, #1
 80095ee:	d05a      	beq.n	80096a6 <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
 80095f0:	2b01      	cmp	r3, #1
 80095f2:	d302      	bcc.n	80095fa <HAL_RCCEx_GetPLL3ClockFreq+0x5e>
 80095f4:	2b02      	cmp	r3, #2
 80095f6:	d078      	beq.n	80096ea <HAL_RCCEx_GetPLL3ClockFreq+0x14e>
 80095f8:	e099      	b.n	800972e <HAL_RCCEx_GetPLL3ClockFreq+0x192>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80095fa:	4b88      	ldr	r3, [pc, #544]	; (800981c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	f003 0320 	and.w	r3, r3, #32
 8009602:	2b00      	cmp	r3, #0
 8009604:	d02d      	beq.n	8009662 <HAL_RCCEx_GetPLL3ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009606:	4b85      	ldr	r3, [pc, #532]	; (800981c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	08db      	lsrs	r3, r3, #3
 800960c:	f003 0303 	and.w	r3, r3, #3
 8009610:	4a83      	ldr	r2, [pc, #524]	; (8009820 <HAL_RCCEx_GetPLL3ClockFreq+0x284>)
 8009612:	fa22 f303 	lsr.w	r3, r2, r3
 8009616:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009618:	68bb      	ldr	r3, [r7, #8]
 800961a:	ee07 3a90 	vmov	s15, r3
 800961e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009622:	697b      	ldr	r3, [r7, #20]
 8009624:	ee07 3a90 	vmov	s15, r3
 8009628:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800962c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009630:	4b7a      	ldr	r3, [pc, #488]	; (800981c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8009632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009634:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009638:	ee07 3a90 	vmov	s15, r3
 800963c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009640:	ed97 6a03 	vldr	s12, [r7, #12]
 8009644:	eddf 5a77 	vldr	s11, [pc, #476]	; 8009824 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8009648:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800964c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009650:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009654:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009658:	ee67 7a27 	vmul.f32	s15, s14, s15
 800965c:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8009660:	e087      	b.n	8009772 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009662:	697b      	ldr	r3, [r7, #20]
 8009664:	ee07 3a90 	vmov	s15, r3
 8009668:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800966c:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8009828 <HAL_RCCEx_GetPLL3ClockFreq+0x28c>
 8009670:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009674:	4b69      	ldr	r3, [pc, #420]	; (800981c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8009676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009678:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800967c:	ee07 3a90 	vmov	s15, r3
 8009680:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009684:	ed97 6a03 	vldr	s12, [r7, #12]
 8009688:	eddf 5a66 	vldr	s11, [pc, #408]	; 8009824 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 800968c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009690:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009694:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009698:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800969c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80096a0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80096a4:	e065      	b.n	8009772 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80096a6:	697b      	ldr	r3, [r7, #20]
 80096a8:	ee07 3a90 	vmov	s15, r3
 80096ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80096b0:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800982c <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 80096b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80096b8:	4b58      	ldr	r3, [pc, #352]	; (800981c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80096ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80096c0:	ee07 3a90 	vmov	s15, r3
 80096c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80096c8:	ed97 6a03 	vldr	s12, [r7, #12]
 80096cc:	eddf 5a55 	vldr	s11, [pc, #340]	; 8009824 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 80096d0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80096d4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80096d8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80096dc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80096e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80096e4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80096e8:	e043      	b.n	8009772 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80096ea:	697b      	ldr	r3, [r7, #20]
 80096ec:	ee07 3a90 	vmov	s15, r3
 80096f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80096f4:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8009830 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
 80096f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80096fc:	4b47      	ldr	r3, [pc, #284]	; (800981c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80096fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009700:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009704:	ee07 3a90 	vmov	s15, r3
 8009708:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800970c:	ed97 6a03 	vldr	s12, [r7, #12]
 8009710:	eddf 5a44 	vldr	s11, [pc, #272]	; 8009824 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8009714:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009718:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800971c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009720:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009724:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009728:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800972c:	e021      	b.n	8009772 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800972e:	697b      	ldr	r3, [r7, #20]
 8009730:	ee07 3a90 	vmov	s15, r3
 8009734:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009738:	eddf 6a3c 	vldr	s13, [pc, #240]	; 800982c <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 800973c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009740:	4b36      	ldr	r3, [pc, #216]	; (800981c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8009742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009744:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009748:	ee07 3a90 	vmov	s15, r3
 800974c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009750:	ed97 6a03 	vldr	s12, [r7, #12]
 8009754:	eddf 5a33 	vldr	s11, [pc, #204]	; 8009824 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8009758:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800975c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009760:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009764:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009768:	ee67 7a27 	vmul.f32	s15, s14, s15
 800976c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009770:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8009772:	4b2a      	ldr	r3, [pc, #168]	; (800981c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8009774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009776:	0a5b      	lsrs	r3, r3, #9
 8009778:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800977c:	ee07 3a90 	vmov	s15, r3
 8009780:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009784:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009788:	ee37 7a87 	vadd.f32	s14, s15, s14
 800978c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009790:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009794:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009798:	ee17 2a90 	vmov	r2, s15
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80097a0:	4b1e      	ldr	r3, [pc, #120]	; (800981c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80097a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097a4:	0c1b      	lsrs	r3, r3, #16
 80097a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80097aa:	ee07 3a90 	vmov	s15, r3
 80097ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80097b2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80097b6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80097ba:	edd7 6a07 	vldr	s13, [r7, #28]
 80097be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80097c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80097c6:	ee17 2a90 	vmov	r2, s15
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80097ce:	4b13      	ldr	r3, [pc, #76]	; (800981c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80097d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097d2:	0e1b      	lsrs	r3, r3, #24
 80097d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80097d8:	ee07 3a90 	vmov	s15, r3
 80097dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80097e0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80097e4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80097e8:	edd7 6a07 	vldr	s13, [r7, #28]
 80097ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80097f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80097f4:	ee17 2a90 	vmov	r2, s15
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80097fc:	e008      	b.n	8009810 <HAL_RCCEx_GetPLL3ClockFreq+0x274>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	2200      	movs	r2, #0
 8009802:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	2200      	movs	r2, #0
 8009808:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	2200      	movs	r2, #0
 800980e:	609a      	str	r2, [r3, #8]
}
 8009810:	bf00      	nop
 8009812:	3724      	adds	r7, #36	; 0x24
 8009814:	46bd      	mov	sp, r7
 8009816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800981a:	4770      	bx	lr
 800981c:	58024400 	.word	0x58024400
 8009820:	03d09000 	.word	0x03d09000
 8009824:	46000000 	.word	0x46000000
 8009828:	4c742400 	.word	0x4c742400
 800982c:	4a742400 	.word	0x4a742400
 8009830:	4bbebc20 	.word	0x4bbebc20

08009834 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8009834:	b580      	push	{r7, lr}
 8009836:	b084      	sub	sp, #16
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
 800983c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800983e:	2300      	movs	r3, #0
 8009840:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009842:	4b53      	ldr	r3, [pc, #332]	; (8009990 <RCCEx_PLL2_Config+0x15c>)
 8009844:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009846:	f003 0303 	and.w	r3, r3, #3
 800984a:	2b03      	cmp	r3, #3
 800984c:	d101      	bne.n	8009852 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800984e:	2301      	movs	r3, #1
 8009850:	e099      	b.n	8009986 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8009852:	4b4f      	ldr	r3, [pc, #316]	; (8009990 <RCCEx_PLL2_Config+0x15c>)
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	4a4e      	ldr	r2, [pc, #312]	; (8009990 <RCCEx_PLL2_Config+0x15c>)
 8009858:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800985c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800985e:	f7f9 f991 	bl	8002b84 <HAL_GetTick>
 8009862:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009864:	e008      	b.n	8009878 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8009866:	f7f9 f98d 	bl	8002b84 <HAL_GetTick>
 800986a:	4602      	mov	r2, r0
 800986c:	68bb      	ldr	r3, [r7, #8]
 800986e:	1ad3      	subs	r3, r2, r3
 8009870:	2b02      	cmp	r3, #2
 8009872:	d901      	bls.n	8009878 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009874:	2303      	movs	r3, #3
 8009876:	e086      	b.n	8009986 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009878:	4b45      	ldr	r3, [pc, #276]	; (8009990 <RCCEx_PLL2_Config+0x15c>)
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009880:	2b00      	cmp	r3, #0
 8009882:	d1f0      	bne.n	8009866 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8009884:	4b42      	ldr	r3, [pc, #264]	; (8009990 <RCCEx_PLL2_Config+0x15c>)
 8009886:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009888:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	031b      	lsls	r3, r3, #12
 8009892:	493f      	ldr	r1, [pc, #252]	; (8009990 <RCCEx_PLL2_Config+0x15c>)
 8009894:	4313      	orrs	r3, r2
 8009896:	628b      	str	r3, [r1, #40]	; 0x28
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	685b      	ldr	r3, [r3, #4]
 800989c:	3b01      	subs	r3, #1
 800989e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	689b      	ldr	r3, [r3, #8]
 80098a6:	3b01      	subs	r3, #1
 80098a8:	025b      	lsls	r3, r3, #9
 80098aa:	b29b      	uxth	r3, r3
 80098ac:	431a      	orrs	r2, r3
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	68db      	ldr	r3, [r3, #12]
 80098b2:	3b01      	subs	r3, #1
 80098b4:	041b      	lsls	r3, r3, #16
 80098b6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80098ba:	431a      	orrs	r2, r3
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	691b      	ldr	r3, [r3, #16]
 80098c0:	3b01      	subs	r3, #1
 80098c2:	061b      	lsls	r3, r3, #24
 80098c4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80098c8:	4931      	ldr	r1, [pc, #196]	; (8009990 <RCCEx_PLL2_Config+0x15c>)
 80098ca:	4313      	orrs	r3, r2
 80098cc:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80098ce:	4b30      	ldr	r3, [pc, #192]	; (8009990 <RCCEx_PLL2_Config+0x15c>)
 80098d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098d2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	695b      	ldr	r3, [r3, #20]
 80098da:	492d      	ldr	r1, [pc, #180]	; (8009990 <RCCEx_PLL2_Config+0x15c>)
 80098dc:	4313      	orrs	r3, r2
 80098de:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80098e0:	4b2b      	ldr	r3, [pc, #172]	; (8009990 <RCCEx_PLL2_Config+0x15c>)
 80098e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098e4:	f023 0220 	bic.w	r2, r3, #32
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	699b      	ldr	r3, [r3, #24]
 80098ec:	4928      	ldr	r1, [pc, #160]	; (8009990 <RCCEx_PLL2_Config+0x15c>)
 80098ee:	4313      	orrs	r3, r2
 80098f0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80098f2:	4b27      	ldr	r3, [pc, #156]	; (8009990 <RCCEx_PLL2_Config+0x15c>)
 80098f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098f6:	4a26      	ldr	r2, [pc, #152]	; (8009990 <RCCEx_PLL2_Config+0x15c>)
 80098f8:	f023 0310 	bic.w	r3, r3, #16
 80098fc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80098fe:	4b24      	ldr	r3, [pc, #144]	; (8009990 <RCCEx_PLL2_Config+0x15c>)
 8009900:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009902:	4b24      	ldr	r3, [pc, #144]	; (8009994 <RCCEx_PLL2_Config+0x160>)
 8009904:	4013      	ands	r3, r2
 8009906:	687a      	ldr	r2, [r7, #4]
 8009908:	69d2      	ldr	r2, [r2, #28]
 800990a:	00d2      	lsls	r2, r2, #3
 800990c:	4920      	ldr	r1, [pc, #128]	; (8009990 <RCCEx_PLL2_Config+0x15c>)
 800990e:	4313      	orrs	r3, r2
 8009910:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8009912:	4b1f      	ldr	r3, [pc, #124]	; (8009990 <RCCEx_PLL2_Config+0x15c>)
 8009914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009916:	4a1e      	ldr	r2, [pc, #120]	; (8009990 <RCCEx_PLL2_Config+0x15c>)
 8009918:	f043 0310 	orr.w	r3, r3, #16
 800991c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800991e:	683b      	ldr	r3, [r7, #0]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d106      	bne.n	8009932 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8009924:	4b1a      	ldr	r3, [pc, #104]	; (8009990 <RCCEx_PLL2_Config+0x15c>)
 8009926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009928:	4a19      	ldr	r2, [pc, #100]	; (8009990 <RCCEx_PLL2_Config+0x15c>)
 800992a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800992e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009930:	e00f      	b.n	8009952 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8009932:	683b      	ldr	r3, [r7, #0]
 8009934:	2b01      	cmp	r3, #1
 8009936:	d106      	bne.n	8009946 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8009938:	4b15      	ldr	r3, [pc, #84]	; (8009990 <RCCEx_PLL2_Config+0x15c>)
 800993a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800993c:	4a14      	ldr	r2, [pc, #80]	; (8009990 <RCCEx_PLL2_Config+0x15c>)
 800993e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009942:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009944:	e005      	b.n	8009952 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8009946:	4b12      	ldr	r3, [pc, #72]	; (8009990 <RCCEx_PLL2_Config+0x15c>)
 8009948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800994a:	4a11      	ldr	r2, [pc, #68]	; (8009990 <RCCEx_PLL2_Config+0x15c>)
 800994c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009950:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8009952:	4b0f      	ldr	r3, [pc, #60]	; (8009990 <RCCEx_PLL2_Config+0x15c>)
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	4a0e      	ldr	r2, [pc, #56]	; (8009990 <RCCEx_PLL2_Config+0x15c>)
 8009958:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800995c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800995e:	f7f9 f911 	bl	8002b84 <HAL_GetTick>
 8009962:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009964:	e008      	b.n	8009978 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8009966:	f7f9 f90d 	bl	8002b84 <HAL_GetTick>
 800996a:	4602      	mov	r2, r0
 800996c:	68bb      	ldr	r3, [r7, #8]
 800996e:	1ad3      	subs	r3, r2, r3
 8009970:	2b02      	cmp	r3, #2
 8009972:	d901      	bls.n	8009978 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009974:	2303      	movs	r3, #3
 8009976:	e006      	b.n	8009986 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009978:	4b05      	ldr	r3, [pc, #20]	; (8009990 <RCCEx_PLL2_Config+0x15c>)
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009980:	2b00      	cmp	r3, #0
 8009982:	d0f0      	beq.n	8009966 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8009984:	7bfb      	ldrb	r3, [r7, #15]
}
 8009986:	4618      	mov	r0, r3
 8009988:	3710      	adds	r7, #16
 800998a:	46bd      	mov	sp, r7
 800998c:	bd80      	pop	{r7, pc}
 800998e:	bf00      	nop
 8009990:	58024400 	.word	0x58024400
 8009994:	ffff0007 	.word	0xffff0007

08009998 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8009998:	b580      	push	{r7, lr}
 800999a:	b084      	sub	sp, #16
 800999c:	af00      	add	r7, sp, #0
 800999e:	6078      	str	r0, [r7, #4]
 80099a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80099a2:	2300      	movs	r3, #0
 80099a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80099a6:	4b53      	ldr	r3, [pc, #332]	; (8009af4 <RCCEx_PLL3_Config+0x15c>)
 80099a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099aa:	f003 0303 	and.w	r3, r3, #3
 80099ae:	2b03      	cmp	r3, #3
 80099b0:	d101      	bne.n	80099b6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80099b2:	2301      	movs	r3, #1
 80099b4:	e099      	b.n	8009aea <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80099b6:	4b4f      	ldr	r3, [pc, #316]	; (8009af4 <RCCEx_PLL3_Config+0x15c>)
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	4a4e      	ldr	r2, [pc, #312]	; (8009af4 <RCCEx_PLL3_Config+0x15c>)
 80099bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80099c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80099c2:	f7f9 f8df 	bl	8002b84 <HAL_GetTick>
 80099c6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80099c8:	e008      	b.n	80099dc <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80099ca:	f7f9 f8db 	bl	8002b84 <HAL_GetTick>
 80099ce:	4602      	mov	r2, r0
 80099d0:	68bb      	ldr	r3, [r7, #8]
 80099d2:	1ad3      	subs	r3, r2, r3
 80099d4:	2b02      	cmp	r3, #2
 80099d6:	d901      	bls.n	80099dc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80099d8:	2303      	movs	r3, #3
 80099da:	e086      	b.n	8009aea <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80099dc:	4b45      	ldr	r3, [pc, #276]	; (8009af4 <RCCEx_PLL3_Config+0x15c>)
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d1f0      	bne.n	80099ca <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80099e8:	4b42      	ldr	r3, [pc, #264]	; (8009af4 <RCCEx_PLL3_Config+0x15c>)
 80099ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099ec:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	051b      	lsls	r3, r3, #20
 80099f6:	493f      	ldr	r1, [pc, #252]	; (8009af4 <RCCEx_PLL3_Config+0x15c>)
 80099f8:	4313      	orrs	r3, r2
 80099fa:	628b      	str	r3, [r1, #40]	; 0x28
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	685b      	ldr	r3, [r3, #4]
 8009a00:	3b01      	subs	r3, #1
 8009a02:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	689b      	ldr	r3, [r3, #8]
 8009a0a:	3b01      	subs	r3, #1
 8009a0c:	025b      	lsls	r3, r3, #9
 8009a0e:	b29b      	uxth	r3, r3
 8009a10:	431a      	orrs	r2, r3
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	68db      	ldr	r3, [r3, #12]
 8009a16:	3b01      	subs	r3, #1
 8009a18:	041b      	lsls	r3, r3, #16
 8009a1a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8009a1e:	431a      	orrs	r2, r3
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	691b      	ldr	r3, [r3, #16]
 8009a24:	3b01      	subs	r3, #1
 8009a26:	061b      	lsls	r3, r3, #24
 8009a28:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8009a2c:	4931      	ldr	r1, [pc, #196]	; (8009af4 <RCCEx_PLL3_Config+0x15c>)
 8009a2e:	4313      	orrs	r3, r2
 8009a30:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009a32:	4b30      	ldr	r3, [pc, #192]	; (8009af4 <RCCEx_PLL3_Config+0x15c>)
 8009a34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a36:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	695b      	ldr	r3, [r3, #20]
 8009a3e:	492d      	ldr	r1, [pc, #180]	; (8009af4 <RCCEx_PLL3_Config+0x15c>)
 8009a40:	4313      	orrs	r3, r2
 8009a42:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009a44:	4b2b      	ldr	r3, [pc, #172]	; (8009af4 <RCCEx_PLL3_Config+0x15c>)
 8009a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a48:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	699b      	ldr	r3, [r3, #24]
 8009a50:	4928      	ldr	r1, [pc, #160]	; (8009af4 <RCCEx_PLL3_Config+0x15c>)
 8009a52:	4313      	orrs	r3, r2
 8009a54:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8009a56:	4b27      	ldr	r3, [pc, #156]	; (8009af4 <RCCEx_PLL3_Config+0x15c>)
 8009a58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a5a:	4a26      	ldr	r2, [pc, #152]	; (8009af4 <RCCEx_PLL3_Config+0x15c>)
 8009a5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009a60:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009a62:	4b24      	ldr	r3, [pc, #144]	; (8009af4 <RCCEx_PLL3_Config+0x15c>)
 8009a64:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009a66:	4b24      	ldr	r3, [pc, #144]	; (8009af8 <RCCEx_PLL3_Config+0x160>)
 8009a68:	4013      	ands	r3, r2
 8009a6a:	687a      	ldr	r2, [r7, #4]
 8009a6c:	69d2      	ldr	r2, [r2, #28]
 8009a6e:	00d2      	lsls	r2, r2, #3
 8009a70:	4920      	ldr	r1, [pc, #128]	; (8009af4 <RCCEx_PLL3_Config+0x15c>)
 8009a72:	4313      	orrs	r3, r2
 8009a74:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8009a76:	4b1f      	ldr	r3, [pc, #124]	; (8009af4 <RCCEx_PLL3_Config+0x15c>)
 8009a78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a7a:	4a1e      	ldr	r2, [pc, #120]	; (8009af4 <RCCEx_PLL3_Config+0x15c>)
 8009a7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009a80:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8009a82:	683b      	ldr	r3, [r7, #0]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d106      	bne.n	8009a96 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8009a88:	4b1a      	ldr	r3, [pc, #104]	; (8009af4 <RCCEx_PLL3_Config+0x15c>)
 8009a8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a8c:	4a19      	ldr	r2, [pc, #100]	; (8009af4 <RCCEx_PLL3_Config+0x15c>)
 8009a8e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8009a92:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009a94:	e00f      	b.n	8009ab6 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8009a96:	683b      	ldr	r3, [r7, #0]
 8009a98:	2b01      	cmp	r3, #1
 8009a9a:	d106      	bne.n	8009aaa <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8009a9c:	4b15      	ldr	r3, [pc, #84]	; (8009af4 <RCCEx_PLL3_Config+0x15c>)
 8009a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009aa0:	4a14      	ldr	r2, [pc, #80]	; (8009af4 <RCCEx_PLL3_Config+0x15c>)
 8009aa2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009aa6:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009aa8:	e005      	b.n	8009ab6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8009aaa:	4b12      	ldr	r3, [pc, #72]	; (8009af4 <RCCEx_PLL3_Config+0x15c>)
 8009aac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009aae:	4a11      	ldr	r2, [pc, #68]	; (8009af4 <RCCEx_PLL3_Config+0x15c>)
 8009ab0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009ab4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8009ab6:	4b0f      	ldr	r3, [pc, #60]	; (8009af4 <RCCEx_PLL3_Config+0x15c>)
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	4a0e      	ldr	r2, [pc, #56]	; (8009af4 <RCCEx_PLL3_Config+0x15c>)
 8009abc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009ac0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009ac2:	f7f9 f85f 	bl	8002b84 <HAL_GetTick>
 8009ac6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009ac8:	e008      	b.n	8009adc <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8009aca:	f7f9 f85b 	bl	8002b84 <HAL_GetTick>
 8009ace:	4602      	mov	r2, r0
 8009ad0:	68bb      	ldr	r3, [r7, #8]
 8009ad2:	1ad3      	subs	r3, r2, r3
 8009ad4:	2b02      	cmp	r3, #2
 8009ad6:	d901      	bls.n	8009adc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009ad8:	2303      	movs	r3, #3
 8009ada:	e006      	b.n	8009aea <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009adc:	4b05      	ldr	r3, [pc, #20]	; (8009af4 <RCCEx_PLL3_Config+0x15c>)
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d0f0      	beq.n	8009aca <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8009ae8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009aea:	4618      	mov	r0, r3
 8009aec:	3710      	adds	r7, #16
 8009aee:	46bd      	mov	sp, r7
 8009af0:	bd80      	pop	{r7, pc}
 8009af2:	bf00      	nop
 8009af4:	58024400 	.word	0x58024400
 8009af8:	ffff0007 	.word	0xffff0007

08009afc <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8009afc:	b580      	push	{r7, lr}
 8009afe:	b084      	sub	sp, #16
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8009b04:	2301      	movs	r3, #1
 8009b06:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d067      	beq.n	8009bde <HAL_RTC_Init+0xe2>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8009b14:	b2db      	uxtb	r3, r3
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d106      	bne.n	8009b28 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	2200      	movs	r2, #0
 8009b1e:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8009b22:	6878      	ldr	r0, [r7, #4]
 8009b24:	f7f7 fc66 	bl	80013f4 <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2202      	movs	r2, #2
 8009b2c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	22ca      	movs	r2, #202	; 0xca
 8009b36:	625a      	str	r2, [r3, #36]	; 0x24
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	2253      	movs	r2, #83	; 0x53
 8009b3e:	625a      	str	r2, [r3, #36]	; 0x24

   /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8009b40:	6878      	ldr	r0, [r7, #4]
 8009b42:	f000 f879 	bl	8009c38 <RTC_EnterInitMode>
 8009b46:	4603      	mov	r3, r0
 8009b48:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 8009b4a:	7bfb      	ldrb	r3, [r7, #15]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d13b      	bne.n	8009bc8 <HAL_RTC_Init+0xcc>
#if defined(RTC_CR_TAMPOE)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else  /* RTC_CR_TAMPOE */
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	6899      	ldr	r1, [r3, #8]
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681a      	ldr	r2, [r3, #0]
 8009b5a:	4b23      	ldr	r3, [pc, #140]	; (8009be8 <HAL_RTC_Init+0xec>)
 8009b5c:	400b      	ands	r3, r1
 8009b5e:	6093      	str	r3, [r2, #8]
#endif /* RTC_CR_TAMPOE */

      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	6899      	ldr	r1, [r3, #8]
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	685a      	ldr	r2, [r3, #4]
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	691b      	ldr	r3, [r3, #16]
 8009b6e:	431a      	orrs	r2, r3
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	699b      	ldr	r3, [r3, #24]
 8009b74:	431a      	orrs	r2, r3
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	430a      	orrs	r2, r1
 8009b7c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	689b      	ldr	r3, [r3, #8]
 8009b82:	0419      	lsls	r1, r3, #16
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	68da      	ldr	r2, [r3, #12]
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	430a      	orrs	r2, r1
 8009b8e:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8009b90:	6878      	ldr	r0, [r7, #4]
 8009b92:	f000 f881 	bl	8009c98 <RTC_ExitInitMode>
 8009b96:	4603      	mov	r3, r0
 8009b98:	73fb      	strb	r3, [r7, #15]

      if(status == HAL_OK)
 8009b9a:	7bfb      	ldrb	r3, [r7, #15]
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d113      	bne.n	8009bc8 <HAL_RTC_Init+0xcc>
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#endif /* RTC_CR_TAMPALRM_TYPE && RTC_CR_OUT2EN && RTC_CR_TAMPALRM_PU */

#if defined(RTC_OR_ALARMOUTTYPE) && defined(RTC_OR_OUT_RMP)
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	f022 0203 	bic.w	r2, r2, #3
 8009bae:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	69da      	ldr	r2, [r3, #28]
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	695b      	ldr	r3, [r3, #20]
 8009bbe:	431a      	orrs	r2, r3
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	430a      	orrs	r2, r1
 8009bc6:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* ALARMOUTTYPE && RTC_OR_OUT_RMP */
      }
    }
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	22ff      	movs	r2, #255	; 0xff
 8009bce:	625a      	str	r2, [r3, #36]	; 0x24
    if (status == HAL_OK)
 8009bd0:	7bfb      	ldrb	r3, [r7, #15]
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d103      	bne.n	8009bde <HAL_RTC_Init+0xe2>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	2201      	movs	r2, #1
 8009bda:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  /* return status */
  return status;
 8009bde:	7bfb      	ldrb	r3, [r7, #15]
}
 8009be0:	4618      	mov	r0, r3
 8009be2:	3710      	adds	r7, #16
 8009be4:	46bd      	mov	sp, r7
 8009be6:	bd80      	pop	{r7, pc}
 8009be8:	ff8fffbf 	.word	0xff8fffbf

08009bec <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8009bec:	b580      	push	{r7, lr}
 8009bee:	b084      	sub	sp, #16
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	6078      	str	r0, [r7, #4]
  /* Clear RSF flag */
#if defined(RTC_ICSR_RSF)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#endif /* RTC_ICSR_RSF */
#if defined(RTC_ISR_RSF)
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	68da      	ldr	r2, [r3, #12]
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009c02:	60da      	str	r2, [r3, #12]
#endif /* RTC_ISR_RSF */

  tickstart = HAL_GetTick();
 8009c04:	f7f8 ffbe 	bl	8002b84 <HAL_GetTick>
 8009c08:	60f8      	str	r0, [r7, #12]
  /* Wait the registers to be synchronised */
#if defined(RTC_ICSR_RSF)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#endif /* RTC_ICSR_RSF */
#if defined(RTC_ISR_RSF)
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009c0a:	e009      	b.n	8009c20 <HAL_RTC_WaitForSynchro+0x34>
#endif /* RTC_ISR_RSF */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009c0c:	f7f8 ffba 	bl	8002b84 <HAL_GetTick>
 8009c10:	4602      	mov	r2, r0
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	1ad3      	subs	r3, r2, r3
 8009c16:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009c1a:	d901      	bls.n	8009c20 <HAL_RTC_WaitForSynchro+0x34>
      {
        return HAL_TIMEOUT;
 8009c1c:	2303      	movs	r3, #3
 8009c1e:	e007      	b.n	8009c30 <HAL_RTC_WaitForSynchro+0x44>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	68db      	ldr	r3, [r3, #12]
 8009c26:	f003 0320 	and.w	r3, r3, #32
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d0ee      	beq.n	8009c0c <HAL_RTC_WaitForSynchro+0x20>
      }
    }

  return HAL_OK;
 8009c2e:	2300      	movs	r3, #0
}
 8009c30:	4618      	mov	r0, r3
 8009c32:	3710      	adds	r7, #16
 8009c34:	46bd      	mov	sp, r7
 8009c36:	bd80      	pop	{r7, pc}

08009c38 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8009c38:	b580      	push	{r7, lr}
 8009c3a:	b084      	sub	sp, #16
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009c40:	2300      	movs	r3, #0
 8009c42:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#endif /* RTC_ICSR_INITF */
#if defined(RTC_ISR_INITF)
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	68db      	ldr	r3, [r3, #12]
 8009c4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d11d      	bne.n	8009c8e <RTC_EnterInitMode+0x56>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009c5a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8009c5c:	f7f8 ff92 	bl	8002b84 <HAL_GetTick>
 8009c60:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8009c62:	e00d      	b.n	8009c80 <RTC_EnterInitMode+0x48>
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8009c64:	f7f8 ff8e 	bl	8002b84 <HAL_GetTick>
 8009c68:	4602      	mov	r2, r0
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	1ad3      	subs	r3, r2, r3
 8009c6e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009c72:	d905      	bls.n	8009c80 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8009c74:	2303      	movs	r3, #3
 8009c76:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	2203      	movs	r2, #3
 8009c7c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	68db      	ldr	r3, [r3, #12]
 8009c86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d0ea      	beq.n	8009c64 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* RTC_ISR_INITF */

  return status;
 8009c8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c90:	4618      	mov	r0, r3
 8009c92:	3710      	adds	r7, #16
 8009c94:	46bd      	mov	sp, r7
 8009c96:	bd80      	pop	{r7, pc}

08009c98 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8009c98:	b580      	push	{r7, lr}
 8009c9a:	b084      	sub	sp, #16
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009ca0:	2300      	movs	r3, #0
 8009ca2:	73fb      	strb	r3, [r7, #15]
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);

#elif defined(RTC_ISR_INITF)

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INITF);
 8009ca4:	4b1a      	ldr	r3, [pc, #104]	; (8009d10 <RTC_ExitInitMode+0x78>)
 8009ca6:	68db      	ldr	r3, [r3, #12]
 8009ca8:	4a19      	ldr	r2, [pc, #100]	; (8009d10 <RTC_ExitInitMode+0x78>)
 8009caa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009cae:	60d3      	str	r3, [r2, #12]

#endif /* RTC_ISR_INITF */
  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8009cb0:	4b17      	ldr	r3, [pc, #92]	; (8009d10 <RTC_ExitInitMode+0x78>)
 8009cb2:	689b      	ldr	r3, [r3, #8]
 8009cb4:	f003 0320 	and.w	r3, r3, #32
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d10c      	bne.n	8009cd6 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009cbc:	6878      	ldr	r0, [r7, #4]
 8009cbe:	f7ff ff95 	bl	8009bec <HAL_RTC_WaitForSynchro>
 8009cc2:	4603      	mov	r3, r0
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d01e      	beq.n	8009d06 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2203      	movs	r2, #3
 8009ccc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8009cd0:	2303      	movs	r3, #3
 8009cd2:	73fb      	strb	r3, [r7, #15]
 8009cd4:	e017      	b.n	8009d06 <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8009cd6:	4b0e      	ldr	r3, [pc, #56]	; (8009d10 <RTC_ExitInitMode+0x78>)
 8009cd8:	689b      	ldr	r3, [r3, #8]
 8009cda:	4a0d      	ldr	r2, [pc, #52]	; (8009d10 <RTC_ExitInitMode+0x78>)
 8009cdc:	f023 0320 	bic.w	r3, r3, #32
 8009ce0:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009ce2:	6878      	ldr	r0, [r7, #4]
 8009ce4:	f7ff ff82 	bl	8009bec <HAL_RTC_WaitForSynchro>
 8009ce8:	4603      	mov	r3, r0
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d005      	beq.n	8009cfa <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	2203      	movs	r2, #3
 8009cf2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8009cf6:	2303      	movs	r3, #3
 8009cf8:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8009cfa:	4b05      	ldr	r3, [pc, #20]	; (8009d10 <RTC_ExitInitMode+0x78>)
 8009cfc:	689b      	ldr	r3, [r3, #8]
 8009cfe:	4a04      	ldr	r2, [pc, #16]	; (8009d10 <RTC_ExitInitMode+0x78>)
 8009d00:	f043 0320 	orr.w	r3, r3, #32
 8009d04:	6093      	str	r3, [r2, #8]
  }

  return status;
 8009d06:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d08:	4618      	mov	r0, r3
 8009d0a:	3710      	adds	r7, #16
 8009d0c:	46bd      	mov	sp, r7
 8009d0e:	bd80      	pop	{r7, pc}
 8009d10:	58004000 	.word	0x58004000

08009d14 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009d14:	b580      	push	{r7, lr}
 8009d16:	b084      	sub	sp, #16
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]
  uint32_t crc_length = 0UL;
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	60fb      	str	r3, [r7, #12]
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d101      	bne.n	8009d2a <HAL_SPI_Init+0x16>
  {
    return HAL_ERROR;
 8009d26:	2301      	movs	r3, #1
 8009d28:	e0e2      	b.n	8009ef0 <HAL_SPI_Init+0x1dc>
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	4a70      	ldr	r2, [pc, #448]	; (8009ef8 <HAL_SPI_Init+0x1e4>)
 8009d36:	4293      	cmp	r3, r2
 8009d38:	d00f      	beq.n	8009d5a <HAL_SPI_Init+0x46>
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	4a6f      	ldr	r2, [pc, #444]	; (8009efc <HAL_SPI_Init+0x1e8>)
 8009d40:	4293      	cmp	r3, r2
 8009d42:	d00a      	beq.n	8009d5a <HAL_SPI_Init+0x46>
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	4a6d      	ldr	r2, [pc, #436]	; (8009f00 <HAL_SPI_Init+0x1ec>)
 8009d4a:	4293      	cmp	r3, r2
 8009d4c:	d005      	beq.n	8009d5a <HAL_SPI_Init+0x46>
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	68db      	ldr	r3, [r3, #12]
 8009d52:	2b0f      	cmp	r3, #15
 8009d54:	d901      	bls.n	8009d5a <HAL_SPI_Init+0x46>
  {
    return HAL_ERROR;
 8009d56:	2301      	movs	r3, #1
 8009d58:	e0ca      	b.n	8009ef0 <HAL_SPI_Init+0x1dc>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8009d5a:	6878      	ldr	r0, [r7, #4]
 8009d5c:	f000 fb96 	bl	800a48c <SPI_GetPacketSize>
 8009d60:	60b8      	str	r0, [r7, #8]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	4a64      	ldr	r2, [pc, #400]	; (8009ef8 <HAL_SPI_Init+0x1e4>)
 8009d68:	4293      	cmp	r3, r2
 8009d6a:	d00c      	beq.n	8009d86 <HAL_SPI_Init+0x72>
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	4a62      	ldr	r2, [pc, #392]	; (8009efc <HAL_SPI_Init+0x1e8>)
 8009d72:	4293      	cmp	r3, r2
 8009d74:	d007      	beq.n	8009d86 <HAL_SPI_Init+0x72>
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	4a61      	ldr	r2, [pc, #388]	; (8009f00 <HAL_SPI_Init+0x1ec>)
 8009d7c:	4293      	cmp	r3, r2
 8009d7e:	d002      	beq.n	8009d86 <HAL_SPI_Init+0x72>
 8009d80:	68bb      	ldr	r3, [r7, #8]
 8009d82:	2b08      	cmp	r3, #8
 8009d84:	d811      	bhi.n	8009daa <HAL_SPI_Init+0x96>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8009d8a:	4a5b      	ldr	r2, [pc, #364]	; (8009ef8 <HAL_SPI_Init+0x1e4>)
 8009d8c:	4293      	cmp	r3, r2
 8009d8e:	d009      	beq.n	8009da4 <HAL_SPI_Init+0x90>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	4a59      	ldr	r2, [pc, #356]	; (8009efc <HAL_SPI_Init+0x1e8>)
 8009d96:	4293      	cmp	r3, r2
 8009d98:	d004      	beq.n	8009da4 <HAL_SPI_Init+0x90>
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	4a58      	ldr	r2, [pc, #352]	; (8009f00 <HAL_SPI_Init+0x1ec>)
 8009da0:	4293      	cmp	r3, r2
 8009da2:	d104      	bne.n	8009dae <HAL_SPI_Init+0x9a>
 8009da4:	68bb      	ldr	r3, [r7, #8]
 8009da6:	2b10      	cmp	r3, #16
 8009da8:	d901      	bls.n	8009dae <HAL_SPI_Init+0x9a>
  {
    return HAL_ERROR;
 8009daa:	2301      	movs	r3, #1
 8009dac:	e0a0      	b.n	8009ef0 <HAL_SPI_Init+0x1dc>
      return HAL_ERROR;
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8009db4:	b2db      	uxtb	r3, r3
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d106      	bne.n	8009dc8 <HAL_SPI_Init+0xb4>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	2200      	movs	r2, #0
 8009dbe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009dc2:	6878      	ldr	r0, [r7, #4]
 8009dc4:	f7f7 fc88 	bl	80016d8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	2202      	movs	r2, #2
 8009dcc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	681a      	ldr	r2, [r3, #0]
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	f022 0201 	bic.w	r2, r2, #1
 8009dde:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW))
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	699b      	ldr	r3, [r3, #24]
 8009de4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009de8:	d110      	bne.n	8009e0c <HAL_SPI_Init+0xf8>
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	685b      	ldr	r3, [r3, #4]
 8009dee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009df2:	d10b      	bne.n	8009e0c <HAL_SPI_Init+0xf8>
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d107      	bne.n	8009e0c <HAL_SPI_Init+0xf8>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	681a      	ldr	r2, [r3, #0]
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009e0a:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	69da      	ldr	r2, [r3, #28]
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e14:	431a      	orrs	r2, r3
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	431a      	orrs	r2, r3
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e1e:	ea42 0103 	orr.w	r1, r2, r3
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	68da      	ldr	r2, [r3, #12]
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	430a      	orrs	r2, r1
 8009e2c:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e36:	431a      	orrs	r2, r3
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e3c:	431a      	orrs	r2, r3
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	699b      	ldr	r3, [r3, #24]
 8009e42:	431a      	orrs	r2, r3
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	691b      	ldr	r3, [r3, #16]
 8009e48:	431a      	orrs	r2, r3
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	695b      	ldr	r3, [r3, #20]
 8009e4e:	431a      	orrs	r2, r3
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	6a1b      	ldr	r3, [r3, #32]
 8009e54:	431a      	orrs	r2, r3
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	685b      	ldr	r3, [r3, #4]
 8009e5a:	431a      	orrs	r2, r3
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009e60:	431a      	orrs	r2, r3
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	689b      	ldr	r3, [r3, #8]
 8009e66:	431a      	orrs	r2, r3
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009e6c:	ea42 0103 	orr.w	r1, r2, r3
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	430a      	orrs	r2, r1
 8009e7a:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	685b      	ldr	r3, [r3, #4]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d113      	bne.n	8009eac <HAL_SPI_Init+0x198>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	689b      	ldr	r3, [r3, #8]
 8009e8a:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009e96:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	689b      	ldr	r3, [r3, #8]
 8009e9e:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009eaa:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	f022 0201 	bic.w	r2, r2, #1
 8009eba:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	685b      	ldr	r3, [r3, #4]
 8009ec0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d00a      	beq.n	8009ede <HAL_SPI_Init+0x1ca>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	68db      	ldr	r3, [r3, #12]
 8009ece:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	430a      	orrs	r2, r1
 8009edc:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	2201      	movs	r2, #1
 8009eea:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8009eee:	2300      	movs	r3, #0
}
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	3710      	adds	r7, #16
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	bd80      	pop	{r7, pc}
 8009ef8:	40013000 	.word	0x40013000
 8009efc:	40003800 	.word	0x40003800
 8009f00:	40003c00 	.word	0x40003c00

08009f04 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009f04:	b580      	push	{r7, lr}
 8009f06:	b08a      	sub	sp, #40	; 0x28
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	691b      	ldr	r3, [r3, #16]
 8009f12:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	695b      	ldr	r3, [r3, #20]
 8009f1a:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8009f1c:	6a3a      	ldr	r2, [r7, #32]
 8009f1e:	69fb      	ldr	r3, [r7, #28]
 8009f20:	4013      	ands	r3, r2
 8009f22:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	689b      	ldr	r3, [r3, #8]
 8009f2a:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8009f36:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	3330      	adds	r3, #48	; 0x30
 8009f3e:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */


  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8009f40:	69bb      	ldr	r3, [r7, #24]
 8009f42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d113      	bne.n	8009f72 <HAL_SPI_IRQHandler+0x6e>
 8009f4a:	69bb      	ldr	r3, [r7, #24]
 8009f4c:	f003 0320 	and.w	r3, r3, #32
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d10e      	bne.n	8009f72 <HAL_SPI_IRQHandler+0x6e>
 8009f54:	69bb      	ldr	r3, [r7, #24]
 8009f56:	f003 0304 	and.w	r3, r3, #4
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d009      	beq.n	8009f72 <HAL_SPI_IRQHandler+0x6e>
  {
    hspi->TxISR(hspi);
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009f62:	6878      	ldr	r0, [r7, #4]
 8009f64:	4798      	blx	r3
    hspi->RxISR(hspi);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f6a:	6878      	ldr	r0, [r7, #4]
 8009f6c:	4798      	blx	r3
    handled = 1UL;
 8009f6e:	2301      	movs	r3, #1
 8009f70:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8009f72:	69bb      	ldr	r3, [r7, #24]
 8009f74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d10f      	bne.n	8009f9c <HAL_SPI_IRQHandler+0x98>
 8009f7c:	69bb      	ldr	r3, [r7, #24]
 8009f7e:	f003 0301 	and.w	r3, r3, #1
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d00a      	beq.n	8009f9c <HAL_SPI_IRQHandler+0x98>
 8009f86:	69bb      	ldr	r3, [r7, #24]
 8009f88:	f003 0304 	and.w	r3, r3, #4
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d105      	bne.n	8009f9c <HAL_SPI_IRQHandler+0x98>
  {
    hspi->RxISR(hspi);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f94:	6878      	ldr	r0, [r7, #4]
 8009f96:	4798      	blx	r3
    handled = 1UL;
 8009f98:	2301      	movs	r3, #1
 8009f9a:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8009f9c:	69bb      	ldr	r3, [r7, #24]
 8009f9e:	f003 0320 	and.w	r3, r3, #32
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d10f      	bne.n	8009fc6 <HAL_SPI_IRQHandler+0xc2>
 8009fa6:	69bb      	ldr	r3, [r7, #24]
 8009fa8:	f003 0302 	and.w	r3, r3, #2
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d00a      	beq.n	8009fc6 <HAL_SPI_IRQHandler+0xc2>
 8009fb0:	69bb      	ldr	r3, [r7, #24]
 8009fb2:	f003 0304 	and.w	r3, r3, #4
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d105      	bne.n	8009fc6 <HAL_SPI_IRQHandler+0xc2>
  {
    hspi->TxISR(hspi);
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009fbe:	6878      	ldr	r0, [r7, #4]
 8009fc0:	4798      	blx	r3
    handled = 1UL;
 8009fc2:	2301      	movs	r3, #1
 8009fc4:	627b      	str	r3, [r7, #36]	; 0x24
    hspi->Reload.Requested = 0UL;
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_HSPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8009fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	f040 8170 	bne.w	800a2ae <HAL_SPI_IRQHandler+0x3aa>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8009fce:	69bb      	ldr	r3, [r7, #24]
 8009fd0:	f003 0308 	and.w	r3, r3, #8
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	f000 80a0 	beq.w	800a11a <HAL_SPI_IRQHandler+0x216>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	699a      	ldr	r2, [r3, #24]
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	f042 0208 	orr.w	r2, r2, #8
 8009fe8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	699a      	ldr	r2, [r3, #24]
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	f042 0210 	orr.w	r2, r2, #16
 8009ff8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	699a      	ldr	r2, [r3, #24]
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a008:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	691a      	ldr	r2, [r3, #16]
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	f022 0208 	bic.w	r2, r2, #8
 800a018:	611a      	str	r2, [r3, #16]

    /* DMA Normal Mode */
    if (HAL_IS_BIT_CLR(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN) ||                    // IT based transfer is done
 800a01a:	697b      	ldr	r3, [r7, #20]
 800a01c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800a020:	2b00      	cmp	r3, #0
 800a022:	d00f      	beq.n	800a044 <HAL_SPI_IRQHandler+0x140>
 800a024:	7cfb      	ldrb	r3, [r7, #19]
 800a026:	2b04      	cmp	r3, #4
 800a028:	d004      	beq.n	800a034 <HAL_SPI_IRQHandler+0x130>
      ((State != HAL_SPI_STATE_BUSY_RX) && (hspi->hdmatx->Init.Mode == DMA_NORMAL)) ||  // DMA is used in normal mode
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a02e:	69db      	ldr	r3, [r3, #28]
 800a030:	2b00      	cmp	r3, #0
 800a032:	d007      	beq.n	800a044 <HAL_SPI_IRQHandler+0x140>
 800a034:	7cfb      	ldrb	r3, [r7, #19]
 800a036:	2b03      	cmp	r3, #3
 800a038:	d059      	beq.n	800a0ee <HAL_SPI_IRQHandler+0x1ea>
      ((State != HAL_SPI_STATE_BUSY_TX) && (hspi->hdmarx->Init.Mode == DMA_NORMAL)))    // DMA is used in normal mode
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a03e:	69db      	ldr	r3, [r3, #28]
 800a040:	2b00      	cmp	r3, #0
 800a042:	d154      	bne.n	800a0ee <HAL_SPI_IRQHandler+0x1ea>
    {
      /* For the IT based receive extra polling maybe required for last packet */
      if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	689b      	ldr	r3, [r3, #8]
 800a04a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d13d      	bne.n	800a0ce <HAL_SPI_IRQHandler+0x1ca>
      {
        /* Pooling remaining data */
        while (hspi->RxXferCount != 0UL)
 800a052:	e036      	b.n	800a0c2 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Receive data in 32 Bit mode */
          if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	68db      	ldr	r3, [r3, #12]
 800a058:	2b0f      	cmp	r3, #15
 800a05a:	d90b      	bls.n	800a074 <HAL_SPI_IRQHandler+0x170>
          {
            *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681a      	ldr	r2, [r3, #0]
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a064:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800a066:	601a      	str	r2, [r3, #0]
            hspi->pRxBuffPtr += sizeof(uint32_t);
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a06c:	1d1a      	adds	r2, r3, #4
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	665a      	str	r2, [r3, #100]	; 0x64
 800a072:	e01d      	b.n	800a0b0 <HAL_SPI_IRQHandler+0x1ac>
          }
          /* Receive data in 16 Bit mode */
          else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	68db      	ldr	r3, [r3, #12]
 800a078:	2b07      	cmp	r3, #7
 800a07a:	d90b      	bls.n	800a094 <HAL_SPI_IRQHandler+0x190>
          {
#if defined (__GNUC__)
            *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a080:	68fa      	ldr	r2, [r7, #12]
 800a082:	8812      	ldrh	r2, [r2, #0]
 800a084:	b292      	uxth	r2, r2
 800a086:	801a      	strh	r2, [r3, #0]
#else
            *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
            hspi->pRxBuffPtr += sizeof(uint16_t);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a08c:	1c9a      	adds	r2, r3, #2
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	665a      	str	r2, [r3, #100]	; 0x64
 800a092:	e00d      	b.n	800a0b0 <HAL_SPI_IRQHandler+0x1ac>
          }
          /* Receive data in 8 Bit mode */
          else
          {
            *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a0a0:	7812      	ldrb	r2, [r2, #0]
 800a0a2:	b2d2      	uxtb	r2, r2
 800a0a4:	701a      	strb	r2, [r3, #0]
            hspi->pRxBuffPtr += sizeof(uint8_t);
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a0aa:	1c5a      	adds	r2, r3, #1
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	665a      	str	r2, [r3, #100]	; 0x64
          }

          hspi->RxXferCount--;
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800a0b6:	b29b      	uxth	r3, r3
 800a0b8:	3b01      	subs	r3, #1
 800a0ba:	b29a      	uxth	r2, r3
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        while (hspi->RxXferCount != 0UL)
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800a0c8:	b29b      	uxth	r3, r3
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d1c2      	bne.n	800a054 <HAL_SPI_IRQHandler+0x150>
        }
      }

      /* Call SPI Standard close procedure */
      SPI_CloseTransfer(hspi);
 800a0ce:	6878      	ldr	r0, [r7, #4]
 800a0d0:	f000 f93c 	bl	800a34c <SPI_CloseTransfer>

      hspi->State = HAL_SPI_STATE_READY;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2201      	movs	r2, #1
 800a0d8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
      if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d003      	beq.n	800a0ee <HAL_SPI_IRQHandler+0x1ea>
      {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800a0e6:	6878      	ldr	r0, [r7, #4]
 800a0e8:	f000 f90c 	bl	800a304 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
        return;
 800a0ec:	e0e4      	b.n	800a2b8 <HAL_SPI_IRQHandler+0x3b4>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800a0ee:	7cfb      	ldrb	r3, [r7, #19]
 800a0f0:	2b05      	cmp	r3, #5
 800a0f2:	d103      	bne.n	800a0fc <HAL_SPI_IRQHandler+0x1f8>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800a0f4:	6878      	ldr	r0, [r7, #4]
 800a0f6:	f000 f8fb 	bl	800a2f0 <HAL_SPI_TxRxCpltCallback>
    {
      /* end of the appropriate call */
    }
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

    return;
 800a0fa:	e0da      	b.n	800a2b2 <HAL_SPI_IRQHandler+0x3ae>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800a0fc:	7cfb      	ldrb	r3, [r7, #19]
 800a0fe:	2b04      	cmp	r3, #4
 800a100:	d103      	bne.n	800a10a <HAL_SPI_IRQHandler+0x206>
      HAL_SPI_RxCpltCallback(hspi);
 800a102:	6878      	ldr	r0, [r7, #4]
 800a104:	f000 f8ea 	bl	800a2dc <HAL_SPI_RxCpltCallback>
    return;
 800a108:	e0d3      	b.n	800a2b2 <HAL_SPI_IRQHandler+0x3ae>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800a10a:	7cfb      	ldrb	r3, [r7, #19]
 800a10c:	2b03      	cmp	r3, #3
 800a10e:	f040 80d0 	bne.w	800a2b2 <HAL_SPI_IRQHandler+0x3ae>
      HAL_SPI_TxCpltCallback(hspi);
 800a112:	6878      	ldr	r0, [r7, #4]
 800a114:	f000 f8d8 	bl	800a2c8 <HAL_SPI_TxCpltCallback>
    return;
 800a118:	e0cb      	b.n	800a2b2 <HAL_SPI_IRQHandler+0x3ae>
  }

  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800a11a:	69fb      	ldr	r3, [r7, #28]
 800a11c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a120:	2b00      	cmp	r3, #0
 800a122:	d00d      	beq.n	800a140 <HAL_SPI_IRQHandler+0x23c>
 800a124:	6a3b      	ldr	r3, [r7, #32]
 800a126:	f003 0308 	and.w	r3, r3, #8
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d008      	beq.n	800a140 <HAL_SPI_IRQHandler+0x23c>
  {
    /* Abort on going, clear SUSP flag to avoid infinite looping */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	699a      	ldr	r2, [r3, #24]
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a13c:	619a      	str	r2, [r3, #24]

    return;
 800a13e:	e0bb      	b.n	800a2b8 <HAL_SPI_IRQHandler+0x3b4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800a140:	69bb      	ldr	r3, [r7, #24]
 800a142:	f403 7358 	and.w	r3, r3, #864	; 0x360
 800a146:	2b00      	cmp	r3, #0
 800a148:	f000 80b6 	beq.w	800a2b8 <HAL_SPI_IRQHandler+0x3b4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800a14c:	69bb      	ldr	r3, [r7, #24]
 800a14e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a152:	2b00      	cmp	r3, #0
 800a154:	d00f      	beq.n	800a176 <HAL_SPI_IRQHandler+0x272>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a15c:	f043 0204 	orr.w	r2, r3, #4
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	699a      	ldr	r2, [r3, #24]
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a174:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800a176:	69bb      	ldr	r3, [r7, #24]
 800a178:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d00f      	beq.n	800a1a0 <HAL_SPI_IRQHandler+0x29c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a186:	f043 0201 	orr.w	r2, r3, #1
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	699a      	ldr	r2, [r3, #24]
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a19e:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800a1a0:	69bb      	ldr	r3, [r7, #24]
 800a1a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d00f      	beq.n	800a1ca <HAL_SPI_IRQHandler+0x2c6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a1b0:	f043 0208 	orr.w	r2, r3, #8
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	699a      	ldr	r2, [r3, #24]
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a1c8:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800a1ca:	69bb      	ldr	r3, [r7, #24]
 800a1cc:	f003 0320 	and.w	r3, r3, #32
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d00f      	beq.n	800a1f4 <HAL_SPI_IRQHandler+0x2f0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a1da:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	699a      	ldr	r2, [r3, #24]
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	f042 0220 	orr.w	r2, r2, #32
 800a1f2:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d05b      	beq.n	800a2b6 <HAL_SPI_IRQHandler+0x3b2>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	681a      	ldr	r2, [r3, #0]
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	f022 0201 	bic.w	r2, r2, #1
 800a20c:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR);
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	6919      	ldr	r1, [r3, #16]
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681a      	ldr	r2, [r3, #0]
 800a218:	4b29      	ldr	r3, [pc, #164]	; (800a2c0 <HAL_SPI_IRQHandler+0x3bc>)
 800a21a:	400b      	ands	r3, r1
 800a21c:	6113      	str	r3, [r2, #16]

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800a21e:	697b      	ldr	r3, [r7, #20]
 800a220:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800a224:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800a228:	d138      	bne.n	800a29c <HAL_SPI_IRQHandler+0x398>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	689a      	ldr	r2, [r3, #8]
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800a238:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d013      	beq.n	800a26a <HAL_SPI_IRQHandler+0x366>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a246:	4a1f      	ldr	r2, [pc, #124]	; (800a2c4 <HAL_SPI_IRQHandler+0x3c0>)
 800a248:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a24e:	4618      	mov	r0, r3
 800a250:	f7f9 fa76 	bl	8003740 <HAL_DMA_Abort_IT>
 800a254:	4603      	mov	r3, r0
 800a256:	2b00      	cmp	r3, #0
 800a258:	d007      	beq.n	800a26a <HAL_SPI_IRQHandler+0x366>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a260:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d021      	beq.n	800a2b6 <HAL_SPI_IRQHandler+0x3b2>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a276:	4a13      	ldr	r2, [pc, #76]	; (800a2c4 <HAL_SPI_IRQHandler+0x3c0>)
 800a278:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a27e:	4618      	mov	r0, r3
 800a280:	f7f9 fa5e 	bl	8003740 <HAL_DMA_Abort_IT>
 800a284:	4603      	mov	r3, r0
 800a286:	2b00      	cmp	r3, #0
 800a288:	d015      	beq.n	800a2b6 <HAL_SPI_IRQHandler+0x3b2>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a290:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a29a:	e00c      	b.n	800a2b6 <HAL_SPI_IRQHandler+0x3b2>
        hspi->State = HAL_SPI_STATE_READY;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	2201      	movs	r2, #1
 800a2a0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        HAL_SPI_ErrorCallback(hspi);
 800a2a4:	6878      	ldr	r0, [r7, #4]
 800a2a6:	f000 f82d 	bl	800a304 <HAL_SPI_ErrorCallback>
    return;
 800a2aa:	bf00      	nop
 800a2ac:	e003      	b.n	800a2b6 <HAL_SPI_IRQHandler+0x3b2>
    return;
 800a2ae:	bf00      	nop
 800a2b0:	e002      	b.n	800a2b8 <HAL_SPI_IRQHandler+0x3b4>
    return;
 800a2b2:	bf00      	nop
 800a2b4:	e000      	b.n	800a2b8 <HAL_SPI_IRQHandler+0x3b4>
    return;
 800a2b6:	bf00      	nop
  }
}
 800a2b8:	3728      	adds	r7, #40	; 0x28
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	bd80      	pop	{r7, pc}
 800a2be:	bf00      	nop
 800a2c0:	fffffc94 	.word	0xfffffc94
 800a2c4:	0800a319 	.word	0x0800a319

0800a2c8 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a2c8:	b480      	push	{r7}
 800a2ca:	b083      	sub	sp, #12
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800a2d0:	bf00      	nop
 800a2d2:	370c      	adds	r7, #12
 800a2d4:	46bd      	mov	sp, r7
 800a2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2da:	4770      	bx	lr

0800a2dc <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a2dc:	b480      	push	{r7}
 800a2de:	b083      	sub	sp, #12
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800a2e4:	bf00      	nop
 800a2e6:	370c      	adds	r7, #12
 800a2e8:	46bd      	mov	sp, r7
 800a2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ee:	4770      	bx	lr

0800a2f0 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a2f0:	b480      	push	{r7}
 800a2f2:	b083      	sub	sp, #12
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800a2f8:	bf00      	nop
 800a2fa:	370c      	adds	r7, #12
 800a2fc:	46bd      	mov	sp, r7
 800a2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a302:	4770      	bx	lr

0800a304 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800a304:	b480      	push	{r7}
 800a306:	b083      	sub	sp, #12
 800a308:	af00      	add	r7, sp, #0
 800a30a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800a30c:	bf00      	nop
 800a30e:	370c      	adds	r7, #12
 800a310:	46bd      	mov	sp, r7
 800a312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a316:	4770      	bx	lr

0800a318 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a318:	b580      	push	{r7, lr}
 800a31a:	b084      	sub	sp, #16
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a324:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	2200      	movs	r2, #0
 800a32a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	2200      	movs	r2, #0
 800a332:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	2201      	movs	r2, #1
 800a33a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a33e:	68f8      	ldr	r0, [r7, #12]
 800a340:	f7ff ffe0 	bl	800a304 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a344:	bf00      	nop
 800a346:	3710      	adds	r7, #16
 800a348:	46bd      	mov	sp, r7
 800a34a:	bd80      	pop	{r7, pc}

0800a34c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800a34c:	b480      	push	{r7}
 800a34e:	b085      	sub	sp, #20
 800a350:	af00      	add	r7, sp, #0
 800a352:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	695b      	ldr	r3, [r3, #20]
 800a35a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	699a      	ldr	r2, [r3, #24]
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	f042 0208 	orr.w	r2, r2, #8
 800a36a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	699a      	ldr	r2, [r3, #24]
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	f042 0210 	orr.w	r2, r2, #16
 800a37a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	681a      	ldr	r2, [r3, #0]
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	f022 0201 	bic.w	r2, r2, #1
 800a38a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	6919      	ldr	r1, [r3, #16]
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681a      	ldr	r2, [r3, #0]
 800a396:	4b3c      	ldr	r3, [pc, #240]	; (800a488 <SPI_CloseTransfer+0x13c>)
 800a398:	400b      	ands	r3, r1
 800a39a:	6113      	str	r3, [r2, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	689a      	ldr	r2, [r3, #8]
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800a3aa:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800a3b2:	b2db      	uxtb	r3, r3
 800a3b4:	2b04      	cmp	r3, #4
 800a3b6:	d014      	beq.n	800a3e2 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	f003 0320 	and.w	r3, r3, #32
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d00f      	beq.n	800a3e2 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a3c8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	699a      	ldr	r2, [r3, #24]
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	f042 0220 	orr.w	r2, r2, #32
 800a3e0:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800a3e8:	b2db      	uxtb	r3, r3
 800a3ea:	2b03      	cmp	r3, #3
 800a3ec:	d014      	beq.n	800a418 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d00f      	beq.n	800a418 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a3fe:	f043 0204 	orr.w	r2, r3, #4
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	699a      	ldr	r2, [r3, #24]
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a416:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d00f      	beq.n	800a442 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a428:	f043 0201 	orr.w	r2, r3, #1
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	699a      	ldr	r2, [r3, #24]
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a440:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d00f      	beq.n	800a46c <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a452:	f043 0208 	orr.w	r2, r3, #8
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	699a      	ldr	r2, [r3, #24]
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a46a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	2200      	movs	r2, #0
 800a470:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	2200      	movs	r2, #0
 800a478:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 800a47c:	bf00      	nop
 800a47e:	3714      	adds	r7, #20
 800a480:	46bd      	mov	sp, r7
 800a482:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a486:	4770      	bx	lr
 800a488:	fffffc90 	.word	0xfffffc90

0800a48c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800a48c:	b480      	push	{r7}
 800a48e:	b085      	sub	sp, #20
 800a490:	af00      	add	r7, sp, #0
 800a492:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a498:	095b      	lsrs	r3, r3, #5
 800a49a:	3301      	adds	r3, #1
 800a49c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	68db      	ldr	r3, [r3, #12]
 800a4a2:	3301      	adds	r3, #1
 800a4a4:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800a4a6:	68bb      	ldr	r3, [r7, #8]
 800a4a8:	3307      	adds	r3, #7
 800a4aa:	08db      	lsrs	r3, r3, #3
 800a4ac:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800a4ae:	68bb      	ldr	r3, [r7, #8]
 800a4b0:	68fa      	ldr	r2, [r7, #12]
 800a4b2:	fb02 f303 	mul.w	r3, r2, r3
}
 800a4b6:	4618      	mov	r0, r3
 800a4b8:	3714      	adds	r7, #20
 800a4ba:	46bd      	mov	sp, r7
 800a4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c0:	4770      	bx	lr

0800a4c2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a4c2:	b580      	push	{r7, lr}
 800a4c4:	b082      	sub	sp, #8
 800a4c6:	af00      	add	r7, sp, #0
 800a4c8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d101      	bne.n	800a4d4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	e049      	b.n	800a568 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a4da:	b2db      	uxtb	r3, r3
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d106      	bne.n	800a4ee <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	2200      	movs	r2, #0
 800a4e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a4e8:	6878      	ldr	r0, [r7, #4]
 800a4ea:	f000 f841 	bl	800a570 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	2202      	movs	r2, #2
 800a4f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681a      	ldr	r2, [r3, #0]
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	3304      	adds	r3, #4
 800a4fe:	4619      	mov	r1, r3
 800a500:	4610      	mov	r0, r2
 800a502:	f000 f9bd 	bl	800a880 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	2201      	movs	r2, #1
 800a50a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	2201      	movs	r2, #1
 800a512:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	2201      	movs	r2, #1
 800a51a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	2201      	movs	r2, #1
 800a522:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	2201      	movs	r2, #1
 800a52a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	2201      	movs	r2, #1
 800a532:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	2201      	movs	r2, #1
 800a53a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	2201      	movs	r2, #1
 800a542:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	2201      	movs	r2, #1
 800a54a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	2201      	movs	r2, #1
 800a552:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	2201      	movs	r2, #1
 800a55a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	2201      	movs	r2, #1
 800a562:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a566:	2300      	movs	r3, #0
}
 800a568:	4618      	mov	r0, r3
 800a56a:	3708      	adds	r7, #8
 800a56c:	46bd      	mov	sp, r7
 800a56e:	bd80      	pop	{r7, pc}

0800a570 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800a570:	b480      	push	{r7}
 800a572:	b083      	sub	sp, #12
 800a574:	af00      	add	r7, sp, #0
 800a576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800a578:	bf00      	nop
 800a57a:	370c      	adds	r7, #12
 800a57c:	46bd      	mov	sp, r7
 800a57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a582:	4770      	bx	lr

0800a584 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a584:	b480      	push	{r7}
 800a586:	b085      	sub	sp, #20
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a592:	b2db      	uxtb	r3, r3
 800a594:	2b01      	cmp	r3, #1
 800a596:	d001      	beq.n	800a59c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a598:	2301      	movs	r3, #1
 800a59a:	e021      	b.n	800a5e0 <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	2202      	movs	r2, #2
 800a5a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	68da      	ldr	r2, [r3, #12]
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	f042 0201 	orr.w	r2, r2, #1
 800a5b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	689a      	ldr	r2, [r3, #8]
 800a5ba:	4b0c      	ldr	r3, [pc, #48]	; (800a5ec <HAL_TIM_Base_Start_IT+0x68>)
 800a5bc:	4013      	ands	r3, r2
 800a5be:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	2b06      	cmp	r3, #6
 800a5c4:	d00b      	beq.n	800a5de <HAL_TIM_Base_Start_IT+0x5a>
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a5cc:	d007      	beq.n	800a5de <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	681a      	ldr	r2, [r3, #0]
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	f042 0201 	orr.w	r2, r2, #1
 800a5dc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a5de:	2300      	movs	r3, #0
}
 800a5e0:	4618      	mov	r0, r3
 800a5e2:	3714      	adds	r7, #20
 800a5e4:	46bd      	mov	sp, r7
 800a5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ea:	4770      	bx	lr
 800a5ec:	00010007 	.word	0x00010007

0800a5f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a5f0:	b580      	push	{r7, lr}
 800a5f2:	b082      	sub	sp, #8
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	691b      	ldr	r3, [r3, #16]
 800a5fe:	f003 0302 	and.w	r3, r3, #2
 800a602:	2b02      	cmp	r3, #2
 800a604:	d122      	bne.n	800a64c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	68db      	ldr	r3, [r3, #12]
 800a60c:	f003 0302 	and.w	r3, r3, #2
 800a610:	2b02      	cmp	r3, #2
 800a612:	d11b      	bne.n	800a64c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	f06f 0202 	mvn.w	r2, #2
 800a61c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	2201      	movs	r2, #1
 800a622:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	699b      	ldr	r3, [r3, #24]
 800a62a:	f003 0303 	and.w	r3, r3, #3
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d003      	beq.n	800a63a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a632:	6878      	ldr	r0, [r7, #4]
 800a634:	f000 f905 	bl	800a842 <HAL_TIM_IC_CaptureCallback>
 800a638:	e005      	b.n	800a646 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a63a:	6878      	ldr	r0, [r7, #4]
 800a63c:	f000 f8f7 	bl	800a82e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a640:	6878      	ldr	r0, [r7, #4]
 800a642:	f000 f908 	bl	800a856 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	2200      	movs	r2, #0
 800a64a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	691b      	ldr	r3, [r3, #16]
 800a652:	f003 0304 	and.w	r3, r3, #4
 800a656:	2b04      	cmp	r3, #4
 800a658:	d122      	bne.n	800a6a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	68db      	ldr	r3, [r3, #12]
 800a660:	f003 0304 	and.w	r3, r3, #4
 800a664:	2b04      	cmp	r3, #4
 800a666:	d11b      	bne.n	800a6a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	f06f 0204 	mvn.w	r2, #4
 800a670:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	2202      	movs	r2, #2
 800a676:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	699b      	ldr	r3, [r3, #24]
 800a67e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a682:	2b00      	cmp	r3, #0
 800a684:	d003      	beq.n	800a68e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a686:	6878      	ldr	r0, [r7, #4]
 800a688:	f000 f8db 	bl	800a842 <HAL_TIM_IC_CaptureCallback>
 800a68c:	e005      	b.n	800a69a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a68e:	6878      	ldr	r0, [r7, #4]
 800a690:	f000 f8cd 	bl	800a82e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a694:	6878      	ldr	r0, [r7, #4]
 800a696:	f000 f8de 	bl	800a856 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	2200      	movs	r2, #0
 800a69e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	691b      	ldr	r3, [r3, #16]
 800a6a6:	f003 0308 	and.w	r3, r3, #8
 800a6aa:	2b08      	cmp	r3, #8
 800a6ac:	d122      	bne.n	800a6f4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	68db      	ldr	r3, [r3, #12]
 800a6b4:	f003 0308 	and.w	r3, r3, #8
 800a6b8:	2b08      	cmp	r3, #8
 800a6ba:	d11b      	bne.n	800a6f4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	f06f 0208 	mvn.w	r2, #8
 800a6c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	2204      	movs	r2, #4
 800a6ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	69db      	ldr	r3, [r3, #28]
 800a6d2:	f003 0303 	and.w	r3, r3, #3
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d003      	beq.n	800a6e2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a6da:	6878      	ldr	r0, [r7, #4]
 800a6dc:	f000 f8b1 	bl	800a842 <HAL_TIM_IC_CaptureCallback>
 800a6e0:	e005      	b.n	800a6ee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a6e2:	6878      	ldr	r0, [r7, #4]
 800a6e4:	f000 f8a3 	bl	800a82e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a6e8:	6878      	ldr	r0, [r7, #4]
 800a6ea:	f000 f8b4 	bl	800a856 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	2200      	movs	r2, #0
 800a6f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	691b      	ldr	r3, [r3, #16]
 800a6fa:	f003 0310 	and.w	r3, r3, #16
 800a6fe:	2b10      	cmp	r3, #16
 800a700:	d122      	bne.n	800a748 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	68db      	ldr	r3, [r3, #12]
 800a708:	f003 0310 	and.w	r3, r3, #16
 800a70c:	2b10      	cmp	r3, #16
 800a70e:	d11b      	bne.n	800a748 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	f06f 0210 	mvn.w	r2, #16
 800a718:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	2208      	movs	r2, #8
 800a71e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	69db      	ldr	r3, [r3, #28]
 800a726:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d003      	beq.n	800a736 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a72e:	6878      	ldr	r0, [r7, #4]
 800a730:	f000 f887 	bl	800a842 <HAL_TIM_IC_CaptureCallback>
 800a734:	e005      	b.n	800a742 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a736:	6878      	ldr	r0, [r7, #4]
 800a738:	f000 f879 	bl	800a82e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a73c:	6878      	ldr	r0, [r7, #4]
 800a73e:	f000 f88a 	bl	800a856 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	2200      	movs	r2, #0
 800a746:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	691b      	ldr	r3, [r3, #16]
 800a74e:	f003 0301 	and.w	r3, r3, #1
 800a752:	2b01      	cmp	r3, #1
 800a754:	d10e      	bne.n	800a774 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	68db      	ldr	r3, [r3, #12]
 800a75c:	f003 0301 	and.w	r3, r3, #1
 800a760:	2b01      	cmp	r3, #1
 800a762:	d107      	bne.n	800a774 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	f06f 0201 	mvn.w	r2, #1
 800a76c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a76e:	6878      	ldr	r0, [r7, #4]
 800a770:	f7f6 fd16 	bl	80011a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	691b      	ldr	r3, [r3, #16]
 800a77a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a77e:	2b80      	cmp	r3, #128	; 0x80
 800a780:	d10e      	bne.n	800a7a0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	68db      	ldr	r3, [r3, #12]
 800a788:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a78c:	2b80      	cmp	r3, #128	; 0x80
 800a78e:	d107      	bne.n	800a7a0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a798:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a79a:	6878      	ldr	r0, [r7, #4]
 800a79c:	f000 f914 	bl	800a9c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	691b      	ldr	r3, [r3, #16]
 800a7a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a7aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a7ae:	d10e      	bne.n	800a7ce <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	68db      	ldr	r3, [r3, #12]
 800a7b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a7ba:	2b80      	cmp	r3, #128	; 0x80
 800a7bc:	d107      	bne.n	800a7ce <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a7c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a7c8:	6878      	ldr	r0, [r7, #4]
 800a7ca:	f000 f907 	bl	800a9dc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	691b      	ldr	r3, [r3, #16]
 800a7d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7d8:	2b40      	cmp	r3, #64	; 0x40
 800a7da:	d10e      	bne.n	800a7fa <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	68db      	ldr	r3, [r3, #12]
 800a7e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7e6:	2b40      	cmp	r3, #64	; 0x40
 800a7e8:	d107      	bne.n	800a7fa <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a7f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a7f4:	6878      	ldr	r0, [r7, #4]
 800a7f6:	f000 f838 	bl	800a86a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	691b      	ldr	r3, [r3, #16]
 800a800:	f003 0320 	and.w	r3, r3, #32
 800a804:	2b20      	cmp	r3, #32
 800a806:	d10e      	bne.n	800a826 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	68db      	ldr	r3, [r3, #12]
 800a80e:	f003 0320 	and.w	r3, r3, #32
 800a812:	2b20      	cmp	r3, #32
 800a814:	d107      	bne.n	800a826 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	f06f 0220 	mvn.w	r2, #32
 800a81e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a820:	6878      	ldr	r0, [r7, #4]
 800a822:	f000 f8c7 	bl	800a9b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a826:	bf00      	nop
 800a828:	3708      	adds	r7, #8
 800a82a:	46bd      	mov	sp, r7
 800a82c:	bd80      	pop	{r7, pc}

0800a82e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a82e:	b480      	push	{r7}
 800a830:	b083      	sub	sp, #12
 800a832:	af00      	add	r7, sp, #0
 800a834:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a836:	bf00      	nop
 800a838:	370c      	adds	r7, #12
 800a83a:	46bd      	mov	sp, r7
 800a83c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a840:	4770      	bx	lr

0800a842 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a842:	b480      	push	{r7}
 800a844:	b083      	sub	sp, #12
 800a846:	af00      	add	r7, sp, #0
 800a848:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a84a:	bf00      	nop
 800a84c:	370c      	adds	r7, #12
 800a84e:	46bd      	mov	sp, r7
 800a850:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a854:	4770      	bx	lr

0800a856 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a856:	b480      	push	{r7}
 800a858:	b083      	sub	sp, #12
 800a85a:	af00      	add	r7, sp, #0
 800a85c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a85e:	bf00      	nop
 800a860:	370c      	adds	r7, #12
 800a862:	46bd      	mov	sp, r7
 800a864:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a868:	4770      	bx	lr

0800a86a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a86a:	b480      	push	{r7}
 800a86c:	b083      	sub	sp, #12
 800a86e:	af00      	add	r7, sp, #0
 800a870:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a872:	bf00      	nop
 800a874:	370c      	adds	r7, #12
 800a876:	46bd      	mov	sp, r7
 800a878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87c:	4770      	bx	lr
	...

0800a880 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a880:	b480      	push	{r7}
 800a882:	b085      	sub	sp, #20
 800a884:	af00      	add	r7, sp, #0
 800a886:	6078      	str	r0, [r7, #4]
 800a888:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	4a40      	ldr	r2, [pc, #256]	; (800a994 <TIM_Base_SetConfig+0x114>)
 800a894:	4293      	cmp	r3, r2
 800a896:	d013      	beq.n	800a8c0 <TIM_Base_SetConfig+0x40>
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a89e:	d00f      	beq.n	800a8c0 <TIM_Base_SetConfig+0x40>
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	4a3d      	ldr	r2, [pc, #244]	; (800a998 <TIM_Base_SetConfig+0x118>)
 800a8a4:	4293      	cmp	r3, r2
 800a8a6:	d00b      	beq.n	800a8c0 <TIM_Base_SetConfig+0x40>
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	4a3c      	ldr	r2, [pc, #240]	; (800a99c <TIM_Base_SetConfig+0x11c>)
 800a8ac:	4293      	cmp	r3, r2
 800a8ae:	d007      	beq.n	800a8c0 <TIM_Base_SetConfig+0x40>
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	4a3b      	ldr	r2, [pc, #236]	; (800a9a0 <TIM_Base_SetConfig+0x120>)
 800a8b4:	4293      	cmp	r3, r2
 800a8b6:	d003      	beq.n	800a8c0 <TIM_Base_SetConfig+0x40>
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	4a3a      	ldr	r2, [pc, #232]	; (800a9a4 <TIM_Base_SetConfig+0x124>)
 800a8bc:	4293      	cmp	r3, r2
 800a8be:	d108      	bne.n	800a8d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a8c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	685b      	ldr	r3, [r3, #4]
 800a8cc:	68fa      	ldr	r2, [r7, #12]
 800a8ce:	4313      	orrs	r3, r2
 800a8d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	4a2f      	ldr	r2, [pc, #188]	; (800a994 <TIM_Base_SetConfig+0x114>)
 800a8d6:	4293      	cmp	r3, r2
 800a8d8:	d01f      	beq.n	800a91a <TIM_Base_SetConfig+0x9a>
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a8e0:	d01b      	beq.n	800a91a <TIM_Base_SetConfig+0x9a>
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	4a2c      	ldr	r2, [pc, #176]	; (800a998 <TIM_Base_SetConfig+0x118>)
 800a8e6:	4293      	cmp	r3, r2
 800a8e8:	d017      	beq.n	800a91a <TIM_Base_SetConfig+0x9a>
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	4a2b      	ldr	r2, [pc, #172]	; (800a99c <TIM_Base_SetConfig+0x11c>)
 800a8ee:	4293      	cmp	r3, r2
 800a8f0:	d013      	beq.n	800a91a <TIM_Base_SetConfig+0x9a>
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	4a2a      	ldr	r2, [pc, #168]	; (800a9a0 <TIM_Base_SetConfig+0x120>)
 800a8f6:	4293      	cmp	r3, r2
 800a8f8:	d00f      	beq.n	800a91a <TIM_Base_SetConfig+0x9a>
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	4a29      	ldr	r2, [pc, #164]	; (800a9a4 <TIM_Base_SetConfig+0x124>)
 800a8fe:	4293      	cmp	r3, r2
 800a900:	d00b      	beq.n	800a91a <TIM_Base_SetConfig+0x9a>
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	4a28      	ldr	r2, [pc, #160]	; (800a9a8 <TIM_Base_SetConfig+0x128>)
 800a906:	4293      	cmp	r3, r2
 800a908:	d007      	beq.n	800a91a <TIM_Base_SetConfig+0x9a>
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	4a27      	ldr	r2, [pc, #156]	; (800a9ac <TIM_Base_SetConfig+0x12c>)
 800a90e:	4293      	cmp	r3, r2
 800a910:	d003      	beq.n	800a91a <TIM_Base_SetConfig+0x9a>
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	4a26      	ldr	r2, [pc, #152]	; (800a9b0 <TIM_Base_SetConfig+0x130>)
 800a916:	4293      	cmp	r3, r2
 800a918:	d108      	bne.n	800a92c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a920:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a922:	683b      	ldr	r3, [r7, #0]
 800a924:	68db      	ldr	r3, [r3, #12]
 800a926:	68fa      	ldr	r2, [r7, #12]
 800a928:	4313      	orrs	r3, r2
 800a92a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a932:	683b      	ldr	r3, [r7, #0]
 800a934:	695b      	ldr	r3, [r3, #20]
 800a936:	4313      	orrs	r3, r2
 800a938:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	68fa      	ldr	r2, [r7, #12]
 800a93e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a940:	683b      	ldr	r3, [r7, #0]
 800a942:	689a      	ldr	r2, [r3, #8]
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a948:	683b      	ldr	r3, [r7, #0]
 800a94a:	681a      	ldr	r2, [r3, #0]
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	4a10      	ldr	r2, [pc, #64]	; (800a994 <TIM_Base_SetConfig+0x114>)
 800a954:	4293      	cmp	r3, r2
 800a956:	d00f      	beq.n	800a978 <TIM_Base_SetConfig+0xf8>
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	4a12      	ldr	r2, [pc, #72]	; (800a9a4 <TIM_Base_SetConfig+0x124>)
 800a95c:	4293      	cmp	r3, r2
 800a95e:	d00b      	beq.n	800a978 <TIM_Base_SetConfig+0xf8>
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	4a11      	ldr	r2, [pc, #68]	; (800a9a8 <TIM_Base_SetConfig+0x128>)
 800a964:	4293      	cmp	r3, r2
 800a966:	d007      	beq.n	800a978 <TIM_Base_SetConfig+0xf8>
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	4a10      	ldr	r2, [pc, #64]	; (800a9ac <TIM_Base_SetConfig+0x12c>)
 800a96c:	4293      	cmp	r3, r2
 800a96e:	d003      	beq.n	800a978 <TIM_Base_SetConfig+0xf8>
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	4a0f      	ldr	r2, [pc, #60]	; (800a9b0 <TIM_Base_SetConfig+0x130>)
 800a974:	4293      	cmp	r3, r2
 800a976:	d103      	bne.n	800a980 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a978:	683b      	ldr	r3, [r7, #0]
 800a97a:	691a      	ldr	r2, [r3, #16]
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	2201      	movs	r2, #1
 800a984:	615a      	str	r2, [r3, #20]
}
 800a986:	bf00      	nop
 800a988:	3714      	adds	r7, #20
 800a98a:	46bd      	mov	sp, r7
 800a98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a990:	4770      	bx	lr
 800a992:	bf00      	nop
 800a994:	40010000 	.word	0x40010000
 800a998:	40000400 	.word	0x40000400
 800a99c:	40000800 	.word	0x40000800
 800a9a0:	40000c00 	.word	0x40000c00
 800a9a4:	40010400 	.word	0x40010400
 800a9a8:	40014000 	.word	0x40014000
 800a9ac:	40014400 	.word	0x40014400
 800a9b0:	40014800 	.word	0x40014800

0800a9b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a9b4:	b480      	push	{r7}
 800a9b6:	b083      	sub	sp, #12
 800a9b8:	af00      	add	r7, sp, #0
 800a9ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a9bc:	bf00      	nop
 800a9be:	370c      	adds	r7, #12
 800a9c0:	46bd      	mov	sp, r7
 800a9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c6:	4770      	bx	lr

0800a9c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a9c8:	b480      	push	{r7}
 800a9ca:	b083      	sub	sp, #12
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a9d0:	bf00      	nop
 800a9d2:	370c      	adds	r7, #12
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9da:	4770      	bx	lr

0800a9dc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a9dc:	b480      	push	{r7}
 800a9de:	b083      	sub	sp, #12
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a9e4:	bf00      	nop
 800a9e6:	370c      	adds	r7, #12
 800a9e8:	46bd      	mov	sp, r7
 800a9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ee:	4770      	bx	lr

0800a9f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a9f0:	b580      	push	{r7, lr}
 800a9f2:	b082      	sub	sp, #8
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d101      	bne.n	800aa02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a9fe:	2301      	movs	r3, #1
 800aa00:	e042      	b.n	800aa88 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d106      	bne.n	800aa1a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	2200      	movs	r2, #0
 800aa10:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800aa14:	6878      	ldr	r0, [r7, #4]
 800aa16:	f7f7 fc5f 	bl	80022d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	2224      	movs	r2, #36	; 0x24
 800aa1e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	681a      	ldr	r2, [r3, #0]
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	f022 0201 	bic.w	r2, r2, #1
 800aa30:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800aa32:	6878      	ldr	r0, [r7, #4]
 800aa34:	f000 f8c2 	bl	800abbc <UART_SetConfig>
 800aa38:	4603      	mov	r3, r0
 800aa3a:	2b01      	cmp	r3, #1
 800aa3c:	d101      	bne.n	800aa42 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800aa3e:	2301      	movs	r3, #1
 800aa40:	e022      	b.n	800aa88 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d002      	beq.n	800aa50 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800aa4a:	6878      	ldr	r0, [r7, #4]
 800aa4c:	f000 fe66 	bl	800b71c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	685a      	ldr	r2, [r3, #4]
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800aa5e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	689a      	ldr	r2, [r3, #8]
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800aa6e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	681a      	ldr	r2, [r3, #0]
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	f042 0201 	orr.w	r2, r2, #1
 800aa7e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800aa80:	6878      	ldr	r0, [r7, #4]
 800aa82:	f000 feed 	bl	800b860 <UART_CheckIdleState>
 800aa86:	4603      	mov	r3, r0
}
 800aa88:	4618      	mov	r0, r3
 800aa8a:	3708      	adds	r7, #8
 800aa8c:	46bd      	mov	sp, r7
 800aa8e:	bd80      	pop	{r7, pc}

0800aa90 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800aa90:	b580      	push	{r7, lr}
 800aa92:	b08a      	sub	sp, #40	; 0x28
 800aa94:	af02      	add	r7, sp, #8
 800aa96:	60f8      	str	r0, [r7, #12]
 800aa98:	60b9      	str	r1, [r7, #8]
 800aa9a:	603b      	str	r3, [r7, #0]
 800aa9c:	4613      	mov	r3, r2
 800aa9e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800aaa6:	2b20      	cmp	r3, #32
 800aaa8:	f040 8083 	bne.w	800abb2 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800aaac:	68bb      	ldr	r3, [r7, #8]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d002      	beq.n	800aab8 <HAL_UART_Transmit+0x28>
 800aab2:	88fb      	ldrh	r3, [r7, #6]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d101      	bne.n	800aabc <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800aab8:	2301      	movs	r3, #1
 800aaba:	e07b      	b.n	800abb4 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800aac2:	2b01      	cmp	r3, #1
 800aac4:	d101      	bne.n	800aaca <HAL_UART_Transmit+0x3a>
 800aac6:	2302      	movs	r3, #2
 800aac8:	e074      	b.n	800abb4 <HAL_UART_Transmit+0x124>
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	2201      	movs	r2, #1
 800aace:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	2200      	movs	r2, #0
 800aad6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	2221      	movs	r2, #33	; 0x21
 800aade:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800aae2:	f7f8 f84f 	bl	8002b84 <HAL_GetTick>
 800aae6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	88fa      	ldrh	r2, [r7, #6]
 800aaec:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	88fa      	ldrh	r2, [r7, #6]
 800aaf4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	689b      	ldr	r3, [r3, #8]
 800aafc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ab00:	d108      	bne.n	800ab14 <HAL_UART_Transmit+0x84>
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	691b      	ldr	r3, [r3, #16]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d104      	bne.n	800ab14 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800ab0e:	68bb      	ldr	r3, [r7, #8]
 800ab10:	61bb      	str	r3, [r7, #24]
 800ab12:	e003      	b.n	800ab1c <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800ab14:	68bb      	ldr	r3, [r7, #8]
 800ab16:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ab18:	2300      	movs	r3, #0
 800ab1a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	2200      	movs	r2, #0
 800ab20:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    while (huart->TxXferCount > 0U)
 800ab24:	e02c      	b.n	800ab80 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ab26:	683b      	ldr	r3, [r7, #0]
 800ab28:	9300      	str	r3, [sp, #0]
 800ab2a:	697b      	ldr	r3, [r7, #20]
 800ab2c:	2200      	movs	r2, #0
 800ab2e:	2180      	movs	r1, #128	; 0x80
 800ab30:	68f8      	ldr	r0, [r7, #12]
 800ab32:	f000 fedd 	bl	800b8f0 <UART_WaitOnFlagUntilTimeout>
 800ab36:	4603      	mov	r3, r0
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d001      	beq.n	800ab40 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800ab3c:	2303      	movs	r3, #3
 800ab3e:	e039      	b.n	800abb4 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800ab40:	69fb      	ldr	r3, [r7, #28]
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d10b      	bne.n	800ab5e <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ab46:	69bb      	ldr	r3, [r7, #24]
 800ab48:	881b      	ldrh	r3, [r3, #0]
 800ab4a:	461a      	mov	r2, r3
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ab54:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800ab56:	69bb      	ldr	r3, [r7, #24]
 800ab58:	3302      	adds	r3, #2
 800ab5a:	61bb      	str	r3, [r7, #24]
 800ab5c:	e007      	b.n	800ab6e <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ab5e:	69fb      	ldr	r3, [r7, #28]
 800ab60:	781a      	ldrb	r2, [r3, #0]
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800ab68:	69fb      	ldr	r3, [r7, #28]
 800ab6a:	3301      	adds	r3, #1
 800ab6c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800ab74:	b29b      	uxth	r3, r3
 800ab76:	3b01      	subs	r3, #1
 800ab78:	b29a      	uxth	r2, r3
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800ab86:	b29b      	uxth	r3, r3
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d1cc      	bne.n	800ab26 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ab8c:	683b      	ldr	r3, [r7, #0]
 800ab8e:	9300      	str	r3, [sp, #0]
 800ab90:	697b      	ldr	r3, [r7, #20]
 800ab92:	2200      	movs	r2, #0
 800ab94:	2140      	movs	r1, #64	; 0x40
 800ab96:	68f8      	ldr	r0, [r7, #12]
 800ab98:	f000 feaa 	bl	800b8f0 <UART_WaitOnFlagUntilTimeout>
 800ab9c:	4603      	mov	r3, r0
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d001      	beq.n	800aba6 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800aba2:	2303      	movs	r3, #3
 800aba4:	e006      	b.n	800abb4 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	2220      	movs	r2, #32
 800abaa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 800abae:	2300      	movs	r3, #0
 800abb0:	e000      	b.n	800abb4 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800abb2:	2302      	movs	r3, #2
  }
}
 800abb4:	4618      	mov	r0, r3
 800abb6:	3720      	adds	r7, #32
 800abb8:	46bd      	mov	sp, r7
 800abba:	bd80      	pop	{r7, pc}

0800abbc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800abbc:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 800abc0:	b08e      	sub	sp, #56	; 0x38
 800abc2:	af00      	add	r7, sp, #0
 800abc4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800abc6:	2300      	movs	r3, #0
 800abc8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	689a      	ldr	r2, [r3, #8]
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	691b      	ldr	r3, [r3, #16]
 800abd4:	431a      	orrs	r2, r3
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	695b      	ldr	r3, [r3, #20]
 800abda:	431a      	orrs	r2, r3
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	69db      	ldr	r3, [r3, #28]
 800abe0:	4313      	orrs	r3, r2
 800abe2:	637b      	str	r3, [r7, #52]	; 0x34
  tmpreg |= (uint32_t)huart->FifoMode;
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800abe8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800abea:	4313      	orrs	r3, r2
 800abec:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	681a      	ldr	r2, [r3, #0]
 800abf4:	4bc1      	ldr	r3, [pc, #772]	; (800aefc <UART_SetConfig+0x340>)
 800abf6:	4013      	ands	r3, r2
 800abf8:	687a      	ldr	r2, [r7, #4]
 800abfa:	6812      	ldr	r2, [r2, #0]
 800abfc:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800abfe:	430b      	orrs	r3, r1
 800ac00:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	685b      	ldr	r3, [r3, #4]
 800ac08:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	68da      	ldr	r2, [r3, #12]
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	430a      	orrs	r2, r1
 800ac16:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	699b      	ldr	r3, [r3, #24]
 800ac1c:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	4ab7      	ldr	r2, [pc, #732]	; (800af00 <UART_SetConfig+0x344>)
 800ac24:	4293      	cmp	r3, r2
 800ac26:	d004      	beq.n	800ac32 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	6a1b      	ldr	r3, [r3, #32]
 800ac2c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ac2e:	4313      	orrs	r3, r2
 800ac30:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	689a      	ldr	r2, [r3, #8]
 800ac38:	4bb2      	ldr	r3, [pc, #712]	; (800af04 <UART_SetConfig+0x348>)
 800ac3a:	4013      	ands	r3, r2
 800ac3c:	687a      	ldr	r2, [r7, #4]
 800ac3e:	6812      	ldr	r2, [r2, #0]
 800ac40:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800ac42:	430b      	orrs	r3, r1
 800ac44:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac4c:	f023 010f 	bic.w	r1, r3, #15
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	430a      	orrs	r2, r1
 800ac5a:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	4aa9      	ldr	r2, [pc, #676]	; (800af08 <UART_SetConfig+0x34c>)
 800ac62:	4293      	cmp	r3, r2
 800ac64:	d177      	bne.n	800ad56 <UART_SetConfig+0x19a>
 800ac66:	4ba9      	ldr	r3, [pc, #676]	; (800af0c <UART_SetConfig+0x350>)
 800ac68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac6a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ac6e:	2b28      	cmp	r3, #40	; 0x28
 800ac70:	d86c      	bhi.n	800ad4c <UART_SetConfig+0x190>
 800ac72:	a201      	add	r2, pc, #4	; (adr r2, 800ac78 <UART_SetConfig+0xbc>)
 800ac74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac78:	0800ad1d 	.word	0x0800ad1d
 800ac7c:	0800ad4d 	.word	0x0800ad4d
 800ac80:	0800ad4d 	.word	0x0800ad4d
 800ac84:	0800ad4d 	.word	0x0800ad4d
 800ac88:	0800ad4d 	.word	0x0800ad4d
 800ac8c:	0800ad4d 	.word	0x0800ad4d
 800ac90:	0800ad4d 	.word	0x0800ad4d
 800ac94:	0800ad4d 	.word	0x0800ad4d
 800ac98:	0800ad25 	.word	0x0800ad25
 800ac9c:	0800ad4d 	.word	0x0800ad4d
 800aca0:	0800ad4d 	.word	0x0800ad4d
 800aca4:	0800ad4d 	.word	0x0800ad4d
 800aca8:	0800ad4d 	.word	0x0800ad4d
 800acac:	0800ad4d 	.word	0x0800ad4d
 800acb0:	0800ad4d 	.word	0x0800ad4d
 800acb4:	0800ad4d 	.word	0x0800ad4d
 800acb8:	0800ad2d 	.word	0x0800ad2d
 800acbc:	0800ad4d 	.word	0x0800ad4d
 800acc0:	0800ad4d 	.word	0x0800ad4d
 800acc4:	0800ad4d 	.word	0x0800ad4d
 800acc8:	0800ad4d 	.word	0x0800ad4d
 800accc:	0800ad4d 	.word	0x0800ad4d
 800acd0:	0800ad4d 	.word	0x0800ad4d
 800acd4:	0800ad4d 	.word	0x0800ad4d
 800acd8:	0800ad35 	.word	0x0800ad35
 800acdc:	0800ad4d 	.word	0x0800ad4d
 800ace0:	0800ad4d 	.word	0x0800ad4d
 800ace4:	0800ad4d 	.word	0x0800ad4d
 800ace8:	0800ad4d 	.word	0x0800ad4d
 800acec:	0800ad4d 	.word	0x0800ad4d
 800acf0:	0800ad4d 	.word	0x0800ad4d
 800acf4:	0800ad4d 	.word	0x0800ad4d
 800acf8:	0800ad3d 	.word	0x0800ad3d
 800acfc:	0800ad4d 	.word	0x0800ad4d
 800ad00:	0800ad4d 	.word	0x0800ad4d
 800ad04:	0800ad4d 	.word	0x0800ad4d
 800ad08:	0800ad4d 	.word	0x0800ad4d
 800ad0c:	0800ad4d 	.word	0x0800ad4d
 800ad10:	0800ad4d 	.word	0x0800ad4d
 800ad14:	0800ad4d 	.word	0x0800ad4d
 800ad18:	0800ad45 	.word	0x0800ad45
 800ad1c:	2301      	movs	r3, #1
 800ad1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ad22:	e233      	b.n	800b18c <UART_SetConfig+0x5d0>
 800ad24:	2304      	movs	r3, #4
 800ad26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ad2a:	e22f      	b.n	800b18c <UART_SetConfig+0x5d0>
 800ad2c:	2308      	movs	r3, #8
 800ad2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ad32:	e22b      	b.n	800b18c <UART_SetConfig+0x5d0>
 800ad34:	2310      	movs	r3, #16
 800ad36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ad3a:	e227      	b.n	800b18c <UART_SetConfig+0x5d0>
 800ad3c:	2320      	movs	r3, #32
 800ad3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ad42:	e223      	b.n	800b18c <UART_SetConfig+0x5d0>
 800ad44:	2340      	movs	r3, #64	; 0x40
 800ad46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ad4a:	e21f      	b.n	800b18c <UART_SetConfig+0x5d0>
 800ad4c:	2380      	movs	r3, #128	; 0x80
 800ad4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ad52:	bf00      	nop
 800ad54:	e21a      	b.n	800b18c <UART_SetConfig+0x5d0>
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	4a6d      	ldr	r2, [pc, #436]	; (800af10 <UART_SetConfig+0x354>)
 800ad5c:	4293      	cmp	r3, r2
 800ad5e:	d132      	bne.n	800adc6 <UART_SetConfig+0x20a>
 800ad60:	4b6a      	ldr	r3, [pc, #424]	; (800af0c <UART_SetConfig+0x350>)
 800ad62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad64:	f003 0307 	and.w	r3, r3, #7
 800ad68:	2b05      	cmp	r3, #5
 800ad6a:	d827      	bhi.n	800adbc <UART_SetConfig+0x200>
 800ad6c:	a201      	add	r2, pc, #4	; (adr r2, 800ad74 <UART_SetConfig+0x1b8>)
 800ad6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad72:	bf00      	nop
 800ad74:	0800ad8d 	.word	0x0800ad8d
 800ad78:	0800ad95 	.word	0x0800ad95
 800ad7c:	0800ad9d 	.word	0x0800ad9d
 800ad80:	0800ada5 	.word	0x0800ada5
 800ad84:	0800adad 	.word	0x0800adad
 800ad88:	0800adb5 	.word	0x0800adb5
 800ad8c:	2300      	movs	r3, #0
 800ad8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ad92:	e1fb      	b.n	800b18c <UART_SetConfig+0x5d0>
 800ad94:	2304      	movs	r3, #4
 800ad96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ad9a:	e1f7      	b.n	800b18c <UART_SetConfig+0x5d0>
 800ad9c:	2308      	movs	r3, #8
 800ad9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ada2:	e1f3      	b.n	800b18c <UART_SetConfig+0x5d0>
 800ada4:	2310      	movs	r3, #16
 800ada6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800adaa:	e1ef      	b.n	800b18c <UART_SetConfig+0x5d0>
 800adac:	2320      	movs	r3, #32
 800adae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800adb2:	e1eb      	b.n	800b18c <UART_SetConfig+0x5d0>
 800adb4:	2340      	movs	r3, #64	; 0x40
 800adb6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800adba:	e1e7      	b.n	800b18c <UART_SetConfig+0x5d0>
 800adbc:	2380      	movs	r3, #128	; 0x80
 800adbe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800adc2:	bf00      	nop
 800adc4:	e1e2      	b.n	800b18c <UART_SetConfig+0x5d0>
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	4a52      	ldr	r2, [pc, #328]	; (800af14 <UART_SetConfig+0x358>)
 800adcc:	4293      	cmp	r3, r2
 800adce:	d132      	bne.n	800ae36 <UART_SetConfig+0x27a>
 800add0:	4b4e      	ldr	r3, [pc, #312]	; (800af0c <UART_SetConfig+0x350>)
 800add2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800add4:	f003 0307 	and.w	r3, r3, #7
 800add8:	2b05      	cmp	r3, #5
 800adda:	d827      	bhi.n	800ae2c <UART_SetConfig+0x270>
 800addc:	a201      	add	r2, pc, #4	; (adr r2, 800ade4 <UART_SetConfig+0x228>)
 800adde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ade2:	bf00      	nop
 800ade4:	0800adfd 	.word	0x0800adfd
 800ade8:	0800ae05 	.word	0x0800ae05
 800adec:	0800ae0d 	.word	0x0800ae0d
 800adf0:	0800ae15 	.word	0x0800ae15
 800adf4:	0800ae1d 	.word	0x0800ae1d
 800adf8:	0800ae25 	.word	0x0800ae25
 800adfc:	2300      	movs	r3, #0
 800adfe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ae02:	e1c3      	b.n	800b18c <UART_SetConfig+0x5d0>
 800ae04:	2304      	movs	r3, #4
 800ae06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ae0a:	e1bf      	b.n	800b18c <UART_SetConfig+0x5d0>
 800ae0c:	2308      	movs	r3, #8
 800ae0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ae12:	e1bb      	b.n	800b18c <UART_SetConfig+0x5d0>
 800ae14:	2310      	movs	r3, #16
 800ae16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ae1a:	e1b7      	b.n	800b18c <UART_SetConfig+0x5d0>
 800ae1c:	2320      	movs	r3, #32
 800ae1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ae22:	e1b3      	b.n	800b18c <UART_SetConfig+0x5d0>
 800ae24:	2340      	movs	r3, #64	; 0x40
 800ae26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ae2a:	e1af      	b.n	800b18c <UART_SetConfig+0x5d0>
 800ae2c:	2380      	movs	r3, #128	; 0x80
 800ae2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ae32:	bf00      	nop
 800ae34:	e1aa      	b.n	800b18c <UART_SetConfig+0x5d0>
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	4a37      	ldr	r2, [pc, #220]	; (800af18 <UART_SetConfig+0x35c>)
 800ae3c:	4293      	cmp	r3, r2
 800ae3e:	d132      	bne.n	800aea6 <UART_SetConfig+0x2ea>
 800ae40:	4b32      	ldr	r3, [pc, #200]	; (800af0c <UART_SetConfig+0x350>)
 800ae42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae44:	f003 0307 	and.w	r3, r3, #7
 800ae48:	2b05      	cmp	r3, #5
 800ae4a:	d827      	bhi.n	800ae9c <UART_SetConfig+0x2e0>
 800ae4c:	a201      	add	r2, pc, #4	; (adr r2, 800ae54 <UART_SetConfig+0x298>)
 800ae4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae52:	bf00      	nop
 800ae54:	0800ae6d 	.word	0x0800ae6d
 800ae58:	0800ae75 	.word	0x0800ae75
 800ae5c:	0800ae7d 	.word	0x0800ae7d
 800ae60:	0800ae85 	.word	0x0800ae85
 800ae64:	0800ae8d 	.word	0x0800ae8d
 800ae68:	0800ae95 	.word	0x0800ae95
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ae72:	e18b      	b.n	800b18c <UART_SetConfig+0x5d0>
 800ae74:	2304      	movs	r3, #4
 800ae76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ae7a:	e187      	b.n	800b18c <UART_SetConfig+0x5d0>
 800ae7c:	2308      	movs	r3, #8
 800ae7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ae82:	e183      	b.n	800b18c <UART_SetConfig+0x5d0>
 800ae84:	2310      	movs	r3, #16
 800ae86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ae8a:	e17f      	b.n	800b18c <UART_SetConfig+0x5d0>
 800ae8c:	2320      	movs	r3, #32
 800ae8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ae92:	e17b      	b.n	800b18c <UART_SetConfig+0x5d0>
 800ae94:	2340      	movs	r3, #64	; 0x40
 800ae96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ae9a:	e177      	b.n	800b18c <UART_SetConfig+0x5d0>
 800ae9c:	2380      	movs	r3, #128	; 0x80
 800ae9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800aea2:	bf00      	nop
 800aea4:	e172      	b.n	800b18c <UART_SetConfig+0x5d0>
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	4a1c      	ldr	r2, [pc, #112]	; (800af1c <UART_SetConfig+0x360>)
 800aeac:	4293      	cmp	r3, r2
 800aeae:	d144      	bne.n	800af3a <UART_SetConfig+0x37e>
 800aeb0:	4b16      	ldr	r3, [pc, #88]	; (800af0c <UART_SetConfig+0x350>)
 800aeb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aeb4:	f003 0307 	and.w	r3, r3, #7
 800aeb8:	2b05      	cmp	r3, #5
 800aeba:	d839      	bhi.n	800af30 <UART_SetConfig+0x374>
 800aebc:	a201      	add	r2, pc, #4	; (adr r2, 800aec4 <UART_SetConfig+0x308>)
 800aebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aec2:	bf00      	nop
 800aec4:	0800aedd 	.word	0x0800aedd
 800aec8:	0800aee5 	.word	0x0800aee5
 800aecc:	0800aeed 	.word	0x0800aeed
 800aed0:	0800aef5 	.word	0x0800aef5
 800aed4:	0800af21 	.word	0x0800af21
 800aed8:	0800af29 	.word	0x0800af29
 800aedc:	2300      	movs	r3, #0
 800aede:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800aee2:	e153      	b.n	800b18c <UART_SetConfig+0x5d0>
 800aee4:	2304      	movs	r3, #4
 800aee6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800aeea:	e14f      	b.n	800b18c <UART_SetConfig+0x5d0>
 800aeec:	2308      	movs	r3, #8
 800aeee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800aef2:	e14b      	b.n	800b18c <UART_SetConfig+0x5d0>
 800aef4:	2310      	movs	r3, #16
 800aef6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800aefa:	e147      	b.n	800b18c <UART_SetConfig+0x5d0>
 800aefc:	cfff69f3 	.word	0xcfff69f3
 800af00:	58000c00 	.word	0x58000c00
 800af04:	11fff4ff 	.word	0x11fff4ff
 800af08:	40011000 	.word	0x40011000
 800af0c:	58024400 	.word	0x58024400
 800af10:	40004400 	.word	0x40004400
 800af14:	40004800 	.word	0x40004800
 800af18:	40004c00 	.word	0x40004c00
 800af1c:	40005000 	.word	0x40005000
 800af20:	2320      	movs	r3, #32
 800af22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800af26:	e131      	b.n	800b18c <UART_SetConfig+0x5d0>
 800af28:	2340      	movs	r3, #64	; 0x40
 800af2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800af2e:	e12d      	b.n	800b18c <UART_SetConfig+0x5d0>
 800af30:	2380      	movs	r3, #128	; 0x80
 800af32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800af36:	bf00      	nop
 800af38:	e128      	b.n	800b18c <UART_SetConfig+0x5d0>
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	4ab6      	ldr	r2, [pc, #728]	; (800b218 <UART_SetConfig+0x65c>)
 800af40:	4293      	cmp	r3, r2
 800af42:	d178      	bne.n	800b036 <UART_SetConfig+0x47a>
 800af44:	4bb5      	ldr	r3, [pc, #724]	; (800b21c <UART_SetConfig+0x660>)
 800af46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800af48:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800af4c:	2b28      	cmp	r3, #40	; 0x28
 800af4e:	d86d      	bhi.n	800b02c <UART_SetConfig+0x470>
 800af50:	a201      	add	r2, pc, #4	; (adr r2, 800af58 <UART_SetConfig+0x39c>)
 800af52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af56:	bf00      	nop
 800af58:	0800affd 	.word	0x0800affd
 800af5c:	0800b02d 	.word	0x0800b02d
 800af60:	0800b02d 	.word	0x0800b02d
 800af64:	0800b02d 	.word	0x0800b02d
 800af68:	0800b02d 	.word	0x0800b02d
 800af6c:	0800b02d 	.word	0x0800b02d
 800af70:	0800b02d 	.word	0x0800b02d
 800af74:	0800b02d 	.word	0x0800b02d
 800af78:	0800b005 	.word	0x0800b005
 800af7c:	0800b02d 	.word	0x0800b02d
 800af80:	0800b02d 	.word	0x0800b02d
 800af84:	0800b02d 	.word	0x0800b02d
 800af88:	0800b02d 	.word	0x0800b02d
 800af8c:	0800b02d 	.word	0x0800b02d
 800af90:	0800b02d 	.word	0x0800b02d
 800af94:	0800b02d 	.word	0x0800b02d
 800af98:	0800b00d 	.word	0x0800b00d
 800af9c:	0800b02d 	.word	0x0800b02d
 800afa0:	0800b02d 	.word	0x0800b02d
 800afa4:	0800b02d 	.word	0x0800b02d
 800afa8:	0800b02d 	.word	0x0800b02d
 800afac:	0800b02d 	.word	0x0800b02d
 800afb0:	0800b02d 	.word	0x0800b02d
 800afb4:	0800b02d 	.word	0x0800b02d
 800afb8:	0800b015 	.word	0x0800b015
 800afbc:	0800b02d 	.word	0x0800b02d
 800afc0:	0800b02d 	.word	0x0800b02d
 800afc4:	0800b02d 	.word	0x0800b02d
 800afc8:	0800b02d 	.word	0x0800b02d
 800afcc:	0800b02d 	.word	0x0800b02d
 800afd0:	0800b02d 	.word	0x0800b02d
 800afd4:	0800b02d 	.word	0x0800b02d
 800afd8:	0800b01d 	.word	0x0800b01d
 800afdc:	0800b02d 	.word	0x0800b02d
 800afe0:	0800b02d 	.word	0x0800b02d
 800afe4:	0800b02d 	.word	0x0800b02d
 800afe8:	0800b02d 	.word	0x0800b02d
 800afec:	0800b02d 	.word	0x0800b02d
 800aff0:	0800b02d 	.word	0x0800b02d
 800aff4:	0800b02d 	.word	0x0800b02d
 800aff8:	0800b025 	.word	0x0800b025
 800affc:	2301      	movs	r3, #1
 800affe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b002:	e0c3      	b.n	800b18c <UART_SetConfig+0x5d0>
 800b004:	2304      	movs	r3, #4
 800b006:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b00a:	e0bf      	b.n	800b18c <UART_SetConfig+0x5d0>
 800b00c:	2308      	movs	r3, #8
 800b00e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b012:	e0bb      	b.n	800b18c <UART_SetConfig+0x5d0>
 800b014:	2310      	movs	r3, #16
 800b016:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b01a:	e0b7      	b.n	800b18c <UART_SetConfig+0x5d0>
 800b01c:	2320      	movs	r3, #32
 800b01e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b022:	e0b3      	b.n	800b18c <UART_SetConfig+0x5d0>
 800b024:	2340      	movs	r3, #64	; 0x40
 800b026:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b02a:	e0af      	b.n	800b18c <UART_SetConfig+0x5d0>
 800b02c:	2380      	movs	r3, #128	; 0x80
 800b02e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b032:	bf00      	nop
 800b034:	e0aa      	b.n	800b18c <UART_SetConfig+0x5d0>
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	4a79      	ldr	r2, [pc, #484]	; (800b220 <UART_SetConfig+0x664>)
 800b03c:	4293      	cmp	r3, r2
 800b03e:	d132      	bne.n	800b0a6 <UART_SetConfig+0x4ea>
 800b040:	4b76      	ldr	r3, [pc, #472]	; (800b21c <UART_SetConfig+0x660>)
 800b042:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b044:	f003 0307 	and.w	r3, r3, #7
 800b048:	2b05      	cmp	r3, #5
 800b04a:	d827      	bhi.n	800b09c <UART_SetConfig+0x4e0>
 800b04c:	a201      	add	r2, pc, #4	; (adr r2, 800b054 <UART_SetConfig+0x498>)
 800b04e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b052:	bf00      	nop
 800b054:	0800b06d 	.word	0x0800b06d
 800b058:	0800b075 	.word	0x0800b075
 800b05c:	0800b07d 	.word	0x0800b07d
 800b060:	0800b085 	.word	0x0800b085
 800b064:	0800b08d 	.word	0x0800b08d
 800b068:	0800b095 	.word	0x0800b095
 800b06c:	2300      	movs	r3, #0
 800b06e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b072:	e08b      	b.n	800b18c <UART_SetConfig+0x5d0>
 800b074:	2304      	movs	r3, #4
 800b076:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b07a:	e087      	b.n	800b18c <UART_SetConfig+0x5d0>
 800b07c:	2308      	movs	r3, #8
 800b07e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b082:	e083      	b.n	800b18c <UART_SetConfig+0x5d0>
 800b084:	2310      	movs	r3, #16
 800b086:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b08a:	e07f      	b.n	800b18c <UART_SetConfig+0x5d0>
 800b08c:	2320      	movs	r3, #32
 800b08e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b092:	e07b      	b.n	800b18c <UART_SetConfig+0x5d0>
 800b094:	2340      	movs	r3, #64	; 0x40
 800b096:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b09a:	e077      	b.n	800b18c <UART_SetConfig+0x5d0>
 800b09c:	2380      	movs	r3, #128	; 0x80
 800b09e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b0a2:	bf00      	nop
 800b0a4:	e072      	b.n	800b18c <UART_SetConfig+0x5d0>
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	4a5e      	ldr	r2, [pc, #376]	; (800b224 <UART_SetConfig+0x668>)
 800b0ac:	4293      	cmp	r3, r2
 800b0ae:	d132      	bne.n	800b116 <UART_SetConfig+0x55a>
 800b0b0:	4b5a      	ldr	r3, [pc, #360]	; (800b21c <UART_SetConfig+0x660>)
 800b0b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b0b4:	f003 0307 	and.w	r3, r3, #7
 800b0b8:	2b05      	cmp	r3, #5
 800b0ba:	d827      	bhi.n	800b10c <UART_SetConfig+0x550>
 800b0bc:	a201      	add	r2, pc, #4	; (adr r2, 800b0c4 <UART_SetConfig+0x508>)
 800b0be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0c2:	bf00      	nop
 800b0c4:	0800b0dd 	.word	0x0800b0dd
 800b0c8:	0800b0e5 	.word	0x0800b0e5
 800b0cc:	0800b0ed 	.word	0x0800b0ed
 800b0d0:	0800b0f5 	.word	0x0800b0f5
 800b0d4:	0800b0fd 	.word	0x0800b0fd
 800b0d8:	0800b105 	.word	0x0800b105
 800b0dc:	2300      	movs	r3, #0
 800b0de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b0e2:	e053      	b.n	800b18c <UART_SetConfig+0x5d0>
 800b0e4:	2304      	movs	r3, #4
 800b0e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b0ea:	e04f      	b.n	800b18c <UART_SetConfig+0x5d0>
 800b0ec:	2308      	movs	r3, #8
 800b0ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b0f2:	e04b      	b.n	800b18c <UART_SetConfig+0x5d0>
 800b0f4:	2310      	movs	r3, #16
 800b0f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b0fa:	e047      	b.n	800b18c <UART_SetConfig+0x5d0>
 800b0fc:	2320      	movs	r3, #32
 800b0fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b102:	e043      	b.n	800b18c <UART_SetConfig+0x5d0>
 800b104:	2340      	movs	r3, #64	; 0x40
 800b106:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b10a:	e03f      	b.n	800b18c <UART_SetConfig+0x5d0>
 800b10c:	2380      	movs	r3, #128	; 0x80
 800b10e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b112:	bf00      	nop
 800b114:	e03a      	b.n	800b18c <UART_SetConfig+0x5d0>
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	4a43      	ldr	r2, [pc, #268]	; (800b228 <UART_SetConfig+0x66c>)
 800b11c:	4293      	cmp	r3, r2
 800b11e:	d132      	bne.n	800b186 <UART_SetConfig+0x5ca>
 800b120:	4b3e      	ldr	r3, [pc, #248]	; (800b21c <UART_SetConfig+0x660>)
 800b122:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b124:	f003 0307 	and.w	r3, r3, #7
 800b128:	2b05      	cmp	r3, #5
 800b12a:	d827      	bhi.n	800b17c <UART_SetConfig+0x5c0>
 800b12c:	a201      	add	r2, pc, #4	; (adr r2, 800b134 <UART_SetConfig+0x578>)
 800b12e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b132:	bf00      	nop
 800b134:	0800b14d 	.word	0x0800b14d
 800b138:	0800b155 	.word	0x0800b155
 800b13c:	0800b15d 	.word	0x0800b15d
 800b140:	0800b165 	.word	0x0800b165
 800b144:	0800b16d 	.word	0x0800b16d
 800b148:	0800b175 	.word	0x0800b175
 800b14c:	2302      	movs	r3, #2
 800b14e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b152:	e01b      	b.n	800b18c <UART_SetConfig+0x5d0>
 800b154:	2304      	movs	r3, #4
 800b156:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b15a:	e017      	b.n	800b18c <UART_SetConfig+0x5d0>
 800b15c:	2308      	movs	r3, #8
 800b15e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b162:	e013      	b.n	800b18c <UART_SetConfig+0x5d0>
 800b164:	2310      	movs	r3, #16
 800b166:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b16a:	e00f      	b.n	800b18c <UART_SetConfig+0x5d0>
 800b16c:	2320      	movs	r3, #32
 800b16e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b172:	e00b      	b.n	800b18c <UART_SetConfig+0x5d0>
 800b174:	2340      	movs	r3, #64	; 0x40
 800b176:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b17a:	e007      	b.n	800b18c <UART_SetConfig+0x5d0>
 800b17c:	2380      	movs	r3, #128	; 0x80
 800b17e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b182:	bf00      	nop
 800b184:	e002      	b.n	800b18c <UART_SetConfig+0x5d0>
 800b186:	2380      	movs	r3, #128	; 0x80
 800b188:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	4a25      	ldr	r2, [pc, #148]	; (800b228 <UART_SetConfig+0x66c>)
 800b192:	4293      	cmp	r3, r2
 800b194:	f040 80b8 	bne.w	800b308 <UART_SetConfig+0x74c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b198:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b19c:	2b08      	cmp	r3, #8
 800b19e:	d019      	beq.n	800b1d4 <UART_SetConfig+0x618>
 800b1a0:	2b08      	cmp	r3, #8
 800b1a2:	dc04      	bgt.n	800b1ae <UART_SetConfig+0x5f2>
 800b1a4:	2b02      	cmp	r3, #2
 800b1a6:	d009      	beq.n	800b1bc <UART_SetConfig+0x600>
 800b1a8:	2b04      	cmp	r3, #4
 800b1aa:	d00b      	beq.n	800b1c4 <UART_SetConfig+0x608>
 800b1ac:	e042      	b.n	800b234 <UART_SetConfig+0x678>
 800b1ae:	2b20      	cmp	r3, #32
 800b1b0:	d02b      	beq.n	800b20a <UART_SetConfig+0x64e>
 800b1b2:	2b40      	cmp	r3, #64	; 0x40
 800b1b4:	d02c      	beq.n	800b210 <UART_SetConfig+0x654>
 800b1b6:	2b10      	cmp	r3, #16
 800b1b8:	d014      	beq.n	800b1e4 <UART_SetConfig+0x628>
 800b1ba:	e03b      	b.n	800b234 <UART_SetConfig+0x678>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800b1bc:	f7fe f88c 	bl	80092d8 <HAL_RCCEx_GetD3PCLK1Freq>
 800b1c0:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800b1c2:	e03d      	b.n	800b240 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b1c4:	f107 0314 	add.w	r3, r7, #20
 800b1c8:	4618      	mov	r0, r3
 800b1ca:	f7fe f89b 	bl	8009304 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b1ce:	69bb      	ldr	r3, [r7, #24]
 800b1d0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800b1d2:	e035      	b.n	800b240 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b1d4:	f107 0308 	add.w	r3, r7, #8
 800b1d8:	4618      	mov	r0, r3
 800b1da:	f7fe f9df 	bl	800959c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800b1e2:	e02d      	b.n	800b240 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b1e4:	4b0d      	ldr	r3, [pc, #52]	; (800b21c <UART_SetConfig+0x660>)
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	f003 0320 	and.w	r3, r3, #32
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d009      	beq.n	800b204 <UART_SetConfig+0x648>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b1f0:	4b0a      	ldr	r3, [pc, #40]	; (800b21c <UART_SetConfig+0x660>)
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	08db      	lsrs	r3, r3, #3
 800b1f6:	f003 0303 	and.w	r3, r3, #3
 800b1fa:	4a0c      	ldr	r2, [pc, #48]	; (800b22c <UART_SetConfig+0x670>)
 800b1fc:	fa22 f303 	lsr.w	r3, r2, r3
 800b200:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b202:	e01d      	b.n	800b240 <UART_SetConfig+0x684>
          pclk = (uint32_t) HSI_VALUE;
 800b204:	4b09      	ldr	r3, [pc, #36]	; (800b22c <UART_SetConfig+0x670>)
 800b206:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800b208:	e01a      	b.n	800b240 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b20a:	4b09      	ldr	r3, [pc, #36]	; (800b230 <UART_SetConfig+0x674>)
 800b20c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800b20e:	e017      	b.n	800b240 <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b210:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b214:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800b216:	e013      	b.n	800b240 <UART_SetConfig+0x684>
 800b218:	40011400 	.word	0x40011400
 800b21c:	58024400 	.word	0x58024400
 800b220:	40007800 	.word	0x40007800
 800b224:	40007c00 	.word	0x40007c00
 800b228:	58000c00 	.word	0x58000c00
 800b22c:	03d09000 	.word	0x03d09000
 800b230:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 800b234:	2300      	movs	r3, #0
 800b236:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800b238:	2301      	movs	r3, #1
 800b23a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800b23e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b240:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b242:	2b00      	cmp	r3, #0
 800b244:	f000 824d 	beq.w	800b6e2 <UART_SetConfig+0xb26>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b24c:	4aad      	ldr	r2, [pc, #692]	; (800b504 <UART_SetConfig+0x948>)
 800b24e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b252:	461a      	mov	r2, r3
 800b254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b256:	fbb3 f3f2 	udiv	r3, r3, r2
 800b25a:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	685a      	ldr	r2, [r3, #4]
 800b260:	4613      	mov	r3, r2
 800b262:	005b      	lsls	r3, r3, #1
 800b264:	4413      	add	r3, r2
 800b266:	6a3a      	ldr	r2, [r7, #32]
 800b268:	429a      	cmp	r2, r3
 800b26a:	d305      	bcc.n	800b278 <UART_SetConfig+0x6bc>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	685b      	ldr	r3, [r3, #4]
 800b270:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b272:	6a3a      	ldr	r2, [r7, #32]
 800b274:	429a      	cmp	r2, r3
 800b276:	d903      	bls.n	800b280 <UART_SetConfig+0x6c4>
      {
        ret = HAL_ERROR;
 800b278:	2301      	movs	r3, #1
 800b27a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800b27e:	e230      	b.n	800b6e2 <UART_SetConfig+0xb26>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b282:	4618      	mov	r0, r3
 800b284:	f04f 0100 	mov.w	r1, #0
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b28c:	4a9d      	ldr	r2, [pc, #628]	; (800b504 <UART_SetConfig+0x948>)
 800b28e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b292:	b29b      	uxth	r3, r3
 800b294:	f04f 0400 	mov.w	r4, #0
 800b298:	461a      	mov	r2, r3
 800b29a:	4623      	mov	r3, r4
 800b29c:	f7f5 f878 	bl	8000390 <__aeabi_uldivmod>
 800b2a0:	4603      	mov	r3, r0
 800b2a2:	460c      	mov	r4, r1
 800b2a4:	4619      	mov	r1, r3
 800b2a6:	4622      	mov	r2, r4
 800b2a8:	f04f 0300 	mov.w	r3, #0
 800b2ac:	f04f 0400 	mov.w	r4, #0
 800b2b0:	0214      	lsls	r4, r2, #8
 800b2b2:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800b2b6:	020b      	lsls	r3, r1, #8
 800b2b8:	687a      	ldr	r2, [r7, #4]
 800b2ba:	6852      	ldr	r2, [r2, #4]
 800b2bc:	0852      	lsrs	r2, r2, #1
 800b2be:	4611      	mov	r1, r2
 800b2c0:	f04f 0200 	mov.w	r2, #0
 800b2c4:	eb13 0b01 	adds.w	fp, r3, r1
 800b2c8:	eb44 0c02 	adc.w	ip, r4, r2
 800b2cc:	4658      	mov	r0, fp
 800b2ce:	4661      	mov	r1, ip
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	685b      	ldr	r3, [r3, #4]
 800b2d4:	f04f 0400 	mov.w	r4, #0
 800b2d8:	461a      	mov	r2, r3
 800b2da:	4623      	mov	r3, r4
 800b2dc:	f7f5 f858 	bl	8000390 <__aeabi_uldivmod>
 800b2e0:	4603      	mov	r3, r0
 800b2e2:	460c      	mov	r4, r1
 800b2e4:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b2e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2e8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b2ec:	d308      	bcc.n	800b300 <UART_SetConfig+0x744>
 800b2ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b2f4:	d204      	bcs.n	800b300 <UART_SetConfig+0x744>
        {
          huart->Instance->BRR = usartdiv;
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b2fc:	60da      	str	r2, [r3, #12]
 800b2fe:	e1f0      	b.n	800b6e2 <UART_SetConfig+0xb26>
        }
        else
        {
          ret = HAL_ERROR;
 800b300:	2301      	movs	r3, #1
 800b302:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800b306:	e1ec      	b.n	800b6e2 <UART_SetConfig+0xb26>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	69db      	ldr	r3, [r3, #28]
 800b30c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b310:	f040 8100 	bne.w	800b514 <UART_SetConfig+0x958>
  {
    switch (clocksource)
 800b314:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b318:	2b40      	cmp	r3, #64	; 0x40
 800b31a:	f200 80b7 	bhi.w	800b48c <UART_SetConfig+0x8d0>
 800b31e:	a201      	add	r2, pc, #4	; (adr r2, 800b324 <UART_SetConfig+0x768>)
 800b320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b324:	0800b429 	.word	0x0800b429
 800b328:	0800b431 	.word	0x0800b431
 800b32c:	0800b48d 	.word	0x0800b48d
 800b330:	0800b48d 	.word	0x0800b48d
 800b334:	0800b439 	.word	0x0800b439
 800b338:	0800b48d 	.word	0x0800b48d
 800b33c:	0800b48d 	.word	0x0800b48d
 800b340:	0800b48d 	.word	0x0800b48d
 800b344:	0800b449 	.word	0x0800b449
 800b348:	0800b48d 	.word	0x0800b48d
 800b34c:	0800b48d 	.word	0x0800b48d
 800b350:	0800b48d 	.word	0x0800b48d
 800b354:	0800b48d 	.word	0x0800b48d
 800b358:	0800b48d 	.word	0x0800b48d
 800b35c:	0800b48d 	.word	0x0800b48d
 800b360:	0800b48d 	.word	0x0800b48d
 800b364:	0800b459 	.word	0x0800b459
 800b368:	0800b48d 	.word	0x0800b48d
 800b36c:	0800b48d 	.word	0x0800b48d
 800b370:	0800b48d 	.word	0x0800b48d
 800b374:	0800b48d 	.word	0x0800b48d
 800b378:	0800b48d 	.word	0x0800b48d
 800b37c:	0800b48d 	.word	0x0800b48d
 800b380:	0800b48d 	.word	0x0800b48d
 800b384:	0800b48d 	.word	0x0800b48d
 800b388:	0800b48d 	.word	0x0800b48d
 800b38c:	0800b48d 	.word	0x0800b48d
 800b390:	0800b48d 	.word	0x0800b48d
 800b394:	0800b48d 	.word	0x0800b48d
 800b398:	0800b48d 	.word	0x0800b48d
 800b39c:	0800b48d 	.word	0x0800b48d
 800b3a0:	0800b48d 	.word	0x0800b48d
 800b3a4:	0800b47f 	.word	0x0800b47f
 800b3a8:	0800b48d 	.word	0x0800b48d
 800b3ac:	0800b48d 	.word	0x0800b48d
 800b3b0:	0800b48d 	.word	0x0800b48d
 800b3b4:	0800b48d 	.word	0x0800b48d
 800b3b8:	0800b48d 	.word	0x0800b48d
 800b3bc:	0800b48d 	.word	0x0800b48d
 800b3c0:	0800b48d 	.word	0x0800b48d
 800b3c4:	0800b48d 	.word	0x0800b48d
 800b3c8:	0800b48d 	.word	0x0800b48d
 800b3cc:	0800b48d 	.word	0x0800b48d
 800b3d0:	0800b48d 	.word	0x0800b48d
 800b3d4:	0800b48d 	.word	0x0800b48d
 800b3d8:	0800b48d 	.word	0x0800b48d
 800b3dc:	0800b48d 	.word	0x0800b48d
 800b3e0:	0800b48d 	.word	0x0800b48d
 800b3e4:	0800b48d 	.word	0x0800b48d
 800b3e8:	0800b48d 	.word	0x0800b48d
 800b3ec:	0800b48d 	.word	0x0800b48d
 800b3f0:	0800b48d 	.word	0x0800b48d
 800b3f4:	0800b48d 	.word	0x0800b48d
 800b3f8:	0800b48d 	.word	0x0800b48d
 800b3fc:	0800b48d 	.word	0x0800b48d
 800b400:	0800b48d 	.word	0x0800b48d
 800b404:	0800b48d 	.word	0x0800b48d
 800b408:	0800b48d 	.word	0x0800b48d
 800b40c:	0800b48d 	.word	0x0800b48d
 800b410:	0800b48d 	.word	0x0800b48d
 800b414:	0800b48d 	.word	0x0800b48d
 800b418:	0800b48d 	.word	0x0800b48d
 800b41c:	0800b48d 	.word	0x0800b48d
 800b420:	0800b48d 	.word	0x0800b48d
 800b424:	0800b485 	.word	0x0800b485
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b428:	f7fc fffa 	bl	8008420 <HAL_RCC_GetPCLK1Freq>
 800b42c:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800b42e:	e033      	b.n	800b498 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b430:	f7fd f80c 	bl	800844c <HAL_RCC_GetPCLK2Freq>
 800b434:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800b436:	e02f      	b.n	800b498 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b438:	f107 0314 	add.w	r3, r7, #20
 800b43c:	4618      	mov	r0, r3
 800b43e:	f7fd ff61 	bl	8009304 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b442:	69bb      	ldr	r3, [r7, #24]
 800b444:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800b446:	e027      	b.n	800b498 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b448:	f107 0308 	add.w	r3, r7, #8
 800b44c:	4618      	mov	r0, r3
 800b44e:	f7fe f8a5 	bl	800959c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800b456:	e01f      	b.n	800b498 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b458:	4b2b      	ldr	r3, [pc, #172]	; (800b508 <UART_SetConfig+0x94c>)
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	f003 0320 	and.w	r3, r3, #32
 800b460:	2b00      	cmp	r3, #0
 800b462:	d009      	beq.n	800b478 <UART_SetConfig+0x8bc>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b464:	4b28      	ldr	r3, [pc, #160]	; (800b508 <UART_SetConfig+0x94c>)
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	08db      	lsrs	r3, r3, #3
 800b46a:	f003 0303 	and.w	r3, r3, #3
 800b46e:	4a27      	ldr	r2, [pc, #156]	; (800b50c <UART_SetConfig+0x950>)
 800b470:	fa22 f303 	lsr.w	r3, r2, r3
 800b474:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b476:	e00f      	b.n	800b498 <UART_SetConfig+0x8dc>
          pclk = (uint32_t) HSI_VALUE;
 800b478:	4b24      	ldr	r3, [pc, #144]	; (800b50c <UART_SetConfig+0x950>)
 800b47a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800b47c:	e00c      	b.n	800b498 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b47e:	4b24      	ldr	r3, [pc, #144]	; (800b510 <UART_SetConfig+0x954>)
 800b480:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800b482:	e009      	b.n	800b498 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b484:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b488:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800b48a:	e005      	b.n	800b498 <UART_SetConfig+0x8dc>
      default:
        pclk = 0U;
 800b48c:	2300      	movs	r3, #0
 800b48e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800b490:	2301      	movs	r3, #1
 800b492:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800b496:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b498:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	f000 8121 	beq.w	800b6e2 <UART_SetConfig+0xb26>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4a4:	4a17      	ldr	r2, [pc, #92]	; (800b504 <UART_SetConfig+0x948>)
 800b4a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b4aa:	461a      	mov	r2, r3
 800b4ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4ae:	fbb3 f3f2 	udiv	r3, r3, r2
 800b4b2:	005a      	lsls	r2, r3, #1
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	685b      	ldr	r3, [r3, #4]
 800b4b8:	085b      	lsrs	r3, r3, #1
 800b4ba:	441a      	add	r2, r3
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	685b      	ldr	r3, [r3, #4]
 800b4c0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b4c4:	b29b      	uxth	r3, r3
 800b4c6:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b4c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4ca:	2b0f      	cmp	r3, #15
 800b4cc:	d916      	bls.n	800b4fc <UART_SetConfig+0x940>
 800b4ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b4d4:	d212      	bcs.n	800b4fc <UART_SetConfig+0x940>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b4d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4d8:	b29b      	uxth	r3, r3
 800b4da:	f023 030f 	bic.w	r3, r3, #15
 800b4de:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b4e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4e2:	085b      	lsrs	r3, r3, #1
 800b4e4:	b29b      	uxth	r3, r3
 800b4e6:	f003 0307 	and.w	r3, r3, #7
 800b4ea:	b29a      	uxth	r2, r3
 800b4ec:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b4ee:	4313      	orrs	r3, r2
 800b4f0:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800b4f8:	60da      	str	r2, [r3, #12]
 800b4fa:	e0f2      	b.n	800b6e2 <UART_SetConfig+0xb26>
      }
      else
      {
        ret = HAL_ERROR;
 800b4fc:	2301      	movs	r3, #1
 800b4fe:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800b502:	e0ee      	b.n	800b6e2 <UART_SetConfig+0xb26>
 800b504:	08022964 	.word	0x08022964
 800b508:	58024400 	.word	0x58024400
 800b50c:	03d09000 	.word	0x03d09000
 800b510:	003d0900 	.word	0x003d0900
      }
    }
  }
  else
  {
    switch (clocksource)
 800b514:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b518:	2b40      	cmp	r3, #64	; 0x40
 800b51a:	f200 80b7 	bhi.w	800b68c <UART_SetConfig+0xad0>
 800b51e:	a201      	add	r2, pc, #4	; (adr r2, 800b524 <UART_SetConfig+0x968>)
 800b520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b524:	0800b629 	.word	0x0800b629
 800b528:	0800b631 	.word	0x0800b631
 800b52c:	0800b68d 	.word	0x0800b68d
 800b530:	0800b68d 	.word	0x0800b68d
 800b534:	0800b639 	.word	0x0800b639
 800b538:	0800b68d 	.word	0x0800b68d
 800b53c:	0800b68d 	.word	0x0800b68d
 800b540:	0800b68d 	.word	0x0800b68d
 800b544:	0800b649 	.word	0x0800b649
 800b548:	0800b68d 	.word	0x0800b68d
 800b54c:	0800b68d 	.word	0x0800b68d
 800b550:	0800b68d 	.word	0x0800b68d
 800b554:	0800b68d 	.word	0x0800b68d
 800b558:	0800b68d 	.word	0x0800b68d
 800b55c:	0800b68d 	.word	0x0800b68d
 800b560:	0800b68d 	.word	0x0800b68d
 800b564:	0800b659 	.word	0x0800b659
 800b568:	0800b68d 	.word	0x0800b68d
 800b56c:	0800b68d 	.word	0x0800b68d
 800b570:	0800b68d 	.word	0x0800b68d
 800b574:	0800b68d 	.word	0x0800b68d
 800b578:	0800b68d 	.word	0x0800b68d
 800b57c:	0800b68d 	.word	0x0800b68d
 800b580:	0800b68d 	.word	0x0800b68d
 800b584:	0800b68d 	.word	0x0800b68d
 800b588:	0800b68d 	.word	0x0800b68d
 800b58c:	0800b68d 	.word	0x0800b68d
 800b590:	0800b68d 	.word	0x0800b68d
 800b594:	0800b68d 	.word	0x0800b68d
 800b598:	0800b68d 	.word	0x0800b68d
 800b59c:	0800b68d 	.word	0x0800b68d
 800b5a0:	0800b68d 	.word	0x0800b68d
 800b5a4:	0800b67f 	.word	0x0800b67f
 800b5a8:	0800b68d 	.word	0x0800b68d
 800b5ac:	0800b68d 	.word	0x0800b68d
 800b5b0:	0800b68d 	.word	0x0800b68d
 800b5b4:	0800b68d 	.word	0x0800b68d
 800b5b8:	0800b68d 	.word	0x0800b68d
 800b5bc:	0800b68d 	.word	0x0800b68d
 800b5c0:	0800b68d 	.word	0x0800b68d
 800b5c4:	0800b68d 	.word	0x0800b68d
 800b5c8:	0800b68d 	.word	0x0800b68d
 800b5cc:	0800b68d 	.word	0x0800b68d
 800b5d0:	0800b68d 	.word	0x0800b68d
 800b5d4:	0800b68d 	.word	0x0800b68d
 800b5d8:	0800b68d 	.word	0x0800b68d
 800b5dc:	0800b68d 	.word	0x0800b68d
 800b5e0:	0800b68d 	.word	0x0800b68d
 800b5e4:	0800b68d 	.word	0x0800b68d
 800b5e8:	0800b68d 	.word	0x0800b68d
 800b5ec:	0800b68d 	.word	0x0800b68d
 800b5f0:	0800b68d 	.word	0x0800b68d
 800b5f4:	0800b68d 	.word	0x0800b68d
 800b5f8:	0800b68d 	.word	0x0800b68d
 800b5fc:	0800b68d 	.word	0x0800b68d
 800b600:	0800b68d 	.word	0x0800b68d
 800b604:	0800b68d 	.word	0x0800b68d
 800b608:	0800b68d 	.word	0x0800b68d
 800b60c:	0800b68d 	.word	0x0800b68d
 800b610:	0800b68d 	.word	0x0800b68d
 800b614:	0800b68d 	.word	0x0800b68d
 800b618:	0800b68d 	.word	0x0800b68d
 800b61c:	0800b68d 	.word	0x0800b68d
 800b620:	0800b68d 	.word	0x0800b68d
 800b624:	0800b685 	.word	0x0800b685
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b628:	f7fc fefa 	bl	8008420 <HAL_RCC_GetPCLK1Freq>
 800b62c:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800b62e:	e033      	b.n	800b698 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b630:	f7fc ff0c 	bl	800844c <HAL_RCC_GetPCLK2Freq>
 800b634:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800b636:	e02f      	b.n	800b698 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b638:	f107 0314 	add.w	r3, r7, #20
 800b63c:	4618      	mov	r0, r3
 800b63e:	f7fd fe61 	bl	8009304 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b642:	69bb      	ldr	r3, [r7, #24]
 800b644:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800b646:	e027      	b.n	800b698 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b648:	f107 0308 	add.w	r3, r7, #8
 800b64c:	4618      	mov	r0, r3
 800b64e:	f7fd ffa5 	bl	800959c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800b656:	e01f      	b.n	800b698 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b658:	4b2c      	ldr	r3, [pc, #176]	; (800b70c <UART_SetConfig+0xb50>)
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	f003 0320 	and.w	r3, r3, #32
 800b660:	2b00      	cmp	r3, #0
 800b662:	d009      	beq.n	800b678 <UART_SetConfig+0xabc>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b664:	4b29      	ldr	r3, [pc, #164]	; (800b70c <UART_SetConfig+0xb50>)
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	08db      	lsrs	r3, r3, #3
 800b66a:	f003 0303 	and.w	r3, r3, #3
 800b66e:	4a28      	ldr	r2, [pc, #160]	; (800b710 <UART_SetConfig+0xb54>)
 800b670:	fa22 f303 	lsr.w	r3, r2, r3
 800b674:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b676:	e00f      	b.n	800b698 <UART_SetConfig+0xadc>
          pclk = (uint32_t) HSI_VALUE;
 800b678:	4b25      	ldr	r3, [pc, #148]	; (800b710 <UART_SetConfig+0xb54>)
 800b67a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800b67c:	e00c      	b.n	800b698 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b67e:	4b25      	ldr	r3, [pc, #148]	; (800b714 <UART_SetConfig+0xb58>)
 800b680:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800b682:	e009      	b.n	800b698 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b684:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b688:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800b68a:	e005      	b.n	800b698 <UART_SetConfig+0xadc>
      default:
        pclk = 0U;
 800b68c:	2300      	movs	r3, #0
 800b68e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800b690:	2301      	movs	r3, #1
 800b692:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800b696:	bf00      	nop
    }

    if (pclk != 0U)
 800b698:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d021      	beq.n	800b6e2 <UART_SetConfig+0xb26>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6a2:	4a1d      	ldr	r2, [pc, #116]	; (800b718 <UART_SetConfig+0xb5c>)
 800b6a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b6a8:	461a      	mov	r2, r3
 800b6aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6ac:	fbb3 f2f2 	udiv	r2, r3, r2
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	685b      	ldr	r3, [r3, #4]
 800b6b4:	085b      	lsrs	r3, r3, #1
 800b6b6:	441a      	add	r2, r3
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	685b      	ldr	r3, [r3, #4]
 800b6bc:	fbb2 f3f3 	udiv	r3, r2, r3
 800b6c0:	b29b      	uxth	r3, r3
 800b6c2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b6c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6c6:	2b0f      	cmp	r3, #15
 800b6c8:	d908      	bls.n	800b6dc <UART_SetConfig+0xb20>
 800b6ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b6d0:	d204      	bcs.n	800b6dc <UART_SetConfig+0xb20>
      {
        huart->Instance->BRR = usartdiv;
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b6d8:	60da      	str	r2, [r3, #12]
 800b6da:	e002      	b.n	800b6e2 <UART_SetConfig+0xb26>
      }
      else
      {
        ret = HAL_ERROR;
 800b6dc:	2301      	movs	r3, #1
 800b6de:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	2201      	movs	r2, #1
 800b6e6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	2201      	movs	r2, #1
 800b6ee:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	2200      	movs	r2, #0
 800b6fc:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 800b6fe:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 800b702:	4618      	mov	r0, r3
 800b704:	3738      	adds	r7, #56	; 0x38
 800b706:	46bd      	mov	sp, r7
 800b708:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800b70c:	58024400 	.word	0x58024400
 800b710:	03d09000 	.word	0x03d09000
 800b714:	003d0900 	.word	0x003d0900
 800b718:	08022964 	.word	0x08022964

0800b71c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b71c:	b480      	push	{r7}
 800b71e:	b083      	sub	sp, #12
 800b720:	af00      	add	r7, sp, #0
 800b722:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b728:	f003 0301 	and.w	r3, r3, #1
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d00a      	beq.n	800b746 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	685b      	ldr	r3, [r3, #4]
 800b736:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	430a      	orrs	r2, r1
 800b744:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b74a:	f003 0302 	and.w	r3, r3, #2
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d00a      	beq.n	800b768 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	685b      	ldr	r3, [r3, #4]
 800b758:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	430a      	orrs	r2, r1
 800b766:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b76c:	f003 0304 	and.w	r3, r3, #4
 800b770:	2b00      	cmp	r3, #0
 800b772:	d00a      	beq.n	800b78a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	685b      	ldr	r3, [r3, #4]
 800b77a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	430a      	orrs	r2, r1
 800b788:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b78e:	f003 0308 	and.w	r3, r3, #8
 800b792:	2b00      	cmp	r3, #0
 800b794:	d00a      	beq.n	800b7ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	685b      	ldr	r3, [r3, #4]
 800b79c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	430a      	orrs	r2, r1
 800b7aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7b0:	f003 0310 	and.w	r3, r3, #16
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d00a      	beq.n	800b7ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	689b      	ldr	r3, [r3, #8]
 800b7be:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	430a      	orrs	r2, r1
 800b7cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7d2:	f003 0320 	and.w	r3, r3, #32
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d00a      	beq.n	800b7f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	689b      	ldr	r3, [r3, #8]
 800b7e0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	430a      	orrs	r2, r1
 800b7ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d01a      	beq.n	800b832 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	685b      	ldr	r3, [r3, #4]
 800b802:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	430a      	orrs	r2, r1
 800b810:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b816:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b81a:	d10a      	bne.n	800b832 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	685b      	ldr	r3, [r3, #4]
 800b822:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	430a      	orrs	r2, r1
 800b830:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b836:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d00a      	beq.n	800b854 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	685b      	ldr	r3, [r3, #4]
 800b844:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	430a      	orrs	r2, r1
 800b852:	605a      	str	r2, [r3, #4]
  }
}
 800b854:	bf00      	nop
 800b856:	370c      	adds	r7, #12
 800b858:	46bd      	mov	sp, r7
 800b85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b85e:	4770      	bx	lr

0800b860 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b860:	b580      	push	{r7, lr}
 800b862:	b086      	sub	sp, #24
 800b864:	af02      	add	r7, sp, #8
 800b866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	2200      	movs	r2, #0
 800b86c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800b870:	f7f7 f988 	bl	8002b84 <HAL_GetTick>
 800b874:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	f003 0308 	and.w	r3, r3, #8
 800b880:	2b08      	cmp	r3, #8
 800b882:	d10e      	bne.n	800b8a2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b884:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b888:	9300      	str	r3, [sp, #0]
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	2200      	movs	r2, #0
 800b88e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b892:	6878      	ldr	r0, [r7, #4]
 800b894:	f000 f82c 	bl	800b8f0 <UART_WaitOnFlagUntilTimeout>
 800b898:	4603      	mov	r3, r0
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d001      	beq.n	800b8a2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b89e:	2303      	movs	r3, #3
 800b8a0:	e022      	b.n	800b8e8 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	f003 0304 	and.w	r3, r3, #4
 800b8ac:	2b04      	cmp	r3, #4
 800b8ae:	d10e      	bne.n	800b8ce <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b8b0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b8b4:	9300      	str	r3, [sp, #0]
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	2200      	movs	r2, #0
 800b8ba:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800b8be:	6878      	ldr	r0, [r7, #4]
 800b8c0:	f000 f816 	bl	800b8f0 <UART_WaitOnFlagUntilTimeout>
 800b8c4:	4603      	mov	r3, r0
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d001      	beq.n	800b8ce <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b8ca:	2303      	movs	r3, #3
 800b8cc:	e00c      	b.n	800b8e8 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	2220      	movs	r2, #32
 800b8d2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	2220      	movs	r2, #32
 800b8da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	2200      	movs	r2, #0
 800b8e2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800b8e6:	2300      	movs	r3, #0
}
 800b8e8:	4618      	mov	r0, r3
 800b8ea:	3710      	adds	r7, #16
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	bd80      	pop	{r7, pc}

0800b8f0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b8f0:	b580      	push	{r7, lr}
 800b8f2:	b084      	sub	sp, #16
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	60f8      	str	r0, [r7, #12]
 800b8f8:	60b9      	str	r1, [r7, #8]
 800b8fa:	603b      	str	r3, [r7, #0]
 800b8fc:	4613      	mov	r3, r2
 800b8fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b900:	e062      	b.n	800b9c8 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b902:	69bb      	ldr	r3, [r7, #24]
 800b904:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b908:	d05e      	beq.n	800b9c8 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b90a:	f7f7 f93b 	bl	8002b84 <HAL_GetTick>
 800b90e:	4602      	mov	r2, r0
 800b910:	683b      	ldr	r3, [r7, #0]
 800b912:	1ad3      	subs	r3, r2, r3
 800b914:	69ba      	ldr	r2, [r7, #24]
 800b916:	429a      	cmp	r2, r3
 800b918:	d302      	bcc.n	800b920 <UART_WaitOnFlagUntilTimeout+0x30>
 800b91a:	69bb      	ldr	r3, [r7, #24]
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d11d      	bne.n	800b95c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	681a      	ldr	r2, [r3, #0]
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800b92e:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	689a      	ldr	r2, [r3, #8]
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	f022 0201 	bic.w	r2, r2, #1
 800b93e:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	2220      	movs	r2, #32
 800b944:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	2220      	movs	r2, #32
 800b94c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	2200      	movs	r2, #0
 800b954:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800b958:	2303      	movs	r3, #3
 800b95a:	e045      	b.n	800b9e8 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	f003 0304 	and.w	r3, r3, #4
 800b966:	2b00      	cmp	r3, #0
 800b968:	d02e      	beq.n	800b9c8 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	69db      	ldr	r3, [r3, #28]
 800b970:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b974:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b978:	d126      	bne.n	800b9c8 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b982:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	681a      	ldr	r2, [r3, #0]
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800b992:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	689a      	ldr	r2, [r3, #8]
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	f022 0201 	bic.w	r2, r2, #1
 800b9a2:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	2220      	movs	r2, #32
 800b9a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	2220      	movs	r2, #32
 800b9b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	2220      	movs	r2, #32
 800b9b8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	2200      	movs	r2, #0
 800b9c0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 800b9c4:	2303      	movs	r3, #3
 800b9c6:	e00f      	b.n	800b9e8 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	69da      	ldr	r2, [r3, #28]
 800b9ce:	68bb      	ldr	r3, [r7, #8]
 800b9d0:	4013      	ands	r3, r2
 800b9d2:	68ba      	ldr	r2, [r7, #8]
 800b9d4:	429a      	cmp	r2, r3
 800b9d6:	bf0c      	ite	eq
 800b9d8:	2301      	moveq	r3, #1
 800b9da:	2300      	movne	r3, #0
 800b9dc:	b2db      	uxtb	r3, r3
 800b9de:	461a      	mov	r2, r3
 800b9e0:	79fb      	ldrb	r3, [r7, #7]
 800b9e2:	429a      	cmp	r2, r3
 800b9e4:	d08d      	beq.n	800b902 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b9e6:	2300      	movs	r3, #0
}
 800b9e8:	4618      	mov	r0, r3
 800b9ea:	3710      	adds	r7, #16
 800b9ec:	46bd      	mov	sp, r7
 800b9ee:	bd80      	pop	{r7, pc}

0800b9f0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b9f0:	b480      	push	{r7}
 800b9f2:	b085      	sub	sp, #20
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800b9fe:	2b01      	cmp	r3, #1
 800ba00:	d101      	bne.n	800ba06 <HAL_UARTEx_DisableFifoMode+0x16>
 800ba02:	2302      	movs	r3, #2
 800ba04:	e027      	b.n	800ba56 <HAL_UARTEx_DisableFifoMode+0x66>
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	2201      	movs	r2, #1
 800ba0a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	2224      	movs	r2, #36	; 0x24
 800ba12:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	681a      	ldr	r2, [r3, #0]
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	f022 0201 	bic.w	r2, r2, #1
 800ba2c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800ba34:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	2200      	movs	r2, #0
 800ba3a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	68fa      	ldr	r2, [r7, #12]
 800ba42:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	2220      	movs	r2, #32
 800ba48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	2200      	movs	r2, #0
 800ba50:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800ba54:	2300      	movs	r3, #0
}
 800ba56:	4618      	mov	r0, r3
 800ba58:	3714      	adds	r7, #20
 800ba5a:	46bd      	mov	sp, r7
 800ba5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba60:	4770      	bx	lr

0800ba62 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ba62:	b580      	push	{r7, lr}
 800ba64:	b084      	sub	sp, #16
 800ba66:	af00      	add	r7, sp, #0
 800ba68:	6078      	str	r0, [r7, #4]
 800ba6a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800ba72:	2b01      	cmp	r3, #1
 800ba74:	d101      	bne.n	800ba7a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ba76:	2302      	movs	r3, #2
 800ba78:	e02d      	b.n	800bad6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	2201      	movs	r2, #1
 800ba7e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	2224      	movs	r2, #36	; 0x24
 800ba86:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	681a      	ldr	r2, [r3, #0]
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	f022 0201 	bic.w	r2, r2, #1
 800baa0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	689b      	ldr	r3, [r3, #8]
 800baa8:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	683a      	ldr	r2, [r7, #0]
 800bab2:	430a      	orrs	r2, r1
 800bab4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bab6:	6878      	ldr	r0, [r7, #4]
 800bab8:	f000 f850 	bl	800bb5c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	68fa      	ldr	r2, [r7, #12]
 800bac2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	2220      	movs	r2, #32
 800bac8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	2200      	movs	r2, #0
 800bad0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800bad4:	2300      	movs	r3, #0
}
 800bad6:	4618      	mov	r0, r3
 800bad8:	3710      	adds	r7, #16
 800bada:	46bd      	mov	sp, r7
 800badc:	bd80      	pop	{r7, pc}

0800bade <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bade:	b580      	push	{r7, lr}
 800bae0:	b084      	sub	sp, #16
 800bae2:	af00      	add	r7, sp, #0
 800bae4:	6078      	str	r0, [r7, #4]
 800bae6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800baee:	2b01      	cmp	r3, #1
 800baf0:	d101      	bne.n	800baf6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800baf2:	2302      	movs	r3, #2
 800baf4:	e02d      	b.n	800bb52 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	2201      	movs	r2, #1
 800bafa:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	2224      	movs	r2, #36	; 0x24
 800bb02:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	681a      	ldr	r2, [r3, #0]
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	f022 0201 	bic.w	r2, r2, #1
 800bb1c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	689b      	ldr	r3, [r3, #8]
 800bb24:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	683a      	ldr	r2, [r7, #0]
 800bb2e:	430a      	orrs	r2, r1
 800bb30:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bb32:	6878      	ldr	r0, [r7, #4]
 800bb34:	f000 f812 	bl	800bb5c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	68fa      	ldr	r2, [r7, #12]
 800bb3e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	2220      	movs	r2, #32
 800bb44:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	2200      	movs	r2, #0
 800bb4c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800bb50:	2300      	movs	r3, #0
}
 800bb52:	4618      	mov	r0, r3
 800bb54:	3710      	adds	r7, #16
 800bb56:	46bd      	mov	sp, r7
 800bb58:	bd80      	pop	{r7, pc}
	...

0800bb5c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800bb5c:	b480      	push	{r7}
 800bb5e:	b089      	sub	sp, #36	; 0x24
 800bb60:	af00      	add	r7, sp, #0
 800bb62:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 800bb64:	4a2f      	ldr	r2, [pc, #188]	; (800bc24 <UARTEx_SetNbDataToProcess+0xc8>)
 800bb66:	f107 0314 	add.w	r3, r7, #20
 800bb6a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800bb6e:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800bb72:	4a2d      	ldr	r2, [pc, #180]	; (800bc28 <UARTEx_SetNbDataToProcess+0xcc>)
 800bb74:	f107 030c 	add.w	r3, r7, #12
 800bb78:	e892 0003 	ldmia.w	r2, {r0, r1}
 800bb7c:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d108      	bne.n	800bb9a <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	2201      	movs	r2, #1
 800bb8c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	2201      	movs	r2, #1
 800bb94:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800bb98:	e03d      	b.n	800bc16 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800bb9a:	2310      	movs	r3, #16
 800bb9c:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800bb9e:	2310      	movs	r3, #16
 800bba0:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	689b      	ldr	r3, [r3, #8]
 800bba8:	0e5b      	lsrs	r3, r3, #25
 800bbaa:	b2db      	uxtb	r3, r3
 800bbac:	f003 0307 	and.w	r3, r3, #7
 800bbb0:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	689b      	ldr	r3, [r3, #8]
 800bbb8:	0f5b      	lsrs	r3, r3, #29
 800bbba:	b2db      	uxtb	r3, r3
 800bbbc:	f003 0307 	and.w	r3, r3, #7
 800bbc0:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 800bbc2:	7fbb      	ldrb	r3, [r7, #30]
 800bbc4:	7f3a      	ldrb	r2, [r7, #28]
 800bbc6:	f107 0120 	add.w	r1, r7, #32
 800bbca:	440a      	add	r2, r1
 800bbcc:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800bbd0:	fb02 f303 	mul.w	r3, r2, r3
 800bbd4:	7f3a      	ldrb	r2, [r7, #28]
 800bbd6:	f107 0120 	add.w	r1, r7, #32
 800bbda:	440a      	add	r2, r1
 800bbdc:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800bbe0:	fb93 f3f2 	sdiv	r3, r3, r2
 800bbe4:	b29a      	uxth	r2, r3
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 800bbec:	7ffb      	ldrb	r3, [r7, #31]
 800bbee:	7f7a      	ldrb	r2, [r7, #29]
 800bbf0:	f107 0120 	add.w	r1, r7, #32
 800bbf4:	440a      	add	r2, r1
 800bbf6:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800bbfa:	fb02 f303 	mul.w	r3, r2, r3
 800bbfe:	7f7a      	ldrb	r2, [r7, #29]
 800bc00:	f107 0120 	add.w	r1, r7, #32
 800bc04:	440a      	add	r2, r1
 800bc06:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800bc0a:	fb93 f3f2 	sdiv	r3, r3, r2
 800bc0e:	b29a      	uxth	r2, r3
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800bc16:	bf00      	nop
 800bc18:	3724      	adds	r7, #36	; 0x24
 800bc1a:	46bd      	mov	sp, r7
 800bc1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc20:	4770      	bx	lr
 800bc22:	bf00      	nop
 800bc24:	0801f870 	.word	0x0801f870
 800bc28:	0801f878 	.word	0x0801f878

0800bc2c <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 800bc2c:	b480      	push	{r7}
 800bc2e:	b087      	sub	sp, #28
 800bc30:	af00      	add	r7, sp, #0
 800bc32:	6078      	str	r0, [r7, #4]
 800bc34:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 800bc36:	683b      	ldr	r3, [r7, #0]
 800bc38:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 800bc3e:	2320      	movs	r3, #32
 800bc40:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800bc42:	f3bf 8f4f 	dsb	sy

    __DSB();

    while (op_size > 0) {
 800bc46:	e00b      	b.n	800bc60 <SCB_InvalidateDCache_by_Addr+0x34>
      SCB->DCIMVAC = op_addr;
 800bc48:	4a0c      	ldr	r2, [pc, #48]	; (800bc7c <SCB_InvalidateDCache_by_Addr+0x50>)
 800bc4a:	693b      	ldr	r3, [r7, #16]
 800bc4c:	f8c2 325c 	str.w	r3, [r2, #604]	; 0x25c
      op_addr += (uint32_t)linesize;
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	693a      	ldr	r2, [r7, #16]
 800bc54:	4413      	add	r3, r2
 800bc56:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 800bc58:	697a      	ldr	r2, [r7, #20]
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	1ad3      	subs	r3, r2, r3
 800bc5e:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 800bc60:	697b      	ldr	r3, [r7, #20]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	dcf0      	bgt.n	800bc48 <SCB_InvalidateDCache_by_Addr+0x1c>
 800bc66:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800bc6a:	f3bf 8f6f 	isb	sy
    }

    __DSB();
    __ISB();
  #endif
}
 800bc6e:	bf00      	nop
 800bc70:	371c      	adds	r7, #28
 800bc72:	46bd      	mov	sp, r7
 800bc74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc78:	4770      	bx	lr
 800bc7a:	bf00      	nop
 800bc7c:	e000ed00 	.word	0xe000ed00

0800bc80 <HAL_ETH_MspInit>:
/* Private functions ---------------------------------------------------------*/
void pbuf_free_custom(struct pbuf *p);
void Error_Handler(void);

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800bc80:	b580      	push	{r7, lr}
 800bc82:	b08e      	sub	sp, #56	; 0x38
 800bc84:	af00      	add	r7, sp, #0
 800bc86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bc88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bc8c:	2200      	movs	r2, #0
 800bc8e:	601a      	str	r2, [r3, #0]
 800bc90:	605a      	str	r2, [r3, #4]
 800bc92:	609a      	str	r2, [r3, #8]
 800bc94:	60da      	str	r2, [r3, #12]
 800bc96:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	4a5d      	ldr	r2, [pc, #372]	; (800be14 <HAL_ETH_MspInit+0x194>)
 800bc9e:	4293      	cmp	r3, r2
 800bca0:	f040 80b3 	bne.w	800be0a <HAL_ETH_MspInit+0x18a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 800bca4:	4b5c      	ldr	r3, [pc, #368]	; (800be18 <HAL_ETH_MspInit+0x198>)
 800bca6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800bcaa:	4a5b      	ldr	r2, [pc, #364]	; (800be18 <HAL_ETH_MspInit+0x198>)
 800bcac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bcb0:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800bcb4:	4b58      	ldr	r3, [pc, #352]	; (800be18 <HAL_ETH_MspInit+0x198>)
 800bcb6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800bcba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bcbe:	623b      	str	r3, [r7, #32]
 800bcc0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 800bcc2:	4b55      	ldr	r3, [pc, #340]	; (800be18 <HAL_ETH_MspInit+0x198>)
 800bcc4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800bcc8:	4a53      	ldr	r2, [pc, #332]	; (800be18 <HAL_ETH_MspInit+0x198>)
 800bcca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bcce:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800bcd2:	4b51      	ldr	r3, [pc, #324]	; (800be18 <HAL_ETH_MspInit+0x198>)
 800bcd4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800bcd8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bcdc:	61fb      	str	r3, [r7, #28]
 800bcde:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 800bce0:	4b4d      	ldr	r3, [pc, #308]	; (800be18 <HAL_ETH_MspInit+0x198>)
 800bce2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800bce6:	4a4c      	ldr	r2, [pc, #304]	; (800be18 <HAL_ETH_MspInit+0x198>)
 800bce8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bcec:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800bcf0:	4b49      	ldr	r3, [pc, #292]	; (800be18 <HAL_ETH_MspInit+0x198>)
 800bcf2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800bcf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bcfa:	61bb      	str	r3, [r7, #24]
 800bcfc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800bcfe:	4b46      	ldr	r3, [pc, #280]	; (800be18 <HAL_ETH_MspInit+0x198>)
 800bd00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800bd04:	4a44      	ldr	r2, [pc, #272]	; (800be18 <HAL_ETH_MspInit+0x198>)
 800bd06:	f043 0304 	orr.w	r3, r3, #4
 800bd0a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800bd0e:	4b42      	ldr	r3, [pc, #264]	; (800be18 <HAL_ETH_MspInit+0x198>)
 800bd10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800bd14:	f003 0304 	and.w	r3, r3, #4
 800bd18:	617b      	str	r3, [r7, #20]
 800bd1a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bd1c:	4b3e      	ldr	r3, [pc, #248]	; (800be18 <HAL_ETH_MspInit+0x198>)
 800bd1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800bd22:	4a3d      	ldr	r2, [pc, #244]	; (800be18 <HAL_ETH_MspInit+0x198>)
 800bd24:	f043 0301 	orr.w	r3, r3, #1
 800bd28:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800bd2c:	4b3a      	ldr	r3, [pc, #232]	; (800be18 <HAL_ETH_MspInit+0x198>)
 800bd2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800bd32:	f003 0301 	and.w	r3, r3, #1
 800bd36:	613b      	str	r3, [r7, #16]
 800bd38:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800bd3a:	4b37      	ldr	r3, [pc, #220]	; (800be18 <HAL_ETH_MspInit+0x198>)
 800bd3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800bd40:	4a35      	ldr	r2, [pc, #212]	; (800be18 <HAL_ETH_MspInit+0x198>)
 800bd42:	f043 0302 	orr.w	r3, r3, #2
 800bd46:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800bd4a:	4b33      	ldr	r3, [pc, #204]	; (800be18 <HAL_ETH_MspInit+0x198>)
 800bd4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800bd50:	f003 0302 	and.w	r3, r3, #2
 800bd54:	60fb      	str	r3, [r7, #12]
 800bd56:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800bd58:	4b2f      	ldr	r3, [pc, #188]	; (800be18 <HAL_ETH_MspInit+0x198>)
 800bd5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800bd5e:	4a2e      	ldr	r2, [pc, #184]	; (800be18 <HAL_ETH_MspInit+0x198>)
 800bd60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd64:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800bd68:	4b2b      	ldr	r3, [pc, #172]	; (800be18 <HAL_ETH_MspInit+0x198>)
 800bd6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800bd6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bd72:	60bb      	str	r3, [r7, #8]
 800bd74:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800bd76:	2332      	movs	r3, #50	; 0x32
 800bd78:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bd7a:	2302      	movs	r3, #2
 800bd7c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bd7e:	2300      	movs	r3, #0
 800bd80:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bd82:	2303      	movs	r3, #3
 800bd84:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800bd86:	230b      	movs	r3, #11
 800bd88:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800bd8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bd8e:	4619      	mov	r1, r3
 800bd90:	4822      	ldr	r0, [pc, #136]	; (800be1c <HAL_ETH_MspInit+0x19c>)
 800bd92:	f7fa ff11 	bl	8006bb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800bd96:	2386      	movs	r3, #134	; 0x86
 800bd98:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bd9a:	2302      	movs	r3, #2
 800bd9c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bd9e:	2300      	movs	r3, #0
 800bda0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bda2:	2303      	movs	r3, #3
 800bda4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800bda6:	230b      	movs	r3, #11
 800bda8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bdaa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bdae:	4619      	mov	r1, r3
 800bdb0:	481b      	ldr	r0, [pc, #108]	; (800be20 <HAL_ETH_MspInit+0x1a0>)
 800bdb2:	f7fa ff01 	bl	8006bb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800bdb6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800bdba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bdbc:	2302      	movs	r3, #2
 800bdbe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bdc0:	2300      	movs	r3, #0
 800bdc2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bdc4:	2303      	movs	r3, #3
 800bdc6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800bdc8:	230b      	movs	r3, #11
 800bdca:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800bdcc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bdd0:	4619      	mov	r1, r3
 800bdd2:	4814      	ldr	r0, [pc, #80]	; (800be24 <HAL_ETH_MspInit+0x1a4>)
 800bdd4:	f7fa fef0 	bl	8006bb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800bdd8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bddc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bdde:	2302      	movs	r3, #2
 800bde0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bde2:	2300      	movs	r3, #0
 800bde4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bde6:	2303      	movs	r3, #3
 800bde8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800bdea:	230b      	movs	r3, #11
 800bdec:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800bdee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bdf2:	4619      	mov	r1, r3
 800bdf4:	480c      	ldr	r0, [pc, #48]	; (800be28 <HAL_ETH_MspInit+0x1a8>)
 800bdf6:	f7fa fedf 	bl	8006bb8 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800bdfa:	2200      	movs	r2, #0
 800bdfc:	2105      	movs	r1, #5
 800bdfe:	203d      	movs	r0, #61	; 0x3d
 800be00:	f7f6 ffa4 	bl	8002d4c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800be04:	203d      	movs	r0, #61	; 0x3d
 800be06:	f7f6 ffbb 	bl	8002d80 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800be0a:	bf00      	nop
 800be0c:	3738      	adds	r7, #56	; 0x38
 800be0e:	46bd      	mov	sp, r7
 800be10:	bd80      	pop	{r7, pc}
 800be12:	bf00      	nop
 800be14:	40028000 	.word	0x40028000
 800be18:	58024400 	.word	0x58024400
 800be1c:	58020800 	.word	0x58020800
 800be20:	58020000 	.word	0x58020000
 800be24:	58020400 	.word	0x58020400
 800be28:	58021800 	.word	0x58021800

0800be2c <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 800be2c:	b580      	push	{r7, lr}
 800be2e:	b082      	sub	sp, #8
 800be30:	af00      	add	r7, sp, #0
 800be32:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 800be34:	4b04      	ldr	r3, [pc, #16]	; (800be48 <HAL_ETH_RxCpltCallback+0x1c>)
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	4618      	mov	r0, r3
 800be3a:	f000 ff29 	bl	800cc90 <osSemaphoreRelease>
}
 800be3e:	bf00      	nop
 800be40:	3708      	adds	r7, #8
 800be42:	46bd      	mov	sp, r7
 800be44:	bd80      	pop	{r7, pc}
 800be46:	bf00      	nop
 800be48:	20001abc 	.word	0x20001abc

0800be4c <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800be4c:	b580      	push	{r7, lr}
 800be4e:	b0ac      	sub	sp, #176	; 0xb0
 800be50:	af00      	add	r7, sp, #0
 800be52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800be54:	2300      	movs	r3, #0
 800be56:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
/* USER CODE BEGIN OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  osThreadAttr_t attributes;
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  uint32_t idx = 0;
 800be5a:	2300      	movs	r3, #0
 800be5c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  ETH_MACConfigTypeDef MACConf;
  int32_t PHYLinkState;
  uint32_t duplex, speed = 0;
 800be60:	2300      	movs	r3, #0
 800be62:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800be66:	4b8f      	ldr	r3, [pc, #572]	; (800c0a4 <low_level_init+0x258>)
 800be68:	4a8f      	ldr	r2, [pc, #572]	; (800c0a8 <low_level_init+0x25c>)
 800be6a:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800be6c:	2300      	movs	r3, #0
 800be6e:	733b      	strb	r3, [r7, #12]
  MACAddr[1] = 0x80;
 800be70:	2380      	movs	r3, #128	; 0x80
 800be72:	737b      	strb	r3, [r7, #13]
  MACAddr[2] = 0xE1;
 800be74:	23e1      	movs	r3, #225	; 0xe1
 800be76:	73bb      	strb	r3, [r7, #14]
  MACAddr[3] = 0x00;
 800be78:	2300      	movs	r3, #0
 800be7a:	73fb      	strb	r3, [r7, #15]
  MACAddr[4] = 0x00;
 800be7c:	2300      	movs	r3, #0
 800be7e:	743b      	strb	r3, [r7, #16]
  MACAddr[5] = 0x00;
 800be80:	2300      	movs	r3, #0
 800be82:	747b      	strb	r3, [r7, #17]
  heth.Init.MACAddr = &MACAddr[0];
 800be84:	4a87      	ldr	r2, [pc, #540]	; (800c0a4 <low_level_init+0x258>)
 800be86:	f107 030c 	add.w	r3, r7, #12
 800be8a:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800be8c:	4b85      	ldr	r3, [pc, #532]	; (800c0a4 <low_level_init+0x258>)
 800be8e:	2201      	movs	r2, #1
 800be90:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800be92:	4b84      	ldr	r3, [pc, #528]	; (800c0a4 <low_level_init+0x258>)
 800be94:	4a85      	ldr	r2, [pc, #532]	; (800c0ac <low_level_init+0x260>)
 800be96:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800be98:	4b82      	ldr	r3, [pc, #520]	; (800c0a4 <low_level_init+0x258>)
 800be9a:	4a85      	ldr	r2, [pc, #532]	; (800c0b0 <low_level_init+0x264>)
 800be9c:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 800be9e:	4b81      	ldr	r3, [pc, #516]	; (800c0a4 <low_level_init+0x258>)
 800bea0:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800bea4:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800bea6:	487f      	ldr	r0, [pc, #508]	; (800c0a4 <low_level_init+0x258>)
 800bea8:	f7f8 fff4 	bl	8004e94 <HAL_ETH_Init>
 800beac:	4603      	mov	r3, r0
 800beae:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800beb2:	2234      	movs	r2, #52	; 0x34
 800beb4:	2100      	movs	r1, #0
 800beb6:	487f      	ldr	r0, [pc, #508]	; (800c0b4 <low_level_init+0x268>)
 800beb8:	f010 ffcb 	bl	801ce52 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800bebc:	4b7d      	ldr	r3, [pc, #500]	; (800c0b4 <low_level_init+0x268>)
 800bebe:	2221      	movs	r2, #33	; 0x21
 800bec0:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800bec2:	4b7c      	ldr	r3, [pc, #496]	; (800c0b4 <low_level_init+0x268>)
 800bec4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800bec8:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800beca:	4b7a      	ldr	r3, [pc, #488]	; (800c0b4 <low_level_init+0x268>)
 800becc:	2200      	movs	r2, #0
 800bece:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800bed0:	4879      	ldr	r0, [pc, #484]	; (800c0b8 <low_level_init+0x26c>)
 800bed2:	f009 f831 	bl	8014f38 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	2206      	movs	r2, #6
 800beda:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800bede:	4b71      	ldr	r3, [pc, #452]	; (800c0a4 <low_level_init+0x258>)
 800bee0:	685b      	ldr	r3, [r3, #4]
 800bee2:	781a      	ldrb	r2, [r3, #0]
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800beea:	4b6e      	ldr	r3, [pc, #440]	; (800c0a4 <low_level_init+0x258>)
 800beec:	685b      	ldr	r3, [r3, #4]
 800beee:	785a      	ldrb	r2, [r3, #1]
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800bef6:	4b6b      	ldr	r3, [pc, #428]	; (800c0a4 <low_level_init+0x258>)
 800bef8:	685b      	ldr	r3, [r3, #4]
 800befa:	789a      	ldrb	r2, [r3, #2]
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800bf02:	4b68      	ldr	r3, [pc, #416]	; (800c0a4 <low_level_init+0x258>)
 800bf04:	685b      	ldr	r3, [r3, #4]
 800bf06:	78da      	ldrb	r2, [r3, #3]
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800bf0e:	4b65      	ldr	r3, [pc, #404]	; (800c0a4 <low_level_init+0x258>)
 800bf10:	685b      	ldr	r3, [r3, #4]
 800bf12:	791a      	ldrb	r2, [r3, #4]
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800bf1a:	4b62      	ldr	r3, [pc, #392]	; (800c0a4 <low_level_init+0x258>)
 800bf1c:	685b      	ldr	r3, [r3, #4]
 800bf1e:	795a      	ldrb	r2, [r3, #5]
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800bf2c:	851a      	strh	r2, [r3, #40]	; 0x28

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800bf34:	f043 030a 	orr.w	r3, r3, #10
 800bf38:	b2da      	uxtb	r2, r3
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  for(idx = 0; idx < ETH_RX_DESC_CNT; idx ++)
 800bf40:	2300      	movs	r3, #0
 800bf42:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800bf46:	e012      	b.n	800bf6e <low_level_init+0x122>
  {
    HAL_ETH_DescAssignMemory(&heth, idx, Rx_Buff[idx], NULL);
 800bf48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800bf4c:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800bf50:	fb02 f303 	mul.w	r3, r2, r3
 800bf54:	4a59      	ldr	r2, [pc, #356]	; (800c0bc <low_level_init+0x270>)
 800bf56:	441a      	add	r2, r3
 800bf58:	2300      	movs	r3, #0
 800bf5a:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 800bf5e:	4851      	ldr	r0, [pc, #324]	; (800c0a4 <low_level_init+0x258>)
 800bf60:	f7f9 f872 	bl	8005048 <HAL_ETH_DescAssignMemory>
  for(idx = 0; idx < ETH_RX_DESC_CNT; idx ++)
 800bf64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800bf68:	3301      	adds	r3, #1
 800bf6a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800bf6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800bf72:	2b03      	cmp	r3, #3
 800bf74:	d9e8      	bls.n	800bf48 <low_level_init+0xfc>
  }

  /* create a binary semaphore used for informing ethernetif of frame reception */
  RxPktSemaphore = osSemaphoreNew(1, 1, NULL);
 800bf76:	2200      	movs	r2, #0
 800bf78:	2101      	movs	r1, #1
 800bf7a:	2001      	movs	r0, #1
 800bf7c:	f000 fd84 	bl	800ca88 <osSemaphoreNew>
 800bf80:	4602      	mov	r2, r0
 800bf82:	4b4f      	ldr	r3, [pc, #316]	; (800c0c0 <low_level_init+0x274>)
 800bf84:	601a      	str	r2, [r3, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800bf86:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800bf8a:	2224      	movs	r2, #36	; 0x24
 800bf8c:	2100      	movs	r1, #0
 800bf8e:	4618      	mov	r0, r3
 800bf90:	f010 ff5f 	bl	801ce52 <memset>
  attributes.name = "EthIf";
 800bf94:	4b4b      	ldr	r3, [pc, #300]	; (800c0c4 <low_level_init+0x278>)
 800bf96:	67bb      	str	r3, [r7, #120]	; 0x78
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800bf98:	f44f 73af 	mov.w	r3, #350	; 0x15e
 800bf9c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  attributes.priority = osPriorityNormal;
 800bfa0:	2318      	movs	r3, #24
 800bfa2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  osThreadNew(ethernetif_input, netif, &attributes);
 800bfa6:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800bfaa:	461a      	mov	r2, r3
 800bfac:	6879      	ldr	r1, [r7, #4]
 800bfae:	4846      	ldr	r0, [pc, #280]	; (800c0c8 <low_level_init+0x27c>)
 800bfb0:	f000 fb4e 	bl	800c650 <osThreadNew>
/* USER CODE END OS_THREAD_NEW_CMSIS_RTOS_V2 */
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800bfb4:	4945      	ldr	r1, [pc, #276]	; (800c0cc <low_level_init+0x280>)
 800bfb6:	4846      	ldr	r0, [pc, #280]	; (800c0d0 <low_level_init+0x284>)
 800bfb8:	f7f6 fc3d 	bl	8002836 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  LAN8742_Init(&LAN8742);
 800bfbc:	4844      	ldr	r0, [pc, #272]	; (800c0d0 <low_level_init+0x284>)
 800bfbe:	f7f6 fc6c 	bl	800289a <LAN8742_Init>

  if (hal_eth_init_status == HAL_OK)
 800bfc2:	f897 30a3 	ldrb.w	r3, [r7, #163]	; 0xa3
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d165      	bne.n	800c096 <low_level_init+0x24a>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800bfca:	4841      	ldr	r0, [pc, #260]	; (800c0d0 <low_level_init+0x284>)
 800bfcc:	f7f6 fd02 	bl	80029d4 <LAN8742_GetLinkState>
 800bfd0:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 800bfd4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800bfd8:	2b01      	cmp	r3, #1
 800bfda:	dc06      	bgt.n	800bfea <low_level_init+0x19e>
    {
      netif_set_link_down(netif);
 800bfdc:	6878      	ldr	r0, [r7, #4]
 800bfde:	f009 fb91 	bl	8015704 <netif_set_link_down>
      netif_set_down(netif);
 800bfe2:	6878      	ldr	r0, [r7, #4]
 800bfe4:	f009 fb24 	bl	8015630 <netif_set_down>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800bfe8:	e057      	b.n	800c09a <low_level_init+0x24e>
      switch (PHYLinkState)
 800bfea:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800bfee:	3b02      	subs	r3, #2
 800bff0:	2b03      	cmp	r3, #3
 800bff2:	d82b      	bhi.n	800c04c <low_level_init+0x200>
 800bff4:	a201      	add	r2, pc, #4	; (adr r2, 800bffc <low_level_init+0x1b0>)
 800bff6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bffa:	bf00      	nop
 800bffc:	0800c00d 	.word	0x0800c00d
 800c000:	0800c01f 	.word	0x0800c01f
 800c004:	0800c02f 	.word	0x0800c02f
 800c008:	0800c03f 	.word	0x0800c03f
        duplex = ETH_FULLDUPLEX_MODE;
 800c00c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800c010:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_100M;
 800c014:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800c018:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 800c01c:	e01f      	b.n	800c05e <low_level_init+0x212>
        duplex = ETH_HALFDUPLEX_MODE;
 800c01e:	2300      	movs	r3, #0
 800c020:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_100M;
 800c024:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800c028:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 800c02c:	e017      	b.n	800c05e <low_level_init+0x212>
        duplex = ETH_FULLDUPLEX_MODE;
 800c02e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800c032:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_10M;
 800c036:	2300      	movs	r3, #0
 800c038:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 800c03c:	e00f      	b.n	800c05e <low_level_init+0x212>
        duplex = ETH_HALFDUPLEX_MODE;
 800c03e:	2300      	movs	r3, #0
 800c040:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_10M;
 800c044:	2300      	movs	r3, #0
 800c046:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 800c04a:	e008      	b.n	800c05e <low_level_init+0x212>
        duplex = ETH_FULLDUPLEX_MODE;
 800c04c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800c050:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        speed = ETH_SPEED_100M;
 800c054:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800c058:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        break;
 800c05c:	bf00      	nop
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 800c05e:	f107 0314 	add.w	r3, r7, #20
 800c062:	4619      	mov	r1, r3
 800c064:	480f      	ldr	r0, [pc, #60]	; (800c0a4 <low_level_init+0x258>)
 800c066:	f7f9 fdd1 	bl	8005c0c <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 800c06a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c06e:	62fb      	str	r3, [r7, #44]	; 0x2c
    MACConf.Speed = speed;
 800c070:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800c074:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 800c076:	f107 0314 	add.w	r3, r7, #20
 800c07a:	4619      	mov	r1, r3
 800c07c:	4809      	ldr	r0, [pc, #36]	; (800c0a4 <low_level_init+0x258>)
 800c07e:	f7f9 ff99 	bl	8005fb4 <HAL_ETH_SetMACConfig>
    HAL_ETH_Start_IT(&heth);
 800c082:	4808      	ldr	r0, [pc, #32]	; (800c0a4 <low_level_init+0x258>)
 800c084:	f7f9 f821 	bl	80050ca <HAL_ETH_Start_IT>
    netif_set_up(netif);
 800c088:	6878      	ldr	r0, [r7, #4]
 800c08a:	f009 fa65 	bl	8015558 <netif_set_up>
    netif_set_link_up(netif);
 800c08e:	6878      	ldr	r0, [r7, #4]
 800c090:	f009 fb00 	bl	8015694 <netif_set_link_up>
}
 800c094:	e001      	b.n	800c09a <low_level_init+0x24e>
    Error_Handler();
 800c096:	f7f5 f895 	bl	80011c4 <Error_Handler>
}
 800c09a:	bf00      	nop
 800c09c:	37b0      	adds	r7, #176	; 0xb0
 800c09e:	46bd      	mov	sp, r7
 800c0a0:	bd80      	pop	{r7, pc}
 800c0a2:	bf00      	nop
 800c0a4:	2000884c 	.word	0x2000884c
 800c0a8:	40028000 	.word	0x40028000
 800c0ac:	2000026c 	.word	0x2000026c
 800c0b0:	2000020c 	.word	0x2000020c
 800c0b4:	200088bc 	.word	0x200088bc
 800c0b8:	0802297c 	.word	0x0802297c
 800c0bc:	200002cc 	.word	0x200002cc
 800c0c0:	20001abc 	.word	0x20001abc
 800c0c4:	0801f880 	.word	0x0801f880
 800c0c8:	0800c299 	.word	0x0800c299
 800c0cc:	20000010 	.word	0x20000010
 800c0d0:	2000882c 	.word	0x2000882c

0800c0d4 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800c0d4:	b580      	push	{r7, lr}
 800c0d6:	b092      	sub	sp, #72	; 0x48
 800c0d8:	af00      	add	r7, sp, #0
 800c0da:	6078      	str	r0, [r7, #4]
 800c0dc:	6039      	str	r1, [r7, #0]
  uint32_t i=0;
 800c0de:	2300      	movs	r3, #0
 800c0e0:	647b      	str	r3, [r7, #68]	; 0x44
  struct pbuf *q;
  err_t errval = ERR_OK;
 800c0e2:	2300      	movs	r3, #0
 800c0e4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT];

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800c0e8:	f107 030c 	add.w	r3, r7, #12
 800c0ec:	2230      	movs	r2, #48	; 0x30
 800c0ee:	2100      	movs	r1, #0
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	f010 feae 	bl	801ce52 <memset>

  for(q = p; q != NULL; q = q->next)
 800c0f6:	683b      	ldr	r3, [r7, #0]
 800c0f8:	643b      	str	r3, [r7, #64]	; 0x40
 800c0fa:	e049      	b.n	800c190 <low_level_output+0xbc>
  {
    if(i >= ETH_TX_DESC_CNT)
 800c0fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c0fe:	2b03      	cmp	r3, #3
 800c100:	d902      	bls.n	800c108 <low_level_output+0x34>
      return ERR_IF;
 800c102:	f06f 030b 	mvn.w	r3, #11
 800c106:	e056      	b.n	800c1b6 <low_level_output+0xe2>

    Txbuffer[i].buffer = q->payload;
 800c108:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c10a:	6859      	ldr	r1, [r3, #4]
 800c10c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c10e:	4613      	mov	r3, r2
 800c110:	005b      	lsls	r3, r3, #1
 800c112:	4413      	add	r3, r2
 800c114:	009b      	lsls	r3, r3, #2
 800c116:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800c11a:	4413      	add	r3, r2
 800c11c:	3b3c      	subs	r3, #60	; 0x3c
 800c11e:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800c120:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c122:	895b      	ldrh	r3, [r3, #10]
 800c124:	4619      	mov	r1, r3
 800c126:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c128:	4613      	mov	r3, r2
 800c12a:	005b      	lsls	r3, r3, #1
 800c12c:	4413      	add	r3, r2
 800c12e:	009b      	lsls	r3, r3, #2
 800c130:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800c134:	4413      	add	r3, r2
 800c136:	3b38      	subs	r3, #56	; 0x38
 800c138:	6019      	str	r1, [r3, #0]

    if(i>0)
 800c13a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d012      	beq.n	800c166 <low_level_output+0x92>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800c140:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c142:	1e5a      	subs	r2, r3, #1
 800c144:	f107 000c 	add.w	r0, r7, #12
 800c148:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c14a:	460b      	mov	r3, r1
 800c14c:	005b      	lsls	r3, r3, #1
 800c14e:	440b      	add	r3, r1
 800c150:	009b      	lsls	r3, r3, #2
 800c152:	18c1      	adds	r1, r0, r3
 800c154:	4613      	mov	r3, r2
 800c156:	005b      	lsls	r3, r3, #1
 800c158:	4413      	add	r3, r2
 800c15a:	009b      	lsls	r3, r3, #2
 800c15c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800c160:	4413      	add	r3, r2
 800c162:	3b34      	subs	r3, #52	; 0x34
 800c164:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800c166:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d10a      	bne.n	800c184 <low_level_output+0xb0>
    {
      Txbuffer[i].next = NULL;
 800c16e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c170:	4613      	mov	r3, r2
 800c172:	005b      	lsls	r3, r3, #1
 800c174:	4413      	add	r3, r2
 800c176:	009b      	lsls	r3, r3, #2
 800c178:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800c17c:	4413      	add	r3, r2
 800c17e:	3b34      	subs	r3, #52	; 0x34
 800c180:	2200      	movs	r2, #0
 800c182:	601a      	str	r2, [r3, #0]
    }

    i++;
 800c184:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c186:	3301      	adds	r3, #1
 800c188:	647b      	str	r3, [r7, #68]	; 0x44
  for(q = p; q != NULL; q = q->next)
 800c18a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	643b      	str	r3, [r7, #64]	; 0x40
 800c190:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c192:	2b00      	cmp	r3, #0
 800c194:	d1b2      	bne.n	800c0fc <low_level_output+0x28>
  }

  TxConfig.Length =  p->tot_len;
 800c196:	683b      	ldr	r3, [r7, #0]
 800c198:	891b      	ldrh	r3, [r3, #8]
 800c19a:	461a      	mov	r2, r3
 800c19c:	4b08      	ldr	r3, [pc, #32]	; (800c1c0 <low_level_output+0xec>)
 800c19e:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800c1a0:	4a07      	ldr	r2, [pc, #28]	; (800c1c0 <low_level_output+0xec>)
 800c1a2:	f107 030c 	add.w	r3, r7, #12
 800c1a6:	6093      	str	r3, [r2, #8]

  HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT);
 800c1a8:	2214      	movs	r2, #20
 800c1aa:	4905      	ldr	r1, [pc, #20]	; (800c1c0 <low_level_output+0xec>)
 800c1ac:	4805      	ldr	r0, [pc, #20]	; (800c1c4 <low_level_output+0xf0>)
 800c1ae:	f7f9 f88b 	bl	80052c8 <HAL_ETH_Transmit>

  return errval;
 800c1b2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800c1b6:	4618      	mov	r0, r3
 800c1b8:	3748      	adds	r7, #72	; 0x48
 800c1ba:	46bd      	mov	sp, r7
 800c1bc:	bd80      	pop	{r7, pc}
 800c1be:	bf00      	nop
 800c1c0:	200088bc 	.word	0x200088bc
 800c1c4:	2000884c 	.word	0x2000884c

0800c1c8 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800c1c8:	b580      	push	{r7, lr}
 800c1ca:	b094      	sub	sp, #80	; 0x50
 800c1cc:	af02      	add	r7, sp, #8
 800c1ce:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800c1d0:	2300      	movs	r3, #0
 800c1d2:	647b      	str	r3, [r7, #68]	; 0x44
  ETH_BufferTypeDef RxBuff[ETH_RX_DESC_CNT];
  uint32_t framelength = 0, i = 0;
 800c1d4:	2300      	movs	r3, #0
 800c1d6:	60bb      	str	r3, [r7, #8]
 800c1d8:	2300      	movs	r3, #0
 800c1da:	643b      	str	r3, [r7, #64]	; 0x40
  struct pbuf_custom* custom_pbuf;

  memset(RxBuff, 0 , ETH_RX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800c1dc:	f107 030c 	add.w	r3, r7, #12
 800c1e0:	2230      	movs	r2, #48	; 0x30
 800c1e2:	2100      	movs	r1, #0
 800c1e4:	4618      	mov	r0, r3
 800c1e6:	f010 fe34 	bl	801ce52 <memset>

  for(i = 0; i < ETH_RX_DESC_CNT -1; i++)
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	643b      	str	r3, [r7, #64]	; 0x40
 800c1ee:	e015      	b.n	800c21c <low_level_input+0x54>
  {
    RxBuff[i].next=&RxBuff[i+1];
 800c1f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c1f2:	1c5a      	adds	r2, r3, #1
 800c1f4:	f107 010c 	add.w	r1, r7, #12
 800c1f8:	4613      	mov	r3, r2
 800c1fa:	005b      	lsls	r3, r3, #1
 800c1fc:	4413      	add	r3, r2
 800c1fe:	009b      	lsls	r3, r3, #2
 800c200:	4419      	add	r1, r3
 800c202:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c204:	4613      	mov	r3, r2
 800c206:	005b      	lsls	r3, r3, #1
 800c208:	4413      	add	r3, r2
 800c20a:	009b      	lsls	r3, r3, #2
 800c20c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800c210:	4413      	add	r3, r2
 800c212:	3b34      	subs	r3, #52	; 0x34
 800c214:	6019      	str	r1, [r3, #0]
  for(i = 0; i < ETH_RX_DESC_CNT -1; i++)
 800c216:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c218:	3301      	adds	r3, #1
 800c21a:	643b      	str	r3, [r7, #64]	; 0x40
 800c21c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c21e:	2b02      	cmp	r3, #2
 800c220:	d9e6      	bls.n	800c1f0 <low_level_input+0x28>
  }

  if (HAL_ETH_GetRxDataBuffer(&heth, RxBuff) == HAL_OK)
 800c222:	f107 030c 	add.w	r3, r7, #12
 800c226:	4619      	mov	r1, r3
 800c228:	4818      	ldr	r0, [pc, #96]	; (800c28c <low_level_input+0xc4>)
 800c22a:	f7f9 f9c6 	bl	80055ba <HAL_ETH_GetRxDataBuffer>
 800c22e:	4603      	mov	r3, r0
 800c230:	2b00      	cmp	r3, #0
 800c232:	d125      	bne.n	800c280 <low_level_input+0xb8>
  {
    HAL_ETH_GetRxDataLength(&heth, &framelength);
 800c234:	f107 0308 	add.w	r3, r7, #8
 800c238:	4619      	mov	r1, r3
 800c23a:	4814      	ldr	r0, [pc, #80]	; (800c28c <low_level_input+0xc4>)
 800c23c:	f7f9 fa5b 	bl	80056f6 <HAL_ETH_GetRxDataLength>

    /* Build Rx descriptor to be ready for next data reception */
    HAL_ETH_BuildRxDescriptors(&heth);
 800c240:	4812      	ldr	r0, [pc, #72]	; (800c28c <low_level_input+0xc4>)
 800c242:	f7f9 fa8b 	bl	800575c <HAL_ETH_BuildRxDescriptors>

#if !defined(DUAL_CORE) || defined(CORE_CM7)
    /* Invalidate data cache for ETH Rx Buffers */
    SCB_InvalidateDCache_by_Addr((uint32_t *)RxBuff->buffer, framelength);
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	68ba      	ldr	r2, [r7, #8]
 800c24a:	4611      	mov	r1, r2
 800c24c:	4618      	mov	r0, r3
 800c24e:	f7ff fced 	bl	800bc2c <SCB_InvalidateDCache_by_Addr>
#endif

    custom_pbuf  = (struct pbuf_custom*)LWIP_MEMPOOL_ALLOC(RX_POOL);
 800c252:	480f      	ldr	r0, [pc, #60]	; (800c290 <low_level_input+0xc8>)
 800c254:	f008 feec 	bl	8015030 <memp_malloc_pool>
 800c258:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(custom_pbuf != NULL)
 800c25a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d00f      	beq.n	800c280 <low_level_input+0xb8>
    {
      custom_pbuf->custom_free_function = pbuf_free_custom;
 800c260:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c262:	4a0c      	ldr	r2, [pc, #48]	; (800c294 <low_level_input+0xcc>)
 800c264:	611a      	str	r2, [r3, #16]
      p = pbuf_alloced_custom(PBUF_RAW, framelength, PBUF_REF, custom_pbuf, RxBuff->buffer, framelength);
 800c266:	68bb      	ldr	r3, [r7, #8]
 800c268:	b299      	uxth	r1, r3
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	68ba      	ldr	r2, [r7, #8]
 800c26e:	b292      	uxth	r2, r2
 800c270:	9201      	str	r2, [sp, #4]
 800c272:	9300      	str	r3, [sp, #0]
 800c274:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c276:	2241      	movs	r2, #65	; 0x41
 800c278:	2000      	movs	r0, #0
 800c27a:	f009 fc63 	bl	8015b44 <pbuf_alloced_custom>
 800c27e:	6478      	str	r0, [r7, #68]	; 0x44
    }
  }

  return p;
 800c280:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 800c282:	4618      	mov	r0, r3
 800c284:	3748      	adds	r7, #72	; 0x48
 800c286:	46bd      	mov	sp, r7
 800c288:	bd80      	pop	{r7, pc}
 800c28a:	bf00      	nop
 800c28c:	2000884c 	.word	0x2000884c
 800c290:	0802297c 	.word	0x0802297c
 800c294:	0800c345 	.word	0x0800c345

0800c298 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 800c298:	b580      	push	{r7, lr}
 800c29a:	b084      	sub	sp, #16
 800c29c:	af00      	add	r7, sp, #0
 800c29e:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	60fb      	str	r3, [r7, #12]

  for( ;; )
  {
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800c2a4:	4b0f      	ldr	r3, [pc, #60]	; (800c2e4 <ethernetif_input+0x4c>)
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800c2ac:	4618      	mov	r0, r3
 800c2ae:	f000 fc89 	bl	800cbc4 <osSemaphoreAcquire>
 800c2b2:	4603      	mov	r3, r0
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d1f5      	bne.n	800c2a4 <ethernetif_input+0xc>
    {
      do
      {
        p = low_level_input( netif );
 800c2b8:	68f8      	ldr	r0, [r7, #12]
 800c2ba:	f7ff ff85 	bl	800c1c8 <low_level_input>
 800c2be:	60b8      	str	r0, [r7, #8]
        if (p != NULL)
 800c2c0:	68bb      	ldr	r3, [r7, #8]
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d00a      	beq.n	800c2dc <ethernetif_input+0x44>
        {
          if (netif->input( p, netif) != ERR_OK )
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	691b      	ldr	r3, [r3, #16]
 800c2ca:	68f9      	ldr	r1, [r7, #12]
 800c2cc:	68b8      	ldr	r0, [r7, #8]
 800c2ce:	4798      	blx	r3
 800c2d0:	4603      	mov	r3, r0
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d002      	beq.n	800c2dc <ethernetif_input+0x44>
          {
            pbuf_free(p);
 800c2d6:	68b8      	ldr	r0, [r7, #8]
 800c2d8:	f009 fdee 	bl	8015eb8 <pbuf_free>
          }
        }
      } while(p!=NULL);
 800c2dc:	68bb      	ldr	r3, [r7, #8]
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d1ea      	bne.n	800c2b8 <ethernetif_input+0x20>
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800c2e2:	e7df      	b.n	800c2a4 <ethernetif_input+0xc>
 800c2e4:	20001abc 	.word	0x20001abc

0800c2e8 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800c2e8:	b580      	push	{r7, lr}
 800c2ea:	b082      	sub	sp, #8
 800c2ec:	af00      	add	r7, sp, #0
 800c2ee:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d106      	bne.n	800c304 <ethernetif_init+0x1c>
 800c2f6:	4b0e      	ldr	r3, [pc, #56]	; (800c330 <ethernetif_init+0x48>)
 800c2f8:	f240 224d 	movw	r2, #589	; 0x24d
 800c2fc:	490d      	ldr	r1, [pc, #52]	; (800c334 <ethernetif_init+0x4c>)
 800c2fe:	480e      	ldr	r0, [pc, #56]	; (800c338 <ethernetif_init+0x50>)
 800c300:	f011 f9ea 	bl	801d6d8 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	2273      	movs	r2, #115	; 0x73
 800c308:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  netif->name[1] = IFNAME1;
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	2274      	movs	r2, #116	; 0x74
 800c310:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	4a09      	ldr	r2, [pc, #36]	; (800c33c <ethernetif_init+0x54>)
 800c318:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	4a08      	ldr	r2, [pc, #32]	; (800c340 <ethernetif_init+0x58>)
 800c31e:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800c320:	6878      	ldr	r0, [r7, #4]
 800c322:	f7ff fd93 	bl	800be4c <low_level_init>

  return ERR_OK;
 800c326:	2300      	movs	r3, #0
}
 800c328:	4618      	mov	r0, r3
 800c32a:	3708      	adds	r7, #8
 800c32c:	46bd      	mov	sp, r7
 800c32e:	bd80      	pop	{r7, pc}
 800c330:	0801f888 	.word	0x0801f888
 800c334:	0801f8a4 	.word	0x0801f8a4
 800c338:	0801f8b4 	.word	0x0801f8b4
 800c33c:	0801282d 	.word	0x0801282d
 800c340:	0800c0d5 	.word	0x0800c0d5

0800c344 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800c344:	b580      	push	{r7, lr}
 800c346:	b084      	sub	sp, #16
 800c348:	af00      	add	r7, sp, #0
 800c34a:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	60fb      	str	r3, [r7, #12]

  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800c350:	68f9      	ldr	r1, [r7, #12]
 800c352:	4803      	ldr	r0, [pc, #12]	; (800c360 <pbuf_free_custom+0x1c>)
 800c354:	f008 fee0 	bl	8015118 <memp_free_pool>
}
 800c358:	bf00      	nop
 800c35a:	3710      	adds	r7, #16
 800c35c:	46bd      	mov	sp, r7
 800c35e:	bd80      	pop	{r7, pc}
 800c360:	0802297c 	.word	0x0802297c

0800c364 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800c364:	b580      	push	{r7, lr}
 800c366:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800c368:	f7f6 fc0c 	bl	8002b84 <HAL_GetTick>
 800c36c:	4603      	mov	r3, r0
}
 800c36e:	4618      	mov	r0, r3
 800c370:	bd80      	pop	{r7, pc}
	...

0800c374 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800c374:	b580      	push	{r7, lr}
 800c376:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800c378:	4802      	ldr	r0, [pc, #8]	; (800c384 <ETH_PHY_IO_Init+0x10>)
 800c37a:	f7f9 fe35 	bl	8005fe8 <HAL_ETH_SetMDIOClockRange>

  return 0;
 800c37e:	2300      	movs	r3, #0
}
 800c380:	4618      	mov	r0, r3
 800c382:	bd80      	pop	{r7, pc}
 800c384:	2000884c 	.word	0x2000884c

0800c388 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800c388:	b480      	push	{r7}
 800c38a:	af00      	add	r7, sp, #0
  return 0;
 800c38c:	2300      	movs	r3, #0
}
 800c38e:	4618      	mov	r0, r3
 800c390:	46bd      	mov	sp, r7
 800c392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c396:	4770      	bx	lr

0800c398 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800c398:	b580      	push	{r7, lr}
 800c39a:	b084      	sub	sp, #16
 800c39c:	af00      	add	r7, sp, #0
 800c39e:	60f8      	str	r0, [r7, #12]
 800c3a0:	60b9      	str	r1, [r7, #8]
 800c3a2:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	68ba      	ldr	r2, [r7, #8]
 800c3a8:	68f9      	ldr	r1, [r7, #12]
 800c3aa:	4807      	ldr	r0, [pc, #28]	; (800c3c8 <ETH_PHY_IO_ReadReg+0x30>)
 800c3ac:	f7f9 fb86 	bl	8005abc <HAL_ETH_ReadPHYRegister>
 800c3b0:	4603      	mov	r3, r0
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d002      	beq.n	800c3bc <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800c3b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c3ba:	e000      	b.n	800c3be <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800c3bc:	2300      	movs	r3, #0
}
 800c3be:	4618      	mov	r0, r3
 800c3c0:	3710      	adds	r7, #16
 800c3c2:	46bd      	mov	sp, r7
 800c3c4:	bd80      	pop	{r7, pc}
 800c3c6:	bf00      	nop
 800c3c8:	2000884c 	.word	0x2000884c

0800c3cc <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800c3cc:	b580      	push	{r7, lr}
 800c3ce:	b084      	sub	sp, #16
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	60f8      	str	r0, [r7, #12]
 800c3d4:	60b9      	str	r1, [r7, #8]
 800c3d6:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	68ba      	ldr	r2, [r7, #8]
 800c3dc:	68f9      	ldr	r1, [r7, #12]
 800c3de:	4807      	ldr	r0, [pc, #28]	; (800c3fc <ETH_PHY_IO_WriteReg+0x30>)
 800c3e0:	f7f9 fbc0 	bl	8005b64 <HAL_ETH_WritePHYRegister>
 800c3e4:	4603      	mov	r3, r0
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d002      	beq.n	800c3f0 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800c3ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c3ee:	e000      	b.n	800c3f2 <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800c3f0:	2300      	movs	r3, #0
}
 800c3f2:	4618      	mov	r0, r3
 800c3f4:	3710      	adds	r7, #16
 800c3f6:	46bd      	mov	sp, r7
 800c3f8:	bd80      	pop	{r7, pc}
 800c3fa:	bf00      	nop
 800c3fc:	2000884c 	.word	0x2000884c

0800c400 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800c400:	b580      	push	{r7, lr}
 800c402:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800c404:	f7f6 fbbe 	bl	8002b84 <HAL_GetTick>
 800c408:	4603      	mov	r3, r0
}
 800c40a:	4618      	mov	r0, r3
 800c40c:	bd80      	pop	{r7, pc}
	...

0800c410 <ethernet_link_thread>:
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @param  argument: netif
  * @retval None
  */
void ethernet_link_thread(void* argument)
{
 800c410:	b580      	push	{r7, lr}
 800c412:	b0a0      	sub	sp, #128	; 0x80
 800c414:	af00      	add	r7, sp, #0
 800c416:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf;
  uint32_t PHYLinkState;
  uint32_t linkchanged = 0, speed = 0, duplex =0;
 800c418:	2300      	movs	r3, #0
 800c41a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800c41c:	2300      	movs	r3, #0
 800c41e:	67bb      	str	r3, [r7, #120]	; 0x78
 800c420:	2300      	movs	r3, #0
 800c422:	677b      	str	r3, [r7, #116]	; 0x74

  struct netif *netif = (struct netif *) argument;
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	673b      	str	r3, [r7, #112]	; 0x70

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800c428:	483a      	ldr	r0, [pc, #232]	; (800c514 <ethernet_link_thread+0x104>)
 800c42a:	f7f6 fad3 	bl	80029d4 <LAN8742_GetLinkState>
 800c42e:	4603      	mov	r3, r0
 800c430:	66fb      	str	r3, [r7, #108]	; 0x6c

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800c432:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c434:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800c438:	089b      	lsrs	r3, r3, #2
 800c43a:	f003 0301 	and.w	r3, r3, #1
 800c43e:	b2db      	uxtb	r3, r3
 800c440:	2b00      	cmp	r3, #0
 800c442:	d00c      	beq.n	800c45e <ethernet_link_thread+0x4e>
 800c444:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c446:	2b01      	cmp	r3, #1
 800c448:	d809      	bhi.n	800c45e <ethernet_link_thread+0x4e>
  {
    HAL_ETH_Stop_IT(&heth);
 800c44a:	4833      	ldr	r0, [pc, #204]	; (800c518 <ethernet_link_thread+0x108>)
 800c44c:	f7f8 fec2 	bl	80051d4 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 800c450:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800c452:	f009 f8ed 	bl	8015630 <netif_set_down>
    netif_set_link_down(netif);
 800c456:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800c458:	f009 f954 	bl	8015704 <netif_set_link_down>
 800c45c:	e055      	b.n	800c50a <ethernet_link_thread+0xfa>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800c45e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c460:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800c464:	f003 0304 	and.w	r3, r3, #4
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d14e      	bne.n	800c50a <ethernet_link_thread+0xfa>
 800c46c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c46e:	2b01      	cmp	r3, #1
 800c470:	d94b      	bls.n	800c50a <ethernet_link_thread+0xfa>
  {
    switch (PHYLinkState)
 800c472:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c474:	3b02      	subs	r3, #2
 800c476:	2b03      	cmp	r3, #3
 800c478:	d82a      	bhi.n	800c4d0 <ethernet_link_thread+0xc0>
 800c47a:	a201      	add	r2, pc, #4	; (adr r2, 800c480 <ethernet_link_thread+0x70>)
 800c47c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c480:	0800c491 	.word	0x0800c491
 800c484:	0800c4a3 	.word	0x0800c4a3
 800c488:	0800c4b3 	.word	0x0800c4b3
 800c48c:	0800c4c3 	.word	0x0800c4c3
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800c490:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800c494:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 800c496:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800c49a:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800c49c:	2301      	movs	r3, #1
 800c49e:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800c4a0:	e017      	b.n	800c4d2 <ethernet_link_thread+0xc2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800c4a2:	2300      	movs	r3, #0
 800c4a4:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 800c4a6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800c4aa:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800c4ac:	2301      	movs	r3, #1
 800c4ae:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800c4b0:	e00f      	b.n	800c4d2 <ethernet_link_thread+0xc2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800c4b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800c4b6:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 800c4b8:	2300      	movs	r3, #0
 800c4ba:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800c4bc:	2301      	movs	r3, #1
 800c4be:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800c4c0:	e007      	b.n	800c4d2 <ethernet_link_thread+0xc2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800c4c2:	2300      	movs	r3, #0
 800c4c4:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 800c4c6:	2300      	movs	r3, #0
 800c4c8:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800c4ca:	2301      	movs	r3, #1
 800c4cc:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800c4ce:	e000      	b.n	800c4d2 <ethernet_link_thread+0xc2>
    default:
      break;
 800c4d0:	bf00      	nop
    }

    if(linkchanged)
 800c4d2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d018      	beq.n	800c50a <ethernet_link_thread+0xfa>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800c4d8:	f107 0308 	add.w	r3, r7, #8
 800c4dc:	4619      	mov	r1, r3
 800c4de:	480e      	ldr	r0, [pc, #56]	; (800c518 <ethernet_link_thread+0x108>)
 800c4e0:	f7f9 fb94 	bl	8005c0c <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800c4e4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c4e6:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 800c4e8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c4ea:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800c4ec:	f107 0308 	add.w	r3, r7, #8
 800c4f0:	4619      	mov	r1, r3
 800c4f2:	4809      	ldr	r0, [pc, #36]	; (800c518 <ethernet_link_thread+0x108>)
 800c4f4:	f7f9 fd5e 	bl	8005fb4 <HAL_ETH_SetMACConfig>

      HAL_ETH_Start_IT(&heth);
 800c4f8:	4807      	ldr	r0, [pc, #28]	; (800c518 <ethernet_link_thread+0x108>)
 800c4fa:	f7f8 fde6 	bl	80050ca <HAL_ETH_Start_IT>
      netif_set_up(netif);
 800c4fe:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800c500:	f009 f82a 	bl	8015558 <netif_set_up>
      netif_set_link_up(netif);
 800c504:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800c506:	f009 f8c5 	bl	8015694 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 800c50a:	2064      	movs	r0, #100	; 0x64
 800c50c:	f000 f946 	bl	800c79c <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800c510:	e78a      	b.n	800c428 <ethernet_link_thread+0x18>
 800c512:	bf00      	nop
 800c514:	2000882c 	.word	0x2000882c
 800c518:	2000884c 	.word	0x2000884c

0800c51c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800c51c:	b480      	push	{r7}
 800c51e:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800c520:	bf00      	nop
 800c522:	46bd      	mov	sp, r7
 800c524:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c528:	4770      	bx	lr
	...

0800c52c <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800c52c:	b480      	push	{r7}
 800c52e:	b085      	sub	sp, #20
 800c530:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c532:	f3ef 8305 	mrs	r3, IPSR
 800c536:	60bb      	str	r3, [r7, #8]
  return(result);
 800c538:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d10f      	bne.n	800c55e <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c53e:	f3ef 8310 	mrs	r3, PRIMASK
 800c542:	607b      	str	r3, [r7, #4]
  return(result);
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	2b00      	cmp	r3, #0
 800c548:	d105      	bne.n	800c556 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800c54a:	f3ef 8311 	mrs	r3, BASEPRI
 800c54e:	603b      	str	r3, [r7, #0]
  return(result);
 800c550:	683b      	ldr	r3, [r7, #0]
 800c552:	2b00      	cmp	r3, #0
 800c554:	d007      	beq.n	800c566 <osKernelInitialize+0x3a>
 800c556:	4b0e      	ldr	r3, [pc, #56]	; (800c590 <osKernelInitialize+0x64>)
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	2b02      	cmp	r3, #2
 800c55c:	d103      	bne.n	800c566 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800c55e:	f06f 0305 	mvn.w	r3, #5
 800c562:	60fb      	str	r3, [r7, #12]
 800c564:	e00c      	b.n	800c580 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800c566:	4b0a      	ldr	r3, [pc, #40]	; (800c590 <osKernelInitialize+0x64>)
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	d105      	bne.n	800c57a <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800c56e:	4b08      	ldr	r3, [pc, #32]	; (800c590 <osKernelInitialize+0x64>)
 800c570:	2201      	movs	r2, #1
 800c572:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800c574:	2300      	movs	r3, #0
 800c576:	60fb      	str	r3, [r7, #12]
 800c578:	e002      	b.n	800c580 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800c57a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c57e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800c580:	68fb      	ldr	r3, [r7, #12]
}
 800c582:	4618      	mov	r0, r3
 800c584:	3714      	adds	r7, #20
 800c586:	46bd      	mov	sp, r7
 800c588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c58c:	4770      	bx	lr
 800c58e:	bf00      	nop
 800c590:	20001ac4 	.word	0x20001ac4

0800c594 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800c594:	b580      	push	{r7, lr}
 800c596:	b084      	sub	sp, #16
 800c598:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c59a:	f3ef 8305 	mrs	r3, IPSR
 800c59e:	60bb      	str	r3, [r7, #8]
  return(result);
 800c5a0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d10f      	bne.n	800c5c6 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c5a6:	f3ef 8310 	mrs	r3, PRIMASK
 800c5aa:	607b      	str	r3, [r7, #4]
  return(result);
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d105      	bne.n	800c5be <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800c5b2:	f3ef 8311 	mrs	r3, BASEPRI
 800c5b6:	603b      	str	r3, [r7, #0]
  return(result);
 800c5b8:	683b      	ldr	r3, [r7, #0]
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d007      	beq.n	800c5ce <osKernelStart+0x3a>
 800c5be:	4b0f      	ldr	r3, [pc, #60]	; (800c5fc <osKernelStart+0x68>)
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	2b02      	cmp	r3, #2
 800c5c4:	d103      	bne.n	800c5ce <osKernelStart+0x3a>
    stat = osErrorISR;
 800c5c6:	f06f 0305 	mvn.w	r3, #5
 800c5ca:	60fb      	str	r3, [r7, #12]
 800c5cc:	e010      	b.n	800c5f0 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800c5ce:	4b0b      	ldr	r3, [pc, #44]	; (800c5fc <osKernelStart+0x68>)
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	2b01      	cmp	r3, #1
 800c5d4:	d109      	bne.n	800c5ea <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800c5d6:	f7ff ffa1 	bl	800c51c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800c5da:	4b08      	ldr	r3, [pc, #32]	; (800c5fc <osKernelStart+0x68>)
 800c5dc:	2202      	movs	r2, #2
 800c5de:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800c5e0:	f002 fc8a 	bl	800eef8 <vTaskStartScheduler>
      stat = osOK;
 800c5e4:	2300      	movs	r3, #0
 800c5e6:	60fb      	str	r3, [r7, #12]
 800c5e8:	e002      	b.n	800c5f0 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800c5ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c5ee:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800c5f0:	68fb      	ldr	r3, [r7, #12]
}
 800c5f2:	4618      	mov	r0, r3
 800c5f4:	3710      	adds	r7, #16
 800c5f6:	46bd      	mov	sp, r7
 800c5f8:	bd80      	pop	{r7, pc}
 800c5fa:	bf00      	nop
 800c5fc:	20001ac4 	.word	0x20001ac4

0800c600 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800c600:	b580      	push	{r7, lr}
 800c602:	b084      	sub	sp, #16
 800c604:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c606:	f3ef 8305 	mrs	r3, IPSR
 800c60a:	60bb      	str	r3, [r7, #8]
  return(result);
 800c60c:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d10f      	bne.n	800c632 <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c612:	f3ef 8310 	mrs	r3, PRIMASK
 800c616:	607b      	str	r3, [r7, #4]
  return(result);
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d105      	bne.n	800c62a <osKernelGetTickCount+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800c61e:	f3ef 8311 	mrs	r3, BASEPRI
 800c622:	603b      	str	r3, [r7, #0]
  return(result);
 800c624:	683b      	ldr	r3, [r7, #0]
 800c626:	2b00      	cmp	r3, #0
 800c628:	d007      	beq.n	800c63a <osKernelGetTickCount+0x3a>
 800c62a:	4b08      	ldr	r3, [pc, #32]	; (800c64c <osKernelGetTickCount+0x4c>)
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	2b02      	cmp	r3, #2
 800c630:	d103      	bne.n	800c63a <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 800c632:	f002 fd7f 	bl	800f134 <xTaskGetTickCountFromISR>
 800c636:	60f8      	str	r0, [r7, #12]
 800c638:	e002      	b.n	800c640 <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 800c63a:	f002 fd6b 	bl	800f114 <xTaskGetTickCount>
 800c63e:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 800c640:	68fb      	ldr	r3, [r7, #12]
}
 800c642:	4618      	mov	r0, r3
 800c644:	3710      	adds	r7, #16
 800c646:	46bd      	mov	sp, r7
 800c648:	bd80      	pop	{r7, pc}
 800c64a:	bf00      	nop
 800c64c:	20001ac4 	.word	0x20001ac4

0800c650 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800c650:	b580      	push	{r7, lr}
 800c652:	b090      	sub	sp, #64	; 0x40
 800c654:	af04      	add	r7, sp, #16
 800c656:	60f8      	str	r0, [r7, #12]
 800c658:	60b9      	str	r1, [r7, #8]
 800c65a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800c65c:	2300      	movs	r3, #0
 800c65e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c660:	f3ef 8305 	mrs	r3, IPSR
 800c664:	61fb      	str	r3, [r7, #28]
  return(result);
 800c666:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800c668:	2b00      	cmp	r3, #0
 800c66a:	f040 8090 	bne.w	800c78e <osThreadNew+0x13e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c66e:	f3ef 8310 	mrs	r3, PRIMASK
 800c672:	61bb      	str	r3, [r7, #24]
  return(result);
 800c674:	69bb      	ldr	r3, [r7, #24]
 800c676:	2b00      	cmp	r3, #0
 800c678:	d105      	bne.n	800c686 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800c67a:	f3ef 8311 	mrs	r3, BASEPRI
 800c67e:	617b      	str	r3, [r7, #20]
  return(result);
 800c680:	697b      	ldr	r3, [r7, #20]
 800c682:	2b00      	cmp	r3, #0
 800c684:	d003      	beq.n	800c68e <osThreadNew+0x3e>
 800c686:	4b44      	ldr	r3, [pc, #272]	; (800c798 <osThreadNew+0x148>)
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	2b02      	cmp	r3, #2
 800c68c:	d07f      	beq.n	800c78e <osThreadNew+0x13e>
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	2b00      	cmp	r3, #0
 800c692:	d07c      	beq.n	800c78e <osThreadNew+0x13e>
    stack = configMINIMAL_STACK_SIZE;
 800c694:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c698:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800c69a:	2318      	movs	r3, #24
 800c69c:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 800c69e:	2300      	movs	r3, #0
 800c6a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800c6a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c6a6:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d045      	beq.n	800c73a <osThreadNew+0xea>
      if (attr->name != NULL) {
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d002      	beq.n	800c6bc <osThreadNew+0x6c>
        name = attr->name;
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	699b      	ldr	r3, [r3, #24]
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d002      	beq.n	800c6ca <osThreadNew+0x7a>
        prio = (UBaseType_t)attr->priority;
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	699b      	ldr	r3, [r3, #24]
 800c6c8:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800c6ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d008      	beq.n	800c6e2 <osThreadNew+0x92>
 800c6d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6d2:	2b38      	cmp	r3, #56	; 0x38
 800c6d4:	d805      	bhi.n	800c6e2 <osThreadNew+0x92>
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	685b      	ldr	r3, [r3, #4]
 800c6da:	f003 0301 	and.w	r3, r3, #1
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d001      	beq.n	800c6e6 <osThreadNew+0x96>
        return (NULL);
 800c6e2:	2300      	movs	r3, #0
 800c6e4:	e054      	b.n	800c790 <osThreadNew+0x140>
      }

      if (attr->stack_size > 0U) {
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	695b      	ldr	r3, [r3, #20]
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d003      	beq.n	800c6f6 <osThreadNew+0xa6>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	695b      	ldr	r3, [r3, #20]
 800c6f2:	089b      	lsrs	r3, r3, #2
 800c6f4:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	689b      	ldr	r3, [r3, #8]
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d00e      	beq.n	800c71c <osThreadNew+0xcc>
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	68db      	ldr	r3, [r3, #12]
 800c702:	2b5b      	cmp	r3, #91	; 0x5b
 800c704:	d90a      	bls.n	800c71c <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d006      	beq.n	800c71c <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	695b      	ldr	r3, [r3, #20]
 800c712:	2b00      	cmp	r3, #0
 800c714:	d002      	beq.n	800c71c <osThreadNew+0xcc>
        mem = 1;
 800c716:	2301      	movs	r3, #1
 800c718:	623b      	str	r3, [r7, #32]
 800c71a:	e010      	b.n	800c73e <osThreadNew+0xee>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	689b      	ldr	r3, [r3, #8]
 800c720:	2b00      	cmp	r3, #0
 800c722:	d10c      	bne.n	800c73e <osThreadNew+0xee>
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	68db      	ldr	r3, [r3, #12]
 800c728:	2b00      	cmp	r3, #0
 800c72a:	d108      	bne.n	800c73e <osThreadNew+0xee>
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	691b      	ldr	r3, [r3, #16]
 800c730:	2b00      	cmp	r3, #0
 800c732:	d104      	bne.n	800c73e <osThreadNew+0xee>
          mem = 0;
 800c734:	2300      	movs	r3, #0
 800c736:	623b      	str	r3, [r7, #32]
 800c738:	e001      	b.n	800c73e <osThreadNew+0xee>
        }
      }
    }
    else {
      mem = 0;
 800c73a:	2300      	movs	r3, #0
 800c73c:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800c73e:	6a3b      	ldr	r3, [r7, #32]
 800c740:	2b01      	cmp	r3, #1
 800c742:	d110      	bne.n	800c766 <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800c748:	687a      	ldr	r2, [r7, #4]
 800c74a:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c74c:	9202      	str	r2, [sp, #8]
 800c74e:	9301      	str	r3, [sp, #4]
 800c750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c752:	9300      	str	r3, [sp, #0]
 800c754:	68bb      	ldr	r3, [r7, #8]
 800c756:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c758:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c75a:	68f8      	ldr	r0, [r7, #12]
 800c75c:	f002 f9fa 	bl	800eb54 <xTaskCreateStatic>
 800c760:	4603      	mov	r3, r0
 800c762:	613b      	str	r3, [r7, #16]
 800c764:	e013      	b.n	800c78e <osThreadNew+0x13e>
    }
    else {
      if (mem == 0) {
 800c766:	6a3b      	ldr	r3, [r7, #32]
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d110      	bne.n	800c78e <osThreadNew+0x13e>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800c76c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c76e:	b29a      	uxth	r2, r3
 800c770:	f107 0310 	add.w	r3, r7, #16
 800c774:	9301      	str	r3, [sp, #4]
 800c776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c778:	9300      	str	r3, [sp, #0]
 800c77a:	68bb      	ldr	r3, [r7, #8]
 800c77c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c77e:	68f8      	ldr	r0, [r7, #12]
 800c780:	f002 fa42 	bl	800ec08 <xTaskCreate>
 800c784:	4603      	mov	r3, r0
 800c786:	2b01      	cmp	r3, #1
 800c788:	d001      	beq.n	800c78e <osThreadNew+0x13e>
          hTask = NULL;
 800c78a:	2300      	movs	r3, #0
 800c78c:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800c78e:	693b      	ldr	r3, [r7, #16]
}
 800c790:	4618      	mov	r0, r3
 800c792:	3730      	adds	r7, #48	; 0x30
 800c794:	46bd      	mov	sp, r7
 800c796:	bd80      	pop	{r7, pc}
 800c798:	20001ac4 	.word	0x20001ac4

0800c79c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800c79c:	b580      	push	{r7, lr}
 800c79e:	b086      	sub	sp, #24
 800c7a0:	af00      	add	r7, sp, #0
 800c7a2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c7a4:	f3ef 8305 	mrs	r3, IPSR
 800c7a8:	613b      	str	r3, [r7, #16]
  return(result);
 800c7aa:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d10f      	bne.n	800c7d0 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c7b0:	f3ef 8310 	mrs	r3, PRIMASK
 800c7b4:	60fb      	str	r3, [r7, #12]
  return(result);
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d105      	bne.n	800c7c8 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800c7bc:	f3ef 8311 	mrs	r3, BASEPRI
 800c7c0:	60bb      	str	r3, [r7, #8]
  return(result);
 800c7c2:	68bb      	ldr	r3, [r7, #8]
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d007      	beq.n	800c7d8 <osDelay+0x3c>
 800c7c8:	4b0a      	ldr	r3, [pc, #40]	; (800c7f4 <osDelay+0x58>)
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	2b02      	cmp	r3, #2
 800c7ce:	d103      	bne.n	800c7d8 <osDelay+0x3c>
    stat = osErrorISR;
 800c7d0:	f06f 0305 	mvn.w	r3, #5
 800c7d4:	617b      	str	r3, [r7, #20]
 800c7d6:	e007      	b.n	800c7e8 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800c7d8:	2300      	movs	r3, #0
 800c7da:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d002      	beq.n	800c7e8 <osDelay+0x4c>
      vTaskDelay(ticks);
 800c7e2:	6878      	ldr	r0, [r7, #4]
 800c7e4:	f002 fb54 	bl	800ee90 <vTaskDelay>
    }
  }

  return (stat);
 800c7e8:	697b      	ldr	r3, [r7, #20]
}
 800c7ea:	4618      	mov	r0, r3
 800c7ec:	3718      	adds	r7, #24
 800c7ee:	46bd      	mov	sp, r7
 800c7f0:	bd80      	pop	{r7, pc}
 800c7f2:	bf00      	nop
 800c7f4:	20001ac4 	.word	0x20001ac4

0800c7f8 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800c7f8:	b580      	push	{r7, lr}
 800c7fa:	b08a      	sub	sp, #40	; 0x28
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800c800:	2300      	movs	r3, #0
 800c802:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c804:	f3ef 8305 	mrs	r3, IPSR
 800c808:	613b      	str	r3, [r7, #16]
  return(result);
 800c80a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	f040 8085 	bne.w	800c91c <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c812:	f3ef 8310 	mrs	r3, PRIMASK
 800c816:	60fb      	str	r3, [r7, #12]
  return(result);
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d105      	bne.n	800c82a <osMutexNew+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800c81e:	f3ef 8311 	mrs	r3, BASEPRI
 800c822:	60bb      	str	r3, [r7, #8]
  return(result);
 800c824:	68bb      	ldr	r3, [r7, #8]
 800c826:	2b00      	cmp	r3, #0
 800c828:	d003      	beq.n	800c832 <osMutexNew+0x3a>
 800c82a:	4b3f      	ldr	r3, [pc, #252]	; (800c928 <osMutexNew+0x130>)
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	2b02      	cmp	r3, #2
 800c830:	d074      	beq.n	800c91c <osMutexNew+0x124>
    if (attr != NULL) {
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	2b00      	cmp	r3, #0
 800c836:	d003      	beq.n	800c840 <osMutexNew+0x48>
      type = attr->attr_bits;
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	685b      	ldr	r3, [r3, #4]
 800c83c:	623b      	str	r3, [r7, #32]
 800c83e:	e001      	b.n	800c844 <osMutexNew+0x4c>
    } else {
      type = 0U;
 800c840:	2300      	movs	r3, #0
 800c842:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800c844:	6a3b      	ldr	r3, [r7, #32]
 800c846:	f003 0301 	and.w	r3, r3, #1
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d002      	beq.n	800c854 <osMutexNew+0x5c>
      rmtx = 1U;
 800c84e:	2301      	movs	r3, #1
 800c850:	61fb      	str	r3, [r7, #28]
 800c852:	e001      	b.n	800c858 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 800c854:	2300      	movs	r3, #0
 800c856:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800c858:	6a3b      	ldr	r3, [r7, #32]
 800c85a:	f003 0308 	and.w	r3, r3, #8
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d15c      	bne.n	800c91c <osMutexNew+0x124>
      mem = -1;
 800c862:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c866:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d015      	beq.n	800c89a <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	689b      	ldr	r3, [r3, #8]
 800c872:	2b00      	cmp	r3, #0
 800c874:	d006      	beq.n	800c884 <osMutexNew+0x8c>
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	68db      	ldr	r3, [r3, #12]
 800c87a:	2b4f      	cmp	r3, #79	; 0x4f
 800c87c:	d902      	bls.n	800c884 <osMutexNew+0x8c>
          mem = 1;
 800c87e:	2301      	movs	r3, #1
 800c880:	61bb      	str	r3, [r7, #24]
 800c882:	e00c      	b.n	800c89e <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	689b      	ldr	r3, [r3, #8]
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d108      	bne.n	800c89e <osMutexNew+0xa6>
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	68db      	ldr	r3, [r3, #12]
 800c890:	2b00      	cmp	r3, #0
 800c892:	d104      	bne.n	800c89e <osMutexNew+0xa6>
            mem = 0;
 800c894:	2300      	movs	r3, #0
 800c896:	61bb      	str	r3, [r7, #24]
 800c898:	e001      	b.n	800c89e <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 800c89a:	2300      	movs	r3, #0
 800c89c:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800c89e:	69bb      	ldr	r3, [r7, #24]
 800c8a0:	2b01      	cmp	r3, #1
 800c8a2:	d112      	bne.n	800c8ca <osMutexNew+0xd2>
        if (rmtx != 0U) {
 800c8a4:	69fb      	ldr	r3, [r7, #28]
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d007      	beq.n	800c8ba <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	689b      	ldr	r3, [r3, #8]
 800c8ae:	4619      	mov	r1, r3
 800c8b0:	2004      	movs	r0, #4
 800c8b2:	f001 fa1c 	bl	800dcee <xQueueCreateMutexStatic>
 800c8b6:	6278      	str	r0, [r7, #36]	; 0x24
 800c8b8:	e016      	b.n	800c8e8 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	689b      	ldr	r3, [r3, #8]
 800c8be:	4619      	mov	r1, r3
 800c8c0:	2001      	movs	r0, #1
 800c8c2:	f001 fa14 	bl	800dcee <xQueueCreateMutexStatic>
 800c8c6:	6278      	str	r0, [r7, #36]	; 0x24
 800c8c8:	e00e      	b.n	800c8e8 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 800c8ca:	69bb      	ldr	r3, [r7, #24]
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	d10b      	bne.n	800c8e8 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 800c8d0:	69fb      	ldr	r3, [r7, #28]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d004      	beq.n	800c8e0 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 800c8d6:	2004      	movs	r0, #4
 800c8d8:	f001 f9f1 	bl	800dcbe <xQueueCreateMutex>
 800c8dc:	6278      	str	r0, [r7, #36]	; 0x24
 800c8de:	e003      	b.n	800c8e8 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 800c8e0:	2001      	movs	r0, #1
 800c8e2:	f001 f9ec 	bl	800dcbe <xQueueCreateMutex>
 800c8e6:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800c8e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d00c      	beq.n	800c908 <osMutexNew+0x110>
        if (attr != NULL) {
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d003      	beq.n	800c8fc <osMutexNew+0x104>
          name = attr->name;
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	617b      	str	r3, [r7, #20]
 800c8fa:	e001      	b.n	800c900 <osMutexNew+0x108>
        } else {
          name = NULL;
 800c8fc:	2300      	movs	r3, #0
 800c8fe:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 800c900:	6979      	ldr	r1, [r7, #20]
 800c902:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c904:	f002 f8a0 	bl	800ea48 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800c908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	d006      	beq.n	800c91c <osMutexNew+0x124>
 800c90e:	69fb      	ldr	r3, [r7, #28]
 800c910:	2b00      	cmp	r3, #0
 800c912:	d003      	beq.n	800c91c <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800c914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c916:	f043 0301 	orr.w	r3, r3, #1
 800c91a:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800c91c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c91e:	4618      	mov	r0, r3
 800c920:	3728      	adds	r7, #40	; 0x28
 800c922:	46bd      	mov	sp, r7
 800c924:	bd80      	pop	{r7, pc}
 800c926:	bf00      	nop
 800c928:	20001ac4 	.word	0x20001ac4

0800c92c <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800c92c:	b580      	push	{r7, lr}
 800c92e:	b088      	sub	sp, #32
 800c930:	af00      	add	r7, sp, #0
 800c932:	6078      	str	r0, [r7, #4]
 800c934:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	f023 0301 	bic.w	r3, r3, #1
 800c93c:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	f003 0301 	and.w	r3, r3, #1
 800c944:	617b      	str	r3, [r7, #20]

  stat = osOK;
 800c946:	2300      	movs	r3, #0
 800c948:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c94a:	f3ef 8305 	mrs	r3, IPSR
 800c94e:	613b      	str	r3, [r7, #16]
  return(result);
 800c950:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800c952:	2b00      	cmp	r3, #0
 800c954:	d10f      	bne.n	800c976 <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c956:	f3ef 8310 	mrs	r3, PRIMASK
 800c95a:	60fb      	str	r3, [r7, #12]
  return(result);
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d105      	bne.n	800c96e <osMutexAcquire+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800c962:	f3ef 8311 	mrs	r3, BASEPRI
 800c966:	60bb      	str	r3, [r7, #8]
  return(result);
 800c968:	68bb      	ldr	r3, [r7, #8]
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d007      	beq.n	800c97e <osMutexAcquire+0x52>
 800c96e:	4b1d      	ldr	r3, [pc, #116]	; (800c9e4 <osMutexAcquire+0xb8>)
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	2b02      	cmp	r3, #2
 800c974:	d103      	bne.n	800c97e <osMutexAcquire+0x52>
    stat = osErrorISR;
 800c976:	f06f 0305 	mvn.w	r3, #5
 800c97a:	61fb      	str	r3, [r7, #28]
 800c97c:	e02c      	b.n	800c9d8 <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 800c97e:	69bb      	ldr	r3, [r7, #24]
 800c980:	2b00      	cmp	r3, #0
 800c982:	d103      	bne.n	800c98c <osMutexAcquire+0x60>
    stat = osErrorParameter;
 800c984:	f06f 0303 	mvn.w	r3, #3
 800c988:	61fb      	str	r3, [r7, #28]
 800c98a:	e025      	b.n	800c9d8 <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 800c98c:	697b      	ldr	r3, [r7, #20]
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d011      	beq.n	800c9b6 <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800c992:	6839      	ldr	r1, [r7, #0]
 800c994:	69b8      	ldr	r0, [r7, #24]
 800c996:	f001 f9f8 	bl	800dd8a <xQueueTakeMutexRecursive>
 800c99a:	4603      	mov	r3, r0
 800c99c:	2b01      	cmp	r3, #1
 800c99e:	d01b      	beq.n	800c9d8 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 800c9a0:	683b      	ldr	r3, [r7, #0]
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d003      	beq.n	800c9ae <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 800c9a6:	f06f 0301 	mvn.w	r3, #1
 800c9aa:	61fb      	str	r3, [r7, #28]
 800c9ac:	e014      	b.n	800c9d8 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800c9ae:	f06f 0302 	mvn.w	r3, #2
 800c9b2:	61fb      	str	r3, [r7, #28]
 800c9b4:	e010      	b.n	800c9d8 <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800c9b6:	6839      	ldr	r1, [r7, #0]
 800c9b8:	69b8      	ldr	r0, [r7, #24]
 800c9ba:	f001 fd75 	bl	800e4a8 <xQueueSemaphoreTake>
 800c9be:	4603      	mov	r3, r0
 800c9c0:	2b01      	cmp	r3, #1
 800c9c2:	d009      	beq.n	800c9d8 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 800c9c4:	683b      	ldr	r3, [r7, #0]
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d003      	beq.n	800c9d2 <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 800c9ca:	f06f 0301 	mvn.w	r3, #1
 800c9ce:	61fb      	str	r3, [r7, #28]
 800c9d0:	e002      	b.n	800c9d8 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800c9d2:	f06f 0302 	mvn.w	r3, #2
 800c9d6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800c9d8:	69fb      	ldr	r3, [r7, #28]
}
 800c9da:	4618      	mov	r0, r3
 800c9dc:	3720      	adds	r7, #32
 800c9de:	46bd      	mov	sp, r7
 800c9e0:	bd80      	pop	{r7, pc}
 800c9e2:	bf00      	nop
 800c9e4:	20001ac4 	.word	0x20001ac4

0800c9e8 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800c9e8:	b580      	push	{r7, lr}
 800c9ea:	b088      	sub	sp, #32
 800c9ec:	af00      	add	r7, sp, #0
 800c9ee:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	f023 0301 	bic.w	r3, r3, #1
 800c9f6:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	f003 0301 	and.w	r3, r3, #1
 800c9fe:	617b      	str	r3, [r7, #20]

  stat = osOK;
 800ca00:	2300      	movs	r3, #0
 800ca02:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ca04:	f3ef 8305 	mrs	r3, IPSR
 800ca08:	613b      	str	r3, [r7, #16]
  return(result);
 800ca0a:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d10f      	bne.n	800ca30 <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ca10:	f3ef 8310 	mrs	r3, PRIMASK
 800ca14:	60fb      	str	r3, [r7, #12]
  return(result);
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d105      	bne.n	800ca28 <osMutexRelease+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ca1c:	f3ef 8311 	mrs	r3, BASEPRI
 800ca20:	60bb      	str	r3, [r7, #8]
  return(result);
 800ca22:	68bb      	ldr	r3, [r7, #8]
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d007      	beq.n	800ca38 <osMutexRelease+0x50>
 800ca28:	4b16      	ldr	r3, [pc, #88]	; (800ca84 <osMutexRelease+0x9c>)
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	2b02      	cmp	r3, #2
 800ca2e:	d103      	bne.n	800ca38 <osMutexRelease+0x50>
    stat = osErrorISR;
 800ca30:	f06f 0305 	mvn.w	r3, #5
 800ca34:	61fb      	str	r3, [r7, #28]
 800ca36:	e01f      	b.n	800ca78 <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 800ca38:	69bb      	ldr	r3, [r7, #24]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d103      	bne.n	800ca46 <osMutexRelease+0x5e>
    stat = osErrorParameter;
 800ca3e:	f06f 0303 	mvn.w	r3, #3
 800ca42:	61fb      	str	r3, [r7, #28]
 800ca44:	e018      	b.n	800ca78 <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 800ca46:	697b      	ldr	r3, [r7, #20]
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d009      	beq.n	800ca60 <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800ca4c:	69b8      	ldr	r0, [r7, #24]
 800ca4e:	f001 f969 	bl	800dd24 <xQueueGiveMutexRecursive>
 800ca52:	4603      	mov	r3, r0
 800ca54:	2b01      	cmp	r3, #1
 800ca56:	d00f      	beq.n	800ca78 <osMutexRelease+0x90>
        stat = osErrorResource;
 800ca58:	f06f 0302 	mvn.w	r3, #2
 800ca5c:	61fb      	str	r3, [r7, #28]
 800ca5e:	e00b      	b.n	800ca78 <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800ca60:	2300      	movs	r3, #0
 800ca62:	2200      	movs	r2, #0
 800ca64:	2100      	movs	r1, #0
 800ca66:	69b8      	ldr	r0, [r7, #24]
 800ca68:	f001 fa2a 	bl	800dec0 <xQueueGenericSend>
 800ca6c:	4603      	mov	r3, r0
 800ca6e:	2b01      	cmp	r3, #1
 800ca70:	d002      	beq.n	800ca78 <osMutexRelease+0x90>
        stat = osErrorResource;
 800ca72:	f06f 0302 	mvn.w	r3, #2
 800ca76:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 800ca78:	69fb      	ldr	r3, [r7, #28]
}
 800ca7a:	4618      	mov	r0, r3
 800ca7c:	3720      	adds	r7, #32
 800ca7e:	46bd      	mov	sp, r7
 800ca80:	bd80      	pop	{r7, pc}
 800ca82:	bf00      	nop
 800ca84:	20001ac4 	.word	0x20001ac4

0800ca88 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800ca88:	b580      	push	{r7, lr}
 800ca8a:	b08c      	sub	sp, #48	; 0x30
 800ca8c:	af02      	add	r7, sp, #8
 800ca8e:	60f8      	str	r0, [r7, #12]
 800ca90:	60b9      	str	r1, [r7, #8]
 800ca92:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800ca94:	2300      	movs	r3, #0
 800ca96:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ca98:	f3ef 8305 	mrs	r3, IPSR
 800ca9c:	61bb      	str	r3, [r7, #24]
  return(result);
 800ca9e:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	f040 8087 	bne.w	800cbb4 <osSemaphoreNew+0x12c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800caa6:	f3ef 8310 	mrs	r3, PRIMASK
 800caaa:	617b      	str	r3, [r7, #20]
  return(result);
 800caac:	697b      	ldr	r3, [r7, #20]
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d105      	bne.n	800cabe <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800cab2:	f3ef 8311 	mrs	r3, BASEPRI
 800cab6:	613b      	str	r3, [r7, #16]
  return(result);
 800cab8:	693b      	ldr	r3, [r7, #16]
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d003      	beq.n	800cac6 <osSemaphoreNew+0x3e>
 800cabe:	4b40      	ldr	r3, [pc, #256]	; (800cbc0 <osSemaphoreNew+0x138>)
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	2b02      	cmp	r3, #2
 800cac4:	d076      	beq.n	800cbb4 <osSemaphoreNew+0x12c>
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d073      	beq.n	800cbb4 <osSemaphoreNew+0x12c>
 800cacc:	68ba      	ldr	r2, [r7, #8]
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	429a      	cmp	r2, r3
 800cad2:	d86f      	bhi.n	800cbb4 <osSemaphoreNew+0x12c>
    mem = -1;
 800cad4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cad8:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d015      	beq.n	800cb0c <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	689b      	ldr	r3, [r3, #8]
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d006      	beq.n	800caf6 <osSemaphoreNew+0x6e>
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	68db      	ldr	r3, [r3, #12]
 800caec:	2b4f      	cmp	r3, #79	; 0x4f
 800caee:	d902      	bls.n	800caf6 <osSemaphoreNew+0x6e>
        mem = 1;
 800caf0:	2301      	movs	r3, #1
 800caf2:	623b      	str	r3, [r7, #32]
 800caf4:	e00c      	b.n	800cb10 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	689b      	ldr	r3, [r3, #8]
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d108      	bne.n	800cb10 <osSemaphoreNew+0x88>
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	68db      	ldr	r3, [r3, #12]
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d104      	bne.n	800cb10 <osSemaphoreNew+0x88>
          mem = 0;
 800cb06:	2300      	movs	r3, #0
 800cb08:	623b      	str	r3, [r7, #32]
 800cb0a:	e001      	b.n	800cb10 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 800cb0c:	2300      	movs	r3, #0
 800cb0e:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 800cb10:	6a3b      	ldr	r3, [r7, #32]
 800cb12:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cb16:	d04d      	beq.n	800cbb4 <osSemaphoreNew+0x12c>
      if (max_count == 1U) {
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	2b01      	cmp	r3, #1
 800cb1c:	d129      	bne.n	800cb72 <osSemaphoreNew+0xea>
        if (mem == 1) {
 800cb1e:	6a3b      	ldr	r3, [r7, #32]
 800cb20:	2b01      	cmp	r3, #1
 800cb22:	d10b      	bne.n	800cb3c <osSemaphoreNew+0xb4>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	689a      	ldr	r2, [r3, #8]
 800cb28:	2303      	movs	r3, #3
 800cb2a:	9300      	str	r3, [sp, #0]
 800cb2c:	4613      	mov	r3, r2
 800cb2e:	2200      	movs	r2, #0
 800cb30:	2100      	movs	r1, #0
 800cb32:	2001      	movs	r0, #1
 800cb34:	f000 ffd4 	bl	800dae0 <xQueueGenericCreateStatic>
 800cb38:	6278      	str	r0, [r7, #36]	; 0x24
 800cb3a:	e005      	b.n	800cb48 <osSemaphoreNew+0xc0>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 800cb3c:	2203      	movs	r2, #3
 800cb3e:	2100      	movs	r1, #0
 800cb40:	2001      	movs	r0, #1
 800cb42:	f001 f840 	bl	800dbc6 <xQueueGenericCreate>
 800cb46:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800cb48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d022      	beq.n	800cb94 <osSemaphoreNew+0x10c>
 800cb4e:	68bb      	ldr	r3, [r7, #8]
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d01f      	beq.n	800cb94 <osSemaphoreNew+0x10c>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800cb54:	2300      	movs	r3, #0
 800cb56:	2200      	movs	r2, #0
 800cb58:	2100      	movs	r1, #0
 800cb5a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800cb5c:	f001 f9b0 	bl	800dec0 <xQueueGenericSend>
 800cb60:	4603      	mov	r3, r0
 800cb62:	2b01      	cmp	r3, #1
 800cb64:	d016      	beq.n	800cb94 <osSemaphoreNew+0x10c>
            vSemaphoreDelete (hSemaphore);
 800cb66:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800cb68:	f001 fe23 	bl	800e7b2 <vQueueDelete>
            hSemaphore = NULL;
 800cb6c:	2300      	movs	r3, #0
 800cb6e:	627b      	str	r3, [r7, #36]	; 0x24
 800cb70:	e010      	b.n	800cb94 <osSemaphoreNew+0x10c>
          }
        }
      }
      else {
        if (mem == 1) {
 800cb72:	6a3b      	ldr	r3, [r7, #32]
 800cb74:	2b01      	cmp	r3, #1
 800cb76:	d108      	bne.n	800cb8a <osSemaphoreNew+0x102>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	689b      	ldr	r3, [r3, #8]
 800cb7c:	461a      	mov	r2, r3
 800cb7e:	68b9      	ldr	r1, [r7, #8]
 800cb80:	68f8      	ldr	r0, [r7, #12]
 800cb82:	f001 f937 	bl	800ddf4 <xQueueCreateCountingSemaphoreStatic>
 800cb86:	6278      	str	r0, [r7, #36]	; 0x24
 800cb88:	e004      	b.n	800cb94 <osSemaphoreNew+0x10c>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800cb8a:	68b9      	ldr	r1, [r7, #8]
 800cb8c:	68f8      	ldr	r0, [r7, #12]
 800cb8e:	f001 f966 	bl	800de5e <xQueueCreateCountingSemaphore>
 800cb92:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800cb94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d00c      	beq.n	800cbb4 <osSemaphoreNew+0x12c>
        if (attr != NULL) {
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d003      	beq.n	800cba8 <osSemaphoreNew+0x120>
          name = attr->name;
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	61fb      	str	r3, [r7, #28]
 800cba6:	e001      	b.n	800cbac <osSemaphoreNew+0x124>
        } else {
          name = NULL;
 800cba8:	2300      	movs	r3, #0
 800cbaa:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800cbac:	69f9      	ldr	r1, [r7, #28]
 800cbae:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800cbb0:	f001 ff4a 	bl	800ea48 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800cbb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800cbb6:	4618      	mov	r0, r3
 800cbb8:	3728      	adds	r7, #40	; 0x28
 800cbba:	46bd      	mov	sp, r7
 800cbbc:	bd80      	pop	{r7, pc}
 800cbbe:	bf00      	nop
 800cbc0:	20001ac4 	.word	0x20001ac4

0800cbc4 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800cbc4:	b580      	push	{r7, lr}
 800cbc6:	b088      	sub	sp, #32
 800cbc8:	af00      	add	r7, sp, #0
 800cbca:	6078      	str	r0, [r7, #4]
 800cbcc:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800cbd2:	2300      	movs	r3, #0
 800cbd4:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800cbd6:	69bb      	ldr	r3, [r7, #24]
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d103      	bne.n	800cbe4 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800cbdc:	f06f 0303 	mvn.w	r3, #3
 800cbe0:	61fb      	str	r3, [r7, #28]
 800cbe2:	e04b      	b.n	800cc7c <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cbe4:	f3ef 8305 	mrs	r3, IPSR
 800cbe8:	617b      	str	r3, [r7, #20]
  return(result);
 800cbea:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d10f      	bne.n	800cc10 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cbf0:	f3ef 8310 	mrs	r3, PRIMASK
 800cbf4:	613b      	str	r3, [r7, #16]
  return(result);
 800cbf6:	693b      	ldr	r3, [r7, #16]
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d105      	bne.n	800cc08 <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800cbfc:	f3ef 8311 	mrs	r3, BASEPRI
 800cc00:	60fb      	str	r3, [r7, #12]
  return(result);
 800cc02:	68fb      	ldr	r3, [r7, #12]
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d026      	beq.n	800cc56 <osSemaphoreAcquire+0x92>
 800cc08:	4b1f      	ldr	r3, [pc, #124]	; (800cc88 <osSemaphoreAcquire+0xc4>)
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	2b02      	cmp	r3, #2
 800cc0e:	d122      	bne.n	800cc56 <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 800cc10:	683b      	ldr	r3, [r7, #0]
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d003      	beq.n	800cc1e <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 800cc16:	f06f 0303 	mvn.w	r3, #3
 800cc1a:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800cc1c:	e02d      	b.n	800cc7a <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 800cc1e:	2300      	movs	r3, #0
 800cc20:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800cc22:	f107 0308 	add.w	r3, r7, #8
 800cc26:	461a      	mov	r2, r3
 800cc28:	2100      	movs	r1, #0
 800cc2a:	69b8      	ldr	r0, [r7, #24]
 800cc2c:	f001 fd44 	bl	800e6b8 <xQueueReceiveFromISR>
 800cc30:	4603      	mov	r3, r0
 800cc32:	2b01      	cmp	r3, #1
 800cc34:	d003      	beq.n	800cc3e <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 800cc36:	f06f 0302 	mvn.w	r3, #2
 800cc3a:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800cc3c:	e01d      	b.n	800cc7a <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 800cc3e:	68bb      	ldr	r3, [r7, #8]
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d01a      	beq.n	800cc7a <osSemaphoreAcquire+0xb6>
 800cc44:	4b11      	ldr	r3, [pc, #68]	; (800cc8c <osSemaphoreAcquire+0xc8>)
 800cc46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cc4a:	601a      	str	r2, [r3, #0]
 800cc4c:	f3bf 8f4f 	dsb	sy
 800cc50:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 800cc54:	e011      	b.n	800cc7a <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800cc56:	6839      	ldr	r1, [r7, #0]
 800cc58:	69b8      	ldr	r0, [r7, #24]
 800cc5a:	f001 fc25 	bl	800e4a8 <xQueueSemaphoreTake>
 800cc5e:	4603      	mov	r3, r0
 800cc60:	2b01      	cmp	r3, #1
 800cc62:	d00b      	beq.n	800cc7c <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 800cc64:	683b      	ldr	r3, [r7, #0]
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d003      	beq.n	800cc72 <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 800cc6a:	f06f 0301 	mvn.w	r3, #1
 800cc6e:	61fb      	str	r3, [r7, #28]
 800cc70:	e004      	b.n	800cc7c <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 800cc72:	f06f 0302 	mvn.w	r3, #2
 800cc76:	61fb      	str	r3, [r7, #28]
 800cc78:	e000      	b.n	800cc7c <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 800cc7a:	bf00      	nop
      }
    }
  }

  return (stat);
 800cc7c:	69fb      	ldr	r3, [r7, #28]
}
 800cc7e:	4618      	mov	r0, r3
 800cc80:	3720      	adds	r7, #32
 800cc82:	46bd      	mov	sp, r7
 800cc84:	bd80      	pop	{r7, pc}
 800cc86:	bf00      	nop
 800cc88:	20001ac4 	.word	0x20001ac4
 800cc8c:	e000ed04 	.word	0xe000ed04

0800cc90 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800cc90:	b580      	push	{r7, lr}
 800cc92:	b088      	sub	sp, #32
 800cc94:	af00      	add	r7, sp, #0
 800cc96:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800cc9c:	2300      	movs	r3, #0
 800cc9e:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800cca0:	69bb      	ldr	r3, [r7, #24]
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d103      	bne.n	800ccae <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800cca6:	f06f 0303 	mvn.w	r3, #3
 800ccaa:	61fb      	str	r3, [r7, #28]
 800ccac:	e03e      	b.n	800cd2c <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ccae:	f3ef 8305 	mrs	r3, IPSR
 800ccb2:	617b      	str	r3, [r7, #20]
  return(result);
 800ccb4:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d10f      	bne.n	800ccda <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ccba:	f3ef 8310 	mrs	r3, PRIMASK
 800ccbe:	613b      	str	r3, [r7, #16]
  return(result);
 800ccc0:	693b      	ldr	r3, [r7, #16]
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d105      	bne.n	800ccd2 <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ccc6:	f3ef 8311 	mrs	r3, BASEPRI
 800ccca:	60fb      	str	r3, [r7, #12]
  return(result);
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d01e      	beq.n	800cd10 <osSemaphoreRelease+0x80>
 800ccd2:	4b19      	ldr	r3, [pc, #100]	; (800cd38 <osSemaphoreRelease+0xa8>)
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	2b02      	cmp	r3, #2
 800ccd8:	d11a      	bne.n	800cd10 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 800ccda:	2300      	movs	r3, #0
 800ccdc:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800ccde:	f107 0308 	add.w	r3, r7, #8
 800cce2:	4619      	mov	r1, r3
 800cce4:	69b8      	ldr	r0, [r7, #24]
 800cce6:	f001 fa79 	bl	800e1dc <xQueueGiveFromISR>
 800ccea:	4603      	mov	r3, r0
 800ccec:	2b01      	cmp	r3, #1
 800ccee:	d003      	beq.n	800ccf8 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 800ccf0:	f06f 0302 	mvn.w	r3, #2
 800ccf4:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800ccf6:	e018      	b.n	800cd2a <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 800ccf8:	68bb      	ldr	r3, [r7, #8]
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d015      	beq.n	800cd2a <osSemaphoreRelease+0x9a>
 800ccfe:	4b0f      	ldr	r3, [pc, #60]	; (800cd3c <osSemaphoreRelease+0xac>)
 800cd00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cd04:	601a      	str	r2, [r3, #0]
 800cd06:	f3bf 8f4f 	dsb	sy
 800cd0a:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800cd0e:	e00c      	b.n	800cd2a <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800cd10:	2300      	movs	r3, #0
 800cd12:	2200      	movs	r2, #0
 800cd14:	2100      	movs	r1, #0
 800cd16:	69b8      	ldr	r0, [r7, #24]
 800cd18:	f001 f8d2 	bl	800dec0 <xQueueGenericSend>
 800cd1c:	4603      	mov	r3, r0
 800cd1e:	2b01      	cmp	r3, #1
 800cd20:	d004      	beq.n	800cd2c <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 800cd22:	f06f 0302 	mvn.w	r3, #2
 800cd26:	61fb      	str	r3, [r7, #28]
 800cd28:	e000      	b.n	800cd2c <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800cd2a:	bf00      	nop
    }
  }

  return (stat);
 800cd2c:	69fb      	ldr	r3, [r7, #28]
}
 800cd2e:	4618      	mov	r0, r3
 800cd30:	3720      	adds	r7, #32
 800cd32:	46bd      	mov	sp, r7
 800cd34:	bd80      	pop	{r7, pc}
 800cd36:	bf00      	nop
 800cd38:	20001ac4 	.word	0x20001ac4
 800cd3c:	e000ed04 	.word	0xe000ed04

0800cd40 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800cd40:	b580      	push	{r7, lr}
 800cd42:	b08c      	sub	sp, #48	; 0x30
 800cd44:	af02      	add	r7, sp, #8
 800cd46:	60f8      	str	r0, [r7, #12]
 800cd48:	60b9      	str	r1, [r7, #8]
 800cd4a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800cd4c:	2300      	movs	r3, #0
 800cd4e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cd50:	f3ef 8305 	mrs	r3, IPSR
 800cd54:	61bb      	str	r3, [r7, #24]
  return(result);
 800cd56:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d170      	bne.n	800ce3e <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cd5c:	f3ef 8310 	mrs	r3, PRIMASK
 800cd60:	617b      	str	r3, [r7, #20]
  return(result);
 800cd62:	697b      	ldr	r3, [r7, #20]
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d105      	bne.n	800cd74 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800cd68:	f3ef 8311 	mrs	r3, BASEPRI
 800cd6c:	613b      	str	r3, [r7, #16]
  return(result);
 800cd6e:	693b      	ldr	r3, [r7, #16]
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d003      	beq.n	800cd7c <osMessageQueueNew+0x3c>
 800cd74:	4b34      	ldr	r3, [pc, #208]	; (800ce48 <osMessageQueueNew+0x108>)
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	2b02      	cmp	r3, #2
 800cd7a:	d060      	beq.n	800ce3e <osMessageQueueNew+0xfe>
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d05d      	beq.n	800ce3e <osMessageQueueNew+0xfe>
 800cd82:	68bb      	ldr	r3, [r7, #8]
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d05a      	beq.n	800ce3e <osMessageQueueNew+0xfe>
    mem = -1;
 800cd88:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cd8c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d029      	beq.n	800cde8 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	689b      	ldr	r3, [r3, #8]
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	d012      	beq.n	800cdc2 <osMessageQueueNew+0x82>
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	68db      	ldr	r3, [r3, #12]
 800cda0:	2b4f      	cmp	r3, #79	; 0x4f
 800cda2:	d90e      	bls.n	800cdc2 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d00a      	beq.n	800cdc2 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	695a      	ldr	r2, [r3, #20]
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	68b9      	ldr	r1, [r7, #8]
 800cdb4:	fb01 f303 	mul.w	r3, r1, r3
 800cdb8:	429a      	cmp	r2, r3
 800cdba:	d302      	bcc.n	800cdc2 <osMessageQueueNew+0x82>
        mem = 1;
 800cdbc:	2301      	movs	r3, #1
 800cdbe:	623b      	str	r3, [r7, #32]
 800cdc0:	e014      	b.n	800cdec <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	689b      	ldr	r3, [r3, #8]
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d110      	bne.n	800cdec <osMessageQueueNew+0xac>
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	68db      	ldr	r3, [r3, #12]
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d10c      	bne.n	800cdec <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	d108      	bne.n	800cdec <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	695b      	ldr	r3, [r3, #20]
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d104      	bne.n	800cdec <osMessageQueueNew+0xac>
          mem = 0;
 800cde2:	2300      	movs	r3, #0
 800cde4:	623b      	str	r3, [r7, #32]
 800cde6:	e001      	b.n	800cdec <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 800cde8:	2300      	movs	r3, #0
 800cdea:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800cdec:	6a3b      	ldr	r3, [r7, #32]
 800cdee:	2b01      	cmp	r3, #1
 800cdf0:	d10c      	bne.n	800ce0c <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	691a      	ldr	r2, [r3, #16]
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	6899      	ldr	r1, [r3, #8]
 800cdfa:	2300      	movs	r3, #0
 800cdfc:	9300      	str	r3, [sp, #0]
 800cdfe:	460b      	mov	r3, r1
 800ce00:	68b9      	ldr	r1, [r7, #8]
 800ce02:	68f8      	ldr	r0, [r7, #12]
 800ce04:	f000 fe6c 	bl	800dae0 <xQueueGenericCreateStatic>
 800ce08:	6278      	str	r0, [r7, #36]	; 0x24
 800ce0a:	e008      	b.n	800ce1e <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 800ce0c:	6a3b      	ldr	r3, [r7, #32]
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d105      	bne.n	800ce1e <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 800ce12:	2200      	movs	r2, #0
 800ce14:	68b9      	ldr	r1, [r7, #8]
 800ce16:	68f8      	ldr	r0, [r7, #12]
 800ce18:	f000 fed5 	bl	800dbc6 <xQueueGenericCreate>
 800ce1c:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800ce1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d00c      	beq.n	800ce3e <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	d003      	beq.n	800ce32 <osMessageQueueNew+0xf2>
        name = attr->name;
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	61fb      	str	r3, [r7, #28]
 800ce30:	e001      	b.n	800ce36 <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 800ce32:	2300      	movs	r3, #0
 800ce34:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 800ce36:	69f9      	ldr	r1, [r7, #28]
 800ce38:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ce3a:	f001 fe05 	bl	800ea48 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800ce3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ce40:	4618      	mov	r0, r3
 800ce42:	3728      	adds	r7, #40	; 0x28
 800ce44:	46bd      	mov	sp, r7
 800ce46:	bd80      	pop	{r7, pc}
 800ce48:	20001ac4 	.word	0x20001ac4

0800ce4c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800ce4c:	b580      	push	{r7, lr}
 800ce4e:	b08a      	sub	sp, #40	; 0x28
 800ce50:	af00      	add	r7, sp, #0
 800ce52:	60f8      	str	r0, [r7, #12]
 800ce54:	60b9      	str	r1, [r7, #8]
 800ce56:	603b      	str	r3, [r7, #0]
 800ce58:	4613      	mov	r3, r2
 800ce5a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800ce5c:	68fb      	ldr	r3, [r7, #12]
 800ce5e:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800ce60:	2300      	movs	r3, #0
 800ce62:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ce64:	f3ef 8305 	mrs	r3, IPSR
 800ce68:	61fb      	str	r3, [r7, #28]
  return(result);
 800ce6a:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d10f      	bne.n	800ce90 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ce70:	f3ef 8310 	mrs	r3, PRIMASK
 800ce74:	61bb      	str	r3, [r7, #24]
  return(result);
 800ce76:	69bb      	ldr	r3, [r7, #24]
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	d105      	bne.n	800ce88 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ce7c:	f3ef 8311 	mrs	r3, BASEPRI
 800ce80:	617b      	str	r3, [r7, #20]
  return(result);
 800ce82:	697b      	ldr	r3, [r7, #20]
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	d02c      	beq.n	800cee2 <osMessageQueuePut+0x96>
 800ce88:	4b28      	ldr	r3, [pc, #160]	; (800cf2c <osMessageQueuePut+0xe0>)
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	2b02      	cmp	r3, #2
 800ce8e:	d128      	bne.n	800cee2 <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800ce90:	6a3b      	ldr	r3, [r7, #32]
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d005      	beq.n	800cea2 <osMessageQueuePut+0x56>
 800ce96:	68bb      	ldr	r3, [r7, #8]
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d002      	beq.n	800cea2 <osMessageQueuePut+0x56>
 800ce9c:	683b      	ldr	r3, [r7, #0]
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d003      	beq.n	800ceaa <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 800cea2:	f06f 0303 	mvn.w	r3, #3
 800cea6:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800cea8:	e039      	b.n	800cf1e <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 800ceaa:	2300      	movs	r3, #0
 800ceac:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800ceae:	f107 0210 	add.w	r2, r7, #16
 800ceb2:	2300      	movs	r3, #0
 800ceb4:	68b9      	ldr	r1, [r7, #8]
 800ceb6:	6a38      	ldr	r0, [r7, #32]
 800ceb8:	f001 f8fc 	bl	800e0b4 <xQueueGenericSendFromISR>
 800cebc:	4603      	mov	r3, r0
 800cebe:	2b01      	cmp	r3, #1
 800cec0:	d003      	beq.n	800ceca <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 800cec2:	f06f 0302 	mvn.w	r3, #2
 800cec6:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800cec8:	e029      	b.n	800cf1e <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 800ceca:	693b      	ldr	r3, [r7, #16]
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d026      	beq.n	800cf1e <osMessageQueuePut+0xd2>
 800ced0:	4b17      	ldr	r3, [pc, #92]	; (800cf30 <osMessageQueuePut+0xe4>)
 800ced2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ced6:	601a      	str	r2, [r3, #0]
 800ced8:	f3bf 8f4f 	dsb	sy
 800cedc:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800cee0:	e01d      	b.n	800cf1e <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800cee2:	6a3b      	ldr	r3, [r7, #32]
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d002      	beq.n	800ceee <osMessageQueuePut+0xa2>
 800cee8:	68bb      	ldr	r3, [r7, #8]
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d103      	bne.n	800cef6 <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 800ceee:	f06f 0303 	mvn.w	r3, #3
 800cef2:	627b      	str	r3, [r7, #36]	; 0x24
 800cef4:	e014      	b.n	800cf20 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800cef6:	2300      	movs	r3, #0
 800cef8:	683a      	ldr	r2, [r7, #0]
 800cefa:	68b9      	ldr	r1, [r7, #8]
 800cefc:	6a38      	ldr	r0, [r7, #32]
 800cefe:	f000 ffdf 	bl	800dec0 <xQueueGenericSend>
 800cf02:	4603      	mov	r3, r0
 800cf04:	2b01      	cmp	r3, #1
 800cf06:	d00b      	beq.n	800cf20 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 800cf08:	683b      	ldr	r3, [r7, #0]
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d003      	beq.n	800cf16 <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 800cf0e:	f06f 0301 	mvn.w	r3, #1
 800cf12:	627b      	str	r3, [r7, #36]	; 0x24
 800cf14:	e004      	b.n	800cf20 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 800cf16:	f06f 0302 	mvn.w	r3, #2
 800cf1a:	627b      	str	r3, [r7, #36]	; 0x24
 800cf1c:	e000      	b.n	800cf20 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800cf1e:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800cf20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800cf22:	4618      	mov	r0, r3
 800cf24:	3728      	adds	r7, #40	; 0x28
 800cf26:	46bd      	mov	sp, r7
 800cf28:	bd80      	pop	{r7, pc}
 800cf2a:	bf00      	nop
 800cf2c:	20001ac4 	.word	0x20001ac4
 800cf30:	e000ed04 	.word	0xe000ed04

0800cf34 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800cf34:	b580      	push	{r7, lr}
 800cf36:	b08a      	sub	sp, #40	; 0x28
 800cf38:	af00      	add	r7, sp, #0
 800cf3a:	60f8      	str	r0, [r7, #12]
 800cf3c:	60b9      	str	r1, [r7, #8]
 800cf3e:	607a      	str	r2, [r7, #4]
 800cf40:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800cf46:	2300      	movs	r3, #0
 800cf48:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cf4a:	f3ef 8305 	mrs	r3, IPSR
 800cf4e:	61fb      	str	r3, [r7, #28]
  return(result);
 800cf50:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d10f      	bne.n	800cf76 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cf56:	f3ef 8310 	mrs	r3, PRIMASK
 800cf5a:	61bb      	str	r3, [r7, #24]
  return(result);
 800cf5c:	69bb      	ldr	r3, [r7, #24]
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d105      	bne.n	800cf6e <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800cf62:	f3ef 8311 	mrs	r3, BASEPRI
 800cf66:	617b      	str	r3, [r7, #20]
  return(result);
 800cf68:	697b      	ldr	r3, [r7, #20]
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d02c      	beq.n	800cfc8 <osMessageQueueGet+0x94>
 800cf6e:	4b28      	ldr	r3, [pc, #160]	; (800d010 <osMessageQueueGet+0xdc>)
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	2b02      	cmp	r3, #2
 800cf74:	d128      	bne.n	800cfc8 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800cf76:	6a3b      	ldr	r3, [r7, #32]
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d005      	beq.n	800cf88 <osMessageQueueGet+0x54>
 800cf7c:	68bb      	ldr	r3, [r7, #8]
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d002      	beq.n	800cf88 <osMessageQueueGet+0x54>
 800cf82:	683b      	ldr	r3, [r7, #0]
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d003      	beq.n	800cf90 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 800cf88:	f06f 0303 	mvn.w	r3, #3
 800cf8c:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800cf8e:	e038      	b.n	800d002 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 800cf90:	2300      	movs	r3, #0
 800cf92:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800cf94:	f107 0310 	add.w	r3, r7, #16
 800cf98:	461a      	mov	r2, r3
 800cf9a:	68b9      	ldr	r1, [r7, #8]
 800cf9c:	6a38      	ldr	r0, [r7, #32]
 800cf9e:	f001 fb8b 	bl	800e6b8 <xQueueReceiveFromISR>
 800cfa2:	4603      	mov	r3, r0
 800cfa4:	2b01      	cmp	r3, #1
 800cfa6:	d003      	beq.n	800cfb0 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 800cfa8:	f06f 0302 	mvn.w	r3, #2
 800cfac:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800cfae:	e028      	b.n	800d002 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 800cfb0:	693b      	ldr	r3, [r7, #16]
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d025      	beq.n	800d002 <osMessageQueueGet+0xce>
 800cfb6:	4b17      	ldr	r3, [pc, #92]	; (800d014 <osMessageQueueGet+0xe0>)
 800cfb8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cfbc:	601a      	str	r2, [r3, #0]
 800cfbe:	f3bf 8f4f 	dsb	sy
 800cfc2:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800cfc6:	e01c      	b.n	800d002 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800cfc8:	6a3b      	ldr	r3, [r7, #32]
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d002      	beq.n	800cfd4 <osMessageQueueGet+0xa0>
 800cfce:	68bb      	ldr	r3, [r7, #8]
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d103      	bne.n	800cfdc <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 800cfd4:	f06f 0303 	mvn.w	r3, #3
 800cfd8:	627b      	str	r3, [r7, #36]	; 0x24
 800cfda:	e013      	b.n	800d004 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800cfdc:	683a      	ldr	r2, [r7, #0]
 800cfde:	68b9      	ldr	r1, [r7, #8]
 800cfe0:	6a38      	ldr	r0, [r7, #32]
 800cfe2:	f001 f985 	bl	800e2f0 <xQueueReceive>
 800cfe6:	4603      	mov	r3, r0
 800cfe8:	2b01      	cmp	r3, #1
 800cfea:	d00b      	beq.n	800d004 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 800cfec:	683b      	ldr	r3, [r7, #0]
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d003      	beq.n	800cffa <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 800cff2:	f06f 0301 	mvn.w	r3, #1
 800cff6:	627b      	str	r3, [r7, #36]	; 0x24
 800cff8:	e004      	b.n	800d004 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 800cffa:	f06f 0302 	mvn.w	r3, #2
 800cffe:	627b      	str	r3, [r7, #36]	; 0x24
 800d000:	e000      	b.n	800d004 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800d002:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800d004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d006:	4618      	mov	r0, r3
 800d008:	3728      	adds	r7, #40	; 0x28
 800d00a:	46bd      	mov	sp, r7
 800d00c:	bd80      	pop	{r7, pc}
 800d00e:	bf00      	nop
 800d010:	20001ac4 	.word	0x20001ac4
 800d014:	e000ed04 	.word	0xe000ed04

0800d018 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800d018:	b480      	push	{r7}
 800d01a:	b085      	sub	sp, #20
 800d01c:	af00      	add	r7, sp, #0
 800d01e:	60f8      	str	r0, [r7, #12]
 800d020:	60b9      	str	r1, [r7, #8]
 800d022:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	4a07      	ldr	r2, [pc, #28]	; (800d044 <vApplicationGetIdleTaskMemory+0x2c>)
 800d028:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800d02a:	68bb      	ldr	r3, [r7, #8]
 800d02c:	4a06      	ldr	r2, [pc, #24]	; (800d048 <vApplicationGetIdleTaskMemory+0x30>)
 800d02e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d036:	601a      	str	r2, [r3, #0]
}
 800d038:	bf00      	nop
 800d03a:	3714      	adds	r7, #20
 800d03c:	46bd      	mov	sp, r7
 800d03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d042:	4770      	bx	lr
 800d044:	20001ac8 	.word	0x20001ac8
 800d048:	20001b24 	.word	0x20001b24

0800d04c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800d04c:	b480      	push	{r7}
 800d04e:	b085      	sub	sp, #20
 800d050:	af00      	add	r7, sp, #0
 800d052:	60f8      	str	r0, [r7, #12]
 800d054:	60b9      	str	r1, [r7, #8]
 800d056:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	4a07      	ldr	r2, [pc, #28]	; (800d078 <vApplicationGetTimerTaskMemory+0x2c>)
 800d05c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800d05e:	68bb      	ldr	r3, [r7, #8]
 800d060:	4a06      	ldr	r2, [pc, #24]	; (800d07c <vApplicationGetTimerTaskMemory+0x30>)
 800d062:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800d06a:	601a      	str	r2, [r3, #0]
}
 800d06c:	bf00      	nop
 800d06e:	3714      	adds	r7, #20
 800d070:	46bd      	mov	sp, r7
 800d072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d076:	4770      	bx	lr
 800d078:	20002324 	.word	0x20002324
 800d07c:	20002380 	.word	0x20002380

0800d080 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d080:	b580      	push	{r7, lr}
 800d082:	b08a      	sub	sp, #40	; 0x28
 800d084:	af00      	add	r7, sp, #0
 800d086:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d088:	2300      	movs	r3, #0
 800d08a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d08c:	f001 ff98 	bl	800efc0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d090:	4b57      	ldr	r3, [pc, #348]	; (800d1f0 <pvPortMalloc+0x170>)
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	2b00      	cmp	r3, #0
 800d096:	d101      	bne.n	800d09c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d098:	f000 f90c 	bl	800d2b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d09c:	4b55      	ldr	r3, [pc, #340]	; (800d1f4 <pvPortMalloc+0x174>)
 800d09e:	681a      	ldr	r2, [r3, #0]
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	4013      	ands	r3, r2
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	f040 808c 	bne.w	800d1c2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	d01c      	beq.n	800d0ea <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800d0b0:	2208      	movs	r2, #8
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	4413      	add	r3, r2
 800d0b6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	f003 0307 	and.w	r3, r3, #7
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d013      	beq.n	800d0ea <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	f023 0307 	bic.w	r3, r3, #7
 800d0c8:	3308      	adds	r3, #8
 800d0ca:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	f003 0307 	and.w	r3, r3, #7
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	d009      	beq.n	800d0ea <pvPortMalloc+0x6a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800d0d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0da:	f383 8811 	msr	BASEPRI, r3
 800d0de:	f3bf 8f6f 	isb	sy
 800d0e2:	f3bf 8f4f 	dsb	sy
 800d0e6:	617b      	str	r3, [r7, #20]
 800d0e8:	e7fe      	b.n	800d0e8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d068      	beq.n	800d1c2 <pvPortMalloc+0x142>
 800d0f0:	4b41      	ldr	r3, [pc, #260]	; (800d1f8 <pvPortMalloc+0x178>)
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	687a      	ldr	r2, [r7, #4]
 800d0f6:	429a      	cmp	r2, r3
 800d0f8:	d863      	bhi.n	800d1c2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d0fa:	4b40      	ldr	r3, [pc, #256]	; (800d1fc <pvPortMalloc+0x17c>)
 800d0fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d0fe:	4b3f      	ldr	r3, [pc, #252]	; (800d1fc <pvPortMalloc+0x17c>)
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d104:	e004      	b.n	800d110 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800d106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d108:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d10a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d112:	685b      	ldr	r3, [r3, #4]
 800d114:	687a      	ldr	r2, [r7, #4]
 800d116:	429a      	cmp	r2, r3
 800d118:	d903      	bls.n	800d122 <pvPortMalloc+0xa2>
 800d11a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d1f1      	bne.n	800d106 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d122:	4b33      	ldr	r3, [pc, #204]	; (800d1f0 <pvPortMalloc+0x170>)
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d128:	429a      	cmp	r2, r3
 800d12a:	d04a      	beq.n	800d1c2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d12c:	6a3b      	ldr	r3, [r7, #32]
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	2208      	movs	r2, #8
 800d132:	4413      	add	r3, r2
 800d134:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d138:	681a      	ldr	r2, [r3, #0]
 800d13a:	6a3b      	ldr	r3, [r7, #32]
 800d13c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d13e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d140:	685a      	ldr	r2, [r3, #4]
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	1ad2      	subs	r2, r2, r3
 800d146:	2308      	movs	r3, #8
 800d148:	005b      	lsls	r3, r3, #1
 800d14a:	429a      	cmp	r2, r3
 800d14c:	d91e      	bls.n	800d18c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d14e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	4413      	add	r3, r2
 800d154:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d156:	69bb      	ldr	r3, [r7, #24]
 800d158:	f003 0307 	and.w	r3, r3, #7
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d009      	beq.n	800d174 <pvPortMalloc+0xf4>
 800d160:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d164:	f383 8811 	msr	BASEPRI, r3
 800d168:	f3bf 8f6f 	isb	sy
 800d16c:	f3bf 8f4f 	dsb	sy
 800d170:	613b      	str	r3, [r7, #16]
 800d172:	e7fe      	b.n	800d172 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d176:	685a      	ldr	r2, [r3, #4]
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	1ad2      	subs	r2, r2, r3
 800d17c:	69bb      	ldr	r3, [r7, #24]
 800d17e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d182:	687a      	ldr	r2, [r7, #4]
 800d184:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d186:	69b8      	ldr	r0, [r7, #24]
 800d188:	f000 f8f6 	bl	800d378 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d18c:	4b1a      	ldr	r3, [pc, #104]	; (800d1f8 <pvPortMalloc+0x178>)
 800d18e:	681a      	ldr	r2, [r3, #0]
 800d190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d192:	685b      	ldr	r3, [r3, #4]
 800d194:	1ad3      	subs	r3, r2, r3
 800d196:	4a18      	ldr	r2, [pc, #96]	; (800d1f8 <pvPortMalloc+0x178>)
 800d198:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d19a:	4b17      	ldr	r3, [pc, #92]	; (800d1f8 <pvPortMalloc+0x178>)
 800d19c:	681a      	ldr	r2, [r3, #0]
 800d19e:	4b18      	ldr	r3, [pc, #96]	; (800d200 <pvPortMalloc+0x180>)
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	429a      	cmp	r2, r3
 800d1a4:	d203      	bcs.n	800d1ae <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d1a6:	4b14      	ldr	r3, [pc, #80]	; (800d1f8 <pvPortMalloc+0x178>)
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	4a15      	ldr	r2, [pc, #84]	; (800d200 <pvPortMalloc+0x180>)
 800d1ac:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d1ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1b0:	685a      	ldr	r2, [r3, #4]
 800d1b2:	4b10      	ldr	r3, [pc, #64]	; (800d1f4 <pvPortMalloc+0x174>)
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	431a      	orrs	r2, r3
 800d1b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1ba:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d1bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1be:	2200      	movs	r2, #0
 800d1c0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d1c2:	f001 ff0b 	bl	800efdc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d1c6:	69fb      	ldr	r3, [r7, #28]
 800d1c8:	f003 0307 	and.w	r3, r3, #7
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d009      	beq.n	800d1e4 <pvPortMalloc+0x164>
 800d1d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1d4:	f383 8811 	msr	BASEPRI, r3
 800d1d8:	f3bf 8f6f 	isb	sy
 800d1dc:	f3bf 8f4f 	dsb	sy
 800d1e0:	60fb      	str	r3, [r7, #12]
 800d1e2:	e7fe      	b.n	800d1e2 <pvPortMalloc+0x162>
	return pvReturn;
 800d1e4:	69fb      	ldr	r3, [r7, #28]
}
 800d1e6:	4618      	mov	r0, r3
 800d1e8:	3728      	adds	r7, #40	; 0x28
 800d1ea:	46bd      	mov	sp, r7
 800d1ec:	bd80      	pop	{r7, pc}
 800d1ee:	bf00      	nop
 800d1f0:	20006f88 	.word	0x20006f88
 800d1f4:	20006f94 	.word	0x20006f94
 800d1f8:	20006f8c 	.word	0x20006f8c
 800d1fc:	20006f80 	.word	0x20006f80
 800d200:	20006f90 	.word	0x20006f90

0800d204 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d204:	b580      	push	{r7, lr}
 800d206:	b086      	sub	sp, #24
 800d208:	af00      	add	r7, sp, #0
 800d20a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	2b00      	cmp	r3, #0
 800d214:	d046      	beq.n	800d2a4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d216:	2308      	movs	r3, #8
 800d218:	425b      	negs	r3, r3
 800d21a:	697a      	ldr	r2, [r7, #20]
 800d21c:	4413      	add	r3, r2
 800d21e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d220:	697b      	ldr	r3, [r7, #20]
 800d222:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d224:	693b      	ldr	r3, [r7, #16]
 800d226:	685a      	ldr	r2, [r3, #4]
 800d228:	4b20      	ldr	r3, [pc, #128]	; (800d2ac <vPortFree+0xa8>)
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	4013      	ands	r3, r2
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d109      	bne.n	800d246 <vPortFree+0x42>
 800d232:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d236:	f383 8811 	msr	BASEPRI, r3
 800d23a:	f3bf 8f6f 	isb	sy
 800d23e:	f3bf 8f4f 	dsb	sy
 800d242:	60fb      	str	r3, [r7, #12]
 800d244:	e7fe      	b.n	800d244 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d246:	693b      	ldr	r3, [r7, #16]
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d009      	beq.n	800d262 <vPortFree+0x5e>
 800d24e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d252:	f383 8811 	msr	BASEPRI, r3
 800d256:	f3bf 8f6f 	isb	sy
 800d25a:	f3bf 8f4f 	dsb	sy
 800d25e:	60bb      	str	r3, [r7, #8]
 800d260:	e7fe      	b.n	800d260 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d262:	693b      	ldr	r3, [r7, #16]
 800d264:	685a      	ldr	r2, [r3, #4]
 800d266:	4b11      	ldr	r3, [pc, #68]	; (800d2ac <vPortFree+0xa8>)
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	4013      	ands	r3, r2
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d019      	beq.n	800d2a4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d270:	693b      	ldr	r3, [r7, #16]
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	2b00      	cmp	r3, #0
 800d276:	d115      	bne.n	800d2a4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d278:	693b      	ldr	r3, [r7, #16]
 800d27a:	685a      	ldr	r2, [r3, #4]
 800d27c:	4b0b      	ldr	r3, [pc, #44]	; (800d2ac <vPortFree+0xa8>)
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	43db      	mvns	r3, r3
 800d282:	401a      	ands	r2, r3
 800d284:	693b      	ldr	r3, [r7, #16]
 800d286:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d288:	f001 fe9a 	bl	800efc0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d28c:	693b      	ldr	r3, [r7, #16]
 800d28e:	685a      	ldr	r2, [r3, #4]
 800d290:	4b07      	ldr	r3, [pc, #28]	; (800d2b0 <vPortFree+0xac>)
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	4413      	add	r3, r2
 800d296:	4a06      	ldr	r2, [pc, #24]	; (800d2b0 <vPortFree+0xac>)
 800d298:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d29a:	6938      	ldr	r0, [r7, #16]
 800d29c:	f000 f86c 	bl	800d378 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800d2a0:	f001 fe9c 	bl	800efdc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d2a4:	bf00      	nop
 800d2a6:	3718      	adds	r7, #24
 800d2a8:	46bd      	mov	sp, r7
 800d2aa:	bd80      	pop	{r7, pc}
 800d2ac:	20006f94 	.word	0x20006f94
 800d2b0:	20006f8c 	.word	0x20006f8c

0800d2b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d2b4:	b480      	push	{r7}
 800d2b6:	b085      	sub	sp, #20
 800d2b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d2ba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800d2be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d2c0:	4b27      	ldr	r3, [pc, #156]	; (800d360 <prvHeapInit+0xac>)
 800d2c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	f003 0307 	and.w	r3, r3, #7
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d00c      	beq.n	800d2e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	3307      	adds	r3, #7
 800d2d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	f023 0307 	bic.w	r3, r3, #7
 800d2da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d2dc:	68ba      	ldr	r2, [r7, #8]
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	1ad3      	subs	r3, r2, r3
 800d2e2:	4a1f      	ldr	r2, [pc, #124]	; (800d360 <prvHeapInit+0xac>)
 800d2e4:	4413      	add	r3, r2
 800d2e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d2ec:	4a1d      	ldr	r2, [pc, #116]	; (800d364 <prvHeapInit+0xb0>)
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d2f2:	4b1c      	ldr	r3, [pc, #112]	; (800d364 <prvHeapInit+0xb0>)
 800d2f4:	2200      	movs	r2, #0
 800d2f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	68ba      	ldr	r2, [r7, #8]
 800d2fc:	4413      	add	r3, r2
 800d2fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d300:	2208      	movs	r2, #8
 800d302:	68fb      	ldr	r3, [r7, #12]
 800d304:	1a9b      	subs	r3, r3, r2
 800d306:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	f023 0307 	bic.w	r3, r3, #7
 800d30e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	4a15      	ldr	r2, [pc, #84]	; (800d368 <prvHeapInit+0xb4>)
 800d314:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d316:	4b14      	ldr	r3, [pc, #80]	; (800d368 <prvHeapInit+0xb4>)
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	2200      	movs	r2, #0
 800d31c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d31e:	4b12      	ldr	r3, [pc, #72]	; (800d368 <prvHeapInit+0xb4>)
 800d320:	681b      	ldr	r3, [r3, #0]
 800d322:	2200      	movs	r2, #0
 800d324:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d32a:	683b      	ldr	r3, [r7, #0]
 800d32c:	68fa      	ldr	r2, [r7, #12]
 800d32e:	1ad2      	subs	r2, r2, r3
 800d330:	683b      	ldr	r3, [r7, #0]
 800d332:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d334:	4b0c      	ldr	r3, [pc, #48]	; (800d368 <prvHeapInit+0xb4>)
 800d336:	681a      	ldr	r2, [r3, #0]
 800d338:	683b      	ldr	r3, [r7, #0]
 800d33a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d33c:	683b      	ldr	r3, [r7, #0]
 800d33e:	685b      	ldr	r3, [r3, #4]
 800d340:	4a0a      	ldr	r2, [pc, #40]	; (800d36c <prvHeapInit+0xb8>)
 800d342:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d344:	683b      	ldr	r3, [r7, #0]
 800d346:	685b      	ldr	r3, [r3, #4]
 800d348:	4a09      	ldr	r2, [pc, #36]	; (800d370 <prvHeapInit+0xbc>)
 800d34a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d34c:	4b09      	ldr	r3, [pc, #36]	; (800d374 <prvHeapInit+0xc0>)
 800d34e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d352:	601a      	str	r2, [r3, #0]
}
 800d354:	bf00      	nop
 800d356:	3714      	adds	r7, #20
 800d358:	46bd      	mov	sp, r7
 800d35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d35e:	4770      	bx	lr
 800d360:	20003380 	.word	0x20003380
 800d364:	20006f80 	.word	0x20006f80
 800d368:	20006f88 	.word	0x20006f88
 800d36c:	20006f90 	.word	0x20006f90
 800d370:	20006f8c 	.word	0x20006f8c
 800d374:	20006f94 	.word	0x20006f94

0800d378 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d378:	b480      	push	{r7}
 800d37a:	b085      	sub	sp, #20
 800d37c:	af00      	add	r7, sp, #0
 800d37e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d380:	4b28      	ldr	r3, [pc, #160]	; (800d424 <prvInsertBlockIntoFreeList+0xac>)
 800d382:	60fb      	str	r3, [r7, #12]
 800d384:	e002      	b.n	800d38c <prvInsertBlockIntoFreeList+0x14>
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	60fb      	str	r3, [r7, #12]
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	687a      	ldr	r2, [r7, #4]
 800d392:	429a      	cmp	r2, r3
 800d394:	d8f7      	bhi.n	800d386 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	685b      	ldr	r3, [r3, #4]
 800d39e:	68ba      	ldr	r2, [r7, #8]
 800d3a0:	4413      	add	r3, r2
 800d3a2:	687a      	ldr	r2, [r7, #4]
 800d3a4:	429a      	cmp	r2, r3
 800d3a6:	d108      	bne.n	800d3ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d3a8:	68fb      	ldr	r3, [r7, #12]
 800d3aa:	685a      	ldr	r2, [r3, #4]
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	685b      	ldr	r3, [r3, #4]
 800d3b0:	441a      	add	r2, r3
 800d3b2:	68fb      	ldr	r3, [r7, #12]
 800d3b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	685b      	ldr	r3, [r3, #4]
 800d3c2:	68ba      	ldr	r2, [r7, #8]
 800d3c4:	441a      	add	r2, r3
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	429a      	cmp	r2, r3
 800d3cc:	d118      	bne.n	800d400 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	681a      	ldr	r2, [r3, #0]
 800d3d2:	4b15      	ldr	r3, [pc, #84]	; (800d428 <prvInsertBlockIntoFreeList+0xb0>)
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	429a      	cmp	r2, r3
 800d3d8:	d00d      	beq.n	800d3f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	685a      	ldr	r2, [r3, #4]
 800d3de:	68fb      	ldr	r3, [r7, #12]
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	685b      	ldr	r3, [r3, #4]
 800d3e4:	441a      	add	r2, r3
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	681a      	ldr	r2, [r3, #0]
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	601a      	str	r2, [r3, #0]
 800d3f4:	e008      	b.n	800d408 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d3f6:	4b0c      	ldr	r3, [pc, #48]	; (800d428 <prvInsertBlockIntoFreeList+0xb0>)
 800d3f8:	681a      	ldr	r2, [r3, #0]
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	601a      	str	r2, [r3, #0]
 800d3fe:	e003      	b.n	800d408 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d400:	68fb      	ldr	r3, [r7, #12]
 800d402:	681a      	ldr	r2, [r3, #0]
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d408:	68fa      	ldr	r2, [r7, #12]
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	429a      	cmp	r2, r3
 800d40e:	d002      	beq.n	800d416 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d410:	68fb      	ldr	r3, [r7, #12]
 800d412:	687a      	ldr	r2, [r7, #4]
 800d414:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d416:	bf00      	nop
 800d418:	3714      	adds	r7, #20
 800d41a:	46bd      	mov	sp, r7
 800d41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d420:	4770      	bx	lr
 800d422:	bf00      	nop
 800d424:	20006f80 	.word	0x20006f80
 800d428:	20006f88 	.word	0x20006f88

0800d42c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d42c:	b480      	push	{r7}
 800d42e:	b083      	sub	sp, #12
 800d430:	af00      	add	r7, sp, #0
 800d432:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	f103 0208 	add.w	r2, r3, #8
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d444:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	f103 0208 	add.w	r2, r3, #8
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	f103 0208 	add.w	r2, r3, #8
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	2200      	movs	r2, #0
 800d45e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d460:	bf00      	nop
 800d462:	370c      	adds	r7, #12
 800d464:	46bd      	mov	sp, r7
 800d466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d46a:	4770      	bx	lr

0800d46c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d46c:	b480      	push	{r7}
 800d46e:	b083      	sub	sp, #12
 800d470:	af00      	add	r7, sp, #0
 800d472:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	2200      	movs	r2, #0
 800d478:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d47a:	bf00      	nop
 800d47c:	370c      	adds	r7, #12
 800d47e:	46bd      	mov	sp, r7
 800d480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d484:	4770      	bx	lr

0800d486 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d486:	b480      	push	{r7}
 800d488:	b085      	sub	sp, #20
 800d48a:	af00      	add	r7, sp, #0
 800d48c:	6078      	str	r0, [r7, #4]
 800d48e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	685b      	ldr	r3, [r3, #4]
 800d494:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d496:	683b      	ldr	r3, [r7, #0]
 800d498:	68fa      	ldr	r2, [r7, #12]
 800d49a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	689a      	ldr	r2, [r3, #8]
 800d4a0:	683b      	ldr	r3, [r7, #0]
 800d4a2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	689b      	ldr	r3, [r3, #8]
 800d4a8:	683a      	ldr	r2, [r7, #0]
 800d4aa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	683a      	ldr	r2, [r7, #0]
 800d4b0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800d4b2:	683b      	ldr	r3, [r7, #0]
 800d4b4:	687a      	ldr	r2, [r7, #4]
 800d4b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	1c5a      	adds	r2, r3, #1
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	601a      	str	r2, [r3, #0]
}
 800d4c2:	bf00      	nop
 800d4c4:	3714      	adds	r7, #20
 800d4c6:	46bd      	mov	sp, r7
 800d4c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4cc:	4770      	bx	lr

0800d4ce <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d4ce:	b480      	push	{r7}
 800d4d0:	b085      	sub	sp, #20
 800d4d2:	af00      	add	r7, sp, #0
 800d4d4:	6078      	str	r0, [r7, #4]
 800d4d6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d4d8:	683b      	ldr	r3, [r7, #0]
 800d4da:	681b      	ldr	r3, [r3, #0]
 800d4dc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d4de:	68bb      	ldr	r3, [r7, #8]
 800d4e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d4e4:	d103      	bne.n	800d4ee <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	691b      	ldr	r3, [r3, #16]
 800d4ea:	60fb      	str	r3, [r7, #12]
 800d4ec:	e00c      	b.n	800d508 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	3308      	adds	r3, #8
 800d4f2:	60fb      	str	r3, [r7, #12]
 800d4f4:	e002      	b.n	800d4fc <vListInsert+0x2e>
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	685b      	ldr	r3, [r3, #4]
 800d4fa:	60fb      	str	r3, [r7, #12]
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	685b      	ldr	r3, [r3, #4]
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	68ba      	ldr	r2, [r7, #8]
 800d504:	429a      	cmp	r2, r3
 800d506:	d2f6      	bcs.n	800d4f6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d508:	68fb      	ldr	r3, [r7, #12]
 800d50a:	685a      	ldr	r2, [r3, #4]
 800d50c:	683b      	ldr	r3, [r7, #0]
 800d50e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d510:	683b      	ldr	r3, [r7, #0]
 800d512:	685b      	ldr	r3, [r3, #4]
 800d514:	683a      	ldr	r2, [r7, #0]
 800d516:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d518:	683b      	ldr	r3, [r7, #0]
 800d51a:	68fa      	ldr	r2, [r7, #12]
 800d51c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	683a      	ldr	r2, [r7, #0]
 800d522:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800d524:	683b      	ldr	r3, [r7, #0]
 800d526:	687a      	ldr	r2, [r7, #4]
 800d528:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	1c5a      	adds	r2, r3, #1
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	601a      	str	r2, [r3, #0]
}
 800d534:	bf00      	nop
 800d536:	3714      	adds	r7, #20
 800d538:	46bd      	mov	sp, r7
 800d53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d53e:	4770      	bx	lr

0800d540 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d540:	b480      	push	{r7}
 800d542:	b085      	sub	sp, #20
 800d544:	af00      	add	r7, sp, #0
 800d546:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	691b      	ldr	r3, [r3, #16]
 800d54c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	685b      	ldr	r3, [r3, #4]
 800d552:	687a      	ldr	r2, [r7, #4]
 800d554:	6892      	ldr	r2, [r2, #8]
 800d556:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	689b      	ldr	r3, [r3, #8]
 800d55c:	687a      	ldr	r2, [r7, #4]
 800d55e:	6852      	ldr	r2, [r2, #4]
 800d560:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	685b      	ldr	r3, [r3, #4]
 800d566:	687a      	ldr	r2, [r7, #4]
 800d568:	429a      	cmp	r2, r3
 800d56a:	d103      	bne.n	800d574 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	689a      	ldr	r2, [r3, #8]
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	2200      	movs	r2, #0
 800d578:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d57a:	68fb      	ldr	r3, [r7, #12]
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	1e5a      	subs	r2, r3, #1
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	681b      	ldr	r3, [r3, #0]
}
 800d588:	4618      	mov	r0, r3
 800d58a:	3714      	adds	r7, #20
 800d58c:	46bd      	mov	sp, r7
 800d58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d592:	4770      	bx	lr

0800d594 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d594:	b480      	push	{r7}
 800d596:	b085      	sub	sp, #20
 800d598:	af00      	add	r7, sp, #0
 800d59a:	60f8      	str	r0, [r7, #12]
 800d59c:	60b9      	str	r1, [r7, #8]
 800d59e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	3b04      	subs	r3, #4
 800d5a4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d5ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	3b04      	subs	r3, #4
 800d5b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d5b4:	68bb      	ldr	r3, [r7, #8]
 800d5b6:	f023 0201 	bic.w	r2, r3, #1
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	3b04      	subs	r3, #4
 800d5c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d5c4:	4a0c      	ldr	r2, [pc, #48]	; (800d5f8 <pxPortInitialiseStack+0x64>)
 800d5c6:	68fb      	ldr	r3, [r7, #12]
 800d5c8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d5ca:	68fb      	ldr	r3, [r7, #12]
 800d5cc:	3b14      	subs	r3, #20
 800d5ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d5d0:	687a      	ldr	r2, [r7, #4]
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	3b04      	subs	r3, #4
 800d5da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d5dc:	68fb      	ldr	r3, [r7, #12]
 800d5de:	f06f 0202 	mvn.w	r2, #2
 800d5e2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d5e4:	68fb      	ldr	r3, [r7, #12]
 800d5e6:	3b20      	subs	r3, #32
 800d5e8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d5ea:	68fb      	ldr	r3, [r7, #12]
}
 800d5ec:	4618      	mov	r0, r3
 800d5ee:	3714      	adds	r7, #20
 800d5f0:	46bd      	mov	sp, r7
 800d5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5f6:	4770      	bx	lr
 800d5f8:	0800d5fd 	.word	0x0800d5fd

0800d5fc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d5fc:	b480      	push	{r7}
 800d5fe:	b085      	sub	sp, #20
 800d600:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d602:	2300      	movs	r3, #0
 800d604:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d606:	4b11      	ldr	r3, [pc, #68]	; (800d64c <prvTaskExitError+0x50>)
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d60e:	d009      	beq.n	800d624 <prvTaskExitError+0x28>
 800d610:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d614:	f383 8811 	msr	BASEPRI, r3
 800d618:	f3bf 8f6f 	isb	sy
 800d61c:	f3bf 8f4f 	dsb	sy
 800d620:	60fb      	str	r3, [r7, #12]
 800d622:	e7fe      	b.n	800d622 <prvTaskExitError+0x26>
 800d624:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d628:	f383 8811 	msr	BASEPRI, r3
 800d62c:	f3bf 8f6f 	isb	sy
 800d630:	f3bf 8f4f 	dsb	sy
 800d634:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d636:	bf00      	nop
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d0fc      	beq.n	800d638 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d63e:	bf00      	nop
 800d640:	3714      	adds	r7, #20
 800d642:	46bd      	mov	sp, r7
 800d644:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d648:	4770      	bx	lr
 800d64a:	bf00      	nop
 800d64c:	20000024 	.word	0x20000024

0800d650 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d650:	4b07      	ldr	r3, [pc, #28]	; (800d670 <pxCurrentTCBConst2>)
 800d652:	6819      	ldr	r1, [r3, #0]
 800d654:	6808      	ldr	r0, [r1, #0]
 800d656:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d65a:	f380 8809 	msr	PSP, r0
 800d65e:	f3bf 8f6f 	isb	sy
 800d662:	f04f 0000 	mov.w	r0, #0
 800d666:	f380 8811 	msr	BASEPRI, r0
 800d66a:	4770      	bx	lr
 800d66c:	f3af 8000 	nop.w

0800d670 <pxCurrentTCBConst2>:
 800d670:	20006fa0 	.word	0x20006fa0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d674:	bf00      	nop
 800d676:	bf00      	nop

0800d678 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d678:	4808      	ldr	r0, [pc, #32]	; (800d69c <prvPortStartFirstTask+0x24>)
 800d67a:	6800      	ldr	r0, [r0, #0]
 800d67c:	6800      	ldr	r0, [r0, #0]
 800d67e:	f380 8808 	msr	MSP, r0
 800d682:	f04f 0000 	mov.w	r0, #0
 800d686:	f380 8814 	msr	CONTROL, r0
 800d68a:	b662      	cpsie	i
 800d68c:	b661      	cpsie	f
 800d68e:	f3bf 8f4f 	dsb	sy
 800d692:	f3bf 8f6f 	isb	sy
 800d696:	df00      	svc	0
 800d698:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d69a:	bf00      	nop
 800d69c:	e000ed08 	.word	0xe000ed08

0800d6a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d6a0:	b580      	push	{r7, lr}
 800d6a2:	b086      	sub	sp, #24
 800d6a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d6a6:	4b44      	ldr	r3, [pc, #272]	; (800d7b8 <xPortStartScheduler+0x118>)
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	4a44      	ldr	r2, [pc, #272]	; (800d7bc <xPortStartScheduler+0x11c>)
 800d6ac:	4293      	cmp	r3, r2
 800d6ae:	d109      	bne.n	800d6c4 <xPortStartScheduler+0x24>
 800d6b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6b4:	f383 8811 	msr	BASEPRI, r3
 800d6b8:	f3bf 8f6f 	isb	sy
 800d6bc:	f3bf 8f4f 	dsb	sy
 800d6c0:	613b      	str	r3, [r7, #16]
 800d6c2:	e7fe      	b.n	800d6c2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d6c4:	4b3c      	ldr	r3, [pc, #240]	; (800d7b8 <xPortStartScheduler+0x118>)
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	4a3d      	ldr	r2, [pc, #244]	; (800d7c0 <xPortStartScheduler+0x120>)
 800d6ca:	4293      	cmp	r3, r2
 800d6cc:	d109      	bne.n	800d6e2 <xPortStartScheduler+0x42>
 800d6ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6d2:	f383 8811 	msr	BASEPRI, r3
 800d6d6:	f3bf 8f6f 	isb	sy
 800d6da:	f3bf 8f4f 	dsb	sy
 800d6de:	60fb      	str	r3, [r7, #12]
 800d6e0:	e7fe      	b.n	800d6e0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d6e2:	4b38      	ldr	r3, [pc, #224]	; (800d7c4 <xPortStartScheduler+0x124>)
 800d6e4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d6e6:	697b      	ldr	r3, [r7, #20]
 800d6e8:	781b      	ldrb	r3, [r3, #0]
 800d6ea:	b2db      	uxtb	r3, r3
 800d6ec:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d6ee:	697b      	ldr	r3, [r7, #20]
 800d6f0:	22ff      	movs	r2, #255	; 0xff
 800d6f2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d6f4:	697b      	ldr	r3, [r7, #20]
 800d6f6:	781b      	ldrb	r3, [r3, #0]
 800d6f8:	b2db      	uxtb	r3, r3
 800d6fa:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d6fc:	78fb      	ldrb	r3, [r7, #3]
 800d6fe:	b2db      	uxtb	r3, r3
 800d700:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d704:	b2da      	uxtb	r2, r3
 800d706:	4b30      	ldr	r3, [pc, #192]	; (800d7c8 <xPortStartScheduler+0x128>)
 800d708:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d70a:	4b30      	ldr	r3, [pc, #192]	; (800d7cc <xPortStartScheduler+0x12c>)
 800d70c:	2207      	movs	r2, #7
 800d70e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d710:	e009      	b.n	800d726 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800d712:	4b2e      	ldr	r3, [pc, #184]	; (800d7cc <xPortStartScheduler+0x12c>)
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	3b01      	subs	r3, #1
 800d718:	4a2c      	ldr	r2, [pc, #176]	; (800d7cc <xPortStartScheduler+0x12c>)
 800d71a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d71c:	78fb      	ldrb	r3, [r7, #3]
 800d71e:	b2db      	uxtb	r3, r3
 800d720:	005b      	lsls	r3, r3, #1
 800d722:	b2db      	uxtb	r3, r3
 800d724:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d726:	78fb      	ldrb	r3, [r7, #3]
 800d728:	b2db      	uxtb	r3, r3
 800d72a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d72e:	2b80      	cmp	r3, #128	; 0x80
 800d730:	d0ef      	beq.n	800d712 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d732:	4b26      	ldr	r3, [pc, #152]	; (800d7cc <xPortStartScheduler+0x12c>)
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	f1c3 0307 	rsb	r3, r3, #7
 800d73a:	2b04      	cmp	r3, #4
 800d73c:	d009      	beq.n	800d752 <xPortStartScheduler+0xb2>
 800d73e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d742:	f383 8811 	msr	BASEPRI, r3
 800d746:	f3bf 8f6f 	isb	sy
 800d74a:	f3bf 8f4f 	dsb	sy
 800d74e:	60bb      	str	r3, [r7, #8]
 800d750:	e7fe      	b.n	800d750 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d752:	4b1e      	ldr	r3, [pc, #120]	; (800d7cc <xPortStartScheduler+0x12c>)
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	021b      	lsls	r3, r3, #8
 800d758:	4a1c      	ldr	r2, [pc, #112]	; (800d7cc <xPortStartScheduler+0x12c>)
 800d75a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d75c:	4b1b      	ldr	r3, [pc, #108]	; (800d7cc <xPortStartScheduler+0x12c>)
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d764:	4a19      	ldr	r2, [pc, #100]	; (800d7cc <xPortStartScheduler+0x12c>)
 800d766:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	b2da      	uxtb	r2, r3
 800d76c:	697b      	ldr	r3, [r7, #20]
 800d76e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d770:	4b17      	ldr	r3, [pc, #92]	; (800d7d0 <xPortStartScheduler+0x130>)
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	4a16      	ldr	r2, [pc, #88]	; (800d7d0 <xPortStartScheduler+0x130>)
 800d776:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d77a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d77c:	4b14      	ldr	r3, [pc, #80]	; (800d7d0 <xPortStartScheduler+0x130>)
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	4a13      	ldr	r2, [pc, #76]	; (800d7d0 <xPortStartScheduler+0x130>)
 800d782:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d786:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d788:	f000 f8d6 	bl	800d938 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d78c:	4b11      	ldr	r3, [pc, #68]	; (800d7d4 <xPortStartScheduler+0x134>)
 800d78e:	2200      	movs	r2, #0
 800d790:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d792:	f000 f8f5 	bl	800d980 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d796:	4b10      	ldr	r3, [pc, #64]	; (800d7d8 <xPortStartScheduler+0x138>)
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	4a0f      	ldr	r2, [pc, #60]	; (800d7d8 <xPortStartScheduler+0x138>)
 800d79c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d7a0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d7a2:	f7ff ff69 	bl	800d678 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d7a6:	f001 fd8f 	bl	800f2c8 <vTaskSwitchContext>
	prvTaskExitError();
 800d7aa:	f7ff ff27 	bl	800d5fc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d7ae:	2300      	movs	r3, #0
}
 800d7b0:	4618      	mov	r0, r3
 800d7b2:	3718      	adds	r7, #24
 800d7b4:	46bd      	mov	sp, r7
 800d7b6:	bd80      	pop	{r7, pc}
 800d7b8:	e000ed00 	.word	0xe000ed00
 800d7bc:	410fc271 	.word	0x410fc271
 800d7c0:	410fc270 	.word	0x410fc270
 800d7c4:	e000e400 	.word	0xe000e400
 800d7c8:	20006f98 	.word	0x20006f98
 800d7cc:	20006f9c 	.word	0x20006f9c
 800d7d0:	e000ed20 	.word	0xe000ed20
 800d7d4:	20000024 	.word	0x20000024
 800d7d8:	e000ef34 	.word	0xe000ef34

0800d7dc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d7dc:	b480      	push	{r7}
 800d7de:	b083      	sub	sp, #12
 800d7e0:	af00      	add	r7, sp, #0
 800d7e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7e6:	f383 8811 	msr	BASEPRI, r3
 800d7ea:	f3bf 8f6f 	isb	sy
 800d7ee:	f3bf 8f4f 	dsb	sy
 800d7f2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d7f4:	4b0e      	ldr	r3, [pc, #56]	; (800d830 <vPortEnterCritical+0x54>)
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	3301      	adds	r3, #1
 800d7fa:	4a0d      	ldr	r2, [pc, #52]	; (800d830 <vPortEnterCritical+0x54>)
 800d7fc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d7fe:	4b0c      	ldr	r3, [pc, #48]	; (800d830 <vPortEnterCritical+0x54>)
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	2b01      	cmp	r3, #1
 800d804:	d10e      	bne.n	800d824 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d806:	4b0b      	ldr	r3, [pc, #44]	; (800d834 <vPortEnterCritical+0x58>)
 800d808:	681b      	ldr	r3, [r3, #0]
 800d80a:	b2db      	uxtb	r3, r3
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d009      	beq.n	800d824 <vPortEnterCritical+0x48>
 800d810:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d814:	f383 8811 	msr	BASEPRI, r3
 800d818:	f3bf 8f6f 	isb	sy
 800d81c:	f3bf 8f4f 	dsb	sy
 800d820:	603b      	str	r3, [r7, #0]
 800d822:	e7fe      	b.n	800d822 <vPortEnterCritical+0x46>
	}
}
 800d824:	bf00      	nop
 800d826:	370c      	adds	r7, #12
 800d828:	46bd      	mov	sp, r7
 800d82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d82e:	4770      	bx	lr
 800d830:	20000024 	.word	0x20000024
 800d834:	e000ed04 	.word	0xe000ed04

0800d838 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d838:	b480      	push	{r7}
 800d83a:	b083      	sub	sp, #12
 800d83c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d83e:	4b11      	ldr	r3, [pc, #68]	; (800d884 <vPortExitCritical+0x4c>)
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	2b00      	cmp	r3, #0
 800d844:	d109      	bne.n	800d85a <vPortExitCritical+0x22>
 800d846:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d84a:	f383 8811 	msr	BASEPRI, r3
 800d84e:	f3bf 8f6f 	isb	sy
 800d852:	f3bf 8f4f 	dsb	sy
 800d856:	607b      	str	r3, [r7, #4]
 800d858:	e7fe      	b.n	800d858 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800d85a:	4b0a      	ldr	r3, [pc, #40]	; (800d884 <vPortExitCritical+0x4c>)
 800d85c:	681b      	ldr	r3, [r3, #0]
 800d85e:	3b01      	subs	r3, #1
 800d860:	4a08      	ldr	r2, [pc, #32]	; (800d884 <vPortExitCritical+0x4c>)
 800d862:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d864:	4b07      	ldr	r3, [pc, #28]	; (800d884 <vPortExitCritical+0x4c>)
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d104      	bne.n	800d876 <vPortExitCritical+0x3e>
 800d86c:	2300      	movs	r3, #0
 800d86e:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d870:	683b      	ldr	r3, [r7, #0]
 800d872:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800d876:	bf00      	nop
 800d878:	370c      	adds	r7, #12
 800d87a:	46bd      	mov	sp, r7
 800d87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d880:	4770      	bx	lr
 800d882:	bf00      	nop
 800d884:	20000024 	.word	0x20000024
	...

0800d890 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d890:	f3ef 8009 	mrs	r0, PSP
 800d894:	f3bf 8f6f 	isb	sy
 800d898:	4b15      	ldr	r3, [pc, #84]	; (800d8f0 <pxCurrentTCBConst>)
 800d89a:	681a      	ldr	r2, [r3, #0]
 800d89c:	f01e 0f10 	tst.w	lr, #16
 800d8a0:	bf08      	it	eq
 800d8a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d8a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8aa:	6010      	str	r0, [r2, #0]
 800d8ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d8b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d8b4:	f380 8811 	msr	BASEPRI, r0
 800d8b8:	f3bf 8f4f 	dsb	sy
 800d8bc:	f3bf 8f6f 	isb	sy
 800d8c0:	f001 fd02 	bl	800f2c8 <vTaskSwitchContext>
 800d8c4:	f04f 0000 	mov.w	r0, #0
 800d8c8:	f380 8811 	msr	BASEPRI, r0
 800d8cc:	bc09      	pop	{r0, r3}
 800d8ce:	6819      	ldr	r1, [r3, #0]
 800d8d0:	6808      	ldr	r0, [r1, #0]
 800d8d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8d6:	f01e 0f10 	tst.w	lr, #16
 800d8da:	bf08      	it	eq
 800d8dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d8e0:	f380 8809 	msr	PSP, r0
 800d8e4:	f3bf 8f6f 	isb	sy
 800d8e8:	4770      	bx	lr
 800d8ea:	bf00      	nop
 800d8ec:	f3af 8000 	nop.w

0800d8f0 <pxCurrentTCBConst>:
 800d8f0:	20006fa0 	.word	0x20006fa0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d8f4:	bf00      	nop
 800d8f6:	bf00      	nop

0800d8f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d8f8:	b580      	push	{r7, lr}
 800d8fa:	b082      	sub	sp, #8
 800d8fc:	af00      	add	r7, sp, #0
	__asm volatile
 800d8fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d902:	f383 8811 	msr	BASEPRI, r3
 800d906:	f3bf 8f6f 	isb	sy
 800d90a:	f3bf 8f4f 	dsb	sy
 800d90e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d910:	f001 fc22 	bl	800f158 <xTaskIncrementTick>
 800d914:	4603      	mov	r3, r0
 800d916:	2b00      	cmp	r3, #0
 800d918:	d003      	beq.n	800d922 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d91a:	4b06      	ldr	r3, [pc, #24]	; (800d934 <SysTick_Handler+0x3c>)
 800d91c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d920:	601a      	str	r2, [r3, #0]
 800d922:	2300      	movs	r3, #0
 800d924:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d926:	683b      	ldr	r3, [r7, #0]
 800d928:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800d92c:	bf00      	nop
 800d92e:	3708      	adds	r7, #8
 800d930:	46bd      	mov	sp, r7
 800d932:	bd80      	pop	{r7, pc}
 800d934:	e000ed04 	.word	0xe000ed04

0800d938 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d938:	b480      	push	{r7}
 800d93a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d93c:	4b0b      	ldr	r3, [pc, #44]	; (800d96c <vPortSetupTimerInterrupt+0x34>)
 800d93e:	2200      	movs	r2, #0
 800d940:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d942:	4b0b      	ldr	r3, [pc, #44]	; (800d970 <vPortSetupTimerInterrupt+0x38>)
 800d944:	2200      	movs	r2, #0
 800d946:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d948:	4b0a      	ldr	r3, [pc, #40]	; (800d974 <vPortSetupTimerInterrupt+0x3c>)
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	4a0a      	ldr	r2, [pc, #40]	; (800d978 <vPortSetupTimerInterrupt+0x40>)
 800d94e:	fba2 2303 	umull	r2, r3, r2, r3
 800d952:	099b      	lsrs	r3, r3, #6
 800d954:	4a09      	ldr	r2, [pc, #36]	; (800d97c <vPortSetupTimerInterrupt+0x44>)
 800d956:	3b01      	subs	r3, #1
 800d958:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d95a:	4b04      	ldr	r3, [pc, #16]	; (800d96c <vPortSetupTimerInterrupt+0x34>)
 800d95c:	2207      	movs	r2, #7
 800d95e:	601a      	str	r2, [r3, #0]
}
 800d960:	bf00      	nop
 800d962:	46bd      	mov	sp, r7
 800d964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d968:	4770      	bx	lr
 800d96a:	bf00      	nop
 800d96c:	e000e010 	.word	0xe000e010
 800d970:	e000e018 	.word	0xe000e018
 800d974:	20000000 	.word	0x20000000
 800d978:	10624dd3 	.word	0x10624dd3
 800d97c:	e000e014 	.word	0xe000e014

0800d980 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d980:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d990 <vPortEnableVFP+0x10>
 800d984:	6801      	ldr	r1, [r0, #0]
 800d986:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d98a:	6001      	str	r1, [r0, #0]
 800d98c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d98e:	bf00      	nop
 800d990:	e000ed88 	.word	0xe000ed88

0800d994 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d994:	b480      	push	{r7}
 800d996:	b085      	sub	sp, #20
 800d998:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d99a:	f3ef 8305 	mrs	r3, IPSR
 800d99e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	2b0f      	cmp	r3, #15
 800d9a4:	d913      	bls.n	800d9ce <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d9a6:	4a16      	ldr	r2, [pc, #88]	; (800da00 <vPortValidateInterruptPriority+0x6c>)
 800d9a8:	68fb      	ldr	r3, [r7, #12]
 800d9aa:	4413      	add	r3, r2
 800d9ac:	781b      	ldrb	r3, [r3, #0]
 800d9ae:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d9b0:	4b14      	ldr	r3, [pc, #80]	; (800da04 <vPortValidateInterruptPriority+0x70>)
 800d9b2:	781b      	ldrb	r3, [r3, #0]
 800d9b4:	7afa      	ldrb	r2, [r7, #11]
 800d9b6:	429a      	cmp	r2, r3
 800d9b8:	d209      	bcs.n	800d9ce <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800d9ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9be:	f383 8811 	msr	BASEPRI, r3
 800d9c2:	f3bf 8f6f 	isb	sy
 800d9c6:	f3bf 8f4f 	dsb	sy
 800d9ca:	607b      	str	r3, [r7, #4]
 800d9cc:	e7fe      	b.n	800d9cc <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d9ce:	4b0e      	ldr	r3, [pc, #56]	; (800da08 <vPortValidateInterruptPriority+0x74>)
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d9d6:	4b0d      	ldr	r3, [pc, #52]	; (800da0c <vPortValidateInterruptPriority+0x78>)
 800d9d8:	681b      	ldr	r3, [r3, #0]
 800d9da:	429a      	cmp	r2, r3
 800d9dc:	d909      	bls.n	800d9f2 <vPortValidateInterruptPriority+0x5e>
 800d9de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9e2:	f383 8811 	msr	BASEPRI, r3
 800d9e6:	f3bf 8f6f 	isb	sy
 800d9ea:	f3bf 8f4f 	dsb	sy
 800d9ee:	603b      	str	r3, [r7, #0]
 800d9f0:	e7fe      	b.n	800d9f0 <vPortValidateInterruptPriority+0x5c>
	}
 800d9f2:	bf00      	nop
 800d9f4:	3714      	adds	r7, #20
 800d9f6:	46bd      	mov	sp, r7
 800d9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9fc:	4770      	bx	lr
 800d9fe:	bf00      	nop
 800da00:	e000e3f0 	.word	0xe000e3f0
 800da04:	20006f98 	.word	0x20006f98
 800da08:	e000ed0c 	.word	0xe000ed0c
 800da0c:	20006f9c 	.word	0x20006f9c

0800da10 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800da10:	b580      	push	{r7, lr}
 800da12:	b084      	sub	sp, #16
 800da14:	af00      	add	r7, sp, #0
 800da16:	6078      	str	r0, [r7, #4]
 800da18:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800da1e:	68fb      	ldr	r3, [r7, #12]
 800da20:	2b00      	cmp	r3, #0
 800da22:	d109      	bne.n	800da38 <xQueueGenericReset+0x28>
 800da24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da28:	f383 8811 	msr	BASEPRI, r3
 800da2c:	f3bf 8f6f 	isb	sy
 800da30:	f3bf 8f4f 	dsb	sy
 800da34:	60bb      	str	r3, [r7, #8]
 800da36:	e7fe      	b.n	800da36 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 800da38:	f7ff fed0 	bl	800d7dc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800da3c:	68fb      	ldr	r3, [r7, #12]
 800da3e:	681a      	ldr	r2, [r3, #0]
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800da44:	68f9      	ldr	r1, [r7, #12]
 800da46:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800da48:	fb01 f303 	mul.w	r3, r1, r3
 800da4c:	441a      	add	r2, r3
 800da4e:	68fb      	ldr	r3, [r7, #12]
 800da50:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	2200      	movs	r2, #0
 800da56:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	681a      	ldr	r2, [r3, #0]
 800da5c:	68fb      	ldr	r3, [r7, #12]
 800da5e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	681a      	ldr	r2, [r3, #0]
 800da64:	68fb      	ldr	r3, [r7, #12]
 800da66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800da68:	3b01      	subs	r3, #1
 800da6a:	68f9      	ldr	r1, [r7, #12]
 800da6c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800da6e:	fb01 f303 	mul.w	r3, r1, r3
 800da72:	441a      	add	r2, r3
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	22ff      	movs	r2, #255	; 0xff
 800da7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800da80:	68fb      	ldr	r3, [r7, #12]
 800da82:	22ff      	movs	r2, #255	; 0xff
 800da84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800da88:	683b      	ldr	r3, [r7, #0]
 800da8a:	2b00      	cmp	r3, #0
 800da8c:	d114      	bne.n	800dab8 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	691b      	ldr	r3, [r3, #16]
 800da92:	2b00      	cmp	r3, #0
 800da94:	d01a      	beq.n	800dacc <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	3310      	adds	r3, #16
 800da9a:	4618      	mov	r0, r3
 800da9c:	f001 fcbe 	bl	800f41c <xTaskRemoveFromEventList>
 800daa0:	4603      	mov	r3, r0
 800daa2:	2b00      	cmp	r3, #0
 800daa4:	d012      	beq.n	800dacc <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800daa6:	4b0d      	ldr	r3, [pc, #52]	; (800dadc <xQueueGenericReset+0xcc>)
 800daa8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800daac:	601a      	str	r2, [r3, #0]
 800daae:	f3bf 8f4f 	dsb	sy
 800dab2:	f3bf 8f6f 	isb	sy
 800dab6:	e009      	b.n	800dacc <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	3310      	adds	r3, #16
 800dabc:	4618      	mov	r0, r3
 800dabe:	f7ff fcb5 	bl	800d42c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800dac2:	68fb      	ldr	r3, [r7, #12]
 800dac4:	3324      	adds	r3, #36	; 0x24
 800dac6:	4618      	mov	r0, r3
 800dac8:	f7ff fcb0 	bl	800d42c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800dacc:	f7ff feb4 	bl	800d838 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800dad0:	2301      	movs	r3, #1
}
 800dad2:	4618      	mov	r0, r3
 800dad4:	3710      	adds	r7, #16
 800dad6:	46bd      	mov	sp, r7
 800dad8:	bd80      	pop	{r7, pc}
 800dada:	bf00      	nop
 800dadc:	e000ed04 	.word	0xe000ed04

0800dae0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800dae0:	b580      	push	{r7, lr}
 800dae2:	b08e      	sub	sp, #56	; 0x38
 800dae4:	af02      	add	r7, sp, #8
 800dae6:	60f8      	str	r0, [r7, #12]
 800dae8:	60b9      	str	r1, [r7, #8]
 800daea:	607a      	str	r2, [r7, #4]
 800daec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d109      	bne.n	800db08 <xQueueGenericCreateStatic+0x28>
 800daf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800daf8:	f383 8811 	msr	BASEPRI, r3
 800dafc:	f3bf 8f6f 	isb	sy
 800db00:	f3bf 8f4f 	dsb	sy
 800db04:	62bb      	str	r3, [r7, #40]	; 0x28
 800db06:	e7fe      	b.n	800db06 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800db08:	683b      	ldr	r3, [r7, #0]
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d109      	bne.n	800db22 <xQueueGenericCreateStatic+0x42>
 800db0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db12:	f383 8811 	msr	BASEPRI, r3
 800db16:	f3bf 8f6f 	isb	sy
 800db1a:	f3bf 8f4f 	dsb	sy
 800db1e:	627b      	str	r3, [r7, #36]	; 0x24
 800db20:	e7fe      	b.n	800db20 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	2b00      	cmp	r3, #0
 800db26:	d002      	beq.n	800db2e <xQueueGenericCreateStatic+0x4e>
 800db28:	68bb      	ldr	r3, [r7, #8]
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d001      	beq.n	800db32 <xQueueGenericCreateStatic+0x52>
 800db2e:	2301      	movs	r3, #1
 800db30:	e000      	b.n	800db34 <xQueueGenericCreateStatic+0x54>
 800db32:	2300      	movs	r3, #0
 800db34:	2b00      	cmp	r3, #0
 800db36:	d109      	bne.n	800db4c <xQueueGenericCreateStatic+0x6c>
 800db38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db3c:	f383 8811 	msr	BASEPRI, r3
 800db40:	f3bf 8f6f 	isb	sy
 800db44:	f3bf 8f4f 	dsb	sy
 800db48:	623b      	str	r3, [r7, #32]
 800db4a:	e7fe      	b.n	800db4a <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d102      	bne.n	800db58 <xQueueGenericCreateStatic+0x78>
 800db52:	68bb      	ldr	r3, [r7, #8]
 800db54:	2b00      	cmp	r3, #0
 800db56:	d101      	bne.n	800db5c <xQueueGenericCreateStatic+0x7c>
 800db58:	2301      	movs	r3, #1
 800db5a:	e000      	b.n	800db5e <xQueueGenericCreateStatic+0x7e>
 800db5c:	2300      	movs	r3, #0
 800db5e:	2b00      	cmp	r3, #0
 800db60:	d109      	bne.n	800db76 <xQueueGenericCreateStatic+0x96>
 800db62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db66:	f383 8811 	msr	BASEPRI, r3
 800db6a:	f3bf 8f6f 	isb	sy
 800db6e:	f3bf 8f4f 	dsb	sy
 800db72:	61fb      	str	r3, [r7, #28]
 800db74:	e7fe      	b.n	800db74 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800db76:	2350      	movs	r3, #80	; 0x50
 800db78:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800db7a:	697b      	ldr	r3, [r7, #20]
 800db7c:	2b50      	cmp	r3, #80	; 0x50
 800db7e:	d009      	beq.n	800db94 <xQueueGenericCreateStatic+0xb4>
 800db80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db84:	f383 8811 	msr	BASEPRI, r3
 800db88:	f3bf 8f6f 	isb	sy
 800db8c:	f3bf 8f4f 	dsb	sy
 800db90:	61bb      	str	r3, [r7, #24]
 800db92:	e7fe      	b.n	800db92 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800db94:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800db96:	683b      	ldr	r3, [r7, #0]
 800db98:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800db9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d00d      	beq.n	800dbbc <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800dba0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dba2:	2201      	movs	r2, #1
 800dba4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800dba8:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800dbac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbae:	9300      	str	r3, [sp, #0]
 800dbb0:	4613      	mov	r3, r2
 800dbb2:	687a      	ldr	r2, [r7, #4]
 800dbb4:	68b9      	ldr	r1, [r7, #8]
 800dbb6:	68f8      	ldr	r0, [r7, #12]
 800dbb8:	f000 f844 	bl	800dc44 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800dbbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800dbbe:	4618      	mov	r0, r3
 800dbc0:	3730      	adds	r7, #48	; 0x30
 800dbc2:	46bd      	mov	sp, r7
 800dbc4:	bd80      	pop	{r7, pc}

0800dbc6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800dbc6:	b580      	push	{r7, lr}
 800dbc8:	b08a      	sub	sp, #40	; 0x28
 800dbca:	af02      	add	r7, sp, #8
 800dbcc:	60f8      	str	r0, [r7, #12]
 800dbce:	60b9      	str	r1, [r7, #8]
 800dbd0:	4613      	mov	r3, r2
 800dbd2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800dbd4:	68fb      	ldr	r3, [r7, #12]
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d109      	bne.n	800dbee <xQueueGenericCreate+0x28>
 800dbda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbde:	f383 8811 	msr	BASEPRI, r3
 800dbe2:	f3bf 8f6f 	isb	sy
 800dbe6:	f3bf 8f4f 	dsb	sy
 800dbea:	613b      	str	r3, [r7, #16]
 800dbec:	e7fe      	b.n	800dbec <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800dbee:	68bb      	ldr	r3, [r7, #8]
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d102      	bne.n	800dbfa <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800dbf4:	2300      	movs	r3, #0
 800dbf6:	61fb      	str	r3, [r7, #28]
 800dbf8:	e004      	b.n	800dc04 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dbfa:	68fb      	ldr	r3, [r7, #12]
 800dbfc:	68ba      	ldr	r2, [r7, #8]
 800dbfe:	fb02 f303 	mul.w	r3, r2, r3
 800dc02:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800dc04:	69fb      	ldr	r3, [r7, #28]
 800dc06:	3350      	adds	r3, #80	; 0x50
 800dc08:	4618      	mov	r0, r3
 800dc0a:	f7ff fa39 	bl	800d080 <pvPortMalloc>
 800dc0e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800dc10:	69bb      	ldr	r3, [r7, #24]
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d011      	beq.n	800dc3a <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800dc16:	69bb      	ldr	r3, [r7, #24]
 800dc18:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800dc1a:	697b      	ldr	r3, [r7, #20]
 800dc1c:	3350      	adds	r3, #80	; 0x50
 800dc1e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800dc20:	69bb      	ldr	r3, [r7, #24]
 800dc22:	2200      	movs	r2, #0
 800dc24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800dc28:	79fa      	ldrb	r2, [r7, #7]
 800dc2a:	69bb      	ldr	r3, [r7, #24]
 800dc2c:	9300      	str	r3, [sp, #0]
 800dc2e:	4613      	mov	r3, r2
 800dc30:	697a      	ldr	r2, [r7, #20]
 800dc32:	68b9      	ldr	r1, [r7, #8]
 800dc34:	68f8      	ldr	r0, [r7, #12]
 800dc36:	f000 f805 	bl	800dc44 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800dc3a:	69bb      	ldr	r3, [r7, #24]
	}
 800dc3c:	4618      	mov	r0, r3
 800dc3e:	3720      	adds	r7, #32
 800dc40:	46bd      	mov	sp, r7
 800dc42:	bd80      	pop	{r7, pc}

0800dc44 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800dc44:	b580      	push	{r7, lr}
 800dc46:	b084      	sub	sp, #16
 800dc48:	af00      	add	r7, sp, #0
 800dc4a:	60f8      	str	r0, [r7, #12]
 800dc4c:	60b9      	str	r1, [r7, #8]
 800dc4e:	607a      	str	r2, [r7, #4]
 800dc50:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800dc52:	68bb      	ldr	r3, [r7, #8]
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	d103      	bne.n	800dc60 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800dc58:	69bb      	ldr	r3, [r7, #24]
 800dc5a:	69ba      	ldr	r2, [r7, #24]
 800dc5c:	601a      	str	r2, [r3, #0]
 800dc5e:	e002      	b.n	800dc66 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800dc60:	69bb      	ldr	r3, [r7, #24]
 800dc62:	687a      	ldr	r2, [r7, #4]
 800dc64:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800dc66:	69bb      	ldr	r3, [r7, #24]
 800dc68:	68fa      	ldr	r2, [r7, #12]
 800dc6a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800dc6c:	69bb      	ldr	r3, [r7, #24]
 800dc6e:	68ba      	ldr	r2, [r7, #8]
 800dc70:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800dc72:	2101      	movs	r1, #1
 800dc74:	69b8      	ldr	r0, [r7, #24]
 800dc76:	f7ff fecb 	bl	800da10 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800dc7a:	69bb      	ldr	r3, [r7, #24]
 800dc7c:	78fa      	ldrb	r2, [r7, #3]
 800dc7e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800dc82:	bf00      	nop
 800dc84:	3710      	adds	r7, #16
 800dc86:	46bd      	mov	sp, r7
 800dc88:	bd80      	pop	{r7, pc}

0800dc8a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800dc8a:	b580      	push	{r7, lr}
 800dc8c:	b082      	sub	sp, #8
 800dc8e:	af00      	add	r7, sp, #0
 800dc90:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d00e      	beq.n	800dcb6 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	2200      	movs	r2, #0
 800dc9c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	2200      	movs	r2, #0
 800dca2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	2200      	movs	r2, #0
 800dca8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800dcaa:	2300      	movs	r3, #0
 800dcac:	2200      	movs	r2, #0
 800dcae:	2100      	movs	r1, #0
 800dcb0:	6878      	ldr	r0, [r7, #4]
 800dcb2:	f000 f905 	bl	800dec0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800dcb6:	bf00      	nop
 800dcb8:	3708      	adds	r7, #8
 800dcba:	46bd      	mov	sp, r7
 800dcbc:	bd80      	pop	{r7, pc}

0800dcbe <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800dcbe:	b580      	push	{r7, lr}
 800dcc0:	b086      	sub	sp, #24
 800dcc2:	af00      	add	r7, sp, #0
 800dcc4:	4603      	mov	r3, r0
 800dcc6:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800dcc8:	2301      	movs	r3, #1
 800dcca:	617b      	str	r3, [r7, #20]
 800dccc:	2300      	movs	r3, #0
 800dcce:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800dcd0:	79fb      	ldrb	r3, [r7, #7]
 800dcd2:	461a      	mov	r2, r3
 800dcd4:	6939      	ldr	r1, [r7, #16]
 800dcd6:	6978      	ldr	r0, [r7, #20]
 800dcd8:	f7ff ff75 	bl	800dbc6 <xQueueGenericCreate>
 800dcdc:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800dcde:	68f8      	ldr	r0, [r7, #12]
 800dce0:	f7ff ffd3 	bl	800dc8a <prvInitialiseMutex>

		return xNewQueue;
 800dce4:	68fb      	ldr	r3, [r7, #12]
	}
 800dce6:	4618      	mov	r0, r3
 800dce8:	3718      	adds	r7, #24
 800dcea:	46bd      	mov	sp, r7
 800dcec:	bd80      	pop	{r7, pc}

0800dcee <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800dcee:	b580      	push	{r7, lr}
 800dcf0:	b088      	sub	sp, #32
 800dcf2:	af02      	add	r7, sp, #8
 800dcf4:	4603      	mov	r3, r0
 800dcf6:	6039      	str	r1, [r7, #0]
 800dcf8:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800dcfa:	2301      	movs	r3, #1
 800dcfc:	617b      	str	r3, [r7, #20]
 800dcfe:	2300      	movs	r3, #0
 800dd00:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800dd02:	79fb      	ldrb	r3, [r7, #7]
 800dd04:	9300      	str	r3, [sp, #0]
 800dd06:	683b      	ldr	r3, [r7, #0]
 800dd08:	2200      	movs	r2, #0
 800dd0a:	6939      	ldr	r1, [r7, #16]
 800dd0c:	6978      	ldr	r0, [r7, #20]
 800dd0e:	f7ff fee7 	bl	800dae0 <xQueueGenericCreateStatic>
 800dd12:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800dd14:	68f8      	ldr	r0, [r7, #12]
 800dd16:	f7ff ffb8 	bl	800dc8a <prvInitialiseMutex>

		return xNewQueue;
 800dd1a:	68fb      	ldr	r3, [r7, #12]
	}
 800dd1c:	4618      	mov	r0, r3
 800dd1e:	3718      	adds	r7, #24
 800dd20:	46bd      	mov	sp, r7
 800dd22:	bd80      	pop	{r7, pc}

0800dd24 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800dd24:	b590      	push	{r4, r7, lr}
 800dd26:	b087      	sub	sp, #28
 800dd28:	af00      	add	r7, sp, #0
 800dd2a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800dd30:	693b      	ldr	r3, [r7, #16]
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d109      	bne.n	800dd4a <xQueueGiveMutexRecursive+0x26>
 800dd36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd3a:	f383 8811 	msr	BASEPRI, r3
 800dd3e:	f3bf 8f6f 	isb	sy
 800dd42:	f3bf 8f4f 	dsb	sy
 800dd46:	60fb      	str	r3, [r7, #12]
 800dd48:	e7fe      	b.n	800dd48 <xQueueGiveMutexRecursive+0x24>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800dd4a:	693b      	ldr	r3, [r7, #16]
 800dd4c:	689c      	ldr	r4, [r3, #8]
 800dd4e:	f001 fd1b 	bl	800f788 <xTaskGetCurrentTaskHandle>
 800dd52:	4603      	mov	r3, r0
 800dd54:	429c      	cmp	r4, r3
 800dd56:	d111      	bne.n	800dd7c <xQueueGiveMutexRecursive+0x58>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800dd58:	693b      	ldr	r3, [r7, #16]
 800dd5a:	68db      	ldr	r3, [r3, #12]
 800dd5c:	1e5a      	subs	r2, r3, #1
 800dd5e:	693b      	ldr	r3, [r7, #16]
 800dd60:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800dd62:	693b      	ldr	r3, [r7, #16]
 800dd64:	68db      	ldr	r3, [r3, #12]
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	d105      	bne.n	800dd76 <xQueueGiveMutexRecursive+0x52>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800dd6a:	2300      	movs	r3, #0
 800dd6c:	2200      	movs	r2, #0
 800dd6e:	2100      	movs	r1, #0
 800dd70:	6938      	ldr	r0, [r7, #16]
 800dd72:	f000 f8a5 	bl	800dec0 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800dd76:	2301      	movs	r3, #1
 800dd78:	617b      	str	r3, [r7, #20]
 800dd7a:	e001      	b.n	800dd80 <xQueueGiveMutexRecursive+0x5c>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800dd7c:	2300      	movs	r3, #0
 800dd7e:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800dd80:	697b      	ldr	r3, [r7, #20]
	}
 800dd82:	4618      	mov	r0, r3
 800dd84:	371c      	adds	r7, #28
 800dd86:	46bd      	mov	sp, r7
 800dd88:	bd90      	pop	{r4, r7, pc}

0800dd8a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800dd8a:	b590      	push	{r4, r7, lr}
 800dd8c:	b087      	sub	sp, #28
 800dd8e:	af00      	add	r7, sp, #0
 800dd90:	6078      	str	r0, [r7, #4]
 800dd92:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800dd98:	693b      	ldr	r3, [r7, #16]
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	d109      	bne.n	800ddb2 <xQueueTakeMutexRecursive+0x28>
 800dd9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dda2:	f383 8811 	msr	BASEPRI, r3
 800dda6:	f3bf 8f6f 	isb	sy
 800ddaa:	f3bf 8f4f 	dsb	sy
 800ddae:	60fb      	str	r3, [r7, #12]
 800ddb0:	e7fe      	b.n	800ddb0 <xQueueTakeMutexRecursive+0x26>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800ddb2:	693b      	ldr	r3, [r7, #16]
 800ddb4:	689c      	ldr	r4, [r3, #8]
 800ddb6:	f001 fce7 	bl	800f788 <xTaskGetCurrentTaskHandle>
 800ddba:	4603      	mov	r3, r0
 800ddbc:	429c      	cmp	r4, r3
 800ddbe:	d107      	bne.n	800ddd0 <xQueueTakeMutexRecursive+0x46>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800ddc0:	693b      	ldr	r3, [r7, #16]
 800ddc2:	68db      	ldr	r3, [r3, #12]
 800ddc4:	1c5a      	adds	r2, r3, #1
 800ddc6:	693b      	ldr	r3, [r7, #16]
 800ddc8:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800ddca:	2301      	movs	r3, #1
 800ddcc:	617b      	str	r3, [r7, #20]
 800ddce:	e00c      	b.n	800ddea <xQueueTakeMutexRecursive+0x60>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800ddd0:	6839      	ldr	r1, [r7, #0]
 800ddd2:	6938      	ldr	r0, [r7, #16]
 800ddd4:	f000 fb68 	bl	800e4a8 <xQueueSemaphoreTake>
 800ddd8:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800ddda:	697b      	ldr	r3, [r7, #20]
 800dddc:	2b00      	cmp	r3, #0
 800ddde:	d004      	beq.n	800ddea <xQueueTakeMutexRecursive+0x60>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800dde0:	693b      	ldr	r3, [r7, #16]
 800dde2:	68db      	ldr	r3, [r3, #12]
 800dde4:	1c5a      	adds	r2, r3, #1
 800dde6:	693b      	ldr	r3, [r7, #16]
 800dde8:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800ddea:	697b      	ldr	r3, [r7, #20]
	}
 800ddec:	4618      	mov	r0, r3
 800ddee:	371c      	adds	r7, #28
 800ddf0:	46bd      	mov	sp, r7
 800ddf2:	bd90      	pop	{r4, r7, pc}

0800ddf4 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800ddf4:	b580      	push	{r7, lr}
 800ddf6:	b08a      	sub	sp, #40	; 0x28
 800ddf8:	af02      	add	r7, sp, #8
 800ddfa:	60f8      	str	r0, [r7, #12]
 800ddfc:	60b9      	str	r1, [r7, #8]
 800ddfe:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800de00:	68fb      	ldr	r3, [r7, #12]
 800de02:	2b00      	cmp	r3, #0
 800de04:	d109      	bne.n	800de1a <xQueueCreateCountingSemaphoreStatic+0x26>
 800de06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de0a:	f383 8811 	msr	BASEPRI, r3
 800de0e:	f3bf 8f6f 	isb	sy
 800de12:	f3bf 8f4f 	dsb	sy
 800de16:	61bb      	str	r3, [r7, #24]
 800de18:	e7fe      	b.n	800de18 <xQueueCreateCountingSemaphoreStatic+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800de1a:	68ba      	ldr	r2, [r7, #8]
 800de1c:	68fb      	ldr	r3, [r7, #12]
 800de1e:	429a      	cmp	r2, r3
 800de20:	d909      	bls.n	800de36 <xQueueCreateCountingSemaphoreStatic+0x42>
 800de22:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de26:	f383 8811 	msr	BASEPRI, r3
 800de2a:	f3bf 8f6f 	isb	sy
 800de2e:	f3bf 8f4f 	dsb	sy
 800de32:	617b      	str	r3, [r7, #20]
 800de34:	e7fe      	b.n	800de34 <xQueueCreateCountingSemaphoreStatic+0x40>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800de36:	2302      	movs	r3, #2
 800de38:	9300      	str	r3, [sp, #0]
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	2200      	movs	r2, #0
 800de3e:	2100      	movs	r1, #0
 800de40:	68f8      	ldr	r0, [r7, #12]
 800de42:	f7ff fe4d 	bl	800dae0 <xQueueGenericCreateStatic>
 800de46:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800de48:	69fb      	ldr	r3, [r7, #28]
 800de4a:	2b00      	cmp	r3, #0
 800de4c:	d002      	beq.n	800de54 <xQueueCreateCountingSemaphoreStatic+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800de4e:	69fb      	ldr	r3, [r7, #28]
 800de50:	68ba      	ldr	r2, [r7, #8]
 800de52:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800de54:	69fb      	ldr	r3, [r7, #28]
	}
 800de56:	4618      	mov	r0, r3
 800de58:	3720      	adds	r7, #32
 800de5a:	46bd      	mov	sp, r7
 800de5c:	bd80      	pop	{r7, pc}

0800de5e <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800de5e:	b580      	push	{r7, lr}
 800de60:	b086      	sub	sp, #24
 800de62:	af00      	add	r7, sp, #0
 800de64:	6078      	str	r0, [r7, #4]
 800de66:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d109      	bne.n	800de82 <xQueueCreateCountingSemaphore+0x24>
 800de6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de72:	f383 8811 	msr	BASEPRI, r3
 800de76:	f3bf 8f6f 	isb	sy
 800de7a:	f3bf 8f4f 	dsb	sy
 800de7e:	613b      	str	r3, [r7, #16]
 800de80:	e7fe      	b.n	800de80 <xQueueCreateCountingSemaphore+0x22>
		configASSERT( uxInitialCount <= uxMaxCount );
 800de82:	683a      	ldr	r2, [r7, #0]
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	429a      	cmp	r2, r3
 800de88:	d909      	bls.n	800de9e <xQueueCreateCountingSemaphore+0x40>
 800de8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de8e:	f383 8811 	msr	BASEPRI, r3
 800de92:	f3bf 8f6f 	isb	sy
 800de96:	f3bf 8f4f 	dsb	sy
 800de9a:	60fb      	str	r3, [r7, #12]
 800de9c:	e7fe      	b.n	800de9c <xQueueCreateCountingSemaphore+0x3e>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800de9e:	2202      	movs	r2, #2
 800dea0:	2100      	movs	r1, #0
 800dea2:	6878      	ldr	r0, [r7, #4]
 800dea4:	f7ff fe8f 	bl	800dbc6 <xQueueGenericCreate>
 800dea8:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800deaa:	697b      	ldr	r3, [r7, #20]
 800deac:	2b00      	cmp	r3, #0
 800deae:	d002      	beq.n	800deb6 <xQueueCreateCountingSemaphore+0x58>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800deb0:	697b      	ldr	r3, [r7, #20]
 800deb2:	683a      	ldr	r2, [r7, #0]
 800deb4:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800deb6:	697b      	ldr	r3, [r7, #20]
	}
 800deb8:	4618      	mov	r0, r3
 800deba:	3718      	adds	r7, #24
 800debc:	46bd      	mov	sp, r7
 800debe:	bd80      	pop	{r7, pc}

0800dec0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800dec0:	b580      	push	{r7, lr}
 800dec2:	b08e      	sub	sp, #56	; 0x38
 800dec4:	af00      	add	r7, sp, #0
 800dec6:	60f8      	str	r0, [r7, #12]
 800dec8:	60b9      	str	r1, [r7, #8]
 800deca:	607a      	str	r2, [r7, #4]
 800decc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800dece:	2300      	movs	r3, #0
 800ded0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ded6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d109      	bne.n	800def0 <xQueueGenericSend+0x30>
 800dedc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dee0:	f383 8811 	msr	BASEPRI, r3
 800dee4:	f3bf 8f6f 	isb	sy
 800dee8:	f3bf 8f4f 	dsb	sy
 800deec:	62bb      	str	r3, [r7, #40]	; 0x28
 800deee:	e7fe      	b.n	800deee <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800def0:	68bb      	ldr	r3, [r7, #8]
 800def2:	2b00      	cmp	r3, #0
 800def4:	d103      	bne.n	800defe <xQueueGenericSend+0x3e>
 800def6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800def8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800defa:	2b00      	cmp	r3, #0
 800defc:	d101      	bne.n	800df02 <xQueueGenericSend+0x42>
 800defe:	2301      	movs	r3, #1
 800df00:	e000      	b.n	800df04 <xQueueGenericSend+0x44>
 800df02:	2300      	movs	r3, #0
 800df04:	2b00      	cmp	r3, #0
 800df06:	d109      	bne.n	800df1c <xQueueGenericSend+0x5c>
 800df08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df0c:	f383 8811 	msr	BASEPRI, r3
 800df10:	f3bf 8f6f 	isb	sy
 800df14:	f3bf 8f4f 	dsb	sy
 800df18:	627b      	str	r3, [r7, #36]	; 0x24
 800df1a:	e7fe      	b.n	800df1a <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800df1c:	683b      	ldr	r3, [r7, #0]
 800df1e:	2b02      	cmp	r3, #2
 800df20:	d103      	bne.n	800df2a <xQueueGenericSend+0x6a>
 800df22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800df26:	2b01      	cmp	r3, #1
 800df28:	d101      	bne.n	800df2e <xQueueGenericSend+0x6e>
 800df2a:	2301      	movs	r3, #1
 800df2c:	e000      	b.n	800df30 <xQueueGenericSend+0x70>
 800df2e:	2300      	movs	r3, #0
 800df30:	2b00      	cmp	r3, #0
 800df32:	d109      	bne.n	800df48 <xQueueGenericSend+0x88>
 800df34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df38:	f383 8811 	msr	BASEPRI, r3
 800df3c:	f3bf 8f6f 	isb	sy
 800df40:	f3bf 8f4f 	dsb	sy
 800df44:	623b      	str	r3, [r7, #32]
 800df46:	e7fe      	b.n	800df46 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800df48:	f001 fc2e 	bl	800f7a8 <xTaskGetSchedulerState>
 800df4c:	4603      	mov	r3, r0
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d102      	bne.n	800df58 <xQueueGenericSend+0x98>
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	2b00      	cmp	r3, #0
 800df56:	d101      	bne.n	800df5c <xQueueGenericSend+0x9c>
 800df58:	2301      	movs	r3, #1
 800df5a:	e000      	b.n	800df5e <xQueueGenericSend+0x9e>
 800df5c:	2300      	movs	r3, #0
 800df5e:	2b00      	cmp	r3, #0
 800df60:	d109      	bne.n	800df76 <xQueueGenericSend+0xb6>
 800df62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df66:	f383 8811 	msr	BASEPRI, r3
 800df6a:	f3bf 8f6f 	isb	sy
 800df6e:	f3bf 8f4f 	dsb	sy
 800df72:	61fb      	str	r3, [r7, #28]
 800df74:	e7fe      	b.n	800df74 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800df76:	f7ff fc31 	bl	800d7dc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800df7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800df7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800df82:	429a      	cmp	r2, r3
 800df84:	d302      	bcc.n	800df8c <xQueueGenericSend+0xcc>
 800df86:	683b      	ldr	r3, [r7, #0]
 800df88:	2b02      	cmp	r3, #2
 800df8a:	d129      	bne.n	800dfe0 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800df8c:	683a      	ldr	r2, [r7, #0]
 800df8e:	68b9      	ldr	r1, [r7, #8]
 800df90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800df92:	f000 fc48 	bl	800e826 <prvCopyDataToQueue>
 800df96:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800df98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	d010      	beq.n	800dfc2 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800dfa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfa2:	3324      	adds	r3, #36	; 0x24
 800dfa4:	4618      	mov	r0, r3
 800dfa6:	f001 fa39 	bl	800f41c <xTaskRemoveFromEventList>
 800dfaa:	4603      	mov	r3, r0
 800dfac:	2b00      	cmp	r3, #0
 800dfae:	d013      	beq.n	800dfd8 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800dfb0:	4b3f      	ldr	r3, [pc, #252]	; (800e0b0 <xQueueGenericSend+0x1f0>)
 800dfb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dfb6:	601a      	str	r2, [r3, #0]
 800dfb8:	f3bf 8f4f 	dsb	sy
 800dfbc:	f3bf 8f6f 	isb	sy
 800dfc0:	e00a      	b.n	800dfd8 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800dfc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	d007      	beq.n	800dfd8 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800dfc8:	4b39      	ldr	r3, [pc, #228]	; (800e0b0 <xQueueGenericSend+0x1f0>)
 800dfca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dfce:	601a      	str	r2, [r3, #0]
 800dfd0:	f3bf 8f4f 	dsb	sy
 800dfd4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800dfd8:	f7ff fc2e 	bl	800d838 <vPortExitCritical>
				return pdPASS;
 800dfdc:	2301      	movs	r3, #1
 800dfde:	e063      	b.n	800e0a8 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	d103      	bne.n	800dfee <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800dfe6:	f7ff fc27 	bl	800d838 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800dfea:	2300      	movs	r3, #0
 800dfec:	e05c      	b.n	800e0a8 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800dfee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	d106      	bne.n	800e002 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800dff4:	f107 0314 	add.w	r3, r7, #20
 800dff8:	4618      	mov	r0, r3
 800dffa:	f001 fa71 	bl	800f4e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800dffe:	2301      	movs	r3, #1
 800e000:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e002:	f7ff fc19 	bl	800d838 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e006:	f000 ffdb 	bl	800efc0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e00a:	f7ff fbe7 	bl	800d7dc <vPortEnterCritical>
 800e00e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e010:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e014:	b25b      	sxtb	r3, r3
 800e016:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e01a:	d103      	bne.n	800e024 <xQueueGenericSend+0x164>
 800e01c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e01e:	2200      	movs	r2, #0
 800e020:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e024:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e026:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e02a:	b25b      	sxtb	r3, r3
 800e02c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e030:	d103      	bne.n	800e03a <xQueueGenericSend+0x17a>
 800e032:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e034:	2200      	movs	r2, #0
 800e036:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e03a:	f7ff fbfd 	bl	800d838 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e03e:	1d3a      	adds	r2, r7, #4
 800e040:	f107 0314 	add.w	r3, r7, #20
 800e044:	4611      	mov	r1, r2
 800e046:	4618      	mov	r0, r3
 800e048:	f001 fa60 	bl	800f50c <xTaskCheckForTimeOut>
 800e04c:	4603      	mov	r3, r0
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d124      	bne.n	800e09c <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800e052:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e054:	f000 fcdf 	bl	800ea16 <prvIsQueueFull>
 800e058:	4603      	mov	r3, r0
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d018      	beq.n	800e090 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800e05e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e060:	3310      	adds	r3, #16
 800e062:	687a      	ldr	r2, [r7, #4]
 800e064:	4611      	mov	r1, r2
 800e066:	4618      	mov	r0, r3
 800e068:	f001 f98a 	bl	800f380 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800e06c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e06e:	f000 fc6a 	bl	800e946 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800e072:	f000 ffb3 	bl	800efdc <xTaskResumeAll>
 800e076:	4603      	mov	r3, r0
 800e078:	2b00      	cmp	r3, #0
 800e07a:	f47f af7c 	bne.w	800df76 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800e07e:	4b0c      	ldr	r3, [pc, #48]	; (800e0b0 <xQueueGenericSend+0x1f0>)
 800e080:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e084:	601a      	str	r2, [r3, #0]
 800e086:	f3bf 8f4f 	dsb	sy
 800e08a:	f3bf 8f6f 	isb	sy
 800e08e:	e772      	b.n	800df76 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800e090:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e092:	f000 fc58 	bl	800e946 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e096:	f000 ffa1 	bl	800efdc <xTaskResumeAll>
 800e09a:	e76c      	b.n	800df76 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800e09c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e09e:	f000 fc52 	bl	800e946 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e0a2:	f000 ff9b 	bl	800efdc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800e0a6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800e0a8:	4618      	mov	r0, r3
 800e0aa:	3738      	adds	r7, #56	; 0x38
 800e0ac:	46bd      	mov	sp, r7
 800e0ae:	bd80      	pop	{r7, pc}
 800e0b0:	e000ed04 	.word	0xe000ed04

0800e0b4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800e0b4:	b580      	push	{r7, lr}
 800e0b6:	b08e      	sub	sp, #56	; 0x38
 800e0b8:	af00      	add	r7, sp, #0
 800e0ba:	60f8      	str	r0, [r7, #12]
 800e0bc:	60b9      	str	r1, [r7, #8]
 800e0be:	607a      	str	r2, [r7, #4]
 800e0c0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800e0c2:	68fb      	ldr	r3, [r7, #12]
 800e0c4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800e0c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d109      	bne.n	800e0e0 <xQueueGenericSendFromISR+0x2c>
 800e0cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0d0:	f383 8811 	msr	BASEPRI, r3
 800e0d4:	f3bf 8f6f 	isb	sy
 800e0d8:	f3bf 8f4f 	dsb	sy
 800e0dc:	627b      	str	r3, [r7, #36]	; 0x24
 800e0de:	e7fe      	b.n	800e0de <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e0e0:	68bb      	ldr	r3, [r7, #8]
 800e0e2:	2b00      	cmp	r3, #0
 800e0e4:	d103      	bne.n	800e0ee <xQueueGenericSendFromISR+0x3a>
 800e0e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	d101      	bne.n	800e0f2 <xQueueGenericSendFromISR+0x3e>
 800e0ee:	2301      	movs	r3, #1
 800e0f0:	e000      	b.n	800e0f4 <xQueueGenericSendFromISR+0x40>
 800e0f2:	2300      	movs	r3, #0
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d109      	bne.n	800e10c <xQueueGenericSendFromISR+0x58>
 800e0f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0fc:	f383 8811 	msr	BASEPRI, r3
 800e100:	f3bf 8f6f 	isb	sy
 800e104:	f3bf 8f4f 	dsb	sy
 800e108:	623b      	str	r3, [r7, #32]
 800e10a:	e7fe      	b.n	800e10a <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e10c:	683b      	ldr	r3, [r7, #0]
 800e10e:	2b02      	cmp	r3, #2
 800e110:	d103      	bne.n	800e11a <xQueueGenericSendFromISR+0x66>
 800e112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e114:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e116:	2b01      	cmp	r3, #1
 800e118:	d101      	bne.n	800e11e <xQueueGenericSendFromISR+0x6a>
 800e11a:	2301      	movs	r3, #1
 800e11c:	e000      	b.n	800e120 <xQueueGenericSendFromISR+0x6c>
 800e11e:	2300      	movs	r3, #0
 800e120:	2b00      	cmp	r3, #0
 800e122:	d109      	bne.n	800e138 <xQueueGenericSendFromISR+0x84>
 800e124:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e128:	f383 8811 	msr	BASEPRI, r3
 800e12c:	f3bf 8f6f 	isb	sy
 800e130:	f3bf 8f4f 	dsb	sy
 800e134:	61fb      	str	r3, [r7, #28]
 800e136:	e7fe      	b.n	800e136 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e138:	f7ff fc2c 	bl	800d994 <vPortValidateInterruptPriority>
	__asm volatile
 800e13c:	f3ef 8211 	mrs	r2, BASEPRI
 800e140:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e144:	f383 8811 	msr	BASEPRI, r3
 800e148:	f3bf 8f6f 	isb	sy
 800e14c:	f3bf 8f4f 	dsb	sy
 800e150:	61ba      	str	r2, [r7, #24]
 800e152:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800e154:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e156:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e15a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e15c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e15e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e160:	429a      	cmp	r2, r3
 800e162:	d302      	bcc.n	800e16a <xQueueGenericSendFromISR+0xb6>
 800e164:	683b      	ldr	r3, [r7, #0]
 800e166:	2b02      	cmp	r3, #2
 800e168:	d12c      	bne.n	800e1c4 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800e16a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e16c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e170:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e174:	683a      	ldr	r2, [r7, #0]
 800e176:	68b9      	ldr	r1, [r7, #8]
 800e178:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e17a:	f000 fb54 	bl	800e826 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800e17e:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800e182:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e186:	d112      	bne.n	800e1ae <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e188:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e18a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d016      	beq.n	800e1be <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e190:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e192:	3324      	adds	r3, #36	; 0x24
 800e194:	4618      	mov	r0, r3
 800e196:	f001 f941 	bl	800f41c <xTaskRemoveFromEventList>
 800e19a:	4603      	mov	r3, r0
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	d00e      	beq.n	800e1be <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	d00b      	beq.n	800e1be <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	2201      	movs	r2, #1
 800e1aa:	601a      	str	r2, [r3, #0]
 800e1ac:	e007      	b.n	800e1be <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800e1ae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e1b2:	3301      	adds	r3, #1
 800e1b4:	b2db      	uxtb	r3, r3
 800e1b6:	b25a      	sxtb	r2, r3
 800e1b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800e1be:	2301      	movs	r3, #1
 800e1c0:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800e1c2:	e001      	b.n	800e1c8 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800e1c4:	2300      	movs	r3, #0
 800e1c6:	637b      	str	r3, [r7, #52]	; 0x34
 800e1c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1ca:	613b      	str	r3, [r7, #16]
	__asm volatile
 800e1cc:	693b      	ldr	r3, [r7, #16]
 800e1ce:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e1d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800e1d4:	4618      	mov	r0, r3
 800e1d6:	3738      	adds	r7, #56	; 0x38
 800e1d8:	46bd      	mov	sp, r7
 800e1da:	bd80      	pop	{r7, pc}

0800e1dc <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800e1dc:	b580      	push	{r7, lr}
 800e1de:	b08e      	sub	sp, #56	; 0x38
 800e1e0:	af00      	add	r7, sp, #0
 800e1e2:	6078      	str	r0, [r7, #4]
 800e1e4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800e1ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	d109      	bne.n	800e204 <xQueueGiveFromISR+0x28>
	__asm volatile
 800e1f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1f4:	f383 8811 	msr	BASEPRI, r3
 800e1f8:	f3bf 8f6f 	isb	sy
 800e1fc:	f3bf 8f4f 	dsb	sy
 800e200:	623b      	str	r3, [r7, #32]
 800e202:	e7fe      	b.n	800e202 <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800e204:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e208:	2b00      	cmp	r3, #0
 800e20a:	d009      	beq.n	800e220 <xQueueGiveFromISR+0x44>
 800e20c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e210:	f383 8811 	msr	BASEPRI, r3
 800e214:	f3bf 8f6f 	isb	sy
 800e218:	f3bf 8f4f 	dsb	sy
 800e21c:	61fb      	str	r3, [r7, #28]
 800e21e:	e7fe      	b.n	800e21e <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800e220:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e222:	681b      	ldr	r3, [r3, #0]
 800e224:	2b00      	cmp	r3, #0
 800e226:	d103      	bne.n	800e230 <xQueueGiveFromISR+0x54>
 800e228:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e22a:	689b      	ldr	r3, [r3, #8]
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d101      	bne.n	800e234 <xQueueGiveFromISR+0x58>
 800e230:	2301      	movs	r3, #1
 800e232:	e000      	b.n	800e236 <xQueueGiveFromISR+0x5a>
 800e234:	2300      	movs	r3, #0
 800e236:	2b00      	cmp	r3, #0
 800e238:	d109      	bne.n	800e24e <xQueueGiveFromISR+0x72>
 800e23a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e23e:	f383 8811 	msr	BASEPRI, r3
 800e242:	f3bf 8f6f 	isb	sy
 800e246:	f3bf 8f4f 	dsb	sy
 800e24a:	61bb      	str	r3, [r7, #24]
 800e24c:	e7fe      	b.n	800e24c <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e24e:	f7ff fba1 	bl	800d994 <vPortValidateInterruptPriority>
	__asm volatile
 800e252:	f3ef 8211 	mrs	r2, BASEPRI
 800e256:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e25a:	f383 8811 	msr	BASEPRI, r3
 800e25e:	f3bf 8f6f 	isb	sy
 800e262:	f3bf 8f4f 	dsb	sy
 800e266:	617a      	str	r2, [r7, #20]
 800e268:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800e26a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e26c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e26e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e272:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800e274:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e276:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e278:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e27a:	429a      	cmp	r2, r3
 800e27c:	d22b      	bcs.n	800e2d6 <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800e27e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e280:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e284:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800e288:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e28a:	1c5a      	adds	r2, r3, #1
 800e28c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e28e:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800e290:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e294:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e298:	d112      	bne.n	800e2c0 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e29a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e29c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d016      	beq.n	800e2d0 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e2a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e2a4:	3324      	adds	r3, #36	; 0x24
 800e2a6:	4618      	mov	r0, r3
 800e2a8:	f001 f8b8 	bl	800f41c <xTaskRemoveFromEventList>
 800e2ac:	4603      	mov	r3, r0
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d00e      	beq.n	800e2d0 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800e2b2:	683b      	ldr	r3, [r7, #0]
 800e2b4:	2b00      	cmp	r3, #0
 800e2b6:	d00b      	beq.n	800e2d0 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800e2b8:	683b      	ldr	r3, [r7, #0]
 800e2ba:	2201      	movs	r2, #1
 800e2bc:	601a      	str	r2, [r3, #0]
 800e2be:	e007      	b.n	800e2d0 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800e2c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e2c4:	3301      	adds	r3, #1
 800e2c6:	b2db      	uxtb	r3, r3
 800e2c8:	b25a      	sxtb	r2, r3
 800e2ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e2cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800e2d0:	2301      	movs	r3, #1
 800e2d2:	637b      	str	r3, [r7, #52]	; 0x34
 800e2d4:	e001      	b.n	800e2da <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800e2d6:	2300      	movs	r3, #0
 800e2d8:	637b      	str	r3, [r7, #52]	; 0x34
 800e2da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2dc:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800e2de:	68fb      	ldr	r3, [r7, #12]
 800e2e0:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e2e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800e2e6:	4618      	mov	r0, r3
 800e2e8:	3738      	adds	r7, #56	; 0x38
 800e2ea:	46bd      	mov	sp, r7
 800e2ec:	bd80      	pop	{r7, pc}
	...

0800e2f0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800e2f0:	b580      	push	{r7, lr}
 800e2f2:	b08c      	sub	sp, #48	; 0x30
 800e2f4:	af00      	add	r7, sp, #0
 800e2f6:	60f8      	str	r0, [r7, #12]
 800e2f8:	60b9      	str	r1, [r7, #8]
 800e2fa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800e2fc:	2300      	movs	r3, #0
 800e2fe:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e300:	68fb      	ldr	r3, [r7, #12]
 800e302:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e306:	2b00      	cmp	r3, #0
 800e308:	d109      	bne.n	800e31e <xQueueReceive+0x2e>
	__asm volatile
 800e30a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e30e:	f383 8811 	msr	BASEPRI, r3
 800e312:	f3bf 8f6f 	isb	sy
 800e316:	f3bf 8f4f 	dsb	sy
 800e31a:	623b      	str	r3, [r7, #32]
 800e31c:	e7fe      	b.n	800e31c <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e31e:	68bb      	ldr	r3, [r7, #8]
 800e320:	2b00      	cmp	r3, #0
 800e322:	d103      	bne.n	800e32c <xQueueReceive+0x3c>
 800e324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e328:	2b00      	cmp	r3, #0
 800e32a:	d101      	bne.n	800e330 <xQueueReceive+0x40>
 800e32c:	2301      	movs	r3, #1
 800e32e:	e000      	b.n	800e332 <xQueueReceive+0x42>
 800e330:	2300      	movs	r3, #0
 800e332:	2b00      	cmp	r3, #0
 800e334:	d109      	bne.n	800e34a <xQueueReceive+0x5a>
 800e336:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e33a:	f383 8811 	msr	BASEPRI, r3
 800e33e:	f3bf 8f6f 	isb	sy
 800e342:	f3bf 8f4f 	dsb	sy
 800e346:	61fb      	str	r3, [r7, #28]
 800e348:	e7fe      	b.n	800e348 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e34a:	f001 fa2d 	bl	800f7a8 <xTaskGetSchedulerState>
 800e34e:	4603      	mov	r3, r0
 800e350:	2b00      	cmp	r3, #0
 800e352:	d102      	bne.n	800e35a <xQueueReceive+0x6a>
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	2b00      	cmp	r3, #0
 800e358:	d101      	bne.n	800e35e <xQueueReceive+0x6e>
 800e35a:	2301      	movs	r3, #1
 800e35c:	e000      	b.n	800e360 <xQueueReceive+0x70>
 800e35e:	2300      	movs	r3, #0
 800e360:	2b00      	cmp	r3, #0
 800e362:	d109      	bne.n	800e378 <xQueueReceive+0x88>
 800e364:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e368:	f383 8811 	msr	BASEPRI, r3
 800e36c:	f3bf 8f6f 	isb	sy
 800e370:	f3bf 8f4f 	dsb	sy
 800e374:	61bb      	str	r3, [r7, #24]
 800e376:	e7fe      	b.n	800e376 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e378:	f7ff fa30 	bl	800d7dc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e37c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e37e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e380:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e384:	2b00      	cmp	r3, #0
 800e386:	d01f      	beq.n	800e3c8 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e388:	68b9      	ldr	r1, [r7, #8]
 800e38a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e38c:	f000 fab5 	bl	800e8fa <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e392:	1e5a      	subs	r2, r3, #1
 800e394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e396:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e39a:	691b      	ldr	r3, [r3, #16]
 800e39c:	2b00      	cmp	r3, #0
 800e39e:	d00f      	beq.n	800e3c0 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e3a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3a2:	3310      	adds	r3, #16
 800e3a4:	4618      	mov	r0, r3
 800e3a6:	f001 f839 	bl	800f41c <xTaskRemoveFromEventList>
 800e3aa:	4603      	mov	r3, r0
 800e3ac:	2b00      	cmp	r3, #0
 800e3ae:	d007      	beq.n	800e3c0 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e3b0:	4b3c      	ldr	r3, [pc, #240]	; (800e4a4 <xQueueReceive+0x1b4>)
 800e3b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e3b6:	601a      	str	r2, [r3, #0]
 800e3b8:	f3bf 8f4f 	dsb	sy
 800e3bc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e3c0:	f7ff fa3a 	bl	800d838 <vPortExitCritical>
				return pdPASS;
 800e3c4:	2301      	movs	r3, #1
 800e3c6:	e069      	b.n	800e49c <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	d103      	bne.n	800e3d6 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e3ce:	f7ff fa33 	bl	800d838 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e3d2:	2300      	movs	r3, #0
 800e3d4:	e062      	b.n	800e49c <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e3d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	d106      	bne.n	800e3ea <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e3dc:	f107 0310 	add.w	r3, r7, #16
 800e3e0:	4618      	mov	r0, r3
 800e3e2:	f001 f87d 	bl	800f4e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e3e6:	2301      	movs	r3, #1
 800e3e8:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e3ea:	f7ff fa25 	bl	800d838 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e3ee:	f000 fde7 	bl	800efc0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e3f2:	f7ff f9f3 	bl	800d7dc <vPortEnterCritical>
 800e3f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3f8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e3fc:	b25b      	sxtb	r3, r3
 800e3fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e402:	d103      	bne.n	800e40c <xQueueReceive+0x11c>
 800e404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e406:	2200      	movs	r2, #0
 800e408:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e40c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e40e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e412:	b25b      	sxtb	r3, r3
 800e414:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e418:	d103      	bne.n	800e422 <xQueueReceive+0x132>
 800e41a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e41c:	2200      	movs	r2, #0
 800e41e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e422:	f7ff fa09 	bl	800d838 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e426:	1d3a      	adds	r2, r7, #4
 800e428:	f107 0310 	add.w	r3, r7, #16
 800e42c:	4611      	mov	r1, r2
 800e42e:	4618      	mov	r0, r3
 800e430:	f001 f86c 	bl	800f50c <xTaskCheckForTimeOut>
 800e434:	4603      	mov	r3, r0
 800e436:	2b00      	cmp	r3, #0
 800e438:	d123      	bne.n	800e482 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e43a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e43c:	f000 fad5 	bl	800e9ea <prvIsQueueEmpty>
 800e440:	4603      	mov	r3, r0
 800e442:	2b00      	cmp	r3, #0
 800e444:	d017      	beq.n	800e476 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e448:	3324      	adds	r3, #36	; 0x24
 800e44a:	687a      	ldr	r2, [r7, #4]
 800e44c:	4611      	mov	r1, r2
 800e44e:	4618      	mov	r0, r3
 800e450:	f000 ff96 	bl	800f380 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e454:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e456:	f000 fa76 	bl	800e946 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e45a:	f000 fdbf 	bl	800efdc <xTaskResumeAll>
 800e45e:	4603      	mov	r3, r0
 800e460:	2b00      	cmp	r3, #0
 800e462:	d189      	bne.n	800e378 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800e464:	4b0f      	ldr	r3, [pc, #60]	; (800e4a4 <xQueueReceive+0x1b4>)
 800e466:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e46a:	601a      	str	r2, [r3, #0]
 800e46c:	f3bf 8f4f 	dsb	sy
 800e470:	f3bf 8f6f 	isb	sy
 800e474:	e780      	b.n	800e378 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800e476:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e478:	f000 fa65 	bl	800e946 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e47c:	f000 fdae 	bl	800efdc <xTaskResumeAll>
 800e480:	e77a      	b.n	800e378 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800e482:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e484:	f000 fa5f 	bl	800e946 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e488:	f000 fda8 	bl	800efdc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e48c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e48e:	f000 faac 	bl	800e9ea <prvIsQueueEmpty>
 800e492:	4603      	mov	r3, r0
 800e494:	2b00      	cmp	r3, #0
 800e496:	f43f af6f 	beq.w	800e378 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800e49a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e49c:	4618      	mov	r0, r3
 800e49e:	3730      	adds	r7, #48	; 0x30
 800e4a0:	46bd      	mov	sp, r7
 800e4a2:	bd80      	pop	{r7, pc}
 800e4a4:	e000ed04 	.word	0xe000ed04

0800e4a8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800e4a8:	b580      	push	{r7, lr}
 800e4aa:	b08e      	sub	sp, #56	; 0x38
 800e4ac:	af00      	add	r7, sp, #0
 800e4ae:	6078      	str	r0, [r7, #4]
 800e4b0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800e4b2:	2300      	movs	r3, #0
 800e4b4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800e4ba:	2300      	movs	r3, #0
 800e4bc:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e4be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d109      	bne.n	800e4d8 <xQueueSemaphoreTake+0x30>
 800e4c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4c8:	f383 8811 	msr	BASEPRI, r3
 800e4cc:	f3bf 8f6f 	isb	sy
 800e4d0:	f3bf 8f4f 	dsb	sy
 800e4d4:	623b      	str	r3, [r7, #32]
 800e4d6:	e7fe      	b.n	800e4d6 <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800e4d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	d009      	beq.n	800e4f4 <xQueueSemaphoreTake+0x4c>
 800e4e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4e4:	f383 8811 	msr	BASEPRI, r3
 800e4e8:	f3bf 8f6f 	isb	sy
 800e4ec:	f3bf 8f4f 	dsb	sy
 800e4f0:	61fb      	str	r3, [r7, #28]
 800e4f2:	e7fe      	b.n	800e4f2 <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e4f4:	f001 f958 	bl	800f7a8 <xTaskGetSchedulerState>
 800e4f8:	4603      	mov	r3, r0
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	d102      	bne.n	800e504 <xQueueSemaphoreTake+0x5c>
 800e4fe:	683b      	ldr	r3, [r7, #0]
 800e500:	2b00      	cmp	r3, #0
 800e502:	d101      	bne.n	800e508 <xQueueSemaphoreTake+0x60>
 800e504:	2301      	movs	r3, #1
 800e506:	e000      	b.n	800e50a <xQueueSemaphoreTake+0x62>
 800e508:	2300      	movs	r3, #0
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	d109      	bne.n	800e522 <xQueueSemaphoreTake+0x7a>
 800e50e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e512:	f383 8811 	msr	BASEPRI, r3
 800e516:	f3bf 8f6f 	isb	sy
 800e51a:	f3bf 8f4f 	dsb	sy
 800e51e:	61bb      	str	r3, [r7, #24]
 800e520:	e7fe      	b.n	800e520 <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e522:	f7ff f95b 	bl	800d7dc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800e526:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e528:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e52a:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800e52c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e52e:	2b00      	cmp	r3, #0
 800e530:	d024      	beq.n	800e57c <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800e532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e534:	1e5a      	subs	r2, r3, #1
 800e536:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e538:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e53a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e53c:	681b      	ldr	r3, [r3, #0]
 800e53e:	2b00      	cmp	r3, #0
 800e540:	d104      	bne.n	800e54c <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800e542:	f001 faa3 	bl	800fa8c <pvTaskIncrementMutexHeldCount>
 800e546:	4602      	mov	r2, r0
 800e548:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e54a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e54c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e54e:	691b      	ldr	r3, [r3, #16]
 800e550:	2b00      	cmp	r3, #0
 800e552:	d00f      	beq.n	800e574 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e554:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e556:	3310      	adds	r3, #16
 800e558:	4618      	mov	r0, r3
 800e55a:	f000 ff5f 	bl	800f41c <xTaskRemoveFromEventList>
 800e55e:	4603      	mov	r3, r0
 800e560:	2b00      	cmp	r3, #0
 800e562:	d007      	beq.n	800e574 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e564:	4b53      	ldr	r3, [pc, #332]	; (800e6b4 <xQueueSemaphoreTake+0x20c>)
 800e566:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e56a:	601a      	str	r2, [r3, #0]
 800e56c:	f3bf 8f4f 	dsb	sy
 800e570:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e574:	f7ff f960 	bl	800d838 <vPortExitCritical>
				return pdPASS;
 800e578:	2301      	movs	r3, #1
 800e57a:	e096      	b.n	800e6aa <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e57c:	683b      	ldr	r3, [r7, #0]
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d110      	bne.n	800e5a4 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800e582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e584:	2b00      	cmp	r3, #0
 800e586:	d009      	beq.n	800e59c <xQueueSemaphoreTake+0xf4>
 800e588:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e58c:	f383 8811 	msr	BASEPRI, r3
 800e590:	f3bf 8f6f 	isb	sy
 800e594:	f3bf 8f4f 	dsb	sy
 800e598:	617b      	str	r3, [r7, #20]
 800e59a:	e7fe      	b.n	800e59a <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800e59c:	f7ff f94c 	bl	800d838 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e5a0:	2300      	movs	r3, #0
 800e5a2:	e082      	b.n	800e6aa <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e5a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	d106      	bne.n	800e5b8 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e5aa:	f107 030c 	add.w	r3, r7, #12
 800e5ae:	4618      	mov	r0, r3
 800e5b0:	f000 ff96 	bl	800f4e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e5b4:	2301      	movs	r3, #1
 800e5b6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e5b8:	f7ff f93e 	bl	800d838 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e5bc:	f000 fd00 	bl	800efc0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e5c0:	f7ff f90c 	bl	800d7dc <vPortEnterCritical>
 800e5c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5c6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e5ca:	b25b      	sxtb	r3, r3
 800e5cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e5d0:	d103      	bne.n	800e5da <xQueueSemaphoreTake+0x132>
 800e5d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5d4:	2200      	movs	r2, #0
 800e5d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e5da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e5e0:	b25b      	sxtb	r3, r3
 800e5e2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e5e6:	d103      	bne.n	800e5f0 <xQueueSemaphoreTake+0x148>
 800e5e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5ea:	2200      	movs	r2, #0
 800e5ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e5f0:	f7ff f922 	bl	800d838 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e5f4:	463a      	mov	r2, r7
 800e5f6:	f107 030c 	add.w	r3, r7, #12
 800e5fa:	4611      	mov	r1, r2
 800e5fc:	4618      	mov	r0, r3
 800e5fe:	f000 ff85 	bl	800f50c <xTaskCheckForTimeOut>
 800e602:	4603      	mov	r3, r0
 800e604:	2b00      	cmp	r3, #0
 800e606:	d132      	bne.n	800e66e <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e608:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e60a:	f000 f9ee 	bl	800e9ea <prvIsQueueEmpty>
 800e60e:	4603      	mov	r3, r0
 800e610:	2b00      	cmp	r3, #0
 800e612:	d026      	beq.n	800e662 <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	2b00      	cmp	r3, #0
 800e61a:	d109      	bne.n	800e630 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 800e61c:	f7ff f8de 	bl	800d7dc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e620:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e622:	689b      	ldr	r3, [r3, #8]
 800e624:	4618      	mov	r0, r3
 800e626:	f001 f8dd 	bl	800f7e4 <xTaskPriorityInherit>
 800e62a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800e62c:	f7ff f904 	bl	800d838 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e630:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e632:	3324      	adds	r3, #36	; 0x24
 800e634:	683a      	ldr	r2, [r7, #0]
 800e636:	4611      	mov	r1, r2
 800e638:	4618      	mov	r0, r3
 800e63a:	f000 fea1 	bl	800f380 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e63e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e640:	f000 f981 	bl	800e946 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e644:	f000 fcca 	bl	800efdc <xTaskResumeAll>
 800e648:	4603      	mov	r3, r0
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	f47f af69 	bne.w	800e522 <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 800e650:	4b18      	ldr	r3, [pc, #96]	; (800e6b4 <xQueueSemaphoreTake+0x20c>)
 800e652:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e656:	601a      	str	r2, [r3, #0]
 800e658:	f3bf 8f4f 	dsb	sy
 800e65c:	f3bf 8f6f 	isb	sy
 800e660:	e75f      	b.n	800e522 <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800e662:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e664:	f000 f96f 	bl	800e946 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e668:	f000 fcb8 	bl	800efdc <xTaskResumeAll>
 800e66c:	e759      	b.n	800e522 <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800e66e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e670:	f000 f969 	bl	800e946 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e674:	f000 fcb2 	bl	800efdc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e678:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e67a:	f000 f9b6 	bl	800e9ea <prvIsQueueEmpty>
 800e67e:	4603      	mov	r3, r0
 800e680:	2b00      	cmp	r3, #0
 800e682:	f43f af4e 	beq.w	800e522 <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800e686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d00d      	beq.n	800e6a8 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 800e68c:	f7ff f8a6 	bl	800d7dc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800e690:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e692:	f000 f8b0 	bl	800e7f6 <prvGetDisinheritPriorityAfterTimeout>
 800e696:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800e698:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e69a:	689b      	ldr	r3, [r3, #8]
 800e69c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e69e:	4618      	mov	r0, r3
 800e6a0:	f001 f974 	bl	800f98c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800e6a4:	f7ff f8c8 	bl	800d838 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800e6a8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e6aa:	4618      	mov	r0, r3
 800e6ac:	3738      	adds	r7, #56	; 0x38
 800e6ae:	46bd      	mov	sp, r7
 800e6b0:	bd80      	pop	{r7, pc}
 800e6b2:	bf00      	nop
 800e6b4:	e000ed04 	.word	0xe000ed04

0800e6b8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800e6b8:	b580      	push	{r7, lr}
 800e6ba:	b08e      	sub	sp, #56	; 0x38
 800e6bc:	af00      	add	r7, sp, #0
 800e6be:	60f8      	str	r0, [r7, #12]
 800e6c0:	60b9      	str	r1, [r7, #8]
 800e6c2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800e6c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d109      	bne.n	800e6e2 <xQueueReceiveFromISR+0x2a>
 800e6ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6d2:	f383 8811 	msr	BASEPRI, r3
 800e6d6:	f3bf 8f6f 	isb	sy
 800e6da:	f3bf 8f4f 	dsb	sy
 800e6de:	623b      	str	r3, [r7, #32]
 800e6e0:	e7fe      	b.n	800e6e0 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e6e2:	68bb      	ldr	r3, [r7, #8]
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d103      	bne.n	800e6f0 <xQueueReceiveFromISR+0x38>
 800e6e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e6ec:	2b00      	cmp	r3, #0
 800e6ee:	d101      	bne.n	800e6f4 <xQueueReceiveFromISR+0x3c>
 800e6f0:	2301      	movs	r3, #1
 800e6f2:	e000      	b.n	800e6f6 <xQueueReceiveFromISR+0x3e>
 800e6f4:	2300      	movs	r3, #0
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d109      	bne.n	800e70e <xQueueReceiveFromISR+0x56>
 800e6fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6fe:	f383 8811 	msr	BASEPRI, r3
 800e702:	f3bf 8f6f 	isb	sy
 800e706:	f3bf 8f4f 	dsb	sy
 800e70a:	61fb      	str	r3, [r7, #28]
 800e70c:	e7fe      	b.n	800e70c <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e70e:	f7ff f941 	bl	800d994 <vPortValidateInterruptPriority>
	__asm volatile
 800e712:	f3ef 8211 	mrs	r2, BASEPRI
 800e716:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e71a:	f383 8811 	msr	BASEPRI, r3
 800e71e:	f3bf 8f6f 	isb	sy
 800e722:	f3bf 8f4f 	dsb	sy
 800e726:	61ba      	str	r2, [r7, #24]
 800e728:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800e72a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e72c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e72e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e732:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e736:	2b00      	cmp	r3, #0
 800e738:	d02f      	beq.n	800e79a <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800e73a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e73c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e740:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e744:	68b9      	ldr	r1, [r7, #8]
 800e746:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e748:	f000 f8d7 	bl	800e8fa <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e74c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e74e:	1e5a      	subs	r2, r3, #1
 800e750:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e752:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800e754:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e758:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e75c:	d112      	bne.n	800e784 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e75e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e760:	691b      	ldr	r3, [r3, #16]
 800e762:	2b00      	cmp	r3, #0
 800e764:	d016      	beq.n	800e794 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e768:	3310      	adds	r3, #16
 800e76a:	4618      	mov	r0, r3
 800e76c:	f000 fe56 	bl	800f41c <xTaskRemoveFromEventList>
 800e770:	4603      	mov	r3, r0
 800e772:	2b00      	cmp	r3, #0
 800e774:	d00e      	beq.n	800e794 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d00b      	beq.n	800e794 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	2201      	movs	r2, #1
 800e780:	601a      	str	r2, [r3, #0]
 800e782:	e007      	b.n	800e794 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800e784:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e788:	3301      	adds	r3, #1
 800e78a:	b2db      	uxtb	r3, r3
 800e78c:	b25a      	sxtb	r2, r3
 800e78e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e790:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800e794:	2301      	movs	r3, #1
 800e796:	637b      	str	r3, [r7, #52]	; 0x34
 800e798:	e001      	b.n	800e79e <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800e79a:	2300      	movs	r3, #0
 800e79c:	637b      	str	r3, [r7, #52]	; 0x34
 800e79e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7a0:	613b      	str	r3, [r7, #16]
	__asm volatile
 800e7a2:	693b      	ldr	r3, [r7, #16]
 800e7a4:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e7a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800e7aa:	4618      	mov	r0, r3
 800e7ac:	3738      	adds	r7, #56	; 0x38
 800e7ae:	46bd      	mov	sp, r7
 800e7b0:	bd80      	pop	{r7, pc}

0800e7b2 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800e7b2:	b580      	push	{r7, lr}
 800e7b4:	b084      	sub	sp, #16
 800e7b6:	af00      	add	r7, sp, #0
 800e7b8:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800e7be:	68fb      	ldr	r3, [r7, #12]
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	d109      	bne.n	800e7d8 <vQueueDelete+0x26>
	__asm volatile
 800e7c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7c8:	f383 8811 	msr	BASEPRI, r3
 800e7cc:	f3bf 8f6f 	isb	sy
 800e7d0:	f3bf 8f4f 	dsb	sy
 800e7d4:	60bb      	str	r3, [r7, #8]
 800e7d6:	e7fe      	b.n	800e7d6 <vQueueDelete+0x24>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800e7d8:	68f8      	ldr	r0, [r7, #12]
 800e7da:	f000 f95d 	bl	800ea98 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800e7de:	68fb      	ldr	r3, [r7, #12]
 800e7e0:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800e7e4:	2b00      	cmp	r3, #0
 800e7e6:	d102      	bne.n	800e7ee <vQueueDelete+0x3c>
		{
			vPortFree( pxQueue );
 800e7e8:	68f8      	ldr	r0, [r7, #12]
 800e7ea:	f7fe fd0b 	bl	800d204 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800e7ee:	bf00      	nop
 800e7f0:	3710      	adds	r7, #16
 800e7f2:	46bd      	mov	sp, r7
 800e7f4:	bd80      	pop	{r7, pc}

0800e7f6 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800e7f6:	b480      	push	{r7}
 800e7f8:	b085      	sub	sp, #20
 800e7fa:	af00      	add	r7, sp, #0
 800e7fc:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e802:	2b00      	cmp	r3, #0
 800e804:	d006      	beq.n	800e814 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e80a:	681b      	ldr	r3, [r3, #0]
 800e80c:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800e810:	60fb      	str	r3, [r7, #12]
 800e812:	e001      	b.n	800e818 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800e814:	2300      	movs	r3, #0
 800e816:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800e818:	68fb      	ldr	r3, [r7, #12]
	}
 800e81a:	4618      	mov	r0, r3
 800e81c:	3714      	adds	r7, #20
 800e81e:	46bd      	mov	sp, r7
 800e820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e824:	4770      	bx	lr

0800e826 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800e826:	b580      	push	{r7, lr}
 800e828:	b086      	sub	sp, #24
 800e82a:	af00      	add	r7, sp, #0
 800e82c:	60f8      	str	r0, [r7, #12]
 800e82e:	60b9      	str	r1, [r7, #8]
 800e830:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800e832:	2300      	movs	r3, #0
 800e834:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e836:	68fb      	ldr	r3, [r7, #12]
 800e838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e83a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800e83c:	68fb      	ldr	r3, [r7, #12]
 800e83e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e840:	2b00      	cmp	r3, #0
 800e842:	d10d      	bne.n	800e860 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e844:	68fb      	ldr	r3, [r7, #12]
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d14d      	bne.n	800e8e8 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e84c:	68fb      	ldr	r3, [r7, #12]
 800e84e:	689b      	ldr	r3, [r3, #8]
 800e850:	4618      	mov	r0, r3
 800e852:	f001 f82f 	bl	800f8b4 <xTaskPriorityDisinherit>
 800e856:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800e858:	68fb      	ldr	r3, [r7, #12]
 800e85a:	2200      	movs	r2, #0
 800e85c:	609a      	str	r2, [r3, #8]
 800e85e:	e043      	b.n	800e8e8 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	2b00      	cmp	r3, #0
 800e864:	d119      	bne.n	800e89a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e866:	68fb      	ldr	r3, [r7, #12]
 800e868:	6858      	ldr	r0, [r3, #4]
 800e86a:	68fb      	ldr	r3, [r7, #12]
 800e86c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e86e:	461a      	mov	r2, r3
 800e870:	68b9      	ldr	r1, [r7, #8]
 800e872:	f00e faca 	bl	801ce0a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	685a      	ldr	r2, [r3, #4]
 800e87a:	68fb      	ldr	r3, [r7, #12]
 800e87c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e87e:	441a      	add	r2, r3
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e884:	68fb      	ldr	r3, [r7, #12]
 800e886:	685a      	ldr	r2, [r3, #4]
 800e888:	68fb      	ldr	r3, [r7, #12]
 800e88a:	689b      	ldr	r3, [r3, #8]
 800e88c:	429a      	cmp	r2, r3
 800e88e:	d32b      	bcc.n	800e8e8 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800e890:	68fb      	ldr	r3, [r7, #12]
 800e892:	681a      	ldr	r2, [r3, #0]
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	605a      	str	r2, [r3, #4]
 800e898:	e026      	b.n	800e8e8 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800e89a:	68fb      	ldr	r3, [r7, #12]
 800e89c:	68d8      	ldr	r0, [r3, #12]
 800e89e:	68fb      	ldr	r3, [r7, #12]
 800e8a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8a2:	461a      	mov	r2, r3
 800e8a4:	68b9      	ldr	r1, [r7, #8]
 800e8a6:	f00e fab0 	bl	801ce0a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800e8aa:	68fb      	ldr	r3, [r7, #12]
 800e8ac:	68da      	ldr	r2, [r3, #12]
 800e8ae:	68fb      	ldr	r3, [r7, #12]
 800e8b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8b2:	425b      	negs	r3, r3
 800e8b4:	441a      	add	r2, r3
 800e8b6:	68fb      	ldr	r3, [r7, #12]
 800e8b8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e8ba:	68fb      	ldr	r3, [r7, #12]
 800e8bc:	68da      	ldr	r2, [r3, #12]
 800e8be:	68fb      	ldr	r3, [r7, #12]
 800e8c0:	681b      	ldr	r3, [r3, #0]
 800e8c2:	429a      	cmp	r2, r3
 800e8c4:	d207      	bcs.n	800e8d6 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800e8c6:	68fb      	ldr	r3, [r7, #12]
 800e8c8:	689a      	ldr	r2, [r3, #8]
 800e8ca:	68fb      	ldr	r3, [r7, #12]
 800e8cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8ce:	425b      	negs	r3, r3
 800e8d0:	441a      	add	r2, r3
 800e8d2:	68fb      	ldr	r3, [r7, #12]
 800e8d4:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	2b02      	cmp	r3, #2
 800e8da:	d105      	bne.n	800e8e8 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e8dc:	693b      	ldr	r3, [r7, #16]
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	d002      	beq.n	800e8e8 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800e8e2:	693b      	ldr	r3, [r7, #16]
 800e8e4:	3b01      	subs	r3, #1
 800e8e6:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800e8e8:	693b      	ldr	r3, [r7, #16]
 800e8ea:	1c5a      	adds	r2, r3, #1
 800e8ec:	68fb      	ldr	r3, [r7, #12]
 800e8ee:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800e8f0:	697b      	ldr	r3, [r7, #20]
}
 800e8f2:	4618      	mov	r0, r3
 800e8f4:	3718      	adds	r7, #24
 800e8f6:	46bd      	mov	sp, r7
 800e8f8:	bd80      	pop	{r7, pc}

0800e8fa <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800e8fa:	b580      	push	{r7, lr}
 800e8fc:	b082      	sub	sp, #8
 800e8fe:	af00      	add	r7, sp, #0
 800e900:	6078      	str	r0, [r7, #4]
 800e902:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e908:	2b00      	cmp	r3, #0
 800e90a:	d018      	beq.n	800e93e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	68da      	ldr	r2, [r3, #12]
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e914:	441a      	add	r2, r3
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	68da      	ldr	r2, [r3, #12]
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	689b      	ldr	r3, [r3, #8]
 800e922:	429a      	cmp	r2, r3
 800e924:	d303      	bcc.n	800e92e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	681a      	ldr	r2, [r3, #0]
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	68d9      	ldr	r1, [r3, #12]
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e936:	461a      	mov	r2, r3
 800e938:	6838      	ldr	r0, [r7, #0]
 800e93a:	f00e fa66 	bl	801ce0a <memcpy>
	}
}
 800e93e:	bf00      	nop
 800e940:	3708      	adds	r7, #8
 800e942:	46bd      	mov	sp, r7
 800e944:	bd80      	pop	{r7, pc}

0800e946 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800e946:	b580      	push	{r7, lr}
 800e948:	b084      	sub	sp, #16
 800e94a:	af00      	add	r7, sp, #0
 800e94c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800e94e:	f7fe ff45 	bl	800d7dc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e958:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e95a:	e011      	b.n	800e980 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e960:	2b00      	cmp	r3, #0
 800e962:	d012      	beq.n	800e98a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	3324      	adds	r3, #36	; 0x24
 800e968:	4618      	mov	r0, r3
 800e96a:	f000 fd57 	bl	800f41c <xTaskRemoveFromEventList>
 800e96e:	4603      	mov	r3, r0
 800e970:	2b00      	cmp	r3, #0
 800e972:	d001      	beq.n	800e978 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800e974:	f000 fe2a 	bl	800f5cc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800e978:	7bfb      	ldrb	r3, [r7, #15]
 800e97a:	3b01      	subs	r3, #1
 800e97c:	b2db      	uxtb	r3, r3
 800e97e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e980:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e984:	2b00      	cmp	r3, #0
 800e986:	dce9      	bgt.n	800e95c <prvUnlockQueue+0x16>
 800e988:	e000      	b.n	800e98c <prvUnlockQueue+0x46>
					break;
 800e98a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	22ff      	movs	r2, #255	; 0xff
 800e990:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800e994:	f7fe ff50 	bl	800d838 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800e998:	f7fe ff20 	bl	800d7dc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e9a2:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e9a4:	e011      	b.n	800e9ca <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	691b      	ldr	r3, [r3, #16]
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d012      	beq.n	800e9d4 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	3310      	adds	r3, #16
 800e9b2:	4618      	mov	r0, r3
 800e9b4:	f000 fd32 	bl	800f41c <xTaskRemoveFromEventList>
 800e9b8:	4603      	mov	r3, r0
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d001      	beq.n	800e9c2 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800e9be:	f000 fe05 	bl	800f5cc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800e9c2:	7bbb      	ldrb	r3, [r7, #14]
 800e9c4:	3b01      	subs	r3, #1
 800e9c6:	b2db      	uxtb	r3, r3
 800e9c8:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e9ca:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	dce9      	bgt.n	800e9a6 <prvUnlockQueue+0x60>
 800e9d2:	e000      	b.n	800e9d6 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800e9d4:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	22ff      	movs	r2, #255	; 0xff
 800e9da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800e9de:	f7fe ff2b 	bl	800d838 <vPortExitCritical>
}
 800e9e2:	bf00      	nop
 800e9e4:	3710      	adds	r7, #16
 800e9e6:	46bd      	mov	sp, r7
 800e9e8:	bd80      	pop	{r7, pc}

0800e9ea <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800e9ea:	b580      	push	{r7, lr}
 800e9ec:	b084      	sub	sp, #16
 800e9ee:	af00      	add	r7, sp, #0
 800e9f0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e9f2:	f7fe fef3 	bl	800d7dc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e9fa:	2b00      	cmp	r3, #0
 800e9fc:	d102      	bne.n	800ea04 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800e9fe:	2301      	movs	r3, #1
 800ea00:	60fb      	str	r3, [r7, #12]
 800ea02:	e001      	b.n	800ea08 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ea04:	2300      	movs	r3, #0
 800ea06:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ea08:	f7fe ff16 	bl	800d838 <vPortExitCritical>

	return xReturn;
 800ea0c:	68fb      	ldr	r3, [r7, #12]
}
 800ea0e:	4618      	mov	r0, r3
 800ea10:	3710      	adds	r7, #16
 800ea12:	46bd      	mov	sp, r7
 800ea14:	bd80      	pop	{r7, pc}

0800ea16 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ea16:	b580      	push	{r7, lr}
 800ea18:	b084      	sub	sp, #16
 800ea1a:	af00      	add	r7, sp, #0
 800ea1c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ea1e:	f7fe fedd 	bl	800d7dc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ea2a:	429a      	cmp	r2, r3
 800ea2c:	d102      	bne.n	800ea34 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ea2e:	2301      	movs	r3, #1
 800ea30:	60fb      	str	r3, [r7, #12]
 800ea32:	e001      	b.n	800ea38 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ea34:	2300      	movs	r3, #0
 800ea36:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ea38:	f7fe fefe 	bl	800d838 <vPortExitCritical>

	return xReturn;
 800ea3c:	68fb      	ldr	r3, [r7, #12]
}
 800ea3e:	4618      	mov	r0, r3
 800ea40:	3710      	adds	r7, #16
 800ea42:	46bd      	mov	sp, r7
 800ea44:	bd80      	pop	{r7, pc}
	...

0800ea48 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800ea48:	b480      	push	{r7}
 800ea4a:	b085      	sub	sp, #20
 800ea4c:	af00      	add	r7, sp, #0
 800ea4e:	6078      	str	r0, [r7, #4]
 800ea50:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ea52:	2300      	movs	r3, #0
 800ea54:	60fb      	str	r3, [r7, #12]
 800ea56:	e014      	b.n	800ea82 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800ea58:	4a0e      	ldr	r2, [pc, #56]	; (800ea94 <vQueueAddToRegistry+0x4c>)
 800ea5a:	68fb      	ldr	r3, [r7, #12]
 800ea5c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	d10b      	bne.n	800ea7c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ea64:	490b      	ldr	r1, [pc, #44]	; (800ea94 <vQueueAddToRegistry+0x4c>)
 800ea66:	68fb      	ldr	r3, [r7, #12]
 800ea68:	683a      	ldr	r2, [r7, #0]
 800ea6a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ea6e:	4a09      	ldr	r2, [pc, #36]	; (800ea94 <vQueueAddToRegistry+0x4c>)
 800ea70:	68fb      	ldr	r3, [r7, #12]
 800ea72:	00db      	lsls	r3, r3, #3
 800ea74:	4413      	add	r3, r2
 800ea76:	687a      	ldr	r2, [r7, #4]
 800ea78:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ea7a:	e005      	b.n	800ea88 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ea7c:	68fb      	ldr	r3, [r7, #12]
 800ea7e:	3301      	adds	r3, #1
 800ea80:	60fb      	str	r3, [r7, #12]
 800ea82:	68fb      	ldr	r3, [r7, #12]
 800ea84:	2b07      	cmp	r3, #7
 800ea86:	d9e7      	bls.n	800ea58 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ea88:	bf00      	nop
 800ea8a:	3714      	adds	r7, #20
 800ea8c:	46bd      	mov	sp, r7
 800ea8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea92:	4770      	bx	lr
 800ea94:	200088f0 	.word	0x200088f0

0800ea98 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800ea98:	b480      	push	{r7}
 800ea9a:	b085      	sub	sp, #20
 800ea9c:	af00      	add	r7, sp, #0
 800ea9e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800eaa0:	2300      	movs	r3, #0
 800eaa2:	60fb      	str	r3, [r7, #12]
 800eaa4:	e016      	b.n	800ead4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800eaa6:	4a10      	ldr	r2, [pc, #64]	; (800eae8 <vQueueUnregisterQueue+0x50>)
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	00db      	lsls	r3, r3, #3
 800eaac:	4413      	add	r3, r2
 800eaae:	685b      	ldr	r3, [r3, #4]
 800eab0:	687a      	ldr	r2, [r7, #4]
 800eab2:	429a      	cmp	r2, r3
 800eab4:	d10b      	bne.n	800eace <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800eab6:	4a0c      	ldr	r2, [pc, #48]	; (800eae8 <vQueueUnregisterQueue+0x50>)
 800eab8:	68fb      	ldr	r3, [r7, #12]
 800eaba:	2100      	movs	r1, #0
 800eabc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800eac0:	4a09      	ldr	r2, [pc, #36]	; (800eae8 <vQueueUnregisterQueue+0x50>)
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	00db      	lsls	r3, r3, #3
 800eac6:	4413      	add	r3, r2
 800eac8:	2200      	movs	r2, #0
 800eaca:	605a      	str	r2, [r3, #4]
				break;
 800eacc:	e005      	b.n	800eada <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	3301      	adds	r3, #1
 800ead2:	60fb      	str	r3, [r7, #12]
 800ead4:	68fb      	ldr	r3, [r7, #12]
 800ead6:	2b07      	cmp	r3, #7
 800ead8:	d9e5      	bls.n	800eaa6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800eada:	bf00      	nop
 800eadc:	3714      	adds	r7, #20
 800eade:	46bd      	mov	sp, r7
 800eae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eae4:	4770      	bx	lr
 800eae6:	bf00      	nop
 800eae8:	200088f0 	.word	0x200088f0

0800eaec <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800eaec:	b580      	push	{r7, lr}
 800eaee:	b086      	sub	sp, #24
 800eaf0:	af00      	add	r7, sp, #0
 800eaf2:	60f8      	str	r0, [r7, #12]
 800eaf4:	60b9      	str	r1, [r7, #8]
 800eaf6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800eaf8:	68fb      	ldr	r3, [r7, #12]
 800eafa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800eafc:	f7fe fe6e 	bl	800d7dc <vPortEnterCritical>
 800eb00:	697b      	ldr	r3, [r7, #20]
 800eb02:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800eb06:	b25b      	sxtb	r3, r3
 800eb08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800eb0c:	d103      	bne.n	800eb16 <vQueueWaitForMessageRestricted+0x2a>
 800eb0e:	697b      	ldr	r3, [r7, #20]
 800eb10:	2200      	movs	r2, #0
 800eb12:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800eb16:	697b      	ldr	r3, [r7, #20]
 800eb18:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800eb1c:	b25b      	sxtb	r3, r3
 800eb1e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800eb22:	d103      	bne.n	800eb2c <vQueueWaitForMessageRestricted+0x40>
 800eb24:	697b      	ldr	r3, [r7, #20]
 800eb26:	2200      	movs	r2, #0
 800eb28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800eb2c:	f7fe fe84 	bl	800d838 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800eb30:	697b      	ldr	r3, [r7, #20]
 800eb32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eb34:	2b00      	cmp	r3, #0
 800eb36:	d106      	bne.n	800eb46 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800eb38:	697b      	ldr	r3, [r7, #20]
 800eb3a:	3324      	adds	r3, #36	; 0x24
 800eb3c:	687a      	ldr	r2, [r7, #4]
 800eb3e:	68b9      	ldr	r1, [r7, #8]
 800eb40:	4618      	mov	r0, r3
 800eb42:	f000 fc41 	bl	800f3c8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800eb46:	6978      	ldr	r0, [r7, #20]
 800eb48:	f7ff fefd 	bl	800e946 <prvUnlockQueue>
	}
 800eb4c:	bf00      	nop
 800eb4e:	3718      	adds	r7, #24
 800eb50:	46bd      	mov	sp, r7
 800eb52:	bd80      	pop	{r7, pc}

0800eb54 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800eb54:	b580      	push	{r7, lr}
 800eb56:	b08e      	sub	sp, #56	; 0x38
 800eb58:	af04      	add	r7, sp, #16
 800eb5a:	60f8      	str	r0, [r7, #12]
 800eb5c:	60b9      	str	r1, [r7, #8]
 800eb5e:	607a      	str	r2, [r7, #4]
 800eb60:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800eb62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d109      	bne.n	800eb7c <xTaskCreateStatic+0x28>
 800eb68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb6c:	f383 8811 	msr	BASEPRI, r3
 800eb70:	f3bf 8f6f 	isb	sy
 800eb74:	f3bf 8f4f 	dsb	sy
 800eb78:	623b      	str	r3, [r7, #32]
 800eb7a:	e7fe      	b.n	800eb7a <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800eb7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d109      	bne.n	800eb96 <xTaskCreateStatic+0x42>
 800eb82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb86:	f383 8811 	msr	BASEPRI, r3
 800eb8a:	f3bf 8f6f 	isb	sy
 800eb8e:	f3bf 8f4f 	dsb	sy
 800eb92:	61fb      	str	r3, [r7, #28]
 800eb94:	e7fe      	b.n	800eb94 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800eb96:	235c      	movs	r3, #92	; 0x5c
 800eb98:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800eb9a:	693b      	ldr	r3, [r7, #16]
 800eb9c:	2b5c      	cmp	r3, #92	; 0x5c
 800eb9e:	d009      	beq.n	800ebb4 <xTaskCreateStatic+0x60>
 800eba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eba4:	f383 8811 	msr	BASEPRI, r3
 800eba8:	f3bf 8f6f 	isb	sy
 800ebac:	f3bf 8f4f 	dsb	sy
 800ebb0:	61bb      	str	r3, [r7, #24]
 800ebb2:	e7fe      	b.n	800ebb2 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ebb4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ebb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	d01e      	beq.n	800ebfa <xTaskCreateStatic+0xa6>
 800ebbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ebbe:	2b00      	cmp	r3, #0
 800ebc0:	d01b      	beq.n	800ebfa <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ebc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebc4:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ebc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebc8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ebca:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ebcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebce:	2202      	movs	r2, #2
 800ebd0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ebd4:	2300      	movs	r3, #0
 800ebd6:	9303      	str	r3, [sp, #12]
 800ebd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebda:	9302      	str	r3, [sp, #8]
 800ebdc:	f107 0314 	add.w	r3, r7, #20
 800ebe0:	9301      	str	r3, [sp, #4]
 800ebe2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebe4:	9300      	str	r3, [sp, #0]
 800ebe6:	683b      	ldr	r3, [r7, #0]
 800ebe8:	687a      	ldr	r2, [r7, #4]
 800ebea:	68b9      	ldr	r1, [r7, #8]
 800ebec:	68f8      	ldr	r0, [r7, #12]
 800ebee:	f000 f850 	bl	800ec92 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ebf2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ebf4:	f000 f8dc 	bl	800edb0 <prvAddNewTaskToReadyList>
 800ebf8:	e001      	b.n	800ebfe <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 800ebfa:	2300      	movs	r3, #0
 800ebfc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800ebfe:	697b      	ldr	r3, [r7, #20]
	}
 800ec00:	4618      	mov	r0, r3
 800ec02:	3728      	adds	r7, #40	; 0x28
 800ec04:	46bd      	mov	sp, r7
 800ec06:	bd80      	pop	{r7, pc}

0800ec08 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ec08:	b580      	push	{r7, lr}
 800ec0a:	b08c      	sub	sp, #48	; 0x30
 800ec0c:	af04      	add	r7, sp, #16
 800ec0e:	60f8      	str	r0, [r7, #12]
 800ec10:	60b9      	str	r1, [r7, #8]
 800ec12:	603b      	str	r3, [r7, #0]
 800ec14:	4613      	mov	r3, r2
 800ec16:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ec18:	88fb      	ldrh	r3, [r7, #6]
 800ec1a:	009b      	lsls	r3, r3, #2
 800ec1c:	4618      	mov	r0, r3
 800ec1e:	f7fe fa2f 	bl	800d080 <pvPortMalloc>
 800ec22:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ec24:	697b      	ldr	r3, [r7, #20]
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	d00e      	beq.n	800ec48 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ec2a:	205c      	movs	r0, #92	; 0x5c
 800ec2c:	f7fe fa28 	bl	800d080 <pvPortMalloc>
 800ec30:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800ec32:	69fb      	ldr	r3, [r7, #28]
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	d003      	beq.n	800ec40 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800ec38:	69fb      	ldr	r3, [r7, #28]
 800ec3a:	697a      	ldr	r2, [r7, #20]
 800ec3c:	631a      	str	r2, [r3, #48]	; 0x30
 800ec3e:	e005      	b.n	800ec4c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800ec40:	6978      	ldr	r0, [r7, #20]
 800ec42:	f7fe fadf 	bl	800d204 <vPortFree>
 800ec46:	e001      	b.n	800ec4c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800ec48:	2300      	movs	r3, #0
 800ec4a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ec4c:	69fb      	ldr	r3, [r7, #28]
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d017      	beq.n	800ec82 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ec52:	69fb      	ldr	r3, [r7, #28]
 800ec54:	2200      	movs	r2, #0
 800ec56:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ec5a:	88fa      	ldrh	r2, [r7, #6]
 800ec5c:	2300      	movs	r3, #0
 800ec5e:	9303      	str	r3, [sp, #12]
 800ec60:	69fb      	ldr	r3, [r7, #28]
 800ec62:	9302      	str	r3, [sp, #8]
 800ec64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec66:	9301      	str	r3, [sp, #4]
 800ec68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec6a:	9300      	str	r3, [sp, #0]
 800ec6c:	683b      	ldr	r3, [r7, #0]
 800ec6e:	68b9      	ldr	r1, [r7, #8]
 800ec70:	68f8      	ldr	r0, [r7, #12]
 800ec72:	f000 f80e 	bl	800ec92 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ec76:	69f8      	ldr	r0, [r7, #28]
 800ec78:	f000 f89a 	bl	800edb0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ec7c:	2301      	movs	r3, #1
 800ec7e:	61bb      	str	r3, [r7, #24]
 800ec80:	e002      	b.n	800ec88 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ec82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ec86:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ec88:	69bb      	ldr	r3, [r7, #24]
	}
 800ec8a:	4618      	mov	r0, r3
 800ec8c:	3720      	adds	r7, #32
 800ec8e:	46bd      	mov	sp, r7
 800ec90:	bd80      	pop	{r7, pc}

0800ec92 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ec92:	b580      	push	{r7, lr}
 800ec94:	b088      	sub	sp, #32
 800ec96:	af00      	add	r7, sp, #0
 800ec98:	60f8      	str	r0, [r7, #12]
 800ec9a:	60b9      	str	r1, [r7, #8]
 800ec9c:	607a      	str	r2, [r7, #4]
 800ec9e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800eca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eca2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	009b      	lsls	r3, r3, #2
 800eca8:	461a      	mov	r2, r3
 800ecaa:	21a5      	movs	r1, #165	; 0xa5
 800ecac:	f00e f8d1 	bl	801ce52 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ecb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ecb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ecb4:	6879      	ldr	r1, [r7, #4]
 800ecb6:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800ecba:	440b      	add	r3, r1
 800ecbc:	009b      	lsls	r3, r3, #2
 800ecbe:	4413      	add	r3, r2
 800ecc0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ecc2:	69bb      	ldr	r3, [r7, #24]
 800ecc4:	f023 0307 	bic.w	r3, r3, #7
 800ecc8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ecca:	69bb      	ldr	r3, [r7, #24]
 800eccc:	f003 0307 	and.w	r3, r3, #7
 800ecd0:	2b00      	cmp	r3, #0
 800ecd2:	d009      	beq.n	800ece8 <prvInitialiseNewTask+0x56>
 800ecd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ecd8:	f383 8811 	msr	BASEPRI, r3
 800ecdc:	f3bf 8f6f 	isb	sy
 800ece0:	f3bf 8f4f 	dsb	sy
 800ece4:	617b      	str	r3, [r7, #20]
 800ece6:	e7fe      	b.n	800ece6 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ece8:	68bb      	ldr	r3, [r7, #8]
 800ecea:	2b00      	cmp	r3, #0
 800ecec:	d01f      	beq.n	800ed2e <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ecee:	2300      	movs	r3, #0
 800ecf0:	61fb      	str	r3, [r7, #28]
 800ecf2:	e012      	b.n	800ed1a <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ecf4:	68ba      	ldr	r2, [r7, #8]
 800ecf6:	69fb      	ldr	r3, [r7, #28]
 800ecf8:	4413      	add	r3, r2
 800ecfa:	7819      	ldrb	r1, [r3, #0]
 800ecfc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ecfe:	69fb      	ldr	r3, [r7, #28]
 800ed00:	4413      	add	r3, r2
 800ed02:	3334      	adds	r3, #52	; 0x34
 800ed04:	460a      	mov	r2, r1
 800ed06:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ed08:	68ba      	ldr	r2, [r7, #8]
 800ed0a:	69fb      	ldr	r3, [r7, #28]
 800ed0c:	4413      	add	r3, r2
 800ed0e:	781b      	ldrb	r3, [r3, #0]
 800ed10:	2b00      	cmp	r3, #0
 800ed12:	d006      	beq.n	800ed22 <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ed14:	69fb      	ldr	r3, [r7, #28]
 800ed16:	3301      	adds	r3, #1
 800ed18:	61fb      	str	r3, [r7, #28]
 800ed1a:	69fb      	ldr	r3, [r7, #28]
 800ed1c:	2b0f      	cmp	r3, #15
 800ed1e:	d9e9      	bls.n	800ecf4 <prvInitialiseNewTask+0x62>
 800ed20:	e000      	b.n	800ed24 <prvInitialiseNewTask+0x92>
			{
				break;
 800ed22:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ed24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed26:	2200      	movs	r2, #0
 800ed28:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ed2c:	e003      	b.n	800ed36 <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ed2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed30:	2200      	movs	r2, #0
 800ed32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ed36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed38:	2b37      	cmp	r3, #55	; 0x37
 800ed3a:	d901      	bls.n	800ed40 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ed3c:	2337      	movs	r3, #55	; 0x37
 800ed3e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ed40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed42:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ed44:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ed46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed48:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ed4a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ed4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed4e:	2200      	movs	r2, #0
 800ed50:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ed52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed54:	3304      	adds	r3, #4
 800ed56:	4618      	mov	r0, r3
 800ed58:	f7fe fb88 	bl	800d46c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ed5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed5e:	3318      	adds	r3, #24
 800ed60:	4618      	mov	r0, r3
 800ed62:	f7fe fb83 	bl	800d46c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ed66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ed6a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ed6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed6e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ed72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed74:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ed76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ed7a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ed7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed7e:	2200      	movs	r2, #0
 800ed80:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ed82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed84:	2200      	movs	r2, #0
 800ed86:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ed8a:	683a      	ldr	r2, [r7, #0]
 800ed8c:	68f9      	ldr	r1, [r7, #12]
 800ed8e:	69b8      	ldr	r0, [r7, #24]
 800ed90:	f7fe fc00 	bl	800d594 <pxPortInitialiseStack>
 800ed94:	4602      	mov	r2, r0
 800ed96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed98:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ed9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	d002      	beq.n	800eda6 <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800eda0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eda2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800eda4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800eda6:	bf00      	nop
 800eda8:	3720      	adds	r7, #32
 800edaa:	46bd      	mov	sp, r7
 800edac:	bd80      	pop	{r7, pc}
	...

0800edb0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800edb0:	b580      	push	{r7, lr}
 800edb2:	b082      	sub	sp, #8
 800edb4:	af00      	add	r7, sp, #0
 800edb6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800edb8:	f7fe fd10 	bl	800d7dc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800edbc:	4b2d      	ldr	r3, [pc, #180]	; (800ee74 <prvAddNewTaskToReadyList+0xc4>)
 800edbe:	681b      	ldr	r3, [r3, #0]
 800edc0:	3301      	adds	r3, #1
 800edc2:	4a2c      	ldr	r2, [pc, #176]	; (800ee74 <prvAddNewTaskToReadyList+0xc4>)
 800edc4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800edc6:	4b2c      	ldr	r3, [pc, #176]	; (800ee78 <prvAddNewTaskToReadyList+0xc8>)
 800edc8:	681b      	ldr	r3, [r3, #0]
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d109      	bne.n	800ede2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800edce:	4a2a      	ldr	r2, [pc, #168]	; (800ee78 <prvAddNewTaskToReadyList+0xc8>)
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800edd4:	4b27      	ldr	r3, [pc, #156]	; (800ee74 <prvAddNewTaskToReadyList+0xc4>)
 800edd6:	681b      	ldr	r3, [r3, #0]
 800edd8:	2b01      	cmp	r3, #1
 800edda:	d110      	bne.n	800edfe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800eddc:	f000 fc1a 	bl	800f614 <prvInitialiseTaskLists>
 800ede0:	e00d      	b.n	800edfe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ede2:	4b26      	ldr	r3, [pc, #152]	; (800ee7c <prvAddNewTaskToReadyList+0xcc>)
 800ede4:	681b      	ldr	r3, [r3, #0]
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d109      	bne.n	800edfe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800edea:	4b23      	ldr	r3, [pc, #140]	; (800ee78 <prvAddNewTaskToReadyList+0xc8>)
 800edec:	681b      	ldr	r3, [r3, #0]
 800edee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800edf4:	429a      	cmp	r2, r3
 800edf6:	d802      	bhi.n	800edfe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800edf8:	4a1f      	ldr	r2, [pc, #124]	; (800ee78 <prvAddNewTaskToReadyList+0xc8>)
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800edfe:	4b20      	ldr	r3, [pc, #128]	; (800ee80 <prvAddNewTaskToReadyList+0xd0>)
 800ee00:	681b      	ldr	r3, [r3, #0]
 800ee02:	3301      	adds	r3, #1
 800ee04:	4a1e      	ldr	r2, [pc, #120]	; (800ee80 <prvAddNewTaskToReadyList+0xd0>)
 800ee06:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ee08:	4b1d      	ldr	r3, [pc, #116]	; (800ee80 <prvAddNewTaskToReadyList+0xd0>)
 800ee0a:	681a      	ldr	r2, [r3, #0]
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ee14:	4b1b      	ldr	r3, [pc, #108]	; (800ee84 <prvAddNewTaskToReadyList+0xd4>)
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	429a      	cmp	r2, r3
 800ee1a:	d903      	bls.n	800ee24 <prvAddNewTaskToReadyList+0x74>
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee20:	4a18      	ldr	r2, [pc, #96]	; (800ee84 <prvAddNewTaskToReadyList+0xd4>)
 800ee22:	6013      	str	r3, [r2, #0]
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ee28:	4613      	mov	r3, r2
 800ee2a:	009b      	lsls	r3, r3, #2
 800ee2c:	4413      	add	r3, r2
 800ee2e:	009b      	lsls	r3, r3, #2
 800ee30:	4a15      	ldr	r2, [pc, #84]	; (800ee88 <prvAddNewTaskToReadyList+0xd8>)
 800ee32:	441a      	add	r2, r3
 800ee34:	687b      	ldr	r3, [r7, #4]
 800ee36:	3304      	adds	r3, #4
 800ee38:	4619      	mov	r1, r3
 800ee3a:	4610      	mov	r0, r2
 800ee3c:	f7fe fb23 	bl	800d486 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ee40:	f7fe fcfa 	bl	800d838 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ee44:	4b0d      	ldr	r3, [pc, #52]	; (800ee7c <prvAddNewTaskToReadyList+0xcc>)
 800ee46:	681b      	ldr	r3, [r3, #0]
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d00e      	beq.n	800ee6a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ee4c:	4b0a      	ldr	r3, [pc, #40]	; (800ee78 <prvAddNewTaskToReadyList+0xc8>)
 800ee4e:	681b      	ldr	r3, [r3, #0]
 800ee50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee56:	429a      	cmp	r2, r3
 800ee58:	d207      	bcs.n	800ee6a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ee5a:	4b0c      	ldr	r3, [pc, #48]	; (800ee8c <prvAddNewTaskToReadyList+0xdc>)
 800ee5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ee60:	601a      	str	r2, [r3, #0]
 800ee62:	f3bf 8f4f 	dsb	sy
 800ee66:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ee6a:	bf00      	nop
 800ee6c:	3708      	adds	r7, #8
 800ee6e:	46bd      	mov	sp, r7
 800ee70:	bd80      	pop	{r7, pc}
 800ee72:	bf00      	nop
 800ee74:	20007474 	.word	0x20007474
 800ee78:	20006fa0 	.word	0x20006fa0
 800ee7c:	20007480 	.word	0x20007480
 800ee80:	20007490 	.word	0x20007490
 800ee84:	2000747c 	.word	0x2000747c
 800ee88:	20006fa4 	.word	0x20006fa4
 800ee8c:	e000ed04 	.word	0xe000ed04

0800ee90 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ee90:	b580      	push	{r7, lr}
 800ee92:	b084      	sub	sp, #16
 800ee94:	af00      	add	r7, sp, #0
 800ee96:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ee98:	2300      	movs	r3, #0
 800ee9a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	2b00      	cmp	r3, #0
 800eea0:	d016      	beq.n	800eed0 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800eea2:	4b13      	ldr	r3, [pc, #76]	; (800eef0 <vTaskDelay+0x60>)
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d009      	beq.n	800eebe <vTaskDelay+0x2e>
 800eeaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eeae:	f383 8811 	msr	BASEPRI, r3
 800eeb2:	f3bf 8f6f 	isb	sy
 800eeb6:	f3bf 8f4f 	dsb	sy
 800eeba:	60bb      	str	r3, [r7, #8]
 800eebc:	e7fe      	b.n	800eebc <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800eebe:	f000 f87f 	bl	800efc0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800eec2:	2100      	movs	r1, #0
 800eec4:	6878      	ldr	r0, [r7, #4]
 800eec6:	f000 fdf5 	bl	800fab4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800eeca:	f000 f887 	bl	800efdc <xTaskResumeAll>
 800eece:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800eed0:	68fb      	ldr	r3, [r7, #12]
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	d107      	bne.n	800eee6 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800eed6:	4b07      	ldr	r3, [pc, #28]	; (800eef4 <vTaskDelay+0x64>)
 800eed8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800eedc:	601a      	str	r2, [r3, #0]
 800eede:	f3bf 8f4f 	dsb	sy
 800eee2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800eee6:	bf00      	nop
 800eee8:	3710      	adds	r7, #16
 800eeea:	46bd      	mov	sp, r7
 800eeec:	bd80      	pop	{r7, pc}
 800eeee:	bf00      	nop
 800eef0:	2000749c 	.word	0x2000749c
 800eef4:	e000ed04 	.word	0xe000ed04

0800eef8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800eef8:	b580      	push	{r7, lr}
 800eefa:	b08a      	sub	sp, #40	; 0x28
 800eefc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800eefe:	2300      	movs	r3, #0
 800ef00:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ef02:	2300      	movs	r3, #0
 800ef04:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ef06:	463a      	mov	r2, r7
 800ef08:	1d39      	adds	r1, r7, #4
 800ef0a:	f107 0308 	add.w	r3, r7, #8
 800ef0e:	4618      	mov	r0, r3
 800ef10:	f7fe f882 	bl	800d018 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ef14:	6839      	ldr	r1, [r7, #0]
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	68ba      	ldr	r2, [r7, #8]
 800ef1a:	9202      	str	r2, [sp, #8]
 800ef1c:	9301      	str	r3, [sp, #4]
 800ef1e:	2300      	movs	r3, #0
 800ef20:	9300      	str	r3, [sp, #0]
 800ef22:	2300      	movs	r3, #0
 800ef24:	460a      	mov	r2, r1
 800ef26:	4920      	ldr	r1, [pc, #128]	; (800efa8 <vTaskStartScheduler+0xb0>)
 800ef28:	4820      	ldr	r0, [pc, #128]	; (800efac <vTaskStartScheduler+0xb4>)
 800ef2a:	f7ff fe13 	bl	800eb54 <xTaskCreateStatic>
 800ef2e:	4602      	mov	r2, r0
 800ef30:	4b1f      	ldr	r3, [pc, #124]	; (800efb0 <vTaskStartScheduler+0xb8>)
 800ef32:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ef34:	4b1e      	ldr	r3, [pc, #120]	; (800efb0 <vTaskStartScheduler+0xb8>)
 800ef36:	681b      	ldr	r3, [r3, #0]
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	d002      	beq.n	800ef42 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ef3c:	2301      	movs	r3, #1
 800ef3e:	617b      	str	r3, [r7, #20]
 800ef40:	e001      	b.n	800ef46 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ef42:	2300      	movs	r3, #0
 800ef44:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ef46:	697b      	ldr	r3, [r7, #20]
 800ef48:	2b01      	cmp	r3, #1
 800ef4a:	d102      	bne.n	800ef52 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ef4c:	f000 fe06 	bl	800fb5c <xTimerCreateTimerTask>
 800ef50:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ef52:	697b      	ldr	r3, [r7, #20]
 800ef54:	2b01      	cmp	r3, #1
 800ef56:	d115      	bne.n	800ef84 <vTaskStartScheduler+0x8c>
 800ef58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef5c:	f383 8811 	msr	BASEPRI, r3
 800ef60:	f3bf 8f6f 	isb	sy
 800ef64:	f3bf 8f4f 	dsb	sy
 800ef68:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ef6a:	4b12      	ldr	r3, [pc, #72]	; (800efb4 <vTaskStartScheduler+0xbc>)
 800ef6c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ef70:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ef72:	4b11      	ldr	r3, [pc, #68]	; (800efb8 <vTaskStartScheduler+0xc0>)
 800ef74:	2201      	movs	r2, #1
 800ef76:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ef78:	4b10      	ldr	r3, [pc, #64]	; (800efbc <vTaskStartScheduler+0xc4>)
 800ef7a:	2200      	movs	r2, #0
 800ef7c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ef7e:	f7fe fb8f 	bl	800d6a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ef82:	e00d      	b.n	800efa0 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ef84:	697b      	ldr	r3, [r7, #20]
 800ef86:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ef8a:	d109      	bne.n	800efa0 <vTaskStartScheduler+0xa8>
 800ef8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef90:	f383 8811 	msr	BASEPRI, r3
 800ef94:	f3bf 8f6f 	isb	sy
 800ef98:	f3bf 8f4f 	dsb	sy
 800ef9c:	60fb      	str	r3, [r7, #12]
 800ef9e:	e7fe      	b.n	800ef9e <vTaskStartScheduler+0xa6>
}
 800efa0:	bf00      	nop
 800efa2:	3718      	adds	r7, #24
 800efa4:	46bd      	mov	sp, r7
 800efa6:	bd80      	pop	{r7, pc}
 800efa8:	0801f8dc 	.word	0x0801f8dc
 800efac:	0800f5e5 	.word	0x0800f5e5
 800efb0:	20007498 	.word	0x20007498
 800efb4:	20007494 	.word	0x20007494
 800efb8:	20007480 	.word	0x20007480
 800efbc:	20007478 	.word	0x20007478

0800efc0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800efc0:	b480      	push	{r7}
 800efc2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800efc4:	4b04      	ldr	r3, [pc, #16]	; (800efd8 <vTaskSuspendAll+0x18>)
 800efc6:	681b      	ldr	r3, [r3, #0]
 800efc8:	3301      	adds	r3, #1
 800efca:	4a03      	ldr	r2, [pc, #12]	; (800efd8 <vTaskSuspendAll+0x18>)
 800efcc:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800efce:	bf00      	nop
 800efd0:	46bd      	mov	sp, r7
 800efd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efd6:	4770      	bx	lr
 800efd8:	2000749c 	.word	0x2000749c

0800efdc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800efdc:	b580      	push	{r7, lr}
 800efde:	b084      	sub	sp, #16
 800efe0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800efe2:	2300      	movs	r3, #0
 800efe4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800efe6:	2300      	movs	r3, #0
 800efe8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800efea:	4b41      	ldr	r3, [pc, #260]	; (800f0f0 <xTaskResumeAll+0x114>)
 800efec:	681b      	ldr	r3, [r3, #0]
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d109      	bne.n	800f006 <xTaskResumeAll+0x2a>
 800eff2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eff6:	f383 8811 	msr	BASEPRI, r3
 800effa:	f3bf 8f6f 	isb	sy
 800effe:	f3bf 8f4f 	dsb	sy
 800f002:	603b      	str	r3, [r7, #0]
 800f004:	e7fe      	b.n	800f004 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800f006:	f7fe fbe9 	bl	800d7dc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800f00a:	4b39      	ldr	r3, [pc, #228]	; (800f0f0 <xTaskResumeAll+0x114>)
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	3b01      	subs	r3, #1
 800f010:	4a37      	ldr	r2, [pc, #220]	; (800f0f0 <xTaskResumeAll+0x114>)
 800f012:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f014:	4b36      	ldr	r3, [pc, #216]	; (800f0f0 <xTaskResumeAll+0x114>)
 800f016:	681b      	ldr	r3, [r3, #0]
 800f018:	2b00      	cmp	r3, #0
 800f01a:	d162      	bne.n	800f0e2 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800f01c:	4b35      	ldr	r3, [pc, #212]	; (800f0f4 <xTaskResumeAll+0x118>)
 800f01e:	681b      	ldr	r3, [r3, #0]
 800f020:	2b00      	cmp	r3, #0
 800f022:	d05e      	beq.n	800f0e2 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f024:	e02f      	b.n	800f086 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f026:	4b34      	ldr	r3, [pc, #208]	; (800f0f8 <xTaskResumeAll+0x11c>)
 800f028:	68db      	ldr	r3, [r3, #12]
 800f02a:	68db      	ldr	r3, [r3, #12]
 800f02c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f02e:	68fb      	ldr	r3, [r7, #12]
 800f030:	3318      	adds	r3, #24
 800f032:	4618      	mov	r0, r3
 800f034:	f7fe fa84 	bl	800d540 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f038:	68fb      	ldr	r3, [r7, #12]
 800f03a:	3304      	adds	r3, #4
 800f03c:	4618      	mov	r0, r3
 800f03e:	f7fe fa7f 	bl	800d540 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800f042:	68fb      	ldr	r3, [r7, #12]
 800f044:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f046:	4b2d      	ldr	r3, [pc, #180]	; (800f0fc <xTaskResumeAll+0x120>)
 800f048:	681b      	ldr	r3, [r3, #0]
 800f04a:	429a      	cmp	r2, r3
 800f04c:	d903      	bls.n	800f056 <xTaskResumeAll+0x7a>
 800f04e:	68fb      	ldr	r3, [r7, #12]
 800f050:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f052:	4a2a      	ldr	r2, [pc, #168]	; (800f0fc <xTaskResumeAll+0x120>)
 800f054:	6013      	str	r3, [r2, #0]
 800f056:	68fb      	ldr	r3, [r7, #12]
 800f058:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f05a:	4613      	mov	r3, r2
 800f05c:	009b      	lsls	r3, r3, #2
 800f05e:	4413      	add	r3, r2
 800f060:	009b      	lsls	r3, r3, #2
 800f062:	4a27      	ldr	r2, [pc, #156]	; (800f100 <xTaskResumeAll+0x124>)
 800f064:	441a      	add	r2, r3
 800f066:	68fb      	ldr	r3, [r7, #12]
 800f068:	3304      	adds	r3, #4
 800f06a:	4619      	mov	r1, r3
 800f06c:	4610      	mov	r0, r2
 800f06e:	f7fe fa0a 	bl	800d486 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f072:	68fb      	ldr	r3, [r7, #12]
 800f074:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f076:	4b23      	ldr	r3, [pc, #140]	; (800f104 <xTaskResumeAll+0x128>)
 800f078:	681b      	ldr	r3, [r3, #0]
 800f07a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f07c:	429a      	cmp	r2, r3
 800f07e:	d302      	bcc.n	800f086 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800f080:	4b21      	ldr	r3, [pc, #132]	; (800f108 <xTaskResumeAll+0x12c>)
 800f082:	2201      	movs	r2, #1
 800f084:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f086:	4b1c      	ldr	r3, [pc, #112]	; (800f0f8 <xTaskResumeAll+0x11c>)
 800f088:	681b      	ldr	r3, [r3, #0]
 800f08a:	2b00      	cmp	r3, #0
 800f08c:	d1cb      	bne.n	800f026 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800f08e:	68fb      	ldr	r3, [r7, #12]
 800f090:	2b00      	cmp	r3, #0
 800f092:	d001      	beq.n	800f098 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800f094:	f000 fb58 	bl	800f748 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800f098:	4b1c      	ldr	r3, [pc, #112]	; (800f10c <xTaskResumeAll+0x130>)
 800f09a:	681b      	ldr	r3, [r3, #0]
 800f09c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d010      	beq.n	800f0c6 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800f0a4:	f000 f858 	bl	800f158 <xTaskIncrementTick>
 800f0a8:	4603      	mov	r3, r0
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	d002      	beq.n	800f0b4 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800f0ae:	4b16      	ldr	r3, [pc, #88]	; (800f108 <xTaskResumeAll+0x12c>)
 800f0b0:	2201      	movs	r2, #1
 800f0b2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	3b01      	subs	r3, #1
 800f0b8:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	d1f1      	bne.n	800f0a4 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800f0c0:	4b12      	ldr	r3, [pc, #72]	; (800f10c <xTaskResumeAll+0x130>)
 800f0c2:	2200      	movs	r2, #0
 800f0c4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800f0c6:	4b10      	ldr	r3, [pc, #64]	; (800f108 <xTaskResumeAll+0x12c>)
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	d009      	beq.n	800f0e2 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800f0ce:	2301      	movs	r3, #1
 800f0d0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800f0d2:	4b0f      	ldr	r3, [pc, #60]	; (800f110 <xTaskResumeAll+0x134>)
 800f0d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f0d8:	601a      	str	r2, [r3, #0]
 800f0da:	f3bf 8f4f 	dsb	sy
 800f0de:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f0e2:	f7fe fba9 	bl	800d838 <vPortExitCritical>

	return xAlreadyYielded;
 800f0e6:	68bb      	ldr	r3, [r7, #8]
}
 800f0e8:	4618      	mov	r0, r3
 800f0ea:	3710      	adds	r7, #16
 800f0ec:	46bd      	mov	sp, r7
 800f0ee:	bd80      	pop	{r7, pc}
 800f0f0:	2000749c 	.word	0x2000749c
 800f0f4:	20007474 	.word	0x20007474
 800f0f8:	20007434 	.word	0x20007434
 800f0fc:	2000747c 	.word	0x2000747c
 800f100:	20006fa4 	.word	0x20006fa4
 800f104:	20006fa0 	.word	0x20006fa0
 800f108:	20007488 	.word	0x20007488
 800f10c:	20007484 	.word	0x20007484
 800f110:	e000ed04 	.word	0xe000ed04

0800f114 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800f114:	b480      	push	{r7}
 800f116:	b083      	sub	sp, #12
 800f118:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800f11a:	4b05      	ldr	r3, [pc, #20]	; (800f130 <xTaskGetTickCount+0x1c>)
 800f11c:	681b      	ldr	r3, [r3, #0]
 800f11e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800f120:	687b      	ldr	r3, [r7, #4]
}
 800f122:	4618      	mov	r0, r3
 800f124:	370c      	adds	r7, #12
 800f126:	46bd      	mov	sp, r7
 800f128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f12c:	4770      	bx	lr
 800f12e:	bf00      	nop
 800f130:	20007478 	.word	0x20007478

0800f134 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800f134:	b580      	push	{r7, lr}
 800f136:	b082      	sub	sp, #8
 800f138:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f13a:	f7fe fc2b 	bl	800d994 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800f13e:	2300      	movs	r3, #0
 800f140:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800f142:	4b04      	ldr	r3, [pc, #16]	; (800f154 <xTaskGetTickCountFromISR+0x20>)
 800f144:	681b      	ldr	r3, [r3, #0]
 800f146:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f148:	683b      	ldr	r3, [r7, #0]
}
 800f14a:	4618      	mov	r0, r3
 800f14c:	3708      	adds	r7, #8
 800f14e:	46bd      	mov	sp, r7
 800f150:	bd80      	pop	{r7, pc}
 800f152:	bf00      	nop
 800f154:	20007478 	.word	0x20007478

0800f158 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800f158:	b580      	push	{r7, lr}
 800f15a:	b086      	sub	sp, #24
 800f15c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800f15e:	2300      	movs	r3, #0
 800f160:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f162:	4b4e      	ldr	r3, [pc, #312]	; (800f29c <xTaskIncrementTick+0x144>)
 800f164:	681b      	ldr	r3, [r3, #0]
 800f166:	2b00      	cmp	r3, #0
 800f168:	f040 8088 	bne.w	800f27c <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800f16c:	4b4c      	ldr	r3, [pc, #304]	; (800f2a0 <xTaskIncrementTick+0x148>)
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	3301      	adds	r3, #1
 800f172:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800f174:	4a4a      	ldr	r2, [pc, #296]	; (800f2a0 <xTaskIncrementTick+0x148>)
 800f176:	693b      	ldr	r3, [r7, #16]
 800f178:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800f17a:	693b      	ldr	r3, [r7, #16]
 800f17c:	2b00      	cmp	r3, #0
 800f17e:	d11f      	bne.n	800f1c0 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800f180:	4b48      	ldr	r3, [pc, #288]	; (800f2a4 <xTaskIncrementTick+0x14c>)
 800f182:	681b      	ldr	r3, [r3, #0]
 800f184:	681b      	ldr	r3, [r3, #0]
 800f186:	2b00      	cmp	r3, #0
 800f188:	d009      	beq.n	800f19e <xTaskIncrementTick+0x46>
 800f18a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f18e:	f383 8811 	msr	BASEPRI, r3
 800f192:	f3bf 8f6f 	isb	sy
 800f196:	f3bf 8f4f 	dsb	sy
 800f19a:	603b      	str	r3, [r7, #0]
 800f19c:	e7fe      	b.n	800f19c <xTaskIncrementTick+0x44>
 800f19e:	4b41      	ldr	r3, [pc, #260]	; (800f2a4 <xTaskIncrementTick+0x14c>)
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	60fb      	str	r3, [r7, #12]
 800f1a4:	4b40      	ldr	r3, [pc, #256]	; (800f2a8 <xTaskIncrementTick+0x150>)
 800f1a6:	681b      	ldr	r3, [r3, #0]
 800f1a8:	4a3e      	ldr	r2, [pc, #248]	; (800f2a4 <xTaskIncrementTick+0x14c>)
 800f1aa:	6013      	str	r3, [r2, #0]
 800f1ac:	4a3e      	ldr	r2, [pc, #248]	; (800f2a8 <xTaskIncrementTick+0x150>)
 800f1ae:	68fb      	ldr	r3, [r7, #12]
 800f1b0:	6013      	str	r3, [r2, #0]
 800f1b2:	4b3e      	ldr	r3, [pc, #248]	; (800f2ac <xTaskIncrementTick+0x154>)
 800f1b4:	681b      	ldr	r3, [r3, #0]
 800f1b6:	3301      	adds	r3, #1
 800f1b8:	4a3c      	ldr	r2, [pc, #240]	; (800f2ac <xTaskIncrementTick+0x154>)
 800f1ba:	6013      	str	r3, [r2, #0]
 800f1bc:	f000 fac4 	bl	800f748 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800f1c0:	4b3b      	ldr	r3, [pc, #236]	; (800f2b0 <xTaskIncrementTick+0x158>)
 800f1c2:	681b      	ldr	r3, [r3, #0]
 800f1c4:	693a      	ldr	r2, [r7, #16]
 800f1c6:	429a      	cmp	r2, r3
 800f1c8:	d349      	bcc.n	800f25e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f1ca:	4b36      	ldr	r3, [pc, #216]	; (800f2a4 <xTaskIncrementTick+0x14c>)
 800f1cc:	681b      	ldr	r3, [r3, #0]
 800f1ce:	681b      	ldr	r3, [r3, #0]
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	d104      	bne.n	800f1de <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f1d4:	4b36      	ldr	r3, [pc, #216]	; (800f2b0 <xTaskIncrementTick+0x158>)
 800f1d6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f1da:	601a      	str	r2, [r3, #0]
					break;
 800f1dc:	e03f      	b.n	800f25e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f1de:	4b31      	ldr	r3, [pc, #196]	; (800f2a4 <xTaskIncrementTick+0x14c>)
 800f1e0:	681b      	ldr	r3, [r3, #0]
 800f1e2:	68db      	ldr	r3, [r3, #12]
 800f1e4:	68db      	ldr	r3, [r3, #12]
 800f1e6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800f1e8:	68bb      	ldr	r3, [r7, #8]
 800f1ea:	685b      	ldr	r3, [r3, #4]
 800f1ec:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800f1ee:	693a      	ldr	r2, [r7, #16]
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	429a      	cmp	r2, r3
 800f1f4:	d203      	bcs.n	800f1fe <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800f1f6:	4a2e      	ldr	r2, [pc, #184]	; (800f2b0 <xTaskIncrementTick+0x158>)
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800f1fc:	e02f      	b.n	800f25e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f1fe:	68bb      	ldr	r3, [r7, #8]
 800f200:	3304      	adds	r3, #4
 800f202:	4618      	mov	r0, r3
 800f204:	f7fe f99c 	bl	800d540 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800f208:	68bb      	ldr	r3, [r7, #8]
 800f20a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f20c:	2b00      	cmp	r3, #0
 800f20e:	d004      	beq.n	800f21a <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f210:	68bb      	ldr	r3, [r7, #8]
 800f212:	3318      	adds	r3, #24
 800f214:	4618      	mov	r0, r3
 800f216:	f7fe f993 	bl	800d540 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800f21a:	68bb      	ldr	r3, [r7, #8]
 800f21c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f21e:	4b25      	ldr	r3, [pc, #148]	; (800f2b4 <xTaskIncrementTick+0x15c>)
 800f220:	681b      	ldr	r3, [r3, #0]
 800f222:	429a      	cmp	r2, r3
 800f224:	d903      	bls.n	800f22e <xTaskIncrementTick+0xd6>
 800f226:	68bb      	ldr	r3, [r7, #8]
 800f228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f22a:	4a22      	ldr	r2, [pc, #136]	; (800f2b4 <xTaskIncrementTick+0x15c>)
 800f22c:	6013      	str	r3, [r2, #0]
 800f22e:	68bb      	ldr	r3, [r7, #8]
 800f230:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f232:	4613      	mov	r3, r2
 800f234:	009b      	lsls	r3, r3, #2
 800f236:	4413      	add	r3, r2
 800f238:	009b      	lsls	r3, r3, #2
 800f23a:	4a1f      	ldr	r2, [pc, #124]	; (800f2b8 <xTaskIncrementTick+0x160>)
 800f23c:	441a      	add	r2, r3
 800f23e:	68bb      	ldr	r3, [r7, #8]
 800f240:	3304      	adds	r3, #4
 800f242:	4619      	mov	r1, r3
 800f244:	4610      	mov	r0, r2
 800f246:	f7fe f91e 	bl	800d486 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f24a:	68bb      	ldr	r3, [r7, #8]
 800f24c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f24e:	4b1b      	ldr	r3, [pc, #108]	; (800f2bc <xTaskIncrementTick+0x164>)
 800f250:	681b      	ldr	r3, [r3, #0]
 800f252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f254:	429a      	cmp	r2, r3
 800f256:	d3b8      	bcc.n	800f1ca <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800f258:	2301      	movs	r3, #1
 800f25a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f25c:	e7b5      	b.n	800f1ca <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800f25e:	4b17      	ldr	r3, [pc, #92]	; (800f2bc <xTaskIncrementTick+0x164>)
 800f260:	681b      	ldr	r3, [r3, #0]
 800f262:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f264:	4914      	ldr	r1, [pc, #80]	; (800f2b8 <xTaskIncrementTick+0x160>)
 800f266:	4613      	mov	r3, r2
 800f268:	009b      	lsls	r3, r3, #2
 800f26a:	4413      	add	r3, r2
 800f26c:	009b      	lsls	r3, r3, #2
 800f26e:	440b      	add	r3, r1
 800f270:	681b      	ldr	r3, [r3, #0]
 800f272:	2b01      	cmp	r3, #1
 800f274:	d907      	bls.n	800f286 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 800f276:	2301      	movs	r3, #1
 800f278:	617b      	str	r3, [r7, #20]
 800f27a:	e004      	b.n	800f286 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800f27c:	4b10      	ldr	r3, [pc, #64]	; (800f2c0 <xTaskIncrementTick+0x168>)
 800f27e:	681b      	ldr	r3, [r3, #0]
 800f280:	3301      	adds	r3, #1
 800f282:	4a0f      	ldr	r2, [pc, #60]	; (800f2c0 <xTaskIncrementTick+0x168>)
 800f284:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800f286:	4b0f      	ldr	r3, [pc, #60]	; (800f2c4 <xTaskIncrementTick+0x16c>)
 800f288:	681b      	ldr	r3, [r3, #0]
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	d001      	beq.n	800f292 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 800f28e:	2301      	movs	r3, #1
 800f290:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800f292:	697b      	ldr	r3, [r7, #20]
}
 800f294:	4618      	mov	r0, r3
 800f296:	3718      	adds	r7, #24
 800f298:	46bd      	mov	sp, r7
 800f29a:	bd80      	pop	{r7, pc}
 800f29c:	2000749c 	.word	0x2000749c
 800f2a0:	20007478 	.word	0x20007478
 800f2a4:	2000742c 	.word	0x2000742c
 800f2a8:	20007430 	.word	0x20007430
 800f2ac:	2000748c 	.word	0x2000748c
 800f2b0:	20007494 	.word	0x20007494
 800f2b4:	2000747c 	.word	0x2000747c
 800f2b8:	20006fa4 	.word	0x20006fa4
 800f2bc:	20006fa0 	.word	0x20006fa0
 800f2c0:	20007484 	.word	0x20007484
 800f2c4:	20007488 	.word	0x20007488

0800f2c8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800f2c8:	b480      	push	{r7}
 800f2ca:	b085      	sub	sp, #20
 800f2cc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800f2ce:	4b27      	ldr	r3, [pc, #156]	; (800f36c <vTaskSwitchContext+0xa4>)
 800f2d0:	681b      	ldr	r3, [r3, #0]
 800f2d2:	2b00      	cmp	r3, #0
 800f2d4:	d003      	beq.n	800f2de <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800f2d6:	4b26      	ldr	r3, [pc, #152]	; (800f370 <vTaskSwitchContext+0xa8>)
 800f2d8:	2201      	movs	r2, #1
 800f2da:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800f2dc:	e040      	b.n	800f360 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800f2de:	4b24      	ldr	r3, [pc, #144]	; (800f370 <vTaskSwitchContext+0xa8>)
 800f2e0:	2200      	movs	r2, #0
 800f2e2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f2e4:	4b23      	ldr	r3, [pc, #140]	; (800f374 <vTaskSwitchContext+0xac>)
 800f2e6:	681b      	ldr	r3, [r3, #0]
 800f2e8:	60fb      	str	r3, [r7, #12]
 800f2ea:	e00f      	b.n	800f30c <vTaskSwitchContext+0x44>
 800f2ec:	68fb      	ldr	r3, [r7, #12]
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	d109      	bne.n	800f306 <vTaskSwitchContext+0x3e>
 800f2f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f2f6:	f383 8811 	msr	BASEPRI, r3
 800f2fa:	f3bf 8f6f 	isb	sy
 800f2fe:	f3bf 8f4f 	dsb	sy
 800f302:	607b      	str	r3, [r7, #4]
 800f304:	e7fe      	b.n	800f304 <vTaskSwitchContext+0x3c>
 800f306:	68fb      	ldr	r3, [r7, #12]
 800f308:	3b01      	subs	r3, #1
 800f30a:	60fb      	str	r3, [r7, #12]
 800f30c:	491a      	ldr	r1, [pc, #104]	; (800f378 <vTaskSwitchContext+0xb0>)
 800f30e:	68fa      	ldr	r2, [r7, #12]
 800f310:	4613      	mov	r3, r2
 800f312:	009b      	lsls	r3, r3, #2
 800f314:	4413      	add	r3, r2
 800f316:	009b      	lsls	r3, r3, #2
 800f318:	440b      	add	r3, r1
 800f31a:	681b      	ldr	r3, [r3, #0]
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	d0e5      	beq.n	800f2ec <vTaskSwitchContext+0x24>
 800f320:	68fa      	ldr	r2, [r7, #12]
 800f322:	4613      	mov	r3, r2
 800f324:	009b      	lsls	r3, r3, #2
 800f326:	4413      	add	r3, r2
 800f328:	009b      	lsls	r3, r3, #2
 800f32a:	4a13      	ldr	r2, [pc, #76]	; (800f378 <vTaskSwitchContext+0xb0>)
 800f32c:	4413      	add	r3, r2
 800f32e:	60bb      	str	r3, [r7, #8]
 800f330:	68bb      	ldr	r3, [r7, #8]
 800f332:	685b      	ldr	r3, [r3, #4]
 800f334:	685a      	ldr	r2, [r3, #4]
 800f336:	68bb      	ldr	r3, [r7, #8]
 800f338:	605a      	str	r2, [r3, #4]
 800f33a:	68bb      	ldr	r3, [r7, #8]
 800f33c:	685a      	ldr	r2, [r3, #4]
 800f33e:	68bb      	ldr	r3, [r7, #8]
 800f340:	3308      	adds	r3, #8
 800f342:	429a      	cmp	r2, r3
 800f344:	d104      	bne.n	800f350 <vTaskSwitchContext+0x88>
 800f346:	68bb      	ldr	r3, [r7, #8]
 800f348:	685b      	ldr	r3, [r3, #4]
 800f34a:	685a      	ldr	r2, [r3, #4]
 800f34c:	68bb      	ldr	r3, [r7, #8]
 800f34e:	605a      	str	r2, [r3, #4]
 800f350:	68bb      	ldr	r3, [r7, #8]
 800f352:	685b      	ldr	r3, [r3, #4]
 800f354:	68db      	ldr	r3, [r3, #12]
 800f356:	4a09      	ldr	r2, [pc, #36]	; (800f37c <vTaskSwitchContext+0xb4>)
 800f358:	6013      	str	r3, [r2, #0]
 800f35a:	4a06      	ldr	r2, [pc, #24]	; (800f374 <vTaskSwitchContext+0xac>)
 800f35c:	68fb      	ldr	r3, [r7, #12]
 800f35e:	6013      	str	r3, [r2, #0]
}
 800f360:	bf00      	nop
 800f362:	3714      	adds	r7, #20
 800f364:	46bd      	mov	sp, r7
 800f366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f36a:	4770      	bx	lr
 800f36c:	2000749c 	.word	0x2000749c
 800f370:	20007488 	.word	0x20007488
 800f374:	2000747c 	.word	0x2000747c
 800f378:	20006fa4 	.word	0x20006fa4
 800f37c:	20006fa0 	.word	0x20006fa0

0800f380 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800f380:	b580      	push	{r7, lr}
 800f382:	b084      	sub	sp, #16
 800f384:	af00      	add	r7, sp, #0
 800f386:	6078      	str	r0, [r7, #4]
 800f388:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	d109      	bne.n	800f3a4 <vTaskPlaceOnEventList+0x24>
 800f390:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f394:	f383 8811 	msr	BASEPRI, r3
 800f398:	f3bf 8f6f 	isb	sy
 800f39c:	f3bf 8f4f 	dsb	sy
 800f3a0:	60fb      	str	r3, [r7, #12]
 800f3a2:	e7fe      	b.n	800f3a2 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f3a4:	4b07      	ldr	r3, [pc, #28]	; (800f3c4 <vTaskPlaceOnEventList+0x44>)
 800f3a6:	681b      	ldr	r3, [r3, #0]
 800f3a8:	3318      	adds	r3, #24
 800f3aa:	4619      	mov	r1, r3
 800f3ac:	6878      	ldr	r0, [r7, #4]
 800f3ae:	f7fe f88e 	bl	800d4ce <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800f3b2:	2101      	movs	r1, #1
 800f3b4:	6838      	ldr	r0, [r7, #0]
 800f3b6:	f000 fb7d 	bl	800fab4 <prvAddCurrentTaskToDelayedList>
}
 800f3ba:	bf00      	nop
 800f3bc:	3710      	adds	r7, #16
 800f3be:	46bd      	mov	sp, r7
 800f3c0:	bd80      	pop	{r7, pc}
 800f3c2:	bf00      	nop
 800f3c4:	20006fa0 	.word	0x20006fa0

0800f3c8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f3c8:	b580      	push	{r7, lr}
 800f3ca:	b086      	sub	sp, #24
 800f3cc:	af00      	add	r7, sp, #0
 800f3ce:	60f8      	str	r0, [r7, #12]
 800f3d0:	60b9      	str	r1, [r7, #8]
 800f3d2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800f3d4:	68fb      	ldr	r3, [r7, #12]
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	d109      	bne.n	800f3ee <vTaskPlaceOnEventListRestricted+0x26>
 800f3da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3de:	f383 8811 	msr	BASEPRI, r3
 800f3e2:	f3bf 8f6f 	isb	sy
 800f3e6:	f3bf 8f4f 	dsb	sy
 800f3ea:	617b      	str	r3, [r7, #20]
 800f3ec:	e7fe      	b.n	800f3ec <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f3ee:	4b0a      	ldr	r3, [pc, #40]	; (800f418 <vTaskPlaceOnEventListRestricted+0x50>)
 800f3f0:	681b      	ldr	r3, [r3, #0]
 800f3f2:	3318      	adds	r3, #24
 800f3f4:	4619      	mov	r1, r3
 800f3f6:	68f8      	ldr	r0, [r7, #12]
 800f3f8:	f7fe f845 	bl	800d486 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	2b00      	cmp	r3, #0
 800f400:	d002      	beq.n	800f408 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800f402:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f406:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800f408:	6879      	ldr	r1, [r7, #4]
 800f40a:	68b8      	ldr	r0, [r7, #8]
 800f40c:	f000 fb52 	bl	800fab4 <prvAddCurrentTaskToDelayedList>
	}
 800f410:	bf00      	nop
 800f412:	3718      	adds	r7, #24
 800f414:	46bd      	mov	sp, r7
 800f416:	bd80      	pop	{r7, pc}
 800f418:	20006fa0 	.word	0x20006fa0

0800f41c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800f41c:	b580      	push	{r7, lr}
 800f41e:	b086      	sub	sp, #24
 800f420:	af00      	add	r7, sp, #0
 800f422:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	68db      	ldr	r3, [r3, #12]
 800f428:	68db      	ldr	r3, [r3, #12]
 800f42a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800f42c:	693b      	ldr	r3, [r7, #16]
 800f42e:	2b00      	cmp	r3, #0
 800f430:	d109      	bne.n	800f446 <xTaskRemoveFromEventList+0x2a>
 800f432:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f436:	f383 8811 	msr	BASEPRI, r3
 800f43a:	f3bf 8f6f 	isb	sy
 800f43e:	f3bf 8f4f 	dsb	sy
 800f442:	60fb      	str	r3, [r7, #12]
 800f444:	e7fe      	b.n	800f444 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800f446:	693b      	ldr	r3, [r7, #16]
 800f448:	3318      	adds	r3, #24
 800f44a:	4618      	mov	r0, r3
 800f44c:	f7fe f878 	bl	800d540 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f450:	4b1d      	ldr	r3, [pc, #116]	; (800f4c8 <xTaskRemoveFromEventList+0xac>)
 800f452:	681b      	ldr	r3, [r3, #0]
 800f454:	2b00      	cmp	r3, #0
 800f456:	d11d      	bne.n	800f494 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800f458:	693b      	ldr	r3, [r7, #16]
 800f45a:	3304      	adds	r3, #4
 800f45c:	4618      	mov	r0, r3
 800f45e:	f7fe f86f 	bl	800d540 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800f462:	693b      	ldr	r3, [r7, #16]
 800f464:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f466:	4b19      	ldr	r3, [pc, #100]	; (800f4cc <xTaskRemoveFromEventList+0xb0>)
 800f468:	681b      	ldr	r3, [r3, #0]
 800f46a:	429a      	cmp	r2, r3
 800f46c:	d903      	bls.n	800f476 <xTaskRemoveFromEventList+0x5a>
 800f46e:	693b      	ldr	r3, [r7, #16]
 800f470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f472:	4a16      	ldr	r2, [pc, #88]	; (800f4cc <xTaskRemoveFromEventList+0xb0>)
 800f474:	6013      	str	r3, [r2, #0]
 800f476:	693b      	ldr	r3, [r7, #16]
 800f478:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f47a:	4613      	mov	r3, r2
 800f47c:	009b      	lsls	r3, r3, #2
 800f47e:	4413      	add	r3, r2
 800f480:	009b      	lsls	r3, r3, #2
 800f482:	4a13      	ldr	r2, [pc, #76]	; (800f4d0 <xTaskRemoveFromEventList+0xb4>)
 800f484:	441a      	add	r2, r3
 800f486:	693b      	ldr	r3, [r7, #16]
 800f488:	3304      	adds	r3, #4
 800f48a:	4619      	mov	r1, r3
 800f48c:	4610      	mov	r0, r2
 800f48e:	f7fd fffa 	bl	800d486 <vListInsertEnd>
 800f492:	e005      	b.n	800f4a0 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800f494:	693b      	ldr	r3, [r7, #16]
 800f496:	3318      	adds	r3, #24
 800f498:	4619      	mov	r1, r3
 800f49a:	480e      	ldr	r0, [pc, #56]	; (800f4d4 <xTaskRemoveFromEventList+0xb8>)
 800f49c:	f7fd fff3 	bl	800d486 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800f4a0:	693b      	ldr	r3, [r7, #16]
 800f4a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f4a4:	4b0c      	ldr	r3, [pc, #48]	; (800f4d8 <xTaskRemoveFromEventList+0xbc>)
 800f4a6:	681b      	ldr	r3, [r3, #0]
 800f4a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f4aa:	429a      	cmp	r2, r3
 800f4ac:	d905      	bls.n	800f4ba <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800f4ae:	2301      	movs	r3, #1
 800f4b0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800f4b2:	4b0a      	ldr	r3, [pc, #40]	; (800f4dc <xTaskRemoveFromEventList+0xc0>)
 800f4b4:	2201      	movs	r2, #1
 800f4b6:	601a      	str	r2, [r3, #0]
 800f4b8:	e001      	b.n	800f4be <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800f4ba:	2300      	movs	r3, #0
 800f4bc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800f4be:	697b      	ldr	r3, [r7, #20]
}
 800f4c0:	4618      	mov	r0, r3
 800f4c2:	3718      	adds	r7, #24
 800f4c4:	46bd      	mov	sp, r7
 800f4c6:	bd80      	pop	{r7, pc}
 800f4c8:	2000749c 	.word	0x2000749c
 800f4cc:	2000747c 	.word	0x2000747c
 800f4d0:	20006fa4 	.word	0x20006fa4
 800f4d4:	20007434 	.word	0x20007434
 800f4d8:	20006fa0 	.word	0x20006fa0
 800f4dc:	20007488 	.word	0x20007488

0800f4e0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800f4e0:	b480      	push	{r7}
 800f4e2:	b083      	sub	sp, #12
 800f4e4:	af00      	add	r7, sp, #0
 800f4e6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800f4e8:	4b06      	ldr	r3, [pc, #24]	; (800f504 <vTaskInternalSetTimeOutState+0x24>)
 800f4ea:	681a      	ldr	r2, [r3, #0]
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800f4f0:	4b05      	ldr	r3, [pc, #20]	; (800f508 <vTaskInternalSetTimeOutState+0x28>)
 800f4f2:	681a      	ldr	r2, [r3, #0]
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	605a      	str	r2, [r3, #4]
}
 800f4f8:	bf00      	nop
 800f4fa:	370c      	adds	r7, #12
 800f4fc:	46bd      	mov	sp, r7
 800f4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f502:	4770      	bx	lr
 800f504:	2000748c 	.word	0x2000748c
 800f508:	20007478 	.word	0x20007478

0800f50c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800f50c:	b580      	push	{r7, lr}
 800f50e:	b088      	sub	sp, #32
 800f510:	af00      	add	r7, sp, #0
 800f512:	6078      	str	r0, [r7, #4]
 800f514:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	2b00      	cmp	r3, #0
 800f51a:	d109      	bne.n	800f530 <xTaskCheckForTimeOut+0x24>
 800f51c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f520:	f383 8811 	msr	BASEPRI, r3
 800f524:	f3bf 8f6f 	isb	sy
 800f528:	f3bf 8f4f 	dsb	sy
 800f52c:	613b      	str	r3, [r7, #16]
 800f52e:	e7fe      	b.n	800f52e <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800f530:	683b      	ldr	r3, [r7, #0]
 800f532:	2b00      	cmp	r3, #0
 800f534:	d109      	bne.n	800f54a <xTaskCheckForTimeOut+0x3e>
 800f536:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f53a:	f383 8811 	msr	BASEPRI, r3
 800f53e:	f3bf 8f6f 	isb	sy
 800f542:	f3bf 8f4f 	dsb	sy
 800f546:	60fb      	str	r3, [r7, #12]
 800f548:	e7fe      	b.n	800f548 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800f54a:	f7fe f947 	bl	800d7dc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800f54e:	4b1d      	ldr	r3, [pc, #116]	; (800f5c4 <xTaskCheckForTimeOut+0xb8>)
 800f550:	681b      	ldr	r3, [r3, #0]
 800f552:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	685b      	ldr	r3, [r3, #4]
 800f558:	69ba      	ldr	r2, [r7, #24]
 800f55a:	1ad3      	subs	r3, r2, r3
 800f55c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800f55e:	683b      	ldr	r3, [r7, #0]
 800f560:	681b      	ldr	r3, [r3, #0]
 800f562:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f566:	d102      	bne.n	800f56e <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800f568:	2300      	movs	r3, #0
 800f56a:	61fb      	str	r3, [r7, #28]
 800f56c:	e023      	b.n	800f5b6 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	681a      	ldr	r2, [r3, #0]
 800f572:	4b15      	ldr	r3, [pc, #84]	; (800f5c8 <xTaskCheckForTimeOut+0xbc>)
 800f574:	681b      	ldr	r3, [r3, #0]
 800f576:	429a      	cmp	r2, r3
 800f578:	d007      	beq.n	800f58a <xTaskCheckForTimeOut+0x7e>
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	685b      	ldr	r3, [r3, #4]
 800f57e:	69ba      	ldr	r2, [r7, #24]
 800f580:	429a      	cmp	r2, r3
 800f582:	d302      	bcc.n	800f58a <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800f584:	2301      	movs	r3, #1
 800f586:	61fb      	str	r3, [r7, #28]
 800f588:	e015      	b.n	800f5b6 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800f58a:	683b      	ldr	r3, [r7, #0]
 800f58c:	681b      	ldr	r3, [r3, #0]
 800f58e:	697a      	ldr	r2, [r7, #20]
 800f590:	429a      	cmp	r2, r3
 800f592:	d20b      	bcs.n	800f5ac <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800f594:	683b      	ldr	r3, [r7, #0]
 800f596:	681a      	ldr	r2, [r3, #0]
 800f598:	697b      	ldr	r3, [r7, #20]
 800f59a:	1ad2      	subs	r2, r2, r3
 800f59c:	683b      	ldr	r3, [r7, #0]
 800f59e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800f5a0:	6878      	ldr	r0, [r7, #4]
 800f5a2:	f7ff ff9d 	bl	800f4e0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800f5a6:	2300      	movs	r3, #0
 800f5a8:	61fb      	str	r3, [r7, #28]
 800f5aa:	e004      	b.n	800f5b6 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 800f5ac:	683b      	ldr	r3, [r7, #0]
 800f5ae:	2200      	movs	r2, #0
 800f5b0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800f5b2:	2301      	movs	r3, #1
 800f5b4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800f5b6:	f7fe f93f 	bl	800d838 <vPortExitCritical>

	return xReturn;
 800f5ba:	69fb      	ldr	r3, [r7, #28]
}
 800f5bc:	4618      	mov	r0, r3
 800f5be:	3720      	adds	r7, #32
 800f5c0:	46bd      	mov	sp, r7
 800f5c2:	bd80      	pop	{r7, pc}
 800f5c4:	20007478 	.word	0x20007478
 800f5c8:	2000748c 	.word	0x2000748c

0800f5cc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800f5cc:	b480      	push	{r7}
 800f5ce:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800f5d0:	4b03      	ldr	r3, [pc, #12]	; (800f5e0 <vTaskMissedYield+0x14>)
 800f5d2:	2201      	movs	r2, #1
 800f5d4:	601a      	str	r2, [r3, #0]
}
 800f5d6:	bf00      	nop
 800f5d8:	46bd      	mov	sp, r7
 800f5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5de:	4770      	bx	lr
 800f5e0:	20007488 	.word	0x20007488

0800f5e4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800f5e4:	b580      	push	{r7, lr}
 800f5e6:	b082      	sub	sp, #8
 800f5e8:	af00      	add	r7, sp, #0
 800f5ea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800f5ec:	f000 f852 	bl	800f694 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800f5f0:	4b06      	ldr	r3, [pc, #24]	; (800f60c <prvIdleTask+0x28>)
 800f5f2:	681b      	ldr	r3, [r3, #0]
 800f5f4:	2b01      	cmp	r3, #1
 800f5f6:	d9f9      	bls.n	800f5ec <prvIdleTask+0x8>
			{
				taskYIELD();
 800f5f8:	4b05      	ldr	r3, [pc, #20]	; (800f610 <prvIdleTask+0x2c>)
 800f5fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f5fe:	601a      	str	r2, [r3, #0]
 800f600:	f3bf 8f4f 	dsb	sy
 800f604:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800f608:	e7f0      	b.n	800f5ec <prvIdleTask+0x8>
 800f60a:	bf00      	nop
 800f60c:	20006fa4 	.word	0x20006fa4
 800f610:	e000ed04 	.word	0xe000ed04

0800f614 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800f614:	b580      	push	{r7, lr}
 800f616:	b082      	sub	sp, #8
 800f618:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f61a:	2300      	movs	r3, #0
 800f61c:	607b      	str	r3, [r7, #4]
 800f61e:	e00c      	b.n	800f63a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800f620:	687a      	ldr	r2, [r7, #4]
 800f622:	4613      	mov	r3, r2
 800f624:	009b      	lsls	r3, r3, #2
 800f626:	4413      	add	r3, r2
 800f628:	009b      	lsls	r3, r3, #2
 800f62a:	4a12      	ldr	r2, [pc, #72]	; (800f674 <prvInitialiseTaskLists+0x60>)
 800f62c:	4413      	add	r3, r2
 800f62e:	4618      	mov	r0, r3
 800f630:	f7fd fefc 	bl	800d42c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	3301      	adds	r3, #1
 800f638:	607b      	str	r3, [r7, #4]
 800f63a:	687b      	ldr	r3, [r7, #4]
 800f63c:	2b37      	cmp	r3, #55	; 0x37
 800f63e:	d9ef      	bls.n	800f620 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800f640:	480d      	ldr	r0, [pc, #52]	; (800f678 <prvInitialiseTaskLists+0x64>)
 800f642:	f7fd fef3 	bl	800d42c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800f646:	480d      	ldr	r0, [pc, #52]	; (800f67c <prvInitialiseTaskLists+0x68>)
 800f648:	f7fd fef0 	bl	800d42c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800f64c:	480c      	ldr	r0, [pc, #48]	; (800f680 <prvInitialiseTaskLists+0x6c>)
 800f64e:	f7fd feed 	bl	800d42c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800f652:	480c      	ldr	r0, [pc, #48]	; (800f684 <prvInitialiseTaskLists+0x70>)
 800f654:	f7fd feea 	bl	800d42c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800f658:	480b      	ldr	r0, [pc, #44]	; (800f688 <prvInitialiseTaskLists+0x74>)
 800f65a:	f7fd fee7 	bl	800d42c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800f65e:	4b0b      	ldr	r3, [pc, #44]	; (800f68c <prvInitialiseTaskLists+0x78>)
 800f660:	4a05      	ldr	r2, [pc, #20]	; (800f678 <prvInitialiseTaskLists+0x64>)
 800f662:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800f664:	4b0a      	ldr	r3, [pc, #40]	; (800f690 <prvInitialiseTaskLists+0x7c>)
 800f666:	4a05      	ldr	r2, [pc, #20]	; (800f67c <prvInitialiseTaskLists+0x68>)
 800f668:	601a      	str	r2, [r3, #0]
}
 800f66a:	bf00      	nop
 800f66c:	3708      	adds	r7, #8
 800f66e:	46bd      	mov	sp, r7
 800f670:	bd80      	pop	{r7, pc}
 800f672:	bf00      	nop
 800f674:	20006fa4 	.word	0x20006fa4
 800f678:	20007404 	.word	0x20007404
 800f67c:	20007418 	.word	0x20007418
 800f680:	20007434 	.word	0x20007434
 800f684:	20007448 	.word	0x20007448
 800f688:	20007460 	.word	0x20007460
 800f68c:	2000742c 	.word	0x2000742c
 800f690:	20007430 	.word	0x20007430

0800f694 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800f694:	b580      	push	{r7, lr}
 800f696:	b082      	sub	sp, #8
 800f698:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f69a:	e019      	b.n	800f6d0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800f69c:	f7fe f89e 	bl	800d7dc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f6a0:	4b0f      	ldr	r3, [pc, #60]	; (800f6e0 <prvCheckTasksWaitingTermination+0x4c>)
 800f6a2:	68db      	ldr	r3, [r3, #12]
 800f6a4:	68db      	ldr	r3, [r3, #12]
 800f6a6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	3304      	adds	r3, #4
 800f6ac:	4618      	mov	r0, r3
 800f6ae:	f7fd ff47 	bl	800d540 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800f6b2:	4b0c      	ldr	r3, [pc, #48]	; (800f6e4 <prvCheckTasksWaitingTermination+0x50>)
 800f6b4:	681b      	ldr	r3, [r3, #0]
 800f6b6:	3b01      	subs	r3, #1
 800f6b8:	4a0a      	ldr	r2, [pc, #40]	; (800f6e4 <prvCheckTasksWaitingTermination+0x50>)
 800f6ba:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800f6bc:	4b0a      	ldr	r3, [pc, #40]	; (800f6e8 <prvCheckTasksWaitingTermination+0x54>)
 800f6be:	681b      	ldr	r3, [r3, #0]
 800f6c0:	3b01      	subs	r3, #1
 800f6c2:	4a09      	ldr	r2, [pc, #36]	; (800f6e8 <prvCheckTasksWaitingTermination+0x54>)
 800f6c4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800f6c6:	f7fe f8b7 	bl	800d838 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800f6ca:	6878      	ldr	r0, [r7, #4]
 800f6cc:	f000 f80e 	bl	800f6ec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f6d0:	4b05      	ldr	r3, [pc, #20]	; (800f6e8 <prvCheckTasksWaitingTermination+0x54>)
 800f6d2:	681b      	ldr	r3, [r3, #0]
 800f6d4:	2b00      	cmp	r3, #0
 800f6d6:	d1e1      	bne.n	800f69c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800f6d8:	bf00      	nop
 800f6da:	3708      	adds	r7, #8
 800f6dc:	46bd      	mov	sp, r7
 800f6de:	bd80      	pop	{r7, pc}
 800f6e0:	20007448 	.word	0x20007448
 800f6e4:	20007474 	.word	0x20007474
 800f6e8:	2000745c 	.word	0x2000745c

0800f6ec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800f6ec:	b580      	push	{r7, lr}
 800f6ee:	b084      	sub	sp, #16
 800f6f0:	af00      	add	r7, sp, #0
 800f6f2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800f6fa:	2b00      	cmp	r3, #0
 800f6fc:	d108      	bne.n	800f710 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f702:	4618      	mov	r0, r3
 800f704:	f7fd fd7e 	bl	800d204 <vPortFree>
				vPortFree( pxTCB );
 800f708:	6878      	ldr	r0, [r7, #4]
 800f70a:	f7fd fd7b 	bl	800d204 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800f70e:	e017      	b.n	800f740 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800f716:	2b01      	cmp	r3, #1
 800f718:	d103      	bne.n	800f722 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800f71a:	6878      	ldr	r0, [r7, #4]
 800f71c:	f7fd fd72 	bl	800d204 <vPortFree>
	}
 800f720:	e00e      	b.n	800f740 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800f728:	2b02      	cmp	r3, #2
 800f72a:	d009      	beq.n	800f740 <prvDeleteTCB+0x54>
 800f72c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f730:	f383 8811 	msr	BASEPRI, r3
 800f734:	f3bf 8f6f 	isb	sy
 800f738:	f3bf 8f4f 	dsb	sy
 800f73c:	60fb      	str	r3, [r7, #12]
 800f73e:	e7fe      	b.n	800f73e <prvDeleteTCB+0x52>
	}
 800f740:	bf00      	nop
 800f742:	3710      	adds	r7, #16
 800f744:	46bd      	mov	sp, r7
 800f746:	bd80      	pop	{r7, pc}

0800f748 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800f748:	b480      	push	{r7}
 800f74a:	b083      	sub	sp, #12
 800f74c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f74e:	4b0c      	ldr	r3, [pc, #48]	; (800f780 <prvResetNextTaskUnblockTime+0x38>)
 800f750:	681b      	ldr	r3, [r3, #0]
 800f752:	681b      	ldr	r3, [r3, #0]
 800f754:	2b00      	cmp	r3, #0
 800f756:	d104      	bne.n	800f762 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800f758:	4b0a      	ldr	r3, [pc, #40]	; (800f784 <prvResetNextTaskUnblockTime+0x3c>)
 800f75a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f75e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800f760:	e008      	b.n	800f774 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f762:	4b07      	ldr	r3, [pc, #28]	; (800f780 <prvResetNextTaskUnblockTime+0x38>)
 800f764:	681b      	ldr	r3, [r3, #0]
 800f766:	68db      	ldr	r3, [r3, #12]
 800f768:	68db      	ldr	r3, [r3, #12]
 800f76a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	685b      	ldr	r3, [r3, #4]
 800f770:	4a04      	ldr	r2, [pc, #16]	; (800f784 <prvResetNextTaskUnblockTime+0x3c>)
 800f772:	6013      	str	r3, [r2, #0]
}
 800f774:	bf00      	nop
 800f776:	370c      	adds	r7, #12
 800f778:	46bd      	mov	sp, r7
 800f77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f77e:	4770      	bx	lr
 800f780:	2000742c 	.word	0x2000742c
 800f784:	20007494 	.word	0x20007494

0800f788 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800f788:	b480      	push	{r7}
 800f78a:	b083      	sub	sp, #12
 800f78c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800f78e:	4b05      	ldr	r3, [pc, #20]	; (800f7a4 <xTaskGetCurrentTaskHandle+0x1c>)
 800f790:	681b      	ldr	r3, [r3, #0]
 800f792:	607b      	str	r3, [r7, #4]

		return xReturn;
 800f794:	687b      	ldr	r3, [r7, #4]
	}
 800f796:	4618      	mov	r0, r3
 800f798:	370c      	adds	r7, #12
 800f79a:	46bd      	mov	sp, r7
 800f79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7a0:	4770      	bx	lr
 800f7a2:	bf00      	nop
 800f7a4:	20006fa0 	.word	0x20006fa0

0800f7a8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800f7a8:	b480      	push	{r7}
 800f7aa:	b083      	sub	sp, #12
 800f7ac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800f7ae:	4b0b      	ldr	r3, [pc, #44]	; (800f7dc <xTaskGetSchedulerState+0x34>)
 800f7b0:	681b      	ldr	r3, [r3, #0]
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	d102      	bne.n	800f7bc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800f7b6:	2301      	movs	r3, #1
 800f7b8:	607b      	str	r3, [r7, #4]
 800f7ba:	e008      	b.n	800f7ce <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f7bc:	4b08      	ldr	r3, [pc, #32]	; (800f7e0 <xTaskGetSchedulerState+0x38>)
 800f7be:	681b      	ldr	r3, [r3, #0]
 800f7c0:	2b00      	cmp	r3, #0
 800f7c2:	d102      	bne.n	800f7ca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800f7c4:	2302      	movs	r3, #2
 800f7c6:	607b      	str	r3, [r7, #4]
 800f7c8:	e001      	b.n	800f7ce <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800f7ca:	2300      	movs	r3, #0
 800f7cc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800f7ce:	687b      	ldr	r3, [r7, #4]
	}
 800f7d0:	4618      	mov	r0, r3
 800f7d2:	370c      	adds	r7, #12
 800f7d4:	46bd      	mov	sp, r7
 800f7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7da:	4770      	bx	lr
 800f7dc:	20007480 	.word	0x20007480
 800f7e0:	2000749c 	.word	0x2000749c

0800f7e4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800f7e4:	b580      	push	{r7, lr}
 800f7e6:	b084      	sub	sp, #16
 800f7e8:	af00      	add	r7, sp, #0
 800f7ea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800f7f0:	2300      	movs	r3, #0
 800f7f2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	2b00      	cmp	r3, #0
 800f7f8:	d051      	beq.n	800f89e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800f7fa:	68bb      	ldr	r3, [r7, #8]
 800f7fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f7fe:	4b2a      	ldr	r3, [pc, #168]	; (800f8a8 <xTaskPriorityInherit+0xc4>)
 800f800:	681b      	ldr	r3, [r3, #0]
 800f802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f804:	429a      	cmp	r2, r3
 800f806:	d241      	bcs.n	800f88c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800f808:	68bb      	ldr	r3, [r7, #8]
 800f80a:	699b      	ldr	r3, [r3, #24]
 800f80c:	2b00      	cmp	r3, #0
 800f80e:	db06      	blt.n	800f81e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f810:	4b25      	ldr	r3, [pc, #148]	; (800f8a8 <xTaskPriorityInherit+0xc4>)
 800f812:	681b      	ldr	r3, [r3, #0]
 800f814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f816:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800f81a:	68bb      	ldr	r3, [r7, #8]
 800f81c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800f81e:	68bb      	ldr	r3, [r7, #8]
 800f820:	6959      	ldr	r1, [r3, #20]
 800f822:	68bb      	ldr	r3, [r7, #8]
 800f824:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f826:	4613      	mov	r3, r2
 800f828:	009b      	lsls	r3, r3, #2
 800f82a:	4413      	add	r3, r2
 800f82c:	009b      	lsls	r3, r3, #2
 800f82e:	4a1f      	ldr	r2, [pc, #124]	; (800f8ac <xTaskPriorityInherit+0xc8>)
 800f830:	4413      	add	r3, r2
 800f832:	4299      	cmp	r1, r3
 800f834:	d122      	bne.n	800f87c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f836:	68bb      	ldr	r3, [r7, #8]
 800f838:	3304      	adds	r3, #4
 800f83a:	4618      	mov	r0, r3
 800f83c:	f7fd fe80 	bl	800d540 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800f840:	4b19      	ldr	r3, [pc, #100]	; (800f8a8 <xTaskPriorityInherit+0xc4>)
 800f842:	681b      	ldr	r3, [r3, #0]
 800f844:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f846:	68bb      	ldr	r3, [r7, #8]
 800f848:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800f84a:	68bb      	ldr	r3, [r7, #8]
 800f84c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f84e:	4b18      	ldr	r3, [pc, #96]	; (800f8b0 <xTaskPriorityInherit+0xcc>)
 800f850:	681b      	ldr	r3, [r3, #0]
 800f852:	429a      	cmp	r2, r3
 800f854:	d903      	bls.n	800f85e <xTaskPriorityInherit+0x7a>
 800f856:	68bb      	ldr	r3, [r7, #8]
 800f858:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f85a:	4a15      	ldr	r2, [pc, #84]	; (800f8b0 <xTaskPriorityInherit+0xcc>)
 800f85c:	6013      	str	r3, [r2, #0]
 800f85e:	68bb      	ldr	r3, [r7, #8]
 800f860:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f862:	4613      	mov	r3, r2
 800f864:	009b      	lsls	r3, r3, #2
 800f866:	4413      	add	r3, r2
 800f868:	009b      	lsls	r3, r3, #2
 800f86a:	4a10      	ldr	r2, [pc, #64]	; (800f8ac <xTaskPriorityInherit+0xc8>)
 800f86c:	441a      	add	r2, r3
 800f86e:	68bb      	ldr	r3, [r7, #8]
 800f870:	3304      	adds	r3, #4
 800f872:	4619      	mov	r1, r3
 800f874:	4610      	mov	r0, r2
 800f876:	f7fd fe06 	bl	800d486 <vListInsertEnd>
 800f87a:	e004      	b.n	800f886 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800f87c:	4b0a      	ldr	r3, [pc, #40]	; (800f8a8 <xTaskPriorityInherit+0xc4>)
 800f87e:	681b      	ldr	r3, [r3, #0]
 800f880:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f882:	68bb      	ldr	r3, [r7, #8]
 800f884:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800f886:	2301      	movs	r3, #1
 800f888:	60fb      	str	r3, [r7, #12]
 800f88a:	e008      	b.n	800f89e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800f88c:	68bb      	ldr	r3, [r7, #8]
 800f88e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f890:	4b05      	ldr	r3, [pc, #20]	; (800f8a8 <xTaskPriorityInherit+0xc4>)
 800f892:	681b      	ldr	r3, [r3, #0]
 800f894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f896:	429a      	cmp	r2, r3
 800f898:	d201      	bcs.n	800f89e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800f89a:	2301      	movs	r3, #1
 800f89c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f89e:	68fb      	ldr	r3, [r7, #12]
	}
 800f8a0:	4618      	mov	r0, r3
 800f8a2:	3710      	adds	r7, #16
 800f8a4:	46bd      	mov	sp, r7
 800f8a6:	bd80      	pop	{r7, pc}
 800f8a8:	20006fa0 	.word	0x20006fa0
 800f8ac:	20006fa4 	.word	0x20006fa4
 800f8b0:	2000747c 	.word	0x2000747c

0800f8b4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800f8b4:	b580      	push	{r7, lr}
 800f8b6:	b086      	sub	sp, #24
 800f8b8:	af00      	add	r7, sp, #0
 800f8ba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800f8c0:	2300      	movs	r3, #0
 800f8c2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	2b00      	cmp	r3, #0
 800f8c8:	d054      	beq.n	800f974 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800f8ca:	4b2d      	ldr	r3, [pc, #180]	; (800f980 <xTaskPriorityDisinherit+0xcc>)
 800f8cc:	681b      	ldr	r3, [r3, #0]
 800f8ce:	693a      	ldr	r2, [r7, #16]
 800f8d0:	429a      	cmp	r2, r3
 800f8d2:	d009      	beq.n	800f8e8 <xTaskPriorityDisinherit+0x34>
 800f8d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8d8:	f383 8811 	msr	BASEPRI, r3
 800f8dc:	f3bf 8f6f 	isb	sy
 800f8e0:	f3bf 8f4f 	dsb	sy
 800f8e4:	60fb      	str	r3, [r7, #12]
 800f8e6:	e7fe      	b.n	800f8e6 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800f8e8:	693b      	ldr	r3, [r7, #16]
 800f8ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f8ec:	2b00      	cmp	r3, #0
 800f8ee:	d109      	bne.n	800f904 <xTaskPriorityDisinherit+0x50>
 800f8f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8f4:	f383 8811 	msr	BASEPRI, r3
 800f8f8:	f3bf 8f6f 	isb	sy
 800f8fc:	f3bf 8f4f 	dsb	sy
 800f900:	60bb      	str	r3, [r7, #8]
 800f902:	e7fe      	b.n	800f902 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800f904:	693b      	ldr	r3, [r7, #16]
 800f906:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f908:	1e5a      	subs	r2, r3, #1
 800f90a:	693b      	ldr	r3, [r7, #16]
 800f90c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800f90e:	693b      	ldr	r3, [r7, #16]
 800f910:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f912:	693b      	ldr	r3, [r7, #16]
 800f914:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f916:	429a      	cmp	r2, r3
 800f918:	d02c      	beq.n	800f974 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800f91a:	693b      	ldr	r3, [r7, #16]
 800f91c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d128      	bne.n	800f974 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f922:	693b      	ldr	r3, [r7, #16]
 800f924:	3304      	adds	r3, #4
 800f926:	4618      	mov	r0, r3
 800f928:	f7fd fe0a 	bl	800d540 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800f92c:	693b      	ldr	r3, [r7, #16]
 800f92e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f930:	693b      	ldr	r3, [r7, #16]
 800f932:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f934:	693b      	ldr	r3, [r7, #16]
 800f936:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f938:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800f93c:	693b      	ldr	r3, [r7, #16]
 800f93e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800f940:	693b      	ldr	r3, [r7, #16]
 800f942:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f944:	4b0f      	ldr	r3, [pc, #60]	; (800f984 <xTaskPriorityDisinherit+0xd0>)
 800f946:	681b      	ldr	r3, [r3, #0]
 800f948:	429a      	cmp	r2, r3
 800f94a:	d903      	bls.n	800f954 <xTaskPriorityDisinherit+0xa0>
 800f94c:	693b      	ldr	r3, [r7, #16]
 800f94e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f950:	4a0c      	ldr	r2, [pc, #48]	; (800f984 <xTaskPriorityDisinherit+0xd0>)
 800f952:	6013      	str	r3, [r2, #0]
 800f954:	693b      	ldr	r3, [r7, #16]
 800f956:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f958:	4613      	mov	r3, r2
 800f95a:	009b      	lsls	r3, r3, #2
 800f95c:	4413      	add	r3, r2
 800f95e:	009b      	lsls	r3, r3, #2
 800f960:	4a09      	ldr	r2, [pc, #36]	; (800f988 <xTaskPriorityDisinherit+0xd4>)
 800f962:	441a      	add	r2, r3
 800f964:	693b      	ldr	r3, [r7, #16]
 800f966:	3304      	adds	r3, #4
 800f968:	4619      	mov	r1, r3
 800f96a:	4610      	mov	r0, r2
 800f96c:	f7fd fd8b 	bl	800d486 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800f970:	2301      	movs	r3, #1
 800f972:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f974:	697b      	ldr	r3, [r7, #20]
	}
 800f976:	4618      	mov	r0, r3
 800f978:	3718      	adds	r7, #24
 800f97a:	46bd      	mov	sp, r7
 800f97c:	bd80      	pop	{r7, pc}
 800f97e:	bf00      	nop
 800f980:	20006fa0 	.word	0x20006fa0
 800f984:	2000747c 	.word	0x2000747c
 800f988:	20006fa4 	.word	0x20006fa4

0800f98c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800f98c:	b580      	push	{r7, lr}
 800f98e:	b088      	sub	sp, #32
 800f990:	af00      	add	r7, sp, #0
 800f992:	6078      	str	r0, [r7, #4]
 800f994:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800f99a:	2301      	movs	r3, #1
 800f99c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	2b00      	cmp	r3, #0
 800f9a2:	d068      	beq.n	800fa76 <vTaskPriorityDisinheritAfterTimeout+0xea>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800f9a4:	69bb      	ldr	r3, [r7, #24]
 800f9a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f9a8:	2b00      	cmp	r3, #0
 800f9aa:	d109      	bne.n	800f9c0 <vTaskPriorityDisinheritAfterTimeout+0x34>
 800f9ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9b0:	f383 8811 	msr	BASEPRI, r3
 800f9b4:	f3bf 8f6f 	isb	sy
 800f9b8:	f3bf 8f4f 	dsb	sy
 800f9bc:	60fb      	str	r3, [r7, #12]
 800f9be:	e7fe      	b.n	800f9be <vTaskPriorityDisinheritAfterTimeout+0x32>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800f9c0:	69bb      	ldr	r3, [r7, #24]
 800f9c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f9c4:	683a      	ldr	r2, [r7, #0]
 800f9c6:	429a      	cmp	r2, r3
 800f9c8:	d902      	bls.n	800f9d0 <vTaskPriorityDisinheritAfterTimeout+0x44>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800f9ca:	683b      	ldr	r3, [r7, #0]
 800f9cc:	61fb      	str	r3, [r7, #28]
 800f9ce:	e002      	b.n	800f9d6 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800f9d0:	69bb      	ldr	r3, [r7, #24]
 800f9d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f9d4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800f9d6:	69bb      	ldr	r3, [r7, #24]
 800f9d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f9da:	69fa      	ldr	r2, [r7, #28]
 800f9dc:	429a      	cmp	r2, r3
 800f9de:	d04a      	beq.n	800fa76 <vTaskPriorityDisinheritAfterTimeout+0xea>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800f9e0:	69bb      	ldr	r3, [r7, #24]
 800f9e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f9e4:	697a      	ldr	r2, [r7, #20]
 800f9e6:	429a      	cmp	r2, r3
 800f9e8:	d145      	bne.n	800fa76 <vTaskPriorityDisinheritAfterTimeout+0xea>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800f9ea:	4b25      	ldr	r3, [pc, #148]	; (800fa80 <vTaskPriorityDisinheritAfterTimeout+0xf4>)
 800f9ec:	681b      	ldr	r3, [r3, #0]
 800f9ee:	69ba      	ldr	r2, [r7, #24]
 800f9f0:	429a      	cmp	r2, r3
 800f9f2:	d109      	bne.n	800fa08 <vTaskPriorityDisinheritAfterTimeout+0x7c>
 800f9f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9f8:	f383 8811 	msr	BASEPRI, r3
 800f9fc:	f3bf 8f6f 	isb	sy
 800fa00:	f3bf 8f4f 	dsb	sy
 800fa04:	60bb      	str	r3, [r7, #8]
 800fa06:	e7fe      	b.n	800fa06 <vTaskPriorityDisinheritAfterTimeout+0x7a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800fa08:	69bb      	ldr	r3, [r7, #24]
 800fa0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fa0c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800fa0e:	69bb      	ldr	r3, [r7, #24]
 800fa10:	69fa      	ldr	r2, [r7, #28]
 800fa12:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800fa14:	69bb      	ldr	r3, [r7, #24]
 800fa16:	699b      	ldr	r3, [r3, #24]
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	db04      	blt.n	800fa26 <vTaskPriorityDisinheritAfterTimeout+0x9a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fa1c:	69fb      	ldr	r3, [r7, #28]
 800fa1e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800fa22:	69bb      	ldr	r3, [r7, #24]
 800fa24:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800fa26:	69bb      	ldr	r3, [r7, #24]
 800fa28:	6959      	ldr	r1, [r3, #20]
 800fa2a:	693a      	ldr	r2, [r7, #16]
 800fa2c:	4613      	mov	r3, r2
 800fa2e:	009b      	lsls	r3, r3, #2
 800fa30:	4413      	add	r3, r2
 800fa32:	009b      	lsls	r3, r3, #2
 800fa34:	4a13      	ldr	r2, [pc, #76]	; (800fa84 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800fa36:	4413      	add	r3, r2
 800fa38:	4299      	cmp	r1, r3
 800fa3a:	d11c      	bne.n	800fa76 <vTaskPriorityDisinheritAfterTimeout+0xea>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800fa3c:	69bb      	ldr	r3, [r7, #24]
 800fa3e:	3304      	adds	r3, #4
 800fa40:	4618      	mov	r0, r3
 800fa42:	f7fd fd7d 	bl	800d540 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800fa46:	69bb      	ldr	r3, [r7, #24]
 800fa48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fa4a:	4b0f      	ldr	r3, [pc, #60]	; (800fa88 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800fa4c:	681b      	ldr	r3, [r3, #0]
 800fa4e:	429a      	cmp	r2, r3
 800fa50:	d903      	bls.n	800fa5a <vTaskPriorityDisinheritAfterTimeout+0xce>
 800fa52:	69bb      	ldr	r3, [r7, #24]
 800fa54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fa56:	4a0c      	ldr	r2, [pc, #48]	; (800fa88 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800fa58:	6013      	str	r3, [r2, #0]
 800fa5a:	69bb      	ldr	r3, [r7, #24]
 800fa5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fa5e:	4613      	mov	r3, r2
 800fa60:	009b      	lsls	r3, r3, #2
 800fa62:	4413      	add	r3, r2
 800fa64:	009b      	lsls	r3, r3, #2
 800fa66:	4a07      	ldr	r2, [pc, #28]	; (800fa84 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800fa68:	441a      	add	r2, r3
 800fa6a:	69bb      	ldr	r3, [r7, #24]
 800fa6c:	3304      	adds	r3, #4
 800fa6e:	4619      	mov	r1, r3
 800fa70:	4610      	mov	r0, r2
 800fa72:	f7fd fd08 	bl	800d486 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800fa76:	bf00      	nop
 800fa78:	3720      	adds	r7, #32
 800fa7a:	46bd      	mov	sp, r7
 800fa7c:	bd80      	pop	{r7, pc}
 800fa7e:	bf00      	nop
 800fa80:	20006fa0 	.word	0x20006fa0
 800fa84:	20006fa4 	.word	0x20006fa4
 800fa88:	2000747c 	.word	0x2000747c

0800fa8c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800fa8c:	b480      	push	{r7}
 800fa8e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800fa90:	4b07      	ldr	r3, [pc, #28]	; (800fab0 <pvTaskIncrementMutexHeldCount+0x24>)
 800fa92:	681b      	ldr	r3, [r3, #0]
 800fa94:	2b00      	cmp	r3, #0
 800fa96:	d004      	beq.n	800faa2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800fa98:	4b05      	ldr	r3, [pc, #20]	; (800fab0 <pvTaskIncrementMutexHeldCount+0x24>)
 800fa9a:	681b      	ldr	r3, [r3, #0]
 800fa9c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800fa9e:	3201      	adds	r2, #1
 800faa0:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800faa2:	4b03      	ldr	r3, [pc, #12]	; (800fab0 <pvTaskIncrementMutexHeldCount+0x24>)
 800faa4:	681b      	ldr	r3, [r3, #0]
	}
 800faa6:	4618      	mov	r0, r3
 800faa8:	46bd      	mov	sp, r7
 800faaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faae:	4770      	bx	lr
 800fab0:	20006fa0 	.word	0x20006fa0

0800fab4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800fab4:	b580      	push	{r7, lr}
 800fab6:	b084      	sub	sp, #16
 800fab8:	af00      	add	r7, sp, #0
 800faba:	6078      	str	r0, [r7, #4]
 800fabc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800fabe:	4b21      	ldr	r3, [pc, #132]	; (800fb44 <prvAddCurrentTaskToDelayedList+0x90>)
 800fac0:	681b      	ldr	r3, [r3, #0]
 800fac2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800fac4:	4b20      	ldr	r3, [pc, #128]	; (800fb48 <prvAddCurrentTaskToDelayedList+0x94>)
 800fac6:	681b      	ldr	r3, [r3, #0]
 800fac8:	3304      	adds	r3, #4
 800faca:	4618      	mov	r0, r3
 800facc:	f7fd fd38 	bl	800d540 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800fad6:	d10a      	bne.n	800faee <prvAddCurrentTaskToDelayedList+0x3a>
 800fad8:	683b      	ldr	r3, [r7, #0]
 800fada:	2b00      	cmp	r3, #0
 800fadc:	d007      	beq.n	800faee <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800fade:	4b1a      	ldr	r3, [pc, #104]	; (800fb48 <prvAddCurrentTaskToDelayedList+0x94>)
 800fae0:	681b      	ldr	r3, [r3, #0]
 800fae2:	3304      	adds	r3, #4
 800fae4:	4619      	mov	r1, r3
 800fae6:	4819      	ldr	r0, [pc, #100]	; (800fb4c <prvAddCurrentTaskToDelayedList+0x98>)
 800fae8:	f7fd fccd 	bl	800d486 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800faec:	e026      	b.n	800fb3c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800faee:	68fa      	ldr	r2, [r7, #12]
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	4413      	add	r3, r2
 800faf4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800faf6:	4b14      	ldr	r3, [pc, #80]	; (800fb48 <prvAddCurrentTaskToDelayedList+0x94>)
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	68ba      	ldr	r2, [r7, #8]
 800fafc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800fafe:	68ba      	ldr	r2, [r7, #8]
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	429a      	cmp	r2, r3
 800fb04:	d209      	bcs.n	800fb1a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800fb06:	4b12      	ldr	r3, [pc, #72]	; (800fb50 <prvAddCurrentTaskToDelayedList+0x9c>)
 800fb08:	681a      	ldr	r2, [r3, #0]
 800fb0a:	4b0f      	ldr	r3, [pc, #60]	; (800fb48 <prvAddCurrentTaskToDelayedList+0x94>)
 800fb0c:	681b      	ldr	r3, [r3, #0]
 800fb0e:	3304      	adds	r3, #4
 800fb10:	4619      	mov	r1, r3
 800fb12:	4610      	mov	r0, r2
 800fb14:	f7fd fcdb 	bl	800d4ce <vListInsert>
}
 800fb18:	e010      	b.n	800fb3c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800fb1a:	4b0e      	ldr	r3, [pc, #56]	; (800fb54 <prvAddCurrentTaskToDelayedList+0xa0>)
 800fb1c:	681a      	ldr	r2, [r3, #0]
 800fb1e:	4b0a      	ldr	r3, [pc, #40]	; (800fb48 <prvAddCurrentTaskToDelayedList+0x94>)
 800fb20:	681b      	ldr	r3, [r3, #0]
 800fb22:	3304      	adds	r3, #4
 800fb24:	4619      	mov	r1, r3
 800fb26:	4610      	mov	r0, r2
 800fb28:	f7fd fcd1 	bl	800d4ce <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800fb2c:	4b0a      	ldr	r3, [pc, #40]	; (800fb58 <prvAddCurrentTaskToDelayedList+0xa4>)
 800fb2e:	681b      	ldr	r3, [r3, #0]
 800fb30:	68ba      	ldr	r2, [r7, #8]
 800fb32:	429a      	cmp	r2, r3
 800fb34:	d202      	bcs.n	800fb3c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800fb36:	4a08      	ldr	r2, [pc, #32]	; (800fb58 <prvAddCurrentTaskToDelayedList+0xa4>)
 800fb38:	68bb      	ldr	r3, [r7, #8]
 800fb3a:	6013      	str	r3, [r2, #0]
}
 800fb3c:	bf00      	nop
 800fb3e:	3710      	adds	r7, #16
 800fb40:	46bd      	mov	sp, r7
 800fb42:	bd80      	pop	{r7, pc}
 800fb44:	20007478 	.word	0x20007478
 800fb48:	20006fa0 	.word	0x20006fa0
 800fb4c:	20007460 	.word	0x20007460
 800fb50:	20007430 	.word	0x20007430
 800fb54:	2000742c 	.word	0x2000742c
 800fb58:	20007494 	.word	0x20007494

0800fb5c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800fb5c:	b580      	push	{r7, lr}
 800fb5e:	b08a      	sub	sp, #40	; 0x28
 800fb60:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800fb62:	2300      	movs	r3, #0
 800fb64:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800fb66:	f000 faff 	bl	8010168 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800fb6a:	4b1c      	ldr	r3, [pc, #112]	; (800fbdc <xTimerCreateTimerTask+0x80>)
 800fb6c:	681b      	ldr	r3, [r3, #0]
 800fb6e:	2b00      	cmp	r3, #0
 800fb70:	d021      	beq.n	800fbb6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800fb72:	2300      	movs	r3, #0
 800fb74:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800fb76:	2300      	movs	r3, #0
 800fb78:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800fb7a:	1d3a      	adds	r2, r7, #4
 800fb7c:	f107 0108 	add.w	r1, r7, #8
 800fb80:	f107 030c 	add.w	r3, r7, #12
 800fb84:	4618      	mov	r0, r3
 800fb86:	f7fd fa61 	bl	800d04c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800fb8a:	6879      	ldr	r1, [r7, #4]
 800fb8c:	68bb      	ldr	r3, [r7, #8]
 800fb8e:	68fa      	ldr	r2, [r7, #12]
 800fb90:	9202      	str	r2, [sp, #8]
 800fb92:	9301      	str	r3, [sp, #4]
 800fb94:	2302      	movs	r3, #2
 800fb96:	9300      	str	r3, [sp, #0]
 800fb98:	2300      	movs	r3, #0
 800fb9a:	460a      	mov	r2, r1
 800fb9c:	4910      	ldr	r1, [pc, #64]	; (800fbe0 <xTimerCreateTimerTask+0x84>)
 800fb9e:	4811      	ldr	r0, [pc, #68]	; (800fbe4 <xTimerCreateTimerTask+0x88>)
 800fba0:	f7fe ffd8 	bl	800eb54 <xTaskCreateStatic>
 800fba4:	4602      	mov	r2, r0
 800fba6:	4b10      	ldr	r3, [pc, #64]	; (800fbe8 <xTimerCreateTimerTask+0x8c>)
 800fba8:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800fbaa:	4b0f      	ldr	r3, [pc, #60]	; (800fbe8 <xTimerCreateTimerTask+0x8c>)
 800fbac:	681b      	ldr	r3, [r3, #0]
 800fbae:	2b00      	cmp	r3, #0
 800fbb0:	d001      	beq.n	800fbb6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800fbb2:	2301      	movs	r3, #1
 800fbb4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800fbb6:	697b      	ldr	r3, [r7, #20]
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d109      	bne.n	800fbd0 <xTimerCreateTimerTask+0x74>
 800fbbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fbc0:	f383 8811 	msr	BASEPRI, r3
 800fbc4:	f3bf 8f6f 	isb	sy
 800fbc8:	f3bf 8f4f 	dsb	sy
 800fbcc:	613b      	str	r3, [r7, #16]
 800fbce:	e7fe      	b.n	800fbce <xTimerCreateTimerTask+0x72>
	return xReturn;
 800fbd0:	697b      	ldr	r3, [r7, #20]
}
 800fbd2:	4618      	mov	r0, r3
 800fbd4:	3718      	adds	r7, #24
 800fbd6:	46bd      	mov	sp, r7
 800fbd8:	bd80      	pop	{r7, pc}
 800fbda:	bf00      	nop
 800fbdc:	200074d0 	.word	0x200074d0
 800fbe0:	0801f8e4 	.word	0x0801f8e4
 800fbe4:	0800fd1d 	.word	0x0800fd1d
 800fbe8:	200074d4 	.word	0x200074d4

0800fbec <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800fbec:	b580      	push	{r7, lr}
 800fbee:	b08a      	sub	sp, #40	; 0x28
 800fbf0:	af00      	add	r7, sp, #0
 800fbf2:	60f8      	str	r0, [r7, #12]
 800fbf4:	60b9      	str	r1, [r7, #8]
 800fbf6:	607a      	str	r2, [r7, #4]
 800fbf8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800fbfa:	2300      	movs	r3, #0
 800fbfc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800fbfe:	68fb      	ldr	r3, [r7, #12]
 800fc00:	2b00      	cmp	r3, #0
 800fc02:	d109      	bne.n	800fc18 <xTimerGenericCommand+0x2c>
 800fc04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc08:	f383 8811 	msr	BASEPRI, r3
 800fc0c:	f3bf 8f6f 	isb	sy
 800fc10:	f3bf 8f4f 	dsb	sy
 800fc14:	623b      	str	r3, [r7, #32]
 800fc16:	e7fe      	b.n	800fc16 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800fc18:	4b19      	ldr	r3, [pc, #100]	; (800fc80 <xTimerGenericCommand+0x94>)
 800fc1a:	681b      	ldr	r3, [r3, #0]
 800fc1c:	2b00      	cmp	r3, #0
 800fc1e:	d02a      	beq.n	800fc76 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800fc20:	68bb      	ldr	r3, [r7, #8]
 800fc22:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800fc28:	68fb      	ldr	r3, [r7, #12]
 800fc2a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800fc2c:	68bb      	ldr	r3, [r7, #8]
 800fc2e:	2b05      	cmp	r3, #5
 800fc30:	dc18      	bgt.n	800fc64 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800fc32:	f7ff fdb9 	bl	800f7a8 <xTaskGetSchedulerState>
 800fc36:	4603      	mov	r3, r0
 800fc38:	2b02      	cmp	r3, #2
 800fc3a:	d109      	bne.n	800fc50 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800fc3c:	4b10      	ldr	r3, [pc, #64]	; (800fc80 <xTimerGenericCommand+0x94>)
 800fc3e:	6818      	ldr	r0, [r3, #0]
 800fc40:	f107 0110 	add.w	r1, r7, #16
 800fc44:	2300      	movs	r3, #0
 800fc46:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fc48:	f7fe f93a 	bl	800dec0 <xQueueGenericSend>
 800fc4c:	6278      	str	r0, [r7, #36]	; 0x24
 800fc4e:	e012      	b.n	800fc76 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800fc50:	4b0b      	ldr	r3, [pc, #44]	; (800fc80 <xTimerGenericCommand+0x94>)
 800fc52:	6818      	ldr	r0, [r3, #0]
 800fc54:	f107 0110 	add.w	r1, r7, #16
 800fc58:	2300      	movs	r3, #0
 800fc5a:	2200      	movs	r2, #0
 800fc5c:	f7fe f930 	bl	800dec0 <xQueueGenericSend>
 800fc60:	6278      	str	r0, [r7, #36]	; 0x24
 800fc62:	e008      	b.n	800fc76 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800fc64:	4b06      	ldr	r3, [pc, #24]	; (800fc80 <xTimerGenericCommand+0x94>)
 800fc66:	6818      	ldr	r0, [r3, #0]
 800fc68:	f107 0110 	add.w	r1, r7, #16
 800fc6c:	2300      	movs	r3, #0
 800fc6e:	683a      	ldr	r2, [r7, #0]
 800fc70:	f7fe fa20 	bl	800e0b4 <xQueueGenericSendFromISR>
 800fc74:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800fc76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800fc78:	4618      	mov	r0, r3
 800fc7a:	3728      	adds	r7, #40	; 0x28
 800fc7c:	46bd      	mov	sp, r7
 800fc7e:	bd80      	pop	{r7, pc}
 800fc80:	200074d0 	.word	0x200074d0

0800fc84 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800fc84:	b580      	push	{r7, lr}
 800fc86:	b088      	sub	sp, #32
 800fc88:	af02      	add	r7, sp, #8
 800fc8a:	6078      	str	r0, [r7, #4]
 800fc8c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fc8e:	4b22      	ldr	r3, [pc, #136]	; (800fd18 <prvProcessExpiredTimer+0x94>)
 800fc90:	681b      	ldr	r3, [r3, #0]
 800fc92:	68db      	ldr	r3, [r3, #12]
 800fc94:	68db      	ldr	r3, [r3, #12]
 800fc96:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800fc98:	697b      	ldr	r3, [r7, #20]
 800fc9a:	3304      	adds	r3, #4
 800fc9c:	4618      	mov	r0, r3
 800fc9e:	f7fd fc4f 	bl	800d540 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800fca2:	697b      	ldr	r3, [r7, #20]
 800fca4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fca8:	f003 0304 	and.w	r3, r3, #4
 800fcac:	2b00      	cmp	r3, #0
 800fcae:	d021      	beq.n	800fcf4 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800fcb0:	697b      	ldr	r3, [r7, #20]
 800fcb2:	699a      	ldr	r2, [r3, #24]
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	18d1      	adds	r1, r2, r3
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	683a      	ldr	r2, [r7, #0]
 800fcbc:	6978      	ldr	r0, [r7, #20]
 800fcbe:	f000 f8d1 	bl	800fe64 <prvInsertTimerInActiveList>
 800fcc2:	4603      	mov	r3, r0
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	d01e      	beq.n	800fd06 <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800fcc8:	2300      	movs	r3, #0
 800fcca:	9300      	str	r3, [sp, #0]
 800fccc:	2300      	movs	r3, #0
 800fcce:	687a      	ldr	r2, [r7, #4]
 800fcd0:	2100      	movs	r1, #0
 800fcd2:	6978      	ldr	r0, [r7, #20]
 800fcd4:	f7ff ff8a 	bl	800fbec <xTimerGenericCommand>
 800fcd8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800fcda:	693b      	ldr	r3, [r7, #16]
 800fcdc:	2b00      	cmp	r3, #0
 800fcde:	d112      	bne.n	800fd06 <prvProcessExpiredTimer+0x82>
 800fce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fce4:	f383 8811 	msr	BASEPRI, r3
 800fce8:	f3bf 8f6f 	isb	sy
 800fcec:	f3bf 8f4f 	dsb	sy
 800fcf0:	60fb      	str	r3, [r7, #12]
 800fcf2:	e7fe      	b.n	800fcf2 <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800fcf4:	697b      	ldr	r3, [r7, #20]
 800fcf6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fcfa:	f023 0301 	bic.w	r3, r3, #1
 800fcfe:	b2da      	uxtb	r2, r3
 800fd00:	697b      	ldr	r3, [r7, #20]
 800fd02:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800fd06:	697b      	ldr	r3, [r7, #20]
 800fd08:	6a1b      	ldr	r3, [r3, #32]
 800fd0a:	6978      	ldr	r0, [r7, #20]
 800fd0c:	4798      	blx	r3
}
 800fd0e:	bf00      	nop
 800fd10:	3718      	adds	r7, #24
 800fd12:	46bd      	mov	sp, r7
 800fd14:	bd80      	pop	{r7, pc}
 800fd16:	bf00      	nop
 800fd18:	200074c8 	.word	0x200074c8

0800fd1c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800fd1c:	b580      	push	{r7, lr}
 800fd1e:	b084      	sub	sp, #16
 800fd20:	af00      	add	r7, sp, #0
 800fd22:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800fd24:	f107 0308 	add.w	r3, r7, #8
 800fd28:	4618      	mov	r0, r3
 800fd2a:	f000 f857 	bl	800fddc <prvGetNextExpireTime>
 800fd2e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800fd30:	68bb      	ldr	r3, [r7, #8]
 800fd32:	4619      	mov	r1, r3
 800fd34:	68f8      	ldr	r0, [r7, #12]
 800fd36:	f000 f803 	bl	800fd40 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800fd3a:	f000 f8d5 	bl	800fee8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800fd3e:	e7f1      	b.n	800fd24 <prvTimerTask+0x8>

0800fd40 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800fd40:	b580      	push	{r7, lr}
 800fd42:	b084      	sub	sp, #16
 800fd44:	af00      	add	r7, sp, #0
 800fd46:	6078      	str	r0, [r7, #4]
 800fd48:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800fd4a:	f7ff f939 	bl	800efc0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800fd4e:	f107 0308 	add.w	r3, r7, #8
 800fd52:	4618      	mov	r0, r3
 800fd54:	f000 f866 	bl	800fe24 <prvSampleTimeNow>
 800fd58:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800fd5a:	68bb      	ldr	r3, [r7, #8]
 800fd5c:	2b00      	cmp	r3, #0
 800fd5e:	d130      	bne.n	800fdc2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800fd60:	683b      	ldr	r3, [r7, #0]
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	d10a      	bne.n	800fd7c <prvProcessTimerOrBlockTask+0x3c>
 800fd66:	687a      	ldr	r2, [r7, #4]
 800fd68:	68fb      	ldr	r3, [r7, #12]
 800fd6a:	429a      	cmp	r2, r3
 800fd6c:	d806      	bhi.n	800fd7c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800fd6e:	f7ff f935 	bl	800efdc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800fd72:	68f9      	ldr	r1, [r7, #12]
 800fd74:	6878      	ldr	r0, [r7, #4]
 800fd76:	f7ff ff85 	bl	800fc84 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800fd7a:	e024      	b.n	800fdc6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800fd7c:	683b      	ldr	r3, [r7, #0]
 800fd7e:	2b00      	cmp	r3, #0
 800fd80:	d008      	beq.n	800fd94 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800fd82:	4b13      	ldr	r3, [pc, #76]	; (800fdd0 <prvProcessTimerOrBlockTask+0x90>)
 800fd84:	681b      	ldr	r3, [r3, #0]
 800fd86:	681b      	ldr	r3, [r3, #0]
 800fd88:	2b00      	cmp	r3, #0
 800fd8a:	d101      	bne.n	800fd90 <prvProcessTimerOrBlockTask+0x50>
 800fd8c:	2301      	movs	r3, #1
 800fd8e:	e000      	b.n	800fd92 <prvProcessTimerOrBlockTask+0x52>
 800fd90:	2300      	movs	r3, #0
 800fd92:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800fd94:	4b0f      	ldr	r3, [pc, #60]	; (800fdd4 <prvProcessTimerOrBlockTask+0x94>)
 800fd96:	6818      	ldr	r0, [r3, #0]
 800fd98:	687a      	ldr	r2, [r7, #4]
 800fd9a:	68fb      	ldr	r3, [r7, #12]
 800fd9c:	1ad3      	subs	r3, r2, r3
 800fd9e:	683a      	ldr	r2, [r7, #0]
 800fda0:	4619      	mov	r1, r3
 800fda2:	f7fe fea3 	bl	800eaec <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800fda6:	f7ff f919 	bl	800efdc <xTaskResumeAll>
 800fdaa:	4603      	mov	r3, r0
 800fdac:	2b00      	cmp	r3, #0
 800fdae:	d10a      	bne.n	800fdc6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800fdb0:	4b09      	ldr	r3, [pc, #36]	; (800fdd8 <prvProcessTimerOrBlockTask+0x98>)
 800fdb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fdb6:	601a      	str	r2, [r3, #0]
 800fdb8:	f3bf 8f4f 	dsb	sy
 800fdbc:	f3bf 8f6f 	isb	sy
}
 800fdc0:	e001      	b.n	800fdc6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800fdc2:	f7ff f90b 	bl	800efdc <xTaskResumeAll>
}
 800fdc6:	bf00      	nop
 800fdc8:	3710      	adds	r7, #16
 800fdca:	46bd      	mov	sp, r7
 800fdcc:	bd80      	pop	{r7, pc}
 800fdce:	bf00      	nop
 800fdd0:	200074cc 	.word	0x200074cc
 800fdd4:	200074d0 	.word	0x200074d0
 800fdd8:	e000ed04 	.word	0xe000ed04

0800fddc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800fddc:	b480      	push	{r7}
 800fdde:	b085      	sub	sp, #20
 800fde0:	af00      	add	r7, sp, #0
 800fde2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800fde4:	4b0e      	ldr	r3, [pc, #56]	; (800fe20 <prvGetNextExpireTime+0x44>)
 800fde6:	681b      	ldr	r3, [r3, #0]
 800fde8:	681b      	ldr	r3, [r3, #0]
 800fdea:	2b00      	cmp	r3, #0
 800fdec:	d101      	bne.n	800fdf2 <prvGetNextExpireTime+0x16>
 800fdee:	2201      	movs	r2, #1
 800fdf0:	e000      	b.n	800fdf4 <prvGetNextExpireTime+0x18>
 800fdf2:	2200      	movs	r2, #0
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	681b      	ldr	r3, [r3, #0]
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	d105      	bne.n	800fe0c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800fe00:	4b07      	ldr	r3, [pc, #28]	; (800fe20 <prvGetNextExpireTime+0x44>)
 800fe02:	681b      	ldr	r3, [r3, #0]
 800fe04:	68db      	ldr	r3, [r3, #12]
 800fe06:	681b      	ldr	r3, [r3, #0]
 800fe08:	60fb      	str	r3, [r7, #12]
 800fe0a:	e001      	b.n	800fe10 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800fe0c:	2300      	movs	r3, #0
 800fe0e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800fe10:	68fb      	ldr	r3, [r7, #12]
}
 800fe12:	4618      	mov	r0, r3
 800fe14:	3714      	adds	r7, #20
 800fe16:	46bd      	mov	sp, r7
 800fe18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe1c:	4770      	bx	lr
 800fe1e:	bf00      	nop
 800fe20:	200074c8 	.word	0x200074c8

0800fe24 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800fe24:	b580      	push	{r7, lr}
 800fe26:	b084      	sub	sp, #16
 800fe28:	af00      	add	r7, sp, #0
 800fe2a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800fe2c:	f7ff f972 	bl	800f114 <xTaskGetTickCount>
 800fe30:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800fe32:	4b0b      	ldr	r3, [pc, #44]	; (800fe60 <prvSampleTimeNow+0x3c>)
 800fe34:	681b      	ldr	r3, [r3, #0]
 800fe36:	68fa      	ldr	r2, [r7, #12]
 800fe38:	429a      	cmp	r2, r3
 800fe3a:	d205      	bcs.n	800fe48 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800fe3c:	f000 f930 	bl	80100a0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	2201      	movs	r2, #1
 800fe44:	601a      	str	r2, [r3, #0]
 800fe46:	e002      	b.n	800fe4e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	2200      	movs	r2, #0
 800fe4c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800fe4e:	4a04      	ldr	r2, [pc, #16]	; (800fe60 <prvSampleTimeNow+0x3c>)
 800fe50:	68fb      	ldr	r3, [r7, #12]
 800fe52:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800fe54:	68fb      	ldr	r3, [r7, #12]
}
 800fe56:	4618      	mov	r0, r3
 800fe58:	3710      	adds	r7, #16
 800fe5a:	46bd      	mov	sp, r7
 800fe5c:	bd80      	pop	{r7, pc}
 800fe5e:	bf00      	nop
 800fe60:	200074d8 	.word	0x200074d8

0800fe64 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800fe64:	b580      	push	{r7, lr}
 800fe66:	b086      	sub	sp, #24
 800fe68:	af00      	add	r7, sp, #0
 800fe6a:	60f8      	str	r0, [r7, #12]
 800fe6c:	60b9      	str	r1, [r7, #8]
 800fe6e:	607a      	str	r2, [r7, #4]
 800fe70:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800fe72:	2300      	movs	r3, #0
 800fe74:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800fe76:	68fb      	ldr	r3, [r7, #12]
 800fe78:	68ba      	ldr	r2, [r7, #8]
 800fe7a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800fe7c:	68fb      	ldr	r3, [r7, #12]
 800fe7e:	68fa      	ldr	r2, [r7, #12]
 800fe80:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800fe82:	68ba      	ldr	r2, [r7, #8]
 800fe84:	687b      	ldr	r3, [r7, #4]
 800fe86:	429a      	cmp	r2, r3
 800fe88:	d812      	bhi.n	800feb0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fe8a:	687a      	ldr	r2, [r7, #4]
 800fe8c:	683b      	ldr	r3, [r7, #0]
 800fe8e:	1ad2      	subs	r2, r2, r3
 800fe90:	68fb      	ldr	r3, [r7, #12]
 800fe92:	699b      	ldr	r3, [r3, #24]
 800fe94:	429a      	cmp	r2, r3
 800fe96:	d302      	bcc.n	800fe9e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800fe98:	2301      	movs	r3, #1
 800fe9a:	617b      	str	r3, [r7, #20]
 800fe9c:	e01b      	b.n	800fed6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800fe9e:	4b10      	ldr	r3, [pc, #64]	; (800fee0 <prvInsertTimerInActiveList+0x7c>)
 800fea0:	681a      	ldr	r2, [r3, #0]
 800fea2:	68fb      	ldr	r3, [r7, #12]
 800fea4:	3304      	adds	r3, #4
 800fea6:	4619      	mov	r1, r3
 800fea8:	4610      	mov	r0, r2
 800feaa:	f7fd fb10 	bl	800d4ce <vListInsert>
 800feae:	e012      	b.n	800fed6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800feb0:	687a      	ldr	r2, [r7, #4]
 800feb2:	683b      	ldr	r3, [r7, #0]
 800feb4:	429a      	cmp	r2, r3
 800feb6:	d206      	bcs.n	800fec6 <prvInsertTimerInActiveList+0x62>
 800feb8:	68ba      	ldr	r2, [r7, #8]
 800feba:	683b      	ldr	r3, [r7, #0]
 800febc:	429a      	cmp	r2, r3
 800febe:	d302      	bcc.n	800fec6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800fec0:	2301      	movs	r3, #1
 800fec2:	617b      	str	r3, [r7, #20]
 800fec4:	e007      	b.n	800fed6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800fec6:	4b07      	ldr	r3, [pc, #28]	; (800fee4 <prvInsertTimerInActiveList+0x80>)
 800fec8:	681a      	ldr	r2, [r3, #0]
 800feca:	68fb      	ldr	r3, [r7, #12]
 800fecc:	3304      	adds	r3, #4
 800fece:	4619      	mov	r1, r3
 800fed0:	4610      	mov	r0, r2
 800fed2:	f7fd fafc 	bl	800d4ce <vListInsert>
		}
	}

	return xProcessTimerNow;
 800fed6:	697b      	ldr	r3, [r7, #20]
}
 800fed8:	4618      	mov	r0, r3
 800feda:	3718      	adds	r7, #24
 800fedc:	46bd      	mov	sp, r7
 800fede:	bd80      	pop	{r7, pc}
 800fee0:	200074cc 	.word	0x200074cc
 800fee4:	200074c8 	.word	0x200074c8

0800fee8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800fee8:	b580      	push	{r7, lr}
 800feea:	b08e      	sub	sp, #56	; 0x38
 800feec:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800feee:	e0c6      	b.n	801007e <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	2b00      	cmp	r3, #0
 800fef4:	da17      	bge.n	800ff26 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800fef6:	1d3b      	adds	r3, r7, #4
 800fef8:	3304      	adds	r3, #4
 800fefa:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800fefc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fefe:	2b00      	cmp	r3, #0
 800ff00:	d109      	bne.n	800ff16 <prvProcessReceivedCommands+0x2e>
 800ff02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff06:	f383 8811 	msr	BASEPRI, r3
 800ff0a:	f3bf 8f6f 	isb	sy
 800ff0e:	f3bf 8f4f 	dsb	sy
 800ff12:	61fb      	str	r3, [r7, #28]
 800ff14:	e7fe      	b.n	800ff14 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ff16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff18:	681b      	ldr	r3, [r3, #0]
 800ff1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ff1c:	6850      	ldr	r0, [r2, #4]
 800ff1e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ff20:	6892      	ldr	r2, [r2, #8]
 800ff22:	4611      	mov	r1, r2
 800ff24:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	2b00      	cmp	r3, #0
 800ff2a:	f2c0 80a7 	blt.w	801007c <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ff2e:	68fb      	ldr	r3, [r7, #12]
 800ff30:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ff32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff34:	695b      	ldr	r3, [r3, #20]
 800ff36:	2b00      	cmp	r3, #0
 800ff38:	d004      	beq.n	800ff44 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ff3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff3c:	3304      	adds	r3, #4
 800ff3e:	4618      	mov	r0, r3
 800ff40:	f7fd fafe 	bl	800d540 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ff44:	463b      	mov	r3, r7
 800ff46:	4618      	mov	r0, r3
 800ff48:	f7ff ff6c 	bl	800fe24 <prvSampleTimeNow>
 800ff4c:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	2b09      	cmp	r3, #9
 800ff52:	f200 8094 	bhi.w	801007e <prvProcessReceivedCommands+0x196>
 800ff56:	a201      	add	r2, pc, #4	; (adr r2, 800ff5c <prvProcessReceivedCommands+0x74>)
 800ff58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff5c:	0800ff85 	.word	0x0800ff85
 800ff60:	0800ff85 	.word	0x0800ff85
 800ff64:	0800ff85 	.word	0x0800ff85
 800ff68:	0800fff7 	.word	0x0800fff7
 800ff6c:	0801000b 	.word	0x0801000b
 800ff70:	08010053 	.word	0x08010053
 800ff74:	0800ff85 	.word	0x0800ff85
 800ff78:	0800ff85 	.word	0x0800ff85
 800ff7c:	0800fff7 	.word	0x0800fff7
 800ff80:	0801000b 	.word	0x0801000b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ff84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff86:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ff8a:	f043 0301 	orr.w	r3, r3, #1
 800ff8e:	b2da      	uxtb	r2, r3
 800ff90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff92:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ff96:	68ba      	ldr	r2, [r7, #8]
 800ff98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff9a:	699b      	ldr	r3, [r3, #24]
 800ff9c:	18d1      	adds	r1, r2, r3
 800ff9e:	68bb      	ldr	r3, [r7, #8]
 800ffa0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ffa2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ffa4:	f7ff ff5e 	bl	800fe64 <prvInsertTimerInActiveList>
 800ffa8:	4603      	mov	r3, r0
 800ffaa:	2b00      	cmp	r3, #0
 800ffac:	d067      	beq.n	801007e <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ffae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ffb0:	6a1b      	ldr	r3, [r3, #32]
 800ffb2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ffb4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ffb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ffb8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ffbc:	f003 0304 	and.w	r3, r3, #4
 800ffc0:	2b00      	cmp	r3, #0
 800ffc2:	d05c      	beq.n	801007e <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ffc4:	68ba      	ldr	r2, [r7, #8]
 800ffc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ffc8:	699b      	ldr	r3, [r3, #24]
 800ffca:	441a      	add	r2, r3
 800ffcc:	2300      	movs	r3, #0
 800ffce:	9300      	str	r3, [sp, #0]
 800ffd0:	2300      	movs	r3, #0
 800ffd2:	2100      	movs	r1, #0
 800ffd4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ffd6:	f7ff fe09 	bl	800fbec <xTimerGenericCommand>
 800ffda:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ffdc:	6a3b      	ldr	r3, [r7, #32]
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	d14d      	bne.n	801007e <prvProcessReceivedCommands+0x196>
 800ffe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ffe6:	f383 8811 	msr	BASEPRI, r3
 800ffea:	f3bf 8f6f 	isb	sy
 800ffee:	f3bf 8f4f 	dsb	sy
 800fff2:	61bb      	str	r3, [r7, #24]
 800fff4:	e7fe      	b.n	800fff4 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800fff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fff8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fffc:	f023 0301 	bic.w	r3, r3, #1
 8010000:	b2da      	uxtb	r2, r3
 8010002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010004:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8010008:	e039      	b.n	801007e <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801000a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801000c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010010:	f043 0301 	orr.w	r3, r3, #1
 8010014:	b2da      	uxtb	r2, r3
 8010016:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010018:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801001c:	68ba      	ldr	r2, [r7, #8]
 801001e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010020:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8010022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010024:	699b      	ldr	r3, [r3, #24]
 8010026:	2b00      	cmp	r3, #0
 8010028:	d109      	bne.n	801003e <prvProcessReceivedCommands+0x156>
 801002a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801002e:	f383 8811 	msr	BASEPRI, r3
 8010032:	f3bf 8f6f 	isb	sy
 8010036:	f3bf 8f4f 	dsb	sy
 801003a:	617b      	str	r3, [r7, #20]
 801003c:	e7fe      	b.n	801003c <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 801003e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010040:	699a      	ldr	r2, [r3, #24]
 8010042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010044:	18d1      	adds	r1, r2, r3
 8010046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010048:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801004a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801004c:	f7ff ff0a 	bl	800fe64 <prvInsertTimerInActiveList>
					break;
 8010050:	e015      	b.n	801007e <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8010052:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010054:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010058:	f003 0302 	and.w	r3, r3, #2
 801005c:	2b00      	cmp	r3, #0
 801005e:	d103      	bne.n	8010068 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 8010060:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010062:	f7fd f8cf 	bl	800d204 <vPortFree>
 8010066:	e00a      	b.n	801007e <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010068:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801006a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801006e:	f023 0301 	bic.w	r3, r3, #1
 8010072:	b2da      	uxtb	r2, r3
 8010074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010076:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801007a:	e000      	b.n	801007e <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 801007c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801007e:	4b07      	ldr	r3, [pc, #28]	; (801009c <prvProcessReceivedCommands+0x1b4>)
 8010080:	681b      	ldr	r3, [r3, #0]
 8010082:	1d39      	adds	r1, r7, #4
 8010084:	2200      	movs	r2, #0
 8010086:	4618      	mov	r0, r3
 8010088:	f7fe f932 	bl	800e2f0 <xQueueReceive>
 801008c:	4603      	mov	r3, r0
 801008e:	2b00      	cmp	r3, #0
 8010090:	f47f af2e 	bne.w	800fef0 <prvProcessReceivedCommands+0x8>
	}
}
 8010094:	bf00      	nop
 8010096:	3730      	adds	r7, #48	; 0x30
 8010098:	46bd      	mov	sp, r7
 801009a:	bd80      	pop	{r7, pc}
 801009c:	200074d0 	.word	0x200074d0

080100a0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80100a0:	b580      	push	{r7, lr}
 80100a2:	b088      	sub	sp, #32
 80100a4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80100a6:	e047      	b.n	8010138 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80100a8:	4b2d      	ldr	r3, [pc, #180]	; (8010160 <prvSwitchTimerLists+0xc0>)
 80100aa:	681b      	ldr	r3, [r3, #0]
 80100ac:	68db      	ldr	r3, [r3, #12]
 80100ae:	681b      	ldr	r3, [r3, #0]
 80100b0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80100b2:	4b2b      	ldr	r3, [pc, #172]	; (8010160 <prvSwitchTimerLists+0xc0>)
 80100b4:	681b      	ldr	r3, [r3, #0]
 80100b6:	68db      	ldr	r3, [r3, #12]
 80100b8:	68db      	ldr	r3, [r3, #12]
 80100ba:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80100bc:	68fb      	ldr	r3, [r7, #12]
 80100be:	3304      	adds	r3, #4
 80100c0:	4618      	mov	r0, r3
 80100c2:	f7fd fa3d 	bl	800d540 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80100c6:	68fb      	ldr	r3, [r7, #12]
 80100c8:	6a1b      	ldr	r3, [r3, #32]
 80100ca:	68f8      	ldr	r0, [r7, #12]
 80100cc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80100ce:	68fb      	ldr	r3, [r7, #12]
 80100d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80100d4:	f003 0304 	and.w	r3, r3, #4
 80100d8:	2b00      	cmp	r3, #0
 80100da:	d02d      	beq.n	8010138 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80100dc:	68fb      	ldr	r3, [r7, #12]
 80100de:	699b      	ldr	r3, [r3, #24]
 80100e0:	693a      	ldr	r2, [r7, #16]
 80100e2:	4413      	add	r3, r2
 80100e4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80100e6:	68ba      	ldr	r2, [r7, #8]
 80100e8:	693b      	ldr	r3, [r7, #16]
 80100ea:	429a      	cmp	r2, r3
 80100ec:	d90e      	bls.n	801010c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80100ee:	68fb      	ldr	r3, [r7, #12]
 80100f0:	68ba      	ldr	r2, [r7, #8]
 80100f2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80100f4:	68fb      	ldr	r3, [r7, #12]
 80100f6:	68fa      	ldr	r2, [r7, #12]
 80100f8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80100fa:	4b19      	ldr	r3, [pc, #100]	; (8010160 <prvSwitchTimerLists+0xc0>)
 80100fc:	681a      	ldr	r2, [r3, #0]
 80100fe:	68fb      	ldr	r3, [r7, #12]
 8010100:	3304      	adds	r3, #4
 8010102:	4619      	mov	r1, r3
 8010104:	4610      	mov	r0, r2
 8010106:	f7fd f9e2 	bl	800d4ce <vListInsert>
 801010a:	e015      	b.n	8010138 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801010c:	2300      	movs	r3, #0
 801010e:	9300      	str	r3, [sp, #0]
 8010110:	2300      	movs	r3, #0
 8010112:	693a      	ldr	r2, [r7, #16]
 8010114:	2100      	movs	r1, #0
 8010116:	68f8      	ldr	r0, [r7, #12]
 8010118:	f7ff fd68 	bl	800fbec <xTimerGenericCommand>
 801011c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	2b00      	cmp	r3, #0
 8010122:	d109      	bne.n	8010138 <prvSwitchTimerLists+0x98>
 8010124:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010128:	f383 8811 	msr	BASEPRI, r3
 801012c:	f3bf 8f6f 	isb	sy
 8010130:	f3bf 8f4f 	dsb	sy
 8010134:	603b      	str	r3, [r7, #0]
 8010136:	e7fe      	b.n	8010136 <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010138:	4b09      	ldr	r3, [pc, #36]	; (8010160 <prvSwitchTimerLists+0xc0>)
 801013a:	681b      	ldr	r3, [r3, #0]
 801013c:	681b      	ldr	r3, [r3, #0]
 801013e:	2b00      	cmp	r3, #0
 8010140:	d1b2      	bne.n	80100a8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8010142:	4b07      	ldr	r3, [pc, #28]	; (8010160 <prvSwitchTimerLists+0xc0>)
 8010144:	681b      	ldr	r3, [r3, #0]
 8010146:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8010148:	4b06      	ldr	r3, [pc, #24]	; (8010164 <prvSwitchTimerLists+0xc4>)
 801014a:	681b      	ldr	r3, [r3, #0]
 801014c:	4a04      	ldr	r2, [pc, #16]	; (8010160 <prvSwitchTimerLists+0xc0>)
 801014e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8010150:	4a04      	ldr	r2, [pc, #16]	; (8010164 <prvSwitchTimerLists+0xc4>)
 8010152:	697b      	ldr	r3, [r7, #20]
 8010154:	6013      	str	r3, [r2, #0]
}
 8010156:	bf00      	nop
 8010158:	3718      	adds	r7, #24
 801015a:	46bd      	mov	sp, r7
 801015c:	bd80      	pop	{r7, pc}
 801015e:	bf00      	nop
 8010160:	200074c8 	.word	0x200074c8
 8010164:	200074cc 	.word	0x200074cc

08010168 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8010168:	b580      	push	{r7, lr}
 801016a:	b082      	sub	sp, #8
 801016c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 801016e:	f7fd fb35 	bl	800d7dc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8010172:	4b15      	ldr	r3, [pc, #84]	; (80101c8 <prvCheckForValidListAndQueue+0x60>)
 8010174:	681b      	ldr	r3, [r3, #0]
 8010176:	2b00      	cmp	r3, #0
 8010178:	d120      	bne.n	80101bc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801017a:	4814      	ldr	r0, [pc, #80]	; (80101cc <prvCheckForValidListAndQueue+0x64>)
 801017c:	f7fd f956 	bl	800d42c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8010180:	4813      	ldr	r0, [pc, #76]	; (80101d0 <prvCheckForValidListAndQueue+0x68>)
 8010182:	f7fd f953 	bl	800d42c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8010186:	4b13      	ldr	r3, [pc, #76]	; (80101d4 <prvCheckForValidListAndQueue+0x6c>)
 8010188:	4a10      	ldr	r2, [pc, #64]	; (80101cc <prvCheckForValidListAndQueue+0x64>)
 801018a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 801018c:	4b12      	ldr	r3, [pc, #72]	; (80101d8 <prvCheckForValidListAndQueue+0x70>)
 801018e:	4a10      	ldr	r2, [pc, #64]	; (80101d0 <prvCheckForValidListAndQueue+0x68>)
 8010190:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8010192:	2300      	movs	r3, #0
 8010194:	9300      	str	r3, [sp, #0]
 8010196:	4b11      	ldr	r3, [pc, #68]	; (80101dc <prvCheckForValidListAndQueue+0x74>)
 8010198:	4a11      	ldr	r2, [pc, #68]	; (80101e0 <prvCheckForValidListAndQueue+0x78>)
 801019a:	2110      	movs	r1, #16
 801019c:	200a      	movs	r0, #10
 801019e:	f7fd fc9f 	bl	800dae0 <xQueueGenericCreateStatic>
 80101a2:	4602      	mov	r2, r0
 80101a4:	4b08      	ldr	r3, [pc, #32]	; (80101c8 <prvCheckForValidListAndQueue+0x60>)
 80101a6:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80101a8:	4b07      	ldr	r3, [pc, #28]	; (80101c8 <prvCheckForValidListAndQueue+0x60>)
 80101aa:	681b      	ldr	r3, [r3, #0]
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	d005      	beq.n	80101bc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80101b0:	4b05      	ldr	r3, [pc, #20]	; (80101c8 <prvCheckForValidListAndQueue+0x60>)
 80101b2:	681b      	ldr	r3, [r3, #0]
 80101b4:	490b      	ldr	r1, [pc, #44]	; (80101e4 <prvCheckForValidListAndQueue+0x7c>)
 80101b6:	4618      	mov	r0, r3
 80101b8:	f7fe fc46 	bl	800ea48 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80101bc:	f7fd fb3c 	bl	800d838 <vPortExitCritical>
}
 80101c0:	bf00      	nop
 80101c2:	46bd      	mov	sp, r7
 80101c4:	bd80      	pop	{r7, pc}
 80101c6:	bf00      	nop
 80101c8:	200074d0 	.word	0x200074d0
 80101cc:	200074a0 	.word	0x200074a0
 80101d0:	200074b4 	.word	0x200074b4
 80101d4:	200074c8 	.word	0x200074c8
 80101d8:	200074cc 	.word	0x200074cc
 80101dc:	2000757c 	.word	0x2000757c
 80101e0:	200074dc 	.word	0x200074dc
 80101e4:	0801f8ec 	.word	0x0801f8ec

080101e8 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 80101e8:	b480      	push	{r7}
 80101ea:	b083      	sub	sp, #12
 80101ec:	af00      	add	r7, sp, #0
 80101ee:	4603      	mov	r3, r0
 80101f0:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 80101f2:	88fb      	ldrh	r3, [r7, #6]
 80101f4:	021b      	lsls	r3, r3, #8
 80101f6:	b21a      	sxth	r2, r3
 80101f8:	88fb      	ldrh	r3, [r7, #6]
 80101fa:	0a1b      	lsrs	r3, r3, #8
 80101fc:	b29b      	uxth	r3, r3
 80101fe:	b21b      	sxth	r3, r3
 8010200:	4313      	orrs	r3, r2
 8010202:	b21b      	sxth	r3, r3
 8010204:	b29b      	uxth	r3, r3
}
 8010206:	4618      	mov	r0, r3
 8010208:	370c      	adds	r7, #12
 801020a:	46bd      	mov	sp, r7
 801020c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010210:	4770      	bx	lr

08010212 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 8010212:	b480      	push	{r7}
 8010214:	b083      	sub	sp, #12
 8010216:	af00      	add	r7, sp, #0
 8010218:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 801021a:	687b      	ldr	r3, [r7, #4]
 801021c:	061a      	lsls	r2, r3, #24
 801021e:	687b      	ldr	r3, [r7, #4]
 8010220:	021b      	lsls	r3, r3, #8
 8010222:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8010226:	431a      	orrs	r2, r3
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	0a1b      	lsrs	r3, r3, #8
 801022c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8010230:	431a      	orrs	r2, r3
 8010232:	687b      	ldr	r3, [r7, #4]
 8010234:	0e1b      	lsrs	r3, r3, #24
 8010236:	4313      	orrs	r3, r2
}
 8010238:	4618      	mov	r0, r3
 801023a:	370c      	adds	r7, #12
 801023c:	46bd      	mov	sp, r7
 801023e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010242:	4770      	bx	lr

08010244 <dhcp_inc_pcb_refcount>:
static void dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out);

/** Ensure DHCP PCB is allocated and bound */
static err_t
dhcp_inc_pcb_refcount(void)
{
 8010244:	b580      	push	{r7, lr}
 8010246:	af00      	add	r7, sp, #0
  if (dhcp_pcb_refcount == 0) {
 8010248:	4b20      	ldr	r3, [pc, #128]	; (80102cc <dhcp_inc_pcb_refcount+0x88>)
 801024a:	781b      	ldrb	r3, [r3, #0]
 801024c:	2b00      	cmp	r3, #0
 801024e:	d133      	bne.n	80102b8 <dhcp_inc_pcb_refcount+0x74>
    LWIP_ASSERT("dhcp_inc_pcb_refcount(): memory leak", dhcp_pcb == NULL);
 8010250:	4b1f      	ldr	r3, [pc, #124]	; (80102d0 <dhcp_inc_pcb_refcount+0x8c>)
 8010252:	681b      	ldr	r3, [r3, #0]
 8010254:	2b00      	cmp	r3, #0
 8010256:	d005      	beq.n	8010264 <dhcp_inc_pcb_refcount+0x20>
 8010258:	4b1e      	ldr	r3, [pc, #120]	; (80102d4 <dhcp_inc_pcb_refcount+0x90>)
 801025a:	22e5      	movs	r2, #229	; 0xe5
 801025c:	491e      	ldr	r1, [pc, #120]	; (80102d8 <dhcp_inc_pcb_refcount+0x94>)
 801025e:	481f      	ldr	r0, [pc, #124]	; (80102dc <dhcp_inc_pcb_refcount+0x98>)
 8010260:	f00d fa3a 	bl	801d6d8 <iprintf>

    /* allocate UDP PCB */
    dhcp_pcb = udp_new();
 8010264:	f00c faaa 	bl	801c7bc <udp_new>
 8010268:	4602      	mov	r2, r0
 801026a:	4b19      	ldr	r3, [pc, #100]	; (80102d0 <dhcp_inc_pcb_refcount+0x8c>)
 801026c:	601a      	str	r2, [r3, #0]

    if (dhcp_pcb == NULL) {
 801026e:	4b18      	ldr	r3, [pc, #96]	; (80102d0 <dhcp_inc_pcb_refcount+0x8c>)
 8010270:	681b      	ldr	r3, [r3, #0]
 8010272:	2b00      	cmp	r3, #0
 8010274:	d102      	bne.n	801027c <dhcp_inc_pcb_refcount+0x38>
      return ERR_MEM;
 8010276:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801027a:	e024      	b.n	80102c6 <dhcp_inc_pcb_refcount+0x82>
    }

    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 801027c:	4b14      	ldr	r3, [pc, #80]	; (80102d0 <dhcp_inc_pcb_refcount+0x8c>)
 801027e:	681b      	ldr	r3, [r3, #0]
 8010280:	7a5a      	ldrb	r2, [r3, #9]
 8010282:	4b13      	ldr	r3, [pc, #76]	; (80102d0 <dhcp_inc_pcb_refcount+0x8c>)
 8010284:	681b      	ldr	r3, [r3, #0]
 8010286:	f042 0220 	orr.w	r2, r2, #32
 801028a:	b2d2      	uxtb	r2, r2
 801028c:	725a      	strb	r2, [r3, #9]

    /* set up local and remote port for the pcb -> listen on all interfaces on all src/dest IPs */
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 801028e:	4b10      	ldr	r3, [pc, #64]	; (80102d0 <dhcp_inc_pcb_refcount+0x8c>)
 8010290:	681b      	ldr	r3, [r3, #0]
 8010292:	2244      	movs	r2, #68	; 0x44
 8010294:	4912      	ldr	r1, [pc, #72]	; (80102e0 <dhcp_inc_pcb_refcount+0x9c>)
 8010296:	4618      	mov	r0, r3
 8010298:	f00c f938 	bl	801c50c <udp_bind>
    udp_connect(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_SERVER);
 801029c:	4b0c      	ldr	r3, [pc, #48]	; (80102d0 <dhcp_inc_pcb_refcount+0x8c>)
 801029e:	681b      	ldr	r3, [r3, #0]
 80102a0:	2243      	movs	r2, #67	; 0x43
 80102a2:	490f      	ldr	r1, [pc, #60]	; (80102e0 <dhcp_inc_pcb_refcount+0x9c>)
 80102a4:	4618      	mov	r0, r3
 80102a6:	f00c f9b9 	bl	801c61c <udp_connect>
    udp_recv(dhcp_pcb, dhcp_recv, NULL);
 80102aa:	4b09      	ldr	r3, [pc, #36]	; (80102d0 <dhcp_inc_pcb_refcount+0x8c>)
 80102ac:	681b      	ldr	r3, [r3, #0]
 80102ae:	2200      	movs	r2, #0
 80102b0:	490c      	ldr	r1, [pc, #48]	; (80102e4 <dhcp_inc_pcb_refcount+0xa0>)
 80102b2:	4618      	mov	r0, r3
 80102b4:	f00c fa20 	bl	801c6f8 <udp_recv>
  }

  dhcp_pcb_refcount++;
 80102b8:	4b04      	ldr	r3, [pc, #16]	; (80102cc <dhcp_inc_pcb_refcount+0x88>)
 80102ba:	781b      	ldrb	r3, [r3, #0]
 80102bc:	3301      	adds	r3, #1
 80102be:	b2da      	uxtb	r2, r3
 80102c0:	4b02      	ldr	r3, [pc, #8]	; (80102cc <dhcp_inc_pcb_refcount+0x88>)
 80102c2:	701a      	strb	r2, [r3, #0]

  return ERR_OK;
 80102c4:	2300      	movs	r3, #0
}
 80102c6:	4618      	mov	r0, r3
 80102c8:	bd80      	pop	{r7, pc}
 80102ca:	bf00      	nop
 80102cc:	200075d0 	.word	0x200075d0
 80102d0:	200075cc 	.word	0x200075cc
 80102d4:	0801f8f4 	.word	0x0801f8f4
 80102d8:	0801f948 	.word	0x0801f948
 80102dc:	0801f970 	.word	0x0801f970
 80102e0:	08022998 	.word	0x08022998
 80102e4:	08011ba1 	.word	0x08011ba1

080102e8 <dhcp_dec_pcb_refcount>:

/** Free DHCP PCB if the last netif stops using it */
static void
dhcp_dec_pcb_refcount(void)
{
 80102e8:	b580      	push	{r7, lr}
 80102ea:	af00      	add	r7, sp, #0
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 80102ec:	4b0e      	ldr	r3, [pc, #56]	; (8010328 <dhcp_dec_pcb_refcount+0x40>)
 80102ee:	781b      	ldrb	r3, [r3, #0]
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	d105      	bne.n	8010300 <dhcp_dec_pcb_refcount+0x18>
 80102f4:	4b0d      	ldr	r3, [pc, #52]	; (801032c <dhcp_dec_pcb_refcount+0x44>)
 80102f6:	22ff      	movs	r2, #255	; 0xff
 80102f8:	490d      	ldr	r1, [pc, #52]	; (8010330 <dhcp_dec_pcb_refcount+0x48>)
 80102fa:	480e      	ldr	r0, [pc, #56]	; (8010334 <dhcp_dec_pcb_refcount+0x4c>)
 80102fc:	f00d f9ec 	bl	801d6d8 <iprintf>
  dhcp_pcb_refcount--;
 8010300:	4b09      	ldr	r3, [pc, #36]	; (8010328 <dhcp_dec_pcb_refcount+0x40>)
 8010302:	781b      	ldrb	r3, [r3, #0]
 8010304:	3b01      	subs	r3, #1
 8010306:	b2da      	uxtb	r2, r3
 8010308:	4b07      	ldr	r3, [pc, #28]	; (8010328 <dhcp_dec_pcb_refcount+0x40>)
 801030a:	701a      	strb	r2, [r3, #0]

  if (dhcp_pcb_refcount == 0) {
 801030c:	4b06      	ldr	r3, [pc, #24]	; (8010328 <dhcp_dec_pcb_refcount+0x40>)
 801030e:	781b      	ldrb	r3, [r3, #0]
 8010310:	2b00      	cmp	r3, #0
 8010312:	d107      	bne.n	8010324 <dhcp_dec_pcb_refcount+0x3c>
    udp_remove(dhcp_pcb);
 8010314:	4b08      	ldr	r3, [pc, #32]	; (8010338 <dhcp_dec_pcb_refcount+0x50>)
 8010316:	681b      	ldr	r3, [r3, #0]
 8010318:	4618      	mov	r0, r3
 801031a:	f00c fa0d 	bl	801c738 <udp_remove>
    dhcp_pcb = NULL;
 801031e:	4b06      	ldr	r3, [pc, #24]	; (8010338 <dhcp_dec_pcb_refcount+0x50>)
 8010320:	2200      	movs	r2, #0
 8010322:	601a      	str	r2, [r3, #0]
  }
}
 8010324:	bf00      	nop
 8010326:	bd80      	pop	{r7, pc}
 8010328:	200075d0 	.word	0x200075d0
 801032c:	0801f8f4 	.word	0x0801f8f4
 8010330:	0801f998 	.word	0x0801f998
 8010334:	0801f970 	.word	0x0801f970
 8010338:	200075cc 	.word	0x200075cc

0801033c <dhcp_handle_nak>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_nak(struct netif *netif)
{
 801033c:	b580      	push	{r7, lr}
 801033e:	b084      	sub	sp, #16
 8010340:	af00      	add	r7, sp, #0
 8010342:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010348:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_handle_nak(netif=%p) %c%c%"U16_F"\n",
              (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  /* Change to a defined state - set this before assigning the address
     to ensure the callback can use dhcp_supplied_address() */
  dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 801034a:	210c      	movs	r1, #12
 801034c:	68f8      	ldr	r0, [r7, #12]
 801034e:	f001 f869 	bl	8011424 <dhcp_set_state>
  /* remove IP address from interface (must no longer be used, as per RFC2131) */
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 8010352:	4b06      	ldr	r3, [pc, #24]	; (801036c <dhcp_handle_nak+0x30>)
 8010354:	4a05      	ldr	r2, [pc, #20]	; (801036c <dhcp_handle_nak+0x30>)
 8010356:	4905      	ldr	r1, [pc, #20]	; (801036c <dhcp_handle_nak+0x30>)
 8010358:	6878      	ldr	r0, [r7, #4]
 801035a:	f005 f8a3 	bl	80154a4 <netif_set_addr>
  /* We can immediately restart discovery */
  dhcp_discover(netif);
 801035e:	6878      	ldr	r0, [r7, #4]
 8010360:	f000 fc5c 	bl	8010c1c <dhcp_discover>
}
 8010364:	bf00      	nop
 8010366:	3710      	adds	r7, #16
 8010368:	46bd      	mov	sp, r7
 801036a:	bd80      	pop	{r7, pc}
 801036c:	08022998 	.word	0x08022998

08010370 <dhcp_check>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_check(struct netif *netif)
{
 8010370:	b580      	push	{r7, lr}
 8010372:	b084      	sub	sp, #16
 8010374:	af00      	add	r7, sp, #0
 8010376:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801037c:	60fb      	str	r3, [r7, #12]
  err_t result;
  u16_t msecs;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_check(netif=%p) %c%c\n", (void *)netif, (s16_t)netif->name[0],
              (s16_t)netif->name[1]));
  dhcp_set_state(dhcp, DHCP_STATE_CHECKING);
 801037e:	2108      	movs	r1, #8
 8010380:	68f8      	ldr	r0, [r7, #12]
 8010382:	f001 f84f 	bl	8011424 <dhcp_set_state>
  /* create an ARP query for the offered IP address, expecting that no host
     responds, as the IP address should not be in use. */
  result = etharp_query(netif, &dhcp->offered_ip_addr, NULL);
 8010386:	68fb      	ldr	r3, [r7, #12]
 8010388:	331c      	adds	r3, #28
 801038a:	2200      	movs	r2, #0
 801038c:	4619      	mov	r1, r3
 801038e:	6878      	ldr	r0, [r7, #4]
 8010390:	f002 fb4e 	bl	8012a30 <etharp_query>
 8010394:	4603      	mov	r3, r0
 8010396:	72fb      	strb	r3, [r7, #11]
  if (result != ERR_OK) {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("dhcp_check: could not perform ARP query\n"));
  }
  if (dhcp->tries < 255) {
 8010398:	68fb      	ldr	r3, [r7, #12]
 801039a:	799b      	ldrb	r3, [r3, #6]
 801039c:	2bff      	cmp	r3, #255	; 0xff
 801039e:	d005      	beq.n	80103ac <dhcp_check+0x3c>
    dhcp->tries++;
 80103a0:	68fb      	ldr	r3, [r7, #12]
 80103a2:	799b      	ldrb	r3, [r3, #6]
 80103a4:	3301      	adds	r3, #1
 80103a6:	b2da      	uxtb	r2, r3
 80103a8:	68fb      	ldr	r3, [r7, #12]
 80103aa:	719a      	strb	r2, [r3, #6]
  }
  msecs = 500;
 80103ac:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80103b0:	813b      	strh	r3, [r7, #8]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 80103b2:	893b      	ldrh	r3, [r7, #8]
 80103b4:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 80103b8:	4a06      	ldr	r2, [pc, #24]	; (80103d4 <dhcp_check+0x64>)
 80103ba:	fb82 1203 	smull	r1, r2, r2, r3
 80103be:	1152      	asrs	r2, r2, #5
 80103c0:	17db      	asrs	r3, r3, #31
 80103c2:	1ad3      	subs	r3, r2, r3
 80103c4:	b29a      	uxth	r2, r3
 80103c6:	68fb      	ldr	r3, [r7, #12]
 80103c8:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_check(): set request timeout %"U16_F" msecs\n", msecs));
}
 80103ca:	bf00      	nop
 80103cc:	3710      	adds	r7, #16
 80103ce:	46bd      	mov	sp, r7
 80103d0:	bd80      	pop	{r7, pc}
 80103d2:	bf00      	nop
 80103d4:	10624dd3 	.word	0x10624dd3

080103d8 <dhcp_handle_offer>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_offer(struct netif *netif, struct dhcp_msg *msg_in)
{
 80103d8:	b580      	push	{r7, lr}
 80103da:	b084      	sub	sp, #16
 80103dc:	af00      	add	r7, sp, #0
 80103de:	6078      	str	r0, [r7, #4]
 80103e0:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80103e6:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_handle_offer(netif=%p) %c%c%"U16_F"\n",
              (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  /* obtain the server address */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SERVER_ID)) {
 80103e8:	4b0c      	ldr	r3, [pc, #48]	; (801041c <dhcp_handle_offer+0x44>)
 80103ea:	789b      	ldrb	r3, [r3, #2]
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d011      	beq.n	8010414 <dhcp_handle_offer+0x3c>
    dhcp->request_timeout = 0; /* stop timer */
 80103f0:	68fb      	ldr	r3, [r7, #12]
 80103f2:	2200      	movs	r2, #0
 80103f4:	811a      	strh	r2, [r3, #8]

    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 80103f6:	4b0a      	ldr	r3, [pc, #40]	; (8010420 <dhcp_handle_offer+0x48>)
 80103f8:	689b      	ldr	r3, [r3, #8]
 80103fa:	4618      	mov	r0, r3
 80103fc:	f7ff ff09 	bl	8010212 <lwip_htonl>
 8010400:	4602      	mov	r2, r0
 8010402:	68fb      	ldr	r3, [r7, #12]
 8010404:	619a      	str	r2, [r3, #24]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_handle_offer(): server 0x%08"X32_F"\n",
                ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
    /* remember offered address */
    ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 8010406:	683b      	ldr	r3, [r7, #0]
 8010408:	691a      	ldr	r2, [r3, #16]
 801040a:	68fb      	ldr	r3, [r7, #12]
 801040c:	61da      	str	r2, [r3, #28]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_handle_offer(): offer for 0x%08"X32_F"\n",
                ip4_addr_get_u32(&dhcp->offered_ip_addr)));

    dhcp_select(netif);
 801040e:	6878      	ldr	r0, [r7, #4]
 8010410:	f000 f808 	bl	8010424 <dhcp_select>
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_handle_offer(netif=%p) did not get server ID!\n", (void *)netif));
  }
}
 8010414:	bf00      	nop
 8010416:	3710      	adds	r7, #16
 8010418:	46bd      	mov	sp, r7
 801041a:	bd80      	pop	{r7, pc}
 801041c:	20008930 	.word	0x20008930
 8010420:	20008938 	.word	0x20008938

08010424 <dhcp_select>:
 * @param netif the netif under DHCP control
 * @return lwIP specific error (see error.h)
 */
static err_t
dhcp_select(struct netif *netif)
{
 8010424:	b5b0      	push	{r4, r5, r7, lr}
 8010426:	b08a      	sub	sp, #40	; 0x28
 8010428:	af02      	add	r7, sp, #8
 801042a:	6078      	str	r0, [r7, #4]
  u16_t msecs;
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	2b00      	cmp	r3, #0
 8010430:	d109      	bne.n	8010446 <dhcp_select+0x22>
 8010432:	4b71      	ldr	r3, [pc, #452]	; (80105f8 <dhcp_select+0x1d4>)
 8010434:	f240 1277 	movw	r2, #375	; 0x177
 8010438:	4970      	ldr	r1, [pc, #448]	; (80105fc <dhcp_select+0x1d8>)
 801043a:	4871      	ldr	r0, [pc, #452]	; (8010600 <dhcp_select+0x1dc>)
 801043c:	f00d f94c 	bl	801d6d8 <iprintf>
 8010440:	f06f 030f 	mvn.w	r3, #15
 8010444:	e0d3      	b.n	80105ee <dhcp_select+0x1ca>
  dhcp = netif_dhcp_data(netif);
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801044a:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 801044c:	69bb      	ldr	r3, [r7, #24]
 801044e:	2b00      	cmp	r3, #0
 8010450:	d109      	bne.n	8010466 <dhcp_select+0x42>
 8010452:	4b69      	ldr	r3, [pc, #420]	; (80105f8 <dhcp_select+0x1d4>)
 8010454:	f240 1279 	movw	r2, #377	; 0x179
 8010458:	496a      	ldr	r1, [pc, #424]	; (8010604 <dhcp_select+0x1e0>)
 801045a:	4869      	ldr	r0, [pc, #420]	; (8010600 <dhcp_select+0x1dc>)
 801045c:	f00d f93c 	bl	801d6d8 <iprintf>
 8010460:	f06f 0305 	mvn.w	r3, #5
 8010464:	e0c3      	b.n	80105ee <dhcp_select+0x1ca>

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_select(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  dhcp_set_state(dhcp, DHCP_STATE_REQUESTING);
 8010466:	2101      	movs	r1, #1
 8010468:	69b8      	ldr	r0, [r7, #24]
 801046a:	f000 ffdb 	bl	8011424 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801046e:	f107 030c 	add.w	r3, r7, #12
 8010472:	2203      	movs	r2, #3
 8010474:	69b9      	ldr	r1, [r7, #24]
 8010476:	6878      	ldr	r0, [r7, #4]
 8010478:	f001 fc5e 	bl	8011d38 <dhcp_create_msg>
 801047c:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 801047e:	697b      	ldr	r3, [r7, #20]
 8010480:	2b00      	cmp	r3, #0
 8010482:	f000 8085 	beq.w	8010590 <dhcp_select+0x16c>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8010486:	697b      	ldr	r3, [r7, #20]
 8010488:	685b      	ldr	r3, [r3, #4]
 801048a:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801048c:	89b8      	ldrh	r0, [r7, #12]
 801048e:	693b      	ldr	r3, [r7, #16]
 8010490:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8010494:	2302      	movs	r3, #2
 8010496:	2239      	movs	r2, #57	; 0x39
 8010498:	f000 ffde 	bl	8011458 <dhcp_option>
 801049c:	4603      	mov	r3, r0
 801049e:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 80104a0:	89b8      	ldrh	r0, [r7, #12]
 80104a2:	693b      	ldr	r3, [r7, #16]
 80104a4:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80104ac:	461a      	mov	r2, r3
 80104ae:	f001 f82d 	bl	801150c <dhcp_option_short>
 80104b2:	4603      	mov	r3, r0
 80104b4:	81bb      	strh	r3, [r7, #12]

    /* MUST request the offered IP address */
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 80104b6:	89b8      	ldrh	r0, [r7, #12]
 80104b8:	693b      	ldr	r3, [r7, #16]
 80104ba:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80104be:	2304      	movs	r3, #4
 80104c0:	2232      	movs	r2, #50	; 0x32
 80104c2:	f000 ffc9 	bl	8011458 <dhcp_option>
 80104c6:	4603      	mov	r3, r0
 80104c8:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 80104ca:	89bc      	ldrh	r4, [r7, #12]
 80104cc:	693b      	ldr	r3, [r7, #16]
 80104ce:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 80104d2:	69bb      	ldr	r3, [r7, #24]
 80104d4:	69db      	ldr	r3, [r3, #28]
 80104d6:	4618      	mov	r0, r3
 80104d8:	f7ff fe9b 	bl	8010212 <lwip_htonl>
 80104dc:	4603      	mov	r3, r0
 80104de:	461a      	mov	r2, r3
 80104e0:	4629      	mov	r1, r5
 80104e2:	4620      	mov	r0, r4
 80104e4:	f001 f844 	bl	8011570 <dhcp_option_long>
 80104e8:	4603      	mov	r3, r0
 80104ea:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 80104ec:	89b8      	ldrh	r0, [r7, #12]
 80104ee:	693b      	ldr	r3, [r7, #16]
 80104f0:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80104f4:	2304      	movs	r3, #4
 80104f6:	2236      	movs	r2, #54	; 0x36
 80104f8:	f000 ffae 	bl	8011458 <dhcp_option>
 80104fc:	4603      	mov	r3, r0
 80104fe:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 8010500:	89bc      	ldrh	r4, [r7, #12]
 8010502:	693b      	ldr	r3, [r7, #16]
 8010504:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 8010508:	69bb      	ldr	r3, [r7, #24]
 801050a:	699b      	ldr	r3, [r3, #24]
 801050c:	4618      	mov	r0, r3
 801050e:	f7ff fe80 	bl	8010212 <lwip_htonl>
 8010512:	4603      	mov	r3, r0
 8010514:	461a      	mov	r2, r3
 8010516:	4629      	mov	r1, r5
 8010518:	4620      	mov	r0, r4
 801051a:	f001 f829 	bl	8011570 <dhcp_option_long>
 801051e:	4603      	mov	r3, r0
 8010520:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8010522:	89b8      	ldrh	r0, [r7, #12]
 8010524:	693b      	ldr	r3, [r7, #16]
 8010526:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801052a:	2303      	movs	r3, #3
 801052c:	2237      	movs	r2, #55	; 0x37
 801052e:	f000 ff93 	bl	8011458 <dhcp_option>
 8010532:	4603      	mov	r3, r0
 8010534:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8010536:	2300      	movs	r3, #0
 8010538:	77bb      	strb	r3, [r7, #30]
 801053a:	e00e      	b.n	801055a <dhcp_select+0x136>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801053c:	89b8      	ldrh	r0, [r7, #12]
 801053e:	693b      	ldr	r3, [r7, #16]
 8010540:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8010544:	7fbb      	ldrb	r3, [r7, #30]
 8010546:	4a30      	ldr	r2, [pc, #192]	; (8010608 <dhcp_select+0x1e4>)
 8010548:	5cd3      	ldrb	r3, [r2, r3]
 801054a:	461a      	mov	r2, r3
 801054c:	f000 ffb8 	bl	80114c0 <dhcp_option_byte>
 8010550:	4603      	mov	r3, r0
 8010552:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8010554:	7fbb      	ldrb	r3, [r7, #30]
 8010556:	3301      	adds	r3, #1
 8010558:	77bb      	strb	r3, [r7, #30]
 801055a:	7fbb      	ldrb	r3, [r7, #30]
 801055c:	2b02      	cmp	r3, #2
 801055e:	d9ed      	bls.n	801053c <dhcp_select+0x118>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REQUESTING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8010560:	89b8      	ldrh	r0, [r7, #12]
 8010562:	693b      	ldr	r3, [r7, #16]
 8010564:	33f0      	adds	r3, #240	; 0xf0
 8010566:	697a      	ldr	r2, [r7, #20]
 8010568:	4619      	mov	r1, r3
 801056a:	f001 fcbb 	bl	8011ee4 <dhcp_option_trailer>

    /* send broadcast to any DHCP server */
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 801056e:	4b27      	ldr	r3, [pc, #156]	; (801060c <dhcp_select+0x1e8>)
 8010570:	6818      	ldr	r0, [r3, #0]
 8010572:	4b27      	ldr	r3, [pc, #156]	; (8010610 <dhcp_select+0x1ec>)
 8010574:	9301      	str	r3, [sp, #4]
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	9300      	str	r3, [sp, #0]
 801057a:	2343      	movs	r3, #67	; 0x43
 801057c:	4a25      	ldr	r2, [pc, #148]	; (8010614 <dhcp_select+0x1f0>)
 801057e:	6979      	ldr	r1, [r7, #20]
 8010580:	f00b fede 	bl	801c340 <udp_sendto_if_src>
 8010584:	4603      	mov	r3, r0
 8010586:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8010588:	6978      	ldr	r0, [r7, #20]
 801058a:	f005 fc95 	bl	8015eb8 <pbuf_free>
 801058e:	e001      	b.n	8010594 <dhcp_select+0x170>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_select: REQUESTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("dhcp_select: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8010590:	23ff      	movs	r3, #255	; 0xff
 8010592:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8010594:	69bb      	ldr	r3, [r7, #24]
 8010596:	799b      	ldrb	r3, [r3, #6]
 8010598:	2bff      	cmp	r3, #255	; 0xff
 801059a:	d005      	beq.n	80105a8 <dhcp_select+0x184>
    dhcp->tries++;
 801059c:	69bb      	ldr	r3, [r7, #24]
 801059e:	799b      	ldrb	r3, [r3, #6]
 80105a0:	3301      	adds	r3, #1
 80105a2:	b2da      	uxtb	r2, r3
 80105a4:	69bb      	ldr	r3, [r7, #24]
 80105a6:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 80105a8:	69bb      	ldr	r3, [r7, #24]
 80105aa:	799b      	ldrb	r3, [r3, #6]
 80105ac:	2b05      	cmp	r3, #5
 80105ae:	d80d      	bhi.n	80105cc <dhcp_select+0x1a8>
 80105b0:	69bb      	ldr	r3, [r7, #24]
 80105b2:	799b      	ldrb	r3, [r3, #6]
 80105b4:	461a      	mov	r2, r3
 80105b6:	2301      	movs	r3, #1
 80105b8:	4093      	lsls	r3, r2
 80105ba:	b29b      	uxth	r3, r3
 80105bc:	461a      	mov	r2, r3
 80105be:	0152      	lsls	r2, r2, #5
 80105c0:	1ad2      	subs	r2, r2, r3
 80105c2:	0092      	lsls	r2, r2, #2
 80105c4:	4413      	add	r3, r2
 80105c6:	00db      	lsls	r3, r3, #3
 80105c8:	b29b      	uxth	r3, r3
 80105ca:	e001      	b.n	80105d0 <dhcp_select+0x1ac>
 80105cc:	f64e 2360 	movw	r3, #60000	; 0xea60
 80105d0:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 80105d2:	89fb      	ldrh	r3, [r7, #14]
 80105d4:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 80105d8:	4a0f      	ldr	r2, [pc, #60]	; (8010618 <dhcp_select+0x1f4>)
 80105da:	fb82 1203 	smull	r1, r2, r2, r3
 80105de:	1152      	asrs	r2, r2, #5
 80105e0:	17db      	asrs	r3, r3, #31
 80105e2:	1ad3      	subs	r3, r2, r3
 80105e4:	b29a      	uxth	r2, r3
 80105e6:	69bb      	ldr	r3, [r7, #24]
 80105e8:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_select(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 80105ea:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80105ee:	4618      	mov	r0, r3
 80105f0:	3720      	adds	r7, #32
 80105f2:	46bd      	mov	sp, r7
 80105f4:	bdb0      	pop	{r4, r5, r7, pc}
 80105f6:	bf00      	nop
 80105f8:	0801f8f4 	.word	0x0801f8f4
 80105fc:	0801f9bc 	.word	0x0801f9bc
 8010600:	0801f970 	.word	0x0801f970
 8010604:	0801f9d8 	.word	0x0801f9d8
 8010608:	20000028 	.word	0x20000028
 801060c:	200075cc 	.word	0x200075cc
 8010610:	08022998 	.word	0x08022998
 8010614:	0802299c 	.word	0x0802299c
 8010618:	10624dd3 	.word	0x10624dd3

0801061c <dhcp_coarse_tmr>:
 * The DHCP timer that checks for lease renewal/rebind timeouts.
 * Must be called once a minute (see @ref DHCP_COARSE_TIMER_SECS).
 */
void
dhcp_coarse_tmr(void)
{
 801061c:	b580      	push	{r7, lr}
 801061e:	b082      	sub	sp, #8
 8010620:	af00      	add	r7, sp, #0
  struct netif *netif;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_coarse_tmr()\n"));
  /* iterate through all network interfaces */
  NETIF_FOREACH(netif) {
 8010622:	4b27      	ldr	r3, [pc, #156]	; (80106c0 <dhcp_coarse_tmr+0xa4>)
 8010624:	681b      	ldr	r3, [r3, #0]
 8010626:	607b      	str	r3, [r7, #4]
 8010628:	e042      	b.n	80106b0 <dhcp_coarse_tmr+0x94>
    /* only act on DHCP configured interfaces */
    struct dhcp *dhcp = netif_dhcp_data(netif);
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801062e:	603b      	str	r3, [r7, #0]
    if ((dhcp != NULL) && (dhcp->state != DHCP_STATE_OFF)) {
 8010630:	683b      	ldr	r3, [r7, #0]
 8010632:	2b00      	cmp	r3, #0
 8010634:	d039      	beq.n	80106aa <dhcp_coarse_tmr+0x8e>
 8010636:	683b      	ldr	r3, [r7, #0]
 8010638:	795b      	ldrb	r3, [r3, #5]
 801063a:	2b00      	cmp	r3, #0
 801063c:	d035      	beq.n	80106aa <dhcp_coarse_tmr+0x8e>
      /* compare lease time to expire timeout */
      if (dhcp->t0_timeout && (++dhcp->lease_used == dhcp->t0_timeout)) {
 801063e:	683b      	ldr	r3, [r7, #0]
 8010640:	8a9b      	ldrh	r3, [r3, #20]
 8010642:	2b00      	cmp	r3, #0
 8010644:	d012      	beq.n	801066c <dhcp_coarse_tmr+0x50>
 8010646:	683b      	ldr	r3, [r7, #0]
 8010648:	8a5b      	ldrh	r3, [r3, #18]
 801064a:	3301      	adds	r3, #1
 801064c:	b29a      	uxth	r2, r3
 801064e:	683b      	ldr	r3, [r7, #0]
 8010650:	825a      	strh	r2, [r3, #18]
 8010652:	683b      	ldr	r3, [r7, #0]
 8010654:	8a5a      	ldrh	r2, [r3, #18]
 8010656:	683b      	ldr	r3, [r7, #0]
 8010658:	8a9b      	ldrh	r3, [r3, #20]
 801065a:	429a      	cmp	r2, r3
 801065c:	d106      	bne.n	801066c <dhcp_coarse_tmr+0x50>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t0 timeout\n"));
        /* this clients' lease time has expired */
        dhcp_release_and_stop(netif);
 801065e:	6878      	ldr	r0, [r7, #4]
 8010660:	f000 fe46 	bl	80112f0 <dhcp_release_and_stop>
        dhcp_start(netif);
 8010664:	6878      	ldr	r0, [r7, #4]
 8010666:	f000 f96b 	bl	8010940 <dhcp_start>
 801066a:	e01e      	b.n	80106aa <dhcp_coarse_tmr+0x8e>
        /* timer is active (non zero), and triggers (zeroes) now? */
      } else if (dhcp->t2_rebind_time && (dhcp->t2_rebind_time-- == 1)) {
 801066c:	683b      	ldr	r3, [r7, #0]
 801066e:	8a1b      	ldrh	r3, [r3, #16]
 8010670:	2b00      	cmp	r3, #0
 8010672:	d00b      	beq.n	801068c <dhcp_coarse_tmr+0x70>
 8010674:	683b      	ldr	r3, [r7, #0]
 8010676:	8a1b      	ldrh	r3, [r3, #16]
 8010678:	1e5a      	subs	r2, r3, #1
 801067a:	b291      	uxth	r1, r2
 801067c:	683a      	ldr	r2, [r7, #0]
 801067e:	8211      	strh	r1, [r2, #16]
 8010680:	2b01      	cmp	r3, #1
 8010682:	d103      	bne.n	801068c <dhcp_coarse_tmr+0x70>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t2 timeout\n"));
        /* this clients' rebind timeout triggered */
        dhcp_t2_timeout(netif);
 8010684:	6878      	ldr	r0, [r7, #4]
 8010686:	f000 f8c7 	bl	8010818 <dhcp_t2_timeout>
 801068a:	e00e      	b.n	80106aa <dhcp_coarse_tmr+0x8e>
        /* timer is active (non zero), and triggers (zeroes) now */
      } else if (dhcp->t1_renew_time && (dhcp->t1_renew_time-- == 1)) {
 801068c:	683b      	ldr	r3, [r7, #0]
 801068e:	89db      	ldrh	r3, [r3, #14]
 8010690:	2b00      	cmp	r3, #0
 8010692:	d00a      	beq.n	80106aa <dhcp_coarse_tmr+0x8e>
 8010694:	683b      	ldr	r3, [r7, #0]
 8010696:	89db      	ldrh	r3, [r3, #14]
 8010698:	1e5a      	subs	r2, r3, #1
 801069a:	b291      	uxth	r1, r2
 801069c:	683a      	ldr	r2, [r7, #0]
 801069e:	81d1      	strh	r1, [r2, #14]
 80106a0:	2b01      	cmp	r3, #1
 80106a2:	d102      	bne.n	80106aa <dhcp_coarse_tmr+0x8e>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t1 timeout\n"));
        /* this clients' renewal timeout triggered */
        dhcp_t1_timeout(netif);
 80106a4:	6878      	ldr	r0, [r7, #4]
 80106a6:	f000 f888 	bl	80107ba <dhcp_t1_timeout>
  NETIF_FOREACH(netif) {
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	681b      	ldr	r3, [r3, #0]
 80106ae:	607b      	str	r3, [r7, #4]
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	2b00      	cmp	r3, #0
 80106b4:	d1b9      	bne.n	801062a <dhcp_coarse_tmr+0xe>
      }
    }
  }
}
 80106b6:	bf00      	nop
 80106b8:	3708      	adds	r7, #8
 80106ba:	46bd      	mov	sp, r7
 80106bc:	bd80      	pop	{r7, pc}
 80106be:	bf00      	nop
 80106c0:	2000ba28 	.word	0x2000ba28

080106c4 <dhcp_fine_tmr>:
 * A DHCP server is expected to respond within a short period of time.
 * This timer checks whether an outstanding DHCP request is timed out.
 */
void
dhcp_fine_tmr(void)
{
 80106c4:	b580      	push	{r7, lr}
 80106c6:	b082      	sub	sp, #8
 80106c8:	af00      	add	r7, sp, #0
  struct netif *netif;
  /* loop through netif's */
  NETIF_FOREACH(netif) {
 80106ca:	4b16      	ldr	r3, [pc, #88]	; (8010724 <dhcp_fine_tmr+0x60>)
 80106cc:	681b      	ldr	r3, [r3, #0]
 80106ce:	607b      	str	r3, [r7, #4]
 80106d0:	e020      	b.n	8010714 <dhcp_fine_tmr+0x50>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80106d6:	603b      	str	r3, [r7, #0]
    /* only act on DHCP configured interfaces */
    if (dhcp != NULL) {
 80106d8:	683b      	ldr	r3, [r7, #0]
 80106da:	2b00      	cmp	r3, #0
 80106dc:	d017      	beq.n	801070e <dhcp_fine_tmr+0x4a>
      /* timer is active (non zero), and is about to trigger now */
      if (dhcp->request_timeout > 1) {
 80106de:	683b      	ldr	r3, [r7, #0]
 80106e0:	891b      	ldrh	r3, [r3, #8]
 80106e2:	2b01      	cmp	r3, #1
 80106e4:	d906      	bls.n	80106f4 <dhcp_fine_tmr+0x30>
        dhcp->request_timeout--;
 80106e6:	683b      	ldr	r3, [r7, #0]
 80106e8:	891b      	ldrh	r3, [r3, #8]
 80106ea:	3b01      	subs	r3, #1
 80106ec:	b29a      	uxth	r2, r3
 80106ee:	683b      	ldr	r3, [r7, #0]
 80106f0:	811a      	strh	r2, [r3, #8]
 80106f2:	e00c      	b.n	801070e <dhcp_fine_tmr+0x4a>
      } else if (dhcp->request_timeout == 1) {
 80106f4:	683b      	ldr	r3, [r7, #0]
 80106f6:	891b      	ldrh	r3, [r3, #8]
 80106f8:	2b01      	cmp	r3, #1
 80106fa:	d108      	bne.n	801070e <dhcp_fine_tmr+0x4a>
        dhcp->request_timeout--;
 80106fc:	683b      	ldr	r3, [r7, #0]
 80106fe:	891b      	ldrh	r3, [r3, #8]
 8010700:	3b01      	subs	r3, #1
 8010702:	b29a      	uxth	r2, r3
 8010704:	683b      	ldr	r3, [r7, #0]
 8010706:	811a      	strh	r2, [r3, #8]
        /* { dhcp->request_timeout == 0 } */
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_fine_tmr(): request timeout\n"));
        /* this client's request timeout triggered */
        dhcp_timeout(netif);
 8010708:	6878      	ldr	r0, [r7, #4]
 801070a:	f000 f80d 	bl	8010728 <dhcp_timeout>
  NETIF_FOREACH(netif) {
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	681b      	ldr	r3, [r3, #0]
 8010712:	607b      	str	r3, [r7, #4]
 8010714:	687b      	ldr	r3, [r7, #4]
 8010716:	2b00      	cmp	r3, #0
 8010718:	d1db      	bne.n	80106d2 <dhcp_fine_tmr+0xe>
      }
    }
  }
}
 801071a:	bf00      	nop
 801071c:	3708      	adds	r7, #8
 801071e:	46bd      	mov	sp, r7
 8010720:	bd80      	pop	{r7, pc}
 8010722:	bf00      	nop
 8010724:	2000ba28 	.word	0x2000ba28

08010728 <dhcp_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_timeout(struct netif *netif)
{
 8010728:	b580      	push	{r7, lr}
 801072a:	b084      	sub	sp, #16
 801072c:	af00      	add	r7, sp, #0
 801072e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8010730:	687b      	ldr	r3, [r7, #4]
 8010732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010734:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_timeout()\n"));
  /* back-off period has passed, or server selection timed out */
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 8010736:	68fb      	ldr	r3, [r7, #12]
 8010738:	795b      	ldrb	r3, [r3, #5]
 801073a:	2b0c      	cmp	r3, #12
 801073c:	d003      	beq.n	8010746 <dhcp_timeout+0x1e>
 801073e:	68fb      	ldr	r3, [r7, #12]
 8010740:	795b      	ldrb	r3, [r3, #5]
 8010742:	2b06      	cmp	r3, #6
 8010744:	d103      	bne.n	801074e <dhcp_timeout+0x26>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_timeout(): restarting discovery\n"));
    dhcp_discover(netif);
 8010746:	6878      	ldr	r0, [r7, #4]
 8010748:	f000 fa68 	bl	8010c1c <dhcp_discover>
      dhcp_reboot(netif);
    } else {
      dhcp_discover(netif);
    }
  }
}
 801074c:	e031      	b.n	80107b2 <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_REQUESTING) {
 801074e:	68fb      	ldr	r3, [r7, #12]
 8010750:	795b      	ldrb	r3, [r3, #5]
 8010752:	2b01      	cmp	r3, #1
 8010754:	d10e      	bne.n	8010774 <dhcp_timeout+0x4c>
    if (dhcp->tries <= 5) {
 8010756:	68fb      	ldr	r3, [r7, #12]
 8010758:	799b      	ldrb	r3, [r3, #6]
 801075a:	2b05      	cmp	r3, #5
 801075c:	d803      	bhi.n	8010766 <dhcp_timeout+0x3e>
      dhcp_select(netif);
 801075e:	6878      	ldr	r0, [r7, #4]
 8010760:	f7ff fe60 	bl	8010424 <dhcp_select>
}
 8010764:	e025      	b.n	80107b2 <dhcp_timeout+0x8a>
      dhcp_release_and_stop(netif);
 8010766:	6878      	ldr	r0, [r7, #4]
 8010768:	f000 fdc2 	bl	80112f0 <dhcp_release_and_stop>
      dhcp_start(netif);
 801076c:	6878      	ldr	r0, [r7, #4]
 801076e:	f000 f8e7 	bl	8010940 <dhcp_start>
}
 8010772:	e01e      	b.n	80107b2 <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_CHECKING) {
 8010774:	68fb      	ldr	r3, [r7, #12]
 8010776:	795b      	ldrb	r3, [r3, #5]
 8010778:	2b08      	cmp	r3, #8
 801077a:	d10b      	bne.n	8010794 <dhcp_timeout+0x6c>
    if (dhcp->tries <= 1) {
 801077c:	68fb      	ldr	r3, [r7, #12]
 801077e:	799b      	ldrb	r3, [r3, #6]
 8010780:	2b01      	cmp	r3, #1
 8010782:	d803      	bhi.n	801078c <dhcp_timeout+0x64>
      dhcp_check(netif);
 8010784:	6878      	ldr	r0, [r7, #4]
 8010786:	f7ff fdf3 	bl	8010370 <dhcp_check>
}
 801078a:	e012      	b.n	80107b2 <dhcp_timeout+0x8a>
      dhcp_bind(netif);
 801078c:	6878      	ldr	r0, [r7, #4]
 801078e:	f000 fae7 	bl	8010d60 <dhcp_bind>
}
 8010792:	e00e      	b.n	80107b2 <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_REBOOTING) {
 8010794:	68fb      	ldr	r3, [r7, #12]
 8010796:	795b      	ldrb	r3, [r3, #5]
 8010798:	2b03      	cmp	r3, #3
 801079a:	d10a      	bne.n	80107b2 <dhcp_timeout+0x8a>
    if (dhcp->tries < REBOOT_TRIES) {
 801079c:	68fb      	ldr	r3, [r7, #12]
 801079e:	799b      	ldrb	r3, [r3, #6]
 80107a0:	2b01      	cmp	r3, #1
 80107a2:	d803      	bhi.n	80107ac <dhcp_timeout+0x84>
      dhcp_reboot(netif);
 80107a4:	6878      	ldr	r0, [r7, #4]
 80107a6:	f000 fced 	bl	8011184 <dhcp_reboot>
}
 80107aa:	e002      	b.n	80107b2 <dhcp_timeout+0x8a>
      dhcp_discover(netif);
 80107ac:	6878      	ldr	r0, [r7, #4]
 80107ae:	f000 fa35 	bl	8010c1c <dhcp_discover>
}
 80107b2:	bf00      	nop
 80107b4:	3710      	adds	r7, #16
 80107b6:	46bd      	mov	sp, r7
 80107b8:	bd80      	pop	{r7, pc}

080107ba <dhcp_t1_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_t1_timeout(struct netif *netif)
{
 80107ba:	b580      	push	{r7, lr}
 80107bc:	b084      	sub	sp, #16
 80107be:	af00      	add	r7, sp, #0
 80107c0:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80107c6:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_t1_timeout()\n"));
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 80107c8:	68fb      	ldr	r3, [r7, #12]
 80107ca:	795b      	ldrb	r3, [r3, #5]
 80107cc:	2b01      	cmp	r3, #1
 80107ce:	d007      	beq.n	80107e0 <dhcp_t1_timeout+0x26>
 80107d0:	68fb      	ldr	r3, [r7, #12]
 80107d2:	795b      	ldrb	r3, [r3, #5]
 80107d4:	2b0a      	cmp	r3, #10
 80107d6:	d003      	beq.n	80107e0 <dhcp_t1_timeout+0x26>
      (dhcp->state == DHCP_STATE_RENEWING)) {
 80107d8:	68fb      	ldr	r3, [r7, #12]
 80107da:	795b      	ldrb	r3, [r3, #5]
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 80107dc:	2b05      	cmp	r3, #5
 80107de:	d117      	bne.n	8010810 <dhcp_t1_timeout+0x56>
     * eventually time-out if renew tries fail. */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("dhcp_t1_timeout(): must renew\n"));
    /* This slightly different to RFC2131: DHCPREQUEST will be sent from state
       DHCP_STATE_RENEWING, not DHCP_STATE_BOUND */
    dhcp_renew(netif);
 80107e0:	6878      	ldr	r0, [r7, #4]
 80107e2:	f000 fb97 	bl	8010f14 <dhcp_renew>
    /* Calculate next timeout */
    if (((dhcp->t2_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 80107e6:	68fb      	ldr	r3, [r7, #12]
 80107e8:	899b      	ldrh	r3, [r3, #12]
 80107ea:	461a      	mov	r2, r3
 80107ec:	68fb      	ldr	r3, [r7, #12]
 80107ee:	8a5b      	ldrh	r3, [r3, #18]
 80107f0:	1ad3      	subs	r3, r2, r3
 80107f2:	2b01      	cmp	r3, #1
 80107f4:	dd0c      	ble.n	8010810 <dhcp_t1_timeout+0x56>
      dhcp->t1_renew_time = (u16_t)((dhcp->t2_timeout - dhcp->lease_used) / 2);
 80107f6:	68fb      	ldr	r3, [r7, #12]
 80107f8:	899b      	ldrh	r3, [r3, #12]
 80107fa:	461a      	mov	r2, r3
 80107fc:	68fb      	ldr	r3, [r7, #12]
 80107fe:	8a5b      	ldrh	r3, [r3, #18]
 8010800:	1ad3      	subs	r3, r2, r3
 8010802:	2b00      	cmp	r3, #0
 8010804:	da00      	bge.n	8010808 <dhcp_t1_timeout+0x4e>
 8010806:	3301      	adds	r3, #1
 8010808:	105b      	asrs	r3, r3, #1
 801080a:	b29a      	uxth	r2, r3
 801080c:	68fb      	ldr	r3, [r7, #12]
 801080e:	81da      	strh	r2, [r3, #14]
    }
  }
}
 8010810:	bf00      	nop
 8010812:	3710      	adds	r7, #16
 8010814:	46bd      	mov	sp, r7
 8010816:	bd80      	pop	{r7, pc}

08010818 <dhcp_t2_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_t2_timeout(struct netif *netif)
{
 8010818:	b580      	push	{r7, lr}
 801081a:	b084      	sub	sp, #16
 801081c:	af00      	add	r7, sp, #0
 801081e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010824:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_t2_timeout()\n"));
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8010826:	68fb      	ldr	r3, [r7, #12]
 8010828:	795b      	ldrb	r3, [r3, #5]
 801082a:	2b01      	cmp	r3, #1
 801082c:	d00b      	beq.n	8010846 <dhcp_t2_timeout+0x2e>
 801082e:	68fb      	ldr	r3, [r7, #12]
 8010830:	795b      	ldrb	r3, [r3, #5]
 8010832:	2b0a      	cmp	r3, #10
 8010834:	d007      	beq.n	8010846 <dhcp_t2_timeout+0x2e>
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 8010836:	68fb      	ldr	r3, [r7, #12]
 8010838:	795b      	ldrb	r3, [r3, #5]
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 801083a:	2b05      	cmp	r3, #5
 801083c:	d003      	beq.n	8010846 <dhcp_t2_timeout+0x2e>
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 801083e:	68fb      	ldr	r3, [r7, #12]
 8010840:	795b      	ldrb	r3, [r3, #5]
 8010842:	2b04      	cmp	r3, #4
 8010844:	d117      	bne.n	8010876 <dhcp_t2_timeout+0x5e>
    /* just retry to rebind */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("dhcp_t2_timeout(): must rebind\n"));
    /* This slightly different to RFC2131: DHCPREQUEST will be sent from state
       DHCP_STATE_REBINDING, not DHCP_STATE_BOUND */
    dhcp_rebind(netif);
 8010846:	6878      	ldr	r0, [r7, #4]
 8010848:	f000 fc00 	bl	801104c <dhcp_rebind>
    /* Calculate next timeout */
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 801084c:	68fb      	ldr	r3, [r7, #12]
 801084e:	8a9b      	ldrh	r3, [r3, #20]
 8010850:	461a      	mov	r2, r3
 8010852:	68fb      	ldr	r3, [r7, #12]
 8010854:	8a5b      	ldrh	r3, [r3, #18]
 8010856:	1ad3      	subs	r3, r2, r3
 8010858:	2b01      	cmp	r3, #1
 801085a:	dd0c      	ble.n	8010876 <dhcp_t2_timeout+0x5e>
      dhcp->t2_rebind_time = (u16_t)((dhcp->t0_timeout - dhcp->lease_used) / 2);
 801085c:	68fb      	ldr	r3, [r7, #12]
 801085e:	8a9b      	ldrh	r3, [r3, #20]
 8010860:	461a      	mov	r2, r3
 8010862:	68fb      	ldr	r3, [r7, #12]
 8010864:	8a5b      	ldrh	r3, [r3, #18]
 8010866:	1ad3      	subs	r3, r2, r3
 8010868:	2b00      	cmp	r3, #0
 801086a:	da00      	bge.n	801086e <dhcp_t2_timeout+0x56>
 801086c:	3301      	adds	r3, #1
 801086e:	105b      	asrs	r3, r3, #1
 8010870:	b29a      	uxth	r2, r3
 8010872:	68fb      	ldr	r3, [r7, #12]
 8010874:	821a      	strh	r2, [r3, #16]
    }
  }
}
 8010876:	bf00      	nop
 8010878:	3710      	adds	r7, #16
 801087a:	46bd      	mov	sp, r7
 801087c:	bd80      	pop	{r7, pc}
	...

08010880 <dhcp_handle_ack>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
{
 8010880:	b580      	push	{r7, lr}
 8010882:	b084      	sub	sp, #16
 8010884:	af00      	add	r7, sp, #0
 8010886:	6078      	str	r0, [r7, #4]
 8010888:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801088e:	60fb      	str	r3, [r7, #12]
#if LWIP_DHCP_GET_NTP_SRV
  ip4_addr_t ntp_server_addrs[LWIP_DHCP_MAX_NTP_SERVERS];
#endif

  /* clear options we might not get from the ACK */
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 8010890:	68fb      	ldr	r3, [r7, #12]
 8010892:	2200      	movs	r2, #0
 8010894:	621a      	str	r2, [r3, #32]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 8010896:	68fb      	ldr	r3, [r7, #12]
 8010898:	2200      	movs	r2, #0
 801089a:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_DHCP_BOOTP_FILE
  ip4_addr_set_zero(&dhcp->offered_si_addr);
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* lease time given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 801089c:	4b26      	ldr	r3, [pc, #152]	; (8010938 <dhcp_handle_ack+0xb8>)
 801089e:	78db      	ldrb	r3, [r3, #3]
 80108a0:	2b00      	cmp	r3, #0
 80108a2:	d003      	beq.n	80108ac <dhcp_handle_ack+0x2c>
    /* remember offered lease time */
    dhcp->offered_t0_lease = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_LEASE_TIME);
 80108a4:	4b25      	ldr	r3, [pc, #148]	; (801093c <dhcp_handle_ack+0xbc>)
 80108a6:	68da      	ldr	r2, [r3, #12]
 80108a8:	68fb      	ldr	r3, [r7, #12]
 80108aa:	629a      	str	r2, [r3, #40]	; 0x28
  }
  /* renewal period given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T1)) {
 80108ac:	4b22      	ldr	r3, [pc, #136]	; (8010938 <dhcp_handle_ack+0xb8>)
 80108ae:	791b      	ldrb	r3, [r3, #4]
 80108b0:	2b00      	cmp	r3, #0
 80108b2:	d004      	beq.n	80108be <dhcp_handle_ack+0x3e>
    /* remember given renewal period */
    dhcp->offered_t1_renew = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T1);
 80108b4:	4b21      	ldr	r3, [pc, #132]	; (801093c <dhcp_handle_ack+0xbc>)
 80108b6:	691a      	ldr	r2, [r3, #16]
 80108b8:	68fb      	ldr	r3, [r7, #12]
 80108ba:	62da      	str	r2, [r3, #44]	; 0x2c
 80108bc:	e004      	b.n	80108c8 <dhcp_handle_ack+0x48>
  } else {
    /* calculate safe periods for renewal */
    dhcp->offered_t1_renew = dhcp->offered_t0_lease / 2;
 80108be:	68fb      	ldr	r3, [r7, #12]
 80108c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80108c2:	085a      	lsrs	r2, r3, #1
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* renewal period given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T2)) {
 80108c8:	4b1b      	ldr	r3, [pc, #108]	; (8010938 <dhcp_handle_ack+0xb8>)
 80108ca:	795b      	ldrb	r3, [r3, #5]
 80108cc:	2b00      	cmp	r3, #0
 80108ce:	d004      	beq.n	80108da <dhcp_handle_ack+0x5a>
    /* remember given rebind period */
    dhcp->offered_t2_rebind = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T2);
 80108d0:	4b1a      	ldr	r3, [pc, #104]	; (801093c <dhcp_handle_ack+0xbc>)
 80108d2:	695a      	ldr	r2, [r3, #20]
 80108d4:	68fb      	ldr	r3, [r7, #12]
 80108d6:	631a      	str	r2, [r3, #48]	; 0x30
 80108d8:	e007      	b.n	80108ea <dhcp_handle_ack+0x6a>
  } else {
    /* calculate safe periods for rebinding (offered_t0_lease * 0.875 -> 87.5%)*/
    dhcp->offered_t2_rebind = (dhcp->offered_t0_lease * 7U) / 8U;
 80108da:	68fb      	ldr	r3, [r7, #12]
 80108dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80108de:	4613      	mov	r3, r2
 80108e0:	00db      	lsls	r3, r3, #3
 80108e2:	1a9b      	subs	r3, r3, r2
 80108e4:	08da      	lsrs	r2, r3, #3
 80108e6:	68fb      	ldr	r3, [r7, #12]
 80108e8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* (y)our internet address */
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 80108ea:	683b      	ldr	r3, [r7, #0]
 80108ec:	691a      	ldr	r2, [r3, #16]
 80108ee:	68fb      	ldr	r3, [r7, #12]
 80108f0:	61da      	str	r2, [r3, #28]
     boot file name copied in dhcp_parse_reply if not overloaded */
  ip4_addr_copy(dhcp->offered_si_addr, msg_in->siaddr);
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* subnet mask given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 80108f2:	4b11      	ldr	r3, [pc, #68]	; (8010938 <dhcp_handle_ack+0xb8>)
 80108f4:	799b      	ldrb	r3, [r3, #6]
 80108f6:	2b00      	cmp	r3, #0
 80108f8:	d00b      	beq.n	8010912 <dhcp_handle_ack+0x92>
    /* remember given subnet mask */
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 80108fa:	4b10      	ldr	r3, [pc, #64]	; (801093c <dhcp_handle_ack+0xbc>)
 80108fc:	699b      	ldr	r3, [r3, #24]
 80108fe:	4618      	mov	r0, r3
 8010900:	f7ff fc87 	bl	8010212 <lwip_htonl>
 8010904:	4602      	mov	r2, r0
 8010906:	68fb      	ldr	r3, [r7, #12]
 8010908:	621a      	str	r2, [r3, #32]
    dhcp->subnet_mask_given = 1;
 801090a:	68fb      	ldr	r3, [r7, #12]
 801090c:	2201      	movs	r2, #1
 801090e:	71da      	strb	r2, [r3, #7]
 8010910:	e002      	b.n	8010918 <dhcp_handle_ack+0x98>
  } else {
    dhcp->subnet_mask_given = 0;
 8010912:	68fb      	ldr	r3, [r7, #12]
 8010914:	2200      	movs	r2, #0
 8010916:	71da      	strb	r2, [r3, #7]
  }

  /* gateway router */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_ROUTER)) {
 8010918:	4b07      	ldr	r3, [pc, #28]	; (8010938 <dhcp_handle_ack+0xb8>)
 801091a:	79db      	ldrb	r3, [r3, #7]
 801091c:	2b00      	cmp	r3, #0
 801091e:	d007      	beq.n	8010930 <dhcp_handle_ack+0xb0>
    ip4_addr_set_u32(&dhcp->offered_gw_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_ROUTER)));
 8010920:	4b06      	ldr	r3, [pc, #24]	; (801093c <dhcp_handle_ack+0xbc>)
 8010922:	69db      	ldr	r3, [r3, #28]
 8010924:	4618      	mov	r0, r3
 8010926:	f7ff fc74 	bl	8010212 <lwip_htonl>
 801092a:	4602      	mov	r2, r0
 801092c:	68fb      	ldr	r3, [r7, #12]
 801092e:	625a      	str	r2, [r3, #36]	; 0x24
    ip_addr_t dns_addr;
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
    dns_setserver(n, &dns_addr);
  }
#endif /* LWIP_DHCP_PROVIDE_DNS_SERVERS */
}
 8010930:	bf00      	nop
 8010932:	3710      	adds	r7, #16
 8010934:	46bd      	mov	sp, r7
 8010936:	bd80      	pop	{r7, pc}
 8010938:	20008930 	.word	0x20008930
 801093c:	20008938 	.word	0x20008938

08010940 <dhcp_start>:
 * - ERR_OK - No error
 * - ERR_MEM - Out of memory
 */
err_t
dhcp_start(struct netif *netif)
{
 8010940:	b580      	push	{r7, lr}
 8010942:	b084      	sub	sp, #16
 8010944:	af00      	add	r7, sp, #0
 8010946:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp;
  err_t result;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	2b00      	cmp	r3, #0
 801094c:	d109      	bne.n	8010962 <dhcp_start+0x22>
 801094e:	4b37      	ldr	r3, [pc, #220]	; (8010a2c <dhcp_start+0xec>)
 8010950:	f240 22e7 	movw	r2, #743	; 0x2e7
 8010954:	4936      	ldr	r1, [pc, #216]	; (8010a30 <dhcp_start+0xf0>)
 8010956:	4837      	ldr	r0, [pc, #220]	; (8010a34 <dhcp_start+0xf4>)
 8010958:	f00c febe 	bl	801d6d8 <iprintf>
 801095c:	f06f 030f 	mvn.w	r3, #15
 8010960:	e060      	b.n	8010a24 <dhcp_start+0xe4>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 8010962:	687b      	ldr	r3, [r7, #4]
 8010964:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8010968:	f003 0301 	and.w	r3, r3, #1
 801096c:	2b00      	cmp	r3, #0
 801096e:	d109      	bne.n	8010984 <dhcp_start+0x44>
 8010970:	4b2e      	ldr	r3, [pc, #184]	; (8010a2c <dhcp_start+0xec>)
 8010972:	f44f 723a 	mov.w	r2, #744	; 0x2e8
 8010976:	4930      	ldr	r1, [pc, #192]	; (8010a38 <dhcp_start+0xf8>)
 8010978:	482e      	ldr	r0, [pc, #184]	; (8010a34 <dhcp_start+0xf4>)
 801097a:	f00c fead 	bl	801d6d8 <iprintf>
 801097e:	f06f 030f 	mvn.w	r3, #15
 8010982:	e04f      	b.n	8010a24 <dhcp_start+0xe4>
  dhcp = netif_dhcp_data(netif);
 8010984:	687b      	ldr	r3, [r7, #4]
 8010986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010988:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_start(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));

  /* check MTU of the netif */
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801098e:	f5b3 7f10 	cmp.w	r3, #576	; 0x240
 8010992:	d202      	bcs.n	801099a <dhcp_start+0x5a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): Cannot use this netif with DHCP: MTU is too small\n"));
    return ERR_MEM;
 8010994:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010998:	e044      	b.n	8010a24 <dhcp_start+0xe4>
  }

  /* no DHCP client attached yet? */
  if (dhcp == NULL) {
 801099a:	68fb      	ldr	r3, [r7, #12]
 801099c:	2b00      	cmp	r3, #0
 801099e:	d10d      	bne.n	80109bc <dhcp_start+0x7c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): mallocing new DHCP client\n"));
    dhcp = (struct dhcp *)mem_malloc(sizeof(struct dhcp));
 80109a0:	2034      	movs	r0, #52	; 0x34
 80109a2:	f004 f9bf 	bl	8014d24 <mem_malloc>
 80109a6:	60f8      	str	r0, [r7, #12]
    if (dhcp == NULL) {
 80109a8:	68fb      	ldr	r3, [r7, #12]
 80109aa:	2b00      	cmp	r3, #0
 80109ac:	d102      	bne.n	80109b4 <dhcp_start+0x74>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): could not allocate dhcp\n"));
      return ERR_MEM;
 80109ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80109b2:	e037      	b.n	8010a24 <dhcp_start+0xe4>
    }

    /* store this dhcp client in the netif */
    netif_set_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_DHCP, dhcp);
 80109b4:	687b      	ldr	r3, [r7, #4]
 80109b6:	68fa      	ldr	r2, [r7, #12]
 80109b8:	625a      	str	r2, [r3, #36]	; 0x24
 80109ba:	e005      	b.n	80109c8 <dhcp_start+0x88>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): allocated dhcp"));
    /* already has DHCP client attached */
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_start(): restarting DHCP configuration\n"));

    if (dhcp->pcb_allocated != 0) {
 80109bc:	68fb      	ldr	r3, [r7, #12]
 80109be:	791b      	ldrb	r3, [r3, #4]
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	d001      	beq.n	80109c8 <dhcp_start+0x88>
      dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 80109c4:	f7ff fc90 	bl	80102e8 <dhcp_dec_pcb_refcount>
    }
    /* dhcp is cleared below, no need to reset flag*/
  }

  /* clear data structure */
  memset(dhcp, 0, sizeof(struct dhcp));
 80109c8:	2234      	movs	r2, #52	; 0x34
 80109ca:	2100      	movs	r1, #0
 80109cc:	68f8      	ldr	r0, [r7, #12]
 80109ce:	f00c fa40 	bl	801ce52 <memset>
  /* dhcp_set_state(&dhcp, DHCP_STATE_OFF); */

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): starting DHCP configuration\n"));

  if (dhcp_inc_pcb_refcount() != ERR_OK) { /* ensure DHCP PCB is allocated */
 80109d2:	f7ff fc37 	bl	8010244 <dhcp_inc_pcb_refcount>
 80109d6:	4603      	mov	r3, r0
 80109d8:	2b00      	cmp	r3, #0
 80109da:	d002      	beq.n	80109e2 <dhcp_start+0xa2>
    return ERR_MEM;
 80109dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80109e0:	e020      	b.n	8010a24 <dhcp_start+0xe4>
  }
  dhcp->pcb_allocated = 1;
 80109e2:	68fb      	ldr	r3, [r7, #12]
 80109e4:	2201      	movs	r2, #1
 80109e6:	711a      	strb	r2, [r3, #4]

  if (!netif_is_link_up(netif)) {
 80109e8:	687b      	ldr	r3, [r7, #4]
 80109ea:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80109ee:	f003 0304 	and.w	r3, r3, #4
 80109f2:	2b00      	cmp	r3, #0
 80109f4:	d105      	bne.n	8010a02 <dhcp_start+0xc2>
    /* set state INIT and wait for dhcp_network_changed() to call dhcp_discover() */
    dhcp_set_state(dhcp, DHCP_STATE_INIT);
 80109f6:	2102      	movs	r1, #2
 80109f8:	68f8      	ldr	r0, [r7, #12]
 80109fa:	f000 fd13 	bl	8011424 <dhcp_set_state>
    return ERR_OK;
 80109fe:	2300      	movs	r3, #0
 8010a00:	e010      	b.n	8010a24 <dhcp_start+0xe4>
  }

  /* (re)start the DHCP negotiation */
  result = dhcp_discover(netif);
 8010a02:	6878      	ldr	r0, [r7, #4]
 8010a04:	f000 f90a 	bl	8010c1c <dhcp_discover>
 8010a08:	4603      	mov	r3, r0
 8010a0a:	72fb      	strb	r3, [r7, #11]
  if (result != ERR_OK) {
 8010a0c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	d005      	beq.n	8010a20 <dhcp_start+0xe0>
    /* free resources allocated above */
    dhcp_release_and_stop(netif);
 8010a14:	6878      	ldr	r0, [r7, #4]
 8010a16:	f000 fc6b 	bl	80112f0 <dhcp_release_and_stop>
    return ERR_MEM;
 8010a1a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010a1e:	e001      	b.n	8010a24 <dhcp_start+0xe4>
  }
  return result;
 8010a20:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8010a24:	4618      	mov	r0, r3
 8010a26:	3710      	adds	r7, #16
 8010a28:	46bd      	mov	sp, r7
 8010a2a:	bd80      	pop	{r7, pc}
 8010a2c:	0801f8f4 	.word	0x0801f8f4
 8010a30:	0801f9f4 	.word	0x0801f9f4
 8010a34:	0801f970 	.word	0x0801f970
 8010a38:	0801fa38 	.word	0x0801fa38

08010a3c <dhcp_network_changed>:
 * This enters the REBOOTING state to verify that the currently bound
 * address is still valid.
 */
void
dhcp_network_changed(struct netif *netif)
{
 8010a3c:	b580      	push	{r7, lr}
 8010a3e:	b084      	sub	sp, #16
 8010a40:	af00      	add	r7, sp, #0
 8010a42:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010a48:	60fb      	str	r3, [r7, #12]

  if (!dhcp) {
 8010a4a:	68fb      	ldr	r3, [r7, #12]
 8010a4c:	2b00      	cmp	r3, #0
 8010a4e:	d037      	beq.n	8010ac0 <dhcp_network_changed+0x84>
    return;
  }
  switch (dhcp->state) {
 8010a50:	68fb      	ldr	r3, [r7, #12]
 8010a52:	795b      	ldrb	r3, [r3, #5]
 8010a54:	2b0a      	cmp	r3, #10
 8010a56:	d820      	bhi.n	8010a9a <dhcp_network_changed+0x5e>
 8010a58:	a201      	add	r2, pc, #4	; (adr r2, 8010a60 <dhcp_network_changed+0x24>)
 8010a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a5e:	bf00      	nop
 8010a60:	08010ac5 	.word	0x08010ac5
 8010a64:	08010a9b 	.word	0x08010a9b
 8010a68:	08010a9b 	.word	0x08010a9b
 8010a6c:	08010a8d 	.word	0x08010a8d
 8010a70:	08010a8d 	.word	0x08010a8d
 8010a74:	08010a8d 	.word	0x08010a8d
 8010a78:	08010a9b 	.word	0x08010a9b
 8010a7c:	08010a9b 	.word	0x08010a9b
 8010a80:	08010a9b 	.word	0x08010a9b
 8010a84:	08010a9b 	.word	0x08010a9b
 8010a88:	08010a8d 	.word	0x08010a8d
    case DHCP_STATE_REBINDING:
    case DHCP_STATE_RENEWING:
    case DHCP_STATE_BOUND:
    case DHCP_STATE_REBOOTING:
      dhcp->tries = 0;
 8010a8c:	68fb      	ldr	r3, [r7, #12]
 8010a8e:	2200      	movs	r2, #0
 8010a90:	719a      	strb	r2, [r3, #6]
      dhcp_reboot(netif);
 8010a92:	6878      	ldr	r0, [r7, #4]
 8010a94:	f000 fb76 	bl	8011184 <dhcp_reboot>
      break;
 8010a98:	e015      	b.n	8010ac6 <dhcp_network_changed+0x8a>
    case DHCP_STATE_OFF:
      /* stay off */
      break;
    default:
      LWIP_ASSERT("invalid dhcp->state", dhcp->state <= DHCP_STATE_BACKING_OFF);
 8010a9a:	68fb      	ldr	r3, [r7, #12]
 8010a9c:	795b      	ldrb	r3, [r3, #5]
 8010a9e:	2b0c      	cmp	r3, #12
 8010aa0:	d906      	bls.n	8010ab0 <dhcp_network_changed+0x74>
 8010aa2:	4b0a      	ldr	r3, [pc, #40]	; (8010acc <dhcp_network_changed+0x90>)
 8010aa4:	f240 326d 	movw	r2, #877	; 0x36d
 8010aa8:	4909      	ldr	r1, [pc, #36]	; (8010ad0 <dhcp_network_changed+0x94>)
 8010aaa:	480a      	ldr	r0, [pc, #40]	; (8010ad4 <dhcp_network_changed+0x98>)
 8010aac:	f00c fe14 	bl	801d6d8 <iprintf>
        autoip_stop(netif);
        dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_OFF;
      }
#endif /* LWIP_DHCP_AUTOIP_COOP */
      /* ensure we start with short timeouts, even if already discovering */
      dhcp->tries = 0;
 8010ab0:	68fb      	ldr	r3, [r7, #12]
 8010ab2:	2200      	movs	r2, #0
 8010ab4:	719a      	strb	r2, [r3, #6]
      dhcp_discover(netif);
 8010ab6:	6878      	ldr	r0, [r7, #4]
 8010ab8:	f000 f8b0 	bl	8010c1c <dhcp_discover>
      break;
 8010abc:	bf00      	nop
 8010abe:	e002      	b.n	8010ac6 <dhcp_network_changed+0x8a>
    return;
 8010ac0:	bf00      	nop
 8010ac2:	e000      	b.n	8010ac6 <dhcp_network_changed+0x8a>
      break;
 8010ac4:	bf00      	nop
  }
}
 8010ac6:	3710      	adds	r7, #16
 8010ac8:	46bd      	mov	sp, r7
 8010aca:	bd80      	pop	{r7, pc}
 8010acc:	0801f8f4 	.word	0x0801f8f4
 8010ad0:	0801fa5c 	.word	0x0801fa5c
 8010ad4:	0801f970 	.word	0x0801f970

08010ad8 <dhcp_arp_reply>:
 * @param netif the network interface on which the reply was received
 * @param addr The IP address we received a reply from
 */
void
dhcp_arp_reply(struct netif *netif, const ip4_addr_t *addr)
{
 8010ad8:	b580      	push	{r7, lr}
 8010ada:	b084      	sub	sp, #16
 8010adc:	af00      	add	r7, sp, #0
 8010ade:	6078      	str	r0, [r7, #4]
 8010ae0:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8010ae2:	687b      	ldr	r3, [r7, #4]
 8010ae4:	2b00      	cmp	r3, #0
 8010ae6:	d107      	bne.n	8010af8 <dhcp_arp_reply+0x20>
 8010ae8:	4b0e      	ldr	r3, [pc, #56]	; (8010b24 <dhcp_arp_reply+0x4c>)
 8010aea:	f240 328b 	movw	r2, #907	; 0x38b
 8010aee:	490e      	ldr	r1, [pc, #56]	; (8010b28 <dhcp_arp_reply+0x50>)
 8010af0:	480e      	ldr	r0, [pc, #56]	; (8010b2c <dhcp_arp_reply+0x54>)
 8010af2:	f00c fdf1 	bl	801d6d8 <iprintf>
 8010af6:	e012      	b.n	8010b1e <dhcp_arp_reply+0x46>
  dhcp = netif_dhcp_data(netif);
 8010af8:	687b      	ldr	r3, [r7, #4]
 8010afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010afc:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_arp_reply()\n"));
  /* is a DHCP client doing an ARP check? */
  if ((dhcp != NULL) && (dhcp->state == DHCP_STATE_CHECKING)) {
 8010afe:	68fb      	ldr	r3, [r7, #12]
 8010b00:	2b00      	cmp	r3, #0
 8010b02:	d00c      	beq.n	8010b1e <dhcp_arp_reply+0x46>
 8010b04:	68fb      	ldr	r3, [r7, #12]
 8010b06:	795b      	ldrb	r3, [r3, #5]
 8010b08:	2b08      	cmp	r3, #8
 8010b0a:	d108      	bne.n	8010b1e <dhcp_arp_reply+0x46>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_arp_reply(): CHECKING, arp reply for 0x%08"X32_F"\n",
                ip4_addr_get_u32(addr)));
    /* did a host respond with the address we
       were offered by the DHCP server? */
    if (ip4_addr_cmp(addr, &dhcp->offered_ip_addr)) {
 8010b0c:	683b      	ldr	r3, [r7, #0]
 8010b0e:	681a      	ldr	r2, [r3, #0]
 8010b10:	68fb      	ldr	r3, [r7, #12]
 8010b12:	69db      	ldr	r3, [r3, #28]
 8010b14:	429a      	cmp	r2, r3
 8010b16:	d102      	bne.n	8010b1e <dhcp_arp_reply+0x46>
      /* we will not accept the offered address */
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE | LWIP_DBG_LEVEL_WARNING,
                  ("dhcp_arp_reply(): arp reply matched with offered address, declining\n"));
      dhcp_decline(netif);
 8010b18:	6878      	ldr	r0, [r7, #4]
 8010b1a:	f000 f809 	bl	8010b30 <dhcp_decline>
    }
  }
}
 8010b1e:	3710      	adds	r7, #16
 8010b20:	46bd      	mov	sp, r7
 8010b22:	bd80      	pop	{r7, pc}
 8010b24:	0801f8f4 	.word	0x0801f8f4
 8010b28:	0801f9f4 	.word	0x0801f9f4
 8010b2c:	0801f970 	.word	0x0801f970

08010b30 <dhcp_decline>:
 *
 * @param netif the netif under DHCP control
 */
static err_t
dhcp_decline(struct netif *netif)
{
 8010b30:	b5b0      	push	{r4, r5, r7, lr}
 8010b32:	b08a      	sub	sp, #40	; 0x28
 8010b34:	af02      	add	r7, sp, #8
 8010b36:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8010b38:	687b      	ldr	r3, [r7, #4]
 8010b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010b3c:	61bb      	str	r3, [r7, #24]
  u16_t msecs;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_decline()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 8010b3e:	210c      	movs	r1, #12
 8010b40:	69b8      	ldr	r0, [r7, #24]
 8010b42:	f000 fc6f 	bl	8011424 <dhcp_set_state>
  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 8010b46:	f107 030c 	add.w	r3, r7, #12
 8010b4a:	2204      	movs	r2, #4
 8010b4c:	69b9      	ldr	r1, [r7, #24]
 8010b4e:	6878      	ldr	r0, [r7, #4]
 8010b50:	f001 f8f2 	bl	8011d38 <dhcp_create_msg>
 8010b54:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 8010b56:	697b      	ldr	r3, [r7, #20]
 8010b58:	2b00      	cmp	r3, #0
 8010b5a:	d035      	beq.n	8010bc8 <dhcp_decline+0x98>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8010b5c:	697b      	ldr	r3, [r7, #20]
 8010b5e:	685b      	ldr	r3, [r3, #4]
 8010b60:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 8010b62:	89b8      	ldrh	r0, [r7, #12]
 8010b64:	693b      	ldr	r3, [r7, #16]
 8010b66:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8010b6a:	2304      	movs	r3, #4
 8010b6c:	2232      	movs	r2, #50	; 0x32
 8010b6e:	f000 fc73 	bl	8011458 <dhcp_option>
 8010b72:	4603      	mov	r3, r0
 8010b74:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8010b76:	89bc      	ldrh	r4, [r7, #12]
 8010b78:	693b      	ldr	r3, [r7, #16]
 8010b7a:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 8010b7e:	69bb      	ldr	r3, [r7, #24]
 8010b80:	69db      	ldr	r3, [r3, #28]
 8010b82:	4618      	mov	r0, r3
 8010b84:	f7ff fb45 	bl	8010212 <lwip_htonl>
 8010b88:	4603      	mov	r3, r0
 8010b8a:	461a      	mov	r2, r3
 8010b8c:	4629      	mov	r1, r5
 8010b8e:	4620      	mov	r0, r4
 8010b90:	f000 fcee 	bl	8011570 <dhcp_option_long>
 8010b94:	4603      	mov	r3, r0
 8010b96:	81bb      	strh	r3, [r7, #12]

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_BACKING_OFF, msg_out, DHCP_DECLINE, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8010b98:	89b8      	ldrh	r0, [r7, #12]
 8010b9a:	693b      	ldr	r3, [r7, #16]
 8010b9c:	33f0      	adds	r3, #240	; 0xf0
 8010b9e:	697a      	ldr	r2, [r7, #20]
 8010ba0:	4619      	mov	r1, r3
 8010ba2:	f001 f99f 	bl	8011ee4 <dhcp_option_trailer>

    /* per section 4.4.4, broadcast DECLINE messages */
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8010ba6:	4b19      	ldr	r3, [pc, #100]	; (8010c0c <dhcp_decline+0xdc>)
 8010ba8:	6818      	ldr	r0, [r3, #0]
 8010baa:	4b19      	ldr	r3, [pc, #100]	; (8010c10 <dhcp_decline+0xe0>)
 8010bac:	9301      	str	r3, [sp, #4]
 8010bae:	687b      	ldr	r3, [r7, #4]
 8010bb0:	9300      	str	r3, [sp, #0]
 8010bb2:	2343      	movs	r3, #67	; 0x43
 8010bb4:	4a17      	ldr	r2, [pc, #92]	; (8010c14 <dhcp_decline+0xe4>)
 8010bb6:	6979      	ldr	r1, [r7, #20]
 8010bb8:	f00b fbc2 	bl	801c340 <udp_sendto_if_src>
 8010bbc:	4603      	mov	r3, r0
 8010bbe:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8010bc0:	6978      	ldr	r0, [r7, #20]
 8010bc2:	f005 f979 	bl	8015eb8 <pbuf_free>
 8010bc6:	e001      	b.n	8010bcc <dhcp_decline+0x9c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_decline: BACKING OFF\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_decline: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8010bc8:	23ff      	movs	r3, #255	; 0xff
 8010bca:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8010bcc:	69bb      	ldr	r3, [r7, #24]
 8010bce:	799b      	ldrb	r3, [r3, #6]
 8010bd0:	2bff      	cmp	r3, #255	; 0xff
 8010bd2:	d005      	beq.n	8010be0 <dhcp_decline+0xb0>
    dhcp->tries++;
 8010bd4:	69bb      	ldr	r3, [r7, #24]
 8010bd6:	799b      	ldrb	r3, [r3, #6]
 8010bd8:	3301      	adds	r3, #1
 8010bda:	b2da      	uxtb	r2, r3
 8010bdc:	69bb      	ldr	r3, [r7, #24]
 8010bde:	719a      	strb	r2, [r3, #6]
  }
  msecs = 10 * 1000;
 8010be0:	f242 7310 	movw	r3, #10000	; 0x2710
 8010be4:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8010be6:	89fb      	ldrh	r3, [r7, #14]
 8010be8:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8010bec:	4a0a      	ldr	r2, [pc, #40]	; (8010c18 <dhcp_decline+0xe8>)
 8010bee:	fb82 1203 	smull	r1, r2, r2, r3
 8010bf2:	1152      	asrs	r2, r2, #5
 8010bf4:	17db      	asrs	r3, r3, #31
 8010bf6:	1ad3      	subs	r3, r2, r3
 8010bf8:	b29a      	uxth	r2, r3
 8010bfa:	69bb      	ldr	r3, [r7, #24]
 8010bfc:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_decline(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8010bfe:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8010c02:	4618      	mov	r0, r3
 8010c04:	3720      	adds	r7, #32
 8010c06:	46bd      	mov	sp, r7
 8010c08:	bdb0      	pop	{r4, r5, r7, pc}
 8010c0a:	bf00      	nop
 8010c0c:	200075cc 	.word	0x200075cc
 8010c10:	08022998 	.word	0x08022998
 8010c14:	0802299c 	.word	0x0802299c
 8010c18:	10624dd3 	.word	0x10624dd3

08010c1c <dhcp_discover>:
 *
 * @param netif the netif under DHCP control
 */
static err_t
dhcp_discover(struct netif *netif)
{
 8010c1c:	b580      	push	{r7, lr}
 8010c1e:	b08a      	sub	sp, #40	; 0x28
 8010c20:	af02      	add	r7, sp, #8
 8010c22:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8010c24:	687b      	ldr	r3, [r7, #4]
 8010c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010c28:	61bb      	str	r3, [r7, #24]
  err_t result = ERR_OK;
 8010c2a:	2300      	movs	r3, #0
 8010c2c:	75fb      	strb	r3, [r7, #23]
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover()\n"));

  ip4_addr_set_any(&dhcp->offered_ip_addr);
 8010c2e:	69bb      	ldr	r3, [r7, #24]
 8010c30:	2200      	movs	r2, #0
 8010c32:	61da      	str	r2, [r3, #28]
  dhcp_set_state(dhcp, DHCP_STATE_SELECTING);
 8010c34:	2106      	movs	r1, #6
 8010c36:	69b8      	ldr	r0, [r7, #24]
 8010c38:	f000 fbf4 	bl	8011424 <dhcp_set_state>
  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DISCOVER, &options_out_len);
 8010c3c:	f107 0308 	add.w	r3, r7, #8
 8010c40:	2201      	movs	r2, #1
 8010c42:	69b9      	ldr	r1, [r7, #24]
 8010c44:	6878      	ldr	r0, [r7, #4]
 8010c46:	f001 f877 	bl	8011d38 <dhcp_create_msg>
 8010c4a:	6138      	str	r0, [r7, #16]
  if (p_out != NULL) {
 8010c4c:	693b      	ldr	r3, [r7, #16]
 8010c4e:	2b00      	cmp	r3, #0
 8010c50:	d04b      	beq.n	8010cea <dhcp_discover+0xce>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8010c52:	693b      	ldr	r3, [r7, #16]
 8010c54:	685b      	ldr	r3, [r3, #4]
 8010c56:	60fb      	str	r3, [r7, #12]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: making request\n"));

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8010c58:	8938      	ldrh	r0, [r7, #8]
 8010c5a:	68fb      	ldr	r3, [r7, #12]
 8010c5c:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8010c60:	2302      	movs	r3, #2
 8010c62:	2239      	movs	r2, #57	; 0x39
 8010c64:	f000 fbf8 	bl	8011458 <dhcp_option>
 8010c68:	4603      	mov	r3, r0
 8010c6a:	813b      	strh	r3, [r7, #8]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8010c6c:	8938      	ldrh	r0, [r7, #8]
 8010c6e:	68fb      	ldr	r3, [r7, #12]
 8010c70:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010c78:	461a      	mov	r2, r3
 8010c7a:	f000 fc47 	bl	801150c <dhcp_option_short>
 8010c7e:	4603      	mov	r3, r0
 8010c80:	813b      	strh	r3, [r7, #8]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8010c82:	8938      	ldrh	r0, [r7, #8]
 8010c84:	68fb      	ldr	r3, [r7, #12]
 8010c86:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8010c8a:	2303      	movs	r3, #3
 8010c8c:	2237      	movs	r2, #55	; 0x37
 8010c8e:	f000 fbe3 	bl	8011458 <dhcp_option>
 8010c92:	4603      	mov	r3, r0
 8010c94:	813b      	strh	r3, [r7, #8]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8010c96:	2300      	movs	r3, #0
 8010c98:	77fb      	strb	r3, [r7, #31]
 8010c9a:	e00e      	b.n	8010cba <dhcp_discover+0x9e>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8010c9c:	8938      	ldrh	r0, [r7, #8]
 8010c9e:	68fb      	ldr	r3, [r7, #12]
 8010ca0:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8010ca4:	7ffb      	ldrb	r3, [r7, #31]
 8010ca6:	4a29      	ldr	r2, [pc, #164]	; (8010d4c <dhcp_discover+0x130>)
 8010ca8:	5cd3      	ldrb	r3, [r2, r3]
 8010caa:	461a      	mov	r2, r3
 8010cac:	f000 fc08 	bl	80114c0 <dhcp_option_byte>
 8010cb0:	4603      	mov	r3, r0
 8010cb2:	813b      	strh	r3, [r7, #8]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8010cb4:	7ffb      	ldrb	r3, [r7, #31]
 8010cb6:	3301      	adds	r3, #1
 8010cb8:	77fb      	strb	r3, [r7, #31]
 8010cba:	7ffb      	ldrb	r3, [r7, #31]
 8010cbc:	2b02      	cmp	r3, #2
 8010cbe:	d9ed      	bls.n	8010c9c <dhcp_discover+0x80>
    }
    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_SELECTING, msg_out, DHCP_DISCOVER, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8010cc0:	8938      	ldrh	r0, [r7, #8]
 8010cc2:	68fb      	ldr	r3, [r7, #12]
 8010cc4:	33f0      	adds	r3, #240	; 0xf0
 8010cc6:	693a      	ldr	r2, [r7, #16]
 8010cc8:	4619      	mov	r1, r3
 8010cca:	f001 f90b 	bl	8011ee4 <dhcp_option_trailer>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: sendto(DISCOVER, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER)\n"));
    udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8010cce:	4b20      	ldr	r3, [pc, #128]	; (8010d50 <dhcp_discover+0x134>)
 8010cd0:	6818      	ldr	r0, [r3, #0]
 8010cd2:	4b20      	ldr	r3, [pc, #128]	; (8010d54 <dhcp_discover+0x138>)
 8010cd4:	9301      	str	r3, [sp, #4]
 8010cd6:	687b      	ldr	r3, [r7, #4]
 8010cd8:	9300      	str	r3, [sp, #0]
 8010cda:	2343      	movs	r3, #67	; 0x43
 8010cdc:	4a1e      	ldr	r2, [pc, #120]	; (8010d58 <dhcp_discover+0x13c>)
 8010cde:	6939      	ldr	r1, [r7, #16]
 8010ce0:	f00b fb2e 	bl	801c340 <udp_sendto_if_src>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: deleting()ing\n"));
    pbuf_free(p_out);
 8010ce4:	6938      	ldr	r0, [r7, #16]
 8010ce6:	f005 f8e7 	bl	8015eb8 <pbuf_free>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_discover: SELECTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_discover: could not allocate DHCP request\n"));
  }
  if (dhcp->tries < 255) {
 8010cea:	69bb      	ldr	r3, [r7, #24]
 8010cec:	799b      	ldrb	r3, [r3, #6]
 8010cee:	2bff      	cmp	r3, #255	; 0xff
 8010cf0:	d005      	beq.n	8010cfe <dhcp_discover+0xe2>
    dhcp->tries++;
 8010cf2:	69bb      	ldr	r3, [r7, #24]
 8010cf4:	799b      	ldrb	r3, [r3, #6]
 8010cf6:	3301      	adds	r3, #1
 8010cf8:	b2da      	uxtb	r2, r3
 8010cfa:	69bb      	ldr	r3, [r7, #24]
 8010cfc:	719a      	strb	r2, [r3, #6]
  if (dhcp->tries >= LWIP_DHCP_AUTOIP_COOP_TRIES && dhcp->autoip_coop_state == DHCP_AUTOIP_COOP_STATE_OFF) {
    dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_ON;
    autoip_start(netif);
  }
#endif /* LWIP_DHCP_AUTOIP_COOP */
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8010cfe:	69bb      	ldr	r3, [r7, #24]
 8010d00:	799b      	ldrb	r3, [r3, #6]
 8010d02:	2b05      	cmp	r3, #5
 8010d04:	d80d      	bhi.n	8010d22 <dhcp_discover+0x106>
 8010d06:	69bb      	ldr	r3, [r7, #24]
 8010d08:	799b      	ldrb	r3, [r3, #6]
 8010d0a:	461a      	mov	r2, r3
 8010d0c:	2301      	movs	r3, #1
 8010d0e:	4093      	lsls	r3, r2
 8010d10:	b29b      	uxth	r3, r3
 8010d12:	461a      	mov	r2, r3
 8010d14:	0152      	lsls	r2, r2, #5
 8010d16:	1ad2      	subs	r2, r2, r3
 8010d18:	0092      	lsls	r2, r2, #2
 8010d1a:	4413      	add	r3, r2
 8010d1c:	00db      	lsls	r3, r3, #3
 8010d1e:	b29b      	uxth	r3, r3
 8010d20:	e001      	b.n	8010d26 <dhcp_discover+0x10a>
 8010d22:	f64e 2360 	movw	r3, #60000	; 0xea60
 8010d26:	817b      	strh	r3, [r7, #10]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8010d28:	897b      	ldrh	r3, [r7, #10]
 8010d2a:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8010d2e:	4a0b      	ldr	r2, [pc, #44]	; (8010d5c <dhcp_discover+0x140>)
 8010d30:	fb82 1203 	smull	r1, r2, r2, r3
 8010d34:	1152      	asrs	r2, r2, #5
 8010d36:	17db      	asrs	r3, r3, #31
 8010d38:	1ad3      	subs	r3, r2, r3
 8010d3a:	b29a      	uxth	r2, r3
 8010d3c:	69bb      	ldr	r3, [r7, #24]
 8010d3e:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_discover(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8010d40:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010d44:	4618      	mov	r0, r3
 8010d46:	3720      	adds	r7, #32
 8010d48:	46bd      	mov	sp, r7
 8010d4a:	bd80      	pop	{r7, pc}
 8010d4c:	20000028 	.word	0x20000028
 8010d50:	200075cc 	.word	0x200075cc
 8010d54:	08022998 	.word	0x08022998
 8010d58:	0802299c 	.word	0x0802299c
 8010d5c:	10624dd3 	.word	0x10624dd3

08010d60 <dhcp_bind>:
 *
 * @param netif network interface to bind to the offered address
 */
static void
dhcp_bind(struct netif *netif)
{
 8010d60:	b580      	push	{r7, lr}
 8010d62:	b088      	sub	sp, #32
 8010d64:	af00      	add	r7, sp, #0
 8010d66:	6078      	str	r0, [r7, #4]
  u32_t timeout;
  struct dhcp *dhcp;
  ip4_addr_t sn_mask, gw_addr;
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 8010d68:	687b      	ldr	r3, [r7, #4]
 8010d6a:	2b00      	cmp	r3, #0
 8010d6c:	d107      	bne.n	8010d7e <dhcp_bind+0x1e>
 8010d6e:	4b64      	ldr	r3, [pc, #400]	; (8010f00 <dhcp_bind+0x1a0>)
 8010d70:	f240 4215 	movw	r2, #1045	; 0x415
 8010d74:	4963      	ldr	r1, [pc, #396]	; (8010f04 <dhcp_bind+0x1a4>)
 8010d76:	4864      	ldr	r0, [pc, #400]	; (8010f08 <dhcp_bind+0x1a8>)
 8010d78:	f00c fcae 	bl	801d6d8 <iprintf>
 8010d7c:	e0bc      	b.n	8010ef8 <dhcp_bind+0x198>
  dhcp = netif_dhcp_data(netif);
 8010d7e:	687b      	ldr	r3, [r7, #4]
 8010d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010d82:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 8010d84:	69bb      	ldr	r3, [r7, #24]
 8010d86:	2b00      	cmp	r3, #0
 8010d88:	d107      	bne.n	8010d9a <dhcp_bind+0x3a>
 8010d8a:	4b5d      	ldr	r3, [pc, #372]	; (8010f00 <dhcp_bind+0x1a0>)
 8010d8c:	f240 4217 	movw	r2, #1047	; 0x417
 8010d90:	495e      	ldr	r1, [pc, #376]	; (8010f0c <dhcp_bind+0x1ac>)
 8010d92:	485d      	ldr	r0, [pc, #372]	; (8010f08 <dhcp_bind+0x1a8>)
 8010d94:	f00c fca0 	bl	801d6d8 <iprintf>
 8010d98:	e0ae      	b.n	8010ef8 <dhcp_bind+0x198>
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));

  /* reset time used of lease */
  dhcp->lease_used = 0;
 8010d9a:	69bb      	ldr	r3, [r7, #24]
 8010d9c:	2200      	movs	r2, #0
 8010d9e:	825a      	strh	r2, [r3, #18]

  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 8010da0:	69bb      	ldr	r3, [r7, #24]
 8010da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010da4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010da8:	d019      	beq.n	8010dde <dhcp_bind+0x7e>
    /* set renewal period timer */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t0 renewal timer %"U32_F" secs\n", dhcp->offered_t0_lease));
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 8010daa:	69bb      	ldr	r3, [r7, #24]
 8010dac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010dae:	331e      	adds	r3, #30
 8010db0:	4a57      	ldr	r2, [pc, #348]	; (8010f10 <dhcp_bind+0x1b0>)
 8010db2:	fba2 2303 	umull	r2, r3, r2, r3
 8010db6:	095b      	lsrs	r3, r3, #5
 8010db8:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 8010dba:	69fb      	ldr	r3, [r7, #28]
 8010dbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010dc0:	d302      	bcc.n	8010dc8 <dhcp_bind+0x68>
      timeout = 0xffff;
 8010dc2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010dc6:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t0_timeout = (u16_t)timeout;
 8010dc8:	69fb      	ldr	r3, [r7, #28]
 8010dca:	b29a      	uxth	r2, r3
 8010dcc:	69bb      	ldr	r3, [r7, #24]
 8010dce:	829a      	strh	r2, [r3, #20]
    if (dhcp->t0_timeout == 0) {
 8010dd0:	69bb      	ldr	r3, [r7, #24]
 8010dd2:	8a9b      	ldrh	r3, [r3, #20]
 8010dd4:	2b00      	cmp	r3, #0
 8010dd6:	d102      	bne.n	8010dde <dhcp_bind+0x7e>
      dhcp->t0_timeout = 1;
 8010dd8:	69bb      	ldr	r3, [r7, #24]
 8010dda:	2201      	movs	r2, #1
 8010ddc:	829a      	strh	r2, [r3, #20]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t0_lease * 1000));
  }

  /* temporary DHCP lease? */
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 8010dde:	69bb      	ldr	r3, [r7, #24]
 8010de0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010de2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010de6:	d01d      	beq.n	8010e24 <dhcp_bind+0xc4>
    /* set renewal period timer */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t1 renewal timer %"U32_F" secs\n", dhcp->offered_t1_renew));
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 8010de8:	69bb      	ldr	r3, [r7, #24]
 8010dea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010dec:	331e      	adds	r3, #30
 8010dee:	4a48      	ldr	r2, [pc, #288]	; (8010f10 <dhcp_bind+0x1b0>)
 8010df0:	fba2 2303 	umull	r2, r3, r2, r3
 8010df4:	095b      	lsrs	r3, r3, #5
 8010df6:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 8010df8:	69fb      	ldr	r3, [r7, #28]
 8010dfa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010dfe:	d302      	bcc.n	8010e06 <dhcp_bind+0xa6>
      timeout = 0xffff;
 8010e00:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010e04:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t1_timeout = (u16_t)timeout;
 8010e06:	69fb      	ldr	r3, [r7, #28]
 8010e08:	b29a      	uxth	r2, r3
 8010e0a:	69bb      	ldr	r3, [r7, #24]
 8010e0c:	815a      	strh	r2, [r3, #10]
    if (dhcp->t1_timeout == 0) {
 8010e0e:	69bb      	ldr	r3, [r7, #24]
 8010e10:	895b      	ldrh	r3, [r3, #10]
 8010e12:	2b00      	cmp	r3, #0
 8010e14:	d102      	bne.n	8010e1c <dhcp_bind+0xbc>
      dhcp->t1_timeout = 1;
 8010e16:	69bb      	ldr	r3, [r7, #24]
 8010e18:	2201      	movs	r2, #1
 8010e1a:	815a      	strh	r2, [r3, #10]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t1_renew * 1000));
    dhcp->t1_renew_time = dhcp->t1_timeout;
 8010e1c:	69bb      	ldr	r3, [r7, #24]
 8010e1e:	895a      	ldrh	r2, [r3, #10]
 8010e20:	69bb      	ldr	r3, [r7, #24]
 8010e22:	81da      	strh	r2, [r3, #14]
  }
  /* set renewal period timer */
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 8010e24:	69bb      	ldr	r3, [r7, #24]
 8010e26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e28:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010e2c:	d01d      	beq.n	8010e6a <dhcp_bind+0x10a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t2 rebind timer %"U32_F" secs\n", dhcp->offered_t2_rebind));
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 8010e2e:	69bb      	ldr	r3, [r7, #24]
 8010e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e32:	331e      	adds	r3, #30
 8010e34:	4a36      	ldr	r2, [pc, #216]	; (8010f10 <dhcp_bind+0x1b0>)
 8010e36:	fba2 2303 	umull	r2, r3, r2, r3
 8010e3a:	095b      	lsrs	r3, r3, #5
 8010e3c:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 8010e3e:	69fb      	ldr	r3, [r7, #28]
 8010e40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010e44:	d302      	bcc.n	8010e4c <dhcp_bind+0xec>
      timeout = 0xffff;
 8010e46:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010e4a:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t2_timeout = (u16_t)timeout;
 8010e4c:	69fb      	ldr	r3, [r7, #28]
 8010e4e:	b29a      	uxth	r2, r3
 8010e50:	69bb      	ldr	r3, [r7, #24]
 8010e52:	819a      	strh	r2, [r3, #12]
    if (dhcp->t2_timeout == 0) {
 8010e54:	69bb      	ldr	r3, [r7, #24]
 8010e56:	899b      	ldrh	r3, [r3, #12]
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	d102      	bne.n	8010e62 <dhcp_bind+0x102>
      dhcp->t2_timeout = 1;
 8010e5c:	69bb      	ldr	r3, [r7, #24]
 8010e5e:	2201      	movs	r2, #1
 8010e60:	819a      	strh	r2, [r3, #12]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t2_rebind * 1000));
    dhcp->t2_rebind_time = dhcp->t2_timeout;
 8010e62:	69bb      	ldr	r3, [r7, #24]
 8010e64:	899a      	ldrh	r2, [r3, #12]
 8010e66:	69bb      	ldr	r3, [r7, #24]
 8010e68:	821a      	strh	r2, [r3, #16]
  }

  /* If we have sub 1 minute lease, t2 and t1 will kick in at the same time. */
  if ((dhcp->t1_timeout >= dhcp->t2_timeout) && (dhcp->t2_timeout > 0)) {
 8010e6a:	69bb      	ldr	r3, [r7, #24]
 8010e6c:	895a      	ldrh	r2, [r3, #10]
 8010e6e:	69bb      	ldr	r3, [r7, #24]
 8010e70:	899b      	ldrh	r3, [r3, #12]
 8010e72:	429a      	cmp	r2, r3
 8010e74:	d306      	bcc.n	8010e84 <dhcp_bind+0x124>
 8010e76:	69bb      	ldr	r3, [r7, #24]
 8010e78:	899b      	ldrh	r3, [r3, #12]
 8010e7a:	2b00      	cmp	r3, #0
 8010e7c:	d002      	beq.n	8010e84 <dhcp_bind+0x124>
    dhcp->t1_timeout = 0;
 8010e7e:	69bb      	ldr	r3, [r7, #24]
 8010e80:	2200      	movs	r2, #0
 8010e82:	815a      	strh	r2, [r3, #10]
  }

  if (dhcp->subnet_mask_given) {
 8010e84:	69bb      	ldr	r3, [r7, #24]
 8010e86:	79db      	ldrb	r3, [r3, #7]
 8010e88:	2b00      	cmp	r3, #0
 8010e8a:	d003      	beq.n	8010e94 <dhcp_bind+0x134>
    /* copy offered network mask */
    ip4_addr_copy(sn_mask, dhcp->offered_sn_mask);
 8010e8c:	69bb      	ldr	r3, [r7, #24]
 8010e8e:	6a1b      	ldr	r3, [r3, #32]
 8010e90:	613b      	str	r3, [r7, #16]
 8010e92:	e014      	b.n	8010ebe <dhcp_bind+0x15e>
  } else {
    /* subnet mask not given, choose a safe subnet mask given the network class */
    u8_t first_octet = ip4_addr1(&dhcp->offered_ip_addr);
 8010e94:	69bb      	ldr	r3, [r7, #24]
 8010e96:	331c      	adds	r3, #28
 8010e98:	781b      	ldrb	r3, [r3, #0]
 8010e9a:	75fb      	strb	r3, [r7, #23]
    if (first_octet <= 127) {
 8010e9c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	db02      	blt.n	8010eaa <dhcp_bind+0x14a>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xff000000UL));
 8010ea4:	23ff      	movs	r3, #255	; 0xff
 8010ea6:	613b      	str	r3, [r7, #16]
 8010ea8:	e009      	b.n	8010ebe <dhcp_bind+0x15e>
    } else if (first_octet >= 192) {
 8010eaa:	7dfb      	ldrb	r3, [r7, #23]
 8010eac:	2bbf      	cmp	r3, #191	; 0xbf
 8010eae:	d903      	bls.n	8010eb8 <dhcp_bind+0x158>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffffff00UL));
 8010eb0:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8010eb4:	613b      	str	r3, [r7, #16]
 8010eb6:	e002      	b.n	8010ebe <dhcp_bind+0x15e>
    } else {
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffff0000UL));
 8010eb8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010ebc:	613b      	str	r3, [r7, #16]
    }
  }

  ip4_addr_copy(gw_addr, dhcp->offered_gw_addr);
 8010ebe:	69bb      	ldr	r3, [r7, #24]
 8010ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010ec2:	60fb      	str	r3, [r7, #12]
  /* gateway address not given? */
  if (ip4_addr_isany_val(gw_addr)) {
 8010ec4:	68fb      	ldr	r3, [r7, #12]
 8010ec6:	2b00      	cmp	r3, #0
 8010ec8:	d108      	bne.n	8010edc <dhcp_bind+0x17c>
    /* copy network address */
    ip4_addr_get_network(&gw_addr, &dhcp->offered_ip_addr, &sn_mask);
 8010eca:	69bb      	ldr	r3, [r7, #24]
 8010ecc:	69da      	ldr	r2, [r3, #28]
 8010ece:	693b      	ldr	r3, [r7, #16]
 8010ed0:	4013      	ands	r3, r2
 8010ed2:	60fb      	str	r3, [r7, #12]
    /* use first host address on network as gateway */
    ip4_addr_set_u32(&gw_addr, ip4_addr_get_u32(&gw_addr) | PP_HTONL(0x00000001UL));
 8010ed4:	68fb      	ldr	r3, [r7, #12]
 8010ed6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8010eda:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_bind(): IP: 0x%08"X32_F" SN: 0x%08"X32_F" GW: 0x%08"X32_F"\n",
              ip4_addr_get_u32(&dhcp->offered_ip_addr), ip4_addr_get_u32(&sn_mask), ip4_addr_get_u32(&gw_addr)));
  /* netif is now bound to DHCP leased address - set this before assigning the address
     to ensure the callback can use dhcp_supplied_address() */
  dhcp_set_state(dhcp, DHCP_STATE_BOUND);
 8010edc:	210a      	movs	r1, #10
 8010ede:	69b8      	ldr	r0, [r7, #24]
 8010ee0:	f000 faa0 	bl	8011424 <dhcp_set_state>

  netif_set_addr(netif, &dhcp->offered_ip_addr, &sn_mask, &gw_addr);
 8010ee4:	69bb      	ldr	r3, [r7, #24]
 8010ee6:	f103 011c 	add.w	r1, r3, #28
 8010eea:	f107 030c 	add.w	r3, r7, #12
 8010eee:	f107 0210 	add.w	r2, r7, #16
 8010ef2:	6878      	ldr	r0, [r7, #4]
 8010ef4:	f004 fad6 	bl	80154a4 <netif_set_addr>
  /* interface is used by routing now that an address is set */
}
 8010ef8:	3720      	adds	r7, #32
 8010efa:	46bd      	mov	sp, r7
 8010efc:	bd80      	pop	{r7, pc}
 8010efe:	bf00      	nop
 8010f00:	0801f8f4 	.word	0x0801f8f4
 8010f04:	0801fa70 	.word	0x0801fa70
 8010f08:	0801f970 	.word	0x0801f970
 8010f0c:	0801fa8c 	.word	0x0801fa8c
 8010f10:	88888889 	.word	0x88888889

08010f14 <dhcp_renew>:
 *
 * @param netif network interface which must renew its lease
 */
err_t
dhcp_renew(struct netif *netif)
{
 8010f14:	b580      	push	{r7, lr}
 8010f16:	b08a      	sub	sp, #40	; 0x28
 8010f18:	af02      	add	r7, sp, #8
 8010f1a:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8010f1c:	687b      	ldr	r3, [r7, #4]
 8010f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010f20:	61bb      	str	r3, [r7, #24]
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_renew()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_RENEWING);
 8010f22:	2105      	movs	r1, #5
 8010f24:	69b8      	ldr	r0, [r7, #24]
 8010f26:	f000 fa7d 	bl	8011424 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8010f2a:	f107 030c 	add.w	r3, r7, #12
 8010f2e:	2203      	movs	r2, #3
 8010f30:	69b9      	ldr	r1, [r7, #24]
 8010f32:	6878      	ldr	r0, [r7, #4]
 8010f34:	f000 ff00 	bl	8011d38 <dhcp_create_msg>
 8010f38:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 8010f3a:	697b      	ldr	r3, [r7, #20]
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d04e      	beq.n	8010fde <dhcp_renew+0xca>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8010f40:	697b      	ldr	r3, [r7, #20]
 8010f42:	685b      	ldr	r3, [r3, #4]
 8010f44:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8010f46:	89b8      	ldrh	r0, [r7, #12]
 8010f48:	693b      	ldr	r3, [r7, #16]
 8010f4a:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8010f4e:	2302      	movs	r3, #2
 8010f50:	2239      	movs	r2, #57	; 0x39
 8010f52:	f000 fa81 	bl	8011458 <dhcp_option>
 8010f56:	4603      	mov	r3, r0
 8010f58:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8010f5a:	89b8      	ldrh	r0, [r7, #12]
 8010f5c:	693b      	ldr	r3, [r7, #16]
 8010f5e:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8010f62:	687b      	ldr	r3, [r7, #4]
 8010f64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010f66:	461a      	mov	r2, r3
 8010f68:	f000 fad0 	bl	801150c <dhcp_option_short>
 8010f6c:	4603      	mov	r3, r0
 8010f6e:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8010f70:	89b8      	ldrh	r0, [r7, #12]
 8010f72:	693b      	ldr	r3, [r7, #16]
 8010f74:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8010f78:	2303      	movs	r3, #3
 8010f7a:	2237      	movs	r2, #55	; 0x37
 8010f7c:	f000 fa6c 	bl	8011458 <dhcp_option>
 8010f80:	4603      	mov	r3, r0
 8010f82:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8010f84:	2300      	movs	r3, #0
 8010f86:	77bb      	strb	r3, [r7, #30]
 8010f88:	e00e      	b.n	8010fa8 <dhcp_renew+0x94>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8010f8a:	89b8      	ldrh	r0, [r7, #12]
 8010f8c:	693b      	ldr	r3, [r7, #16]
 8010f8e:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8010f92:	7fbb      	ldrb	r3, [r7, #30]
 8010f94:	4a2a      	ldr	r2, [pc, #168]	; (8011040 <dhcp_renew+0x12c>)
 8010f96:	5cd3      	ldrb	r3, [r2, r3]
 8010f98:	461a      	mov	r2, r3
 8010f9a:	f000 fa91 	bl	80114c0 <dhcp_option_byte>
 8010f9e:	4603      	mov	r3, r0
 8010fa0:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8010fa2:	7fbb      	ldrb	r3, [r7, #30]
 8010fa4:	3301      	adds	r3, #1
 8010fa6:	77bb      	strb	r3, [r7, #30]
 8010fa8:	7fbb      	ldrb	r3, [r7, #30]
 8010faa:	2b02      	cmp	r3, #2
 8010fac:	d9ed      	bls.n	8010f8a <dhcp_renew+0x76>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_RENEWING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8010fae:	89b8      	ldrh	r0, [r7, #12]
 8010fb0:	693b      	ldr	r3, [r7, #16]
 8010fb2:	33f0      	adds	r3, #240	; 0xf0
 8010fb4:	697a      	ldr	r2, [r7, #20]
 8010fb6:	4619      	mov	r1, r3
 8010fb8:	f000 ff94 	bl	8011ee4 <dhcp_option_trailer>

    result = udp_sendto_if(dhcp_pcb, p_out, &dhcp->server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8010fbc:	4b21      	ldr	r3, [pc, #132]	; (8011044 <dhcp_renew+0x130>)
 8010fbe:	6818      	ldr	r0, [r3, #0]
 8010fc0:	69bb      	ldr	r3, [r7, #24]
 8010fc2:	f103 0218 	add.w	r2, r3, #24
 8010fc6:	687b      	ldr	r3, [r7, #4]
 8010fc8:	9300      	str	r3, [sp, #0]
 8010fca:	2343      	movs	r3, #67	; 0x43
 8010fcc:	6979      	ldr	r1, [r7, #20]
 8010fce:	f00b f943 	bl	801c258 <udp_sendto_if>
 8010fd2:	4603      	mov	r3, r0
 8010fd4:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8010fd6:	6978      	ldr	r0, [r7, #20]
 8010fd8:	f004 ff6e 	bl	8015eb8 <pbuf_free>
 8010fdc:	e001      	b.n	8010fe2 <dhcp_renew+0xce>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_renew: RENEWING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_renew: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8010fde:	23ff      	movs	r3, #255	; 0xff
 8010fe0:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8010fe2:	69bb      	ldr	r3, [r7, #24]
 8010fe4:	799b      	ldrb	r3, [r3, #6]
 8010fe6:	2bff      	cmp	r3, #255	; 0xff
 8010fe8:	d005      	beq.n	8010ff6 <dhcp_renew+0xe2>
    dhcp->tries++;
 8010fea:	69bb      	ldr	r3, [r7, #24]
 8010fec:	799b      	ldrb	r3, [r3, #6]
 8010fee:	3301      	adds	r3, #1
 8010ff0:	b2da      	uxtb	r2, r3
 8010ff2:	69bb      	ldr	r3, [r7, #24]
 8010ff4:	719a      	strb	r2, [r3, #6]
  }
  /* back-off on retries, but to a maximum of 20 seconds */
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 8010ff6:	69bb      	ldr	r3, [r7, #24]
 8010ff8:	799b      	ldrb	r3, [r3, #6]
 8010ffa:	2b09      	cmp	r3, #9
 8010ffc:	d80a      	bhi.n	8011014 <dhcp_renew+0x100>
 8010ffe:	69bb      	ldr	r3, [r7, #24]
 8011000:	799b      	ldrb	r3, [r3, #6]
 8011002:	b29b      	uxth	r3, r3
 8011004:	461a      	mov	r2, r3
 8011006:	0152      	lsls	r2, r2, #5
 8011008:	1ad2      	subs	r2, r2, r3
 801100a:	0092      	lsls	r2, r2, #2
 801100c:	4413      	add	r3, r2
 801100e:	011b      	lsls	r3, r3, #4
 8011010:	b29b      	uxth	r3, r3
 8011012:	e001      	b.n	8011018 <dhcp_renew+0x104>
 8011014:	f644 6320 	movw	r3, #20000	; 0x4e20
 8011018:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801101a:	89fb      	ldrh	r3, [r7, #14]
 801101c:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8011020:	4a09      	ldr	r2, [pc, #36]	; (8011048 <dhcp_renew+0x134>)
 8011022:	fb82 1203 	smull	r1, r2, r2, r3
 8011026:	1152      	asrs	r2, r2, #5
 8011028:	17db      	asrs	r3, r3, #31
 801102a:	1ad3      	subs	r3, r2, r3
 801102c:	b29a      	uxth	r2, r3
 801102e:	69bb      	ldr	r3, [r7, #24]
 8011030:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_renew(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8011032:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8011036:	4618      	mov	r0, r3
 8011038:	3720      	adds	r7, #32
 801103a:	46bd      	mov	sp, r7
 801103c:	bd80      	pop	{r7, pc}
 801103e:	bf00      	nop
 8011040:	20000028 	.word	0x20000028
 8011044:	200075cc 	.word	0x200075cc
 8011048:	10624dd3 	.word	0x10624dd3

0801104c <dhcp_rebind>:
 *
 * @param netif network interface which must rebind with a DHCP server
 */
static err_t
dhcp_rebind(struct netif *netif)
{
 801104c:	b580      	push	{r7, lr}
 801104e:	b08a      	sub	sp, #40	; 0x28
 8011050:	af02      	add	r7, sp, #8
 8011052:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011058:	61bb      	str	r3, [r7, #24]
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_REBINDING);
 801105a:	2104      	movs	r1, #4
 801105c:	69b8      	ldr	r0, [r7, #24]
 801105e:	f000 f9e1 	bl	8011424 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8011062:	f107 030c 	add.w	r3, r7, #12
 8011066:	2203      	movs	r2, #3
 8011068:	69b9      	ldr	r1, [r7, #24]
 801106a:	6878      	ldr	r0, [r7, #4]
 801106c:	f000 fe64 	bl	8011d38 <dhcp_create_msg>
 8011070:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 8011072:	697b      	ldr	r3, [r7, #20]
 8011074:	2b00      	cmp	r3, #0
 8011076:	d04c      	beq.n	8011112 <dhcp_rebind+0xc6>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8011078:	697b      	ldr	r3, [r7, #20]
 801107a:	685b      	ldr	r3, [r3, #4]
 801107c:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801107e:	89b8      	ldrh	r0, [r7, #12]
 8011080:	693b      	ldr	r3, [r7, #16]
 8011082:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8011086:	2302      	movs	r3, #2
 8011088:	2239      	movs	r2, #57	; 0x39
 801108a:	f000 f9e5 	bl	8011458 <dhcp_option>
 801108e:	4603      	mov	r3, r0
 8011090:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8011092:	89b8      	ldrh	r0, [r7, #12]
 8011094:	693b      	ldr	r3, [r7, #16]
 8011096:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801109a:	687b      	ldr	r3, [r7, #4]
 801109c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801109e:	461a      	mov	r2, r3
 80110a0:	f000 fa34 	bl	801150c <dhcp_option_short>
 80110a4:	4603      	mov	r3, r0
 80110a6:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 80110a8:	89b8      	ldrh	r0, [r7, #12]
 80110aa:	693b      	ldr	r3, [r7, #16]
 80110ac:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80110b0:	2303      	movs	r3, #3
 80110b2:	2237      	movs	r2, #55	; 0x37
 80110b4:	f000 f9d0 	bl	8011458 <dhcp_option>
 80110b8:	4603      	mov	r3, r0
 80110ba:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 80110bc:	2300      	movs	r3, #0
 80110be:	77bb      	strb	r3, [r7, #30]
 80110c0:	e00e      	b.n	80110e0 <dhcp_rebind+0x94>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 80110c2:	89b8      	ldrh	r0, [r7, #12]
 80110c4:	693b      	ldr	r3, [r7, #16]
 80110c6:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80110ca:	7fbb      	ldrb	r3, [r7, #30]
 80110cc:	4a29      	ldr	r2, [pc, #164]	; (8011174 <dhcp_rebind+0x128>)
 80110ce:	5cd3      	ldrb	r3, [r2, r3]
 80110d0:	461a      	mov	r2, r3
 80110d2:	f000 f9f5 	bl	80114c0 <dhcp_option_byte>
 80110d6:	4603      	mov	r3, r0
 80110d8:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 80110da:	7fbb      	ldrb	r3, [r7, #30]
 80110dc:	3301      	adds	r3, #1
 80110de:	77bb      	strb	r3, [r7, #30]
 80110e0:	7fbb      	ldrb	r3, [r7, #30]
 80110e2:	2b02      	cmp	r3, #2
 80110e4:	d9ed      	bls.n	80110c2 <dhcp_rebind+0x76>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REBINDING, msg_out, DHCP_DISCOVER, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 80110e6:	89b8      	ldrh	r0, [r7, #12]
 80110e8:	693b      	ldr	r3, [r7, #16]
 80110ea:	33f0      	adds	r3, #240	; 0xf0
 80110ec:	697a      	ldr	r2, [r7, #20]
 80110ee:	4619      	mov	r1, r3
 80110f0:	f000 fef8 	bl	8011ee4 <dhcp_option_trailer>

    /* broadcast to server */
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 80110f4:	4b20      	ldr	r3, [pc, #128]	; (8011178 <dhcp_rebind+0x12c>)
 80110f6:	6818      	ldr	r0, [r3, #0]
 80110f8:	687b      	ldr	r3, [r7, #4]
 80110fa:	9300      	str	r3, [sp, #0]
 80110fc:	2343      	movs	r3, #67	; 0x43
 80110fe:	4a1f      	ldr	r2, [pc, #124]	; (801117c <dhcp_rebind+0x130>)
 8011100:	6979      	ldr	r1, [r7, #20]
 8011102:	f00b f8a9 	bl	801c258 <udp_sendto_if>
 8011106:	4603      	mov	r3, r0
 8011108:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 801110a:	6978      	ldr	r0, [r7, #20]
 801110c:	f004 fed4 	bl	8015eb8 <pbuf_free>
 8011110:	e001      	b.n	8011116 <dhcp_rebind+0xca>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind: REBINDING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_rebind: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8011112:	23ff      	movs	r3, #255	; 0xff
 8011114:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8011116:	69bb      	ldr	r3, [r7, #24]
 8011118:	799b      	ldrb	r3, [r3, #6]
 801111a:	2bff      	cmp	r3, #255	; 0xff
 801111c:	d005      	beq.n	801112a <dhcp_rebind+0xde>
    dhcp->tries++;
 801111e:	69bb      	ldr	r3, [r7, #24]
 8011120:	799b      	ldrb	r3, [r3, #6]
 8011122:	3301      	adds	r3, #1
 8011124:	b2da      	uxtb	r2, r3
 8011126:	69bb      	ldr	r3, [r7, #24]
 8011128:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801112a:	69bb      	ldr	r3, [r7, #24]
 801112c:	799b      	ldrb	r3, [r3, #6]
 801112e:	2b09      	cmp	r3, #9
 8011130:	d80a      	bhi.n	8011148 <dhcp_rebind+0xfc>
 8011132:	69bb      	ldr	r3, [r7, #24]
 8011134:	799b      	ldrb	r3, [r3, #6]
 8011136:	b29b      	uxth	r3, r3
 8011138:	461a      	mov	r2, r3
 801113a:	0152      	lsls	r2, r2, #5
 801113c:	1ad2      	subs	r2, r2, r3
 801113e:	0092      	lsls	r2, r2, #2
 8011140:	4413      	add	r3, r2
 8011142:	00db      	lsls	r3, r3, #3
 8011144:	b29b      	uxth	r3, r3
 8011146:	e001      	b.n	801114c <dhcp_rebind+0x100>
 8011148:	f242 7310 	movw	r3, #10000	; 0x2710
 801114c:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801114e:	89fb      	ldrh	r3, [r7, #14]
 8011150:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8011154:	4a0a      	ldr	r2, [pc, #40]	; (8011180 <dhcp_rebind+0x134>)
 8011156:	fb82 1203 	smull	r1, r2, r2, r3
 801115a:	1152      	asrs	r2, r2, #5
 801115c:	17db      	asrs	r3, r3, #31
 801115e:	1ad3      	subs	r3, r2, r3
 8011160:	b29a      	uxth	r2, r3
 8011162:	69bb      	ldr	r3, [r7, #24]
 8011164:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8011166:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801116a:	4618      	mov	r0, r3
 801116c:	3720      	adds	r7, #32
 801116e:	46bd      	mov	sp, r7
 8011170:	bd80      	pop	{r7, pc}
 8011172:	bf00      	nop
 8011174:	20000028 	.word	0x20000028
 8011178:	200075cc 	.word	0x200075cc
 801117c:	0802299c 	.word	0x0802299c
 8011180:	10624dd3 	.word	0x10624dd3

08011184 <dhcp_reboot>:
 *
 * @param netif network interface which must reboot
 */
static err_t
dhcp_reboot(struct netif *netif)
{
 8011184:	b5b0      	push	{r4, r5, r7, lr}
 8011186:	b08a      	sub	sp, #40	; 0x28
 8011188:	af02      	add	r7, sp, #8
 801118a:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801118c:	687b      	ldr	r3, [r7, #4]
 801118e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011190:	61bb      	str	r3, [r7, #24]
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_REBOOTING);
 8011192:	2103      	movs	r1, #3
 8011194:	69b8      	ldr	r0, [r7, #24]
 8011196:	f000 f945 	bl	8011424 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801119a:	f107 030c 	add.w	r3, r7, #12
 801119e:	2203      	movs	r2, #3
 80111a0:	69b9      	ldr	r1, [r7, #24]
 80111a2:	6878      	ldr	r0, [r7, #4]
 80111a4:	f000 fdc8 	bl	8011d38 <dhcp_create_msg>
 80111a8:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 80111aa:	697b      	ldr	r3, [r7, #20]
 80111ac:	2b00      	cmp	r3, #0
 80111ae:	d066      	beq.n	801127e <dhcp_reboot+0xfa>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 80111b0:	697b      	ldr	r3, [r7, #20]
 80111b2:	685b      	ldr	r3, [r3, #4]
 80111b4:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 80111b6:	89b8      	ldrh	r0, [r7, #12]
 80111b8:	693b      	ldr	r3, [r7, #16]
 80111ba:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80111be:	2302      	movs	r3, #2
 80111c0:	2239      	movs	r2, #57	; 0x39
 80111c2:	f000 f949 	bl	8011458 <dhcp_option>
 80111c6:	4603      	mov	r3, r0
 80111c8:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 80111ca:	89b8      	ldrh	r0, [r7, #12]
 80111cc:	693b      	ldr	r3, [r7, #16]
 80111ce:	33f0      	adds	r3, #240	; 0xf0
 80111d0:	f44f 7210 	mov.w	r2, #576	; 0x240
 80111d4:	4619      	mov	r1, r3
 80111d6:	f000 f999 	bl	801150c <dhcp_option_short>
 80111da:	4603      	mov	r3, r0
 80111dc:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 80111de:	89b8      	ldrh	r0, [r7, #12]
 80111e0:	693b      	ldr	r3, [r7, #16]
 80111e2:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80111e6:	2304      	movs	r3, #4
 80111e8:	2232      	movs	r2, #50	; 0x32
 80111ea:	f000 f935 	bl	8011458 <dhcp_option>
 80111ee:	4603      	mov	r3, r0
 80111f0:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 80111f2:	89bc      	ldrh	r4, [r7, #12]
 80111f4:	693b      	ldr	r3, [r7, #16]
 80111f6:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 80111fa:	69bb      	ldr	r3, [r7, #24]
 80111fc:	69db      	ldr	r3, [r3, #28]
 80111fe:	4618      	mov	r0, r3
 8011200:	f7ff f807 	bl	8010212 <lwip_htonl>
 8011204:	4603      	mov	r3, r0
 8011206:	461a      	mov	r2, r3
 8011208:	4629      	mov	r1, r5
 801120a:	4620      	mov	r0, r4
 801120c:	f000 f9b0 	bl	8011570 <dhcp_option_long>
 8011210:	4603      	mov	r3, r0
 8011212:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8011214:	89b8      	ldrh	r0, [r7, #12]
 8011216:	693b      	ldr	r3, [r7, #16]
 8011218:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801121c:	2303      	movs	r3, #3
 801121e:	2237      	movs	r2, #55	; 0x37
 8011220:	f000 f91a 	bl	8011458 <dhcp_option>
 8011224:	4603      	mov	r3, r0
 8011226:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8011228:	2300      	movs	r3, #0
 801122a:	77bb      	strb	r3, [r7, #30]
 801122c:	e00e      	b.n	801124c <dhcp_reboot+0xc8>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801122e:	89b8      	ldrh	r0, [r7, #12]
 8011230:	693b      	ldr	r3, [r7, #16]
 8011232:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8011236:	7fbb      	ldrb	r3, [r7, #30]
 8011238:	4a29      	ldr	r2, [pc, #164]	; (80112e0 <dhcp_reboot+0x15c>)
 801123a:	5cd3      	ldrb	r3, [r2, r3]
 801123c:	461a      	mov	r2, r3
 801123e:	f000 f93f 	bl	80114c0 <dhcp_option_byte>
 8011242:	4603      	mov	r3, r0
 8011244:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8011246:	7fbb      	ldrb	r3, [r7, #30]
 8011248:	3301      	adds	r3, #1
 801124a:	77bb      	strb	r3, [r7, #30]
 801124c:	7fbb      	ldrb	r3, [r7, #30]
 801124e:	2b02      	cmp	r3, #2
 8011250:	d9ed      	bls.n	801122e <dhcp_reboot+0xaa>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REBOOTING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8011252:	89b8      	ldrh	r0, [r7, #12]
 8011254:	693b      	ldr	r3, [r7, #16]
 8011256:	33f0      	adds	r3, #240	; 0xf0
 8011258:	697a      	ldr	r2, [r7, #20]
 801125a:	4619      	mov	r1, r3
 801125c:	f000 fe42 	bl	8011ee4 <dhcp_option_trailer>

    /* broadcast to server */
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8011260:	4b20      	ldr	r3, [pc, #128]	; (80112e4 <dhcp_reboot+0x160>)
 8011262:	6818      	ldr	r0, [r3, #0]
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	9300      	str	r3, [sp, #0]
 8011268:	2343      	movs	r3, #67	; 0x43
 801126a:	4a1f      	ldr	r2, [pc, #124]	; (80112e8 <dhcp_reboot+0x164>)
 801126c:	6979      	ldr	r1, [r7, #20]
 801126e:	f00a fff3 	bl	801c258 <udp_sendto_if>
 8011272:	4603      	mov	r3, r0
 8011274:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8011276:	6978      	ldr	r0, [r7, #20]
 8011278:	f004 fe1e 	bl	8015eb8 <pbuf_free>
 801127c:	e001      	b.n	8011282 <dhcp_reboot+0xfe>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot: REBOOTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_reboot: could not allocate DHCP request\n"));
    result = ERR_MEM;
 801127e:	23ff      	movs	r3, #255	; 0xff
 8011280:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8011282:	69bb      	ldr	r3, [r7, #24]
 8011284:	799b      	ldrb	r3, [r3, #6]
 8011286:	2bff      	cmp	r3, #255	; 0xff
 8011288:	d005      	beq.n	8011296 <dhcp_reboot+0x112>
    dhcp->tries++;
 801128a:	69bb      	ldr	r3, [r7, #24]
 801128c:	799b      	ldrb	r3, [r3, #6]
 801128e:	3301      	adds	r3, #1
 8011290:	b2da      	uxtb	r2, r3
 8011292:	69bb      	ldr	r3, [r7, #24]
 8011294:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 8011296:	69bb      	ldr	r3, [r7, #24]
 8011298:	799b      	ldrb	r3, [r3, #6]
 801129a:	2b09      	cmp	r3, #9
 801129c:	d80a      	bhi.n	80112b4 <dhcp_reboot+0x130>
 801129e:	69bb      	ldr	r3, [r7, #24]
 80112a0:	799b      	ldrb	r3, [r3, #6]
 80112a2:	b29b      	uxth	r3, r3
 80112a4:	461a      	mov	r2, r3
 80112a6:	0152      	lsls	r2, r2, #5
 80112a8:	1ad2      	subs	r2, r2, r3
 80112aa:	0092      	lsls	r2, r2, #2
 80112ac:	4413      	add	r3, r2
 80112ae:	00db      	lsls	r3, r3, #3
 80112b0:	b29b      	uxth	r3, r3
 80112b2:	e001      	b.n	80112b8 <dhcp_reboot+0x134>
 80112b4:	f242 7310 	movw	r3, #10000	; 0x2710
 80112b8:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 80112ba:	89fb      	ldrh	r3, [r7, #14]
 80112bc:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 80112c0:	4a0a      	ldr	r2, [pc, #40]	; (80112ec <dhcp_reboot+0x168>)
 80112c2:	fb82 1203 	smull	r1, r2, r2, r3
 80112c6:	1152      	asrs	r2, r2, #5
 80112c8:	17db      	asrs	r3, r3, #31
 80112ca:	1ad3      	subs	r3, r2, r3
 80112cc:	b29a      	uxth	r2, r3
 80112ce:	69bb      	ldr	r3, [r7, #24]
 80112d0:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 80112d2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80112d6:	4618      	mov	r0, r3
 80112d8:	3720      	adds	r7, #32
 80112da:	46bd      	mov	sp, r7
 80112dc:	bdb0      	pop	{r4, r5, r7, pc}
 80112de:	bf00      	nop
 80112e0:	20000028 	.word	0x20000028
 80112e4:	200075cc 	.word	0x200075cc
 80112e8:	0802299c 	.word	0x0802299c
 80112ec:	10624dd3 	.word	0x10624dd3

080112f0 <dhcp_release_and_stop>:
 *
 * @param netif network interface
 */
void
dhcp_release_and_stop(struct netif *netif)
{
 80112f0:	b5b0      	push	{r4, r5, r7, lr}
 80112f2:	b08a      	sub	sp, #40	; 0x28
 80112f4:	af02      	add	r7, sp, #8
 80112f6:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80112fc:	61fb      	str	r3, [r7, #28]
  ip_addr_t server_ip_addr;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_release_and_stop()\n"));
  if (dhcp == NULL) {
 80112fe:	69fb      	ldr	r3, [r7, #28]
 8011300:	2b00      	cmp	r3, #0
 8011302:	f000 8084 	beq.w	801140e <dhcp_release_and_stop+0x11e>
    return;
  }

  /* already off? -> nothing to do */
  if (dhcp->state == DHCP_STATE_OFF) {
 8011306:	69fb      	ldr	r3, [r7, #28]
 8011308:	795b      	ldrb	r3, [r3, #5]
 801130a:	2b00      	cmp	r3, #0
 801130c:	f000 8081 	beq.w	8011412 <dhcp_release_and_stop+0x122>
    return;
  }

  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 8011310:	69fb      	ldr	r3, [r7, #28]
 8011312:	699b      	ldr	r3, [r3, #24]
 8011314:	613b      	str	r3, [r7, #16]

  /* clean old DHCP offer */
  ip_addr_set_zero_ip4(&dhcp->server_ip_addr);
 8011316:	69fb      	ldr	r3, [r7, #28]
 8011318:	2200      	movs	r2, #0
 801131a:	619a      	str	r2, [r3, #24]
  ip4_addr_set_zero(&dhcp->offered_ip_addr);
 801131c:	69fb      	ldr	r3, [r7, #28]
 801131e:	2200      	movs	r2, #0
 8011320:	61da      	str	r2, [r3, #28]
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 8011322:	69fb      	ldr	r3, [r7, #28]
 8011324:	2200      	movs	r2, #0
 8011326:	621a      	str	r2, [r3, #32]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 8011328:	69fb      	ldr	r3, [r7, #28]
 801132a:	2200      	movs	r2, #0
 801132c:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_DHCP_BOOTP_FILE
  ip4_addr_set_zero(&dhcp->offered_si_addr);
#endif /* LWIP_DHCP_BOOTP_FILE */
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 801132e:	69fb      	ldr	r3, [r7, #28]
 8011330:	2200      	movs	r2, #0
 8011332:	631a      	str	r2, [r3, #48]	; 0x30
 8011334:	69fb      	ldr	r3, [r7, #28]
 8011336:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011338:	69fb      	ldr	r3, [r7, #28]
 801133a:	62da      	str	r2, [r3, #44]	; 0x2c
 801133c:	69fb      	ldr	r3, [r7, #28]
 801133e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011340:	69fb      	ldr	r3, [r7, #28]
 8011342:	629a      	str	r2, [r3, #40]	; 0x28
  dhcp->t1_renew_time = dhcp->t2_rebind_time = dhcp->lease_used = dhcp->t0_timeout = 0;
 8011344:	69fb      	ldr	r3, [r7, #28]
 8011346:	2200      	movs	r2, #0
 8011348:	829a      	strh	r2, [r3, #20]
 801134a:	69fb      	ldr	r3, [r7, #28]
 801134c:	8a9a      	ldrh	r2, [r3, #20]
 801134e:	69fb      	ldr	r3, [r7, #28]
 8011350:	825a      	strh	r2, [r3, #18]
 8011352:	69fb      	ldr	r3, [r7, #28]
 8011354:	8a5a      	ldrh	r2, [r3, #18]
 8011356:	69fb      	ldr	r3, [r7, #28]
 8011358:	821a      	strh	r2, [r3, #16]
 801135a:	69fb      	ldr	r3, [r7, #28]
 801135c:	8a1a      	ldrh	r2, [r3, #16]
 801135e:	69fb      	ldr	r3, [r7, #28]
 8011360:	81da      	strh	r2, [r3, #14]

  /* send release message when current IP was assigned via DHCP */
  if (dhcp_supplied_address(netif)) {
 8011362:	6878      	ldr	r0, [r7, #4]
 8011364:	f000 fdec 	bl	8011f40 <dhcp_supplied_address>
 8011368:	4603      	mov	r3, r0
 801136a:	2b00      	cmp	r3, #0
 801136c:	d03b      	beq.n	80113e6 <dhcp_release_and_stop+0xf6>
    /* create and initialize the DHCP message header */
    struct pbuf *p_out;
    u16_t options_out_len;
    p_out = dhcp_create_msg(netif, dhcp, DHCP_RELEASE, &options_out_len);
 801136e:	f107 030e 	add.w	r3, r7, #14
 8011372:	2207      	movs	r2, #7
 8011374:	69f9      	ldr	r1, [r7, #28]
 8011376:	6878      	ldr	r0, [r7, #4]
 8011378:	f000 fcde 	bl	8011d38 <dhcp_create_msg>
 801137c:	61b8      	str	r0, [r7, #24]
    if (p_out != NULL) {
 801137e:	69bb      	ldr	r3, [r7, #24]
 8011380:	2b00      	cmp	r3, #0
 8011382:	d030      	beq.n	80113e6 <dhcp_release_and_stop+0xf6>
      struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8011384:	69bb      	ldr	r3, [r7, #24]
 8011386:	685b      	ldr	r3, [r3, #4]
 8011388:	617b      	str	r3, [r7, #20]
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801138a:	89f8      	ldrh	r0, [r7, #14]
 801138c:	697b      	ldr	r3, [r7, #20]
 801138e:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8011392:	2304      	movs	r3, #4
 8011394:	2236      	movs	r2, #54	; 0x36
 8011396:	f000 f85f 	bl	8011458 <dhcp_option>
 801139a:	4603      	mov	r3, r0
 801139c:	81fb      	strh	r3, [r7, #14]
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 801139e:	89fc      	ldrh	r4, [r7, #14]
 80113a0:	697b      	ldr	r3, [r7, #20]
 80113a2:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 80113a6:	693b      	ldr	r3, [r7, #16]
 80113a8:	4618      	mov	r0, r3
 80113aa:	f7fe ff32 	bl	8010212 <lwip_htonl>
 80113ae:	4603      	mov	r3, r0
 80113b0:	461a      	mov	r2, r3
 80113b2:	4629      	mov	r1, r5
 80113b4:	4620      	mov	r0, r4
 80113b6:	f000 f8db 	bl	8011570 <dhcp_option_long>
 80113ba:	4603      	mov	r3, r0
 80113bc:	81fb      	strh	r3, [r7, #14]

      LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, dhcp->state, msg_out, DHCP_RELEASE, &options_out_len);
      dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 80113be:	89f8      	ldrh	r0, [r7, #14]
 80113c0:	697b      	ldr	r3, [r7, #20]
 80113c2:	33f0      	adds	r3, #240	; 0xf0
 80113c4:	69ba      	ldr	r2, [r7, #24]
 80113c6:	4619      	mov	r1, r3
 80113c8:	f000 fd8c 	bl	8011ee4 <dhcp_option_trailer>

      udp_sendto_if(dhcp_pcb, p_out, &server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 80113cc:	4b13      	ldr	r3, [pc, #76]	; (801141c <dhcp_release_and_stop+0x12c>)
 80113ce:	6818      	ldr	r0, [r3, #0]
 80113d0:	f107 0210 	add.w	r2, r7, #16
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	9300      	str	r3, [sp, #0]
 80113d8:	2343      	movs	r3, #67	; 0x43
 80113da:	69b9      	ldr	r1, [r7, #24]
 80113dc:	f00a ff3c 	bl	801c258 <udp_sendto_if>
      pbuf_free(p_out);
 80113e0:	69b8      	ldr	r0, [r7, #24]
 80113e2:	f004 fd69 	bl	8015eb8 <pbuf_free>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_release: could not allocate DHCP request\n"));
    }
  }

  /* remove IP address from interface (prevents routing from selecting this interface) */
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 80113e6:	4b0e      	ldr	r3, [pc, #56]	; (8011420 <dhcp_release_and_stop+0x130>)
 80113e8:	4a0d      	ldr	r2, [pc, #52]	; (8011420 <dhcp_release_and_stop+0x130>)
 80113ea:	490d      	ldr	r1, [pc, #52]	; (8011420 <dhcp_release_and_stop+0x130>)
 80113ec:	6878      	ldr	r0, [r7, #4]
 80113ee:	f004 f859 	bl	80154a4 <netif_set_addr>
    autoip_stop(netif);
    dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_OFF;
  }
#endif /* LWIP_DHCP_AUTOIP_COOP */

  dhcp_set_state(dhcp, DHCP_STATE_OFF);
 80113f2:	2100      	movs	r1, #0
 80113f4:	69f8      	ldr	r0, [r7, #28]
 80113f6:	f000 f815 	bl	8011424 <dhcp_set_state>

  if (dhcp->pcb_allocated != 0) {
 80113fa:	69fb      	ldr	r3, [r7, #28]
 80113fc:	791b      	ldrb	r3, [r3, #4]
 80113fe:	2b00      	cmp	r3, #0
 8011400:	d008      	beq.n	8011414 <dhcp_release_and_stop+0x124>
    dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 8011402:	f7fe ff71 	bl	80102e8 <dhcp_dec_pcb_refcount>
    dhcp->pcb_allocated = 0;
 8011406:	69fb      	ldr	r3, [r7, #28]
 8011408:	2200      	movs	r2, #0
 801140a:	711a      	strb	r2, [r3, #4]
 801140c:	e002      	b.n	8011414 <dhcp_release_and_stop+0x124>
    return;
 801140e:	bf00      	nop
 8011410:	e000      	b.n	8011414 <dhcp_release_and_stop+0x124>
    return;
 8011412:	bf00      	nop
  }
}
 8011414:	3720      	adds	r7, #32
 8011416:	46bd      	mov	sp, r7
 8011418:	bdb0      	pop	{r4, r5, r7, pc}
 801141a:	bf00      	nop
 801141c:	200075cc 	.word	0x200075cc
 8011420:	08022998 	.word	0x08022998

08011424 <dhcp_set_state>:
 *
 * If the state changed, reset the number of tries.
 */
static void
dhcp_set_state(struct dhcp *dhcp, u8_t new_state)
{
 8011424:	b480      	push	{r7}
 8011426:	b083      	sub	sp, #12
 8011428:	af00      	add	r7, sp, #0
 801142a:	6078      	str	r0, [r7, #4]
 801142c:	460b      	mov	r3, r1
 801142e:	70fb      	strb	r3, [r7, #3]
  if (new_state != dhcp->state) {
 8011430:	687b      	ldr	r3, [r7, #4]
 8011432:	795b      	ldrb	r3, [r3, #5]
 8011434:	78fa      	ldrb	r2, [r7, #3]
 8011436:	429a      	cmp	r2, r3
 8011438:	d008      	beq.n	801144c <dhcp_set_state+0x28>
    dhcp->state = new_state;
 801143a:	687b      	ldr	r3, [r7, #4]
 801143c:	78fa      	ldrb	r2, [r7, #3]
 801143e:	715a      	strb	r2, [r3, #5]
    dhcp->tries = 0;
 8011440:	687b      	ldr	r3, [r7, #4]
 8011442:	2200      	movs	r2, #0
 8011444:	719a      	strb	r2, [r3, #6]
    dhcp->request_timeout = 0;
 8011446:	687b      	ldr	r3, [r7, #4]
 8011448:	2200      	movs	r2, #0
 801144a:	811a      	strh	r2, [r3, #8]
  }
}
 801144c:	bf00      	nop
 801144e:	370c      	adds	r7, #12
 8011450:	46bd      	mov	sp, r7
 8011452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011456:	4770      	bx	lr

08011458 <dhcp_option>:
 * DHCP message.
 *
 */
static u16_t
dhcp_option(u16_t options_out_len, u8_t *options, u8_t option_type, u8_t option_len)
{
 8011458:	b580      	push	{r7, lr}
 801145a:	b082      	sub	sp, #8
 801145c:	af00      	add	r7, sp, #0
 801145e:	6039      	str	r1, [r7, #0]
 8011460:	4611      	mov	r1, r2
 8011462:	461a      	mov	r2, r3
 8011464:	4603      	mov	r3, r0
 8011466:	80fb      	strh	r3, [r7, #6]
 8011468:	460b      	mov	r3, r1
 801146a:	717b      	strb	r3, [r7, #5]
 801146c:	4613      	mov	r3, r2
 801146e:	713b      	strb	r3, [r7, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8011470:	88fa      	ldrh	r2, [r7, #6]
 8011472:	793b      	ldrb	r3, [r7, #4]
 8011474:	4413      	add	r3, r2
 8011476:	3302      	adds	r3, #2
 8011478:	2b44      	cmp	r3, #68	; 0x44
 801147a:	d906      	bls.n	801148a <dhcp_option+0x32>
 801147c:	4b0d      	ldr	r3, [pc, #52]	; (80114b4 <dhcp_option+0x5c>)
 801147e:	f240 529a 	movw	r2, #1434	; 0x59a
 8011482:	490d      	ldr	r1, [pc, #52]	; (80114b8 <dhcp_option+0x60>)
 8011484:	480d      	ldr	r0, [pc, #52]	; (80114bc <dhcp_option+0x64>)
 8011486:	f00c f927 	bl	801d6d8 <iprintf>
  options[options_out_len++] = option_type;
 801148a:	88fb      	ldrh	r3, [r7, #6]
 801148c:	1c5a      	adds	r2, r3, #1
 801148e:	80fa      	strh	r2, [r7, #6]
 8011490:	461a      	mov	r2, r3
 8011492:	683b      	ldr	r3, [r7, #0]
 8011494:	4413      	add	r3, r2
 8011496:	797a      	ldrb	r2, [r7, #5]
 8011498:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = option_len;
 801149a:	88fb      	ldrh	r3, [r7, #6]
 801149c:	1c5a      	adds	r2, r3, #1
 801149e:	80fa      	strh	r2, [r7, #6]
 80114a0:	461a      	mov	r2, r3
 80114a2:	683b      	ldr	r3, [r7, #0]
 80114a4:	4413      	add	r3, r2
 80114a6:	793a      	ldrb	r2, [r7, #4]
 80114a8:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 80114aa:	88fb      	ldrh	r3, [r7, #6]
}
 80114ac:	4618      	mov	r0, r3
 80114ae:	3708      	adds	r7, #8
 80114b0:	46bd      	mov	sp, r7
 80114b2:	bd80      	pop	{r7, pc}
 80114b4:	0801f8f4 	.word	0x0801f8f4
 80114b8:	0801faa4 	.word	0x0801faa4
 80114bc:	0801f970 	.word	0x0801f970

080114c0 <dhcp_option_byte>:
 * Concatenate a single byte to the outgoing DHCP message.
 *
 */
static u16_t
dhcp_option_byte(u16_t options_out_len, u8_t *options, u8_t value)
{
 80114c0:	b580      	push	{r7, lr}
 80114c2:	b082      	sub	sp, #8
 80114c4:	af00      	add	r7, sp, #0
 80114c6:	4603      	mov	r3, r0
 80114c8:	6039      	str	r1, [r7, #0]
 80114ca:	80fb      	strh	r3, [r7, #6]
 80114cc:	4613      	mov	r3, r2
 80114ce:	717b      	strb	r3, [r7, #5]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 80114d0:	88fb      	ldrh	r3, [r7, #6]
 80114d2:	2b43      	cmp	r3, #67	; 0x43
 80114d4:	d906      	bls.n	80114e4 <dhcp_option_byte+0x24>
 80114d6:	4b0a      	ldr	r3, [pc, #40]	; (8011500 <dhcp_option_byte+0x40>)
 80114d8:	f240 52a6 	movw	r2, #1446	; 0x5a6
 80114dc:	4909      	ldr	r1, [pc, #36]	; (8011504 <dhcp_option_byte+0x44>)
 80114de:	480a      	ldr	r0, [pc, #40]	; (8011508 <dhcp_option_byte+0x48>)
 80114e0:	f00c f8fa 	bl	801d6d8 <iprintf>
  options[options_out_len++] = value;
 80114e4:	88fb      	ldrh	r3, [r7, #6]
 80114e6:	1c5a      	adds	r2, r3, #1
 80114e8:	80fa      	strh	r2, [r7, #6]
 80114ea:	461a      	mov	r2, r3
 80114ec:	683b      	ldr	r3, [r7, #0]
 80114ee:	4413      	add	r3, r2
 80114f0:	797a      	ldrb	r2, [r7, #5]
 80114f2:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 80114f4:	88fb      	ldrh	r3, [r7, #6]
}
 80114f6:	4618      	mov	r0, r3
 80114f8:	3708      	adds	r7, #8
 80114fa:	46bd      	mov	sp, r7
 80114fc:	bd80      	pop	{r7, pc}
 80114fe:	bf00      	nop
 8011500:	0801f8f4 	.word	0x0801f8f4
 8011504:	0801fae8 	.word	0x0801fae8
 8011508:	0801f970 	.word	0x0801f970

0801150c <dhcp_option_short>:

static u16_t
dhcp_option_short(u16_t options_out_len, u8_t *options, u16_t value)
{
 801150c:	b580      	push	{r7, lr}
 801150e:	b082      	sub	sp, #8
 8011510:	af00      	add	r7, sp, #0
 8011512:	4603      	mov	r3, r0
 8011514:	6039      	str	r1, [r7, #0]
 8011516:	80fb      	strh	r3, [r7, #6]
 8011518:	4613      	mov	r3, r2
 801151a:	80bb      	strh	r3, [r7, #4]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 801151c:	88fb      	ldrh	r3, [r7, #6]
 801151e:	3302      	adds	r3, #2
 8011520:	2b44      	cmp	r3, #68	; 0x44
 8011522:	d906      	bls.n	8011532 <dhcp_option_short+0x26>
 8011524:	4b0f      	ldr	r3, [pc, #60]	; (8011564 <dhcp_option_short+0x58>)
 8011526:	f240 52ae 	movw	r2, #1454	; 0x5ae
 801152a:	490f      	ldr	r1, [pc, #60]	; (8011568 <dhcp_option_short+0x5c>)
 801152c:	480f      	ldr	r0, [pc, #60]	; (801156c <dhcp_option_short+0x60>)
 801152e:	f00c f8d3 	bl	801d6d8 <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 8011532:	88bb      	ldrh	r3, [r7, #4]
 8011534:	0a1b      	lsrs	r3, r3, #8
 8011536:	b29a      	uxth	r2, r3
 8011538:	88fb      	ldrh	r3, [r7, #6]
 801153a:	1c59      	adds	r1, r3, #1
 801153c:	80f9      	strh	r1, [r7, #6]
 801153e:	4619      	mov	r1, r3
 8011540:	683b      	ldr	r3, [r7, #0]
 8011542:	440b      	add	r3, r1
 8011544:	b2d2      	uxtb	r2, r2
 8011546:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8011548:	88fb      	ldrh	r3, [r7, #6]
 801154a:	1c5a      	adds	r2, r3, #1
 801154c:	80fa      	strh	r2, [r7, #6]
 801154e:	461a      	mov	r2, r3
 8011550:	683b      	ldr	r3, [r7, #0]
 8011552:	4413      	add	r3, r2
 8011554:	88ba      	ldrh	r2, [r7, #4]
 8011556:	b2d2      	uxtb	r2, r2
 8011558:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 801155a:	88fb      	ldrh	r3, [r7, #6]
}
 801155c:	4618      	mov	r0, r3
 801155e:	3708      	adds	r7, #8
 8011560:	46bd      	mov	sp, r7
 8011562:	bd80      	pop	{r7, pc}
 8011564:	0801f8f4 	.word	0x0801f8f4
 8011568:	0801fb20 	.word	0x0801fb20
 801156c:	0801f970 	.word	0x0801f970

08011570 <dhcp_option_long>:

static u16_t
dhcp_option_long(u16_t options_out_len, u8_t *options, u32_t value)
{
 8011570:	b580      	push	{r7, lr}
 8011572:	b084      	sub	sp, #16
 8011574:	af00      	add	r7, sp, #0
 8011576:	4603      	mov	r3, r0
 8011578:	60b9      	str	r1, [r7, #8]
 801157a:	607a      	str	r2, [r7, #4]
 801157c:	81fb      	strh	r3, [r7, #14]
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 801157e:	89fb      	ldrh	r3, [r7, #14]
 8011580:	3304      	adds	r3, #4
 8011582:	2b44      	cmp	r3, #68	; 0x44
 8011584:	d906      	bls.n	8011594 <dhcp_option_long+0x24>
 8011586:	4b19      	ldr	r3, [pc, #100]	; (80115ec <dhcp_option_long+0x7c>)
 8011588:	f240 52b7 	movw	r2, #1463	; 0x5b7
 801158c:	4918      	ldr	r1, [pc, #96]	; (80115f0 <dhcp_option_long+0x80>)
 801158e:	4819      	ldr	r0, [pc, #100]	; (80115f4 <dhcp_option_long+0x84>)
 8011590:	f00c f8a2 	bl	801d6d8 <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	0e1a      	lsrs	r2, r3, #24
 8011598:	89fb      	ldrh	r3, [r7, #14]
 801159a:	1c59      	adds	r1, r3, #1
 801159c:	81f9      	strh	r1, [r7, #14]
 801159e:	4619      	mov	r1, r3
 80115a0:	68bb      	ldr	r3, [r7, #8]
 80115a2:	440b      	add	r3, r1
 80115a4:	b2d2      	uxtb	r2, r2
 80115a6:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	0c1a      	lsrs	r2, r3, #16
 80115ac:	89fb      	ldrh	r3, [r7, #14]
 80115ae:	1c59      	adds	r1, r3, #1
 80115b0:	81f9      	strh	r1, [r7, #14]
 80115b2:	4619      	mov	r1, r3
 80115b4:	68bb      	ldr	r3, [r7, #8]
 80115b6:	440b      	add	r3, r1
 80115b8:	b2d2      	uxtb	r2, r2
 80115ba:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 80115bc:	687b      	ldr	r3, [r7, #4]
 80115be:	0a1a      	lsrs	r2, r3, #8
 80115c0:	89fb      	ldrh	r3, [r7, #14]
 80115c2:	1c59      	adds	r1, r3, #1
 80115c4:	81f9      	strh	r1, [r7, #14]
 80115c6:	4619      	mov	r1, r3
 80115c8:	68bb      	ldr	r3, [r7, #8]
 80115ca:	440b      	add	r3, r1
 80115cc:	b2d2      	uxtb	r2, r2
 80115ce:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 80115d0:	89fb      	ldrh	r3, [r7, #14]
 80115d2:	1c5a      	adds	r2, r3, #1
 80115d4:	81fa      	strh	r2, [r7, #14]
 80115d6:	461a      	mov	r2, r3
 80115d8:	68bb      	ldr	r3, [r7, #8]
 80115da:	4413      	add	r3, r2
 80115dc:	687a      	ldr	r2, [r7, #4]
 80115de:	b2d2      	uxtb	r2, r2
 80115e0:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 80115e2:	89fb      	ldrh	r3, [r7, #14]
}
 80115e4:	4618      	mov	r0, r3
 80115e6:	3710      	adds	r7, #16
 80115e8:	46bd      	mov	sp, r7
 80115ea:	bd80      	pop	{r7, pc}
 80115ec:	0801f8f4 	.word	0x0801f8f4
 80115f0:	0801fb5c 	.word	0x0801fb5c
 80115f4:	0801f970 	.word	0x0801f970

080115f8 <dhcp_parse_reply>:
 * use that further on.
 *
 */
static err_t
dhcp_parse_reply(struct pbuf *p, struct dhcp *dhcp)
{
 80115f8:	b580      	push	{r7, lr}
 80115fa:	b090      	sub	sp, #64	; 0x40
 80115fc:	af00      	add	r7, sp, #0
 80115fe:	6078      	str	r0, [r7, #4]
 8011600:	6039      	str	r1, [r7, #0]
  u16_t offset;
  u16_t offset_max;
  u16_t options_idx;
  u16_t options_idx_max;
  struct pbuf *q;
  int parse_file_as_options = 0;
 8011602:	2300      	movs	r3, #0
 8011604:	62fb      	str	r3, [r7, #44]	; 0x2c
  int parse_sname_as_options = 0;
 8011606:	2300      	movs	r3, #0
 8011608:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

  LWIP_UNUSED_ARG(dhcp);

  /* clear received options */
  dhcp_clear_all_options(dhcp);
 801160a:	2208      	movs	r2, #8
 801160c:	2100      	movs	r1, #0
 801160e:	48be      	ldr	r0, [pc, #760]	; (8011908 <dhcp_parse_reply+0x310>)
 8011610:	f00b fc1f 	bl	801ce52 <memset>
  /* check that beginning of dhcp_msg (up to and including chaddr) is in first pbuf */
  if (p->len < DHCP_SNAME_OFS) {
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	895b      	ldrh	r3, [r3, #10]
 8011618:	2b2b      	cmp	r3, #43	; 0x2b
 801161a:	d802      	bhi.n	8011622 <dhcp_parse_reply+0x2a>
    return ERR_BUF;
 801161c:	f06f 0301 	mvn.w	r3, #1
 8011620:	e2a8      	b.n	8011b74 <dhcp_parse_reply+0x57c>
  }
  msg_in = (struct dhcp_msg *)p->payload;
 8011622:	687b      	ldr	r3, [r7, #4]
 8011624:	685b      	ldr	r3, [r3, #4]
 8011626:	61bb      	str	r3, [r7, #24]
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* parse options */

  /* start with options field */
  options_idx = DHCP_OPTIONS_OFS;
 8011628:	23f0      	movs	r3, #240	; 0xf0
 801162a:	86fb      	strh	r3, [r7, #54]	; 0x36
  /* parse options to the end of the received packet */
  options_idx_max = p->tot_len;
 801162c:	687b      	ldr	r3, [r7, #4]
 801162e:	891b      	ldrh	r3, [r3, #8]
 8011630:	86bb      	strh	r3, [r7, #52]	; 0x34
again:
  q = p;
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	633b      	str	r3, [r7, #48]	; 0x30
  while ((q != NULL) && (options_idx >= q->len)) {
 8011636:	e00c      	b.n	8011652 <dhcp_parse_reply+0x5a>
    options_idx = (u16_t)(options_idx - q->len);
 8011638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801163a:	895b      	ldrh	r3, [r3, #10]
 801163c:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 801163e:	1ad3      	subs	r3, r2, r3
 8011640:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = (u16_t)(options_idx_max - q->len);
 8011642:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011644:	895b      	ldrh	r3, [r3, #10]
 8011646:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8011648:	1ad3      	subs	r3, r2, r3
 801164a:	86bb      	strh	r3, [r7, #52]	; 0x34
    q = q->next;
 801164c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801164e:	681b      	ldr	r3, [r3, #0]
 8011650:	633b      	str	r3, [r7, #48]	; 0x30
  while ((q != NULL) && (options_idx >= q->len)) {
 8011652:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011654:	2b00      	cmp	r3, #0
 8011656:	d004      	beq.n	8011662 <dhcp_parse_reply+0x6a>
 8011658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801165a:	895b      	ldrh	r3, [r3, #10]
 801165c:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 801165e:	429a      	cmp	r2, r3
 8011660:	d2ea      	bcs.n	8011638 <dhcp_parse_reply+0x40>
  }
  if (q == NULL) {
 8011662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011664:	2b00      	cmp	r3, #0
 8011666:	d102      	bne.n	801166e <dhcp_parse_reply+0x76>
    return ERR_BUF;
 8011668:	f06f 0301 	mvn.w	r3, #1
 801166c:	e282      	b.n	8011b74 <dhcp_parse_reply+0x57c>
  }
  offset = options_idx;
 801166e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8011670:	877b      	strh	r3, [r7, #58]	; 0x3a
  offset_max = options_idx_max;
 8011672:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8011674:	873b      	strh	r3, [r7, #56]	; 0x38
  options = (u8_t *)q->payload;
 8011676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011678:	685b      	ldr	r3, [r3, #4]
 801167a:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* at least 1 byte to read and no end marker, then at least 3 bytes to read? */
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 801167c:	e23a      	b.n	8011af4 <dhcp_parse_reply+0x4fc>
    u8_t op = options[offset];
 801167e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8011680:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011682:	4413      	add	r3, r2
 8011684:	781b      	ldrb	r3, [r3, #0]
 8011686:	75fb      	strb	r3, [r7, #23]
    u8_t len;
    u8_t decode_len = 0;
 8011688:	2300      	movs	r3, #0
 801168a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    int decode_idx = -1;
 801168e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011692:	623b      	str	r3, [r7, #32]
    u16_t val_offset = (u16_t)(offset + 2);
 8011694:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8011696:	3302      	adds	r3, #2
 8011698:	83fb      	strh	r3, [r7, #30]
    if (val_offset < offset) {
 801169a:	8bfa      	ldrh	r2, [r7, #30]
 801169c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801169e:	429a      	cmp	r2, r3
 80116a0:	d202      	bcs.n	80116a8 <dhcp_parse_reply+0xb0>
      /* overflow */
      return ERR_BUF;
 80116a2:	f06f 0301 	mvn.w	r3, #1
 80116a6:	e265      	b.n	8011b74 <dhcp_parse_reply+0x57c>
    }
    /* len byte might be in the next pbuf */
    if ((offset + 1) < q->len) {
 80116a8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80116aa:	3301      	adds	r3, #1
 80116ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80116ae:	8952      	ldrh	r2, [r2, #10]
 80116b0:	4293      	cmp	r3, r2
 80116b2:	da07      	bge.n	80116c4 <dhcp_parse_reply+0xcc>
      len = options[offset + 1];
 80116b4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80116b6:	3301      	adds	r3, #1
 80116b8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80116ba:	4413      	add	r3, r2
 80116bc:	781b      	ldrb	r3, [r3, #0]
 80116be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80116c2:	e00b      	b.n	80116dc <dhcp_parse_reply+0xe4>
    } else {
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 80116c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116c6:	681b      	ldr	r3, [r3, #0]
 80116c8:	2b00      	cmp	r3, #0
 80116ca:	d004      	beq.n	80116d6 <dhcp_parse_reply+0xde>
 80116cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116ce:	681b      	ldr	r3, [r3, #0]
 80116d0:	685b      	ldr	r3, [r3, #4]
 80116d2:	781b      	ldrb	r3, [r3, #0]
 80116d4:	e000      	b.n	80116d8 <dhcp_parse_reply+0xe0>
 80116d6:	2300      	movs	r3, #0
 80116d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
    /* LWIP_DEBUGF(DHCP_DEBUG, ("msg_offset=%"U16_F", q->len=%"U16_F, msg_offset, q->len)); */
    decode_len = len;
 80116dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80116e0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    switch (op) {
 80116e4:	7dfb      	ldrb	r3, [r7, #23]
 80116e6:	2b3b      	cmp	r3, #59	; 0x3b
 80116e8:	f200 812d 	bhi.w	8011946 <dhcp_parse_reply+0x34e>
 80116ec:	a201      	add	r2, pc, #4	; (adr r2, 80116f4 <dhcp_parse_reply+0xfc>)
 80116ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80116f2:	bf00      	nop
 80116f4:	080117e5 	.word	0x080117e5
 80116f8:	080117f5 	.word	0x080117f5
 80116fc:	08011947 	.word	0x08011947
 8011700:	08011817 	.word	0x08011817
 8011704:	08011947 	.word	0x08011947
 8011708:	08011947 	.word	0x08011947
 801170c:	08011947 	.word	0x08011947
 8011710:	08011947 	.word	0x08011947
 8011714:	08011947 	.word	0x08011947
 8011718:	08011947 	.word	0x08011947
 801171c:	08011947 	.word	0x08011947
 8011720:	08011947 	.word	0x08011947
 8011724:	08011947 	.word	0x08011947
 8011728:	08011947 	.word	0x08011947
 801172c:	08011947 	.word	0x08011947
 8011730:	08011947 	.word	0x08011947
 8011734:	08011947 	.word	0x08011947
 8011738:	08011947 	.word	0x08011947
 801173c:	08011947 	.word	0x08011947
 8011740:	08011947 	.word	0x08011947
 8011744:	08011947 	.word	0x08011947
 8011748:	08011947 	.word	0x08011947
 801174c:	08011947 	.word	0x08011947
 8011750:	08011947 	.word	0x08011947
 8011754:	08011947 	.word	0x08011947
 8011758:	08011947 	.word	0x08011947
 801175c:	08011947 	.word	0x08011947
 8011760:	08011947 	.word	0x08011947
 8011764:	08011947 	.word	0x08011947
 8011768:	08011947 	.word	0x08011947
 801176c:	08011947 	.word	0x08011947
 8011770:	08011947 	.word	0x08011947
 8011774:	08011947 	.word	0x08011947
 8011778:	08011947 	.word	0x08011947
 801177c:	08011947 	.word	0x08011947
 8011780:	08011947 	.word	0x08011947
 8011784:	08011947 	.word	0x08011947
 8011788:	08011947 	.word	0x08011947
 801178c:	08011947 	.word	0x08011947
 8011790:	08011947 	.word	0x08011947
 8011794:	08011947 	.word	0x08011947
 8011798:	08011947 	.word	0x08011947
 801179c:	08011947 	.word	0x08011947
 80117a0:	08011947 	.word	0x08011947
 80117a4:	08011947 	.word	0x08011947
 80117a8:	08011947 	.word	0x08011947
 80117ac:	08011947 	.word	0x08011947
 80117b0:	08011947 	.word	0x08011947
 80117b4:	08011947 	.word	0x08011947
 80117b8:	08011947 	.word	0x08011947
 80117bc:	08011947 	.word	0x08011947
 80117c0:	08011843 	.word	0x08011843
 80117c4:	08011865 	.word	0x08011865
 80117c8:	080118a1 	.word	0x080118a1
 80117cc:	080118c3 	.word	0x080118c3
 80117d0:	08011947 	.word	0x08011947
 80117d4:	08011947 	.word	0x08011947
 80117d8:	08011947 	.word	0x08011947
 80117dc:	080118e5 	.word	0x080118e5
 80117e0:	08011925 	.word	0x08011925
      /* case(DHCP_OPTION_END): handled above */
      case (DHCP_OPTION_PAD):
        /* special option: no len encoded */
        decode_len = len = 0;
 80117e4:	2300      	movs	r3, #0
 80117e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80117ea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80117ee:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        /* will be increased below */
        break;
 80117f2:	e0ac      	b.n	801194e <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_SUBNET_MASK):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 80117f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80117f8:	2b04      	cmp	r3, #4
 80117fa:	d009      	beq.n	8011810 <dhcp_parse_reply+0x218>
 80117fc:	4b43      	ldr	r3, [pc, #268]	; (801190c <dhcp_parse_reply+0x314>)
 80117fe:	f240 622e 	movw	r2, #1582	; 0x62e
 8011802:	4943      	ldr	r1, [pc, #268]	; (8011910 <dhcp_parse_reply+0x318>)
 8011804:	4843      	ldr	r0, [pc, #268]	; (8011914 <dhcp_parse_reply+0x31c>)
 8011806:	f00b ff67 	bl	801d6d8 <iprintf>
 801180a:	f06f 0305 	mvn.w	r3, #5
 801180e:	e1b1      	b.n	8011b74 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_SUBNET_MASK;
 8011810:	2306      	movs	r3, #6
 8011812:	623b      	str	r3, [r7, #32]
        break;
 8011814:	e09b      	b.n	801194e <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_ROUTER):
        decode_len = 4; /* only copy the first given router */
 8011816:	2304      	movs	r3, #4
 8011818:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 801181c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8011820:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011824:	429a      	cmp	r2, r3
 8011826:	d209      	bcs.n	801183c <dhcp_parse_reply+0x244>
 8011828:	4b38      	ldr	r3, [pc, #224]	; (801190c <dhcp_parse_reply+0x314>)
 801182a:	f240 6233 	movw	r2, #1587	; 0x633
 801182e:	493a      	ldr	r1, [pc, #232]	; (8011918 <dhcp_parse_reply+0x320>)
 8011830:	4838      	ldr	r0, [pc, #224]	; (8011914 <dhcp_parse_reply+0x31c>)
 8011832:	f00b ff51 	bl	801d6d8 <iprintf>
 8011836:	f06f 0305 	mvn.w	r3, #5
 801183a:	e19b      	b.n	8011b74 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_ROUTER;
 801183c:	2307      	movs	r3, #7
 801183e:	623b      	str	r3, [r7, #32]
        break;
 8011840:	e085      	b.n	801194e <dhcp_parse_reply+0x356>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
        decode_idx = DHCP_OPTION_IDX_DNS_SERVER;
        break;
#endif /* LWIP_DHCP_PROVIDE_DNS_SERVERS */
      case (DHCP_OPTION_LEASE_TIME):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8011842:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011846:	2b04      	cmp	r3, #4
 8011848:	d009      	beq.n	801185e <dhcp_parse_reply+0x266>
 801184a:	4b30      	ldr	r3, [pc, #192]	; (801190c <dhcp_parse_reply+0x314>)
 801184c:	f240 6241 	movw	r2, #1601	; 0x641
 8011850:	492f      	ldr	r1, [pc, #188]	; (8011910 <dhcp_parse_reply+0x318>)
 8011852:	4830      	ldr	r0, [pc, #192]	; (8011914 <dhcp_parse_reply+0x31c>)
 8011854:	f00b ff40 	bl	801d6d8 <iprintf>
 8011858:	f06f 0305 	mvn.w	r3, #5
 801185c:	e18a      	b.n	8011b74 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_LEASE_TIME;
 801185e:	2303      	movs	r3, #3
 8011860:	623b      	str	r3, [r7, #32]
        break;
 8011862:	e074      	b.n	801194e <dhcp_parse_reply+0x356>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
        decode_idx = DHCP_OPTION_IDX_NTP_SERVER;
        break;
#endif /* LWIP_DHCP_GET_NTP_SRV*/
      case (DHCP_OPTION_OVERLOAD):
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 8011864:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011868:	2b01      	cmp	r3, #1
 801186a:	d009      	beq.n	8011880 <dhcp_parse_reply+0x288>
 801186c:	4b27      	ldr	r3, [pc, #156]	; (801190c <dhcp_parse_reply+0x314>)
 801186e:	f240 624f 	movw	r2, #1615	; 0x64f
 8011872:	492a      	ldr	r1, [pc, #168]	; (801191c <dhcp_parse_reply+0x324>)
 8011874:	4827      	ldr	r0, [pc, #156]	; (8011914 <dhcp_parse_reply+0x31c>)
 8011876:	f00b ff2f 	bl	801d6d8 <iprintf>
 801187a:	f06f 0305 	mvn.w	r3, #5
 801187e:	e179      	b.n	8011b74 <dhcp_parse_reply+0x57c>
        /* decode overload only in options, not in file/sname: invalid packet */
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 8011880:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8011882:	2bf0      	cmp	r3, #240	; 0xf0
 8011884:	d009      	beq.n	801189a <dhcp_parse_reply+0x2a2>
 8011886:	4b21      	ldr	r3, [pc, #132]	; (801190c <dhcp_parse_reply+0x314>)
 8011888:	f240 6251 	movw	r2, #1617	; 0x651
 801188c:	4924      	ldr	r1, [pc, #144]	; (8011920 <dhcp_parse_reply+0x328>)
 801188e:	4821      	ldr	r0, [pc, #132]	; (8011914 <dhcp_parse_reply+0x31c>)
 8011890:	f00b ff22 	bl	801d6d8 <iprintf>
 8011894:	f06f 0305 	mvn.w	r3, #5
 8011898:	e16c      	b.n	8011b74 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_OVERLOAD;
 801189a:	2300      	movs	r3, #0
 801189c:	623b      	str	r3, [r7, #32]
        break;
 801189e:	e056      	b.n	801194e <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_MESSAGE_TYPE):
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 80118a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80118a4:	2b01      	cmp	r3, #1
 80118a6:	d009      	beq.n	80118bc <dhcp_parse_reply+0x2c4>
 80118a8:	4b18      	ldr	r3, [pc, #96]	; (801190c <dhcp_parse_reply+0x314>)
 80118aa:	f240 6255 	movw	r2, #1621	; 0x655
 80118ae:	491b      	ldr	r1, [pc, #108]	; (801191c <dhcp_parse_reply+0x324>)
 80118b0:	4818      	ldr	r0, [pc, #96]	; (8011914 <dhcp_parse_reply+0x31c>)
 80118b2:	f00b ff11 	bl	801d6d8 <iprintf>
 80118b6:	f06f 0305 	mvn.w	r3, #5
 80118ba:	e15b      	b.n	8011b74 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_MSG_TYPE;
 80118bc:	2301      	movs	r3, #1
 80118be:	623b      	str	r3, [r7, #32]
        break;
 80118c0:	e045      	b.n	801194e <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_SERVER_ID):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 80118c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80118c6:	2b04      	cmp	r3, #4
 80118c8:	d009      	beq.n	80118de <dhcp_parse_reply+0x2e6>
 80118ca:	4b10      	ldr	r3, [pc, #64]	; (801190c <dhcp_parse_reply+0x314>)
 80118cc:	f240 6259 	movw	r2, #1625	; 0x659
 80118d0:	490f      	ldr	r1, [pc, #60]	; (8011910 <dhcp_parse_reply+0x318>)
 80118d2:	4810      	ldr	r0, [pc, #64]	; (8011914 <dhcp_parse_reply+0x31c>)
 80118d4:	f00b ff00 	bl	801d6d8 <iprintf>
 80118d8:	f06f 0305 	mvn.w	r3, #5
 80118dc:	e14a      	b.n	8011b74 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_SERVER_ID;
 80118de:	2302      	movs	r3, #2
 80118e0:	623b      	str	r3, [r7, #32]
        break;
 80118e2:	e034      	b.n	801194e <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_T1):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 80118e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80118e8:	2b04      	cmp	r3, #4
 80118ea:	d009      	beq.n	8011900 <dhcp_parse_reply+0x308>
 80118ec:	4b07      	ldr	r3, [pc, #28]	; (801190c <dhcp_parse_reply+0x314>)
 80118ee:	f240 625d 	movw	r2, #1629	; 0x65d
 80118f2:	4907      	ldr	r1, [pc, #28]	; (8011910 <dhcp_parse_reply+0x318>)
 80118f4:	4807      	ldr	r0, [pc, #28]	; (8011914 <dhcp_parse_reply+0x31c>)
 80118f6:	f00b feef 	bl	801d6d8 <iprintf>
 80118fa:	f06f 0305 	mvn.w	r3, #5
 80118fe:	e139      	b.n	8011b74 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_T1;
 8011900:	2304      	movs	r3, #4
 8011902:	623b      	str	r3, [r7, #32]
        break;
 8011904:	e023      	b.n	801194e <dhcp_parse_reply+0x356>
 8011906:	bf00      	nop
 8011908:	20008930 	.word	0x20008930
 801190c:	0801f8f4 	.word	0x0801f8f4
 8011910:	0801fb98 	.word	0x0801fb98
 8011914:	0801f970 	.word	0x0801f970
 8011918:	0801fba4 	.word	0x0801fba4
 801191c:	0801fbb8 	.word	0x0801fbb8
 8011920:	0801fbc4 	.word	0x0801fbc4
      case (DHCP_OPTION_T2):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8011924:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011928:	2b04      	cmp	r3, #4
 801192a:	d009      	beq.n	8011940 <dhcp_parse_reply+0x348>
 801192c:	4b93      	ldr	r3, [pc, #588]	; (8011b7c <dhcp_parse_reply+0x584>)
 801192e:	f240 6261 	movw	r2, #1633	; 0x661
 8011932:	4993      	ldr	r1, [pc, #588]	; (8011b80 <dhcp_parse_reply+0x588>)
 8011934:	4893      	ldr	r0, [pc, #588]	; (8011b84 <dhcp_parse_reply+0x58c>)
 8011936:	f00b fecf 	bl	801d6d8 <iprintf>
 801193a:	f06f 0305 	mvn.w	r3, #5
 801193e:	e119      	b.n	8011b74 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_T2;
 8011940:	2305      	movs	r3, #5
 8011942:	623b      	str	r3, [r7, #32]
        break;
 8011944:	e003      	b.n	801194e <dhcp_parse_reply+0x356>
      default:
        decode_len = 0;
 8011946:	2300      	movs	r3, #0
 8011948:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        LWIP_DEBUGF(DHCP_DEBUG, ("skipping option %"U16_F" in options\n", (u16_t)op));
        LWIP_HOOK_DHCP_PARSE_OPTION(ip_current_netif(), dhcp, dhcp->state, msg_in,
                                    dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE) ? (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE) : 0,
                                    op, len, q, val_offset);
        break;
 801194c:	bf00      	nop
    }
    if (op == DHCP_OPTION_PAD) {
 801194e:	7dfb      	ldrb	r3, [r7, #23]
 8011950:	2b00      	cmp	r3, #0
 8011952:	d103      	bne.n	801195c <dhcp_parse_reply+0x364>
      offset++;
 8011954:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8011956:	3301      	adds	r3, #1
 8011958:	877b      	strh	r3, [r7, #58]	; 0x3a
 801195a:	e0a1      	b.n	8011aa0 <dhcp_parse_reply+0x4a8>
    } else {
      if (offset + len + 2 > 0xFFFF) {
 801195c:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801195e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011962:	4413      	add	r3, r2
 8011964:	3302      	adds	r3, #2
 8011966:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801196a:	db02      	blt.n	8011972 <dhcp_parse_reply+0x37a>
        /* overflow */
        return ERR_BUF;
 801196c:	f06f 0301 	mvn.w	r3, #1
 8011970:	e100      	b.n	8011b74 <dhcp_parse_reply+0x57c>
      }
      offset = (u16_t)(offset + len + 2);
 8011972:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011976:	b29a      	uxth	r2, r3
 8011978:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801197a:	4413      	add	r3, r2
 801197c:	b29b      	uxth	r3, r3
 801197e:	3302      	adds	r3, #2
 8011980:	877b      	strh	r3, [r7, #58]	; 0x3a
      if (decode_len > 0) {
 8011982:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011986:	2b00      	cmp	r3, #0
 8011988:	f000 808a 	beq.w	8011aa0 <dhcp_parse_reply+0x4a8>
        u32_t value = 0;
 801198c:	2300      	movs	r3, #0
 801198e:	60bb      	str	r3, [r7, #8]
        u16_t copy_len;
decode_next:
        LWIP_ASSERT("check decode_idx", decode_idx >= 0 && decode_idx < DHCP_OPTION_IDX_MAX);
 8011990:	6a3b      	ldr	r3, [r7, #32]
 8011992:	2b00      	cmp	r3, #0
 8011994:	db02      	blt.n	801199c <dhcp_parse_reply+0x3a4>
 8011996:	6a3b      	ldr	r3, [r7, #32]
 8011998:	2b07      	cmp	r3, #7
 801199a:	dd06      	ble.n	80119aa <dhcp_parse_reply+0x3b2>
 801199c:	4b77      	ldr	r3, [pc, #476]	; (8011b7c <dhcp_parse_reply+0x584>)
 801199e:	f44f 62cf 	mov.w	r2, #1656	; 0x678
 80119a2:	4979      	ldr	r1, [pc, #484]	; (8011b88 <dhcp_parse_reply+0x590>)
 80119a4:	4877      	ldr	r0, [pc, #476]	; (8011b84 <dhcp_parse_reply+0x58c>)
 80119a6:	f00b fe97 	bl	801d6d8 <iprintf>
        if (!dhcp_option_given(dhcp, decode_idx)) {
 80119aa:	4a78      	ldr	r2, [pc, #480]	; (8011b8c <dhcp_parse_reply+0x594>)
 80119ac:	6a3b      	ldr	r3, [r7, #32]
 80119ae:	4413      	add	r3, r2
 80119b0:	781b      	ldrb	r3, [r3, #0]
 80119b2:	2b00      	cmp	r3, #0
 80119b4:	d174      	bne.n	8011aa0 <dhcp_parse_reply+0x4a8>
          copy_len = LWIP_MIN(decode_len, 4);
 80119b6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80119ba:	2b04      	cmp	r3, #4
 80119bc:	bf28      	it	cs
 80119be:	2304      	movcs	r3, #4
 80119c0:	b2db      	uxtb	r3, r3
 80119c2:	82bb      	strh	r3, [r7, #20]
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 80119c4:	8bfb      	ldrh	r3, [r7, #30]
 80119c6:	8aba      	ldrh	r2, [r7, #20]
 80119c8:	f107 0108 	add.w	r1, r7, #8
 80119cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80119ce:	f004 fc79 	bl	80162c4 <pbuf_copy_partial>
 80119d2:	4603      	mov	r3, r0
 80119d4:	461a      	mov	r2, r3
 80119d6:	8abb      	ldrh	r3, [r7, #20]
 80119d8:	4293      	cmp	r3, r2
 80119da:	d002      	beq.n	80119e2 <dhcp_parse_reply+0x3ea>
            return ERR_BUF;
 80119dc:	f06f 0301 	mvn.w	r3, #1
 80119e0:	e0c8      	b.n	8011b74 <dhcp_parse_reply+0x57c>
          }
          if (decode_len > 4) {
 80119e2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80119e6:	2b04      	cmp	r3, #4
 80119e8:	d933      	bls.n	8011a52 <dhcp_parse_reply+0x45a>
            /* decode more than one u32_t */
            u16_t next_val_offset;
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 80119ea:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80119ee:	f003 0303 	and.w	r3, r3, #3
 80119f2:	b2db      	uxtb	r3, r3
 80119f4:	2b00      	cmp	r3, #0
 80119f6:	d009      	beq.n	8011a0c <dhcp_parse_reply+0x414>
 80119f8:	4b60      	ldr	r3, [pc, #384]	; (8011b7c <dhcp_parse_reply+0x584>)
 80119fa:	f240 6281 	movw	r2, #1665	; 0x681
 80119fe:	4964      	ldr	r1, [pc, #400]	; (8011b90 <dhcp_parse_reply+0x598>)
 8011a00:	4860      	ldr	r0, [pc, #384]	; (8011b84 <dhcp_parse_reply+0x58c>)
 8011a02:	f00b fe69 	bl	801d6d8 <iprintf>
 8011a06:	f06f 0305 	mvn.w	r3, #5
 8011a0a:	e0b3      	b.n	8011b74 <dhcp_parse_reply+0x57c>
            dhcp_got_option(dhcp, decode_idx);
 8011a0c:	4a5f      	ldr	r2, [pc, #380]	; (8011b8c <dhcp_parse_reply+0x594>)
 8011a0e:	6a3b      	ldr	r3, [r7, #32]
 8011a10:	4413      	add	r3, r2
 8011a12:	2201      	movs	r2, #1
 8011a14:	701a      	strb	r2, [r3, #0]
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 8011a16:	68bb      	ldr	r3, [r7, #8]
 8011a18:	4618      	mov	r0, r3
 8011a1a:	f7fe fbfa 	bl	8010212 <lwip_htonl>
 8011a1e:	4601      	mov	r1, r0
 8011a20:	4a5c      	ldr	r2, [pc, #368]	; (8011b94 <dhcp_parse_reply+0x59c>)
 8011a22:	6a3b      	ldr	r3, [r7, #32]
 8011a24:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            decode_len = (u8_t)(decode_len - 4);
 8011a28:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011a2c:	3b04      	subs	r3, #4
 8011a2e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            next_val_offset = (u16_t)(val_offset + 4);
 8011a32:	8bfb      	ldrh	r3, [r7, #30]
 8011a34:	3304      	adds	r3, #4
 8011a36:	827b      	strh	r3, [r7, #18]
            if (next_val_offset < val_offset) {
 8011a38:	8a7a      	ldrh	r2, [r7, #18]
 8011a3a:	8bfb      	ldrh	r3, [r7, #30]
 8011a3c:	429a      	cmp	r2, r3
 8011a3e:	d202      	bcs.n	8011a46 <dhcp_parse_reply+0x44e>
              /* overflow */
              return ERR_BUF;
 8011a40:	f06f 0301 	mvn.w	r3, #1
 8011a44:	e096      	b.n	8011b74 <dhcp_parse_reply+0x57c>
            }
            val_offset = next_val_offset;
 8011a46:	8a7b      	ldrh	r3, [r7, #18]
 8011a48:	83fb      	strh	r3, [r7, #30]
            decode_idx++;
 8011a4a:	6a3b      	ldr	r3, [r7, #32]
 8011a4c:	3301      	adds	r3, #1
 8011a4e:	623b      	str	r3, [r7, #32]
            goto decode_next;
 8011a50:	e79e      	b.n	8011990 <dhcp_parse_reply+0x398>
          } else if (decode_len == 4) {
 8011a52:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011a56:	2b04      	cmp	r3, #4
 8011a58:	d106      	bne.n	8011a68 <dhcp_parse_reply+0x470>
            value = lwip_ntohl(value);
 8011a5a:	68bb      	ldr	r3, [r7, #8]
 8011a5c:	4618      	mov	r0, r3
 8011a5e:	f7fe fbd8 	bl	8010212 <lwip_htonl>
 8011a62:	4603      	mov	r3, r0
 8011a64:	60bb      	str	r3, [r7, #8]
 8011a66:	e011      	b.n	8011a8c <dhcp_parse_reply+0x494>
          } else {
            LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 8011a68:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011a6c:	2b01      	cmp	r3, #1
 8011a6e:	d009      	beq.n	8011a84 <dhcp_parse_reply+0x48c>
 8011a70:	4b42      	ldr	r3, [pc, #264]	; (8011b7c <dhcp_parse_reply+0x584>)
 8011a72:	f44f 62d2 	mov.w	r2, #1680	; 0x690
 8011a76:	4948      	ldr	r1, [pc, #288]	; (8011b98 <dhcp_parse_reply+0x5a0>)
 8011a78:	4842      	ldr	r0, [pc, #264]	; (8011b84 <dhcp_parse_reply+0x58c>)
 8011a7a:	f00b fe2d 	bl	801d6d8 <iprintf>
 8011a7e:	f06f 0305 	mvn.w	r3, #5
 8011a82:	e077      	b.n	8011b74 <dhcp_parse_reply+0x57c>
            value = ((u8_t *)&value)[0];
 8011a84:	f107 0308 	add.w	r3, r7, #8
 8011a88:	781b      	ldrb	r3, [r3, #0]
 8011a8a:	60bb      	str	r3, [r7, #8]
          }
          dhcp_got_option(dhcp, decode_idx);
 8011a8c:	4a3f      	ldr	r2, [pc, #252]	; (8011b8c <dhcp_parse_reply+0x594>)
 8011a8e:	6a3b      	ldr	r3, [r7, #32]
 8011a90:	4413      	add	r3, r2
 8011a92:	2201      	movs	r2, #1
 8011a94:	701a      	strb	r2, [r3, #0]
          dhcp_set_option_value(dhcp, decode_idx, value);
 8011a96:	68ba      	ldr	r2, [r7, #8]
 8011a98:	493e      	ldr	r1, [pc, #248]	; (8011b94 <dhcp_parse_reply+0x59c>)
 8011a9a:	6a3b      	ldr	r3, [r7, #32]
 8011a9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        }
      }
    }
    if (offset >= q->len) {
 8011aa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011aa2:	895b      	ldrh	r3, [r3, #10]
 8011aa4:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8011aa6:	429a      	cmp	r2, r3
 8011aa8:	d324      	bcc.n	8011af4 <dhcp_parse_reply+0x4fc>
      offset = (u16_t)(offset - q->len);
 8011aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011aac:	895b      	ldrh	r3, [r3, #10]
 8011aae:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8011ab0:	1ad3      	subs	r3, r2, r3
 8011ab2:	877b      	strh	r3, [r7, #58]	; 0x3a
      offset_max = (u16_t)(offset_max - q->len);
 8011ab4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ab6:	895b      	ldrh	r3, [r3, #10]
 8011ab8:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8011aba:	1ad3      	subs	r3, r2, r3
 8011abc:	873b      	strh	r3, [r7, #56]	; 0x38
      if (offset < offset_max) {
 8011abe:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8011ac0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8011ac2:	429a      	cmp	r2, r3
 8011ac4:	d213      	bcs.n	8011aee <dhcp_parse_reply+0x4f6>
        q = q->next;
 8011ac6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ac8:	681b      	ldr	r3, [r3, #0]
 8011aca:	633b      	str	r3, [r7, #48]	; 0x30
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 8011acc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ace:	2b00      	cmp	r3, #0
 8011ad0:	d109      	bne.n	8011ae6 <dhcp_parse_reply+0x4ee>
 8011ad2:	4b2a      	ldr	r3, [pc, #168]	; (8011b7c <dhcp_parse_reply+0x584>)
 8011ad4:	f240 629d 	movw	r2, #1693	; 0x69d
 8011ad8:	4930      	ldr	r1, [pc, #192]	; (8011b9c <dhcp_parse_reply+0x5a4>)
 8011ada:	482a      	ldr	r0, [pc, #168]	; (8011b84 <dhcp_parse_reply+0x58c>)
 8011adc:	f00b fdfc 	bl	801d6d8 <iprintf>
 8011ae0:	f06f 0305 	mvn.w	r3, #5
 8011ae4:	e046      	b.n	8011b74 <dhcp_parse_reply+0x57c>
        options = (u8_t *)q->payload;
 8011ae6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ae8:	685b      	ldr	r3, [r3, #4]
 8011aea:	63fb      	str	r3, [r7, #60]	; 0x3c
 8011aec:	e002      	b.n	8011af4 <dhcp_parse_reply+0x4fc>
      } else {
        /* We've run out of bytes, probably no end marker. Don't proceed. */
        return ERR_BUF;
 8011aee:	f06f 0301 	mvn.w	r3, #1
 8011af2:	e03f      	b.n	8011b74 <dhcp_parse_reply+0x57c>
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 8011af4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011af6:	2b00      	cmp	r3, #0
 8011af8:	d00a      	beq.n	8011b10 <dhcp_parse_reply+0x518>
 8011afa:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8011afc:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8011afe:	429a      	cmp	r2, r3
 8011b00:	d206      	bcs.n	8011b10 <dhcp_parse_reply+0x518>
 8011b02:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8011b04:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011b06:	4413      	add	r3, r2
 8011b08:	781b      	ldrb	r3, [r3, #0]
 8011b0a:	2bff      	cmp	r3, #255	; 0xff
 8011b0c:	f47f adb7 	bne.w	801167e <dhcp_parse_reply+0x86>
      }
    }
  }
  /* is this an overloaded message? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_OVERLOAD)) {
 8011b10:	4b1e      	ldr	r3, [pc, #120]	; (8011b8c <dhcp_parse_reply+0x594>)
 8011b12:	781b      	ldrb	r3, [r3, #0]
 8011b14:	2b00      	cmp	r3, #0
 8011b16:	d018      	beq.n	8011b4a <dhcp_parse_reply+0x552>
    u32_t overload = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 8011b18:	4b1e      	ldr	r3, [pc, #120]	; (8011b94 <dhcp_parse_reply+0x59c>)
 8011b1a:	681b      	ldr	r3, [r3, #0]
 8011b1c:	60fb      	str	r3, [r7, #12]
    dhcp_clear_option(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 8011b1e:	4b1b      	ldr	r3, [pc, #108]	; (8011b8c <dhcp_parse_reply+0x594>)
 8011b20:	2200      	movs	r2, #0
 8011b22:	701a      	strb	r2, [r3, #0]
    if (overload == DHCP_OVERLOAD_FILE) {
 8011b24:	68fb      	ldr	r3, [r7, #12]
 8011b26:	2b01      	cmp	r3, #1
 8011b28:	d102      	bne.n	8011b30 <dhcp_parse_reply+0x538>
      parse_file_as_options = 1;
 8011b2a:	2301      	movs	r3, #1
 8011b2c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011b2e:	e00c      	b.n	8011b4a <dhcp_parse_reply+0x552>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded file field\n"));
    } else if (overload == DHCP_OVERLOAD_SNAME) {
 8011b30:	68fb      	ldr	r3, [r7, #12]
 8011b32:	2b02      	cmp	r3, #2
 8011b34:	d102      	bne.n	8011b3c <dhcp_parse_reply+0x544>
      parse_sname_as_options = 1;
 8011b36:	2301      	movs	r3, #1
 8011b38:	62bb      	str	r3, [r7, #40]	; 0x28
 8011b3a:	e006      	b.n	8011b4a <dhcp_parse_reply+0x552>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded sname field\n"));
    } else if (overload == DHCP_OVERLOAD_SNAME_FILE) {
 8011b3c:	68fb      	ldr	r3, [r7, #12]
 8011b3e:	2b03      	cmp	r3, #3
 8011b40:	d103      	bne.n	8011b4a <dhcp_parse_reply+0x552>
      parse_sname_as_options = 1;
 8011b42:	2301      	movs	r3, #1
 8011b44:	62bb      	str	r3, [r7, #40]	; 0x28
      parse_file_as_options = 1;
 8011b46:	2301      	movs	r3, #1
 8011b48:	62fb      	str	r3, [r7, #44]	; 0x2c
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded sname and file field\n"));
    } else {
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("invalid overload option: %d\n", (int)overload));
    }
  }
  if (parse_file_as_options) {
 8011b4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b4c:	2b00      	cmp	r3, #0
 8011b4e:	d006      	beq.n	8011b5e <dhcp_parse_reply+0x566>
    /* if both are overloaded, parse file first and then sname (RFC 2131 ch. 4.1) */
    parse_file_as_options = 0;
 8011b50:	2300      	movs	r3, #0
 8011b52:	62fb      	str	r3, [r7, #44]	; 0x2c
    options_idx = DHCP_FILE_OFS;
 8011b54:	236c      	movs	r3, #108	; 0x6c
 8011b56:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = DHCP_FILE_OFS + DHCP_FILE_LEN;
 8011b58:	23ec      	movs	r3, #236	; 0xec
 8011b5a:	86bb      	strh	r3, [r7, #52]	; 0x34
#if LWIP_DHCP_BOOTP_FILE
    file_overloaded = 1;
#endif
    goto again;
 8011b5c:	e569      	b.n	8011632 <dhcp_parse_reply+0x3a>
  } else if (parse_sname_as_options) {
 8011b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b60:	2b00      	cmp	r3, #0
 8011b62:	d006      	beq.n	8011b72 <dhcp_parse_reply+0x57a>
    parse_sname_as_options = 0;
 8011b64:	2300      	movs	r3, #0
 8011b66:	62bb      	str	r3, [r7, #40]	; 0x28
    options_idx = DHCP_SNAME_OFS;
 8011b68:	232c      	movs	r3, #44	; 0x2c
 8011b6a:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = DHCP_SNAME_OFS + DHCP_SNAME_LEN;
 8011b6c:	236c      	movs	r3, #108	; 0x6c
 8011b6e:	86bb      	strh	r3, [r7, #52]	; 0x34
    goto again;
 8011b70:	e55f      	b.n	8011632 <dhcp_parse_reply+0x3a>
    }
    /* make sure the string is really NULL-terminated */
    dhcp->boot_file_name[DHCP_FILE_LEN-1] = 0;
  }
#endif /* LWIP_DHCP_BOOTP_FILE */ 
  return ERR_OK;
 8011b72:	2300      	movs	r3, #0
}
 8011b74:	4618      	mov	r0, r3
 8011b76:	3740      	adds	r7, #64	; 0x40
 8011b78:	46bd      	mov	sp, r7
 8011b7a:	bd80      	pop	{r7, pc}
 8011b7c:	0801f8f4 	.word	0x0801f8f4
 8011b80:	0801fb98 	.word	0x0801fb98
 8011b84:	0801f970 	.word	0x0801f970
 8011b88:	0801fbdc 	.word	0x0801fbdc
 8011b8c:	20008930 	.word	0x20008930
 8011b90:	0801fbf0 	.word	0x0801fbf0
 8011b94:	20008938 	.word	0x20008938
 8011b98:	0801fc08 	.word	0x0801fc08
 8011b9c:	0801fc1c 	.word	0x0801fc1c

08011ba0 <dhcp_recv>:
/**
 * If an incoming DHCP message is in response to us, then trigger the state machine
 */
static void
dhcp_recv(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 8011ba0:	b580      	push	{r7, lr}
 8011ba2:	b08a      	sub	sp, #40	; 0x28
 8011ba4:	af00      	add	r7, sp, #0
 8011ba6:	60f8      	str	r0, [r7, #12]
 8011ba8:	60b9      	str	r1, [r7, #8]
 8011baa:	607a      	str	r2, [r7, #4]
 8011bac:	603b      	str	r3, [r7, #0]
  struct netif *netif = ip_current_input_netif();
 8011bae:	4b5f      	ldr	r3, [pc, #380]	; (8011d2c <dhcp_recv+0x18c>)
 8011bb0:	685b      	ldr	r3, [r3, #4]
 8011bb2:	623b      	str	r3, [r7, #32]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8011bb4:	6a3b      	ldr	r3, [r7, #32]
 8011bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011bb8:	61fb      	str	r3, [r7, #28]
  struct dhcp_msg *reply_msg = (struct dhcp_msg *)p->payload;
 8011bba:	687b      	ldr	r3, [r7, #4]
 8011bbc:	685b      	ldr	r3, [r3, #4]
 8011bbe:	61bb      	str	r3, [r7, #24]
  struct dhcp_msg *msg_in;

  LWIP_UNUSED_ARG(arg);

  /* Caught DHCP message from netif that does not have DHCP enabled? -> not interested */
  if ((dhcp == NULL) || (dhcp->pcb_allocated == 0)) {
 8011bc0:	69fb      	ldr	r3, [r7, #28]
 8011bc2:	2b00      	cmp	r3, #0
 8011bc4:	f000 809d 	beq.w	8011d02 <dhcp_recv+0x162>
 8011bc8:	69fb      	ldr	r3, [r7, #28]
 8011bca:	791b      	ldrb	r3, [r3, #4]
 8011bcc:	2b00      	cmp	r3, #0
 8011bce:	f000 8098 	beq.w	8011d02 <dhcp_recv+0x162>
  /* prevent warnings about unused arguments */
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(addr);
  LWIP_UNUSED_ARG(port);

  if (p->len < DHCP_MIN_REPLY_LEN) {
 8011bd2:	687b      	ldr	r3, [r7, #4]
 8011bd4:	895b      	ldrh	r3, [r3, #10]
 8011bd6:	2b2b      	cmp	r3, #43	; 0x2b
 8011bd8:	f240 8095 	bls.w	8011d06 <dhcp_recv+0x166>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("DHCP reply message or pbuf too short\n"));
    goto free_pbuf_and_return;
  }

  if (reply_msg->op != DHCP_BOOTREPLY) {
 8011bdc:	69bb      	ldr	r3, [r7, #24]
 8011bde:	781b      	ldrb	r3, [r3, #0]
 8011be0:	2b02      	cmp	r3, #2
 8011be2:	f040 8092 	bne.w	8011d0a <dhcp_recv+0x16a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("not a DHCP reply message, but type %"U16_F"\n", (u16_t)reply_msg->op));
    goto free_pbuf_and_return;
  }
  /* iterate through hardware address and match against DHCP message */
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8011be6:	2300      	movs	r3, #0
 8011be8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8011bec:	e012      	b.n	8011c14 <dhcp_recv+0x74>
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 8011bee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011bf2:	6a3a      	ldr	r2, [r7, #32]
 8011bf4:	4413      	add	r3, r2
 8011bf6:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 8011bfa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011bfe:	69b9      	ldr	r1, [r7, #24]
 8011c00:	440b      	add	r3, r1
 8011c02:	7f1b      	ldrb	r3, [r3, #28]
 8011c04:	429a      	cmp	r2, r3
 8011c06:	f040 8082 	bne.w	8011d0e <dhcp_recv+0x16e>
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8011c0a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011c0e:	3301      	adds	r3, #1
 8011c10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8011c14:	6a3b      	ldr	r3, [r7, #32]
 8011c16:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8011c1a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8011c1e:	429a      	cmp	r2, r3
 8011c20:	d203      	bcs.n	8011c2a <dhcp_recv+0x8a>
 8011c22:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011c26:	2b05      	cmp	r3, #5
 8011c28:	d9e1      	bls.n	8011bee <dhcp_recv+0x4e>
                   (u16_t)i, (u16_t)netif->hwaddr[i], (u16_t)i, (u16_t)reply_msg->chaddr[i]));
      goto free_pbuf_and_return;
    }
  }
  /* match transaction ID against what we expected */
  if (lwip_ntohl(reply_msg->xid) != dhcp->xid) {
 8011c2a:	69bb      	ldr	r3, [r7, #24]
 8011c2c:	685b      	ldr	r3, [r3, #4]
 8011c2e:	4618      	mov	r0, r3
 8011c30:	f7fe faef 	bl	8010212 <lwip_htonl>
 8011c34:	4602      	mov	r2, r0
 8011c36:	69fb      	ldr	r3, [r7, #28]
 8011c38:	681b      	ldr	r3, [r3, #0]
 8011c3a:	429a      	cmp	r2, r3
 8011c3c:	d169      	bne.n	8011d12 <dhcp_recv+0x172>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("transaction id mismatch reply_msg->xid(%"X32_F")!=dhcp->xid(%"X32_F")\n", lwip_ntohl(reply_msg->xid), dhcp->xid));
    goto free_pbuf_and_return;
  }
  /* option fields could be unfold? */
  if (dhcp_parse_reply(p, dhcp) != ERR_OK) {
 8011c3e:	69f9      	ldr	r1, [r7, #28]
 8011c40:	6878      	ldr	r0, [r7, #4]
 8011c42:	f7ff fcd9 	bl	80115f8 <dhcp_parse_reply>
 8011c46:	4603      	mov	r3, r0
 8011c48:	2b00      	cmp	r3, #0
 8011c4a:	d164      	bne.n	8011d16 <dhcp_recv+0x176>
    goto free_pbuf_and_return;
  }

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("searching DHCP_OPTION_MESSAGE_TYPE\n"));
  /* obtain pointer to DHCP message type */
  if (!dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE)) {
 8011c4c:	4b38      	ldr	r3, [pc, #224]	; (8011d30 <dhcp_recv+0x190>)
 8011c4e:	785b      	ldrb	r3, [r3, #1]
 8011c50:	2b00      	cmp	r3, #0
 8011c52:	d062      	beq.n	8011d1a <dhcp_recv+0x17a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("DHCP_OPTION_MESSAGE_TYPE option not found\n"));
    goto free_pbuf_and_return;
  }

  msg_in = (struct dhcp_msg *)p->payload;
 8011c54:	687b      	ldr	r3, [r7, #4]
 8011c56:	685b      	ldr	r3, [r3, #4]
 8011c58:	617b      	str	r3, [r7, #20]
  /* read DHCP message type */
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 8011c5a:	4b36      	ldr	r3, [pc, #216]	; (8011d34 <dhcp_recv+0x194>)
 8011c5c:	685b      	ldr	r3, [r3, #4]
 8011c5e:	74fb      	strb	r3, [r7, #19]
  /* message type is DHCP ACK? */
  if (msg_type == DHCP_ACK) {
 8011c60:	7cfb      	ldrb	r3, [r7, #19]
 8011c62:	2b05      	cmp	r3, #5
 8011c64:	d12a      	bne.n	8011cbc <dhcp_recv+0x11c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_ACK received\n"));
    /* in requesting state? */
    if (dhcp->state == DHCP_STATE_REQUESTING) {
 8011c66:	69fb      	ldr	r3, [r7, #28]
 8011c68:	795b      	ldrb	r3, [r3, #5]
 8011c6a:	2b01      	cmp	r3, #1
 8011c6c:	d112      	bne.n	8011c94 <dhcp_recv+0xf4>
      dhcp_handle_ack(netif, msg_in);
 8011c6e:	6979      	ldr	r1, [r7, #20]
 8011c70:	6a38      	ldr	r0, [r7, #32]
 8011c72:	f7fe fe05 	bl	8010880 <dhcp_handle_ack>
#if DHCP_DOES_ARP_CHECK
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 8011c76:	6a3b      	ldr	r3, [r7, #32]
 8011c78:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8011c7c:	f003 0308 	and.w	r3, r3, #8
 8011c80:	2b00      	cmp	r3, #0
 8011c82:	d003      	beq.n	8011c8c <dhcp_recv+0xec>
        /* check if the acknowledged lease address is already in use */
        dhcp_check(netif);
 8011c84:	6a38      	ldr	r0, [r7, #32]
 8011c86:	f7fe fb73 	bl	8010370 <dhcp_check>
 8011c8a:	e047      	b.n	8011d1c <dhcp_recv+0x17c>
      } else {
        /* bind interface to the acknowledged lease address */
        dhcp_bind(netif);
 8011c8c:	6a38      	ldr	r0, [r7, #32]
 8011c8e:	f7ff f867 	bl	8010d60 <dhcp_bind>
 8011c92:	e043      	b.n	8011d1c <dhcp_recv+0x17c>
      /* bind interface to the acknowledged lease address */
      dhcp_bind(netif);
#endif
    }
    /* already bound to the given lease address? */
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 8011c94:	69fb      	ldr	r3, [r7, #28]
 8011c96:	795b      	ldrb	r3, [r3, #5]
 8011c98:	2b03      	cmp	r3, #3
 8011c9a:	d007      	beq.n	8011cac <dhcp_recv+0x10c>
 8011c9c:	69fb      	ldr	r3, [r7, #28]
 8011c9e:	795b      	ldrb	r3, [r3, #5]
 8011ca0:	2b04      	cmp	r3, #4
 8011ca2:	d003      	beq.n	8011cac <dhcp_recv+0x10c>
             (dhcp->state == DHCP_STATE_RENEWING)) {
 8011ca4:	69fb      	ldr	r3, [r7, #28]
 8011ca6:	795b      	ldrb	r3, [r3, #5]
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 8011ca8:	2b05      	cmp	r3, #5
 8011caa:	d137      	bne.n	8011d1c <dhcp_recv+0x17c>
      dhcp_handle_ack(netif, msg_in);
 8011cac:	6979      	ldr	r1, [r7, #20]
 8011cae:	6a38      	ldr	r0, [r7, #32]
 8011cb0:	f7fe fde6 	bl	8010880 <dhcp_handle_ack>
      dhcp_bind(netif);
 8011cb4:	6a38      	ldr	r0, [r7, #32]
 8011cb6:	f7ff f853 	bl	8010d60 <dhcp_bind>
 8011cba:	e02f      	b.n	8011d1c <dhcp_recv+0x17c>
    }
  }
  /* received a DHCP_NAK in appropriate state? */
  else if ((msg_type == DHCP_NAK) &&
 8011cbc:	7cfb      	ldrb	r3, [r7, #19]
 8011cbe:	2b06      	cmp	r3, #6
 8011cc0:	d113      	bne.n	8011cea <dhcp_recv+0x14a>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 8011cc2:	69fb      	ldr	r3, [r7, #28]
 8011cc4:	795b      	ldrb	r3, [r3, #5]
  else if ((msg_type == DHCP_NAK) &&
 8011cc6:	2b03      	cmp	r3, #3
 8011cc8:	d00b      	beq.n	8011ce2 <dhcp_recv+0x142>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 8011cca:	69fb      	ldr	r3, [r7, #28]
 8011ccc:	795b      	ldrb	r3, [r3, #5]
 8011cce:	2b01      	cmp	r3, #1
 8011cd0:	d007      	beq.n	8011ce2 <dhcp_recv+0x142>
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 8011cd2:	69fb      	ldr	r3, [r7, #28]
 8011cd4:	795b      	ldrb	r3, [r3, #5]
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 8011cd6:	2b04      	cmp	r3, #4
 8011cd8:	d003      	beq.n	8011ce2 <dhcp_recv+0x142>
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 8011cda:	69fb      	ldr	r3, [r7, #28]
 8011cdc:	795b      	ldrb	r3, [r3, #5]
 8011cde:	2b05      	cmp	r3, #5
 8011ce0:	d103      	bne.n	8011cea <dhcp_recv+0x14a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_NAK received\n"));
    dhcp_handle_nak(netif);
 8011ce2:	6a38      	ldr	r0, [r7, #32]
 8011ce4:	f7fe fb2a 	bl	801033c <dhcp_handle_nak>
 8011ce8:	e018      	b.n	8011d1c <dhcp_recv+0x17c>
  }
  /* received a DHCP_OFFER in DHCP_STATE_SELECTING state? */
  else if ((msg_type == DHCP_OFFER) && (dhcp->state == DHCP_STATE_SELECTING)) {
 8011cea:	7cfb      	ldrb	r3, [r7, #19]
 8011cec:	2b02      	cmp	r3, #2
 8011cee:	d108      	bne.n	8011d02 <dhcp_recv+0x162>
 8011cf0:	69fb      	ldr	r3, [r7, #28]
 8011cf2:	795b      	ldrb	r3, [r3, #5]
 8011cf4:	2b06      	cmp	r3, #6
 8011cf6:	d104      	bne.n	8011d02 <dhcp_recv+0x162>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_OFFER received in DHCP_STATE_SELECTING state\n"));
    /* remember offered lease */
    dhcp_handle_offer(netif, msg_in);
 8011cf8:	6979      	ldr	r1, [r7, #20]
 8011cfa:	6a38      	ldr	r0, [r7, #32]
 8011cfc:	f7fe fb6c 	bl	80103d8 <dhcp_handle_offer>
 8011d00:	e00c      	b.n	8011d1c <dhcp_recv+0x17c>
  }

free_pbuf_and_return:
 8011d02:	bf00      	nop
 8011d04:	e00a      	b.n	8011d1c <dhcp_recv+0x17c>
    goto free_pbuf_and_return;
 8011d06:	bf00      	nop
 8011d08:	e008      	b.n	8011d1c <dhcp_recv+0x17c>
    goto free_pbuf_and_return;
 8011d0a:	bf00      	nop
 8011d0c:	e006      	b.n	8011d1c <dhcp_recv+0x17c>
      goto free_pbuf_and_return;
 8011d0e:	bf00      	nop
 8011d10:	e004      	b.n	8011d1c <dhcp_recv+0x17c>
    goto free_pbuf_and_return;
 8011d12:	bf00      	nop
 8011d14:	e002      	b.n	8011d1c <dhcp_recv+0x17c>
    goto free_pbuf_and_return;
 8011d16:	bf00      	nop
 8011d18:	e000      	b.n	8011d1c <dhcp_recv+0x17c>
    goto free_pbuf_and_return;
 8011d1a:	bf00      	nop
  pbuf_free(p);
 8011d1c:	6878      	ldr	r0, [r7, #4]
 8011d1e:	f004 f8cb 	bl	8015eb8 <pbuf_free>
}
 8011d22:	bf00      	nop
 8011d24:	3728      	adds	r7, #40	; 0x28
 8011d26:	46bd      	mov	sp, r7
 8011d28:	bd80      	pop	{r7, pc}
 8011d2a:	bf00      	nop
 8011d2c:	20008958 	.word	0x20008958
 8011d30:	20008930 	.word	0x20008930
 8011d34:	20008938 	.word	0x20008938

08011d38 <dhcp_create_msg>:
 * @param dhcp dhcp control struct
 * @param message_type message type of the request
 */
static struct pbuf *
dhcp_create_msg(struct netif *netif, struct dhcp *dhcp, u8_t message_type, u16_t *options_out_len)
{
 8011d38:	b580      	push	{r7, lr}
 8011d3a:	b088      	sub	sp, #32
 8011d3c:	af00      	add	r7, sp, #0
 8011d3e:	60f8      	str	r0, [r7, #12]
 8011d40:	60b9      	str	r1, [r7, #8]
 8011d42:	603b      	str	r3, [r7, #0]
 8011d44:	4613      	mov	r3, r2
 8011d46:	71fb      	strb	r3, [r7, #7]
  if (!xid_initialised) {
    xid = DHCP_GLOBAL_XID;
    xid_initialised = !xid_initialised;
  }
#endif
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 8011d48:	68fb      	ldr	r3, [r7, #12]
 8011d4a:	2b00      	cmp	r3, #0
 8011d4c:	d108      	bne.n	8011d60 <dhcp_create_msg+0x28>
 8011d4e:	4b5f      	ldr	r3, [pc, #380]	; (8011ecc <dhcp_create_msg+0x194>)
 8011d50:	f240 7269 	movw	r2, #1897	; 0x769
 8011d54:	495e      	ldr	r1, [pc, #376]	; (8011ed0 <dhcp_create_msg+0x198>)
 8011d56:	485f      	ldr	r0, [pc, #380]	; (8011ed4 <dhcp_create_msg+0x19c>)
 8011d58:	f00b fcbe 	bl	801d6d8 <iprintf>
 8011d5c:	2300      	movs	r3, #0
 8011d5e:	e0b1      	b.n	8011ec4 <dhcp_create_msg+0x18c>
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 8011d60:	68bb      	ldr	r3, [r7, #8]
 8011d62:	2b00      	cmp	r3, #0
 8011d64:	d108      	bne.n	8011d78 <dhcp_create_msg+0x40>
 8011d66:	4b59      	ldr	r3, [pc, #356]	; (8011ecc <dhcp_create_msg+0x194>)
 8011d68:	f240 726a 	movw	r2, #1898	; 0x76a
 8011d6c:	495a      	ldr	r1, [pc, #360]	; (8011ed8 <dhcp_create_msg+0x1a0>)
 8011d6e:	4859      	ldr	r0, [pc, #356]	; (8011ed4 <dhcp_create_msg+0x19c>)
 8011d70:	f00b fcb2 	bl	801d6d8 <iprintf>
 8011d74:	2300      	movs	r3, #0
 8011d76:	e0a5      	b.n	8011ec4 <dhcp_create_msg+0x18c>
  p_out = pbuf_alloc(PBUF_TRANSPORT, sizeof(struct dhcp_msg), PBUF_RAM);
 8011d78:	f44f 7220 	mov.w	r2, #640	; 0x280
 8011d7c:	f44f 719a 	mov.w	r1, #308	; 0x134
 8011d80:	2036      	movs	r0, #54	; 0x36
 8011d82:	f003 fdb9 	bl	80158f8 <pbuf_alloc>
 8011d86:	61b8      	str	r0, [r7, #24]
  if (p_out == NULL) {
 8011d88:	69bb      	ldr	r3, [r7, #24]
 8011d8a:	2b00      	cmp	r3, #0
 8011d8c:	d101      	bne.n	8011d92 <dhcp_create_msg+0x5a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_create_msg(): could not allocate pbuf\n"));
    return NULL;
 8011d8e:	2300      	movs	r3, #0
 8011d90:	e098      	b.n	8011ec4 <dhcp_create_msg+0x18c>
  }
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 8011d92:	69bb      	ldr	r3, [r7, #24]
 8011d94:	895b      	ldrh	r3, [r3, #10]
 8011d96:	f5b3 7f9a 	cmp.w	r3, #308	; 0x134
 8011d9a:	d206      	bcs.n	8011daa <dhcp_create_msg+0x72>
 8011d9c:	4b4b      	ldr	r3, [pc, #300]	; (8011ecc <dhcp_create_msg+0x194>)
 8011d9e:	f240 7272 	movw	r2, #1906	; 0x772
 8011da2:	494e      	ldr	r1, [pc, #312]	; (8011edc <dhcp_create_msg+0x1a4>)
 8011da4:	484b      	ldr	r0, [pc, #300]	; (8011ed4 <dhcp_create_msg+0x19c>)
 8011da6:	f00b fc97 	bl	801d6d8 <iprintf>
              (p_out->len >= sizeof(struct dhcp_msg)));

  /* DHCP_REQUEST should reuse 'xid' from DHCPOFFER */
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 8011daa:	79fb      	ldrb	r3, [r7, #7]
 8011dac:	2b03      	cmp	r3, #3
 8011dae:	d103      	bne.n	8011db8 <dhcp_create_msg+0x80>
 8011db0:	68bb      	ldr	r3, [r7, #8]
 8011db2:	795b      	ldrb	r3, [r3, #5]
 8011db4:	2b03      	cmp	r3, #3
 8011db6:	d10d      	bne.n	8011dd4 <dhcp_create_msg+0x9c>
    /* reuse transaction identifier in retransmissions */
    if (dhcp->tries == 0) {
 8011db8:	68bb      	ldr	r3, [r7, #8]
 8011dba:	799b      	ldrb	r3, [r3, #6]
 8011dbc:	2b00      	cmp	r3, #0
 8011dbe:	d105      	bne.n	8011dcc <dhcp_create_msg+0x94>
#if DHCP_CREATE_RAND_XID && defined(LWIP_RAND)
      xid = LWIP_RAND();
 8011dc0:	f00b fca2 	bl	801d708 <rand>
 8011dc4:	4603      	mov	r3, r0
 8011dc6:	461a      	mov	r2, r3
 8011dc8:	4b45      	ldr	r3, [pc, #276]	; (8011ee0 <dhcp_create_msg+0x1a8>)
 8011dca:	601a      	str	r2, [r3, #0]
#else /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
      xid++;
#endif /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
    }
    dhcp->xid = xid;
 8011dcc:	4b44      	ldr	r3, [pc, #272]	; (8011ee0 <dhcp_create_msg+0x1a8>)
 8011dce:	681a      	ldr	r2, [r3, #0]
 8011dd0:	68bb      	ldr	r3, [r7, #8]
 8011dd2:	601a      	str	r2, [r3, #0]
  }
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE,
              ("transaction id xid(%"X32_F")\n", xid));

  msg_out = (struct dhcp_msg *)p_out->payload;
 8011dd4:	69bb      	ldr	r3, [r7, #24]
 8011dd6:	685b      	ldr	r3, [r3, #4]
 8011dd8:	617b      	str	r3, [r7, #20]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 8011dda:	f44f 729a 	mov.w	r2, #308	; 0x134
 8011dde:	2100      	movs	r1, #0
 8011de0:	6978      	ldr	r0, [r7, #20]
 8011de2:	f00b f836 	bl	801ce52 <memset>

  msg_out->op = DHCP_BOOTREQUEST;
 8011de6:	697b      	ldr	r3, [r7, #20]
 8011de8:	2201      	movs	r2, #1
 8011dea:	701a      	strb	r2, [r3, #0]
  /* @todo: make link layer independent */
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 8011dec:	697b      	ldr	r3, [r7, #20]
 8011dee:	2201      	movs	r2, #1
 8011df0:	705a      	strb	r2, [r3, #1]
  msg_out->hlen = netif->hwaddr_len;
 8011df2:	68fb      	ldr	r3, [r7, #12]
 8011df4:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8011df8:	697b      	ldr	r3, [r7, #20]
 8011dfa:	709a      	strb	r2, [r3, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 8011dfc:	68bb      	ldr	r3, [r7, #8]
 8011dfe:	681b      	ldr	r3, [r3, #0]
 8011e00:	4618      	mov	r0, r3
 8011e02:	f7fe fa06 	bl	8010212 <lwip_htonl>
 8011e06:	4602      	mov	r2, r0
 8011e08:	697b      	ldr	r3, [r7, #20]
 8011e0a:	605a      	str	r2, [r3, #4]
  /* we don't need the broadcast flag since we can receive unicast traffic
     before being fully configured! */
  /* set ciaddr to netif->ip_addr based on message_type and state */
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 8011e0c:	79fb      	ldrb	r3, [r7, #7]
 8011e0e:	2b08      	cmp	r3, #8
 8011e10:	d010      	beq.n	8011e34 <dhcp_create_msg+0xfc>
 8011e12:	79fb      	ldrb	r3, [r7, #7]
 8011e14:	2b04      	cmp	r3, #4
 8011e16:	d00d      	beq.n	8011e34 <dhcp_create_msg+0xfc>
 8011e18:	79fb      	ldrb	r3, [r7, #7]
 8011e1a:	2b07      	cmp	r3, #7
 8011e1c:	d00a      	beq.n	8011e34 <dhcp_create_msg+0xfc>
 8011e1e:	79fb      	ldrb	r3, [r7, #7]
 8011e20:	2b03      	cmp	r3, #3
 8011e22:	d10c      	bne.n	8011e3e <dhcp_create_msg+0x106>
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 8011e24:	68bb      	ldr	r3, [r7, #8]
 8011e26:	795b      	ldrb	r3, [r3, #5]
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
 8011e28:	2b05      	cmp	r3, #5
 8011e2a:	d003      	beq.n	8011e34 <dhcp_create_msg+0xfc>
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 8011e2c:	68bb      	ldr	r3, [r7, #8]
 8011e2e:	795b      	ldrb	r3, [r3, #5]
 8011e30:	2b04      	cmp	r3, #4
 8011e32:	d104      	bne.n	8011e3e <dhcp_create_msg+0x106>
    ip4_addr_copy(msg_out->ciaddr, *netif_ip4_addr(netif));
 8011e34:	68fb      	ldr	r3, [r7, #12]
 8011e36:	3304      	adds	r3, #4
 8011e38:	681a      	ldr	r2, [r3, #0]
 8011e3a:	697b      	ldr	r3, [r7, #20]
 8011e3c:	60da      	str	r2, [r3, #12]
  }
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8011e3e:	2300      	movs	r3, #0
 8011e40:	83fb      	strh	r3, [r7, #30]
 8011e42:	e00c      	b.n	8011e5e <dhcp_create_msg+0x126>
    /* copy netif hardware address (padded with zeroes through memset already) */
    msg_out->chaddr[i] = netif->hwaddr[i];
 8011e44:	8bfa      	ldrh	r2, [r7, #30]
 8011e46:	8bfb      	ldrh	r3, [r7, #30]
 8011e48:	68f9      	ldr	r1, [r7, #12]
 8011e4a:	440a      	add	r2, r1
 8011e4c:	f892 102a 	ldrb.w	r1, [r2, #42]	; 0x2a
 8011e50:	697a      	ldr	r2, [r7, #20]
 8011e52:	4413      	add	r3, r2
 8011e54:	460a      	mov	r2, r1
 8011e56:	771a      	strb	r2, [r3, #28]
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8011e58:	8bfb      	ldrh	r3, [r7, #30]
 8011e5a:	3301      	adds	r3, #1
 8011e5c:	83fb      	strh	r3, [r7, #30]
 8011e5e:	8bfb      	ldrh	r3, [r7, #30]
 8011e60:	2b05      	cmp	r3, #5
 8011e62:	d9ef      	bls.n	8011e44 <dhcp_create_msg+0x10c>
  }
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 8011e64:	697b      	ldr	r3, [r7, #20]
 8011e66:	2200      	movs	r2, #0
 8011e68:	f042 0263 	orr.w	r2, r2, #99	; 0x63
 8011e6c:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
 8011e70:	2200      	movs	r2, #0
 8011e72:	f062 027d 	orn	r2, r2, #125	; 0x7d
 8011e76:	f883 20ed 	strb.w	r2, [r3, #237]	; 0xed
 8011e7a:	2200      	movs	r2, #0
 8011e7c:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8011e80:	f883 20ee 	strb.w	r2, [r3, #238]	; 0xee
 8011e84:	2200      	movs	r2, #0
 8011e86:	f042 0263 	orr.w	r2, r2, #99	; 0x63
 8011e8a:	f883 20ef 	strb.w	r2, [r3, #239]	; 0xef
  /* Add option MESSAGE_TYPE */
  options_out_len_loc = dhcp_option(0, msg_out->options, DHCP_OPTION_MESSAGE_TYPE, DHCP_OPTION_MESSAGE_TYPE_LEN);
 8011e8e:	697b      	ldr	r3, [r7, #20]
 8011e90:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8011e94:	2301      	movs	r3, #1
 8011e96:	2235      	movs	r2, #53	; 0x35
 8011e98:	2000      	movs	r0, #0
 8011e9a:	f7ff fadd 	bl	8011458 <dhcp_option>
 8011e9e:	4603      	mov	r3, r0
 8011ea0:	827b      	strh	r3, [r7, #18]
  options_out_len_loc = dhcp_option_byte(options_out_len_loc, msg_out->options, message_type);
 8011ea2:	697b      	ldr	r3, [r7, #20]
 8011ea4:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8011ea8:	79fa      	ldrb	r2, [r7, #7]
 8011eaa:	8a7b      	ldrh	r3, [r7, #18]
 8011eac:	4618      	mov	r0, r3
 8011eae:	f7ff fb07 	bl	80114c0 <dhcp_option_byte>
 8011eb2:	4603      	mov	r3, r0
 8011eb4:	827b      	strh	r3, [r7, #18]
  if (options_out_len) {
 8011eb6:	683b      	ldr	r3, [r7, #0]
 8011eb8:	2b00      	cmp	r3, #0
 8011eba:	d002      	beq.n	8011ec2 <dhcp_create_msg+0x18a>
    *options_out_len = options_out_len_loc;
 8011ebc:	683b      	ldr	r3, [r7, #0]
 8011ebe:	8a7a      	ldrh	r2, [r7, #18]
 8011ec0:	801a      	strh	r2, [r3, #0]
  }
  return p_out;
 8011ec2:	69bb      	ldr	r3, [r7, #24]
}
 8011ec4:	4618      	mov	r0, r3
 8011ec6:	3720      	adds	r7, #32
 8011ec8:	46bd      	mov	sp, r7
 8011eca:	bd80      	pop	{r7, pc}
 8011ecc:	0801f8f4 	.word	0x0801f8f4
 8011ed0:	0801fc30 	.word	0x0801fc30
 8011ed4:	0801f970 	.word	0x0801f970
 8011ed8:	0801fc50 	.word	0x0801fc50
 8011edc:	0801fc70 	.word	0x0801fc70
 8011ee0:	200075d4 	.word	0x200075d4

08011ee4 <dhcp_option_trailer>:
 * Adds the END option to the DHCP message, and if
 * necessary, up to three padding bytes.
 */
static void
dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out)
{
 8011ee4:	b580      	push	{r7, lr}
 8011ee6:	b084      	sub	sp, #16
 8011ee8:	af00      	add	r7, sp, #0
 8011eea:	4603      	mov	r3, r0
 8011eec:	60b9      	str	r1, [r7, #8]
 8011eee:	607a      	str	r2, [r7, #4]
 8011ef0:	81fb      	strh	r3, [r7, #14]
  options[options_out_len++] = DHCP_OPTION_END;
 8011ef2:	89fb      	ldrh	r3, [r7, #14]
 8011ef4:	1c5a      	adds	r2, r3, #1
 8011ef6:	81fa      	strh	r2, [r7, #14]
 8011ef8:	461a      	mov	r2, r3
 8011efa:	68bb      	ldr	r3, [r7, #8]
 8011efc:	4413      	add	r3, r2
 8011efe:	22ff      	movs	r2, #255	; 0xff
 8011f00:	701a      	strb	r2, [r3, #0]
  /* packet is too small, or not 4 byte aligned? */
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8011f02:	e007      	b.n	8011f14 <dhcp_option_trailer+0x30>
         (options_out_len < DHCP_OPTIONS_LEN)) {
    /* add a fill/padding byte */
    options[options_out_len++] = 0;
 8011f04:	89fb      	ldrh	r3, [r7, #14]
 8011f06:	1c5a      	adds	r2, r3, #1
 8011f08:	81fa      	strh	r2, [r7, #14]
 8011f0a:	461a      	mov	r2, r3
 8011f0c:	68bb      	ldr	r3, [r7, #8]
 8011f0e:	4413      	add	r3, r2
 8011f10:	2200      	movs	r2, #0
 8011f12:	701a      	strb	r2, [r3, #0]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8011f14:	89fb      	ldrh	r3, [r7, #14]
 8011f16:	2b43      	cmp	r3, #67	; 0x43
 8011f18:	d904      	bls.n	8011f24 <dhcp_option_trailer+0x40>
 8011f1a:	89fb      	ldrh	r3, [r7, #14]
 8011f1c:	f003 0303 	and.w	r3, r3, #3
 8011f20:	2b00      	cmp	r3, #0
 8011f22:	d002      	beq.n	8011f2a <dhcp_option_trailer+0x46>
 8011f24:	89fb      	ldrh	r3, [r7, #14]
 8011f26:	2b43      	cmp	r3, #67	; 0x43
 8011f28:	d9ec      	bls.n	8011f04 <dhcp_option_trailer+0x20>
  }
  /* shrink the pbuf to the actual content length */
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8011f2a:	89fb      	ldrh	r3, [r7, #14]
 8011f2c:	33f0      	adds	r3, #240	; 0xf0
 8011f2e:	b29b      	uxth	r3, r3
 8011f30:	4619      	mov	r1, r3
 8011f32:	6878      	ldr	r0, [r7, #4]
 8011f34:	f003 fe3a 	bl	8015bac <pbuf_realloc>
}
 8011f38:	bf00      	nop
 8011f3a:	3710      	adds	r7, #16
 8011f3c:	46bd      	mov	sp, r7
 8011f3e:	bd80      	pop	{r7, pc}

08011f40 <dhcp_supplied_address>:
 * @return 1 if DHCP supplied netif->ip_addr (states BOUND or RENEWING),
 *         0 otherwise
 */
u8_t
dhcp_supplied_address(const struct netif *netif)
{
 8011f40:	b480      	push	{r7}
 8011f42:	b085      	sub	sp, #20
 8011f44:	af00      	add	r7, sp, #0
 8011f46:	6078      	str	r0, [r7, #4]
  if ((netif != NULL) && (netif_dhcp_data(netif) != NULL)) {
 8011f48:	687b      	ldr	r3, [r7, #4]
 8011f4a:	2b00      	cmp	r3, #0
 8011f4c:	d017      	beq.n	8011f7e <dhcp_supplied_address+0x3e>
 8011f4e:	687b      	ldr	r3, [r7, #4]
 8011f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011f52:	2b00      	cmp	r3, #0
 8011f54:	d013      	beq.n	8011f7e <dhcp_supplied_address+0x3e>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 8011f56:	687b      	ldr	r3, [r7, #4]
 8011f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011f5a:	60fb      	str	r3, [r7, #12]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 8011f5c:	68fb      	ldr	r3, [r7, #12]
 8011f5e:	795b      	ldrb	r3, [r3, #5]
 8011f60:	2b0a      	cmp	r3, #10
 8011f62:	d007      	beq.n	8011f74 <dhcp_supplied_address+0x34>
 8011f64:	68fb      	ldr	r3, [r7, #12]
 8011f66:	795b      	ldrb	r3, [r3, #5]
 8011f68:	2b05      	cmp	r3, #5
 8011f6a:	d003      	beq.n	8011f74 <dhcp_supplied_address+0x34>
           (dhcp->state == DHCP_STATE_REBINDING);
 8011f6c:	68fb      	ldr	r3, [r7, #12]
 8011f6e:	795b      	ldrb	r3, [r3, #5]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 8011f70:	2b04      	cmp	r3, #4
 8011f72:	d101      	bne.n	8011f78 <dhcp_supplied_address+0x38>
 8011f74:	2301      	movs	r3, #1
 8011f76:	e000      	b.n	8011f7a <dhcp_supplied_address+0x3a>
 8011f78:	2300      	movs	r3, #0
 8011f7a:	b2db      	uxtb	r3, r3
 8011f7c:	e000      	b.n	8011f80 <dhcp_supplied_address+0x40>
  }
  return 0;
 8011f7e:	2300      	movs	r3, #0
}
 8011f80:	4618      	mov	r0, r3
 8011f82:	3714      	adds	r7, #20
 8011f84:	46bd      	mov	sp, r7
 8011f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f8a:	4770      	bx	lr

08011f8c <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8011f8c:	b580      	push	{r7, lr}
 8011f8e:	b082      	sub	sp, #8
 8011f90:	af00      	add	r7, sp, #0
 8011f92:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8011f94:	4915      	ldr	r1, [pc, #84]	; (8011fec <etharp_free_entry+0x60>)
 8011f96:	687a      	ldr	r2, [r7, #4]
 8011f98:	4613      	mov	r3, r2
 8011f9a:	005b      	lsls	r3, r3, #1
 8011f9c:	4413      	add	r3, r2
 8011f9e:	00db      	lsls	r3, r3, #3
 8011fa0:	440b      	add	r3, r1
 8011fa2:	681b      	ldr	r3, [r3, #0]
 8011fa4:	2b00      	cmp	r3, #0
 8011fa6:	d013      	beq.n	8011fd0 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8011fa8:	4910      	ldr	r1, [pc, #64]	; (8011fec <etharp_free_entry+0x60>)
 8011faa:	687a      	ldr	r2, [r7, #4]
 8011fac:	4613      	mov	r3, r2
 8011fae:	005b      	lsls	r3, r3, #1
 8011fb0:	4413      	add	r3, r2
 8011fb2:	00db      	lsls	r3, r3, #3
 8011fb4:	440b      	add	r3, r1
 8011fb6:	681b      	ldr	r3, [r3, #0]
 8011fb8:	4618      	mov	r0, r3
 8011fba:	f003 ff7d 	bl	8015eb8 <pbuf_free>
    arp_table[i].q = NULL;
 8011fbe:	490b      	ldr	r1, [pc, #44]	; (8011fec <etharp_free_entry+0x60>)
 8011fc0:	687a      	ldr	r2, [r7, #4]
 8011fc2:	4613      	mov	r3, r2
 8011fc4:	005b      	lsls	r3, r3, #1
 8011fc6:	4413      	add	r3, r2
 8011fc8:	00db      	lsls	r3, r3, #3
 8011fca:	440b      	add	r3, r1
 8011fcc:	2200      	movs	r2, #0
 8011fce:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8011fd0:	4906      	ldr	r1, [pc, #24]	; (8011fec <etharp_free_entry+0x60>)
 8011fd2:	687a      	ldr	r2, [r7, #4]
 8011fd4:	4613      	mov	r3, r2
 8011fd6:	005b      	lsls	r3, r3, #1
 8011fd8:	4413      	add	r3, r2
 8011fda:	00db      	lsls	r3, r3, #3
 8011fdc:	440b      	add	r3, r1
 8011fde:	3314      	adds	r3, #20
 8011fe0:	2200      	movs	r2, #0
 8011fe2:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8011fe4:	bf00      	nop
 8011fe6:	3708      	adds	r7, #8
 8011fe8:	46bd      	mov	sp, r7
 8011fea:	bd80      	pop	{r7, pc}
 8011fec:	200075d8 	.word	0x200075d8

08011ff0 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8011ff0:	b580      	push	{r7, lr}
 8011ff2:	b082      	sub	sp, #8
 8011ff4:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8011ff6:	2300      	movs	r3, #0
 8011ff8:	607b      	str	r3, [r7, #4]
 8011ffa:	e096      	b.n	801212a <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8011ffc:	494f      	ldr	r1, [pc, #316]	; (801213c <etharp_tmr+0x14c>)
 8011ffe:	687a      	ldr	r2, [r7, #4]
 8012000:	4613      	mov	r3, r2
 8012002:	005b      	lsls	r3, r3, #1
 8012004:	4413      	add	r3, r2
 8012006:	00db      	lsls	r3, r3, #3
 8012008:	440b      	add	r3, r1
 801200a:	3314      	adds	r3, #20
 801200c:	781b      	ldrb	r3, [r3, #0]
 801200e:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8012010:	78fb      	ldrb	r3, [r7, #3]
 8012012:	2b00      	cmp	r3, #0
 8012014:	f000 8086 	beq.w	8012124 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8012018:	4948      	ldr	r1, [pc, #288]	; (801213c <etharp_tmr+0x14c>)
 801201a:	687a      	ldr	r2, [r7, #4]
 801201c:	4613      	mov	r3, r2
 801201e:	005b      	lsls	r3, r3, #1
 8012020:	4413      	add	r3, r2
 8012022:	00db      	lsls	r3, r3, #3
 8012024:	440b      	add	r3, r1
 8012026:	3312      	adds	r3, #18
 8012028:	881b      	ldrh	r3, [r3, #0]
 801202a:	3301      	adds	r3, #1
 801202c:	b298      	uxth	r0, r3
 801202e:	4943      	ldr	r1, [pc, #268]	; (801213c <etharp_tmr+0x14c>)
 8012030:	687a      	ldr	r2, [r7, #4]
 8012032:	4613      	mov	r3, r2
 8012034:	005b      	lsls	r3, r3, #1
 8012036:	4413      	add	r3, r2
 8012038:	00db      	lsls	r3, r3, #3
 801203a:	440b      	add	r3, r1
 801203c:	3312      	adds	r3, #18
 801203e:	4602      	mov	r2, r0
 8012040:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8012042:	493e      	ldr	r1, [pc, #248]	; (801213c <etharp_tmr+0x14c>)
 8012044:	687a      	ldr	r2, [r7, #4]
 8012046:	4613      	mov	r3, r2
 8012048:	005b      	lsls	r3, r3, #1
 801204a:	4413      	add	r3, r2
 801204c:	00db      	lsls	r3, r3, #3
 801204e:	440b      	add	r3, r1
 8012050:	3312      	adds	r3, #18
 8012052:	881b      	ldrh	r3, [r3, #0]
 8012054:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8012058:	d215      	bcs.n	8012086 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801205a:	4938      	ldr	r1, [pc, #224]	; (801213c <etharp_tmr+0x14c>)
 801205c:	687a      	ldr	r2, [r7, #4]
 801205e:	4613      	mov	r3, r2
 8012060:	005b      	lsls	r3, r3, #1
 8012062:	4413      	add	r3, r2
 8012064:	00db      	lsls	r3, r3, #3
 8012066:	440b      	add	r3, r1
 8012068:	3314      	adds	r3, #20
 801206a:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801206c:	2b01      	cmp	r3, #1
 801206e:	d10e      	bne.n	801208e <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8012070:	4932      	ldr	r1, [pc, #200]	; (801213c <etharp_tmr+0x14c>)
 8012072:	687a      	ldr	r2, [r7, #4]
 8012074:	4613      	mov	r3, r2
 8012076:	005b      	lsls	r3, r3, #1
 8012078:	4413      	add	r3, r2
 801207a:	00db      	lsls	r3, r3, #3
 801207c:	440b      	add	r3, r1
 801207e:	3312      	adds	r3, #18
 8012080:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8012082:	2b04      	cmp	r3, #4
 8012084:	d903      	bls.n	801208e <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8012086:	6878      	ldr	r0, [r7, #4]
 8012088:	f7ff ff80 	bl	8011f8c <etharp_free_entry>
 801208c:	e04a      	b.n	8012124 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801208e:	492b      	ldr	r1, [pc, #172]	; (801213c <etharp_tmr+0x14c>)
 8012090:	687a      	ldr	r2, [r7, #4]
 8012092:	4613      	mov	r3, r2
 8012094:	005b      	lsls	r3, r3, #1
 8012096:	4413      	add	r3, r2
 8012098:	00db      	lsls	r3, r3, #3
 801209a:	440b      	add	r3, r1
 801209c:	3314      	adds	r3, #20
 801209e:	781b      	ldrb	r3, [r3, #0]
 80120a0:	2b03      	cmp	r3, #3
 80120a2:	d10a      	bne.n	80120ba <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 80120a4:	4925      	ldr	r1, [pc, #148]	; (801213c <etharp_tmr+0x14c>)
 80120a6:	687a      	ldr	r2, [r7, #4]
 80120a8:	4613      	mov	r3, r2
 80120aa:	005b      	lsls	r3, r3, #1
 80120ac:	4413      	add	r3, r2
 80120ae:	00db      	lsls	r3, r3, #3
 80120b0:	440b      	add	r3, r1
 80120b2:	3314      	adds	r3, #20
 80120b4:	2204      	movs	r2, #4
 80120b6:	701a      	strb	r2, [r3, #0]
 80120b8:	e034      	b.n	8012124 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 80120ba:	4920      	ldr	r1, [pc, #128]	; (801213c <etharp_tmr+0x14c>)
 80120bc:	687a      	ldr	r2, [r7, #4]
 80120be:	4613      	mov	r3, r2
 80120c0:	005b      	lsls	r3, r3, #1
 80120c2:	4413      	add	r3, r2
 80120c4:	00db      	lsls	r3, r3, #3
 80120c6:	440b      	add	r3, r1
 80120c8:	3314      	adds	r3, #20
 80120ca:	781b      	ldrb	r3, [r3, #0]
 80120cc:	2b04      	cmp	r3, #4
 80120ce:	d10a      	bne.n	80120e6 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 80120d0:	491a      	ldr	r1, [pc, #104]	; (801213c <etharp_tmr+0x14c>)
 80120d2:	687a      	ldr	r2, [r7, #4]
 80120d4:	4613      	mov	r3, r2
 80120d6:	005b      	lsls	r3, r3, #1
 80120d8:	4413      	add	r3, r2
 80120da:	00db      	lsls	r3, r3, #3
 80120dc:	440b      	add	r3, r1
 80120de:	3314      	adds	r3, #20
 80120e0:	2202      	movs	r2, #2
 80120e2:	701a      	strb	r2, [r3, #0]
 80120e4:	e01e      	b.n	8012124 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80120e6:	4915      	ldr	r1, [pc, #84]	; (801213c <etharp_tmr+0x14c>)
 80120e8:	687a      	ldr	r2, [r7, #4]
 80120ea:	4613      	mov	r3, r2
 80120ec:	005b      	lsls	r3, r3, #1
 80120ee:	4413      	add	r3, r2
 80120f0:	00db      	lsls	r3, r3, #3
 80120f2:	440b      	add	r3, r1
 80120f4:	3314      	adds	r3, #20
 80120f6:	781b      	ldrb	r3, [r3, #0]
 80120f8:	2b01      	cmp	r3, #1
 80120fa:	d113      	bne.n	8012124 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 80120fc:	490f      	ldr	r1, [pc, #60]	; (801213c <etharp_tmr+0x14c>)
 80120fe:	687a      	ldr	r2, [r7, #4]
 8012100:	4613      	mov	r3, r2
 8012102:	005b      	lsls	r3, r3, #1
 8012104:	4413      	add	r3, r2
 8012106:	00db      	lsls	r3, r3, #3
 8012108:	440b      	add	r3, r1
 801210a:	3308      	adds	r3, #8
 801210c:	6818      	ldr	r0, [r3, #0]
 801210e:	687a      	ldr	r2, [r7, #4]
 8012110:	4613      	mov	r3, r2
 8012112:	005b      	lsls	r3, r3, #1
 8012114:	4413      	add	r3, r2
 8012116:	00db      	lsls	r3, r3, #3
 8012118:	4a08      	ldr	r2, [pc, #32]	; (801213c <etharp_tmr+0x14c>)
 801211a:	4413      	add	r3, r2
 801211c:	3304      	adds	r3, #4
 801211e:	4619      	mov	r1, r3
 8012120:	f000 fe72 	bl	8012e08 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	3301      	adds	r3, #1
 8012128:	607b      	str	r3, [r7, #4]
 801212a:	687b      	ldr	r3, [r7, #4]
 801212c:	2b09      	cmp	r3, #9
 801212e:	f77f af65 	ble.w	8011ffc <etharp_tmr+0xc>
      }
    }
  }
}
 8012132:	bf00      	nop
 8012134:	3708      	adds	r7, #8
 8012136:	46bd      	mov	sp, r7
 8012138:	bd80      	pop	{r7, pc}
 801213a:	bf00      	nop
 801213c:	200075d8 	.word	0x200075d8

08012140 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8012140:	b580      	push	{r7, lr}
 8012142:	b08a      	sub	sp, #40	; 0x28
 8012144:	af00      	add	r7, sp, #0
 8012146:	60f8      	str	r0, [r7, #12]
 8012148:	460b      	mov	r3, r1
 801214a:	607a      	str	r2, [r7, #4]
 801214c:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801214e:	230a      	movs	r3, #10
 8012150:	84fb      	strh	r3, [r7, #38]	; 0x26
 8012152:	230a      	movs	r3, #10
 8012154:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8012156:	230a      	movs	r3, #10
 8012158:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 801215a:	2300      	movs	r3, #0
 801215c:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801215e:	230a      	movs	r3, #10
 8012160:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8012162:	2300      	movs	r3, #0
 8012164:	83bb      	strh	r3, [r7, #28]
 8012166:	2300      	movs	r3, #0
 8012168:	837b      	strh	r3, [r7, #26]
 801216a:	2300      	movs	r3, #0
 801216c:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801216e:	2300      	movs	r3, #0
 8012170:	843b      	strh	r3, [r7, #32]
 8012172:	e0ae      	b.n	80122d2 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8012174:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012178:	49a6      	ldr	r1, [pc, #664]	; (8012414 <etharp_find_entry+0x2d4>)
 801217a:	4613      	mov	r3, r2
 801217c:	005b      	lsls	r3, r3, #1
 801217e:	4413      	add	r3, r2
 8012180:	00db      	lsls	r3, r3, #3
 8012182:	440b      	add	r3, r1
 8012184:	3314      	adds	r3, #20
 8012186:	781b      	ldrb	r3, [r3, #0]
 8012188:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801218a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801218e:	2b0a      	cmp	r3, #10
 8012190:	d105      	bne.n	801219e <etharp_find_entry+0x5e>
 8012192:	7dfb      	ldrb	r3, [r7, #23]
 8012194:	2b00      	cmp	r3, #0
 8012196:	d102      	bne.n	801219e <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8012198:	8c3b      	ldrh	r3, [r7, #32]
 801219a:	847b      	strh	r3, [r7, #34]	; 0x22
 801219c:	e095      	b.n	80122ca <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801219e:	7dfb      	ldrb	r3, [r7, #23]
 80121a0:	2b00      	cmp	r3, #0
 80121a2:	f000 8092 	beq.w	80122ca <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 80121a6:	7dfb      	ldrb	r3, [r7, #23]
 80121a8:	2b01      	cmp	r3, #1
 80121aa:	d009      	beq.n	80121c0 <etharp_find_entry+0x80>
 80121ac:	7dfb      	ldrb	r3, [r7, #23]
 80121ae:	2b01      	cmp	r3, #1
 80121b0:	d806      	bhi.n	80121c0 <etharp_find_entry+0x80>
 80121b2:	4b99      	ldr	r3, [pc, #612]	; (8012418 <etharp_find_entry+0x2d8>)
 80121b4:	f44f 7292 	mov.w	r2, #292	; 0x124
 80121b8:	4998      	ldr	r1, [pc, #608]	; (801241c <etharp_find_entry+0x2dc>)
 80121ba:	4899      	ldr	r0, [pc, #612]	; (8012420 <etharp_find_entry+0x2e0>)
 80121bc:	f00b fa8c 	bl	801d6d8 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 80121c0:	68fb      	ldr	r3, [r7, #12]
 80121c2:	2b00      	cmp	r3, #0
 80121c4:	d020      	beq.n	8012208 <etharp_find_entry+0xc8>
 80121c6:	68fb      	ldr	r3, [r7, #12]
 80121c8:	6819      	ldr	r1, [r3, #0]
 80121ca:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80121ce:	4891      	ldr	r0, [pc, #580]	; (8012414 <etharp_find_entry+0x2d4>)
 80121d0:	4613      	mov	r3, r2
 80121d2:	005b      	lsls	r3, r3, #1
 80121d4:	4413      	add	r3, r2
 80121d6:	00db      	lsls	r3, r3, #3
 80121d8:	4403      	add	r3, r0
 80121da:	3304      	adds	r3, #4
 80121dc:	681b      	ldr	r3, [r3, #0]
 80121de:	4299      	cmp	r1, r3
 80121e0:	d112      	bne.n	8012208 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 80121e2:	687b      	ldr	r3, [r7, #4]
 80121e4:	2b00      	cmp	r3, #0
 80121e6:	d00c      	beq.n	8012202 <etharp_find_entry+0xc2>
 80121e8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80121ec:	4989      	ldr	r1, [pc, #548]	; (8012414 <etharp_find_entry+0x2d4>)
 80121ee:	4613      	mov	r3, r2
 80121f0:	005b      	lsls	r3, r3, #1
 80121f2:	4413      	add	r3, r2
 80121f4:	00db      	lsls	r3, r3, #3
 80121f6:	440b      	add	r3, r1
 80121f8:	3308      	adds	r3, #8
 80121fa:	681b      	ldr	r3, [r3, #0]
 80121fc:	687a      	ldr	r2, [r7, #4]
 80121fe:	429a      	cmp	r2, r3
 8012200:	d102      	bne.n	8012208 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8012202:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012206:	e100      	b.n	801240a <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8012208:	7dfb      	ldrb	r3, [r7, #23]
 801220a:	2b01      	cmp	r3, #1
 801220c:	d140      	bne.n	8012290 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801220e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012212:	4980      	ldr	r1, [pc, #512]	; (8012414 <etharp_find_entry+0x2d4>)
 8012214:	4613      	mov	r3, r2
 8012216:	005b      	lsls	r3, r3, #1
 8012218:	4413      	add	r3, r2
 801221a:	00db      	lsls	r3, r3, #3
 801221c:	440b      	add	r3, r1
 801221e:	681b      	ldr	r3, [r3, #0]
 8012220:	2b00      	cmp	r3, #0
 8012222:	d01a      	beq.n	801225a <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8012224:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012228:	497a      	ldr	r1, [pc, #488]	; (8012414 <etharp_find_entry+0x2d4>)
 801222a:	4613      	mov	r3, r2
 801222c:	005b      	lsls	r3, r3, #1
 801222e:	4413      	add	r3, r2
 8012230:	00db      	lsls	r3, r3, #3
 8012232:	440b      	add	r3, r1
 8012234:	3312      	adds	r3, #18
 8012236:	881b      	ldrh	r3, [r3, #0]
 8012238:	8bba      	ldrh	r2, [r7, #28]
 801223a:	429a      	cmp	r2, r3
 801223c:	d845      	bhi.n	80122ca <etharp_find_entry+0x18a>
            old_queue = i;
 801223e:	8c3b      	ldrh	r3, [r7, #32]
 8012240:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8012242:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012246:	4973      	ldr	r1, [pc, #460]	; (8012414 <etharp_find_entry+0x2d4>)
 8012248:	4613      	mov	r3, r2
 801224a:	005b      	lsls	r3, r3, #1
 801224c:	4413      	add	r3, r2
 801224e:	00db      	lsls	r3, r3, #3
 8012250:	440b      	add	r3, r1
 8012252:	3312      	adds	r3, #18
 8012254:	881b      	ldrh	r3, [r3, #0]
 8012256:	83bb      	strh	r3, [r7, #28]
 8012258:	e037      	b.n	80122ca <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801225a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801225e:	496d      	ldr	r1, [pc, #436]	; (8012414 <etharp_find_entry+0x2d4>)
 8012260:	4613      	mov	r3, r2
 8012262:	005b      	lsls	r3, r3, #1
 8012264:	4413      	add	r3, r2
 8012266:	00db      	lsls	r3, r3, #3
 8012268:	440b      	add	r3, r1
 801226a:	3312      	adds	r3, #18
 801226c:	881b      	ldrh	r3, [r3, #0]
 801226e:	8b7a      	ldrh	r2, [r7, #26]
 8012270:	429a      	cmp	r2, r3
 8012272:	d82a      	bhi.n	80122ca <etharp_find_entry+0x18a>
            old_pending = i;
 8012274:	8c3b      	ldrh	r3, [r7, #32]
 8012276:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 8012278:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801227c:	4965      	ldr	r1, [pc, #404]	; (8012414 <etharp_find_entry+0x2d4>)
 801227e:	4613      	mov	r3, r2
 8012280:	005b      	lsls	r3, r3, #1
 8012282:	4413      	add	r3, r2
 8012284:	00db      	lsls	r3, r3, #3
 8012286:	440b      	add	r3, r1
 8012288:	3312      	adds	r3, #18
 801228a:	881b      	ldrh	r3, [r3, #0]
 801228c:	837b      	strh	r3, [r7, #26]
 801228e:	e01c      	b.n	80122ca <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8012290:	7dfb      	ldrb	r3, [r7, #23]
 8012292:	2b01      	cmp	r3, #1
 8012294:	d919      	bls.n	80122ca <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8012296:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801229a:	495e      	ldr	r1, [pc, #376]	; (8012414 <etharp_find_entry+0x2d4>)
 801229c:	4613      	mov	r3, r2
 801229e:	005b      	lsls	r3, r3, #1
 80122a0:	4413      	add	r3, r2
 80122a2:	00db      	lsls	r3, r3, #3
 80122a4:	440b      	add	r3, r1
 80122a6:	3312      	adds	r3, #18
 80122a8:	881b      	ldrh	r3, [r3, #0]
 80122aa:	8b3a      	ldrh	r2, [r7, #24]
 80122ac:	429a      	cmp	r2, r3
 80122ae:	d80c      	bhi.n	80122ca <etharp_find_entry+0x18a>
            old_stable = i;
 80122b0:	8c3b      	ldrh	r3, [r7, #32]
 80122b2:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 80122b4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80122b8:	4956      	ldr	r1, [pc, #344]	; (8012414 <etharp_find_entry+0x2d4>)
 80122ba:	4613      	mov	r3, r2
 80122bc:	005b      	lsls	r3, r3, #1
 80122be:	4413      	add	r3, r2
 80122c0:	00db      	lsls	r3, r3, #3
 80122c2:	440b      	add	r3, r1
 80122c4:	3312      	adds	r3, #18
 80122c6:	881b      	ldrh	r3, [r3, #0]
 80122c8:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80122ca:	8c3b      	ldrh	r3, [r7, #32]
 80122cc:	3301      	adds	r3, #1
 80122ce:	b29b      	uxth	r3, r3
 80122d0:	843b      	strh	r3, [r7, #32]
 80122d2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80122d6:	2b09      	cmp	r3, #9
 80122d8:	f77f af4c 	ble.w	8012174 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 80122dc:	7afb      	ldrb	r3, [r7, #11]
 80122de:	f003 0302 	and.w	r3, r3, #2
 80122e2:	2b00      	cmp	r3, #0
 80122e4:	d108      	bne.n	80122f8 <etharp_find_entry+0x1b8>
 80122e6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80122ea:	2b0a      	cmp	r3, #10
 80122ec:	d107      	bne.n	80122fe <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 80122ee:	7afb      	ldrb	r3, [r7, #11]
 80122f0:	f003 0301 	and.w	r3, r3, #1
 80122f4:	2b00      	cmp	r3, #0
 80122f6:	d102      	bne.n	80122fe <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 80122f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80122fc:	e085      	b.n	801240a <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 80122fe:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8012302:	2b09      	cmp	r3, #9
 8012304:	dc02      	bgt.n	801230c <etharp_find_entry+0x1cc>
    i = empty;
 8012306:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012308:	843b      	strh	r3, [r7, #32]
 801230a:	e039      	b.n	8012380 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801230c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8012310:	2b09      	cmp	r3, #9
 8012312:	dc14      	bgt.n	801233e <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8012314:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012316:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8012318:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801231c:	493d      	ldr	r1, [pc, #244]	; (8012414 <etharp_find_entry+0x2d4>)
 801231e:	4613      	mov	r3, r2
 8012320:	005b      	lsls	r3, r3, #1
 8012322:	4413      	add	r3, r2
 8012324:	00db      	lsls	r3, r3, #3
 8012326:	440b      	add	r3, r1
 8012328:	681b      	ldr	r3, [r3, #0]
 801232a:	2b00      	cmp	r3, #0
 801232c:	d018      	beq.n	8012360 <etharp_find_entry+0x220>
 801232e:	4b3a      	ldr	r3, [pc, #232]	; (8012418 <etharp_find_entry+0x2d8>)
 8012330:	f240 126d 	movw	r2, #365	; 0x16d
 8012334:	493b      	ldr	r1, [pc, #236]	; (8012424 <etharp_find_entry+0x2e4>)
 8012336:	483a      	ldr	r0, [pc, #232]	; (8012420 <etharp_find_entry+0x2e0>)
 8012338:	f00b f9ce 	bl	801d6d8 <iprintf>
 801233c:	e010      	b.n	8012360 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801233e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8012342:	2b09      	cmp	r3, #9
 8012344:	dc02      	bgt.n	801234c <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8012346:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012348:	843b      	strh	r3, [r7, #32]
 801234a:	e009      	b.n	8012360 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801234c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8012350:	2b09      	cmp	r3, #9
 8012352:	dc02      	bgt.n	801235a <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8012354:	8bfb      	ldrh	r3, [r7, #30]
 8012356:	843b      	strh	r3, [r7, #32]
 8012358:	e002      	b.n	8012360 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801235a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801235e:	e054      	b.n	801240a <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8012360:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012364:	2b09      	cmp	r3, #9
 8012366:	dd06      	ble.n	8012376 <etharp_find_entry+0x236>
 8012368:	4b2b      	ldr	r3, [pc, #172]	; (8012418 <etharp_find_entry+0x2d8>)
 801236a:	f240 127f 	movw	r2, #383	; 0x17f
 801236e:	492e      	ldr	r1, [pc, #184]	; (8012428 <etharp_find_entry+0x2e8>)
 8012370:	482b      	ldr	r0, [pc, #172]	; (8012420 <etharp_find_entry+0x2e0>)
 8012372:	f00b f9b1 	bl	801d6d8 <iprintf>
    etharp_free_entry(i);
 8012376:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801237a:	4618      	mov	r0, r3
 801237c:	f7ff fe06 	bl	8011f8c <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8012380:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012384:	2b09      	cmp	r3, #9
 8012386:	dd06      	ble.n	8012396 <etharp_find_entry+0x256>
 8012388:	4b23      	ldr	r3, [pc, #140]	; (8012418 <etharp_find_entry+0x2d8>)
 801238a:	f240 1283 	movw	r2, #387	; 0x183
 801238e:	4926      	ldr	r1, [pc, #152]	; (8012428 <etharp_find_entry+0x2e8>)
 8012390:	4823      	ldr	r0, [pc, #140]	; (8012420 <etharp_find_entry+0x2e0>)
 8012392:	f00b f9a1 	bl	801d6d8 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8012396:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801239a:	491e      	ldr	r1, [pc, #120]	; (8012414 <etharp_find_entry+0x2d4>)
 801239c:	4613      	mov	r3, r2
 801239e:	005b      	lsls	r3, r3, #1
 80123a0:	4413      	add	r3, r2
 80123a2:	00db      	lsls	r3, r3, #3
 80123a4:	440b      	add	r3, r1
 80123a6:	3314      	adds	r3, #20
 80123a8:	781b      	ldrb	r3, [r3, #0]
 80123aa:	2b00      	cmp	r3, #0
 80123ac:	d006      	beq.n	80123bc <etharp_find_entry+0x27c>
 80123ae:	4b1a      	ldr	r3, [pc, #104]	; (8012418 <etharp_find_entry+0x2d8>)
 80123b0:	f240 1285 	movw	r2, #389	; 0x185
 80123b4:	491d      	ldr	r1, [pc, #116]	; (801242c <etharp_find_entry+0x2ec>)
 80123b6:	481a      	ldr	r0, [pc, #104]	; (8012420 <etharp_find_entry+0x2e0>)
 80123b8:	f00b f98e 	bl	801d6d8 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 80123bc:	68fb      	ldr	r3, [r7, #12]
 80123be:	2b00      	cmp	r3, #0
 80123c0:	d00b      	beq.n	80123da <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 80123c2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80123c6:	68fb      	ldr	r3, [r7, #12]
 80123c8:	6819      	ldr	r1, [r3, #0]
 80123ca:	4812      	ldr	r0, [pc, #72]	; (8012414 <etharp_find_entry+0x2d4>)
 80123cc:	4613      	mov	r3, r2
 80123ce:	005b      	lsls	r3, r3, #1
 80123d0:	4413      	add	r3, r2
 80123d2:	00db      	lsls	r3, r3, #3
 80123d4:	4403      	add	r3, r0
 80123d6:	3304      	adds	r3, #4
 80123d8:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 80123da:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80123de:	490d      	ldr	r1, [pc, #52]	; (8012414 <etharp_find_entry+0x2d4>)
 80123e0:	4613      	mov	r3, r2
 80123e2:	005b      	lsls	r3, r3, #1
 80123e4:	4413      	add	r3, r2
 80123e6:	00db      	lsls	r3, r3, #3
 80123e8:	440b      	add	r3, r1
 80123ea:	3312      	adds	r3, #18
 80123ec:	2200      	movs	r2, #0
 80123ee:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 80123f0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80123f4:	4907      	ldr	r1, [pc, #28]	; (8012414 <etharp_find_entry+0x2d4>)
 80123f6:	4613      	mov	r3, r2
 80123f8:	005b      	lsls	r3, r3, #1
 80123fa:	4413      	add	r3, r2
 80123fc:	00db      	lsls	r3, r3, #3
 80123fe:	440b      	add	r3, r1
 8012400:	3308      	adds	r3, #8
 8012402:	687a      	ldr	r2, [r7, #4]
 8012404:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8012406:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801240a:	4618      	mov	r0, r3
 801240c:	3728      	adds	r7, #40	; 0x28
 801240e:	46bd      	mov	sp, r7
 8012410:	bd80      	pop	{r7, pc}
 8012412:	bf00      	nop
 8012414:	200075d8 	.word	0x200075d8
 8012418:	0801fcb0 	.word	0x0801fcb0
 801241c:	0801fd04 	.word	0x0801fd04
 8012420:	0801fd44 	.word	0x0801fd44
 8012424:	0801fd6c 	.word	0x0801fd6c
 8012428:	0801fd84 	.word	0x0801fd84
 801242c:	0801fd98 	.word	0x0801fd98

08012430 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8012430:	b580      	push	{r7, lr}
 8012432:	b088      	sub	sp, #32
 8012434:	af02      	add	r7, sp, #8
 8012436:	60f8      	str	r0, [r7, #12]
 8012438:	60b9      	str	r1, [r7, #8]
 801243a:	607a      	str	r2, [r7, #4]
 801243c:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801243e:	68fb      	ldr	r3, [r7, #12]
 8012440:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012444:	2b06      	cmp	r3, #6
 8012446:	d006      	beq.n	8012456 <etharp_update_arp_entry+0x26>
 8012448:	4b48      	ldr	r3, [pc, #288]	; (801256c <etharp_update_arp_entry+0x13c>)
 801244a:	f240 12a9 	movw	r2, #425	; 0x1a9
 801244e:	4948      	ldr	r1, [pc, #288]	; (8012570 <etharp_update_arp_entry+0x140>)
 8012450:	4848      	ldr	r0, [pc, #288]	; (8012574 <etharp_update_arp_entry+0x144>)
 8012452:	f00b f941 	bl	801d6d8 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8012456:	68bb      	ldr	r3, [r7, #8]
 8012458:	2b00      	cmp	r3, #0
 801245a:	d012      	beq.n	8012482 <etharp_update_arp_entry+0x52>
 801245c:	68bb      	ldr	r3, [r7, #8]
 801245e:	681b      	ldr	r3, [r3, #0]
 8012460:	2b00      	cmp	r3, #0
 8012462:	d00e      	beq.n	8012482 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8012464:	68bb      	ldr	r3, [r7, #8]
 8012466:	681b      	ldr	r3, [r3, #0]
 8012468:	68f9      	ldr	r1, [r7, #12]
 801246a:	4618      	mov	r0, r3
 801246c:	f001 faee 	bl	8013a4c <ip4_addr_isbroadcast_u32>
 8012470:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8012472:	2b00      	cmp	r3, #0
 8012474:	d105      	bne.n	8012482 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8012476:	68bb      	ldr	r3, [r7, #8]
 8012478:	681b      	ldr	r3, [r3, #0]
 801247a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801247e:	2be0      	cmp	r3, #224	; 0xe0
 8012480:	d102      	bne.n	8012488 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8012482:	f06f 030f 	mvn.w	r3, #15
 8012486:	e06c      	b.n	8012562 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8012488:	78fb      	ldrb	r3, [r7, #3]
 801248a:	68fa      	ldr	r2, [r7, #12]
 801248c:	4619      	mov	r1, r3
 801248e:	68b8      	ldr	r0, [r7, #8]
 8012490:	f7ff fe56 	bl	8012140 <etharp_find_entry>
 8012494:	4603      	mov	r3, r0
 8012496:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8012498:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801249c:	2b00      	cmp	r3, #0
 801249e:	da02      	bge.n	80124a6 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 80124a0:	8afb      	ldrh	r3, [r7, #22]
 80124a2:	b25b      	sxtb	r3, r3
 80124a4:	e05d      	b.n	8012562 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 80124a6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80124aa:	4933      	ldr	r1, [pc, #204]	; (8012578 <etharp_update_arp_entry+0x148>)
 80124ac:	4613      	mov	r3, r2
 80124ae:	005b      	lsls	r3, r3, #1
 80124b0:	4413      	add	r3, r2
 80124b2:	00db      	lsls	r3, r3, #3
 80124b4:	440b      	add	r3, r1
 80124b6:	3314      	adds	r3, #20
 80124b8:	2202      	movs	r2, #2
 80124ba:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 80124bc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80124c0:	492d      	ldr	r1, [pc, #180]	; (8012578 <etharp_update_arp_entry+0x148>)
 80124c2:	4613      	mov	r3, r2
 80124c4:	005b      	lsls	r3, r3, #1
 80124c6:	4413      	add	r3, r2
 80124c8:	00db      	lsls	r3, r3, #3
 80124ca:	440b      	add	r3, r1
 80124cc:	3308      	adds	r3, #8
 80124ce:	68fa      	ldr	r2, [r7, #12]
 80124d0:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 80124d2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80124d6:	4613      	mov	r3, r2
 80124d8:	005b      	lsls	r3, r3, #1
 80124da:	4413      	add	r3, r2
 80124dc:	00db      	lsls	r3, r3, #3
 80124de:	3308      	adds	r3, #8
 80124e0:	4a25      	ldr	r2, [pc, #148]	; (8012578 <etharp_update_arp_entry+0x148>)
 80124e2:	4413      	add	r3, r2
 80124e4:	3304      	adds	r3, #4
 80124e6:	2206      	movs	r2, #6
 80124e8:	6879      	ldr	r1, [r7, #4]
 80124ea:	4618      	mov	r0, r3
 80124ec:	f00a fc8d 	bl	801ce0a <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 80124f0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80124f4:	4920      	ldr	r1, [pc, #128]	; (8012578 <etharp_update_arp_entry+0x148>)
 80124f6:	4613      	mov	r3, r2
 80124f8:	005b      	lsls	r3, r3, #1
 80124fa:	4413      	add	r3, r2
 80124fc:	00db      	lsls	r3, r3, #3
 80124fe:	440b      	add	r3, r1
 8012500:	3312      	adds	r3, #18
 8012502:	2200      	movs	r2, #0
 8012504:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8012506:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801250a:	491b      	ldr	r1, [pc, #108]	; (8012578 <etharp_update_arp_entry+0x148>)
 801250c:	4613      	mov	r3, r2
 801250e:	005b      	lsls	r3, r3, #1
 8012510:	4413      	add	r3, r2
 8012512:	00db      	lsls	r3, r3, #3
 8012514:	440b      	add	r3, r1
 8012516:	681b      	ldr	r3, [r3, #0]
 8012518:	2b00      	cmp	r3, #0
 801251a:	d021      	beq.n	8012560 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801251c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012520:	4915      	ldr	r1, [pc, #84]	; (8012578 <etharp_update_arp_entry+0x148>)
 8012522:	4613      	mov	r3, r2
 8012524:	005b      	lsls	r3, r3, #1
 8012526:	4413      	add	r3, r2
 8012528:	00db      	lsls	r3, r3, #3
 801252a:	440b      	add	r3, r1
 801252c:	681b      	ldr	r3, [r3, #0]
 801252e:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8012530:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012534:	4910      	ldr	r1, [pc, #64]	; (8012578 <etharp_update_arp_entry+0x148>)
 8012536:	4613      	mov	r3, r2
 8012538:	005b      	lsls	r3, r3, #1
 801253a:	4413      	add	r3, r2
 801253c:	00db      	lsls	r3, r3, #3
 801253e:	440b      	add	r3, r1
 8012540:	2200      	movs	r2, #0
 8012542:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8012544:	68fb      	ldr	r3, [r7, #12]
 8012546:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 801254a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801254e:	9300      	str	r3, [sp, #0]
 8012550:	687b      	ldr	r3, [r7, #4]
 8012552:	6939      	ldr	r1, [r7, #16]
 8012554:	68f8      	ldr	r0, [r7, #12]
 8012556:	f000 fcf7 	bl	8012f48 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801255a:	6938      	ldr	r0, [r7, #16]
 801255c:	f003 fcac 	bl	8015eb8 <pbuf_free>
  }
  return ERR_OK;
 8012560:	2300      	movs	r3, #0
}
 8012562:	4618      	mov	r0, r3
 8012564:	3718      	adds	r7, #24
 8012566:	46bd      	mov	sp, r7
 8012568:	bd80      	pop	{r7, pc}
 801256a:	bf00      	nop
 801256c:	0801fcb0 	.word	0x0801fcb0
 8012570:	0801fdc4 	.word	0x0801fdc4
 8012574:	0801fd44 	.word	0x0801fd44
 8012578:	200075d8 	.word	0x200075d8

0801257c <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801257c:	b580      	push	{r7, lr}
 801257e:	b084      	sub	sp, #16
 8012580:	af00      	add	r7, sp, #0
 8012582:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012584:	2300      	movs	r3, #0
 8012586:	60fb      	str	r3, [r7, #12]
 8012588:	e01e      	b.n	80125c8 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801258a:	4913      	ldr	r1, [pc, #76]	; (80125d8 <etharp_cleanup_netif+0x5c>)
 801258c:	68fa      	ldr	r2, [r7, #12]
 801258e:	4613      	mov	r3, r2
 8012590:	005b      	lsls	r3, r3, #1
 8012592:	4413      	add	r3, r2
 8012594:	00db      	lsls	r3, r3, #3
 8012596:	440b      	add	r3, r1
 8012598:	3314      	adds	r3, #20
 801259a:	781b      	ldrb	r3, [r3, #0]
 801259c:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801259e:	7afb      	ldrb	r3, [r7, #11]
 80125a0:	2b00      	cmp	r3, #0
 80125a2:	d00e      	beq.n	80125c2 <etharp_cleanup_netif+0x46>
 80125a4:	490c      	ldr	r1, [pc, #48]	; (80125d8 <etharp_cleanup_netif+0x5c>)
 80125a6:	68fa      	ldr	r2, [r7, #12]
 80125a8:	4613      	mov	r3, r2
 80125aa:	005b      	lsls	r3, r3, #1
 80125ac:	4413      	add	r3, r2
 80125ae:	00db      	lsls	r3, r3, #3
 80125b0:	440b      	add	r3, r1
 80125b2:	3308      	adds	r3, #8
 80125b4:	681b      	ldr	r3, [r3, #0]
 80125b6:	687a      	ldr	r2, [r7, #4]
 80125b8:	429a      	cmp	r2, r3
 80125ba:	d102      	bne.n	80125c2 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 80125bc:	68f8      	ldr	r0, [r7, #12]
 80125be:	f7ff fce5 	bl	8011f8c <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80125c2:	68fb      	ldr	r3, [r7, #12]
 80125c4:	3301      	adds	r3, #1
 80125c6:	60fb      	str	r3, [r7, #12]
 80125c8:	68fb      	ldr	r3, [r7, #12]
 80125ca:	2b09      	cmp	r3, #9
 80125cc:	dddd      	ble.n	801258a <etharp_cleanup_netif+0xe>
    }
  }
}
 80125ce:	bf00      	nop
 80125d0:	3710      	adds	r7, #16
 80125d2:	46bd      	mov	sp, r7
 80125d4:	bd80      	pop	{r7, pc}
 80125d6:	bf00      	nop
 80125d8:	200075d8 	.word	0x200075d8

080125dc <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 80125dc:	b5b0      	push	{r4, r5, r7, lr}
 80125de:	b08a      	sub	sp, #40	; 0x28
 80125e0:	af04      	add	r7, sp, #16
 80125e2:	6078      	str	r0, [r7, #4]
 80125e4:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 80125e6:	683b      	ldr	r3, [r7, #0]
 80125e8:	2b00      	cmp	r3, #0
 80125ea:	d107      	bne.n	80125fc <etharp_input+0x20>
 80125ec:	4b3f      	ldr	r3, [pc, #252]	; (80126ec <etharp_input+0x110>)
 80125ee:	f240 228a 	movw	r2, #650	; 0x28a
 80125f2:	493f      	ldr	r1, [pc, #252]	; (80126f0 <etharp_input+0x114>)
 80125f4:	483f      	ldr	r0, [pc, #252]	; (80126f4 <etharp_input+0x118>)
 80125f6:	f00b f86f 	bl	801d6d8 <iprintf>
 80125fa:	e074      	b.n	80126e6 <etharp_input+0x10a>

  hdr = (struct etharp_hdr *)p->payload;
 80125fc:	687b      	ldr	r3, [r7, #4]
 80125fe:	685b      	ldr	r3, [r3, #4]
 8012600:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8012602:	693b      	ldr	r3, [r7, #16]
 8012604:	881b      	ldrh	r3, [r3, #0]
 8012606:	b29b      	uxth	r3, r3
 8012608:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801260c:	d10c      	bne.n	8012628 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801260e:	693b      	ldr	r3, [r7, #16]
 8012610:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8012612:	2b06      	cmp	r3, #6
 8012614:	d108      	bne.n	8012628 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8012616:	693b      	ldr	r3, [r7, #16]
 8012618:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801261a:	2b04      	cmp	r3, #4
 801261c:	d104      	bne.n	8012628 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801261e:	693b      	ldr	r3, [r7, #16]
 8012620:	885b      	ldrh	r3, [r3, #2]
 8012622:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8012624:	2b08      	cmp	r3, #8
 8012626:	d003      	beq.n	8012630 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8012628:	6878      	ldr	r0, [r7, #4]
 801262a:	f003 fc45 	bl	8015eb8 <pbuf_free>
    return;
 801262e:	e05a      	b.n	80126e6 <etharp_input+0x10a>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8012630:	693b      	ldr	r3, [r7, #16]
 8012632:	330e      	adds	r3, #14
 8012634:	681b      	ldr	r3, [r3, #0]
 8012636:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8012638:	693b      	ldr	r3, [r7, #16]
 801263a:	3318      	adds	r3, #24
 801263c:	681b      	ldr	r3, [r3, #0]
 801263e:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8012640:	683b      	ldr	r3, [r7, #0]
 8012642:	3304      	adds	r3, #4
 8012644:	681b      	ldr	r3, [r3, #0]
 8012646:	2b00      	cmp	r3, #0
 8012648:	d102      	bne.n	8012650 <etharp_input+0x74>
    for_us = 0;
 801264a:	2300      	movs	r3, #0
 801264c:	75fb      	strb	r3, [r7, #23]
 801264e:	e009      	b.n	8012664 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8012650:	68ba      	ldr	r2, [r7, #8]
 8012652:	683b      	ldr	r3, [r7, #0]
 8012654:	3304      	adds	r3, #4
 8012656:	681b      	ldr	r3, [r3, #0]
 8012658:	429a      	cmp	r2, r3
 801265a:	bf0c      	ite	eq
 801265c:	2301      	moveq	r3, #1
 801265e:	2300      	movne	r3, #0
 8012660:	b2db      	uxtb	r3, r3
 8012662:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8012664:	693b      	ldr	r3, [r7, #16]
 8012666:	f103 0208 	add.w	r2, r3, #8
 801266a:	7dfb      	ldrb	r3, [r7, #23]
 801266c:	2b00      	cmp	r3, #0
 801266e:	d001      	beq.n	8012674 <etharp_input+0x98>
 8012670:	2301      	movs	r3, #1
 8012672:	e000      	b.n	8012676 <etharp_input+0x9a>
 8012674:	2302      	movs	r3, #2
 8012676:	f107 010c 	add.w	r1, r7, #12
 801267a:	6838      	ldr	r0, [r7, #0]
 801267c:	f7ff fed8 	bl	8012430 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8012680:	693b      	ldr	r3, [r7, #16]
 8012682:	88db      	ldrh	r3, [r3, #6]
 8012684:	b29b      	uxth	r3, r3
 8012686:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801268a:	d003      	beq.n	8012694 <etharp_input+0xb8>
 801268c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012690:	d01e      	beq.n	80126d0 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8012692:	e025      	b.n	80126e0 <etharp_input+0x104>
      if (for_us) {
 8012694:	7dfb      	ldrb	r3, [r7, #23]
 8012696:	2b00      	cmp	r3, #0
 8012698:	d021      	beq.n	80126de <etharp_input+0x102>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801269a:	683b      	ldr	r3, [r7, #0]
 801269c:	f103 002a 	add.w	r0, r3, #42	; 0x2a
 80126a0:	693b      	ldr	r3, [r7, #16]
 80126a2:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 80126a6:	683b      	ldr	r3, [r7, #0]
 80126a8:	f103 052a 	add.w	r5, r3, #42	; 0x2a
 80126ac:	683b      	ldr	r3, [r7, #0]
 80126ae:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 80126b0:	693a      	ldr	r2, [r7, #16]
 80126b2:	3208      	adds	r2, #8
        etharp_raw(netif,
 80126b4:	2102      	movs	r1, #2
 80126b6:	9103      	str	r1, [sp, #12]
 80126b8:	f107 010c 	add.w	r1, r7, #12
 80126bc:	9102      	str	r1, [sp, #8]
 80126be:	9201      	str	r2, [sp, #4]
 80126c0:	9300      	str	r3, [sp, #0]
 80126c2:	462b      	mov	r3, r5
 80126c4:	4622      	mov	r2, r4
 80126c6:	4601      	mov	r1, r0
 80126c8:	6838      	ldr	r0, [r7, #0]
 80126ca:	f000 faef 	bl	8012cac <etharp_raw>
      break;
 80126ce:	e006      	b.n	80126de <etharp_input+0x102>
      dhcp_arp_reply(netif, &sipaddr);
 80126d0:	f107 030c 	add.w	r3, r7, #12
 80126d4:	4619      	mov	r1, r3
 80126d6:	6838      	ldr	r0, [r7, #0]
 80126d8:	f7fe f9fe 	bl	8010ad8 <dhcp_arp_reply>
      break;
 80126dc:	e000      	b.n	80126e0 <etharp_input+0x104>
      break;
 80126de:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 80126e0:	6878      	ldr	r0, [r7, #4]
 80126e2:	f003 fbe9 	bl	8015eb8 <pbuf_free>
}
 80126e6:	3718      	adds	r7, #24
 80126e8:	46bd      	mov	sp, r7
 80126ea:	bdb0      	pop	{r4, r5, r7, pc}
 80126ec:	0801fcb0 	.word	0x0801fcb0
 80126f0:	0801fe1c 	.word	0x0801fe1c
 80126f4:	0801fd44 	.word	0x0801fd44

080126f8 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 80126f8:	b580      	push	{r7, lr}
 80126fa:	b086      	sub	sp, #24
 80126fc:	af02      	add	r7, sp, #8
 80126fe:	60f8      	str	r0, [r7, #12]
 8012700:	60b9      	str	r1, [r7, #8]
 8012702:	4613      	mov	r3, r2
 8012704:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8012706:	79fa      	ldrb	r2, [r7, #7]
 8012708:	4944      	ldr	r1, [pc, #272]	; (801281c <etharp_output_to_arp_index+0x124>)
 801270a:	4613      	mov	r3, r2
 801270c:	005b      	lsls	r3, r3, #1
 801270e:	4413      	add	r3, r2
 8012710:	00db      	lsls	r3, r3, #3
 8012712:	440b      	add	r3, r1
 8012714:	3314      	adds	r3, #20
 8012716:	781b      	ldrb	r3, [r3, #0]
 8012718:	2b01      	cmp	r3, #1
 801271a:	d806      	bhi.n	801272a <etharp_output_to_arp_index+0x32>
 801271c:	4b40      	ldr	r3, [pc, #256]	; (8012820 <etharp_output_to_arp_index+0x128>)
 801271e:	f240 22ef 	movw	r2, #751	; 0x2ef
 8012722:	4940      	ldr	r1, [pc, #256]	; (8012824 <etharp_output_to_arp_index+0x12c>)
 8012724:	4840      	ldr	r0, [pc, #256]	; (8012828 <etharp_output_to_arp_index+0x130>)
 8012726:	f00a ffd7 	bl	801d6d8 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801272a:	79fa      	ldrb	r2, [r7, #7]
 801272c:	493b      	ldr	r1, [pc, #236]	; (801281c <etharp_output_to_arp_index+0x124>)
 801272e:	4613      	mov	r3, r2
 8012730:	005b      	lsls	r3, r3, #1
 8012732:	4413      	add	r3, r2
 8012734:	00db      	lsls	r3, r3, #3
 8012736:	440b      	add	r3, r1
 8012738:	3314      	adds	r3, #20
 801273a:	781b      	ldrb	r3, [r3, #0]
 801273c:	2b02      	cmp	r3, #2
 801273e:	d153      	bne.n	80127e8 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8012740:	79fa      	ldrb	r2, [r7, #7]
 8012742:	4936      	ldr	r1, [pc, #216]	; (801281c <etharp_output_to_arp_index+0x124>)
 8012744:	4613      	mov	r3, r2
 8012746:	005b      	lsls	r3, r3, #1
 8012748:	4413      	add	r3, r2
 801274a:	00db      	lsls	r3, r3, #3
 801274c:	440b      	add	r3, r1
 801274e:	3312      	adds	r3, #18
 8012750:	881b      	ldrh	r3, [r3, #0]
 8012752:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8012756:	d919      	bls.n	801278c <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8012758:	79fa      	ldrb	r2, [r7, #7]
 801275a:	4613      	mov	r3, r2
 801275c:	005b      	lsls	r3, r3, #1
 801275e:	4413      	add	r3, r2
 8012760:	00db      	lsls	r3, r3, #3
 8012762:	4a2e      	ldr	r2, [pc, #184]	; (801281c <etharp_output_to_arp_index+0x124>)
 8012764:	4413      	add	r3, r2
 8012766:	3304      	adds	r3, #4
 8012768:	4619      	mov	r1, r3
 801276a:	68f8      	ldr	r0, [r7, #12]
 801276c:	f000 fb4c 	bl	8012e08 <etharp_request>
 8012770:	4603      	mov	r3, r0
 8012772:	2b00      	cmp	r3, #0
 8012774:	d138      	bne.n	80127e8 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8012776:	79fa      	ldrb	r2, [r7, #7]
 8012778:	4928      	ldr	r1, [pc, #160]	; (801281c <etharp_output_to_arp_index+0x124>)
 801277a:	4613      	mov	r3, r2
 801277c:	005b      	lsls	r3, r3, #1
 801277e:	4413      	add	r3, r2
 8012780:	00db      	lsls	r3, r3, #3
 8012782:	440b      	add	r3, r1
 8012784:	3314      	adds	r3, #20
 8012786:	2203      	movs	r2, #3
 8012788:	701a      	strb	r2, [r3, #0]
 801278a:	e02d      	b.n	80127e8 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801278c:	79fa      	ldrb	r2, [r7, #7]
 801278e:	4923      	ldr	r1, [pc, #140]	; (801281c <etharp_output_to_arp_index+0x124>)
 8012790:	4613      	mov	r3, r2
 8012792:	005b      	lsls	r3, r3, #1
 8012794:	4413      	add	r3, r2
 8012796:	00db      	lsls	r3, r3, #3
 8012798:	440b      	add	r3, r1
 801279a:	3312      	adds	r3, #18
 801279c:	881b      	ldrh	r3, [r3, #0]
 801279e:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 80127a2:	d321      	bcc.n	80127e8 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80127a4:	79fa      	ldrb	r2, [r7, #7]
 80127a6:	4613      	mov	r3, r2
 80127a8:	005b      	lsls	r3, r3, #1
 80127aa:	4413      	add	r3, r2
 80127ac:	00db      	lsls	r3, r3, #3
 80127ae:	4a1b      	ldr	r2, [pc, #108]	; (801281c <etharp_output_to_arp_index+0x124>)
 80127b0:	4413      	add	r3, r2
 80127b2:	1d19      	adds	r1, r3, #4
 80127b4:	79fa      	ldrb	r2, [r7, #7]
 80127b6:	4613      	mov	r3, r2
 80127b8:	005b      	lsls	r3, r3, #1
 80127ba:	4413      	add	r3, r2
 80127bc:	00db      	lsls	r3, r3, #3
 80127be:	3308      	adds	r3, #8
 80127c0:	4a16      	ldr	r2, [pc, #88]	; (801281c <etharp_output_to_arp_index+0x124>)
 80127c2:	4413      	add	r3, r2
 80127c4:	3304      	adds	r3, #4
 80127c6:	461a      	mov	r2, r3
 80127c8:	68f8      	ldr	r0, [r7, #12]
 80127ca:	f000 fafb 	bl	8012dc4 <etharp_request_dst>
 80127ce:	4603      	mov	r3, r0
 80127d0:	2b00      	cmp	r3, #0
 80127d2:	d109      	bne.n	80127e8 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80127d4:	79fa      	ldrb	r2, [r7, #7]
 80127d6:	4911      	ldr	r1, [pc, #68]	; (801281c <etharp_output_to_arp_index+0x124>)
 80127d8:	4613      	mov	r3, r2
 80127da:	005b      	lsls	r3, r3, #1
 80127dc:	4413      	add	r3, r2
 80127de:	00db      	lsls	r3, r3, #3
 80127e0:	440b      	add	r3, r1
 80127e2:	3314      	adds	r3, #20
 80127e4:	2203      	movs	r2, #3
 80127e6:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 80127e8:	68fb      	ldr	r3, [r7, #12]
 80127ea:	f103 012a 	add.w	r1, r3, #42	; 0x2a
 80127ee:	79fa      	ldrb	r2, [r7, #7]
 80127f0:	4613      	mov	r3, r2
 80127f2:	005b      	lsls	r3, r3, #1
 80127f4:	4413      	add	r3, r2
 80127f6:	00db      	lsls	r3, r3, #3
 80127f8:	3308      	adds	r3, #8
 80127fa:	4a08      	ldr	r2, [pc, #32]	; (801281c <etharp_output_to_arp_index+0x124>)
 80127fc:	4413      	add	r3, r2
 80127fe:	1d1a      	adds	r2, r3, #4
 8012800:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012804:	9300      	str	r3, [sp, #0]
 8012806:	4613      	mov	r3, r2
 8012808:	460a      	mov	r2, r1
 801280a:	68b9      	ldr	r1, [r7, #8]
 801280c:	68f8      	ldr	r0, [r7, #12]
 801280e:	f000 fb9b 	bl	8012f48 <ethernet_output>
 8012812:	4603      	mov	r3, r0
}
 8012814:	4618      	mov	r0, r3
 8012816:	3710      	adds	r7, #16
 8012818:	46bd      	mov	sp, r7
 801281a:	bd80      	pop	{r7, pc}
 801281c:	200075d8 	.word	0x200075d8
 8012820:	0801fcb0 	.word	0x0801fcb0
 8012824:	0801fe3c 	.word	0x0801fe3c
 8012828:	0801fd44 	.word	0x0801fd44

0801282c <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801282c:	b580      	push	{r7, lr}
 801282e:	b08a      	sub	sp, #40	; 0x28
 8012830:	af02      	add	r7, sp, #8
 8012832:	60f8      	str	r0, [r7, #12]
 8012834:	60b9      	str	r1, [r7, #8]
 8012836:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8012838:	687b      	ldr	r3, [r7, #4]
 801283a:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801283c:	68fb      	ldr	r3, [r7, #12]
 801283e:	2b00      	cmp	r3, #0
 8012840:	d106      	bne.n	8012850 <etharp_output+0x24>
 8012842:	4b73      	ldr	r3, [pc, #460]	; (8012a10 <etharp_output+0x1e4>)
 8012844:	f240 321e 	movw	r2, #798	; 0x31e
 8012848:	4972      	ldr	r1, [pc, #456]	; (8012a14 <etharp_output+0x1e8>)
 801284a:	4873      	ldr	r0, [pc, #460]	; (8012a18 <etharp_output+0x1ec>)
 801284c:	f00a ff44 	bl	801d6d8 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8012850:	68bb      	ldr	r3, [r7, #8]
 8012852:	2b00      	cmp	r3, #0
 8012854:	d106      	bne.n	8012864 <etharp_output+0x38>
 8012856:	4b6e      	ldr	r3, [pc, #440]	; (8012a10 <etharp_output+0x1e4>)
 8012858:	f240 321f 	movw	r2, #799	; 0x31f
 801285c:	496f      	ldr	r1, [pc, #444]	; (8012a1c <etharp_output+0x1f0>)
 801285e:	486e      	ldr	r0, [pc, #440]	; (8012a18 <etharp_output+0x1ec>)
 8012860:	f00a ff3a 	bl	801d6d8 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8012864:	687b      	ldr	r3, [r7, #4]
 8012866:	2b00      	cmp	r3, #0
 8012868:	d106      	bne.n	8012878 <etharp_output+0x4c>
 801286a:	4b69      	ldr	r3, [pc, #420]	; (8012a10 <etharp_output+0x1e4>)
 801286c:	f44f 7248 	mov.w	r2, #800	; 0x320
 8012870:	496b      	ldr	r1, [pc, #428]	; (8012a20 <etharp_output+0x1f4>)
 8012872:	4869      	ldr	r0, [pc, #420]	; (8012a18 <etharp_output+0x1ec>)
 8012874:	f00a ff30 	bl	801d6d8 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8012878:	687b      	ldr	r3, [r7, #4]
 801287a:	681b      	ldr	r3, [r3, #0]
 801287c:	68f9      	ldr	r1, [r7, #12]
 801287e:	4618      	mov	r0, r3
 8012880:	f001 f8e4 	bl	8013a4c <ip4_addr_isbroadcast_u32>
 8012884:	4603      	mov	r3, r0
 8012886:	2b00      	cmp	r3, #0
 8012888:	d002      	beq.n	8012890 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801288a:	4b66      	ldr	r3, [pc, #408]	; (8012a24 <etharp_output+0x1f8>)
 801288c:	61fb      	str	r3, [r7, #28]
 801288e:	e0af      	b.n	80129f0 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8012890:	687b      	ldr	r3, [r7, #4]
 8012892:	681b      	ldr	r3, [r3, #0]
 8012894:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012898:	2be0      	cmp	r3, #224	; 0xe0
 801289a:	d118      	bne.n	80128ce <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801289c:	2301      	movs	r3, #1
 801289e:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 80128a0:	2300      	movs	r3, #0
 80128a2:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 80128a4:	235e      	movs	r3, #94	; 0x5e
 80128a6:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	3301      	adds	r3, #1
 80128ac:	781b      	ldrb	r3, [r3, #0]
 80128ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80128b2:	b2db      	uxtb	r3, r3
 80128b4:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 80128b6:	687b      	ldr	r3, [r7, #4]
 80128b8:	3302      	adds	r3, #2
 80128ba:	781b      	ldrb	r3, [r3, #0]
 80128bc:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 80128be:	687b      	ldr	r3, [r7, #4]
 80128c0:	3303      	adds	r3, #3
 80128c2:	781b      	ldrb	r3, [r3, #0]
 80128c4:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 80128c6:	f107 0310 	add.w	r3, r7, #16
 80128ca:	61fb      	str	r3, [r7, #28]
 80128cc:	e090      	b.n	80129f0 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80128ce:	687b      	ldr	r3, [r7, #4]
 80128d0:	681a      	ldr	r2, [r3, #0]
 80128d2:	68fb      	ldr	r3, [r7, #12]
 80128d4:	3304      	adds	r3, #4
 80128d6:	681b      	ldr	r3, [r3, #0]
 80128d8:	405a      	eors	r2, r3
 80128da:	68fb      	ldr	r3, [r7, #12]
 80128dc:	3308      	adds	r3, #8
 80128de:	681b      	ldr	r3, [r3, #0]
 80128e0:	4013      	ands	r3, r2
 80128e2:	2b00      	cmp	r3, #0
 80128e4:	d012      	beq.n	801290c <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 80128e6:	687b      	ldr	r3, [r7, #4]
 80128e8:	681b      	ldr	r3, [r3, #0]
 80128ea:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80128ec:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 80128f0:	4293      	cmp	r3, r2
 80128f2:	d00b      	beq.n	801290c <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 80128f4:	68fb      	ldr	r3, [r7, #12]
 80128f6:	330c      	adds	r3, #12
 80128f8:	681b      	ldr	r3, [r3, #0]
 80128fa:	2b00      	cmp	r3, #0
 80128fc:	d003      	beq.n	8012906 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 80128fe:	68fb      	ldr	r3, [r7, #12]
 8012900:	330c      	adds	r3, #12
 8012902:	61bb      	str	r3, [r7, #24]
 8012904:	e002      	b.n	801290c <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8012906:	f06f 0303 	mvn.w	r3, #3
 801290a:	e07d      	b.n	8012a08 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801290c:	4b46      	ldr	r3, [pc, #280]	; (8012a28 <etharp_output+0x1fc>)
 801290e:	781b      	ldrb	r3, [r3, #0]
 8012910:	4619      	mov	r1, r3
 8012912:	4a46      	ldr	r2, [pc, #280]	; (8012a2c <etharp_output+0x200>)
 8012914:	460b      	mov	r3, r1
 8012916:	005b      	lsls	r3, r3, #1
 8012918:	440b      	add	r3, r1
 801291a:	00db      	lsls	r3, r3, #3
 801291c:	4413      	add	r3, r2
 801291e:	3314      	adds	r3, #20
 8012920:	781b      	ldrb	r3, [r3, #0]
 8012922:	2b01      	cmp	r3, #1
 8012924:	d925      	bls.n	8012972 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8012926:	4b40      	ldr	r3, [pc, #256]	; (8012a28 <etharp_output+0x1fc>)
 8012928:	781b      	ldrb	r3, [r3, #0]
 801292a:	4619      	mov	r1, r3
 801292c:	4a3f      	ldr	r2, [pc, #252]	; (8012a2c <etharp_output+0x200>)
 801292e:	460b      	mov	r3, r1
 8012930:	005b      	lsls	r3, r3, #1
 8012932:	440b      	add	r3, r1
 8012934:	00db      	lsls	r3, r3, #3
 8012936:	4413      	add	r3, r2
 8012938:	3308      	adds	r3, #8
 801293a:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801293c:	68fa      	ldr	r2, [r7, #12]
 801293e:	429a      	cmp	r2, r3
 8012940:	d117      	bne.n	8012972 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8012942:	69bb      	ldr	r3, [r7, #24]
 8012944:	681a      	ldr	r2, [r3, #0]
 8012946:	4b38      	ldr	r3, [pc, #224]	; (8012a28 <etharp_output+0x1fc>)
 8012948:	781b      	ldrb	r3, [r3, #0]
 801294a:	4618      	mov	r0, r3
 801294c:	4937      	ldr	r1, [pc, #220]	; (8012a2c <etharp_output+0x200>)
 801294e:	4603      	mov	r3, r0
 8012950:	005b      	lsls	r3, r3, #1
 8012952:	4403      	add	r3, r0
 8012954:	00db      	lsls	r3, r3, #3
 8012956:	440b      	add	r3, r1
 8012958:	3304      	adds	r3, #4
 801295a:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801295c:	429a      	cmp	r2, r3
 801295e:	d108      	bne.n	8012972 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8012960:	4b31      	ldr	r3, [pc, #196]	; (8012a28 <etharp_output+0x1fc>)
 8012962:	781b      	ldrb	r3, [r3, #0]
 8012964:	461a      	mov	r2, r3
 8012966:	68b9      	ldr	r1, [r7, #8]
 8012968:	68f8      	ldr	r0, [r7, #12]
 801296a:	f7ff fec5 	bl	80126f8 <etharp_output_to_arp_index>
 801296e:	4603      	mov	r3, r0
 8012970:	e04a      	b.n	8012a08 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8012972:	2300      	movs	r3, #0
 8012974:	75fb      	strb	r3, [r7, #23]
 8012976:	e031      	b.n	80129dc <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8012978:	7dfa      	ldrb	r2, [r7, #23]
 801297a:	492c      	ldr	r1, [pc, #176]	; (8012a2c <etharp_output+0x200>)
 801297c:	4613      	mov	r3, r2
 801297e:	005b      	lsls	r3, r3, #1
 8012980:	4413      	add	r3, r2
 8012982:	00db      	lsls	r3, r3, #3
 8012984:	440b      	add	r3, r1
 8012986:	3314      	adds	r3, #20
 8012988:	781b      	ldrb	r3, [r3, #0]
 801298a:	2b01      	cmp	r3, #1
 801298c:	d923      	bls.n	80129d6 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801298e:	7dfa      	ldrb	r2, [r7, #23]
 8012990:	4926      	ldr	r1, [pc, #152]	; (8012a2c <etharp_output+0x200>)
 8012992:	4613      	mov	r3, r2
 8012994:	005b      	lsls	r3, r3, #1
 8012996:	4413      	add	r3, r2
 8012998:	00db      	lsls	r3, r3, #3
 801299a:	440b      	add	r3, r1
 801299c:	3308      	adds	r3, #8
 801299e:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80129a0:	68fa      	ldr	r2, [r7, #12]
 80129a2:	429a      	cmp	r2, r3
 80129a4:	d117      	bne.n	80129d6 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 80129a6:	69bb      	ldr	r3, [r7, #24]
 80129a8:	6819      	ldr	r1, [r3, #0]
 80129aa:	7dfa      	ldrb	r2, [r7, #23]
 80129ac:	481f      	ldr	r0, [pc, #124]	; (8012a2c <etharp_output+0x200>)
 80129ae:	4613      	mov	r3, r2
 80129b0:	005b      	lsls	r3, r3, #1
 80129b2:	4413      	add	r3, r2
 80129b4:	00db      	lsls	r3, r3, #3
 80129b6:	4403      	add	r3, r0
 80129b8:	3304      	adds	r3, #4
 80129ba:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 80129bc:	4299      	cmp	r1, r3
 80129be:	d10a      	bne.n	80129d6 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 80129c0:	4a19      	ldr	r2, [pc, #100]	; (8012a28 <etharp_output+0x1fc>)
 80129c2:	7dfb      	ldrb	r3, [r7, #23]
 80129c4:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 80129c6:	7dfb      	ldrb	r3, [r7, #23]
 80129c8:	461a      	mov	r2, r3
 80129ca:	68b9      	ldr	r1, [r7, #8]
 80129cc:	68f8      	ldr	r0, [r7, #12]
 80129ce:	f7ff fe93 	bl	80126f8 <etharp_output_to_arp_index>
 80129d2:	4603      	mov	r3, r0
 80129d4:	e018      	b.n	8012a08 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80129d6:	7dfb      	ldrb	r3, [r7, #23]
 80129d8:	3301      	adds	r3, #1
 80129da:	75fb      	strb	r3, [r7, #23]
 80129dc:	7dfb      	ldrb	r3, [r7, #23]
 80129de:	2b09      	cmp	r3, #9
 80129e0:	d9ca      	bls.n	8012978 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 80129e2:	68ba      	ldr	r2, [r7, #8]
 80129e4:	69b9      	ldr	r1, [r7, #24]
 80129e6:	68f8      	ldr	r0, [r7, #12]
 80129e8:	f000 f822 	bl	8012a30 <etharp_query>
 80129ec:	4603      	mov	r3, r0
 80129ee:	e00b      	b.n	8012a08 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 80129f0:	68fb      	ldr	r3, [r7, #12]
 80129f2:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 80129f6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80129fa:	9300      	str	r3, [sp, #0]
 80129fc:	69fb      	ldr	r3, [r7, #28]
 80129fe:	68b9      	ldr	r1, [r7, #8]
 8012a00:	68f8      	ldr	r0, [r7, #12]
 8012a02:	f000 faa1 	bl	8012f48 <ethernet_output>
 8012a06:	4603      	mov	r3, r0
}
 8012a08:	4618      	mov	r0, r3
 8012a0a:	3720      	adds	r7, #32
 8012a0c:	46bd      	mov	sp, r7
 8012a0e:	bd80      	pop	{r7, pc}
 8012a10:	0801fcb0 	.word	0x0801fcb0
 8012a14:	0801fe1c 	.word	0x0801fe1c
 8012a18:	0801fd44 	.word	0x0801fd44
 8012a1c:	0801fe6c 	.word	0x0801fe6c
 8012a20:	0801fe0c 	.word	0x0801fe0c
 8012a24:	08022988 	.word	0x08022988
 8012a28:	200076c8 	.word	0x200076c8
 8012a2c:	200075d8 	.word	0x200075d8

08012a30 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8012a30:	b580      	push	{r7, lr}
 8012a32:	b08c      	sub	sp, #48	; 0x30
 8012a34:	af02      	add	r7, sp, #8
 8012a36:	60f8      	str	r0, [r7, #12]
 8012a38:	60b9      	str	r1, [r7, #8]
 8012a3a:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8012a3c:	68fb      	ldr	r3, [r7, #12]
 8012a3e:	332a      	adds	r3, #42	; 0x2a
 8012a40:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8012a42:	23ff      	movs	r3, #255	; 0xff
 8012a44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8012a48:	2300      	movs	r3, #0
 8012a4a:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8012a4c:	68bb      	ldr	r3, [r7, #8]
 8012a4e:	681b      	ldr	r3, [r3, #0]
 8012a50:	68f9      	ldr	r1, [r7, #12]
 8012a52:	4618      	mov	r0, r3
 8012a54:	f000 fffa 	bl	8013a4c <ip4_addr_isbroadcast_u32>
 8012a58:	4603      	mov	r3, r0
 8012a5a:	2b00      	cmp	r3, #0
 8012a5c:	d10c      	bne.n	8012a78 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8012a5e:	68bb      	ldr	r3, [r7, #8]
 8012a60:	681b      	ldr	r3, [r3, #0]
 8012a62:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8012a66:	2be0      	cmp	r3, #224	; 0xe0
 8012a68:	d006      	beq.n	8012a78 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8012a6a:	68bb      	ldr	r3, [r7, #8]
 8012a6c:	2b00      	cmp	r3, #0
 8012a6e:	d003      	beq.n	8012a78 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8012a70:	68bb      	ldr	r3, [r7, #8]
 8012a72:	681b      	ldr	r3, [r3, #0]
 8012a74:	2b00      	cmp	r3, #0
 8012a76:	d102      	bne.n	8012a7e <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8012a78:	f06f 030f 	mvn.w	r3, #15
 8012a7c:	e102      	b.n	8012c84 <etharp_query+0x254>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8012a7e:	68fa      	ldr	r2, [r7, #12]
 8012a80:	2101      	movs	r1, #1
 8012a82:	68b8      	ldr	r0, [r7, #8]
 8012a84:	f7ff fb5c 	bl	8012140 <etharp_find_entry>
 8012a88:	4603      	mov	r3, r0
 8012a8a:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8012a8c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012a90:	2b00      	cmp	r3, #0
 8012a92:	da02      	bge.n	8012a9a <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8012a94:	8a7b      	ldrh	r3, [r7, #18]
 8012a96:	b25b      	sxtb	r3, r3
 8012a98:	e0f4      	b.n	8012c84 <etharp_query+0x254>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8012a9a:	8a7b      	ldrh	r3, [r7, #18]
 8012a9c:	2b7e      	cmp	r3, #126	; 0x7e
 8012a9e:	d906      	bls.n	8012aae <etharp_query+0x7e>
 8012aa0:	4b7a      	ldr	r3, [pc, #488]	; (8012c8c <etharp_query+0x25c>)
 8012aa2:	f240 32c1 	movw	r2, #961	; 0x3c1
 8012aa6:	497a      	ldr	r1, [pc, #488]	; (8012c90 <etharp_query+0x260>)
 8012aa8:	487a      	ldr	r0, [pc, #488]	; (8012c94 <etharp_query+0x264>)
 8012aaa:	f00a fe15 	bl	801d6d8 <iprintf>
  i = (netif_addr_idx_t)i_err;
 8012aae:	8a7b      	ldrh	r3, [r7, #18]
 8012ab0:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8012ab2:	7c7a      	ldrb	r2, [r7, #17]
 8012ab4:	4978      	ldr	r1, [pc, #480]	; (8012c98 <etharp_query+0x268>)
 8012ab6:	4613      	mov	r3, r2
 8012ab8:	005b      	lsls	r3, r3, #1
 8012aba:	4413      	add	r3, r2
 8012abc:	00db      	lsls	r3, r3, #3
 8012abe:	440b      	add	r3, r1
 8012ac0:	3314      	adds	r3, #20
 8012ac2:	781b      	ldrb	r3, [r3, #0]
 8012ac4:	2b00      	cmp	r3, #0
 8012ac6:	d115      	bne.n	8012af4 <etharp_query+0xc4>
    is_new_entry = 1;
 8012ac8:	2301      	movs	r3, #1
 8012aca:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8012acc:	7c7a      	ldrb	r2, [r7, #17]
 8012ace:	4972      	ldr	r1, [pc, #456]	; (8012c98 <etharp_query+0x268>)
 8012ad0:	4613      	mov	r3, r2
 8012ad2:	005b      	lsls	r3, r3, #1
 8012ad4:	4413      	add	r3, r2
 8012ad6:	00db      	lsls	r3, r3, #3
 8012ad8:	440b      	add	r3, r1
 8012ada:	3314      	adds	r3, #20
 8012adc:	2201      	movs	r2, #1
 8012ade:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8012ae0:	7c7a      	ldrb	r2, [r7, #17]
 8012ae2:	496d      	ldr	r1, [pc, #436]	; (8012c98 <etharp_query+0x268>)
 8012ae4:	4613      	mov	r3, r2
 8012ae6:	005b      	lsls	r3, r3, #1
 8012ae8:	4413      	add	r3, r2
 8012aea:	00db      	lsls	r3, r3, #3
 8012aec:	440b      	add	r3, r1
 8012aee:	3308      	adds	r3, #8
 8012af0:	68fa      	ldr	r2, [r7, #12]
 8012af2:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8012af4:	7c7a      	ldrb	r2, [r7, #17]
 8012af6:	4968      	ldr	r1, [pc, #416]	; (8012c98 <etharp_query+0x268>)
 8012af8:	4613      	mov	r3, r2
 8012afa:	005b      	lsls	r3, r3, #1
 8012afc:	4413      	add	r3, r2
 8012afe:	00db      	lsls	r3, r3, #3
 8012b00:	440b      	add	r3, r1
 8012b02:	3314      	adds	r3, #20
 8012b04:	781b      	ldrb	r3, [r3, #0]
 8012b06:	2b01      	cmp	r3, #1
 8012b08:	d011      	beq.n	8012b2e <etharp_query+0xfe>
 8012b0a:	7c7a      	ldrb	r2, [r7, #17]
 8012b0c:	4962      	ldr	r1, [pc, #392]	; (8012c98 <etharp_query+0x268>)
 8012b0e:	4613      	mov	r3, r2
 8012b10:	005b      	lsls	r3, r3, #1
 8012b12:	4413      	add	r3, r2
 8012b14:	00db      	lsls	r3, r3, #3
 8012b16:	440b      	add	r3, r1
 8012b18:	3314      	adds	r3, #20
 8012b1a:	781b      	ldrb	r3, [r3, #0]
 8012b1c:	2b01      	cmp	r3, #1
 8012b1e:	d806      	bhi.n	8012b2e <etharp_query+0xfe>
 8012b20:	4b5a      	ldr	r3, [pc, #360]	; (8012c8c <etharp_query+0x25c>)
 8012b22:	f240 32cf 	movw	r2, #975	; 0x3cf
 8012b26:	495d      	ldr	r1, [pc, #372]	; (8012c9c <etharp_query+0x26c>)
 8012b28:	485a      	ldr	r0, [pc, #360]	; (8012c94 <etharp_query+0x264>)
 8012b2a:	f00a fdd5 	bl	801d6d8 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8012b2e:	6a3b      	ldr	r3, [r7, #32]
 8012b30:	2b00      	cmp	r3, #0
 8012b32:	d102      	bne.n	8012b3a <etharp_query+0x10a>
 8012b34:	687b      	ldr	r3, [r7, #4]
 8012b36:	2b00      	cmp	r3, #0
 8012b38:	d10c      	bne.n	8012b54 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8012b3a:	68b9      	ldr	r1, [r7, #8]
 8012b3c:	68f8      	ldr	r0, [r7, #12]
 8012b3e:	f000 f963 	bl	8012e08 <etharp_request>
 8012b42:	4603      	mov	r3, r0
 8012b44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8012b48:	687b      	ldr	r3, [r7, #4]
 8012b4a:	2b00      	cmp	r3, #0
 8012b4c:	d102      	bne.n	8012b54 <etharp_query+0x124>
      return result;
 8012b4e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012b52:	e097      	b.n	8012c84 <etharp_query+0x254>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8012b54:	687b      	ldr	r3, [r7, #4]
 8012b56:	2b00      	cmp	r3, #0
 8012b58:	d106      	bne.n	8012b68 <etharp_query+0x138>
 8012b5a:	4b4c      	ldr	r3, [pc, #304]	; (8012c8c <etharp_query+0x25c>)
 8012b5c:	f240 32e1 	movw	r2, #993	; 0x3e1
 8012b60:	494f      	ldr	r1, [pc, #316]	; (8012ca0 <etharp_query+0x270>)
 8012b62:	484c      	ldr	r0, [pc, #304]	; (8012c94 <etharp_query+0x264>)
 8012b64:	f00a fdb8 	bl	801d6d8 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8012b68:	7c7a      	ldrb	r2, [r7, #17]
 8012b6a:	494b      	ldr	r1, [pc, #300]	; (8012c98 <etharp_query+0x268>)
 8012b6c:	4613      	mov	r3, r2
 8012b6e:	005b      	lsls	r3, r3, #1
 8012b70:	4413      	add	r3, r2
 8012b72:	00db      	lsls	r3, r3, #3
 8012b74:	440b      	add	r3, r1
 8012b76:	3314      	adds	r3, #20
 8012b78:	781b      	ldrb	r3, [r3, #0]
 8012b7a:	2b01      	cmp	r3, #1
 8012b7c:	d918      	bls.n	8012bb0 <etharp_query+0x180>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 8012b7e:	4a49      	ldr	r2, [pc, #292]	; (8012ca4 <etharp_query+0x274>)
 8012b80:	7c7b      	ldrb	r3, [r7, #17]
 8012b82:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8012b84:	7c7a      	ldrb	r2, [r7, #17]
 8012b86:	4613      	mov	r3, r2
 8012b88:	005b      	lsls	r3, r3, #1
 8012b8a:	4413      	add	r3, r2
 8012b8c:	00db      	lsls	r3, r3, #3
 8012b8e:	3308      	adds	r3, #8
 8012b90:	4a41      	ldr	r2, [pc, #260]	; (8012c98 <etharp_query+0x268>)
 8012b92:	4413      	add	r3, r2
 8012b94:	1d1a      	adds	r2, r3, #4
 8012b96:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012b9a:	9300      	str	r3, [sp, #0]
 8012b9c:	4613      	mov	r3, r2
 8012b9e:	697a      	ldr	r2, [r7, #20]
 8012ba0:	6879      	ldr	r1, [r7, #4]
 8012ba2:	68f8      	ldr	r0, [r7, #12]
 8012ba4:	f000 f9d0 	bl	8012f48 <ethernet_output>
 8012ba8:	4603      	mov	r3, r0
 8012baa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012bae:	e067      	b.n	8012c80 <etharp_query+0x250>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8012bb0:	7c7a      	ldrb	r2, [r7, #17]
 8012bb2:	4939      	ldr	r1, [pc, #228]	; (8012c98 <etharp_query+0x268>)
 8012bb4:	4613      	mov	r3, r2
 8012bb6:	005b      	lsls	r3, r3, #1
 8012bb8:	4413      	add	r3, r2
 8012bba:	00db      	lsls	r3, r3, #3
 8012bbc:	440b      	add	r3, r1
 8012bbe:	3314      	adds	r3, #20
 8012bc0:	781b      	ldrb	r3, [r3, #0]
 8012bc2:	2b01      	cmp	r3, #1
 8012bc4:	d15c      	bne.n	8012c80 <etharp_query+0x250>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8012bc6:	2300      	movs	r3, #0
 8012bc8:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8012bca:	687b      	ldr	r3, [r7, #4]
 8012bcc:	61fb      	str	r3, [r7, #28]
    while (p) {
 8012bce:	e01c      	b.n	8012c0a <etharp_query+0x1da>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8012bd0:	69fb      	ldr	r3, [r7, #28]
 8012bd2:	895a      	ldrh	r2, [r3, #10]
 8012bd4:	69fb      	ldr	r3, [r7, #28]
 8012bd6:	891b      	ldrh	r3, [r3, #8]
 8012bd8:	429a      	cmp	r2, r3
 8012bda:	d10a      	bne.n	8012bf2 <etharp_query+0x1c2>
 8012bdc:	69fb      	ldr	r3, [r7, #28]
 8012bde:	681b      	ldr	r3, [r3, #0]
 8012be0:	2b00      	cmp	r3, #0
 8012be2:	d006      	beq.n	8012bf2 <etharp_query+0x1c2>
 8012be4:	4b29      	ldr	r3, [pc, #164]	; (8012c8c <etharp_query+0x25c>)
 8012be6:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8012bea:	492f      	ldr	r1, [pc, #188]	; (8012ca8 <etharp_query+0x278>)
 8012bec:	4829      	ldr	r0, [pc, #164]	; (8012c94 <etharp_query+0x264>)
 8012bee:	f00a fd73 	bl	801d6d8 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8012bf2:	69fb      	ldr	r3, [r7, #28]
 8012bf4:	7b1b      	ldrb	r3, [r3, #12]
 8012bf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012bfa:	2b00      	cmp	r3, #0
 8012bfc:	d002      	beq.n	8012c04 <etharp_query+0x1d4>
        copy_needed = 1;
 8012bfe:	2301      	movs	r3, #1
 8012c00:	61bb      	str	r3, [r7, #24]
        break;
 8012c02:	e005      	b.n	8012c10 <etharp_query+0x1e0>
      }
      p = p->next;
 8012c04:	69fb      	ldr	r3, [r7, #28]
 8012c06:	681b      	ldr	r3, [r3, #0]
 8012c08:	61fb      	str	r3, [r7, #28]
    while (p) {
 8012c0a:	69fb      	ldr	r3, [r7, #28]
 8012c0c:	2b00      	cmp	r3, #0
 8012c0e:	d1df      	bne.n	8012bd0 <etharp_query+0x1a0>
    }
    if (copy_needed) {
 8012c10:	69bb      	ldr	r3, [r7, #24]
 8012c12:	2b00      	cmp	r3, #0
 8012c14:	d007      	beq.n	8012c26 <etharp_query+0x1f6>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8012c16:	687a      	ldr	r2, [r7, #4]
 8012c18:	f44f 7120 	mov.w	r1, #640	; 0x280
 8012c1c:	200e      	movs	r0, #14
 8012c1e:	f003 fbc3 	bl	80163a8 <pbuf_clone>
 8012c22:	61f8      	str	r0, [r7, #28]
 8012c24:	e004      	b.n	8012c30 <etharp_query+0x200>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8012c26:	687b      	ldr	r3, [r7, #4]
 8012c28:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8012c2a:	69f8      	ldr	r0, [r7, #28]
 8012c2c:	f003 f9ea 	bl	8016004 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8012c30:	69fb      	ldr	r3, [r7, #28]
 8012c32:	2b00      	cmp	r3, #0
 8012c34:	d021      	beq.n	8012c7a <etharp_query+0x24a>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8012c36:	7c7a      	ldrb	r2, [r7, #17]
 8012c38:	4917      	ldr	r1, [pc, #92]	; (8012c98 <etharp_query+0x268>)
 8012c3a:	4613      	mov	r3, r2
 8012c3c:	005b      	lsls	r3, r3, #1
 8012c3e:	4413      	add	r3, r2
 8012c40:	00db      	lsls	r3, r3, #3
 8012c42:	440b      	add	r3, r1
 8012c44:	681b      	ldr	r3, [r3, #0]
 8012c46:	2b00      	cmp	r3, #0
 8012c48:	d00a      	beq.n	8012c60 <etharp_query+0x230>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8012c4a:	7c7a      	ldrb	r2, [r7, #17]
 8012c4c:	4912      	ldr	r1, [pc, #72]	; (8012c98 <etharp_query+0x268>)
 8012c4e:	4613      	mov	r3, r2
 8012c50:	005b      	lsls	r3, r3, #1
 8012c52:	4413      	add	r3, r2
 8012c54:	00db      	lsls	r3, r3, #3
 8012c56:	440b      	add	r3, r1
 8012c58:	681b      	ldr	r3, [r3, #0]
 8012c5a:	4618      	mov	r0, r3
 8012c5c:	f003 f92c 	bl	8015eb8 <pbuf_free>
      }
      arp_table[i].q = p;
 8012c60:	7c7a      	ldrb	r2, [r7, #17]
 8012c62:	490d      	ldr	r1, [pc, #52]	; (8012c98 <etharp_query+0x268>)
 8012c64:	4613      	mov	r3, r2
 8012c66:	005b      	lsls	r3, r3, #1
 8012c68:	4413      	add	r3, r2
 8012c6a:	00db      	lsls	r3, r3, #3
 8012c6c:	440b      	add	r3, r1
 8012c6e:	69fa      	ldr	r2, [r7, #28]
 8012c70:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8012c72:	2300      	movs	r3, #0
 8012c74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012c78:	e002      	b.n	8012c80 <etharp_query+0x250>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8012c7a:	23ff      	movs	r3, #255	; 0xff
 8012c7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 8012c80:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8012c84:	4618      	mov	r0, r3
 8012c86:	3728      	adds	r7, #40	; 0x28
 8012c88:	46bd      	mov	sp, r7
 8012c8a:	bd80      	pop	{r7, pc}
 8012c8c:	0801fcb0 	.word	0x0801fcb0
 8012c90:	0801fe78 	.word	0x0801fe78
 8012c94:	0801fd44 	.word	0x0801fd44
 8012c98:	200075d8 	.word	0x200075d8
 8012c9c:	0801fe88 	.word	0x0801fe88
 8012ca0:	0801fe6c 	.word	0x0801fe6c
 8012ca4:	200076c8 	.word	0x200076c8
 8012ca8:	0801feb0 	.word	0x0801feb0

08012cac <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8012cac:	b580      	push	{r7, lr}
 8012cae:	b08a      	sub	sp, #40	; 0x28
 8012cb0:	af02      	add	r7, sp, #8
 8012cb2:	60f8      	str	r0, [r7, #12]
 8012cb4:	60b9      	str	r1, [r7, #8]
 8012cb6:	607a      	str	r2, [r7, #4]
 8012cb8:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8012cba:	2300      	movs	r3, #0
 8012cbc:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8012cbe:	68fb      	ldr	r3, [r7, #12]
 8012cc0:	2b00      	cmp	r3, #0
 8012cc2:	d106      	bne.n	8012cd2 <etharp_raw+0x26>
 8012cc4:	4b3a      	ldr	r3, [pc, #232]	; (8012db0 <etharp_raw+0x104>)
 8012cc6:	f240 4257 	movw	r2, #1111	; 0x457
 8012cca:	493a      	ldr	r1, [pc, #232]	; (8012db4 <etharp_raw+0x108>)
 8012ccc:	483a      	ldr	r0, [pc, #232]	; (8012db8 <etharp_raw+0x10c>)
 8012cce:	f00a fd03 	bl	801d6d8 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8012cd2:	f44f 7220 	mov.w	r2, #640	; 0x280
 8012cd6:	211c      	movs	r1, #28
 8012cd8:	200e      	movs	r0, #14
 8012cda:	f002 fe0d 	bl	80158f8 <pbuf_alloc>
 8012cde:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8012ce0:	69bb      	ldr	r3, [r7, #24]
 8012ce2:	2b00      	cmp	r3, #0
 8012ce4:	d102      	bne.n	8012cec <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8012ce6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012cea:	e05d      	b.n	8012da8 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8012cec:	69bb      	ldr	r3, [r7, #24]
 8012cee:	895b      	ldrh	r3, [r3, #10]
 8012cf0:	2b1b      	cmp	r3, #27
 8012cf2:	d806      	bhi.n	8012d02 <etharp_raw+0x56>
 8012cf4:	4b2e      	ldr	r3, [pc, #184]	; (8012db0 <etharp_raw+0x104>)
 8012cf6:	f240 4263 	movw	r2, #1123	; 0x463
 8012cfa:	4930      	ldr	r1, [pc, #192]	; (8012dbc <etharp_raw+0x110>)
 8012cfc:	482e      	ldr	r0, [pc, #184]	; (8012db8 <etharp_raw+0x10c>)
 8012cfe:	f00a fceb 	bl	801d6d8 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8012d02:	69bb      	ldr	r3, [r7, #24]
 8012d04:	685b      	ldr	r3, [r3, #4]
 8012d06:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8012d08:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8012d0a:	4618      	mov	r0, r3
 8012d0c:	f7fd fa6c 	bl	80101e8 <lwip_htons>
 8012d10:	4603      	mov	r3, r0
 8012d12:	461a      	mov	r2, r3
 8012d14:	697b      	ldr	r3, [r7, #20]
 8012d16:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8012d18:	68fb      	ldr	r3, [r7, #12]
 8012d1a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012d1e:	2b06      	cmp	r3, #6
 8012d20:	d006      	beq.n	8012d30 <etharp_raw+0x84>
 8012d22:	4b23      	ldr	r3, [pc, #140]	; (8012db0 <etharp_raw+0x104>)
 8012d24:	f240 426a 	movw	r2, #1130	; 0x46a
 8012d28:	4925      	ldr	r1, [pc, #148]	; (8012dc0 <etharp_raw+0x114>)
 8012d2a:	4823      	ldr	r0, [pc, #140]	; (8012db8 <etharp_raw+0x10c>)
 8012d2c:	f00a fcd4 	bl	801d6d8 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8012d30:	697b      	ldr	r3, [r7, #20]
 8012d32:	3308      	adds	r3, #8
 8012d34:	2206      	movs	r2, #6
 8012d36:	6839      	ldr	r1, [r7, #0]
 8012d38:	4618      	mov	r0, r3
 8012d3a:	f00a f866 	bl	801ce0a <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8012d3e:	697b      	ldr	r3, [r7, #20]
 8012d40:	3312      	adds	r3, #18
 8012d42:	2206      	movs	r2, #6
 8012d44:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012d46:	4618      	mov	r0, r3
 8012d48:	f00a f85f 	bl	801ce0a <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8012d4c:	697b      	ldr	r3, [r7, #20]
 8012d4e:	330e      	adds	r3, #14
 8012d50:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012d52:	6812      	ldr	r2, [r2, #0]
 8012d54:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8012d56:	697b      	ldr	r3, [r7, #20]
 8012d58:	3318      	adds	r3, #24
 8012d5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012d5c:	6812      	ldr	r2, [r2, #0]
 8012d5e:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8012d60:	697b      	ldr	r3, [r7, #20]
 8012d62:	2200      	movs	r2, #0
 8012d64:	701a      	strb	r2, [r3, #0]
 8012d66:	2200      	movs	r2, #0
 8012d68:	f042 0201 	orr.w	r2, r2, #1
 8012d6c:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8012d6e:	697b      	ldr	r3, [r7, #20]
 8012d70:	2200      	movs	r2, #0
 8012d72:	f042 0208 	orr.w	r2, r2, #8
 8012d76:	709a      	strb	r2, [r3, #2]
 8012d78:	2200      	movs	r2, #0
 8012d7a:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8012d7c:	697b      	ldr	r3, [r7, #20]
 8012d7e:	2206      	movs	r2, #6
 8012d80:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8012d82:	697b      	ldr	r3, [r7, #20]
 8012d84:	2204      	movs	r2, #4
 8012d86:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8012d88:	f640 0306 	movw	r3, #2054	; 0x806
 8012d8c:	9300      	str	r3, [sp, #0]
 8012d8e:	687b      	ldr	r3, [r7, #4]
 8012d90:	68ba      	ldr	r2, [r7, #8]
 8012d92:	69b9      	ldr	r1, [r7, #24]
 8012d94:	68f8      	ldr	r0, [r7, #12]
 8012d96:	f000 f8d7 	bl	8012f48 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8012d9a:	69b8      	ldr	r0, [r7, #24]
 8012d9c:	f003 f88c 	bl	8015eb8 <pbuf_free>
  p = NULL;
 8012da0:	2300      	movs	r3, #0
 8012da2:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8012da4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8012da8:	4618      	mov	r0, r3
 8012daa:	3720      	adds	r7, #32
 8012dac:	46bd      	mov	sp, r7
 8012dae:	bd80      	pop	{r7, pc}
 8012db0:	0801fcb0 	.word	0x0801fcb0
 8012db4:	0801fe1c 	.word	0x0801fe1c
 8012db8:	0801fd44 	.word	0x0801fd44
 8012dbc:	0801fecc 	.word	0x0801fecc
 8012dc0:	0801ff00 	.word	0x0801ff00

08012dc4 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8012dc4:	b580      	push	{r7, lr}
 8012dc6:	b088      	sub	sp, #32
 8012dc8:	af04      	add	r7, sp, #16
 8012dca:	60f8      	str	r0, [r7, #12]
 8012dcc:	60b9      	str	r1, [r7, #8]
 8012dce:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8012dd0:	68fb      	ldr	r3, [r7, #12]
 8012dd2:	f103 012a 	add.w	r1, r3, #42	; 0x2a
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8012dd6:	68fb      	ldr	r3, [r7, #12]
 8012dd8:	f103 002a 	add.w	r0, r3, #42	; 0x2a
 8012ddc:	68fb      	ldr	r3, [r7, #12]
 8012dde:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8012de0:	2201      	movs	r2, #1
 8012de2:	9203      	str	r2, [sp, #12]
 8012de4:	68ba      	ldr	r2, [r7, #8]
 8012de6:	9202      	str	r2, [sp, #8]
 8012de8:	4a06      	ldr	r2, [pc, #24]	; (8012e04 <etharp_request_dst+0x40>)
 8012dea:	9201      	str	r2, [sp, #4]
 8012dec:	9300      	str	r3, [sp, #0]
 8012dee:	4603      	mov	r3, r0
 8012df0:	687a      	ldr	r2, [r7, #4]
 8012df2:	68f8      	ldr	r0, [r7, #12]
 8012df4:	f7ff ff5a 	bl	8012cac <etharp_raw>
 8012df8:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8012dfa:	4618      	mov	r0, r3
 8012dfc:	3710      	adds	r7, #16
 8012dfe:	46bd      	mov	sp, r7
 8012e00:	bd80      	pop	{r7, pc}
 8012e02:	bf00      	nop
 8012e04:	08022990 	.word	0x08022990

08012e08 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8012e08:	b580      	push	{r7, lr}
 8012e0a:	b082      	sub	sp, #8
 8012e0c:	af00      	add	r7, sp, #0
 8012e0e:	6078      	str	r0, [r7, #4]
 8012e10:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8012e12:	4a05      	ldr	r2, [pc, #20]	; (8012e28 <etharp_request+0x20>)
 8012e14:	6839      	ldr	r1, [r7, #0]
 8012e16:	6878      	ldr	r0, [r7, #4]
 8012e18:	f7ff ffd4 	bl	8012dc4 <etharp_request_dst>
 8012e1c:	4603      	mov	r3, r0
}
 8012e1e:	4618      	mov	r0, r3
 8012e20:	3708      	adds	r7, #8
 8012e22:	46bd      	mov	sp, r7
 8012e24:	bd80      	pop	{r7, pc}
 8012e26:	bf00      	nop
 8012e28:	08022988 	.word	0x08022988

08012e2c <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8012e2c:	b580      	push	{r7, lr}
 8012e2e:	b086      	sub	sp, #24
 8012e30:	af00      	add	r7, sp, #0
 8012e32:	6078      	str	r0, [r7, #4]
 8012e34:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8012e36:	230e      	movs	r3, #14
 8012e38:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8012e3a:	687b      	ldr	r3, [r7, #4]
 8012e3c:	895b      	ldrh	r3, [r3, #10]
 8012e3e:	2b0e      	cmp	r3, #14
 8012e40:	d96e      	bls.n	8012f20 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8012e42:	687b      	ldr	r3, [r7, #4]
 8012e44:	7bdb      	ldrb	r3, [r3, #15]
 8012e46:	2b00      	cmp	r3, #0
 8012e48:	d106      	bne.n	8012e58 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8012e4a:	683b      	ldr	r3, [r7, #0]
 8012e4c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8012e50:	3301      	adds	r3, #1
 8012e52:	b2da      	uxtb	r2, r3
 8012e54:	687b      	ldr	r3, [r7, #4]
 8012e56:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8012e58:	687b      	ldr	r3, [r7, #4]
 8012e5a:	685b      	ldr	r3, [r3, #4]
 8012e5c:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8012e5e:	693b      	ldr	r3, [r7, #16]
 8012e60:	7b1a      	ldrb	r2, [r3, #12]
 8012e62:	7b5b      	ldrb	r3, [r3, #13]
 8012e64:	021b      	lsls	r3, r3, #8
 8012e66:	4313      	orrs	r3, r2
 8012e68:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8012e6a:	693b      	ldr	r3, [r7, #16]
 8012e6c:	781b      	ldrb	r3, [r3, #0]
 8012e6e:	f003 0301 	and.w	r3, r3, #1
 8012e72:	2b00      	cmp	r3, #0
 8012e74:	d023      	beq.n	8012ebe <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8012e76:	693b      	ldr	r3, [r7, #16]
 8012e78:	781b      	ldrb	r3, [r3, #0]
 8012e7a:	2b01      	cmp	r3, #1
 8012e7c:	d10f      	bne.n	8012e9e <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8012e7e:	693b      	ldr	r3, [r7, #16]
 8012e80:	785b      	ldrb	r3, [r3, #1]
 8012e82:	2b00      	cmp	r3, #0
 8012e84:	d11b      	bne.n	8012ebe <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8012e86:	693b      	ldr	r3, [r7, #16]
 8012e88:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8012e8a:	2b5e      	cmp	r3, #94	; 0x5e
 8012e8c:	d117      	bne.n	8012ebe <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8012e8e:	687b      	ldr	r3, [r7, #4]
 8012e90:	7b5b      	ldrb	r3, [r3, #13]
 8012e92:	f043 0310 	orr.w	r3, r3, #16
 8012e96:	b2da      	uxtb	r2, r3
 8012e98:	687b      	ldr	r3, [r7, #4]
 8012e9a:	735a      	strb	r2, [r3, #13]
 8012e9c:	e00f      	b.n	8012ebe <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8012e9e:	693b      	ldr	r3, [r7, #16]
 8012ea0:	2206      	movs	r2, #6
 8012ea2:	4928      	ldr	r1, [pc, #160]	; (8012f44 <ethernet_input+0x118>)
 8012ea4:	4618      	mov	r0, r3
 8012ea6:	f009 ffa1 	bl	801cdec <memcmp>
 8012eaa:	4603      	mov	r3, r0
 8012eac:	2b00      	cmp	r3, #0
 8012eae:	d106      	bne.n	8012ebe <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8012eb0:	687b      	ldr	r3, [r7, #4]
 8012eb2:	7b5b      	ldrb	r3, [r3, #13]
 8012eb4:	f043 0308 	orr.w	r3, r3, #8
 8012eb8:	b2da      	uxtb	r2, r3
 8012eba:	687b      	ldr	r3, [r7, #4]
 8012ebc:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8012ebe:	89fb      	ldrh	r3, [r7, #14]
 8012ec0:	2b08      	cmp	r3, #8
 8012ec2:	d003      	beq.n	8012ecc <ethernet_input+0xa0>
 8012ec4:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8012ec8:	d014      	beq.n	8012ef4 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8012eca:	e032      	b.n	8012f32 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8012ecc:	683b      	ldr	r3, [r7, #0]
 8012ece:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8012ed2:	f003 0308 	and.w	r3, r3, #8
 8012ed6:	2b00      	cmp	r3, #0
 8012ed8:	d024      	beq.n	8012f24 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8012eda:	8afb      	ldrh	r3, [r7, #22]
 8012edc:	4619      	mov	r1, r3
 8012ede:	6878      	ldr	r0, [r7, #4]
 8012ee0:	f002 ff64 	bl	8015dac <pbuf_remove_header>
 8012ee4:	4603      	mov	r3, r0
 8012ee6:	2b00      	cmp	r3, #0
 8012ee8:	d11e      	bne.n	8012f28 <ethernet_input+0xfc>
        ip4_input(p, netif);
 8012eea:	6839      	ldr	r1, [r7, #0]
 8012eec:	6878      	ldr	r0, [r7, #4]
 8012eee:	f000 fb95 	bl	801361c <ip4_input>
      break;
 8012ef2:	e013      	b.n	8012f1c <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8012ef4:	683b      	ldr	r3, [r7, #0]
 8012ef6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8012efa:	f003 0308 	and.w	r3, r3, #8
 8012efe:	2b00      	cmp	r3, #0
 8012f00:	d014      	beq.n	8012f2c <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8012f02:	8afb      	ldrh	r3, [r7, #22]
 8012f04:	4619      	mov	r1, r3
 8012f06:	6878      	ldr	r0, [r7, #4]
 8012f08:	f002 ff50 	bl	8015dac <pbuf_remove_header>
 8012f0c:	4603      	mov	r3, r0
 8012f0e:	2b00      	cmp	r3, #0
 8012f10:	d10e      	bne.n	8012f30 <ethernet_input+0x104>
        etharp_input(p, netif);
 8012f12:	6839      	ldr	r1, [r7, #0]
 8012f14:	6878      	ldr	r0, [r7, #4]
 8012f16:	f7ff fb61 	bl	80125dc <etharp_input>
      break;
 8012f1a:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8012f1c:	2300      	movs	r3, #0
 8012f1e:	e00c      	b.n	8012f3a <ethernet_input+0x10e>
    goto free_and_return;
 8012f20:	bf00      	nop
 8012f22:	e006      	b.n	8012f32 <ethernet_input+0x106>
        goto free_and_return;
 8012f24:	bf00      	nop
 8012f26:	e004      	b.n	8012f32 <ethernet_input+0x106>
        goto free_and_return;
 8012f28:	bf00      	nop
 8012f2a:	e002      	b.n	8012f32 <ethernet_input+0x106>
        goto free_and_return;
 8012f2c:	bf00      	nop
 8012f2e:	e000      	b.n	8012f32 <ethernet_input+0x106>
        goto free_and_return;
 8012f30:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8012f32:	6878      	ldr	r0, [r7, #4]
 8012f34:	f002 ffc0 	bl	8015eb8 <pbuf_free>
  return ERR_OK;
 8012f38:	2300      	movs	r3, #0
}
 8012f3a:	4618      	mov	r0, r3
 8012f3c:	3718      	adds	r7, #24
 8012f3e:	46bd      	mov	sp, r7
 8012f40:	bd80      	pop	{r7, pc}
 8012f42:	bf00      	nop
 8012f44:	08022988 	.word	0x08022988

08012f48 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8012f48:	b580      	push	{r7, lr}
 8012f4a:	b086      	sub	sp, #24
 8012f4c:	af00      	add	r7, sp, #0
 8012f4e:	60f8      	str	r0, [r7, #12]
 8012f50:	60b9      	str	r1, [r7, #8]
 8012f52:	607a      	str	r2, [r7, #4]
 8012f54:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8012f56:	8c3b      	ldrh	r3, [r7, #32]
 8012f58:	4618      	mov	r0, r3
 8012f5a:	f7fd f945 	bl	80101e8 <lwip_htons>
 8012f5e:	4603      	mov	r3, r0
 8012f60:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8012f62:	210e      	movs	r1, #14
 8012f64:	68b8      	ldr	r0, [r7, #8]
 8012f66:	f002 ff11 	bl	8015d8c <pbuf_add_header>
 8012f6a:	4603      	mov	r3, r0
 8012f6c:	2b00      	cmp	r3, #0
 8012f6e:	d125      	bne.n	8012fbc <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8012f70:	68bb      	ldr	r3, [r7, #8]
 8012f72:	685b      	ldr	r3, [r3, #4]
 8012f74:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8012f76:	693b      	ldr	r3, [r7, #16]
 8012f78:	8afa      	ldrh	r2, [r7, #22]
 8012f7a:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8012f7c:	693b      	ldr	r3, [r7, #16]
 8012f7e:	2206      	movs	r2, #6
 8012f80:	6839      	ldr	r1, [r7, #0]
 8012f82:	4618      	mov	r0, r3
 8012f84:	f009 ff41 	bl	801ce0a <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8012f88:	693b      	ldr	r3, [r7, #16]
 8012f8a:	3306      	adds	r3, #6
 8012f8c:	2206      	movs	r2, #6
 8012f8e:	6879      	ldr	r1, [r7, #4]
 8012f90:	4618      	mov	r0, r3
 8012f92:	f009 ff3a 	bl	801ce0a <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8012f96:	68fb      	ldr	r3, [r7, #12]
 8012f98:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012f9c:	2b06      	cmp	r3, #6
 8012f9e:	d006      	beq.n	8012fae <ethernet_output+0x66>
 8012fa0:	4b0a      	ldr	r3, [pc, #40]	; (8012fcc <ethernet_output+0x84>)
 8012fa2:	f240 1233 	movw	r2, #307	; 0x133
 8012fa6:	490a      	ldr	r1, [pc, #40]	; (8012fd0 <ethernet_output+0x88>)
 8012fa8:	480a      	ldr	r0, [pc, #40]	; (8012fd4 <ethernet_output+0x8c>)
 8012faa:	f00a fb95 	bl	801d6d8 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8012fae:	68fb      	ldr	r3, [r7, #12]
 8012fb0:	699b      	ldr	r3, [r3, #24]
 8012fb2:	68b9      	ldr	r1, [r7, #8]
 8012fb4:	68f8      	ldr	r0, [r7, #12]
 8012fb6:	4798      	blx	r3
 8012fb8:	4603      	mov	r3, r0
 8012fba:	e002      	b.n	8012fc2 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8012fbc:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8012fbe:	f06f 0301 	mvn.w	r3, #1
}
 8012fc2:	4618      	mov	r0, r3
 8012fc4:	3718      	adds	r7, #24
 8012fc6:	46bd      	mov	sp, r7
 8012fc8:	bd80      	pop	{r7, pc}
 8012fca:	bf00      	nop
 8012fcc:	0801ff44 	.word	0x0801ff44
 8012fd0:	0801ff98 	.word	0x0801ff98
 8012fd4:	0801ffcc 	.word	0x0801ffcc

08012fd8 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8012fd8:	b580      	push	{r7, lr}
 8012fda:	b08e      	sub	sp, #56	; 0x38
 8012fdc:	af04      	add	r7, sp, #16
 8012fde:	6078      	str	r0, [r7, #4]
 8012fe0:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8012fe2:	4b87      	ldr	r3, [pc, #540]	; (8013200 <icmp_input+0x228>)
 8012fe4:	689b      	ldr	r3, [r3, #8]
 8012fe6:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8012fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012fea:	781b      	ldrb	r3, [r3, #0]
 8012fec:	f003 030f 	and.w	r3, r3, #15
 8012ff0:	b2db      	uxtb	r3, r3
 8012ff2:	009b      	lsls	r3, r3, #2
 8012ff4:	b2db      	uxtb	r3, r3
 8012ff6:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8012ff8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012ffa:	2b13      	cmp	r3, #19
 8012ffc:	f240 80e8 	bls.w	80131d0 <icmp_input+0x1f8>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8013000:	687b      	ldr	r3, [r7, #4]
 8013002:	895b      	ldrh	r3, [r3, #10]
 8013004:	2b03      	cmp	r3, #3
 8013006:	f240 80e5 	bls.w	80131d4 <icmp_input+0x1fc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801300a:	687b      	ldr	r3, [r7, #4]
 801300c:	685b      	ldr	r3, [r3, #4]
 801300e:	781b      	ldrb	r3, [r3, #0]
 8013010:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8013014:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8013018:	2b00      	cmp	r3, #0
 801301a:	f000 80d2 	beq.w	80131c2 <icmp_input+0x1ea>
 801301e:	2b08      	cmp	r3, #8
 8013020:	f040 80d2 	bne.w	80131c8 <icmp_input+0x1f0>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8013024:	4b77      	ldr	r3, [pc, #476]	; (8013204 <icmp_input+0x22c>)
 8013026:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8013028:	4b75      	ldr	r3, [pc, #468]	; (8013200 <icmp_input+0x228>)
 801302a:	695b      	ldr	r3, [r3, #20]
 801302c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8013030:	2be0      	cmp	r3, #224	; 0xe0
 8013032:	f000 80d6 	beq.w	80131e2 <icmp_input+0x20a>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8013036:	4b72      	ldr	r3, [pc, #456]	; (8013200 <icmp_input+0x228>)
 8013038:	695a      	ldr	r2, [r3, #20]
 801303a:	4b71      	ldr	r3, [pc, #452]	; (8013200 <icmp_input+0x228>)
 801303c:	681b      	ldr	r3, [r3, #0]
 801303e:	4619      	mov	r1, r3
 8013040:	4610      	mov	r0, r2
 8013042:	f000 fd03 	bl	8013a4c <ip4_addr_isbroadcast_u32>
 8013046:	4603      	mov	r3, r0
 8013048:	2b00      	cmp	r3, #0
 801304a:	f040 80cc 	bne.w	80131e6 <icmp_input+0x20e>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801304e:	687b      	ldr	r3, [r7, #4]
 8013050:	891b      	ldrh	r3, [r3, #8]
 8013052:	2b07      	cmp	r3, #7
 8013054:	f240 80c0 	bls.w	80131d8 <icmp_input+0x200>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: bad ICMP echo received\n"));
        goto lenerr;
      }
#if CHECKSUM_CHECK_ICMP
      IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_CHECK_ICMP) {
        if (inet_chksum_pbuf(p) != 0) {
 8013058:	6878      	ldr	r0, [r7, #4]
 801305a:	f000 f9e0 	bl	801341e <inet_chksum_pbuf>
 801305e:	4603      	mov	r3, r0
 8013060:	2b00      	cmp	r3, #0
 8013062:	d003      	beq.n	801306c <icmp_input+0x94>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: checksum failed for received ICMP echo\n"));
          pbuf_free(p);
 8013064:	6878      	ldr	r0, [r7, #4]
 8013066:	f002 ff27 	bl	8015eb8 <pbuf_free>
          ICMP_STATS_INC(icmp.chkerr);
          MIB2_STATS_INC(mib2.icmpinerrors);
          return;
 801306a:	e0c5      	b.n	80131f8 <icmp_input+0x220>
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801306c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801306e:	330e      	adds	r3, #14
 8013070:	4619      	mov	r1, r3
 8013072:	6878      	ldr	r0, [r7, #4]
 8013074:	f002 fe8a 	bl	8015d8c <pbuf_add_header>
 8013078:	4603      	mov	r3, r0
 801307a:	2b00      	cmp	r3, #0
 801307c:	d04b      	beq.n	8013116 <icmp_input+0x13e>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801307e:	687b      	ldr	r3, [r7, #4]
 8013080:	891a      	ldrh	r2, [r3, #8]
 8013082:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013084:	4413      	add	r3, r2
 8013086:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8013088:	687b      	ldr	r3, [r7, #4]
 801308a:	891b      	ldrh	r3, [r3, #8]
 801308c:	8b7a      	ldrh	r2, [r7, #26]
 801308e:	429a      	cmp	r2, r3
 8013090:	f0c0 80ab 	bcc.w	80131ea <icmp_input+0x212>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8013094:	8b7b      	ldrh	r3, [r7, #26]
 8013096:	f44f 7220 	mov.w	r2, #640	; 0x280
 801309a:	4619      	mov	r1, r3
 801309c:	200e      	movs	r0, #14
 801309e:	f002 fc2b 	bl	80158f8 <pbuf_alloc>
 80130a2:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 80130a4:	697b      	ldr	r3, [r7, #20]
 80130a6:	2b00      	cmp	r3, #0
 80130a8:	f000 80a1 	beq.w	80131ee <icmp_input+0x216>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 80130ac:	697b      	ldr	r3, [r7, #20]
 80130ae:	895b      	ldrh	r3, [r3, #10]
 80130b0:	461a      	mov	r2, r3
 80130b2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80130b4:	3308      	adds	r3, #8
 80130b6:	429a      	cmp	r2, r3
 80130b8:	d203      	bcs.n	80130c2 <icmp_input+0xea>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 80130ba:	6978      	ldr	r0, [r7, #20]
 80130bc:	f002 fefc 	bl	8015eb8 <pbuf_free>
          goto icmperr;
 80130c0:	e096      	b.n	80131f0 <icmp_input+0x218>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 80130c2:	697b      	ldr	r3, [r7, #20]
 80130c4:	685b      	ldr	r3, [r3, #4]
 80130c6:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80130c8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80130ca:	4618      	mov	r0, r3
 80130cc:	f009 fe9d 	bl	801ce0a <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 80130d0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80130d2:	4619      	mov	r1, r3
 80130d4:	6978      	ldr	r0, [r7, #20]
 80130d6:	f002 fe69 	bl	8015dac <pbuf_remove_header>
 80130da:	4603      	mov	r3, r0
 80130dc:	2b00      	cmp	r3, #0
 80130de:	d009      	beq.n	80130f4 <icmp_input+0x11c>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 80130e0:	4b49      	ldr	r3, [pc, #292]	; (8013208 <icmp_input+0x230>)
 80130e2:	22b6      	movs	r2, #182	; 0xb6
 80130e4:	4949      	ldr	r1, [pc, #292]	; (801320c <icmp_input+0x234>)
 80130e6:	484a      	ldr	r0, [pc, #296]	; (8013210 <icmp_input+0x238>)
 80130e8:	f00a faf6 	bl	801d6d8 <iprintf>
          pbuf_free(r);
 80130ec:	6978      	ldr	r0, [r7, #20]
 80130ee:	f002 fee3 	bl	8015eb8 <pbuf_free>
          goto icmperr;
 80130f2:	e07d      	b.n	80131f0 <icmp_input+0x218>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 80130f4:	6879      	ldr	r1, [r7, #4]
 80130f6:	6978      	ldr	r0, [r7, #20]
 80130f8:	f003 f812 	bl	8016120 <pbuf_copy>
 80130fc:	4603      	mov	r3, r0
 80130fe:	2b00      	cmp	r3, #0
 8013100:	d003      	beq.n	801310a <icmp_input+0x132>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8013102:	6978      	ldr	r0, [r7, #20]
 8013104:	f002 fed8 	bl	8015eb8 <pbuf_free>
          goto icmperr;
 8013108:	e072      	b.n	80131f0 <icmp_input+0x218>
        }
        /* free the original p */
        pbuf_free(p);
 801310a:	6878      	ldr	r0, [r7, #4]
 801310c:	f002 fed4 	bl	8015eb8 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8013110:	697b      	ldr	r3, [r7, #20]
 8013112:	607b      	str	r3, [r7, #4]
 8013114:	e00f      	b.n	8013136 <icmp_input+0x15e>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8013116:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013118:	330e      	adds	r3, #14
 801311a:	4619      	mov	r1, r3
 801311c:	6878      	ldr	r0, [r7, #4]
 801311e:	f002 fe45 	bl	8015dac <pbuf_remove_header>
 8013122:	4603      	mov	r3, r0
 8013124:	2b00      	cmp	r3, #0
 8013126:	d006      	beq.n	8013136 <icmp_input+0x15e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8013128:	4b37      	ldr	r3, [pc, #220]	; (8013208 <icmp_input+0x230>)
 801312a:	22c7      	movs	r2, #199	; 0xc7
 801312c:	4939      	ldr	r1, [pc, #228]	; (8013214 <icmp_input+0x23c>)
 801312e:	4838      	ldr	r0, [pc, #224]	; (8013210 <icmp_input+0x238>)
 8013130:	f00a fad2 	bl	801d6d8 <iprintf>
          goto icmperr;
 8013134:	e05c      	b.n	80131f0 <icmp_input+0x218>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8013136:	687b      	ldr	r3, [r7, #4]
 8013138:	685b      	ldr	r3, [r3, #4]
 801313a:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801313c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801313e:	4619      	mov	r1, r3
 8013140:	6878      	ldr	r0, [r7, #4]
 8013142:	f002 fe23 	bl	8015d8c <pbuf_add_header>
 8013146:	4603      	mov	r3, r0
 8013148:	2b00      	cmp	r3, #0
 801314a:	d13c      	bne.n	80131c6 <icmp_input+0x1ee>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801314c:	687b      	ldr	r3, [r7, #4]
 801314e:	685b      	ldr	r3, [r3, #4]
 8013150:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8013152:	69fb      	ldr	r3, [r7, #28]
 8013154:	681a      	ldr	r2, [r3, #0]
 8013156:	68fb      	ldr	r3, [r7, #12]
 8013158:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801315a:	4b29      	ldr	r3, [pc, #164]	; (8013200 <icmp_input+0x228>)
 801315c:	691a      	ldr	r2, [r3, #16]
 801315e:	68fb      	ldr	r3, [r7, #12]
 8013160:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8013162:	693b      	ldr	r3, [r7, #16]
 8013164:	2200      	movs	r2, #0
 8013166:	701a      	strb	r2, [r3, #0]
#if CHECKSUM_GEN_ICMP
        IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_GEN_ICMP) {
          /* adjust the checksum */
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 8013168:	693b      	ldr	r3, [r7, #16]
 801316a:	885b      	ldrh	r3, [r3, #2]
 801316c:	b29b      	uxth	r3, r3
 801316e:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 8013172:	4293      	cmp	r3, r2
 8013174:	d907      	bls.n	8013186 <icmp_input+0x1ae>
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 8013176:	693b      	ldr	r3, [r7, #16]
 8013178:	885b      	ldrh	r3, [r3, #2]
 801317a:	b29b      	uxth	r3, r3
 801317c:	3309      	adds	r3, #9
 801317e:	b29a      	uxth	r2, r3
 8013180:	693b      	ldr	r3, [r7, #16]
 8013182:	805a      	strh	r2, [r3, #2]
 8013184:	e006      	b.n	8013194 <icmp_input+0x1bc>
          } else {
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 8013186:	693b      	ldr	r3, [r7, #16]
 8013188:	885b      	ldrh	r3, [r3, #2]
 801318a:	b29b      	uxth	r3, r3
 801318c:	3308      	adds	r3, #8
 801318e:	b29a      	uxth	r2, r3
 8013190:	693b      	ldr	r3, [r7, #16]
 8013192:	805a      	strh	r2, [r3, #2]
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8013194:	68fb      	ldr	r3, [r7, #12]
 8013196:	22ff      	movs	r2, #255	; 0xff
 8013198:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801319a:	68fb      	ldr	r3, [r7, #12]
 801319c:	2200      	movs	r2, #0
 801319e:	729a      	strb	r2, [r3, #10]
 80131a0:	2200      	movs	r2, #0
 80131a2:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 80131a4:	683b      	ldr	r3, [r7, #0]
 80131a6:	9302      	str	r3, [sp, #8]
 80131a8:	2301      	movs	r3, #1
 80131aa:	9301      	str	r3, [sp, #4]
 80131ac:	2300      	movs	r3, #0
 80131ae:	9300      	str	r3, [sp, #0]
 80131b0:	23ff      	movs	r3, #255	; 0xff
 80131b2:	2200      	movs	r2, #0
 80131b4:	69f9      	ldr	r1, [r7, #28]
 80131b6:	6878      	ldr	r0, [r7, #4]
 80131b8:	f000 fb70 	bl	801389c <ip4_output_if>
 80131bc:	4603      	mov	r3, r0
 80131be:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 80131c0:	e001      	b.n	80131c6 <icmp_input+0x1ee>
      break;
 80131c2:	bf00      	nop
 80131c4:	e000      	b.n	80131c8 <icmp_input+0x1f0>
      break;
 80131c6:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 80131c8:	6878      	ldr	r0, [r7, #4]
 80131ca:	f002 fe75 	bl	8015eb8 <pbuf_free>
  return;
 80131ce:	e013      	b.n	80131f8 <icmp_input+0x220>
    goto lenerr;
 80131d0:	bf00      	nop
 80131d2:	e002      	b.n	80131da <icmp_input+0x202>
    goto lenerr;
 80131d4:	bf00      	nop
 80131d6:	e000      	b.n	80131da <icmp_input+0x202>
        goto lenerr;
 80131d8:	bf00      	nop
lenerr:
  pbuf_free(p);
 80131da:	6878      	ldr	r0, [r7, #4]
 80131dc:	f002 fe6c 	bl	8015eb8 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80131e0:	e00a      	b.n	80131f8 <icmp_input+0x220>
        goto icmperr;
 80131e2:	bf00      	nop
 80131e4:	e004      	b.n	80131f0 <icmp_input+0x218>
        goto icmperr;
 80131e6:	bf00      	nop
 80131e8:	e002      	b.n	80131f0 <icmp_input+0x218>
          goto icmperr;
 80131ea:	bf00      	nop
 80131ec:	e000      	b.n	80131f0 <icmp_input+0x218>
          goto icmperr;
 80131ee:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 80131f0:	6878      	ldr	r0, [r7, #4]
 80131f2:	f002 fe61 	bl	8015eb8 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80131f6:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 80131f8:	3728      	adds	r7, #40	; 0x28
 80131fa:	46bd      	mov	sp, r7
 80131fc:	bd80      	pop	{r7, pc}
 80131fe:	bf00      	nop
 8013200:	20008958 	.word	0x20008958
 8013204:	2000896c 	.word	0x2000896c
 8013208:	0801fff4 	.word	0x0801fff4
 801320c:	08020048 	.word	0x08020048
 8013210:	08020080 	.word	0x08020080
 8013214:	080200a8 	.word	0x080200a8

08013218 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8013218:	b580      	push	{r7, lr}
 801321a:	b082      	sub	sp, #8
 801321c:	af00      	add	r7, sp, #0
 801321e:	6078      	str	r0, [r7, #4]
 8013220:	460b      	mov	r3, r1
 8013222:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8013224:	78fb      	ldrb	r3, [r7, #3]
 8013226:	461a      	mov	r2, r3
 8013228:	2103      	movs	r1, #3
 801322a:	6878      	ldr	r0, [r7, #4]
 801322c:	f000 f814 	bl	8013258 <icmp_send_response>
}
 8013230:	bf00      	nop
 8013232:	3708      	adds	r7, #8
 8013234:	46bd      	mov	sp, r7
 8013236:	bd80      	pop	{r7, pc}

08013238 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8013238:	b580      	push	{r7, lr}
 801323a:	b082      	sub	sp, #8
 801323c:	af00      	add	r7, sp, #0
 801323e:	6078      	str	r0, [r7, #4]
 8013240:	460b      	mov	r3, r1
 8013242:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8013244:	78fb      	ldrb	r3, [r7, #3]
 8013246:	461a      	mov	r2, r3
 8013248:	210b      	movs	r1, #11
 801324a:	6878      	ldr	r0, [r7, #4]
 801324c:	f000 f804 	bl	8013258 <icmp_send_response>
}
 8013250:	bf00      	nop
 8013252:	3708      	adds	r7, #8
 8013254:	46bd      	mov	sp, r7
 8013256:	bd80      	pop	{r7, pc}

08013258 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8013258:	b580      	push	{r7, lr}
 801325a:	b08c      	sub	sp, #48	; 0x30
 801325c:	af04      	add	r7, sp, #16
 801325e:	6078      	str	r0, [r7, #4]
 8013260:	460b      	mov	r3, r1
 8013262:	70fb      	strb	r3, [r7, #3]
 8013264:	4613      	mov	r3, r2
 8013266:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8013268:	f44f 7220 	mov.w	r2, #640	; 0x280
 801326c:	2124      	movs	r1, #36	; 0x24
 801326e:	2022      	movs	r0, #34	; 0x22
 8013270:	f002 fb42 	bl	80158f8 <pbuf_alloc>
 8013274:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8013276:	69fb      	ldr	r3, [r7, #28]
 8013278:	2b00      	cmp	r3, #0
 801327a:	d056      	beq.n	801332a <icmp_send_response+0xd2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801327c:	69fb      	ldr	r3, [r7, #28]
 801327e:	895b      	ldrh	r3, [r3, #10]
 8013280:	2b23      	cmp	r3, #35	; 0x23
 8013282:	d806      	bhi.n	8013292 <icmp_send_response+0x3a>
 8013284:	4b2b      	ldr	r3, [pc, #172]	; (8013334 <icmp_send_response+0xdc>)
 8013286:	f240 1269 	movw	r2, #361	; 0x169
 801328a:	492b      	ldr	r1, [pc, #172]	; (8013338 <icmp_send_response+0xe0>)
 801328c:	482b      	ldr	r0, [pc, #172]	; (801333c <icmp_send_response+0xe4>)
 801328e:	f00a fa23 	bl	801d6d8 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8013292:	687b      	ldr	r3, [r7, #4]
 8013294:	685b      	ldr	r3, [r3, #4]
 8013296:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8013298:	69fb      	ldr	r3, [r7, #28]
 801329a:	685b      	ldr	r3, [r3, #4]
 801329c:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801329e:	697b      	ldr	r3, [r7, #20]
 80132a0:	78fa      	ldrb	r2, [r7, #3]
 80132a2:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 80132a4:	697b      	ldr	r3, [r7, #20]
 80132a6:	78ba      	ldrb	r2, [r7, #2]
 80132a8:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 80132aa:	697b      	ldr	r3, [r7, #20]
 80132ac:	2200      	movs	r2, #0
 80132ae:	711a      	strb	r2, [r3, #4]
 80132b0:	2200      	movs	r2, #0
 80132b2:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 80132b4:	697b      	ldr	r3, [r7, #20]
 80132b6:	2200      	movs	r2, #0
 80132b8:	719a      	strb	r2, [r3, #6]
 80132ba:	2200      	movs	r2, #0
 80132bc:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 80132be:	69fb      	ldr	r3, [r7, #28]
 80132c0:	685b      	ldr	r3, [r3, #4]
 80132c2:	f103 0008 	add.w	r0, r3, #8
 80132c6:	687b      	ldr	r3, [r7, #4]
 80132c8:	685b      	ldr	r3, [r3, #4]
 80132ca:	221c      	movs	r2, #28
 80132cc:	4619      	mov	r1, r3
 80132ce:	f009 fd9c 	bl	801ce0a <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 80132d2:	69bb      	ldr	r3, [r7, #24]
 80132d4:	68db      	ldr	r3, [r3, #12]
 80132d6:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 80132d8:	f107 030c 	add.w	r3, r7, #12
 80132dc:	4618      	mov	r0, r3
 80132de:	f000 f903 	bl	80134e8 <ip4_route>
 80132e2:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 80132e4:	693b      	ldr	r3, [r7, #16]
 80132e6:	2b00      	cmp	r3, #0
 80132e8:	d01b      	beq.n	8013322 <icmp_send_response+0xca>
    /* calculate checksum */
    icmphdr->chksum = 0;
 80132ea:	697b      	ldr	r3, [r7, #20]
 80132ec:	2200      	movs	r2, #0
 80132ee:	709a      	strb	r2, [r3, #2]
 80132f0:	2200      	movs	r2, #0
 80132f2:	70da      	strb	r2, [r3, #3]
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 80132f4:	69fb      	ldr	r3, [r7, #28]
 80132f6:	895b      	ldrh	r3, [r3, #10]
 80132f8:	4619      	mov	r1, r3
 80132fa:	6978      	ldr	r0, [r7, #20]
 80132fc:	f000 f87d 	bl	80133fa <inet_chksum>
 8013300:	4603      	mov	r3, r0
 8013302:	461a      	mov	r2, r3
 8013304:	697b      	ldr	r3, [r7, #20]
 8013306:	805a      	strh	r2, [r3, #2]
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8013308:	f107 020c 	add.w	r2, r7, #12
 801330c:	693b      	ldr	r3, [r7, #16]
 801330e:	9302      	str	r3, [sp, #8]
 8013310:	2301      	movs	r3, #1
 8013312:	9301      	str	r3, [sp, #4]
 8013314:	2300      	movs	r3, #0
 8013316:	9300      	str	r3, [sp, #0]
 8013318:	23ff      	movs	r3, #255	; 0xff
 801331a:	2100      	movs	r1, #0
 801331c:	69f8      	ldr	r0, [r7, #28]
 801331e:	f000 fabd 	bl	801389c <ip4_output_if>
  }
  pbuf_free(q);
 8013322:	69f8      	ldr	r0, [r7, #28]
 8013324:	f002 fdc8 	bl	8015eb8 <pbuf_free>
 8013328:	e000      	b.n	801332c <icmp_send_response+0xd4>
    return;
 801332a:	bf00      	nop
}
 801332c:	3720      	adds	r7, #32
 801332e:	46bd      	mov	sp, r7
 8013330:	bd80      	pop	{r7, pc}
 8013332:	bf00      	nop
 8013334:	0801fff4 	.word	0x0801fff4
 8013338:	080200dc 	.word	0x080200dc
 801333c:	08020080 	.word	0x08020080

08013340 <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 8013340:	b480      	push	{r7}
 8013342:	b089      	sub	sp, #36	; 0x24
 8013344:	af00      	add	r7, sp, #0
 8013346:	6078      	str	r0, [r7, #4]
 8013348:	6039      	str	r1, [r7, #0]
  const u8_t *pb = (const u8_t *)dataptr;
 801334a:	687b      	ldr	r3, [r7, #4]
 801334c:	61fb      	str	r3, [r7, #28]
  const u16_t *ps;
  u16_t t = 0;
 801334e:	2300      	movs	r3, #0
 8013350:	81fb      	strh	r3, [r7, #14]
  u32_t sum = 0;
 8013352:	2300      	movs	r3, #0
 8013354:	617b      	str	r3, [r7, #20]
  int odd = ((mem_ptr_t)pb & 1);
 8013356:	69fb      	ldr	r3, [r7, #28]
 8013358:	f003 0301 	and.w	r3, r3, #1
 801335c:	613b      	str	r3, [r7, #16]

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 801335e:	693b      	ldr	r3, [r7, #16]
 8013360:	2b00      	cmp	r3, #0
 8013362:	d00d      	beq.n	8013380 <lwip_standard_chksum+0x40>
 8013364:	683b      	ldr	r3, [r7, #0]
 8013366:	2b00      	cmp	r3, #0
 8013368:	dd0a      	ble.n	8013380 <lwip_standard_chksum+0x40>
    ((u8_t *)&t)[1] = *pb++;
 801336a:	69fa      	ldr	r2, [r7, #28]
 801336c:	1c53      	adds	r3, r2, #1
 801336e:	61fb      	str	r3, [r7, #28]
 8013370:	f107 030e 	add.w	r3, r7, #14
 8013374:	3301      	adds	r3, #1
 8013376:	7812      	ldrb	r2, [r2, #0]
 8013378:	701a      	strb	r2, [r3, #0]
    len--;
 801337a:	683b      	ldr	r3, [r7, #0]
 801337c:	3b01      	subs	r3, #1
 801337e:	603b      	str	r3, [r7, #0]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
 8013380:	69fb      	ldr	r3, [r7, #28]
 8013382:	61bb      	str	r3, [r7, #24]
  while (len > 1) {
 8013384:	e00a      	b.n	801339c <lwip_standard_chksum+0x5c>
    sum += *ps++;
 8013386:	69bb      	ldr	r3, [r7, #24]
 8013388:	1c9a      	adds	r2, r3, #2
 801338a:	61ba      	str	r2, [r7, #24]
 801338c:	881b      	ldrh	r3, [r3, #0]
 801338e:	461a      	mov	r2, r3
 8013390:	697b      	ldr	r3, [r7, #20]
 8013392:	4413      	add	r3, r2
 8013394:	617b      	str	r3, [r7, #20]
    len -= 2;
 8013396:	683b      	ldr	r3, [r7, #0]
 8013398:	3b02      	subs	r3, #2
 801339a:	603b      	str	r3, [r7, #0]
  while (len > 1) {
 801339c:	683b      	ldr	r3, [r7, #0]
 801339e:	2b01      	cmp	r3, #1
 80133a0:	dcf1      	bgt.n	8013386 <lwip_standard_chksum+0x46>
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 80133a2:	683b      	ldr	r3, [r7, #0]
 80133a4:	2b00      	cmp	r3, #0
 80133a6:	dd04      	ble.n	80133b2 <lwip_standard_chksum+0x72>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 80133a8:	f107 030e 	add.w	r3, r7, #14
 80133ac:	69ba      	ldr	r2, [r7, #24]
 80133ae:	7812      	ldrb	r2, [r2, #0]
 80133b0:	701a      	strb	r2, [r3, #0]
  }

  /* Add end bytes */
  sum += t;
 80133b2:	89fb      	ldrh	r3, [r7, #14]
 80133b4:	461a      	mov	r2, r3
 80133b6:	697b      	ldr	r3, [r7, #20]
 80133b8:	4413      	add	r3, r2
 80133ba:	617b      	str	r3, [r7, #20]

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 80133bc:	697b      	ldr	r3, [r7, #20]
 80133be:	0c1a      	lsrs	r2, r3, #16
 80133c0:	697b      	ldr	r3, [r7, #20]
 80133c2:	b29b      	uxth	r3, r3
 80133c4:	4413      	add	r3, r2
 80133c6:	617b      	str	r3, [r7, #20]
  sum = FOLD_U32T(sum);
 80133c8:	697b      	ldr	r3, [r7, #20]
 80133ca:	0c1a      	lsrs	r2, r3, #16
 80133cc:	697b      	ldr	r3, [r7, #20]
 80133ce:	b29b      	uxth	r3, r3
 80133d0:	4413      	add	r3, r2
 80133d2:	617b      	str	r3, [r7, #20]

  /* Swap if alignment was odd */
  if (odd) {
 80133d4:	693b      	ldr	r3, [r7, #16]
 80133d6:	2b00      	cmp	r3, #0
 80133d8:	d007      	beq.n	80133ea <lwip_standard_chksum+0xaa>
    sum = SWAP_BYTES_IN_WORD(sum);
 80133da:	697b      	ldr	r3, [r7, #20]
 80133dc:	021b      	lsls	r3, r3, #8
 80133de:	b29a      	uxth	r2, r3
 80133e0:	697b      	ldr	r3, [r7, #20]
 80133e2:	0a1b      	lsrs	r3, r3, #8
 80133e4:	b2db      	uxtb	r3, r3
 80133e6:	4313      	orrs	r3, r2
 80133e8:	617b      	str	r3, [r7, #20]
  }

  return (u16_t)sum;
 80133ea:	697b      	ldr	r3, [r7, #20]
 80133ec:	b29b      	uxth	r3, r3
}
 80133ee:	4618      	mov	r0, r3
 80133f0:	3724      	adds	r7, #36	; 0x24
 80133f2:	46bd      	mov	sp, r7
 80133f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133f8:	4770      	bx	lr

080133fa <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 80133fa:	b580      	push	{r7, lr}
 80133fc:	b082      	sub	sp, #8
 80133fe:	af00      	add	r7, sp, #0
 8013400:	6078      	str	r0, [r7, #4]
 8013402:	460b      	mov	r3, r1
 8013404:	807b      	strh	r3, [r7, #2]
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 8013406:	887b      	ldrh	r3, [r7, #2]
 8013408:	4619      	mov	r1, r3
 801340a:	6878      	ldr	r0, [r7, #4]
 801340c:	f7ff ff98 	bl	8013340 <lwip_standard_chksum>
 8013410:	4603      	mov	r3, r0
 8013412:	43db      	mvns	r3, r3
 8013414:	b29b      	uxth	r3, r3
}
 8013416:	4618      	mov	r0, r3
 8013418:	3708      	adds	r7, #8
 801341a:	46bd      	mov	sp, r7
 801341c:	bd80      	pop	{r7, pc}

0801341e <inet_chksum_pbuf>:
 * @param p pbuf chain over that the checksum should be calculated
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pbuf(struct pbuf *p)
{
 801341e:	b580      	push	{r7, lr}
 8013420:	b086      	sub	sp, #24
 8013422:	af00      	add	r7, sp, #0
 8013424:	6078      	str	r0, [r7, #4]
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;
 8013426:	2300      	movs	r3, #0
 8013428:	60fb      	str	r3, [r7, #12]

  acc = 0;
 801342a:	2300      	movs	r3, #0
 801342c:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 801342e:	687b      	ldr	r3, [r7, #4]
 8013430:	613b      	str	r3, [r7, #16]
 8013432:	e02b      	b.n	801348c <inet_chksum_pbuf+0x6e>
    acc += LWIP_CHKSUM(q->payload, q->len);
 8013434:	693b      	ldr	r3, [r7, #16]
 8013436:	685a      	ldr	r2, [r3, #4]
 8013438:	693b      	ldr	r3, [r7, #16]
 801343a:	895b      	ldrh	r3, [r3, #10]
 801343c:	4619      	mov	r1, r3
 801343e:	4610      	mov	r0, r2
 8013440:	f7ff ff7e 	bl	8013340 <lwip_standard_chksum>
 8013444:	4603      	mov	r3, r0
 8013446:	461a      	mov	r2, r3
 8013448:	697b      	ldr	r3, [r7, #20]
 801344a:	4413      	add	r3, r2
 801344c:	617b      	str	r3, [r7, #20]
    acc = FOLD_U32T(acc);
 801344e:	697b      	ldr	r3, [r7, #20]
 8013450:	0c1a      	lsrs	r2, r3, #16
 8013452:	697b      	ldr	r3, [r7, #20]
 8013454:	b29b      	uxth	r3, r3
 8013456:	4413      	add	r3, r2
 8013458:	617b      	str	r3, [r7, #20]
    if (q->len % 2 != 0) {
 801345a:	693b      	ldr	r3, [r7, #16]
 801345c:	895b      	ldrh	r3, [r3, #10]
 801345e:	f003 0301 	and.w	r3, r3, #1
 8013462:	b29b      	uxth	r3, r3
 8013464:	2b00      	cmp	r3, #0
 8013466:	d00e      	beq.n	8013486 <inet_chksum_pbuf+0x68>
      swapped = !swapped;
 8013468:	68fb      	ldr	r3, [r7, #12]
 801346a:	2b00      	cmp	r3, #0
 801346c:	bf0c      	ite	eq
 801346e:	2301      	moveq	r3, #1
 8013470:	2300      	movne	r3, #0
 8013472:	b2db      	uxtb	r3, r3
 8013474:	60fb      	str	r3, [r7, #12]
      acc = SWAP_BYTES_IN_WORD(acc);
 8013476:	697b      	ldr	r3, [r7, #20]
 8013478:	021b      	lsls	r3, r3, #8
 801347a:	b29a      	uxth	r2, r3
 801347c:	697b      	ldr	r3, [r7, #20]
 801347e:	0a1b      	lsrs	r3, r3, #8
 8013480:	b2db      	uxtb	r3, r3
 8013482:	4313      	orrs	r3, r2
 8013484:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 8013486:	693b      	ldr	r3, [r7, #16]
 8013488:	681b      	ldr	r3, [r3, #0]
 801348a:	613b      	str	r3, [r7, #16]
 801348c:	693b      	ldr	r3, [r7, #16]
 801348e:	2b00      	cmp	r3, #0
 8013490:	d1d0      	bne.n	8013434 <inet_chksum_pbuf+0x16>
    }
  }

  if (swapped) {
 8013492:	68fb      	ldr	r3, [r7, #12]
 8013494:	2b00      	cmp	r3, #0
 8013496:	d007      	beq.n	80134a8 <inet_chksum_pbuf+0x8a>
    acc = SWAP_BYTES_IN_WORD(acc);
 8013498:	697b      	ldr	r3, [r7, #20]
 801349a:	021b      	lsls	r3, r3, #8
 801349c:	b29a      	uxth	r2, r3
 801349e:	697b      	ldr	r3, [r7, #20]
 80134a0:	0a1b      	lsrs	r3, r3, #8
 80134a2:	b2db      	uxtb	r3, r3
 80134a4:	4313      	orrs	r3, r2
 80134a6:	617b      	str	r3, [r7, #20]
  }
  return (u16_t)~(acc & 0xffffUL);
 80134a8:	697b      	ldr	r3, [r7, #20]
 80134aa:	b29b      	uxth	r3, r3
 80134ac:	43db      	mvns	r3, r3
 80134ae:	b29b      	uxth	r3, r3
}
 80134b0:	4618      	mov	r0, r3
 80134b2:	3718      	adds	r7, #24
 80134b4:	46bd      	mov	sp, r7
 80134b6:	bd80      	pop	{r7, pc}

080134b8 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 80134b8:	b580      	push	{r7, lr}
 80134ba:	b082      	sub	sp, #8
 80134bc:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 80134be:	2300      	movs	r3, #0
 80134c0:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 80134c2:	f003 f819 	bl	80164f8 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 80134c6:	f001 fa01 	bl	80148cc <mem_init>
  memp_init();
 80134ca:	f001 fd65 	bl	8014f98 <memp_init>
  pbuf_init();
  netif_init();
 80134ce:	f001 fe71 	bl	80151b4 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 80134d2:	f008 fcff 	bl	801bed4 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 80134d6:	f003 f88b 	bl	80165f0 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 80134da:	f008 fc43 	bl	801bd64 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 80134de:	bf00      	nop
 80134e0:	3708      	adds	r7, #8
 80134e2:	46bd      	mov	sp, r7
 80134e4:	bd80      	pop	{r7, pc}
	...

080134e8 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 80134e8:	b480      	push	{r7}
 80134ea:	b085      	sub	sp, #20
 80134ec:	af00      	add	r7, sp, #0
 80134ee:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 80134f0:	4b33      	ldr	r3, [pc, #204]	; (80135c0 <ip4_route+0xd8>)
 80134f2:	681b      	ldr	r3, [r3, #0]
 80134f4:	60fb      	str	r3, [r7, #12]
 80134f6:	e036      	b.n	8013566 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80134f8:	68fb      	ldr	r3, [r7, #12]
 80134fa:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80134fe:	f003 0301 	and.w	r3, r3, #1
 8013502:	b2db      	uxtb	r3, r3
 8013504:	2b00      	cmp	r3, #0
 8013506:	d02b      	beq.n	8013560 <ip4_route+0x78>
 8013508:	68fb      	ldr	r3, [r7, #12]
 801350a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801350e:	089b      	lsrs	r3, r3, #2
 8013510:	f003 0301 	and.w	r3, r3, #1
 8013514:	b2db      	uxtb	r3, r3
 8013516:	2b00      	cmp	r3, #0
 8013518:	d022      	beq.n	8013560 <ip4_route+0x78>
 801351a:	68fb      	ldr	r3, [r7, #12]
 801351c:	3304      	adds	r3, #4
 801351e:	681b      	ldr	r3, [r3, #0]
 8013520:	2b00      	cmp	r3, #0
 8013522:	d01d      	beq.n	8013560 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8013524:	687b      	ldr	r3, [r7, #4]
 8013526:	681a      	ldr	r2, [r3, #0]
 8013528:	68fb      	ldr	r3, [r7, #12]
 801352a:	3304      	adds	r3, #4
 801352c:	681b      	ldr	r3, [r3, #0]
 801352e:	405a      	eors	r2, r3
 8013530:	68fb      	ldr	r3, [r7, #12]
 8013532:	3308      	adds	r3, #8
 8013534:	681b      	ldr	r3, [r3, #0]
 8013536:	4013      	ands	r3, r2
 8013538:	2b00      	cmp	r3, #0
 801353a:	d101      	bne.n	8013540 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801353c:	68fb      	ldr	r3, [r7, #12]
 801353e:	e038      	b.n	80135b2 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8013540:	68fb      	ldr	r3, [r7, #12]
 8013542:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8013546:	f003 0302 	and.w	r3, r3, #2
 801354a:	2b00      	cmp	r3, #0
 801354c:	d108      	bne.n	8013560 <ip4_route+0x78>
 801354e:	687b      	ldr	r3, [r7, #4]
 8013550:	681a      	ldr	r2, [r3, #0]
 8013552:	68fb      	ldr	r3, [r7, #12]
 8013554:	330c      	adds	r3, #12
 8013556:	681b      	ldr	r3, [r3, #0]
 8013558:	429a      	cmp	r2, r3
 801355a:	d101      	bne.n	8013560 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801355c:	68fb      	ldr	r3, [r7, #12]
 801355e:	e028      	b.n	80135b2 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8013560:	68fb      	ldr	r3, [r7, #12]
 8013562:	681b      	ldr	r3, [r3, #0]
 8013564:	60fb      	str	r3, [r7, #12]
 8013566:	68fb      	ldr	r3, [r7, #12]
 8013568:	2b00      	cmp	r3, #0
 801356a:	d1c5      	bne.n	80134f8 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801356c:	4b15      	ldr	r3, [pc, #84]	; (80135c4 <ip4_route+0xdc>)
 801356e:	681b      	ldr	r3, [r3, #0]
 8013570:	2b00      	cmp	r3, #0
 8013572:	d01a      	beq.n	80135aa <ip4_route+0xc2>
 8013574:	4b13      	ldr	r3, [pc, #76]	; (80135c4 <ip4_route+0xdc>)
 8013576:	681b      	ldr	r3, [r3, #0]
 8013578:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801357c:	f003 0301 	and.w	r3, r3, #1
 8013580:	2b00      	cmp	r3, #0
 8013582:	d012      	beq.n	80135aa <ip4_route+0xc2>
 8013584:	4b0f      	ldr	r3, [pc, #60]	; (80135c4 <ip4_route+0xdc>)
 8013586:	681b      	ldr	r3, [r3, #0]
 8013588:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801358c:	f003 0304 	and.w	r3, r3, #4
 8013590:	2b00      	cmp	r3, #0
 8013592:	d00a      	beq.n	80135aa <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8013594:	4b0b      	ldr	r3, [pc, #44]	; (80135c4 <ip4_route+0xdc>)
 8013596:	681b      	ldr	r3, [r3, #0]
 8013598:	3304      	adds	r3, #4
 801359a:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801359c:	2b00      	cmp	r3, #0
 801359e:	d004      	beq.n	80135aa <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80135a0:	687b      	ldr	r3, [r7, #4]
 80135a2:	681b      	ldr	r3, [r3, #0]
 80135a4:	b2db      	uxtb	r3, r3
 80135a6:	2b7f      	cmp	r3, #127	; 0x7f
 80135a8:	d101      	bne.n	80135ae <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 80135aa:	2300      	movs	r3, #0
 80135ac:	e001      	b.n	80135b2 <ip4_route+0xca>
  }

  return netif_default;
 80135ae:	4b05      	ldr	r3, [pc, #20]	; (80135c4 <ip4_route+0xdc>)
 80135b0:	681b      	ldr	r3, [r3, #0]
}
 80135b2:	4618      	mov	r0, r3
 80135b4:	3714      	adds	r7, #20
 80135b6:	46bd      	mov	sp, r7
 80135b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135bc:	4770      	bx	lr
 80135be:	bf00      	nop
 80135c0:	2000ba28 	.word	0x2000ba28
 80135c4:	2000ba2c 	.word	0x2000ba2c

080135c8 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 80135c8:	b580      	push	{r7, lr}
 80135ca:	b082      	sub	sp, #8
 80135cc:	af00      	add	r7, sp, #0
 80135ce:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 80135d0:	687b      	ldr	r3, [r7, #4]
 80135d2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80135d6:	f003 0301 	and.w	r3, r3, #1
 80135da:	b2db      	uxtb	r3, r3
 80135dc:	2b00      	cmp	r3, #0
 80135de:	d016      	beq.n	801360e <ip4_input_accept+0x46>
 80135e0:	687b      	ldr	r3, [r7, #4]
 80135e2:	3304      	adds	r3, #4
 80135e4:	681b      	ldr	r3, [r3, #0]
 80135e6:	2b00      	cmp	r3, #0
 80135e8:	d011      	beq.n	801360e <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80135ea:	4b0b      	ldr	r3, [pc, #44]	; (8013618 <ip4_input_accept+0x50>)
 80135ec:	695a      	ldr	r2, [r3, #20]
 80135ee:	687b      	ldr	r3, [r7, #4]
 80135f0:	3304      	adds	r3, #4
 80135f2:	681b      	ldr	r3, [r3, #0]
 80135f4:	429a      	cmp	r2, r3
 80135f6:	d008      	beq.n	801360a <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 80135f8:	4b07      	ldr	r3, [pc, #28]	; (8013618 <ip4_input_accept+0x50>)
 80135fa:	695b      	ldr	r3, [r3, #20]
 80135fc:	6879      	ldr	r1, [r7, #4]
 80135fe:	4618      	mov	r0, r3
 8013600:	f000 fa24 	bl	8013a4c <ip4_addr_isbroadcast_u32>
 8013604:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8013606:	2b00      	cmp	r3, #0
 8013608:	d001      	beq.n	801360e <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801360a:	2301      	movs	r3, #1
 801360c:	e000      	b.n	8013610 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801360e:	2300      	movs	r3, #0
}
 8013610:	4618      	mov	r0, r3
 8013612:	3708      	adds	r7, #8
 8013614:	46bd      	mov	sp, r7
 8013616:	bd80      	pop	{r7, pc}
 8013618:	20008958 	.word	0x20008958

0801361c <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801361c:	b580      	push	{r7, lr}
 801361e:	b088      	sub	sp, #32
 8013620:	af00      	add	r7, sp, #0
 8013622:	6078      	str	r0, [r7, #4]
 8013624:	6039      	str	r1, [r7, #0]
  const struct ip_hdr *iphdr;
  struct netif *netif;
  u16_t iphdr_hlen;
  u16_t iphdr_len;
#if IP_ACCEPT_LINK_LAYER_ADDRESSING || LWIP_IGMP
  int check_ip_src = 1;
 8013626:	2301      	movs	r3, #1
 8013628:	617b      	str	r3, [r7, #20]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801362a:	687b      	ldr	r3, [r7, #4]
 801362c:	685b      	ldr	r3, [r3, #4]
 801362e:	61fb      	str	r3, [r7, #28]
  if (IPH_V(iphdr) != 4) {
 8013630:	69fb      	ldr	r3, [r7, #28]
 8013632:	781b      	ldrb	r3, [r3, #0]
 8013634:	091b      	lsrs	r3, r3, #4
 8013636:	b2db      	uxtb	r3, r3
 8013638:	2b04      	cmp	r3, #4
 801363a:	d004      	beq.n	8013646 <ip4_input+0x2a>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801363c:	6878      	ldr	r0, [r7, #4]
 801363e:	f002 fc3b 	bl	8015eb8 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8013642:	2300      	movs	r3, #0
 8013644:	e121      	b.n	801388a <ip4_input+0x26e>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8013646:	69fb      	ldr	r3, [r7, #28]
 8013648:	781b      	ldrb	r3, [r3, #0]
 801364a:	f003 030f 	and.w	r3, r3, #15
 801364e:	b2db      	uxtb	r3, r3
 8013650:	009b      	lsls	r3, r3, #2
 8013652:	b2db      	uxtb	r3, r3
 8013654:	827b      	strh	r3, [r7, #18]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8013656:	69fb      	ldr	r3, [r7, #28]
 8013658:	885b      	ldrh	r3, [r3, #2]
 801365a:	b29b      	uxth	r3, r3
 801365c:	4618      	mov	r0, r3
 801365e:	f7fc fdc3 	bl	80101e8 <lwip_htons>
 8013662:	4603      	mov	r3, r0
 8013664:	823b      	strh	r3, [r7, #16]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8013666:	687b      	ldr	r3, [r7, #4]
 8013668:	891b      	ldrh	r3, [r3, #8]
 801366a:	8a3a      	ldrh	r2, [r7, #16]
 801366c:	429a      	cmp	r2, r3
 801366e:	d204      	bcs.n	801367a <ip4_input+0x5e>
    pbuf_realloc(p, iphdr_len);
 8013670:	8a3b      	ldrh	r3, [r7, #16]
 8013672:	4619      	mov	r1, r3
 8013674:	6878      	ldr	r0, [r7, #4]
 8013676:	f002 fa99 	bl	8015bac <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801367a:	687b      	ldr	r3, [r7, #4]
 801367c:	895b      	ldrh	r3, [r3, #10]
 801367e:	8a7a      	ldrh	r2, [r7, #18]
 8013680:	429a      	cmp	r2, r3
 8013682:	d807      	bhi.n	8013694 <ip4_input+0x78>
 8013684:	687b      	ldr	r3, [r7, #4]
 8013686:	891b      	ldrh	r3, [r3, #8]
 8013688:	8a3a      	ldrh	r2, [r7, #16]
 801368a:	429a      	cmp	r2, r3
 801368c:	d802      	bhi.n	8013694 <ip4_input+0x78>
 801368e:	8a7b      	ldrh	r3, [r7, #18]
 8013690:	2b13      	cmp	r3, #19
 8013692:	d804      	bhi.n	801369e <ip4_input+0x82>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8013694:	6878      	ldr	r0, [r7, #4]
 8013696:	f002 fc0f 	bl	8015eb8 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801369a:	2300      	movs	r3, #0
 801369c:	e0f5      	b.n	801388a <ip4_input+0x26e>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801369e:	69fb      	ldr	r3, [r7, #28]
 80136a0:	691b      	ldr	r3, [r3, #16]
 80136a2:	4a7c      	ldr	r2, [pc, #496]	; (8013894 <ip4_input+0x278>)
 80136a4:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 80136a6:	69fb      	ldr	r3, [r7, #28]
 80136a8:	68db      	ldr	r3, [r3, #12]
 80136aa:	4a7a      	ldr	r2, [pc, #488]	; (8013894 <ip4_input+0x278>)
 80136ac:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80136ae:	4b79      	ldr	r3, [pc, #484]	; (8013894 <ip4_input+0x278>)
 80136b0:	695b      	ldr	r3, [r3, #20]
 80136b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80136b6:	2be0      	cmp	r3, #224	; 0xe0
 80136b8:	d112      	bne.n	80136e0 <ip4_input+0xc4>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 80136ba:	683b      	ldr	r3, [r7, #0]
 80136bc:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80136c0:	f003 0301 	and.w	r3, r3, #1
 80136c4:	b2db      	uxtb	r3, r3
 80136c6:	2b00      	cmp	r3, #0
 80136c8:	d007      	beq.n	80136da <ip4_input+0xbe>
 80136ca:	683b      	ldr	r3, [r7, #0]
 80136cc:	3304      	adds	r3, #4
 80136ce:	681b      	ldr	r3, [r3, #0]
 80136d0:	2b00      	cmp	r3, #0
 80136d2:	d002      	beq.n	80136da <ip4_input+0xbe>
      netif = inp;
 80136d4:	683b      	ldr	r3, [r7, #0]
 80136d6:	61bb      	str	r3, [r7, #24]
 80136d8:	e02a      	b.n	8013730 <ip4_input+0x114>
    } else {
      netif = NULL;
 80136da:	2300      	movs	r3, #0
 80136dc:	61bb      	str	r3, [r7, #24]
 80136de:	e027      	b.n	8013730 <ip4_input+0x114>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 80136e0:	6838      	ldr	r0, [r7, #0]
 80136e2:	f7ff ff71 	bl	80135c8 <ip4_input_accept>
 80136e6:	4603      	mov	r3, r0
 80136e8:	2b00      	cmp	r3, #0
 80136ea:	d002      	beq.n	80136f2 <ip4_input+0xd6>
      netif = inp;
 80136ec:	683b      	ldr	r3, [r7, #0]
 80136ee:	61bb      	str	r3, [r7, #24]
 80136f0:	e01e      	b.n	8013730 <ip4_input+0x114>
    } else {
      netif = NULL;
 80136f2:	2300      	movs	r3, #0
 80136f4:	61bb      	str	r3, [r7, #24]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 80136f6:	4b67      	ldr	r3, [pc, #412]	; (8013894 <ip4_input+0x278>)
 80136f8:	695b      	ldr	r3, [r3, #20]
 80136fa:	b2db      	uxtb	r3, r3
 80136fc:	2b7f      	cmp	r3, #127	; 0x7f
 80136fe:	d017      	beq.n	8013730 <ip4_input+0x114>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8013700:	4b65      	ldr	r3, [pc, #404]	; (8013898 <ip4_input+0x27c>)
 8013702:	681b      	ldr	r3, [r3, #0]
 8013704:	61bb      	str	r3, [r7, #24]
 8013706:	e00e      	b.n	8013726 <ip4_input+0x10a>
          if (netif == inp) {
 8013708:	69ba      	ldr	r2, [r7, #24]
 801370a:	683b      	ldr	r3, [r7, #0]
 801370c:	429a      	cmp	r2, r3
 801370e:	d006      	beq.n	801371e <ip4_input+0x102>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8013710:	69b8      	ldr	r0, [r7, #24]
 8013712:	f7ff ff59 	bl	80135c8 <ip4_input_accept>
 8013716:	4603      	mov	r3, r0
 8013718:	2b00      	cmp	r3, #0
 801371a:	d108      	bne.n	801372e <ip4_input+0x112>
 801371c:	e000      	b.n	8013720 <ip4_input+0x104>
            continue;
 801371e:	bf00      	nop
        NETIF_FOREACH(netif) {
 8013720:	69bb      	ldr	r3, [r7, #24]
 8013722:	681b      	ldr	r3, [r3, #0]
 8013724:	61bb      	str	r3, [r7, #24]
 8013726:	69bb      	ldr	r3, [r7, #24]
 8013728:	2b00      	cmp	r3, #0
 801372a:	d1ed      	bne.n	8013708 <ip4_input+0xec>
 801372c:	e000      	b.n	8013730 <ip4_input+0x114>
            break;
 801372e:	bf00      	nop
   * If you want to accept private broadcast communication while a netif is down,
   * define LWIP_IP_ACCEPT_UDP_PORT(dst_port), e.g.:
   *
   * #define LWIP_IP_ACCEPT_UDP_PORT(dst_port) ((dst_port) == PP_NTOHS(12345))
   */
  if (netif == NULL) {
 8013730:	69bb      	ldr	r3, [r7, #24]
 8013732:	2b00      	cmp	r3, #0
 8013734:	d111      	bne.n	801375a <ip4_input+0x13e>
    /* remote port is DHCP server? */
    if (IPH_PROTO(iphdr) == IP_PROTO_UDP) {
 8013736:	69fb      	ldr	r3, [r7, #28]
 8013738:	7a5b      	ldrb	r3, [r3, #9]
 801373a:	2b11      	cmp	r3, #17
 801373c:	d10d      	bne.n	801375a <ip4_input+0x13e>
      const struct udp_hdr *udphdr = (const struct udp_hdr *)((const u8_t *)iphdr + iphdr_hlen);
 801373e:	8a7b      	ldrh	r3, [r7, #18]
 8013740:	69fa      	ldr	r2, [r7, #28]
 8013742:	4413      	add	r3, r2
 8013744:	60fb      	str	r3, [r7, #12]
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: UDP packet to DHCP client port %"U16_F"\n",
                                              lwip_ntohs(udphdr->dest)));
      if (IP_ACCEPT_LINK_LAYER_ADDRESSED_PORT(udphdr->dest)) {
 8013746:	68fb      	ldr	r3, [r7, #12]
 8013748:	885b      	ldrh	r3, [r3, #2]
 801374a:	b29b      	uxth	r3, r3
 801374c:	f5b3 4f88 	cmp.w	r3, #17408	; 0x4400
 8013750:	d103      	bne.n	801375a <ip4_input+0x13e>
        LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: DHCP packet accepted.\n"));
        netif = inp;
 8013752:	683b      	ldr	r3, [r7, #0]
 8013754:	61bb      	str	r3, [r7, #24]
        check_ip_src = 0;
 8013756:	2300      	movs	r3, #0
 8013758:	617b      	str	r3, [r7, #20]
  }
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */

  /* broadcast or multicast packet source address? Compliant with RFC 1122: 3.2.1.3 */
#if LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING
  if (check_ip_src
 801375a:	697b      	ldr	r3, [r7, #20]
 801375c:	2b00      	cmp	r3, #0
 801375e:	d017      	beq.n	8013790 <ip4_input+0x174>
#if IP_ACCEPT_LINK_LAYER_ADDRESSING
      /* DHCP servers need 0.0.0.0 to be allowed as source address (RFC 1.1.2.2: 3.2.1.3/a) */
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 8013760:	4b4c      	ldr	r3, [pc, #304]	; (8013894 <ip4_input+0x278>)
 8013762:	691b      	ldr	r3, [r3, #16]
 8013764:	2b00      	cmp	r3, #0
 8013766:	d013      	beq.n	8013790 <ip4_input+0x174>
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8013768:	4b4a      	ldr	r3, [pc, #296]	; (8013894 <ip4_input+0x278>)
 801376a:	691b      	ldr	r3, [r3, #16]
 801376c:	6839      	ldr	r1, [r7, #0]
 801376e:	4618      	mov	r0, r3
 8013770:	f000 f96c 	bl	8013a4c <ip4_addr_isbroadcast_u32>
 8013774:	4603      	mov	r3, r0
 8013776:	2b00      	cmp	r3, #0
 8013778:	d105      	bne.n	8013786 <ip4_input+0x16a>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801377a:	4b46      	ldr	r3, [pc, #280]	; (8013894 <ip4_input+0x278>)
 801377c:	691b      	ldr	r3, [r3, #16]
 801377e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8013782:	2be0      	cmp	r3, #224	; 0xe0
 8013784:	d104      	bne.n	8013790 <ip4_input+0x174>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8013786:	6878      	ldr	r0, [r7, #4]
 8013788:	f002 fb96 	bl	8015eb8 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801378c:	2300      	movs	r3, #0
 801378e:	e07c      	b.n	801388a <ip4_input+0x26e>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8013790:	69bb      	ldr	r3, [r7, #24]
 8013792:	2b00      	cmp	r3, #0
 8013794:	d104      	bne.n	80137a0 <ip4_input+0x184>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8013796:	6878      	ldr	r0, [r7, #4]
 8013798:	f002 fb8e 	bl	8015eb8 <pbuf_free>
    return ERR_OK;
 801379c:	2300      	movs	r3, #0
 801379e:	e074      	b.n	801388a <ip4_input+0x26e>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 80137a0:	69fb      	ldr	r3, [r7, #28]
 80137a2:	88db      	ldrh	r3, [r3, #6]
 80137a4:	b29b      	uxth	r3, r3
 80137a6:	461a      	mov	r2, r3
 80137a8:	f64f 733f 	movw	r3, #65343	; 0xff3f
 80137ac:	4013      	ands	r3, r2
 80137ae:	2b00      	cmp	r3, #0
 80137b0:	d00b      	beq.n	80137ca <ip4_input+0x1ae>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 80137b2:	6878      	ldr	r0, [r7, #4]
 80137b4:	f000 fc90 	bl	80140d8 <ip4_reass>
 80137b8:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 80137ba:	687b      	ldr	r3, [r7, #4]
 80137bc:	2b00      	cmp	r3, #0
 80137be:	d101      	bne.n	80137c4 <ip4_input+0x1a8>
      return ERR_OK;
 80137c0:	2300      	movs	r3, #0
 80137c2:	e062      	b.n	801388a <ip4_input+0x26e>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 80137c4:	687b      	ldr	r3, [r7, #4]
 80137c6:	685b      	ldr	r3, [r3, #4]
 80137c8:	61fb      	str	r3, [r7, #28]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 80137ca:	4a32      	ldr	r2, [pc, #200]	; (8013894 <ip4_input+0x278>)
 80137cc:	69bb      	ldr	r3, [r7, #24]
 80137ce:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 80137d0:	4a30      	ldr	r2, [pc, #192]	; (8013894 <ip4_input+0x278>)
 80137d2:	683b      	ldr	r3, [r7, #0]
 80137d4:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 80137d6:	4a2f      	ldr	r2, [pc, #188]	; (8013894 <ip4_input+0x278>)
 80137d8:	69fb      	ldr	r3, [r7, #28]
 80137da:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 80137dc:	69fb      	ldr	r3, [r7, #28]
 80137de:	781b      	ldrb	r3, [r3, #0]
 80137e0:	f003 030f 	and.w	r3, r3, #15
 80137e4:	b2db      	uxtb	r3, r3
 80137e6:	009b      	lsls	r3, r3, #2
 80137e8:	b2db      	uxtb	r3, r3
 80137ea:	b29a      	uxth	r2, r3
 80137ec:	4b29      	ldr	r3, [pc, #164]	; (8013894 <ip4_input+0x278>)
 80137ee:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 80137f0:	8a7b      	ldrh	r3, [r7, #18]
 80137f2:	4619      	mov	r1, r3
 80137f4:	6878      	ldr	r0, [r7, #4]
 80137f6:	f002 fad9 	bl	8015dac <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 80137fa:	69fb      	ldr	r3, [r7, #28]
 80137fc:	7a5b      	ldrb	r3, [r3, #9]
 80137fe:	2b06      	cmp	r3, #6
 8013800:	d009      	beq.n	8013816 <ip4_input+0x1fa>
 8013802:	2b11      	cmp	r3, #17
 8013804:	d002      	beq.n	801380c <ip4_input+0x1f0>
 8013806:	2b01      	cmp	r3, #1
 8013808:	d00a      	beq.n	8013820 <ip4_input+0x204>
 801380a:	e00e      	b.n	801382a <ip4_input+0x20e>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801380c:	6839      	ldr	r1, [r7, #0]
 801380e:	6878      	ldr	r0, [r7, #4]
 8013810:	f008 fc0e 	bl	801c030 <udp_input>
        break;
 8013814:	e026      	b.n	8013864 <ip4_input+0x248>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8013816:	6839      	ldr	r1, [r7, #0]
 8013818:	6878      	ldr	r0, [r7, #4]
 801381a:	f004 fa77 	bl	8017d0c <tcp_input>
        break;
 801381e:	e021      	b.n	8013864 <ip4_input+0x248>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8013820:	6839      	ldr	r1, [r7, #0]
 8013822:	6878      	ldr	r0, [r7, #4]
 8013824:	f7ff fbd8 	bl	8012fd8 <icmp_input>
        break;
 8013828:	e01c      	b.n	8013864 <ip4_input+0x248>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801382a:	4b1a      	ldr	r3, [pc, #104]	; (8013894 <ip4_input+0x278>)
 801382c:	695b      	ldr	r3, [r3, #20]
 801382e:	69b9      	ldr	r1, [r7, #24]
 8013830:	4618      	mov	r0, r3
 8013832:	f000 f90b 	bl	8013a4c <ip4_addr_isbroadcast_u32>
 8013836:	4603      	mov	r3, r0
 8013838:	2b00      	cmp	r3, #0
 801383a:	d10f      	bne.n	801385c <ip4_input+0x240>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801383c:	4b15      	ldr	r3, [pc, #84]	; (8013894 <ip4_input+0x278>)
 801383e:	695b      	ldr	r3, [r3, #20]
 8013840:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8013844:	2be0      	cmp	r3, #224	; 0xe0
 8013846:	d009      	beq.n	801385c <ip4_input+0x240>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8013848:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801384c:	4619      	mov	r1, r3
 801384e:	6878      	ldr	r0, [r7, #4]
 8013850:	f002 fb1f 	bl	8015e92 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8013854:	2102      	movs	r1, #2
 8013856:	6878      	ldr	r0, [r7, #4]
 8013858:	f7ff fcde 	bl	8013218 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801385c:	6878      	ldr	r0, [r7, #4]
 801385e:	f002 fb2b 	bl	8015eb8 <pbuf_free>
        break;
 8013862:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8013864:	4b0b      	ldr	r3, [pc, #44]	; (8013894 <ip4_input+0x278>)
 8013866:	2200      	movs	r2, #0
 8013868:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801386a:	4b0a      	ldr	r3, [pc, #40]	; (8013894 <ip4_input+0x278>)
 801386c:	2200      	movs	r2, #0
 801386e:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8013870:	4b08      	ldr	r3, [pc, #32]	; (8013894 <ip4_input+0x278>)
 8013872:	2200      	movs	r2, #0
 8013874:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8013876:	4b07      	ldr	r3, [pc, #28]	; (8013894 <ip4_input+0x278>)
 8013878:	2200      	movs	r2, #0
 801387a:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801387c:	4b05      	ldr	r3, [pc, #20]	; (8013894 <ip4_input+0x278>)
 801387e:	2200      	movs	r2, #0
 8013880:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8013882:	4b04      	ldr	r3, [pc, #16]	; (8013894 <ip4_input+0x278>)
 8013884:	2200      	movs	r2, #0
 8013886:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8013888:	2300      	movs	r3, #0
}
 801388a:	4618      	mov	r0, r3
 801388c:	3720      	adds	r7, #32
 801388e:	46bd      	mov	sp, r7
 8013890:	bd80      	pop	{r7, pc}
 8013892:	bf00      	nop
 8013894:	20008958 	.word	0x20008958
 8013898:	2000ba28 	.word	0x2000ba28

0801389c <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801389c:	b580      	push	{r7, lr}
 801389e:	b08a      	sub	sp, #40	; 0x28
 80138a0:	af04      	add	r7, sp, #16
 80138a2:	60f8      	str	r0, [r7, #12]
 80138a4:	60b9      	str	r1, [r7, #8]
 80138a6:	607a      	str	r2, [r7, #4]
 80138a8:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 80138aa:	68bb      	ldr	r3, [r7, #8]
 80138ac:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 80138ae:	687b      	ldr	r3, [r7, #4]
 80138b0:	2b00      	cmp	r3, #0
 80138b2:	d009      	beq.n	80138c8 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 80138b4:	68bb      	ldr	r3, [r7, #8]
 80138b6:	2b00      	cmp	r3, #0
 80138b8:	d003      	beq.n	80138c2 <ip4_output_if+0x26>
 80138ba:	68bb      	ldr	r3, [r7, #8]
 80138bc:	681b      	ldr	r3, [r3, #0]
 80138be:	2b00      	cmp	r3, #0
 80138c0:	d102      	bne.n	80138c8 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 80138c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80138c4:	3304      	adds	r3, #4
 80138c6:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 80138c8:	78fa      	ldrb	r2, [r7, #3]
 80138ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80138cc:	9302      	str	r3, [sp, #8]
 80138ce:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80138d2:	9301      	str	r3, [sp, #4]
 80138d4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80138d8:	9300      	str	r3, [sp, #0]
 80138da:	4613      	mov	r3, r2
 80138dc:	687a      	ldr	r2, [r7, #4]
 80138de:	6979      	ldr	r1, [r7, #20]
 80138e0:	68f8      	ldr	r0, [r7, #12]
 80138e2:	f000 f805 	bl	80138f0 <ip4_output_if_src>
 80138e6:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 80138e8:	4618      	mov	r0, r3
 80138ea:	3718      	adds	r7, #24
 80138ec:	46bd      	mov	sp, r7
 80138ee:	bd80      	pop	{r7, pc}

080138f0 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 80138f0:	b580      	push	{r7, lr}
 80138f2:	b088      	sub	sp, #32
 80138f4:	af00      	add	r7, sp, #0
 80138f6:	60f8      	str	r0, [r7, #12]
 80138f8:	60b9      	str	r1, [r7, #8]
 80138fa:	607a      	str	r2, [r7, #4]
 80138fc:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 80138fe:	68fb      	ldr	r3, [r7, #12]
 8013900:	7b9b      	ldrb	r3, [r3, #14]
 8013902:	2b01      	cmp	r3, #1
 8013904:	d006      	beq.n	8013914 <ip4_output_if_src+0x24>
 8013906:	4b4b      	ldr	r3, [pc, #300]	; (8013a34 <ip4_output_if_src+0x144>)
 8013908:	f44f 7255 	mov.w	r2, #852	; 0x354
 801390c:	494a      	ldr	r1, [pc, #296]	; (8013a38 <ip4_output_if_src+0x148>)
 801390e:	484b      	ldr	r0, [pc, #300]	; (8013a3c <ip4_output_if_src+0x14c>)
 8013910:	f009 fee2 	bl	801d6d8 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8013914:	687b      	ldr	r3, [r7, #4]
 8013916:	2b00      	cmp	r3, #0
 8013918:	d060      	beq.n	80139dc <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801391a:	2314      	movs	r3, #20
 801391c:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801391e:	2114      	movs	r1, #20
 8013920:	68f8      	ldr	r0, [r7, #12]
 8013922:	f002 fa33 	bl	8015d8c <pbuf_add_header>
 8013926:	4603      	mov	r3, r0
 8013928:	2b00      	cmp	r3, #0
 801392a:	d002      	beq.n	8013932 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801392c:	f06f 0301 	mvn.w	r3, #1
 8013930:	e07c      	b.n	8013a2c <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8013932:	68fb      	ldr	r3, [r7, #12]
 8013934:	685b      	ldr	r3, [r3, #4]
 8013936:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8013938:	68fb      	ldr	r3, [r7, #12]
 801393a:	895b      	ldrh	r3, [r3, #10]
 801393c:	2b13      	cmp	r3, #19
 801393e:	d806      	bhi.n	801394e <ip4_output_if_src+0x5e>
 8013940:	4b3c      	ldr	r3, [pc, #240]	; (8013a34 <ip4_output_if_src+0x144>)
 8013942:	f240 3289 	movw	r2, #905	; 0x389
 8013946:	493e      	ldr	r1, [pc, #248]	; (8013a40 <ip4_output_if_src+0x150>)
 8013948:	483c      	ldr	r0, [pc, #240]	; (8013a3c <ip4_output_if_src+0x14c>)
 801394a:	f009 fec5 	bl	801d6d8 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801394e:	69fb      	ldr	r3, [r7, #28]
 8013950:	78fa      	ldrb	r2, [r7, #3]
 8013952:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8013954:	69fb      	ldr	r3, [r7, #28]
 8013956:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801395a:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801395c:	687b      	ldr	r3, [r7, #4]
 801395e:	681a      	ldr	r2, [r3, #0]
 8013960:	69fb      	ldr	r3, [r7, #28]
 8013962:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8013964:	8b7b      	ldrh	r3, [r7, #26]
 8013966:	089b      	lsrs	r3, r3, #2
 8013968:	b29b      	uxth	r3, r3
 801396a:	b2db      	uxtb	r3, r3
 801396c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013970:	b2da      	uxtb	r2, r3
 8013972:	69fb      	ldr	r3, [r7, #28]
 8013974:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8013976:	69fb      	ldr	r3, [r7, #28]
 8013978:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801397c:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801397e:	68fb      	ldr	r3, [r7, #12]
 8013980:	891b      	ldrh	r3, [r3, #8]
 8013982:	4618      	mov	r0, r3
 8013984:	f7fc fc30 	bl	80101e8 <lwip_htons>
 8013988:	4603      	mov	r3, r0
 801398a:	461a      	mov	r2, r3
 801398c:	69fb      	ldr	r3, [r7, #28]
 801398e:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8013990:	69fb      	ldr	r3, [r7, #28]
 8013992:	2200      	movs	r2, #0
 8013994:	719a      	strb	r2, [r3, #6]
 8013996:	2200      	movs	r2, #0
 8013998:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801399a:	4b2a      	ldr	r3, [pc, #168]	; (8013a44 <ip4_output_if_src+0x154>)
 801399c:	881b      	ldrh	r3, [r3, #0]
 801399e:	4618      	mov	r0, r3
 80139a0:	f7fc fc22 	bl	80101e8 <lwip_htons>
 80139a4:	4603      	mov	r3, r0
 80139a6:	461a      	mov	r2, r3
 80139a8:	69fb      	ldr	r3, [r7, #28]
 80139aa:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 80139ac:	4b25      	ldr	r3, [pc, #148]	; (8013a44 <ip4_output_if_src+0x154>)
 80139ae:	881b      	ldrh	r3, [r3, #0]
 80139b0:	3301      	adds	r3, #1
 80139b2:	b29a      	uxth	r2, r3
 80139b4:	4b23      	ldr	r3, [pc, #140]	; (8013a44 <ip4_output_if_src+0x154>)
 80139b6:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 80139b8:	68bb      	ldr	r3, [r7, #8]
 80139ba:	2b00      	cmp	r3, #0
 80139bc:	d104      	bne.n	80139c8 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 80139be:	4b22      	ldr	r3, [pc, #136]	; (8013a48 <ip4_output_if_src+0x158>)
 80139c0:	681a      	ldr	r2, [r3, #0]
 80139c2:	69fb      	ldr	r3, [r7, #28]
 80139c4:	60da      	str	r2, [r3, #12]
 80139c6:	e003      	b.n	80139d0 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 80139c8:	68bb      	ldr	r3, [r7, #8]
 80139ca:	681a      	ldr	r2, [r3, #0]
 80139cc:	69fb      	ldr	r3, [r7, #28]
 80139ce:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 80139d0:	69fb      	ldr	r3, [r7, #28]
 80139d2:	2200      	movs	r2, #0
 80139d4:	729a      	strb	r2, [r3, #10]
 80139d6:	2200      	movs	r2, #0
 80139d8:	72da      	strb	r2, [r3, #11]
 80139da:	e00f      	b.n	80139fc <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 80139dc:	68fb      	ldr	r3, [r7, #12]
 80139de:	895b      	ldrh	r3, [r3, #10]
 80139e0:	2b13      	cmp	r3, #19
 80139e2:	d802      	bhi.n	80139ea <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 80139e4:	f06f 0301 	mvn.w	r3, #1
 80139e8:	e020      	b.n	8013a2c <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 80139ea:	68fb      	ldr	r3, [r7, #12]
 80139ec:	685b      	ldr	r3, [r3, #4]
 80139ee:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 80139f0:	69fb      	ldr	r3, [r7, #28]
 80139f2:	691b      	ldr	r3, [r3, #16]
 80139f4:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 80139f6:	f107 0314 	add.w	r3, r7, #20
 80139fa:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 80139fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80139fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8013a00:	2b00      	cmp	r3, #0
 8013a02:	d00c      	beq.n	8013a1e <ip4_output_if_src+0x12e>
 8013a04:	68fb      	ldr	r3, [r7, #12]
 8013a06:	891a      	ldrh	r2, [r3, #8]
 8013a08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8013a0c:	429a      	cmp	r2, r3
 8013a0e:	d906      	bls.n	8013a1e <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8013a10:	687a      	ldr	r2, [r7, #4]
 8013a12:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8013a14:	68f8      	ldr	r0, [r7, #12]
 8013a16:	f000 fd4b 	bl	80144b0 <ip4_frag>
 8013a1a:	4603      	mov	r3, r0
 8013a1c:	e006      	b.n	8013a2c <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8013a1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a20:	695b      	ldr	r3, [r3, #20]
 8013a22:	687a      	ldr	r2, [r7, #4]
 8013a24:	68f9      	ldr	r1, [r7, #12]
 8013a26:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013a28:	4798      	blx	r3
 8013a2a:	4603      	mov	r3, r0
}
 8013a2c:	4618      	mov	r0, r3
 8013a2e:	3720      	adds	r7, #32
 8013a30:	46bd      	mov	sp, r7
 8013a32:	bd80      	pop	{r7, pc}
 8013a34:	08020108 	.word	0x08020108
 8013a38:	0802015c 	.word	0x0802015c
 8013a3c:	08020168 	.word	0x08020168
 8013a40:	08020190 	.word	0x08020190
 8013a44:	200076ca 	.word	0x200076ca
 8013a48:	08022998 	.word	0x08022998

08013a4c <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8013a4c:	b480      	push	{r7}
 8013a4e:	b085      	sub	sp, #20
 8013a50:	af00      	add	r7, sp, #0
 8013a52:	6078      	str	r0, [r7, #4]
 8013a54:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8013a56:	687b      	ldr	r3, [r7, #4]
 8013a58:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8013a5a:	687b      	ldr	r3, [r7, #4]
 8013a5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013a60:	d002      	beq.n	8013a68 <ip4_addr_isbroadcast_u32+0x1c>
 8013a62:	687b      	ldr	r3, [r7, #4]
 8013a64:	2b00      	cmp	r3, #0
 8013a66:	d101      	bne.n	8013a6c <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8013a68:	2301      	movs	r3, #1
 8013a6a:	e02a      	b.n	8013ac2 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8013a6c:	683b      	ldr	r3, [r7, #0]
 8013a6e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8013a72:	f003 0302 	and.w	r3, r3, #2
 8013a76:	2b00      	cmp	r3, #0
 8013a78:	d101      	bne.n	8013a7e <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8013a7a:	2300      	movs	r3, #0
 8013a7c:	e021      	b.n	8013ac2 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8013a7e:	683b      	ldr	r3, [r7, #0]
 8013a80:	3304      	adds	r3, #4
 8013a82:	681b      	ldr	r3, [r3, #0]
 8013a84:	687a      	ldr	r2, [r7, #4]
 8013a86:	429a      	cmp	r2, r3
 8013a88:	d101      	bne.n	8013a8e <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8013a8a:	2300      	movs	r3, #0
 8013a8c:	e019      	b.n	8013ac2 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8013a8e:	68fa      	ldr	r2, [r7, #12]
 8013a90:	683b      	ldr	r3, [r7, #0]
 8013a92:	3304      	adds	r3, #4
 8013a94:	681b      	ldr	r3, [r3, #0]
 8013a96:	405a      	eors	r2, r3
 8013a98:	683b      	ldr	r3, [r7, #0]
 8013a9a:	3308      	adds	r3, #8
 8013a9c:	681b      	ldr	r3, [r3, #0]
 8013a9e:	4013      	ands	r3, r2
 8013aa0:	2b00      	cmp	r3, #0
 8013aa2:	d10d      	bne.n	8013ac0 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8013aa4:	683b      	ldr	r3, [r7, #0]
 8013aa6:	3308      	adds	r3, #8
 8013aa8:	681b      	ldr	r3, [r3, #0]
 8013aaa:	43da      	mvns	r2, r3
 8013aac:	687b      	ldr	r3, [r7, #4]
 8013aae:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8013ab0:	683b      	ldr	r3, [r7, #0]
 8013ab2:	3308      	adds	r3, #8
 8013ab4:	681b      	ldr	r3, [r3, #0]
 8013ab6:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8013ab8:	429a      	cmp	r2, r3
 8013aba:	d101      	bne.n	8013ac0 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8013abc:	2301      	movs	r3, #1
 8013abe:	e000      	b.n	8013ac2 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8013ac0:	2300      	movs	r3, #0
  }
}
 8013ac2:	4618      	mov	r0, r3
 8013ac4:	3714      	adds	r7, #20
 8013ac6:	46bd      	mov	sp, r7
 8013ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013acc:	4770      	bx	lr
	...

08013ad0 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8013ad0:	b580      	push	{r7, lr}
 8013ad2:	b084      	sub	sp, #16
 8013ad4:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8013ad6:	2300      	movs	r3, #0
 8013ad8:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8013ada:	4b12      	ldr	r3, [pc, #72]	; (8013b24 <ip_reass_tmr+0x54>)
 8013adc:	681b      	ldr	r3, [r3, #0]
 8013ade:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8013ae0:	e018      	b.n	8013b14 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8013ae2:	68fb      	ldr	r3, [r7, #12]
 8013ae4:	7fdb      	ldrb	r3, [r3, #31]
 8013ae6:	2b00      	cmp	r3, #0
 8013ae8:	d00b      	beq.n	8013b02 <ip_reass_tmr+0x32>
      r->timer--;
 8013aea:	68fb      	ldr	r3, [r7, #12]
 8013aec:	7fdb      	ldrb	r3, [r3, #31]
 8013aee:	3b01      	subs	r3, #1
 8013af0:	b2da      	uxtb	r2, r3
 8013af2:	68fb      	ldr	r3, [r7, #12]
 8013af4:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8013af6:	68fb      	ldr	r3, [r7, #12]
 8013af8:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8013afa:	68fb      	ldr	r3, [r7, #12]
 8013afc:	681b      	ldr	r3, [r3, #0]
 8013afe:	60fb      	str	r3, [r7, #12]
 8013b00:	e008      	b.n	8013b14 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8013b02:	68fb      	ldr	r3, [r7, #12]
 8013b04:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8013b06:	68fb      	ldr	r3, [r7, #12]
 8013b08:	681b      	ldr	r3, [r3, #0]
 8013b0a:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8013b0c:	68b9      	ldr	r1, [r7, #8]
 8013b0e:	6878      	ldr	r0, [r7, #4]
 8013b10:	f000 f80a 	bl	8013b28 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8013b14:	68fb      	ldr	r3, [r7, #12]
 8013b16:	2b00      	cmp	r3, #0
 8013b18:	d1e3      	bne.n	8013ae2 <ip_reass_tmr+0x12>
    }
  }
}
 8013b1a:	bf00      	nop
 8013b1c:	3710      	adds	r7, #16
 8013b1e:	46bd      	mov	sp, r7
 8013b20:	bd80      	pop	{r7, pc}
 8013b22:	bf00      	nop
 8013b24:	200076cc 	.word	0x200076cc

08013b28 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8013b28:	b580      	push	{r7, lr}
 8013b2a:	b088      	sub	sp, #32
 8013b2c:	af00      	add	r7, sp, #0
 8013b2e:	6078      	str	r0, [r7, #4]
 8013b30:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8013b32:	2300      	movs	r3, #0
 8013b34:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8013b36:	683a      	ldr	r2, [r7, #0]
 8013b38:	687b      	ldr	r3, [r7, #4]
 8013b3a:	429a      	cmp	r2, r3
 8013b3c:	d105      	bne.n	8013b4a <ip_reass_free_complete_datagram+0x22>
 8013b3e:	4b45      	ldr	r3, [pc, #276]	; (8013c54 <ip_reass_free_complete_datagram+0x12c>)
 8013b40:	22ab      	movs	r2, #171	; 0xab
 8013b42:	4945      	ldr	r1, [pc, #276]	; (8013c58 <ip_reass_free_complete_datagram+0x130>)
 8013b44:	4845      	ldr	r0, [pc, #276]	; (8013c5c <ip_reass_free_complete_datagram+0x134>)
 8013b46:	f009 fdc7 	bl	801d6d8 <iprintf>
  if (prev != NULL) {
 8013b4a:	683b      	ldr	r3, [r7, #0]
 8013b4c:	2b00      	cmp	r3, #0
 8013b4e:	d00a      	beq.n	8013b66 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8013b50:	683b      	ldr	r3, [r7, #0]
 8013b52:	681b      	ldr	r3, [r3, #0]
 8013b54:	687a      	ldr	r2, [r7, #4]
 8013b56:	429a      	cmp	r2, r3
 8013b58:	d005      	beq.n	8013b66 <ip_reass_free_complete_datagram+0x3e>
 8013b5a:	4b3e      	ldr	r3, [pc, #248]	; (8013c54 <ip_reass_free_complete_datagram+0x12c>)
 8013b5c:	22ad      	movs	r2, #173	; 0xad
 8013b5e:	4940      	ldr	r1, [pc, #256]	; (8013c60 <ip_reass_free_complete_datagram+0x138>)
 8013b60:	483e      	ldr	r0, [pc, #248]	; (8013c5c <ip_reass_free_complete_datagram+0x134>)
 8013b62:	f009 fdb9 	bl	801d6d8 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8013b66:	687b      	ldr	r3, [r7, #4]
 8013b68:	685b      	ldr	r3, [r3, #4]
 8013b6a:	685b      	ldr	r3, [r3, #4]
 8013b6c:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8013b6e:	697b      	ldr	r3, [r7, #20]
 8013b70:	889b      	ldrh	r3, [r3, #4]
 8013b72:	b29b      	uxth	r3, r3
 8013b74:	2b00      	cmp	r3, #0
 8013b76:	d12a      	bne.n	8013bce <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8013b78:	687b      	ldr	r3, [r7, #4]
 8013b7a:	685b      	ldr	r3, [r3, #4]
 8013b7c:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8013b7e:	697b      	ldr	r3, [r7, #20]
 8013b80:	681a      	ldr	r2, [r3, #0]
 8013b82:	687b      	ldr	r3, [r7, #4]
 8013b84:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8013b86:	69bb      	ldr	r3, [r7, #24]
 8013b88:	6858      	ldr	r0, [r3, #4]
 8013b8a:	687b      	ldr	r3, [r7, #4]
 8013b8c:	3308      	adds	r3, #8
 8013b8e:	2214      	movs	r2, #20
 8013b90:	4619      	mov	r1, r3
 8013b92:	f009 f93a 	bl	801ce0a <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8013b96:	2101      	movs	r1, #1
 8013b98:	69b8      	ldr	r0, [r7, #24]
 8013b9a:	f7ff fb4d 	bl	8013238 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8013b9e:	69b8      	ldr	r0, [r7, #24]
 8013ba0:	f002 fa18 	bl	8015fd4 <pbuf_clen>
 8013ba4:	4603      	mov	r3, r0
 8013ba6:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8013ba8:	8bfa      	ldrh	r2, [r7, #30]
 8013baa:	8a7b      	ldrh	r3, [r7, #18]
 8013bac:	4413      	add	r3, r2
 8013bae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8013bb2:	db05      	blt.n	8013bc0 <ip_reass_free_complete_datagram+0x98>
 8013bb4:	4b27      	ldr	r3, [pc, #156]	; (8013c54 <ip_reass_free_complete_datagram+0x12c>)
 8013bb6:	22bc      	movs	r2, #188	; 0xbc
 8013bb8:	492a      	ldr	r1, [pc, #168]	; (8013c64 <ip_reass_free_complete_datagram+0x13c>)
 8013bba:	4828      	ldr	r0, [pc, #160]	; (8013c5c <ip_reass_free_complete_datagram+0x134>)
 8013bbc:	f009 fd8c 	bl	801d6d8 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8013bc0:	8bfa      	ldrh	r2, [r7, #30]
 8013bc2:	8a7b      	ldrh	r3, [r7, #18]
 8013bc4:	4413      	add	r3, r2
 8013bc6:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8013bc8:	69b8      	ldr	r0, [r7, #24]
 8013bca:	f002 f975 	bl	8015eb8 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8013bce:	687b      	ldr	r3, [r7, #4]
 8013bd0:	685b      	ldr	r3, [r3, #4]
 8013bd2:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8013bd4:	e01f      	b.n	8013c16 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8013bd6:	69bb      	ldr	r3, [r7, #24]
 8013bd8:	685b      	ldr	r3, [r3, #4]
 8013bda:	617b      	str	r3, [r7, #20]
    pcur = p;
 8013bdc:	69bb      	ldr	r3, [r7, #24]
 8013bde:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8013be0:	697b      	ldr	r3, [r7, #20]
 8013be2:	681b      	ldr	r3, [r3, #0]
 8013be4:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8013be6:	68f8      	ldr	r0, [r7, #12]
 8013be8:	f002 f9f4 	bl	8015fd4 <pbuf_clen>
 8013bec:	4603      	mov	r3, r0
 8013bee:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8013bf0:	8bfa      	ldrh	r2, [r7, #30]
 8013bf2:	8a7b      	ldrh	r3, [r7, #18]
 8013bf4:	4413      	add	r3, r2
 8013bf6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8013bfa:	db05      	blt.n	8013c08 <ip_reass_free_complete_datagram+0xe0>
 8013bfc:	4b15      	ldr	r3, [pc, #84]	; (8013c54 <ip_reass_free_complete_datagram+0x12c>)
 8013bfe:	22cc      	movs	r2, #204	; 0xcc
 8013c00:	4918      	ldr	r1, [pc, #96]	; (8013c64 <ip_reass_free_complete_datagram+0x13c>)
 8013c02:	4816      	ldr	r0, [pc, #88]	; (8013c5c <ip_reass_free_complete_datagram+0x134>)
 8013c04:	f009 fd68 	bl	801d6d8 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8013c08:	8bfa      	ldrh	r2, [r7, #30]
 8013c0a:	8a7b      	ldrh	r3, [r7, #18]
 8013c0c:	4413      	add	r3, r2
 8013c0e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8013c10:	68f8      	ldr	r0, [r7, #12]
 8013c12:	f002 f951 	bl	8015eb8 <pbuf_free>
  while (p != NULL) {
 8013c16:	69bb      	ldr	r3, [r7, #24]
 8013c18:	2b00      	cmp	r3, #0
 8013c1a:	d1dc      	bne.n	8013bd6 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8013c1c:	6839      	ldr	r1, [r7, #0]
 8013c1e:	6878      	ldr	r0, [r7, #4]
 8013c20:	f000 f8c2 	bl	8013da8 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8013c24:	4b10      	ldr	r3, [pc, #64]	; (8013c68 <ip_reass_free_complete_datagram+0x140>)
 8013c26:	881b      	ldrh	r3, [r3, #0]
 8013c28:	8bfa      	ldrh	r2, [r7, #30]
 8013c2a:	429a      	cmp	r2, r3
 8013c2c:	d905      	bls.n	8013c3a <ip_reass_free_complete_datagram+0x112>
 8013c2e:	4b09      	ldr	r3, [pc, #36]	; (8013c54 <ip_reass_free_complete_datagram+0x12c>)
 8013c30:	22d2      	movs	r2, #210	; 0xd2
 8013c32:	490e      	ldr	r1, [pc, #56]	; (8013c6c <ip_reass_free_complete_datagram+0x144>)
 8013c34:	4809      	ldr	r0, [pc, #36]	; (8013c5c <ip_reass_free_complete_datagram+0x134>)
 8013c36:	f009 fd4f 	bl	801d6d8 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8013c3a:	4b0b      	ldr	r3, [pc, #44]	; (8013c68 <ip_reass_free_complete_datagram+0x140>)
 8013c3c:	881a      	ldrh	r2, [r3, #0]
 8013c3e:	8bfb      	ldrh	r3, [r7, #30]
 8013c40:	1ad3      	subs	r3, r2, r3
 8013c42:	b29a      	uxth	r2, r3
 8013c44:	4b08      	ldr	r3, [pc, #32]	; (8013c68 <ip_reass_free_complete_datagram+0x140>)
 8013c46:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8013c48:	8bfb      	ldrh	r3, [r7, #30]
}
 8013c4a:	4618      	mov	r0, r3
 8013c4c:	3720      	adds	r7, #32
 8013c4e:	46bd      	mov	sp, r7
 8013c50:	bd80      	pop	{r7, pc}
 8013c52:	bf00      	nop
 8013c54:	080201c0 	.word	0x080201c0
 8013c58:	08020218 	.word	0x08020218
 8013c5c:	08020224 	.word	0x08020224
 8013c60:	0802024c 	.word	0x0802024c
 8013c64:	08020260 	.word	0x08020260
 8013c68:	200076d0 	.word	0x200076d0
 8013c6c:	08020280 	.word	0x08020280

08013c70 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8013c70:	b580      	push	{r7, lr}
 8013c72:	b08a      	sub	sp, #40	; 0x28
 8013c74:	af00      	add	r7, sp, #0
 8013c76:	6078      	str	r0, [r7, #4]
 8013c78:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8013c7a:	2300      	movs	r3, #0
 8013c7c:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8013c7e:	2300      	movs	r3, #0
 8013c80:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8013c82:	2300      	movs	r3, #0
 8013c84:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8013c86:	2300      	movs	r3, #0
 8013c88:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8013c8a:	2300      	movs	r3, #0
 8013c8c:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8013c8e:	4b28      	ldr	r3, [pc, #160]	; (8013d30 <ip_reass_remove_oldest_datagram+0xc0>)
 8013c90:	681b      	ldr	r3, [r3, #0]
 8013c92:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8013c94:	e030      	b.n	8013cf8 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8013c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c98:	695a      	ldr	r2, [r3, #20]
 8013c9a:	687b      	ldr	r3, [r7, #4]
 8013c9c:	68db      	ldr	r3, [r3, #12]
 8013c9e:	429a      	cmp	r2, r3
 8013ca0:	d10c      	bne.n	8013cbc <ip_reass_remove_oldest_datagram+0x4c>
 8013ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013ca4:	699a      	ldr	r2, [r3, #24]
 8013ca6:	687b      	ldr	r3, [r7, #4]
 8013ca8:	691b      	ldr	r3, [r3, #16]
 8013caa:	429a      	cmp	r2, r3
 8013cac:	d106      	bne.n	8013cbc <ip_reass_remove_oldest_datagram+0x4c>
 8013cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013cb0:	899a      	ldrh	r2, [r3, #12]
 8013cb2:	687b      	ldr	r3, [r7, #4]
 8013cb4:	889b      	ldrh	r3, [r3, #4]
 8013cb6:	b29b      	uxth	r3, r3
 8013cb8:	429a      	cmp	r2, r3
 8013cba:	d014      	beq.n	8013ce6 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8013cbc:	693b      	ldr	r3, [r7, #16]
 8013cbe:	3301      	adds	r3, #1
 8013cc0:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8013cc2:	6a3b      	ldr	r3, [r7, #32]
 8013cc4:	2b00      	cmp	r3, #0
 8013cc6:	d104      	bne.n	8013cd2 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8013cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013cca:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8013ccc:	69fb      	ldr	r3, [r7, #28]
 8013cce:	61bb      	str	r3, [r7, #24]
 8013cd0:	e009      	b.n	8013ce6 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8013cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013cd4:	7fda      	ldrb	r2, [r3, #31]
 8013cd6:	6a3b      	ldr	r3, [r7, #32]
 8013cd8:	7fdb      	ldrb	r3, [r3, #31]
 8013cda:	429a      	cmp	r2, r3
 8013cdc:	d803      	bhi.n	8013ce6 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8013cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013ce0:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8013ce2:	69fb      	ldr	r3, [r7, #28]
 8013ce4:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8013ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013ce8:	681b      	ldr	r3, [r3, #0]
 8013cea:	2b00      	cmp	r3, #0
 8013cec:	d001      	beq.n	8013cf2 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8013cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013cf0:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8013cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013cf4:	681b      	ldr	r3, [r3, #0]
 8013cf6:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8013cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013cfa:	2b00      	cmp	r3, #0
 8013cfc:	d1cb      	bne.n	8013c96 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8013cfe:	6a3b      	ldr	r3, [r7, #32]
 8013d00:	2b00      	cmp	r3, #0
 8013d02:	d008      	beq.n	8013d16 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8013d04:	69b9      	ldr	r1, [r7, #24]
 8013d06:	6a38      	ldr	r0, [r7, #32]
 8013d08:	f7ff ff0e 	bl	8013b28 <ip_reass_free_complete_datagram>
 8013d0c:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8013d0e:	697a      	ldr	r2, [r7, #20]
 8013d10:	68fb      	ldr	r3, [r7, #12]
 8013d12:	4413      	add	r3, r2
 8013d14:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8013d16:	697a      	ldr	r2, [r7, #20]
 8013d18:	683b      	ldr	r3, [r7, #0]
 8013d1a:	429a      	cmp	r2, r3
 8013d1c:	da02      	bge.n	8013d24 <ip_reass_remove_oldest_datagram+0xb4>
 8013d1e:	693b      	ldr	r3, [r7, #16]
 8013d20:	2b01      	cmp	r3, #1
 8013d22:	dcac      	bgt.n	8013c7e <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8013d24:	697b      	ldr	r3, [r7, #20]
}
 8013d26:	4618      	mov	r0, r3
 8013d28:	3728      	adds	r7, #40	; 0x28
 8013d2a:	46bd      	mov	sp, r7
 8013d2c:	bd80      	pop	{r7, pc}
 8013d2e:	bf00      	nop
 8013d30:	200076cc 	.word	0x200076cc

08013d34 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8013d34:	b580      	push	{r7, lr}
 8013d36:	b084      	sub	sp, #16
 8013d38:	af00      	add	r7, sp, #0
 8013d3a:	6078      	str	r0, [r7, #4]
 8013d3c:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8013d3e:	2004      	movs	r0, #4
 8013d40:	f001 f998 	bl	8015074 <memp_malloc>
 8013d44:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8013d46:	68fb      	ldr	r3, [r7, #12]
 8013d48:	2b00      	cmp	r3, #0
 8013d4a:	d110      	bne.n	8013d6e <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8013d4c:	6839      	ldr	r1, [r7, #0]
 8013d4e:	6878      	ldr	r0, [r7, #4]
 8013d50:	f7ff ff8e 	bl	8013c70 <ip_reass_remove_oldest_datagram>
 8013d54:	4602      	mov	r2, r0
 8013d56:	683b      	ldr	r3, [r7, #0]
 8013d58:	4293      	cmp	r3, r2
 8013d5a:	dc03      	bgt.n	8013d64 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8013d5c:	2004      	movs	r0, #4
 8013d5e:	f001 f989 	bl	8015074 <memp_malloc>
 8013d62:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8013d64:	68fb      	ldr	r3, [r7, #12]
 8013d66:	2b00      	cmp	r3, #0
 8013d68:	d101      	bne.n	8013d6e <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 8013d6a:	2300      	movs	r3, #0
 8013d6c:	e016      	b.n	8013d9c <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8013d6e:	2220      	movs	r2, #32
 8013d70:	2100      	movs	r1, #0
 8013d72:	68f8      	ldr	r0, [r7, #12]
 8013d74:	f009 f86d 	bl	801ce52 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8013d78:	68fb      	ldr	r3, [r7, #12]
 8013d7a:	220f      	movs	r2, #15
 8013d7c:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8013d7e:	4b09      	ldr	r3, [pc, #36]	; (8013da4 <ip_reass_enqueue_new_datagram+0x70>)
 8013d80:	681a      	ldr	r2, [r3, #0]
 8013d82:	68fb      	ldr	r3, [r7, #12]
 8013d84:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8013d86:	4a07      	ldr	r2, [pc, #28]	; (8013da4 <ip_reass_enqueue_new_datagram+0x70>)
 8013d88:	68fb      	ldr	r3, [r7, #12]
 8013d8a:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8013d8c:	68fb      	ldr	r3, [r7, #12]
 8013d8e:	3308      	adds	r3, #8
 8013d90:	2214      	movs	r2, #20
 8013d92:	6879      	ldr	r1, [r7, #4]
 8013d94:	4618      	mov	r0, r3
 8013d96:	f009 f838 	bl	801ce0a <memcpy>
  return ipr;
 8013d9a:	68fb      	ldr	r3, [r7, #12]
}
 8013d9c:	4618      	mov	r0, r3
 8013d9e:	3710      	adds	r7, #16
 8013da0:	46bd      	mov	sp, r7
 8013da2:	bd80      	pop	{r7, pc}
 8013da4:	200076cc 	.word	0x200076cc

08013da8 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8013da8:	b580      	push	{r7, lr}
 8013daa:	b082      	sub	sp, #8
 8013dac:	af00      	add	r7, sp, #0
 8013dae:	6078      	str	r0, [r7, #4]
 8013db0:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8013db2:	4b10      	ldr	r3, [pc, #64]	; (8013df4 <ip_reass_dequeue_datagram+0x4c>)
 8013db4:	681b      	ldr	r3, [r3, #0]
 8013db6:	687a      	ldr	r2, [r7, #4]
 8013db8:	429a      	cmp	r2, r3
 8013dba:	d104      	bne.n	8013dc6 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8013dbc:	687b      	ldr	r3, [r7, #4]
 8013dbe:	681b      	ldr	r3, [r3, #0]
 8013dc0:	4a0c      	ldr	r2, [pc, #48]	; (8013df4 <ip_reass_dequeue_datagram+0x4c>)
 8013dc2:	6013      	str	r3, [r2, #0]
 8013dc4:	e00d      	b.n	8013de2 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8013dc6:	683b      	ldr	r3, [r7, #0]
 8013dc8:	2b00      	cmp	r3, #0
 8013dca:	d106      	bne.n	8013dda <ip_reass_dequeue_datagram+0x32>
 8013dcc:	4b0a      	ldr	r3, [pc, #40]	; (8013df8 <ip_reass_dequeue_datagram+0x50>)
 8013dce:	f240 1245 	movw	r2, #325	; 0x145
 8013dd2:	490a      	ldr	r1, [pc, #40]	; (8013dfc <ip_reass_dequeue_datagram+0x54>)
 8013dd4:	480a      	ldr	r0, [pc, #40]	; (8013e00 <ip_reass_dequeue_datagram+0x58>)
 8013dd6:	f009 fc7f 	bl	801d6d8 <iprintf>
    prev->next = ipr->next;
 8013dda:	687b      	ldr	r3, [r7, #4]
 8013ddc:	681a      	ldr	r2, [r3, #0]
 8013dde:	683b      	ldr	r3, [r7, #0]
 8013de0:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8013de2:	6879      	ldr	r1, [r7, #4]
 8013de4:	2004      	movs	r0, #4
 8013de6:	f001 f9bb 	bl	8015160 <memp_free>
}
 8013dea:	bf00      	nop
 8013dec:	3708      	adds	r7, #8
 8013dee:	46bd      	mov	sp, r7
 8013df0:	bd80      	pop	{r7, pc}
 8013df2:	bf00      	nop
 8013df4:	200076cc 	.word	0x200076cc
 8013df8:	080201c0 	.word	0x080201c0
 8013dfc:	080202a4 	.word	0x080202a4
 8013e00:	08020224 	.word	0x08020224

08013e04 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8013e04:	b580      	push	{r7, lr}
 8013e06:	b08c      	sub	sp, #48	; 0x30
 8013e08:	af00      	add	r7, sp, #0
 8013e0a:	60f8      	str	r0, [r7, #12]
 8013e0c:	60b9      	str	r1, [r7, #8]
 8013e0e:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8013e10:	2300      	movs	r3, #0
 8013e12:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8013e14:	2301      	movs	r3, #1
 8013e16:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8013e18:	68bb      	ldr	r3, [r7, #8]
 8013e1a:	685b      	ldr	r3, [r3, #4]
 8013e1c:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8013e1e:	69fb      	ldr	r3, [r7, #28]
 8013e20:	885b      	ldrh	r3, [r3, #2]
 8013e22:	b29b      	uxth	r3, r3
 8013e24:	4618      	mov	r0, r3
 8013e26:	f7fc f9df 	bl	80101e8 <lwip_htons>
 8013e2a:	4603      	mov	r3, r0
 8013e2c:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 8013e2e:	69fb      	ldr	r3, [r7, #28]
 8013e30:	781b      	ldrb	r3, [r3, #0]
 8013e32:	f003 030f 	and.w	r3, r3, #15
 8013e36:	b2db      	uxtb	r3, r3
 8013e38:	009b      	lsls	r3, r3, #2
 8013e3a:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8013e3c:	7e7b      	ldrb	r3, [r7, #25]
 8013e3e:	b29b      	uxth	r3, r3
 8013e40:	8b7a      	ldrh	r2, [r7, #26]
 8013e42:	429a      	cmp	r2, r3
 8013e44:	d202      	bcs.n	8013e4c <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8013e46:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013e4a:	e135      	b.n	80140b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8013e4c:	7e7b      	ldrb	r3, [r7, #25]
 8013e4e:	b29b      	uxth	r3, r3
 8013e50:	8b7a      	ldrh	r2, [r7, #26]
 8013e52:	1ad3      	subs	r3, r2, r3
 8013e54:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8013e56:	69fb      	ldr	r3, [r7, #28]
 8013e58:	88db      	ldrh	r3, [r3, #6]
 8013e5a:	b29b      	uxth	r3, r3
 8013e5c:	4618      	mov	r0, r3
 8013e5e:	f7fc f9c3 	bl	80101e8 <lwip_htons>
 8013e62:	4603      	mov	r3, r0
 8013e64:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8013e68:	b29b      	uxth	r3, r3
 8013e6a:	00db      	lsls	r3, r3, #3
 8013e6c:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8013e6e:	68bb      	ldr	r3, [r7, #8]
 8013e70:	685b      	ldr	r3, [r3, #4]
 8013e72:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8013e74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013e76:	2200      	movs	r2, #0
 8013e78:	701a      	strb	r2, [r3, #0]
 8013e7a:	2200      	movs	r2, #0
 8013e7c:	705a      	strb	r2, [r3, #1]
 8013e7e:	2200      	movs	r2, #0
 8013e80:	709a      	strb	r2, [r3, #2]
 8013e82:	2200      	movs	r2, #0
 8013e84:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8013e86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013e88:	8afa      	ldrh	r2, [r7, #22]
 8013e8a:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8013e8c:	8afa      	ldrh	r2, [r7, #22]
 8013e8e:	8b7b      	ldrh	r3, [r7, #26]
 8013e90:	4413      	add	r3, r2
 8013e92:	b29a      	uxth	r2, r3
 8013e94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013e96:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8013e98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013e9a:	88db      	ldrh	r3, [r3, #6]
 8013e9c:	b29b      	uxth	r3, r3
 8013e9e:	8afa      	ldrh	r2, [r7, #22]
 8013ea0:	429a      	cmp	r2, r3
 8013ea2:	d902      	bls.n	8013eaa <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8013ea4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013ea8:	e106      	b.n	80140b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8013eaa:	68fb      	ldr	r3, [r7, #12]
 8013eac:	685b      	ldr	r3, [r3, #4]
 8013eae:	627b      	str	r3, [r7, #36]	; 0x24
 8013eb0:	e068      	b.n	8013f84 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8013eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013eb4:	685b      	ldr	r3, [r3, #4]
 8013eb6:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8013eb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013eba:	889b      	ldrh	r3, [r3, #4]
 8013ebc:	b29a      	uxth	r2, r3
 8013ebe:	693b      	ldr	r3, [r7, #16]
 8013ec0:	889b      	ldrh	r3, [r3, #4]
 8013ec2:	b29b      	uxth	r3, r3
 8013ec4:	429a      	cmp	r2, r3
 8013ec6:	d235      	bcs.n	8013f34 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8013ec8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013eca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013ecc:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8013ece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013ed0:	2b00      	cmp	r3, #0
 8013ed2:	d020      	beq.n	8013f16 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8013ed4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ed6:	889b      	ldrh	r3, [r3, #4]
 8013ed8:	b29a      	uxth	r2, r3
 8013eda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013edc:	88db      	ldrh	r3, [r3, #6]
 8013ede:	b29b      	uxth	r3, r3
 8013ee0:	429a      	cmp	r2, r3
 8013ee2:	d307      	bcc.n	8013ef4 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8013ee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ee6:	88db      	ldrh	r3, [r3, #6]
 8013ee8:	b29a      	uxth	r2, r3
 8013eea:	693b      	ldr	r3, [r7, #16]
 8013eec:	889b      	ldrh	r3, [r3, #4]
 8013eee:	b29b      	uxth	r3, r3
 8013ef0:	429a      	cmp	r2, r3
 8013ef2:	d902      	bls.n	8013efa <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8013ef4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013ef8:	e0de      	b.n	80140b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8013efa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013efc:	68ba      	ldr	r2, [r7, #8]
 8013efe:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8013f00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013f02:	88db      	ldrh	r3, [r3, #6]
 8013f04:	b29a      	uxth	r2, r3
 8013f06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013f08:	889b      	ldrh	r3, [r3, #4]
 8013f0a:	b29b      	uxth	r3, r3
 8013f0c:	429a      	cmp	r2, r3
 8013f0e:	d03d      	beq.n	8013f8c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8013f10:	2300      	movs	r3, #0
 8013f12:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8013f14:	e03a      	b.n	8013f8c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8013f16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013f18:	88db      	ldrh	r3, [r3, #6]
 8013f1a:	b29a      	uxth	r2, r3
 8013f1c:	693b      	ldr	r3, [r7, #16]
 8013f1e:	889b      	ldrh	r3, [r3, #4]
 8013f20:	b29b      	uxth	r3, r3
 8013f22:	429a      	cmp	r2, r3
 8013f24:	d902      	bls.n	8013f2c <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8013f26:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013f2a:	e0c5      	b.n	80140b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8013f2c:	68fb      	ldr	r3, [r7, #12]
 8013f2e:	68ba      	ldr	r2, [r7, #8]
 8013f30:	605a      	str	r2, [r3, #4]
      break;
 8013f32:	e02b      	b.n	8013f8c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8013f34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013f36:	889b      	ldrh	r3, [r3, #4]
 8013f38:	b29a      	uxth	r2, r3
 8013f3a:	693b      	ldr	r3, [r7, #16]
 8013f3c:	889b      	ldrh	r3, [r3, #4]
 8013f3e:	b29b      	uxth	r3, r3
 8013f40:	429a      	cmp	r2, r3
 8013f42:	d102      	bne.n	8013f4a <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8013f44:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013f48:	e0b6      	b.n	80140b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8013f4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013f4c:	889b      	ldrh	r3, [r3, #4]
 8013f4e:	b29a      	uxth	r2, r3
 8013f50:	693b      	ldr	r3, [r7, #16]
 8013f52:	88db      	ldrh	r3, [r3, #6]
 8013f54:	b29b      	uxth	r3, r3
 8013f56:	429a      	cmp	r2, r3
 8013f58:	d202      	bcs.n	8013f60 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8013f5a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013f5e:	e0ab      	b.n	80140b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8013f60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013f62:	2b00      	cmp	r3, #0
 8013f64:	d009      	beq.n	8013f7a <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 8013f66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013f68:	88db      	ldrh	r3, [r3, #6]
 8013f6a:	b29a      	uxth	r2, r3
 8013f6c:	693b      	ldr	r3, [r7, #16]
 8013f6e:	889b      	ldrh	r3, [r3, #4]
 8013f70:	b29b      	uxth	r3, r3
 8013f72:	429a      	cmp	r2, r3
 8013f74:	d001      	beq.n	8013f7a <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8013f76:	2300      	movs	r3, #0
 8013f78:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8013f7a:	693b      	ldr	r3, [r7, #16]
 8013f7c:	681b      	ldr	r3, [r3, #0]
 8013f7e:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8013f80:	693b      	ldr	r3, [r7, #16]
 8013f82:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8013f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013f86:	2b00      	cmp	r3, #0
 8013f88:	d193      	bne.n	8013eb2 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 8013f8a:	e000      	b.n	8013f8e <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8013f8c:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8013f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013f90:	2b00      	cmp	r3, #0
 8013f92:	d12d      	bne.n	8013ff0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8013f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013f96:	2b00      	cmp	r3, #0
 8013f98:	d01c      	beq.n	8013fd4 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8013f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013f9c:	88db      	ldrh	r3, [r3, #6]
 8013f9e:	b29a      	uxth	r2, r3
 8013fa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013fa2:	889b      	ldrh	r3, [r3, #4]
 8013fa4:	b29b      	uxth	r3, r3
 8013fa6:	429a      	cmp	r2, r3
 8013fa8:	d906      	bls.n	8013fb8 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8013faa:	4b45      	ldr	r3, [pc, #276]	; (80140c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8013fac:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8013fb0:	4944      	ldr	r1, [pc, #272]	; (80140c4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8013fb2:	4845      	ldr	r0, [pc, #276]	; (80140c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8013fb4:	f009 fb90 	bl	801d6d8 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8013fb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013fba:	68ba      	ldr	r2, [r7, #8]
 8013fbc:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8013fbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013fc0:	88db      	ldrh	r3, [r3, #6]
 8013fc2:	b29a      	uxth	r2, r3
 8013fc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013fc6:	889b      	ldrh	r3, [r3, #4]
 8013fc8:	b29b      	uxth	r3, r3
 8013fca:	429a      	cmp	r2, r3
 8013fcc:	d010      	beq.n	8013ff0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8013fce:	2300      	movs	r3, #0
 8013fd0:	623b      	str	r3, [r7, #32]
 8013fd2:	e00d      	b.n	8013ff0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8013fd4:	68fb      	ldr	r3, [r7, #12]
 8013fd6:	685b      	ldr	r3, [r3, #4]
 8013fd8:	2b00      	cmp	r3, #0
 8013fda:	d006      	beq.n	8013fea <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8013fdc:	4b38      	ldr	r3, [pc, #224]	; (80140c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8013fde:	f240 12bf 	movw	r2, #447	; 0x1bf
 8013fe2:	493a      	ldr	r1, [pc, #232]	; (80140cc <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8013fe4:	4838      	ldr	r0, [pc, #224]	; (80140c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8013fe6:	f009 fb77 	bl	801d6d8 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8013fea:	68fb      	ldr	r3, [r7, #12]
 8013fec:	68ba      	ldr	r2, [r7, #8]
 8013fee:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8013ff0:	687b      	ldr	r3, [r7, #4]
 8013ff2:	2b00      	cmp	r3, #0
 8013ff4:	d105      	bne.n	8014002 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 8013ff6:	68fb      	ldr	r3, [r7, #12]
 8013ff8:	7f9b      	ldrb	r3, [r3, #30]
 8013ffa:	f003 0301 	and.w	r3, r3, #1
 8013ffe:	2b00      	cmp	r3, #0
 8014000:	d059      	beq.n	80140b6 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 8014002:	6a3b      	ldr	r3, [r7, #32]
 8014004:	2b00      	cmp	r3, #0
 8014006:	d04f      	beq.n	80140a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8014008:	68fb      	ldr	r3, [r7, #12]
 801400a:	685b      	ldr	r3, [r3, #4]
 801400c:	2b00      	cmp	r3, #0
 801400e:	d006      	beq.n	801401e <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8014010:	68fb      	ldr	r3, [r7, #12]
 8014012:	685b      	ldr	r3, [r3, #4]
 8014014:	685b      	ldr	r3, [r3, #4]
 8014016:	889b      	ldrh	r3, [r3, #4]
 8014018:	b29b      	uxth	r3, r3
 801401a:	2b00      	cmp	r3, #0
 801401c:	d002      	beq.n	8014024 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801401e:	2300      	movs	r3, #0
 8014020:	623b      	str	r3, [r7, #32]
 8014022:	e041      	b.n	80140a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8014024:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014026:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8014028:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801402a:	681b      	ldr	r3, [r3, #0]
 801402c:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801402e:	e012      	b.n	8014056 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8014030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014032:	685b      	ldr	r3, [r3, #4]
 8014034:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 8014036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014038:	88db      	ldrh	r3, [r3, #6]
 801403a:	b29a      	uxth	r2, r3
 801403c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801403e:	889b      	ldrh	r3, [r3, #4]
 8014040:	b29b      	uxth	r3, r3
 8014042:	429a      	cmp	r2, r3
 8014044:	d002      	beq.n	801404c <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 8014046:	2300      	movs	r3, #0
 8014048:	623b      	str	r3, [r7, #32]
            break;
 801404a:	e007      	b.n	801405c <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801404c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801404e:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8014050:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014052:	681b      	ldr	r3, [r3, #0]
 8014054:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8014056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014058:	2b00      	cmp	r3, #0
 801405a:	d1e9      	bne.n	8014030 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801405c:	6a3b      	ldr	r3, [r7, #32]
 801405e:	2b00      	cmp	r3, #0
 8014060:	d022      	beq.n	80140a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8014062:	68fb      	ldr	r3, [r7, #12]
 8014064:	685b      	ldr	r3, [r3, #4]
 8014066:	2b00      	cmp	r3, #0
 8014068:	d106      	bne.n	8014078 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801406a:	4b15      	ldr	r3, [pc, #84]	; (80140c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801406c:	f240 12df 	movw	r2, #479	; 0x1df
 8014070:	4917      	ldr	r1, [pc, #92]	; (80140d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8014072:	4815      	ldr	r0, [pc, #84]	; (80140c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8014074:	f009 fb30 	bl	801d6d8 <iprintf>
          LWIP_ASSERT("sanity check",
 8014078:	68fb      	ldr	r3, [r7, #12]
 801407a:	685b      	ldr	r3, [r3, #4]
 801407c:	685b      	ldr	r3, [r3, #4]
 801407e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8014080:	429a      	cmp	r2, r3
 8014082:	d106      	bne.n	8014092 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 8014084:	4b0e      	ldr	r3, [pc, #56]	; (80140c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8014086:	f240 12e1 	movw	r2, #481	; 0x1e1
 801408a:	4911      	ldr	r1, [pc, #68]	; (80140d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801408c:	480e      	ldr	r0, [pc, #56]	; (80140c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801408e:	f009 fb23 	bl	801d6d8 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8014092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014094:	681b      	ldr	r3, [r3, #0]
 8014096:	2b00      	cmp	r3, #0
 8014098:	d006      	beq.n	80140a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801409a:	4b09      	ldr	r3, [pc, #36]	; (80140c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801409c:	f240 12e3 	movw	r2, #483	; 0x1e3
 80140a0:	490c      	ldr	r1, [pc, #48]	; (80140d4 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 80140a2:	4809      	ldr	r0, [pc, #36]	; (80140c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80140a4:	f009 fb18 	bl	801d6d8 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 80140a8:	6a3b      	ldr	r3, [r7, #32]
 80140aa:	2b00      	cmp	r3, #0
 80140ac:	bf14      	ite	ne
 80140ae:	2301      	movne	r3, #1
 80140b0:	2300      	moveq	r3, #0
 80140b2:	b2db      	uxtb	r3, r3
 80140b4:	e000      	b.n	80140b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 80140b6:	2300      	movs	r3, #0
}
 80140b8:	4618      	mov	r0, r3
 80140ba:	3730      	adds	r7, #48	; 0x30
 80140bc:	46bd      	mov	sp, r7
 80140be:	bd80      	pop	{r7, pc}
 80140c0:	080201c0 	.word	0x080201c0
 80140c4:	080202c0 	.word	0x080202c0
 80140c8:	08020224 	.word	0x08020224
 80140cc:	080202e0 	.word	0x080202e0
 80140d0:	08020318 	.word	0x08020318
 80140d4:	08020328 	.word	0x08020328

080140d8 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 80140d8:	b580      	push	{r7, lr}
 80140da:	b08e      	sub	sp, #56	; 0x38
 80140dc:	af00      	add	r7, sp, #0
 80140de:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 80140e0:	687b      	ldr	r3, [r7, #4]
 80140e2:	685b      	ldr	r3, [r3, #4]
 80140e4:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 80140e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80140e8:	781b      	ldrb	r3, [r3, #0]
 80140ea:	f003 030f 	and.w	r3, r3, #15
 80140ee:	b2db      	uxtb	r3, r3
 80140f0:	009b      	lsls	r3, r3, #2
 80140f2:	b2db      	uxtb	r3, r3
 80140f4:	2b14      	cmp	r3, #20
 80140f6:	f040 8167 	bne.w	80143c8 <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 80140fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80140fc:	88db      	ldrh	r3, [r3, #6]
 80140fe:	b29b      	uxth	r3, r3
 8014100:	4618      	mov	r0, r3
 8014102:	f7fc f871 	bl	80101e8 <lwip_htons>
 8014106:	4603      	mov	r3, r0
 8014108:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801410c:	b29b      	uxth	r3, r3
 801410e:	00db      	lsls	r3, r3, #3
 8014110:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8014112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014114:	885b      	ldrh	r3, [r3, #2]
 8014116:	b29b      	uxth	r3, r3
 8014118:	4618      	mov	r0, r3
 801411a:	f7fc f865 	bl	80101e8 <lwip_htons>
 801411e:	4603      	mov	r3, r0
 8014120:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 8014122:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014124:	781b      	ldrb	r3, [r3, #0]
 8014126:	f003 030f 	and.w	r3, r3, #15
 801412a:	b2db      	uxtb	r3, r3
 801412c:	009b      	lsls	r3, r3, #2
 801412e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 8014132:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8014136:	b29b      	uxth	r3, r3
 8014138:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801413a:	429a      	cmp	r2, r3
 801413c:	f0c0 8146 	bcc.w	80143cc <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8014140:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8014144:	b29b      	uxth	r3, r3
 8014146:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8014148:	1ad3      	subs	r3, r2, r3
 801414a:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801414c:	6878      	ldr	r0, [r7, #4]
 801414e:	f001 ff41 	bl	8015fd4 <pbuf_clen>
 8014152:	4603      	mov	r3, r0
 8014154:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8014156:	4ba3      	ldr	r3, [pc, #652]	; (80143e4 <ip4_reass+0x30c>)
 8014158:	881b      	ldrh	r3, [r3, #0]
 801415a:	461a      	mov	r2, r3
 801415c:	8c3b      	ldrh	r3, [r7, #32]
 801415e:	4413      	add	r3, r2
 8014160:	2b0a      	cmp	r3, #10
 8014162:	dd10      	ble.n	8014186 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8014164:	8c3b      	ldrh	r3, [r7, #32]
 8014166:	4619      	mov	r1, r3
 8014168:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801416a:	f7ff fd81 	bl	8013c70 <ip_reass_remove_oldest_datagram>
 801416e:	4603      	mov	r3, r0
 8014170:	2b00      	cmp	r3, #0
 8014172:	f000 812d 	beq.w	80143d0 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8014176:	4b9b      	ldr	r3, [pc, #620]	; (80143e4 <ip4_reass+0x30c>)
 8014178:	881b      	ldrh	r3, [r3, #0]
 801417a:	461a      	mov	r2, r3
 801417c:	8c3b      	ldrh	r3, [r7, #32]
 801417e:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8014180:	2b0a      	cmp	r3, #10
 8014182:	f300 8125 	bgt.w	80143d0 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8014186:	4b98      	ldr	r3, [pc, #608]	; (80143e8 <ip4_reass+0x310>)
 8014188:	681b      	ldr	r3, [r3, #0]
 801418a:	633b      	str	r3, [r7, #48]	; 0x30
 801418c:	e015      	b.n	80141ba <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801418e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014190:	695a      	ldr	r2, [r3, #20]
 8014192:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014194:	68db      	ldr	r3, [r3, #12]
 8014196:	429a      	cmp	r2, r3
 8014198:	d10c      	bne.n	80141b4 <ip4_reass+0xdc>
 801419a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801419c:	699a      	ldr	r2, [r3, #24]
 801419e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80141a0:	691b      	ldr	r3, [r3, #16]
 80141a2:	429a      	cmp	r2, r3
 80141a4:	d106      	bne.n	80141b4 <ip4_reass+0xdc>
 80141a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80141a8:	899a      	ldrh	r2, [r3, #12]
 80141aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80141ac:	889b      	ldrh	r3, [r3, #4]
 80141ae:	b29b      	uxth	r3, r3
 80141b0:	429a      	cmp	r2, r3
 80141b2:	d006      	beq.n	80141c2 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80141b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80141b6:	681b      	ldr	r3, [r3, #0]
 80141b8:	633b      	str	r3, [r7, #48]	; 0x30
 80141ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80141bc:	2b00      	cmp	r3, #0
 80141be:	d1e6      	bne.n	801418e <ip4_reass+0xb6>
 80141c0:	e000      	b.n	80141c4 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 80141c2:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 80141c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80141c6:	2b00      	cmp	r3, #0
 80141c8:	d109      	bne.n	80141de <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 80141ca:	8c3b      	ldrh	r3, [r7, #32]
 80141cc:	4619      	mov	r1, r3
 80141ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80141d0:	f7ff fdb0 	bl	8013d34 <ip_reass_enqueue_new_datagram>
 80141d4:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 80141d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80141d8:	2b00      	cmp	r3, #0
 80141da:	d11c      	bne.n	8014216 <ip4_reass+0x13e>
      goto nullreturn;
 80141dc:	e0f9      	b.n	80143d2 <ip4_reass+0x2fa>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80141de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80141e0:	88db      	ldrh	r3, [r3, #6]
 80141e2:	b29b      	uxth	r3, r3
 80141e4:	4618      	mov	r0, r3
 80141e6:	f7fb ffff 	bl	80101e8 <lwip_htons>
 80141ea:	4603      	mov	r3, r0
 80141ec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80141f0:	2b00      	cmp	r3, #0
 80141f2:	d110      	bne.n	8014216 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 80141f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80141f6:	89db      	ldrh	r3, [r3, #14]
 80141f8:	4618      	mov	r0, r3
 80141fa:	f7fb fff5 	bl	80101e8 <lwip_htons>
 80141fe:	4603      	mov	r3, r0
 8014200:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8014204:	2b00      	cmp	r3, #0
 8014206:	d006      	beq.n	8014216 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8014208:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801420a:	3308      	adds	r3, #8
 801420c:	2214      	movs	r2, #20
 801420e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8014210:	4618      	mov	r0, r3
 8014212:	f008 fdfa 	bl	801ce0a <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8014216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014218:	88db      	ldrh	r3, [r3, #6]
 801421a:	b29b      	uxth	r3, r3
 801421c:	f003 0320 	and.w	r3, r3, #32
 8014220:	2b00      	cmp	r3, #0
 8014222:	bf0c      	ite	eq
 8014224:	2301      	moveq	r3, #1
 8014226:	2300      	movne	r3, #0
 8014228:	b2db      	uxtb	r3, r3
 801422a:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801422c:	69fb      	ldr	r3, [r7, #28]
 801422e:	2b00      	cmp	r3, #0
 8014230:	d00e      	beq.n	8014250 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 8014232:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8014234:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014236:	4413      	add	r3, r2
 8014238:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801423a:	8b7a      	ldrh	r2, [r7, #26]
 801423c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801423e:	429a      	cmp	r2, r3
 8014240:	f0c0 80a0 	bcc.w	8014384 <ip4_reass+0x2ac>
 8014244:	8b7b      	ldrh	r3, [r7, #26]
 8014246:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801424a:	4293      	cmp	r3, r2
 801424c:	f200 809a 	bhi.w	8014384 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8014250:	69fa      	ldr	r2, [r7, #28]
 8014252:	6879      	ldr	r1, [r7, #4]
 8014254:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014256:	f7ff fdd5 	bl	8013e04 <ip_reass_chain_frag_into_datagram_and_validate>
 801425a:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801425c:	697b      	ldr	r3, [r7, #20]
 801425e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8014262:	f000 8091 	beq.w	8014388 <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8014266:	4b5f      	ldr	r3, [pc, #380]	; (80143e4 <ip4_reass+0x30c>)
 8014268:	881a      	ldrh	r2, [r3, #0]
 801426a:	8c3b      	ldrh	r3, [r7, #32]
 801426c:	4413      	add	r3, r2
 801426e:	b29a      	uxth	r2, r3
 8014270:	4b5c      	ldr	r3, [pc, #368]	; (80143e4 <ip4_reass+0x30c>)
 8014272:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8014274:	69fb      	ldr	r3, [r7, #28]
 8014276:	2b00      	cmp	r3, #0
 8014278:	d00d      	beq.n	8014296 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801427a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801427c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801427e:	4413      	add	r3, r2
 8014280:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8014282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014284:	8a7a      	ldrh	r2, [r7, #18]
 8014286:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8014288:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801428a:	7f9b      	ldrb	r3, [r3, #30]
 801428c:	f043 0301 	orr.w	r3, r3, #1
 8014290:	b2da      	uxtb	r2, r3
 8014292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014294:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8014296:	697b      	ldr	r3, [r7, #20]
 8014298:	2b01      	cmp	r3, #1
 801429a:	d171      	bne.n	8014380 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801429c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801429e:	8b9b      	ldrh	r3, [r3, #28]
 80142a0:	3314      	adds	r3, #20
 80142a2:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 80142a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142a6:	685b      	ldr	r3, [r3, #4]
 80142a8:	685b      	ldr	r3, [r3, #4]
 80142aa:	681b      	ldr	r3, [r3, #0]
 80142ac:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 80142ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142b0:	685b      	ldr	r3, [r3, #4]
 80142b2:	685b      	ldr	r3, [r3, #4]
 80142b4:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80142b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142b8:	3308      	adds	r3, #8
 80142ba:	2214      	movs	r2, #20
 80142bc:	4619      	mov	r1, r3
 80142be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80142c0:	f008 fda3 	bl	801ce0a <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 80142c4:	8a3b      	ldrh	r3, [r7, #16]
 80142c6:	4618      	mov	r0, r3
 80142c8:	f7fb ff8e 	bl	80101e8 <lwip_htons>
 80142cc:	4603      	mov	r3, r0
 80142ce:	461a      	mov	r2, r3
 80142d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80142d2:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 80142d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80142d6:	2200      	movs	r2, #0
 80142d8:	719a      	strb	r2, [r3, #6]
 80142da:	2200      	movs	r2, #0
 80142dc:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 80142de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80142e0:	2200      	movs	r2, #0
 80142e2:	729a      	strb	r2, [r3, #10]
 80142e4:	2200      	movs	r2, #0
 80142e6:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 80142e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142ea:	685b      	ldr	r3, [r3, #4]
 80142ec:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 80142ee:	e00d      	b.n	801430c <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 80142f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80142f2:	685b      	ldr	r3, [r3, #4]
 80142f4:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 80142f6:	2114      	movs	r1, #20
 80142f8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80142fa:	f001 fd57 	bl	8015dac <pbuf_remove_header>
      pbuf_cat(p, r);
 80142fe:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8014300:	6878      	ldr	r0, [r7, #4]
 8014302:	f001 fea7 	bl	8016054 <pbuf_cat>
      r = iprh->next_pbuf;
 8014306:	68fb      	ldr	r3, [r7, #12]
 8014308:	681b      	ldr	r3, [r3, #0]
 801430a:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 801430c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801430e:	2b00      	cmp	r3, #0
 8014310:	d1ee      	bne.n	80142f0 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8014312:	4b35      	ldr	r3, [pc, #212]	; (80143e8 <ip4_reass+0x310>)
 8014314:	681b      	ldr	r3, [r3, #0]
 8014316:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014318:	429a      	cmp	r2, r3
 801431a:	d102      	bne.n	8014322 <ip4_reass+0x24a>
      ipr_prev = NULL;
 801431c:	2300      	movs	r3, #0
 801431e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8014320:	e010      	b.n	8014344 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8014322:	4b31      	ldr	r3, [pc, #196]	; (80143e8 <ip4_reass+0x310>)
 8014324:	681b      	ldr	r3, [r3, #0]
 8014326:	62fb      	str	r3, [r7, #44]	; 0x2c
 8014328:	e007      	b.n	801433a <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801432a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801432c:	681b      	ldr	r3, [r3, #0]
 801432e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014330:	429a      	cmp	r2, r3
 8014332:	d006      	beq.n	8014342 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8014334:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014336:	681b      	ldr	r3, [r3, #0]
 8014338:	62fb      	str	r3, [r7, #44]	; 0x2c
 801433a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801433c:	2b00      	cmp	r3, #0
 801433e:	d1f4      	bne.n	801432a <ip4_reass+0x252>
 8014340:	e000      	b.n	8014344 <ip4_reass+0x26c>
          break;
 8014342:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8014344:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8014346:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014348:	f7ff fd2e 	bl	8013da8 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801434c:	6878      	ldr	r0, [r7, #4]
 801434e:	f001 fe41 	bl	8015fd4 <pbuf_clen>
 8014352:	4603      	mov	r3, r0
 8014354:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8014356:	4b23      	ldr	r3, [pc, #140]	; (80143e4 <ip4_reass+0x30c>)
 8014358:	881b      	ldrh	r3, [r3, #0]
 801435a:	8c3a      	ldrh	r2, [r7, #32]
 801435c:	429a      	cmp	r2, r3
 801435e:	d906      	bls.n	801436e <ip4_reass+0x296>
 8014360:	4b22      	ldr	r3, [pc, #136]	; (80143ec <ip4_reass+0x314>)
 8014362:	f240 229b 	movw	r2, #667	; 0x29b
 8014366:	4922      	ldr	r1, [pc, #136]	; (80143f0 <ip4_reass+0x318>)
 8014368:	4822      	ldr	r0, [pc, #136]	; (80143f4 <ip4_reass+0x31c>)
 801436a:	f009 f9b5 	bl	801d6d8 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801436e:	4b1d      	ldr	r3, [pc, #116]	; (80143e4 <ip4_reass+0x30c>)
 8014370:	881a      	ldrh	r2, [r3, #0]
 8014372:	8c3b      	ldrh	r3, [r7, #32]
 8014374:	1ad3      	subs	r3, r2, r3
 8014376:	b29a      	uxth	r2, r3
 8014378:	4b1a      	ldr	r3, [pc, #104]	; (80143e4 <ip4_reass+0x30c>)
 801437a:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801437c:	687b      	ldr	r3, [r7, #4]
 801437e:	e02c      	b.n	80143da <ip4_reass+0x302>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8014380:	2300      	movs	r3, #0
 8014382:	e02a      	b.n	80143da <ip4_reass+0x302>

nullreturn_ipr:
 8014384:	bf00      	nop
 8014386:	e000      	b.n	801438a <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 8014388:	bf00      	nop
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801438a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801438c:	2b00      	cmp	r3, #0
 801438e:	d106      	bne.n	801439e <ip4_reass+0x2c6>
 8014390:	4b16      	ldr	r3, [pc, #88]	; (80143ec <ip4_reass+0x314>)
 8014392:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 8014396:	4918      	ldr	r1, [pc, #96]	; (80143f8 <ip4_reass+0x320>)
 8014398:	4816      	ldr	r0, [pc, #88]	; (80143f4 <ip4_reass+0x31c>)
 801439a:	f009 f99d 	bl	801d6d8 <iprintf>
  if (ipr->p == NULL) {
 801439e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80143a0:	685b      	ldr	r3, [r3, #4]
 80143a2:	2b00      	cmp	r3, #0
 80143a4:	d114      	bne.n	80143d0 <ip4_reass+0x2f8>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 80143a6:	4b10      	ldr	r3, [pc, #64]	; (80143e8 <ip4_reass+0x310>)
 80143a8:	681b      	ldr	r3, [r3, #0]
 80143aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80143ac:	429a      	cmp	r2, r3
 80143ae:	d006      	beq.n	80143be <ip4_reass+0x2e6>
 80143b0:	4b0e      	ldr	r3, [pc, #56]	; (80143ec <ip4_reass+0x314>)
 80143b2:	f240 22ab 	movw	r2, #683	; 0x2ab
 80143b6:	4911      	ldr	r1, [pc, #68]	; (80143fc <ip4_reass+0x324>)
 80143b8:	480e      	ldr	r0, [pc, #56]	; (80143f4 <ip4_reass+0x31c>)
 80143ba:	f009 f98d 	bl	801d6d8 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 80143be:	2100      	movs	r1, #0
 80143c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80143c2:	f7ff fcf1 	bl	8013da8 <ip_reass_dequeue_datagram>
 80143c6:	e004      	b.n	80143d2 <ip4_reass+0x2fa>
    goto nullreturn;
 80143c8:	bf00      	nop
 80143ca:	e002      	b.n	80143d2 <ip4_reass+0x2fa>
    goto nullreturn;
 80143cc:	bf00      	nop
 80143ce:	e000      	b.n	80143d2 <ip4_reass+0x2fa>
  }

nullreturn:
 80143d0:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 80143d2:	6878      	ldr	r0, [r7, #4]
 80143d4:	f001 fd70 	bl	8015eb8 <pbuf_free>
  return NULL;
 80143d8:	2300      	movs	r3, #0
}
 80143da:	4618      	mov	r0, r3
 80143dc:	3738      	adds	r7, #56	; 0x38
 80143de:	46bd      	mov	sp, r7
 80143e0:	bd80      	pop	{r7, pc}
 80143e2:	bf00      	nop
 80143e4:	200076d0 	.word	0x200076d0
 80143e8:	200076cc 	.word	0x200076cc
 80143ec:	080201c0 	.word	0x080201c0
 80143f0:	0802034c 	.word	0x0802034c
 80143f4:	08020224 	.word	0x08020224
 80143f8:	08020368 	.word	0x08020368
 80143fc:	08020374 	.word	0x08020374

08014400 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8014400:	b580      	push	{r7, lr}
 8014402:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8014404:	2005      	movs	r0, #5
 8014406:	f000 fe35 	bl	8015074 <memp_malloc>
 801440a:	4603      	mov	r3, r0
}
 801440c:	4618      	mov	r0, r3
 801440e:	bd80      	pop	{r7, pc}

08014410 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8014410:	b580      	push	{r7, lr}
 8014412:	b082      	sub	sp, #8
 8014414:	af00      	add	r7, sp, #0
 8014416:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8014418:	687b      	ldr	r3, [r7, #4]
 801441a:	2b00      	cmp	r3, #0
 801441c:	d106      	bne.n	801442c <ip_frag_free_pbuf_custom_ref+0x1c>
 801441e:	4b07      	ldr	r3, [pc, #28]	; (801443c <ip_frag_free_pbuf_custom_ref+0x2c>)
 8014420:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 8014424:	4906      	ldr	r1, [pc, #24]	; (8014440 <ip_frag_free_pbuf_custom_ref+0x30>)
 8014426:	4807      	ldr	r0, [pc, #28]	; (8014444 <ip_frag_free_pbuf_custom_ref+0x34>)
 8014428:	f009 f956 	bl	801d6d8 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801442c:	6879      	ldr	r1, [r7, #4]
 801442e:	2005      	movs	r0, #5
 8014430:	f000 fe96 	bl	8015160 <memp_free>
}
 8014434:	bf00      	nop
 8014436:	3708      	adds	r7, #8
 8014438:	46bd      	mov	sp, r7
 801443a:	bd80      	pop	{r7, pc}
 801443c:	080201c0 	.word	0x080201c0
 8014440:	08020394 	.word	0x08020394
 8014444:	08020224 	.word	0x08020224

08014448 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8014448:	b580      	push	{r7, lr}
 801444a:	b084      	sub	sp, #16
 801444c:	af00      	add	r7, sp, #0
 801444e:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8014450:	687b      	ldr	r3, [r7, #4]
 8014452:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8014454:	68fb      	ldr	r3, [r7, #12]
 8014456:	2b00      	cmp	r3, #0
 8014458:	d106      	bne.n	8014468 <ipfrag_free_pbuf_custom+0x20>
 801445a:	4b11      	ldr	r3, [pc, #68]	; (80144a0 <ipfrag_free_pbuf_custom+0x58>)
 801445c:	f240 22ce 	movw	r2, #718	; 0x2ce
 8014460:	4910      	ldr	r1, [pc, #64]	; (80144a4 <ipfrag_free_pbuf_custom+0x5c>)
 8014462:	4811      	ldr	r0, [pc, #68]	; (80144a8 <ipfrag_free_pbuf_custom+0x60>)
 8014464:	f009 f938 	bl	801d6d8 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8014468:	68fa      	ldr	r2, [r7, #12]
 801446a:	687b      	ldr	r3, [r7, #4]
 801446c:	429a      	cmp	r2, r3
 801446e:	d006      	beq.n	801447e <ipfrag_free_pbuf_custom+0x36>
 8014470:	4b0b      	ldr	r3, [pc, #44]	; (80144a0 <ipfrag_free_pbuf_custom+0x58>)
 8014472:	f240 22cf 	movw	r2, #719	; 0x2cf
 8014476:	490d      	ldr	r1, [pc, #52]	; (80144ac <ipfrag_free_pbuf_custom+0x64>)
 8014478:	480b      	ldr	r0, [pc, #44]	; (80144a8 <ipfrag_free_pbuf_custom+0x60>)
 801447a:	f009 f92d 	bl	801d6d8 <iprintf>
  if (pcr->original != NULL) {
 801447e:	68fb      	ldr	r3, [r7, #12]
 8014480:	695b      	ldr	r3, [r3, #20]
 8014482:	2b00      	cmp	r3, #0
 8014484:	d004      	beq.n	8014490 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8014486:	68fb      	ldr	r3, [r7, #12]
 8014488:	695b      	ldr	r3, [r3, #20]
 801448a:	4618      	mov	r0, r3
 801448c:	f001 fd14 	bl	8015eb8 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8014490:	68f8      	ldr	r0, [r7, #12]
 8014492:	f7ff ffbd 	bl	8014410 <ip_frag_free_pbuf_custom_ref>
}
 8014496:	bf00      	nop
 8014498:	3710      	adds	r7, #16
 801449a:	46bd      	mov	sp, r7
 801449c:	bd80      	pop	{r7, pc}
 801449e:	bf00      	nop
 80144a0:	080201c0 	.word	0x080201c0
 80144a4:	080203a0 	.word	0x080203a0
 80144a8:	08020224 	.word	0x08020224
 80144ac:	080203ac 	.word	0x080203ac

080144b0 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 80144b0:	b580      	push	{r7, lr}
 80144b2:	b094      	sub	sp, #80	; 0x50
 80144b4:	af02      	add	r7, sp, #8
 80144b6:	60f8      	str	r0, [r7, #12]
 80144b8:	60b9      	str	r1, [r7, #8]
 80144ba:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 80144bc:	2300      	movs	r3, #0
 80144be:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 80144c2:	68bb      	ldr	r3, [r7, #8]
 80144c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80144c6:	3b14      	subs	r3, #20
 80144c8:	2b00      	cmp	r3, #0
 80144ca:	da00      	bge.n	80144ce <ip4_frag+0x1e>
 80144cc:	3307      	adds	r3, #7
 80144ce:	10db      	asrs	r3, r3, #3
 80144d0:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 80144d2:	2314      	movs	r3, #20
 80144d4:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 80144d6:	68fb      	ldr	r3, [r7, #12]
 80144d8:	685b      	ldr	r3, [r3, #4]
 80144da:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 80144dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80144de:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 80144e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80144e2:	781b      	ldrb	r3, [r3, #0]
 80144e4:	f003 030f 	and.w	r3, r3, #15
 80144e8:	b2db      	uxtb	r3, r3
 80144ea:	009b      	lsls	r3, r3, #2
 80144ec:	b2db      	uxtb	r3, r3
 80144ee:	2b14      	cmp	r3, #20
 80144f0:	d002      	beq.n	80144f8 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 80144f2:	f06f 0305 	mvn.w	r3, #5
 80144f6:	e10f      	b.n	8014718 <ip4_frag+0x268>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 80144f8:	68fb      	ldr	r3, [r7, #12]
 80144fa:	895b      	ldrh	r3, [r3, #10]
 80144fc:	2b13      	cmp	r3, #19
 80144fe:	d809      	bhi.n	8014514 <ip4_frag+0x64>
 8014500:	4b87      	ldr	r3, [pc, #540]	; (8014720 <ip4_frag+0x270>)
 8014502:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 8014506:	4987      	ldr	r1, [pc, #540]	; (8014724 <ip4_frag+0x274>)
 8014508:	4887      	ldr	r0, [pc, #540]	; (8014728 <ip4_frag+0x278>)
 801450a:	f009 f8e5 	bl	801d6d8 <iprintf>
 801450e:	f06f 0305 	mvn.w	r3, #5
 8014512:	e101      	b.n	8014718 <ip4_frag+0x268>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8014514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014516:	88db      	ldrh	r3, [r3, #6]
 8014518:	b29b      	uxth	r3, r3
 801451a:	4618      	mov	r0, r3
 801451c:	f7fb fe64 	bl	80101e8 <lwip_htons>
 8014520:	4603      	mov	r3, r0
 8014522:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 8014524:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8014526:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801452a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801452e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8014530:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8014534:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8014536:	68fb      	ldr	r3, [r7, #12]
 8014538:	891b      	ldrh	r3, [r3, #8]
 801453a:	3b14      	subs	r3, #20
 801453c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 8014540:	e0e0      	b.n	8014704 <ip4_frag+0x254>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8014542:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014544:	00db      	lsls	r3, r3, #3
 8014546:	b29b      	uxth	r3, r3
 8014548:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801454c:	4293      	cmp	r3, r2
 801454e:	bf28      	it	cs
 8014550:	4613      	movcs	r3, r2
 8014552:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8014554:	f44f 7220 	mov.w	r2, #640	; 0x280
 8014558:	2114      	movs	r1, #20
 801455a:	200e      	movs	r0, #14
 801455c:	f001 f9cc 	bl	80158f8 <pbuf_alloc>
 8014560:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 8014562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014564:	2b00      	cmp	r3, #0
 8014566:	f000 80d4 	beq.w	8014712 <ip4_frag+0x262>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801456a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801456c:	895b      	ldrh	r3, [r3, #10]
 801456e:	2b13      	cmp	r3, #19
 8014570:	d806      	bhi.n	8014580 <ip4_frag+0xd0>
 8014572:	4b6b      	ldr	r3, [pc, #428]	; (8014720 <ip4_frag+0x270>)
 8014574:	f240 3225 	movw	r2, #805	; 0x325
 8014578:	496c      	ldr	r1, [pc, #432]	; (801472c <ip4_frag+0x27c>)
 801457a:	486b      	ldr	r0, [pc, #428]	; (8014728 <ip4_frag+0x278>)
 801457c:	f009 f8ac 	bl	801d6d8 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8014580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014582:	685b      	ldr	r3, [r3, #4]
 8014584:	2214      	movs	r2, #20
 8014586:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8014588:	4618      	mov	r0, r3
 801458a:	f008 fc3e 	bl	801ce0a <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801458e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014590:	685b      	ldr	r3, [r3, #4]
 8014592:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 8014594:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8014596:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 801459a:	e064      	b.n	8014666 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801459c:	68fb      	ldr	r3, [r7, #12]
 801459e:	895a      	ldrh	r2, [r3, #10]
 80145a0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80145a2:	1ad3      	subs	r3, r2, r3
 80145a4:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 80145a6:	68fb      	ldr	r3, [r7, #12]
 80145a8:	895b      	ldrh	r3, [r3, #10]
 80145aa:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80145ac:	429a      	cmp	r2, r3
 80145ae:	d906      	bls.n	80145be <ip4_frag+0x10e>
 80145b0:	4b5b      	ldr	r3, [pc, #364]	; (8014720 <ip4_frag+0x270>)
 80145b2:	f240 322d 	movw	r2, #813	; 0x32d
 80145b6:	495e      	ldr	r1, [pc, #376]	; (8014730 <ip4_frag+0x280>)
 80145b8:	485b      	ldr	r0, [pc, #364]	; (8014728 <ip4_frag+0x278>)
 80145ba:	f009 f88d 	bl	801d6d8 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 80145be:	8bfa      	ldrh	r2, [r7, #30]
 80145c0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80145c4:	4293      	cmp	r3, r2
 80145c6:	bf28      	it	cs
 80145c8:	4613      	movcs	r3, r2
 80145ca:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 80145ce:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80145d2:	2b00      	cmp	r3, #0
 80145d4:	d105      	bne.n	80145e2 <ip4_frag+0x132>
        poff = 0;
 80145d6:	2300      	movs	r3, #0
 80145d8:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 80145da:	68fb      	ldr	r3, [r7, #12]
 80145dc:	681b      	ldr	r3, [r3, #0]
 80145de:	60fb      	str	r3, [r7, #12]
        continue;
 80145e0:	e041      	b.n	8014666 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 80145e2:	f7ff ff0d 	bl	8014400 <ip_frag_alloc_pbuf_custom_ref>
 80145e6:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 80145e8:	69bb      	ldr	r3, [r7, #24]
 80145ea:	2b00      	cmp	r3, #0
 80145ec:	d103      	bne.n	80145f6 <ip4_frag+0x146>
        pbuf_free(rambuf);
 80145ee:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80145f0:	f001 fc62 	bl	8015eb8 <pbuf_free>
        goto memerr;
 80145f4:	e08e      	b.n	8014714 <ip4_frag+0x264>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80145f6:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 80145f8:	68fb      	ldr	r3, [r7, #12]
 80145fa:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80145fc:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80145fe:	4413      	add	r3, r2
 8014600:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 8014604:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8014608:	9201      	str	r2, [sp, #4]
 801460a:	9300      	str	r3, [sp, #0]
 801460c:	4603      	mov	r3, r0
 801460e:	2241      	movs	r2, #65	; 0x41
 8014610:	2000      	movs	r0, #0
 8014612:	f001 fa97 	bl	8015b44 <pbuf_alloced_custom>
 8014616:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8014618:	697b      	ldr	r3, [r7, #20]
 801461a:	2b00      	cmp	r3, #0
 801461c:	d106      	bne.n	801462c <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801461e:	69b8      	ldr	r0, [r7, #24]
 8014620:	f7ff fef6 	bl	8014410 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8014624:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8014626:	f001 fc47 	bl	8015eb8 <pbuf_free>
        goto memerr;
 801462a:	e073      	b.n	8014714 <ip4_frag+0x264>
      }
      pbuf_ref(p);
 801462c:	68f8      	ldr	r0, [r7, #12]
 801462e:	f001 fce9 	bl	8016004 <pbuf_ref>
      pcr->original = p;
 8014632:	69bb      	ldr	r3, [r7, #24]
 8014634:	68fa      	ldr	r2, [r7, #12]
 8014636:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8014638:	69bb      	ldr	r3, [r7, #24]
 801463a:	4a3e      	ldr	r2, [pc, #248]	; (8014734 <ip4_frag+0x284>)
 801463c:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801463e:	6979      	ldr	r1, [r7, #20]
 8014640:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8014642:	f001 fd07 	bl	8016054 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8014646:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 801464a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801464e:	1ad3      	subs	r3, r2, r3
 8014650:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 8014654:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8014658:	2b00      	cmp	r3, #0
 801465a:	d004      	beq.n	8014666 <ip4_frag+0x1b6>
        poff = 0;
 801465c:	2300      	movs	r3, #0
 801465e:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8014660:	68fb      	ldr	r3, [r7, #12]
 8014662:	681b      	ldr	r3, [r3, #0]
 8014664:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8014666:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801466a:	2b00      	cmp	r3, #0
 801466c:	d196      	bne.n	801459c <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801466e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8014670:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8014674:	4413      	add	r3, r2
 8014676:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8014678:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801467c:	68bb      	ldr	r3, [r7, #8]
 801467e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014680:	3b14      	subs	r3, #20
 8014682:	429a      	cmp	r2, r3
 8014684:	bfd4      	ite	le
 8014686:	2301      	movle	r3, #1
 8014688:	2300      	movgt	r3, #0
 801468a:	b2db      	uxtb	r3, r3
 801468c:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801468e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8014692:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014696:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 8014698:	6a3b      	ldr	r3, [r7, #32]
 801469a:	2b00      	cmp	r3, #0
 801469c:	d002      	beq.n	80146a4 <ip4_frag+0x1f4>
 801469e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80146a0:	2b00      	cmp	r3, #0
 80146a2:	d003      	beq.n	80146ac <ip4_frag+0x1fc>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 80146a4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80146a6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80146aa:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 80146ac:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80146ae:	4618      	mov	r0, r3
 80146b0:	f7fb fd9a 	bl	80101e8 <lwip_htons>
 80146b4:	4603      	mov	r3, r0
 80146b6:	461a      	mov	r2, r3
 80146b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80146ba:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 80146bc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80146be:	3314      	adds	r3, #20
 80146c0:	b29b      	uxth	r3, r3
 80146c2:	4618      	mov	r0, r3
 80146c4:	f7fb fd90 	bl	80101e8 <lwip_htons>
 80146c8:	4603      	mov	r3, r0
 80146ca:	461a      	mov	r2, r3
 80146cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80146ce:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 80146d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80146d2:	2200      	movs	r2, #0
 80146d4:	729a      	strb	r2, [r3, #10]
 80146d6:	2200      	movs	r2, #0
 80146d8:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 80146da:	68bb      	ldr	r3, [r7, #8]
 80146dc:	695b      	ldr	r3, [r3, #20]
 80146de:	687a      	ldr	r2, [r7, #4]
 80146e0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80146e2:	68b8      	ldr	r0, [r7, #8]
 80146e4:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 80146e6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80146e8:	f001 fbe6 	bl	8015eb8 <pbuf_free>
    left = (u16_t)(left - fragsize);
 80146ec:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80146f0:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80146f2:	1ad3      	subs	r3, r2, r3
 80146f4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 80146f8:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80146fc:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80146fe:	4413      	add	r3, r2
 8014700:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 8014704:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014708:	2b00      	cmp	r3, #0
 801470a:	f47f af1a 	bne.w	8014542 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801470e:	2300      	movs	r3, #0
 8014710:	e002      	b.n	8014718 <ip4_frag+0x268>
      goto memerr;
 8014712:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8014714:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8014718:	4618      	mov	r0, r3
 801471a:	3748      	adds	r7, #72	; 0x48
 801471c:	46bd      	mov	sp, r7
 801471e:	bd80      	pop	{r7, pc}
 8014720:	080201c0 	.word	0x080201c0
 8014724:	080203b8 	.word	0x080203b8
 8014728:	08020224 	.word	0x08020224
 801472c:	080203d4 	.word	0x080203d4
 8014730:	080203f4 	.word	0x080203f4
 8014734:	08014449 	.word	0x08014449

08014738 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8014738:	b480      	push	{r7}
 801473a:	b083      	sub	sp, #12
 801473c:	af00      	add	r7, sp, #0
 801473e:	4603      	mov	r3, r0
 8014740:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 8014742:	4b05      	ldr	r3, [pc, #20]	; (8014758 <ptr_to_mem+0x20>)
 8014744:	681a      	ldr	r2, [r3, #0]
 8014746:	88fb      	ldrh	r3, [r7, #6]
 8014748:	4413      	add	r3, r2
}
 801474a:	4618      	mov	r0, r3
 801474c:	370c      	adds	r7, #12
 801474e:	46bd      	mov	sp, r7
 8014750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014754:	4770      	bx	lr
 8014756:	bf00      	nop
 8014758:	200076d4 	.word	0x200076d4

0801475c <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 801475c:	b480      	push	{r7}
 801475e:	b083      	sub	sp, #12
 8014760:	af00      	add	r7, sp, #0
 8014762:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8014764:	687b      	ldr	r3, [r7, #4]
 8014766:	4a05      	ldr	r2, [pc, #20]	; (801477c <mem_to_ptr+0x20>)
 8014768:	6812      	ldr	r2, [r2, #0]
 801476a:	1a9b      	subs	r3, r3, r2
 801476c:	b29b      	uxth	r3, r3
}
 801476e:	4618      	mov	r0, r3
 8014770:	370c      	adds	r7, #12
 8014772:	46bd      	mov	sp, r7
 8014774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014778:	4770      	bx	lr
 801477a:	bf00      	nop
 801477c:	200076d4 	.word	0x200076d4

08014780 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8014780:	b590      	push	{r4, r7, lr}
 8014782:	b085      	sub	sp, #20
 8014784:	af00      	add	r7, sp, #0
 8014786:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8014788:	4b47      	ldr	r3, [pc, #284]	; (80148a8 <plug_holes+0x128>)
 801478a:	681b      	ldr	r3, [r3, #0]
 801478c:	687a      	ldr	r2, [r7, #4]
 801478e:	429a      	cmp	r2, r3
 8014790:	d206      	bcs.n	80147a0 <plug_holes+0x20>
 8014792:	4b46      	ldr	r3, [pc, #280]	; (80148ac <plug_holes+0x12c>)
 8014794:	f240 12df 	movw	r2, #479	; 0x1df
 8014798:	4945      	ldr	r1, [pc, #276]	; (80148b0 <plug_holes+0x130>)
 801479a:	4846      	ldr	r0, [pc, #280]	; (80148b4 <plug_holes+0x134>)
 801479c:	f008 ff9c 	bl	801d6d8 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 80147a0:	4b45      	ldr	r3, [pc, #276]	; (80148b8 <plug_holes+0x138>)
 80147a2:	681b      	ldr	r3, [r3, #0]
 80147a4:	687a      	ldr	r2, [r7, #4]
 80147a6:	429a      	cmp	r2, r3
 80147a8:	d306      	bcc.n	80147b8 <plug_holes+0x38>
 80147aa:	4b40      	ldr	r3, [pc, #256]	; (80148ac <plug_holes+0x12c>)
 80147ac:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80147b0:	4942      	ldr	r1, [pc, #264]	; (80148bc <plug_holes+0x13c>)
 80147b2:	4840      	ldr	r0, [pc, #256]	; (80148b4 <plug_holes+0x134>)
 80147b4:	f008 ff90 	bl	801d6d8 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 80147b8:	687b      	ldr	r3, [r7, #4]
 80147ba:	791b      	ldrb	r3, [r3, #4]
 80147bc:	2b00      	cmp	r3, #0
 80147be:	d006      	beq.n	80147ce <plug_holes+0x4e>
 80147c0:	4b3a      	ldr	r3, [pc, #232]	; (80148ac <plug_holes+0x12c>)
 80147c2:	f240 12e1 	movw	r2, #481	; 0x1e1
 80147c6:	493e      	ldr	r1, [pc, #248]	; (80148c0 <plug_holes+0x140>)
 80147c8:	483a      	ldr	r0, [pc, #232]	; (80148b4 <plug_holes+0x134>)
 80147ca:	f008 ff85 	bl	801d6d8 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 80147ce:	687b      	ldr	r3, [r7, #4]
 80147d0:	881b      	ldrh	r3, [r3, #0]
 80147d2:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 80147d6:	4293      	cmp	r3, r2
 80147d8:	d906      	bls.n	80147e8 <plug_holes+0x68>
 80147da:	4b34      	ldr	r3, [pc, #208]	; (80148ac <plug_holes+0x12c>)
 80147dc:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 80147e0:	4938      	ldr	r1, [pc, #224]	; (80148c4 <plug_holes+0x144>)
 80147e2:	4834      	ldr	r0, [pc, #208]	; (80148b4 <plug_holes+0x134>)
 80147e4:	f008 ff78 	bl	801d6d8 <iprintf>

  nmem = ptr_to_mem(mem->next);
 80147e8:	687b      	ldr	r3, [r7, #4]
 80147ea:	881b      	ldrh	r3, [r3, #0]
 80147ec:	4618      	mov	r0, r3
 80147ee:	f7ff ffa3 	bl	8014738 <ptr_to_mem>
 80147f2:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 80147f4:	687a      	ldr	r2, [r7, #4]
 80147f6:	68fb      	ldr	r3, [r7, #12]
 80147f8:	429a      	cmp	r2, r3
 80147fa:	d025      	beq.n	8014848 <plug_holes+0xc8>
 80147fc:	68fb      	ldr	r3, [r7, #12]
 80147fe:	791b      	ldrb	r3, [r3, #4]
 8014800:	2b00      	cmp	r3, #0
 8014802:	d121      	bne.n	8014848 <plug_holes+0xc8>
 8014804:	4b2c      	ldr	r3, [pc, #176]	; (80148b8 <plug_holes+0x138>)
 8014806:	681b      	ldr	r3, [r3, #0]
 8014808:	68fa      	ldr	r2, [r7, #12]
 801480a:	429a      	cmp	r2, r3
 801480c:	d01c      	beq.n	8014848 <plug_holes+0xc8>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 801480e:	4b2e      	ldr	r3, [pc, #184]	; (80148c8 <plug_holes+0x148>)
 8014810:	681b      	ldr	r3, [r3, #0]
 8014812:	68fa      	ldr	r2, [r7, #12]
 8014814:	429a      	cmp	r2, r3
 8014816:	d102      	bne.n	801481e <plug_holes+0x9e>
      lfree = mem;
 8014818:	4a2b      	ldr	r2, [pc, #172]	; (80148c8 <plug_holes+0x148>)
 801481a:	687b      	ldr	r3, [r7, #4]
 801481c:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 801481e:	68fb      	ldr	r3, [r7, #12]
 8014820:	881a      	ldrh	r2, [r3, #0]
 8014822:	687b      	ldr	r3, [r7, #4]
 8014824:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8014826:	68fb      	ldr	r3, [r7, #12]
 8014828:	881b      	ldrh	r3, [r3, #0]
 801482a:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 801482e:	4293      	cmp	r3, r2
 8014830:	d00a      	beq.n	8014848 <plug_holes+0xc8>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8014832:	68fb      	ldr	r3, [r7, #12]
 8014834:	881b      	ldrh	r3, [r3, #0]
 8014836:	4618      	mov	r0, r3
 8014838:	f7ff ff7e 	bl	8014738 <ptr_to_mem>
 801483c:	4604      	mov	r4, r0
 801483e:	6878      	ldr	r0, [r7, #4]
 8014840:	f7ff ff8c 	bl	801475c <mem_to_ptr>
 8014844:	4603      	mov	r3, r0
 8014846:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 8014848:	687b      	ldr	r3, [r7, #4]
 801484a:	885b      	ldrh	r3, [r3, #2]
 801484c:	4618      	mov	r0, r3
 801484e:	f7ff ff73 	bl	8014738 <ptr_to_mem>
 8014852:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8014854:	68ba      	ldr	r2, [r7, #8]
 8014856:	687b      	ldr	r3, [r7, #4]
 8014858:	429a      	cmp	r2, r3
 801485a:	d020      	beq.n	801489e <plug_holes+0x11e>
 801485c:	68bb      	ldr	r3, [r7, #8]
 801485e:	791b      	ldrb	r3, [r3, #4]
 8014860:	2b00      	cmp	r3, #0
 8014862:	d11c      	bne.n	801489e <plug_holes+0x11e>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8014864:	4b18      	ldr	r3, [pc, #96]	; (80148c8 <plug_holes+0x148>)
 8014866:	681b      	ldr	r3, [r3, #0]
 8014868:	687a      	ldr	r2, [r7, #4]
 801486a:	429a      	cmp	r2, r3
 801486c:	d102      	bne.n	8014874 <plug_holes+0xf4>
      lfree = pmem;
 801486e:	4a16      	ldr	r2, [pc, #88]	; (80148c8 <plug_holes+0x148>)
 8014870:	68bb      	ldr	r3, [r7, #8]
 8014872:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8014874:	687b      	ldr	r3, [r7, #4]
 8014876:	881a      	ldrh	r2, [r3, #0]
 8014878:	68bb      	ldr	r3, [r7, #8]
 801487a:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 801487c:	687b      	ldr	r3, [r7, #4]
 801487e:	881b      	ldrh	r3, [r3, #0]
 8014880:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8014884:	4293      	cmp	r3, r2
 8014886:	d00a      	beq.n	801489e <plug_holes+0x11e>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8014888:	687b      	ldr	r3, [r7, #4]
 801488a:	881b      	ldrh	r3, [r3, #0]
 801488c:	4618      	mov	r0, r3
 801488e:	f7ff ff53 	bl	8014738 <ptr_to_mem>
 8014892:	4604      	mov	r4, r0
 8014894:	68b8      	ldr	r0, [r7, #8]
 8014896:	f7ff ff61 	bl	801475c <mem_to_ptr>
 801489a:	4603      	mov	r3, r0
 801489c:	8063      	strh	r3, [r4, #2]
    }
  }
}
 801489e:	bf00      	nop
 80148a0:	3714      	adds	r7, #20
 80148a2:	46bd      	mov	sp, r7
 80148a4:	bd90      	pop	{r4, r7, pc}
 80148a6:	bf00      	nop
 80148a8:	200076d4 	.word	0x200076d4
 80148ac:	08020404 	.word	0x08020404
 80148b0:	08020450 	.word	0x08020450
 80148b4:	08020468 	.word	0x08020468
 80148b8:	200076d8 	.word	0x200076d8
 80148bc:	08020490 	.word	0x08020490
 80148c0:	080204ac 	.word	0x080204ac
 80148c4:	080204c8 	.word	0x080204c8
 80148c8:	200076e0 	.word	0x200076e0

080148cc <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 80148cc:	b580      	push	{r7, lr}
 80148ce:	b082      	sub	sp, #8
 80148d0:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 80148d2:	4b1d      	ldr	r3, [pc, #116]	; (8014948 <mem_init+0x7c>)
 80148d4:	4a1d      	ldr	r2, [pc, #116]	; (801494c <mem_init+0x80>)
 80148d6:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 80148d8:	4b1b      	ldr	r3, [pc, #108]	; (8014948 <mem_init+0x7c>)
 80148da:	681b      	ldr	r3, [r3, #0]
 80148dc:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 80148de:	687b      	ldr	r3, [r7, #4]
 80148e0:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 80148e4:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 80148e6:	687b      	ldr	r3, [r7, #4]
 80148e8:	2200      	movs	r2, #0
 80148ea:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 80148ec:	687b      	ldr	r3, [r7, #4]
 80148ee:	2200      	movs	r2, #0
 80148f0:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 80148f2:	f643 70e8 	movw	r0, #16360	; 0x3fe8
 80148f6:	f7ff ff1f 	bl	8014738 <ptr_to_mem>
 80148fa:	4602      	mov	r2, r0
 80148fc:	4b14      	ldr	r3, [pc, #80]	; (8014950 <mem_init+0x84>)
 80148fe:	601a      	str	r2, [r3, #0]
  ram_end->used = 1;
 8014900:	4b13      	ldr	r3, [pc, #76]	; (8014950 <mem_init+0x84>)
 8014902:	681b      	ldr	r3, [r3, #0]
 8014904:	2201      	movs	r2, #1
 8014906:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8014908:	4b11      	ldr	r3, [pc, #68]	; (8014950 <mem_init+0x84>)
 801490a:	681b      	ldr	r3, [r3, #0]
 801490c:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8014910:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8014912:	4b0f      	ldr	r3, [pc, #60]	; (8014950 <mem_init+0x84>)
 8014914:	681b      	ldr	r3, [r3, #0]
 8014916:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 801491a:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 801491c:	4b0a      	ldr	r3, [pc, #40]	; (8014948 <mem_init+0x7c>)
 801491e:	681b      	ldr	r3, [r3, #0]
 8014920:	4a0c      	ldr	r2, [pc, #48]	; (8014954 <mem_init+0x88>)
 8014922:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8014924:	480c      	ldr	r0, [pc, #48]	; (8014958 <mem_init+0x8c>)
 8014926:	f001 fdf3 	bl	8016510 <sys_mutex_new>
 801492a:	4603      	mov	r3, r0
 801492c:	2b00      	cmp	r3, #0
 801492e:	d006      	beq.n	801493e <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8014930:	4b0a      	ldr	r3, [pc, #40]	; (801495c <mem_init+0x90>)
 8014932:	f240 221f 	movw	r2, #543	; 0x21f
 8014936:	490a      	ldr	r1, [pc, #40]	; (8014960 <mem_init+0x94>)
 8014938:	480a      	ldr	r0, [pc, #40]	; (8014964 <mem_init+0x98>)
 801493a:	f008 fecd 	bl	801d6d8 <iprintf>
  }
}
 801493e:	bf00      	nop
 8014940:	3708      	adds	r7, #8
 8014942:	46bd      	mov	sp, r7
 8014944:	bd80      	pop	{r7, pc}
 8014946:	bf00      	nop
 8014948:	200076d4 	.word	0x200076d4
 801494c:	30044000 	.word	0x30044000
 8014950:	200076d8 	.word	0x200076d8
 8014954:	200076e0 	.word	0x200076e0
 8014958:	200076dc 	.word	0x200076dc
 801495c:	08020404 	.word	0x08020404
 8014960:	080204f4 	.word	0x080204f4
 8014964:	08020468 	.word	0x08020468

08014968 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8014968:	b580      	push	{r7, lr}
 801496a:	b086      	sub	sp, #24
 801496c:	af00      	add	r7, sp, #0
 801496e:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8014970:	6878      	ldr	r0, [r7, #4]
 8014972:	f7ff fef3 	bl	801475c <mem_to_ptr>
 8014976:	4603      	mov	r3, r0
 8014978:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 801497a:	687b      	ldr	r3, [r7, #4]
 801497c:	881b      	ldrh	r3, [r3, #0]
 801497e:	4618      	mov	r0, r3
 8014980:	f7ff feda 	bl	8014738 <ptr_to_mem>
 8014984:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 8014986:	687b      	ldr	r3, [r7, #4]
 8014988:	885b      	ldrh	r3, [r3, #2]
 801498a:	4618      	mov	r0, r3
 801498c:	f7ff fed4 	bl	8014738 <ptr_to_mem>
 8014990:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8014992:	687b      	ldr	r3, [r7, #4]
 8014994:	881b      	ldrh	r3, [r3, #0]
 8014996:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 801499a:	4293      	cmp	r3, r2
 801499c:	d819      	bhi.n	80149d2 <mem_link_valid+0x6a>
 801499e:	687b      	ldr	r3, [r7, #4]
 80149a0:	885b      	ldrh	r3, [r3, #2]
 80149a2:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 80149a6:	4293      	cmp	r3, r2
 80149a8:	d813      	bhi.n	80149d2 <mem_link_valid+0x6a>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80149aa:	687b      	ldr	r3, [r7, #4]
 80149ac:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 80149ae:	8afa      	ldrh	r2, [r7, #22]
 80149b0:	429a      	cmp	r2, r3
 80149b2:	d004      	beq.n	80149be <mem_link_valid+0x56>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80149b4:	68fb      	ldr	r3, [r7, #12]
 80149b6:	881b      	ldrh	r3, [r3, #0]
 80149b8:	8afa      	ldrh	r2, [r7, #22]
 80149ba:	429a      	cmp	r2, r3
 80149bc:	d109      	bne.n	80149d2 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 80149be:	4b08      	ldr	r3, [pc, #32]	; (80149e0 <mem_link_valid+0x78>)
 80149c0:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80149c2:	693a      	ldr	r2, [r7, #16]
 80149c4:	429a      	cmp	r2, r3
 80149c6:	d006      	beq.n	80149d6 <mem_link_valid+0x6e>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 80149c8:	693b      	ldr	r3, [r7, #16]
 80149ca:	885b      	ldrh	r3, [r3, #2]
 80149cc:	8afa      	ldrh	r2, [r7, #22]
 80149ce:	429a      	cmp	r2, r3
 80149d0:	d001      	beq.n	80149d6 <mem_link_valid+0x6e>
    return 0;
 80149d2:	2300      	movs	r3, #0
 80149d4:	e000      	b.n	80149d8 <mem_link_valid+0x70>
  }
  return 1;
 80149d6:	2301      	movs	r3, #1
}
 80149d8:	4618      	mov	r0, r3
 80149da:	3718      	adds	r7, #24
 80149dc:	46bd      	mov	sp, r7
 80149de:	bd80      	pop	{r7, pc}
 80149e0:	200076d8 	.word	0x200076d8

080149e4 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 80149e4:	b580      	push	{r7, lr}
 80149e6:	b088      	sub	sp, #32
 80149e8:	af00      	add	r7, sp, #0
 80149ea:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 80149ec:	687b      	ldr	r3, [r7, #4]
 80149ee:	2b00      	cmp	r3, #0
 80149f0:	d070      	beq.n	8014ad4 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 80149f2:	687b      	ldr	r3, [r7, #4]
 80149f4:	f003 0303 	and.w	r3, r3, #3
 80149f8:	2b00      	cmp	r3, #0
 80149fa:	d00d      	beq.n	8014a18 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 80149fc:	4b37      	ldr	r3, [pc, #220]	; (8014adc <mem_free+0xf8>)
 80149fe:	f240 2273 	movw	r2, #627	; 0x273
 8014a02:	4937      	ldr	r1, [pc, #220]	; (8014ae0 <mem_free+0xfc>)
 8014a04:	4837      	ldr	r0, [pc, #220]	; (8014ae4 <mem_free+0x100>)
 8014a06:	f008 fe67 	bl	801d6d8 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8014a0a:	f001 fdd3 	bl	80165b4 <sys_arch_protect>
 8014a0e:	60f8      	str	r0, [r7, #12]
 8014a10:	68f8      	ldr	r0, [r7, #12]
 8014a12:	f001 fddd 	bl	80165d0 <sys_arch_unprotect>
    return;
 8014a16:	e05e      	b.n	8014ad6 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8014a18:	687b      	ldr	r3, [r7, #4]
 8014a1a:	3b08      	subs	r3, #8
 8014a1c:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8014a1e:	4b32      	ldr	r3, [pc, #200]	; (8014ae8 <mem_free+0x104>)
 8014a20:	681b      	ldr	r3, [r3, #0]
 8014a22:	69fa      	ldr	r2, [r7, #28]
 8014a24:	429a      	cmp	r2, r3
 8014a26:	d306      	bcc.n	8014a36 <mem_free+0x52>
 8014a28:	687b      	ldr	r3, [r7, #4]
 8014a2a:	f103 020c 	add.w	r2, r3, #12
 8014a2e:	4b2f      	ldr	r3, [pc, #188]	; (8014aec <mem_free+0x108>)
 8014a30:	681b      	ldr	r3, [r3, #0]
 8014a32:	429a      	cmp	r2, r3
 8014a34:	d90d      	bls.n	8014a52 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8014a36:	4b29      	ldr	r3, [pc, #164]	; (8014adc <mem_free+0xf8>)
 8014a38:	f240 227f 	movw	r2, #639	; 0x27f
 8014a3c:	492c      	ldr	r1, [pc, #176]	; (8014af0 <mem_free+0x10c>)
 8014a3e:	4829      	ldr	r0, [pc, #164]	; (8014ae4 <mem_free+0x100>)
 8014a40:	f008 fe4a 	bl	801d6d8 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8014a44:	f001 fdb6 	bl	80165b4 <sys_arch_protect>
 8014a48:	6138      	str	r0, [r7, #16]
 8014a4a:	6938      	ldr	r0, [r7, #16]
 8014a4c:	f001 fdc0 	bl	80165d0 <sys_arch_unprotect>
    return;
 8014a50:	e041      	b.n	8014ad6 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8014a52:	4828      	ldr	r0, [pc, #160]	; (8014af4 <mem_free+0x110>)
 8014a54:	f001 fd72 	bl	801653c <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 8014a58:	69fb      	ldr	r3, [r7, #28]
 8014a5a:	791b      	ldrb	r3, [r3, #4]
 8014a5c:	2b00      	cmp	r3, #0
 8014a5e:	d110      	bne.n	8014a82 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8014a60:	4b1e      	ldr	r3, [pc, #120]	; (8014adc <mem_free+0xf8>)
 8014a62:	f44f 7223 	mov.w	r2, #652	; 0x28c
 8014a66:	4924      	ldr	r1, [pc, #144]	; (8014af8 <mem_free+0x114>)
 8014a68:	481e      	ldr	r0, [pc, #120]	; (8014ae4 <mem_free+0x100>)
 8014a6a:	f008 fe35 	bl	801d6d8 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8014a6e:	4821      	ldr	r0, [pc, #132]	; (8014af4 <mem_free+0x110>)
 8014a70:	f001 fd73 	bl	801655a <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8014a74:	f001 fd9e 	bl	80165b4 <sys_arch_protect>
 8014a78:	6178      	str	r0, [r7, #20]
 8014a7a:	6978      	ldr	r0, [r7, #20]
 8014a7c:	f001 fda8 	bl	80165d0 <sys_arch_unprotect>
    return;
 8014a80:	e029      	b.n	8014ad6 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 8014a82:	69f8      	ldr	r0, [r7, #28]
 8014a84:	f7ff ff70 	bl	8014968 <mem_link_valid>
 8014a88:	4603      	mov	r3, r0
 8014a8a:	2b00      	cmp	r3, #0
 8014a8c:	d110      	bne.n	8014ab0 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8014a8e:	4b13      	ldr	r3, [pc, #76]	; (8014adc <mem_free+0xf8>)
 8014a90:	f240 2295 	movw	r2, #661	; 0x295
 8014a94:	4919      	ldr	r1, [pc, #100]	; (8014afc <mem_free+0x118>)
 8014a96:	4813      	ldr	r0, [pc, #76]	; (8014ae4 <mem_free+0x100>)
 8014a98:	f008 fe1e 	bl	801d6d8 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8014a9c:	4815      	ldr	r0, [pc, #84]	; (8014af4 <mem_free+0x110>)
 8014a9e:	f001 fd5c 	bl	801655a <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8014aa2:	f001 fd87 	bl	80165b4 <sys_arch_protect>
 8014aa6:	61b8      	str	r0, [r7, #24]
 8014aa8:	69b8      	ldr	r0, [r7, #24]
 8014aaa:	f001 fd91 	bl	80165d0 <sys_arch_unprotect>
    return;
 8014aae:	e012      	b.n	8014ad6 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 8014ab0:	69fb      	ldr	r3, [r7, #28]
 8014ab2:	2200      	movs	r2, #0
 8014ab4:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 8014ab6:	4b12      	ldr	r3, [pc, #72]	; (8014b00 <mem_free+0x11c>)
 8014ab8:	681b      	ldr	r3, [r3, #0]
 8014aba:	69fa      	ldr	r2, [r7, #28]
 8014abc:	429a      	cmp	r2, r3
 8014abe:	d202      	bcs.n	8014ac6 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8014ac0:	4a0f      	ldr	r2, [pc, #60]	; (8014b00 <mem_free+0x11c>)
 8014ac2:	69fb      	ldr	r3, [r7, #28]
 8014ac4:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 8014ac6:	69f8      	ldr	r0, [r7, #28]
 8014ac8:	f7ff fe5a 	bl	8014780 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8014acc:	4809      	ldr	r0, [pc, #36]	; (8014af4 <mem_free+0x110>)
 8014ace:	f001 fd44 	bl	801655a <sys_mutex_unlock>
 8014ad2:	e000      	b.n	8014ad6 <mem_free+0xf2>
    return;
 8014ad4:	bf00      	nop
}
 8014ad6:	3720      	adds	r7, #32
 8014ad8:	46bd      	mov	sp, r7
 8014ada:	bd80      	pop	{r7, pc}
 8014adc:	08020404 	.word	0x08020404
 8014ae0:	08020510 	.word	0x08020510
 8014ae4:	08020468 	.word	0x08020468
 8014ae8:	200076d4 	.word	0x200076d4
 8014aec:	200076d8 	.word	0x200076d8
 8014af0:	08020534 	.word	0x08020534
 8014af4:	200076dc 	.word	0x200076dc
 8014af8:	08020550 	.word	0x08020550
 8014afc:	08020578 	.word	0x08020578
 8014b00:	200076e0 	.word	0x200076e0

08014b04 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8014b04:	b580      	push	{r7, lr}
 8014b06:	b088      	sub	sp, #32
 8014b08:	af00      	add	r7, sp, #0
 8014b0a:	6078      	str	r0, [r7, #4]
 8014b0c:	460b      	mov	r3, r1
 8014b0e:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8014b10:	887b      	ldrh	r3, [r7, #2]
 8014b12:	3303      	adds	r3, #3
 8014b14:	b29b      	uxth	r3, r3
 8014b16:	f023 0303 	bic.w	r3, r3, #3
 8014b1a:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8014b1c:	8bfb      	ldrh	r3, [r7, #30]
 8014b1e:	2b0b      	cmp	r3, #11
 8014b20:	d801      	bhi.n	8014b26 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8014b22:	230c      	movs	r3, #12
 8014b24:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8014b26:	8bfb      	ldrh	r3, [r7, #30]
 8014b28:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8014b2c:	4293      	cmp	r3, r2
 8014b2e:	d803      	bhi.n	8014b38 <mem_trim+0x34>
 8014b30:	8bfa      	ldrh	r2, [r7, #30]
 8014b32:	887b      	ldrh	r3, [r7, #2]
 8014b34:	429a      	cmp	r2, r3
 8014b36:	d201      	bcs.n	8014b3c <mem_trim+0x38>
    return NULL;
 8014b38:	2300      	movs	r3, #0
 8014b3a:	e0dc      	b.n	8014cf6 <mem_trim+0x1f2>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8014b3c:	4b70      	ldr	r3, [pc, #448]	; (8014d00 <mem_trim+0x1fc>)
 8014b3e:	681b      	ldr	r3, [r3, #0]
 8014b40:	687a      	ldr	r2, [r7, #4]
 8014b42:	429a      	cmp	r2, r3
 8014b44:	d304      	bcc.n	8014b50 <mem_trim+0x4c>
 8014b46:	4b6f      	ldr	r3, [pc, #444]	; (8014d04 <mem_trim+0x200>)
 8014b48:	681b      	ldr	r3, [r3, #0]
 8014b4a:	687a      	ldr	r2, [r7, #4]
 8014b4c:	429a      	cmp	r2, r3
 8014b4e:	d306      	bcc.n	8014b5e <mem_trim+0x5a>
 8014b50:	4b6d      	ldr	r3, [pc, #436]	; (8014d08 <mem_trim+0x204>)
 8014b52:	f240 22d2 	movw	r2, #722	; 0x2d2
 8014b56:	496d      	ldr	r1, [pc, #436]	; (8014d0c <mem_trim+0x208>)
 8014b58:	486d      	ldr	r0, [pc, #436]	; (8014d10 <mem_trim+0x20c>)
 8014b5a:	f008 fdbd 	bl	801d6d8 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8014b5e:	4b68      	ldr	r3, [pc, #416]	; (8014d00 <mem_trim+0x1fc>)
 8014b60:	681b      	ldr	r3, [r3, #0]
 8014b62:	687a      	ldr	r2, [r7, #4]
 8014b64:	429a      	cmp	r2, r3
 8014b66:	d304      	bcc.n	8014b72 <mem_trim+0x6e>
 8014b68:	4b66      	ldr	r3, [pc, #408]	; (8014d04 <mem_trim+0x200>)
 8014b6a:	681b      	ldr	r3, [r3, #0]
 8014b6c:	687a      	ldr	r2, [r7, #4]
 8014b6e:	429a      	cmp	r2, r3
 8014b70:	d307      	bcc.n	8014b82 <mem_trim+0x7e>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8014b72:	f001 fd1f 	bl	80165b4 <sys_arch_protect>
 8014b76:	60b8      	str	r0, [r7, #8]
 8014b78:	68b8      	ldr	r0, [r7, #8]
 8014b7a:	f001 fd29 	bl	80165d0 <sys_arch_unprotect>
    return rmem;
 8014b7e:	687b      	ldr	r3, [r7, #4]
 8014b80:	e0b9      	b.n	8014cf6 <mem_trim+0x1f2>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8014b82:	687b      	ldr	r3, [r7, #4]
 8014b84:	3b08      	subs	r3, #8
 8014b86:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 8014b88:	69b8      	ldr	r0, [r7, #24]
 8014b8a:	f7ff fde7 	bl	801475c <mem_to_ptr>
 8014b8e:	4603      	mov	r3, r0
 8014b90:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8014b92:	69bb      	ldr	r3, [r7, #24]
 8014b94:	881a      	ldrh	r2, [r3, #0]
 8014b96:	8afb      	ldrh	r3, [r7, #22]
 8014b98:	1ad3      	subs	r3, r2, r3
 8014b9a:	b29b      	uxth	r3, r3
 8014b9c:	3b08      	subs	r3, #8
 8014b9e:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8014ba0:	8bfa      	ldrh	r2, [r7, #30]
 8014ba2:	8abb      	ldrh	r3, [r7, #20]
 8014ba4:	429a      	cmp	r2, r3
 8014ba6:	d906      	bls.n	8014bb6 <mem_trim+0xb2>
 8014ba8:	4b57      	ldr	r3, [pc, #348]	; (8014d08 <mem_trim+0x204>)
 8014baa:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 8014bae:	4959      	ldr	r1, [pc, #356]	; (8014d14 <mem_trim+0x210>)
 8014bb0:	4857      	ldr	r0, [pc, #348]	; (8014d10 <mem_trim+0x20c>)
 8014bb2:	f008 fd91 	bl	801d6d8 <iprintf>
  if (newsize > size) {
 8014bb6:	8bfa      	ldrh	r2, [r7, #30]
 8014bb8:	8abb      	ldrh	r3, [r7, #20]
 8014bba:	429a      	cmp	r2, r3
 8014bbc:	d901      	bls.n	8014bc2 <mem_trim+0xbe>
    /* not supported */
    return NULL;
 8014bbe:	2300      	movs	r3, #0
 8014bc0:	e099      	b.n	8014cf6 <mem_trim+0x1f2>
  }
  if (newsize == size) {
 8014bc2:	8bfa      	ldrh	r2, [r7, #30]
 8014bc4:	8abb      	ldrh	r3, [r7, #20]
 8014bc6:	429a      	cmp	r2, r3
 8014bc8:	d101      	bne.n	8014bce <mem_trim+0xca>
    /* No change in size, simply return */
    return rmem;
 8014bca:	687b      	ldr	r3, [r7, #4]
 8014bcc:	e093      	b.n	8014cf6 <mem_trim+0x1f2>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8014bce:	4852      	ldr	r0, [pc, #328]	; (8014d18 <mem_trim+0x214>)
 8014bd0:	f001 fcb4 	bl	801653c <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 8014bd4:	69bb      	ldr	r3, [r7, #24]
 8014bd6:	881b      	ldrh	r3, [r3, #0]
 8014bd8:	4618      	mov	r0, r3
 8014bda:	f7ff fdad 	bl	8014738 <ptr_to_mem>
 8014bde:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 8014be0:	693b      	ldr	r3, [r7, #16]
 8014be2:	791b      	ldrb	r3, [r3, #4]
 8014be4:	2b00      	cmp	r3, #0
 8014be6:	d141      	bne.n	8014c6c <mem_trim+0x168>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8014be8:	69bb      	ldr	r3, [r7, #24]
 8014bea:	881b      	ldrh	r3, [r3, #0]
 8014bec:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8014bf0:	4293      	cmp	r3, r2
 8014bf2:	d106      	bne.n	8014c02 <mem_trim+0xfe>
 8014bf4:	4b44      	ldr	r3, [pc, #272]	; (8014d08 <mem_trim+0x204>)
 8014bf6:	f240 22f5 	movw	r2, #757	; 0x2f5
 8014bfa:	4948      	ldr	r1, [pc, #288]	; (8014d1c <mem_trim+0x218>)
 8014bfc:	4844      	ldr	r0, [pc, #272]	; (8014d10 <mem_trim+0x20c>)
 8014bfe:	f008 fd6b 	bl	801d6d8 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 8014c02:	693b      	ldr	r3, [r7, #16]
 8014c04:	881b      	ldrh	r3, [r3, #0]
 8014c06:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8014c08:	8afa      	ldrh	r2, [r7, #22]
 8014c0a:	8bfb      	ldrh	r3, [r7, #30]
 8014c0c:	4413      	add	r3, r2
 8014c0e:	b29b      	uxth	r3, r3
 8014c10:	3308      	adds	r3, #8
 8014c12:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8014c14:	4b42      	ldr	r3, [pc, #264]	; (8014d20 <mem_trim+0x21c>)
 8014c16:	681b      	ldr	r3, [r3, #0]
 8014c18:	693a      	ldr	r2, [r7, #16]
 8014c1a:	429a      	cmp	r2, r3
 8014c1c:	d106      	bne.n	8014c2c <mem_trim+0x128>
      lfree = ptr_to_mem(ptr2);
 8014c1e:	89fb      	ldrh	r3, [r7, #14]
 8014c20:	4618      	mov	r0, r3
 8014c22:	f7ff fd89 	bl	8014738 <ptr_to_mem>
 8014c26:	4602      	mov	r2, r0
 8014c28:	4b3d      	ldr	r3, [pc, #244]	; (8014d20 <mem_trim+0x21c>)
 8014c2a:	601a      	str	r2, [r3, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8014c2c:	89fb      	ldrh	r3, [r7, #14]
 8014c2e:	4618      	mov	r0, r3
 8014c30:	f7ff fd82 	bl	8014738 <ptr_to_mem>
 8014c34:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8014c36:	693b      	ldr	r3, [r7, #16]
 8014c38:	2200      	movs	r2, #0
 8014c3a:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8014c3c:	693b      	ldr	r3, [r7, #16]
 8014c3e:	89ba      	ldrh	r2, [r7, #12]
 8014c40:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8014c42:	693b      	ldr	r3, [r7, #16]
 8014c44:	8afa      	ldrh	r2, [r7, #22]
 8014c46:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8014c48:	69bb      	ldr	r3, [r7, #24]
 8014c4a:	89fa      	ldrh	r2, [r7, #14]
 8014c4c:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8014c4e:	693b      	ldr	r3, [r7, #16]
 8014c50:	881b      	ldrh	r3, [r3, #0]
 8014c52:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8014c56:	4293      	cmp	r3, r2
 8014c58:	d049      	beq.n	8014cee <mem_trim+0x1ea>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8014c5a:	693b      	ldr	r3, [r7, #16]
 8014c5c:	881b      	ldrh	r3, [r3, #0]
 8014c5e:	4618      	mov	r0, r3
 8014c60:	f7ff fd6a 	bl	8014738 <ptr_to_mem>
 8014c64:	4602      	mov	r2, r0
 8014c66:	89fb      	ldrh	r3, [r7, #14]
 8014c68:	8053      	strh	r3, [r2, #2]
 8014c6a:	e040      	b.n	8014cee <mem_trim+0x1ea>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8014c6c:	8bfb      	ldrh	r3, [r7, #30]
 8014c6e:	f103 0214 	add.w	r2, r3, #20
 8014c72:	8abb      	ldrh	r3, [r7, #20]
 8014c74:	429a      	cmp	r2, r3
 8014c76:	d83a      	bhi.n	8014cee <mem_trim+0x1ea>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8014c78:	8afa      	ldrh	r2, [r7, #22]
 8014c7a:	8bfb      	ldrh	r3, [r7, #30]
 8014c7c:	4413      	add	r3, r2
 8014c7e:	b29b      	uxth	r3, r3
 8014c80:	3308      	adds	r3, #8
 8014c82:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8014c84:	69bb      	ldr	r3, [r7, #24]
 8014c86:	881b      	ldrh	r3, [r3, #0]
 8014c88:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8014c8c:	4293      	cmp	r3, r2
 8014c8e:	d106      	bne.n	8014c9e <mem_trim+0x19a>
 8014c90:	4b1d      	ldr	r3, [pc, #116]	; (8014d08 <mem_trim+0x204>)
 8014c92:	f240 3216 	movw	r2, #790	; 0x316
 8014c96:	4921      	ldr	r1, [pc, #132]	; (8014d1c <mem_trim+0x218>)
 8014c98:	481d      	ldr	r0, [pc, #116]	; (8014d10 <mem_trim+0x20c>)
 8014c9a:	f008 fd1d 	bl	801d6d8 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8014c9e:	89fb      	ldrh	r3, [r7, #14]
 8014ca0:	4618      	mov	r0, r3
 8014ca2:	f7ff fd49 	bl	8014738 <ptr_to_mem>
 8014ca6:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8014ca8:	4b1d      	ldr	r3, [pc, #116]	; (8014d20 <mem_trim+0x21c>)
 8014caa:	681b      	ldr	r3, [r3, #0]
 8014cac:	693a      	ldr	r2, [r7, #16]
 8014cae:	429a      	cmp	r2, r3
 8014cb0:	d202      	bcs.n	8014cb8 <mem_trim+0x1b4>
      lfree = mem2;
 8014cb2:	4a1b      	ldr	r2, [pc, #108]	; (8014d20 <mem_trim+0x21c>)
 8014cb4:	693b      	ldr	r3, [r7, #16]
 8014cb6:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8014cb8:	693b      	ldr	r3, [r7, #16]
 8014cba:	2200      	movs	r2, #0
 8014cbc:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8014cbe:	69bb      	ldr	r3, [r7, #24]
 8014cc0:	881a      	ldrh	r2, [r3, #0]
 8014cc2:	693b      	ldr	r3, [r7, #16]
 8014cc4:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8014cc6:	693b      	ldr	r3, [r7, #16]
 8014cc8:	8afa      	ldrh	r2, [r7, #22]
 8014cca:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8014ccc:	69bb      	ldr	r3, [r7, #24]
 8014cce:	89fa      	ldrh	r2, [r7, #14]
 8014cd0:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8014cd2:	693b      	ldr	r3, [r7, #16]
 8014cd4:	881b      	ldrh	r3, [r3, #0]
 8014cd6:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8014cda:	4293      	cmp	r3, r2
 8014cdc:	d007      	beq.n	8014cee <mem_trim+0x1ea>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8014cde:	693b      	ldr	r3, [r7, #16]
 8014ce0:	881b      	ldrh	r3, [r3, #0]
 8014ce2:	4618      	mov	r0, r3
 8014ce4:	f7ff fd28 	bl	8014738 <ptr_to_mem>
 8014ce8:	4602      	mov	r2, r0
 8014cea:	89fb      	ldrh	r3, [r7, #14]
 8014cec:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8014cee:	480a      	ldr	r0, [pc, #40]	; (8014d18 <mem_trim+0x214>)
 8014cf0:	f001 fc33 	bl	801655a <sys_mutex_unlock>
  return rmem;
 8014cf4:	687b      	ldr	r3, [r7, #4]
}
 8014cf6:	4618      	mov	r0, r3
 8014cf8:	3720      	adds	r7, #32
 8014cfa:	46bd      	mov	sp, r7
 8014cfc:	bd80      	pop	{r7, pc}
 8014cfe:	bf00      	nop
 8014d00:	200076d4 	.word	0x200076d4
 8014d04:	200076d8 	.word	0x200076d8
 8014d08:	08020404 	.word	0x08020404
 8014d0c:	080205ac 	.word	0x080205ac
 8014d10:	08020468 	.word	0x08020468
 8014d14:	080205c4 	.word	0x080205c4
 8014d18:	200076dc 	.word	0x200076dc
 8014d1c:	080205e4 	.word	0x080205e4
 8014d20:	200076e0 	.word	0x200076e0

08014d24 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8014d24:	b580      	push	{r7, lr}
 8014d26:	b088      	sub	sp, #32
 8014d28:	af00      	add	r7, sp, #0
 8014d2a:	4603      	mov	r3, r0
 8014d2c:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8014d2e:	88fb      	ldrh	r3, [r7, #6]
 8014d30:	2b00      	cmp	r3, #0
 8014d32:	d101      	bne.n	8014d38 <mem_malloc+0x14>
    return NULL;
 8014d34:	2300      	movs	r3, #0
 8014d36:	e0e6      	b.n	8014f06 <mem_malloc+0x1e2>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8014d38:	88fb      	ldrh	r3, [r7, #6]
 8014d3a:	3303      	adds	r3, #3
 8014d3c:	b29b      	uxth	r3, r3
 8014d3e:	f023 0303 	bic.w	r3, r3, #3
 8014d42:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8014d44:	8bbb      	ldrh	r3, [r7, #28]
 8014d46:	2b0b      	cmp	r3, #11
 8014d48:	d801      	bhi.n	8014d4e <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 8014d4a:	230c      	movs	r3, #12
 8014d4c:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8014d4e:	8bbb      	ldrh	r3, [r7, #28]
 8014d50:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8014d54:	4293      	cmp	r3, r2
 8014d56:	d803      	bhi.n	8014d60 <mem_malloc+0x3c>
 8014d58:	8bba      	ldrh	r2, [r7, #28]
 8014d5a:	88fb      	ldrh	r3, [r7, #6]
 8014d5c:	429a      	cmp	r2, r3
 8014d5e:	d201      	bcs.n	8014d64 <mem_malloc+0x40>
    return NULL;
 8014d60:	2300      	movs	r3, #0
 8014d62:	e0d0      	b.n	8014f06 <mem_malloc+0x1e2>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8014d64:	486a      	ldr	r0, [pc, #424]	; (8014f10 <mem_malloc+0x1ec>)
 8014d66:	f001 fbe9 	bl	801653c <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8014d6a:	4b6a      	ldr	r3, [pc, #424]	; (8014f14 <mem_malloc+0x1f0>)
 8014d6c:	681b      	ldr	r3, [r3, #0]
 8014d6e:	4618      	mov	r0, r3
 8014d70:	f7ff fcf4 	bl	801475c <mem_to_ptr>
 8014d74:	4603      	mov	r3, r0
 8014d76:	83fb      	strh	r3, [r7, #30]
 8014d78:	e0b9      	b.n	8014eee <mem_malloc+0x1ca>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 8014d7a:	8bfb      	ldrh	r3, [r7, #30]
 8014d7c:	4618      	mov	r0, r3
 8014d7e:	f7ff fcdb 	bl	8014738 <ptr_to_mem>
 8014d82:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8014d84:	697b      	ldr	r3, [r7, #20]
 8014d86:	791b      	ldrb	r3, [r3, #4]
 8014d88:	2b00      	cmp	r3, #0
 8014d8a:	f040 80a9 	bne.w	8014ee0 <mem_malloc+0x1bc>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8014d8e:	697b      	ldr	r3, [r7, #20]
 8014d90:	881b      	ldrh	r3, [r3, #0]
 8014d92:	461a      	mov	r2, r3
 8014d94:	8bfb      	ldrh	r3, [r7, #30]
 8014d96:	1ad3      	subs	r3, r2, r3
 8014d98:	f1a3 0208 	sub.w	r2, r3, #8
 8014d9c:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8014d9e:	429a      	cmp	r2, r3
 8014da0:	f0c0 809e 	bcc.w	8014ee0 <mem_malloc+0x1bc>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8014da4:	697b      	ldr	r3, [r7, #20]
 8014da6:	881b      	ldrh	r3, [r3, #0]
 8014da8:	461a      	mov	r2, r3
 8014daa:	8bfb      	ldrh	r3, [r7, #30]
 8014dac:	1ad3      	subs	r3, r2, r3
 8014dae:	f1a3 0208 	sub.w	r2, r3, #8
 8014db2:	8bbb      	ldrh	r3, [r7, #28]
 8014db4:	3314      	adds	r3, #20
 8014db6:	429a      	cmp	r2, r3
 8014db8:	d335      	bcc.n	8014e26 <mem_malloc+0x102>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8014dba:	8bfa      	ldrh	r2, [r7, #30]
 8014dbc:	8bbb      	ldrh	r3, [r7, #28]
 8014dbe:	4413      	add	r3, r2
 8014dc0:	b29b      	uxth	r3, r3
 8014dc2:	3308      	adds	r3, #8
 8014dc4:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8014dc6:	8a7b      	ldrh	r3, [r7, #18]
 8014dc8:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8014dcc:	4293      	cmp	r3, r2
 8014dce:	d106      	bne.n	8014dde <mem_malloc+0xba>
 8014dd0:	4b51      	ldr	r3, [pc, #324]	; (8014f18 <mem_malloc+0x1f4>)
 8014dd2:	f240 3287 	movw	r2, #903	; 0x387
 8014dd6:	4951      	ldr	r1, [pc, #324]	; (8014f1c <mem_malloc+0x1f8>)
 8014dd8:	4851      	ldr	r0, [pc, #324]	; (8014f20 <mem_malloc+0x1fc>)
 8014dda:	f008 fc7d 	bl	801d6d8 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 8014dde:	8a7b      	ldrh	r3, [r7, #18]
 8014de0:	4618      	mov	r0, r3
 8014de2:	f7ff fca9 	bl	8014738 <ptr_to_mem>
 8014de6:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8014de8:	68fb      	ldr	r3, [r7, #12]
 8014dea:	2200      	movs	r2, #0
 8014dec:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 8014dee:	697b      	ldr	r3, [r7, #20]
 8014df0:	881a      	ldrh	r2, [r3, #0]
 8014df2:	68fb      	ldr	r3, [r7, #12]
 8014df4:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8014df6:	68fb      	ldr	r3, [r7, #12]
 8014df8:	8bfa      	ldrh	r2, [r7, #30]
 8014dfa:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8014dfc:	697b      	ldr	r3, [r7, #20]
 8014dfe:	8a7a      	ldrh	r2, [r7, #18]
 8014e00:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8014e02:	697b      	ldr	r3, [r7, #20]
 8014e04:	2201      	movs	r2, #1
 8014e06:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8014e08:	68fb      	ldr	r3, [r7, #12]
 8014e0a:	881b      	ldrh	r3, [r3, #0]
 8014e0c:	f643 72e8 	movw	r2, #16360	; 0x3fe8
 8014e10:	4293      	cmp	r3, r2
 8014e12:	d00b      	beq.n	8014e2c <mem_malloc+0x108>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8014e14:	68fb      	ldr	r3, [r7, #12]
 8014e16:	881b      	ldrh	r3, [r3, #0]
 8014e18:	4618      	mov	r0, r3
 8014e1a:	f7ff fc8d 	bl	8014738 <ptr_to_mem>
 8014e1e:	4602      	mov	r2, r0
 8014e20:	8a7b      	ldrh	r3, [r7, #18]
 8014e22:	8053      	strh	r3, [r2, #2]
 8014e24:	e002      	b.n	8014e2c <mem_malloc+0x108>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8014e26:	697b      	ldr	r3, [r7, #20]
 8014e28:	2201      	movs	r2, #1
 8014e2a:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8014e2c:	4b39      	ldr	r3, [pc, #228]	; (8014f14 <mem_malloc+0x1f0>)
 8014e2e:	681b      	ldr	r3, [r3, #0]
 8014e30:	697a      	ldr	r2, [r7, #20]
 8014e32:	429a      	cmp	r2, r3
 8014e34:	d127      	bne.n	8014e86 <mem_malloc+0x162>
          struct mem *cur = lfree;
 8014e36:	4b37      	ldr	r3, [pc, #220]	; (8014f14 <mem_malloc+0x1f0>)
 8014e38:	681b      	ldr	r3, [r3, #0]
 8014e3a:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8014e3c:	e005      	b.n	8014e4a <mem_malloc+0x126>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 8014e3e:	69bb      	ldr	r3, [r7, #24]
 8014e40:	881b      	ldrh	r3, [r3, #0]
 8014e42:	4618      	mov	r0, r3
 8014e44:	f7ff fc78 	bl	8014738 <ptr_to_mem>
 8014e48:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8014e4a:	69bb      	ldr	r3, [r7, #24]
 8014e4c:	791b      	ldrb	r3, [r3, #4]
 8014e4e:	2b00      	cmp	r3, #0
 8014e50:	d004      	beq.n	8014e5c <mem_malloc+0x138>
 8014e52:	4b34      	ldr	r3, [pc, #208]	; (8014f24 <mem_malloc+0x200>)
 8014e54:	681b      	ldr	r3, [r3, #0]
 8014e56:	69ba      	ldr	r2, [r7, #24]
 8014e58:	429a      	cmp	r2, r3
 8014e5a:	d1f0      	bne.n	8014e3e <mem_malloc+0x11a>
          }
          lfree = cur;
 8014e5c:	4a2d      	ldr	r2, [pc, #180]	; (8014f14 <mem_malloc+0x1f0>)
 8014e5e:	69bb      	ldr	r3, [r7, #24]
 8014e60:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8014e62:	4b2c      	ldr	r3, [pc, #176]	; (8014f14 <mem_malloc+0x1f0>)
 8014e64:	681a      	ldr	r2, [r3, #0]
 8014e66:	4b2f      	ldr	r3, [pc, #188]	; (8014f24 <mem_malloc+0x200>)
 8014e68:	681b      	ldr	r3, [r3, #0]
 8014e6a:	429a      	cmp	r2, r3
 8014e6c:	d00b      	beq.n	8014e86 <mem_malloc+0x162>
 8014e6e:	4b29      	ldr	r3, [pc, #164]	; (8014f14 <mem_malloc+0x1f0>)
 8014e70:	681b      	ldr	r3, [r3, #0]
 8014e72:	791b      	ldrb	r3, [r3, #4]
 8014e74:	2b00      	cmp	r3, #0
 8014e76:	d006      	beq.n	8014e86 <mem_malloc+0x162>
 8014e78:	4b27      	ldr	r3, [pc, #156]	; (8014f18 <mem_malloc+0x1f4>)
 8014e7a:	f240 32b5 	movw	r2, #949	; 0x3b5
 8014e7e:	492a      	ldr	r1, [pc, #168]	; (8014f28 <mem_malloc+0x204>)
 8014e80:	4827      	ldr	r0, [pc, #156]	; (8014f20 <mem_malloc+0x1fc>)
 8014e82:	f008 fc29 	bl	801d6d8 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 8014e86:	4822      	ldr	r0, [pc, #136]	; (8014f10 <mem_malloc+0x1ec>)
 8014e88:	f001 fb67 	bl	801655a <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8014e8c:	8bba      	ldrh	r2, [r7, #28]
 8014e8e:	697b      	ldr	r3, [r7, #20]
 8014e90:	4413      	add	r3, r2
 8014e92:	3308      	adds	r3, #8
 8014e94:	4a23      	ldr	r2, [pc, #140]	; (8014f24 <mem_malloc+0x200>)
 8014e96:	6812      	ldr	r2, [r2, #0]
 8014e98:	4293      	cmp	r3, r2
 8014e9a:	d906      	bls.n	8014eaa <mem_malloc+0x186>
 8014e9c:	4b1e      	ldr	r3, [pc, #120]	; (8014f18 <mem_malloc+0x1f4>)
 8014e9e:	f240 32ba 	movw	r2, #954	; 0x3ba
 8014ea2:	4922      	ldr	r1, [pc, #136]	; (8014f2c <mem_malloc+0x208>)
 8014ea4:	481e      	ldr	r0, [pc, #120]	; (8014f20 <mem_malloc+0x1fc>)
 8014ea6:	f008 fc17 	bl	801d6d8 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8014eaa:	697b      	ldr	r3, [r7, #20]
 8014eac:	f003 0303 	and.w	r3, r3, #3
 8014eb0:	2b00      	cmp	r3, #0
 8014eb2:	d006      	beq.n	8014ec2 <mem_malloc+0x19e>
 8014eb4:	4b18      	ldr	r3, [pc, #96]	; (8014f18 <mem_malloc+0x1f4>)
 8014eb6:	f44f 726f 	mov.w	r2, #956	; 0x3bc
 8014eba:	491d      	ldr	r1, [pc, #116]	; (8014f30 <mem_malloc+0x20c>)
 8014ebc:	4818      	ldr	r0, [pc, #96]	; (8014f20 <mem_malloc+0x1fc>)
 8014ebe:	f008 fc0b 	bl	801d6d8 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8014ec2:	697b      	ldr	r3, [r7, #20]
 8014ec4:	f003 0303 	and.w	r3, r3, #3
 8014ec8:	2b00      	cmp	r3, #0
 8014eca:	d006      	beq.n	8014eda <mem_malloc+0x1b6>
 8014ecc:	4b12      	ldr	r3, [pc, #72]	; (8014f18 <mem_malloc+0x1f4>)
 8014ece:	f240 32be 	movw	r2, #958	; 0x3be
 8014ed2:	4918      	ldr	r1, [pc, #96]	; (8014f34 <mem_malloc+0x210>)
 8014ed4:	4812      	ldr	r0, [pc, #72]	; (8014f20 <mem_malloc+0x1fc>)
 8014ed6:	f008 fbff 	bl	801d6d8 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8014eda:	697b      	ldr	r3, [r7, #20]
 8014edc:	3308      	adds	r3, #8
 8014ede:	e012      	b.n	8014f06 <mem_malloc+0x1e2>
         ptr = ptr_to_mem(ptr)->next) {
 8014ee0:	8bfb      	ldrh	r3, [r7, #30]
 8014ee2:	4618      	mov	r0, r3
 8014ee4:	f7ff fc28 	bl	8014738 <ptr_to_mem>
 8014ee8:	4603      	mov	r3, r0
 8014eea:	881b      	ldrh	r3, [r3, #0]
 8014eec:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8014eee:	8bfa      	ldrh	r2, [r7, #30]
 8014ef0:	8bb9      	ldrh	r1, [r7, #28]
 8014ef2:	f643 73e8 	movw	r3, #16360	; 0x3fe8
 8014ef6:	1a5b      	subs	r3, r3, r1
 8014ef8:	429a      	cmp	r2, r3
 8014efa:	f4ff af3e 	bcc.w	8014d7a <mem_malloc+0x56>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 8014efe:	4804      	ldr	r0, [pc, #16]	; (8014f10 <mem_malloc+0x1ec>)
 8014f00:	f001 fb2b 	bl	801655a <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8014f04:	2300      	movs	r3, #0
}
 8014f06:	4618      	mov	r0, r3
 8014f08:	3720      	adds	r7, #32
 8014f0a:	46bd      	mov	sp, r7
 8014f0c:	bd80      	pop	{r7, pc}
 8014f0e:	bf00      	nop
 8014f10:	200076dc 	.word	0x200076dc
 8014f14:	200076e0 	.word	0x200076e0
 8014f18:	08020404 	.word	0x08020404
 8014f1c:	080205e4 	.word	0x080205e4
 8014f20:	08020468 	.word	0x08020468
 8014f24:	200076d8 	.word	0x200076d8
 8014f28:	080205f8 	.word	0x080205f8
 8014f2c:	08020614 	.word	0x08020614
 8014f30:	08020644 	.word	0x08020644
 8014f34:	08020674 	.word	0x08020674

08014f38 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8014f38:	b480      	push	{r7}
 8014f3a:	b085      	sub	sp, #20
 8014f3c:	af00      	add	r7, sp, #0
 8014f3e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8014f40:	687b      	ldr	r3, [r7, #4]
 8014f42:	689b      	ldr	r3, [r3, #8]
 8014f44:	2200      	movs	r2, #0
 8014f46:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8014f48:	687b      	ldr	r3, [r7, #4]
 8014f4a:	685b      	ldr	r3, [r3, #4]
 8014f4c:	3303      	adds	r3, #3
 8014f4e:	f023 0303 	bic.w	r3, r3, #3
 8014f52:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8014f54:	2300      	movs	r3, #0
 8014f56:	60fb      	str	r3, [r7, #12]
 8014f58:	e011      	b.n	8014f7e <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8014f5a:	687b      	ldr	r3, [r7, #4]
 8014f5c:	689b      	ldr	r3, [r3, #8]
 8014f5e:	681a      	ldr	r2, [r3, #0]
 8014f60:	68bb      	ldr	r3, [r7, #8]
 8014f62:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8014f64:	687b      	ldr	r3, [r7, #4]
 8014f66:	689b      	ldr	r3, [r3, #8]
 8014f68:	68ba      	ldr	r2, [r7, #8]
 8014f6a:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8014f6c:	687b      	ldr	r3, [r7, #4]
 8014f6e:	881b      	ldrh	r3, [r3, #0]
 8014f70:	461a      	mov	r2, r3
 8014f72:	68bb      	ldr	r3, [r7, #8]
 8014f74:	4413      	add	r3, r2
 8014f76:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8014f78:	68fb      	ldr	r3, [r7, #12]
 8014f7a:	3301      	adds	r3, #1
 8014f7c:	60fb      	str	r3, [r7, #12]
 8014f7e:	687b      	ldr	r3, [r7, #4]
 8014f80:	885b      	ldrh	r3, [r3, #2]
 8014f82:	461a      	mov	r2, r3
 8014f84:	68fb      	ldr	r3, [r7, #12]
 8014f86:	4293      	cmp	r3, r2
 8014f88:	dbe7      	blt.n	8014f5a <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8014f8a:	bf00      	nop
 8014f8c:	3714      	adds	r7, #20
 8014f8e:	46bd      	mov	sp, r7
 8014f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f94:	4770      	bx	lr
	...

08014f98 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8014f98:	b580      	push	{r7, lr}
 8014f9a:	b082      	sub	sp, #8
 8014f9c:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8014f9e:	2300      	movs	r3, #0
 8014fa0:	80fb      	strh	r3, [r7, #6]
 8014fa2:	e009      	b.n	8014fb8 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8014fa4:	88fb      	ldrh	r3, [r7, #6]
 8014fa6:	4a08      	ldr	r2, [pc, #32]	; (8014fc8 <memp_init+0x30>)
 8014fa8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014fac:	4618      	mov	r0, r3
 8014fae:	f7ff ffc3 	bl	8014f38 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8014fb2:	88fb      	ldrh	r3, [r7, #6]
 8014fb4:	3301      	adds	r3, #1
 8014fb6:	80fb      	strh	r3, [r7, #6]
 8014fb8:	88fb      	ldrh	r3, [r7, #6]
 8014fba:	2b0c      	cmp	r3, #12
 8014fbc:	d9f2      	bls.n	8014fa4 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8014fbe:	bf00      	nop
 8014fc0:	3708      	adds	r7, #8
 8014fc2:	46bd      	mov	sp, r7
 8014fc4:	bd80      	pop	{r7, pc}
 8014fc6:	bf00      	nop
 8014fc8:	08022a3c 	.word	0x08022a3c

08014fcc <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8014fcc:	b580      	push	{r7, lr}
 8014fce:	b084      	sub	sp, #16
 8014fd0:	af00      	add	r7, sp, #0
 8014fd2:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 8014fd4:	f001 faee 	bl	80165b4 <sys_arch_protect>
 8014fd8:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 8014fda:	687b      	ldr	r3, [r7, #4]
 8014fdc:	689b      	ldr	r3, [r3, #8]
 8014fde:	681b      	ldr	r3, [r3, #0]
 8014fe0:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8014fe2:	68bb      	ldr	r3, [r7, #8]
 8014fe4:	2b00      	cmp	r3, #0
 8014fe6:	d015      	beq.n	8015014 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8014fe8:	687b      	ldr	r3, [r7, #4]
 8014fea:	689b      	ldr	r3, [r3, #8]
 8014fec:	68ba      	ldr	r2, [r7, #8]
 8014fee:	6812      	ldr	r2, [r2, #0]
 8014ff0:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8014ff2:	68bb      	ldr	r3, [r7, #8]
 8014ff4:	f003 0303 	and.w	r3, r3, #3
 8014ff8:	2b00      	cmp	r3, #0
 8014ffa:	d006      	beq.n	801500a <do_memp_malloc_pool+0x3e>
 8014ffc:	4b09      	ldr	r3, [pc, #36]	; (8015024 <do_memp_malloc_pool+0x58>)
 8014ffe:	f240 1219 	movw	r2, #281	; 0x119
 8015002:	4909      	ldr	r1, [pc, #36]	; (8015028 <do_memp_malloc_pool+0x5c>)
 8015004:	4809      	ldr	r0, [pc, #36]	; (801502c <do_memp_malloc_pool+0x60>)
 8015006:	f008 fb67 	bl	801d6d8 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 801500a:	68f8      	ldr	r0, [r7, #12]
 801500c:	f001 fae0 	bl	80165d0 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8015010:	68bb      	ldr	r3, [r7, #8]
 8015012:	e003      	b.n	801501c <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8015014:	68f8      	ldr	r0, [r7, #12]
 8015016:	f001 fadb 	bl	80165d0 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 801501a:	2300      	movs	r3, #0
}
 801501c:	4618      	mov	r0, r3
 801501e:	3710      	adds	r7, #16
 8015020:	46bd      	mov	sp, r7
 8015022:	bd80      	pop	{r7, pc}
 8015024:	08020698 	.word	0x08020698
 8015028:	080206e8 	.word	0x080206e8
 801502c:	0802070c 	.word	0x0802070c

08015030 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8015030:	b580      	push	{r7, lr}
 8015032:	b082      	sub	sp, #8
 8015034:	af00      	add	r7, sp, #0
 8015036:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8015038:	687b      	ldr	r3, [r7, #4]
 801503a:	2b00      	cmp	r3, #0
 801503c:	d106      	bne.n	801504c <memp_malloc_pool+0x1c>
 801503e:	4b0a      	ldr	r3, [pc, #40]	; (8015068 <memp_malloc_pool+0x38>)
 8015040:	f44f 729e 	mov.w	r2, #316	; 0x13c
 8015044:	4909      	ldr	r1, [pc, #36]	; (801506c <memp_malloc_pool+0x3c>)
 8015046:	480a      	ldr	r0, [pc, #40]	; (8015070 <memp_malloc_pool+0x40>)
 8015048:	f008 fb46 	bl	801d6d8 <iprintf>
  if (desc == NULL) {
 801504c:	687b      	ldr	r3, [r7, #4]
 801504e:	2b00      	cmp	r3, #0
 8015050:	d101      	bne.n	8015056 <memp_malloc_pool+0x26>
    return NULL;
 8015052:	2300      	movs	r3, #0
 8015054:	e003      	b.n	801505e <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 8015056:	6878      	ldr	r0, [r7, #4]
 8015058:	f7ff ffb8 	bl	8014fcc <do_memp_malloc_pool>
 801505c:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 801505e:	4618      	mov	r0, r3
 8015060:	3708      	adds	r7, #8
 8015062:	46bd      	mov	sp, r7
 8015064:	bd80      	pop	{r7, pc}
 8015066:	bf00      	nop
 8015068:	08020698 	.word	0x08020698
 801506c:	08020734 	.word	0x08020734
 8015070:	0802070c 	.word	0x0802070c

08015074 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8015074:	b580      	push	{r7, lr}
 8015076:	b084      	sub	sp, #16
 8015078:	af00      	add	r7, sp, #0
 801507a:	4603      	mov	r3, r0
 801507c:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 801507e:	79fb      	ldrb	r3, [r7, #7]
 8015080:	2b0c      	cmp	r3, #12
 8015082:	d908      	bls.n	8015096 <memp_malloc+0x22>
 8015084:	4b0a      	ldr	r3, [pc, #40]	; (80150b0 <memp_malloc+0x3c>)
 8015086:	f240 1257 	movw	r2, #343	; 0x157
 801508a:	490a      	ldr	r1, [pc, #40]	; (80150b4 <memp_malloc+0x40>)
 801508c:	480a      	ldr	r0, [pc, #40]	; (80150b8 <memp_malloc+0x44>)
 801508e:	f008 fb23 	bl	801d6d8 <iprintf>
 8015092:	2300      	movs	r3, #0
 8015094:	e008      	b.n	80150a8 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8015096:	79fb      	ldrb	r3, [r7, #7]
 8015098:	4a08      	ldr	r2, [pc, #32]	; (80150bc <memp_malloc+0x48>)
 801509a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801509e:	4618      	mov	r0, r3
 80150a0:	f7ff ff94 	bl	8014fcc <do_memp_malloc_pool>
 80150a4:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 80150a6:	68fb      	ldr	r3, [r7, #12]
}
 80150a8:	4618      	mov	r0, r3
 80150aa:	3710      	adds	r7, #16
 80150ac:	46bd      	mov	sp, r7
 80150ae:	bd80      	pop	{r7, pc}
 80150b0:	08020698 	.word	0x08020698
 80150b4:	08020748 	.word	0x08020748
 80150b8:	0802070c 	.word	0x0802070c
 80150bc:	08022a3c 	.word	0x08022a3c

080150c0 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 80150c0:	b580      	push	{r7, lr}
 80150c2:	b084      	sub	sp, #16
 80150c4:	af00      	add	r7, sp, #0
 80150c6:	6078      	str	r0, [r7, #4]
 80150c8:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 80150ca:	683b      	ldr	r3, [r7, #0]
 80150cc:	f003 0303 	and.w	r3, r3, #3
 80150d0:	2b00      	cmp	r3, #0
 80150d2:	d006      	beq.n	80150e2 <do_memp_free_pool+0x22>
 80150d4:	4b0d      	ldr	r3, [pc, #52]	; (801510c <do_memp_free_pool+0x4c>)
 80150d6:	f240 126d 	movw	r2, #365	; 0x16d
 80150da:	490d      	ldr	r1, [pc, #52]	; (8015110 <do_memp_free_pool+0x50>)
 80150dc:	480d      	ldr	r0, [pc, #52]	; (8015114 <do_memp_free_pool+0x54>)
 80150de:	f008 fafb 	bl	801d6d8 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 80150e2:	683b      	ldr	r3, [r7, #0]
 80150e4:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 80150e6:	f001 fa65 	bl	80165b4 <sys_arch_protect>
 80150ea:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 80150ec:	687b      	ldr	r3, [r7, #4]
 80150ee:	689b      	ldr	r3, [r3, #8]
 80150f0:	681a      	ldr	r2, [r3, #0]
 80150f2:	68fb      	ldr	r3, [r7, #12]
 80150f4:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 80150f6:	687b      	ldr	r3, [r7, #4]
 80150f8:	689b      	ldr	r3, [r3, #8]
 80150fa:	68fa      	ldr	r2, [r7, #12]
 80150fc:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 80150fe:	68b8      	ldr	r0, [r7, #8]
 8015100:	f001 fa66 	bl	80165d0 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8015104:	bf00      	nop
 8015106:	3710      	adds	r7, #16
 8015108:	46bd      	mov	sp, r7
 801510a:	bd80      	pop	{r7, pc}
 801510c:	08020698 	.word	0x08020698
 8015110:	08020768 	.word	0x08020768
 8015114:	0802070c 	.word	0x0802070c

08015118 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8015118:	b580      	push	{r7, lr}
 801511a:	b082      	sub	sp, #8
 801511c:	af00      	add	r7, sp, #0
 801511e:	6078      	str	r0, [r7, #4]
 8015120:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8015122:	687b      	ldr	r3, [r7, #4]
 8015124:	2b00      	cmp	r3, #0
 8015126:	d106      	bne.n	8015136 <memp_free_pool+0x1e>
 8015128:	4b0a      	ldr	r3, [pc, #40]	; (8015154 <memp_free_pool+0x3c>)
 801512a:	f240 1295 	movw	r2, #405	; 0x195
 801512e:	490a      	ldr	r1, [pc, #40]	; (8015158 <memp_free_pool+0x40>)
 8015130:	480a      	ldr	r0, [pc, #40]	; (801515c <memp_free_pool+0x44>)
 8015132:	f008 fad1 	bl	801d6d8 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 8015136:	687b      	ldr	r3, [r7, #4]
 8015138:	2b00      	cmp	r3, #0
 801513a:	d007      	beq.n	801514c <memp_free_pool+0x34>
 801513c:	683b      	ldr	r3, [r7, #0]
 801513e:	2b00      	cmp	r3, #0
 8015140:	d004      	beq.n	801514c <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 8015142:	6839      	ldr	r1, [r7, #0]
 8015144:	6878      	ldr	r0, [r7, #4]
 8015146:	f7ff ffbb 	bl	80150c0 <do_memp_free_pool>
 801514a:	e000      	b.n	801514e <memp_free_pool+0x36>
    return;
 801514c:	bf00      	nop
}
 801514e:	3708      	adds	r7, #8
 8015150:	46bd      	mov	sp, r7
 8015152:	bd80      	pop	{r7, pc}
 8015154:	08020698 	.word	0x08020698
 8015158:	08020734 	.word	0x08020734
 801515c:	0802070c 	.word	0x0802070c

08015160 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8015160:	b580      	push	{r7, lr}
 8015162:	b082      	sub	sp, #8
 8015164:	af00      	add	r7, sp, #0
 8015166:	4603      	mov	r3, r0
 8015168:	6039      	str	r1, [r7, #0]
 801516a:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 801516c:	79fb      	ldrb	r3, [r7, #7]
 801516e:	2b0c      	cmp	r3, #12
 8015170:	d907      	bls.n	8015182 <memp_free+0x22>
 8015172:	4b0c      	ldr	r3, [pc, #48]	; (80151a4 <memp_free+0x44>)
 8015174:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8015178:	490b      	ldr	r1, [pc, #44]	; (80151a8 <memp_free+0x48>)
 801517a:	480c      	ldr	r0, [pc, #48]	; (80151ac <memp_free+0x4c>)
 801517c:	f008 faac 	bl	801d6d8 <iprintf>
 8015180:	e00c      	b.n	801519c <memp_free+0x3c>

  if (mem == NULL) {
 8015182:	683b      	ldr	r3, [r7, #0]
 8015184:	2b00      	cmp	r3, #0
 8015186:	d008      	beq.n	801519a <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8015188:	79fb      	ldrb	r3, [r7, #7]
 801518a:	4a09      	ldr	r2, [pc, #36]	; (80151b0 <memp_free+0x50>)
 801518c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015190:	6839      	ldr	r1, [r7, #0]
 8015192:	4618      	mov	r0, r3
 8015194:	f7ff ff94 	bl	80150c0 <do_memp_free_pool>
 8015198:	e000      	b.n	801519c <memp_free+0x3c>
    return;
 801519a:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 801519c:	3708      	adds	r7, #8
 801519e:	46bd      	mov	sp, r7
 80151a0:	bd80      	pop	{r7, pc}
 80151a2:	bf00      	nop
 80151a4:	08020698 	.word	0x08020698
 80151a8:	08020788 	.word	0x08020788
 80151ac:	0802070c 	.word	0x0802070c
 80151b0:	08022a3c 	.word	0x08022a3c

080151b4 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 80151b4:	b480      	push	{r7}
 80151b6:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 80151b8:	bf00      	nop
 80151ba:	46bd      	mov	sp, r7
 80151bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151c0:	4770      	bx	lr
	...

080151c4 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 80151c4:	b580      	push	{r7, lr}
 80151c6:	b086      	sub	sp, #24
 80151c8:	af00      	add	r7, sp, #0
 80151ca:	60f8      	str	r0, [r7, #12]
 80151cc:	60b9      	str	r1, [r7, #8]
 80151ce:	607a      	str	r2, [r7, #4]
 80151d0:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 80151d2:	68fb      	ldr	r3, [r7, #12]
 80151d4:	2b00      	cmp	r3, #0
 80151d6:	d108      	bne.n	80151ea <netif_add+0x26>
 80151d8:	4b5b      	ldr	r3, [pc, #364]	; (8015348 <netif_add+0x184>)
 80151da:	f240 1227 	movw	r2, #295	; 0x127
 80151de:	495b      	ldr	r1, [pc, #364]	; (801534c <netif_add+0x188>)
 80151e0:	485b      	ldr	r0, [pc, #364]	; (8015350 <netif_add+0x18c>)
 80151e2:	f008 fa79 	bl	801d6d8 <iprintf>
 80151e6:	2300      	movs	r3, #0
 80151e8:	e0a9      	b.n	801533e <netif_add+0x17a>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 80151ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80151ec:	2b00      	cmp	r3, #0
 80151ee:	d108      	bne.n	8015202 <netif_add+0x3e>
 80151f0:	4b55      	ldr	r3, [pc, #340]	; (8015348 <netif_add+0x184>)
 80151f2:	f44f 7294 	mov.w	r2, #296	; 0x128
 80151f6:	4957      	ldr	r1, [pc, #348]	; (8015354 <netif_add+0x190>)
 80151f8:	4855      	ldr	r0, [pc, #340]	; (8015350 <netif_add+0x18c>)
 80151fa:	f008 fa6d 	bl	801d6d8 <iprintf>
 80151fe:	2300      	movs	r3, #0
 8015200:	e09d      	b.n	801533e <netif_add+0x17a>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8015202:	68bb      	ldr	r3, [r7, #8]
 8015204:	2b00      	cmp	r3, #0
 8015206:	d101      	bne.n	801520c <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8015208:	4b53      	ldr	r3, [pc, #332]	; (8015358 <netif_add+0x194>)
 801520a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 801520c:	687b      	ldr	r3, [r7, #4]
 801520e:	2b00      	cmp	r3, #0
 8015210:	d101      	bne.n	8015216 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8015212:	4b51      	ldr	r3, [pc, #324]	; (8015358 <netif_add+0x194>)
 8015214:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8015216:	683b      	ldr	r3, [r7, #0]
 8015218:	2b00      	cmp	r3, #0
 801521a:	d101      	bne.n	8015220 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 801521c:	4b4e      	ldr	r3, [pc, #312]	; (8015358 <netif_add+0x194>)
 801521e:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8015220:	68fb      	ldr	r3, [r7, #12]
 8015222:	2200      	movs	r2, #0
 8015224:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8015226:	68fb      	ldr	r3, [r7, #12]
 8015228:	2200      	movs	r2, #0
 801522a:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 801522c:	68fb      	ldr	r3, [r7, #12]
 801522e:	2200      	movs	r2, #0
 8015230:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8015232:	68fb      	ldr	r3, [r7, #12]
 8015234:	4a49      	ldr	r2, [pc, #292]	; (801535c <netif_add+0x198>)
 8015236:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8015238:	68fb      	ldr	r3, [r7, #12]
 801523a:	2200      	movs	r2, #0
 801523c:	851a      	strh	r2, [r3, #40]	; 0x28
  netif->flags = 0;
 801523e:	68fb      	ldr	r3, [r7, #12]
 8015240:	2200      	movs	r2, #0
 8015242:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
#ifdef netif_get_client_data
  memset(netif->client_data, 0, sizeof(netif->client_data));
 8015246:	68fb      	ldr	r3, [r7, #12]
 8015248:	3324      	adds	r3, #36	; 0x24
 801524a:	2204      	movs	r2, #4
 801524c:	2100      	movs	r1, #0
 801524e:	4618      	mov	r0, r3
 8015250:	f007 fdff 	bl	801ce52 <memset>
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8015254:	68fb      	ldr	r3, [r7, #12]
 8015256:	2200      	movs	r2, #0
 8015258:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 801525a:	68fb      	ldr	r3, [r7, #12]
 801525c:	6a3a      	ldr	r2, [r7, #32]
 801525e:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 8015260:	4b3f      	ldr	r3, [pc, #252]	; (8015360 <netif_add+0x19c>)
 8015262:	781a      	ldrb	r2, [r3, #0]
 8015264:	68fb      	ldr	r3, [r7, #12]
 8015266:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  netif->input = input;
 801526a:	68fb      	ldr	r3, [r7, #12]
 801526c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801526e:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8015270:	683b      	ldr	r3, [r7, #0]
 8015272:	687a      	ldr	r2, [r7, #4]
 8015274:	68b9      	ldr	r1, [r7, #8]
 8015276:	68f8      	ldr	r0, [r7, #12]
 8015278:	f000 f914 	bl	80154a4 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 801527c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801527e:	68f8      	ldr	r0, [r7, #12]
 8015280:	4798      	blx	r3
 8015282:	4603      	mov	r3, r0
 8015284:	2b00      	cmp	r3, #0
 8015286:	d001      	beq.n	801528c <netif_add+0xc8>
    return NULL;
 8015288:	2300      	movs	r3, #0
 801528a:	e058      	b.n	801533e <netif_add+0x17a>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 801528c:	68fb      	ldr	r3, [r7, #12]
 801528e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8015292:	2bff      	cmp	r3, #255	; 0xff
 8015294:	d103      	bne.n	801529e <netif_add+0xda>
        netif->num = 0;
 8015296:	68fb      	ldr	r3, [r7, #12]
 8015298:	2200      	movs	r2, #0
 801529a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }
      num_netifs = 0;
 801529e:	2300      	movs	r3, #0
 80152a0:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80152a2:	4b30      	ldr	r3, [pc, #192]	; (8015364 <netif_add+0x1a0>)
 80152a4:	681b      	ldr	r3, [r3, #0]
 80152a6:	617b      	str	r3, [r7, #20]
 80152a8:	e02b      	b.n	8015302 <netif_add+0x13e>
        LWIP_ASSERT("netif already added", netif2 != netif);
 80152aa:	697a      	ldr	r2, [r7, #20]
 80152ac:	68fb      	ldr	r3, [r7, #12]
 80152ae:	429a      	cmp	r2, r3
 80152b0:	d106      	bne.n	80152c0 <netif_add+0xfc>
 80152b2:	4b25      	ldr	r3, [pc, #148]	; (8015348 <netif_add+0x184>)
 80152b4:	f240 128b 	movw	r2, #395	; 0x18b
 80152b8:	492b      	ldr	r1, [pc, #172]	; (8015368 <netif_add+0x1a4>)
 80152ba:	4825      	ldr	r0, [pc, #148]	; (8015350 <netif_add+0x18c>)
 80152bc:	f008 fa0c 	bl	801d6d8 <iprintf>
        num_netifs++;
 80152c0:	693b      	ldr	r3, [r7, #16]
 80152c2:	3301      	adds	r3, #1
 80152c4:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 80152c6:	693b      	ldr	r3, [r7, #16]
 80152c8:	2bff      	cmp	r3, #255	; 0xff
 80152ca:	dd06      	ble.n	80152da <netif_add+0x116>
 80152cc:	4b1e      	ldr	r3, [pc, #120]	; (8015348 <netif_add+0x184>)
 80152ce:	f240 128d 	movw	r2, #397	; 0x18d
 80152d2:	4926      	ldr	r1, [pc, #152]	; (801536c <netif_add+0x1a8>)
 80152d4:	481e      	ldr	r0, [pc, #120]	; (8015350 <netif_add+0x18c>)
 80152d6:	f008 f9ff 	bl	801d6d8 <iprintf>
        if (netif2->num == netif->num) {
 80152da:	697b      	ldr	r3, [r7, #20]
 80152dc:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 80152e0:	68fb      	ldr	r3, [r7, #12]
 80152e2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80152e6:	429a      	cmp	r2, r3
 80152e8:	d108      	bne.n	80152fc <netif_add+0x138>
          netif->num++;
 80152ea:	68fb      	ldr	r3, [r7, #12]
 80152ec:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80152f0:	3301      	adds	r3, #1
 80152f2:	b2da      	uxtb	r2, r3
 80152f4:	68fb      	ldr	r3, [r7, #12]
 80152f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          break;
 80152fa:	e005      	b.n	8015308 <netif_add+0x144>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80152fc:	697b      	ldr	r3, [r7, #20]
 80152fe:	681b      	ldr	r3, [r3, #0]
 8015300:	617b      	str	r3, [r7, #20]
 8015302:	697b      	ldr	r3, [r7, #20]
 8015304:	2b00      	cmp	r3, #0
 8015306:	d1d0      	bne.n	80152aa <netif_add+0xe6>
        }
      }
    } while (netif2 != NULL);
 8015308:	697b      	ldr	r3, [r7, #20]
 801530a:	2b00      	cmp	r3, #0
 801530c:	d1be      	bne.n	801528c <netif_add+0xc8>
  }
  if (netif->num == 254) {
 801530e:	68fb      	ldr	r3, [r7, #12]
 8015310:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8015314:	2bfe      	cmp	r3, #254	; 0xfe
 8015316:	d103      	bne.n	8015320 <netif_add+0x15c>
    netif_num = 0;
 8015318:	4b11      	ldr	r3, [pc, #68]	; (8015360 <netif_add+0x19c>)
 801531a:	2200      	movs	r2, #0
 801531c:	701a      	strb	r2, [r3, #0]
 801531e:	e006      	b.n	801532e <netif_add+0x16a>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8015320:	68fb      	ldr	r3, [r7, #12]
 8015322:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8015326:	3301      	adds	r3, #1
 8015328:	b2da      	uxtb	r2, r3
 801532a:	4b0d      	ldr	r3, [pc, #52]	; (8015360 <netif_add+0x19c>)
 801532c:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 801532e:	4b0d      	ldr	r3, [pc, #52]	; (8015364 <netif_add+0x1a0>)
 8015330:	681a      	ldr	r2, [r3, #0]
 8015332:	68fb      	ldr	r3, [r7, #12]
 8015334:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8015336:	4a0b      	ldr	r2, [pc, #44]	; (8015364 <netif_add+0x1a0>)
 8015338:	68fb      	ldr	r3, [r7, #12]
 801533a:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 801533c:	68fb      	ldr	r3, [r7, #12]
}
 801533e:	4618      	mov	r0, r3
 8015340:	3718      	adds	r7, #24
 8015342:	46bd      	mov	sp, r7
 8015344:	bd80      	pop	{r7, pc}
 8015346:	bf00      	nop
 8015348:	080207a4 	.word	0x080207a4
 801534c:	08020854 	.word	0x08020854
 8015350:	08020810 	.word	0x08020810
 8015354:	08020870 	.word	0x08020870
 8015358:	08022998 	.word	0x08022998
 801535c:	08015787 	.word	0x08015787
 8015360:	20007718 	.word	0x20007718
 8015364:	2000ba28 	.word	0x2000ba28
 8015368:	08020894 	.word	0x08020894
 801536c:	080208a8 	.word	0x080208a8

08015370 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8015370:	b580      	push	{r7, lr}
 8015372:	b082      	sub	sp, #8
 8015374:	af00      	add	r7, sp, #0
 8015376:	6078      	str	r0, [r7, #4]
 8015378:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 801537a:	6839      	ldr	r1, [r7, #0]
 801537c:	6878      	ldr	r0, [r7, #4]
 801537e:	f002 fc73 	bl	8017c68 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8015382:	6839      	ldr	r1, [r7, #0]
 8015384:	6878      	ldr	r0, [r7, #4]
 8015386:	f007 fa31 	bl	801c7ec <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 801538a:	bf00      	nop
 801538c:	3708      	adds	r7, #8
 801538e:	46bd      	mov	sp, r7
 8015390:	bd80      	pop	{r7, pc}
	...

08015394 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8015394:	b580      	push	{r7, lr}
 8015396:	b086      	sub	sp, #24
 8015398:	af00      	add	r7, sp, #0
 801539a:	60f8      	str	r0, [r7, #12]
 801539c:	60b9      	str	r1, [r7, #8]
 801539e:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 80153a0:	68bb      	ldr	r3, [r7, #8]
 80153a2:	2b00      	cmp	r3, #0
 80153a4:	d106      	bne.n	80153b4 <netif_do_set_ipaddr+0x20>
 80153a6:	4b1d      	ldr	r3, [pc, #116]	; (801541c <netif_do_set_ipaddr+0x88>)
 80153a8:	f240 12cb 	movw	r2, #459	; 0x1cb
 80153ac:	491c      	ldr	r1, [pc, #112]	; (8015420 <netif_do_set_ipaddr+0x8c>)
 80153ae:	481d      	ldr	r0, [pc, #116]	; (8015424 <netif_do_set_ipaddr+0x90>)
 80153b0:	f008 f992 	bl	801d6d8 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 80153b4:	687b      	ldr	r3, [r7, #4]
 80153b6:	2b00      	cmp	r3, #0
 80153b8:	d106      	bne.n	80153c8 <netif_do_set_ipaddr+0x34>
 80153ba:	4b18      	ldr	r3, [pc, #96]	; (801541c <netif_do_set_ipaddr+0x88>)
 80153bc:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 80153c0:	4917      	ldr	r1, [pc, #92]	; (8015420 <netif_do_set_ipaddr+0x8c>)
 80153c2:	4818      	ldr	r0, [pc, #96]	; (8015424 <netif_do_set_ipaddr+0x90>)
 80153c4:	f008 f988 	bl	801d6d8 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 80153c8:	68bb      	ldr	r3, [r7, #8]
 80153ca:	681a      	ldr	r2, [r3, #0]
 80153cc:	68fb      	ldr	r3, [r7, #12]
 80153ce:	3304      	adds	r3, #4
 80153d0:	681b      	ldr	r3, [r3, #0]
 80153d2:	429a      	cmp	r2, r3
 80153d4:	d01c      	beq.n	8015410 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 80153d6:	68bb      	ldr	r3, [r7, #8]
 80153d8:	681b      	ldr	r3, [r3, #0]
 80153da:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 80153dc:	68fb      	ldr	r3, [r7, #12]
 80153de:	3304      	adds	r3, #4
 80153e0:	681a      	ldr	r2, [r3, #0]
 80153e2:	687b      	ldr	r3, [r7, #4]
 80153e4:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 80153e6:	f107 0314 	add.w	r3, r7, #20
 80153ea:	4619      	mov	r1, r3
 80153ec:	6878      	ldr	r0, [r7, #4]
 80153ee:	f7ff ffbf 	bl	8015370 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 80153f2:	68bb      	ldr	r3, [r7, #8]
 80153f4:	2b00      	cmp	r3, #0
 80153f6:	d002      	beq.n	80153fe <netif_do_set_ipaddr+0x6a>
 80153f8:	68bb      	ldr	r3, [r7, #8]
 80153fa:	681b      	ldr	r3, [r3, #0]
 80153fc:	e000      	b.n	8015400 <netif_do_set_ipaddr+0x6c>
 80153fe:	2300      	movs	r3, #0
 8015400:	68fa      	ldr	r2, [r7, #12]
 8015402:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8015404:	2101      	movs	r1, #1
 8015406:	68f8      	ldr	r0, [r7, #12]
 8015408:	f000 f8d2 	bl	80155b0 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 801540c:	2301      	movs	r3, #1
 801540e:	e000      	b.n	8015412 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8015410:	2300      	movs	r3, #0
}
 8015412:	4618      	mov	r0, r3
 8015414:	3718      	adds	r7, #24
 8015416:	46bd      	mov	sp, r7
 8015418:	bd80      	pop	{r7, pc}
 801541a:	bf00      	nop
 801541c:	080207a4 	.word	0x080207a4
 8015420:	080208d8 	.word	0x080208d8
 8015424:	08020810 	.word	0x08020810

08015428 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8015428:	b480      	push	{r7}
 801542a:	b085      	sub	sp, #20
 801542c:	af00      	add	r7, sp, #0
 801542e:	60f8      	str	r0, [r7, #12]
 8015430:	60b9      	str	r1, [r7, #8]
 8015432:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8015434:	68bb      	ldr	r3, [r7, #8]
 8015436:	681a      	ldr	r2, [r3, #0]
 8015438:	68fb      	ldr	r3, [r7, #12]
 801543a:	3308      	adds	r3, #8
 801543c:	681b      	ldr	r3, [r3, #0]
 801543e:	429a      	cmp	r2, r3
 8015440:	d00a      	beq.n	8015458 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8015442:	68bb      	ldr	r3, [r7, #8]
 8015444:	2b00      	cmp	r3, #0
 8015446:	d002      	beq.n	801544e <netif_do_set_netmask+0x26>
 8015448:	68bb      	ldr	r3, [r7, #8]
 801544a:	681b      	ldr	r3, [r3, #0]
 801544c:	e000      	b.n	8015450 <netif_do_set_netmask+0x28>
 801544e:	2300      	movs	r3, #0
 8015450:	68fa      	ldr	r2, [r7, #12]
 8015452:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8015454:	2301      	movs	r3, #1
 8015456:	e000      	b.n	801545a <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8015458:	2300      	movs	r3, #0
}
 801545a:	4618      	mov	r0, r3
 801545c:	3714      	adds	r7, #20
 801545e:	46bd      	mov	sp, r7
 8015460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015464:	4770      	bx	lr

08015466 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8015466:	b480      	push	{r7}
 8015468:	b085      	sub	sp, #20
 801546a:	af00      	add	r7, sp, #0
 801546c:	60f8      	str	r0, [r7, #12]
 801546e:	60b9      	str	r1, [r7, #8]
 8015470:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8015472:	68bb      	ldr	r3, [r7, #8]
 8015474:	681a      	ldr	r2, [r3, #0]
 8015476:	68fb      	ldr	r3, [r7, #12]
 8015478:	330c      	adds	r3, #12
 801547a:	681b      	ldr	r3, [r3, #0]
 801547c:	429a      	cmp	r2, r3
 801547e:	d00a      	beq.n	8015496 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8015480:	68bb      	ldr	r3, [r7, #8]
 8015482:	2b00      	cmp	r3, #0
 8015484:	d002      	beq.n	801548c <netif_do_set_gw+0x26>
 8015486:	68bb      	ldr	r3, [r7, #8]
 8015488:	681b      	ldr	r3, [r3, #0]
 801548a:	e000      	b.n	801548e <netif_do_set_gw+0x28>
 801548c:	2300      	movs	r3, #0
 801548e:	68fa      	ldr	r2, [r7, #12]
 8015490:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 8015492:	2301      	movs	r3, #1
 8015494:	e000      	b.n	8015498 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 8015496:	2300      	movs	r3, #0
}
 8015498:	4618      	mov	r0, r3
 801549a:	3714      	adds	r7, #20
 801549c:	46bd      	mov	sp, r7
 801549e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154a2:	4770      	bx	lr

080154a4 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 80154a4:	b580      	push	{r7, lr}
 80154a6:	b088      	sub	sp, #32
 80154a8:	af00      	add	r7, sp, #0
 80154aa:	60f8      	str	r0, [r7, #12]
 80154ac:	60b9      	str	r1, [r7, #8]
 80154ae:	607a      	str	r2, [r7, #4]
 80154b0:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 80154b2:	2300      	movs	r3, #0
 80154b4:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 80154b6:	2300      	movs	r3, #0
 80154b8:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80154ba:	68bb      	ldr	r3, [r7, #8]
 80154bc:	2b00      	cmp	r3, #0
 80154be:	d101      	bne.n	80154c4 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 80154c0:	4b1c      	ldr	r3, [pc, #112]	; (8015534 <netif_set_addr+0x90>)
 80154c2:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 80154c4:	687b      	ldr	r3, [r7, #4]
 80154c6:	2b00      	cmp	r3, #0
 80154c8:	d101      	bne.n	80154ce <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 80154ca:	4b1a      	ldr	r3, [pc, #104]	; (8015534 <netif_set_addr+0x90>)
 80154cc:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 80154ce:	683b      	ldr	r3, [r7, #0]
 80154d0:	2b00      	cmp	r3, #0
 80154d2:	d101      	bne.n	80154d8 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 80154d4:	4b17      	ldr	r3, [pc, #92]	; (8015534 <netif_set_addr+0x90>)
 80154d6:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 80154d8:	68bb      	ldr	r3, [r7, #8]
 80154da:	2b00      	cmp	r3, #0
 80154dc:	d003      	beq.n	80154e6 <netif_set_addr+0x42>
 80154de:	68bb      	ldr	r3, [r7, #8]
 80154e0:	681b      	ldr	r3, [r3, #0]
 80154e2:	2b00      	cmp	r3, #0
 80154e4:	d101      	bne.n	80154ea <netif_set_addr+0x46>
 80154e6:	2301      	movs	r3, #1
 80154e8:	e000      	b.n	80154ec <netif_set_addr+0x48>
 80154ea:	2300      	movs	r3, #0
 80154ec:	617b      	str	r3, [r7, #20]
  if (remove) {
 80154ee:	697b      	ldr	r3, [r7, #20]
 80154f0:	2b00      	cmp	r3, #0
 80154f2:	d006      	beq.n	8015502 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 80154f4:	f107 0310 	add.w	r3, r7, #16
 80154f8:	461a      	mov	r2, r3
 80154fa:	68b9      	ldr	r1, [r7, #8]
 80154fc:	68f8      	ldr	r0, [r7, #12]
 80154fe:	f7ff ff49 	bl	8015394 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8015502:	69fa      	ldr	r2, [r7, #28]
 8015504:	6879      	ldr	r1, [r7, #4]
 8015506:	68f8      	ldr	r0, [r7, #12]
 8015508:	f7ff ff8e 	bl	8015428 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 801550c:	69ba      	ldr	r2, [r7, #24]
 801550e:	6839      	ldr	r1, [r7, #0]
 8015510:	68f8      	ldr	r0, [r7, #12]
 8015512:	f7ff ffa8 	bl	8015466 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8015516:	697b      	ldr	r3, [r7, #20]
 8015518:	2b00      	cmp	r3, #0
 801551a:	d106      	bne.n	801552a <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 801551c:	f107 0310 	add.w	r3, r7, #16
 8015520:	461a      	mov	r2, r3
 8015522:	68b9      	ldr	r1, [r7, #8]
 8015524:	68f8      	ldr	r0, [r7, #12]
 8015526:	f7ff ff35 	bl	8015394 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 801552a:	bf00      	nop
 801552c:	3720      	adds	r7, #32
 801552e:	46bd      	mov	sp, r7
 8015530:	bd80      	pop	{r7, pc}
 8015532:	bf00      	nop
 8015534:	08022998 	.word	0x08022998

08015538 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8015538:	b480      	push	{r7}
 801553a:	b083      	sub	sp, #12
 801553c:	af00      	add	r7, sp, #0
 801553e:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8015540:	4a04      	ldr	r2, [pc, #16]	; (8015554 <netif_set_default+0x1c>)
 8015542:	687b      	ldr	r3, [r7, #4]
 8015544:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8015546:	bf00      	nop
 8015548:	370c      	adds	r7, #12
 801554a:	46bd      	mov	sp, r7
 801554c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015550:	4770      	bx	lr
 8015552:	bf00      	nop
 8015554:	2000ba2c 	.word	0x2000ba2c

08015558 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8015558:	b580      	push	{r7, lr}
 801555a:	b082      	sub	sp, #8
 801555c:	af00      	add	r7, sp, #0
 801555e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8015560:	687b      	ldr	r3, [r7, #4]
 8015562:	2b00      	cmp	r3, #0
 8015564:	d107      	bne.n	8015576 <netif_set_up+0x1e>
 8015566:	4b0f      	ldr	r3, [pc, #60]	; (80155a4 <netif_set_up+0x4c>)
 8015568:	f44f 7254 	mov.w	r2, #848	; 0x350
 801556c:	490e      	ldr	r1, [pc, #56]	; (80155a8 <netif_set_up+0x50>)
 801556e:	480f      	ldr	r0, [pc, #60]	; (80155ac <netif_set_up+0x54>)
 8015570:	f008 f8b2 	bl	801d6d8 <iprintf>
 8015574:	e013      	b.n	801559e <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 8015576:	687b      	ldr	r3, [r7, #4]
 8015578:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801557c:	f003 0301 	and.w	r3, r3, #1
 8015580:	2b00      	cmp	r3, #0
 8015582:	d10c      	bne.n	801559e <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8015584:	687b      	ldr	r3, [r7, #4]
 8015586:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801558a:	f043 0301 	orr.w	r3, r3, #1
 801558e:	b2da      	uxtb	r2, r3
 8015590:	687b      	ldr	r3, [r7, #4]
 8015592:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8015596:	2103      	movs	r1, #3
 8015598:	6878      	ldr	r0, [r7, #4]
 801559a:	f000 f809 	bl	80155b0 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 801559e:	3708      	adds	r7, #8
 80155a0:	46bd      	mov	sp, r7
 80155a2:	bd80      	pop	{r7, pc}
 80155a4:	080207a4 	.word	0x080207a4
 80155a8:	08020948 	.word	0x08020948
 80155ac:	08020810 	.word	0x08020810

080155b0 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 80155b0:	b580      	push	{r7, lr}
 80155b2:	b082      	sub	sp, #8
 80155b4:	af00      	add	r7, sp, #0
 80155b6:	6078      	str	r0, [r7, #4]
 80155b8:	460b      	mov	r3, r1
 80155ba:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 80155bc:	687b      	ldr	r3, [r7, #4]
 80155be:	2b00      	cmp	r3, #0
 80155c0:	d106      	bne.n	80155d0 <netif_issue_reports+0x20>
 80155c2:	4b18      	ldr	r3, [pc, #96]	; (8015624 <netif_issue_reports+0x74>)
 80155c4:	f240 326d 	movw	r2, #877	; 0x36d
 80155c8:	4917      	ldr	r1, [pc, #92]	; (8015628 <netif_issue_reports+0x78>)
 80155ca:	4818      	ldr	r0, [pc, #96]	; (801562c <netif_issue_reports+0x7c>)
 80155cc:	f008 f884 	bl	801d6d8 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 80155d0:	687b      	ldr	r3, [r7, #4]
 80155d2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80155d6:	f003 0304 	and.w	r3, r3, #4
 80155da:	2b00      	cmp	r3, #0
 80155dc:	d01e      	beq.n	801561c <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 80155de:	687b      	ldr	r3, [r7, #4]
 80155e0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80155e4:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 80155e8:	2b00      	cmp	r3, #0
 80155ea:	d017      	beq.n	801561c <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80155ec:	78fb      	ldrb	r3, [r7, #3]
 80155ee:	f003 0301 	and.w	r3, r3, #1
 80155f2:	2b00      	cmp	r3, #0
 80155f4:	d013      	beq.n	801561e <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80155f6:	687b      	ldr	r3, [r7, #4]
 80155f8:	3304      	adds	r3, #4
 80155fa:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80155fc:	2b00      	cmp	r3, #0
 80155fe:	d00e      	beq.n	801561e <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8015600:	687b      	ldr	r3, [r7, #4]
 8015602:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8015606:	f003 0308 	and.w	r3, r3, #8
 801560a:	2b00      	cmp	r3, #0
 801560c:	d007      	beq.n	801561e <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 801560e:	687b      	ldr	r3, [r7, #4]
 8015610:	3304      	adds	r3, #4
 8015612:	4619      	mov	r1, r3
 8015614:	6878      	ldr	r0, [r7, #4]
 8015616:	f7fd fbf7 	bl	8012e08 <etharp_request>
 801561a:	e000      	b.n	801561e <netif_issue_reports+0x6e>
    return;
 801561c:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 801561e:	3708      	adds	r7, #8
 8015620:	46bd      	mov	sp, r7
 8015622:	bd80      	pop	{r7, pc}
 8015624:	080207a4 	.word	0x080207a4
 8015628:	08020964 	.word	0x08020964
 801562c:	08020810 	.word	0x08020810

08015630 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8015630:	b580      	push	{r7, lr}
 8015632:	b082      	sub	sp, #8
 8015634:	af00      	add	r7, sp, #0
 8015636:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8015638:	687b      	ldr	r3, [r7, #4]
 801563a:	2b00      	cmp	r3, #0
 801563c:	d107      	bne.n	801564e <netif_set_down+0x1e>
 801563e:	4b12      	ldr	r3, [pc, #72]	; (8015688 <netif_set_down+0x58>)
 8015640:	f240 329b 	movw	r2, #923	; 0x39b
 8015644:	4911      	ldr	r1, [pc, #68]	; (801568c <netif_set_down+0x5c>)
 8015646:	4812      	ldr	r0, [pc, #72]	; (8015690 <netif_set_down+0x60>)
 8015648:	f008 f846 	bl	801d6d8 <iprintf>
 801564c:	e019      	b.n	8015682 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 801564e:	687b      	ldr	r3, [r7, #4]
 8015650:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8015654:	f003 0301 	and.w	r3, r3, #1
 8015658:	2b00      	cmp	r3, #0
 801565a:	d012      	beq.n	8015682 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 801565c:	687b      	ldr	r3, [r7, #4]
 801565e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8015662:	f023 0301 	bic.w	r3, r3, #1
 8015666:	b2da      	uxtb	r2, r3
 8015668:	687b      	ldr	r3, [r7, #4]
 801566a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 801566e:	687b      	ldr	r3, [r7, #4]
 8015670:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8015674:	f003 0308 	and.w	r3, r3, #8
 8015678:	2b00      	cmp	r3, #0
 801567a:	d002      	beq.n	8015682 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 801567c:	6878      	ldr	r0, [r7, #4]
 801567e:	f7fc ff7d 	bl	801257c <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8015682:	3708      	adds	r7, #8
 8015684:	46bd      	mov	sp, r7
 8015686:	bd80      	pop	{r7, pc}
 8015688:	080207a4 	.word	0x080207a4
 801568c:	08020988 	.word	0x08020988
 8015690:	08020810 	.word	0x08020810

08015694 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8015694:	b580      	push	{r7, lr}
 8015696:	b082      	sub	sp, #8
 8015698:	af00      	add	r7, sp, #0
 801569a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 801569c:	687b      	ldr	r3, [r7, #4]
 801569e:	2b00      	cmp	r3, #0
 80156a0:	d107      	bne.n	80156b2 <netif_set_link_up+0x1e>
 80156a2:	4b15      	ldr	r3, [pc, #84]	; (80156f8 <netif_set_link_up+0x64>)
 80156a4:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 80156a8:	4914      	ldr	r1, [pc, #80]	; (80156fc <netif_set_link_up+0x68>)
 80156aa:	4815      	ldr	r0, [pc, #84]	; (8015700 <netif_set_link_up+0x6c>)
 80156ac:	f008 f814 	bl	801d6d8 <iprintf>
 80156b0:	e01e      	b.n	80156f0 <netif_set_link_up+0x5c>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 80156b2:	687b      	ldr	r3, [r7, #4]
 80156b4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80156b8:	f003 0304 	and.w	r3, r3, #4
 80156bc:	2b00      	cmp	r3, #0
 80156be:	d117      	bne.n	80156f0 <netif_set_link_up+0x5c>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 80156c0:	687b      	ldr	r3, [r7, #4]
 80156c2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80156c6:	f043 0304 	orr.w	r3, r3, #4
 80156ca:	b2da      	uxtb	r2, r3
 80156cc:	687b      	ldr	r3, [r7, #4]
 80156ce:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

#if LWIP_DHCP
    dhcp_network_changed(netif);
 80156d2:	6878      	ldr	r0, [r7, #4]
 80156d4:	f7fb f9b2 	bl	8010a3c <dhcp_network_changed>

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80156d8:	2103      	movs	r1, #3
 80156da:	6878      	ldr	r0, [r7, #4]
 80156dc:	f7ff ff68 	bl	80155b0 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 80156e0:	687b      	ldr	r3, [r7, #4]
 80156e2:	69db      	ldr	r3, [r3, #28]
 80156e4:	2b00      	cmp	r3, #0
 80156e6:	d003      	beq.n	80156f0 <netif_set_link_up+0x5c>
 80156e8:	687b      	ldr	r3, [r7, #4]
 80156ea:	69db      	ldr	r3, [r3, #28]
 80156ec:	6878      	ldr	r0, [r7, #4]
 80156ee:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 80156f0:	3708      	adds	r7, #8
 80156f2:	46bd      	mov	sp, r7
 80156f4:	bd80      	pop	{r7, pc}
 80156f6:	bf00      	nop
 80156f8:	080207a4 	.word	0x080207a4
 80156fc:	080209a8 	.word	0x080209a8
 8015700:	08020810 	.word	0x08020810

08015704 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8015704:	b580      	push	{r7, lr}
 8015706:	b082      	sub	sp, #8
 8015708:	af00      	add	r7, sp, #0
 801570a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 801570c:	687b      	ldr	r3, [r7, #4]
 801570e:	2b00      	cmp	r3, #0
 8015710:	d107      	bne.n	8015722 <netif_set_link_down+0x1e>
 8015712:	4b11      	ldr	r3, [pc, #68]	; (8015758 <netif_set_link_down+0x54>)
 8015714:	f240 4206 	movw	r2, #1030	; 0x406
 8015718:	4910      	ldr	r1, [pc, #64]	; (801575c <netif_set_link_down+0x58>)
 801571a:	4811      	ldr	r0, [pc, #68]	; (8015760 <netif_set_link_down+0x5c>)
 801571c:	f007 ffdc 	bl	801d6d8 <iprintf>
 8015720:	e017      	b.n	8015752 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8015722:	687b      	ldr	r3, [r7, #4]
 8015724:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8015728:	f003 0304 	and.w	r3, r3, #4
 801572c:	2b00      	cmp	r3, #0
 801572e:	d010      	beq.n	8015752 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8015730:	687b      	ldr	r3, [r7, #4]
 8015732:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8015736:	f023 0304 	bic.w	r3, r3, #4
 801573a:	b2da      	uxtb	r2, r3
 801573c:	687b      	ldr	r3, [r7, #4]
 801573e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    NETIF_LINK_CALLBACK(netif);
 8015742:	687b      	ldr	r3, [r7, #4]
 8015744:	69db      	ldr	r3, [r3, #28]
 8015746:	2b00      	cmp	r3, #0
 8015748:	d003      	beq.n	8015752 <netif_set_link_down+0x4e>
 801574a:	687b      	ldr	r3, [r7, #4]
 801574c:	69db      	ldr	r3, [r3, #28]
 801574e:	6878      	ldr	r0, [r7, #4]
 8015750:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8015752:	3708      	adds	r7, #8
 8015754:	46bd      	mov	sp, r7
 8015756:	bd80      	pop	{r7, pc}
 8015758:	080207a4 	.word	0x080207a4
 801575c:	080209cc 	.word	0x080209cc
 8015760:	08020810 	.word	0x08020810

08015764 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8015764:	b480      	push	{r7}
 8015766:	b083      	sub	sp, #12
 8015768:	af00      	add	r7, sp, #0
 801576a:	6078      	str	r0, [r7, #4]
 801576c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 801576e:	687b      	ldr	r3, [r7, #4]
 8015770:	2b00      	cmp	r3, #0
 8015772:	d002      	beq.n	801577a <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8015774:	687b      	ldr	r3, [r7, #4]
 8015776:	683a      	ldr	r2, [r7, #0]
 8015778:	61da      	str	r2, [r3, #28]
  }
}
 801577a:	bf00      	nop
 801577c:	370c      	adds	r7, #12
 801577e:	46bd      	mov	sp, r7
 8015780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015784:	4770      	bx	lr

08015786 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8015786:	b480      	push	{r7}
 8015788:	b085      	sub	sp, #20
 801578a:	af00      	add	r7, sp, #0
 801578c:	60f8      	str	r0, [r7, #12]
 801578e:	60b9      	str	r1, [r7, #8]
 8015790:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8015792:	f06f 030b 	mvn.w	r3, #11
}
 8015796:	4618      	mov	r0, r3
 8015798:	3714      	adds	r7, #20
 801579a:	46bd      	mov	sp, r7
 801579c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157a0:	4770      	bx	lr
	...

080157a4 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 80157a4:	b480      	push	{r7}
 80157a6:	b085      	sub	sp, #20
 80157a8:	af00      	add	r7, sp, #0
 80157aa:	4603      	mov	r3, r0
 80157ac:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 80157ae:	79fb      	ldrb	r3, [r7, #7]
 80157b0:	2b00      	cmp	r3, #0
 80157b2:	d013      	beq.n	80157dc <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 80157b4:	4b0d      	ldr	r3, [pc, #52]	; (80157ec <netif_get_by_index+0x48>)
 80157b6:	681b      	ldr	r3, [r3, #0]
 80157b8:	60fb      	str	r3, [r7, #12]
 80157ba:	e00c      	b.n	80157d6 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 80157bc:	68fb      	ldr	r3, [r7, #12]
 80157be:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80157c2:	3301      	adds	r3, #1
 80157c4:	b2db      	uxtb	r3, r3
 80157c6:	79fa      	ldrb	r2, [r7, #7]
 80157c8:	429a      	cmp	r2, r3
 80157ca:	d101      	bne.n	80157d0 <netif_get_by_index+0x2c>
        return netif; /* found! */
 80157cc:	68fb      	ldr	r3, [r7, #12]
 80157ce:	e006      	b.n	80157de <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 80157d0:	68fb      	ldr	r3, [r7, #12]
 80157d2:	681b      	ldr	r3, [r3, #0]
 80157d4:	60fb      	str	r3, [r7, #12]
 80157d6:	68fb      	ldr	r3, [r7, #12]
 80157d8:	2b00      	cmp	r3, #0
 80157da:	d1ef      	bne.n	80157bc <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 80157dc:	2300      	movs	r3, #0
}
 80157de:	4618      	mov	r0, r3
 80157e0:	3714      	adds	r7, #20
 80157e2:	46bd      	mov	sp, r7
 80157e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157e8:	4770      	bx	lr
 80157ea:	bf00      	nop
 80157ec:	2000ba28 	.word	0x2000ba28

080157f0 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 80157f0:	b580      	push	{r7, lr}
 80157f2:	b082      	sub	sp, #8
 80157f4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 80157f6:	f000 fedd 	bl	80165b4 <sys_arch_protect>
 80157fa:	6038      	str	r0, [r7, #0]
 80157fc:	4b0d      	ldr	r3, [pc, #52]	; (8015834 <pbuf_free_ooseq+0x44>)
 80157fe:	2200      	movs	r2, #0
 8015800:	701a      	strb	r2, [r3, #0]
 8015802:	6838      	ldr	r0, [r7, #0]
 8015804:	f000 fee4 	bl	80165d0 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8015808:	4b0b      	ldr	r3, [pc, #44]	; (8015838 <pbuf_free_ooseq+0x48>)
 801580a:	681b      	ldr	r3, [r3, #0]
 801580c:	607b      	str	r3, [r7, #4]
 801580e:	e00a      	b.n	8015826 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8015810:	687b      	ldr	r3, [r7, #4]
 8015812:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015814:	2b00      	cmp	r3, #0
 8015816:	d003      	beq.n	8015820 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8015818:	6878      	ldr	r0, [r7, #4]
 801581a:	f002 fa63 	bl	8017ce4 <tcp_free_ooseq>
      return;
 801581e:	e005      	b.n	801582c <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8015820:	687b      	ldr	r3, [r7, #4]
 8015822:	68db      	ldr	r3, [r3, #12]
 8015824:	607b      	str	r3, [r7, #4]
 8015826:	687b      	ldr	r3, [r7, #4]
 8015828:	2b00      	cmp	r3, #0
 801582a:	d1f1      	bne.n	8015810 <pbuf_free_ooseq+0x20>
    }
  }
}
 801582c:	3708      	adds	r7, #8
 801582e:	46bd      	mov	sp, r7
 8015830:	bd80      	pop	{r7, pc}
 8015832:	bf00      	nop
 8015834:	2000ba30 	.word	0x2000ba30
 8015838:	2000ba40 	.word	0x2000ba40

0801583c <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 801583c:	b580      	push	{r7, lr}
 801583e:	b082      	sub	sp, #8
 8015840:	af00      	add	r7, sp, #0
 8015842:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8015844:	f7ff ffd4 	bl	80157f0 <pbuf_free_ooseq>
}
 8015848:	bf00      	nop
 801584a:	3708      	adds	r7, #8
 801584c:	46bd      	mov	sp, r7
 801584e:	bd80      	pop	{r7, pc}

08015850 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8015850:	b580      	push	{r7, lr}
 8015852:	b082      	sub	sp, #8
 8015854:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8015856:	f000 fead 	bl	80165b4 <sys_arch_protect>
 801585a:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 801585c:	4b0f      	ldr	r3, [pc, #60]	; (801589c <pbuf_pool_is_empty+0x4c>)
 801585e:	781b      	ldrb	r3, [r3, #0]
 8015860:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 8015862:	4b0e      	ldr	r3, [pc, #56]	; (801589c <pbuf_pool_is_empty+0x4c>)
 8015864:	2201      	movs	r2, #1
 8015866:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8015868:	6878      	ldr	r0, [r7, #4]
 801586a:	f000 feb1 	bl	80165d0 <sys_arch_unprotect>

  if (!queued) {
 801586e:	78fb      	ldrb	r3, [r7, #3]
 8015870:	2b00      	cmp	r3, #0
 8015872:	d10f      	bne.n	8015894 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8015874:	2100      	movs	r1, #0
 8015876:	480a      	ldr	r0, [pc, #40]	; (80158a0 <pbuf_pool_is_empty+0x50>)
 8015878:	f006 f906 	bl	801ba88 <tcpip_try_callback>
 801587c:	4603      	mov	r3, r0
 801587e:	2b00      	cmp	r3, #0
 8015880:	d008      	beq.n	8015894 <pbuf_pool_is_empty+0x44>
 8015882:	f000 fe97 	bl	80165b4 <sys_arch_protect>
 8015886:	6078      	str	r0, [r7, #4]
 8015888:	4b04      	ldr	r3, [pc, #16]	; (801589c <pbuf_pool_is_empty+0x4c>)
 801588a:	2200      	movs	r2, #0
 801588c:	701a      	strb	r2, [r3, #0]
 801588e:	6878      	ldr	r0, [r7, #4]
 8015890:	f000 fe9e 	bl	80165d0 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8015894:	bf00      	nop
 8015896:	3708      	adds	r7, #8
 8015898:	46bd      	mov	sp, r7
 801589a:	bd80      	pop	{r7, pc}
 801589c:	2000ba30 	.word	0x2000ba30
 80158a0:	0801583d 	.word	0x0801583d

080158a4 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 80158a4:	b480      	push	{r7}
 80158a6:	b085      	sub	sp, #20
 80158a8:	af00      	add	r7, sp, #0
 80158aa:	60f8      	str	r0, [r7, #12]
 80158ac:	60b9      	str	r1, [r7, #8]
 80158ae:	4611      	mov	r1, r2
 80158b0:	461a      	mov	r2, r3
 80158b2:	460b      	mov	r3, r1
 80158b4:	80fb      	strh	r3, [r7, #6]
 80158b6:	4613      	mov	r3, r2
 80158b8:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 80158ba:	68fb      	ldr	r3, [r7, #12]
 80158bc:	2200      	movs	r2, #0
 80158be:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 80158c0:	68fb      	ldr	r3, [r7, #12]
 80158c2:	68ba      	ldr	r2, [r7, #8]
 80158c4:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 80158c6:	68fb      	ldr	r3, [r7, #12]
 80158c8:	88fa      	ldrh	r2, [r7, #6]
 80158ca:	811a      	strh	r2, [r3, #8]
  p->len = len;
 80158cc:	68fb      	ldr	r3, [r7, #12]
 80158ce:	88ba      	ldrh	r2, [r7, #4]
 80158d0:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 80158d2:	8b3b      	ldrh	r3, [r7, #24]
 80158d4:	b2da      	uxtb	r2, r3
 80158d6:	68fb      	ldr	r3, [r7, #12]
 80158d8:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 80158da:	68fb      	ldr	r3, [r7, #12]
 80158dc:	7f3a      	ldrb	r2, [r7, #28]
 80158de:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 80158e0:	68fb      	ldr	r3, [r7, #12]
 80158e2:	2201      	movs	r2, #1
 80158e4:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 80158e6:	68fb      	ldr	r3, [r7, #12]
 80158e8:	2200      	movs	r2, #0
 80158ea:	73da      	strb	r2, [r3, #15]
}
 80158ec:	bf00      	nop
 80158ee:	3714      	adds	r7, #20
 80158f0:	46bd      	mov	sp, r7
 80158f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80158f6:	4770      	bx	lr

080158f8 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 80158f8:	b580      	push	{r7, lr}
 80158fa:	b08c      	sub	sp, #48	; 0x30
 80158fc:	af02      	add	r7, sp, #8
 80158fe:	4603      	mov	r3, r0
 8015900:	71fb      	strb	r3, [r7, #7]
 8015902:	460b      	mov	r3, r1
 8015904:	80bb      	strh	r3, [r7, #4]
 8015906:	4613      	mov	r3, r2
 8015908:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 801590a:	79fb      	ldrb	r3, [r7, #7]
 801590c:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 801590e:	887b      	ldrh	r3, [r7, #2]
 8015910:	2b41      	cmp	r3, #65	; 0x41
 8015912:	d00b      	beq.n	801592c <pbuf_alloc+0x34>
 8015914:	2b41      	cmp	r3, #65	; 0x41
 8015916:	dc02      	bgt.n	801591e <pbuf_alloc+0x26>
 8015918:	2b01      	cmp	r3, #1
 801591a:	d007      	beq.n	801592c <pbuf_alloc+0x34>
 801591c:	e0c2      	b.n	8015aa4 <pbuf_alloc+0x1ac>
 801591e:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8015922:	d00b      	beq.n	801593c <pbuf_alloc+0x44>
 8015924:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8015928:	d070      	beq.n	8015a0c <pbuf_alloc+0x114>
 801592a:	e0bb      	b.n	8015aa4 <pbuf_alloc+0x1ac>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 801592c:	887a      	ldrh	r2, [r7, #2]
 801592e:	88bb      	ldrh	r3, [r7, #4]
 8015930:	4619      	mov	r1, r3
 8015932:	2000      	movs	r0, #0
 8015934:	f000 f8d2 	bl	8015adc <pbuf_alloc_reference>
 8015938:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 801593a:	e0bd      	b.n	8015ab8 <pbuf_alloc+0x1c0>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 801593c:	2300      	movs	r3, #0
 801593e:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 8015940:	2300      	movs	r3, #0
 8015942:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8015944:	88bb      	ldrh	r3, [r7, #4]
 8015946:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8015948:	200c      	movs	r0, #12
 801594a:	f7ff fb93 	bl	8015074 <memp_malloc>
 801594e:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8015950:	693b      	ldr	r3, [r7, #16]
 8015952:	2b00      	cmp	r3, #0
 8015954:	d109      	bne.n	801596a <pbuf_alloc+0x72>
          PBUF_POOL_IS_EMPTY();
 8015956:	f7ff ff7b 	bl	8015850 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 801595a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801595c:	2b00      	cmp	r3, #0
 801595e:	d002      	beq.n	8015966 <pbuf_alloc+0x6e>
            pbuf_free(p);
 8015960:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015962:	f000 faa9 	bl	8015eb8 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8015966:	2300      	movs	r3, #0
 8015968:	e0a7      	b.n	8015aba <pbuf_alloc+0x1c2>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 801596a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801596c:	3303      	adds	r3, #3
 801596e:	b29b      	uxth	r3, r3
 8015970:	f023 0303 	bic.w	r3, r3, #3
 8015974:	b29b      	uxth	r3, r3
 8015976:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 801597a:	b29b      	uxth	r3, r3
 801597c:	8b7a      	ldrh	r2, [r7, #26]
 801597e:	4293      	cmp	r3, r2
 8015980:	bf28      	it	cs
 8015982:	4613      	movcs	r3, r2
 8015984:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8015986:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8015988:	3310      	adds	r3, #16
 801598a:	693a      	ldr	r2, [r7, #16]
 801598c:	4413      	add	r3, r2
 801598e:	3303      	adds	r3, #3
 8015990:	f023 0303 	bic.w	r3, r3, #3
 8015994:	4618      	mov	r0, r3
 8015996:	89f9      	ldrh	r1, [r7, #14]
 8015998:	8b7a      	ldrh	r2, [r7, #26]
 801599a:	2300      	movs	r3, #0
 801599c:	9301      	str	r3, [sp, #4]
 801599e:	887b      	ldrh	r3, [r7, #2]
 80159a0:	9300      	str	r3, [sp, #0]
 80159a2:	460b      	mov	r3, r1
 80159a4:	4601      	mov	r1, r0
 80159a6:	6938      	ldr	r0, [r7, #16]
 80159a8:	f7ff ff7c 	bl	80158a4 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 80159ac:	693b      	ldr	r3, [r7, #16]
 80159ae:	685b      	ldr	r3, [r3, #4]
 80159b0:	f003 0303 	and.w	r3, r3, #3
 80159b4:	2b00      	cmp	r3, #0
 80159b6:	d006      	beq.n	80159c6 <pbuf_alloc+0xce>
 80159b8:	4b42      	ldr	r3, [pc, #264]	; (8015ac4 <pbuf_alloc+0x1cc>)
 80159ba:	f240 1201 	movw	r2, #257	; 0x101
 80159be:	4942      	ldr	r1, [pc, #264]	; (8015ac8 <pbuf_alloc+0x1d0>)
 80159c0:	4842      	ldr	r0, [pc, #264]	; (8015acc <pbuf_alloc+0x1d4>)
 80159c2:	f007 fe89 	bl	801d6d8 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 80159c6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80159c8:	3303      	adds	r3, #3
 80159ca:	f023 0303 	bic.w	r3, r3, #3
 80159ce:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 80159d2:	d106      	bne.n	80159e2 <pbuf_alloc+0xea>
 80159d4:	4b3b      	ldr	r3, [pc, #236]	; (8015ac4 <pbuf_alloc+0x1cc>)
 80159d6:	f240 1203 	movw	r2, #259	; 0x103
 80159da:	493d      	ldr	r1, [pc, #244]	; (8015ad0 <pbuf_alloc+0x1d8>)
 80159dc:	483b      	ldr	r0, [pc, #236]	; (8015acc <pbuf_alloc+0x1d4>)
 80159de:	f007 fe7b 	bl	801d6d8 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 80159e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80159e4:	2b00      	cmp	r3, #0
 80159e6:	d102      	bne.n	80159ee <pbuf_alloc+0xf6>
          /* allocated head of pbuf chain (into p) */
          p = q;
 80159e8:	693b      	ldr	r3, [r7, #16]
 80159ea:	627b      	str	r3, [r7, #36]	; 0x24
 80159ec:	e002      	b.n	80159f4 <pbuf_alloc+0xfc>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 80159ee:	69fb      	ldr	r3, [r7, #28]
 80159f0:	693a      	ldr	r2, [r7, #16]
 80159f2:	601a      	str	r2, [r3, #0]
        }
        last = q;
 80159f4:	693b      	ldr	r3, [r7, #16]
 80159f6:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 80159f8:	8b7a      	ldrh	r2, [r7, #26]
 80159fa:	89fb      	ldrh	r3, [r7, #14]
 80159fc:	1ad3      	subs	r3, r2, r3
 80159fe:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8015a00:	2300      	movs	r3, #0
 8015a02:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 8015a04:	8b7b      	ldrh	r3, [r7, #26]
 8015a06:	2b00      	cmp	r3, #0
 8015a08:	d19e      	bne.n	8015948 <pbuf_alloc+0x50>
      break;
 8015a0a:	e055      	b.n	8015ab8 <pbuf_alloc+0x1c0>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8015a0c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8015a0e:	3303      	adds	r3, #3
 8015a10:	b29b      	uxth	r3, r3
 8015a12:	f023 0303 	bic.w	r3, r3, #3
 8015a16:	b29a      	uxth	r2, r3
 8015a18:	88bb      	ldrh	r3, [r7, #4]
 8015a1a:	3303      	adds	r3, #3
 8015a1c:	b29b      	uxth	r3, r3
 8015a1e:	f023 0303 	bic.w	r3, r3, #3
 8015a22:	b29b      	uxth	r3, r3
 8015a24:	4413      	add	r3, r2
 8015a26:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8015a28:	8b3b      	ldrh	r3, [r7, #24]
 8015a2a:	3310      	adds	r3, #16
 8015a2c:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8015a2e:	8b3a      	ldrh	r2, [r7, #24]
 8015a30:	88bb      	ldrh	r3, [r7, #4]
 8015a32:	3303      	adds	r3, #3
 8015a34:	f023 0303 	bic.w	r3, r3, #3
 8015a38:	429a      	cmp	r2, r3
 8015a3a:	d306      	bcc.n	8015a4a <pbuf_alloc+0x152>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8015a3c:	8afa      	ldrh	r2, [r7, #22]
 8015a3e:	88bb      	ldrh	r3, [r7, #4]
 8015a40:	3303      	adds	r3, #3
 8015a42:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8015a46:	429a      	cmp	r2, r3
 8015a48:	d201      	bcs.n	8015a4e <pbuf_alloc+0x156>
        return NULL;
 8015a4a:	2300      	movs	r3, #0
 8015a4c:	e035      	b.n	8015aba <pbuf_alloc+0x1c2>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8015a4e:	8afb      	ldrh	r3, [r7, #22]
 8015a50:	4618      	mov	r0, r3
 8015a52:	f7ff f967 	bl	8014d24 <mem_malloc>
 8015a56:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 8015a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a5a:	2b00      	cmp	r3, #0
 8015a5c:	d101      	bne.n	8015a62 <pbuf_alloc+0x16a>
        return NULL;
 8015a5e:	2300      	movs	r3, #0
 8015a60:	e02b      	b.n	8015aba <pbuf_alloc+0x1c2>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8015a62:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8015a64:	3310      	adds	r3, #16
 8015a66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015a68:	4413      	add	r3, r2
 8015a6a:	3303      	adds	r3, #3
 8015a6c:	f023 0303 	bic.w	r3, r3, #3
 8015a70:	4618      	mov	r0, r3
 8015a72:	88b9      	ldrh	r1, [r7, #4]
 8015a74:	88ba      	ldrh	r2, [r7, #4]
 8015a76:	2300      	movs	r3, #0
 8015a78:	9301      	str	r3, [sp, #4]
 8015a7a:	887b      	ldrh	r3, [r7, #2]
 8015a7c:	9300      	str	r3, [sp, #0]
 8015a7e:	460b      	mov	r3, r1
 8015a80:	4601      	mov	r1, r0
 8015a82:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015a84:	f7ff ff0e 	bl	80158a4 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8015a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a8a:	685b      	ldr	r3, [r3, #4]
 8015a8c:	f003 0303 	and.w	r3, r3, #3
 8015a90:	2b00      	cmp	r3, #0
 8015a92:	d010      	beq.n	8015ab6 <pbuf_alloc+0x1be>
 8015a94:	4b0b      	ldr	r3, [pc, #44]	; (8015ac4 <pbuf_alloc+0x1cc>)
 8015a96:	f240 1223 	movw	r2, #291	; 0x123
 8015a9a:	490e      	ldr	r1, [pc, #56]	; (8015ad4 <pbuf_alloc+0x1dc>)
 8015a9c:	480b      	ldr	r0, [pc, #44]	; (8015acc <pbuf_alloc+0x1d4>)
 8015a9e:	f007 fe1b 	bl	801d6d8 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8015aa2:	e008      	b.n	8015ab6 <pbuf_alloc+0x1be>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8015aa4:	4b07      	ldr	r3, [pc, #28]	; (8015ac4 <pbuf_alloc+0x1cc>)
 8015aa6:	f240 1227 	movw	r2, #295	; 0x127
 8015aaa:	490b      	ldr	r1, [pc, #44]	; (8015ad8 <pbuf_alloc+0x1e0>)
 8015aac:	4807      	ldr	r0, [pc, #28]	; (8015acc <pbuf_alloc+0x1d4>)
 8015aae:	f007 fe13 	bl	801d6d8 <iprintf>
      return NULL;
 8015ab2:	2300      	movs	r3, #0
 8015ab4:	e001      	b.n	8015aba <pbuf_alloc+0x1c2>
      break;
 8015ab6:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8015ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8015aba:	4618      	mov	r0, r3
 8015abc:	3728      	adds	r7, #40	; 0x28
 8015abe:	46bd      	mov	sp, r7
 8015ac0:	bd80      	pop	{r7, pc}
 8015ac2:	bf00      	nop
 8015ac4:	080209f0 	.word	0x080209f0
 8015ac8:	08020a40 	.word	0x08020a40
 8015acc:	08020a70 	.word	0x08020a70
 8015ad0:	08020a98 	.word	0x08020a98
 8015ad4:	08020acc 	.word	0x08020acc
 8015ad8:	08020af8 	.word	0x08020af8

08015adc <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8015adc:	b580      	push	{r7, lr}
 8015ade:	b086      	sub	sp, #24
 8015ae0:	af02      	add	r7, sp, #8
 8015ae2:	6078      	str	r0, [r7, #4]
 8015ae4:	460b      	mov	r3, r1
 8015ae6:	807b      	strh	r3, [r7, #2]
 8015ae8:	4613      	mov	r3, r2
 8015aea:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8015aec:	883b      	ldrh	r3, [r7, #0]
 8015aee:	2b41      	cmp	r3, #65	; 0x41
 8015af0:	d009      	beq.n	8015b06 <pbuf_alloc_reference+0x2a>
 8015af2:	883b      	ldrh	r3, [r7, #0]
 8015af4:	2b01      	cmp	r3, #1
 8015af6:	d006      	beq.n	8015b06 <pbuf_alloc_reference+0x2a>
 8015af8:	4b0f      	ldr	r3, [pc, #60]	; (8015b38 <pbuf_alloc_reference+0x5c>)
 8015afa:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 8015afe:	490f      	ldr	r1, [pc, #60]	; (8015b3c <pbuf_alloc_reference+0x60>)
 8015b00:	480f      	ldr	r0, [pc, #60]	; (8015b40 <pbuf_alloc_reference+0x64>)
 8015b02:	f007 fde9 	bl	801d6d8 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8015b06:	200b      	movs	r0, #11
 8015b08:	f7ff fab4 	bl	8015074 <memp_malloc>
 8015b0c:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8015b0e:	68fb      	ldr	r3, [r7, #12]
 8015b10:	2b00      	cmp	r3, #0
 8015b12:	d101      	bne.n	8015b18 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8015b14:	2300      	movs	r3, #0
 8015b16:	e00b      	b.n	8015b30 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8015b18:	8879      	ldrh	r1, [r7, #2]
 8015b1a:	887a      	ldrh	r2, [r7, #2]
 8015b1c:	2300      	movs	r3, #0
 8015b1e:	9301      	str	r3, [sp, #4]
 8015b20:	883b      	ldrh	r3, [r7, #0]
 8015b22:	9300      	str	r3, [sp, #0]
 8015b24:	460b      	mov	r3, r1
 8015b26:	6879      	ldr	r1, [r7, #4]
 8015b28:	68f8      	ldr	r0, [r7, #12]
 8015b2a:	f7ff febb 	bl	80158a4 <pbuf_init_alloced_pbuf>
  return p;
 8015b2e:	68fb      	ldr	r3, [r7, #12]
}
 8015b30:	4618      	mov	r0, r3
 8015b32:	3710      	adds	r7, #16
 8015b34:	46bd      	mov	sp, r7
 8015b36:	bd80      	pop	{r7, pc}
 8015b38:	080209f0 	.word	0x080209f0
 8015b3c:	08020b14 	.word	0x08020b14
 8015b40:	08020a70 	.word	0x08020a70

08015b44 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8015b44:	b580      	push	{r7, lr}
 8015b46:	b088      	sub	sp, #32
 8015b48:	af02      	add	r7, sp, #8
 8015b4a:	607b      	str	r3, [r7, #4]
 8015b4c:	4603      	mov	r3, r0
 8015b4e:	73fb      	strb	r3, [r7, #15]
 8015b50:	460b      	mov	r3, r1
 8015b52:	81bb      	strh	r3, [r7, #12]
 8015b54:	4613      	mov	r3, r2
 8015b56:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8015b58:	7bfb      	ldrb	r3, [r7, #15]
 8015b5a:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8015b5c:	8a7b      	ldrh	r3, [r7, #18]
 8015b5e:	3303      	adds	r3, #3
 8015b60:	f023 0203 	bic.w	r2, r3, #3
 8015b64:	89bb      	ldrh	r3, [r7, #12]
 8015b66:	441a      	add	r2, r3
 8015b68:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8015b6a:	429a      	cmp	r2, r3
 8015b6c:	d901      	bls.n	8015b72 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8015b6e:	2300      	movs	r3, #0
 8015b70:	e018      	b.n	8015ba4 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8015b72:	6a3b      	ldr	r3, [r7, #32]
 8015b74:	2b00      	cmp	r3, #0
 8015b76:	d007      	beq.n	8015b88 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8015b78:	8a7b      	ldrh	r3, [r7, #18]
 8015b7a:	3303      	adds	r3, #3
 8015b7c:	f023 0303 	bic.w	r3, r3, #3
 8015b80:	6a3a      	ldr	r2, [r7, #32]
 8015b82:	4413      	add	r3, r2
 8015b84:	617b      	str	r3, [r7, #20]
 8015b86:	e001      	b.n	8015b8c <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8015b88:	2300      	movs	r3, #0
 8015b8a:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8015b8c:	6878      	ldr	r0, [r7, #4]
 8015b8e:	89b9      	ldrh	r1, [r7, #12]
 8015b90:	89ba      	ldrh	r2, [r7, #12]
 8015b92:	2302      	movs	r3, #2
 8015b94:	9301      	str	r3, [sp, #4]
 8015b96:	897b      	ldrh	r3, [r7, #10]
 8015b98:	9300      	str	r3, [sp, #0]
 8015b9a:	460b      	mov	r3, r1
 8015b9c:	6979      	ldr	r1, [r7, #20]
 8015b9e:	f7ff fe81 	bl	80158a4 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8015ba2:	687b      	ldr	r3, [r7, #4]
}
 8015ba4:	4618      	mov	r0, r3
 8015ba6:	3718      	adds	r7, #24
 8015ba8:	46bd      	mov	sp, r7
 8015baa:	bd80      	pop	{r7, pc}

08015bac <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8015bac:	b580      	push	{r7, lr}
 8015bae:	b084      	sub	sp, #16
 8015bb0:	af00      	add	r7, sp, #0
 8015bb2:	6078      	str	r0, [r7, #4]
 8015bb4:	460b      	mov	r3, r1
 8015bb6:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8015bb8:	687b      	ldr	r3, [r7, #4]
 8015bba:	2b00      	cmp	r3, #0
 8015bbc:	d106      	bne.n	8015bcc <pbuf_realloc+0x20>
 8015bbe:	4b3a      	ldr	r3, [pc, #232]	; (8015ca8 <pbuf_realloc+0xfc>)
 8015bc0:	f44f 72cc 	mov.w	r2, #408	; 0x198
 8015bc4:	4939      	ldr	r1, [pc, #228]	; (8015cac <pbuf_realloc+0x100>)
 8015bc6:	483a      	ldr	r0, [pc, #232]	; (8015cb0 <pbuf_realloc+0x104>)
 8015bc8:	f007 fd86 	bl	801d6d8 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8015bcc:	687b      	ldr	r3, [r7, #4]
 8015bce:	891b      	ldrh	r3, [r3, #8]
 8015bd0:	887a      	ldrh	r2, [r7, #2]
 8015bd2:	429a      	cmp	r2, r3
 8015bd4:	d264      	bcs.n	8015ca0 <pbuf_realloc+0xf4>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8015bd6:	687b      	ldr	r3, [r7, #4]
 8015bd8:	891a      	ldrh	r2, [r3, #8]
 8015bda:	887b      	ldrh	r3, [r7, #2]
 8015bdc:	1ad3      	subs	r3, r2, r3
 8015bde:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8015be0:	887b      	ldrh	r3, [r7, #2]
 8015be2:	817b      	strh	r3, [r7, #10]
  q = p;
 8015be4:	687b      	ldr	r3, [r7, #4]
 8015be6:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8015be8:	e018      	b.n	8015c1c <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 8015bea:	68fb      	ldr	r3, [r7, #12]
 8015bec:	895b      	ldrh	r3, [r3, #10]
 8015bee:	897a      	ldrh	r2, [r7, #10]
 8015bf0:	1ad3      	subs	r3, r2, r3
 8015bf2:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8015bf4:	68fb      	ldr	r3, [r7, #12]
 8015bf6:	891a      	ldrh	r2, [r3, #8]
 8015bf8:	893b      	ldrh	r3, [r7, #8]
 8015bfa:	1ad3      	subs	r3, r2, r3
 8015bfc:	b29a      	uxth	r2, r3
 8015bfe:	68fb      	ldr	r3, [r7, #12]
 8015c00:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8015c02:	68fb      	ldr	r3, [r7, #12]
 8015c04:	681b      	ldr	r3, [r3, #0]
 8015c06:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8015c08:	68fb      	ldr	r3, [r7, #12]
 8015c0a:	2b00      	cmp	r3, #0
 8015c0c:	d106      	bne.n	8015c1c <pbuf_realloc+0x70>
 8015c0e:	4b26      	ldr	r3, [pc, #152]	; (8015ca8 <pbuf_realloc+0xfc>)
 8015c10:	f240 12af 	movw	r2, #431	; 0x1af
 8015c14:	4927      	ldr	r1, [pc, #156]	; (8015cb4 <pbuf_realloc+0x108>)
 8015c16:	4826      	ldr	r0, [pc, #152]	; (8015cb0 <pbuf_realloc+0x104>)
 8015c18:	f007 fd5e 	bl	801d6d8 <iprintf>
  while (rem_len > q->len) {
 8015c1c:	68fb      	ldr	r3, [r7, #12]
 8015c1e:	895b      	ldrh	r3, [r3, #10]
 8015c20:	897a      	ldrh	r2, [r7, #10]
 8015c22:	429a      	cmp	r2, r3
 8015c24:	d8e1      	bhi.n	8015bea <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8015c26:	68fb      	ldr	r3, [r7, #12]
 8015c28:	7b1b      	ldrb	r3, [r3, #12]
 8015c2a:	f003 030f 	and.w	r3, r3, #15
 8015c2e:	2b00      	cmp	r3, #0
 8015c30:	d122      	bne.n	8015c78 <pbuf_realloc+0xcc>
 8015c32:	68fb      	ldr	r3, [r7, #12]
 8015c34:	895b      	ldrh	r3, [r3, #10]
 8015c36:	897a      	ldrh	r2, [r7, #10]
 8015c38:	429a      	cmp	r2, r3
 8015c3a:	d01d      	beq.n	8015c78 <pbuf_realloc+0xcc>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8015c3c:	68fb      	ldr	r3, [r7, #12]
 8015c3e:	7b5b      	ldrb	r3, [r3, #13]
 8015c40:	f003 0302 	and.w	r3, r3, #2
 8015c44:	2b00      	cmp	r3, #0
 8015c46:	d117      	bne.n	8015c78 <pbuf_realloc+0xcc>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8015c48:	68fb      	ldr	r3, [r7, #12]
 8015c4a:	685b      	ldr	r3, [r3, #4]
 8015c4c:	461a      	mov	r2, r3
 8015c4e:	68fb      	ldr	r3, [r7, #12]
 8015c50:	1ad3      	subs	r3, r2, r3
 8015c52:	b29a      	uxth	r2, r3
 8015c54:	897b      	ldrh	r3, [r7, #10]
 8015c56:	4413      	add	r3, r2
 8015c58:	b29b      	uxth	r3, r3
 8015c5a:	4619      	mov	r1, r3
 8015c5c:	68f8      	ldr	r0, [r7, #12]
 8015c5e:	f7fe ff51 	bl	8014b04 <mem_trim>
 8015c62:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8015c64:	68fb      	ldr	r3, [r7, #12]
 8015c66:	2b00      	cmp	r3, #0
 8015c68:	d106      	bne.n	8015c78 <pbuf_realloc+0xcc>
 8015c6a:	4b0f      	ldr	r3, [pc, #60]	; (8015ca8 <pbuf_realloc+0xfc>)
 8015c6c:	f240 12bd 	movw	r2, #445	; 0x1bd
 8015c70:	4911      	ldr	r1, [pc, #68]	; (8015cb8 <pbuf_realloc+0x10c>)
 8015c72:	480f      	ldr	r0, [pc, #60]	; (8015cb0 <pbuf_realloc+0x104>)
 8015c74:	f007 fd30 	bl	801d6d8 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8015c78:	68fb      	ldr	r3, [r7, #12]
 8015c7a:	897a      	ldrh	r2, [r7, #10]
 8015c7c:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8015c7e:	68fb      	ldr	r3, [r7, #12]
 8015c80:	895a      	ldrh	r2, [r3, #10]
 8015c82:	68fb      	ldr	r3, [r7, #12]
 8015c84:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8015c86:	68fb      	ldr	r3, [r7, #12]
 8015c88:	681b      	ldr	r3, [r3, #0]
 8015c8a:	2b00      	cmp	r3, #0
 8015c8c:	d004      	beq.n	8015c98 <pbuf_realloc+0xec>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8015c8e:	68fb      	ldr	r3, [r7, #12]
 8015c90:	681b      	ldr	r3, [r3, #0]
 8015c92:	4618      	mov	r0, r3
 8015c94:	f000 f910 	bl	8015eb8 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8015c98:	68fb      	ldr	r3, [r7, #12]
 8015c9a:	2200      	movs	r2, #0
 8015c9c:	601a      	str	r2, [r3, #0]
 8015c9e:	e000      	b.n	8015ca2 <pbuf_realloc+0xf6>
    return;
 8015ca0:	bf00      	nop

}
 8015ca2:	3710      	adds	r7, #16
 8015ca4:	46bd      	mov	sp, r7
 8015ca6:	bd80      	pop	{r7, pc}
 8015ca8:	080209f0 	.word	0x080209f0
 8015cac:	08020b28 	.word	0x08020b28
 8015cb0:	08020a70 	.word	0x08020a70
 8015cb4:	08020b40 	.word	0x08020b40
 8015cb8:	08020b58 	.word	0x08020b58

08015cbc <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8015cbc:	b580      	push	{r7, lr}
 8015cbe:	b086      	sub	sp, #24
 8015cc0:	af00      	add	r7, sp, #0
 8015cc2:	60f8      	str	r0, [r7, #12]
 8015cc4:	60b9      	str	r1, [r7, #8]
 8015cc6:	4613      	mov	r3, r2
 8015cc8:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8015cca:	68fb      	ldr	r3, [r7, #12]
 8015ccc:	2b00      	cmp	r3, #0
 8015cce:	d106      	bne.n	8015cde <pbuf_add_header_impl+0x22>
 8015cd0:	4b2b      	ldr	r3, [pc, #172]	; (8015d80 <pbuf_add_header_impl+0xc4>)
 8015cd2:	f240 12df 	movw	r2, #479	; 0x1df
 8015cd6:	492b      	ldr	r1, [pc, #172]	; (8015d84 <pbuf_add_header_impl+0xc8>)
 8015cd8:	482b      	ldr	r0, [pc, #172]	; (8015d88 <pbuf_add_header_impl+0xcc>)
 8015cda:	f007 fcfd 	bl	801d6d8 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8015cde:	68fb      	ldr	r3, [r7, #12]
 8015ce0:	2b00      	cmp	r3, #0
 8015ce2:	d003      	beq.n	8015cec <pbuf_add_header_impl+0x30>
 8015ce4:	68bb      	ldr	r3, [r7, #8]
 8015ce6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015cea:	d301      	bcc.n	8015cf0 <pbuf_add_header_impl+0x34>
    return 1;
 8015cec:	2301      	movs	r3, #1
 8015cee:	e043      	b.n	8015d78 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8015cf0:	68bb      	ldr	r3, [r7, #8]
 8015cf2:	2b00      	cmp	r3, #0
 8015cf4:	d101      	bne.n	8015cfa <pbuf_add_header_impl+0x3e>
    return 0;
 8015cf6:	2300      	movs	r3, #0
 8015cf8:	e03e      	b.n	8015d78 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8015cfa:	68bb      	ldr	r3, [r7, #8]
 8015cfc:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8015cfe:	68fb      	ldr	r3, [r7, #12]
 8015d00:	891a      	ldrh	r2, [r3, #8]
 8015d02:	8a7b      	ldrh	r3, [r7, #18]
 8015d04:	4413      	add	r3, r2
 8015d06:	b29b      	uxth	r3, r3
 8015d08:	8a7a      	ldrh	r2, [r7, #18]
 8015d0a:	429a      	cmp	r2, r3
 8015d0c:	d901      	bls.n	8015d12 <pbuf_add_header_impl+0x56>
    return 1;
 8015d0e:	2301      	movs	r3, #1
 8015d10:	e032      	b.n	8015d78 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8015d12:	68fb      	ldr	r3, [r7, #12]
 8015d14:	7b1b      	ldrb	r3, [r3, #12]
 8015d16:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8015d18:	8a3b      	ldrh	r3, [r7, #16]
 8015d1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8015d1e:	2b00      	cmp	r3, #0
 8015d20:	d00c      	beq.n	8015d3c <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8015d22:	68fb      	ldr	r3, [r7, #12]
 8015d24:	685a      	ldr	r2, [r3, #4]
 8015d26:	68bb      	ldr	r3, [r7, #8]
 8015d28:	425b      	negs	r3, r3
 8015d2a:	4413      	add	r3, r2
 8015d2c:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8015d2e:	68fb      	ldr	r3, [r7, #12]
 8015d30:	3310      	adds	r3, #16
 8015d32:	697a      	ldr	r2, [r7, #20]
 8015d34:	429a      	cmp	r2, r3
 8015d36:	d20d      	bcs.n	8015d54 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8015d38:	2301      	movs	r3, #1
 8015d3a:	e01d      	b.n	8015d78 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8015d3c:	79fb      	ldrb	r3, [r7, #7]
 8015d3e:	2b00      	cmp	r3, #0
 8015d40:	d006      	beq.n	8015d50 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8015d42:	68fb      	ldr	r3, [r7, #12]
 8015d44:	685a      	ldr	r2, [r3, #4]
 8015d46:	68bb      	ldr	r3, [r7, #8]
 8015d48:	425b      	negs	r3, r3
 8015d4a:	4413      	add	r3, r2
 8015d4c:	617b      	str	r3, [r7, #20]
 8015d4e:	e001      	b.n	8015d54 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8015d50:	2301      	movs	r3, #1
 8015d52:	e011      	b.n	8015d78 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8015d54:	68fb      	ldr	r3, [r7, #12]
 8015d56:	697a      	ldr	r2, [r7, #20]
 8015d58:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8015d5a:	68fb      	ldr	r3, [r7, #12]
 8015d5c:	895a      	ldrh	r2, [r3, #10]
 8015d5e:	8a7b      	ldrh	r3, [r7, #18]
 8015d60:	4413      	add	r3, r2
 8015d62:	b29a      	uxth	r2, r3
 8015d64:	68fb      	ldr	r3, [r7, #12]
 8015d66:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8015d68:	68fb      	ldr	r3, [r7, #12]
 8015d6a:	891a      	ldrh	r2, [r3, #8]
 8015d6c:	8a7b      	ldrh	r3, [r7, #18]
 8015d6e:	4413      	add	r3, r2
 8015d70:	b29a      	uxth	r2, r3
 8015d72:	68fb      	ldr	r3, [r7, #12]
 8015d74:	811a      	strh	r2, [r3, #8]


  return 0;
 8015d76:	2300      	movs	r3, #0
}
 8015d78:	4618      	mov	r0, r3
 8015d7a:	3718      	adds	r7, #24
 8015d7c:	46bd      	mov	sp, r7
 8015d7e:	bd80      	pop	{r7, pc}
 8015d80:	080209f0 	.word	0x080209f0
 8015d84:	08020b74 	.word	0x08020b74
 8015d88:	08020a70 	.word	0x08020a70

08015d8c <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8015d8c:	b580      	push	{r7, lr}
 8015d8e:	b082      	sub	sp, #8
 8015d90:	af00      	add	r7, sp, #0
 8015d92:	6078      	str	r0, [r7, #4]
 8015d94:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8015d96:	2200      	movs	r2, #0
 8015d98:	6839      	ldr	r1, [r7, #0]
 8015d9a:	6878      	ldr	r0, [r7, #4]
 8015d9c:	f7ff ff8e 	bl	8015cbc <pbuf_add_header_impl>
 8015da0:	4603      	mov	r3, r0
}
 8015da2:	4618      	mov	r0, r3
 8015da4:	3708      	adds	r7, #8
 8015da6:	46bd      	mov	sp, r7
 8015da8:	bd80      	pop	{r7, pc}
	...

08015dac <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8015dac:	b580      	push	{r7, lr}
 8015dae:	b084      	sub	sp, #16
 8015db0:	af00      	add	r7, sp, #0
 8015db2:	6078      	str	r0, [r7, #4]
 8015db4:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8015db6:	687b      	ldr	r3, [r7, #4]
 8015db8:	2b00      	cmp	r3, #0
 8015dba:	d106      	bne.n	8015dca <pbuf_remove_header+0x1e>
 8015dbc:	4b20      	ldr	r3, [pc, #128]	; (8015e40 <pbuf_remove_header+0x94>)
 8015dbe:	f240 224b 	movw	r2, #587	; 0x24b
 8015dc2:	4920      	ldr	r1, [pc, #128]	; (8015e44 <pbuf_remove_header+0x98>)
 8015dc4:	4820      	ldr	r0, [pc, #128]	; (8015e48 <pbuf_remove_header+0x9c>)
 8015dc6:	f007 fc87 	bl	801d6d8 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 8015dca:	687b      	ldr	r3, [r7, #4]
 8015dcc:	2b00      	cmp	r3, #0
 8015dce:	d003      	beq.n	8015dd8 <pbuf_remove_header+0x2c>
 8015dd0:	683b      	ldr	r3, [r7, #0]
 8015dd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015dd6:	d301      	bcc.n	8015ddc <pbuf_remove_header+0x30>
    return 1;
 8015dd8:	2301      	movs	r3, #1
 8015dda:	e02c      	b.n	8015e36 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8015ddc:	683b      	ldr	r3, [r7, #0]
 8015dde:	2b00      	cmp	r3, #0
 8015de0:	d101      	bne.n	8015de6 <pbuf_remove_header+0x3a>
    return 0;
 8015de2:	2300      	movs	r3, #0
 8015de4:	e027      	b.n	8015e36 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8015de6:	683b      	ldr	r3, [r7, #0]
 8015de8:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8015dea:	687b      	ldr	r3, [r7, #4]
 8015dec:	895b      	ldrh	r3, [r3, #10]
 8015dee:	89fa      	ldrh	r2, [r7, #14]
 8015df0:	429a      	cmp	r2, r3
 8015df2:	d908      	bls.n	8015e06 <pbuf_remove_header+0x5a>
 8015df4:	4b12      	ldr	r3, [pc, #72]	; (8015e40 <pbuf_remove_header+0x94>)
 8015df6:	f240 2255 	movw	r2, #597	; 0x255
 8015dfa:	4914      	ldr	r1, [pc, #80]	; (8015e4c <pbuf_remove_header+0xa0>)
 8015dfc:	4812      	ldr	r0, [pc, #72]	; (8015e48 <pbuf_remove_header+0x9c>)
 8015dfe:	f007 fc6b 	bl	801d6d8 <iprintf>
 8015e02:	2301      	movs	r3, #1
 8015e04:	e017      	b.n	8015e36 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8015e06:	687b      	ldr	r3, [r7, #4]
 8015e08:	685b      	ldr	r3, [r3, #4]
 8015e0a:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8015e0c:	687b      	ldr	r3, [r7, #4]
 8015e0e:	685a      	ldr	r2, [r3, #4]
 8015e10:	683b      	ldr	r3, [r7, #0]
 8015e12:	441a      	add	r2, r3
 8015e14:	687b      	ldr	r3, [r7, #4]
 8015e16:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8015e18:	687b      	ldr	r3, [r7, #4]
 8015e1a:	895a      	ldrh	r2, [r3, #10]
 8015e1c:	89fb      	ldrh	r3, [r7, #14]
 8015e1e:	1ad3      	subs	r3, r2, r3
 8015e20:	b29a      	uxth	r2, r3
 8015e22:	687b      	ldr	r3, [r7, #4]
 8015e24:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8015e26:	687b      	ldr	r3, [r7, #4]
 8015e28:	891a      	ldrh	r2, [r3, #8]
 8015e2a:	89fb      	ldrh	r3, [r7, #14]
 8015e2c:	1ad3      	subs	r3, r2, r3
 8015e2e:	b29a      	uxth	r2, r3
 8015e30:	687b      	ldr	r3, [r7, #4]
 8015e32:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8015e34:	2300      	movs	r3, #0
}
 8015e36:	4618      	mov	r0, r3
 8015e38:	3710      	adds	r7, #16
 8015e3a:	46bd      	mov	sp, r7
 8015e3c:	bd80      	pop	{r7, pc}
 8015e3e:	bf00      	nop
 8015e40:	080209f0 	.word	0x080209f0
 8015e44:	08020b74 	.word	0x08020b74
 8015e48:	08020a70 	.word	0x08020a70
 8015e4c:	08020b80 	.word	0x08020b80

08015e50 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8015e50:	b580      	push	{r7, lr}
 8015e52:	b082      	sub	sp, #8
 8015e54:	af00      	add	r7, sp, #0
 8015e56:	6078      	str	r0, [r7, #4]
 8015e58:	460b      	mov	r3, r1
 8015e5a:	807b      	strh	r3, [r7, #2]
 8015e5c:	4613      	mov	r3, r2
 8015e5e:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8015e60:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8015e64:	2b00      	cmp	r3, #0
 8015e66:	da08      	bge.n	8015e7a <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8015e68:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8015e6c:	425b      	negs	r3, r3
 8015e6e:	4619      	mov	r1, r3
 8015e70:	6878      	ldr	r0, [r7, #4]
 8015e72:	f7ff ff9b 	bl	8015dac <pbuf_remove_header>
 8015e76:	4603      	mov	r3, r0
 8015e78:	e007      	b.n	8015e8a <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8015e7a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8015e7e:	787a      	ldrb	r2, [r7, #1]
 8015e80:	4619      	mov	r1, r3
 8015e82:	6878      	ldr	r0, [r7, #4]
 8015e84:	f7ff ff1a 	bl	8015cbc <pbuf_add_header_impl>
 8015e88:	4603      	mov	r3, r0
  }
}
 8015e8a:	4618      	mov	r0, r3
 8015e8c:	3708      	adds	r7, #8
 8015e8e:	46bd      	mov	sp, r7
 8015e90:	bd80      	pop	{r7, pc}

08015e92 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8015e92:	b580      	push	{r7, lr}
 8015e94:	b082      	sub	sp, #8
 8015e96:	af00      	add	r7, sp, #0
 8015e98:	6078      	str	r0, [r7, #4]
 8015e9a:	460b      	mov	r3, r1
 8015e9c:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8015e9e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8015ea2:	2201      	movs	r2, #1
 8015ea4:	4619      	mov	r1, r3
 8015ea6:	6878      	ldr	r0, [r7, #4]
 8015ea8:	f7ff ffd2 	bl	8015e50 <pbuf_header_impl>
 8015eac:	4603      	mov	r3, r0
}
 8015eae:	4618      	mov	r0, r3
 8015eb0:	3708      	adds	r7, #8
 8015eb2:	46bd      	mov	sp, r7
 8015eb4:	bd80      	pop	{r7, pc}
	...

08015eb8 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8015eb8:	b580      	push	{r7, lr}
 8015eba:	b088      	sub	sp, #32
 8015ebc:	af00      	add	r7, sp, #0
 8015ebe:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8015ec0:	687b      	ldr	r3, [r7, #4]
 8015ec2:	2b00      	cmp	r3, #0
 8015ec4:	d10b      	bne.n	8015ede <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8015ec6:	687b      	ldr	r3, [r7, #4]
 8015ec8:	2b00      	cmp	r3, #0
 8015eca:	d106      	bne.n	8015eda <pbuf_free+0x22>
 8015ecc:	4b3b      	ldr	r3, [pc, #236]	; (8015fbc <pbuf_free+0x104>)
 8015ece:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 8015ed2:	493b      	ldr	r1, [pc, #236]	; (8015fc0 <pbuf_free+0x108>)
 8015ed4:	483b      	ldr	r0, [pc, #236]	; (8015fc4 <pbuf_free+0x10c>)
 8015ed6:	f007 fbff 	bl	801d6d8 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8015eda:	2300      	movs	r3, #0
 8015edc:	e069      	b.n	8015fb2 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8015ede:	2300      	movs	r3, #0
 8015ee0:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8015ee2:	e062      	b.n	8015faa <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8015ee4:	f000 fb66 	bl	80165b4 <sys_arch_protect>
 8015ee8:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8015eea:	687b      	ldr	r3, [r7, #4]
 8015eec:	7b9b      	ldrb	r3, [r3, #14]
 8015eee:	2b00      	cmp	r3, #0
 8015ef0:	d106      	bne.n	8015f00 <pbuf_free+0x48>
 8015ef2:	4b32      	ldr	r3, [pc, #200]	; (8015fbc <pbuf_free+0x104>)
 8015ef4:	f240 22f1 	movw	r2, #753	; 0x2f1
 8015ef8:	4933      	ldr	r1, [pc, #204]	; (8015fc8 <pbuf_free+0x110>)
 8015efa:	4832      	ldr	r0, [pc, #200]	; (8015fc4 <pbuf_free+0x10c>)
 8015efc:	f007 fbec 	bl	801d6d8 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8015f00:	687b      	ldr	r3, [r7, #4]
 8015f02:	7b9b      	ldrb	r3, [r3, #14]
 8015f04:	3b01      	subs	r3, #1
 8015f06:	b2da      	uxtb	r2, r3
 8015f08:	687b      	ldr	r3, [r7, #4]
 8015f0a:	739a      	strb	r2, [r3, #14]
 8015f0c:	687b      	ldr	r3, [r7, #4]
 8015f0e:	7b9b      	ldrb	r3, [r3, #14]
 8015f10:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 8015f12:	69b8      	ldr	r0, [r7, #24]
 8015f14:	f000 fb5c 	bl	80165d0 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8015f18:	7dfb      	ldrb	r3, [r7, #23]
 8015f1a:	2b00      	cmp	r3, #0
 8015f1c:	d143      	bne.n	8015fa6 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8015f1e:	687b      	ldr	r3, [r7, #4]
 8015f20:	681b      	ldr	r3, [r3, #0]
 8015f22:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8015f24:	687b      	ldr	r3, [r7, #4]
 8015f26:	7b1b      	ldrb	r3, [r3, #12]
 8015f28:	f003 030f 	and.w	r3, r3, #15
 8015f2c:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8015f2e:	687b      	ldr	r3, [r7, #4]
 8015f30:	7b5b      	ldrb	r3, [r3, #13]
 8015f32:	f003 0302 	and.w	r3, r3, #2
 8015f36:	2b00      	cmp	r3, #0
 8015f38:	d011      	beq.n	8015f5e <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8015f3a:	687b      	ldr	r3, [r7, #4]
 8015f3c:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8015f3e:	68bb      	ldr	r3, [r7, #8]
 8015f40:	691b      	ldr	r3, [r3, #16]
 8015f42:	2b00      	cmp	r3, #0
 8015f44:	d106      	bne.n	8015f54 <pbuf_free+0x9c>
 8015f46:	4b1d      	ldr	r3, [pc, #116]	; (8015fbc <pbuf_free+0x104>)
 8015f48:	f240 22ff 	movw	r2, #767	; 0x2ff
 8015f4c:	491f      	ldr	r1, [pc, #124]	; (8015fcc <pbuf_free+0x114>)
 8015f4e:	481d      	ldr	r0, [pc, #116]	; (8015fc4 <pbuf_free+0x10c>)
 8015f50:	f007 fbc2 	bl	801d6d8 <iprintf>
        pc->custom_free_function(p);
 8015f54:	68bb      	ldr	r3, [r7, #8]
 8015f56:	691b      	ldr	r3, [r3, #16]
 8015f58:	6878      	ldr	r0, [r7, #4]
 8015f5a:	4798      	blx	r3
 8015f5c:	e01d      	b.n	8015f9a <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8015f5e:	7bfb      	ldrb	r3, [r7, #15]
 8015f60:	2b02      	cmp	r3, #2
 8015f62:	d104      	bne.n	8015f6e <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8015f64:	6879      	ldr	r1, [r7, #4]
 8015f66:	200c      	movs	r0, #12
 8015f68:	f7ff f8fa 	bl	8015160 <memp_free>
 8015f6c:	e015      	b.n	8015f9a <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8015f6e:	7bfb      	ldrb	r3, [r7, #15]
 8015f70:	2b01      	cmp	r3, #1
 8015f72:	d104      	bne.n	8015f7e <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8015f74:	6879      	ldr	r1, [r7, #4]
 8015f76:	200b      	movs	r0, #11
 8015f78:	f7ff f8f2 	bl	8015160 <memp_free>
 8015f7c:	e00d      	b.n	8015f9a <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8015f7e:	7bfb      	ldrb	r3, [r7, #15]
 8015f80:	2b00      	cmp	r3, #0
 8015f82:	d103      	bne.n	8015f8c <pbuf_free+0xd4>
          mem_free(p);
 8015f84:	6878      	ldr	r0, [r7, #4]
 8015f86:	f7fe fd2d 	bl	80149e4 <mem_free>
 8015f8a:	e006      	b.n	8015f9a <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8015f8c:	4b0b      	ldr	r3, [pc, #44]	; (8015fbc <pbuf_free+0x104>)
 8015f8e:	f240 320f 	movw	r2, #783	; 0x30f
 8015f92:	490f      	ldr	r1, [pc, #60]	; (8015fd0 <pbuf_free+0x118>)
 8015f94:	480b      	ldr	r0, [pc, #44]	; (8015fc4 <pbuf_free+0x10c>)
 8015f96:	f007 fb9f 	bl	801d6d8 <iprintf>
        }
      }
      count++;
 8015f9a:	7ffb      	ldrb	r3, [r7, #31]
 8015f9c:	3301      	adds	r3, #1
 8015f9e:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8015fa0:	693b      	ldr	r3, [r7, #16]
 8015fa2:	607b      	str	r3, [r7, #4]
 8015fa4:	e001      	b.n	8015faa <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8015fa6:	2300      	movs	r3, #0
 8015fa8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8015faa:	687b      	ldr	r3, [r7, #4]
 8015fac:	2b00      	cmp	r3, #0
 8015fae:	d199      	bne.n	8015ee4 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8015fb0:	7ffb      	ldrb	r3, [r7, #31]
}
 8015fb2:	4618      	mov	r0, r3
 8015fb4:	3720      	adds	r7, #32
 8015fb6:	46bd      	mov	sp, r7
 8015fb8:	bd80      	pop	{r7, pc}
 8015fba:	bf00      	nop
 8015fbc:	080209f0 	.word	0x080209f0
 8015fc0:	08020b74 	.word	0x08020b74
 8015fc4:	08020a70 	.word	0x08020a70
 8015fc8:	08020ba0 	.word	0x08020ba0
 8015fcc:	08020bb8 	.word	0x08020bb8
 8015fd0:	08020bdc 	.word	0x08020bdc

08015fd4 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8015fd4:	b480      	push	{r7}
 8015fd6:	b085      	sub	sp, #20
 8015fd8:	af00      	add	r7, sp, #0
 8015fda:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8015fdc:	2300      	movs	r3, #0
 8015fde:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8015fe0:	e005      	b.n	8015fee <pbuf_clen+0x1a>
    ++len;
 8015fe2:	89fb      	ldrh	r3, [r7, #14]
 8015fe4:	3301      	adds	r3, #1
 8015fe6:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8015fe8:	687b      	ldr	r3, [r7, #4]
 8015fea:	681b      	ldr	r3, [r3, #0]
 8015fec:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8015fee:	687b      	ldr	r3, [r7, #4]
 8015ff0:	2b00      	cmp	r3, #0
 8015ff2:	d1f6      	bne.n	8015fe2 <pbuf_clen+0xe>
  }
  return len;
 8015ff4:	89fb      	ldrh	r3, [r7, #14]
}
 8015ff6:	4618      	mov	r0, r3
 8015ff8:	3714      	adds	r7, #20
 8015ffa:	46bd      	mov	sp, r7
 8015ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016000:	4770      	bx	lr
	...

08016004 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8016004:	b580      	push	{r7, lr}
 8016006:	b084      	sub	sp, #16
 8016008:	af00      	add	r7, sp, #0
 801600a:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 801600c:	687b      	ldr	r3, [r7, #4]
 801600e:	2b00      	cmp	r3, #0
 8016010:	d016      	beq.n	8016040 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8016012:	f000 facf 	bl	80165b4 <sys_arch_protect>
 8016016:	60f8      	str	r0, [r7, #12]
 8016018:	687b      	ldr	r3, [r7, #4]
 801601a:	7b9b      	ldrb	r3, [r3, #14]
 801601c:	3301      	adds	r3, #1
 801601e:	b2da      	uxtb	r2, r3
 8016020:	687b      	ldr	r3, [r7, #4]
 8016022:	739a      	strb	r2, [r3, #14]
 8016024:	68f8      	ldr	r0, [r7, #12]
 8016026:	f000 fad3 	bl	80165d0 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801602a:	687b      	ldr	r3, [r7, #4]
 801602c:	7b9b      	ldrb	r3, [r3, #14]
 801602e:	2b00      	cmp	r3, #0
 8016030:	d106      	bne.n	8016040 <pbuf_ref+0x3c>
 8016032:	4b05      	ldr	r3, [pc, #20]	; (8016048 <pbuf_ref+0x44>)
 8016034:	f240 3242 	movw	r2, #834	; 0x342
 8016038:	4904      	ldr	r1, [pc, #16]	; (801604c <pbuf_ref+0x48>)
 801603a:	4805      	ldr	r0, [pc, #20]	; (8016050 <pbuf_ref+0x4c>)
 801603c:	f007 fb4c 	bl	801d6d8 <iprintf>
  }
}
 8016040:	bf00      	nop
 8016042:	3710      	adds	r7, #16
 8016044:	46bd      	mov	sp, r7
 8016046:	bd80      	pop	{r7, pc}
 8016048:	080209f0 	.word	0x080209f0
 801604c:	08020bf0 	.word	0x08020bf0
 8016050:	08020a70 	.word	0x08020a70

08016054 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8016054:	b580      	push	{r7, lr}
 8016056:	b084      	sub	sp, #16
 8016058:	af00      	add	r7, sp, #0
 801605a:	6078      	str	r0, [r7, #4]
 801605c:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801605e:	687b      	ldr	r3, [r7, #4]
 8016060:	2b00      	cmp	r3, #0
 8016062:	d002      	beq.n	801606a <pbuf_cat+0x16>
 8016064:	683b      	ldr	r3, [r7, #0]
 8016066:	2b00      	cmp	r3, #0
 8016068:	d107      	bne.n	801607a <pbuf_cat+0x26>
 801606a:	4b20      	ldr	r3, [pc, #128]	; (80160ec <pbuf_cat+0x98>)
 801606c:	f240 325a 	movw	r2, #858	; 0x35a
 8016070:	491f      	ldr	r1, [pc, #124]	; (80160f0 <pbuf_cat+0x9c>)
 8016072:	4820      	ldr	r0, [pc, #128]	; (80160f4 <pbuf_cat+0xa0>)
 8016074:	f007 fb30 	bl	801d6d8 <iprintf>
 8016078:	e034      	b.n	80160e4 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 801607a:	687b      	ldr	r3, [r7, #4]
 801607c:	60fb      	str	r3, [r7, #12]
 801607e:	e00a      	b.n	8016096 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8016080:	68fb      	ldr	r3, [r7, #12]
 8016082:	891a      	ldrh	r2, [r3, #8]
 8016084:	683b      	ldr	r3, [r7, #0]
 8016086:	891b      	ldrh	r3, [r3, #8]
 8016088:	4413      	add	r3, r2
 801608a:	b29a      	uxth	r2, r3
 801608c:	68fb      	ldr	r3, [r7, #12]
 801608e:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8016090:	68fb      	ldr	r3, [r7, #12]
 8016092:	681b      	ldr	r3, [r3, #0]
 8016094:	60fb      	str	r3, [r7, #12]
 8016096:	68fb      	ldr	r3, [r7, #12]
 8016098:	681b      	ldr	r3, [r3, #0]
 801609a:	2b00      	cmp	r3, #0
 801609c:	d1f0      	bne.n	8016080 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 801609e:	68fb      	ldr	r3, [r7, #12]
 80160a0:	891a      	ldrh	r2, [r3, #8]
 80160a2:	68fb      	ldr	r3, [r7, #12]
 80160a4:	895b      	ldrh	r3, [r3, #10]
 80160a6:	429a      	cmp	r2, r3
 80160a8:	d006      	beq.n	80160b8 <pbuf_cat+0x64>
 80160aa:	4b10      	ldr	r3, [pc, #64]	; (80160ec <pbuf_cat+0x98>)
 80160ac:	f240 3262 	movw	r2, #866	; 0x362
 80160b0:	4911      	ldr	r1, [pc, #68]	; (80160f8 <pbuf_cat+0xa4>)
 80160b2:	4810      	ldr	r0, [pc, #64]	; (80160f4 <pbuf_cat+0xa0>)
 80160b4:	f007 fb10 	bl	801d6d8 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 80160b8:	68fb      	ldr	r3, [r7, #12]
 80160ba:	681b      	ldr	r3, [r3, #0]
 80160bc:	2b00      	cmp	r3, #0
 80160be:	d006      	beq.n	80160ce <pbuf_cat+0x7a>
 80160c0:	4b0a      	ldr	r3, [pc, #40]	; (80160ec <pbuf_cat+0x98>)
 80160c2:	f240 3263 	movw	r2, #867	; 0x363
 80160c6:	490d      	ldr	r1, [pc, #52]	; (80160fc <pbuf_cat+0xa8>)
 80160c8:	480a      	ldr	r0, [pc, #40]	; (80160f4 <pbuf_cat+0xa0>)
 80160ca:	f007 fb05 	bl	801d6d8 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80160ce:	68fb      	ldr	r3, [r7, #12]
 80160d0:	891a      	ldrh	r2, [r3, #8]
 80160d2:	683b      	ldr	r3, [r7, #0]
 80160d4:	891b      	ldrh	r3, [r3, #8]
 80160d6:	4413      	add	r3, r2
 80160d8:	b29a      	uxth	r2, r3
 80160da:	68fb      	ldr	r3, [r7, #12]
 80160dc:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 80160de:	68fb      	ldr	r3, [r7, #12]
 80160e0:	683a      	ldr	r2, [r7, #0]
 80160e2:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 80160e4:	3710      	adds	r7, #16
 80160e6:	46bd      	mov	sp, r7
 80160e8:	bd80      	pop	{r7, pc}
 80160ea:	bf00      	nop
 80160ec:	080209f0 	.word	0x080209f0
 80160f0:	08020c04 	.word	0x08020c04
 80160f4:	08020a70 	.word	0x08020a70
 80160f8:	08020c3c 	.word	0x08020c3c
 80160fc:	08020c6c 	.word	0x08020c6c

08016100 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8016100:	b580      	push	{r7, lr}
 8016102:	b082      	sub	sp, #8
 8016104:	af00      	add	r7, sp, #0
 8016106:	6078      	str	r0, [r7, #4]
 8016108:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 801610a:	6839      	ldr	r1, [r7, #0]
 801610c:	6878      	ldr	r0, [r7, #4]
 801610e:	f7ff ffa1 	bl	8016054 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 8016112:	6838      	ldr	r0, [r7, #0]
 8016114:	f7ff ff76 	bl	8016004 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8016118:	bf00      	nop
 801611a:	3708      	adds	r7, #8
 801611c:	46bd      	mov	sp, r7
 801611e:	bd80      	pop	{r7, pc}

08016120 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8016120:	b580      	push	{r7, lr}
 8016122:	b086      	sub	sp, #24
 8016124:	af00      	add	r7, sp, #0
 8016126:	6078      	str	r0, [r7, #4]
 8016128:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 801612a:	2300      	movs	r3, #0
 801612c:	617b      	str	r3, [r7, #20]
 801612e:	2300      	movs	r3, #0
 8016130:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8016132:	687b      	ldr	r3, [r7, #4]
 8016134:	2b00      	cmp	r3, #0
 8016136:	d008      	beq.n	801614a <pbuf_copy+0x2a>
 8016138:	683b      	ldr	r3, [r7, #0]
 801613a:	2b00      	cmp	r3, #0
 801613c:	d005      	beq.n	801614a <pbuf_copy+0x2a>
 801613e:	687b      	ldr	r3, [r7, #4]
 8016140:	891a      	ldrh	r2, [r3, #8]
 8016142:	683b      	ldr	r3, [r7, #0]
 8016144:	891b      	ldrh	r3, [r3, #8]
 8016146:	429a      	cmp	r2, r3
 8016148:	d209      	bcs.n	801615e <pbuf_copy+0x3e>
 801614a:	4b57      	ldr	r3, [pc, #348]	; (80162a8 <pbuf_copy+0x188>)
 801614c:	f240 32ca 	movw	r2, #970	; 0x3ca
 8016150:	4956      	ldr	r1, [pc, #344]	; (80162ac <pbuf_copy+0x18c>)
 8016152:	4857      	ldr	r0, [pc, #348]	; (80162b0 <pbuf_copy+0x190>)
 8016154:	f007 fac0 	bl	801d6d8 <iprintf>
 8016158:	f06f 030f 	mvn.w	r3, #15
 801615c:	e09f      	b.n	801629e <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 801615e:	687b      	ldr	r3, [r7, #4]
 8016160:	895b      	ldrh	r3, [r3, #10]
 8016162:	461a      	mov	r2, r3
 8016164:	697b      	ldr	r3, [r7, #20]
 8016166:	1ad2      	subs	r2, r2, r3
 8016168:	683b      	ldr	r3, [r7, #0]
 801616a:	895b      	ldrh	r3, [r3, #10]
 801616c:	4619      	mov	r1, r3
 801616e:	693b      	ldr	r3, [r7, #16]
 8016170:	1acb      	subs	r3, r1, r3
 8016172:	429a      	cmp	r2, r3
 8016174:	d306      	bcc.n	8016184 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8016176:	683b      	ldr	r3, [r7, #0]
 8016178:	895b      	ldrh	r3, [r3, #10]
 801617a:	461a      	mov	r2, r3
 801617c:	693b      	ldr	r3, [r7, #16]
 801617e:	1ad3      	subs	r3, r2, r3
 8016180:	60fb      	str	r3, [r7, #12]
 8016182:	e005      	b.n	8016190 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8016184:	687b      	ldr	r3, [r7, #4]
 8016186:	895b      	ldrh	r3, [r3, #10]
 8016188:	461a      	mov	r2, r3
 801618a:	697b      	ldr	r3, [r7, #20]
 801618c:	1ad3      	subs	r3, r2, r3
 801618e:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8016190:	687b      	ldr	r3, [r7, #4]
 8016192:	685a      	ldr	r2, [r3, #4]
 8016194:	697b      	ldr	r3, [r7, #20]
 8016196:	18d0      	adds	r0, r2, r3
 8016198:	683b      	ldr	r3, [r7, #0]
 801619a:	685a      	ldr	r2, [r3, #4]
 801619c:	693b      	ldr	r3, [r7, #16]
 801619e:	4413      	add	r3, r2
 80161a0:	68fa      	ldr	r2, [r7, #12]
 80161a2:	4619      	mov	r1, r3
 80161a4:	f006 fe31 	bl	801ce0a <memcpy>
    offset_to += len;
 80161a8:	697a      	ldr	r2, [r7, #20]
 80161aa:	68fb      	ldr	r3, [r7, #12]
 80161ac:	4413      	add	r3, r2
 80161ae:	617b      	str	r3, [r7, #20]
    offset_from += len;
 80161b0:	693a      	ldr	r2, [r7, #16]
 80161b2:	68fb      	ldr	r3, [r7, #12]
 80161b4:	4413      	add	r3, r2
 80161b6:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 80161b8:	687b      	ldr	r3, [r7, #4]
 80161ba:	895b      	ldrh	r3, [r3, #10]
 80161bc:	461a      	mov	r2, r3
 80161be:	697b      	ldr	r3, [r7, #20]
 80161c0:	4293      	cmp	r3, r2
 80161c2:	d906      	bls.n	80161d2 <pbuf_copy+0xb2>
 80161c4:	4b38      	ldr	r3, [pc, #224]	; (80162a8 <pbuf_copy+0x188>)
 80161c6:	f240 32d9 	movw	r2, #985	; 0x3d9
 80161ca:	493a      	ldr	r1, [pc, #232]	; (80162b4 <pbuf_copy+0x194>)
 80161cc:	4838      	ldr	r0, [pc, #224]	; (80162b0 <pbuf_copy+0x190>)
 80161ce:	f007 fa83 	bl	801d6d8 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 80161d2:	683b      	ldr	r3, [r7, #0]
 80161d4:	895b      	ldrh	r3, [r3, #10]
 80161d6:	461a      	mov	r2, r3
 80161d8:	693b      	ldr	r3, [r7, #16]
 80161da:	4293      	cmp	r3, r2
 80161dc:	d906      	bls.n	80161ec <pbuf_copy+0xcc>
 80161de:	4b32      	ldr	r3, [pc, #200]	; (80162a8 <pbuf_copy+0x188>)
 80161e0:	f240 32da 	movw	r2, #986	; 0x3da
 80161e4:	4934      	ldr	r1, [pc, #208]	; (80162b8 <pbuf_copy+0x198>)
 80161e6:	4832      	ldr	r0, [pc, #200]	; (80162b0 <pbuf_copy+0x190>)
 80161e8:	f007 fa76 	bl	801d6d8 <iprintf>
    if (offset_from >= p_from->len) {
 80161ec:	683b      	ldr	r3, [r7, #0]
 80161ee:	895b      	ldrh	r3, [r3, #10]
 80161f0:	461a      	mov	r2, r3
 80161f2:	693b      	ldr	r3, [r7, #16]
 80161f4:	4293      	cmp	r3, r2
 80161f6:	d304      	bcc.n	8016202 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 80161f8:	2300      	movs	r3, #0
 80161fa:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 80161fc:	683b      	ldr	r3, [r7, #0]
 80161fe:	681b      	ldr	r3, [r3, #0]
 8016200:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8016202:	687b      	ldr	r3, [r7, #4]
 8016204:	895b      	ldrh	r3, [r3, #10]
 8016206:	461a      	mov	r2, r3
 8016208:	697b      	ldr	r3, [r7, #20]
 801620a:	4293      	cmp	r3, r2
 801620c:	d114      	bne.n	8016238 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 801620e:	2300      	movs	r3, #0
 8016210:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8016212:	687b      	ldr	r3, [r7, #4]
 8016214:	681b      	ldr	r3, [r3, #0]
 8016216:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8016218:	687b      	ldr	r3, [r7, #4]
 801621a:	2b00      	cmp	r3, #0
 801621c:	d10c      	bne.n	8016238 <pbuf_copy+0x118>
 801621e:	683b      	ldr	r3, [r7, #0]
 8016220:	2b00      	cmp	r3, #0
 8016222:	d009      	beq.n	8016238 <pbuf_copy+0x118>
 8016224:	4b20      	ldr	r3, [pc, #128]	; (80162a8 <pbuf_copy+0x188>)
 8016226:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 801622a:	4924      	ldr	r1, [pc, #144]	; (80162bc <pbuf_copy+0x19c>)
 801622c:	4820      	ldr	r0, [pc, #128]	; (80162b0 <pbuf_copy+0x190>)
 801622e:	f007 fa53 	bl	801d6d8 <iprintf>
 8016232:	f06f 030f 	mvn.w	r3, #15
 8016236:	e032      	b.n	801629e <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8016238:	683b      	ldr	r3, [r7, #0]
 801623a:	2b00      	cmp	r3, #0
 801623c:	d013      	beq.n	8016266 <pbuf_copy+0x146>
 801623e:	683b      	ldr	r3, [r7, #0]
 8016240:	895a      	ldrh	r2, [r3, #10]
 8016242:	683b      	ldr	r3, [r7, #0]
 8016244:	891b      	ldrh	r3, [r3, #8]
 8016246:	429a      	cmp	r2, r3
 8016248:	d10d      	bne.n	8016266 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 801624a:	683b      	ldr	r3, [r7, #0]
 801624c:	681b      	ldr	r3, [r3, #0]
 801624e:	2b00      	cmp	r3, #0
 8016250:	d009      	beq.n	8016266 <pbuf_copy+0x146>
 8016252:	4b15      	ldr	r3, [pc, #84]	; (80162a8 <pbuf_copy+0x188>)
 8016254:	f240 32ea 	movw	r2, #1002	; 0x3ea
 8016258:	4919      	ldr	r1, [pc, #100]	; (80162c0 <pbuf_copy+0x1a0>)
 801625a:	4815      	ldr	r0, [pc, #84]	; (80162b0 <pbuf_copy+0x190>)
 801625c:	f007 fa3c 	bl	801d6d8 <iprintf>
 8016260:	f06f 0305 	mvn.w	r3, #5
 8016264:	e01b      	b.n	801629e <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8016266:	687b      	ldr	r3, [r7, #4]
 8016268:	2b00      	cmp	r3, #0
 801626a:	d013      	beq.n	8016294 <pbuf_copy+0x174>
 801626c:	687b      	ldr	r3, [r7, #4]
 801626e:	895a      	ldrh	r2, [r3, #10]
 8016270:	687b      	ldr	r3, [r7, #4]
 8016272:	891b      	ldrh	r3, [r3, #8]
 8016274:	429a      	cmp	r2, r3
 8016276:	d10d      	bne.n	8016294 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8016278:	687b      	ldr	r3, [r7, #4]
 801627a:	681b      	ldr	r3, [r3, #0]
 801627c:	2b00      	cmp	r3, #0
 801627e:	d009      	beq.n	8016294 <pbuf_copy+0x174>
 8016280:	4b09      	ldr	r3, [pc, #36]	; (80162a8 <pbuf_copy+0x188>)
 8016282:	f240 32ef 	movw	r2, #1007	; 0x3ef
 8016286:	490e      	ldr	r1, [pc, #56]	; (80162c0 <pbuf_copy+0x1a0>)
 8016288:	4809      	ldr	r0, [pc, #36]	; (80162b0 <pbuf_copy+0x190>)
 801628a:	f007 fa25 	bl	801d6d8 <iprintf>
 801628e:	f06f 0305 	mvn.w	r3, #5
 8016292:	e004      	b.n	801629e <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8016294:	683b      	ldr	r3, [r7, #0]
 8016296:	2b00      	cmp	r3, #0
 8016298:	f47f af61 	bne.w	801615e <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 801629c:	2300      	movs	r3, #0
}
 801629e:	4618      	mov	r0, r3
 80162a0:	3718      	adds	r7, #24
 80162a2:	46bd      	mov	sp, r7
 80162a4:	bd80      	pop	{r7, pc}
 80162a6:	bf00      	nop
 80162a8:	080209f0 	.word	0x080209f0
 80162ac:	08020cb8 	.word	0x08020cb8
 80162b0:	08020a70 	.word	0x08020a70
 80162b4:	08020ce8 	.word	0x08020ce8
 80162b8:	08020d00 	.word	0x08020d00
 80162bc:	08020d1c 	.word	0x08020d1c
 80162c0:	08020d2c 	.word	0x08020d2c

080162c4 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 80162c4:	b580      	push	{r7, lr}
 80162c6:	b088      	sub	sp, #32
 80162c8:	af00      	add	r7, sp, #0
 80162ca:	60f8      	str	r0, [r7, #12]
 80162cc:	60b9      	str	r1, [r7, #8]
 80162ce:	4611      	mov	r1, r2
 80162d0:	461a      	mov	r2, r3
 80162d2:	460b      	mov	r3, r1
 80162d4:	80fb      	strh	r3, [r7, #6]
 80162d6:	4613      	mov	r3, r2
 80162d8:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 80162da:	2300      	movs	r3, #0
 80162dc:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 80162de:	2300      	movs	r3, #0
 80162e0:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 80162e2:	68fb      	ldr	r3, [r7, #12]
 80162e4:	2b00      	cmp	r3, #0
 80162e6:	d108      	bne.n	80162fa <pbuf_copy_partial+0x36>
 80162e8:	4b2b      	ldr	r3, [pc, #172]	; (8016398 <pbuf_copy_partial+0xd4>)
 80162ea:	f240 420a 	movw	r2, #1034	; 0x40a
 80162ee:	492b      	ldr	r1, [pc, #172]	; (801639c <pbuf_copy_partial+0xd8>)
 80162f0:	482b      	ldr	r0, [pc, #172]	; (80163a0 <pbuf_copy_partial+0xdc>)
 80162f2:	f007 f9f1 	bl	801d6d8 <iprintf>
 80162f6:	2300      	movs	r3, #0
 80162f8:	e04a      	b.n	8016390 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 80162fa:	68bb      	ldr	r3, [r7, #8]
 80162fc:	2b00      	cmp	r3, #0
 80162fe:	d108      	bne.n	8016312 <pbuf_copy_partial+0x4e>
 8016300:	4b25      	ldr	r3, [pc, #148]	; (8016398 <pbuf_copy_partial+0xd4>)
 8016302:	f240 420b 	movw	r2, #1035	; 0x40b
 8016306:	4927      	ldr	r1, [pc, #156]	; (80163a4 <pbuf_copy_partial+0xe0>)
 8016308:	4825      	ldr	r0, [pc, #148]	; (80163a0 <pbuf_copy_partial+0xdc>)
 801630a:	f007 f9e5 	bl	801d6d8 <iprintf>
 801630e:	2300      	movs	r3, #0
 8016310:	e03e      	b.n	8016390 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8016312:	68fb      	ldr	r3, [r7, #12]
 8016314:	61fb      	str	r3, [r7, #28]
 8016316:	e034      	b.n	8016382 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8016318:	88bb      	ldrh	r3, [r7, #4]
 801631a:	2b00      	cmp	r3, #0
 801631c:	d00a      	beq.n	8016334 <pbuf_copy_partial+0x70>
 801631e:	69fb      	ldr	r3, [r7, #28]
 8016320:	895b      	ldrh	r3, [r3, #10]
 8016322:	88ba      	ldrh	r2, [r7, #4]
 8016324:	429a      	cmp	r2, r3
 8016326:	d305      	bcc.n	8016334 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8016328:	69fb      	ldr	r3, [r7, #28]
 801632a:	895b      	ldrh	r3, [r3, #10]
 801632c:	88ba      	ldrh	r2, [r7, #4]
 801632e:	1ad3      	subs	r3, r2, r3
 8016330:	80bb      	strh	r3, [r7, #4]
 8016332:	e023      	b.n	801637c <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8016334:	69fb      	ldr	r3, [r7, #28]
 8016336:	895a      	ldrh	r2, [r3, #10]
 8016338:	88bb      	ldrh	r3, [r7, #4]
 801633a:	1ad3      	subs	r3, r2, r3
 801633c:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 801633e:	8b3a      	ldrh	r2, [r7, #24]
 8016340:	88fb      	ldrh	r3, [r7, #6]
 8016342:	429a      	cmp	r2, r3
 8016344:	d901      	bls.n	801634a <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8016346:	88fb      	ldrh	r3, [r7, #6]
 8016348:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 801634a:	8b7b      	ldrh	r3, [r7, #26]
 801634c:	68ba      	ldr	r2, [r7, #8]
 801634e:	18d0      	adds	r0, r2, r3
 8016350:	69fb      	ldr	r3, [r7, #28]
 8016352:	685a      	ldr	r2, [r3, #4]
 8016354:	88bb      	ldrh	r3, [r7, #4]
 8016356:	4413      	add	r3, r2
 8016358:	8b3a      	ldrh	r2, [r7, #24]
 801635a:	4619      	mov	r1, r3
 801635c:	f006 fd55 	bl	801ce0a <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8016360:	8afa      	ldrh	r2, [r7, #22]
 8016362:	8b3b      	ldrh	r3, [r7, #24]
 8016364:	4413      	add	r3, r2
 8016366:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8016368:	8b7a      	ldrh	r2, [r7, #26]
 801636a:	8b3b      	ldrh	r3, [r7, #24]
 801636c:	4413      	add	r3, r2
 801636e:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8016370:	88fa      	ldrh	r2, [r7, #6]
 8016372:	8b3b      	ldrh	r3, [r7, #24]
 8016374:	1ad3      	subs	r3, r2, r3
 8016376:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8016378:	2300      	movs	r3, #0
 801637a:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801637c:	69fb      	ldr	r3, [r7, #28]
 801637e:	681b      	ldr	r3, [r3, #0]
 8016380:	61fb      	str	r3, [r7, #28]
 8016382:	88fb      	ldrh	r3, [r7, #6]
 8016384:	2b00      	cmp	r3, #0
 8016386:	d002      	beq.n	801638e <pbuf_copy_partial+0xca>
 8016388:	69fb      	ldr	r3, [r7, #28]
 801638a:	2b00      	cmp	r3, #0
 801638c:	d1c4      	bne.n	8016318 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 801638e:	8afb      	ldrh	r3, [r7, #22]
}
 8016390:	4618      	mov	r0, r3
 8016392:	3720      	adds	r7, #32
 8016394:	46bd      	mov	sp, r7
 8016396:	bd80      	pop	{r7, pc}
 8016398:	080209f0 	.word	0x080209f0
 801639c:	08020d58 	.word	0x08020d58
 80163a0:	08020a70 	.word	0x08020a70
 80163a4:	08020d78 	.word	0x08020d78

080163a8 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 80163a8:	b580      	push	{r7, lr}
 80163aa:	b084      	sub	sp, #16
 80163ac:	af00      	add	r7, sp, #0
 80163ae:	4603      	mov	r3, r0
 80163b0:	603a      	str	r2, [r7, #0]
 80163b2:	71fb      	strb	r3, [r7, #7]
 80163b4:	460b      	mov	r3, r1
 80163b6:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 80163b8:	683b      	ldr	r3, [r7, #0]
 80163ba:	8919      	ldrh	r1, [r3, #8]
 80163bc:	88ba      	ldrh	r2, [r7, #4]
 80163be:	79fb      	ldrb	r3, [r7, #7]
 80163c0:	4618      	mov	r0, r3
 80163c2:	f7ff fa99 	bl	80158f8 <pbuf_alloc>
 80163c6:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 80163c8:	68fb      	ldr	r3, [r7, #12]
 80163ca:	2b00      	cmp	r3, #0
 80163cc:	d101      	bne.n	80163d2 <pbuf_clone+0x2a>
    return NULL;
 80163ce:	2300      	movs	r3, #0
 80163d0:	e011      	b.n	80163f6 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 80163d2:	6839      	ldr	r1, [r7, #0]
 80163d4:	68f8      	ldr	r0, [r7, #12]
 80163d6:	f7ff fea3 	bl	8016120 <pbuf_copy>
 80163da:	4603      	mov	r3, r0
 80163dc:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 80163de:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80163e2:	2b00      	cmp	r3, #0
 80163e4:	d006      	beq.n	80163f4 <pbuf_clone+0x4c>
 80163e6:	4b06      	ldr	r3, [pc, #24]	; (8016400 <pbuf_clone+0x58>)
 80163e8:	f240 5224 	movw	r2, #1316	; 0x524
 80163ec:	4905      	ldr	r1, [pc, #20]	; (8016404 <pbuf_clone+0x5c>)
 80163ee:	4806      	ldr	r0, [pc, #24]	; (8016408 <pbuf_clone+0x60>)
 80163f0:	f007 f972 	bl	801d6d8 <iprintf>
  return q;
 80163f4:	68fb      	ldr	r3, [r7, #12]
}
 80163f6:	4618      	mov	r0, r3
 80163f8:	3710      	adds	r7, #16
 80163fa:	46bd      	mov	sp, r7
 80163fc:	bd80      	pop	{r7, pc}
 80163fe:	bf00      	nop
 8016400:	080209f0 	.word	0x080209f0
 8016404:	08020e84 	.word	0x08020e84
 8016408:	08020a70 	.word	0x08020a70

0801640c <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801640c:	b580      	push	{r7, lr}
 801640e:	b082      	sub	sp, #8
 8016410:	af00      	add	r7, sp, #0
 8016412:	6078      	str	r0, [r7, #4]
 8016414:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 8016416:	683b      	ldr	r3, [r7, #0]
 8016418:	2200      	movs	r2, #0
 801641a:	2104      	movs	r1, #4
 801641c:	4618      	mov	r0, r3
 801641e:	f7f6 fc8f 	bl	800cd40 <osMessageQueueNew>
 8016422:	4602      	mov	r2, r0
 8016424:	687b      	ldr	r3, [r7, #4]
 8016426:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8016428:	687b      	ldr	r3, [r7, #4]
 801642a:	681b      	ldr	r3, [r3, #0]
 801642c:	2b00      	cmp	r3, #0
 801642e:	d102      	bne.n	8016436 <sys_mbox_new+0x2a>
    return ERR_MEM;
 8016430:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8016434:	e000      	b.n	8016438 <sys_mbox_new+0x2c>

  return ERR_OK;
 8016436:	2300      	movs	r3, #0
}
 8016438:	4618      	mov	r0, r3
 801643a:	3708      	adds	r7, #8
 801643c:	46bd      	mov	sp, r7
 801643e:	bd80      	pop	{r7, pc}

08016440 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 8016440:	b580      	push	{r7, lr}
 8016442:	b084      	sub	sp, #16
 8016444:	af00      	add	r7, sp, #0
 8016446:	6078      	str	r0, [r7, #4]
 8016448:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 801644a:	687b      	ldr	r3, [r7, #4]
 801644c:	6818      	ldr	r0, [r3, #0]
 801644e:	4639      	mov	r1, r7
 8016450:	2300      	movs	r3, #0
 8016452:	2200      	movs	r2, #0
 8016454:	f7f6 fcfa 	bl	800ce4c <osMessageQueuePut>
 8016458:	4603      	mov	r3, r0
 801645a:	2b00      	cmp	r3, #0
 801645c:	d102      	bne.n	8016464 <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 801645e:	2300      	movs	r3, #0
 8016460:	73fb      	strb	r3, [r7, #15]
 8016462:	e001      	b.n	8016468 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 8016464:	23ff      	movs	r3, #255	; 0xff
 8016466:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 8016468:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801646c:	4618      	mov	r0, r3
 801646e:	3710      	adds	r7, #16
 8016470:	46bd      	mov	sp, r7
 8016472:	bd80      	pop	{r7, pc}

08016474 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8016474:	b580      	push	{r7, lr}
 8016476:	b086      	sub	sp, #24
 8016478:	af00      	add	r7, sp, #0
 801647a:	60f8      	str	r0, [r7, #12]
 801647c:	60b9      	str	r1, [r7, #8]
 801647e:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 8016480:	f7f6 f8be 	bl	800c600 <osKernelGetTickCount>
 8016484:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 8016486:	687b      	ldr	r3, [r7, #4]
 8016488:	2b00      	cmp	r3, #0
 801648a:	d013      	beq.n	80164b4 <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 801648c:	68fb      	ldr	r3, [r7, #12]
 801648e:	6818      	ldr	r0, [r3, #0]
 8016490:	687b      	ldr	r3, [r7, #4]
 8016492:	2200      	movs	r2, #0
 8016494:	68b9      	ldr	r1, [r7, #8]
 8016496:	f7f6 fd4d 	bl	800cf34 <osMessageQueueGet>
 801649a:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 801649c:	693b      	ldr	r3, [r7, #16]
 801649e:	2b00      	cmp	r3, #0
 80164a0:	d105      	bne.n	80164ae <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 80164a2:	f7f6 f8ad 	bl	800c600 <osKernelGetTickCount>
 80164a6:	4602      	mov	r2, r0
 80164a8:	697b      	ldr	r3, [r7, #20]
 80164aa:	1ad3      	subs	r3, r2, r3
 80164ac:	e00f      	b.n	80164ce <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 80164ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80164b2:	e00c      	b.n	80164ce <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 80164b4:	68fb      	ldr	r3, [r7, #12]
 80164b6:	6818      	ldr	r0, [r3, #0]
 80164b8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80164bc:	2200      	movs	r2, #0
 80164be:	68b9      	ldr	r1, [r7, #8]
 80164c0:	f7f6 fd38 	bl	800cf34 <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 80164c4:	f7f6 f89c 	bl	800c600 <osKernelGetTickCount>
 80164c8:	4602      	mov	r2, r0
 80164ca:	697b      	ldr	r3, [r7, #20]
 80164cc:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 80164ce:	4618      	mov	r0, r3
 80164d0:	3718      	adds	r7, #24
 80164d2:	46bd      	mov	sp, r7
 80164d4:	bd80      	pop	{r7, pc}

080164d6 <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 80164d6:	b480      	push	{r7}
 80164d8:	b083      	sub	sp, #12
 80164da:	af00      	add	r7, sp, #0
 80164dc:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 80164de:	687b      	ldr	r3, [r7, #4]
 80164e0:	681b      	ldr	r3, [r3, #0]
 80164e2:	2b00      	cmp	r3, #0
 80164e4:	d101      	bne.n	80164ea <sys_mbox_valid+0x14>
    return 0;
 80164e6:	2300      	movs	r3, #0
 80164e8:	e000      	b.n	80164ec <sys_mbox_valid+0x16>
  else
    return 1;
 80164ea:	2301      	movs	r3, #1
}
 80164ec:	4618      	mov	r0, r3
 80164ee:	370c      	adds	r7, #12
 80164f0:	46bd      	mov	sp, r7
 80164f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164f6:	4770      	bx	lr

080164f8 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 80164f8:	b580      	push	{r7, lr}
 80164fa:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 80164fc:	2000      	movs	r0, #0
 80164fe:	f7f6 f97b 	bl	800c7f8 <osMutexNew>
 8016502:	4602      	mov	r2, r0
 8016504:	4b01      	ldr	r3, [pc, #4]	; (801650c <sys_init+0x14>)
 8016506:	601a      	str	r2, [r3, #0]
#endif
}
 8016508:	bf00      	nop
 801650a:	bd80      	pop	{r7, pc}
 801650c:	2000ba38 	.word	0x2000ba38

08016510 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8016510:	b580      	push	{r7, lr}
 8016512:	b082      	sub	sp, #8
 8016514:	af00      	add	r7, sp, #0
 8016516:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 8016518:	2000      	movs	r0, #0
 801651a:	f7f6 f96d 	bl	800c7f8 <osMutexNew>
 801651e:	4602      	mov	r2, r0
 8016520:	687b      	ldr	r3, [r7, #4]
 8016522:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 8016524:	687b      	ldr	r3, [r7, #4]
 8016526:	681b      	ldr	r3, [r3, #0]
 8016528:	2b00      	cmp	r3, #0
 801652a:	d102      	bne.n	8016532 <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801652c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8016530:	e000      	b.n	8016534 <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 8016532:	2300      	movs	r3, #0
}
 8016534:	4618      	mov	r0, r3
 8016536:	3708      	adds	r7, #8
 8016538:	46bd      	mov	sp, r7
 801653a:	bd80      	pop	{r7, pc}

0801653c <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801653c:	b580      	push	{r7, lr}
 801653e:	b082      	sub	sp, #8
 8016540:	af00      	add	r7, sp, #0
 8016542:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 8016544:	687b      	ldr	r3, [r7, #4]
 8016546:	681b      	ldr	r3, [r3, #0]
 8016548:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 801654c:	4618      	mov	r0, r3
 801654e:	f7f6 f9ed 	bl	800c92c <osMutexAcquire>
#endif
}
 8016552:	bf00      	nop
 8016554:	3708      	adds	r7, #8
 8016556:	46bd      	mov	sp, r7
 8016558:	bd80      	pop	{r7, pc}

0801655a <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801655a:	b580      	push	{r7, lr}
 801655c:	b082      	sub	sp, #8
 801655e:	af00      	add	r7, sp, #0
 8016560:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 8016562:	687b      	ldr	r3, [r7, #4]
 8016564:	681b      	ldr	r3, [r3, #0]
 8016566:	4618      	mov	r0, r3
 8016568:	f7f6 fa3e 	bl	800c9e8 <osMutexRelease>
}
 801656c:	bf00      	nop
 801656e:	3708      	adds	r7, #8
 8016570:	46bd      	mov	sp, r7
 8016572:	bd80      	pop	{r7, pc}

08016574 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8016574:	b580      	push	{r7, lr}
 8016576:	b08e      	sub	sp, #56	; 0x38
 8016578:	af00      	add	r7, sp, #0
 801657a:	60f8      	str	r0, [r7, #12]
 801657c:	60b9      	str	r1, [r7, #8]
 801657e:	607a      	str	r2, [r7, #4]
 8016580:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 8016582:	f107 0314 	add.w	r3, r7, #20
 8016586:	2224      	movs	r2, #36	; 0x24
 8016588:	2100      	movs	r1, #0
 801658a:	4618      	mov	r0, r3
 801658c:	f006 fc61 	bl	801ce52 <memset>
 8016590:	68fb      	ldr	r3, [r7, #12]
 8016592:	617b      	str	r3, [r7, #20]
 8016594:	683b      	ldr	r3, [r7, #0]
 8016596:	62bb      	str	r3, [r7, #40]	; 0x28
 8016598:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801659a:	62fb      	str	r3, [r7, #44]	; 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 801659c:	f107 0314 	add.w	r3, r7, #20
 80165a0:	461a      	mov	r2, r3
 80165a2:	6879      	ldr	r1, [r7, #4]
 80165a4:	68b8      	ldr	r0, [r7, #8]
 80165a6:	f7f6 f853 	bl	800c650 <osThreadNew>
 80165aa:	4603      	mov	r3, r0
#endif
}
 80165ac:	4618      	mov	r0, r3
 80165ae:	3738      	adds	r7, #56	; 0x38
 80165b0:	46bd      	mov	sp, r7
 80165b2:	bd80      	pop	{r7, pc}

080165b4 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 80165b4:	b580      	push	{r7, lr}
 80165b6:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 80165b8:	4b04      	ldr	r3, [pc, #16]	; (80165cc <sys_arch_protect+0x18>)
 80165ba:	681b      	ldr	r3, [r3, #0]
 80165bc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80165c0:	4618      	mov	r0, r3
 80165c2:	f7f6 f9b3 	bl	800c92c <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 80165c6:	2301      	movs	r3, #1
}
 80165c8:	4618      	mov	r0, r3
 80165ca:	bd80      	pop	{r7, pc}
 80165cc:	2000ba38 	.word	0x2000ba38

080165d0 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 80165d0:	b580      	push	{r7, lr}
 80165d2:	b082      	sub	sp, #8
 80165d4:	af00      	add	r7, sp, #0
 80165d6:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 80165d8:	4b04      	ldr	r3, [pc, #16]	; (80165ec <sys_arch_unprotect+0x1c>)
 80165da:	681b      	ldr	r3, [r3, #0]
 80165dc:	4618      	mov	r0, r3
 80165de:	f7f6 fa03 	bl	800c9e8 <osMutexRelease>
}
 80165e2:	bf00      	nop
 80165e4:	3708      	adds	r7, #8
 80165e6:	46bd      	mov	sp, r7
 80165e8:	bd80      	pop	{r7, pc}
 80165ea:	bf00      	nop
 80165ec:	2000ba38 	.word	0x2000ba38

080165f0 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 80165f0:	b580      	push	{r7, lr}
 80165f2:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80165f4:	f007 f888 	bl	801d708 <rand>
 80165f8:	4603      	mov	r3, r0
 80165fa:	b29b      	uxth	r3, r3
 80165fc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8016600:	b29b      	uxth	r3, r3
 8016602:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8016606:	b29a      	uxth	r2, r3
 8016608:	4b01      	ldr	r3, [pc, #4]	; (8016610 <tcp_init+0x20>)
 801660a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801660c:	bf00      	nop
 801660e:	bd80      	pop	{r7, pc}
 8016610:	2000002c 	.word	0x2000002c

08016614 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8016614:	b580      	push	{r7, lr}
 8016616:	b082      	sub	sp, #8
 8016618:	af00      	add	r7, sp, #0
 801661a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801661c:	687b      	ldr	r3, [r7, #4]
 801661e:	7d1b      	ldrb	r3, [r3, #20]
 8016620:	2b01      	cmp	r3, #1
 8016622:	d105      	bne.n	8016630 <tcp_free+0x1c>
 8016624:	4b06      	ldr	r3, [pc, #24]	; (8016640 <tcp_free+0x2c>)
 8016626:	22d4      	movs	r2, #212	; 0xd4
 8016628:	4906      	ldr	r1, [pc, #24]	; (8016644 <tcp_free+0x30>)
 801662a:	4807      	ldr	r0, [pc, #28]	; (8016648 <tcp_free+0x34>)
 801662c:	f007 f854 	bl	801d6d8 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8016630:	6879      	ldr	r1, [r7, #4]
 8016632:	2001      	movs	r0, #1
 8016634:	f7fe fd94 	bl	8015160 <memp_free>
}
 8016638:	bf00      	nop
 801663a:	3708      	adds	r7, #8
 801663c:	46bd      	mov	sp, r7
 801663e:	bd80      	pop	{r7, pc}
 8016640:	08020f10 	.word	0x08020f10
 8016644:	08020f5c 	.word	0x08020f5c
 8016648:	08020f70 	.word	0x08020f70

0801664c <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 801664c:	b580      	push	{r7, lr}
 801664e:	b082      	sub	sp, #8
 8016650:	af00      	add	r7, sp, #0
 8016652:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8016654:	687b      	ldr	r3, [r7, #4]
 8016656:	7d1b      	ldrb	r3, [r3, #20]
 8016658:	2b01      	cmp	r3, #1
 801665a:	d105      	bne.n	8016668 <tcp_free_listen+0x1c>
 801665c:	4b06      	ldr	r3, [pc, #24]	; (8016678 <tcp_free_listen+0x2c>)
 801665e:	22df      	movs	r2, #223	; 0xdf
 8016660:	4906      	ldr	r1, [pc, #24]	; (801667c <tcp_free_listen+0x30>)
 8016662:	4807      	ldr	r0, [pc, #28]	; (8016680 <tcp_free_listen+0x34>)
 8016664:	f007 f838 	bl	801d6d8 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8016668:	6879      	ldr	r1, [r7, #4]
 801666a:	2002      	movs	r0, #2
 801666c:	f7fe fd78 	bl	8015160 <memp_free>
}
 8016670:	bf00      	nop
 8016672:	3708      	adds	r7, #8
 8016674:	46bd      	mov	sp, r7
 8016676:	bd80      	pop	{r7, pc}
 8016678:	08020f10 	.word	0x08020f10
 801667c:	08020f98 	.word	0x08020f98
 8016680:	08020f70 	.word	0x08020f70

08016684 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8016684:	b580      	push	{r7, lr}
 8016686:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8016688:	f000 fe98 	bl	80173bc <tcp_fasttmr>

  if (++tcp_timer & 1) {
 801668c:	4b07      	ldr	r3, [pc, #28]	; (80166ac <tcp_tmr+0x28>)
 801668e:	781b      	ldrb	r3, [r3, #0]
 8016690:	3301      	adds	r3, #1
 8016692:	b2da      	uxtb	r2, r3
 8016694:	4b05      	ldr	r3, [pc, #20]	; (80166ac <tcp_tmr+0x28>)
 8016696:	701a      	strb	r2, [r3, #0]
 8016698:	4b04      	ldr	r3, [pc, #16]	; (80166ac <tcp_tmr+0x28>)
 801669a:	781b      	ldrb	r3, [r3, #0]
 801669c:	f003 0301 	and.w	r3, r3, #1
 80166a0:	2b00      	cmp	r3, #0
 80166a2:	d001      	beq.n	80166a8 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 80166a4:	f000 fb4c 	bl	8016d40 <tcp_slowtmr>
  }
}
 80166a8:	bf00      	nop
 80166aa:	bd80      	pop	{r7, pc}
 80166ac:	20007719 	.word	0x20007719

080166b0 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 80166b0:	b580      	push	{r7, lr}
 80166b2:	b084      	sub	sp, #16
 80166b4:	af00      	add	r7, sp, #0
 80166b6:	6078      	str	r0, [r7, #4]
 80166b8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 80166ba:	683b      	ldr	r3, [r7, #0]
 80166bc:	2b00      	cmp	r3, #0
 80166be:	d105      	bne.n	80166cc <tcp_remove_listener+0x1c>
 80166c0:	4b0d      	ldr	r3, [pc, #52]	; (80166f8 <tcp_remove_listener+0x48>)
 80166c2:	22ff      	movs	r2, #255	; 0xff
 80166c4:	490d      	ldr	r1, [pc, #52]	; (80166fc <tcp_remove_listener+0x4c>)
 80166c6:	480e      	ldr	r0, [pc, #56]	; (8016700 <tcp_remove_listener+0x50>)
 80166c8:	f007 f806 	bl	801d6d8 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 80166cc:	687b      	ldr	r3, [r7, #4]
 80166ce:	60fb      	str	r3, [r7, #12]
 80166d0:	e00a      	b.n	80166e8 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 80166d2:	68fb      	ldr	r3, [r7, #12]
 80166d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80166d6:	683a      	ldr	r2, [r7, #0]
 80166d8:	429a      	cmp	r2, r3
 80166da:	d102      	bne.n	80166e2 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 80166dc:	68fb      	ldr	r3, [r7, #12]
 80166de:	2200      	movs	r2, #0
 80166e0:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 80166e2:	68fb      	ldr	r3, [r7, #12]
 80166e4:	68db      	ldr	r3, [r3, #12]
 80166e6:	60fb      	str	r3, [r7, #12]
 80166e8:	68fb      	ldr	r3, [r7, #12]
 80166ea:	2b00      	cmp	r3, #0
 80166ec:	d1f1      	bne.n	80166d2 <tcp_remove_listener+0x22>
    }
  }
}
 80166ee:	bf00      	nop
 80166f0:	3710      	adds	r7, #16
 80166f2:	46bd      	mov	sp, r7
 80166f4:	bd80      	pop	{r7, pc}
 80166f6:	bf00      	nop
 80166f8:	08020f10 	.word	0x08020f10
 80166fc:	08020fb4 	.word	0x08020fb4
 8016700:	08020f70 	.word	0x08020f70

08016704 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8016704:	b580      	push	{r7, lr}
 8016706:	b084      	sub	sp, #16
 8016708:	af00      	add	r7, sp, #0
 801670a:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 801670c:	687b      	ldr	r3, [r7, #4]
 801670e:	2b00      	cmp	r3, #0
 8016710:	d106      	bne.n	8016720 <tcp_listen_closed+0x1c>
 8016712:	4b14      	ldr	r3, [pc, #80]	; (8016764 <tcp_listen_closed+0x60>)
 8016714:	f240 1211 	movw	r2, #273	; 0x111
 8016718:	4913      	ldr	r1, [pc, #76]	; (8016768 <tcp_listen_closed+0x64>)
 801671a:	4814      	ldr	r0, [pc, #80]	; (801676c <tcp_listen_closed+0x68>)
 801671c:	f006 ffdc 	bl	801d6d8 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8016720:	687b      	ldr	r3, [r7, #4]
 8016722:	7d1b      	ldrb	r3, [r3, #20]
 8016724:	2b01      	cmp	r3, #1
 8016726:	d006      	beq.n	8016736 <tcp_listen_closed+0x32>
 8016728:	4b0e      	ldr	r3, [pc, #56]	; (8016764 <tcp_listen_closed+0x60>)
 801672a:	f44f 7289 	mov.w	r2, #274	; 0x112
 801672e:	4910      	ldr	r1, [pc, #64]	; (8016770 <tcp_listen_closed+0x6c>)
 8016730:	480e      	ldr	r0, [pc, #56]	; (801676c <tcp_listen_closed+0x68>)
 8016732:	f006 ffd1 	bl	801d6d8 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8016736:	2301      	movs	r3, #1
 8016738:	60fb      	str	r3, [r7, #12]
 801673a:	e00b      	b.n	8016754 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 801673c:	4a0d      	ldr	r2, [pc, #52]	; (8016774 <tcp_listen_closed+0x70>)
 801673e:	68fb      	ldr	r3, [r7, #12]
 8016740:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016744:	681b      	ldr	r3, [r3, #0]
 8016746:	6879      	ldr	r1, [r7, #4]
 8016748:	4618      	mov	r0, r3
 801674a:	f7ff ffb1 	bl	80166b0 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 801674e:	68fb      	ldr	r3, [r7, #12]
 8016750:	3301      	adds	r3, #1
 8016752:	60fb      	str	r3, [r7, #12]
 8016754:	68fb      	ldr	r3, [r7, #12]
 8016756:	2b03      	cmp	r3, #3
 8016758:	d9f0      	bls.n	801673c <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 801675a:	bf00      	nop
 801675c:	3710      	adds	r7, #16
 801675e:	46bd      	mov	sp, r7
 8016760:	bd80      	pop	{r7, pc}
 8016762:	bf00      	nop
 8016764:	08020f10 	.word	0x08020f10
 8016768:	08020fdc 	.word	0x08020fdc
 801676c:	08020f70 	.word	0x08020f70
 8016770:	08020fe8 	.word	0x08020fe8
 8016774:	08022a88 	.word	0x08022a88

08016778 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8016778:	b5b0      	push	{r4, r5, r7, lr}
 801677a:	b088      	sub	sp, #32
 801677c:	af04      	add	r7, sp, #16
 801677e:	6078      	str	r0, [r7, #4]
 8016780:	460b      	mov	r3, r1
 8016782:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8016784:	687b      	ldr	r3, [r7, #4]
 8016786:	2b00      	cmp	r3, #0
 8016788:	d106      	bne.n	8016798 <tcp_close_shutdown+0x20>
 801678a:	4b61      	ldr	r3, [pc, #388]	; (8016910 <tcp_close_shutdown+0x198>)
 801678c:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8016790:	4960      	ldr	r1, [pc, #384]	; (8016914 <tcp_close_shutdown+0x19c>)
 8016792:	4861      	ldr	r0, [pc, #388]	; (8016918 <tcp_close_shutdown+0x1a0>)
 8016794:	f006 ffa0 	bl	801d6d8 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8016798:	78fb      	ldrb	r3, [r7, #3]
 801679a:	2b00      	cmp	r3, #0
 801679c:	d066      	beq.n	801686c <tcp_close_shutdown+0xf4>
 801679e:	687b      	ldr	r3, [r7, #4]
 80167a0:	7d1b      	ldrb	r3, [r3, #20]
 80167a2:	2b04      	cmp	r3, #4
 80167a4:	d003      	beq.n	80167ae <tcp_close_shutdown+0x36>
 80167a6:	687b      	ldr	r3, [r7, #4]
 80167a8:	7d1b      	ldrb	r3, [r3, #20]
 80167aa:	2b07      	cmp	r3, #7
 80167ac:	d15e      	bne.n	801686c <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 80167ae:	687b      	ldr	r3, [r7, #4]
 80167b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80167b2:	2b00      	cmp	r3, #0
 80167b4:	d104      	bne.n	80167c0 <tcp_close_shutdown+0x48>
 80167b6:	687b      	ldr	r3, [r7, #4]
 80167b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80167ba:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80167be:	d055      	beq.n	801686c <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 80167c0:	687b      	ldr	r3, [r7, #4]
 80167c2:	8b5b      	ldrh	r3, [r3, #26]
 80167c4:	f003 0310 	and.w	r3, r3, #16
 80167c8:	2b00      	cmp	r3, #0
 80167ca:	d106      	bne.n	80167da <tcp_close_shutdown+0x62>
 80167cc:	4b50      	ldr	r3, [pc, #320]	; (8016910 <tcp_close_shutdown+0x198>)
 80167ce:	f44f 72b2 	mov.w	r2, #356	; 0x164
 80167d2:	4952      	ldr	r1, [pc, #328]	; (801691c <tcp_close_shutdown+0x1a4>)
 80167d4:	4850      	ldr	r0, [pc, #320]	; (8016918 <tcp_close_shutdown+0x1a0>)
 80167d6:	f006 ff7f 	bl	801d6d8 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80167da:	687b      	ldr	r3, [r7, #4]
 80167dc:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80167de:	687b      	ldr	r3, [r7, #4]
 80167e0:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80167e2:	687d      	ldr	r5, [r7, #4]
 80167e4:	687b      	ldr	r3, [r7, #4]
 80167e6:	3304      	adds	r3, #4
 80167e8:	687a      	ldr	r2, [r7, #4]
 80167ea:	8ad2      	ldrh	r2, [r2, #22]
 80167ec:	6879      	ldr	r1, [r7, #4]
 80167ee:	8b09      	ldrh	r1, [r1, #24]
 80167f0:	9102      	str	r1, [sp, #8]
 80167f2:	9201      	str	r2, [sp, #4]
 80167f4:	9300      	str	r3, [sp, #0]
 80167f6:	462b      	mov	r3, r5
 80167f8:	4622      	mov	r2, r4
 80167fa:	4601      	mov	r1, r0
 80167fc:	6878      	ldr	r0, [r7, #4]
 80167fe:	f004 fe91 	bl	801b524 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8016802:	6878      	ldr	r0, [r7, #4]
 8016804:	f001 f8ba 	bl	801797c <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8016808:	4b45      	ldr	r3, [pc, #276]	; (8016920 <tcp_close_shutdown+0x1a8>)
 801680a:	681b      	ldr	r3, [r3, #0]
 801680c:	687a      	ldr	r2, [r7, #4]
 801680e:	429a      	cmp	r2, r3
 8016810:	d105      	bne.n	801681e <tcp_close_shutdown+0xa6>
 8016812:	4b43      	ldr	r3, [pc, #268]	; (8016920 <tcp_close_shutdown+0x1a8>)
 8016814:	681b      	ldr	r3, [r3, #0]
 8016816:	68db      	ldr	r3, [r3, #12]
 8016818:	4a41      	ldr	r2, [pc, #260]	; (8016920 <tcp_close_shutdown+0x1a8>)
 801681a:	6013      	str	r3, [r2, #0]
 801681c:	e013      	b.n	8016846 <tcp_close_shutdown+0xce>
 801681e:	4b40      	ldr	r3, [pc, #256]	; (8016920 <tcp_close_shutdown+0x1a8>)
 8016820:	681b      	ldr	r3, [r3, #0]
 8016822:	60fb      	str	r3, [r7, #12]
 8016824:	e00c      	b.n	8016840 <tcp_close_shutdown+0xc8>
 8016826:	68fb      	ldr	r3, [r7, #12]
 8016828:	68db      	ldr	r3, [r3, #12]
 801682a:	687a      	ldr	r2, [r7, #4]
 801682c:	429a      	cmp	r2, r3
 801682e:	d104      	bne.n	801683a <tcp_close_shutdown+0xc2>
 8016830:	687b      	ldr	r3, [r7, #4]
 8016832:	68da      	ldr	r2, [r3, #12]
 8016834:	68fb      	ldr	r3, [r7, #12]
 8016836:	60da      	str	r2, [r3, #12]
 8016838:	e005      	b.n	8016846 <tcp_close_shutdown+0xce>
 801683a:	68fb      	ldr	r3, [r7, #12]
 801683c:	68db      	ldr	r3, [r3, #12]
 801683e:	60fb      	str	r3, [r7, #12]
 8016840:	68fb      	ldr	r3, [r7, #12]
 8016842:	2b00      	cmp	r3, #0
 8016844:	d1ef      	bne.n	8016826 <tcp_close_shutdown+0xae>
 8016846:	687b      	ldr	r3, [r7, #4]
 8016848:	2200      	movs	r2, #0
 801684a:	60da      	str	r2, [r3, #12]
 801684c:	4b35      	ldr	r3, [pc, #212]	; (8016924 <tcp_close_shutdown+0x1ac>)
 801684e:	2201      	movs	r2, #1
 8016850:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8016852:	4b35      	ldr	r3, [pc, #212]	; (8016928 <tcp_close_shutdown+0x1b0>)
 8016854:	681b      	ldr	r3, [r3, #0]
 8016856:	687a      	ldr	r2, [r7, #4]
 8016858:	429a      	cmp	r2, r3
 801685a:	d102      	bne.n	8016862 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 801685c:	f003 fd4c 	bl	801a2f8 <tcp_trigger_input_pcb_close>
 8016860:	e002      	b.n	8016868 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 8016862:	6878      	ldr	r0, [r7, #4]
 8016864:	f7ff fed6 	bl	8016614 <tcp_free>
      }
      return ERR_OK;
 8016868:	2300      	movs	r3, #0
 801686a:	e04d      	b.n	8016908 <tcp_close_shutdown+0x190>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 801686c:	687b      	ldr	r3, [r7, #4]
 801686e:	7d1b      	ldrb	r3, [r3, #20]
 8016870:	2b01      	cmp	r3, #1
 8016872:	d02d      	beq.n	80168d0 <tcp_close_shutdown+0x158>
 8016874:	2b02      	cmp	r3, #2
 8016876:	d036      	beq.n	80168e6 <tcp_close_shutdown+0x16e>
 8016878:	2b00      	cmp	r3, #0
 801687a:	d13f      	bne.n	80168fc <tcp_close_shutdown+0x184>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 801687c:	687b      	ldr	r3, [r7, #4]
 801687e:	8adb      	ldrh	r3, [r3, #22]
 8016880:	2b00      	cmp	r3, #0
 8016882:	d021      	beq.n	80168c8 <tcp_close_shutdown+0x150>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8016884:	4b29      	ldr	r3, [pc, #164]	; (801692c <tcp_close_shutdown+0x1b4>)
 8016886:	681b      	ldr	r3, [r3, #0]
 8016888:	687a      	ldr	r2, [r7, #4]
 801688a:	429a      	cmp	r2, r3
 801688c:	d105      	bne.n	801689a <tcp_close_shutdown+0x122>
 801688e:	4b27      	ldr	r3, [pc, #156]	; (801692c <tcp_close_shutdown+0x1b4>)
 8016890:	681b      	ldr	r3, [r3, #0]
 8016892:	68db      	ldr	r3, [r3, #12]
 8016894:	4a25      	ldr	r2, [pc, #148]	; (801692c <tcp_close_shutdown+0x1b4>)
 8016896:	6013      	str	r3, [r2, #0]
 8016898:	e013      	b.n	80168c2 <tcp_close_shutdown+0x14a>
 801689a:	4b24      	ldr	r3, [pc, #144]	; (801692c <tcp_close_shutdown+0x1b4>)
 801689c:	681b      	ldr	r3, [r3, #0]
 801689e:	60bb      	str	r3, [r7, #8]
 80168a0:	e00c      	b.n	80168bc <tcp_close_shutdown+0x144>
 80168a2:	68bb      	ldr	r3, [r7, #8]
 80168a4:	68db      	ldr	r3, [r3, #12]
 80168a6:	687a      	ldr	r2, [r7, #4]
 80168a8:	429a      	cmp	r2, r3
 80168aa:	d104      	bne.n	80168b6 <tcp_close_shutdown+0x13e>
 80168ac:	687b      	ldr	r3, [r7, #4]
 80168ae:	68da      	ldr	r2, [r3, #12]
 80168b0:	68bb      	ldr	r3, [r7, #8]
 80168b2:	60da      	str	r2, [r3, #12]
 80168b4:	e005      	b.n	80168c2 <tcp_close_shutdown+0x14a>
 80168b6:	68bb      	ldr	r3, [r7, #8]
 80168b8:	68db      	ldr	r3, [r3, #12]
 80168ba:	60bb      	str	r3, [r7, #8]
 80168bc:	68bb      	ldr	r3, [r7, #8]
 80168be:	2b00      	cmp	r3, #0
 80168c0:	d1ef      	bne.n	80168a2 <tcp_close_shutdown+0x12a>
 80168c2:	687b      	ldr	r3, [r7, #4]
 80168c4:	2200      	movs	r2, #0
 80168c6:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 80168c8:	6878      	ldr	r0, [r7, #4]
 80168ca:	f7ff fea3 	bl	8016614 <tcp_free>
      break;
 80168ce:	e01a      	b.n	8016906 <tcp_close_shutdown+0x18e>
    case LISTEN:
      tcp_listen_closed(pcb);
 80168d0:	6878      	ldr	r0, [r7, #4]
 80168d2:	f7ff ff17 	bl	8016704 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 80168d6:	6879      	ldr	r1, [r7, #4]
 80168d8:	4815      	ldr	r0, [pc, #84]	; (8016930 <tcp_close_shutdown+0x1b8>)
 80168da:	f001 f89f 	bl	8017a1c <tcp_pcb_remove>
      tcp_free_listen(pcb);
 80168de:	6878      	ldr	r0, [r7, #4]
 80168e0:	f7ff feb4 	bl	801664c <tcp_free_listen>
      break;
 80168e4:	e00f      	b.n	8016906 <tcp_close_shutdown+0x18e>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80168e6:	6879      	ldr	r1, [r7, #4]
 80168e8:	480d      	ldr	r0, [pc, #52]	; (8016920 <tcp_close_shutdown+0x1a8>)
 80168ea:	f001 f897 	bl	8017a1c <tcp_pcb_remove>
 80168ee:	4b0d      	ldr	r3, [pc, #52]	; (8016924 <tcp_close_shutdown+0x1ac>)
 80168f0:	2201      	movs	r2, #1
 80168f2:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 80168f4:	6878      	ldr	r0, [r7, #4]
 80168f6:	f7ff fe8d 	bl	8016614 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 80168fa:	e004      	b.n	8016906 <tcp_close_shutdown+0x18e>
    default:
      return tcp_close_shutdown_fin(pcb);
 80168fc:	6878      	ldr	r0, [r7, #4]
 80168fe:	f000 f819 	bl	8016934 <tcp_close_shutdown_fin>
 8016902:	4603      	mov	r3, r0
 8016904:	e000      	b.n	8016908 <tcp_close_shutdown+0x190>
  }
  return ERR_OK;
 8016906:	2300      	movs	r3, #0
}
 8016908:	4618      	mov	r0, r3
 801690a:	3710      	adds	r7, #16
 801690c:	46bd      	mov	sp, r7
 801690e:	bdb0      	pop	{r4, r5, r7, pc}
 8016910:	08020f10 	.word	0x08020f10
 8016914:	08021000 	.word	0x08021000
 8016918:	08020f70 	.word	0x08020f70
 801691c:	08021020 	.word	0x08021020
 8016920:	2000ba40 	.word	0x2000ba40
 8016924:	2000ba3c 	.word	0x2000ba3c
 8016928:	2000ba54 	.word	0x2000ba54
 801692c:	2000ba4c 	.word	0x2000ba4c
 8016930:	2000ba48 	.word	0x2000ba48

08016934 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8016934:	b580      	push	{r7, lr}
 8016936:	b084      	sub	sp, #16
 8016938:	af00      	add	r7, sp, #0
 801693a:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 801693c:	687b      	ldr	r3, [r7, #4]
 801693e:	2b00      	cmp	r3, #0
 8016940:	d106      	bne.n	8016950 <tcp_close_shutdown_fin+0x1c>
 8016942:	4b2c      	ldr	r3, [pc, #176]	; (80169f4 <tcp_close_shutdown_fin+0xc0>)
 8016944:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 8016948:	492b      	ldr	r1, [pc, #172]	; (80169f8 <tcp_close_shutdown_fin+0xc4>)
 801694a:	482c      	ldr	r0, [pc, #176]	; (80169fc <tcp_close_shutdown_fin+0xc8>)
 801694c:	f006 fec4 	bl	801d6d8 <iprintf>

  switch (pcb->state) {
 8016950:	687b      	ldr	r3, [r7, #4]
 8016952:	7d1b      	ldrb	r3, [r3, #20]
 8016954:	2b04      	cmp	r3, #4
 8016956:	d010      	beq.n	801697a <tcp_close_shutdown_fin+0x46>
 8016958:	2b07      	cmp	r3, #7
 801695a:	d01b      	beq.n	8016994 <tcp_close_shutdown_fin+0x60>
 801695c:	2b03      	cmp	r3, #3
 801695e:	d126      	bne.n	80169ae <tcp_close_shutdown_fin+0x7a>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8016960:	6878      	ldr	r0, [r7, #4]
 8016962:	f003 fedb 	bl	801a71c <tcp_send_fin>
 8016966:	4603      	mov	r3, r0
 8016968:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 801696a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801696e:	2b00      	cmp	r3, #0
 8016970:	d11f      	bne.n	80169b2 <tcp_close_shutdown_fin+0x7e>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8016972:	687b      	ldr	r3, [r7, #4]
 8016974:	2205      	movs	r2, #5
 8016976:	751a      	strb	r2, [r3, #20]
      }
      break;
 8016978:	e01b      	b.n	80169b2 <tcp_close_shutdown_fin+0x7e>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 801697a:	6878      	ldr	r0, [r7, #4]
 801697c:	f003 fece 	bl	801a71c <tcp_send_fin>
 8016980:	4603      	mov	r3, r0
 8016982:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8016984:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016988:	2b00      	cmp	r3, #0
 801698a:	d114      	bne.n	80169b6 <tcp_close_shutdown_fin+0x82>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 801698c:	687b      	ldr	r3, [r7, #4]
 801698e:	2205      	movs	r2, #5
 8016990:	751a      	strb	r2, [r3, #20]
      }
      break;
 8016992:	e010      	b.n	80169b6 <tcp_close_shutdown_fin+0x82>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8016994:	6878      	ldr	r0, [r7, #4]
 8016996:	f003 fec1 	bl	801a71c <tcp_send_fin>
 801699a:	4603      	mov	r3, r0
 801699c:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 801699e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80169a2:	2b00      	cmp	r3, #0
 80169a4:	d109      	bne.n	80169ba <tcp_close_shutdown_fin+0x86>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 80169a6:	687b      	ldr	r3, [r7, #4]
 80169a8:	2209      	movs	r2, #9
 80169aa:	751a      	strb	r2, [r3, #20]
      }
      break;
 80169ac:	e005      	b.n	80169ba <tcp_close_shutdown_fin+0x86>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 80169ae:	2300      	movs	r3, #0
 80169b0:	e01c      	b.n	80169ec <tcp_close_shutdown_fin+0xb8>
      break;
 80169b2:	bf00      	nop
 80169b4:	e002      	b.n	80169bc <tcp_close_shutdown_fin+0x88>
      break;
 80169b6:	bf00      	nop
 80169b8:	e000      	b.n	80169bc <tcp_close_shutdown_fin+0x88>
      break;
 80169ba:	bf00      	nop
  }

  if (err == ERR_OK) {
 80169bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80169c0:	2b00      	cmp	r3, #0
 80169c2:	d103      	bne.n	80169cc <tcp_close_shutdown_fin+0x98>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 80169c4:	6878      	ldr	r0, [r7, #4]
 80169c6:	f003 ffe7 	bl	801a998 <tcp_output>
 80169ca:	e00d      	b.n	80169e8 <tcp_close_shutdown_fin+0xb4>
  } else if (err == ERR_MEM) {
 80169cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80169d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80169d4:	d108      	bne.n	80169e8 <tcp_close_shutdown_fin+0xb4>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 80169d6:	687b      	ldr	r3, [r7, #4]
 80169d8:	8b5b      	ldrh	r3, [r3, #26]
 80169da:	f043 0308 	orr.w	r3, r3, #8
 80169de:	b29a      	uxth	r2, r3
 80169e0:	687b      	ldr	r3, [r7, #4]
 80169e2:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 80169e4:	2300      	movs	r3, #0
 80169e6:	e001      	b.n	80169ec <tcp_close_shutdown_fin+0xb8>
  }
  return err;
 80169e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80169ec:	4618      	mov	r0, r3
 80169ee:	3710      	adds	r7, #16
 80169f0:	46bd      	mov	sp, r7
 80169f2:	bd80      	pop	{r7, pc}
 80169f4:	08020f10 	.word	0x08020f10
 80169f8:	08020fdc 	.word	0x08020fdc
 80169fc:	08020f70 	.word	0x08020f70

08016a00 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8016a00:	b580      	push	{r7, lr}
 8016a02:	b082      	sub	sp, #8
 8016a04:	af00      	add	r7, sp, #0
 8016a06:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8016a08:	687b      	ldr	r3, [r7, #4]
 8016a0a:	2b00      	cmp	r3, #0
 8016a0c:	d109      	bne.n	8016a22 <tcp_close+0x22>
 8016a0e:	4b0f      	ldr	r3, [pc, #60]	; (8016a4c <tcp_close+0x4c>)
 8016a10:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 8016a14:	490e      	ldr	r1, [pc, #56]	; (8016a50 <tcp_close+0x50>)
 8016a16:	480f      	ldr	r0, [pc, #60]	; (8016a54 <tcp_close+0x54>)
 8016a18:	f006 fe5e 	bl	801d6d8 <iprintf>
 8016a1c:	f06f 030f 	mvn.w	r3, #15
 8016a20:	e00f      	b.n	8016a42 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8016a22:	687b      	ldr	r3, [r7, #4]
 8016a24:	7d1b      	ldrb	r3, [r3, #20]
 8016a26:	2b01      	cmp	r3, #1
 8016a28:	d006      	beq.n	8016a38 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8016a2a:	687b      	ldr	r3, [r7, #4]
 8016a2c:	8b5b      	ldrh	r3, [r3, #26]
 8016a2e:	f043 0310 	orr.w	r3, r3, #16
 8016a32:	b29a      	uxth	r2, r3
 8016a34:	687b      	ldr	r3, [r7, #4]
 8016a36:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8016a38:	2101      	movs	r1, #1
 8016a3a:	6878      	ldr	r0, [r7, #4]
 8016a3c:	f7ff fe9c 	bl	8016778 <tcp_close_shutdown>
 8016a40:	4603      	mov	r3, r0
}
 8016a42:	4618      	mov	r0, r3
 8016a44:	3708      	adds	r7, #8
 8016a46:	46bd      	mov	sp, r7
 8016a48:	bd80      	pop	{r7, pc}
 8016a4a:	bf00      	nop
 8016a4c:	08020f10 	.word	0x08020f10
 8016a50:	0802103c 	.word	0x0802103c
 8016a54:	08020f70 	.word	0x08020f70

08016a58 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8016a58:	b580      	push	{r7, lr}
 8016a5a:	b08e      	sub	sp, #56	; 0x38
 8016a5c:	af04      	add	r7, sp, #16
 8016a5e:	6078      	str	r0, [r7, #4]
 8016a60:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8016a62:	687b      	ldr	r3, [r7, #4]
 8016a64:	2b00      	cmp	r3, #0
 8016a66:	d107      	bne.n	8016a78 <tcp_abandon+0x20>
 8016a68:	4b52      	ldr	r3, [pc, #328]	; (8016bb4 <tcp_abandon+0x15c>)
 8016a6a:	f240 223d 	movw	r2, #573	; 0x23d
 8016a6e:	4952      	ldr	r1, [pc, #328]	; (8016bb8 <tcp_abandon+0x160>)
 8016a70:	4852      	ldr	r0, [pc, #328]	; (8016bbc <tcp_abandon+0x164>)
 8016a72:	f006 fe31 	bl	801d6d8 <iprintf>
 8016a76:	e099      	b.n	8016bac <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8016a78:	687b      	ldr	r3, [r7, #4]
 8016a7a:	7d1b      	ldrb	r3, [r3, #20]
 8016a7c:	2b01      	cmp	r3, #1
 8016a7e:	d106      	bne.n	8016a8e <tcp_abandon+0x36>
 8016a80:	4b4c      	ldr	r3, [pc, #304]	; (8016bb4 <tcp_abandon+0x15c>)
 8016a82:	f240 2241 	movw	r2, #577	; 0x241
 8016a86:	494e      	ldr	r1, [pc, #312]	; (8016bc0 <tcp_abandon+0x168>)
 8016a88:	484c      	ldr	r0, [pc, #304]	; (8016bbc <tcp_abandon+0x164>)
 8016a8a:	f006 fe25 	bl	801d6d8 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8016a8e:	687b      	ldr	r3, [r7, #4]
 8016a90:	7d1b      	ldrb	r3, [r3, #20]
 8016a92:	2b0a      	cmp	r3, #10
 8016a94:	d107      	bne.n	8016aa6 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8016a96:	6879      	ldr	r1, [r7, #4]
 8016a98:	484a      	ldr	r0, [pc, #296]	; (8016bc4 <tcp_abandon+0x16c>)
 8016a9a:	f000 ffbf 	bl	8017a1c <tcp_pcb_remove>
    tcp_free(pcb);
 8016a9e:	6878      	ldr	r0, [r7, #4]
 8016aa0:	f7ff fdb8 	bl	8016614 <tcp_free>
 8016aa4:	e082      	b.n	8016bac <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8016aa6:	2300      	movs	r3, #0
 8016aa8:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 8016aaa:	2300      	movs	r3, #0
 8016aac:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8016aae:	687b      	ldr	r3, [r7, #4]
 8016ab0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016ab2:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8016ab4:	687b      	ldr	r3, [r7, #4]
 8016ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016ab8:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8016aba:	687b      	ldr	r3, [r7, #4]
 8016abc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8016ac0:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8016ac2:	687b      	ldr	r3, [r7, #4]
 8016ac4:	691b      	ldr	r3, [r3, #16]
 8016ac6:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8016ac8:	687b      	ldr	r3, [r7, #4]
 8016aca:	7d1b      	ldrb	r3, [r3, #20]
 8016acc:	2b00      	cmp	r3, #0
 8016ace:	d126      	bne.n	8016b1e <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8016ad0:	687b      	ldr	r3, [r7, #4]
 8016ad2:	8adb      	ldrh	r3, [r3, #22]
 8016ad4:	2b00      	cmp	r3, #0
 8016ad6:	d02e      	beq.n	8016b36 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8016ad8:	4b3b      	ldr	r3, [pc, #236]	; (8016bc8 <tcp_abandon+0x170>)
 8016ada:	681b      	ldr	r3, [r3, #0]
 8016adc:	687a      	ldr	r2, [r7, #4]
 8016ade:	429a      	cmp	r2, r3
 8016ae0:	d105      	bne.n	8016aee <tcp_abandon+0x96>
 8016ae2:	4b39      	ldr	r3, [pc, #228]	; (8016bc8 <tcp_abandon+0x170>)
 8016ae4:	681b      	ldr	r3, [r3, #0]
 8016ae6:	68db      	ldr	r3, [r3, #12]
 8016ae8:	4a37      	ldr	r2, [pc, #220]	; (8016bc8 <tcp_abandon+0x170>)
 8016aea:	6013      	str	r3, [r2, #0]
 8016aec:	e013      	b.n	8016b16 <tcp_abandon+0xbe>
 8016aee:	4b36      	ldr	r3, [pc, #216]	; (8016bc8 <tcp_abandon+0x170>)
 8016af0:	681b      	ldr	r3, [r3, #0]
 8016af2:	61fb      	str	r3, [r7, #28]
 8016af4:	e00c      	b.n	8016b10 <tcp_abandon+0xb8>
 8016af6:	69fb      	ldr	r3, [r7, #28]
 8016af8:	68db      	ldr	r3, [r3, #12]
 8016afa:	687a      	ldr	r2, [r7, #4]
 8016afc:	429a      	cmp	r2, r3
 8016afe:	d104      	bne.n	8016b0a <tcp_abandon+0xb2>
 8016b00:	687b      	ldr	r3, [r7, #4]
 8016b02:	68da      	ldr	r2, [r3, #12]
 8016b04:	69fb      	ldr	r3, [r7, #28]
 8016b06:	60da      	str	r2, [r3, #12]
 8016b08:	e005      	b.n	8016b16 <tcp_abandon+0xbe>
 8016b0a:	69fb      	ldr	r3, [r7, #28]
 8016b0c:	68db      	ldr	r3, [r3, #12]
 8016b0e:	61fb      	str	r3, [r7, #28]
 8016b10:	69fb      	ldr	r3, [r7, #28]
 8016b12:	2b00      	cmp	r3, #0
 8016b14:	d1ef      	bne.n	8016af6 <tcp_abandon+0x9e>
 8016b16:	687b      	ldr	r3, [r7, #4]
 8016b18:	2200      	movs	r2, #0
 8016b1a:	60da      	str	r2, [r3, #12]
 8016b1c:	e00b      	b.n	8016b36 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8016b1e:	683b      	ldr	r3, [r7, #0]
 8016b20:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 8016b22:	687b      	ldr	r3, [r7, #4]
 8016b24:	8adb      	ldrh	r3, [r3, #22]
 8016b26:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8016b28:	6879      	ldr	r1, [r7, #4]
 8016b2a:	4828      	ldr	r0, [pc, #160]	; (8016bcc <tcp_abandon+0x174>)
 8016b2c:	f000 ff76 	bl	8017a1c <tcp_pcb_remove>
 8016b30:	4b27      	ldr	r3, [pc, #156]	; (8016bd0 <tcp_abandon+0x178>)
 8016b32:	2201      	movs	r2, #1
 8016b34:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8016b36:	687b      	ldr	r3, [r7, #4]
 8016b38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016b3a:	2b00      	cmp	r3, #0
 8016b3c:	d004      	beq.n	8016b48 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8016b3e:	687b      	ldr	r3, [r7, #4]
 8016b40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016b42:	4618      	mov	r0, r3
 8016b44:	f000 fd1a 	bl	801757c <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8016b48:	687b      	ldr	r3, [r7, #4]
 8016b4a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016b4c:	2b00      	cmp	r3, #0
 8016b4e:	d004      	beq.n	8016b5a <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8016b50:	687b      	ldr	r3, [r7, #4]
 8016b52:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016b54:	4618      	mov	r0, r3
 8016b56:	f000 fd11 	bl	801757c <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8016b5a:	687b      	ldr	r3, [r7, #4]
 8016b5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8016b5e:	2b00      	cmp	r3, #0
 8016b60:	d004      	beq.n	8016b6c <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8016b62:	687b      	ldr	r3, [r7, #4]
 8016b64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8016b66:	4618      	mov	r0, r3
 8016b68:	f000 fd08 	bl	801757c <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8016b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b6e:	2b00      	cmp	r3, #0
 8016b70:	d00e      	beq.n	8016b90 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8016b72:	6879      	ldr	r1, [r7, #4]
 8016b74:	687b      	ldr	r3, [r7, #4]
 8016b76:	3304      	adds	r3, #4
 8016b78:	687a      	ldr	r2, [r7, #4]
 8016b7a:	8b12      	ldrh	r2, [r2, #24]
 8016b7c:	9202      	str	r2, [sp, #8]
 8016b7e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8016b80:	9201      	str	r2, [sp, #4]
 8016b82:	9300      	str	r3, [sp, #0]
 8016b84:	460b      	mov	r3, r1
 8016b86:	697a      	ldr	r2, [r7, #20]
 8016b88:	69b9      	ldr	r1, [r7, #24]
 8016b8a:	6878      	ldr	r0, [r7, #4]
 8016b8c:	f004 fcca 	bl	801b524 <tcp_rst>
    }
    last_state = pcb->state;
 8016b90:	687b      	ldr	r3, [r7, #4]
 8016b92:	7d1b      	ldrb	r3, [r3, #20]
 8016b94:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8016b96:	6878      	ldr	r0, [r7, #4]
 8016b98:	f7ff fd3c 	bl	8016614 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8016b9c:	693b      	ldr	r3, [r7, #16]
 8016b9e:	2b00      	cmp	r3, #0
 8016ba0:	d004      	beq.n	8016bac <tcp_abandon+0x154>
 8016ba2:	693b      	ldr	r3, [r7, #16]
 8016ba4:	f06f 010c 	mvn.w	r1, #12
 8016ba8:	68f8      	ldr	r0, [r7, #12]
 8016baa:	4798      	blx	r3
  }
}
 8016bac:	3728      	adds	r7, #40	; 0x28
 8016bae:	46bd      	mov	sp, r7
 8016bb0:	bd80      	pop	{r7, pc}
 8016bb2:	bf00      	nop
 8016bb4:	08020f10 	.word	0x08020f10
 8016bb8:	08021070 	.word	0x08021070
 8016bbc:	08020f70 	.word	0x08020f70
 8016bc0:	0802108c 	.word	0x0802108c
 8016bc4:	2000ba50 	.word	0x2000ba50
 8016bc8:	2000ba4c 	.word	0x2000ba4c
 8016bcc:	2000ba40 	.word	0x2000ba40
 8016bd0:	2000ba3c 	.word	0x2000ba3c

08016bd4 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8016bd4:	b580      	push	{r7, lr}
 8016bd6:	b082      	sub	sp, #8
 8016bd8:	af00      	add	r7, sp, #0
 8016bda:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8016bdc:	2101      	movs	r1, #1
 8016bde:	6878      	ldr	r0, [r7, #4]
 8016be0:	f7ff ff3a 	bl	8016a58 <tcp_abandon>
}
 8016be4:	bf00      	nop
 8016be6:	3708      	adds	r7, #8
 8016be8:	46bd      	mov	sp, r7
 8016bea:	bd80      	pop	{r7, pc}

08016bec <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8016bec:	b580      	push	{r7, lr}
 8016bee:	b084      	sub	sp, #16
 8016bf0:	af00      	add	r7, sp, #0
 8016bf2:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8016bf4:	687b      	ldr	r3, [r7, #4]
 8016bf6:	2b00      	cmp	r3, #0
 8016bf8:	d106      	bne.n	8016c08 <tcp_update_rcv_ann_wnd+0x1c>
 8016bfa:	4b25      	ldr	r3, [pc, #148]	; (8016c90 <tcp_update_rcv_ann_wnd+0xa4>)
 8016bfc:	f240 32a6 	movw	r2, #934	; 0x3a6
 8016c00:	4924      	ldr	r1, [pc, #144]	; (8016c94 <tcp_update_rcv_ann_wnd+0xa8>)
 8016c02:	4825      	ldr	r0, [pc, #148]	; (8016c98 <tcp_update_rcv_ann_wnd+0xac>)
 8016c04:	f006 fd68 	bl	801d6d8 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8016c08:	687b      	ldr	r3, [r7, #4]
 8016c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016c0c:	687a      	ldr	r2, [r7, #4]
 8016c0e:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8016c10:	4413      	add	r3, r2
 8016c12:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8016c14:	687b      	ldr	r3, [r7, #4]
 8016c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016c18:	687a      	ldr	r2, [r7, #4]
 8016c1a:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 8016c1c:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 8016c20:	bf28      	it	cs
 8016c22:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 8016c26:	b292      	uxth	r2, r2
 8016c28:	4413      	add	r3, r2
 8016c2a:	68fa      	ldr	r2, [r7, #12]
 8016c2c:	1ad3      	subs	r3, r2, r3
 8016c2e:	2b00      	cmp	r3, #0
 8016c30:	db08      	blt.n	8016c44 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8016c32:	687b      	ldr	r3, [r7, #4]
 8016c34:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8016c36:	687b      	ldr	r3, [r7, #4]
 8016c38:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8016c3a:	687b      	ldr	r3, [r7, #4]
 8016c3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016c3e:	68fa      	ldr	r2, [r7, #12]
 8016c40:	1ad3      	subs	r3, r2, r3
 8016c42:	e020      	b.n	8016c86 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8016c44:	687b      	ldr	r3, [r7, #4]
 8016c46:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8016c48:	687b      	ldr	r3, [r7, #4]
 8016c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016c4c:	1ad3      	subs	r3, r2, r3
 8016c4e:	2b00      	cmp	r3, #0
 8016c50:	dd03      	ble.n	8016c5a <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8016c52:	687b      	ldr	r3, [r7, #4]
 8016c54:	2200      	movs	r2, #0
 8016c56:	855a      	strh	r2, [r3, #42]	; 0x2a
 8016c58:	e014      	b.n	8016c84 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8016c5a:	687b      	ldr	r3, [r7, #4]
 8016c5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016c5e:	687b      	ldr	r3, [r7, #4]
 8016c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016c62:	1ad3      	subs	r3, r2, r3
 8016c64:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8016c66:	68bb      	ldr	r3, [r7, #8]
 8016c68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8016c6c:	d306      	bcc.n	8016c7c <tcp_update_rcv_ann_wnd+0x90>
 8016c6e:	4b08      	ldr	r3, [pc, #32]	; (8016c90 <tcp_update_rcv_ann_wnd+0xa4>)
 8016c70:	f240 32b6 	movw	r2, #950	; 0x3b6
 8016c74:	4909      	ldr	r1, [pc, #36]	; (8016c9c <tcp_update_rcv_ann_wnd+0xb0>)
 8016c76:	4808      	ldr	r0, [pc, #32]	; (8016c98 <tcp_update_rcv_ann_wnd+0xac>)
 8016c78:	f006 fd2e 	bl	801d6d8 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8016c7c:	68bb      	ldr	r3, [r7, #8]
 8016c7e:	b29a      	uxth	r2, r3
 8016c80:	687b      	ldr	r3, [r7, #4]
 8016c82:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 8016c84:	2300      	movs	r3, #0
  }
}
 8016c86:	4618      	mov	r0, r3
 8016c88:	3710      	adds	r7, #16
 8016c8a:	46bd      	mov	sp, r7
 8016c8c:	bd80      	pop	{r7, pc}
 8016c8e:	bf00      	nop
 8016c90:	08020f10 	.word	0x08020f10
 8016c94:	08021188 	.word	0x08021188
 8016c98:	08020f70 	.word	0x08020f70
 8016c9c:	080211ac 	.word	0x080211ac

08016ca0 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8016ca0:	b580      	push	{r7, lr}
 8016ca2:	b084      	sub	sp, #16
 8016ca4:	af00      	add	r7, sp, #0
 8016ca6:	6078      	str	r0, [r7, #4]
 8016ca8:	460b      	mov	r3, r1
 8016caa:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8016cac:	687b      	ldr	r3, [r7, #4]
 8016cae:	2b00      	cmp	r3, #0
 8016cb0:	d107      	bne.n	8016cc2 <tcp_recved+0x22>
 8016cb2:	4b1f      	ldr	r3, [pc, #124]	; (8016d30 <tcp_recved+0x90>)
 8016cb4:	f240 32cf 	movw	r2, #975	; 0x3cf
 8016cb8:	491e      	ldr	r1, [pc, #120]	; (8016d34 <tcp_recved+0x94>)
 8016cba:	481f      	ldr	r0, [pc, #124]	; (8016d38 <tcp_recved+0x98>)
 8016cbc:	f006 fd0c 	bl	801d6d8 <iprintf>
 8016cc0:	e032      	b.n	8016d28 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8016cc2:	687b      	ldr	r3, [r7, #4]
 8016cc4:	7d1b      	ldrb	r3, [r3, #20]
 8016cc6:	2b01      	cmp	r3, #1
 8016cc8:	d106      	bne.n	8016cd8 <tcp_recved+0x38>
 8016cca:	4b19      	ldr	r3, [pc, #100]	; (8016d30 <tcp_recved+0x90>)
 8016ccc:	f240 32d3 	movw	r2, #979	; 0x3d3
 8016cd0:	491a      	ldr	r1, [pc, #104]	; (8016d3c <tcp_recved+0x9c>)
 8016cd2:	4819      	ldr	r0, [pc, #100]	; (8016d38 <tcp_recved+0x98>)
 8016cd4:	f006 fd00 	bl	801d6d8 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8016cd8:	687b      	ldr	r3, [r7, #4]
 8016cda:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8016cdc:	887b      	ldrh	r3, [r7, #2]
 8016cde:	4413      	add	r3, r2
 8016ce0:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8016ce2:	89fb      	ldrh	r3, [r7, #14]
 8016ce4:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8016ce8:	d804      	bhi.n	8016cf4 <tcp_recved+0x54>
 8016cea:	687b      	ldr	r3, [r7, #4]
 8016cec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8016cee:	89fa      	ldrh	r2, [r7, #14]
 8016cf0:	429a      	cmp	r2, r3
 8016cf2:	d204      	bcs.n	8016cfe <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8016cf4:	687b      	ldr	r3, [r7, #4]
 8016cf6:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8016cfa:	851a      	strh	r2, [r3, #40]	; 0x28
 8016cfc:	e002      	b.n	8016d04 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8016cfe:	687b      	ldr	r3, [r7, #4]
 8016d00:	89fa      	ldrh	r2, [r7, #14]
 8016d02:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8016d04:	6878      	ldr	r0, [r7, #4]
 8016d06:	f7ff ff71 	bl	8016bec <tcp_update_rcv_ann_wnd>
 8016d0a:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8016d0c:	68bb      	ldr	r3, [r7, #8]
 8016d0e:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8016d12:	d309      	bcc.n	8016d28 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8016d14:	687b      	ldr	r3, [r7, #4]
 8016d16:	8b5b      	ldrh	r3, [r3, #26]
 8016d18:	f043 0302 	orr.w	r3, r3, #2
 8016d1c:	b29a      	uxth	r2, r3
 8016d1e:	687b      	ldr	r3, [r7, #4]
 8016d20:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8016d22:	6878      	ldr	r0, [r7, #4]
 8016d24:	f003 fe38 	bl	801a998 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8016d28:	3710      	adds	r7, #16
 8016d2a:	46bd      	mov	sp, r7
 8016d2c:	bd80      	pop	{r7, pc}
 8016d2e:	bf00      	nop
 8016d30:	08020f10 	.word	0x08020f10
 8016d34:	080211c8 	.word	0x080211c8
 8016d38:	08020f70 	.word	0x08020f70
 8016d3c:	080211e0 	.word	0x080211e0

08016d40 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8016d40:	b5b0      	push	{r4, r5, r7, lr}
 8016d42:	b090      	sub	sp, #64	; 0x40
 8016d44:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8016d46:	2300      	movs	r3, #0
 8016d48:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 8016d4c:	4b94      	ldr	r3, [pc, #592]	; (8016fa0 <tcp_slowtmr+0x260>)
 8016d4e:	681b      	ldr	r3, [r3, #0]
 8016d50:	3301      	adds	r3, #1
 8016d52:	4a93      	ldr	r2, [pc, #588]	; (8016fa0 <tcp_slowtmr+0x260>)
 8016d54:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8016d56:	4b93      	ldr	r3, [pc, #588]	; (8016fa4 <tcp_slowtmr+0x264>)
 8016d58:	781b      	ldrb	r3, [r3, #0]
 8016d5a:	3301      	adds	r3, #1
 8016d5c:	b2da      	uxtb	r2, r3
 8016d5e:	4b91      	ldr	r3, [pc, #580]	; (8016fa4 <tcp_slowtmr+0x264>)
 8016d60:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 8016d62:	2300      	movs	r3, #0
 8016d64:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 8016d66:	4b90      	ldr	r3, [pc, #576]	; (8016fa8 <tcp_slowtmr+0x268>)
 8016d68:	681b      	ldr	r3, [r3, #0]
 8016d6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 8016d6c:	e29d      	b.n	80172aa <tcp_slowtmr+0x56a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8016d6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d70:	7d1b      	ldrb	r3, [r3, #20]
 8016d72:	2b00      	cmp	r3, #0
 8016d74:	d106      	bne.n	8016d84 <tcp_slowtmr+0x44>
 8016d76:	4b8d      	ldr	r3, [pc, #564]	; (8016fac <tcp_slowtmr+0x26c>)
 8016d78:	f240 42be 	movw	r2, #1214	; 0x4be
 8016d7c:	498c      	ldr	r1, [pc, #560]	; (8016fb0 <tcp_slowtmr+0x270>)
 8016d7e:	488d      	ldr	r0, [pc, #564]	; (8016fb4 <tcp_slowtmr+0x274>)
 8016d80:	f006 fcaa 	bl	801d6d8 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8016d84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d86:	7d1b      	ldrb	r3, [r3, #20]
 8016d88:	2b01      	cmp	r3, #1
 8016d8a:	d106      	bne.n	8016d9a <tcp_slowtmr+0x5a>
 8016d8c:	4b87      	ldr	r3, [pc, #540]	; (8016fac <tcp_slowtmr+0x26c>)
 8016d8e:	f240 42bf 	movw	r2, #1215	; 0x4bf
 8016d92:	4989      	ldr	r1, [pc, #548]	; (8016fb8 <tcp_slowtmr+0x278>)
 8016d94:	4887      	ldr	r0, [pc, #540]	; (8016fb4 <tcp_slowtmr+0x274>)
 8016d96:	f006 fc9f 	bl	801d6d8 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8016d9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d9c:	7d1b      	ldrb	r3, [r3, #20]
 8016d9e:	2b0a      	cmp	r3, #10
 8016da0:	d106      	bne.n	8016db0 <tcp_slowtmr+0x70>
 8016da2:	4b82      	ldr	r3, [pc, #520]	; (8016fac <tcp_slowtmr+0x26c>)
 8016da4:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 8016da8:	4984      	ldr	r1, [pc, #528]	; (8016fbc <tcp_slowtmr+0x27c>)
 8016daa:	4882      	ldr	r0, [pc, #520]	; (8016fb4 <tcp_slowtmr+0x274>)
 8016dac:	f006 fc94 	bl	801d6d8 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8016db0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016db2:	7f9a      	ldrb	r2, [r3, #30]
 8016db4:	4b7b      	ldr	r3, [pc, #492]	; (8016fa4 <tcp_slowtmr+0x264>)
 8016db6:	781b      	ldrb	r3, [r3, #0]
 8016db8:	429a      	cmp	r2, r3
 8016dba:	d105      	bne.n	8016dc8 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 8016dbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016dbe:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8016dc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016dc2:	68db      	ldr	r3, [r3, #12]
 8016dc4:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 8016dc6:	e270      	b.n	80172aa <tcp_slowtmr+0x56a>
    }
    pcb->last_timer = tcp_timer_ctr;
 8016dc8:	4b76      	ldr	r3, [pc, #472]	; (8016fa4 <tcp_slowtmr+0x264>)
 8016dca:	781a      	ldrb	r2, [r3, #0]
 8016dcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016dce:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 8016dd0:	2300      	movs	r3, #0
 8016dd2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 8016dd6:	2300      	movs	r3, #0
 8016dd8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8016ddc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016dde:	7d1b      	ldrb	r3, [r3, #20]
 8016de0:	2b02      	cmp	r3, #2
 8016de2:	d10a      	bne.n	8016dfa <tcp_slowtmr+0xba>
 8016de4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016de6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8016dea:	2b05      	cmp	r3, #5
 8016dec:	d905      	bls.n	8016dfa <tcp_slowtmr+0xba>
      ++pcb_remove;
 8016dee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016df2:	3301      	adds	r3, #1
 8016df4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8016df8:	e11e      	b.n	8017038 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8016dfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016dfc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8016e00:	2b0b      	cmp	r3, #11
 8016e02:	d905      	bls.n	8016e10 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 8016e04:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016e08:	3301      	adds	r3, #1
 8016e0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8016e0e:	e113      	b.n	8017038 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 8016e10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016e12:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8016e16:	2b00      	cmp	r3, #0
 8016e18:	d075      	beq.n	8016f06 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8016e1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016e1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016e1e:	2b00      	cmp	r3, #0
 8016e20:	d006      	beq.n	8016e30 <tcp_slowtmr+0xf0>
 8016e22:	4b62      	ldr	r3, [pc, #392]	; (8016fac <tcp_slowtmr+0x26c>)
 8016e24:	f240 42d4 	movw	r2, #1236	; 0x4d4
 8016e28:	4965      	ldr	r1, [pc, #404]	; (8016fc0 <tcp_slowtmr+0x280>)
 8016e2a:	4862      	ldr	r0, [pc, #392]	; (8016fb4 <tcp_slowtmr+0x274>)
 8016e2c:	f006 fc54 	bl	801d6d8 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8016e30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016e32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016e34:	2b00      	cmp	r3, #0
 8016e36:	d106      	bne.n	8016e46 <tcp_slowtmr+0x106>
 8016e38:	4b5c      	ldr	r3, [pc, #368]	; (8016fac <tcp_slowtmr+0x26c>)
 8016e3a:	f240 42d5 	movw	r2, #1237	; 0x4d5
 8016e3e:	4961      	ldr	r1, [pc, #388]	; (8016fc4 <tcp_slowtmr+0x284>)
 8016e40:	485c      	ldr	r0, [pc, #368]	; (8016fb4 <tcp_slowtmr+0x274>)
 8016e42:	f006 fc49 	bl	801d6d8 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8016e46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016e48:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8016e4c:	2b0b      	cmp	r3, #11
 8016e4e:	d905      	bls.n	8016e5c <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 8016e50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016e54:	3301      	adds	r3, #1
 8016e56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8016e5a:	e0ed      	b.n	8017038 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8016e5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016e5e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8016e62:	3b01      	subs	r3, #1
 8016e64:	4a58      	ldr	r2, [pc, #352]	; (8016fc8 <tcp_slowtmr+0x288>)
 8016e66:	5cd3      	ldrb	r3, [r2, r3]
 8016e68:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 8016e6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016e6c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8016e70:	7c7a      	ldrb	r2, [r7, #17]
 8016e72:	429a      	cmp	r2, r3
 8016e74:	d907      	bls.n	8016e86 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 8016e76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016e78:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8016e7c:	3301      	adds	r3, #1
 8016e7e:	b2da      	uxtb	r2, r3
 8016e80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016e82:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 8016e86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016e88:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8016e8c:	7c7a      	ldrb	r2, [r7, #17]
 8016e8e:	429a      	cmp	r2, r3
 8016e90:	f200 80d2 	bhi.w	8017038 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 8016e94:	2301      	movs	r3, #1
 8016e96:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 8016e98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016e9a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016e9e:	2b00      	cmp	r3, #0
 8016ea0:	d108      	bne.n	8016eb4 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8016ea2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016ea4:	f004 fc32 	bl	801b70c <tcp_zero_window_probe>
 8016ea8:	4603      	mov	r3, r0
 8016eaa:	2b00      	cmp	r3, #0
 8016eac:	d014      	beq.n	8016ed8 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 8016eae:	2300      	movs	r3, #0
 8016eb0:	623b      	str	r3, [r7, #32]
 8016eb2:	e011      	b.n	8016ed8 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8016eb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016eb6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016eba:	4619      	mov	r1, r3
 8016ebc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016ebe:	f003 fae5 	bl	801a48c <tcp_split_unsent_seg>
 8016ec2:	4603      	mov	r3, r0
 8016ec4:	2b00      	cmp	r3, #0
 8016ec6:	d107      	bne.n	8016ed8 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 8016ec8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016eca:	f003 fd65 	bl	801a998 <tcp_output>
 8016ece:	4603      	mov	r3, r0
 8016ed0:	2b00      	cmp	r3, #0
 8016ed2:	d101      	bne.n	8016ed8 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 8016ed4:	2300      	movs	r3, #0
 8016ed6:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 8016ed8:	6a3b      	ldr	r3, [r7, #32]
 8016eda:	2b00      	cmp	r3, #0
 8016edc:	f000 80ac 	beq.w	8017038 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 8016ee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016ee2:	2200      	movs	r2, #0
 8016ee4:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8016ee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016eea:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8016eee:	2b06      	cmp	r3, #6
 8016ef0:	f200 80a2 	bhi.w	8017038 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 8016ef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016ef6:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8016efa:	3301      	adds	r3, #1
 8016efc:	b2da      	uxtb	r2, r3
 8016efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016f00:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8016f04:	e098      	b.n	8017038 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8016f06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016f08:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8016f0c:	2b00      	cmp	r3, #0
 8016f0e:	db0f      	blt.n	8016f30 <tcp_slowtmr+0x1f0>
 8016f10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016f12:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8016f16:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8016f1a:	4293      	cmp	r3, r2
 8016f1c:	d008      	beq.n	8016f30 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 8016f1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016f20:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8016f24:	b29b      	uxth	r3, r3
 8016f26:	3301      	adds	r3, #1
 8016f28:	b29b      	uxth	r3, r3
 8016f2a:	b21a      	sxth	r2, r3
 8016f2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016f2e:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 8016f30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016f32:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 8016f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016f38:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8016f3c:	429a      	cmp	r2, r3
 8016f3e:	db7b      	blt.n	8017038 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8016f40:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016f42:	f004 f821 	bl	801af88 <tcp_rexmit_rto_prepare>
 8016f46:	4603      	mov	r3, r0
 8016f48:	2b00      	cmp	r3, #0
 8016f4a:	d007      	beq.n	8016f5c <tcp_slowtmr+0x21c>
 8016f4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016f4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016f50:	2b00      	cmp	r3, #0
 8016f52:	d171      	bne.n	8017038 <tcp_slowtmr+0x2f8>
 8016f54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016f56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016f58:	2b00      	cmp	r3, #0
 8016f5a:	d06d      	beq.n	8017038 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 8016f5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016f5e:	7d1b      	ldrb	r3, [r3, #20]
 8016f60:	2b02      	cmp	r3, #2
 8016f62:	d03a      	beq.n	8016fda <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8016f64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016f66:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8016f6a:	2b0c      	cmp	r3, #12
 8016f6c:	bf28      	it	cs
 8016f6e:	230c      	movcs	r3, #12
 8016f70:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8016f72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016f74:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8016f78:	10db      	asrs	r3, r3, #3
 8016f7a:	b21b      	sxth	r3, r3
 8016f7c:	461a      	mov	r2, r3
 8016f7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016f80:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8016f84:	4413      	add	r3, r2
 8016f86:	7efa      	ldrb	r2, [r7, #27]
 8016f88:	4910      	ldr	r1, [pc, #64]	; (8016fcc <tcp_slowtmr+0x28c>)
 8016f8a:	5c8a      	ldrb	r2, [r1, r2]
 8016f8c:	4093      	lsls	r3, r2
 8016f8e:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8016f90:	697b      	ldr	r3, [r7, #20]
 8016f92:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 8016f96:	4293      	cmp	r3, r2
 8016f98:	dc1a      	bgt.n	8016fd0 <tcp_slowtmr+0x290>
 8016f9a:	697b      	ldr	r3, [r7, #20]
 8016f9c:	b21a      	sxth	r2, r3
 8016f9e:	e019      	b.n	8016fd4 <tcp_slowtmr+0x294>
 8016fa0:	2000ba44 	.word	0x2000ba44
 8016fa4:	2000771a 	.word	0x2000771a
 8016fa8:	2000ba40 	.word	0x2000ba40
 8016fac:	08020f10 	.word	0x08020f10
 8016fb0:	08021270 	.word	0x08021270
 8016fb4:	08020f70 	.word	0x08020f70
 8016fb8:	0802129c 	.word	0x0802129c
 8016fbc:	080212c8 	.word	0x080212c8
 8016fc0:	080212f8 	.word	0x080212f8
 8016fc4:	0802132c 	.word	0x0802132c
 8016fc8:	08022a80 	.word	0x08022a80
 8016fcc:	08022a70 	.word	0x08022a70
 8016fd0:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8016fd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016fd6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 8016fda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016fdc:	2200      	movs	r2, #0
 8016fde:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8016fe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016fe2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8016fe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016fe8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8016fec:	4293      	cmp	r3, r2
 8016fee:	bf28      	it	cs
 8016ff0:	4613      	movcs	r3, r2
 8016ff2:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8016ff4:	8a7b      	ldrh	r3, [r7, #18]
 8016ff6:	085b      	lsrs	r3, r3, #1
 8016ff8:	b29a      	uxth	r2, r3
 8016ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016ffc:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8017000:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017002:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8017006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017008:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801700a:	005b      	lsls	r3, r3, #1
 801700c:	b29b      	uxth	r3, r3
 801700e:	429a      	cmp	r2, r3
 8017010:	d206      	bcs.n	8017020 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8017012:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017014:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017016:	005b      	lsls	r3, r3, #1
 8017018:	b29a      	uxth	r2, r3
 801701a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801701c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 8017020:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017022:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8017024:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017026:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 801702a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801702c:	2200      	movs	r2, #0
 801702e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 8017032:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8017034:	f004 f818 	bl	801b068 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 8017038:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801703a:	7d1b      	ldrb	r3, [r3, #20]
 801703c:	2b06      	cmp	r3, #6
 801703e:	d111      	bne.n	8017064 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 8017040:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017042:	8b5b      	ldrh	r3, [r3, #26]
 8017044:	f003 0310 	and.w	r3, r3, #16
 8017048:	2b00      	cmp	r3, #0
 801704a:	d00b      	beq.n	8017064 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 801704c:	4b9c      	ldr	r3, [pc, #624]	; (80172c0 <tcp_slowtmr+0x580>)
 801704e:	681a      	ldr	r2, [r3, #0]
 8017050:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017052:	6a1b      	ldr	r3, [r3, #32]
 8017054:	1ad3      	subs	r3, r2, r3
 8017056:	2b28      	cmp	r3, #40	; 0x28
 8017058:	d904      	bls.n	8017064 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 801705a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801705e:	3301      	adds	r3, #1
 8017060:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8017064:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017066:	7a5b      	ldrb	r3, [r3, #9]
 8017068:	f003 0308 	and.w	r3, r3, #8
 801706c:	2b00      	cmp	r3, #0
 801706e:	d04a      	beq.n	8017106 <tcp_slowtmr+0x3c6>
        ((pcb->state == ESTABLISHED) ||
 8017070:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017072:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8017074:	2b04      	cmp	r3, #4
 8017076:	d003      	beq.n	8017080 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 8017078:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801707a:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 801707c:	2b07      	cmp	r3, #7
 801707e:	d142      	bne.n	8017106 <tcp_slowtmr+0x3c6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8017080:	4b8f      	ldr	r3, [pc, #572]	; (80172c0 <tcp_slowtmr+0x580>)
 8017082:	681a      	ldr	r2, [r3, #0]
 8017084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017086:	6a1b      	ldr	r3, [r3, #32]
 8017088:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 801708a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801708c:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8017090:	4b8c      	ldr	r3, [pc, #560]	; (80172c4 <tcp_slowtmr+0x584>)
 8017092:	440b      	add	r3, r1
 8017094:	498c      	ldr	r1, [pc, #560]	; (80172c8 <tcp_slowtmr+0x588>)
 8017096:	fba1 1303 	umull	r1, r3, r1, r3
 801709a:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801709c:	429a      	cmp	r2, r3
 801709e:	d90a      	bls.n	80170b6 <tcp_slowtmr+0x376>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 80170a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80170a4:	3301      	adds	r3, #1
 80170a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 80170aa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80170ae:	3301      	adds	r3, #1
 80170b0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80170b4:	e027      	b.n	8017106 <tcp_slowtmr+0x3c6>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80170b6:	4b82      	ldr	r3, [pc, #520]	; (80172c0 <tcp_slowtmr+0x580>)
 80170b8:	681a      	ldr	r2, [r3, #0]
 80170ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80170bc:	6a1b      	ldr	r3, [r3, #32]
 80170be:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 80170c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80170c2:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 80170c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80170c8:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 80170cc:	4618      	mov	r0, r3
 80170ce:	4b7f      	ldr	r3, [pc, #508]	; (80172cc <tcp_slowtmr+0x58c>)
 80170d0:	fb03 f300 	mul.w	r3, r3, r0
 80170d4:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 80170d6:	497c      	ldr	r1, [pc, #496]	; (80172c8 <tcp_slowtmr+0x588>)
 80170d8:	fba1 1303 	umull	r1, r3, r1, r3
 80170dc:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80170de:	429a      	cmp	r2, r3
 80170e0:	d911      	bls.n	8017106 <tcp_slowtmr+0x3c6>
        err = tcp_keepalive(pcb);
 80170e2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80170e4:	f004 fad2 	bl	801b68c <tcp_keepalive>
 80170e8:	4603      	mov	r3, r0
 80170ea:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 80170ee:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 80170f2:	2b00      	cmp	r3, #0
 80170f4:	d107      	bne.n	8017106 <tcp_slowtmr+0x3c6>
          pcb->keep_cnt_sent++;
 80170f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80170f8:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 80170fc:	3301      	adds	r3, #1
 80170fe:	b2da      	uxtb	r2, r3
 8017100:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017102:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 8017106:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017108:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801710a:	2b00      	cmp	r3, #0
 801710c:	d011      	beq.n	8017132 <tcp_slowtmr+0x3f2>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 801710e:	4b6c      	ldr	r3, [pc, #432]	; (80172c0 <tcp_slowtmr+0x580>)
 8017110:	681a      	ldr	r2, [r3, #0]
 8017112:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017114:	6a1b      	ldr	r3, [r3, #32]
 8017116:	1ad2      	subs	r2, r2, r3
 8017118:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801711a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 801711e:	4619      	mov	r1, r3
 8017120:	460b      	mov	r3, r1
 8017122:	005b      	lsls	r3, r3, #1
 8017124:	440b      	add	r3, r1
 8017126:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8017128:	429a      	cmp	r2, r3
 801712a:	d302      	bcc.n	8017132 <tcp_slowtmr+0x3f2>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 801712c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801712e:	f000 fdd9 	bl	8017ce4 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 8017132:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017134:	7d1b      	ldrb	r3, [r3, #20]
 8017136:	2b03      	cmp	r3, #3
 8017138:	d10b      	bne.n	8017152 <tcp_slowtmr+0x412>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801713a:	4b61      	ldr	r3, [pc, #388]	; (80172c0 <tcp_slowtmr+0x580>)
 801713c:	681a      	ldr	r2, [r3, #0]
 801713e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017140:	6a1b      	ldr	r3, [r3, #32]
 8017142:	1ad3      	subs	r3, r2, r3
 8017144:	2b28      	cmp	r3, #40	; 0x28
 8017146:	d904      	bls.n	8017152 <tcp_slowtmr+0x412>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 8017148:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801714c:	3301      	adds	r3, #1
 801714e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 8017152:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017154:	7d1b      	ldrb	r3, [r3, #20]
 8017156:	2b09      	cmp	r3, #9
 8017158:	d10b      	bne.n	8017172 <tcp_slowtmr+0x432>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801715a:	4b59      	ldr	r3, [pc, #356]	; (80172c0 <tcp_slowtmr+0x580>)
 801715c:	681a      	ldr	r2, [r3, #0]
 801715e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017160:	6a1b      	ldr	r3, [r3, #32]
 8017162:	1ad3      	subs	r3, r2, r3
 8017164:	2bf0      	cmp	r3, #240	; 0xf0
 8017166:	d904      	bls.n	8017172 <tcp_slowtmr+0x432>
        ++pcb_remove;
 8017168:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801716c:	3301      	adds	r3, #1
 801716e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8017172:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017176:	2b00      	cmp	r3, #0
 8017178:	d060      	beq.n	801723c <tcp_slowtmr+0x4fc>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 801717a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801717c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8017180:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 8017182:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8017184:	f000 fbfa 	bl	801797c <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 8017188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801718a:	2b00      	cmp	r3, #0
 801718c:	d010      	beq.n	80171b0 <tcp_slowtmr+0x470>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 801718e:	4b50      	ldr	r3, [pc, #320]	; (80172d0 <tcp_slowtmr+0x590>)
 8017190:	681b      	ldr	r3, [r3, #0]
 8017192:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8017194:	429a      	cmp	r2, r3
 8017196:	d106      	bne.n	80171a6 <tcp_slowtmr+0x466>
 8017198:	4b4e      	ldr	r3, [pc, #312]	; (80172d4 <tcp_slowtmr+0x594>)
 801719a:	f240 526d 	movw	r2, #1389	; 0x56d
 801719e:	494e      	ldr	r1, [pc, #312]	; (80172d8 <tcp_slowtmr+0x598>)
 80171a0:	484e      	ldr	r0, [pc, #312]	; (80172dc <tcp_slowtmr+0x59c>)
 80171a2:	f006 fa99 	bl	801d6d8 <iprintf>
        prev->next = pcb->next;
 80171a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80171a8:	68da      	ldr	r2, [r3, #12]
 80171aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80171ac:	60da      	str	r2, [r3, #12]
 80171ae:	e00f      	b.n	80171d0 <tcp_slowtmr+0x490>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 80171b0:	4b47      	ldr	r3, [pc, #284]	; (80172d0 <tcp_slowtmr+0x590>)
 80171b2:	681b      	ldr	r3, [r3, #0]
 80171b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80171b6:	429a      	cmp	r2, r3
 80171b8:	d006      	beq.n	80171c8 <tcp_slowtmr+0x488>
 80171ba:	4b46      	ldr	r3, [pc, #280]	; (80172d4 <tcp_slowtmr+0x594>)
 80171bc:	f240 5271 	movw	r2, #1393	; 0x571
 80171c0:	4947      	ldr	r1, [pc, #284]	; (80172e0 <tcp_slowtmr+0x5a0>)
 80171c2:	4846      	ldr	r0, [pc, #280]	; (80172dc <tcp_slowtmr+0x59c>)
 80171c4:	f006 fa88 	bl	801d6d8 <iprintf>
        tcp_active_pcbs = pcb->next;
 80171c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80171ca:	68db      	ldr	r3, [r3, #12]
 80171cc:	4a40      	ldr	r2, [pc, #256]	; (80172d0 <tcp_slowtmr+0x590>)
 80171ce:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 80171d0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80171d4:	2b00      	cmp	r3, #0
 80171d6:	d013      	beq.n	8017200 <tcp_slowtmr+0x4c0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80171d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80171da:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80171dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80171de:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80171e0:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 80171e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80171e4:	3304      	adds	r3, #4
 80171e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80171e8:	8ad2      	ldrh	r2, [r2, #22]
 80171ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80171ec:	8b09      	ldrh	r1, [r1, #24]
 80171ee:	9102      	str	r1, [sp, #8]
 80171f0:	9201      	str	r2, [sp, #4]
 80171f2:	9300      	str	r3, [sp, #0]
 80171f4:	462b      	mov	r3, r5
 80171f6:	4622      	mov	r2, r4
 80171f8:	4601      	mov	r1, r0
 80171fa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80171fc:	f004 f992 	bl	801b524 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8017200:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017202:	691b      	ldr	r3, [r3, #16]
 8017204:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8017206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017208:	7d1b      	ldrb	r3, [r3, #20]
 801720a:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 801720c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801720e:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8017210:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017212:	68db      	ldr	r3, [r3, #12]
 8017214:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8017216:	6838      	ldr	r0, [r7, #0]
 8017218:	f7ff f9fc 	bl	8016614 <tcp_free>

      tcp_active_pcbs_changed = 0;
 801721c:	4b31      	ldr	r3, [pc, #196]	; (80172e4 <tcp_slowtmr+0x5a4>)
 801721e:	2200      	movs	r2, #0
 8017220:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8017222:	68fb      	ldr	r3, [r7, #12]
 8017224:	2b00      	cmp	r3, #0
 8017226:	d004      	beq.n	8017232 <tcp_slowtmr+0x4f2>
 8017228:	68fb      	ldr	r3, [r7, #12]
 801722a:	f06f 010c 	mvn.w	r1, #12
 801722e:	68b8      	ldr	r0, [r7, #8]
 8017230:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8017232:	4b2c      	ldr	r3, [pc, #176]	; (80172e4 <tcp_slowtmr+0x5a4>)
 8017234:	781b      	ldrb	r3, [r3, #0]
 8017236:	2b00      	cmp	r3, #0
 8017238:	d037      	beq.n	80172aa <tcp_slowtmr+0x56a>
        goto tcp_slowtmr_start;
 801723a:	e592      	b.n	8016d62 <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 801723c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801723e:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8017240:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017242:	68db      	ldr	r3, [r3, #12]
 8017244:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 8017246:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017248:	7f1b      	ldrb	r3, [r3, #28]
 801724a:	3301      	adds	r3, #1
 801724c:	b2da      	uxtb	r2, r3
 801724e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017250:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8017252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017254:	7f1a      	ldrb	r2, [r3, #28]
 8017256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017258:	7f5b      	ldrb	r3, [r3, #29]
 801725a:	429a      	cmp	r2, r3
 801725c:	d325      	bcc.n	80172aa <tcp_slowtmr+0x56a>
        prev->polltmr = 0;
 801725e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017260:	2200      	movs	r2, #0
 8017262:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 8017264:	4b1f      	ldr	r3, [pc, #124]	; (80172e4 <tcp_slowtmr+0x5a4>)
 8017266:	2200      	movs	r2, #0
 8017268:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 801726a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801726c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8017270:	2b00      	cmp	r3, #0
 8017272:	d00b      	beq.n	801728c <tcp_slowtmr+0x54c>
 8017274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017276:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801727a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801727c:	6912      	ldr	r2, [r2, #16]
 801727e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8017280:	4610      	mov	r0, r2
 8017282:	4798      	blx	r3
 8017284:	4603      	mov	r3, r0
 8017286:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 801728a:	e002      	b.n	8017292 <tcp_slowtmr+0x552>
 801728c:	2300      	movs	r3, #0
 801728e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 8017292:	4b14      	ldr	r3, [pc, #80]	; (80172e4 <tcp_slowtmr+0x5a4>)
 8017294:	781b      	ldrb	r3, [r3, #0]
 8017296:	2b00      	cmp	r3, #0
 8017298:	d000      	beq.n	801729c <tcp_slowtmr+0x55c>
          goto tcp_slowtmr_start;
 801729a:	e562      	b.n	8016d62 <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 801729c:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 80172a0:	2b00      	cmp	r3, #0
 80172a2:	d102      	bne.n	80172aa <tcp_slowtmr+0x56a>
          tcp_output(prev);
 80172a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80172a6:	f003 fb77 	bl	801a998 <tcp_output>
  while (pcb != NULL) {
 80172aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80172ac:	2b00      	cmp	r3, #0
 80172ae:	f47f ad5e 	bne.w	8016d6e <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 80172b2:	2300      	movs	r3, #0
 80172b4:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 80172b6:	4b0c      	ldr	r3, [pc, #48]	; (80172e8 <tcp_slowtmr+0x5a8>)
 80172b8:	681b      	ldr	r3, [r3, #0]
 80172ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 80172bc:	e069      	b.n	8017392 <tcp_slowtmr+0x652>
 80172be:	bf00      	nop
 80172c0:	2000ba44 	.word	0x2000ba44
 80172c4:	000a4cb8 	.word	0x000a4cb8
 80172c8:	10624dd3 	.word	0x10624dd3
 80172cc:	000124f8 	.word	0x000124f8
 80172d0:	2000ba40 	.word	0x2000ba40
 80172d4:	08020f10 	.word	0x08020f10
 80172d8:	08021364 	.word	0x08021364
 80172dc:	08020f70 	.word	0x08020f70
 80172e0:	08021390 	.word	0x08021390
 80172e4:	2000ba3c 	.word	0x2000ba3c
 80172e8:	2000ba50 	.word	0x2000ba50
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80172ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80172ee:	7d1b      	ldrb	r3, [r3, #20]
 80172f0:	2b0a      	cmp	r3, #10
 80172f2:	d006      	beq.n	8017302 <tcp_slowtmr+0x5c2>
 80172f4:	4b2a      	ldr	r3, [pc, #168]	; (80173a0 <tcp_slowtmr+0x660>)
 80172f6:	f240 52a1 	movw	r2, #1441	; 0x5a1
 80172fa:	492a      	ldr	r1, [pc, #168]	; (80173a4 <tcp_slowtmr+0x664>)
 80172fc:	482a      	ldr	r0, [pc, #168]	; (80173a8 <tcp_slowtmr+0x668>)
 80172fe:	f006 f9eb 	bl	801d6d8 <iprintf>
    pcb_remove = 0;
 8017302:	2300      	movs	r3, #0
 8017304:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8017308:	4b28      	ldr	r3, [pc, #160]	; (80173ac <tcp_slowtmr+0x66c>)
 801730a:	681a      	ldr	r2, [r3, #0]
 801730c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801730e:	6a1b      	ldr	r3, [r3, #32]
 8017310:	1ad3      	subs	r3, r2, r3
 8017312:	2bf0      	cmp	r3, #240	; 0xf0
 8017314:	d904      	bls.n	8017320 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 8017316:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801731a:	3301      	adds	r3, #1
 801731c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8017320:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017324:	2b00      	cmp	r3, #0
 8017326:	d02f      	beq.n	8017388 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8017328:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801732a:	f000 fb27 	bl	801797c <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 801732e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017330:	2b00      	cmp	r3, #0
 8017332:	d010      	beq.n	8017356 <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8017334:	4b1e      	ldr	r3, [pc, #120]	; (80173b0 <tcp_slowtmr+0x670>)
 8017336:	681b      	ldr	r3, [r3, #0]
 8017338:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801733a:	429a      	cmp	r2, r3
 801733c:	d106      	bne.n	801734c <tcp_slowtmr+0x60c>
 801733e:	4b18      	ldr	r3, [pc, #96]	; (80173a0 <tcp_slowtmr+0x660>)
 8017340:	f240 52af 	movw	r2, #1455	; 0x5af
 8017344:	491b      	ldr	r1, [pc, #108]	; (80173b4 <tcp_slowtmr+0x674>)
 8017346:	4818      	ldr	r0, [pc, #96]	; (80173a8 <tcp_slowtmr+0x668>)
 8017348:	f006 f9c6 	bl	801d6d8 <iprintf>
        prev->next = pcb->next;
 801734c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801734e:	68da      	ldr	r2, [r3, #12]
 8017350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017352:	60da      	str	r2, [r3, #12]
 8017354:	e00f      	b.n	8017376 <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8017356:	4b16      	ldr	r3, [pc, #88]	; (80173b0 <tcp_slowtmr+0x670>)
 8017358:	681b      	ldr	r3, [r3, #0]
 801735a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801735c:	429a      	cmp	r2, r3
 801735e:	d006      	beq.n	801736e <tcp_slowtmr+0x62e>
 8017360:	4b0f      	ldr	r3, [pc, #60]	; (80173a0 <tcp_slowtmr+0x660>)
 8017362:	f240 52b3 	movw	r2, #1459	; 0x5b3
 8017366:	4914      	ldr	r1, [pc, #80]	; (80173b8 <tcp_slowtmr+0x678>)
 8017368:	480f      	ldr	r0, [pc, #60]	; (80173a8 <tcp_slowtmr+0x668>)
 801736a:	f006 f9b5 	bl	801d6d8 <iprintf>
        tcp_tw_pcbs = pcb->next;
 801736e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017370:	68db      	ldr	r3, [r3, #12]
 8017372:	4a0f      	ldr	r2, [pc, #60]	; (80173b0 <tcp_slowtmr+0x670>)
 8017374:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8017376:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017378:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 801737a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801737c:	68db      	ldr	r3, [r3, #12]
 801737e:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8017380:	69f8      	ldr	r0, [r7, #28]
 8017382:	f7ff f947 	bl	8016614 <tcp_free>
 8017386:	e004      	b.n	8017392 <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 8017388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801738a:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 801738c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801738e:	68db      	ldr	r3, [r3, #12]
 8017390:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8017392:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017394:	2b00      	cmp	r3, #0
 8017396:	d1a9      	bne.n	80172ec <tcp_slowtmr+0x5ac>
    }
  }
}
 8017398:	bf00      	nop
 801739a:	3730      	adds	r7, #48	; 0x30
 801739c:	46bd      	mov	sp, r7
 801739e:	bdb0      	pop	{r4, r5, r7, pc}
 80173a0:	08020f10 	.word	0x08020f10
 80173a4:	080213bc 	.word	0x080213bc
 80173a8:	08020f70 	.word	0x08020f70
 80173ac:	2000ba44 	.word	0x2000ba44
 80173b0:	2000ba50 	.word	0x2000ba50
 80173b4:	080213ec 	.word	0x080213ec
 80173b8:	08021414 	.word	0x08021414

080173bc <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 80173bc:	b580      	push	{r7, lr}
 80173be:	b082      	sub	sp, #8
 80173c0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 80173c2:	4b2d      	ldr	r3, [pc, #180]	; (8017478 <tcp_fasttmr+0xbc>)
 80173c4:	781b      	ldrb	r3, [r3, #0]
 80173c6:	3301      	adds	r3, #1
 80173c8:	b2da      	uxtb	r2, r3
 80173ca:	4b2b      	ldr	r3, [pc, #172]	; (8017478 <tcp_fasttmr+0xbc>)
 80173cc:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 80173ce:	4b2b      	ldr	r3, [pc, #172]	; (801747c <tcp_fasttmr+0xc0>)
 80173d0:	681b      	ldr	r3, [r3, #0]
 80173d2:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 80173d4:	e048      	b.n	8017468 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 80173d6:	687b      	ldr	r3, [r7, #4]
 80173d8:	7f9a      	ldrb	r2, [r3, #30]
 80173da:	4b27      	ldr	r3, [pc, #156]	; (8017478 <tcp_fasttmr+0xbc>)
 80173dc:	781b      	ldrb	r3, [r3, #0]
 80173de:	429a      	cmp	r2, r3
 80173e0:	d03f      	beq.n	8017462 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 80173e2:	4b25      	ldr	r3, [pc, #148]	; (8017478 <tcp_fasttmr+0xbc>)
 80173e4:	781a      	ldrb	r2, [r3, #0]
 80173e6:	687b      	ldr	r3, [r7, #4]
 80173e8:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 80173ea:	687b      	ldr	r3, [r7, #4]
 80173ec:	8b5b      	ldrh	r3, [r3, #26]
 80173ee:	f003 0301 	and.w	r3, r3, #1
 80173f2:	2b00      	cmp	r3, #0
 80173f4:	d010      	beq.n	8017418 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 80173f6:	687b      	ldr	r3, [r7, #4]
 80173f8:	8b5b      	ldrh	r3, [r3, #26]
 80173fa:	f043 0302 	orr.w	r3, r3, #2
 80173fe:	b29a      	uxth	r2, r3
 8017400:	687b      	ldr	r3, [r7, #4]
 8017402:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8017404:	6878      	ldr	r0, [r7, #4]
 8017406:	f003 fac7 	bl	801a998 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801740a:	687b      	ldr	r3, [r7, #4]
 801740c:	8b5b      	ldrh	r3, [r3, #26]
 801740e:	f023 0303 	bic.w	r3, r3, #3
 8017412:	b29a      	uxth	r2, r3
 8017414:	687b      	ldr	r3, [r7, #4]
 8017416:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8017418:	687b      	ldr	r3, [r7, #4]
 801741a:	8b5b      	ldrh	r3, [r3, #26]
 801741c:	f003 0308 	and.w	r3, r3, #8
 8017420:	2b00      	cmp	r3, #0
 8017422:	d009      	beq.n	8017438 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8017424:	687b      	ldr	r3, [r7, #4]
 8017426:	8b5b      	ldrh	r3, [r3, #26]
 8017428:	f023 0308 	bic.w	r3, r3, #8
 801742c:	b29a      	uxth	r2, r3
 801742e:	687b      	ldr	r3, [r7, #4]
 8017430:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8017432:	6878      	ldr	r0, [r7, #4]
 8017434:	f7ff fa7e 	bl	8016934 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8017438:	687b      	ldr	r3, [r7, #4]
 801743a:	68db      	ldr	r3, [r3, #12]
 801743c:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 801743e:	687b      	ldr	r3, [r7, #4]
 8017440:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8017442:	2b00      	cmp	r3, #0
 8017444:	d00a      	beq.n	801745c <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8017446:	4b0e      	ldr	r3, [pc, #56]	; (8017480 <tcp_fasttmr+0xc4>)
 8017448:	2200      	movs	r2, #0
 801744a:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 801744c:	6878      	ldr	r0, [r7, #4]
 801744e:	f000 f819 	bl	8017484 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8017452:	4b0b      	ldr	r3, [pc, #44]	; (8017480 <tcp_fasttmr+0xc4>)
 8017454:	781b      	ldrb	r3, [r3, #0]
 8017456:	2b00      	cmp	r3, #0
 8017458:	d000      	beq.n	801745c <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 801745a:	e7b8      	b.n	80173ce <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 801745c:	683b      	ldr	r3, [r7, #0]
 801745e:	607b      	str	r3, [r7, #4]
 8017460:	e002      	b.n	8017468 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8017462:	687b      	ldr	r3, [r7, #4]
 8017464:	68db      	ldr	r3, [r3, #12]
 8017466:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8017468:	687b      	ldr	r3, [r7, #4]
 801746a:	2b00      	cmp	r3, #0
 801746c:	d1b3      	bne.n	80173d6 <tcp_fasttmr+0x1a>
    }
  }
}
 801746e:	bf00      	nop
 8017470:	3708      	adds	r7, #8
 8017472:	46bd      	mov	sp, r7
 8017474:	bd80      	pop	{r7, pc}
 8017476:	bf00      	nop
 8017478:	2000771a 	.word	0x2000771a
 801747c:	2000ba40 	.word	0x2000ba40
 8017480:	2000ba3c 	.word	0x2000ba3c

08017484 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8017484:	b590      	push	{r4, r7, lr}
 8017486:	b085      	sub	sp, #20
 8017488:	af00      	add	r7, sp, #0
 801748a:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 801748c:	687b      	ldr	r3, [r7, #4]
 801748e:	2b00      	cmp	r3, #0
 8017490:	d109      	bne.n	80174a6 <tcp_process_refused_data+0x22>
 8017492:	4b37      	ldr	r3, [pc, #220]	; (8017570 <tcp_process_refused_data+0xec>)
 8017494:	f240 6209 	movw	r2, #1545	; 0x609
 8017498:	4936      	ldr	r1, [pc, #216]	; (8017574 <tcp_process_refused_data+0xf0>)
 801749a:	4837      	ldr	r0, [pc, #220]	; (8017578 <tcp_process_refused_data+0xf4>)
 801749c:	f006 f91c 	bl	801d6d8 <iprintf>
 80174a0:	f06f 030f 	mvn.w	r3, #15
 80174a4:	e060      	b.n	8017568 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 80174a6:	687b      	ldr	r3, [r7, #4]
 80174a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80174aa:	7b5b      	ldrb	r3, [r3, #13]
 80174ac:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 80174ae:	687b      	ldr	r3, [r7, #4]
 80174b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80174b2:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 80174b4:	687b      	ldr	r3, [r7, #4]
 80174b6:	2200      	movs	r2, #0
 80174b8:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 80174ba:	687b      	ldr	r3, [r7, #4]
 80174bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80174c0:	2b00      	cmp	r3, #0
 80174c2:	d00b      	beq.n	80174dc <tcp_process_refused_data+0x58>
 80174c4:	687b      	ldr	r3, [r7, #4]
 80174c6:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 80174ca:	687b      	ldr	r3, [r7, #4]
 80174cc:	6918      	ldr	r0, [r3, #16]
 80174ce:	2300      	movs	r3, #0
 80174d0:	68ba      	ldr	r2, [r7, #8]
 80174d2:	6879      	ldr	r1, [r7, #4]
 80174d4:	47a0      	blx	r4
 80174d6:	4603      	mov	r3, r0
 80174d8:	73fb      	strb	r3, [r7, #15]
 80174da:	e007      	b.n	80174ec <tcp_process_refused_data+0x68>
 80174dc:	2300      	movs	r3, #0
 80174de:	68ba      	ldr	r2, [r7, #8]
 80174e0:	6879      	ldr	r1, [r7, #4]
 80174e2:	2000      	movs	r0, #0
 80174e4:	f000 f8a2 	bl	801762c <tcp_recv_null>
 80174e8:	4603      	mov	r3, r0
 80174ea:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 80174ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80174f0:	2b00      	cmp	r3, #0
 80174f2:	d12a      	bne.n	801754a <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 80174f4:	7bbb      	ldrb	r3, [r7, #14]
 80174f6:	f003 0320 	and.w	r3, r3, #32
 80174fa:	2b00      	cmp	r3, #0
 80174fc:	d033      	beq.n	8017566 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80174fe:	687b      	ldr	r3, [r7, #4]
 8017500:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017502:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8017506:	d005      	beq.n	8017514 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8017508:	687b      	ldr	r3, [r7, #4]
 801750a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801750c:	3301      	adds	r3, #1
 801750e:	b29a      	uxth	r2, r3
 8017510:	687b      	ldr	r3, [r7, #4]
 8017512:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8017514:	687b      	ldr	r3, [r7, #4]
 8017516:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801751a:	2b00      	cmp	r3, #0
 801751c:	d00b      	beq.n	8017536 <tcp_process_refused_data+0xb2>
 801751e:	687b      	ldr	r3, [r7, #4]
 8017520:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8017524:	687b      	ldr	r3, [r7, #4]
 8017526:	6918      	ldr	r0, [r3, #16]
 8017528:	2300      	movs	r3, #0
 801752a:	2200      	movs	r2, #0
 801752c:	6879      	ldr	r1, [r7, #4]
 801752e:	47a0      	blx	r4
 8017530:	4603      	mov	r3, r0
 8017532:	73fb      	strb	r3, [r7, #15]
 8017534:	e001      	b.n	801753a <tcp_process_refused_data+0xb6>
 8017536:	2300      	movs	r3, #0
 8017538:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 801753a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801753e:	f113 0f0d 	cmn.w	r3, #13
 8017542:	d110      	bne.n	8017566 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8017544:	f06f 030c 	mvn.w	r3, #12
 8017548:	e00e      	b.n	8017568 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 801754a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801754e:	f113 0f0d 	cmn.w	r3, #13
 8017552:	d102      	bne.n	801755a <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8017554:	f06f 030c 	mvn.w	r3, #12
 8017558:	e006      	b.n	8017568 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 801755a:	687b      	ldr	r3, [r7, #4]
 801755c:	68ba      	ldr	r2, [r7, #8]
 801755e:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 8017560:	f06f 0304 	mvn.w	r3, #4
 8017564:	e000      	b.n	8017568 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8017566:	2300      	movs	r3, #0
}
 8017568:	4618      	mov	r0, r3
 801756a:	3714      	adds	r7, #20
 801756c:	46bd      	mov	sp, r7
 801756e:	bd90      	pop	{r4, r7, pc}
 8017570:	08020f10 	.word	0x08020f10
 8017574:	0802143c 	.word	0x0802143c
 8017578:	08020f70 	.word	0x08020f70

0801757c <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 801757c:	b580      	push	{r7, lr}
 801757e:	b084      	sub	sp, #16
 8017580:	af00      	add	r7, sp, #0
 8017582:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8017584:	e007      	b.n	8017596 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8017586:	687b      	ldr	r3, [r7, #4]
 8017588:	681b      	ldr	r3, [r3, #0]
 801758a:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 801758c:	6878      	ldr	r0, [r7, #4]
 801758e:	f000 f809 	bl	80175a4 <tcp_seg_free>
    seg = next;
 8017592:	68fb      	ldr	r3, [r7, #12]
 8017594:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8017596:	687b      	ldr	r3, [r7, #4]
 8017598:	2b00      	cmp	r3, #0
 801759a:	d1f4      	bne.n	8017586 <tcp_segs_free+0xa>
  }
}
 801759c:	bf00      	nop
 801759e:	3710      	adds	r7, #16
 80175a0:	46bd      	mov	sp, r7
 80175a2:	bd80      	pop	{r7, pc}

080175a4 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 80175a4:	b580      	push	{r7, lr}
 80175a6:	b082      	sub	sp, #8
 80175a8:	af00      	add	r7, sp, #0
 80175aa:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 80175ac:	687b      	ldr	r3, [r7, #4]
 80175ae:	2b00      	cmp	r3, #0
 80175b0:	d00c      	beq.n	80175cc <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 80175b2:	687b      	ldr	r3, [r7, #4]
 80175b4:	685b      	ldr	r3, [r3, #4]
 80175b6:	2b00      	cmp	r3, #0
 80175b8:	d004      	beq.n	80175c4 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 80175ba:	687b      	ldr	r3, [r7, #4]
 80175bc:	685b      	ldr	r3, [r3, #4]
 80175be:	4618      	mov	r0, r3
 80175c0:	f7fe fc7a 	bl	8015eb8 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 80175c4:	6879      	ldr	r1, [r7, #4]
 80175c6:	2003      	movs	r0, #3
 80175c8:	f7fd fdca 	bl	8015160 <memp_free>
  }
}
 80175cc:	bf00      	nop
 80175ce:	3708      	adds	r7, #8
 80175d0:	46bd      	mov	sp, r7
 80175d2:	bd80      	pop	{r7, pc}

080175d4 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 80175d4:	b580      	push	{r7, lr}
 80175d6:	b084      	sub	sp, #16
 80175d8:	af00      	add	r7, sp, #0
 80175da:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 80175dc:	687b      	ldr	r3, [r7, #4]
 80175de:	2b00      	cmp	r3, #0
 80175e0:	d106      	bne.n	80175f0 <tcp_seg_copy+0x1c>
 80175e2:	4b0f      	ldr	r3, [pc, #60]	; (8017620 <tcp_seg_copy+0x4c>)
 80175e4:	f240 6282 	movw	r2, #1666	; 0x682
 80175e8:	490e      	ldr	r1, [pc, #56]	; (8017624 <tcp_seg_copy+0x50>)
 80175ea:	480f      	ldr	r0, [pc, #60]	; (8017628 <tcp_seg_copy+0x54>)
 80175ec:	f006 f874 	bl	801d6d8 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 80175f0:	2003      	movs	r0, #3
 80175f2:	f7fd fd3f 	bl	8015074 <memp_malloc>
 80175f6:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 80175f8:	68fb      	ldr	r3, [r7, #12]
 80175fa:	2b00      	cmp	r3, #0
 80175fc:	d101      	bne.n	8017602 <tcp_seg_copy+0x2e>
    return NULL;
 80175fe:	2300      	movs	r3, #0
 8017600:	e00a      	b.n	8017618 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8017602:	2210      	movs	r2, #16
 8017604:	6879      	ldr	r1, [r7, #4]
 8017606:	68f8      	ldr	r0, [r7, #12]
 8017608:	f005 fbff 	bl	801ce0a <memcpy>
  pbuf_ref(cseg->p);
 801760c:	68fb      	ldr	r3, [r7, #12]
 801760e:	685b      	ldr	r3, [r3, #4]
 8017610:	4618      	mov	r0, r3
 8017612:	f7fe fcf7 	bl	8016004 <pbuf_ref>
  return cseg;
 8017616:	68fb      	ldr	r3, [r7, #12]
}
 8017618:	4618      	mov	r0, r3
 801761a:	3710      	adds	r7, #16
 801761c:	46bd      	mov	sp, r7
 801761e:	bd80      	pop	{r7, pc}
 8017620:	08020f10 	.word	0x08020f10
 8017624:	08021480 	.word	0x08021480
 8017628:	08020f70 	.word	0x08020f70

0801762c <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 801762c:	b580      	push	{r7, lr}
 801762e:	b084      	sub	sp, #16
 8017630:	af00      	add	r7, sp, #0
 8017632:	60f8      	str	r0, [r7, #12]
 8017634:	60b9      	str	r1, [r7, #8]
 8017636:	607a      	str	r2, [r7, #4]
 8017638:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 801763a:	68bb      	ldr	r3, [r7, #8]
 801763c:	2b00      	cmp	r3, #0
 801763e:	d109      	bne.n	8017654 <tcp_recv_null+0x28>
 8017640:	4b12      	ldr	r3, [pc, #72]	; (801768c <tcp_recv_null+0x60>)
 8017642:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8017646:	4912      	ldr	r1, [pc, #72]	; (8017690 <tcp_recv_null+0x64>)
 8017648:	4812      	ldr	r0, [pc, #72]	; (8017694 <tcp_recv_null+0x68>)
 801764a:	f006 f845 	bl	801d6d8 <iprintf>
 801764e:	f06f 030f 	mvn.w	r3, #15
 8017652:	e016      	b.n	8017682 <tcp_recv_null+0x56>

  if (p != NULL) {
 8017654:	687b      	ldr	r3, [r7, #4]
 8017656:	2b00      	cmp	r3, #0
 8017658:	d009      	beq.n	801766e <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 801765a:	687b      	ldr	r3, [r7, #4]
 801765c:	891b      	ldrh	r3, [r3, #8]
 801765e:	4619      	mov	r1, r3
 8017660:	68b8      	ldr	r0, [r7, #8]
 8017662:	f7ff fb1d 	bl	8016ca0 <tcp_recved>
    pbuf_free(p);
 8017666:	6878      	ldr	r0, [r7, #4]
 8017668:	f7fe fc26 	bl	8015eb8 <pbuf_free>
 801766c:	e008      	b.n	8017680 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 801766e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017672:	2b00      	cmp	r3, #0
 8017674:	d104      	bne.n	8017680 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8017676:	68b8      	ldr	r0, [r7, #8]
 8017678:	f7ff f9c2 	bl	8016a00 <tcp_close>
 801767c:	4603      	mov	r3, r0
 801767e:	e000      	b.n	8017682 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8017680:	2300      	movs	r3, #0
}
 8017682:	4618      	mov	r0, r3
 8017684:	3710      	adds	r7, #16
 8017686:	46bd      	mov	sp, r7
 8017688:	bd80      	pop	{r7, pc}
 801768a:	bf00      	nop
 801768c:	08020f10 	.word	0x08020f10
 8017690:	0802149c 	.word	0x0802149c
 8017694:	08020f70 	.word	0x08020f70

08017698 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8017698:	b580      	push	{r7, lr}
 801769a:	b086      	sub	sp, #24
 801769c:	af00      	add	r7, sp, #0
 801769e:	4603      	mov	r3, r0
 80176a0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 80176a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80176a6:	2b00      	cmp	r3, #0
 80176a8:	db01      	blt.n	80176ae <tcp_kill_prio+0x16>
 80176aa:	79fb      	ldrb	r3, [r7, #7]
 80176ac:	e000      	b.n	80176b0 <tcp_kill_prio+0x18>
 80176ae:	237f      	movs	r3, #127	; 0x7f
 80176b0:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 80176b2:	7afb      	ldrb	r3, [r7, #11]
 80176b4:	2b00      	cmp	r3, #0
 80176b6:	d034      	beq.n	8017722 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 80176b8:	7afb      	ldrb	r3, [r7, #11]
 80176ba:	3b01      	subs	r3, #1
 80176bc:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 80176be:	2300      	movs	r3, #0
 80176c0:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 80176c2:	2300      	movs	r3, #0
 80176c4:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80176c6:	4b19      	ldr	r3, [pc, #100]	; (801772c <tcp_kill_prio+0x94>)
 80176c8:	681b      	ldr	r3, [r3, #0]
 80176ca:	617b      	str	r3, [r7, #20]
 80176cc:	e01f      	b.n	801770e <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 80176ce:	697b      	ldr	r3, [r7, #20]
 80176d0:	7d5b      	ldrb	r3, [r3, #21]
 80176d2:	7afa      	ldrb	r2, [r7, #11]
 80176d4:	429a      	cmp	r2, r3
 80176d6:	d80c      	bhi.n	80176f2 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 80176d8:	697b      	ldr	r3, [r7, #20]
 80176da:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 80176dc:	7afa      	ldrb	r2, [r7, #11]
 80176de:	429a      	cmp	r2, r3
 80176e0:	d112      	bne.n	8017708 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 80176e2:	4b13      	ldr	r3, [pc, #76]	; (8017730 <tcp_kill_prio+0x98>)
 80176e4:	681a      	ldr	r2, [r3, #0]
 80176e6:	697b      	ldr	r3, [r7, #20]
 80176e8:	6a1b      	ldr	r3, [r3, #32]
 80176ea:	1ad3      	subs	r3, r2, r3
 80176ec:	68fa      	ldr	r2, [r7, #12]
 80176ee:	429a      	cmp	r2, r3
 80176f0:	d80a      	bhi.n	8017708 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 80176f2:	4b0f      	ldr	r3, [pc, #60]	; (8017730 <tcp_kill_prio+0x98>)
 80176f4:	681a      	ldr	r2, [r3, #0]
 80176f6:	697b      	ldr	r3, [r7, #20]
 80176f8:	6a1b      	ldr	r3, [r3, #32]
 80176fa:	1ad3      	subs	r3, r2, r3
 80176fc:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 80176fe:	697b      	ldr	r3, [r7, #20]
 8017700:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8017702:	697b      	ldr	r3, [r7, #20]
 8017704:	7d5b      	ldrb	r3, [r3, #21]
 8017706:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017708:	697b      	ldr	r3, [r7, #20]
 801770a:	68db      	ldr	r3, [r3, #12]
 801770c:	617b      	str	r3, [r7, #20]
 801770e:	697b      	ldr	r3, [r7, #20]
 8017710:	2b00      	cmp	r3, #0
 8017712:	d1dc      	bne.n	80176ce <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8017714:	693b      	ldr	r3, [r7, #16]
 8017716:	2b00      	cmp	r3, #0
 8017718:	d004      	beq.n	8017724 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 801771a:	6938      	ldr	r0, [r7, #16]
 801771c:	f7ff fa5a 	bl	8016bd4 <tcp_abort>
 8017720:	e000      	b.n	8017724 <tcp_kill_prio+0x8c>
    return;
 8017722:	bf00      	nop
  }
}
 8017724:	3718      	adds	r7, #24
 8017726:	46bd      	mov	sp, r7
 8017728:	bd80      	pop	{r7, pc}
 801772a:	bf00      	nop
 801772c:	2000ba40 	.word	0x2000ba40
 8017730:	2000ba44 	.word	0x2000ba44

08017734 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8017734:	b580      	push	{r7, lr}
 8017736:	b086      	sub	sp, #24
 8017738:	af00      	add	r7, sp, #0
 801773a:	4603      	mov	r3, r0
 801773c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 801773e:	79fb      	ldrb	r3, [r7, #7]
 8017740:	2b08      	cmp	r3, #8
 8017742:	d009      	beq.n	8017758 <tcp_kill_state+0x24>
 8017744:	79fb      	ldrb	r3, [r7, #7]
 8017746:	2b09      	cmp	r3, #9
 8017748:	d006      	beq.n	8017758 <tcp_kill_state+0x24>
 801774a:	4b1a      	ldr	r3, [pc, #104]	; (80177b4 <tcp_kill_state+0x80>)
 801774c:	f240 62dd 	movw	r2, #1757	; 0x6dd
 8017750:	4919      	ldr	r1, [pc, #100]	; (80177b8 <tcp_kill_state+0x84>)
 8017752:	481a      	ldr	r0, [pc, #104]	; (80177bc <tcp_kill_state+0x88>)
 8017754:	f005 ffc0 	bl	801d6d8 <iprintf>

  inactivity = 0;
 8017758:	2300      	movs	r3, #0
 801775a:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 801775c:	2300      	movs	r3, #0
 801775e:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017760:	4b17      	ldr	r3, [pc, #92]	; (80177c0 <tcp_kill_state+0x8c>)
 8017762:	681b      	ldr	r3, [r3, #0]
 8017764:	617b      	str	r3, [r7, #20]
 8017766:	e017      	b.n	8017798 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8017768:	697b      	ldr	r3, [r7, #20]
 801776a:	7d1b      	ldrb	r3, [r3, #20]
 801776c:	79fa      	ldrb	r2, [r7, #7]
 801776e:	429a      	cmp	r2, r3
 8017770:	d10f      	bne.n	8017792 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8017772:	4b14      	ldr	r3, [pc, #80]	; (80177c4 <tcp_kill_state+0x90>)
 8017774:	681a      	ldr	r2, [r3, #0]
 8017776:	697b      	ldr	r3, [r7, #20]
 8017778:	6a1b      	ldr	r3, [r3, #32]
 801777a:	1ad3      	subs	r3, r2, r3
 801777c:	68fa      	ldr	r2, [r7, #12]
 801777e:	429a      	cmp	r2, r3
 8017780:	d807      	bhi.n	8017792 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8017782:	4b10      	ldr	r3, [pc, #64]	; (80177c4 <tcp_kill_state+0x90>)
 8017784:	681a      	ldr	r2, [r3, #0]
 8017786:	697b      	ldr	r3, [r7, #20]
 8017788:	6a1b      	ldr	r3, [r3, #32]
 801778a:	1ad3      	subs	r3, r2, r3
 801778c:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 801778e:	697b      	ldr	r3, [r7, #20]
 8017790:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017792:	697b      	ldr	r3, [r7, #20]
 8017794:	68db      	ldr	r3, [r3, #12]
 8017796:	617b      	str	r3, [r7, #20]
 8017798:	697b      	ldr	r3, [r7, #20]
 801779a:	2b00      	cmp	r3, #0
 801779c:	d1e4      	bne.n	8017768 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 801779e:	693b      	ldr	r3, [r7, #16]
 80177a0:	2b00      	cmp	r3, #0
 80177a2:	d003      	beq.n	80177ac <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 80177a4:	2100      	movs	r1, #0
 80177a6:	6938      	ldr	r0, [r7, #16]
 80177a8:	f7ff f956 	bl	8016a58 <tcp_abandon>
  }
}
 80177ac:	bf00      	nop
 80177ae:	3718      	adds	r7, #24
 80177b0:	46bd      	mov	sp, r7
 80177b2:	bd80      	pop	{r7, pc}
 80177b4:	08020f10 	.word	0x08020f10
 80177b8:	080214b8 	.word	0x080214b8
 80177bc:	08020f70 	.word	0x08020f70
 80177c0:	2000ba40 	.word	0x2000ba40
 80177c4:	2000ba44 	.word	0x2000ba44

080177c8 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 80177c8:	b580      	push	{r7, lr}
 80177ca:	b084      	sub	sp, #16
 80177cc:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 80177ce:	2300      	movs	r3, #0
 80177d0:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 80177d2:	2300      	movs	r3, #0
 80177d4:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80177d6:	4b12      	ldr	r3, [pc, #72]	; (8017820 <tcp_kill_timewait+0x58>)
 80177d8:	681b      	ldr	r3, [r3, #0]
 80177da:	60fb      	str	r3, [r7, #12]
 80177dc:	e012      	b.n	8017804 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80177de:	4b11      	ldr	r3, [pc, #68]	; (8017824 <tcp_kill_timewait+0x5c>)
 80177e0:	681a      	ldr	r2, [r3, #0]
 80177e2:	68fb      	ldr	r3, [r7, #12]
 80177e4:	6a1b      	ldr	r3, [r3, #32]
 80177e6:	1ad3      	subs	r3, r2, r3
 80177e8:	687a      	ldr	r2, [r7, #4]
 80177ea:	429a      	cmp	r2, r3
 80177ec:	d807      	bhi.n	80177fe <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 80177ee:	4b0d      	ldr	r3, [pc, #52]	; (8017824 <tcp_kill_timewait+0x5c>)
 80177f0:	681a      	ldr	r2, [r3, #0]
 80177f2:	68fb      	ldr	r3, [r7, #12]
 80177f4:	6a1b      	ldr	r3, [r3, #32]
 80177f6:	1ad3      	subs	r3, r2, r3
 80177f8:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 80177fa:	68fb      	ldr	r3, [r7, #12]
 80177fc:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80177fe:	68fb      	ldr	r3, [r7, #12]
 8017800:	68db      	ldr	r3, [r3, #12]
 8017802:	60fb      	str	r3, [r7, #12]
 8017804:	68fb      	ldr	r3, [r7, #12]
 8017806:	2b00      	cmp	r3, #0
 8017808:	d1e9      	bne.n	80177de <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 801780a:	68bb      	ldr	r3, [r7, #8]
 801780c:	2b00      	cmp	r3, #0
 801780e:	d002      	beq.n	8017816 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8017810:	68b8      	ldr	r0, [r7, #8]
 8017812:	f7ff f9df 	bl	8016bd4 <tcp_abort>
  }
}
 8017816:	bf00      	nop
 8017818:	3710      	adds	r7, #16
 801781a:	46bd      	mov	sp, r7
 801781c:	bd80      	pop	{r7, pc}
 801781e:	bf00      	nop
 8017820:	2000ba50 	.word	0x2000ba50
 8017824:	2000ba44 	.word	0x2000ba44

08017828 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8017828:	b580      	push	{r7, lr}
 801782a:	b082      	sub	sp, #8
 801782c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 801782e:	4b10      	ldr	r3, [pc, #64]	; (8017870 <tcp_handle_closepend+0x48>)
 8017830:	681b      	ldr	r3, [r3, #0]
 8017832:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8017834:	e014      	b.n	8017860 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8017836:	687b      	ldr	r3, [r7, #4]
 8017838:	68db      	ldr	r3, [r3, #12]
 801783a:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 801783c:	687b      	ldr	r3, [r7, #4]
 801783e:	8b5b      	ldrh	r3, [r3, #26]
 8017840:	f003 0308 	and.w	r3, r3, #8
 8017844:	2b00      	cmp	r3, #0
 8017846:	d009      	beq.n	801785c <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8017848:	687b      	ldr	r3, [r7, #4]
 801784a:	8b5b      	ldrh	r3, [r3, #26]
 801784c:	f023 0308 	bic.w	r3, r3, #8
 8017850:	b29a      	uxth	r2, r3
 8017852:	687b      	ldr	r3, [r7, #4]
 8017854:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8017856:	6878      	ldr	r0, [r7, #4]
 8017858:	f7ff f86c 	bl	8016934 <tcp_close_shutdown_fin>
    }
    pcb = next;
 801785c:	683b      	ldr	r3, [r7, #0]
 801785e:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8017860:	687b      	ldr	r3, [r7, #4]
 8017862:	2b00      	cmp	r3, #0
 8017864:	d1e7      	bne.n	8017836 <tcp_handle_closepend+0xe>
  }
}
 8017866:	bf00      	nop
 8017868:	3708      	adds	r7, #8
 801786a:	46bd      	mov	sp, r7
 801786c:	bd80      	pop	{r7, pc}
 801786e:	bf00      	nop
 8017870:	2000ba40 	.word	0x2000ba40

08017874 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8017874:	b580      	push	{r7, lr}
 8017876:	b084      	sub	sp, #16
 8017878:	af00      	add	r7, sp, #0
 801787a:	4603      	mov	r3, r0
 801787c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801787e:	2001      	movs	r0, #1
 8017880:	f7fd fbf8 	bl	8015074 <memp_malloc>
 8017884:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8017886:	68fb      	ldr	r3, [r7, #12]
 8017888:	2b00      	cmp	r3, #0
 801788a:	d126      	bne.n	80178da <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 801788c:	f7ff ffcc 	bl	8017828 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8017890:	f7ff ff9a 	bl	80177c8 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8017894:	2001      	movs	r0, #1
 8017896:	f7fd fbed 	bl	8015074 <memp_malloc>
 801789a:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 801789c:	68fb      	ldr	r3, [r7, #12]
 801789e:	2b00      	cmp	r3, #0
 80178a0:	d11b      	bne.n	80178da <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 80178a2:	2009      	movs	r0, #9
 80178a4:	f7ff ff46 	bl	8017734 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80178a8:	2001      	movs	r0, #1
 80178aa:	f7fd fbe3 	bl	8015074 <memp_malloc>
 80178ae:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 80178b0:	68fb      	ldr	r3, [r7, #12]
 80178b2:	2b00      	cmp	r3, #0
 80178b4:	d111      	bne.n	80178da <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 80178b6:	2008      	movs	r0, #8
 80178b8:	f7ff ff3c 	bl	8017734 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80178bc:	2001      	movs	r0, #1
 80178be:	f7fd fbd9 	bl	8015074 <memp_malloc>
 80178c2:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 80178c4:	68fb      	ldr	r3, [r7, #12]
 80178c6:	2b00      	cmp	r3, #0
 80178c8:	d107      	bne.n	80178da <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 80178ca:	79fb      	ldrb	r3, [r7, #7]
 80178cc:	4618      	mov	r0, r3
 80178ce:	f7ff fee3 	bl	8017698 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80178d2:	2001      	movs	r0, #1
 80178d4:	f7fd fbce 	bl	8015074 <memp_malloc>
 80178d8:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 80178da:	68fb      	ldr	r3, [r7, #12]
 80178dc:	2b00      	cmp	r3, #0
 80178de:	d03f      	beq.n	8017960 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 80178e0:	229c      	movs	r2, #156	; 0x9c
 80178e2:	2100      	movs	r1, #0
 80178e4:	68f8      	ldr	r0, [r7, #12]
 80178e6:	f005 fab4 	bl	801ce52 <memset>
    pcb->prio = prio;
 80178ea:	68fb      	ldr	r3, [r7, #12]
 80178ec:	79fa      	ldrb	r2, [r7, #7]
 80178ee:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 80178f0:	68fb      	ldr	r3, [r7, #12]
 80178f2:	f44f 6286 	mov.w	r2, #1072	; 0x430
 80178f6:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 80178fa:	68fb      	ldr	r3, [r7, #12]
 80178fc:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8017900:	855a      	strh	r2, [r3, #42]	; 0x2a
 8017902:	68fb      	ldr	r3, [r7, #12]
 8017904:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8017906:	68fb      	ldr	r3, [r7, #12]
 8017908:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 801790a:	68fb      	ldr	r3, [r7, #12]
 801790c:	22ff      	movs	r2, #255	; 0xff
 801790e:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8017910:	68fb      	ldr	r3, [r7, #12]
 8017912:	f44f 7206 	mov.w	r2, #536	; 0x218
 8017916:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8017918:	68fb      	ldr	r3, [r7, #12]
 801791a:	2206      	movs	r2, #6
 801791c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8017920:	68fb      	ldr	r3, [r7, #12]
 8017922:	2206      	movs	r2, #6
 8017924:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 8017926:	68fb      	ldr	r3, [r7, #12]
 8017928:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801792c:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 801792e:	68fb      	ldr	r3, [r7, #12]
 8017930:	2201      	movs	r2, #1
 8017932:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 8017936:	4b0d      	ldr	r3, [pc, #52]	; (801796c <tcp_alloc+0xf8>)
 8017938:	681a      	ldr	r2, [r3, #0]
 801793a:	68fb      	ldr	r3, [r7, #12]
 801793c:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 801793e:	4b0c      	ldr	r3, [pc, #48]	; (8017970 <tcp_alloc+0xfc>)
 8017940:	781a      	ldrb	r2, [r3, #0]
 8017942:	68fb      	ldr	r3, [r7, #12]
 8017944:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8017946:	68fb      	ldr	r3, [r7, #12]
 8017948:	f44f 6286 	mov.w	r2, #1072	; 0x430
 801794c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8017950:	68fb      	ldr	r3, [r7, #12]
 8017952:	4a08      	ldr	r2, [pc, #32]	; (8017974 <tcp_alloc+0x100>)
 8017954:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8017958:	68fb      	ldr	r3, [r7, #12]
 801795a:	4a07      	ldr	r2, [pc, #28]	; (8017978 <tcp_alloc+0x104>)
 801795c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8017960:	68fb      	ldr	r3, [r7, #12]
}
 8017962:	4618      	mov	r0, r3
 8017964:	3710      	adds	r7, #16
 8017966:	46bd      	mov	sp, r7
 8017968:	bd80      	pop	{r7, pc}
 801796a:	bf00      	nop
 801796c:	2000ba44 	.word	0x2000ba44
 8017970:	2000771a 	.word	0x2000771a
 8017974:	0801762d 	.word	0x0801762d
 8017978:	006ddd00 	.word	0x006ddd00

0801797c <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 801797c:	b580      	push	{r7, lr}
 801797e:	b082      	sub	sp, #8
 8017980:	af00      	add	r7, sp, #0
 8017982:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8017984:	687b      	ldr	r3, [r7, #4]
 8017986:	2b00      	cmp	r3, #0
 8017988:	d107      	bne.n	801799a <tcp_pcb_purge+0x1e>
 801798a:	4b21      	ldr	r3, [pc, #132]	; (8017a10 <tcp_pcb_purge+0x94>)
 801798c:	f640 0251 	movw	r2, #2129	; 0x851
 8017990:	4920      	ldr	r1, [pc, #128]	; (8017a14 <tcp_pcb_purge+0x98>)
 8017992:	4821      	ldr	r0, [pc, #132]	; (8017a18 <tcp_pcb_purge+0x9c>)
 8017994:	f005 fea0 	bl	801d6d8 <iprintf>
 8017998:	e037      	b.n	8017a0a <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 801799a:	687b      	ldr	r3, [r7, #4]
 801799c:	7d1b      	ldrb	r3, [r3, #20]
 801799e:	2b00      	cmp	r3, #0
 80179a0:	d033      	beq.n	8017a0a <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 80179a2:	687b      	ldr	r3, [r7, #4]
 80179a4:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 80179a6:	2b0a      	cmp	r3, #10
 80179a8:	d02f      	beq.n	8017a0a <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 80179aa:	687b      	ldr	r3, [r7, #4]
 80179ac:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 80179ae:	2b01      	cmp	r3, #1
 80179b0:	d02b      	beq.n	8017a0a <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 80179b2:	687b      	ldr	r3, [r7, #4]
 80179b4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80179b6:	2b00      	cmp	r3, #0
 80179b8:	d007      	beq.n	80179ca <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 80179ba:	687b      	ldr	r3, [r7, #4]
 80179bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80179be:	4618      	mov	r0, r3
 80179c0:	f7fe fa7a 	bl	8015eb8 <pbuf_free>
      pcb->refused_data = NULL;
 80179c4:	687b      	ldr	r3, [r7, #4]
 80179c6:	2200      	movs	r2, #0
 80179c8:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 80179ca:	687b      	ldr	r3, [r7, #4]
 80179cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80179ce:	2b00      	cmp	r3, #0
 80179d0:	d002      	beq.n	80179d8 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 80179d2:	6878      	ldr	r0, [r7, #4]
 80179d4:	f000 f986 	bl	8017ce4 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 80179d8:	687b      	ldr	r3, [r7, #4]
 80179da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80179de:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 80179e0:	687b      	ldr	r3, [r7, #4]
 80179e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80179e4:	4618      	mov	r0, r3
 80179e6:	f7ff fdc9 	bl	801757c <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 80179ea:	687b      	ldr	r3, [r7, #4]
 80179ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80179ee:	4618      	mov	r0, r3
 80179f0:	f7ff fdc4 	bl	801757c <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 80179f4:	687b      	ldr	r3, [r7, #4]
 80179f6:	2200      	movs	r2, #0
 80179f8:	66da      	str	r2, [r3, #108]	; 0x6c
 80179fa:	687b      	ldr	r3, [r7, #4]
 80179fc:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80179fe:	687b      	ldr	r3, [r7, #4]
 8017a00:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8017a02:	687b      	ldr	r3, [r7, #4]
 8017a04:	2200      	movs	r2, #0
 8017a06:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8017a0a:	3708      	adds	r7, #8
 8017a0c:	46bd      	mov	sp, r7
 8017a0e:	bd80      	pop	{r7, pc}
 8017a10:	08020f10 	.word	0x08020f10
 8017a14:	08021578 	.word	0x08021578
 8017a18:	08020f70 	.word	0x08020f70

08017a1c <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8017a1c:	b580      	push	{r7, lr}
 8017a1e:	b084      	sub	sp, #16
 8017a20:	af00      	add	r7, sp, #0
 8017a22:	6078      	str	r0, [r7, #4]
 8017a24:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8017a26:	683b      	ldr	r3, [r7, #0]
 8017a28:	2b00      	cmp	r3, #0
 8017a2a:	d106      	bne.n	8017a3a <tcp_pcb_remove+0x1e>
 8017a2c:	4b3e      	ldr	r3, [pc, #248]	; (8017b28 <tcp_pcb_remove+0x10c>)
 8017a2e:	f640 0283 	movw	r2, #2179	; 0x883
 8017a32:	493e      	ldr	r1, [pc, #248]	; (8017b2c <tcp_pcb_remove+0x110>)
 8017a34:	483e      	ldr	r0, [pc, #248]	; (8017b30 <tcp_pcb_remove+0x114>)
 8017a36:	f005 fe4f 	bl	801d6d8 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8017a3a:	687b      	ldr	r3, [r7, #4]
 8017a3c:	2b00      	cmp	r3, #0
 8017a3e:	d106      	bne.n	8017a4e <tcp_pcb_remove+0x32>
 8017a40:	4b39      	ldr	r3, [pc, #228]	; (8017b28 <tcp_pcb_remove+0x10c>)
 8017a42:	f640 0284 	movw	r2, #2180	; 0x884
 8017a46:	493b      	ldr	r1, [pc, #236]	; (8017b34 <tcp_pcb_remove+0x118>)
 8017a48:	4839      	ldr	r0, [pc, #228]	; (8017b30 <tcp_pcb_remove+0x114>)
 8017a4a:	f005 fe45 	bl	801d6d8 <iprintf>

  TCP_RMV(pcblist, pcb);
 8017a4e:	687b      	ldr	r3, [r7, #4]
 8017a50:	681b      	ldr	r3, [r3, #0]
 8017a52:	683a      	ldr	r2, [r7, #0]
 8017a54:	429a      	cmp	r2, r3
 8017a56:	d105      	bne.n	8017a64 <tcp_pcb_remove+0x48>
 8017a58:	687b      	ldr	r3, [r7, #4]
 8017a5a:	681b      	ldr	r3, [r3, #0]
 8017a5c:	68da      	ldr	r2, [r3, #12]
 8017a5e:	687b      	ldr	r3, [r7, #4]
 8017a60:	601a      	str	r2, [r3, #0]
 8017a62:	e013      	b.n	8017a8c <tcp_pcb_remove+0x70>
 8017a64:	687b      	ldr	r3, [r7, #4]
 8017a66:	681b      	ldr	r3, [r3, #0]
 8017a68:	60fb      	str	r3, [r7, #12]
 8017a6a:	e00c      	b.n	8017a86 <tcp_pcb_remove+0x6a>
 8017a6c:	68fb      	ldr	r3, [r7, #12]
 8017a6e:	68db      	ldr	r3, [r3, #12]
 8017a70:	683a      	ldr	r2, [r7, #0]
 8017a72:	429a      	cmp	r2, r3
 8017a74:	d104      	bne.n	8017a80 <tcp_pcb_remove+0x64>
 8017a76:	683b      	ldr	r3, [r7, #0]
 8017a78:	68da      	ldr	r2, [r3, #12]
 8017a7a:	68fb      	ldr	r3, [r7, #12]
 8017a7c:	60da      	str	r2, [r3, #12]
 8017a7e:	e005      	b.n	8017a8c <tcp_pcb_remove+0x70>
 8017a80:	68fb      	ldr	r3, [r7, #12]
 8017a82:	68db      	ldr	r3, [r3, #12]
 8017a84:	60fb      	str	r3, [r7, #12]
 8017a86:	68fb      	ldr	r3, [r7, #12]
 8017a88:	2b00      	cmp	r3, #0
 8017a8a:	d1ef      	bne.n	8017a6c <tcp_pcb_remove+0x50>
 8017a8c:	683b      	ldr	r3, [r7, #0]
 8017a8e:	2200      	movs	r2, #0
 8017a90:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8017a92:	6838      	ldr	r0, [r7, #0]
 8017a94:	f7ff ff72 	bl	801797c <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8017a98:	683b      	ldr	r3, [r7, #0]
 8017a9a:	7d1b      	ldrb	r3, [r3, #20]
 8017a9c:	2b0a      	cmp	r3, #10
 8017a9e:	d013      	beq.n	8017ac8 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8017aa0:	683b      	ldr	r3, [r7, #0]
 8017aa2:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8017aa4:	2b01      	cmp	r3, #1
 8017aa6:	d00f      	beq.n	8017ac8 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8017aa8:	683b      	ldr	r3, [r7, #0]
 8017aaa:	8b5b      	ldrh	r3, [r3, #26]
 8017aac:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8017ab0:	2b00      	cmp	r3, #0
 8017ab2:	d009      	beq.n	8017ac8 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8017ab4:	683b      	ldr	r3, [r7, #0]
 8017ab6:	8b5b      	ldrh	r3, [r3, #26]
 8017ab8:	f043 0302 	orr.w	r3, r3, #2
 8017abc:	b29a      	uxth	r2, r3
 8017abe:	683b      	ldr	r3, [r7, #0]
 8017ac0:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8017ac2:	6838      	ldr	r0, [r7, #0]
 8017ac4:	f002 ff68 	bl	801a998 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8017ac8:	683b      	ldr	r3, [r7, #0]
 8017aca:	7d1b      	ldrb	r3, [r3, #20]
 8017acc:	2b01      	cmp	r3, #1
 8017ace:	d020      	beq.n	8017b12 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8017ad0:	683b      	ldr	r3, [r7, #0]
 8017ad2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017ad4:	2b00      	cmp	r3, #0
 8017ad6:	d006      	beq.n	8017ae6 <tcp_pcb_remove+0xca>
 8017ad8:	4b13      	ldr	r3, [pc, #76]	; (8017b28 <tcp_pcb_remove+0x10c>)
 8017ada:	f640 0293 	movw	r2, #2195	; 0x893
 8017ade:	4916      	ldr	r1, [pc, #88]	; (8017b38 <tcp_pcb_remove+0x11c>)
 8017ae0:	4813      	ldr	r0, [pc, #76]	; (8017b30 <tcp_pcb_remove+0x114>)
 8017ae2:	f005 fdf9 	bl	801d6d8 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8017ae6:	683b      	ldr	r3, [r7, #0]
 8017ae8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017aea:	2b00      	cmp	r3, #0
 8017aec:	d006      	beq.n	8017afc <tcp_pcb_remove+0xe0>
 8017aee:	4b0e      	ldr	r3, [pc, #56]	; (8017b28 <tcp_pcb_remove+0x10c>)
 8017af0:	f640 0294 	movw	r2, #2196	; 0x894
 8017af4:	4911      	ldr	r1, [pc, #68]	; (8017b3c <tcp_pcb_remove+0x120>)
 8017af6:	480e      	ldr	r0, [pc, #56]	; (8017b30 <tcp_pcb_remove+0x114>)
 8017af8:	f005 fdee 	bl	801d6d8 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8017afc:	683b      	ldr	r3, [r7, #0]
 8017afe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017b00:	2b00      	cmp	r3, #0
 8017b02:	d006      	beq.n	8017b12 <tcp_pcb_remove+0xf6>
 8017b04:	4b08      	ldr	r3, [pc, #32]	; (8017b28 <tcp_pcb_remove+0x10c>)
 8017b06:	f640 0296 	movw	r2, #2198	; 0x896
 8017b0a:	490d      	ldr	r1, [pc, #52]	; (8017b40 <tcp_pcb_remove+0x124>)
 8017b0c:	4808      	ldr	r0, [pc, #32]	; (8017b30 <tcp_pcb_remove+0x114>)
 8017b0e:	f005 fde3 	bl	801d6d8 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8017b12:	683b      	ldr	r3, [r7, #0]
 8017b14:	2200      	movs	r2, #0
 8017b16:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8017b18:	683b      	ldr	r3, [r7, #0]
 8017b1a:	2200      	movs	r2, #0
 8017b1c:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8017b1e:	bf00      	nop
 8017b20:	3710      	adds	r7, #16
 8017b22:	46bd      	mov	sp, r7
 8017b24:	bd80      	pop	{r7, pc}
 8017b26:	bf00      	nop
 8017b28:	08020f10 	.word	0x08020f10
 8017b2c:	08021594 	.word	0x08021594
 8017b30:	08020f70 	.word	0x08020f70
 8017b34:	080215b0 	.word	0x080215b0
 8017b38:	080215d0 	.word	0x080215d0
 8017b3c:	080215e8 	.word	0x080215e8
 8017b40:	08021604 	.word	0x08021604

08017b44 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8017b44:	b580      	push	{r7, lr}
 8017b46:	b082      	sub	sp, #8
 8017b48:	af00      	add	r7, sp, #0
 8017b4a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8017b4c:	687b      	ldr	r3, [r7, #4]
 8017b4e:	2b00      	cmp	r3, #0
 8017b50:	d106      	bne.n	8017b60 <tcp_next_iss+0x1c>
 8017b52:	4b0a      	ldr	r3, [pc, #40]	; (8017b7c <tcp_next_iss+0x38>)
 8017b54:	f640 02af 	movw	r2, #2223	; 0x8af
 8017b58:	4909      	ldr	r1, [pc, #36]	; (8017b80 <tcp_next_iss+0x3c>)
 8017b5a:	480a      	ldr	r0, [pc, #40]	; (8017b84 <tcp_next_iss+0x40>)
 8017b5c:	f005 fdbc 	bl	801d6d8 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8017b60:	4b09      	ldr	r3, [pc, #36]	; (8017b88 <tcp_next_iss+0x44>)
 8017b62:	681a      	ldr	r2, [r3, #0]
 8017b64:	4b09      	ldr	r3, [pc, #36]	; (8017b8c <tcp_next_iss+0x48>)
 8017b66:	681b      	ldr	r3, [r3, #0]
 8017b68:	4413      	add	r3, r2
 8017b6a:	4a07      	ldr	r2, [pc, #28]	; (8017b88 <tcp_next_iss+0x44>)
 8017b6c:	6013      	str	r3, [r2, #0]
  return iss;
 8017b6e:	4b06      	ldr	r3, [pc, #24]	; (8017b88 <tcp_next_iss+0x44>)
 8017b70:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8017b72:	4618      	mov	r0, r3
 8017b74:	3708      	adds	r7, #8
 8017b76:	46bd      	mov	sp, r7
 8017b78:	bd80      	pop	{r7, pc}
 8017b7a:	bf00      	nop
 8017b7c:	08020f10 	.word	0x08020f10
 8017b80:	0802161c 	.word	0x0802161c
 8017b84:	08020f70 	.word	0x08020f70
 8017b88:	20000030 	.word	0x20000030
 8017b8c:	2000ba44 	.word	0x2000ba44

08017b90 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8017b90:	b580      	push	{r7, lr}
 8017b92:	b086      	sub	sp, #24
 8017b94:	af00      	add	r7, sp, #0
 8017b96:	4603      	mov	r3, r0
 8017b98:	60b9      	str	r1, [r7, #8]
 8017b9a:	607a      	str	r2, [r7, #4]
 8017b9c:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8017b9e:	687b      	ldr	r3, [r7, #4]
 8017ba0:	2b00      	cmp	r3, #0
 8017ba2:	d106      	bne.n	8017bb2 <tcp_eff_send_mss_netif+0x22>
 8017ba4:	4b14      	ldr	r3, [pc, #80]	; (8017bf8 <tcp_eff_send_mss_netif+0x68>)
 8017ba6:	f640 02c5 	movw	r2, #2245	; 0x8c5
 8017baa:	4914      	ldr	r1, [pc, #80]	; (8017bfc <tcp_eff_send_mss_netif+0x6c>)
 8017bac:	4814      	ldr	r0, [pc, #80]	; (8017c00 <tcp_eff_send_mss_netif+0x70>)
 8017bae:	f005 fd93 	bl	801d6d8 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8017bb2:	68bb      	ldr	r3, [r7, #8]
 8017bb4:	2b00      	cmp	r3, #0
 8017bb6:	d101      	bne.n	8017bbc <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8017bb8:	89fb      	ldrh	r3, [r7, #14]
 8017bba:	e019      	b.n	8017bf0 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8017bbc:	68bb      	ldr	r3, [r7, #8]
 8017bbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017bc0:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8017bc2:	8afb      	ldrh	r3, [r7, #22]
 8017bc4:	2b00      	cmp	r3, #0
 8017bc6:	d012      	beq.n	8017bee <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8017bc8:	2328      	movs	r3, #40	; 0x28
 8017bca:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8017bcc:	8afa      	ldrh	r2, [r7, #22]
 8017bce:	8abb      	ldrh	r3, [r7, #20]
 8017bd0:	429a      	cmp	r2, r3
 8017bd2:	d904      	bls.n	8017bde <tcp_eff_send_mss_netif+0x4e>
 8017bd4:	8afa      	ldrh	r2, [r7, #22]
 8017bd6:	8abb      	ldrh	r3, [r7, #20]
 8017bd8:	1ad3      	subs	r3, r2, r3
 8017bda:	b29b      	uxth	r3, r3
 8017bdc:	e000      	b.n	8017be0 <tcp_eff_send_mss_netif+0x50>
 8017bde:	2300      	movs	r3, #0
 8017be0:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8017be2:	8a7a      	ldrh	r2, [r7, #18]
 8017be4:	89fb      	ldrh	r3, [r7, #14]
 8017be6:	4293      	cmp	r3, r2
 8017be8:	bf28      	it	cs
 8017bea:	4613      	movcs	r3, r2
 8017bec:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 8017bee:	89fb      	ldrh	r3, [r7, #14]
}
 8017bf0:	4618      	mov	r0, r3
 8017bf2:	3718      	adds	r7, #24
 8017bf4:	46bd      	mov	sp, r7
 8017bf6:	bd80      	pop	{r7, pc}
 8017bf8:	08020f10 	.word	0x08020f10
 8017bfc:	08021638 	.word	0x08021638
 8017c00:	08020f70 	.word	0x08020f70

08017c04 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8017c04:	b580      	push	{r7, lr}
 8017c06:	b084      	sub	sp, #16
 8017c08:	af00      	add	r7, sp, #0
 8017c0a:	6078      	str	r0, [r7, #4]
 8017c0c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8017c0e:	683b      	ldr	r3, [r7, #0]
 8017c10:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8017c12:	687b      	ldr	r3, [r7, #4]
 8017c14:	2b00      	cmp	r3, #0
 8017c16:	d119      	bne.n	8017c4c <tcp_netif_ip_addr_changed_pcblist+0x48>
 8017c18:	4b10      	ldr	r3, [pc, #64]	; (8017c5c <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8017c1a:	f44f 6210 	mov.w	r2, #2304	; 0x900
 8017c1e:	4910      	ldr	r1, [pc, #64]	; (8017c60 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8017c20:	4810      	ldr	r0, [pc, #64]	; (8017c64 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8017c22:	f005 fd59 	bl	801d6d8 <iprintf>

  while (pcb != NULL) {
 8017c26:	e011      	b.n	8017c4c <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8017c28:	68fb      	ldr	r3, [r7, #12]
 8017c2a:	681a      	ldr	r2, [r3, #0]
 8017c2c:	687b      	ldr	r3, [r7, #4]
 8017c2e:	681b      	ldr	r3, [r3, #0]
 8017c30:	429a      	cmp	r2, r3
 8017c32:	d108      	bne.n	8017c46 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8017c34:	68fb      	ldr	r3, [r7, #12]
 8017c36:	68db      	ldr	r3, [r3, #12]
 8017c38:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8017c3a:	68f8      	ldr	r0, [r7, #12]
 8017c3c:	f7fe ffca 	bl	8016bd4 <tcp_abort>
      pcb = next;
 8017c40:	68bb      	ldr	r3, [r7, #8]
 8017c42:	60fb      	str	r3, [r7, #12]
 8017c44:	e002      	b.n	8017c4c <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8017c46:	68fb      	ldr	r3, [r7, #12]
 8017c48:	68db      	ldr	r3, [r3, #12]
 8017c4a:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8017c4c:	68fb      	ldr	r3, [r7, #12]
 8017c4e:	2b00      	cmp	r3, #0
 8017c50:	d1ea      	bne.n	8017c28 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 8017c52:	bf00      	nop
 8017c54:	3710      	adds	r7, #16
 8017c56:	46bd      	mov	sp, r7
 8017c58:	bd80      	pop	{r7, pc}
 8017c5a:	bf00      	nop
 8017c5c:	08020f10 	.word	0x08020f10
 8017c60:	08021660 	.word	0x08021660
 8017c64:	08020f70 	.word	0x08020f70

08017c68 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8017c68:	b580      	push	{r7, lr}
 8017c6a:	b084      	sub	sp, #16
 8017c6c:	af00      	add	r7, sp, #0
 8017c6e:	6078      	str	r0, [r7, #4]
 8017c70:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 8017c72:	687b      	ldr	r3, [r7, #4]
 8017c74:	2b00      	cmp	r3, #0
 8017c76:	d02a      	beq.n	8017cce <tcp_netif_ip_addr_changed+0x66>
 8017c78:	687b      	ldr	r3, [r7, #4]
 8017c7a:	681b      	ldr	r3, [r3, #0]
 8017c7c:	2b00      	cmp	r3, #0
 8017c7e:	d026      	beq.n	8017cce <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8017c80:	4b15      	ldr	r3, [pc, #84]	; (8017cd8 <tcp_netif_ip_addr_changed+0x70>)
 8017c82:	681b      	ldr	r3, [r3, #0]
 8017c84:	4619      	mov	r1, r3
 8017c86:	6878      	ldr	r0, [r7, #4]
 8017c88:	f7ff ffbc 	bl	8017c04 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8017c8c:	4b13      	ldr	r3, [pc, #76]	; (8017cdc <tcp_netif_ip_addr_changed+0x74>)
 8017c8e:	681b      	ldr	r3, [r3, #0]
 8017c90:	4619      	mov	r1, r3
 8017c92:	6878      	ldr	r0, [r7, #4]
 8017c94:	f7ff ffb6 	bl	8017c04 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8017c98:	683b      	ldr	r3, [r7, #0]
 8017c9a:	2b00      	cmp	r3, #0
 8017c9c:	d017      	beq.n	8017cce <tcp_netif_ip_addr_changed+0x66>
 8017c9e:	683b      	ldr	r3, [r7, #0]
 8017ca0:	681b      	ldr	r3, [r3, #0]
 8017ca2:	2b00      	cmp	r3, #0
 8017ca4:	d013      	beq.n	8017cce <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8017ca6:	4b0e      	ldr	r3, [pc, #56]	; (8017ce0 <tcp_netif_ip_addr_changed+0x78>)
 8017ca8:	681b      	ldr	r3, [r3, #0]
 8017caa:	60fb      	str	r3, [r7, #12]
 8017cac:	e00c      	b.n	8017cc8 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8017cae:	68fb      	ldr	r3, [r7, #12]
 8017cb0:	681a      	ldr	r2, [r3, #0]
 8017cb2:	687b      	ldr	r3, [r7, #4]
 8017cb4:	681b      	ldr	r3, [r3, #0]
 8017cb6:	429a      	cmp	r2, r3
 8017cb8:	d103      	bne.n	8017cc2 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8017cba:	683b      	ldr	r3, [r7, #0]
 8017cbc:	681a      	ldr	r2, [r3, #0]
 8017cbe:	68fb      	ldr	r3, [r7, #12]
 8017cc0:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8017cc2:	68fb      	ldr	r3, [r7, #12]
 8017cc4:	68db      	ldr	r3, [r3, #12]
 8017cc6:	60fb      	str	r3, [r7, #12]
 8017cc8:	68fb      	ldr	r3, [r7, #12]
 8017cca:	2b00      	cmp	r3, #0
 8017ccc:	d1ef      	bne.n	8017cae <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 8017cce:	bf00      	nop
 8017cd0:	3710      	adds	r7, #16
 8017cd2:	46bd      	mov	sp, r7
 8017cd4:	bd80      	pop	{r7, pc}
 8017cd6:	bf00      	nop
 8017cd8:	2000ba40 	.word	0x2000ba40
 8017cdc:	2000ba4c 	.word	0x2000ba4c
 8017ce0:	2000ba48 	.word	0x2000ba48

08017ce4 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8017ce4:	b580      	push	{r7, lr}
 8017ce6:	b082      	sub	sp, #8
 8017ce8:	af00      	add	r7, sp, #0
 8017cea:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8017cec:	687b      	ldr	r3, [r7, #4]
 8017cee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017cf0:	2b00      	cmp	r3, #0
 8017cf2:	d007      	beq.n	8017d04 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8017cf4:	687b      	ldr	r3, [r7, #4]
 8017cf6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017cf8:	4618      	mov	r0, r3
 8017cfa:	f7ff fc3f 	bl	801757c <tcp_segs_free>
    pcb->ooseq = NULL;
 8017cfe:	687b      	ldr	r3, [r7, #4]
 8017d00:	2200      	movs	r2, #0
 8017d02:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8017d04:	bf00      	nop
 8017d06:	3708      	adds	r7, #8
 8017d08:	46bd      	mov	sp, r7
 8017d0a:	bd80      	pop	{r7, pc}

08017d0c <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8017d0c:	b590      	push	{r4, r7, lr}
 8017d0e:	b08d      	sub	sp, #52	; 0x34
 8017d10:	af04      	add	r7, sp, #16
 8017d12:	6078      	str	r0, [r7, #4]
 8017d14:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8017d16:	687b      	ldr	r3, [r7, #4]
 8017d18:	2b00      	cmp	r3, #0
 8017d1a:	d105      	bne.n	8017d28 <tcp_input+0x1c>
 8017d1c:	4b9b      	ldr	r3, [pc, #620]	; (8017f8c <tcp_input+0x280>)
 8017d1e:	2283      	movs	r2, #131	; 0x83
 8017d20:	499b      	ldr	r1, [pc, #620]	; (8017f90 <tcp_input+0x284>)
 8017d22:	489c      	ldr	r0, [pc, #624]	; (8017f94 <tcp_input+0x288>)
 8017d24:	f005 fcd8 	bl	801d6d8 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8017d28:	687b      	ldr	r3, [r7, #4]
 8017d2a:	685b      	ldr	r3, [r3, #4]
 8017d2c:	4a9a      	ldr	r2, [pc, #616]	; (8017f98 <tcp_input+0x28c>)
 8017d2e:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8017d30:	687b      	ldr	r3, [r7, #4]
 8017d32:	895b      	ldrh	r3, [r3, #10]
 8017d34:	2b13      	cmp	r3, #19
 8017d36:	f240 83c4 	bls.w	80184c2 <tcp_input+0x7b6>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8017d3a:	4b98      	ldr	r3, [pc, #608]	; (8017f9c <tcp_input+0x290>)
 8017d3c:	695a      	ldr	r2, [r3, #20]
 8017d3e:	4b97      	ldr	r3, [pc, #604]	; (8017f9c <tcp_input+0x290>)
 8017d40:	681b      	ldr	r3, [r3, #0]
 8017d42:	4619      	mov	r1, r3
 8017d44:	4610      	mov	r0, r2
 8017d46:	f7fb fe81 	bl	8013a4c <ip4_addr_isbroadcast_u32>
 8017d4a:	4603      	mov	r3, r0
 8017d4c:	2b00      	cmp	r3, #0
 8017d4e:	f040 83ba 	bne.w	80184c6 <tcp_input+0x7ba>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8017d52:	4b92      	ldr	r3, [pc, #584]	; (8017f9c <tcp_input+0x290>)
 8017d54:	695b      	ldr	r3, [r3, #20]
 8017d56:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8017d5a:	2be0      	cmp	r3, #224	; 0xe0
 8017d5c:	f000 83b3 	beq.w	80184c6 <tcp_input+0x7ba>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8017d60:	4b8d      	ldr	r3, [pc, #564]	; (8017f98 <tcp_input+0x28c>)
 8017d62:	681b      	ldr	r3, [r3, #0]
 8017d64:	899b      	ldrh	r3, [r3, #12]
 8017d66:	b29b      	uxth	r3, r3
 8017d68:	4618      	mov	r0, r3
 8017d6a:	f7f8 fa3d 	bl	80101e8 <lwip_htons>
 8017d6e:	4603      	mov	r3, r0
 8017d70:	0b1b      	lsrs	r3, r3, #12
 8017d72:	b29b      	uxth	r3, r3
 8017d74:	b2db      	uxtb	r3, r3
 8017d76:	009b      	lsls	r3, r3, #2
 8017d78:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8017d7a:	7cbb      	ldrb	r3, [r7, #18]
 8017d7c:	2b13      	cmp	r3, #19
 8017d7e:	f240 83a2 	bls.w	80184c6 <tcp_input+0x7ba>
 8017d82:	7cbb      	ldrb	r3, [r7, #18]
 8017d84:	b29a      	uxth	r2, r3
 8017d86:	687b      	ldr	r3, [r7, #4]
 8017d88:	891b      	ldrh	r3, [r3, #8]
 8017d8a:	429a      	cmp	r2, r3
 8017d8c:	f200 839b 	bhi.w	80184c6 <tcp_input+0x7ba>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8017d90:	7cbb      	ldrb	r3, [r7, #18]
 8017d92:	b29b      	uxth	r3, r3
 8017d94:	3b14      	subs	r3, #20
 8017d96:	b29a      	uxth	r2, r3
 8017d98:	4b81      	ldr	r3, [pc, #516]	; (8017fa0 <tcp_input+0x294>)
 8017d9a:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8017d9c:	4b81      	ldr	r3, [pc, #516]	; (8017fa4 <tcp_input+0x298>)
 8017d9e:	2200      	movs	r2, #0
 8017da0:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8017da2:	687b      	ldr	r3, [r7, #4]
 8017da4:	895a      	ldrh	r2, [r3, #10]
 8017da6:	7cbb      	ldrb	r3, [r7, #18]
 8017da8:	b29b      	uxth	r3, r3
 8017daa:	429a      	cmp	r2, r3
 8017dac:	d309      	bcc.n	8017dc2 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8017dae:	4b7c      	ldr	r3, [pc, #496]	; (8017fa0 <tcp_input+0x294>)
 8017db0:	881a      	ldrh	r2, [r3, #0]
 8017db2:	4b7d      	ldr	r3, [pc, #500]	; (8017fa8 <tcp_input+0x29c>)
 8017db4:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8017db6:	7cbb      	ldrb	r3, [r7, #18]
 8017db8:	4619      	mov	r1, r3
 8017dba:	6878      	ldr	r0, [r7, #4]
 8017dbc:	f7fd fff6 	bl	8015dac <pbuf_remove_header>
 8017dc0:	e04e      	b.n	8017e60 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8017dc2:	687b      	ldr	r3, [r7, #4]
 8017dc4:	681b      	ldr	r3, [r3, #0]
 8017dc6:	2b00      	cmp	r3, #0
 8017dc8:	d105      	bne.n	8017dd6 <tcp_input+0xca>
 8017dca:	4b70      	ldr	r3, [pc, #448]	; (8017f8c <tcp_input+0x280>)
 8017dcc:	22c2      	movs	r2, #194	; 0xc2
 8017dce:	4977      	ldr	r1, [pc, #476]	; (8017fac <tcp_input+0x2a0>)
 8017dd0:	4870      	ldr	r0, [pc, #448]	; (8017f94 <tcp_input+0x288>)
 8017dd2:	f005 fc81 	bl	801d6d8 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8017dd6:	2114      	movs	r1, #20
 8017dd8:	6878      	ldr	r0, [r7, #4]
 8017dda:	f7fd ffe7 	bl	8015dac <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 8017dde:	687b      	ldr	r3, [r7, #4]
 8017de0:	895a      	ldrh	r2, [r3, #10]
 8017de2:	4b71      	ldr	r3, [pc, #452]	; (8017fa8 <tcp_input+0x29c>)
 8017de4:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8017de6:	4b6e      	ldr	r3, [pc, #440]	; (8017fa0 <tcp_input+0x294>)
 8017de8:	881a      	ldrh	r2, [r3, #0]
 8017dea:	4b6f      	ldr	r3, [pc, #444]	; (8017fa8 <tcp_input+0x29c>)
 8017dec:	881b      	ldrh	r3, [r3, #0]
 8017dee:	1ad3      	subs	r3, r2, r3
 8017df0:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8017df2:	4b6d      	ldr	r3, [pc, #436]	; (8017fa8 <tcp_input+0x29c>)
 8017df4:	881b      	ldrh	r3, [r3, #0]
 8017df6:	4619      	mov	r1, r3
 8017df8:	6878      	ldr	r0, [r7, #4]
 8017dfa:	f7fd ffd7 	bl	8015dac <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 8017dfe:	687b      	ldr	r3, [r7, #4]
 8017e00:	681b      	ldr	r3, [r3, #0]
 8017e02:	895b      	ldrh	r3, [r3, #10]
 8017e04:	8a3a      	ldrh	r2, [r7, #16]
 8017e06:	429a      	cmp	r2, r3
 8017e08:	f200 835f 	bhi.w	80184ca <tcp_input+0x7be>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8017e0c:	687b      	ldr	r3, [r7, #4]
 8017e0e:	681b      	ldr	r3, [r3, #0]
 8017e10:	685b      	ldr	r3, [r3, #4]
 8017e12:	4a64      	ldr	r2, [pc, #400]	; (8017fa4 <tcp_input+0x298>)
 8017e14:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8017e16:	687b      	ldr	r3, [r7, #4]
 8017e18:	681b      	ldr	r3, [r3, #0]
 8017e1a:	8a3a      	ldrh	r2, [r7, #16]
 8017e1c:	4611      	mov	r1, r2
 8017e1e:	4618      	mov	r0, r3
 8017e20:	f7fd ffc4 	bl	8015dac <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8017e24:	687b      	ldr	r3, [r7, #4]
 8017e26:	891a      	ldrh	r2, [r3, #8]
 8017e28:	8a3b      	ldrh	r3, [r7, #16]
 8017e2a:	1ad3      	subs	r3, r2, r3
 8017e2c:	b29a      	uxth	r2, r3
 8017e2e:	687b      	ldr	r3, [r7, #4]
 8017e30:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8017e32:	687b      	ldr	r3, [r7, #4]
 8017e34:	895b      	ldrh	r3, [r3, #10]
 8017e36:	2b00      	cmp	r3, #0
 8017e38:	d005      	beq.n	8017e46 <tcp_input+0x13a>
 8017e3a:	4b54      	ldr	r3, [pc, #336]	; (8017f8c <tcp_input+0x280>)
 8017e3c:	22df      	movs	r2, #223	; 0xdf
 8017e3e:	495c      	ldr	r1, [pc, #368]	; (8017fb0 <tcp_input+0x2a4>)
 8017e40:	4854      	ldr	r0, [pc, #336]	; (8017f94 <tcp_input+0x288>)
 8017e42:	f005 fc49 	bl	801d6d8 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8017e46:	687b      	ldr	r3, [r7, #4]
 8017e48:	891a      	ldrh	r2, [r3, #8]
 8017e4a:	687b      	ldr	r3, [r7, #4]
 8017e4c:	681b      	ldr	r3, [r3, #0]
 8017e4e:	891b      	ldrh	r3, [r3, #8]
 8017e50:	429a      	cmp	r2, r3
 8017e52:	d005      	beq.n	8017e60 <tcp_input+0x154>
 8017e54:	4b4d      	ldr	r3, [pc, #308]	; (8017f8c <tcp_input+0x280>)
 8017e56:	22e0      	movs	r2, #224	; 0xe0
 8017e58:	4956      	ldr	r1, [pc, #344]	; (8017fb4 <tcp_input+0x2a8>)
 8017e5a:	484e      	ldr	r0, [pc, #312]	; (8017f94 <tcp_input+0x288>)
 8017e5c:	f005 fc3c 	bl	801d6d8 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8017e60:	4b4d      	ldr	r3, [pc, #308]	; (8017f98 <tcp_input+0x28c>)
 8017e62:	681b      	ldr	r3, [r3, #0]
 8017e64:	881b      	ldrh	r3, [r3, #0]
 8017e66:	b29a      	uxth	r2, r3
 8017e68:	4b4b      	ldr	r3, [pc, #300]	; (8017f98 <tcp_input+0x28c>)
 8017e6a:	681c      	ldr	r4, [r3, #0]
 8017e6c:	4610      	mov	r0, r2
 8017e6e:	f7f8 f9bb 	bl	80101e8 <lwip_htons>
 8017e72:	4603      	mov	r3, r0
 8017e74:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8017e76:	4b48      	ldr	r3, [pc, #288]	; (8017f98 <tcp_input+0x28c>)
 8017e78:	681b      	ldr	r3, [r3, #0]
 8017e7a:	885b      	ldrh	r3, [r3, #2]
 8017e7c:	b29a      	uxth	r2, r3
 8017e7e:	4b46      	ldr	r3, [pc, #280]	; (8017f98 <tcp_input+0x28c>)
 8017e80:	681c      	ldr	r4, [r3, #0]
 8017e82:	4610      	mov	r0, r2
 8017e84:	f7f8 f9b0 	bl	80101e8 <lwip_htons>
 8017e88:	4603      	mov	r3, r0
 8017e8a:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8017e8c:	4b42      	ldr	r3, [pc, #264]	; (8017f98 <tcp_input+0x28c>)
 8017e8e:	681b      	ldr	r3, [r3, #0]
 8017e90:	685a      	ldr	r2, [r3, #4]
 8017e92:	4b41      	ldr	r3, [pc, #260]	; (8017f98 <tcp_input+0x28c>)
 8017e94:	681c      	ldr	r4, [r3, #0]
 8017e96:	4610      	mov	r0, r2
 8017e98:	f7f8 f9bb 	bl	8010212 <lwip_htonl>
 8017e9c:	4603      	mov	r3, r0
 8017e9e:	6063      	str	r3, [r4, #4]
 8017ea0:	6863      	ldr	r3, [r4, #4]
 8017ea2:	4a45      	ldr	r2, [pc, #276]	; (8017fb8 <tcp_input+0x2ac>)
 8017ea4:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8017ea6:	4b3c      	ldr	r3, [pc, #240]	; (8017f98 <tcp_input+0x28c>)
 8017ea8:	681b      	ldr	r3, [r3, #0]
 8017eaa:	689a      	ldr	r2, [r3, #8]
 8017eac:	4b3a      	ldr	r3, [pc, #232]	; (8017f98 <tcp_input+0x28c>)
 8017eae:	681c      	ldr	r4, [r3, #0]
 8017eb0:	4610      	mov	r0, r2
 8017eb2:	f7f8 f9ae 	bl	8010212 <lwip_htonl>
 8017eb6:	4603      	mov	r3, r0
 8017eb8:	60a3      	str	r3, [r4, #8]
 8017eba:	68a3      	ldr	r3, [r4, #8]
 8017ebc:	4a3f      	ldr	r2, [pc, #252]	; (8017fbc <tcp_input+0x2b0>)
 8017ebe:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8017ec0:	4b35      	ldr	r3, [pc, #212]	; (8017f98 <tcp_input+0x28c>)
 8017ec2:	681b      	ldr	r3, [r3, #0]
 8017ec4:	89db      	ldrh	r3, [r3, #14]
 8017ec6:	b29a      	uxth	r2, r3
 8017ec8:	4b33      	ldr	r3, [pc, #204]	; (8017f98 <tcp_input+0x28c>)
 8017eca:	681c      	ldr	r4, [r3, #0]
 8017ecc:	4610      	mov	r0, r2
 8017ece:	f7f8 f98b 	bl	80101e8 <lwip_htons>
 8017ed2:	4603      	mov	r3, r0
 8017ed4:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8017ed6:	4b30      	ldr	r3, [pc, #192]	; (8017f98 <tcp_input+0x28c>)
 8017ed8:	681b      	ldr	r3, [r3, #0]
 8017eda:	899b      	ldrh	r3, [r3, #12]
 8017edc:	b29b      	uxth	r3, r3
 8017ede:	4618      	mov	r0, r3
 8017ee0:	f7f8 f982 	bl	80101e8 <lwip_htons>
 8017ee4:	4603      	mov	r3, r0
 8017ee6:	b2db      	uxtb	r3, r3
 8017ee8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8017eec:	b2da      	uxtb	r2, r3
 8017eee:	4b34      	ldr	r3, [pc, #208]	; (8017fc0 <tcp_input+0x2b4>)
 8017ef0:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8017ef2:	687b      	ldr	r3, [r7, #4]
 8017ef4:	891a      	ldrh	r2, [r3, #8]
 8017ef6:	4b33      	ldr	r3, [pc, #204]	; (8017fc4 <tcp_input+0x2b8>)
 8017ef8:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8017efa:	4b31      	ldr	r3, [pc, #196]	; (8017fc0 <tcp_input+0x2b4>)
 8017efc:	781b      	ldrb	r3, [r3, #0]
 8017efe:	f003 0303 	and.w	r3, r3, #3
 8017f02:	2b00      	cmp	r3, #0
 8017f04:	d00c      	beq.n	8017f20 <tcp_input+0x214>
    tcplen++;
 8017f06:	4b2f      	ldr	r3, [pc, #188]	; (8017fc4 <tcp_input+0x2b8>)
 8017f08:	881b      	ldrh	r3, [r3, #0]
 8017f0a:	3301      	adds	r3, #1
 8017f0c:	b29a      	uxth	r2, r3
 8017f0e:	4b2d      	ldr	r3, [pc, #180]	; (8017fc4 <tcp_input+0x2b8>)
 8017f10:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8017f12:	687b      	ldr	r3, [r7, #4]
 8017f14:	891a      	ldrh	r2, [r3, #8]
 8017f16:	4b2b      	ldr	r3, [pc, #172]	; (8017fc4 <tcp_input+0x2b8>)
 8017f18:	881b      	ldrh	r3, [r3, #0]
 8017f1a:	429a      	cmp	r2, r3
 8017f1c:	f200 82d7 	bhi.w	80184ce <tcp_input+0x7c2>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8017f20:	2300      	movs	r3, #0
 8017f22:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017f24:	4b28      	ldr	r3, [pc, #160]	; (8017fc8 <tcp_input+0x2bc>)
 8017f26:	681b      	ldr	r3, [r3, #0]
 8017f28:	61fb      	str	r3, [r7, #28]
 8017f2a:	e09d      	b.n	8018068 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8017f2c:	69fb      	ldr	r3, [r7, #28]
 8017f2e:	7d1b      	ldrb	r3, [r3, #20]
 8017f30:	2b00      	cmp	r3, #0
 8017f32:	d105      	bne.n	8017f40 <tcp_input+0x234>
 8017f34:	4b15      	ldr	r3, [pc, #84]	; (8017f8c <tcp_input+0x280>)
 8017f36:	22fb      	movs	r2, #251	; 0xfb
 8017f38:	4924      	ldr	r1, [pc, #144]	; (8017fcc <tcp_input+0x2c0>)
 8017f3a:	4816      	ldr	r0, [pc, #88]	; (8017f94 <tcp_input+0x288>)
 8017f3c:	f005 fbcc 	bl	801d6d8 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8017f40:	69fb      	ldr	r3, [r7, #28]
 8017f42:	7d1b      	ldrb	r3, [r3, #20]
 8017f44:	2b0a      	cmp	r3, #10
 8017f46:	d105      	bne.n	8017f54 <tcp_input+0x248>
 8017f48:	4b10      	ldr	r3, [pc, #64]	; (8017f8c <tcp_input+0x280>)
 8017f4a:	22fc      	movs	r2, #252	; 0xfc
 8017f4c:	4920      	ldr	r1, [pc, #128]	; (8017fd0 <tcp_input+0x2c4>)
 8017f4e:	4811      	ldr	r0, [pc, #68]	; (8017f94 <tcp_input+0x288>)
 8017f50:	f005 fbc2 	bl	801d6d8 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8017f54:	69fb      	ldr	r3, [r7, #28]
 8017f56:	7d1b      	ldrb	r3, [r3, #20]
 8017f58:	2b01      	cmp	r3, #1
 8017f5a:	d105      	bne.n	8017f68 <tcp_input+0x25c>
 8017f5c:	4b0b      	ldr	r3, [pc, #44]	; (8017f8c <tcp_input+0x280>)
 8017f5e:	22fd      	movs	r2, #253	; 0xfd
 8017f60:	491c      	ldr	r1, [pc, #112]	; (8017fd4 <tcp_input+0x2c8>)
 8017f62:	480c      	ldr	r0, [pc, #48]	; (8017f94 <tcp_input+0x288>)
 8017f64:	f005 fbb8 	bl	801d6d8 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017f68:	69fb      	ldr	r3, [r7, #28]
 8017f6a:	7a1b      	ldrb	r3, [r3, #8]
 8017f6c:	2b00      	cmp	r3, #0
 8017f6e:	d033      	beq.n	8017fd8 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8017f70:	69fb      	ldr	r3, [r7, #28]
 8017f72:	7a1a      	ldrb	r2, [r3, #8]
 8017f74:	4b09      	ldr	r3, [pc, #36]	; (8017f9c <tcp_input+0x290>)
 8017f76:	685b      	ldr	r3, [r3, #4]
 8017f78:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8017f7c:	3301      	adds	r3, #1
 8017f7e:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017f80:	429a      	cmp	r2, r3
 8017f82:	d029      	beq.n	8017fd8 <tcp_input+0x2cc>
      prev = pcb;
 8017f84:	69fb      	ldr	r3, [r7, #28]
 8017f86:	61bb      	str	r3, [r7, #24]
      continue;
 8017f88:	e06b      	b.n	8018062 <tcp_input+0x356>
 8017f8a:	bf00      	nop
 8017f8c:	08021694 	.word	0x08021694
 8017f90:	080216e4 	.word	0x080216e4
 8017f94:	080216fc 	.word	0x080216fc
 8017f98:	2000772c 	.word	0x2000772c
 8017f9c:	20008958 	.word	0x20008958
 8017fa0:	20007730 	.word	0x20007730
 8017fa4:	20007734 	.word	0x20007734
 8017fa8:	20007732 	.word	0x20007732
 8017fac:	08021724 	.word	0x08021724
 8017fb0:	08021734 	.word	0x08021734
 8017fb4:	08021740 	.word	0x08021740
 8017fb8:	2000773c 	.word	0x2000773c
 8017fbc:	20007740 	.word	0x20007740
 8017fc0:	20007748 	.word	0x20007748
 8017fc4:	20007746 	.word	0x20007746
 8017fc8:	2000ba40 	.word	0x2000ba40
 8017fcc:	08021760 	.word	0x08021760
 8017fd0:	08021788 	.word	0x08021788
 8017fd4:	080217b4 	.word	0x080217b4
    }

    if (pcb->remote_port == tcphdr->src &&
 8017fd8:	69fb      	ldr	r3, [r7, #28]
 8017fda:	8b1a      	ldrh	r2, [r3, #24]
 8017fdc:	4b94      	ldr	r3, [pc, #592]	; (8018230 <tcp_input+0x524>)
 8017fde:	681b      	ldr	r3, [r3, #0]
 8017fe0:	881b      	ldrh	r3, [r3, #0]
 8017fe2:	b29b      	uxth	r3, r3
 8017fe4:	429a      	cmp	r2, r3
 8017fe6:	d13a      	bne.n	801805e <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8017fe8:	69fb      	ldr	r3, [r7, #28]
 8017fea:	8ada      	ldrh	r2, [r3, #22]
 8017fec:	4b90      	ldr	r3, [pc, #576]	; (8018230 <tcp_input+0x524>)
 8017fee:	681b      	ldr	r3, [r3, #0]
 8017ff0:	885b      	ldrh	r3, [r3, #2]
 8017ff2:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8017ff4:	429a      	cmp	r2, r3
 8017ff6:	d132      	bne.n	801805e <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8017ff8:	69fb      	ldr	r3, [r7, #28]
 8017ffa:	685a      	ldr	r2, [r3, #4]
 8017ffc:	4b8d      	ldr	r3, [pc, #564]	; (8018234 <tcp_input+0x528>)
 8017ffe:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8018000:	429a      	cmp	r2, r3
 8018002:	d12c      	bne.n	801805e <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8018004:	69fb      	ldr	r3, [r7, #28]
 8018006:	681a      	ldr	r2, [r3, #0]
 8018008:	4b8a      	ldr	r3, [pc, #552]	; (8018234 <tcp_input+0x528>)
 801800a:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801800c:	429a      	cmp	r2, r3
 801800e:	d126      	bne.n	801805e <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8018010:	69fb      	ldr	r3, [r7, #28]
 8018012:	68db      	ldr	r3, [r3, #12]
 8018014:	69fa      	ldr	r2, [r7, #28]
 8018016:	429a      	cmp	r2, r3
 8018018:	d106      	bne.n	8018028 <tcp_input+0x31c>
 801801a:	4b87      	ldr	r3, [pc, #540]	; (8018238 <tcp_input+0x52c>)
 801801c:	f240 120d 	movw	r2, #269	; 0x10d
 8018020:	4986      	ldr	r1, [pc, #536]	; (801823c <tcp_input+0x530>)
 8018022:	4887      	ldr	r0, [pc, #540]	; (8018240 <tcp_input+0x534>)
 8018024:	f005 fb58 	bl	801d6d8 <iprintf>
      if (prev != NULL) {
 8018028:	69bb      	ldr	r3, [r7, #24]
 801802a:	2b00      	cmp	r3, #0
 801802c:	d00a      	beq.n	8018044 <tcp_input+0x338>
        prev->next = pcb->next;
 801802e:	69fb      	ldr	r3, [r7, #28]
 8018030:	68da      	ldr	r2, [r3, #12]
 8018032:	69bb      	ldr	r3, [r7, #24]
 8018034:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8018036:	4b83      	ldr	r3, [pc, #524]	; (8018244 <tcp_input+0x538>)
 8018038:	681a      	ldr	r2, [r3, #0]
 801803a:	69fb      	ldr	r3, [r7, #28]
 801803c:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 801803e:	4a81      	ldr	r2, [pc, #516]	; (8018244 <tcp_input+0x538>)
 8018040:	69fb      	ldr	r3, [r7, #28]
 8018042:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8018044:	69fb      	ldr	r3, [r7, #28]
 8018046:	68db      	ldr	r3, [r3, #12]
 8018048:	69fa      	ldr	r2, [r7, #28]
 801804a:	429a      	cmp	r2, r3
 801804c:	d111      	bne.n	8018072 <tcp_input+0x366>
 801804e:	4b7a      	ldr	r3, [pc, #488]	; (8018238 <tcp_input+0x52c>)
 8018050:	f240 1215 	movw	r2, #277	; 0x115
 8018054:	497c      	ldr	r1, [pc, #496]	; (8018248 <tcp_input+0x53c>)
 8018056:	487a      	ldr	r0, [pc, #488]	; (8018240 <tcp_input+0x534>)
 8018058:	f005 fb3e 	bl	801d6d8 <iprintf>
      break;
 801805c:	e009      	b.n	8018072 <tcp_input+0x366>
    }
    prev = pcb;
 801805e:	69fb      	ldr	r3, [r7, #28]
 8018060:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8018062:	69fb      	ldr	r3, [r7, #28]
 8018064:	68db      	ldr	r3, [r3, #12]
 8018066:	61fb      	str	r3, [r7, #28]
 8018068:	69fb      	ldr	r3, [r7, #28]
 801806a:	2b00      	cmp	r3, #0
 801806c:	f47f af5e 	bne.w	8017f2c <tcp_input+0x220>
 8018070:	e000      	b.n	8018074 <tcp_input+0x368>
      break;
 8018072:	bf00      	nop
  }

  if (pcb == NULL) {
 8018074:	69fb      	ldr	r3, [r7, #28]
 8018076:	2b00      	cmp	r3, #0
 8018078:	f040 8095 	bne.w	80181a6 <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801807c:	4b73      	ldr	r3, [pc, #460]	; (801824c <tcp_input+0x540>)
 801807e:	681b      	ldr	r3, [r3, #0]
 8018080:	61fb      	str	r3, [r7, #28]
 8018082:	e03f      	b.n	8018104 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8018084:	69fb      	ldr	r3, [r7, #28]
 8018086:	7d1b      	ldrb	r3, [r3, #20]
 8018088:	2b0a      	cmp	r3, #10
 801808a:	d006      	beq.n	801809a <tcp_input+0x38e>
 801808c:	4b6a      	ldr	r3, [pc, #424]	; (8018238 <tcp_input+0x52c>)
 801808e:	f240 121f 	movw	r2, #287	; 0x11f
 8018092:	496f      	ldr	r1, [pc, #444]	; (8018250 <tcp_input+0x544>)
 8018094:	486a      	ldr	r0, [pc, #424]	; (8018240 <tcp_input+0x534>)
 8018096:	f005 fb1f 	bl	801d6d8 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801809a:	69fb      	ldr	r3, [r7, #28]
 801809c:	7a1b      	ldrb	r3, [r3, #8]
 801809e:	2b00      	cmp	r3, #0
 80180a0:	d009      	beq.n	80180b6 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80180a2:	69fb      	ldr	r3, [r7, #28]
 80180a4:	7a1a      	ldrb	r2, [r3, #8]
 80180a6:	4b63      	ldr	r3, [pc, #396]	; (8018234 <tcp_input+0x528>)
 80180a8:	685b      	ldr	r3, [r3, #4]
 80180aa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80180ae:	3301      	adds	r3, #1
 80180b0:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80180b2:	429a      	cmp	r2, r3
 80180b4:	d122      	bne.n	80180fc <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 80180b6:	69fb      	ldr	r3, [r7, #28]
 80180b8:	8b1a      	ldrh	r2, [r3, #24]
 80180ba:	4b5d      	ldr	r3, [pc, #372]	; (8018230 <tcp_input+0x524>)
 80180bc:	681b      	ldr	r3, [r3, #0]
 80180be:	881b      	ldrh	r3, [r3, #0]
 80180c0:	b29b      	uxth	r3, r3
 80180c2:	429a      	cmp	r2, r3
 80180c4:	d11b      	bne.n	80180fe <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 80180c6:	69fb      	ldr	r3, [r7, #28]
 80180c8:	8ada      	ldrh	r2, [r3, #22]
 80180ca:	4b59      	ldr	r3, [pc, #356]	; (8018230 <tcp_input+0x524>)
 80180cc:	681b      	ldr	r3, [r3, #0]
 80180ce:	885b      	ldrh	r3, [r3, #2]
 80180d0:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 80180d2:	429a      	cmp	r2, r3
 80180d4:	d113      	bne.n	80180fe <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80180d6:	69fb      	ldr	r3, [r7, #28]
 80180d8:	685a      	ldr	r2, [r3, #4]
 80180da:	4b56      	ldr	r3, [pc, #344]	; (8018234 <tcp_input+0x528>)
 80180dc:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 80180de:	429a      	cmp	r2, r3
 80180e0:	d10d      	bne.n	80180fe <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80180e2:	69fb      	ldr	r3, [r7, #28]
 80180e4:	681a      	ldr	r2, [r3, #0]
 80180e6:	4b53      	ldr	r3, [pc, #332]	; (8018234 <tcp_input+0x528>)
 80180e8:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80180ea:	429a      	cmp	r2, r3
 80180ec:	d107      	bne.n	80180fe <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 80180ee:	69f8      	ldr	r0, [r7, #28]
 80180f0:	f000 fb52 	bl	8018798 <tcp_timewait_input>
        }
        pbuf_free(p);
 80180f4:	6878      	ldr	r0, [r7, #4]
 80180f6:	f7fd fedf 	bl	8015eb8 <pbuf_free>
        return;
 80180fa:	e1ee      	b.n	80184da <tcp_input+0x7ce>
        continue;
 80180fc:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80180fe:	69fb      	ldr	r3, [r7, #28]
 8018100:	68db      	ldr	r3, [r3, #12]
 8018102:	61fb      	str	r3, [r7, #28]
 8018104:	69fb      	ldr	r3, [r7, #28]
 8018106:	2b00      	cmp	r3, #0
 8018108:	d1bc      	bne.n	8018084 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 801810a:	2300      	movs	r3, #0
 801810c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801810e:	4b51      	ldr	r3, [pc, #324]	; (8018254 <tcp_input+0x548>)
 8018110:	681b      	ldr	r3, [r3, #0]
 8018112:	617b      	str	r3, [r7, #20]
 8018114:	e02a      	b.n	801816c <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8018116:	697b      	ldr	r3, [r7, #20]
 8018118:	7a1b      	ldrb	r3, [r3, #8]
 801811a:	2b00      	cmp	r3, #0
 801811c:	d00c      	beq.n	8018138 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801811e:	697b      	ldr	r3, [r7, #20]
 8018120:	7a1a      	ldrb	r2, [r3, #8]
 8018122:	4b44      	ldr	r3, [pc, #272]	; (8018234 <tcp_input+0x528>)
 8018124:	685b      	ldr	r3, [r3, #4]
 8018126:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801812a:	3301      	adds	r3, #1
 801812c:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801812e:	429a      	cmp	r2, r3
 8018130:	d002      	beq.n	8018138 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8018132:	697b      	ldr	r3, [r7, #20]
 8018134:	61bb      	str	r3, [r7, #24]
        continue;
 8018136:	e016      	b.n	8018166 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8018138:	697b      	ldr	r3, [r7, #20]
 801813a:	8ada      	ldrh	r2, [r3, #22]
 801813c:	4b3c      	ldr	r3, [pc, #240]	; (8018230 <tcp_input+0x524>)
 801813e:	681b      	ldr	r3, [r3, #0]
 8018140:	885b      	ldrh	r3, [r3, #2]
 8018142:	b29b      	uxth	r3, r3
 8018144:	429a      	cmp	r2, r3
 8018146:	d10c      	bne.n	8018162 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8018148:	697b      	ldr	r3, [r7, #20]
 801814a:	681a      	ldr	r2, [r3, #0]
 801814c:	4b39      	ldr	r3, [pc, #228]	; (8018234 <tcp_input+0x528>)
 801814e:	695b      	ldr	r3, [r3, #20]
 8018150:	429a      	cmp	r2, r3
 8018152:	d00f      	beq.n	8018174 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8018154:	697b      	ldr	r3, [r7, #20]
 8018156:	2b00      	cmp	r3, #0
 8018158:	d00d      	beq.n	8018176 <tcp_input+0x46a>
 801815a:	697b      	ldr	r3, [r7, #20]
 801815c:	681b      	ldr	r3, [r3, #0]
 801815e:	2b00      	cmp	r3, #0
 8018160:	d009      	beq.n	8018176 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8018162:	697b      	ldr	r3, [r7, #20]
 8018164:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8018166:	697b      	ldr	r3, [r7, #20]
 8018168:	68db      	ldr	r3, [r3, #12]
 801816a:	617b      	str	r3, [r7, #20]
 801816c:	697b      	ldr	r3, [r7, #20]
 801816e:	2b00      	cmp	r3, #0
 8018170:	d1d1      	bne.n	8018116 <tcp_input+0x40a>
 8018172:	e000      	b.n	8018176 <tcp_input+0x46a>
            break;
 8018174:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8018176:	697b      	ldr	r3, [r7, #20]
 8018178:	2b00      	cmp	r3, #0
 801817a:	d014      	beq.n	80181a6 <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 801817c:	69bb      	ldr	r3, [r7, #24]
 801817e:	2b00      	cmp	r3, #0
 8018180:	d00a      	beq.n	8018198 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8018182:	697b      	ldr	r3, [r7, #20]
 8018184:	68da      	ldr	r2, [r3, #12]
 8018186:	69bb      	ldr	r3, [r7, #24]
 8018188:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 801818a:	4b32      	ldr	r3, [pc, #200]	; (8018254 <tcp_input+0x548>)
 801818c:	681a      	ldr	r2, [r3, #0]
 801818e:	697b      	ldr	r3, [r7, #20]
 8018190:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8018192:	4a30      	ldr	r2, [pc, #192]	; (8018254 <tcp_input+0x548>)
 8018194:	697b      	ldr	r3, [r7, #20]
 8018196:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8018198:	6978      	ldr	r0, [r7, #20]
 801819a:	f000 f9ff 	bl	801859c <tcp_listen_input>
      }
      pbuf_free(p);
 801819e:	6878      	ldr	r0, [r7, #4]
 80181a0:	f7fd fe8a 	bl	8015eb8 <pbuf_free>
      return;
 80181a4:	e199      	b.n	80184da <tcp_input+0x7ce>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 80181a6:	69fb      	ldr	r3, [r7, #28]
 80181a8:	2b00      	cmp	r3, #0
 80181aa:	f000 8160 	beq.w	801846e <tcp_input+0x762>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 80181ae:	4b2a      	ldr	r3, [pc, #168]	; (8018258 <tcp_input+0x54c>)
 80181b0:	2200      	movs	r2, #0
 80181b2:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 80181b4:	687b      	ldr	r3, [r7, #4]
 80181b6:	891a      	ldrh	r2, [r3, #8]
 80181b8:	4b27      	ldr	r3, [pc, #156]	; (8018258 <tcp_input+0x54c>)
 80181ba:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 80181bc:	4a26      	ldr	r2, [pc, #152]	; (8018258 <tcp_input+0x54c>)
 80181be:	687b      	ldr	r3, [r7, #4]
 80181c0:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 80181c2:	4b1b      	ldr	r3, [pc, #108]	; (8018230 <tcp_input+0x524>)
 80181c4:	681b      	ldr	r3, [r3, #0]
 80181c6:	4a24      	ldr	r2, [pc, #144]	; (8018258 <tcp_input+0x54c>)
 80181c8:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 80181ca:	4b24      	ldr	r3, [pc, #144]	; (801825c <tcp_input+0x550>)
 80181cc:	2200      	movs	r2, #0
 80181ce:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 80181d0:	4b23      	ldr	r3, [pc, #140]	; (8018260 <tcp_input+0x554>)
 80181d2:	2200      	movs	r2, #0
 80181d4:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 80181d6:	4b23      	ldr	r3, [pc, #140]	; (8018264 <tcp_input+0x558>)
 80181d8:	2200      	movs	r2, #0
 80181da:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 80181dc:	4b22      	ldr	r3, [pc, #136]	; (8018268 <tcp_input+0x55c>)
 80181de:	781b      	ldrb	r3, [r3, #0]
 80181e0:	f003 0308 	and.w	r3, r3, #8
 80181e4:	2b00      	cmp	r3, #0
 80181e6:	d006      	beq.n	80181f6 <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 80181e8:	687b      	ldr	r3, [r7, #4]
 80181ea:	7b5b      	ldrb	r3, [r3, #13]
 80181ec:	f043 0301 	orr.w	r3, r3, #1
 80181f0:	b2da      	uxtb	r2, r3
 80181f2:	687b      	ldr	r3, [r7, #4]
 80181f4:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 80181f6:	69fb      	ldr	r3, [r7, #28]
 80181f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80181fa:	2b00      	cmp	r3, #0
 80181fc:	d038      	beq.n	8018270 <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80181fe:	69f8      	ldr	r0, [r7, #28]
 8018200:	f7ff f940 	bl	8017484 <tcp_process_refused_data>
 8018204:	4603      	mov	r3, r0
 8018206:	f113 0f0d 	cmn.w	r3, #13
 801820a:	d007      	beq.n	801821c <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801820c:	69fb      	ldr	r3, [r7, #28]
 801820e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8018210:	2b00      	cmp	r3, #0
 8018212:	d02d      	beq.n	8018270 <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8018214:	4b15      	ldr	r3, [pc, #84]	; (801826c <tcp_input+0x560>)
 8018216:	881b      	ldrh	r3, [r3, #0]
 8018218:	2b00      	cmp	r3, #0
 801821a:	d029      	beq.n	8018270 <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 801821c:	69fb      	ldr	r3, [r7, #28]
 801821e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8018220:	2b00      	cmp	r3, #0
 8018222:	f040 8104 	bne.w	801842e <tcp_input+0x722>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8018226:	69f8      	ldr	r0, [r7, #28]
 8018228:	f003 f9ce 	bl	801b5c8 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 801822c:	e0ff      	b.n	801842e <tcp_input+0x722>
 801822e:	bf00      	nop
 8018230:	2000772c 	.word	0x2000772c
 8018234:	20008958 	.word	0x20008958
 8018238:	08021694 	.word	0x08021694
 801823c:	080217dc 	.word	0x080217dc
 8018240:	080216fc 	.word	0x080216fc
 8018244:	2000ba40 	.word	0x2000ba40
 8018248:	08021808 	.word	0x08021808
 801824c:	2000ba50 	.word	0x2000ba50
 8018250:	08021834 	.word	0x08021834
 8018254:	2000ba48 	.word	0x2000ba48
 8018258:	2000771c 	.word	0x2000771c
 801825c:	2000774c 	.word	0x2000774c
 8018260:	20007749 	.word	0x20007749
 8018264:	20007744 	.word	0x20007744
 8018268:	20007748 	.word	0x20007748
 801826c:	20007746 	.word	0x20007746
      }
    }
    tcp_input_pcb = pcb;
 8018270:	4a9b      	ldr	r2, [pc, #620]	; (80184e0 <tcp_input+0x7d4>)
 8018272:	69fb      	ldr	r3, [r7, #28]
 8018274:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8018276:	69f8      	ldr	r0, [r7, #28]
 8018278:	f000 fb0a 	bl	8018890 <tcp_process>
 801827c:	4603      	mov	r3, r0
 801827e:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8018280:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8018284:	f113 0f0d 	cmn.w	r3, #13
 8018288:	f000 80d3 	beq.w	8018432 <tcp_input+0x726>
      if (recv_flags & TF_RESET) {
 801828c:	4b95      	ldr	r3, [pc, #596]	; (80184e4 <tcp_input+0x7d8>)
 801828e:	781b      	ldrb	r3, [r3, #0]
 8018290:	f003 0308 	and.w	r3, r3, #8
 8018294:	2b00      	cmp	r3, #0
 8018296:	d015      	beq.n	80182c4 <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8018298:	69fb      	ldr	r3, [r7, #28]
 801829a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801829e:	2b00      	cmp	r3, #0
 80182a0:	d008      	beq.n	80182b4 <tcp_input+0x5a8>
 80182a2:	69fb      	ldr	r3, [r7, #28]
 80182a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80182a8:	69fa      	ldr	r2, [r7, #28]
 80182aa:	6912      	ldr	r2, [r2, #16]
 80182ac:	f06f 010d 	mvn.w	r1, #13
 80182b0:	4610      	mov	r0, r2
 80182b2:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80182b4:	69f9      	ldr	r1, [r7, #28]
 80182b6:	488c      	ldr	r0, [pc, #560]	; (80184e8 <tcp_input+0x7dc>)
 80182b8:	f7ff fbb0 	bl	8017a1c <tcp_pcb_remove>
        tcp_free(pcb);
 80182bc:	69f8      	ldr	r0, [r7, #28]
 80182be:	f7fe f9a9 	bl	8016614 <tcp_free>
 80182c2:	e0c1      	b.n	8018448 <tcp_input+0x73c>
      } else {
        err = ERR_OK;
 80182c4:	2300      	movs	r3, #0
 80182c6:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 80182c8:	4b88      	ldr	r3, [pc, #544]	; (80184ec <tcp_input+0x7e0>)
 80182ca:	881b      	ldrh	r3, [r3, #0]
 80182cc:	2b00      	cmp	r3, #0
 80182ce:	d01d      	beq.n	801830c <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 80182d0:	4b86      	ldr	r3, [pc, #536]	; (80184ec <tcp_input+0x7e0>)
 80182d2:	881b      	ldrh	r3, [r3, #0]
 80182d4:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 80182d6:	69fb      	ldr	r3, [r7, #28]
 80182d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80182dc:	2b00      	cmp	r3, #0
 80182de:	d00a      	beq.n	80182f6 <tcp_input+0x5ea>
 80182e0:	69fb      	ldr	r3, [r7, #28]
 80182e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80182e6:	69fa      	ldr	r2, [r7, #28]
 80182e8:	6910      	ldr	r0, [r2, #16]
 80182ea:	89fa      	ldrh	r2, [r7, #14]
 80182ec:	69f9      	ldr	r1, [r7, #28]
 80182ee:	4798      	blx	r3
 80182f0:	4603      	mov	r3, r0
 80182f2:	74fb      	strb	r3, [r7, #19]
 80182f4:	e001      	b.n	80182fa <tcp_input+0x5ee>
 80182f6:	2300      	movs	r3, #0
 80182f8:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80182fa:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80182fe:	f113 0f0d 	cmn.w	r3, #13
 8018302:	f000 8098 	beq.w	8018436 <tcp_input+0x72a>
              goto aborted;
            }
          }
          recv_acked = 0;
 8018306:	4b79      	ldr	r3, [pc, #484]	; (80184ec <tcp_input+0x7e0>)
 8018308:	2200      	movs	r2, #0
 801830a:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 801830c:	69f8      	ldr	r0, [r7, #28]
 801830e:	f000 f905 	bl	801851c <tcp_input_delayed_close>
 8018312:	4603      	mov	r3, r0
 8018314:	2b00      	cmp	r3, #0
 8018316:	f040 8090 	bne.w	801843a <tcp_input+0x72e>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 801831a:	4b75      	ldr	r3, [pc, #468]	; (80184f0 <tcp_input+0x7e4>)
 801831c:	681b      	ldr	r3, [r3, #0]
 801831e:	2b00      	cmp	r3, #0
 8018320:	d041      	beq.n	80183a6 <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8018322:	69fb      	ldr	r3, [r7, #28]
 8018324:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8018326:	2b00      	cmp	r3, #0
 8018328:	d006      	beq.n	8018338 <tcp_input+0x62c>
 801832a:	4b72      	ldr	r3, [pc, #456]	; (80184f4 <tcp_input+0x7e8>)
 801832c:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8018330:	4971      	ldr	r1, [pc, #452]	; (80184f8 <tcp_input+0x7ec>)
 8018332:	4872      	ldr	r0, [pc, #456]	; (80184fc <tcp_input+0x7f0>)
 8018334:	f005 f9d0 	bl	801d6d8 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8018338:	69fb      	ldr	r3, [r7, #28]
 801833a:	8b5b      	ldrh	r3, [r3, #26]
 801833c:	f003 0310 	and.w	r3, r3, #16
 8018340:	2b00      	cmp	r3, #0
 8018342:	d008      	beq.n	8018356 <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8018344:	4b6a      	ldr	r3, [pc, #424]	; (80184f0 <tcp_input+0x7e4>)
 8018346:	681b      	ldr	r3, [r3, #0]
 8018348:	4618      	mov	r0, r3
 801834a:	f7fd fdb5 	bl	8015eb8 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 801834e:	69f8      	ldr	r0, [r7, #28]
 8018350:	f7fe fc40 	bl	8016bd4 <tcp_abort>
            goto aborted;
 8018354:	e078      	b.n	8018448 <tcp_input+0x73c>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8018356:	69fb      	ldr	r3, [r7, #28]
 8018358:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801835c:	2b00      	cmp	r3, #0
 801835e:	d00c      	beq.n	801837a <tcp_input+0x66e>
 8018360:	69fb      	ldr	r3, [r7, #28]
 8018362:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8018366:	69fb      	ldr	r3, [r7, #28]
 8018368:	6918      	ldr	r0, [r3, #16]
 801836a:	4b61      	ldr	r3, [pc, #388]	; (80184f0 <tcp_input+0x7e4>)
 801836c:	681a      	ldr	r2, [r3, #0]
 801836e:	2300      	movs	r3, #0
 8018370:	69f9      	ldr	r1, [r7, #28]
 8018372:	47a0      	blx	r4
 8018374:	4603      	mov	r3, r0
 8018376:	74fb      	strb	r3, [r7, #19]
 8018378:	e008      	b.n	801838c <tcp_input+0x680>
 801837a:	4b5d      	ldr	r3, [pc, #372]	; (80184f0 <tcp_input+0x7e4>)
 801837c:	681a      	ldr	r2, [r3, #0]
 801837e:	2300      	movs	r3, #0
 8018380:	69f9      	ldr	r1, [r7, #28]
 8018382:	2000      	movs	r0, #0
 8018384:	f7ff f952 	bl	801762c <tcp_recv_null>
 8018388:	4603      	mov	r3, r0
 801838a:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 801838c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8018390:	f113 0f0d 	cmn.w	r3, #13
 8018394:	d053      	beq.n	801843e <tcp_input+0x732>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8018396:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801839a:	2b00      	cmp	r3, #0
 801839c:	d003      	beq.n	80183a6 <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 801839e:	4b54      	ldr	r3, [pc, #336]	; (80184f0 <tcp_input+0x7e4>)
 80183a0:	681a      	ldr	r2, [r3, #0]
 80183a2:	69fb      	ldr	r3, [r7, #28]
 80183a4:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 80183a6:	4b4f      	ldr	r3, [pc, #316]	; (80184e4 <tcp_input+0x7d8>)
 80183a8:	781b      	ldrb	r3, [r3, #0]
 80183aa:	f003 0320 	and.w	r3, r3, #32
 80183ae:	2b00      	cmp	r3, #0
 80183b0:	d030      	beq.n	8018414 <tcp_input+0x708>
          if (pcb->refused_data != NULL) {
 80183b2:	69fb      	ldr	r3, [r7, #28]
 80183b4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80183b6:	2b00      	cmp	r3, #0
 80183b8:	d009      	beq.n	80183ce <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 80183ba:	69fb      	ldr	r3, [r7, #28]
 80183bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80183be:	7b5a      	ldrb	r2, [r3, #13]
 80183c0:	69fb      	ldr	r3, [r7, #28]
 80183c2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80183c4:	f042 0220 	orr.w	r2, r2, #32
 80183c8:	b2d2      	uxtb	r2, r2
 80183ca:	735a      	strb	r2, [r3, #13]
 80183cc:	e022      	b.n	8018414 <tcp_input+0x708>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80183ce:	69fb      	ldr	r3, [r7, #28]
 80183d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80183d2:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80183d6:	d005      	beq.n	80183e4 <tcp_input+0x6d8>
              pcb->rcv_wnd++;
 80183d8:	69fb      	ldr	r3, [r7, #28]
 80183da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80183dc:	3301      	adds	r3, #1
 80183de:	b29a      	uxth	r2, r3
 80183e0:	69fb      	ldr	r3, [r7, #28]
 80183e2:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 80183e4:	69fb      	ldr	r3, [r7, #28]
 80183e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80183ea:	2b00      	cmp	r3, #0
 80183ec:	d00b      	beq.n	8018406 <tcp_input+0x6fa>
 80183ee:	69fb      	ldr	r3, [r7, #28]
 80183f0:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 80183f4:	69fb      	ldr	r3, [r7, #28]
 80183f6:	6918      	ldr	r0, [r3, #16]
 80183f8:	2300      	movs	r3, #0
 80183fa:	2200      	movs	r2, #0
 80183fc:	69f9      	ldr	r1, [r7, #28]
 80183fe:	47a0      	blx	r4
 8018400:	4603      	mov	r3, r0
 8018402:	74fb      	strb	r3, [r7, #19]
 8018404:	e001      	b.n	801840a <tcp_input+0x6fe>
 8018406:	2300      	movs	r3, #0
 8018408:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 801840a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801840e:	f113 0f0d 	cmn.w	r3, #13
 8018412:	d016      	beq.n	8018442 <tcp_input+0x736>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8018414:	4b32      	ldr	r3, [pc, #200]	; (80184e0 <tcp_input+0x7d4>)
 8018416:	2200      	movs	r2, #0
 8018418:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 801841a:	69f8      	ldr	r0, [r7, #28]
 801841c:	f000 f87e 	bl	801851c <tcp_input_delayed_close>
 8018420:	4603      	mov	r3, r0
 8018422:	2b00      	cmp	r3, #0
 8018424:	d10f      	bne.n	8018446 <tcp_input+0x73a>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8018426:	69f8      	ldr	r0, [r7, #28]
 8018428:	f002 fab6 	bl	801a998 <tcp_output>
 801842c:	e00c      	b.n	8018448 <tcp_input+0x73c>
        goto aborted;
 801842e:	bf00      	nop
 8018430:	e00a      	b.n	8018448 <tcp_input+0x73c>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8018432:	bf00      	nop
 8018434:	e008      	b.n	8018448 <tcp_input+0x73c>
              goto aborted;
 8018436:	bf00      	nop
 8018438:	e006      	b.n	8018448 <tcp_input+0x73c>
          goto aborted;
 801843a:	bf00      	nop
 801843c:	e004      	b.n	8018448 <tcp_input+0x73c>
            goto aborted;
 801843e:	bf00      	nop
 8018440:	e002      	b.n	8018448 <tcp_input+0x73c>
              goto aborted;
 8018442:	bf00      	nop
 8018444:	e000      	b.n	8018448 <tcp_input+0x73c>
          goto aborted;
 8018446:	bf00      	nop
    tcp_input_pcb = NULL;
 8018448:	4b25      	ldr	r3, [pc, #148]	; (80184e0 <tcp_input+0x7d4>)
 801844a:	2200      	movs	r2, #0
 801844c:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 801844e:	4b28      	ldr	r3, [pc, #160]	; (80184f0 <tcp_input+0x7e4>)
 8018450:	2200      	movs	r2, #0
 8018452:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8018454:	4b2a      	ldr	r3, [pc, #168]	; (8018500 <tcp_input+0x7f4>)
 8018456:	685b      	ldr	r3, [r3, #4]
 8018458:	2b00      	cmp	r3, #0
 801845a:	d03d      	beq.n	80184d8 <tcp_input+0x7cc>
      pbuf_free(inseg.p);
 801845c:	4b28      	ldr	r3, [pc, #160]	; (8018500 <tcp_input+0x7f4>)
 801845e:	685b      	ldr	r3, [r3, #4]
 8018460:	4618      	mov	r0, r3
 8018462:	f7fd fd29 	bl	8015eb8 <pbuf_free>
      inseg.p = NULL;
 8018466:	4b26      	ldr	r3, [pc, #152]	; (8018500 <tcp_input+0x7f4>)
 8018468:	2200      	movs	r2, #0
 801846a:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 801846c:	e034      	b.n	80184d8 <tcp_input+0x7cc>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 801846e:	4b25      	ldr	r3, [pc, #148]	; (8018504 <tcp_input+0x7f8>)
 8018470:	681b      	ldr	r3, [r3, #0]
 8018472:	899b      	ldrh	r3, [r3, #12]
 8018474:	b29b      	uxth	r3, r3
 8018476:	4618      	mov	r0, r3
 8018478:	f7f7 feb6 	bl	80101e8 <lwip_htons>
 801847c:	4603      	mov	r3, r0
 801847e:	b2db      	uxtb	r3, r3
 8018480:	f003 0304 	and.w	r3, r3, #4
 8018484:	2b00      	cmp	r3, #0
 8018486:	d118      	bne.n	80184ba <tcp_input+0x7ae>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018488:	4b1f      	ldr	r3, [pc, #124]	; (8018508 <tcp_input+0x7fc>)
 801848a:	6819      	ldr	r1, [r3, #0]
 801848c:	4b1f      	ldr	r3, [pc, #124]	; (801850c <tcp_input+0x800>)
 801848e:	881b      	ldrh	r3, [r3, #0]
 8018490:	461a      	mov	r2, r3
 8018492:	4b1f      	ldr	r3, [pc, #124]	; (8018510 <tcp_input+0x804>)
 8018494:	681b      	ldr	r3, [r3, #0]
 8018496:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8018498:	4b1a      	ldr	r3, [pc, #104]	; (8018504 <tcp_input+0x7f8>)
 801849a:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801849c:	885b      	ldrh	r3, [r3, #2]
 801849e:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80184a0:	4a18      	ldr	r2, [pc, #96]	; (8018504 <tcp_input+0x7f8>)
 80184a2:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80184a4:	8812      	ldrh	r2, [r2, #0]
 80184a6:	b292      	uxth	r2, r2
 80184a8:	9202      	str	r2, [sp, #8]
 80184aa:	9301      	str	r3, [sp, #4]
 80184ac:	4b19      	ldr	r3, [pc, #100]	; (8018514 <tcp_input+0x808>)
 80184ae:	9300      	str	r3, [sp, #0]
 80184b0:	4b19      	ldr	r3, [pc, #100]	; (8018518 <tcp_input+0x80c>)
 80184b2:	4602      	mov	r2, r0
 80184b4:	2000      	movs	r0, #0
 80184b6:	f003 f835 	bl	801b524 <tcp_rst>
    pbuf_free(p);
 80184ba:	6878      	ldr	r0, [r7, #4]
 80184bc:	f7fd fcfc 	bl	8015eb8 <pbuf_free>
  return;
 80184c0:	e00a      	b.n	80184d8 <tcp_input+0x7cc>
    goto dropped;
 80184c2:	bf00      	nop
 80184c4:	e004      	b.n	80184d0 <tcp_input+0x7c4>
dropped:
 80184c6:	bf00      	nop
 80184c8:	e002      	b.n	80184d0 <tcp_input+0x7c4>
      goto dropped;
 80184ca:	bf00      	nop
 80184cc:	e000      	b.n	80184d0 <tcp_input+0x7c4>
      goto dropped;
 80184ce:	bf00      	nop
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 80184d0:	6878      	ldr	r0, [r7, #4]
 80184d2:	f7fd fcf1 	bl	8015eb8 <pbuf_free>
 80184d6:	e000      	b.n	80184da <tcp_input+0x7ce>
  return;
 80184d8:	bf00      	nop
}
 80184da:	3724      	adds	r7, #36	; 0x24
 80184dc:	46bd      	mov	sp, r7
 80184de:	bd90      	pop	{r4, r7, pc}
 80184e0:	2000ba54 	.word	0x2000ba54
 80184e4:	20007749 	.word	0x20007749
 80184e8:	2000ba40 	.word	0x2000ba40
 80184ec:	20007744 	.word	0x20007744
 80184f0:	2000774c 	.word	0x2000774c
 80184f4:	08021694 	.word	0x08021694
 80184f8:	08021864 	.word	0x08021864
 80184fc:	080216fc 	.word	0x080216fc
 8018500:	2000771c 	.word	0x2000771c
 8018504:	2000772c 	.word	0x2000772c
 8018508:	20007740 	.word	0x20007740
 801850c:	20007746 	.word	0x20007746
 8018510:	2000773c 	.word	0x2000773c
 8018514:	20008968 	.word	0x20008968
 8018518:	2000896c 	.word	0x2000896c

0801851c <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 801851c:	b580      	push	{r7, lr}
 801851e:	b082      	sub	sp, #8
 8018520:	af00      	add	r7, sp, #0
 8018522:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8018524:	687b      	ldr	r3, [r7, #4]
 8018526:	2b00      	cmp	r3, #0
 8018528:	d106      	bne.n	8018538 <tcp_input_delayed_close+0x1c>
 801852a:	4b17      	ldr	r3, [pc, #92]	; (8018588 <tcp_input_delayed_close+0x6c>)
 801852c:	f240 225a 	movw	r2, #602	; 0x25a
 8018530:	4916      	ldr	r1, [pc, #88]	; (801858c <tcp_input_delayed_close+0x70>)
 8018532:	4817      	ldr	r0, [pc, #92]	; (8018590 <tcp_input_delayed_close+0x74>)
 8018534:	f005 f8d0 	bl	801d6d8 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8018538:	4b16      	ldr	r3, [pc, #88]	; (8018594 <tcp_input_delayed_close+0x78>)
 801853a:	781b      	ldrb	r3, [r3, #0]
 801853c:	f003 0310 	and.w	r3, r3, #16
 8018540:	2b00      	cmp	r3, #0
 8018542:	d01c      	beq.n	801857e <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8018544:	687b      	ldr	r3, [r7, #4]
 8018546:	8b5b      	ldrh	r3, [r3, #26]
 8018548:	f003 0310 	and.w	r3, r3, #16
 801854c:	2b00      	cmp	r3, #0
 801854e:	d10d      	bne.n	801856c <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8018550:	687b      	ldr	r3, [r7, #4]
 8018552:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8018556:	2b00      	cmp	r3, #0
 8018558:	d008      	beq.n	801856c <tcp_input_delayed_close+0x50>
 801855a:	687b      	ldr	r3, [r7, #4]
 801855c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8018560:	687a      	ldr	r2, [r7, #4]
 8018562:	6912      	ldr	r2, [r2, #16]
 8018564:	f06f 010e 	mvn.w	r1, #14
 8018568:	4610      	mov	r0, r2
 801856a:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 801856c:	6879      	ldr	r1, [r7, #4]
 801856e:	480a      	ldr	r0, [pc, #40]	; (8018598 <tcp_input_delayed_close+0x7c>)
 8018570:	f7ff fa54 	bl	8017a1c <tcp_pcb_remove>
    tcp_free(pcb);
 8018574:	6878      	ldr	r0, [r7, #4]
 8018576:	f7fe f84d 	bl	8016614 <tcp_free>
    return 1;
 801857a:	2301      	movs	r3, #1
 801857c:	e000      	b.n	8018580 <tcp_input_delayed_close+0x64>
  }
  return 0;
 801857e:	2300      	movs	r3, #0
}
 8018580:	4618      	mov	r0, r3
 8018582:	3708      	adds	r7, #8
 8018584:	46bd      	mov	sp, r7
 8018586:	bd80      	pop	{r7, pc}
 8018588:	08021694 	.word	0x08021694
 801858c:	08021880 	.word	0x08021880
 8018590:	080216fc 	.word	0x080216fc
 8018594:	20007749 	.word	0x20007749
 8018598:	2000ba40 	.word	0x2000ba40

0801859c <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 801859c:	b590      	push	{r4, r7, lr}
 801859e:	b08b      	sub	sp, #44	; 0x2c
 80185a0:	af04      	add	r7, sp, #16
 80185a2:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 80185a4:	4b6f      	ldr	r3, [pc, #444]	; (8018764 <tcp_listen_input+0x1c8>)
 80185a6:	781b      	ldrb	r3, [r3, #0]
 80185a8:	f003 0304 	and.w	r3, r3, #4
 80185ac:	2b00      	cmp	r3, #0
 80185ae:	f040 80d3 	bne.w	8018758 <tcp_listen_input+0x1bc>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 80185b2:	687b      	ldr	r3, [r7, #4]
 80185b4:	2b00      	cmp	r3, #0
 80185b6:	d106      	bne.n	80185c6 <tcp_listen_input+0x2a>
 80185b8:	4b6b      	ldr	r3, [pc, #428]	; (8018768 <tcp_listen_input+0x1cc>)
 80185ba:	f240 2281 	movw	r2, #641	; 0x281
 80185be:	496b      	ldr	r1, [pc, #428]	; (801876c <tcp_listen_input+0x1d0>)
 80185c0:	486b      	ldr	r0, [pc, #428]	; (8018770 <tcp_listen_input+0x1d4>)
 80185c2:	f005 f889 	bl	801d6d8 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 80185c6:	4b67      	ldr	r3, [pc, #412]	; (8018764 <tcp_listen_input+0x1c8>)
 80185c8:	781b      	ldrb	r3, [r3, #0]
 80185ca:	f003 0310 	and.w	r3, r3, #16
 80185ce:	2b00      	cmp	r3, #0
 80185d0:	d019      	beq.n	8018606 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80185d2:	4b68      	ldr	r3, [pc, #416]	; (8018774 <tcp_listen_input+0x1d8>)
 80185d4:	6819      	ldr	r1, [r3, #0]
 80185d6:	4b68      	ldr	r3, [pc, #416]	; (8018778 <tcp_listen_input+0x1dc>)
 80185d8:	881b      	ldrh	r3, [r3, #0]
 80185da:	461a      	mov	r2, r3
 80185dc:	4b67      	ldr	r3, [pc, #412]	; (801877c <tcp_listen_input+0x1e0>)
 80185de:	681b      	ldr	r3, [r3, #0]
 80185e0:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80185e2:	4b67      	ldr	r3, [pc, #412]	; (8018780 <tcp_listen_input+0x1e4>)
 80185e4:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80185e6:	885b      	ldrh	r3, [r3, #2]
 80185e8:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80185ea:	4a65      	ldr	r2, [pc, #404]	; (8018780 <tcp_listen_input+0x1e4>)
 80185ec:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80185ee:	8812      	ldrh	r2, [r2, #0]
 80185f0:	b292      	uxth	r2, r2
 80185f2:	9202      	str	r2, [sp, #8]
 80185f4:	9301      	str	r3, [sp, #4]
 80185f6:	4b63      	ldr	r3, [pc, #396]	; (8018784 <tcp_listen_input+0x1e8>)
 80185f8:	9300      	str	r3, [sp, #0]
 80185fa:	4b63      	ldr	r3, [pc, #396]	; (8018788 <tcp_listen_input+0x1ec>)
 80185fc:	4602      	mov	r2, r0
 80185fe:	6878      	ldr	r0, [r7, #4]
 8018600:	f002 ff90 	bl	801b524 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8018604:	e0aa      	b.n	801875c <tcp_listen_input+0x1c0>
  } else if (flags & TCP_SYN) {
 8018606:	4b57      	ldr	r3, [pc, #348]	; (8018764 <tcp_listen_input+0x1c8>)
 8018608:	781b      	ldrb	r3, [r3, #0]
 801860a:	f003 0302 	and.w	r3, r3, #2
 801860e:	2b00      	cmp	r3, #0
 8018610:	f000 80a4 	beq.w	801875c <tcp_listen_input+0x1c0>
    npcb = tcp_alloc(pcb->prio);
 8018614:	687b      	ldr	r3, [r7, #4]
 8018616:	7d5b      	ldrb	r3, [r3, #21]
 8018618:	4618      	mov	r0, r3
 801861a:	f7ff f92b 	bl	8017874 <tcp_alloc>
 801861e:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8018620:	697b      	ldr	r3, [r7, #20]
 8018622:	2b00      	cmp	r3, #0
 8018624:	d111      	bne.n	801864a <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8018626:	687b      	ldr	r3, [r7, #4]
 8018628:	699b      	ldr	r3, [r3, #24]
 801862a:	2b00      	cmp	r3, #0
 801862c:	d00a      	beq.n	8018644 <tcp_listen_input+0xa8>
 801862e:	687b      	ldr	r3, [r7, #4]
 8018630:	699b      	ldr	r3, [r3, #24]
 8018632:	687a      	ldr	r2, [r7, #4]
 8018634:	6910      	ldr	r0, [r2, #16]
 8018636:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801863a:	2100      	movs	r1, #0
 801863c:	4798      	blx	r3
 801863e:	4603      	mov	r3, r0
 8018640:	73bb      	strb	r3, [r7, #14]
      return;
 8018642:	e08c      	b.n	801875e <tcp_listen_input+0x1c2>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8018644:	23f0      	movs	r3, #240	; 0xf0
 8018646:	73bb      	strb	r3, [r7, #14]
      return;
 8018648:	e089      	b.n	801875e <tcp_listen_input+0x1c2>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 801864a:	4b50      	ldr	r3, [pc, #320]	; (801878c <tcp_listen_input+0x1f0>)
 801864c:	695a      	ldr	r2, [r3, #20]
 801864e:	697b      	ldr	r3, [r7, #20]
 8018650:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8018652:	4b4e      	ldr	r3, [pc, #312]	; (801878c <tcp_listen_input+0x1f0>)
 8018654:	691a      	ldr	r2, [r3, #16]
 8018656:	697b      	ldr	r3, [r7, #20]
 8018658:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 801865a:	687b      	ldr	r3, [r7, #4]
 801865c:	8ada      	ldrh	r2, [r3, #22]
 801865e:	697b      	ldr	r3, [r7, #20]
 8018660:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8018662:	4b47      	ldr	r3, [pc, #284]	; (8018780 <tcp_listen_input+0x1e4>)
 8018664:	681b      	ldr	r3, [r3, #0]
 8018666:	881b      	ldrh	r3, [r3, #0]
 8018668:	b29a      	uxth	r2, r3
 801866a:	697b      	ldr	r3, [r7, #20]
 801866c:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 801866e:	697b      	ldr	r3, [r7, #20]
 8018670:	2203      	movs	r2, #3
 8018672:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8018674:	4b41      	ldr	r3, [pc, #260]	; (801877c <tcp_listen_input+0x1e0>)
 8018676:	681b      	ldr	r3, [r3, #0]
 8018678:	1c5a      	adds	r2, r3, #1
 801867a:	697b      	ldr	r3, [r7, #20]
 801867c:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 801867e:	697b      	ldr	r3, [r7, #20]
 8018680:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8018682:	697b      	ldr	r3, [r7, #20]
 8018684:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8018686:	6978      	ldr	r0, [r7, #20]
 8018688:	f7ff fa5c 	bl	8017b44 <tcp_next_iss>
 801868c:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 801868e:	697b      	ldr	r3, [r7, #20]
 8018690:	693a      	ldr	r2, [r7, #16]
 8018692:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 8018694:	697b      	ldr	r3, [r7, #20]
 8018696:	693a      	ldr	r2, [r7, #16]
 8018698:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 801869a:	697b      	ldr	r3, [r7, #20]
 801869c:	693a      	ldr	r2, [r7, #16]
 801869e:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 80186a0:	697b      	ldr	r3, [r7, #20]
 80186a2:	693a      	ldr	r2, [r7, #16]
 80186a4:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 80186a6:	4b35      	ldr	r3, [pc, #212]	; (801877c <tcp_listen_input+0x1e0>)
 80186a8:	681b      	ldr	r3, [r3, #0]
 80186aa:	1e5a      	subs	r2, r3, #1
 80186ac:	697b      	ldr	r3, [r7, #20]
 80186ae:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 80186b0:	687b      	ldr	r3, [r7, #4]
 80186b2:	691a      	ldr	r2, [r3, #16]
 80186b4:	697b      	ldr	r3, [r7, #20]
 80186b6:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 80186b8:	697b      	ldr	r3, [r7, #20]
 80186ba:	687a      	ldr	r2, [r7, #4]
 80186bc:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 80186be:	687b      	ldr	r3, [r7, #4]
 80186c0:	7a5b      	ldrb	r3, [r3, #9]
 80186c2:	f003 030c 	and.w	r3, r3, #12
 80186c6:	b2da      	uxtb	r2, r3
 80186c8:	697b      	ldr	r3, [r7, #20]
 80186ca:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 80186cc:	687b      	ldr	r3, [r7, #4]
 80186ce:	7a1a      	ldrb	r2, [r3, #8]
 80186d0:	697b      	ldr	r3, [r7, #20]
 80186d2:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 80186d4:	4b2e      	ldr	r3, [pc, #184]	; (8018790 <tcp_listen_input+0x1f4>)
 80186d6:	681a      	ldr	r2, [r3, #0]
 80186d8:	697b      	ldr	r3, [r7, #20]
 80186da:	60da      	str	r2, [r3, #12]
 80186dc:	4a2c      	ldr	r2, [pc, #176]	; (8018790 <tcp_listen_input+0x1f4>)
 80186de:	697b      	ldr	r3, [r7, #20]
 80186e0:	6013      	str	r3, [r2, #0]
 80186e2:	f003 fa7f 	bl	801bbe4 <tcp_timer_needed>
 80186e6:	4b2b      	ldr	r3, [pc, #172]	; (8018794 <tcp_listen_input+0x1f8>)
 80186e8:	2201      	movs	r2, #1
 80186ea:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 80186ec:	6978      	ldr	r0, [r7, #20]
 80186ee:	f001 fd8f 	bl	801a210 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 80186f2:	4b23      	ldr	r3, [pc, #140]	; (8018780 <tcp_listen_input+0x1e4>)
 80186f4:	681b      	ldr	r3, [r3, #0]
 80186f6:	89db      	ldrh	r3, [r3, #14]
 80186f8:	b29a      	uxth	r2, r3
 80186fa:	697b      	ldr	r3, [r7, #20]
 80186fc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8018700:	697b      	ldr	r3, [r7, #20]
 8018702:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8018706:	697b      	ldr	r3, [r7, #20]
 8018708:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801870c:	697b      	ldr	r3, [r7, #20]
 801870e:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8018710:	697b      	ldr	r3, [r7, #20]
 8018712:	3304      	adds	r3, #4
 8018714:	4618      	mov	r0, r3
 8018716:	f7fa fee7 	bl	80134e8 <ip4_route>
 801871a:	4601      	mov	r1, r0
 801871c:	697b      	ldr	r3, [r7, #20]
 801871e:	3304      	adds	r3, #4
 8018720:	461a      	mov	r2, r3
 8018722:	4620      	mov	r0, r4
 8018724:	f7ff fa34 	bl	8017b90 <tcp_eff_send_mss_netif>
 8018728:	4603      	mov	r3, r0
 801872a:	461a      	mov	r2, r3
 801872c:	697b      	ldr	r3, [r7, #20]
 801872e:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8018730:	2112      	movs	r1, #18
 8018732:	6978      	ldr	r0, [r7, #20]
 8018734:	f002 f842 	bl	801a7bc <tcp_enqueue_flags>
 8018738:	4603      	mov	r3, r0
 801873a:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 801873c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018740:	2b00      	cmp	r3, #0
 8018742:	d004      	beq.n	801874e <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8018744:	2100      	movs	r1, #0
 8018746:	6978      	ldr	r0, [r7, #20]
 8018748:	f7fe f986 	bl	8016a58 <tcp_abandon>
      return;
 801874c:	e007      	b.n	801875e <tcp_listen_input+0x1c2>
    tcp_output(npcb);
 801874e:	6978      	ldr	r0, [r7, #20]
 8018750:	f002 f922 	bl	801a998 <tcp_output>
  return;
 8018754:	bf00      	nop
 8018756:	e001      	b.n	801875c <tcp_listen_input+0x1c0>
    return;
 8018758:	bf00      	nop
 801875a:	e000      	b.n	801875e <tcp_listen_input+0x1c2>
  return;
 801875c:	bf00      	nop
}
 801875e:	371c      	adds	r7, #28
 8018760:	46bd      	mov	sp, r7
 8018762:	bd90      	pop	{r4, r7, pc}
 8018764:	20007748 	.word	0x20007748
 8018768:	08021694 	.word	0x08021694
 801876c:	080218a8 	.word	0x080218a8
 8018770:	080216fc 	.word	0x080216fc
 8018774:	20007740 	.word	0x20007740
 8018778:	20007746 	.word	0x20007746
 801877c:	2000773c 	.word	0x2000773c
 8018780:	2000772c 	.word	0x2000772c
 8018784:	20008968 	.word	0x20008968
 8018788:	2000896c 	.word	0x2000896c
 801878c:	20008958 	.word	0x20008958
 8018790:	2000ba40 	.word	0x2000ba40
 8018794:	2000ba3c 	.word	0x2000ba3c

08018798 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8018798:	b580      	push	{r7, lr}
 801879a:	b086      	sub	sp, #24
 801879c:	af04      	add	r7, sp, #16
 801879e:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 80187a0:	4b30      	ldr	r3, [pc, #192]	; (8018864 <tcp_timewait_input+0xcc>)
 80187a2:	781b      	ldrb	r3, [r3, #0]
 80187a4:	f003 0304 	and.w	r3, r3, #4
 80187a8:	2b00      	cmp	r3, #0
 80187aa:	d154      	bne.n	8018856 <tcp_timewait_input+0xbe>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 80187ac:	687b      	ldr	r3, [r7, #4]
 80187ae:	2b00      	cmp	r3, #0
 80187b0:	d106      	bne.n	80187c0 <tcp_timewait_input+0x28>
 80187b2:	4b2d      	ldr	r3, [pc, #180]	; (8018868 <tcp_timewait_input+0xd0>)
 80187b4:	f240 22ee 	movw	r2, #750	; 0x2ee
 80187b8:	492c      	ldr	r1, [pc, #176]	; (801886c <tcp_timewait_input+0xd4>)
 80187ba:	482d      	ldr	r0, [pc, #180]	; (8018870 <tcp_timewait_input+0xd8>)
 80187bc:	f004 ff8c 	bl	801d6d8 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 80187c0:	4b28      	ldr	r3, [pc, #160]	; (8018864 <tcp_timewait_input+0xcc>)
 80187c2:	781b      	ldrb	r3, [r3, #0]
 80187c4:	f003 0302 	and.w	r3, r3, #2
 80187c8:	2b00      	cmp	r3, #0
 80187ca:	d02a      	beq.n	8018822 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 80187cc:	4b29      	ldr	r3, [pc, #164]	; (8018874 <tcp_timewait_input+0xdc>)
 80187ce:	681a      	ldr	r2, [r3, #0]
 80187d0:	687b      	ldr	r3, [r7, #4]
 80187d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80187d4:	1ad3      	subs	r3, r2, r3
 80187d6:	2b00      	cmp	r3, #0
 80187d8:	db2d      	blt.n	8018836 <tcp_timewait_input+0x9e>
 80187da:	4b26      	ldr	r3, [pc, #152]	; (8018874 <tcp_timewait_input+0xdc>)
 80187dc:	681a      	ldr	r2, [r3, #0]
 80187de:	687b      	ldr	r3, [r7, #4]
 80187e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80187e2:	6879      	ldr	r1, [r7, #4]
 80187e4:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80187e6:	440b      	add	r3, r1
 80187e8:	1ad3      	subs	r3, r2, r3
 80187ea:	2b00      	cmp	r3, #0
 80187ec:	dc23      	bgt.n	8018836 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80187ee:	4b22      	ldr	r3, [pc, #136]	; (8018878 <tcp_timewait_input+0xe0>)
 80187f0:	6819      	ldr	r1, [r3, #0]
 80187f2:	4b22      	ldr	r3, [pc, #136]	; (801887c <tcp_timewait_input+0xe4>)
 80187f4:	881b      	ldrh	r3, [r3, #0]
 80187f6:	461a      	mov	r2, r3
 80187f8:	4b1e      	ldr	r3, [pc, #120]	; (8018874 <tcp_timewait_input+0xdc>)
 80187fa:	681b      	ldr	r3, [r3, #0]
 80187fc:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80187fe:	4b20      	ldr	r3, [pc, #128]	; (8018880 <tcp_timewait_input+0xe8>)
 8018800:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018802:	885b      	ldrh	r3, [r3, #2]
 8018804:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8018806:	4a1e      	ldr	r2, [pc, #120]	; (8018880 <tcp_timewait_input+0xe8>)
 8018808:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801880a:	8812      	ldrh	r2, [r2, #0]
 801880c:	b292      	uxth	r2, r2
 801880e:	9202      	str	r2, [sp, #8]
 8018810:	9301      	str	r3, [sp, #4]
 8018812:	4b1c      	ldr	r3, [pc, #112]	; (8018884 <tcp_timewait_input+0xec>)
 8018814:	9300      	str	r3, [sp, #0]
 8018816:	4b1c      	ldr	r3, [pc, #112]	; (8018888 <tcp_timewait_input+0xf0>)
 8018818:	4602      	mov	r2, r0
 801881a:	6878      	ldr	r0, [r7, #4]
 801881c:	f002 fe82 	bl	801b524 <tcp_rst>
      return;
 8018820:	e01c      	b.n	801885c <tcp_timewait_input+0xc4>
    }
  } else if (flags & TCP_FIN) {
 8018822:	4b10      	ldr	r3, [pc, #64]	; (8018864 <tcp_timewait_input+0xcc>)
 8018824:	781b      	ldrb	r3, [r3, #0]
 8018826:	f003 0301 	and.w	r3, r3, #1
 801882a:	2b00      	cmp	r3, #0
 801882c:	d003      	beq.n	8018836 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 801882e:	4b17      	ldr	r3, [pc, #92]	; (801888c <tcp_timewait_input+0xf4>)
 8018830:	681a      	ldr	r2, [r3, #0]
 8018832:	687b      	ldr	r3, [r7, #4]
 8018834:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8018836:	4b11      	ldr	r3, [pc, #68]	; (801887c <tcp_timewait_input+0xe4>)
 8018838:	881b      	ldrh	r3, [r3, #0]
 801883a:	2b00      	cmp	r3, #0
 801883c:	d00d      	beq.n	801885a <tcp_timewait_input+0xc2>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 801883e:	687b      	ldr	r3, [r7, #4]
 8018840:	8b5b      	ldrh	r3, [r3, #26]
 8018842:	f043 0302 	orr.w	r3, r3, #2
 8018846:	b29a      	uxth	r2, r3
 8018848:	687b      	ldr	r3, [r7, #4]
 801884a:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801884c:	6878      	ldr	r0, [r7, #4]
 801884e:	f002 f8a3 	bl	801a998 <tcp_output>
  }
  return;
 8018852:	bf00      	nop
 8018854:	e001      	b.n	801885a <tcp_timewait_input+0xc2>
    return;
 8018856:	bf00      	nop
 8018858:	e000      	b.n	801885c <tcp_timewait_input+0xc4>
  return;
 801885a:	bf00      	nop
}
 801885c:	3708      	adds	r7, #8
 801885e:	46bd      	mov	sp, r7
 8018860:	bd80      	pop	{r7, pc}
 8018862:	bf00      	nop
 8018864:	20007748 	.word	0x20007748
 8018868:	08021694 	.word	0x08021694
 801886c:	080218c8 	.word	0x080218c8
 8018870:	080216fc 	.word	0x080216fc
 8018874:	2000773c 	.word	0x2000773c
 8018878:	20007740 	.word	0x20007740
 801887c:	20007746 	.word	0x20007746
 8018880:	2000772c 	.word	0x2000772c
 8018884:	20008968 	.word	0x20008968
 8018888:	2000896c 	.word	0x2000896c
 801888c:	2000ba44 	.word	0x2000ba44

08018890 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8018890:	b590      	push	{r4, r7, lr}
 8018892:	b08d      	sub	sp, #52	; 0x34
 8018894:	af04      	add	r7, sp, #16
 8018896:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8018898:	2300      	movs	r3, #0
 801889a:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 801889c:	2300      	movs	r3, #0
 801889e:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 80188a0:	687b      	ldr	r3, [r7, #4]
 80188a2:	2b00      	cmp	r3, #0
 80188a4:	d106      	bne.n	80188b4 <tcp_process+0x24>
 80188a6:	4ba5      	ldr	r3, [pc, #660]	; (8018b3c <tcp_process+0x2ac>)
 80188a8:	f44f 7247 	mov.w	r2, #796	; 0x31c
 80188ac:	49a4      	ldr	r1, [pc, #656]	; (8018b40 <tcp_process+0x2b0>)
 80188ae:	48a5      	ldr	r0, [pc, #660]	; (8018b44 <tcp_process+0x2b4>)
 80188b0:	f004 ff12 	bl	801d6d8 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 80188b4:	4ba4      	ldr	r3, [pc, #656]	; (8018b48 <tcp_process+0x2b8>)
 80188b6:	781b      	ldrb	r3, [r3, #0]
 80188b8:	f003 0304 	and.w	r3, r3, #4
 80188bc:	2b00      	cmp	r3, #0
 80188be:	d04e      	beq.n	801895e <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 80188c0:	687b      	ldr	r3, [r7, #4]
 80188c2:	7d1b      	ldrb	r3, [r3, #20]
 80188c4:	2b02      	cmp	r3, #2
 80188c6:	d108      	bne.n	80188da <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 80188c8:	687b      	ldr	r3, [r7, #4]
 80188ca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80188cc:	4b9f      	ldr	r3, [pc, #636]	; (8018b4c <tcp_process+0x2bc>)
 80188ce:	681b      	ldr	r3, [r3, #0]
 80188d0:	429a      	cmp	r2, r3
 80188d2:	d123      	bne.n	801891c <tcp_process+0x8c>
        acceptable = 1;
 80188d4:	2301      	movs	r3, #1
 80188d6:	76fb      	strb	r3, [r7, #27]
 80188d8:	e020      	b.n	801891c <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 80188da:	687b      	ldr	r3, [r7, #4]
 80188dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80188de:	4b9c      	ldr	r3, [pc, #624]	; (8018b50 <tcp_process+0x2c0>)
 80188e0:	681b      	ldr	r3, [r3, #0]
 80188e2:	429a      	cmp	r2, r3
 80188e4:	d102      	bne.n	80188ec <tcp_process+0x5c>
        acceptable = 1;
 80188e6:	2301      	movs	r3, #1
 80188e8:	76fb      	strb	r3, [r7, #27]
 80188ea:	e017      	b.n	801891c <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80188ec:	4b98      	ldr	r3, [pc, #608]	; (8018b50 <tcp_process+0x2c0>)
 80188ee:	681a      	ldr	r2, [r3, #0]
 80188f0:	687b      	ldr	r3, [r7, #4]
 80188f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80188f4:	1ad3      	subs	r3, r2, r3
 80188f6:	2b00      	cmp	r3, #0
 80188f8:	db10      	blt.n	801891c <tcp_process+0x8c>
 80188fa:	4b95      	ldr	r3, [pc, #596]	; (8018b50 <tcp_process+0x2c0>)
 80188fc:	681a      	ldr	r2, [r3, #0]
 80188fe:	687b      	ldr	r3, [r7, #4]
 8018900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018902:	6879      	ldr	r1, [r7, #4]
 8018904:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8018906:	440b      	add	r3, r1
 8018908:	1ad3      	subs	r3, r2, r3
 801890a:	2b00      	cmp	r3, #0
 801890c:	dc06      	bgt.n	801891c <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 801890e:	687b      	ldr	r3, [r7, #4]
 8018910:	8b5b      	ldrh	r3, [r3, #26]
 8018912:	f043 0302 	orr.w	r3, r3, #2
 8018916:	b29a      	uxth	r2, r3
 8018918:	687b      	ldr	r3, [r7, #4]
 801891a:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 801891c:	7efb      	ldrb	r3, [r7, #27]
 801891e:	2b00      	cmp	r3, #0
 8018920:	d01b      	beq.n	801895a <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8018922:	687b      	ldr	r3, [r7, #4]
 8018924:	7d1b      	ldrb	r3, [r3, #20]
 8018926:	2b00      	cmp	r3, #0
 8018928:	d106      	bne.n	8018938 <tcp_process+0xa8>
 801892a:	4b84      	ldr	r3, [pc, #528]	; (8018b3c <tcp_process+0x2ac>)
 801892c:	f44f 724e 	mov.w	r2, #824	; 0x338
 8018930:	4988      	ldr	r1, [pc, #544]	; (8018b54 <tcp_process+0x2c4>)
 8018932:	4884      	ldr	r0, [pc, #528]	; (8018b44 <tcp_process+0x2b4>)
 8018934:	f004 fed0 	bl	801d6d8 <iprintf>
      recv_flags |= TF_RESET;
 8018938:	4b87      	ldr	r3, [pc, #540]	; (8018b58 <tcp_process+0x2c8>)
 801893a:	781b      	ldrb	r3, [r3, #0]
 801893c:	f043 0308 	orr.w	r3, r3, #8
 8018940:	b2da      	uxtb	r2, r3
 8018942:	4b85      	ldr	r3, [pc, #532]	; (8018b58 <tcp_process+0x2c8>)
 8018944:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8018946:	687b      	ldr	r3, [r7, #4]
 8018948:	8b5b      	ldrh	r3, [r3, #26]
 801894a:	f023 0301 	bic.w	r3, r3, #1
 801894e:	b29a      	uxth	r2, r3
 8018950:	687b      	ldr	r3, [r7, #4]
 8018952:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8018954:	f06f 030d 	mvn.w	r3, #13
 8018958:	e37a      	b.n	8019050 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 801895a:	2300      	movs	r3, #0
 801895c:	e378      	b.n	8019050 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 801895e:	4b7a      	ldr	r3, [pc, #488]	; (8018b48 <tcp_process+0x2b8>)
 8018960:	781b      	ldrb	r3, [r3, #0]
 8018962:	f003 0302 	and.w	r3, r3, #2
 8018966:	2b00      	cmp	r3, #0
 8018968:	d010      	beq.n	801898c <tcp_process+0xfc>
 801896a:	687b      	ldr	r3, [r7, #4]
 801896c:	7d1b      	ldrb	r3, [r3, #20]
 801896e:	2b02      	cmp	r3, #2
 8018970:	d00c      	beq.n	801898c <tcp_process+0xfc>
 8018972:	687b      	ldr	r3, [r7, #4]
 8018974:	7d1b      	ldrb	r3, [r3, #20]
 8018976:	2b03      	cmp	r3, #3
 8018978:	d008      	beq.n	801898c <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 801897a:	687b      	ldr	r3, [r7, #4]
 801897c:	8b5b      	ldrh	r3, [r3, #26]
 801897e:	f043 0302 	orr.w	r3, r3, #2
 8018982:	b29a      	uxth	r2, r3
 8018984:	687b      	ldr	r3, [r7, #4]
 8018986:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8018988:	2300      	movs	r3, #0
 801898a:	e361      	b.n	8019050 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 801898c:	687b      	ldr	r3, [r7, #4]
 801898e:	8b5b      	ldrh	r3, [r3, #26]
 8018990:	f003 0310 	and.w	r3, r3, #16
 8018994:	2b00      	cmp	r3, #0
 8018996:	d103      	bne.n	80189a0 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8018998:	4b70      	ldr	r3, [pc, #448]	; (8018b5c <tcp_process+0x2cc>)
 801899a:	681a      	ldr	r2, [r3, #0]
 801899c:	687b      	ldr	r3, [r7, #4]
 801899e:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 80189a0:	687b      	ldr	r3, [r7, #4]
 80189a2:	2200      	movs	r2, #0
 80189a4:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 80189a8:	687b      	ldr	r3, [r7, #4]
 80189aa:	2200      	movs	r2, #0
 80189ac:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 80189b0:	6878      	ldr	r0, [r7, #4]
 80189b2:	f001 fc2d 	bl	801a210 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 80189b6:	687b      	ldr	r3, [r7, #4]
 80189b8:	7d1b      	ldrb	r3, [r3, #20]
 80189ba:	3b02      	subs	r3, #2
 80189bc:	2b07      	cmp	r3, #7
 80189be:	f200 8337 	bhi.w	8019030 <tcp_process+0x7a0>
 80189c2:	a201      	add	r2, pc, #4	; (adr r2, 80189c8 <tcp_process+0x138>)
 80189c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80189c8:	080189e9 	.word	0x080189e9
 80189cc:	08018c19 	.word	0x08018c19
 80189d0:	08018d91 	.word	0x08018d91
 80189d4:	08018dbb 	.word	0x08018dbb
 80189d8:	08018edf 	.word	0x08018edf
 80189dc:	08018d91 	.word	0x08018d91
 80189e0:	08018f6b 	.word	0x08018f6b
 80189e4:	08018ffb 	.word	0x08018ffb
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 80189e8:	4b57      	ldr	r3, [pc, #348]	; (8018b48 <tcp_process+0x2b8>)
 80189ea:	781b      	ldrb	r3, [r3, #0]
 80189ec:	f003 0310 	and.w	r3, r3, #16
 80189f0:	2b00      	cmp	r3, #0
 80189f2:	f000 80e4 	beq.w	8018bbe <tcp_process+0x32e>
 80189f6:	4b54      	ldr	r3, [pc, #336]	; (8018b48 <tcp_process+0x2b8>)
 80189f8:	781b      	ldrb	r3, [r3, #0]
 80189fa:	f003 0302 	and.w	r3, r3, #2
 80189fe:	2b00      	cmp	r3, #0
 8018a00:	f000 80dd 	beq.w	8018bbe <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8018a04:	687b      	ldr	r3, [r7, #4]
 8018a06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018a08:	1c5a      	adds	r2, r3, #1
 8018a0a:	4b50      	ldr	r3, [pc, #320]	; (8018b4c <tcp_process+0x2bc>)
 8018a0c:	681b      	ldr	r3, [r3, #0]
 8018a0e:	429a      	cmp	r2, r3
 8018a10:	f040 80d5 	bne.w	8018bbe <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8018a14:	4b4e      	ldr	r3, [pc, #312]	; (8018b50 <tcp_process+0x2c0>)
 8018a16:	681b      	ldr	r3, [r3, #0]
 8018a18:	1c5a      	adds	r2, r3, #1
 8018a1a:	687b      	ldr	r3, [r7, #4]
 8018a1c:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8018a1e:	687b      	ldr	r3, [r7, #4]
 8018a20:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8018a22:	687b      	ldr	r3, [r7, #4]
 8018a24:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 8018a26:	4b49      	ldr	r3, [pc, #292]	; (8018b4c <tcp_process+0x2bc>)
 8018a28:	681a      	ldr	r2, [r3, #0]
 8018a2a:	687b      	ldr	r3, [r7, #4]
 8018a2c:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8018a2e:	4b4c      	ldr	r3, [pc, #304]	; (8018b60 <tcp_process+0x2d0>)
 8018a30:	681b      	ldr	r3, [r3, #0]
 8018a32:	89db      	ldrh	r3, [r3, #14]
 8018a34:	b29a      	uxth	r2, r3
 8018a36:	687b      	ldr	r3, [r7, #4]
 8018a38:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8018a3c:	687b      	ldr	r3, [r7, #4]
 8018a3e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8018a42:	687b      	ldr	r3, [r7, #4]
 8018a44:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8018a48:	4b41      	ldr	r3, [pc, #260]	; (8018b50 <tcp_process+0x2c0>)
 8018a4a:	681b      	ldr	r3, [r3, #0]
 8018a4c:	1e5a      	subs	r2, r3, #1
 8018a4e:	687b      	ldr	r3, [r7, #4]
 8018a50:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 8018a52:	687b      	ldr	r3, [r7, #4]
 8018a54:	2204      	movs	r2, #4
 8018a56:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8018a58:	687b      	ldr	r3, [r7, #4]
 8018a5a:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8018a5c:	687b      	ldr	r3, [r7, #4]
 8018a5e:	3304      	adds	r3, #4
 8018a60:	4618      	mov	r0, r3
 8018a62:	f7fa fd41 	bl	80134e8 <ip4_route>
 8018a66:	4601      	mov	r1, r0
 8018a68:	687b      	ldr	r3, [r7, #4]
 8018a6a:	3304      	adds	r3, #4
 8018a6c:	461a      	mov	r2, r3
 8018a6e:	4620      	mov	r0, r4
 8018a70:	f7ff f88e 	bl	8017b90 <tcp_eff_send_mss_netif>
 8018a74:	4603      	mov	r3, r0
 8018a76:	461a      	mov	r2, r3
 8018a78:	687b      	ldr	r3, [r7, #4]
 8018a7a:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8018a7c:	687b      	ldr	r3, [r7, #4]
 8018a7e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8018a80:	009a      	lsls	r2, r3, #2
 8018a82:	687b      	ldr	r3, [r7, #4]
 8018a84:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8018a86:	005b      	lsls	r3, r3, #1
 8018a88:	f241 111c 	movw	r1, #4380	; 0x111c
 8018a8c:	428b      	cmp	r3, r1
 8018a8e:	bf38      	it	cc
 8018a90:	460b      	movcc	r3, r1
 8018a92:	429a      	cmp	r2, r3
 8018a94:	d204      	bcs.n	8018aa0 <tcp_process+0x210>
 8018a96:	687b      	ldr	r3, [r7, #4]
 8018a98:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8018a9a:	009b      	lsls	r3, r3, #2
 8018a9c:	b29b      	uxth	r3, r3
 8018a9e:	e00d      	b.n	8018abc <tcp_process+0x22c>
 8018aa0:	687b      	ldr	r3, [r7, #4]
 8018aa2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8018aa4:	005b      	lsls	r3, r3, #1
 8018aa6:	f241 121c 	movw	r2, #4380	; 0x111c
 8018aaa:	4293      	cmp	r3, r2
 8018aac:	d904      	bls.n	8018ab8 <tcp_process+0x228>
 8018aae:	687b      	ldr	r3, [r7, #4]
 8018ab0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8018ab2:	005b      	lsls	r3, r3, #1
 8018ab4:	b29b      	uxth	r3, r3
 8018ab6:	e001      	b.n	8018abc <tcp_process+0x22c>
 8018ab8:	f241 131c 	movw	r3, #4380	; 0x111c
 8018abc:	687a      	ldr	r2, [r7, #4]
 8018abe:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8018ac2:	687b      	ldr	r3, [r7, #4]
 8018ac4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018ac8:	2b00      	cmp	r3, #0
 8018aca:	d106      	bne.n	8018ada <tcp_process+0x24a>
 8018acc:	4b1b      	ldr	r3, [pc, #108]	; (8018b3c <tcp_process+0x2ac>)
 8018ace:	f44f 725b 	mov.w	r2, #876	; 0x36c
 8018ad2:	4924      	ldr	r1, [pc, #144]	; (8018b64 <tcp_process+0x2d4>)
 8018ad4:	481b      	ldr	r0, [pc, #108]	; (8018b44 <tcp_process+0x2b4>)
 8018ad6:	f004 fdff 	bl	801d6d8 <iprintf>
        --pcb->snd_queuelen;
 8018ada:	687b      	ldr	r3, [r7, #4]
 8018adc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018ae0:	3b01      	subs	r3, #1
 8018ae2:	b29a      	uxth	r2, r3
 8018ae4:	687b      	ldr	r3, [r7, #4]
 8018ae6:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8018aea:	687b      	ldr	r3, [r7, #4]
 8018aec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018aee:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8018af0:	69fb      	ldr	r3, [r7, #28]
 8018af2:	2b00      	cmp	r3, #0
 8018af4:	d111      	bne.n	8018b1a <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8018af6:	687b      	ldr	r3, [r7, #4]
 8018af8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018afa:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8018afc:	69fb      	ldr	r3, [r7, #28]
 8018afe:	2b00      	cmp	r3, #0
 8018b00:	d106      	bne.n	8018b10 <tcp_process+0x280>
 8018b02:	4b0e      	ldr	r3, [pc, #56]	; (8018b3c <tcp_process+0x2ac>)
 8018b04:	f44f 725d 	mov.w	r2, #884	; 0x374
 8018b08:	4917      	ldr	r1, [pc, #92]	; (8018b68 <tcp_process+0x2d8>)
 8018b0a:	480e      	ldr	r0, [pc, #56]	; (8018b44 <tcp_process+0x2b4>)
 8018b0c:	f004 fde4 	bl	801d6d8 <iprintf>
          pcb->unsent = rseg->next;
 8018b10:	69fb      	ldr	r3, [r7, #28]
 8018b12:	681a      	ldr	r2, [r3, #0]
 8018b14:	687b      	ldr	r3, [r7, #4]
 8018b16:	66da      	str	r2, [r3, #108]	; 0x6c
 8018b18:	e003      	b.n	8018b22 <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 8018b1a:	69fb      	ldr	r3, [r7, #28]
 8018b1c:	681a      	ldr	r2, [r3, #0]
 8018b1e:	687b      	ldr	r3, [r7, #4]
 8018b20:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 8018b22:	69f8      	ldr	r0, [r7, #28]
 8018b24:	f7fe fd3e 	bl	80175a4 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8018b28:	687b      	ldr	r3, [r7, #4]
 8018b2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018b2c:	2b00      	cmp	r3, #0
 8018b2e:	d11d      	bne.n	8018b6c <tcp_process+0x2dc>
          pcb->rtime = -1;
 8018b30:	687b      	ldr	r3, [r7, #4]
 8018b32:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8018b36:	861a      	strh	r2, [r3, #48]	; 0x30
 8018b38:	e01f      	b.n	8018b7a <tcp_process+0x2ea>
 8018b3a:	bf00      	nop
 8018b3c:	08021694 	.word	0x08021694
 8018b40:	080218e8 	.word	0x080218e8
 8018b44:	080216fc 	.word	0x080216fc
 8018b48:	20007748 	.word	0x20007748
 8018b4c:	20007740 	.word	0x20007740
 8018b50:	2000773c 	.word	0x2000773c
 8018b54:	08021904 	.word	0x08021904
 8018b58:	20007749 	.word	0x20007749
 8018b5c:	2000ba44 	.word	0x2000ba44
 8018b60:	2000772c 	.word	0x2000772c
 8018b64:	08021924 	.word	0x08021924
 8018b68:	0802193c 	.word	0x0802193c
        } else {
          pcb->rtime = 0;
 8018b6c:	687b      	ldr	r3, [r7, #4]
 8018b6e:	2200      	movs	r2, #0
 8018b70:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 8018b72:	687b      	ldr	r3, [r7, #4]
 8018b74:	2200      	movs	r2, #0
 8018b76:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8018b7a:	687b      	ldr	r3, [r7, #4]
 8018b7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8018b80:	2b00      	cmp	r3, #0
 8018b82:	d00a      	beq.n	8018b9a <tcp_process+0x30a>
 8018b84:	687b      	ldr	r3, [r7, #4]
 8018b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8018b8a:	687a      	ldr	r2, [r7, #4]
 8018b8c:	6910      	ldr	r0, [r2, #16]
 8018b8e:	2200      	movs	r2, #0
 8018b90:	6879      	ldr	r1, [r7, #4]
 8018b92:	4798      	blx	r3
 8018b94:	4603      	mov	r3, r0
 8018b96:	76bb      	strb	r3, [r7, #26]
 8018b98:	e001      	b.n	8018b9e <tcp_process+0x30e>
 8018b9a:	2300      	movs	r3, #0
 8018b9c:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8018b9e:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8018ba2:	f113 0f0d 	cmn.w	r3, #13
 8018ba6:	d102      	bne.n	8018bae <tcp_process+0x31e>
          return ERR_ABRT;
 8018ba8:	f06f 030c 	mvn.w	r3, #12
 8018bac:	e250      	b.n	8019050 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8018bae:	687b      	ldr	r3, [r7, #4]
 8018bb0:	8b5b      	ldrh	r3, [r3, #26]
 8018bb2:	f043 0302 	orr.w	r3, r3, #2
 8018bb6:	b29a      	uxth	r2, r3
 8018bb8:	687b      	ldr	r3, [r7, #4]
 8018bba:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8018bbc:	e23a      	b.n	8019034 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8018bbe:	4b9d      	ldr	r3, [pc, #628]	; (8018e34 <tcp_process+0x5a4>)
 8018bc0:	781b      	ldrb	r3, [r3, #0]
 8018bc2:	f003 0310 	and.w	r3, r3, #16
 8018bc6:	2b00      	cmp	r3, #0
 8018bc8:	f000 8234 	beq.w	8019034 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018bcc:	4b9a      	ldr	r3, [pc, #616]	; (8018e38 <tcp_process+0x5a8>)
 8018bce:	6819      	ldr	r1, [r3, #0]
 8018bd0:	4b9a      	ldr	r3, [pc, #616]	; (8018e3c <tcp_process+0x5ac>)
 8018bd2:	881b      	ldrh	r3, [r3, #0]
 8018bd4:	461a      	mov	r2, r3
 8018bd6:	4b9a      	ldr	r3, [pc, #616]	; (8018e40 <tcp_process+0x5b0>)
 8018bd8:	681b      	ldr	r3, [r3, #0]
 8018bda:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8018bdc:	4b99      	ldr	r3, [pc, #612]	; (8018e44 <tcp_process+0x5b4>)
 8018bde:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018be0:	885b      	ldrh	r3, [r3, #2]
 8018be2:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8018be4:	4a97      	ldr	r2, [pc, #604]	; (8018e44 <tcp_process+0x5b4>)
 8018be6:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018be8:	8812      	ldrh	r2, [r2, #0]
 8018bea:	b292      	uxth	r2, r2
 8018bec:	9202      	str	r2, [sp, #8]
 8018bee:	9301      	str	r3, [sp, #4]
 8018bf0:	4b95      	ldr	r3, [pc, #596]	; (8018e48 <tcp_process+0x5b8>)
 8018bf2:	9300      	str	r3, [sp, #0]
 8018bf4:	4b95      	ldr	r3, [pc, #596]	; (8018e4c <tcp_process+0x5bc>)
 8018bf6:	4602      	mov	r2, r0
 8018bf8:	6878      	ldr	r0, [r7, #4]
 8018bfa:	f002 fc93 	bl	801b524 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8018bfe:	687b      	ldr	r3, [r7, #4]
 8018c00:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8018c04:	2b05      	cmp	r3, #5
 8018c06:	f200 8215 	bhi.w	8019034 <tcp_process+0x7a4>
          pcb->rtime = 0;
 8018c0a:	687b      	ldr	r3, [r7, #4]
 8018c0c:	2200      	movs	r2, #0
 8018c0e:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 8018c10:	6878      	ldr	r0, [r7, #4]
 8018c12:	f002 fa51 	bl	801b0b8 <tcp_rexmit_rto>
      break;
 8018c16:	e20d      	b.n	8019034 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8018c18:	4b86      	ldr	r3, [pc, #536]	; (8018e34 <tcp_process+0x5a4>)
 8018c1a:	781b      	ldrb	r3, [r3, #0]
 8018c1c:	f003 0310 	and.w	r3, r3, #16
 8018c20:	2b00      	cmp	r3, #0
 8018c22:	f000 80a1 	beq.w	8018d68 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8018c26:	4b84      	ldr	r3, [pc, #528]	; (8018e38 <tcp_process+0x5a8>)
 8018c28:	681a      	ldr	r2, [r3, #0]
 8018c2a:	687b      	ldr	r3, [r7, #4]
 8018c2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018c2e:	1ad3      	subs	r3, r2, r3
 8018c30:	3b01      	subs	r3, #1
 8018c32:	2b00      	cmp	r3, #0
 8018c34:	db7e      	blt.n	8018d34 <tcp_process+0x4a4>
 8018c36:	4b80      	ldr	r3, [pc, #512]	; (8018e38 <tcp_process+0x5a8>)
 8018c38:	681a      	ldr	r2, [r3, #0]
 8018c3a:	687b      	ldr	r3, [r7, #4]
 8018c3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8018c3e:	1ad3      	subs	r3, r2, r3
 8018c40:	2b00      	cmp	r3, #0
 8018c42:	dc77      	bgt.n	8018d34 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8018c44:	687b      	ldr	r3, [r7, #4]
 8018c46:	2204      	movs	r2, #4
 8018c48:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 8018c4a:	687b      	ldr	r3, [r7, #4]
 8018c4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8018c4e:	2b00      	cmp	r3, #0
 8018c50:	d102      	bne.n	8018c58 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8018c52:	23fa      	movs	r3, #250	; 0xfa
 8018c54:	76bb      	strb	r3, [r7, #26]
 8018c56:	e01d      	b.n	8018c94 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8018c58:	687b      	ldr	r3, [r7, #4]
 8018c5a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8018c5c:	699b      	ldr	r3, [r3, #24]
 8018c5e:	2b00      	cmp	r3, #0
 8018c60:	d106      	bne.n	8018c70 <tcp_process+0x3e0>
 8018c62:	4b7b      	ldr	r3, [pc, #492]	; (8018e50 <tcp_process+0x5c0>)
 8018c64:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 8018c68:	497a      	ldr	r1, [pc, #488]	; (8018e54 <tcp_process+0x5c4>)
 8018c6a:	487b      	ldr	r0, [pc, #492]	; (8018e58 <tcp_process+0x5c8>)
 8018c6c:	f004 fd34 	bl	801d6d8 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8018c70:	687b      	ldr	r3, [r7, #4]
 8018c72:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8018c74:	699b      	ldr	r3, [r3, #24]
 8018c76:	2b00      	cmp	r3, #0
 8018c78:	d00a      	beq.n	8018c90 <tcp_process+0x400>
 8018c7a:	687b      	ldr	r3, [r7, #4]
 8018c7c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8018c7e:	699b      	ldr	r3, [r3, #24]
 8018c80:	687a      	ldr	r2, [r7, #4]
 8018c82:	6910      	ldr	r0, [r2, #16]
 8018c84:	2200      	movs	r2, #0
 8018c86:	6879      	ldr	r1, [r7, #4]
 8018c88:	4798      	blx	r3
 8018c8a:	4603      	mov	r3, r0
 8018c8c:	76bb      	strb	r3, [r7, #26]
 8018c8e:	e001      	b.n	8018c94 <tcp_process+0x404>
 8018c90:	23f0      	movs	r3, #240	; 0xf0
 8018c92:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8018c94:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8018c98:	2b00      	cmp	r3, #0
 8018c9a:	d00a      	beq.n	8018cb2 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8018c9c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8018ca0:	f113 0f0d 	cmn.w	r3, #13
 8018ca4:	d002      	beq.n	8018cac <tcp_process+0x41c>
              tcp_abort(pcb);
 8018ca6:	6878      	ldr	r0, [r7, #4]
 8018ca8:	f7fd ff94 	bl	8016bd4 <tcp_abort>
            }
            return ERR_ABRT;
 8018cac:	f06f 030c 	mvn.w	r3, #12
 8018cb0:	e1ce      	b.n	8019050 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8018cb2:	6878      	ldr	r0, [r7, #4]
 8018cb4:	f000 fae0 	bl	8019278 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8018cb8:	4b68      	ldr	r3, [pc, #416]	; (8018e5c <tcp_process+0x5cc>)
 8018cba:	881b      	ldrh	r3, [r3, #0]
 8018cbc:	2b00      	cmp	r3, #0
 8018cbe:	d005      	beq.n	8018ccc <tcp_process+0x43c>
            recv_acked--;
 8018cc0:	4b66      	ldr	r3, [pc, #408]	; (8018e5c <tcp_process+0x5cc>)
 8018cc2:	881b      	ldrh	r3, [r3, #0]
 8018cc4:	3b01      	subs	r3, #1
 8018cc6:	b29a      	uxth	r2, r3
 8018cc8:	4b64      	ldr	r3, [pc, #400]	; (8018e5c <tcp_process+0x5cc>)
 8018cca:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8018ccc:	687b      	ldr	r3, [r7, #4]
 8018cce:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8018cd0:	009a      	lsls	r2, r3, #2
 8018cd2:	687b      	ldr	r3, [r7, #4]
 8018cd4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8018cd6:	005b      	lsls	r3, r3, #1
 8018cd8:	f241 111c 	movw	r1, #4380	; 0x111c
 8018cdc:	428b      	cmp	r3, r1
 8018cde:	bf38      	it	cc
 8018ce0:	460b      	movcc	r3, r1
 8018ce2:	429a      	cmp	r2, r3
 8018ce4:	d204      	bcs.n	8018cf0 <tcp_process+0x460>
 8018ce6:	687b      	ldr	r3, [r7, #4]
 8018ce8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8018cea:	009b      	lsls	r3, r3, #2
 8018cec:	b29b      	uxth	r3, r3
 8018cee:	e00d      	b.n	8018d0c <tcp_process+0x47c>
 8018cf0:	687b      	ldr	r3, [r7, #4]
 8018cf2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8018cf4:	005b      	lsls	r3, r3, #1
 8018cf6:	f241 121c 	movw	r2, #4380	; 0x111c
 8018cfa:	4293      	cmp	r3, r2
 8018cfc:	d904      	bls.n	8018d08 <tcp_process+0x478>
 8018cfe:	687b      	ldr	r3, [r7, #4]
 8018d00:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8018d02:	005b      	lsls	r3, r3, #1
 8018d04:	b29b      	uxth	r3, r3
 8018d06:	e001      	b.n	8018d0c <tcp_process+0x47c>
 8018d08:	f241 131c 	movw	r3, #4380	; 0x111c
 8018d0c:	687a      	ldr	r2, [r7, #4]
 8018d0e:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8018d12:	4b53      	ldr	r3, [pc, #332]	; (8018e60 <tcp_process+0x5d0>)
 8018d14:	781b      	ldrb	r3, [r3, #0]
 8018d16:	f003 0320 	and.w	r3, r3, #32
 8018d1a:	2b00      	cmp	r3, #0
 8018d1c:	d037      	beq.n	8018d8e <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8018d1e:	687b      	ldr	r3, [r7, #4]
 8018d20:	8b5b      	ldrh	r3, [r3, #26]
 8018d22:	f043 0302 	orr.w	r3, r3, #2
 8018d26:	b29a      	uxth	r2, r3
 8018d28:	687b      	ldr	r3, [r7, #4]
 8018d2a:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8018d2c:	687b      	ldr	r3, [r7, #4]
 8018d2e:	2207      	movs	r2, #7
 8018d30:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8018d32:	e02c      	b.n	8018d8e <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018d34:	4b40      	ldr	r3, [pc, #256]	; (8018e38 <tcp_process+0x5a8>)
 8018d36:	6819      	ldr	r1, [r3, #0]
 8018d38:	4b40      	ldr	r3, [pc, #256]	; (8018e3c <tcp_process+0x5ac>)
 8018d3a:	881b      	ldrh	r3, [r3, #0]
 8018d3c:	461a      	mov	r2, r3
 8018d3e:	4b40      	ldr	r3, [pc, #256]	; (8018e40 <tcp_process+0x5b0>)
 8018d40:	681b      	ldr	r3, [r3, #0]
 8018d42:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8018d44:	4b3f      	ldr	r3, [pc, #252]	; (8018e44 <tcp_process+0x5b4>)
 8018d46:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018d48:	885b      	ldrh	r3, [r3, #2]
 8018d4a:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8018d4c:	4a3d      	ldr	r2, [pc, #244]	; (8018e44 <tcp_process+0x5b4>)
 8018d4e:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018d50:	8812      	ldrh	r2, [r2, #0]
 8018d52:	b292      	uxth	r2, r2
 8018d54:	9202      	str	r2, [sp, #8]
 8018d56:	9301      	str	r3, [sp, #4]
 8018d58:	4b3b      	ldr	r3, [pc, #236]	; (8018e48 <tcp_process+0x5b8>)
 8018d5a:	9300      	str	r3, [sp, #0]
 8018d5c:	4b3b      	ldr	r3, [pc, #236]	; (8018e4c <tcp_process+0x5bc>)
 8018d5e:	4602      	mov	r2, r0
 8018d60:	6878      	ldr	r0, [r7, #4]
 8018d62:	f002 fbdf 	bl	801b524 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8018d66:	e167      	b.n	8019038 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8018d68:	4b32      	ldr	r3, [pc, #200]	; (8018e34 <tcp_process+0x5a4>)
 8018d6a:	781b      	ldrb	r3, [r3, #0]
 8018d6c:	f003 0302 	and.w	r3, r3, #2
 8018d70:	2b00      	cmp	r3, #0
 8018d72:	f000 8161 	beq.w	8019038 <tcp_process+0x7a8>
 8018d76:	687b      	ldr	r3, [r7, #4]
 8018d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018d7a:	1e5a      	subs	r2, r3, #1
 8018d7c:	4b30      	ldr	r3, [pc, #192]	; (8018e40 <tcp_process+0x5b0>)
 8018d7e:	681b      	ldr	r3, [r3, #0]
 8018d80:	429a      	cmp	r2, r3
 8018d82:	f040 8159 	bne.w	8019038 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8018d86:	6878      	ldr	r0, [r7, #4]
 8018d88:	f002 f9b8 	bl	801b0fc <tcp_rexmit>
      break;
 8018d8c:	e154      	b.n	8019038 <tcp_process+0x7a8>
 8018d8e:	e153      	b.n	8019038 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8018d90:	6878      	ldr	r0, [r7, #4]
 8018d92:	f000 fa71 	bl	8019278 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8018d96:	4b32      	ldr	r3, [pc, #200]	; (8018e60 <tcp_process+0x5d0>)
 8018d98:	781b      	ldrb	r3, [r3, #0]
 8018d9a:	f003 0320 	and.w	r3, r3, #32
 8018d9e:	2b00      	cmp	r3, #0
 8018da0:	f000 814c 	beq.w	801903c <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8018da4:	687b      	ldr	r3, [r7, #4]
 8018da6:	8b5b      	ldrh	r3, [r3, #26]
 8018da8:	f043 0302 	orr.w	r3, r3, #2
 8018dac:	b29a      	uxth	r2, r3
 8018dae:	687b      	ldr	r3, [r7, #4]
 8018db0:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8018db2:	687b      	ldr	r3, [r7, #4]
 8018db4:	2207      	movs	r2, #7
 8018db6:	751a      	strb	r2, [r3, #20]
      }
      break;
 8018db8:	e140      	b.n	801903c <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8018dba:	6878      	ldr	r0, [r7, #4]
 8018dbc:	f000 fa5c 	bl	8019278 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8018dc0:	4b27      	ldr	r3, [pc, #156]	; (8018e60 <tcp_process+0x5d0>)
 8018dc2:	781b      	ldrb	r3, [r3, #0]
 8018dc4:	f003 0320 	and.w	r3, r3, #32
 8018dc8:	2b00      	cmp	r3, #0
 8018dca:	d071      	beq.n	8018eb0 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8018dcc:	4b19      	ldr	r3, [pc, #100]	; (8018e34 <tcp_process+0x5a4>)
 8018dce:	781b      	ldrb	r3, [r3, #0]
 8018dd0:	f003 0310 	and.w	r3, r3, #16
 8018dd4:	2b00      	cmp	r3, #0
 8018dd6:	d060      	beq.n	8018e9a <tcp_process+0x60a>
 8018dd8:	687b      	ldr	r3, [r7, #4]
 8018dda:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8018ddc:	4b16      	ldr	r3, [pc, #88]	; (8018e38 <tcp_process+0x5a8>)
 8018dde:	681b      	ldr	r3, [r3, #0]
 8018de0:	429a      	cmp	r2, r3
 8018de2:	d15a      	bne.n	8018e9a <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8018de4:	687b      	ldr	r3, [r7, #4]
 8018de6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8018de8:	2b00      	cmp	r3, #0
 8018dea:	d156      	bne.n	8018e9a <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8018dec:	687b      	ldr	r3, [r7, #4]
 8018dee:	8b5b      	ldrh	r3, [r3, #26]
 8018df0:	f043 0302 	orr.w	r3, r3, #2
 8018df4:	b29a      	uxth	r2, r3
 8018df6:	687b      	ldr	r3, [r7, #4]
 8018df8:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8018dfa:	6878      	ldr	r0, [r7, #4]
 8018dfc:	f7fe fdbe 	bl	801797c <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8018e00:	4b18      	ldr	r3, [pc, #96]	; (8018e64 <tcp_process+0x5d4>)
 8018e02:	681b      	ldr	r3, [r3, #0]
 8018e04:	687a      	ldr	r2, [r7, #4]
 8018e06:	429a      	cmp	r2, r3
 8018e08:	d105      	bne.n	8018e16 <tcp_process+0x586>
 8018e0a:	4b16      	ldr	r3, [pc, #88]	; (8018e64 <tcp_process+0x5d4>)
 8018e0c:	681b      	ldr	r3, [r3, #0]
 8018e0e:	68db      	ldr	r3, [r3, #12]
 8018e10:	4a14      	ldr	r2, [pc, #80]	; (8018e64 <tcp_process+0x5d4>)
 8018e12:	6013      	str	r3, [r2, #0]
 8018e14:	e02e      	b.n	8018e74 <tcp_process+0x5e4>
 8018e16:	4b13      	ldr	r3, [pc, #76]	; (8018e64 <tcp_process+0x5d4>)
 8018e18:	681b      	ldr	r3, [r3, #0]
 8018e1a:	617b      	str	r3, [r7, #20]
 8018e1c:	e027      	b.n	8018e6e <tcp_process+0x5de>
 8018e1e:	697b      	ldr	r3, [r7, #20]
 8018e20:	68db      	ldr	r3, [r3, #12]
 8018e22:	687a      	ldr	r2, [r7, #4]
 8018e24:	429a      	cmp	r2, r3
 8018e26:	d11f      	bne.n	8018e68 <tcp_process+0x5d8>
 8018e28:	687b      	ldr	r3, [r7, #4]
 8018e2a:	68da      	ldr	r2, [r3, #12]
 8018e2c:	697b      	ldr	r3, [r7, #20]
 8018e2e:	60da      	str	r2, [r3, #12]
 8018e30:	e020      	b.n	8018e74 <tcp_process+0x5e4>
 8018e32:	bf00      	nop
 8018e34:	20007748 	.word	0x20007748
 8018e38:	20007740 	.word	0x20007740
 8018e3c:	20007746 	.word	0x20007746
 8018e40:	2000773c 	.word	0x2000773c
 8018e44:	2000772c 	.word	0x2000772c
 8018e48:	20008968 	.word	0x20008968
 8018e4c:	2000896c 	.word	0x2000896c
 8018e50:	08021694 	.word	0x08021694
 8018e54:	08021950 	.word	0x08021950
 8018e58:	080216fc 	.word	0x080216fc
 8018e5c:	20007744 	.word	0x20007744
 8018e60:	20007749 	.word	0x20007749
 8018e64:	2000ba40 	.word	0x2000ba40
 8018e68:	697b      	ldr	r3, [r7, #20]
 8018e6a:	68db      	ldr	r3, [r3, #12]
 8018e6c:	617b      	str	r3, [r7, #20]
 8018e6e:	697b      	ldr	r3, [r7, #20]
 8018e70:	2b00      	cmp	r3, #0
 8018e72:	d1d4      	bne.n	8018e1e <tcp_process+0x58e>
 8018e74:	687b      	ldr	r3, [r7, #4]
 8018e76:	2200      	movs	r2, #0
 8018e78:	60da      	str	r2, [r3, #12]
 8018e7a:	4b77      	ldr	r3, [pc, #476]	; (8019058 <tcp_process+0x7c8>)
 8018e7c:	2201      	movs	r2, #1
 8018e7e:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8018e80:	687b      	ldr	r3, [r7, #4]
 8018e82:	220a      	movs	r2, #10
 8018e84:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8018e86:	4b75      	ldr	r3, [pc, #468]	; (801905c <tcp_process+0x7cc>)
 8018e88:	681a      	ldr	r2, [r3, #0]
 8018e8a:	687b      	ldr	r3, [r7, #4]
 8018e8c:	60da      	str	r2, [r3, #12]
 8018e8e:	4a73      	ldr	r2, [pc, #460]	; (801905c <tcp_process+0x7cc>)
 8018e90:	687b      	ldr	r3, [r7, #4]
 8018e92:	6013      	str	r3, [r2, #0]
 8018e94:	f002 fea6 	bl	801bbe4 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8018e98:	e0d2      	b.n	8019040 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8018e9a:	687b      	ldr	r3, [r7, #4]
 8018e9c:	8b5b      	ldrh	r3, [r3, #26]
 8018e9e:	f043 0302 	orr.w	r3, r3, #2
 8018ea2:	b29a      	uxth	r2, r3
 8018ea4:	687b      	ldr	r3, [r7, #4]
 8018ea6:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8018ea8:	687b      	ldr	r3, [r7, #4]
 8018eaa:	2208      	movs	r2, #8
 8018eac:	751a      	strb	r2, [r3, #20]
      break;
 8018eae:	e0c7      	b.n	8019040 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8018eb0:	4b6b      	ldr	r3, [pc, #428]	; (8019060 <tcp_process+0x7d0>)
 8018eb2:	781b      	ldrb	r3, [r3, #0]
 8018eb4:	f003 0310 	and.w	r3, r3, #16
 8018eb8:	2b00      	cmp	r3, #0
 8018eba:	f000 80c1 	beq.w	8019040 <tcp_process+0x7b0>
 8018ebe:	687b      	ldr	r3, [r7, #4]
 8018ec0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8018ec2:	4b68      	ldr	r3, [pc, #416]	; (8019064 <tcp_process+0x7d4>)
 8018ec4:	681b      	ldr	r3, [r3, #0]
 8018ec6:	429a      	cmp	r2, r3
 8018ec8:	f040 80ba 	bne.w	8019040 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8018ecc:	687b      	ldr	r3, [r7, #4]
 8018ece:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8018ed0:	2b00      	cmp	r3, #0
 8018ed2:	f040 80b5 	bne.w	8019040 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8018ed6:	687b      	ldr	r3, [r7, #4]
 8018ed8:	2206      	movs	r2, #6
 8018eda:	751a      	strb	r2, [r3, #20]
      break;
 8018edc:	e0b0      	b.n	8019040 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8018ede:	6878      	ldr	r0, [r7, #4]
 8018ee0:	f000 f9ca 	bl	8019278 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8018ee4:	4b60      	ldr	r3, [pc, #384]	; (8019068 <tcp_process+0x7d8>)
 8018ee6:	781b      	ldrb	r3, [r3, #0]
 8018ee8:	f003 0320 	and.w	r3, r3, #32
 8018eec:	2b00      	cmp	r3, #0
 8018eee:	f000 80a9 	beq.w	8019044 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8018ef2:	687b      	ldr	r3, [r7, #4]
 8018ef4:	8b5b      	ldrh	r3, [r3, #26]
 8018ef6:	f043 0302 	orr.w	r3, r3, #2
 8018efa:	b29a      	uxth	r2, r3
 8018efc:	687b      	ldr	r3, [r7, #4]
 8018efe:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8018f00:	6878      	ldr	r0, [r7, #4]
 8018f02:	f7fe fd3b 	bl	801797c <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8018f06:	4b59      	ldr	r3, [pc, #356]	; (801906c <tcp_process+0x7dc>)
 8018f08:	681b      	ldr	r3, [r3, #0]
 8018f0a:	687a      	ldr	r2, [r7, #4]
 8018f0c:	429a      	cmp	r2, r3
 8018f0e:	d105      	bne.n	8018f1c <tcp_process+0x68c>
 8018f10:	4b56      	ldr	r3, [pc, #344]	; (801906c <tcp_process+0x7dc>)
 8018f12:	681b      	ldr	r3, [r3, #0]
 8018f14:	68db      	ldr	r3, [r3, #12]
 8018f16:	4a55      	ldr	r2, [pc, #340]	; (801906c <tcp_process+0x7dc>)
 8018f18:	6013      	str	r3, [r2, #0]
 8018f1a:	e013      	b.n	8018f44 <tcp_process+0x6b4>
 8018f1c:	4b53      	ldr	r3, [pc, #332]	; (801906c <tcp_process+0x7dc>)
 8018f1e:	681b      	ldr	r3, [r3, #0]
 8018f20:	613b      	str	r3, [r7, #16]
 8018f22:	e00c      	b.n	8018f3e <tcp_process+0x6ae>
 8018f24:	693b      	ldr	r3, [r7, #16]
 8018f26:	68db      	ldr	r3, [r3, #12]
 8018f28:	687a      	ldr	r2, [r7, #4]
 8018f2a:	429a      	cmp	r2, r3
 8018f2c:	d104      	bne.n	8018f38 <tcp_process+0x6a8>
 8018f2e:	687b      	ldr	r3, [r7, #4]
 8018f30:	68da      	ldr	r2, [r3, #12]
 8018f32:	693b      	ldr	r3, [r7, #16]
 8018f34:	60da      	str	r2, [r3, #12]
 8018f36:	e005      	b.n	8018f44 <tcp_process+0x6b4>
 8018f38:	693b      	ldr	r3, [r7, #16]
 8018f3a:	68db      	ldr	r3, [r3, #12]
 8018f3c:	613b      	str	r3, [r7, #16]
 8018f3e:	693b      	ldr	r3, [r7, #16]
 8018f40:	2b00      	cmp	r3, #0
 8018f42:	d1ef      	bne.n	8018f24 <tcp_process+0x694>
 8018f44:	687b      	ldr	r3, [r7, #4]
 8018f46:	2200      	movs	r2, #0
 8018f48:	60da      	str	r2, [r3, #12]
 8018f4a:	4b43      	ldr	r3, [pc, #268]	; (8019058 <tcp_process+0x7c8>)
 8018f4c:	2201      	movs	r2, #1
 8018f4e:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8018f50:	687b      	ldr	r3, [r7, #4]
 8018f52:	220a      	movs	r2, #10
 8018f54:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8018f56:	4b41      	ldr	r3, [pc, #260]	; (801905c <tcp_process+0x7cc>)
 8018f58:	681a      	ldr	r2, [r3, #0]
 8018f5a:	687b      	ldr	r3, [r7, #4]
 8018f5c:	60da      	str	r2, [r3, #12]
 8018f5e:	4a3f      	ldr	r2, [pc, #252]	; (801905c <tcp_process+0x7cc>)
 8018f60:	687b      	ldr	r3, [r7, #4]
 8018f62:	6013      	str	r3, [r2, #0]
 8018f64:	f002 fe3e 	bl	801bbe4 <tcp_timer_needed>
      }
      break;
 8018f68:	e06c      	b.n	8019044 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8018f6a:	6878      	ldr	r0, [r7, #4]
 8018f6c:	f000 f984 	bl	8019278 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8018f70:	4b3b      	ldr	r3, [pc, #236]	; (8019060 <tcp_process+0x7d0>)
 8018f72:	781b      	ldrb	r3, [r3, #0]
 8018f74:	f003 0310 	and.w	r3, r3, #16
 8018f78:	2b00      	cmp	r3, #0
 8018f7a:	d065      	beq.n	8019048 <tcp_process+0x7b8>
 8018f7c:	687b      	ldr	r3, [r7, #4]
 8018f7e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8018f80:	4b38      	ldr	r3, [pc, #224]	; (8019064 <tcp_process+0x7d4>)
 8018f82:	681b      	ldr	r3, [r3, #0]
 8018f84:	429a      	cmp	r2, r3
 8018f86:	d15f      	bne.n	8019048 <tcp_process+0x7b8>
 8018f88:	687b      	ldr	r3, [r7, #4]
 8018f8a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018f8c:	2b00      	cmp	r3, #0
 8018f8e:	d15b      	bne.n	8019048 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8018f90:	6878      	ldr	r0, [r7, #4]
 8018f92:	f7fe fcf3 	bl	801797c <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8018f96:	4b35      	ldr	r3, [pc, #212]	; (801906c <tcp_process+0x7dc>)
 8018f98:	681b      	ldr	r3, [r3, #0]
 8018f9a:	687a      	ldr	r2, [r7, #4]
 8018f9c:	429a      	cmp	r2, r3
 8018f9e:	d105      	bne.n	8018fac <tcp_process+0x71c>
 8018fa0:	4b32      	ldr	r3, [pc, #200]	; (801906c <tcp_process+0x7dc>)
 8018fa2:	681b      	ldr	r3, [r3, #0]
 8018fa4:	68db      	ldr	r3, [r3, #12]
 8018fa6:	4a31      	ldr	r2, [pc, #196]	; (801906c <tcp_process+0x7dc>)
 8018fa8:	6013      	str	r3, [r2, #0]
 8018faa:	e013      	b.n	8018fd4 <tcp_process+0x744>
 8018fac:	4b2f      	ldr	r3, [pc, #188]	; (801906c <tcp_process+0x7dc>)
 8018fae:	681b      	ldr	r3, [r3, #0]
 8018fb0:	60fb      	str	r3, [r7, #12]
 8018fb2:	e00c      	b.n	8018fce <tcp_process+0x73e>
 8018fb4:	68fb      	ldr	r3, [r7, #12]
 8018fb6:	68db      	ldr	r3, [r3, #12]
 8018fb8:	687a      	ldr	r2, [r7, #4]
 8018fba:	429a      	cmp	r2, r3
 8018fbc:	d104      	bne.n	8018fc8 <tcp_process+0x738>
 8018fbe:	687b      	ldr	r3, [r7, #4]
 8018fc0:	68da      	ldr	r2, [r3, #12]
 8018fc2:	68fb      	ldr	r3, [r7, #12]
 8018fc4:	60da      	str	r2, [r3, #12]
 8018fc6:	e005      	b.n	8018fd4 <tcp_process+0x744>
 8018fc8:	68fb      	ldr	r3, [r7, #12]
 8018fca:	68db      	ldr	r3, [r3, #12]
 8018fcc:	60fb      	str	r3, [r7, #12]
 8018fce:	68fb      	ldr	r3, [r7, #12]
 8018fd0:	2b00      	cmp	r3, #0
 8018fd2:	d1ef      	bne.n	8018fb4 <tcp_process+0x724>
 8018fd4:	687b      	ldr	r3, [r7, #4]
 8018fd6:	2200      	movs	r2, #0
 8018fd8:	60da      	str	r2, [r3, #12]
 8018fda:	4b1f      	ldr	r3, [pc, #124]	; (8019058 <tcp_process+0x7c8>)
 8018fdc:	2201      	movs	r2, #1
 8018fde:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8018fe0:	687b      	ldr	r3, [r7, #4]
 8018fe2:	220a      	movs	r2, #10
 8018fe4:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8018fe6:	4b1d      	ldr	r3, [pc, #116]	; (801905c <tcp_process+0x7cc>)
 8018fe8:	681a      	ldr	r2, [r3, #0]
 8018fea:	687b      	ldr	r3, [r7, #4]
 8018fec:	60da      	str	r2, [r3, #12]
 8018fee:	4a1b      	ldr	r2, [pc, #108]	; (801905c <tcp_process+0x7cc>)
 8018ff0:	687b      	ldr	r3, [r7, #4]
 8018ff2:	6013      	str	r3, [r2, #0]
 8018ff4:	f002 fdf6 	bl	801bbe4 <tcp_timer_needed>
      }
      break;
 8018ff8:	e026      	b.n	8019048 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8018ffa:	6878      	ldr	r0, [r7, #4]
 8018ffc:	f000 f93c 	bl	8019278 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8019000:	4b17      	ldr	r3, [pc, #92]	; (8019060 <tcp_process+0x7d0>)
 8019002:	781b      	ldrb	r3, [r3, #0]
 8019004:	f003 0310 	and.w	r3, r3, #16
 8019008:	2b00      	cmp	r3, #0
 801900a:	d01f      	beq.n	801904c <tcp_process+0x7bc>
 801900c:	687b      	ldr	r3, [r7, #4]
 801900e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8019010:	4b14      	ldr	r3, [pc, #80]	; (8019064 <tcp_process+0x7d4>)
 8019012:	681b      	ldr	r3, [r3, #0]
 8019014:	429a      	cmp	r2, r3
 8019016:	d119      	bne.n	801904c <tcp_process+0x7bc>
 8019018:	687b      	ldr	r3, [r7, #4]
 801901a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801901c:	2b00      	cmp	r3, #0
 801901e:	d115      	bne.n	801904c <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8019020:	4b11      	ldr	r3, [pc, #68]	; (8019068 <tcp_process+0x7d8>)
 8019022:	781b      	ldrb	r3, [r3, #0]
 8019024:	f043 0310 	orr.w	r3, r3, #16
 8019028:	b2da      	uxtb	r2, r3
 801902a:	4b0f      	ldr	r3, [pc, #60]	; (8019068 <tcp_process+0x7d8>)
 801902c:	701a      	strb	r2, [r3, #0]
      }
      break;
 801902e:	e00d      	b.n	801904c <tcp_process+0x7bc>
    default:
      break;
 8019030:	bf00      	nop
 8019032:	e00c      	b.n	801904e <tcp_process+0x7be>
      break;
 8019034:	bf00      	nop
 8019036:	e00a      	b.n	801904e <tcp_process+0x7be>
      break;
 8019038:	bf00      	nop
 801903a:	e008      	b.n	801904e <tcp_process+0x7be>
      break;
 801903c:	bf00      	nop
 801903e:	e006      	b.n	801904e <tcp_process+0x7be>
      break;
 8019040:	bf00      	nop
 8019042:	e004      	b.n	801904e <tcp_process+0x7be>
      break;
 8019044:	bf00      	nop
 8019046:	e002      	b.n	801904e <tcp_process+0x7be>
      break;
 8019048:	bf00      	nop
 801904a:	e000      	b.n	801904e <tcp_process+0x7be>
      break;
 801904c:	bf00      	nop
  }
  return ERR_OK;
 801904e:	2300      	movs	r3, #0
}
 8019050:	4618      	mov	r0, r3
 8019052:	3724      	adds	r7, #36	; 0x24
 8019054:	46bd      	mov	sp, r7
 8019056:	bd90      	pop	{r4, r7, pc}
 8019058:	2000ba3c 	.word	0x2000ba3c
 801905c:	2000ba50 	.word	0x2000ba50
 8019060:	20007748 	.word	0x20007748
 8019064:	20007740 	.word	0x20007740
 8019068:	20007749 	.word	0x20007749
 801906c:	2000ba40 	.word	0x2000ba40

08019070 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8019070:	b590      	push	{r4, r7, lr}
 8019072:	b085      	sub	sp, #20
 8019074:	af00      	add	r7, sp, #0
 8019076:	6078      	str	r0, [r7, #4]
 8019078:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801907a:	687b      	ldr	r3, [r7, #4]
 801907c:	2b00      	cmp	r3, #0
 801907e:	d106      	bne.n	801908e <tcp_oos_insert_segment+0x1e>
 8019080:	4b3b      	ldr	r3, [pc, #236]	; (8019170 <tcp_oos_insert_segment+0x100>)
 8019082:	f240 421f 	movw	r2, #1055	; 0x41f
 8019086:	493b      	ldr	r1, [pc, #236]	; (8019174 <tcp_oos_insert_segment+0x104>)
 8019088:	483b      	ldr	r0, [pc, #236]	; (8019178 <tcp_oos_insert_segment+0x108>)
 801908a:	f004 fb25 	bl	801d6d8 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801908e:	687b      	ldr	r3, [r7, #4]
 8019090:	68db      	ldr	r3, [r3, #12]
 8019092:	899b      	ldrh	r3, [r3, #12]
 8019094:	b29b      	uxth	r3, r3
 8019096:	4618      	mov	r0, r3
 8019098:	f7f7 f8a6 	bl	80101e8 <lwip_htons>
 801909c:	4603      	mov	r3, r0
 801909e:	b2db      	uxtb	r3, r3
 80190a0:	f003 0301 	and.w	r3, r3, #1
 80190a4:	2b00      	cmp	r3, #0
 80190a6:	d028      	beq.n	80190fa <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 80190a8:	6838      	ldr	r0, [r7, #0]
 80190aa:	f7fe fa67 	bl	801757c <tcp_segs_free>
    next = NULL;
 80190ae:	2300      	movs	r3, #0
 80190b0:	603b      	str	r3, [r7, #0]
 80190b2:	e056      	b.n	8019162 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80190b4:	683b      	ldr	r3, [r7, #0]
 80190b6:	68db      	ldr	r3, [r3, #12]
 80190b8:	899b      	ldrh	r3, [r3, #12]
 80190ba:	b29b      	uxth	r3, r3
 80190bc:	4618      	mov	r0, r3
 80190be:	f7f7 f893 	bl	80101e8 <lwip_htons>
 80190c2:	4603      	mov	r3, r0
 80190c4:	b2db      	uxtb	r3, r3
 80190c6:	f003 0301 	and.w	r3, r3, #1
 80190ca:	2b00      	cmp	r3, #0
 80190cc:	d00d      	beq.n	80190ea <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 80190ce:	687b      	ldr	r3, [r7, #4]
 80190d0:	68db      	ldr	r3, [r3, #12]
 80190d2:	899b      	ldrh	r3, [r3, #12]
 80190d4:	b29c      	uxth	r4, r3
 80190d6:	2001      	movs	r0, #1
 80190d8:	f7f7 f886 	bl	80101e8 <lwip_htons>
 80190dc:	4603      	mov	r3, r0
 80190de:	461a      	mov	r2, r3
 80190e0:	687b      	ldr	r3, [r7, #4]
 80190e2:	68db      	ldr	r3, [r3, #12]
 80190e4:	4322      	orrs	r2, r4
 80190e6:	b292      	uxth	r2, r2
 80190e8:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 80190ea:	683b      	ldr	r3, [r7, #0]
 80190ec:	60fb      	str	r3, [r7, #12]
      next = next->next;
 80190ee:	683b      	ldr	r3, [r7, #0]
 80190f0:	681b      	ldr	r3, [r3, #0]
 80190f2:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 80190f4:	68f8      	ldr	r0, [r7, #12]
 80190f6:	f7fe fa55 	bl	80175a4 <tcp_seg_free>
    while (next &&
 80190fa:	683b      	ldr	r3, [r7, #0]
 80190fc:	2b00      	cmp	r3, #0
 80190fe:	d00e      	beq.n	801911e <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8019100:	687b      	ldr	r3, [r7, #4]
 8019102:	891b      	ldrh	r3, [r3, #8]
 8019104:	461a      	mov	r2, r3
 8019106:	4b1d      	ldr	r3, [pc, #116]	; (801917c <tcp_oos_insert_segment+0x10c>)
 8019108:	681b      	ldr	r3, [r3, #0]
 801910a:	441a      	add	r2, r3
 801910c:	683b      	ldr	r3, [r7, #0]
 801910e:	68db      	ldr	r3, [r3, #12]
 8019110:	685b      	ldr	r3, [r3, #4]
 8019112:	6839      	ldr	r1, [r7, #0]
 8019114:	8909      	ldrh	r1, [r1, #8]
 8019116:	440b      	add	r3, r1
 8019118:	1ad3      	subs	r3, r2, r3
    while (next &&
 801911a:	2b00      	cmp	r3, #0
 801911c:	daca      	bge.n	80190b4 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 801911e:	683b      	ldr	r3, [r7, #0]
 8019120:	2b00      	cmp	r3, #0
 8019122:	d01e      	beq.n	8019162 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8019124:	687b      	ldr	r3, [r7, #4]
 8019126:	891b      	ldrh	r3, [r3, #8]
 8019128:	461a      	mov	r2, r3
 801912a:	4b14      	ldr	r3, [pc, #80]	; (801917c <tcp_oos_insert_segment+0x10c>)
 801912c:	681b      	ldr	r3, [r3, #0]
 801912e:	441a      	add	r2, r3
 8019130:	683b      	ldr	r3, [r7, #0]
 8019132:	68db      	ldr	r3, [r3, #12]
 8019134:	685b      	ldr	r3, [r3, #4]
 8019136:	1ad3      	subs	r3, r2, r3
    if (next &&
 8019138:	2b00      	cmp	r3, #0
 801913a:	dd12      	ble.n	8019162 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 801913c:	683b      	ldr	r3, [r7, #0]
 801913e:	68db      	ldr	r3, [r3, #12]
 8019140:	685b      	ldr	r3, [r3, #4]
 8019142:	b29a      	uxth	r2, r3
 8019144:	4b0d      	ldr	r3, [pc, #52]	; (801917c <tcp_oos_insert_segment+0x10c>)
 8019146:	681b      	ldr	r3, [r3, #0]
 8019148:	b29b      	uxth	r3, r3
 801914a:	1ad3      	subs	r3, r2, r3
 801914c:	b29a      	uxth	r2, r3
 801914e:	687b      	ldr	r3, [r7, #4]
 8019150:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8019152:	687b      	ldr	r3, [r7, #4]
 8019154:	685a      	ldr	r2, [r3, #4]
 8019156:	687b      	ldr	r3, [r7, #4]
 8019158:	891b      	ldrh	r3, [r3, #8]
 801915a:	4619      	mov	r1, r3
 801915c:	4610      	mov	r0, r2
 801915e:	f7fc fd25 	bl	8015bac <pbuf_realloc>
    }
  }
  cseg->next = next;
 8019162:	687b      	ldr	r3, [r7, #4]
 8019164:	683a      	ldr	r2, [r7, #0]
 8019166:	601a      	str	r2, [r3, #0]
}
 8019168:	bf00      	nop
 801916a:	3714      	adds	r7, #20
 801916c:	46bd      	mov	sp, r7
 801916e:	bd90      	pop	{r4, r7, pc}
 8019170:	08021694 	.word	0x08021694
 8019174:	08021970 	.word	0x08021970
 8019178:	080216fc 	.word	0x080216fc
 801917c:	2000773c 	.word	0x2000773c

08019180 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8019180:	b5b0      	push	{r4, r5, r7, lr}
 8019182:	b086      	sub	sp, #24
 8019184:	af00      	add	r7, sp, #0
 8019186:	60f8      	str	r0, [r7, #12]
 8019188:	60b9      	str	r1, [r7, #8]
 801918a:	607a      	str	r2, [r7, #4]
 801918c:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 801918e:	e03e      	b.n	801920e <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8019190:	68bb      	ldr	r3, [r7, #8]
 8019192:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8019194:	68bb      	ldr	r3, [r7, #8]
 8019196:	681b      	ldr	r3, [r3, #0]
 8019198:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 801919a:	697b      	ldr	r3, [r7, #20]
 801919c:	685b      	ldr	r3, [r3, #4]
 801919e:	4618      	mov	r0, r3
 80191a0:	f7fc ff18 	bl	8015fd4 <pbuf_clen>
 80191a4:	4603      	mov	r3, r0
 80191a6:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 80191a8:	68fb      	ldr	r3, [r7, #12]
 80191aa:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80191ae:	8a7a      	ldrh	r2, [r7, #18]
 80191b0:	429a      	cmp	r2, r3
 80191b2:	d906      	bls.n	80191c2 <tcp_free_acked_segments+0x42>
 80191b4:	4b2a      	ldr	r3, [pc, #168]	; (8019260 <tcp_free_acked_segments+0xe0>)
 80191b6:	f240 4257 	movw	r2, #1111	; 0x457
 80191ba:	492a      	ldr	r1, [pc, #168]	; (8019264 <tcp_free_acked_segments+0xe4>)
 80191bc:	482a      	ldr	r0, [pc, #168]	; (8019268 <tcp_free_acked_segments+0xe8>)
 80191be:	f004 fa8b 	bl	801d6d8 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 80191c2:	68fb      	ldr	r3, [r7, #12]
 80191c4:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 80191c8:	8a7b      	ldrh	r3, [r7, #18]
 80191ca:	1ad3      	subs	r3, r2, r3
 80191cc:	b29a      	uxth	r2, r3
 80191ce:	68fb      	ldr	r3, [r7, #12]
 80191d0:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 80191d4:	697b      	ldr	r3, [r7, #20]
 80191d6:	891a      	ldrh	r2, [r3, #8]
 80191d8:	4b24      	ldr	r3, [pc, #144]	; (801926c <tcp_free_acked_segments+0xec>)
 80191da:	881b      	ldrh	r3, [r3, #0]
 80191dc:	4413      	add	r3, r2
 80191de:	b29a      	uxth	r2, r3
 80191e0:	4b22      	ldr	r3, [pc, #136]	; (801926c <tcp_free_acked_segments+0xec>)
 80191e2:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 80191e4:	6978      	ldr	r0, [r7, #20]
 80191e6:	f7fe f9dd 	bl	80175a4 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 80191ea:	68fb      	ldr	r3, [r7, #12]
 80191ec:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80191f0:	2b00      	cmp	r3, #0
 80191f2:	d00c      	beq.n	801920e <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 80191f4:	68bb      	ldr	r3, [r7, #8]
 80191f6:	2b00      	cmp	r3, #0
 80191f8:	d109      	bne.n	801920e <tcp_free_acked_segments+0x8e>
 80191fa:	683b      	ldr	r3, [r7, #0]
 80191fc:	2b00      	cmp	r3, #0
 80191fe:	d106      	bne.n	801920e <tcp_free_acked_segments+0x8e>
 8019200:	4b17      	ldr	r3, [pc, #92]	; (8019260 <tcp_free_acked_segments+0xe0>)
 8019202:	f240 4262 	movw	r2, #1122	; 0x462
 8019206:	491a      	ldr	r1, [pc, #104]	; (8019270 <tcp_free_acked_segments+0xf0>)
 8019208:	4817      	ldr	r0, [pc, #92]	; (8019268 <tcp_free_acked_segments+0xe8>)
 801920a:	f004 fa65 	bl	801d6d8 <iprintf>
  while (seg_list != NULL &&
 801920e:	68bb      	ldr	r3, [r7, #8]
 8019210:	2b00      	cmp	r3, #0
 8019212:	d020      	beq.n	8019256 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8019214:	68bb      	ldr	r3, [r7, #8]
 8019216:	68db      	ldr	r3, [r3, #12]
 8019218:	685b      	ldr	r3, [r3, #4]
 801921a:	4618      	mov	r0, r3
 801921c:	f7f6 fff9 	bl	8010212 <lwip_htonl>
 8019220:	4604      	mov	r4, r0
 8019222:	68bb      	ldr	r3, [r7, #8]
 8019224:	891b      	ldrh	r3, [r3, #8]
 8019226:	461d      	mov	r5, r3
 8019228:	68bb      	ldr	r3, [r7, #8]
 801922a:	68db      	ldr	r3, [r3, #12]
 801922c:	899b      	ldrh	r3, [r3, #12]
 801922e:	b29b      	uxth	r3, r3
 8019230:	4618      	mov	r0, r3
 8019232:	f7f6 ffd9 	bl	80101e8 <lwip_htons>
 8019236:	4603      	mov	r3, r0
 8019238:	b2db      	uxtb	r3, r3
 801923a:	f003 0303 	and.w	r3, r3, #3
 801923e:	2b00      	cmp	r3, #0
 8019240:	d001      	beq.n	8019246 <tcp_free_acked_segments+0xc6>
 8019242:	2301      	movs	r3, #1
 8019244:	e000      	b.n	8019248 <tcp_free_acked_segments+0xc8>
 8019246:	2300      	movs	r3, #0
 8019248:	442b      	add	r3, r5
 801924a:	18e2      	adds	r2, r4, r3
 801924c:	4b09      	ldr	r3, [pc, #36]	; (8019274 <tcp_free_acked_segments+0xf4>)
 801924e:	681b      	ldr	r3, [r3, #0]
 8019250:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8019252:	2b00      	cmp	r3, #0
 8019254:	dd9c      	ble.n	8019190 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8019256:	68bb      	ldr	r3, [r7, #8]
}
 8019258:	4618      	mov	r0, r3
 801925a:	3718      	adds	r7, #24
 801925c:	46bd      	mov	sp, r7
 801925e:	bdb0      	pop	{r4, r5, r7, pc}
 8019260:	08021694 	.word	0x08021694
 8019264:	08021998 	.word	0x08021998
 8019268:	080216fc 	.word	0x080216fc
 801926c:	20007744 	.word	0x20007744
 8019270:	080219c0 	.word	0x080219c0
 8019274:	20007740 	.word	0x20007740

08019278 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8019278:	b5b0      	push	{r4, r5, r7, lr}
 801927a:	b094      	sub	sp, #80	; 0x50
 801927c:	af00      	add	r7, sp, #0
 801927e:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8019280:	2300      	movs	r3, #0
 8019282:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8019284:	687b      	ldr	r3, [r7, #4]
 8019286:	2b00      	cmp	r3, #0
 8019288:	d106      	bne.n	8019298 <tcp_receive+0x20>
 801928a:	4ba6      	ldr	r3, [pc, #664]	; (8019524 <tcp_receive+0x2ac>)
 801928c:	f240 427b 	movw	r2, #1147	; 0x47b
 8019290:	49a5      	ldr	r1, [pc, #660]	; (8019528 <tcp_receive+0x2b0>)
 8019292:	48a6      	ldr	r0, [pc, #664]	; (801952c <tcp_receive+0x2b4>)
 8019294:	f004 fa20 	bl	801d6d8 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8019298:	687b      	ldr	r3, [r7, #4]
 801929a:	7d1b      	ldrb	r3, [r3, #20]
 801929c:	2b03      	cmp	r3, #3
 801929e:	d806      	bhi.n	80192ae <tcp_receive+0x36>
 80192a0:	4ba0      	ldr	r3, [pc, #640]	; (8019524 <tcp_receive+0x2ac>)
 80192a2:	f240 427c 	movw	r2, #1148	; 0x47c
 80192a6:	49a2      	ldr	r1, [pc, #648]	; (8019530 <tcp_receive+0x2b8>)
 80192a8:	48a0      	ldr	r0, [pc, #640]	; (801952c <tcp_receive+0x2b4>)
 80192aa:	f004 fa15 	bl	801d6d8 <iprintf>

  if (flags & TCP_ACK) {
 80192ae:	4ba1      	ldr	r3, [pc, #644]	; (8019534 <tcp_receive+0x2bc>)
 80192b0:	781b      	ldrb	r3, [r3, #0]
 80192b2:	f003 0310 	and.w	r3, r3, #16
 80192b6:	2b00      	cmp	r3, #0
 80192b8:	f000 8263 	beq.w	8019782 <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 80192bc:	687b      	ldr	r3, [r7, #4]
 80192be:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80192c2:	461a      	mov	r2, r3
 80192c4:	687b      	ldr	r3, [r7, #4]
 80192c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80192c8:	4413      	add	r3, r2
 80192ca:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80192cc:	687b      	ldr	r3, [r7, #4]
 80192ce:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80192d0:	4b99      	ldr	r3, [pc, #612]	; (8019538 <tcp_receive+0x2c0>)
 80192d2:	681b      	ldr	r3, [r3, #0]
 80192d4:	1ad3      	subs	r3, r2, r3
 80192d6:	2b00      	cmp	r3, #0
 80192d8:	db1b      	blt.n	8019312 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80192da:	687b      	ldr	r3, [r7, #4]
 80192dc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80192de:	4b96      	ldr	r3, [pc, #600]	; (8019538 <tcp_receive+0x2c0>)
 80192e0:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80192e2:	429a      	cmp	r2, r3
 80192e4:	d106      	bne.n	80192f4 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80192e6:	687b      	ldr	r3, [r7, #4]
 80192e8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80192ea:	4b94      	ldr	r3, [pc, #592]	; (801953c <tcp_receive+0x2c4>)
 80192ec:	681b      	ldr	r3, [r3, #0]
 80192ee:	1ad3      	subs	r3, r2, r3
 80192f0:	2b00      	cmp	r3, #0
 80192f2:	db0e      	blt.n	8019312 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80192f4:	687b      	ldr	r3, [r7, #4]
 80192f6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80192f8:	4b90      	ldr	r3, [pc, #576]	; (801953c <tcp_receive+0x2c4>)
 80192fa:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80192fc:	429a      	cmp	r2, r3
 80192fe:	d125      	bne.n	801934c <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8019300:	4b8f      	ldr	r3, [pc, #572]	; (8019540 <tcp_receive+0x2c8>)
 8019302:	681b      	ldr	r3, [r3, #0]
 8019304:	89db      	ldrh	r3, [r3, #14]
 8019306:	b29a      	uxth	r2, r3
 8019308:	687b      	ldr	r3, [r7, #4]
 801930a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801930e:	429a      	cmp	r2, r3
 8019310:	d91c      	bls.n	801934c <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8019312:	4b8b      	ldr	r3, [pc, #556]	; (8019540 <tcp_receive+0x2c8>)
 8019314:	681b      	ldr	r3, [r3, #0]
 8019316:	89db      	ldrh	r3, [r3, #14]
 8019318:	b29a      	uxth	r2, r3
 801931a:	687b      	ldr	r3, [r7, #4]
 801931c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8019320:	687b      	ldr	r3, [r7, #4]
 8019322:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 8019326:	687b      	ldr	r3, [r7, #4]
 8019328:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801932c:	429a      	cmp	r2, r3
 801932e:	d205      	bcs.n	801933c <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8019330:	687b      	ldr	r3, [r7, #4]
 8019332:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8019336:	687b      	ldr	r3, [r7, #4]
 8019338:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 801933c:	4b7e      	ldr	r3, [pc, #504]	; (8019538 <tcp_receive+0x2c0>)
 801933e:	681a      	ldr	r2, [r3, #0]
 8019340:	687b      	ldr	r3, [r7, #4]
 8019342:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 8019344:	4b7d      	ldr	r3, [pc, #500]	; (801953c <tcp_receive+0x2c4>)
 8019346:	681a      	ldr	r2, [r3, #0]
 8019348:	687b      	ldr	r3, [r7, #4]
 801934a:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 801934c:	4b7b      	ldr	r3, [pc, #492]	; (801953c <tcp_receive+0x2c4>)
 801934e:	681a      	ldr	r2, [r3, #0]
 8019350:	687b      	ldr	r3, [r7, #4]
 8019352:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8019354:	1ad3      	subs	r3, r2, r3
 8019356:	2b00      	cmp	r3, #0
 8019358:	dc58      	bgt.n	801940c <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 801935a:	4b7a      	ldr	r3, [pc, #488]	; (8019544 <tcp_receive+0x2cc>)
 801935c:	881b      	ldrh	r3, [r3, #0]
 801935e:	2b00      	cmp	r3, #0
 8019360:	d14b      	bne.n	80193fa <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8019362:	687b      	ldr	r3, [r7, #4]
 8019364:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8019366:	687a      	ldr	r2, [r7, #4]
 8019368:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 801936c:	4413      	add	r3, r2
 801936e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8019370:	429a      	cmp	r2, r3
 8019372:	d142      	bne.n	80193fa <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8019374:	687b      	ldr	r3, [r7, #4]
 8019376:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801937a:	2b00      	cmp	r3, #0
 801937c:	db3d      	blt.n	80193fa <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 801937e:	687b      	ldr	r3, [r7, #4]
 8019380:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8019382:	4b6e      	ldr	r3, [pc, #440]	; (801953c <tcp_receive+0x2c4>)
 8019384:	681b      	ldr	r3, [r3, #0]
 8019386:	429a      	cmp	r2, r3
 8019388:	d137      	bne.n	80193fa <tcp_receive+0x182>
              found_dupack = 1;
 801938a:	2301      	movs	r3, #1
 801938c:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 801938e:	687b      	ldr	r3, [r7, #4]
 8019390:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8019394:	2bff      	cmp	r3, #255	; 0xff
 8019396:	d007      	beq.n	80193a8 <tcp_receive+0x130>
                ++pcb->dupacks;
 8019398:	687b      	ldr	r3, [r7, #4]
 801939a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801939e:	3301      	adds	r3, #1
 80193a0:	b2da      	uxtb	r2, r3
 80193a2:	687b      	ldr	r3, [r7, #4]
 80193a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 80193a8:	687b      	ldr	r3, [r7, #4]
 80193aa:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80193ae:	2b03      	cmp	r3, #3
 80193b0:	d91b      	bls.n	80193ea <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 80193b2:	687b      	ldr	r3, [r7, #4]
 80193b4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80193b8:	687b      	ldr	r3, [r7, #4]
 80193ba:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80193bc:	4413      	add	r3, r2
 80193be:	b29a      	uxth	r2, r3
 80193c0:	687b      	ldr	r3, [r7, #4]
 80193c2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80193c6:	429a      	cmp	r2, r3
 80193c8:	d30a      	bcc.n	80193e0 <tcp_receive+0x168>
 80193ca:	687b      	ldr	r3, [r7, #4]
 80193cc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80193d0:	687b      	ldr	r3, [r7, #4]
 80193d2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80193d4:	4413      	add	r3, r2
 80193d6:	b29a      	uxth	r2, r3
 80193d8:	687b      	ldr	r3, [r7, #4]
 80193da:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80193de:	e004      	b.n	80193ea <tcp_receive+0x172>
 80193e0:	687b      	ldr	r3, [r7, #4]
 80193e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80193e6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 80193ea:	687b      	ldr	r3, [r7, #4]
 80193ec:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80193f0:	2b02      	cmp	r3, #2
 80193f2:	d902      	bls.n	80193fa <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 80193f4:	6878      	ldr	r0, [r7, #4]
 80193f6:	f001 feed 	bl	801b1d4 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 80193fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80193fc:	2b00      	cmp	r3, #0
 80193fe:	f040 8160 	bne.w	80196c2 <tcp_receive+0x44a>
        pcb->dupacks = 0;
 8019402:	687b      	ldr	r3, [r7, #4]
 8019404:	2200      	movs	r2, #0
 8019406:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 801940a:	e15a      	b.n	80196c2 <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801940c:	4b4b      	ldr	r3, [pc, #300]	; (801953c <tcp_receive+0x2c4>)
 801940e:	681a      	ldr	r2, [r3, #0]
 8019410:	687b      	ldr	r3, [r7, #4]
 8019412:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8019414:	1ad3      	subs	r3, r2, r3
 8019416:	3b01      	subs	r3, #1
 8019418:	2b00      	cmp	r3, #0
 801941a:	f2c0 814d 	blt.w	80196b8 <tcp_receive+0x440>
 801941e:	4b47      	ldr	r3, [pc, #284]	; (801953c <tcp_receive+0x2c4>)
 8019420:	681a      	ldr	r2, [r3, #0]
 8019422:	687b      	ldr	r3, [r7, #4]
 8019424:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8019426:	1ad3      	subs	r3, r2, r3
 8019428:	2b00      	cmp	r3, #0
 801942a:	f300 8145 	bgt.w	80196b8 <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 801942e:	687b      	ldr	r3, [r7, #4]
 8019430:	8b5b      	ldrh	r3, [r3, #26]
 8019432:	f003 0304 	and.w	r3, r3, #4
 8019436:	2b00      	cmp	r3, #0
 8019438:	d010      	beq.n	801945c <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 801943a:	687b      	ldr	r3, [r7, #4]
 801943c:	8b5b      	ldrh	r3, [r3, #26]
 801943e:	f023 0304 	bic.w	r3, r3, #4
 8019442:	b29a      	uxth	r2, r3
 8019444:	687b      	ldr	r3, [r7, #4]
 8019446:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8019448:	687b      	ldr	r3, [r7, #4]
 801944a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801944e:	687b      	ldr	r3, [r7, #4]
 8019450:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 8019454:	687b      	ldr	r3, [r7, #4]
 8019456:	2200      	movs	r2, #0
 8019458:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 801945c:	687b      	ldr	r3, [r7, #4]
 801945e:	2200      	movs	r2, #0
 8019460:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8019464:	687b      	ldr	r3, [r7, #4]
 8019466:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801946a:	10db      	asrs	r3, r3, #3
 801946c:	b21b      	sxth	r3, r3
 801946e:	b29a      	uxth	r2, r3
 8019470:	687b      	ldr	r3, [r7, #4]
 8019472:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8019476:	b29b      	uxth	r3, r3
 8019478:	4413      	add	r3, r2
 801947a:	b29b      	uxth	r3, r3
 801947c:	b21a      	sxth	r2, r3
 801947e:	687b      	ldr	r3, [r7, #4]
 8019480:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8019484:	4b2d      	ldr	r3, [pc, #180]	; (801953c <tcp_receive+0x2c4>)
 8019486:	681b      	ldr	r3, [r3, #0]
 8019488:	b29a      	uxth	r2, r3
 801948a:	687b      	ldr	r3, [r7, #4]
 801948c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801948e:	b29b      	uxth	r3, r3
 8019490:	1ad3      	subs	r3, r2, r3
 8019492:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8019494:	687b      	ldr	r3, [r7, #4]
 8019496:	2200      	movs	r2, #0
 8019498:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 801949c:	4b27      	ldr	r3, [pc, #156]	; (801953c <tcp_receive+0x2c4>)
 801949e:	681a      	ldr	r2, [r3, #0]
 80194a0:	687b      	ldr	r3, [r7, #4]
 80194a2:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 80194a4:	687b      	ldr	r3, [r7, #4]
 80194a6:	7d1b      	ldrb	r3, [r3, #20]
 80194a8:	2b03      	cmp	r3, #3
 80194aa:	f240 8096 	bls.w	80195da <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 80194ae:	687b      	ldr	r3, [r7, #4]
 80194b0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80194b4:	687b      	ldr	r3, [r7, #4]
 80194b6:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80194ba:	429a      	cmp	r2, r3
 80194bc:	d244      	bcs.n	8019548 <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 80194be:	687b      	ldr	r3, [r7, #4]
 80194c0:	8b5b      	ldrh	r3, [r3, #26]
 80194c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80194c6:	2b00      	cmp	r3, #0
 80194c8:	d001      	beq.n	80194ce <tcp_receive+0x256>
 80194ca:	2301      	movs	r3, #1
 80194cc:	e000      	b.n	80194d0 <tcp_receive+0x258>
 80194ce:	2302      	movs	r3, #2
 80194d0:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 80194d4:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80194d8:	b29a      	uxth	r2, r3
 80194da:	687b      	ldr	r3, [r7, #4]
 80194dc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80194de:	fb12 f303 	smulbb	r3, r2, r3
 80194e2:	b29b      	uxth	r3, r3
 80194e4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80194e6:	4293      	cmp	r3, r2
 80194e8:	bf28      	it	cs
 80194ea:	4613      	movcs	r3, r2
 80194ec:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 80194ee:	687b      	ldr	r3, [r7, #4]
 80194f0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80194f4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80194f6:	4413      	add	r3, r2
 80194f8:	b29a      	uxth	r2, r3
 80194fa:	687b      	ldr	r3, [r7, #4]
 80194fc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8019500:	429a      	cmp	r2, r3
 8019502:	d309      	bcc.n	8019518 <tcp_receive+0x2a0>
 8019504:	687b      	ldr	r3, [r7, #4]
 8019506:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801950a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801950c:	4413      	add	r3, r2
 801950e:	b29a      	uxth	r2, r3
 8019510:	687b      	ldr	r3, [r7, #4]
 8019512:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8019516:	e060      	b.n	80195da <tcp_receive+0x362>
 8019518:	687b      	ldr	r3, [r7, #4]
 801951a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801951e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8019522:	e05a      	b.n	80195da <tcp_receive+0x362>
 8019524:	08021694 	.word	0x08021694
 8019528:	080219e0 	.word	0x080219e0
 801952c:	080216fc 	.word	0x080216fc
 8019530:	080219fc 	.word	0x080219fc
 8019534:	20007748 	.word	0x20007748
 8019538:	2000773c 	.word	0x2000773c
 801953c:	20007740 	.word	0x20007740
 8019540:	2000772c 	.word	0x2000772c
 8019544:	20007746 	.word	0x20007746
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8019548:	687b      	ldr	r3, [r7, #4]
 801954a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801954e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8019550:	4413      	add	r3, r2
 8019552:	b29a      	uxth	r2, r3
 8019554:	687b      	ldr	r3, [r7, #4]
 8019556:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 801955a:	429a      	cmp	r2, r3
 801955c:	d309      	bcc.n	8019572 <tcp_receive+0x2fa>
 801955e:	687b      	ldr	r3, [r7, #4]
 8019560:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8019564:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8019566:	4413      	add	r3, r2
 8019568:	b29a      	uxth	r2, r3
 801956a:	687b      	ldr	r3, [r7, #4]
 801956c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8019570:	e004      	b.n	801957c <tcp_receive+0x304>
 8019572:	687b      	ldr	r3, [r7, #4]
 8019574:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019578:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 801957c:	687b      	ldr	r3, [r7, #4]
 801957e:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8019582:	687b      	ldr	r3, [r7, #4]
 8019584:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8019588:	429a      	cmp	r2, r3
 801958a:	d326      	bcc.n	80195da <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 801958c:	687b      	ldr	r3, [r7, #4]
 801958e:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8019592:	687b      	ldr	r3, [r7, #4]
 8019594:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8019598:	1ad3      	subs	r3, r2, r3
 801959a:	b29a      	uxth	r2, r3
 801959c:	687b      	ldr	r3, [r7, #4]
 801959e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 80195a2:	687b      	ldr	r3, [r7, #4]
 80195a4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80195a8:	687b      	ldr	r3, [r7, #4]
 80195aa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80195ac:	4413      	add	r3, r2
 80195ae:	b29a      	uxth	r2, r3
 80195b0:	687b      	ldr	r3, [r7, #4]
 80195b2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80195b6:	429a      	cmp	r2, r3
 80195b8:	d30a      	bcc.n	80195d0 <tcp_receive+0x358>
 80195ba:	687b      	ldr	r3, [r7, #4]
 80195bc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80195c0:	687b      	ldr	r3, [r7, #4]
 80195c2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80195c4:	4413      	add	r3, r2
 80195c6:	b29a      	uxth	r2, r3
 80195c8:	687b      	ldr	r3, [r7, #4]
 80195ca:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80195ce:	e004      	b.n	80195da <tcp_receive+0x362>
 80195d0:	687b      	ldr	r3, [r7, #4]
 80195d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80195d6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 80195da:	687b      	ldr	r3, [r7, #4]
 80195dc:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80195de:	687b      	ldr	r3, [r7, #4]
 80195e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80195e2:	4a98      	ldr	r2, [pc, #608]	; (8019844 <tcp_receive+0x5cc>)
 80195e4:	6878      	ldr	r0, [r7, #4]
 80195e6:	f7ff fdcb 	bl	8019180 <tcp_free_acked_segments>
 80195ea:	4602      	mov	r2, r0
 80195ec:	687b      	ldr	r3, [r7, #4]
 80195ee:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 80195f0:	687b      	ldr	r3, [r7, #4]
 80195f2:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 80195f4:	687b      	ldr	r3, [r7, #4]
 80195f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80195f8:	4a93      	ldr	r2, [pc, #588]	; (8019848 <tcp_receive+0x5d0>)
 80195fa:	6878      	ldr	r0, [r7, #4]
 80195fc:	f7ff fdc0 	bl	8019180 <tcp_free_acked_segments>
 8019600:	4602      	mov	r2, r0
 8019602:	687b      	ldr	r3, [r7, #4]
 8019604:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8019606:	687b      	ldr	r3, [r7, #4]
 8019608:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801960a:	2b00      	cmp	r3, #0
 801960c:	d104      	bne.n	8019618 <tcp_receive+0x3a0>
        pcb->rtime = -1;
 801960e:	687b      	ldr	r3, [r7, #4]
 8019610:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019614:	861a      	strh	r2, [r3, #48]	; 0x30
 8019616:	e002      	b.n	801961e <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 8019618:	687b      	ldr	r3, [r7, #4]
 801961a:	2200      	movs	r2, #0
 801961c:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 801961e:	687b      	ldr	r3, [r7, #4]
 8019620:	2200      	movs	r2, #0
 8019622:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8019624:	687b      	ldr	r3, [r7, #4]
 8019626:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019628:	2b00      	cmp	r3, #0
 801962a:	d103      	bne.n	8019634 <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 801962c:	687b      	ldr	r3, [r7, #4]
 801962e:	2200      	movs	r2, #0
 8019630:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8019634:	687b      	ldr	r3, [r7, #4]
 8019636:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 801963a:	4b84      	ldr	r3, [pc, #528]	; (801984c <tcp_receive+0x5d4>)
 801963c:	881b      	ldrh	r3, [r3, #0]
 801963e:	4413      	add	r3, r2
 8019640:	b29a      	uxth	r2, r3
 8019642:	687b      	ldr	r3, [r7, #4]
 8019644:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8019648:	687b      	ldr	r3, [r7, #4]
 801964a:	8b5b      	ldrh	r3, [r3, #26]
 801964c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8019650:	2b00      	cmp	r3, #0
 8019652:	d035      	beq.n	80196c0 <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8019654:	687b      	ldr	r3, [r7, #4]
 8019656:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8019658:	2b00      	cmp	r3, #0
 801965a:	d118      	bne.n	801968e <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 801965c:	687b      	ldr	r3, [r7, #4]
 801965e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019660:	2b00      	cmp	r3, #0
 8019662:	d00c      	beq.n	801967e <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8019664:	687b      	ldr	r3, [r7, #4]
 8019666:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8019668:	687b      	ldr	r3, [r7, #4]
 801966a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801966c:	68db      	ldr	r3, [r3, #12]
 801966e:	685b      	ldr	r3, [r3, #4]
 8019670:	4618      	mov	r0, r3
 8019672:	f7f6 fdce 	bl	8010212 <lwip_htonl>
 8019676:	4603      	mov	r3, r0
 8019678:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 801967a:	2b00      	cmp	r3, #0
 801967c:	dc20      	bgt.n	80196c0 <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 801967e:	687b      	ldr	r3, [r7, #4]
 8019680:	8b5b      	ldrh	r3, [r3, #26]
 8019682:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8019686:	b29a      	uxth	r2, r3
 8019688:	687b      	ldr	r3, [r7, #4]
 801968a:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801968c:	e018      	b.n	80196c0 <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 801968e:	687b      	ldr	r3, [r7, #4]
 8019690:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8019692:	687b      	ldr	r3, [r7, #4]
 8019694:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8019696:	68db      	ldr	r3, [r3, #12]
 8019698:	685b      	ldr	r3, [r3, #4]
 801969a:	4618      	mov	r0, r3
 801969c:	f7f6 fdb9 	bl	8010212 <lwip_htonl>
 80196a0:	4603      	mov	r3, r0
 80196a2:	1ae3      	subs	r3, r4, r3
 80196a4:	2b00      	cmp	r3, #0
 80196a6:	dc0b      	bgt.n	80196c0 <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 80196a8:	687b      	ldr	r3, [r7, #4]
 80196aa:	8b5b      	ldrh	r3, [r3, #26]
 80196ac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80196b0:	b29a      	uxth	r2, r3
 80196b2:	687b      	ldr	r3, [r7, #4]
 80196b4:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80196b6:	e003      	b.n	80196c0 <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 80196b8:	6878      	ldr	r0, [r7, #4]
 80196ba:	f001 ff85 	bl	801b5c8 <tcp_send_empty_ack>
 80196be:	e000      	b.n	80196c2 <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80196c0:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 80196c2:	687b      	ldr	r3, [r7, #4]
 80196c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80196c6:	2b00      	cmp	r3, #0
 80196c8:	d05b      	beq.n	8019782 <tcp_receive+0x50a>
 80196ca:	687b      	ldr	r3, [r7, #4]
 80196cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80196ce:	4b60      	ldr	r3, [pc, #384]	; (8019850 <tcp_receive+0x5d8>)
 80196d0:	681b      	ldr	r3, [r3, #0]
 80196d2:	1ad3      	subs	r3, r2, r3
 80196d4:	2b00      	cmp	r3, #0
 80196d6:	da54      	bge.n	8019782 <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 80196d8:	4b5e      	ldr	r3, [pc, #376]	; (8019854 <tcp_receive+0x5dc>)
 80196da:	681b      	ldr	r3, [r3, #0]
 80196dc:	b29a      	uxth	r2, r3
 80196de:	687b      	ldr	r3, [r7, #4]
 80196e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80196e2:	b29b      	uxth	r3, r3
 80196e4:	1ad3      	subs	r3, r2, r3
 80196e6:	b29b      	uxth	r3, r3
 80196e8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 80196ec:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 80196f0:	687b      	ldr	r3, [r7, #4]
 80196f2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80196f6:	10db      	asrs	r3, r3, #3
 80196f8:	b21b      	sxth	r3, r3
 80196fa:	b29b      	uxth	r3, r3
 80196fc:	1ad3      	subs	r3, r2, r3
 80196fe:	b29b      	uxth	r3, r3
 8019700:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8019704:	687b      	ldr	r3, [r7, #4]
 8019706:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801970a:	b29a      	uxth	r2, r3
 801970c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8019710:	4413      	add	r3, r2
 8019712:	b29b      	uxth	r3, r3
 8019714:	b21a      	sxth	r2, r3
 8019716:	687b      	ldr	r3, [r7, #4]
 8019718:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 801971a:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 801971e:	2b00      	cmp	r3, #0
 8019720:	da05      	bge.n	801972e <tcp_receive+0x4b6>
        m = (s16_t) - m;
 8019722:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8019726:	425b      	negs	r3, r3
 8019728:	b29b      	uxth	r3, r3
 801972a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 801972e:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8019732:	687b      	ldr	r3, [r7, #4]
 8019734:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8019738:	109b      	asrs	r3, r3, #2
 801973a:	b21b      	sxth	r3, r3
 801973c:	b29b      	uxth	r3, r3
 801973e:	1ad3      	subs	r3, r2, r3
 8019740:	b29b      	uxth	r3, r3
 8019742:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8019746:	687b      	ldr	r3, [r7, #4]
 8019748:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801974c:	b29a      	uxth	r2, r3
 801974e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8019752:	4413      	add	r3, r2
 8019754:	b29b      	uxth	r3, r3
 8019756:	b21a      	sxth	r2, r3
 8019758:	687b      	ldr	r3, [r7, #4]
 801975a:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801975c:	687b      	ldr	r3, [r7, #4]
 801975e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8019762:	10db      	asrs	r3, r3, #3
 8019764:	b21b      	sxth	r3, r3
 8019766:	b29a      	uxth	r2, r3
 8019768:	687b      	ldr	r3, [r7, #4]
 801976a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801976e:	b29b      	uxth	r3, r3
 8019770:	4413      	add	r3, r2
 8019772:	b29b      	uxth	r3, r3
 8019774:	b21a      	sxth	r2, r3
 8019776:	687b      	ldr	r3, [r7, #4]
 8019778:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 801977c:	687b      	ldr	r3, [r7, #4]
 801977e:	2200      	movs	r2, #0
 8019780:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8019782:	4b35      	ldr	r3, [pc, #212]	; (8019858 <tcp_receive+0x5e0>)
 8019784:	881b      	ldrh	r3, [r3, #0]
 8019786:	2b00      	cmp	r3, #0
 8019788:	f000 84e1 	beq.w	801a14e <tcp_receive+0xed6>
 801978c:	687b      	ldr	r3, [r7, #4]
 801978e:	7d1b      	ldrb	r3, [r3, #20]
 8019790:	2b06      	cmp	r3, #6
 8019792:	f200 84dc 	bhi.w	801a14e <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8019796:	687b      	ldr	r3, [r7, #4]
 8019798:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801979a:	4b30      	ldr	r3, [pc, #192]	; (801985c <tcp_receive+0x5e4>)
 801979c:	681b      	ldr	r3, [r3, #0]
 801979e:	1ad3      	subs	r3, r2, r3
 80197a0:	3b01      	subs	r3, #1
 80197a2:	2b00      	cmp	r3, #0
 80197a4:	f2c0 808e 	blt.w	80198c4 <tcp_receive+0x64c>
 80197a8:	687b      	ldr	r3, [r7, #4]
 80197aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80197ac:	4b2a      	ldr	r3, [pc, #168]	; (8019858 <tcp_receive+0x5e0>)
 80197ae:	881b      	ldrh	r3, [r3, #0]
 80197b0:	4619      	mov	r1, r3
 80197b2:	4b2a      	ldr	r3, [pc, #168]	; (801985c <tcp_receive+0x5e4>)
 80197b4:	681b      	ldr	r3, [r3, #0]
 80197b6:	440b      	add	r3, r1
 80197b8:	1ad3      	subs	r3, r2, r3
 80197ba:	3301      	adds	r3, #1
 80197bc:	2b00      	cmp	r3, #0
 80197be:	f300 8081 	bgt.w	80198c4 <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 80197c2:	4b27      	ldr	r3, [pc, #156]	; (8019860 <tcp_receive+0x5e8>)
 80197c4:	685b      	ldr	r3, [r3, #4]
 80197c6:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 80197c8:	687b      	ldr	r3, [r7, #4]
 80197ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80197cc:	4b23      	ldr	r3, [pc, #140]	; (801985c <tcp_receive+0x5e4>)
 80197ce:	681b      	ldr	r3, [r3, #0]
 80197d0:	1ad3      	subs	r3, r2, r3
 80197d2:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 80197d4:	4b22      	ldr	r3, [pc, #136]	; (8019860 <tcp_receive+0x5e8>)
 80197d6:	685b      	ldr	r3, [r3, #4]
 80197d8:	2b00      	cmp	r3, #0
 80197da:	d106      	bne.n	80197ea <tcp_receive+0x572>
 80197dc:	4b21      	ldr	r3, [pc, #132]	; (8019864 <tcp_receive+0x5ec>)
 80197de:	f240 5294 	movw	r2, #1428	; 0x594
 80197e2:	4921      	ldr	r1, [pc, #132]	; (8019868 <tcp_receive+0x5f0>)
 80197e4:	4821      	ldr	r0, [pc, #132]	; (801986c <tcp_receive+0x5f4>)
 80197e6:	f003 ff77 	bl	801d6d8 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 80197ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80197ec:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80197f0:	4293      	cmp	r3, r2
 80197f2:	d906      	bls.n	8019802 <tcp_receive+0x58a>
 80197f4:	4b1b      	ldr	r3, [pc, #108]	; (8019864 <tcp_receive+0x5ec>)
 80197f6:	f240 5295 	movw	r2, #1429	; 0x595
 80197fa:	491d      	ldr	r1, [pc, #116]	; (8019870 <tcp_receive+0x5f8>)
 80197fc:	481b      	ldr	r0, [pc, #108]	; (801986c <tcp_receive+0x5f4>)
 80197fe:	f003 ff6b 	bl	801d6d8 <iprintf>
      off = (u16_t)off32;
 8019802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019804:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8019808:	4b15      	ldr	r3, [pc, #84]	; (8019860 <tcp_receive+0x5e8>)
 801980a:	685b      	ldr	r3, [r3, #4]
 801980c:	891b      	ldrh	r3, [r3, #8]
 801980e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8019812:	429a      	cmp	r2, r3
 8019814:	d906      	bls.n	8019824 <tcp_receive+0x5ac>
 8019816:	4b13      	ldr	r3, [pc, #76]	; (8019864 <tcp_receive+0x5ec>)
 8019818:	f240 5297 	movw	r2, #1431	; 0x597
 801981c:	4915      	ldr	r1, [pc, #84]	; (8019874 <tcp_receive+0x5fc>)
 801981e:	4813      	ldr	r0, [pc, #76]	; (801986c <tcp_receive+0x5f4>)
 8019820:	f003 ff5a 	bl	801d6d8 <iprintf>
      inseg.len -= off;
 8019824:	4b0e      	ldr	r3, [pc, #56]	; (8019860 <tcp_receive+0x5e8>)
 8019826:	891a      	ldrh	r2, [r3, #8]
 8019828:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801982c:	1ad3      	subs	r3, r2, r3
 801982e:	b29a      	uxth	r2, r3
 8019830:	4b0b      	ldr	r3, [pc, #44]	; (8019860 <tcp_receive+0x5e8>)
 8019832:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8019834:	4b0a      	ldr	r3, [pc, #40]	; (8019860 <tcp_receive+0x5e8>)
 8019836:	685b      	ldr	r3, [r3, #4]
 8019838:	891a      	ldrh	r2, [r3, #8]
 801983a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801983e:	1ad3      	subs	r3, r2, r3
 8019840:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 8019842:	e029      	b.n	8019898 <tcp_receive+0x620>
 8019844:	08021a18 	.word	0x08021a18
 8019848:	08021a20 	.word	0x08021a20
 801984c:	20007744 	.word	0x20007744
 8019850:	20007740 	.word	0x20007740
 8019854:	2000ba44 	.word	0x2000ba44
 8019858:	20007746 	.word	0x20007746
 801985c:	2000773c 	.word	0x2000773c
 8019860:	2000771c 	.word	0x2000771c
 8019864:	08021694 	.word	0x08021694
 8019868:	08021a28 	.word	0x08021a28
 801986c:	080216fc 	.word	0x080216fc
 8019870:	08021a38 	.word	0x08021a38
 8019874:	08021a48 	.word	0x08021a48
        off -= p->len;
 8019878:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801987a:	895b      	ldrh	r3, [r3, #10]
 801987c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8019880:	1ad3      	subs	r3, r2, r3
 8019882:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8019886:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8019888:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801988a:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 801988c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801988e:	2200      	movs	r2, #0
 8019890:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8019892:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8019894:	681b      	ldr	r3, [r3, #0]
 8019896:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 8019898:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801989a:	895b      	ldrh	r3, [r3, #10]
 801989c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80198a0:	429a      	cmp	r2, r3
 80198a2:	d8e9      	bhi.n	8019878 <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 80198a4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80198a8:	4619      	mov	r1, r3
 80198aa:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80198ac:	f7fc fa7e 	bl	8015dac <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 80198b0:	687b      	ldr	r3, [r7, #4]
 80198b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80198b4:	4a91      	ldr	r2, [pc, #580]	; (8019afc <tcp_receive+0x884>)
 80198b6:	6013      	str	r3, [r2, #0]
 80198b8:	4b91      	ldr	r3, [pc, #580]	; (8019b00 <tcp_receive+0x888>)
 80198ba:	68db      	ldr	r3, [r3, #12]
 80198bc:	4a8f      	ldr	r2, [pc, #572]	; (8019afc <tcp_receive+0x884>)
 80198be:	6812      	ldr	r2, [r2, #0]
 80198c0:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80198c2:	e00d      	b.n	80198e0 <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 80198c4:	4b8d      	ldr	r3, [pc, #564]	; (8019afc <tcp_receive+0x884>)
 80198c6:	681a      	ldr	r2, [r3, #0]
 80198c8:	687b      	ldr	r3, [r7, #4]
 80198ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80198cc:	1ad3      	subs	r3, r2, r3
 80198ce:	2b00      	cmp	r3, #0
 80198d0:	da06      	bge.n	80198e0 <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 80198d2:	687b      	ldr	r3, [r7, #4]
 80198d4:	8b5b      	ldrh	r3, [r3, #26]
 80198d6:	f043 0302 	orr.w	r3, r3, #2
 80198da:	b29a      	uxth	r2, r3
 80198dc:	687b      	ldr	r3, [r7, #4]
 80198de:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80198e0:	4b86      	ldr	r3, [pc, #536]	; (8019afc <tcp_receive+0x884>)
 80198e2:	681a      	ldr	r2, [r3, #0]
 80198e4:	687b      	ldr	r3, [r7, #4]
 80198e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80198e8:	1ad3      	subs	r3, r2, r3
 80198ea:	2b00      	cmp	r3, #0
 80198ec:	f2c0 842a 	blt.w	801a144 <tcp_receive+0xecc>
 80198f0:	4b82      	ldr	r3, [pc, #520]	; (8019afc <tcp_receive+0x884>)
 80198f2:	681a      	ldr	r2, [r3, #0]
 80198f4:	687b      	ldr	r3, [r7, #4]
 80198f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80198f8:	6879      	ldr	r1, [r7, #4]
 80198fa:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80198fc:	440b      	add	r3, r1
 80198fe:	1ad3      	subs	r3, r2, r3
 8019900:	3301      	adds	r3, #1
 8019902:	2b00      	cmp	r3, #0
 8019904:	f300 841e 	bgt.w	801a144 <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8019908:	687b      	ldr	r3, [r7, #4]
 801990a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801990c:	4b7b      	ldr	r3, [pc, #492]	; (8019afc <tcp_receive+0x884>)
 801990e:	681b      	ldr	r3, [r3, #0]
 8019910:	429a      	cmp	r2, r3
 8019912:	f040 829a 	bne.w	8019e4a <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8019916:	4b7a      	ldr	r3, [pc, #488]	; (8019b00 <tcp_receive+0x888>)
 8019918:	891c      	ldrh	r4, [r3, #8]
 801991a:	4b79      	ldr	r3, [pc, #484]	; (8019b00 <tcp_receive+0x888>)
 801991c:	68db      	ldr	r3, [r3, #12]
 801991e:	899b      	ldrh	r3, [r3, #12]
 8019920:	b29b      	uxth	r3, r3
 8019922:	4618      	mov	r0, r3
 8019924:	f7f6 fc60 	bl	80101e8 <lwip_htons>
 8019928:	4603      	mov	r3, r0
 801992a:	b2db      	uxtb	r3, r3
 801992c:	f003 0303 	and.w	r3, r3, #3
 8019930:	2b00      	cmp	r3, #0
 8019932:	d001      	beq.n	8019938 <tcp_receive+0x6c0>
 8019934:	2301      	movs	r3, #1
 8019936:	e000      	b.n	801993a <tcp_receive+0x6c2>
 8019938:	2300      	movs	r3, #0
 801993a:	4423      	add	r3, r4
 801993c:	b29a      	uxth	r2, r3
 801993e:	4b71      	ldr	r3, [pc, #452]	; (8019b04 <tcp_receive+0x88c>)
 8019940:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8019942:	687b      	ldr	r3, [r7, #4]
 8019944:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8019946:	4b6f      	ldr	r3, [pc, #444]	; (8019b04 <tcp_receive+0x88c>)
 8019948:	881b      	ldrh	r3, [r3, #0]
 801994a:	429a      	cmp	r2, r3
 801994c:	d275      	bcs.n	8019a3a <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801994e:	4b6c      	ldr	r3, [pc, #432]	; (8019b00 <tcp_receive+0x888>)
 8019950:	68db      	ldr	r3, [r3, #12]
 8019952:	899b      	ldrh	r3, [r3, #12]
 8019954:	b29b      	uxth	r3, r3
 8019956:	4618      	mov	r0, r3
 8019958:	f7f6 fc46 	bl	80101e8 <lwip_htons>
 801995c:	4603      	mov	r3, r0
 801995e:	b2db      	uxtb	r3, r3
 8019960:	f003 0301 	and.w	r3, r3, #1
 8019964:	2b00      	cmp	r3, #0
 8019966:	d01f      	beq.n	80199a8 <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8019968:	4b65      	ldr	r3, [pc, #404]	; (8019b00 <tcp_receive+0x888>)
 801996a:	68db      	ldr	r3, [r3, #12]
 801996c:	899b      	ldrh	r3, [r3, #12]
 801996e:	b29b      	uxth	r3, r3
 8019970:	b21b      	sxth	r3, r3
 8019972:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8019976:	b21c      	sxth	r4, r3
 8019978:	4b61      	ldr	r3, [pc, #388]	; (8019b00 <tcp_receive+0x888>)
 801997a:	68db      	ldr	r3, [r3, #12]
 801997c:	899b      	ldrh	r3, [r3, #12]
 801997e:	b29b      	uxth	r3, r3
 8019980:	4618      	mov	r0, r3
 8019982:	f7f6 fc31 	bl	80101e8 <lwip_htons>
 8019986:	4603      	mov	r3, r0
 8019988:	b2db      	uxtb	r3, r3
 801998a:	b29b      	uxth	r3, r3
 801998c:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8019990:	b29b      	uxth	r3, r3
 8019992:	4618      	mov	r0, r3
 8019994:	f7f6 fc28 	bl	80101e8 <lwip_htons>
 8019998:	4603      	mov	r3, r0
 801999a:	b21b      	sxth	r3, r3
 801999c:	4323      	orrs	r3, r4
 801999e:	b21a      	sxth	r2, r3
 80199a0:	4b57      	ldr	r3, [pc, #348]	; (8019b00 <tcp_receive+0x888>)
 80199a2:	68db      	ldr	r3, [r3, #12]
 80199a4:	b292      	uxth	r2, r2
 80199a6:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 80199a8:	687b      	ldr	r3, [r7, #4]
 80199aa:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80199ac:	4b54      	ldr	r3, [pc, #336]	; (8019b00 <tcp_receive+0x888>)
 80199ae:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80199b0:	4b53      	ldr	r3, [pc, #332]	; (8019b00 <tcp_receive+0x888>)
 80199b2:	68db      	ldr	r3, [r3, #12]
 80199b4:	899b      	ldrh	r3, [r3, #12]
 80199b6:	b29b      	uxth	r3, r3
 80199b8:	4618      	mov	r0, r3
 80199ba:	f7f6 fc15 	bl	80101e8 <lwip_htons>
 80199be:	4603      	mov	r3, r0
 80199c0:	b2db      	uxtb	r3, r3
 80199c2:	f003 0302 	and.w	r3, r3, #2
 80199c6:	2b00      	cmp	r3, #0
 80199c8:	d005      	beq.n	80199d6 <tcp_receive+0x75e>
            inseg.len -= 1;
 80199ca:	4b4d      	ldr	r3, [pc, #308]	; (8019b00 <tcp_receive+0x888>)
 80199cc:	891b      	ldrh	r3, [r3, #8]
 80199ce:	3b01      	subs	r3, #1
 80199d0:	b29a      	uxth	r2, r3
 80199d2:	4b4b      	ldr	r3, [pc, #300]	; (8019b00 <tcp_receive+0x888>)
 80199d4:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 80199d6:	4b4a      	ldr	r3, [pc, #296]	; (8019b00 <tcp_receive+0x888>)
 80199d8:	685a      	ldr	r2, [r3, #4]
 80199da:	4b49      	ldr	r3, [pc, #292]	; (8019b00 <tcp_receive+0x888>)
 80199dc:	891b      	ldrh	r3, [r3, #8]
 80199de:	4619      	mov	r1, r3
 80199e0:	4610      	mov	r0, r2
 80199e2:	f7fc f8e3 	bl	8015bac <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 80199e6:	4b46      	ldr	r3, [pc, #280]	; (8019b00 <tcp_receive+0x888>)
 80199e8:	891c      	ldrh	r4, [r3, #8]
 80199ea:	4b45      	ldr	r3, [pc, #276]	; (8019b00 <tcp_receive+0x888>)
 80199ec:	68db      	ldr	r3, [r3, #12]
 80199ee:	899b      	ldrh	r3, [r3, #12]
 80199f0:	b29b      	uxth	r3, r3
 80199f2:	4618      	mov	r0, r3
 80199f4:	f7f6 fbf8 	bl	80101e8 <lwip_htons>
 80199f8:	4603      	mov	r3, r0
 80199fa:	b2db      	uxtb	r3, r3
 80199fc:	f003 0303 	and.w	r3, r3, #3
 8019a00:	2b00      	cmp	r3, #0
 8019a02:	d001      	beq.n	8019a08 <tcp_receive+0x790>
 8019a04:	2301      	movs	r3, #1
 8019a06:	e000      	b.n	8019a0a <tcp_receive+0x792>
 8019a08:	2300      	movs	r3, #0
 8019a0a:	4423      	add	r3, r4
 8019a0c:	b29a      	uxth	r2, r3
 8019a0e:	4b3d      	ldr	r3, [pc, #244]	; (8019b04 <tcp_receive+0x88c>)
 8019a10:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8019a12:	4b3c      	ldr	r3, [pc, #240]	; (8019b04 <tcp_receive+0x88c>)
 8019a14:	881b      	ldrh	r3, [r3, #0]
 8019a16:	461a      	mov	r2, r3
 8019a18:	4b38      	ldr	r3, [pc, #224]	; (8019afc <tcp_receive+0x884>)
 8019a1a:	681b      	ldr	r3, [r3, #0]
 8019a1c:	441a      	add	r2, r3
 8019a1e:	687b      	ldr	r3, [r7, #4]
 8019a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019a22:	6879      	ldr	r1, [r7, #4]
 8019a24:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8019a26:	440b      	add	r3, r1
 8019a28:	429a      	cmp	r2, r3
 8019a2a:	d006      	beq.n	8019a3a <tcp_receive+0x7c2>
 8019a2c:	4b36      	ldr	r3, [pc, #216]	; (8019b08 <tcp_receive+0x890>)
 8019a2e:	f240 52cc 	movw	r2, #1484	; 0x5cc
 8019a32:	4936      	ldr	r1, [pc, #216]	; (8019b0c <tcp_receive+0x894>)
 8019a34:	4836      	ldr	r0, [pc, #216]	; (8019b10 <tcp_receive+0x898>)
 8019a36:	f003 fe4f 	bl	801d6d8 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8019a3a:	687b      	ldr	r3, [r7, #4]
 8019a3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8019a3e:	2b00      	cmp	r3, #0
 8019a40:	f000 80e7 	beq.w	8019c12 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8019a44:	4b2e      	ldr	r3, [pc, #184]	; (8019b00 <tcp_receive+0x888>)
 8019a46:	68db      	ldr	r3, [r3, #12]
 8019a48:	899b      	ldrh	r3, [r3, #12]
 8019a4a:	b29b      	uxth	r3, r3
 8019a4c:	4618      	mov	r0, r3
 8019a4e:	f7f6 fbcb 	bl	80101e8 <lwip_htons>
 8019a52:	4603      	mov	r3, r0
 8019a54:	b2db      	uxtb	r3, r3
 8019a56:	f003 0301 	and.w	r3, r3, #1
 8019a5a:	2b00      	cmp	r3, #0
 8019a5c:	d010      	beq.n	8019a80 <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8019a5e:	e00a      	b.n	8019a76 <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8019a60:	687b      	ldr	r3, [r7, #4]
 8019a62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8019a64:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8019a66:	687b      	ldr	r3, [r7, #4]
 8019a68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8019a6a:	681a      	ldr	r2, [r3, #0]
 8019a6c:	687b      	ldr	r3, [r7, #4]
 8019a6e:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 8019a70:	68f8      	ldr	r0, [r7, #12]
 8019a72:	f7fd fd97 	bl	80175a4 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8019a76:	687b      	ldr	r3, [r7, #4]
 8019a78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8019a7a:	2b00      	cmp	r3, #0
 8019a7c:	d1f0      	bne.n	8019a60 <tcp_receive+0x7e8>
 8019a7e:	e0c8      	b.n	8019c12 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8019a80:	687b      	ldr	r3, [r7, #4]
 8019a82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8019a84:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8019a86:	e052      	b.n	8019b2e <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8019a88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8019a8a:	68db      	ldr	r3, [r3, #12]
 8019a8c:	899b      	ldrh	r3, [r3, #12]
 8019a8e:	b29b      	uxth	r3, r3
 8019a90:	4618      	mov	r0, r3
 8019a92:	f7f6 fba9 	bl	80101e8 <lwip_htons>
 8019a96:	4603      	mov	r3, r0
 8019a98:	b2db      	uxtb	r3, r3
 8019a9a:	f003 0301 	and.w	r3, r3, #1
 8019a9e:	2b00      	cmp	r3, #0
 8019aa0:	d03d      	beq.n	8019b1e <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8019aa2:	4b17      	ldr	r3, [pc, #92]	; (8019b00 <tcp_receive+0x888>)
 8019aa4:	68db      	ldr	r3, [r3, #12]
 8019aa6:	899b      	ldrh	r3, [r3, #12]
 8019aa8:	b29b      	uxth	r3, r3
 8019aaa:	4618      	mov	r0, r3
 8019aac:	f7f6 fb9c 	bl	80101e8 <lwip_htons>
 8019ab0:	4603      	mov	r3, r0
 8019ab2:	b2db      	uxtb	r3, r3
 8019ab4:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8019ab8:	2b00      	cmp	r3, #0
 8019aba:	d130      	bne.n	8019b1e <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8019abc:	4b10      	ldr	r3, [pc, #64]	; (8019b00 <tcp_receive+0x888>)
 8019abe:	68db      	ldr	r3, [r3, #12]
 8019ac0:	899b      	ldrh	r3, [r3, #12]
 8019ac2:	b29c      	uxth	r4, r3
 8019ac4:	2001      	movs	r0, #1
 8019ac6:	f7f6 fb8f 	bl	80101e8 <lwip_htons>
 8019aca:	4603      	mov	r3, r0
 8019acc:	461a      	mov	r2, r3
 8019ace:	4b0c      	ldr	r3, [pc, #48]	; (8019b00 <tcp_receive+0x888>)
 8019ad0:	68db      	ldr	r3, [r3, #12]
 8019ad2:	4322      	orrs	r2, r4
 8019ad4:	b292      	uxth	r2, r2
 8019ad6:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8019ad8:	4b09      	ldr	r3, [pc, #36]	; (8019b00 <tcp_receive+0x888>)
 8019ada:	891c      	ldrh	r4, [r3, #8]
 8019adc:	4b08      	ldr	r3, [pc, #32]	; (8019b00 <tcp_receive+0x888>)
 8019ade:	68db      	ldr	r3, [r3, #12]
 8019ae0:	899b      	ldrh	r3, [r3, #12]
 8019ae2:	b29b      	uxth	r3, r3
 8019ae4:	4618      	mov	r0, r3
 8019ae6:	f7f6 fb7f 	bl	80101e8 <lwip_htons>
 8019aea:	4603      	mov	r3, r0
 8019aec:	b2db      	uxtb	r3, r3
 8019aee:	f003 0303 	and.w	r3, r3, #3
 8019af2:	2b00      	cmp	r3, #0
 8019af4:	d00e      	beq.n	8019b14 <tcp_receive+0x89c>
 8019af6:	2301      	movs	r3, #1
 8019af8:	e00d      	b.n	8019b16 <tcp_receive+0x89e>
 8019afa:	bf00      	nop
 8019afc:	2000773c 	.word	0x2000773c
 8019b00:	2000771c 	.word	0x2000771c
 8019b04:	20007746 	.word	0x20007746
 8019b08:	08021694 	.word	0x08021694
 8019b0c:	08021a58 	.word	0x08021a58
 8019b10:	080216fc 	.word	0x080216fc
 8019b14:	2300      	movs	r3, #0
 8019b16:	4423      	add	r3, r4
 8019b18:	b29a      	uxth	r2, r3
 8019b1a:	4b98      	ldr	r3, [pc, #608]	; (8019d7c <tcp_receive+0xb04>)
 8019b1c:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8019b1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8019b20:	613b      	str	r3, [r7, #16]
              next = next->next;
 8019b22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8019b24:	681b      	ldr	r3, [r3, #0]
 8019b26:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 8019b28:	6938      	ldr	r0, [r7, #16]
 8019b2a:	f7fd fd3b 	bl	80175a4 <tcp_seg_free>
            while (next &&
 8019b2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8019b30:	2b00      	cmp	r3, #0
 8019b32:	d00e      	beq.n	8019b52 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8019b34:	4b91      	ldr	r3, [pc, #580]	; (8019d7c <tcp_receive+0xb04>)
 8019b36:	881b      	ldrh	r3, [r3, #0]
 8019b38:	461a      	mov	r2, r3
 8019b3a:	4b91      	ldr	r3, [pc, #580]	; (8019d80 <tcp_receive+0xb08>)
 8019b3c:	681b      	ldr	r3, [r3, #0]
 8019b3e:	441a      	add	r2, r3
 8019b40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8019b42:	68db      	ldr	r3, [r3, #12]
 8019b44:	685b      	ldr	r3, [r3, #4]
 8019b46:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8019b48:	8909      	ldrh	r1, [r1, #8]
 8019b4a:	440b      	add	r3, r1
 8019b4c:	1ad3      	subs	r3, r2, r3
            while (next &&
 8019b4e:	2b00      	cmp	r3, #0
 8019b50:	da9a      	bge.n	8019a88 <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8019b52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8019b54:	2b00      	cmp	r3, #0
 8019b56:	d059      	beq.n	8019c0c <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8019b58:	4b88      	ldr	r3, [pc, #544]	; (8019d7c <tcp_receive+0xb04>)
 8019b5a:	881b      	ldrh	r3, [r3, #0]
 8019b5c:	461a      	mov	r2, r3
 8019b5e:	4b88      	ldr	r3, [pc, #544]	; (8019d80 <tcp_receive+0xb08>)
 8019b60:	681b      	ldr	r3, [r3, #0]
 8019b62:	441a      	add	r2, r3
 8019b64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8019b66:	68db      	ldr	r3, [r3, #12]
 8019b68:	685b      	ldr	r3, [r3, #4]
 8019b6a:	1ad3      	subs	r3, r2, r3
            if (next &&
 8019b6c:	2b00      	cmp	r3, #0
 8019b6e:	dd4d      	ble.n	8019c0c <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8019b70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8019b72:	68db      	ldr	r3, [r3, #12]
 8019b74:	685b      	ldr	r3, [r3, #4]
 8019b76:	b29a      	uxth	r2, r3
 8019b78:	4b81      	ldr	r3, [pc, #516]	; (8019d80 <tcp_receive+0xb08>)
 8019b7a:	681b      	ldr	r3, [r3, #0]
 8019b7c:	b29b      	uxth	r3, r3
 8019b7e:	1ad3      	subs	r3, r2, r3
 8019b80:	b29a      	uxth	r2, r3
 8019b82:	4b80      	ldr	r3, [pc, #512]	; (8019d84 <tcp_receive+0xb0c>)
 8019b84:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8019b86:	4b7f      	ldr	r3, [pc, #508]	; (8019d84 <tcp_receive+0xb0c>)
 8019b88:	68db      	ldr	r3, [r3, #12]
 8019b8a:	899b      	ldrh	r3, [r3, #12]
 8019b8c:	b29b      	uxth	r3, r3
 8019b8e:	4618      	mov	r0, r3
 8019b90:	f7f6 fb2a 	bl	80101e8 <lwip_htons>
 8019b94:	4603      	mov	r3, r0
 8019b96:	b2db      	uxtb	r3, r3
 8019b98:	f003 0302 	and.w	r3, r3, #2
 8019b9c:	2b00      	cmp	r3, #0
 8019b9e:	d005      	beq.n	8019bac <tcp_receive+0x934>
                inseg.len -= 1;
 8019ba0:	4b78      	ldr	r3, [pc, #480]	; (8019d84 <tcp_receive+0xb0c>)
 8019ba2:	891b      	ldrh	r3, [r3, #8]
 8019ba4:	3b01      	subs	r3, #1
 8019ba6:	b29a      	uxth	r2, r3
 8019ba8:	4b76      	ldr	r3, [pc, #472]	; (8019d84 <tcp_receive+0xb0c>)
 8019baa:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8019bac:	4b75      	ldr	r3, [pc, #468]	; (8019d84 <tcp_receive+0xb0c>)
 8019bae:	685a      	ldr	r2, [r3, #4]
 8019bb0:	4b74      	ldr	r3, [pc, #464]	; (8019d84 <tcp_receive+0xb0c>)
 8019bb2:	891b      	ldrh	r3, [r3, #8]
 8019bb4:	4619      	mov	r1, r3
 8019bb6:	4610      	mov	r0, r2
 8019bb8:	f7fb fff8 	bl	8015bac <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8019bbc:	4b71      	ldr	r3, [pc, #452]	; (8019d84 <tcp_receive+0xb0c>)
 8019bbe:	891c      	ldrh	r4, [r3, #8]
 8019bc0:	4b70      	ldr	r3, [pc, #448]	; (8019d84 <tcp_receive+0xb0c>)
 8019bc2:	68db      	ldr	r3, [r3, #12]
 8019bc4:	899b      	ldrh	r3, [r3, #12]
 8019bc6:	b29b      	uxth	r3, r3
 8019bc8:	4618      	mov	r0, r3
 8019bca:	f7f6 fb0d 	bl	80101e8 <lwip_htons>
 8019bce:	4603      	mov	r3, r0
 8019bd0:	b2db      	uxtb	r3, r3
 8019bd2:	f003 0303 	and.w	r3, r3, #3
 8019bd6:	2b00      	cmp	r3, #0
 8019bd8:	d001      	beq.n	8019bde <tcp_receive+0x966>
 8019bda:	2301      	movs	r3, #1
 8019bdc:	e000      	b.n	8019be0 <tcp_receive+0x968>
 8019bde:	2300      	movs	r3, #0
 8019be0:	4423      	add	r3, r4
 8019be2:	b29a      	uxth	r2, r3
 8019be4:	4b65      	ldr	r3, [pc, #404]	; (8019d7c <tcp_receive+0xb04>)
 8019be6:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8019be8:	4b64      	ldr	r3, [pc, #400]	; (8019d7c <tcp_receive+0xb04>)
 8019bea:	881b      	ldrh	r3, [r3, #0]
 8019bec:	461a      	mov	r2, r3
 8019bee:	4b64      	ldr	r3, [pc, #400]	; (8019d80 <tcp_receive+0xb08>)
 8019bf0:	681b      	ldr	r3, [r3, #0]
 8019bf2:	441a      	add	r2, r3
 8019bf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8019bf6:	68db      	ldr	r3, [r3, #12]
 8019bf8:	685b      	ldr	r3, [r3, #4]
 8019bfa:	429a      	cmp	r2, r3
 8019bfc:	d006      	beq.n	8019c0c <tcp_receive+0x994>
 8019bfe:	4b62      	ldr	r3, [pc, #392]	; (8019d88 <tcp_receive+0xb10>)
 8019c00:	f240 52fd 	movw	r2, #1533	; 0x5fd
 8019c04:	4961      	ldr	r1, [pc, #388]	; (8019d8c <tcp_receive+0xb14>)
 8019c06:	4862      	ldr	r0, [pc, #392]	; (8019d90 <tcp_receive+0xb18>)
 8019c08:	f003 fd66 	bl	801d6d8 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8019c0c:	687b      	ldr	r3, [r7, #4]
 8019c0e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8019c10:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8019c12:	4b5a      	ldr	r3, [pc, #360]	; (8019d7c <tcp_receive+0xb04>)
 8019c14:	881b      	ldrh	r3, [r3, #0]
 8019c16:	461a      	mov	r2, r3
 8019c18:	4b59      	ldr	r3, [pc, #356]	; (8019d80 <tcp_receive+0xb08>)
 8019c1a:	681b      	ldr	r3, [r3, #0]
 8019c1c:	441a      	add	r2, r3
 8019c1e:	687b      	ldr	r3, [r7, #4]
 8019c20:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8019c22:	687b      	ldr	r3, [r7, #4]
 8019c24:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8019c26:	4b55      	ldr	r3, [pc, #340]	; (8019d7c <tcp_receive+0xb04>)
 8019c28:	881b      	ldrh	r3, [r3, #0]
 8019c2a:	429a      	cmp	r2, r3
 8019c2c:	d206      	bcs.n	8019c3c <tcp_receive+0x9c4>
 8019c2e:	4b56      	ldr	r3, [pc, #344]	; (8019d88 <tcp_receive+0xb10>)
 8019c30:	f240 6207 	movw	r2, #1543	; 0x607
 8019c34:	4957      	ldr	r1, [pc, #348]	; (8019d94 <tcp_receive+0xb1c>)
 8019c36:	4856      	ldr	r0, [pc, #344]	; (8019d90 <tcp_receive+0xb18>)
 8019c38:	f003 fd4e 	bl	801d6d8 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8019c3c:	687b      	ldr	r3, [r7, #4]
 8019c3e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8019c40:	4b4e      	ldr	r3, [pc, #312]	; (8019d7c <tcp_receive+0xb04>)
 8019c42:	881b      	ldrh	r3, [r3, #0]
 8019c44:	1ad3      	subs	r3, r2, r3
 8019c46:	b29a      	uxth	r2, r3
 8019c48:	687b      	ldr	r3, [r7, #4]
 8019c4a:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8019c4c:	6878      	ldr	r0, [r7, #4]
 8019c4e:	f7fc ffcd 	bl	8016bec <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8019c52:	4b4c      	ldr	r3, [pc, #304]	; (8019d84 <tcp_receive+0xb0c>)
 8019c54:	685b      	ldr	r3, [r3, #4]
 8019c56:	891b      	ldrh	r3, [r3, #8]
 8019c58:	2b00      	cmp	r3, #0
 8019c5a:	d006      	beq.n	8019c6a <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8019c5c:	4b49      	ldr	r3, [pc, #292]	; (8019d84 <tcp_receive+0xb0c>)
 8019c5e:	685b      	ldr	r3, [r3, #4]
 8019c60:	4a4d      	ldr	r2, [pc, #308]	; (8019d98 <tcp_receive+0xb20>)
 8019c62:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8019c64:	4b47      	ldr	r3, [pc, #284]	; (8019d84 <tcp_receive+0xb0c>)
 8019c66:	2200      	movs	r2, #0
 8019c68:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8019c6a:	4b46      	ldr	r3, [pc, #280]	; (8019d84 <tcp_receive+0xb0c>)
 8019c6c:	68db      	ldr	r3, [r3, #12]
 8019c6e:	899b      	ldrh	r3, [r3, #12]
 8019c70:	b29b      	uxth	r3, r3
 8019c72:	4618      	mov	r0, r3
 8019c74:	f7f6 fab8 	bl	80101e8 <lwip_htons>
 8019c78:	4603      	mov	r3, r0
 8019c7a:	b2db      	uxtb	r3, r3
 8019c7c:	f003 0301 	and.w	r3, r3, #1
 8019c80:	2b00      	cmp	r3, #0
 8019c82:	f000 80b8 	beq.w	8019df6 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8019c86:	4b45      	ldr	r3, [pc, #276]	; (8019d9c <tcp_receive+0xb24>)
 8019c88:	781b      	ldrb	r3, [r3, #0]
 8019c8a:	f043 0320 	orr.w	r3, r3, #32
 8019c8e:	b2da      	uxtb	r2, r3
 8019c90:	4b42      	ldr	r3, [pc, #264]	; (8019d9c <tcp_receive+0xb24>)
 8019c92:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8019c94:	e0af      	b.n	8019df6 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8019c96:	687b      	ldr	r3, [r7, #4]
 8019c98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8019c9a:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8019c9c:	687b      	ldr	r3, [r7, #4]
 8019c9e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8019ca0:	68db      	ldr	r3, [r3, #12]
 8019ca2:	685b      	ldr	r3, [r3, #4]
 8019ca4:	4a36      	ldr	r2, [pc, #216]	; (8019d80 <tcp_receive+0xb08>)
 8019ca6:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8019ca8:	68bb      	ldr	r3, [r7, #8]
 8019caa:	891b      	ldrh	r3, [r3, #8]
 8019cac:	461c      	mov	r4, r3
 8019cae:	68bb      	ldr	r3, [r7, #8]
 8019cb0:	68db      	ldr	r3, [r3, #12]
 8019cb2:	899b      	ldrh	r3, [r3, #12]
 8019cb4:	b29b      	uxth	r3, r3
 8019cb6:	4618      	mov	r0, r3
 8019cb8:	f7f6 fa96 	bl	80101e8 <lwip_htons>
 8019cbc:	4603      	mov	r3, r0
 8019cbe:	b2db      	uxtb	r3, r3
 8019cc0:	f003 0303 	and.w	r3, r3, #3
 8019cc4:	2b00      	cmp	r3, #0
 8019cc6:	d001      	beq.n	8019ccc <tcp_receive+0xa54>
 8019cc8:	2301      	movs	r3, #1
 8019cca:	e000      	b.n	8019cce <tcp_receive+0xa56>
 8019ccc:	2300      	movs	r3, #0
 8019cce:	191a      	adds	r2, r3, r4
 8019cd0:	687b      	ldr	r3, [r7, #4]
 8019cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019cd4:	441a      	add	r2, r3
 8019cd6:	687b      	ldr	r3, [r7, #4]
 8019cd8:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8019cda:	687b      	ldr	r3, [r7, #4]
 8019cdc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8019cde:	461c      	mov	r4, r3
 8019ce0:	68bb      	ldr	r3, [r7, #8]
 8019ce2:	891b      	ldrh	r3, [r3, #8]
 8019ce4:	461d      	mov	r5, r3
 8019ce6:	68bb      	ldr	r3, [r7, #8]
 8019ce8:	68db      	ldr	r3, [r3, #12]
 8019cea:	899b      	ldrh	r3, [r3, #12]
 8019cec:	b29b      	uxth	r3, r3
 8019cee:	4618      	mov	r0, r3
 8019cf0:	f7f6 fa7a 	bl	80101e8 <lwip_htons>
 8019cf4:	4603      	mov	r3, r0
 8019cf6:	b2db      	uxtb	r3, r3
 8019cf8:	f003 0303 	and.w	r3, r3, #3
 8019cfc:	2b00      	cmp	r3, #0
 8019cfe:	d001      	beq.n	8019d04 <tcp_receive+0xa8c>
 8019d00:	2301      	movs	r3, #1
 8019d02:	e000      	b.n	8019d06 <tcp_receive+0xa8e>
 8019d04:	2300      	movs	r3, #0
 8019d06:	442b      	add	r3, r5
 8019d08:	429c      	cmp	r4, r3
 8019d0a:	d206      	bcs.n	8019d1a <tcp_receive+0xaa2>
 8019d0c:	4b1e      	ldr	r3, [pc, #120]	; (8019d88 <tcp_receive+0xb10>)
 8019d0e:	f240 622c 	movw	r2, #1580	; 0x62c
 8019d12:	4923      	ldr	r1, [pc, #140]	; (8019da0 <tcp_receive+0xb28>)
 8019d14:	481e      	ldr	r0, [pc, #120]	; (8019d90 <tcp_receive+0xb18>)
 8019d16:	f003 fcdf 	bl	801d6d8 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8019d1a:	68bb      	ldr	r3, [r7, #8]
 8019d1c:	891b      	ldrh	r3, [r3, #8]
 8019d1e:	461c      	mov	r4, r3
 8019d20:	68bb      	ldr	r3, [r7, #8]
 8019d22:	68db      	ldr	r3, [r3, #12]
 8019d24:	899b      	ldrh	r3, [r3, #12]
 8019d26:	b29b      	uxth	r3, r3
 8019d28:	4618      	mov	r0, r3
 8019d2a:	f7f6 fa5d 	bl	80101e8 <lwip_htons>
 8019d2e:	4603      	mov	r3, r0
 8019d30:	b2db      	uxtb	r3, r3
 8019d32:	f003 0303 	and.w	r3, r3, #3
 8019d36:	2b00      	cmp	r3, #0
 8019d38:	d001      	beq.n	8019d3e <tcp_receive+0xac6>
 8019d3a:	2301      	movs	r3, #1
 8019d3c:	e000      	b.n	8019d40 <tcp_receive+0xac8>
 8019d3e:	2300      	movs	r3, #0
 8019d40:	1919      	adds	r1, r3, r4
 8019d42:	687b      	ldr	r3, [r7, #4]
 8019d44:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8019d46:	b28b      	uxth	r3, r1
 8019d48:	1ad3      	subs	r3, r2, r3
 8019d4a:	b29a      	uxth	r2, r3
 8019d4c:	687b      	ldr	r3, [r7, #4]
 8019d4e:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8019d50:	6878      	ldr	r0, [r7, #4]
 8019d52:	f7fc ff4b 	bl	8016bec <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8019d56:	68bb      	ldr	r3, [r7, #8]
 8019d58:	685b      	ldr	r3, [r3, #4]
 8019d5a:	891b      	ldrh	r3, [r3, #8]
 8019d5c:	2b00      	cmp	r3, #0
 8019d5e:	d028      	beq.n	8019db2 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8019d60:	4b0d      	ldr	r3, [pc, #52]	; (8019d98 <tcp_receive+0xb20>)
 8019d62:	681b      	ldr	r3, [r3, #0]
 8019d64:	2b00      	cmp	r3, #0
 8019d66:	d01d      	beq.n	8019da4 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8019d68:	4b0b      	ldr	r3, [pc, #44]	; (8019d98 <tcp_receive+0xb20>)
 8019d6a:	681a      	ldr	r2, [r3, #0]
 8019d6c:	68bb      	ldr	r3, [r7, #8]
 8019d6e:	685b      	ldr	r3, [r3, #4]
 8019d70:	4619      	mov	r1, r3
 8019d72:	4610      	mov	r0, r2
 8019d74:	f7fc f96e 	bl	8016054 <pbuf_cat>
 8019d78:	e018      	b.n	8019dac <tcp_receive+0xb34>
 8019d7a:	bf00      	nop
 8019d7c:	20007746 	.word	0x20007746
 8019d80:	2000773c 	.word	0x2000773c
 8019d84:	2000771c 	.word	0x2000771c
 8019d88:	08021694 	.word	0x08021694
 8019d8c:	08021a90 	.word	0x08021a90
 8019d90:	080216fc 	.word	0x080216fc
 8019d94:	08021acc 	.word	0x08021acc
 8019d98:	2000774c 	.word	0x2000774c
 8019d9c:	20007749 	.word	0x20007749
 8019da0:	08021aec 	.word	0x08021aec
            } else {
              recv_data = cseg->p;
 8019da4:	68bb      	ldr	r3, [r7, #8]
 8019da6:	685b      	ldr	r3, [r3, #4]
 8019da8:	4a70      	ldr	r2, [pc, #448]	; (8019f6c <tcp_receive+0xcf4>)
 8019daa:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8019dac:	68bb      	ldr	r3, [r7, #8]
 8019dae:	2200      	movs	r2, #0
 8019db0:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8019db2:	68bb      	ldr	r3, [r7, #8]
 8019db4:	68db      	ldr	r3, [r3, #12]
 8019db6:	899b      	ldrh	r3, [r3, #12]
 8019db8:	b29b      	uxth	r3, r3
 8019dba:	4618      	mov	r0, r3
 8019dbc:	f7f6 fa14 	bl	80101e8 <lwip_htons>
 8019dc0:	4603      	mov	r3, r0
 8019dc2:	b2db      	uxtb	r3, r3
 8019dc4:	f003 0301 	and.w	r3, r3, #1
 8019dc8:	2b00      	cmp	r3, #0
 8019dca:	d00d      	beq.n	8019de8 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8019dcc:	4b68      	ldr	r3, [pc, #416]	; (8019f70 <tcp_receive+0xcf8>)
 8019dce:	781b      	ldrb	r3, [r3, #0]
 8019dd0:	f043 0320 	orr.w	r3, r3, #32
 8019dd4:	b2da      	uxtb	r2, r3
 8019dd6:	4b66      	ldr	r3, [pc, #408]	; (8019f70 <tcp_receive+0xcf8>)
 8019dd8:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8019dda:	687b      	ldr	r3, [r7, #4]
 8019ddc:	7d1b      	ldrb	r3, [r3, #20]
 8019dde:	2b04      	cmp	r3, #4
 8019de0:	d102      	bne.n	8019de8 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8019de2:	687b      	ldr	r3, [r7, #4]
 8019de4:	2207      	movs	r2, #7
 8019de6:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8019de8:	68bb      	ldr	r3, [r7, #8]
 8019dea:	681a      	ldr	r2, [r3, #0]
 8019dec:	687b      	ldr	r3, [r7, #4]
 8019dee:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 8019df0:	68b8      	ldr	r0, [r7, #8]
 8019df2:	f7fd fbd7 	bl	80175a4 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8019df6:	687b      	ldr	r3, [r7, #4]
 8019df8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8019dfa:	2b00      	cmp	r3, #0
 8019dfc:	d008      	beq.n	8019e10 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8019dfe:	687b      	ldr	r3, [r7, #4]
 8019e00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8019e02:	68db      	ldr	r3, [r3, #12]
 8019e04:	685a      	ldr	r2, [r3, #4]
 8019e06:	687b      	ldr	r3, [r7, #4]
 8019e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 8019e0a:	429a      	cmp	r2, r3
 8019e0c:	f43f af43 	beq.w	8019c96 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8019e10:	687b      	ldr	r3, [r7, #4]
 8019e12:	8b5b      	ldrh	r3, [r3, #26]
 8019e14:	f003 0301 	and.w	r3, r3, #1
 8019e18:	2b00      	cmp	r3, #0
 8019e1a:	d00e      	beq.n	8019e3a <tcp_receive+0xbc2>
 8019e1c:	687b      	ldr	r3, [r7, #4]
 8019e1e:	8b5b      	ldrh	r3, [r3, #26]
 8019e20:	f023 0301 	bic.w	r3, r3, #1
 8019e24:	b29a      	uxth	r2, r3
 8019e26:	687b      	ldr	r3, [r7, #4]
 8019e28:	835a      	strh	r2, [r3, #26]
 8019e2a:	687b      	ldr	r3, [r7, #4]
 8019e2c:	8b5b      	ldrh	r3, [r3, #26]
 8019e2e:	f043 0302 	orr.w	r3, r3, #2
 8019e32:	b29a      	uxth	r2, r3
 8019e34:	687b      	ldr	r3, [r7, #4]
 8019e36:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8019e38:	e188      	b.n	801a14c <tcp_receive+0xed4>
        tcp_ack(pcb);
 8019e3a:	687b      	ldr	r3, [r7, #4]
 8019e3c:	8b5b      	ldrh	r3, [r3, #26]
 8019e3e:	f043 0301 	orr.w	r3, r3, #1
 8019e42:	b29a      	uxth	r2, r3
 8019e44:	687b      	ldr	r3, [r7, #4]
 8019e46:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8019e48:	e180      	b.n	801a14c <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8019e4a:	687b      	ldr	r3, [r7, #4]
 8019e4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8019e4e:	2b00      	cmp	r3, #0
 8019e50:	d106      	bne.n	8019e60 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8019e52:	4848      	ldr	r0, [pc, #288]	; (8019f74 <tcp_receive+0xcfc>)
 8019e54:	f7fd fbbe 	bl	80175d4 <tcp_seg_copy>
 8019e58:	4602      	mov	r2, r0
 8019e5a:	687b      	ldr	r3, [r7, #4]
 8019e5c:	675a      	str	r2, [r3, #116]	; 0x74
 8019e5e:	e16d      	b.n	801a13c <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8019e60:	2300      	movs	r3, #0
 8019e62:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8019e64:	687b      	ldr	r3, [r7, #4]
 8019e66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8019e68:	63bb      	str	r3, [r7, #56]	; 0x38
 8019e6a:	e157      	b.n	801a11c <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 8019e6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019e6e:	68db      	ldr	r3, [r3, #12]
 8019e70:	685a      	ldr	r2, [r3, #4]
 8019e72:	4b41      	ldr	r3, [pc, #260]	; (8019f78 <tcp_receive+0xd00>)
 8019e74:	681b      	ldr	r3, [r3, #0]
 8019e76:	429a      	cmp	r2, r3
 8019e78:	d11d      	bne.n	8019eb6 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8019e7a:	4b3e      	ldr	r3, [pc, #248]	; (8019f74 <tcp_receive+0xcfc>)
 8019e7c:	891a      	ldrh	r2, [r3, #8]
 8019e7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019e80:	891b      	ldrh	r3, [r3, #8]
 8019e82:	429a      	cmp	r2, r3
 8019e84:	f240 814f 	bls.w	801a126 <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8019e88:	483a      	ldr	r0, [pc, #232]	; (8019f74 <tcp_receive+0xcfc>)
 8019e8a:	f7fd fba3 	bl	80175d4 <tcp_seg_copy>
 8019e8e:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8019e90:	697b      	ldr	r3, [r7, #20]
 8019e92:	2b00      	cmp	r3, #0
 8019e94:	f000 8149 	beq.w	801a12a <tcp_receive+0xeb2>
                  if (prev != NULL) {
 8019e98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019e9a:	2b00      	cmp	r3, #0
 8019e9c:	d003      	beq.n	8019ea6 <tcp_receive+0xc2e>
                    prev->next = cseg;
 8019e9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019ea0:	697a      	ldr	r2, [r7, #20]
 8019ea2:	601a      	str	r2, [r3, #0]
 8019ea4:	e002      	b.n	8019eac <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8019ea6:	687b      	ldr	r3, [r7, #4]
 8019ea8:	697a      	ldr	r2, [r7, #20]
 8019eaa:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8019eac:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8019eae:	6978      	ldr	r0, [r7, #20]
 8019eb0:	f7ff f8de 	bl	8019070 <tcp_oos_insert_segment>
                }
                break;
 8019eb4:	e139      	b.n	801a12a <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8019eb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019eb8:	2b00      	cmp	r3, #0
 8019eba:	d117      	bne.n	8019eec <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8019ebc:	4b2e      	ldr	r3, [pc, #184]	; (8019f78 <tcp_receive+0xd00>)
 8019ebe:	681a      	ldr	r2, [r3, #0]
 8019ec0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019ec2:	68db      	ldr	r3, [r3, #12]
 8019ec4:	685b      	ldr	r3, [r3, #4]
 8019ec6:	1ad3      	subs	r3, r2, r3
 8019ec8:	2b00      	cmp	r3, #0
 8019eca:	da57      	bge.n	8019f7c <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8019ecc:	4829      	ldr	r0, [pc, #164]	; (8019f74 <tcp_receive+0xcfc>)
 8019ece:	f7fd fb81 	bl	80175d4 <tcp_seg_copy>
 8019ed2:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8019ed4:	69bb      	ldr	r3, [r7, #24]
 8019ed6:	2b00      	cmp	r3, #0
 8019ed8:	f000 8129 	beq.w	801a12e <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 8019edc:	687b      	ldr	r3, [r7, #4]
 8019ede:	69ba      	ldr	r2, [r7, #24]
 8019ee0:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 8019ee2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8019ee4:	69b8      	ldr	r0, [r7, #24]
 8019ee6:	f7ff f8c3 	bl	8019070 <tcp_oos_insert_segment>
                  }
                  break;
 8019eea:	e120      	b.n	801a12e <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8019eec:	4b22      	ldr	r3, [pc, #136]	; (8019f78 <tcp_receive+0xd00>)
 8019eee:	681a      	ldr	r2, [r3, #0]
 8019ef0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019ef2:	68db      	ldr	r3, [r3, #12]
 8019ef4:	685b      	ldr	r3, [r3, #4]
 8019ef6:	1ad3      	subs	r3, r2, r3
 8019ef8:	3b01      	subs	r3, #1
 8019efa:	2b00      	cmp	r3, #0
 8019efc:	db3e      	blt.n	8019f7c <tcp_receive+0xd04>
 8019efe:	4b1e      	ldr	r3, [pc, #120]	; (8019f78 <tcp_receive+0xd00>)
 8019f00:	681a      	ldr	r2, [r3, #0]
 8019f02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019f04:	68db      	ldr	r3, [r3, #12]
 8019f06:	685b      	ldr	r3, [r3, #4]
 8019f08:	1ad3      	subs	r3, r2, r3
 8019f0a:	3301      	adds	r3, #1
 8019f0c:	2b00      	cmp	r3, #0
 8019f0e:	dc35      	bgt.n	8019f7c <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8019f10:	4818      	ldr	r0, [pc, #96]	; (8019f74 <tcp_receive+0xcfc>)
 8019f12:	f7fd fb5f 	bl	80175d4 <tcp_seg_copy>
 8019f16:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8019f18:	69fb      	ldr	r3, [r7, #28]
 8019f1a:	2b00      	cmp	r3, #0
 8019f1c:	f000 8109 	beq.w	801a132 <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8019f20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019f22:	68db      	ldr	r3, [r3, #12]
 8019f24:	685b      	ldr	r3, [r3, #4]
 8019f26:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8019f28:	8912      	ldrh	r2, [r2, #8]
 8019f2a:	441a      	add	r2, r3
 8019f2c:	4b12      	ldr	r3, [pc, #72]	; (8019f78 <tcp_receive+0xd00>)
 8019f2e:	681b      	ldr	r3, [r3, #0]
 8019f30:	1ad3      	subs	r3, r2, r3
 8019f32:	2b00      	cmp	r3, #0
 8019f34:	dd12      	ble.n	8019f5c <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8019f36:	4b10      	ldr	r3, [pc, #64]	; (8019f78 <tcp_receive+0xd00>)
 8019f38:	681b      	ldr	r3, [r3, #0]
 8019f3a:	b29a      	uxth	r2, r3
 8019f3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019f3e:	68db      	ldr	r3, [r3, #12]
 8019f40:	685b      	ldr	r3, [r3, #4]
 8019f42:	b29b      	uxth	r3, r3
 8019f44:	1ad3      	subs	r3, r2, r3
 8019f46:	b29a      	uxth	r2, r3
 8019f48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019f4a:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8019f4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019f4e:	685a      	ldr	r2, [r3, #4]
 8019f50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019f52:	891b      	ldrh	r3, [r3, #8]
 8019f54:	4619      	mov	r1, r3
 8019f56:	4610      	mov	r0, r2
 8019f58:	f7fb fe28 	bl	8015bac <pbuf_realloc>
                    }
                    prev->next = cseg;
 8019f5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019f5e:	69fa      	ldr	r2, [r7, #28]
 8019f60:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8019f62:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8019f64:	69f8      	ldr	r0, [r7, #28]
 8019f66:	f7ff f883 	bl	8019070 <tcp_oos_insert_segment>
                  }
                  break;
 8019f6a:	e0e2      	b.n	801a132 <tcp_receive+0xeba>
 8019f6c:	2000774c 	.word	0x2000774c
 8019f70:	20007749 	.word	0x20007749
 8019f74:	2000771c 	.word	0x2000771c
 8019f78:	2000773c 	.word	0x2000773c
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8019f7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019f7e:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8019f80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019f82:	681b      	ldr	r3, [r3, #0]
 8019f84:	2b00      	cmp	r3, #0
 8019f86:	f040 80c6 	bne.w	801a116 <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8019f8a:	4b80      	ldr	r3, [pc, #512]	; (801a18c <tcp_receive+0xf14>)
 8019f8c:	681a      	ldr	r2, [r3, #0]
 8019f8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019f90:	68db      	ldr	r3, [r3, #12]
 8019f92:	685b      	ldr	r3, [r3, #4]
 8019f94:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8019f96:	2b00      	cmp	r3, #0
 8019f98:	f340 80bd 	ble.w	801a116 <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8019f9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019f9e:	68db      	ldr	r3, [r3, #12]
 8019fa0:	899b      	ldrh	r3, [r3, #12]
 8019fa2:	b29b      	uxth	r3, r3
 8019fa4:	4618      	mov	r0, r3
 8019fa6:	f7f6 f91f 	bl	80101e8 <lwip_htons>
 8019faa:	4603      	mov	r3, r0
 8019fac:	b2db      	uxtb	r3, r3
 8019fae:	f003 0301 	and.w	r3, r3, #1
 8019fb2:	2b00      	cmp	r3, #0
 8019fb4:	f040 80bf 	bne.w	801a136 <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8019fb8:	4875      	ldr	r0, [pc, #468]	; (801a190 <tcp_receive+0xf18>)
 8019fba:	f7fd fb0b 	bl	80175d4 <tcp_seg_copy>
 8019fbe:	4602      	mov	r2, r0
 8019fc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019fc2:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8019fc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019fc6:	681b      	ldr	r3, [r3, #0]
 8019fc8:	2b00      	cmp	r3, #0
 8019fca:	f000 80b6 	beq.w	801a13a <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8019fce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019fd0:	68db      	ldr	r3, [r3, #12]
 8019fd2:	685b      	ldr	r3, [r3, #4]
 8019fd4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8019fd6:	8912      	ldrh	r2, [r2, #8]
 8019fd8:	441a      	add	r2, r3
 8019fda:	4b6c      	ldr	r3, [pc, #432]	; (801a18c <tcp_receive+0xf14>)
 8019fdc:	681b      	ldr	r3, [r3, #0]
 8019fde:	1ad3      	subs	r3, r2, r3
 8019fe0:	2b00      	cmp	r3, #0
 8019fe2:	dd12      	ble.n	801a00a <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8019fe4:	4b69      	ldr	r3, [pc, #420]	; (801a18c <tcp_receive+0xf14>)
 8019fe6:	681b      	ldr	r3, [r3, #0]
 8019fe8:	b29a      	uxth	r2, r3
 8019fea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019fec:	68db      	ldr	r3, [r3, #12]
 8019fee:	685b      	ldr	r3, [r3, #4]
 8019ff0:	b29b      	uxth	r3, r3
 8019ff2:	1ad3      	subs	r3, r2, r3
 8019ff4:	b29a      	uxth	r2, r3
 8019ff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019ff8:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8019ffa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019ffc:	685a      	ldr	r2, [r3, #4]
 8019ffe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801a000:	891b      	ldrh	r3, [r3, #8]
 801a002:	4619      	mov	r1, r3
 801a004:	4610      	mov	r0, r2
 801a006:	f7fb fdd1 	bl	8015bac <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801a00a:	4b62      	ldr	r3, [pc, #392]	; (801a194 <tcp_receive+0xf1c>)
 801a00c:	881b      	ldrh	r3, [r3, #0]
 801a00e:	461a      	mov	r2, r3
 801a010:	4b5e      	ldr	r3, [pc, #376]	; (801a18c <tcp_receive+0xf14>)
 801a012:	681b      	ldr	r3, [r3, #0]
 801a014:	441a      	add	r2, r3
 801a016:	687b      	ldr	r3, [r7, #4]
 801a018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a01a:	6879      	ldr	r1, [r7, #4]
 801a01c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801a01e:	440b      	add	r3, r1
 801a020:	1ad3      	subs	r3, r2, r3
 801a022:	2b00      	cmp	r3, #0
 801a024:	f340 8089 	ble.w	801a13a <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 801a028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801a02a:	681b      	ldr	r3, [r3, #0]
 801a02c:	68db      	ldr	r3, [r3, #12]
 801a02e:	899b      	ldrh	r3, [r3, #12]
 801a030:	b29b      	uxth	r3, r3
 801a032:	4618      	mov	r0, r3
 801a034:	f7f6 f8d8 	bl	80101e8 <lwip_htons>
 801a038:	4603      	mov	r3, r0
 801a03a:	b2db      	uxtb	r3, r3
 801a03c:	f003 0301 	and.w	r3, r3, #1
 801a040:	2b00      	cmp	r3, #0
 801a042:	d022      	beq.n	801a08a <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 801a044:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801a046:	681b      	ldr	r3, [r3, #0]
 801a048:	68db      	ldr	r3, [r3, #12]
 801a04a:	899b      	ldrh	r3, [r3, #12]
 801a04c:	b29b      	uxth	r3, r3
 801a04e:	b21b      	sxth	r3, r3
 801a050:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801a054:	b21c      	sxth	r4, r3
 801a056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801a058:	681b      	ldr	r3, [r3, #0]
 801a05a:	68db      	ldr	r3, [r3, #12]
 801a05c:	899b      	ldrh	r3, [r3, #12]
 801a05e:	b29b      	uxth	r3, r3
 801a060:	4618      	mov	r0, r3
 801a062:	f7f6 f8c1 	bl	80101e8 <lwip_htons>
 801a066:	4603      	mov	r3, r0
 801a068:	b2db      	uxtb	r3, r3
 801a06a:	b29b      	uxth	r3, r3
 801a06c:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 801a070:	b29b      	uxth	r3, r3
 801a072:	4618      	mov	r0, r3
 801a074:	f7f6 f8b8 	bl	80101e8 <lwip_htons>
 801a078:	4603      	mov	r3, r0
 801a07a:	b21b      	sxth	r3, r3
 801a07c:	4323      	orrs	r3, r4
 801a07e:	b21a      	sxth	r2, r3
 801a080:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801a082:	681b      	ldr	r3, [r3, #0]
 801a084:	68db      	ldr	r3, [r3, #12]
 801a086:	b292      	uxth	r2, r2
 801a088:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 801a08a:	687b      	ldr	r3, [r7, #4]
 801a08c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a08e:	b29a      	uxth	r2, r3
 801a090:	687b      	ldr	r3, [r7, #4]
 801a092:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801a094:	4413      	add	r3, r2
 801a096:	b299      	uxth	r1, r3
 801a098:	4b3c      	ldr	r3, [pc, #240]	; (801a18c <tcp_receive+0xf14>)
 801a09a:	681b      	ldr	r3, [r3, #0]
 801a09c:	b29a      	uxth	r2, r3
 801a09e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801a0a0:	681b      	ldr	r3, [r3, #0]
 801a0a2:	1a8a      	subs	r2, r1, r2
 801a0a4:	b292      	uxth	r2, r2
 801a0a6:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 801a0a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801a0aa:	681b      	ldr	r3, [r3, #0]
 801a0ac:	685a      	ldr	r2, [r3, #4]
 801a0ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801a0b0:	681b      	ldr	r3, [r3, #0]
 801a0b2:	891b      	ldrh	r3, [r3, #8]
 801a0b4:	4619      	mov	r1, r3
 801a0b6:	4610      	mov	r0, r2
 801a0b8:	f7fb fd78 	bl	8015bac <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 801a0bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801a0be:	681b      	ldr	r3, [r3, #0]
 801a0c0:	891c      	ldrh	r4, [r3, #8]
 801a0c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801a0c4:	681b      	ldr	r3, [r3, #0]
 801a0c6:	68db      	ldr	r3, [r3, #12]
 801a0c8:	899b      	ldrh	r3, [r3, #12]
 801a0ca:	b29b      	uxth	r3, r3
 801a0cc:	4618      	mov	r0, r3
 801a0ce:	f7f6 f88b 	bl	80101e8 <lwip_htons>
 801a0d2:	4603      	mov	r3, r0
 801a0d4:	b2db      	uxtb	r3, r3
 801a0d6:	f003 0303 	and.w	r3, r3, #3
 801a0da:	2b00      	cmp	r3, #0
 801a0dc:	d001      	beq.n	801a0e2 <tcp_receive+0xe6a>
 801a0de:	2301      	movs	r3, #1
 801a0e0:	e000      	b.n	801a0e4 <tcp_receive+0xe6c>
 801a0e2:	2300      	movs	r3, #0
 801a0e4:	4423      	add	r3, r4
 801a0e6:	b29a      	uxth	r2, r3
 801a0e8:	4b2a      	ldr	r3, [pc, #168]	; (801a194 <tcp_receive+0xf1c>)
 801a0ea:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801a0ec:	4b29      	ldr	r3, [pc, #164]	; (801a194 <tcp_receive+0xf1c>)
 801a0ee:	881b      	ldrh	r3, [r3, #0]
 801a0f0:	461a      	mov	r2, r3
 801a0f2:	4b26      	ldr	r3, [pc, #152]	; (801a18c <tcp_receive+0xf14>)
 801a0f4:	681b      	ldr	r3, [r3, #0]
 801a0f6:	441a      	add	r2, r3
 801a0f8:	687b      	ldr	r3, [r7, #4]
 801a0fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a0fc:	6879      	ldr	r1, [r7, #4]
 801a0fe:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801a100:	440b      	add	r3, r1
 801a102:	429a      	cmp	r2, r3
 801a104:	d019      	beq.n	801a13a <tcp_receive+0xec2>
 801a106:	4b24      	ldr	r3, [pc, #144]	; (801a198 <tcp_receive+0xf20>)
 801a108:	f240 62f9 	movw	r2, #1785	; 0x6f9
 801a10c:	4923      	ldr	r1, [pc, #140]	; (801a19c <tcp_receive+0xf24>)
 801a10e:	4824      	ldr	r0, [pc, #144]	; (801a1a0 <tcp_receive+0xf28>)
 801a110:	f003 fae2 	bl	801d6d8 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 801a114:	e011      	b.n	801a13a <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 801a116:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801a118:	681b      	ldr	r3, [r3, #0]
 801a11a:	63bb      	str	r3, [r7, #56]	; 0x38
 801a11c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801a11e:	2b00      	cmp	r3, #0
 801a120:	f47f aea4 	bne.w	8019e6c <tcp_receive+0xbf4>
 801a124:	e00a      	b.n	801a13c <tcp_receive+0xec4>
                break;
 801a126:	bf00      	nop
 801a128:	e008      	b.n	801a13c <tcp_receive+0xec4>
                break;
 801a12a:	bf00      	nop
 801a12c:	e006      	b.n	801a13c <tcp_receive+0xec4>
                  break;
 801a12e:	bf00      	nop
 801a130:	e004      	b.n	801a13c <tcp_receive+0xec4>
                  break;
 801a132:	bf00      	nop
 801a134:	e002      	b.n	801a13c <tcp_receive+0xec4>
                  break;
 801a136:	bf00      	nop
 801a138:	e000      	b.n	801a13c <tcp_receive+0xec4>
                break;
 801a13a:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 801a13c:	6878      	ldr	r0, [r7, #4]
 801a13e:	f001 fa43 	bl	801b5c8 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 801a142:	e003      	b.n	801a14c <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 801a144:	6878      	ldr	r0, [r7, #4]
 801a146:	f001 fa3f 	bl	801b5c8 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801a14a:	e01a      	b.n	801a182 <tcp_receive+0xf0a>
 801a14c:	e019      	b.n	801a182 <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 801a14e:	4b0f      	ldr	r3, [pc, #60]	; (801a18c <tcp_receive+0xf14>)
 801a150:	681a      	ldr	r2, [r3, #0]
 801a152:	687b      	ldr	r3, [r7, #4]
 801a154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a156:	1ad3      	subs	r3, r2, r3
 801a158:	2b00      	cmp	r3, #0
 801a15a:	db0a      	blt.n	801a172 <tcp_receive+0xefa>
 801a15c:	4b0b      	ldr	r3, [pc, #44]	; (801a18c <tcp_receive+0xf14>)
 801a15e:	681a      	ldr	r2, [r3, #0]
 801a160:	687b      	ldr	r3, [r7, #4]
 801a162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a164:	6879      	ldr	r1, [r7, #4]
 801a166:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801a168:	440b      	add	r3, r1
 801a16a:	1ad3      	subs	r3, r2, r3
 801a16c:	3301      	adds	r3, #1
 801a16e:	2b00      	cmp	r3, #0
 801a170:	dd07      	ble.n	801a182 <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 801a172:	687b      	ldr	r3, [r7, #4]
 801a174:	8b5b      	ldrh	r3, [r3, #26]
 801a176:	f043 0302 	orr.w	r3, r3, #2
 801a17a:	b29a      	uxth	r2, r3
 801a17c:	687b      	ldr	r3, [r7, #4]
 801a17e:	835a      	strh	r2, [r3, #26]
    }
  }
}
 801a180:	e7ff      	b.n	801a182 <tcp_receive+0xf0a>
 801a182:	bf00      	nop
 801a184:	3750      	adds	r7, #80	; 0x50
 801a186:	46bd      	mov	sp, r7
 801a188:	bdb0      	pop	{r4, r5, r7, pc}
 801a18a:	bf00      	nop
 801a18c:	2000773c 	.word	0x2000773c
 801a190:	2000771c 	.word	0x2000771c
 801a194:	20007746 	.word	0x20007746
 801a198:	08021694 	.word	0x08021694
 801a19c:	08021a58 	.word	0x08021a58
 801a1a0:	080216fc 	.word	0x080216fc

0801a1a4 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 801a1a4:	b480      	push	{r7}
 801a1a6:	b083      	sub	sp, #12
 801a1a8:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 801a1aa:	4b15      	ldr	r3, [pc, #84]	; (801a200 <tcp_get_next_optbyte+0x5c>)
 801a1ac:	881b      	ldrh	r3, [r3, #0]
 801a1ae:	1c5a      	adds	r2, r3, #1
 801a1b0:	b291      	uxth	r1, r2
 801a1b2:	4a13      	ldr	r2, [pc, #76]	; (801a200 <tcp_get_next_optbyte+0x5c>)
 801a1b4:	8011      	strh	r1, [r2, #0]
 801a1b6:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801a1b8:	4b12      	ldr	r3, [pc, #72]	; (801a204 <tcp_get_next_optbyte+0x60>)
 801a1ba:	681b      	ldr	r3, [r3, #0]
 801a1bc:	2b00      	cmp	r3, #0
 801a1be:	d004      	beq.n	801a1ca <tcp_get_next_optbyte+0x26>
 801a1c0:	4b11      	ldr	r3, [pc, #68]	; (801a208 <tcp_get_next_optbyte+0x64>)
 801a1c2:	881b      	ldrh	r3, [r3, #0]
 801a1c4:	88fa      	ldrh	r2, [r7, #6]
 801a1c6:	429a      	cmp	r2, r3
 801a1c8:	d208      	bcs.n	801a1dc <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801a1ca:	4b10      	ldr	r3, [pc, #64]	; (801a20c <tcp_get_next_optbyte+0x68>)
 801a1cc:	681b      	ldr	r3, [r3, #0]
 801a1ce:	3314      	adds	r3, #20
 801a1d0:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 801a1d2:	88fb      	ldrh	r3, [r7, #6]
 801a1d4:	683a      	ldr	r2, [r7, #0]
 801a1d6:	4413      	add	r3, r2
 801a1d8:	781b      	ldrb	r3, [r3, #0]
 801a1da:	e00b      	b.n	801a1f4 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801a1dc:	88fb      	ldrh	r3, [r7, #6]
 801a1de:	b2da      	uxtb	r2, r3
 801a1e0:	4b09      	ldr	r3, [pc, #36]	; (801a208 <tcp_get_next_optbyte+0x64>)
 801a1e2:	881b      	ldrh	r3, [r3, #0]
 801a1e4:	b2db      	uxtb	r3, r3
 801a1e6:	1ad3      	subs	r3, r2, r3
 801a1e8:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 801a1ea:	4b06      	ldr	r3, [pc, #24]	; (801a204 <tcp_get_next_optbyte+0x60>)
 801a1ec:	681a      	ldr	r2, [r3, #0]
 801a1ee:	797b      	ldrb	r3, [r7, #5]
 801a1f0:	4413      	add	r3, r2
 801a1f2:	781b      	ldrb	r3, [r3, #0]
  }
}
 801a1f4:	4618      	mov	r0, r3
 801a1f6:	370c      	adds	r7, #12
 801a1f8:	46bd      	mov	sp, r7
 801a1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a1fe:	4770      	bx	lr
 801a200:	20007738 	.word	0x20007738
 801a204:	20007734 	.word	0x20007734
 801a208:	20007732 	.word	0x20007732
 801a20c:	2000772c 	.word	0x2000772c

0801a210 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 801a210:	b580      	push	{r7, lr}
 801a212:	b084      	sub	sp, #16
 801a214:	af00      	add	r7, sp, #0
 801a216:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 801a218:	687b      	ldr	r3, [r7, #4]
 801a21a:	2b00      	cmp	r3, #0
 801a21c:	d106      	bne.n	801a22c <tcp_parseopt+0x1c>
 801a21e:	4b31      	ldr	r3, [pc, #196]	; (801a2e4 <tcp_parseopt+0xd4>)
 801a220:	f240 727d 	movw	r2, #1917	; 0x77d
 801a224:	4930      	ldr	r1, [pc, #192]	; (801a2e8 <tcp_parseopt+0xd8>)
 801a226:	4831      	ldr	r0, [pc, #196]	; (801a2ec <tcp_parseopt+0xdc>)
 801a228:	f003 fa56 	bl	801d6d8 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 801a22c:	4b30      	ldr	r3, [pc, #192]	; (801a2f0 <tcp_parseopt+0xe0>)
 801a22e:	881b      	ldrh	r3, [r3, #0]
 801a230:	2b00      	cmp	r3, #0
 801a232:	d053      	beq.n	801a2dc <tcp_parseopt+0xcc>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801a234:	4b2f      	ldr	r3, [pc, #188]	; (801a2f4 <tcp_parseopt+0xe4>)
 801a236:	2200      	movs	r2, #0
 801a238:	801a      	strh	r2, [r3, #0]
 801a23a:	e043      	b.n	801a2c4 <tcp_parseopt+0xb4>
      u8_t opt = tcp_get_next_optbyte();
 801a23c:	f7ff ffb2 	bl	801a1a4 <tcp_get_next_optbyte>
 801a240:	4603      	mov	r3, r0
 801a242:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 801a244:	7bfb      	ldrb	r3, [r7, #15]
 801a246:	2b01      	cmp	r3, #1
 801a248:	d03c      	beq.n	801a2c4 <tcp_parseopt+0xb4>
 801a24a:	2b02      	cmp	r3, #2
 801a24c:	d002      	beq.n	801a254 <tcp_parseopt+0x44>
 801a24e:	2b00      	cmp	r3, #0
 801a250:	d03f      	beq.n	801a2d2 <tcp_parseopt+0xc2>
 801a252:	e026      	b.n	801a2a2 <tcp_parseopt+0x92>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 801a254:	f7ff ffa6 	bl	801a1a4 <tcp_get_next_optbyte>
 801a258:	4603      	mov	r3, r0
 801a25a:	2b04      	cmp	r3, #4
 801a25c:	d13b      	bne.n	801a2d6 <tcp_parseopt+0xc6>
 801a25e:	4b25      	ldr	r3, [pc, #148]	; (801a2f4 <tcp_parseopt+0xe4>)
 801a260:	881b      	ldrh	r3, [r3, #0]
 801a262:	3302      	adds	r3, #2
 801a264:	4a22      	ldr	r2, [pc, #136]	; (801a2f0 <tcp_parseopt+0xe0>)
 801a266:	8812      	ldrh	r2, [r2, #0]
 801a268:	4293      	cmp	r3, r2
 801a26a:	dc34      	bgt.n	801a2d6 <tcp_parseopt+0xc6>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801a26c:	f7ff ff9a 	bl	801a1a4 <tcp_get_next_optbyte>
 801a270:	4603      	mov	r3, r0
 801a272:	b29b      	uxth	r3, r3
 801a274:	021b      	lsls	r3, r3, #8
 801a276:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 801a278:	f7ff ff94 	bl	801a1a4 <tcp_get_next_optbyte>
 801a27c:	4603      	mov	r3, r0
 801a27e:	b29a      	uxth	r2, r3
 801a280:	89bb      	ldrh	r3, [r7, #12]
 801a282:	4313      	orrs	r3, r2
 801a284:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 801a286:	89bb      	ldrh	r3, [r7, #12]
 801a288:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 801a28c:	d804      	bhi.n	801a298 <tcp_parseopt+0x88>
 801a28e:	89bb      	ldrh	r3, [r7, #12]
 801a290:	2b00      	cmp	r3, #0
 801a292:	d001      	beq.n	801a298 <tcp_parseopt+0x88>
 801a294:	89ba      	ldrh	r2, [r7, #12]
 801a296:	e001      	b.n	801a29c <tcp_parseopt+0x8c>
 801a298:	f44f 7206 	mov.w	r2, #536	; 0x218
 801a29c:	687b      	ldr	r3, [r7, #4]
 801a29e:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 801a2a0:	e010      	b.n	801a2c4 <tcp_parseopt+0xb4>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 801a2a2:	f7ff ff7f 	bl	801a1a4 <tcp_get_next_optbyte>
 801a2a6:	4603      	mov	r3, r0
 801a2a8:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 801a2aa:	7afb      	ldrb	r3, [r7, #11]
 801a2ac:	2b01      	cmp	r3, #1
 801a2ae:	d914      	bls.n	801a2da <tcp_parseopt+0xca>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 801a2b0:	7afb      	ldrb	r3, [r7, #11]
 801a2b2:	b29a      	uxth	r2, r3
 801a2b4:	4b0f      	ldr	r3, [pc, #60]	; (801a2f4 <tcp_parseopt+0xe4>)
 801a2b6:	881b      	ldrh	r3, [r3, #0]
 801a2b8:	4413      	add	r3, r2
 801a2ba:	b29b      	uxth	r3, r3
 801a2bc:	3b02      	subs	r3, #2
 801a2be:	b29a      	uxth	r2, r3
 801a2c0:	4b0c      	ldr	r3, [pc, #48]	; (801a2f4 <tcp_parseopt+0xe4>)
 801a2c2:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801a2c4:	4b0b      	ldr	r3, [pc, #44]	; (801a2f4 <tcp_parseopt+0xe4>)
 801a2c6:	881a      	ldrh	r2, [r3, #0]
 801a2c8:	4b09      	ldr	r3, [pc, #36]	; (801a2f0 <tcp_parseopt+0xe0>)
 801a2ca:	881b      	ldrh	r3, [r3, #0]
 801a2cc:	429a      	cmp	r2, r3
 801a2ce:	d3b5      	bcc.n	801a23c <tcp_parseopt+0x2c>
 801a2d0:	e004      	b.n	801a2dc <tcp_parseopt+0xcc>
          return;
 801a2d2:	bf00      	nop
 801a2d4:	e002      	b.n	801a2dc <tcp_parseopt+0xcc>
            return;
 801a2d6:	bf00      	nop
 801a2d8:	e000      	b.n	801a2dc <tcp_parseopt+0xcc>
            return;
 801a2da:	bf00      	nop
      }
    }
  }
}
 801a2dc:	3710      	adds	r7, #16
 801a2de:	46bd      	mov	sp, r7
 801a2e0:	bd80      	pop	{r7, pc}
 801a2e2:	bf00      	nop
 801a2e4:	08021694 	.word	0x08021694
 801a2e8:	08021b14 	.word	0x08021b14
 801a2ec:	080216fc 	.word	0x080216fc
 801a2f0:	20007730 	.word	0x20007730
 801a2f4:	20007738 	.word	0x20007738

0801a2f8 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 801a2f8:	b480      	push	{r7}
 801a2fa:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 801a2fc:	4b05      	ldr	r3, [pc, #20]	; (801a314 <tcp_trigger_input_pcb_close+0x1c>)
 801a2fe:	781b      	ldrb	r3, [r3, #0]
 801a300:	f043 0310 	orr.w	r3, r3, #16
 801a304:	b2da      	uxtb	r2, r3
 801a306:	4b03      	ldr	r3, [pc, #12]	; (801a314 <tcp_trigger_input_pcb_close+0x1c>)
 801a308:	701a      	strb	r2, [r3, #0]
}
 801a30a:	bf00      	nop
 801a30c:	46bd      	mov	sp, r7
 801a30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a312:	4770      	bx	lr
 801a314:	20007749 	.word	0x20007749

0801a318 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 801a318:	b580      	push	{r7, lr}
 801a31a:	b084      	sub	sp, #16
 801a31c:	af00      	add	r7, sp, #0
 801a31e:	60f8      	str	r0, [r7, #12]
 801a320:	60b9      	str	r1, [r7, #8]
 801a322:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801a324:	68fb      	ldr	r3, [r7, #12]
 801a326:	2b00      	cmp	r3, #0
 801a328:	d00a      	beq.n	801a340 <tcp_route+0x28>
 801a32a:	68fb      	ldr	r3, [r7, #12]
 801a32c:	7a1b      	ldrb	r3, [r3, #8]
 801a32e:	2b00      	cmp	r3, #0
 801a330:	d006      	beq.n	801a340 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 801a332:	68fb      	ldr	r3, [r7, #12]
 801a334:	7a1b      	ldrb	r3, [r3, #8]
 801a336:	4618      	mov	r0, r3
 801a338:	f7fb fa34 	bl	80157a4 <netif_get_by_index>
 801a33c:	4603      	mov	r3, r0
 801a33e:	e003      	b.n	801a348 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 801a340:	6878      	ldr	r0, [r7, #4]
 801a342:	f7f9 f8d1 	bl	80134e8 <ip4_route>
 801a346:	4603      	mov	r3, r0
  }
}
 801a348:	4618      	mov	r0, r3
 801a34a:	3710      	adds	r7, #16
 801a34c:	46bd      	mov	sp, r7
 801a34e:	bd80      	pop	{r7, pc}

0801a350 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 801a350:	b590      	push	{r4, r7, lr}
 801a352:	b087      	sub	sp, #28
 801a354:	af00      	add	r7, sp, #0
 801a356:	60f8      	str	r0, [r7, #12]
 801a358:	60b9      	str	r1, [r7, #8]
 801a35a:	603b      	str	r3, [r7, #0]
 801a35c:	4613      	mov	r3, r2
 801a35e:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 801a360:	68fb      	ldr	r3, [r7, #12]
 801a362:	2b00      	cmp	r3, #0
 801a364:	d105      	bne.n	801a372 <tcp_create_segment+0x22>
 801a366:	4b44      	ldr	r3, [pc, #272]	; (801a478 <tcp_create_segment+0x128>)
 801a368:	22a3      	movs	r2, #163	; 0xa3
 801a36a:	4944      	ldr	r1, [pc, #272]	; (801a47c <tcp_create_segment+0x12c>)
 801a36c:	4844      	ldr	r0, [pc, #272]	; (801a480 <tcp_create_segment+0x130>)
 801a36e:	f003 f9b3 	bl	801d6d8 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801a372:	68bb      	ldr	r3, [r7, #8]
 801a374:	2b00      	cmp	r3, #0
 801a376:	d105      	bne.n	801a384 <tcp_create_segment+0x34>
 801a378:	4b3f      	ldr	r3, [pc, #252]	; (801a478 <tcp_create_segment+0x128>)
 801a37a:	22a4      	movs	r2, #164	; 0xa4
 801a37c:	4941      	ldr	r1, [pc, #260]	; (801a484 <tcp_create_segment+0x134>)
 801a37e:	4840      	ldr	r0, [pc, #256]	; (801a480 <tcp_create_segment+0x130>)
 801a380:	f003 f9aa 	bl	801d6d8 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801a384:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801a388:	009b      	lsls	r3, r3, #2
 801a38a:	b2db      	uxtb	r3, r3
 801a38c:	f003 0304 	and.w	r3, r3, #4
 801a390:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801a392:	2003      	movs	r0, #3
 801a394:	f7fa fe6e 	bl	8015074 <memp_malloc>
 801a398:	6138      	str	r0, [r7, #16]
 801a39a:	693b      	ldr	r3, [r7, #16]
 801a39c:	2b00      	cmp	r3, #0
 801a39e:	d104      	bne.n	801a3aa <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 801a3a0:	68b8      	ldr	r0, [r7, #8]
 801a3a2:	f7fb fd89 	bl	8015eb8 <pbuf_free>
    return NULL;
 801a3a6:	2300      	movs	r3, #0
 801a3a8:	e061      	b.n	801a46e <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 801a3aa:	693b      	ldr	r3, [r7, #16]
 801a3ac:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801a3b0:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 801a3b2:	693b      	ldr	r3, [r7, #16]
 801a3b4:	2200      	movs	r2, #0
 801a3b6:	601a      	str	r2, [r3, #0]
  seg->p = p;
 801a3b8:	693b      	ldr	r3, [r7, #16]
 801a3ba:	68ba      	ldr	r2, [r7, #8]
 801a3bc:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801a3be:	68bb      	ldr	r3, [r7, #8]
 801a3c0:	891a      	ldrh	r2, [r3, #8]
 801a3c2:	7dfb      	ldrb	r3, [r7, #23]
 801a3c4:	b29b      	uxth	r3, r3
 801a3c6:	429a      	cmp	r2, r3
 801a3c8:	d205      	bcs.n	801a3d6 <tcp_create_segment+0x86>
 801a3ca:	4b2b      	ldr	r3, [pc, #172]	; (801a478 <tcp_create_segment+0x128>)
 801a3cc:	22b0      	movs	r2, #176	; 0xb0
 801a3ce:	492e      	ldr	r1, [pc, #184]	; (801a488 <tcp_create_segment+0x138>)
 801a3d0:	482b      	ldr	r0, [pc, #172]	; (801a480 <tcp_create_segment+0x130>)
 801a3d2:	f003 f981 	bl	801d6d8 <iprintf>
  seg->len = p->tot_len - optlen;
 801a3d6:	68bb      	ldr	r3, [r7, #8]
 801a3d8:	891a      	ldrh	r2, [r3, #8]
 801a3da:	7dfb      	ldrb	r3, [r7, #23]
 801a3dc:	b29b      	uxth	r3, r3
 801a3de:	1ad3      	subs	r3, r2, r3
 801a3e0:	b29a      	uxth	r2, r3
 801a3e2:	693b      	ldr	r3, [r7, #16]
 801a3e4:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 801a3e6:	2114      	movs	r1, #20
 801a3e8:	68b8      	ldr	r0, [r7, #8]
 801a3ea:	f7fb fccf 	bl	8015d8c <pbuf_add_header>
 801a3ee:	4603      	mov	r3, r0
 801a3f0:	2b00      	cmp	r3, #0
 801a3f2:	d004      	beq.n	801a3fe <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 801a3f4:	6938      	ldr	r0, [r7, #16]
 801a3f6:	f7fd f8d5 	bl	80175a4 <tcp_seg_free>
    return NULL;
 801a3fa:	2300      	movs	r3, #0
 801a3fc:	e037      	b.n	801a46e <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801a3fe:	693b      	ldr	r3, [r7, #16]
 801a400:	685b      	ldr	r3, [r3, #4]
 801a402:	685a      	ldr	r2, [r3, #4]
 801a404:	693b      	ldr	r3, [r7, #16]
 801a406:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801a408:	68fb      	ldr	r3, [r7, #12]
 801a40a:	8ada      	ldrh	r2, [r3, #22]
 801a40c:	693b      	ldr	r3, [r7, #16]
 801a40e:	68dc      	ldr	r4, [r3, #12]
 801a410:	4610      	mov	r0, r2
 801a412:	f7f5 fee9 	bl	80101e8 <lwip_htons>
 801a416:	4603      	mov	r3, r0
 801a418:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801a41a:	68fb      	ldr	r3, [r7, #12]
 801a41c:	8b1a      	ldrh	r2, [r3, #24]
 801a41e:	693b      	ldr	r3, [r7, #16]
 801a420:	68dc      	ldr	r4, [r3, #12]
 801a422:	4610      	mov	r0, r2
 801a424:	f7f5 fee0 	bl	80101e8 <lwip_htons>
 801a428:	4603      	mov	r3, r0
 801a42a:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 801a42c:	693b      	ldr	r3, [r7, #16]
 801a42e:	68dc      	ldr	r4, [r3, #12]
 801a430:	6838      	ldr	r0, [r7, #0]
 801a432:	f7f5 feee 	bl	8010212 <lwip_htonl>
 801a436:	4603      	mov	r3, r0
 801a438:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801a43a:	7dfb      	ldrb	r3, [r7, #23]
 801a43c:	089b      	lsrs	r3, r3, #2
 801a43e:	b2db      	uxtb	r3, r3
 801a440:	b29b      	uxth	r3, r3
 801a442:	3305      	adds	r3, #5
 801a444:	b29b      	uxth	r3, r3
 801a446:	031b      	lsls	r3, r3, #12
 801a448:	b29a      	uxth	r2, r3
 801a44a:	79fb      	ldrb	r3, [r7, #7]
 801a44c:	b29b      	uxth	r3, r3
 801a44e:	4313      	orrs	r3, r2
 801a450:	b29a      	uxth	r2, r3
 801a452:	693b      	ldr	r3, [r7, #16]
 801a454:	68dc      	ldr	r4, [r3, #12]
 801a456:	4610      	mov	r0, r2
 801a458:	f7f5 fec6 	bl	80101e8 <lwip_htons>
 801a45c:	4603      	mov	r3, r0
 801a45e:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 801a460:	693b      	ldr	r3, [r7, #16]
 801a462:	68db      	ldr	r3, [r3, #12]
 801a464:	2200      	movs	r2, #0
 801a466:	749a      	strb	r2, [r3, #18]
 801a468:	2200      	movs	r2, #0
 801a46a:	74da      	strb	r2, [r3, #19]
  return seg;
 801a46c:	693b      	ldr	r3, [r7, #16]
}
 801a46e:	4618      	mov	r0, r3
 801a470:	371c      	adds	r7, #28
 801a472:	46bd      	mov	sp, r7
 801a474:	bd90      	pop	{r4, r7, pc}
 801a476:	bf00      	nop
 801a478:	08021b30 	.word	0x08021b30
 801a47c:	08021b80 	.word	0x08021b80
 801a480:	08021ba0 	.word	0x08021ba0
 801a484:	08021bc8 	.word	0x08021bc8
 801a488:	08021bec 	.word	0x08021bec

0801a48c <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 801a48c:	b590      	push	{r4, r7, lr}
 801a48e:	b08b      	sub	sp, #44	; 0x2c
 801a490:	af02      	add	r7, sp, #8
 801a492:	6078      	str	r0, [r7, #4]
 801a494:	460b      	mov	r3, r1
 801a496:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 801a498:	2300      	movs	r3, #0
 801a49a:	61fb      	str	r3, [r7, #28]
 801a49c:	2300      	movs	r3, #0
 801a49e:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 801a4a0:	2300      	movs	r3, #0
 801a4a2:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801a4a4:	687b      	ldr	r3, [r7, #4]
 801a4a6:	2b00      	cmp	r3, #0
 801a4a8:	d106      	bne.n	801a4b8 <tcp_split_unsent_seg+0x2c>
 801a4aa:	4b95      	ldr	r3, [pc, #596]	; (801a700 <tcp_split_unsent_seg+0x274>)
 801a4ac:	f240 324b 	movw	r2, #843	; 0x34b
 801a4b0:	4994      	ldr	r1, [pc, #592]	; (801a704 <tcp_split_unsent_seg+0x278>)
 801a4b2:	4895      	ldr	r0, [pc, #596]	; (801a708 <tcp_split_unsent_seg+0x27c>)
 801a4b4:	f003 f910 	bl	801d6d8 <iprintf>

  useg = pcb->unsent;
 801a4b8:	687b      	ldr	r3, [r7, #4]
 801a4ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a4bc:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 801a4be:	697b      	ldr	r3, [r7, #20]
 801a4c0:	2b00      	cmp	r3, #0
 801a4c2:	d102      	bne.n	801a4ca <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 801a4c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801a4c8:	e116      	b.n	801a6f8 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 801a4ca:	887b      	ldrh	r3, [r7, #2]
 801a4cc:	2b00      	cmp	r3, #0
 801a4ce:	d109      	bne.n	801a4e4 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 801a4d0:	4b8b      	ldr	r3, [pc, #556]	; (801a700 <tcp_split_unsent_seg+0x274>)
 801a4d2:	f240 3253 	movw	r2, #851	; 0x353
 801a4d6:	498d      	ldr	r1, [pc, #564]	; (801a70c <tcp_split_unsent_seg+0x280>)
 801a4d8:	488b      	ldr	r0, [pc, #556]	; (801a708 <tcp_split_unsent_seg+0x27c>)
 801a4da:	f003 f8fd 	bl	801d6d8 <iprintf>
    return ERR_VAL;
 801a4de:	f06f 0305 	mvn.w	r3, #5
 801a4e2:	e109      	b.n	801a6f8 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 801a4e4:	697b      	ldr	r3, [r7, #20]
 801a4e6:	891b      	ldrh	r3, [r3, #8]
 801a4e8:	887a      	ldrh	r2, [r7, #2]
 801a4ea:	429a      	cmp	r2, r3
 801a4ec:	d301      	bcc.n	801a4f2 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 801a4ee:	2300      	movs	r3, #0
 801a4f0:	e102      	b.n	801a6f8 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801a4f2:	687b      	ldr	r3, [r7, #4]
 801a4f4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801a4f6:	887a      	ldrh	r2, [r7, #2]
 801a4f8:	429a      	cmp	r2, r3
 801a4fa:	d906      	bls.n	801a50a <tcp_split_unsent_seg+0x7e>
 801a4fc:	4b80      	ldr	r3, [pc, #512]	; (801a700 <tcp_split_unsent_seg+0x274>)
 801a4fe:	f240 325b 	movw	r2, #859	; 0x35b
 801a502:	4983      	ldr	r1, [pc, #524]	; (801a710 <tcp_split_unsent_seg+0x284>)
 801a504:	4880      	ldr	r0, [pc, #512]	; (801a708 <tcp_split_unsent_seg+0x27c>)
 801a506:	f003 f8e7 	bl	801d6d8 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801a50a:	697b      	ldr	r3, [r7, #20]
 801a50c:	891b      	ldrh	r3, [r3, #8]
 801a50e:	2b00      	cmp	r3, #0
 801a510:	d106      	bne.n	801a520 <tcp_split_unsent_seg+0x94>
 801a512:	4b7b      	ldr	r3, [pc, #492]	; (801a700 <tcp_split_unsent_seg+0x274>)
 801a514:	f44f 7257 	mov.w	r2, #860	; 0x35c
 801a518:	497e      	ldr	r1, [pc, #504]	; (801a714 <tcp_split_unsent_seg+0x288>)
 801a51a:	487b      	ldr	r0, [pc, #492]	; (801a708 <tcp_split_unsent_seg+0x27c>)
 801a51c:	f003 f8dc 	bl	801d6d8 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 801a520:	697b      	ldr	r3, [r7, #20]
 801a522:	7a9b      	ldrb	r3, [r3, #10]
 801a524:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801a526:	7bfb      	ldrb	r3, [r7, #15]
 801a528:	009b      	lsls	r3, r3, #2
 801a52a:	b2db      	uxtb	r3, r3
 801a52c:	f003 0304 	and.w	r3, r3, #4
 801a530:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 801a532:	697b      	ldr	r3, [r7, #20]
 801a534:	891a      	ldrh	r2, [r3, #8]
 801a536:	887b      	ldrh	r3, [r7, #2]
 801a538:	1ad3      	subs	r3, r2, r3
 801a53a:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 801a53c:	7bbb      	ldrb	r3, [r7, #14]
 801a53e:	b29a      	uxth	r2, r3
 801a540:	89bb      	ldrh	r3, [r7, #12]
 801a542:	4413      	add	r3, r2
 801a544:	b29b      	uxth	r3, r3
 801a546:	f44f 7220 	mov.w	r2, #640	; 0x280
 801a54a:	4619      	mov	r1, r3
 801a54c:	2036      	movs	r0, #54	; 0x36
 801a54e:	f7fb f9d3 	bl	80158f8 <pbuf_alloc>
 801a552:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801a554:	693b      	ldr	r3, [r7, #16]
 801a556:	2b00      	cmp	r3, #0
 801a558:	f000 80b7 	beq.w	801a6ca <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 801a55c:	697b      	ldr	r3, [r7, #20]
 801a55e:	685b      	ldr	r3, [r3, #4]
 801a560:	891a      	ldrh	r2, [r3, #8]
 801a562:	697b      	ldr	r3, [r7, #20]
 801a564:	891b      	ldrh	r3, [r3, #8]
 801a566:	1ad3      	subs	r3, r2, r3
 801a568:	b29a      	uxth	r2, r3
 801a56a:	887b      	ldrh	r3, [r7, #2]
 801a56c:	4413      	add	r3, r2
 801a56e:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801a570:	697b      	ldr	r3, [r7, #20]
 801a572:	6858      	ldr	r0, [r3, #4]
 801a574:	693b      	ldr	r3, [r7, #16]
 801a576:	685a      	ldr	r2, [r3, #4]
 801a578:	7bbb      	ldrb	r3, [r7, #14]
 801a57a:	18d1      	adds	r1, r2, r3
 801a57c:	897b      	ldrh	r3, [r7, #10]
 801a57e:	89ba      	ldrh	r2, [r7, #12]
 801a580:	f7fb fea0 	bl	80162c4 <pbuf_copy_partial>
 801a584:	4603      	mov	r3, r0
 801a586:	461a      	mov	r2, r3
 801a588:	89bb      	ldrh	r3, [r7, #12]
 801a58a:	4293      	cmp	r3, r2
 801a58c:	f040 809f 	bne.w	801a6ce <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 801a590:	697b      	ldr	r3, [r7, #20]
 801a592:	68db      	ldr	r3, [r3, #12]
 801a594:	899b      	ldrh	r3, [r3, #12]
 801a596:	b29b      	uxth	r3, r3
 801a598:	4618      	mov	r0, r3
 801a59a:	f7f5 fe25 	bl	80101e8 <lwip_htons>
 801a59e:	4603      	mov	r3, r0
 801a5a0:	b2db      	uxtb	r3, r3
 801a5a2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801a5a6:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 801a5a8:	2300      	movs	r3, #0
 801a5aa:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 801a5ac:	7efb      	ldrb	r3, [r7, #27]
 801a5ae:	f003 0308 	and.w	r3, r3, #8
 801a5b2:	2b00      	cmp	r3, #0
 801a5b4:	d007      	beq.n	801a5c6 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 801a5b6:	7efb      	ldrb	r3, [r7, #27]
 801a5b8:	f023 0308 	bic.w	r3, r3, #8
 801a5bc:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 801a5be:	7ebb      	ldrb	r3, [r7, #26]
 801a5c0:	f043 0308 	orr.w	r3, r3, #8
 801a5c4:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 801a5c6:	7efb      	ldrb	r3, [r7, #27]
 801a5c8:	f003 0301 	and.w	r3, r3, #1
 801a5cc:	2b00      	cmp	r3, #0
 801a5ce:	d007      	beq.n	801a5e0 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 801a5d0:	7efb      	ldrb	r3, [r7, #27]
 801a5d2:	f023 0301 	bic.w	r3, r3, #1
 801a5d6:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 801a5d8:	7ebb      	ldrb	r3, [r7, #26]
 801a5da:	f043 0301 	orr.w	r3, r3, #1
 801a5de:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 801a5e0:	697b      	ldr	r3, [r7, #20]
 801a5e2:	68db      	ldr	r3, [r3, #12]
 801a5e4:	685b      	ldr	r3, [r3, #4]
 801a5e6:	4618      	mov	r0, r3
 801a5e8:	f7f5 fe13 	bl	8010212 <lwip_htonl>
 801a5ec:	4602      	mov	r2, r0
 801a5ee:	887b      	ldrh	r3, [r7, #2]
 801a5f0:	18d1      	adds	r1, r2, r3
 801a5f2:	7eba      	ldrb	r2, [r7, #26]
 801a5f4:	7bfb      	ldrb	r3, [r7, #15]
 801a5f6:	9300      	str	r3, [sp, #0]
 801a5f8:	460b      	mov	r3, r1
 801a5fa:	6939      	ldr	r1, [r7, #16]
 801a5fc:	6878      	ldr	r0, [r7, #4]
 801a5fe:	f7ff fea7 	bl	801a350 <tcp_create_segment>
 801a602:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 801a604:	69fb      	ldr	r3, [r7, #28]
 801a606:	2b00      	cmp	r3, #0
 801a608:	d063      	beq.n	801a6d2 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801a60a:	697b      	ldr	r3, [r7, #20]
 801a60c:	685b      	ldr	r3, [r3, #4]
 801a60e:	4618      	mov	r0, r3
 801a610:	f7fb fce0 	bl	8015fd4 <pbuf_clen>
 801a614:	4603      	mov	r3, r0
 801a616:	461a      	mov	r2, r3
 801a618:	687b      	ldr	r3, [r7, #4]
 801a61a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801a61e:	1a9b      	subs	r3, r3, r2
 801a620:	b29a      	uxth	r2, r3
 801a622:	687b      	ldr	r3, [r7, #4]
 801a624:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801a628:	697b      	ldr	r3, [r7, #20]
 801a62a:	6858      	ldr	r0, [r3, #4]
 801a62c:	697b      	ldr	r3, [r7, #20]
 801a62e:	685b      	ldr	r3, [r3, #4]
 801a630:	891a      	ldrh	r2, [r3, #8]
 801a632:	89bb      	ldrh	r3, [r7, #12]
 801a634:	1ad3      	subs	r3, r2, r3
 801a636:	b29b      	uxth	r3, r3
 801a638:	4619      	mov	r1, r3
 801a63a:	f7fb fab7 	bl	8015bac <pbuf_realloc>
  useg->len -= remainder;
 801a63e:	697b      	ldr	r3, [r7, #20]
 801a640:	891a      	ldrh	r2, [r3, #8]
 801a642:	89bb      	ldrh	r3, [r7, #12]
 801a644:	1ad3      	subs	r3, r2, r3
 801a646:	b29a      	uxth	r2, r3
 801a648:	697b      	ldr	r3, [r7, #20]
 801a64a:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801a64c:	697b      	ldr	r3, [r7, #20]
 801a64e:	68db      	ldr	r3, [r3, #12]
 801a650:	899b      	ldrh	r3, [r3, #12]
 801a652:	b29c      	uxth	r4, r3
 801a654:	7efb      	ldrb	r3, [r7, #27]
 801a656:	b29b      	uxth	r3, r3
 801a658:	4618      	mov	r0, r3
 801a65a:	f7f5 fdc5 	bl	80101e8 <lwip_htons>
 801a65e:	4603      	mov	r3, r0
 801a660:	461a      	mov	r2, r3
 801a662:	697b      	ldr	r3, [r7, #20]
 801a664:	68db      	ldr	r3, [r3, #12]
 801a666:	4322      	orrs	r2, r4
 801a668:	b292      	uxth	r2, r2
 801a66a:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801a66c:	697b      	ldr	r3, [r7, #20]
 801a66e:	685b      	ldr	r3, [r3, #4]
 801a670:	4618      	mov	r0, r3
 801a672:	f7fb fcaf 	bl	8015fd4 <pbuf_clen>
 801a676:	4603      	mov	r3, r0
 801a678:	461a      	mov	r2, r3
 801a67a:	687b      	ldr	r3, [r7, #4]
 801a67c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801a680:	4413      	add	r3, r2
 801a682:	b29a      	uxth	r2, r3
 801a684:	687b      	ldr	r3, [r7, #4]
 801a686:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801a68a:	69fb      	ldr	r3, [r7, #28]
 801a68c:	685b      	ldr	r3, [r3, #4]
 801a68e:	4618      	mov	r0, r3
 801a690:	f7fb fca0 	bl	8015fd4 <pbuf_clen>
 801a694:	4603      	mov	r3, r0
 801a696:	461a      	mov	r2, r3
 801a698:	687b      	ldr	r3, [r7, #4]
 801a69a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801a69e:	4413      	add	r3, r2
 801a6a0:	b29a      	uxth	r2, r3
 801a6a2:	687b      	ldr	r3, [r7, #4]
 801a6a4:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 801a6a8:	697b      	ldr	r3, [r7, #20]
 801a6aa:	681a      	ldr	r2, [r3, #0]
 801a6ac:	69fb      	ldr	r3, [r7, #28]
 801a6ae:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 801a6b0:	697b      	ldr	r3, [r7, #20]
 801a6b2:	69fa      	ldr	r2, [r7, #28]
 801a6b4:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 801a6b6:	69fb      	ldr	r3, [r7, #28]
 801a6b8:	681b      	ldr	r3, [r3, #0]
 801a6ba:	2b00      	cmp	r3, #0
 801a6bc:	d103      	bne.n	801a6c6 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 801a6be:	687b      	ldr	r3, [r7, #4]
 801a6c0:	2200      	movs	r2, #0
 801a6c2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 801a6c6:	2300      	movs	r3, #0
 801a6c8:	e016      	b.n	801a6f8 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 801a6ca:	bf00      	nop
 801a6cc:	e002      	b.n	801a6d4 <tcp_split_unsent_seg+0x248>
    goto memerr;
 801a6ce:	bf00      	nop
 801a6d0:	e000      	b.n	801a6d4 <tcp_split_unsent_seg+0x248>
    goto memerr;
 801a6d2:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 801a6d4:	69fb      	ldr	r3, [r7, #28]
 801a6d6:	2b00      	cmp	r3, #0
 801a6d8:	d006      	beq.n	801a6e8 <tcp_split_unsent_seg+0x25c>
 801a6da:	4b09      	ldr	r3, [pc, #36]	; (801a700 <tcp_split_unsent_seg+0x274>)
 801a6dc:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 801a6e0:	490d      	ldr	r1, [pc, #52]	; (801a718 <tcp_split_unsent_seg+0x28c>)
 801a6e2:	4809      	ldr	r0, [pc, #36]	; (801a708 <tcp_split_unsent_seg+0x27c>)
 801a6e4:	f002 fff8 	bl	801d6d8 <iprintf>
  if (p != NULL) {
 801a6e8:	693b      	ldr	r3, [r7, #16]
 801a6ea:	2b00      	cmp	r3, #0
 801a6ec:	d002      	beq.n	801a6f4 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 801a6ee:	6938      	ldr	r0, [r7, #16]
 801a6f0:	f7fb fbe2 	bl	8015eb8 <pbuf_free>
  }

  return ERR_MEM;
 801a6f4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 801a6f8:	4618      	mov	r0, r3
 801a6fa:	3724      	adds	r7, #36	; 0x24
 801a6fc:	46bd      	mov	sp, r7
 801a6fe:	bd90      	pop	{r4, r7, pc}
 801a700:	08021b30 	.word	0x08021b30
 801a704:	08021ee0 	.word	0x08021ee0
 801a708:	08021ba0 	.word	0x08021ba0
 801a70c:	08021f04 	.word	0x08021f04
 801a710:	08021f28 	.word	0x08021f28
 801a714:	08021f38 	.word	0x08021f38
 801a718:	08021f48 	.word	0x08021f48

0801a71c <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 801a71c:	b590      	push	{r4, r7, lr}
 801a71e:	b085      	sub	sp, #20
 801a720:	af00      	add	r7, sp, #0
 801a722:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 801a724:	687b      	ldr	r3, [r7, #4]
 801a726:	2b00      	cmp	r3, #0
 801a728:	d106      	bne.n	801a738 <tcp_send_fin+0x1c>
 801a72a:	4b21      	ldr	r3, [pc, #132]	; (801a7b0 <tcp_send_fin+0x94>)
 801a72c:	f240 32eb 	movw	r2, #1003	; 0x3eb
 801a730:	4920      	ldr	r1, [pc, #128]	; (801a7b4 <tcp_send_fin+0x98>)
 801a732:	4821      	ldr	r0, [pc, #132]	; (801a7b8 <tcp_send_fin+0x9c>)
 801a734:	f002 ffd0 	bl	801d6d8 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 801a738:	687b      	ldr	r3, [r7, #4]
 801a73a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a73c:	2b00      	cmp	r3, #0
 801a73e:	d02e      	beq.n	801a79e <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801a740:	687b      	ldr	r3, [r7, #4]
 801a742:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a744:	60fb      	str	r3, [r7, #12]
 801a746:	e002      	b.n	801a74e <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 801a748:	68fb      	ldr	r3, [r7, #12]
 801a74a:	681b      	ldr	r3, [r3, #0]
 801a74c:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801a74e:	68fb      	ldr	r3, [r7, #12]
 801a750:	681b      	ldr	r3, [r3, #0]
 801a752:	2b00      	cmp	r3, #0
 801a754:	d1f8      	bne.n	801a748 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 801a756:	68fb      	ldr	r3, [r7, #12]
 801a758:	68db      	ldr	r3, [r3, #12]
 801a75a:	899b      	ldrh	r3, [r3, #12]
 801a75c:	b29b      	uxth	r3, r3
 801a75e:	4618      	mov	r0, r3
 801a760:	f7f5 fd42 	bl	80101e8 <lwip_htons>
 801a764:	4603      	mov	r3, r0
 801a766:	b2db      	uxtb	r3, r3
 801a768:	f003 0307 	and.w	r3, r3, #7
 801a76c:	2b00      	cmp	r3, #0
 801a76e:	d116      	bne.n	801a79e <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801a770:	68fb      	ldr	r3, [r7, #12]
 801a772:	68db      	ldr	r3, [r3, #12]
 801a774:	899b      	ldrh	r3, [r3, #12]
 801a776:	b29c      	uxth	r4, r3
 801a778:	2001      	movs	r0, #1
 801a77a:	f7f5 fd35 	bl	80101e8 <lwip_htons>
 801a77e:	4603      	mov	r3, r0
 801a780:	461a      	mov	r2, r3
 801a782:	68fb      	ldr	r3, [r7, #12]
 801a784:	68db      	ldr	r3, [r3, #12]
 801a786:	4322      	orrs	r2, r4
 801a788:	b292      	uxth	r2, r2
 801a78a:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 801a78c:	687b      	ldr	r3, [r7, #4]
 801a78e:	8b5b      	ldrh	r3, [r3, #26]
 801a790:	f043 0320 	orr.w	r3, r3, #32
 801a794:	b29a      	uxth	r2, r3
 801a796:	687b      	ldr	r3, [r7, #4]
 801a798:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 801a79a:	2300      	movs	r3, #0
 801a79c:	e004      	b.n	801a7a8 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801a79e:	2101      	movs	r1, #1
 801a7a0:	6878      	ldr	r0, [r7, #4]
 801a7a2:	f000 f80b 	bl	801a7bc <tcp_enqueue_flags>
 801a7a6:	4603      	mov	r3, r0
}
 801a7a8:	4618      	mov	r0, r3
 801a7aa:	3714      	adds	r7, #20
 801a7ac:	46bd      	mov	sp, r7
 801a7ae:	bd90      	pop	{r4, r7, pc}
 801a7b0:	08021b30 	.word	0x08021b30
 801a7b4:	08021f54 	.word	0x08021f54
 801a7b8:	08021ba0 	.word	0x08021ba0

0801a7bc <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 801a7bc:	b580      	push	{r7, lr}
 801a7be:	b08a      	sub	sp, #40	; 0x28
 801a7c0:	af02      	add	r7, sp, #8
 801a7c2:	6078      	str	r0, [r7, #4]
 801a7c4:	460b      	mov	r3, r1
 801a7c6:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 801a7c8:	2300      	movs	r3, #0
 801a7ca:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 801a7cc:	2300      	movs	r3, #0
 801a7ce:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801a7d0:	78fb      	ldrb	r3, [r7, #3]
 801a7d2:	f003 0303 	and.w	r3, r3, #3
 801a7d6:	2b00      	cmp	r3, #0
 801a7d8:	d106      	bne.n	801a7e8 <tcp_enqueue_flags+0x2c>
 801a7da:	4b67      	ldr	r3, [pc, #412]	; (801a978 <tcp_enqueue_flags+0x1bc>)
 801a7dc:	f240 4212 	movw	r2, #1042	; 0x412
 801a7e0:	4966      	ldr	r1, [pc, #408]	; (801a97c <tcp_enqueue_flags+0x1c0>)
 801a7e2:	4867      	ldr	r0, [pc, #412]	; (801a980 <tcp_enqueue_flags+0x1c4>)
 801a7e4:	f002 ff78 	bl	801d6d8 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 801a7e8:	687b      	ldr	r3, [r7, #4]
 801a7ea:	2b00      	cmp	r3, #0
 801a7ec:	d106      	bne.n	801a7fc <tcp_enqueue_flags+0x40>
 801a7ee:	4b62      	ldr	r3, [pc, #392]	; (801a978 <tcp_enqueue_flags+0x1bc>)
 801a7f0:	f240 4213 	movw	r2, #1043	; 0x413
 801a7f4:	4963      	ldr	r1, [pc, #396]	; (801a984 <tcp_enqueue_flags+0x1c8>)
 801a7f6:	4862      	ldr	r0, [pc, #392]	; (801a980 <tcp_enqueue_flags+0x1c4>)
 801a7f8:	f002 ff6e 	bl	801d6d8 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 801a7fc:	78fb      	ldrb	r3, [r7, #3]
 801a7fe:	f003 0302 	and.w	r3, r3, #2
 801a802:	2b00      	cmp	r3, #0
 801a804:	d001      	beq.n	801a80a <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 801a806:	2301      	movs	r3, #1
 801a808:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801a80a:	7ffb      	ldrb	r3, [r7, #31]
 801a80c:	009b      	lsls	r3, r3, #2
 801a80e:	b2db      	uxtb	r3, r3
 801a810:	f003 0304 	and.w	r3, r3, #4
 801a814:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801a816:	7dfb      	ldrb	r3, [r7, #23]
 801a818:	b29b      	uxth	r3, r3
 801a81a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801a81e:	4619      	mov	r1, r3
 801a820:	2036      	movs	r0, #54	; 0x36
 801a822:	f7fb f869 	bl	80158f8 <pbuf_alloc>
 801a826:	6138      	str	r0, [r7, #16]
 801a828:	693b      	ldr	r3, [r7, #16]
 801a82a:	2b00      	cmp	r3, #0
 801a82c:	d109      	bne.n	801a842 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a82e:	687b      	ldr	r3, [r7, #4]
 801a830:	8b5b      	ldrh	r3, [r3, #26]
 801a832:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a836:	b29a      	uxth	r2, r3
 801a838:	687b      	ldr	r3, [r7, #4]
 801a83a:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801a83c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801a840:	e095      	b.n	801a96e <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801a842:	693b      	ldr	r3, [r7, #16]
 801a844:	895a      	ldrh	r2, [r3, #10]
 801a846:	7dfb      	ldrb	r3, [r7, #23]
 801a848:	b29b      	uxth	r3, r3
 801a84a:	429a      	cmp	r2, r3
 801a84c:	d206      	bcs.n	801a85c <tcp_enqueue_flags+0xa0>
 801a84e:	4b4a      	ldr	r3, [pc, #296]	; (801a978 <tcp_enqueue_flags+0x1bc>)
 801a850:	f240 423a 	movw	r2, #1082	; 0x43a
 801a854:	494c      	ldr	r1, [pc, #304]	; (801a988 <tcp_enqueue_flags+0x1cc>)
 801a856:	484a      	ldr	r0, [pc, #296]	; (801a980 <tcp_enqueue_flags+0x1c4>)
 801a858:	f002 ff3e 	bl	801d6d8 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 801a85c:	687b      	ldr	r3, [r7, #4]
 801a85e:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 801a860:	78fa      	ldrb	r2, [r7, #3]
 801a862:	7ffb      	ldrb	r3, [r7, #31]
 801a864:	9300      	str	r3, [sp, #0]
 801a866:	460b      	mov	r3, r1
 801a868:	6939      	ldr	r1, [r7, #16]
 801a86a:	6878      	ldr	r0, [r7, #4]
 801a86c:	f7ff fd70 	bl	801a350 <tcp_create_segment>
 801a870:	60f8      	str	r0, [r7, #12]
 801a872:	68fb      	ldr	r3, [r7, #12]
 801a874:	2b00      	cmp	r3, #0
 801a876:	d109      	bne.n	801a88c <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a878:	687b      	ldr	r3, [r7, #4]
 801a87a:	8b5b      	ldrh	r3, [r3, #26]
 801a87c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a880:	b29a      	uxth	r2, r3
 801a882:	687b      	ldr	r3, [r7, #4]
 801a884:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801a886:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801a88a:	e070      	b.n	801a96e <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801a88c:	68fb      	ldr	r3, [r7, #12]
 801a88e:	68db      	ldr	r3, [r3, #12]
 801a890:	f003 0303 	and.w	r3, r3, #3
 801a894:	2b00      	cmp	r3, #0
 801a896:	d006      	beq.n	801a8a6 <tcp_enqueue_flags+0xea>
 801a898:	4b37      	ldr	r3, [pc, #220]	; (801a978 <tcp_enqueue_flags+0x1bc>)
 801a89a:	f240 4242 	movw	r2, #1090	; 0x442
 801a89e:	493b      	ldr	r1, [pc, #236]	; (801a98c <tcp_enqueue_flags+0x1d0>)
 801a8a0:	4837      	ldr	r0, [pc, #220]	; (801a980 <tcp_enqueue_flags+0x1c4>)
 801a8a2:	f002 ff19 	bl	801d6d8 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801a8a6:	68fb      	ldr	r3, [r7, #12]
 801a8a8:	891b      	ldrh	r3, [r3, #8]
 801a8aa:	2b00      	cmp	r3, #0
 801a8ac:	d006      	beq.n	801a8bc <tcp_enqueue_flags+0x100>
 801a8ae:	4b32      	ldr	r3, [pc, #200]	; (801a978 <tcp_enqueue_flags+0x1bc>)
 801a8b0:	f240 4243 	movw	r2, #1091	; 0x443
 801a8b4:	4936      	ldr	r1, [pc, #216]	; (801a990 <tcp_enqueue_flags+0x1d4>)
 801a8b6:	4832      	ldr	r0, [pc, #200]	; (801a980 <tcp_enqueue_flags+0x1c4>)
 801a8b8:	f002 ff0e 	bl	801d6d8 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 801a8bc:	687b      	ldr	r3, [r7, #4]
 801a8be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a8c0:	2b00      	cmp	r3, #0
 801a8c2:	d103      	bne.n	801a8cc <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 801a8c4:	687b      	ldr	r3, [r7, #4]
 801a8c6:	68fa      	ldr	r2, [r7, #12]
 801a8c8:	66da      	str	r2, [r3, #108]	; 0x6c
 801a8ca:	e00d      	b.n	801a8e8 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 801a8cc:	687b      	ldr	r3, [r7, #4]
 801a8ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a8d0:	61bb      	str	r3, [r7, #24]
 801a8d2:	e002      	b.n	801a8da <tcp_enqueue_flags+0x11e>
 801a8d4:	69bb      	ldr	r3, [r7, #24]
 801a8d6:	681b      	ldr	r3, [r3, #0]
 801a8d8:	61bb      	str	r3, [r7, #24]
 801a8da:	69bb      	ldr	r3, [r7, #24]
 801a8dc:	681b      	ldr	r3, [r3, #0]
 801a8de:	2b00      	cmp	r3, #0
 801a8e0:	d1f8      	bne.n	801a8d4 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 801a8e2:	69bb      	ldr	r3, [r7, #24]
 801a8e4:	68fa      	ldr	r2, [r7, #12]
 801a8e6:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 801a8e8:	687b      	ldr	r3, [r7, #4]
 801a8ea:	2200      	movs	r2, #0
 801a8ec:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 801a8f0:	78fb      	ldrb	r3, [r7, #3]
 801a8f2:	f003 0302 	and.w	r3, r3, #2
 801a8f6:	2b00      	cmp	r3, #0
 801a8f8:	d104      	bne.n	801a904 <tcp_enqueue_flags+0x148>
 801a8fa:	78fb      	ldrb	r3, [r7, #3]
 801a8fc:	f003 0301 	and.w	r3, r3, #1
 801a900:	2b00      	cmp	r3, #0
 801a902:	d004      	beq.n	801a90e <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 801a904:	687b      	ldr	r3, [r7, #4]
 801a906:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801a908:	1c5a      	adds	r2, r3, #1
 801a90a:	687b      	ldr	r3, [r7, #4]
 801a90c:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801a90e:	78fb      	ldrb	r3, [r7, #3]
 801a910:	f003 0301 	and.w	r3, r3, #1
 801a914:	2b00      	cmp	r3, #0
 801a916:	d006      	beq.n	801a926 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 801a918:	687b      	ldr	r3, [r7, #4]
 801a91a:	8b5b      	ldrh	r3, [r3, #26]
 801a91c:	f043 0320 	orr.w	r3, r3, #32
 801a920:	b29a      	uxth	r2, r3
 801a922:	687b      	ldr	r3, [r7, #4]
 801a924:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801a926:	68fb      	ldr	r3, [r7, #12]
 801a928:	685b      	ldr	r3, [r3, #4]
 801a92a:	4618      	mov	r0, r3
 801a92c:	f7fb fb52 	bl	8015fd4 <pbuf_clen>
 801a930:	4603      	mov	r3, r0
 801a932:	461a      	mov	r2, r3
 801a934:	687b      	ldr	r3, [r7, #4]
 801a936:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801a93a:	4413      	add	r3, r2
 801a93c:	b29a      	uxth	r2, r3
 801a93e:	687b      	ldr	r3, [r7, #4]
 801a940:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 801a944:	687b      	ldr	r3, [r7, #4]
 801a946:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801a94a:	2b00      	cmp	r3, #0
 801a94c:	d00e      	beq.n	801a96c <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801a94e:	687b      	ldr	r3, [r7, #4]
 801a950:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801a952:	2b00      	cmp	r3, #0
 801a954:	d10a      	bne.n	801a96c <tcp_enqueue_flags+0x1b0>
 801a956:	687b      	ldr	r3, [r7, #4]
 801a958:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a95a:	2b00      	cmp	r3, #0
 801a95c:	d106      	bne.n	801a96c <tcp_enqueue_flags+0x1b0>
 801a95e:	4b06      	ldr	r3, [pc, #24]	; (801a978 <tcp_enqueue_flags+0x1bc>)
 801a960:	f240 4266 	movw	r2, #1126	; 0x466
 801a964:	490b      	ldr	r1, [pc, #44]	; (801a994 <tcp_enqueue_flags+0x1d8>)
 801a966:	4806      	ldr	r0, [pc, #24]	; (801a980 <tcp_enqueue_flags+0x1c4>)
 801a968:	f002 feb6 	bl	801d6d8 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 801a96c:	2300      	movs	r3, #0
}
 801a96e:	4618      	mov	r0, r3
 801a970:	3720      	adds	r7, #32
 801a972:	46bd      	mov	sp, r7
 801a974:	bd80      	pop	{r7, pc}
 801a976:	bf00      	nop
 801a978:	08021b30 	.word	0x08021b30
 801a97c:	08021f70 	.word	0x08021f70
 801a980:	08021ba0 	.word	0x08021ba0
 801a984:	08021fc8 	.word	0x08021fc8
 801a988:	08021fe8 	.word	0x08021fe8
 801a98c:	08022024 	.word	0x08022024
 801a990:	0802203c 	.word	0x0802203c
 801a994:	08022068 	.word	0x08022068

0801a998 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 801a998:	b5b0      	push	{r4, r5, r7, lr}
 801a99a:	b08a      	sub	sp, #40	; 0x28
 801a99c:	af00      	add	r7, sp, #0
 801a99e:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801a9a0:	687b      	ldr	r3, [r7, #4]
 801a9a2:	2b00      	cmp	r3, #0
 801a9a4:	d106      	bne.n	801a9b4 <tcp_output+0x1c>
 801a9a6:	4ba0      	ldr	r3, [pc, #640]	; (801ac28 <tcp_output+0x290>)
 801a9a8:	f240 42e1 	movw	r2, #1249	; 0x4e1
 801a9ac:	499f      	ldr	r1, [pc, #636]	; (801ac2c <tcp_output+0x294>)
 801a9ae:	48a0      	ldr	r0, [pc, #640]	; (801ac30 <tcp_output+0x298>)
 801a9b0:	f002 fe92 	bl	801d6d8 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801a9b4:	687b      	ldr	r3, [r7, #4]
 801a9b6:	7d1b      	ldrb	r3, [r3, #20]
 801a9b8:	2b01      	cmp	r3, #1
 801a9ba:	d106      	bne.n	801a9ca <tcp_output+0x32>
 801a9bc:	4b9a      	ldr	r3, [pc, #616]	; (801ac28 <tcp_output+0x290>)
 801a9be:	f240 42e4 	movw	r2, #1252	; 0x4e4
 801a9c2:	499c      	ldr	r1, [pc, #624]	; (801ac34 <tcp_output+0x29c>)
 801a9c4:	489a      	ldr	r0, [pc, #616]	; (801ac30 <tcp_output+0x298>)
 801a9c6:	f002 fe87 	bl	801d6d8 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 801a9ca:	4b9b      	ldr	r3, [pc, #620]	; (801ac38 <tcp_output+0x2a0>)
 801a9cc:	681b      	ldr	r3, [r3, #0]
 801a9ce:	687a      	ldr	r2, [r7, #4]
 801a9d0:	429a      	cmp	r2, r3
 801a9d2:	d101      	bne.n	801a9d8 <tcp_output+0x40>
    return ERR_OK;
 801a9d4:	2300      	movs	r3, #0
 801a9d6:	e1d2      	b.n	801ad7e <tcp_output+0x3e6>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801a9d8:	687b      	ldr	r3, [r7, #4]
 801a9da:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801a9de:	687b      	ldr	r3, [r7, #4]
 801a9e0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801a9e4:	429a      	cmp	r2, r3
 801a9e6:	d203      	bcs.n	801a9f0 <tcp_output+0x58>
 801a9e8:	687b      	ldr	r3, [r7, #4]
 801a9ea:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801a9ee:	e002      	b.n	801a9f6 <tcp_output+0x5e>
 801a9f0:	687b      	ldr	r3, [r7, #4]
 801a9f2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801a9f6:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 801a9f8:	687b      	ldr	r3, [r7, #4]
 801a9fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a9fc:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 801a9fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801aa00:	2b00      	cmp	r3, #0
 801aa02:	d10b      	bne.n	801aa1c <tcp_output+0x84>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 801aa04:	687b      	ldr	r3, [r7, #4]
 801aa06:	8b5b      	ldrh	r3, [r3, #26]
 801aa08:	f003 0302 	and.w	r3, r3, #2
 801aa0c:	2b00      	cmp	r3, #0
 801aa0e:	f000 81a9 	beq.w	801ad64 <tcp_output+0x3cc>
      return tcp_send_empty_ack(pcb);
 801aa12:	6878      	ldr	r0, [r7, #4]
 801aa14:	f000 fdd8 	bl	801b5c8 <tcp_send_empty_ack>
 801aa18:	4603      	mov	r3, r0
 801aa1a:	e1b0      	b.n	801ad7e <tcp_output+0x3e6>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 801aa1c:	6879      	ldr	r1, [r7, #4]
 801aa1e:	687b      	ldr	r3, [r7, #4]
 801aa20:	3304      	adds	r3, #4
 801aa22:	461a      	mov	r2, r3
 801aa24:	6878      	ldr	r0, [r7, #4]
 801aa26:	f7ff fc77 	bl	801a318 <tcp_route>
 801aa2a:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 801aa2c:	697b      	ldr	r3, [r7, #20]
 801aa2e:	2b00      	cmp	r3, #0
 801aa30:	d102      	bne.n	801aa38 <tcp_output+0xa0>
    return ERR_RTE;
 801aa32:	f06f 0303 	mvn.w	r3, #3
 801aa36:	e1a2      	b.n	801ad7e <tcp_output+0x3e6>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 801aa38:	687b      	ldr	r3, [r7, #4]
 801aa3a:	2b00      	cmp	r3, #0
 801aa3c:	d003      	beq.n	801aa46 <tcp_output+0xae>
 801aa3e:	687b      	ldr	r3, [r7, #4]
 801aa40:	681b      	ldr	r3, [r3, #0]
 801aa42:	2b00      	cmp	r3, #0
 801aa44:	d111      	bne.n	801aa6a <tcp_output+0xd2>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 801aa46:	697b      	ldr	r3, [r7, #20]
 801aa48:	2b00      	cmp	r3, #0
 801aa4a:	d002      	beq.n	801aa52 <tcp_output+0xba>
 801aa4c:	697b      	ldr	r3, [r7, #20]
 801aa4e:	3304      	adds	r3, #4
 801aa50:	e000      	b.n	801aa54 <tcp_output+0xbc>
 801aa52:	2300      	movs	r3, #0
 801aa54:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 801aa56:	693b      	ldr	r3, [r7, #16]
 801aa58:	2b00      	cmp	r3, #0
 801aa5a:	d102      	bne.n	801aa62 <tcp_output+0xca>
      return ERR_RTE;
 801aa5c:	f06f 0303 	mvn.w	r3, #3
 801aa60:	e18d      	b.n	801ad7e <tcp_output+0x3e6>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 801aa62:	693b      	ldr	r3, [r7, #16]
 801aa64:	681a      	ldr	r2, [r3, #0]
 801aa66:	687b      	ldr	r3, [r7, #4]
 801aa68:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801aa6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801aa6c:	68db      	ldr	r3, [r3, #12]
 801aa6e:	685b      	ldr	r3, [r3, #4]
 801aa70:	4618      	mov	r0, r3
 801aa72:	f7f5 fbce 	bl	8010212 <lwip_htonl>
 801aa76:	4602      	mov	r2, r0
 801aa78:	687b      	ldr	r3, [r7, #4]
 801aa7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801aa7c:	1ad3      	subs	r3, r2, r3
 801aa7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801aa80:	8912      	ldrh	r2, [r2, #8]
 801aa82:	4413      	add	r3, r2
 801aa84:	69ba      	ldr	r2, [r7, #24]
 801aa86:	429a      	cmp	r2, r3
 801aa88:	d227      	bcs.n	801aada <tcp_output+0x142>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801aa8a:	687b      	ldr	r3, [r7, #4]
 801aa8c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801aa90:	461a      	mov	r2, r3
 801aa92:	69bb      	ldr	r3, [r7, #24]
 801aa94:	4293      	cmp	r3, r2
 801aa96:	d114      	bne.n	801aac2 <tcp_output+0x12a>
 801aa98:	687b      	ldr	r3, [r7, #4]
 801aa9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801aa9c:	2b00      	cmp	r3, #0
 801aa9e:	d110      	bne.n	801aac2 <tcp_output+0x12a>
 801aaa0:	687b      	ldr	r3, [r7, #4]
 801aaa2:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801aaa6:	2b00      	cmp	r3, #0
 801aaa8:	d10b      	bne.n	801aac2 <tcp_output+0x12a>
      pcb->persist_cnt = 0;
 801aaaa:	687b      	ldr	r3, [r7, #4]
 801aaac:	2200      	movs	r2, #0
 801aaae:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 801aab2:	687b      	ldr	r3, [r7, #4]
 801aab4:	2201      	movs	r2, #1
 801aab6:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 801aaba:	687b      	ldr	r3, [r7, #4]
 801aabc:	2200      	movs	r2, #0
 801aabe:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 801aac2:	687b      	ldr	r3, [r7, #4]
 801aac4:	8b5b      	ldrh	r3, [r3, #26]
 801aac6:	f003 0302 	and.w	r3, r3, #2
 801aaca:	2b00      	cmp	r3, #0
 801aacc:	f000 814c 	beq.w	801ad68 <tcp_output+0x3d0>
      return tcp_send_empty_ack(pcb);
 801aad0:	6878      	ldr	r0, [r7, #4]
 801aad2:	f000 fd79 	bl	801b5c8 <tcp_send_empty_ack>
 801aad6:	4603      	mov	r3, r0
 801aad8:	e151      	b.n	801ad7e <tcp_output+0x3e6>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 801aada:	687b      	ldr	r3, [r7, #4]
 801aadc:	2200      	movs	r2, #0
 801aade:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 801aae2:	687b      	ldr	r3, [r7, #4]
 801aae4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801aae6:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 801aae8:	6a3b      	ldr	r3, [r7, #32]
 801aaea:	2b00      	cmp	r3, #0
 801aaec:	f000 811b 	beq.w	801ad26 <tcp_output+0x38e>
    for (; useg->next != NULL; useg = useg->next);
 801aaf0:	e002      	b.n	801aaf8 <tcp_output+0x160>
 801aaf2:	6a3b      	ldr	r3, [r7, #32]
 801aaf4:	681b      	ldr	r3, [r3, #0]
 801aaf6:	623b      	str	r3, [r7, #32]
 801aaf8:	6a3b      	ldr	r3, [r7, #32]
 801aafa:	681b      	ldr	r3, [r3, #0]
 801aafc:	2b00      	cmp	r3, #0
 801aafe:	d1f8      	bne.n	801aaf2 <tcp_output+0x15a>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 801ab00:	e111      	b.n	801ad26 <tcp_output+0x38e>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 801ab02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ab04:	68db      	ldr	r3, [r3, #12]
 801ab06:	899b      	ldrh	r3, [r3, #12]
 801ab08:	b29b      	uxth	r3, r3
 801ab0a:	4618      	mov	r0, r3
 801ab0c:	f7f5 fb6c 	bl	80101e8 <lwip_htons>
 801ab10:	4603      	mov	r3, r0
 801ab12:	b2db      	uxtb	r3, r3
 801ab14:	f003 0304 	and.w	r3, r3, #4
 801ab18:	2b00      	cmp	r3, #0
 801ab1a:	d006      	beq.n	801ab2a <tcp_output+0x192>
 801ab1c:	4b42      	ldr	r3, [pc, #264]	; (801ac28 <tcp_output+0x290>)
 801ab1e:	f240 5237 	movw	r2, #1335	; 0x537
 801ab22:	4946      	ldr	r1, [pc, #280]	; (801ac3c <tcp_output+0x2a4>)
 801ab24:	4842      	ldr	r0, [pc, #264]	; (801ac30 <tcp_output+0x298>)
 801ab26:	f002 fdd7 	bl	801d6d8 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801ab2a:	687b      	ldr	r3, [r7, #4]
 801ab2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ab2e:	2b00      	cmp	r3, #0
 801ab30:	d01f      	beq.n	801ab72 <tcp_output+0x1da>
 801ab32:	687b      	ldr	r3, [r7, #4]
 801ab34:	8b5b      	ldrh	r3, [r3, #26]
 801ab36:	f003 0344 	and.w	r3, r3, #68	; 0x44
 801ab3a:	2b00      	cmp	r3, #0
 801ab3c:	d119      	bne.n	801ab72 <tcp_output+0x1da>
 801ab3e:	687b      	ldr	r3, [r7, #4]
 801ab40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801ab42:	2b00      	cmp	r3, #0
 801ab44:	d00b      	beq.n	801ab5e <tcp_output+0x1c6>
 801ab46:	687b      	ldr	r3, [r7, #4]
 801ab48:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801ab4a:	681b      	ldr	r3, [r3, #0]
 801ab4c:	2b00      	cmp	r3, #0
 801ab4e:	d110      	bne.n	801ab72 <tcp_output+0x1da>
 801ab50:	687b      	ldr	r3, [r7, #4]
 801ab52:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801ab54:	891a      	ldrh	r2, [r3, #8]
 801ab56:	687b      	ldr	r3, [r7, #4]
 801ab58:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801ab5a:	429a      	cmp	r2, r3
 801ab5c:	d209      	bcs.n	801ab72 <tcp_output+0x1da>
 801ab5e:	687b      	ldr	r3, [r7, #4]
 801ab60:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 801ab64:	2b00      	cmp	r3, #0
 801ab66:	d004      	beq.n	801ab72 <tcp_output+0x1da>
 801ab68:	687b      	ldr	r3, [r7, #4]
 801ab6a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801ab6e:	2b08      	cmp	r3, #8
 801ab70:	d901      	bls.n	801ab76 <tcp_output+0x1de>
 801ab72:	2301      	movs	r3, #1
 801ab74:	e000      	b.n	801ab78 <tcp_output+0x1e0>
 801ab76:	2300      	movs	r3, #0
 801ab78:	2b00      	cmp	r3, #0
 801ab7a:	d106      	bne.n	801ab8a <tcp_output+0x1f2>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 801ab7c:	687b      	ldr	r3, [r7, #4]
 801ab7e:	8b5b      	ldrh	r3, [r3, #26]
 801ab80:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801ab84:	2b00      	cmp	r3, #0
 801ab86:	f000 80e3 	beq.w	801ad50 <tcp_output+0x3b8>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 801ab8a:	687b      	ldr	r3, [r7, #4]
 801ab8c:	7d1b      	ldrb	r3, [r3, #20]
 801ab8e:	2b02      	cmp	r3, #2
 801ab90:	d00d      	beq.n	801abae <tcp_output+0x216>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801ab92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ab94:	68db      	ldr	r3, [r3, #12]
 801ab96:	899b      	ldrh	r3, [r3, #12]
 801ab98:	b29c      	uxth	r4, r3
 801ab9a:	2010      	movs	r0, #16
 801ab9c:	f7f5 fb24 	bl	80101e8 <lwip_htons>
 801aba0:	4603      	mov	r3, r0
 801aba2:	461a      	mov	r2, r3
 801aba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801aba6:	68db      	ldr	r3, [r3, #12]
 801aba8:	4322      	orrs	r2, r4
 801abaa:	b292      	uxth	r2, r2
 801abac:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 801abae:	697a      	ldr	r2, [r7, #20]
 801abb0:	6879      	ldr	r1, [r7, #4]
 801abb2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801abb4:	f000 f908 	bl	801adc8 <tcp_output_segment>
 801abb8:	4603      	mov	r3, r0
 801abba:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801abbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801abc0:	2b00      	cmp	r3, #0
 801abc2:	d009      	beq.n	801abd8 <tcp_output+0x240>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801abc4:	687b      	ldr	r3, [r7, #4]
 801abc6:	8b5b      	ldrh	r3, [r3, #26]
 801abc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801abcc:	b29a      	uxth	r2, r3
 801abce:	687b      	ldr	r3, [r7, #4]
 801abd0:	835a      	strh	r2, [r3, #26]
      return err;
 801abd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801abd6:	e0d2      	b.n	801ad7e <tcp_output+0x3e6>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 801abd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801abda:	681a      	ldr	r2, [r3, #0]
 801abdc:	687b      	ldr	r3, [r7, #4]
 801abde:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 801abe0:	687b      	ldr	r3, [r7, #4]
 801abe2:	7d1b      	ldrb	r3, [r3, #20]
 801abe4:	2b02      	cmp	r3, #2
 801abe6:	d006      	beq.n	801abf6 <tcp_output+0x25e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801abe8:	687b      	ldr	r3, [r7, #4]
 801abea:	8b5b      	ldrh	r3, [r3, #26]
 801abec:	f023 0303 	bic.w	r3, r3, #3
 801abf0:	b29a      	uxth	r2, r3
 801abf2:	687b      	ldr	r3, [r7, #4]
 801abf4:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801abf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801abf8:	68db      	ldr	r3, [r3, #12]
 801abfa:	685b      	ldr	r3, [r3, #4]
 801abfc:	4618      	mov	r0, r3
 801abfe:	f7f5 fb08 	bl	8010212 <lwip_htonl>
 801ac02:	4604      	mov	r4, r0
 801ac04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ac06:	891b      	ldrh	r3, [r3, #8]
 801ac08:	461d      	mov	r5, r3
 801ac0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ac0c:	68db      	ldr	r3, [r3, #12]
 801ac0e:	899b      	ldrh	r3, [r3, #12]
 801ac10:	b29b      	uxth	r3, r3
 801ac12:	4618      	mov	r0, r3
 801ac14:	f7f5 fae8 	bl	80101e8 <lwip_htons>
 801ac18:	4603      	mov	r3, r0
 801ac1a:	b2db      	uxtb	r3, r3
 801ac1c:	f003 0303 	and.w	r3, r3, #3
 801ac20:	2b00      	cmp	r3, #0
 801ac22:	d00d      	beq.n	801ac40 <tcp_output+0x2a8>
 801ac24:	2301      	movs	r3, #1
 801ac26:	e00c      	b.n	801ac42 <tcp_output+0x2aa>
 801ac28:	08021b30 	.word	0x08021b30
 801ac2c:	08022090 	.word	0x08022090
 801ac30:	08021ba0 	.word	0x08021ba0
 801ac34:	080220a8 	.word	0x080220a8
 801ac38:	2000ba54 	.word	0x2000ba54
 801ac3c:	080220d0 	.word	0x080220d0
 801ac40:	2300      	movs	r3, #0
 801ac42:	442b      	add	r3, r5
 801ac44:	4423      	add	r3, r4
 801ac46:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801ac48:	687b      	ldr	r3, [r7, #4]
 801ac4a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801ac4c:	68bb      	ldr	r3, [r7, #8]
 801ac4e:	1ad3      	subs	r3, r2, r3
 801ac50:	2b00      	cmp	r3, #0
 801ac52:	da02      	bge.n	801ac5a <tcp_output+0x2c2>
      pcb->snd_nxt = snd_nxt;
 801ac54:	687b      	ldr	r3, [r7, #4]
 801ac56:	68ba      	ldr	r2, [r7, #8]
 801ac58:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 801ac5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ac5c:	891b      	ldrh	r3, [r3, #8]
 801ac5e:	461c      	mov	r4, r3
 801ac60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ac62:	68db      	ldr	r3, [r3, #12]
 801ac64:	899b      	ldrh	r3, [r3, #12]
 801ac66:	b29b      	uxth	r3, r3
 801ac68:	4618      	mov	r0, r3
 801ac6a:	f7f5 fabd 	bl	80101e8 <lwip_htons>
 801ac6e:	4603      	mov	r3, r0
 801ac70:	b2db      	uxtb	r3, r3
 801ac72:	f003 0303 	and.w	r3, r3, #3
 801ac76:	2b00      	cmp	r3, #0
 801ac78:	d001      	beq.n	801ac7e <tcp_output+0x2e6>
 801ac7a:	2301      	movs	r3, #1
 801ac7c:	e000      	b.n	801ac80 <tcp_output+0x2e8>
 801ac7e:	2300      	movs	r3, #0
 801ac80:	4423      	add	r3, r4
 801ac82:	2b00      	cmp	r3, #0
 801ac84:	d049      	beq.n	801ad1a <tcp_output+0x382>
      seg->next = NULL;
 801ac86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ac88:	2200      	movs	r2, #0
 801ac8a:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 801ac8c:	687b      	ldr	r3, [r7, #4]
 801ac8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ac90:	2b00      	cmp	r3, #0
 801ac92:	d105      	bne.n	801aca0 <tcp_output+0x308>
        pcb->unacked = seg;
 801ac94:	687b      	ldr	r3, [r7, #4]
 801ac96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801ac98:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 801ac9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ac9c:	623b      	str	r3, [r7, #32]
 801ac9e:	e03f      	b.n	801ad20 <tcp_output+0x388>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 801aca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801aca2:	68db      	ldr	r3, [r3, #12]
 801aca4:	685b      	ldr	r3, [r3, #4]
 801aca6:	4618      	mov	r0, r3
 801aca8:	f7f5 fab3 	bl	8010212 <lwip_htonl>
 801acac:	4604      	mov	r4, r0
 801acae:	6a3b      	ldr	r3, [r7, #32]
 801acb0:	68db      	ldr	r3, [r3, #12]
 801acb2:	685b      	ldr	r3, [r3, #4]
 801acb4:	4618      	mov	r0, r3
 801acb6:	f7f5 faac 	bl	8010212 <lwip_htonl>
 801acba:	4603      	mov	r3, r0
 801acbc:	1ae3      	subs	r3, r4, r3
 801acbe:	2b00      	cmp	r3, #0
 801acc0:	da24      	bge.n	801ad0c <tcp_output+0x374>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801acc2:	687b      	ldr	r3, [r7, #4]
 801acc4:	3370      	adds	r3, #112	; 0x70
 801acc6:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801acc8:	e002      	b.n	801acd0 <tcp_output+0x338>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 801acca:	69fb      	ldr	r3, [r7, #28]
 801accc:	681b      	ldr	r3, [r3, #0]
 801acce:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801acd0:	69fb      	ldr	r3, [r7, #28]
 801acd2:	681b      	ldr	r3, [r3, #0]
 801acd4:	2b00      	cmp	r3, #0
 801acd6:	d011      	beq.n	801acfc <tcp_output+0x364>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801acd8:	69fb      	ldr	r3, [r7, #28]
 801acda:	681b      	ldr	r3, [r3, #0]
 801acdc:	68db      	ldr	r3, [r3, #12]
 801acde:	685b      	ldr	r3, [r3, #4]
 801ace0:	4618      	mov	r0, r3
 801ace2:	f7f5 fa96 	bl	8010212 <lwip_htonl>
 801ace6:	4604      	mov	r4, r0
 801ace8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801acea:	68db      	ldr	r3, [r3, #12]
 801acec:	685b      	ldr	r3, [r3, #4]
 801acee:	4618      	mov	r0, r3
 801acf0:	f7f5 fa8f 	bl	8010212 <lwip_htonl>
 801acf4:	4603      	mov	r3, r0
 801acf6:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 801acf8:	2b00      	cmp	r3, #0
 801acfa:	dbe6      	blt.n	801acca <tcp_output+0x332>
          }
          seg->next = (*cur_seg);
 801acfc:	69fb      	ldr	r3, [r7, #28]
 801acfe:	681a      	ldr	r2, [r3, #0]
 801ad00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ad02:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 801ad04:	69fb      	ldr	r3, [r7, #28]
 801ad06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801ad08:	601a      	str	r2, [r3, #0]
 801ad0a:	e009      	b.n	801ad20 <tcp_output+0x388>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 801ad0c:	6a3b      	ldr	r3, [r7, #32]
 801ad0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801ad10:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801ad12:	6a3b      	ldr	r3, [r7, #32]
 801ad14:	681b      	ldr	r3, [r3, #0]
 801ad16:	623b      	str	r3, [r7, #32]
 801ad18:	e002      	b.n	801ad20 <tcp_output+0x388>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 801ad1a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801ad1c:	f7fc fc42 	bl	80175a4 <tcp_seg_free>
    }
    seg = pcb->unsent;
 801ad20:	687b      	ldr	r3, [r7, #4]
 801ad22:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801ad24:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 801ad26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ad28:	2b00      	cmp	r3, #0
 801ad2a:	d012      	beq.n	801ad52 <tcp_output+0x3ba>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 801ad2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ad2e:	68db      	ldr	r3, [r3, #12]
 801ad30:	685b      	ldr	r3, [r3, #4]
 801ad32:	4618      	mov	r0, r3
 801ad34:	f7f5 fa6d 	bl	8010212 <lwip_htonl>
 801ad38:	4602      	mov	r2, r0
 801ad3a:	687b      	ldr	r3, [r7, #4]
 801ad3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801ad3e:	1ad3      	subs	r3, r2, r3
 801ad40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801ad42:	8912      	ldrh	r2, [r2, #8]
 801ad44:	4413      	add	r3, r2
  while (seg != NULL &&
 801ad46:	69ba      	ldr	r2, [r7, #24]
 801ad48:	429a      	cmp	r2, r3
 801ad4a:	f4bf aeda 	bcs.w	801ab02 <tcp_output+0x16a>
 801ad4e:	e000      	b.n	801ad52 <tcp_output+0x3ba>
      break;
 801ad50:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 801ad52:	687b      	ldr	r3, [r7, #4]
 801ad54:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801ad56:	2b00      	cmp	r3, #0
 801ad58:	d108      	bne.n	801ad6c <tcp_output+0x3d4>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801ad5a:	687b      	ldr	r3, [r7, #4]
 801ad5c:	2200      	movs	r2, #0
 801ad5e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 801ad62:	e004      	b.n	801ad6e <tcp_output+0x3d6>
    goto output_done;
 801ad64:	bf00      	nop
 801ad66:	e002      	b.n	801ad6e <tcp_output+0x3d6>
    goto output_done;
 801ad68:	bf00      	nop
 801ad6a:	e000      	b.n	801ad6e <tcp_output+0x3d6>
  }
#endif /* TCP_OVERSIZE */

output_done:
 801ad6c:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801ad6e:	687b      	ldr	r3, [r7, #4]
 801ad70:	8b5b      	ldrh	r3, [r3, #26]
 801ad72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801ad76:	b29a      	uxth	r2, r3
 801ad78:	687b      	ldr	r3, [r7, #4]
 801ad7a:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 801ad7c:	2300      	movs	r3, #0
}
 801ad7e:	4618      	mov	r0, r3
 801ad80:	3728      	adds	r7, #40	; 0x28
 801ad82:	46bd      	mov	sp, r7
 801ad84:	bdb0      	pop	{r4, r5, r7, pc}
 801ad86:	bf00      	nop

0801ad88 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 801ad88:	b580      	push	{r7, lr}
 801ad8a:	b082      	sub	sp, #8
 801ad8c:	af00      	add	r7, sp, #0
 801ad8e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 801ad90:	687b      	ldr	r3, [r7, #4]
 801ad92:	2b00      	cmp	r3, #0
 801ad94:	d106      	bne.n	801ada4 <tcp_output_segment_busy+0x1c>
 801ad96:	4b09      	ldr	r3, [pc, #36]	; (801adbc <tcp_output_segment_busy+0x34>)
 801ad98:	f240 529a 	movw	r2, #1434	; 0x59a
 801ad9c:	4908      	ldr	r1, [pc, #32]	; (801adc0 <tcp_output_segment_busy+0x38>)
 801ad9e:	4809      	ldr	r0, [pc, #36]	; (801adc4 <tcp_output_segment_busy+0x3c>)
 801ada0:	f002 fc9a 	bl	801d6d8 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 801ada4:	687b      	ldr	r3, [r7, #4]
 801ada6:	685b      	ldr	r3, [r3, #4]
 801ada8:	7b9b      	ldrb	r3, [r3, #14]
 801adaa:	2b01      	cmp	r3, #1
 801adac:	d001      	beq.n	801adb2 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 801adae:	2301      	movs	r3, #1
 801adb0:	e000      	b.n	801adb4 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801adb2:	2300      	movs	r3, #0
}
 801adb4:	4618      	mov	r0, r3
 801adb6:	3708      	adds	r7, #8
 801adb8:	46bd      	mov	sp, r7
 801adba:	bd80      	pop	{r7, pc}
 801adbc:	08021b30 	.word	0x08021b30
 801adc0:	080220e8 	.word	0x080220e8
 801adc4:	08021ba0 	.word	0x08021ba0

0801adc8 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 801adc8:	b5b0      	push	{r4, r5, r7, lr}
 801adca:	b08c      	sub	sp, #48	; 0x30
 801adcc:	af04      	add	r7, sp, #16
 801adce:	60f8      	str	r0, [r7, #12]
 801add0:	60b9      	str	r1, [r7, #8]
 801add2:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 801add4:	68fb      	ldr	r3, [r7, #12]
 801add6:	2b00      	cmp	r3, #0
 801add8:	d106      	bne.n	801ade8 <tcp_output_segment+0x20>
 801adda:	4b64      	ldr	r3, [pc, #400]	; (801af6c <tcp_output_segment+0x1a4>)
 801addc:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 801ade0:	4963      	ldr	r1, [pc, #396]	; (801af70 <tcp_output_segment+0x1a8>)
 801ade2:	4864      	ldr	r0, [pc, #400]	; (801af74 <tcp_output_segment+0x1ac>)
 801ade4:	f002 fc78 	bl	801d6d8 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 801ade8:	68bb      	ldr	r3, [r7, #8]
 801adea:	2b00      	cmp	r3, #0
 801adec:	d106      	bne.n	801adfc <tcp_output_segment+0x34>
 801adee:	4b5f      	ldr	r3, [pc, #380]	; (801af6c <tcp_output_segment+0x1a4>)
 801adf0:	f240 52b9 	movw	r2, #1465	; 0x5b9
 801adf4:	4960      	ldr	r1, [pc, #384]	; (801af78 <tcp_output_segment+0x1b0>)
 801adf6:	485f      	ldr	r0, [pc, #380]	; (801af74 <tcp_output_segment+0x1ac>)
 801adf8:	f002 fc6e 	bl	801d6d8 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 801adfc:	687b      	ldr	r3, [r7, #4]
 801adfe:	2b00      	cmp	r3, #0
 801ae00:	d106      	bne.n	801ae10 <tcp_output_segment+0x48>
 801ae02:	4b5a      	ldr	r3, [pc, #360]	; (801af6c <tcp_output_segment+0x1a4>)
 801ae04:	f240 52ba 	movw	r2, #1466	; 0x5ba
 801ae08:	495c      	ldr	r1, [pc, #368]	; (801af7c <tcp_output_segment+0x1b4>)
 801ae0a:	485a      	ldr	r0, [pc, #360]	; (801af74 <tcp_output_segment+0x1ac>)
 801ae0c:	f002 fc64 	bl	801d6d8 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 801ae10:	68f8      	ldr	r0, [r7, #12]
 801ae12:	f7ff ffb9 	bl	801ad88 <tcp_output_segment_busy>
 801ae16:	4603      	mov	r3, r0
 801ae18:	2b00      	cmp	r3, #0
 801ae1a:	d001      	beq.n	801ae20 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 801ae1c:	2300      	movs	r3, #0
 801ae1e:	e0a0      	b.n	801af62 <tcp_output_segment+0x19a>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801ae20:	68bb      	ldr	r3, [r7, #8]
 801ae22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801ae24:	68fb      	ldr	r3, [r7, #12]
 801ae26:	68dc      	ldr	r4, [r3, #12]
 801ae28:	4610      	mov	r0, r2
 801ae2a:	f7f5 f9f2 	bl	8010212 <lwip_htonl>
 801ae2e:	4603      	mov	r3, r0
 801ae30:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801ae32:	68bb      	ldr	r3, [r7, #8]
 801ae34:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 801ae36:	68fb      	ldr	r3, [r7, #12]
 801ae38:	68dc      	ldr	r4, [r3, #12]
 801ae3a:	4610      	mov	r0, r2
 801ae3c:	f7f5 f9d4 	bl	80101e8 <lwip_htons>
 801ae40:	4603      	mov	r3, r0
 801ae42:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801ae44:	68bb      	ldr	r3, [r7, #8]
 801ae46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801ae48:	68ba      	ldr	r2, [r7, #8]
 801ae4a:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 801ae4c:	441a      	add	r2, r3
 801ae4e:	68bb      	ldr	r3, [r7, #8]
 801ae50:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801ae52:	68fb      	ldr	r3, [r7, #12]
 801ae54:	68db      	ldr	r3, [r3, #12]
 801ae56:	3314      	adds	r3, #20
 801ae58:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801ae5a:	68fb      	ldr	r3, [r7, #12]
 801ae5c:	7a9b      	ldrb	r3, [r3, #10]
 801ae5e:	f003 0301 	and.w	r3, r3, #1
 801ae62:	2b00      	cmp	r3, #0
 801ae64:	d015      	beq.n	801ae92 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801ae66:	68bb      	ldr	r3, [r7, #8]
 801ae68:	3304      	adds	r3, #4
 801ae6a:	461a      	mov	r2, r3
 801ae6c:	6879      	ldr	r1, [r7, #4]
 801ae6e:	f44f 7006 	mov.w	r0, #536	; 0x218
 801ae72:	f7fc fe8d 	bl	8017b90 <tcp_eff_send_mss_netif>
 801ae76:	4603      	mov	r3, r0
 801ae78:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801ae7a:	8b7b      	ldrh	r3, [r7, #26]
 801ae7c:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 801ae80:	4618      	mov	r0, r3
 801ae82:	f7f5 f9c6 	bl	8010212 <lwip_htonl>
 801ae86:	4602      	mov	r2, r0
 801ae88:	69fb      	ldr	r3, [r7, #28]
 801ae8a:	601a      	str	r2, [r3, #0]
    opts += 1;
 801ae8c:	69fb      	ldr	r3, [r7, #28]
 801ae8e:	3304      	adds	r3, #4
 801ae90:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801ae92:	68bb      	ldr	r3, [r7, #8]
 801ae94:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801ae98:	2b00      	cmp	r3, #0
 801ae9a:	da02      	bge.n	801aea2 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 801ae9c:	68bb      	ldr	r3, [r7, #8]
 801ae9e:	2200      	movs	r2, #0
 801aea0:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 801aea2:	68bb      	ldr	r3, [r7, #8]
 801aea4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801aea6:	2b00      	cmp	r3, #0
 801aea8:	d10c      	bne.n	801aec4 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801aeaa:	4b35      	ldr	r3, [pc, #212]	; (801af80 <tcp_output_segment+0x1b8>)
 801aeac:	681a      	ldr	r2, [r3, #0]
 801aeae:	68bb      	ldr	r3, [r7, #8]
 801aeb0:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801aeb2:	68fb      	ldr	r3, [r7, #12]
 801aeb4:	68db      	ldr	r3, [r3, #12]
 801aeb6:	685b      	ldr	r3, [r3, #4]
 801aeb8:	4618      	mov	r0, r3
 801aeba:	f7f5 f9aa 	bl	8010212 <lwip_htonl>
 801aebe:	4602      	mov	r2, r0
 801aec0:	68bb      	ldr	r3, [r7, #8]
 801aec2:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801aec4:	68fb      	ldr	r3, [r7, #12]
 801aec6:	68db      	ldr	r3, [r3, #12]
 801aec8:	461a      	mov	r2, r3
 801aeca:	68fb      	ldr	r3, [r7, #12]
 801aecc:	685b      	ldr	r3, [r3, #4]
 801aece:	685b      	ldr	r3, [r3, #4]
 801aed0:	1ad3      	subs	r3, r2, r3
 801aed2:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 801aed4:	68fb      	ldr	r3, [r7, #12]
 801aed6:	685b      	ldr	r3, [r3, #4]
 801aed8:	8959      	ldrh	r1, [r3, #10]
 801aeda:	68fb      	ldr	r3, [r7, #12]
 801aedc:	685b      	ldr	r3, [r3, #4]
 801aede:	8b3a      	ldrh	r2, [r7, #24]
 801aee0:	1a8a      	subs	r2, r1, r2
 801aee2:	b292      	uxth	r2, r2
 801aee4:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 801aee6:	68fb      	ldr	r3, [r7, #12]
 801aee8:	685b      	ldr	r3, [r3, #4]
 801aeea:	8919      	ldrh	r1, [r3, #8]
 801aeec:	68fb      	ldr	r3, [r7, #12]
 801aeee:	685b      	ldr	r3, [r3, #4]
 801aef0:	8b3a      	ldrh	r2, [r7, #24]
 801aef2:	1a8a      	subs	r2, r1, r2
 801aef4:	b292      	uxth	r2, r2
 801aef6:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 801aef8:	68fb      	ldr	r3, [r7, #12]
 801aefa:	685b      	ldr	r3, [r3, #4]
 801aefc:	68fa      	ldr	r2, [r7, #12]
 801aefe:	68d2      	ldr	r2, [r2, #12]
 801af00:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 801af02:	68fb      	ldr	r3, [r7, #12]
 801af04:	68db      	ldr	r3, [r3, #12]
 801af06:	2200      	movs	r2, #0
 801af08:	741a      	strb	r2, [r3, #16]
 801af0a:	2200      	movs	r2, #0
 801af0c:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 801af0e:	68fb      	ldr	r3, [r7, #12]
 801af10:	68db      	ldr	r3, [r3, #12]
 801af12:	f103 0214 	add.w	r2, r3, #20
 801af16:	68fb      	ldr	r3, [r7, #12]
 801af18:	7a9b      	ldrb	r3, [r3, #10]
 801af1a:	009b      	lsls	r3, r3, #2
 801af1c:	f003 0304 	and.w	r3, r3, #4
 801af20:	4413      	add	r3, r2
 801af22:	69fa      	ldr	r2, [r7, #28]
 801af24:	429a      	cmp	r2, r3
 801af26:	d006      	beq.n	801af36 <tcp_output_segment+0x16e>
 801af28:	4b10      	ldr	r3, [pc, #64]	; (801af6c <tcp_output_segment+0x1a4>)
 801af2a:	f240 621c 	movw	r2, #1564	; 0x61c
 801af2e:	4915      	ldr	r1, [pc, #84]	; (801af84 <tcp_output_segment+0x1bc>)
 801af30:	4810      	ldr	r0, [pc, #64]	; (801af74 <tcp_output_segment+0x1ac>)
 801af32:	f002 fbd1 	bl	801d6d8 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801af36:	68fb      	ldr	r3, [r7, #12]
 801af38:	6858      	ldr	r0, [r3, #4]
 801af3a:	68b9      	ldr	r1, [r7, #8]
 801af3c:	68bb      	ldr	r3, [r7, #8]
 801af3e:	1d1c      	adds	r4, r3, #4
 801af40:	68bb      	ldr	r3, [r7, #8]
 801af42:	7add      	ldrb	r5, [r3, #11]
 801af44:	68bb      	ldr	r3, [r7, #8]
 801af46:	7a9b      	ldrb	r3, [r3, #10]
 801af48:	687a      	ldr	r2, [r7, #4]
 801af4a:	9202      	str	r2, [sp, #8]
 801af4c:	2206      	movs	r2, #6
 801af4e:	9201      	str	r2, [sp, #4]
 801af50:	9300      	str	r3, [sp, #0]
 801af52:	462b      	mov	r3, r5
 801af54:	4622      	mov	r2, r4
 801af56:	f7f8 fca1 	bl	801389c <ip4_output_if>
 801af5a:	4603      	mov	r3, r0
 801af5c:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 801af5e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801af62:	4618      	mov	r0, r3
 801af64:	3720      	adds	r7, #32
 801af66:	46bd      	mov	sp, r7
 801af68:	bdb0      	pop	{r4, r5, r7, pc}
 801af6a:	bf00      	nop
 801af6c:	08021b30 	.word	0x08021b30
 801af70:	08022110 	.word	0x08022110
 801af74:	08021ba0 	.word	0x08021ba0
 801af78:	08022130 	.word	0x08022130
 801af7c:	08022150 	.word	0x08022150
 801af80:	2000ba44 	.word	0x2000ba44
 801af84:	08022174 	.word	0x08022174

0801af88 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 801af88:	b5b0      	push	{r4, r5, r7, lr}
 801af8a:	b084      	sub	sp, #16
 801af8c:	af00      	add	r7, sp, #0
 801af8e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801af90:	687b      	ldr	r3, [r7, #4]
 801af92:	2b00      	cmp	r3, #0
 801af94:	d106      	bne.n	801afa4 <tcp_rexmit_rto_prepare+0x1c>
 801af96:	4b31      	ldr	r3, [pc, #196]	; (801b05c <tcp_rexmit_rto_prepare+0xd4>)
 801af98:	f240 6263 	movw	r2, #1635	; 0x663
 801af9c:	4930      	ldr	r1, [pc, #192]	; (801b060 <tcp_rexmit_rto_prepare+0xd8>)
 801af9e:	4831      	ldr	r0, [pc, #196]	; (801b064 <tcp_rexmit_rto_prepare+0xdc>)
 801afa0:	f002 fb9a 	bl	801d6d8 <iprintf>

  if (pcb->unacked == NULL) {
 801afa4:	687b      	ldr	r3, [r7, #4]
 801afa6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801afa8:	2b00      	cmp	r3, #0
 801afaa:	d102      	bne.n	801afb2 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 801afac:	f06f 0305 	mvn.w	r3, #5
 801afb0:	e050      	b.n	801b054 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801afb2:	687b      	ldr	r3, [r7, #4]
 801afb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801afb6:	60fb      	str	r3, [r7, #12]
 801afb8:	e00b      	b.n	801afd2 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801afba:	68f8      	ldr	r0, [r7, #12]
 801afbc:	f7ff fee4 	bl	801ad88 <tcp_output_segment_busy>
 801afc0:	4603      	mov	r3, r0
 801afc2:	2b00      	cmp	r3, #0
 801afc4:	d002      	beq.n	801afcc <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801afc6:	f06f 0305 	mvn.w	r3, #5
 801afca:	e043      	b.n	801b054 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801afcc:	68fb      	ldr	r3, [r7, #12]
 801afce:	681b      	ldr	r3, [r3, #0]
 801afd0:	60fb      	str	r3, [r7, #12]
 801afd2:	68fb      	ldr	r3, [r7, #12]
 801afd4:	681b      	ldr	r3, [r3, #0]
 801afd6:	2b00      	cmp	r3, #0
 801afd8:	d1ef      	bne.n	801afba <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801afda:	68f8      	ldr	r0, [r7, #12]
 801afdc:	f7ff fed4 	bl	801ad88 <tcp_output_segment_busy>
 801afe0:	4603      	mov	r3, r0
 801afe2:	2b00      	cmp	r3, #0
 801afe4:	d002      	beq.n	801afec <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801afe6:	f06f 0305 	mvn.w	r3, #5
 801afea:	e033      	b.n	801b054 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 801afec:	687b      	ldr	r3, [r7, #4]
 801afee:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801aff0:	68fb      	ldr	r3, [r7, #12]
 801aff2:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 801aff4:	687b      	ldr	r3, [r7, #4]
 801aff6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 801aff8:	687b      	ldr	r3, [r7, #4]
 801affa:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 801affc:	687b      	ldr	r3, [r7, #4]
 801affe:	2200      	movs	r2, #0
 801b000:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801b002:	687b      	ldr	r3, [r7, #4]
 801b004:	8b5b      	ldrh	r3, [r3, #26]
 801b006:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 801b00a:	b29a      	uxth	r2, r3
 801b00c:	687b      	ldr	r3, [r7, #4]
 801b00e:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801b010:	68fb      	ldr	r3, [r7, #12]
 801b012:	68db      	ldr	r3, [r3, #12]
 801b014:	685b      	ldr	r3, [r3, #4]
 801b016:	4618      	mov	r0, r3
 801b018:	f7f5 f8fb 	bl	8010212 <lwip_htonl>
 801b01c:	4604      	mov	r4, r0
 801b01e:	68fb      	ldr	r3, [r7, #12]
 801b020:	891b      	ldrh	r3, [r3, #8]
 801b022:	461d      	mov	r5, r3
 801b024:	68fb      	ldr	r3, [r7, #12]
 801b026:	68db      	ldr	r3, [r3, #12]
 801b028:	899b      	ldrh	r3, [r3, #12]
 801b02a:	b29b      	uxth	r3, r3
 801b02c:	4618      	mov	r0, r3
 801b02e:	f7f5 f8db 	bl	80101e8 <lwip_htons>
 801b032:	4603      	mov	r3, r0
 801b034:	b2db      	uxtb	r3, r3
 801b036:	f003 0303 	and.w	r3, r3, #3
 801b03a:	2b00      	cmp	r3, #0
 801b03c:	d001      	beq.n	801b042 <tcp_rexmit_rto_prepare+0xba>
 801b03e:	2301      	movs	r3, #1
 801b040:	e000      	b.n	801b044 <tcp_rexmit_rto_prepare+0xbc>
 801b042:	2300      	movs	r3, #0
 801b044:	442b      	add	r3, r5
 801b046:	18e2      	adds	r2, r4, r3
 801b048:	687b      	ldr	r3, [r7, #4]
 801b04a:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 801b04c:	687b      	ldr	r3, [r7, #4]
 801b04e:	2200      	movs	r2, #0
 801b050:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 801b052:	2300      	movs	r3, #0
}
 801b054:	4618      	mov	r0, r3
 801b056:	3710      	adds	r7, #16
 801b058:	46bd      	mov	sp, r7
 801b05a:	bdb0      	pop	{r4, r5, r7, pc}
 801b05c:	08021b30 	.word	0x08021b30
 801b060:	08022188 	.word	0x08022188
 801b064:	08021ba0 	.word	0x08021ba0

0801b068 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 801b068:	b580      	push	{r7, lr}
 801b06a:	b082      	sub	sp, #8
 801b06c:	af00      	add	r7, sp, #0
 801b06e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801b070:	687b      	ldr	r3, [r7, #4]
 801b072:	2b00      	cmp	r3, #0
 801b074:	d106      	bne.n	801b084 <tcp_rexmit_rto_commit+0x1c>
 801b076:	4b0d      	ldr	r3, [pc, #52]	; (801b0ac <tcp_rexmit_rto_commit+0x44>)
 801b078:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 801b07c:	490c      	ldr	r1, [pc, #48]	; (801b0b0 <tcp_rexmit_rto_commit+0x48>)
 801b07e:	480d      	ldr	r0, [pc, #52]	; (801b0b4 <tcp_rexmit_rto_commit+0x4c>)
 801b080:	f002 fb2a 	bl	801d6d8 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 801b084:	687b      	ldr	r3, [r7, #4]
 801b086:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801b08a:	2bff      	cmp	r3, #255	; 0xff
 801b08c:	d007      	beq.n	801b09e <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801b08e:	687b      	ldr	r3, [r7, #4]
 801b090:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801b094:	3301      	adds	r3, #1
 801b096:	b2da      	uxtb	r2, r3
 801b098:	687b      	ldr	r3, [r7, #4]
 801b09a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801b09e:	6878      	ldr	r0, [r7, #4]
 801b0a0:	f7ff fc7a 	bl	801a998 <tcp_output>
}
 801b0a4:	bf00      	nop
 801b0a6:	3708      	adds	r7, #8
 801b0a8:	46bd      	mov	sp, r7
 801b0aa:	bd80      	pop	{r7, pc}
 801b0ac:	08021b30 	.word	0x08021b30
 801b0b0:	080221ac 	.word	0x080221ac
 801b0b4:	08021ba0 	.word	0x08021ba0

0801b0b8 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 801b0b8:	b580      	push	{r7, lr}
 801b0ba:	b082      	sub	sp, #8
 801b0bc:	af00      	add	r7, sp, #0
 801b0be:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801b0c0:	687b      	ldr	r3, [r7, #4]
 801b0c2:	2b00      	cmp	r3, #0
 801b0c4:	d106      	bne.n	801b0d4 <tcp_rexmit_rto+0x1c>
 801b0c6:	4b0a      	ldr	r3, [pc, #40]	; (801b0f0 <tcp_rexmit_rto+0x38>)
 801b0c8:	f240 62ad 	movw	r2, #1709	; 0x6ad
 801b0cc:	4909      	ldr	r1, [pc, #36]	; (801b0f4 <tcp_rexmit_rto+0x3c>)
 801b0ce:	480a      	ldr	r0, [pc, #40]	; (801b0f8 <tcp_rexmit_rto+0x40>)
 801b0d0:	f002 fb02 	bl	801d6d8 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 801b0d4:	6878      	ldr	r0, [r7, #4]
 801b0d6:	f7ff ff57 	bl	801af88 <tcp_rexmit_rto_prepare>
 801b0da:	4603      	mov	r3, r0
 801b0dc:	2b00      	cmp	r3, #0
 801b0de:	d102      	bne.n	801b0e6 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 801b0e0:	6878      	ldr	r0, [r7, #4]
 801b0e2:	f7ff ffc1 	bl	801b068 <tcp_rexmit_rto_commit>
  }
}
 801b0e6:	bf00      	nop
 801b0e8:	3708      	adds	r7, #8
 801b0ea:	46bd      	mov	sp, r7
 801b0ec:	bd80      	pop	{r7, pc}
 801b0ee:	bf00      	nop
 801b0f0:	08021b30 	.word	0x08021b30
 801b0f4:	080221d0 	.word	0x080221d0
 801b0f8:	08021ba0 	.word	0x08021ba0

0801b0fc <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 801b0fc:	b590      	push	{r4, r7, lr}
 801b0fe:	b085      	sub	sp, #20
 801b100:	af00      	add	r7, sp, #0
 801b102:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801b104:	687b      	ldr	r3, [r7, #4]
 801b106:	2b00      	cmp	r3, #0
 801b108:	d106      	bne.n	801b118 <tcp_rexmit+0x1c>
 801b10a:	4b2f      	ldr	r3, [pc, #188]	; (801b1c8 <tcp_rexmit+0xcc>)
 801b10c:	f240 62c1 	movw	r2, #1729	; 0x6c1
 801b110:	492e      	ldr	r1, [pc, #184]	; (801b1cc <tcp_rexmit+0xd0>)
 801b112:	482f      	ldr	r0, [pc, #188]	; (801b1d0 <tcp_rexmit+0xd4>)
 801b114:	f002 fae0 	bl	801d6d8 <iprintf>

  if (pcb->unacked == NULL) {
 801b118:	687b      	ldr	r3, [r7, #4]
 801b11a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801b11c:	2b00      	cmp	r3, #0
 801b11e:	d102      	bne.n	801b126 <tcp_rexmit+0x2a>
    return ERR_VAL;
 801b120:	f06f 0305 	mvn.w	r3, #5
 801b124:	e04c      	b.n	801b1c0 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 801b126:	687b      	ldr	r3, [r7, #4]
 801b128:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801b12a:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 801b12c:	68b8      	ldr	r0, [r7, #8]
 801b12e:	f7ff fe2b 	bl	801ad88 <tcp_output_segment_busy>
 801b132:	4603      	mov	r3, r0
 801b134:	2b00      	cmp	r3, #0
 801b136:	d002      	beq.n	801b13e <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 801b138:	f06f 0305 	mvn.w	r3, #5
 801b13c:	e040      	b.n	801b1c0 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 801b13e:	68bb      	ldr	r3, [r7, #8]
 801b140:	681a      	ldr	r2, [r3, #0]
 801b142:	687b      	ldr	r3, [r7, #4]
 801b144:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 801b146:	687b      	ldr	r3, [r7, #4]
 801b148:	336c      	adds	r3, #108	; 0x6c
 801b14a:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801b14c:	e002      	b.n	801b154 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 801b14e:	68fb      	ldr	r3, [r7, #12]
 801b150:	681b      	ldr	r3, [r3, #0]
 801b152:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801b154:	68fb      	ldr	r3, [r7, #12]
 801b156:	681b      	ldr	r3, [r3, #0]
 801b158:	2b00      	cmp	r3, #0
 801b15a:	d011      	beq.n	801b180 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801b15c:	68fb      	ldr	r3, [r7, #12]
 801b15e:	681b      	ldr	r3, [r3, #0]
 801b160:	68db      	ldr	r3, [r3, #12]
 801b162:	685b      	ldr	r3, [r3, #4]
 801b164:	4618      	mov	r0, r3
 801b166:	f7f5 f854 	bl	8010212 <lwip_htonl>
 801b16a:	4604      	mov	r4, r0
 801b16c:	68bb      	ldr	r3, [r7, #8]
 801b16e:	68db      	ldr	r3, [r3, #12]
 801b170:	685b      	ldr	r3, [r3, #4]
 801b172:	4618      	mov	r0, r3
 801b174:	f7f5 f84d 	bl	8010212 <lwip_htonl>
 801b178:	4603      	mov	r3, r0
 801b17a:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 801b17c:	2b00      	cmp	r3, #0
 801b17e:	dbe6      	blt.n	801b14e <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 801b180:	68fb      	ldr	r3, [r7, #12]
 801b182:	681a      	ldr	r2, [r3, #0]
 801b184:	68bb      	ldr	r3, [r7, #8]
 801b186:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 801b188:	68fb      	ldr	r3, [r7, #12]
 801b18a:	68ba      	ldr	r2, [r7, #8]
 801b18c:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801b18e:	68bb      	ldr	r3, [r7, #8]
 801b190:	681b      	ldr	r3, [r3, #0]
 801b192:	2b00      	cmp	r3, #0
 801b194:	d103      	bne.n	801b19e <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801b196:	687b      	ldr	r3, [r7, #4]
 801b198:	2200      	movs	r2, #0
 801b19a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801b19e:	687b      	ldr	r3, [r7, #4]
 801b1a0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801b1a4:	2bff      	cmp	r3, #255	; 0xff
 801b1a6:	d007      	beq.n	801b1b8 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 801b1a8:	687b      	ldr	r3, [r7, #4]
 801b1aa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801b1ae:	3301      	adds	r3, #1
 801b1b0:	b2da      	uxtb	r2, r3
 801b1b2:	687b      	ldr	r3, [r7, #4]
 801b1b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 801b1b8:	687b      	ldr	r3, [r7, #4]
 801b1ba:	2200      	movs	r2, #0
 801b1bc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 801b1be:	2300      	movs	r3, #0
}
 801b1c0:	4618      	mov	r0, r3
 801b1c2:	3714      	adds	r7, #20
 801b1c4:	46bd      	mov	sp, r7
 801b1c6:	bd90      	pop	{r4, r7, pc}
 801b1c8:	08021b30 	.word	0x08021b30
 801b1cc:	080221ec 	.word	0x080221ec
 801b1d0:	08021ba0 	.word	0x08021ba0

0801b1d4 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 801b1d4:	b580      	push	{r7, lr}
 801b1d6:	b082      	sub	sp, #8
 801b1d8:	af00      	add	r7, sp, #0
 801b1da:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801b1dc:	687b      	ldr	r3, [r7, #4]
 801b1de:	2b00      	cmp	r3, #0
 801b1e0:	d106      	bne.n	801b1f0 <tcp_rexmit_fast+0x1c>
 801b1e2:	4b2f      	ldr	r3, [pc, #188]	; (801b2a0 <tcp_rexmit_fast+0xcc>)
 801b1e4:	f240 62f9 	movw	r2, #1785	; 0x6f9
 801b1e8:	492e      	ldr	r1, [pc, #184]	; (801b2a4 <tcp_rexmit_fast+0xd0>)
 801b1ea:	482f      	ldr	r0, [pc, #188]	; (801b2a8 <tcp_rexmit_fast+0xd4>)
 801b1ec:	f002 fa74 	bl	801d6d8 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 801b1f0:	687b      	ldr	r3, [r7, #4]
 801b1f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801b1f4:	2b00      	cmp	r3, #0
 801b1f6:	d04f      	beq.n	801b298 <tcp_rexmit_fast+0xc4>
 801b1f8:	687b      	ldr	r3, [r7, #4]
 801b1fa:	8b5b      	ldrh	r3, [r3, #26]
 801b1fc:	f003 0304 	and.w	r3, r3, #4
 801b200:	2b00      	cmp	r3, #0
 801b202:	d149      	bne.n	801b298 <tcp_rexmit_fast+0xc4>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 801b204:	6878      	ldr	r0, [r7, #4]
 801b206:	f7ff ff79 	bl	801b0fc <tcp_rexmit>
 801b20a:	4603      	mov	r3, r0
 801b20c:	2b00      	cmp	r3, #0
 801b20e:	d143      	bne.n	801b298 <tcp_rexmit_fast+0xc4>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801b210:	687b      	ldr	r3, [r7, #4]
 801b212:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801b216:	687b      	ldr	r3, [r7, #4]
 801b218:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801b21c:	429a      	cmp	r2, r3
 801b21e:	d208      	bcs.n	801b232 <tcp_rexmit_fast+0x5e>
 801b220:	687b      	ldr	r3, [r7, #4]
 801b222:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801b226:	2b00      	cmp	r3, #0
 801b228:	da00      	bge.n	801b22c <tcp_rexmit_fast+0x58>
 801b22a:	3301      	adds	r3, #1
 801b22c:	105b      	asrs	r3, r3, #1
 801b22e:	b29b      	uxth	r3, r3
 801b230:	e007      	b.n	801b242 <tcp_rexmit_fast+0x6e>
 801b232:	687b      	ldr	r3, [r7, #4]
 801b234:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801b238:	2b00      	cmp	r3, #0
 801b23a:	da00      	bge.n	801b23e <tcp_rexmit_fast+0x6a>
 801b23c:	3301      	adds	r3, #1
 801b23e:	105b      	asrs	r3, r3, #1
 801b240:	b29b      	uxth	r3, r3
 801b242:	687a      	ldr	r2, [r7, #4]
 801b244:	f8a2 304a 	strh.w	r3, [r2, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801b248:	687b      	ldr	r3, [r7, #4]
 801b24a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 801b24e:	461a      	mov	r2, r3
 801b250:	687b      	ldr	r3, [r7, #4]
 801b252:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801b254:	005b      	lsls	r3, r3, #1
 801b256:	429a      	cmp	r2, r3
 801b258:	d206      	bcs.n	801b268 <tcp_rexmit_fast+0x94>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 801b25a:	687b      	ldr	r3, [r7, #4]
 801b25c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801b25e:	005b      	lsls	r3, r3, #1
 801b260:	b29a      	uxth	r2, r3
 801b262:	687b      	ldr	r3, [r7, #4]
 801b264:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801b268:	687b      	ldr	r3, [r7, #4]
 801b26a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801b26e:	687b      	ldr	r3, [r7, #4]
 801b270:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801b272:	4619      	mov	r1, r3
 801b274:	0049      	lsls	r1, r1, #1
 801b276:	440b      	add	r3, r1
 801b278:	b29b      	uxth	r3, r3
 801b27a:	4413      	add	r3, r2
 801b27c:	b29a      	uxth	r2, r3
 801b27e:	687b      	ldr	r3, [r7, #4]
 801b280:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 801b284:	687b      	ldr	r3, [r7, #4]
 801b286:	8b5b      	ldrh	r3, [r3, #26]
 801b288:	f043 0304 	orr.w	r3, r3, #4
 801b28c:	b29a      	uxth	r2, r3
 801b28e:	687b      	ldr	r3, [r7, #4]
 801b290:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 801b292:	687b      	ldr	r3, [r7, #4]
 801b294:	2200      	movs	r2, #0
 801b296:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 801b298:	bf00      	nop
 801b29a:	3708      	adds	r7, #8
 801b29c:	46bd      	mov	sp, r7
 801b29e:	bd80      	pop	{r7, pc}
 801b2a0:	08021b30 	.word	0x08021b30
 801b2a4:	08022204 	.word	0x08022204
 801b2a8:	08021ba0 	.word	0x08021ba0

0801b2ac <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 801b2ac:	b580      	push	{r7, lr}
 801b2ae:	b086      	sub	sp, #24
 801b2b0:	af00      	add	r7, sp, #0
 801b2b2:	60f8      	str	r0, [r7, #12]
 801b2b4:	607b      	str	r3, [r7, #4]
 801b2b6:	460b      	mov	r3, r1
 801b2b8:	817b      	strh	r3, [r7, #10]
 801b2ba:	4613      	mov	r3, r2
 801b2bc:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801b2be:	897a      	ldrh	r2, [r7, #10]
 801b2c0:	893b      	ldrh	r3, [r7, #8]
 801b2c2:	4413      	add	r3, r2
 801b2c4:	b29b      	uxth	r3, r3
 801b2c6:	3314      	adds	r3, #20
 801b2c8:	b29b      	uxth	r3, r3
 801b2ca:	f44f 7220 	mov.w	r2, #640	; 0x280
 801b2ce:	4619      	mov	r1, r3
 801b2d0:	2022      	movs	r0, #34	; 0x22
 801b2d2:	f7fa fb11 	bl	80158f8 <pbuf_alloc>
 801b2d6:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 801b2d8:	697b      	ldr	r3, [r7, #20]
 801b2da:	2b00      	cmp	r3, #0
 801b2dc:	d04e      	beq.n	801b37c <tcp_output_alloc_header_common+0xd0>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801b2de:	697b      	ldr	r3, [r7, #20]
 801b2e0:	895b      	ldrh	r3, [r3, #10]
 801b2e2:	461a      	mov	r2, r3
 801b2e4:	897b      	ldrh	r3, [r7, #10]
 801b2e6:	3314      	adds	r3, #20
 801b2e8:	429a      	cmp	r2, r3
 801b2ea:	da06      	bge.n	801b2fa <tcp_output_alloc_header_common+0x4e>
 801b2ec:	4b26      	ldr	r3, [pc, #152]	; (801b388 <tcp_output_alloc_header_common+0xdc>)
 801b2ee:	f240 7224 	movw	r2, #1828	; 0x724
 801b2f2:	4926      	ldr	r1, [pc, #152]	; (801b38c <tcp_output_alloc_header_common+0xe0>)
 801b2f4:	4826      	ldr	r0, [pc, #152]	; (801b390 <tcp_output_alloc_header_common+0xe4>)
 801b2f6:	f002 f9ef 	bl	801d6d8 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 801b2fa:	697b      	ldr	r3, [r7, #20]
 801b2fc:	685b      	ldr	r3, [r3, #4]
 801b2fe:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 801b300:	8c3b      	ldrh	r3, [r7, #32]
 801b302:	4618      	mov	r0, r3
 801b304:	f7f4 ff70 	bl	80101e8 <lwip_htons>
 801b308:	4603      	mov	r3, r0
 801b30a:	461a      	mov	r2, r3
 801b30c:	693b      	ldr	r3, [r7, #16]
 801b30e:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801b310:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801b312:	4618      	mov	r0, r3
 801b314:	f7f4 ff68 	bl	80101e8 <lwip_htons>
 801b318:	4603      	mov	r3, r0
 801b31a:	461a      	mov	r2, r3
 801b31c:	693b      	ldr	r3, [r7, #16]
 801b31e:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 801b320:	693b      	ldr	r3, [r7, #16]
 801b322:	687a      	ldr	r2, [r7, #4]
 801b324:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 801b326:	68f8      	ldr	r0, [r7, #12]
 801b328:	f7f4 ff73 	bl	8010212 <lwip_htonl>
 801b32c:	4602      	mov	r2, r0
 801b32e:	693b      	ldr	r3, [r7, #16]
 801b330:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801b332:	897b      	ldrh	r3, [r7, #10]
 801b334:	089b      	lsrs	r3, r3, #2
 801b336:	b29b      	uxth	r3, r3
 801b338:	3305      	adds	r3, #5
 801b33a:	b29b      	uxth	r3, r3
 801b33c:	031b      	lsls	r3, r3, #12
 801b33e:	b29a      	uxth	r2, r3
 801b340:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801b344:	b29b      	uxth	r3, r3
 801b346:	4313      	orrs	r3, r2
 801b348:	b29b      	uxth	r3, r3
 801b34a:	4618      	mov	r0, r3
 801b34c:	f7f4 ff4c 	bl	80101e8 <lwip_htons>
 801b350:	4603      	mov	r3, r0
 801b352:	461a      	mov	r2, r3
 801b354:	693b      	ldr	r3, [r7, #16]
 801b356:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801b358:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801b35a:	4618      	mov	r0, r3
 801b35c:	f7f4 ff44 	bl	80101e8 <lwip_htons>
 801b360:	4603      	mov	r3, r0
 801b362:	461a      	mov	r2, r3
 801b364:	693b      	ldr	r3, [r7, #16]
 801b366:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 801b368:	693b      	ldr	r3, [r7, #16]
 801b36a:	2200      	movs	r2, #0
 801b36c:	741a      	strb	r2, [r3, #16]
 801b36e:	2200      	movs	r2, #0
 801b370:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 801b372:	693b      	ldr	r3, [r7, #16]
 801b374:	2200      	movs	r2, #0
 801b376:	749a      	strb	r2, [r3, #18]
 801b378:	2200      	movs	r2, #0
 801b37a:	74da      	strb	r2, [r3, #19]
  }
  return p;
 801b37c:	697b      	ldr	r3, [r7, #20]
}
 801b37e:	4618      	mov	r0, r3
 801b380:	3718      	adds	r7, #24
 801b382:	46bd      	mov	sp, r7
 801b384:	bd80      	pop	{r7, pc}
 801b386:	bf00      	nop
 801b388:	08021b30 	.word	0x08021b30
 801b38c:	08022224 	.word	0x08022224
 801b390:	08021ba0 	.word	0x08021ba0

0801b394 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 801b394:	b5b0      	push	{r4, r5, r7, lr}
 801b396:	b08a      	sub	sp, #40	; 0x28
 801b398:	af04      	add	r7, sp, #16
 801b39a:	60f8      	str	r0, [r7, #12]
 801b39c:	607b      	str	r3, [r7, #4]
 801b39e:	460b      	mov	r3, r1
 801b3a0:	817b      	strh	r3, [r7, #10]
 801b3a2:	4613      	mov	r3, r2
 801b3a4:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801b3a6:	68fb      	ldr	r3, [r7, #12]
 801b3a8:	2b00      	cmp	r3, #0
 801b3aa:	d106      	bne.n	801b3ba <tcp_output_alloc_header+0x26>
 801b3ac:	4b15      	ldr	r3, [pc, #84]	; (801b404 <tcp_output_alloc_header+0x70>)
 801b3ae:	f240 7242 	movw	r2, #1858	; 0x742
 801b3b2:	4915      	ldr	r1, [pc, #84]	; (801b408 <tcp_output_alloc_header+0x74>)
 801b3b4:	4815      	ldr	r0, [pc, #84]	; (801b40c <tcp_output_alloc_header+0x78>)
 801b3b6:	f002 f98f 	bl	801d6d8 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801b3ba:	68fb      	ldr	r3, [r7, #12]
 801b3bc:	6a58      	ldr	r0, [r3, #36]	; 0x24
 801b3be:	68fb      	ldr	r3, [r7, #12]
 801b3c0:	8adb      	ldrh	r3, [r3, #22]
 801b3c2:	68fa      	ldr	r2, [r7, #12]
 801b3c4:	8b12      	ldrh	r2, [r2, #24]
 801b3c6:	68f9      	ldr	r1, [r7, #12]
 801b3c8:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 801b3ca:	893d      	ldrh	r5, [r7, #8]
 801b3cc:	897c      	ldrh	r4, [r7, #10]
 801b3ce:	9103      	str	r1, [sp, #12]
 801b3d0:	2110      	movs	r1, #16
 801b3d2:	9102      	str	r1, [sp, #8]
 801b3d4:	9201      	str	r2, [sp, #4]
 801b3d6:	9300      	str	r3, [sp, #0]
 801b3d8:	687b      	ldr	r3, [r7, #4]
 801b3da:	462a      	mov	r2, r5
 801b3dc:	4621      	mov	r1, r4
 801b3de:	f7ff ff65 	bl	801b2ac <tcp_output_alloc_header_common>
 801b3e2:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801b3e4:	697b      	ldr	r3, [r7, #20]
 801b3e6:	2b00      	cmp	r3, #0
 801b3e8:	d006      	beq.n	801b3f8 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801b3ea:	68fb      	ldr	r3, [r7, #12]
 801b3ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b3ee:	68fa      	ldr	r2, [r7, #12]
 801b3f0:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 801b3f2:	441a      	add	r2, r3
 801b3f4:	68fb      	ldr	r3, [r7, #12]
 801b3f6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 801b3f8:	697b      	ldr	r3, [r7, #20]
}
 801b3fa:	4618      	mov	r0, r3
 801b3fc:	3718      	adds	r7, #24
 801b3fe:	46bd      	mov	sp, r7
 801b400:	bdb0      	pop	{r4, r5, r7, pc}
 801b402:	bf00      	nop
 801b404:	08021b30 	.word	0x08021b30
 801b408:	08022254 	.word	0x08022254
 801b40c:	08021ba0 	.word	0x08021ba0

0801b410 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 801b410:	b580      	push	{r7, lr}
 801b412:	b088      	sub	sp, #32
 801b414:	af00      	add	r7, sp, #0
 801b416:	60f8      	str	r0, [r7, #12]
 801b418:	60b9      	str	r1, [r7, #8]
 801b41a:	4611      	mov	r1, r2
 801b41c:	461a      	mov	r2, r3
 801b41e:	460b      	mov	r3, r1
 801b420:	71fb      	strb	r3, [r7, #7]
 801b422:	4613      	mov	r3, r2
 801b424:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 801b426:	2300      	movs	r3, #0
 801b428:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801b42a:	68bb      	ldr	r3, [r7, #8]
 801b42c:	2b00      	cmp	r3, #0
 801b42e:	d106      	bne.n	801b43e <tcp_output_fill_options+0x2e>
 801b430:	4b13      	ldr	r3, [pc, #76]	; (801b480 <tcp_output_fill_options+0x70>)
 801b432:	f240 7256 	movw	r2, #1878	; 0x756
 801b436:	4913      	ldr	r1, [pc, #76]	; (801b484 <tcp_output_fill_options+0x74>)
 801b438:	4813      	ldr	r0, [pc, #76]	; (801b488 <tcp_output_fill_options+0x78>)
 801b43a:	f002 f94d 	bl	801d6d8 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 801b43e:	68bb      	ldr	r3, [r7, #8]
 801b440:	685b      	ldr	r3, [r3, #4]
 801b442:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 801b444:	69bb      	ldr	r3, [r7, #24]
 801b446:	3314      	adds	r3, #20
 801b448:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 801b44a:	69bb      	ldr	r3, [r7, #24]
 801b44c:	f103 0214 	add.w	r2, r3, #20
 801b450:	8bfb      	ldrh	r3, [r7, #30]
 801b452:	009b      	lsls	r3, r3, #2
 801b454:	4619      	mov	r1, r3
 801b456:	79fb      	ldrb	r3, [r7, #7]
 801b458:	009b      	lsls	r3, r3, #2
 801b45a:	f003 0304 	and.w	r3, r3, #4
 801b45e:	440b      	add	r3, r1
 801b460:	4413      	add	r3, r2
 801b462:	697a      	ldr	r2, [r7, #20]
 801b464:	429a      	cmp	r2, r3
 801b466:	d006      	beq.n	801b476 <tcp_output_fill_options+0x66>
 801b468:	4b05      	ldr	r3, [pc, #20]	; (801b480 <tcp_output_fill_options+0x70>)
 801b46a:	f240 7275 	movw	r2, #1909	; 0x775
 801b46e:	4907      	ldr	r1, [pc, #28]	; (801b48c <tcp_output_fill_options+0x7c>)
 801b470:	4805      	ldr	r0, [pc, #20]	; (801b488 <tcp_output_fill_options+0x78>)
 801b472:	f002 f931 	bl	801d6d8 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 801b476:	bf00      	nop
 801b478:	3720      	adds	r7, #32
 801b47a:	46bd      	mov	sp, r7
 801b47c:	bd80      	pop	{r7, pc}
 801b47e:	bf00      	nop
 801b480:	08021b30 	.word	0x08021b30
 801b484:	0802227c 	.word	0x0802227c
 801b488:	08021ba0 	.word	0x08021ba0
 801b48c:	08022174 	.word	0x08022174

0801b490 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 801b490:	b580      	push	{r7, lr}
 801b492:	b08a      	sub	sp, #40	; 0x28
 801b494:	af04      	add	r7, sp, #16
 801b496:	60f8      	str	r0, [r7, #12]
 801b498:	60b9      	str	r1, [r7, #8]
 801b49a:	607a      	str	r2, [r7, #4]
 801b49c:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801b49e:	68bb      	ldr	r3, [r7, #8]
 801b4a0:	2b00      	cmp	r3, #0
 801b4a2:	d106      	bne.n	801b4b2 <tcp_output_control_segment+0x22>
 801b4a4:	4b1c      	ldr	r3, [pc, #112]	; (801b518 <tcp_output_control_segment+0x88>)
 801b4a6:	f240 7287 	movw	r2, #1927	; 0x787
 801b4aa:	491c      	ldr	r1, [pc, #112]	; (801b51c <tcp_output_control_segment+0x8c>)
 801b4ac:	481c      	ldr	r0, [pc, #112]	; (801b520 <tcp_output_control_segment+0x90>)
 801b4ae:	f002 f913 	bl	801d6d8 <iprintf>

  netif = tcp_route(pcb, src, dst);
 801b4b2:	683a      	ldr	r2, [r7, #0]
 801b4b4:	6879      	ldr	r1, [r7, #4]
 801b4b6:	68f8      	ldr	r0, [r7, #12]
 801b4b8:	f7fe ff2e 	bl	801a318 <tcp_route>
 801b4bc:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 801b4be:	693b      	ldr	r3, [r7, #16]
 801b4c0:	2b00      	cmp	r3, #0
 801b4c2:	d102      	bne.n	801b4ca <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 801b4c4:	23fc      	movs	r3, #252	; 0xfc
 801b4c6:	75fb      	strb	r3, [r7, #23]
 801b4c8:	e01c      	b.n	801b504 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 801b4ca:	68fb      	ldr	r3, [r7, #12]
 801b4cc:	2b00      	cmp	r3, #0
 801b4ce:	d006      	beq.n	801b4de <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 801b4d0:	68fb      	ldr	r3, [r7, #12]
 801b4d2:	7adb      	ldrb	r3, [r3, #11]
 801b4d4:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 801b4d6:	68fb      	ldr	r3, [r7, #12]
 801b4d8:	7a9b      	ldrb	r3, [r3, #10]
 801b4da:	757b      	strb	r3, [r7, #21]
 801b4dc:	e003      	b.n	801b4e6 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 801b4de:	23ff      	movs	r3, #255	; 0xff
 801b4e0:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 801b4e2:	2300      	movs	r3, #0
 801b4e4:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801b4e6:	7dba      	ldrb	r2, [r7, #22]
 801b4e8:	693b      	ldr	r3, [r7, #16]
 801b4ea:	9302      	str	r3, [sp, #8]
 801b4ec:	2306      	movs	r3, #6
 801b4ee:	9301      	str	r3, [sp, #4]
 801b4f0:	7d7b      	ldrb	r3, [r7, #21]
 801b4f2:	9300      	str	r3, [sp, #0]
 801b4f4:	4613      	mov	r3, r2
 801b4f6:	683a      	ldr	r2, [r7, #0]
 801b4f8:	6879      	ldr	r1, [r7, #4]
 801b4fa:	68b8      	ldr	r0, [r7, #8]
 801b4fc:	f7f8 f9ce 	bl	801389c <ip4_output_if>
 801b500:	4603      	mov	r3, r0
 801b502:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 801b504:	68b8      	ldr	r0, [r7, #8]
 801b506:	f7fa fcd7 	bl	8015eb8 <pbuf_free>
  return err;
 801b50a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801b50e:	4618      	mov	r0, r3
 801b510:	3718      	adds	r7, #24
 801b512:	46bd      	mov	sp, r7
 801b514:	bd80      	pop	{r7, pc}
 801b516:	bf00      	nop
 801b518:	08021b30 	.word	0x08021b30
 801b51c:	080222a4 	.word	0x080222a4
 801b520:	08021ba0 	.word	0x08021ba0

0801b524 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 801b524:	b590      	push	{r4, r7, lr}
 801b526:	b08b      	sub	sp, #44	; 0x2c
 801b528:	af04      	add	r7, sp, #16
 801b52a:	60f8      	str	r0, [r7, #12]
 801b52c:	60b9      	str	r1, [r7, #8]
 801b52e:	607a      	str	r2, [r7, #4]
 801b530:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801b532:	683b      	ldr	r3, [r7, #0]
 801b534:	2b00      	cmp	r3, #0
 801b536:	d106      	bne.n	801b546 <tcp_rst+0x22>
 801b538:	4b1f      	ldr	r3, [pc, #124]	; (801b5b8 <tcp_rst+0x94>)
 801b53a:	f240 72c4 	movw	r2, #1988	; 0x7c4
 801b53e:	491f      	ldr	r1, [pc, #124]	; (801b5bc <tcp_rst+0x98>)
 801b540:	481f      	ldr	r0, [pc, #124]	; (801b5c0 <tcp_rst+0x9c>)
 801b542:	f002 f8c9 	bl	801d6d8 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801b546:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b548:	2b00      	cmp	r3, #0
 801b54a:	d106      	bne.n	801b55a <tcp_rst+0x36>
 801b54c:	4b1a      	ldr	r3, [pc, #104]	; (801b5b8 <tcp_rst+0x94>)
 801b54e:	f240 72c5 	movw	r2, #1989	; 0x7c5
 801b552:	491c      	ldr	r1, [pc, #112]	; (801b5c4 <tcp_rst+0xa0>)
 801b554:	481a      	ldr	r0, [pc, #104]	; (801b5c0 <tcp_rst+0x9c>)
 801b556:	f002 f8bf 	bl	801d6d8 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801b55a:	2300      	movs	r3, #0
 801b55c:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 801b55e:	f246 0308 	movw	r3, #24584	; 0x6008
 801b562:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 801b564:	7dfb      	ldrb	r3, [r7, #23]
 801b566:	b29c      	uxth	r4, r3
 801b568:	68b8      	ldr	r0, [r7, #8]
 801b56a:	f7f4 fe52 	bl	8010212 <lwip_htonl>
 801b56e:	4602      	mov	r2, r0
 801b570:	8abb      	ldrh	r3, [r7, #20]
 801b572:	9303      	str	r3, [sp, #12]
 801b574:	2314      	movs	r3, #20
 801b576:	9302      	str	r3, [sp, #8]
 801b578:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 801b57a:	9301      	str	r3, [sp, #4]
 801b57c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801b57e:	9300      	str	r3, [sp, #0]
 801b580:	4613      	mov	r3, r2
 801b582:	2200      	movs	r2, #0
 801b584:	4621      	mov	r1, r4
 801b586:	6878      	ldr	r0, [r7, #4]
 801b588:	f7ff fe90 	bl	801b2ac <tcp_output_alloc_header_common>
 801b58c:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801b58e:	693b      	ldr	r3, [r7, #16]
 801b590:	2b00      	cmp	r3, #0
 801b592:	d00c      	beq.n	801b5ae <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801b594:	7dfb      	ldrb	r3, [r7, #23]
 801b596:	2200      	movs	r2, #0
 801b598:	6939      	ldr	r1, [r7, #16]
 801b59a:	68f8      	ldr	r0, [r7, #12]
 801b59c:	f7ff ff38 	bl	801b410 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801b5a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b5a2:	683a      	ldr	r2, [r7, #0]
 801b5a4:	6939      	ldr	r1, [r7, #16]
 801b5a6:	68f8      	ldr	r0, [r7, #12]
 801b5a8:	f7ff ff72 	bl	801b490 <tcp_output_control_segment>
 801b5ac:	e000      	b.n	801b5b0 <tcp_rst+0x8c>
    return;
 801b5ae:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 801b5b0:	371c      	adds	r7, #28
 801b5b2:	46bd      	mov	sp, r7
 801b5b4:	bd90      	pop	{r4, r7, pc}
 801b5b6:	bf00      	nop
 801b5b8:	08021b30 	.word	0x08021b30
 801b5bc:	080222d0 	.word	0x080222d0
 801b5c0:	08021ba0 	.word	0x08021ba0
 801b5c4:	080222ec 	.word	0x080222ec

0801b5c8 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 801b5c8:	b590      	push	{r4, r7, lr}
 801b5ca:	b087      	sub	sp, #28
 801b5cc:	af00      	add	r7, sp, #0
 801b5ce:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 801b5d0:	2300      	movs	r3, #0
 801b5d2:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 801b5d4:	2300      	movs	r3, #0
 801b5d6:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801b5d8:	687b      	ldr	r3, [r7, #4]
 801b5da:	2b00      	cmp	r3, #0
 801b5dc:	d106      	bne.n	801b5ec <tcp_send_empty_ack+0x24>
 801b5de:	4b28      	ldr	r3, [pc, #160]	; (801b680 <tcp_send_empty_ack+0xb8>)
 801b5e0:	f240 72ea 	movw	r2, #2026	; 0x7ea
 801b5e4:	4927      	ldr	r1, [pc, #156]	; (801b684 <tcp_send_empty_ack+0xbc>)
 801b5e6:	4828      	ldr	r0, [pc, #160]	; (801b688 <tcp_send_empty_ack+0xc0>)
 801b5e8:	f002 f876 	bl	801d6d8 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801b5ec:	7dfb      	ldrb	r3, [r7, #23]
 801b5ee:	009b      	lsls	r3, r3, #2
 801b5f0:	b2db      	uxtb	r3, r3
 801b5f2:	f003 0304 	and.w	r3, r3, #4
 801b5f6:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 801b5f8:	7d7b      	ldrb	r3, [r7, #21]
 801b5fa:	b29c      	uxth	r4, r3
 801b5fc:	687b      	ldr	r3, [r7, #4]
 801b5fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801b600:	4618      	mov	r0, r3
 801b602:	f7f4 fe06 	bl	8010212 <lwip_htonl>
 801b606:	4603      	mov	r3, r0
 801b608:	2200      	movs	r2, #0
 801b60a:	4621      	mov	r1, r4
 801b60c:	6878      	ldr	r0, [r7, #4]
 801b60e:	f7ff fec1 	bl	801b394 <tcp_output_alloc_header>
 801b612:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801b614:	693b      	ldr	r3, [r7, #16]
 801b616:	2b00      	cmp	r3, #0
 801b618:	d109      	bne.n	801b62e <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801b61a:	687b      	ldr	r3, [r7, #4]
 801b61c:	8b5b      	ldrh	r3, [r3, #26]
 801b61e:	f043 0303 	orr.w	r3, r3, #3
 801b622:	b29a      	uxth	r2, r3
 801b624:	687b      	ldr	r3, [r7, #4]
 801b626:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 801b628:	f06f 0301 	mvn.w	r3, #1
 801b62c:	e023      	b.n	801b676 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 801b62e:	7dbb      	ldrb	r3, [r7, #22]
 801b630:	7dfa      	ldrb	r2, [r7, #23]
 801b632:	6939      	ldr	r1, [r7, #16]
 801b634:	6878      	ldr	r0, [r7, #4]
 801b636:	f7ff feeb 	bl	801b410 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801b63a:	687a      	ldr	r2, [r7, #4]
 801b63c:	687b      	ldr	r3, [r7, #4]
 801b63e:	3304      	adds	r3, #4
 801b640:	6939      	ldr	r1, [r7, #16]
 801b642:	6878      	ldr	r0, [r7, #4]
 801b644:	f7ff ff24 	bl	801b490 <tcp_output_control_segment>
 801b648:	4603      	mov	r3, r0
 801b64a:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 801b64c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801b650:	2b00      	cmp	r3, #0
 801b652:	d007      	beq.n	801b664 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801b654:	687b      	ldr	r3, [r7, #4]
 801b656:	8b5b      	ldrh	r3, [r3, #26]
 801b658:	f043 0303 	orr.w	r3, r3, #3
 801b65c:	b29a      	uxth	r2, r3
 801b65e:	687b      	ldr	r3, [r7, #4]
 801b660:	835a      	strh	r2, [r3, #26]
 801b662:	e006      	b.n	801b672 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801b664:	687b      	ldr	r3, [r7, #4]
 801b666:	8b5b      	ldrh	r3, [r3, #26]
 801b668:	f023 0303 	bic.w	r3, r3, #3
 801b66c:	b29a      	uxth	r2, r3
 801b66e:	687b      	ldr	r3, [r7, #4]
 801b670:	835a      	strh	r2, [r3, #26]
  }

  return err;
 801b672:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801b676:	4618      	mov	r0, r3
 801b678:	371c      	adds	r7, #28
 801b67a:	46bd      	mov	sp, r7
 801b67c:	bd90      	pop	{r4, r7, pc}
 801b67e:	bf00      	nop
 801b680:	08021b30 	.word	0x08021b30
 801b684:	08022308 	.word	0x08022308
 801b688:	08021ba0 	.word	0x08021ba0

0801b68c <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 801b68c:	b590      	push	{r4, r7, lr}
 801b68e:	b087      	sub	sp, #28
 801b690:	af00      	add	r7, sp, #0
 801b692:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801b694:	2300      	movs	r3, #0
 801b696:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801b698:	687b      	ldr	r3, [r7, #4]
 801b69a:	2b00      	cmp	r3, #0
 801b69c:	d106      	bne.n	801b6ac <tcp_keepalive+0x20>
 801b69e:	4b18      	ldr	r3, [pc, #96]	; (801b700 <tcp_keepalive+0x74>)
 801b6a0:	f640 0224 	movw	r2, #2084	; 0x824
 801b6a4:	4917      	ldr	r1, [pc, #92]	; (801b704 <tcp_keepalive+0x78>)
 801b6a6:	4818      	ldr	r0, [pc, #96]	; (801b708 <tcp_keepalive+0x7c>)
 801b6a8:	f002 f816 	bl	801d6d8 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 801b6ac:	7dfb      	ldrb	r3, [r7, #23]
 801b6ae:	b29c      	uxth	r4, r3
 801b6b0:	687b      	ldr	r3, [r7, #4]
 801b6b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801b6b4:	3b01      	subs	r3, #1
 801b6b6:	4618      	mov	r0, r3
 801b6b8:	f7f4 fdab 	bl	8010212 <lwip_htonl>
 801b6bc:	4603      	mov	r3, r0
 801b6be:	2200      	movs	r2, #0
 801b6c0:	4621      	mov	r1, r4
 801b6c2:	6878      	ldr	r0, [r7, #4]
 801b6c4:	f7ff fe66 	bl	801b394 <tcp_output_alloc_header>
 801b6c8:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801b6ca:	693b      	ldr	r3, [r7, #16]
 801b6cc:	2b00      	cmp	r3, #0
 801b6ce:	d102      	bne.n	801b6d6 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 801b6d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801b6d4:	e010      	b.n	801b6f8 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801b6d6:	7dfb      	ldrb	r3, [r7, #23]
 801b6d8:	2200      	movs	r2, #0
 801b6da:	6939      	ldr	r1, [r7, #16]
 801b6dc:	6878      	ldr	r0, [r7, #4]
 801b6de:	f7ff fe97 	bl	801b410 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801b6e2:	687a      	ldr	r2, [r7, #4]
 801b6e4:	687b      	ldr	r3, [r7, #4]
 801b6e6:	3304      	adds	r3, #4
 801b6e8:	6939      	ldr	r1, [r7, #16]
 801b6ea:	6878      	ldr	r0, [r7, #4]
 801b6ec:	f7ff fed0 	bl	801b490 <tcp_output_control_segment>
 801b6f0:	4603      	mov	r3, r0
 801b6f2:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801b6f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801b6f8:	4618      	mov	r0, r3
 801b6fa:	371c      	adds	r7, #28
 801b6fc:	46bd      	mov	sp, r7
 801b6fe:	bd90      	pop	{r4, r7, pc}
 801b700:	08021b30 	.word	0x08021b30
 801b704:	08022328 	.word	0x08022328
 801b708:	08021ba0 	.word	0x08021ba0

0801b70c <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801b70c:	b590      	push	{r4, r7, lr}
 801b70e:	b08b      	sub	sp, #44	; 0x2c
 801b710:	af00      	add	r7, sp, #0
 801b712:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801b714:	2300      	movs	r3, #0
 801b716:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801b71a:	687b      	ldr	r3, [r7, #4]
 801b71c:	2b00      	cmp	r3, #0
 801b71e:	d106      	bne.n	801b72e <tcp_zero_window_probe+0x22>
 801b720:	4b4c      	ldr	r3, [pc, #304]	; (801b854 <tcp_zero_window_probe+0x148>)
 801b722:	f640 024f 	movw	r2, #2127	; 0x84f
 801b726:	494c      	ldr	r1, [pc, #304]	; (801b858 <tcp_zero_window_probe+0x14c>)
 801b728:	484c      	ldr	r0, [pc, #304]	; (801b85c <tcp_zero_window_probe+0x150>)
 801b72a:	f001 ffd5 	bl	801d6d8 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801b72e:	687b      	ldr	r3, [r7, #4]
 801b730:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801b732:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 801b734:	6a3b      	ldr	r3, [r7, #32]
 801b736:	2b00      	cmp	r3, #0
 801b738:	d101      	bne.n	801b73e <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 801b73a:	2300      	movs	r3, #0
 801b73c:	e086      	b.n	801b84c <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801b73e:	687b      	ldr	r3, [r7, #4]
 801b740:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 801b744:	2bff      	cmp	r3, #255	; 0xff
 801b746:	d007      	beq.n	801b758 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 801b748:	687b      	ldr	r3, [r7, #4]
 801b74a:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 801b74e:	3301      	adds	r3, #1
 801b750:	b2da      	uxtb	r2, r3
 801b752:	687b      	ldr	r3, [r7, #4]
 801b754:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801b758:	6a3b      	ldr	r3, [r7, #32]
 801b75a:	68db      	ldr	r3, [r3, #12]
 801b75c:	899b      	ldrh	r3, [r3, #12]
 801b75e:	b29b      	uxth	r3, r3
 801b760:	4618      	mov	r0, r3
 801b762:	f7f4 fd41 	bl	80101e8 <lwip_htons>
 801b766:	4603      	mov	r3, r0
 801b768:	b2db      	uxtb	r3, r3
 801b76a:	f003 0301 	and.w	r3, r3, #1
 801b76e:	2b00      	cmp	r3, #0
 801b770:	d005      	beq.n	801b77e <tcp_zero_window_probe+0x72>
 801b772:	6a3b      	ldr	r3, [r7, #32]
 801b774:	891b      	ldrh	r3, [r3, #8]
 801b776:	2b00      	cmp	r3, #0
 801b778:	d101      	bne.n	801b77e <tcp_zero_window_probe+0x72>
 801b77a:	2301      	movs	r3, #1
 801b77c:	e000      	b.n	801b780 <tcp_zero_window_probe+0x74>
 801b77e:	2300      	movs	r3, #0
 801b780:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 801b782:	7ffb      	ldrb	r3, [r7, #31]
 801b784:	2b00      	cmp	r3, #0
 801b786:	bf0c      	ite	eq
 801b788:	2301      	moveq	r3, #1
 801b78a:	2300      	movne	r3, #0
 801b78c:	b2db      	uxtb	r3, r3
 801b78e:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801b790:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b794:	b299      	uxth	r1, r3
 801b796:	6a3b      	ldr	r3, [r7, #32]
 801b798:	68db      	ldr	r3, [r3, #12]
 801b79a:	685b      	ldr	r3, [r3, #4]
 801b79c:	8bba      	ldrh	r2, [r7, #28]
 801b79e:	6878      	ldr	r0, [r7, #4]
 801b7a0:	f7ff fdf8 	bl	801b394 <tcp_output_alloc_header>
 801b7a4:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 801b7a6:	69bb      	ldr	r3, [r7, #24]
 801b7a8:	2b00      	cmp	r3, #0
 801b7aa:	d102      	bne.n	801b7b2 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 801b7ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801b7b0:	e04c      	b.n	801b84c <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801b7b2:	69bb      	ldr	r3, [r7, #24]
 801b7b4:	685b      	ldr	r3, [r3, #4]
 801b7b6:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 801b7b8:	7ffb      	ldrb	r3, [r7, #31]
 801b7ba:	2b00      	cmp	r3, #0
 801b7bc:	d011      	beq.n	801b7e2 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801b7be:	697b      	ldr	r3, [r7, #20]
 801b7c0:	899b      	ldrh	r3, [r3, #12]
 801b7c2:	b29b      	uxth	r3, r3
 801b7c4:	b21b      	sxth	r3, r3
 801b7c6:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801b7ca:	b21c      	sxth	r4, r3
 801b7cc:	2011      	movs	r0, #17
 801b7ce:	f7f4 fd0b 	bl	80101e8 <lwip_htons>
 801b7d2:	4603      	mov	r3, r0
 801b7d4:	b21b      	sxth	r3, r3
 801b7d6:	4323      	orrs	r3, r4
 801b7d8:	b21b      	sxth	r3, r3
 801b7da:	b29a      	uxth	r2, r3
 801b7dc:	697b      	ldr	r3, [r7, #20]
 801b7de:	819a      	strh	r2, [r3, #12]
 801b7e0:	e010      	b.n	801b804 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 801b7e2:	69bb      	ldr	r3, [r7, #24]
 801b7e4:	685b      	ldr	r3, [r3, #4]
 801b7e6:	3314      	adds	r3, #20
 801b7e8:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801b7ea:	6a3b      	ldr	r3, [r7, #32]
 801b7ec:	6858      	ldr	r0, [r3, #4]
 801b7ee:	6a3b      	ldr	r3, [r7, #32]
 801b7f0:	685b      	ldr	r3, [r3, #4]
 801b7f2:	891a      	ldrh	r2, [r3, #8]
 801b7f4:	6a3b      	ldr	r3, [r7, #32]
 801b7f6:	891b      	ldrh	r3, [r3, #8]
 801b7f8:	1ad3      	subs	r3, r2, r3
 801b7fa:	b29b      	uxth	r3, r3
 801b7fc:	2201      	movs	r2, #1
 801b7fe:	6939      	ldr	r1, [r7, #16]
 801b800:	f7fa fd60 	bl	80162c4 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801b804:	6a3b      	ldr	r3, [r7, #32]
 801b806:	68db      	ldr	r3, [r3, #12]
 801b808:	685b      	ldr	r3, [r3, #4]
 801b80a:	4618      	mov	r0, r3
 801b80c:	f7f4 fd01 	bl	8010212 <lwip_htonl>
 801b810:	4603      	mov	r3, r0
 801b812:	3301      	adds	r3, #1
 801b814:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801b816:	687b      	ldr	r3, [r7, #4]
 801b818:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801b81a:	68fb      	ldr	r3, [r7, #12]
 801b81c:	1ad3      	subs	r3, r2, r3
 801b81e:	2b00      	cmp	r3, #0
 801b820:	da02      	bge.n	801b828 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 801b822:	687b      	ldr	r3, [r7, #4]
 801b824:	68fa      	ldr	r2, [r7, #12]
 801b826:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801b828:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b82c:	2200      	movs	r2, #0
 801b82e:	69b9      	ldr	r1, [r7, #24]
 801b830:	6878      	ldr	r0, [r7, #4]
 801b832:	f7ff fded 	bl	801b410 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801b836:	687a      	ldr	r2, [r7, #4]
 801b838:	687b      	ldr	r3, [r7, #4]
 801b83a:	3304      	adds	r3, #4
 801b83c:	69b9      	ldr	r1, [r7, #24]
 801b83e:	6878      	ldr	r0, [r7, #4]
 801b840:	f7ff fe26 	bl	801b490 <tcp_output_control_segment>
 801b844:	4603      	mov	r3, r0
 801b846:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801b848:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801b84c:	4618      	mov	r0, r3
 801b84e:	372c      	adds	r7, #44	; 0x2c
 801b850:	46bd      	mov	sp, r7
 801b852:	bd90      	pop	{r4, r7, pc}
 801b854:	08021b30 	.word	0x08021b30
 801b858:	08022344 	.word	0x08022344
 801b85c:	08021ba0 	.word	0x08021ba0

0801b860 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 801b860:	b580      	push	{r7, lr}
 801b862:	b084      	sub	sp, #16
 801b864:	af00      	add	r7, sp, #0
 801b866:	6078      	str	r0, [r7, #4]
 801b868:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 801b86a:	f000 fafb 	bl	801be64 <sys_timeouts_sleeptime>
 801b86e:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 801b870:	68fb      	ldr	r3, [r7, #12]
 801b872:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801b876:	d10b      	bne.n	801b890 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 801b878:	4813      	ldr	r0, [pc, #76]	; (801b8c8 <tcpip_timeouts_mbox_fetch+0x68>)
 801b87a:	f7fa fe6e 	bl	801655a <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 801b87e:	2200      	movs	r2, #0
 801b880:	6839      	ldr	r1, [r7, #0]
 801b882:	6878      	ldr	r0, [r7, #4]
 801b884:	f7fa fdf6 	bl	8016474 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 801b888:	480f      	ldr	r0, [pc, #60]	; (801b8c8 <tcpip_timeouts_mbox_fetch+0x68>)
 801b88a:	f7fa fe57 	bl	801653c <sys_mutex_lock>
    return;
 801b88e:	e018      	b.n	801b8c2 <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 801b890:	68fb      	ldr	r3, [r7, #12]
 801b892:	2b00      	cmp	r3, #0
 801b894:	d102      	bne.n	801b89c <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 801b896:	f000 faab 	bl	801bdf0 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 801b89a:	e7e6      	b.n	801b86a <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 801b89c:	480a      	ldr	r0, [pc, #40]	; (801b8c8 <tcpip_timeouts_mbox_fetch+0x68>)
 801b89e:	f7fa fe5c 	bl	801655a <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 801b8a2:	68fa      	ldr	r2, [r7, #12]
 801b8a4:	6839      	ldr	r1, [r7, #0]
 801b8a6:	6878      	ldr	r0, [r7, #4]
 801b8a8:	f7fa fde4 	bl	8016474 <sys_arch_mbox_fetch>
 801b8ac:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 801b8ae:	4806      	ldr	r0, [pc, #24]	; (801b8c8 <tcpip_timeouts_mbox_fetch+0x68>)
 801b8b0:	f7fa fe44 	bl	801653c <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 801b8b4:	68bb      	ldr	r3, [r7, #8]
 801b8b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801b8ba:	d102      	bne.n	801b8c2 <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 801b8bc:	f000 fa98 	bl	801bdf0 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 801b8c0:	e7d3      	b.n	801b86a <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 801b8c2:	3710      	adds	r7, #16
 801b8c4:	46bd      	mov	sp, r7
 801b8c6:	bd80      	pop	{r7, pc}
 801b8c8:	2000ba58 	.word	0x2000ba58

0801b8cc <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 801b8cc:	b580      	push	{r7, lr}
 801b8ce:	b084      	sub	sp, #16
 801b8d0:	af00      	add	r7, sp, #0
 801b8d2:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 801b8d4:	4810      	ldr	r0, [pc, #64]	; (801b918 <tcpip_thread+0x4c>)
 801b8d6:	f7fa fe31 	bl	801653c <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 801b8da:	4b10      	ldr	r3, [pc, #64]	; (801b91c <tcpip_thread+0x50>)
 801b8dc:	681b      	ldr	r3, [r3, #0]
 801b8de:	2b00      	cmp	r3, #0
 801b8e0:	d005      	beq.n	801b8ee <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 801b8e2:	4b0e      	ldr	r3, [pc, #56]	; (801b91c <tcpip_thread+0x50>)
 801b8e4:	681b      	ldr	r3, [r3, #0]
 801b8e6:	4a0e      	ldr	r2, [pc, #56]	; (801b920 <tcpip_thread+0x54>)
 801b8e8:	6812      	ldr	r2, [r2, #0]
 801b8ea:	4610      	mov	r0, r2
 801b8ec:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 801b8ee:	f107 030c 	add.w	r3, r7, #12
 801b8f2:	4619      	mov	r1, r3
 801b8f4:	480b      	ldr	r0, [pc, #44]	; (801b924 <tcpip_thread+0x58>)
 801b8f6:	f7ff ffb3 	bl	801b860 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 801b8fa:	68fb      	ldr	r3, [r7, #12]
 801b8fc:	2b00      	cmp	r3, #0
 801b8fe:	d106      	bne.n	801b90e <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 801b900:	4b09      	ldr	r3, [pc, #36]	; (801b928 <tcpip_thread+0x5c>)
 801b902:	2291      	movs	r2, #145	; 0x91
 801b904:	4909      	ldr	r1, [pc, #36]	; (801b92c <tcpip_thread+0x60>)
 801b906:	480a      	ldr	r0, [pc, #40]	; (801b930 <tcpip_thread+0x64>)
 801b908:	f001 fee6 	bl	801d6d8 <iprintf>
      continue;
 801b90c:	e003      	b.n	801b916 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 801b90e:	68fb      	ldr	r3, [r7, #12]
 801b910:	4618      	mov	r0, r3
 801b912:	f000 f80f 	bl	801b934 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 801b916:	e7ea      	b.n	801b8ee <tcpip_thread+0x22>
 801b918:	2000ba58 	.word	0x2000ba58
 801b91c:	20007750 	.word	0x20007750
 801b920:	20007754 	.word	0x20007754
 801b924:	20007758 	.word	0x20007758
 801b928:	08022368 	.word	0x08022368
 801b92c:	080223b8 	.word	0x080223b8
 801b930:	080223d8 	.word	0x080223d8

0801b934 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 801b934:	b580      	push	{r7, lr}
 801b936:	b082      	sub	sp, #8
 801b938:	af00      	add	r7, sp, #0
 801b93a:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 801b93c:	687b      	ldr	r3, [r7, #4]
 801b93e:	781b      	ldrb	r3, [r3, #0]
 801b940:	2b01      	cmp	r3, #1
 801b942:	d018      	beq.n	801b976 <tcpip_thread_handle_msg+0x42>
 801b944:	2b02      	cmp	r3, #2
 801b946:	d021      	beq.n	801b98c <tcpip_thread_handle_msg+0x58>
 801b948:	2b00      	cmp	r3, #0
 801b94a:	d126      	bne.n	801b99a <tcpip_thread_handle_msg+0x66>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 801b94c:	687b      	ldr	r3, [r7, #4]
 801b94e:	68db      	ldr	r3, [r3, #12]
 801b950:	687a      	ldr	r2, [r7, #4]
 801b952:	6850      	ldr	r0, [r2, #4]
 801b954:	687a      	ldr	r2, [r7, #4]
 801b956:	6892      	ldr	r2, [r2, #8]
 801b958:	4611      	mov	r1, r2
 801b95a:	4798      	blx	r3
 801b95c:	4603      	mov	r3, r0
 801b95e:	2b00      	cmp	r3, #0
 801b960:	d004      	beq.n	801b96c <tcpip_thread_handle_msg+0x38>
        pbuf_free(msg->msg.inp.p);
 801b962:	687b      	ldr	r3, [r7, #4]
 801b964:	685b      	ldr	r3, [r3, #4]
 801b966:	4618      	mov	r0, r3
 801b968:	f7fa faa6 	bl	8015eb8 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 801b96c:	6879      	ldr	r1, [r7, #4]
 801b96e:	2009      	movs	r0, #9
 801b970:	f7f9 fbf6 	bl	8015160 <memp_free>
      break;
 801b974:	e018      	b.n	801b9a8 <tcpip_thread_handle_msg+0x74>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 801b976:	687b      	ldr	r3, [r7, #4]
 801b978:	685b      	ldr	r3, [r3, #4]
 801b97a:	687a      	ldr	r2, [r7, #4]
 801b97c:	6892      	ldr	r2, [r2, #8]
 801b97e:	4610      	mov	r0, r2
 801b980:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 801b982:	6879      	ldr	r1, [r7, #4]
 801b984:	2008      	movs	r0, #8
 801b986:	f7f9 fbeb 	bl	8015160 <memp_free>
      break;
 801b98a:	e00d      	b.n	801b9a8 <tcpip_thread_handle_msg+0x74>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 801b98c:	687b      	ldr	r3, [r7, #4]
 801b98e:	685b      	ldr	r3, [r3, #4]
 801b990:	687a      	ldr	r2, [r7, #4]
 801b992:	6892      	ldr	r2, [r2, #8]
 801b994:	4610      	mov	r0, r2
 801b996:	4798      	blx	r3
      break;
 801b998:	e006      	b.n	801b9a8 <tcpip_thread_handle_msg+0x74>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 801b99a:	4b05      	ldr	r3, [pc, #20]	; (801b9b0 <tcpip_thread_handle_msg+0x7c>)
 801b99c:	22cf      	movs	r2, #207	; 0xcf
 801b99e:	4905      	ldr	r1, [pc, #20]	; (801b9b4 <tcpip_thread_handle_msg+0x80>)
 801b9a0:	4805      	ldr	r0, [pc, #20]	; (801b9b8 <tcpip_thread_handle_msg+0x84>)
 801b9a2:	f001 fe99 	bl	801d6d8 <iprintf>
      break;
 801b9a6:	bf00      	nop
  }
}
 801b9a8:	bf00      	nop
 801b9aa:	3708      	adds	r7, #8
 801b9ac:	46bd      	mov	sp, r7
 801b9ae:	bd80      	pop	{r7, pc}
 801b9b0:	08022368 	.word	0x08022368
 801b9b4:	080223b8 	.word	0x080223b8
 801b9b8:	080223d8 	.word	0x080223d8

0801b9bc <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 801b9bc:	b580      	push	{r7, lr}
 801b9be:	b086      	sub	sp, #24
 801b9c0:	af00      	add	r7, sp, #0
 801b9c2:	60f8      	str	r0, [r7, #12]
 801b9c4:	60b9      	str	r1, [r7, #8]
 801b9c6:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 801b9c8:	481a      	ldr	r0, [pc, #104]	; (801ba34 <tcpip_inpkt+0x78>)
 801b9ca:	f7fa fd84 	bl	80164d6 <sys_mbox_valid>
 801b9ce:	4603      	mov	r3, r0
 801b9d0:	2b00      	cmp	r3, #0
 801b9d2:	d105      	bne.n	801b9e0 <tcpip_inpkt+0x24>
 801b9d4:	4b18      	ldr	r3, [pc, #96]	; (801ba38 <tcpip_inpkt+0x7c>)
 801b9d6:	22fc      	movs	r2, #252	; 0xfc
 801b9d8:	4918      	ldr	r1, [pc, #96]	; (801ba3c <tcpip_inpkt+0x80>)
 801b9da:	4819      	ldr	r0, [pc, #100]	; (801ba40 <tcpip_inpkt+0x84>)
 801b9dc:	f001 fe7c 	bl	801d6d8 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 801b9e0:	2009      	movs	r0, #9
 801b9e2:	f7f9 fb47 	bl	8015074 <memp_malloc>
 801b9e6:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 801b9e8:	697b      	ldr	r3, [r7, #20]
 801b9ea:	2b00      	cmp	r3, #0
 801b9ec:	d102      	bne.n	801b9f4 <tcpip_inpkt+0x38>
    return ERR_MEM;
 801b9ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801b9f2:	e01a      	b.n	801ba2a <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 801b9f4:	697b      	ldr	r3, [r7, #20]
 801b9f6:	2200      	movs	r2, #0
 801b9f8:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 801b9fa:	697b      	ldr	r3, [r7, #20]
 801b9fc:	68fa      	ldr	r2, [r7, #12]
 801b9fe:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 801ba00:	697b      	ldr	r3, [r7, #20]
 801ba02:	68ba      	ldr	r2, [r7, #8]
 801ba04:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 801ba06:	697b      	ldr	r3, [r7, #20]
 801ba08:	687a      	ldr	r2, [r7, #4]
 801ba0a:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 801ba0c:	6979      	ldr	r1, [r7, #20]
 801ba0e:	4809      	ldr	r0, [pc, #36]	; (801ba34 <tcpip_inpkt+0x78>)
 801ba10:	f7fa fd16 	bl	8016440 <sys_mbox_trypost>
 801ba14:	4603      	mov	r3, r0
 801ba16:	2b00      	cmp	r3, #0
 801ba18:	d006      	beq.n	801ba28 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 801ba1a:	6979      	ldr	r1, [r7, #20]
 801ba1c:	2009      	movs	r0, #9
 801ba1e:	f7f9 fb9f 	bl	8015160 <memp_free>
    return ERR_MEM;
 801ba22:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801ba26:	e000      	b.n	801ba2a <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 801ba28:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 801ba2a:	4618      	mov	r0, r3
 801ba2c:	3718      	adds	r7, #24
 801ba2e:	46bd      	mov	sp, r7
 801ba30:	bd80      	pop	{r7, pc}
 801ba32:	bf00      	nop
 801ba34:	20007758 	.word	0x20007758
 801ba38:	08022368 	.word	0x08022368
 801ba3c:	08022400 	.word	0x08022400
 801ba40:	080223d8 	.word	0x080223d8

0801ba44 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 801ba44:	b580      	push	{r7, lr}
 801ba46:	b082      	sub	sp, #8
 801ba48:	af00      	add	r7, sp, #0
 801ba4a:	6078      	str	r0, [r7, #4]
 801ba4c:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 801ba4e:	683b      	ldr	r3, [r7, #0]
 801ba50:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801ba54:	f003 0318 	and.w	r3, r3, #24
 801ba58:	2b00      	cmp	r3, #0
 801ba5a:	d006      	beq.n	801ba6a <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 801ba5c:	4a08      	ldr	r2, [pc, #32]	; (801ba80 <tcpip_input+0x3c>)
 801ba5e:	6839      	ldr	r1, [r7, #0]
 801ba60:	6878      	ldr	r0, [r7, #4]
 801ba62:	f7ff ffab 	bl	801b9bc <tcpip_inpkt>
 801ba66:	4603      	mov	r3, r0
 801ba68:	e005      	b.n	801ba76 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 801ba6a:	4a06      	ldr	r2, [pc, #24]	; (801ba84 <tcpip_input+0x40>)
 801ba6c:	6839      	ldr	r1, [r7, #0]
 801ba6e:	6878      	ldr	r0, [r7, #4]
 801ba70:	f7ff ffa4 	bl	801b9bc <tcpip_inpkt>
 801ba74:	4603      	mov	r3, r0
}
 801ba76:	4618      	mov	r0, r3
 801ba78:	3708      	adds	r7, #8
 801ba7a:	46bd      	mov	sp, r7
 801ba7c:	bd80      	pop	{r7, pc}
 801ba7e:	bf00      	nop
 801ba80:	08012e2d 	.word	0x08012e2d
 801ba84:	0801361d 	.word	0x0801361d

0801ba88 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 801ba88:	b580      	push	{r7, lr}
 801ba8a:	b084      	sub	sp, #16
 801ba8c:	af00      	add	r7, sp, #0
 801ba8e:	6078      	str	r0, [r7, #4]
 801ba90:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 801ba92:	4819      	ldr	r0, [pc, #100]	; (801baf8 <tcpip_try_callback+0x70>)
 801ba94:	f7fa fd1f 	bl	80164d6 <sys_mbox_valid>
 801ba98:	4603      	mov	r3, r0
 801ba9a:	2b00      	cmp	r3, #0
 801ba9c:	d106      	bne.n	801baac <tcpip_try_callback+0x24>
 801ba9e:	4b17      	ldr	r3, [pc, #92]	; (801bafc <tcpip_try_callback+0x74>)
 801baa0:	f240 125d 	movw	r2, #349	; 0x15d
 801baa4:	4916      	ldr	r1, [pc, #88]	; (801bb00 <tcpip_try_callback+0x78>)
 801baa6:	4817      	ldr	r0, [pc, #92]	; (801bb04 <tcpip_try_callback+0x7c>)
 801baa8:	f001 fe16 	bl	801d6d8 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 801baac:	2008      	movs	r0, #8
 801baae:	f7f9 fae1 	bl	8015074 <memp_malloc>
 801bab2:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 801bab4:	68fb      	ldr	r3, [r7, #12]
 801bab6:	2b00      	cmp	r3, #0
 801bab8:	d102      	bne.n	801bac0 <tcpip_try_callback+0x38>
    return ERR_MEM;
 801baba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801babe:	e017      	b.n	801baf0 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 801bac0:	68fb      	ldr	r3, [r7, #12]
 801bac2:	2201      	movs	r2, #1
 801bac4:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 801bac6:	68fb      	ldr	r3, [r7, #12]
 801bac8:	687a      	ldr	r2, [r7, #4]
 801baca:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 801bacc:	68fb      	ldr	r3, [r7, #12]
 801bace:	683a      	ldr	r2, [r7, #0]
 801bad0:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 801bad2:	68f9      	ldr	r1, [r7, #12]
 801bad4:	4808      	ldr	r0, [pc, #32]	; (801baf8 <tcpip_try_callback+0x70>)
 801bad6:	f7fa fcb3 	bl	8016440 <sys_mbox_trypost>
 801bada:	4603      	mov	r3, r0
 801badc:	2b00      	cmp	r3, #0
 801bade:	d006      	beq.n	801baee <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 801bae0:	68f9      	ldr	r1, [r7, #12]
 801bae2:	2008      	movs	r0, #8
 801bae4:	f7f9 fb3c 	bl	8015160 <memp_free>
    return ERR_MEM;
 801bae8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801baec:	e000      	b.n	801baf0 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 801baee:	2300      	movs	r3, #0
}
 801baf0:	4618      	mov	r0, r3
 801baf2:	3710      	adds	r7, #16
 801baf4:	46bd      	mov	sp, r7
 801baf6:	bd80      	pop	{r7, pc}
 801baf8:	20007758 	.word	0x20007758
 801bafc:	08022368 	.word	0x08022368
 801bb00:	08022400 	.word	0x08022400
 801bb04:	080223d8 	.word	0x080223d8

0801bb08 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 801bb08:	b580      	push	{r7, lr}
 801bb0a:	b084      	sub	sp, #16
 801bb0c:	af02      	add	r7, sp, #8
 801bb0e:	6078      	str	r0, [r7, #4]
 801bb10:	6039      	str	r1, [r7, #0]
  lwip_init();
 801bb12:	f7f7 fcd1 	bl	80134b8 <lwip_init>

  tcpip_init_done = initfunc;
 801bb16:	4a17      	ldr	r2, [pc, #92]	; (801bb74 <tcpip_init+0x6c>)
 801bb18:	687b      	ldr	r3, [r7, #4]
 801bb1a:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 801bb1c:	4a16      	ldr	r2, [pc, #88]	; (801bb78 <tcpip_init+0x70>)
 801bb1e:	683b      	ldr	r3, [r7, #0]
 801bb20:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 801bb22:	2106      	movs	r1, #6
 801bb24:	4815      	ldr	r0, [pc, #84]	; (801bb7c <tcpip_init+0x74>)
 801bb26:	f7fa fc71 	bl	801640c <sys_mbox_new>
 801bb2a:	4603      	mov	r3, r0
 801bb2c:	2b00      	cmp	r3, #0
 801bb2e:	d006      	beq.n	801bb3e <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 801bb30:	4b13      	ldr	r3, [pc, #76]	; (801bb80 <tcpip_init+0x78>)
 801bb32:	f240 2261 	movw	r2, #609	; 0x261
 801bb36:	4913      	ldr	r1, [pc, #76]	; (801bb84 <tcpip_init+0x7c>)
 801bb38:	4813      	ldr	r0, [pc, #76]	; (801bb88 <tcpip_init+0x80>)
 801bb3a:	f001 fdcd 	bl	801d6d8 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 801bb3e:	4813      	ldr	r0, [pc, #76]	; (801bb8c <tcpip_init+0x84>)
 801bb40:	f7fa fce6 	bl	8016510 <sys_mutex_new>
 801bb44:	4603      	mov	r3, r0
 801bb46:	2b00      	cmp	r3, #0
 801bb48:	d006      	beq.n	801bb58 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 801bb4a:	4b0d      	ldr	r3, [pc, #52]	; (801bb80 <tcpip_init+0x78>)
 801bb4c:	f240 2265 	movw	r2, #613	; 0x265
 801bb50:	490f      	ldr	r1, [pc, #60]	; (801bb90 <tcpip_init+0x88>)
 801bb52:	480d      	ldr	r0, [pc, #52]	; (801bb88 <tcpip_init+0x80>)
 801bb54:	f001 fdc0 	bl	801d6d8 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 801bb58:	2318      	movs	r3, #24
 801bb5a:	9300      	str	r3, [sp, #0]
 801bb5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801bb60:	2200      	movs	r2, #0
 801bb62:	490c      	ldr	r1, [pc, #48]	; (801bb94 <tcpip_init+0x8c>)
 801bb64:	480c      	ldr	r0, [pc, #48]	; (801bb98 <tcpip_init+0x90>)
 801bb66:	f7fa fd05 	bl	8016574 <sys_thread_new>
}
 801bb6a:	bf00      	nop
 801bb6c:	3708      	adds	r7, #8
 801bb6e:	46bd      	mov	sp, r7
 801bb70:	bd80      	pop	{r7, pc}
 801bb72:	bf00      	nop
 801bb74:	20007750 	.word	0x20007750
 801bb78:	20007754 	.word	0x20007754
 801bb7c:	20007758 	.word	0x20007758
 801bb80:	08022368 	.word	0x08022368
 801bb84:	08022410 	.word	0x08022410
 801bb88:	080223d8 	.word	0x080223d8
 801bb8c:	2000ba58 	.word	0x2000ba58
 801bb90:	08022434 	.word	0x08022434
 801bb94:	0801b8cd 	.word	0x0801b8cd
 801bb98:	08022458 	.word	0x08022458

0801bb9c <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 801bb9c:	b580      	push	{r7, lr}
 801bb9e:	b082      	sub	sp, #8
 801bba0:	af00      	add	r7, sp, #0
 801bba2:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 801bba4:	f7fa fd6e 	bl	8016684 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801bba8:	4b0a      	ldr	r3, [pc, #40]	; (801bbd4 <tcpip_tcp_timer+0x38>)
 801bbaa:	681b      	ldr	r3, [r3, #0]
 801bbac:	2b00      	cmp	r3, #0
 801bbae:	d103      	bne.n	801bbb8 <tcpip_tcp_timer+0x1c>
 801bbb0:	4b09      	ldr	r3, [pc, #36]	; (801bbd8 <tcpip_tcp_timer+0x3c>)
 801bbb2:	681b      	ldr	r3, [r3, #0]
 801bbb4:	2b00      	cmp	r3, #0
 801bbb6:	d005      	beq.n	801bbc4 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801bbb8:	2200      	movs	r2, #0
 801bbba:	4908      	ldr	r1, [pc, #32]	; (801bbdc <tcpip_tcp_timer+0x40>)
 801bbbc:	20fa      	movs	r0, #250	; 0xfa
 801bbbe:	f000 f8f1 	bl	801bda4 <sys_timeout>
 801bbc2:	e002      	b.n	801bbca <tcpip_tcp_timer+0x2e>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 801bbc4:	4b06      	ldr	r3, [pc, #24]	; (801bbe0 <tcpip_tcp_timer+0x44>)
 801bbc6:	2200      	movs	r2, #0
 801bbc8:	601a      	str	r2, [r3, #0]
  }
}
 801bbca:	bf00      	nop
 801bbcc:	3708      	adds	r7, #8
 801bbce:	46bd      	mov	sp, r7
 801bbd0:	bd80      	pop	{r7, pc}
 801bbd2:	bf00      	nop
 801bbd4:	2000ba40 	.word	0x2000ba40
 801bbd8:	2000ba50 	.word	0x2000ba50
 801bbdc:	0801bb9d 	.word	0x0801bb9d
 801bbe0:	20007764 	.word	0x20007764

0801bbe4 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 801bbe4:	b580      	push	{r7, lr}
 801bbe6:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801bbe8:	4b0a      	ldr	r3, [pc, #40]	; (801bc14 <tcp_timer_needed+0x30>)
 801bbea:	681b      	ldr	r3, [r3, #0]
 801bbec:	2b00      	cmp	r3, #0
 801bbee:	d10f      	bne.n	801bc10 <tcp_timer_needed+0x2c>
 801bbf0:	4b09      	ldr	r3, [pc, #36]	; (801bc18 <tcp_timer_needed+0x34>)
 801bbf2:	681b      	ldr	r3, [r3, #0]
 801bbf4:	2b00      	cmp	r3, #0
 801bbf6:	d103      	bne.n	801bc00 <tcp_timer_needed+0x1c>
 801bbf8:	4b08      	ldr	r3, [pc, #32]	; (801bc1c <tcp_timer_needed+0x38>)
 801bbfa:	681b      	ldr	r3, [r3, #0]
 801bbfc:	2b00      	cmp	r3, #0
 801bbfe:	d007      	beq.n	801bc10 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 801bc00:	4b04      	ldr	r3, [pc, #16]	; (801bc14 <tcp_timer_needed+0x30>)
 801bc02:	2201      	movs	r2, #1
 801bc04:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801bc06:	2200      	movs	r2, #0
 801bc08:	4905      	ldr	r1, [pc, #20]	; (801bc20 <tcp_timer_needed+0x3c>)
 801bc0a:	20fa      	movs	r0, #250	; 0xfa
 801bc0c:	f000 f8ca 	bl	801bda4 <sys_timeout>
  }
}
 801bc10:	bf00      	nop
 801bc12:	bd80      	pop	{r7, pc}
 801bc14:	20007764 	.word	0x20007764
 801bc18:	2000ba40 	.word	0x2000ba40
 801bc1c:	2000ba50 	.word	0x2000ba50
 801bc20:	0801bb9d 	.word	0x0801bb9d

0801bc24 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801bc24:	b580      	push	{r7, lr}
 801bc26:	b086      	sub	sp, #24
 801bc28:	af00      	add	r7, sp, #0
 801bc2a:	60f8      	str	r0, [r7, #12]
 801bc2c:	60b9      	str	r1, [r7, #8]
 801bc2e:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801bc30:	200a      	movs	r0, #10
 801bc32:	f7f9 fa1f 	bl	8015074 <memp_malloc>
 801bc36:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801bc38:	693b      	ldr	r3, [r7, #16]
 801bc3a:	2b00      	cmp	r3, #0
 801bc3c:	d109      	bne.n	801bc52 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801bc3e:	693b      	ldr	r3, [r7, #16]
 801bc40:	2b00      	cmp	r3, #0
 801bc42:	d151      	bne.n	801bce8 <sys_timeout_abs+0xc4>
 801bc44:	4b2a      	ldr	r3, [pc, #168]	; (801bcf0 <sys_timeout_abs+0xcc>)
 801bc46:	22be      	movs	r2, #190	; 0xbe
 801bc48:	492a      	ldr	r1, [pc, #168]	; (801bcf4 <sys_timeout_abs+0xd0>)
 801bc4a:	482b      	ldr	r0, [pc, #172]	; (801bcf8 <sys_timeout_abs+0xd4>)
 801bc4c:	f001 fd44 	bl	801d6d8 <iprintf>
    return;
 801bc50:	e04a      	b.n	801bce8 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801bc52:	693b      	ldr	r3, [r7, #16]
 801bc54:	2200      	movs	r2, #0
 801bc56:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801bc58:	693b      	ldr	r3, [r7, #16]
 801bc5a:	68ba      	ldr	r2, [r7, #8]
 801bc5c:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801bc5e:	693b      	ldr	r3, [r7, #16]
 801bc60:	687a      	ldr	r2, [r7, #4]
 801bc62:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 801bc64:	693b      	ldr	r3, [r7, #16]
 801bc66:	68fa      	ldr	r2, [r7, #12]
 801bc68:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801bc6a:	4b24      	ldr	r3, [pc, #144]	; (801bcfc <sys_timeout_abs+0xd8>)
 801bc6c:	681b      	ldr	r3, [r3, #0]
 801bc6e:	2b00      	cmp	r3, #0
 801bc70:	d103      	bne.n	801bc7a <sys_timeout_abs+0x56>
    next_timeout = timeout;
 801bc72:	4a22      	ldr	r2, [pc, #136]	; (801bcfc <sys_timeout_abs+0xd8>)
 801bc74:	693b      	ldr	r3, [r7, #16]
 801bc76:	6013      	str	r3, [r2, #0]
    return;
 801bc78:	e037      	b.n	801bcea <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801bc7a:	693b      	ldr	r3, [r7, #16]
 801bc7c:	685a      	ldr	r2, [r3, #4]
 801bc7e:	4b1f      	ldr	r3, [pc, #124]	; (801bcfc <sys_timeout_abs+0xd8>)
 801bc80:	681b      	ldr	r3, [r3, #0]
 801bc82:	685b      	ldr	r3, [r3, #4]
 801bc84:	1ad3      	subs	r3, r2, r3
 801bc86:	0fdb      	lsrs	r3, r3, #31
 801bc88:	f003 0301 	and.w	r3, r3, #1
 801bc8c:	b2db      	uxtb	r3, r3
 801bc8e:	2b00      	cmp	r3, #0
 801bc90:	d007      	beq.n	801bca2 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 801bc92:	4b1a      	ldr	r3, [pc, #104]	; (801bcfc <sys_timeout_abs+0xd8>)
 801bc94:	681a      	ldr	r2, [r3, #0]
 801bc96:	693b      	ldr	r3, [r7, #16]
 801bc98:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801bc9a:	4a18      	ldr	r2, [pc, #96]	; (801bcfc <sys_timeout_abs+0xd8>)
 801bc9c:	693b      	ldr	r3, [r7, #16]
 801bc9e:	6013      	str	r3, [r2, #0]
 801bca0:	e023      	b.n	801bcea <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 801bca2:	4b16      	ldr	r3, [pc, #88]	; (801bcfc <sys_timeout_abs+0xd8>)
 801bca4:	681b      	ldr	r3, [r3, #0]
 801bca6:	617b      	str	r3, [r7, #20]
 801bca8:	e01a      	b.n	801bce0 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801bcaa:	697b      	ldr	r3, [r7, #20]
 801bcac:	681b      	ldr	r3, [r3, #0]
 801bcae:	2b00      	cmp	r3, #0
 801bcb0:	d00b      	beq.n	801bcca <sys_timeout_abs+0xa6>
 801bcb2:	693b      	ldr	r3, [r7, #16]
 801bcb4:	685a      	ldr	r2, [r3, #4]
 801bcb6:	697b      	ldr	r3, [r7, #20]
 801bcb8:	681b      	ldr	r3, [r3, #0]
 801bcba:	685b      	ldr	r3, [r3, #4]
 801bcbc:	1ad3      	subs	r3, r2, r3
 801bcbe:	0fdb      	lsrs	r3, r3, #31
 801bcc0:	f003 0301 	and.w	r3, r3, #1
 801bcc4:	b2db      	uxtb	r3, r3
 801bcc6:	2b00      	cmp	r3, #0
 801bcc8:	d007      	beq.n	801bcda <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801bcca:	697b      	ldr	r3, [r7, #20]
 801bccc:	681a      	ldr	r2, [r3, #0]
 801bcce:	693b      	ldr	r3, [r7, #16]
 801bcd0:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801bcd2:	697b      	ldr	r3, [r7, #20]
 801bcd4:	693a      	ldr	r2, [r7, #16]
 801bcd6:	601a      	str	r2, [r3, #0]
        break;
 801bcd8:	e007      	b.n	801bcea <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801bcda:	697b      	ldr	r3, [r7, #20]
 801bcdc:	681b      	ldr	r3, [r3, #0]
 801bcde:	617b      	str	r3, [r7, #20]
 801bce0:	697b      	ldr	r3, [r7, #20]
 801bce2:	2b00      	cmp	r3, #0
 801bce4:	d1e1      	bne.n	801bcaa <sys_timeout_abs+0x86>
 801bce6:	e000      	b.n	801bcea <sys_timeout_abs+0xc6>
    return;
 801bce8:	bf00      	nop
      }
    }
  }
}
 801bcea:	3718      	adds	r7, #24
 801bcec:	46bd      	mov	sp, r7
 801bcee:	bd80      	pop	{r7, pc}
 801bcf0:	08022468 	.word	0x08022468
 801bcf4:	080224bc 	.word	0x080224bc
 801bcf8:	080224fc 	.word	0x080224fc
 801bcfc:	2000775c 	.word	0x2000775c

0801bd00 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801bd00:	b580      	push	{r7, lr}
 801bd02:	b086      	sub	sp, #24
 801bd04:	af00      	add	r7, sp, #0
 801bd06:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801bd08:	687b      	ldr	r3, [r7, #4]
 801bd0a:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801bd0c:	697b      	ldr	r3, [r7, #20]
 801bd0e:	685b      	ldr	r3, [r3, #4]
 801bd10:	4798      	blx	r3

  now = sys_now();
 801bd12:	f7f0 fb27 	bl	800c364 <sys_now>
 801bd16:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801bd18:	697b      	ldr	r3, [r7, #20]
 801bd1a:	681a      	ldr	r2, [r3, #0]
 801bd1c:	4b0f      	ldr	r3, [pc, #60]	; (801bd5c <lwip_cyclic_timer+0x5c>)
 801bd1e:	681b      	ldr	r3, [r3, #0]
 801bd20:	4413      	add	r3, r2
 801bd22:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801bd24:	68fa      	ldr	r2, [r7, #12]
 801bd26:	693b      	ldr	r3, [r7, #16]
 801bd28:	1ad3      	subs	r3, r2, r3
 801bd2a:	0fdb      	lsrs	r3, r3, #31
 801bd2c:	f003 0301 	and.w	r3, r3, #1
 801bd30:	b2db      	uxtb	r3, r3
 801bd32:	2b00      	cmp	r3, #0
 801bd34:	d009      	beq.n	801bd4a <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801bd36:	697b      	ldr	r3, [r7, #20]
 801bd38:	681a      	ldr	r2, [r3, #0]
 801bd3a:	693b      	ldr	r3, [r7, #16]
 801bd3c:	4413      	add	r3, r2
 801bd3e:	687a      	ldr	r2, [r7, #4]
 801bd40:	4907      	ldr	r1, [pc, #28]	; (801bd60 <lwip_cyclic_timer+0x60>)
 801bd42:	4618      	mov	r0, r3
 801bd44:	f7ff ff6e 	bl	801bc24 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801bd48:	e004      	b.n	801bd54 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801bd4a:	687a      	ldr	r2, [r7, #4]
 801bd4c:	4904      	ldr	r1, [pc, #16]	; (801bd60 <lwip_cyclic_timer+0x60>)
 801bd4e:	68f8      	ldr	r0, [r7, #12]
 801bd50:	f7ff ff68 	bl	801bc24 <sys_timeout_abs>
}
 801bd54:	bf00      	nop
 801bd56:	3718      	adds	r7, #24
 801bd58:	46bd      	mov	sp, r7
 801bd5a:	bd80      	pop	{r7, pc}
 801bd5c:	20007760 	.word	0x20007760
 801bd60:	0801bd01 	.word	0x0801bd01

0801bd64 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 801bd64:	b580      	push	{r7, lr}
 801bd66:	b082      	sub	sp, #8
 801bd68:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801bd6a:	2301      	movs	r3, #1
 801bd6c:	607b      	str	r3, [r7, #4]
 801bd6e:	e00e      	b.n	801bd8e <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801bd70:	4a0a      	ldr	r2, [pc, #40]	; (801bd9c <sys_timeouts_init+0x38>)
 801bd72:	687b      	ldr	r3, [r7, #4]
 801bd74:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801bd78:	687b      	ldr	r3, [r7, #4]
 801bd7a:	00db      	lsls	r3, r3, #3
 801bd7c:	4a07      	ldr	r2, [pc, #28]	; (801bd9c <sys_timeouts_init+0x38>)
 801bd7e:	4413      	add	r3, r2
 801bd80:	461a      	mov	r2, r3
 801bd82:	4907      	ldr	r1, [pc, #28]	; (801bda0 <sys_timeouts_init+0x3c>)
 801bd84:	f000 f80e 	bl	801bda4 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801bd88:	687b      	ldr	r3, [r7, #4]
 801bd8a:	3301      	adds	r3, #1
 801bd8c:	607b      	str	r3, [r7, #4]
 801bd8e:	687b      	ldr	r3, [r7, #4]
 801bd90:	2b04      	cmp	r3, #4
 801bd92:	d9ed      	bls.n	801bd70 <sys_timeouts_init+0xc>
  }
}
 801bd94:	bf00      	nop
 801bd96:	3708      	adds	r7, #8
 801bd98:	46bd      	mov	sp, r7
 801bd9a:	bd80      	pop	{r7, pc}
 801bd9c:	08022a98 	.word	0x08022a98
 801bda0:	0801bd01 	.word	0x0801bd01

0801bda4 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801bda4:	b580      	push	{r7, lr}
 801bda6:	b086      	sub	sp, #24
 801bda8:	af00      	add	r7, sp, #0
 801bdaa:	60f8      	str	r0, [r7, #12]
 801bdac:	60b9      	str	r1, [r7, #8]
 801bdae:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801bdb0:	68fb      	ldr	r3, [r7, #12]
 801bdb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801bdb6:	d306      	bcc.n	801bdc6 <sys_timeout+0x22>
 801bdb8:	4b0a      	ldr	r3, [pc, #40]	; (801bde4 <sys_timeout+0x40>)
 801bdba:	f240 1229 	movw	r2, #297	; 0x129
 801bdbe:	490a      	ldr	r1, [pc, #40]	; (801bde8 <sys_timeout+0x44>)
 801bdc0:	480a      	ldr	r0, [pc, #40]	; (801bdec <sys_timeout+0x48>)
 801bdc2:	f001 fc89 	bl	801d6d8 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801bdc6:	f7f0 facd 	bl	800c364 <sys_now>
 801bdca:	4602      	mov	r2, r0
 801bdcc:	68fb      	ldr	r3, [r7, #12]
 801bdce:	4413      	add	r3, r2
 801bdd0:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801bdd2:	687a      	ldr	r2, [r7, #4]
 801bdd4:	68b9      	ldr	r1, [r7, #8]
 801bdd6:	6978      	ldr	r0, [r7, #20]
 801bdd8:	f7ff ff24 	bl	801bc24 <sys_timeout_abs>
#endif
}
 801bddc:	bf00      	nop
 801bdde:	3718      	adds	r7, #24
 801bde0:	46bd      	mov	sp, r7
 801bde2:	bd80      	pop	{r7, pc}
 801bde4:	08022468 	.word	0x08022468
 801bde8:	08022524 	.word	0x08022524
 801bdec:	080224fc 	.word	0x080224fc

0801bdf0 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801bdf0:	b580      	push	{r7, lr}
 801bdf2:	b084      	sub	sp, #16
 801bdf4:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801bdf6:	f7f0 fab5 	bl	800c364 <sys_now>
 801bdfa:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 801bdfc:	4b17      	ldr	r3, [pc, #92]	; (801be5c <sys_check_timeouts+0x6c>)
 801bdfe:	681b      	ldr	r3, [r3, #0]
 801be00:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801be02:	68bb      	ldr	r3, [r7, #8]
 801be04:	2b00      	cmp	r3, #0
 801be06:	d022      	beq.n	801be4e <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801be08:	68bb      	ldr	r3, [r7, #8]
 801be0a:	685b      	ldr	r3, [r3, #4]
 801be0c:	68fa      	ldr	r2, [r7, #12]
 801be0e:	1ad3      	subs	r3, r2, r3
 801be10:	0fdb      	lsrs	r3, r3, #31
 801be12:	f003 0301 	and.w	r3, r3, #1
 801be16:	b2db      	uxtb	r3, r3
 801be18:	2b00      	cmp	r3, #0
 801be1a:	d11a      	bne.n	801be52 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801be1c:	68bb      	ldr	r3, [r7, #8]
 801be1e:	681b      	ldr	r3, [r3, #0]
 801be20:	4a0e      	ldr	r2, [pc, #56]	; (801be5c <sys_check_timeouts+0x6c>)
 801be22:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801be24:	68bb      	ldr	r3, [r7, #8]
 801be26:	689b      	ldr	r3, [r3, #8]
 801be28:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801be2a:	68bb      	ldr	r3, [r7, #8]
 801be2c:	68db      	ldr	r3, [r3, #12]
 801be2e:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 801be30:	68bb      	ldr	r3, [r7, #8]
 801be32:	685b      	ldr	r3, [r3, #4]
 801be34:	4a0a      	ldr	r2, [pc, #40]	; (801be60 <sys_check_timeouts+0x70>)
 801be36:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801be38:	68b9      	ldr	r1, [r7, #8]
 801be3a:	200a      	movs	r0, #10
 801be3c:	f7f9 f990 	bl	8015160 <memp_free>
    if (handler != NULL) {
 801be40:	687b      	ldr	r3, [r7, #4]
 801be42:	2b00      	cmp	r3, #0
 801be44:	d0da      	beq.n	801bdfc <sys_check_timeouts+0xc>
      handler(arg);
 801be46:	687b      	ldr	r3, [r7, #4]
 801be48:	6838      	ldr	r0, [r7, #0]
 801be4a:	4798      	blx	r3
  do {
 801be4c:	e7d6      	b.n	801bdfc <sys_check_timeouts+0xc>
      return;
 801be4e:	bf00      	nop
 801be50:	e000      	b.n	801be54 <sys_check_timeouts+0x64>
      return;
 801be52:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801be54:	3710      	adds	r7, #16
 801be56:	46bd      	mov	sp, r7
 801be58:	bd80      	pop	{r7, pc}
 801be5a:	bf00      	nop
 801be5c:	2000775c 	.word	0x2000775c
 801be60:	20007760 	.word	0x20007760

0801be64 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801be64:	b580      	push	{r7, lr}
 801be66:	b082      	sub	sp, #8
 801be68:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801be6a:	4b16      	ldr	r3, [pc, #88]	; (801bec4 <sys_timeouts_sleeptime+0x60>)
 801be6c:	681b      	ldr	r3, [r3, #0]
 801be6e:	2b00      	cmp	r3, #0
 801be70:	d102      	bne.n	801be78 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801be72:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801be76:	e020      	b.n	801beba <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 801be78:	f7f0 fa74 	bl	800c364 <sys_now>
 801be7c:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801be7e:	4b11      	ldr	r3, [pc, #68]	; (801bec4 <sys_timeouts_sleeptime+0x60>)
 801be80:	681b      	ldr	r3, [r3, #0]
 801be82:	685a      	ldr	r2, [r3, #4]
 801be84:	687b      	ldr	r3, [r7, #4]
 801be86:	1ad3      	subs	r3, r2, r3
 801be88:	0fdb      	lsrs	r3, r3, #31
 801be8a:	f003 0301 	and.w	r3, r3, #1
 801be8e:	b2db      	uxtb	r3, r3
 801be90:	2b00      	cmp	r3, #0
 801be92:	d001      	beq.n	801be98 <sys_timeouts_sleeptime+0x34>
    return 0;
 801be94:	2300      	movs	r3, #0
 801be96:	e010      	b.n	801beba <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 801be98:	4b0a      	ldr	r3, [pc, #40]	; (801bec4 <sys_timeouts_sleeptime+0x60>)
 801be9a:	681b      	ldr	r3, [r3, #0]
 801be9c:	685a      	ldr	r2, [r3, #4]
 801be9e:	687b      	ldr	r3, [r7, #4]
 801bea0:	1ad3      	subs	r3, r2, r3
 801bea2:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801bea4:	683b      	ldr	r3, [r7, #0]
 801bea6:	2b00      	cmp	r3, #0
 801bea8:	da06      	bge.n	801beb8 <sys_timeouts_sleeptime+0x54>
 801beaa:	4b07      	ldr	r3, [pc, #28]	; (801bec8 <sys_timeouts_sleeptime+0x64>)
 801beac:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 801beb0:	4906      	ldr	r1, [pc, #24]	; (801becc <sys_timeouts_sleeptime+0x68>)
 801beb2:	4807      	ldr	r0, [pc, #28]	; (801bed0 <sys_timeouts_sleeptime+0x6c>)
 801beb4:	f001 fc10 	bl	801d6d8 <iprintf>
    return ret;
 801beb8:	683b      	ldr	r3, [r7, #0]
  }
}
 801beba:	4618      	mov	r0, r3
 801bebc:	3708      	adds	r7, #8
 801bebe:	46bd      	mov	sp, r7
 801bec0:	bd80      	pop	{r7, pc}
 801bec2:	bf00      	nop
 801bec4:	2000775c 	.word	0x2000775c
 801bec8:	08022468 	.word	0x08022468
 801becc:	0802255c 	.word	0x0802255c
 801bed0:	080224fc 	.word	0x080224fc

0801bed4 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801bed4:	b580      	push	{r7, lr}
 801bed6:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801bed8:	f001 fc16 	bl	801d708 <rand>
 801bedc:	4603      	mov	r3, r0
 801bede:	b29b      	uxth	r3, r3
 801bee0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801bee4:	b29b      	uxth	r3, r3
 801bee6:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 801beea:	b29a      	uxth	r2, r3
 801beec:	4b01      	ldr	r3, [pc, #4]	; (801bef4 <udp_init+0x20>)
 801beee:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801bef0:	bf00      	nop
 801bef2:	bd80      	pop	{r7, pc}
 801bef4:	20000034 	.word	0x20000034

0801bef8 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 801bef8:	b480      	push	{r7}
 801befa:	b083      	sub	sp, #12
 801befc:	af00      	add	r7, sp, #0
  u16_t n = 0;
 801befe:	2300      	movs	r3, #0
 801bf00:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801bf02:	4b17      	ldr	r3, [pc, #92]	; (801bf60 <udp_new_port+0x68>)
 801bf04:	881b      	ldrh	r3, [r3, #0]
 801bf06:	1c5a      	adds	r2, r3, #1
 801bf08:	b291      	uxth	r1, r2
 801bf0a:	4a15      	ldr	r2, [pc, #84]	; (801bf60 <udp_new_port+0x68>)
 801bf0c:	8011      	strh	r1, [r2, #0]
 801bf0e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801bf12:	4293      	cmp	r3, r2
 801bf14:	d103      	bne.n	801bf1e <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801bf16:	4b12      	ldr	r3, [pc, #72]	; (801bf60 <udp_new_port+0x68>)
 801bf18:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 801bf1c:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801bf1e:	4b11      	ldr	r3, [pc, #68]	; (801bf64 <udp_new_port+0x6c>)
 801bf20:	681b      	ldr	r3, [r3, #0]
 801bf22:	603b      	str	r3, [r7, #0]
 801bf24:	e011      	b.n	801bf4a <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801bf26:	683b      	ldr	r3, [r7, #0]
 801bf28:	8a5a      	ldrh	r2, [r3, #18]
 801bf2a:	4b0d      	ldr	r3, [pc, #52]	; (801bf60 <udp_new_port+0x68>)
 801bf2c:	881b      	ldrh	r3, [r3, #0]
 801bf2e:	429a      	cmp	r2, r3
 801bf30:	d108      	bne.n	801bf44 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801bf32:	88fb      	ldrh	r3, [r7, #6]
 801bf34:	3301      	adds	r3, #1
 801bf36:	80fb      	strh	r3, [r7, #6]
 801bf38:	88fb      	ldrh	r3, [r7, #6]
 801bf3a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 801bf3e:	d3e0      	bcc.n	801bf02 <udp_new_port+0xa>
        return 0;
 801bf40:	2300      	movs	r3, #0
 801bf42:	e007      	b.n	801bf54 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801bf44:	683b      	ldr	r3, [r7, #0]
 801bf46:	68db      	ldr	r3, [r3, #12]
 801bf48:	603b      	str	r3, [r7, #0]
 801bf4a:	683b      	ldr	r3, [r7, #0]
 801bf4c:	2b00      	cmp	r3, #0
 801bf4e:	d1ea      	bne.n	801bf26 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 801bf50:	4b03      	ldr	r3, [pc, #12]	; (801bf60 <udp_new_port+0x68>)
 801bf52:	881b      	ldrh	r3, [r3, #0]
}
 801bf54:	4618      	mov	r0, r3
 801bf56:	370c      	adds	r7, #12
 801bf58:	46bd      	mov	sp, r7
 801bf5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bf5e:	4770      	bx	lr
 801bf60:	20000034 	.word	0x20000034
 801bf64:	2000ba5c 	.word	0x2000ba5c

0801bf68 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801bf68:	b580      	push	{r7, lr}
 801bf6a:	b084      	sub	sp, #16
 801bf6c:	af00      	add	r7, sp, #0
 801bf6e:	60f8      	str	r0, [r7, #12]
 801bf70:	60b9      	str	r1, [r7, #8]
 801bf72:	4613      	mov	r3, r2
 801bf74:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801bf76:	68fb      	ldr	r3, [r7, #12]
 801bf78:	2b00      	cmp	r3, #0
 801bf7a:	d105      	bne.n	801bf88 <udp_input_local_match+0x20>
 801bf7c:	4b27      	ldr	r3, [pc, #156]	; (801c01c <udp_input_local_match+0xb4>)
 801bf7e:	2287      	movs	r2, #135	; 0x87
 801bf80:	4927      	ldr	r1, [pc, #156]	; (801c020 <udp_input_local_match+0xb8>)
 801bf82:	4828      	ldr	r0, [pc, #160]	; (801c024 <udp_input_local_match+0xbc>)
 801bf84:	f001 fba8 	bl	801d6d8 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801bf88:	68bb      	ldr	r3, [r7, #8]
 801bf8a:	2b00      	cmp	r3, #0
 801bf8c:	d105      	bne.n	801bf9a <udp_input_local_match+0x32>
 801bf8e:	4b23      	ldr	r3, [pc, #140]	; (801c01c <udp_input_local_match+0xb4>)
 801bf90:	2288      	movs	r2, #136	; 0x88
 801bf92:	4925      	ldr	r1, [pc, #148]	; (801c028 <udp_input_local_match+0xc0>)
 801bf94:	4823      	ldr	r0, [pc, #140]	; (801c024 <udp_input_local_match+0xbc>)
 801bf96:	f001 fb9f 	bl	801d6d8 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801bf9a:	68fb      	ldr	r3, [r7, #12]
 801bf9c:	7a1b      	ldrb	r3, [r3, #8]
 801bf9e:	2b00      	cmp	r3, #0
 801bfa0:	d00b      	beq.n	801bfba <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801bfa2:	68fb      	ldr	r3, [r7, #12]
 801bfa4:	7a1a      	ldrb	r2, [r3, #8]
 801bfa6:	4b21      	ldr	r3, [pc, #132]	; (801c02c <udp_input_local_match+0xc4>)
 801bfa8:	685b      	ldr	r3, [r3, #4]
 801bfaa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801bfae:	3301      	adds	r3, #1
 801bfb0:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801bfb2:	429a      	cmp	r2, r3
 801bfb4:	d001      	beq.n	801bfba <udp_input_local_match+0x52>
    return 0;
 801bfb6:	2300      	movs	r3, #0
 801bfb8:	e02b      	b.n	801c012 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801bfba:	79fb      	ldrb	r3, [r7, #7]
 801bfbc:	2b00      	cmp	r3, #0
 801bfbe:	d018      	beq.n	801bff2 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801bfc0:	68fb      	ldr	r3, [r7, #12]
 801bfc2:	2b00      	cmp	r3, #0
 801bfc4:	d013      	beq.n	801bfee <udp_input_local_match+0x86>
 801bfc6:	68fb      	ldr	r3, [r7, #12]
 801bfc8:	681b      	ldr	r3, [r3, #0]
 801bfca:	2b00      	cmp	r3, #0
 801bfcc:	d00f      	beq.n	801bfee <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801bfce:	4b17      	ldr	r3, [pc, #92]	; (801c02c <udp_input_local_match+0xc4>)
 801bfd0:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801bfd2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801bfd6:	d00a      	beq.n	801bfee <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801bfd8:	68fb      	ldr	r3, [r7, #12]
 801bfda:	681a      	ldr	r2, [r3, #0]
 801bfdc:	4b13      	ldr	r3, [pc, #76]	; (801c02c <udp_input_local_match+0xc4>)
 801bfde:	695b      	ldr	r3, [r3, #20]
 801bfe0:	405a      	eors	r2, r3
 801bfe2:	68bb      	ldr	r3, [r7, #8]
 801bfe4:	3308      	adds	r3, #8
 801bfe6:	681b      	ldr	r3, [r3, #0]
 801bfe8:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801bfea:	2b00      	cmp	r3, #0
 801bfec:	d110      	bne.n	801c010 <udp_input_local_match+0xa8>
          return 1;
 801bfee:	2301      	movs	r3, #1
 801bff0:	e00f      	b.n	801c012 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801bff2:	68fb      	ldr	r3, [r7, #12]
 801bff4:	2b00      	cmp	r3, #0
 801bff6:	d009      	beq.n	801c00c <udp_input_local_match+0xa4>
 801bff8:	68fb      	ldr	r3, [r7, #12]
 801bffa:	681b      	ldr	r3, [r3, #0]
 801bffc:	2b00      	cmp	r3, #0
 801bffe:	d005      	beq.n	801c00c <udp_input_local_match+0xa4>
 801c000:	68fb      	ldr	r3, [r7, #12]
 801c002:	681a      	ldr	r2, [r3, #0]
 801c004:	4b09      	ldr	r3, [pc, #36]	; (801c02c <udp_input_local_match+0xc4>)
 801c006:	695b      	ldr	r3, [r3, #20]
 801c008:	429a      	cmp	r2, r3
 801c00a:	d101      	bne.n	801c010 <udp_input_local_match+0xa8>
        return 1;
 801c00c:	2301      	movs	r3, #1
 801c00e:	e000      	b.n	801c012 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 801c010:	2300      	movs	r3, #0
}
 801c012:	4618      	mov	r0, r3
 801c014:	3710      	adds	r7, #16
 801c016:	46bd      	mov	sp, r7
 801c018:	bd80      	pop	{r7, pc}
 801c01a:	bf00      	nop
 801c01c:	08022570 	.word	0x08022570
 801c020:	080225bc 	.word	0x080225bc
 801c024:	080225e0 	.word	0x080225e0
 801c028:	08022608 	.word	0x08022608
 801c02c:	20008958 	.word	0x20008958

0801c030 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801c030:	b590      	push	{r4, r7, lr}
 801c032:	b08d      	sub	sp, #52	; 0x34
 801c034:	af02      	add	r7, sp, #8
 801c036:	6078      	str	r0, [r7, #4]
 801c038:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801c03a:	2300      	movs	r3, #0
 801c03c:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801c03e:	687b      	ldr	r3, [r7, #4]
 801c040:	2b00      	cmp	r3, #0
 801c042:	d105      	bne.n	801c050 <udp_input+0x20>
 801c044:	4b7c      	ldr	r3, [pc, #496]	; (801c238 <udp_input+0x208>)
 801c046:	22cf      	movs	r2, #207	; 0xcf
 801c048:	497c      	ldr	r1, [pc, #496]	; (801c23c <udp_input+0x20c>)
 801c04a:	487d      	ldr	r0, [pc, #500]	; (801c240 <udp_input+0x210>)
 801c04c:	f001 fb44 	bl	801d6d8 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801c050:	683b      	ldr	r3, [r7, #0]
 801c052:	2b00      	cmp	r3, #0
 801c054:	d105      	bne.n	801c062 <udp_input+0x32>
 801c056:	4b78      	ldr	r3, [pc, #480]	; (801c238 <udp_input+0x208>)
 801c058:	22d0      	movs	r2, #208	; 0xd0
 801c05a:	497a      	ldr	r1, [pc, #488]	; (801c244 <udp_input+0x214>)
 801c05c:	4878      	ldr	r0, [pc, #480]	; (801c240 <udp_input+0x210>)
 801c05e:	f001 fb3b 	bl	801d6d8 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801c062:	687b      	ldr	r3, [r7, #4]
 801c064:	895b      	ldrh	r3, [r3, #10]
 801c066:	2b07      	cmp	r3, #7
 801c068:	d803      	bhi.n	801c072 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801c06a:	6878      	ldr	r0, [r7, #4]
 801c06c:	f7f9 ff24 	bl	8015eb8 <pbuf_free>
    goto end;
 801c070:	e0de      	b.n	801c230 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801c072:	687b      	ldr	r3, [r7, #4]
 801c074:	685b      	ldr	r3, [r3, #4]
 801c076:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801c078:	4b73      	ldr	r3, [pc, #460]	; (801c248 <udp_input+0x218>)
 801c07a:	695a      	ldr	r2, [r3, #20]
 801c07c:	4b72      	ldr	r3, [pc, #456]	; (801c248 <udp_input+0x218>)
 801c07e:	681b      	ldr	r3, [r3, #0]
 801c080:	4619      	mov	r1, r3
 801c082:	4610      	mov	r0, r2
 801c084:	f7f7 fce2 	bl	8013a4c <ip4_addr_isbroadcast_u32>
 801c088:	4603      	mov	r3, r0
 801c08a:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801c08c:	697b      	ldr	r3, [r7, #20]
 801c08e:	881b      	ldrh	r3, [r3, #0]
 801c090:	b29b      	uxth	r3, r3
 801c092:	4618      	mov	r0, r3
 801c094:	f7f4 f8a8 	bl	80101e8 <lwip_htons>
 801c098:	4603      	mov	r3, r0
 801c09a:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801c09c:	697b      	ldr	r3, [r7, #20]
 801c09e:	885b      	ldrh	r3, [r3, #2]
 801c0a0:	b29b      	uxth	r3, r3
 801c0a2:	4618      	mov	r0, r3
 801c0a4:	f7f4 f8a0 	bl	80101e8 <lwip_htons>
 801c0a8:	4603      	mov	r3, r0
 801c0aa:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801c0ac:	2300      	movs	r3, #0
 801c0ae:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 801c0b0:	2300      	movs	r3, #0
 801c0b2:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801c0b4:	2300      	movs	r3, #0
 801c0b6:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801c0b8:	4b64      	ldr	r3, [pc, #400]	; (801c24c <udp_input+0x21c>)
 801c0ba:	681b      	ldr	r3, [r3, #0]
 801c0bc:	627b      	str	r3, [r7, #36]	; 0x24
 801c0be:	e054      	b.n	801c16a <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801c0c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c0c2:	8a5b      	ldrh	r3, [r3, #18]
 801c0c4:	89fa      	ldrh	r2, [r7, #14]
 801c0c6:	429a      	cmp	r2, r3
 801c0c8:	d14a      	bne.n	801c160 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801c0ca:	7cfb      	ldrb	r3, [r7, #19]
 801c0cc:	461a      	mov	r2, r3
 801c0ce:	6839      	ldr	r1, [r7, #0]
 801c0d0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801c0d2:	f7ff ff49 	bl	801bf68 <udp_input_local_match>
 801c0d6:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801c0d8:	2b00      	cmp	r3, #0
 801c0da:	d041      	beq.n	801c160 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801c0dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c0de:	7c1b      	ldrb	r3, [r3, #16]
 801c0e0:	f003 0304 	and.w	r3, r3, #4
 801c0e4:	2b00      	cmp	r3, #0
 801c0e6:	d11d      	bne.n	801c124 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801c0e8:	69fb      	ldr	r3, [r7, #28]
 801c0ea:	2b00      	cmp	r3, #0
 801c0ec:	d102      	bne.n	801c0f4 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801c0ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c0f0:	61fb      	str	r3, [r7, #28]
 801c0f2:	e017      	b.n	801c124 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801c0f4:	7cfb      	ldrb	r3, [r7, #19]
 801c0f6:	2b00      	cmp	r3, #0
 801c0f8:	d014      	beq.n	801c124 <udp_input+0xf4>
 801c0fa:	4b53      	ldr	r3, [pc, #332]	; (801c248 <udp_input+0x218>)
 801c0fc:	695b      	ldr	r3, [r3, #20]
 801c0fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801c102:	d10f      	bne.n	801c124 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801c104:	69fb      	ldr	r3, [r7, #28]
 801c106:	681a      	ldr	r2, [r3, #0]
 801c108:	683b      	ldr	r3, [r7, #0]
 801c10a:	3304      	adds	r3, #4
 801c10c:	681b      	ldr	r3, [r3, #0]
 801c10e:	429a      	cmp	r2, r3
 801c110:	d008      	beq.n	801c124 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801c112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c114:	681a      	ldr	r2, [r3, #0]
 801c116:	683b      	ldr	r3, [r7, #0]
 801c118:	3304      	adds	r3, #4
 801c11a:	681b      	ldr	r3, [r3, #0]
 801c11c:	429a      	cmp	r2, r3
 801c11e:	d101      	bne.n	801c124 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801c120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c122:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801c124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c126:	8a9b      	ldrh	r3, [r3, #20]
 801c128:	8a3a      	ldrh	r2, [r7, #16]
 801c12a:	429a      	cmp	r2, r3
 801c12c:	d118      	bne.n	801c160 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801c12e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c130:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801c132:	2b00      	cmp	r3, #0
 801c134:	d005      	beq.n	801c142 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801c136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c138:	685a      	ldr	r2, [r3, #4]
 801c13a:	4b43      	ldr	r3, [pc, #268]	; (801c248 <udp_input+0x218>)
 801c13c:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801c13e:	429a      	cmp	r2, r3
 801c140:	d10e      	bne.n	801c160 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801c142:	6a3b      	ldr	r3, [r7, #32]
 801c144:	2b00      	cmp	r3, #0
 801c146:	d014      	beq.n	801c172 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801c148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c14a:	68da      	ldr	r2, [r3, #12]
 801c14c:	6a3b      	ldr	r3, [r7, #32]
 801c14e:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801c150:	4b3e      	ldr	r3, [pc, #248]	; (801c24c <udp_input+0x21c>)
 801c152:	681a      	ldr	r2, [r3, #0]
 801c154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c156:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801c158:	4a3c      	ldr	r2, [pc, #240]	; (801c24c <udp_input+0x21c>)
 801c15a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c15c:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801c15e:	e008      	b.n	801c172 <udp_input+0x142>
      }
    }

    prev = pcb;
 801c160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c162:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801c164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c166:	68db      	ldr	r3, [r3, #12]
 801c168:	627b      	str	r3, [r7, #36]	; 0x24
 801c16a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c16c:	2b00      	cmp	r3, #0
 801c16e:	d1a7      	bne.n	801c0c0 <udp_input+0x90>
 801c170:	e000      	b.n	801c174 <udp_input+0x144>
        break;
 801c172:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801c174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c176:	2b00      	cmp	r3, #0
 801c178:	d101      	bne.n	801c17e <udp_input+0x14e>
    pcb = uncon_pcb;
 801c17a:	69fb      	ldr	r3, [r7, #28]
 801c17c:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801c17e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c180:	2b00      	cmp	r3, #0
 801c182:	d002      	beq.n	801c18a <udp_input+0x15a>
    for_us = 1;
 801c184:	2301      	movs	r3, #1
 801c186:	76fb      	strb	r3, [r7, #27]
 801c188:	e00a      	b.n	801c1a0 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801c18a:	683b      	ldr	r3, [r7, #0]
 801c18c:	3304      	adds	r3, #4
 801c18e:	681a      	ldr	r2, [r3, #0]
 801c190:	4b2d      	ldr	r3, [pc, #180]	; (801c248 <udp_input+0x218>)
 801c192:	695b      	ldr	r3, [r3, #20]
 801c194:	429a      	cmp	r2, r3
 801c196:	bf0c      	ite	eq
 801c198:	2301      	moveq	r3, #1
 801c19a:	2300      	movne	r3, #0
 801c19c:	b2db      	uxtb	r3, r3
 801c19e:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801c1a0:	7efb      	ldrb	r3, [r7, #27]
 801c1a2:	2b00      	cmp	r3, #0
 801c1a4:	d041      	beq.n	801c22a <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801c1a6:	2108      	movs	r1, #8
 801c1a8:	6878      	ldr	r0, [r7, #4]
 801c1aa:	f7f9 fdff 	bl	8015dac <pbuf_remove_header>
 801c1ae:	4603      	mov	r3, r0
 801c1b0:	2b00      	cmp	r3, #0
 801c1b2:	d00a      	beq.n	801c1ca <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801c1b4:	4b20      	ldr	r3, [pc, #128]	; (801c238 <udp_input+0x208>)
 801c1b6:	f44f 72b8 	mov.w	r2, #368	; 0x170
 801c1ba:	4925      	ldr	r1, [pc, #148]	; (801c250 <udp_input+0x220>)
 801c1bc:	4820      	ldr	r0, [pc, #128]	; (801c240 <udp_input+0x210>)
 801c1be:	f001 fa8b 	bl	801d6d8 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801c1c2:	6878      	ldr	r0, [r7, #4]
 801c1c4:	f7f9 fe78 	bl	8015eb8 <pbuf_free>
      goto end;
 801c1c8:	e032      	b.n	801c230 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801c1ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c1cc:	2b00      	cmp	r3, #0
 801c1ce:	d012      	beq.n	801c1f6 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801c1d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c1d2:	699b      	ldr	r3, [r3, #24]
 801c1d4:	2b00      	cmp	r3, #0
 801c1d6:	d00a      	beq.n	801c1ee <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801c1d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c1da:	699c      	ldr	r4, [r3, #24]
 801c1dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c1de:	69d8      	ldr	r0, [r3, #28]
 801c1e0:	8a3b      	ldrh	r3, [r7, #16]
 801c1e2:	9300      	str	r3, [sp, #0]
 801c1e4:	4b1b      	ldr	r3, [pc, #108]	; (801c254 <udp_input+0x224>)
 801c1e6:	687a      	ldr	r2, [r7, #4]
 801c1e8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801c1ea:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801c1ec:	e021      	b.n	801c232 <udp_input+0x202>
        pbuf_free(p);
 801c1ee:	6878      	ldr	r0, [r7, #4]
 801c1f0:	f7f9 fe62 	bl	8015eb8 <pbuf_free>
        goto end;
 801c1f4:	e01c      	b.n	801c230 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801c1f6:	7cfb      	ldrb	r3, [r7, #19]
 801c1f8:	2b00      	cmp	r3, #0
 801c1fa:	d112      	bne.n	801c222 <udp_input+0x1f2>
 801c1fc:	4b12      	ldr	r3, [pc, #72]	; (801c248 <udp_input+0x218>)
 801c1fe:	695b      	ldr	r3, [r3, #20]
 801c200:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801c204:	2be0      	cmp	r3, #224	; 0xe0
 801c206:	d00c      	beq.n	801c222 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801c208:	4b0f      	ldr	r3, [pc, #60]	; (801c248 <udp_input+0x218>)
 801c20a:	899b      	ldrh	r3, [r3, #12]
 801c20c:	3308      	adds	r3, #8
 801c20e:	b29b      	uxth	r3, r3
 801c210:	b21b      	sxth	r3, r3
 801c212:	4619      	mov	r1, r3
 801c214:	6878      	ldr	r0, [r7, #4]
 801c216:	f7f9 fe3c 	bl	8015e92 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801c21a:	2103      	movs	r1, #3
 801c21c:	6878      	ldr	r0, [r7, #4]
 801c21e:	f7f6 fffb 	bl	8013218 <icmp_dest_unreach>
      pbuf_free(p);
 801c222:	6878      	ldr	r0, [r7, #4]
 801c224:	f7f9 fe48 	bl	8015eb8 <pbuf_free>
  return;
 801c228:	e003      	b.n	801c232 <udp_input+0x202>
    pbuf_free(p);
 801c22a:	6878      	ldr	r0, [r7, #4]
 801c22c:	f7f9 fe44 	bl	8015eb8 <pbuf_free>
  return;
 801c230:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801c232:	372c      	adds	r7, #44	; 0x2c
 801c234:	46bd      	mov	sp, r7
 801c236:	bd90      	pop	{r4, r7, pc}
 801c238:	08022570 	.word	0x08022570
 801c23c:	08022630 	.word	0x08022630
 801c240:	080225e0 	.word	0x080225e0
 801c244:	08022648 	.word	0x08022648
 801c248:	20008958 	.word	0x20008958
 801c24c:	2000ba5c 	.word	0x2000ba5c
 801c250:	08022664 	.word	0x08022664
 801c254:	20008968 	.word	0x20008968

0801c258 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 801c258:	b580      	push	{r7, lr}
 801c25a:	b088      	sub	sp, #32
 801c25c:	af02      	add	r7, sp, #8
 801c25e:	60f8      	str	r0, [r7, #12]
 801c260:	60b9      	str	r1, [r7, #8]
 801c262:	607a      	str	r2, [r7, #4]
 801c264:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801c266:	68fb      	ldr	r3, [r7, #12]
 801c268:	2b00      	cmp	r3, #0
 801c26a:	d109      	bne.n	801c280 <udp_sendto_if+0x28>
 801c26c:	4b2e      	ldr	r3, [pc, #184]	; (801c328 <udp_sendto_if+0xd0>)
 801c26e:	f44f 7220 	mov.w	r2, #640	; 0x280
 801c272:	492e      	ldr	r1, [pc, #184]	; (801c32c <udp_sendto_if+0xd4>)
 801c274:	482e      	ldr	r0, [pc, #184]	; (801c330 <udp_sendto_if+0xd8>)
 801c276:	f001 fa2f 	bl	801d6d8 <iprintf>
 801c27a:	f06f 030f 	mvn.w	r3, #15
 801c27e:	e04f      	b.n	801c320 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801c280:	68bb      	ldr	r3, [r7, #8]
 801c282:	2b00      	cmp	r3, #0
 801c284:	d109      	bne.n	801c29a <udp_sendto_if+0x42>
 801c286:	4b28      	ldr	r3, [pc, #160]	; (801c328 <udp_sendto_if+0xd0>)
 801c288:	f240 2281 	movw	r2, #641	; 0x281
 801c28c:	4929      	ldr	r1, [pc, #164]	; (801c334 <udp_sendto_if+0xdc>)
 801c28e:	4828      	ldr	r0, [pc, #160]	; (801c330 <udp_sendto_if+0xd8>)
 801c290:	f001 fa22 	bl	801d6d8 <iprintf>
 801c294:	f06f 030f 	mvn.w	r3, #15
 801c298:	e042      	b.n	801c320 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801c29a:	687b      	ldr	r3, [r7, #4]
 801c29c:	2b00      	cmp	r3, #0
 801c29e:	d109      	bne.n	801c2b4 <udp_sendto_if+0x5c>
 801c2a0:	4b21      	ldr	r3, [pc, #132]	; (801c328 <udp_sendto_if+0xd0>)
 801c2a2:	f240 2282 	movw	r2, #642	; 0x282
 801c2a6:	4924      	ldr	r1, [pc, #144]	; (801c338 <udp_sendto_if+0xe0>)
 801c2a8:	4821      	ldr	r0, [pc, #132]	; (801c330 <udp_sendto_if+0xd8>)
 801c2aa:	f001 fa15 	bl	801d6d8 <iprintf>
 801c2ae:	f06f 030f 	mvn.w	r3, #15
 801c2b2:	e035      	b.n	801c320 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801c2b4:	6a3b      	ldr	r3, [r7, #32]
 801c2b6:	2b00      	cmp	r3, #0
 801c2b8:	d109      	bne.n	801c2ce <udp_sendto_if+0x76>
 801c2ba:	4b1b      	ldr	r3, [pc, #108]	; (801c328 <udp_sendto_if+0xd0>)
 801c2bc:	f240 2283 	movw	r2, #643	; 0x283
 801c2c0:	491e      	ldr	r1, [pc, #120]	; (801c33c <udp_sendto_if+0xe4>)
 801c2c2:	481b      	ldr	r0, [pc, #108]	; (801c330 <udp_sendto_if+0xd8>)
 801c2c4:	f001 fa08 	bl	801d6d8 <iprintf>
 801c2c8:	f06f 030f 	mvn.w	r3, #15
 801c2cc:	e028      	b.n	801c320 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801c2ce:	68fb      	ldr	r3, [r7, #12]
 801c2d0:	2b00      	cmp	r3, #0
 801c2d2:	d009      	beq.n	801c2e8 <udp_sendto_if+0x90>
 801c2d4:	68fb      	ldr	r3, [r7, #12]
 801c2d6:	681b      	ldr	r3, [r3, #0]
 801c2d8:	2b00      	cmp	r3, #0
 801c2da:	d005      	beq.n	801c2e8 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 801c2dc:	68fb      	ldr	r3, [r7, #12]
 801c2de:	681b      	ldr	r3, [r3, #0]
 801c2e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801c2e4:	2be0      	cmp	r3, #224	; 0xe0
 801c2e6:	d103      	bne.n	801c2f0 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 801c2e8:	6a3b      	ldr	r3, [r7, #32]
 801c2ea:	3304      	adds	r3, #4
 801c2ec:	617b      	str	r3, [r7, #20]
 801c2ee:	e00b      	b.n	801c308 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801c2f0:	68fb      	ldr	r3, [r7, #12]
 801c2f2:	681a      	ldr	r2, [r3, #0]
 801c2f4:	6a3b      	ldr	r3, [r7, #32]
 801c2f6:	3304      	adds	r3, #4
 801c2f8:	681b      	ldr	r3, [r3, #0]
 801c2fa:	429a      	cmp	r2, r3
 801c2fc:	d002      	beq.n	801c304 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 801c2fe:	f06f 0303 	mvn.w	r3, #3
 801c302:	e00d      	b.n	801c320 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 801c304:	68fb      	ldr	r3, [r7, #12]
 801c306:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 801c308:	887a      	ldrh	r2, [r7, #2]
 801c30a:	697b      	ldr	r3, [r7, #20]
 801c30c:	9301      	str	r3, [sp, #4]
 801c30e:	6a3b      	ldr	r3, [r7, #32]
 801c310:	9300      	str	r3, [sp, #0]
 801c312:	4613      	mov	r3, r2
 801c314:	687a      	ldr	r2, [r7, #4]
 801c316:	68b9      	ldr	r1, [r7, #8]
 801c318:	68f8      	ldr	r0, [r7, #12]
 801c31a:	f000 f811 	bl	801c340 <udp_sendto_if_src>
 801c31e:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801c320:	4618      	mov	r0, r3
 801c322:	3718      	adds	r7, #24
 801c324:	46bd      	mov	sp, r7
 801c326:	bd80      	pop	{r7, pc}
 801c328:	08022570 	.word	0x08022570
 801c32c:	08022700 	.word	0x08022700
 801c330:	080225e0 	.word	0x080225e0
 801c334:	0802271c 	.word	0x0802271c
 801c338:	08022738 	.word	0x08022738
 801c33c:	08022758 	.word	0x08022758

0801c340 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 801c340:	b580      	push	{r7, lr}
 801c342:	b08c      	sub	sp, #48	; 0x30
 801c344:	af04      	add	r7, sp, #16
 801c346:	60f8      	str	r0, [r7, #12]
 801c348:	60b9      	str	r1, [r7, #8]
 801c34a:	607a      	str	r2, [r7, #4]
 801c34c:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801c34e:	68fb      	ldr	r3, [r7, #12]
 801c350:	2b00      	cmp	r3, #0
 801c352:	d109      	bne.n	801c368 <udp_sendto_if_src+0x28>
 801c354:	4b65      	ldr	r3, [pc, #404]	; (801c4ec <udp_sendto_if_src+0x1ac>)
 801c356:	f240 22d1 	movw	r2, #721	; 0x2d1
 801c35a:	4965      	ldr	r1, [pc, #404]	; (801c4f0 <udp_sendto_if_src+0x1b0>)
 801c35c:	4865      	ldr	r0, [pc, #404]	; (801c4f4 <udp_sendto_if_src+0x1b4>)
 801c35e:	f001 f9bb 	bl	801d6d8 <iprintf>
 801c362:	f06f 030f 	mvn.w	r3, #15
 801c366:	e0bc      	b.n	801c4e2 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801c368:	68bb      	ldr	r3, [r7, #8]
 801c36a:	2b00      	cmp	r3, #0
 801c36c:	d109      	bne.n	801c382 <udp_sendto_if_src+0x42>
 801c36e:	4b5f      	ldr	r3, [pc, #380]	; (801c4ec <udp_sendto_if_src+0x1ac>)
 801c370:	f240 22d2 	movw	r2, #722	; 0x2d2
 801c374:	4960      	ldr	r1, [pc, #384]	; (801c4f8 <udp_sendto_if_src+0x1b8>)
 801c376:	485f      	ldr	r0, [pc, #380]	; (801c4f4 <udp_sendto_if_src+0x1b4>)
 801c378:	f001 f9ae 	bl	801d6d8 <iprintf>
 801c37c:	f06f 030f 	mvn.w	r3, #15
 801c380:	e0af      	b.n	801c4e2 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801c382:	687b      	ldr	r3, [r7, #4]
 801c384:	2b00      	cmp	r3, #0
 801c386:	d109      	bne.n	801c39c <udp_sendto_if_src+0x5c>
 801c388:	4b58      	ldr	r3, [pc, #352]	; (801c4ec <udp_sendto_if_src+0x1ac>)
 801c38a:	f240 22d3 	movw	r2, #723	; 0x2d3
 801c38e:	495b      	ldr	r1, [pc, #364]	; (801c4fc <udp_sendto_if_src+0x1bc>)
 801c390:	4858      	ldr	r0, [pc, #352]	; (801c4f4 <udp_sendto_if_src+0x1b4>)
 801c392:	f001 f9a1 	bl	801d6d8 <iprintf>
 801c396:	f06f 030f 	mvn.w	r3, #15
 801c39a:	e0a2      	b.n	801c4e2 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801c39c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c39e:	2b00      	cmp	r3, #0
 801c3a0:	d109      	bne.n	801c3b6 <udp_sendto_if_src+0x76>
 801c3a2:	4b52      	ldr	r3, [pc, #328]	; (801c4ec <udp_sendto_if_src+0x1ac>)
 801c3a4:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 801c3a8:	4955      	ldr	r1, [pc, #340]	; (801c500 <udp_sendto_if_src+0x1c0>)
 801c3aa:	4852      	ldr	r0, [pc, #328]	; (801c4f4 <udp_sendto_if_src+0x1b4>)
 801c3ac:	f001 f994 	bl	801d6d8 <iprintf>
 801c3b0:	f06f 030f 	mvn.w	r3, #15
 801c3b4:	e095      	b.n	801c4e2 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801c3b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c3b8:	2b00      	cmp	r3, #0
 801c3ba:	d109      	bne.n	801c3d0 <udp_sendto_if_src+0x90>
 801c3bc:	4b4b      	ldr	r3, [pc, #300]	; (801c4ec <udp_sendto_if_src+0x1ac>)
 801c3be:	f240 22d5 	movw	r2, #725	; 0x2d5
 801c3c2:	4950      	ldr	r1, [pc, #320]	; (801c504 <udp_sendto_if_src+0x1c4>)
 801c3c4:	484b      	ldr	r0, [pc, #300]	; (801c4f4 <udp_sendto_if_src+0x1b4>)
 801c3c6:	f001 f987 	bl	801d6d8 <iprintf>
 801c3ca:	f06f 030f 	mvn.w	r3, #15
 801c3ce:	e088      	b.n	801c4e2 <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 801c3d0:	68fb      	ldr	r3, [r7, #12]
 801c3d2:	8a5b      	ldrh	r3, [r3, #18]
 801c3d4:	2b00      	cmp	r3, #0
 801c3d6:	d10f      	bne.n	801c3f8 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801c3d8:	68f9      	ldr	r1, [r7, #12]
 801c3da:	68fb      	ldr	r3, [r7, #12]
 801c3dc:	8a5b      	ldrh	r3, [r3, #18]
 801c3de:	461a      	mov	r2, r3
 801c3e0:	68f8      	ldr	r0, [r7, #12]
 801c3e2:	f000 f893 	bl	801c50c <udp_bind>
 801c3e6:	4603      	mov	r3, r0
 801c3e8:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 801c3ea:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801c3ee:	2b00      	cmp	r3, #0
 801c3f0:	d002      	beq.n	801c3f8 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 801c3f2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801c3f6:	e074      	b.n	801c4e2 <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 801c3f8:	68bb      	ldr	r3, [r7, #8]
 801c3fa:	891b      	ldrh	r3, [r3, #8]
 801c3fc:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 801c400:	4293      	cmp	r3, r2
 801c402:	d902      	bls.n	801c40a <udp_sendto_if_src+0xca>
    return ERR_MEM;
 801c404:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801c408:	e06b      	b.n	801c4e2 <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 801c40a:	2108      	movs	r1, #8
 801c40c:	68b8      	ldr	r0, [r7, #8]
 801c40e:	f7f9 fcbd 	bl	8015d8c <pbuf_add_header>
 801c412:	4603      	mov	r3, r0
 801c414:	2b00      	cmp	r3, #0
 801c416:	d015      	beq.n	801c444 <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801c418:	f44f 7220 	mov.w	r2, #640	; 0x280
 801c41c:	2108      	movs	r1, #8
 801c41e:	2022      	movs	r0, #34	; 0x22
 801c420:	f7f9 fa6a 	bl	80158f8 <pbuf_alloc>
 801c424:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 801c426:	69fb      	ldr	r3, [r7, #28]
 801c428:	2b00      	cmp	r3, #0
 801c42a:	d102      	bne.n	801c432 <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 801c42c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801c430:	e057      	b.n	801c4e2 <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 801c432:	68bb      	ldr	r3, [r7, #8]
 801c434:	891b      	ldrh	r3, [r3, #8]
 801c436:	2b00      	cmp	r3, #0
 801c438:	d006      	beq.n	801c448 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 801c43a:	68b9      	ldr	r1, [r7, #8]
 801c43c:	69f8      	ldr	r0, [r7, #28]
 801c43e:	f7f9 fe5f 	bl	8016100 <pbuf_chain>
 801c442:	e001      	b.n	801c448 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 801c444:	68bb      	ldr	r3, [r7, #8]
 801c446:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801c448:	69fb      	ldr	r3, [r7, #28]
 801c44a:	895b      	ldrh	r3, [r3, #10]
 801c44c:	2b07      	cmp	r3, #7
 801c44e:	d806      	bhi.n	801c45e <udp_sendto_if_src+0x11e>
 801c450:	4b26      	ldr	r3, [pc, #152]	; (801c4ec <udp_sendto_if_src+0x1ac>)
 801c452:	f240 320e 	movw	r2, #782	; 0x30e
 801c456:	492c      	ldr	r1, [pc, #176]	; (801c508 <udp_sendto_if_src+0x1c8>)
 801c458:	4826      	ldr	r0, [pc, #152]	; (801c4f4 <udp_sendto_if_src+0x1b4>)
 801c45a:	f001 f93d 	bl	801d6d8 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 801c45e:	69fb      	ldr	r3, [r7, #28]
 801c460:	685b      	ldr	r3, [r3, #4]
 801c462:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 801c464:	68fb      	ldr	r3, [r7, #12]
 801c466:	8a5b      	ldrh	r3, [r3, #18]
 801c468:	4618      	mov	r0, r3
 801c46a:	f7f3 febd 	bl	80101e8 <lwip_htons>
 801c46e:	4603      	mov	r3, r0
 801c470:	461a      	mov	r2, r3
 801c472:	697b      	ldr	r3, [r7, #20]
 801c474:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 801c476:	887b      	ldrh	r3, [r7, #2]
 801c478:	4618      	mov	r0, r3
 801c47a:	f7f3 feb5 	bl	80101e8 <lwip_htons>
 801c47e:	4603      	mov	r3, r0
 801c480:	461a      	mov	r2, r3
 801c482:	697b      	ldr	r3, [r7, #20]
 801c484:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 801c486:	697b      	ldr	r3, [r7, #20]
 801c488:	2200      	movs	r2, #0
 801c48a:	719a      	strb	r2, [r3, #6]
 801c48c:	2200      	movs	r2, #0
 801c48e:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 801c490:	69fb      	ldr	r3, [r7, #28]
 801c492:	891b      	ldrh	r3, [r3, #8]
 801c494:	4618      	mov	r0, r3
 801c496:	f7f3 fea7 	bl	80101e8 <lwip_htons>
 801c49a:	4603      	mov	r3, r0
 801c49c:	461a      	mov	r2, r3
 801c49e:	697b      	ldr	r3, [r7, #20]
 801c4a0:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 801c4a2:	2311      	movs	r3, #17
 801c4a4:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 801c4a6:	68fb      	ldr	r3, [r7, #12]
 801c4a8:	7adb      	ldrb	r3, [r3, #11]
 801c4aa:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801c4ac:	68fb      	ldr	r3, [r7, #12]
 801c4ae:	7a9b      	ldrb	r3, [r3, #10]
 801c4b0:	7cb9      	ldrb	r1, [r7, #18]
 801c4b2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801c4b4:	9202      	str	r2, [sp, #8]
 801c4b6:	7cfa      	ldrb	r2, [r7, #19]
 801c4b8:	9201      	str	r2, [sp, #4]
 801c4ba:	9300      	str	r3, [sp, #0]
 801c4bc:	460b      	mov	r3, r1
 801c4be:	687a      	ldr	r2, [r7, #4]
 801c4c0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801c4c2:	69f8      	ldr	r0, [r7, #28]
 801c4c4:	f7f7 fa14 	bl	80138f0 <ip4_output_if_src>
 801c4c8:	4603      	mov	r3, r0
 801c4ca:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 801c4cc:	69fa      	ldr	r2, [r7, #28]
 801c4ce:	68bb      	ldr	r3, [r7, #8]
 801c4d0:	429a      	cmp	r2, r3
 801c4d2:	d004      	beq.n	801c4de <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 801c4d4:	69f8      	ldr	r0, [r7, #28]
 801c4d6:	f7f9 fcef 	bl	8015eb8 <pbuf_free>
    q = NULL;
 801c4da:	2300      	movs	r3, #0
 801c4dc:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 801c4de:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 801c4e2:	4618      	mov	r0, r3
 801c4e4:	3720      	adds	r7, #32
 801c4e6:	46bd      	mov	sp, r7
 801c4e8:	bd80      	pop	{r7, pc}
 801c4ea:	bf00      	nop
 801c4ec:	08022570 	.word	0x08022570
 801c4f0:	08022778 	.word	0x08022778
 801c4f4:	080225e0 	.word	0x080225e0
 801c4f8:	08022798 	.word	0x08022798
 801c4fc:	080227b8 	.word	0x080227b8
 801c500:	080227dc 	.word	0x080227dc
 801c504:	08022800 	.word	0x08022800
 801c508:	08022824 	.word	0x08022824

0801c50c <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801c50c:	b580      	push	{r7, lr}
 801c50e:	b086      	sub	sp, #24
 801c510:	af00      	add	r7, sp, #0
 801c512:	60f8      	str	r0, [r7, #12]
 801c514:	60b9      	str	r1, [r7, #8]
 801c516:	4613      	mov	r3, r2
 801c518:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801c51a:	68bb      	ldr	r3, [r7, #8]
 801c51c:	2b00      	cmp	r3, #0
 801c51e:	d101      	bne.n	801c524 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 801c520:	4b39      	ldr	r3, [pc, #228]	; (801c608 <udp_bind+0xfc>)
 801c522:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801c524:	68fb      	ldr	r3, [r7, #12]
 801c526:	2b00      	cmp	r3, #0
 801c528:	d109      	bne.n	801c53e <udp_bind+0x32>
 801c52a:	4b38      	ldr	r3, [pc, #224]	; (801c60c <udp_bind+0x100>)
 801c52c:	f240 32b7 	movw	r2, #951	; 0x3b7
 801c530:	4937      	ldr	r1, [pc, #220]	; (801c610 <udp_bind+0x104>)
 801c532:	4838      	ldr	r0, [pc, #224]	; (801c614 <udp_bind+0x108>)
 801c534:	f001 f8d0 	bl	801d6d8 <iprintf>
 801c538:	f06f 030f 	mvn.w	r3, #15
 801c53c:	e060      	b.n	801c600 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801c53e:	2300      	movs	r3, #0
 801c540:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801c542:	4b35      	ldr	r3, [pc, #212]	; (801c618 <udp_bind+0x10c>)
 801c544:	681b      	ldr	r3, [r3, #0]
 801c546:	617b      	str	r3, [r7, #20]
 801c548:	e009      	b.n	801c55e <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801c54a:	68fa      	ldr	r2, [r7, #12]
 801c54c:	697b      	ldr	r3, [r7, #20]
 801c54e:	429a      	cmp	r2, r3
 801c550:	d102      	bne.n	801c558 <udp_bind+0x4c>
      rebind = 1;
 801c552:	2301      	movs	r3, #1
 801c554:	74fb      	strb	r3, [r7, #19]
      break;
 801c556:	e005      	b.n	801c564 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801c558:	697b      	ldr	r3, [r7, #20]
 801c55a:	68db      	ldr	r3, [r3, #12]
 801c55c:	617b      	str	r3, [r7, #20]
 801c55e:	697b      	ldr	r3, [r7, #20]
 801c560:	2b00      	cmp	r3, #0
 801c562:	d1f2      	bne.n	801c54a <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801c564:	88fb      	ldrh	r3, [r7, #6]
 801c566:	2b00      	cmp	r3, #0
 801c568:	d109      	bne.n	801c57e <udp_bind+0x72>
    port = udp_new_port();
 801c56a:	f7ff fcc5 	bl	801bef8 <udp_new_port>
 801c56e:	4603      	mov	r3, r0
 801c570:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801c572:	88fb      	ldrh	r3, [r7, #6]
 801c574:	2b00      	cmp	r3, #0
 801c576:	d12c      	bne.n	801c5d2 <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 801c578:	f06f 0307 	mvn.w	r3, #7
 801c57c:	e040      	b.n	801c600 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801c57e:	4b26      	ldr	r3, [pc, #152]	; (801c618 <udp_bind+0x10c>)
 801c580:	681b      	ldr	r3, [r3, #0]
 801c582:	617b      	str	r3, [r7, #20]
 801c584:	e022      	b.n	801c5cc <udp_bind+0xc0>
      if (pcb != ipcb) {
 801c586:	68fa      	ldr	r2, [r7, #12]
 801c588:	697b      	ldr	r3, [r7, #20]
 801c58a:	429a      	cmp	r2, r3
 801c58c:	d01b      	beq.n	801c5c6 <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801c58e:	697b      	ldr	r3, [r7, #20]
 801c590:	8a5b      	ldrh	r3, [r3, #18]
 801c592:	88fa      	ldrh	r2, [r7, #6]
 801c594:	429a      	cmp	r2, r3
 801c596:	d116      	bne.n	801c5c6 <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801c598:	697b      	ldr	r3, [r7, #20]
 801c59a:	681a      	ldr	r2, [r3, #0]
 801c59c:	68bb      	ldr	r3, [r7, #8]
 801c59e:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 801c5a0:	429a      	cmp	r2, r3
 801c5a2:	d00d      	beq.n	801c5c0 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801c5a4:	68bb      	ldr	r3, [r7, #8]
 801c5a6:	2b00      	cmp	r3, #0
 801c5a8:	d00a      	beq.n	801c5c0 <udp_bind+0xb4>
 801c5aa:	68bb      	ldr	r3, [r7, #8]
 801c5ac:	681b      	ldr	r3, [r3, #0]
 801c5ae:	2b00      	cmp	r3, #0
 801c5b0:	d006      	beq.n	801c5c0 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801c5b2:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801c5b4:	2b00      	cmp	r3, #0
 801c5b6:	d003      	beq.n	801c5c0 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801c5b8:	697b      	ldr	r3, [r7, #20]
 801c5ba:	681b      	ldr	r3, [r3, #0]
 801c5bc:	2b00      	cmp	r3, #0
 801c5be:	d102      	bne.n	801c5c6 <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 801c5c0:	f06f 0307 	mvn.w	r3, #7
 801c5c4:	e01c      	b.n	801c600 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801c5c6:	697b      	ldr	r3, [r7, #20]
 801c5c8:	68db      	ldr	r3, [r3, #12]
 801c5ca:	617b      	str	r3, [r7, #20]
 801c5cc:	697b      	ldr	r3, [r7, #20]
 801c5ce:	2b00      	cmp	r3, #0
 801c5d0:	d1d9      	bne.n	801c586 <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801c5d2:	68bb      	ldr	r3, [r7, #8]
 801c5d4:	2b00      	cmp	r3, #0
 801c5d6:	d002      	beq.n	801c5de <udp_bind+0xd2>
 801c5d8:	68bb      	ldr	r3, [r7, #8]
 801c5da:	681b      	ldr	r3, [r3, #0]
 801c5dc:	e000      	b.n	801c5e0 <udp_bind+0xd4>
 801c5de:	2300      	movs	r3, #0
 801c5e0:	68fa      	ldr	r2, [r7, #12]
 801c5e2:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 801c5e4:	68fb      	ldr	r3, [r7, #12]
 801c5e6:	88fa      	ldrh	r2, [r7, #6]
 801c5e8:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801c5ea:	7cfb      	ldrb	r3, [r7, #19]
 801c5ec:	2b00      	cmp	r3, #0
 801c5ee:	d106      	bne.n	801c5fe <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 801c5f0:	4b09      	ldr	r3, [pc, #36]	; (801c618 <udp_bind+0x10c>)
 801c5f2:	681a      	ldr	r2, [r3, #0]
 801c5f4:	68fb      	ldr	r3, [r7, #12]
 801c5f6:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 801c5f8:	4a07      	ldr	r2, [pc, #28]	; (801c618 <udp_bind+0x10c>)
 801c5fa:	68fb      	ldr	r3, [r7, #12]
 801c5fc:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801c5fe:	2300      	movs	r3, #0
}
 801c600:	4618      	mov	r0, r3
 801c602:	3718      	adds	r7, #24
 801c604:	46bd      	mov	sp, r7
 801c606:	bd80      	pop	{r7, pc}
 801c608:	08022998 	.word	0x08022998
 801c60c:	08022570 	.word	0x08022570
 801c610:	08022854 	.word	0x08022854
 801c614:	080225e0 	.word	0x080225e0
 801c618:	2000ba5c 	.word	0x2000ba5c

0801c61c <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801c61c:	b580      	push	{r7, lr}
 801c61e:	b086      	sub	sp, #24
 801c620:	af00      	add	r7, sp, #0
 801c622:	60f8      	str	r0, [r7, #12]
 801c624:	60b9      	str	r1, [r7, #8]
 801c626:	4613      	mov	r3, r2
 801c628:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801c62a:	68fb      	ldr	r3, [r7, #12]
 801c62c:	2b00      	cmp	r3, #0
 801c62e:	d109      	bne.n	801c644 <udp_connect+0x28>
 801c630:	4b2c      	ldr	r3, [pc, #176]	; (801c6e4 <udp_connect+0xc8>)
 801c632:	f240 4235 	movw	r2, #1077	; 0x435
 801c636:	492c      	ldr	r1, [pc, #176]	; (801c6e8 <udp_connect+0xcc>)
 801c638:	482c      	ldr	r0, [pc, #176]	; (801c6ec <udp_connect+0xd0>)
 801c63a:	f001 f84d 	bl	801d6d8 <iprintf>
 801c63e:	f06f 030f 	mvn.w	r3, #15
 801c642:	e04b      	b.n	801c6dc <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801c644:	68bb      	ldr	r3, [r7, #8]
 801c646:	2b00      	cmp	r3, #0
 801c648:	d109      	bne.n	801c65e <udp_connect+0x42>
 801c64a:	4b26      	ldr	r3, [pc, #152]	; (801c6e4 <udp_connect+0xc8>)
 801c64c:	f240 4236 	movw	r2, #1078	; 0x436
 801c650:	4927      	ldr	r1, [pc, #156]	; (801c6f0 <udp_connect+0xd4>)
 801c652:	4826      	ldr	r0, [pc, #152]	; (801c6ec <udp_connect+0xd0>)
 801c654:	f001 f840 	bl	801d6d8 <iprintf>
 801c658:	f06f 030f 	mvn.w	r3, #15
 801c65c:	e03e      	b.n	801c6dc <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 801c65e:	68fb      	ldr	r3, [r7, #12]
 801c660:	8a5b      	ldrh	r3, [r3, #18]
 801c662:	2b00      	cmp	r3, #0
 801c664:	d10f      	bne.n	801c686 <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801c666:	68f9      	ldr	r1, [r7, #12]
 801c668:	68fb      	ldr	r3, [r7, #12]
 801c66a:	8a5b      	ldrh	r3, [r3, #18]
 801c66c:	461a      	mov	r2, r3
 801c66e:	68f8      	ldr	r0, [r7, #12]
 801c670:	f7ff ff4c 	bl	801c50c <udp_bind>
 801c674:	4603      	mov	r3, r0
 801c676:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 801c678:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801c67c:	2b00      	cmp	r3, #0
 801c67e:	d002      	beq.n	801c686 <udp_connect+0x6a>
      return err;
 801c680:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801c684:	e02a      	b.n	801c6dc <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 801c686:	68bb      	ldr	r3, [r7, #8]
 801c688:	2b00      	cmp	r3, #0
 801c68a:	d002      	beq.n	801c692 <udp_connect+0x76>
 801c68c:	68bb      	ldr	r3, [r7, #8]
 801c68e:	681b      	ldr	r3, [r3, #0]
 801c690:	e000      	b.n	801c694 <udp_connect+0x78>
 801c692:	2300      	movs	r3, #0
 801c694:	68fa      	ldr	r2, [r7, #12]
 801c696:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 801c698:	68fb      	ldr	r3, [r7, #12]
 801c69a:	88fa      	ldrh	r2, [r7, #6]
 801c69c:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801c69e:	68fb      	ldr	r3, [r7, #12]
 801c6a0:	7c1b      	ldrb	r3, [r3, #16]
 801c6a2:	f043 0304 	orr.w	r3, r3, #4
 801c6a6:	b2da      	uxtb	r2, r3
 801c6a8:	68fb      	ldr	r3, [r7, #12]
 801c6aa:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801c6ac:	4b11      	ldr	r3, [pc, #68]	; (801c6f4 <udp_connect+0xd8>)
 801c6ae:	681b      	ldr	r3, [r3, #0]
 801c6b0:	617b      	str	r3, [r7, #20]
 801c6b2:	e008      	b.n	801c6c6 <udp_connect+0xaa>
    if (pcb == ipcb) {
 801c6b4:	68fa      	ldr	r2, [r7, #12]
 801c6b6:	697b      	ldr	r3, [r7, #20]
 801c6b8:	429a      	cmp	r2, r3
 801c6ba:	d101      	bne.n	801c6c0 <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 801c6bc:	2300      	movs	r3, #0
 801c6be:	e00d      	b.n	801c6dc <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801c6c0:	697b      	ldr	r3, [r7, #20]
 801c6c2:	68db      	ldr	r3, [r3, #12]
 801c6c4:	617b      	str	r3, [r7, #20]
 801c6c6:	697b      	ldr	r3, [r7, #20]
 801c6c8:	2b00      	cmp	r3, #0
 801c6ca:	d1f3      	bne.n	801c6b4 <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 801c6cc:	4b09      	ldr	r3, [pc, #36]	; (801c6f4 <udp_connect+0xd8>)
 801c6ce:	681a      	ldr	r2, [r3, #0]
 801c6d0:	68fb      	ldr	r3, [r7, #12]
 801c6d2:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 801c6d4:	4a07      	ldr	r2, [pc, #28]	; (801c6f4 <udp_connect+0xd8>)
 801c6d6:	68fb      	ldr	r3, [r7, #12]
 801c6d8:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 801c6da:	2300      	movs	r3, #0
}
 801c6dc:	4618      	mov	r0, r3
 801c6de:	3718      	adds	r7, #24
 801c6e0:	46bd      	mov	sp, r7
 801c6e2:	bd80      	pop	{r7, pc}
 801c6e4:	08022570 	.word	0x08022570
 801c6e8:	0802286c 	.word	0x0802286c
 801c6ec:	080225e0 	.word	0x080225e0
 801c6f0:	08022888 	.word	0x08022888
 801c6f4:	2000ba5c 	.word	0x2000ba5c

0801c6f8 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 801c6f8:	b580      	push	{r7, lr}
 801c6fa:	b084      	sub	sp, #16
 801c6fc:	af00      	add	r7, sp, #0
 801c6fe:	60f8      	str	r0, [r7, #12]
 801c700:	60b9      	str	r1, [r7, #8]
 801c702:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801c704:	68fb      	ldr	r3, [r7, #12]
 801c706:	2b00      	cmp	r3, #0
 801c708:	d107      	bne.n	801c71a <udp_recv+0x22>
 801c70a:	4b08      	ldr	r3, [pc, #32]	; (801c72c <udp_recv+0x34>)
 801c70c:	f240 428a 	movw	r2, #1162	; 0x48a
 801c710:	4907      	ldr	r1, [pc, #28]	; (801c730 <udp_recv+0x38>)
 801c712:	4808      	ldr	r0, [pc, #32]	; (801c734 <udp_recv+0x3c>)
 801c714:	f000 ffe0 	bl	801d6d8 <iprintf>
 801c718:	e005      	b.n	801c726 <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 801c71a:	68fb      	ldr	r3, [r7, #12]
 801c71c:	68ba      	ldr	r2, [r7, #8]
 801c71e:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 801c720:	68fb      	ldr	r3, [r7, #12]
 801c722:	687a      	ldr	r2, [r7, #4]
 801c724:	61da      	str	r2, [r3, #28]
}
 801c726:	3710      	adds	r7, #16
 801c728:	46bd      	mov	sp, r7
 801c72a:	bd80      	pop	{r7, pc}
 801c72c:	08022570 	.word	0x08022570
 801c730:	080228c0 	.word	0x080228c0
 801c734:	080225e0 	.word	0x080225e0

0801c738 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 801c738:	b580      	push	{r7, lr}
 801c73a:	b084      	sub	sp, #16
 801c73c:	af00      	add	r7, sp, #0
 801c73e:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 801c740:	687b      	ldr	r3, [r7, #4]
 801c742:	2b00      	cmp	r3, #0
 801c744:	d107      	bne.n	801c756 <udp_remove+0x1e>
 801c746:	4b19      	ldr	r3, [pc, #100]	; (801c7ac <udp_remove+0x74>)
 801c748:	f240 42a1 	movw	r2, #1185	; 0x4a1
 801c74c:	4918      	ldr	r1, [pc, #96]	; (801c7b0 <udp_remove+0x78>)
 801c74e:	4819      	ldr	r0, [pc, #100]	; (801c7b4 <udp_remove+0x7c>)
 801c750:	f000 ffc2 	bl	801d6d8 <iprintf>
 801c754:	e026      	b.n	801c7a4 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 801c756:	4b18      	ldr	r3, [pc, #96]	; (801c7b8 <udp_remove+0x80>)
 801c758:	681b      	ldr	r3, [r3, #0]
 801c75a:	687a      	ldr	r2, [r7, #4]
 801c75c:	429a      	cmp	r2, r3
 801c75e:	d105      	bne.n	801c76c <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 801c760:	4b15      	ldr	r3, [pc, #84]	; (801c7b8 <udp_remove+0x80>)
 801c762:	681b      	ldr	r3, [r3, #0]
 801c764:	68db      	ldr	r3, [r3, #12]
 801c766:	4a14      	ldr	r2, [pc, #80]	; (801c7b8 <udp_remove+0x80>)
 801c768:	6013      	str	r3, [r2, #0]
 801c76a:	e017      	b.n	801c79c <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801c76c:	4b12      	ldr	r3, [pc, #72]	; (801c7b8 <udp_remove+0x80>)
 801c76e:	681b      	ldr	r3, [r3, #0]
 801c770:	60fb      	str	r3, [r7, #12]
 801c772:	e010      	b.n	801c796 <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 801c774:	68fb      	ldr	r3, [r7, #12]
 801c776:	68db      	ldr	r3, [r3, #12]
 801c778:	2b00      	cmp	r3, #0
 801c77a:	d009      	beq.n	801c790 <udp_remove+0x58>
 801c77c:	68fb      	ldr	r3, [r7, #12]
 801c77e:	68db      	ldr	r3, [r3, #12]
 801c780:	687a      	ldr	r2, [r7, #4]
 801c782:	429a      	cmp	r2, r3
 801c784:	d104      	bne.n	801c790 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 801c786:	687b      	ldr	r3, [r7, #4]
 801c788:	68da      	ldr	r2, [r3, #12]
 801c78a:	68fb      	ldr	r3, [r7, #12]
 801c78c:	60da      	str	r2, [r3, #12]
        break;
 801c78e:	e005      	b.n	801c79c <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801c790:	68fb      	ldr	r3, [r7, #12]
 801c792:	68db      	ldr	r3, [r3, #12]
 801c794:	60fb      	str	r3, [r7, #12]
 801c796:	68fb      	ldr	r3, [r7, #12]
 801c798:	2b00      	cmp	r3, #0
 801c79a:	d1eb      	bne.n	801c774 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 801c79c:	6879      	ldr	r1, [r7, #4]
 801c79e:	2000      	movs	r0, #0
 801c7a0:	f7f8 fcde 	bl	8015160 <memp_free>
}
 801c7a4:	3710      	adds	r7, #16
 801c7a6:	46bd      	mov	sp, r7
 801c7a8:	bd80      	pop	{r7, pc}
 801c7aa:	bf00      	nop
 801c7ac:	08022570 	.word	0x08022570
 801c7b0:	080228d8 	.word	0x080228d8
 801c7b4:	080225e0 	.word	0x080225e0
 801c7b8:	2000ba5c 	.word	0x2000ba5c

0801c7bc <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801c7bc:	b580      	push	{r7, lr}
 801c7be:	b082      	sub	sp, #8
 801c7c0:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801c7c2:	2000      	movs	r0, #0
 801c7c4:	f7f8 fc56 	bl	8015074 <memp_malloc>
 801c7c8:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801c7ca:	687b      	ldr	r3, [r7, #4]
 801c7cc:	2b00      	cmp	r3, #0
 801c7ce:	d007      	beq.n	801c7e0 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801c7d0:	2220      	movs	r2, #32
 801c7d2:	2100      	movs	r1, #0
 801c7d4:	6878      	ldr	r0, [r7, #4]
 801c7d6:	f000 fb3c 	bl	801ce52 <memset>
    pcb->ttl = UDP_TTL;
 801c7da:	687b      	ldr	r3, [r7, #4]
 801c7dc:	22ff      	movs	r2, #255	; 0xff
 801c7de:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 801c7e0:	687b      	ldr	r3, [r7, #4]
}
 801c7e2:	4618      	mov	r0, r3
 801c7e4:	3708      	adds	r7, #8
 801c7e6:	46bd      	mov	sp, r7
 801c7e8:	bd80      	pop	{r7, pc}
	...

0801c7ec <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801c7ec:	b480      	push	{r7}
 801c7ee:	b085      	sub	sp, #20
 801c7f0:	af00      	add	r7, sp, #0
 801c7f2:	6078      	str	r0, [r7, #4]
 801c7f4:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801c7f6:	687b      	ldr	r3, [r7, #4]
 801c7f8:	2b00      	cmp	r3, #0
 801c7fa:	d01e      	beq.n	801c83a <udp_netif_ip_addr_changed+0x4e>
 801c7fc:	687b      	ldr	r3, [r7, #4]
 801c7fe:	681b      	ldr	r3, [r3, #0]
 801c800:	2b00      	cmp	r3, #0
 801c802:	d01a      	beq.n	801c83a <udp_netif_ip_addr_changed+0x4e>
 801c804:	683b      	ldr	r3, [r7, #0]
 801c806:	2b00      	cmp	r3, #0
 801c808:	d017      	beq.n	801c83a <udp_netif_ip_addr_changed+0x4e>
 801c80a:	683b      	ldr	r3, [r7, #0]
 801c80c:	681b      	ldr	r3, [r3, #0]
 801c80e:	2b00      	cmp	r3, #0
 801c810:	d013      	beq.n	801c83a <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801c812:	4b0d      	ldr	r3, [pc, #52]	; (801c848 <udp_netif_ip_addr_changed+0x5c>)
 801c814:	681b      	ldr	r3, [r3, #0]
 801c816:	60fb      	str	r3, [r7, #12]
 801c818:	e00c      	b.n	801c834 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801c81a:	68fb      	ldr	r3, [r7, #12]
 801c81c:	681a      	ldr	r2, [r3, #0]
 801c81e:	687b      	ldr	r3, [r7, #4]
 801c820:	681b      	ldr	r3, [r3, #0]
 801c822:	429a      	cmp	r2, r3
 801c824:	d103      	bne.n	801c82e <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801c826:	683b      	ldr	r3, [r7, #0]
 801c828:	681a      	ldr	r2, [r3, #0]
 801c82a:	68fb      	ldr	r3, [r7, #12]
 801c82c:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801c82e:	68fb      	ldr	r3, [r7, #12]
 801c830:	68db      	ldr	r3, [r3, #12]
 801c832:	60fb      	str	r3, [r7, #12]
 801c834:	68fb      	ldr	r3, [r7, #12]
 801c836:	2b00      	cmp	r3, #0
 801c838:	d1ef      	bne.n	801c81a <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801c83a:	bf00      	nop
 801c83c:	3714      	adds	r7, #20
 801c83e:	46bd      	mov	sp, r7
 801c840:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c844:	4770      	bx	lr
 801c846:	bf00      	nop
 801c848:	2000ba5c 	.word	0x2000ba5c

0801c84c <_ZN7ConsoleC1EP20__UART_HandleTypeDef>:





Console::Console(UART_HandleTypeDef* uart) : console_uart(uart) {
 801c84c:	b580      	push	{r7, lr}
 801c84e:	b082      	sub	sp, #8
 801c850:	af00      	add	r7, sp, #0
 801c852:	6078      	str	r0, [r7, #4]
 801c854:	6039      	str	r1, [r7, #0]
 801c856:	687b      	ldr	r3, [r7, #4]
 801c858:	683a      	ldr	r2, [r7, #0]
 801c85a:	601a      	str	r2, [r3, #0]
	console_uart = uart;
 801c85c:	687b      	ldr	r3, [r7, #4]
 801c85e:	683a      	ldr	r2, [r7, #0]
 801c860:	601a      	str	r2, [r3, #0]
	console_semaphore = osSemaphoreNew(256, 1, nullptr);
 801c862:	2200      	movs	r2, #0
 801c864:	2101      	movs	r1, #1
 801c866:	f44f 7080 	mov.w	r0, #256	; 0x100
 801c86a:	f7f0 f90d 	bl	800ca88 <osSemaphoreNew>
 801c86e:	4602      	mov	r2, r0
 801c870:	687b      	ldr	r3, [r7, #4]
 801c872:	605a      	str	r2, [r3, #4]
}
 801c874:	687b      	ldr	r3, [r7, #4]
 801c876:	4618      	mov	r0, r3
 801c878:	3708      	adds	r7, #8
 801c87a:	46bd      	mov	sp, r7
 801c87c:	bd80      	pop	{r7, pc}

0801c87e <_ZN7Console8transmitEPhm>:

void Console::unlock() {
	osSemaphoreRelease(console_semaphore);
}

void Console::transmit(uint8_t* buffer, uint32_t length) {
 801c87e:	b580      	push	{r7, lr}
 801c880:	b084      	sub	sp, #16
 801c882:	af00      	add	r7, sp, #0
 801c884:	60f8      	str	r0, [r7, #12]
 801c886:	60b9      	str	r1, [r7, #8]
 801c888:	607a      	str	r2, [r7, #4]
	while(HAL_HSEM_IsSemTaken(HARDWARE_SEMAPHORE));
 801c88a:	2002      	movs	r0, #2
 801c88c:	f7ea fb80 	bl	8006f90 <HAL_HSEM_IsSemTaken>
 801c890:	4603      	mov	r3, r0
 801c892:	2b00      	cmp	r3, #0
 801c894:	bf14      	ite	ne
 801c896:	2301      	movne	r3, #1
 801c898:	2300      	moveq	r3, #0
 801c89a:	b2db      	uxtb	r3, r3
 801c89c:	2b00      	cmp	r3, #0
 801c89e:	d000      	beq.n	801c8a2 <_ZN7Console8transmitEPhm+0x24>
 801c8a0:	e7f3      	b.n	801c88a <_ZN7Console8transmitEPhm+0xc>

	HAL_HSEM_Take(HARDWARE_SEMAPHORE, 2);
 801c8a2:	2102      	movs	r1, #2
 801c8a4:	2002      	movs	r0, #2
 801c8a6:	f7ea fb37 	bl	8006f18 <HAL_HSEM_Take>
	HAL_UART_Transmit(console_uart, buffer, length, 0xFFFFFF);
 801c8aa:	68fb      	ldr	r3, [r7, #12]
 801c8ac:	6818      	ldr	r0, [r3, #0]
 801c8ae:	687b      	ldr	r3, [r7, #4]
 801c8b0:	b29a      	uxth	r2, r3
 801c8b2:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 801c8b6:	68b9      	ldr	r1, [r7, #8]
 801c8b8:	f7ee f8ea 	bl	800aa90 <HAL_UART_Transmit>
	HAL_HSEM_Release(HARDWARE_SEMAPHORE, 2);
 801c8bc:	2102      	movs	r1, #2
 801c8be:	2002      	movs	r0, #2
 801c8c0:	f7ea fb7c 	bl	8006fbc <HAL_HSEM_Release>
}
 801c8c4:	bf00      	nop
 801c8c6:	3710      	adds	r7, #16
 801c8c8:	46bd      	mov	sp, r7
 801c8ca:	bd80      	pop	{r7, pc}

0801c8cc <_ZN7Console6printfEPKcz>:

void Console::printf(const char *format, ...) {
 801c8cc:	b40e      	push	{r1, r2, r3}
 801c8ce:	b590      	push	{r4, r7, lr}
 801c8d0:	b084      	sub	sp, #16
 801c8d2:	af00      	add	r7, sp, #0
 801c8d4:	6078      	str	r0, [r7, #4]
	va_list args;
	va_start(args, format);
 801c8d6:	f107 0320 	add.w	r3, r7, #32
 801c8da:	60fb      	str	r3, [r7, #12]

	if(vsprintf(buffer, format, args) > 0) {
 801c8dc:	687b      	ldr	r3, [r7, #4]
 801c8de:	3308      	adds	r3, #8
 801c8e0:	68fa      	ldr	r2, [r7, #12]
 801c8e2:	69f9      	ldr	r1, [r7, #28]
 801c8e4:	4618      	mov	r0, r3
 801c8e6:	f000 ff9d 	bl	801d824 <vsiprintf>
 801c8ea:	4603      	mov	r3, r0
 801c8ec:	2b00      	cmp	r3, #0
 801c8ee:	bfcc      	ite	gt
 801c8f0:	2301      	movgt	r3, #1
 801c8f2:	2300      	movle	r3, #0
 801c8f4:	b2db      	uxtb	r3, r3
 801c8f6:	2b00      	cmp	r3, #0
 801c8f8:	d00d      	beq.n	801c916 <_ZN7Console6printfEPKcz+0x4a>
		transmit((uint8_t*) buffer, strlen(buffer));
 801c8fa:	687b      	ldr	r3, [r7, #4]
 801c8fc:	f103 0408 	add.w	r4, r3, #8
 801c900:	687b      	ldr	r3, [r7, #4]
 801c902:	3308      	adds	r3, #8
 801c904:	4618      	mov	r0, r3
 801c906:	f7e3 fceb 	bl	80002e0 <strlen>
 801c90a:	4603      	mov	r3, r0
 801c90c:	461a      	mov	r2, r3
 801c90e:	4621      	mov	r1, r4
 801c910:	6878      	ldr	r0, [r7, #4]
 801c912:	f7ff ffb4 	bl	801c87e <_ZN7Console8transmitEPhm>
	}

	va_end(args);
}
 801c916:	bf00      	nop
 801c918:	3710      	adds	r7, #16
 801c91a:	46bd      	mov	sp, r7
 801c91c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 801c920:	b003      	add	sp, #12
 801c922:	4770      	bx	lr

0801c924 <_Z41__static_initialization_and_destruction_0ii>:


Console console(&huart3);
Monitor monitor;
Profiler profiler;
Terminal terminal;
 801c924:	b580      	push	{r7, lr}
 801c926:	b082      	sub	sp, #8
 801c928:	af00      	add	r7, sp, #0
 801c92a:	6078      	str	r0, [r7, #4]
 801c92c:	6039      	str	r1, [r7, #0]
 801c92e:	687b      	ldr	r3, [r7, #4]
 801c930:	2b01      	cmp	r3, #1
 801c932:	d108      	bne.n	801c946 <_Z41__static_initialization_and_destruction_0ii+0x22>
 801c934:	683b      	ldr	r3, [r7, #0]
 801c936:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801c93a:	4293      	cmp	r3, r2
 801c93c:	d103      	bne.n	801c946 <_Z41__static_initialization_and_destruction_0ii+0x22>
Console console(&huart3);
 801c93e:	4904      	ldr	r1, [pc, #16]	; (801c950 <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 801c940:	4804      	ldr	r0, [pc, #16]	; (801c954 <_Z41__static_initialization_and_destruction_0ii+0x30>)
 801c942:	f7ff ff83 	bl	801c84c <_ZN7ConsoleC1EP20__UART_HandleTypeDef>
Terminal terminal;
 801c946:	bf00      	nop
 801c948:	3708      	adds	r7, #8
 801c94a:	46bd      	mov	sp, r7
 801c94c:	bd80      	pop	{r7, pc}
 801c94e:	bf00      	nop
 801c950:	200082d4 	.word	0x200082d4
 801c954:	20007768 	.word	0x20007768

0801c958 <_GLOBAL__sub_I_console>:
 801c958:	b580      	push	{r7, lr}
 801c95a:	af00      	add	r7, sp, #0
 801c95c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801c960:	2001      	movs	r0, #1
 801c962:	f7ff ffdf 	bl	801c924 <_Z41__static_initialization_and_destruction_0ii>
 801c966:	bd80      	pop	{r7, pc}

0801c968 <_ZN14WatchdogThread4initEv>:
#include "iwdg.h"

#include "Debug/Debug.h"
#include "usart.h"

void WatchdogThread::init() {
 801c968:	b480      	push	{r7}
 801c96a:	b083      	sub	sp, #12
 801c96c:	af00      	add	r7, sp, #0
 801c96e:	6078      	str	r0, [r7, #4]

}
 801c970:	bf00      	nop
 801c972:	370c      	adds	r7, #12
 801c974:	46bd      	mov	sp, r7
 801c976:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c97a:	4770      	bx	lr

0801c97c <_ZN14WatchdogThread4loopEv>:

void WatchdogThread::loop() {
 801c97c:	b580      	push	{r7, lr}
 801c97e:	b082      	sub	sp, #8
 801c980:	af00      	add	r7, sp, #0
 801c982:	6078      	str	r0, [r7, #4]
	HAL_IWDG_Refresh(watchdog_handle);
 801c984:	687b      	ldr	r3, [r7, #4]
 801c986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801c988:	4618      	mov	r0, r3
 801c98a:	f7ea fcbd 	bl	8007308 <HAL_IWDG_Refresh>
	osDelay(100);
 801c98e:	2064      	movs	r0, #100	; 0x64
 801c990:	f7ef ff04 	bl	800c79c <osDelay>
}
 801c994:	bf00      	nop
 801c996:	3708      	adds	r7, #8
 801c998:	46bd      	mov	sp, r7
 801c99a:	bd80      	pop	{r7, pc}

0801c99c <_ZN6ThreadD1Ev>:
public:
	Thread(const char* name);
	Thread(const char* name, osPriority_t priority);
	Thread(const char* name, uint32_t stackSize);
	Thread(const char* name, osPriority_t priority, uint32_t stackSize);
	~Thread() {};
 801c99c:	b480      	push	{r7}
 801c99e:	b083      	sub	sp, #12
 801c9a0:	af00      	add	r7, sp, #0
 801c9a2:	6078      	str	r0, [r7, #4]
 801c9a4:	4a04      	ldr	r2, [pc, #16]	; (801c9b8 <_ZN6ThreadD1Ev+0x1c>)
 801c9a6:	687b      	ldr	r3, [r7, #4]
 801c9a8:	601a      	str	r2, [r3, #0]
 801c9aa:	687b      	ldr	r3, [r7, #4]
 801c9ac:	4618      	mov	r0, r3
 801c9ae:	370c      	adds	r7, #12
 801c9b0:	46bd      	mov	sp, r7
 801c9b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c9b6:	4770      	bx	lr
 801c9b8:	08022ad8 	.word	0x08022ad8

0801c9bc <_ZN14WatchdogThreadC1EP18IWDG_HandleTypeDef>:

#include "../Thread.h"

class WatchdogThread : Thread {
public:
	WatchdogThread(IWDG_HandleTypeDef* hiwdg) : Thread("Watchdog"), watchdog_handle(hiwdg) {}
 801c9bc:	b580      	push	{r7, lr}
 801c9be:	b082      	sub	sp, #8
 801c9c0:	af00      	add	r7, sp, #0
 801c9c2:	6078      	str	r0, [r7, #4]
 801c9c4:	6039      	str	r1, [r7, #0]
 801c9c6:	687b      	ldr	r3, [r7, #4]
 801c9c8:	4907      	ldr	r1, [pc, #28]	; (801c9e8 <_ZN14WatchdogThreadC1EP18IWDG_HandleTypeDef+0x2c>)
 801c9ca:	4618      	mov	r0, r3
 801c9cc:	f000 f8b2 	bl	801cb34 <_ZN6ThreadC1EPKc>
 801c9d0:	4a06      	ldr	r2, [pc, #24]	; (801c9ec <_ZN14WatchdogThreadC1EP18IWDG_HandleTypeDef+0x30>)
 801c9d2:	687b      	ldr	r3, [r7, #4]
 801c9d4:	601a      	str	r2, [r3, #0]
 801c9d6:	687b      	ldr	r3, [r7, #4]
 801c9d8:	683a      	ldr	r2, [r7, #0]
 801c9da:	62da      	str	r2, [r3, #44]	; 0x2c
 801c9dc:	687b      	ldr	r3, [r7, #4]
 801c9de:	4618      	mov	r0, r3
 801c9e0:	3708      	adds	r7, #8
 801c9e2:	46bd      	mov	sp, r7
 801c9e4:	bd80      	pop	{r7, pc}
 801c9e6:	bf00      	nop
 801c9e8:	080228f0 	.word	0x080228f0
 801c9ec:	08022ac8 	.word	0x08022ac8

0801c9f0 <_ZN14WatchdogThreadD1Ev>:
class WatchdogThread : Thread {
 801c9f0:	b580      	push	{r7, lr}
 801c9f2:	b082      	sub	sp, #8
 801c9f4:	af00      	add	r7, sp, #0
 801c9f6:	6078      	str	r0, [r7, #4]
 801c9f8:	4a05      	ldr	r2, [pc, #20]	; (801ca10 <_ZN14WatchdogThreadD1Ev+0x20>)
 801c9fa:	687b      	ldr	r3, [r7, #4]
 801c9fc:	601a      	str	r2, [r3, #0]
 801c9fe:	687b      	ldr	r3, [r7, #4]
 801ca00:	4618      	mov	r0, r3
 801ca02:	f7ff ffcb 	bl	801c99c <_ZN6ThreadD1Ev>
 801ca06:	687b      	ldr	r3, [r7, #4]
 801ca08:	4618      	mov	r0, r3
 801ca0a:	3708      	adds	r7, #8
 801ca0c:	46bd      	mov	sp, r7
 801ca0e:	bd80      	pop	{r7, pc}
 801ca10:	08022ac8 	.word	0x08022ac8

0801ca14 <__tcf_0>:
}
#endif

#ifdef CORE_CM7
void initCortexM7() {
	static WatchdogThread watchdog(&hiwdg1);
 801ca14:	b580      	push	{r7, lr}
 801ca16:	af00      	add	r7, sp, #0
 801ca18:	4801      	ldr	r0, [pc, #4]	; (801ca20 <__tcf_0+0xc>)
 801ca1a:	f7ff ffe9 	bl	801c9f0 <_ZN14WatchdogThreadD1Ev>
 801ca1e:	bd80      	pop	{r7, pc}
 801ca20:	20007870 	.word	0x20007870

0801ca24 <_ZN10LWIPThreadD1Ev>:

#include "Thread.h"

#include <stdint.h>

class LWIPThread : public Thread {
 801ca24:	b580      	push	{r7, lr}
 801ca26:	b082      	sub	sp, #8
 801ca28:	af00      	add	r7, sp, #0
 801ca2a:	6078      	str	r0, [r7, #4]
 801ca2c:	4a05      	ldr	r2, [pc, #20]	; (801ca44 <_ZN10LWIPThreadD1Ev+0x20>)
 801ca2e:	687b      	ldr	r3, [r7, #4]
 801ca30:	601a      	str	r2, [r3, #0]
 801ca32:	687b      	ldr	r3, [r7, #4]
 801ca34:	4618      	mov	r0, r3
 801ca36:	f7ff ffb1 	bl	801c99c <_ZN6ThreadD1Ev>
 801ca3a:	687b      	ldr	r3, [r7, #4]
 801ca3c:	4618      	mov	r0, r3
 801ca3e:	3708      	adds	r7, #8
 801ca40:	46bd      	mov	sp, r7
 801ca42:	bd80      	pop	{r7, pc}
 801ca44:	08022ae8 	.word	0x08022ae8

0801ca48 <__tcf_1>:
	static LWIPThread lwip("localhost", 42666);
 801ca48:	b580      	push	{r7, lr}
 801ca4a:	af00      	add	r7, sp, #0
 801ca4c:	4801      	ldr	r0, [pc, #4]	; (801ca54 <__tcf_1+0xc>)
 801ca4e:	f7ff ffe9 	bl	801ca24 <_ZN10LWIPThreadD1Ev>
 801ca52:	bd80      	pop	{r7, pc}
 801ca54:	200078a4 	.word	0x200078a4

0801ca58 <initCortexM7>:
void initCortexM7() {
 801ca58:	b580      	push	{r7, lr}
 801ca5a:	af00      	add	r7, sp, #0
	static WatchdogThread watchdog(&hiwdg1);
 801ca5c:	4b24      	ldr	r3, [pc, #144]	; (801caf0 <initCortexM7+0x98>)
 801ca5e:	781b      	ldrb	r3, [r3, #0]
 801ca60:	f3bf 8f5b 	dmb	ish
 801ca64:	b2db      	uxtb	r3, r3
 801ca66:	f003 0301 	and.w	r3, r3, #1
 801ca6a:	2b00      	cmp	r3, #0
 801ca6c:	bf0c      	ite	eq
 801ca6e:	2301      	moveq	r3, #1
 801ca70:	2300      	movne	r3, #0
 801ca72:	b2db      	uxtb	r3, r3
 801ca74:	2b00      	cmp	r3, #0
 801ca76:	d014      	beq.n	801caa2 <initCortexM7+0x4a>
 801ca78:	481d      	ldr	r0, [pc, #116]	; (801caf0 <initCortexM7+0x98>)
 801ca7a:	f000 f94b 	bl	801cd14 <__cxa_guard_acquire>
 801ca7e:	4603      	mov	r3, r0
 801ca80:	2b00      	cmp	r3, #0
 801ca82:	bf14      	ite	ne
 801ca84:	2301      	movne	r3, #1
 801ca86:	2300      	moveq	r3, #0
 801ca88:	b2db      	uxtb	r3, r3
 801ca8a:	2b00      	cmp	r3, #0
 801ca8c:	d009      	beq.n	801caa2 <initCortexM7+0x4a>
 801ca8e:	4919      	ldr	r1, [pc, #100]	; (801caf4 <initCortexM7+0x9c>)
 801ca90:	4819      	ldr	r0, [pc, #100]	; (801caf8 <initCortexM7+0xa0>)
 801ca92:	f7ff ff93 	bl	801c9bc <_ZN14WatchdogThreadC1EP18IWDG_HandleTypeDef>
 801ca96:	4816      	ldr	r0, [pc, #88]	; (801caf0 <initCortexM7+0x98>)
 801ca98:	f000 f948 	bl	801cd2c <__cxa_guard_release>
 801ca9c:	4817      	ldr	r0, [pc, #92]	; (801cafc <initCortexM7+0xa4>)
 801ca9e:	f000 f963 	bl	801cd68 <atexit>
	static LWIPThread lwip("localhost", 42666);
 801caa2:	4b17      	ldr	r3, [pc, #92]	; (801cb00 <initCortexM7+0xa8>)
 801caa4:	781b      	ldrb	r3, [r3, #0]
 801caa6:	f3bf 8f5b 	dmb	ish
 801caaa:	b2db      	uxtb	r3, r3
 801caac:	f003 0301 	and.w	r3, r3, #1
 801cab0:	2b00      	cmp	r3, #0
 801cab2:	bf0c      	ite	eq
 801cab4:	2301      	moveq	r3, #1
 801cab6:	2300      	movne	r3, #0
 801cab8:	b2db      	uxtb	r3, r3
 801caba:	2b00      	cmp	r3, #0
 801cabc:	d016      	beq.n	801caec <initCortexM7+0x94>
 801cabe:	4810      	ldr	r0, [pc, #64]	; (801cb00 <initCortexM7+0xa8>)
 801cac0:	f000 f928 	bl	801cd14 <__cxa_guard_acquire>
 801cac4:	4603      	mov	r3, r0
 801cac6:	2b00      	cmp	r3, #0
 801cac8:	bf14      	ite	ne
 801caca:	2301      	movne	r3, #1
 801cacc:	2300      	moveq	r3, #0
 801cace:	b2db      	uxtb	r3, r3
 801cad0:	2b00      	cmp	r3, #0
 801cad2:	d00b      	beq.n	801caec <initCortexM7+0x94>
 801cad4:	f24a 62aa 	movw	r2, #42666	; 0xa6aa
 801cad8:	490a      	ldr	r1, [pc, #40]	; (801cb04 <initCortexM7+0xac>)
 801cada:	480b      	ldr	r0, [pc, #44]	; (801cb08 <initCortexM7+0xb0>)
 801cadc:	f000 f872 	bl	801cbc4 <_ZN10LWIPThreadC1EPKct>
 801cae0:	4807      	ldr	r0, [pc, #28]	; (801cb00 <initCortexM7+0xa8>)
 801cae2:	f000 f923 	bl	801cd2c <__cxa_guard_release>
 801cae6:	4809      	ldr	r0, [pc, #36]	; (801cb0c <initCortexM7+0xb4>)
 801cae8:	f000 f93e 	bl	801cd68 <atexit>
}
 801caec:	bf00      	nop
 801caee:	bd80      	pop	{r7, pc}
 801caf0:	200078a0 	.word	0x200078a0
 801caf4:	20007ac0 	.word	0x20007ac0
 801caf8:	20007870 	.word	0x20007870
 801cafc:	0801ca15 	.word	0x0801ca15
 801cb00:	200078d8 	.word	0x200078d8
 801cb04:	080228fc 	.word	0x080228fc
 801cb08:	200078a4 	.word	0x200078a4
 801cb0c:	0801ca49 	.word	0x0801ca49

0801cb10 <_Z10__task_runPv>:

#include "usart.h"
#define DEFAULT_STACK_SIZE (512)


void __task_run(void* arg) {
 801cb10:	b580      	push	{r7, lr}
 801cb12:	b084      	sub	sp, #16
 801cb14:	af00      	add	r7, sp, #0
 801cb16:	6078      	str	r0, [r7, #4]
	Thread* thread = (Thread*) arg;
 801cb18:	687b      	ldr	r3, [r7, #4]
 801cb1a:	60fb      	str	r3, [r7, #12]

	thread->init();
 801cb1c:	68fb      	ldr	r3, [r7, #12]
 801cb1e:	681b      	ldr	r3, [r3, #0]
 801cb20:	681b      	ldr	r3, [r3, #0]
 801cb22:	68f8      	ldr	r0, [r7, #12]
 801cb24:	4798      	blx	r3

	while(true) {
		thread->loop();
 801cb26:	68fb      	ldr	r3, [r7, #12]
 801cb28:	681b      	ldr	r3, [r3, #0]
 801cb2a:	3304      	adds	r3, #4
 801cb2c:	681b      	ldr	r3, [r3, #0]
 801cb2e:	68f8      	ldr	r0, [r7, #12]
 801cb30:	4798      	blx	r3
 801cb32:	e7f8      	b.n	801cb26 <_Z10__task_runPv+0x16>

0801cb34 <_ZN6ThreadC1EPKc>:
	}
}

Thread::Thread(const char* name) : Thread(name, (osPriority_t) osPriorityNormal) {
 801cb34:	b580      	push	{r7, lr}
 801cb36:	b082      	sub	sp, #8
 801cb38:	af00      	add	r7, sp, #0
 801cb3a:	6078      	str	r0, [r7, #4]
 801cb3c:	6039      	str	r1, [r7, #0]
 801cb3e:	2218      	movs	r2, #24
 801cb40:	6839      	ldr	r1, [r7, #0]
 801cb42:	6878      	ldr	r0, [r7, #4]
 801cb44:	f000 f805 	bl	801cb52 <_ZN6ThreadC1EPKc12osPriority_t>
	;
}
 801cb48:	687b      	ldr	r3, [r7, #4]
 801cb4a:	4618      	mov	r0, r3
 801cb4c:	3708      	adds	r7, #8
 801cb4e:	46bd      	mov	sp, r7
 801cb50:	bd80      	pop	{r7, pc}

0801cb52 <_ZN6ThreadC1EPKc12osPriority_t>:

Thread::Thread(const char* name, osPriority_t priority) : Thread(name, priority, DEFAULT_STACK_SIZE) {
 801cb52:	b580      	push	{r7, lr}
 801cb54:	b084      	sub	sp, #16
 801cb56:	af00      	add	r7, sp, #0
 801cb58:	60f8      	str	r0, [r7, #12]
 801cb5a:	60b9      	str	r1, [r7, #8]
 801cb5c:	607a      	str	r2, [r7, #4]
 801cb5e:	f44f 7300 	mov.w	r3, #512	; 0x200
 801cb62:	687a      	ldr	r2, [r7, #4]
 801cb64:	68b9      	ldr	r1, [r7, #8]
 801cb66:	68f8      	ldr	r0, [r7, #12]
 801cb68:	f000 f806 	bl	801cb78 <_ZN6ThreadC1EPKc12osPriority_tm>
	;
}
 801cb6c:	68fb      	ldr	r3, [r7, #12]
 801cb6e:	4618      	mov	r0, r3
 801cb70:	3710      	adds	r7, #16
 801cb72:	46bd      	mov	sp, r7
 801cb74:	bd80      	pop	{r7, pc}
	...

0801cb78 <_ZN6ThreadC1EPKc12osPriority_tm>:

Thread::Thread(const char* name, uint32_t stackSize) : Thread(name, (osPriority_t) osPriorityNormal, stackSize) {
	;
}

Thread::Thread(const char* name, osPriority_t priority, uint32_t stackSize) {
 801cb78:	b580      	push	{r7, lr}
 801cb7a:	b084      	sub	sp, #16
 801cb7c:	af00      	add	r7, sp, #0
 801cb7e:	60f8      	str	r0, [r7, #12]
 801cb80:	60b9      	str	r1, [r7, #8]
 801cb82:	607a      	str	r2, [r7, #4]
 801cb84:	603b      	str	r3, [r7, #0]
 801cb86:	4a0d      	ldr	r2, [pc, #52]	; (801cbbc <_ZN6ThreadC1EPKc12osPriority_tm+0x44>)
 801cb88:	68fb      	ldr	r3, [r7, #12]
 801cb8a:	601a      	str	r2, [r3, #0]
	attributes.name = name;
 801cb8c:	68fb      	ldr	r3, [r7, #12]
 801cb8e:	68ba      	ldr	r2, [r7, #8]
 801cb90:	605a      	str	r2, [r3, #4]
	attributes.priority = priority;
 801cb92:	68fb      	ldr	r3, [r7, #12]
 801cb94:	687a      	ldr	r2, [r7, #4]
 801cb96:	61da      	str	r2, [r3, #28]
	attributes.stack_size = stackSize;
 801cb98:	68fb      	ldr	r3, [r7, #12]
 801cb9a:	683a      	ldr	r2, [r7, #0]
 801cb9c:	619a      	str	r2, [r3, #24]

	this->handle = osThreadNew(__task_run, this, &attributes);
 801cb9e:	68fb      	ldr	r3, [r7, #12]
 801cba0:	3304      	adds	r3, #4
 801cba2:	461a      	mov	r2, r3
 801cba4:	68f9      	ldr	r1, [r7, #12]
 801cba6:	4806      	ldr	r0, [pc, #24]	; (801cbc0 <_ZN6ThreadC1EPKc12osPriority_tm+0x48>)
 801cba8:	f7ef fd52 	bl	800c650 <osThreadNew>
 801cbac:	4602      	mov	r2, r0
 801cbae:	68fb      	ldr	r3, [r7, #12]
 801cbb0:	629a      	str	r2, [r3, #40]	; 0x28
}
 801cbb2:	68fb      	ldr	r3, [r7, #12]
 801cbb4:	4618      	mov	r0, r3
 801cbb6:	3710      	adds	r7, #16
 801cbb8:	46bd      	mov	sp, r7
 801cbba:	bd80      	pop	{r7, pc}
 801cbbc:	08022ad8 	.word	0x08022ad8
 801cbc0:	0801cb11 	.word	0x0801cb11

0801cbc4 <_ZN10LWIPThreadC1EPKct>:
ip4_addr_t gw;
/* USER CODE BEGIN OS_THREAD_ATTR_CMSIS_RTOS_V2 */
#define INTERFACE_THREAD_STACK_SIZE ( 1024 )


LWIPThread::LWIPThread(const char* ip, const uint16_t port) : Thread("Client thread"), ip(ip), port(port) {
 801cbc4:	b580      	push	{r7, lr}
 801cbc6:	b084      	sub	sp, #16
 801cbc8:	af00      	add	r7, sp, #0
 801cbca:	60f8      	str	r0, [r7, #12]
 801cbcc:	60b9      	str	r1, [r7, #8]
 801cbce:	4613      	mov	r3, r2
 801cbd0:	80fb      	strh	r3, [r7, #6]
 801cbd2:	68fb      	ldr	r3, [r7, #12]
 801cbd4:	4908      	ldr	r1, [pc, #32]	; (801cbf8 <_ZN10LWIPThreadC1EPKct+0x34>)
 801cbd6:	4618      	mov	r0, r3
 801cbd8:	f7ff ffac 	bl	801cb34 <_ZN6ThreadC1EPKc>
 801cbdc:	4a07      	ldr	r2, [pc, #28]	; (801cbfc <_ZN10LWIPThreadC1EPKct+0x38>)
 801cbde:	68fb      	ldr	r3, [r7, #12]
 801cbe0:	601a      	str	r2, [r3, #0]
 801cbe2:	68fb      	ldr	r3, [r7, #12]
 801cbe4:	68ba      	ldr	r2, [r7, #8]
 801cbe6:	62da      	str	r2, [r3, #44]	; 0x2c
 801cbe8:	68fb      	ldr	r3, [r7, #12]
 801cbea:	88fa      	ldrh	r2, [r7, #6]
 801cbec:	861a      	strh	r2, [r3, #48]	; 0x30

}
 801cbee:	68fb      	ldr	r3, [r7, #12]
 801cbf0:	4618      	mov	r0, r3
 801cbf2:	3710      	adds	r7, #16
 801cbf4:	46bd      	mov	sp, r7
 801cbf6:	bd80      	pop	{r7, pc}
 801cbf8:	08022908 	.word	0x08022908
 801cbfc:	08022ae8 	.word	0x08022ae8

0801cc00 <_ZN10LWIPThread4initEv>:

void LWIPThread::init() {
 801cc00:	b580      	push	{r7, lr}
 801cc02:	b090      	sub	sp, #64	; 0x40
 801cc04:	af04      	add	r7, sp, #16
 801cc06:	6078      	str	r0, [r7, #4]
	osDelay(50); // Time to get the shell loaded by Cortex M4
 801cc08:	2032      	movs	r0, #50	; 0x32
 801cc0a:	f7ef fdc7 	bl	800c79c <osDelay>

	console.printf("Initializing LWIP... ");
 801cc0e:	4928      	ldr	r1, [pc, #160]	; (801ccb0 <_ZN10LWIPThread4initEv+0xb0>)
 801cc10:	4828      	ldr	r0, [pc, #160]	; (801ccb4 <_ZN10LWIPThread4initEv+0xb4>)
 801cc12:	f7ff fe5b 	bl	801c8cc <_ZN7Console6printfEPKcz>

	/* Initilialize the LwIP stack with RTOS */
	tcpip_init( NULL, NULL );
 801cc16:	2100      	movs	r1, #0
 801cc18:	2000      	movs	r0, #0
 801cc1a:	f7fe ff75 	bl	801bb08 <tcpip_init>

	/* IP addresses initialization with DHCP (IPv4) */
	ipaddr.addr = 0;
 801cc1e:	4b26      	ldr	r3, [pc, #152]	; (801ccb8 <_ZN10LWIPThread4initEv+0xb8>)
 801cc20:	2200      	movs	r2, #0
 801cc22:	601a      	str	r2, [r3, #0]
	netmask.addr = 0;
 801cc24:	4b25      	ldr	r3, [pc, #148]	; (801ccbc <_ZN10LWIPThread4initEv+0xbc>)
 801cc26:	2200      	movs	r2, #0
 801cc28:	601a      	str	r2, [r3, #0]
	gw.addr = 0;
 801cc2a:	4b25      	ldr	r3, [pc, #148]	; (801ccc0 <_ZN10LWIPThread4initEv+0xc0>)
 801cc2c:	2200      	movs	r2, #0
 801cc2e:	601a      	str	r2, [r3, #0]

	/* add the network interface (IPv4/IPv6) with RTOS */

	netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 801cc30:	4b24      	ldr	r3, [pc, #144]	; (801ccc4 <_ZN10LWIPThread4initEv+0xc4>)
 801cc32:	9302      	str	r3, [sp, #8]
 801cc34:	4b24      	ldr	r3, [pc, #144]	; (801ccc8 <_ZN10LWIPThread4initEv+0xc8>)
 801cc36:	9301      	str	r3, [sp, #4]
 801cc38:	2300      	movs	r3, #0
 801cc3a:	9300      	str	r3, [sp, #0]
 801cc3c:	4b20      	ldr	r3, [pc, #128]	; (801ccc0 <_ZN10LWIPThread4initEv+0xc0>)
 801cc3e:	4a1f      	ldr	r2, [pc, #124]	; (801ccbc <_ZN10LWIPThread4initEv+0xbc>)
 801cc40:	491d      	ldr	r1, [pc, #116]	; (801ccb8 <_ZN10LWIPThread4initEv+0xb8>)
 801cc42:	4822      	ldr	r0, [pc, #136]	; (801cccc <_ZN10LWIPThread4initEv+0xcc>)
 801cc44:	f7f8 fabe 	bl	80151c4 <netif_add>
	osDelay(1000);
 801cc48:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 801cc4c:	f7ef fda6 	bl	800c79c <osDelay>

	/* Registers the default network interface */
	netif_set_default(&gnetif);
 801cc50:	481e      	ldr	r0, [pc, #120]	; (801cccc <_ZN10LWIPThread4initEv+0xcc>)
 801cc52:	f7f8 fc71 	bl	8015538 <netif_set_default>

	if (netif_is_link_up(&gnetif))
 801cc56:	4b1d      	ldr	r3, [pc, #116]	; (801cccc <_ZN10LWIPThread4initEv+0xcc>)
 801cc58:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801cc5c:	109b      	asrs	r3, r3, #2
 801cc5e:	b2db      	uxtb	r3, r3
 801cc60:	f003 0301 	and.w	r3, r3, #1
 801cc64:	2b00      	cmp	r3, #0
 801cc66:	d003      	beq.n	801cc70 <_ZN10LWIPThread4initEv+0x70>
	{
	/* When the netif is fully configured this function must be called */
	netif_set_up(&gnetif);
 801cc68:	4818      	ldr	r0, [pc, #96]	; (801cccc <_ZN10LWIPThread4initEv+0xcc>)
 801cc6a:	f7f8 fc75 	bl	8015558 <netif_set_up>
 801cc6e:	e002      	b.n	801cc76 <_ZN10LWIPThread4initEv+0x76>
	}
	else
	{
	/* When the netif link is down this function must be called */
	netif_set_down(&gnetif);
 801cc70:	4816      	ldr	r0, [pc, #88]	; (801cccc <_ZN10LWIPThread4initEv+0xcc>)
 801cc72:	f7f8 fcdd 	bl	8015630 <netif_set_down>
	}

	/* Set the link callback function, this function is called on change of link status*/
	netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 801cc76:	4916      	ldr	r1, [pc, #88]	; (801ccd0 <_ZN10LWIPThread4initEv+0xd0>)
 801cc78:	4814      	ldr	r0, [pc, #80]	; (801cccc <_ZN10LWIPThread4initEv+0xcc>)
 801cc7a:	f7f8 fd73 	bl	8015764 <netif_set_link_callback>

	/* Create the Ethernet link handler thread */
	/* USER CODE BEGIN H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */
	osThreadAttr_t attr;
	attr.name = "EthLink";
 801cc7e:	4b15      	ldr	r3, [pc, #84]	; (801ccd4 <_ZN10LWIPThread4initEv+0xd4>)
 801cc80:	60fb      	str	r3, [r7, #12]
	attr.stack_size = INTERFACE_THREAD_STACK_SIZE;
 801cc82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801cc86:	623b      	str	r3, [r7, #32]
	attr.priority = osPriorityBelowNormal;
 801cc88:	2310      	movs	r3, #16
 801cc8a:	627b      	str	r3, [r7, #36]	; 0x24
	osThreadNew(ethernet_link_thread, &gnetif, &attr);
 801cc8c:	f107 030c 	add.w	r3, r7, #12
 801cc90:	461a      	mov	r2, r3
 801cc92:	490e      	ldr	r1, [pc, #56]	; (801cccc <_ZN10LWIPThread4initEv+0xcc>)
 801cc94:	4810      	ldr	r0, [pc, #64]	; (801ccd8 <_ZN10LWIPThread4initEv+0xd8>)
 801cc96:	f7ef fcdb 	bl	800c650 <osThreadNew>
	/* USER CODE END H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */

	/* Start DHCP negotiation for a network interface (IPv4) */
	dhcp_start(&gnetif);
 801cc9a:	480c      	ldr	r0, [pc, #48]	; (801cccc <_ZN10LWIPThread4initEv+0xcc>)
 801cc9c:	f7f3 fe50 	bl	8010940 <dhcp_start>

	console.printf("done\n");
 801cca0:	490e      	ldr	r1, [pc, #56]	; (801ccdc <_ZN10LWIPThread4initEv+0xdc>)
 801cca2:	4804      	ldr	r0, [pc, #16]	; (801ccb4 <_ZN10LWIPThread4initEv+0xb4>)
 801cca4:	f7ff fe12 	bl	801c8cc <_ZN7Console6printfEPKcz>
}
 801cca8:	bf00      	nop
 801ccaa:	3730      	adds	r7, #48	; 0x30
 801ccac:	46bd      	mov	sp, r7
 801ccae:	bd80      	pop	{r7, pc}
 801ccb0:	08022918 	.word	0x08022918
 801ccb4:	20007768 	.word	0x20007768
 801ccb8:	20007914 	.word	0x20007914
 801ccbc:	20007918 	.word	0x20007918
 801ccc0:	2000791c 	.word	0x2000791c
 801ccc4:	0801ba45 	.word	0x0801ba45
 801ccc8:	0800c2e9 	.word	0x0800c2e9
 801cccc:	200078dc 	.word	0x200078dc
 801ccd0:	0801cce1 	.word	0x0801cce1
 801ccd4:	08022930 	.word	0x08022930
 801ccd8:	0800c411 	.word	0x0800c411
 801ccdc:	08022938 	.word	0x08022938

0801cce0 <_ZL28ethernet_link_status_updatedP5netif>:

static void ethernet_link_status_updated(struct netif *netif) {
 801cce0:	b580      	push	{r7, lr}
 801cce2:	b082      	sub	sp, #8
 801cce4:	af00      	add	r7, sp, #0
 801cce6:	6078      	str	r0, [r7, #4]
	console.printf("hello world");
 801cce8:	4903      	ldr	r1, [pc, #12]	; (801ccf8 <_ZL28ethernet_link_status_updatedP5netif+0x18>)
 801ccea:	4804      	ldr	r0, [pc, #16]	; (801ccfc <_ZL28ethernet_link_status_updatedP5netif+0x1c>)
 801ccec:	f7ff fdee 	bl	801c8cc <_ZN7Console6printfEPKcz>
}
 801ccf0:	bf00      	nop
 801ccf2:	3708      	adds	r7, #8
 801ccf4:	46bd      	mov	sp, r7
 801ccf6:	bd80      	pop	{r7, pc}
 801ccf8:	08022940 	.word	0x08022940
 801ccfc:	20007768 	.word	0x20007768

0801cd00 <_ZN10LWIPThread4loopEv>:

void LWIPThread::loop() {
 801cd00:	b480      	push	{r7}
 801cd02:	b083      	sub	sp, #12
 801cd04:	af00      	add	r7, sp, #0
 801cd06:	6078      	str	r0, [r7, #4]

}
 801cd08:	bf00      	nop
 801cd0a:	370c      	adds	r7, #12
 801cd0c:	46bd      	mov	sp, r7
 801cd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cd12:	4770      	bx	lr

0801cd14 <__cxa_guard_acquire>:
 801cd14:	6803      	ldr	r3, [r0, #0]
 801cd16:	07db      	lsls	r3, r3, #31
 801cd18:	d406      	bmi.n	801cd28 <__cxa_guard_acquire+0x14>
 801cd1a:	7843      	ldrb	r3, [r0, #1]
 801cd1c:	b103      	cbz	r3, 801cd20 <__cxa_guard_acquire+0xc>
 801cd1e:	deff      	udf	#255	; 0xff
 801cd20:	2301      	movs	r3, #1
 801cd22:	7043      	strb	r3, [r0, #1]
 801cd24:	4618      	mov	r0, r3
 801cd26:	4770      	bx	lr
 801cd28:	2000      	movs	r0, #0
 801cd2a:	4770      	bx	lr

0801cd2c <__cxa_guard_release>:
 801cd2c:	2301      	movs	r3, #1
 801cd2e:	6003      	str	r3, [r0, #0]
 801cd30:	4770      	bx	lr

0801cd32 <__cxa_pure_virtual>:
 801cd32:	b508      	push	{r3, lr}
 801cd34:	f000 f80c 	bl	801cd50 <_ZSt9terminatev>

0801cd38 <_ZN10__cxxabiv111__terminateEPFvvE>:
 801cd38:	b508      	push	{r3, lr}
 801cd3a:	4780      	blx	r0
 801cd3c:	f000 f80d 	bl	801cd5a <abort>

0801cd40 <_ZSt13get_terminatev>:
 801cd40:	4b02      	ldr	r3, [pc, #8]	; (801cd4c <_ZSt13get_terminatev+0xc>)
 801cd42:	6818      	ldr	r0, [r3, #0]
 801cd44:	f3bf 8f5b 	dmb	ish
 801cd48:	4770      	bx	lr
 801cd4a:	bf00      	nop
 801cd4c:	20000038 	.word	0x20000038

0801cd50 <_ZSt9terminatev>:
 801cd50:	b508      	push	{r3, lr}
 801cd52:	f7ff fff5 	bl	801cd40 <_ZSt13get_terminatev>
 801cd56:	f7ff ffef 	bl	801cd38 <_ZN10__cxxabiv111__terminateEPFvvE>

0801cd5a <abort>:
 801cd5a:	b508      	push	{r3, lr}
 801cd5c:	2006      	movs	r0, #6
 801cd5e:	f000 fd2f 	bl	801d7c0 <raise>
 801cd62:	2001      	movs	r0, #1
 801cd64:	f7e5 f8da 	bl	8001f1c <_exit>

0801cd68 <atexit>:
 801cd68:	2300      	movs	r3, #0
 801cd6a:	4601      	mov	r1, r0
 801cd6c:	461a      	mov	r2, r3
 801cd6e:	4618      	mov	r0, r3
 801cd70:	f000 be30 	b.w	801d9d4 <__register_exitproc>

0801cd74 <__errno>:
 801cd74:	4b01      	ldr	r3, [pc, #4]	; (801cd7c <__errno+0x8>)
 801cd76:	6818      	ldr	r0, [r3, #0]
 801cd78:	4770      	bx	lr
 801cd7a:	bf00      	nop
 801cd7c:	2000003c 	.word	0x2000003c

0801cd80 <__libc_init_array>:
 801cd80:	b570      	push	{r4, r5, r6, lr}
 801cd82:	4e0d      	ldr	r6, [pc, #52]	; (801cdb8 <__libc_init_array+0x38>)
 801cd84:	4c0d      	ldr	r4, [pc, #52]	; (801cdbc <__libc_init_array+0x3c>)
 801cd86:	1ba4      	subs	r4, r4, r6
 801cd88:	10a4      	asrs	r4, r4, #2
 801cd8a:	2500      	movs	r5, #0
 801cd8c:	42a5      	cmp	r5, r4
 801cd8e:	d109      	bne.n	801cda4 <__libc_init_array+0x24>
 801cd90:	4e0b      	ldr	r6, [pc, #44]	; (801cdc0 <__libc_init_array+0x40>)
 801cd92:	4c0c      	ldr	r4, [pc, #48]	; (801cdc4 <__libc_init_array+0x44>)
 801cd94:	f002 fd60 	bl	801f858 <_init>
 801cd98:	1ba4      	subs	r4, r4, r6
 801cd9a:	10a4      	asrs	r4, r4, #2
 801cd9c:	2500      	movs	r5, #0
 801cd9e:	42a5      	cmp	r5, r4
 801cda0:	d105      	bne.n	801cdae <__libc_init_array+0x2e>
 801cda2:	bd70      	pop	{r4, r5, r6, pc}
 801cda4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801cda8:	4798      	blx	r3
 801cdaa:	3501      	adds	r5, #1
 801cdac:	e7ee      	b.n	801cd8c <__libc_init_array+0xc>
 801cdae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801cdb2:	4798      	blx	r3
 801cdb4:	3501      	adds	r5, #1
 801cdb6:	e7f2      	b.n	801cd9e <__libc_init_array+0x1e>
 801cdb8:	08022db8 	.word	0x08022db8
 801cdbc:	08022db8 	.word	0x08022db8
 801cdc0:	08022db8 	.word	0x08022db8
 801cdc4:	08022dc0 	.word	0x08022dc0

0801cdc8 <__ascii_mbtowc>:
 801cdc8:	b082      	sub	sp, #8
 801cdca:	b901      	cbnz	r1, 801cdce <__ascii_mbtowc+0x6>
 801cdcc:	a901      	add	r1, sp, #4
 801cdce:	b142      	cbz	r2, 801cde2 <__ascii_mbtowc+0x1a>
 801cdd0:	b14b      	cbz	r3, 801cde6 <__ascii_mbtowc+0x1e>
 801cdd2:	7813      	ldrb	r3, [r2, #0]
 801cdd4:	600b      	str	r3, [r1, #0]
 801cdd6:	7812      	ldrb	r2, [r2, #0]
 801cdd8:	1c10      	adds	r0, r2, #0
 801cdda:	bf18      	it	ne
 801cddc:	2001      	movne	r0, #1
 801cdde:	b002      	add	sp, #8
 801cde0:	4770      	bx	lr
 801cde2:	4610      	mov	r0, r2
 801cde4:	e7fb      	b.n	801cdde <__ascii_mbtowc+0x16>
 801cde6:	f06f 0001 	mvn.w	r0, #1
 801cdea:	e7f8      	b.n	801cdde <__ascii_mbtowc+0x16>

0801cdec <memcmp>:
 801cdec:	b530      	push	{r4, r5, lr}
 801cdee:	2400      	movs	r4, #0
 801cdf0:	42a2      	cmp	r2, r4
 801cdf2:	d101      	bne.n	801cdf8 <memcmp+0xc>
 801cdf4:	2000      	movs	r0, #0
 801cdf6:	e007      	b.n	801ce08 <memcmp+0x1c>
 801cdf8:	5d03      	ldrb	r3, [r0, r4]
 801cdfa:	3401      	adds	r4, #1
 801cdfc:	190d      	adds	r5, r1, r4
 801cdfe:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 801ce02:	42ab      	cmp	r3, r5
 801ce04:	d0f4      	beq.n	801cdf0 <memcmp+0x4>
 801ce06:	1b58      	subs	r0, r3, r5
 801ce08:	bd30      	pop	{r4, r5, pc}

0801ce0a <memcpy>:
 801ce0a:	b510      	push	{r4, lr}
 801ce0c:	1e43      	subs	r3, r0, #1
 801ce0e:	440a      	add	r2, r1
 801ce10:	4291      	cmp	r1, r2
 801ce12:	d100      	bne.n	801ce16 <memcpy+0xc>
 801ce14:	bd10      	pop	{r4, pc}
 801ce16:	f811 4b01 	ldrb.w	r4, [r1], #1
 801ce1a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801ce1e:	e7f7      	b.n	801ce10 <memcpy+0x6>

0801ce20 <memmove>:
 801ce20:	4288      	cmp	r0, r1
 801ce22:	b510      	push	{r4, lr}
 801ce24:	eb01 0302 	add.w	r3, r1, r2
 801ce28:	d807      	bhi.n	801ce3a <memmove+0x1a>
 801ce2a:	1e42      	subs	r2, r0, #1
 801ce2c:	4299      	cmp	r1, r3
 801ce2e:	d00a      	beq.n	801ce46 <memmove+0x26>
 801ce30:	f811 4b01 	ldrb.w	r4, [r1], #1
 801ce34:	f802 4f01 	strb.w	r4, [r2, #1]!
 801ce38:	e7f8      	b.n	801ce2c <memmove+0xc>
 801ce3a:	4283      	cmp	r3, r0
 801ce3c:	d9f5      	bls.n	801ce2a <memmove+0xa>
 801ce3e:	1881      	adds	r1, r0, r2
 801ce40:	1ad2      	subs	r2, r2, r3
 801ce42:	42d3      	cmn	r3, r2
 801ce44:	d100      	bne.n	801ce48 <memmove+0x28>
 801ce46:	bd10      	pop	{r4, pc}
 801ce48:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801ce4c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801ce50:	e7f7      	b.n	801ce42 <memmove+0x22>

0801ce52 <memset>:
 801ce52:	4402      	add	r2, r0
 801ce54:	4603      	mov	r3, r0
 801ce56:	4293      	cmp	r3, r2
 801ce58:	d100      	bne.n	801ce5c <memset+0xa>
 801ce5a:	4770      	bx	lr
 801ce5c:	f803 1b01 	strb.w	r1, [r3], #1
 801ce60:	e7f9      	b.n	801ce56 <memset+0x4>

0801ce62 <__cvt>:
 801ce62:	b5f0      	push	{r4, r5, r6, r7, lr}
 801ce64:	ed2d 8b02 	vpush	{d8}
 801ce68:	eeb0 8b40 	vmov.f64	d8, d0
 801ce6c:	b085      	sub	sp, #20
 801ce6e:	4617      	mov	r7, r2
 801ce70:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801ce72:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801ce74:	ee18 2a90 	vmov	r2, s17
 801ce78:	f025 0520 	bic.w	r5, r5, #32
 801ce7c:	2a00      	cmp	r2, #0
 801ce7e:	bfb6      	itet	lt
 801ce80:	222d      	movlt	r2, #45	; 0x2d
 801ce82:	2200      	movge	r2, #0
 801ce84:	eeb1 8b40 	vneglt.f64	d8, d0
 801ce88:	2d46      	cmp	r5, #70	; 0x46
 801ce8a:	460c      	mov	r4, r1
 801ce8c:	701a      	strb	r2, [r3, #0]
 801ce8e:	d004      	beq.n	801ce9a <__cvt+0x38>
 801ce90:	2d45      	cmp	r5, #69	; 0x45
 801ce92:	d100      	bne.n	801ce96 <__cvt+0x34>
 801ce94:	3401      	adds	r4, #1
 801ce96:	2102      	movs	r1, #2
 801ce98:	e000      	b.n	801ce9c <__cvt+0x3a>
 801ce9a:	2103      	movs	r1, #3
 801ce9c:	ab03      	add	r3, sp, #12
 801ce9e:	9301      	str	r3, [sp, #4]
 801cea0:	ab02      	add	r3, sp, #8
 801cea2:	9300      	str	r3, [sp, #0]
 801cea4:	4622      	mov	r2, r4
 801cea6:	4633      	mov	r3, r6
 801cea8:	eeb0 0b48 	vmov.f64	d0, d8
 801ceac:	f000 fe84 	bl	801dbb8 <_dtoa_r>
 801ceb0:	2d47      	cmp	r5, #71	; 0x47
 801ceb2:	d101      	bne.n	801ceb8 <__cvt+0x56>
 801ceb4:	07fb      	lsls	r3, r7, #31
 801ceb6:	d51e      	bpl.n	801cef6 <__cvt+0x94>
 801ceb8:	2d46      	cmp	r5, #70	; 0x46
 801ceba:	eb00 0304 	add.w	r3, r0, r4
 801cebe:	d10c      	bne.n	801ceda <__cvt+0x78>
 801cec0:	7802      	ldrb	r2, [r0, #0]
 801cec2:	2a30      	cmp	r2, #48	; 0x30
 801cec4:	d107      	bne.n	801ced6 <__cvt+0x74>
 801cec6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801ceca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cece:	bf1c      	itt	ne
 801ced0:	f1c4 0401 	rsbne	r4, r4, #1
 801ced4:	6034      	strne	r4, [r6, #0]
 801ced6:	6832      	ldr	r2, [r6, #0]
 801ced8:	4413      	add	r3, r2
 801ceda:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801cede:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cee2:	d007      	beq.n	801cef4 <__cvt+0x92>
 801cee4:	2130      	movs	r1, #48	; 0x30
 801cee6:	9a03      	ldr	r2, [sp, #12]
 801cee8:	429a      	cmp	r2, r3
 801ceea:	d204      	bcs.n	801cef6 <__cvt+0x94>
 801ceec:	1c54      	adds	r4, r2, #1
 801ceee:	9403      	str	r4, [sp, #12]
 801cef0:	7011      	strb	r1, [r2, #0]
 801cef2:	e7f8      	b.n	801cee6 <__cvt+0x84>
 801cef4:	9303      	str	r3, [sp, #12]
 801cef6:	9b03      	ldr	r3, [sp, #12]
 801cef8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801cefa:	1a1b      	subs	r3, r3, r0
 801cefc:	6013      	str	r3, [r2, #0]
 801cefe:	b005      	add	sp, #20
 801cf00:	ecbd 8b02 	vpop	{d8}
 801cf04:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801cf06 <__exponent>:
 801cf06:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801cf08:	2900      	cmp	r1, #0
 801cf0a:	4604      	mov	r4, r0
 801cf0c:	bfba      	itte	lt
 801cf0e:	4249      	neglt	r1, r1
 801cf10:	232d      	movlt	r3, #45	; 0x2d
 801cf12:	232b      	movge	r3, #43	; 0x2b
 801cf14:	2909      	cmp	r1, #9
 801cf16:	f804 2b02 	strb.w	r2, [r4], #2
 801cf1a:	7043      	strb	r3, [r0, #1]
 801cf1c:	dd20      	ble.n	801cf60 <__exponent+0x5a>
 801cf1e:	f10d 0307 	add.w	r3, sp, #7
 801cf22:	461f      	mov	r7, r3
 801cf24:	260a      	movs	r6, #10
 801cf26:	fb91 f5f6 	sdiv	r5, r1, r6
 801cf2a:	fb06 1115 	mls	r1, r6, r5, r1
 801cf2e:	3130      	adds	r1, #48	; 0x30
 801cf30:	2d09      	cmp	r5, #9
 801cf32:	f803 1c01 	strb.w	r1, [r3, #-1]
 801cf36:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 801cf3a:	4629      	mov	r1, r5
 801cf3c:	dc09      	bgt.n	801cf52 <__exponent+0x4c>
 801cf3e:	3130      	adds	r1, #48	; 0x30
 801cf40:	3b02      	subs	r3, #2
 801cf42:	f802 1c01 	strb.w	r1, [r2, #-1]
 801cf46:	42bb      	cmp	r3, r7
 801cf48:	4622      	mov	r2, r4
 801cf4a:	d304      	bcc.n	801cf56 <__exponent+0x50>
 801cf4c:	1a10      	subs	r0, r2, r0
 801cf4e:	b003      	add	sp, #12
 801cf50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801cf52:	4613      	mov	r3, r2
 801cf54:	e7e7      	b.n	801cf26 <__exponent+0x20>
 801cf56:	f813 2b01 	ldrb.w	r2, [r3], #1
 801cf5a:	f804 2b01 	strb.w	r2, [r4], #1
 801cf5e:	e7f2      	b.n	801cf46 <__exponent+0x40>
 801cf60:	2330      	movs	r3, #48	; 0x30
 801cf62:	4419      	add	r1, r3
 801cf64:	7083      	strb	r3, [r0, #2]
 801cf66:	1d02      	adds	r2, r0, #4
 801cf68:	70c1      	strb	r1, [r0, #3]
 801cf6a:	e7ef      	b.n	801cf4c <__exponent+0x46>
 801cf6c:	0000      	movs	r0, r0
	...

0801cf70 <_printf_float>:
 801cf70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cf74:	b08d      	sub	sp, #52	; 0x34
 801cf76:	460c      	mov	r4, r1
 801cf78:	4616      	mov	r6, r2
 801cf7a:	461f      	mov	r7, r3
 801cf7c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 801cf80:	4605      	mov	r5, r0
 801cf82:	f001 fcdf 	bl	801e944 <_localeconv_r>
 801cf86:	f8d0 b000 	ldr.w	fp, [r0]
 801cf8a:	4658      	mov	r0, fp
 801cf8c:	f7e3 f9a8 	bl	80002e0 <strlen>
 801cf90:	2300      	movs	r3, #0
 801cf92:	930a      	str	r3, [sp, #40]	; 0x28
 801cf94:	f8d8 3000 	ldr.w	r3, [r8]
 801cf98:	9005      	str	r0, [sp, #20]
 801cf9a:	3307      	adds	r3, #7
 801cf9c:	f023 0307 	bic.w	r3, r3, #7
 801cfa0:	f103 0108 	add.w	r1, r3, #8
 801cfa4:	f894 9018 	ldrb.w	r9, [r4, #24]
 801cfa8:	6822      	ldr	r2, [r4, #0]
 801cfaa:	f8c8 1000 	str.w	r1, [r8]
 801cfae:	e9d3 0100 	ldrd	r0, r1, [r3]
 801cfb2:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 801cfb6:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 801d240 <_printf_float+0x2d0>
 801cfba:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 801cfbe:	eeb0 6bc0 	vabs.f64	d6, d0
 801cfc2:	eeb4 6b47 	vcmp.f64	d6, d7
 801cfc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cfca:	dd24      	ble.n	801d016 <_printf_float+0xa6>
 801cfcc:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801cfd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cfd4:	d502      	bpl.n	801cfdc <_printf_float+0x6c>
 801cfd6:	232d      	movs	r3, #45	; 0x2d
 801cfd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801cfdc:	499a      	ldr	r1, [pc, #616]	; (801d248 <_printf_float+0x2d8>)
 801cfde:	4b9b      	ldr	r3, [pc, #620]	; (801d24c <_printf_float+0x2dc>)
 801cfe0:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 801cfe4:	bf8c      	ite	hi
 801cfe6:	4688      	movhi	r8, r1
 801cfe8:	4698      	movls	r8, r3
 801cfea:	f022 0204 	bic.w	r2, r2, #4
 801cfee:	2303      	movs	r3, #3
 801cff0:	6123      	str	r3, [r4, #16]
 801cff2:	6022      	str	r2, [r4, #0]
 801cff4:	f04f 0a00 	mov.w	sl, #0
 801cff8:	9700      	str	r7, [sp, #0]
 801cffa:	4633      	mov	r3, r6
 801cffc:	aa0b      	add	r2, sp, #44	; 0x2c
 801cffe:	4621      	mov	r1, r4
 801d000:	4628      	mov	r0, r5
 801d002:	f000 f9e1 	bl	801d3c8 <_printf_common>
 801d006:	3001      	adds	r0, #1
 801d008:	f040 8089 	bne.w	801d11e <_printf_float+0x1ae>
 801d00c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801d010:	b00d      	add	sp, #52	; 0x34
 801d012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d016:	eeb4 0b40 	vcmp.f64	d0, d0
 801d01a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d01e:	d702      	bvc.n	801d026 <_printf_float+0xb6>
 801d020:	498b      	ldr	r1, [pc, #556]	; (801d250 <_printf_float+0x2e0>)
 801d022:	4b8c      	ldr	r3, [pc, #560]	; (801d254 <_printf_float+0x2e4>)
 801d024:	e7dc      	b.n	801cfe0 <_printf_float+0x70>
 801d026:	6861      	ldr	r1, [r4, #4]
 801d028:	1c4b      	adds	r3, r1, #1
 801d02a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801d02e:	ab0a      	add	r3, sp, #40	; 0x28
 801d030:	a809      	add	r0, sp, #36	; 0x24
 801d032:	d13b      	bne.n	801d0ac <_printf_float+0x13c>
 801d034:	2106      	movs	r1, #6
 801d036:	6061      	str	r1, [r4, #4]
 801d038:	f04f 0c00 	mov.w	ip, #0
 801d03c:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 801d040:	e9cd 0900 	strd	r0, r9, [sp]
 801d044:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801d048:	6022      	str	r2, [r4, #0]
 801d04a:	6861      	ldr	r1, [r4, #4]
 801d04c:	4628      	mov	r0, r5
 801d04e:	f7ff ff08 	bl	801ce62 <__cvt>
 801d052:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 801d056:	2b47      	cmp	r3, #71	; 0x47
 801d058:	4680      	mov	r8, r0
 801d05a:	d109      	bne.n	801d070 <_printf_float+0x100>
 801d05c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d05e:	1cd8      	adds	r0, r3, #3
 801d060:	db02      	blt.n	801d068 <_printf_float+0xf8>
 801d062:	6862      	ldr	r2, [r4, #4]
 801d064:	4293      	cmp	r3, r2
 801d066:	dd47      	ble.n	801d0f8 <_printf_float+0x188>
 801d068:	f1a9 0902 	sub.w	r9, r9, #2
 801d06c:	fa5f f989 	uxtb.w	r9, r9
 801d070:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801d074:	9909      	ldr	r1, [sp, #36]	; 0x24
 801d076:	d824      	bhi.n	801d0c2 <_printf_float+0x152>
 801d078:	3901      	subs	r1, #1
 801d07a:	464a      	mov	r2, r9
 801d07c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801d080:	9109      	str	r1, [sp, #36]	; 0x24
 801d082:	f7ff ff40 	bl	801cf06 <__exponent>
 801d086:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801d088:	1813      	adds	r3, r2, r0
 801d08a:	2a01      	cmp	r2, #1
 801d08c:	4682      	mov	sl, r0
 801d08e:	6123      	str	r3, [r4, #16]
 801d090:	dc02      	bgt.n	801d098 <_printf_float+0x128>
 801d092:	6822      	ldr	r2, [r4, #0]
 801d094:	07d1      	lsls	r1, r2, #31
 801d096:	d501      	bpl.n	801d09c <_printf_float+0x12c>
 801d098:	3301      	adds	r3, #1
 801d09a:	6123      	str	r3, [r4, #16]
 801d09c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801d0a0:	2b00      	cmp	r3, #0
 801d0a2:	d0a9      	beq.n	801cff8 <_printf_float+0x88>
 801d0a4:	232d      	movs	r3, #45	; 0x2d
 801d0a6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801d0aa:	e7a5      	b.n	801cff8 <_printf_float+0x88>
 801d0ac:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 801d0b0:	f000 8178 	beq.w	801d3a4 <_printf_float+0x434>
 801d0b4:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 801d0b8:	d1be      	bne.n	801d038 <_printf_float+0xc8>
 801d0ba:	2900      	cmp	r1, #0
 801d0bc:	d1bc      	bne.n	801d038 <_printf_float+0xc8>
 801d0be:	2101      	movs	r1, #1
 801d0c0:	e7b9      	b.n	801d036 <_printf_float+0xc6>
 801d0c2:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 801d0c6:	d119      	bne.n	801d0fc <_printf_float+0x18c>
 801d0c8:	2900      	cmp	r1, #0
 801d0ca:	6863      	ldr	r3, [r4, #4]
 801d0cc:	dd0c      	ble.n	801d0e8 <_printf_float+0x178>
 801d0ce:	6121      	str	r1, [r4, #16]
 801d0d0:	b913      	cbnz	r3, 801d0d8 <_printf_float+0x168>
 801d0d2:	6822      	ldr	r2, [r4, #0]
 801d0d4:	07d2      	lsls	r2, r2, #31
 801d0d6:	d502      	bpl.n	801d0de <_printf_float+0x16e>
 801d0d8:	3301      	adds	r3, #1
 801d0da:	440b      	add	r3, r1
 801d0dc:	6123      	str	r3, [r4, #16]
 801d0de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d0e0:	65a3      	str	r3, [r4, #88]	; 0x58
 801d0e2:	f04f 0a00 	mov.w	sl, #0
 801d0e6:	e7d9      	b.n	801d09c <_printf_float+0x12c>
 801d0e8:	b913      	cbnz	r3, 801d0f0 <_printf_float+0x180>
 801d0ea:	6822      	ldr	r2, [r4, #0]
 801d0ec:	07d0      	lsls	r0, r2, #31
 801d0ee:	d501      	bpl.n	801d0f4 <_printf_float+0x184>
 801d0f0:	3302      	adds	r3, #2
 801d0f2:	e7f3      	b.n	801d0dc <_printf_float+0x16c>
 801d0f4:	2301      	movs	r3, #1
 801d0f6:	e7f1      	b.n	801d0dc <_printf_float+0x16c>
 801d0f8:	f04f 0967 	mov.w	r9, #103	; 0x67
 801d0fc:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 801d100:	4293      	cmp	r3, r2
 801d102:	db05      	blt.n	801d110 <_printf_float+0x1a0>
 801d104:	6822      	ldr	r2, [r4, #0]
 801d106:	6123      	str	r3, [r4, #16]
 801d108:	07d1      	lsls	r1, r2, #31
 801d10a:	d5e8      	bpl.n	801d0de <_printf_float+0x16e>
 801d10c:	3301      	adds	r3, #1
 801d10e:	e7e5      	b.n	801d0dc <_printf_float+0x16c>
 801d110:	2b00      	cmp	r3, #0
 801d112:	bfd4      	ite	le
 801d114:	f1c3 0302 	rsble	r3, r3, #2
 801d118:	2301      	movgt	r3, #1
 801d11a:	4413      	add	r3, r2
 801d11c:	e7de      	b.n	801d0dc <_printf_float+0x16c>
 801d11e:	6823      	ldr	r3, [r4, #0]
 801d120:	055a      	lsls	r2, r3, #21
 801d122:	d407      	bmi.n	801d134 <_printf_float+0x1c4>
 801d124:	6923      	ldr	r3, [r4, #16]
 801d126:	4642      	mov	r2, r8
 801d128:	4631      	mov	r1, r6
 801d12a:	4628      	mov	r0, r5
 801d12c:	47b8      	blx	r7
 801d12e:	3001      	adds	r0, #1
 801d130:	d12a      	bne.n	801d188 <_printf_float+0x218>
 801d132:	e76b      	b.n	801d00c <_printf_float+0x9c>
 801d134:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801d138:	f240 80de 	bls.w	801d2f8 <_printf_float+0x388>
 801d13c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801d140:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801d144:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d148:	d133      	bne.n	801d1b2 <_printf_float+0x242>
 801d14a:	2301      	movs	r3, #1
 801d14c:	4a42      	ldr	r2, [pc, #264]	; (801d258 <_printf_float+0x2e8>)
 801d14e:	4631      	mov	r1, r6
 801d150:	4628      	mov	r0, r5
 801d152:	47b8      	blx	r7
 801d154:	3001      	adds	r0, #1
 801d156:	f43f af59 	beq.w	801d00c <_printf_float+0x9c>
 801d15a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801d15e:	429a      	cmp	r2, r3
 801d160:	db02      	blt.n	801d168 <_printf_float+0x1f8>
 801d162:	6823      	ldr	r3, [r4, #0]
 801d164:	07d8      	lsls	r0, r3, #31
 801d166:	d50f      	bpl.n	801d188 <_printf_float+0x218>
 801d168:	9b05      	ldr	r3, [sp, #20]
 801d16a:	465a      	mov	r2, fp
 801d16c:	4631      	mov	r1, r6
 801d16e:	4628      	mov	r0, r5
 801d170:	47b8      	blx	r7
 801d172:	3001      	adds	r0, #1
 801d174:	f43f af4a 	beq.w	801d00c <_printf_float+0x9c>
 801d178:	f04f 0800 	mov.w	r8, #0
 801d17c:	f104 091a 	add.w	r9, r4, #26
 801d180:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801d182:	3b01      	subs	r3, #1
 801d184:	4543      	cmp	r3, r8
 801d186:	dc09      	bgt.n	801d19c <_printf_float+0x22c>
 801d188:	6823      	ldr	r3, [r4, #0]
 801d18a:	079b      	lsls	r3, r3, #30
 801d18c:	f100 8105 	bmi.w	801d39a <_printf_float+0x42a>
 801d190:	68e0      	ldr	r0, [r4, #12]
 801d192:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801d194:	4298      	cmp	r0, r3
 801d196:	bfb8      	it	lt
 801d198:	4618      	movlt	r0, r3
 801d19a:	e739      	b.n	801d010 <_printf_float+0xa0>
 801d19c:	2301      	movs	r3, #1
 801d19e:	464a      	mov	r2, r9
 801d1a0:	4631      	mov	r1, r6
 801d1a2:	4628      	mov	r0, r5
 801d1a4:	47b8      	blx	r7
 801d1a6:	3001      	adds	r0, #1
 801d1a8:	f43f af30 	beq.w	801d00c <_printf_float+0x9c>
 801d1ac:	f108 0801 	add.w	r8, r8, #1
 801d1b0:	e7e6      	b.n	801d180 <_printf_float+0x210>
 801d1b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d1b4:	2b00      	cmp	r3, #0
 801d1b6:	dc2b      	bgt.n	801d210 <_printf_float+0x2a0>
 801d1b8:	2301      	movs	r3, #1
 801d1ba:	4a27      	ldr	r2, [pc, #156]	; (801d258 <_printf_float+0x2e8>)
 801d1bc:	4631      	mov	r1, r6
 801d1be:	4628      	mov	r0, r5
 801d1c0:	47b8      	blx	r7
 801d1c2:	3001      	adds	r0, #1
 801d1c4:	f43f af22 	beq.w	801d00c <_printf_float+0x9c>
 801d1c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d1ca:	b923      	cbnz	r3, 801d1d6 <_printf_float+0x266>
 801d1cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801d1ce:	b913      	cbnz	r3, 801d1d6 <_printf_float+0x266>
 801d1d0:	6823      	ldr	r3, [r4, #0]
 801d1d2:	07d9      	lsls	r1, r3, #31
 801d1d4:	d5d8      	bpl.n	801d188 <_printf_float+0x218>
 801d1d6:	9b05      	ldr	r3, [sp, #20]
 801d1d8:	465a      	mov	r2, fp
 801d1da:	4631      	mov	r1, r6
 801d1dc:	4628      	mov	r0, r5
 801d1de:	47b8      	blx	r7
 801d1e0:	3001      	adds	r0, #1
 801d1e2:	f43f af13 	beq.w	801d00c <_printf_float+0x9c>
 801d1e6:	f04f 0900 	mov.w	r9, #0
 801d1ea:	f104 0a1a 	add.w	sl, r4, #26
 801d1ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d1f0:	425b      	negs	r3, r3
 801d1f2:	454b      	cmp	r3, r9
 801d1f4:	dc01      	bgt.n	801d1fa <_printf_float+0x28a>
 801d1f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801d1f8:	e795      	b.n	801d126 <_printf_float+0x1b6>
 801d1fa:	2301      	movs	r3, #1
 801d1fc:	4652      	mov	r2, sl
 801d1fe:	4631      	mov	r1, r6
 801d200:	4628      	mov	r0, r5
 801d202:	47b8      	blx	r7
 801d204:	3001      	adds	r0, #1
 801d206:	f43f af01 	beq.w	801d00c <_printf_float+0x9c>
 801d20a:	f109 0901 	add.w	r9, r9, #1
 801d20e:	e7ee      	b.n	801d1ee <_printf_float+0x27e>
 801d210:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801d212:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801d214:	429a      	cmp	r2, r3
 801d216:	bfa8      	it	ge
 801d218:	461a      	movge	r2, r3
 801d21a:	2a00      	cmp	r2, #0
 801d21c:	4691      	mov	r9, r2
 801d21e:	dd07      	ble.n	801d230 <_printf_float+0x2c0>
 801d220:	4613      	mov	r3, r2
 801d222:	4631      	mov	r1, r6
 801d224:	4642      	mov	r2, r8
 801d226:	4628      	mov	r0, r5
 801d228:	47b8      	blx	r7
 801d22a:	3001      	adds	r0, #1
 801d22c:	f43f aeee 	beq.w	801d00c <_printf_float+0x9c>
 801d230:	f104 031a 	add.w	r3, r4, #26
 801d234:	f04f 0a00 	mov.w	sl, #0
 801d238:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801d23c:	9307      	str	r3, [sp, #28]
 801d23e:	e017      	b.n	801d270 <_printf_float+0x300>
 801d240:	ffffffff 	.word	0xffffffff
 801d244:	7fefffff 	.word	0x7fefffff
 801d248:	08022b02 	.word	0x08022b02
 801d24c:	08022afe 	.word	0x08022afe
 801d250:	08022b0a 	.word	0x08022b0a
 801d254:	08022b06 	.word	0x08022b06
 801d258:	08022b0e 	.word	0x08022b0e
 801d25c:	2301      	movs	r3, #1
 801d25e:	9a07      	ldr	r2, [sp, #28]
 801d260:	4631      	mov	r1, r6
 801d262:	4628      	mov	r0, r5
 801d264:	47b8      	blx	r7
 801d266:	3001      	adds	r0, #1
 801d268:	f43f aed0 	beq.w	801d00c <_printf_float+0x9c>
 801d26c:	f10a 0a01 	add.w	sl, sl, #1
 801d270:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801d272:	9306      	str	r3, [sp, #24]
 801d274:	eba3 0309 	sub.w	r3, r3, r9
 801d278:	4553      	cmp	r3, sl
 801d27a:	dcef      	bgt.n	801d25c <_printf_float+0x2ec>
 801d27c:	9b06      	ldr	r3, [sp, #24]
 801d27e:	4498      	add	r8, r3
 801d280:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801d284:	429a      	cmp	r2, r3
 801d286:	db15      	blt.n	801d2b4 <_printf_float+0x344>
 801d288:	6823      	ldr	r3, [r4, #0]
 801d28a:	07da      	lsls	r2, r3, #31
 801d28c:	d412      	bmi.n	801d2b4 <_printf_float+0x344>
 801d28e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801d290:	9a06      	ldr	r2, [sp, #24]
 801d292:	9909      	ldr	r1, [sp, #36]	; 0x24
 801d294:	1a9a      	subs	r2, r3, r2
 801d296:	eba3 0a01 	sub.w	sl, r3, r1
 801d29a:	4592      	cmp	sl, r2
 801d29c:	bfa8      	it	ge
 801d29e:	4692      	movge	sl, r2
 801d2a0:	f1ba 0f00 	cmp.w	sl, #0
 801d2a4:	dc0e      	bgt.n	801d2c4 <_printf_float+0x354>
 801d2a6:	f04f 0800 	mov.w	r8, #0
 801d2aa:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801d2ae:	f104 091a 	add.w	r9, r4, #26
 801d2b2:	e019      	b.n	801d2e8 <_printf_float+0x378>
 801d2b4:	9b05      	ldr	r3, [sp, #20]
 801d2b6:	465a      	mov	r2, fp
 801d2b8:	4631      	mov	r1, r6
 801d2ba:	4628      	mov	r0, r5
 801d2bc:	47b8      	blx	r7
 801d2be:	3001      	adds	r0, #1
 801d2c0:	d1e5      	bne.n	801d28e <_printf_float+0x31e>
 801d2c2:	e6a3      	b.n	801d00c <_printf_float+0x9c>
 801d2c4:	4653      	mov	r3, sl
 801d2c6:	4642      	mov	r2, r8
 801d2c8:	4631      	mov	r1, r6
 801d2ca:	4628      	mov	r0, r5
 801d2cc:	47b8      	blx	r7
 801d2ce:	3001      	adds	r0, #1
 801d2d0:	d1e9      	bne.n	801d2a6 <_printf_float+0x336>
 801d2d2:	e69b      	b.n	801d00c <_printf_float+0x9c>
 801d2d4:	2301      	movs	r3, #1
 801d2d6:	464a      	mov	r2, r9
 801d2d8:	4631      	mov	r1, r6
 801d2da:	4628      	mov	r0, r5
 801d2dc:	47b8      	blx	r7
 801d2de:	3001      	adds	r0, #1
 801d2e0:	f43f ae94 	beq.w	801d00c <_printf_float+0x9c>
 801d2e4:	f108 0801 	add.w	r8, r8, #1
 801d2e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801d2ec:	1a9b      	subs	r3, r3, r2
 801d2ee:	eba3 030a 	sub.w	r3, r3, sl
 801d2f2:	4543      	cmp	r3, r8
 801d2f4:	dcee      	bgt.n	801d2d4 <_printf_float+0x364>
 801d2f6:	e747      	b.n	801d188 <_printf_float+0x218>
 801d2f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801d2fa:	2a01      	cmp	r2, #1
 801d2fc:	dc01      	bgt.n	801d302 <_printf_float+0x392>
 801d2fe:	07db      	lsls	r3, r3, #31
 801d300:	d539      	bpl.n	801d376 <_printf_float+0x406>
 801d302:	2301      	movs	r3, #1
 801d304:	4642      	mov	r2, r8
 801d306:	4631      	mov	r1, r6
 801d308:	4628      	mov	r0, r5
 801d30a:	47b8      	blx	r7
 801d30c:	3001      	adds	r0, #1
 801d30e:	f43f ae7d 	beq.w	801d00c <_printf_float+0x9c>
 801d312:	9b05      	ldr	r3, [sp, #20]
 801d314:	465a      	mov	r2, fp
 801d316:	4631      	mov	r1, r6
 801d318:	4628      	mov	r0, r5
 801d31a:	47b8      	blx	r7
 801d31c:	3001      	adds	r0, #1
 801d31e:	f108 0801 	add.w	r8, r8, #1
 801d322:	f43f ae73 	beq.w	801d00c <_printf_float+0x9c>
 801d326:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801d32a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801d32c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801d330:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d334:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 801d338:	d018      	beq.n	801d36c <_printf_float+0x3fc>
 801d33a:	4642      	mov	r2, r8
 801d33c:	4631      	mov	r1, r6
 801d33e:	4628      	mov	r0, r5
 801d340:	47b8      	blx	r7
 801d342:	3001      	adds	r0, #1
 801d344:	d10e      	bne.n	801d364 <_printf_float+0x3f4>
 801d346:	e661      	b.n	801d00c <_printf_float+0x9c>
 801d348:	2301      	movs	r3, #1
 801d34a:	464a      	mov	r2, r9
 801d34c:	4631      	mov	r1, r6
 801d34e:	4628      	mov	r0, r5
 801d350:	47b8      	blx	r7
 801d352:	3001      	adds	r0, #1
 801d354:	f43f ae5a 	beq.w	801d00c <_printf_float+0x9c>
 801d358:	f108 0801 	add.w	r8, r8, #1
 801d35c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801d35e:	3b01      	subs	r3, #1
 801d360:	4543      	cmp	r3, r8
 801d362:	dcf1      	bgt.n	801d348 <_printf_float+0x3d8>
 801d364:	4653      	mov	r3, sl
 801d366:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801d36a:	e6dd      	b.n	801d128 <_printf_float+0x1b8>
 801d36c:	f04f 0800 	mov.w	r8, #0
 801d370:	f104 091a 	add.w	r9, r4, #26
 801d374:	e7f2      	b.n	801d35c <_printf_float+0x3ec>
 801d376:	2301      	movs	r3, #1
 801d378:	e7df      	b.n	801d33a <_printf_float+0x3ca>
 801d37a:	2301      	movs	r3, #1
 801d37c:	464a      	mov	r2, r9
 801d37e:	4631      	mov	r1, r6
 801d380:	4628      	mov	r0, r5
 801d382:	47b8      	blx	r7
 801d384:	3001      	adds	r0, #1
 801d386:	f43f ae41 	beq.w	801d00c <_printf_float+0x9c>
 801d38a:	f108 0801 	add.w	r8, r8, #1
 801d38e:	68e3      	ldr	r3, [r4, #12]
 801d390:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801d392:	1a9b      	subs	r3, r3, r2
 801d394:	4543      	cmp	r3, r8
 801d396:	dcf0      	bgt.n	801d37a <_printf_float+0x40a>
 801d398:	e6fa      	b.n	801d190 <_printf_float+0x220>
 801d39a:	f04f 0800 	mov.w	r8, #0
 801d39e:	f104 0919 	add.w	r9, r4, #25
 801d3a2:	e7f4      	b.n	801d38e <_printf_float+0x41e>
 801d3a4:	2900      	cmp	r1, #0
 801d3a6:	f43f ae8a 	beq.w	801d0be <_printf_float+0x14e>
 801d3aa:	f04f 0c00 	mov.w	ip, #0
 801d3ae:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 801d3b2:	e9cd 0900 	strd	r0, r9, [sp]
 801d3b6:	6022      	str	r2, [r4, #0]
 801d3b8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801d3bc:	4628      	mov	r0, r5
 801d3be:	f7ff fd50 	bl	801ce62 <__cvt>
 801d3c2:	4680      	mov	r8, r0
 801d3c4:	e64a      	b.n	801d05c <_printf_float+0xec>
 801d3c6:	bf00      	nop

0801d3c8 <_printf_common>:
 801d3c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d3cc:	4691      	mov	r9, r2
 801d3ce:	461f      	mov	r7, r3
 801d3d0:	688a      	ldr	r2, [r1, #8]
 801d3d2:	690b      	ldr	r3, [r1, #16]
 801d3d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801d3d8:	4293      	cmp	r3, r2
 801d3da:	bfb8      	it	lt
 801d3dc:	4613      	movlt	r3, r2
 801d3de:	f8c9 3000 	str.w	r3, [r9]
 801d3e2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801d3e6:	4606      	mov	r6, r0
 801d3e8:	460c      	mov	r4, r1
 801d3ea:	b112      	cbz	r2, 801d3f2 <_printf_common+0x2a>
 801d3ec:	3301      	adds	r3, #1
 801d3ee:	f8c9 3000 	str.w	r3, [r9]
 801d3f2:	6823      	ldr	r3, [r4, #0]
 801d3f4:	0699      	lsls	r1, r3, #26
 801d3f6:	bf42      	ittt	mi
 801d3f8:	f8d9 3000 	ldrmi.w	r3, [r9]
 801d3fc:	3302      	addmi	r3, #2
 801d3fe:	f8c9 3000 	strmi.w	r3, [r9]
 801d402:	6825      	ldr	r5, [r4, #0]
 801d404:	f015 0506 	ands.w	r5, r5, #6
 801d408:	d107      	bne.n	801d41a <_printf_common+0x52>
 801d40a:	f104 0a19 	add.w	sl, r4, #25
 801d40e:	68e3      	ldr	r3, [r4, #12]
 801d410:	f8d9 2000 	ldr.w	r2, [r9]
 801d414:	1a9b      	subs	r3, r3, r2
 801d416:	42ab      	cmp	r3, r5
 801d418:	dc28      	bgt.n	801d46c <_printf_common+0xa4>
 801d41a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801d41e:	6822      	ldr	r2, [r4, #0]
 801d420:	3300      	adds	r3, #0
 801d422:	bf18      	it	ne
 801d424:	2301      	movne	r3, #1
 801d426:	0692      	lsls	r2, r2, #26
 801d428:	d42d      	bmi.n	801d486 <_printf_common+0xbe>
 801d42a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801d42e:	4639      	mov	r1, r7
 801d430:	4630      	mov	r0, r6
 801d432:	47c0      	blx	r8
 801d434:	3001      	adds	r0, #1
 801d436:	d020      	beq.n	801d47a <_printf_common+0xb2>
 801d438:	6823      	ldr	r3, [r4, #0]
 801d43a:	68e5      	ldr	r5, [r4, #12]
 801d43c:	f8d9 2000 	ldr.w	r2, [r9]
 801d440:	f003 0306 	and.w	r3, r3, #6
 801d444:	2b04      	cmp	r3, #4
 801d446:	bf08      	it	eq
 801d448:	1aad      	subeq	r5, r5, r2
 801d44a:	68a3      	ldr	r3, [r4, #8]
 801d44c:	6922      	ldr	r2, [r4, #16]
 801d44e:	bf0c      	ite	eq
 801d450:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801d454:	2500      	movne	r5, #0
 801d456:	4293      	cmp	r3, r2
 801d458:	bfc4      	itt	gt
 801d45a:	1a9b      	subgt	r3, r3, r2
 801d45c:	18ed      	addgt	r5, r5, r3
 801d45e:	f04f 0900 	mov.w	r9, #0
 801d462:	341a      	adds	r4, #26
 801d464:	454d      	cmp	r5, r9
 801d466:	d11a      	bne.n	801d49e <_printf_common+0xd6>
 801d468:	2000      	movs	r0, #0
 801d46a:	e008      	b.n	801d47e <_printf_common+0xb6>
 801d46c:	2301      	movs	r3, #1
 801d46e:	4652      	mov	r2, sl
 801d470:	4639      	mov	r1, r7
 801d472:	4630      	mov	r0, r6
 801d474:	47c0      	blx	r8
 801d476:	3001      	adds	r0, #1
 801d478:	d103      	bne.n	801d482 <_printf_common+0xba>
 801d47a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801d47e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d482:	3501      	adds	r5, #1
 801d484:	e7c3      	b.n	801d40e <_printf_common+0x46>
 801d486:	18e1      	adds	r1, r4, r3
 801d488:	1c5a      	adds	r2, r3, #1
 801d48a:	2030      	movs	r0, #48	; 0x30
 801d48c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801d490:	4422      	add	r2, r4
 801d492:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801d496:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801d49a:	3302      	adds	r3, #2
 801d49c:	e7c5      	b.n	801d42a <_printf_common+0x62>
 801d49e:	2301      	movs	r3, #1
 801d4a0:	4622      	mov	r2, r4
 801d4a2:	4639      	mov	r1, r7
 801d4a4:	4630      	mov	r0, r6
 801d4a6:	47c0      	blx	r8
 801d4a8:	3001      	adds	r0, #1
 801d4aa:	d0e6      	beq.n	801d47a <_printf_common+0xb2>
 801d4ac:	f109 0901 	add.w	r9, r9, #1
 801d4b0:	e7d8      	b.n	801d464 <_printf_common+0x9c>
	...

0801d4b4 <_printf_i>:
 801d4b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801d4b8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 801d4bc:	460c      	mov	r4, r1
 801d4be:	7e09      	ldrb	r1, [r1, #24]
 801d4c0:	b085      	sub	sp, #20
 801d4c2:	296e      	cmp	r1, #110	; 0x6e
 801d4c4:	4617      	mov	r7, r2
 801d4c6:	4606      	mov	r6, r0
 801d4c8:	4698      	mov	r8, r3
 801d4ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801d4cc:	f000 80b3 	beq.w	801d636 <_printf_i+0x182>
 801d4d0:	d822      	bhi.n	801d518 <_printf_i+0x64>
 801d4d2:	2963      	cmp	r1, #99	; 0x63
 801d4d4:	d036      	beq.n	801d544 <_printf_i+0x90>
 801d4d6:	d80a      	bhi.n	801d4ee <_printf_i+0x3a>
 801d4d8:	2900      	cmp	r1, #0
 801d4da:	f000 80b9 	beq.w	801d650 <_printf_i+0x19c>
 801d4de:	2958      	cmp	r1, #88	; 0x58
 801d4e0:	f000 8083 	beq.w	801d5ea <_printf_i+0x136>
 801d4e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801d4e8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 801d4ec:	e032      	b.n	801d554 <_printf_i+0xa0>
 801d4ee:	2964      	cmp	r1, #100	; 0x64
 801d4f0:	d001      	beq.n	801d4f6 <_printf_i+0x42>
 801d4f2:	2969      	cmp	r1, #105	; 0x69
 801d4f4:	d1f6      	bne.n	801d4e4 <_printf_i+0x30>
 801d4f6:	6820      	ldr	r0, [r4, #0]
 801d4f8:	6813      	ldr	r3, [r2, #0]
 801d4fa:	0605      	lsls	r5, r0, #24
 801d4fc:	f103 0104 	add.w	r1, r3, #4
 801d500:	d52a      	bpl.n	801d558 <_printf_i+0xa4>
 801d502:	681b      	ldr	r3, [r3, #0]
 801d504:	6011      	str	r1, [r2, #0]
 801d506:	2b00      	cmp	r3, #0
 801d508:	da03      	bge.n	801d512 <_printf_i+0x5e>
 801d50a:	222d      	movs	r2, #45	; 0x2d
 801d50c:	425b      	negs	r3, r3
 801d50e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801d512:	486f      	ldr	r0, [pc, #444]	; (801d6d0 <_printf_i+0x21c>)
 801d514:	220a      	movs	r2, #10
 801d516:	e039      	b.n	801d58c <_printf_i+0xd8>
 801d518:	2973      	cmp	r1, #115	; 0x73
 801d51a:	f000 809d 	beq.w	801d658 <_printf_i+0x1a4>
 801d51e:	d808      	bhi.n	801d532 <_printf_i+0x7e>
 801d520:	296f      	cmp	r1, #111	; 0x6f
 801d522:	d020      	beq.n	801d566 <_printf_i+0xb2>
 801d524:	2970      	cmp	r1, #112	; 0x70
 801d526:	d1dd      	bne.n	801d4e4 <_printf_i+0x30>
 801d528:	6823      	ldr	r3, [r4, #0]
 801d52a:	f043 0320 	orr.w	r3, r3, #32
 801d52e:	6023      	str	r3, [r4, #0]
 801d530:	e003      	b.n	801d53a <_printf_i+0x86>
 801d532:	2975      	cmp	r1, #117	; 0x75
 801d534:	d017      	beq.n	801d566 <_printf_i+0xb2>
 801d536:	2978      	cmp	r1, #120	; 0x78
 801d538:	d1d4      	bne.n	801d4e4 <_printf_i+0x30>
 801d53a:	2378      	movs	r3, #120	; 0x78
 801d53c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801d540:	4864      	ldr	r0, [pc, #400]	; (801d6d4 <_printf_i+0x220>)
 801d542:	e055      	b.n	801d5f0 <_printf_i+0x13c>
 801d544:	6813      	ldr	r3, [r2, #0]
 801d546:	1d19      	adds	r1, r3, #4
 801d548:	681b      	ldr	r3, [r3, #0]
 801d54a:	6011      	str	r1, [r2, #0]
 801d54c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801d550:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801d554:	2301      	movs	r3, #1
 801d556:	e08c      	b.n	801d672 <_printf_i+0x1be>
 801d558:	681b      	ldr	r3, [r3, #0]
 801d55a:	6011      	str	r1, [r2, #0]
 801d55c:	f010 0f40 	tst.w	r0, #64	; 0x40
 801d560:	bf18      	it	ne
 801d562:	b21b      	sxthne	r3, r3
 801d564:	e7cf      	b.n	801d506 <_printf_i+0x52>
 801d566:	6813      	ldr	r3, [r2, #0]
 801d568:	6825      	ldr	r5, [r4, #0]
 801d56a:	1d18      	adds	r0, r3, #4
 801d56c:	6010      	str	r0, [r2, #0]
 801d56e:	0628      	lsls	r0, r5, #24
 801d570:	d501      	bpl.n	801d576 <_printf_i+0xc2>
 801d572:	681b      	ldr	r3, [r3, #0]
 801d574:	e002      	b.n	801d57c <_printf_i+0xc8>
 801d576:	0668      	lsls	r0, r5, #25
 801d578:	d5fb      	bpl.n	801d572 <_printf_i+0xbe>
 801d57a:	881b      	ldrh	r3, [r3, #0]
 801d57c:	4854      	ldr	r0, [pc, #336]	; (801d6d0 <_printf_i+0x21c>)
 801d57e:	296f      	cmp	r1, #111	; 0x6f
 801d580:	bf14      	ite	ne
 801d582:	220a      	movne	r2, #10
 801d584:	2208      	moveq	r2, #8
 801d586:	2100      	movs	r1, #0
 801d588:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801d58c:	6865      	ldr	r5, [r4, #4]
 801d58e:	60a5      	str	r5, [r4, #8]
 801d590:	2d00      	cmp	r5, #0
 801d592:	f2c0 8095 	blt.w	801d6c0 <_printf_i+0x20c>
 801d596:	6821      	ldr	r1, [r4, #0]
 801d598:	f021 0104 	bic.w	r1, r1, #4
 801d59c:	6021      	str	r1, [r4, #0]
 801d59e:	2b00      	cmp	r3, #0
 801d5a0:	d13d      	bne.n	801d61e <_printf_i+0x16a>
 801d5a2:	2d00      	cmp	r5, #0
 801d5a4:	f040 808e 	bne.w	801d6c4 <_printf_i+0x210>
 801d5a8:	4665      	mov	r5, ip
 801d5aa:	2a08      	cmp	r2, #8
 801d5ac:	d10b      	bne.n	801d5c6 <_printf_i+0x112>
 801d5ae:	6823      	ldr	r3, [r4, #0]
 801d5b0:	07db      	lsls	r3, r3, #31
 801d5b2:	d508      	bpl.n	801d5c6 <_printf_i+0x112>
 801d5b4:	6923      	ldr	r3, [r4, #16]
 801d5b6:	6862      	ldr	r2, [r4, #4]
 801d5b8:	429a      	cmp	r2, r3
 801d5ba:	bfde      	ittt	le
 801d5bc:	2330      	movle	r3, #48	; 0x30
 801d5be:	f805 3c01 	strble.w	r3, [r5, #-1]
 801d5c2:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 801d5c6:	ebac 0305 	sub.w	r3, ip, r5
 801d5ca:	6123      	str	r3, [r4, #16]
 801d5cc:	f8cd 8000 	str.w	r8, [sp]
 801d5d0:	463b      	mov	r3, r7
 801d5d2:	aa03      	add	r2, sp, #12
 801d5d4:	4621      	mov	r1, r4
 801d5d6:	4630      	mov	r0, r6
 801d5d8:	f7ff fef6 	bl	801d3c8 <_printf_common>
 801d5dc:	3001      	adds	r0, #1
 801d5de:	d14d      	bne.n	801d67c <_printf_i+0x1c8>
 801d5e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801d5e4:	b005      	add	sp, #20
 801d5e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801d5ea:	4839      	ldr	r0, [pc, #228]	; (801d6d0 <_printf_i+0x21c>)
 801d5ec:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 801d5f0:	6813      	ldr	r3, [r2, #0]
 801d5f2:	6821      	ldr	r1, [r4, #0]
 801d5f4:	1d1d      	adds	r5, r3, #4
 801d5f6:	681b      	ldr	r3, [r3, #0]
 801d5f8:	6015      	str	r5, [r2, #0]
 801d5fa:	060a      	lsls	r2, r1, #24
 801d5fc:	d50b      	bpl.n	801d616 <_printf_i+0x162>
 801d5fe:	07ca      	lsls	r2, r1, #31
 801d600:	bf44      	itt	mi
 801d602:	f041 0120 	orrmi.w	r1, r1, #32
 801d606:	6021      	strmi	r1, [r4, #0]
 801d608:	b91b      	cbnz	r3, 801d612 <_printf_i+0x15e>
 801d60a:	6822      	ldr	r2, [r4, #0]
 801d60c:	f022 0220 	bic.w	r2, r2, #32
 801d610:	6022      	str	r2, [r4, #0]
 801d612:	2210      	movs	r2, #16
 801d614:	e7b7      	b.n	801d586 <_printf_i+0xd2>
 801d616:	064d      	lsls	r5, r1, #25
 801d618:	bf48      	it	mi
 801d61a:	b29b      	uxthmi	r3, r3
 801d61c:	e7ef      	b.n	801d5fe <_printf_i+0x14a>
 801d61e:	4665      	mov	r5, ip
 801d620:	fbb3 f1f2 	udiv	r1, r3, r2
 801d624:	fb02 3311 	mls	r3, r2, r1, r3
 801d628:	5cc3      	ldrb	r3, [r0, r3]
 801d62a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801d62e:	460b      	mov	r3, r1
 801d630:	2900      	cmp	r1, #0
 801d632:	d1f5      	bne.n	801d620 <_printf_i+0x16c>
 801d634:	e7b9      	b.n	801d5aa <_printf_i+0xf6>
 801d636:	6813      	ldr	r3, [r2, #0]
 801d638:	6825      	ldr	r5, [r4, #0]
 801d63a:	6961      	ldr	r1, [r4, #20]
 801d63c:	1d18      	adds	r0, r3, #4
 801d63e:	6010      	str	r0, [r2, #0]
 801d640:	0628      	lsls	r0, r5, #24
 801d642:	681b      	ldr	r3, [r3, #0]
 801d644:	d501      	bpl.n	801d64a <_printf_i+0x196>
 801d646:	6019      	str	r1, [r3, #0]
 801d648:	e002      	b.n	801d650 <_printf_i+0x19c>
 801d64a:	066a      	lsls	r2, r5, #25
 801d64c:	d5fb      	bpl.n	801d646 <_printf_i+0x192>
 801d64e:	8019      	strh	r1, [r3, #0]
 801d650:	2300      	movs	r3, #0
 801d652:	6123      	str	r3, [r4, #16]
 801d654:	4665      	mov	r5, ip
 801d656:	e7b9      	b.n	801d5cc <_printf_i+0x118>
 801d658:	6813      	ldr	r3, [r2, #0]
 801d65a:	1d19      	adds	r1, r3, #4
 801d65c:	6011      	str	r1, [r2, #0]
 801d65e:	681d      	ldr	r5, [r3, #0]
 801d660:	6862      	ldr	r2, [r4, #4]
 801d662:	2100      	movs	r1, #0
 801d664:	4628      	mov	r0, r5
 801d666:	f7e2 fe43 	bl	80002f0 <memchr>
 801d66a:	b108      	cbz	r0, 801d670 <_printf_i+0x1bc>
 801d66c:	1b40      	subs	r0, r0, r5
 801d66e:	6060      	str	r0, [r4, #4]
 801d670:	6863      	ldr	r3, [r4, #4]
 801d672:	6123      	str	r3, [r4, #16]
 801d674:	2300      	movs	r3, #0
 801d676:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801d67a:	e7a7      	b.n	801d5cc <_printf_i+0x118>
 801d67c:	6923      	ldr	r3, [r4, #16]
 801d67e:	462a      	mov	r2, r5
 801d680:	4639      	mov	r1, r7
 801d682:	4630      	mov	r0, r6
 801d684:	47c0      	blx	r8
 801d686:	3001      	adds	r0, #1
 801d688:	d0aa      	beq.n	801d5e0 <_printf_i+0x12c>
 801d68a:	6823      	ldr	r3, [r4, #0]
 801d68c:	079b      	lsls	r3, r3, #30
 801d68e:	d413      	bmi.n	801d6b8 <_printf_i+0x204>
 801d690:	68e0      	ldr	r0, [r4, #12]
 801d692:	9b03      	ldr	r3, [sp, #12]
 801d694:	4298      	cmp	r0, r3
 801d696:	bfb8      	it	lt
 801d698:	4618      	movlt	r0, r3
 801d69a:	e7a3      	b.n	801d5e4 <_printf_i+0x130>
 801d69c:	2301      	movs	r3, #1
 801d69e:	464a      	mov	r2, r9
 801d6a0:	4639      	mov	r1, r7
 801d6a2:	4630      	mov	r0, r6
 801d6a4:	47c0      	blx	r8
 801d6a6:	3001      	adds	r0, #1
 801d6a8:	d09a      	beq.n	801d5e0 <_printf_i+0x12c>
 801d6aa:	3501      	adds	r5, #1
 801d6ac:	68e3      	ldr	r3, [r4, #12]
 801d6ae:	9a03      	ldr	r2, [sp, #12]
 801d6b0:	1a9b      	subs	r3, r3, r2
 801d6b2:	42ab      	cmp	r3, r5
 801d6b4:	dcf2      	bgt.n	801d69c <_printf_i+0x1e8>
 801d6b6:	e7eb      	b.n	801d690 <_printf_i+0x1dc>
 801d6b8:	2500      	movs	r5, #0
 801d6ba:	f104 0919 	add.w	r9, r4, #25
 801d6be:	e7f5      	b.n	801d6ac <_printf_i+0x1f8>
 801d6c0:	2b00      	cmp	r3, #0
 801d6c2:	d1ac      	bne.n	801d61e <_printf_i+0x16a>
 801d6c4:	7803      	ldrb	r3, [r0, #0]
 801d6c6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801d6ca:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801d6ce:	e76c      	b.n	801d5aa <_printf_i+0xf6>
 801d6d0:	08022b10 	.word	0x08022b10
 801d6d4:	08022b21 	.word	0x08022b21

0801d6d8 <iprintf>:
 801d6d8:	b40f      	push	{r0, r1, r2, r3}
 801d6da:	4b0a      	ldr	r3, [pc, #40]	; (801d704 <iprintf+0x2c>)
 801d6dc:	b513      	push	{r0, r1, r4, lr}
 801d6de:	681c      	ldr	r4, [r3, #0]
 801d6e0:	b124      	cbz	r4, 801d6ec <iprintf+0x14>
 801d6e2:	69a3      	ldr	r3, [r4, #24]
 801d6e4:	b913      	cbnz	r3, 801d6ec <iprintf+0x14>
 801d6e6:	4620      	mov	r0, r4
 801d6e8:	f001 f8a2 	bl	801e830 <__sinit>
 801d6ec:	ab05      	add	r3, sp, #20
 801d6ee:	9a04      	ldr	r2, [sp, #16]
 801d6f0:	68a1      	ldr	r1, [r4, #8]
 801d6f2:	9301      	str	r3, [sp, #4]
 801d6f4:	4620      	mov	r0, r4
 801d6f6:	f001 fead 	bl	801f454 <_vfiprintf_r>
 801d6fa:	b002      	add	sp, #8
 801d6fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801d700:	b004      	add	sp, #16
 801d702:	4770      	bx	lr
 801d704:	2000003c 	.word	0x2000003c

0801d708 <rand>:
 801d708:	b538      	push	{r3, r4, r5, lr}
 801d70a:	4b13      	ldr	r3, [pc, #76]	; (801d758 <rand+0x50>)
 801d70c:	681c      	ldr	r4, [r3, #0]
 801d70e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801d710:	b97b      	cbnz	r3, 801d732 <rand+0x2a>
 801d712:	2018      	movs	r0, #24
 801d714:	f001 f988 	bl	801ea28 <malloc>
 801d718:	4a10      	ldr	r2, [pc, #64]	; (801d75c <rand+0x54>)
 801d71a:	4b11      	ldr	r3, [pc, #68]	; (801d760 <rand+0x58>)
 801d71c:	63a0      	str	r0, [r4, #56]	; 0x38
 801d71e:	e9c0 2300 	strd	r2, r3, [r0]
 801d722:	4b10      	ldr	r3, [pc, #64]	; (801d764 <rand+0x5c>)
 801d724:	6083      	str	r3, [r0, #8]
 801d726:	230b      	movs	r3, #11
 801d728:	8183      	strh	r3, [r0, #12]
 801d72a:	2201      	movs	r2, #1
 801d72c:	2300      	movs	r3, #0
 801d72e:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801d732:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801d734:	480c      	ldr	r0, [pc, #48]	; (801d768 <rand+0x60>)
 801d736:	690a      	ldr	r2, [r1, #16]
 801d738:	694b      	ldr	r3, [r1, #20]
 801d73a:	4c0c      	ldr	r4, [pc, #48]	; (801d76c <rand+0x64>)
 801d73c:	4350      	muls	r0, r2
 801d73e:	fb04 0003 	mla	r0, r4, r3, r0
 801d742:	fba2 2304 	umull	r2, r3, r2, r4
 801d746:	4403      	add	r3, r0
 801d748:	1c54      	adds	r4, r2, #1
 801d74a:	f143 0500 	adc.w	r5, r3, #0
 801d74e:	e9c1 4504 	strd	r4, r5, [r1, #16]
 801d752:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 801d756:	bd38      	pop	{r3, r4, r5, pc}
 801d758:	2000003c 	.word	0x2000003c
 801d75c:	abcd330e 	.word	0xabcd330e
 801d760:	e66d1234 	.word	0xe66d1234
 801d764:	0005deec 	.word	0x0005deec
 801d768:	5851f42d 	.word	0x5851f42d
 801d76c:	4c957f2d 	.word	0x4c957f2d

0801d770 <_raise_r>:
 801d770:	291f      	cmp	r1, #31
 801d772:	b538      	push	{r3, r4, r5, lr}
 801d774:	4604      	mov	r4, r0
 801d776:	460d      	mov	r5, r1
 801d778:	d904      	bls.n	801d784 <_raise_r+0x14>
 801d77a:	2316      	movs	r3, #22
 801d77c:	6003      	str	r3, [r0, #0]
 801d77e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801d782:	bd38      	pop	{r3, r4, r5, pc}
 801d784:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801d786:	b112      	cbz	r2, 801d78e <_raise_r+0x1e>
 801d788:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801d78c:	b94b      	cbnz	r3, 801d7a2 <_raise_r+0x32>
 801d78e:	4620      	mov	r0, r4
 801d790:	f000 f830 	bl	801d7f4 <_getpid_r>
 801d794:	462a      	mov	r2, r5
 801d796:	4601      	mov	r1, r0
 801d798:	4620      	mov	r0, r4
 801d79a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801d79e:	f000 b817 	b.w	801d7d0 <_kill_r>
 801d7a2:	2b01      	cmp	r3, #1
 801d7a4:	d00a      	beq.n	801d7bc <_raise_r+0x4c>
 801d7a6:	1c59      	adds	r1, r3, #1
 801d7a8:	d103      	bne.n	801d7b2 <_raise_r+0x42>
 801d7aa:	2316      	movs	r3, #22
 801d7ac:	6003      	str	r3, [r0, #0]
 801d7ae:	2001      	movs	r0, #1
 801d7b0:	e7e7      	b.n	801d782 <_raise_r+0x12>
 801d7b2:	2400      	movs	r4, #0
 801d7b4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801d7b8:	4628      	mov	r0, r5
 801d7ba:	4798      	blx	r3
 801d7bc:	2000      	movs	r0, #0
 801d7be:	e7e0      	b.n	801d782 <_raise_r+0x12>

0801d7c0 <raise>:
 801d7c0:	4b02      	ldr	r3, [pc, #8]	; (801d7cc <raise+0xc>)
 801d7c2:	4601      	mov	r1, r0
 801d7c4:	6818      	ldr	r0, [r3, #0]
 801d7c6:	f7ff bfd3 	b.w	801d770 <_raise_r>
 801d7ca:	bf00      	nop
 801d7cc:	2000003c 	.word	0x2000003c

0801d7d0 <_kill_r>:
 801d7d0:	b538      	push	{r3, r4, r5, lr}
 801d7d2:	4c07      	ldr	r4, [pc, #28]	; (801d7f0 <_kill_r+0x20>)
 801d7d4:	2300      	movs	r3, #0
 801d7d6:	4605      	mov	r5, r0
 801d7d8:	4608      	mov	r0, r1
 801d7da:	4611      	mov	r1, r2
 801d7dc:	6023      	str	r3, [r4, #0]
 801d7de:	f7e4 fb8d 	bl	8001efc <_kill>
 801d7e2:	1c43      	adds	r3, r0, #1
 801d7e4:	d102      	bne.n	801d7ec <_kill_r+0x1c>
 801d7e6:	6823      	ldr	r3, [r4, #0]
 801d7e8:	b103      	cbz	r3, 801d7ec <_kill_r+0x1c>
 801d7ea:	602b      	str	r3, [r5, #0]
 801d7ec:	bd38      	pop	{r3, r4, r5, pc}
 801d7ee:	bf00      	nop
 801d7f0:	2000ba34 	.word	0x2000ba34

0801d7f4 <_getpid_r>:
 801d7f4:	f7e4 bb7a 	b.w	8001eec <_getpid>

0801d7f8 <_vsiprintf_r>:
 801d7f8:	b500      	push	{lr}
 801d7fa:	b09b      	sub	sp, #108	; 0x6c
 801d7fc:	9100      	str	r1, [sp, #0]
 801d7fe:	9104      	str	r1, [sp, #16]
 801d800:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801d804:	9105      	str	r1, [sp, #20]
 801d806:	9102      	str	r1, [sp, #8]
 801d808:	4905      	ldr	r1, [pc, #20]	; (801d820 <_vsiprintf_r+0x28>)
 801d80a:	9103      	str	r1, [sp, #12]
 801d80c:	4669      	mov	r1, sp
 801d80e:	f001 fcff 	bl	801f210 <_svfiprintf_r>
 801d812:	9b00      	ldr	r3, [sp, #0]
 801d814:	2200      	movs	r2, #0
 801d816:	701a      	strb	r2, [r3, #0]
 801d818:	b01b      	add	sp, #108	; 0x6c
 801d81a:	f85d fb04 	ldr.w	pc, [sp], #4
 801d81e:	bf00      	nop
 801d820:	ffff0208 	.word	0xffff0208

0801d824 <vsiprintf>:
 801d824:	4613      	mov	r3, r2
 801d826:	460a      	mov	r2, r1
 801d828:	4601      	mov	r1, r0
 801d82a:	4802      	ldr	r0, [pc, #8]	; (801d834 <vsiprintf+0x10>)
 801d82c:	6800      	ldr	r0, [r0, #0]
 801d82e:	f7ff bfe3 	b.w	801d7f8 <_vsiprintf_r>
 801d832:	bf00      	nop
 801d834:	2000003c 	.word	0x2000003c

0801d838 <__swbuf_r>:
 801d838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d83a:	460e      	mov	r6, r1
 801d83c:	4614      	mov	r4, r2
 801d83e:	4605      	mov	r5, r0
 801d840:	b118      	cbz	r0, 801d84a <__swbuf_r+0x12>
 801d842:	6983      	ldr	r3, [r0, #24]
 801d844:	b90b      	cbnz	r3, 801d84a <__swbuf_r+0x12>
 801d846:	f000 fff3 	bl	801e830 <__sinit>
 801d84a:	4b21      	ldr	r3, [pc, #132]	; (801d8d0 <__swbuf_r+0x98>)
 801d84c:	429c      	cmp	r4, r3
 801d84e:	d12a      	bne.n	801d8a6 <__swbuf_r+0x6e>
 801d850:	686c      	ldr	r4, [r5, #4]
 801d852:	69a3      	ldr	r3, [r4, #24]
 801d854:	60a3      	str	r3, [r4, #8]
 801d856:	89a3      	ldrh	r3, [r4, #12]
 801d858:	071a      	lsls	r2, r3, #28
 801d85a:	d52e      	bpl.n	801d8ba <__swbuf_r+0x82>
 801d85c:	6923      	ldr	r3, [r4, #16]
 801d85e:	b363      	cbz	r3, 801d8ba <__swbuf_r+0x82>
 801d860:	6923      	ldr	r3, [r4, #16]
 801d862:	6820      	ldr	r0, [r4, #0]
 801d864:	1ac0      	subs	r0, r0, r3
 801d866:	6963      	ldr	r3, [r4, #20]
 801d868:	b2f6      	uxtb	r6, r6
 801d86a:	4283      	cmp	r3, r0
 801d86c:	4637      	mov	r7, r6
 801d86e:	dc04      	bgt.n	801d87a <__swbuf_r+0x42>
 801d870:	4621      	mov	r1, r4
 801d872:	4628      	mov	r0, r5
 801d874:	f000 ff72 	bl	801e75c <_fflush_r>
 801d878:	bb28      	cbnz	r0, 801d8c6 <__swbuf_r+0x8e>
 801d87a:	68a3      	ldr	r3, [r4, #8]
 801d87c:	3b01      	subs	r3, #1
 801d87e:	60a3      	str	r3, [r4, #8]
 801d880:	6823      	ldr	r3, [r4, #0]
 801d882:	1c5a      	adds	r2, r3, #1
 801d884:	6022      	str	r2, [r4, #0]
 801d886:	701e      	strb	r6, [r3, #0]
 801d888:	6963      	ldr	r3, [r4, #20]
 801d88a:	3001      	adds	r0, #1
 801d88c:	4283      	cmp	r3, r0
 801d88e:	d004      	beq.n	801d89a <__swbuf_r+0x62>
 801d890:	89a3      	ldrh	r3, [r4, #12]
 801d892:	07db      	lsls	r3, r3, #31
 801d894:	d519      	bpl.n	801d8ca <__swbuf_r+0x92>
 801d896:	2e0a      	cmp	r6, #10
 801d898:	d117      	bne.n	801d8ca <__swbuf_r+0x92>
 801d89a:	4621      	mov	r1, r4
 801d89c:	4628      	mov	r0, r5
 801d89e:	f000 ff5d 	bl	801e75c <_fflush_r>
 801d8a2:	b190      	cbz	r0, 801d8ca <__swbuf_r+0x92>
 801d8a4:	e00f      	b.n	801d8c6 <__swbuf_r+0x8e>
 801d8a6:	4b0b      	ldr	r3, [pc, #44]	; (801d8d4 <__swbuf_r+0x9c>)
 801d8a8:	429c      	cmp	r4, r3
 801d8aa:	d101      	bne.n	801d8b0 <__swbuf_r+0x78>
 801d8ac:	68ac      	ldr	r4, [r5, #8]
 801d8ae:	e7d0      	b.n	801d852 <__swbuf_r+0x1a>
 801d8b0:	4b09      	ldr	r3, [pc, #36]	; (801d8d8 <__swbuf_r+0xa0>)
 801d8b2:	429c      	cmp	r4, r3
 801d8b4:	bf08      	it	eq
 801d8b6:	68ec      	ldreq	r4, [r5, #12]
 801d8b8:	e7cb      	b.n	801d852 <__swbuf_r+0x1a>
 801d8ba:	4621      	mov	r1, r4
 801d8bc:	4628      	mov	r0, r5
 801d8be:	f000 f81b 	bl	801d8f8 <__swsetup_r>
 801d8c2:	2800      	cmp	r0, #0
 801d8c4:	d0cc      	beq.n	801d860 <__swbuf_r+0x28>
 801d8c6:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801d8ca:	4638      	mov	r0, r7
 801d8cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801d8ce:	bf00      	nop
 801d8d0:	08022c60 	.word	0x08022c60
 801d8d4:	08022c80 	.word	0x08022c80
 801d8d8:	08022c40 	.word	0x08022c40

0801d8dc <__ascii_wctomb>:
 801d8dc:	b149      	cbz	r1, 801d8f2 <__ascii_wctomb+0x16>
 801d8de:	2aff      	cmp	r2, #255	; 0xff
 801d8e0:	bf85      	ittet	hi
 801d8e2:	238a      	movhi	r3, #138	; 0x8a
 801d8e4:	6003      	strhi	r3, [r0, #0]
 801d8e6:	700a      	strbls	r2, [r1, #0]
 801d8e8:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 801d8ec:	bf98      	it	ls
 801d8ee:	2001      	movls	r0, #1
 801d8f0:	4770      	bx	lr
 801d8f2:	4608      	mov	r0, r1
 801d8f4:	4770      	bx	lr
	...

0801d8f8 <__swsetup_r>:
 801d8f8:	4b32      	ldr	r3, [pc, #200]	; (801d9c4 <__swsetup_r+0xcc>)
 801d8fa:	b570      	push	{r4, r5, r6, lr}
 801d8fc:	681d      	ldr	r5, [r3, #0]
 801d8fe:	4606      	mov	r6, r0
 801d900:	460c      	mov	r4, r1
 801d902:	b125      	cbz	r5, 801d90e <__swsetup_r+0x16>
 801d904:	69ab      	ldr	r3, [r5, #24]
 801d906:	b913      	cbnz	r3, 801d90e <__swsetup_r+0x16>
 801d908:	4628      	mov	r0, r5
 801d90a:	f000 ff91 	bl	801e830 <__sinit>
 801d90e:	4b2e      	ldr	r3, [pc, #184]	; (801d9c8 <__swsetup_r+0xd0>)
 801d910:	429c      	cmp	r4, r3
 801d912:	d10f      	bne.n	801d934 <__swsetup_r+0x3c>
 801d914:	686c      	ldr	r4, [r5, #4]
 801d916:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d91a:	b29a      	uxth	r2, r3
 801d91c:	0715      	lsls	r5, r2, #28
 801d91e:	d42c      	bmi.n	801d97a <__swsetup_r+0x82>
 801d920:	06d0      	lsls	r0, r2, #27
 801d922:	d411      	bmi.n	801d948 <__swsetup_r+0x50>
 801d924:	2209      	movs	r2, #9
 801d926:	6032      	str	r2, [r6, #0]
 801d928:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801d92c:	81a3      	strh	r3, [r4, #12]
 801d92e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801d932:	e03e      	b.n	801d9b2 <__swsetup_r+0xba>
 801d934:	4b25      	ldr	r3, [pc, #148]	; (801d9cc <__swsetup_r+0xd4>)
 801d936:	429c      	cmp	r4, r3
 801d938:	d101      	bne.n	801d93e <__swsetup_r+0x46>
 801d93a:	68ac      	ldr	r4, [r5, #8]
 801d93c:	e7eb      	b.n	801d916 <__swsetup_r+0x1e>
 801d93e:	4b24      	ldr	r3, [pc, #144]	; (801d9d0 <__swsetup_r+0xd8>)
 801d940:	429c      	cmp	r4, r3
 801d942:	bf08      	it	eq
 801d944:	68ec      	ldreq	r4, [r5, #12]
 801d946:	e7e6      	b.n	801d916 <__swsetup_r+0x1e>
 801d948:	0751      	lsls	r1, r2, #29
 801d94a:	d512      	bpl.n	801d972 <__swsetup_r+0x7a>
 801d94c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801d94e:	b141      	cbz	r1, 801d962 <__swsetup_r+0x6a>
 801d950:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801d954:	4299      	cmp	r1, r3
 801d956:	d002      	beq.n	801d95e <__swsetup_r+0x66>
 801d958:	4630      	mov	r0, r6
 801d95a:	f001 fb57 	bl	801f00c <_free_r>
 801d95e:	2300      	movs	r3, #0
 801d960:	6363      	str	r3, [r4, #52]	; 0x34
 801d962:	89a3      	ldrh	r3, [r4, #12]
 801d964:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801d968:	81a3      	strh	r3, [r4, #12]
 801d96a:	2300      	movs	r3, #0
 801d96c:	6063      	str	r3, [r4, #4]
 801d96e:	6923      	ldr	r3, [r4, #16]
 801d970:	6023      	str	r3, [r4, #0]
 801d972:	89a3      	ldrh	r3, [r4, #12]
 801d974:	f043 0308 	orr.w	r3, r3, #8
 801d978:	81a3      	strh	r3, [r4, #12]
 801d97a:	6923      	ldr	r3, [r4, #16]
 801d97c:	b94b      	cbnz	r3, 801d992 <__swsetup_r+0x9a>
 801d97e:	89a3      	ldrh	r3, [r4, #12]
 801d980:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801d984:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801d988:	d003      	beq.n	801d992 <__swsetup_r+0x9a>
 801d98a:	4621      	mov	r1, r4
 801d98c:	4630      	mov	r0, r6
 801d98e:	f001 f80b 	bl	801e9a8 <__smakebuf_r>
 801d992:	89a2      	ldrh	r2, [r4, #12]
 801d994:	f012 0301 	ands.w	r3, r2, #1
 801d998:	d00c      	beq.n	801d9b4 <__swsetup_r+0xbc>
 801d99a:	2300      	movs	r3, #0
 801d99c:	60a3      	str	r3, [r4, #8]
 801d99e:	6963      	ldr	r3, [r4, #20]
 801d9a0:	425b      	negs	r3, r3
 801d9a2:	61a3      	str	r3, [r4, #24]
 801d9a4:	6923      	ldr	r3, [r4, #16]
 801d9a6:	b953      	cbnz	r3, 801d9be <__swsetup_r+0xc6>
 801d9a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d9ac:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 801d9b0:	d1ba      	bne.n	801d928 <__swsetup_r+0x30>
 801d9b2:	bd70      	pop	{r4, r5, r6, pc}
 801d9b4:	0792      	lsls	r2, r2, #30
 801d9b6:	bf58      	it	pl
 801d9b8:	6963      	ldrpl	r3, [r4, #20]
 801d9ba:	60a3      	str	r3, [r4, #8]
 801d9bc:	e7f2      	b.n	801d9a4 <__swsetup_r+0xac>
 801d9be:	2000      	movs	r0, #0
 801d9c0:	e7f7      	b.n	801d9b2 <__swsetup_r+0xba>
 801d9c2:	bf00      	nop
 801d9c4:	2000003c 	.word	0x2000003c
 801d9c8:	08022c60 	.word	0x08022c60
 801d9cc:	08022c80 	.word	0x08022c80
 801d9d0:	08022c40 	.word	0x08022c40

0801d9d4 <__register_exitproc>:
 801d9d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d9d8:	4d2c      	ldr	r5, [pc, #176]	; (801da8c <__register_exitproc+0xb8>)
 801d9da:	682c      	ldr	r4, [r5, #0]
 801d9dc:	4607      	mov	r7, r0
 801d9de:	460e      	mov	r6, r1
 801d9e0:	4691      	mov	r9, r2
 801d9e2:	4698      	mov	r8, r3
 801d9e4:	b934      	cbnz	r4, 801d9f4 <__register_exitproc+0x20>
 801d9e6:	4b2a      	ldr	r3, [pc, #168]	; (801da90 <__register_exitproc+0xbc>)
 801d9e8:	4c2a      	ldr	r4, [pc, #168]	; (801da94 <__register_exitproc+0xc0>)
 801d9ea:	602c      	str	r4, [r5, #0]
 801d9ec:	b113      	cbz	r3, 801d9f4 <__register_exitproc+0x20>
 801d9ee:	681b      	ldr	r3, [r3, #0]
 801d9f0:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 801d9f4:	6863      	ldr	r3, [r4, #4]
 801d9f6:	2b1f      	cmp	r3, #31
 801d9f8:	dd3d      	ble.n	801da76 <__register_exitproc+0xa2>
 801d9fa:	4b27      	ldr	r3, [pc, #156]	; (801da98 <__register_exitproc+0xc4>)
 801d9fc:	b91b      	cbnz	r3, 801da06 <__register_exitproc+0x32>
 801d9fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801da02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801da06:	208c      	movs	r0, #140	; 0x8c
 801da08:	f001 f80e 	bl	801ea28 <malloc>
 801da0c:	4604      	mov	r4, r0
 801da0e:	2800      	cmp	r0, #0
 801da10:	d0f5      	beq.n	801d9fe <__register_exitproc+0x2a>
 801da12:	2300      	movs	r3, #0
 801da14:	682a      	ldr	r2, [r5, #0]
 801da16:	6002      	str	r2, [r0, #0]
 801da18:	6043      	str	r3, [r0, #4]
 801da1a:	6028      	str	r0, [r5, #0]
 801da1c:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
 801da20:	b30f      	cbz	r7, 801da66 <__register_exitproc+0x92>
 801da22:	f44f 7084 	mov.w	r0, #264	; 0x108
 801da26:	f000 ffff 	bl	801ea28 <malloc>
 801da2a:	2800      	cmp	r0, #0
 801da2c:	d0e7      	beq.n	801d9fe <__register_exitproc+0x2a>
 801da2e:	2300      	movs	r3, #0
 801da30:	f8c0 3100 	str.w	r3, [r0, #256]	; 0x100
 801da34:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
 801da38:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
 801da3c:	6862      	ldr	r2, [r4, #4]
 801da3e:	f840 9022 	str.w	r9, [r0, r2, lsl #2]
 801da42:	2301      	movs	r3, #1
 801da44:	4093      	lsls	r3, r2
 801da46:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 801da4a:	f8d0 2100 	ldr.w	r2, [r0, #256]	; 0x100
 801da4e:	431a      	orrs	r2, r3
 801da50:	2f02      	cmp	r7, #2
 801da52:	f8c0 2100 	str.w	r2, [r0, #256]	; 0x100
 801da56:	f8c1 8080 	str.w	r8, [r1, #128]	; 0x80
 801da5a:	bf02      	ittt	eq
 801da5c:	f8d0 2104 	ldreq.w	r2, [r0, #260]	; 0x104
 801da60:	4313      	orreq	r3, r2
 801da62:	f8c0 3104 	streq.w	r3, [r0, #260]	; 0x104
 801da66:	6863      	ldr	r3, [r4, #4]
 801da68:	1c5a      	adds	r2, r3, #1
 801da6a:	3302      	adds	r3, #2
 801da6c:	6062      	str	r2, [r4, #4]
 801da6e:	2000      	movs	r0, #0
 801da70:	f844 6023 	str.w	r6, [r4, r3, lsl #2]
 801da74:	e7c5      	b.n	801da02 <__register_exitproc+0x2e>
 801da76:	2f00      	cmp	r7, #0
 801da78:	d0f5      	beq.n	801da66 <__register_exitproc+0x92>
 801da7a:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 801da7e:	2800      	cmp	r0, #0
 801da80:	d1dc      	bne.n	801da3c <__register_exitproc+0x68>
 801da82:	4b05      	ldr	r3, [pc, #20]	; (801da98 <__register_exitproc+0xc4>)
 801da84:	2b00      	cmp	r3, #0
 801da86:	d0ba      	beq.n	801d9fe <__register_exitproc+0x2a>
 801da88:	e7cb      	b.n	801da22 <__register_exitproc+0x4e>
 801da8a:	bf00      	nop
 801da8c:	200079ac 	.word	0x200079ac
 801da90:	00000000 	.word	0x00000000
 801da94:	20007920 	.word	0x20007920
 801da98:	0801ea29 	.word	0x0801ea29

0801da9c <quorem>:
 801da9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801daa0:	6903      	ldr	r3, [r0, #16]
 801daa2:	690c      	ldr	r4, [r1, #16]
 801daa4:	42a3      	cmp	r3, r4
 801daa6:	4680      	mov	r8, r0
 801daa8:	f2c0 8082 	blt.w	801dbb0 <quorem+0x114>
 801daac:	3c01      	subs	r4, #1
 801daae:	f101 0714 	add.w	r7, r1, #20
 801dab2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 801dab6:	f100 0614 	add.w	r6, r0, #20
 801daba:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801dabe:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801dac2:	eb06 030c 	add.w	r3, r6, ip
 801dac6:	3501      	adds	r5, #1
 801dac8:	eb07 090c 	add.w	r9, r7, ip
 801dacc:	9301      	str	r3, [sp, #4]
 801dace:	fbb0 f5f5 	udiv	r5, r0, r5
 801dad2:	b395      	cbz	r5, 801db3a <quorem+0x9e>
 801dad4:	f04f 0a00 	mov.w	sl, #0
 801dad8:	4638      	mov	r0, r7
 801dada:	46b6      	mov	lr, r6
 801dadc:	46d3      	mov	fp, sl
 801dade:	f850 2b04 	ldr.w	r2, [r0], #4
 801dae2:	b293      	uxth	r3, r2
 801dae4:	fb05 a303 	mla	r3, r5, r3, sl
 801dae8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801daec:	b29b      	uxth	r3, r3
 801daee:	ebab 0303 	sub.w	r3, fp, r3
 801daf2:	0c12      	lsrs	r2, r2, #16
 801daf4:	f8de b000 	ldr.w	fp, [lr]
 801daf8:	fb05 a202 	mla	r2, r5, r2, sl
 801dafc:	fa13 f38b 	uxtah	r3, r3, fp
 801db00:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 801db04:	fa1f fb82 	uxth.w	fp, r2
 801db08:	f8de 2000 	ldr.w	r2, [lr]
 801db0c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 801db10:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801db14:	b29b      	uxth	r3, r3
 801db16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801db1a:	4581      	cmp	r9, r0
 801db1c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 801db20:	f84e 3b04 	str.w	r3, [lr], #4
 801db24:	d2db      	bcs.n	801dade <quorem+0x42>
 801db26:	f856 300c 	ldr.w	r3, [r6, ip]
 801db2a:	b933      	cbnz	r3, 801db3a <quorem+0x9e>
 801db2c:	9b01      	ldr	r3, [sp, #4]
 801db2e:	3b04      	subs	r3, #4
 801db30:	429e      	cmp	r6, r3
 801db32:	461a      	mov	r2, r3
 801db34:	d330      	bcc.n	801db98 <quorem+0xfc>
 801db36:	f8c8 4010 	str.w	r4, [r8, #16]
 801db3a:	4640      	mov	r0, r8
 801db3c:	f001 f992 	bl	801ee64 <__mcmp>
 801db40:	2800      	cmp	r0, #0
 801db42:	db25      	blt.n	801db90 <quorem+0xf4>
 801db44:	3501      	adds	r5, #1
 801db46:	4630      	mov	r0, r6
 801db48:	f04f 0c00 	mov.w	ip, #0
 801db4c:	f857 2b04 	ldr.w	r2, [r7], #4
 801db50:	f8d0 e000 	ldr.w	lr, [r0]
 801db54:	b293      	uxth	r3, r2
 801db56:	ebac 0303 	sub.w	r3, ip, r3
 801db5a:	0c12      	lsrs	r2, r2, #16
 801db5c:	fa13 f38e 	uxtah	r3, r3, lr
 801db60:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801db64:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801db68:	b29b      	uxth	r3, r3
 801db6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801db6e:	45b9      	cmp	r9, r7
 801db70:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801db74:	f840 3b04 	str.w	r3, [r0], #4
 801db78:	d2e8      	bcs.n	801db4c <quorem+0xb0>
 801db7a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801db7e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 801db82:	b92a      	cbnz	r2, 801db90 <quorem+0xf4>
 801db84:	3b04      	subs	r3, #4
 801db86:	429e      	cmp	r6, r3
 801db88:	461a      	mov	r2, r3
 801db8a:	d30b      	bcc.n	801dba4 <quorem+0x108>
 801db8c:	f8c8 4010 	str.w	r4, [r8, #16]
 801db90:	4628      	mov	r0, r5
 801db92:	b003      	add	sp, #12
 801db94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801db98:	6812      	ldr	r2, [r2, #0]
 801db9a:	3b04      	subs	r3, #4
 801db9c:	2a00      	cmp	r2, #0
 801db9e:	d1ca      	bne.n	801db36 <quorem+0x9a>
 801dba0:	3c01      	subs	r4, #1
 801dba2:	e7c5      	b.n	801db30 <quorem+0x94>
 801dba4:	6812      	ldr	r2, [r2, #0]
 801dba6:	3b04      	subs	r3, #4
 801dba8:	2a00      	cmp	r2, #0
 801dbaa:	d1ef      	bne.n	801db8c <quorem+0xf0>
 801dbac:	3c01      	subs	r4, #1
 801dbae:	e7ea      	b.n	801db86 <quorem+0xea>
 801dbb0:	2000      	movs	r0, #0
 801dbb2:	e7ee      	b.n	801db92 <quorem+0xf6>
 801dbb4:	0000      	movs	r0, r0
	...

0801dbb8 <_dtoa_r>:
 801dbb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dbbc:	ec57 6b10 	vmov	r6, r7, d0
 801dbc0:	b095      	sub	sp, #84	; 0x54
 801dbc2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801dbc4:	9108      	str	r1, [sp, #32]
 801dbc6:	4604      	mov	r4, r0
 801dbc8:	920a      	str	r2, [sp, #40]	; 0x28
 801dbca:	9311      	str	r3, [sp, #68]	; 0x44
 801dbcc:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 801dbd0:	e9cd 6702 	strd	r6, r7, [sp, #8]
 801dbd4:	b93d      	cbnz	r5, 801dbe6 <_dtoa_r+0x2e>
 801dbd6:	2010      	movs	r0, #16
 801dbd8:	f000 ff26 	bl	801ea28 <malloc>
 801dbdc:	6260      	str	r0, [r4, #36]	; 0x24
 801dbde:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801dbe2:	6005      	str	r5, [r0, #0]
 801dbe4:	60c5      	str	r5, [r0, #12]
 801dbe6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801dbe8:	6819      	ldr	r1, [r3, #0]
 801dbea:	b151      	cbz	r1, 801dc02 <_dtoa_r+0x4a>
 801dbec:	685a      	ldr	r2, [r3, #4]
 801dbee:	604a      	str	r2, [r1, #4]
 801dbf0:	2301      	movs	r3, #1
 801dbf2:	4093      	lsls	r3, r2
 801dbf4:	608b      	str	r3, [r1, #8]
 801dbf6:	4620      	mov	r0, r4
 801dbf8:	f000 ff52 	bl	801eaa0 <_Bfree>
 801dbfc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801dbfe:	2200      	movs	r2, #0
 801dc00:	601a      	str	r2, [r3, #0]
 801dc02:	1e3b      	subs	r3, r7, #0
 801dc04:	bfb9      	ittee	lt
 801dc06:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801dc0a:	9303      	strlt	r3, [sp, #12]
 801dc0c:	2300      	movge	r3, #0
 801dc0e:	f8c8 3000 	strge.w	r3, [r8]
 801dc12:	9d03      	ldr	r5, [sp, #12]
 801dc14:	4bac      	ldr	r3, [pc, #688]	; (801dec8 <_dtoa_r+0x310>)
 801dc16:	bfbc      	itt	lt
 801dc18:	2201      	movlt	r2, #1
 801dc1a:	f8c8 2000 	strlt.w	r2, [r8]
 801dc1e:	43ab      	bics	r3, r5
 801dc20:	d11b      	bne.n	801dc5a <_dtoa_r+0xa2>
 801dc22:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801dc24:	f242 730f 	movw	r3, #9999	; 0x270f
 801dc28:	6013      	str	r3, [r2, #0]
 801dc2a:	9b02      	ldr	r3, [sp, #8]
 801dc2c:	b923      	cbnz	r3, 801dc38 <_dtoa_r+0x80>
 801dc2e:	f3c5 0513 	ubfx	r5, r5, #0, #20
 801dc32:	2d00      	cmp	r5, #0
 801dc34:	f000 84dd 	beq.w	801e5f2 <_dtoa_r+0xa3a>
 801dc38:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801dc3a:	b953      	cbnz	r3, 801dc52 <_dtoa_r+0x9a>
 801dc3c:	4ba3      	ldr	r3, [pc, #652]	; (801decc <_dtoa_r+0x314>)
 801dc3e:	e020      	b.n	801dc82 <_dtoa_r+0xca>
 801dc40:	4ba3      	ldr	r3, [pc, #652]	; (801ded0 <_dtoa_r+0x318>)
 801dc42:	9304      	str	r3, [sp, #16]
 801dc44:	3308      	adds	r3, #8
 801dc46:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801dc48:	6013      	str	r3, [r2, #0]
 801dc4a:	9804      	ldr	r0, [sp, #16]
 801dc4c:	b015      	add	sp, #84	; 0x54
 801dc4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dc52:	4b9e      	ldr	r3, [pc, #632]	; (801decc <_dtoa_r+0x314>)
 801dc54:	9304      	str	r3, [sp, #16]
 801dc56:	3303      	adds	r3, #3
 801dc58:	e7f5      	b.n	801dc46 <_dtoa_r+0x8e>
 801dc5a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801dc5e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801dc62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dc66:	ed8d 7b04 	vstr	d7, [sp, #16]
 801dc6a:	d10c      	bne.n	801dc86 <_dtoa_r+0xce>
 801dc6c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801dc6e:	2301      	movs	r3, #1
 801dc70:	6013      	str	r3, [r2, #0]
 801dc72:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801dc74:	2b00      	cmp	r3, #0
 801dc76:	f000 84b9 	beq.w	801e5ec <_dtoa_r+0xa34>
 801dc7a:	4b96      	ldr	r3, [pc, #600]	; (801ded4 <_dtoa_r+0x31c>)
 801dc7c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801dc7e:	6013      	str	r3, [r2, #0]
 801dc80:	3b01      	subs	r3, #1
 801dc82:	9304      	str	r3, [sp, #16]
 801dc84:	e7e1      	b.n	801dc4a <_dtoa_r+0x92>
 801dc86:	a913      	add	r1, sp, #76	; 0x4c
 801dc88:	aa12      	add	r2, sp, #72	; 0x48
 801dc8a:	ed9d 0b04 	vldr	d0, [sp, #16]
 801dc8e:	4620      	mov	r0, r4
 801dc90:	f001 f95f 	bl	801ef52 <__d2b>
 801dc94:	f3c5 560a 	ubfx	r6, r5, #20, #11
 801dc98:	9001      	str	r0, [sp, #4]
 801dc9a:	9912      	ldr	r1, [sp, #72]	; 0x48
 801dc9c:	2e00      	cmp	r6, #0
 801dc9e:	d046      	beq.n	801dd2e <_dtoa_r+0x176>
 801dca0:	9805      	ldr	r0, [sp, #20]
 801dca2:	f3c0 0013 	ubfx	r0, r0, #0, #20
 801dca6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801dcaa:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 801dcae:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801dcb2:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 801dcb6:	2700      	movs	r7, #0
 801dcb8:	ee07 aa90 	vmov	s15, sl
 801dcbc:	ec43 2b16 	vmov	d6, r2, r3
 801dcc0:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801dcc4:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 801deb0 <_dtoa_r+0x2f8>
 801dcc8:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 801dccc:	ee36 7b47 	vsub.f64	d7, d6, d7
 801dcd0:	ed9f 6b79 	vldr	d6, [pc, #484]	; 801deb8 <_dtoa_r+0x300>
 801dcd4:	eea7 6b04 	vfma.f64	d6, d7, d4
 801dcd8:	eeb0 7b46 	vmov.f64	d7, d6
 801dcdc:	ed9f 6b78 	vldr	d6, [pc, #480]	; 801dec0 <_dtoa_r+0x308>
 801dce0:	eea5 7b06 	vfma.f64	d7, d5, d6
 801dce4:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801dce8:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801dcec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dcf0:	ee16 ba90 	vmov	fp, s13
 801dcf4:	d508      	bpl.n	801dd08 <_dtoa_r+0x150>
 801dcf6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801dcfa:	eeb4 6b47 	vcmp.f64	d6, d7
 801dcfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dd02:	bf18      	it	ne
 801dd04:	f10b 3bff 	addne.w	fp, fp, #4294967295	; 0xffffffff
 801dd08:	f1bb 0f16 	cmp.w	fp, #22
 801dd0c:	d834      	bhi.n	801dd78 <_dtoa_r+0x1c0>
 801dd0e:	4b72      	ldr	r3, [pc, #456]	; (801ded8 <_dtoa_r+0x320>)
 801dd10:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801dd14:	ed93 7b00 	vldr	d7, [r3]
 801dd18:	ed9d 6b02 	vldr	d6, [sp, #8]
 801dd1c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801dd20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dd24:	dd01      	ble.n	801dd2a <_dtoa_r+0x172>
 801dd26:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 801dd2a:	2300      	movs	r3, #0
 801dd2c:	e025      	b.n	801dd7a <_dtoa_r+0x1c2>
 801dd2e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801dd30:	eb01 0a03 	add.w	sl, r1, r3
 801dd34:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 801dd38:	2b20      	cmp	r3, #32
 801dd3a:	dd17      	ble.n	801dd6c <_dtoa_r+0x1b4>
 801dd3c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 801dd40:	9a02      	ldr	r2, [sp, #8]
 801dd42:	409d      	lsls	r5, r3
 801dd44:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 801dd48:	fa22 f303 	lsr.w	r3, r2, r3
 801dd4c:	432b      	orrs	r3, r5
 801dd4e:	ee07 3a90 	vmov	s15, r3
 801dd52:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801dd56:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 801dd5a:	ed8d 7b04 	vstr	d7, [sp, #16]
 801dd5e:	9805      	ldr	r0, [sp, #20]
 801dd60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801dd64:	2701      	movs	r7, #1
 801dd66:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 801dd6a:	e7a5      	b.n	801dcb8 <_dtoa_r+0x100>
 801dd6c:	9a02      	ldr	r2, [sp, #8]
 801dd6e:	f1c3 0320 	rsb	r3, r3, #32
 801dd72:	fa02 f303 	lsl.w	r3, r2, r3
 801dd76:	e7ea      	b.n	801dd4e <_dtoa_r+0x196>
 801dd78:	2301      	movs	r3, #1
 801dd7a:	eba1 0a0a 	sub.w	sl, r1, sl
 801dd7e:	9310      	str	r3, [sp, #64]	; 0x40
 801dd80:	f1ba 0301 	subs.w	r3, sl, #1
 801dd84:	9307      	str	r3, [sp, #28]
 801dd86:	bf43      	ittte	mi
 801dd88:	2300      	movmi	r3, #0
 801dd8a:	f1ca 0a01 	rsbmi	sl, sl, #1
 801dd8e:	9307      	strmi	r3, [sp, #28]
 801dd90:	f04f 0a00 	movpl.w	sl, #0
 801dd94:	f1bb 0f00 	cmp.w	fp, #0
 801dd98:	db19      	blt.n	801ddce <_dtoa_r+0x216>
 801dd9a:	9b07      	ldr	r3, [sp, #28]
 801dd9c:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 801dda0:	445b      	add	r3, fp
 801dda2:	9307      	str	r3, [sp, #28]
 801dda4:	f04f 0800 	mov.w	r8, #0
 801dda8:	9b08      	ldr	r3, [sp, #32]
 801ddaa:	2b09      	cmp	r3, #9
 801ddac:	d866      	bhi.n	801de7c <_dtoa_r+0x2c4>
 801ddae:	2b05      	cmp	r3, #5
 801ddb0:	bfc4      	itt	gt
 801ddb2:	3b04      	subgt	r3, #4
 801ddb4:	9308      	strgt	r3, [sp, #32]
 801ddb6:	9b08      	ldr	r3, [sp, #32]
 801ddb8:	f1a3 0302 	sub.w	r3, r3, #2
 801ddbc:	bfcc      	ite	gt
 801ddbe:	2500      	movgt	r5, #0
 801ddc0:	2501      	movle	r5, #1
 801ddc2:	2b03      	cmp	r3, #3
 801ddc4:	d866      	bhi.n	801de94 <_dtoa_r+0x2dc>
 801ddc6:	e8df f003 	tbb	[pc, r3]
 801ddca:	5755      	.short	0x5755
 801ddcc:	4909      	.short	0x4909
 801ddce:	2300      	movs	r3, #0
 801ddd0:	ebaa 0a0b 	sub.w	sl, sl, fp
 801ddd4:	f1cb 0800 	rsb	r8, fp, #0
 801ddd8:	930b      	str	r3, [sp, #44]	; 0x2c
 801ddda:	e7e5      	b.n	801dda8 <_dtoa_r+0x1f0>
 801dddc:	2301      	movs	r3, #1
 801ddde:	9309      	str	r3, [sp, #36]	; 0x24
 801dde0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801dde2:	2b00      	cmp	r3, #0
 801dde4:	dd59      	ble.n	801de9a <_dtoa_r+0x2e2>
 801dde6:	9306      	str	r3, [sp, #24]
 801dde8:	4699      	mov	r9, r3
 801ddea:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801ddec:	2200      	movs	r2, #0
 801ddee:	6072      	str	r2, [r6, #4]
 801ddf0:	2204      	movs	r2, #4
 801ddf2:	f102 0014 	add.w	r0, r2, #20
 801ddf6:	4298      	cmp	r0, r3
 801ddf8:	6871      	ldr	r1, [r6, #4]
 801ddfa:	d953      	bls.n	801dea4 <_dtoa_r+0x2ec>
 801ddfc:	4620      	mov	r0, r4
 801ddfe:	f000 fe1b 	bl	801ea38 <_Balloc>
 801de02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801de04:	6030      	str	r0, [r6, #0]
 801de06:	681b      	ldr	r3, [r3, #0]
 801de08:	9304      	str	r3, [sp, #16]
 801de0a:	f1b9 0f0e 	cmp.w	r9, #14
 801de0e:	f200 80c2 	bhi.w	801df96 <_dtoa_r+0x3de>
 801de12:	2d00      	cmp	r5, #0
 801de14:	f000 80bf 	beq.w	801df96 <_dtoa_r+0x3de>
 801de18:	ed9d 7b02 	vldr	d7, [sp, #8]
 801de1c:	f1bb 0f00 	cmp.w	fp, #0
 801de20:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 801de24:	f340 80e6 	ble.w	801dff4 <_dtoa_r+0x43c>
 801de28:	4a2b      	ldr	r2, [pc, #172]	; (801ded8 <_dtoa_r+0x320>)
 801de2a:	f00b 030f 	and.w	r3, fp, #15
 801de2e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801de32:	ed93 7b00 	vldr	d7, [r3]
 801de36:	ea4f 132b 	mov.w	r3, fp, asr #4
 801de3a:	06da      	lsls	r2, r3, #27
 801de3c:	f140 80d8 	bpl.w	801dff0 <_dtoa_r+0x438>
 801de40:	4a26      	ldr	r2, [pc, #152]	; (801dedc <_dtoa_r+0x324>)
 801de42:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 801de46:	ed92 6b08 	vldr	d6, [r2, #32]
 801de4a:	ee85 6b06 	vdiv.f64	d6, d5, d6
 801de4e:	ed8d 6b02 	vstr	d6, [sp, #8]
 801de52:	f003 030f 	and.w	r3, r3, #15
 801de56:	2203      	movs	r2, #3
 801de58:	4920      	ldr	r1, [pc, #128]	; (801dedc <_dtoa_r+0x324>)
 801de5a:	e04a      	b.n	801def2 <_dtoa_r+0x33a>
 801de5c:	2301      	movs	r3, #1
 801de5e:	9309      	str	r3, [sp, #36]	; 0x24
 801de60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801de62:	445b      	add	r3, fp
 801de64:	f103 0901 	add.w	r9, r3, #1
 801de68:	9306      	str	r3, [sp, #24]
 801de6a:	464b      	mov	r3, r9
 801de6c:	2b01      	cmp	r3, #1
 801de6e:	bfb8      	it	lt
 801de70:	2301      	movlt	r3, #1
 801de72:	e7ba      	b.n	801ddea <_dtoa_r+0x232>
 801de74:	2300      	movs	r3, #0
 801de76:	e7b2      	b.n	801ddde <_dtoa_r+0x226>
 801de78:	2300      	movs	r3, #0
 801de7a:	e7f0      	b.n	801de5e <_dtoa_r+0x2a6>
 801de7c:	2501      	movs	r5, #1
 801de7e:	2300      	movs	r3, #0
 801de80:	e9cd 3508 	strd	r3, r5, [sp, #32]
 801de84:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801de88:	9306      	str	r3, [sp, #24]
 801de8a:	4699      	mov	r9, r3
 801de8c:	2200      	movs	r2, #0
 801de8e:	2312      	movs	r3, #18
 801de90:	920a      	str	r2, [sp, #40]	; 0x28
 801de92:	e7aa      	b.n	801ddea <_dtoa_r+0x232>
 801de94:	2301      	movs	r3, #1
 801de96:	9309      	str	r3, [sp, #36]	; 0x24
 801de98:	e7f4      	b.n	801de84 <_dtoa_r+0x2cc>
 801de9a:	2301      	movs	r3, #1
 801de9c:	9306      	str	r3, [sp, #24]
 801de9e:	4699      	mov	r9, r3
 801dea0:	461a      	mov	r2, r3
 801dea2:	e7f5      	b.n	801de90 <_dtoa_r+0x2d8>
 801dea4:	3101      	adds	r1, #1
 801dea6:	6071      	str	r1, [r6, #4]
 801dea8:	0052      	lsls	r2, r2, #1
 801deaa:	e7a2      	b.n	801ddf2 <_dtoa_r+0x23a>
 801deac:	f3af 8000 	nop.w
 801deb0:	636f4361 	.word	0x636f4361
 801deb4:	3fd287a7 	.word	0x3fd287a7
 801deb8:	8b60c8b3 	.word	0x8b60c8b3
 801debc:	3fc68a28 	.word	0x3fc68a28
 801dec0:	509f79fb 	.word	0x509f79fb
 801dec4:	3fd34413 	.word	0x3fd34413
 801dec8:	7ff00000 	.word	0x7ff00000
 801decc:	08022c3c 	.word	0x08022c3c
 801ded0:	08022c33 	.word	0x08022c33
 801ded4:	08022b0f 	.word	0x08022b0f
 801ded8:	08022cc8 	.word	0x08022cc8
 801dedc:	08022ca0 	.word	0x08022ca0
 801dee0:	07de      	lsls	r6, r3, #31
 801dee2:	d504      	bpl.n	801deee <_dtoa_r+0x336>
 801dee4:	ed91 6b00 	vldr	d6, [r1]
 801dee8:	3201      	adds	r2, #1
 801deea:	ee27 7b06 	vmul.f64	d7, d7, d6
 801deee:	105b      	asrs	r3, r3, #1
 801def0:	3108      	adds	r1, #8
 801def2:	2b00      	cmp	r3, #0
 801def4:	d1f4      	bne.n	801dee0 <_dtoa_r+0x328>
 801def6:	ed9d 6b02 	vldr	d6, [sp, #8]
 801defa:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801defe:	ed8d 7b02 	vstr	d7, [sp, #8]
 801df02:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801df04:	2b00      	cmp	r3, #0
 801df06:	f000 80a7 	beq.w	801e058 <_dtoa_r+0x4a0>
 801df0a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 801df0e:	ed9d 7b02 	vldr	d7, [sp, #8]
 801df12:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801df16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801df1a:	f140 809d 	bpl.w	801e058 <_dtoa_r+0x4a0>
 801df1e:	f1b9 0f00 	cmp.w	r9, #0
 801df22:	f000 8099 	beq.w	801e058 <_dtoa_r+0x4a0>
 801df26:	9b06      	ldr	r3, [sp, #24]
 801df28:	2b00      	cmp	r3, #0
 801df2a:	dd30      	ble.n	801df8e <_dtoa_r+0x3d6>
 801df2c:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 801df30:	ee27 7b06 	vmul.f64	d7, d7, d6
 801df34:	ed8d 7b02 	vstr	d7, [sp, #8]
 801df38:	9d06      	ldr	r5, [sp, #24]
 801df3a:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 801df3e:	3201      	adds	r2, #1
 801df40:	ed9d 6b02 	vldr	d6, [sp, #8]
 801df44:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 801df48:	ee07 2a90 	vmov	s15, r2
 801df4c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801df50:	eea7 5b06 	vfma.f64	d5, d7, d6
 801df54:	ed8d 5b02 	vstr	d5, [sp, #8]
 801df58:	9a03      	ldr	r2, [sp, #12]
 801df5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801df5e:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 801df62:	2d00      	cmp	r5, #0
 801df64:	d17b      	bne.n	801e05e <_dtoa_r+0x4a6>
 801df66:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801df6a:	ee36 6b47 	vsub.f64	d6, d6, d7
 801df6e:	ec41 0b17 	vmov	d7, r0, r1
 801df72:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801df76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801df7a:	f300 8253 	bgt.w	801e424 <_dtoa_r+0x86c>
 801df7e:	eeb1 7b47 	vneg.f64	d7, d7
 801df82:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801df86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801df8a:	f100 8249 	bmi.w	801e420 <_dtoa_r+0x868>
 801df8e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801df92:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801df96:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801df98:	2b00      	cmp	r3, #0
 801df9a:	f2c0 8119 	blt.w	801e1d0 <_dtoa_r+0x618>
 801df9e:	f1bb 0f0e 	cmp.w	fp, #14
 801dfa2:	f300 8115 	bgt.w	801e1d0 <_dtoa_r+0x618>
 801dfa6:	4bc3      	ldr	r3, [pc, #780]	; (801e2b4 <_dtoa_r+0x6fc>)
 801dfa8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801dfac:	ed93 6b00 	vldr	d6, [r3]
 801dfb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801dfb2:	2b00      	cmp	r3, #0
 801dfb4:	f280 80ba 	bge.w	801e12c <_dtoa_r+0x574>
 801dfb8:	f1b9 0f00 	cmp.w	r9, #0
 801dfbc:	f300 80b6 	bgt.w	801e12c <_dtoa_r+0x574>
 801dfc0:	f040 822d 	bne.w	801e41e <_dtoa_r+0x866>
 801dfc4:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801dfc8:	ee26 6b07 	vmul.f64	d6, d6, d7
 801dfcc:	ed9d 7b02 	vldr	d7, [sp, #8]
 801dfd0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801dfd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dfd8:	464d      	mov	r5, r9
 801dfda:	464f      	mov	r7, r9
 801dfdc:	f280 8204 	bge.w	801e3e8 <_dtoa_r+0x830>
 801dfe0:	9b04      	ldr	r3, [sp, #16]
 801dfe2:	9a04      	ldr	r2, [sp, #16]
 801dfe4:	1c5e      	adds	r6, r3, #1
 801dfe6:	2331      	movs	r3, #49	; 0x31
 801dfe8:	7013      	strb	r3, [r2, #0]
 801dfea:	f10b 0b01 	add.w	fp, fp, #1
 801dfee:	e1ff      	b.n	801e3f0 <_dtoa_r+0x838>
 801dff0:	2202      	movs	r2, #2
 801dff2:	e731      	b.n	801de58 <_dtoa_r+0x2a0>
 801dff4:	d02e      	beq.n	801e054 <_dtoa_r+0x49c>
 801dff6:	f1cb 0300 	rsb	r3, fp, #0
 801dffa:	4aae      	ldr	r2, [pc, #696]	; (801e2b4 <_dtoa_r+0x6fc>)
 801dffc:	f003 010f 	and.w	r1, r3, #15
 801e000:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801e004:	ed92 7b00 	vldr	d7, [r2]
 801e008:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 801e00c:	ee26 7b07 	vmul.f64	d7, d6, d7
 801e010:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 801e014:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 801e018:	e9cd 1202 	strd	r1, r2, [sp, #8]
 801e01c:	49a6      	ldr	r1, [pc, #664]	; (801e2b8 <_dtoa_r+0x700>)
 801e01e:	111b      	asrs	r3, r3, #4
 801e020:	2000      	movs	r0, #0
 801e022:	2202      	movs	r2, #2
 801e024:	b93b      	cbnz	r3, 801e036 <_dtoa_r+0x47e>
 801e026:	2800      	cmp	r0, #0
 801e028:	f43f af6b 	beq.w	801df02 <_dtoa_r+0x34a>
 801e02c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801e030:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e034:	e765      	b.n	801df02 <_dtoa_r+0x34a>
 801e036:	07dd      	lsls	r5, r3, #31
 801e038:	d509      	bpl.n	801e04e <_dtoa_r+0x496>
 801e03a:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 801e03e:	ed91 7b00 	vldr	d7, [r1]
 801e042:	ee26 7b07 	vmul.f64	d7, d6, d7
 801e046:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 801e04a:	3201      	adds	r2, #1
 801e04c:	2001      	movs	r0, #1
 801e04e:	105b      	asrs	r3, r3, #1
 801e050:	3108      	adds	r1, #8
 801e052:	e7e7      	b.n	801e024 <_dtoa_r+0x46c>
 801e054:	2202      	movs	r2, #2
 801e056:	e754      	b.n	801df02 <_dtoa_r+0x34a>
 801e058:	465b      	mov	r3, fp
 801e05a:	464d      	mov	r5, r9
 801e05c:	e770      	b.n	801df40 <_dtoa_r+0x388>
 801e05e:	4a95      	ldr	r2, [pc, #596]	; (801e2b4 <_dtoa_r+0x6fc>)
 801e060:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 801e064:	ed12 4b02 	vldr	d4, [r2, #-8]
 801e068:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801e06a:	ec41 0b17 	vmov	d7, r0, r1
 801e06e:	b35a      	cbz	r2, 801e0c8 <_dtoa_r+0x510>
 801e070:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 801e074:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 801e078:	9e04      	ldr	r6, [sp, #16]
 801e07a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801e07e:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801e082:	ee35 7b47 	vsub.f64	d7, d5, d7
 801e086:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801e08a:	ee14 2a90 	vmov	r2, s9
 801e08e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801e092:	3230      	adds	r2, #48	; 0x30
 801e094:	ee36 6b45 	vsub.f64	d6, d6, d5
 801e098:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801e09c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e0a0:	f806 2b01 	strb.w	r2, [r6], #1
 801e0a4:	d43b      	bmi.n	801e11e <_dtoa_r+0x566>
 801e0a6:	ee32 5b46 	vsub.f64	d5, d2, d6
 801e0aa:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801e0ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e0b2:	d472      	bmi.n	801e19a <_dtoa_r+0x5e2>
 801e0b4:	9a04      	ldr	r2, [sp, #16]
 801e0b6:	1ab2      	subs	r2, r6, r2
 801e0b8:	4295      	cmp	r5, r2
 801e0ba:	f77f af68 	ble.w	801df8e <_dtoa_r+0x3d6>
 801e0be:	ee27 7b03 	vmul.f64	d7, d7, d3
 801e0c2:	ee26 6b03 	vmul.f64	d6, d6, d3
 801e0c6:	e7de      	b.n	801e086 <_dtoa_r+0x4ce>
 801e0c8:	9a04      	ldr	r2, [sp, #16]
 801e0ca:	ee24 7b07 	vmul.f64	d7, d4, d7
 801e0ce:	1956      	adds	r6, r2, r5
 801e0d0:	4611      	mov	r1, r2
 801e0d2:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801e0d6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801e0da:	ee14 2a90 	vmov	r2, s9
 801e0de:	3230      	adds	r2, #48	; 0x30
 801e0e0:	f801 2b01 	strb.w	r2, [r1], #1
 801e0e4:	42b1      	cmp	r1, r6
 801e0e6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801e0ea:	ee36 6b45 	vsub.f64	d6, d6, d5
 801e0ee:	d11a      	bne.n	801e126 <_dtoa_r+0x56e>
 801e0f0:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 801e0f4:	ee37 4b05 	vadd.f64	d4, d7, d5
 801e0f8:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801e0fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e100:	dc4b      	bgt.n	801e19a <_dtoa_r+0x5e2>
 801e102:	ee35 7b47 	vsub.f64	d7, d5, d7
 801e106:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801e10a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e10e:	f57f af3e 	bpl.w	801df8e <_dtoa_r+0x3d6>
 801e112:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801e116:	2a30      	cmp	r2, #48	; 0x30
 801e118:	f106 31ff 	add.w	r1, r6, #4294967295	; 0xffffffff
 801e11c:	d001      	beq.n	801e122 <_dtoa_r+0x56a>
 801e11e:	469b      	mov	fp, r3
 801e120:	e02a      	b.n	801e178 <_dtoa_r+0x5c0>
 801e122:	460e      	mov	r6, r1
 801e124:	e7f5      	b.n	801e112 <_dtoa_r+0x55a>
 801e126:	ee26 6b03 	vmul.f64	d6, d6, d3
 801e12a:	e7d4      	b.n	801e0d6 <_dtoa_r+0x51e>
 801e12c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801e130:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 801e134:	9e04      	ldr	r6, [sp, #16]
 801e136:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801e13a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801e13e:	ee15 3a10 	vmov	r3, s10
 801e142:	3330      	adds	r3, #48	; 0x30
 801e144:	f806 3b01 	strb.w	r3, [r6], #1
 801e148:	9b04      	ldr	r3, [sp, #16]
 801e14a:	1af3      	subs	r3, r6, r3
 801e14c:	4599      	cmp	r9, r3
 801e14e:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801e152:	eea3 7b46 	vfms.f64	d7, d3, d6
 801e156:	d133      	bne.n	801e1c0 <_dtoa_r+0x608>
 801e158:	ee37 7b07 	vadd.f64	d7, d7, d7
 801e15c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801e160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e164:	dc18      	bgt.n	801e198 <_dtoa_r+0x5e0>
 801e166:	eeb4 7b46 	vcmp.f64	d7, d6
 801e16a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e16e:	d103      	bne.n	801e178 <_dtoa_r+0x5c0>
 801e170:	ee15 3a10 	vmov	r3, s10
 801e174:	07db      	lsls	r3, r3, #31
 801e176:	d40f      	bmi.n	801e198 <_dtoa_r+0x5e0>
 801e178:	9901      	ldr	r1, [sp, #4]
 801e17a:	4620      	mov	r0, r4
 801e17c:	f000 fc90 	bl	801eaa0 <_Bfree>
 801e180:	2300      	movs	r3, #0
 801e182:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801e184:	7033      	strb	r3, [r6, #0]
 801e186:	f10b 0301 	add.w	r3, fp, #1
 801e18a:	6013      	str	r3, [r2, #0]
 801e18c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801e18e:	2b00      	cmp	r3, #0
 801e190:	f43f ad5b 	beq.w	801dc4a <_dtoa_r+0x92>
 801e194:	601e      	str	r6, [r3, #0]
 801e196:	e558      	b.n	801dc4a <_dtoa_r+0x92>
 801e198:	465b      	mov	r3, fp
 801e19a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801e19e:	2939      	cmp	r1, #57	; 0x39
 801e1a0:	f106 32ff 	add.w	r2, r6, #4294967295	; 0xffffffff
 801e1a4:	d106      	bne.n	801e1b4 <_dtoa_r+0x5fc>
 801e1a6:	9904      	ldr	r1, [sp, #16]
 801e1a8:	4291      	cmp	r1, r2
 801e1aa:	d107      	bne.n	801e1bc <_dtoa_r+0x604>
 801e1ac:	2230      	movs	r2, #48	; 0x30
 801e1ae:	700a      	strb	r2, [r1, #0]
 801e1b0:	3301      	adds	r3, #1
 801e1b2:	460a      	mov	r2, r1
 801e1b4:	7811      	ldrb	r1, [r2, #0]
 801e1b6:	3101      	adds	r1, #1
 801e1b8:	7011      	strb	r1, [r2, #0]
 801e1ba:	e7b0      	b.n	801e11e <_dtoa_r+0x566>
 801e1bc:	4616      	mov	r6, r2
 801e1be:	e7ec      	b.n	801e19a <_dtoa_r+0x5e2>
 801e1c0:	ee27 7b04 	vmul.f64	d7, d7, d4
 801e1c4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801e1c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e1cc:	d1b3      	bne.n	801e136 <_dtoa_r+0x57e>
 801e1ce:	e7d3      	b.n	801e178 <_dtoa_r+0x5c0>
 801e1d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801e1d2:	2a00      	cmp	r2, #0
 801e1d4:	f000 808d 	beq.w	801e2f2 <_dtoa_r+0x73a>
 801e1d8:	9a08      	ldr	r2, [sp, #32]
 801e1da:	2a01      	cmp	r2, #1
 801e1dc:	dc72      	bgt.n	801e2c4 <_dtoa_r+0x70c>
 801e1de:	2f00      	cmp	r7, #0
 801e1e0:	d06c      	beq.n	801e2bc <_dtoa_r+0x704>
 801e1e2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801e1e6:	4645      	mov	r5, r8
 801e1e8:	4656      	mov	r6, sl
 801e1ea:	9a07      	ldr	r2, [sp, #28]
 801e1ec:	2101      	movs	r1, #1
 801e1ee:	441a      	add	r2, r3
 801e1f0:	4620      	mov	r0, r4
 801e1f2:	449a      	add	sl, r3
 801e1f4:	9207      	str	r2, [sp, #28]
 801e1f6:	f000 fcf3 	bl	801ebe0 <__i2b>
 801e1fa:	4607      	mov	r7, r0
 801e1fc:	2e00      	cmp	r6, #0
 801e1fe:	dd0b      	ble.n	801e218 <_dtoa_r+0x660>
 801e200:	9b07      	ldr	r3, [sp, #28]
 801e202:	2b00      	cmp	r3, #0
 801e204:	dd08      	ble.n	801e218 <_dtoa_r+0x660>
 801e206:	42b3      	cmp	r3, r6
 801e208:	9a07      	ldr	r2, [sp, #28]
 801e20a:	bfa8      	it	ge
 801e20c:	4633      	movge	r3, r6
 801e20e:	ebaa 0a03 	sub.w	sl, sl, r3
 801e212:	1af6      	subs	r6, r6, r3
 801e214:	1ad3      	subs	r3, r2, r3
 801e216:	9307      	str	r3, [sp, #28]
 801e218:	f1b8 0f00 	cmp.w	r8, #0
 801e21c:	d01d      	beq.n	801e25a <_dtoa_r+0x6a2>
 801e21e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e220:	2b00      	cmp	r3, #0
 801e222:	d06a      	beq.n	801e2fa <_dtoa_r+0x742>
 801e224:	b18d      	cbz	r5, 801e24a <_dtoa_r+0x692>
 801e226:	4639      	mov	r1, r7
 801e228:	462a      	mov	r2, r5
 801e22a:	4620      	mov	r0, r4
 801e22c:	f000 fd78 	bl	801ed20 <__pow5mult>
 801e230:	9a01      	ldr	r2, [sp, #4]
 801e232:	4601      	mov	r1, r0
 801e234:	4607      	mov	r7, r0
 801e236:	4620      	mov	r0, r4
 801e238:	f000 fcdb 	bl	801ebf2 <__multiply>
 801e23c:	9901      	ldr	r1, [sp, #4]
 801e23e:	900c      	str	r0, [sp, #48]	; 0x30
 801e240:	4620      	mov	r0, r4
 801e242:	f000 fc2d 	bl	801eaa0 <_Bfree>
 801e246:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801e248:	9301      	str	r3, [sp, #4]
 801e24a:	ebb8 0205 	subs.w	r2, r8, r5
 801e24e:	d004      	beq.n	801e25a <_dtoa_r+0x6a2>
 801e250:	9901      	ldr	r1, [sp, #4]
 801e252:	4620      	mov	r0, r4
 801e254:	f000 fd64 	bl	801ed20 <__pow5mult>
 801e258:	9001      	str	r0, [sp, #4]
 801e25a:	2101      	movs	r1, #1
 801e25c:	4620      	mov	r0, r4
 801e25e:	f000 fcbf 	bl	801ebe0 <__i2b>
 801e262:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801e264:	4605      	mov	r5, r0
 801e266:	2b00      	cmp	r3, #0
 801e268:	f000 81ca 	beq.w	801e600 <_dtoa_r+0xa48>
 801e26c:	461a      	mov	r2, r3
 801e26e:	4601      	mov	r1, r0
 801e270:	4620      	mov	r0, r4
 801e272:	f000 fd55 	bl	801ed20 <__pow5mult>
 801e276:	9b08      	ldr	r3, [sp, #32]
 801e278:	2b01      	cmp	r3, #1
 801e27a:	4605      	mov	r5, r0
 801e27c:	dc44      	bgt.n	801e308 <_dtoa_r+0x750>
 801e27e:	9b02      	ldr	r3, [sp, #8]
 801e280:	2b00      	cmp	r3, #0
 801e282:	d13c      	bne.n	801e2fe <_dtoa_r+0x746>
 801e284:	9b03      	ldr	r3, [sp, #12]
 801e286:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801e28a:	2b00      	cmp	r3, #0
 801e28c:	d137      	bne.n	801e2fe <_dtoa_r+0x746>
 801e28e:	9b03      	ldr	r3, [sp, #12]
 801e290:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801e294:	0d1b      	lsrs	r3, r3, #20
 801e296:	051b      	lsls	r3, r3, #20
 801e298:	2b00      	cmp	r3, #0
 801e29a:	d033      	beq.n	801e304 <_dtoa_r+0x74c>
 801e29c:	9b07      	ldr	r3, [sp, #28]
 801e29e:	3301      	adds	r3, #1
 801e2a0:	f10a 0a01 	add.w	sl, sl, #1
 801e2a4:	9307      	str	r3, [sp, #28]
 801e2a6:	f04f 0801 	mov.w	r8, #1
 801e2aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801e2ac:	bb73      	cbnz	r3, 801e30c <_dtoa_r+0x754>
 801e2ae:	2001      	movs	r0, #1
 801e2b0:	e034      	b.n	801e31c <_dtoa_r+0x764>
 801e2b2:	bf00      	nop
 801e2b4:	08022cc8 	.word	0x08022cc8
 801e2b8:	08022ca0 	.word	0x08022ca0
 801e2bc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801e2be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801e2c2:	e790      	b.n	801e1e6 <_dtoa_r+0x62e>
 801e2c4:	f109 35ff 	add.w	r5, r9, #4294967295	; 0xffffffff
 801e2c8:	45a8      	cmp	r8, r5
 801e2ca:	bfbf      	itttt	lt
 801e2cc:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 801e2ce:	eba5 0808 	sublt.w	r8, r5, r8
 801e2d2:	4443      	addlt	r3, r8
 801e2d4:	930b      	strlt	r3, [sp, #44]	; 0x2c
 801e2d6:	bfb6      	itet	lt
 801e2d8:	46a8      	movlt	r8, r5
 801e2da:	eba8 0505 	subge.w	r5, r8, r5
 801e2de:	2500      	movlt	r5, #0
 801e2e0:	f1b9 0f00 	cmp.w	r9, #0
 801e2e4:	bfb9      	ittee	lt
 801e2e6:	ebaa 0609 	sublt.w	r6, sl, r9
 801e2ea:	2300      	movlt	r3, #0
 801e2ec:	4656      	movge	r6, sl
 801e2ee:	464b      	movge	r3, r9
 801e2f0:	e77b      	b.n	801e1ea <_dtoa_r+0x632>
 801e2f2:	4645      	mov	r5, r8
 801e2f4:	4656      	mov	r6, sl
 801e2f6:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801e2f8:	e780      	b.n	801e1fc <_dtoa_r+0x644>
 801e2fa:	4642      	mov	r2, r8
 801e2fc:	e7a8      	b.n	801e250 <_dtoa_r+0x698>
 801e2fe:	f04f 0800 	mov.w	r8, #0
 801e302:	e7d2      	b.n	801e2aa <_dtoa_r+0x6f2>
 801e304:	4698      	mov	r8, r3
 801e306:	e7d0      	b.n	801e2aa <_dtoa_r+0x6f2>
 801e308:	f04f 0800 	mov.w	r8, #0
 801e30c:	692b      	ldr	r3, [r5, #16]
 801e30e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 801e312:	6918      	ldr	r0, [r3, #16]
 801e314:	f000 fc16 	bl	801eb44 <__hi0bits>
 801e318:	f1c0 0020 	rsb	r0, r0, #32
 801e31c:	9b07      	ldr	r3, [sp, #28]
 801e31e:	4418      	add	r0, r3
 801e320:	f010 001f 	ands.w	r0, r0, #31
 801e324:	d047      	beq.n	801e3b6 <_dtoa_r+0x7fe>
 801e326:	f1c0 0320 	rsb	r3, r0, #32
 801e32a:	2b04      	cmp	r3, #4
 801e32c:	dd3b      	ble.n	801e3a6 <_dtoa_r+0x7ee>
 801e32e:	9b07      	ldr	r3, [sp, #28]
 801e330:	f1c0 001c 	rsb	r0, r0, #28
 801e334:	4482      	add	sl, r0
 801e336:	4406      	add	r6, r0
 801e338:	4403      	add	r3, r0
 801e33a:	9307      	str	r3, [sp, #28]
 801e33c:	f1ba 0f00 	cmp.w	sl, #0
 801e340:	dd05      	ble.n	801e34e <_dtoa_r+0x796>
 801e342:	4652      	mov	r2, sl
 801e344:	9901      	ldr	r1, [sp, #4]
 801e346:	4620      	mov	r0, r4
 801e348:	f000 fd38 	bl	801edbc <__lshift>
 801e34c:	9001      	str	r0, [sp, #4]
 801e34e:	9b07      	ldr	r3, [sp, #28]
 801e350:	2b00      	cmp	r3, #0
 801e352:	dd05      	ble.n	801e360 <_dtoa_r+0x7a8>
 801e354:	4629      	mov	r1, r5
 801e356:	461a      	mov	r2, r3
 801e358:	4620      	mov	r0, r4
 801e35a:	f000 fd2f 	bl	801edbc <__lshift>
 801e35e:	4605      	mov	r5, r0
 801e360:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801e362:	b353      	cbz	r3, 801e3ba <_dtoa_r+0x802>
 801e364:	4629      	mov	r1, r5
 801e366:	9801      	ldr	r0, [sp, #4]
 801e368:	f000 fd7c 	bl	801ee64 <__mcmp>
 801e36c:	2800      	cmp	r0, #0
 801e36e:	da24      	bge.n	801e3ba <_dtoa_r+0x802>
 801e370:	2300      	movs	r3, #0
 801e372:	220a      	movs	r2, #10
 801e374:	9901      	ldr	r1, [sp, #4]
 801e376:	4620      	mov	r0, r4
 801e378:	f000 fba9 	bl	801eace <__multadd>
 801e37c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e37e:	9001      	str	r0, [sp, #4]
 801e380:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 801e384:	2b00      	cmp	r3, #0
 801e386:	f000 8142 	beq.w	801e60e <_dtoa_r+0xa56>
 801e38a:	2300      	movs	r3, #0
 801e38c:	4639      	mov	r1, r7
 801e38e:	220a      	movs	r2, #10
 801e390:	4620      	mov	r0, r4
 801e392:	f000 fb9c 	bl	801eace <__multadd>
 801e396:	9b06      	ldr	r3, [sp, #24]
 801e398:	2b00      	cmp	r3, #0
 801e39a:	4607      	mov	r7, r0
 801e39c:	dc4b      	bgt.n	801e436 <_dtoa_r+0x87e>
 801e39e:	9b08      	ldr	r3, [sp, #32]
 801e3a0:	2b02      	cmp	r3, #2
 801e3a2:	dd48      	ble.n	801e436 <_dtoa_r+0x87e>
 801e3a4:	e011      	b.n	801e3ca <_dtoa_r+0x812>
 801e3a6:	d0c9      	beq.n	801e33c <_dtoa_r+0x784>
 801e3a8:	9a07      	ldr	r2, [sp, #28]
 801e3aa:	331c      	adds	r3, #28
 801e3ac:	441a      	add	r2, r3
 801e3ae:	449a      	add	sl, r3
 801e3b0:	441e      	add	r6, r3
 801e3b2:	4613      	mov	r3, r2
 801e3b4:	e7c1      	b.n	801e33a <_dtoa_r+0x782>
 801e3b6:	4603      	mov	r3, r0
 801e3b8:	e7f6      	b.n	801e3a8 <_dtoa_r+0x7f0>
 801e3ba:	f1b9 0f00 	cmp.w	r9, #0
 801e3be:	dc34      	bgt.n	801e42a <_dtoa_r+0x872>
 801e3c0:	9b08      	ldr	r3, [sp, #32]
 801e3c2:	2b02      	cmp	r3, #2
 801e3c4:	dd31      	ble.n	801e42a <_dtoa_r+0x872>
 801e3c6:	f8cd 9018 	str.w	r9, [sp, #24]
 801e3ca:	9b06      	ldr	r3, [sp, #24]
 801e3cc:	b963      	cbnz	r3, 801e3e8 <_dtoa_r+0x830>
 801e3ce:	4629      	mov	r1, r5
 801e3d0:	2205      	movs	r2, #5
 801e3d2:	4620      	mov	r0, r4
 801e3d4:	f000 fb7b 	bl	801eace <__multadd>
 801e3d8:	4601      	mov	r1, r0
 801e3da:	4605      	mov	r5, r0
 801e3dc:	9801      	ldr	r0, [sp, #4]
 801e3de:	f000 fd41 	bl	801ee64 <__mcmp>
 801e3e2:	2800      	cmp	r0, #0
 801e3e4:	f73f adfc 	bgt.w	801dfe0 <_dtoa_r+0x428>
 801e3e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801e3ea:	9e04      	ldr	r6, [sp, #16]
 801e3ec:	ea6f 0b03 	mvn.w	fp, r3
 801e3f0:	f04f 0900 	mov.w	r9, #0
 801e3f4:	4629      	mov	r1, r5
 801e3f6:	4620      	mov	r0, r4
 801e3f8:	f000 fb52 	bl	801eaa0 <_Bfree>
 801e3fc:	2f00      	cmp	r7, #0
 801e3fe:	f43f aebb 	beq.w	801e178 <_dtoa_r+0x5c0>
 801e402:	f1b9 0f00 	cmp.w	r9, #0
 801e406:	d005      	beq.n	801e414 <_dtoa_r+0x85c>
 801e408:	45b9      	cmp	r9, r7
 801e40a:	d003      	beq.n	801e414 <_dtoa_r+0x85c>
 801e40c:	4649      	mov	r1, r9
 801e40e:	4620      	mov	r0, r4
 801e410:	f000 fb46 	bl	801eaa0 <_Bfree>
 801e414:	4639      	mov	r1, r7
 801e416:	4620      	mov	r0, r4
 801e418:	f000 fb42 	bl	801eaa0 <_Bfree>
 801e41c:	e6ac      	b.n	801e178 <_dtoa_r+0x5c0>
 801e41e:	2500      	movs	r5, #0
 801e420:	462f      	mov	r7, r5
 801e422:	e7e1      	b.n	801e3e8 <_dtoa_r+0x830>
 801e424:	469b      	mov	fp, r3
 801e426:	462f      	mov	r7, r5
 801e428:	e5da      	b.n	801dfe0 <_dtoa_r+0x428>
 801e42a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e42c:	f8cd 9018 	str.w	r9, [sp, #24]
 801e430:	2b00      	cmp	r3, #0
 801e432:	f000 80f3 	beq.w	801e61c <_dtoa_r+0xa64>
 801e436:	2e00      	cmp	r6, #0
 801e438:	dd05      	ble.n	801e446 <_dtoa_r+0x88e>
 801e43a:	4639      	mov	r1, r7
 801e43c:	4632      	mov	r2, r6
 801e43e:	4620      	mov	r0, r4
 801e440:	f000 fcbc 	bl	801edbc <__lshift>
 801e444:	4607      	mov	r7, r0
 801e446:	f1b8 0f00 	cmp.w	r8, #0
 801e44a:	d04c      	beq.n	801e4e6 <_dtoa_r+0x92e>
 801e44c:	6879      	ldr	r1, [r7, #4]
 801e44e:	4620      	mov	r0, r4
 801e450:	f000 faf2 	bl	801ea38 <_Balloc>
 801e454:	693a      	ldr	r2, [r7, #16]
 801e456:	3202      	adds	r2, #2
 801e458:	4606      	mov	r6, r0
 801e45a:	0092      	lsls	r2, r2, #2
 801e45c:	f107 010c 	add.w	r1, r7, #12
 801e460:	300c      	adds	r0, #12
 801e462:	f7fe fcd2 	bl	801ce0a <memcpy>
 801e466:	2201      	movs	r2, #1
 801e468:	4631      	mov	r1, r6
 801e46a:	4620      	mov	r0, r4
 801e46c:	f000 fca6 	bl	801edbc <__lshift>
 801e470:	9b02      	ldr	r3, [sp, #8]
 801e472:	f8dd a010 	ldr.w	sl, [sp, #16]
 801e476:	f003 0301 	and.w	r3, r3, #1
 801e47a:	46b9      	mov	r9, r7
 801e47c:	9307      	str	r3, [sp, #28]
 801e47e:	4607      	mov	r7, r0
 801e480:	4629      	mov	r1, r5
 801e482:	9801      	ldr	r0, [sp, #4]
 801e484:	f7ff fb0a 	bl	801da9c <quorem>
 801e488:	4649      	mov	r1, r9
 801e48a:	4606      	mov	r6, r0
 801e48c:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801e490:	9801      	ldr	r0, [sp, #4]
 801e492:	f000 fce7 	bl	801ee64 <__mcmp>
 801e496:	463a      	mov	r2, r7
 801e498:	9002      	str	r0, [sp, #8]
 801e49a:	4629      	mov	r1, r5
 801e49c:	4620      	mov	r0, r4
 801e49e:	f000 fcfb 	bl	801ee98 <__mdiff>
 801e4a2:	68c3      	ldr	r3, [r0, #12]
 801e4a4:	4602      	mov	r2, r0
 801e4a6:	bb03      	cbnz	r3, 801e4ea <_dtoa_r+0x932>
 801e4a8:	4601      	mov	r1, r0
 801e4aa:	9009      	str	r0, [sp, #36]	; 0x24
 801e4ac:	9801      	ldr	r0, [sp, #4]
 801e4ae:	f000 fcd9 	bl	801ee64 <__mcmp>
 801e4b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801e4b4:	4603      	mov	r3, r0
 801e4b6:	4611      	mov	r1, r2
 801e4b8:	4620      	mov	r0, r4
 801e4ba:	9309      	str	r3, [sp, #36]	; 0x24
 801e4bc:	f000 faf0 	bl	801eaa0 <_Bfree>
 801e4c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e4c2:	b9a3      	cbnz	r3, 801e4ee <_dtoa_r+0x936>
 801e4c4:	9a08      	ldr	r2, [sp, #32]
 801e4c6:	b992      	cbnz	r2, 801e4ee <_dtoa_r+0x936>
 801e4c8:	9a07      	ldr	r2, [sp, #28]
 801e4ca:	b982      	cbnz	r2, 801e4ee <_dtoa_r+0x936>
 801e4cc:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801e4d0:	d029      	beq.n	801e526 <_dtoa_r+0x96e>
 801e4d2:	9b02      	ldr	r3, [sp, #8]
 801e4d4:	2b00      	cmp	r3, #0
 801e4d6:	dd01      	ble.n	801e4dc <_dtoa_r+0x924>
 801e4d8:	f106 0831 	add.w	r8, r6, #49	; 0x31
 801e4dc:	f10a 0601 	add.w	r6, sl, #1
 801e4e0:	f88a 8000 	strb.w	r8, [sl]
 801e4e4:	e786      	b.n	801e3f4 <_dtoa_r+0x83c>
 801e4e6:	4638      	mov	r0, r7
 801e4e8:	e7c2      	b.n	801e470 <_dtoa_r+0x8b8>
 801e4ea:	2301      	movs	r3, #1
 801e4ec:	e7e3      	b.n	801e4b6 <_dtoa_r+0x8fe>
 801e4ee:	9a02      	ldr	r2, [sp, #8]
 801e4f0:	2a00      	cmp	r2, #0
 801e4f2:	db04      	blt.n	801e4fe <_dtoa_r+0x946>
 801e4f4:	d124      	bne.n	801e540 <_dtoa_r+0x988>
 801e4f6:	9a08      	ldr	r2, [sp, #32]
 801e4f8:	bb12      	cbnz	r2, 801e540 <_dtoa_r+0x988>
 801e4fa:	9a07      	ldr	r2, [sp, #28]
 801e4fc:	bb02      	cbnz	r2, 801e540 <_dtoa_r+0x988>
 801e4fe:	2b00      	cmp	r3, #0
 801e500:	ddec      	ble.n	801e4dc <_dtoa_r+0x924>
 801e502:	2201      	movs	r2, #1
 801e504:	9901      	ldr	r1, [sp, #4]
 801e506:	4620      	mov	r0, r4
 801e508:	f000 fc58 	bl	801edbc <__lshift>
 801e50c:	4629      	mov	r1, r5
 801e50e:	9001      	str	r0, [sp, #4]
 801e510:	f000 fca8 	bl	801ee64 <__mcmp>
 801e514:	2800      	cmp	r0, #0
 801e516:	dc03      	bgt.n	801e520 <_dtoa_r+0x968>
 801e518:	d1e0      	bne.n	801e4dc <_dtoa_r+0x924>
 801e51a:	f018 0f01 	tst.w	r8, #1
 801e51e:	d0dd      	beq.n	801e4dc <_dtoa_r+0x924>
 801e520:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801e524:	d1d8      	bne.n	801e4d8 <_dtoa_r+0x920>
 801e526:	2339      	movs	r3, #57	; 0x39
 801e528:	f10a 0601 	add.w	r6, sl, #1
 801e52c:	f88a 3000 	strb.w	r3, [sl]
 801e530:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801e534:	2b39      	cmp	r3, #57	; 0x39
 801e536:	f106 32ff 	add.w	r2, r6, #4294967295	; 0xffffffff
 801e53a:	d04c      	beq.n	801e5d6 <_dtoa_r+0xa1e>
 801e53c:	3301      	adds	r3, #1
 801e53e:	e051      	b.n	801e5e4 <_dtoa_r+0xa2c>
 801e540:	2b00      	cmp	r3, #0
 801e542:	f10a 0601 	add.w	r6, sl, #1
 801e546:	dd05      	ble.n	801e554 <_dtoa_r+0x99c>
 801e548:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801e54c:	d0eb      	beq.n	801e526 <_dtoa_r+0x96e>
 801e54e:	f108 0801 	add.w	r8, r8, #1
 801e552:	e7c5      	b.n	801e4e0 <_dtoa_r+0x928>
 801e554:	9b04      	ldr	r3, [sp, #16]
 801e556:	9a06      	ldr	r2, [sp, #24]
 801e558:	f806 8c01 	strb.w	r8, [r6, #-1]
 801e55c:	1af3      	subs	r3, r6, r3
 801e55e:	4293      	cmp	r3, r2
 801e560:	d021      	beq.n	801e5a6 <_dtoa_r+0x9ee>
 801e562:	2300      	movs	r3, #0
 801e564:	220a      	movs	r2, #10
 801e566:	9901      	ldr	r1, [sp, #4]
 801e568:	4620      	mov	r0, r4
 801e56a:	f000 fab0 	bl	801eace <__multadd>
 801e56e:	45b9      	cmp	r9, r7
 801e570:	9001      	str	r0, [sp, #4]
 801e572:	f04f 0300 	mov.w	r3, #0
 801e576:	f04f 020a 	mov.w	r2, #10
 801e57a:	4649      	mov	r1, r9
 801e57c:	4620      	mov	r0, r4
 801e57e:	d105      	bne.n	801e58c <_dtoa_r+0x9d4>
 801e580:	f000 faa5 	bl	801eace <__multadd>
 801e584:	4681      	mov	r9, r0
 801e586:	4607      	mov	r7, r0
 801e588:	46b2      	mov	sl, r6
 801e58a:	e779      	b.n	801e480 <_dtoa_r+0x8c8>
 801e58c:	f000 fa9f 	bl	801eace <__multadd>
 801e590:	4639      	mov	r1, r7
 801e592:	4681      	mov	r9, r0
 801e594:	2300      	movs	r3, #0
 801e596:	220a      	movs	r2, #10
 801e598:	4620      	mov	r0, r4
 801e59a:	f000 fa98 	bl	801eace <__multadd>
 801e59e:	4607      	mov	r7, r0
 801e5a0:	e7f2      	b.n	801e588 <_dtoa_r+0x9d0>
 801e5a2:	f04f 0900 	mov.w	r9, #0
 801e5a6:	2201      	movs	r2, #1
 801e5a8:	9901      	ldr	r1, [sp, #4]
 801e5aa:	4620      	mov	r0, r4
 801e5ac:	f000 fc06 	bl	801edbc <__lshift>
 801e5b0:	4629      	mov	r1, r5
 801e5b2:	9001      	str	r0, [sp, #4]
 801e5b4:	f000 fc56 	bl	801ee64 <__mcmp>
 801e5b8:	2800      	cmp	r0, #0
 801e5ba:	dcb9      	bgt.n	801e530 <_dtoa_r+0x978>
 801e5bc:	d102      	bne.n	801e5c4 <_dtoa_r+0xa0c>
 801e5be:	f018 0f01 	tst.w	r8, #1
 801e5c2:	d1b5      	bne.n	801e530 <_dtoa_r+0x978>
 801e5c4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801e5c8:	2b30      	cmp	r3, #48	; 0x30
 801e5ca:	f106 32ff 	add.w	r2, r6, #4294967295	; 0xffffffff
 801e5ce:	f47f af11 	bne.w	801e3f4 <_dtoa_r+0x83c>
 801e5d2:	4616      	mov	r6, r2
 801e5d4:	e7f6      	b.n	801e5c4 <_dtoa_r+0xa0c>
 801e5d6:	9b04      	ldr	r3, [sp, #16]
 801e5d8:	4293      	cmp	r3, r2
 801e5da:	d105      	bne.n	801e5e8 <_dtoa_r+0xa30>
 801e5dc:	9a04      	ldr	r2, [sp, #16]
 801e5de:	f10b 0b01 	add.w	fp, fp, #1
 801e5e2:	2331      	movs	r3, #49	; 0x31
 801e5e4:	7013      	strb	r3, [r2, #0]
 801e5e6:	e705      	b.n	801e3f4 <_dtoa_r+0x83c>
 801e5e8:	4616      	mov	r6, r2
 801e5ea:	e7a1      	b.n	801e530 <_dtoa_r+0x978>
 801e5ec:	4b16      	ldr	r3, [pc, #88]	; (801e648 <_dtoa_r+0xa90>)
 801e5ee:	f7ff bb48 	b.w	801dc82 <_dtoa_r+0xca>
 801e5f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801e5f4:	2b00      	cmp	r3, #0
 801e5f6:	f47f ab23 	bne.w	801dc40 <_dtoa_r+0x88>
 801e5fa:	4b14      	ldr	r3, [pc, #80]	; (801e64c <_dtoa_r+0xa94>)
 801e5fc:	f7ff bb41 	b.w	801dc82 <_dtoa_r+0xca>
 801e600:	9b08      	ldr	r3, [sp, #32]
 801e602:	2b01      	cmp	r3, #1
 801e604:	f77f ae3b 	ble.w	801e27e <_dtoa_r+0x6c6>
 801e608:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 801e60c:	e64f      	b.n	801e2ae <_dtoa_r+0x6f6>
 801e60e:	9b06      	ldr	r3, [sp, #24]
 801e610:	2b00      	cmp	r3, #0
 801e612:	dc03      	bgt.n	801e61c <_dtoa_r+0xa64>
 801e614:	9b08      	ldr	r3, [sp, #32]
 801e616:	2b02      	cmp	r3, #2
 801e618:	f73f aed7 	bgt.w	801e3ca <_dtoa_r+0x812>
 801e61c:	9e04      	ldr	r6, [sp, #16]
 801e61e:	9801      	ldr	r0, [sp, #4]
 801e620:	4629      	mov	r1, r5
 801e622:	f7ff fa3b 	bl	801da9c <quorem>
 801e626:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801e62a:	f806 8b01 	strb.w	r8, [r6], #1
 801e62e:	9b04      	ldr	r3, [sp, #16]
 801e630:	9a06      	ldr	r2, [sp, #24]
 801e632:	1af3      	subs	r3, r6, r3
 801e634:	429a      	cmp	r2, r3
 801e636:	ddb4      	ble.n	801e5a2 <_dtoa_r+0x9ea>
 801e638:	2300      	movs	r3, #0
 801e63a:	220a      	movs	r2, #10
 801e63c:	9901      	ldr	r1, [sp, #4]
 801e63e:	4620      	mov	r0, r4
 801e640:	f000 fa45 	bl	801eace <__multadd>
 801e644:	9001      	str	r0, [sp, #4]
 801e646:	e7ea      	b.n	801e61e <_dtoa_r+0xa66>
 801e648:	08022b0e 	.word	0x08022b0e
 801e64c:	08022c33 	.word	0x08022c33

0801e650 <__sflush_r>:
 801e650:	898a      	ldrh	r2, [r1, #12]
 801e652:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e656:	4605      	mov	r5, r0
 801e658:	0710      	lsls	r0, r2, #28
 801e65a:	460c      	mov	r4, r1
 801e65c:	d458      	bmi.n	801e710 <__sflush_r+0xc0>
 801e65e:	684b      	ldr	r3, [r1, #4]
 801e660:	2b00      	cmp	r3, #0
 801e662:	dc05      	bgt.n	801e670 <__sflush_r+0x20>
 801e664:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801e666:	2b00      	cmp	r3, #0
 801e668:	dc02      	bgt.n	801e670 <__sflush_r+0x20>
 801e66a:	2000      	movs	r0, #0
 801e66c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e670:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801e672:	2e00      	cmp	r6, #0
 801e674:	d0f9      	beq.n	801e66a <__sflush_r+0x1a>
 801e676:	2300      	movs	r3, #0
 801e678:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801e67c:	682f      	ldr	r7, [r5, #0]
 801e67e:	6a21      	ldr	r1, [r4, #32]
 801e680:	602b      	str	r3, [r5, #0]
 801e682:	d032      	beq.n	801e6ea <__sflush_r+0x9a>
 801e684:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801e686:	89a3      	ldrh	r3, [r4, #12]
 801e688:	075a      	lsls	r2, r3, #29
 801e68a:	d505      	bpl.n	801e698 <__sflush_r+0x48>
 801e68c:	6863      	ldr	r3, [r4, #4]
 801e68e:	1ac0      	subs	r0, r0, r3
 801e690:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801e692:	b10b      	cbz	r3, 801e698 <__sflush_r+0x48>
 801e694:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801e696:	1ac0      	subs	r0, r0, r3
 801e698:	2300      	movs	r3, #0
 801e69a:	4602      	mov	r2, r0
 801e69c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801e69e:	6a21      	ldr	r1, [r4, #32]
 801e6a0:	4628      	mov	r0, r5
 801e6a2:	47b0      	blx	r6
 801e6a4:	1c43      	adds	r3, r0, #1
 801e6a6:	89a3      	ldrh	r3, [r4, #12]
 801e6a8:	d106      	bne.n	801e6b8 <__sflush_r+0x68>
 801e6aa:	6829      	ldr	r1, [r5, #0]
 801e6ac:	291d      	cmp	r1, #29
 801e6ae:	d848      	bhi.n	801e742 <__sflush_r+0xf2>
 801e6b0:	4a29      	ldr	r2, [pc, #164]	; (801e758 <__sflush_r+0x108>)
 801e6b2:	40ca      	lsrs	r2, r1
 801e6b4:	07d6      	lsls	r6, r2, #31
 801e6b6:	d544      	bpl.n	801e742 <__sflush_r+0xf2>
 801e6b8:	2200      	movs	r2, #0
 801e6ba:	6062      	str	r2, [r4, #4]
 801e6bc:	04d9      	lsls	r1, r3, #19
 801e6be:	6922      	ldr	r2, [r4, #16]
 801e6c0:	6022      	str	r2, [r4, #0]
 801e6c2:	d504      	bpl.n	801e6ce <__sflush_r+0x7e>
 801e6c4:	1c42      	adds	r2, r0, #1
 801e6c6:	d101      	bne.n	801e6cc <__sflush_r+0x7c>
 801e6c8:	682b      	ldr	r3, [r5, #0]
 801e6ca:	b903      	cbnz	r3, 801e6ce <__sflush_r+0x7e>
 801e6cc:	6560      	str	r0, [r4, #84]	; 0x54
 801e6ce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801e6d0:	602f      	str	r7, [r5, #0]
 801e6d2:	2900      	cmp	r1, #0
 801e6d4:	d0c9      	beq.n	801e66a <__sflush_r+0x1a>
 801e6d6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801e6da:	4299      	cmp	r1, r3
 801e6dc:	d002      	beq.n	801e6e4 <__sflush_r+0x94>
 801e6de:	4628      	mov	r0, r5
 801e6e0:	f000 fc94 	bl	801f00c <_free_r>
 801e6e4:	2000      	movs	r0, #0
 801e6e6:	6360      	str	r0, [r4, #52]	; 0x34
 801e6e8:	e7c0      	b.n	801e66c <__sflush_r+0x1c>
 801e6ea:	2301      	movs	r3, #1
 801e6ec:	4628      	mov	r0, r5
 801e6ee:	47b0      	blx	r6
 801e6f0:	1c41      	adds	r1, r0, #1
 801e6f2:	d1c8      	bne.n	801e686 <__sflush_r+0x36>
 801e6f4:	682b      	ldr	r3, [r5, #0]
 801e6f6:	2b00      	cmp	r3, #0
 801e6f8:	d0c5      	beq.n	801e686 <__sflush_r+0x36>
 801e6fa:	2b1d      	cmp	r3, #29
 801e6fc:	d001      	beq.n	801e702 <__sflush_r+0xb2>
 801e6fe:	2b16      	cmp	r3, #22
 801e700:	d101      	bne.n	801e706 <__sflush_r+0xb6>
 801e702:	602f      	str	r7, [r5, #0]
 801e704:	e7b1      	b.n	801e66a <__sflush_r+0x1a>
 801e706:	89a3      	ldrh	r3, [r4, #12]
 801e708:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801e70c:	81a3      	strh	r3, [r4, #12]
 801e70e:	e7ad      	b.n	801e66c <__sflush_r+0x1c>
 801e710:	690f      	ldr	r7, [r1, #16]
 801e712:	2f00      	cmp	r7, #0
 801e714:	d0a9      	beq.n	801e66a <__sflush_r+0x1a>
 801e716:	0793      	lsls	r3, r2, #30
 801e718:	680e      	ldr	r6, [r1, #0]
 801e71a:	bf08      	it	eq
 801e71c:	694b      	ldreq	r3, [r1, #20]
 801e71e:	600f      	str	r7, [r1, #0]
 801e720:	bf18      	it	ne
 801e722:	2300      	movne	r3, #0
 801e724:	eba6 0807 	sub.w	r8, r6, r7
 801e728:	608b      	str	r3, [r1, #8]
 801e72a:	f1b8 0f00 	cmp.w	r8, #0
 801e72e:	dd9c      	ble.n	801e66a <__sflush_r+0x1a>
 801e730:	4643      	mov	r3, r8
 801e732:	463a      	mov	r2, r7
 801e734:	6a21      	ldr	r1, [r4, #32]
 801e736:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801e738:	4628      	mov	r0, r5
 801e73a:	47b0      	blx	r6
 801e73c:	2800      	cmp	r0, #0
 801e73e:	dc06      	bgt.n	801e74e <__sflush_r+0xfe>
 801e740:	89a3      	ldrh	r3, [r4, #12]
 801e742:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801e746:	81a3      	strh	r3, [r4, #12]
 801e748:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801e74c:	e78e      	b.n	801e66c <__sflush_r+0x1c>
 801e74e:	4407      	add	r7, r0
 801e750:	eba8 0800 	sub.w	r8, r8, r0
 801e754:	e7e9      	b.n	801e72a <__sflush_r+0xda>
 801e756:	bf00      	nop
 801e758:	20400001 	.word	0x20400001

0801e75c <_fflush_r>:
 801e75c:	b538      	push	{r3, r4, r5, lr}
 801e75e:	690b      	ldr	r3, [r1, #16]
 801e760:	4605      	mov	r5, r0
 801e762:	460c      	mov	r4, r1
 801e764:	b1db      	cbz	r3, 801e79e <_fflush_r+0x42>
 801e766:	b118      	cbz	r0, 801e770 <_fflush_r+0x14>
 801e768:	6983      	ldr	r3, [r0, #24]
 801e76a:	b90b      	cbnz	r3, 801e770 <_fflush_r+0x14>
 801e76c:	f000 f860 	bl	801e830 <__sinit>
 801e770:	4b0c      	ldr	r3, [pc, #48]	; (801e7a4 <_fflush_r+0x48>)
 801e772:	429c      	cmp	r4, r3
 801e774:	d109      	bne.n	801e78a <_fflush_r+0x2e>
 801e776:	686c      	ldr	r4, [r5, #4]
 801e778:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e77c:	b17b      	cbz	r3, 801e79e <_fflush_r+0x42>
 801e77e:	4621      	mov	r1, r4
 801e780:	4628      	mov	r0, r5
 801e782:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e786:	f7ff bf63 	b.w	801e650 <__sflush_r>
 801e78a:	4b07      	ldr	r3, [pc, #28]	; (801e7a8 <_fflush_r+0x4c>)
 801e78c:	429c      	cmp	r4, r3
 801e78e:	d101      	bne.n	801e794 <_fflush_r+0x38>
 801e790:	68ac      	ldr	r4, [r5, #8]
 801e792:	e7f1      	b.n	801e778 <_fflush_r+0x1c>
 801e794:	4b05      	ldr	r3, [pc, #20]	; (801e7ac <_fflush_r+0x50>)
 801e796:	429c      	cmp	r4, r3
 801e798:	bf08      	it	eq
 801e79a:	68ec      	ldreq	r4, [r5, #12]
 801e79c:	e7ec      	b.n	801e778 <_fflush_r+0x1c>
 801e79e:	2000      	movs	r0, #0
 801e7a0:	bd38      	pop	{r3, r4, r5, pc}
 801e7a2:	bf00      	nop
 801e7a4:	08022c60 	.word	0x08022c60
 801e7a8:	08022c80 	.word	0x08022c80
 801e7ac:	08022c40 	.word	0x08022c40

0801e7b0 <std>:
 801e7b0:	2300      	movs	r3, #0
 801e7b2:	b510      	push	{r4, lr}
 801e7b4:	4604      	mov	r4, r0
 801e7b6:	e9c0 3300 	strd	r3, r3, [r0]
 801e7ba:	6083      	str	r3, [r0, #8]
 801e7bc:	8181      	strh	r1, [r0, #12]
 801e7be:	6643      	str	r3, [r0, #100]	; 0x64
 801e7c0:	81c2      	strh	r2, [r0, #14]
 801e7c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801e7c6:	6183      	str	r3, [r0, #24]
 801e7c8:	4619      	mov	r1, r3
 801e7ca:	2208      	movs	r2, #8
 801e7cc:	305c      	adds	r0, #92	; 0x5c
 801e7ce:	f7fe fb40 	bl	801ce52 <memset>
 801e7d2:	4b05      	ldr	r3, [pc, #20]	; (801e7e8 <std+0x38>)
 801e7d4:	6263      	str	r3, [r4, #36]	; 0x24
 801e7d6:	4b05      	ldr	r3, [pc, #20]	; (801e7ec <std+0x3c>)
 801e7d8:	62a3      	str	r3, [r4, #40]	; 0x28
 801e7da:	4b05      	ldr	r3, [pc, #20]	; (801e7f0 <std+0x40>)
 801e7dc:	62e3      	str	r3, [r4, #44]	; 0x2c
 801e7de:	4b05      	ldr	r3, [pc, #20]	; (801e7f4 <std+0x44>)
 801e7e0:	6224      	str	r4, [r4, #32]
 801e7e2:	6323      	str	r3, [r4, #48]	; 0x30
 801e7e4:	bd10      	pop	{r4, pc}
 801e7e6:	bf00      	nop
 801e7e8:	0801f6a1 	.word	0x0801f6a1
 801e7ec:	0801f6c3 	.word	0x0801f6c3
 801e7f0:	0801f6fb 	.word	0x0801f6fb
 801e7f4:	0801f71f 	.word	0x0801f71f

0801e7f8 <_cleanup_r>:
 801e7f8:	4901      	ldr	r1, [pc, #4]	; (801e800 <_cleanup_r+0x8>)
 801e7fa:	f000 b885 	b.w	801e908 <_fwalk_reent>
 801e7fe:	bf00      	nop
 801e800:	0801e75d 	.word	0x0801e75d

0801e804 <__sfmoreglue>:
 801e804:	b570      	push	{r4, r5, r6, lr}
 801e806:	1e4a      	subs	r2, r1, #1
 801e808:	2568      	movs	r5, #104	; 0x68
 801e80a:	4355      	muls	r5, r2
 801e80c:	460e      	mov	r6, r1
 801e80e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801e812:	f000 fc49 	bl	801f0a8 <_malloc_r>
 801e816:	4604      	mov	r4, r0
 801e818:	b140      	cbz	r0, 801e82c <__sfmoreglue+0x28>
 801e81a:	2100      	movs	r1, #0
 801e81c:	e9c0 1600 	strd	r1, r6, [r0]
 801e820:	300c      	adds	r0, #12
 801e822:	60a0      	str	r0, [r4, #8]
 801e824:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801e828:	f7fe fb13 	bl	801ce52 <memset>
 801e82c:	4620      	mov	r0, r4
 801e82e:	bd70      	pop	{r4, r5, r6, pc}

0801e830 <__sinit>:
 801e830:	6983      	ldr	r3, [r0, #24]
 801e832:	b510      	push	{r4, lr}
 801e834:	4604      	mov	r4, r0
 801e836:	bb33      	cbnz	r3, 801e886 <__sinit+0x56>
 801e838:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 801e83c:	6503      	str	r3, [r0, #80]	; 0x50
 801e83e:	4b12      	ldr	r3, [pc, #72]	; (801e888 <__sinit+0x58>)
 801e840:	4a12      	ldr	r2, [pc, #72]	; (801e88c <__sinit+0x5c>)
 801e842:	681b      	ldr	r3, [r3, #0]
 801e844:	6282      	str	r2, [r0, #40]	; 0x28
 801e846:	4298      	cmp	r0, r3
 801e848:	bf04      	itt	eq
 801e84a:	2301      	moveq	r3, #1
 801e84c:	6183      	streq	r3, [r0, #24]
 801e84e:	f000 f81f 	bl	801e890 <__sfp>
 801e852:	6060      	str	r0, [r4, #4]
 801e854:	4620      	mov	r0, r4
 801e856:	f000 f81b 	bl	801e890 <__sfp>
 801e85a:	60a0      	str	r0, [r4, #8]
 801e85c:	4620      	mov	r0, r4
 801e85e:	f000 f817 	bl	801e890 <__sfp>
 801e862:	2200      	movs	r2, #0
 801e864:	60e0      	str	r0, [r4, #12]
 801e866:	2104      	movs	r1, #4
 801e868:	6860      	ldr	r0, [r4, #4]
 801e86a:	f7ff ffa1 	bl	801e7b0 <std>
 801e86e:	2201      	movs	r2, #1
 801e870:	2109      	movs	r1, #9
 801e872:	68a0      	ldr	r0, [r4, #8]
 801e874:	f7ff ff9c 	bl	801e7b0 <std>
 801e878:	2202      	movs	r2, #2
 801e87a:	2112      	movs	r1, #18
 801e87c:	68e0      	ldr	r0, [r4, #12]
 801e87e:	f7ff ff97 	bl	801e7b0 <std>
 801e882:	2301      	movs	r3, #1
 801e884:	61a3      	str	r3, [r4, #24]
 801e886:	bd10      	pop	{r4, pc}
 801e888:	08022af0 	.word	0x08022af0
 801e88c:	0801e7f9 	.word	0x0801e7f9

0801e890 <__sfp>:
 801e890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e892:	4b1b      	ldr	r3, [pc, #108]	; (801e900 <__sfp+0x70>)
 801e894:	681e      	ldr	r6, [r3, #0]
 801e896:	69b3      	ldr	r3, [r6, #24]
 801e898:	4607      	mov	r7, r0
 801e89a:	b913      	cbnz	r3, 801e8a2 <__sfp+0x12>
 801e89c:	4630      	mov	r0, r6
 801e89e:	f7ff ffc7 	bl	801e830 <__sinit>
 801e8a2:	3648      	adds	r6, #72	; 0x48
 801e8a4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801e8a8:	3b01      	subs	r3, #1
 801e8aa:	d503      	bpl.n	801e8b4 <__sfp+0x24>
 801e8ac:	6833      	ldr	r3, [r6, #0]
 801e8ae:	b133      	cbz	r3, 801e8be <__sfp+0x2e>
 801e8b0:	6836      	ldr	r6, [r6, #0]
 801e8b2:	e7f7      	b.n	801e8a4 <__sfp+0x14>
 801e8b4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801e8b8:	b16d      	cbz	r5, 801e8d6 <__sfp+0x46>
 801e8ba:	3468      	adds	r4, #104	; 0x68
 801e8bc:	e7f4      	b.n	801e8a8 <__sfp+0x18>
 801e8be:	2104      	movs	r1, #4
 801e8c0:	4638      	mov	r0, r7
 801e8c2:	f7ff ff9f 	bl	801e804 <__sfmoreglue>
 801e8c6:	6030      	str	r0, [r6, #0]
 801e8c8:	2800      	cmp	r0, #0
 801e8ca:	d1f1      	bne.n	801e8b0 <__sfp+0x20>
 801e8cc:	230c      	movs	r3, #12
 801e8ce:	603b      	str	r3, [r7, #0]
 801e8d0:	4604      	mov	r4, r0
 801e8d2:	4620      	mov	r0, r4
 801e8d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e8d6:	4b0b      	ldr	r3, [pc, #44]	; (801e904 <__sfp+0x74>)
 801e8d8:	6665      	str	r5, [r4, #100]	; 0x64
 801e8da:	e9c4 5500 	strd	r5, r5, [r4]
 801e8de:	60a5      	str	r5, [r4, #8]
 801e8e0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 801e8e4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 801e8e8:	2208      	movs	r2, #8
 801e8ea:	4629      	mov	r1, r5
 801e8ec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801e8f0:	f7fe faaf 	bl	801ce52 <memset>
 801e8f4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801e8f8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801e8fc:	e7e9      	b.n	801e8d2 <__sfp+0x42>
 801e8fe:	bf00      	nop
 801e900:	08022af0 	.word	0x08022af0
 801e904:	ffff0001 	.word	0xffff0001

0801e908 <_fwalk_reent>:
 801e908:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e90c:	4680      	mov	r8, r0
 801e90e:	4689      	mov	r9, r1
 801e910:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801e914:	2600      	movs	r6, #0
 801e916:	b914      	cbnz	r4, 801e91e <_fwalk_reent+0x16>
 801e918:	4630      	mov	r0, r6
 801e91a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e91e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801e922:	3f01      	subs	r7, #1
 801e924:	d501      	bpl.n	801e92a <_fwalk_reent+0x22>
 801e926:	6824      	ldr	r4, [r4, #0]
 801e928:	e7f5      	b.n	801e916 <_fwalk_reent+0xe>
 801e92a:	89ab      	ldrh	r3, [r5, #12]
 801e92c:	2b01      	cmp	r3, #1
 801e92e:	d907      	bls.n	801e940 <_fwalk_reent+0x38>
 801e930:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801e934:	3301      	adds	r3, #1
 801e936:	d003      	beq.n	801e940 <_fwalk_reent+0x38>
 801e938:	4629      	mov	r1, r5
 801e93a:	4640      	mov	r0, r8
 801e93c:	47c8      	blx	r9
 801e93e:	4306      	orrs	r6, r0
 801e940:	3568      	adds	r5, #104	; 0x68
 801e942:	e7ee      	b.n	801e922 <_fwalk_reent+0x1a>

0801e944 <_localeconv_r>:
 801e944:	4b04      	ldr	r3, [pc, #16]	; (801e958 <_localeconv_r+0x14>)
 801e946:	681b      	ldr	r3, [r3, #0]
 801e948:	6a18      	ldr	r0, [r3, #32]
 801e94a:	4b04      	ldr	r3, [pc, #16]	; (801e95c <_localeconv_r+0x18>)
 801e94c:	2800      	cmp	r0, #0
 801e94e:	bf08      	it	eq
 801e950:	4618      	moveq	r0, r3
 801e952:	30f0      	adds	r0, #240	; 0xf0
 801e954:	4770      	bx	lr
 801e956:	bf00      	nop
 801e958:	2000003c 	.word	0x2000003c
 801e95c:	200000a0 	.word	0x200000a0

0801e960 <__swhatbuf_r>:
 801e960:	b570      	push	{r4, r5, r6, lr}
 801e962:	460e      	mov	r6, r1
 801e964:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e968:	2900      	cmp	r1, #0
 801e96a:	b096      	sub	sp, #88	; 0x58
 801e96c:	4614      	mov	r4, r2
 801e96e:	461d      	mov	r5, r3
 801e970:	da07      	bge.n	801e982 <__swhatbuf_r+0x22>
 801e972:	2300      	movs	r3, #0
 801e974:	602b      	str	r3, [r5, #0]
 801e976:	89b3      	ldrh	r3, [r6, #12]
 801e978:	061a      	lsls	r2, r3, #24
 801e97a:	d410      	bmi.n	801e99e <__swhatbuf_r+0x3e>
 801e97c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801e980:	e00e      	b.n	801e9a0 <__swhatbuf_r+0x40>
 801e982:	466a      	mov	r2, sp
 801e984:	f000 fef2 	bl	801f76c <_fstat_r>
 801e988:	2800      	cmp	r0, #0
 801e98a:	dbf2      	blt.n	801e972 <__swhatbuf_r+0x12>
 801e98c:	9a01      	ldr	r2, [sp, #4]
 801e98e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801e992:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801e996:	425a      	negs	r2, r3
 801e998:	415a      	adcs	r2, r3
 801e99a:	602a      	str	r2, [r5, #0]
 801e99c:	e7ee      	b.n	801e97c <__swhatbuf_r+0x1c>
 801e99e:	2340      	movs	r3, #64	; 0x40
 801e9a0:	2000      	movs	r0, #0
 801e9a2:	6023      	str	r3, [r4, #0]
 801e9a4:	b016      	add	sp, #88	; 0x58
 801e9a6:	bd70      	pop	{r4, r5, r6, pc}

0801e9a8 <__smakebuf_r>:
 801e9a8:	898b      	ldrh	r3, [r1, #12]
 801e9aa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801e9ac:	079d      	lsls	r5, r3, #30
 801e9ae:	4606      	mov	r6, r0
 801e9b0:	460c      	mov	r4, r1
 801e9b2:	d507      	bpl.n	801e9c4 <__smakebuf_r+0x1c>
 801e9b4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801e9b8:	6023      	str	r3, [r4, #0]
 801e9ba:	6123      	str	r3, [r4, #16]
 801e9bc:	2301      	movs	r3, #1
 801e9be:	6163      	str	r3, [r4, #20]
 801e9c0:	b002      	add	sp, #8
 801e9c2:	bd70      	pop	{r4, r5, r6, pc}
 801e9c4:	ab01      	add	r3, sp, #4
 801e9c6:	466a      	mov	r2, sp
 801e9c8:	f7ff ffca 	bl	801e960 <__swhatbuf_r>
 801e9cc:	9900      	ldr	r1, [sp, #0]
 801e9ce:	4605      	mov	r5, r0
 801e9d0:	4630      	mov	r0, r6
 801e9d2:	f000 fb69 	bl	801f0a8 <_malloc_r>
 801e9d6:	b948      	cbnz	r0, 801e9ec <__smakebuf_r+0x44>
 801e9d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e9dc:	059a      	lsls	r2, r3, #22
 801e9de:	d4ef      	bmi.n	801e9c0 <__smakebuf_r+0x18>
 801e9e0:	f023 0303 	bic.w	r3, r3, #3
 801e9e4:	f043 0302 	orr.w	r3, r3, #2
 801e9e8:	81a3      	strh	r3, [r4, #12]
 801e9ea:	e7e3      	b.n	801e9b4 <__smakebuf_r+0xc>
 801e9ec:	4b0d      	ldr	r3, [pc, #52]	; (801ea24 <__smakebuf_r+0x7c>)
 801e9ee:	62b3      	str	r3, [r6, #40]	; 0x28
 801e9f0:	89a3      	ldrh	r3, [r4, #12]
 801e9f2:	6020      	str	r0, [r4, #0]
 801e9f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801e9f8:	81a3      	strh	r3, [r4, #12]
 801e9fa:	9b00      	ldr	r3, [sp, #0]
 801e9fc:	6163      	str	r3, [r4, #20]
 801e9fe:	9b01      	ldr	r3, [sp, #4]
 801ea00:	6120      	str	r0, [r4, #16]
 801ea02:	b15b      	cbz	r3, 801ea1c <__smakebuf_r+0x74>
 801ea04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801ea08:	4630      	mov	r0, r6
 801ea0a:	f000 fec1 	bl	801f790 <_isatty_r>
 801ea0e:	b128      	cbz	r0, 801ea1c <__smakebuf_r+0x74>
 801ea10:	89a3      	ldrh	r3, [r4, #12]
 801ea12:	f023 0303 	bic.w	r3, r3, #3
 801ea16:	f043 0301 	orr.w	r3, r3, #1
 801ea1a:	81a3      	strh	r3, [r4, #12]
 801ea1c:	89a3      	ldrh	r3, [r4, #12]
 801ea1e:	431d      	orrs	r5, r3
 801ea20:	81a5      	strh	r5, [r4, #12]
 801ea22:	e7cd      	b.n	801e9c0 <__smakebuf_r+0x18>
 801ea24:	0801e7f9 	.word	0x0801e7f9

0801ea28 <malloc>:
 801ea28:	4b02      	ldr	r3, [pc, #8]	; (801ea34 <malloc+0xc>)
 801ea2a:	4601      	mov	r1, r0
 801ea2c:	6818      	ldr	r0, [r3, #0]
 801ea2e:	f000 bb3b 	b.w	801f0a8 <_malloc_r>
 801ea32:	bf00      	nop
 801ea34:	2000003c 	.word	0x2000003c

0801ea38 <_Balloc>:
 801ea38:	b570      	push	{r4, r5, r6, lr}
 801ea3a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801ea3c:	4604      	mov	r4, r0
 801ea3e:	460e      	mov	r6, r1
 801ea40:	b93d      	cbnz	r5, 801ea52 <_Balloc+0x1a>
 801ea42:	2010      	movs	r0, #16
 801ea44:	f7ff fff0 	bl	801ea28 <malloc>
 801ea48:	6260      	str	r0, [r4, #36]	; 0x24
 801ea4a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801ea4e:	6005      	str	r5, [r0, #0]
 801ea50:	60c5      	str	r5, [r0, #12]
 801ea52:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801ea54:	68eb      	ldr	r3, [r5, #12]
 801ea56:	b183      	cbz	r3, 801ea7a <_Balloc+0x42>
 801ea58:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801ea5a:	68db      	ldr	r3, [r3, #12]
 801ea5c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801ea60:	b9b8      	cbnz	r0, 801ea92 <_Balloc+0x5a>
 801ea62:	2101      	movs	r1, #1
 801ea64:	fa01 f506 	lsl.w	r5, r1, r6
 801ea68:	1d6a      	adds	r2, r5, #5
 801ea6a:	0092      	lsls	r2, r2, #2
 801ea6c:	4620      	mov	r0, r4
 801ea6e:	f000 fabf 	bl	801eff0 <_calloc_r>
 801ea72:	b160      	cbz	r0, 801ea8e <_Balloc+0x56>
 801ea74:	e9c0 6501 	strd	r6, r5, [r0, #4]
 801ea78:	e00e      	b.n	801ea98 <_Balloc+0x60>
 801ea7a:	2221      	movs	r2, #33	; 0x21
 801ea7c:	2104      	movs	r1, #4
 801ea7e:	4620      	mov	r0, r4
 801ea80:	f000 fab6 	bl	801eff0 <_calloc_r>
 801ea84:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801ea86:	60e8      	str	r0, [r5, #12]
 801ea88:	68db      	ldr	r3, [r3, #12]
 801ea8a:	2b00      	cmp	r3, #0
 801ea8c:	d1e4      	bne.n	801ea58 <_Balloc+0x20>
 801ea8e:	2000      	movs	r0, #0
 801ea90:	bd70      	pop	{r4, r5, r6, pc}
 801ea92:	6802      	ldr	r2, [r0, #0]
 801ea94:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 801ea98:	2300      	movs	r3, #0
 801ea9a:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801ea9e:	e7f7      	b.n	801ea90 <_Balloc+0x58>

0801eaa0 <_Bfree>:
 801eaa0:	b570      	push	{r4, r5, r6, lr}
 801eaa2:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801eaa4:	4606      	mov	r6, r0
 801eaa6:	460d      	mov	r5, r1
 801eaa8:	b93c      	cbnz	r4, 801eaba <_Bfree+0x1a>
 801eaaa:	2010      	movs	r0, #16
 801eaac:	f7ff ffbc 	bl	801ea28 <malloc>
 801eab0:	6270      	str	r0, [r6, #36]	; 0x24
 801eab2:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801eab6:	6004      	str	r4, [r0, #0]
 801eab8:	60c4      	str	r4, [r0, #12]
 801eaba:	b13d      	cbz	r5, 801eacc <_Bfree+0x2c>
 801eabc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801eabe:	686a      	ldr	r2, [r5, #4]
 801eac0:	68db      	ldr	r3, [r3, #12]
 801eac2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801eac6:	6029      	str	r1, [r5, #0]
 801eac8:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 801eacc:	bd70      	pop	{r4, r5, r6, pc}

0801eace <__multadd>:
 801eace:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ead2:	690d      	ldr	r5, [r1, #16]
 801ead4:	461f      	mov	r7, r3
 801ead6:	4606      	mov	r6, r0
 801ead8:	460c      	mov	r4, r1
 801eada:	f101 0c14 	add.w	ip, r1, #20
 801eade:	2300      	movs	r3, #0
 801eae0:	f8dc 0000 	ldr.w	r0, [ip]
 801eae4:	b281      	uxth	r1, r0
 801eae6:	fb02 7101 	mla	r1, r2, r1, r7
 801eaea:	0c0f      	lsrs	r7, r1, #16
 801eaec:	0c00      	lsrs	r0, r0, #16
 801eaee:	fb02 7000 	mla	r0, r2, r0, r7
 801eaf2:	b289      	uxth	r1, r1
 801eaf4:	3301      	adds	r3, #1
 801eaf6:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 801eafa:	429d      	cmp	r5, r3
 801eafc:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801eb00:	f84c 1b04 	str.w	r1, [ip], #4
 801eb04:	dcec      	bgt.n	801eae0 <__multadd+0x12>
 801eb06:	b1d7      	cbz	r7, 801eb3e <__multadd+0x70>
 801eb08:	68a3      	ldr	r3, [r4, #8]
 801eb0a:	42ab      	cmp	r3, r5
 801eb0c:	dc12      	bgt.n	801eb34 <__multadd+0x66>
 801eb0e:	6861      	ldr	r1, [r4, #4]
 801eb10:	4630      	mov	r0, r6
 801eb12:	3101      	adds	r1, #1
 801eb14:	f7ff ff90 	bl	801ea38 <_Balloc>
 801eb18:	6922      	ldr	r2, [r4, #16]
 801eb1a:	3202      	adds	r2, #2
 801eb1c:	f104 010c 	add.w	r1, r4, #12
 801eb20:	4680      	mov	r8, r0
 801eb22:	0092      	lsls	r2, r2, #2
 801eb24:	300c      	adds	r0, #12
 801eb26:	f7fe f970 	bl	801ce0a <memcpy>
 801eb2a:	4621      	mov	r1, r4
 801eb2c:	4630      	mov	r0, r6
 801eb2e:	f7ff ffb7 	bl	801eaa0 <_Bfree>
 801eb32:	4644      	mov	r4, r8
 801eb34:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801eb38:	3501      	adds	r5, #1
 801eb3a:	615f      	str	r7, [r3, #20]
 801eb3c:	6125      	str	r5, [r4, #16]
 801eb3e:	4620      	mov	r0, r4
 801eb40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801eb44 <__hi0bits>:
 801eb44:	0c02      	lsrs	r2, r0, #16
 801eb46:	0412      	lsls	r2, r2, #16
 801eb48:	4603      	mov	r3, r0
 801eb4a:	b9b2      	cbnz	r2, 801eb7a <__hi0bits+0x36>
 801eb4c:	0403      	lsls	r3, r0, #16
 801eb4e:	2010      	movs	r0, #16
 801eb50:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801eb54:	bf04      	itt	eq
 801eb56:	021b      	lsleq	r3, r3, #8
 801eb58:	3008      	addeq	r0, #8
 801eb5a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801eb5e:	bf04      	itt	eq
 801eb60:	011b      	lsleq	r3, r3, #4
 801eb62:	3004      	addeq	r0, #4
 801eb64:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 801eb68:	bf04      	itt	eq
 801eb6a:	009b      	lsleq	r3, r3, #2
 801eb6c:	3002      	addeq	r0, #2
 801eb6e:	2b00      	cmp	r3, #0
 801eb70:	db06      	blt.n	801eb80 <__hi0bits+0x3c>
 801eb72:	005b      	lsls	r3, r3, #1
 801eb74:	d503      	bpl.n	801eb7e <__hi0bits+0x3a>
 801eb76:	3001      	adds	r0, #1
 801eb78:	4770      	bx	lr
 801eb7a:	2000      	movs	r0, #0
 801eb7c:	e7e8      	b.n	801eb50 <__hi0bits+0xc>
 801eb7e:	2020      	movs	r0, #32
 801eb80:	4770      	bx	lr

0801eb82 <__lo0bits>:
 801eb82:	6803      	ldr	r3, [r0, #0]
 801eb84:	f013 0207 	ands.w	r2, r3, #7
 801eb88:	4601      	mov	r1, r0
 801eb8a:	d00b      	beq.n	801eba4 <__lo0bits+0x22>
 801eb8c:	07da      	lsls	r2, r3, #31
 801eb8e:	d423      	bmi.n	801ebd8 <__lo0bits+0x56>
 801eb90:	0798      	lsls	r0, r3, #30
 801eb92:	bf49      	itett	mi
 801eb94:	085b      	lsrmi	r3, r3, #1
 801eb96:	089b      	lsrpl	r3, r3, #2
 801eb98:	2001      	movmi	r0, #1
 801eb9a:	600b      	strmi	r3, [r1, #0]
 801eb9c:	bf5c      	itt	pl
 801eb9e:	600b      	strpl	r3, [r1, #0]
 801eba0:	2002      	movpl	r0, #2
 801eba2:	4770      	bx	lr
 801eba4:	b298      	uxth	r0, r3
 801eba6:	b9a8      	cbnz	r0, 801ebd4 <__lo0bits+0x52>
 801eba8:	0c1b      	lsrs	r3, r3, #16
 801ebaa:	2010      	movs	r0, #16
 801ebac:	f013 0fff 	tst.w	r3, #255	; 0xff
 801ebb0:	bf04      	itt	eq
 801ebb2:	0a1b      	lsreq	r3, r3, #8
 801ebb4:	3008      	addeq	r0, #8
 801ebb6:	071a      	lsls	r2, r3, #28
 801ebb8:	bf04      	itt	eq
 801ebba:	091b      	lsreq	r3, r3, #4
 801ebbc:	3004      	addeq	r0, #4
 801ebbe:	079a      	lsls	r2, r3, #30
 801ebc0:	bf04      	itt	eq
 801ebc2:	089b      	lsreq	r3, r3, #2
 801ebc4:	3002      	addeq	r0, #2
 801ebc6:	07da      	lsls	r2, r3, #31
 801ebc8:	d402      	bmi.n	801ebd0 <__lo0bits+0x4e>
 801ebca:	085b      	lsrs	r3, r3, #1
 801ebcc:	d006      	beq.n	801ebdc <__lo0bits+0x5a>
 801ebce:	3001      	adds	r0, #1
 801ebd0:	600b      	str	r3, [r1, #0]
 801ebd2:	4770      	bx	lr
 801ebd4:	4610      	mov	r0, r2
 801ebd6:	e7e9      	b.n	801ebac <__lo0bits+0x2a>
 801ebd8:	2000      	movs	r0, #0
 801ebda:	4770      	bx	lr
 801ebdc:	2020      	movs	r0, #32
 801ebde:	4770      	bx	lr

0801ebe0 <__i2b>:
 801ebe0:	b510      	push	{r4, lr}
 801ebe2:	460c      	mov	r4, r1
 801ebe4:	2101      	movs	r1, #1
 801ebe6:	f7ff ff27 	bl	801ea38 <_Balloc>
 801ebea:	2201      	movs	r2, #1
 801ebec:	6144      	str	r4, [r0, #20]
 801ebee:	6102      	str	r2, [r0, #16]
 801ebf0:	bd10      	pop	{r4, pc}

0801ebf2 <__multiply>:
 801ebf2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ebf6:	4614      	mov	r4, r2
 801ebf8:	690a      	ldr	r2, [r1, #16]
 801ebfa:	6923      	ldr	r3, [r4, #16]
 801ebfc:	429a      	cmp	r2, r3
 801ebfe:	bfb8      	it	lt
 801ec00:	460b      	movlt	r3, r1
 801ec02:	4688      	mov	r8, r1
 801ec04:	bfbc      	itt	lt
 801ec06:	46a0      	movlt	r8, r4
 801ec08:	461c      	movlt	r4, r3
 801ec0a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801ec0e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801ec12:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801ec16:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801ec1a:	eb07 0609 	add.w	r6, r7, r9
 801ec1e:	42b3      	cmp	r3, r6
 801ec20:	bfb8      	it	lt
 801ec22:	3101      	addlt	r1, #1
 801ec24:	f7ff ff08 	bl	801ea38 <_Balloc>
 801ec28:	f100 0514 	add.w	r5, r0, #20
 801ec2c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 801ec30:	462b      	mov	r3, r5
 801ec32:	2200      	movs	r2, #0
 801ec34:	4573      	cmp	r3, lr
 801ec36:	d316      	bcc.n	801ec66 <__multiply+0x74>
 801ec38:	f104 0214 	add.w	r2, r4, #20
 801ec3c:	f108 0114 	add.w	r1, r8, #20
 801ec40:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 801ec44:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 801ec48:	9300      	str	r3, [sp, #0]
 801ec4a:	9b00      	ldr	r3, [sp, #0]
 801ec4c:	9201      	str	r2, [sp, #4]
 801ec4e:	4293      	cmp	r3, r2
 801ec50:	d80c      	bhi.n	801ec6c <__multiply+0x7a>
 801ec52:	2e00      	cmp	r6, #0
 801ec54:	dd03      	ble.n	801ec5e <__multiply+0x6c>
 801ec56:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801ec5a:	2b00      	cmp	r3, #0
 801ec5c:	d05d      	beq.n	801ed1a <__multiply+0x128>
 801ec5e:	6106      	str	r6, [r0, #16]
 801ec60:	b003      	add	sp, #12
 801ec62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ec66:	f843 2b04 	str.w	r2, [r3], #4
 801ec6a:	e7e3      	b.n	801ec34 <__multiply+0x42>
 801ec6c:	f8b2 b000 	ldrh.w	fp, [r2]
 801ec70:	f1bb 0f00 	cmp.w	fp, #0
 801ec74:	d023      	beq.n	801ecbe <__multiply+0xcc>
 801ec76:	4689      	mov	r9, r1
 801ec78:	46ac      	mov	ip, r5
 801ec7a:	f04f 0800 	mov.w	r8, #0
 801ec7e:	f859 4b04 	ldr.w	r4, [r9], #4
 801ec82:	f8dc a000 	ldr.w	sl, [ip]
 801ec86:	b2a3      	uxth	r3, r4
 801ec88:	fa1f fa8a 	uxth.w	sl, sl
 801ec8c:	fb0b a303 	mla	r3, fp, r3, sl
 801ec90:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801ec94:	f8dc 4000 	ldr.w	r4, [ip]
 801ec98:	4443      	add	r3, r8
 801ec9a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801ec9e:	fb0b 840a 	mla	r4, fp, sl, r8
 801eca2:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801eca6:	46e2      	mov	sl, ip
 801eca8:	b29b      	uxth	r3, r3
 801ecaa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801ecae:	454f      	cmp	r7, r9
 801ecb0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801ecb4:	f84a 3b04 	str.w	r3, [sl], #4
 801ecb8:	d82b      	bhi.n	801ed12 <__multiply+0x120>
 801ecba:	f8cc 8004 	str.w	r8, [ip, #4]
 801ecbe:	9b01      	ldr	r3, [sp, #4]
 801ecc0:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 801ecc4:	3204      	adds	r2, #4
 801ecc6:	f1ba 0f00 	cmp.w	sl, #0
 801ecca:	d020      	beq.n	801ed0e <__multiply+0x11c>
 801eccc:	682b      	ldr	r3, [r5, #0]
 801ecce:	4689      	mov	r9, r1
 801ecd0:	46a8      	mov	r8, r5
 801ecd2:	f04f 0b00 	mov.w	fp, #0
 801ecd6:	f8b9 c000 	ldrh.w	ip, [r9]
 801ecda:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 801ecde:	fb0a 440c 	mla	r4, sl, ip, r4
 801ece2:	445c      	add	r4, fp
 801ece4:	46c4      	mov	ip, r8
 801ece6:	b29b      	uxth	r3, r3
 801ece8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801ecec:	f84c 3b04 	str.w	r3, [ip], #4
 801ecf0:	f859 3b04 	ldr.w	r3, [r9], #4
 801ecf4:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 801ecf8:	0c1b      	lsrs	r3, r3, #16
 801ecfa:	fb0a b303 	mla	r3, sl, r3, fp
 801ecfe:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 801ed02:	454f      	cmp	r7, r9
 801ed04:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 801ed08:	d805      	bhi.n	801ed16 <__multiply+0x124>
 801ed0a:	f8c8 3004 	str.w	r3, [r8, #4]
 801ed0e:	3504      	adds	r5, #4
 801ed10:	e79b      	b.n	801ec4a <__multiply+0x58>
 801ed12:	46d4      	mov	ip, sl
 801ed14:	e7b3      	b.n	801ec7e <__multiply+0x8c>
 801ed16:	46e0      	mov	r8, ip
 801ed18:	e7dd      	b.n	801ecd6 <__multiply+0xe4>
 801ed1a:	3e01      	subs	r6, #1
 801ed1c:	e799      	b.n	801ec52 <__multiply+0x60>
	...

0801ed20 <__pow5mult>:
 801ed20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ed24:	4615      	mov	r5, r2
 801ed26:	f012 0203 	ands.w	r2, r2, #3
 801ed2a:	4606      	mov	r6, r0
 801ed2c:	460f      	mov	r7, r1
 801ed2e:	d007      	beq.n	801ed40 <__pow5mult+0x20>
 801ed30:	3a01      	subs	r2, #1
 801ed32:	4c21      	ldr	r4, [pc, #132]	; (801edb8 <__pow5mult+0x98>)
 801ed34:	2300      	movs	r3, #0
 801ed36:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801ed3a:	f7ff fec8 	bl	801eace <__multadd>
 801ed3e:	4607      	mov	r7, r0
 801ed40:	10ad      	asrs	r5, r5, #2
 801ed42:	d035      	beq.n	801edb0 <__pow5mult+0x90>
 801ed44:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801ed46:	b93c      	cbnz	r4, 801ed58 <__pow5mult+0x38>
 801ed48:	2010      	movs	r0, #16
 801ed4a:	f7ff fe6d 	bl	801ea28 <malloc>
 801ed4e:	6270      	str	r0, [r6, #36]	; 0x24
 801ed50:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801ed54:	6004      	str	r4, [r0, #0]
 801ed56:	60c4      	str	r4, [r0, #12]
 801ed58:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801ed5c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801ed60:	b94c      	cbnz	r4, 801ed76 <__pow5mult+0x56>
 801ed62:	f240 2171 	movw	r1, #625	; 0x271
 801ed66:	4630      	mov	r0, r6
 801ed68:	f7ff ff3a 	bl	801ebe0 <__i2b>
 801ed6c:	2300      	movs	r3, #0
 801ed6e:	f8c8 0008 	str.w	r0, [r8, #8]
 801ed72:	4604      	mov	r4, r0
 801ed74:	6003      	str	r3, [r0, #0]
 801ed76:	f04f 0800 	mov.w	r8, #0
 801ed7a:	07eb      	lsls	r3, r5, #31
 801ed7c:	d50a      	bpl.n	801ed94 <__pow5mult+0x74>
 801ed7e:	4639      	mov	r1, r7
 801ed80:	4622      	mov	r2, r4
 801ed82:	4630      	mov	r0, r6
 801ed84:	f7ff ff35 	bl	801ebf2 <__multiply>
 801ed88:	4639      	mov	r1, r7
 801ed8a:	4681      	mov	r9, r0
 801ed8c:	4630      	mov	r0, r6
 801ed8e:	f7ff fe87 	bl	801eaa0 <_Bfree>
 801ed92:	464f      	mov	r7, r9
 801ed94:	106d      	asrs	r5, r5, #1
 801ed96:	d00b      	beq.n	801edb0 <__pow5mult+0x90>
 801ed98:	6820      	ldr	r0, [r4, #0]
 801ed9a:	b938      	cbnz	r0, 801edac <__pow5mult+0x8c>
 801ed9c:	4622      	mov	r2, r4
 801ed9e:	4621      	mov	r1, r4
 801eda0:	4630      	mov	r0, r6
 801eda2:	f7ff ff26 	bl	801ebf2 <__multiply>
 801eda6:	6020      	str	r0, [r4, #0]
 801eda8:	f8c0 8000 	str.w	r8, [r0]
 801edac:	4604      	mov	r4, r0
 801edae:	e7e4      	b.n	801ed7a <__pow5mult+0x5a>
 801edb0:	4638      	mov	r0, r7
 801edb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801edb6:	bf00      	nop
 801edb8:	08022d90 	.word	0x08022d90

0801edbc <__lshift>:
 801edbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801edc0:	460c      	mov	r4, r1
 801edc2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801edc6:	6923      	ldr	r3, [r4, #16]
 801edc8:	6849      	ldr	r1, [r1, #4]
 801edca:	eb0a 0903 	add.w	r9, sl, r3
 801edce:	68a3      	ldr	r3, [r4, #8]
 801edd0:	4607      	mov	r7, r0
 801edd2:	4616      	mov	r6, r2
 801edd4:	f109 0501 	add.w	r5, r9, #1
 801edd8:	42ab      	cmp	r3, r5
 801edda:	db32      	blt.n	801ee42 <__lshift+0x86>
 801eddc:	4638      	mov	r0, r7
 801edde:	f7ff fe2b 	bl	801ea38 <_Balloc>
 801ede2:	2300      	movs	r3, #0
 801ede4:	4680      	mov	r8, r0
 801ede6:	f100 0114 	add.w	r1, r0, #20
 801edea:	461a      	mov	r2, r3
 801edec:	4553      	cmp	r3, sl
 801edee:	db2b      	blt.n	801ee48 <__lshift+0x8c>
 801edf0:	6920      	ldr	r0, [r4, #16]
 801edf2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801edf6:	f104 0314 	add.w	r3, r4, #20
 801edfa:	f016 021f 	ands.w	r2, r6, #31
 801edfe:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801ee02:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801ee06:	d025      	beq.n	801ee54 <__lshift+0x98>
 801ee08:	f1c2 0e20 	rsb	lr, r2, #32
 801ee0c:	2000      	movs	r0, #0
 801ee0e:	681e      	ldr	r6, [r3, #0]
 801ee10:	468a      	mov	sl, r1
 801ee12:	4096      	lsls	r6, r2
 801ee14:	4330      	orrs	r0, r6
 801ee16:	f84a 0b04 	str.w	r0, [sl], #4
 801ee1a:	f853 0b04 	ldr.w	r0, [r3], #4
 801ee1e:	459c      	cmp	ip, r3
 801ee20:	fa20 f00e 	lsr.w	r0, r0, lr
 801ee24:	d814      	bhi.n	801ee50 <__lshift+0x94>
 801ee26:	6048      	str	r0, [r1, #4]
 801ee28:	b108      	cbz	r0, 801ee2e <__lshift+0x72>
 801ee2a:	f109 0502 	add.w	r5, r9, #2
 801ee2e:	3d01      	subs	r5, #1
 801ee30:	4638      	mov	r0, r7
 801ee32:	f8c8 5010 	str.w	r5, [r8, #16]
 801ee36:	4621      	mov	r1, r4
 801ee38:	f7ff fe32 	bl	801eaa0 <_Bfree>
 801ee3c:	4640      	mov	r0, r8
 801ee3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ee42:	3101      	adds	r1, #1
 801ee44:	005b      	lsls	r3, r3, #1
 801ee46:	e7c7      	b.n	801edd8 <__lshift+0x1c>
 801ee48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801ee4c:	3301      	adds	r3, #1
 801ee4e:	e7cd      	b.n	801edec <__lshift+0x30>
 801ee50:	4651      	mov	r1, sl
 801ee52:	e7dc      	b.n	801ee0e <__lshift+0x52>
 801ee54:	3904      	subs	r1, #4
 801ee56:	f853 2b04 	ldr.w	r2, [r3], #4
 801ee5a:	f841 2f04 	str.w	r2, [r1, #4]!
 801ee5e:	459c      	cmp	ip, r3
 801ee60:	d8f9      	bhi.n	801ee56 <__lshift+0x9a>
 801ee62:	e7e4      	b.n	801ee2e <__lshift+0x72>

0801ee64 <__mcmp>:
 801ee64:	6903      	ldr	r3, [r0, #16]
 801ee66:	690a      	ldr	r2, [r1, #16]
 801ee68:	1a9b      	subs	r3, r3, r2
 801ee6a:	b530      	push	{r4, r5, lr}
 801ee6c:	d10c      	bne.n	801ee88 <__mcmp+0x24>
 801ee6e:	0092      	lsls	r2, r2, #2
 801ee70:	3014      	adds	r0, #20
 801ee72:	3114      	adds	r1, #20
 801ee74:	1884      	adds	r4, r0, r2
 801ee76:	4411      	add	r1, r2
 801ee78:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801ee7c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801ee80:	4295      	cmp	r5, r2
 801ee82:	d003      	beq.n	801ee8c <__mcmp+0x28>
 801ee84:	d305      	bcc.n	801ee92 <__mcmp+0x2e>
 801ee86:	2301      	movs	r3, #1
 801ee88:	4618      	mov	r0, r3
 801ee8a:	bd30      	pop	{r4, r5, pc}
 801ee8c:	42a0      	cmp	r0, r4
 801ee8e:	d3f3      	bcc.n	801ee78 <__mcmp+0x14>
 801ee90:	e7fa      	b.n	801ee88 <__mcmp+0x24>
 801ee92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801ee96:	e7f7      	b.n	801ee88 <__mcmp+0x24>

0801ee98 <__mdiff>:
 801ee98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ee9c:	460d      	mov	r5, r1
 801ee9e:	4607      	mov	r7, r0
 801eea0:	4611      	mov	r1, r2
 801eea2:	4628      	mov	r0, r5
 801eea4:	4614      	mov	r4, r2
 801eea6:	f7ff ffdd 	bl	801ee64 <__mcmp>
 801eeaa:	1e06      	subs	r6, r0, #0
 801eeac:	d108      	bne.n	801eec0 <__mdiff+0x28>
 801eeae:	4631      	mov	r1, r6
 801eeb0:	4638      	mov	r0, r7
 801eeb2:	f7ff fdc1 	bl	801ea38 <_Balloc>
 801eeb6:	2301      	movs	r3, #1
 801eeb8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 801eebc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801eec0:	bfa4      	itt	ge
 801eec2:	4623      	movge	r3, r4
 801eec4:	462c      	movge	r4, r5
 801eec6:	4638      	mov	r0, r7
 801eec8:	6861      	ldr	r1, [r4, #4]
 801eeca:	bfa6      	itte	ge
 801eecc:	461d      	movge	r5, r3
 801eece:	2600      	movge	r6, #0
 801eed0:	2601      	movlt	r6, #1
 801eed2:	f7ff fdb1 	bl	801ea38 <_Balloc>
 801eed6:	692b      	ldr	r3, [r5, #16]
 801eed8:	60c6      	str	r6, [r0, #12]
 801eeda:	6926      	ldr	r6, [r4, #16]
 801eedc:	f105 0914 	add.w	r9, r5, #20
 801eee0:	f104 0214 	add.w	r2, r4, #20
 801eee4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 801eee8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 801eeec:	f100 0514 	add.w	r5, r0, #20
 801eef0:	f04f 0e00 	mov.w	lr, #0
 801eef4:	f852 ab04 	ldr.w	sl, [r2], #4
 801eef8:	f859 4b04 	ldr.w	r4, [r9], #4
 801eefc:	fa1e f18a 	uxtah	r1, lr, sl
 801ef00:	b2a3      	uxth	r3, r4
 801ef02:	1ac9      	subs	r1, r1, r3
 801ef04:	0c23      	lsrs	r3, r4, #16
 801ef06:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801ef0a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 801ef0e:	b289      	uxth	r1, r1
 801ef10:	ea4f 4e23 	mov.w	lr, r3, asr #16
 801ef14:	45c8      	cmp	r8, r9
 801ef16:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801ef1a:	4694      	mov	ip, r2
 801ef1c:	f845 3b04 	str.w	r3, [r5], #4
 801ef20:	d8e8      	bhi.n	801eef4 <__mdiff+0x5c>
 801ef22:	45bc      	cmp	ip, r7
 801ef24:	d304      	bcc.n	801ef30 <__mdiff+0x98>
 801ef26:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 801ef2a:	b183      	cbz	r3, 801ef4e <__mdiff+0xb6>
 801ef2c:	6106      	str	r6, [r0, #16]
 801ef2e:	e7c5      	b.n	801eebc <__mdiff+0x24>
 801ef30:	f85c 1b04 	ldr.w	r1, [ip], #4
 801ef34:	fa1e f381 	uxtah	r3, lr, r1
 801ef38:	141a      	asrs	r2, r3, #16
 801ef3a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801ef3e:	b29b      	uxth	r3, r3
 801ef40:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801ef44:	ea4f 4e22 	mov.w	lr, r2, asr #16
 801ef48:	f845 3b04 	str.w	r3, [r5], #4
 801ef4c:	e7e9      	b.n	801ef22 <__mdiff+0x8a>
 801ef4e:	3e01      	subs	r6, #1
 801ef50:	e7e9      	b.n	801ef26 <__mdiff+0x8e>

0801ef52 <__d2b>:
 801ef52:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801ef56:	460e      	mov	r6, r1
 801ef58:	2101      	movs	r1, #1
 801ef5a:	ec59 8b10 	vmov	r8, r9, d0
 801ef5e:	4615      	mov	r5, r2
 801ef60:	f7ff fd6a 	bl	801ea38 <_Balloc>
 801ef64:	f3c9 540a 	ubfx	r4, r9, #20, #11
 801ef68:	4607      	mov	r7, r0
 801ef6a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801ef6e:	bb34      	cbnz	r4, 801efbe <__d2b+0x6c>
 801ef70:	9301      	str	r3, [sp, #4]
 801ef72:	f1b8 0300 	subs.w	r3, r8, #0
 801ef76:	d027      	beq.n	801efc8 <__d2b+0x76>
 801ef78:	a802      	add	r0, sp, #8
 801ef7a:	f840 3d08 	str.w	r3, [r0, #-8]!
 801ef7e:	f7ff fe00 	bl	801eb82 <__lo0bits>
 801ef82:	9900      	ldr	r1, [sp, #0]
 801ef84:	b1f0      	cbz	r0, 801efc4 <__d2b+0x72>
 801ef86:	9a01      	ldr	r2, [sp, #4]
 801ef88:	f1c0 0320 	rsb	r3, r0, #32
 801ef8c:	fa02 f303 	lsl.w	r3, r2, r3
 801ef90:	430b      	orrs	r3, r1
 801ef92:	40c2      	lsrs	r2, r0
 801ef94:	617b      	str	r3, [r7, #20]
 801ef96:	9201      	str	r2, [sp, #4]
 801ef98:	9b01      	ldr	r3, [sp, #4]
 801ef9a:	61bb      	str	r3, [r7, #24]
 801ef9c:	2b00      	cmp	r3, #0
 801ef9e:	bf14      	ite	ne
 801efa0:	2102      	movne	r1, #2
 801efa2:	2101      	moveq	r1, #1
 801efa4:	6139      	str	r1, [r7, #16]
 801efa6:	b1c4      	cbz	r4, 801efda <__d2b+0x88>
 801efa8:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801efac:	4404      	add	r4, r0
 801efae:	6034      	str	r4, [r6, #0]
 801efb0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801efb4:	6028      	str	r0, [r5, #0]
 801efb6:	4638      	mov	r0, r7
 801efb8:	b003      	add	sp, #12
 801efba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801efbe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801efc2:	e7d5      	b.n	801ef70 <__d2b+0x1e>
 801efc4:	6179      	str	r1, [r7, #20]
 801efc6:	e7e7      	b.n	801ef98 <__d2b+0x46>
 801efc8:	a801      	add	r0, sp, #4
 801efca:	f7ff fdda 	bl	801eb82 <__lo0bits>
 801efce:	9b01      	ldr	r3, [sp, #4]
 801efd0:	617b      	str	r3, [r7, #20]
 801efd2:	2101      	movs	r1, #1
 801efd4:	6139      	str	r1, [r7, #16]
 801efd6:	3020      	adds	r0, #32
 801efd8:	e7e5      	b.n	801efa6 <__d2b+0x54>
 801efda:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801efde:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801efe2:	6030      	str	r0, [r6, #0]
 801efe4:	6918      	ldr	r0, [r3, #16]
 801efe6:	f7ff fdad 	bl	801eb44 <__hi0bits>
 801efea:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801efee:	e7e1      	b.n	801efb4 <__d2b+0x62>

0801eff0 <_calloc_r>:
 801eff0:	b538      	push	{r3, r4, r5, lr}
 801eff2:	fb02 f401 	mul.w	r4, r2, r1
 801eff6:	4621      	mov	r1, r4
 801eff8:	f000 f856 	bl	801f0a8 <_malloc_r>
 801effc:	4605      	mov	r5, r0
 801effe:	b118      	cbz	r0, 801f008 <_calloc_r+0x18>
 801f000:	4622      	mov	r2, r4
 801f002:	2100      	movs	r1, #0
 801f004:	f7fd ff25 	bl	801ce52 <memset>
 801f008:	4628      	mov	r0, r5
 801f00a:	bd38      	pop	{r3, r4, r5, pc}

0801f00c <_free_r>:
 801f00c:	b538      	push	{r3, r4, r5, lr}
 801f00e:	4605      	mov	r5, r0
 801f010:	2900      	cmp	r1, #0
 801f012:	d045      	beq.n	801f0a0 <_free_r+0x94>
 801f014:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801f018:	1f0c      	subs	r4, r1, #4
 801f01a:	2b00      	cmp	r3, #0
 801f01c:	bfb8      	it	lt
 801f01e:	18e4      	addlt	r4, r4, r3
 801f020:	f000 fbd8 	bl	801f7d4 <__malloc_lock>
 801f024:	4a1f      	ldr	r2, [pc, #124]	; (801f0a4 <_free_r+0x98>)
 801f026:	6813      	ldr	r3, [r2, #0]
 801f028:	4610      	mov	r0, r2
 801f02a:	b933      	cbnz	r3, 801f03a <_free_r+0x2e>
 801f02c:	6063      	str	r3, [r4, #4]
 801f02e:	6014      	str	r4, [r2, #0]
 801f030:	4628      	mov	r0, r5
 801f032:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801f036:	f000 bbce 	b.w	801f7d6 <__malloc_unlock>
 801f03a:	42a3      	cmp	r3, r4
 801f03c:	d90c      	bls.n	801f058 <_free_r+0x4c>
 801f03e:	6821      	ldr	r1, [r4, #0]
 801f040:	1862      	adds	r2, r4, r1
 801f042:	4293      	cmp	r3, r2
 801f044:	bf04      	itt	eq
 801f046:	681a      	ldreq	r2, [r3, #0]
 801f048:	685b      	ldreq	r3, [r3, #4]
 801f04a:	6063      	str	r3, [r4, #4]
 801f04c:	bf04      	itt	eq
 801f04e:	1852      	addeq	r2, r2, r1
 801f050:	6022      	streq	r2, [r4, #0]
 801f052:	6004      	str	r4, [r0, #0]
 801f054:	e7ec      	b.n	801f030 <_free_r+0x24>
 801f056:	4613      	mov	r3, r2
 801f058:	685a      	ldr	r2, [r3, #4]
 801f05a:	b10a      	cbz	r2, 801f060 <_free_r+0x54>
 801f05c:	42a2      	cmp	r2, r4
 801f05e:	d9fa      	bls.n	801f056 <_free_r+0x4a>
 801f060:	6819      	ldr	r1, [r3, #0]
 801f062:	1858      	adds	r0, r3, r1
 801f064:	42a0      	cmp	r0, r4
 801f066:	d10b      	bne.n	801f080 <_free_r+0x74>
 801f068:	6820      	ldr	r0, [r4, #0]
 801f06a:	4401      	add	r1, r0
 801f06c:	1858      	adds	r0, r3, r1
 801f06e:	4282      	cmp	r2, r0
 801f070:	6019      	str	r1, [r3, #0]
 801f072:	d1dd      	bne.n	801f030 <_free_r+0x24>
 801f074:	6810      	ldr	r0, [r2, #0]
 801f076:	6852      	ldr	r2, [r2, #4]
 801f078:	605a      	str	r2, [r3, #4]
 801f07a:	4401      	add	r1, r0
 801f07c:	6019      	str	r1, [r3, #0]
 801f07e:	e7d7      	b.n	801f030 <_free_r+0x24>
 801f080:	d902      	bls.n	801f088 <_free_r+0x7c>
 801f082:	230c      	movs	r3, #12
 801f084:	602b      	str	r3, [r5, #0]
 801f086:	e7d3      	b.n	801f030 <_free_r+0x24>
 801f088:	6820      	ldr	r0, [r4, #0]
 801f08a:	1821      	adds	r1, r4, r0
 801f08c:	428a      	cmp	r2, r1
 801f08e:	bf04      	itt	eq
 801f090:	6811      	ldreq	r1, [r2, #0]
 801f092:	6852      	ldreq	r2, [r2, #4]
 801f094:	6062      	str	r2, [r4, #4]
 801f096:	bf04      	itt	eq
 801f098:	1809      	addeq	r1, r1, r0
 801f09a:	6021      	streq	r1, [r4, #0]
 801f09c:	605c      	str	r4, [r3, #4]
 801f09e:	e7c7      	b.n	801f030 <_free_r+0x24>
 801f0a0:	bd38      	pop	{r3, r4, r5, pc}
 801f0a2:	bf00      	nop
 801f0a4:	200079b0 	.word	0x200079b0

0801f0a8 <_malloc_r>:
 801f0a8:	b570      	push	{r4, r5, r6, lr}
 801f0aa:	1ccd      	adds	r5, r1, #3
 801f0ac:	f025 0503 	bic.w	r5, r5, #3
 801f0b0:	3508      	adds	r5, #8
 801f0b2:	2d0c      	cmp	r5, #12
 801f0b4:	bf38      	it	cc
 801f0b6:	250c      	movcc	r5, #12
 801f0b8:	2d00      	cmp	r5, #0
 801f0ba:	4606      	mov	r6, r0
 801f0bc:	db01      	blt.n	801f0c2 <_malloc_r+0x1a>
 801f0be:	42a9      	cmp	r1, r5
 801f0c0:	d903      	bls.n	801f0ca <_malloc_r+0x22>
 801f0c2:	230c      	movs	r3, #12
 801f0c4:	6033      	str	r3, [r6, #0]
 801f0c6:	2000      	movs	r0, #0
 801f0c8:	bd70      	pop	{r4, r5, r6, pc}
 801f0ca:	f000 fb83 	bl	801f7d4 <__malloc_lock>
 801f0ce:	4a21      	ldr	r2, [pc, #132]	; (801f154 <_malloc_r+0xac>)
 801f0d0:	6814      	ldr	r4, [r2, #0]
 801f0d2:	4621      	mov	r1, r4
 801f0d4:	b991      	cbnz	r1, 801f0fc <_malloc_r+0x54>
 801f0d6:	4c20      	ldr	r4, [pc, #128]	; (801f158 <_malloc_r+0xb0>)
 801f0d8:	6823      	ldr	r3, [r4, #0]
 801f0da:	b91b      	cbnz	r3, 801f0e4 <_malloc_r+0x3c>
 801f0dc:	4630      	mov	r0, r6
 801f0de:	f000 facf 	bl	801f680 <_sbrk_r>
 801f0e2:	6020      	str	r0, [r4, #0]
 801f0e4:	4629      	mov	r1, r5
 801f0e6:	4630      	mov	r0, r6
 801f0e8:	f000 faca 	bl	801f680 <_sbrk_r>
 801f0ec:	1c43      	adds	r3, r0, #1
 801f0ee:	d124      	bne.n	801f13a <_malloc_r+0x92>
 801f0f0:	230c      	movs	r3, #12
 801f0f2:	6033      	str	r3, [r6, #0]
 801f0f4:	4630      	mov	r0, r6
 801f0f6:	f000 fb6e 	bl	801f7d6 <__malloc_unlock>
 801f0fa:	e7e4      	b.n	801f0c6 <_malloc_r+0x1e>
 801f0fc:	680b      	ldr	r3, [r1, #0]
 801f0fe:	1b5b      	subs	r3, r3, r5
 801f100:	d418      	bmi.n	801f134 <_malloc_r+0x8c>
 801f102:	2b0b      	cmp	r3, #11
 801f104:	d90f      	bls.n	801f126 <_malloc_r+0x7e>
 801f106:	600b      	str	r3, [r1, #0]
 801f108:	50cd      	str	r5, [r1, r3]
 801f10a:	18cc      	adds	r4, r1, r3
 801f10c:	4630      	mov	r0, r6
 801f10e:	f000 fb62 	bl	801f7d6 <__malloc_unlock>
 801f112:	f104 000b 	add.w	r0, r4, #11
 801f116:	1d23      	adds	r3, r4, #4
 801f118:	f020 0007 	bic.w	r0, r0, #7
 801f11c:	1ac3      	subs	r3, r0, r3
 801f11e:	d0d3      	beq.n	801f0c8 <_malloc_r+0x20>
 801f120:	425a      	negs	r2, r3
 801f122:	50e2      	str	r2, [r4, r3]
 801f124:	e7d0      	b.n	801f0c8 <_malloc_r+0x20>
 801f126:	428c      	cmp	r4, r1
 801f128:	684b      	ldr	r3, [r1, #4]
 801f12a:	bf16      	itet	ne
 801f12c:	6063      	strne	r3, [r4, #4]
 801f12e:	6013      	streq	r3, [r2, #0]
 801f130:	460c      	movne	r4, r1
 801f132:	e7eb      	b.n	801f10c <_malloc_r+0x64>
 801f134:	460c      	mov	r4, r1
 801f136:	6849      	ldr	r1, [r1, #4]
 801f138:	e7cc      	b.n	801f0d4 <_malloc_r+0x2c>
 801f13a:	1cc4      	adds	r4, r0, #3
 801f13c:	f024 0403 	bic.w	r4, r4, #3
 801f140:	42a0      	cmp	r0, r4
 801f142:	d005      	beq.n	801f150 <_malloc_r+0xa8>
 801f144:	1a21      	subs	r1, r4, r0
 801f146:	4630      	mov	r0, r6
 801f148:	f000 fa9a 	bl	801f680 <_sbrk_r>
 801f14c:	3001      	adds	r0, #1
 801f14e:	d0cf      	beq.n	801f0f0 <_malloc_r+0x48>
 801f150:	6025      	str	r5, [r4, #0]
 801f152:	e7db      	b.n	801f10c <_malloc_r+0x64>
 801f154:	200079b0 	.word	0x200079b0
 801f158:	200079b4 	.word	0x200079b4

0801f15c <__ssputs_r>:
 801f15c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f160:	688e      	ldr	r6, [r1, #8]
 801f162:	429e      	cmp	r6, r3
 801f164:	4682      	mov	sl, r0
 801f166:	460c      	mov	r4, r1
 801f168:	4690      	mov	r8, r2
 801f16a:	4699      	mov	r9, r3
 801f16c:	d837      	bhi.n	801f1de <__ssputs_r+0x82>
 801f16e:	898a      	ldrh	r2, [r1, #12]
 801f170:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801f174:	d031      	beq.n	801f1da <__ssputs_r+0x7e>
 801f176:	6825      	ldr	r5, [r4, #0]
 801f178:	6909      	ldr	r1, [r1, #16]
 801f17a:	1a6f      	subs	r7, r5, r1
 801f17c:	6965      	ldr	r5, [r4, #20]
 801f17e:	2302      	movs	r3, #2
 801f180:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801f184:	fb95 f5f3 	sdiv	r5, r5, r3
 801f188:	f109 0301 	add.w	r3, r9, #1
 801f18c:	443b      	add	r3, r7
 801f18e:	429d      	cmp	r5, r3
 801f190:	bf38      	it	cc
 801f192:	461d      	movcc	r5, r3
 801f194:	0553      	lsls	r3, r2, #21
 801f196:	d530      	bpl.n	801f1fa <__ssputs_r+0x9e>
 801f198:	4629      	mov	r1, r5
 801f19a:	f7ff ff85 	bl	801f0a8 <_malloc_r>
 801f19e:	4606      	mov	r6, r0
 801f1a0:	b950      	cbnz	r0, 801f1b8 <__ssputs_r+0x5c>
 801f1a2:	230c      	movs	r3, #12
 801f1a4:	f8ca 3000 	str.w	r3, [sl]
 801f1a8:	89a3      	ldrh	r3, [r4, #12]
 801f1aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801f1ae:	81a3      	strh	r3, [r4, #12]
 801f1b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801f1b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f1b8:	463a      	mov	r2, r7
 801f1ba:	6921      	ldr	r1, [r4, #16]
 801f1bc:	f7fd fe25 	bl	801ce0a <memcpy>
 801f1c0:	89a3      	ldrh	r3, [r4, #12]
 801f1c2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801f1c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801f1ca:	81a3      	strh	r3, [r4, #12]
 801f1cc:	6126      	str	r6, [r4, #16]
 801f1ce:	6165      	str	r5, [r4, #20]
 801f1d0:	443e      	add	r6, r7
 801f1d2:	1bed      	subs	r5, r5, r7
 801f1d4:	6026      	str	r6, [r4, #0]
 801f1d6:	60a5      	str	r5, [r4, #8]
 801f1d8:	464e      	mov	r6, r9
 801f1da:	454e      	cmp	r6, r9
 801f1dc:	d900      	bls.n	801f1e0 <__ssputs_r+0x84>
 801f1de:	464e      	mov	r6, r9
 801f1e0:	4632      	mov	r2, r6
 801f1e2:	4641      	mov	r1, r8
 801f1e4:	6820      	ldr	r0, [r4, #0]
 801f1e6:	f7fd fe1b 	bl	801ce20 <memmove>
 801f1ea:	68a3      	ldr	r3, [r4, #8]
 801f1ec:	1b9b      	subs	r3, r3, r6
 801f1ee:	60a3      	str	r3, [r4, #8]
 801f1f0:	6823      	ldr	r3, [r4, #0]
 801f1f2:	441e      	add	r6, r3
 801f1f4:	6026      	str	r6, [r4, #0]
 801f1f6:	2000      	movs	r0, #0
 801f1f8:	e7dc      	b.n	801f1b4 <__ssputs_r+0x58>
 801f1fa:	462a      	mov	r2, r5
 801f1fc:	f000 faec 	bl	801f7d8 <_realloc_r>
 801f200:	4606      	mov	r6, r0
 801f202:	2800      	cmp	r0, #0
 801f204:	d1e2      	bne.n	801f1cc <__ssputs_r+0x70>
 801f206:	6921      	ldr	r1, [r4, #16]
 801f208:	4650      	mov	r0, sl
 801f20a:	f7ff feff 	bl	801f00c <_free_r>
 801f20e:	e7c8      	b.n	801f1a2 <__ssputs_r+0x46>

0801f210 <_svfiprintf_r>:
 801f210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f214:	461d      	mov	r5, r3
 801f216:	898b      	ldrh	r3, [r1, #12]
 801f218:	061f      	lsls	r7, r3, #24
 801f21a:	b09d      	sub	sp, #116	; 0x74
 801f21c:	4680      	mov	r8, r0
 801f21e:	460c      	mov	r4, r1
 801f220:	4616      	mov	r6, r2
 801f222:	d50f      	bpl.n	801f244 <_svfiprintf_r+0x34>
 801f224:	690b      	ldr	r3, [r1, #16]
 801f226:	b96b      	cbnz	r3, 801f244 <_svfiprintf_r+0x34>
 801f228:	2140      	movs	r1, #64	; 0x40
 801f22a:	f7ff ff3d 	bl	801f0a8 <_malloc_r>
 801f22e:	6020      	str	r0, [r4, #0]
 801f230:	6120      	str	r0, [r4, #16]
 801f232:	b928      	cbnz	r0, 801f240 <_svfiprintf_r+0x30>
 801f234:	230c      	movs	r3, #12
 801f236:	f8c8 3000 	str.w	r3, [r8]
 801f23a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801f23e:	e0c8      	b.n	801f3d2 <_svfiprintf_r+0x1c2>
 801f240:	2340      	movs	r3, #64	; 0x40
 801f242:	6163      	str	r3, [r4, #20]
 801f244:	2300      	movs	r3, #0
 801f246:	9309      	str	r3, [sp, #36]	; 0x24
 801f248:	2320      	movs	r3, #32
 801f24a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801f24e:	2330      	movs	r3, #48	; 0x30
 801f250:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801f254:	9503      	str	r5, [sp, #12]
 801f256:	f04f 0b01 	mov.w	fp, #1
 801f25a:	4637      	mov	r7, r6
 801f25c:	463d      	mov	r5, r7
 801f25e:	f815 3b01 	ldrb.w	r3, [r5], #1
 801f262:	b10b      	cbz	r3, 801f268 <_svfiprintf_r+0x58>
 801f264:	2b25      	cmp	r3, #37	; 0x25
 801f266:	d13e      	bne.n	801f2e6 <_svfiprintf_r+0xd6>
 801f268:	ebb7 0a06 	subs.w	sl, r7, r6
 801f26c:	d00b      	beq.n	801f286 <_svfiprintf_r+0x76>
 801f26e:	4653      	mov	r3, sl
 801f270:	4632      	mov	r2, r6
 801f272:	4621      	mov	r1, r4
 801f274:	4640      	mov	r0, r8
 801f276:	f7ff ff71 	bl	801f15c <__ssputs_r>
 801f27a:	3001      	adds	r0, #1
 801f27c:	f000 80a4 	beq.w	801f3c8 <_svfiprintf_r+0x1b8>
 801f280:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801f282:	4453      	add	r3, sl
 801f284:	9309      	str	r3, [sp, #36]	; 0x24
 801f286:	783b      	ldrb	r3, [r7, #0]
 801f288:	2b00      	cmp	r3, #0
 801f28a:	f000 809d 	beq.w	801f3c8 <_svfiprintf_r+0x1b8>
 801f28e:	2300      	movs	r3, #0
 801f290:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801f294:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801f298:	9304      	str	r3, [sp, #16]
 801f29a:	9307      	str	r3, [sp, #28]
 801f29c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801f2a0:	931a      	str	r3, [sp, #104]	; 0x68
 801f2a2:	462f      	mov	r7, r5
 801f2a4:	2205      	movs	r2, #5
 801f2a6:	f817 1b01 	ldrb.w	r1, [r7], #1
 801f2aa:	4850      	ldr	r0, [pc, #320]	; (801f3ec <_svfiprintf_r+0x1dc>)
 801f2ac:	f7e1 f820 	bl	80002f0 <memchr>
 801f2b0:	9b04      	ldr	r3, [sp, #16]
 801f2b2:	b9d0      	cbnz	r0, 801f2ea <_svfiprintf_r+0xda>
 801f2b4:	06d9      	lsls	r1, r3, #27
 801f2b6:	bf44      	itt	mi
 801f2b8:	2220      	movmi	r2, #32
 801f2ba:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801f2be:	071a      	lsls	r2, r3, #28
 801f2c0:	bf44      	itt	mi
 801f2c2:	222b      	movmi	r2, #43	; 0x2b
 801f2c4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801f2c8:	782a      	ldrb	r2, [r5, #0]
 801f2ca:	2a2a      	cmp	r2, #42	; 0x2a
 801f2cc:	d015      	beq.n	801f2fa <_svfiprintf_r+0xea>
 801f2ce:	9a07      	ldr	r2, [sp, #28]
 801f2d0:	462f      	mov	r7, r5
 801f2d2:	2000      	movs	r0, #0
 801f2d4:	250a      	movs	r5, #10
 801f2d6:	4639      	mov	r1, r7
 801f2d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 801f2dc:	3b30      	subs	r3, #48	; 0x30
 801f2de:	2b09      	cmp	r3, #9
 801f2e0:	d94d      	bls.n	801f37e <_svfiprintf_r+0x16e>
 801f2e2:	b1b8      	cbz	r0, 801f314 <_svfiprintf_r+0x104>
 801f2e4:	e00f      	b.n	801f306 <_svfiprintf_r+0xf6>
 801f2e6:	462f      	mov	r7, r5
 801f2e8:	e7b8      	b.n	801f25c <_svfiprintf_r+0x4c>
 801f2ea:	4a40      	ldr	r2, [pc, #256]	; (801f3ec <_svfiprintf_r+0x1dc>)
 801f2ec:	1a80      	subs	r0, r0, r2
 801f2ee:	fa0b f000 	lsl.w	r0, fp, r0
 801f2f2:	4318      	orrs	r0, r3
 801f2f4:	9004      	str	r0, [sp, #16]
 801f2f6:	463d      	mov	r5, r7
 801f2f8:	e7d3      	b.n	801f2a2 <_svfiprintf_r+0x92>
 801f2fa:	9a03      	ldr	r2, [sp, #12]
 801f2fc:	1d11      	adds	r1, r2, #4
 801f2fe:	6812      	ldr	r2, [r2, #0]
 801f300:	9103      	str	r1, [sp, #12]
 801f302:	2a00      	cmp	r2, #0
 801f304:	db01      	blt.n	801f30a <_svfiprintf_r+0xfa>
 801f306:	9207      	str	r2, [sp, #28]
 801f308:	e004      	b.n	801f314 <_svfiprintf_r+0x104>
 801f30a:	4252      	negs	r2, r2
 801f30c:	f043 0302 	orr.w	r3, r3, #2
 801f310:	9207      	str	r2, [sp, #28]
 801f312:	9304      	str	r3, [sp, #16]
 801f314:	783b      	ldrb	r3, [r7, #0]
 801f316:	2b2e      	cmp	r3, #46	; 0x2e
 801f318:	d10c      	bne.n	801f334 <_svfiprintf_r+0x124>
 801f31a:	787b      	ldrb	r3, [r7, #1]
 801f31c:	2b2a      	cmp	r3, #42	; 0x2a
 801f31e:	d133      	bne.n	801f388 <_svfiprintf_r+0x178>
 801f320:	9b03      	ldr	r3, [sp, #12]
 801f322:	1d1a      	adds	r2, r3, #4
 801f324:	681b      	ldr	r3, [r3, #0]
 801f326:	9203      	str	r2, [sp, #12]
 801f328:	2b00      	cmp	r3, #0
 801f32a:	bfb8      	it	lt
 801f32c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801f330:	3702      	adds	r7, #2
 801f332:	9305      	str	r3, [sp, #20]
 801f334:	4d2e      	ldr	r5, [pc, #184]	; (801f3f0 <_svfiprintf_r+0x1e0>)
 801f336:	7839      	ldrb	r1, [r7, #0]
 801f338:	2203      	movs	r2, #3
 801f33a:	4628      	mov	r0, r5
 801f33c:	f7e0 ffd8 	bl	80002f0 <memchr>
 801f340:	b138      	cbz	r0, 801f352 <_svfiprintf_r+0x142>
 801f342:	2340      	movs	r3, #64	; 0x40
 801f344:	1b40      	subs	r0, r0, r5
 801f346:	fa03 f000 	lsl.w	r0, r3, r0
 801f34a:	9b04      	ldr	r3, [sp, #16]
 801f34c:	4303      	orrs	r3, r0
 801f34e:	3701      	adds	r7, #1
 801f350:	9304      	str	r3, [sp, #16]
 801f352:	7839      	ldrb	r1, [r7, #0]
 801f354:	4827      	ldr	r0, [pc, #156]	; (801f3f4 <_svfiprintf_r+0x1e4>)
 801f356:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801f35a:	2206      	movs	r2, #6
 801f35c:	1c7e      	adds	r6, r7, #1
 801f35e:	f7e0 ffc7 	bl	80002f0 <memchr>
 801f362:	2800      	cmp	r0, #0
 801f364:	d038      	beq.n	801f3d8 <_svfiprintf_r+0x1c8>
 801f366:	4b24      	ldr	r3, [pc, #144]	; (801f3f8 <_svfiprintf_r+0x1e8>)
 801f368:	bb13      	cbnz	r3, 801f3b0 <_svfiprintf_r+0x1a0>
 801f36a:	9b03      	ldr	r3, [sp, #12]
 801f36c:	3307      	adds	r3, #7
 801f36e:	f023 0307 	bic.w	r3, r3, #7
 801f372:	3308      	adds	r3, #8
 801f374:	9303      	str	r3, [sp, #12]
 801f376:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801f378:	444b      	add	r3, r9
 801f37a:	9309      	str	r3, [sp, #36]	; 0x24
 801f37c:	e76d      	b.n	801f25a <_svfiprintf_r+0x4a>
 801f37e:	fb05 3202 	mla	r2, r5, r2, r3
 801f382:	2001      	movs	r0, #1
 801f384:	460f      	mov	r7, r1
 801f386:	e7a6      	b.n	801f2d6 <_svfiprintf_r+0xc6>
 801f388:	2300      	movs	r3, #0
 801f38a:	3701      	adds	r7, #1
 801f38c:	9305      	str	r3, [sp, #20]
 801f38e:	4619      	mov	r1, r3
 801f390:	250a      	movs	r5, #10
 801f392:	4638      	mov	r0, r7
 801f394:	f810 2b01 	ldrb.w	r2, [r0], #1
 801f398:	3a30      	subs	r2, #48	; 0x30
 801f39a:	2a09      	cmp	r2, #9
 801f39c:	d903      	bls.n	801f3a6 <_svfiprintf_r+0x196>
 801f39e:	2b00      	cmp	r3, #0
 801f3a0:	d0c8      	beq.n	801f334 <_svfiprintf_r+0x124>
 801f3a2:	9105      	str	r1, [sp, #20]
 801f3a4:	e7c6      	b.n	801f334 <_svfiprintf_r+0x124>
 801f3a6:	fb05 2101 	mla	r1, r5, r1, r2
 801f3aa:	2301      	movs	r3, #1
 801f3ac:	4607      	mov	r7, r0
 801f3ae:	e7f0      	b.n	801f392 <_svfiprintf_r+0x182>
 801f3b0:	ab03      	add	r3, sp, #12
 801f3b2:	9300      	str	r3, [sp, #0]
 801f3b4:	4622      	mov	r2, r4
 801f3b6:	4b11      	ldr	r3, [pc, #68]	; (801f3fc <_svfiprintf_r+0x1ec>)
 801f3b8:	a904      	add	r1, sp, #16
 801f3ba:	4640      	mov	r0, r8
 801f3bc:	f7fd fdd8 	bl	801cf70 <_printf_float>
 801f3c0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 801f3c4:	4681      	mov	r9, r0
 801f3c6:	d1d6      	bne.n	801f376 <_svfiprintf_r+0x166>
 801f3c8:	89a3      	ldrh	r3, [r4, #12]
 801f3ca:	065b      	lsls	r3, r3, #25
 801f3cc:	f53f af35 	bmi.w	801f23a <_svfiprintf_r+0x2a>
 801f3d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 801f3d2:	b01d      	add	sp, #116	; 0x74
 801f3d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f3d8:	ab03      	add	r3, sp, #12
 801f3da:	9300      	str	r3, [sp, #0]
 801f3dc:	4622      	mov	r2, r4
 801f3de:	4b07      	ldr	r3, [pc, #28]	; (801f3fc <_svfiprintf_r+0x1ec>)
 801f3e0:	a904      	add	r1, sp, #16
 801f3e2:	4640      	mov	r0, r8
 801f3e4:	f7fe f866 	bl	801d4b4 <_printf_i>
 801f3e8:	e7ea      	b.n	801f3c0 <_svfiprintf_r+0x1b0>
 801f3ea:	bf00      	nop
 801f3ec:	08022d9c 	.word	0x08022d9c
 801f3f0:	08022da2 	.word	0x08022da2
 801f3f4:	08022da6 	.word	0x08022da6
 801f3f8:	0801cf71 	.word	0x0801cf71
 801f3fc:	0801f15d 	.word	0x0801f15d

0801f400 <__sfputc_r>:
 801f400:	6893      	ldr	r3, [r2, #8]
 801f402:	3b01      	subs	r3, #1
 801f404:	2b00      	cmp	r3, #0
 801f406:	b410      	push	{r4}
 801f408:	6093      	str	r3, [r2, #8]
 801f40a:	da08      	bge.n	801f41e <__sfputc_r+0x1e>
 801f40c:	6994      	ldr	r4, [r2, #24]
 801f40e:	42a3      	cmp	r3, r4
 801f410:	db01      	blt.n	801f416 <__sfputc_r+0x16>
 801f412:	290a      	cmp	r1, #10
 801f414:	d103      	bne.n	801f41e <__sfputc_r+0x1e>
 801f416:	f85d 4b04 	ldr.w	r4, [sp], #4
 801f41a:	f7fe ba0d 	b.w	801d838 <__swbuf_r>
 801f41e:	6813      	ldr	r3, [r2, #0]
 801f420:	1c58      	adds	r0, r3, #1
 801f422:	6010      	str	r0, [r2, #0]
 801f424:	7019      	strb	r1, [r3, #0]
 801f426:	4608      	mov	r0, r1
 801f428:	f85d 4b04 	ldr.w	r4, [sp], #4
 801f42c:	4770      	bx	lr

0801f42e <__sfputs_r>:
 801f42e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f430:	4606      	mov	r6, r0
 801f432:	460f      	mov	r7, r1
 801f434:	4614      	mov	r4, r2
 801f436:	18d5      	adds	r5, r2, r3
 801f438:	42ac      	cmp	r4, r5
 801f43a:	d101      	bne.n	801f440 <__sfputs_r+0x12>
 801f43c:	2000      	movs	r0, #0
 801f43e:	e007      	b.n	801f450 <__sfputs_r+0x22>
 801f440:	463a      	mov	r2, r7
 801f442:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f446:	4630      	mov	r0, r6
 801f448:	f7ff ffda 	bl	801f400 <__sfputc_r>
 801f44c:	1c43      	adds	r3, r0, #1
 801f44e:	d1f3      	bne.n	801f438 <__sfputs_r+0xa>
 801f450:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801f454 <_vfiprintf_r>:
 801f454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f458:	460c      	mov	r4, r1
 801f45a:	b09d      	sub	sp, #116	; 0x74
 801f45c:	4617      	mov	r7, r2
 801f45e:	461d      	mov	r5, r3
 801f460:	4606      	mov	r6, r0
 801f462:	b118      	cbz	r0, 801f46c <_vfiprintf_r+0x18>
 801f464:	6983      	ldr	r3, [r0, #24]
 801f466:	b90b      	cbnz	r3, 801f46c <_vfiprintf_r+0x18>
 801f468:	f7ff f9e2 	bl	801e830 <__sinit>
 801f46c:	4b7c      	ldr	r3, [pc, #496]	; (801f660 <_vfiprintf_r+0x20c>)
 801f46e:	429c      	cmp	r4, r3
 801f470:	d158      	bne.n	801f524 <_vfiprintf_r+0xd0>
 801f472:	6874      	ldr	r4, [r6, #4]
 801f474:	89a3      	ldrh	r3, [r4, #12]
 801f476:	0718      	lsls	r0, r3, #28
 801f478:	d55e      	bpl.n	801f538 <_vfiprintf_r+0xe4>
 801f47a:	6923      	ldr	r3, [r4, #16]
 801f47c:	2b00      	cmp	r3, #0
 801f47e:	d05b      	beq.n	801f538 <_vfiprintf_r+0xe4>
 801f480:	2300      	movs	r3, #0
 801f482:	9309      	str	r3, [sp, #36]	; 0x24
 801f484:	2320      	movs	r3, #32
 801f486:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801f48a:	2330      	movs	r3, #48	; 0x30
 801f48c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801f490:	9503      	str	r5, [sp, #12]
 801f492:	f04f 0b01 	mov.w	fp, #1
 801f496:	46b8      	mov	r8, r7
 801f498:	4645      	mov	r5, r8
 801f49a:	f815 3b01 	ldrb.w	r3, [r5], #1
 801f49e:	b10b      	cbz	r3, 801f4a4 <_vfiprintf_r+0x50>
 801f4a0:	2b25      	cmp	r3, #37	; 0x25
 801f4a2:	d154      	bne.n	801f54e <_vfiprintf_r+0xfa>
 801f4a4:	ebb8 0a07 	subs.w	sl, r8, r7
 801f4a8:	d00b      	beq.n	801f4c2 <_vfiprintf_r+0x6e>
 801f4aa:	4653      	mov	r3, sl
 801f4ac:	463a      	mov	r2, r7
 801f4ae:	4621      	mov	r1, r4
 801f4b0:	4630      	mov	r0, r6
 801f4b2:	f7ff ffbc 	bl	801f42e <__sfputs_r>
 801f4b6:	3001      	adds	r0, #1
 801f4b8:	f000 80c2 	beq.w	801f640 <_vfiprintf_r+0x1ec>
 801f4bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801f4be:	4453      	add	r3, sl
 801f4c0:	9309      	str	r3, [sp, #36]	; 0x24
 801f4c2:	f898 3000 	ldrb.w	r3, [r8]
 801f4c6:	2b00      	cmp	r3, #0
 801f4c8:	f000 80ba 	beq.w	801f640 <_vfiprintf_r+0x1ec>
 801f4cc:	2300      	movs	r3, #0
 801f4ce:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801f4d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801f4d6:	9304      	str	r3, [sp, #16]
 801f4d8:	9307      	str	r3, [sp, #28]
 801f4da:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801f4de:	931a      	str	r3, [sp, #104]	; 0x68
 801f4e0:	46a8      	mov	r8, r5
 801f4e2:	2205      	movs	r2, #5
 801f4e4:	f818 1b01 	ldrb.w	r1, [r8], #1
 801f4e8:	485e      	ldr	r0, [pc, #376]	; (801f664 <_vfiprintf_r+0x210>)
 801f4ea:	f7e0 ff01 	bl	80002f0 <memchr>
 801f4ee:	9b04      	ldr	r3, [sp, #16]
 801f4f0:	bb78      	cbnz	r0, 801f552 <_vfiprintf_r+0xfe>
 801f4f2:	06d9      	lsls	r1, r3, #27
 801f4f4:	bf44      	itt	mi
 801f4f6:	2220      	movmi	r2, #32
 801f4f8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801f4fc:	071a      	lsls	r2, r3, #28
 801f4fe:	bf44      	itt	mi
 801f500:	222b      	movmi	r2, #43	; 0x2b
 801f502:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801f506:	782a      	ldrb	r2, [r5, #0]
 801f508:	2a2a      	cmp	r2, #42	; 0x2a
 801f50a:	d02a      	beq.n	801f562 <_vfiprintf_r+0x10e>
 801f50c:	9a07      	ldr	r2, [sp, #28]
 801f50e:	46a8      	mov	r8, r5
 801f510:	2000      	movs	r0, #0
 801f512:	250a      	movs	r5, #10
 801f514:	4641      	mov	r1, r8
 801f516:	f811 3b01 	ldrb.w	r3, [r1], #1
 801f51a:	3b30      	subs	r3, #48	; 0x30
 801f51c:	2b09      	cmp	r3, #9
 801f51e:	d969      	bls.n	801f5f4 <_vfiprintf_r+0x1a0>
 801f520:	b360      	cbz	r0, 801f57c <_vfiprintf_r+0x128>
 801f522:	e024      	b.n	801f56e <_vfiprintf_r+0x11a>
 801f524:	4b50      	ldr	r3, [pc, #320]	; (801f668 <_vfiprintf_r+0x214>)
 801f526:	429c      	cmp	r4, r3
 801f528:	d101      	bne.n	801f52e <_vfiprintf_r+0xda>
 801f52a:	68b4      	ldr	r4, [r6, #8]
 801f52c:	e7a2      	b.n	801f474 <_vfiprintf_r+0x20>
 801f52e:	4b4f      	ldr	r3, [pc, #316]	; (801f66c <_vfiprintf_r+0x218>)
 801f530:	429c      	cmp	r4, r3
 801f532:	bf08      	it	eq
 801f534:	68f4      	ldreq	r4, [r6, #12]
 801f536:	e79d      	b.n	801f474 <_vfiprintf_r+0x20>
 801f538:	4621      	mov	r1, r4
 801f53a:	4630      	mov	r0, r6
 801f53c:	f7fe f9dc 	bl	801d8f8 <__swsetup_r>
 801f540:	2800      	cmp	r0, #0
 801f542:	d09d      	beq.n	801f480 <_vfiprintf_r+0x2c>
 801f544:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801f548:	b01d      	add	sp, #116	; 0x74
 801f54a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f54e:	46a8      	mov	r8, r5
 801f550:	e7a2      	b.n	801f498 <_vfiprintf_r+0x44>
 801f552:	4a44      	ldr	r2, [pc, #272]	; (801f664 <_vfiprintf_r+0x210>)
 801f554:	1a80      	subs	r0, r0, r2
 801f556:	fa0b f000 	lsl.w	r0, fp, r0
 801f55a:	4318      	orrs	r0, r3
 801f55c:	9004      	str	r0, [sp, #16]
 801f55e:	4645      	mov	r5, r8
 801f560:	e7be      	b.n	801f4e0 <_vfiprintf_r+0x8c>
 801f562:	9a03      	ldr	r2, [sp, #12]
 801f564:	1d11      	adds	r1, r2, #4
 801f566:	6812      	ldr	r2, [r2, #0]
 801f568:	9103      	str	r1, [sp, #12]
 801f56a:	2a00      	cmp	r2, #0
 801f56c:	db01      	blt.n	801f572 <_vfiprintf_r+0x11e>
 801f56e:	9207      	str	r2, [sp, #28]
 801f570:	e004      	b.n	801f57c <_vfiprintf_r+0x128>
 801f572:	4252      	negs	r2, r2
 801f574:	f043 0302 	orr.w	r3, r3, #2
 801f578:	9207      	str	r2, [sp, #28]
 801f57a:	9304      	str	r3, [sp, #16]
 801f57c:	f898 3000 	ldrb.w	r3, [r8]
 801f580:	2b2e      	cmp	r3, #46	; 0x2e
 801f582:	d10e      	bne.n	801f5a2 <_vfiprintf_r+0x14e>
 801f584:	f898 3001 	ldrb.w	r3, [r8, #1]
 801f588:	2b2a      	cmp	r3, #42	; 0x2a
 801f58a:	d138      	bne.n	801f5fe <_vfiprintf_r+0x1aa>
 801f58c:	9b03      	ldr	r3, [sp, #12]
 801f58e:	1d1a      	adds	r2, r3, #4
 801f590:	681b      	ldr	r3, [r3, #0]
 801f592:	9203      	str	r2, [sp, #12]
 801f594:	2b00      	cmp	r3, #0
 801f596:	bfb8      	it	lt
 801f598:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801f59c:	f108 0802 	add.w	r8, r8, #2
 801f5a0:	9305      	str	r3, [sp, #20]
 801f5a2:	4d33      	ldr	r5, [pc, #204]	; (801f670 <_vfiprintf_r+0x21c>)
 801f5a4:	f898 1000 	ldrb.w	r1, [r8]
 801f5a8:	2203      	movs	r2, #3
 801f5aa:	4628      	mov	r0, r5
 801f5ac:	f7e0 fea0 	bl	80002f0 <memchr>
 801f5b0:	b140      	cbz	r0, 801f5c4 <_vfiprintf_r+0x170>
 801f5b2:	2340      	movs	r3, #64	; 0x40
 801f5b4:	1b40      	subs	r0, r0, r5
 801f5b6:	fa03 f000 	lsl.w	r0, r3, r0
 801f5ba:	9b04      	ldr	r3, [sp, #16]
 801f5bc:	4303      	orrs	r3, r0
 801f5be:	f108 0801 	add.w	r8, r8, #1
 801f5c2:	9304      	str	r3, [sp, #16]
 801f5c4:	f898 1000 	ldrb.w	r1, [r8]
 801f5c8:	482a      	ldr	r0, [pc, #168]	; (801f674 <_vfiprintf_r+0x220>)
 801f5ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801f5ce:	2206      	movs	r2, #6
 801f5d0:	f108 0701 	add.w	r7, r8, #1
 801f5d4:	f7e0 fe8c 	bl	80002f0 <memchr>
 801f5d8:	2800      	cmp	r0, #0
 801f5da:	d037      	beq.n	801f64c <_vfiprintf_r+0x1f8>
 801f5dc:	4b26      	ldr	r3, [pc, #152]	; (801f678 <_vfiprintf_r+0x224>)
 801f5de:	bb1b      	cbnz	r3, 801f628 <_vfiprintf_r+0x1d4>
 801f5e0:	9b03      	ldr	r3, [sp, #12]
 801f5e2:	3307      	adds	r3, #7
 801f5e4:	f023 0307 	bic.w	r3, r3, #7
 801f5e8:	3308      	adds	r3, #8
 801f5ea:	9303      	str	r3, [sp, #12]
 801f5ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801f5ee:	444b      	add	r3, r9
 801f5f0:	9309      	str	r3, [sp, #36]	; 0x24
 801f5f2:	e750      	b.n	801f496 <_vfiprintf_r+0x42>
 801f5f4:	fb05 3202 	mla	r2, r5, r2, r3
 801f5f8:	2001      	movs	r0, #1
 801f5fa:	4688      	mov	r8, r1
 801f5fc:	e78a      	b.n	801f514 <_vfiprintf_r+0xc0>
 801f5fe:	2300      	movs	r3, #0
 801f600:	f108 0801 	add.w	r8, r8, #1
 801f604:	9305      	str	r3, [sp, #20]
 801f606:	4619      	mov	r1, r3
 801f608:	250a      	movs	r5, #10
 801f60a:	4640      	mov	r0, r8
 801f60c:	f810 2b01 	ldrb.w	r2, [r0], #1
 801f610:	3a30      	subs	r2, #48	; 0x30
 801f612:	2a09      	cmp	r2, #9
 801f614:	d903      	bls.n	801f61e <_vfiprintf_r+0x1ca>
 801f616:	2b00      	cmp	r3, #0
 801f618:	d0c3      	beq.n	801f5a2 <_vfiprintf_r+0x14e>
 801f61a:	9105      	str	r1, [sp, #20]
 801f61c:	e7c1      	b.n	801f5a2 <_vfiprintf_r+0x14e>
 801f61e:	fb05 2101 	mla	r1, r5, r1, r2
 801f622:	2301      	movs	r3, #1
 801f624:	4680      	mov	r8, r0
 801f626:	e7f0      	b.n	801f60a <_vfiprintf_r+0x1b6>
 801f628:	ab03      	add	r3, sp, #12
 801f62a:	9300      	str	r3, [sp, #0]
 801f62c:	4622      	mov	r2, r4
 801f62e:	4b13      	ldr	r3, [pc, #76]	; (801f67c <_vfiprintf_r+0x228>)
 801f630:	a904      	add	r1, sp, #16
 801f632:	4630      	mov	r0, r6
 801f634:	f7fd fc9c 	bl	801cf70 <_printf_float>
 801f638:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 801f63c:	4681      	mov	r9, r0
 801f63e:	d1d5      	bne.n	801f5ec <_vfiprintf_r+0x198>
 801f640:	89a3      	ldrh	r3, [r4, #12]
 801f642:	065b      	lsls	r3, r3, #25
 801f644:	f53f af7e 	bmi.w	801f544 <_vfiprintf_r+0xf0>
 801f648:	9809      	ldr	r0, [sp, #36]	; 0x24
 801f64a:	e77d      	b.n	801f548 <_vfiprintf_r+0xf4>
 801f64c:	ab03      	add	r3, sp, #12
 801f64e:	9300      	str	r3, [sp, #0]
 801f650:	4622      	mov	r2, r4
 801f652:	4b0a      	ldr	r3, [pc, #40]	; (801f67c <_vfiprintf_r+0x228>)
 801f654:	a904      	add	r1, sp, #16
 801f656:	4630      	mov	r0, r6
 801f658:	f7fd ff2c 	bl	801d4b4 <_printf_i>
 801f65c:	e7ec      	b.n	801f638 <_vfiprintf_r+0x1e4>
 801f65e:	bf00      	nop
 801f660:	08022c60 	.word	0x08022c60
 801f664:	08022d9c 	.word	0x08022d9c
 801f668:	08022c80 	.word	0x08022c80
 801f66c:	08022c40 	.word	0x08022c40
 801f670:	08022da2 	.word	0x08022da2
 801f674:	08022da6 	.word	0x08022da6
 801f678:	0801cf71 	.word	0x0801cf71
 801f67c:	0801f42f 	.word	0x0801f42f

0801f680 <_sbrk_r>:
 801f680:	b538      	push	{r3, r4, r5, lr}
 801f682:	4c06      	ldr	r4, [pc, #24]	; (801f69c <_sbrk_r+0x1c>)
 801f684:	2300      	movs	r3, #0
 801f686:	4605      	mov	r5, r0
 801f688:	4608      	mov	r0, r1
 801f68a:	6023      	str	r3, [r4, #0]
 801f68c:	f7e2 fcbe 	bl	800200c <_sbrk>
 801f690:	1c43      	adds	r3, r0, #1
 801f692:	d102      	bne.n	801f69a <_sbrk_r+0x1a>
 801f694:	6823      	ldr	r3, [r4, #0]
 801f696:	b103      	cbz	r3, 801f69a <_sbrk_r+0x1a>
 801f698:	602b      	str	r3, [r5, #0]
 801f69a:	bd38      	pop	{r3, r4, r5, pc}
 801f69c:	2000ba34 	.word	0x2000ba34

0801f6a0 <__sread>:
 801f6a0:	b510      	push	{r4, lr}
 801f6a2:	460c      	mov	r4, r1
 801f6a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f6a8:	f000 f8bc 	bl	801f824 <_read_r>
 801f6ac:	2800      	cmp	r0, #0
 801f6ae:	bfab      	itete	ge
 801f6b0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801f6b2:	89a3      	ldrhlt	r3, [r4, #12]
 801f6b4:	181b      	addge	r3, r3, r0
 801f6b6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801f6ba:	bfac      	ite	ge
 801f6bc:	6563      	strge	r3, [r4, #84]	; 0x54
 801f6be:	81a3      	strhlt	r3, [r4, #12]
 801f6c0:	bd10      	pop	{r4, pc}

0801f6c2 <__swrite>:
 801f6c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f6c6:	461f      	mov	r7, r3
 801f6c8:	898b      	ldrh	r3, [r1, #12]
 801f6ca:	05db      	lsls	r3, r3, #23
 801f6cc:	4605      	mov	r5, r0
 801f6ce:	460c      	mov	r4, r1
 801f6d0:	4616      	mov	r6, r2
 801f6d2:	d505      	bpl.n	801f6e0 <__swrite+0x1e>
 801f6d4:	2302      	movs	r3, #2
 801f6d6:	2200      	movs	r2, #0
 801f6d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f6dc:	f000 f868 	bl	801f7b0 <_lseek_r>
 801f6e0:	89a3      	ldrh	r3, [r4, #12]
 801f6e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801f6e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801f6ea:	81a3      	strh	r3, [r4, #12]
 801f6ec:	4632      	mov	r2, r6
 801f6ee:	463b      	mov	r3, r7
 801f6f0:	4628      	mov	r0, r5
 801f6f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801f6f6:	f000 b817 	b.w	801f728 <_write_r>

0801f6fa <__sseek>:
 801f6fa:	b510      	push	{r4, lr}
 801f6fc:	460c      	mov	r4, r1
 801f6fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f702:	f000 f855 	bl	801f7b0 <_lseek_r>
 801f706:	1c43      	adds	r3, r0, #1
 801f708:	89a3      	ldrh	r3, [r4, #12]
 801f70a:	bf15      	itete	ne
 801f70c:	6560      	strne	r0, [r4, #84]	; 0x54
 801f70e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801f712:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801f716:	81a3      	strheq	r3, [r4, #12]
 801f718:	bf18      	it	ne
 801f71a:	81a3      	strhne	r3, [r4, #12]
 801f71c:	bd10      	pop	{r4, pc}

0801f71e <__sclose>:
 801f71e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f722:	f000 b813 	b.w	801f74c <_close_r>
	...

0801f728 <_write_r>:
 801f728:	b538      	push	{r3, r4, r5, lr}
 801f72a:	4c07      	ldr	r4, [pc, #28]	; (801f748 <_write_r+0x20>)
 801f72c:	4605      	mov	r5, r0
 801f72e:	4608      	mov	r0, r1
 801f730:	4611      	mov	r1, r2
 801f732:	2200      	movs	r2, #0
 801f734:	6022      	str	r2, [r4, #0]
 801f736:	461a      	mov	r2, r3
 801f738:	f7e2 fc17 	bl	8001f6a <_write>
 801f73c:	1c43      	adds	r3, r0, #1
 801f73e:	d102      	bne.n	801f746 <_write_r+0x1e>
 801f740:	6823      	ldr	r3, [r4, #0]
 801f742:	b103      	cbz	r3, 801f746 <_write_r+0x1e>
 801f744:	602b      	str	r3, [r5, #0]
 801f746:	bd38      	pop	{r3, r4, r5, pc}
 801f748:	2000ba34 	.word	0x2000ba34

0801f74c <_close_r>:
 801f74c:	b538      	push	{r3, r4, r5, lr}
 801f74e:	4c06      	ldr	r4, [pc, #24]	; (801f768 <_close_r+0x1c>)
 801f750:	2300      	movs	r3, #0
 801f752:	4605      	mov	r5, r0
 801f754:	4608      	mov	r0, r1
 801f756:	6023      	str	r3, [r4, #0]
 801f758:	f7e2 fc23 	bl	8001fa2 <_close>
 801f75c:	1c43      	adds	r3, r0, #1
 801f75e:	d102      	bne.n	801f766 <_close_r+0x1a>
 801f760:	6823      	ldr	r3, [r4, #0]
 801f762:	b103      	cbz	r3, 801f766 <_close_r+0x1a>
 801f764:	602b      	str	r3, [r5, #0]
 801f766:	bd38      	pop	{r3, r4, r5, pc}
 801f768:	2000ba34 	.word	0x2000ba34

0801f76c <_fstat_r>:
 801f76c:	b538      	push	{r3, r4, r5, lr}
 801f76e:	4c07      	ldr	r4, [pc, #28]	; (801f78c <_fstat_r+0x20>)
 801f770:	2300      	movs	r3, #0
 801f772:	4605      	mov	r5, r0
 801f774:	4608      	mov	r0, r1
 801f776:	4611      	mov	r1, r2
 801f778:	6023      	str	r3, [r4, #0]
 801f77a:	f7e2 fc1e 	bl	8001fba <_fstat>
 801f77e:	1c43      	adds	r3, r0, #1
 801f780:	d102      	bne.n	801f788 <_fstat_r+0x1c>
 801f782:	6823      	ldr	r3, [r4, #0]
 801f784:	b103      	cbz	r3, 801f788 <_fstat_r+0x1c>
 801f786:	602b      	str	r3, [r5, #0]
 801f788:	bd38      	pop	{r3, r4, r5, pc}
 801f78a:	bf00      	nop
 801f78c:	2000ba34 	.word	0x2000ba34

0801f790 <_isatty_r>:
 801f790:	b538      	push	{r3, r4, r5, lr}
 801f792:	4c06      	ldr	r4, [pc, #24]	; (801f7ac <_isatty_r+0x1c>)
 801f794:	2300      	movs	r3, #0
 801f796:	4605      	mov	r5, r0
 801f798:	4608      	mov	r0, r1
 801f79a:	6023      	str	r3, [r4, #0]
 801f79c:	f7e2 fc1d 	bl	8001fda <_isatty>
 801f7a0:	1c43      	adds	r3, r0, #1
 801f7a2:	d102      	bne.n	801f7aa <_isatty_r+0x1a>
 801f7a4:	6823      	ldr	r3, [r4, #0]
 801f7a6:	b103      	cbz	r3, 801f7aa <_isatty_r+0x1a>
 801f7a8:	602b      	str	r3, [r5, #0]
 801f7aa:	bd38      	pop	{r3, r4, r5, pc}
 801f7ac:	2000ba34 	.word	0x2000ba34

0801f7b0 <_lseek_r>:
 801f7b0:	b538      	push	{r3, r4, r5, lr}
 801f7b2:	4c07      	ldr	r4, [pc, #28]	; (801f7d0 <_lseek_r+0x20>)
 801f7b4:	4605      	mov	r5, r0
 801f7b6:	4608      	mov	r0, r1
 801f7b8:	4611      	mov	r1, r2
 801f7ba:	2200      	movs	r2, #0
 801f7bc:	6022      	str	r2, [r4, #0]
 801f7be:	461a      	mov	r2, r3
 801f7c0:	f7e2 fc16 	bl	8001ff0 <_lseek>
 801f7c4:	1c43      	adds	r3, r0, #1
 801f7c6:	d102      	bne.n	801f7ce <_lseek_r+0x1e>
 801f7c8:	6823      	ldr	r3, [r4, #0]
 801f7ca:	b103      	cbz	r3, 801f7ce <_lseek_r+0x1e>
 801f7cc:	602b      	str	r3, [r5, #0]
 801f7ce:	bd38      	pop	{r3, r4, r5, pc}
 801f7d0:	2000ba34 	.word	0x2000ba34

0801f7d4 <__malloc_lock>:
 801f7d4:	4770      	bx	lr

0801f7d6 <__malloc_unlock>:
 801f7d6:	4770      	bx	lr

0801f7d8 <_realloc_r>:
 801f7d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f7da:	4607      	mov	r7, r0
 801f7dc:	4614      	mov	r4, r2
 801f7de:	460e      	mov	r6, r1
 801f7e0:	b921      	cbnz	r1, 801f7ec <_realloc_r+0x14>
 801f7e2:	4611      	mov	r1, r2
 801f7e4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801f7e8:	f7ff bc5e 	b.w	801f0a8 <_malloc_r>
 801f7ec:	b922      	cbnz	r2, 801f7f8 <_realloc_r+0x20>
 801f7ee:	f7ff fc0d 	bl	801f00c <_free_r>
 801f7f2:	4625      	mov	r5, r4
 801f7f4:	4628      	mov	r0, r5
 801f7f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f7f8:	f000 f826 	bl	801f848 <_malloc_usable_size_r>
 801f7fc:	42a0      	cmp	r0, r4
 801f7fe:	d20f      	bcs.n	801f820 <_realloc_r+0x48>
 801f800:	4621      	mov	r1, r4
 801f802:	4638      	mov	r0, r7
 801f804:	f7ff fc50 	bl	801f0a8 <_malloc_r>
 801f808:	4605      	mov	r5, r0
 801f80a:	2800      	cmp	r0, #0
 801f80c:	d0f2      	beq.n	801f7f4 <_realloc_r+0x1c>
 801f80e:	4631      	mov	r1, r6
 801f810:	4622      	mov	r2, r4
 801f812:	f7fd fafa 	bl	801ce0a <memcpy>
 801f816:	4631      	mov	r1, r6
 801f818:	4638      	mov	r0, r7
 801f81a:	f7ff fbf7 	bl	801f00c <_free_r>
 801f81e:	e7e9      	b.n	801f7f4 <_realloc_r+0x1c>
 801f820:	4635      	mov	r5, r6
 801f822:	e7e7      	b.n	801f7f4 <_realloc_r+0x1c>

0801f824 <_read_r>:
 801f824:	b538      	push	{r3, r4, r5, lr}
 801f826:	4c07      	ldr	r4, [pc, #28]	; (801f844 <_read_r+0x20>)
 801f828:	4605      	mov	r5, r0
 801f82a:	4608      	mov	r0, r1
 801f82c:	4611      	mov	r1, r2
 801f82e:	2200      	movs	r2, #0
 801f830:	6022      	str	r2, [r4, #0]
 801f832:	461a      	mov	r2, r3
 801f834:	f7e2 fb7c 	bl	8001f30 <_read>
 801f838:	1c43      	adds	r3, r0, #1
 801f83a:	d102      	bne.n	801f842 <_read_r+0x1e>
 801f83c:	6823      	ldr	r3, [r4, #0]
 801f83e:	b103      	cbz	r3, 801f842 <_read_r+0x1e>
 801f840:	602b      	str	r3, [r5, #0]
 801f842:	bd38      	pop	{r3, r4, r5, pc}
 801f844:	2000ba34 	.word	0x2000ba34

0801f848 <_malloc_usable_size_r>:
 801f848:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801f84c:	1f18      	subs	r0, r3, #4
 801f84e:	2b00      	cmp	r3, #0
 801f850:	bfbc      	itt	lt
 801f852:	580b      	ldrlt	r3, [r1, r0]
 801f854:	18c0      	addlt	r0, r0, r3
 801f856:	4770      	bx	lr

0801f858 <_init>:
 801f858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f85a:	bf00      	nop
 801f85c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f85e:	bc08      	pop	{r3}
 801f860:	469e      	mov	lr, r3
 801f862:	4770      	bx	lr

0801f864 <_fini>:
 801f864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f866:	bf00      	nop
 801f868:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f86a:	bc08      	pop	{r3}
 801f86c:	469e      	mov	lr, r3
 801f86e:	4770      	bx	lr
