<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='2684' type='2669'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='10343'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='24987'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp' l='293' u='r' c='_ZL21getRelaxedOpcodeArithRKN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp' l='207' macro='1' c='_ZL21getMnemonicFromOpcodej'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='43629' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='43629' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='43700' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='43700' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='183'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='344' c='_ZN4llvm12X86InstrInfo15isDataInvariantERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='4036' c='_ZL16isDefConvertibleRKN4llvm12MachineInstrERb'/>
<use f='llvm/llvm/lib/Target/X86/X86MCInstLower.cpp' l='874' c='_ZNK12_GLOBAL__N_114X86MCInstLower5LowerEPKN4llvm12MachineInstrERNS1_6MCInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86MCInstLower.cpp' l='903' c='_ZNK12_GLOBAL__N_114X86MCInstLower5LowerEPKN4llvm12MachineInstrERNS1_6MCInstE'/>
