input 0 0 clk
input 1 0 a1
input 2 0 a2
input 3 0 b
input 4 0 in_valid
latch 0 0 copy1.finish
latch 0 0 copy2.finish_other
latch 0 0 finish1
latch 1 0 copy2.finish
latch 1 0 finish2
latch 2 0 assume_2_violate
latch 3 0 busy1
latch 3 0 copy1.busy
latch 3 0 copy2.busy_other
latch 4 0 busy2
latch 4 0 copy2.busy
latch 5 0 b_reg1
latch 5 0 copy1.b_reg
latch 5 0 copy2.b_reg_other
latch 6 0 b_reg2
latch 6 0 copy2.b_reg
latch 7 0 a_reg1
latch 7 0 copy1.a_reg
latch 7 0 copy2.a_reg_other
latch 8 0 a_reg2
latch 8 0 copy2.a_reg
