$date
	Sun Oct 23 07:23:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#128996
b110 !
1"
#128998
b110 &
b110 %
1$
#128999
0"
#129002
b11 &
b11 %
#129006
b1010 &
b1010 %
#129010
b101 &
b101 %
#129014
b10000 &
b10000 %
#129018
b1000 &
b1000 %
#129022
b100 &
b100 %
#129026
b10 &
b10 %
#129030
b1 &
1#
b1 %
#129034
b0 &
b0 %
0#
0$
#1096509
b10001 !
1"
#1096510
b10001 &
b10001 %
1$
#1096511
0"
#1096514
b110100 &
b110100 %
#1096518
b11010 &
b11010 %
#1096522
b1101 &
b1101 %
#1096526
b101000 &
b101000 %
#1096530
b10100 &
b10100 %
#1096534
b1010 &
b1010 %
#1096538
b101 &
b101 %
#1096542
b10000 &
b10000 %
#1096546
b1000 &
b1000 %
#1096550
b100 &
b100 %
#1096554
b10 &
b10 %
#1096558
b1 &
1#
b1 %
#1096562
b0 &
b0 %
0#
0$
#2169414
b10 &
b10 %
1$
b10 !
1"
#2169415
0"
#2169418
b1 &
b1 %
1#
#2169422
b0 &
0#
b0 %
0$
#4500012
