# vsim -voptargs="+acc" -c -do "run -all; quit" work.testbench 
# Start time: 16:37:32 on May 19,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../src/uvm_tb/testbench.sv(17): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 18, found 17.
# ** Warning: ../src/uvm_tb/testbench.sv(17): (vopt-2718) [TFMPC] - Missing connection for port 'tick_rx'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.apb_if(fast)
# Loading work.serial_if(fast)
# Loading work.interrupt_if(fast)
# Loading work.common_pkg(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uart_reg_pkg(fast)
# Loading work.uart_agent_pkg(fast)
# Loading work.apb_agent_pkg(fast)
# Loading work.uart_env_pkg(fast)
# Loading work.apb_sequence_pkg(fast)
# Loading work.uart_vsequence_pkg(fast)
# Loading work.uart_test_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.testbench(fast)
# Loading work.apb_if(fast__2)
# Loading work.serial_if(fast__2)
# Loading work.interrupt_if(fast__2)
# Loading work.apb_uart_sv_unit(fast)
# Loading work.apb_uart(fast)
# Loading work.apb_slave(fast)
# Loading work.apb_controller(fast)
# Loading work.register_file_sv_unit(fast)
# Loading work.register_file(fast)
# Loading work.baud_generator_sv_unit(fast)
# Loading work.baud_generator(fast)
# Loading work.uart_tx_top(fast)
# Loading work.synchronizer(fast)
# Loading work.transmitter_fifo(fast)
# Loading work.uart_transmitter(fast)
# Loading work.parity(fast)
# Loading work.transmitter_controller(fast)
# Loading work.piso(fast)
# Loading work.ff(fast)
# Loading work.uart_rx_top(fast)
# Loading work.uart_receiver(fast)
# Loading work.shift_register(fast)
# Loading work.receiver_controller(fast)
# Loading work.receiver_fifo(fast)
# Loading /home/hieu/questasim/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test word_format_poll_test...
# UVM_INFO ../src/uvm_tb/uart_test_pkg.sv(36) @ 0: uvm_test_top [build phase] uart_test_base build
# UVM_INFO ../src/uvm_tb/uart_reg_pkg.sv(304) @ 0: reporter [build_phase] UART register phase
# UVM_INFO ../src/uvm_tb/apb_agent_pkg.sv(205) @ 0: uvm_test_top.m_env.m_apb_agent [APB_AGENT] APB AGENT BUILD PHASE
# UVM_INFO ../src/uvm_tb/apb_agent_pkg.sv(64) @ 0: uvm_test_top.m_env.m_apb_agent.driver [APB_DRIVER] APB DRIVER NEW
# UVM_INFO ../src/uvm_tb/apb_agent_pkg.sv(70) @ 0: uvm_test_top.m_env.m_apb_agent.driver [APB_DRIVER] APB DRIVER BUILD PHASE
# UVM_INFO ../src/uvm_tb/apb_agent_pkg.sv(144) @ 0: uvm_test_top.m_env.m_apb_agent.monitor [APB_MONITOR] UVM MONITOR BUILD PHASE
# UVM_INFO ../src/uvm_tb/uart_agent_pkg.sv(331) @ 0: uvm_test_top.m_env.m_rx_uart_agent [UART_AGENT] UART AGENT BUILD PHASE
# UVM_INFO ../src/uvm_tb/uart_agent_pkg.sv(338) @ 0: uvm_test_top.m_env.m_rx_uart_agent [IF_CHECK] serial_if interface connected successfully.
# UVM_INFO ../src/uvm_tb/uart_agent_pkg.sv(114) @ 0: uvm_test_top.m_env.m_rx_uart_agent.driver [UART_DRIVER] UART DRIVER BUILD PHASE
# UVM_INFO ../src/uvm_tb/uart_agent_pkg.sv(194) @ 0: uvm_test_top.m_env.m_rx_uart_agent.monitor [UART_MONITOR] UART MONITOR BUILD PHASE
# UVM_INFO ../src/uvm_tb/uart_agent_pkg.sv(331) @ 0: uvm_test_top.m_env.m_tx_uart_agent [UART_AGENT] UART AGENT BUILD PHASE
# UVM_INFO ../src/uvm_tb/uart_agent_pkg.sv(338) @ 0: uvm_test_top.m_env.m_tx_uart_agent [IF_CHECK] serial_if interface connected successfully.
# UVM_INFO ../src/uvm_tb/uart_agent_pkg.sv(114) @ 0: uvm_test_top.m_env.m_tx_uart_agent.driver [UART_DRIVER] UART DRIVER BUILD PHASE
# UVM_INFO ../src/uvm_tb/uart_agent_pkg.sv(194) @ 0: uvm_test_top.m_env.m_tx_uart_agent.monitor [UART_MONITOR] UART MONITOR BUILD PHASE
# UVM_INFO ../src/uvm_tb/apb_agent_pkg.sv(81) @ 0: uvm_test_top.m_env.m_apb_agent.driver [APB_DRIVER] APB DRIVER CONNECT PHASE
# UVM_INFO ../src/uvm_tb/uart_agent_pkg.sv(347) @ 0: uvm_test_top.m_env.m_rx_uart_agent [UART_AGENT] UART AGENT CONNECT PHASE
# UVM_INFO ../src/uvm_tb/uart_agent_pkg.sv(347) @ 0: uvm_test_top.m_env.m_tx_uart_agent [UART_AGENT] UART AGENT CONNECT PHASE
# UVM_INFO ../src/uvm_tb/uart_env_pkg.sv(374) @ 0: uvm_test_top.m_env [UART_ENV] CONNECT PHASE
# UVM_INFO ../src/uvm_tb/uart_test_pkg.sv(66) @ 0: uvm_test_top [init] init_vseq
# UVM_INFO ../src/uvm_tb/uart_agent_pkg.sv(291) @ 0: uvm_test_top.m_env.m_tx_uart_agent.monitor [UART_MONITOR] UART MONITOR RUN PHASE
# UVM_INFO ../src/uvm_tb/uart_agent_pkg.sv(124) @ 0: uvm_test_top.m_env.m_tx_uart_agent.driver [IF_CHECK] serial_if interface connected successfully.
# UVM_INFO ../src/uvm_tb/uart_agent_pkg.sv(291) @ 0: uvm_test_top.m_env.m_rx_uart_agent.monitor [UART_MONITOR] UART MONITOR RUN PHASE
# UVM_INFO ../src/uvm_tb/uart_agent_pkg.sv(124) @ 0: uvm_test_top.m_env.m_rx_uart_agent.driver [IF_CHECK] serial_if interface connected successfully.
# UVM_INFO ../src/uvm_tb/apb_agent_pkg.sv(266) @ 19: reporter [BUS2REG] Converted bus item: kind=WRITE, addr=0x8, data=0x1
# UVM_INFO ../src/uvm_tb/apb_agent_pkg.sv(266) @ 19: reporter [BUS2REG] Converted bus item: kind=WRITE, addr=0x8, data=0x1
# UVM_INFO ../src/uvm_tb/apb_agent_pkg.sv(266) @ 29: reporter [BUS2REG] Converted bus item: kind=WRITE, addr=0x14, data=0x0
# UVM_INFO ../src/uvm_tb/apb_agent_pkg.sv(266) @ 29: reporter [BUS2REG] Converted bus item: kind=WRITE, addr=0x14, data=0x0
# UVM_INFO ../src/uvm_tb/apb_agent_pkg.sv(266) @ 39: reporter [BUS2REG] Converted bus item: kind=WRITE, addr=0xc, data=0x5
# UVM_INFO ../src/uvm_tb/apb_agent_pkg.sv(266) @ 39: reporter [BUS2REG] Converted bus item: kind=WRITE, addr=0xc, data=0x5
# UVM_INFO ../src/uvm_tb/apb_sequence_pkg.sv(132) @ 39: uvm_test_top.m_env.m_apb_agent.sequencer@@host_tx [TEST] RUN TEST
# UVM_INFO ../src/uvm_tb/apb_agent_pkg.sv(266) @ 49: reporter [BUS2REG] Converted bus item: kind= READ, addr=0x10, data=0x10
# UVM_INFO ../src/uvm_tb/apb_agent_pkg.sv(266) @ 49: reporter [BUS2REG] Converted bus item: kind= READ, addr=0x10, data=0x10
# UVM_INFO ../src/uvm_tb/apb_agent_pkg.sv(266) @ 59: reporter [BUS2REG] Converted bus item: kind=WRITE, addr=0x0, data=0x184a9c02
# UVM_INFO ../src/uvm_tb/uart_env_pkg.sv(115) @ 59: uvm_test_top.m_env.tx_sb [UART_TX_SCOREBOARD] SEND DATA 184a9c02
# UVM_INFO ../src/uvm_tb/apb_agent_pkg.sv(266) @ 59: reporter [BUS2REG] Converted bus item: kind=WRITE, addr=0x0, data=0x184a9c02
# UVM_INFO ../src/uvm_tb/apb_agent_pkg.sv(266) @ 69: reporter [BUS2REG] Converted bus item: kind=WRITE, addr=0xc, data=0x7
# UVM_INFO ../src/uvm_tb/apb_agent_pkg.sv(266) @ 69: reporter [BUS2REG] Converted bus item: kind=WRITE, addr=0xc, data=0x7
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 69: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../src/uvm_tb/uart_env_pkg.sv(316) @ 69: uvm_test_top.m_env.rx_sb [report_phase] 0 characters received by the UART with 0 inserted errors
# UVM_INFO ../src/uvm_tb/uart_env_pkg.sv(181) @ 69: uvm_test_top.m_env.tx_sb [report_phase] 1 characters transmitted from the UART with no errors
# UVM_INFO ../src/uvm_tb/uart_test_pkg.sv(128) @ 69: uvm_test_top [*** UVM TEST PASSED ***] No RX or TX data errors detected
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   44
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [*** UVM TEST PASSED ***]     1
# [APB_AGENT]     1
# [APB_DRIVER]     3
# [APB_MONITOR]     1
# [BUS2REG]    12
# [IF_CHECK]     4
# [Questa UVM]     2
# [RNTST]     1
# [TEST]     1
# [TEST_DONE]     1
# [UART_AGENT]     4
# [UART_DRIVER]     2
# [UART_ENV]     1
# [UART_MONITOR]     4
# [UART_TX_SCOREBOARD]     1
# [build phase]     1
# [build_phase]     1
# [init]     1
# [report_phase]     2
# ** Note: $finish    : /home/hieu/questasim/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 69 ns  Iteration: 69  Instance: /testbench
# End time: 16:37:35 on May 19,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2
