// Seed: 1515099673
module module_0 (
    output uwire id_0,
    input  uwire id_1
    , id_10, id_11 = 1,
    input  uwire id_2,
    input  uwire id_3,
    input  wire  id_4,
    input  uwire id_5,
    input  tri   id_6,
    output wire  id_7,
    input  wand  id_8
);
  assign id_10 = 1;
  assign id_7  = id_4;
  always id_10 <= 1;
  assign id_0 = id_8;
  assign id_7 = ~1;
  wire id_12;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output uwire id_2
);
  module_0(
      id_2, id_1, id_1, id_0, id_1, id_1, id_1, id_2, id_1
  ); id_4(
      id_0
  );
endmodule
