

================================================================
== Vivado HLS Report for 'cross_channel_deblur'
================================================================
* Date:           Fri Jan  8 20:55:11 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ISPfinal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  38596562|  38596562| 0.386 sec | 0.386 sec |  38596562|  38596562|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+---------+---------+----------+----------+--------+--------+---------+
        |                         |              |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |         Instance        |    Module    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-------------------------+--------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_my_filter_v1_fu_253  |my_filter_v1  |   639826|   639826| 6.398 ms | 6.398 ms |  639826|  639826|   none  |
        |grp_ProxGS_fu_267        |ProxGS        |   114720|   114720| 1.147 ms | 1.147 ms |  114720|  114720|   none  |
        |grp_Relax_fu_278         |Relax         |    16396|    16396| 0.164 ms | 0.164 ms |   16396|   16396|   none  |
        |grp_array_copy_fu_285    |array_copy    |    16386|    16386| 0.164 ms | 0.164 ms |   16386|   16386|   none  |
        +-------------------------+--------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +-----------------+----------+----------+----------+-----------+-----------+-------+----------+
        |                 |   Latency (cycles)  | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |    min   |    max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+----------+----------+----------+-----------+-----------+-------+----------+
        |- for_y_for_x    |     16384|     16384|         1|          1|          1|  16384|    yes   |
        |- for_iteration  |  38547400|  38547400|    770948|          -|          -|     50|    no    |
        +-----------------+----------+----------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    144|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |      347|     72|   23798|  33965|    0|
|Memory           |       80|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    866|    -|
|Register         |        -|      -|      59|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      427|     72|   23857|  34975|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |      152|     32|      22|     65|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+-------+-------+-------+-----+
    |         Instance        |    Module    | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-------------------------+--------------+---------+-------+-------+-------+-----+
    |grp_ProxGS_fu_267        |ProxGS        |      163|     12|  12195|  11837|    0|
    |grp_Relax_fu_278         |Relax         |        0|      0|    867|   1288|    0|
    |grp_array_copy_fu_285    |array_copy    |        0|      0|     61|    192|    0|
    |grp_my_filter_v1_fu_253  |my_filter_v1  |      184|     60|  10675|  20648|    0|
    +-------------------------+--------------+---------+-------+-------+-------+-----+
    |Total                    |              |      347|     72|  23798|  33965|    0|
    +-------------------------+--------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |x_bar_V_U  |cross_channel_debocq  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |y_1_V_U    |cross_channel_debocq  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |y_2_V_U    |cross_channel_debocq  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |y_3_V_U    |cross_channel_debocq  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |y_4_V_U    |cross_channel_debocq  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |y_5_V_U    |cross_channel_debocq  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |y_6_V_U    |cross_channel_debocq  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |y_7_V_U    |cross_channel_debocq  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |x_old_V_U  |my_filter_v1_fxx      |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |x_V_U      |my_filter_v1_fxx      |        8|  0|   0|    0|  16384|    8|     1|       131072|
    +-----------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total      |                      |       80|  0|   0|    0| 163840|   80|    10|      1310720|
    +-----------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |add_ln180_fu_349_p2              |     +    |      0|  0|  23|          16|          16|
    |add_ln25_fu_299_p2               |     +    |      0|  0|  21|          15|           1|
    |k_fu_378_p2                      |     +    |      0|  0|  15|           6|           1|
    |x_fu_366_p2                      |     +    |      0|  0|  15|           8|           1|
    |y_fu_305_p2                      |     +    |      0|  0|  15|           8|           1|
    |icmp_ln25_fu_293_p2              |   icmp   |      0|  0|  13|          15|          16|
    |icmp_ln27_fu_311_p2              |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln62_fu_372_p2              |   icmp   |      0|  0|  11|           6|           5|
    |ap_block_state8_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |select_ln30_1_fu_325_p3          |  select  |      0|  0|   8|           1|           8|
    |select_ln30_fu_317_p3            |  select  |      0|  0|   8|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 144|          85|          60|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |Img_V_ce0                           |   9|          2|    1|          2|
    |ap_NS_fsm                           |  56|         13|    1|         13|
    |grp_array_copy_fu_285_data_in_V_q0  |  15|          3|    8|         24|
    |indvar_flatten_reg_209              |   9|          2|   15|         30|
    |k_0_reg_242                         |   9|          2|    6|         12|
    |x_0_i_reg_231                       |   9|          2|    8|         16|
    |x_V_address0                        |  21|          4|   14|         56|
    |x_V_ce0                             |  21|          4|    1|          4|
    |x_V_we0                             |   9|          2|    1|          2|
    |x_bar_V_address0                    |  27|          5|   14|         70|
    |x_bar_V_ce0                         |  27|          5|    1|          5|
    |x_bar_V_ce1                         |   9|          2|    1|          2|
    |x_bar_V_d0                          |  21|          4|    8|         32|
    |x_bar_V_we0                         |  21|          4|    1|          4|
    |x_bar_V_we1                         |   9|          2|    1|          2|
    |x_old_V_address0                    |  15|          3|   14|         42|
    |x_old_V_ce0                         |  15|          3|    1|          3|
    |x_old_V_we0                         |   9|          2|    1|          2|
    |y_0_i_reg_220                       |   9|          2|    8|         16|
    |y_1_V_address0                      |  15|          3|   14|         42|
    |y_1_V_ce0                           |  15|          3|    1|          3|
    |y_1_V_ce1                           |   9|          2|    1|          2|
    |y_1_V_d0                            |  15|          3|    8|         24|
    |y_1_V_we0                           |  15|          3|    1|          3|
    |y_1_V_we1                           |   9|          2|    1|          2|
    |y_2_V_address0                      |  15|          3|   14|         42|
    |y_2_V_ce0                           |  15|          3|    1|          3|
    |y_2_V_ce1                           |   9|          2|    1|          2|
    |y_2_V_d0                            |  15|          3|    8|         24|
    |y_2_V_we0                           |  15|          3|    1|          3|
    |y_2_V_we1                           |   9|          2|    1|          2|
    |y_3_V_address0                      |  15|          3|   14|         42|
    |y_3_V_ce0                           |  15|          3|    1|          3|
    |y_3_V_ce1                           |   9|          2|    1|          2|
    |y_3_V_d0                            |  15|          3|    8|         24|
    |y_3_V_we0                           |  15|          3|    1|          3|
    |y_3_V_we1                           |   9|          2|    1|          2|
    |y_4_V_address0                      |  15|          3|   14|         42|
    |y_4_V_ce0                           |  15|          3|    1|          3|
    |y_4_V_ce1                           |   9|          2|    1|          2|
    |y_4_V_d0                            |  15|          3|    8|         24|
    |y_4_V_we0                           |  15|          3|    1|          3|
    |y_4_V_we1                           |   9|          2|    1|          2|
    |y_5_V_address0                      |  15|          3|   14|         42|
    |y_5_V_ce0                           |  15|          3|    1|          3|
    |y_5_V_ce1                           |   9|          2|    1|          2|
    |y_5_V_d0                            |  15|          3|    8|         24|
    |y_5_V_we0                           |  15|          3|    1|          3|
    |y_5_V_we1                           |   9|          2|    1|          2|
    |y_6_V_address0                      |  15|          3|   14|         42|
    |y_6_V_ce0                           |  15|          3|    1|          3|
    |y_6_V_ce1                           |   9|          2|    1|          2|
    |y_6_V_d0                            |  15|          3|    8|         24|
    |y_6_V_we0                           |  15|          3|    1|          3|
    |y_6_V_we1                           |   9|          2|    1|          2|
    |y_7_V_address0                      |  15|          3|   14|         42|
    |y_7_V_ce0                           |  15|          3|    1|          3|
    |y_7_V_ce1                           |   9|          2|    1|          2|
    |y_7_V_d0                            |  15|          3|    8|         24|
    |y_7_V_we0                           |  15|          3|    1|          3|
    |y_7_V_we1                           |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 866|        178|  287|        869|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  12|   0|   12|          0|
    |grp_ProxGS_fu_267_ap_start_reg        |   1|   0|    1|          0|
    |grp_Relax_fu_278_ap_start_reg         |   1|   0|    1|          0|
    |grp_array_copy_fu_285_ap_start_reg    |   1|   0|    1|          0|
    |grp_my_filter_v1_fu_253_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_209                |  15|   0|   15|          0|
    |k_0_reg_242                           |   6|   0|    6|          0|
    |k_reg_405                             |   6|   0|    6|          0|
    |x_0_i_reg_231                         |   8|   0|    8|          0|
    |y_0_i_reg_220                         |   8|   0|    8|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |  59|   0|   59|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | cross_channel_deblur | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | cross_channel_deblur | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | cross_channel_deblur | return value |
|ap_done                  | out |    1| ap_ctrl_hs | cross_channel_deblur | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | cross_channel_deblur | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | cross_channel_deblur | return value |
|Img_V_address0           | out |   14|  ap_memory |         Img_V        |     array    |
|Img_V_ce0                | out |    1|  ap_memory |         Img_V        |     array    |
|Img_V_q0                 |  in |    8|  ap_memory |         Img_V        |     array    |
|adjChImg_V_address0      | out |   14|  ap_memory |      adjChImg_V      |     array    |
|adjChImg_V_ce0           | out |    1|  ap_memory |      adjChImg_V      |     array    |
|adjChImg_V_q0            |  in |    8|  ap_memory |      adjChImg_V      |     array    |
|adjChImg_V_address1      | out |   14|  ap_memory |      adjChImg_V      |     array    |
|adjChImg_V_ce1           | out |    1|  ap_memory |      adjChImg_V      |     array    |
|adjChImg_V_q1            |  in |    8|  ap_memory |      adjChImg_V      |     array    |
|coe_a_M_real_V_address0  | out |   14|  ap_memory |    coe_a_M_real_V    |     array    |
|coe_a_M_real_V_ce0       | out |    1|  ap_memory |    coe_a_M_real_V    |     array    |
|coe_a_M_real_V_q0        |  in |   16|  ap_memory |    coe_a_M_real_V    |     array    |
|coe_a_M_imag_V_address0  | out |   14|  ap_memory |    coe_a_M_imag_V    |     array    |
|coe_a_M_imag_V_ce0       | out |    1|  ap_memory |    coe_a_M_imag_V    |     array    |
|coe_a_M_imag_V_q0        |  in |   16|  ap_memory |    coe_a_M_imag_V    |     array    |
|coe_b_V_address0         | out |   14|  ap_memory |        coe_b_V       |     array    |
|coe_b_V_ce0              | out |    1|  ap_memory |        coe_b_V       |     array    |
|coe_b_V_q0               |  in |    8|  ap_memory |        coe_b_V       |     array    |
+-------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 5 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.06>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%x_bar_V = alloca [16384 x i8], align 1" [deblur.cpp:55]   --->   Operation 13 'alloca' 'x_bar_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%x_old_V = alloca [16384 x i8], align 1" [deblur.cpp:55]   --->   Operation 14 'alloca' 'x_old_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%x_V = alloca [16384 x i8], align 1" [deblur.cpp:55]   --->   Operation 15 'alloca' 'x_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%y_1_V = alloca [16384 x i8], align 1" [deblur.cpp:56]   --->   Operation 16 'alloca' 'y_1_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%y_2_V = alloca [16384 x i8], align 1" [deblur.cpp:56]   --->   Operation 17 'alloca' 'y_2_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%y_3_V = alloca [16384 x i8], align 1" [deblur.cpp:56]   --->   Operation 18 'alloca' 'y_3_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%y_4_V = alloca [16384 x i8], align 1" [deblur.cpp:56]   --->   Operation 19 'alloca' 'y_4_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%y_5_V = alloca [16384 x i8], align 1" [deblur.cpp:56]   --->   Operation 20 'alloca' 'y_5_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%y_6_V = alloca [16384 x i8], align 1" [deblur.cpp:56]   --->   Operation 21 'alloca' 'y_6_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%y_7_V = alloca [16384 x i8], align 1" [deblur.cpp:56]   --->   Operation 22 'alloca' 'y_7_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 23 [2/2] (1.81ns)   --->   "call fastcc void @array_copy([16384 x i8]* %Img_V, [16384 x i8]* %x_bar_V)" [deblur.cpp:58]   --->   Operation 23 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "call fastcc void @array_copy([16384 x i8]* %Img_V, [16384 x i8]* %x_bar_V)" [deblur.cpp:58]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.81>
ST_3 : Operation 25 [2/2] (1.81ns)   --->   "call fastcc void @array_copy([16384 x i8]* %Img_V, [16384 x i8]* %x_V)" [deblur.cpp:59]   --->   Operation 25 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x i8]* %Img_V), !map !202"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x i8]* %adjChImg_V), !map !208"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x i16]* %coe_a_M_real_V), !map !212"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x i16]* %coe_a_M_imag_V), !map !216"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x i8]* %coe_b_V), !map !220"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @cross_channel_deblur_1) nounwind"   --->   Operation 31 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/2] (0.00ns)   --->   "call fastcc void @array_copy([16384 x i8]* %Img_V, [16384 x i8]* %x_V)" [deblur.cpp:59]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 33 [1/1] (1.76ns)   --->   "br label %0" [deblur.cpp:25->deblur.cpp:60]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 8.36>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i15 [ 0, %arrayctor.loop4.preheader ], [ %add_ln25, %for_x ]" [deblur.cpp:25->deblur.cpp:60]   --->   Operation 34 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%y_0_i = phi i8 [ 0, %arrayctor.loop4.preheader ], [ %select_ln30_1, %for_x ]" [deblur.cpp:30->deblur.cpp:60]   --->   Operation 35 'phi' 'y_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%x_0_i = phi i8 [ 0, %arrayctor.loop4.preheader ], [ %x, %for_x ]"   --->   Operation 36 'phi' 'x_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (2.31ns)   --->   "%icmp_ln25 = icmp eq i15 %indvar_flatten, -16384" [deblur.cpp:25->deblur.cpp:60]   --->   Operation 37 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (1.94ns)   --->   "%add_ln25 = add i15 %indvar_flatten, 1" [deblur.cpp:25->deblur.cpp:60]   --->   Operation 38 'add' 'add_ln25' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %array_initialize.exit.preheader, label %for_x" [deblur.cpp:25->deblur.cpp:60]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (1.91ns)   --->   "%y = add i8 %y_0_i, 1" [deblur.cpp:25->deblur.cpp:60]   --->   Operation 40 'add' 'y' <Predicate = (!icmp_ln25)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)"   --->   Operation 41 'specloopname' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.55ns)   --->   "%icmp_ln27 = icmp eq i8 %x_0_i, -128" [deblur.cpp:27->deblur.cpp:60]   --->   Operation 43 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln25)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (1.24ns)   --->   "%select_ln30 = select i1 %icmp_ln27, i8 0, i8 %x_0_i" [deblur.cpp:30->deblur.cpp:60]   --->   Operation 44 'select' 'select_ln30' <Predicate = (!icmp_ln25)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (1.24ns)   --->   "%select_ln30_1 = select i1 %icmp_ln27, i8 %y, i8 %y_0_i" [deblur.cpp:30->deblur.cpp:60]   --->   Operation 45 'select' 'select_ln30_1' <Predicate = (!icmp_ln25)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln30_1, i7 0)" [deblur.cpp:30->deblur.cpp:60]   --->   Operation 46 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i15 %tmp to i16" [deblur.cpp:28->deblur.cpp:60]   --->   Operation 47 'zext' 'zext_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str148) nounwind" [deblur.cpp:28->deblur.cpp:60]   --->   Operation 48 'specloopname' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_38_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str148)" [deblur.cpp:28->deblur.cpp:60]   --->   Operation 49 'specregionbegin' 'tmp_38_i' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str249) nounwind" [deblur.cpp:29->deblur.cpp:60]   --->   Operation 50 'specpipeline' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i8 %select_ln30 to i16" [deblur.cpp:30->deblur.cpp:60]   --->   Operation 51 'zext' 'zext_ln180' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.94ns)   --->   "%add_ln180 = add i16 %zext_ln180, %zext_ln28" [deblur.cpp:30->deblur.cpp:60]   --->   Operation 52 'add' 'add_ln180' <Predicate = (!icmp_ln25)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln180_3 = zext i16 %add_ln180 to i64" [deblur.cpp:30->deblur.cpp:60]   --->   Operation 53 'zext' 'zext_ln180_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%y_1_V_addr = getelementptr [16384 x i8]* %y_1_V, i64 0, i64 %zext_ln180_3" [deblur.cpp:30->deblur.cpp:60]   --->   Operation 54 'getelementptr' 'y_1_V_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%y_2_V_addr = getelementptr [16384 x i8]* %y_2_V, i64 0, i64 %zext_ln180_3" [deblur.cpp:32->deblur.cpp:60]   --->   Operation 55 'getelementptr' 'y_2_V_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%y_3_V_addr = getelementptr [16384 x i8]* %y_3_V, i64 0, i64 %zext_ln180_3" [deblur.cpp:34->deblur.cpp:60]   --->   Operation 56 'getelementptr' 'y_3_V_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%y_4_V_addr = getelementptr [16384 x i8]* %y_4_V, i64 0, i64 %zext_ln180_3" [deblur.cpp:36->deblur.cpp:60]   --->   Operation 57 'getelementptr' 'y_4_V_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%y_5_V_addr = getelementptr [16384 x i8]* %y_5_V, i64 0, i64 %zext_ln180_3" [deblur.cpp:38->deblur.cpp:60]   --->   Operation 58 'getelementptr' 'y_5_V_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%y_6_V_addr = getelementptr [16384 x i8]* %y_6_V, i64 0, i64 %zext_ln180_3" [deblur.cpp:40->deblur.cpp:60]   --->   Operation 59 'getelementptr' 'y_6_V_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%y_7_V_addr = getelementptr [16384 x i8]* %y_7_V, i64 0, i64 %zext_ln180_3" [deblur.cpp:42->deblur.cpp:60]   --->   Operation 60 'getelementptr' 'y_7_V_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (3.25ns)   --->   "store i8 0, i8* %y_1_V_addr, align 1" [deblur.cpp:30->deblur.cpp:60]   --->   Operation 61 'store' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str249) nounwind" [deblur.cpp:31->deblur.cpp:60]   --->   Operation 62 'specpipeline' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (3.25ns)   --->   "store i8 0, i8* %y_2_V_addr, align 1" [deblur.cpp:32->deblur.cpp:60]   --->   Operation 63 'store' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str249) nounwind" [deblur.cpp:33->deblur.cpp:60]   --->   Operation 64 'specpipeline' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (3.25ns)   --->   "store i8 0, i8* %y_3_V_addr, align 1" [deblur.cpp:34->deblur.cpp:60]   --->   Operation 65 'store' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str249) nounwind" [deblur.cpp:35->deblur.cpp:60]   --->   Operation 66 'specpipeline' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (3.25ns)   --->   "store i8 0, i8* %y_4_V_addr, align 1" [deblur.cpp:36->deblur.cpp:60]   --->   Operation 67 'store' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str249) nounwind" [deblur.cpp:37->deblur.cpp:60]   --->   Operation 68 'specpipeline' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (3.25ns)   --->   "store i8 0, i8* %y_5_V_addr, align 1" [deblur.cpp:38->deblur.cpp:60]   --->   Operation 69 'store' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str249) nounwind" [deblur.cpp:39->deblur.cpp:60]   --->   Operation 70 'specpipeline' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (3.25ns)   --->   "store i8 0, i8* %y_6_V_addr, align 1" [deblur.cpp:40->deblur.cpp:60]   --->   Operation 71 'store' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str249) nounwind" [deblur.cpp:41->deblur.cpp:60]   --->   Operation 72 'specpipeline' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (3.25ns)   --->   "store i8 0, i8* %y_7_V_addr, align 1" [deblur.cpp:42->deblur.cpp:60]   --->   Operation 73 'store' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str148, i32 %tmp_38_i)" [deblur.cpp:43->deblur.cpp:60]   --->   Operation 74 'specregionend' 'empty_44' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.91ns)   --->   "%x = add i8 %select_ln30, 1" [deblur.cpp:27->deblur.cpp:60]   --->   Operation 75 'add' 'x' <Predicate = (!icmp_ln25)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 76 'br' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 77 [1/1] (1.76ns)   --->   "br label %array_initialize.exit" [deblur.cpp:62]   --->   Operation 77 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 1.82>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%k_0 = phi i6 [ %k, %1 ], [ 0, %array_initialize.exit.preheader ]"   --->   Operation 78 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (1.42ns)   --->   "%icmp_ln62 = icmp eq i6 %k_0, -14" [deblur.cpp:62]   --->   Operation 79 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 80 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (1.82ns)   --->   "%k = add i6 %k_0, 1" [deblur.cpp:62]   --->   Operation 81 'add' 'k' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %2, label %1" [deblur.cpp:62]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [2/2] (1.81ns)   --->   "call fastcc void @array_copy([16384 x i8]* %x_V, [16384 x i8]* %x_old_V)" [deblur.cpp:63]   --->   Operation 83 'call' <Predicate = (!icmp_ln62)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 84 [2/2] (0.00ns)   --->   "call fastcc void @my_filter_v1([16384 x i8]* %x_bar_V, [16384 x i8]* %adjChImg_V, [16384 x i8]* %y_1_V, [16384 x i8]* %y_2_V, [16384 x i8]* %y_3_V, [16384 x i8]* %y_4_V, [16384 x i8]* %y_5_V, [16384 x i8]* %y_6_V, [16384 x i8]* %y_7_V)" [deblur.cpp:64]   --->   Operation 84 'call' <Predicate = (!icmp_ln62)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "ret void" [deblur.cpp:68]   --->   Operation 85 'ret' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 86 [1/2] (0.00ns)   --->   "call fastcc void @array_copy([16384 x i8]* %x_V, [16384 x i8]* %x_old_V)" [deblur.cpp:63]   --->   Operation 86 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 87 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_v1([16384 x i8]* %x_bar_V, [16384 x i8]* %adjChImg_V, [16384 x i8]* %y_1_V, [16384 x i8]* %y_2_V, [16384 x i8]* %y_3_V, [16384 x i8]* %y_4_V, [16384 x i8]* %y_5_V, [16384 x i8]* %y_6_V, [16384 x i8]* %y_7_V)" [deblur.cpp:64]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 88 [2/2] (0.00ns)   --->   "call fastcc void @ProxGS([16384 x i8]* %x_bar_V, [16384 x i16]* %coe_a_M_real_V, [16384 x i16]* %coe_a_M_imag_V, [16384 x i8]* %coe_b_V)" [deblur.cpp:65]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 89 [1/2] (0.00ns)   --->   "call fastcc void @ProxGS([16384 x i8]* %x_bar_V, [16384 x i16]* %coe_a_M_real_V, [16384 x i16]* %coe_a_M_imag_V, [16384 x i8]* %coe_b_V)" [deblur.cpp:65]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 90 [2/2] (0.00ns)   --->   "call fastcc void @Relax([16384 x i8]* %x_V, [16384 x i8]* %x_old_V, [16384 x i8]* %x_bar_V)" [deblur.cpp:66]   --->   Operation 90 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str350) nounwind" [deblur.cpp:62]   --->   Operation 91 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/2] (0.00ns)   --->   "call fastcc void @Relax([16384 x i8]* %x_V, [16384 x i8]* %x_old_V, [16384 x i8]* %x_bar_V)" [deblur.cpp:66]   --->   Operation 92 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "br label %array_initialize.exit" [deblur.cpp:62]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Img_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ adjChImg_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ coe_a_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ coe_a_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ coe_b_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_bar_V           (alloca           ) [ 0011111111111]
x_old_V           (alloca           ) [ 0011111111111]
x_V               (alloca           ) [ 0011111111111]
y_1_V             (alloca           ) [ 0011111111111]
y_2_V             (alloca           ) [ 0011111111111]
y_3_V             (alloca           ) [ 0011111111111]
y_4_V             (alloca           ) [ 0011111111111]
y_5_V             (alloca           ) [ 0011111111111]
y_6_V             (alloca           ) [ 0011111111111]
y_7_V             (alloca           ) [ 0011111111111]
call_ln58         (call             ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000]
call_ln59         (call             ) [ 0000000000000]
br_ln25           (br               ) [ 0000110000000]
indvar_flatten    (phi              ) [ 0000010000000]
y_0_i             (phi              ) [ 0000010000000]
x_0_i             (phi              ) [ 0000010000000]
icmp_ln25         (icmp             ) [ 0000010000000]
add_ln25          (add              ) [ 0000110000000]
br_ln25           (br               ) [ 0000000000000]
y                 (add              ) [ 0000000000000]
specloopname_ln0  (specloopname     ) [ 0000000000000]
empty             (speclooptripcount) [ 0000000000000]
icmp_ln27         (icmp             ) [ 0000000000000]
select_ln30       (select           ) [ 0000000000000]
select_ln30_1     (select           ) [ 0000110000000]
tmp               (bitconcatenate   ) [ 0000000000000]
zext_ln28         (zext             ) [ 0000000000000]
specloopname_ln28 (specloopname     ) [ 0000000000000]
tmp_38_i          (specregionbegin  ) [ 0000000000000]
specpipeline_ln29 (specpipeline     ) [ 0000000000000]
zext_ln180        (zext             ) [ 0000000000000]
add_ln180         (add              ) [ 0000000000000]
zext_ln180_3      (zext             ) [ 0000000000000]
y_1_V_addr        (getelementptr    ) [ 0000000000000]
y_2_V_addr        (getelementptr    ) [ 0000000000000]
y_3_V_addr        (getelementptr    ) [ 0000000000000]
y_4_V_addr        (getelementptr    ) [ 0000000000000]
y_5_V_addr        (getelementptr    ) [ 0000000000000]
y_6_V_addr        (getelementptr    ) [ 0000000000000]
y_7_V_addr        (getelementptr    ) [ 0000000000000]
store_ln30        (store            ) [ 0000000000000]
specpipeline_ln31 (specpipeline     ) [ 0000000000000]
store_ln32        (store            ) [ 0000000000000]
specpipeline_ln33 (specpipeline     ) [ 0000000000000]
store_ln34        (store            ) [ 0000000000000]
specpipeline_ln35 (specpipeline     ) [ 0000000000000]
store_ln36        (store            ) [ 0000000000000]
specpipeline_ln37 (specpipeline     ) [ 0000000000000]
store_ln38        (store            ) [ 0000000000000]
specpipeline_ln39 (specpipeline     ) [ 0000000000000]
store_ln40        (store            ) [ 0000000000000]
specpipeline_ln41 (specpipeline     ) [ 0000000000000]
store_ln42        (store            ) [ 0000000000000]
empty_44          (specregionend    ) [ 0000000000000]
x                 (add              ) [ 0000110000000]
br_ln0            (br               ) [ 0000110000000]
br_ln62           (br               ) [ 0000001111111]
k_0               (phi              ) [ 0000000100000]
icmp_ln62         (icmp             ) [ 0000000111111]
empty_45          (speclooptripcount) [ 0000000000000]
k                 (add              ) [ 0000001111111]
br_ln62           (br               ) [ 0000000000000]
ret_ln68          (ret              ) [ 0000000000000]
call_ln63         (call             ) [ 0000000000000]
call_ln64         (call             ) [ 0000000000000]
call_ln65         (call             ) [ 0000000000000]
specloopname_ln62 (specloopname     ) [ 0000000000000]
call_ln66         (call             ) [ 0000000000000]
br_ln62           (br               ) [ 0000001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Img_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Img_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="adjChImg_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adjChImg_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="coe_a_M_real_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coe_a_M_real_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="coe_a_M_imag_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coe_a_M_imag_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="coe_b_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coe_b_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_copy"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cross_channel_deblur_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="for_y_for_x_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str148"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str249"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_filter_v1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ProxGS"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Relax"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str350"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="x_bar_V_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_bar_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="x_old_V_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_old_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="x_V_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="y_1_V_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_1_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="y_2_V_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_2_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="y_3_V_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_3_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="y_4_V_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_4_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="y_5_V_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_5_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="y_6_V_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_6_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="y_7_V_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_7_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="y_1_V_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="16" slack="0"/>
<pin id="122" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_1_V_addr/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="y_2_V_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="16" slack="0"/>
<pin id="128" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_2_V_addr/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="y_3_V_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="16" slack="0"/>
<pin id="134" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_3_V_addr/5 "/>
</bind>
</comp>

<comp id="136" class="1004" name="y_4_V_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="16" slack="0"/>
<pin id="140" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_4_V_addr/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="y_5_V_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="16" slack="0"/>
<pin id="146" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_5_V_addr/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="y_6_V_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="16" slack="0"/>
<pin id="152" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_6_V_addr/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="y_7_V_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="16" slack="0"/>
<pin id="158" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_7_V_addr/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln30_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="14" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln32_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="14" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="0"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln34_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="14" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln36_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="14" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="0"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln38_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="14" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln40_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="14" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="0"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln42_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="14" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/5 "/>
</bind>
</comp>

<comp id="209" class="1005" name="indvar_flatten_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="15" slack="1"/>
<pin id="211" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="indvar_flatten_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="15" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="220" class="1005" name="y_0_i_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="1"/>
<pin id="222" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y_0_i (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="y_0_i_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="8" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0_i/5 "/>
</bind>
</comp>

<comp id="231" class="1005" name="x_0_i_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="1"/>
<pin id="233" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_0_i (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="x_0_i_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="8" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0_i/5 "/>
</bind>
</comp>

<comp id="242" class="1005" name="k_0_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="1"/>
<pin id="244" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="k_0_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="1" slack="1"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/7 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_my_filter_v1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="0" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="8" slack="0"/>
<pin id="257" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="258" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="259" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="260" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="261" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="262" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="263" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="264" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln64/7 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_ProxGS_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="0" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="16" slack="0"/>
<pin id="271" dir="0" index="3" bw="16" slack="0"/>
<pin id="272" dir="0" index="4" bw="8" slack="0"/>
<pin id="273" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln65/9 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_Relax_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="0" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="282" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/11 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_array_copy_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="0" slack="0"/>
<pin id="287" dir="0" index="1" bw="8" slack="0"/>
<pin id="288" dir="0" index="2" bw="8" slack="0"/>
<pin id="289" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln58/1 call_ln59/3 call_ln63/7 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln25_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="15" slack="0"/>
<pin id="295" dir="0" index="1" bw="15" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln25_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="15" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="y_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln27_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="select_ln30_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="0"/>
<pin id="320" dir="0" index="2" bw="8" slack="0"/>
<pin id="321" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="select_ln30_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="0" index="2" bw="8" slack="0"/>
<pin id="329" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_1/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="15" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="0"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln28_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="15" slack="0"/>
<pin id="343" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln180_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln180_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="0" index="1" bw="15" slack="0"/>
<pin id="352" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln180_3_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_3/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="x_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="icmp_ln62_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="0"/>
<pin id="374" dir="0" index="1" bw="6" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/7 "/>
</bind>
</comp>

<comp id="378" class="1004" name="k_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/7 "/>
</bind>
</comp>

<comp id="387" class="1005" name="add_ln25_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="15" slack="0"/>
<pin id="389" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="392" class="1005" name="select_ln30_1_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln30_1 "/>
</bind>
</comp>

<comp id="397" class="1005" name="x_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="405" class="1005" name="k_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="6" slack="0"/>
<pin id="407" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="58" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="58" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="58" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="58" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="58" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="58" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="58" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="166"><net_src comp="118" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="173"><net_src comp="124" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="179"><net_src comp="22" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="180"><net_src comp="130" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="187"><net_src comp="136" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="194"><net_src comp="142" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="200"><net_src comp="22" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="201"><net_src comp="148" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="208"><net_src comp="154" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="22" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="62" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="265"><net_src comp="70" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="266"><net_src comp="2" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="274"><net_src comp="72" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="4" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="6" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="277"><net_src comp="8" pin="0"/><net_sink comp="267" pin=4"/></net>

<net id="284"><net_src comp="74" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="290"><net_src comp="12" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="0" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="78" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="213" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="24" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="213" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="26" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="224" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="28" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="235" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="38" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="22" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="235" pin="4"/><net_sink comp="317" pin=2"/></net>

<net id="330"><net_src comp="311" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="305" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="224" pin="4"/><net_sink comp="325" pin=2"/></net>

<net id="338"><net_src comp="40" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="325" pin="3"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="42" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="344"><net_src comp="333" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="317" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="341" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="361"><net_src comp="355" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="362"><net_src comp="355" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="363"><net_src comp="355" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="364"><net_src comp="355" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="370"><net_src comp="317" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="28" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="246" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="64" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="246" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="68" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="299" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="395"><net_src comp="325" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="400"><net_src comp="366" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="408"><net_src comp="378" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="246" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: cross_channel_deblur : Img_V | {1 2 3 4 }
	Port: cross_channel_deblur : adjChImg_V | {7 8 }
	Port: cross_channel_deblur : coe_a_M_real_V | {9 10 }
	Port: cross_channel_deblur : coe_a_M_imag_V | {9 10 }
	Port: cross_channel_deblur : coe_b_V | {9 10 }
  - Chain level:
	State 1
		call_ln58 : 1
	State 2
	State 3
	State 4
	State 5
		icmp_ln25 : 1
		add_ln25 : 1
		br_ln25 : 2
		y : 1
		icmp_ln27 : 1
		select_ln30 : 2
		select_ln30_1 : 2
		tmp : 3
		zext_ln28 : 4
		zext_ln180 : 3
		add_ln180 : 5
		zext_ln180_3 : 6
		y_1_V_addr : 7
		y_2_V_addr : 7
		y_3_V_addr : 7
		y_4_V_addr : 7
		y_5_V_addr : 7
		y_6_V_addr : 7
		y_7_V_addr : 7
		store_ln30 : 8
		store_ln32 : 8
		store_ln34 : 8
		store_ln36 : 8
		store_ln38 : 8
		store_ln40 : 8
		store_ln42 : 8
		empty_44 : 1
		x : 3
	State 6
	State 7
		icmp_ln62 : 1
		k : 1
		br_ln62 : 2
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|---------|---------|
| Operation|     Functional Unit     |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_my_filter_v1_fu_253 |   184   |    60   | 104.584 |  11626  |  18273  |    0    |
|   call   |    grp_ProxGS_fu_267    |    99   |    12   | 19.5962 |  12007  |   9611  |    0    |
|          |     grp_Relax_fu_278    |    0    |    0    |  5.307  |   779   |   1174  |    0    |
|          |  grp_array_copy_fu_285  |    0    |    0    |  1.769  |   141   |   121   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|---------|
|          |     add_ln25_fu_299     |    0    |    0    |    0    |    0    |    21   |    0    |
|          |         y_fu_305        |    0    |    0    |    0    |    0    |    15   |    0    |
|    add   |     add_ln180_fu_349    |    0    |    0    |    0    |    0    |    21   |    0    |
|          |         x_fu_366        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         k_fu_378        |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|---------|
|          |     icmp_ln25_fu_293    |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |     icmp_ln27_fu_311    |    0    |    0    |    0    |    0    |    11   |    0    |
|          |     icmp_ln62_fu_372    |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|---------|
|  select  |    select_ln30_fu_317   |    0    |    0    |    0    |    0    |    8    |    0    |
|          |   select_ln30_1_fu_325  |    0    |    0    |    0    |    0    |    8    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|---------|
|bitconcatenate|        tmp_fu_333       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|---------|
|          |     zext_ln28_fu_341    |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |    zext_ln180_fu_345    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln180_3_fu_355   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                         |   283   |    72   | 131.256 |  24553  |  29317  |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|  x_V  |    8   |    0   |    0   |    0   |
|x_bar_V|    8   |    0   |    0   |    0   |
|x_old_V|    8   |    0   |    0   |    0   |
| y_1_V |    8   |    0   |    0   |    0   |
| y_2_V |    8   |    0   |    0   |    0   |
| y_3_V |    8   |    0   |    0   |    0   |
| y_4_V |    8   |    0   |    0   |    0   |
| y_5_V |    8   |    0   |    0   |    0   |
| y_6_V |    8   |    0   |    0   |    0   |
| y_7_V |    8   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |   80   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln25_reg_387   |   15   |
|indvar_flatten_reg_209|   15   |
|      k_0_reg_242     |    6   |
|       k_reg_405      |    6   |
| select_ln30_1_reg_392|    8   |
|     x_0_i_reg_231    |    8   |
|       x_reg_397      |    8   |
|     y_0_i_reg_220    |    8   |
+----------------------+--------+
|         Total        |   74   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   283  |   72   |   131  |  24553 |  29317 |    0   |
|   Memory  |   80   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   74   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   363  |   72   |   131  |  24627 |  29317 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
