Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 93a6e60dedbe4170809df58c7d0a6506 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab1_1_tb_behav xil_defaultlib.lab1_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.lab1_1 [lab1_1_default]
Compiling architecture bench of entity xil_defaultlib.lab1_1_tb
Built simulation snapshot lab1_1_tb_behav
