{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727376580911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727376580911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 26 12:49:40 2024 " "Processing started: Thu Sep 26 12:49:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727376580911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376580911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU-Pipelined -c CPU-Pipelined " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-Pipelined -c CPU-Pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376580912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727376581468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727376581468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/decode_stage_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/decode_stage_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_Stage_tb " "Found entity 1: Decode_Stage_tb" {  } { { "testbenches/Decode_Stage_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Decode_Stage_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376589955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376589955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/subbytes.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/subbytes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subBytes " "Found entity 1: subBytes" {  } { { "core/subBytes.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/subBytes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376589959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376589959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/fetch_stage_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/fetch_stage_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_Stage_tb " "Found entity 1: Fetch_Stage_tb" {  } { { "testbenches/Fetch_Stage_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Fetch_Stage_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376589962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376589962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/cpu_top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/cpu_top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_top_tb " "Found entity 1: cpu_top_tb" {  } { { "testbenches/cpu_top_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/cpu_top_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376589966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376589966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/shiftrows.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/shiftrows.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRows " "Found entity 1: shiftRows" {  } { { "core/shiftRows.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/shiftRows.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376589969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376589969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/sbox_rom_comb_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/sbox_rom_comb_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sbox_rom_comb_tb " "Found entity 1: sbox_rom_comb_tb" {  } { { "core/sbox_rom_comb_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/sbox_rom_comb_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376589972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376589972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/sbox_rom_comb.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/sbox_rom_comb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sbox_rom_comb " "Found entity 1: sbox_rom_comb" {  } { { "core/sbox_rom_comb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/sbox_rom_comb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376589976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376589976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/sbox_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file core/sbox_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sbox_rom " "Found entity 1: sbox_rom" {  } { { "core/sbox_rom.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/sbox_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376589979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376589979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/roundkey.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/roundkey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 roundKey " "Found entity 1: roundKey" {  } { { "core/roundKey.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/roundKey.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376589982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376589982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/rotword.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/rotword.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rotWord " "Found entity 1: rotWord" {  } { { "core/rotWord.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/rotWord.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376589985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376589985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/rcon.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/rcon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Rcon " "Found entity 1: Rcon" {  } { { "core/Rcon.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/Rcon.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376589988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376589988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mixcolumns.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/mixcolumns.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mixColumns " "Found entity 1: mixColumns" {  } { { "core/mixColumns.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/mixColumns.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376589991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376589991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/addroundkey.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/addroundkey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addRoundKey " "Found entity 1: addRoundKey" {  } { { "core/AddRoundKey.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/AddRoundKey.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376589994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376589994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376589999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376589999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/zeroextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/zeroextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zeroExtend " "Found entity 1: zeroExtend" {  } { { "core/zeroExtend.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/zeroExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/signextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "core/signExtend.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/signExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/regfile_vector.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/regfile_vector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile_vector " "Found entity 1: Regfile_vector" {  } { { "core/Regfile_vector.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/Regfile_vector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/regfile_scalar.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/regfile_scalar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile_scalar " "Found entity 1: Regfile_scalar" {  } { { "core/Regfile_scalar.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/Regfile_scalar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/pc_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/pc_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_register " "Found entity 1: PC_register" {  } { { "core/PC_register.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/PC_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/memorywriteback_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/memorywriteback_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryWriteback_register " "Found entity 1: MemoryWriteback_register" {  } { { "core/MemoryWriteback_register.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/MemoryWriteback_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/memoryloader.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/memoryloader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryLoader " "Found entity 1: MemoryLoader" {  } { { "core/MemoryLoader.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/MemoryLoader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/hazard_detection_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/hazard_detection_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection_unit " "Found entity 1: hazard_detection_unit" {  } { { "core/hazard_detection_unit.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/hazard_detection_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/forwarding_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/forwarding_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "core/forwarding_unit.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/forwarding_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/fetchdecode_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/fetchdecode_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FetchDecode_register " "Found entity 1: FetchDecode_register" {  } { { "core/FetchDecode_register.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/FetchDecode_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/executememory_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/executememory_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExecuteMemory_register " "Found entity 1: ExecuteMemory_register" {  } { { "core/ExecuteMemory_register.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/ExecuteMemory_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/decodeexecute_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/decodeexecute_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeExecute_register " "Found entity 1: DecodeExecute_register" {  } { { "core/DecodeExecute_register.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/DecodeExecute_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "core/controlUnit.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/controlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/comparator_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/comparator_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_branch " "Found entity 1: comparator_branch" {  } { { "core/comparator_branch.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/comparator_branch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "core/ALU.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cpu-pipelined.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/cpu-pipelined.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8 " "Found entity 1: adder_8" {  } { { "core/CPU-Pipelined.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/CPU-Pipelined.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/adder_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/adder_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_16 " "Found entity 1: adder_16" {  } { { "core/adder_16.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/adder_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/adder_8bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/adder_8bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8bits " "Found entity 1: adder_8bits" {  } { { "core/adder_8bits.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/adder_8bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux_2inputs_16bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/mux_2inputs_16bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2inputs_16bits " "Found entity 1: mux_2inputs_16bits" {  } { { "core/mux_2inputs_16bits.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/mux_2inputs_16bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux_2inputs_8bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/mux_2inputs_8bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2inputs_8bits " "Found entity 1: mux_2inputs_8bits" {  } { { "core/mux_2inputs_8bits.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/mux_2inputs_8bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/alu_vectorial.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/alu_vectorial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_vectorial " "Found entity 1: ALU_vectorial" {  } { { "core/ALU_vectorial.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/ALU_vectorial.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux_2inputs_20bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/mux_2inputs_20bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2inputs_20bits " "Found entity 1: mux_2inputs_20bits" {  } { { "core/mux_2inputs_20bits.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/mux_2inputs_20bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux_2inputs_128bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/mux_2inputs_128bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2inputs_128bits " "Found entity 1: mux_2inputs_128bits" {  } { { "core/mux_2inputs_128bits.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/mux_2inputs_128bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/substractor_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/substractor_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 substractor_branch " "Found entity 1: substractor_branch" {  } { { "core/substractor_branch.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/substractor_branch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux_3inputs_16bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/mux_3inputs_16bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3inputs_16bits " "Found entity 1: mux_3inputs_16bits" {  } { { "core/mux_3inputs_16bits.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/mux_3inputs_16bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux_3inputs_128bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/mux_3inputs_128bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3inputs_128bits " "Found entity 1: mux_3inputs_128bits" {  } { { "core/mux_3inputs_128bits.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/mux_3inputs_128bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/xorcolumns.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/xorcolumns.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xorColumns " "Found entity 1: xorColumns" {  } { { "core/xorColumns.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/xorColumns.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/addroundkey_gar.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/addroundkey_gar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addRoundKey_gar " "Found entity 1: addRoundKey_gar" {  } { { "core/addRoundKey_gar.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/addRoundKey_gar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/execute_stage_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/execute_stage_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Execute_Stage_tb " "Found entity 1: Execute_Stage_tb" {  } { { "testbenches/Execute_Stage_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Execute_Stage_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/memory_stage_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/memory_stage_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Stage_tb " "Found entity 1: Memory_Stage_tb" {  } { { "testbenches/Memory_Stage_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Memory_Stage_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/writeback_stage_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/writeback_stage_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Writeback_Stage_tb " "Found entity 1: Writeback_Stage_tb" {  } { { "testbenches/Writeback_Stage_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Writeback_Stage_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/instruccion_r_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/instruccion_r_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruccion_R_tb " "Found entity 1: Instruccion_R_tb" {  } { { "testbenches/Instruccion_R_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Instruccion_R_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/instruccion_i_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/instruccion_i_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruccion_I_tb " "Found entity 1: Instruccion_I_tb" {  } { { "testbenches/Instruccion_I_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Instruccion_I_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/instruccion_j_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/instruccion_j_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruccion_J_tb " "Found entity 1: Instruccion_J_tb" {  } { { "testbenches/Instruccion_J_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Instruccion_J_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/hazard_data_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/hazard_data_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Data_tb " "Found entity 1: Hazard_Data_tb" {  } { { "testbenches/Hazard_Data_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Hazard_Data_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590087 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wre_execute Decode_Stage_tb.sv(129) " "Verilog HDL Implicit Net warning at Decode_Stage_tb.sv(129): created implicit net for \"wre_execute\"" {  } { { "testbenches/Decode_Stage_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Decode_Stage_tb.sv" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590087 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vector_wre_execute Decode_Stage_tb.sv(130) " "Verilog HDL Implicit Net warning at Decode_Stage_tb.sv(130): created implicit net for \"vector_wre_execute\"" {  } { { "testbenches/Decode_Stage_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Decode_Stage_tb.sv" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590087 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vector_srcA_execute Decode_Stage_tb.sv(139) " "Verilog HDL Implicit Net warning at Decode_Stage_tb.sv(139): created implicit net for \"vector_srcA_execute\"" {  } { { "testbenches/Decode_Stage_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Decode_Stage_tb.sv" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590087 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vector_srcB_execute Decode_Stage_tb.sv(140) " "Verilog HDL Implicit Net warning at Decode_Stage_tb.sv(140): created implicit net for \"vector_srcB_execute\"" {  } { { "testbenches/Decode_Stage_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Decode_Stage_tb.sv" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590087 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "writeback_data Execute_Stage_tb.sv(84) " "Verilog HDL Implicit Net warning at Execute_Stage_tb.sv(84): created implicit net for \"writeback_data\"" {  } { { "testbenches/Execute_Stage_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Execute_Stage_tb.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590088 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "writeback_vector Execute_Stage_tb.sv(107) " "Verilog HDL Implicit Net warning at Execute_Stage_tb.sv(107): created implicit net for \"writeback_vector\"" {  } { { "testbenches/Execute_Stage_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Execute_Stage_tb.sv" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590088 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_src_vector_A Execute_Stage_tb.sv(110) " "Verilog HDL Implicit Net warning at Execute_Stage_tb.sv(110): created implicit net for \"alu_src_vector_A\"" {  } { { "testbenches/Execute_Stage_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Execute_Stage_tb.sv" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590088 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_src_vector_B Execute_Stage_tb.sv(118) " "Verilog HDL Implicit Net warning at Execute_Stage_tb.sv(118): created implicit net for \"alu_src_vector_B\"" {  } { { "testbenches/Execute_Stage_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Execute_Stage_tb.sv" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590088 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_vector_result_execute Execute_Stage_tb.sv(126) " "Verilog HDL Implicit Net warning at Execute_Stage_tb.sv(126): created implicit net for \"alu_vector_result_execute\"" {  } { { "testbenches/Execute_Stage_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Execute_Stage_tb.sv" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590088 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rs1_writeback Execute_Stage_tb.sv(134) " "Verilog HDL Implicit Net warning at Execute_Stage_tb.sv(134): created implicit net for \"rs1_writeback\"" {  } { { "testbenches/Execute_Stage_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Execute_Stage_tb.sv" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590088 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rs2_writeback Execute_Stage_tb.sv(135) " "Verilog HDL Implicit Net warning at Execute_Stage_tb.sv(135): created implicit net for \"rs2_writeback\"" {  } { { "testbenches/Execute_Stage_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Execute_Stage_tb.sv" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590088 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_writeback Execute_Stage_tb.sv(137) " "Verilog HDL Implicit Net warning at Execute_Stage_tb.sv(137): created implicit net for \"rd_writeback\"" {  } { { "testbenches/Execute_Stage_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Execute_Stage_tb.sv" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590088 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wre_writeback Execute_Stage_tb.sv(141) " "Verilog HDL Implicit Net warning at Execute_Stage_tb.sv(141): created implicit net for \"wre_writeback\"" {  } { { "testbenches/Execute_Stage_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Execute_Stage_tb.sv" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590088 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vector_wre_writeback Execute_Stage_tb.sv(143) " "Verilog HDL Implicit Net warning at Execute_Stage_tb.sv(143): created implicit net for \"vector_wre_writeback\"" {  } { { "testbenches/Execute_Stage_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Execute_Stage_tb.sv" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590088 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vector_srcB_memory Execute_Stage_tb.sv(179) " "Verilog HDL Implicit Net warning at Execute_Stage_tb.sv(179): created implicit net for \"vector_srcB_memory\"" {  } { { "testbenches/Execute_Stage_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Execute_Stage_tb.sv" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590088 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_memory_enable_a_memory Memory_Stage_tb.sv(84) " "Verilog HDL Implicit Net warning at Memory_Stage_tb.sv(84): created implicit net for \"write_memory_enable_a_memory\"" {  } { { "testbenches/Memory_Stage_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Memory_Stage_tb.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590088 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_memory_enable_b_memory Memory_Stage_tb.sv(85) " "Verilog HDL Implicit Net warning at Memory_Stage_tb.sv(85): created implicit net for \"write_memory_enable_b_memory\"" {  } { { "testbenches/Memory_Stage_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Memory_Stage_tb.sv" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590088 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wre_writeback Memory_Stage_tb.sv(122) " "Verilog HDL Implicit Net warning at Memory_Stage_tb.sv(122): created implicit net for \"wre_writeback\"" {  } { { "testbenches/Memory_Stage_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Memory_Stage_tb.sv" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590088 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "writeback_data Memory_Stage_tb.sv(140) " "Verilog HDL Implicit Net warning at Memory_Stage_tb.sv(140): created implicit net for \"writeback_data\"" {  } { { "testbenches/Memory_Stage_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Memory_Stage_tb.sv" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590089 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk Instruccion_R_tb.sv(79) " "Verilog HDL Implicit Net warning at Instruccion_R_tb.sv(79): created implicit net for \"clk\"" {  } { { "testbenches/Instruccion_R_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Instruccion_R_tb.sv" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590089 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branch_address Instruccion_R_tb.sv(124) " "Verilog HDL Implicit Net warning at Instruccion_R_tb.sv(124): created implicit net for \"branch_address\"" {  } { { "testbenches/Instruccion_R_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Instruccion_R_tb.sv" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590089 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "select_pc_mux Instruccion_R_tb.sv(155) " "Verilog HDL Implicit Net warning at Instruccion_R_tb.sv(155): created implicit net for \"select_pc_mux\"" {  } { { "testbenches/Instruccion_R_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Instruccion_R_tb.sv" 155 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590089 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branch_address Instruccion_I_tb.sv(125) " "Verilog HDL Implicit Net warning at Instruccion_I_tb.sv(125): created implicit net for \"branch_address\"" {  } { { "testbenches/Instruccion_I_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Instruccion_I_tb.sv" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590089 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "select_pc_mux Instruccion_I_tb.sv(156) " "Verilog HDL Implicit Net warning at Instruccion_I_tb.sv(156): created implicit net for \"select_pc_mux\"" {  } { { "testbenches/Instruccion_I_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Instruccion_I_tb.sv" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590089 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk Instruccion_J_tb.sv(79) " "Verilog HDL Implicit Net warning at Instruccion_J_tb.sv(79): created implicit net for \"clk\"" {  } { { "testbenches/Instruccion_J_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Instruccion_J_tb.sv" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590089 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branch_address Instruccion_J_tb.sv(124) " "Verilog HDL Implicit Net warning at Instruccion_J_tb.sv(124): created implicit net for \"branch_address\"" {  } { { "testbenches/Instruccion_J_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Instruccion_J_tb.sv" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590089 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "select_pc_mux Instruccion_J_tb.sv(155) " "Verilog HDL Implicit Net warning at Instruccion_J_tb.sv(155): created implicit net for \"select_pc_mux\"" {  } { { "testbenches/Instruccion_J_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Instruccion_J_tb.sv" 155 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590089 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk Hazard_Data_tb.sv(79) " "Verilog HDL Implicit Net warning at Hazard_Data_tb.sv(79): created implicit net for \"clk\"" {  } { { "testbenches/Hazard_Data_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Hazard_Data_tb.sv" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590089 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branch_address Hazard_Data_tb.sv(124) " "Verilog HDL Implicit Net warning at Hazard_Data_tb.sv(124): created implicit net for \"branch_address\"" {  } { { "testbenches/Hazard_Data_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Hazard_Data_tb.sv" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590089 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "select_pc_mux Hazard_Data_tb.sv(155) " "Verilog HDL Implicit Net warning at Hazard_Data_tb.sv(155): created implicit net for \"select_pc_mux\"" {  } { { "testbenches/Hazard_Data_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/testbenches/Hazard_Data_tb.sv" 155 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590089 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727376590198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_16 adder_16:pc_add " "Elaborating entity \"adder_16\" for hierarchy \"adder_16:pc_add\"" {  } { { "top.sv" "pc_add" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2inputs_16bits mux_2inputs_16bits:mux_2inputs_PC " "Elaborating entity \"mux_2inputs_16bits\" for hierarchy \"mux_2inputs_16bits:mux_2inputs_PC\"" {  } { { "top.sv" "mux_2inputs_PC" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_register PC_register:pc_reg " "Elaborating entity \"PC_register\" for hierarchy \"PC_register:pc_reg\"" {  } { { "top.sv" "pc_reg" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:rom_memory " "Elaborating entity \"ROM\" for hierarchy \"ROM:rom_memory\"" {  } { { "top.sv" "rom_memory" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:rom_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:rom_memory\|altsyncram:altsyncram_component\"" {  } { { "memory/ROM.v" "altsyncram_component" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:rom_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:rom_memory\|altsyncram:altsyncram_component\"" {  } { { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:rom_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:rom_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ROM.mif " "Parameter \"init_file\" = \"./ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590287 ""}  } { { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727376590287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ef1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ef1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ef1 " "Found entity 1: altsyncram_0ef1" {  } { { "db/altsyncram_0ef1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ef1 ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated " "Elaborating entity \"altsyncram_0ef1\" for hierarchy \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_0ef1.tdf" "rden_decode" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|mux_7hb:mux2 " "Elaborating entity \"mux_7hb\" for hierarchy \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_0ef1:auto_generated\|mux_7hb:mux2\"" {  } { { "db/altsyncram_0ef1.tdf" "mux2" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_0ef1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchDecode_register FetchDecode_register:FetchDecode_register_instance " "Elaborating entity \"FetchDecode_register\" for hierarchy \"FetchDecode_register:FetchDecode_register_instance\"" {  } { { "top.sv" "FetchDecode_register_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection_unit hazard_detection_unit:u_hazard_detection " "Elaborating entity \"hazard_detection_unit\" for hierarchy \"hazard_detection_unit:u_hazard_detection\"" {  } { { "top.sv" "u_hazard_detection" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:control_unit_instance " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:control_unit_instance\"" {  } { { "top.sv" "control_unit_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2inputs_20bits mux_2inputs_20bits:mux_2inputs_nop " "Elaborating entity \"mux_2inputs_20bits\" for hierarchy \"mux_2inputs_20bits:mux_2inputs_nop\"" {  } { { "top.sv" "mux_2inputs_nop" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroExtend zeroExtend:zero_extend_instance " "Elaborating entity \"zeroExtend\" for hierarchy \"zeroExtend:zero_extend_instance\"" {  } { { "top.sv" "zero_extend_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "substractor_branch substractor_branch:branch_label_pc " "Elaborating entity \"substractor_branch\" for hierarchy \"substractor_branch:branch_label_pc\"" {  } { { "top.sv" "branch_label_pc" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regfile_scalar Regfile_scalar:regfile_instance " "Elaborating entity \"Regfile_scalar\" for hierarchy \"Regfile_scalar:regfile_instance\"" {  } { { "top.sv" "regfile_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regfile_vector Regfile_vector:vector_instance " "Elaborating entity \"Regfile_vector\" for hierarchy \"Regfile_vector:vector_instance\"" {  } { { "top.sv" "vector_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_branch comparator_branch:comparator_instance " "Elaborating entity \"comparator_branch\" for hierarchy \"comparator_branch:comparator_instance\"" {  } { { "top.sv" "comparator_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeExecute_register DecodeExecute_register:DecodeExecute_register_instance " "Elaborating entity \"DecodeExecute_register\" for hierarchy \"DecodeExecute_register:DecodeExecute_register_instance\"" {  } { { "top.sv" "DecodeExecute_register_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3inputs_16bits mux_3inputs_16bits:mux_alu_forward_A " "Elaborating entity \"mux_3inputs_16bits\" for hierarchy \"mux_3inputs_16bits:mux_alu_forward_A\"" {  } { { "top.sv" "mux_alu_forward_A" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_escalar " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_escalar\"" {  } { { "top.sv" "ALU_escalar" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3inputs_128bits mux_3inputs_128bits:mux_alu_forward_A_vector " "Elaborating entity \"mux_3inputs_128bits\" for hierarchy \"mux_3inputs_128bits:mux_alu_forward_A_vector\"" {  } { { "top.sv" "mux_alu_forward_A_vector" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_vectorial ALU_vectorial:ALU_vectorial_instance " "Elaborating entity \"ALU_vectorial\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\"" {  } { { "top.sv" "ALU_vectorial_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addRoundKey ALU_vectorial:ALU_vectorial_instance\|addRoundKey:add_round_key_inst_0 " "Elaborating entity \"addRoundKey\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|addRoundKey:add_round_key_inst_0\"" {  } { { "core/ALU_vectorial.sv" "add_round_key_inst_0" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/ALU_vectorial.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixColumns ALU_vectorial:ALU_vectorial_instance\|mixColumns:mixColumns_inst_0 " "Elaborating entity \"mixColumns\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|mixColumns:mixColumns_inst_0\"" {  } { { "core/ALU_vectorial.sv" "mixColumns_inst_0" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/ALU_vectorial.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590777 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MixMatrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MixMatrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1727376590778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRows ALU_vectorial:ALU_vectorial_instance\|shiftRows:shiftRows_instance " "Elaborating entity \"shiftRows\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|shiftRows:shiftRows_instance\"" {  } { { "core/ALU_vectorial.sv" "shiftRows_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/ALU_vectorial.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subBytes ALU_vectorial:ALU_vectorial_instance\|subBytes:subBytes_instance_0 " "Elaborating entity \"subBytes\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|subBytes:subBytes_instance_0\"" {  } { { "core/ALU_vectorial.sv" "subBytes_instance_0" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/ALU_vectorial.sv" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590787 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SBox.data_a 0 subBytes.sv(7) " "Net \"SBox.data_a\" at subBytes.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "core/subBytes.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/subBytes.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727376590787 "|top|ALU_vectorial:ALU_vectorial_instance|subBytes:subBytes_instance_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SBox.waddr_a 0 subBytes.sv(7) " "Net \"SBox.waddr_a\" at subBytes.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "core/subBytes.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/subBytes.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727376590787 "|top|ALU_vectorial:ALU_vectorial_instance|subBytes:subBytes_instance_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SBox.we_a 0 subBytes.sv(7) " "Net \"SBox.we_a\" at subBytes.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "core/subBytes.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/subBytes.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727376590788 "|top|ALU_vectorial:ALU_vectorial_instance|subBytes:subBytes_instance_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotWord ALU_vectorial:ALU_vectorial_instance\|rotWord:rot_word_instance " "Elaborating entity \"rotWord\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|rotWord:rot_word_instance\"" {  } { { "core/ALU_vectorial.sv" "rot_word_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/ALU_vectorial.sv" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcon ALU_vectorial:ALU_vectorial_instance\|Rcon:rcon_instance " "Elaborating entity \"Rcon\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|Rcon:rcon_instance\"" {  } { { "core/ALU_vectorial.sv" "rcon_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/ALU_vectorial.sv" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorColumns ALU_vectorial:ALU_vectorial_instance\|xorColumns:xor_instance_1 " "Elaborating entity \"xorColumns\" for hierarchy \"ALU_vectorial:ALU_vectorial_instance\|xorColumns:xor_instance_1\"" {  } { { "core/ALU_vectorial.sv" "xor_instance_1" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/core/ALU_vectorial.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:forwarding_unit_instance " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:forwarding_unit_instance\"" {  } { { "top.sv" "forwarding_unit_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExecuteMemory_register ExecuteMemory_register:ExecuteMemory_register_instance " "Elaborating entity \"ExecuteMemory_register\" for hierarchy \"ExecuteMemory_register:ExecuteMemory_register_instance\"" {  } { { "top.sv" "ExecuteMemory_register_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_instance " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_instance\"" {  } { { "top.sv" "RAM_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM_instance\|altsyncram:altsyncram_component\"" {  } { { "memory/RAM.v" "altsyncram_component" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM_instance\|altsyncram:altsyncram_component\"" {  } { { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./RAM.mif " "Parameter \"init_file\" = \"./RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376590824 ""}  } { { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727376590824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spq2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spq2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spq2 " "Found entity 1: altsyncram_spq2" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spq2 RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated " "Elaborating entity \"altsyncram_spq2\" for hierarchy \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376590972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376590972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_spq2.tdf" "decode2" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376590974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/mux_tfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376591027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376591027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|mux_tfb:mux4 " "Elaborating entity \"mux_tfb\" for hierarchy \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|mux_tfb:mux4\"" {  } { { "db/altsyncram_spq2.tdf" "mux4" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376591028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0jb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0jb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0jb " "Found entity 1: mux_0jb" {  } { { "db/mux_0jb.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/mux_0jb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376591105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376591105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0jb RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|mux_0jb:mux5 " "Elaborating entity \"mux_0jb\" for hierarchy \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|mux_0jb:mux5\"" {  } { { "db/altsyncram_spq2.tdf" "mux5" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376591105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryWriteback_register MemoryWriteback_register:MemoryWriteback_register_instance " "Elaborating entity \"MemoryWriteback_register\" for hierarchy \"MemoryWriteback_register:MemoryWriteback_register_instance\"" {  } { { "top.sv" "MemoryWriteback_register_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376591194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2inputs_128bits mux_2inputs_128bits:mux_vector_2inputs_writeback " "Elaborating entity \"mux_2inputs_128bits\" for hierarchy \"mux_2inputs_128bits:mux_vector_2inputs_writeback\"" {  } { { "top.sv" "mux_vector_2inputs_writeback" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376591199 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 395 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 437 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 605 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 731 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 857 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 899 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1025 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1067 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1109 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1361 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a32 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a33 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1445 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a34 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a35 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1529 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a36 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1571 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a37 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a38 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a39 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a40 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1739 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a41 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a42 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a43 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1865 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a44 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a45 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1949 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a46 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 1991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a47 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a48 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2075 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a49 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2117 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a50 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a51 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2201 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a52 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a53 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2285 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a54 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2327 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a55 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2369 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a56 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a57 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2453 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a58 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a59 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a60 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2579 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a61 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2621 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a62 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a63 " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 2705 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727376592952 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_spq2:auto_generated|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1727376592952 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1727376592952 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Regfile_vector:vector_instance\|rf_rtl_0 " "Inferred dual-clock RAM node \"Regfile_vector:vector_instance\|rf_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1727376593017 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Regfile_vector:vector_instance\|rf_rtl_1 " "Inferred dual-clock RAM node \"Regfile_vector:vector_instance\|rf_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1727376593018 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Regfile_scalar:regfile_instance\|rf_rtl_0 " "Inferred dual-clock RAM node \"Regfile_scalar:regfile_instance\|rf_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1727376593022 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Regfile_scalar:regfile_instance\|rf_rtl_1 " "Inferred dual-clock RAM node \"Regfile_scalar:regfile_instance\|rf_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1727376593022 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Regfile_vector:vector_instance\|rf_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Regfile_vector:vector_instance\|rf_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Regfile_vector:vector_instance\|rf_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"Regfile_vector:vector_instance\|rf_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Regfile_scalar:regfile_instance\|rf_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Regfile_scalar:regfile_instance\|rf_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Regfile_scalar:regfile_instance\|rf_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"Regfile_scalar:regfile_instance\|rf_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727376593373 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1727376593373 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1727376593373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Regfile_vector:vector_instance\|altsyncram:rf_rtl_0 " "Elaborated megafunction instantiation \"Regfile_vector:vector_instance\|altsyncram:rf_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376593399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Regfile_vector:vector_instance\|altsyncram:rf_rtl_0 " "Instantiated megafunction \"Regfile_vector:vector_instance\|altsyncram:rf_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376593399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376593399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376593399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376593399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376593399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376593399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376593399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376593399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376593399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376593399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376593399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376593399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376593399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376593399 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727376593399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g9j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g9j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g9j1 " "Found entity 1: altsyncram_g9j1" {  } { { "db/altsyncram_g9j1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_g9j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376593480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376593480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Regfile_scalar:regfile_instance\|altsyncram:rf_rtl_0 " "Elaborated megafunction instantiation \"Regfile_scalar:regfile_instance\|altsyncram:rf_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376593504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Regfile_scalar:regfile_instance\|altsyncram:rf_rtl_0 " "Instantiated megafunction \"Regfile_scalar:regfile_instance\|altsyncram:rf_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376593504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376593504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376593504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376593504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376593504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376593504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376593504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376593504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376593504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376593504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376593504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376593504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376593504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727376593504 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727376593504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a3j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a3j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a3j1 " "Found entity 1: altsyncram_a3j1" {  } { { "db/altsyncram_a3j1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_a3j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376593560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376593560 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1727376593795 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[8\] GND " "Pin \"read_data_1\[8\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|read_data_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[9\] GND " "Pin \"read_data_1\[9\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|read_data_1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[10\] GND " "Pin \"read_data_1\[10\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|read_data_1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[11\] GND " "Pin \"read_data_1\[11\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|read_data_1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[12\] GND " "Pin \"read_data_1\[12\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|read_data_1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[13\] GND " "Pin \"read_data_1\[13\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|read_data_1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[14\] GND " "Pin \"read_data_1\[14\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|read_data_1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[15\] GND " "Pin \"read_data_1\[15\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|read_data_1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[8\] GND " "Pin \"read_data_2\[8\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|read_data_2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[9\] GND " "Pin \"read_data_2\[9\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|read_data_2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[10\] GND " "Pin \"read_data_2\[10\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|read_data_2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[11\] GND " "Pin \"read_data_2\[11\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|read_data_2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[12\] GND " "Pin \"read_data_2\[12\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|read_data_2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[13\] GND " "Pin \"read_data_2\[13\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|read_data_2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[14\] GND " "Pin \"read_data_2\[14\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|read_data_2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[15\] GND " "Pin \"read_data_2\[15\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|read_data_2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_address\[8\] GND " "Pin \"memory_address\[8\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|memory_address[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_address\[9\] GND " "Pin \"memory_address\[9\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|memory_address[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_address\[10\] GND " "Pin \"memory_address\[10\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|memory_address[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_address\[11\] GND " "Pin \"memory_address\[11\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|memory_address[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_address\[12\] GND " "Pin \"memory_address\[12\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|memory_address[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_address\[13\] GND " "Pin \"memory_address\[13\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|memory_address[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_address\[14\] GND " "Pin \"memory_address\[14\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|memory_address[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_address\[15\] GND " "Pin \"memory_address\[15\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|memory_address[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeback_data_w\[8\] GND " "Pin \"writeback_data_w\[8\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|writeback_data_w[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeback_data_w\[9\] GND " "Pin \"writeback_data_w\[9\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|writeback_data_w[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeback_data_w\[10\] GND " "Pin \"writeback_data_w\[10\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|writeback_data_w[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeback_data_w\[11\] GND " "Pin \"writeback_data_w\[11\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|writeback_data_w[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeback_data_w\[12\] GND " "Pin \"writeback_data_w\[12\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|writeback_data_w[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeback_data_w\[13\] GND " "Pin \"writeback_data_w\[13\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|writeback_data_w[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeback_data_w\[14\] GND " "Pin \"writeback_data_w\[14\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|writeback_data_w[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeback_data_w\[15\] GND " "Pin \"writeback_data_w\[15\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727376594682 "|top|writeback_data_w[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1727376594682 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727376594867 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_spq2:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_spq2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/db/altsyncram_spq2.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024/CPU/top.sv" 411 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376597305 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727376597811 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376597811 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3427 " "Implemented 3427 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727376598188 ""} { "Info" "ICUT_CUT_TM_OPINS" "1208 " "Implemented 1208 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727376598188 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1776 " "Implemented 1776 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727376598188 ""} { "Info" "ICUT_CUT_TM_RAMS" "440 " "Implemented 440 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1727376598188 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1727376598188 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727376598188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4956 " "Peak virtual memory: 4956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727376598225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 26 12:49:58 2024 " "Processing ended: Thu Sep 26 12:49:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727376598225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727376598225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727376598225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376598225 ""}
