{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 27 19:44:06 2010 " "Info: Processing started: Mon Dec 27 19:44:06 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MemoryaddrBridge -c MemoryaddrBridge " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MemoryaddrBridge -c MemoryaddrBridge" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog1.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdivider " "Info: Found entity 1: clkdivider" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 MemoryaddrBridge " "Info: Found entity 2: MemoryaddrBridge" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "queue.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 Queue " "Info: Found entity 1: Queue" {  } { { "Queue.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Queue.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sounddriver.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sounddriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 ymzdriv " "Info: Found entity 1: ymzdriv" {  } { { "SoundDriver.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/SoundDriver.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "NewBufctrl.v(9) " "Warning (10268): Verilog HDL information at NewBufctrl.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "NewBufctrl.v(13) " "Warning (10261): Verilog HDL Event Control warning at NewBufctrl.v(13): Event Control contains a complex event expression" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 13 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "NewBufctrl.v(13) " "Warning (10268): Verilog HDL information at NewBufctrl.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newbufctrl.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file newbufctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimingManager " "Info: Found entity 1: TimingManager" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 InLayer " "Info: Found entity 2: InLayer" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 memoryaddressor " "Info: Found entity 3: memoryaddressor" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 84 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ugly.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ugly.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sendbridge " "Info: Found entity 1: Sendbridge" {  } { { "ugly.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/ugly.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MemoryaddrBridge " "Info: Elaborating entity \"MemoryaddrBridge\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimingManager TimingManager:timemanager " "Info: Elaborating entity \"TimingManager\" for hierarchy \"TimingManager:timemanager\"" {  } { { "Verilog1.v" "timemanager" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryaddressor memoryaddressor:menaddr " "Info: Elaborating entity \"memoryaddressor\" for hierarchy \"memoryaddressor:menaddr\"" {  } { { "Verilog1.v" "menaddr" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdivider clkdivider:clkdivider0 " "Info: Elaborating entity \"clkdivider\" for hierarchy \"clkdivider:clkdivider0\"" {  } { { "Verilog1.v" "clkdivider0" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TimingManager:timemanager\|foo\[7\] " "Info: Register \"TimingManager:timemanager\|foo\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Info: Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Info: Implemented 21 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Info: Implemented 58 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents and Settings/Ior/Desktop/quartusII/MemoryaddrBridge.map.smsg " "Info: Generated suppressed messages file D:/Documents and Settings/Ior/Desktop/quartusII/MemoryaddrBridge.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 27 19:44:07 2010 " "Info: Processing ended: Mon Dec 27 19:44:07 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 27 19:44:09 2010 " "Info: Processing started: Mon Dec 27 19:44:09 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MemoryaddrBridge -c MemoryaddrBridge " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MemoryaddrBridge -c MemoryaddrBridge" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "MemoryaddrBridge EPM570T100C5 " "Info: Selected device EPM570T100C5 for design \"MemoryaddrBridge\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Info: Device EPM240T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 25 " "Critical Warning: No exact pin location assignment(s) for 20 pins of 25 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WEb " "Info: Pin WEb not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { WEb } } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { WEb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents and Settings/Ior/Desktop/quartusII/" 0 { } { { 0 { 0 ""} 0 115 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BLEb " "Info: Pin BLEb not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { BLEb } } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { BLEb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents and Settings/Ior/Desktop/quartusII/" 0 { } { { 0 { 0 ""} 0 116 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BHEb " "Info: Pin BHEb not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { BHEb } } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { BHEb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents and Settings/Ior/Desktop/quartusII/" 0 { } { { 0 { 0 ""} 0 117 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_address\[0\] " "Info: Pin SRAM_address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { SRAM_address[0] } } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents and Settings/Ior/Desktop/quartusII/" 0 { } { { 0 { 0 ""} 0 94 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_address\[1\] " "Info: Pin SRAM_address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { SRAM_address[1] } } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents and Settings/Ior/Desktop/quartusII/" 0 { } { { 0 { 0 ""} 0 95 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_address\[2\] " "Info: Pin SRAM_address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { SRAM_address[2] } } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents and Settings/Ior/Desktop/quartusII/" 0 { } { { 0 { 0 ""} 0 96 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_address\[3\] " "Info: Pin SRAM_address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { SRAM_address[3] } } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents and Settings/Ior/Desktop/quartusII/" 0 { } { { 0 { 0 ""} 0 97 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_address\[4\] " "Info: Pin SRAM_address\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { SRAM_address[4] } } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents and Settings/Ior/Desktop/quartusII/" 0 { } { { 0 { 0 ""} 0 98 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_address\[5\] " "Info: Pin SRAM_address\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { SRAM_address[5] } } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents and Settings/Ior/Desktop/quartusII/" 0 { } { { 0 { 0 ""} 0 99 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_address\[6\] " "Info: Pin SRAM_address\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { SRAM_address[6] } } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents and Settings/Ior/Desktop/quartusII/" 0 { } { { 0 { 0 ""} 0 100 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_address\[7\] " "Info: Pin SRAM_address\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { SRAM_address[7] } } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents and Settings/Ior/Desktop/quartusII/" 0 { } { { 0 { 0 ""} 0 101 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_address\[8\] " "Info: Pin SRAM_address\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { SRAM_address[8] } } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_address[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents and Settings/Ior/Desktop/quartusII/" 0 { } { { 0 { 0 ""} 0 102 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_address\[9\] " "Info: Pin SRAM_address\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { SRAM_address[9] } } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_address[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents and Settings/Ior/Desktop/quartusII/" 0 { } { { 0 { 0 ""} 0 103 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_address\[10\] " "Info: Pin SRAM_address\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { SRAM_address[10] } } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_address[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents and Settings/Ior/Desktop/quartusII/" 0 { } { { 0 { 0 ""} 0 104 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_address\[11\] " "Info: Pin SRAM_address\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { SRAM_address[11] } } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_address[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents and Settings/Ior/Desktop/quartusII/" 0 { } { { 0 { 0 ""} 0 105 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_address\[12\] " "Info: Pin SRAM_address\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { SRAM_address[12] } } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_address[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents and Settings/Ior/Desktop/quartusII/" 0 { } { { 0 { 0 ""} 0 106 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_address\[13\] " "Info: Pin SRAM_address\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { SRAM_address[13] } } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_address[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents and Settings/Ior/Desktop/quartusII/" 0 { } { { 0 { 0 ""} 0 107 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_address\[14\] " "Info: Pin SRAM_address\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { SRAM_address[14] } } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_address[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents and Settings/Ior/Desktop/quartusII/" 0 { } { { 0 { 0 ""} 0 108 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_address\[15\] " "Info: Pin SRAM_address\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { SRAM_address[15] } } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_address[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents and Settings/Ior/Desktop/quartusII/" 0 { } { { 0 { 0 ""} 0 109 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sig_En " "Info: Pin Sig_En not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { Sig_En } } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sig_En } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents and Settings/Ior/Desktop/quartusII/" 0 { } { { 0 { 0 ""} 0 118 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "TimingManager:timemanager\|Sig_En Global clock " "Info: Automatically promoted some destinations of signal \"TimingManager:timemanager\|Sig_En\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Sig_En " "Info: Destination \"Sig_En\" may be non-global or may not use global clock" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BLEb " "Info: Destination \"BLEb\" may be non-global or may not use global clock" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BHEb " "Info: Destination \"BHEb\" may be non-global or may not use global clock" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "memoryaddressor:menaddr\|write_state " "Info: Destination \"memoryaddressor:menaddr\|write_state\" may be non-global or may not use global clock" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 85 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "memoryaddressor:menaddr\|WEb " "Info: Destination \"memoryaddressor:menaddr\|WEb\" may be non-global or may not use global clock" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 84 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 1 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "VSYNC Global clock " "Info: Automatically promoted signal \"VSYNC\" to use Global clock" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "VSYNC " "Info: Pin \"VSYNC\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { VSYNC } } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VSYNC" } } } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents and Settings/Ior/Desktop/quartusII/" 0 { } { { 0 { 0 ""} 0 113 4858 5830 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "TimingManager:timemanager\|always1 Global clock " "Info: Automatically promoted signal \"TimingManager:timemanager\|always1\" to use Global clock" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimingManager:timemanager|always1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents and Settings/Ior/Desktop/quartusII/" 0 { } { { 0 { 0 ""} 0 80 4858 5830 0}  }  } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "pclk Global clock " "Info: Automatically promoted some destinations of signal \"pclk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "memoryaddressor:menaddr\|WEb " "Info: Destination \"memoryaddressor:menaddr\|WEb\" may be non-global or may not use global clock" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 84 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "TimingManager:timemanager\|always1~0 " "Info: Destination \"TimingManager:timemanager\|always1~0\" may be non-global or may not use global clock" {  } {  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "pclk " "Info: Pin \"pclk\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { pclk } } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pclk" } } } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents and Settings/Ior/Desktop/quartusII/" 0 { } { { 0 { 0 ""} 0 111 4858 5830 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 3.3V 0 20 0 " "Info: Number of I/O pins in group: 20 (unused VREF, 3.3V VCCIO, 0 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 5 31 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 40 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.311 ns register pin " "Info: Estimated most critical path is register to pin delay of 5.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memoryaddressor:menaddr\|preAddress\[3\] 1 REG LAB_X7_Y6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X7_Y6; Fanout = 4; REG Node = 'memoryaddressor:menaddr\|preAddress\[3\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memoryaddressor:menaddr|preAddress[3] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.989 ns) + CELL(2.322 ns) 5.311 ns SRAM_address\[3\] 2 PIN PIN_20 0 " "Info: 2: + IC(2.989 ns) + CELL(2.322 ns) = 5.311 ns; Loc. = PIN_20; Fanout = 0; PIN Node = 'SRAM_address\[3\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.311 ns" { memoryaddressor:menaddr|preAddress[3] SRAM_address[3] } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 43.72 % ) " "Info: Total cell delay = 2.322 ns ( 43.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.989 ns ( 56.28 % ) " "Info: Total interconnect delay = 2.989 ns ( 56.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.311 ns" { memoryaddressor:menaddr|preAddress[3] SRAM_address[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y0 X13_Y8 " "Info: Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 27 19:44:10 2010 " "Info: Processing ended: Mon Dec 27 19:44:10 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 27 19:44:12 2010 " "Info: Processing started: Mon Dec 27 19:44:12 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MemoryaddrBridge -c MemoryaddrBridge " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off MemoryaddrBridge -c MemoryaddrBridge" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 27 19:44:12 2010 " "Info: Processing ended: Mon Dec 27 19:44:12 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 27 19:44:13 2010 " "Info: Processing started: Mon Dec 27 19:44:13 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MemoryaddrBridge -c MemoryaddrBridge " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MemoryaddrBridge -c MemoryaddrBridge" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "pclk " "Info: Assuming node \"pclk\" is an undefined clock" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "HREF " "Info: Assuming node \"HREF\" is an undefined clock" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HREF" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "VSYNC " "Info: Assuming node \"VSYNC\" is an undefined clock" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VSYNC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "TimingManager:timemanager\|res " "Info: Detected ripple clock \"TimingManager:timemanager\|res\" as buffer" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 4 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TimingManager:timemanager\|res" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TimingManager:timemanager\|always1 " "Info: Detected gated clock \"TimingManager:timemanager\|always1\" as buffer" {  } { { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TimingManager:timemanager\|always1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TimingManager:timemanager\|Sig_En " "Info: Detected ripple clock \"TimingManager:timemanager\|Sig_En\" as buffer" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 1 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TimingManager:timemanager\|Sig_En" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkdivider:clkdivider0\|t_count\[0\] " "Info: Detected ripple clock \"clkdivider:clkdivider0\|t_count\[0\]\" as buffer" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 7 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkdivider:clkdivider0\|t_count\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register clkdivider:clkdivider0\|t_count\[0\] clkdivider:clkdivider0\|t_count\[0\] 304.04 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 304.04 MHz between source register \"clkdivider:clkdivider0\|t_count\[0\]\" and destination register \"clkdivider:clkdivider0\|t_count\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.511 ns + Longest register register " "Info: + Longest register to register delay is 1.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkdivider:clkdivider0\|t_count\[0\] 1 REG LC_X10_Y5_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y5_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0\|t_count\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.591 ns) 1.511 ns clkdivider:clkdivider0\|t_count\[0\] 2 REG LC_X10_Y5_N2 2 " "Info: 2: + IC(0.920 ns) + CELL(0.591 ns) = 1.511 ns; Loc. = LC_X10_Y5_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0\|t_count\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { clkdivider:clkdivider0|t_count[0] clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 39.11 % ) " "Info: Total cell delay = 0.591 ns ( 39.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.920 ns ( 60.89 % ) " "Info: Total interconnect delay = 0.920 ns ( 60.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { clkdivider:clkdivider0|t_count[0] clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "1.511 ns" { clkdivider:clkdivider0|t_count[0] {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.920ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.014 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.933 ns) + CELL(0.918 ns) 5.014 ns clkdivider:clkdivider0\|t_count\[0\] 2 REG LC_X10_Y5_N2 2 " "Info: 2: + IC(2.933 ns) + CELL(0.918 ns) = 5.014 ns; Loc. = LC_X10_Y5_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0\|t_count\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.851 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 41.50 % ) " "Info: Total cell delay = 2.081 ns ( 41.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.933 ns ( 58.50 % ) " "Info: Total interconnect delay = 2.933 ns ( 58.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.014 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "5.014 ns" { clk {} clk~combout {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.000ns 2.933ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.014 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.933 ns) + CELL(0.918 ns) 5.014 ns clkdivider:clkdivider0\|t_count\[0\] 2 REG LC_X10_Y5_N2 2 " "Info: 2: + IC(2.933 ns) + CELL(0.918 ns) = 5.014 ns; Loc. = LC_X10_Y5_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0\|t_count\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.851 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 41.50 % ) " "Info: Total cell delay = 2.081 ns ( 41.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.933 ns ( 58.50 % ) " "Info: Total interconnect delay = 2.933 ns ( 58.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.014 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "5.014 ns" { clk {} clk~combout {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.000ns 2.933ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.014 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "5.014 ns" { clk {} clk~combout {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.000ns 2.933ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { clkdivider:clkdivider0|t_count[0] clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "1.511 ns" { clkdivider:clkdivider0|t_count[0] {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.920ns } { 0.000ns 0.591ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.014 ns" { clk clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "5.014 ns" { clk {} clk~combout {} clkdivider:clkdivider0|t_count[0] {} } { 0.000ns 0.000ns 2.933ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkdivider:clkdivider0|t_count[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { clkdivider:clkdivider0|t_count[0] {} } {  } {  } "" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 7 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "pclk register TimingManager:timemanager\|foo\[6\] register TimingManager:timemanager\|Sig_En 55.28 MHz 18.09 ns Internal " "Info: Clock \"pclk\" has Internal fmax of 55.28 MHz between source register \"TimingManager:timemanager\|foo\[6\]\" and destination register \"TimingManager:timemanager\|Sig_En\" (period= 18.09 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.013 ns + Longest register register " "Info: + Longest register to register delay is 2.013 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TimingManager:timemanager\|foo\[6\] 1 REG LC_X9_Y5_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y5_N9; Fanout = 3; REG Node = 'TimingManager:timemanager\|foo\[6\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TimingManager:timemanager|foo[6] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.200 ns) 1.117 ns TimingManager:timemanager\|always2~0 2 COMB LC_X9_Y5_N7 1 " "Info: 2: + IC(0.917 ns) + CELL(0.200 ns) = 1.117 ns; Loc. = LC_X9_Y5_N7; Fanout = 1; COMB Node = 'TimingManager:timemanager\|always2~0'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { TimingManager:timemanager|foo[6] TimingManager:timemanager|always2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 2.013 ns TimingManager:timemanager\|Sig_En 3 REG LC_X9_Y5_N8 21 " "Info: 3: + IC(0.305 ns) + CELL(0.591 ns) = 2.013 ns; Loc. = LC_X9_Y5_N8; Fanout = 21; REG Node = 'TimingManager:timemanager\|Sig_En'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { TimingManager:timemanager|always2~0 TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.791 ns ( 39.29 % ) " "Info: Total cell delay = 0.791 ns ( 39.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 60.71 % ) " "Info: Total interconnect delay = 1.222 ns ( 60.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { TimingManager:timemanager|foo[6] TimingManager:timemanager|always2~0 TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.013 ns" { TimingManager:timemanager|foo[6] {} TimingManager:timemanager|always2~0 {} TimingManager:timemanager|Sig_En {} } { 0.000ns 0.917ns 0.305ns } { 0.000ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.323 ns - Smallest " "Info: - Smallest clock skew is -6.323 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk destination 7.570 ns + Shortest register " "Info: + Shortest clock path from clock \"pclk\" to destination register is 7.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pclk 1 CLK PIN_8 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 6; CLK Node = 'pclk'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.520 ns) + CELL(0.918 ns) 7.570 ns TimingManager:timemanager\|Sig_En 2 REG LC_X9_Y5_N8 21 " "Info: 2: + IC(5.520 ns) + CELL(0.918 ns) = 7.570 ns; Loc. = LC_X9_Y5_N8; Fanout = 21; REG Node = 'TimingManager:timemanager\|Sig_En'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.438 ns" { pclk TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 27.08 % ) " "Info: Total cell delay = 2.050 ns ( 27.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.520 ns ( 72.92 % ) " "Info: Total interconnect delay = 5.520 ns ( 72.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.570 ns" { pclk TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "7.570 ns" { pclk {} pclk~combout {} TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 5.520ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk source 13.893 ns - Longest register " "Info: - Longest clock path from clock \"pclk\" to source register is 13.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pclk 1 CLK PIN_8 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 6; CLK Node = 'pclk'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.520 ns) + CELL(1.294 ns) 7.946 ns TimingManager:timemanager\|res 2 REG LC_X9_Y5_N7 1 " "Info: 2: + IC(5.520 ns) + CELL(1.294 ns) = 7.946 ns; Loc. = LC_X9_Y5_N7; Fanout = 1; REG Node = 'TimingManager:timemanager\|res'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.814 ns" { pclk TimingManager:timemanager|res } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.511 ns) 9.414 ns TimingManager:timemanager\|always1 3 COMB LC_X9_Y5_N0 7 " "Info: 3: + IC(0.957 ns) + CELL(0.511 ns) = 9.414 ns; Loc. = LC_X9_Y5_N0; Fanout = 7; COMB Node = 'TimingManager:timemanager\|always1'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { TimingManager:timemanager|res TimingManager:timemanager|always1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.561 ns) + CELL(0.918 ns) 13.893 ns TimingManager:timemanager\|foo\[6\] 4 REG LC_X9_Y5_N9 3 " "Info: 4: + IC(3.561 ns) + CELL(0.918 ns) = 13.893 ns; Loc. = LC_X9_Y5_N9; Fanout = 3; REG Node = 'TimingManager:timemanager\|foo\[6\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.479 ns" { TimingManager:timemanager|always1 TimingManager:timemanager|foo[6] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.855 ns ( 27.75 % ) " "Info: Total cell delay = 3.855 ns ( 27.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.038 ns ( 72.25 % ) " "Info: Total interconnect delay = 10.038 ns ( 72.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.893 ns" { pclk TimingManager:timemanager|res TimingManager:timemanager|always1 TimingManager:timemanager|foo[6] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "13.893 ns" { pclk {} pclk~combout {} TimingManager:timemanager|res {} TimingManager:timemanager|always1 {} TimingManager:timemanager|foo[6] {} } { 0.000ns 0.000ns 5.520ns 0.957ns 3.561ns } { 0.000ns 1.132ns 1.294ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.570 ns" { pclk TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "7.570 ns" { pclk {} pclk~combout {} TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 5.520ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.893 ns" { pclk TimingManager:timemanager|res TimingManager:timemanager|always1 TimingManager:timemanager|foo[6] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "13.893 ns" { pclk {} pclk~combout {} TimingManager:timemanager|res {} TimingManager:timemanager|always1 {} TimingManager:timemanager|foo[6] {} } { 0.000ns 0.000ns 5.520ns 0.957ns 3.561ns } { 0.000ns 1.132ns 1.294ns 0.511ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 1 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 15 -1 0 } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 1 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { TimingManager:timemanager|foo[6] TimingManager:timemanager|always2~0 TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.013 ns" { TimingManager:timemanager|foo[6] {} TimingManager:timemanager|always2~0 {} TimingManager:timemanager|Sig_En {} } { 0.000ns 0.917ns 0.305ns } { 0.000ns 0.200ns 0.591ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.570 ns" { pclk TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "7.570 ns" { pclk {} pclk~combout {} TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 5.520ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.893 ns" { pclk TimingManager:timemanager|res TimingManager:timemanager|always1 TimingManager:timemanager|foo[6] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "13.893 ns" { pclk {} pclk~combout {} TimingManager:timemanager|res {} TimingManager:timemanager|always1 {} TimingManager:timemanager|foo[6] {} } { 0.000ns 0.000ns 5.520ns 0.957ns 3.561ns } { 0.000ns 1.132ns 1.294ns 0.511ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "HREF " "Info: No valid register-to-register data paths exist for clock \"HREF\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "VSYNC " "Info: No valid register-to-register data paths exist for clock \"VSYNC\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "TimingManager:timemanager\|Sig_En HREF pclk -0.684 ns register " "Info: tsu for register \"TimingManager:timemanager\|Sig_En\" (data pin = \"HREF\", clock pin = \"pclk\") is -0.684 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.553 ns + Longest pin register " "Info: + Longest pin to register delay is 6.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns HREF 1 CLK PIN_4 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 11; CLK Node = 'HREF'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HREF } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.785 ns) + CELL(0.740 ns) 5.657 ns TimingManager:timemanager\|always2~0 2 COMB LC_X9_Y5_N7 1 " "Info: 2: + IC(3.785 ns) + CELL(0.740 ns) = 5.657 ns; Loc. = LC_X9_Y5_N7; Fanout = 1; COMB Node = 'TimingManager:timemanager\|always2~0'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.525 ns" { HREF TimingManager:timemanager|always2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 6.553 ns TimingManager:timemanager\|Sig_En 3 REG LC_X9_Y5_N8 21 " "Info: 3: + IC(0.305 ns) + CELL(0.591 ns) = 6.553 ns; Loc. = LC_X9_Y5_N8; Fanout = 21; REG Node = 'TimingManager:timemanager\|Sig_En'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { TimingManager:timemanager|always2~0 TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.463 ns ( 37.59 % ) " "Info: Total cell delay = 2.463 ns ( 37.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.090 ns ( 62.41 % ) " "Info: Total interconnect delay = 4.090 ns ( 62.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.553 ns" { HREF TimingManager:timemanager|always2~0 TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "6.553 ns" { HREF {} HREF~combout {} TimingManager:timemanager|always2~0 {} TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 3.785ns 0.305ns } { 0.000ns 1.132ns 0.740ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 1 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk destination 7.570 ns - Shortest register " "Info: - Shortest clock path from clock \"pclk\" to destination register is 7.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pclk 1 CLK PIN_8 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 6; CLK Node = 'pclk'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.520 ns) + CELL(0.918 ns) 7.570 ns TimingManager:timemanager\|Sig_En 2 REG LC_X9_Y5_N8 21 " "Info: 2: + IC(5.520 ns) + CELL(0.918 ns) = 7.570 ns; Loc. = LC_X9_Y5_N8; Fanout = 21; REG Node = 'TimingManager:timemanager\|Sig_En'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.438 ns" { pclk TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 27.08 % ) " "Info: Total cell delay = 2.050 ns ( 27.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.520 ns ( 72.92 % ) " "Info: Total interconnect delay = 5.520 ns ( 72.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.570 ns" { pclk TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "7.570 ns" { pclk {} pclk~combout {} TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 5.520ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.553 ns" { HREF TimingManager:timemanager|always2~0 TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "6.553 ns" { HREF {} HREF~combout {} TimingManager:timemanager|always2~0 {} TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 3.785ns 0.305ns } { 0.000ns 1.132ns 0.740ns 0.591ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.570 ns" { pclk TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "7.570 ns" { pclk {} pclk~combout {} TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 5.520ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "pclk SRAM_address\[3\] memoryaddressor:menaddr\|preAddress\[3\] 18.696 ns register " "Info: tco from clock \"pclk\" to destination pin \"SRAM_address\[3\]\" through register \"memoryaddressor:menaddr\|preAddress\[3\]\" is 18.696 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk source 12.692 ns + Longest register " "Info: + Longest clock path from clock \"pclk\" to source register is 12.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pclk 1 CLK PIN_8 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 6; CLK Node = 'pclk'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.520 ns) + CELL(1.294 ns) 7.946 ns TimingManager:timemanager\|Sig_En 2 REG LC_X9_Y5_N8 21 " "Info: 2: + IC(5.520 ns) + CELL(1.294 ns) = 7.946 ns; Loc. = LC_X9_Y5_N8; Fanout = 21; REG Node = 'TimingManager:timemanager\|Sig_En'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.814 ns" { pclk TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.828 ns) + CELL(0.918 ns) 12.692 ns memoryaddressor:menaddr\|preAddress\[3\] 3 REG LC_X7_Y6_N5 4 " "Info: 3: + IC(3.828 ns) + CELL(0.918 ns) = 12.692 ns; Loc. = LC_X7_Y6_N5; Fanout = 4; REG Node = 'memoryaddressor:menaddr\|preAddress\[3\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.746 ns" { TimingManager:timemanager|Sig_En memoryaddressor:menaddr|preAddress[3] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 26.35 % ) " "Info: Total cell delay = 3.344 ns ( 26.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.348 ns ( 73.65 % ) " "Info: Total interconnect delay = 9.348 ns ( 73.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.692 ns" { pclk TimingManager:timemanager|Sig_En memoryaddressor:menaddr|preAddress[3] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "12.692 ns" { pclk {} pclk~combout {} TimingManager:timemanager|Sig_En {} memoryaddressor:menaddr|preAddress[3] {} } { 0.000ns 0.000ns 5.520ns 3.828ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 108 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.628 ns + Longest register pin " "Info: + Longest register to pin delay is 5.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memoryaddressor:menaddr\|preAddress\[3\] 1 REG LC_X7_Y6_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y6_N5; Fanout = 4; REG Node = 'memoryaddressor:menaddr\|preAddress\[3\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { memoryaddressor:menaddr|preAddress[3] } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.306 ns) + CELL(2.322 ns) 5.628 ns SRAM_address\[3\] 2 PIN PIN_20 0 " "Info: 2: + IC(3.306 ns) + CELL(2.322 ns) = 5.628 ns; Loc. = PIN_20; Fanout = 0; PIN Node = 'SRAM_address\[3\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.628 ns" { memoryaddressor:menaddr|preAddress[3] SRAM_address[3] } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 41.26 % ) " "Info: Total cell delay = 2.322 ns ( 41.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.306 ns ( 58.74 % ) " "Info: Total interconnect delay = 3.306 ns ( 58.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.628 ns" { memoryaddressor:menaddr|preAddress[3] SRAM_address[3] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "5.628 ns" { memoryaddressor:menaddr|preAddress[3] {} SRAM_address[3] {} } { 0.000ns 3.306ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.692 ns" { pclk TimingManager:timemanager|Sig_En memoryaddressor:menaddr|preAddress[3] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "12.692 ns" { pclk {} pclk~combout {} TimingManager:timemanager|Sig_En {} memoryaddressor:menaddr|preAddress[3] {} } { 0.000ns 0.000ns 5.520ns 3.828ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.628 ns" { memoryaddressor:menaddr|preAddress[3] SRAM_address[3] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "5.628 ns" { memoryaddressor:menaddr|preAddress[3] {} SRAM_address[3] {} } { 0.000ns 3.306ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "pclk SRAM_address\[8\] 9.367 ns Longest " "Info: Longest tpd from source pin \"pclk\" to destination pin \"SRAM_address\[8\]\" is 9.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pclk 1 CLK PIN_8 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 6; CLK Node = 'pclk'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.033 ns) + CELL(0.914 ns) 4.079 ns memoryaddressor:menaddr\|WEb 2 COMB LC_X1_Y6_N2 17 " "Info: 2: + IC(2.033 ns) + CELL(0.914 ns) = 4.079 ns; Loc. = LC_X1_Y6_N2; Fanout = 17; COMB Node = 'memoryaddressor:menaddr\|WEb'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.947 ns" { pclk memoryaddressor:menaddr|WEb } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.684 ns) + CELL(1.604 ns) 9.367 ns SRAM_address\[8\] 3 PIN PIN_68 0 " "Info: 3: + IC(3.684 ns) + CELL(1.604 ns) = 9.367 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'SRAM_address\[8\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.288 ns" { memoryaddressor:menaddr|WEb SRAM_address[8] } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.650 ns ( 38.97 % ) " "Info: Total cell delay = 3.650 ns ( 38.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.717 ns ( 61.03 % ) " "Info: Total interconnect delay = 5.717 ns ( 61.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.367 ns" { pclk memoryaddressor:menaddr|WEb SRAM_address[8] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "9.367 ns" { pclk {} pclk~combout {} memoryaddressor:menaddr|WEb {} SRAM_address[8] {} } { 0.000ns 0.000ns 2.033ns 3.684ns } { 0.000ns 1.132ns 0.914ns 1.604ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "TimingManager:timemanager\|res HREF pclk 1.813 ns register " "Info: th for register \"TimingManager:timemanager\|res\" (data pin = \"HREF\", clock pin = \"pclk\") is 1.813 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk destination 7.570 ns + Longest register " "Info: + Longest clock path from clock \"pclk\" to destination register is 7.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pclk 1 CLK PIN_8 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 6; CLK Node = 'pclk'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.520 ns) + CELL(0.918 ns) 7.570 ns TimingManager:timemanager\|res 2 REG LC_X9_Y5_N7 1 " "Info: 2: + IC(5.520 ns) + CELL(0.918 ns) = 7.570 ns; Loc. = LC_X9_Y5_N7; Fanout = 1; REG Node = 'TimingManager:timemanager\|res'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.438 ns" { pclk TimingManager:timemanager|res } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 27.08 % ) " "Info: Total cell delay = 2.050 ns ( 27.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.520 ns ( 72.92 % ) " "Info: Total interconnect delay = 5.520 ns ( 72.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.570 ns" { pclk TimingManager:timemanager|res } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "7.570 ns" { pclk {} pclk~combout {} TimingManager:timemanager|res {} } { 0.000ns 0.000ns 5.520ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 4 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.978 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.978 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns HREF 1 CLK PIN_4 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 11; CLK Node = 'HREF'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HREF } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.785 ns) + CELL(1.061 ns) 5.978 ns TimingManager:timemanager\|res 2 REG LC_X9_Y5_N7 1 " "Info: 2: + IC(3.785 ns) + CELL(1.061 ns) = 5.978 ns; Loc. = LC_X9_Y5_N7; Fanout = 1; REG Node = 'TimingManager:timemanager\|res'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.846 ns" { HREF TimingManager:timemanager|res } "NODE_NAME" } } { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 36.68 % ) " "Info: Total cell delay = 2.193 ns ( 36.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.785 ns ( 63.32 % ) " "Info: Total interconnect delay = 3.785 ns ( 63.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.978 ns" { HREF TimingManager:timemanager|res } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "5.978 ns" { HREF {} HREF~combout {} TimingManager:timemanager|res {} } { 0.000ns 0.000ns 3.785ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.570 ns" { pclk TimingManager:timemanager|res } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "7.570 ns" { pclk {} pclk~combout {} TimingManager:timemanager|res {} } { 0.000ns 0.000ns 5.520ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.978 ns" { HREF TimingManager:timemanager|res } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "5.978 ns" { HREF {} HREF~combout {} TimingManager:timemanager|res {} } { 0.000ns 0.000ns 3.785ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 27 19:44:14 2010 " "Info: Processing ended: Mon Dec 27 19:44:14 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Info: Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
