
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'rflynn' on host 'olivb-20.cern.ch' (Linux_x86_64 version 5.14.0-427.22.1.el9_4.x86_64) on Mon Oct 07 10:33:40 CEST 2024
INFO: [HLS 200-10] On os "AlmaLinux release 9.3 (Shamrock Pampas Cat)"
INFO: [HLS 200-10] In directory '/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vivado'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project myproject_prj 
INFO: [HLS 200-10] Opening project '/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj'.
INFO: [HLS 200-1510] Running: set_top myproject 
INFO: [HLS 200-1510] Running: add_files firmware/myproject.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu13p-flga2577-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcvu13p-flga2577-2-e 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
***** C SIMULATION *****
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
make: 'csim.exe' is up to date.
Processing input 0
Predictions
0.00165843 -0.09124 -0.184831 0.0328617 0.286109 0.205084 -0.0319978 -0.167632 0.397281 0.199587 0.0160988 -0.10222 -0.218218 0.106952 0.26114 0.127916 0.0282379 -0.217851 0.355157 0.0813481 -0.0336216 0.00674106 -0.227679 0.0980582 0.257135 0.126373 0.0942794 -0.294365 0.387999 0.00967806 -0.00398936 -0.00552854 -0.126272 0.12376 0.189598 0.118542 0.0708986 -0.138931 0.305666 0.14561 0.000569231 -0.0404856 -0.19758 0.0746963 0.281628 0.191372 0.00497478 -0.192696 0.388115 0.168972 0.0246054 -0.181148 -0.234576 0.106132 0.233343 0.14358 0.0368304 -0.227844 0.30241 0.058297 -0.00650077 -0.1743 -0.210406 0.0993348 0.250838 0.146029 0.0186089 -0.186108 0.347766 0.110789 0.0112412 -0.167511 -0.214722 0.129768 0.213203 0.11163 0.0551752 -0.202122 0.29491 0.0588588 0.0389489 -0.250878 -0.271629 0.128917 0.228502 0.124786 0.0432805 -0.26252 0.270417 -0.0140139 -0.0163499 -0.120177 -0.28261 0.0964656 0.249957 0.152251 0.0893876 -0.338274 0.338577 -0.0470016 
Quantized predictions
-0.0527344 0.0898438 0.0849609 -0.0556641 -0.125977 0.0175781 0.15918 0.214844 -0.00292969 -0.0517578 -0.0136719 0.0146484 0.0478516 -0.103516 -0.229492 0.0390625 0.140625 0.140625 -0.0419922 -0.0117188 0.0117188 0.0439453 0.0634766 -0.0927734 -0.172852 0.0263672 0.146484 0.115234 -0.015625 -0.0537109 -0.09375 0.114258 0.116211 0.0117188 -0.0996094 -0.0351563 0.0927734 0.165039 -0.0625 -0.0126953 -0.0175781 0.00488281 0.0517578 -0.0878906 -0.186523 0.0410156 0.112305 0.102539 -0.0322266 -0.00585938 -0.0625 0.0644531 0.0898438 -0.0439453 -0.147461 0.0126953 0.123047 0.166016 -0.0341797 -0.015625 -0.0205078 0.0664063 0.0595703 -0.0595703 -0.166016 0.0439453 0.147461 0.158203 -0.0195313 -0.0419922 -0.000976563 0.0517578 0.0566406 -0.0878906 -0.197266 0.0126953 0.145508 0.129883 -0.0439453 -0.0458984 -0.183594 0.128906 0.139648 0.0488281 0.0175781 -0.0126953 0.078125 0.245117 0.0195313 -0.0195313 -0.0244141 0.0439453 0.0683594 -0.0820313 -0.195313 0.0390625 0.15625 0.167969 -0.0253906 -0.0302734 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 10
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.09 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.23 seconds; current allocated memory: 0.000 MB.
***** C SIMULATION COMPLETED IN 0h0m1s *****
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 282.988 MB.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.25 seconds; current allocated memory: 0.488 MB.
 
    while executing
"source build_prj.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $tclfile] "

INFO: [HLS 200-112] Total CPU user time: 6.01 seconds. Total CPU system time: 1.15 seconds. Total elapsed time: 8.46 seconds; peak allocated memory: 283.477 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Oct  7 10:33:47 2024...
