// Seed: 151503921
module module_0;
  assign module_2.id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd21
) (
    input uwire _id_0[id_0 : 1]
);
  logic id_2, id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wand id_0,
    input  tri1 id_1
);
  wire id_3;
  module_0 modCall_1 ();
  assign (pull1, strong0) id_3 = id_3;
endmodule
module module_3 #(
    parameter id_26 = 32'd58,
    parameter id_7  = 32'd99
) (
    id_1,
    id_2[id_7==id_26 : 1],
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13[-1 :-1],
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    _id_26
);
  input wire _id_26;
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  output logic [7:0] id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire _id_7;
  xnor primCall (
      id_10,
      id_11,
      id_12,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_2,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_4,
      id_6,
      id_9
  );
  module_0 modCall_1 ();
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  input wire id_1;
endmodule
