# MIPS Multi-Cycle CPU

- CPU structure
![](structure.jpg)
- CPU FSM example
![](exampleFSM.jpg)

This project is a modification of Xilinx-prj2. 
