// Seed: 2338756182
module module_0;
  wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    output logic id_4,
    input uwire id_5,
    output tri1 id_6,
    output tri1 id_7,
    output tri0 id_8,
    input tri0 id_9,
    output wand id_10,
    input wand id_11,
    input tri0 id_12,
    input wire id_13,
    input supply0 id_14,
    input logic id_15,
    output uwire id_16
);
  initial begin
    #1;
    id_4 <= id_15;
  end
  module_0();
endmodule
