

================================================================
== Vivado HLS Report for 'single_block_CTR_encrypt_aes_key_expansion'
================================================================
* Date:           Tue Feb 06 09:16:25 2024

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        AES_CTR
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.33|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |   12|   12|         3|          -|          -|     4|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|    40|    no    |
        | + Loop 2.1      |    3|    3|         1|          -|          -|     3|    no    |
        | + Loop 2.2      |    8|    8|         2|          -|          -|     4|    no    |
        | + Loop 2.3      |    ?|    ?|        10|          -|          -|     ?|    no    |
        |  ++ Loop 2.3.1  |    8|    8|         1|          -|          -|     8|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    377|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|      8|
|Memory           |        1|      -|      32|      3|
|Multiplexer      |        -|      -|       -|    216|
|Register         |        -|      -|     271|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|     303|    604|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+--------------------------------------------+---------+-------+---+----+
    |                    Instance                   |                   Module                   | BRAM_18K| DSP48E| FF| LUT|
    +-----------------------------------------------+--------------------------------------------+---------+-------+---+----+
    |single_block_CTR_encrypt_mux_4to1_sel2_8_1_U0  |single_block_CTR_encrypt_mux_4to1_sel2_8_1  |        0|      0|  0|   8|
    +-----------------------------------------------+--------------------------------------------+---------+-------+---+----+
    |Total                                          |                                            |        0|      0|  0|   8|
    +-----------------------------------------------+--------------------------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +---------+--------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |  Memory |                      Module                      | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |R_U      |single_block_CTR_encrypt_aes_key_expansion_R      |        0|  16|   1|     4|    8|     1|           32|
    |key_U    |single_block_CTR_encrypt_aes_key_expansion_key    |        0|  16|   2|    16|    8|     1|          128|
    |s_box_U  |single_block_CTR_encrypt_aes_key_expansion_s_box  |        1|   0|   0|   256|    8|     1|         2048|
    +---------+--------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total    |                                                  |        1|  32|   3|   276|   24|     3|         2208|
    +---------+--------------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |i_11_fu_559_p2               |     +    |      0|  0|   3|           3|           1|
    |i_12_fu_685_p2               |     +    |      0|  0|   2|           2|           1|
    |i_13_fu_777_p2               |     +    |      0|  0|   3|           3|           1|
    |i_14_fu_947_p2               |     +    |      0|  0|   4|           4|           1|
    |i_15_fu_1057_p2              |     +    |      0|  0|   6|           6|           1|
    |i_assign_1_fu_919_p2         |     +    |      0|  0|   8|           8|           2|
    |tmp_11_fu_638_p2             |     +    |      0|  0|   8|           3|           8|
    |tmp_13_fu_649_p2             |     +    |      0|  0|   8|           3|           8|
    |tmp_15_fu_659_p2             |     +    |      0|  0|   8|           2|           8|
    |tmp_20_fu_1037_p2            |     +    |      0|  0|   8|           8|           6|
    |tmp_24_fu_1047_p2            |     +    |      0|  0|   8|           8|           5|
    |tmp_29_fu_1075_p2            |     +    |      0|  0|   8|           8|           5|
    |tmp_34_fu_1085_p2            |     +    |      0|  0|   8|           8|           5|
    |tmp_9_fu_627_p2              |     +    |      0|  0|   8|           4|           8|
    |exitcond1_fu_553_p2          |   icmp   |      0|  0|   2|           3|           4|
    |exitcond_fu_613_p2           |   icmp   |      0|  0|   3|           6|           6|
    |exitcond_i1_fu_941_p2        |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_i2_fu_679_p2        |   icmp   |      0|  0|   1|           2|           2|
    |exitcond_i_fu_771_p2         |   icmp   |      0|  0|   2|           3|           4|
    |icmp1_fu_935_p2              |   icmp   |      0|  0|   3|           7|           1|
    |icmp_fu_836_p2               |   icmp   |      0|  0|   2|           3|           1|
    |sel_tmp2_fu_852_p2           |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp2_i_fu_704_p2         |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp8_fu_847_p2           |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_842_p2            |   icmp   |      0|  0|   2|           2|           3|
    |sel_tmp_i_fu_691_p2          |   icmp   |      0|  0|   1|           2|           1|
    |tmp_17_fu_673_p2             |   icmp   |      0|  0|   1|           2|           1|
    |tmp_18_fu_820_p2             |   icmp   |      0|  0|   2|           4|           1|
    |or_cond_fu_857_p2            |    or    |      0|  0|   1|           1|           1|
    |tmp_27_fu_1099_p2            |    or    |      0|  0|   8|           8|           1|
    |tmp_2_fu_582_p2              |    or    |      0|  0|   7|           4|           1|
    |tmp_32_fu_1121_p2            |    or    |      0|  0|   8|           8|           2|
    |tmp_37_fu_1131_p2            |    or    |      0|  0|   8|           8|           2|
    |tmp_4_fu_593_p2              |    or    |      0|  0|   7|           4|           2|
    |tmp_6_fu_603_p2              |    or    |      0|  0|   7|           4|           2|
    |write_flag_1_i_fu_718_p2     |    or    |      0|  0|   1|           1|           1|
    |a_assign_5_fu_991_p3         |  select  |      0|  0|   8|           1|           8|
    |newSel5_fu_879_p3            |  select  |      0|  0|   8|           1|           8|
    |newSel_fu_863_p3             |  select  |      0|  0|   8|           1|           8|
    |tmp_0_1_fu_764_p3            |  select  |      0|  0|   8|           1|           8|
    |tmp_18_i_fu_957_p3           |  select  |      0|  0|   8|           1|           8|
    |tmp_3_24_fu_871_p3           |  select  |      0|  0|   8|           1|           8|
    |tmp_3_4_fu_887_p3            |  select  |      0|  0|   8|           1|           8|
    |tmp_3_5_fu_895_p3            |  select  |      0|  0|   8|           1|           8|
    |tmp_3_7_fu_903_p3            |  select  |      0|  0|   8|           1|           8|
    |tmp_3_8_fu_911_p3            |  select  |      0|  0|   8|           1|           8|
    |w_3_read_assign_1_fu_710_p3  |  select  |      0|  0|   8|           1|           8|
    |w_3_read_assign_3_fu_724_p3  |  select  |      0|  0|   8|           1|           8|
    |w_3_read_assign_4_fu_732_p3  |  select  |      0|  0|   8|           1|           8|
    |w_3_read_assign_5_fu_740_p3  |  select  |      0|  0|   8|           1|           8|
    |w_3_read_assign_6_fu_748_p3  |  select  |      0|  0|   8|           1|           8|
    |w_3_read_assign_7_fu_756_p3  |  select  |      0|  0|   8|           1|           8|
    |w_3_read_assign_fu_697_p3    |  select  |      0|  0|   8|           1|           8|
    |a_assign_4_fu_985_p2         |    xor   |      0|  0|   8|           8|           5|
    |p_0_i_27_fu_965_p2           |    xor   |      0|  0|   8|           8|           8|
    |tmp_0_fu_1025_p2             |    xor   |      0|  0|   8|           8|           8|
    |tmp_1_3_fu_1013_p2           |    xor   |      0|  0|   8|           8|           8|
    |tmp_22_fu_1063_p2            |    xor   |      0|  0|   8|           8|           8|
    |tmp_26_fu_1069_p2            |    xor   |      0|  0|   8|           8|           8|
    |tmp_2_3_fu_1019_p2           |    xor   |      0|  0|   8|           8|           8|
    |tmp_31_fu_1109_p2            |    xor   |      0|  0|   8|           8|           8|
    |tmp_36_fu_1115_p2            |    xor   |      0|  0|   8|           8|           8|
    |tmp_3_9_fu_1031_p2           |    xor   |      0|  0|   8|           8|           8|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 377|         249|         317|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |R_address0               |   2|          4|    2|          8|
    |R_address1               |   2|          3|    2|          6|
    |R_d0                     |   8|          3|    8|         24|
    |a_2_read_assign_reg_407  |   8|          2|    8|         16|
    |a_3_read_assign_reg_397  |   8|          2|    8|         16|
    |a_assign_reg_450         |   8|          2|    8|         16|
    |ap_NS_fsm                |  15|         19|    1|         19|
    |i_1_reg_332              |   6|          2|    6|         12|
    |i_i1_reg_472             |   4|          2|    4|          8|
    |i_i2_reg_386             |   2|          2|    2|          4|
    |i_i_reg_439              |   3|          2|    3|          6|
    |i_reg_321                |   3|          2|    3|          6|
    |key_address0             |   4|          3|    4|         12|
    |key_address1             |   4|          3|    4|         12|
    |p_0_i_reg_507            |   8|          2|    8|         16|
    |p_0_in_i_reg_463         |   8|          2|    8|         16|
    |p_i_25_reg_496           |   2|          2|    2|          4|
    |p_i_reg_483              |   8|          2|    8|         16|
    |tmp_0_s_reg_526          |   8|          2|    8|         16|
    |tmp_1_1_reg_376          |   8|          2|    8|         16|
    |tmp_1_s_reg_517          |   8|          2|    8|         16|
    |tmp_2_1_reg_366          |   8|          2|    8|         16|
    |tmp_2_3_2_reg_544        |   8|          2|    8|         16|
    |tmp_3_3_reg_418          |   8|          2|    8|         16|
    |tmp_3_6_reg_429          |   8|          2|    8|         16|
    |tmp_3_s_reg_535          |   8|          2|    8|         16|
    |w_address0               |  16|          9|    8|         72|
    |w_address1               |  16|          9|    8|         72|
    |w_d0                     |   8|          4|    8|         32|
    |w_d1                     |   8|          4|    8|         32|
    |write_flag_i_reg_344     |   1|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 216|        103|  186|        555|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |a_2_read_assign_reg_407    |   8|   0|    8|          0|
    |a_3_read_assign_reg_397    |   8|   0|    8|          0|
    |a_assign_reg_450           |   8|   0|    8|          0|
    |ap_CS_fsm                  |  18|   0|   18|          0|
    |i_11_reg_1144              |   3|   0|    3|          0|
    |i_13_reg_1297              |   3|   0|    3|          0|
    |i_15_reg_1407              |   6|   0|    6|          0|
    |i_1_reg_332                |   6|   0|    6|          0|
    |i_assign_1_reg_1346        |   8|   0|    8|          0|
    |i_i1_reg_472               |   4|   0|    4|          0|
    |i_i2_reg_386               |   2|   0|    2|          0|
    |i_i_reg_439                |   3|   0|    3|          0|
    |i_reg_321                  |   3|   0|    3|          0|
    |icmp_reg_1322              |   1|   0|    1|          0|
    |p_0_i_reg_507              |   8|   0|    8|          0|
    |p_0_in_i_reg_463           |   8|   0|    8|          0|
    |p_i_25_reg_496             |   2|   0|    5|          3|
    |p_i_reg_483                |   8|   0|    8|          0|
    |tmp_0_s_reg_526            |   8|   0|    8|          0|
    |tmp_17_reg_1257            |   1|   0|    1|          0|
    |tmp_1_1_reg_376            |   8|   0|    8|          0|
    |tmp_1_20_reg_1229          |   8|   0|    8|          0|
    |tmp_1_3_reg_1377           |   8|   0|    8|          0|
    |tmp_1_reg_1155             |   2|   0|   64|         62|
    |tmp_1_s_reg_517            |   8|   0|    8|          0|
    |tmp_22_reg_1412            |   8|   0|    8|          0|
    |tmp_26_reg_1417            |   8|   0|    8|          0|
    |tmp_2_1_reg_366            |   8|   0|    8|          0|
    |tmp_2_3_2_reg_544          |   8|   0|    8|          0|
    |tmp_2_3_reg_1382           |   8|   0|    8|          0|
    |tmp_31_reg_1432            |   8|   0|    8|          0|
    |tmp_36_reg_1437            |   8|   0|    8|          0|
    |tmp_3_1_reg_1251           |   8|   0|    8|          0|
    |tmp_3_3_reg_418            |   8|   0|    8|          0|
    |tmp_3_6_reg_429            |   8|   0|    8|          0|
    |tmp_3_reg_1165             |   2|   0|   64|         62|
    |tmp_3_s_reg_535            |   8|   0|    8|          0|
    |tmp_41_reg_1302            |   2|   0|    2|          0|
    |tmp_48_reg_1222            |   8|   0|    8|          0|
    |tmp_5_reg_1175             |   2|   0|   64|         62|
    |tmp_7_reg_1185             |   2|   0|   64|         62|
    |tmp_8_reg_1198             |   6|   0|    8|          2|
    |tmp_s_reg_1149             |   2|   0|    4|          2|
    |w_3_read_assign_2_reg_355  |   8|   0|    8|          0|
    |write_flag_i_reg_344       |   1|   0|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 271|   0|  526|        255|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | single_block_CTR_encrypt_aes_key_expansion | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | single_block_CTR_encrypt_aes_key_expansion | return value |
|ap_start    |  in |    1| ap_ctrl_hs | single_block_CTR_encrypt_aes_key_expansion | return value |
|ap_done     | out |    1| ap_ctrl_hs | single_block_CTR_encrypt_aes_key_expansion | return value |
|ap_idle     | out |    1| ap_ctrl_hs | single_block_CTR_encrypt_aes_key_expansion | return value |
|ap_ready    | out |    1| ap_ctrl_hs | single_block_CTR_encrypt_aes_key_expansion | return value |
|w_address0  | out |    8|  ap_memory |                      w                     |     array    |
|w_ce0       | out |    1|  ap_memory |                      w                     |     array    |
|w_we0       | out |    1|  ap_memory |                      w                     |     array    |
|w_d0        | out |    8|  ap_memory |                      w                     |     array    |
|w_q0        |  in |    8|  ap_memory |                      w                     |     array    |
|w_address1  | out |    8|  ap_memory |                      w                     |     array    |
|w_ce1       | out |    1|  ap_memory |                      w                     |     array    |
|w_we1       | out |    1|  ap_memory |                      w                     |     array    |
|w_d1        | out |    8|  ap_memory |                      w                     |     array    |
|w_q1        |  in |    8|  ap_memory |                      w                     |     array    |
+------------+-----+-----+------------+--------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 18
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	5  / (exitcond1)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / (!exitcond)
6 --> 
	7  / true
7 --> 
	8  / (tmp_17)
	15  / (!tmp_17)
8 --> 
	8  / (!exitcond_i2)
	9  / (exitcond_i2)
9 --> 
	10  / (!exitcond_i)
	11  / (exitcond_i & !tmp_18)
	13  / (exitcond_i & tmp_18)
10 --> 
	9  / true
11 --> 
	12  / (!icmp & !icmp1)
	13  / (icmp) | (icmp1)
12 --> 
	11  / (exitcond_i1)
	12  / (!exitcond_i1)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	5  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_19 [1/1] 1.57ns
:0  br label %1


 <State 2>: 3.19ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i3 [ 0, %0 ], [ %i_11, %2 ]

ST_2: exitcond1 [1/1] 1.62ns
:1  %exitcond1 = icmp eq i3 %i, -4

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_2: i_11 [1/1] 0.80ns
:3  %i_11 = add i3 %i, 1

ST_2: stg_24 [1/1] 1.57ns
:4  br i1 %exitcond1, label %.preheader, label %2

ST_2: tmp_19 [1/1] 0.00ns
:0  %tmp_19 = trunc i3 %i to i2

ST_2: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_19, i2 0)

ST_2: tmp_1 [1/1] 0.00ns
:2  %tmp_1 = zext i4 %tmp_s to i64

ST_2: key_addr [1/1] 0.00ns
:3  %key_addr = getelementptr inbounds [16 x i8]* @key, i64 0, i64 %tmp_1

ST_2: key_load [2/2] 2.39ns
:4  %key_load = load i8* %key_addr, align 4

ST_2: tmp_2 [1/1] 0.00ns
:7  %tmp_2 = or i4 %tmp_s, 1

ST_2: tmp_3 [1/1] 0.00ns
:8  %tmp_3 = zext i4 %tmp_2 to i64

ST_2: key_addr_1 [1/1] 0.00ns
:9  %key_addr_1 = getelementptr inbounds [16 x i8]* @key, i64 0, i64 %tmp_3

ST_2: key_load_1 [2/2] 2.39ns
:10  %key_load_1 = load i8* %key_addr_1, align 1


 <State 3>: 5.10ns
ST_3: key_load [1/2] 2.39ns
:4  %key_load = load i8* %key_addr, align 4

ST_3: w_addr [1/1] 0.00ns
:5  %w_addr = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_1

ST_3: stg_36 [1/1] 2.71ns
:6  store i8 %key_load, i8* %w_addr, align 1

ST_3: key_load_1 [1/2] 2.39ns
:10  %key_load_1 = load i8* %key_addr_1, align 1

ST_3: w_addr_1 [1/1] 0.00ns
:11  %w_addr_1 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_3

ST_3: stg_39 [1/1] 2.71ns
:12  store i8 %key_load_1, i8* %w_addr_1, align 1

ST_3: tmp_4 [1/1] 0.00ns
:13  %tmp_4 = or i4 %tmp_s, 2

ST_3: tmp_5 [1/1] 0.00ns
:14  %tmp_5 = zext i4 %tmp_4 to i64

ST_3: key_addr_2 [1/1] 0.00ns
:15  %key_addr_2 = getelementptr inbounds [16 x i8]* @key, i64 0, i64 %tmp_5

ST_3: key_load_2 [2/2] 2.39ns
:16  %key_load_2 = load i8* %key_addr_2, align 2

ST_3: tmp_6 [1/1] 0.00ns
:19  %tmp_6 = or i4 %tmp_s, 3

ST_3: tmp_7 [1/1] 0.00ns
:20  %tmp_7 = zext i4 %tmp_6 to i64

ST_3: key_addr_3 [1/1] 0.00ns
:21  %key_addr_3 = getelementptr inbounds [16 x i8]* @key, i64 0, i64 %tmp_7

ST_3: key_load_3 [2/2] 2.39ns
:22  %key_load_3 = load i8* %key_addr_3, align 1


 <State 4>: 5.10ns
ST_4: key_load_2 [1/2] 2.39ns
:16  %key_load_2 = load i8* %key_addr_2, align 2

ST_4: w_addr_2 [1/1] 0.00ns
:17  %w_addr_2 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_5

ST_4: stg_50 [1/1] 2.71ns
:18  store i8 %key_load_2, i8* %w_addr_2, align 1

ST_4: key_load_3 [1/2] 2.39ns
:22  %key_load_3 = load i8* %key_addr_3, align 1

ST_4: w_addr_3 [1/1] 0.00ns
:23  %w_addr_3 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_7

ST_4: stg_53 [1/1] 2.71ns
:24  store i8 %key_load_3, i8* %w_addr_3, align 1

ST_4: stg_54 [1/1] 0.00ns
:25  br label %1


 <State 5>: 4.43ns
ST_5: i_1 [1/1] 0.00ns
.preheader:0  %i_1 = phi i6 [ %i_15, %._crit_edge ], [ 4, %1 ]

ST_5: exitcond [1/1] 1.94ns
.preheader:1  %exitcond = icmp eq i6 %i_1, -20

ST_5: empty_19 [1/1] 0.00ns
.preheader:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40)

ST_5: stg_58 [1/1] 0.00ns
.preheader:3  br i1 %exitcond, label %8, label %3

ST_5: tmp_8 [1/1] 0.00ns
:0  %tmp_8 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %i_1, i2 0)

ST_5: tmp_9 [1/1] 1.72ns
:1  %tmp_9 = add i8 -4, %tmp_8

ST_5: tmp_10 [1/1] 0.00ns
:2  %tmp_10 = zext i8 %tmp_9 to i64

ST_5: w_addr_4 [1/1] 0.00ns
:3  %w_addr_4 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_10

ST_5: tmp_48 [2/2] 2.71ns
:4  %tmp_48 = load i8* %w_addr_4, align 1

ST_5: tmp_11 [1/1] 1.72ns
:5  %tmp_11 = add i8 -3, %tmp_8

ST_5: tmp_12 [1/1] 0.00ns
:6  %tmp_12 = zext i8 %tmp_11 to i64

ST_5: w_addr_5 [1/1] 0.00ns
:7  %w_addr_5 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_12

ST_5: tmp_1_20 [2/2] 2.71ns
:8  %tmp_1_20 = load i8* %w_addr_5, align 1

ST_5: stg_68 [1/1] 0.00ns
:0  ret void


 <State 6>: 4.43ns
ST_6: tmp_48 [1/2] 2.71ns
:4  %tmp_48 = load i8* %w_addr_4, align 1

ST_6: tmp_1_20 [1/2] 2.71ns
:8  %tmp_1_20 = load i8* %w_addr_5, align 1

ST_6: tmp_13 [1/1] 1.72ns
:9  %tmp_13 = add i8 -2, %tmp_8

ST_6: tmp_14 [1/1] 0.00ns
:10  %tmp_14 = zext i8 %tmp_13 to i64

ST_6: w_addr_6 [1/1] 0.00ns
:11  %w_addr_6 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_14

ST_6: tmp_2_21 [2/2] 2.71ns
:12  %tmp_2_21 = load i8* %w_addr_6, align 1

ST_6: tmp_15 [1/1] 1.72ns
:13  %tmp_15 = add i8 -1, %tmp_8

ST_6: tmp_16 [1/1] 0.00ns
:14  %tmp_16 = zext i8 %tmp_15 to i64

ST_6: w_addr_7 [1/1] 0.00ns
:15  %w_addr_7 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_16

ST_6: tmp_3_1 [2/2] 2.71ns
:16  %tmp_3_1 = load i8* %w_addr_7, align 1


 <State 7>: 4.28ns
ST_7: tmp_2_21 [1/2] 2.71ns
:12  %tmp_2_21 = load i8* %w_addr_6, align 1

ST_7: tmp_3_1 [1/2] 2.71ns
:16  %tmp_3_1 = load i8* %w_addr_7, align 1

ST_7: tmp_40 [1/1] 0.00ns
:17  %tmp_40 = trunc i6 %i_1 to i2

ST_7: tmp_17 [1/1] 1.36ns
:18  %tmp_17 = icmp eq i2 %tmp_40, 0

ST_7: stg_83 [1/1] 1.57ns
:19  br i1 %tmp_17, label %.preheader50, label %._crit_edge


 <State 8>: 4.10ns
ST_8: write_flag_i [1/1] 0.00ns
.preheader50:0  %write_flag_i = phi i1 [ %write_flag_1_i, %_ifconv.i ], [ false, %3 ]

ST_8: w_3_read_assign_2 [1/1] 0.00ns
.preheader50:1  %w_3_read_assign_2 = phi i8 [ %w_3_read_assign_3, %_ifconv.i ], [ undef, %3 ]

ST_8: tmp_2_1 [1/1] 0.00ns
.preheader50:2  %tmp_2_1 = phi i8 [ %w_3_read_assign_5, %_ifconv.i ], [ %tmp_2_21, %3 ]

ST_8: tmp_1_1 [1/1] 0.00ns
.preheader50:3  %tmp_1_1 = phi i8 [ %w_3_read_assign_7, %_ifconv.i ], [ %tmp_1_20, %3 ]

ST_8: i_i2 [1/1] 0.00ns
.preheader50:4  %i_i2 = phi i2 [ %i_12, %_ifconv.i ], [ 0, %3 ]

ST_8: exitcond_i2 [1/1] 1.36ns
.preheader50:5  %exitcond_i2 = icmp eq i2 %i_i2, -1

ST_8: empty_22 [1/1] 0.00ns
.preheader50:6  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_8: i_12 [1/1] 0.80ns
.preheader50:7  %i_12 = add i2 %i_i2, 1

ST_8: stg_92 [1/1] 0.00ns
.preheader50:8  br i1 %exitcond_i2, label %rot_word.exit, label %_ifconv.i

ST_8: sel_tmp_i [1/1] 1.36ns
_ifconv.i:0  %sel_tmp_i = icmp eq i2 %i_i2, 1

ST_8: w_3_read_assign [1/1] 0.00ns (grouped into LUT with out node w_3_read_assign_1)
_ifconv.i:1  %w_3_read_assign = select i1 %sel_tmp_i, i8 %tmp_2_1, i8 %tmp_3_1

ST_8: sel_tmp2_i [1/1] 1.36ns
_ifconv.i:2  %sel_tmp2_i = icmp eq i2 %i_i2, 0

ST_8: w_3_read_assign_1 [1/1] 1.37ns (out node of the LUT)
_ifconv.i:3  %w_3_read_assign_1 = select i1 %sel_tmp2_i, i8 %tmp_1_1, i8 %w_3_read_assign

ST_8: write_flag_1_i [1/1] 1.37ns
_ifconv.i:4  %write_flag_1_i = or i1 %sel_tmp2_i, %write_flag_i

ST_8: w_3_read_assign_3 [1/1] 1.37ns
_ifconv.i:5  %w_3_read_assign_3 = select i1 %sel_tmp2_i, i8 %tmp_1_1, i8 %w_3_read_assign_2

ST_8: w_3_read_assign_4 [1/1] 0.00ns (grouped into LUT with out node w_3_read_assign_5)
_ifconv.i:6  %w_3_read_assign_4 = select i1 %sel_tmp_i, i8 %tmp_2_1, i8 %w_3_read_assign_1

ST_8: w_3_read_assign_5 [1/1] 1.37ns (out node of the LUT)
_ifconv.i:7  %w_3_read_assign_5 = select i1 %sel_tmp2_i, i8 %tmp_2_1, i8 %w_3_read_assign_4

ST_8: w_3_read_assign_6 [1/1] 0.00ns (grouped into LUT with out node w_3_read_assign_7)
_ifconv.i:8  %w_3_read_assign_6 = select i1 %sel_tmp_i, i8 %w_3_read_assign_1, i8 %tmp_1_1

ST_8: w_3_read_assign_7 [1/1] 1.37ns (out node of the LUT)
_ifconv.i:9  %w_3_read_assign_7 = select i1 %sel_tmp2_i, i8 %tmp_1_1, i8 %w_3_read_assign_6

ST_8: stg_103 [1/1] 0.00ns
_ifconv.i:10  br label %.preheader50

ST_8: tmp_0_1 [1/1] 1.37ns
rot_word.exit:0  %tmp_0_1 = select i1 %write_flag_i, i8 %w_3_read_assign_2, i8 %tmp_48

ST_8: stg_105 [1/1] 1.57ns
rot_word.exit:1  br label %4


 <State 9>: 3.96ns
ST_9: a_3_read_assign [1/1] 0.00ns
:0  %a_3_read_assign = phi i8 [ %tmp_48, %rot_word.exit ], [ %tmp_3_24, %_ifconv ]

ST_9: a_2_read_assign [1/1] 0.00ns
:1  %a_2_read_assign = phi i8 [ %tmp_2_1, %rot_word.exit ], [ %tmp_3_4, %_ifconv ]

ST_9: tmp_3_3 [1/1] 0.00ns
:2  %tmp_3_3 = phi i8 [ %tmp_1_1, %rot_word.exit ], [ %tmp_3_7, %_ifconv ]

ST_9: tmp_3_6 [1/1] 0.00ns
:3  %tmp_3_6 = phi i8 [ %tmp_0_1, %rot_word.exit ], [ %tmp_3_8, %_ifconv ]

ST_9: i_i [1/1] 0.00ns
:4  %i_i = phi i3 [ 0, %rot_word.exit ], [ %i_13, %_ifconv ]

ST_9: exitcond_i [1/1] 1.62ns
:5  %exitcond_i = icmp eq i3 %i_i, -4

ST_9: empty_23 [1/1] 0.00ns
:6  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_9: i_13 [1/1] 0.80ns
:7  %i_13 = add i3 %i_i, 1

ST_9: stg_114 [1/1] 0.00ns
:8  br i1 %exitcond_i, label %sub_word.exit, label %_ifconv

ST_9: tmp_41 [1/1] 0.00ns
_ifconv:0  %tmp_41 = trunc i3 %i_i to i2

ST_9: tmp [1/1] 1.57ns
_ifconv:1  %tmp = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %tmp_3_6, i8 %tmp_3_3, i8 %a_2_read_assign, i8 %a_3_read_assign, i2 %tmp_41)

ST_9: tmp_1_i [1/1] 0.00ns
_ifconv:2  %tmp_1_i = zext i8 %tmp to i64

ST_9: s_box_addr [1/1] 0.00ns
_ifconv:3  %s_box_addr = getelementptr inbounds [256 x i8]* @s_box, i64 0, i64 %tmp_1_i

ST_9: tmp_3_11 [2/2] 2.39ns
_ifconv:4  %tmp_3_11 = load i8* %s_box_addr, align 1

ST_9: i_assign [1/1] 0.00ns
sub_word.exit:0  %i_assign = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %i_1, i32 2, i32 5)

ST_9: i_assign_cast1 [1/1] 0.00ns
sub_word.exit:1  %i_assign_cast1 = zext i4 %i_assign to i8

ST_9: tmp_18 [1/1] 1.88ns
sub_word.exit:2  %tmp_18 = icmp eq i4 %i_assign, 1

ST_9: stg_123 [1/1] 0.00ns
sub_word.exit:3  br i1 %tmp_18, label %5, label %6

ST_9: tmp_42 [1/1] 0.00ns
:0  %tmp_42 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %i_1, i32 3, i32 5)

ST_9: icmp [1/1] 1.62ns
:1  %icmp = icmp eq i3 %tmp_42, 0

ST_9: stg_126 [1/1] 1.57ns
:2  br i1 %icmp, label %.loopexit.i, label %.preheader.i

ST_9: stg_127 [1/1] 2.39ns
:0  store i8 1, i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 0), align 1

ST_9: stg_128 [1/1] 0.00ns
:1  br label %Rcon.exit


 <State 10>: 4.10ns
ST_10: tmp_3_11 [1/2] 2.39ns
_ifconv:4  %tmp_3_11 = load i8* %s_box_addr, align 1

ST_10: sel_tmp [1/1] 1.36ns
_ifconv:5  %sel_tmp = icmp eq i2 %tmp_41, -2

ST_10: sel_tmp8 [1/1] 1.36ns
_ifconv:6  %sel_tmp8 = icmp eq i2 %tmp_41, 1

ST_10: sel_tmp2 [1/1] 1.36ns
_ifconv:7  %sel_tmp2 = icmp eq i2 %tmp_41, 0

ST_10: or_cond [1/1] 1.37ns
_ifconv:8  %or_cond = or i1 %sel_tmp2, %sel_tmp8

ST_10: newSel [1/1] 0.00ns (grouped into LUT with out node tmp_3_24)
_ifconv:9  %newSel = select i1 %sel_tmp, i8 %a_3_read_assign, i8 %tmp_3_11

ST_10: tmp_3_24 [1/1] 1.37ns (out node of the LUT)
_ifconv:10  %tmp_3_24 = select i1 %or_cond, i8 %a_3_read_assign, i8 %newSel

ST_10: newSel5 [1/1] 0.00ns (grouped into LUT with out node tmp_3_4)
_ifconv:11  %newSel5 = select i1 %sel_tmp, i8 %tmp_3_11, i8 %a_2_read_assign

ST_10: tmp_3_4 [1/1] 1.37ns (out node of the LUT)
_ifconv:12  %tmp_3_4 = select i1 %or_cond, i8 %a_2_read_assign, i8 %newSel5

ST_10: tmp_3_5 [1/1] 0.00ns (grouped into LUT with out node tmp_3_7)
_ifconv:13  %tmp_3_5 = select i1 %sel_tmp8, i8 %tmp_3_11, i8 %tmp_3_3

ST_10: tmp_3_7 [1/1] 1.37ns (out node of the LUT)
_ifconv:14  %tmp_3_7 = select i1 %sel_tmp2, i8 %tmp_3_3, i8 %tmp_3_5

ST_10: tmp_3_8 [1/1] 1.37ns
_ifconv:15  %tmp_3_8 = select i1 %sel_tmp2, i8 %tmp_3_11, i8 %tmp_3_6

ST_10: stg_141 [1/1] 0.00ns
_ifconv:16  br label %4


 <State 11>: 5.26ns
ST_11: a_assign [1/1] 0.00ns
.preheader.i:0  %a_assign = phi i8 [ 2, %6 ], [ %p_i, %.preheader72 ]

ST_11: p_0_in_i [1/1] 0.00ns
.preheader.i:1  %p_0_in_i = phi i8 [ %i_assign_cast1, %6 ], [ %i_assign_1, %.preheader72 ]

ST_11: i_assign_1 [1/1] 1.72ns
.preheader.i:2  %i_assign_1 = add i8 %p_0_in_i, -1

ST_11: tmp_43 [1/1] 0.00ns
.preheader.i:3  %tmp_43 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %i_assign_1, i32 1, i32 7)

ST_11: icmp1 [1/1] 1.97ns
.preheader.i:4  %icmp1 = icmp eq i7 %tmp_43, 0

ST_11: stg_147 [1/1] 1.57ns
.preheader.i:5  br i1 %icmp1, label %.loopexit.i.loopexit, label %.preheader72

ST_11: stg_148 [1/1] 2.39ns
.loopexit.i.loopexit:0  store i8 %a_assign, i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 0), align 1

ST_11: stg_149 [1/1] 0.00ns
.loopexit.i.loopexit:1  br label %.loopexit.i

ST_11: stg_150 [1/1] 0.00ns
.loopexit.i:0  br label %Rcon.exit


 <State 12>: 1.88ns
ST_12: i_i1 [1/1] 0.00ns
.preheader72:0  %i_i1 = phi i4 [ %i_14, %7 ], [ 0, %.preheader.i ]

ST_12: p_i [1/1] 0.00ns
.preheader72:1  %p_i = phi i8 [ %p_0_i_27, %7 ], [ 0, %.preheader.i ]

ST_12: p_i_25 [1/1] 0.00ns
.preheader72:2  %p_i_25 = phi i5 [ %b_assign, %7 ], [ 2, %.preheader.i ]

ST_12: p_0_i [1/1] 0.00ns
.preheader72:3  %p_0_i = phi i8 [ %a_assign_5, %7 ], [ %a_assign, %.preheader.i ]

ST_12: exitcond_i1 [1/1] 1.88ns
.preheader72:4  %exitcond_i1 = icmp eq i4 %i_i1, -8

ST_12: empty_26 [1/1] 0.00ns
.preheader72:5  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_12: i_14 [1/1] 0.80ns
.preheader72:6  %i_14 = add i4 %i_i1, 1

ST_12: stg_158 [1/1] 0.00ns
.preheader72:7  br i1 %exitcond_i1, label %.preheader.i, label %7

ST_12: tmp_44 [1/1] 0.00ns (grouped into LUT with out node p_0_i_27)
:0  %tmp_44 = trunc i5 %p_i_25 to i1

ST_12: tmp_18_i [1/1] 0.00ns (grouped into LUT with out node p_0_i_27)
:1  %tmp_18_i = select i1 %tmp_44, i8 %p_0_i, i8 0

ST_12: p_0_i_27 [1/1] 1.37ns (out node of the LUT)
:2  %p_0_i_27 = xor i8 %tmp_18_i, %p_i

ST_12: tmp_45 [1/1] 0.00ns
:3  %tmp_45 = shl i8 %p_0_i, 1

ST_12: tmp_46 [1/1] 0.00ns (grouped into LUT with out node a_assign_5)
:4  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_0_i, i32 7)

ST_12: a_assign_4 [1/1] 0.00ns (grouped into LUT with out node a_assign_5)
:5  %a_assign_4 = xor i8 %tmp_45, 27

ST_12: a_assign_5 [1/1] 1.37ns (out node of the LUT)
:6  %a_assign_5 = select i1 %tmp_46, i8 %a_assign_4, i8 %tmp_45

ST_12: tmp_47 [1/1] 0.00ns
:7  %tmp_47 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %p_i_25, i32 1, i32 4)

ST_12: b_assign [1/1] 0.00ns
:8  %b_assign = zext i4 %tmp_47 to i5

ST_12: stg_168 [1/1] 0.00ns
:9  br label %.preheader72


 <State 13>: 2.39ns
ST_13: R_load_1 [2/2] 2.39ns
Rcon.exit:2  %R_load_1 = load i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 1), align 1

ST_13: R_load_2 [2/2] 2.39ns
Rcon.exit:4  %R_load_2 = load i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 2), align 1


 <State 14>: 3.76ns
ST_14: R_load [2/2] 2.39ns
Rcon.exit:0  %R_load = load i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 0), align 1

ST_14: R_load_1 [1/2] 2.39ns
Rcon.exit:2  %R_load_1 = load i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 1), align 1

ST_14: tmp_1_3 [1/1] 1.37ns
Rcon.exit:3  %tmp_1_3 = xor i8 %R_load_1, %tmp_3_3

ST_14: R_load_2 [1/2] 2.39ns
Rcon.exit:4  %R_load_2 = load i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 2), align 1

ST_14: tmp_2_3 [1/1] 1.37ns
Rcon.exit:5  %tmp_2_3 = xor i8 %R_load_2, %a_2_read_assign

ST_14: R_load_3 [2/2] 2.39ns
Rcon.exit:6  %R_load_3 = load i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 3), align 1


 <State 15>: 5.33ns
ST_15: R_load [1/2] 2.39ns
Rcon.exit:0  %R_load = load i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 0), align 1

ST_15: tmp_0 [1/1] 1.37ns
Rcon.exit:1  %tmp_0 = xor i8 %R_load, %tmp_3_6

ST_15: R_load_3 [1/2] 2.39ns
Rcon.exit:6  %R_load_3 = load i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 3), align 1

ST_15: tmp_3_9 [1/1] 1.37ns
Rcon.exit:7  %tmp_3_9 = xor i8 %R_load_3, %a_3_read_assign

ST_15: stg_181 [1/1] 1.57ns
Rcon.exit:8  br label %._crit_edge

ST_15: tmp_20 [1/1] 1.72ns
._crit_edge:4  %tmp_20 = add i8 %tmp_8, -16

ST_15: tmp_21 [1/1] 0.00ns
._crit_edge:5  %tmp_21 = zext i8 %tmp_20 to i64

ST_15: w_addr_8 [1/1] 0.00ns
._crit_edge:6  %w_addr_8 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_21

ST_15: w_load [2/2] 2.71ns
._crit_edge:7  %w_load = load i8* %w_addr_8, align 1

ST_15: tmp_24 [1/1] 1.72ns
._crit_edge:12  %tmp_24 = add i8 %tmp_8, -15

ST_15: tmp_25 [1/1] 0.00ns
._crit_edge:13  %tmp_25 = zext i8 %tmp_24 to i64

ST_15: w_addr_10 [1/1] 0.00ns
._crit_edge:14  %w_addr_10 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_25

ST_15: w_load_1 [2/2] 2.71ns
._crit_edge:15  %w_load_1 = load i8* %w_addr_10, align 1

ST_15: i_15 [1/1] 1.72ns
._crit_edge:39  %i_15 = add i6 %i_1, 1


 <State 16>: 4.43ns
ST_16: tmp_1_s [1/1] 0.00ns (grouped into LUT with out node tmp_26)
._crit_edge:2  %tmp_1_s = phi i8 [ %tmp_1_3, %Rcon.exit ], [ %tmp_1_20, %3 ]

ST_16: tmp_0_s [1/1] 0.00ns (grouped into LUT with out node tmp_22)
._crit_edge:3  %tmp_0_s = phi i8 [ %tmp_0, %Rcon.exit ], [ %tmp_48, %3 ]

ST_16: w_load [1/2] 2.71ns
._crit_edge:7  %w_load = load i8* %w_addr_8, align 1

ST_16: tmp_22 [1/1] 1.37ns (out node of the LUT)
._crit_edge:8  %tmp_22 = xor i8 %w_load, %tmp_0_s

ST_16: w_load_1 [1/2] 2.71ns
._crit_edge:15  %w_load_1 = load i8* %w_addr_10, align 1

ST_16: tmp_26 [1/1] 1.37ns (out node of the LUT)
._crit_edge:16  %tmp_26 = xor i8 %w_load_1, %tmp_1_s

ST_16: tmp_29 [1/1] 1.72ns
._crit_edge:21  %tmp_29 = add i8 %tmp_8, -14

ST_16: tmp_30 [1/1] 0.00ns
._crit_edge:22  %tmp_30 = zext i8 %tmp_29 to i64

ST_16: w_addr_12 [1/1] 0.00ns
._crit_edge:23  %w_addr_12 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_30

ST_16: w_load_2 [2/2] 2.71ns
._crit_edge:24  %w_load_2 = load i8* %w_addr_12, align 1

ST_16: tmp_34 [1/1] 1.72ns
._crit_edge:30  %tmp_34 = add i8 %tmp_8, -13

ST_16: tmp_35 [1/1] 0.00ns
._crit_edge:31  %tmp_35 = zext i8 %tmp_34 to i64

ST_16: w_addr_14 [1/1] 0.00ns
._crit_edge:32  %w_addr_14 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_35

ST_16: w_load_3 [2/2] 2.71ns
._crit_edge:33  %w_load_3 = load i8* %w_addr_14, align 1


 <State 17>: 4.08ns
ST_17: tmp_3_s [1/1] 0.00ns (grouped into LUT with out node tmp_36)
._crit_edge:0  %tmp_3_s = phi i8 [ %tmp_3_9, %Rcon.exit ], [ %tmp_3_1, %3 ]

ST_17: tmp_2_3_2 [1/1] 0.00ns (grouped into LUT with out node tmp_31)
._crit_edge:1  %tmp_2_3_2 = phi i8 [ %tmp_2_3, %Rcon.exit ], [ %tmp_2_21, %3 ]

ST_17: tmp_23 [1/1] 0.00ns
._crit_edge:9  %tmp_23 = zext i8 %tmp_8 to i64

ST_17: w_addr_9 [1/1] 0.00ns
._crit_edge:10  %w_addr_9 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_23

ST_17: stg_209 [1/1] 2.71ns
._crit_edge:11  store i8 %tmp_22, i8* %w_addr_9, align 1

ST_17: tmp_27 [1/1] 0.00ns
._crit_edge:17  %tmp_27 = or i8 %tmp_8, 1

ST_17: tmp_28 [1/1] 0.00ns
._crit_edge:18  %tmp_28 = zext i8 %tmp_27 to i64

ST_17: w_addr_11 [1/1] 0.00ns
._crit_edge:19  %w_addr_11 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_28

ST_17: stg_213 [1/1] 2.71ns
._crit_edge:20  store i8 %tmp_26, i8* %w_addr_11, align 1

ST_17: w_load_2 [1/2] 2.71ns
._crit_edge:24  %w_load_2 = load i8* %w_addr_12, align 1

ST_17: tmp_31 [1/1] 1.37ns (out node of the LUT)
._crit_edge:25  %tmp_31 = xor i8 %w_load_2, %tmp_2_3_2

ST_17: w_load_3 [1/2] 2.71ns
._crit_edge:33  %w_load_3 = load i8* %w_addr_14, align 1

ST_17: tmp_36 [1/1] 1.37ns (out node of the LUT)
._crit_edge:34  %tmp_36 = xor i8 %w_load_3, %tmp_3_s


 <State 18>: 2.71ns
ST_18: tmp_32 [1/1] 0.00ns
._crit_edge:26  %tmp_32 = or i8 %tmp_8, 2

ST_18: tmp_33 [1/1] 0.00ns
._crit_edge:27  %tmp_33 = zext i8 %tmp_32 to i64

ST_18: w_addr_13 [1/1] 0.00ns
._crit_edge:28  %w_addr_13 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_33

ST_18: stg_221 [1/1] 2.71ns
._crit_edge:29  store i8 %tmp_31, i8* %w_addr_13, align 1

ST_18: tmp_37 [1/1] 0.00ns
._crit_edge:35  %tmp_37 = or i8 %tmp_8, 3

ST_18: tmp_38 [1/1] 0.00ns
._crit_edge:36  %tmp_38 = zext i8 %tmp_37 to i64

ST_18: w_addr_15 [1/1] 0.00ns
._crit_edge:37  %w_addr_15 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_38

ST_18: stg_225 [1/1] 2.71ns
._crit_edge:38  store i8 %tmp_36, i8* %w_addr_15, align 1

ST_18: stg_226 [1/1] 0.00ns
._crit_edge:40  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ key]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ s_box]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ R]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_19            (br               ) [ 0111100000000000000]
i                 (phi              ) [ 0010000000000000000]
exitcond1         (icmp             ) [ 0011100000000000000]
empty             (speclooptripcount) [ 0000000000000000000]
i_11              (add              ) [ 0111100000000000000]
stg_24            (br               ) [ 0011111111111111111]
tmp_19            (trunc            ) [ 0000000000000000000]
tmp_s             (bitconcatenate   ) [ 0001000000000000000]
tmp_1             (zext             ) [ 0001000000000000000]
key_addr          (getelementptr    ) [ 0001000000000000000]
tmp_2             (or               ) [ 0000000000000000000]
tmp_3             (zext             ) [ 0001000000000000000]
key_addr_1        (getelementptr    ) [ 0001000000000000000]
key_load          (load             ) [ 0000000000000000000]
w_addr            (getelementptr    ) [ 0000000000000000000]
stg_36            (store            ) [ 0000000000000000000]
key_load_1        (load             ) [ 0000000000000000000]
w_addr_1          (getelementptr    ) [ 0000000000000000000]
stg_39            (store            ) [ 0000000000000000000]
tmp_4             (or               ) [ 0000000000000000000]
tmp_5             (zext             ) [ 0000100000000000000]
key_addr_2        (getelementptr    ) [ 0000100000000000000]
tmp_6             (or               ) [ 0000000000000000000]
tmp_7             (zext             ) [ 0000100000000000000]
key_addr_3        (getelementptr    ) [ 0000100000000000000]
key_load_2        (load             ) [ 0000000000000000000]
w_addr_2          (getelementptr    ) [ 0000000000000000000]
stg_50            (store            ) [ 0000000000000000000]
key_load_3        (load             ) [ 0000000000000000000]
w_addr_3          (getelementptr    ) [ 0000000000000000000]
stg_53            (store            ) [ 0000000000000000000]
stg_54            (br               ) [ 0111100000000000000]
i_1               (phi              ) [ 0000011111111111000]
exitcond          (icmp             ) [ 0000011111111111111]
empty_19          (speclooptripcount) [ 0000000000000000000]
stg_58            (br               ) [ 0000000000000000000]
tmp_8             (bitconcatenate   ) [ 0000001111111111111]
tmp_9             (add              ) [ 0000000000000000000]
tmp_10            (zext             ) [ 0000000000000000000]
w_addr_4          (getelementptr    ) [ 0000001000000000000]
tmp_11            (add              ) [ 0000000000000000000]
tmp_12            (zext             ) [ 0000000000000000000]
w_addr_5          (getelementptr    ) [ 0000001000000000000]
stg_68            (ret              ) [ 0000000000000000000]
tmp_48            (load             ) [ 0000000111111111100]
tmp_1_20          (load             ) [ 0000000111111111100]
tmp_13            (add              ) [ 0000000000000000000]
tmp_14            (zext             ) [ 0000000000000000000]
w_addr_6          (getelementptr    ) [ 0000000100000000000]
tmp_15            (add              ) [ 0000000000000000000]
tmp_16            (zext             ) [ 0000000000000000000]
w_addr_7          (getelementptr    ) [ 0000000100000000000]
tmp_2_21          (load             ) [ 0000011111111111111]
tmp_3_1           (load             ) [ 0000011111111111111]
tmp_40            (trunc            ) [ 0000000000000000000]
tmp_17            (icmp             ) [ 0000011111111111111]
stg_83            (br               ) [ 0000011111111111111]
write_flag_i      (phi              ) [ 0000000010000000000]
w_3_read_assign_2 (phi              ) [ 0000000010000000000]
tmp_2_1           (phi              ) [ 0000000011100000000]
tmp_1_1           (phi              ) [ 0000000011100000000]
i_i2              (phi              ) [ 0000000010000000000]
exitcond_i2       (icmp             ) [ 0000011111111111111]
empty_22          (speclooptripcount) [ 0000000000000000000]
i_12              (add              ) [ 0000011111111111111]
stg_92            (br               ) [ 0000000000000000000]
sel_tmp_i         (icmp             ) [ 0000000000000000000]
w_3_read_assign   (select           ) [ 0000000000000000000]
sel_tmp2_i        (icmp             ) [ 0000000000000000000]
w_3_read_assign_1 (select           ) [ 0000000000000000000]
write_flag_1_i    (or               ) [ 0000011111111111111]
w_3_read_assign_3 (select           ) [ 0000011111111111111]
w_3_read_assign_4 (select           ) [ 0000000000000000000]
w_3_read_assign_5 (select           ) [ 0000011111111111111]
w_3_read_assign_6 (select           ) [ 0000000000000000000]
w_3_read_assign_7 (select           ) [ 0000011111111111111]
stg_103           (br               ) [ 0000011111111111111]
tmp_0_1           (select           ) [ 0000011111111111111]
stg_105           (br               ) [ 0000011111111111111]
a_3_read_assign   (phi              ) [ 0000011101111111111]
a_2_read_assign   (phi              ) [ 0000000001111110000]
tmp_3_3           (phi              ) [ 0000000001111110000]
tmp_3_6           (phi              ) [ 0000011101111111111]
i_i               (phi              ) [ 0000000001000000000]
exitcond_i        (icmp             ) [ 0000011111111111111]
empty_23          (speclooptripcount) [ 0000000000000000000]
i_13              (add              ) [ 0000011111111111111]
stg_114           (br               ) [ 0000000000000000000]
tmp_41            (trunc            ) [ 0000000000100000000]
tmp               (mux              ) [ 0000000000000000000]
tmp_1_i           (zext             ) [ 0000000000000000000]
s_box_addr        (getelementptr    ) [ 0000000000100000000]
i_assign          (partselect       ) [ 0000000000000000000]
i_assign_cast1    (zext             ) [ 0000011111111111111]
tmp_18            (icmp             ) [ 0000011111111111111]
stg_123           (br               ) [ 0000000000000000000]
tmp_42            (partselect       ) [ 0000000000000000000]
icmp              (icmp             ) [ 0000000000011000000]
stg_126           (br               ) [ 0000011111111111111]
stg_127           (store            ) [ 0000000000000000000]
stg_128           (br               ) [ 0000000000000000000]
tmp_3_11          (load             ) [ 0000000000000000000]
sel_tmp           (icmp             ) [ 0000000000000000000]
sel_tmp8          (icmp             ) [ 0000000000000000000]
sel_tmp2          (icmp             ) [ 0000000000000000000]
or_cond           (or               ) [ 0000000000000000000]
newSel            (select           ) [ 0000000000000000000]
tmp_3_24          (select           ) [ 0000011111111111111]
newSel5           (select           ) [ 0000000000000000000]
tmp_3_4           (select           ) [ 0000011111111111111]
tmp_3_5           (select           ) [ 0000000000000000000]
tmp_3_7           (select           ) [ 0000011111111111111]
tmp_3_8           (select           ) [ 0000011111111111111]
stg_141           (br               ) [ 0000011111111111111]
a_assign          (phi              ) [ 0000000000011000000]
p_0_in_i          (phi              ) [ 0000000000010000000]
i_assign_1        (add              ) [ 0000011111111111111]
tmp_43            (partselect       ) [ 0000000000000000000]
icmp1             (icmp             ) [ 0000011111111111111]
stg_147           (br               ) [ 0000011111111111111]
stg_148           (store            ) [ 0000000000000000000]
stg_149           (br               ) [ 0000000000000000000]
stg_150           (br               ) [ 0000000000000000000]
i_i1              (phi              ) [ 0000000000001000000]
p_i               (phi              ) [ 0000011111111111111]
p_i_25            (phi              ) [ 0000000000001000000]
p_0_i             (phi              ) [ 0000000000001000000]
exitcond_i1       (icmp             ) [ 0000011111111111111]
empty_26          (speclooptripcount) [ 0000000000000000000]
i_14              (add              ) [ 0000011111111111111]
stg_158           (br               ) [ 0000011111111111111]
tmp_44            (trunc            ) [ 0000000000000000000]
tmp_18_i          (select           ) [ 0000000000000000000]
p_0_i_27          (xor              ) [ 0000011111111111111]
tmp_45            (shl              ) [ 0000000000000000000]
tmp_46            (bitselect        ) [ 0000000000000000000]
a_assign_4        (xor              ) [ 0000000000000000000]
a_assign_5        (select           ) [ 0000011111111111111]
tmp_47            (partselect       ) [ 0000000000000000000]
b_assign          (zext             ) [ 0000011111111111111]
stg_168           (br               ) [ 0000011111111111111]
R_load_1          (load             ) [ 0000000000000000000]
tmp_1_3           (xor              ) [ 0000011100000001111]
R_load_2          (load             ) [ 0000000000000000000]
tmp_2_3           (xor              ) [ 0000011100000001111]
R_load            (load             ) [ 0000000000000000000]
tmp_0             (xor              ) [ 0000011111111111111]
R_load_3          (load             ) [ 0000000000000000000]
tmp_3_9           (xor              ) [ 0000011111111111111]
stg_181           (br               ) [ 0000011111111111111]
tmp_20            (add              ) [ 0000000000000000000]
tmp_21            (zext             ) [ 0000000000000000000]
w_addr_8          (getelementptr    ) [ 0000000000000000100]
tmp_24            (add              ) [ 0000000000000000000]
tmp_25            (zext             ) [ 0000000000000000000]
w_addr_10         (getelementptr    ) [ 0000000000000000100]
i_15              (add              ) [ 0010010000000000111]
tmp_1_s           (phi              ) [ 0000000000000000100]
tmp_0_s           (phi              ) [ 0000000000000000100]
w_load            (load             ) [ 0000000000000000000]
tmp_22            (xor              ) [ 0000000000000000010]
w_load_1          (load             ) [ 0000000000000000000]
tmp_26            (xor              ) [ 0000000000000000010]
tmp_29            (add              ) [ 0000000000000000000]
tmp_30            (zext             ) [ 0000000000000000000]
w_addr_12         (getelementptr    ) [ 0000000000000000010]
tmp_34            (add              ) [ 0000000000000000000]
tmp_35            (zext             ) [ 0000000000000000000]
w_addr_14         (getelementptr    ) [ 0000000000000000010]
tmp_3_s           (phi              ) [ 0000000000000000010]
tmp_2_3_2         (phi              ) [ 0000000000000000010]
tmp_23            (zext             ) [ 0000000000000000000]
w_addr_9          (getelementptr    ) [ 0000000000000000000]
stg_209           (store            ) [ 0000000000000000000]
tmp_27            (or               ) [ 0000000000000000000]
tmp_28            (zext             ) [ 0000000000000000000]
w_addr_11         (getelementptr    ) [ 0000000000000000000]
stg_213           (store            ) [ 0000000000000000000]
w_load_2          (load             ) [ 0000000000000000000]
tmp_31            (xor              ) [ 0000000000000000001]
w_load_3          (load             ) [ 0000000000000000000]
tmp_36            (xor              ) [ 0000000000000000001]
tmp_32            (or               ) [ 0000000000000000000]
tmp_33            (zext             ) [ 0000000000000000000]
w_addr_13         (getelementptr    ) [ 0000000000000000000]
stg_221           (store            ) [ 0000000000000000000]
tmp_37            (or               ) [ 0000000000000000000]
tmp_38            (zext             ) [ 0000000000000000000]
w_addr_15         (getelementptr    ) [ 0000000000000000000]
stg_225           (store            ) [ 0000000000000000000]
stg_226           (br               ) [ 0010011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="key">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_box">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_box"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="R">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="R"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="key_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="key_addr/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="139" dir="0" index="3" bw="4" slack="0"/>
<pin id="140" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="130" dir="1" index="2" bw="8" slack="0"/>
<pin id="141" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="key_load/2 key_load_1/2 key_load_2/3 key_load_3/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="key_addr_1_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="key_addr_1/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="w_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="4" slack="1"/>
<pin id="147" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="0" index="3" bw="8" slack="0"/>
<pin id="164" dir="0" index="4" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="8" slack="0"/>
<pin id="165" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_36/3 stg_39/3 stg_50/4 stg_53/4 tmp_48/5 tmp_1_20/5 tmp_2_21/6 tmp_3_1/6 w_load/15 w_load_1/15 w_load_2/16 w_load_3/16 stg_209/17 stg_213/17 stg_221/18 stg_225/18 "/>
</bind>
</comp>

<comp id="156" class="1004" name="w_addr_1_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="4" slack="1"/>
<pin id="160" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr_1/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="key_addr_2_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="key_addr_2/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="key_addr_3_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="key_addr_3/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="w_addr_2_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="4" slack="1"/>
<pin id="188" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr_2/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="w_addr_3_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="4" slack="1"/>
<pin id="196" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr_3/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="w_addr_4_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr_4/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="w_addr_5_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="8" slack="0"/>
<pin id="212" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr_5/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="w_addr_6_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="8" slack="0"/>
<pin id="220" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr_6/6 "/>
</bind>
</comp>

<comp id="224" class="1004" name="w_addr_7_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="8" slack="0"/>
<pin id="228" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr_7/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="s_box_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="8" slack="0"/>
<pin id="236" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_box_addr/9 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="242" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_3_11/9 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="0" index="3" bw="8" slack="0"/>
<pin id="252" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="247" dir="1" index="2" bw="8" slack="0"/>
<pin id="253" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_127/9 stg_148/11 R_load_1/13 R_load_2/13 R_load/14 R_load_3/14 "/>
</bind>
</comp>

<comp id="257" class="1004" name="w_addr_8_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="8" slack="0"/>
<pin id="261" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr_8/15 "/>
</bind>
</comp>

<comp id="265" class="1004" name="w_addr_10_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="8" slack="0"/>
<pin id="269" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr_10/15 "/>
</bind>
</comp>

<comp id="273" class="1004" name="w_addr_12_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="8" slack="0"/>
<pin id="277" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr_12/16 "/>
</bind>
</comp>

<comp id="281" class="1004" name="w_addr_14_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="8" slack="0"/>
<pin id="285" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr_14/16 "/>
</bind>
</comp>

<comp id="289" class="1004" name="w_addr_9_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="8" slack="0"/>
<pin id="293" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr_9/17 "/>
</bind>
</comp>

<comp id="297" class="1004" name="w_addr_11_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="8" slack="0"/>
<pin id="301" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr_11/17 "/>
</bind>
</comp>

<comp id="305" class="1004" name="w_addr_13_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="8" slack="0"/>
<pin id="309" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr_13/18 "/>
</bind>
</comp>

<comp id="313" class="1004" name="w_addr_15_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="8" slack="0"/>
<pin id="317" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr_15/18 "/>
</bind>
</comp>

<comp id="321" class="1005" name="i_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="3" slack="1"/>
<pin id="323" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="i_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="3" slack="0"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="332" class="1005" name="i_1_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="1"/>
<pin id="334" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="i_1_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="1"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="4" slack="1"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="344" class="1005" name="write_flag_i_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="write_flag_i (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="write_flag_i_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="1" slack="1"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag_i/8 "/>
</bind>
</comp>

<comp id="355" class="1005" name="w_3_read_assign_2_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="1"/>
<pin id="357" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_3_read_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="w_3_read_assign_2_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="1" slack="1"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_3_read_assign_2/8 "/>
</bind>
</comp>

<comp id="366" class="1005" name="tmp_2_1_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="1"/>
<pin id="368" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_1 (phireg) "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_2_1_phi_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="8" slack="1"/>
<pin id="373" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_2_1/8 "/>
</bind>
</comp>

<comp id="376" class="1005" name="tmp_1_1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="1"/>
<pin id="378" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1 (phireg) "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_1_1_phi_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="8" slack="2"/>
<pin id="383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_1_1/8 "/>
</bind>
</comp>

<comp id="386" class="1005" name="i_i2_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="2" slack="1"/>
<pin id="388" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_i2 (phireg) "/>
</bind>
</comp>

<comp id="390" class="1004" name="i_i2_phi_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="2" slack="0"/>
<pin id="392" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="2" bw="1" slack="1"/>
<pin id="394" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="395" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i2/8 "/>
</bind>
</comp>

<comp id="397" class="1005" name="a_3_read_assign_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="1"/>
<pin id="399" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_3_read_assign (phireg) "/>
</bind>
</comp>

<comp id="400" class="1004" name="a_3_read_assign_phi_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="3"/>
<pin id="402" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="8" slack="1"/>
<pin id="404" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_3_read_assign/9 "/>
</bind>
</comp>

<comp id="407" class="1005" name="a_2_read_assign_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="1"/>
<pin id="409" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_2_read_assign (phireg) "/>
</bind>
</comp>

<comp id="410" class="1004" name="a_2_read_assign_phi_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="1"/>
<pin id="412" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="8" slack="1"/>
<pin id="414" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_2_read_assign/9 "/>
</bind>
</comp>

<comp id="418" class="1005" name="tmp_3_3_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="1"/>
<pin id="420" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_3 (phireg) "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_3_3_phi_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="1"/>
<pin id="423" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="8" slack="1"/>
<pin id="425" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_3_3/9 "/>
</bind>
</comp>

<comp id="429" class="1005" name="tmp_3_6_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="1"/>
<pin id="431" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_6 (phireg) "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_3_6_phi_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="1"/>
<pin id="434" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="8" slack="1"/>
<pin id="436" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_3_6/9 "/>
</bind>
</comp>

<comp id="439" class="1005" name="i_i_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="1"/>
<pin id="441" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="443" class="1004" name="i_i_phi_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="1"/>
<pin id="445" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="3" slack="0"/>
<pin id="447" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/9 "/>
</bind>
</comp>

<comp id="450" class="1005" name="a_assign_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="1"/>
<pin id="452" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_assign (phireg) "/>
</bind>
</comp>

<comp id="454" class="1004" name="a_assign_phi_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="3" slack="1"/>
<pin id="456" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="2" bw="8" slack="1"/>
<pin id="458" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_assign/11 "/>
</bind>
</comp>

<comp id="463" class="1005" name="p_0_in_i_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="465" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_in_i (phireg) "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_0_in_i_phi_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="1"/>
<pin id="468" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="8" slack="0"/>
<pin id="470" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_in_i/11 "/>
</bind>
</comp>

<comp id="472" class="1005" name="i_i1_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="1"/>
<pin id="474" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_i1 (phireg) "/>
</bind>
</comp>

<comp id="476" class="1004" name="i_i1_phi_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="479" dir="0" index="2" bw="1" slack="1"/>
<pin id="480" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="481" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i1/12 "/>
</bind>
</comp>

<comp id="483" class="1005" name="p_i_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="1"/>
<pin id="485" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_i (phireg) "/>
</bind>
</comp>

<comp id="488" class="1004" name="p_i_phi_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="491" dir="0" index="2" bw="1" slack="1"/>
<pin id="492" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="493" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_i/12 "/>
</bind>
</comp>

<comp id="496" class="1005" name="p_i_25_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="5" slack="1"/>
<pin id="498" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_i_25 (phireg) "/>
</bind>
</comp>

<comp id="500" class="1004" name="p_i_25_phi_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="0"/>
<pin id="502" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="503" dir="0" index="2" bw="3" slack="1"/>
<pin id="504" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="505" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_i_25/12 "/>
</bind>
</comp>

<comp id="507" class="1005" name="p_0_i_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="509" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_i (phireg) "/>
</bind>
</comp>

<comp id="510" class="1004" name="p_0_i_phi_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="513" dir="0" index="2" bw="8" slack="1"/>
<pin id="514" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="515" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_i/12 "/>
</bind>
</comp>

<comp id="517" class="1005" name="tmp_1_s_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="519" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1_s (phireg) "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_1_s_phi_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="2"/>
<pin id="522" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="8" slack="8"/>
<pin id="524" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="525" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_1_s/16 "/>
</bind>
</comp>

<comp id="526" class="1005" name="tmp_0_s_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="528" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_0_s (phireg) "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_0_s_phi_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="1"/>
<pin id="531" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="532" dir="0" index="2" bw="8" slack="8"/>
<pin id="533" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="534" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_0_s/16 "/>
</bind>
</comp>

<comp id="535" class="1005" name="tmp_3_s_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="537" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3_s (phireg) "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_3_s_phi_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="2"/>
<pin id="540" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="541" dir="0" index="2" bw="8" slack="8"/>
<pin id="542" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="543" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_3_s/17 "/>
</bind>
</comp>

<comp id="544" class="1005" name="tmp_2_3_2_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="546" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2_3_2 (phireg) "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_2_3_2_phi_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="3"/>
<pin id="549" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="550" dir="0" index="2" bw="8" slack="8"/>
<pin id="551" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="552" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_2_3_2/17 "/>
</bind>
</comp>

<comp id="553" class="1004" name="exitcond1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="3" slack="0"/>
<pin id="555" dir="0" index="1" bw="3" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="i_11_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="3" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_11/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_19_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="0"/>
<pin id="567" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_s_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="0"/>
<pin id="571" dir="0" index="1" bw="2" slack="0"/>
<pin id="572" dir="0" index="2" bw="1" slack="0"/>
<pin id="573" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="4" slack="0"/>
<pin id="579" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="4" slack="0"/>
<pin id="584" dir="0" index="1" bw="4" slack="0"/>
<pin id="585" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_3_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="4" slack="0"/>
<pin id="590" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_4_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="1"/>
<pin id="595" dir="0" index="1" bw="4" slack="0"/>
<pin id="596" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_5_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="4" slack="0"/>
<pin id="600" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_6_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="4" slack="1"/>
<pin id="605" dir="0" index="1" bw="4" slack="0"/>
<pin id="606" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_7_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="4" slack="0"/>
<pin id="610" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="exitcond_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="6" slack="0"/>
<pin id="615" dir="0" index="1" bw="6" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_8_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="0"/>
<pin id="621" dir="0" index="1" bw="6" slack="0"/>
<pin id="622" dir="0" index="2" bw="1" slack="0"/>
<pin id="623" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_9_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="3" slack="0"/>
<pin id="629" dir="0" index="1" bw="8" slack="0"/>
<pin id="630" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_10_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_11_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="3" slack="0"/>
<pin id="640" dir="0" index="1" bw="8" slack="0"/>
<pin id="641" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_12_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="0"/>
<pin id="646" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_13_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="2" slack="0"/>
<pin id="651" dir="0" index="1" bw="8" slack="1"/>
<pin id="652" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_14_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="0"/>
<pin id="656" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_15_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="8" slack="1"/>
<pin id="662" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/6 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_16_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="0"/>
<pin id="666" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/6 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_40_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="6" slack="2"/>
<pin id="671" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_40/7 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_17_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="2" slack="0"/>
<pin id="675" dir="0" index="1" bw="2" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="679" class="1004" name="exitcond_i2_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="2" slack="0"/>
<pin id="681" dir="0" index="1" bw="2" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i2/8 "/>
</bind>
</comp>

<comp id="685" class="1004" name="i_12_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="2" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/8 "/>
</bind>
</comp>

<comp id="691" class="1004" name="sel_tmp_i_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="2" slack="0"/>
<pin id="693" dir="0" index="1" bw="2" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp_i/8 "/>
</bind>
</comp>

<comp id="697" class="1004" name="w_3_read_assign_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="8" slack="0"/>
<pin id="700" dir="0" index="2" bw="8" slack="1"/>
<pin id="701" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_3_read_assign/8 "/>
</bind>
</comp>

<comp id="704" class="1004" name="sel_tmp2_i_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="2" slack="0"/>
<pin id="706" dir="0" index="1" bw="2" slack="0"/>
<pin id="707" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2_i/8 "/>
</bind>
</comp>

<comp id="710" class="1004" name="w_3_read_assign_1_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="8" slack="0"/>
<pin id="713" dir="0" index="2" bw="8" slack="0"/>
<pin id="714" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_3_read_assign_1/8 "/>
</bind>
</comp>

<comp id="718" class="1004" name="write_flag_1_i_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="write_flag_1_i/8 "/>
</bind>
</comp>

<comp id="724" class="1004" name="w_3_read_assign_3_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="8" slack="0"/>
<pin id="727" dir="0" index="2" bw="8" slack="0"/>
<pin id="728" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_3_read_assign_3/8 "/>
</bind>
</comp>

<comp id="732" class="1004" name="w_3_read_assign_4_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="8" slack="0"/>
<pin id="735" dir="0" index="2" bw="8" slack="0"/>
<pin id="736" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_3_read_assign_4/8 "/>
</bind>
</comp>

<comp id="740" class="1004" name="w_3_read_assign_5_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="8" slack="0"/>
<pin id="743" dir="0" index="2" bw="8" slack="0"/>
<pin id="744" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_3_read_assign_5/8 "/>
</bind>
</comp>

<comp id="748" class="1004" name="w_3_read_assign_6_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="8" slack="0"/>
<pin id="751" dir="0" index="2" bw="8" slack="0"/>
<pin id="752" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_3_read_assign_6/8 "/>
</bind>
</comp>

<comp id="756" class="1004" name="w_3_read_assign_7_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="8" slack="0"/>
<pin id="759" dir="0" index="2" bw="8" slack="0"/>
<pin id="760" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_3_read_assign_7/8 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_0_1_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="8" slack="0"/>
<pin id="767" dir="0" index="2" bw="8" slack="2"/>
<pin id="768" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_0_1/8 "/>
</bind>
</comp>

<comp id="771" class="1004" name="exitcond_i_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="3" slack="0"/>
<pin id="773" dir="0" index="1" bw="3" slack="0"/>
<pin id="774" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/9 "/>
</bind>
</comp>

<comp id="777" class="1004" name="i_13_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="3" slack="0"/>
<pin id="779" dir="0" index="1" bw="1" slack="0"/>
<pin id="780" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_13/9 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_41_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="3" slack="0"/>
<pin id="785" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_41/9 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="8" slack="0"/>
<pin id="789" dir="0" index="1" bw="8" slack="0"/>
<pin id="790" dir="0" index="2" bw="8" slack="0"/>
<pin id="791" dir="0" index="3" bw="8" slack="0"/>
<pin id="792" dir="0" index="4" bw="8" slack="0"/>
<pin id="793" dir="0" index="5" bw="2" slack="0"/>
<pin id="794" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_1_i_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="8" slack="0"/>
<pin id="803" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i/9 "/>
</bind>
</comp>

<comp id="806" class="1004" name="i_assign_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="4" slack="0"/>
<pin id="808" dir="0" index="1" bw="6" slack="4"/>
<pin id="809" dir="0" index="2" bw="3" slack="0"/>
<pin id="810" dir="0" index="3" bw="4" slack="0"/>
<pin id="811" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="i_assign/9 "/>
</bind>
</comp>

<comp id="816" class="1004" name="i_assign_cast1_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="4" slack="0"/>
<pin id="818" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_assign_cast1/9 "/>
</bind>
</comp>

<comp id="820" class="1004" name="tmp_18_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="4" slack="0"/>
<pin id="822" dir="0" index="1" bw="4" slack="0"/>
<pin id="823" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/9 "/>
</bind>
</comp>

<comp id="826" class="1004" name="tmp_42_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="3" slack="0"/>
<pin id="828" dir="0" index="1" bw="6" slack="4"/>
<pin id="829" dir="0" index="2" bw="3" slack="0"/>
<pin id="830" dir="0" index="3" bw="4" slack="0"/>
<pin id="831" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_42/9 "/>
</bind>
</comp>

<comp id="836" class="1004" name="icmp_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="3" slack="0"/>
<pin id="838" dir="0" index="1" bw="3" slack="0"/>
<pin id="839" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/9 "/>
</bind>
</comp>

<comp id="842" class="1004" name="sel_tmp_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="2" slack="1"/>
<pin id="844" dir="0" index="1" bw="2" slack="0"/>
<pin id="845" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/10 "/>
</bind>
</comp>

<comp id="847" class="1004" name="sel_tmp8_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="2" slack="1"/>
<pin id="849" dir="0" index="1" bw="2" slack="0"/>
<pin id="850" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp8/10 "/>
</bind>
</comp>

<comp id="852" class="1004" name="sel_tmp2_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="2" slack="1"/>
<pin id="854" dir="0" index="1" bw="2" slack="0"/>
<pin id="855" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/10 "/>
</bind>
</comp>

<comp id="857" class="1004" name="or_cond_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="1" slack="0"/>
<pin id="860" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/10 "/>
</bind>
</comp>

<comp id="863" class="1004" name="newSel_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="8" slack="1"/>
<pin id="866" dir="0" index="2" bw="8" slack="0"/>
<pin id="867" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/10 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp_3_24_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="0"/>
<pin id="873" dir="0" index="1" bw="8" slack="1"/>
<pin id="874" dir="0" index="2" bw="8" slack="0"/>
<pin id="875" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_24/10 "/>
</bind>
</comp>

<comp id="879" class="1004" name="newSel5_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="0"/>
<pin id="881" dir="0" index="1" bw="8" slack="0"/>
<pin id="882" dir="0" index="2" bw="8" slack="1"/>
<pin id="883" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel5/10 "/>
</bind>
</comp>

<comp id="887" class="1004" name="tmp_3_4_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="0"/>
<pin id="889" dir="0" index="1" bw="8" slack="1"/>
<pin id="890" dir="0" index="2" bw="8" slack="0"/>
<pin id="891" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_4/10 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_3_5_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="0"/>
<pin id="897" dir="0" index="1" bw="8" slack="0"/>
<pin id="898" dir="0" index="2" bw="8" slack="1"/>
<pin id="899" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_5/10 "/>
</bind>
</comp>

<comp id="903" class="1004" name="tmp_3_7_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="0"/>
<pin id="905" dir="0" index="1" bw="8" slack="1"/>
<pin id="906" dir="0" index="2" bw="8" slack="0"/>
<pin id="907" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_7/10 "/>
</bind>
</comp>

<comp id="911" class="1004" name="tmp_3_8_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="8" slack="0"/>
<pin id="914" dir="0" index="2" bw="8" slack="1"/>
<pin id="915" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_8/10 "/>
</bind>
</comp>

<comp id="919" class="1004" name="i_assign_1_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="8" slack="0"/>
<pin id="921" dir="0" index="1" bw="1" slack="0"/>
<pin id="922" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_assign_1/11 "/>
</bind>
</comp>

<comp id="925" class="1004" name="tmp_43_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="7" slack="0"/>
<pin id="927" dir="0" index="1" bw="8" slack="0"/>
<pin id="928" dir="0" index="2" bw="1" slack="0"/>
<pin id="929" dir="0" index="3" bw="4" slack="0"/>
<pin id="930" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_43/11 "/>
</bind>
</comp>

<comp id="935" class="1004" name="icmp1_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="7" slack="0"/>
<pin id="937" dir="0" index="1" bw="7" slack="0"/>
<pin id="938" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/11 "/>
</bind>
</comp>

<comp id="941" class="1004" name="exitcond_i1_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="4" slack="0"/>
<pin id="943" dir="0" index="1" bw="4" slack="0"/>
<pin id="944" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i1/12 "/>
</bind>
</comp>

<comp id="947" class="1004" name="i_14_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="4" slack="0"/>
<pin id="949" dir="0" index="1" bw="1" slack="0"/>
<pin id="950" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_14/12 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp_44_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="5" slack="0"/>
<pin id="955" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_44/12 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp_18_i_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="0"/>
<pin id="959" dir="0" index="1" bw="8" slack="0"/>
<pin id="960" dir="0" index="2" bw="8" slack="0"/>
<pin id="961" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_18_i/12 "/>
</bind>
</comp>

<comp id="965" class="1004" name="p_0_i_27_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="8" slack="0"/>
<pin id="967" dir="0" index="1" bw="8" slack="0"/>
<pin id="968" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_0_i_27/12 "/>
</bind>
</comp>

<comp id="971" class="1004" name="tmp_45_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="8" slack="0"/>
<pin id="973" dir="0" index="1" bw="1" slack="0"/>
<pin id="974" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_45/12 "/>
</bind>
</comp>

<comp id="977" class="1004" name="tmp_46_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="0"/>
<pin id="979" dir="0" index="1" bw="8" slack="0"/>
<pin id="980" dir="0" index="2" bw="4" slack="0"/>
<pin id="981" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/12 "/>
</bind>
</comp>

<comp id="985" class="1004" name="a_assign_4_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="8" slack="0"/>
<pin id="987" dir="0" index="1" bw="8" slack="0"/>
<pin id="988" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="a_assign_4/12 "/>
</bind>
</comp>

<comp id="991" class="1004" name="a_assign_5_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="0"/>
<pin id="993" dir="0" index="1" bw="8" slack="0"/>
<pin id="994" dir="0" index="2" bw="8" slack="0"/>
<pin id="995" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_assign_5/12 "/>
</bind>
</comp>

<comp id="999" class="1004" name="tmp_47_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="4" slack="0"/>
<pin id="1001" dir="0" index="1" bw="5" slack="0"/>
<pin id="1002" dir="0" index="2" bw="1" slack="0"/>
<pin id="1003" dir="0" index="3" bw="4" slack="0"/>
<pin id="1004" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_47/12 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="b_assign_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="4" slack="0"/>
<pin id="1011" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="b_assign/12 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="tmp_1_3_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="8" slack="0"/>
<pin id="1015" dir="0" index="1" bw="8" slack="3"/>
<pin id="1016" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_1_3/14 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="tmp_2_3_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="8" slack="0"/>
<pin id="1021" dir="0" index="1" bw="8" slack="3"/>
<pin id="1022" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_2_3/14 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="tmp_0_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="8" slack="0"/>
<pin id="1027" dir="0" index="1" bw="8" slack="4"/>
<pin id="1028" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_0/15 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="tmp_3_9_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="8" slack="0"/>
<pin id="1033" dir="0" index="1" bw="8" slack="4"/>
<pin id="1034" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_3_9/15 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="tmp_20_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="8" slack="8"/>
<pin id="1039" dir="0" index="1" bw="5" slack="0"/>
<pin id="1040" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/15 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="tmp_21_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="0"/>
<pin id="1044" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/15 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="tmp_24_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="8" slack="8"/>
<pin id="1049" dir="0" index="1" bw="5" slack="0"/>
<pin id="1050" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/15 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="tmp_25_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="8" slack="0"/>
<pin id="1054" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25/15 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="i_15_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="6" slack="8"/>
<pin id="1059" dir="0" index="1" bw="1" slack="0"/>
<pin id="1060" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_15/15 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="tmp_22_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="8" slack="0"/>
<pin id="1065" dir="0" index="1" bw="8" slack="0"/>
<pin id="1066" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_22/16 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="tmp_26_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="8" slack="0"/>
<pin id="1071" dir="0" index="1" bw="8" slack="0"/>
<pin id="1072" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_26/16 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="tmp_29_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="8" slack="9"/>
<pin id="1077" dir="0" index="1" bw="5" slack="0"/>
<pin id="1078" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/16 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="tmp_30_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="8" slack="0"/>
<pin id="1082" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30/16 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="tmp_34_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="8" slack="9"/>
<pin id="1087" dir="0" index="1" bw="5" slack="0"/>
<pin id="1088" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34/16 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="tmp_35_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="8" slack="0"/>
<pin id="1092" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35/16 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="tmp_23_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="8" slack="10"/>
<pin id="1097" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23/17 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="tmp_27_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="8" slack="10"/>
<pin id="1101" dir="0" index="1" bw="8" slack="0"/>
<pin id="1102" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_27/17 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="tmp_28_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="8" slack="0"/>
<pin id="1106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28/17 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="tmp_31_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="8" slack="0"/>
<pin id="1111" dir="0" index="1" bw="8" slack="0"/>
<pin id="1112" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_31/17 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="tmp_36_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="8" slack="0"/>
<pin id="1117" dir="0" index="1" bw="8" slack="0"/>
<pin id="1118" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_36/17 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="tmp_32_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="8" slack="11"/>
<pin id="1123" dir="0" index="1" bw="8" slack="0"/>
<pin id="1124" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_32/18 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="tmp_33_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="8" slack="0"/>
<pin id="1128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33/18 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="tmp_37_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="8" slack="11"/>
<pin id="1133" dir="0" index="1" bw="8" slack="0"/>
<pin id="1134" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_37/18 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="tmp_38_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="8" slack="0"/>
<pin id="1138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38/18 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="i_11_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="3" slack="0"/>
<pin id="1146" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="tmp_s_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="4" slack="1"/>
<pin id="1151" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1155" class="1005" name="tmp_1_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="64" slack="1"/>
<pin id="1157" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="key_addr_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="4" slack="1"/>
<pin id="1162" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="key_addr "/>
</bind>
</comp>

<comp id="1165" class="1005" name="tmp_3_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="64" slack="1"/>
<pin id="1167" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="key_addr_1_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="4" slack="1"/>
<pin id="1172" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="key_addr_1 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="tmp_5_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="64" slack="1"/>
<pin id="1177" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="key_addr_2_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="4" slack="1"/>
<pin id="1182" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="key_addr_2 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="tmp_7_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="64" slack="1"/>
<pin id="1187" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="key_addr_3_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="4" slack="1"/>
<pin id="1192" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="key_addr_3 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="tmp_8_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="8" slack="1"/>
<pin id="1200" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="w_addr_4_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="8" slack="1"/>
<pin id="1214" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_addr_4 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="w_addr_5_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="8" slack="1"/>
<pin id="1219" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_addr_5 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="tmp_48_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="8" slack="2"/>
<pin id="1224" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="tmp_1_20_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="8" slack="2"/>
<pin id="1231" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_20 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="w_addr_6_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="8" slack="1"/>
<pin id="1237" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_addr_6 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="w_addr_7_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="8" slack="1"/>
<pin id="1242" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_addr_7 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="tmp_2_21_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="8" slack="1"/>
<pin id="1247" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_21 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="tmp_3_1_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="8" slack="1"/>
<pin id="1253" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_1 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="tmp_17_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="1" slack="6"/>
<pin id="1259" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="i_12_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="2" slack="0"/>
<pin id="1266" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="write_flag_1_i_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="1" slack="0"/>
<pin id="1271" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag_1_i "/>
</bind>
</comp>

<comp id="1274" class="1005" name="w_3_read_assign_3_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="8" slack="0"/>
<pin id="1276" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="w_3_read_assign_3 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="w_3_read_assign_5_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="8" slack="0"/>
<pin id="1281" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="w_3_read_assign_5 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="w_3_read_assign_7_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="8" slack="0"/>
<pin id="1286" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="w_3_read_assign_7 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="tmp_0_1_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="8" slack="1"/>
<pin id="1291" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_1 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="i_13_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="3" slack="0"/>
<pin id="1299" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_13 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="tmp_41_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="2" slack="1"/>
<pin id="1304" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="s_box_addr_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="8" slack="1"/>
<pin id="1311" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="s_box_addr "/>
</bind>
</comp>

<comp id="1314" class="1005" name="i_assign_cast1_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="8" slack="1"/>
<pin id="1316" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_assign_cast1 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="icmp_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="1" slack="1"/>
<pin id="1324" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1326" class="1005" name="tmp_3_24_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="8" slack="1"/>
<pin id="1328" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_24 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="tmp_3_4_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="8" slack="1"/>
<pin id="1333" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_4 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="tmp_3_7_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="8" slack="1"/>
<pin id="1338" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_7 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="tmp_3_8_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="8" slack="1"/>
<pin id="1343" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_8 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="i_assign_1_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="8" slack="0"/>
<pin id="1348" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_assign_1 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="i_14_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="4" slack="0"/>
<pin id="1359" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="p_0_i_27_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="8" slack="0"/>
<pin id="1364" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_0_i_27 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="a_assign_5_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="8" slack="0"/>
<pin id="1369" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="a_assign_5 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="b_assign_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="5" slack="0"/>
<pin id="1374" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="b_assign "/>
</bind>
</comp>

<comp id="1377" class="1005" name="tmp_1_3_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="8" slack="2"/>
<pin id="1379" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_3 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="tmp_2_3_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="8" slack="3"/>
<pin id="1384" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2_3 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="tmp_0_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="8" slack="1"/>
<pin id="1389" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="tmp_3_9_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="8" slack="2"/>
<pin id="1394" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3_9 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="w_addr_8_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="8" slack="1"/>
<pin id="1399" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_addr_8 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="w_addr_10_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="8" slack="1"/>
<pin id="1404" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_addr_10 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="i_15_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="6" slack="1"/>
<pin id="1409" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_15 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="tmp_22_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="8" slack="1"/>
<pin id="1414" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="tmp_26_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="8" slack="1"/>
<pin id="1419" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="w_addr_12_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="8" slack="1"/>
<pin id="1424" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_addr_12 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="w_addr_14_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="8" slack="1"/>
<pin id="1429" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_addr_14 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="tmp_31_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="8" slack="1"/>
<pin id="1434" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="tmp_36_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="8" slack="1"/>
<pin id="1439" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="132" pin="3"/><net_sink comp="127" pin=3"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="127" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="127" pin="5"/><net_sink comp="150" pin=4"/></net>

<net id="167"><net_src comp="156" pin="3"/><net_sink comp="150" pin=3"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="168" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="22" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="176" pin="3"/><net_sink comp="127" pin=3"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="184" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="22" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="150" pin=3"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="200" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="213"><net_src comp="0" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="208" pin="3"/><net_sink comp="150" pin=3"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="22" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="216" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="22" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="224" pin="3"/><net_sink comp="150" pin=3"/></net>

<net id="237"><net_src comp="4" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="22" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="232" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="68" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="249"><net_src comp="70" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="102" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="104" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="255"><net_src comp="70" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="256"><net_src comp="106" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="262"><net_src comp="0" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="22" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="257" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="270"><net_src comp="0" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="22" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="265" pin="3"/><net_sink comp="150" pin=3"/></net>

<net id="278"><net_src comp="0" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="22" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="273" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="286"><net_src comp="0" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="22" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="281" pin="3"/><net_sink comp="150" pin=3"/></net>

<net id="294"><net_src comp="0" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="22" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="289" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="302"><net_src comp="0" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="22" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="297" pin="3"/><net_sink comp="150" pin=3"/></net>

<net id="310"><net_src comp="0" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="22" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="305" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="318"><net_src comp="0" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="22" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="313" pin="3"/><net_sink comp="150" pin=3"/></net>

<net id="324"><net_src comp="8" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="30" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="343"><net_src comp="336" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="347"><net_src comp="46" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="358"><net_src comp="48" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="375"><net_src comp="369" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="385"><net_src comp="379" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="389"><net_src comp="20" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="396"><net_src comp="386" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="406"><net_src comp="400" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="416"><net_src comp="366" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="410" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="427"><net_src comp="376" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="421" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="438"><net_src comp="432" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="442"><net_src comp="8" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="449"><net_src comp="439" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="453"><net_src comp="74" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="460"><net_src comp="450" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="454" pin="4"/><net_sink comp="244" pin=1"/></net>

<net id="462"><net_src comp="454" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="475"><net_src comp="84" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="482"><net_src comp="472" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="486"><net_src comp="86" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="494"><net_src comp="483" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="495"><net_src comp="488" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="499"><net_src comp="88" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="506"><net_src comp="496" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="516"><net_src comp="450" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="557"><net_src comp="325" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="10" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="325" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="16" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="568"><net_src comp="325" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="574"><net_src comp="18" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="565" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="20" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="580"><net_src comp="569" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="586"><net_src comp="569" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="24" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="582" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="597"><net_src comp="26" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="601"><net_src comp="593" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="607"><net_src comp="28" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="611"><net_src comp="603" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="617"><net_src comp="336" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="32" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="624"><net_src comp="36" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="336" pin="4"/><net_sink comp="619" pin=1"/></net>

<net id="626"><net_src comp="20" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="631"><net_src comp="38" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="619" pin="3"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="642"><net_src comp="40" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="619" pin="3"/><net_sink comp="638" pin=1"/></net>

<net id="647"><net_src comp="638" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="653"><net_src comp="42" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="657"><net_src comp="649" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="663"><net_src comp="44" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="667"><net_src comp="659" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="672"><net_src comp="332" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="677"><net_src comp="669" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="20" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="390" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="50" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="390" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="54" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="390" pin="4"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="54" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="702"><net_src comp="691" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="369" pin="4"/><net_sink comp="697" pin=1"/></net>

<net id="708"><net_src comp="390" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="20" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="715"><net_src comp="704" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="379" pin="4"/><net_sink comp="710" pin=1"/></net>

<net id="717"><net_src comp="697" pin="3"/><net_sink comp="710" pin=2"/></net>

<net id="722"><net_src comp="704" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="348" pin="4"/><net_sink comp="718" pin=1"/></net>

<net id="729"><net_src comp="704" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="379" pin="4"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="359" pin="4"/><net_sink comp="724" pin=2"/></net>

<net id="737"><net_src comp="691" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="738"><net_src comp="369" pin="4"/><net_sink comp="732" pin=1"/></net>

<net id="739"><net_src comp="710" pin="3"/><net_sink comp="732" pin=2"/></net>

<net id="745"><net_src comp="704" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="369" pin="4"/><net_sink comp="740" pin=1"/></net>

<net id="747"><net_src comp="732" pin="3"/><net_sink comp="740" pin=2"/></net>

<net id="753"><net_src comp="691" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="710" pin="3"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="379" pin="4"/><net_sink comp="748" pin=2"/></net>

<net id="761"><net_src comp="704" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="379" pin="4"/><net_sink comp="756" pin=1"/></net>

<net id="763"><net_src comp="748" pin="3"/><net_sink comp="756" pin=2"/></net>

<net id="769"><net_src comp="348" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="359" pin="4"/><net_sink comp="764" pin=1"/></net>

<net id="775"><net_src comp="443" pin="4"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="10" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="443" pin="4"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="16" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="786"><net_src comp="443" pin="4"/><net_sink comp="783" pin=0"/></net>

<net id="795"><net_src comp="56" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="796"><net_src comp="432" pin="4"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="421" pin="4"/><net_sink comp="787" pin=2"/></net>

<net id="798"><net_src comp="410" pin="4"/><net_sink comp="787" pin=3"/></net>

<net id="799"><net_src comp="400" pin="4"/><net_sink comp="787" pin=4"/></net>

<net id="800"><net_src comp="783" pin="1"/><net_sink comp="787" pin=5"/></net>

<net id="804"><net_src comp="787" pin="6"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="812"><net_src comp="58" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="813"><net_src comp="332" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="814"><net_src comp="60" pin="0"/><net_sink comp="806" pin=2"/></net>

<net id="815"><net_src comp="62" pin="0"/><net_sink comp="806" pin=3"/></net>

<net id="819"><net_src comp="806" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="824"><net_src comp="806" pin="4"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="24" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="832"><net_src comp="64" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="332" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="834"><net_src comp="66" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="835"><net_src comp="62" pin="0"/><net_sink comp="826" pin=3"/></net>

<net id="840"><net_src comp="826" pin="4"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="8" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="72" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="851"><net_src comp="54" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="856"><net_src comp="20" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="861"><net_src comp="852" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="847" pin="2"/><net_sink comp="857" pin=1"/></net>

<net id="868"><net_src comp="842" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="869"><net_src comp="397" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="870"><net_src comp="239" pin="2"/><net_sink comp="863" pin=2"/></net>

<net id="876"><net_src comp="857" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="877"><net_src comp="397" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="878"><net_src comp="863" pin="3"/><net_sink comp="871" pin=2"/></net>

<net id="884"><net_src comp="842" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="239" pin="2"/><net_sink comp="879" pin=1"/></net>

<net id="886"><net_src comp="407" pin="1"/><net_sink comp="879" pin=2"/></net>

<net id="892"><net_src comp="857" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="893"><net_src comp="407" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="894"><net_src comp="879" pin="3"/><net_sink comp="887" pin=2"/></net>

<net id="900"><net_src comp="847" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="901"><net_src comp="239" pin="2"/><net_sink comp="895" pin=1"/></net>

<net id="902"><net_src comp="418" pin="1"/><net_sink comp="895" pin=2"/></net>

<net id="908"><net_src comp="852" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="909"><net_src comp="418" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="910"><net_src comp="895" pin="3"/><net_sink comp="903" pin=2"/></net>

<net id="916"><net_src comp="852" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="917"><net_src comp="239" pin="2"/><net_sink comp="911" pin=1"/></net>

<net id="918"><net_src comp="429" pin="1"/><net_sink comp="911" pin=2"/></net>

<net id="923"><net_src comp="466" pin="4"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="44" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="931"><net_src comp="76" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="932"><net_src comp="919" pin="2"/><net_sink comp="925" pin=1"/></net>

<net id="933"><net_src comp="78" pin="0"/><net_sink comp="925" pin=2"/></net>

<net id="934"><net_src comp="80" pin="0"/><net_sink comp="925" pin=3"/></net>

<net id="939"><net_src comp="925" pin="4"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="82" pin="0"/><net_sink comp="935" pin=1"/></net>

<net id="945"><net_src comp="476" pin="4"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="90" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="951"><net_src comp="476" pin="4"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="24" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="956"><net_src comp="500" pin="4"/><net_sink comp="953" pin=0"/></net>

<net id="962"><net_src comp="953" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="963"><net_src comp="510" pin="4"/><net_sink comp="957" pin=1"/></net>

<net id="964"><net_src comp="86" pin="0"/><net_sink comp="957" pin=2"/></net>

<net id="969"><net_src comp="957" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="488" pin="4"/><net_sink comp="965" pin=1"/></net>

<net id="975"><net_src comp="510" pin="4"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="68" pin="0"/><net_sink comp="971" pin=1"/></net>

<net id="982"><net_src comp="94" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="983"><net_src comp="510" pin="4"/><net_sink comp="977" pin=1"/></net>

<net id="984"><net_src comp="80" pin="0"/><net_sink comp="977" pin=2"/></net>

<net id="989"><net_src comp="971" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="96" pin="0"/><net_sink comp="985" pin=1"/></net>

<net id="996"><net_src comp="977" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="997"><net_src comp="985" pin="2"/><net_sink comp="991" pin=1"/></net>

<net id="998"><net_src comp="971" pin="2"/><net_sink comp="991" pin=2"/></net>

<net id="1005"><net_src comp="98" pin="0"/><net_sink comp="999" pin=0"/></net>

<net id="1006"><net_src comp="500" pin="4"/><net_sink comp="999" pin=1"/></net>

<net id="1007"><net_src comp="78" pin="0"/><net_sink comp="999" pin=2"/></net>

<net id="1008"><net_src comp="100" pin="0"/><net_sink comp="999" pin=3"/></net>

<net id="1012"><net_src comp="999" pin="4"/><net_sink comp="1009" pin=0"/></net>

<net id="1017"><net_src comp="244" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="418" pin="1"/><net_sink comp="1013" pin=1"/></net>

<net id="1023"><net_src comp="244" pin="5"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="407" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1029"><net_src comp="244" pin="5"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="429" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1035"><net_src comp="244" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1036"><net_src comp="397" pin="1"/><net_sink comp="1031" pin=1"/></net>

<net id="1041"><net_src comp="108" pin="0"/><net_sink comp="1037" pin=1"/></net>

<net id="1045"><net_src comp="1037" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="1051"><net_src comp="110" pin="0"/><net_sink comp="1047" pin=1"/></net>

<net id="1055"><net_src comp="1047" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1061"><net_src comp="332" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1062"><net_src comp="112" pin="0"/><net_sink comp="1057" pin=1"/></net>

<net id="1067"><net_src comp="150" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1068"><net_src comp="529" pin="4"/><net_sink comp="1063" pin=1"/></net>

<net id="1073"><net_src comp="150" pin="5"/><net_sink comp="1069" pin=0"/></net>

<net id="1074"><net_src comp="520" pin="4"/><net_sink comp="1069" pin=1"/></net>

<net id="1079"><net_src comp="114" pin="0"/><net_sink comp="1075" pin=1"/></net>

<net id="1083"><net_src comp="1075" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="1089"><net_src comp="116" pin="0"/><net_sink comp="1085" pin=1"/></net>

<net id="1093"><net_src comp="1085" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1098"><net_src comp="1095" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="1103"><net_src comp="68" pin="0"/><net_sink comp="1099" pin=1"/></net>

<net id="1107"><net_src comp="1099" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="1113"><net_src comp="150" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="547" pin="4"/><net_sink comp="1109" pin=1"/></net>

<net id="1119"><net_src comp="150" pin="5"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="538" pin="4"/><net_sink comp="1115" pin=1"/></net>

<net id="1125"><net_src comp="74" pin="0"/><net_sink comp="1121" pin=1"/></net>

<net id="1129"><net_src comp="1121" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="1135"><net_src comp="118" pin="0"/><net_sink comp="1131" pin=1"/></net>

<net id="1139"><net_src comp="1131" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="1147"><net_src comp="559" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="1152"><net_src comp="569" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1154"><net_src comp="1149" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="1158"><net_src comp="577" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="1163"><net_src comp="120" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="1168"><net_src comp="588" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="1173"><net_src comp="132" pin="3"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="127" pin=3"/></net>

<net id="1178"><net_src comp="598" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="1183"><net_src comp="168" pin="3"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="1188"><net_src comp="608" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="1193"><net_src comp="176" pin="3"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="127" pin=3"/></net>

<net id="1201"><net_src comp="619" pin="3"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="1203"><net_src comp="1198" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="1204"><net_src comp="1198" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1205"><net_src comp="1198" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1206"><net_src comp="1198" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1207"><net_src comp="1198" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1208"><net_src comp="1198" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1209"><net_src comp="1198" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1210"><net_src comp="1198" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1211"><net_src comp="1198" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1215"><net_src comp="200" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="1220"><net_src comp="208" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="150" pin=3"/></net>

<net id="1225"><net_src comp="150" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="764" pin=2"/></net>

<net id="1227"><net_src comp="1222" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1228"><net_src comp="1222" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="1232"><net_src comp="150" pin="5"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="1234"><net_src comp="1229" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="1238"><net_src comp="216" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="1243"><net_src comp="224" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="150" pin=3"/></net>

<net id="1248"><net_src comp="150" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="1250"><net_src comp="1245" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="1254"><net_src comp="150" pin="5"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="697" pin=2"/></net>

<net id="1256"><net_src comp="1251" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="1260"><net_src comp="673" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1267"><net_src comp="685" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1272"><net_src comp="718" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1277"><net_src comp="724" pin="3"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="1282"><net_src comp="740" pin="3"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1287"><net_src comp="756" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1292"><net_src comp="764" pin="3"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="1300"><net_src comp="777" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="1305"><net_src comp="783" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1307"><net_src comp="1302" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1308"><net_src comp="1302" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1312"><net_src comp="232" pin="3"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="1317"><net_src comp="816" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="1325"><net_src comp="836" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1329"><net_src comp="871" pin="3"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="1334"><net_src comp="887" pin="3"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="1339"><net_src comp="903" pin="3"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="1344"><net_src comp="911" pin="3"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="1349"><net_src comp="919" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="1360"><net_src comp="947" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1365"><net_src comp="965" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="1370"><net_src comp="991" pin="3"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="1375"><net_src comp="1009" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1380"><net_src comp="1013" pin="2"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1385"><net_src comp="1019" pin="2"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="1390"><net_src comp="1025" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1395"><net_src comp="1031" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="1400"><net_src comp="257" pin="3"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="1405"><net_src comp="265" pin="3"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="150" pin=3"/></net>

<net id="1410"><net_src comp="1057" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1415"><net_src comp="1063" pin="2"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="1420"><net_src comp="1069" pin="2"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="150" pin=4"/></net>

<net id="1425"><net_src comp="273" pin="3"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="1430"><net_src comp="281" pin="3"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="150" pin=3"/></net>

<net id="1435"><net_src comp="1109" pin="2"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="1440"><net_src comp="1115" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="150" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w | {3 4 17 18 }
	Port: key | {}
	Port: s_box | {}
	Port: R | {9 11 }
 - Input state : 
	Port: single_block_CTR_encrypt_aes_key_expansion : w | {5 6 7 15 16 17 }
	Port: single_block_CTR_encrypt_aes_key_expansion : key | {2 3 4 }
	Port: single_block_CTR_encrypt_aes_key_expansion : s_box | {9 10 }
	Port: single_block_CTR_encrypt_aes_key_expansion : R | {13 14 15 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_11 : 1
		stg_24 : 2
		tmp_19 : 1
		tmp_s : 2
		tmp_1 : 3
		key_addr : 4
		key_load : 5
		tmp_2 : 3
		tmp_3 : 3
		key_addr_1 : 4
		key_load_1 : 5
	State 3
		stg_36 : 1
		stg_39 : 1
		key_addr_2 : 1
		key_load_2 : 2
		key_addr_3 : 1
		key_load_3 : 2
	State 4
		stg_50 : 1
		stg_53 : 1
	State 5
		exitcond : 1
		stg_58 : 2
		tmp_8 : 1
		tmp_9 : 2
		tmp_10 : 3
		w_addr_4 : 4
		tmp_48 : 5
		tmp_11 : 2
		tmp_12 : 3
		w_addr_5 : 4
		tmp_1_20 : 5
	State 6
		tmp_14 : 1
		w_addr_6 : 2
		tmp_2_21 : 3
		tmp_16 : 1
		w_addr_7 : 2
		tmp_3_1 : 3
	State 7
		tmp_17 : 1
		stg_83 : 2
	State 8
		exitcond_i2 : 1
		i_12 : 1
		stg_92 : 2
		sel_tmp_i : 1
		w_3_read_assign : 2
		sel_tmp2_i : 1
		w_3_read_assign_1 : 3
		write_flag_1_i : 2
		w_3_read_assign_3 : 2
		w_3_read_assign_4 : 4
		w_3_read_assign_5 : 5
		w_3_read_assign_6 : 4
		w_3_read_assign_7 : 5
		tmp_0_1 : 1
	State 9
		exitcond_i : 1
		i_13 : 1
		stg_114 : 2
		tmp_41 : 1
		tmp : 2
		tmp_1_i : 3
		s_box_addr : 4
		tmp_3_11 : 5
		i_assign_cast1 : 1
		tmp_18 : 1
		stg_123 : 2
		icmp : 1
		stg_126 : 2
	State 10
		or_cond : 1
		newSel : 1
		tmp_3_24 : 1
		newSel5 : 1
		tmp_3_4 : 1
		tmp_3_5 : 1
		tmp_3_7 : 2
		tmp_3_8 : 1
	State 11
		i_assign_1 : 1
		tmp_43 : 2
		icmp1 : 3
		stg_147 : 4
		stg_148 : 1
	State 12
		exitcond_i1 : 1
		i_14 : 1
		stg_158 : 2
		tmp_44 : 1
		tmp_18_i : 2
		p_0_i_27 : 3
		tmp_45 : 1
		tmp_46 : 1
		a_assign_4 : 1
		a_assign_5 : 1
		tmp_47 : 1
		b_assign : 2
	State 13
	State 14
		tmp_1_3 : 1
		tmp_2_3 : 1
	State 15
		tmp_0 : 1
		tmp_3_9 : 1
		tmp_21 : 1
		w_addr_8 : 2
		w_load : 3
		tmp_25 : 1
		w_addr_10 : 2
		w_load_1 : 3
	State 16
		tmp_22 : 1
		tmp_26 : 1
		tmp_30 : 1
		w_addr_12 : 2
		w_load_2 : 3
		tmp_35 : 1
		w_addr_14 : 2
		w_load_3 : 3
	State 17
		w_addr_9 : 1
		stg_209 : 2
		w_addr_11 : 1
		stg_213 : 2
		tmp_31 : 1
		tmp_36 : 1
	State 18
		w_addr_13 : 1
		stg_221 : 2
		w_addr_15 : 1
		stg_225 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |  w_3_read_assign_fu_697  |    0    |    8    |
|          | w_3_read_assign_1_fu_710 |    0    |    8    |
|          | w_3_read_assign_3_fu_724 |    0    |    8    |
|          | w_3_read_assign_4_fu_732 |    0    |    8    |
|          | w_3_read_assign_5_fu_740 |    0    |    8    |
|          | w_3_read_assign_6_fu_748 |    0    |    8    |
|          | w_3_read_assign_7_fu_756 |    0    |    8    |
|          |      tmp_0_1_fu_764      |    0    |    8    |
|  select  |       newSel_fu_863      |    0    |    8    |
|          |      tmp_3_24_fu_871     |    0    |    8    |
|          |      newSel5_fu_879      |    0    |    8    |
|          |      tmp_3_4_fu_887      |    0    |    8    |
|          |      tmp_3_5_fu_895      |    0    |    8    |
|          |      tmp_3_7_fu_903      |    0    |    8    |
|          |      tmp_3_8_fu_911      |    0    |    8    |
|          |      tmp_18_i_fu_957     |    0    |    8    |
|          |     a_assign_5_fu_991    |    0    |    8    |
|----------|--------------------------|---------|---------|
|          |        i_11_fu_559       |    0    |    3    |
|          |       tmp_9_fu_627       |    0    |    8    |
|          |       tmp_11_fu_638      |    0    |    8    |
|          |       tmp_13_fu_649      |    0    |    8    |
|          |       tmp_15_fu_659      |    0    |    8    |
|          |        i_12_fu_685       |    0    |    2    |
|    add   |        i_13_fu_777       |    0    |    3    |
|          |     i_assign_1_fu_919    |    0    |    8    |
|          |        i_14_fu_947       |    0    |    4    |
|          |      tmp_20_fu_1037      |    0    |    8    |
|          |      tmp_24_fu_1047      |    0    |    8    |
|          |       i_15_fu_1057       |    0    |    6    |
|          |      tmp_29_fu_1075      |    0    |    8    |
|          |      tmp_34_fu_1085      |    0    |    8    |
|----------|--------------------------|---------|---------|
|          |      p_0_i_27_fu_965     |    0    |    8    |
|          |     a_assign_4_fu_985    |    0    |    8    |
|          |      tmp_1_3_fu_1013     |    0    |    8    |
|          |      tmp_2_3_fu_1019     |    0    |    8    |
|    xor   |       tmp_0_fu_1025      |    0    |    8    |
|          |      tmp_3_9_fu_1031     |    0    |    8    |
|          |      tmp_22_fu_1063      |    0    |    8    |
|          |      tmp_26_fu_1069      |    0    |    8    |
|          |      tmp_31_fu_1109      |    0    |    8    |
|          |      tmp_36_fu_1115      |    0    |    8    |
|----------|--------------------------|---------|---------|
|          |     exitcond1_fu_553     |    0    |    2    |
|          |      exitcond_fu_613     |    0    |    3    |
|          |       tmp_17_fu_673      |    0    |    1    |
|          |    exitcond_i2_fu_679    |    0    |    1    |
|          |     sel_tmp_i_fu_691     |    0    |    1    |
|          |     sel_tmp2_i_fu_704    |    0    |    1    |
|   icmp   |     exitcond_i_fu_771    |    0    |    2    |
|          |       tmp_18_fu_820      |    0    |    2    |
|          |        icmp_fu_836       |    0    |    2    |
|          |      sel_tmp_fu_842      |    0    |    1    |
|          |      sel_tmp8_fu_847     |    0    |    1    |
|          |      sel_tmp2_fu_852     |    0    |    1    |
|          |       icmp1_fu_935       |    0    |    3    |
|          |    exitcond_i1_fu_941    |    0    |    2    |
|----------|--------------------------|---------|---------|
|    mux   |        tmp_fu_787        |    0    |    8    |
|----------|--------------------------|---------|---------|
|          |       tmp_2_fu_582       |    0    |    0    |
|          |       tmp_4_fu_593       |    0    |    0    |
|          |       tmp_6_fu_603       |    0    |    0    |
|    or    |   write_flag_1_i_fu_718  |    0    |    1    |
|          |      or_cond_fu_857      |    0    |    1    |
|          |      tmp_27_fu_1099      |    0    |    0    |
|          |      tmp_32_fu_1121      |    0    |    0    |
|          |      tmp_37_fu_1131      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_19_fu_565      |    0    |    0    |
|   trunc  |       tmp_40_fu_669      |    0    |    0    |
|          |       tmp_41_fu_783      |    0    |    0    |
|          |       tmp_44_fu_953      |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|       tmp_s_fu_569       |    0    |    0    |
|          |       tmp_8_fu_619       |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_1_fu_577       |    0    |    0    |
|          |       tmp_3_fu_588       |    0    |    0    |
|          |       tmp_5_fu_598       |    0    |    0    |
|          |       tmp_7_fu_608       |    0    |    0    |
|          |       tmp_10_fu_633      |    0    |    0    |
|          |       tmp_12_fu_644      |    0    |    0    |
|          |       tmp_14_fu_654      |    0    |    0    |
|          |       tmp_16_fu_664      |    0    |    0    |
|          |      tmp_1_i_fu_801      |    0    |    0    |
|   zext   |   i_assign_cast1_fu_816  |    0    |    0    |
|          |     b_assign_fu_1009     |    0    |    0    |
|          |      tmp_21_fu_1042      |    0    |    0    |
|          |      tmp_25_fu_1052      |    0    |    0    |
|          |      tmp_30_fu_1080      |    0    |    0    |
|          |      tmp_35_fu_1090      |    0    |    0    |
|          |      tmp_23_fu_1095      |    0    |    0    |
|          |      tmp_28_fu_1104      |    0    |    0    |
|          |      tmp_33_fu_1126      |    0    |    0    |
|          |      tmp_38_fu_1136      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      i_assign_fu_806     |    0    |    0    |
|partselect|       tmp_42_fu_826      |    0    |    0    |
|          |       tmp_43_fu_925      |    0    |    0    |
|          |       tmp_47_fu_999      |    0    |    0    |
|----------|--------------------------|---------|---------|
|    shl   |       tmp_45_fu_971      |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|       tmp_46_fu_977      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   339   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  a_2_read_assign_reg_407 |    8   |
|  a_3_read_assign_reg_397 |    8   |
|    a_assign_5_reg_1367   |    8   |
|     a_assign_reg_450     |    8   |
|     b_assign_reg_1372    |    5   |
|       i_11_reg_1144      |    3   |
|       i_12_reg_1264      |    2   |
|       i_13_reg_1297      |    3   |
|       i_14_reg_1357      |    4   |
|       i_15_reg_1407      |    6   |
|        i_1_reg_332       |    6   |
|    i_assign_1_reg_1346   |    8   |
|  i_assign_cast1_reg_1314 |    8   |
|       i_i1_reg_472       |    4   |
|       i_i2_reg_386       |    2   |
|        i_i_reg_439       |    3   |
|         i_reg_321        |    3   |
|       icmp_reg_1322      |    1   |
|    key_addr_1_reg_1170   |    4   |
|    key_addr_2_reg_1180   |    4   |
|    key_addr_3_reg_1190   |    4   |
|     key_addr_reg_1160    |    4   |
|     p_0_i_27_reg_1362    |    8   |
|       p_0_i_reg_507      |    8   |
|     p_0_in_i_reg_463     |    8   |
|      p_i_25_reg_496      |    5   |
|        p_i_reg_483       |    8   |
|    s_box_addr_reg_1309   |    8   |
|     tmp_0_1_reg_1289     |    8   |
|      tmp_0_reg_1387      |    8   |
|      tmp_0_s_reg_526     |    8   |
|      tmp_17_reg_1257     |    1   |
|      tmp_1_1_reg_376     |    8   |
|     tmp_1_20_reg_1229    |    8   |
|     tmp_1_3_reg_1377     |    8   |
|      tmp_1_reg_1155      |   64   |
|      tmp_1_s_reg_517     |    8   |
|      tmp_22_reg_1412     |    8   |
|      tmp_26_reg_1417     |    8   |
|      tmp_2_1_reg_366     |    8   |
|     tmp_2_21_reg_1245    |    8   |
|     tmp_2_3_2_reg_544    |    8   |
|     tmp_2_3_reg_1382     |    8   |
|      tmp_31_reg_1432     |    8   |
|      tmp_36_reg_1437     |    8   |
|     tmp_3_1_reg_1251     |    8   |
|     tmp_3_24_reg_1326    |    8   |
|      tmp_3_3_reg_418     |    8   |
|     tmp_3_4_reg_1331     |    8   |
|      tmp_3_6_reg_429     |    8   |
|     tmp_3_7_reg_1336     |    8   |
|     tmp_3_8_reg_1341     |    8   |
|     tmp_3_9_reg_1392     |    8   |
|      tmp_3_reg_1165      |   64   |
|      tmp_3_s_reg_535     |    8   |
|      tmp_41_reg_1302     |    2   |
|      tmp_48_reg_1222     |    8   |
|      tmp_5_reg_1175      |   64   |
|      tmp_7_reg_1185      |   64   |
|      tmp_8_reg_1198      |    8   |
|      tmp_s_reg_1149      |    4   |
| w_3_read_assign_2_reg_355|    8   |
|w_3_read_assign_3_reg_1274|    8   |
|w_3_read_assign_5_reg_1279|    8   |
|w_3_read_assign_7_reg_1284|    8   |
|    w_addr_10_reg_1402    |    8   |
|    w_addr_12_reg_1422    |    8   |
|    w_addr_14_reg_1427    |    8   |
|     w_addr_4_reg_1212    |    8   |
|     w_addr_5_reg_1217    |    8   |
|     w_addr_6_reg_1235    |    8   |
|     w_addr_7_reg_1240    |    8   |
|     w_addr_8_reg_1397    |    8   |
|  write_flag_1_i_reg_1269 |    1   |
|   write_flag_i_reg_344   |    1   |
+--------------------------+--------+
|           Total          |   720  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_127 |  p0  |   4  |   4  |   16   ||    4    |
| grp_access_fu_127 |  p3  |   4  |   4  |   16   ||    4    |
| grp_access_fu_150 |  p0  |  12  |   8  |   96   ||    24   |
| grp_access_fu_150 |  p1  |   3  |   8  |   24   ||    8    |
| grp_access_fu_150 |  p3  |  12  |   8  |   96   ||    24   |
| grp_access_fu_150 |  p4  |   3  |   8  |   24   ||    8    |
| grp_access_fu_239 |  p0  |   2  |   8  |   16   ||    8    |
| grp_access_fu_244 |  p0  |   3  |   8  |   24   |
| grp_access_fu_244 |  p1  |   2  |   8  |   16   ||    8    |
| grp_access_fu_244 |  p3  |   2  |   8  |   16   |
|    i_1_reg_332    |  p0  |   2  |   6  |   12   ||    6    |
|  a_assign_reg_450 |  p0  |   2  |   8  |   16   ||    8    |
|    p_i_reg_483    |  p0  |   2  |   8  |   16   ||    8    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   388  ||  21.751 ||   110   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   339  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   21   |    -   |   110  |
|  Register |    -   |   720  |    -   |
+-----------+--------+--------+--------+
|   Total   |   21   |   720  |   449  |
+-----------+--------+--------+--------+
