Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Nov 16 14:48:24 2022
| Host         : Sicheng-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab2_timing_summary_routed.rpt -pb Lab2_timing_summary_routed.pb -rpx Lab2_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.307        0.000                      0                   92        0.194        0.000                      0                   92        3.000        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       19.307        0.000                      0                   92        0.194        0.000                      0                   92       12.000        0.000                       0                    41  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mydcml/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mydcml/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mydcml/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mydcml/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mydcml/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mydcml/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       19.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.307ns  (required time - arrival time)
  Source:                 v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 1.381ns (26.902%)  route 3.752ns (73.098%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 23.573 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          1.716    -0.824    vga_clk
    SLICE_X88Y145        FDRE                                         r  v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.478    -0.346 r  v_reg[3]/Q
                         net (fo=14, routed)          1.016     0.670    p_9_in
    SLICE_X87Y144        LUT5 (Prop_lut5_I3_O)        0.323     0.993 f  r[3]_i_11/O
                         net (fo=2, routed)           0.833     1.826    r[3]_i_11_n_0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.332     2.158 r  r[1]_i_3/O
                         net (fo=12, routed)          0.932     3.090    r[1]_i_3_n_0
    SLICE_X87Y141        LUT6 (Prop_lut6_I5_O)        0.124     3.214 f  r[0]_i_3/O
                         net (fo=3, routed)           0.450     3.663    r[0]_i_3_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I1_O)        0.124     3.787 r  r[0]_i_1/O
                         net (fo=1, routed)           0.522     4.309    r[0]_i_1_n_0
    SLICE_X85Y143        FDRE                                         r  r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          1.594    23.573    vga_clk
    SLICE_X85Y143        FDRE                                         r  r_reg[0]/C
                         clock pessimism              0.560    24.133    
                         clock uncertainty           -0.087    24.046    
    SLICE_X85Y143        FDRE (Setup_fdre_C_R)       -0.429    23.617    r_reg[0]
  -------------------------------------------------------------------
                         required time                         23.617    
                         arrival time                          -4.309    
  -------------------------------------------------------------------
                         slack                                 19.307    

Slack (MET) :             19.431ns  (required time - arrival time)
  Source:                 v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 1.375ns (25.049%)  route 4.114ns (74.951%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          1.716    -0.824    vga_clk
    SLICE_X88Y145        FDRE                                         r  v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.478    -0.346 f  v_reg[3]/Q
                         net (fo=14, routed)          1.016     0.670    p_9_in
    SLICE_X87Y144        LUT5 (Prop_lut5_I2_O)        0.295     0.965 r  r[3]_i_10/O
                         net (fo=2, routed)           0.821     1.785    r[3]_i_10_n_0
    SLICE_X86Y145        LUT6 (Prop_lut6_I3_O)        0.124     1.909 f  r[0]_i_7/O
                         net (fo=9, routed)           1.294     3.204    r[0]_i_7_n_0
    SLICE_X85Y143        LUT4 (Prop_lut4_I1_O)        0.152     3.356 f  g[2]_i_2/O
                         net (fo=2, routed)           0.983     4.339    g[2]_i_2_n_0
    SLICE_X86Y143        LUT6 (Prop_lut6_I1_O)        0.326     4.665 r  g[2]_i_1/O
                         net (fo=1, routed)           0.000     4.665    g[2]_i_1_n_0
    SLICE_X86Y143        FDRE                                         r  g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          1.596    23.575    vga_clk
    SLICE_X86Y143        FDRE                                         r  g_reg[2]/C
                         clock pessimism              0.576    24.151    
                         clock uncertainty           -0.087    24.064    
    SLICE_X86Y143        FDRE (Setup_fdre_C_D)        0.032    24.096    g_reg[2]
  -------------------------------------------------------------------
                         required time                         24.096    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                 19.431    

Slack (MET) :             19.434ns  (required time - arrival time)
  Source:                 h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 1.546ns (27.998%)  route 3.976ns (72.002%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          1.713    -0.827    vga_clk
    SLICE_X85Y142        FDRE                                         r  h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDRE (Prop_fdre_C_Q)         0.419    -0.408 f  h_reg[3]/Q
                         net (fo=16, routed)          1.009     0.601    p_3_in0
    SLICE_X85Y141        LUT4 (Prop_lut4_I0_O)        0.299     0.900 r  r[3]_i_12/O
                         net (fo=4, routed)           0.672     1.572    r[3]_i_12_n_0
    SLICE_X84Y141        LUT5 (Prop_lut5_I1_O)        0.146     1.718 r  r[1]_i_5/O
                         net (fo=7, routed)           1.417     3.134    r[1]_i_5_n_0
    SLICE_X89Y143        LUT3 (Prop_lut3_I1_O)        0.356     3.490 r  g[1]_i_2/O
                         net (fo=2, routed)           0.878     4.369    g[1]_i_2_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.326     4.695 r  g[1]_i_1/O
                         net (fo=1, routed)           0.000     4.695    g[1]_i_1_n_0
    SLICE_X88Y143        FDRE                                         r  g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          1.596    23.575    vga_clk
    SLICE_X88Y143        FDRE                                         r  g_reg[1]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)        0.081    24.129    g_reg[1]
  -------------------------------------------------------------------
                         required time                         24.129    
                         arrival time                          -4.695    
  -------------------------------------------------------------------
                         slack                                 19.434    

Slack (MET) :             19.460ns  (required time - arrival time)
  Source:                 h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 1.546ns (28.154%)  route 3.945ns (71.846%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 23.574 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          1.713    -0.827    vga_clk
    SLICE_X85Y142        FDRE                                         r  h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDRE (Prop_fdre_C_Q)         0.419    -0.408 f  h_reg[3]/Q
                         net (fo=16, routed)          1.009     0.601    p_3_in0
    SLICE_X85Y141        LUT4 (Prop_lut4_I0_O)        0.299     0.900 r  r[3]_i_12/O
                         net (fo=4, routed)           0.672     1.572    r[3]_i_12_n_0
    SLICE_X84Y141        LUT5 (Prop_lut5_I1_O)        0.146     1.718 r  r[1]_i_5/O
                         net (fo=7, routed)           1.417     3.134    r[1]_i_5_n_0
    SLICE_X89Y143        LUT3 (Prop_lut3_I1_O)        0.356     3.490 r  g[1]_i_2/O
                         net (fo=2, routed)           0.848     4.338    g[1]_i_2_n_0
    SLICE_X88Y142        LUT6 (Prop_lut6_I0_O)        0.326     4.664 r  b[3]_i_1/O
                         net (fo=1, routed)           0.000     4.664    b[3]_i_1_n_0
    SLICE_X88Y142        FDRE                                         r  b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          1.595    23.574    vga_clk
    SLICE_X88Y142        FDRE                                         r  b_reg[3]/C
                         clock pessimism              0.560    24.134    
                         clock uncertainty           -0.087    24.047    
    SLICE_X88Y142        FDRE (Setup_fdre_C_D)        0.077    24.124    b_reg[3]
  -------------------------------------------------------------------
                         required time                         24.124    
                         arrival time                          -4.664    
  -------------------------------------------------------------------
                         slack                                 19.460    

Slack (MET) :             19.657ns  (required time - arrival time)
  Source:                 v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 1.381ns (26.010%)  route 3.929ns (73.990%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          1.716    -0.824    vga_clk
    SLICE_X88Y145        FDRE                                         r  v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.478    -0.346 r  v_reg[3]/Q
                         net (fo=14, routed)          1.016     0.670    p_9_in
    SLICE_X87Y144        LUT5 (Prop_lut5_I3_O)        0.323     0.993 f  r[3]_i_11/O
                         net (fo=2, routed)           0.833     1.826    r[3]_i_11_n_0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.332     2.158 r  r[1]_i_3/O
                         net (fo=12, routed)          0.932     3.090    r[1]_i_3_n_0
    SLICE_X87Y141        LUT6 (Prop_lut6_I5_O)        0.124     3.214 f  r[0]_i_3/O
                         net (fo=3, routed)           1.148     4.361    r[0]_i_3_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124     4.485 r  g[3]_i_2/O
                         net (fo=1, routed)           0.000     4.485    g[3]_i_2_n_0
    SLICE_X88Y143        FDRE                                         r  g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          1.596    23.575    vga_clk
    SLICE_X88Y143        FDRE                                         r  g_reg[3]/C
                         clock pessimism              0.576    24.151    
                         clock uncertainty           -0.087    24.064    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)        0.079    24.143    g_reg[3]
  -------------------------------------------------------------------
                         required time                         24.143    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                 19.657    

Slack (MET) :             19.704ns  (required time - arrival time)
  Source:                 h_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 0.952ns (20.017%)  route 3.804ns (79.983%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 23.574 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          1.714    -0.826    vga_clk
    SLICE_X86Y140        FDRE                                         r  h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  h_reg[7]/Q
                         net (fo=18, routed)          1.263     0.893    h_reg_n_0_[7]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     1.017 r  r[0]_i_12/O
                         net (fo=3, routed)           1.024     2.041    r[0]_i_12_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I0_O)        0.124     2.165 f  r[3]_i_14/O
                         net (fo=2, routed)           0.822     2.987    r[3]_i_14_n_0
    SLICE_X86Y142        LUT6 (Prop_lut6_I0_O)        0.124     3.111 r  r[3]_i_5/O
                         net (fo=3, routed)           0.308     3.419    r[3]_i_5_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I5_O)        0.124     3.543 r  r[3]_i_1/O
                         net (fo=1, routed)           0.387     3.930    r[3]_i_1_n_0
    SLICE_X87Y142        FDRE                                         r  r_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          1.595    23.574    vga_clk
    SLICE_X87Y142        FDRE                                         r  r_reg[3]/C
                         clock pessimism              0.576    24.150    
                         clock uncertainty           -0.087    24.063    
    SLICE_X87Y142        FDRE (Setup_fdre_C_R)       -0.429    23.634    r_reg[3]
  -------------------------------------------------------------------
                         required time                         23.634    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                 19.704    

Slack (MET) :             19.721ns  (required time - arrival time)
  Source:                 v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 1.381ns (26.568%)  route 3.817ns (73.432%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          1.716    -0.824    vga_clk
    SLICE_X88Y145        FDRE                                         r  v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.478    -0.346 r  v_reg[3]/Q
                         net (fo=14, routed)          1.016     0.670    p_9_in
    SLICE_X87Y144        LUT5 (Prop_lut5_I3_O)        0.323     0.993 f  r[3]_i_11/O
                         net (fo=2, routed)           0.833     1.826    r[3]_i_11_n_0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.332     2.158 r  r[1]_i_3/O
                         net (fo=12, routed)          1.169     3.327    r[1]_i_3_n_0
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124     3.451 r  g[1]_i_4/O
                         net (fo=2, routed)           0.799     4.250    g[1]_i_4_n_0
    SLICE_X86Y143        LUT6 (Prop_lut6_I5_O)        0.124     4.374 r  b[2]_i_1/O
                         net (fo=1, routed)           0.000     4.374    b[2]_i_1_n_0
    SLICE_X86Y143        FDRE                                         r  b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          1.596    23.575    vga_clk
    SLICE_X86Y143        FDRE                                         r  b_reg[2]/C
                         clock pessimism              0.576    24.151    
                         clock uncertainty           -0.087    24.064    
    SLICE_X86Y143        FDRE (Setup_fdre_C_D)        0.031    24.095    b_reg[2]
  -------------------------------------------------------------------
                         required time                         24.095    
                         arrival time                          -4.374    
  -------------------------------------------------------------------
                         slack                                 19.721    

Slack (MET) :             19.732ns  (required time - arrival time)
  Source:                 h_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 0.828ns (17.512%)  route 3.900ns (82.488%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          1.715    -0.825    vga_clk
    SLICE_X86Y142        FDRE                                         r  h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y142        FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  h_reg[4]/Q
                         net (fo=15, routed)          1.195     0.826    p_1_in0
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.124     0.950 r  r[3]_i_13/O
                         net (fo=4, routed)           0.724     1.675    r[3]_i_13_n_0
    SLICE_X84Y141        LUT6 (Prop_lut6_I1_O)        0.124     1.799 r  r[3]_i_4/O
                         net (fo=11, routed)          1.148     2.946    r[3]_i_4_n_0
    SLICE_X87Y143        LUT3 (Prop_lut3_I0_O)        0.124     3.070 r  r[2]_i_1/O
                         net (fo=1, routed)           0.833     3.903    r[2]_i_1_n_0
    SLICE_X87Y143        FDRE                                         r  r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          1.596    23.575    vga_clk
    SLICE_X87Y143        FDRE                                         r  r_reg[2]/C
                         clock pessimism              0.576    24.151    
                         clock uncertainty           -0.087    24.064    
    SLICE_X87Y143        FDRE (Setup_fdre_C_R)       -0.429    23.635    r_reg[2]
  -------------------------------------------------------------------
                         required time                         23.635    
                         arrival time                          -3.903    
  -------------------------------------------------------------------
                         slack                                 19.732    

Slack (MET) :             19.846ns  (required time - arrival time)
  Source:                 h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            v_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 1.202ns (24.730%)  route 3.658ns (75.270%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          1.712    -0.828    vga_clk
    SLICE_X85Y140        FDRE                                         r  h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  h_reg[9]/Q
                         net (fo=12, routed)          1.099     0.690    h_reg_n_0_[9]
    SLICE_X85Y140        LUT2 (Prop_lut2_I1_O)        0.327     1.017 r  h[10]_i_6/O
                         net (fo=4, routed)           0.814     1.830    h[10]_i_6_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I2_O)        0.332     2.162 r  v[9]_i_5/O
                         net (fo=1, routed)           0.958     3.121    v[9]_i_5_n_0
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     3.245 r  v[9]_i_2/O
                         net (fo=10, routed)          0.788     4.032    v0
    SLICE_X88Y145        FDRE                                         r  v_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          1.596    23.575    vga_clk
    SLICE_X88Y145        FDRE                                         r  v_reg[2]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X88Y145        FDRE (Setup_fdre_C_CE)      -0.169    23.879    v_reg[2]
  -------------------------------------------------------------------
                         required time                         23.879    
                         arrival time                          -4.032    
  -------------------------------------------------------------------
                         slack                                 19.846    

Slack (MET) :             19.846ns  (required time - arrival time)
  Source:                 h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            v_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 1.202ns (24.730%)  route 3.658ns (75.270%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          1.712    -0.828    vga_clk
    SLICE_X85Y140        FDRE                                         r  h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  h_reg[9]/Q
                         net (fo=12, routed)          1.099     0.690    h_reg_n_0_[9]
    SLICE_X85Y140        LUT2 (Prop_lut2_I1_O)        0.327     1.017 r  h[10]_i_6/O
                         net (fo=4, routed)           0.814     1.830    h[10]_i_6_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I2_O)        0.332     2.162 r  v[9]_i_5/O
                         net (fo=1, routed)           0.958     3.121    v[9]_i_5_n_0
    SLICE_X86Y144        LUT6 (Prop_lut6_I0_O)        0.124     3.245 r  v[9]_i_2/O
                         net (fo=10, routed)          0.788     4.032    v0
    SLICE_X88Y145        FDRE                                         r  v_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          1.596    23.575    vga_clk
    SLICE_X88Y145        FDRE                                         r  v_reg[3]/C
                         clock pessimism              0.560    24.135    
                         clock uncertainty           -0.087    24.048    
    SLICE_X88Y145        FDRE (Setup_fdre_C_CE)      -0.169    23.879    v_reg[3]
  -------------------------------------------------------------------
                         required time                         23.879    
                         arrival time                          -4.032    
  -------------------------------------------------------------------
                         slack                                 19.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            h_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.502%)  route 0.137ns (42.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          0.600    -0.564    vga_clk
    SLICE_X86Y140        FDRE                                         r  h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  h_reg[0]/Q
                         net (fo=11, routed)          0.137    -0.286    h_reg_n_0_[0]
    SLICE_X85Y140        LUT6 (Prop_lut6_I3_O)        0.045    -0.241 r  h[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    plusOp[5]
    SLICE_X85Y140        FDRE                                         r  h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          0.871    -0.802    vga_clk
    SLICE_X85Y140        FDRE                                         r  h_reg[5]/C
                         clock pessimism              0.275    -0.527    
    SLICE_X85Y140        FDRE (Hold_fdre_C_D)         0.092    -0.435    h_reg[5]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            h_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.212ns (66.588%)  route 0.106ns (33.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          0.599    -0.565    vga_clk
    SLICE_X84Y140        FDRE                                         r  h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y140        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  h_reg[8]/Q
                         net (fo=13, routed)          0.106    -0.295    h_reg_n_0_[8]
    SLICE_X85Y140        LUT4 (Prop_lut4_I3_O)        0.048    -0.247 r  h[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    plusOp[9]
    SLICE_X85Y140        FDRE                                         r  h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          0.871    -0.802    vga_clk
    SLICE_X85Y140        FDRE                                         r  h_reg[9]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X85Y140        FDRE (Hold_fdre_C_D)         0.107    -0.445    h_reg[9]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            h_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.271%)  route 0.106ns (33.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          0.599    -0.565    vga_clk
    SLICE_X84Y140        FDRE                                         r  h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y140        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  h_reg[8]/Q
                         net (fo=13, routed)          0.106    -0.295    h_reg_n_0_[8]
    SLICE_X85Y140        LUT5 (Prop_lut5_I2_O)        0.045    -0.250 r  h[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.250    plusOp[10]
    SLICE_X85Y140        FDRE                                         r  h_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          0.871    -0.802    vga_clk
    SLICE_X85Y140        FDRE                                         r  h_reg[10]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X85Y140        FDRE (Hold_fdre_C_D)         0.091    -0.461    h_reg[10]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            h_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.392%)  route 0.169ns (47.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          0.599    -0.565    vga_clk
    SLICE_X85Y140        FDRE                                         r  h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  h_reg[6]/Q
                         net (fo=12, routed)          0.169    -0.255    h_reg_n_0_[6]
    SLICE_X86Y140        LUT6 (Prop_lut6_I2_O)        0.045    -0.210 r  h[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    plusOp[7]
    SLICE_X86Y140        FDRE                                         r  h_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          0.871    -0.801    vga_clk
    SLICE_X86Y140        FDRE                                         r  h_reg[7]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X86Y140        FDRE (Hold_fdre_C_D)         0.092    -0.434    h_reg[7]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 v_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            v_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.758%)  route 0.167ns (47.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          0.601    -0.563    vga_clk
    SLICE_X87Y145        FDRE                                         r  v_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  v_reg[7]/Q
                         net (fo=9, routed)           0.167    -0.256    v_reg_n_0_[7]
    SLICE_X86Y145        LUT6 (Prop_lut6_I5_O)        0.045    -0.211 r  v[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    plusOp__0[8]
    SLICE_X86Y145        FDRE                                         r  v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          0.872    -0.800    vga_clk
    SLICE_X86Y145        FDRE                                         r  v_reg[8]/C
                         clock pessimism              0.250    -0.550    
    SLICE_X86Y145        FDRE (Hold_fdre_C_D)         0.092    -0.458    v_reg[8]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reset_l_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            reset_l_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          0.600    -0.564    vga_clk
    SLICE_X82Y144        FDRE                                         r  reset_l_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  reset_l_tmp_reg/Q
                         net (fo=1, routed)           0.184    -0.239    reset_l_tmp
    SLICE_X82Y144        FDRE                                         r  reset_l_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          0.871    -0.801    vga_clk
    SLICE_X82Y144        FDRE                                         r  reset_l_sync_reg/C
                         clock pessimism              0.237    -0.564    
    SLICE_X82Y144        FDRE (Hold_fdre_C_D)         0.070    -0.494    reset_l_sync_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.246ns (66.444%)  route 0.124ns (33.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          0.601    -0.563    vga_clk
    SLICE_X88Y145        FDRE                                         r  v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.148    -0.415 r  v_reg[3]/Q
                         net (fo=14, routed)          0.124    -0.291    p_9_in
    SLICE_X87Y145        LUT6 (Prop_lut6_I4_O)        0.098    -0.193 r  v[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    plusOp__0[5]
    SLICE_X87Y145        FDRE                                         r  v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          0.872    -0.800    vga_clk
    SLICE_X87Y145        FDRE                                         r  v_reg[5]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X87Y145        FDRE (Hold_fdre_C_D)         0.092    -0.455    v_reg[5]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            v_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.187ns (45.265%)  route 0.226ns (54.735%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          0.601    -0.563    vga_clk
    SLICE_X87Y145        FDRE                                         r  v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  v_reg[0]/Q
                         net (fo=12, routed)          0.226    -0.196    v_reg_n_0_[0]
    SLICE_X88Y145        LUT4 (Prop_lut4_I2_O)        0.046    -0.150 r  v[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    plusOp__0[3]
    SLICE_X88Y145        FDRE                                         r  v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          0.872    -0.800    vga_clk
    SLICE_X88Y145        FDRE                                         r  v_reg[3]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X88Y145        FDRE (Hold_fdre_C_D)         0.131    -0.416    v_reg[3]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            h_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.718%)  route 0.193ns (51.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          0.599    -0.565    vga_clk
    SLICE_X85Y142        FDRE                                         r  h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  h_reg[2]/Q
                         net (fo=12, routed)          0.193    -0.232    p_9_in0
    SLICE_X85Y142        LUT4 (Prop_lut4_I1_O)        0.042    -0.190 r  h[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    plusOp[3]
    SLICE_X85Y142        FDRE                                         r  h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          0.871    -0.802    vga_clk
    SLICE_X85Y142        FDRE                                         r  h_reg[3]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X85Y142        FDRE (Hold_fdre_C_D)         0.107    -0.458    h_reg[3]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            v_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          0.601    -0.563    vga_clk
    SLICE_X87Y144        FDRE                                         r  v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  v_reg[1]/Q
                         net (fo=11, routed)          0.192    -0.231    p_6_in
    SLICE_X87Y144        LUT2 (Prop_lut2_I0_O)        0.042    -0.189 r  v[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    plusOp__0[1]
    SLICE_X87Y144        FDRE                                         r  v_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcml/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcml/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcml/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcml/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcml/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcml/inst/clkout1_buf/O
                         net (fo=39, routed)          0.872    -0.800    vga_clk
    SLICE_X87Y144        FDRE                                         r  v_reg[1]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X87Y144        FDRE (Hold_fdre_C_D)         0.105    -0.458    v_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { mydcml/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   mydcml/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  mydcml/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X88Y143    b_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X86Y143    b_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X86Y143    b_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X88Y142    b_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X86Y143    g_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X88Y143    g_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X86Y143    g_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X88Y143    g_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  mydcml/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y143    b_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y143    b_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y143    b_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y142    b_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y143    g_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y143    g_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y143    g_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y143    g_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y140    h_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X85Y140    h_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y143    b_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y143    b_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y143    b_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y142    b_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y143    g_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y143    g_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y143    g_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y143    g_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y142    h_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X89Y143    r_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mydcml/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   mydcml/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mydcml/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mydcml/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mydcml/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  mydcml/inst/mmcm_adv_inst/CLKFBOUT



